
Magisterka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016bec  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000830  08016dd0  08016dd0  00017dd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017600  08017600  000193c8  2**0
                  CONTENTS
  4 .ARM          00000008  08017600  08017600  00018600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017608  08017608  000193c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017608  08017608  00018608  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801760c  0801760c  0001860c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003c8  20000000  08017610  00019000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002328  200003c8  080179d8  000193c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200026f0  080179d8  000196f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000193c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025ae2  00000000  00000000  000193f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ec8  00000000  00000000  0003eeda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f40  00000000  00000000  00043da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001816  00000000  00000000  00045ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d579  00000000  00000000  000474fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002681b  00000000  00000000  00074a77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011f2a9  00000000  00000000  0009b292  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ba53b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009fe0  00000000  00000000  001ba580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  001c4560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200003c8 	.word	0x200003c8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08016db4 	.word	0x08016db4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200003cc 	.word	0x200003cc
 800021c:	08016db4 	.word	0x08016db4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	0000      	movs	r0, r0
	...

08001038 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001038:	b590      	push	{r4, r7, lr}
 800103a:	b083      	sub	sp, #12
 800103c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800103e:	f003 fb66 	bl	800470e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001042:	f000 fd1b 	bl	8001a7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001046:	f001 fb4d 	bl	80026e4 <MX_GPIO_Init>
  MX_DMA_Init();
 800104a:	f001 fb01 	bl	8002650 <MX_DMA_Init>
  MX_ADC3_Init();
 800104e:	f000 fddb 	bl	8001c08 <MX_ADC3_Init>
  MX_ADC4_Init();
 8001052:	f000 fea5 	bl	8001da0 <MX_ADC4_Init>
  MX_ADC5_Init();
 8001056:	f000 ff09 	bl	8001e6c <MX_ADC5_Init>
  MX_DAC1_Init();
 800105a:	f000 ff8d 	bl	8001f78 <MX_DAC1_Init>
  MX_DAC2_Init();
 800105e:	f000 ffd7 	bl	8002010 <MX_DAC2_Init>
  MX_TIM1_Init();
 8001062:	f001 f80f 	bl	8002084 <MX_TIM1_Init>
  MX_TIM8_Init();
 8001066:	f001 f995 	bl	8002394 <MX_TIM8_Init>
  MX_UART4_Init();
 800106a:	f001 faa5 	bl	80025b8 <MX_UART4_Init>
  MX_ADC1_Init();
 800106e:	f000 fd53 	bl	8001b18 <MX_ADC1_Init>
  MX_TIM4_Init();
 8001072:	f001 f8a1 	bl	80021b8 <MX_TIM4_Init>
  MX_USB_Device_Init();
 8001076:	f00f fa69 	bl	801054c <MX_USB_Device_Init>
  MX_TIM15_Init();
 800107a:	f001 fa25 	bl	80024c8 <MX_TIM15_Init>
  MX_TIM16_Init();
 800107e:	f001 fa75 	bl	800256c <MX_TIM16_Init>
  MX_TIM7_Init();
 8001082:	f001 f951 	bl	8002328 <MX_TIM7_Init>
  MX_TIM6_Init();
 8001086:	f001 f90f 	bl	80022a8 <MX_TIM6_Init>
  MX_CORDIC_Init();
 800108a:	f000 ff61 	bl	8001f50 <MX_CORDIC_Init>
  /* USER CODE BEGIN 2 */

  sCordicConfig.Function   = CORDIC_FUNCTION_SQUAREROOT;       /* Compute sine (and cosine) */
 800108e:	4b85      	ldr	r3, [pc, #532]	@ (80012a4 <main+0x26c>)
 8001090:	2209      	movs	r2, #9
 8001092:	601a      	str	r2, [r3, #0]
  sCordicConfig.Precision  = CORDIC_PRECISION_6CYCLES;    /* Maximum precision (24 iterations) */
 8001094:	4b83      	ldr	r3, [pc, #524]	@ (80012a4 <main+0x26c>)
 8001096:	2260      	movs	r2, #96	@ 0x60
 8001098:	619a      	str	r2, [r3, #24]
  sCordicConfig.Scale      = CORDIC_SCALE_0;              /* No additional scaling */
 800109a:	4b82      	ldr	r3, [pc, #520]	@ (80012a4 <main+0x26c>)
 800109c:	2200      	movs	r2, #0
 800109e:	605a      	str	r2, [r3, #4]
  sCordicConfig.NbWrite    = CORDIC_NBWRITE_1;            /* One input (angle); implicit modulus = 1 */
 80010a0:	4b80      	ldr	r3, [pc, #512]	@ (80012a4 <main+0x26c>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	611a      	str	r2, [r3, #16]
  sCordicConfig.NbRead     = CORDIC_NBREAD_1;             /* Two outputs (sine and cosine) */
 80010a6:	4b7f      	ldr	r3, [pc, #508]	@ (80012a4 <main+0x26c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	615a      	str	r2, [r3, #20]
  sCordicConfig.InSize     = CORDIC_INSIZE_32BITS;        /* 32-bit input (Q1.31 format) */
 80010ac:	4b7d      	ldr	r3, [pc, #500]	@ (80012a4 <main+0x26c>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  sCordicConfig.OutSize    = CORDIC_OUTSIZE_32BITS;       /* 32-bit output (Q1.31 format) */
 80010b2:	4b7c      	ldr	r3, [pc, #496]	@ (80012a4 <main+0x26c>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	60da      	str	r2, [r3, #12]


  if (HAL_CORDIC_Configure(&hcordic, &sCordicConfig) != HAL_OK)
 80010b8:	497a      	ldr	r1, [pc, #488]	@ (80012a4 <main+0x26c>)
 80010ba:	487b      	ldr	r0, [pc, #492]	@ (80012a8 <main+0x270>)
 80010bc:	f005 f85a 	bl	8006174 <HAL_CORDIC_Configure>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <main+0x92>
    {
      /* Configuration Error */
      Error_Handler();
 80010c6:	f002 fd0b 	bl	8003ae0 <Error_Handler>

  while (1)
  {


	  	  	  	  checkfaults = Check_Faults();
 80010ca:	f001 fdb1 	bl	8002c30 <Check_Faults>
 80010ce:	4603      	mov	r3, r0
 80010d0:	461a      	mov	r2, r3
 80010d2:	4b76      	ldr	r3, [pc, #472]	@ (80012ac <main+0x274>)
 80010d4:	701a      	strb	r2, [r3, #0]

	  	  	  	  if (dataReceivedFlag) {
 80010d6:	4b76      	ldr	r3, [pc, #472]	@ (80012b0 <main+0x278>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d004      	beq.n	80010ea <main+0xb2>
	  	  	  	      // Process the data
	  	  	  	      ParseUSBCommand();  // Function to handle the received command
 80010e0:	f002 f8fc 	bl	80032dc <ParseUSBCommand>

	  	  	  	      // Clear the flag after processing
	  	  	  	      dataReceivedFlag = 0;
 80010e4:	4b72      	ldr	r3, [pc, #456]	@ (80012b0 <main+0x278>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	701a      	strb	r2, [r3, #0]
	  	  	  	  }

	  	  	  	  interlock = HAL_GPIO_ReadPin(INTERLOCK_GPIO_Port, INTERLOCK_Pin);
 80010ea:	2104      	movs	r1, #4
 80010ec:	4871      	ldr	r0, [pc, #452]	@ (80012b4 <main+0x27c>)
 80010ee:	f006 f92b 	bl	8007348 <HAL_GPIO_ReadPin>
 80010f2:	4603      	mov	r3, r0
 80010f4:	461a      	mov	r2, r3
 80010f6:	4b70      	ldr	r3, [pc, #448]	@ (80012b8 <main+0x280>)
 80010f8:	701a      	strb	r2, [r3, #0]

	  	          if (interlock &&  start_program && !(checkfaults)) {
 80010fa:	4b6f      	ldr	r3, [pc, #444]	@ (80012b8 <main+0x280>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d00e      	beq.n	8001120 <main+0xe8>
 8001102:	4b6e      	ldr	r3, [pc, #440]	@ (80012bc <main+0x284>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d00a      	beq.n	8001120 <main+0xe8>
 800110a:	4b68      	ldr	r3, [pc, #416]	@ (80012ac <main+0x274>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d106      	bne.n	8001120 <main+0xe8>
	  	        	//USB_SendString("State: EVENT start_program \r\n");
	  	              event = EVENT_START;
 8001112:	4b6b      	ldr	r3, [pc, #428]	@ (80012c0 <main+0x288>)
 8001114:	2200      	movs	r2, #0
 8001116:	701a      	strb	r2, [r3, #0]
	  	              start_program = 0;
 8001118:	4b68      	ldr	r3, [pc, #416]	@ (80012bc <main+0x284>)
 800111a:	2200      	movs	r2, #0
 800111c:	701a      	strb	r2, [r3, #0]
 800111e:	e019      	b.n	8001154 <main+0x11c>
	  	          }else if (interlock &&  stop_program && !(checkfaults)) {
 8001120:	4b65      	ldr	r3, [pc, #404]	@ (80012b8 <main+0x280>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d00e      	beq.n	8001146 <main+0x10e>
 8001128:	4b66      	ldr	r3, [pc, #408]	@ (80012c4 <main+0x28c>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d00a      	beq.n	8001146 <main+0x10e>
 8001130:	4b5e      	ldr	r3, [pc, #376]	@ (80012ac <main+0x274>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d106      	bne.n	8001146 <main+0x10e>
		  	        	//USB_SendString("State: EVENT start_program \r\n");
		  	              event = EVENT_SHUTDOWN;
 8001138:	4b61      	ldr	r3, [pc, #388]	@ (80012c0 <main+0x288>)
 800113a:	2203      	movs	r2, #3
 800113c:	701a      	strb	r2, [r3, #0]
		  	              stop_program = 0;
 800113e:	4b61      	ldr	r3, [pc, #388]	@ (80012c4 <main+0x28c>)
 8001140:	2200      	movs	r2, #0
 8001142:	701a      	strb	r2, [r3, #0]
 8001144:	e006      	b.n	8001154 <main+0x11c>
		  	          }
	  	          else if (clear_fault) {
 8001146:	4b60      	ldr	r3, [pc, #384]	@ (80012c8 <main+0x290>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d002      	beq.n	8001154 <main+0x11c>
	  	        	  /* clear fault condition */
	  	              event = EVENT_CLEAR_FAULT;
 800114e:	4b5c      	ldr	r3, [pc, #368]	@ (80012c0 <main+0x288>)
 8001150:	2202      	movs	r2, #2
 8001152:	701a      	strb	r2, [r3, #0]
	  	          }

	  	         if (!interlock || checkfaults /* fault condition */)
 8001154:	4b58      	ldr	r3, [pc, #352]	@ (80012b8 <main+0x280>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d003      	beq.n	8001164 <main+0x12c>
 800115c:	4b53      	ldr	r3, [pc, #332]	@ (80012ac <main+0x274>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d002      	beq.n	800116a <main+0x132>
	  	       	 {
	  	       	  	event = EVENT_FAULT;
 8001164:	4b56      	ldr	r3, [pc, #344]	@ (80012c0 <main+0x288>)
 8001166:	2201      	movs	r2, #1
 8001168:	701a      	strb	r2, [r3, #0]
	  	       	 }

	  	          // Handle the event and update the state
	  	          currentState = handle_event(currentState, event);
 800116a:	4b58      	ldr	r3, [pc, #352]	@ (80012cc <main+0x294>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	4a54      	ldr	r2, [pc, #336]	@ (80012c0 <main+0x288>)
 8001170:	7812      	ldrb	r2, [r2, #0]
 8001172:	4611      	mov	r1, r2
 8001174:	4618      	mov	r0, r3
 8001176:	f001 fc01 	bl	800297c <handle_event>
 800117a:	4603      	mov	r3, r0
 800117c:	461a      	mov	r2, r3
 800117e:	4b53      	ldr	r3, [pc, #332]	@ (80012cc <main+0x294>)
 8001180:	701a      	strb	r2, [r3, #0]

	  	          // Perform actions based on the current state
	  	          switch (currentState) {
 8001182:	4b52      	ldr	r3, [pc, #328]	@ (80012cc <main+0x294>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b04      	cmp	r3, #4
 8001188:	f200 842f 	bhi.w	80019ea <main+0x9b2>
 800118c:	a201      	add	r2, pc, #4	@ (adr r2, 8001194 <main+0x15c>)
 800118e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001192:	bf00      	nop
 8001194:	080011a9 	.word	0x080011a9
 8001198:	08001267 	.word	0x08001267
 800119c:	08001315 	.word	0x08001315
 80011a0:	080018c1 	.word	0x080018c1
 80011a4:	08001935 	.word	0x08001935
	  	              {
	  	            	//GPIOs
	  	            	//CUrrent Sensors OCD pin needed to go low in reset condition after fault event
	  	            	//HAL_GPIO_WritePin(CS_OCD_1_GPIO_Port, CS_OCD_1_Pin, GPIO_PIN_SET);
	  	            	//HAL_GPIO_WritePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin, GPIO_PIN_SET);
	  	            	HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 1); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!
 80011a8:	2201      	movs	r2, #1
 80011aa:	2104      	movs	r1, #4
 80011ac:	4848      	ldr	r0, [pc, #288]	@ (80012d0 <main+0x298>)
 80011ae:	f006 f8e3 	bl	8007378 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET); // STOP
 80011b2:	2200      	movs	r2, #0
 80011b4:	2120      	movs	r1, #32
 80011b6:	483f      	ldr	r0, [pc, #252]	@ (80012b4 <main+0x27c>)
 80011b8:	f006 f8de 	bl	8007378 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_SET);
 80011bc:	2201      	movs	r2, #1
 80011be:	2120      	movs	r1, #32
 80011c0:	4844      	ldr	r0, [pc, #272]	@ (80012d4 <main+0x29c>)
 80011c2:	f006 f8d9 	bl	8007378 <HAL_GPIO_WritePin>
	  	            	HAL_Delay(1000);
 80011c6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011ca:	f003 fb11 	bl	80047f0 <HAL_Delay>
	  	            	HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_RESET);
 80011ce:	2200      	movs	r2, #0
 80011d0:	2120      	movs	r1, #32
 80011d2:	4840      	ldr	r0, [pc, #256]	@ (80012d4 <main+0x29c>)
 80011d4:	f006 f8d0 	bl	8007378 <HAL_GPIO_WritePin>
	  	            	  // Start PWM for delay time transfer to FPGA
	  	            	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80011d8:	2100      	movs	r1, #0
 80011da:	483f      	ldr	r0, [pc, #252]	@ (80012d8 <main+0x2a0>)
 80011dc:	f009 f82a 	bl	800a234 <HAL_TIM_PWM_Start>
	  	            	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80011e0:	2104      	movs	r1, #4
 80011e2:	483e      	ldr	r0, [pc, #248]	@ (80012dc <main+0x2a4>)
 80011e4:	f009 f826 	bl	800a234 <HAL_TIM_PWM_Start>

	  	            	  //DAC for  current reference
	  	            	  ///DAC1_OUT1 	- MAX1
	  	            	  //DAC1_OUT2 	- MAX2
	  	            	  //DAC2_OUT1	- MIN
	  	            	HAL_DAC_Start(&hdac1,DAC1_CHANNEL_1);
 80011e8:	2100      	movs	r1, #0
 80011ea:	483d      	ldr	r0, [pc, #244]	@ (80012e0 <main+0x2a8>)
 80011ec:	f005 f9fc 	bl	80065e8 <HAL_DAC_Start>
	  	            	HAL_DAC_Start(&hdac1,DAC1_CHANNEL_2);
 80011f0:	2110      	movs	r1, #16
 80011f2:	483b      	ldr	r0, [pc, #236]	@ (80012e0 <main+0x2a8>)
 80011f4:	f005 f9f8 	bl	80065e8 <HAL_DAC_Start>
	  	            	HAL_DAC_Start(&hdac2,DAC2_CHANNEL_1);
 80011f8:	2100      	movs	r1, #0
 80011fa:	483a      	ldr	r0, [pc, #232]	@ (80012e4 <main+0x2ac>)
 80011fc:	f005 f9f4 	bl	80065e8 <HAL_DAC_Start>

	  	            	//if( HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, dac_buffer, BUFFER_SIZE, DAC_ALIGN_12B_R)!= HAL_OK) printf("error");
	  	            	//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2048);

	  	            	  // FAN PWM and 5s timer6 for check temperature and change duty cycle
	  	            	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001200:	2100      	movs	r1, #0
 8001202:	4839      	ldr	r0, [pc, #228]	@ (80012e8 <main+0x2b0>)
 8001204:	f009 f816 	bl	800a234 <HAL_TIM_PWM_Start>
	  	            	HAL_TIM_Base_Start_IT(&htim6);
 8001208:	4838      	ldr	r0, [pc, #224]	@ (80012ec <main+0x2b4>)
 800120a:	f008 ff15 	bl	800a038 <HAL_TIM_Base_Start_IT>

	  	            	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800120e:	217f      	movs	r1, #127	@ 0x7f
 8001210:	4837      	ldr	r0, [pc, #220]	@ (80012f0 <main+0x2b8>)
 8001212:	f004 fe13 	bl	8005e3c <HAL_ADCEx_Calibration_Start>
	  	            	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 8001216:	217f      	movs	r1, #127	@ 0x7f
 8001218:	4836      	ldr	r0, [pc, #216]	@ (80012f4 <main+0x2bc>)
 800121a:	f004 fe0f 	bl	8005e3c <HAL_ADCEx_Calibration_Start>
	  	            	HAL_ADCEx_Calibration_Start(&hadc5, ADC_SINGLE_ENDED);
 800121e:	217f      	movs	r1, #127	@ 0x7f
 8001220:	4835      	ldr	r0, [pc, #212]	@ (80012f8 <main+0x2c0>)
 8001222:	f004 fe0b 	bl	8005e3c <HAL_ADCEx_Calibration_Start>

	  	            	HAL_ADC_Start_DMA(&hadc3, (uint32_t*)adc3_dma_buffer, 5);
 8001226:	2205      	movs	r2, #5
 8001228:	4934      	ldr	r1, [pc, #208]	@ (80012fc <main+0x2c4>)
 800122a:	4831      	ldr	r0, [pc, #196]	@ (80012f0 <main+0x2b8>)
 800122c:	f003 ff02 	bl	8005034 <HAL_ADC_Start_DMA>
	  	            	HAL_ADC_Start_DMA(&hadc4, (uint32_t*)adc4_dma_buffer, 2);
 8001230:	2202      	movs	r2, #2
 8001232:	4933      	ldr	r1, [pc, #204]	@ (8001300 <main+0x2c8>)
 8001234:	482f      	ldr	r0, [pc, #188]	@ (80012f4 <main+0x2bc>)
 8001236:	f003 fefd 	bl	8005034 <HAL_ADC_Start_DMA>
	  	            	HAL_ADC_Start_DMA(&hadc5, (uint32_t*)adc5_dma_buffer, 10);
 800123a:	220a      	movs	r2, #10
 800123c:	4931      	ldr	r1, [pc, #196]	@ (8001304 <main+0x2cc>)
 800123e:	482e      	ldr	r0, [pc, #184]	@ (80012f8 <main+0x2c0>)
 8001240:	f003 fef8 	bl	8005034 <HAL_ADC_Start_DMA>

	  	            	Set_PWM_DutyCycle(20);
 8001244:	2014      	movs	r0, #20
 8001246:	f001 fbf3 	bl	8002a30 <Set_PWM_DutyCycle>

	  	            	current_sensor1_vref = adc3_dma_buffer[0];// reference for imax imin
 800124a:	4b2c      	ldr	r3, [pc, #176]	@ (80012fc <main+0x2c4>)
 800124c:	881b      	ldrh	r3, [r3, #0]
 800124e:	b29a      	uxth	r2, r3
 8001250:	4b2d      	ldr	r3, [pc, #180]	@ (8001308 <main+0x2d0>)
 8001252:	801a      	strh	r2, [r3, #0]
	  	            	current_sensor2_vref = adc3_dma_buffer[1];// reference for imax imin
 8001254:	4b29      	ldr	r3, [pc, #164]	@ (80012fc <main+0x2c4>)
 8001256:	885b      	ldrh	r3, [r3, #2]
 8001258:	b29a      	uxth	r2, r3
 800125a:	4b2c      	ldr	r3, [pc, #176]	@ (800130c <main+0x2d4>)
 800125c:	801a      	strh	r2, [r3, #0]

	  	            	currentState = STATE_STANDBY;
 800125e:	4b1b      	ldr	r3, [pc, #108]	@ (80012cc <main+0x294>)
 8001260:	2201      	movs	r2, #1
 8001262:	701a      	strb	r2, [r3, #0]
	  	              }
	  	                  break;
 8001264:	e3c8      	b.n	80019f8 <main+0x9c0>
	  	              case STATE_STANDBY:
	  	                  // Wait for start_program signal
	  	              {
	  	            	//HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 0); // RESET =  0  = reset turn off
	  	            	//HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
	  	            	checkreads = Check_Ready();
 8001266:	f001 fd1d 	bl	8002ca4 <Check_Ready>
 800126a:	4603      	mov	r3, r0
 800126c:	461a      	mov	r2, r3
 800126e:	4b28      	ldr	r3, [pc, #160]	@ (8001310 <main+0x2d8>)
 8001270:	701a      	strb	r2, [r3, #0]
	  	            	  if(start_program && interlock &&  !(checkfaults)   && checkreads){
 8001272:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <main+0x284>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	f000 83ba 	beq.w	80019f0 <main+0x9b8>
 800127c:	4b0e      	ldr	r3, [pc, #56]	@ (80012b8 <main+0x280>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	f000 83b5 	beq.w	80019f0 <main+0x9b8>
 8001286:	4b09      	ldr	r3, [pc, #36]	@ (80012ac <main+0x274>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	f040 83b0 	bne.w	80019f0 <main+0x9b8>
 8001290:	4b1f      	ldr	r3, [pc, #124]	@ (8001310 <main+0x2d8>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	f000 83ab 	beq.w	80019f0 <main+0x9b8>
	  	            		  currentState = STATE_REGULATION;//STATE_SOFT_START;
 800129a:	4b0c      	ldr	r3, [pc, #48]	@ (80012cc <main+0x294>)
 800129c:	2202      	movs	r2, #2
 800129e:	701a      	strb	r2, [r3, #0]
		  	            	//once = 1;
		  	            	  }*/
	  	            	  }

	  	              }
	  	                  break;
 80012a0:	e3a6      	b.n	80019f0 <main+0x9b8>
 80012a2:	bf00      	nop
 80012a4:	20000ba0 	.word	0x20000ba0
 80012a8:	200006b4 	.word	0x200006b4
 80012ac:	20000b94 	.word	0x20000b94
 80012b0:	20000b80 	.word	0x20000b80
 80012b4:	48000800 	.word	0x48000800
 80012b8:	20000b9c 	.word	0x20000b9c
 80012bc:	20000b90 	.word	0x20000b90
 80012c0:	2000003c 	.word	0x2000003c
 80012c4:	20000b91 	.word	0x20000b91
 80012c8:	20000b92 	.word	0x20000b92
 80012cc:	20000b93 	.word	0x20000b93
 80012d0:	48001400 	.word	0x48001400
 80012d4:	48001000 	.word	0x48001000
 80012d8:	200007c4 	.word	0x200007c4
 80012dc:	200008f4 	.word	0x200008f4
 80012e0:	200006dc 	.word	0x200006dc
 80012e4:	200006f0 	.word	0x200006f0
 80012e8:	20000810 	.word	0x20000810
 80012ec:	2000085c 	.word	0x2000085c
 80012f0:	20000450 	.word	0x20000450
 80012f4:	200004bc 	.word	0x200004bc
 80012f8:	20000528 	.word	0x20000528
 80012fc:	20000a88 	.word	0x20000a88
 8001300:	20000a94 	.word	0x20000a94
 8001304:	20000aa8 	.word	0x20000aa8
 8001308:	20000a6c 	.word	0x20000a6c
 800130c:	20000a6e 	.word	0x20000a6e
 8001310:	20000b95 	.word	0x20000b95

	  	              case STATE_REGULATION:
	  	                  // Maintain output voltage/current
	  	            	  // 20khz sample time of regulators Timer 15
	  	                  {
	  	                	if(once == 0){
 8001314:	4b8c      	ldr	r3, [pc, #560]	@ (8001548 <main+0x510>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d10f      	bne.n	800133c <main+0x304>
	  	                		//Start timer that start_program ramp and pi regulation
	  	                		HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 0); // RESET =  0  = reset turn off
 800131c:	2200      	movs	r2, #0
 800131e:	2104      	movs	r1, #4
 8001320:	488a      	ldr	r0, [pc, #552]	@ (800154c <main+0x514>)
 8001322:	f006 f829 	bl	8007378 <HAL_GPIO_WritePin>
	  	                		HAL_TIM_Base_Start_IT(&htim15); // START TIM15 THATS IS MAIN CONTROL LOOP
 8001326:	488a      	ldr	r0, [pc, #552]	@ (8001550 <main+0x518>)
 8001328:	f008 fe86 	bl	800a038 <HAL_TIM_Base_Start_IT>
	  	                		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800132c:	2100      	movs	r1, #0
 800132e:	4889      	ldr	r0, [pc, #548]	@ (8001554 <main+0x51c>)
 8001330:	f008 ff80 	bl	800a234 <HAL_TIM_PWM_Start>
	  	                		HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001334:	2104      	movs	r1, #4
 8001336:	4888      	ldr	r0, [pc, #544]	@ (8001558 <main+0x520>)
 8001338:	f008 ff7c 	bl	800a234 <HAL_TIM_PWM_Start>
	  	                		 }
	  	                	  if(flag_control)
 800133c:	4b87      	ldr	r3, [pc, #540]	@ (800155c <main+0x524>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b00      	cmp	r3, #0
 8001342:	f000 8358 	beq.w	80019f6 <main+0x9be>
	  	                	  {
	  	                		// start_ticks = SysTick->VAL;

	  	                		  	  	input_vol = (int32_t)Low_pass_filter(input_voltage, input_vol, input_vol_x_n1, input_vol_y_n1); //input_voltage;
 8001346:	4b86      	ldr	r3, [pc, #536]	@ (8001560 <main+0x528>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	ee07 3a90 	vmov	s15, r3
 800134e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001352:	4b84      	ldr	r3, [pc, #528]	@ (8001564 <main+0x52c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	ee07 3a10 	vmov	s14, r3
 800135a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800135e:	4b82      	ldr	r3, [pc, #520]	@ (8001568 <main+0x530>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	ee06 3a90 	vmov	s13, r3
 8001366:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800136a:	4b80      	ldr	r3, [pc, #512]	@ (800156c <main+0x534>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	ee06 3a10 	vmov	s12, r3
 8001372:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8001376:	eef0 1a46 	vmov.f32	s3, s12
 800137a:	eeb0 1a66 	vmov.f32	s2, s13
 800137e:	eef0 0a47 	vmov.f32	s1, s14
 8001382:	eeb0 0a67 	vmov.f32	s0, s15
 8001386:	f001 feab 	bl	80030e0 <Low_pass_filter>
 800138a:	eef0 7a40 	vmov.f32	s15, s0
 800138e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001392:	ee17 2a90 	vmov	r2, s15
 8001396:	4b73      	ldr	r3, [pc, #460]	@ (8001564 <main+0x52c>)
 8001398:	601a      	str	r2, [r3, #0]
	  	                		  	  	output_vol = (int32_t)Low_pass_filter(output_voltage, output_vol, output_vol_x_n1, output_vol_y_n1); //output_voltage;
 800139a:	4b75      	ldr	r3, [pc, #468]	@ (8001570 <main+0x538>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	ee07 3a90 	vmov	s15, r3
 80013a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013a6:	4b73      	ldr	r3, [pc, #460]	@ (8001574 <main+0x53c>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	ee07 3a10 	vmov	s14, r3
 80013ae:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80013b2:	4b71      	ldr	r3, [pc, #452]	@ (8001578 <main+0x540>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	ee06 3a90 	vmov	s13, r3
 80013ba:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80013be:	4b6f      	ldr	r3, [pc, #444]	@ (800157c <main+0x544>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	ee06 3a10 	vmov	s12, r3
 80013c6:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 80013ca:	eef0 1a46 	vmov.f32	s3, s12
 80013ce:	eeb0 1a66 	vmov.f32	s2, s13
 80013d2:	eef0 0a47 	vmov.f32	s1, s14
 80013d6:	eeb0 0a67 	vmov.f32	s0, s15
 80013da:	f001 fe81 	bl	80030e0 <Low_pass_filter>
 80013de:	eef0 7a40 	vmov.f32	s15, s0
 80013e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013e6:	ee17 2a90 	vmov	r2, s15
 80013ea:	4b62      	ldr	r3, [pc, #392]	@ (8001574 <main+0x53c>)
 80013ec:	601a      	str	r2, [r3, #0]
	  	                		  	  	 //yfilter[1] = a*yfilter[];




	  	                		  	  	Gv = (float)output_vol/(float)input_vol;//output_voltage/input_voltage;
 80013ee:	4b61      	ldr	r3, [pc, #388]	@ (8001574 <main+0x53c>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	ee07 3a90 	vmov	s15, r3
 80013f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80013fa:	4b5a      	ldr	r3, [pc, #360]	@ (8001564 <main+0x52c>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	ee07 3a90 	vmov	s15, r3
 8001402:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001406:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800140a:	4b5d      	ldr	r3, [pc, #372]	@ (8001580 <main+0x548>)
 800140c:	edc3 7a00 	vstr	s15, [r3]
	  	                		  	  	if(abs(Gv-Gv_prev)>=0.02)
 8001410:	4b5b      	ldr	r3, [pc, #364]	@ (8001580 <main+0x548>)
 8001412:	ed93 7a00 	vldr	s14, [r3]
 8001416:	4b5b      	ldr	r3, [pc, #364]	@ (8001584 <main+0x54c>)
 8001418:	edd3 7a00 	vldr	s15, [r3]
 800141c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001420:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001424:	ee17 3a90 	vmov	r3, s15
 8001428:	2b00      	cmp	r3, #0
 800142a:	bfb8      	it	lt
 800142c:	425b      	neglt	r3, r3
 800142e:	2b00      	cmp	r3, #0
 8001430:	f340 80f2 	ble.w	8001618 <main+0x5e0>
	  	                		  	  	{
	  	                				if(Gv<2) //CZARY
 8001434:	4b52      	ldr	r3, [pc, #328]	@ (8001580 <main+0x548>)
 8001436:	edd3 7a00 	vldr	s15, [r3]
 800143a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800143e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001446:	f140 80ad 	bpl.w	80015a4 <main+0x56c>
	  	                				{

	  	                					delay_tr = approx_acos2((1-Gv))*INV_wr;
 800144a:	4b4d      	ldr	r3, [pc, #308]	@ (8001580 <main+0x548>)
 800144c:	edd3 7a00 	vldr	s15, [r3]
 8001450:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001454:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001458:	eeb0 0a67 	vmov.f32	s0, s15
 800145c:	f002 f9f8 	bl	8003850 <approx_acos2>
 8001460:	ee10 3a10 	vmov	r3, s0
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff f897 	bl	8000598 <__aeabi_f2d>
 800146a:	a333      	add	r3, pc, #204	@ (adr r3, 8001538 <main+0x500>)
 800146c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001470:	f7ff f8ea 	bl	8000648 <__aeabi_dmul>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	4610      	mov	r0, r2
 800147a:	4619      	mov	r1, r3
 800147c:	f7ff fbdc 	bl	8000c38 <__aeabi_d2f>
 8001480:	4603      	mov	r3, r0
 8001482:	4a41      	ldr	r2, [pc, #260]	@ (8001588 <main+0x550>)
 8001484:	6013      	str	r3, [r2, #0]
	  	                					 // start_ticks = SysTick->VAL;

	  	                					cordic_input = float_to_integer(((2-Gv)/Gv), 100, 32);
 8001486:	4b3e      	ldr	r3, [pc, #248]	@ (8001580 <main+0x548>)
 8001488:	edd3 7a00 	vldr	s15, [r3]
 800148c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001490:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001494:	4b3a      	ldr	r3, [pc, #232]	@ (8001580 <main+0x548>)
 8001496:	edd3 7a00 	vldr	s15, [r3]
 800149a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800149e:	2120      	movs	r1, #32
 80014a0:	2064      	movs	r0, #100	@ 0x64
 80014a2:	eeb0 0a66 	vmov.f32	s0, s13
 80014a6:	f002 f8d5 	bl	8003654 <float_to_integer>
 80014aa:	4603      	mov	r3, r0
 80014ac:	4a37      	ldr	r2, [pc, #220]	@ (800158c <main+0x554>)
 80014ae:	6013      	str	r3, [r2, #0]
	  	                					HAL_CORDIC_Calculate(&hcordic, &cordic_input, &result_q31, 1, 100);//sqrt((2-Gv)/Gv))
 80014b0:	2364      	movs	r3, #100	@ 0x64
 80014b2:	9300      	str	r3, [sp, #0]
 80014b4:	2301      	movs	r3, #1
 80014b6:	4a36      	ldr	r2, [pc, #216]	@ (8001590 <main+0x558>)
 80014b8:	4934      	ldr	r1, [pc, #208]	@ (800158c <main+0x554>)
 80014ba:	4836      	ldr	r0, [pc, #216]	@ (8001594 <main+0x55c>)
 80014bc:	f004 fe96 	bl	80061ec <HAL_CORDIC_Calculate>
	  	                					resultcordic = integer_to_float(result_q31, 10, 1, 32); // result of sqrt((((2-Gv)/Gv)) ) in float
 80014c0:	4b33      	ldr	r3, [pc, #204]	@ (8001590 <main+0x558>)
 80014c2:	6818      	ldr	r0, [r3, #0]
 80014c4:	2320      	movs	r3, #32
 80014c6:	2201      	movs	r2, #1
 80014c8:	210a      	movs	r1, #10
 80014ca:	f002 f949 	bl	8003760 <integer_to_float>
 80014ce:	eef0 7a40 	vmov.f32	s15, s0
 80014d2:	4b31      	ldr	r3, [pc, #196]	@ (8001598 <main+0x560>)
 80014d4:	edc3 7a00 	vstr	s15, [r3]


	  	                					imin = (int)(Imin_Factor*output_vol*resultcordic*INV_Z); //[mA] Negative current needed to Zero voltage switching in resonance
 80014d8:	4b26      	ldr	r3, [pc, #152]	@ (8001574 <main+0x53c>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	ee07 3a90 	vmov	s15, r3
 80014e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014e4:	4b2d      	ldr	r3, [pc, #180]	@ (800159c <main+0x564>)
 80014e6:	edd3 7a00 	vldr	s15, [r3]
 80014ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001598 <main+0x560>)
 80014f0:	edd3 7a00 	vldr	s15, [r3]
 80014f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014f8:	ee17 0a90 	vmov	r0, s15
 80014fc:	f7ff f84c 	bl	8000598 <__aeabi_f2d>
 8001500:	a30f      	add	r3, pc, #60	@ (adr r3, 8001540 <main+0x508>)
 8001502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001506:	f7ff f89f 	bl	8000648 <__aeabi_dmul>
 800150a:	4602      	mov	r2, r0
 800150c:	460b      	mov	r3, r1
 800150e:	4610      	mov	r0, r2
 8001510:	4619      	mov	r1, r3
 8001512:	f7ff fb49 	bl	8000ba8 <__aeabi_d2iz>
 8001516:	4603      	mov	r3, r0
 8001518:	461a      	mov	r2, r3
 800151a:	4b21      	ldr	r3, [pc, #132]	@ (80015a0 <main+0x568>)
 800151c:	601a      	str	r2, [r3, #0]

	  	                					if(imin>4000) imin = 4000;
 800151e:	4b20      	ldr	r3, [pc, #128]	@ (80015a0 <main+0x568>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001526:	d977      	bls.n	8001618 <main+0x5e0>
 8001528:	4b1d      	ldr	r3, [pc, #116]	@ (80015a0 <main+0x568>)
 800152a:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	e072      	b.n	8001618 <main+0x5e0>
 8001532:	bf00      	nop
 8001534:	f3af 8000 	nop.w
 8001538:	db0b953a 	.word	0xdb0b953a
 800153c:	3ea5942f 	.word	0x3ea5942f
 8001540:	03a35639 	.word	0x03a35639
 8001544:	3f7c0604 	.word	0x3f7c0604
 8001548:	20000b98 	.word	0x20000b98
 800154c:	48001400 	.word	0x48001400
 8001550:	20000940 	.word	0x20000940
 8001554:	200007c4 	.word	0x200007c4
 8001558:	200008f4 	.word	0x200008f4
 800155c:	20000b9d 	.word	0x20000b9d
 8001560:	20000a7c 	.word	0x20000a7c
 8001564:	20000048 	.word	0x20000048
 8001568:	20000050 	.word	0x20000050
 800156c:	20000054 	.word	0x20000054
 8001570:	20000004 	.word	0x20000004
 8001574:	2000004c 	.word	0x2000004c
 8001578:	20000058 	.word	0x20000058
 800157c:	2000005c 	.word	0x2000005c
 8001580:	20000028 	.word	0x20000028
 8001584:	2000002c 	.word	0x2000002c
 8001588:	20000010 	.word	0x20000010
 800158c:	20000068 	.word	0x20000068
 8001590:	20000060 	.word	0x20000060
 8001594:	200006b4 	.word	0x200006b4
 8001598:	20000064 	.word	0x20000064
 800159c:	20000044 	.word	0x20000044
 80015a0:	20000a78 	.word	0x20000a78
	  	                				} else if(Gv >= 2)
 80015a4:	4ba4      	ldr	r3, [pc, #656]	@ (8001838 <main+0x800>)
 80015a6:	edd3 7a00 	vldr	s15, [r3]
 80015aa:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80015ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b6:	db2f      	blt.n	8001618 <main+0x5e0>
	  	                				{
	  	                					delay_tr = (M_PI-approx_acos2((1/(Gv-1)))) * INV_wr;
 80015b8:	4b9f      	ldr	r3, [pc, #636]	@ (8001838 <main+0x800>)
 80015ba:	edd3 7a00 	vldr	s15, [r3]
 80015be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80015c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80015ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80015ce:	eeb0 0a47 	vmov.f32	s0, s14
 80015d2:	f002 f93d 	bl	8003850 <approx_acos2>
 80015d6:	ee10 3a10 	vmov	r3, s0
 80015da:	4618      	mov	r0, r3
 80015dc:	f7fe ffdc 	bl	8000598 <__aeabi_f2d>
 80015e0:	4602      	mov	r2, r0
 80015e2:	460b      	mov	r3, r1
 80015e4:	a18e      	add	r1, pc, #568	@ (adr r1, 8001820 <main+0x7e8>)
 80015e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80015ea:	f7fe fe75 	bl	80002d8 <__aeabi_dsub>
 80015ee:	4602      	mov	r2, r0
 80015f0:	460b      	mov	r3, r1
 80015f2:	4610      	mov	r0, r2
 80015f4:	4619      	mov	r1, r3
 80015f6:	a38c      	add	r3, pc, #560	@ (adr r3, 8001828 <main+0x7f0>)
 80015f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015fc:	f7ff f824 	bl	8000648 <__aeabi_dmul>
 8001600:	4602      	mov	r2, r0
 8001602:	460b      	mov	r3, r1
 8001604:	4610      	mov	r0, r2
 8001606:	4619      	mov	r1, r3
 8001608:	f7ff fb16 	bl	8000c38 <__aeabi_d2f>
 800160c:	4603      	mov	r3, r0
 800160e:	4a8b      	ldr	r2, [pc, #556]	@ (800183c <main+0x804>)
 8001610:	6013      	str	r3, [r2, #0]
	  	                					imin = 0;
 8001612:	4b8b      	ldr	r3, [pc, #556]	@ (8001840 <main+0x808>)
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
	  	                				}
	  	                		  	  	}
	  	                		  		Gv_prev = Gv;
 8001618:	4b87      	ldr	r3, [pc, #540]	@ (8001838 <main+0x800>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a89      	ldr	r2, [pc, #548]	@ (8001844 <main+0x80c>)
 800161e:	6013      	str	r3, [r2, #0]
	  	                				if(/*once == 0*/delay_tr < 0.001 /*&& RAMP_FINISHED == 1*/){
 8001620:	4b86      	ldr	r3, [pc, #536]	@ (800183c <main+0x804>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4618      	mov	r0, r3
 8001626:	f7fe ffb7 	bl	8000598 <__aeabi_f2d>
 800162a:	a381      	add	r3, pc, #516	@ (adr r3, 8001830 <main+0x7f8>)
 800162c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001630:	f7ff fa7c 	bl	8000b2c <__aeabi_dcmplt>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d03e      	beq.n	80016b8 <main+0x680>

	  	                					delay_tr_freq = (int)(1/delay_tr);
 800163a:	4b80      	ldr	r3, [pc, #512]	@ (800183c <main+0x804>)
 800163c:	ed93 7a00 	vldr	s14, [r3]
 8001640:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001644:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001648:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800164c:	ee17 2a90 	vmov	r2, s15
 8001650:	4b7d      	ldr	r3, [pc, #500]	@ (8001848 <main+0x810>)
 8001652:	601a      	str	r2, [r3, #0]

	  	                					if(delay_tr_freq>20000000) delay_tr_freq = 20000000;//10Mhz
 8001654:	4b7c      	ldr	r3, [pc, #496]	@ (8001848 <main+0x810>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a7c      	ldr	r2, [pc, #496]	@ (800184c <main+0x814>)
 800165a:	4293      	cmp	r3, r2
 800165c:	dd02      	ble.n	8001664 <main+0x62c>
 800165e:	4b7a      	ldr	r3, [pc, #488]	@ (8001848 <main+0x810>)
 8001660:	4a7a      	ldr	r2, [pc, #488]	@ (800184c <main+0x814>)
 8001662:	601a      	str	r2, [r3, #0]

	  	                					if(abs(delay_tr_freq_ACC-delay_tr_freq) >= 20000) {
 8001664:	4b7a      	ldr	r3, [pc, #488]	@ (8001850 <main+0x818>)
 8001666:	ed93 7a00 	vldr	s14, [r3]
 800166a:	4b77      	ldr	r3, [pc, #476]	@ (8001848 <main+0x810>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	ee07 3a90 	vmov	s15, r3
 8001672:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001676:	ee77 7a67 	vsub.f32	s15, s14, s15
 800167a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800167e:	ee17 3a90 	vmov	r3, s15
 8001682:	2b00      	cmp	r3, #0
 8001684:	bfb8      	it	lt
 8001686:	425b      	neglt	r3, r3
 8001688:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800168c:	4293      	cmp	r3, r2
 800168e:	dd13      	ble.n	80016b8 <main+0x680>
	  	                						if(RAMP_FINISHED == 0) Update_PWM_Frequency(&htim1, TIM_CHANNEL_1, delay_tr_freq); // Set TIM1 CH1 to freq that is delay tr and send to fpga
 8001690:	4b70      	ldr	r3, [pc, #448]	@ (8001854 <main+0x81c>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d106      	bne.n	80016a6 <main+0x66e>
 8001698:	4b6b      	ldr	r3, [pc, #428]	@ (8001848 <main+0x810>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	461a      	mov	r2, r3
 800169e:	2100      	movs	r1, #0
 80016a0:	486d      	ldr	r0, [pc, #436]	@ (8001858 <main+0x820>)
 80016a2:	f001 fa55 	bl	8002b50 <Update_PWM_Frequency>
	  	                						delay_tr_freq_ACC = delay_tr_freq;
 80016a6:	4b68      	ldr	r3, [pc, #416]	@ (8001848 <main+0x810>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	ee07 3a90 	vmov	s15, r3
 80016ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016b2:	4b67      	ldr	r3, [pc, #412]	@ (8001850 <main+0x818>)
 80016b4:	edc3 7a00 	vstr	s15, [r3]
	  	                					}
	  	                				}

	  	                				if(/*once == 0 output_vol> 47000 && RAMP_FINISHED == 1 */ imax1 > 0 /*&& output_vol> 47000 */ ){
 80016b8:	4b68      	ldr	r3, [pc, #416]	@ (800185c <main+0x824>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	dd63      	ble.n	8001788 <main+0x750>

	  	            	  	                		delay_hc = (float)(((float)C_CAP*output_vol) * (float)(1/(float)imax1));
 80016c0:	4b67      	ldr	r3, [pc, #412]	@ (8001860 <main+0x828>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	ee07 3a90 	vmov	s15, r3
 80016c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016cc:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001864 <main+0x82c>
 80016d0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016d4:	4b61      	ldr	r3, [pc, #388]	@ (800185c <main+0x824>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	ee07 3a90 	vmov	s15, r3
 80016dc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016e0:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80016e4:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80016e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016ec:	4b5e      	ldr	r3, [pc, #376]	@ (8001868 <main+0x830>)
 80016ee:	edc3 7a00 	vstr	s15, [r3]
	  	                					  	    delay_hc_freq = (int)(1/delay_hc);
 80016f2:	4b5d      	ldr	r3, [pc, #372]	@ (8001868 <main+0x830>)
 80016f4:	ed93 7a00 	vldr	s14, [r3]
 80016f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80016fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001700:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001704:	ee17 2a90 	vmov	r2, s15
 8001708:	4b58      	ldr	r3, [pc, #352]	@ (800186c <main+0x834>)
 800170a:	601a      	str	r2, [r3, #0]

	  	                					  	   if(delay_hc_freq>20000000) delay_hc_freq = 20000000;//10Mhz jakis problem
 800170c:	4b57      	ldr	r3, [pc, #348]	@ (800186c <main+0x834>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a4e      	ldr	r2, [pc, #312]	@ (800184c <main+0x814>)
 8001712:	4293      	cmp	r3, r2
 8001714:	dd02      	ble.n	800171c <main+0x6e4>
 8001716:	4b55      	ldr	r3, [pc, #340]	@ (800186c <main+0x834>)
 8001718:	4a4c      	ldr	r2, [pc, #304]	@ (800184c <main+0x814>)
 800171a:	601a      	str	r2, [r3, #0]

	  	                					  	   if(abs(delay_hc_freq_ACC-delay_hc_freq) >= 100000) {
 800171c:	4b54      	ldr	r3, [pc, #336]	@ (8001870 <main+0x838>)
 800171e:	ed93 7a00 	vldr	s14, [r3]
 8001722:	4b52      	ldr	r3, [pc, #328]	@ (800186c <main+0x834>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	ee07 3a90 	vmov	s15, r3
 800172a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800172e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001732:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001736:	ee17 3a90 	vmov	r3, s15
 800173a:	2b00      	cmp	r3, #0
 800173c:	bfb8      	it	lt
 800173e:	425b      	neglt	r3, r3
 8001740:	4a4c      	ldr	r2, [pc, #304]	@ (8001874 <main+0x83c>)
 8001742:	4293      	cmp	r3, r2
 8001744:	dd20      	ble.n	8001788 <main+0x750>
	  	                					  		 start_ticks = SysTick->VAL;
 8001746:	4b4c      	ldr	r3, [pc, #304]	@ (8001878 <main+0x840>)
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	461a      	mov	r2, r3
 800174c:	4b4b      	ldr	r3, [pc, #300]	@ (800187c <main+0x844>)
 800174e:	601a      	str	r2, [r3, #0]

	  	                					  	     Update_PWM_Frequency(&htim8, TIM_CHANNEL_2, delay_hc_freq); // Set TIM8 CH1 o freq that is delay hc and send to fpga
 8001750:	4b46      	ldr	r3, [pc, #280]	@ (800186c <main+0x834>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	461a      	mov	r2, r3
 8001756:	2104      	movs	r1, #4
 8001758:	4849      	ldr	r0, [pc, #292]	@ (8001880 <main+0x848>)
 800175a:	f001 f9f9 	bl	8002b50 <Update_PWM_Frequency>

	  	                					  	    stop_ticks = SysTick->VAL;
 800175e:	4b46      	ldr	r3, [pc, #280]	@ (8001878 <main+0x840>)
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	461a      	mov	r2, r3
 8001764:	4b47      	ldr	r3, [pc, #284]	@ (8001884 <main+0x84c>)
 8001766:	601a      	str	r2, [r3, #0]
	  	                					  	    elapsed_ticks = start_ticks-stop_ticks;
 8001768:	4b44      	ldr	r3, [pc, #272]	@ (800187c <main+0x844>)
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	4b45      	ldr	r3, [pc, #276]	@ (8001884 <main+0x84c>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	4a45      	ldr	r2, [pc, #276]	@ (8001888 <main+0x850>)
 8001774:	6013      	str	r3, [r2, #0]

	  	                					  	    delay_hc_freq_ACC = delay_hc_freq;
 8001776:	4b3d      	ldr	r3, [pc, #244]	@ (800186c <main+0x834>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	ee07 3a90 	vmov	s15, r3
 800177e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001782:	4b3b      	ldr	r3, [pc, #236]	@ (8001870 <main+0x838>)
 8001784:	edc3 7a00 	vstr	s15, [r3]
	  	                					  	   }
	  	                				}
	  	                				if(RAMP_FINISHED == 0) Vramp = RAMP(Vramp, vref, 160000, Ts); // Adding to Vramp stepping voltage to create starting ramp
 8001788:	4b32      	ldr	r3, [pc, #200]	@ (8001854 <main+0x81c>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d10c      	bne.n	80017aa <main+0x772>
 8001790:	4b3e      	ldr	r3, [pc, #248]	@ (800188c <main+0x854>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a3e      	ldr	r2, [pc, #248]	@ (8001890 <main+0x858>)
 8001796:	6811      	ldr	r1, [r2, #0]
 8001798:	ed9f 0a3e 	vldr	s0, [pc, #248]	@ 8001894 <main+0x85c>
 800179c:	4a3e      	ldr	r2, [pc, #248]	@ (8001898 <main+0x860>)
 800179e:	4618      	mov	r0, r3
 80017a0:	f001 fbd0 	bl	8002f44 <RAMP>
 80017a4:	4603      	mov	r3, r0
 80017a6:	4a39      	ldr	r2, [pc, #228]	@ (800188c <main+0x854>)
 80017a8:	6013      	str	r3, [r2, #0]

	  	                				if (Vramp > 0 ) regulatorPI(&imax1, &Integral_I, output_vol, Vramp, LIM_PEAK_POS, LIM_PEAK_NEG, Kp, Ti, Ts);
 80017aa:	4b38      	ldr	r3, [pc, #224]	@ (800188c <main+0x854>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	dd1c      	ble.n	80017ec <main+0x7b4>
 80017b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001860 <main+0x828>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	461c      	mov	r4, r3
 80017b8:	4b34      	ldr	r3, [pc, #208]	@ (800188c <main+0x854>)
 80017ba:	6819      	ldr	r1, [r3, #0]
 80017bc:	4b37      	ldr	r3, [pc, #220]	@ (800189c <main+0x864>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a37      	ldr	r2, [pc, #220]	@ (80018a0 <main+0x868>)
 80017c2:	6812      	ldr	r2, [r2, #0]
 80017c4:	4837      	ldr	r0, [pc, #220]	@ (80018a4 <main+0x86c>)
 80017c6:	edd0 7a00 	vldr	s15, [r0]
 80017ca:	4837      	ldr	r0, [pc, #220]	@ (80018a8 <main+0x870>)
 80017cc:	ed90 7a00 	vldr	s14, [r0]
 80017d0:	9201      	str	r2, [sp, #4]
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	ed9f 1a2f 	vldr	s2, [pc, #188]	@ 8001894 <main+0x85c>
 80017d8:	eef0 0a47 	vmov.f32	s1, s14
 80017dc:	eeb0 0a67 	vmov.f32	s0, s15
 80017e0:	460b      	mov	r3, r1
 80017e2:	4622      	mov	r2, r4
 80017e4:	4931      	ldr	r1, [pc, #196]	@ (80018ac <main+0x874>)
 80017e6:	481d      	ldr	r0, [pc, #116]	@ (800185c <main+0x824>)
 80017e8:	f001 fbfe 	bl	8002fe8 <regulatorPI>



	  	                				imax2 =  imax1 ;//+ imax2_sum;//
 80017ec:	4b1b      	ldr	r3, [pc, #108]	@ (800185c <main+0x824>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a2f      	ldr	r2, [pc, #188]	@ (80018b0 <main+0x878>)
 80017f2:	6013      	str	r3, [r2, #0]

	  	                				if(once == 0){
 80017f4:	4b2f      	ldr	r3, [pc, #188]	@ (80018b4 <main+0x87c>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d10b      	bne.n	8001814 <main+0x7dc>
	  	                					HAL_Delay(500);
 80017fc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001800:	f002 fff6 	bl	80047f0 <HAL_Delay>
	  	                					HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
 8001804:	2201      	movs	r2, #1
 8001806:	2120      	movs	r1, #32
 8001808:	482b      	ldr	r0, [pc, #172]	@ (80018b8 <main+0x880>)
 800180a:	f005 fdb5 	bl	8007378 <HAL_GPIO_WritePin>
	  	                					once = 1;
 800180e:	4b29      	ldr	r3, [pc, #164]	@ (80018b4 <main+0x87c>)
 8001810:	2201      	movs	r2, #1
 8001812:	601a      	str	r2, [r3, #0]
	  	                				}

	  	                				flag_control = 0;
 8001814:	4b29      	ldr	r3, [pc, #164]	@ (80018bc <main+0x884>)
 8001816:	2200      	movs	r2, #0
 8001818:	701a      	strb	r2, [r3, #0]

	  	                	  }

	  	                  }
	  	                  break;
 800181a:	e0ec      	b.n	80019f6 <main+0x9be>
 800181c:	f3af 8000 	nop.w
 8001820:	54442d18 	.word	0x54442d18
 8001824:	400921fb 	.word	0x400921fb
 8001828:	db0b953a 	.word	0xdb0b953a
 800182c:	3ea5942f 	.word	0x3ea5942f
 8001830:	d2f1a9fc 	.word	0xd2f1a9fc
 8001834:	3f50624d 	.word	0x3f50624d
 8001838:	20000028 	.word	0x20000028
 800183c:	20000010 	.word	0x20000010
 8001840:	20000a78 	.word	0x20000a78
 8001844:	2000002c 	.word	0x2000002c
 8001848:	20000018 	.word	0x20000018
 800184c:	01312d00 	.word	0x01312d00
 8001850:	20000020 	.word	0x20000020
 8001854:	20000a98 	.word	0x20000a98
 8001858:	200007c4 	.word	0x200007c4
 800185c:	20000a70 	.word	0x20000a70
 8001860:	2000004c 	.word	0x2000004c
 8001864:	31972ecf 	.word	0x31972ecf
 8001868:	20000014 	.word	0x20000014
 800186c:	2000001c 	.word	0x2000001c
 8001870:	20000024 	.word	0x20000024
 8001874:	0001869f 	.word	0x0001869f
 8001878:	e000e010 	.word	0xe000e010
 800187c:	20000bbc 	.word	0x20000bbc
 8001880:	200008f4 	.word	0x200008f4
 8001884:	20000bc0 	.word	0x20000bc0
 8001888:	20000bc4 	.word	0x20000bc4
 800188c:	2000000c 	.word	0x2000000c
 8001890:	20000000 	.word	0x20000000
 8001894:	3851b717 	.word	0x3851b717
 8001898:	00027100 	.word	0x00027100
 800189c:	20000038 	.word	0x20000038
 80018a0:	20000b84 	.word	0x20000b84
 80018a4:	20000030 	.word	0x20000030
 80018a8:	20000034 	.word	0x20000034
 80018ac:	20000b88 	.word	0x20000b88
 80018b0:	20000a74 	.word	0x20000a74
 80018b4:	20000b98 	.word	0x20000b98
 80018b8:	48000800 	.word	0x48000800
 80018bc:	20000b9d 	.word	0x20000b9d
	  	              case STATE_FAULT:
	  	                  // Handle fault condition
	  	            	  // Turn off all gate drivers and stop FPGA
	  	              {
	  	            	HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET); // STOP drives mosfet etc
 80018c0:	2200      	movs	r2, #0
 80018c2:	2120      	movs	r1, #32
 80018c4:	484d      	ldr	r0, [pc, #308]	@ (80019fc <main+0x9c4>)
 80018c6:	f005 fd57 	bl	8007378 <HAL_GPIO_WritePin>

	  	            	//HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 1); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!


	  	            	HAL_TIM_Base_Stop_IT(&htim15);
 80018ca:	484d      	ldr	r0, [pc, #308]	@ (8001a00 <main+0x9c8>)
 80018cc:	f008 fc2c 	bl	800a128 <HAL_TIM_Base_Stop_IT>

	  	            	HAL_GPIO_WritePin(NOT_RST_1_GPIO_Port,NOT_RST_1_Pin, GPIO_PIN_RESET);
 80018d0:	2200      	movs	r2, #0
 80018d2:	2180      	movs	r1, #128	@ 0x80
 80018d4:	484b      	ldr	r0, [pc, #300]	@ (8001a04 <main+0x9cc>)
 80018d6:	f005 fd4f 	bl	8007378 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(NOT_RST_2_GPIO_Port,NOT_RST_2_Pin, GPIO_PIN_RESET);
 80018da:	2200      	movs	r2, #0
 80018dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018e0:	4849      	ldr	r0, [pc, #292]	@ (8001a08 <main+0x9d0>)
 80018e2:	f005 fd49 	bl	8007378 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(NOT_RST_3_GPIO_Port,NOT_RST_3_Pin, GPIO_PIN_RESET);
 80018e6:	2200      	movs	r2, #0
 80018e8:	2101      	movs	r1, #1
 80018ea:	4848      	ldr	r0, [pc, #288]	@ (8001a0c <main+0x9d4>)
 80018ec:	f005 fd44 	bl	8007378 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(NOT_RST_4_GPIO_Port,NOT_RST_4_Pin, GPIO_PIN_RESET);
 80018f0:	2200      	movs	r2, #0
 80018f2:	2140      	movs	r1, #64	@ 0x40
 80018f4:	4841      	ldr	r0, [pc, #260]	@ (80019fc <main+0x9c4>)
 80018f6:	f005 fd3f 	bl	8007378 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(CS_OCD_1_GPIO_Port, CS_OCD_1_Pin, GPIO_PIN_RESET);
 80018fa:	2200      	movs	r2, #0
 80018fc:	2102      	movs	r1, #2
 80018fe:	4842      	ldr	r0, [pc, #264]	@ (8001a08 <main+0x9d0>)
 8001900:	f005 fd3a 	bl	8007378 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin, GPIO_PIN_RESET);
 8001904:	2200      	movs	r2, #0
 8001906:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800190a:	4841      	ldr	r0, [pc, #260]	@ (8001a10 <main+0x9d8>)
 800190c:	f005 fd34 	bl	8007378 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_SET);
 8001910:	2201      	movs	r2, #1
 8001912:	2120      	movs	r1, #32
 8001914:	483c      	ldr	r0, [pc, #240]	@ (8001a08 <main+0x9d0>)
 8001916:	f005 fd2f 	bl	8007378 <HAL_GPIO_WritePin>

	  	            	HAL_TIM_Base_Start(&htim7); // timer for reset OCD and INTERLOCK reset turn off
 800191a:	483e      	ldr	r0, [pc, #248]	@ (8001a14 <main+0x9dc>)
 800191c:	f008 fb1c 	bl	8009f58 <HAL_TIM_Base_Start>


	  	            	once = 0;
 8001920:	4b3d      	ldr	r3, [pc, #244]	@ (8001a18 <main+0x9e0>)
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
	  	            	start_program = 0;
 8001926:	4b3d      	ldr	r3, [pc, #244]	@ (8001a1c <main+0x9e4>)
 8001928:	2200      	movs	r2, #0
 800192a:	701a      	strb	r2, [r3, #0]
	  	            	currentState = STATE_SHUTDOWN;
 800192c:	4b3c      	ldr	r3, [pc, #240]	@ (8001a20 <main+0x9e8>)
 800192e:	2204      	movs	r2, #4
 8001930:	701a      	strb	r2, [r3, #0]
	  	              }
	  	                  break;
 8001932:	e061      	b.n	80019f8 <main+0x9c0>
	  	              case STATE_SHUTDOWN:
	  	                  // Safely shut down the converter
	  	              {
	  	            	HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET);
 8001934:	2200      	movs	r2, #0
 8001936:	2120      	movs	r1, #32
 8001938:	4830      	ldr	r0, [pc, #192]	@ (80019fc <main+0x9c4>)
 800193a:	f005 fd1d 	bl	8007378 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 1); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!
 800193e:	2201      	movs	r2, #1
 8001940:	2104      	movs	r1, #4
 8001942:	4833      	ldr	r0, [pc, #204]	@ (8001a10 <main+0x9d8>)
 8001944:	f005 fd18 	bl	8007378 <HAL_GPIO_WritePin>
	  	            	HAL_TIM_Base_Stop_IT(&htim15);
 8001948:	482d      	ldr	r0, [pc, #180]	@ (8001a00 <main+0x9c8>)
 800194a:	f008 fbed 	bl	800a128 <HAL_TIM_Base_Stop_IT>
	  	            	//HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 0); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!
	  	            	RAMP_FINISHED = 0;
 800194e:	4b35      	ldr	r3, [pc, #212]	@ (8001a24 <main+0x9ec>)
 8001950:	2200      	movs	r2, #0
 8001952:	701a      	strb	r2, [r3, #0]
						once = 0;
 8001954:	4b30      	ldr	r3, [pc, #192]	@ (8001a18 <main+0x9e0>)
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
	  	            	imax1 = 1;
 800195a:	4b33      	ldr	r3, [pc, #204]	@ (8001a28 <main+0x9f0>)
 800195c:	2201      	movs	r2, #1
 800195e:	601a      	str	r2, [r3, #0]
						imax2 = 1;
 8001960:	4b32      	ldr	r3, [pc, #200]	@ (8001a2c <main+0x9f4>)
 8001962:	2201      	movs	r2, #1
 8001964:	601a      	str	r2, [r3, #0]
						imax2_sum = 1;
 8001966:	4b32      	ldr	r3, [pc, #200]	@ (8001a30 <main+0x9f8>)
 8001968:	2201      	movs	r2, #1
 800196a:	801a      	strh	r2, [r3, #0]
						vout = 1;
 800196c:	4b31      	ldr	r3, [pc, #196]	@ (8001a34 <main+0x9fc>)
 800196e:	2201      	movs	r2, #1
 8001970:	601a      	str	r2, [r3, #0]
						Vramp = 1;
 8001972:	4b31      	ldr	r3, [pc, #196]	@ (8001a38 <main+0xa00>)
 8001974:	2201      	movs	r2, #1
 8001976:	601a      	str	r2, [r3, #0]
						delay_tr = 1;
 8001978:	4b30      	ldr	r3, [pc, #192]	@ (8001a3c <main+0xa04>)
 800197a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800197e:	601a      	str	r2, [r3, #0]
						delay_hc = 1;
 8001980:	4b2f      	ldr	r3, [pc, #188]	@ (8001a40 <main+0xa08>)
 8001982:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001986:	601a      	str	r2, [r3, #0]
						Gv = 1;
 8001988:	4b2e      	ldr	r3, [pc, #184]	@ (8001a44 <main+0xa0c>)
 800198a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800198e:	601a      	str	r2, [r3, #0]
						Integral_I = 1;
 8001990:	4b2d      	ldr	r3, [pc, #180]	@ (8001a48 <main+0xa10>)
 8001992:	2201      	movs	r2, #1
 8001994:	601a      	str	r2, [r3, #0]
						prev_delta = 1;
 8001996:	4b2d      	ldr	r3, [pc, #180]	@ (8001a4c <main+0xa14>)
 8001998:	2201      	movs	r2, #1
 800199a:	601a      	str	r2, [r3, #0]
						input_vol = 1;
 800199c:	4b2c      	ldr	r3, [pc, #176]	@ (8001a50 <main+0xa18>)
 800199e:	2201      	movs	r2, #1
 80019a0:	601a      	str	r2, [r3, #0]
						input_voltage =1;
 80019a2:	4b2c      	ldr	r3, [pc, #176]	@ (8001a54 <main+0xa1c>)
 80019a4:	2201      	movs	r2, #1
 80019a6:	601a      	str	r2, [r3, #0]
						output_vol = 1;
 80019a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001a58 <main+0xa20>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	601a      	str	r2, [r3, #0]
						output_voltage =1;
 80019ae:	4b2b      	ldr	r3, [pc, #172]	@ (8001a5c <main+0xa24>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	601a      	str	r2, [r3, #0]
						input_vol_x_n1 = 1;
 80019b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001a60 <main+0xa28>)
 80019b6:	2201      	movs	r2, #1
 80019b8:	601a      	str	r2, [r3, #0]
						input_vol_y_n1 = 1;
 80019ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001a64 <main+0xa2c>)
 80019bc:	2201      	movs	r2, #1
 80019be:	601a      	str	r2, [r3, #0]
						output_vol_x_n1 = 1;
 80019c0:	4b29      	ldr	r3, [pc, #164]	@ (8001a68 <main+0xa30>)
 80019c2:	2201      	movs	r2, #1
 80019c4:	601a      	str	r2, [r3, #0]
						output_vol_y_n1 = 1;
 80019c6:	4b29      	ldr	r3, [pc, #164]	@ (8001a6c <main+0xa34>)
 80019c8:	2201      	movs	r2, #1
 80019ca:	601a      	str	r2, [r3, #0]
						imin = 1;
 80019cc:	4b28      	ldr	r3, [pc, #160]	@ (8001a70 <main+0xa38>)
 80019ce:	2201      	movs	r2, #1
 80019d0:	601a      	str	r2, [r3, #0]
						HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 80019d2:	2104      	movs	r1, #4
 80019d4:	4827      	ldr	r0, [pc, #156]	@ (8001a74 <main+0xa3c>)
 80019d6:	f008 fd3f 	bl	800a458 <HAL_TIM_PWM_Stop>
						HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80019da:	2100      	movs	r1, #0
 80019dc:	4826      	ldr	r0, [pc, #152]	@ (8001a78 <main+0xa40>)
 80019de:	f008 fd3b 	bl	800a458 <HAL_TIM_PWM_Stop>
	  	            	currentState = STATE_STANDBY;
 80019e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001a20 <main+0x9e8>)
 80019e4:	2201      	movs	r2, #1
 80019e6:	701a      	strb	r2, [r3, #0]
	  	              }

	  	                  break;
 80019e8:	e006      	b.n	80019f8 <main+0x9c0>
	  	              default:
	  	                  break;
 80019ea:	bf00      	nop
 80019ec:	f7ff bb6d 	b.w	80010ca <main+0x92>
	  	                  break;
 80019f0:	bf00      	nop
 80019f2:	f7ff bb6a 	b.w	80010ca <main+0x92>
	  	                  break;
 80019f6:	bf00      	nop
	  	  	  	  checkfaults = Check_Faults();
 80019f8:	f7ff bb67 	b.w	80010ca <main+0x92>
 80019fc:	48000800 	.word	0x48000800
 8001a00:	20000940 	.word	0x20000940
 8001a04:	48000400 	.word	0x48000400
 8001a08:	48001000 	.word	0x48001000
 8001a0c:	48000c00 	.word	0x48000c00
 8001a10:	48001400 	.word	0x48001400
 8001a14:	200008a8 	.word	0x200008a8
 8001a18:	20000b98 	.word	0x20000b98
 8001a1c:	20000b90 	.word	0x20000b90
 8001a20:	20000b93 	.word	0x20000b93
 8001a24:	20000a98 	.word	0x20000a98
 8001a28:	20000a70 	.word	0x20000a70
 8001a2c:	20000a74 	.word	0x20000a74
 8001a30:	20000aa4 	.word	0x20000aa4
 8001a34:	20000008 	.word	0x20000008
 8001a38:	2000000c 	.word	0x2000000c
 8001a3c:	20000010 	.word	0x20000010
 8001a40:	20000014 	.word	0x20000014
 8001a44:	20000028 	.word	0x20000028
 8001a48:	20000b88 	.word	0x20000b88
 8001a4c:	20000b8c 	.word	0x20000b8c
 8001a50:	20000048 	.word	0x20000048
 8001a54:	20000a7c 	.word	0x20000a7c
 8001a58:	2000004c 	.word	0x2000004c
 8001a5c:	20000004 	.word	0x20000004
 8001a60:	20000050 	.word	0x20000050
 8001a64:	20000054 	.word	0x20000054
 8001a68:	20000058 	.word	0x20000058
 8001a6c:	2000005c 	.word	0x2000005c
 8001a70:	20000a78 	.word	0x20000a78
 8001a74:	200008f4 	.word	0x200008f4
 8001a78:	200007c4 	.word	0x200007c4

08001a7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b094      	sub	sp, #80	@ 0x50
 8001a80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a82:	f107 0318 	add.w	r3, r7, #24
 8001a86:	2238      	movs	r2, #56	@ 0x38
 8001a88:	2100      	movs	r1, #0
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f010 fa3b 	bl	8011f06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a90:	1d3b      	adds	r3, r7, #4
 8001a92:	2200      	movs	r2, #0
 8001a94:	601a      	str	r2, [r3, #0]
 8001a96:	605a      	str	r2, [r3, #4]
 8001a98:	609a      	str	r2, [r3, #8]
 8001a9a:	60da      	str	r2, [r3, #12]
 8001a9c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a9e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001aa2:	f007 f9d1 	bl	8008e48 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8001aa6:	2322      	movs	r3, #34	@ 0x22
 8001aa8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001aaa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001aae:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ab0:	2340      	movs	r3, #64	@ 0x40
 8001ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ab8:	2302      	movs	r3, #2
 8001aba:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001abc:	2302      	movs	r3, #2
 8001abe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001ac0:	2304      	movs	r3, #4
 8001ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 75;
 8001ac4:	234b      	movs	r3, #75	@ 0x4b
 8001ac6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ac8:	2302      	movs	r3, #2
 8001aca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001acc:	2302      	movs	r3, #2
 8001ace:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ad4:	f107 0318 	add.w	r3, r7, #24
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f007 fa69 	bl	8008fb0 <HAL_RCC_OscConfig>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8001ae4:	f001 fffc 	bl	8003ae0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ae8:	230f      	movs	r3, #15
 8001aea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001aec:	2303      	movs	r3, #3
 8001aee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001af0:	2300      	movs	r3, #0
 8001af2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001af4:	2300      	movs	r3, #0
 8001af6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001afc:	1d3b      	adds	r3, r7, #4
 8001afe:	2104      	movs	r1, #4
 8001b00:	4618      	mov	r0, r3
 8001b02:	f007 fd67 	bl	80095d4 <HAL_RCC_ClockConfig>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b0c:	f001 ffe8 	bl	8003ae0 <Error_Handler>
  }
}
 8001b10:	bf00      	nop
 8001b12:	3750      	adds	r7, #80	@ 0x50
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08c      	sub	sp, #48	@ 0x30
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001b1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]
 8001b28:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b2a:	1d3b      	adds	r3, r7, #4
 8001b2c:	2220      	movs	r2, #32
 8001b2e:	2100      	movs	r1, #0
 8001b30:	4618      	mov	r0, r3
 8001b32:	f010 f9e8 	bl	8011f06 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b36:	4b32      	ldr	r3, [pc, #200]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b38:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001b3c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b3e:	4b30      	ldr	r3, [pc, #192]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b40:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001b44:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b46:	4b2e      	ldr	r3, [pc, #184]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b4c:	4b2c      	ldr	r3, [pc, #176]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001b52:	4b2b      	ldr	r3, [pc, #172]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b58:	4b29      	ldr	r3, [pc, #164]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b5e:	4b28      	ldr	r3, [pc, #160]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b60:	2204      	movs	r2, #4
 8001b62:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001b64:	4b26      	ldr	r3, [pc, #152]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b6a:	4b25      	ldr	r3, [pc, #148]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001b70:	4b23      	ldr	r3, [pc, #140]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b72:	2201      	movs	r2, #1
 8001b74:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b76:	4b22      	ldr	r3, [pc, #136]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b7e:	4b20      	ldr	r3, [pc, #128]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b84:	4b1e      	ldr	r3, [pc, #120]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001b8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001b92:	4b1b      	ldr	r3, [pc, #108]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001b98:	4b19      	ldr	r3, [pc, #100]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ba0:	4817      	ldr	r0, [pc, #92]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001ba2:	f003 f88b 	bl	8004cbc <HAL_ADC_Init>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001bac:	f001 ff98 	bl	8003ae0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001bb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4811      	ldr	r0, [pc, #68]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001bbc:	f004 f9a0 	bl	8005f00 <HAL_ADCEx_MultiModeConfigChannel>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001bc6:	f001 ff8b 	bl	8003ae0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001bca:	4b0e      	ldr	r3, [pc, #56]	@ (8001c04 <MX_ADC1_Init+0xec>)
 8001bcc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001bce:	2306      	movs	r3, #6
 8001bd0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001bd2:	2307      	movs	r3, #7
 8001bd4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001bd6:	237f      	movs	r3, #127	@ 0x7f
 8001bd8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001bda:	2304      	movs	r3, #4
 8001bdc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001bde:	2300      	movs	r3, #0
 8001be0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001be2:	1d3b      	adds	r3, r7, #4
 8001be4:	4619      	mov	r1, r3
 8001be6:	4806      	ldr	r0, [pc, #24]	@ (8001c00 <MX_ADC1_Init+0xe8>)
 8001be8:	f003 fb0c 	bl	8005204 <HAL_ADC_ConfigChannel>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001bf2:	f001 ff75 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bf6:	bf00      	nop
 8001bf8:	3730      	adds	r7, #48	@ 0x30
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	200003e4 	.word	0x200003e4
 8001c04:	cb840000 	.word	0xcb840000

08001c08 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b08c      	sub	sp, #48	@ 0x30
 8001c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001c0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	2220      	movs	r2, #32
 8001c1e:	2100      	movs	r1, #0
 8001c20:	4618      	mov	r0, r3
 8001c22:	f010 f970 	bl	8011f06 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001c26:	4b57      	ldr	r3, [pc, #348]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c28:	4a57      	ldr	r2, [pc, #348]	@ (8001d88 <MX_ADC3_Init+0x180>)
 8001c2a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8001c2c:	4b55      	ldr	r3, [pc, #340]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c2e:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 8001c32:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001c34:	4b53      	ldr	r3, [pc, #332]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c3a:	4b52      	ldr	r3, [pc, #328]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8001c40:	4b50      	ldr	r3, [pc, #320]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001c46:	4b4f      	ldr	r3, [pc, #316]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c4c:	4b4d      	ldr	r3, [pc, #308]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c4e:	2204      	movs	r2, #4
 8001c50:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001c52:	4b4c      	ldr	r3, [pc, #304]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8001c58:	4b4a      	ldr	r3, [pc, #296]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 5;
 8001c5e:	4b49      	ldr	r3, [pc, #292]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c60:	2205      	movs	r2, #5
 8001c62:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001c64:	4b47      	ldr	r3, [pc, #284]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c6c:	4b45      	ldr	r3, [pc, #276]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c72:	4b44      	ldr	r3, [pc, #272]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001c78:	4b42      	ldr	r3, [pc, #264]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001c80:	4b40      	ldr	r3, [pc, #256]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c82:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c86:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8001c88:	4b3e      	ldr	r3, [pc, #248]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001c90:	483c      	ldr	r0, [pc, #240]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001c92:	f003 f813 	bl	8004cbc <HAL_ADC_Init>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <MX_ADC3_Init+0x98>
  {
    Error_Handler();
 8001c9c:	f001 ff20 	bl	8003ae0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001ca4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4836      	ldr	r0, [pc, #216]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001cac:	f004 f928 	bl	8005f00 <HAL_ADCEx_MultiModeConfigChannel>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 8001cb6:	f001 ff13 	bl	8003ae0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001cba:	4b34      	ldr	r3, [pc, #208]	@ (8001d8c <MX_ADC3_Init+0x184>)
 8001cbc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cbe:	2306      	movs	r3, #6
 8001cc0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001cc6:	237f      	movs	r3, #127	@ 0x7f
 8001cc8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_1;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 38;
 8001cce:	2326      	movs	r3, #38	@ 0x26
 8001cd0:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC_OFFSET_SIGN_POSITIVE;
 8001cd2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001cd6:	61fb      	str	r3, [r7, #28]
  sConfig.OffsetSaturation = DISABLE;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	f887 3020 	strb.w	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001cde:	1d3b      	adds	r3, r7, #4
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4828      	ldr	r0, [pc, #160]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001ce4:	f003 fa8e 	bl	8005204 <HAL_ADC_ConfigChannel>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_ADC3_Init+0xea>
  {
    Error_Handler();
 8001cee:	f001 fef7 	bl	8003ae0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001cf2:	4b27      	ldr	r3, [pc, #156]	@ (8001d90 <MX_ADC3_Init+0x188>)
 8001cf4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001cf6:	230c      	movs	r3, #12
 8001cf8:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_2;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 37;
 8001cfe:	2325      	movs	r3, #37	@ 0x25
 8001d00:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d02:	1d3b      	adds	r3, r7, #4
 8001d04:	4619      	mov	r1, r3
 8001d06:	481f      	ldr	r0, [pc, #124]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001d08:	f003 fa7c 	bl	8005204 <HAL_ADC_ConfigChannel>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <MX_ADC3_Init+0x10e>
  {
    Error_Handler();
 8001d12:	f001 fee5 	bl	8003ae0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001d16:	4b1f      	ldr	r3, [pc, #124]	@ (8001d94 <MX_ADC3_Init+0x18c>)
 8001d18:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001d1a:	2312      	movs	r3, #18
 8001d1c:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_3;
 8001d1e:	2302      	movs	r3, #2
 8001d20:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 8;
 8001d22:	2308      	movs	r3, #8
 8001d24:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4816      	ldr	r0, [pc, #88]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001d2c:	f003 fa6a 	bl	8005204 <HAL_ADC_ConfigChannel>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_ADC3_Init+0x132>
  {
    Error_Handler();
 8001d36:	f001 fed3 	bl	8003ae0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001d3a:	4b17      	ldr	r3, [pc, #92]	@ (8001d98 <MX_ADC3_Init+0x190>)
 8001d3c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001d3e:	2318      	movs	r3, #24
 8001d40:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001d42:	2304      	movs	r3, #4
 8001d44:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d4a:	1d3b      	adds	r3, r7, #4
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	480d      	ldr	r0, [pc, #52]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001d50:	f003 fa58 	bl	8005204 <HAL_ADC_ConfigChannel>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_ADC3_Init+0x156>
  {
    Error_Handler();
 8001d5a:	f001 fec1 	bl	8003ae0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001d5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d9c <MX_ADC3_Init+0x194>)
 8001d60:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001d62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d66:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d68:	1d3b      	adds	r3, r7, #4
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4805      	ldr	r0, [pc, #20]	@ (8001d84 <MX_ADC3_Init+0x17c>)
 8001d6e:	f003 fa49 	bl	8005204 <HAL_ADC_ConfigChannel>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_ADC3_Init+0x174>
  {
    Error_Handler();
 8001d78:	f001 feb2 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001d7c:	bf00      	nop
 8001d7e:	3730      	adds	r7, #48	@ 0x30
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	20000450 	.word	0x20000450
 8001d88:	50000400 	.word	0x50000400
 8001d8c:	04300002 	.word	0x04300002
 8001d90:	08600004 	.word	0x08600004
 8001d94:	0c900008 	.word	0x0c900008
 8001d98:	10c00010 	.word	0x10c00010
 8001d9c:	14f00020 	.word	0x14f00020

08001da0 <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b088      	sub	sp, #32
 8001da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001da6:	463b      	mov	r3, r7
 8001da8:	2220      	movs	r2, #32
 8001daa:	2100      	movs	r1, #0
 8001dac:	4618      	mov	r0, r3
 8001dae:	f010 f8aa 	bl	8011f06 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8001db2:	4b2b      	ldr	r3, [pc, #172]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001db4:	4a2b      	ldr	r2, [pc, #172]	@ (8001e64 <MX_ADC4_Init+0xc4>)
 8001db6:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8001db8:	4b29      	ldr	r3, [pc, #164]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001dba:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 8001dbe:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8001dc0:	4b27      	ldr	r3, [pc, #156]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001dc6:	4b26      	ldr	r3, [pc, #152]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 8001dcc:	4b24      	ldr	r3, [pc, #144]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001dd2:	4b23      	ldr	r3, [pc, #140]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001dd8:	4b21      	ldr	r3, [pc, #132]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001dda:	2204      	movs	r2, #4
 8001ddc:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8001dde:	4b20      	ldr	r3, [pc, #128]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = ENABLE;
 8001de4:	4b1e      	ldr	r3, [pc, #120]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001de6:	2201      	movs	r2, #1
 8001de8:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 1;
 8001dea:	4b1d      	ldr	r3, [pc, #116]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001dec:	2201      	movs	r2, #1
 8001dee:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8001df0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001df8:	4b19      	ldr	r3, [pc, #100]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001dfe:	4b18      	ldr	r3, [pc, #96]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8001e04:	4b16      	ldr	r3, [pc, #88]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001e06:	2201      	movs	r2, #1
 8001e08:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001e0c:	4b14      	ldr	r3, [pc, #80]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001e0e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e12:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8001e14:	4b12      	ldr	r3, [pc, #72]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8001e1c:	4810      	ldr	r0, [pc, #64]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001e1e:	f002 ff4d 	bl	8004cbc <HAL_ADC_Init>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <MX_ADC4_Init+0x8c>
  {
    Error_Handler();
 8001e28:	f001 fe5a 	bl	8003ae0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001e2c:	4b0e      	ldr	r3, [pc, #56]	@ (8001e68 <MX_ADC4_Init+0xc8>)
 8001e2e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e30:	2306      	movs	r3, #6
 8001e32:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001e34:	2307      	movs	r3, #7
 8001e36:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e38:	237f      	movs	r3, #127	@ 0x7f
 8001e3a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001e3c:	2304      	movs	r3, #4
 8001e3e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001e40:	2300      	movs	r3, #0
 8001e42:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001e44:	463b      	mov	r3, r7
 8001e46:	4619      	mov	r1, r3
 8001e48:	4805      	ldr	r0, [pc, #20]	@ (8001e60 <MX_ADC4_Init+0xc0>)
 8001e4a:	f003 f9db 	bl	8005204 <HAL_ADC_ConfigChannel>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <MX_ADC4_Init+0xb8>
  {
    Error_Handler();
 8001e54:	f001 fe44 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8001e58:	bf00      	nop
 8001e5a:	3720      	adds	r7, #32
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	200004bc 	.word	0x200004bc
 8001e64:	50000500 	.word	0x50000500
 8001e68:	04300002 	.word	0x04300002

08001e6c <MX_ADC5_Init>:
  * @brief ADC5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC5_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b088      	sub	sp, #32
 8001e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e72:	463b      	mov	r3, r7
 8001e74:	2220      	movs	r2, #32
 8001e76:	2100      	movs	r1, #0
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f010 f844 	bl	8011f06 <memset>

  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
 8001e7e:	4b31      	ldr	r3, [pc, #196]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001e80:	4a31      	ldr	r2, [pc, #196]	@ (8001f48 <MX_ADC5_Init+0xdc>)
 8001e82:	601a      	str	r2, [r3, #0]
  hadc5.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8001e84:	4b2f      	ldr	r3, [pc, #188]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001e86:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 8001e8a:	605a      	str	r2, [r3, #4]
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 8001e8c:	4b2d      	ldr	r3, [pc, #180]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	609a      	str	r2, [r3, #8]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e92:	4b2c      	ldr	r3, [pc, #176]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	60da      	str	r2, [r3, #12]
  hadc5.Init.GainCompensation = 0;
 8001e98:	4b2a      	ldr	r3, [pc, #168]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	611a      	str	r2, [r3, #16]
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001e9e:	4b29      	ldr	r3, [pc, #164]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	615a      	str	r2, [r3, #20]
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ea4:	4b27      	ldr	r3, [pc, #156]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001ea6:	2204      	movs	r2, #4
 8001ea8:	619a      	str	r2, [r3, #24]
  hadc5.Init.LowPowerAutoWait = DISABLE;
 8001eaa:	4b26      	ldr	r3, [pc, #152]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	771a      	strb	r2, [r3, #28]
  hadc5.Init.ContinuousConvMode = ENABLE;
 8001eb0:	4b24      	ldr	r3, [pc, #144]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	775a      	strb	r2, [r3, #29]
  hadc5.Init.NbrOfConversion = 1;
 8001eb6:	4b23      	ldr	r3, [pc, #140]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001eb8:	2201      	movs	r2, #1
 8001eba:	621a      	str	r2, [r3, #32]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 8001ebc:	4b21      	ldr	r3, [pc, #132]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc5.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ec4:	4b1f      	ldr	r3, [pc, #124]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001eca:	4b1e      	ldr	r3, [pc, #120]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc5.Init.DMAContinuousRequests = ENABLE;
 8001ed0:	4b1c      	ldr	r3, [pc, #112]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc5.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc5.Init.OversamplingMode = ENABLE;
 8001ede:	4b19      	ldr	r3, [pc, #100]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc5.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 8001ee6:	4b17      	ldr	r3, [pc, #92]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001ee8:	221c      	movs	r2, #28
 8001eea:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
 8001eec:	4b15      	ldr	r3, [pc, #84]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001eee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ef2:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc5.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001ef4:	4b13      	ldr	r3, [pc, #76]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc5.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001efa:	4b12      	ldr	r3, [pc, #72]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001efc:	2201      	movs	r2, #1
 8001efe:	651a      	str	r2, [r3, #80]	@ 0x50
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 8001f00:	4810      	ldr	r0, [pc, #64]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001f02:	f002 fedb 	bl	8004cbc <HAL_ADC_Init>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <MX_ADC5_Init+0xa4>
  {
    Error_Handler();
 8001f0c:	f001 fde8 	bl	8003ae0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001f10:	4b0e      	ldr	r3, [pc, #56]	@ (8001f4c <MX_ADC5_Init+0xe0>)
 8001f12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f14:	2306      	movs	r3, #6
 8001f16:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001f1c:	237f      	movs	r3, #127	@ 0x7f
 8001f1e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001f20:	2304      	movs	r3, #4
 8001f22:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001f24:	2300      	movs	r3, #0
 8001f26:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001f28:	463b      	mov	r3, r7
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4805      	ldr	r0, [pc, #20]	@ (8001f44 <MX_ADC5_Init+0xd8>)
 8001f2e:	f003 f969 	bl	8005204 <HAL_ADC_ConfigChannel>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <MX_ADC5_Init+0xd0>
  {
    Error_Handler();
 8001f38:	f001 fdd2 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 8001f3c:	bf00      	nop
 8001f3e:	3720      	adds	r7, #32
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000528 	.word	0x20000528
 8001f48:	50000600 	.word	0x50000600
 8001f4c:	04300002 	.word	0x04300002

08001f50 <MX_CORDIC_Init>:
  * @brief CORDIC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CORDIC_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8001f54:	4b06      	ldr	r3, [pc, #24]	@ (8001f70 <MX_CORDIC_Init+0x20>)
 8001f56:	4a07      	ldr	r2, [pc, #28]	@ (8001f74 <MX_CORDIC_Init+0x24>)
 8001f58:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8001f5a:	4805      	ldr	r0, [pc, #20]	@ (8001f70 <MX_CORDIC_Init+0x20>)
 8001f5c:	f004 f8d8 	bl	8006110 <HAL_CORDIC_Init>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 8001f66:	f001 fdbb 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	200006b4 	.word	0x200006b4
 8001f74:	40020c00 	.word	0x40020c00

08001f78 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08c      	sub	sp, #48	@ 0x30
 8001f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001f7e:	463b      	mov	r3, r7
 8001f80:	2230      	movs	r2, #48	@ 0x30
 8001f82:	2100      	movs	r1, #0
 8001f84:	4618      	mov	r0, r3
 8001f86:	f00f ffbe 	bl	8011f06 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002004 <MX_DAC1_Init+0x8c>)
 8001f8c:	4a1e      	ldr	r2, [pc, #120]	@ (8002008 <MX_DAC1_Init+0x90>)
 8001f8e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001f90:	481c      	ldr	r0, [pc, #112]	@ (8002004 <MX_DAC1_Init+0x8c>)
 8001f92:	f004 fb06 	bl	80065a2 <HAL_DAC_Init>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001f9c:	f001 fda0 	bl	8003ae0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001fac:	2300      	movs	r3, #0
 8001fae:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001fc4:	463b      	mov	r3, r7
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	4619      	mov	r1, r3
 8001fca:	480e      	ldr	r0, [pc, #56]	@ (8002004 <MX_DAC1_Init+0x8c>)
 8001fcc:	f004 fc06 	bl	80067dc <HAL_DAC_ConfigChannel>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8001fd6:	f001 fd83 	bl	8003ae0 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001fda:	463b      	mov	r3, r7
 8001fdc:	2210      	movs	r2, #16
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4808      	ldr	r0, [pc, #32]	@ (8002004 <MX_DAC1_Init+0x8c>)
 8001fe2:	f004 fbfb 	bl	80067dc <HAL_DAC_ConfigChannel>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8001fec:	f001 fd78 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */
  __HAL_LINKDMA(&hdac1, DMA_Handle1, hdma_dac1_ch1);
 8001ff0:	4b04      	ldr	r3, [pc, #16]	@ (8002004 <MX_DAC1_Init+0x8c>)
 8001ff2:	4a06      	ldr	r2, [pc, #24]	@ (800200c <MX_DAC1_Init+0x94>)
 8001ff4:	609a      	str	r2, [r3, #8]
 8001ff6:	4b05      	ldr	r3, [pc, #20]	@ (800200c <MX_DAC1_Init+0x94>)
 8001ff8:	4a02      	ldr	r2, [pc, #8]	@ (8002004 <MX_DAC1_Init+0x8c>)
 8001ffa:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END DAC1_Init 2 */

}
 8001ffc:	bf00      	nop
 8001ffe:	3730      	adds	r7, #48	@ 0x30
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	200006dc 	.word	0x200006dc
 8002008:	50000800 	.word	0x50000800
 800200c:	20000704 	.word	0x20000704

08002010 <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b08c      	sub	sp, #48	@ 0x30
 8002014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002016:	463b      	mov	r3, r7
 8002018:	2230      	movs	r2, #48	@ 0x30
 800201a:	2100      	movs	r1, #0
 800201c:	4618      	mov	r0, r3
 800201e:	f00f ff72 	bl	8011f06 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8002022:	4b16      	ldr	r3, [pc, #88]	@ (800207c <MX_DAC2_Init+0x6c>)
 8002024:	4a16      	ldr	r2, [pc, #88]	@ (8002080 <MX_DAC2_Init+0x70>)
 8002026:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8002028:	4814      	ldr	r0, [pc, #80]	@ (800207c <MX_DAC2_Init+0x6c>)
 800202a:	f004 faba 	bl	80065a2 <HAL_DAC_Init>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8002034:	f001 fd54 	bl	8003ae0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8002038:	2302      	movs	r3, #2
 800203a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800203c:	2300      	movs	r3, #0
 800203e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8002040:	2300      	movs	r3, #0
 8002042:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002044:	2300      	movs	r3, #0
 8002046:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002048:	2300      	movs	r3, #0
 800204a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800204c:	2300      	movs	r3, #0
 800204e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002050:	2300      	movs	r3, #0
 8002052:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8002054:	2301      	movs	r3, #1
 8002056:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002058:	2300      	movs	r3, #0
 800205a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800205c:	463b      	mov	r3, r7
 800205e:	2200      	movs	r2, #0
 8002060:	4619      	mov	r1, r3
 8002062:	4806      	ldr	r0, [pc, #24]	@ (800207c <MX_DAC2_Init+0x6c>)
 8002064:	f004 fbba 	bl	80067dc <HAL_DAC_ConfigChannel>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 800206e:	f001 fd37 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8002072:	bf00      	nop
 8002074:	3730      	adds	r7, #48	@ 0x30
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	200006f0 	.word	0x200006f0
 8002080:	50000c00 	.word	0x50000c00

08002084 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b098      	sub	sp, #96	@ 0x60
 8002088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800208a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800208e:	2200      	movs	r2, #0
 8002090:	601a      	str	r2, [r3, #0]
 8002092:	605a      	str	r2, [r3, #4]
 8002094:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002096:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800209a:	2200      	movs	r2, #0
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	605a      	str	r2, [r3, #4]
 80020a0:	609a      	str	r2, [r3, #8]
 80020a2:	60da      	str	r2, [r3, #12]
 80020a4:	611a      	str	r2, [r3, #16]
 80020a6:	615a      	str	r2, [r3, #20]
 80020a8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80020aa:	1d3b      	adds	r3, r7, #4
 80020ac:	2234      	movs	r2, #52	@ 0x34
 80020ae:	2100      	movs	r1, #0
 80020b0:	4618      	mov	r0, r3
 80020b2:	f00f ff28 	bl	8011f06 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80020b6:	4b3e      	ldr	r3, [pc, #248]	@ (80021b0 <MX_TIM1_Init+0x12c>)
 80020b8:	4a3e      	ldr	r2, [pc, #248]	@ (80021b4 <MX_TIM1_Init+0x130>)
 80020ba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80020bc:	4b3c      	ldr	r3, [pc, #240]	@ (80021b0 <MX_TIM1_Init+0x12c>)
 80020be:	2200      	movs	r2, #0
 80020c0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020c2:	4b3b      	ldr	r3, [pc, #236]	@ (80021b0 <MX_TIM1_Init+0x12c>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 210;
 80020c8:	4b39      	ldr	r3, [pc, #228]	@ (80021b0 <MX_TIM1_Init+0x12c>)
 80020ca:	22d2      	movs	r2, #210	@ 0xd2
 80020cc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ce:	4b38      	ldr	r3, [pc, #224]	@ (80021b0 <MX_TIM1_Init+0x12c>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80020d4:	4b36      	ldr	r3, [pc, #216]	@ (80021b0 <MX_TIM1_Init+0x12c>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020da:	4b35      	ldr	r3, [pc, #212]	@ (80021b0 <MX_TIM1_Init+0x12c>)
 80020dc:	2200      	movs	r2, #0
 80020de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80020e0:	4833      	ldr	r0, [pc, #204]	@ (80021b0 <MX_TIM1_Init+0x12c>)
 80020e2:	f008 f850 	bl	800a186 <HAL_TIM_PWM_Init>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80020ec:	f001 fcf8 	bl	8003ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020f0:	2300      	movs	r3, #0
 80020f2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80020f4:	2300      	movs	r3, #0
 80020f6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020f8:	2300      	movs	r3, #0
 80020fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020fc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002100:	4619      	mov	r1, r3
 8002102:	482b      	ldr	r0, [pc, #172]	@ (80021b0 <MX_TIM1_Init+0x12c>)
 8002104:	f009 fa86 	bl	800b614 <HAL_TIMEx_MasterConfigSynchronization>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 800210e:	f001 fce7 	bl	8003ae0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002112:	2360      	movs	r3, #96	@ 0x60
 8002114:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002116:	2300      	movs	r3, #0
 8002118:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800211a:	2300      	movs	r3, #0
 800211c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800211e:	2300      	movs	r3, #0
 8002120:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002122:	2300      	movs	r3, #0
 8002124:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002126:	2300      	movs	r3, #0
 8002128:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800212a:	2300      	movs	r3, #0
 800212c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800212e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002132:	2200      	movs	r2, #0
 8002134:	4619      	mov	r1, r3
 8002136:	481e      	ldr	r0, [pc, #120]	@ (80021b0 <MX_TIM1_Init+0x12c>)
 8002138:	f008 fb7a 	bl	800a830 <HAL_TIM_PWM_ConfigChannel>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002142:	f001 fccd 	bl	8003ae0 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_1);
 8002146:	4b1a      	ldr	r3, [pc, #104]	@ (80021b0 <MX_TIM1_Init+0x12c>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	699a      	ldr	r2, [r3, #24]
 800214c:	4b18      	ldr	r3, [pc, #96]	@ (80021b0 <MX_TIM1_Init+0x12c>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f022 0208 	bic.w	r2, r2, #8
 8002154:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002156:	2300      	movs	r3, #0
 8002158:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800215a:	2300      	movs	r3, #0
 800215c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800215e:	2300      	movs	r3, #0
 8002160:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002162:	2300      	movs	r3, #0
 8002164:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002166:	2300      	movs	r3, #0
 8002168:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800216a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800216e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002170:	2300      	movs	r3, #0
 8002172:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002174:	2300      	movs	r3, #0
 8002176:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002178:	2300      	movs	r3, #0
 800217a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800217c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002180:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002186:	2300      	movs	r3, #0
 8002188:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800218a:	2300      	movs	r3, #0
 800218c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800218e:	1d3b      	adds	r3, r7, #4
 8002190:	4619      	mov	r1, r3
 8002192:	4807      	ldr	r0, [pc, #28]	@ (80021b0 <MX_TIM1_Init+0x12c>)
 8002194:	f009 fad4 	bl	800b740 <HAL_TIMEx_ConfigBreakDeadTime>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 800219e:	f001 fc9f 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80021a2:	4803      	ldr	r0, [pc, #12]	@ (80021b0 <MX_TIM1_Init+0x12c>)
 80021a4:	f002 f844 	bl	8004230 <HAL_TIM_MspPostInit>

}
 80021a8:	bf00      	nop
 80021aa:	3760      	adds	r7, #96	@ 0x60
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	200007c4 	.word	0x200007c4
 80021b4:	40012c00 	.word	0x40012c00

080021b8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b08e      	sub	sp, #56	@ 0x38
 80021bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */
  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	605a      	str	r2, [r3, #4]
 80021c8:	609a      	str	r2, [r3, #8]
 80021ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021cc:	f107 031c 	add.w	r3, r7, #28
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021d8:	463b      	mov	r3, r7
 80021da:	2200      	movs	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]
 80021de:	605a      	str	r2, [r3, #4]
 80021e0:	609a      	str	r2, [r3, #8]
 80021e2:	60da      	str	r2, [r3, #12]
 80021e4:	611a      	str	r2, [r3, #16]
 80021e6:	615a      	str	r2, [r3, #20]
 80021e8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80021ea:	4b2d      	ldr	r3, [pc, #180]	@ (80022a0 <MX_TIM4_Init+0xe8>)
 80021ec:	4a2d      	ldr	r2, [pc, #180]	@ (80022a4 <MX_TIM4_Init+0xec>)
 80021ee:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80021f0:	4b2b      	ldr	r3, [pc, #172]	@ (80022a0 <MX_TIM4_Init+0xe8>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021f6:	4b2a      	ldr	r3, [pc, #168]	@ (80022a0 <MX_TIM4_Init+0xe8>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 679;
 80021fc:	4b28      	ldr	r3, [pc, #160]	@ (80022a0 <MX_TIM4_Init+0xe8>)
 80021fe:	f240 22a7 	movw	r2, #679	@ 0x2a7
 8002202:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002204:	4b26      	ldr	r3, [pc, #152]	@ (80022a0 <MX_TIM4_Init+0xe8>)
 8002206:	2200      	movs	r2, #0
 8002208:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800220a:	4b25      	ldr	r3, [pc, #148]	@ (80022a0 <MX_TIM4_Init+0xe8>)
 800220c:	2200      	movs	r2, #0
 800220e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002210:	4823      	ldr	r0, [pc, #140]	@ (80022a0 <MX_TIM4_Init+0xe8>)
 8002212:	f007 fe49 	bl	8009ea8 <HAL_TIM_Base_Init>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 800221c:	f001 fc60 	bl	8003ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002220:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002224:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002226:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800222a:	4619      	mov	r1, r3
 800222c:	481c      	ldr	r0, [pc, #112]	@ (80022a0 <MX_TIM4_Init+0xe8>)
 800222e:	f008 fc13 	bl	800aa58 <HAL_TIM_ConfigClockSource>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8002238:	f001 fc52 	bl	8003ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800223c:	4818      	ldr	r0, [pc, #96]	@ (80022a0 <MX_TIM4_Init+0xe8>)
 800223e:	f007 ffa2 	bl	800a186 <HAL_TIM_PWM_Init>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8002248:	f001 fc4a 	bl	8003ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800224c:	2300      	movs	r3, #0
 800224e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002250:	2300      	movs	r3, #0
 8002252:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002254:	f107 031c 	add.w	r3, r7, #28
 8002258:	4619      	mov	r1, r3
 800225a:	4811      	ldr	r0, [pc, #68]	@ (80022a0 <MX_TIM4_Init+0xe8>)
 800225c:	f009 f9da 	bl	800b614 <HAL_TIMEx_MasterConfigSynchronization>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002266:	f001 fc3b 	bl	8003ae0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800226a:	2360      	movs	r3, #96	@ 0x60
 800226c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800226e:	2300      	movs	r3, #0
 8002270:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002272:	2300      	movs	r3, #0
 8002274:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002276:	2300      	movs	r3, #0
 8002278:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800227a:	463b      	mov	r3, r7
 800227c:	2200      	movs	r2, #0
 800227e:	4619      	mov	r1, r3
 8002280:	4807      	ldr	r0, [pc, #28]	@ (80022a0 <MX_TIM4_Init+0xe8>)
 8002282:	f008 fad5 	bl	800a830 <HAL_TIM_PWM_ConfigChannel>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 800228c:	f001 fc28 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002290:	4803      	ldr	r0, [pc, #12]	@ (80022a0 <MX_TIM4_Init+0xe8>)
 8002292:	f001 ffcd 	bl	8004230 <HAL_TIM_MspPostInit>

}
 8002296:	bf00      	nop
 8002298:	3738      	adds	r7, #56	@ 0x38
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000810 	.word	0x20000810
 80022a4:	40000800 	.word	0x40000800

080022a8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022ae:	1d3b      	adds	r3, r7, #4
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	605a      	str	r2, [r3, #4]
 80022b6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80022b8:	4b19      	ldr	r3, [pc, #100]	@ (8002320 <MX_TIM6_Init+0x78>)
 80022ba:	4a1a      	ldr	r2, [pc, #104]	@ (8002324 <MX_TIM6_Init+0x7c>)
 80022bc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 11549;
 80022be:	4b18      	ldr	r3, [pc, #96]	@ (8002320 <MX_TIM6_Init+0x78>)
 80022c0:	f642 521d 	movw	r2, #11549	@ 0x2d1d
 80022c4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022c6:	4b16      	ldr	r3, [pc, #88]	@ (8002320 <MX_TIM6_Init+0x78>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 64934;
 80022cc:	4b14      	ldr	r3, [pc, #80]	@ (8002320 <MX_TIM6_Init+0x78>)
 80022ce:	f64f 52a6 	movw	r2, #64934	@ 0xfda6
 80022d2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022d4:	4b12      	ldr	r3, [pc, #72]	@ (8002320 <MX_TIM6_Init+0x78>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80022da:	4811      	ldr	r0, [pc, #68]	@ (8002320 <MX_TIM6_Init+0x78>)
 80022dc:	f007 fde4 	bl	8009ea8 <HAL_TIM_Base_Init>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80022e6:	f001 fbfb 	bl	8003ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022ea:	2300      	movs	r3, #0
 80022ec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022ee:	2300      	movs	r3, #0
 80022f0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80022f2:	1d3b      	adds	r3, r7, #4
 80022f4:	4619      	mov	r1, r3
 80022f6:	480a      	ldr	r0, [pc, #40]	@ (8002320 <MX_TIM6_Init+0x78>)
 80022f8:	f009 f98c 	bl	800b614 <HAL_TIMEx_MasterConfigSynchronization>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8002302:	f001 fbed 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002306:	2200      	movs	r2, #0
 8002308:	2100      	movs	r1, #0
 800230a:	2036      	movs	r0, #54	@ 0x36
 800230c:	f004 f915 	bl	800653a <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002310:	2036      	movs	r0, #54	@ 0x36
 8002312:	f004 f92c 	bl	800656e <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM6_Init 2 */

}
 8002316:	bf00      	nop
 8002318:	3710      	adds	r7, #16
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	2000085c 	.word	0x2000085c
 8002324:	40001000 	.word	0x40001000

08002328 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800232e:	1d3b      	adds	r3, r7, #4
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002338:	4b14      	ldr	r3, [pc, #80]	@ (800238c <MX_TIM7_Init+0x64>)
 800233a:	4a15      	ldr	r2, [pc, #84]	@ (8002390 <MX_TIM7_Init+0x68>)
 800233c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 14999;
 800233e:	4b13      	ldr	r3, [pc, #76]	@ (800238c <MX_TIM7_Init+0x64>)
 8002340:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8002344:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002346:	4b11      	ldr	r3, [pc, #68]	@ (800238c <MX_TIM7_Init+0x64>)
 8002348:	2200      	movs	r2, #0
 800234a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 800234c:	4b0f      	ldr	r3, [pc, #60]	@ (800238c <MX_TIM7_Init+0x64>)
 800234e:	2209      	movs	r2, #9
 8002350:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002352:	4b0e      	ldr	r3, [pc, #56]	@ (800238c <MX_TIM7_Init+0x64>)
 8002354:	2200      	movs	r2, #0
 8002356:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002358:	480c      	ldr	r0, [pc, #48]	@ (800238c <MX_TIM7_Init+0x64>)
 800235a:	f007 fda5 	bl	8009ea8 <HAL_TIM_Base_Init>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002364:	f001 fbbc 	bl	8003ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002368:	2300      	movs	r3, #0
 800236a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800236c:	2300      	movs	r3, #0
 800236e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002370:	1d3b      	adds	r3, r7, #4
 8002372:	4619      	mov	r1, r3
 8002374:	4805      	ldr	r0, [pc, #20]	@ (800238c <MX_TIM7_Init+0x64>)
 8002376:	f009 f94d 	bl	800b614 <HAL_TIMEx_MasterConfigSynchronization>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002380:	f001 fbae 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002384:	bf00      	nop
 8002386:	3710      	adds	r7, #16
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	200008a8 	.word	0x200008a8
 8002390:	40001400 	.word	0x40001400

08002394 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b098      	sub	sp, #96	@ 0x60
 8002398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800239a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800239e:	2200      	movs	r2, #0
 80023a0:	601a      	str	r2, [r3, #0]
 80023a2:	605a      	str	r2, [r3, #4]
 80023a4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023a6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80023aa:	2200      	movs	r2, #0
 80023ac:	601a      	str	r2, [r3, #0]
 80023ae:	605a      	str	r2, [r3, #4]
 80023b0:	609a      	str	r2, [r3, #8]
 80023b2:	60da      	str	r2, [r3, #12]
 80023b4:	611a      	str	r2, [r3, #16]
 80023b6:	615a      	str	r2, [r3, #20]
 80023b8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80023ba:	1d3b      	adds	r3, r7, #4
 80023bc:	2234      	movs	r2, #52	@ 0x34
 80023be:	2100      	movs	r1, #0
 80023c0:	4618      	mov	r0, r3
 80023c2:	f00f fda0 	bl	8011f06 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80023c6:	4b3e      	ldr	r3, [pc, #248]	@ (80024c0 <MX_TIM8_Init+0x12c>)
 80023c8:	4a3e      	ldr	r2, [pc, #248]	@ (80024c4 <MX_TIM8_Init+0x130>)
 80023ca:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80023cc:	4b3c      	ldr	r3, [pc, #240]	@ (80024c0 <MX_TIM8_Init+0x12c>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023d2:	4b3b      	ldr	r3, [pc, #236]	@ (80024c0 <MX_TIM8_Init+0x12c>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 210;
 80023d8:	4b39      	ldr	r3, [pc, #228]	@ (80024c0 <MX_TIM8_Init+0x12c>)
 80023da:	22d2      	movs	r2, #210	@ 0xd2
 80023dc:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023de:	4b38      	ldr	r3, [pc, #224]	@ (80024c0 <MX_TIM8_Init+0x12c>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80023e4:	4b36      	ldr	r3, [pc, #216]	@ (80024c0 <MX_TIM8_Init+0x12c>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ea:	4b35      	ldr	r3, [pc, #212]	@ (80024c0 <MX_TIM8_Init+0x12c>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80023f0:	4833      	ldr	r0, [pc, #204]	@ (80024c0 <MX_TIM8_Init+0x12c>)
 80023f2:	f007 fec8 	bl	800a186 <HAL_TIM_PWM_Init>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 80023fc:	f001 fb70 	bl	8003ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002400:	2300      	movs	r3, #0
 8002402:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002404:	2300      	movs	r3, #0
 8002406:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002408:	2300      	movs	r3, #0
 800240a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800240c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002410:	4619      	mov	r1, r3
 8002412:	482b      	ldr	r0, [pc, #172]	@ (80024c0 <MX_TIM8_Init+0x12c>)
 8002414:	f009 f8fe 	bl	800b614 <HAL_TIMEx_MasterConfigSynchronization>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 800241e:	f001 fb5f 	bl	8003ae0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002422:	2360      	movs	r3, #96	@ 0x60
 8002424:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002426:	2300      	movs	r3, #0
 8002428:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800242a:	2300      	movs	r3, #0
 800242c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800242e:	2300      	movs	r3, #0
 8002430:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002432:	2300      	movs	r3, #0
 8002434:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002436:	2300      	movs	r3, #0
 8002438:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800243a:	2300      	movs	r3, #0
 800243c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800243e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002442:	2204      	movs	r2, #4
 8002444:	4619      	mov	r1, r3
 8002446:	481e      	ldr	r0, [pc, #120]	@ (80024c0 <MX_TIM8_Init+0x12c>)
 8002448:	f008 f9f2 	bl	800a830 <HAL_TIM_PWM_ConfigChannel>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8002452:	f001 fb45 	bl	8003ae0 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_2);
 8002456:	4b1a      	ldr	r3, [pc, #104]	@ (80024c0 <MX_TIM8_Init+0x12c>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	699a      	ldr	r2, [r3, #24]
 800245c:	4b18      	ldr	r3, [pc, #96]	@ (80024c0 <MX_TIM8_Init+0x12c>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002464:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002466:	2300      	movs	r3, #0
 8002468:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800246a:	2300      	movs	r3, #0
 800246c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800246e:	2300      	movs	r3, #0
 8002470:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002472:	2300      	movs	r3, #0
 8002474:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002476:	2300      	movs	r3, #0
 8002478:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800247a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800247e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002480:	2300      	movs	r3, #0
 8002482:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002484:	2300      	movs	r3, #0
 8002486:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002488:	2300      	movs	r3, #0
 800248a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800248c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002490:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002492:	2300      	movs	r3, #0
 8002494:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002496:	2300      	movs	r3, #0
 8002498:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800249a:	2300      	movs	r3, #0
 800249c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800249e:	1d3b      	adds	r3, r7, #4
 80024a0:	4619      	mov	r1, r3
 80024a2:	4807      	ldr	r0, [pc, #28]	@ (80024c0 <MX_TIM8_Init+0x12c>)
 80024a4:	f009 f94c 	bl	800b740 <HAL_TIMEx_ConfigBreakDeadTime>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d001      	beq.n	80024b2 <MX_TIM8_Init+0x11e>
  {
    Error_Handler();
 80024ae:	f001 fb17 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80024b2:	4803      	ldr	r0, [pc, #12]	@ (80024c0 <MX_TIM8_Init+0x12c>)
 80024b4:	f001 febc 	bl	8004230 <HAL_TIM_MspPostInit>

}
 80024b8:	bf00      	nop
 80024ba:	3760      	adds	r7, #96	@ 0x60
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	200008f4 	.word	0x200008f4
 80024c4:	40013400 	.word	0x40013400

080024c8 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b088      	sub	sp, #32
 80024cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024ce:	f107 0310 	add.w	r3, r7, #16
 80024d2:	2200      	movs	r2, #0
 80024d4:	601a      	str	r2, [r3, #0]
 80024d6:	605a      	str	r2, [r3, #4]
 80024d8:	609a      	str	r2, [r3, #8]
 80024da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024dc:	1d3b      	adds	r3, r7, #4
 80024de:	2200      	movs	r2, #0
 80024e0:	601a      	str	r2, [r3, #0]
 80024e2:	605a      	str	r2, [r3, #4]
 80024e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80024e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002564 <MX_TIM15_Init+0x9c>)
 80024e8:	4a1f      	ldr	r2, [pc, #124]	@ (8002568 <MX_TIM15_Init+0xa0>)
 80024ea:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1499;
 80024ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002564 <MX_TIM15_Init+0x9c>)
 80024ee:	f240 52db 	movw	r2, #1499	@ 0x5db
 80024f2:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002564 <MX_TIM15_Init+0x9c>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 4;
 80024fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002564 <MX_TIM15_Init+0x9c>)
 80024fc:	2204      	movs	r2, #4
 80024fe:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002500:	4b18      	ldr	r3, [pc, #96]	@ (8002564 <MX_TIM15_Init+0x9c>)
 8002502:	2200      	movs	r2, #0
 8002504:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002506:	4b17      	ldr	r3, [pc, #92]	@ (8002564 <MX_TIM15_Init+0x9c>)
 8002508:	2200      	movs	r2, #0
 800250a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800250c:	4b15      	ldr	r3, [pc, #84]	@ (8002564 <MX_TIM15_Init+0x9c>)
 800250e:	2200      	movs	r2, #0
 8002510:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002512:	4814      	ldr	r0, [pc, #80]	@ (8002564 <MX_TIM15_Init+0x9c>)
 8002514:	f007 fcc8 	bl	8009ea8 <HAL_TIM_Base_Init>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 800251e:	f001 fadf 	bl	8003ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002522:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002526:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8002528:	f107 0310 	add.w	r3, r7, #16
 800252c:	4619      	mov	r1, r3
 800252e:	480d      	ldr	r0, [pc, #52]	@ (8002564 <MX_TIM15_Init+0x9c>)
 8002530:	f008 fa92 	bl	800aa58 <HAL_TIM_ConfigClockSource>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 800253a:	f001 fad1 	bl	8003ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800253e:	2300      	movs	r3, #0
 8002540:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002542:	2300      	movs	r3, #0
 8002544:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002546:	1d3b      	adds	r3, r7, #4
 8002548:	4619      	mov	r1, r3
 800254a:	4806      	ldr	r0, [pc, #24]	@ (8002564 <MX_TIM15_Init+0x9c>)
 800254c:	f009 f862 	bl	800b614 <HAL_TIMEx_MasterConfigSynchronization>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8002556:	f001 fac3 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 800255a:	bf00      	nop
 800255c:	3720      	adds	r7, #32
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20000940 	.word	0x20000940
 8002568:	40014000 	.word	0x40014000

0800256c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002570:	4b0f      	ldr	r3, [pc, #60]	@ (80025b0 <MX_TIM16_Init+0x44>)
 8002572:	4a10      	ldr	r2, [pc, #64]	@ (80025b4 <MX_TIM16_Init+0x48>)
 8002574:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 14999;
 8002576:	4b0e      	ldr	r3, [pc, #56]	@ (80025b0 <MX_TIM16_Init+0x44>)
 8002578:	f643 2297 	movw	r2, #14999	@ 0x3a97
 800257c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800257e:	4b0c      	ldr	r3, [pc, #48]	@ (80025b0 <MX_TIM16_Init+0x44>)
 8002580:	2200      	movs	r2, #0
 8002582:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 9;
 8002584:	4b0a      	ldr	r3, [pc, #40]	@ (80025b0 <MX_TIM16_Init+0x44>)
 8002586:	2209      	movs	r2, #9
 8002588:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800258a:	4b09      	ldr	r3, [pc, #36]	@ (80025b0 <MX_TIM16_Init+0x44>)
 800258c:	2200      	movs	r2, #0
 800258e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002590:	4b07      	ldr	r3, [pc, #28]	@ (80025b0 <MX_TIM16_Init+0x44>)
 8002592:	2200      	movs	r2, #0
 8002594:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002596:	4b06      	ldr	r3, [pc, #24]	@ (80025b0 <MX_TIM16_Init+0x44>)
 8002598:	2200      	movs	r2, #0
 800259a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800259c:	4804      	ldr	r0, [pc, #16]	@ (80025b0 <MX_TIM16_Init+0x44>)
 800259e:	f007 fc83 	bl	8009ea8 <HAL_TIM_Base_Init>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80025a8:	f001 fa9a 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80025ac:	bf00      	nop
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	2000098c 	.word	0x2000098c
 80025b4:	40014400 	.word	0x40014400

080025b8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80025bc:	4b22      	ldr	r3, [pc, #136]	@ (8002648 <MX_UART4_Init+0x90>)
 80025be:	4a23      	ldr	r2, [pc, #140]	@ (800264c <MX_UART4_Init+0x94>)
 80025c0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80025c2:	4b21      	ldr	r3, [pc, #132]	@ (8002648 <MX_UART4_Init+0x90>)
 80025c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025c8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80025ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002648 <MX_UART4_Init+0x90>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80025d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002648 <MX_UART4_Init+0x90>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80025d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002648 <MX_UART4_Init+0x90>)
 80025d8:	2200      	movs	r2, #0
 80025da:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80025dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002648 <MX_UART4_Init+0x90>)
 80025de:	220c      	movs	r2, #12
 80025e0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025e2:	4b19      	ldr	r3, [pc, #100]	@ (8002648 <MX_UART4_Init+0x90>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80025e8:	4b17      	ldr	r3, [pc, #92]	@ (8002648 <MX_UART4_Init+0x90>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025ee:	4b16      	ldr	r3, [pc, #88]	@ (8002648 <MX_UART4_Init+0x90>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80025f4:	4b14      	ldr	r3, [pc, #80]	@ (8002648 <MX_UART4_Init+0x90>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025fa:	4b13      	ldr	r3, [pc, #76]	@ (8002648 <MX_UART4_Init+0x90>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002600:	4811      	ldr	r0, [pc, #68]	@ (8002648 <MX_UART4_Init+0x90>)
 8002602:	f009 f977 	bl	800b8f4 <HAL_UART_Init>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 800260c:	f001 fa68 	bl	8003ae0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002610:	2100      	movs	r1, #0
 8002612:	480d      	ldr	r0, [pc, #52]	@ (8002648 <MX_UART4_Init+0x90>)
 8002614:	f009 ff12 	bl	800c43c <HAL_UARTEx_SetTxFifoThreshold>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800261e:	f001 fa5f 	bl	8003ae0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002622:	2100      	movs	r1, #0
 8002624:	4808      	ldr	r0, [pc, #32]	@ (8002648 <MX_UART4_Init+0x90>)
 8002626:	f009 ff47 	bl	800c4b8 <HAL_UARTEx_SetRxFifoThreshold>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002630:	f001 fa56 	bl	8003ae0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002634:	4804      	ldr	r0, [pc, #16]	@ (8002648 <MX_UART4_Init+0x90>)
 8002636:	f009 fec8 	bl	800c3ca <HAL_UARTEx_DisableFifoMode>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002640:	f001 fa4e 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002644:	bf00      	nop
 8002646:	bd80      	pop	{r7, pc}
 8002648:	200009d8 	.word	0x200009d8
 800264c:	40004c00 	.word	0x40004c00

08002650 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002656:	4b22      	ldr	r3, [pc, #136]	@ (80026e0 <MX_DMA_Init+0x90>)
 8002658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800265a:	4a21      	ldr	r2, [pc, #132]	@ (80026e0 <MX_DMA_Init+0x90>)
 800265c:	f043 0304 	orr.w	r3, r3, #4
 8002660:	6493      	str	r3, [r2, #72]	@ 0x48
 8002662:	4b1f      	ldr	r3, [pc, #124]	@ (80026e0 <MX_DMA_Init+0x90>)
 8002664:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002666:	f003 0304 	and.w	r3, r3, #4
 800266a:	607b      	str	r3, [r7, #4]
 800266c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800266e:	4b1c      	ldr	r3, [pc, #112]	@ (80026e0 <MX_DMA_Init+0x90>)
 8002670:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002672:	4a1b      	ldr	r2, [pc, #108]	@ (80026e0 <MX_DMA_Init+0x90>)
 8002674:	f043 0301 	orr.w	r3, r3, #1
 8002678:	6493      	str	r3, [r2, #72]	@ 0x48
 800267a:	4b19      	ldr	r3, [pc, #100]	@ (80026e0 <MX_DMA_Init+0x90>)
 800267c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	603b      	str	r3, [r7, #0]
 8002684:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002686:	2200      	movs	r2, #0
 8002688:	2100      	movs	r1, #0
 800268a:	200b      	movs	r0, #11
 800268c:	f003 ff55 	bl	800653a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002690:	200b      	movs	r0, #11
 8002692:	f003 ff6c 	bl	800656e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002696:	2200      	movs	r2, #0
 8002698:	2100      	movs	r1, #0
 800269a:	200c      	movs	r0, #12
 800269c:	f003 ff4d 	bl	800653a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80026a0:	200c      	movs	r0, #12
 80026a2:	f003 ff64 	bl	800656e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80026a6:	2200      	movs	r2, #0
 80026a8:	2100      	movs	r1, #0
 80026aa:	200d      	movs	r0, #13
 80026ac:	f003 ff45 	bl	800653a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80026b0:	200d      	movs	r0, #13
 80026b2:	f003 ff5c 	bl	800656e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80026b6:	2200      	movs	r2, #0
 80026b8:	2100      	movs	r1, #0
 80026ba:	200e      	movs	r0, #14
 80026bc:	f003 ff3d 	bl	800653a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80026c0:	200e      	movs	r0, #14
 80026c2:	f003 ff54 	bl	800656e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80026c6:	2200      	movs	r2, #0
 80026c8:	2100      	movs	r1, #0
 80026ca:	200f      	movs	r0, #15
 80026cc:	f003 ff35 	bl	800653a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80026d0:	200f      	movs	r0, #15
 80026d2:	f003 ff4c 	bl	800656e <HAL_NVIC_EnableIRQ>

}
 80026d6:	bf00      	nop
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	40021000 	.word	0x40021000

080026e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b08c      	sub	sp, #48	@ 0x30
 80026e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ea:	f107 031c 	add.w	r3, r7, #28
 80026ee:	2200      	movs	r2, #0
 80026f0:	601a      	str	r2, [r3, #0]
 80026f2:	605a      	str	r2, [r3, #4]
 80026f4:	609a      	str	r2, [r3, #8]
 80026f6:	60da      	str	r2, [r3, #12]
 80026f8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80026fa:	4b9a      	ldr	r3, [pc, #616]	@ (8002964 <MX_GPIO_Init+0x280>)
 80026fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026fe:	4a99      	ldr	r2, [pc, #612]	@ (8002964 <MX_GPIO_Init+0x280>)
 8002700:	f043 0310 	orr.w	r3, r3, #16
 8002704:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002706:	4b97      	ldr	r3, [pc, #604]	@ (8002964 <MX_GPIO_Init+0x280>)
 8002708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800270a:	f003 0310 	and.w	r3, r3, #16
 800270e:	61bb      	str	r3, [r7, #24]
 8002710:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002712:	4b94      	ldr	r3, [pc, #592]	@ (8002964 <MX_GPIO_Init+0x280>)
 8002714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002716:	4a93      	ldr	r2, [pc, #588]	@ (8002964 <MX_GPIO_Init+0x280>)
 8002718:	f043 0304 	orr.w	r3, r3, #4
 800271c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800271e:	4b91      	ldr	r3, [pc, #580]	@ (8002964 <MX_GPIO_Init+0x280>)
 8002720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002722:	f003 0304 	and.w	r3, r3, #4
 8002726:	617b      	str	r3, [r7, #20]
 8002728:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800272a:	4b8e      	ldr	r3, [pc, #568]	@ (8002964 <MX_GPIO_Init+0x280>)
 800272c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800272e:	4a8d      	ldr	r2, [pc, #564]	@ (8002964 <MX_GPIO_Init+0x280>)
 8002730:	f043 0320 	orr.w	r3, r3, #32
 8002734:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002736:	4b8b      	ldr	r3, [pc, #556]	@ (8002964 <MX_GPIO_Init+0x280>)
 8002738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800273a:	f003 0320 	and.w	r3, r3, #32
 800273e:	613b      	str	r3, [r7, #16]
 8002740:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002742:	4b88      	ldr	r3, [pc, #544]	@ (8002964 <MX_GPIO_Init+0x280>)
 8002744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002746:	4a87      	ldr	r2, [pc, #540]	@ (8002964 <MX_GPIO_Init+0x280>)
 8002748:	f043 0301 	orr.w	r3, r3, #1
 800274c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800274e:	4b85      	ldr	r3, [pc, #532]	@ (8002964 <MX_GPIO_Init+0x280>)
 8002750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002752:	f003 0301 	and.w	r3, r3, #1
 8002756:	60fb      	str	r3, [r7, #12]
 8002758:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800275a:	4b82      	ldr	r3, [pc, #520]	@ (8002964 <MX_GPIO_Init+0x280>)
 800275c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800275e:	4a81      	ldr	r2, [pc, #516]	@ (8002964 <MX_GPIO_Init+0x280>)
 8002760:	f043 0302 	orr.w	r3, r3, #2
 8002764:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002766:	4b7f      	ldr	r3, [pc, #508]	@ (8002964 <MX_GPIO_Init+0x280>)
 8002768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	60bb      	str	r3, [r7, #8]
 8002770:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002772:	4b7c      	ldr	r3, [pc, #496]	@ (8002964 <MX_GPIO_Init+0x280>)
 8002774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002776:	4a7b      	ldr	r2, [pc, #492]	@ (8002964 <MX_GPIO_Init+0x280>)
 8002778:	f043 0308 	orr.w	r3, r3, #8
 800277c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800277e:	4b79      	ldr	r3, [pc, #484]	@ (8002964 <MX_GPIO_Init+0x280>)
 8002780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002782:	f003 0308 	and.w	r3, r3, #8
 8002786:	607b      	str	r3, [r7, #4]
 8002788:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_RESET);
 800278a:	2200      	movs	r2, #0
 800278c:	2120      	movs	r1, #32
 800278e:	4876      	ldr	r0, [pc, #472]	@ (8002968 <MX_GPIO_Init+0x284>)
 8002790:	f004 fdf2 	bl	8007378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin, GPIO_PIN_SET);
 8002794:	2201      	movs	r2, #1
 8002796:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800279a:	4874      	ldr	r0, [pc, #464]	@ (800296c <MX_GPIO_Init+0x288>)
 800279c:	f004 fdec 	bl	8007378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, GPIO_PIN_RESET);
 80027a0:	2200      	movs	r2, #0
 80027a2:	2104      	movs	r1, #4
 80027a4:	4871      	ldr	r0, [pc, #452]	@ (800296c <MX_GPIO_Init+0x288>)
 80027a6:	f004 fde7 	bl	8007378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET);
 80027aa:	2200      	movs	r2, #0
 80027ac:	2120      	movs	r1, #32
 80027ae:	4870      	ldr	r0, [pc, #448]	@ (8002970 <MX_GPIO_Init+0x28c>)
 80027b0:	f004 fde2 	bl	8007378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, NOT_RST_2_Pin|CS_OCD_1_Pin, GPIO_PIN_SET);
 80027b4:	2201      	movs	r2, #1
 80027b6:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80027ba:	486b      	ldr	r0, [pc, #428]	@ (8002968 <MX_GPIO_Init+0x284>)
 80027bc:	f004 fddc 	bl	8007378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NOT_RST_4_GPIO_Port, NOT_RST_4_Pin, GPIO_PIN_SET);
 80027c0:	2201      	movs	r2, #1
 80027c2:	2140      	movs	r1, #64	@ 0x40
 80027c4:	486a      	ldr	r0, [pc, #424]	@ (8002970 <MX_GPIO_Init+0x28c>)
 80027c6:	f004 fdd7 	bl	8007378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NOT_RST_3_GPIO_Port, NOT_RST_3_Pin, GPIO_PIN_SET);
 80027ca:	2201      	movs	r2, #1
 80027cc:	2101      	movs	r1, #1
 80027ce:	4869      	ldr	r0, [pc, #420]	@ (8002974 <MX_GPIO_Init+0x290>)
 80027d0:	f004 fdd2 	bl	8007378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NOT_RST_1_GPIO_Port, NOT_RST_1_Pin, GPIO_PIN_SET);
 80027d4:	2201      	movs	r2, #1
 80027d6:	2180      	movs	r1, #128	@ 0x80
 80027d8:	4867      	ldr	r0, [pc, #412]	@ (8002978 <MX_GPIO_Init+0x294>)
 80027da:	f004 fdcd 	bl	8007378 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NOT_FAULT_1_Pin CS_FAULT_2_Pin NOT_FAULT_2_Pin CS_FAULT_1_Pin */
  GPIO_InitStruct.Pin = NOT_FAULT_1_Pin|CS_FAULT_2_Pin|NOT_FAULT_2_Pin|CS_FAULT_1_Pin;
 80027de:	f640 0315 	movw	r3, #2069	@ 0x815
 80027e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027e4:	2300      	movs	r3, #0
 80027e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e8:	2300      	movs	r3, #0
 80027ea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80027ec:	f107 031c 	add.w	r3, r7, #28
 80027f0:	4619      	mov	r1, r3
 80027f2:	485d      	ldr	r0, [pc, #372]	@ (8002968 <MX_GPIO_Init+0x284>)
 80027f4:	f004 fc26 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_INTERLOCK_Pin */
  GPIO_InitStruct.Pin = RESET_INTERLOCK_Pin;
 80027f8:	2320      	movs	r3, #32
 80027fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027fc:	2301      	movs	r3, #1
 80027fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002800:	2300      	movs	r3, #0
 8002802:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002804:	2300      	movs	r3, #0
 8002806:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RESET_INTERLOCK_GPIO_Port, &GPIO_InitStruct);
 8002808:	f107 031c 	add.w	r3, r7, #28
 800280c:	4619      	mov	r1, r3
 800280e:	4856      	ldr	r0, [pc, #344]	@ (8002968 <MX_GPIO_Init+0x284>)
 8002810:	f004 fc18 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_OCD_2_Pin */
  GPIO_InitStruct.Pin = CS_OCD_2_Pin;
 8002814:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800281a:	2311      	movs	r3, #17
 800281c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281e:	2300      	movs	r3, #0
 8002820:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002822:	2300      	movs	r3, #0
 8002824:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_OCD_2_GPIO_Port, &GPIO_InitStruct);
 8002826:	f107 031c 	add.w	r3, r7, #28
 800282a:	4619      	mov	r1, r3
 800282c:	484f      	ldr	r0, [pc, #316]	@ (800296c <MX_GPIO_Init+0x288>)
 800282e:	f004 fc09 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_3_Pin */
  GPIO_InitStruct.Pin = READY_3_Pin;
 8002832:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002836:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002838:	2300      	movs	r3, #0
 800283a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283c:	2300      	movs	r3, #0
 800283e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(READY_3_GPIO_Port, &GPIO_InitStruct);
 8002840:	f107 031c 	add.w	r3, r7, #28
 8002844:	4619      	mov	r1, r3
 8002846:	4849      	ldr	r0, [pc, #292]	@ (800296c <MX_GPIO_Init+0x288>)
 8002848:	f004 fbfc 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERLOCK_Pin NOT_FAULT_4_Pin */
  GPIO_InitStruct.Pin = INTERLOCK_Pin|NOT_FAULT_4_Pin;
 800284c:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8002850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002852:	2300      	movs	r3, #0
 8002854:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002856:	2300      	movs	r3, #0
 8002858:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800285a:	f107 031c 	add.w	r3, r7, #28
 800285e:	4619      	mov	r1, r3
 8002860:	4843      	ldr	r0, [pc, #268]	@ (8002970 <MX_GPIO_Init+0x28c>)
 8002862:	f004 fbef 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_FPGA_Pin */
  GPIO_InitStruct.Pin = RESET_FPGA_Pin;
 8002866:	2304      	movs	r3, #4
 8002868:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800286a:	2301      	movs	r3, #1
 800286c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286e:	2300      	movs	r3, #0
 8002870:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002872:	2300      	movs	r3, #0
 8002874:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RESET_FPGA_GPIO_Port, &GPIO_InitStruct);
 8002876:	f107 031c 	add.w	r3, r7, #28
 800287a:	4619      	mov	r1, r3
 800287c:	483b      	ldr	r0, [pc, #236]	@ (800296c <MX_GPIO_Init+0x288>)
 800287e:	f004 fbe1 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pin : START_STOP_FPGA_Pin */
  GPIO_InitStruct.Pin = START_STOP_FPGA_Pin;
 8002882:	2320      	movs	r3, #32
 8002884:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002886:	2301      	movs	r3, #1
 8002888:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288a:	2300      	movs	r3, #0
 800288c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800288e:	2300      	movs	r3, #0
 8002890:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(START_STOP_FPGA_GPIO_Port, &GPIO_InitStruct);
 8002892:	f107 031c 	add.w	r3, r7, #28
 8002896:	4619      	mov	r1, r3
 8002898:	4835      	ldr	r0, [pc, #212]	@ (8002970 <MX_GPIO_Init+0x28c>)
 800289a:	f004 fbd3 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_2_Pin */
  GPIO_InitStruct.Pin = READY_2_Pin;
 800289e:	2301      	movs	r3, #1
 80028a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028a2:	2300      	movs	r3, #0
 80028a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a6:	2300      	movs	r3, #0
 80028a8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(READY_2_GPIO_Port, &GPIO_InitStruct);
 80028aa:	f107 031c 	add.w	r3, r7, #28
 80028ae:	4619      	mov	r1, r3
 80028b0:	4831      	ldr	r0, [pc, #196]	@ (8002978 <MX_GPIO_Init+0x294>)
 80028b2:	f004 fbc7 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pins : NOT_RST_2_Pin CS_OCD_1_Pin */
  GPIO_InitStruct.Pin = NOT_RST_2_Pin|CS_OCD_1_Pin;
 80028b6:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80028ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80028bc:	2311      	movs	r3, #17
 80028be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c0:	2300      	movs	r3, #0
 80028c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c4:	2300      	movs	r3, #0
 80028c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028c8:	f107 031c 	add.w	r3, r7, #28
 80028cc:	4619      	mov	r1, r3
 80028ce:	4826      	ldr	r0, [pc, #152]	@ (8002968 <MX_GPIO_Init+0x284>)
 80028d0:	f004 fbb8 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pin : NOT_RST_4_Pin */
  GPIO_InitStruct.Pin = NOT_RST_4_Pin;
 80028d4:	2340      	movs	r3, #64	@ 0x40
 80028d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80028d8:	2311      	movs	r3, #17
 80028da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028dc:	2300      	movs	r3, #0
 80028de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e0:	2300      	movs	r3, #0
 80028e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(NOT_RST_4_GPIO_Port, &GPIO_InitStruct);
 80028e4:	f107 031c 	add.w	r3, r7, #28
 80028e8:	4619      	mov	r1, r3
 80028ea:	4821      	ldr	r0, [pc, #132]	@ (8002970 <MX_GPIO_Init+0x28c>)
 80028ec:	f004 fbaa 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_4_Pin */
  GPIO_InitStruct.Pin = READY_4_Pin;
 80028f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028f6:	2300      	movs	r3, #0
 80028f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fa:	2300      	movs	r3, #0
 80028fc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(READY_4_GPIO_Port, &GPIO_InitStruct);
 80028fe:	f107 031c 	add.w	r3, r7, #28
 8002902:	4619      	mov	r1, r3
 8002904:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002908:	f004 fb9c 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pin : NOT_RST_3_Pin */
  GPIO_InitStruct.Pin = NOT_RST_3_Pin;
 800290c:	2301      	movs	r3, #1
 800290e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002910:	2311      	movs	r3, #17
 8002912:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002914:	2300      	movs	r3, #0
 8002916:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002918:	2300      	movs	r3, #0
 800291a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(NOT_RST_3_GPIO_Port, &GPIO_InitStruct);
 800291c:	f107 031c 	add.w	r3, r7, #28
 8002920:	4619      	mov	r1, r3
 8002922:	4814      	ldr	r0, [pc, #80]	@ (8002974 <MX_GPIO_Init+0x290>)
 8002924:	f004 fb8e 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pins : READY_1_Pin PD5 NOT_FAULT_3_Pin */
  GPIO_InitStruct.Pin = READY_1_Pin|GPIO_PIN_5|NOT_FAULT_3_Pin;
 8002928:	2370      	movs	r3, #112	@ 0x70
 800292a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800292c:	2300      	movs	r3, #0
 800292e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002930:	2300      	movs	r3, #0
 8002932:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002934:	f107 031c 	add.w	r3, r7, #28
 8002938:	4619      	mov	r1, r3
 800293a:	480e      	ldr	r0, [pc, #56]	@ (8002974 <MX_GPIO_Init+0x290>)
 800293c:	f004 fb82 	bl	8007044 <HAL_GPIO_Init>

  /*Configure GPIO pin : NOT_RST_1_Pin */
  GPIO_InitStruct.Pin = NOT_RST_1_Pin;
 8002940:	2380      	movs	r3, #128	@ 0x80
 8002942:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002944:	2311      	movs	r3, #17
 8002946:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002948:	2300      	movs	r3, #0
 800294a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294c:	2300      	movs	r3, #0
 800294e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(NOT_RST_1_GPIO_Port, &GPIO_InitStruct);
 8002950:	f107 031c 	add.w	r3, r7, #28
 8002954:	4619      	mov	r1, r3
 8002956:	4808      	ldr	r0, [pc, #32]	@ (8002978 <MX_GPIO_Init+0x294>)
 8002958:	f004 fb74 	bl	8007044 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800295c:	bf00      	nop
 800295e:	3730      	adds	r7, #48	@ 0x30
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40021000 	.word	0x40021000
 8002968:	48001000 	.word	0x48001000
 800296c:	48001400 	.word	0x48001400
 8002970:	48000800 	.word	0x48000800
 8002974:	48000c00 	.word	0x48000c00
 8002978:	48000400 	.word	0x48000400

0800297c <handle_event>:

/* USER CODE BEGIN 4 */

ConverterState handle_event(ConverterState currentState, ConverterEvent event) {
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	4603      	mov	r3, r0
 8002984:	460a      	mov	r2, r1
 8002986:	71fb      	strb	r3, [r7, #7]
 8002988:	4613      	mov	r3, r2
 800298a:	71bb      	strb	r3, [r7, #6]
    switch (currentState) {
 800298c:	79fb      	ldrb	r3, [r7, #7]
 800298e:	2b04      	cmp	r3, #4
 8002990:	d839      	bhi.n	8002a06 <handle_event+0x8a>
 8002992:	a201      	add	r2, pc, #4	@ (adr r2, 8002998 <handle_event+0x1c>)
 8002994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002998:	080029ad 	.word	0x080029ad
 800299c:	080029bb 	.word	0x080029bb
 80029a0:	080029c9 	.word	0x080029c9
 80029a4:	080029e5 	.word	0x080029e5
 80029a8:	080029f3 	.word	0x080029f3
        case STATE_INIT:
            if (event == EVENT_START)
 80029ac:	79bb      	ldrb	r3, [r7, #6]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d12b      	bne.n	8002a0a <handle_event+0x8e>
            {

            	currentState = STATE_STANDBY;
 80029b2:	2301      	movs	r3, #1
 80029b4:	71fb      	strb	r3, [r7, #7]
                return STATE_STANDBY;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e031      	b.n	8002a1e <handle_event+0xa2>
            }
            break;

        case STATE_STANDBY:
            if (event == EVENT_START)
 80029ba:	79bb      	ldrb	r3, [r7, #6]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d126      	bne.n	8002a0e <handle_event+0x92>
            {
            	currentState = STATE_REGULATION;
 80029c0:	2302      	movs	r3, #2
 80029c2:	71fb      	strb	r3, [r7, #7]
                return STATE_REGULATION;
 80029c4:	2302      	movs	r3, #2
 80029c6:	e02a      	b.n	8002a1e <handle_event+0xa2>
            }
            break;

        case STATE_REGULATION:
        	//USB_SendString("State: INIT -> RUNNING\r\n");
            if (event == EVENT_FAULT)
 80029c8:	79bb      	ldrb	r3, [r7, #6]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d103      	bne.n	80029d6 <handle_event+0x5a>
            {
            	currentState = STATE_FAULT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	71fb      	strb	r3, [r7, #7]
                return STATE_FAULT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e023      	b.n	8002a1e <handle_event+0xa2>

            } else if (event == EVENT_SHUTDOWN)
 80029d6:	79bb      	ldrb	r3, [r7, #6]
 80029d8:	2b03      	cmp	r3, #3
 80029da:	d11a      	bne.n	8002a12 <handle_event+0x96>
            {
            	currentState = STATE_SHUTDOWN;
 80029dc:	2304      	movs	r3, #4
 80029de:	71fb      	strb	r3, [r7, #7]
                return STATE_SHUTDOWN;
 80029e0:	2304      	movs	r3, #4
 80029e2:	e01c      	b.n	8002a1e <handle_event+0xa2>
            }

            break;

        case STATE_FAULT:
            if (event == EVENT_CLEAR_FAULT)
 80029e4:	79bb      	ldrb	r3, [r7, #6]
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d115      	bne.n	8002a16 <handle_event+0x9a>
            {
            	currentState = STATE_STANDBY;
 80029ea:	2301      	movs	r3, #1
 80029ec:	71fb      	strb	r3, [r7, #7]
                return STATE_STANDBY;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e015      	b.n	8002a1e <handle_event+0xa2>
            }
            break;

        case STATE_SHUTDOWN:
            if (event == EVENT_START)
 80029f2:	79bb      	ldrb	r3, [r7, #6]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d110      	bne.n	8002a1a <handle_event+0x9e>
            {
            	once = 0;
 80029f8:	4b0c      	ldr	r3, [pc, #48]	@ (8002a2c <handle_event+0xb0>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	601a      	str	r2, [r3, #0]
            	currentState = STATE_REGULATION;
 80029fe:	2302      	movs	r3, #2
 8002a00:	71fb      	strb	r3, [r7, #7]
                return STATE_REGULATION;
 8002a02:	2302      	movs	r3, #2
 8002a04:	e00b      	b.n	8002a1e <handle_event+0xa2>
            }
            break;
        default:
            break;
 8002a06:	bf00      	nop
 8002a08:	e008      	b.n	8002a1c <handle_event+0xa0>
            break;
 8002a0a:	bf00      	nop
 8002a0c:	e006      	b.n	8002a1c <handle_event+0xa0>
            break;
 8002a0e:	bf00      	nop
 8002a10:	e004      	b.n	8002a1c <handle_event+0xa0>
            break;
 8002a12:	bf00      	nop
 8002a14:	e002      	b.n	8002a1c <handle_event+0xa0>
            break;
 8002a16:	bf00      	nop
 8002a18:	e000      	b.n	8002a1c <handle_event+0xa0>
            break;
 8002a1a:	bf00      	nop
    }
    return currentState; // No state change
 8002a1c:	79fb      	ldrb	r3, [r7, #7]
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	20000b98 	.word	0x20000b98

08002a30 <Set_PWM_DutyCycle>:
       // float TEMPERATURE_AFTER_CONVERSION_FROM_ADC = (((adc_value/4096.0f)*3.3f) - 0.4f)/0.0195f;
       // return TEMPERATURE_AFTER_CONVERSION_FROM_ADC;

}

void Set_PWM_DutyCycle(uint32_t dutyCycle) { // dutycyle for FAN SPEED CONTROl
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
    if (dutyCycle > 100) dutyCycle = 100;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2b64      	cmp	r3, #100	@ 0x64
 8002a3c:	d901      	bls.n	8002a42 <Set_PWM_DutyCycle+0x12>
 8002a3e:	2364      	movs	r3, #100	@ 0x64
 8002a40:	607b      	str	r3, [r7, #4]
    uint32_t pulse = (htim4.Init.Period + 1) * dutyCycle / 100 - 1;
 8002a42:	4b0b      	ldr	r3, [pc, #44]	@ (8002a70 <Set_PWM_DutyCycle+0x40>)
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	3301      	adds	r3, #1
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	fb02 f303 	mul.w	r3, r2, r3
 8002a4e:	4a09      	ldr	r2, [pc, #36]	@ (8002a74 <Set_PWM_DutyCycle+0x44>)
 8002a50:	fba2 2303 	umull	r2, r3, r2, r3
 8002a54:	095b      	lsrs	r3, r3, #5
 8002a56:	3b01      	subs	r3, #1
 8002a58:	60fb      	str	r3, [r7, #12]
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, pulse);
 8002a5a:	4b05      	ldr	r3, [pc, #20]	@ (8002a70 <Set_PWM_DutyCycle+0x40>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68fa      	ldr	r2, [r7, #12]
 8002a60:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002a62:	bf00      	nop
 8002a64:	3714      	adds	r7, #20
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	20000810 	.word	0x20000810
 8002a74:	51eb851f 	.word	0x51eb851f

08002a78 <HAL_ADC_ConvCpltCallback>:
//ADC save to array and moving average
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC5)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a2c      	ldr	r2, [pc, #176]	@ (8002b38 <HAL_ADC_ConvCpltCallback+0xc0>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d14e      	bne.n	8002b28 <HAL_ADC_ConvCpltCallback+0xb0>
		    {
				if(flag_control){
 8002a8a:	4b2c      	ldr	r3, [pc, #176]	@ (8002b3c <HAL_ADC_ConvCpltCallback+0xc4>)
 8002a8c:	781b      	ldrb	r3, [r3, #0]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d04a      	beq.n	8002b28 <HAL_ADC_ConvCpltCallback+0xb0>
		        uint32_t sum = 0;
 8002a92:	2300      	movs	r3, #0
 8002a94:	60fb      	str	r3, [r7, #12]
		        for (int i = 0; i < MA_WINDOW_SIZE; i++)
 8002a96:	2300      	movs	r3, #0
 8002a98:	60bb      	str	r3, [r7, #8]
 8002a9a:	e00b      	b.n	8002ab4 <HAL_ADC_ConvCpltCallback+0x3c>
		        {
		            sum += adc5_dma_buffer[i];
 8002a9c:	4a28      	ldr	r2, [pc, #160]	@ (8002b40 <HAL_ADC_ConvCpltCallback+0xc8>)
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4413      	add	r3, r2
 8002aac:	60fb      	str	r3, [r7, #12]
		        for (int i = 0; i < MA_WINDOW_SIZE; i++)
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	60bb      	str	r3, [r7, #8]
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	2b09      	cmp	r3, #9
 8002ab8:	ddf0      	ble.n	8002a9c <HAL_ADC_ConvCpltCallback+0x24>
		        }
		        adc_moving_average = ((sum / MA_WINDOW_SIZE)*3300)/4096;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	4a21      	ldr	r2, [pc, #132]	@ (8002b44 <HAL_ADC_ConvCpltCallback+0xcc>)
 8002abe:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac2:	08db      	lsrs	r3, r3, #3
 8002ac4:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8002ac8:	fb02 f303 	mul.w	r3, r2, r3
 8002acc:	0b1b      	lsrs	r3, r3, #12
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b48 <HAL_ADC_ConvCpltCallback+0xd0>)
 8002ad2:	801a      	strh	r2, [r3, #0]
		        imax2_sum=(adc_moving_average-1450)*0.384;
 8002ad4:	4b1c      	ldr	r3, [pc, #112]	@ (8002b48 <HAL_ADC_ConvCpltCallback+0xd0>)
 8002ad6:	881b      	ldrh	r3, [r3, #0]
 8002ad8:	f2a3 53aa 	subw	r3, r3, #1450	@ 0x5aa
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fd fd49 	bl	8000574 <__aeabi_i2d>
 8002ae2:	a313      	add	r3, pc, #76	@ (adr r3, 8002b30 <HAL_ADC_ConvCpltCallback+0xb8>)
 8002ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae8:	f7fd fdae 	bl	8000648 <__aeabi_dmul>
 8002aec:	4602      	mov	r2, r0
 8002aee:	460b      	mov	r3, r1
 8002af0:	4610      	mov	r0, r2
 8002af2:	4619      	mov	r1, r3
 8002af4:	f7fe f858 	bl	8000ba8 <__aeabi_d2iz>
 8002af8:	4603      	mov	r3, r0
 8002afa:	b21a      	sxth	r2, r3
 8002afc:	4b13      	ldr	r3, [pc, #76]	@ (8002b4c <HAL_ADC_ConvCpltCallback+0xd4>)
 8002afe:	801a      	strh	r2, [r3, #0]
		        if(imax2_sum<-1000) imax2_sum = -1000;
 8002b00:	4b12      	ldr	r3, [pc, #72]	@ (8002b4c <HAL_ADC_ConvCpltCallback+0xd4>)
 8002b02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b06:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8002b0a:	da03      	bge.n	8002b14 <HAL_ADC_ConvCpltCallback+0x9c>
 8002b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8002b4c <HAL_ADC_ConvCpltCallback+0xd4>)
 8002b0e:	f64f 4218 	movw	r2, #64536	@ 0xfc18
 8002b12:	801a      	strh	r2, [r3, #0]
		        if(imax2_sum>1000) imax2_sum = 1000;
 8002b14:	4b0d      	ldr	r3, [pc, #52]	@ (8002b4c <HAL_ADC_ConvCpltCallback+0xd4>)
 8002b16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b1a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b1e:	dd03      	ble.n	8002b28 <HAL_ADC_ConvCpltCallback+0xb0>
 8002b20:	4b0a      	ldr	r3, [pc, #40]	@ (8002b4c <HAL_ADC_ConvCpltCallback+0xd4>)
 8002b22:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002b26:	801a      	strh	r2, [r3, #0]
		        // Restart the DMA transfer
		       // HAL_ADC_Start_DMA(hadc, (uint32_t*)adc5_dma_buffer, MA_WINDOW_SIZE);
		    }


}
 8002b28:	bf00      	nop
 8002b2a:	3710      	adds	r7, #16
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	bc6a7efa 	.word	0xbc6a7efa
 8002b34:	3fd89374 	.word	0x3fd89374
 8002b38:	50000600 	.word	0x50000600
 8002b3c:	20000b9d 	.word	0x20000b9d
 8002b40:	20000aa8 	.word	0x20000aa8
 8002b44:	cccccccd 	.word	0xcccccccd
 8002b48:	20000abc 	.word	0x20000abc
 8002b4c:	20000aa4 	.word	0x20000aa4

08002b50 <Update_PWM_Frequency>:
        }
    }
}

void Update_PWM_Frequency(TIM_HandleTypeDef *htim, uint32_t channel, uint32_t frequency)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b089      	sub	sp, #36	@ 0x24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
	 uint32_t timer_clock = 150000000;  // Assuming a 150 MHz timer clock
 8002b5c:	4b33      	ldr	r3, [pc, #204]	@ (8002c2c <Update_PWM_Frequency+0xdc>)
 8002b5e:	61bb      	str	r3, [r7, #24]
	    uint32_t prescaler = htim->Init.Prescaler + 1;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	3301      	adds	r3, #1
 8002b66:	617b      	str	r3, [r7, #20]
	    uint32_t period = (timer_clock / (prescaler * frequency)) - 1;
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	fb02 f303 	mul.w	r3, r2, r3
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b76:	3b01      	subs	r3, #1
 8002b78:	61fb      	str	r3, [r7, #28]

	    // Ensure period is within valid range
	    if (period > 65535) {
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b80:	d314      	bcc.n	8002bac <Update_PWM_Frequency+0x5c>
	        // Adjust prescaler to bring period within range
	        prescaler = (prescaler * (period / 65536)) + 1;
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	0c1b      	lsrs	r3, r3, #16
 8002b86:	697a      	ldr	r2, [r7, #20]
 8002b88:	fb02 f303 	mul.w	r3, r2, r3
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	617b      	str	r3, [r7, #20]
	        period = (timer_clock / (prescaler * frequency)) - 1;
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	fb02 f303 	mul.w	r3, r2, r3
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	61fb      	str	r3, [r7, #28]
	        __HAL_TIM_SET_PRESCALER(htim, prescaler - 1);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	697a      	ldr	r2, [r7, #20]
 8002ba8:	3a01      	subs	r2, #1
 8002baa:	629a      	str	r2, [r3, #40]	@ 0x28
	    }

	    // Update the period register (ARR) with double buffering
	    __HAL_TIM_SET_AUTORELOAD(htim, period);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	69fa      	ldr	r2, [r7, #28]
 8002bb2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	69fa      	ldr	r2, [r7, #28]
 8002bb8:	60da      	str	r2, [r3, #12]

	    // Set the duty cycle to approximately 50%
	    uint32_t pulse = period / 2;
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	085b      	lsrs	r3, r3, #1
 8002bbe:	613b      	str	r3, [r7, #16]
	    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d104      	bne.n	8002bd0 <Update_PWM_Frequency+0x80>
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bce:	e023      	b.n	8002c18 <Update_PWM_Frequency+0xc8>
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	2b04      	cmp	r3, #4
 8002bd4:	d104      	bne.n	8002be0 <Update_PWM_Frequency+0x90>
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	6393      	str	r3, [r2, #56]	@ 0x38
 8002bde:	e01b      	b.n	8002c18 <Update_PWM_Frequency+0xc8>
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	2b08      	cmp	r3, #8
 8002be4:	d104      	bne.n	8002bf0 <Update_PWM_Frequency+0xa0>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002bee:	e013      	b.n	8002c18 <Update_PWM_Frequency+0xc8>
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	2b0c      	cmp	r3, #12
 8002bf4:	d104      	bne.n	8002c00 <Update_PWM_Frequency+0xb0>
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bfe:	e00b      	b.n	8002c18 <Update_PWM_Frequency+0xc8>
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	2b10      	cmp	r3, #16
 8002c04:	d104      	bne.n	8002c10 <Update_PWM_Frequency+0xc0>
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	6493      	str	r3, [r2, #72]	@ 0x48
 8002c0e:	e003      	b.n	8002c18 <Update_PWM_Frequency+0xc8>
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	64d3      	str	r3, [r2, #76]	@ 0x4c

	    // Manually generate an update event by setting the UG bit in the EGR register
	    htim->Instance->EGR = TIM_EGR_UG;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	615a      	str	r2, [r3, #20]
    __HAL_TIM_SET_AUTORELOAD(htim, period);

    // Restart the timer PWM generation
    HAL_TIM_PWM_Stop(htim, channel);
    HAL_TIM_PWM_Start(htim, channel);*/
}
 8002c20:	bf00      	nop
 8002c22:	3724      	adds	r7, #36	@ 0x24
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr
 8002c2c:	08f0d180 	.word	0x08f0d180

08002c30 <Check_Faults>:
	        dac_buffer[i] = (((1/3.3)*res12_b) + ((0.5/3.3)*res12_b) * sin(2 * M_PI * i/BUFFER_SIZE));
	    }
}

uint8_t Check_Faults()
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
	// Faults pins are from gate driver and they are active pull down
	// 4 fault pins from 4 gate driver + 2 fault pins from  2 currents sensors  = 6 pins
	if(HAL_GPIO_ReadPin(CS_FAULT_1_GPIO_Port, CS_FAULT_1_Pin) && HAL_GPIO_ReadPin(CS_FAULT_2_GPIO_Port, CS_FAULT_2_Pin)
 8002c34:	2101      	movs	r1, #1
 8002c36:	4818      	ldr	r0, [pc, #96]	@ (8002c98 <Check_Faults+0x68>)
 8002c38:	f004 fb86 	bl	8007348 <HAL_GPIO_ReadPin>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d026      	beq.n	8002c90 <Check_Faults+0x60>
 8002c42:	2110      	movs	r1, #16
 8002c44:	4814      	ldr	r0, [pc, #80]	@ (8002c98 <Check_Faults+0x68>)
 8002c46:	f004 fb7f 	bl	8007348 <HAL_GPIO_ReadPin>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d01f      	beq.n	8002c90 <Check_Faults+0x60>
			&& HAL_GPIO_ReadPin(NOT_FAULT_1_GPIO_Port, NOT_FAULT_1_Pin) && HAL_GPIO_ReadPin(NOT_FAULT_2_GPIO_Port, NOT_FAULT_2_Pin)
 8002c50:	2104      	movs	r1, #4
 8002c52:	4811      	ldr	r0, [pc, #68]	@ (8002c98 <Check_Faults+0x68>)
 8002c54:	f004 fb78 	bl	8007348 <HAL_GPIO_ReadPin>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d018      	beq.n	8002c90 <Check_Faults+0x60>
 8002c5e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002c62:	480d      	ldr	r0, [pc, #52]	@ (8002c98 <Check_Faults+0x68>)
 8002c64:	f004 fb70 	bl	8007348 <HAL_GPIO_ReadPin>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d010      	beq.n	8002c90 <Check_Faults+0x60>
			&& HAL_GPIO_ReadPin(NOT_FAULT_3_GPIO_Port, NOT_FAULT_3_Pin) && HAL_GPIO_ReadPin(NOT_FAULT_4_GPIO_Port, NOT_FAULT_4_Pin) )
 8002c6e:	2140      	movs	r1, #64	@ 0x40
 8002c70:	480a      	ldr	r0, [pc, #40]	@ (8002c9c <Check_Faults+0x6c>)
 8002c72:	f004 fb69 	bl	8007348 <HAL_GPIO_ReadPin>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d009      	beq.n	8002c90 <Check_Faults+0x60>
 8002c7c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002c80:	4807      	ldr	r0, [pc, #28]	@ (8002ca0 <Check_Faults+0x70>)
 8002c82:	f004 fb61 	bl	8007348 <HAL_GPIO_ReadPin>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <Check_Faults+0x60>
		return 0; // if all pins is 1 then all is ready, there is not faults then return 0
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	e000      	b.n	8002c92 <Check_Faults+0x62>

	return 1;
 8002c90:	2301      	movs	r3, #1
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	48001000 	.word	0x48001000
 8002c9c:	48000c00 	.word	0x48000c00
 8002ca0:	48000800 	.word	0x48000800

08002ca4 <Check_Ready>:

uint8_t Check_Ready()
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
	// Ready pins are from gate driver and they are active pull up
	// 4 ready pins from 4 gate drivers
	if(HAL_GPIO_ReadPin(READY_1_GPIO_Port, READY_1_Pin) && HAL_GPIO_ReadPin(READY_2_GPIO_Port, READY_2_Pin)
 8002ca8:	2110      	movs	r1, #16
 8002caa:	4811      	ldr	r0, [pc, #68]	@ (8002cf0 <Check_Ready+0x4c>)
 8002cac:	f004 fb4c 	bl	8007348 <HAL_GPIO_ReadPin>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d019      	beq.n	8002cea <Check_Ready+0x46>
 8002cb6:	2101      	movs	r1, #1
 8002cb8:	480e      	ldr	r0, [pc, #56]	@ (8002cf4 <Check_Ready+0x50>)
 8002cba:	f004 fb45 	bl	8007348 <HAL_GPIO_ReadPin>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d012      	beq.n	8002cea <Check_Ready+0x46>
			&& HAL_GPIO_ReadPin(READY_3_GPIO_Port, READY_3_Pin) && HAL_GPIO_ReadPin(READY_4_GPIO_Port, READY_4_Pin) )
 8002cc4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002cc8:	480b      	ldr	r0, [pc, #44]	@ (8002cf8 <Check_Ready+0x54>)
 8002cca:	f004 fb3d 	bl	8007348 <HAL_GPIO_ReadPin>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00a      	beq.n	8002cea <Check_Ready+0x46>
 8002cd4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002cd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cdc:	f004 fb34 	bl	8007348 <HAL_GPIO_ReadPin>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <Check_Ready+0x46>
			return 1; // return 1 when is gate drivers ready
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e000      	b.n	8002cec <Check_Ready+0x48>

		return 0;
 8002cea:	2300      	movs	r3, #0
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	48000c00 	.word	0x48000c00
 8002cf4:	48000400 	.word	0x48000400
 8002cf8:	48001400 	.word	0x48001400
 8002cfc:	00000000 	.word	0x00000000

08002d00 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002d00:	b5b0      	push	{r4, r5, r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
	// SOFT start_program RAMP REALISATION
	//  Ts 20khz
	if(htim->Instance == TIM15)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a78      	ldr	r2, [pc, #480]	@ (8002ef0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	f040 80be 	bne.w	8002e90 <HAL_TIM_PeriodElapsedCallback+0x190>
	{
		//sythick1 =  HAL_GetTick();
		if(currentState == STATE_REGULATION )
 8002d14:	4b77      	ldr	r3, [pc, #476]	@ (8002ef4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	f040 80b6 	bne.w	8002e8a <HAL_TIM_PeriodElapsedCallback+0x18a>
		{
		//current_sensor1_vref = adc3_dma_buffer[0]*3300/4096;//(Low_pass_filter(adc3_dma_buffer[0], pcb_temp)/4096)*3.3;
		//current_sensor2_vref = adc3_dma_buffer[1]*3300/4096;//(Low_pass_filter(adc3_dma_buffer[1], pcb_temp)/4096)*3.3;

		input_voltage = (int)((((adc3_dma_buffer[2])*0.8056)-200)*18.81);//[mV]		((Low_pass_filter(adc3_dma_buffer[2], input_voltage)/4096)*3.3-0.2)*27.1;
 8002d1e:	4b76      	ldr	r3, [pc, #472]	@ (8002ef8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8002d20:	889b      	ldrh	r3, [r3, #4]
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7fd fc25 	bl	8000574 <__aeabi_i2d>
 8002d2a:	a36b      	add	r3, pc, #428	@ (adr r3, 8002ed8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8002d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d30:	f7fd fc8a 	bl	8000648 <__aeabi_dmul>
 8002d34:	4602      	mov	r2, r0
 8002d36:	460b      	mov	r3, r1
 8002d38:	4610      	mov	r0, r2
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	f04f 0200 	mov.w	r2, #0
 8002d40:	4b6e      	ldr	r3, [pc, #440]	@ (8002efc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8002d42:	f7fd fac9 	bl	80002d8 <__aeabi_dsub>
 8002d46:	4602      	mov	r2, r0
 8002d48:	460b      	mov	r3, r1
 8002d4a:	4610      	mov	r0, r2
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	a364      	add	r3, pc, #400	@ (adr r3, 8002ee0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d54:	f7fd fc78 	bl	8000648 <__aeabi_dmul>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	4610      	mov	r0, r2
 8002d5e:	4619      	mov	r1, r3
 8002d60:	f7fd ff22 	bl	8000ba8 <__aeabi_d2iz>
 8002d64:	4603      	mov	r3, r0
 8002d66:	461a      	mov	r2, r3
 8002d68:	4b65      	ldr	r3, [pc, #404]	@ (8002f00 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002d6a:	601a      	str	r2, [r3, #0]
		output_voltage = (int)((((adc4_dma_buffer[1])*0.8056)-200)*18.81);//[mV] 		((Low_pass_filter(adc4_dma_buffer, output_voltage)/4096)*3.3-0.2)*27.1;
 8002d6c:	4b65      	ldr	r3, [pc, #404]	@ (8002f04 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002d6e:	885b      	ldrh	r3, [r3, #2]
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7fd fbfe 	bl	8000574 <__aeabi_i2d>
 8002d78:	a357      	add	r3, pc, #348	@ (adr r3, 8002ed8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8002d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d7e:	f7fd fc63 	bl	8000648 <__aeabi_dmul>
 8002d82:	4602      	mov	r2, r0
 8002d84:	460b      	mov	r3, r1
 8002d86:	4610      	mov	r0, r2
 8002d88:	4619      	mov	r1, r3
 8002d8a:	f04f 0200 	mov.w	r2, #0
 8002d8e:	4b5b      	ldr	r3, [pc, #364]	@ (8002efc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8002d90:	f7fd faa2 	bl	80002d8 <__aeabi_dsub>
 8002d94:	4602      	mov	r2, r0
 8002d96:	460b      	mov	r3, r1
 8002d98:	4610      	mov	r0, r2
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	a350      	add	r3, pc, #320	@ (adr r3, 8002ee0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002da2:	f7fd fc51 	bl	8000648 <__aeabi_dmul>
 8002da6:	4602      	mov	r2, r0
 8002da8:	460b      	mov	r3, r1
 8002daa:	4610      	mov	r0, r2
 8002dac:	4619      	mov	r1, r3
 8002dae:	f7fd fefb 	bl	8000ba8 <__aeabi_d2iz>
 8002db2:	4603      	mov	r3, r0
 8002db4:	4a54      	ldr	r2, [pc, #336]	@ (8002f08 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002db6:	6013      	str	r3, [r2, #0]
		if(once == 0) Update_PWM_Frequency(&htim8, TIM_CHANNEL_2, 7100000); // Set TIM8 CH1 o freq that is delay hc and send to fpga
		}

		imax2 = imax1 + imax2_sum; // imax2_sum signal from FPGA
		// imax1,2 each for branches to make 180 degree shift*/
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, current_sensor1_vref+((int32_t)imax1*0.025)); // imax1  1.5V is 0A;  1A is 20mV; 1 bit is 0.8mV; imax[mA]*0.02 [V/A]/0.8[mV] = Value for DAC
 8002db8:	4b54      	ldr	r3, [pc, #336]	@ (8002f0c <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002dba:	881b      	ldrh	r3, [r3, #0]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7fd fbd9 	bl	8000574 <__aeabi_i2d>
 8002dc2:	4604      	mov	r4, r0
 8002dc4:	460d      	mov	r5, r1
 8002dc6:	4b52      	ldr	r3, [pc, #328]	@ (8002f10 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fd fbd2 	bl	8000574 <__aeabi_i2d>
 8002dd0:	a345      	add	r3, pc, #276	@ (adr r3, 8002ee8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd6:	f7fd fc37 	bl	8000648 <__aeabi_dmul>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	460b      	mov	r3, r1
 8002dde:	4620      	mov	r0, r4
 8002de0:	4629      	mov	r1, r5
 8002de2:	f7fd fa7b 	bl	80002dc <__adddf3>
 8002de6:	4602      	mov	r2, r0
 8002de8:	460b      	mov	r3, r1
 8002dea:	4610      	mov	r0, r2
 8002dec:	4619      	mov	r1, r3
 8002dee:	f7fd ff03 	bl	8000bf8 <__aeabi_d2uiz>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2200      	movs	r2, #0
 8002df6:	2100      	movs	r1, #0
 8002df8:	4846      	ldr	r0, [pc, #280]	@ (8002f14 <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002dfa:	f003 fcb7 	bl	800676c <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, current_sensor2_vref+((int32_t)imax2*0.025)); // imax2
 8002dfe:	4b46      	ldr	r3, [pc, #280]	@ (8002f18 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002e00:	881b      	ldrh	r3, [r3, #0]
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7fd fbb6 	bl	8000574 <__aeabi_i2d>
 8002e08:	4604      	mov	r4, r0
 8002e0a:	460d      	mov	r5, r1
 8002e0c:	4b43      	ldr	r3, [pc, #268]	@ (8002f1c <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7fd fbaf 	bl	8000574 <__aeabi_i2d>
 8002e16:	a334      	add	r3, pc, #208	@ (adr r3, 8002ee8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e1c:	f7fd fc14 	bl	8000648 <__aeabi_dmul>
 8002e20:	4602      	mov	r2, r0
 8002e22:	460b      	mov	r3, r1
 8002e24:	4620      	mov	r0, r4
 8002e26:	4629      	mov	r1, r5
 8002e28:	f7fd fa58 	bl	80002dc <__adddf3>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	460b      	mov	r3, r1
 8002e30:	4610      	mov	r0, r2
 8002e32:	4619      	mov	r1, r3
 8002e34:	f7fd fee0 	bl	8000bf8 <__aeabi_d2uiz>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	2110      	movs	r1, #16
 8002e3e:	4835      	ldr	r0, [pc, #212]	@ (8002f14 <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002e40:	f003 fc94 	bl	800676c <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac2, DAC_CHANNEL_1, DAC_ALIGN_12B_R, current_sensor1_vref-((int32_t)imin*0.25)); // imin uzyto tutaj wzmacniacza 10x dla sygnalu z sensora pradu wiec ma wzmocnienie 200mv/A a nie 20mv/a
 8002e44:	4b31      	ldr	r3, [pc, #196]	@ (8002f0c <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002e46:	881b      	ldrh	r3, [r3, #0]
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fd fb93 	bl	8000574 <__aeabi_i2d>
 8002e4e:	4604      	mov	r4, r0
 8002e50:	460d      	mov	r5, r1
 8002e52:	4b33      	ldr	r3, [pc, #204]	@ (8002f20 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7fd fb8c 	bl	8000574 <__aeabi_i2d>
 8002e5c:	f04f 0200 	mov.w	r2, #0
 8002e60:	4b30      	ldr	r3, [pc, #192]	@ (8002f24 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002e62:	f7fd fbf1 	bl	8000648 <__aeabi_dmul>
 8002e66:	4602      	mov	r2, r0
 8002e68:	460b      	mov	r3, r1
 8002e6a:	4620      	mov	r0, r4
 8002e6c:	4629      	mov	r1, r5
 8002e6e:	f7fd fa33 	bl	80002d8 <__aeabi_dsub>
 8002e72:	4602      	mov	r2, r0
 8002e74:	460b      	mov	r3, r1
 8002e76:	4610      	mov	r0, r2
 8002e78:	4619      	mov	r1, r3
 8002e7a:	f7fd febd 	bl	8000bf8 <__aeabi_d2uiz>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2200      	movs	r2, #0
 8002e82:	2100      	movs	r1, #0
 8002e84:	4828      	ldr	r0, [pc, #160]	@ (8002f28 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8002e86:	f003 fc71 	bl	800676c <HAL_DAC_SetValue>
		//HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
		//once = 1;
		//}

		//sythick2 =  HAL_GetTick() - sythick1;
		flag_control = 1;
 8002e8a:	4b28      	ldr	r3, [pc, #160]	@ (8002f2c <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	701a      	strb	r2, [r3, #0]
	}

	if (htim->Instance == TIM6) // 5 sec period
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a26      	ldr	r2, [pc, #152]	@ (8002f30 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d101      	bne.n	8002e9e <HAL_TIM_PeriodElapsedCallback+0x19e>
		    {
		//if(currentState == STATE_SOFT_START || currentState == STATE_REGULATION )
				//{
				FAN_Drive(); // Control Fan speed dpend on two temperatures pcb and radiator
 8002e9a:	f000 f95d 	bl	8003158 <FAN_Drive>
				//}
		    }


	if (htim->Instance == TIM7)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a24      	ldr	r2, [pc, #144]	@ (8002f34 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d110      	bne.n	8002eca <HAL_TIM_PeriodElapsedCallback+0x1ca>
	    {
	        // Turn off OCD pins of currents sensors to reset current sensor 1us

	        HAL_GPIO_TogglePin(CS_OCD_1_GPIO_Port, CS_OCD_1_Pin);
 8002ea8:	2102      	movs	r1, #2
 8002eaa:	4823      	ldr	r0, [pc, #140]	@ (8002f38 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8002eac:	f004 fa7c 	bl	80073a8 <HAL_GPIO_TogglePin>
	        HAL_GPIO_TogglePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin);
 8002eb0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002eb4:	4821      	ldr	r0, [pc, #132]	@ (8002f3c <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8002eb6:	f004 fa77 	bl	80073a8 <HAL_GPIO_TogglePin>
	        HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_RESET);
 8002eba:	2200      	movs	r2, #0
 8002ebc:	2120      	movs	r1, #32
 8002ebe:	481e      	ldr	r0, [pc, #120]	@ (8002f38 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8002ec0:	f004 fa5a 	bl	8007378 <HAL_GPIO_WritePin>
	        // Stop the timer
	        HAL_TIM_Base_Stop_IT(&htim7);
 8002ec4:	481e      	ldr	r0, [pc, #120]	@ (8002f40 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8002ec6:	f007 f92f 	bl	800a128 <HAL_TIM_Base_Stop_IT>
	    }


}
 8002eca:	bf00      	nop
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bdb0      	pop	{r4, r5, r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	f3af 8000 	nop.w
 8002ed8:	a6b50b0f 	.word	0xa6b50b0f
 8002edc:	3fe9c779 	.word	0x3fe9c779
 8002ee0:	28f5c28f 	.word	0x28f5c28f
 8002ee4:	4032cf5c 	.word	0x4032cf5c
 8002ee8:	9999999a 	.word	0x9999999a
 8002eec:	3f999999 	.word	0x3f999999
 8002ef0:	40014000 	.word	0x40014000
 8002ef4:	20000b93 	.word	0x20000b93
 8002ef8:	20000a88 	.word	0x20000a88
 8002efc:	40690000 	.word	0x40690000
 8002f00:	20000a7c 	.word	0x20000a7c
 8002f04:	20000a94 	.word	0x20000a94
 8002f08:	20000004 	.word	0x20000004
 8002f0c:	20000a6c 	.word	0x20000a6c
 8002f10:	20000a70 	.word	0x20000a70
 8002f14:	200006dc 	.word	0x200006dc
 8002f18:	20000a6e 	.word	0x20000a6e
 8002f1c:	20000a74 	.word	0x20000a74
 8002f20:	20000a78 	.word	0x20000a78
 8002f24:	3fd00000 	.word	0x3fd00000
 8002f28:	200006f0 	.word	0x200006f0
 8002f2c:	20000b9d 	.word	0x20000b9d
 8002f30:	40001000 	.word	0x40001000
 8002f34:	40001400 	.word	0x40001400
 8002f38:	48001000 	.word	0x48001000
 8002f3c:	48001400 	.word	0x48001400
 8002f40:	200008a8 	.word	0x200008a8

08002f44 <RAMP>:

int32_t RAMP(int32_t Vout, int32_t Vref, int32_t Ramp_ratio, float period_loop)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b085      	sub	sp, #20
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
 8002f50:	ed87 0a00 	vstr	s0, [r7]
	// RAMP Voltage to soft-start
				if(((int32_t)Vref - (int32_t)Vout) > 10)
 8002f54:	68ba      	ldr	r2, [r7, #8]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b0a      	cmp	r3, #10
 8002f5c:	dd15      	ble.n	8002f8a <RAMP+0x46>
				{

					Vout = (int32_t)(Vout + Ramp_ratio * period_loop); // 20khz loop - preferred 0.1V/Ts voltage ramp   that mean ramp ratio = 2000
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	ee07 3a90 	vmov	s15, r3
 8002f64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	ee07 3a90 	vmov	s15, r3
 8002f6e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002f72:	edd7 7a00 	vldr	s15, [r7]
 8002f76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f82:	ee17 3a90 	vmov	r3, s15
 8002f86:	60fb      	str	r3, [r7, #12]
 8002f88:	e01a      	b.n	8002fc0 <RAMP+0x7c>
					//RAMP_FINISHED = 0;
				}
				else if(((int32_t)Vref - (int32_t)Vout) < -10) // 100 = 100mV
 8002f8a:	68ba      	ldr	r2, [r7, #8]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	f113 0f0a 	cmn.w	r3, #10
 8002f94:	da14      	bge.n	8002fc0 <RAMP+0x7c>
				{
					Vout = (int32_t)(Vout - Ramp_ratio * period_loop);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	ee07 3a90 	vmov	s15, r3
 8002f9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	ee07 3a90 	vmov	s15, r3
 8002fa6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002faa:	edd7 7a00 	vldr	s15, [r7]
 8002fae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fb6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002fba:	ee17 3a90 	vmov	r3, s15
 8002fbe:	60fb      	str	r3, [r7, #12]
				}
				if(Vout >= Vref-50)
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	3b32      	subs	r3, #50	@ 0x32
 8002fc4:	68fa      	ldr	r2, [r7, #12]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	db04      	blt.n	8002fd4 <RAMP+0x90>
				{
					Vout = Vref; // 48V
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	60fb      	str	r3, [r7, #12]
					RAMP_FINISHED = 1;
 8002fce:	4b05      	ldr	r3, [pc, #20]	@ (8002fe4 <RAMP+0xa0>)
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	701a      	strb	r2, [r3, #0]
					//currentState = STATE_REGULATION;
				}

				return Vout;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3714      	adds	r7, #20
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	20000a98 	.word	0x20000a98

08002fe8 <regulatorPI>:

void regulatorPI(int32_t *out, int32_t *integral, int32_t in, int32_t in_zad, int32_t limp, int32_t limn, float kp, float ti, float Ts1)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b089      	sub	sp, #36	@ 0x24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	61f8      	str	r0, [r7, #28]
 8002ff0:	61b9      	str	r1, [r7, #24]
 8002ff2:	617a      	str	r2, [r7, #20]
 8002ff4:	613b      	str	r3, [r7, #16]
 8002ff6:	ed87 0a03 	vstr	s0, [r7, #12]
 8002ffa:	edc7 0a02 	vstr	s1, [r7, #8]
 8002ffe:	ed87 1a01 	vstr	s2, [r7, #4]
	// Tustin transfrom of PI regulator s -> 2/T * (Z-1)/(Z+1)


    delta = in_zad - in; // error
 8003002:	693a      	ldr	r2, [r7, #16]
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	1ad3      	subs	r3, r2, r3
 8003008:	4a32      	ldr	r2, [pc, #200]	@ (80030d4 <regulatorPI+0xec>)
 800300a:	6013      	str	r3, [r2, #0]
    *integral = (*integral + (int32_t)((delta + prev_delta) * ((kp / ti) * Ts1 * 0.5f))) ; // I part
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a30      	ldr	r2, [pc, #192]	@ (80030d4 <regulatorPI+0xec>)
 8003012:	6811      	ldr	r1, [r2, #0]
 8003014:	4a30      	ldr	r2, [pc, #192]	@ (80030d8 <regulatorPI+0xf0>)
 8003016:	6812      	ldr	r2, [r2, #0]
 8003018:	440a      	add	r2, r1
 800301a:	ee07 2a90 	vmov	s15, r2
 800301e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003022:	ed97 6a03 	vldr	s12, [r7, #12]
 8003026:	edd7 7a02 	vldr	s15, [r7, #8]
 800302a:	eec6 6a27 	vdiv.f32	s13, s12, s15
 800302e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003032:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003036:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800303a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800303e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003042:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003046:	ee17 2a90 	vmov	r2, s15
 800304a:	441a      	add	r2, r3
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	601a      	str	r2, [r3, #0]
    prev_delta = delta;
 8003050:	4b20      	ldr	r3, [pc, #128]	@ (80030d4 <regulatorPI+0xec>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a20      	ldr	r2, [pc, #128]	@ (80030d8 <regulatorPI+0xf0>)
 8003056:	6013      	str	r3, [r2, #0]
    prev_out = *out;
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a1f      	ldr	r2, [pc, #124]	@ (80030dc <regulatorPI+0xf4>)
 800305e:	6013      	str	r3, [r2, #0]
    if (*integral >= limp) // limit peak positive
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003066:	429a      	cmp	r2, r3
 8003068:	dc02      	bgt.n	8003070 <regulatorPI+0x88>
    {
        *integral = limp;
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800306e:	601a      	str	r2, [r3, #0]
    }
    if (*integral <= limn)// limit peak negative
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003076:	429a      	cmp	r2, r3
 8003078:	db02      	blt.n	8003080 <regulatorPI+0x98>
    {
        *integral = limn;
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800307e:	601a      	str	r2, [r3, #0]
    }
    *out = ((int32_t)((float)delta*kp) + *integral); // Sum of P and I
 8003080:	4b14      	ldr	r3, [pc, #80]	@ (80030d4 <regulatorPI+0xec>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	ee07 3a90 	vmov	s15, r3
 8003088:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800308c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003090:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003094:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003098:	ee17 2a90 	vmov	r2, s15
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	441a      	add	r2, r3
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	601a      	str	r2, [r3, #0]
    if (*out >= limp) // limit peak positive
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030ac:	429a      	cmp	r2, r3
 80030ae:	dc02      	bgt.n	80030b6 <regulatorPI+0xce>
    {
        *out = limp;
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030b4:	601a      	str	r2, [r3, #0]
    }
    if (*out <= limn)// limit peak negative
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030bc:	429a      	cmp	r2, r3
 80030be:	db02      	blt.n	80030c6 <regulatorPI+0xde>
    {
        *out = limn;
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030c4:	601a      	str	r2, [r3, #0]
    }
   // if(abs((*out - prev_out)) <= 50) // histeresis to probably prevent jitter must be checked
  //  {
   // 	*out = prev_out;
   // }
}
 80030c6:	bf00      	nop
 80030c8:	3724      	adds	r7, #36	@ 0x24
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	20000aa0 	.word	0x20000aa0
 80030d8:	20000b8c 	.word	0x20000b8c
 80030dc:	20000a9c 	.word	0x20000a9c

080030e0 <Low_pass_filter>:

	    return y[0];
}*/

float Low_pass_filter(float new_sample, float old_sample, float old_sample_n1, float old_passed)
{
 80030e0:	b5b0      	push	{r4, r5, r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	ed87 0a03 	vstr	s0, [r7, #12]
 80030ea:	edc7 0a02 	vstr	s1, [r7, #8]
 80030ee:	ed87 1a01 	vstr	s2, [r7, #4]
 80030f2:	edc7 1a00 	vstr	s3, [r7]

	//Low_passed_sample = (float)ALPHA * new_sample + (1.0 - ALPHA) * old_sample;
	//(1-ALPHA)*0.5*(new_sample+old_sample_n1+ALPHA*old_passed);//(float)ALPHA * new_sample + (1.0 - ALPHA) * old_sample;
	return ((1-ALPHA) * old_sample + ALPHA * new_sample) ;//(float)ALPHA * new_sample + (1.0 - ALPHA) * old_sample;
 80030f6:	68b8      	ldr	r0, [r7, #8]
 80030f8:	f7fd fa4e 	bl	8000598 <__aeabi_f2d>
 80030fc:	a312      	add	r3, pc, #72	@ (adr r3, 8003148 <Low_pass_filter+0x68>)
 80030fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003102:	f7fd faa1 	bl	8000648 <__aeabi_dmul>
 8003106:	4602      	mov	r2, r0
 8003108:	460b      	mov	r3, r1
 800310a:	4614      	mov	r4, r2
 800310c:	461d      	mov	r5, r3
 800310e:	68f8      	ldr	r0, [r7, #12]
 8003110:	f7fd fa42 	bl	8000598 <__aeabi_f2d>
 8003114:	a30e      	add	r3, pc, #56	@ (adr r3, 8003150 <Low_pass_filter+0x70>)
 8003116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800311a:	f7fd fa95 	bl	8000648 <__aeabi_dmul>
 800311e:	4602      	mov	r2, r0
 8003120:	460b      	mov	r3, r1
 8003122:	4620      	mov	r0, r4
 8003124:	4629      	mov	r1, r5
 8003126:	f7fd f8d9 	bl	80002dc <__adddf3>
 800312a:	4602      	mov	r2, r0
 800312c:	460b      	mov	r3, r1
 800312e:	4610      	mov	r0, r2
 8003130:	4619      	mov	r1, r3
 8003132:	f7fd fd81 	bl	8000c38 <__aeabi_d2f>
 8003136:	4603      	mov	r3, r0
 8003138:	ee07 3a90 	vmov	s15, r3

}
 800313c:	eeb0 0a67 	vmov.f32	s0, s15
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bdb0      	pop	{r4, r5, r7, pc}
 8003146:	bf00      	nop
 8003148:	cccccccd 	.word	0xcccccccd
 800314c:	3feccccc 	.word	0x3feccccc
 8003150:	9999999a 	.word	0x9999999a
 8003154:	3fb99999 	.word	0x3fb99999

08003158 <FAN_Drive>:
void FAN_Drive()
{ //@ToDo poprawic ogarnac zeby a intach bylo
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
		pcb_temp = (adc3_dma_buffer[3]*3300)/4096;//(Low_pass_filter(adc3_dma_buffer[3], pcb_temp)/4096)*3.3;
 800315e:	4b44      	ldr	r3, [pc, #272]	@ (8003270 <FAN_Drive+0x118>)
 8003160:	88db      	ldrh	r3, [r3, #6]
 8003162:	b29b      	uxth	r3, r3
 8003164:	461a      	mov	r2, r3
 8003166:	f640 43e4 	movw	r3, #3300	@ 0xce4
 800316a:	fb02 f303 	mul.w	r3, r2, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	da01      	bge.n	8003176 <FAN_Drive+0x1e>
 8003172:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8003176:	131b      	asrs	r3, r3, #12
 8003178:	461a      	mov	r2, r3
 800317a:	4b3e      	ldr	r3, [pc, #248]	@ (8003274 <FAN_Drive+0x11c>)
 800317c:	601a      	str	r2, [r3, #0]
		heat_sink_temp = (adc3_dma_buffer[4]*3300)/4096;//(Low_pass_filter(adc3_dma_buffer[4], heat_sink_temp)/4096)*3.3;
 800317e:	4b3c      	ldr	r3, [pc, #240]	@ (8003270 <FAN_Drive+0x118>)
 8003180:	891b      	ldrh	r3, [r3, #8]
 8003182:	b29b      	uxth	r3, r3
 8003184:	461a      	mov	r2, r3
 8003186:	f640 43e4 	movw	r3, #3300	@ 0xce4
 800318a:	fb02 f303 	mul.w	r3, r2, r3
 800318e:	2b00      	cmp	r3, #0
 8003190:	da01      	bge.n	8003196 <FAN_Drive+0x3e>
 8003192:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8003196:	131b      	asrs	r3, r3, #12
 8003198:	461a      	mov	r2, r3
 800319a:	4b37      	ldr	r3, [pc, #220]	@ (8003278 <FAN_Drive+0x120>)
 800319c:	601a      	str	r2, [r3, #0]

		uint32_t temperature = 20;
 800319e:	2314      	movs	r3, #20
 80031a0:	603b      	str	r3, [r7, #0]

		pcb_temp = (pcb_temp-400)/20;
 80031a2:	4b34      	ldr	r3, [pc, #208]	@ (8003274 <FAN_Drive+0x11c>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80031aa:	4a34      	ldr	r2, [pc, #208]	@ (800327c <FAN_Drive+0x124>)
 80031ac:	fba2 2303 	umull	r2, r3, r2, r3
 80031b0:	091b      	lsrs	r3, r3, #4
 80031b2:	4a30      	ldr	r2, [pc, #192]	@ (8003274 <FAN_Drive+0x11c>)
 80031b4:	6013      	str	r3, [r2, #0]
		heat_sink_temp = (heat_sink_temp-500)/10;
 80031b6:	4b30      	ldr	r3, [pc, #192]	@ (8003278 <FAN_Drive+0x120>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80031be:	4a2f      	ldr	r2, [pc, #188]	@ (800327c <FAN_Drive+0x124>)
 80031c0:	fba2 2303 	umull	r2, r3, r2, r3
 80031c4:	08db      	lsrs	r3, r3, #3
 80031c6:	4a2c      	ldr	r2, [pc, #176]	@ (8003278 <FAN_Drive+0x120>)
 80031c8:	6013      	str	r3, [r2, #0]
		// Choose the higher of the two temperatures
		temperature = (pcb_temp > heat_sink_temp) ? pcb_temp : heat_sink_temp;
 80031ca:	4b2b      	ldr	r3, [pc, #172]	@ (8003278 <FAN_Drive+0x120>)
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	4b29      	ldr	r3, [pc, #164]	@ (8003274 <FAN_Drive+0x11c>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4293      	cmp	r3, r2
 80031d4:	bf38      	it	cc
 80031d6:	4613      	movcc	r3, r2
 80031d8:	603b      	str	r3, [r7, #0]
		// Apply a non-linear (exponential) scaling for the fan speed
		// This scales the temperature to a value between 0 and 1, then applies an exponential curve
		uint32_t normalized_temp = ((temperature - 20) *100)/ 80;  // Normalizing between 0 (20°C) and 1000 (100°C)
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	2264      	movs	r2, #100	@ 0x64
 80031de:	fb02 f303 	mul.w	r3, r2, r3
 80031e2:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80031e6:	4a25      	ldr	r2, [pc, #148]	@ (800327c <FAN_Drive+0x124>)
 80031e8:	fba2 2303 	umull	r2, r3, r2, r3
 80031ec:	099b      	lsrs	r3, r3, #6
 80031ee:	607b      	str	r3, [r7, #4]
		if (normalized_temp > 100) normalized_temp = 100;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2b64      	cmp	r3, #100	@ 0x64
 80031f4:	d901      	bls.n	80031fa <FAN_Drive+0xa2>
 80031f6:	2364      	movs	r3, #100	@ 0x64
 80031f8:	607b      	str	r3, [r7, #4]
		if (normalized_temp < 0) normalized_temp = 0;

		duty_cycle = 20 + ((int)(pow(normalized_temp, 3) * 79))/1000000;  // Cubic curve for fan speed control
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f7fd f9aa 	bl	8000554 <__aeabi_ui2d>
 8003200:	4602      	mov	r2, r0
 8003202:	460b      	mov	r3, r1
 8003204:	ed9f 1b16 	vldr	d1, [pc, #88]	@ 8003260 <FAN_Drive+0x108>
 8003208:	ec43 2b10 	vmov	d0, r2, r3
 800320c:	f012 fe54 	bl	8015eb8 <pow>
 8003210:	ec51 0b10 	vmov	r0, r1, d0
 8003214:	a314      	add	r3, pc, #80	@ (adr r3, 8003268 <FAN_Drive+0x110>)
 8003216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800321a:	f7fd fa15 	bl	8000648 <__aeabi_dmul>
 800321e:	4602      	mov	r2, r0
 8003220:	460b      	mov	r3, r1
 8003222:	4610      	mov	r0, r2
 8003224:	4619      	mov	r1, r3
 8003226:	f7fd fcbf 	bl	8000ba8 <__aeabi_d2iz>
 800322a:	4603      	mov	r3, r0
 800322c:	4a14      	ldr	r2, [pc, #80]	@ (8003280 <FAN_Drive+0x128>)
 800322e:	fb82 1203 	smull	r1, r2, r2, r3
 8003232:	1492      	asrs	r2, r2, #18
 8003234:	17db      	asrs	r3, r3, #31
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	3314      	adds	r3, #20
 800323a:	4a12      	ldr	r2, [pc, #72]	@ (8003284 <FAN_Drive+0x12c>)
 800323c:	6013      	str	r3, [r2, #0]

		// Enforce minimum and maximum duty cycles
		if (temperature < 20) {
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	2b13      	cmp	r3, #19
 8003242:	d803      	bhi.n	800324c <FAN_Drive+0xf4>
		        duty_cycle = 20;
 8003244:	4b0f      	ldr	r3, [pc, #60]	@ (8003284 <FAN_Drive+0x12c>)
 8003246:	2214      	movs	r2, #20
 8003248:	601a      	str	r2, [r3, #0]
		    	duty_cycle = 99;
		}

		//Set_PWM_DutyCycle(duty_cycle);

}
 800324a:	e005      	b.n	8003258 <FAN_Drive+0x100>
		} else if (temperature > 100) {
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	2b64      	cmp	r3, #100	@ 0x64
 8003250:	d902      	bls.n	8003258 <FAN_Drive+0x100>
		    	duty_cycle = 99;
 8003252:	4b0c      	ldr	r3, [pc, #48]	@ (8003284 <FAN_Drive+0x12c>)
 8003254:	2263      	movs	r2, #99	@ 0x63
 8003256:	601a      	str	r2, [r3, #0]
}
 8003258:	bf00      	nop
 800325a:	3708      	adds	r7, #8
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}
 8003260:	00000000 	.word	0x00000000
 8003264:	40080000 	.word	0x40080000
 8003268:	00000000 	.word	0x00000000
 800326c:	4053c000 	.word	0x4053c000
 8003270:	20000a88 	.word	0x20000a88
 8003274:	20000a80 	.word	0x20000a80
 8003278:	20000a84 	.word	0x20000a84
 800327c:	cccccccd 	.word	0xcccccccd
 8003280:	431bde83 	.word	0x431bde83
 8003284:	20000040 	.word	0x20000040

08003288 <SendUSBMessage>:



void SendUSBMessage(const char* message) {
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(message);
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f7fd f815 	bl	80002c0 <strlen>
 8003296:	4603      	mov	r3, r0
 8003298:	81fb      	strh	r3, [r7, #14]
    if (len > 127) len = 127;  // Limit to buffer size
 800329a:	89fb      	ldrh	r3, [r7, #14]
 800329c:	2b7f      	cmp	r3, #127	@ 0x7f
 800329e:	d901      	bls.n	80032a4 <SendUSBMessage+0x1c>
 80032a0:	237f      	movs	r3, #127	@ 0x7f
 80032a2:	81fb      	strh	r3, [r7, #14]
    memcpy(USB_TX_Buffer, message, len);
 80032a4:	89fb      	ldrh	r3, [r7, #14]
 80032a6:	461a      	mov	r2, r3
 80032a8:	6879      	ldr	r1, [r7, #4]
 80032aa:	480b      	ldr	r0, [pc, #44]	@ (80032d8 <SendUSBMessage+0x50>)
 80032ac:	f00e febd 	bl	801202a <memcpy>
    USB_TX_Buffer[len] = '\0';  // Ensure null-terminated string
 80032b0:	89fb      	ldrh	r3, [r7, #14]
 80032b2:	4a09      	ldr	r2, [pc, #36]	@ (80032d8 <SendUSBMessage+0x50>)
 80032b4:	2100      	movs	r1, #0
 80032b6:	54d1      	strb	r1, [r2, r3]
            break;
        }
      // HAL_Delay(10);  // Small delay before retrying
    } while (retry_count-- > 0);*/
    do {
            result = CDC_Transmit_FS((uint8_t*)message, len);
 80032b8:	89fb      	ldrh	r3, [r7, #14]
 80032ba:	4619      	mov	r1, r3
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f00d fa19 	bl	80106f4 <CDC_Transmit_FS>
 80032c2:	4603      	mov	r3, r0
 80032c4:	737b      	strb	r3, [r7, #13]
        } while (result == USBD_BUSY); // Retry while USB is busy
 80032c6:	7b7b      	ldrb	r3, [r7, #13]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d0f5      	beq.n	80032b8 <SendUSBMessage+0x30>


}
 80032cc:	bf00      	nop
 80032ce:	bf00      	nop
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	20000b00 	.word	0x20000b00

080032dc <ParseUSBCommand>:

void ParseUSBCommand(void) {
 80032dc:	b580      	push	{r7, lr}
 80032de:	af00      	add	r7, sp, #0
	 if (dataReceivedFlag) {
 80032e0:	4ba7      	ldr	r3, [pc, #668]	@ (8003580 <ParseUSBCommand+0x2a4>)
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	f000 8147 	beq.w	800357a <ParseUSBCommand+0x29e>
	        if (strncmp((char*)USB_RX_Buffer, "SET_KP", 6) == 0) {
 80032ec:	2206      	movs	r2, #6
 80032ee:	49a5      	ldr	r1, [pc, #660]	@ (8003584 <ParseUSBCommand+0x2a8>)
 80032f0:	48a5      	ldr	r0, [pc, #660]	@ (8003588 <ParseUSBCommand+0x2ac>)
 80032f2:	f00e fe10 	bl	8011f16 <strncmp>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d108      	bne.n	800330e <ParseUSBCommand+0x32>
	            sscanf((char*)USB_RX_Buffer, "SET_KP %f", &Kp);
 80032fc:	4aa3      	ldr	r2, [pc, #652]	@ (800358c <ParseUSBCommand+0x2b0>)
 80032fe:	49a4      	ldr	r1, [pc, #656]	@ (8003590 <ParseUSBCommand+0x2b4>)
 8003300:	48a1      	ldr	r0, [pc, #644]	@ (8003588 <ParseUSBCommand+0x2ac>)
 8003302:	f00e fd91 	bl	8011e28 <siscanf>
	            SendUSBMessage("KP Updated\n");
 8003306:	48a3      	ldr	r0, [pc, #652]	@ (8003594 <ParseUSBCommand+0x2b8>)
 8003308:	f7ff ffbe 	bl	8003288 <SendUSBMessage>
 800330c:	e12d      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_Ti", 6) == 0) {
 800330e:	2206      	movs	r2, #6
 8003310:	49a1      	ldr	r1, [pc, #644]	@ (8003598 <ParseUSBCommand+0x2bc>)
 8003312:	489d      	ldr	r0, [pc, #628]	@ (8003588 <ParseUSBCommand+0x2ac>)
 8003314:	f00e fdff 	bl	8011f16 <strncmp>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d108      	bne.n	8003330 <ParseUSBCommand+0x54>
	            sscanf((char*)USB_RX_Buffer, "SET_Ti %f", &Ti);
 800331e:	4a9f      	ldr	r2, [pc, #636]	@ (800359c <ParseUSBCommand+0x2c0>)
 8003320:	499f      	ldr	r1, [pc, #636]	@ (80035a0 <ParseUSBCommand+0x2c4>)
 8003322:	4899      	ldr	r0, [pc, #612]	@ (8003588 <ParseUSBCommand+0x2ac>)
 8003324:	f00e fd80 	bl	8011e28 <siscanf>
	            SendUSBMessage("Ti Updated\n");
 8003328:	489e      	ldr	r0, [pc, #632]	@ (80035a4 <ParseUSBCommand+0x2c8>)
 800332a:	f7ff ffad 	bl	8003288 <SendUSBMessage>
 800332e:	e11c      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_VREF", 8) == 0) {
 8003330:	2208      	movs	r2, #8
 8003332:	499d      	ldr	r1, [pc, #628]	@ (80035a8 <ParseUSBCommand+0x2cc>)
 8003334:	4894      	ldr	r0, [pc, #592]	@ (8003588 <ParseUSBCommand+0x2ac>)
 8003336:	f00e fdee 	bl	8011f16 <strncmp>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d108      	bne.n	8003352 <ParseUSBCommand+0x76>
	            sscanf((char*)USB_RX_Buffer, "SET_VREF %hu", &vref);
 8003340:	4a9a      	ldr	r2, [pc, #616]	@ (80035ac <ParseUSBCommand+0x2d0>)
 8003342:	499b      	ldr	r1, [pc, #620]	@ (80035b0 <ParseUSBCommand+0x2d4>)
 8003344:	4890      	ldr	r0, [pc, #576]	@ (8003588 <ParseUSBCommand+0x2ac>)
 8003346:	f00e fd6f 	bl	8011e28 <siscanf>
	            SendUSBMessage("vref Updated\n");
 800334a:	489a      	ldr	r0, [pc, #616]	@ (80035b4 <ParseUSBCommand+0x2d8>)
 800334c:	f7ff ff9c 	bl	8003288 <SendUSBMessage>
 8003350:	e10b      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_CS1_VREF", 12) == 0) {
 8003352:	220c      	movs	r2, #12
 8003354:	4998      	ldr	r1, [pc, #608]	@ (80035b8 <ParseUSBCommand+0x2dc>)
 8003356:	488c      	ldr	r0, [pc, #560]	@ (8003588 <ParseUSBCommand+0x2ac>)
 8003358:	f00e fddd 	bl	8011f16 <strncmp>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d108      	bne.n	8003374 <ParseUSBCommand+0x98>
	            sscanf((char*)USB_RX_Buffer, "SET_CS1_VREF %d", &current_sensor1_vref);
 8003362:	4a96      	ldr	r2, [pc, #600]	@ (80035bc <ParseUSBCommand+0x2e0>)
 8003364:	4996      	ldr	r1, [pc, #600]	@ (80035c0 <ParseUSBCommand+0x2e4>)
 8003366:	4888      	ldr	r0, [pc, #544]	@ (8003588 <ParseUSBCommand+0x2ac>)
 8003368:	f00e fd5e 	bl	8011e28 <siscanf>
	            SendUSBMessage("current_sensor1_vref Updated\n");
 800336c:	4895      	ldr	r0, [pc, #596]	@ (80035c4 <ParseUSBCommand+0x2e8>)
 800336e:	f7ff ff8b 	bl	8003288 <SendUSBMessage>
 8003372:	e0fa      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_CS2_VREF", 12) == 0) {
 8003374:	220c      	movs	r2, #12
 8003376:	4994      	ldr	r1, [pc, #592]	@ (80035c8 <ParseUSBCommand+0x2ec>)
 8003378:	4883      	ldr	r0, [pc, #524]	@ (8003588 <ParseUSBCommand+0x2ac>)
 800337a:	f00e fdcc 	bl	8011f16 <strncmp>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d108      	bne.n	8003396 <ParseUSBCommand+0xba>
	            sscanf((char*)USB_RX_Buffer, "SET_CS2_VREF %d", &current_sensor2_vref);
 8003384:	4a91      	ldr	r2, [pc, #580]	@ (80035cc <ParseUSBCommand+0x2f0>)
 8003386:	4992      	ldr	r1, [pc, #584]	@ (80035d0 <ParseUSBCommand+0x2f4>)
 8003388:	487f      	ldr	r0, [pc, #508]	@ (8003588 <ParseUSBCommand+0x2ac>)
 800338a:	f00e fd4d 	bl	8011e28 <siscanf>
	            SendUSBMessage("current_sensor2_vref Updated\n");
 800338e:	4891      	ldr	r0, [pc, #580]	@ (80035d4 <ParseUSBCommand+0x2f8>)
 8003390:	f7ff ff7a 	bl	8003288 <SendUSBMessage>
 8003394:	e0e9      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_IMAX2_SUM", 13) == 0) {
 8003396:	220d      	movs	r2, #13
 8003398:	498f      	ldr	r1, [pc, #572]	@ (80035d8 <ParseUSBCommand+0x2fc>)
 800339a:	487b      	ldr	r0, [pc, #492]	@ (8003588 <ParseUSBCommand+0x2ac>)
 800339c:	f00e fdbb 	bl	8011f16 <strncmp>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d108      	bne.n	80033b8 <ParseUSBCommand+0xdc>
	            sscanf((char*)USB_RX_Buffer, "SET_IMAX2_SUM %d", &imax2_sum);
 80033a6:	4a8d      	ldr	r2, [pc, #564]	@ (80035dc <ParseUSBCommand+0x300>)
 80033a8:	498d      	ldr	r1, [pc, #564]	@ (80035e0 <ParseUSBCommand+0x304>)
 80033aa:	4877      	ldr	r0, [pc, #476]	@ (8003588 <ParseUSBCommand+0x2ac>)
 80033ac:	f00e fd3c 	bl	8011e28 <siscanf>
	            SendUSBMessage("imax2_sum Updated\n");
 80033b0:	488c      	ldr	r0, [pc, #560]	@ (80035e4 <ParseUSBCommand+0x308>)
 80033b2:	f7ff ff69 	bl	8003288 <SendUSBMessage>
 80033b6:	e0d8      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_DELAY_TR", 12) == 0) {
 80033b8:	220c      	movs	r2, #12
 80033ba:	498b      	ldr	r1, [pc, #556]	@ (80035e8 <ParseUSBCommand+0x30c>)
 80033bc:	4872      	ldr	r0, [pc, #456]	@ (8003588 <ParseUSBCommand+0x2ac>)
 80033be:	f00e fdaa 	bl	8011f16 <strncmp>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d108      	bne.n	80033da <ParseUSBCommand+0xfe>
	            sscanf((char*)USB_RX_Buffer, "SET_DELAY_TR %f", &delay_tr);
 80033c8:	4a88      	ldr	r2, [pc, #544]	@ (80035ec <ParseUSBCommand+0x310>)
 80033ca:	4989      	ldr	r1, [pc, #548]	@ (80035f0 <ParseUSBCommand+0x314>)
 80033cc:	486e      	ldr	r0, [pc, #440]	@ (8003588 <ParseUSBCommand+0x2ac>)
 80033ce:	f00e fd2b 	bl	8011e28 <siscanf>
	            SendUSBMessage("delay_tr Updated\n");
 80033d2:	4888      	ldr	r0, [pc, #544]	@ (80035f4 <ParseUSBCommand+0x318>)
 80033d4:	f7ff ff58 	bl	8003288 <SendUSBMessage>
 80033d8:	e0c7      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_DELAY_HC", 12) == 0) {
 80033da:	220c      	movs	r2, #12
 80033dc:	4986      	ldr	r1, [pc, #536]	@ (80035f8 <ParseUSBCommand+0x31c>)
 80033de:	486a      	ldr	r0, [pc, #424]	@ (8003588 <ParseUSBCommand+0x2ac>)
 80033e0:	f00e fd99 	bl	8011f16 <strncmp>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d108      	bne.n	80033fc <ParseUSBCommand+0x120>
	            sscanf((char*)USB_RX_Buffer, "SET_DELAY_HC %f", &delay_hc);
 80033ea:	4a84      	ldr	r2, [pc, #528]	@ (80035fc <ParseUSBCommand+0x320>)
 80033ec:	4984      	ldr	r1, [pc, #528]	@ (8003600 <ParseUSBCommand+0x324>)
 80033ee:	4866      	ldr	r0, [pc, #408]	@ (8003588 <ParseUSBCommand+0x2ac>)
 80033f0:	f00e fd1a 	bl	8011e28 <siscanf>
	            SendUSBMessage("delay_hc Updated\n");
 80033f4:	4883      	ldr	r0, [pc, #524]	@ (8003604 <ParseUSBCommand+0x328>)
 80033f6:	f7ff ff47 	bl	8003288 <SendUSBMessage>
 80033fa:	e0b6      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_KP", 6) == 0) {
 80033fc:	2206      	movs	r2, #6
 80033fe:	4982      	ldr	r1, [pc, #520]	@ (8003608 <ParseUSBCommand+0x32c>)
 8003400:	4861      	ldr	r0, [pc, #388]	@ (8003588 <ParseUSBCommand+0x2ac>)
 8003402:	f00e fd88 	bl	8011f16 <strncmp>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d10e      	bne.n	800342a <ParseUSBCommand+0x14e>
	            sprintf((char*)USB_TX_Buffer, "KP = %f\n", Kp);
 800340c:	4b5f      	ldr	r3, [pc, #380]	@ (800358c <ParseUSBCommand+0x2b0>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4618      	mov	r0, r3
 8003412:	f7fd f8c1 	bl	8000598 <__aeabi_f2d>
 8003416:	4602      	mov	r2, r0
 8003418:	460b      	mov	r3, r1
 800341a:	497c      	ldr	r1, [pc, #496]	@ (800360c <ParseUSBCommand+0x330>)
 800341c:	487c      	ldr	r0, [pc, #496]	@ (8003610 <ParseUSBCommand+0x334>)
 800341e:	f00e fce3 	bl	8011de8 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003422:	487b      	ldr	r0, [pc, #492]	@ (8003610 <ParseUSBCommand+0x334>)
 8003424:	f7ff ff30 	bl	8003288 <SendUSBMessage>
 8003428:	e09f      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_Ti", 6) == 0) {
 800342a:	2206      	movs	r2, #6
 800342c:	4979      	ldr	r1, [pc, #484]	@ (8003614 <ParseUSBCommand+0x338>)
 800342e:	4856      	ldr	r0, [pc, #344]	@ (8003588 <ParseUSBCommand+0x2ac>)
 8003430:	f00e fd71 	bl	8011f16 <strncmp>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d10e      	bne.n	8003458 <ParseUSBCommand+0x17c>
	            sprintf((char*)USB_TX_Buffer, "Ti = %f\n", Ti);
 800343a:	4b58      	ldr	r3, [pc, #352]	@ (800359c <ParseUSBCommand+0x2c0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4618      	mov	r0, r3
 8003440:	f7fd f8aa 	bl	8000598 <__aeabi_f2d>
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
 8003448:	4973      	ldr	r1, [pc, #460]	@ (8003618 <ParseUSBCommand+0x33c>)
 800344a:	4871      	ldr	r0, [pc, #452]	@ (8003610 <ParseUSBCommand+0x334>)
 800344c:	f00e fccc 	bl	8011de8 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003450:	486f      	ldr	r0, [pc, #444]	@ (8003610 <ParseUSBCommand+0x334>)
 8003452:	f7ff ff19 	bl	8003288 <SendUSBMessage>
 8003456:	e088      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_VREF", 8) == 0) {
 8003458:	2208      	movs	r2, #8
 800345a:	4970      	ldr	r1, [pc, #448]	@ (800361c <ParseUSBCommand+0x340>)
 800345c:	484a      	ldr	r0, [pc, #296]	@ (8003588 <ParseUSBCommand+0x2ac>)
 800345e:	f00e fd5a 	bl	8011f16 <strncmp>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d10a      	bne.n	800347e <ParseUSBCommand+0x1a2>
	            sprintf((char*)USB_TX_Buffer, "vref = %hu\n", vref);
 8003468:	4b50      	ldr	r3, [pc, #320]	@ (80035ac <ParseUSBCommand+0x2d0>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	461a      	mov	r2, r3
 800346e:	496c      	ldr	r1, [pc, #432]	@ (8003620 <ParseUSBCommand+0x344>)
 8003470:	4867      	ldr	r0, [pc, #412]	@ (8003610 <ParseUSBCommand+0x334>)
 8003472:	f00e fcb9 	bl	8011de8 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003476:	4866      	ldr	r0, [pc, #408]	@ (8003610 <ParseUSBCommand+0x334>)
 8003478:	f7ff ff06 	bl	8003288 <SendUSBMessage>
 800347c:	e075      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_CS1_VREF", 12) == 0) {
 800347e:	220c      	movs	r2, #12
 8003480:	4968      	ldr	r1, [pc, #416]	@ (8003624 <ParseUSBCommand+0x348>)
 8003482:	4841      	ldr	r0, [pc, #260]	@ (8003588 <ParseUSBCommand+0x2ac>)
 8003484:	f00e fd47 	bl	8011f16 <strncmp>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d10a      	bne.n	80034a4 <ParseUSBCommand+0x1c8>
	            sprintf((char*)USB_TX_Buffer, "current_sensor1_vref = %f\n", current_sensor1_vref);
 800348e:	4b4b      	ldr	r3, [pc, #300]	@ (80035bc <ParseUSBCommand+0x2e0>)
 8003490:	881b      	ldrh	r3, [r3, #0]
 8003492:	461a      	mov	r2, r3
 8003494:	4964      	ldr	r1, [pc, #400]	@ (8003628 <ParseUSBCommand+0x34c>)
 8003496:	485e      	ldr	r0, [pc, #376]	@ (8003610 <ParseUSBCommand+0x334>)
 8003498:	f00e fca6 	bl	8011de8 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 800349c:	485c      	ldr	r0, [pc, #368]	@ (8003610 <ParseUSBCommand+0x334>)
 800349e:	f7ff fef3 	bl	8003288 <SendUSBMessage>
 80034a2:	e062      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_CS2_VREF", 12) == 0) {
 80034a4:	220c      	movs	r2, #12
 80034a6:	4961      	ldr	r1, [pc, #388]	@ (800362c <ParseUSBCommand+0x350>)
 80034a8:	4837      	ldr	r0, [pc, #220]	@ (8003588 <ParseUSBCommand+0x2ac>)
 80034aa:	f00e fd34 	bl	8011f16 <strncmp>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d10a      	bne.n	80034ca <ParseUSBCommand+0x1ee>
	            sprintf((char*)USB_TX_Buffer, "current_sensor2_vref = %f\n", current_sensor2_vref);
 80034b4:	4b45      	ldr	r3, [pc, #276]	@ (80035cc <ParseUSBCommand+0x2f0>)
 80034b6:	881b      	ldrh	r3, [r3, #0]
 80034b8:	461a      	mov	r2, r3
 80034ba:	495d      	ldr	r1, [pc, #372]	@ (8003630 <ParseUSBCommand+0x354>)
 80034bc:	4854      	ldr	r0, [pc, #336]	@ (8003610 <ParseUSBCommand+0x334>)
 80034be:	f00e fc93 	bl	8011de8 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 80034c2:	4853      	ldr	r0, [pc, #332]	@ (8003610 <ParseUSBCommand+0x334>)
 80034c4:	f7ff fee0 	bl	8003288 <SendUSBMessage>
 80034c8:	e04f      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_IMAX2_SUM", 13) == 0) {
 80034ca:	220d      	movs	r2, #13
 80034cc:	4959      	ldr	r1, [pc, #356]	@ (8003634 <ParseUSBCommand+0x358>)
 80034ce:	482e      	ldr	r0, [pc, #184]	@ (8003588 <ParseUSBCommand+0x2ac>)
 80034d0:	f00e fd21 	bl	8011f16 <strncmp>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d10b      	bne.n	80034f2 <ParseUSBCommand+0x216>
	            sprintf((char*)USB_TX_Buffer, "imax2_sum = %f\n", imax2_sum);
 80034da:	4b40      	ldr	r3, [pc, #256]	@ (80035dc <ParseUSBCommand+0x300>)
 80034dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034e0:	461a      	mov	r2, r3
 80034e2:	4955      	ldr	r1, [pc, #340]	@ (8003638 <ParseUSBCommand+0x35c>)
 80034e4:	484a      	ldr	r0, [pc, #296]	@ (8003610 <ParseUSBCommand+0x334>)
 80034e6:	f00e fc7f 	bl	8011de8 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 80034ea:	4849      	ldr	r0, [pc, #292]	@ (8003610 <ParseUSBCommand+0x334>)
 80034ec:	f7ff fecc 	bl	8003288 <SendUSBMessage>
 80034f0:	e03b      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_DELAY_TR", 12) == 0) {
 80034f2:	220c      	movs	r2, #12
 80034f4:	4951      	ldr	r1, [pc, #324]	@ (800363c <ParseUSBCommand+0x360>)
 80034f6:	4824      	ldr	r0, [pc, #144]	@ (8003588 <ParseUSBCommand+0x2ac>)
 80034f8:	f00e fd0d 	bl	8011f16 <strncmp>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d10e      	bne.n	8003520 <ParseUSBCommand+0x244>
	            sprintf((char*)USB_TX_Buffer, "delay_tr = %f\n", delay_tr);
 8003502:	4b3a      	ldr	r3, [pc, #232]	@ (80035ec <ParseUSBCommand+0x310>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4618      	mov	r0, r3
 8003508:	f7fd f846 	bl	8000598 <__aeabi_f2d>
 800350c:	4602      	mov	r2, r0
 800350e:	460b      	mov	r3, r1
 8003510:	494b      	ldr	r1, [pc, #300]	@ (8003640 <ParseUSBCommand+0x364>)
 8003512:	483f      	ldr	r0, [pc, #252]	@ (8003610 <ParseUSBCommand+0x334>)
 8003514:	f00e fc68 	bl	8011de8 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003518:	483d      	ldr	r0, [pc, #244]	@ (8003610 <ParseUSBCommand+0x334>)
 800351a:	f7ff feb5 	bl	8003288 <SendUSBMessage>
 800351e:	e024      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_DELAY_HC", 12) == 0) {
 8003520:	220c      	movs	r2, #12
 8003522:	4948      	ldr	r1, [pc, #288]	@ (8003644 <ParseUSBCommand+0x368>)
 8003524:	4818      	ldr	r0, [pc, #96]	@ (8003588 <ParseUSBCommand+0x2ac>)
 8003526:	f00e fcf6 	bl	8011f16 <strncmp>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d10e      	bne.n	800354e <ParseUSBCommand+0x272>
	            sprintf((char*)USB_TX_Buffer, "delay_hc = %f\n", delay_hc);
 8003530:	4b32      	ldr	r3, [pc, #200]	@ (80035fc <ParseUSBCommand+0x320>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4618      	mov	r0, r3
 8003536:	f7fd f82f 	bl	8000598 <__aeabi_f2d>
 800353a:	4602      	mov	r2, r0
 800353c:	460b      	mov	r3, r1
 800353e:	4942      	ldr	r1, [pc, #264]	@ (8003648 <ParseUSBCommand+0x36c>)
 8003540:	4833      	ldr	r0, [pc, #204]	@ (8003610 <ParseUSBCommand+0x334>)
 8003542:	f00e fc51 	bl	8011de8 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003546:	4832      	ldr	r0, [pc, #200]	@ (8003610 <ParseUSBCommand+0x334>)
 8003548:	f7ff fe9e 	bl	8003288 <SendUSBMessage>
 800354c:	e00d      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "DISPLAY_ALL", 11) == 0) {
 800354e:	220b      	movs	r2, #11
 8003550:	493e      	ldr	r1, [pc, #248]	@ (800364c <ParseUSBCommand+0x370>)
 8003552:	480d      	ldr	r0, [pc, #52]	@ (8003588 <ParseUSBCommand+0x2ac>)
 8003554:	f00e fcdf 	bl	8011f16 <strncmp>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d102      	bne.n	8003564 <ParseUSBCommand+0x288>
	            DisplayAllVariables();
 800355e:	f000 f9c3 	bl	80038e8 <DisplayAllVariables>
 8003562:	e002      	b.n	800356a <ParseUSBCommand+0x28e>

	        } else {
	            SendUSBMessage("Unknown Command\n");
 8003564:	483a      	ldr	r0, [pc, #232]	@ (8003650 <ParseUSBCommand+0x374>)
 8003566:	f7ff fe8f 	bl	8003288 <SendUSBMessage>
	        }
	        memset(USB_RX_Buffer, 0, sizeof(USB_RX_Buffer));  // Clear buffer
 800356a:	2240      	movs	r2, #64	@ 0x40
 800356c:	2100      	movs	r1, #0
 800356e:	4806      	ldr	r0, [pc, #24]	@ (8003588 <ParseUSBCommand+0x2ac>)
 8003570:	f00e fcc9 	bl	8011f06 <memset>
	        dataReceivedFlag = 0;
 8003574:	4b02      	ldr	r3, [pc, #8]	@ (8003580 <ParseUSBCommand+0x2a4>)
 8003576:	2200      	movs	r2, #0
 8003578:	701a      	strb	r2, [r3, #0]
	    }
}
 800357a:	bf00      	nop
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	20000b80 	.word	0x20000b80
 8003584:	08016dd0 	.word	0x08016dd0
 8003588:	20000ac0 	.word	0x20000ac0
 800358c:	20000030 	.word	0x20000030
 8003590:	08016dd8 	.word	0x08016dd8
 8003594:	08016de4 	.word	0x08016de4
 8003598:	08016df0 	.word	0x08016df0
 800359c:	20000034 	.word	0x20000034
 80035a0:	08016df8 	.word	0x08016df8
 80035a4:	08016e04 	.word	0x08016e04
 80035a8:	08016e10 	.word	0x08016e10
 80035ac:	20000000 	.word	0x20000000
 80035b0:	08016e1c 	.word	0x08016e1c
 80035b4:	08016e2c 	.word	0x08016e2c
 80035b8:	08016e3c 	.word	0x08016e3c
 80035bc:	20000a6c 	.word	0x20000a6c
 80035c0:	08016e4c 	.word	0x08016e4c
 80035c4:	08016e5c 	.word	0x08016e5c
 80035c8:	08016e7c 	.word	0x08016e7c
 80035cc:	20000a6e 	.word	0x20000a6e
 80035d0:	08016e8c 	.word	0x08016e8c
 80035d4:	08016e9c 	.word	0x08016e9c
 80035d8:	08016ebc 	.word	0x08016ebc
 80035dc:	20000aa4 	.word	0x20000aa4
 80035e0:	08016ecc 	.word	0x08016ecc
 80035e4:	08016ee0 	.word	0x08016ee0
 80035e8:	08016ef4 	.word	0x08016ef4
 80035ec:	20000010 	.word	0x20000010
 80035f0:	08016f04 	.word	0x08016f04
 80035f4:	08016f14 	.word	0x08016f14
 80035f8:	08016f28 	.word	0x08016f28
 80035fc:	20000014 	.word	0x20000014
 8003600:	08016f38 	.word	0x08016f38
 8003604:	08016f48 	.word	0x08016f48
 8003608:	08016f5c 	.word	0x08016f5c
 800360c:	08016f64 	.word	0x08016f64
 8003610:	20000b00 	.word	0x20000b00
 8003614:	08016f70 	.word	0x08016f70
 8003618:	08016f78 	.word	0x08016f78
 800361c:	08016f84 	.word	0x08016f84
 8003620:	08016f90 	.word	0x08016f90
 8003624:	08016f9c 	.word	0x08016f9c
 8003628:	08016fac 	.word	0x08016fac
 800362c:	08016fc8 	.word	0x08016fc8
 8003630:	08016fd8 	.word	0x08016fd8
 8003634:	08016ff4 	.word	0x08016ff4
 8003638:	08017004 	.word	0x08017004
 800363c:	08017014 	.word	0x08017014
 8003640:	08017024 	.word	0x08017024
 8003644:	08017034 	.word	0x08017034
 8003648:	08017044 	.word	0x08017044
 800364c:	08017054 	.word	0x08017054
 8003650:	08017060 	.word	0x08017060

08003654 <float_to_integer>:

// CORDIC
int32_t float_to_integer(float in, int scaling_factor, uint8_t bits){
 8003654:	b480      	push	{r7}
 8003656:	b087      	sub	sp, #28
 8003658:	af00      	add	r7, sp, #0
 800365a:	ed87 0a03 	vstr	s0, [r7, #12]
 800365e:	60b8      	str	r0, [r7, #8]
 8003660:	460b      	mov	r3, r1
 8003662:	71fb      	strb	r3, [r7, #7]

	int32_t acc;
	if(bits == 32){
 8003664:	79fb      	ldrb	r3, [r7, #7]
 8003666:	2b20      	cmp	r3, #32
 8003668:	d135      	bne.n	80036d6 <float_to_integer+0x82>
	if(in <= 1){
 800366a:	edd7 7a03 	vldr	s15, [r7, #12]
 800366e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003672:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800367a:	d811      	bhi.n	80036a0 <float_to_integer+0x4c>
		 acc = (uint32_t)(in*scaling_factor*2147483648);
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	ee07 3a90 	vmov	s15, r3
 8003682:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003686:	edd7 7a03 	vldr	s15, [r7, #12]
 800368a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800368e:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8003758 <float_to_integer+0x104>
 8003692:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003696:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800369a:	ee17 3a90 	vmov	r3, s15
 800369e:	617b      	str	r3, [r7, #20]
	}

	if(in > 1){
 80036a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80036a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80036a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036b0:	dd11      	ble.n	80036d6 <float_to_integer+0x82>
		 acc = (uint32_t)((in/scaling_factor)*2147483648);
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	ee07 3a90 	vmov	s15, r3
 80036b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036bc:	edd7 6a03 	vldr	s13, [r7, #12]
 80036c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036c4:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8003758 <float_to_integer+0x104>
 80036c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036d0:	ee17 3a90 	vmov	r3, s15
 80036d4:	617b      	str	r3, [r7, #20]
		}
}
	if(bits == 16){
 80036d6:	79fb      	ldrb	r3, [r7, #7]
 80036d8:	2b10      	cmp	r3, #16
 80036da:	d135      	bne.n	8003748 <float_to_integer+0xf4>
		if(in <= 1){
 80036dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80036e0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80036e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ec:	d811      	bhi.n	8003712 <float_to_integer+0xbe>
			 acc = (uint32_t)(in*scaling_factor*32767);
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	ee07 3a90 	vmov	s15, r3
 80036f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80036fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003700:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 800375c <float_to_integer+0x108>
 8003704:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003708:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800370c:	ee17 3a90 	vmov	r3, s15
 8003710:	617b      	str	r3, [r7, #20]
		}

		if(in > 1){
 8003712:	edd7 7a03 	vldr	s15, [r7, #12]
 8003716:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800371a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800371e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003722:	dd11      	ble.n	8003748 <float_to_integer+0xf4>
			 acc = (uint32_t)((in/scaling_factor)*32767);
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	ee07 3a90 	vmov	s15, r3
 800372a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800372e:	edd7 6a03 	vldr	s13, [r7, #12]
 8003732:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003736:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800375c <float_to_integer+0x108>
 800373a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800373e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003742:	ee17 3a90 	vmov	r3, s15
 8003746:	617b      	str	r3, [r7, #20]
			}
	}


	return acc;
 8003748:	697b      	ldr	r3, [r7, #20]
}
 800374a:	4618      	mov	r0, r3
 800374c:	371c      	adds	r7, #28
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	4f000000 	.word	0x4f000000
 800375c:	46fffe00 	.word	0x46fffe00

08003760 <integer_to_float>:

float integer_to_float(int32_t result_cordic_integer, int squarted_scaling_factor, int8_t mode, uint8_t bits){
 8003760:	b480      	push	{r7}
 8003762:	b087      	sub	sp, #28
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	4611      	mov	r1, r2
 800376c:	461a      	mov	r2, r3
 800376e:	460b      	mov	r3, r1
 8003770:	71fb      	strb	r3, [r7, #7]
 8003772:	4613      	mov	r3, r2
 8003774:	71bb      	strb	r3, [r7, #6]
	float acc;

	if(bits == 32){
 8003776:	79bb      	ldrb	r3, [r7, #6]
 8003778:	2b20      	cmp	r3, #32
 800377a:	d12b      	bne.n	80037d4 <integer_to_float+0x74>
		// mode = 1 when float_to_integer() in is  <= 1
		if(mode){
 800377c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d011      	beq.n	80037a8 <integer_to_float+0x48>
			acc = (float)((result_cordic_integer/2147483648.0f)/squarted_scaling_factor);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	ee07 3a90 	vmov	s15, r3
 800378a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800378e:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8003848 <integer_to_float+0xe8>
 8003792:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	ee07 3a90 	vmov	s15, r3
 800379c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80037a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037a4:	edc7 7a05 	vstr	s15, [r7, #20]
		}
		// mode = 0 when float_to_integer() in is > 1
		if(!mode){
 80037a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d111      	bne.n	80037d4 <integer_to_float+0x74>
			acc = (float)((result_cordic_integer/2147483648.0f)*squarted_scaling_factor);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	ee07 3a90 	vmov	s15, r3
 80037b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037ba:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8003848 <integer_to_float+0xe8>
 80037be:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	ee07 3a90 	vmov	s15, r3
 80037c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037d0:	edc7 7a05 	vstr	s15, [r7, #20]
		}
	}

	if(bits == 16){
 80037d4:	79bb      	ldrb	r3, [r7, #6]
 80037d6:	2b10      	cmp	r3, #16
 80037d8:	d12b      	bne.n	8003832 <integer_to_float+0xd2>
		// mode = 1 when float_to_integer() in is  <= 1
		if(mode){
 80037da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d011      	beq.n	8003806 <integer_to_float+0xa6>
			acc = (float)((result_cordic_integer/32767.0f)/squarted_scaling_factor);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	ee07 3a90 	vmov	s15, r3
 80037e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037ec:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800384c <integer_to_float+0xec>
 80037f0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	ee07 3a90 	vmov	s15, r3
 80037fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80037fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003802:	edc7 7a05 	vstr	s15, [r7, #20]
		}
		// mode = 0 when float_to_integer() in is > 1
		if(!mode){
 8003806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d111      	bne.n	8003832 <integer_to_float+0xd2>
			acc = (float)((result_cordic_integer/32767.0f)*squarted_scaling_factor);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	ee07 3a90 	vmov	s15, r3
 8003814:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003818:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800384c <integer_to_float+0xec>
 800381c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	ee07 3a90 	vmov	s15, r3
 8003826:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800382a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800382e:	edc7 7a05 	vstr	s15, [r7, #20]
		}
	}

	return acc;
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	ee07 3a90 	vmov	s15, r3

}
 8003838:	eeb0 0a67 	vmov.f32	s0, s15
 800383c:	371c      	adds	r7, #28
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	4f000000 	.word	0x4f000000
 800384c:	46fffe00 	.word	0x46fffe00

08003850 <approx_acos2>:
    // Example coefficients – you would need to adjust these for your range and precision.
    float a0 = 1.5708f;  // ~pi/2
    float a1 = -1.5700f;
    return a0 + a1 * x;
}
static inline float approx_acos2(float x) {
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	ed87 0a01 	vstr	s0, [r7, #4]
    // Example coefficients – you would need to adjust these for your range and precision.
	if (x < -1.0f) x = -1.0f;
 800385a:	edd7 7a01 	vldr	s15, [r7, #4]
 800385e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8003862:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800386a:	d502      	bpl.n	8003872 <approx_acos2+0x22>
 800386c:	4b1a      	ldr	r3, [pc, #104]	@ (80038d8 <approx_acos2+0x88>)
 800386e:	607b      	str	r3, [r7, #4]
 8003870:	e00b      	b.n	800388a <approx_acos2+0x3a>
	    else if (x > 1.0f) x = 1.0f;
 8003872:	edd7 7a01 	vldr	s15, [r7, #4]
 8003876:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800387a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800387e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003882:	dd02      	ble.n	800388a <approx_acos2+0x3a>
 8003884:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003888:	607b      	str	r3, [r7, #4]
	    float sqrt_val = sqrtf(1.0f - x);
 800388a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800388e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003892:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003896:	eeb0 0a67 	vmov.f32	s0, s15
 800389a:	f012 fb7d 	bl	8015f98 <sqrtf>
 800389e:	ed87 0a03 	vstr	s0, [r7, #12]
	    return sqrt_val * (1.5707963050f + x * (-0.2145988016f + 0.0889789874f * x));
 80038a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80038a6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80038dc <approx_acos2+0x8c>
 80038aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038ae:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80038e0 <approx_acos2+0x90>
 80038b2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80038b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80038ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038be:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80038e4 <approx_acos2+0x94>
 80038c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80038c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80038ca:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 80038ce:	eeb0 0a67 	vmov.f32	s0, s15
 80038d2:	3710      	adds	r7, #16
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	bf800000 	.word	0xbf800000
 80038dc:	3db63a9e 	.word	0x3db63a9e
 80038e0:	3e5bbfca 	.word	0x3e5bbfca
 80038e4:	3fc90fda 	.word	0x3fc90fda

080038e8 <DisplayAllVariables>:

	    // Return the corresponding LUT entry.
	    return acos_lut[index - 1];
}

void DisplayAllVariables(void) {
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b0a0      	sub	sp, #128	@ 0x80
 80038ec:	af00      	add	r7, sp, #0
    char buffer[128];

    sprintf(buffer, "KP = %f\n", Kp);
 80038ee:	4b5e      	ldr	r3, [pc, #376]	@ (8003a68 <DisplayAllVariables+0x180>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7fc fe50 	bl	8000598 <__aeabi_f2d>
 80038f8:	4602      	mov	r2, r0
 80038fa:	460b      	mov	r3, r1
 80038fc:	4638      	mov	r0, r7
 80038fe:	495b      	ldr	r1, [pc, #364]	@ (8003a6c <DisplayAllVariables+0x184>)
 8003900:	f00e fa72 	bl	8011de8 <siprintf>
        SendUSBMessage(buffer);
 8003904:	463b      	mov	r3, r7
 8003906:	4618      	mov	r0, r3
 8003908:	f7ff fcbe 	bl	8003288 <SendUSBMessage>

        sprintf(buffer, "Ti = %f\n", Ti);
 800390c:	4b58      	ldr	r3, [pc, #352]	@ (8003a70 <DisplayAllVariables+0x188>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4618      	mov	r0, r3
 8003912:	f7fc fe41 	bl	8000598 <__aeabi_f2d>
 8003916:	4602      	mov	r2, r0
 8003918:	460b      	mov	r3, r1
 800391a:	4638      	mov	r0, r7
 800391c:	4955      	ldr	r1, [pc, #340]	@ (8003a74 <DisplayAllVariables+0x18c>)
 800391e:	f00e fa63 	bl	8011de8 <siprintf>
        SendUSBMessage(buffer);
 8003922:	463b      	mov	r3, r7
 8003924:	4618      	mov	r0, r3
 8003926:	f7ff fcaf 	bl	8003288 <SendUSBMessage>

        sprintf(buffer, "vref = %hu\n", vref);
 800392a:	4b53      	ldr	r3, [pc, #332]	@ (8003a78 <DisplayAllVariables+0x190>)
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	463b      	mov	r3, r7
 8003930:	4952      	ldr	r1, [pc, #328]	@ (8003a7c <DisplayAllVariables+0x194>)
 8003932:	4618      	mov	r0, r3
 8003934:	f00e fa58 	bl	8011de8 <siprintf>
        SendUSBMessage(buffer);
 8003938:	463b      	mov	r3, r7
 800393a:	4618      	mov	r0, r3
 800393c:	f7ff fca4 	bl	8003288 <SendUSBMessage>

        sprintf(buffer, "imax1 = %f\n", imax1);
 8003940:	4b4f      	ldr	r3, [pc, #316]	@ (8003a80 <DisplayAllVariables+0x198>)
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	463b      	mov	r3, r7
 8003946:	494f      	ldr	r1, [pc, #316]	@ (8003a84 <DisplayAllVariables+0x19c>)
 8003948:	4618      	mov	r0, r3
 800394a:	f00e fa4d 	bl	8011de8 <siprintf>
        SendUSBMessage(buffer);
 800394e:	463b      	mov	r3, r7
 8003950:	4618      	mov	r0, r3
 8003952:	f7ff fc99 	bl	8003288 <SendUSBMessage>

        sprintf(buffer, "imax2 = %f\n", imax2);
 8003956:	4b4c      	ldr	r3, [pc, #304]	@ (8003a88 <DisplayAllVariables+0x1a0>)
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	463b      	mov	r3, r7
 800395c:	494b      	ldr	r1, [pc, #300]	@ (8003a8c <DisplayAllVariables+0x1a4>)
 800395e:	4618      	mov	r0, r3
 8003960:	f00e fa42 	bl	8011de8 <siprintf>
        SendUSBMessage(buffer);
 8003964:	463b      	mov	r3, r7
 8003966:	4618      	mov	r0, r3
 8003968:	f7ff fc8e 	bl	8003288 <SendUSBMessage>

        sprintf(buffer, "imin = %f\n", imin);
 800396c:	4b48      	ldr	r3, [pc, #288]	@ (8003a90 <DisplayAllVariables+0x1a8>)
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	463b      	mov	r3, r7
 8003972:	4948      	ldr	r1, [pc, #288]	@ (8003a94 <DisplayAllVariables+0x1ac>)
 8003974:	4618      	mov	r0, r3
 8003976:	f00e fa37 	bl	8011de8 <siprintf>
        SendUSBMessage(buffer);
 800397a:	463b      	mov	r3, r7
 800397c:	4618      	mov	r0, r3
 800397e:	f7ff fc83 	bl	8003288 <SendUSBMessage>

        sprintf(buffer, "input_voltage = %f\n", input_voltage);
 8003982:	4b45      	ldr	r3, [pc, #276]	@ (8003a98 <DisplayAllVariables+0x1b0>)
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	463b      	mov	r3, r7
 8003988:	4944      	ldr	r1, [pc, #272]	@ (8003a9c <DisplayAllVariables+0x1b4>)
 800398a:	4618      	mov	r0, r3
 800398c:	f00e fa2c 	bl	8011de8 <siprintf>
        SendUSBMessage(buffer);
 8003990:	463b      	mov	r3, r7
 8003992:	4618      	mov	r0, r3
 8003994:	f7ff fc78 	bl	8003288 <SendUSBMessage>

        sprintf(buffer, "output_voltage = %f\n", output_voltage);
 8003998:	4b41      	ldr	r3, [pc, #260]	@ (8003aa0 <DisplayAllVariables+0x1b8>)
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	463b      	mov	r3, r7
 800399e:	4941      	ldr	r1, [pc, #260]	@ (8003aa4 <DisplayAllVariables+0x1bc>)
 80039a0:	4618      	mov	r0, r3
 80039a2:	f00e fa21 	bl	8011de8 <siprintf>
        SendUSBMessage(buffer);
 80039a6:	463b      	mov	r3, r7
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7ff fc6d 	bl	8003288 <SendUSBMessage>

        sprintf(buffer, "pcb_temp = %f\n", pcb_temp);
 80039ae:	4b3e      	ldr	r3, [pc, #248]	@ (8003aa8 <DisplayAllVariables+0x1c0>)
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	463b      	mov	r3, r7
 80039b4:	493d      	ldr	r1, [pc, #244]	@ (8003aac <DisplayAllVariables+0x1c4>)
 80039b6:	4618      	mov	r0, r3
 80039b8:	f00e fa16 	bl	8011de8 <siprintf>
        SendUSBMessage(buffer);
 80039bc:	463b      	mov	r3, r7
 80039be:	4618      	mov	r0, r3
 80039c0:	f7ff fc62 	bl	8003288 <SendUSBMessage>

        sprintf(buffer, "heat_sink_temp = %f\n", heat_sink_temp);
 80039c4:	4b3a      	ldr	r3, [pc, #232]	@ (8003ab0 <DisplayAllVariables+0x1c8>)
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	463b      	mov	r3, r7
 80039ca:	493a      	ldr	r1, [pc, #232]	@ (8003ab4 <DisplayAllVariables+0x1cc>)
 80039cc:	4618      	mov	r0, r3
 80039ce:	f00e fa0b 	bl	8011de8 <siprintf>
        SendUSBMessage(buffer);
 80039d2:	463b      	mov	r3, r7
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7ff fc57 	bl	8003288 <SendUSBMessage>

        sprintf(buffer, "current_sensor1_vref = %f\n", current_sensor1_vref);
 80039da:	4b37      	ldr	r3, [pc, #220]	@ (8003ab8 <DisplayAllVariables+0x1d0>)
 80039dc:	881b      	ldrh	r3, [r3, #0]
 80039de:	461a      	mov	r2, r3
 80039e0:	463b      	mov	r3, r7
 80039e2:	4936      	ldr	r1, [pc, #216]	@ (8003abc <DisplayAllVariables+0x1d4>)
 80039e4:	4618      	mov	r0, r3
 80039e6:	f00e f9ff 	bl	8011de8 <siprintf>
        SendUSBMessage(buffer);
 80039ea:	463b      	mov	r3, r7
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff fc4b 	bl	8003288 <SendUSBMessage>

        sprintf(buffer, "current_sensor2_vref = %f\n", current_sensor2_vref);
 80039f2:	4b33      	ldr	r3, [pc, #204]	@ (8003ac0 <DisplayAllVariables+0x1d8>)
 80039f4:	881b      	ldrh	r3, [r3, #0]
 80039f6:	461a      	mov	r2, r3
 80039f8:	463b      	mov	r3, r7
 80039fa:	4932      	ldr	r1, [pc, #200]	@ (8003ac4 <DisplayAllVariables+0x1dc>)
 80039fc:	4618      	mov	r0, r3
 80039fe:	f00e f9f3 	bl	8011de8 <siprintf>
        SendUSBMessage(buffer);
 8003a02:	463b      	mov	r3, r7
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7ff fc3f 	bl	8003288 <SendUSBMessage>

        sprintf(buffer, "imax2_sum = %f\n", imax2_sum);
 8003a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8003ac8 <DisplayAllVariables+0x1e0>)
 8003a0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a10:	461a      	mov	r2, r3
 8003a12:	463b      	mov	r3, r7
 8003a14:	492d      	ldr	r1, [pc, #180]	@ (8003acc <DisplayAllVariables+0x1e4>)
 8003a16:	4618      	mov	r0, r3
 8003a18:	f00e f9e6 	bl	8011de8 <siprintf>
        SendUSBMessage(buffer);
 8003a1c:	463b      	mov	r3, r7
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7ff fc32 	bl	8003288 <SendUSBMessage>

        sprintf(buffer, "delay_tr = %f\n", delay_tr);
 8003a24:	4b2a      	ldr	r3, [pc, #168]	@ (8003ad0 <DisplayAllVariables+0x1e8>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7fc fdb5 	bl	8000598 <__aeabi_f2d>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	460b      	mov	r3, r1
 8003a32:	4638      	mov	r0, r7
 8003a34:	4927      	ldr	r1, [pc, #156]	@ (8003ad4 <DisplayAllVariables+0x1ec>)
 8003a36:	f00e f9d7 	bl	8011de8 <siprintf>
        SendUSBMessage(buffer);
 8003a3a:	463b      	mov	r3, r7
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7ff fc23 	bl	8003288 <SendUSBMessage>

        sprintf(buffer, "delay_hc = %f\n", delay_hc);
 8003a42:	4b25      	ldr	r3, [pc, #148]	@ (8003ad8 <DisplayAllVariables+0x1f0>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7fc fda6 	bl	8000598 <__aeabi_f2d>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	460b      	mov	r3, r1
 8003a50:	4638      	mov	r0, r7
 8003a52:	4922      	ldr	r1, [pc, #136]	@ (8003adc <DisplayAllVariables+0x1f4>)
 8003a54:	f00e f9c8 	bl	8011de8 <siprintf>
        SendUSBMessage(buffer);
 8003a58:	463b      	mov	r3, r7
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f7ff fc14 	bl	8003288 <SendUSBMessage>
}
 8003a60:	bf00      	nop
 8003a62:	3780      	adds	r7, #128	@ 0x80
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	20000030 	.word	0x20000030
 8003a6c:	08016f64 	.word	0x08016f64
 8003a70:	20000034 	.word	0x20000034
 8003a74:	08016f78 	.word	0x08016f78
 8003a78:	20000000 	.word	0x20000000
 8003a7c:	08016f90 	.word	0x08016f90
 8003a80:	20000a70 	.word	0x20000a70
 8003a84:	08017074 	.word	0x08017074
 8003a88:	20000a74 	.word	0x20000a74
 8003a8c:	08017080 	.word	0x08017080
 8003a90:	20000a78 	.word	0x20000a78
 8003a94:	0801708c 	.word	0x0801708c
 8003a98:	20000a7c 	.word	0x20000a7c
 8003a9c:	08017098 	.word	0x08017098
 8003aa0:	20000004 	.word	0x20000004
 8003aa4:	080170ac 	.word	0x080170ac
 8003aa8:	20000a80 	.word	0x20000a80
 8003aac:	080170c4 	.word	0x080170c4
 8003ab0:	20000a84 	.word	0x20000a84
 8003ab4:	080170d4 	.word	0x080170d4
 8003ab8:	20000a6c 	.word	0x20000a6c
 8003abc:	08016fac 	.word	0x08016fac
 8003ac0:	20000a6e 	.word	0x20000a6e
 8003ac4:	08016fd8 	.word	0x08016fd8
 8003ac8:	20000aa4 	.word	0x20000aa4
 8003acc:	08017004 	.word	0x08017004
 8003ad0:	20000010 	.word	0x20000010
 8003ad4:	08017024 	.word	0x08017024
 8003ad8:	20000014 	.word	0x20000014
 8003adc:	08017044 	.word	0x08017044

08003ae0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ae4:	b672      	cpsid	i
}
 8003ae6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003ae8:	bf00      	nop
 8003aea:	e7fd      	b.n	8003ae8 <Error_Handler+0x8>

08003aec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003af2:	4b0f      	ldr	r3, [pc, #60]	@ (8003b30 <HAL_MspInit+0x44>)
 8003af4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003af6:	4a0e      	ldr	r2, [pc, #56]	@ (8003b30 <HAL_MspInit+0x44>)
 8003af8:	f043 0301 	orr.w	r3, r3, #1
 8003afc:	6613      	str	r3, [r2, #96]	@ 0x60
 8003afe:	4b0c      	ldr	r3, [pc, #48]	@ (8003b30 <HAL_MspInit+0x44>)
 8003b00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	607b      	str	r3, [r7, #4]
 8003b08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b0a:	4b09      	ldr	r3, [pc, #36]	@ (8003b30 <HAL_MspInit+0x44>)
 8003b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b0e:	4a08      	ldr	r2, [pc, #32]	@ (8003b30 <HAL_MspInit+0x44>)
 8003b10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b14:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b16:	4b06      	ldr	r3, [pc, #24]	@ (8003b30 <HAL_MspInit+0x44>)
 8003b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b1e:	603b      	str	r3, [r7, #0]
 8003b20:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003b22:	f005 fa35 	bl	8008f90 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b26:	bf00      	nop
 8003b28:	3708      	adds	r7, #8
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	40021000 	.word	0x40021000

08003b34 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b0a4      	sub	sp, #144	@ 0x90
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b3c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003b40:	2200      	movs	r2, #0
 8003b42:	601a      	str	r2, [r3, #0]
 8003b44:	605a      	str	r2, [r3, #4]
 8003b46:	609a      	str	r2, [r3, #8]
 8003b48:	60da      	str	r2, [r3, #12]
 8003b4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003b4c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003b50:	2254      	movs	r2, #84	@ 0x54
 8003b52:	2100      	movs	r1, #0
 8003b54:	4618      	mov	r0, r3
 8003b56:	f00e f9d6 	bl	8011f06 <memset>
  if(hadc->Instance==ADC1)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b62:	d11c      	bne.n	8003b9e <HAL_ADC_MspInit+0x6a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003b64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b68:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003b6a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003b6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b70:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003b74:	4618      	mov	r0, r3
 8003b76:	f005 ff49 	bl	8009a0c <HAL_RCCEx_PeriphCLKConfig>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d001      	beq.n	8003b84 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003b80:	f7ff ffae 	bl	8003ae0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003b84:	4b86      	ldr	r3, [pc, #536]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003b86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b88:	4a85      	ldr	r2, [pc, #532]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003b8a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003b8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b90:	4b83      	ldr	r3, [pc, #524]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003b92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b98:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }

}
 8003b9c:	e185      	b.n	8003eaa <HAL_ADC_MspInit+0x376>
  else if(hadc->Instance==ADC3)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a80      	ldr	r2, [pc, #512]	@ (8003da4 <HAL_ADC_MspInit+0x270>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	f040 8087 	bne.w	8003cb8 <HAL_ADC_MspInit+0x184>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003baa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003bae:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 8003bb0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003bb4:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003bb6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f005 ff26 	bl	8009a0c <HAL_RCCEx_PeriphCLKConfig>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <HAL_ADC_MspInit+0x96>
      Error_Handler();
 8003bc6:	f7ff ff8b 	bl	8003ae0 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8003bca:	4b77      	ldr	r3, [pc, #476]	@ (8003da8 <HAL_ADC_MspInit+0x274>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	3301      	adds	r3, #1
 8003bd0:	4a75      	ldr	r2, [pc, #468]	@ (8003da8 <HAL_ADC_MspInit+0x274>)
 8003bd2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8003bd4:	4b74      	ldr	r3, [pc, #464]	@ (8003da8 <HAL_ADC_MspInit+0x274>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d10b      	bne.n	8003bf4 <HAL_ADC_MspInit+0xc0>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8003bdc:	4b70      	ldr	r3, [pc, #448]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003bde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003be0:	4a6f      	ldr	r2, [pc, #444]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003be2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003be6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003be8:	4b6d      	ldr	r3, [pc, #436]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003bea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bf0:	623b      	str	r3, [r7, #32]
 8003bf2:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bf4:	4b6a      	ldr	r3, [pc, #424]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003bf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bf8:	4a69      	ldr	r2, [pc, #420]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003bfa:	f043 0302 	orr.w	r3, r3, #2
 8003bfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c00:	4b67      	ldr	r3, [pc, #412]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003c02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c04:	f003 0302 	and.w	r3, r3, #2
 8003c08:	61fb      	str	r3, [r7, #28]
 8003c0a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c0c:	4b64      	ldr	r3, [pc, #400]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003c0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c10:	4a63      	ldr	r2, [pc, #396]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003c12:	f043 0310 	orr.w	r3, r3, #16
 8003c16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c18:	4b61      	ldr	r3, [pc, #388]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003c1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c1c:	f003 0310 	and.w	r3, r3, #16
 8003c20:	61bb      	str	r3, [r7, #24]
 8003c22:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = CS_VREF_1_Pin|HEATSINK_TEMP_Pin;
 8003c24:	f242 0302 	movw	r3, #8194	@ 0x2002
 8003c28:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c30:	2300      	movs	r3, #0
 8003c32:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c36:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	485b      	ldr	r0, [pc, #364]	@ (8003dac <HAL_ADC_MspInit+0x278>)
 8003c3e:	f003 fa01 	bl	8007044 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PCB_TEMP_Pin|CS_VREF_2_Pin|INPUT_V_ADC_Pin;
 8003c42:	f44f 530a 	mov.w	r3, #8832	@ 0x2280
 8003c46:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c54:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003c58:	4619      	mov	r1, r3
 8003c5a:	4855      	ldr	r0, [pc, #340]	@ (8003db0 <HAL_ADC_MspInit+0x27c>)
 8003c5c:	f003 f9f2 	bl	8007044 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel1;
 8003c60:	4b54      	ldr	r3, [pc, #336]	@ (8003db4 <HAL_ADC_MspInit+0x280>)
 8003c62:	4a55      	ldr	r2, [pc, #340]	@ (8003db8 <HAL_ADC_MspInit+0x284>)
 8003c64:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8003c66:	4b53      	ldr	r3, [pc, #332]	@ (8003db4 <HAL_ADC_MspInit+0x280>)
 8003c68:	2225      	movs	r2, #37	@ 0x25
 8003c6a:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c6c:	4b51      	ldr	r3, [pc, #324]	@ (8003db4 <HAL_ADC_MspInit+0x280>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c72:	4b50      	ldr	r3, [pc, #320]	@ (8003db4 <HAL_ADC_MspInit+0x280>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8003c78:	4b4e      	ldr	r3, [pc, #312]	@ (8003db4 <HAL_ADC_MspInit+0x280>)
 8003c7a:	2280      	movs	r2, #128	@ 0x80
 8003c7c:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003c7e:	4b4d      	ldr	r3, [pc, #308]	@ (8003db4 <HAL_ADC_MspInit+0x280>)
 8003c80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c84:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003c86:	4b4b      	ldr	r3, [pc, #300]	@ (8003db4 <HAL_ADC_MspInit+0x280>)
 8003c88:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c8c:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8003c8e:	4b49      	ldr	r3, [pc, #292]	@ (8003db4 <HAL_ADC_MspInit+0x280>)
 8003c90:	2220      	movs	r2, #32
 8003c92:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8003c94:	4b47      	ldr	r3, [pc, #284]	@ (8003db4 <HAL_ADC_MspInit+0x280>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8003c9a:	4846      	ldr	r0, [pc, #280]	@ (8003db4 <HAL_ADC_MspInit+0x280>)
 8003c9c:	f002 ff60 	bl	8006b60 <HAL_DMA_Init>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d001      	beq.n	8003caa <HAL_ADC_MspInit+0x176>
      Error_Handler();
 8003ca6:	f7ff ff1b 	bl	8003ae0 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a41      	ldr	r2, [pc, #260]	@ (8003db4 <HAL_ADC_MspInit+0x280>)
 8003cae:	655a      	str	r2, [r3, #84]	@ 0x54
 8003cb0:	4a40      	ldr	r2, [pc, #256]	@ (8003db4 <HAL_ADC_MspInit+0x280>)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003cb6:	e0f8      	b.n	8003eaa <HAL_ADC_MspInit+0x376>
  else if(hadc->Instance==ADC4)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a3f      	ldr	r2, [pc, #252]	@ (8003dbc <HAL_ADC_MspInit+0x288>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	f040 8082 	bne.w	8003dc8 <HAL_ADC_MspInit+0x294>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003cc4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 8003cca:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003cce:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cd0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f005 fe99 	bl	8009a0c <HAL_RCCEx_PeriphCLKConfig>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d001      	beq.n	8003ce4 <HAL_ADC_MspInit+0x1b0>
      Error_Handler();
 8003ce0:	f7ff fefe 	bl	8003ae0 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8003ce4:	4b30      	ldr	r3, [pc, #192]	@ (8003da8 <HAL_ADC_MspInit+0x274>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	3301      	adds	r3, #1
 8003cea:	4a2f      	ldr	r2, [pc, #188]	@ (8003da8 <HAL_ADC_MspInit+0x274>)
 8003cec:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8003cee:	4b2e      	ldr	r3, [pc, #184]	@ (8003da8 <HAL_ADC_MspInit+0x274>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d10b      	bne.n	8003d0e <HAL_ADC_MspInit+0x1da>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8003cf6:	4b2a      	ldr	r3, [pc, #168]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cfa:	4a29      	ldr	r2, [pc, #164]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003cfc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d02:	4b27      	ldr	r3, [pc, #156]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d0a:	617b      	str	r3, [r7, #20]
 8003d0c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d0e:	4b24      	ldr	r3, [pc, #144]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d12:	4a23      	ldr	r2, [pc, #140]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003d14:	f043 0310 	orr.w	r3, r3, #16
 8003d18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d1a:	4b21      	ldr	r3, [pc, #132]	@ (8003da0 <HAL_ADC_MspInit+0x26c>)
 8003d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d1e:	f003 0310 	and.w	r3, r3, #16
 8003d22:	613b      	str	r3, [r7, #16]
 8003d24:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = OUTPUT_V_ADC_Pin;
 8003d26:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003d2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d32:	2300      	movs	r3, #0
 8003d34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(OUTPUT_V_ADC_GPIO_Port, &GPIO_InitStruct);
 8003d38:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	481c      	ldr	r0, [pc, #112]	@ (8003db0 <HAL_ADC_MspInit+0x27c>)
 8003d40:	f003 f980 	bl	8007044 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel2;
 8003d44:	4b1e      	ldr	r3, [pc, #120]	@ (8003dc0 <HAL_ADC_MspInit+0x28c>)
 8003d46:	4a1f      	ldr	r2, [pc, #124]	@ (8003dc4 <HAL_ADC_MspInit+0x290>)
 8003d48:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8003d4a:	4b1d      	ldr	r3, [pc, #116]	@ (8003dc0 <HAL_ADC_MspInit+0x28c>)
 8003d4c:	2226      	movs	r2, #38	@ 0x26
 8003d4e:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d50:	4b1b      	ldr	r3, [pc, #108]	@ (8003dc0 <HAL_ADC_MspInit+0x28c>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d56:	4b1a      	ldr	r3, [pc, #104]	@ (8003dc0 <HAL_ADC_MspInit+0x28c>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8003d5c:	4b18      	ldr	r3, [pc, #96]	@ (8003dc0 <HAL_ADC_MspInit+0x28c>)
 8003d5e:	2280      	movs	r2, #128	@ 0x80
 8003d60:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003d62:	4b17      	ldr	r3, [pc, #92]	@ (8003dc0 <HAL_ADC_MspInit+0x28c>)
 8003d64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d68:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003d6a:	4b15      	ldr	r3, [pc, #84]	@ (8003dc0 <HAL_ADC_MspInit+0x28c>)
 8003d6c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d70:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8003d72:	4b13      	ldr	r3, [pc, #76]	@ (8003dc0 <HAL_ADC_MspInit+0x28c>)
 8003d74:	2220      	movs	r2, #32
 8003d76:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003d78:	4b11      	ldr	r3, [pc, #68]	@ (8003dc0 <HAL_ADC_MspInit+0x28c>)
 8003d7a:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8003d7e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8003d80:	480f      	ldr	r0, [pc, #60]	@ (8003dc0 <HAL_ADC_MspInit+0x28c>)
 8003d82:	f002 feed 	bl	8006b60 <HAL_DMA_Init>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <HAL_ADC_MspInit+0x25c>
      Error_Handler();
 8003d8c:	f7ff fea8 	bl	8003ae0 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	4a0b      	ldr	r2, [pc, #44]	@ (8003dc0 <HAL_ADC_MspInit+0x28c>)
 8003d94:	655a      	str	r2, [r3, #84]	@ 0x54
 8003d96:	4a0a      	ldr	r2, [pc, #40]	@ (8003dc0 <HAL_ADC_MspInit+0x28c>)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003d9c:	e085      	b.n	8003eaa <HAL_ADC_MspInit+0x376>
 8003d9e:	bf00      	nop
 8003da0:	40021000 	.word	0x40021000
 8003da4:	50000400 	.word	0x50000400
 8003da8:	20000bc8 	.word	0x20000bc8
 8003dac:	48000400 	.word	0x48000400
 8003db0:	48001000 	.word	0x48001000
 8003db4:	20000594 	.word	0x20000594
 8003db8:	40020008 	.word	0x40020008
 8003dbc:	50000500 	.word	0x50000500
 8003dc0:	200005f4 	.word	0x200005f4
 8003dc4:	4002001c 	.word	0x4002001c
  else if(hadc->Instance==ADC5)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a39      	ldr	r2, [pc, #228]	@ (8003eb4 <HAL_ADC_MspInit+0x380>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d16b      	bne.n	8003eaa <HAL_ADC_MspInit+0x376>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003dd2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 8003dd8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003ddc:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003dde:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003de2:	4618      	mov	r0, r3
 8003de4:	f005 fe12 	bl	8009a0c <HAL_RCCEx_PeriphCLKConfig>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d001      	beq.n	8003df2 <HAL_ADC_MspInit+0x2be>
      Error_Handler();
 8003dee:	f7ff fe77 	bl	8003ae0 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8003df2:	4b31      	ldr	r3, [pc, #196]	@ (8003eb8 <HAL_ADC_MspInit+0x384>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	3301      	adds	r3, #1
 8003df8:	4a2f      	ldr	r2, [pc, #188]	@ (8003eb8 <HAL_ADC_MspInit+0x384>)
 8003dfa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8003dfc:	4b2e      	ldr	r3, [pc, #184]	@ (8003eb8 <HAL_ADC_MspInit+0x384>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d10b      	bne.n	8003e1c <HAL_ADC_MspInit+0x2e8>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8003e04:	4b2d      	ldr	r3, [pc, #180]	@ (8003ebc <HAL_ADC_MspInit+0x388>)
 8003e06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e08:	4a2c      	ldr	r2, [pc, #176]	@ (8003ebc <HAL_ADC_MspInit+0x388>)
 8003e0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e10:	4b2a      	ldr	r3, [pc, #168]	@ (8003ebc <HAL_ADC_MspInit+0x388>)
 8003e12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e18:	60fb      	str	r3, [r7, #12]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e1c:	4b27      	ldr	r3, [pc, #156]	@ (8003ebc <HAL_ADC_MspInit+0x388>)
 8003e1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e20:	4a26      	ldr	r2, [pc, #152]	@ (8003ebc <HAL_ADC_MspInit+0x388>)
 8003e22:	f043 0301 	orr.w	r3, r3, #1
 8003e26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e28:	4b24      	ldr	r3, [pc, #144]	@ (8003ebc <HAL_ADC_MspInit+0x388>)
 8003e2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	60bb      	str	r3, [r7, #8]
 8003e32:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IMAX2_SUM_Pin;
 8003e34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003e38:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e40:	2300      	movs	r3, #0
 8003e42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(IMAX2_SUM_GPIO_Port, &GPIO_InitStruct);
 8003e46:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e50:	f003 f8f8 	bl	8007044 <HAL_GPIO_Init>
    hdma_adc5.Instance = DMA1_Channel3;
 8003e54:	4b1a      	ldr	r3, [pc, #104]	@ (8003ec0 <HAL_ADC_MspInit+0x38c>)
 8003e56:	4a1b      	ldr	r2, [pc, #108]	@ (8003ec4 <HAL_ADC_MspInit+0x390>)
 8003e58:	601a      	str	r2, [r3, #0]
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 8003e5a:	4b19      	ldr	r3, [pc, #100]	@ (8003ec0 <HAL_ADC_MspInit+0x38c>)
 8003e5c:	2227      	movs	r2, #39	@ 0x27
 8003e5e:	605a      	str	r2, [r3, #4]
    hdma_adc5.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e60:	4b17      	ldr	r3, [pc, #92]	@ (8003ec0 <HAL_ADC_MspInit+0x38c>)
 8003e62:	2200      	movs	r2, #0
 8003e64:	609a      	str	r2, [r3, #8]
    hdma_adc5.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e66:	4b16      	ldr	r3, [pc, #88]	@ (8003ec0 <HAL_ADC_MspInit+0x38c>)
 8003e68:	2200      	movs	r2, #0
 8003e6a:	60da      	str	r2, [r3, #12]
    hdma_adc5.Init.MemInc = DMA_MINC_ENABLE;
 8003e6c:	4b14      	ldr	r3, [pc, #80]	@ (8003ec0 <HAL_ADC_MspInit+0x38c>)
 8003e6e:	2280      	movs	r2, #128	@ 0x80
 8003e70:	611a      	str	r2, [r3, #16]
    hdma_adc5.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003e72:	4b13      	ldr	r3, [pc, #76]	@ (8003ec0 <HAL_ADC_MspInit+0x38c>)
 8003e74:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e78:	615a      	str	r2, [r3, #20]
    hdma_adc5.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003e7a:	4b11      	ldr	r3, [pc, #68]	@ (8003ec0 <HAL_ADC_MspInit+0x38c>)
 8003e7c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e80:	619a      	str	r2, [r3, #24]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 8003e82:	4b0f      	ldr	r3, [pc, #60]	@ (8003ec0 <HAL_ADC_MspInit+0x38c>)
 8003e84:	2220      	movs	r2, #32
 8003e86:	61da      	str	r2, [r3, #28]
    hdma_adc5.Init.Priority = DMA_PRIORITY_LOW;
 8003e88:	4b0d      	ldr	r3, [pc, #52]	@ (8003ec0 <HAL_ADC_MspInit+0x38c>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 8003e8e:	480c      	ldr	r0, [pc, #48]	@ (8003ec0 <HAL_ADC_MspInit+0x38c>)
 8003e90:	f002 fe66 	bl	8006b60 <HAL_DMA_Init>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d001      	beq.n	8003e9e <HAL_ADC_MspInit+0x36a>
      Error_Handler();
 8003e9a:	f7ff fe21 	bl	8003ae0 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc5);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a07      	ldr	r2, [pc, #28]	@ (8003ec0 <HAL_ADC_MspInit+0x38c>)
 8003ea2:	655a      	str	r2, [r3, #84]	@ 0x54
 8003ea4:	4a06      	ldr	r2, [pc, #24]	@ (8003ec0 <HAL_ADC_MspInit+0x38c>)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003eaa:	bf00      	nop
 8003eac:	3790      	adds	r7, #144	@ 0x90
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	50000600 	.word	0x50000600
 8003eb8:	20000bc8 	.word	0x20000bc8
 8003ebc:	40021000 	.word	0x40021000
 8003ec0:	20000654 	.word	0x20000654
 8003ec4:	40020030 	.word	0x40020030

08003ec8 <HAL_CORDIC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  if(hcordic->Instance==CORDIC)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a0a      	ldr	r2, [pc, #40]	@ (8003f00 <HAL_CORDIC_MspInit+0x38>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d10b      	bne.n	8003ef2 <HAL_CORDIC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8003eda:	4b0a      	ldr	r3, [pc, #40]	@ (8003f04 <HAL_CORDIC_MspInit+0x3c>)
 8003edc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ede:	4a09      	ldr	r2, [pc, #36]	@ (8003f04 <HAL_CORDIC_MspInit+0x3c>)
 8003ee0:	f043 0308 	orr.w	r3, r3, #8
 8003ee4:	6493      	str	r3, [r2, #72]	@ 0x48
 8003ee6:	4b07      	ldr	r3, [pc, #28]	@ (8003f04 <HAL_CORDIC_MspInit+0x3c>)
 8003ee8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eea:	f003 0308 	and.w	r3, r3, #8
 8003eee:	60fb      	str	r3, [r7, #12]
 8003ef0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CORDIC_MspInit 1 */

  }

}
 8003ef2:	bf00      	nop
 8003ef4:	3714      	adds	r7, #20
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	40020c00 	.word	0x40020c00
 8003f04:	40021000 	.word	0x40021000

08003f08 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b08c      	sub	sp, #48	@ 0x30
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f10:	f107 031c 	add.w	r3, r7, #28
 8003f14:	2200      	movs	r2, #0
 8003f16:	601a      	str	r2, [r3, #0]
 8003f18:	605a      	str	r2, [r3, #4]
 8003f1a:	609a      	str	r2, [r3, #8]
 8003f1c:	60da      	str	r2, [r3, #12]
 8003f1e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a5b      	ldr	r2, [pc, #364]	@ (8004094 <HAL_DAC_MspInit+0x18c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d159      	bne.n	8003fde <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003f2a:	4b5b      	ldr	r3, [pc, #364]	@ (8004098 <HAL_DAC_MspInit+0x190>)
 8003f2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f2e:	4a5a      	ldr	r2, [pc, #360]	@ (8004098 <HAL_DAC_MspInit+0x190>)
 8003f30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f36:	4b58      	ldr	r3, [pc, #352]	@ (8004098 <HAL_DAC_MspInit+0x190>)
 8003f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f3e:	61bb      	str	r3, [r7, #24]
 8003f40:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f42:	4b55      	ldr	r3, [pc, #340]	@ (8004098 <HAL_DAC_MspInit+0x190>)
 8003f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f46:	4a54      	ldr	r2, [pc, #336]	@ (8004098 <HAL_DAC_MspInit+0x190>)
 8003f48:	f043 0301 	orr.w	r3, r3, #1
 8003f4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f4e:	4b52      	ldr	r3, [pc, #328]	@ (8004098 <HAL_DAC_MspInit+0x190>)
 8003f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	617b      	str	r3, [r7, #20]
 8003f58:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = IMAX_Pin|IMAX2_Pin;
 8003f5a:	2330      	movs	r3, #48	@ 0x30
 8003f5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f62:	2300      	movs	r3, #0
 8003f64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f66:	f107 031c 	add.w	r3, r7, #28
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f70:	f003 f868 	bl	8007044 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel4;
 8003f74:	4b49      	ldr	r3, [pc, #292]	@ (800409c <HAL_DAC_MspInit+0x194>)
 8003f76:	4a4a      	ldr	r2, [pc, #296]	@ (80040a0 <HAL_DAC_MspInit+0x198>)
 8003f78:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8003f7a:	4b48      	ldr	r3, [pc, #288]	@ (800409c <HAL_DAC_MspInit+0x194>)
 8003f7c:	2206      	movs	r2, #6
 8003f7e:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003f80:	4b46      	ldr	r3, [pc, #280]	@ (800409c <HAL_DAC_MspInit+0x194>)
 8003f82:	2210      	movs	r2, #16
 8003f84:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f86:	4b45      	ldr	r3, [pc, #276]	@ (800409c <HAL_DAC_MspInit+0x194>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003f8c:	4b43      	ldr	r3, [pc, #268]	@ (800409c <HAL_DAC_MspInit+0x194>)
 8003f8e:	2280      	movs	r2, #128	@ 0x80
 8003f90:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003f92:	4b42      	ldr	r3, [pc, #264]	@ (800409c <HAL_DAC_MspInit+0x194>)
 8003f94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f98:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003f9a:	4b40      	ldr	r3, [pc, #256]	@ (800409c <HAL_DAC_MspInit+0x194>)
 8003f9c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003fa0:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8003fa2:	4b3e      	ldr	r3, [pc, #248]	@ (800409c <HAL_DAC_MspInit+0x194>)
 8003fa4:	2220      	movs	r2, #32
 8003fa6:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8003fa8:	4b3c      	ldr	r3, [pc, #240]	@ (800409c <HAL_DAC_MspInit+0x194>)
 8003faa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003fae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8003fb0:	483a      	ldr	r0, [pc, #232]	@ (800409c <HAL_DAC_MspInit+0x194>)
 8003fb2:	f002 fdd5 	bl	8006b60 <HAL_DMA_Init>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d001      	beq.n	8003fc0 <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 8003fbc:	f7ff fd90 	bl	8003ae0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	4a36      	ldr	r2, [pc, #216]	@ (800409c <HAL_DAC_MspInit+0x194>)
 8003fc4:	609a      	str	r2, [r3, #8]
 8003fc6:	4a35      	ldr	r2, [pc, #212]	@ (800409c <HAL_DAC_MspInit+0x194>)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003fcc:	2200      	movs	r2, #0
 8003fce:	2100      	movs	r1, #0
 8003fd0:	2036      	movs	r0, #54	@ 0x36
 8003fd2:	f002 fab2 	bl	800653a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003fd6:	2036      	movs	r0, #54	@ 0x36
 8003fd8:	f002 fac9 	bl	800656e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }

}
 8003fdc:	e055      	b.n	800408a <HAL_DAC_MspInit+0x182>
  else if(hdac->Instance==DAC2)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a30      	ldr	r2, [pc, #192]	@ (80040a4 <HAL_DAC_MspInit+0x19c>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d150      	bne.n	800408a <HAL_DAC_MspInit+0x182>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8003fe8:	4b2b      	ldr	r3, [pc, #172]	@ (8004098 <HAL_DAC_MspInit+0x190>)
 8003fea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fec:	4a2a      	ldr	r2, [pc, #168]	@ (8004098 <HAL_DAC_MspInit+0x190>)
 8003fee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ff2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ff4:	4b28      	ldr	r3, [pc, #160]	@ (8004098 <HAL_DAC_MspInit+0x190>)
 8003ff6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ff8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ffc:	613b      	str	r3, [r7, #16]
 8003ffe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004000:	4b25      	ldr	r3, [pc, #148]	@ (8004098 <HAL_DAC_MspInit+0x190>)
 8004002:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004004:	4a24      	ldr	r2, [pc, #144]	@ (8004098 <HAL_DAC_MspInit+0x190>)
 8004006:	f043 0301 	orr.w	r3, r3, #1
 800400a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800400c:	4b22      	ldr	r3, [pc, #136]	@ (8004098 <HAL_DAC_MspInit+0x190>)
 800400e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004010:	f003 0301 	and.w	r3, r3, #1
 8004014:	60fb      	str	r3, [r7, #12]
 8004016:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMIN_Pin;
 8004018:	2340      	movs	r3, #64	@ 0x40
 800401a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800401c:	2303      	movs	r3, #3
 800401e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004020:	2300      	movs	r3, #0
 8004022:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(IMIN_GPIO_Port, &GPIO_InitStruct);
 8004024:	f107 031c 	add.w	r3, r7, #28
 8004028:	4619      	mov	r1, r3
 800402a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800402e:	f003 f809 	bl	8007044 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel5;
 8004032:	4b1d      	ldr	r3, [pc, #116]	@ (80040a8 <HAL_DAC_MspInit+0x1a0>)
 8004034:	4a1d      	ldr	r2, [pc, #116]	@ (80040ac <HAL_DAC_MspInit+0x1a4>)
 8004036:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8004038:	4b1b      	ldr	r3, [pc, #108]	@ (80040a8 <HAL_DAC_MspInit+0x1a0>)
 800403a:	2229      	movs	r2, #41	@ 0x29
 800403c:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800403e:	4b1a      	ldr	r3, [pc, #104]	@ (80040a8 <HAL_DAC_MspInit+0x1a0>)
 8004040:	2210      	movs	r2, #16
 8004042:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004044:	4b18      	ldr	r3, [pc, #96]	@ (80040a8 <HAL_DAC_MspInit+0x1a0>)
 8004046:	2200      	movs	r2, #0
 8004048:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800404a:	4b17      	ldr	r3, [pc, #92]	@ (80040a8 <HAL_DAC_MspInit+0x1a0>)
 800404c:	2280      	movs	r2, #128	@ 0x80
 800404e:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004050:	4b15      	ldr	r3, [pc, #84]	@ (80040a8 <HAL_DAC_MspInit+0x1a0>)
 8004052:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004056:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004058:	4b13      	ldr	r3, [pc, #76]	@ (80040a8 <HAL_DAC_MspInit+0x1a0>)
 800405a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800405e:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8004060:	4b11      	ldr	r3, [pc, #68]	@ (80040a8 <HAL_DAC_MspInit+0x1a0>)
 8004062:	2220      	movs	r2, #32
 8004064:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8004066:	4b10      	ldr	r3, [pc, #64]	@ (80040a8 <HAL_DAC_MspInit+0x1a0>)
 8004068:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800406c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 800406e:	480e      	ldr	r0, [pc, #56]	@ (80040a8 <HAL_DAC_MspInit+0x1a0>)
 8004070:	f002 fd76 	bl	8006b60 <HAL_DMA_Init>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d001      	beq.n	800407e <HAL_DAC_MspInit+0x176>
      Error_Handler();
 800407a:	f7ff fd31 	bl	8003ae0 <Error_Handler>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac2_ch1);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a09      	ldr	r2, [pc, #36]	@ (80040a8 <HAL_DAC_MspInit+0x1a0>)
 8004082:	609a      	str	r2, [r3, #8]
 8004084:	4a08      	ldr	r2, [pc, #32]	@ (80040a8 <HAL_DAC_MspInit+0x1a0>)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6293      	str	r3, [r2, #40]	@ 0x28
}
 800408a:	bf00      	nop
 800408c:	3730      	adds	r7, #48	@ 0x30
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	50000800 	.word	0x50000800
 8004098:	40021000 	.word	0x40021000
 800409c:	20000704 	.word	0x20000704
 80040a0:	40020044 	.word	0x40020044
 80040a4:	50000c00 	.word	0x50000c00
 80040a8:	20000764 	.word	0x20000764
 80040ac:	40020058 	.word	0x40020058

080040b0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a1a      	ldr	r2, [pc, #104]	@ (8004128 <HAL_TIM_PWM_MspInit+0x78>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d114      	bne.n	80040ec <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80040c2:	4b1a      	ldr	r3, [pc, #104]	@ (800412c <HAL_TIM_PWM_MspInit+0x7c>)
 80040c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040c6:	4a19      	ldr	r2, [pc, #100]	@ (800412c <HAL_TIM_PWM_MspInit+0x7c>)
 80040c8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80040cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80040ce:	4b17      	ldr	r3, [pc, #92]	@ (800412c <HAL_TIM_PWM_MspInit+0x7c>)
 80040d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040d6:	60fb      	str	r3, [r7, #12]
 80040d8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80040da:	2200      	movs	r2, #0
 80040dc:	2100      	movs	r1, #0
 80040de:	2018      	movs	r0, #24
 80040e0:	f002 fa2b 	bl	800653a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80040e4:	2018      	movs	r0, #24
 80040e6:	f002 fa42 	bl	800656e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80040ea:	e018      	b.n	800411e <HAL_TIM_PWM_MspInit+0x6e>
  else if(htim_pwm->Instance==TIM8)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a0f      	ldr	r2, [pc, #60]	@ (8004130 <HAL_TIM_PWM_MspInit+0x80>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d113      	bne.n	800411e <HAL_TIM_PWM_MspInit+0x6e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80040f6:	4b0d      	ldr	r3, [pc, #52]	@ (800412c <HAL_TIM_PWM_MspInit+0x7c>)
 80040f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040fa:	4a0c      	ldr	r2, [pc, #48]	@ (800412c <HAL_TIM_PWM_MspInit+0x7c>)
 80040fc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004100:	6613      	str	r3, [r2, #96]	@ 0x60
 8004102:	4b0a      	ldr	r3, [pc, #40]	@ (800412c <HAL_TIM_PWM_MspInit+0x7c>)
 8004104:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004106:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800410a:	60bb      	str	r3, [r7, #8]
 800410c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_BRK_IRQn, 0, 0);
 800410e:	2200      	movs	r2, #0
 8004110:	2100      	movs	r1, #0
 8004112:	202b      	movs	r0, #43	@ 0x2b
 8004114:	f002 fa11 	bl	800653a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_IRQn);
 8004118:	202b      	movs	r0, #43	@ 0x2b
 800411a:	f002 fa28 	bl	800656e <HAL_NVIC_EnableIRQ>
}
 800411e:	bf00      	nop
 8004120:	3710      	adds	r7, #16
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	40012c00 	.word	0x40012c00
 800412c:	40021000 	.word	0x40021000
 8004130:	40013400 	.word	0x40013400

08004134 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b088      	sub	sp, #32
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a35      	ldr	r2, [pc, #212]	@ (8004218 <HAL_TIM_Base_MspInit+0xe4>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d10c      	bne.n	8004160 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004146:	4b35      	ldr	r3, [pc, #212]	@ (800421c <HAL_TIM_Base_MspInit+0xe8>)
 8004148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800414a:	4a34      	ldr	r2, [pc, #208]	@ (800421c <HAL_TIM_Base_MspInit+0xe8>)
 800414c:	f043 0304 	orr.w	r3, r3, #4
 8004150:	6593      	str	r3, [r2, #88]	@ 0x58
 8004152:	4b32      	ldr	r3, [pc, #200]	@ (800421c <HAL_TIM_Base_MspInit+0xe8>)
 8004154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004156:	f003 0304 	and.w	r3, r3, #4
 800415a:	61fb      	str	r3, [r7, #28]
 800415c:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800415e:	e056      	b.n	800420e <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM6)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a2e      	ldr	r2, [pc, #184]	@ (8004220 <HAL_TIM_Base_MspInit+0xec>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d114      	bne.n	8004194 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800416a:	4b2c      	ldr	r3, [pc, #176]	@ (800421c <HAL_TIM_Base_MspInit+0xe8>)
 800416c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800416e:	4a2b      	ldr	r2, [pc, #172]	@ (800421c <HAL_TIM_Base_MspInit+0xe8>)
 8004170:	f043 0310 	orr.w	r3, r3, #16
 8004174:	6593      	str	r3, [r2, #88]	@ 0x58
 8004176:	4b29      	ldr	r3, [pc, #164]	@ (800421c <HAL_TIM_Base_MspInit+0xe8>)
 8004178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800417a:	f003 0310 	and.w	r3, r3, #16
 800417e:	61bb      	str	r3, [r7, #24]
 8004180:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004182:	2200      	movs	r2, #0
 8004184:	2100      	movs	r1, #0
 8004186:	2036      	movs	r0, #54	@ 0x36
 8004188:	f002 f9d7 	bl	800653a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800418c:	2036      	movs	r0, #54	@ 0x36
 800418e:	f002 f9ee 	bl	800656e <HAL_NVIC_EnableIRQ>
}
 8004192:	e03c      	b.n	800420e <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM7)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a22      	ldr	r2, [pc, #136]	@ (8004224 <HAL_TIM_Base_MspInit+0xf0>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d10c      	bne.n	80041b8 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800419e:	4b1f      	ldr	r3, [pc, #124]	@ (800421c <HAL_TIM_Base_MspInit+0xe8>)
 80041a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041a2:	4a1e      	ldr	r2, [pc, #120]	@ (800421c <HAL_TIM_Base_MspInit+0xe8>)
 80041a4:	f043 0320 	orr.w	r3, r3, #32
 80041a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80041aa:	4b1c      	ldr	r3, [pc, #112]	@ (800421c <HAL_TIM_Base_MspInit+0xe8>)
 80041ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ae:	f003 0320 	and.w	r3, r3, #32
 80041b2:	617b      	str	r3, [r7, #20]
 80041b4:	697b      	ldr	r3, [r7, #20]
}
 80041b6:	e02a      	b.n	800420e <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM15)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a1a      	ldr	r2, [pc, #104]	@ (8004228 <HAL_TIM_Base_MspInit+0xf4>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d114      	bne.n	80041ec <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80041c2:	4b16      	ldr	r3, [pc, #88]	@ (800421c <HAL_TIM_Base_MspInit+0xe8>)
 80041c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041c6:	4a15      	ldr	r2, [pc, #84]	@ (800421c <HAL_TIM_Base_MspInit+0xe8>)
 80041c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80041ce:	4b13      	ldr	r3, [pc, #76]	@ (800421c <HAL_TIM_Base_MspInit+0xe8>)
 80041d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041d6:	613b      	str	r3, [r7, #16]
 80041d8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80041da:	2200      	movs	r2, #0
 80041dc:	2100      	movs	r1, #0
 80041de:	2018      	movs	r0, #24
 80041e0:	f002 f9ab 	bl	800653a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80041e4:	2018      	movs	r0, #24
 80041e6:	f002 f9c2 	bl	800656e <HAL_NVIC_EnableIRQ>
}
 80041ea:	e010      	b.n	800420e <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM16)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a0e      	ldr	r2, [pc, #56]	@ (800422c <HAL_TIM_Base_MspInit+0xf8>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d10b      	bne.n	800420e <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80041f6:	4b09      	ldr	r3, [pc, #36]	@ (800421c <HAL_TIM_Base_MspInit+0xe8>)
 80041f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041fa:	4a08      	ldr	r2, [pc, #32]	@ (800421c <HAL_TIM_Base_MspInit+0xe8>)
 80041fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004200:	6613      	str	r3, [r2, #96]	@ 0x60
 8004202:	4b06      	ldr	r3, [pc, #24]	@ (800421c <HAL_TIM_Base_MspInit+0xe8>)
 8004204:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800420a:	60fb      	str	r3, [r7, #12]
 800420c:	68fb      	ldr	r3, [r7, #12]
}
 800420e:	bf00      	nop
 8004210:	3720      	adds	r7, #32
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	40000800 	.word	0x40000800
 800421c:	40021000 	.word	0x40021000
 8004220:	40001000 	.word	0x40001000
 8004224:	40001400 	.word	0x40001400
 8004228:	40014000 	.word	0x40014000
 800422c:	40014400 	.word	0x40014400

08004230 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b08a      	sub	sp, #40	@ 0x28
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004238:	f107 0314 	add.w	r3, r7, #20
 800423c:	2200      	movs	r2, #0
 800423e:	601a      	str	r2, [r3, #0]
 8004240:	605a      	str	r2, [r3, #4]
 8004242:	609a      	str	r2, [r3, #8]
 8004244:	60da      	str	r2, [r3, #12]
 8004246:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a33      	ldr	r2, [pc, #204]	@ (800431c <HAL_TIM_MspPostInit+0xec>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d11c      	bne.n	800428c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004252:	4b33      	ldr	r3, [pc, #204]	@ (8004320 <HAL_TIM_MspPostInit+0xf0>)
 8004254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004256:	4a32      	ldr	r2, [pc, #200]	@ (8004320 <HAL_TIM_MspPostInit+0xf0>)
 8004258:	f043 0304 	orr.w	r3, r3, #4
 800425c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800425e:	4b30      	ldr	r3, [pc, #192]	@ (8004320 <HAL_TIM_MspPostInit+0xf0>)
 8004260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004262:	f003 0304 	and.w	r3, r3, #4
 8004266:	613b      	str	r3, [r7, #16]
 8004268:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = DEADTIME_TR_Pin;
 800426a:	2301      	movs	r3, #1
 800426c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800426e:	2302      	movs	r3, #2
 8004270:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004272:	2300      	movs	r3, #0
 8004274:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004276:	2302      	movs	r3, #2
 8004278:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800427a:	2302      	movs	r3, #2
 800427c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DEADTIME_TR_GPIO_Port, &GPIO_InitStruct);
 800427e:	f107 0314 	add.w	r3, r7, #20
 8004282:	4619      	mov	r1, r3
 8004284:	4827      	ldr	r0, [pc, #156]	@ (8004324 <HAL_TIM_MspPostInit+0xf4>)
 8004286:	f002 fedd 	bl	8007044 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800428a:	e043      	b.n	8004314 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM4)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a25      	ldr	r2, [pc, #148]	@ (8004328 <HAL_TIM_MspPostInit+0xf8>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d11d      	bne.n	80042d2 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004296:	4b22      	ldr	r3, [pc, #136]	@ (8004320 <HAL_TIM_MspPostInit+0xf0>)
 8004298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800429a:	4a21      	ldr	r2, [pc, #132]	@ (8004320 <HAL_TIM_MspPostInit+0xf0>)
 800429c:	f043 0308 	orr.w	r3, r3, #8
 80042a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042a2:	4b1f      	ldr	r3, [pc, #124]	@ (8004320 <HAL_TIM_MspPostInit+0xf0>)
 80042a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042a6:	f003 0308 	and.w	r3, r3, #8
 80042aa:	60fb      	str	r3, [r7, #12]
 80042ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN_PWM_Pin;
 80042ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042b4:	2302      	movs	r3, #2
 80042b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042b8:	2300      	movs	r3, #0
 80042ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042bc:	2300      	movs	r3, #0
 80042be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80042c0:	2302      	movs	r3, #2
 80042c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 80042c4:	f107 0314 	add.w	r3, r7, #20
 80042c8:	4619      	mov	r1, r3
 80042ca:	4818      	ldr	r0, [pc, #96]	@ (800432c <HAL_TIM_MspPostInit+0xfc>)
 80042cc:	f002 feba 	bl	8007044 <HAL_GPIO_Init>
}
 80042d0:	e020      	b.n	8004314 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM8)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a16      	ldr	r2, [pc, #88]	@ (8004330 <HAL_TIM_MspPostInit+0x100>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d11b      	bne.n	8004314 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042dc:	4b10      	ldr	r3, [pc, #64]	@ (8004320 <HAL_TIM_MspPostInit+0xf0>)
 80042de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042e0:	4a0f      	ldr	r2, [pc, #60]	@ (8004320 <HAL_TIM_MspPostInit+0xf0>)
 80042e2:	f043 0304 	orr.w	r3, r3, #4
 80042e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042e8:	4b0d      	ldr	r3, [pc, #52]	@ (8004320 <HAL_TIM_MspPostInit+0xf0>)
 80042ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042ec:	f003 0304 	and.w	r3, r3, #4
 80042f0:	60bb      	str	r3, [r7, #8]
 80042f2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DEADTIME_HC_Pin;
 80042f4:	2380      	movs	r3, #128	@ 0x80
 80042f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042f8:	2302      	movs	r3, #2
 80042fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042fc:	2300      	movs	r3, #0
 80042fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004300:	2302      	movs	r3, #2
 8004302:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8004304:	2304      	movs	r3, #4
 8004306:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DEADTIME_HC_GPIO_Port, &GPIO_InitStruct);
 8004308:	f107 0314 	add.w	r3, r7, #20
 800430c:	4619      	mov	r1, r3
 800430e:	4805      	ldr	r0, [pc, #20]	@ (8004324 <HAL_TIM_MspPostInit+0xf4>)
 8004310:	f002 fe98 	bl	8007044 <HAL_GPIO_Init>
}
 8004314:	bf00      	nop
 8004316:	3728      	adds	r7, #40	@ 0x28
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}
 800431c:	40012c00 	.word	0x40012c00
 8004320:	40021000 	.word	0x40021000
 8004324:	48000800 	.word	0x48000800
 8004328:	40000800 	.word	0x40000800
 800432c:	48000c00 	.word	0x48000c00
 8004330:	40013400 	.word	0x40013400

08004334 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b09e      	sub	sp, #120	@ 0x78
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800433c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004340:	2200      	movs	r2, #0
 8004342:	601a      	str	r2, [r3, #0]
 8004344:	605a      	str	r2, [r3, #4]
 8004346:	609a      	str	r2, [r3, #8]
 8004348:	60da      	str	r2, [r3, #12]
 800434a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800434c:	f107 0310 	add.w	r3, r7, #16
 8004350:	2254      	movs	r2, #84	@ 0x54
 8004352:	2100      	movs	r1, #0
 8004354:	4618      	mov	r0, r3
 8004356:	f00d fdd6 	bl	8011f06 <memset>
  if(huart->Instance==UART4)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a1f      	ldr	r2, [pc, #124]	@ (80043dc <HAL_UART_MspInit+0xa8>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d136      	bne.n	80043d2 <HAL_UART_MspInit+0x9e>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8004364:	2308      	movs	r3, #8
 8004366:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_HSI;
 8004368:	2380      	movs	r3, #128	@ 0x80
 800436a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800436c:	f107 0310 	add.w	r3, r7, #16
 8004370:	4618      	mov	r0, r3
 8004372:	f005 fb4b 	bl	8009a0c <HAL_RCCEx_PeriphCLKConfig>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d001      	beq.n	8004380 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800437c:	f7ff fbb0 	bl	8003ae0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004380:	4b17      	ldr	r3, [pc, #92]	@ (80043e0 <HAL_UART_MspInit+0xac>)
 8004382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004384:	4a16      	ldr	r2, [pc, #88]	@ (80043e0 <HAL_UART_MspInit+0xac>)
 8004386:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800438a:	6593      	str	r3, [r2, #88]	@ 0x58
 800438c:	4b14      	ldr	r3, [pc, #80]	@ (80043e0 <HAL_UART_MspInit+0xac>)
 800438e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004390:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004394:	60fb      	str	r3, [r7, #12]
 8004396:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004398:	4b11      	ldr	r3, [pc, #68]	@ (80043e0 <HAL_UART_MspInit+0xac>)
 800439a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800439c:	4a10      	ldr	r2, [pc, #64]	@ (80043e0 <HAL_UART_MspInit+0xac>)
 800439e:	f043 0304 	orr.w	r3, r3, #4
 80043a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043a4:	4b0e      	ldr	r3, [pc, #56]	@ (80043e0 <HAL_UART_MspInit+0xac>)
 80043a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043a8:	f003 0304 	and.w	r3, r3, #4
 80043ac:	60bb      	str	r3, [r7, #8]
 80043ae:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80043b0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80043b4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043b6:	2302      	movs	r3, #2
 80043b8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043ba:	2300      	movs	r3, #0
 80043bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043be:	2300      	movs	r3, #0
 80043c0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80043c2:	2305      	movs	r3, #5
 80043c4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043c6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80043ca:	4619      	mov	r1, r3
 80043cc:	4805      	ldr	r0, [pc, #20]	@ (80043e4 <HAL_UART_MspInit+0xb0>)
 80043ce:	f002 fe39 	bl	8007044 <HAL_GPIO_Init>

  /* USER CODE END UART4_MspInit 1 */

  }

}
 80043d2:	bf00      	nop
 80043d4:	3778      	adds	r7, #120	@ 0x78
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	40004c00 	.word	0x40004c00
 80043e0:	40021000 	.word	0x40021000
 80043e4:	48000800 	.word	0x48000800

080043e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80043e8:	b480      	push	{r7}
 80043ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80043ec:	bf00      	nop
 80043ee:	e7fd      	b.n	80043ec <NMI_Handler+0x4>

080043f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80043f0:	b480      	push	{r7}
 80043f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80043f4:	bf00      	nop
 80043f6:	e7fd      	b.n	80043f4 <HardFault_Handler+0x4>

080043f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80043f8:	b480      	push	{r7}
 80043fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80043fc:	bf00      	nop
 80043fe:	e7fd      	b.n	80043fc <MemManage_Handler+0x4>

08004400 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004400:	b480      	push	{r7}
 8004402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004404:	bf00      	nop
 8004406:	e7fd      	b.n	8004404 <BusFault_Handler+0x4>

08004408 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004408:	b480      	push	{r7}
 800440a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800440c:	bf00      	nop
 800440e:	e7fd      	b.n	800440c <UsageFault_Handler+0x4>

08004410 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004410:	b480      	push	{r7}
 8004412:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004414:	bf00      	nop
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr

0800441e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800441e:	b480      	push	{r7}
 8004420:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004422:	bf00      	nop
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800442c:	b480      	push	{r7}
 800442e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004430:	bf00      	nop
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr

0800443a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800443a:	b580      	push	{r7, lr}
 800443c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800443e:	f000 f9b9 	bl	80047b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004442:	bf00      	nop
 8004444:	bd80      	pop	{r7, pc}
	...

08004448 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 800444c:	4802      	ldr	r0, [pc, #8]	@ (8004458 <DMA1_Channel1_IRQHandler+0x10>)
 800444e:	f002 fcaa 	bl	8006da6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004452:	bf00      	nop
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	20000594 	.word	0x20000594

0800445c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8004460:	4802      	ldr	r0, [pc, #8]	@ (800446c <DMA1_Channel2_IRQHandler+0x10>)
 8004462:	f002 fca0 	bl	8006da6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004466:	bf00      	nop
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	200005f4 	.word	0x200005f4

08004470 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc5);
 8004474:	4802      	ldr	r0, [pc, #8]	@ (8004480 <DMA1_Channel3_IRQHandler+0x10>)
 8004476:	f002 fc96 	bl	8006da6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800447a:	bf00      	nop
 800447c:	bd80      	pop	{r7, pc}
 800447e:	bf00      	nop
 8004480:	20000654 	.word	0x20000654

08004484 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8004488:	4802      	ldr	r0, [pc, #8]	@ (8004494 <DMA1_Channel4_IRQHandler+0x10>)
 800448a:	f002 fc8c 	bl	8006da6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800448e:	bf00      	nop
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	20000704 	.word	0x20000704

08004498 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 800449c:	4802      	ldr	r0, [pc, #8]	@ (80044a8 <DMA1_Channel5_IRQHandler+0x10>)
 800449e:	f002 fc82 	bl	8006da6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80044a2:	bf00      	nop
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	20000764 	.word	0x20000764

080044ac <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80044b0:	4802      	ldr	r0, [pc, #8]	@ (80044bc <USB_LP_IRQHandler+0x10>)
 80044b2:	f003 f883 	bl	80075bc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80044b6:	bf00      	nop
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	200020a8 	.word	0x200020a8

080044c0 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80044c4:	4803      	ldr	r0, [pc, #12]	@ (80044d4 <TIM1_BRK_TIM15_IRQHandler+0x14>)
 80044c6:	f006 f863 	bl	800a590 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 80044ca:	4803      	ldr	r0, [pc, #12]	@ (80044d8 <TIM1_BRK_TIM15_IRQHandler+0x18>)
 80044cc:	f006 f860 	bl	800a590 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80044d0:	bf00      	nop
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	200007c4 	.word	0x200007c4
 80044d8:	20000940 	.word	0x20000940

080044dc <TIM8_BRK_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt.
  */
void TIM8_BRK_IRQHandler(void)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_IRQn 0 */

  /* USER CODE END TIM8_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80044e0:	4802      	ldr	r0, [pc, #8]	@ (80044ec <TIM8_BRK_IRQHandler+0x10>)
 80044e2:	f006 f855 	bl	800a590 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_IRQn 1 */

  /* USER CODE END TIM8_BRK_IRQn 1 */
}
 80044e6:	bf00      	nop
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	200008f4 	.word	0x200008f4

080044f0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	af00      	add	r7, sp, #0
					HEAT_SINK_TEMP = (ADC3_DMA_BUFFER[4]/4096)*3.3;//(Low_pass_filter(ADC3_DMA_BUFFER[4], HEAT_SINK_TEMP)/4096)*3.3;
					FAN_Drive(); // Control Fan speed dpend on two temperatures pcb and radiator
					}*/

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80044f4:	4803      	ldr	r0, [pc, #12]	@ (8004504 <TIM6_DAC_IRQHandler+0x14>)
 80044f6:	f006 f84b 	bl	800a590 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 80044fa:	4803      	ldr	r0, [pc, #12]	@ (8004508 <TIM6_DAC_IRQHandler+0x18>)
 80044fc:	f002 f8e0 	bl	80066c0 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004500:	bf00      	nop
 8004502:	bd80      	pop	{r7, pc}
 8004504:	2000085c 	.word	0x2000085c
 8004508:	200006dc 	.word	0x200006dc

0800450c <_getpid>:
 800450c:	b480      	push	{r7}
 800450e:	af00      	add	r7, sp, #0
 8004510:	2301      	movs	r3, #1
 8004512:	4618      	mov	r0, r3
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr

0800451c <_kill>:
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	6039      	str	r1, [r7, #0]
 8004526:	f00d fd53 	bl	8011fd0 <__errno>
 800452a:	4603      	mov	r3, r0
 800452c:	2216      	movs	r2, #22
 800452e:	601a      	str	r2, [r3, #0]
 8004530:	f04f 33ff 	mov.w	r3, #4294967295
 8004534:	4618      	mov	r0, r3
 8004536:	3708      	adds	r7, #8
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}

0800453c <_exit>:
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	f04f 31ff 	mov.w	r1, #4294967295
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f7ff ffe7 	bl	800451c <_kill>
 800454e:	bf00      	nop
 8004550:	e7fd      	b.n	800454e <_exit+0x12>

08004552 <_read>:
 8004552:	b580      	push	{r7, lr}
 8004554:	b086      	sub	sp, #24
 8004556:	af00      	add	r7, sp, #0
 8004558:	60f8      	str	r0, [r7, #12]
 800455a:	60b9      	str	r1, [r7, #8]
 800455c:	607a      	str	r2, [r7, #4]
 800455e:	2300      	movs	r3, #0
 8004560:	617b      	str	r3, [r7, #20]
 8004562:	e00a      	b.n	800457a <_read+0x28>
 8004564:	f3af 8000 	nop.w
 8004568:	4601      	mov	r1, r0
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	1c5a      	adds	r2, r3, #1
 800456e:	60ba      	str	r2, [r7, #8]
 8004570:	b2ca      	uxtb	r2, r1
 8004572:	701a      	strb	r2, [r3, #0]
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	3301      	adds	r3, #1
 8004578:	617b      	str	r3, [r7, #20]
 800457a:	697a      	ldr	r2, [r7, #20]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	429a      	cmp	r2, r3
 8004580:	dbf0      	blt.n	8004564 <_read+0x12>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4618      	mov	r0, r3
 8004586:	3718      	adds	r7, #24
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <_write>:
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
 8004598:	2300      	movs	r3, #0
 800459a:	617b      	str	r3, [r7, #20]
 800459c:	e009      	b.n	80045b2 <_write+0x26>
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	1c5a      	adds	r2, r3, #1
 80045a2:	60ba      	str	r2, [r7, #8]
 80045a4:	781b      	ldrb	r3, [r3, #0]
 80045a6:	4618      	mov	r0, r3
 80045a8:	f3af 8000 	nop.w
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	3301      	adds	r3, #1
 80045b0:	617b      	str	r3, [r7, #20]
 80045b2:	697a      	ldr	r2, [r7, #20]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	dbf1      	blt.n	800459e <_write+0x12>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4618      	mov	r0, r3
 80045be:	3718      	adds	r7, #24
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <_close>:
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	f04f 33ff 	mov.w	r3, #4294967295
 80045d0:	4618      	mov	r0, r3
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <_fstat>:
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	6039      	str	r1, [r7, #0]
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80045ec:	605a      	str	r2, [r3, #4]
 80045ee:	2300      	movs	r3, #0
 80045f0:	4618      	mov	r0, r3
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <_isatty>:
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	2301      	movs	r3, #1
 8004606:	4618      	mov	r0, r3
 8004608:	370c      	adds	r7, #12
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr

08004612 <_lseek>:
 8004612:	b480      	push	{r7}
 8004614:	b085      	sub	sp, #20
 8004616:	af00      	add	r7, sp, #0
 8004618:	60f8      	str	r0, [r7, #12]
 800461a:	60b9      	str	r1, [r7, #8]
 800461c:	607a      	str	r2, [r7, #4]
 800461e:	2300      	movs	r3, #0
 8004620:	4618      	mov	r0, r3
 8004622:	3714      	adds	r7, #20
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr

0800462c <_sbrk>:
 800462c:	b580      	push	{r7, lr}
 800462e:	b086      	sub	sp, #24
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
 8004634:	4a14      	ldr	r2, [pc, #80]	@ (8004688 <_sbrk+0x5c>)
 8004636:	4b15      	ldr	r3, [pc, #84]	@ (800468c <_sbrk+0x60>)
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	617b      	str	r3, [r7, #20]
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	613b      	str	r3, [r7, #16]
 8004640:	4b13      	ldr	r3, [pc, #76]	@ (8004690 <_sbrk+0x64>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d102      	bne.n	800464e <_sbrk+0x22>
 8004648:	4b11      	ldr	r3, [pc, #68]	@ (8004690 <_sbrk+0x64>)
 800464a:	4a12      	ldr	r2, [pc, #72]	@ (8004694 <_sbrk+0x68>)
 800464c:	601a      	str	r2, [r3, #0]
 800464e:	4b10      	ldr	r3, [pc, #64]	@ (8004690 <_sbrk+0x64>)
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4413      	add	r3, r2
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	429a      	cmp	r2, r3
 800465a:	d207      	bcs.n	800466c <_sbrk+0x40>
 800465c:	f00d fcb8 	bl	8011fd0 <__errno>
 8004660:	4603      	mov	r3, r0
 8004662:	220c      	movs	r2, #12
 8004664:	601a      	str	r2, [r3, #0]
 8004666:	f04f 33ff 	mov.w	r3, #4294967295
 800466a:	e009      	b.n	8004680 <_sbrk+0x54>
 800466c:	4b08      	ldr	r3, [pc, #32]	@ (8004690 <_sbrk+0x64>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	60fb      	str	r3, [r7, #12]
 8004672:	4b07      	ldr	r3, [pc, #28]	@ (8004690 <_sbrk+0x64>)
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4413      	add	r3, r2
 800467a:	4a05      	ldr	r2, [pc, #20]	@ (8004690 <_sbrk+0x64>)
 800467c:	6013      	str	r3, [r2, #0]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	4618      	mov	r0, r3
 8004682:	3718      	adds	r7, #24
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	20020000 	.word	0x20020000
 800468c:	00000400 	.word	0x00000400
 8004690:	20000bcc 	.word	0x20000bcc
 8004694:	200026f0 	.word	0x200026f0

08004698 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004698:	b480      	push	{r7}
 800469a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800469c:	4b06      	ldr	r3, [pc, #24]	@ (80046b8 <SystemInit+0x20>)
 800469e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046a2:	4a05      	ldr	r2, [pc, #20]	@ (80046b8 <SystemInit+0x20>)
 80046a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80046a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80046ac:	bf00      	nop
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	e000ed00 	.word	0xe000ed00

080046bc <Reset_Handler>:
 80046bc:	480d      	ldr	r0, [pc, #52]	@ (80046f4 <LoopForever+0x2>)
 80046be:	4685      	mov	sp, r0
 80046c0:	f7ff ffea 	bl	8004698 <SystemInit>
 80046c4:	480c      	ldr	r0, [pc, #48]	@ (80046f8 <LoopForever+0x6>)
 80046c6:	490d      	ldr	r1, [pc, #52]	@ (80046fc <LoopForever+0xa>)
 80046c8:	4a0d      	ldr	r2, [pc, #52]	@ (8004700 <LoopForever+0xe>)
 80046ca:	2300      	movs	r3, #0
 80046cc:	e002      	b.n	80046d4 <LoopCopyDataInit>

080046ce <CopyDataInit>:
 80046ce:	58d4      	ldr	r4, [r2, r3]
 80046d0:	50c4      	str	r4, [r0, r3]
 80046d2:	3304      	adds	r3, #4

080046d4 <LoopCopyDataInit>:
 80046d4:	18c4      	adds	r4, r0, r3
 80046d6:	428c      	cmp	r4, r1
 80046d8:	d3f9      	bcc.n	80046ce <CopyDataInit>
 80046da:	4a0a      	ldr	r2, [pc, #40]	@ (8004704 <LoopForever+0x12>)
 80046dc:	4c0a      	ldr	r4, [pc, #40]	@ (8004708 <LoopForever+0x16>)
 80046de:	2300      	movs	r3, #0
 80046e0:	e001      	b.n	80046e6 <LoopFillZerobss>

080046e2 <FillZerobss>:
 80046e2:	6013      	str	r3, [r2, #0]
 80046e4:	3204      	adds	r2, #4

080046e6 <LoopFillZerobss>:
 80046e6:	42a2      	cmp	r2, r4
 80046e8:	d3fb      	bcc.n	80046e2 <FillZerobss>
 80046ea:	f00d fc77 	bl	8011fdc <__libc_init_array>
 80046ee:	f7fc fca3 	bl	8001038 <main>

080046f2 <LoopForever>:
 80046f2:	e7fe      	b.n	80046f2 <LoopForever>
 80046f4:	20020000 	.word	0x20020000
 80046f8:	20000000 	.word	0x20000000
 80046fc:	200003c8 	.word	0x200003c8
 8004700:	08017610 	.word	0x08017610
 8004704:	200003c8 	.word	0x200003c8
 8004708:	200026f0 	.word	0x200026f0

0800470c <ADC1_2_IRQHandler>:
 800470c:	e7fe      	b.n	800470c <ADC1_2_IRQHandler>

0800470e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b082      	sub	sp, #8
 8004712:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004714:	2300      	movs	r3, #0
 8004716:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004718:	2003      	movs	r0, #3
 800471a:	f001 ff03 	bl	8006524 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800471e:	2000      	movs	r0, #0
 8004720:	f000 f80e 	bl	8004740 <HAL_InitTick>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d002      	beq.n	8004730 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	71fb      	strb	r3, [r7, #7]
 800472e:	e001      	b.n	8004734 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004730:	f7ff f9dc 	bl	8003aec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004734:	79fb      	ldrb	r3, [r7, #7]

}
 8004736:	4618      	mov	r0, r3
 8004738:	3708      	adds	r7, #8
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
	...

08004740 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004748:	2300      	movs	r3, #0
 800474a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800474c:	4b16      	ldr	r3, [pc, #88]	@ (80047a8 <HAL_InitTick+0x68>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d022      	beq.n	800479a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004754:	4b15      	ldr	r3, [pc, #84]	@ (80047ac <HAL_InitTick+0x6c>)
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	4b13      	ldr	r3, [pc, #76]	@ (80047a8 <HAL_InitTick+0x68>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004760:	fbb1 f3f3 	udiv	r3, r1, r3
 8004764:	fbb2 f3f3 	udiv	r3, r2, r3
 8004768:	4618      	mov	r0, r3
 800476a:	f001 ff0e 	bl	800658a <HAL_SYSTICK_Config>
 800476e:	4603      	mov	r3, r0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d10f      	bne.n	8004794 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b0f      	cmp	r3, #15
 8004778:	d809      	bhi.n	800478e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800477a:	2200      	movs	r2, #0
 800477c:	6879      	ldr	r1, [r7, #4]
 800477e:	f04f 30ff 	mov.w	r0, #4294967295
 8004782:	f001 feda 	bl	800653a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004786:	4a0a      	ldr	r2, [pc, #40]	@ (80047b0 <HAL_InitTick+0x70>)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6013      	str	r3, [r2, #0]
 800478c:	e007      	b.n	800479e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	73fb      	strb	r3, [r7, #15]
 8004792:	e004      	b.n	800479e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	73fb      	strb	r3, [r7, #15]
 8004798:	e001      	b.n	800479e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800479e:	7bfb      	ldrb	r3, [r7, #15]
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3710      	adds	r7, #16
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	20000074 	.word	0x20000074
 80047ac:	2000006c 	.word	0x2000006c
 80047b0:	20000070 	.word	0x20000070

080047b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80047b4:	b480      	push	{r7}
 80047b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80047b8:	4b05      	ldr	r3, [pc, #20]	@ (80047d0 <HAL_IncTick+0x1c>)
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	4b05      	ldr	r3, [pc, #20]	@ (80047d4 <HAL_IncTick+0x20>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4413      	add	r3, r2
 80047c2:	4a03      	ldr	r2, [pc, #12]	@ (80047d0 <HAL_IncTick+0x1c>)
 80047c4:	6013      	str	r3, [r2, #0]
}
 80047c6:	bf00      	nop
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr
 80047d0:	20000bd0 	.word	0x20000bd0
 80047d4:	20000074 	.word	0x20000074

080047d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80047d8:	b480      	push	{r7}
 80047da:	af00      	add	r7, sp, #0
  return uwTick;
 80047dc:	4b03      	ldr	r3, [pc, #12]	@ (80047ec <HAL_GetTick+0x14>)
 80047de:	681b      	ldr	r3, [r3, #0]
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	46bd      	mov	sp, r7
 80047e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e8:	4770      	bx	lr
 80047ea:	bf00      	nop
 80047ec:	20000bd0 	.word	0x20000bd0

080047f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80047f8:	f7ff ffee 	bl	80047d8 <HAL_GetTick>
 80047fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004808:	d004      	beq.n	8004814 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800480a:	4b09      	ldr	r3, [pc, #36]	@ (8004830 <HAL_Delay+0x40>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	68fa      	ldr	r2, [r7, #12]
 8004810:	4413      	add	r3, r2
 8004812:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004814:	bf00      	nop
 8004816:	f7ff ffdf 	bl	80047d8 <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	68fa      	ldr	r2, [r7, #12]
 8004822:	429a      	cmp	r2, r3
 8004824:	d8f7      	bhi.n	8004816 <HAL_Delay+0x26>
  {
  }
}
 8004826:	bf00      	nop
 8004828:	bf00      	nop
 800482a:	3710      	adds	r7, #16
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}
 8004830:	20000074 	.word	0x20000074

08004834 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	431a      	orrs	r2, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	609a      	str	r2, [r3, #8]
}
 800484e:	bf00      	nop
 8004850:	370c      	adds	r7, #12
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr

0800485a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800485a:	b480      	push	{r7}
 800485c:	b083      	sub	sp, #12
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
 8004862:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	431a      	orrs	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	609a      	str	r2, [r3, #8]
}
 8004874:	bf00      	nop
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004890:	4618      	mov	r0, r3
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr

0800489c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800489c:	b480      	push	{r7}
 800489e:	b087      	sub	sp, #28
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
 80048a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	3360      	adds	r3, #96	@ 0x60
 80048ae:	461a      	mov	r2, r3
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	4413      	add	r3, r2
 80048b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	4b08      	ldr	r3, [pc, #32]	@ (80048e0 <LL_ADC_SetOffset+0x44>)
 80048be:	4013      	ands	r3, r2
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80048c6:	683a      	ldr	r2, [r7, #0]
 80048c8:	430a      	orrs	r2, r1
 80048ca:	4313      	orrs	r3, r2
 80048cc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80048d4:	bf00      	nop
 80048d6:	371c      	adds	r7, #28
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr
 80048e0:	03fff000 	.word	0x03fff000

080048e4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b085      	sub	sp, #20
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	3360      	adds	r3, #96	@ 0x60
 80048f2:	461a      	mov	r2, r3
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	4413      	add	r3, r2
 80048fa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004904:	4618      	mov	r0, r3
 8004906:	3714      	adds	r7, #20
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr

08004910 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004910:	b480      	push	{r7}
 8004912:	b087      	sub	sp, #28
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	3360      	adds	r3, #96	@ 0x60
 8004920:	461a      	mov	r2, r3
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	4413      	add	r3, r2
 8004928:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	431a      	orrs	r2, r3
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800493a:	bf00      	nop
 800493c:	371c      	adds	r7, #28
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr

08004946 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004946:	b480      	push	{r7}
 8004948:	b087      	sub	sp, #28
 800494a:	af00      	add	r7, sp, #0
 800494c:	60f8      	str	r0, [r7, #12]
 800494e:	60b9      	str	r1, [r7, #8]
 8004950:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	3360      	adds	r3, #96	@ 0x60
 8004956:	461a      	mov	r2, r3
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	4413      	add	r3, r2
 800495e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	431a      	orrs	r2, r3
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004970:	bf00      	nop
 8004972:	371c      	adds	r7, #28
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800497c:	b480      	push	{r7}
 800497e:	b087      	sub	sp, #28
 8004980:	af00      	add	r7, sp, #0
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	3360      	adds	r3, #96	@ 0x60
 800498c:	461a      	mov	r2, r3
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	4413      	add	r3, r2
 8004994:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	431a      	orrs	r2, r3
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80049a6:	bf00      	nop
 80049a8:	371c      	adds	r7, #28
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr

080049b2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80049b2:	b480      	push	{r7}
 80049b4:	b083      	sub	sp, #12
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]
 80049ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	695b      	ldr	r3, [r3, #20]
 80049c0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	431a      	orrs	r2, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	615a      	str	r2, [r3, #20]
}
 80049cc:	bf00      	nop
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d101      	bne.n	80049f0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80049ec:	2301      	movs	r3, #1
 80049ee:	e000      	b.n	80049f2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	370c      	adds	r7, #12
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr

080049fe <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80049fe:	b480      	push	{r7}
 8004a00:	b087      	sub	sp, #28
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	60f8      	str	r0, [r7, #12]
 8004a06:	60b9      	str	r1, [r7, #8]
 8004a08:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	3330      	adds	r3, #48	@ 0x30
 8004a0e:	461a      	mov	r2, r3
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	0a1b      	lsrs	r3, r3, #8
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	f003 030c 	and.w	r3, r3, #12
 8004a1a:	4413      	add	r3, r2
 8004a1c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	f003 031f 	and.w	r3, r3, #31
 8004a28:	211f      	movs	r1, #31
 8004a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a2e:	43db      	mvns	r3, r3
 8004a30:	401a      	ands	r2, r3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	0e9b      	lsrs	r3, r3, #26
 8004a36:	f003 011f 	and.w	r1, r3, #31
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	f003 031f 	and.w	r3, r3, #31
 8004a40:	fa01 f303 	lsl.w	r3, r1, r3
 8004a44:	431a      	orrs	r2, r3
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004a4a:	bf00      	nop
 8004a4c:	371c      	adds	r7, #28
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr

08004a56 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004a56:	b480      	push	{r7}
 8004a58:	b087      	sub	sp, #28
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	60f8      	str	r0, [r7, #12]
 8004a5e:	60b9      	str	r1, [r7, #8]
 8004a60:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	3314      	adds	r3, #20
 8004a66:	461a      	mov	r2, r3
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	0e5b      	lsrs	r3, r3, #25
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	f003 0304 	and.w	r3, r3, #4
 8004a72:	4413      	add	r3, r2
 8004a74:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	0d1b      	lsrs	r3, r3, #20
 8004a7e:	f003 031f 	and.w	r3, r3, #31
 8004a82:	2107      	movs	r1, #7
 8004a84:	fa01 f303 	lsl.w	r3, r1, r3
 8004a88:	43db      	mvns	r3, r3
 8004a8a:	401a      	ands	r2, r3
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	0d1b      	lsrs	r3, r3, #20
 8004a90:	f003 031f 	and.w	r3, r3, #31
 8004a94:	6879      	ldr	r1, [r7, #4]
 8004a96:	fa01 f303 	lsl.w	r3, r1, r3
 8004a9a:	431a      	orrs	r2, r3
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004aa0:	bf00      	nop
 8004aa2:	371c      	adds	r7, #28
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b085      	sub	sp, #20
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	60b9      	str	r1, [r7, #8]
 8004ab6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ac4:	43db      	mvns	r3, r3
 8004ac6:	401a      	ands	r2, r3
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	f003 0318 	and.w	r3, r3, #24
 8004ace:	4908      	ldr	r1, [pc, #32]	@ (8004af0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004ad0:	40d9      	lsrs	r1, r3
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	400b      	ands	r3, r1
 8004ad6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ada:	431a      	orrs	r2, r3
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004ae2:	bf00      	nop
 8004ae4:	3714      	adds	r7, #20
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr
 8004aee:	bf00      	nop
 8004af0:	0007ffff 	.word	0x0007ffff

08004af4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	f003 031f 	and.w	r3, r3, #31
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	370c      	adds	r7, #12
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004b20:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	6093      	str	r3, [r2, #8]
}
 8004b28:	bf00      	nop
 8004b2a:	370c      	adds	r7, #12
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr

08004b34 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b48:	d101      	bne.n	8004b4e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e000      	b.n	8004b50 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004b4e:	2300      	movs	r3, #0
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004b6c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004b70:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004b78:	bf00      	nop
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b98:	d101      	bne.n	8004b9e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e000      	b.n	8004ba0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004b9e:	2300      	movs	r3, #0
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004bbc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004bc0:	f043 0201 	orr.w	r2, r3, #1
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004bc8:	bf00      	nop
 8004bca:	370c      	adds	r7, #12
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr

08004bd4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b083      	sub	sp, #12
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004be4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004be8:	f043 0202 	orr.w	r2, r3, #2
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004bf0:	bf00      	nop
 8004bf2:	370c      	adds	r7, #12
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfa:	4770      	bx	lr

08004bfc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b083      	sub	sp, #12
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f003 0301 	and.w	r3, r3, #1
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d101      	bne.n	8004c14 <LL_ADC_IsEnabled+0x18>
 8004c10:	2301      	movs	r3, #1
 8004c12:	e000      	b.n	8004c16 <LL_ADC_IsEnabled+0x1a>
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	370c      	adds	r7, #12
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr

08004c22 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004c22:	b480      	push	{r7}
 8004c24:	b083      	sub	sp, #12
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d101      	bne.n	8004c3a <LL_ADC_IsDisableOngoing+0x18>
 8004c36:	2301      	movs	r3, #1
 8004c38:	e000      	b.n	8004c3c <LL_ADC_IsDisableOngoing+0x1a>
 8004c3a:	2300      	movs	r3, #0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	370c      	adds	r7, #12
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004c58:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004c5c:	f043 0204 	orr.w	r2, r3, #4
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	f003 0304 	and.w	r3, r3, #4
 8004c80:	2b04      	cmp	r3, #4
 8004c82:	d101      	bne.n	8004c88 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004c84:	2301      	movs	r3, #1
 8004c86:	e000      	b.n	8004c8a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	370c      	adds	r7, #12
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr

08004c96 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004c96:	b480      	push	{r7}
 8004c98:	b083      	sub	sp, #12
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f003 0308 	and.w	r3, r3, #8
 8004ca6:	2b08      	cmp	r3, #8
 8004ca8:	d101      	bne.n	8004cae <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004caa:	2301      	movs	r3, #1
 8004cac:	e000      	b.n	8004cb0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004cae:	2300      	movs	r3, #0
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004cbc:	b590      	push	{r4, r7, lr}
 8004cbe:	b089      	sub	sp, #36	@ 0x24
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d101      	bne.n	8004cd6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e1a9      	b.n	800502a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	695b      	ldr	r3, [r3, #20]
 8004cda:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d109      	bne.n	8004cf8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f7fe ff25 	bl	8003b34 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f7ff ff19 	bl	8004b34 <LL_ADC_IsDeepPowerDownEnabled>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d004      	beq.n	8004d12 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7ff feff 	bl	8004b10 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4618      	mov	r0, r3
 8004d18:	f7ff ff34 	bl	8004b84 <LL_ADC_IsInternalRegulatorEnabled>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d115      	bne.n	8004d4e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4618      	mov	r0, r3
 8004d28:	f7ff ff18 	bl	8004b5c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004d2c:	4b9c      	ldr	r3, [pc, #624]	@ (8004fa0 <HAL_ADC_Init+0x2e4>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	099b      	lsrs	r3, r3, #6
 8004d32:	4a9c      	ldr	r2, [pc, #624]	@ (8004fa4 <HAL_ADC_Init+0x2e8>)
 8004d34:	fba2 2303 	umull	r2, r3, r2, r3
 8004d38:	099b      	lsrs	r3, r3, #6
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	005b      	lsls	r3, r3, #1
 8004d3e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004d40:	e002      	b.n	8004d48 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	3b01      	subs	r3, #1
 8004d46:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d1f9      	bne.n	8004d42 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7ff ff16 	bl	8004b84 <LL_ADC_IsInternalRegulatorEnabled>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d10d      	bne.n	8004d7a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d62:	f043 0210 	orr.w	r2, r3, #16
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d6e:	f043 0201 	orr.w	r2, r3, #1
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f7ff ff76 	bl	8004c70 <LL_ADC_REG_IsConversionOngoing>
 8004d84:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d8a:	f003 0310 	and.w	r3, r3, #16
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	f040 8142 	bne.w	8005018 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	f040 813e 	bne.w	8005018 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004da0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004da4:	f043 0202 	orr.w	r2, r3, #2
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4618      	mov	r0, r3
 8004db2:	f7ff ff23 	bl	8004bfc <LL_ADC_IsEnabled>
 8004db6:	4603      	mov	r3, r0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d141      	bne.n	8004e40 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004dc4:	d004      	beq.n	8004dd0 <HAL_ADC_Init+0x114>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a77      	ldr	r2, [pc, #476]	@ (8004fa8 <HAL_ADC_Init+0x2ec>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d10f      	bne.n	8004df0 <HAL_ADC_Init+0x134>
 8004dd0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004dd4:	f7ff ff12 	bl	8004bfc <LL_ADC_IsEnabled>
 8004dd8:	4604      	mov	r4, r0
 8004dda:	4873      	ldr	r0, [pc, #460]	@ (8004fa8 <HAL_ADC_Init+0x2ec>)
 8004ddc:	f7ff ff0e 	bl	8004bfc <LL_ADC_IsEnabled>
 8004de0:	4603      	mov	r3, r0
 8004de2:	4323      	orrs	r3, r4
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	bf0c      	ite	eq
 8004de8:	2301      	moveq	r3, #1
 8004dea:	2300      	movne	r3, #0
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	e012      	b.n	8004e16 <HAL_ADC_Init+0x15a>
 8004df0:	486e      	ldr	r0, [pc, #440]	@ (8004fac <HAL_ADC_Init+0x2f0>)
 8004df2:	f7ff ff03 	bl	8004bfc <LL_ADC_IsEnabled>
 8004df6:	4604      	mov	r4, r0
 8004df8:	486d      	ldr	r0, [pc, #436]	@ (8004fb0 <HAL_ADC_Init+0x2f4>)
 8004dfa:	f7ff feff 	bl	8004bfc <LL_ADC_IsEnabled>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	431c      	orrs	r4, r3
 8004e02:	486c      	ldr	r0, [pc, #432]	@ (8004fb4 <HAL_ADC_Init+0x2f8>)
 8004e04:	f7ff fefa 	bl	8004bfc <LL_ADC_IsEnabled>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	4323      	orrs	r3, r4
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	bf0c      	ite	eq
 8004e10:	2301      	moveq	r3, #1
 8004e12:	2300      	movne	r3, #0
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d012      	beq.n	8004e40 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e22:	d004      	beq.n	8004e2e <HAL_ADC_Init+0x172>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a5f      	ldr	r2, [pc, #380]	@ (8004fa8 <HAL_ADC_Init+0x2ec>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d101      	bne.n	8004e32 <HAL_ADC_Init+0x176>
 8004e2e:	4a62      	ldr	r2, [pc, #392]	@ (8004fb8 <HAL_ADC_Init+0x2fc>)
 8004e30:	e000      	b.n	8004e34 <HAL_ADC_Init+0x178>
 8004e32:	4a62      	ldr	r2, [pc, #392]	@ (8004fbc <HAL_ADC_Init+0x300>)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	4619      	mov	r1, r3
 8004e3a:	4610      	mov	r0, r2
 8004e3c:	f7ff fcfa 	bl	8004834 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	7f5b      	ldrb	r3, [r3, #29]
 8004e44:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004e4a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004e50:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004e56:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004e5e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004e60:	4313      	orrs	r3, r2
 8004e62:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d106      	bne.n	8004e7c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e72:	3b01      	subs	r3, #1
 8004e74:	045b      	lsls	r3, r3, #17
 8004e76:	69ba      	ldr	r2, [r7, #24]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d009      	beq.n	8004e98 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e88:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e90:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004e92:	69ba      	ldr	r2, [r7, #24]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	68da      	ldr	r2, [r3, #12]
 8004e9e:	4b48      	ldr	r3, [pc, #288]	@ (8004fc0 <HAL_ADC_Init+0x304>)
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	6812      	ldr	r2, [r2, #0]
 8004ea6:	69b9      	ldr	r1, [r7, #24]
 8004ea8:	430b      	orrs	r3, r1
 8004eaa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	430a      	orrs	r2, r1
 8004ec0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f7ff fee5 	bl	8004c96 <LL_ADC_INJ_IsConversionOngoing>
 8004ecc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d17f      	bne.n	8004fd4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d17c      	bne.n	8004fd4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004ede:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004ee6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004ef6:	f023 0302 	bic.w	r3, r3, #2
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	6812      	ldr	r2, [r2, #0]
 8004efe:	69b9      	ldr	r1, [r7, #24]
 8004f00:	430b      	orrs	r3, r1
 8004f02:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d017      	beq.n	8004f3c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	691a      	ldr	r2, [r3, #16]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004f1a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004f24:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004f28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	6911      	ldr	r1, [r2, #16]
 8004f30:	687a      	ldr	r2, [r7, #4]
 8004f32:	6812      	ldr	r2, [r2, #0]
 8004f34:	430b      	orrs	r3, r1
 8004f36:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004f3a:	e013      	b.n	8004f64 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	691a      	ldr	r2, [r3, #16]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004f4a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	6812      	ldr	r2, [r2, #0]
 8004f58:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004f5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004f60:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d12a      	bne.n	8004fc4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	691b      	ldr	r3, [r3, #16]
 8004f74:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004f78:	f023 0304 	bic.w	r3, r3, #4
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004f84:	4311      	orrs	r1, r2
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004f8a:	4311      	orrs	r1, r2
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004f90:	430a      	orrs	r2, r1
 8004f92:	431a      	orrs	r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f042 0201 	orr.w	r2, r2, #1
 8004f9c:	611a      	str	r2, [r3, #16]
 8004f9e:	e019      	b.n	8004fd4 <HAL_ADC_Init+0x318>
 8004fa0:	2000006c 	.word	0x2000006c
 8004fa4:	053e2d63 	.word	0x053e2d63
 8004fa8:	50000100 	.word	0x50000100
 8004fac:	50000400 	.word	0x50000400
 8004fb0:	50000500 	.word	0x50000500
 8004fb4:	50000600 	.word	0x50000600
 8004fb8:	50000300 	.word	0x50000300
 8004fbc:	50000700 	.word	0x50000700
 8004fc0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	691a      	ldr	r2, [r3, #16]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f022 0201 	bic.w	r2, r2, #1
 8004fd2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	695b      	ldr	r3, [r3, #20]
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d10c      	bne.n	8004ff6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fe2:	f023 010f 	bic.w	r1, r3, #15
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a1b      	ldr	r3, [r3, #32]
 8004fea:	1e5a      	subs	r2, r3, #1
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	631a      	str	r2, [r3, #48]	@ 0x30
 8004ff4:	e007      	b.n	8005006 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f022 020f 	bic.w	r2, r2, #15
 8005004:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800500a:	f023 0303 	bic.w	r3, r3, #3
 800500e:	f043 0201 	orr.w	r2, r3, #1
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005016:	e007      	b.n	8005028 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800501c:	f043 0210 	orr.w	r2, r3, #16
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005028:	7ffb      	ldrb	r3, [r7, #31]
}
 800502a:	4618      	mov	r0, r3
 800502c:	3724      	adds	r7, #36	@ 0x24
 800502e:	46bd      	mov	sp, r7
 8005030:	bd90      	pop	{r4, r7, pc}
 8005032:	bf00      	nop

08005034 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b086      	sub	sp, #24
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005048:	d004      	beq.n	8005054 <HAL_ADC_Start_DMA+0x20>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a5a      	ldr	r2, [pc, #360]	@ (80051b8 <HAL_ADC_Start_DMA+0x184>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d101      	bne.n	8005058 <HAL_ADC_Start_DMA+0x24>
 8005054:	4b59      	ldr	r3, [pc, #356]	@ (80051bc <HAL_ADC_Start_DMA+0x188>)
 8005056:	e000      	b.n	800505a <HAL_ADC_Start_DMA+0x26>
 8005058:	4b59      	ldr	r3, [pc, #356]	@ (80051c0 <HAL_ADC_Start_DMA+0x18c>)
 800505a:	4618      	mov	r0, r3
 800505c:	f7ff fd4a 	bl	8004af4 <LL_ADC_GetMultimode>
 8005060:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4618      	mov	r0, r3
 8005068:	f7ff fe02 	bl	8004c70 <LL_ADC_REG_IsConversionOngoing>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	f040 809b 	bne.w	80051aa <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800507a:	2b01      	cmp	r3, #1
 800507c:	d101      	bne.n	8005082 <HAL_ADC_Start_DMA+0x4e>
 800507e:	2302      	movs	r3, #2
 8005080:	e096      	b.n	80051b0 <HAL_ADC_Start_DMA+0x17c>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2201      	movs	r2, #1
 8005086:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a4d      	ldr	r2, [pc, #308]	@ (80051c4 <HAL_ADC_Start_DMA+0x190>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d008      	beq.n	80050a6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d005      	beq.n	80050a6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	2b05      	cmp	r3, #5
 800509e:	d002      	beq.n	80050a6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	2b09      	cmp	r3, #9
 80050a4:	d17a      	bne.n	800519c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80050a6:	68f8      	ldr	r0, [r7, #12]
 80050a8:	f000 fcec 	bl	8005a84 <ADC_Enable>
 80050ac:	4603      	mov	r3, r0
 80050ae:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80050b0:	7dfb      	ldrb	r3, [r7, #23]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d16d      	bne.n	8005192 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050ba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80050be:	f023 0301 	bic.w	r3, r3, #1
 80050c2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a3a      	ldr	r2, [pc, #232]	@ (80051b8 <HAL_ADC_Start_DMA+0x184>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d009      	beq.n	80050e8 <HAL_ADC_Start_DMA+0xb4>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a3b      	ldr	r2, [pc, #236]	@ (80051c8 <HAL_ADC_Start_DMA+0x194>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d002      	beq.n	80050e4 <HAL_ADC_Start_DMA+0xb0>
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	e003      	b.n	80050ec <HAL_ADC_Start_DMA+0xb8>
 80050e4:	4b39      	ldr	r3, [pc, #228]	@ (80051cc <HAL_ADC_Start_DMA+0x198>)
 80050e6:	e001      	b.n	80050ec <HAL_ADC_Start_DMA+0xb8>
 80050e8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80050ec:	68fa      	ldr	r2, [r7, #12]
 80050ee:	6812      	ldr	r2, [r2, #0]
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d002      	beq.n	80050fa <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d105      	bne.n	8005106 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050fe:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800510a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800510e:	2b00      	cmp	r3, #0
 8005110:	d006      	beq.n	8005120 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005116:	f023 0206 	bic.w	r2, r3, #6
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	661a      	str	r2, [r3, #96]	@ 0x60
 800511e:	e002      	b.n	8005126 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2200      	movs	r2, #0
 8005124:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800512a:	4a29      	ldr	r2, [pc, #164]	@ (80051d0 <HAL_ADC_Start_DMA+0x19c>)
 800512c:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005132:	4a28      	ldr	r2, [pc, #160]	@ (80051d4 <HAL_ADC_Start_DMA+0x1a0>)
 8005134:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800513a:	4a27      	ldr	r2, [pc, #156]	@ (80051d8 <HAL_ADC_Start_DMA+0x1a4>)
 800513c:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	221c      	movs	r2, #28
 8005144:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	685a      	ldr	r2, [r3, #4]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f042 0210 	orr.w	r2, r2, #16
 800515c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68da      	ldr	r2, [r3, #12]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f042 0201 	orr.w	r2, r2, #1
 800516c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	3340      	adds	r3, #64	@ 0x40
 8005178:	4619      	mov	r1, r3
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f001 fd97 	bl	8006cb0 <HAL_DMA_Start_IT>
 8005182:	4603      	mov	r3, r0
 8005184:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4618      	mov	r0, r3
 800518c:	f7ff fd5c 	bl	8004c48 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005190:	e00d      	b.n	80051ae <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800519a:	e008      	b.n	80051ae <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2200      	movs	r2, #0
 80051a4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80051a8:	e001      	b.n	80051ae <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80051aa:	2302      	movs	r3, #2
 80051ac:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80051ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3718      	adds	r7, #24
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	50000100 	.word	0x50000100
 80051bc:	50000300 	.word	0x50000300
 80051c0:	50000700 	.word	0x50000700
 80051c4:	50000600 	.word	0x50000600
 80051c8:	50000500 	.word	0x50000500
 80051cc:	50000400 	.word	0x50000400
 80051d0:	08005c6f 	.word	0x08005c6f
 80051d4:	08005d47 	.word	0x08005d47
 80051d8:	08005d63 	.word	0x08005d63

080051dc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80051e4:	bf00      	nop
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80051f8:	bf00      	nop
 80051fa:	370c      	adds	r7, #12
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b0b6      	sub	sp, #216	@ 0xd8
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800520e:	2300      	movs	r3, #0
 8005210:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005214:	2300      	movs	r3, #0
 8005216:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800521e:	2b01      	cmp	r3, #1
 8005220:	d102      	bne.n	8005228 <HAL_ADC_ConfigChannel+0x24>
 8005222:	2302      	movs	r3, #2
 8005224:	f000 bc13 	b.w	8005a4e <HAL_ADC_ConfigChannel+0x84a>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4618      	mov	r0, r3
 8005236:	f7ff fd1b 	bl	8004c70 <LL_ADC_REG_IsConversionOngoing>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	f040 83f3 	bne.w	8005a28 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6818      	ldr	r0, [r3, #0]
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	6859      	ldr	r1, [r3, #4]
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	461a      	mov	r2, r3
 8005250:	f7ff fbd5 	bl	80049fe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4618      	mov	r0, r3
 800525a:	f7ff fd09 	bl	8004c70 <LL_ADC_REG_IsConversionOngoing>
 800525e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4618      	mov	r0, r3
 8005268:	f7ff fd15 	bl	8004c96 <LL_ADC_INJ_IsConversionOngoing>
 800526c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005270:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005274:	2b00      	cmp	r3, #0
 8005276:	f040 81d9 	bne.w	800562c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800527a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800527e:	2b00      	cmp	r3, #0
 8005280:	f040 81d4 	bne.w	800562c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800528c:	d10f      	bne.n	80052ae <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6818      	ldr	r0, [r3, #0]
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	2200      	movs	r2, #0
 8005298:	4619      	mov	r1, r3
 800529a:	f7ff fbdc 	bl	8004a56 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80052a6:	4618      	mov	r0, r3
 80052a8:	f7ff fb83 	bl	80049b2 <LL_ADC_SetSamplingTimeCommonConfig>
 80052ac:	e00e      	b.n	80052cc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6818      	ldr	r0, [r3, #0]
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	6819      	ldr	r1, [r3, #0]
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	461a      	mov	r2, r3
 80052bc:	f7ff fbcb 	bl	8004a56 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2100      	movs	r1, #0
 80052c6:	4618      	mov	r0, r3
 80052c8:	f7ff fb73 	bl	80049b2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	695a      	ldr	r2, [r3, #20]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	08db      	lsrs	r3, r3, #3
 80052d8:	f003 0303 	and.w	r3, r3, #3
 80052dc:	005b      	lsls	r3, r3, #1
 80052de:	fa02 f303 	lsl.w	r3, r2, r3
 80052e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	691b      	ldr	r3, [r3, #16]
 80052ea:	2b04      	cmp	r3, #4
 80052ec:	d022      	beq.n	8005334 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6818      	ldr	r0, [r3, #0]
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	6919      	ldr	r1, [r3, #16]
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80052fe:	f7ff facd 	bl	800489c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6818      	ldr	r0, [r3, #0]
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	6919      	ldr	r1, [r3, #16]
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	461a      	mov	r2, r3
 8005310:	f7ff fb19 	bl	8004946 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6818      	ldr	r0, [r3, #0]
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005320:	2b01      	cmp	r3, #1
 8005322:	d102      	bne.n	800532a <HAL_ADC_ConfigChannel+0x126>
 8005324:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005328:	e000      	b.n	800532c <HAL_ADC_ConfigChannel+0x128>
 800532a:	2300      	movs	r3, #0
 800532c:	461a      	mov	r2, r3
 800532e:	f7ff fb25 	bl	800497c <LL_ADC_SetOffsetSaturation>
 8005332:	e17b      	b.n	800562c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2100      	movs	r1, #0
 800533a:	4618      	mov	r0, r3
 800533c:	f7ff fad2 	bl	80048e4 <LL_ADC_GetOffsetChannel>
 8005340:	4603      	mov	r3, r0
 8005342:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005346:	2b00      	cmp	r3, #0
 8005348:	d10a      	bne.n	8005360 <HAL_ADC_ConfigChannel+0x15c>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	2100      	movs	r1, #0
 8005350:	4618      	mov	r0, r3
 8005352:	f7ff fac7 	bl	80048e4 <LL_ADC_GetOffsetChannel>
 8005356:	4603      	mov	r3, r0
 8005358:	0e9b      	lsrs	r3, r3, #26
 800535a:	f003 021f 	and.w	r2, r3, #31
 800535e:	e01e      	b.n	800539e <HAL_ADC_ConfigChannel+0x19a>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2100      	movs	r1, #0
 8005366:	4618      	mov	r0, r3
 8005368:	f7ff fabc 	bl	80048e4 <LL_ADC_GetOffsetChannel>
 800536c:	4603      	mov	r3, r0
 800536e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005372:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005376:	fa93 f3a3 	rbit	r3, r3
 800537a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800537e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005382:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005386:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d101      	bne.n	8005392 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800538e:	2320      	movs	r3, #32
 8005390:	e004      	b.n	800539c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8005392:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005396:	fab3 f383 	clz	r3, r3
 800539a:	b2db      	uxtb	r3, r3
 800539c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d105      	bne.n	80053b6 <HAL_ADC_ConfigChannel+0x1b2>
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	0e9b      	lsrs	r3, r3, #26
 80053b0:	f003 031f 	and.w	r3, r3, #31
 80053b4:	e018      	b.n	80053e8 <HAL_ADC_ConfigChannel+0x1e4>
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80053c2:	fa93 f3a3 	rbit	r3, r3
 80053c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80053ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80053d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d101      	bne.n	80053de <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80053da:	2320      	movs	r3, #32
 80053dc:	e004      	b.n	80053e8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80053de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80053e2:	fab3 f383 	clz	r3, r3
 80053e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d106      	bne.n	80053fa <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	2200      	movs	r2, #0
 80053f2:	2100      	movs	r1, #0
 80053f4:	4618      	mov	r0, r3
 80053f6:	f7ff fa8b 	bl	8004910 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	2101      	movs	r1, #1
 8005400:	4618      	mov	r0, r3
 8005402:	f7ff fa6f 	bl	80048e4 <LL_ADC_GetOffsetChannel>
 8005406:	4603      	mov	r3, r0
 8005408:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800540c:	2b00      	cmp	r3, #0
 800540e:	d10a      	bne.n	8005426 <HAL_ADC_ConfigChannel+0x222>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	2101      	movs	r1, #1
 8005416:	4618      	mov	r0, r3
 8005418:	f7ff fa64 	bl	80048e4 <LL_ADC_GetOffsetChannel>
 800541c:	4603      	mov	r3, r0
 800541e:	0e9b      	lsrs	r3, r3, #26
 8005420:	f003 021f 	and.w	r2, r3, #31
 8005424:	e01e      	b.n	8005464 <HAL_ADC_ConfigChannel+0x260>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2101      	movs	r1, #1
 800542c:	4618      	mov	r0, r3
 800542e:	f7ff fa59 	bl	80048e4 <LL_ADC_GetOffsetChannel>
 8005432:	4603      	mov	r3, r0
 8005434:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005438:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800543c:	fa93 f3a3 	rbit	r3, r3
 8005440:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005444:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005448:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800544c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005450:	2b00      	cmp	r3, #0
 8005452:	d101      	bne.n	8005458 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8005454:	2320      	movs	r3, #32
 8005456:	e004      	b.n	8005462 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8005458:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800545c:	fab3 f383 	clz	r3, r3
 8005460:	b2db      	uxtb	r3, r3
 8005462:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800546c:	2b00      	cmp	r3, #0
 800546e:	d105      	bne.n	800547c <HAL_ADC_ConfigChannel+0x278>
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	0e9b      	lsrs	r3, r3, #26
 8005476:	f003 031f 	and.w	r3, r3, #31
 800547a:	e018      	b.n	80054ae <HAL_ADC_ConfigChannel+0x2aa>
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005484:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005488:	fa93 f3a3 	rbit	r3, r3
 800548c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005490:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005494:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005498:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800549c:	2b00      	cmp	r3, #0
 800549e:	d101      	bne.n	80054a4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80054a0:	2320      	movs	r3, #32
 80054a2:	e004      	b.n	80054ae <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80054a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054a8:	fab3 f383 	clz	r3, r3
 80054ac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d106      	bne.n	80054c0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	2200      	movs	r2, #0
 80054b8:	2101      	movs	r1, #1
 80054ba:	4618      	mov	r0, r3
 80054bc:	f7ff fa28 	bl	8004910 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2102      	movs	r1, #2
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7ff fa0c 	bl	80048e4 <LL_ADC_GetOffsetChannel>
 80054cc:	4603      	mov	r3, r0
 80054ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d10a      	bne.n	80054ec <HAL_ADC_ConfigChannel+0x2e8>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	2102      	movs	r1, #2
 80054dc:	4618      	mov	r0, r3
 80054de:	f7ff fa01 	bl	80048e4 <LL_ADC_GetOffsetChannel>
 80054e2:	4603      	mov	r3, r0
 80054e4:	0e9b      	lsrs	r3, r3, #26
 80054e6:	f003 021f 	and.w	r2, r3, #31
 80054ea:	e01e      	b.n	800552a <HAL_ADC_ConfigChannel+0x326>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	2102      	movs	r1, #2
 80054f2:	4618      	mov	r0, r3
 80054f4:	f7ff f9f6 	bl	80048e4 <LL_ADC_GetOffsetChannel>
 80054f8:	4603      	mov	r3, r0
 80054fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005502:	fa93 f3a3 	rbit	r3, r3
 8005506:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800550a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800550e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005512:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005516:	2b00      	cmp	r3, #0
 8005518:	d101      	bne.n	800551e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800551a:	2320      	movs	r3, #32
 800551c:	e004      	b.n	8005528 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800551e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005522:	fab3 f383 	clz	r3, r3
 8005526:	b2db      	uxtb	r3, r3
 8005528:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005532:	2b00      	cmp	r3, #0
 8005534:	d105      	bne.n	8005542 <HAL_ADC_ConfigChannel+0x33e>
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	0e9b      	lsrs	r3, r3, #26
 800553c:	f003 031f 	and.w	r3, r3, #31
 8005540:	e016      	b.n	8005570 <HAL_ADC_ConfigChannel+0x36c>
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800554a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800554e:	fa93 f3a3 	rbit	r3, r3
 8005552:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005554:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005556:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800555a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800555e:	2b00      	cmp	r3, #0
 8005560:	d101      	bne.n	8005566 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8005562:	2320      	movs	r3, #32
 8005564:	e004      	b.n	8005570 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8005566:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800556a:	fab3 f383 	clz	r3, r3
 800556e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005570:	429a      	cmp	r2, r3
 8005572:	d106      	bne.n	8005582 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2200      	movs	r2, #0
 800557a:	2102      	movs	r1, #2
 800557c:	4618      	mov	r0, r3
 800557e:	f7ff f9c7 	bl	8004910 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2103      	movs	r1, #3
 8005588:	4618      	mov	r0, r3
 800558a:	f7ff f9ab 	bl	80048e4 <LL_ADC_GetOffsetChannel>
 800558e:	4603      	mov	r3, r0
 8005590:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005594:	2b00      	cmp	r3, #0
 8005596:	d10a      	bne.n	80055ae <HAL_ADC_ConfigChannel+0x3aa>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2103      	movs	r1, #3
 800559e:	4618      	mov	r0, r3
 80055a0:	f7ff f9a0 	bl	80048e4 <LL_ADC_GetOffsetChannel>
 80055a4:	4603      	mov	r3, r0
 80055a6:	0e9b      	lsrs	r3, r3, #26
 80055a8:	f003 021f 	and.w	r2, r3, #31
 80055ac:	e017      	b.n	80055de <HAL_ADC_ConfigChannel+0x3da>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	2103      	movs	r1, #3
 80055b4:	4618      	mov	r0, r3
 80055b6:	f7ff f995 	bl	80048e4 <LL_ADC_GetOffsetChannel>
 80055ba:	4603      	mov	r3, r0
 80055bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80055c0:	fa93 f3a3 	rbit	r3, r3
 80055c4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80055c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80055c8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80055ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d101      	bne.n	80055d4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80055d0:	2320      	movs	r3, #32
 80055d2:	e003      	b.n	80055dc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80055d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80055d6:	fab3 f383 	clz	r3, r3
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d105      	bne.n	80055f6 <HAL_ADC_ConfigChannel+0x3f2>
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	0e9b      	lsrs	r3, r3, #26
 80055f0:	f003 031f 	and.w	r3, r3, #31
 80055f4:	e011      	b.n	800561a <HAL_ADC_ConfigChannel+0x416>
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80055fe:	fa93 f3a3 	rbit	r3, r3
 8005602:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005604:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005606:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005608:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800560a:	2b00      	cmp	r3, #0
 800560c:	d101      	bne.n	8005612 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800560e:	2320      	movs	r3, #32
 8005610:	e003      	b.n	800561a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8005612:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005614:	fab3 f383 	clz	r3, r3
 8005618:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800561a:	429a      	cmp	r2, r3
 800561c:	d106      	bne.n	800562c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	2200      	movs	r2, #0
 8005624:	2103      	movs	r1, #3
 8005626:	4618      	mov	r0, r3
 8005628:	f7ff f972 	bl	8004910 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4618      	mov	r0, r3
 8005632:	f7ff fae3 	bl	8004bfc <LL_ADC_IsEnabled>
 8005636:	4603      	mov	r3, r0
 8005638:	2b00      	cmp	r3, #0
 800563a:	f040 813d 	bne.w	80058b8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6818      	ldr	r0, [r3, #0]
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	6819      	ldr	r1, [r3, #0]
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	68db      	ldr	r3, [r3, #12]
 800564a:	461a      	mov	r2, r3
 800564c:	f7ff fa2e 	bl	8004aac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	4aa2      	ldr	r2, [pc, #648]	@ (80058e0 <HAL_ADC_ConfigChannel+0x6dc>)
 8005656:	4293      	cmp	r3, r2
 8005658:	f040 812e 	bne.w	80058b8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005668:	2b00      	cmp	r3, #0
 800566a:	d10b      	bne.n	8005684 <HAL_ADC_ConfigChannel+0x480>
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	0e9b      	lsrs	r3, r3, #26
 8005672:	3301      	adds	r3, #1
 8005674:	f003 031f 	and.w	r3, r3, #31
 8005678:	2b09      	cmp	r3, #9
 800567a:	bf94      	ite	ls
 800567c:	2301      	movls	r3, #1
 800567e:	2300      	movhi	r3, #0
 8005680:	b2db      	uxtb	r3, r3
 8005682:	e019      	b.n	80056b8 <HAL_ADC_ConfigChannel+0x4b4>
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800568a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800568c:	fa93 f3a3 	rbit	r3, r3
 8005690:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005692:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005694:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005696:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005698:	2b00      	cmp	r3, #0
 800569a:	d101      	bne.n	80056a0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800569c:	2320      	movs	r3, #32
 800569e:	e003      	b.n	80056a8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80056a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056a2:	fab3 f383 	clz	r3, r3
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	3301      	adds	r3, #1
 80056aa:	f003 031f 	and.w	r3, r3, #31
 80056ae:	2b09      	cmp	r3, #9
 80056b0:	bf94      	ite	ls
 80056b2:	2301      	movls	r3, #1
 80056b4:	2300      	movhi	r3, #0
 80056b6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d079      	beq.n	80057b0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d107      	bne.n	80056d8 <HAL_ADC_ConfigChannel+0x4d4>
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	0e9b      	lsrs	r3, r3, #26
 80056ce:	3301      	adds	r3, #1
 80056d0:	069b      	lsls	r3, r3, #26
 80056d2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80056d6:	e015      	b.n	8005704 <HAL_ADC_ConfigChannel+0x500>
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056e0:	fa93 f3a3 	rbit	r3, r3
 80056e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80056e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056e8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80056ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d101      	bne.n	80056f4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80056f0:	2320      	movs	r3, #32
 80056f2:	e003      	b.n	80056fc <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80056f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056f6:	fab3 f383 	clz	r3, r3
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	3301      	adds	r3, #1
 80056fe:	069b      	lsls	r3, r3, #26
 8005700:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800570c:	2b00      	cmp	r3, #0
 800570e:	d109      	bne.n	8005724 <HAL_ADC_ConfigChannel+0x520>
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	0e9b      	lsrs	r3, r3, #26
 8005716:	3301      	adds	r3, #1
 8005718:	f003 031f 	and.w	r3, r3, #31
 800571c:	2101      	movs	r1, #1
 800571e:	fa01 f303 	lsl.w	r3, r1, r3
 8005722:	e017      	b.n	8005754 <HAL_ADC_ConfigChannel+0x550>
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800572a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800572c:	fa93 f3a3 	rbit	r3, r3
 8005730:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005732:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005734:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005736:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005738:	2b00      	cmp	r3, #0
 800573a:	d101      	bne.n	8005740 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800573c:	2320      	movs	r3, #32
 800573e:	e003      	b.n	8005748 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8005740:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005742:	fab3 f383 	clz	r3, r3
 8005746:	b2db      	uxtb	r3, r3
 8005748:	3301      	adds	r3, #1
 800574a:	f003 031f 	and.w	r3, r3, #31
 800574e:	2101      	movs	r1, #1
 8005750:	fa01 f303 	lsl.w	r3, r1, r3
 8005754:	ea42 0103 	orr.w	r1, r2, r3
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005760:	2b00      	cmp	r3, #0
 8005762:	d10a      	bne.n	800577a <HAL_ADC_ConfigChannel+0x576>
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	0e9b      	lsrs	r3, r3, #26
 800576a:	3301      	adds	r3, #1
 800576c:	f003 021f 	and.w	r2, r3, #31
 8005770:	4613      	mov	r3, r2
 8005772:	005b      	lsls	r3, r3, #1
 8005774:	4413      	add	r3, r2
 8005776:	051b      	lsls	r3, r3, #20
 8005778:	e018      	b.n	80057ac <HAL_ADC_ConfigChannel+0x5a8>
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005782:	fa93 f3a3 	rbit	r3, r3
 8005786:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800578a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800578c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800578e:	2b00      	cmp	r3, #0
 8005790:	d101      	bne.n	8005796 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8005792:	2320      	movs	r3, #32
 8005794:	e003      	b.n	800579e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8005796:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005798:	fab3 f383 	clz	r3, r3
 800579c:	b2db      	uxtb	r3, r3
 800579e:	3301      	adds	r3, #1
 80057a0:	f003 021f 	and.w	r2, r3, #31
 80057a4:	4613      	mov	r3, r2
 80057a6:	005b      	lsls	r3, r3, #1
 80057a8:	4413      	add	r3, r2
 80057aa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80057ac:	430b      	orrs	r3, r1
 80057ae:	e07e      	b.n	80058ae <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d107      	bne.n	80057cc <HAL_ADC_ConfigChannel+0x5c8>
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	0e9b      	lsrs	r3, r3, #26
 80057c2:	3301      	adds	r3, #1
 80057c4:	069b      	lsls	r3, r3, #26
 80057c6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80057ca:	e015      	b.n	80057f8 <HAL_ADC_ConfigChannel+0x5f4>
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057d4:	fa93 f3a3 	rbit	r3, r3
 80057d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80057da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057dc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80057de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d101      	bne.n	80057e8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80057e4:	2320      	movs	r3, #32
 80057e6:	e003      	b.n	80057f0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80057e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ea:	fab3 f383 	clz	r3, r3
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	3301      	adds	r3, #1
 80057f2:	069b      	lsls	r3, r3, #26
 80057f4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005800:	2b00      	cmp	r3, #0
 8005802:	d109      	bne.n	8005818 <HAL_ADC_ConfigChannel+0x614>
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	0e9b      	lsrs	r3, r3, #26
 800580a:	3301      	adds	r3, #1
 800580c:	f003 031f 	and.w	r3, r3, #31
 8005810:	2101      	movs	r1, #1
 8005812:	fa01 f303 	lsl.w	r3, r1, r3
 8005816:	e017      	b.n	8005848 <HAL_ADC_ConfigChannel+0x644>
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800581e:	6a3b      	ldr	r3, [r7, #32]
 8005820:	fa93 f3a3 	rbit	r3, r3
 8005824:	61fb      	str	r3, [r7, #28]
  return result;
 8005826:	69fb      	ldr	r3, [r7, #28]
 8005828:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800582a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582c:	2b00      	cmp	r3, #0
 800582e:	d101      	bne.n	8005834 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8005830:	2320      	movs	r3, #32
 8005832:	e003      	b.n	800583c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8005834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005836:	fab3 f383 	clz	r3, r3
 800583a:	b2db      	uxtb	r3, r3
 800583c:	3301      	adds	r3, #1
 800583e:	f003 031f 	and.w	r3, r3, #31
 8005842:	2101      	movs	r1, #1
 8005844:	fa01 f303 	lsl.w	r3, r1, r3
 8005848:	ea42 0103 	orr.w	r1, r2, r3
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005854:	2b00      	cmp	r3, #0
 8005856:	d10d      	bne.n	8005874 <HAL_ADC_ConfigChannel+0x670>
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	0e9b      	lsrs	r3, r3, #26
 800585e:	3301      	adds	r3, #1
 8005860:	f003 021f 	and.w	r2, r3, #31
 8005864:	4613      	mov	r3, r2
 8005866:	005b      	lsls	r3, r3, #1
 8005868:	4413      	add	r3, r2
 800586a:	3b1e      	subs	r3, #30
 800586c:	051b      	lsls	r3, r3, #20
 800586e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005872:	e01b      	b.n	80058ac <HAL_ADC_ConfigChannel+0x6a8>
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	fa93 f3a3 	rbit	r3, r3
 8005880:	613b      	str	r3, [r7, #16]
  return result;
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005886:	69bb      	ldr	r3, [r7, #24]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d101      	bne.n	8005890 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800588c:	2320      	movs	r3, #32
 800588e:	e003      	b.n	8005898 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	fab3 f383 	clz	r3, r3
 8005896:	b2db      	uxtb	r3, r3
 8005898:	3301      	adds	r3, #1
 800589a:	f003 021f 	and.w	r2, r3, #31
 800589e:	4613      	mov	r3, r2
 80058a0:	005b      	lsls	r3, r3, #1
 80058a2:	4413      	add	r3, r2
 80058a4:	3b1e      	subs	r3, #30
 80058a6:	051b      	lsls	r3, r3, #20
 80058a8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058ac:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80058ae:	683a      	ldr	r2, [r7, #0]
 80058b0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058b2:	4619      	mov	r1, r3
 80058b4:	f7ff f8cf 	bl	8004a56 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	4b09      	ldr	r3, [pc, #36]	@ (80058e4 <HAL_ADC_ConfigChannel+0x6e0>)
 80058be:	4013      	ands	r3, r2
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f000 80be 	beq.w	8005a42 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058ce:	d004      	beq.n	80058da <HAL_ADC_ConfigChannel+0x6d6>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a04      	ldr	r2, [pc, #16]	@ (80058e8 <HAL_ADC_ConfigChannel+0x6e4>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d10a      	bne.n	80058f0 <HAL_ADC_ConfigChannel+0x6ec>
 80058da:	4b04      	ldr	r3, [pc, #16]	@ (80058ec <HAL_ADC_ConfigChannel+0x6e8>)
 80058dc:	e009      	b.n	80058f2 <HAL_ADC_ConfigChannel+0x6ee>
 80058de:	bf00      	nop
 80058e0:	407f0000 	.word	0x407f0000
 80058e4:	80080000 	.word	0x80080000
 80058e8:	50000100 	.word	0x50000100
 80058ec:	50000300 	.word	0x50000300
 80058f0:	4b59      	ldr	r3, [pc, #356]	@ (8005a58 <HAL_ADC_ConfigChannel+0x854>)
 80058f2:	4618      	mov	r0, r3
 80058f4:	f7fe ffc4 	bl	8004880 <LL_ADC_GetCommonPathInternalCh>
 80058f8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a56      	ldr	r2, [pc, #344]	@ (8005a5c <HAL_ADC_ConfigChannel+0x858>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d004      	beq.n	8005910 <HAL_ADC_ConfigChannel+0x70c>
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a55      	ldr	r2, [pc, #340]	@ (8005a60 <HAL_ADC_ConfigChannel+0x85c>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d13a      	bne.n	8005986 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005910:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005914:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005918:	2b00      	cmp	r3, #0
 800591a:	d134      	bne.n	8005986 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005924:	d005      	beq.n	8005932 <HAL_ADC_ConfigChannel+0x72e>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a4e      	ldr	r2, [pc, #312]	@ (8005a64 <HAL_ADC_ConfigChannel+0x860>)
 800592c:	4293      	cmp	r3, r2
 800592e:	f040 8085 	bne.w	8005a3c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800593a:	d004      	beq.n	8005946 <HAL_ADC_ConfigChannel+0x742>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a49      	ldr	r2, [pc, #292]	@ (8005a68 <HAL_ADC_ConfigChannel+0x864>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d101      	bne.n	800594a <HAL_ADC_ConfigChannel+0x746>
 8005946:	4a49      	ldr	r2, [pc, #292]	@ (8005a6c <HAL_ADC_ConfigChannel+0x868>)
 8005948:	e000      	b.n	800594c <HAL_ADC_ConfigChannel+0x748>
 800594a:	4a43      	ldr	r2, [pc, #268]	@ (8005a58 <HAL_ADC_ConfigChannel+0x854>)
 800594c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005950:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005954:	4619      	mov	r1, r3
 8005956:	4610      	mov	r0, r2
 8005958:	f7fe ff7f 	bl	800485a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800595c:	4b44      	ldr	r3, [pc, #272]	@ (8005a70 <HAL_ADC_ConfigChannel+0x86c>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	099b      	lsrs	r3, r3, #6
 8005962:	4a44      	ldr	r2, [pc, #272]	@ (8005a74 <HAL_ADC_ConfigChannel+0x870>)
 8005964:	fba2 2303 	umull	r2, r3, r2, r3
 8005968:	099b      	lsrs	r3, r3, #6
 800596a:	1c5a      	adds	r2, r3, #1
 800596c:	4613      	mov	r3, r2
 800596e:	005b      	lsls	r3, r3, #1
 8005970:	4413      	add	r3, r2
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005976:	e002      	b.n	800597e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	3b01      	subs	r3, #1
 800597c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d1f9      	bne.n	8005978 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005984:	e05a      	b.n	8005a3c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a3b      	ldr	r2, [pc, #236]	@ (8005a78 <HAL_ADC_ConfigChannel+0x874>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d125      	bne.n	80059dc <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005990:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005994:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005998:	2b00      	cmp	r3, #0
 800599a:	d11f      	bne.n	80059dc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a31      	ldr	r2, [pc, #196]	@ (8005a68 <HAL_ADC_ConfigChannel+0x864>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d104      	bne.n	80059b0 <HAL_ADC_ConfigChannel+0x7ac>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a34      	ldr	r2, [pc, #208]	@ (8005a7c <HAL_ADC_ConfigChannel+0x878>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d047      	beq.n	8005a40 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80059b8:	d004      	beq.n	80059c4 <HAL_ADC_ConfigChannel+0x7c0>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a2a      	ldr	r2, [pc, #168]	@ (8005a68 <HAL_ADC_ConfigChannel+0x864>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d101      	bne.n	80059c8 <HAL_ADC_ConfigChannel+0x7c4>
 80059c4:	4a29      	ldr	r2, [pc, #164]	@ (8005a6c <HAL_ADC_ConfigChannel+0x868>)
 80059c6:	e000      	b.n	80059ca <HAL_ADC_ConfigChannel+0x7c6>
 80059c8:	4a23      	ldr	r2, [pc, #140]	@ (8005a58 <HAL_ADC_ConfigChannel+0x854>)
 80059ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80059ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80059d2:	4619      	mov	r1, r3
 80059d4:	4610      	mov	r0, r2
 80059d6:	f7fe ff40 	bl	800485a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80059da:	e031      	b.n	8005a40 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a27      	ldr	r2, [pc, #156]	@ (8005a80 <HAL_ADC_ConfigChannel+0x87c>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d12d      	bne.n	8005a42 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80059e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80059ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d127      	bne.n	8005a42 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a1c      	ldr	r2, [pc, #112]	@ (8005a68 <HAL_ADC_ConfigChannel+0x864>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d022      	beq.n	8005a42 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a04:	d004      	beq.n	8005a10 <HAL_ADC_ConfigChannel+0x80c>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a17      	ldr	r2, [pc, #92]	@ (8005a68 <HAL_ADC_ConfigChannel+0x864>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d101      	bne.n	8005a14 <HAL_ADC_ConfigChannel+0x810>
 8005a10:	4a16      	ldr	r2, [pc, #88]	@ (8005a6c <HAL_ADC_ConfigChannel+0x868>)
 8005a12:	e000      	b.n	8005a16 <HAL_ADC_ConfigChannel+0x812>
 8005a14:	4a10      	ldr	r2, [pc, #64]	@ (8005a58 <HAL_ADC_ConfigChannel+0x854>)
 8005a16:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a1a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005a1e:	4619      	mov	r1, r3
 8005a20:	4610      	mov	r0, r2
 8005a22:	f7fe ff1a 	bl	800485a <LL_ADC_SetCommonPathInternalCh>
 8005a26:	e00c      	b.n	8005a42 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a2c:	f043 0220 	orr.w	r2, r3, #32
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8005a3a:	e002      	b.n	8005a42 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005a3c:	bf00      	nop
 8005a3e:	e000      	b.n	8005a42 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005a40:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005a4a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	37d8      	adds	r7, #216	@ 0xd8
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
 8005a56:	bf00      	nop
 8005a58:	50000700 	.word	0x50000700
 8005a5c:	c3210000 	.word	0xc3210000
 8005a60:	90c00010 	.word	0x90c00010
 8005a64:	50000600 	.word	0x50000600
 8005a68:	50000100 	.word	0x50000100
 8005a6c:	50000300 	.word	0x50000300
 8005a70:	2000006c 	.word	0x2000006c
 8005a74:	053e2d63 	.word	0x053e2d63
 8005a78:	c7520000 	.word	0xc7520000
 8005a7c:	50000500 	.word	0x50000500
 8005a80:	cb840000 	.word	0xcb840000

08005a84 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b084      	sub	sp, #16
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4618      	mov	r0, r3
 8005a96:	f7ff f8b1 	bl	8004bfc <LL_ADC_IsEnabled>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d176      	bne.n	8005b8e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	689a      	ldr	r2, [r3, #8]
 8005aa6:	4b3c      	ldr	r3, [pc, #240]	@ (8005b98 <ADC_Enable+0x114>)
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00d      	beq.n	8005aca <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ab2:	f043 0210 	orr.w	r2, r3, #16
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005abe:	f043 0201 	orr.w	r2, r3, #1
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e062      	b.n	8005b90 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f7ff f86c 	bl	8004bac <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005adc:	d004      	beq.n	8005ae8 <ADC_Enable+0x64>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a2e      	ldr	r2, [pc, #184]	@ (8005b9c <ADC_Enable+0x118>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d101      	bne.n	8005aec <ADC_Enable+0x68>
 8005ae8:	4b2d      	ldr	r3, [pc, #180]	@ (8005ba0 <ADC_Enable+0x11c>)
 8005aea:	e000      	b.n	8005aee <ADC_Enable+0x6a>
 8005aec:	4b2d      	ldr	r3, [pc, #180]	@ (8005ba4 <ADC_Enable+0x120>)
 8005aee:	4618      	mov	r0, r3
 8005af0:	f7fe fec6 	bl	8004880 <LL_ADC_GetCommonPathInternalCh>
 8005af4:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005af6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d013      	beq.n	8005b26 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005afe:	4b2a      	ldr	r3, [pc, #168]	@ (8005ba8 <ADC_Enable+0x124>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	099b      	lsrs	r3, r3, #6
 8005b04:	4a29      	ldr	r2, [pc, #164]	@ (8005bac <ADC_Enable+0x128>)
 8005b06:	fba2 2303 	umull	r2, r3, r2, r3
 8005b0a:	099b      	lsrs	r3, r3, #6
 8005b0c:	1c5a      	adds	r2, r3, #1
 8005b0e:	4613      	mov	r3, r2
 8005b10:	005b      	lsls	r3, r3, #1
 8005b12:	4413      	add	r3, r2
 8005b14:	009b      	lsls	r3, r3, #2
 8005b16:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005b18:	e002      	b.n	8005b20 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	3b01      	subs	r3, #1
 8005b1e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d1f9      	bne.n	8005b1a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005b26:	f7fe fe57 	bl	80047d8 <HAL_GetTick>
 8005b2a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005b2c:	e028      	b.n	8005b80 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4618      	mov	r0, r3
 8005b34:	f7ff f862 	bl	8004bfc <LL_ADC_IsEnabled>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d104      	bne.n	8005b48 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4618      	mov	r0, r3
 8005b44:	f7ff f832 	bl	8004bac <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005b48:	f7fe fe46 	bl	80047d8 <HAL_GetTick>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	2b02      	cmp	r3, #2
 8005b54:	d914      	bls.n	8005b80 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f003 0301 	and.w	r3, r3, #1
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d00d      	beq.n	8005b80 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b68:	f043 0210 	orr.w	r2, r3, #16
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b74:	f043 0201 	orr.w	r2, r3, #1
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e007      	b.n	8005b90 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0301 	and.w	r3, r3, #1
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d1cf      	bne.n	8005b2e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005b8e:	2300      	movs	r3, #0
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3710      	adds	r7, #16
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}
 8005b98:	8000003f 	.word	0x8000003f
 8005b9c:	50000100 	.word	0x50000100
 8005ba0:	50000300 	.word	0x50000300
 8005ba4:	50000700 	.word	0x50000700
 8005ba8:	2000006c 	.word	0x2000006c
 8005bac:	053e2d63 	.word	0x053e2d63

08005bb0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f7ff f830 	bl	8004c22 <LL_ADC_IsDisableOngoing>
 8005bc2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f7ff f817 	bl	8004bfc <LL_ADC_IsEnabled>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d047      	beq.n	8005c64 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d144      	bne.n	8005c64 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	f003 030d 	and.w	r3, r3, #13
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d10c      	bne.n	8005c02 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4618      	mov	r0, r3
 8005bee:	f7fe fff1 	bl	8004bd4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2203      	movs	r2, #3
 8005bf8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005bfa:	f7fe fded 	bl	80047d8 <HAL_GetTick>
 8005bfe:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005c00:	e029      	b.n	8005c56 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c06:	f043 0210 	orr.w	r2, r3, #16
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c12:	f043 0201 	orr.w	r2, r3, #1
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e023      	b.n	8005c66 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005c1e:	f7fe fddb 	bl	80047d8 <HAL_GetTick>
 8005c22:	4602      	mov	r2, r0
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	1ad3      	subs	r3, r2, r3
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d914      	bls.n	8005c56 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	f003 0301 	and.w	r3, r3, #1
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d00d      	beq.n	8005c56 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c3e:	f043 0210 	orr.w	r2, r3, #16
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c4a:	f043 0201 	orr.w	r2, r3, #1
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e007      	b.n	8005c66 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	f003 0301 	and.w	r3, r3, #1
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d1dc      	bne.n	8005c1e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3710      	adds	r7, #16
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}

08005c6e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005c6e:	b580      	push	{r7, lr}
 8005c70:	b084      	sub	sp, #16
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c7a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c80:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d14b      	bne.n	8005d20 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c8c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 0308 	and.w	r3, r3, #8
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d021      	beq.n	8005ce6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f7fe fe96 	bl	80049d8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d032      	beq.n	8005d18 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	68db      	ldr	r3, [r3, #12]
 8005cb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d12b      	bne.n	8005d18 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cc4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cd0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d11f      	bne.n	8005d18 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cdc:	f043 0201 	orr.w	r2, r3, #1
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005ce4:	e018      	b.n	8005d18 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	f003 0302 	and.w	r3, r3, #2
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d111      	bne.n	8005d18 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cf8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d105      	bne.n	8005d18 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d10:	f043 0201 	orr.w	r2, r3, #1
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005d18:	68f8      	ldr	r0, [r7, #12]
 8005d1a:	f7fc fead 	bl	8002a78 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005d1e:	e00e      	b.n	8005d3e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d24:	f003 0310 	and.w	r3, r3, #16
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d003      	beq.n	8005d34 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005d2c:	68f8      	ldr	r0, [r7, #12]
 8005d2e:	f7ff fa5f 	bl	80051f0 <HAL_ADC_ErrorCallback>
}
 8005d32:	e004      	b.n	8005d3e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	4798      	blx	r3
}
 8005d3e:	bf00      	nop
 8005d40:	3710      	adds	r7, #16
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}

08005d46 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005d46:	b580      	push	{r7, lr}
 8005d48:	b084      	sub	sp, #16
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d52:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005d54:	68f8      	ldr	r0, [r7, #12]
 8005d56:	f7ff fa41 	bl	80051dc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005d5a:	bf00      	nop
 8005d5c:	3710      	adds	r7, #16
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}

08005d62 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005d62:	b580      	push	{r7, lr}
 8005d64:	b084      	sub	sp, #16
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d6e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d74:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d80:	f043 0204 	orr.w	r2, r3, #4
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005d88:	68f8      	ldr	r0, [r7, #12]
 8005d8a:	f7ff fa31 	bl	80051f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005d8e:	bf00      	nop
 8005d90:	3710      	adds	r7, #16
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}

08005d96 <LL_ADC_IsEnabled>:
{
 8005d96:	b480      	push	{r7}
 8005d98:	b083      	sub	sp, #12
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	f003 0301 	and.w	r3, r3, #1
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d101      	bne.n	8005dae <LL_ADC_IsEnabled+0x18>
 8005daa:	2301      	movs	r3, #1
 8005dac:	e000      	b.n	8005db0 <LL_ADC_IsEnabled+0x1a>
 8005dae:	2300      	movs	r3, #0
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	370c      	adds	r7, #12
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr

08005dbc <LL_ADC_StartCalibration>:
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005dce:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005dd2:	683a      	ldr	r2, [r7, #0]
 8005dd4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	609a      	str	r2, [r3, #8]
}
 8005de2:	bf00      	nop
 8005de4:	370c      	adds	r7, #12
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr

08005dee <LL_ADC_IsCalibrationOnGoing>:
{
 8005dee:	b480      	push	{r7}
 8005df0:	b083      	sub	sp, #12
 8005df2:	af00      	add	r7, sp, #0
 8005df4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005dfe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e02:	d101      	bne.n	8005e08 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005e04:	2301      	movs	r3, #1
 8005e06:	e000      	b.n	8005e0a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	370c      	adds	r7, #12
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e14:	4770      	bx	lr

08005e16 <LL_ADC_REG_IsConversionOngoing>:
{
 8005e16:	b480      	push	{r7}
 8005e18:	b083      	sub	sp, #12
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f003 0304 	and.w	r3, r3, #4
 8005e26:	2b04      	cmp	r3, #4
 8005e28:	d101      	bne.n	8005e2e <LL_ADC_REG_IsConversionOngoing+0x18>
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e000      	b.n	8005e30 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b084      	sub	sp, #16
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005e46:	2300      	movs	r3, #0
 8005e48:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d101      	bne.n	8005e58 <HAL_ADCEx_Calibration_Start+0x1c>
 8005e54:	2302      	movs	r3, #2
 8005e56:	e04d      	b.n	8005ef4 <HAL_ADCEx_Calibration_Start+0xb8>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f7ff fea5 	bl	8005bb0 <ADC_Disable>
 8005e66:	4603      	mov	r3, r0
 8005e68:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005e6a:	7bfb      	ldrb	r3, [r7, #15]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d136      	bne.n	8005ede <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e74:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005e78:	f023 0302 	bic.w	r3, r3, #2
 8005e7c:	f043 0202 	orr.w	r2, r3, #2
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	6839      	ldr	r1, [r7, #0]
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	f7ff ff96 	bl	8005dbc <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005e90:	e014      	b.n	8005ebc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	3301      	adds	r3, #1
 8005e96:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	4a18      	ldr	r2, [pc, #96]	@ (8005efc <HAL_ADCEx_Calibration_Start+0xc0>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d90d      	bls.n	8005ebc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ea4:	f023 0312 	bic.w	r3, r3, #18
 8005ea8:	f043 0210 	orr.w	r2, r3, #16
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e01b      	b.n	8005ef4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f7ff ff94 	bl	8005dee <LL_ADC_IsCalibrationOnGoing>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d1e2      	bne.n	8005e92 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ed0:	f023 0303 	bic.w	r3, r3, #3
 8005ed4:	f043 0201 	orr.w	r2, r3, #1
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005edc:	e005      	b.n	8005eea <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ee2:	f043 0210 	orr.w	r2, r3, #16
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3710      	adds	r7, #16
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}
 8005efc:	0004de01 	.word	0x0004de01

08005f00 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005f00:	b590      	push	{r4, r7, lr}
 8005f02:	b0a1      	sub	sp, #132	@ 0x84
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	d101      	bne.n	8005f1e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005f1a:	2302      	movs	r3, #2
 8005f1c:	e0e7      	b.n	80060ee <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2201      	movs	r2, #1
 8005f22:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005f26:	2300      	movs	r3, #0
 8005f28:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f36:	d102      	bne.n	8005f3e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005f38:	4b6f      	ldr	r3, [pc, #444]	@ (80060f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005f3a:	60bb      	str	r3, [r7, #8]
 8005f3c:	e009      	b.n	8005f52 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a6e      	ldr	r2, [pc, #440]	@ (80060fc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d102      	bne.n	8005f4e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005f48:	4b6d      	ldr	r3, [pc, #436]	@ (8006100 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005f4a:	60bb      	str	r3, [r7, #8]
 8005f4c:	e001      	b.n	8005f52 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005f4e:	2300      	movs	r3, #0
 8005f50:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d10b      	bne.n	8005f70 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f5c:	f043 0220 	orr.w	r2, r3, #32
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e0be      	b.n	80060ee <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	4618      	mov	r0, r3
 8005f74:	f7ff ff4f 	bl	8005e16 <LL_ADC_REG_IsConversionOngoing>
 8005f78:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4618      	mov	r0, r3
 8005f80:	f7ff ff49 	bl	8005e16 <LL_ADC_REG_IsConversionOngoing>
 8005f84:	4603      	mov	r3, r0
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	f040 80a0 	bne.w	80060cc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005f8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	f040 809c 	bne.w	80060cc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f9c:	d004      	beq.n	8005fa8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a55      	ldr	r2, [pc, #340]	@ (80060f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d101      	bne.n	8005fac <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005fa8:	4b56      	ldr	r3, [pc, #344]	@ (8006104 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005faa:	e000      	b.n	8005fae <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005fac:	4b56      	ldr	r3, [pc, #344]	@ (8006108 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8005fae:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d04b      	beq.n	8006050 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005fb8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	6859      	ldr	r1, [r3, #4]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005fca:	035b      	lsls	r3, r3, #13
 8005fcc:	430b      	orrs	r3, r1
 8005fce:	431a      	orrs	r2, r3
 8005fd0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005fd2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005fdc:	d004      	beq.n	8005fe8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a45      	ldr	r2, [pc, #276]	@ (80060f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d10f      	bne.n	8006008 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8005fe8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005fec:	f7ff fed3 	bl	8005d96 <LL_ADC_IsEnabled>
 8005ff0:	4604      	mov	r4, r0
 8005ff2:	4841      	ldr	r0, [pc, #260]	@ (80060f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005ff4:	f7ff fecf 	bl	8005d96 <LL_ADC_IsEnabled>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	4323      	orrs	r3, r4
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	bf0c      	ite	eq
 8006000:	2301      	moveq	r3, #1
 8006002:	2300      	movne	r3, #0
 8006004:	b2db      	uxtb	r3, r3
 8006006:	e012      	b.n	800602e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8006008:	483c      	ldr	r0, [pc, #240]	@ (80060fc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800600a:	f7ff fec4 	bl	8005d96 <LL_ADC_IsEnabled>
 800600e:	4604      	mov	r4, r0
 8006010:	483b      	ldr	r0, [pc, #236]	@ (8006100 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006012:	f7ff fec0 	bl	8005d96 <LL_ADC_IsEnabled>
 8006016:	4603      	mov	r3, r0
 8006018:	431c      	orrs	r4, r3
 800601a:	483c      	ldr	r0, [pc, #240]	@ (800610c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800601c:	f7ff febb 	bl	8005d96 <LL_ADC_IsEnabled>
 8006020:	4603      	mov	r3, r0
 8006022:	4323      	orrs	r3, r4
 8006024:	2b00      	cmp	r3, #0
 8006026:	bf0c      	ite	eq
 8006028:	2301      	moveq	r3, #1
 800602a:	2300      	movne	r3, #0
 800602c:	b2db      	uxtb	r3, r3
 800602e:	2b00      	cmp	r3, #0
 8006030:	d056      	beq.n	80060e0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006032:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800603a:	f023 030f 	bic.w	r3, r3, #15
 800603e:	683a      	ldr	r2, [r7, #0]
 8006040:	6811      	ldr	r1, [r2, #0]
 8006042:	683a      	ldr	r2, [r7, #0]
 8006044:	6892      	ldr	r2, [r2, #8]
 8006046:	430a      	orrs	r2, r1
 8006048:	431a      	orrs	r2, r3
 800604a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800604c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800604e:	e047      	b.n	80060e0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006050:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006058:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800605a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006064:	d004      	beq.n	8006070 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a23      	ldr	r2, [pc, #140]	@ (80060f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d10f      	bne.n	8006090 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8006070:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006074:	f7ff fe8f 	bl	8005d96 <LL_ADC_IsEnabled>
 8006078:	4604      	mov	r4, r0
 800607a:	481f      	ldr	r0, [pc, #124]	@ (80060f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800607c:	f7ff fe8b 	bl	8005d96 <LL_ADC_IsEnabled>
 8006080:	4603      	mov	r3, r0
 8006082:	4323      	orrs	r3, r4
 8006084:	2b00      	cmp	r3, #0
 8006086:	bf0c      	ite	eq
 8006088:	2301      	moveq	r3, #1
 800608a:	2300      	movne	r3, #0
 800608c:	b2db      	uxtb	r3, r3
 800608e:	e012      	b.n	80060b6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8006090:	481a      	ldr	r0, [pc, #104]	@ (80060fc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8006092:	f7ff fe80 	bl	8005d96 <LL_ADC_IsEnabled>
 8006096:	4604      	mov	r4, r0
 8006098:	4819      	ldr	r0, [pc, #100]	@ (8006100 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800609a:	f7ff fe7c 	bl	8005d96 <LL_ADC_IsEnabled>
 800609e:	4603      	mov	r3, r0
 80060a0:	431c      	orrs	r4, r3
 80060a2:	481a      	ldr	r0, [pc, #104]	@ (800610c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80060a4:	f7ff fe77 	bl	8005d96 <LL_ADC_IsEnabled>
 80060a8:	4603      	mov	r3, r0
 80060aa:	4323      	orrs	r3, r4
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	bf0c      	ite	eq
 80060b0:	2301      	moveq	r3, #1
 80060b2:	2300      	movne	r3, #0
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d012      	beq.n	80060e0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80060ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80060c2:	f023 030f 	bic.w	r3, r3, #15
 80060c6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80060c8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80060ca:	e009      	b.n	80060e0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060d0:	f043 0220 	orr.w	r2, r3, #32
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80060de:	e000      	b.n	80060e2 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80060e0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80060ea:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3784      	adds	r7, #132	@ 0x84
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd90      	pop	{r4, r7, pc}
 80060f6:	bf00      	nop
 80060f8:	50000100 	.word	0x50000100
 80060fc:	50000400 	.word	0x50000400
 8006100:	50000500 	.word	0x50000500
 8006104:	50000300 	.word	0x50000300
 8006108:	50000700 	.word	0x50000700
 800610c:	50000600 	.word	0x50000600

08006110 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b082      	sub	sp, #8
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d101      	bne.n	8006122 <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e023      	b.n	800616a <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006128:	b2db      	uxtb	r3, r3
 800612a:	2b00      	cmp	r3, #0
 800612c:	d106      	bne.n	800613c <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f7fd fec6 	bl	8003ec8 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2200      	movs	r2, #0
 800614c:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	3708      	adds	r7, #8
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
	...

08006174 <HAL_CORDIC_Configure>:
  * @param  sConfig pointer to a CORDIC_ConfigTypeDef structure that
  *         contains the CORDIC configuration information.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Configure(CORDIC_HandleTypeDef *hcordic, const CORDIC_ConfigTypeDef *sConfig)
{
 8006174:	b480      	push	{r7}
 8006176:	b085      	sub	sp, #20
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800617e:	2300      	movs	r3, #0
 8006180:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_CORDIC_NBREAD(sConfig->NbRead));
  assert_param(IS_CORDIC_INSIZE(sConfig->InSize));
  assert_param(IS_CORDIC_OUTSIZE(sConfig->OutSize));

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006188:	b2db      	uxtb	r3, r3
 800618a:	2b01      	cmp	r3, #1
 800618c:	d11d      	bne.n	80061ca <HAL_CORDIC_Configure+0x56>
  {
    /* Apply all configuration parameters in CORDIC control register */
    MODIFY_REG(hcordic->Instance->CSR,                                                         \
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	4b14      	ldr	r3, [pc, #80]	@ (80061e8 <HAL_CORDIC_Configure+0x74>)
 8006196:	4013      	ands	r3, r2
 8006198:	683a      	ldr	r2, [r7, #0]
 800619a:	6811      	ldr	r1, [r2, #0]
 800619c:	683a      	ldr	r2, [r7, #0]
 800619e:	6992      	ldr	r2, [r2, #24]
 80061a0:	4311      	orrs	r1, r2
 80061a2:	683a      	ldr	r2, [r7, #0]
 80061a4:	6852      	ldr	r2, [r2, #4]
 80061a6:	4311      	orrs	r1, r2
 80061a8:	683a      	ldr	r2, [r7, #0]
 80061aa:	6912      	ldr	r2, [r2, #16]
 80061ac:	4311      	orrs	r1, r2
 80061ae:	683a      	ldr	r2, [r7, #0]
 80061b0:	6952      	ldr	r2, [r2, #20]
 80061b2:	4311      	orrs	r1, r2
 80061b4:	683a      	ldr	r2, [r7, #0]
 80061b6:	6892      	ldr	r2, [r2, #8]
 80061b8:	4311      	orrs	r1, r2
 80061ba:	683a      	ldr	r2, [r7, #0]
 80061bc:	68d2      	ldr	r2, [r2, #12]
 80061be:	4311      	orrs	r1, r2
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	6812      	ldr	r2, [r2, #0]
 80061c4:	430b      	orrs	r3, r1
 80061c6:	6013      	str	r3, [r2, #0]
 80061c8:	e007      	b.n	80061da <HAL_CORDIC_Configure+0x66>
                sConfig->NbWrite | sConfig->NbRead | sConfig->InSize | sConfig->OutSize));
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ce:	f043 0202 	orr.w	r2, r3, #2
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80061da:	7bfb      	ldrb	r3, [r7, #15]
}
 80061dc:	4618      	mov	r0, r3
 80061de:	3714      	adds	r7, #20
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr
 80061e8:	ff87f800 	.word	0xff87f800

080061ec <HAL_CORDIC_Calculate>:
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Calculate(CORDIC_HandleTypeDef *hcordic, const int32_t *pInBuff, int32_t *pOutBuff,
                                       uint32_t NbCalc, uint32_t Timeout)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b088      	sub	sp, #32
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	607a      	str	r2, [r7, #4]
 80061f8:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t index;
  const int32_t *p_tmp_in_buff = pInBuff;
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	617b      	str	r3, [r7, #20]
  int32_t *p_tmp_out_buff = pOutBuff;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	613b      	str	r3, [r7, #16]

  /* Check parameters setting */
  if ((pInBuff == NULL) || (pOutBuff == NULL) || (NbCalc == 0U))
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d005      	beq.n	8006214 <HAL_CORDIC_Calculate+0x28>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d002      	beq.n	8006214 <HAL_CORDIC_Calculate+0x28>
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d107      	bne.n	8006224 <HAL_CORDIC_Calculate+0x38>
  {
    /* Update the error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_PARAM;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006218:	f043 0201 	orr.w	r2, r3, #1
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    return HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	e058      	b.n	80062d6 <HAL_CORDIC_Calculate+0xea>
  }

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800622a:	b2db      	uxtb	r3, r3
 800622c:	2b01      	cmp	r3, #1
 800622e:	d14b      	bne.n	80062c8 <HAL_CORDIC_Calculate+0xdc>
  {
    /* Reset CORDIC error code */
    hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2200      	movs	r2, #0
 8006234:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Change the CORDIC state */
    hcordic->State = HAL_CORDIC_STATE_BUSY;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2202      	movs	r2, #2
 800623a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Get tick */
    tickstart = HAL_GetTick();
 800623e:	f7fe facb 	bl	80047d8 <HAL_GetTick>
 8006242:	61b8      	str	r0, [r7, #24]

    /* Write of input data in Write Data register, and increment input buffer pointer */
    CORDIC_WriteInDataIncrementPtr(hcordic, &p_tmp_in_buff);
 8006244:	f107 0314 	add.w	r3, r7, #20
 8006248:	4619      	mov	r1, r3
 800624a:	68f8      	ldr	r0, [r7, #12]
 800624c:	f000 f847 	bl	80062de <CORDIC_WriteInDataIncrementPtr>

    /* Calculation is started.
       Provide next set of input data, until number of calculation is achieved */
    for (index = (NbCalc - 1U); index > 0U; index--)
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	3b01      	subs	r3, #1
 8006254:	61fb      	str	r3, [r7, #28]
 8006256:	e028      	b.n	80062aa <HAL_CORDIC_Calculate+0xbe>
    {
      /* Write of input data in Write Data register, and increment input buffer pointer */
      CORDIC_WriteInDataIncrementPtr(hcordic, &p_tmp_in_buff);
 8006258:	f107 0314 	add.w	r3, r7, #20
 800625c:	4619      	mov	r1, r3
 800625e:	68f8      	ldr	r0, [r7, #12]
 8006260:	f000 f83d 	bl	80062de <CORDIC_WriteInDataIncrementPtr>

      /* Wait for RRDY flag to be raised */
      do
      {
        /* Check for the Timeout */
        if (Timeout != HAL_MAX_DELAY)
 8006264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800626a:	d010      	beq.n	800628e <HAL_CORDIC_Calculate+0xa2>
        {
          if ((HAL_GetTick() - tickstart) > Timeout)
 800626c:	f7fe fab4 	bl	80047d8 <HAL_GetTick>
 8006270:	4602      	mov	r2, r0
 8006272:	69bb      	ldr	r3, [r7, #24]
 8006274:	1ad3      	subs	r3, r2, r3
 8006276:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006278:	429a      	cmp	r2, r3
 800627a:	d208      	bcs.n	800628e <HAL_CORDIC_Calculate+0xa2>
          {
            /* Set CORDIC error code */
            hcordic->ErrorCode = HAL_CORDIC_ERROR_TIMEOUT;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2204      	movs	r2, #4
 8006280:	625a      	str	r2, [r3, #36]	@ 0x24

            /* Change the CORDIC state */
            hcordic->State = HAL_CORDIC_STATE_READY;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	2201      	movs	r2, #1
 8006286:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

            /* Return function status */
            return HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	e023      	b.n	80062d6 <HAL_CORDIC_Calculate+0xea>
          }
        }
      } while (HAL_IS_BIT_CLR(hcordic->Instance->CSR, CORDIC_CSR_RRDY));
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	2b00      	cmp	r3, #0
 8006296:	dae5      	bge.n	8006264 <HAL_CORDIC_Calculate+0x78>

      /* Read output data from Read Data register, and increment output buffer pointer */
      CORDIC_ReadOutDataIncrementPtr(hcordic, &p_tmp_out_buff);
 8006298:	f107 0310 	add.w	r3, r7, #16
 800629c:	4619      	mov	r1, r3
 800629e:	68f8      	ldr	r0, [r7, #12]
 80062a0:	f000 f846 	bl	8006330 <CORDIC_ReadOutDataIncrementPtr>
    for (index = (NbCalc - 1U); index > 0U; index--)
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	3b01      	subs	r3, #1
 80062a8:	61fb      	str	r3, [r7, #28]
 80062aa:	69fb      	ldr	r3, [r7, #28]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d1d3      	bne.n	8006258 <HAL_CORDIC_Calculate+0x6c>
    }

    /* Read output data from Read Data register, and increment output buffer pointer */
    CORDIC_ReadOutDataIncrementPtr(hcordic, &p_tmp_out_buff);
 80062b0:	f107 0310 	add.w	r3, r7, #16
 80062b4:	4619      	mov	r1, r3
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	f000 f83a 	bl	8006330 <CORDIC_ReadOutDataIncrementPtr>

    /* Change the CORDIC state */
    hcordic->State = HAL_CORDIC_STATE_READY;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Return function status */
    return HAL_OK;
 80062c4:	2300      	movs	r3, #0
 80062c6:	e006      	b.n	80062d6 <HAL_CORDIC_Calculate+0xea>
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062cc:	f043 0202 	orr.w	r2, r3, #2
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
  }
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3720      	adds	r7, #32
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}

080062de <CORDIC_WriteInDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppInBuff Pointer to pointer to input buffer.
  * @retval none
  */
static void CORDIC_WriteInDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, const int32_t **ppInBuff)
{
 80062de:	b480      	push	{r7}
 80062e0:	b083      	sub	sp, #12
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
 80062e6:	6039      	str	r1, [r7, #0]
  /* First write of input data in the Write Data register */
  WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	605a      	str	r2, [r3, #4]

  /* Increment input data pointer */
  (*ppInBuff)++;
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	1d1a      	adds	r2, r3, #4
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	601a      	str	r2, [r3, #0]

  /* Check if second write of input data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NARGS))
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006308:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800630c:	d10a      	bne.n	8006324 <CORDIC_WriteInDataIncrementPtr+0x46>
  {
    /* Second write of input data in the Write Data register */
    WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	605a      	str	r2, [r3, #4]

    /* Increment input data pointer */
    (*ppInBuff)++;
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	1d1a      	adds	r2, r3, #4
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	601a      	str	r2, [r3, #0]
  }
}
 8006324:	bf00      	nop
 8006326:	370c      	adds	r7, #12
 8006328:	46bd      	mov	sp, r7
 800632a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632e:	4770      	bx	lr

08006330 <CORDIC_ReadOutDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppOutBuff Pointer to pointer to output buffer.
  * @retval none
  */
static void CORDIC_ReadOutDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, int32_t **ppOutBuff)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]
  /* First read of output data from the Read Data register */
  **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	689a      	ldr	r2, [r3, #8]
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	601a      	str	r2, [r3, #0]

  /* Increment output data pointer */
  (*ppOutBuff)++;
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	1d1a      	adds	r2, r3, #4
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	601a      	str	r2, [r3, #0]

  /* Check if second read of output data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NRES))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800635a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800635e:	d10a      	bne.n	8006376 <CORDIC_ReadOutDataIncrementPtr+0x46>
  {
    /* Second read of output data from the Read Data register */
    **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	689a      	ldr	r2, [r3, #8]
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	601a      	str	r2, [r3, #0]

    /* Increment output data pointer */
    (*ppOutBuff)++;
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	1d1a      	adds	r2, r3, #4
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	601a      	str	r2, [r3, #0]
  }
}
 8006376:	bf00      	nop
 8006378:	370c      	adds	r7, #12
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr
	...

08006384 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006384:	b480      	push	{r7}
 8006386:	b085      	sub	sp, #20
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f003 0307 	and.w	r3, r3, #7
 8006392:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006394:	4b0c      	ldr	r3, [pc, #48]	@ (80063c8 <__NVIC_SetPriorityGrouping+0x44>)
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800639a:	68ba      	ldr	r2, [r7, #8]
 800639c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80063a0:	4013      	ands	r3, r2
 80063a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80063ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80063b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80063b6:	4a04      	ldr	r2, [pc, #16]	@ (80063c8 <__NVIC_SetPriorityGrouping+0x44>)
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	60d3      	str	r3, [r2, #12]
}
 80063bc:	bf00      	nop
 80063be:	3714      	adds	r7, #20
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr
 80063c8:	e000ed00 	.word	0xe000ed00

080063cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80063cc:	b480      	push	{r7}
 80063ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80063d0:	4b04      	ldr	r3, [pc, #16]	@ (80063e4 <__NVIC_GetPriorityGrouping+0x18>)
 80063d2:	68db      	ldr	r3, [r3, #12]
 80063d4:	0a1b      	lsrs	r3, r3, #8
 80063d6:	f003 0307 	and.w	r3, r3, #7
}
 80063da:	4618      	mov	r0, r3
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr
 80063e4:	e000ed00 	.word	0xe000ed00

080063e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	4603      	mov	r3, r0
 80063f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	db0b      	blt.n	8006412 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80063fa:	79fb      	ldrb	r3, [r7, #7]
 80063fc:	f003 021f 	and.w	r2, r3, #31
 8006400:	4907      	ldr	r1, [pc, #28]	@ (8006420 <__NVIC_EnableIRQ+0x38>)
 8006402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006406:	095b      	lsrs	r3, r3, #5
 8006408:	2001      	movs	r0, #1
 800640a:	fa00 f202 	lsl.w	r2, r0, r2
 800640e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006412:	bf00      	nop
 8006414:	370c      	adds	r7, #12
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr
 800641e:	bf00      	nop
 8006420:	e000e100 	.word	0xe000e100

08006424 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006424:	b480      	push	{r7}
 8006426:	b083      	sub	sp, #12
 8006428:	af00      	add	r7, sp, #0
 800642a:	4603      	mov	r3, r0
 800642c:	6039      	str	r1, [r7, #0]
 800642e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006434:	2b00      	cmp	r3, #0
 8006436:	db0a      	blt.n	800644e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	b2da      	uxtb	r2, r3
 800643c:	490c      	ldr	r1, [pc, #48]	@ (8006470 <__NVIC_SetPriority+0x4c>)
 800643e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006442:	0112      	lsls	r2, r2, #4
 8006444:	b2d2      	uxtb	r2, r2
 8006446:	440b      	add	r3, r1
 8006448:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800644c:	e00a      	b.n	8006464 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	b2da      	uxtb	r2, r3
 8006452:	4908      	ldr	r1, [pc, #32]	@ (8006474 <__NVIC_SetPriority+0x50>)
 8006454:	79fb      	ldrb	r3, [r7, #7]
 8006456:	f003 030f 	and.w	r3, r3, #15
 800645a:	3b04      	subs	r3, #4
 800645c:	0112      	lsls	r2, r2, #4
 800645e:	b2d2      	uxtb	r2, r2
 8006460:	440b      	add	r3, r1
 8006462:	761a      	strb	r2, [r3, #24]
}
 8006464:	bf00      	nop
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr
 8006470:	e000e100 	.word	0xe000e100
 8006474:	e000ed00 	.word	0xe000ed00

08006478 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006478:	b480      	push	{r7}
 800647a:	b089      	sub	sp, #36	@ 0x24
 800647c:	af00      	add	r7, sp, #0
 800647e:	60f8      	str	r0, [r7, #12]
 8006480:	60b9      	str	r1, [r7, #8]
 8006482:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f003 0307 	and.w	r3, r3, #7
 800648a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800648c:	69fb      	ldr	r3, [r7, #28]
 800648e:	f1c3 0307 	rsb	r3, r3, #7
 8006492:	2b04      	cmp	r3, #4
 8006494:	bf28      	it	cs
 8006496:	2304      	movcs	r3, #4
 8006498:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	3304      	adds	r3, #4
 800649e:	2b06      	cmp	r3, #6
 80064a0:	d902      	bls.n	80064a8 <NVIC_EncodePriority+0x30>
 80064a2:	69fb      	ldr	r3, [r7, #28]
 80064a4:	3b03      	subs	r3, #3
 80064a6:	e000      	b.n	80064aa <NVIC_EncodePriority+0x32>
 80064a8:	2300      	movs	r3, #0
 80064aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064ac:	f04f 32ff 	mov.w	r2, #4294967295
 80064b0:	69bb      	ldr	r3, [r7, #24]
 80064b2:	fa02 f303 	lsl.w	r3, r2, r3
 80064b6:	43da      	mvns	r2, r3
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	401a      	ands	r2, r3
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80064c0:	f04f 31ff 	mov.w	r1, #4294967295
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	fa01 f303 	lsl.w	r3, r1, r3
 80064ca:	43d9      	mvns	r1, r3
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064d0:	4313      	orrs	r3, r2
         );
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3724      	adds	r7, #36	@ 0x24
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr
	...

080064e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b082      	sub	sp, #8
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	3b01      	subs	r3, #1
 80064ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064f0:	d301      	bcc.n	80064f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80064f2:	2301      	movs	r3, #1
 80064f4:	e00f      	b.n	8006516 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80064f6:	4a0a      	ldr	r2, [pc, #40]	@ (8006520 <SysTick_Config+0x40>)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	3b01      	subs	r3, #1
 80064fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80064fe:	210f      	movs	r1, #15
 8006500:	f04f 30ff 	mov.w	r0, #4294967295
 8006504:	f7ff ff8e 	bl	8006424 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006508:	4b05      	ldr	r3, [pc, #20]	@ (8006520 <SysTick_Config+0x40>)
 800650a:	2200      	movs	r2, #0
 800650c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800650e:	4b04      	ldr	r3, [pc, #16]	@ (8006520 <SysTick_Config+0x40>)
 8006510:	2207      	movs	r2, #7
 8006512:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006514:	2300      	movs	r3, #0
}
 8006516:	4618      	mov	r0, r3
 8006518:	3708      	adds	r7, #8
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	e000e010 	.word	0xe000e010

08006524 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b082      	sub	sp, #8
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f7ff ff29 	bl	8006384 <__NVIC_SetPriorityGrouping>
}
 8006532:	bf00      	nop
 8006534:	3708      	adds	r7, #8
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}

0800653a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800653a:	b580      	push	{r7, lr}
 800653c:	b086      	sub	sp, #24
 800653e:	af00      	add	r7, sp, #0
 8006540:	4603      	mov	r3, r0
 8006542:	60b9      	str	r1, [r7, #8]
 8006544:	607a      	str	r2, [r7, #4]
 8006546:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006548:	f7ff ff40 	bl	80063cc <__NVIC_GetPriorityGrouping>
 800654c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800654e:	687a      	ldr	r2, [r7, #4]
 8006550:	68b9      	ldr	r1, [r7, #8]
 8006552:	6978      	ldr	r0, [r7, #20]
 8006554:	f7ff ff90 	bl	8006478 <NVIC_EncodePriority>
 8006558:	4602      	mov	r2, r0
 800655a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800655e:	4611      	mov	r1, r2
 8006560:	4618      	mov	r0, r3
 8006562:	f7ff ff5f 	bl	8006424 <__NVIC_SetPriority>
}
 8006566:	bf00      	nop
 8006568:	3718      	adds	r7, #24
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}

0800656e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800656e:	b580      	push	{r7, lr}
 8006570:	b082      	sub	sp, #8
 8006572:	af00      	add	r7, sp, #0
 8006574:	4603      	mov	r3, r0
 8006576:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800657c:	4618      	mov	r0, r3
 800657e:	f7ff ff33 	bl	80063e8 <__NVIC_EnableIRQ>
}
 8006582:	bf00      	nop
 8006584:	3708      	adds	r7, #8
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}

0800658a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800658a:	b580      	push	{r7, lr}
 800658c:	b082      	sub	sp, #8
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f7ff ffa4 	bl	80064e0 <SysTick_Config>
 8006598:	4603      	mov	r3, r0
}
 800659a:	4618      	mov	r0, r3
 800659c:	3708      	adds	r7, #8
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}

080065a2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80065a2:	b580      	push	{r7, lr}
 80065a4:	b082      	sub	sp, #8
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d101      	bne.n	80065b4 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	e014      	b.n	80065de <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	791b      	ldrb	r3, [r3, #4]
 80065b8:	b2db      	uxtb	r3, r3
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d105      	bne.n	80065ca <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f7fd fc9f 	bl	8003f08 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2202      	movs	r2, #2
 80065ce:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2201      	movs	r2, #1
 80065da:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80065dc:	2300      	movs	r3, #0
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3708      	adds	r7, #8
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
	...

080065e8 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b085      	sub	sp, #20
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
 80065f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d101      	bne.n	80065fc <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	e056      	b.n	80066aa <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	795b      	ldrb	r3, [r3, #5]
 8006600:	2b01      	cmp	r3, #1
 8006602:	d101      	bne.n	8006608 <HAL_DAC_Start+0x20>
 8006604:	2302      	movs	r3, #2
 8006606:	e050      	b.n	80066aa <HAL_DAC_Start+0xc2>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2201      	movs	r2, #1
 800660c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2202      	movs	r2, #2
 8006612:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	6819      	ldr	r1, [r3, #0]
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	f003 0310 	and.w	r3, r3, #16
 8006620:	2201      	movs	r2, #1
 8006622:	409a      	lsls	r2, r3
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	430a      	orrs	r2, r1
 800662a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800662c:	4b22      	ldr	r3, [pc, #136]	@ (80066b8 <HAL_DAC_Start+0xd0>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	099b      	lsrs	r3, r3, #6
 8006632:	4a22      	ldr	r2, [pc, #136]	@ (80066bc <HAL_DAC_Start+0xd4>)
 8006634:	fba2 2303 	umull	r2, r3, r2, r3
 8006638:	099b      	lsrs	r3, r3, #6
 800663a:	3301      	adds	r3, #1
 800663c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800663e:	e002      	b.n	8006646 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	3b01      	subs	r3, #1
 8006644:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d1f9      	bne.n	8006640 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d10f      	bne.n	8006672 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800665c:	2b02      	cmp	r3, #2
 800665e:	d11d      	bne.n	800669c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	685a      	ldr	r2, [r3, #4]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f042 0201 	orr.w	r2, r2, #1
 800666e:	605a      	str	r2, [r3, #4]
 8006670:	e014      	b.n	800669c <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	f003 0310 	and.w	r3, r3, #16
 8006682:	2102      	movs	r1, #2
 8006684:	fa01 f303 	lsl.w	r3, r1, r3
 8006688:	429a      	cmp	r2, r3
 800668a:	d107      	bne.n	800669c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	685a      	ldr	r2, [r3, #4]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f042 0202 	orr.w	r2, r2, #2
 800669a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80066a8:	2300      	movs	r3, #0
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3714      	adds	r7, #20
 80066ae:	46bd      	mov	sp, r7
 80066b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b4:	4770      	bx	lr
 80066b6:	bf00      	nop
 80066b8:	2000006c 	.word	0x2000006c
 80066bc:	053e2d63 	.word	0x053e2d63

080066c0 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b084      	sub	sp, #16
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066d6:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d01d      	beq.n	800671e <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d018      	beq.n	800671e <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2204      	movs	r2, #4
 80066f0:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	691b      	ldr	r3, [r3, #16]
 80066f6:	f043 0201 	orr.w	r2, r3, #1
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006706:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006716:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f000 f854 	bl	80067c6 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006724:	2b00      	cmp	r3, #0
 8006726:	d01d      	beq.n	8006764 <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800672e:	2b00      	cmp	r3, #0
 8006730:	d018      	beq.n	8006764 <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2204      	movs	r2, #4
 8006736:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	691b      	ldr	r3, [r3, #16]
 800673c:	f043 0202 	orr.w	r2, r3, #2
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800674c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800675c:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f000 f9f4 	bl	8006b4c <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8006764:	bf00      	nop
 8006766:	3710      	adds	r7, #16
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}

0800676c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800676c:	b480      	push	{r7}
 800676e:	b087      	sub	sp, #28
 8006770:	af00      	add	r7, sp, #0
 8006772:	60f8      	str	r0, [r7, #12]
 8006774:	60b9      	str	r1, [r7, #8]
 8006776:	607a      	str	r2, [r7, #4]
 8006778:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800677a:	2300      	movs	r3, #0
 800677c:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d101      	bne.n	8006788 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	e018      	b.n	80067ba <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d105      	bne.n	80067a6 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800679a:	697a      	ldr	r2, [r7, #20]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	4413      	add	r3, r2
 80067a0:	3308      	adds	r3, #8
 80067a2:	617b      	str	r3, [r7, #20]
 80067a4:	e004      	b.n	80067b0 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80067a6:	697a      	ldr	r2, [r7, #20]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	4413      	add	r3, r2
 80067ac:	3314      	adds	r3, #20
 80067ae:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	461a      	mov	r2, r3
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	371c      	adds	r7, #28
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr

080067c6 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80067c6:	b480      	push	{r7}
 80067c8:	b083      	sub	sp, #12
 80067ca:	af00      	add	r7, sp, #0
 80067cc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80067ce:	bf00      	nop
 80067d0:	370c      	adds	r7, #12
 80067d2:	46bd      	mov	sp, r7
 80067d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d8:	4770      	bx	lr
	...

080067dc <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b08a      	sub	sp, #40	@ 0x28
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	60b9      	str	r1, [r7, #8]
 80067e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067e8:	2300      	movs	r3, #0
 80067ea:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d002      	beq.n	80067f8 <HAL_DAC_ConfigChannel+0x1c>
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d101      	bne.n	80067fc <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	e19e      	b.n	8006b3a <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	795b      	ldrb	r3, [r3, #5]
 8006800:	2b01      	cmp	r3, #1
 8006802:	d101      	bne.n	8006808 <HAL_DAC_ConfigChannel+0x2c>
 8006804:	2302      	movs	r3, #2
 8006806:	e198      	b.n	8006b3a <HAL_DAC_ConfigChannel+0x35e>
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2201      	movs	r2, #1
 800680c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2202      	movs	r2, #2
 8006812:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	2b04      	cmp	r3, #4
 800681a:	d17a      	bne.n	8006912 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800681c:	f7fd ffdc 	bl	80047d8 <HAL_GetTick>
 8006820:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d13d      	bne.n	80068a4 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006828:	e018      	b.n	800685c <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800682a:	f7fd ffd5 	bl	80047d8 <HAL_GetTick>
 800682e:	4602      	mov	r2, r0
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	2b01      	cmp	r3, #1
 8006836:	d911      	bls.n	800685c <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800683e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006842:	2b00      	cmp	r3, #0
 8006844:	d00a      	beq.n	800685c <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	691b      	ldr	r3, [r3, #16]
 800684a:	f043 0208 	orr.w	r2, r3, #8
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2203      	movs	r2, #3
 8006856:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8006858:	2303      	movs	r3, #3
 800685a:	e16e      	b.n	8006b3a <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006862:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006866:	2b00      	cmp	r3, #0
 8006868:	d1df      	bne.n	800682a <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	68ba      	ldr	r2, [r7, #8]
 8006870:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006872:	641a      	str	r2, [r3, #64]	@ 0x40
 8006874:	e020      	b.n	80068b8 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006876:	f7fd ffaf 	bl	80047d8 <HAL_GetTick>
 800687a:	4602      	mov	r2, r0
 800687c:	69bb      	ldr	r3, [r7, #24]
 800687e:	1ad3      	subs	r3, r2, r3
 8006880:	2b01      	cmp	r3, #1
 8006882:	d90f      	bls.n	80068a4 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800688a:	2b00      	cmp	r3, #0
 800688c:	da0a      	bge.n	80068a4 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	691b      	ldr	r3, [r3, #16]
 8006892:	f043 0208 	orr.w	r2, r3, #8
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2203      	movs	r2, #3
 800689e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80068a0:	2303      	movs	r3, #3
 80068a2:	e14a      	b.n	8006b3a <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	dbe3      	blt.n	8006876 <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	68ba      	ldr	r2, [r7, #8]
 80068b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80068b6:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f003 0310 	and.w	r3, r3, #16
 80068c4:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80068c8:	fa01 f303 	lsl.w	r3, r1, r3
 80068cc:	43db      	mvns	r3, r3
 80068ce:	ea02 0103 	and.w	r1, r2, r3
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f003 0310 	and.w	r3, r3, #16
 80068dc:	409a      	lsls	r2, r3
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	430a      	orrs	r2, r1
 80068e4:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f003 0310 	and.w	r3, r3, #16
 80068f2:	21ff      	movs	r1, #255	@ 0xff
 80068f4:	fa01 f303 	lsl.w	r3, r1, r3
 80068f8:	43db      	mvns	r3, r3
 80068fa:	ea02 0103 	and.w	r1, r2, r3
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f003 0310 	and.w	r3, r3, #16
 8006908:	409a      	lsls	r2, r3
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	430a      	orrs	r2, r1
 8006910:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	69db      	ldr	r3, [r3, #28]
 8006916:	2b01      	cmp	r3, #1
 8006918:	d11d      	bne.n	8006956 <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006920:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f003 0310 	and.w	r3, r3, #16
 8006928:	221f      	movs	r2, #31
 800692a:	fa02 f303 	lsl.w	r3, r2, r3
 800692e:	43db      	mvns	r3, r3
 8006930:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006932:	4013      	ands	r3, r2
 8006934:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	6a1b      	ldr	r3, [r3, #32]
 800693a:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f003 0310 	and.w	r3, r3, #16
 8006942:	697a      	ldr	r2, [r7, #20]
 8006944:	fa02 f303 	lsl.w	r3, r2, r3
 8006948:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800694a:	4313      	orrs	r3, r2
 800694c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006954:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800695c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f003 0310 	and.w	r3, r3, #16
 8006964:	2207      	movs	r2, #7
 8006966:	fa02 f303 	lsl.w	r3, r2, r3
 800696a:	43db      	mvns	r3, r3
 800696c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800696e:	4013      	ands	r3, r2
 8006970:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	699b      	ldr	r3, [r3, #24]
 8006976:	2b01      	cmp	r3, #1
 8006978:	d102      	bne.n	8006980 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 800697a:	2300      	movs	r3, #0
 800697c:	623b      	str	r3, [r7, #32]
 800697e:	e00f      	b.n	80069a0 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	699b      	ldr	r3, [r3, #24]
 8006984:	2b02      	cmp	r3, #2
 8006986:	d102      	bne.n	800698e <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8006988:	2301      	movs	r3, #1
 800698a:	623b      	str	r3, [r7, #32]
 800698c:	e008      	b.n	80069a0 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d102      	bne.n	800699c <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8006996:	2301      	movs	r3, #1
 8006998:	623b      	str	r3, [r7, #32]
 800699a:	e001      	b.n	80069a0 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800699c:	2300      	movs	r3, #0
 800699e:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	689a      	ldr	r2, [r3, #8]
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	695b      	ldr	r3, [r3, #20]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	6a3a      	ldr	r2, [r7, #32]
 80069ac:	4313      	orrs	r3, r2
 80069ae:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f003 0310 	and.w	r3, r3, #16
 80069b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80069ba:	fa02 f303 	lsl.w	r3, r2, r3
 80069be:	43db      	mvns	r3, r3
 80069c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069c2:	4013      	ands	r3, r2
 80069c4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	791b      	ldrb	r3, [r3, #4]
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d102      	bne.n	80069d4 <HAL_DAC_ConfigChannel+0x1f8>
 80069ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80069d2:	e000      	b.n	80069d6 <HAL_DAC_ConfigChannel+0x1fa>
 80069d4:	2300      	movs	r3, #0
 80069d6:	697a      	ldr	r2, [r7, #20]
 80069d8:	4313      	orrs	r3, r2
 80069da:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f003 0310 	and.w	r3, r3, #16
 80069e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80069e6:	fa02 f303 	lsl.w	r3, r2, r3
 80069ea:	43db      	mvns	r3, r3
 80069ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069ee:	4013      	ands	r3, r2
 80069f0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	795b      	ldrb	r3, [r3, #5]
 80069f6:	2b01      	cmp	r3, #1
 80069f8:	d102      	bne.n	8006a00 <HAL_DAC_ConfigChannel+0x224>
 80069fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80069fe:	e000      	b.n	8006a02 <HAL_DAC_ConfigChannel+0x226>
 8006a00:	2300      	movs	r3, #0
 8006a02:	697a      	ldr	r2, [r7, #20]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8006a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a0a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8006a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	2b02      	cmp	r3, #2
 8006a16:	d114      	bne.n	8006a42 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8006a18:	f002 ff7a 	bl	8009910 <HAL_RCC_GetHCLKFreq>
 8006a1c:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	4a48      	ldr	r2, [pc, #288]	@ (8006b44 <HAL_DAC_ConfigChannel+0x368>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d904      	bls.n	8006a30 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8006a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a2e:	e00f      	b.n	8006a50 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	4a45      	ldr	r2, [pc, #276]	@ (8006b48 <HAL_DAC_ConfigChannel+0x36c>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d90a      	bls.n	8006a4e <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006a3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a40:	e006      	b.n	8006a50 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a4c:	e000      	b.n	8006a50 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8006a4e:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f003 0310 	and.w	r3, r3, #16
 8006a56:	697a      	ldr	r2, [r7, #20]
 8006a58:	fa02 f303 	lsl.w	r3, r2, r3
 8006a5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a68:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	6819      	ldr	r1, [r3, #0]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f003 0310 	and.w	r3, r3, #16
 8006a76:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a7e:	43da      	mvns	r2, r3
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	400a      	ands	r2, r1
 8006a86:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f003 0310 	and.w	r3, r3, #16
 8006a96:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8006a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a9e:	43db      	mvns	r3, r3
 8006aa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f003 0310 	and.w	r3, r3, #16
 8006ab2:	697a      	ldr	r2, [r7, #20]
 8006ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006aba:	4313      	orrs	r3, r2
 8006abc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ac4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	6819      	ldr	r1, [r3, #0]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f003 0310 	and.w	r3, r3, #16
 8006ad2:	22c0      	movs	r2, #192	@ 0xc0
 8006ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ad8:	43da      	mvns	r2, r3
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	400a      	ands	r2, r1
 8006ae0:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	68db      	ldr	r3, [r3, #12]
 8006ae6:	089b      	lsrs	r3, r3, #2
 8006ae8:	f003 030f 	and.w	r3, r3, #15
 8006aec:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	691b      	ldr	r3, [r3, #16]
 8006af2:	089b      	lsrs	r3, r3, #2
 8006af4:	021b      	lsls	r3, r3, #8
 8006af6:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006afa:	697a      	ldr	r2, [r7, #20]
 8006afc:	4313      	orrs	r3, r2
 8006afe:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f003 0310 	and.w	r3, r3, #16
 8006b0c:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8006b10:	fa01 f303 	lsl.w	r3, r1, r3
 8006b14:	43db      	mvns	r3, r3
 8006b16:	ea02 0103 	and.w	r1, r2, r3
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f003 0310 	and.w	r3, r3, #16
 8006b20:	697a      	ldr	r2, [r7, #20]
 8006b22:	409a      	lsls	r2, r3
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	430a      	orrs	r2, r1
 8006b2a:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2200      	movs	r2, #0
 8006b36:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8006b38:	7ffb      	ldrb	r3, [r7, #31]
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3728      	adds	r7, #40	@ 0x28
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}
 8006b42:	bf00      	nop
 8006b44:	09896800 	.word	0x09896800
 8006b48:	04c4b400 	.word	0x04c4b400

08006b4c <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8006b54:	bf00      	nop
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr

08006b60 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b084      	sub	sp, #16
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d101      	bne.n	8006b72 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e08d      	b.n	8006c8e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	461a      	mov	r2, r3
 8006b78:	4b47      	ldr	r3, [pc, #284]	@ (8006c98 <HAL_DMA_Init+0x138>)
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d80f      	bhi.n	8006b9e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	461a      	mov	r2, r3
 8006b84:	4b45      	ldr	r3, [pc, #276]	@ (8006c9c <HAL_DMA_Init+0x13c>)
 8006b86:	4413      	add	r3, r2
 8006b88:	4a45      	ldr	r2, [pc, #276]	@ (8006ca0 <HAL_DMA_Init+0x140>)
 8006b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b8e:	091b      	lsrs	r3, r3, #4
 8006b90:	009a      	lsls	r2, r3, #2
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	4a42      	ldr	r2, [pc, #264]	@ (8006ca4 <HAL_DMA_Init+0x144>)
 8006b9a:	641a      	str	r2, [r3, #64]	@ 0x40
 8006b9c:	e00e      	b.n	8006bbc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	4b40      	ldr	r3, [pc, #256]	@ (8006ca8 <HAL_DMA_Init+0x148>)
 8006ba6:	4413      	add	r3, r2
 8006ba8:	4a3d      	ldr	r2, [pc, #244]	@ (8006ca0 <HAL_DMA_Init+0x140>)
 8006baa:	fba2 2303 	umull	r2, r3, r2, r3
 8006bae:	091b      	lsrs	r3, r3, #4
 8006bb0:	009a      	lsls	r2, r3, #2
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4a3c      	ldr	r2, [pc, #240]	@ (8006cac <HAL_DMA_Init+0x14c>)
 8006bba:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2202      	movs	r2, #2
 8006bc0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006bd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bd6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006be0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	691b      	ldr	r3, [r3, #16]
 8006be6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006bec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	699b      	ldr	r3, [r3, #24]
 8006bf2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006bf8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a1b      	ldr	r3, [r3, #32]
 8006bfe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	68fa      	ldr	r2, [r7, #12]
 8006c0c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f000 f9b6 	bl	8006f80 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c1c:	d102      	bne.n	8006c24 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	685a      	ldr	r2, [r3, #4]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c2c:	b2d2      	uxtb	r2, r2
 8006c2e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c34:	687a      	ldr	r2, [r7, #4]
 8006c36:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006c38:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d010      	beq.n	8006c64 <HAL_DMA_Init+0x104>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	2b04      	cmp	r3, #4
 8006c48:	d80c      	bhi.n	8006c64 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 f9d6 	bl	8006ffc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c54:	2200      	movs	r2, #0
 8006c56:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c5c:	687a      	ldr	r2, [r7, #4]
 8006c5e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006c60:	605a      	str	r2, [r3, #4]
 8006c62:	e008      	b.n	8006c76 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2200      	movs	r2, #0
 8006c74:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2200      	movs	r2, #0
 8006c88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3710      	adds	r7, #16
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}
 8006c96:	bf00      	nop
 8006c98:	40020407 	.word	0x40020407
 8006c9c:	bffdfff8 	.word	0xbffdfff8
 8006ca0:	cccccccd 	.word	0xcccccccd
 8006ca4:	40020000 	.word	0x40020000
 8006ca8:	bffdfbf8 	.word	0xbffdfbf8
 8006cac:	40020400 	.word	0x40020400

08006cb0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b086      	sub	sp, #24
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	60f8      	str	r0, [r7, #12]
 8006cb8:	60b9      	str	r1, [r7, #8]
 8006cba:	607a      	str	r2, [r7, #4]
 8006cbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d101      	bne.n	8006cd0 <HAL_DMA_Start_IT+0x20>
 8006ccc:	2302      	movs	r3, #2
 8006cce:	e066      	b.n	8006d9e <HAL_DMA_Start_IT+0xee>
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d155      	bne.n	8006d90 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2202      	movs	r2, #2
 8006ce8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f022 0201 	bic.w	r2, r2, #1
 8006d00:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	687a      	ldr	r2, [r7, #4]
 8006d06:	68b9      	ldr	r1, [r7, #8]
 8006d08:	68f8      	ldr	r0, [r7, #12]
 8006d0a:	f000 f8fb 	bl	8006f04 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d008      	beq.n	8006d28 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f042 020e 	orr.w	r2, r2, #14
 8006d24:	601a      	str	r2, [r3, #0]
 8006d26:	e00f      	b.n	8006d48 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	681a      	ldr	r2, [r3, #0]
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f022 0204 	bic.w	r2, r2, #4
 8006d36:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	681a      	ldr	r2, [r3, #0]
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f042 020a 	orr.w	r2, r2, #10
 8006d46:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d007      	beq.n	8006d66 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d60:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d64:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d007      	beq.n	8006d7e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d7c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f042 0201 	orr.w	r2, r2, #1
 8006d8c:	601a      	str	r2, [r3, #0]
 8006d8e:	e005      	b.n	8006d9c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2200      	movs	r2, #0
 8006d94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006d98:	2302      	movs	r3, #2
 8006d9a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006d9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3718      	adds	r7, #24
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}

08006da6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006da6:	b580      	push	{r7, lr}
 8006da8:	b084      	sub	sp, #16
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dc2:	f003 031f 	and.w	r3, r3, #31
 8006dc6:	2204      	movs	r2, #4
 8006dc8:	409a      	lsls	r2, r3
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	4013      	ands	r3, r2
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d026      	beq.n	8006e20 <HAL_DMA_IRQHandler+0x7a>
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	f003 0304 	and.w	r3, r3, #4
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d021      	beq.n	8006e20 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f003 0320 	and.w	r3, r3, #32
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d107      	bne.n	8006dfa <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f022 0204 	bic.w	r2, r2, #4
 8006df8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dfe:	f003 021f 	and.w	r2, r3, #31
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e06:	2104      	movs	r1, #4
 8006e08:	fa01 f202 	lsl.w	r2, r1, r2
 8006e0c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d071      	beq.n	8006efa <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006e1e:	e06c      	b.n	8006efa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e24:	f003 031f 	and.w	r3, r3, #31
 8006e28:	2202      	movs	r2, #2
 8006e2a:	409a      	lsls	r2, r3
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	4013      	ands	r3, r2
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d02e      	beq.n	8006e92 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	f003 0302 	and.w	r3, r3, #2
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d029      	beq.n	8006e92 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f003 0320 	and.w	r3, r3, #32
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d10b      	bne.n	8006e64 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f022 020a 	bic.w	r2, r2, #10
 8006e5a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e68:	f003 021f 	and.w	r2, r3, #31
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e70:	2102      	movs	r1, #2
 8006e72:	fa01 f202 	lsl.w	r2, r1, r2
 8006e76:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d038      	beq.n	8006efa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006e90:	e033      	b.n	8006efa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e96:	f003 031f 	and.w	r3, r3, #31
 8006e9a:	2208      	movs	r2, #8
 8006e9c:	409a      	lsls	r2, r3
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	4013      	ands	r3, r2
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d02a      	beq.n	8006efc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	f003 0308 	and.w	r3, r3, #8
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d025      	beq.n	8006efc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f022 020e 	bic.w	r2, r2, #14
 8006ebe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ec4:	f003 021f 	and.w	r2, r3, #31
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ecc:	2101      	movs	r1, #1
 8006ece:	fa01 f202 	lsl.w	r2, r1, r2
 8006ed2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2201      	movs	r2, #1
 8006ede:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d004      	beq.n	8006efc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006efa:	bf00      	nop
 8006efc:	bf00      	nop
}
 8006efe:	3710      	adds	r7, #16
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}

08006f04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b085      	sub	sp, #20
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	60f8      	str	r0, [r7, #12]
 8006f0c:	60b9      	str	r1, [r7, #8]
 8006f0e:	607a      	str	r2, [r7, #4]
 8006f10:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f16:	68fa      	ldr	r2, [r7, #12]
 8006f18:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006f1a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d004      	beq.n	8006f2e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f28:	68fa      	ldr	r2, [r7, #12]
 8006f2a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006f2c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f32:	f003 021f 	and.w	r2, r3, #31
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f3a:	2101      	movs	r1, #1
 8006f3c:	fa01 f202 	lsl.w	r2, r1, r2
 8006f40:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	683a      	ldr	r2, [r7, #0]
 8006f48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	2b10      	cmp	r3, #16
 8006f50:	d108      	bne.n	8006f64 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	68ba      	ldr	r2, [r7, #8]
 8006f60:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006f62:	e007      	b.n	8006f74 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68ba      	ldr	r2, [r7, #8]
 8006f6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	687a      	ldr	r2, [r7, #4]
 8006f72:	60da      	str	r2, [r3, #12]
}
 8006f74:	bf00      	nop
 8006f76:	3714      	adds	r7, #20
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b087      	sub	sp, #28
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	4b16      	ldr	r3, [pc, #88]	@ (8006fe8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006f90:	429a      	cmp	r2, r3
 8006f92:	d802      	bhi.n	8006f9a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006f94:	4b15      	ldr	r3, [pc, #84]	@ (8006fec <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006f96:	617b      	str	r3, [r7, #20]
 8006f98:	e001      	b.n	8006f9e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8006f9a:	4b15      	ldr	r3, [pc, #84]	@ (8006ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006f9c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	3b08      	subs	r3, #8
 8006faa:	4a12      	ldr	r2, [pc, #72]	@ (8006ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006fac:	fba2 2303 	umull	r2, r3, r2, r3
 8006fb0:	091b      	lsrs	r3, r3, #4
 8006fb2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fb8:	089b      	lsrs	r3, r3, #2
 8006fba:	009a      	lsls	r2, r3, #2
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	4a0b      	ldr	r2, [pc, #44]	@ (8006ff8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006fca:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f003 031f 	and.w	r3, r3, #31
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	409a      	lsls	r2, r3
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006fda:	bf00      	nop
 8006fdc:	371c      	adds	r7, #28
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr
 8006fe6:	bf00      	nop
 8006fe8:	40020407 	.word	0x40020407
 8006fec:	40020800 	.word	0x40020800
 8006ff0:	40020820 	.word	0x40020820
 8006ff4:	cccccccd 	.word	0xcccccccd
 8006ff8:	40020880 	.word	0x40020880

08006ffc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	b085      	sub	sp, #20
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	b2db      	uxtb	r3, r3
 800700a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800700c:	68fa      	ldr	r2, [r7, #12]
 800700e:	4b0b      	ldr	r3, [pc, #44]	@ (800703c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007010:	4413      	add	r3, r2
 8007012:	009b      	lsls	r3, r3, #2
 8007014:	461a      	mov	r2, r3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a08      	ldr	r2, [pc, #32]	@ (8007040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800701e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	3b01      	subs	r3, #1
 8007024:	f003 031f 	and.w	r3, r3, #31
 8007028:	2201      	movs	r2, #1
 800702a:	409a      	lsls	r2, r3
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007030:	bf00      	nop
 8007032:	3714      	adds	r7, #20
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr
 800703c:	1000823f 	.word	0x1000823f
 8007040:	40020940 	.word	0x40020940

08007044 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007044:	b480      	push	{r7}
 8007046:	b087      	sub	sp, #28
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800704e:	2300      	movs	r3, #0
 8007050:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007052:	e15a      	b.n	800730a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	2101      	movs	r1, #1
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	fa01 f303 	lsl.w	r3, r1, r3
 8007060:	4013      	ands	r3, r2
 8007062:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2b00      	cmp	r3, #0
 8007068:	f000 814c 	beq.w	8007304 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	f003 0303 	and.w	r3, r3, #3
 8007074:	2b01      	cmp	r3, #1
 8007076:	d005      	beq.n	8007084 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007080:	2b02      	cmp	r3, #2
 8007082:	d130      	bne.n	80070e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	005b      	lsls	r3, r3, #1
 800708e:	2203      	movs	r2, #3
 8007090:	fa02 f303 	lsl.w	r3, r2, r3
 8007094:	43db      	mvns	r3, r3
 8007096:	693a      	ldr	r2, [r7, #16]
 8007098:	4013      	ands	r3, r2
 800709a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	68da      	ldr	r2, [r3, #12]
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	005b      	lsls	r3, r3, #1
 80070a4:	fa02 f303 	lsl.w	r3, r2, r3
 80070a8:	693a      	ldr	r2, [r7, #16]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	693a      	ldr	r2, [r7, #16]
 80070b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80070ba:	2201      	movs	r2, #1
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	fa02 f303 	lsl.w	r3, r2, r3
 80070c2:	43db      	mvns	r3, r3
 80070c4:	693a      	ldr	r2, [r7, #16]
 80070c6:	4013      	ands	r3, r2
 80070c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	091b      	lsrs	r3, r3, #4
 80070d0:	f003 0201 	and.w	r2, r3, #1
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	fa02 f303 	lsl.w	r3, r2, r3
 80070da:	693a      	ldr	r2, [r7, #16]
 80070dc:	4313      	orrs	r3, r2
 80070de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	693a      	ldr	r2, [r7, #16]
 80070e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	f003 0303 	and.w	r3, r3, #3
 80070ee:	2b03      	cmp	r3, #3
 80070f0:	d017      	beq.n	8007122 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	005b      	lsls	r3, r3, #1
 80070fc:	2203      	movs	r2, #3
 80070fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007102:	43db      	mvns	r3, r3
 8007104:	693a      	ldr	r2, [r7, #16]
 8007106:	4013      	ands	r3, r2
 8007108:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	689a      	ldr	r2, [r3, #8]
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	005b      	lsls	r3, r3, #1
 8007112:	fa02 f303 	lsl.w	r3, r2, r3
 8007116:	693a      	ldr	r2, [r7, #16]
 8007118:	4313      	orrs	r3, r2
 800711a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	f003 0303 	and.w	r3, r3, #3
 800712a:	2b02      	cmp	r3, #2
 800712c:	d123      	bne.n	8007176 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	08da      	lsrs	r2, r3, #3
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	3208      	adds	r2, #8
 8007136:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800713a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	f003 0307 	and.w	r3, r3, #7
 8007142:	009b      	lsls	r3, r3, #2
 8007144:	220f      	movs	r2, #15
 8007146:	fa02 f303 	lsl.w	r3, r2, r3
 800714a:	43db      	mvns	r3, r3
 800714c:	693a      	ldr	r2, [r7, #16]
 800714e:	4013      	ands	r3, r2
 8007150:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	691a      	ldr	r2, [r3, #16]
 8007156:	697b      	ldr	r3, [r7, #20]
 8007158:	f003 0307 	and.w	r3, r3, #7
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	fa02 f303 	lsl.w	r3, r2, r3
 8007162:	693a      	ldr	r2, [r7, #16]
 8007164:	4313      	orrs	r3, r2
 8007166:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	08da      	lsrs	r2, r3, #3
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	3208      	adds	r2, #8
 8007170:	6939      	ldr	r1, [r7, #16]
 8007172:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	005b      	lsls	r3, r3, #1
 8007180:	2203      	movs	r2, #3
 8007182:	fa02 f303 	lsl.w	r3, r2, r3
 8007186:	43db      	mvns	r3, r3
 8007188:	693a      	ldr	r2, [r7, #16]
 800718a:	4013      	ands	r3, r2
 800718c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	f003 0203 	and.w	r2, r3, #3
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	005b      	lsls	r3, r3, #1
 800719a:	fa02 f303 	lsl.w	r3, r2, r3
 800719e:	693a      	ldr	r2, [r7, #16]
 80071a0:	4313      	orrs	r3, r2
 80071a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	693a      	ldr	r2, [r7, #16]
 80071a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	f000 80a6 	beq.w	8007304 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071b8:	4b5b      	ldr	r3, [pc, #364]	@ (8007328 <HAL_GPIO_Init+0x2e4>)
 80071ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071bc:	4a5a      	ldr	r2, [pc, #360]	@ (8007328 <HAL_GPIO_Init+0x2e4>)
 80071be:	f043 0301 	orr.w	r3, r3, #1
 80071c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80071c4:	4b58      	ldr	r3, [pc, #352]	@ (8007328 <HAL_GPIO_Init+0x2e4>)
 80071c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071c8:	f003 0301 	and.w	r3, r3, #1
 80071cc:	60bb      	str	r3, [r7, #8]
 80071ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80071d0:	4a56      	ldr	r2, [pc, #344]	@ (800732c <HAL_GPIO_Init+0x2e8>)
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	089b      	lsrs	r3, r3, #2
 80071d6:	3302      	adds	r3, #2
 80071d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	f003 0303 	and.w	r3, r3, #3
 80071e4:	009b      	lsls	r3, r3, #2
 80071e6:	220f      	movs	r2, #15
 80071e8:	fa02 f303 	lsl.w	r3, r2, r3
 80071ec:	43db      	mvns	r3, r3
 80071ee:	693a      	ldr	r2, [r7, #16]
 80071f0:	4013      	ands	r3, r2
 80071f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80071fa:	d01f      	beq.n	800723c <HAL_GPIO_Init+0x1f8>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a4c      	ldr	r2, [pc, #304]	@ (8007330 <HAL_GPIO_Init+0x2ec>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d019      	beq.n	8007238 <HAL_GPIO_Init+0x1f4>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	4a4b      	ldr	r2, [pc, #300]	@ (8007334 <HAL_GPIO_Init+0x2f0>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d013      	beq.n	8007234 <HAL_GPIO_Init+0x1f0>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	4a4a      	ldr	r2, [pc, #296]	@ (8007338 <HAL_GPIO_Init+0x2f4>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d00d      	beq.n	8007230 <HAL_GPIO_Init+0x1ec>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	4a49      	ldr	r2, [pc, #292]	@ (800733c <HAL_GPIO_Init+0x2f8>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d007      	beq.n	800722c <HAL_GPIO_Init+0x1e8>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	4a48      	ldr	r2, [pc, #288]	@ (8007340 <HAL_GPIO_Init+0x2fc>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d101      	bne.n	8007228 <HAL_GPIO_Init+0x1e4>
 8007224:	2305      	movs	r3, #5
 8007226:	e00a      	b.n	800723e <HAL_GPIO_Init+0x1fa>
 8007228:	2306      	movs	r3, #6
 800722a:	e008      	b.n	800723e <HAL_GPIO_Init+0x1fa>
 800722c:	2304      	movs	r3, #4
 800722e:	e006      	b.n	800723e <HAL_GPIO_Init+0x1fa>
 8007230:	2303      	movs	r3, #3
 8007232:	e004      	b.n	800723e <HAL_GPIO_Init+0x1fa>
 8007234:	2302      	movs	r3, #2
 8007236:	e002      	b.n	800723e <HAL_GPIO_Init+0x1fa>
 8007238:	2301      	movs	r3, #1
 800723a:	e000      	b.n	800723e <HAL_GPIO_Init+0x1fa>
 800723c:	2300      	movs	r3, #0
 800723e:	697a      	ldr	r2, [r7, #20]
 8007240:	f002 0203 	and.w	r2, r2, #3
 8007244:	0092      	lsls	r2, r2, #2
 8007246:	4093      	lsls	r3, r2
 8007248:	693a      	ldr	r2, [r7, #16]
 800724a:	4313      	orrs	r3, r2
 800724c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800724e:	4937      	ldr	r1, [pc, #220]	@ (800732c <HAL_GPIO_Init+0x2e8>)
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	089b      	lsrs	r3, r3, #2
 8007254:	3302      	adds	r3, #2
 8007256:	693a      	ldr	r2, [r7, #16]
 8007258:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800725c:	4b39      	ldr	r3, [pc, #228]	@ (8007344 <HAL_GPIO_Init+0x300>)
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	43db      	mvns	r3, r3
 8007266:	693a      	ldr	r2, [r7, #16]
 8007268:	4013      	ands	r3, r2
 800726a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007274:	2b00      	cmp	r3, #0
 8007276:	d003      	beq.n	8007280 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007278:	693a      	ldr	r2, [r7, #16]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	4313      	orrs	r3, r2
 800727e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007280:	4a30      	ldr	r2, [pc, #192]	@ (8007344 <HAL_GPIO_Init+0x300>)
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007286:	4b2f      	ldr	r3, [pc, #188]	@ (8007344 <HAL_GPIO_Init+0x300>)
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	43db      	mvns	r3, r3
 8007290:	693a      	ldr	r2, [r7, #16]
 8007292:	4013      	ands	r3, r2
 8007294:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d003      	beq.n	80072aa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80072a2:	693a      	ldr	r2, [r7, #16]
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	4313      	orrs	r3, r2
 80072a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80072aa:	4a26      	ldr	r2, [pc, #152]	@ (8007344 <HAL_GPIO_Init+0x300>)
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80072b0:	4b24      	ldr	r3, [pc, #144]	@ (8007344 <HAL_GPIO_Init+0x300>)
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	43db      	mvns	r3, r3
 80072ba:	693a      	ldr	r2, [r7, #16]
 80072bc:	4013      	ands	r3, r2
 80072be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d003      	beq.n	80072d4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80072cc:	693a      	ldr	r2, [r7, #16]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	4313      	orrs	r3, r2
 80072d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80072d4:	4a1b      	ldr	r2, [pc, #108]	@ (8007344 <HAL_GPIO_Init+0x300>)
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80072da:	4b1a      	ldr	r3, [pc, #104]	@ (8007344 <HAL_GPIO_Init+0x300>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	43db      	mvns	r3, r3
 80072e4:	693a      	ldr	r2, [r7, #16]
 80072e6:	4013      	ands	r3, r2
 80072e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d003      	beq.n	80072fe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80072f6:	693a      	ldr	r2, [r7, #16]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	4313      	orrs	r3, r2
 80072fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80072fe:	4a11      	ldr	r2, [pc, #68]	@ (8007344 <HAL_GPIO_Init+0x300>)
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	3301      	adds	r3, #1
 8007308:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	fa22 f303 	lsr.w	r3, r2, r3
 8007314:	2b00      	cmp	r3, #0
 8007316:	f47f ae9d 	bne.w	8007054 <HAL_GPIO_Init+0x10>
  }
}
 800731a:	bf00      	nop
 800731c:	bf00      	nop
 800731e:	371c      	adds	r7, #28
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr
 8007328:	40021000 	.word	0x40021000
 800732c:	40010000 	.word	0x40010000
 8007330:	48000400 	.word	0x48000400
 8007334:	48000800 	.word	0x48000800
 8007338:	48000c00 	.word	0x48000c00
 800733c:	48001000 	.word	0x48001000
 8007340:	48001400 	.word	0x48001400
 8007344:	40010400 	.word	0x40010400

08007348 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007348:	b480      	push	{r7}
 800734a:	b085      	sub	sp, #20
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	460b      	mov	r3, r1
 8007352:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	691a      	ldr	r2, [r3, #16]
 8007358:	887b      	ldrh	r3, [r7, #2]
 800735a:	4013      	ands	r3, r2
 800735c:	2b00      	cmp	r3, #0
 800735e:	d002      	beq.n	8007366 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007360:	2301      	movs	r3, #1
 8007362:	73fb      	strb	r3, [r7, #15]
 8007364:	e001      	b.n	800736a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007366:	2300      	movs	r3, #0
 8007368:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800736a:	7bfb      	ldrb	r3, [r7, #15]
}
 800736c:	4618      	mov	r0, r3
 800736e:	3714      	adds	r7, #20
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr

08007378 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007378:	b480      	push	{r7}
 800737a:	b083      	sub	sp, #12
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	460b      	mov	r3, r1
 8007382:	807b      	strh	r3, [r7, #2]
 8007384:	4613      	mov	r3, r2
 8007386:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007388:	787b      	ldrb	r3, [r7, #1]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d003      	beq.n	8007396 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800738e:	887a      	ldrh	r2, [r7, #2]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007394:	e002      	b.n	800739c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007396:	887a      	ldrh	r2, [r7, #2]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800739c:	bf00      	nop
 800739e:	370c      	adds	r7, #12
 80073a0:	46bd      	mov	sp, r7
 80073a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a6:	4770      	bx	lr

080073a8 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b085      	sub	sp, #20
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
 80073b0:	460b      	mov	r3, r1
 80073b2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	695b      	ldr	r3, [r3, #20]
 80073b8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80073ba:	887a      	ldrh	r2, [r7, #2]
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	4013      	ands	r3, r2
 80073c0:	041a      	lsls	r2, r3, #16
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	43d9      	mvns	r1, r3
 80073c6:	887b      	ldrh	r3, [r7, #2]
 80073c8:	400b      	ands	r3, r1
 80073ca:	431a      	orrs	r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	619a      	str	r2, [r3, #24]
}
 80073d0:	bf00      	nop
 80073d2:	3714      	adds	r7, #20
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr

080073dc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d101      	bne.n	80073ee <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	e0c0      	b.n	8007570 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d106      	bne.n	8007408 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f009 fabe 	bl	8010984 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2203      	movs	r2, #3
 800740c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4618      	mov	r0, r3
 8007416:	f005 f8f2 	bl	800c5fe <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800741a:	2300      	movs	r3, #0
 800741c:	73fb      	strb	r3, [r7, #15]
 800741e:	e03e      	b.n	800749e <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007420:	7bfa      	ldrb	r2, [r7, #15]
 8007422:	6879      	ldr	r1, [r7, #4]
 8007424:	4613      	mov	r3, r2
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	4413      	add	r3, r2
 800742a:	00db      	lsls	r3, r3, #3
 800742c:	440b      	add	r3, r1
 800742e:	3311      	adds	r3, #17
 8007430:	2201      	movs	r2, #1
 8007432:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007434:	7bfa      	ldrb	r2, [r7, #15]
 8007436:	6879      	ldr	r1, [r7, #4]
 8007438:	4613      	mov	r3, r2
 800743a:	009b      	lsls	r3, r3, #2
 800743c:	4413      	add	r3, r2
 800743e:	00db      	lsls	r3, r3, #3
 8007440:	440b      	add	r3, r1
 8007442:	3310      	adds	r3, #16
 8007444:	7bfa      	ldrb	r2, [r7, #15]
 8007446:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007448:	7bfa      	ldrb	r2, [r7, #15]
 800744a:	6879      	ldr	r1, [r7, #4]
 800744c:	4613      	mov	r3, r2
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	4413      	add	r3, r2
 8007452:	00db      	lsls	r3, r3, #3
 8007454:	440b      	add	r3, r1
 8007456:	3313      	adds	r3, #19
 8007458:	2200      	movs	r2, #0
 800745a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800745c:	7bfa      	ldrb	r2, [r7, #15]
 800745e:	6879      	ldr	r1, [r7, #4]
 8007460:	4613      	mov	r3, r2
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	4413      	add	r3, r2
 8007466:	00db      	lsls	r3, r3, #3
 8007468:	440b      	add	r3, r1
 800746a:	3320      	adds	r3, #32
 800746c:	2200      	movs	r2, #0
 800746e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007470:	7bfa      	ldrb	r2, [r7, #15]
 8007472:	6879      	ldr	r1, [r7, #4]
 8007474:	4613      	mov	r3, r2
 8007476:	009b      	lsls	r3, r3, #2
 8007478:	4413      	add	r3, r2
 800747a:	00db      	lsls	r3, r3, #3
 800747c:	440b      	add	r3, r1
 800747e:	3324      	adds	r3, #36	@ 0x24
 8007480:	2200      	movs	r2, #0
 8007482:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007484:	7bfb      	ldrb	r3, [r7, #15]
 8007486:	6879      	ldr	r1, [r7, #4]
 8007488:	1c5a      	adds	r2, r3, #1
 800748a:	4613      	mov	r3, r2
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	4413      	add	r3, r2
 8007490:	00db      	lsls	r3, r3, #3
 8007492:	440b      	add	r3, r1
 8007494:	2200      	movs	r2, #0
 8007496:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007498:	7bfb      	ldrb	r3, [r7, #15]
 800749a:	3301      	adds	r3, #1
 800749c:	73fb      	strb	r3, [r7, #15]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	791b      	ldrb	r3, [r3, #4]
 80074a2:	7bfa      	ldrb	r2, [r7, #15]
 80074a4:	429a      	cmp	r2, r3
 80074a6:	d3bb      	bcc.n	8007420 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80074a8:	2300      	movs	r3, #0
 80074aa:	73fb      	strb	r3, [r7, #15]
 80074ac:	e044      	b.n	8007538 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80074ae:	7bfa      	ldrb	r2, [r7, #15]
 80074b0:	6879      	ldr	r1, [r7, #4]
 80074b2:	4613      	mov	r3, r2
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	4413      	add	r3, r2
 80074b8:	00db      	lsls	r3, r3, #3
 80074ba:	440b      	add	r3, r1
 80074bc:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80074c0:	2200      	movs	r2, #0
 80074c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80074c4:	7bfa      	ldrb	r2, [r7, #15]
 80074c6:	6879      	ldr	r1, [r7, #4]
 80074c8:	4613      	mov	r3, r2
 80074ca:	009b      	lsls	r3, r3, #2
 80074cc:	4413      	add	r3, r2
 80074ce:	00db      	lsls	r3, r3, #3
 80074d0:	440b      	add	r3, r1
 80074d2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80074d6:	7bfa      	ldrb	r2, [r7, #15]
 80074d8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80074da:	7bfa      	ldrb	r2, [r7, #15]
 80074dc:	6879      	ldr	r1, [r7, #4]
 80074de:	4613      	mov	r3, r2
 80074e0:	009b      	lsls	r3, r3, #2
 80074e2:	4413      	add	r3, r2
 80074e4:	00db      	lsls	r3, r3, #3
 80074e6:	440b      	add	r3, r1
 80074e8:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80074ec:	2200      	movs	r2, #0
 80074ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80074f0:	7bfa      	ldrb	r2, [r7, #15]
 80074f2:	6879      	ldr	r1, [r7, #4]
 80074f4:	4613      	mov	r3, r2
 80074f6:	009b      	lsls	r3, r3, #2
 80074f8:	4413      	add	r3, r2
 80074fa:	00db      	lsls	r3, r3, #3
 80074fc:	440b      	add	r3, r1
 80074fe:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8007502:	2200      	movs	r2, #0
 8007504:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007506:	7bfa      	ldrb	r2, [r7, #15]
 8007508:	6879      	ldr	r1, [r7, #4]
 800750a:	4613      	mov	r3, r2
 800750c:	009b      	lsls	r3, r3, #2
 800750e:	4413      	add	r3, r2
 8007510:	00db      	lsls	r3, r3, #3
 8007512:	440b      	add	r3, r1
 8007514:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007518:	2200      	movs	r2, #0
 800751a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800751c:	7bfa      	ldrb	r2, [r7, #15]
 800751e:	6879      	ldr	r1, [r7, #4]
 8007520:	4613      	mov	r3, r2
 8007522:	009b      	lsls	r3, r3, #2
 8007524:	4413      	add	r3, r2
 8007526:	00db      	lsls	r3, r3, #3
 8007528:	440b      	add	r3, r1
 800752a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800752e:	2200      	movs	r2, #0
 8007530:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007532:	7bfb      	ldrb	r3, [r7, #15]
 8007534:	3301      	adds	r3, #1
 8007536:	73fb      	strb	r3, [r7, #15]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	791b      	ldrb	r3, [r3, #4]
 800753c:	7bfa      	ldrb	r2, [r7, #15]
 800753e:	429a      	cmp	r2, r3
 8007540:	d3b5      	bcc.n	80074ae <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6818      	ldr	r0, [r3, #0]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	3304      	adds	r3, #4
 800754a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800754e:	f005 f871 	bl	800c634 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2200      	movs	r2, #0
 8007556:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	7a9b      	ldrb	r3, [r3, #10]
 8007564:	2b01      	cmp	r3, #1
 8007566:	d102      	bne.n	800756e <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f001 fc42 	bl	8008df2 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800756e:	2300      	movs	r3, #0
}
 8007570:	4618      	mov	r0, r3
 8007572:	3710      	adds	r7, #16
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b082      	sub	sp, #8
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007586:	2b01      	cmp	r3, #1
 8007588:	d101      	bne.n	800758e <HAL_PCD_Start+0x16>
 800758a:	2302      	movs	r3, #2
 800758c:	e012      	b.n	80075b4 <HAL_PCD_Start+0x3c>
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2201      	movs	r2, #1
 8007592:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4618      	mov	r0, r3
 800759c:	f005 f818 	bl	800c5d0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4618      	mov	r0, r3
 80075a6:	f007 fad9 	bl	800eb5c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80075b2:	2300      	movs	r3, #0
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3708      	adds	r7, #8
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4618      	mov	r0, r3
 80075ca:	f007 fade 	bl	800eb8a <USB_ReadInterrupts>
 80075ce:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d003      	beq.n	80075e2 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f000 fb06 	bl	8007bec <PCD_EP_ISR_Handler>

    return;
 80075e0:	e110      	b.n	8007804 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d013      	beq.n	8007614 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80075f4:	b29a      	uxth	r2, r3
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075fe:	b292      	uxth	r2, r2
 8007600:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f009 fa4e 	bl	8010aa6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800760a:	2100      	movs	r1, #0
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	f000 f8fc 	bl	800780a <HAL_PCD_SetAddress>

    return;
 8007612:	e0f7      	b.n	8007804 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800761a:	2b00      	cmp	r3, #0
 800761c:	d00c      	beq.n	8007638 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007626:	b29a      	uxth	r2, r3
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007630:	b292      	uxth	r2, r2
 8007632:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007636:	e0e5      	b.n	8007804 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800763e:	2b00      	cmp	r3, #0
 8007640:	d00c      	beq.n	800765c <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800764a:	b29a      	uxth	r2, r3
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007654:	b292      	uxth	r2, r2
 8007656:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800765a:	e0d3      	b.n	8007804 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007662:	2b00      	cmp	r3, #0
 8007664:	d034      	beq.n	80076d0 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800766e:	b29a      	uxth	r2, r3
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f022 0204 	bic.w	r2, r2, #4
 8007678:	b292      	uxth	r2, r2
 800767a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007686:	b29a      	uxth	r2, r3
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f022 0208 	bic.w	r2, r2, #8
 8007690:	b292      	uxth	r2, r2
 8007692:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800769c:	2b01      	cmp	r3, #1
 800769e:	d107      	bne.n	80076b0 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2200      	movs	r2, #0
 80076a4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80076a8:	2100      	movs	r1, #0
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f009 fbee 	bl	8010e8c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	f009 fa31 	bl	8010b18 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80076be:	b29a      	uxth	r2, r3
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80076c8:	b292      	uxth	r2, r2
 80076ca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80076ce:	e099      	b.n	8007804 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d027      	beq.n	800772a <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80076e2:	b29a      	uxth	r2, r3
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f042 0208 	orr.w	r2, r2, #8
 80076ec:	b292      	uxth	r2, r2
 80076ee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80076fa:	b29a      	uxth	r2, r3
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007704:	b292      	uxth	r2, r2
 8007706:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007712:	b29a      	uxth	r2, r3
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f042 0204 	orr.w	r2, r2, #4
 800771c:	b292      	uxth	r2, r2
 800771e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f009 f9de 	bl	8010ae4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007728:	e06c      	b.n	8007804 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007730:	2b00      	cmp	r3, #0
 8007732:	d040      	beq.n	80077b6 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800773c:	b29a      	uxth	r2, r3
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007746:	b292      	uxth	r2, r2
 8007748:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007752:	2b00      	cmp	r3, #0
 8007754:	d12b      	bne.n	80077ae <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800775e:	b29a      	uxth	r2, r3
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f042 0204 	orr.w	r2, r2, #4
 8007768:	b292      	uxth	r2, r2
 800776a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007776:	b29a      	uxth	r2, r3
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f042 0208 	orr.w	r2, r2, #8
 8007780:	b292      	uxth	r2, r2
 8007782:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2201      	movs	r2, #1
 800778a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007796:	b29b      	uxth	r3, r3
 8007798:	089b      	lsrs	r3, r3, #2
 800779a:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80077a4:	2101      	movs	r1, #1
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f009 fb70 	bl	8010e8c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80077ac:	e02a      	b.n	8007804 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f009 f998 	bl	8010ae4 <HAL_PCD_SuspendCallback>
    return;
 80077b4:	e026      	b.n	8007804 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d00f      	beq.n	80077e0 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80077c8:	b29a      	uxth	r2, r3
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80077d2:	b292      	uxth	r2, r2
 80077d4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f009 f956 	bl	8010a8a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80077de:	e011      	b.n	8007804 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d00c      	beq.n	8007804 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80077f2:	b29a      	uxth	r2, r3
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80077fc:	b292      	uxth	r2, r2
 80077fe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007802:	bf00      	nop
  }
}
 8007804:	3710      	adds	r7, #16
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}

0800780a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800780a:	b580      	push	{r7, lr}
 800780c:	b082      	sub	sp, #8
 800780e:	af00      	add	r7, sp, #0
 8007810:	6078      	str	r0, [r7, #4]
 8007812:	460b      	mov	r3, r1
 8007814:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800781c:	2b01      	cmp	r3, #1
 800781e:	d101      	bne.n	8007824 <HAL_PCD_SetAddress+0x1a>
 8007820:	2302      	movs	r3, #2
 8007822:	e012      	b.n	800784a <HAL_PCD_SetAddress+0x40>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2201      	movs	r2, #1
 8007828:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	78fa      	ldrb	r2, [r7, #3]
 8007830:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	78fa      	ldrb	r2, [r7, #3]
 8007838:	4611      	mov	r1, r2
 800783a:	4618      	mov	r0, r3
 800783c:	f007 f97a 	bl	800eb34 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2200      	movs	r2, #0
 8007844:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007848:	2300      	movs	r3, #0
}
 800784a:	4618      	mov	r0, r3
 800784c:	3708      	adds	r7, #8
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}

08007852 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007852:	b580      	push	{r7, lr}
 8007854:	b084      	sub	sp, #16
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
 800785a:	4608      	mov	r0, r1
 800785c:	4611      	mov	r1, r2
 800785e:	461a      	mov	r2, r3
 8007860:	4603      	mov	r3, r0
 8007862:	70fb      	strb	r3, [r7, #3]
 8007864:	460b      	mov	r3, r1
 8007866:	803b      	strh	r3, [r7, #0]
 8007868:	4613      	mov	r3, r2
 800786a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800786c:	2300      	movs	r3, #0
 800786e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007870:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007874:	2b00      	cmp	r3, #0
 8007876:	da0e      	bge.n	8007896 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007878:	78fb      	ldrb	r3, [r7, #3]
 800787a:	f003 0207 	and.w	r2, r3, #7
 800787e:	4613      	mov	r3, r2
 8007880:	009b      	lsls	r3, r3, #2
 8007882:	4413      	add	r3, r2
 8007884:	00db      	lsls	r3, r3, #3
 8007886:	3310      	adds	r3, #16
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	4413      	add	r3, r2
 800788c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2201      	movs	r2, #1
 8007892:	705a      	strb	r2, [r3, #1]
 8007894:	e00e      	b.n	80078b4 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007896:	78fb      	ldrb	r3, [r7, #3]
 8007898:	f003 0207 	and.w	r2, r3, #7
 800789c:	4613      	mov	r3, r2
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	4413      	add	r3, r2
 80078a2:	00db      	lsls	r3, r3, #3
 80078a4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80078a8:	687a      	ldr	r2, [r7, #4]
 80078aa:	4413      	add	r3, r2
 80078ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2200      	movs	r2, #0
 80078b2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80078b4:	78fb      	ldrb	r3, [r7, #3]
 80078b6:	f003 0307 	and.w	r3, r3, #7
 80078ba:	b2da      	uxtb	r2, r3
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80078c0:	883b      	ldrh	r3, [r7, #0]
 80078c2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	78ba      	ldrb	r2, [r7, #2]
 80078ce:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80078d0:	78bb      	ldrb	r3, [r7, #2]
 80078d2:	2b02      	cmp	r3, #2
 80078d4:	d102      	bne.n	80078dc <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2200      	movs	r2, #0
 80078da:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80078e2:	2b01      	cmp	r3, #1
 80078e4:	d101      	bne.n	80078ea <HAL_PCD_EP_Open+0x98>
 80078e6:	2302      	movs	r3, #2
 80078e8:	e00e      	b.n	8007908 <HAL_PCD_EP_Open+0xb6>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2201      	movs	r2, #1
 80078ee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	68f9      	ldr	r1, [r7, #12]
 80078f8:	4618      	mov	r0, r3
 80078fa:	f004 feb9 	bl	800c670 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2200      	movs	r2, #0
 8007902:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8007906:	7afb      	ldrb	r3, [r7, #11]
}
 8007908:	4618      	mov	r0, r3
 800790a:	3710      	adds	r7, #16
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b084      	sub	sp, #16
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	460b      	mov	r3, r1
 800791a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800791c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007920:	2b00      	cmp	r3, #0
 8007922:	da0e      	bge.n	8007942 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007924:	78fb      	ldrb	r3, [r7, #3]
 8007926:	f003 0207 	and.w	r2, r3, #7
 800792a:	4613      	mov	r3, r2
 800792c:	009b      	lsls	r3, r3, #2
 800792e:	4413      	add	r3, r2
 8007930:	00db      	lsls	r3, r3, #3
 8007932:	3310      	adds	r3, #16
 8007934:	687a      	ldr	r2, [r7, #4]
 8007936:	4413      	add	r3, r2
 8007938:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2201      	movs	r2, #1
 800793e:	705a      	strb	r2, [r3, #1]
 8007940:	e00e      	b.n	8007960 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007942:	78fb      	ldrb	r3, [r7, #3]
 8007944:	f003 0207 	and.w	r2, r3, #7
 8007948:	4613      	mov	r3, r2
 800794a:	009b      	lsls	r3, r3, #2
 800794c:	4413      	add	r3, r2
 800794e:	00db      	lsls	r3, r3, #3
 8007950:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007954:	687a      	ldr	r2, [r7, #4]
 8007956:	4413      	add	r3, r2
 8007958:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2200      	movs	r2, #0
 800795e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007960:	78fb      	ldrb	r3, [r7, #3]
 8007962:	f003 0307 	and.w	r3, r3, #7
 8007966:	b2da      	uxtb	r2, r3
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007972:	2b01      	cmp	r3, #1
 8007974:	d101      	bne.n	800797a <HAL_PCD_EP_Close+0x6a>
 8007976:	2302      	movs	r3, #2
 8007978:	e00e      	b.n	8007998 <HAL_PCD_EP_Close+0x88>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2201      	movs	r2, #1
 800797e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	68f9      	ldr	r1, [r7, #12]
 8007988:	4618      	mov	r0, r3
 800798a:	f005 fa35 	bl	800cdf8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8007996:	2300      	movs	r3, #0
}
 8007998:	4618      	mov	r0, r3
 800799a:	3710      	adds	r7, #16
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}

080079a0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b086      	sub	sp, #24
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	607a      	str	r2, [r7, #4]
 80079aa:	603b      	str	r3, [r7, #0]
 80079ac:	460b      	mov	r3, r1
 80079ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80079b0:	7afb      	ldrb	r3, [r7, #11]
 80079b2:	f003 0207 	and.w	r2, r3, #7
 80079b6:	4613      	mov	r3, r2
 80079b8:	009b      	lsls	r3, r3, #2
 80079ba:	4413      	add	r3, r2
 80079bc:	00db      	lsls	r3, r3, #3
 80079be:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80079c2:	68fa      	ldr	r2, [r7, #12]
 80079c4:	4413      	add	r3, r2
 80079c6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	687a      	ldr	r2, [r7, #4]
 80079cc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	683a      	ldr	r2, [r7, #0]
 80079d2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	2200      	movs	r2, #0
 80079d8:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	2200      	movs	r2, #0
 80079de:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80079e0:	7afb      	ldrb	r3, [r7, #11]
 80079e2:	f003 0307 	and.w	r3, r3, #7
 80079e6:	b2da      	uxtb	r2, r3
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	6979      	ldr	r1, [r7, #20]
 80079f2:	4618      	mov	r0, r3
 80079f4:	f005 fbed 	bl	800d1d2 <USB_EPStartXfer>

  return HAL_OK;
 80079f8:	2300      	movs	r3, #0
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3718      	adds	r7, #24
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}

08007a02 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007a02:	b480      	push	{r7}
 8007a04:	b083      	sub	sp, #12
 8007a06:	af00      	add	r7, sp, #0
 8007a08:	6078      	str	r0, [r7, #4]
 8007a0a:	460b      	mov	r3, r1
 8007a0c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007a0e:	78fb      	ldrb	r3, [r7, #3]
 8007a10:	f003 0207 	and.w	r2, r3, #7
 8007a14:	6879      	ldr	r1, [r7, #4]
 8007a16:	4613      	mov	r3, r2
 8007a18:	009b      	lsls	r3, r3, #2
 8007a1a:	4413      	add	r3, r2
 8007a1c:	00db      	lsls	r3, r3, #3
 8007a1e:	440b      	add	r3, r1
 8007a20:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8007a24:	681b      	ldr	r3, [r3, #0]
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	370c      	adds	r7, #12
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr

08007a32 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007a32:	b580      	push	{r7, lr}
 8007a34:	b086      	sub	sp, #24
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	60f8      	str	r0, [r7, #12]
 8007a3a:	607a      	str	r2, [r7, #4]
 8007a3c:	603b      	str	r3, [r7, #0]
 8007a3e:	460b      	mov	r3, r1
 8007a40:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007a42:	7afb      	ldrb	r3, [r7, #11]
 8007a44:	f003 0207 	and.w	r2, r3, #7
 8007a48:	4613      	mov	r3, r2
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	4413      	add	r3, r2
 8007a4e:	00db      	lsls	r3, r3, #3
 8007a50:	3310      	adds	r3, #16
 8007a52:	68fa      	ldr	r2, [r7, #12]
 8007a54:	4413      	add	r3, r2
 8007a56:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	683a      	ldr	r2, [r7, #0]
 8007a62:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	2201      	movs	r2, #1
 8007a68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	683a      	ldr	r2, [r7, #0]
 8007a70:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	2200      	movs	r2, #0
 8007a76:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007a7e:	7afb      	ldrb	r3, [r7, #11]
 8007a80:	f003 0307 	and.w	r3, r3, #7
 8007a84:	b2da      	uxtb	r2, r3
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	6979      	ldr	r1, [r7, #20]
 8007a90:	4618      	mov	r0, r3
 8007a92:	f005 fb9e 	bl	800d1d2 <USB_EPStartXfer>

  return HAL_OK;
 8007a96:	2300      	movs	r3, #0
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3718      	adds	r7, #24
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}

08007aa0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b084      	sub	sp, #16
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
 8007aa8:	460b      	mov	r3, r1
 8007aaa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007aac:	78fb      	ldrb	r3, [r7, #3]
 8007aae:	f003 0307 	and.w	r3, r3, #7
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	7912      	ldrb	r2, [r2, #4]
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d901      	bls.n	8007abe <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007aba:	2301      	movs	r3, #1
 8007abc:	e03e      	b.n	8007b3c <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007abe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	da0e      	bge.n	8007ae4 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ac6:	78fb      	ldrb	r3, [r7, #3]
 8007ac8:	f003 0207 	and.w	r2, r3, #7
 8007acc:	4613      	mov	r3, r2
 8007ace:	009b      	lsls	r3, r3, #2
 8007ad0:	4413      	add	r3, r2
 8007ad2:	00db      	lsls	r3, r3, #3
 8007ad4:	3310      	adds	r3, #16
 8007ad6:	687a      	ldr	r2, [r7, #4]
 8007ad8:	4413      	add	r3, r2
 8007ada:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	705a      	strb	r2, [r3, #1]
 8007ae2:	e00c      	b.n	8007afe <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007ae4:	78fa      	ldrb	r2, [r7, #3]
 8007ae6:	4613      	mov	r3, r2
 8007ae8:	009b      	lsls	r3, r3, #2
 8007aea:	4413      	add	r3, r2
 8007aec:	00db      	lsls	r3, r3, #3
 8007aee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007af2:	687a      	ldr	r2, [r7, #4]
 8007af4:	4413      	add	r3, r2
 8007af6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2200      	movs	r2, #0
 8007afc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2201      	movs	r2, #1
 8007b02:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007b04:	78fb      	ldrb	r3, [r7, #3]
 8007b06:	f003 0307 	and.w	r3, r3, #7
 8007b0a:	b2da      	uxtb	r2, r3
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d101      	bne.n	8007b1e <HAL_PCD_EP_SetStall+0x7e>
 8007b1a:	2302      	movs	r3, #2
 8007b1c:	e00e      	b.n	8007b3c <HAL_PCD_EP_SetStall+0x9c>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2201      	movs	r2, #1
 8007b22:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	68f9      	ldr	r1, [r7, #12]
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f006 ff02 	bl	800e936 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2200      	movs	r2, #0
 8007b36:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007b3a:	2300      	movs	r3, #0
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	3710      	adds	r7, #16
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bd80      	pop	{r7, pc}

08007b44 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b084      	sub	sp, #16
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
 8007b4c:	460b      	mov	r3, r1
 8007b4e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007b50:	78fb      	ldrb	r3, [r7, #3]
 8007b52:	f003 030f 	and.w	r3, r3, #15
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	7912      	ldrb	r2, [r2, #4]
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d901      	bls.n	8007b62 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	e040      	b.n	8007be4 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007b62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	da0e      	bge.n	8007b88 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b6a:	78fb      	ldrb	r3, [r7, #3]
 8007b6c:	f003 0207 	and.w	r2, r3, #7
 8007b70:	4613      	mov	r3, r2
 8007b72:	009b      	lsls	r3, r3, #2
 8007b74:	4413      	add	r3, r2
 8007b76:	00db      	lsls	r3, r3, #3
 8007b78:	3310      	adds	r3, #16
 8007b7a:	687a      	ldr	r2, [r7, #4]
 8007b7c:	4413      	add	r3, r2
 8007b7e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	2201      	movs	r2, #1
 8007b84:	705a      	strb	r2, [r3, #1]
 8007b86:	e00e      	b.n	8007ba6 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007b88:	78fb      	ldrb	r3, [r7, #3]
 8007b8a:	f003 0207 	and.w	r2, r3, #7
 8007b8e:	4613      	mov	r3, r2
 8007b90:	009b      	lsls	r3, r3, #2
 8007b92:	4413      	add	r3, r2
 8007b94:	00db      	lsls	r3, r3, #3
 8007b96:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007b9a:	687a      	ldr	r2, [r7, #4]
 8007b9c:	4413      	add	r3, r2
 8007b9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007bac:	78fb      	ldrb	r3, [r7, #3]
 8007bae:	f003 0307 	and.w	r3, r3, #7
 8007bb2:	b2da      	uxtb	r2, r3
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007bbe:	2b01      	cmp	r3, #1
 8007bc0:	d101      	bne.n	8007bc6 <HAL_PCD_EP_ClrStall+0x82>
 8007bc2:	2302      	movs	r3, #2
 8007bc4:	e00e      	b.n	8007be4 <HAL_PCD_EP_ClrStall+0xa0>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2201      	movs	r2, #1
 8007bca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	68f9      	ldr	r1, [r7, #12]
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f006 feff 	bl	800e9d8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007be2:	2300      	movs	r3, #0
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3710      	adds	r7, #16
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b096      	sub	sp, #88	@ 0x58
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007bf4:	e3ad      	b.n	8008352 <PCD_EP_ISR_Handler+0x766>
  {
    wIstr = hpcd->Instance->ISTR;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007bfe:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8007c02:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8007c06:	b2db      	uxtb	r3, r3
 8007c08:	f003 030f 	and.w	r3, r3, #15
 8007c0c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    if (epindex == 0U)
 8007c10:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	f040 816f 	bne.w	8007ef8 <PCD_EP_ISR_Handler+0x30c>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8007c1a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8007c1e:	f003 0310 	and.w	r3, r3, #16
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d14c      	bne.n	8007cc0 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	881b      	ldrh	r3, [r3, #0]
 8007c2c:	b29b      	uxth	r3, r3
 8007c2e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8007c32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c36:	81fb      	strh	r3, [r7, #14]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	89fb      	ldrh	r3, [r7, #14]
 8007c3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	3310      	adds	r3, #16
 8007c4e:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c5e:	781b      	ldrb	r3, [r3, #0]
 8007c60:	00db      	lsls	r3, r3, #3
 8007c62:	4413      	add	r3, r2
 8007c64:	687a      	ldr	r2, [r7, #4]
 8007c66:	6812      	ldr	r2, [r2, #0]
 8007c68:	4413      	add	r3, r2
 8007c6a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007c6e:	881b      	ldrh	r3, [r3, #0]
 8007c70:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007c74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c76:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8007c78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c7a:	695a      	ldr	r2, [r3, #20]
 8007c7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c7e:	69db      	ldr	r3, [r3, #28]
 8007c80:	441a      	add	r2, r3
 8007c82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c84:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8007c86:	2100      	movs	r1, #0
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f008 fee4 	bl	8010a56 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	7b1b      	ldrb	r3, [r3, #12]
 8007c92:	b2db      	uxtb	r3, r3
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	f000 835c 	beq.w	8008352 <PCD_EP_ISR_Handler+0x766>
 8007c9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c9c:	699b      	ldr	r3, [r3, #24]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	f040 8357 	bne.w	8008352 <PCD_EP_ISR_Handler+0x766>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	7b1b      	ldrb	r3, [r3, #12]
 8007ca8:	b2db      	uxtb	r3, r3
 8007caa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007cae:	b2da      	uxtb	r2, r3
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	731a      	strb	r2, [r3, #12]
 8007cbe:	e348      	b.n	8008352 <PCD_EP_ISR_Handler+0x766>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007cc6:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	881b      	ldrh	r3, [r3, #0]
 8007cce:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8007cd2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007cd6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d032      	beq.n	8007d44 <PCD_EP_ISR_Handler+0x158>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	461a      	mov	r2, r3
 8007cea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007cec:	781b      	ldrb	r3, [r3, #0]
 8007cee:	00db      	lsls	r3, r3, #3
 8007cf0:	4413      	add	r3, r2
 8007cf2:	687a      	ldr	r2, [r7, #4]
 8007cf4:	6812      	ldr	r2, [r2, #0]
 8007cf6:	4413      	add	r3, r2
 8007cf8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007cfc:	881b      	ldrh	r3, [r3, #0]
 8007cfe:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007d02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d04:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6818      	ldr	r0, [r3, #0]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8007d10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d12:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8007d14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d16:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007d18:	b29b      	uxth	r3, r3
 8007d1a:	f006 ff88 	bl	800ec2e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	881b      	ldrh	r3, [r3, #0]
 8007d24:	b29a      	uxth	r2, r3
 8007d26:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007d2a:	4013      	ands	r3, r2
 8007d2c:	823b      	strh	r3, [r7, #16]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	8a3a      	ldrh	r2, [r7, #16]
 8007d34:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007d38:	b292      	uxth	r2, r2
 8007d3a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f008 fe5d 	bl	80109fc <HAL_PCD_SetupStageCallback>
 8007d42:	e306      	b.n	8008352 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007d44:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	f280 8302 	bge.w	8008352 <PCD_EP_ISR_Handler+0x766>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	881b      	ldrh	r3, [r3, #0]
 8007d54:	b29a      	uxth	r2, r3
 8007d56:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007d5a:	4013      	ands	r3, r2
 8007d5c:	83fb      	strh	r3, [r7, #30]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	8bfa      	ldrh	r2, [r7, #30]
 8007d64:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007d68:	b292      	uxth	r2, r2
 8007d6a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	461a      	mov	r2, r3
 8007d78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d7a:	781b      	ldrb	r3, [r3, #0]
 8007d7c:	00db      	lsls	r3, r3, #3
 8007d7e:	4413      	add	r3, r2
 8007d80:	687a      	ldr	r2, [r7, #4]
 8007d82:	6812      	ldr	r2, [r2, #0]
 8007d84:	4413      	add	r3, r2
 8007d86:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d8a:	881b      	ldrh	r3, [r3, #0]
 8007d8c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007d90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d92:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8007d94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d96:	69db      	ldr	r3, [r3, #28]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d019      	beq.n	8007dd0 <PCD_EP_ISR_Handler+0x1e4>
 8007d9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d9e:	695b      	ldr	r3, [r3, #20]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d015      	beq.n	8007dd0 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6818      	ldr	r0, [r3, #0]
 8007da8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007daa:	6959      	ldr	r1, [r3, #20]
 8007dac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dae:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8007db0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007db2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	f006 ff3a 	bl	800ec2e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8007dba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dbc:	695a      	ldr	r2, [r3, #20]
 8007dbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dc0:	69db      	ldr	r3, [r3, #28]
 8007dc2:	441a      	add	r2, r3
 8007dc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dc6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8007dc8:	2100      	movs	r1, #0
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f008 fe28 	bl	8010a20 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	881b      	ldrh	r3, [r3, #0]
 8007dd6:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8007dda:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007dde:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	f040 82b5 	bne.w	8008352 <PCD_EP_ISR_Handler+0x766>
 8007de8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007dec:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007df0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007df4:	f000 82ad 	beq.w	8008352 <PCD_EP_ISR_Handler+0x766>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	61bb      	str	r3, [r7, #24]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e06:	b29b      	uxth	r3, r3
 8007e08:	461a      	mov	r2, r3
 8007e0a:	69bb      	ldr	r3, [r7, #24]
 8007e0c:	4413      	add	r3, r2
 8007e0e:	61bb      	str	r3, [r7, #24]
 8007e10:	69bb      	ldr	r3, [r7, #24]
 8007e12:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007e16:	617b      	str	r3, [r7, #20]
 8007e18:	697b      	ldr	r3, [r7, #20]
 8007e1a:	881b      	ldrh	r3, [r3, #0]
 8007e1c:	b29b      	uxth	r3, r3
 8007e1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e22:	b29a      	uxth	r2, r3
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	801a      	strh	r2, [r3, #0]
 8007e28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e2a:	691b      	ldr	r3, [r3, #16]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d10a      	bne.n	8007e46 <PCD_EP_ISR_Handler+0x25a>
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	881b      	ldrh	r3, [r3, #0]
 8007e34:	b29b      	uxth	r3, r3
 8007e36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e3e:	b29a      	uxth	r2, r3
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	801a      	strh	r2, [r3, #0]
 8007e44:	e039      	b.n	8007eba <PCD_EP_ISR_Handler+0x2ce>
 8007e46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e48:	691b      	ldr	r3, [r3, #16]
 8007e4a:	2b3e      	cmp	r3, #62	@ 0x3e
 8007e4c:	d818      	bhi.n	8007e80 <PCD_EP_ISR_Handler+0x294>
 8007e4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e50:	691b      	ldr	r3, [r3, #16]
 8007e52:	085b      	lsrs	r3, r3, #1
 8007e54:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e58:	691b      	ldr	r3, [r3, #16]
 8007e5a:	f003 0301 	and.w	r3, r3, #1
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d002      	beq.n	8007e68 <PCD_EP_ISR_Handler+0x27c>
 8007e62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e64:	3301      	adds	r3, #1
 8007e66:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	881b      	ldrh	r3, [r3, #0]
 8007e6c:	b29a      	uxth	r2, r3
 8007e6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	029b      	lsls	r3, r3, #10
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	4313      	orrs	r3, r2
 8007e78:	b29a      	uxth	r2, r3
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	801a      	strh	r2, [r3, #0]
 8007e7e:	e01c      	b.n	8007eba <PCD_EP_ISR_Handler+0x2ce>
 8007e80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e82:	691b      	ldr	r3, [r3, #16]
 8007e84:	095b      	lsrs	r3, r3, #5
 8007e86:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e8a:	691b      	ldr	r3, [r3, #16]
 8007e8c:	f003 031f 	and.w	r3, r3, #31
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d102      	bne.n	8007e9a <PCD_EP_ISR_Handler+0x2ae>
 8007e94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e96:	3b01      	subs	r3, #1
 8007e98:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	881b      	ldrh	r3, [r3, #0]
 8007e9e:	b29a      	uxth	r2, r3
 8007ea0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	029b      	lsls	r3, r3, #10
 8007ea6:	b29b      	uxth	r3, r3
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007eb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007eb4:	b29a      	uxth	r2, r3
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	881b      	ldrh	r3, [r3, #0]
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ec6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007eca:	827b      	strh	r3, [r7, #18]
 8007ecc:	8a7b      	ldrh	r3, [r7, #18]
 8007ece:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007ed2:	827b      	strh	r3, [r7, #18]
 8007ed4:	8a7b      	ldrh	r3, [r7, #18]
 8007ed6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007eda:	827b      	strh	r3, [r7, #18]
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681a      	ldr	r2, [r3, #0]
 8007ee0:	8a7b      	ldrh	r3, [r7, #18]
 8007ee2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ee6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007eea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007eee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ef2:	b29b      	uxth	r3, r3
 8007ef4:	8013      	strh	r3, [r2, #0]
 8007ef6:	e22c      	b.n	8008352 <PCD_EP_ISR_Handler+0x766>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	461a      	mov	r2, r3
 8007efe:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007f02:	009b      	lsls	r3, r3, #2
 8007f04:	4413      	add	r3, r2
 8007f06:	881b      	ldrh	r3, [r3, #0]
 8007f08:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007f0c:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	f280 80f6 	bge.w	8008102 <PCD_EP_ISR_Handler+0x516>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007f20:	009b      	lsls	r3, r3, #2
 8007f22:	4413      	add	r3, r2
 8007f24:	881b      	ldrh	r3, [r3, #0]
 8007f26:	b29a      	uxth	r2, r3
 8007f28:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007f2c:	4013      	ands	r3, r2
 8007f2e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	461a      	mov	r2, r3
 8007f38:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007f3c:	009b      	lsls	r3, r3, #2
 8007f3e:	4413      	add	r3, r2
 8007f40:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8007f44:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007f48:	b292      	uxth	r2, r2
 8007f4a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8007f4c:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8007f50:	4613      	mov	r3, r2
 8007f52:	009b      	lsls	r3, r3, #2
 8007f54:	4413      	add	r3, r2
 8007f56:	00db      	lsls	r3, r3, #3
 8007f58:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	4413      	add	r3, r2
 8007f60:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8007f62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f64:	7b1b      	ldrb	r3, [r3, #12]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d123      	bne.n	8007fb2 <PCD_EP_ISR_Handler+0x3c6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f72:	b29b      	uxth	r3, r3
 8007f74:	461a      	mov	r2, r3
 8007f76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f78:	781b      	ldrb	r3, [r3, #0]
 8007f7a:	00db      	lsls	r3, r3, #3
 8007f7c:	4413      	add	r3, r2
 8007f7e:	687a      	ldr	r2, [r7, #4]
 8007f80:	6812      	ldr	r2, [r2, #0]
 8007f82:	4413      	add	r3, r2
 8007f84:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f88:	881b      	ldrh	r3, [r3, #0]
 8007f8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f8e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8007f92:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	f000 808e 	beq.w	80080b8 <PCD_EP_ISR_Handler+0x4cc>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6818      	ldr	r0, [r3, #0]
 8007fa0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fa2:	6959      	ldr	r1, [r3, #20]
 8007fa4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fa6:	88da      	ldrh	r2, [r3, #6]
 8007fa8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007fac:	f006 fe3f 	bl	800ec2e <USB_ReadPMA>
 8007fb0:	e082      	b.n	80080b8 <PCD_EP_ISR_Handler+0x4cc>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8007fb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fb4:	78db      	ldrb	r3, [r3, #3]
 8007fb6:	2b02      	cmp	r3, #2
 8007fb8:	d10a      	bne.n	8007fd0 <PCD_EP_ISR_Handler+0x3e4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8007fba:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f000 f9d3 	bl	800836e <HAL_PCD_EP_DB_Receive>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8007fce:	e073      	b.n	80080b8 <PCD_EP_ISR_Handler+0x4cc>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fd8:	781b      	ldrb	r3, [r3, #0]
 8007fda:	009b      	lsls	r3, r3, #2
 8007fdc:	4413      	add	r3, r2
 8007fde:	881b      	ldrh	r3, [r3, #0]
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007fe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fea:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ff6:	781b      	ldrb	r3, [r3, #0]
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	441a      	add	r2, r3
 8007ffc:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8008000:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008004:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008008:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800800c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008010:	b29b      	uxth	r3, r3
 8008012:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	461a      	mov	r2, r3
 800801a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800801c:	781b      	ldrb	r3, [r3, #0]
 800801e:	009b      	lsls	r3, r3, #2
 8008020:	4413      	add	r3, r2
 8008022:	881b      	ldrh	r3, [r3, #0]
 8008024:	b29b      	uxth	r3, r3
 8008026:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800802a:	2b00      	cmp	r3, #0
 800802c:	d022      	beq.n	8008074 <PCD_EP_ISR_Handler+0x488>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008036:	b29b      	uxth	r3, r3
 8008038:	461a      	mov	r2, r3
 800803a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800803c:	781b      	ldrb	r3, [r3, #0]
 800803e:	00db      	lsls	r3, r3, #3
 8008040:	4413      	add	r3, r2
 8008042:	687a      	ldr	r2, [r7, #4]
 8008044:	6812      	ldr	r2, [r2, #0]
 8008046:	4413      	add	r3, r2
 8008048:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800804c:	881b      	ldrh	r3, [r3, #0]
 800804e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008052:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8008056:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800805a:	2b00      	cmp	r3, #0
 800805c:	d02c      	beq.n	80080b8 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6818      	ldr	r0, [r3, #0]
 8008062:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008064:	6959      	ldr	r1, [r3, #20]
 8008066:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008068:	891a      	ldrh	r2, [r3, #8]
 800806a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800806e:	f006 fdde 	bl	800ec2e <USB_ReadPMA>
 8008072:	e021      	b.n	80080b8 <PCD_EP_ISR_Handler+0x4cc>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800807c:	b29b      	uxth	r3, r3
 800807e:	461a      	mov	r2, r3
 8008080:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008082:	781b      	ldrb	r3, [r3, #0]
 8008084:	00db      	lsls	r3, r3, #3
 8008086:	4413      	add	r3, r2
 8008088:	687a      	ldr	r2, [r7, #4]
 800808a:	6812      	ldr	r2, [r2, #0]
 800808c:	4413      	add	r3, r2
 800808e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008092:	881b      	ldrh	r3, [r3, #0]
 8008094:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008098:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800809c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d009      	beq.n	80080b8 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6818      	ldr	r0, [r3, #0]
 80080a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080aa:	6959      	ldr	r1, [r3, #20]
 80080ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080ae:	895a      	ldrh	r2, [r3, #10]
 80080b0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80080b4:	f006 fdbb 	bl	800ec2e <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80080b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080ba:	69da      	ldr	r2, [r3, #28]
 80080bc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80080c0:	441a      	add	r2, r3
 80080c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080c4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80080c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080c8:	695a      	ldr	r2, [r3, #20]
 80080ca:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80080ce:	441a      	add	r2, r3
 80080d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080d2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80080d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080d6:	699b      	ldr	r3, [r3, #24]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d005      	beq.n	80080e8 <PCD_EP_ISR_Handler+0x4fc>
 80080dc:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80080e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	429a      	cmp	r2, r3
 80080e6:	d206      	bcs.n	80080f6 <PCD_EP_ISR_Handler+0x50a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80080e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080ea:	781b      	ldrb	r3, [r3, #0]
 80080ec:	4619      	mov	r1, r3
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f008 fc96 	bl	8010a20 <HAL_PCD_DataOutStageCallback>
 80080f4:	e005      	b.n	8008102 <PCD_EP_ISR_Handler+0x516>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80080fc:	4618      	mov	r0, r3
 80080fe:	f005 f868 	bl	800d1d2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8008102:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8008106:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800810a:	2b00      	cmp	r3, #0
 800810c:	f000 8121 	beq.w	8008352 <PCD_EP_ISR_Handler+0x766>
      {
        ep = &hpcd->IN_ep[epindex];
 8008110:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8008114:	4613      	mov	r3, r2
 8008116:	009b      	lsls	r3, r3, #2
 8008118:	4413      	add	r3, r2
 800811a:	00db      	lsls	r3, r3, #3
 800811c:	3310      	adds	r3, #16
 800811e:	687a      	ldr	r2, [r7, #4]
 8008120:	4413      	add	r3, r2
 8008122:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	461a      	mov	r2, r3
 800812a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	4413      	add	r3, r2
 8008132:	881b      	ldrh	r3, [r3, #0]
 8008134:	b29b      	uxth	r3, r3
 8008136:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800813a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800813e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	461a      	mov	r2, r3
 8008148:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800814c:	009b      	lsls	r3, r3, #2
 800814e:	441a      	add	r2, r3
 8008150:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8008154:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008158:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800815c:	b29b      	uxth	r3, r3
 800815e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8008160:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008162:	78db      	ldrb	r3, [r3, #3]
 8008164:	2b01      	cmp	r3, #1
 8008166:	f040 80a2 	bne.w	80082ae <PCD_EP_ISR_Handler+0x6c2>
        {
          ep->xfer_len = 0U;
 800816a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800816c:	2200      	movs	r2, #0
 800816e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8008170:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008172:	7b1b      	ldrb	r3, [r3, #12]
 8008174:	2b00      	cmp	r3, #0
 8008176:	f000 8093 	beq.w	80082a0 <PCD_EP_ISR_Handler+0x6b4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800817a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800817e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008182:	2b00      	cmp	r3, #0
 8008184:	d046      	beq.n	8008214 <PCD_EP_ISR_Handler+0x628>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008188:	785b      	ldrb	r3, [r3, #1]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d126      	bne.n	80081dc <PCD_EP_ISR_Handler+0x5f0>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	627b      	str	r3, [r7, #36]	@ 0x24
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800819c:	b29b      	uxth	r3, r3
 800819e:	461a      	mov	r2, r3
 80081a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a2:	4413      	add	r3, r2
 80081a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80081a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081a8:	781b      	ldrb	r3, [r3, #0]
 80081aa:	00da      	lsls	r2, r3, #3
 80081ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ae:	4413      	add	r3, r2
 80081b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80081b4:	623b      	str	r3, [r7, #32]
 80081b6:	6a3b      	ldr	r3, [r7, #32]
 80081b8:	881b      	ldrh	r3, [r3, #0]
 80081ba:	b29b      	uxth	r3, r3
 80081bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80081c0:	b29a      	uxth	r2, r3
 80081c2:	6a3b      	ldr	r3, [r7, #32]
 80081c4:	801a      	strh	r2, [r3, #0]
 80081c6:	6a3b      	ldr	r3, [r7, #32]
 80081c8:	881b      	ldrh	r3, [r3, #0]
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081d4:	b29a      	uxth	r2, r3
 80081d6:	6a3b      	ldr	r3, [r7, #32]
 80081d8:	801a      	strh	r2, [r3, #0]
 80081da:	e061      	b.n	80082a0 <PCD_EP_ISR_Handler+0x6b4>
 80081dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081de:	785b      	ldrb	r3, [r3, #1]
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d15d      	bne.n	80082a0 <PCD_EP_ISR_Handler+0x6b4>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081f2:	b29b      	uxth	r3, r3
 80081f4:	461a      	mov	r2, r3
 80081f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f8:	4413      	add	r3, r2
 80081fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	00da      	lsls	r2, r3, #3
 8008202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008204:	4413      	add	r3, r2
 8008206:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800820a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800820c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800820e:	2200      	movs	r2, #0
 8008210:	801a      	strh	r2, [r3, #0]
 8008212:	e045      	b.n	80082a0 <PCD_EP_ISR_Handler+0x6b4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800821a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800821c:	785b      	ldrb	r3, [r3, #1]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d126      	bne.n	8008270 <PCD_EP_ISR_Handler+0x684>
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	637b      	str	r3, [r7, #52]	@ 0x34
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008230:	b29b      	uxth	r3, r3
 8008232:	461a      	mov	r2, r3
 8008234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008236:	4413      	add	r3, r2
 8008238:	637b      	str	r3, [r7, #52]	@ 0x34
 800823a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800823c:	781b      	ldrb	r3, [r3, #0]
 800823e:	00da      	lsls	r2, r3, #3
 8008240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008242:	4413      	add	r3, r2
 8008244:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008248:	633b      	str	r3, [r7, #48]	@ 0x30
 800824a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800824c:	881b      	ldrh	r3, [r3, #0]
 800824e:	b29b      	uxth	r3, r3
 8008250:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008254:	b29a      	uxth	r2, r3
 8008256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008258:	801a      	strh	r2, [r3, #0]
 800825a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800825c:	881b      	ldrh	r3, [r3, #0]
 800825e:	b29b      	uxth	r3, r3
 8008260:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008264:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008268:	b29a      	uxth	r2, r3
 800826a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800826c:	801a      	strh	r2, [r3, #0]
 800826e:	e017      	b.n	80082a0 <PCD_EP_ISR_Handler+0x6b4>
 8008270:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008272:	785b      	ldrb	r3, [r3, #1]
 8008274:	2b01      	cmp	r3, #1
 8008276:	d113      	bne.n	80082a0 <PCD_EP_ISR_Handler+0x6b4>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008280:	b29b      	uxth	r3, r3
 8008282:	461a      	mov	r2, r3
 8008284:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008286:	4413      	add	r3, r2
 8008288:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800828a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800828c:	781b      	ldrb	r3, [r3, #0]
 800828e:	00da      	lsls	r2, r3, #3
 8008290:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008292:	4413      	add	r3, r2
 8008294:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008298:	63bb      	str	r3, [r7, #56]	@ 0x38
 800829a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800829c:	2200      	movs	r2, #0
 800829e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80082a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082a2:	781b      	ldrb	r3, [r3, #0]
 80082a4:	4619      	mov	r1, r3
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f008 fbd5 	bl	8010a56 <HAL_PCD_DataInStageCallback>
 80082ac:	e051      	b.n	8008352 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80082ae:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80082b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d144      	bne.n	8008344 <PCD_EP_ISR_Handler+0x758>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082c2:	b29b      	uxth	r3, r3
 80082c4:	461a      	mov	r2, r3
 80082c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	00db      	lsls	r3, r3, #3
 80082cc:	4413      	add	r3, r2
 80082ce:	687a      	ldr	r2, [r7, #4]
 80082d0:	6812      	ldr	r2, [r2, #0]
 80082d2:	4413      	add	r3, r2
 80082d4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80082d8:	881b      	ldrh	r3, [r3, #0]
 80082da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80082de:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 80082e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082e4:	699a      	ldr	r2, [r3, #24]
 80082e6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80082ea:	429a      	cmp	r2, r3
 80082ec:	d907      	bls.n	80082fe <PCD_EP_ISR_Handler+0x712>
            {
              ep->xfer_len -= TxPctSize;
 80082ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082f0:	699a      	ldr	r2, [r3, #24]
 80082f2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80082f6:	1ad2      	subs	r2, r2, r3
 80082f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082fa:	619a      	str	r2, [r3, #24]
 80082fc:	e002      	b.n	8008304 <PCD_EP_ISR_Handler+0x718>
            }
            else
            {
              ep->xfer_len = 0U;
 80082fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008300:	2200      	movs	r2, #0
 8008302:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008304:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008306:	699b      	ldr	r3, [r3, #24]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d106      	bne.n	800831a <PCD_EP_ISR_Handler+0x72e>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800830c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800830e:	781b      	ldrb	r3, [r3, #0]
 8008310:	4619      	mov	r1, r3
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f008 fb9f 	bl	8010a56 <HAL_PCD_DataInStageCallback>
 8008318:	e01b      	b.n	8008352 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800831a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800831c:	695a      	ldr	r2, [r3, #20]
 800831e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8008322:	441a      	add	r2, r3
 8008324:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008326:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8008328:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800832a:	69da      	ldr	r2, [r3, #28]
 800832c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8008330:	441a      	add	r2, r3
 8008332:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008334:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800833c:	4618      	mov	r0, r3
 800833e:	f004 ff48 	bl	800d1d2 <USB_EPStartXfer>
 8008342:	e006      	b.n	8008352 <PCD_EP_ISR_Handler+0x766>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8008344:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8008348:	461a      	mov	r2, r3
 800834a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f000 f917 	bl	8008580 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800835a:	b29b      	uxth	r3, r3
 800835c:	b21b      	sxth	r3, r3
 800835e:	2b00      	cmp	r3, #0
 8008360:	f6ff ac49 	blt.w	8007bf6 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	3758      	adds	r7, #88	@ 0x58
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}

0800836e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800836e:	b580      	push	{r7, lr}
 8008370:	b088      	sub	sp, #32
 8008372:	af00      	add	r7, sp, #0
 8008374:	60f8      	str	r0, [r7, #12]
 8008376:	60b9      	str	r1, [r7, #8]
 8008378:	4613      	mov	r3, r2
 800837a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800837c:	88fb      	ldrh	r3, [r7, #6]
 800837e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008382:	2b00      	cmp	r3, #0
 8008384:	d07c      	beq.n	8008480 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800838e:	b29b      	uxth	r3, r3
 8008390:	461a      	mov	r2, r3
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	781b      	ldrb	r3, [r3, #0]
 8008396:	00db      	lsls	r3, r3, #3
 8008398:	4413      	add	r3, r2
 800839a:	68fa      	ldr	r2, [r7, #12]
 800839c:	6812      	ldr	r2, [r2, #0]
 800839e:	4413      	add	r3, r2
 80083a0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80083a4:	881b      	ldrh	r3, [r3, #0]
 80083a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80083aa:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	699a      	ldr	r2, [r3, #24]
 80083b0:	8b7b      	ldrh	r3, [r7, #26]
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d306      	bcc.n	80083c4 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	699a      	ldr	r2, [r3, #24]
 80083ba:	8b7b      	ldrh	r3, [r7, #26]
 80083bc:	1ad2      	subs	r2, r2, r3
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	619a      	str	r2, [r3, #24]
 80083c2:	e002      	b.n	80083ca <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	2200      	movs	r2, #0
 80083c8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	699b      	ldr	r3, [r3, #24]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d123      	bne.n	800841a <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	461a      	mov	r2, r3
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	781b      	ldrb	r3, [r3, #0]
 80083dc:	009b      	lsls	r3, r3, #2
 80083de:	4413      	add	r3, r2
 80083e0:	881b      	ldrh	r3, [r3, #0]
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80083e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083ec:	833b      	strh	r3, [r7, #24]
 80083ee:	8b3b      	ldrh	r3, [r7, #24]
 80083f0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80083f4:	833b      	strh	r3, [r7, #24]
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	461a      	mov	r2, r3
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	781b      	ldrb	r3, [r3, #0]
 8008400:	009b      	lsls	r3, r3, #2
 8008402:	441a      	add	r2, r3
 8008404:	8b3b      	ldrh	r3, [r7, #24]
 8008406:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800840a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800840e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008412:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008416:	b29b      	uxth	r3, r3
 8008418:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800841a:	88fb      	ldrh	r3, [r7, #6]
 800841c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008420:	2b00      	cmp	r3, #0
 8008422:	d01f      	beq.n	8008464 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	461a      	mov	r2, r3
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	781b      	ldrb	r3, [r3, #0]
 800842e:	009b      	lsls	r3, r3, #2
 8008430:	4413      	add	r3, r2
 8008432:	881b      	ldrh	r3, [r3, #0]
 8008434:	b29b      	uxth	r3, r3
 8008436:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800843a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800843e:	82fb      	strh	r3, [r7, #22]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	461a      	mov	r2, r3
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	781b      	ldrb	r3, [r3, #0]
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	441a      	add	r2, r3
 800844e:	8afb      	ldrh	r3, [r7, #22]
 8008450:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008454:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008458:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800845c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008460:	b29b      	uxth	r3, r3
 8008462:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008464:	8b7b      	ldrh	r3, [r7, #26]
 8008466:	2b00      	cmp	r3, #0
 8008468:	f000 8085 	beq.w	8008576 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	6818      	ldr	r0, [r3, #0]
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	6959      	ldr	r1, [r3, #20]
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	891a      	ldrh	r2, [r3, #8]
 8008478:	8b7b      	ldrh	r3, [r7, #26]
 800847a:	f006 fbd8 	bl	800ec2e <USB_ReadPMA>
 800847e:	e07a      	b.n	8008576 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008488:	b29b      	uxth	r3, r3
 800848a:	461a      	mov	r2, r3
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	781b      	ldrb	r3, [r3, #0]
 8008490:	00db      	lsls	r3, r3, #3
 8008492:	4413      	add	r3, r2
 8008494:	68fa      	ldr	r2, [r7, #12]
 8008496:	6812      	ldr	r2, [r2, #0]
 8008498:	4413      	add	r3, r2
 800849a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800849e:	881b      	ldrh	r3, [r3, #0]
 80084a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084a4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	699a      	ldr	r2, [r3, #24]
 80084aa:	8b7b      	ldrh	r3, [r7, #26]
 80084ac:	429a      	cmp	r2, r3
 80084ae:	d306      	bcc.n	80084be <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	699a      	ldr	r2, [r3, #24]
 80084b4:	8b7b      	ldrh	r3, [r7, #26]
 80084b6:	1ad2      	subs	r2, r2, r3
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	619a      	str	r2, [r3, #24]
 80084bc:	e002      	b.n	80084c4 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	2200      	movs	r2, #0
 80084c2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	699b      	ldr	r3, [r3, #24]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d123      	bne.n	8008514 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	461a      	mov	r2, r3
 80084d2:	68bb      	ldr	r3, [r7, #8]
 80084d4:	781b      	ldrb	r3, [r3, #0]
 80084d6:	009b      	lsls	r3, r3, #2
 80084d8:	4413      	add	r3, r2
 80084da:	881b      	ldrh	r3, [r3, #0]
 80084dc:	b29b      	uxth	r3, r3
 80084de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80084e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084e6:	83fb      	strh	r3, [r7, #30]
 80084e8:	8bfb      	ldrh	r3, [r7, #30]
 80084ea:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80084ee:	83fb      	strh	r3, [r7, #30]
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	461a      	mov	r2, r3
 80084f6:	68bb      	ldr	r3, [r7, #8]
 80084f8:	781b      	ldrb	r3, [r3, #0]
 80084fa:	009b      	lsls	r3, r3, #2
 80084fc:	441a      	add	r2, r3
 80084fe:	8bfb      	ldrh	r3, [r7, #30]
 8008500:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008504:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008508:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800850c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008510:	b29b      	uxth	r3, r3
 8008512:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8008514:	88fb      	ldrh	r3, [r7, #6]
 8008516:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800851a:	2b00      	cmp	r3, #0
 800851c:	d11f      	bne.n	800855e <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	461a      	mov	r2, r3
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	781b      	ldrb	r3, [r3, #0]
 8008528:	009b      	lsls	r3, r3, #2
 800852a:	4413      	add	r3, r2
 800852c:	881b      	ldrh	r3, [r3, #0]
 800852e:	b29b      	uxth	r3, r3
 8008530:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008534:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008538:	83bb      	strh	r3, [r7, #28]
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	461a      	mov	r2, r3
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	009b      	lsls	r3, r3, #2
 8008546:	441a      	add	r2, r3
 8008548:	8bbb      	ldrh	r3, [r7, #28]
 800854a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800854e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008552:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008556:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800855a:	b29b      	uxth	r3, r3
 800855c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800855e:	8b7b      	ldrh	r3, [r7, #26]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d008      	beq.n	8008576 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	6818      	ldr	r0, [r3, #0]
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	6959      	ldr	r1, [r3, #20]
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	895a      	ldrh	r2, [r3, #10]
 8008570:	8b7b      	ldrh	r3, [r7, #26]
 8008572:	f006 fb5c 	bl	800ec2e <USB_ReadPMA>
    }
  }

  return count;
 8008576:	8b7b      	ldrh	r3, [r7, #26]
}
 8008578:	4618      	mov	r0, r3
 800857a:	3720      	adds	r7, #32
 800857c:	46bd      	mov	sp, r7
 800857e:	bd80      	pop	{r7, pc}

08008580 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b0a4      	sub	sp, #144	@ 0x90
 8008584:	af00      	add	r7, sp, #0
 8008586:	60f8      	str	r0, [r7, #12]
 8008588:	60b9      	str	r1, [r7, #8]
 800858a:	4613      	mov	r3, r2
 800858c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800858e:	88fb      	ldrh	r3, [r7, #6]
 8008590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008594:	2b00      	cmp	r3, #0
 8008596:	f000 81db 	beq.w	8008950 <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	461a      	mov	r2, r3
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	00db      	lsls	r3, r3, #3
 80085ac:	4413      	add	r3, r2
 80085ae:	68fa      	ldr	r2, [r7, #12]
 80085b0:	6812      	ldr	r2, [r2, #0]
 80085b2:	4413      	add	r3, r2
 80085b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80085b8:	881b      	ldrh	r3, [r3, #0]
 80085ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085be:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len > TxPctSize)
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	699a      	ldr	r2, [r3, #24]
 80085c6:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d907      	bls.n	80085de <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	699a      	ldr	r2, [r3, #24]
 80085d2:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80085d6:	1ad2      	subs	r2, r2, r3
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	619a      	str	r2, [r3, #24]
 80085dc:	e002      	b.n	80085e4 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	2200      	movs	r2, #0
 80085e2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	699b      	ldr	r3, [r3, #24]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	f040 80b9 	bne.w	8008760 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	785b      	ldrb	r3, [r3, #1]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d126      	bne.n	8008644 <HAL_PCD_EP_DB_Transmit+0xc4>
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008604:	b29b      	uxth	r3, r3
 8008606:	461a      	mov	r2, r3
 8008608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800860a:	4413      	add	r3, r2
 800860c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	781b      	ldrb	r3, [r3, #0]
 8008612:	00da      	lsls	r2, r3, #3
 8008614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008616:	4413      	add	r3, r2
 8008618:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800861c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800861e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008620:	881b      	ldrh	r3, [r3, #0]
 8008622:	b29b      	uxth	r3, r3
 8008624:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008628:	b29a      	uxth	r2, r3
 800862a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800862c:	801a      	strh	r2, [r3, #0]
 800862e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008630:	881b      	ldrh	r3, [r3, #0]
 8008632:	b29b      	uxth	r3, r3
 8008634:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008638:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800863c:	b29a      	uxth	r2, r3
 800863e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008640:	801a      	strh	r2, [r3, #0]
 8008642:	e01a      	b.n	800867a <HAL_PCD_EP_DB_Transmit+0xfa>
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	785b      	ldrb	r3, [r3, #1]
 8008648:	2b01      	cmp	r3, #1
 800864a:	d116      	bne.n	800867a <HAL_PCD_EP_DB_Transmit+0xfa>
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	637b      	str	r3, [r7, #52]	@ 0x34
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800865a:	b29b      	uxth	r3, r3
 800865c:	461a      	mov	r2, r3
 800865e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008660:	4413      	add	r3, r2
 8008662:	637b      	str	r3, [r7, #52]	@ 0x34
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	781b      	ldrb	r3, [r3, #0]
 8008668:	00da      	lsls	r2, r3, #3
 800866a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800866c:	4413      	add	r3, r2
 800866e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008672:	633b      	str	r3, [r7, #48]	@ 0x30
 8008674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008676:	2200      	movs	r2, #0
 8008678:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	785b      	ldrb	r3, [r3, #1]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d126      	bne.n	80086d6 <HAL_PCD_EP_DB_Transmit+0x156>
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	61fb      	str	r3, [r7, #28]
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008696:	b29b      	uxth	r3, r3
 8008698:	461a      	mov	r2, r3
 800869a:	69fb      	ldr	r3, [r7, #28]
 800869c:	4413      	add	r3, r2
 800869e:	61fb      	str	r3, [r7, #28]
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	781b      	ldrb	r3, [r3, #0]
 80086a4:	00da      	lsls	r2, r3, #3
 80086a6:	69fb      	ldr	r3, [r7, #28]
 80086a8:	4413      	add	r3, r2
 80086aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80086ae:	61bb      	str	r3, [r7, #24]
 80086b0:	69bb      	ldr	r3, [r7, #24]
 80086b2:	881b      	ldrh	r3, [r3, #0]
 80086b4:	b29b      	uxth	r3, r3
 80086b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086ba:	b29a      	uxth	r2, r3
 80086bc:	69bb      	ldr	r3, [r7, #24]
 80086be:	801a      	strh	r2, [r3, #0]
 80086c0:	69bb      	ldr	r3, [r7, #24]
 80086c2:	881b      	ldrh	r3, [r3, #0]
 80086c4:	b29b      	uxth	r3, r3
 80086c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086ce:	b29a      	uxth	r2, r3
 80086d0:	69bb      	ldr	r3, [r7, #24]
 80086d2:	801a      	strh	r2, [r3, #0]
 80086d4:	e017      	b.n	8008706 <HAL_PCD_EP_DB_Transmit+0x186>
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	785b      	ldrb	r3, [r3, #1]
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d113      	bne.n	8008706 <HAL_PCD_EP_DB_Transmit+0x186>
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	461a      	mov	r2, r3
 80086ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ec:	4413      	add	r3, r2
 80086ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	781b      	ldrb	r3, [r3, #0]
 80086f4:	00da      	lsls	r2, r3, #3
 80086f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f8:	4413      	add	r3, r2
 80086fa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80086fe:	623b      	str	r3, [r7, #32]
 8008700:	6a3b      	ldr	r3, [r7, #32]
 8008702:	2200      	movs	r2, #0
 8008704:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	781b      	ldrb	r3, [r3, #0]
 800870a:	4619      	mov	r1, r3
 800870c:	68f8      	ldr	r0, [r7, #12]
 800870e:	f008 f9a2 	bl	8010a56 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008712:	88fb      	ldrh	r3, [r7, #6]
 8008714:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008718:	2b00      	cmp	r3, #0
 800871a:	f000 82fa 	beq.w	8008d12 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	461a      	mov	r2, r3
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	781b      	ldrb	r3, [r3, #0]
 8008728:	009b      	lsls	r3, r3, #2
 800872a:	4413      	add	r3, r2
 800872c:	881b      	ldrh	r3, [r3, #0]
 800872e:	b29b      	uxth	r3, r3
 8008730:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008734:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008738:	82fb      	strh	r3, [r7, #22]
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	461a      	mov	r2, r3
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	009b      	lsls	r3, r3, #2
 8008746:	441a      	add	r2, r3
 8008748:	8afb      	ldrh	r3, [r7, #22]
 800874a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800874e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008752:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008756:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800875a:	b29b      	uxth	r3, r3
 800875c:	8013      	strh	r3, [r2, #0]
 800875e:	e2d8      	b.n	8008d12 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008760:	88fb      	ldrh	r3, [r7, #6]
 8008762:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008766:	2b00      	cmp	r3, #0
 8008768:	d021      	beq.n	80087ae <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	461a      	mov	r2, r3
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	009b      	lsls	r3, r3, #2
 8008776:	4413      	add	r3, r2
 8008778:	881b      	ldrh	r3, [r3, #0]
 800877a:	b29b      	uxth	r3, r3
 800877c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008780:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008784:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	461a      	mov	r2, r3
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	009b      	lsls	r3, r3, #2
 8008794:	441a      	add	r2, r3
 8008796:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800879a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800879e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80087a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80087a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087aa:	b29b      	uxth	r3, r3
 80087ac:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	f040 82ac 	bne.w	8008d12 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	695a      	ldr	r2, [r3, #20]
 80087be:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80087c2:	441a      	add	r2, r3
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	69da      	ldr	r2, [r3, #28]
 80087cc:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80087d0:	441a      	add	r2, r3
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	6a1a      	ldr	r2, [r3, #32]
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	691b      	ldr	r3, [r3, #16]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d30b      	bcc.n	80087fa <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	691b      	ldr	r3, [r3, #16]
 80087e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	6a1a      	ldr	r2, [r3, #32]
 80087ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80087f2:	1ad2      	subs	r2, r2, r3
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	621a      	str	r2, [r3, #32]
 80087f8:	e017      	b.n	800882a <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	6a1b      	ldr	r3, [r3, #32]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d108      	bne.n	8008814 <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 8008802:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008806:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	2200      	movs	r2, #0
 800880e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008812:	e00a      	b.n	800882a <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	2200      	movs	r2, #0
 8008818:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	6a1b      	ldr	r3, [r3, #32]
 8008820:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	2200      	movs	r2, #0
 8008828:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	785b      	ldrb	r3, [r3, #1]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d165      	bne.n	80088fe <HAL_PCD_EP_DB_Transmit+0x37e>
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008840:	b29b      	uxth	r3, r3
 8008842:	461a      	mov	r2, r3
 8008844:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008846:	4413      	add	r3, r2
 8008848:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	781b      	ldrb	r3, [r3, #0]
 800884e:	00da      	lsls	r2, r3, #3
 8008850:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008852:	4413      	add	r3, r2
 8008854:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008858:	63bb      	str	r3, [r7, #56]	@ 0x38
 800885a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800885c:	881b      	ldrh	r3, [r3, #0]
 800885e:	b29b      	uxth	r3, r3
 8008860:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008864:	b29a      	uxth	r2, r3
 8008866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008868:	801a      	strh	r2, [r3, #0]
 800886a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800886e:	2b00      	cmp	r3, #0
 8008870:	d10a      	bne.n	8008888 <HAL_PCD_EP_DB_Transmit+0x308>
 8008872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008874:	881b      	ldrh	r3, [r3, #0]
 8008876:	b29b      	uxth	r3, r3
 8008878:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800887c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008880:	b29a      	uxth	r2, r3
 8008882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008884:	801a      	strh	r2, [r3, #0]
 8008886:	e057      	b.n	8008938 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8008888:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800888c:	2b3e      	cmp	r3, #62	@ 0x3e
 800888e:	d818      	bhi.n	80088c2 <HAL_PCD_EP_DB_Transmit+0x342>
 8008890:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008894:	085b      	lsrs	r3, r3, #1
 8008896:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008898:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800889c:	f003 0301 	and.w	r3, r3, #1
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d002      	beq.n	80088aa <HAL_PCD_EP_DB_Transmit+0x32a>
 80088a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088a6:	3301      	adds	r3, #1
 80088a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ac:	881b      	ldrh	r3, [r3, #0]
 80088ae:	b29a      	uxth	r2, r3
 80088b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088b2:	b29b      	uxth	r3, r3
 80088b4:	029b      	lsls	r3, r3, #10
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	4313      	orrs	r3, r2
 80088ba:	b29a      	uxth	r2, r3
 80088bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088be:	801a      	strh	r2, [r3, #0]
 80088c0:	e03a      	b.n	8008938 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80088c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80088c6:	095b      	lsrs	r3, r3, #5
 80088c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80088ce:	f003 031f 	and.w	r3, r3, #31
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d102      	bne.n	80088dc <HAL_PCD_EP_DB_Transmit+0x35c>
 80088d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088d8:	3b01      	subs	r3, #1
 80088da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088de:	881b      	ldrh	r3, [r3, #0]
 80088e0:	b29a      	uxth	r2, r3
 80088e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	029b      	lsls	r3, r3, #10
 80088e8:	b29b      	uxth	r3, r3
 80088ea:	4313      	orrs	r3, r2
 80088ec:	b29b      	uxth	r3, r3
 80088ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088f6:	b29a      	uxth	r2, r3
 80088f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088fa:	801a      	strh	r2, [r3, #0]
 80088fc:	e01c      	b.n	8008938 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	785b      	ldrb	r3, [r3, #1]
 8008902:	2b01      	cmp	r3, #1
 8008904:	d118      	bne.n	8008938 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	647b      	str	r3, [r7, #68]	@ 0x44
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008914:	b29b      	uxth	r3, r3
 8008916:	461a      	mov	r2, r3
 8008918:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800891a:	4413      	add	r3, r2
 800891c:	647b      	str	r3, [r7, #68]	@ 0x44
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	781b      	ldrb	r3, [r3, #0]
 8008922:	00da      	lsls	r2, r3, #3
 8008924:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008926:	4413      	add	r3, r2
 8008928:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800892c:	643b      	str	r3, [r7, #64]	@ 0x40
 800892e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008932:	b29a      	uxth	r2, r3
 8008934:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008936:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	6818      	ldr	r0, [r3, #0]
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	6959      	ldr	r1, [r3, #20]
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	891a      	ldrh	r2, [r3, #8]
 8008944:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008948:	b29b      	uxth	r3, r3
 800894a:	f006 f92e 	bl	800ebaa <USB_WritePMA>
 800894e:	e1e0      	b.n	8008d12 <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008958:	b29b      	uxth	r3, r3
 800895a:	461a      	mov	r2, r3
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	781b      	ldrb	r3, [r3, #0]
 8008960:	00db      	lsls	r3, r3, #3
 8008962:	4413      	add	r3, r2
 8008964:	68fa      	ldr	r2, [r7, #12]
 8008966:	6812      	ldr	r2, [r2, #0]
 8008968:	4413      	add	r3, r2
 800896a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800896e:	881b      	ldrh	r3, [r3, #0]
 8008970:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008974:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len >= TxPctSize)
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	699a      	ldr	r2, [r3, #24]
 800897c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008980:	429a      	cmp	r2, r3
 8008982:	d307      	bcc.n	8008994 <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	699a      	ldr	r2, [r3, #24]
 8008988:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800898c:	1ad2      	subs	r2, r2, r3
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	619a      	str	r2, [r3, #24]
 8008992:	e002      	b.n	800899a <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	2200      	movs	r2, #0
 8008998:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	699b      	ldr	r3, [r3, #24]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	f040 80c0 	bne.w	8008b24 <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	785b      	ldrb	r3, [r3, #1]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d126      	bne.n	80089fa <HAL_PCD_EP_DB_Transmit+0x47a>
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	461a      	mov	r2, r3
 80089be:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80089c0:	4413      	add	r3, r2
 80089c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	781b      	ldrb	r3, [r3, #0]
 80089c8:	00da      	lsls	r2, r3, #3
 80089ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80089cc:	4413      	add	r3, r2
 80089ce:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80089d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80089d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80089d6:	881b      	ldrh	r3, [r3, #0]
 80089d8:	b29b      	uxth	r3, r3
 80089da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80089de:	b29a      	uxth	r2, r3
 80089e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80089e2:	801a      	strh	r2, [r3, #0]
 80089e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80089e6:	881b      	ldrh	r3, [r3, #0]
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089f2:	b29a      	uxth	r2, r3
 80089f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80089f6:	801a      	strh	r2, [r3, #0]
 80089f8:	e01a      	b.n	8008a30 <HAL_PCD_EP_DB_Transmit+0x4b0>
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	785b      	ldrb	r3, [r3, #1]
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d116      	bne.n	8008a30 <HAL_PCD_EP_DB_Transmit+0x4b0>
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	667b      	str	r3, [r7, #100]	@ 0x64
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a10:	b29b      	uxth	r3, r3
 8008a12:	461a      	mov	r2, r3
 8008a14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a16:	4413      	add	r3, r2
 8008a18:	667b      	str	r3, [r7, #100]	@ 0x64
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	781b      	ldrb	r3, [r3, #0]
 8008a1e:	00da      	lsls	r2, r3, #3
 8008a20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a22:	4413      	add	r3, r2
 8008a24:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a28:	663b      	str	r3, [r7, #96]	@ 0x60
 8008a2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	677b      	str	r3, [r7, #116]	@ 0x74
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	785b      	ldrb	r3, [r3, #1]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d12b      	bne.n	8008a96 <HAL_PCD_EP_DB_Transmit+0x516>
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a4c:	b29b      	uxth	r3, r3
 8008a4e:	461a      	mov	r2, r3
 8008a50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a52:	4413      	add	r3, r2
 8008a54:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	781b      	ldrb	r3, [r3, #0]
 8008a5a:	00da      	lsls	r2, r3, #3
 8008a5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a5e:	4413      	add	r3, r2
 8008a60:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008a64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008a68:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a6c:	881b      	ldrh	r3, [r3, #0]
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a74:	b29a      	uxth	r2, r3
 8008a76:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a7a:	801a      	strh	r2, [r3, #0]
 8008a7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a80:	881b      	ldrh	r3, [r3, #0]
 8008a82:	b29b      	uxth	r3, r3
 8008a84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a8c:	b29a      	uxth	r2, r3
 8008a8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a92:	801a      	strh	r2, [r3, #0]
 8008a94:	e017      	b.n	8008ac6 <HAL_PCD_EP_DB_Transmit+0x546>
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	785b      	ldrb	r3, [r3, #1]
 8008a9a:	2b01      	cmp	r3, #1
 8008a9c:	d113      	bne.n	8008ac6 <HAL_PCD_EP_DB_Transmit+0x546>
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008aa6:	b29b      	uxth	r3, r3
 8008aa8:	461a      	mov	r2, r3
 8008aaa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008aac:	4413      	add	r3, r2
 8008aae:	677b      	str	r3, [r7, #116]	@ 0x74
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	781b      	ldrb	r3, [r3, #0]
 8008ab4:	00da      	lsls	r2, r3, #3
 8008ab6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ab8:	4413      	add	r3, r2
 8008aba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008abe:	673b      	str	r3, [r7, #112]	@ 0x70
 8008ac0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	781b      	ldrb	r3, [r3, #0]
 8008aca:	4619      	mov	r1, r3
 8008acc:	68f8      	ldr	r0, [r7, #12]
 8008ace:	f007 ffc2 	bl	8010a56 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008ad2:	88fb      	ldrh	r3, [r7, #6]
 8008ad4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	f040 811a 	bne.w	8008d12 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	461a      	mov	r2, r3
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	781b      	ldrb	r3, [r3, #0]
 8008ae8:	009b      	lsls	r3, r3, #2
 8008aea:	4413      	add	r3, r2
 8008aec:	881b      	ldrh	r3, [r3, #0]
 8008aee:	b29b      	uxth	r3, r3
 8008af0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008af4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008af8:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	461a      	mov	r2, r3
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	781b      	ldrb	r3, [r3, #0]
 8008b06:	009b      	lsls	r3, r3, #2
 8008b08:	441a      	add	r2, r3
 8008b0a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8008b0e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b12:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b16:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008b1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b1e:	b29b      	uxth	r3, r3
 8008b20:	8013      	strh	r3, [r2, #0]
 8008b22:	e0f6      	b.n	8008d12 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008b24:	88fb      	ldrh	r3, [r7, #6]
 8008b26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d121      	bne.n	8008b72 <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	461a      	mov	r2, r3
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	781b      	ldrb	r3, [r3, #0]
 8008b38:	009b      	lsls	r3, r3, #2
 8008b3a:	4413      	add	r3, r2
 8008b3c:	881b      	ldrh	r3, [r3, #0]
 8008b3e:	b29b      	uxth	r3, r3
 8008b40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b48:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	461a      	mov	r2, r3
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	009b      	lsls	r3, r3, #2
 8008b58:	441a      	add	r2, r3
 8008b5a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008b5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b66:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008b6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	f040 80ca 	bne.w	8008d12 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 8008b7e:	68bb      	ldr	r3, [r7, #8]
 8008b80:	695a      	ldr	r2, [r3, #20]
 8008b82:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008b86:	441a      	add	r2, r3
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	69da      	ldr	r2, [r3, #28]
 8008b90:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008b94:	441a      	add	r2, r3
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	6a1a      	ldr	r2, [r3, #32]
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	691b      	ldr	r3, [r3, #16]
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d30b      	bcc.n	8008bbe <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	691b      	ldr	r3, [r3, #16]
 8008baa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	6a1a      	ldr	r2, [r3, #32]
 8008bb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008bb6:	1ad2      	subs	r2, r2, r3
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	621a      	str	r2, [r3, #32]
 8008bbc:	e017      	b.n	8008bee <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	6a1b      	ldr	r3, [r3, #32]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d108      	bne.n	8008bd8 <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 8008bc6:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008bca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008bd6:	e00a      	b.n	8008bee <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	6a1b      	ldr	r3, [r3, #32]
 8008bdc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	2200      	movs	r2, #0
 8008be4:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8008be6:	68bb      	ldr	r3, [r7, #8]
 8008be8:	2200      	movs	r2, #0
 8008bea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	657b      	str	r3, [r7, #84]	@ 0x54
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	785b      	ldrb	r3, [r3, #1]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d165      	bne.n	8008cc8 <HAL_PCD_EP_DB_Transmit+0x748>
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c0a:	b29b      	uxth	r3, r3
 8008c0c:	461a      	mov	r2, r3
 8008c0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c10:	4413      	add	r3, r2
 8008c12:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	781b      	ldrb	r3, [r3, #0]
 8008c18:	00da      	lsls	r2, r3, #3
 8008c1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c1c:	4413      	add	r3, r2
 8008c1e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008c22:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c26:	881b      	ldrh	r3, [r3, #0]
 8008c28:	b29b      	uxth	r3, r3
 8008c2a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c2e:	b29a      	uxth	r2, r3
 8008c30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c32:	801a      	strh	r2, [r3, #0]
 8008c34:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d10a      	bne.n	8008c52 <HAL_PCD_EP_DB_Transmit+0x6d2>
 8008c3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c3e:	881b      	ldrh	r3, [r3, #0]
 8008c40:	b29b      	uxth	r3, r3
 8008c42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c4a:	b29a      	uxth	r2, r3
 8008c4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c4e:	801a      	strh	r2, [r3, #0]
 8008c50:	e054      	b.n	8008cfc <HAL_PCD_EP_DB_Transmit+0x77c>
 8008c52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c56:	2b3e      	cmp	r3, #62	@ 0x3e
 8008c58:	d818      	bhi.n	8008c8c <HAL_PCD_EP_DB_Transmit+0x70c>
 8008c5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c5e:	085b      	lsrs	r3, r3, #1
 8008c60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008c62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c66:	f003 0301 	and.w	r3, r3, #1
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d002      	beq.n	8008c74 <HAL_PCD_EP_DB_Transmit+0x6f4>
 8008c6e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008c70:	3301      	adds	r3, #1
 8008c72:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008c74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c76:	881b      	ldrh	r3, [r3, #0]
 8008c78:	b29a      	uxth	r2, r3
 8008c7a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	029b      	lsls	r3, r3, #10
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	4313      	orrs	r3, r2
 8008c84:	b29a      	uxth	r2, r3
 8008c86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c88:	801a      	strh	r2, [r3, #0]
 8008c8a:	e037      	b.n	8008cfc <HAL_PCD_EP_DB_Transmit+0x77c>
 8008c8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c90:	095b      	lsrs	r3, r3, #5
 8008c92:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008c94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c98:	f003 031f 	and.w	r3, r3, #31
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d102      	bne.n	8008ca6 <HAL_PCD_EP_DB_Transmit+0x726>
 8008ca0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008ca2:	3b01      	subs	r3, #1
 8008ca4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ca6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ca8:	881b      	ldrh	r3, [r3, #0]
 8008caa:	b29a      	uxth	r2, r3
 8008cac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	029b      	lsls	r3, r3, #10
 8008cb2:	b29b      	uxth	r3, r3
 8008cb4:	4313      	orrs	r3, r2
 8008cb6:	b29b      	uxth	r3, r3
 8008cb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008cbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cc0:	b29a      	uxth	r2, r3
 8008cc2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008cc4:	801a      	strh	r2, [r3, #0]
 8008cc6:	e019      	b.n	8008cfc <HAL_PCD_EP_DB_Transmit+0x77c>
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	785b      	ldrb	r3, [r3, #1]
 8008ccc:	2b01      	cmp	r3, #1
 8008cce:	d115      	bne.n	8008cfc <HAL_PCD_EP_DB_Transmit+0x77c>
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cd8:	b29b      	uxth	r3, r3
 8008cda:	461a      	mov	r2, r3
 8008cdc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008cde:	4413      	add	r3, r2
 8008ce0:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	781b      	ldrb	r3, [r3, #0]
 8008ce6:	00da      	lsls	r2, r3, #3
 8008ce8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008cea:	4413      	add	r3, r2
 8008cec:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008cf0:	653b      	str	r3, [r7, #80]	@ 0x50
 8008cf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008cf6:	b29a      	uxth	r2, r3
 8008cf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008cfa:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	6818      	ldr	r0, [r3, #0]
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	6959      	ldr	r1, [r3, #20]
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	895a      	ldrh	r2, [r3, #10]
 8008d08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	f005 ff4c 	bl	800ebaa <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	461a      	mov	r2, r3
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	781b      	ldrb	r3, [r3, #0]
 8008d1c:	009b      	lsls	r3, r3, #2
 8008d1e:	4413      	add	r3, r2
 8008d20:	881b      	ldrh	r3, [r3, #0]
 8008d22:	b29b      	uxth	r3, r3
 8008d24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d2c:	82bb      	strh	r3, [r7, #20]
 8008d2e:	8abb      	ldrh	r3, [r7, #20]
 8008d30:	f083 0310 	eor.w	r3, r3, #16
 8008d34:	82bb      	strh	r3, [r7, #20]
 8008d36:	8abb      	ldrh	r3, [r7, #20]
 8008d38:	f083 0320 	eor.w	r3, r3, #32
 8008d3c:	82bb      	strh	r3, [r7, #20]
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	461a      	mov	r2, r3
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	781b      	ldrb	r3, [r3, #0]
 8008d48:	009b      	lsls	r3, r3, #2
 8008d4a:	441a      	add	r2, r3
 8008d4c:	8abb      	ldrh	r3, [r7, #20]
 8008d4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d5e:	b29b      	uxth	r3, r3
 8008d60:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8008d62:	2300      	movs	r3, #0
}
 8008d64:	4618      	mov	r0, r3
 8008d66:	3790      	adds	r7, #144	@ 0x90
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}

08008d6c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b087      	sub	sp, #28
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	60f8      	str	r0, [r7, #12]
 8008d74:	607b      	str	r3, [r7, #4]
 8008d76:	460b      	mov	r3, r1
 8008d78:	817b      	strh	r3, [r7, #10]
 8008d7a:	4613      	mov	r3, r2
 8008d7c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8008d7e:	897b      	ldrh	r3, [r7, #10]
 8008d80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d84:	b29b      	uxth	r3, r3
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d00b      	beq.n	8008da2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008d8a:	897b      	ldrh	r3, [r7, #10]
 8008d8c:	f003 0207 	and.w	r2, r3, #7
 8008d90:	4613      	mov	r3, r2
 8008d92:	009b      	lsls	r3, r3, #2
 8008d94:	4413      	add	r3, r2
 8008d96:	00db      	lsls	r3, r3, #3
 8008d98:	3310      	adds	r3, #16
 8008d9a:	68fa      	ldr	r2, [r7, #12]
 8008d9c:	4413      	add	r3, r2
 8008d9e:	617b      	str	r3, [r7, #20]
 8008da0:	e009      	b.n	8008db6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008da2:	897a      	ldrh	r2, [r7, #10]
 8008da4:	4613      	mov	r3, r2
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	4413      	add	r3, r2
 8008daa:	00db      	lsls	r3, r3, #3
 8008dac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008db0:	68fa      	ldr	r2, [r7, #12]
 8008db2:	4413      	add	r3, r2
 8008db4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8008db6:	893b      	ldrh	r3, [r7, #8]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d107      	bne.n	8008dcc <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	b29a      	uxth	r2, r3
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	80da      	strh	r2, [r3, #6]
 8008dca:	e00b      	b.n	8008de4 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	b29a      	uxth	r2, r3
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	0c1b      	lsrs	r3, r3, #16
 8008dde:	b29a      	uxth	r2, r3
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008de4:	2300      	movs	r3, #0
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	371c      	adds	r7, #28
 8008dea:	46bd      	mov	sp, r7
 8008dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df0:	4770      	bx	lr

08008df2 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008df2:	b480      	push	{r7}
 8008df4:	b085      	sub	sp, #20
 8008df6:	af00      	add	r7, sp, #0
 8008df8:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2201      	movs	r2, #1
 8008e04:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	f043 0301 	orr.w	r3, r3, #1
 8008e1c:	b29a      	uxth	r2, r3
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	f043 0302 	orr.w	r3, r3, #2
 8008e30:	b29a      	uxth	r2, r3
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8008e38:	2300      	movs	r3, #0
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3714      	adds	r7, #20
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e44:	4770      	bx	lr
	...

08008e48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	b085      	sub	sp, #20
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d141      	bne.n	8008eda <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008e56:	4b4b      	ldr	r3, [pc, #300]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008e5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e62:	d131      	bne.n	8008ec8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008e64:	4b47      	ldr	r3, [pc, #284]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e6a:	4a46      	ldr	r2, [pc, #280]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e70:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008e74:	4b43      	ldr	r3, [pc, #268]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008e7c:	4a41      	ldr	r2, [pc, #260]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008e82:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008e84:	4b40      	ldr	r3, [pc, #256]	@ (8008f88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	2232      	movs	r2, #50	@ 0x32
 8008e8a:	fb02 f303 	mul.w	r3, r2, r3
 8008e8e:	4a3f      	ldr	r2, [pc, #252]	@ (8008f8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008e90:	fba2 2303 	umull	r2, r3, r2, r3
 8008e94:	0c9b      	lsrs	r3, r3, #18
 8008e96:	3301      	adds	r3, #1
 8008e98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008e9a:	e002      	b.n	8008ea2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	3b01      	subs	r3, #1
 8008ea0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008ea2:	4b38      	ldr	r3, [pc, #224]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ea4:	695b      	ldr	r3, [r3, #20]
 8008ea6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008eaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008eae:	d102      	bne.n	8008eb6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d1f2      	bne.n	8008e9c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008eb6:	4b33      	ldr	r3, [pc, #204]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008eb8:	695b      	ldr	r3, [r3, #20]
 8008eba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ebe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ec2:	d158      	bne.n	8008f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008ec4:	2303      	movs	r3, #3
 8008ec6:	e057      	b.n	8008f78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008ec8:	4b2e      	ldr	r3, [pc, #184]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008eca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ece:	4a2d      	ldr	r2, [pc, #180]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ed0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ed4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008ed8:	e04d      	b.n	8008f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ee0:	d141      	bne.n	8008f66 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008ee2:	4b28      	ldr	r3, [pc, #160]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008eea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008eee:	d131      	bne.n	8008f54 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008ef0:	4b24      	ldr	r3, [pc, #144]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ef6:	4a23      	ldr	r2, [pc, #140]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ef8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008efc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008f00:	4b20      	ldr	r3, [pc, #128]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008f08:	4a1e      	ldr	r2, [pc, #120]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008f0e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008f10:	4b1d      	ldr	r3, [pc, #116]	@ (8008f88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	2232      	movs	r2, #50	@ 0x32
 8008f16:	fb02 f303 	mul.w	r3, r2, r3
 8008f1a:	4a1c      	ldr	r2, [pc, #112]	@ (8008f8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8008f20:	0c9b      	lsrs	r3, r3, #18
 8008f22:	3301      	adds	r3, #1
 8008f24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008f26:	e002      	b.n	8008f2e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	3b01      	subs	r3, #1
 8008f2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008f2e:	4b15      	ldr	r3, [pc, #84]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f30:	695b      	ldr	r3, [r3, #20]
 8008f32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f3a:	d102      	bne.n	8008f42 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d1f2      	bne.n	8008f28 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008f42:	4b10      	ldr	r3, [pc, #64]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f44:	695b      	ldr	r3, [r3, #20]
 8008f46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f4e:	d112      	bne.n	8008f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008f50:	2303      	movs	r3, #3
 8008f52:	e011      	b.n	8008f78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008f54:	4b0b      	ldr	r3, [pc, #44]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f60:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008f64:	e007      	b.n	8008f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008f66:	4b07      	ldr	r3, [pc, #28]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008f6e:	4a05      	ldr	r2, [pc, #20]	@ (8008f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f70:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008f74:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008f76:	2300      	movs	r3, #0
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3714      	adds	r7, #20
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f82:	4770      	bx	lr
 8008f84:	40007000 	.word	0x40007000
 8008f88:	2000006c 	.word	0x2000006c
 8008f8c:	431bde83 	.word	0x431bde83

08008f90 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008f90:	b480      	push	{r7}
 8008f92:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008f94:	4b05      	ldr	r3, [pc, #20]	@ (8008fac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008f96:	689b      	ldr	r3, [r3, #8]
 8008f98:	4a04      	ldr	r2, [pc, #16]	@ (8008fac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008f9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008f9e:	6093      	str	r3, [r2, #8]
}
 8008fa0:	bf00      	nop
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa8:	4770      	bx	lr
 8008faa:	bf00      	nop
 8008fac:	40007000 	.word	0x40007000

08008fb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b088      	sub	sp, #32
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d101      	bne.n	8008fc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	e2fe      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f003 0301 	and.w	r3, r3, #1
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d075      	beq.n	80090ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008fce:	4b97      	ldr	r3, [pc, #604]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8008fd0:	689b      	ldr	r3, [r3, #8]
 8008fd2:	f003 030c 	and.w	r3, r3, #12
 8008fd6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008fd8:	4b94      	ldr	r3, [pc, #592]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8008fda:	68db      	ldr	r3, [r3, #12]
 8008fdc:	f003 0303 	and.w	r3, r3, #3
 8008fe0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008fe2:	69bb      	ldr	r3, [r7, #24]
 8008fe4:	2b0c      	cmp	r3, #12
 8008fe6:	d102      	bne.n	8008fee <HAL_RCC_OscConfig+0x3e>
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	2b03      	cmp	r3, #3
 8008fec:	d002      	beq.n	8008ff4 <HAL_RCC_OscConfig+0x44>
 8008fee:	69bb      	ldr	r3, [r7, #24]
 8008ff0:	2b08      	cmp	r3, #8
 8008ff2:	d10b      	bne.n	800900c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ff4:	4b8d      	ldr	r3, [pc, #564]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d05b      	beq.n	80090b8 <HAL_RCC_OscConfig+0x108>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	685b      	ldr	r3, [r3, #4]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d157      	bne.n	80090b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009008:	2301      	movs	r3, #1
 800900a:	e2d9      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	685b      	ldr	r3, [r3, #4]
 8009010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009014:	d106      	bne.n	8009024 <HAL_RCC_OscConfig+0x74>
 8009016:	4b85      	ldr	r3, [pc, #532]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	4a84      	ldr	r2, [pc, #528]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 800901c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009020:	6013      	str	r3, [r2, #0]
 8009022:	e01d      	b.n	8009060 <HAL_RCC_OscConfig+0xb0>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800902c:	d10c      	bne.n	8009048 <HAL_RCC_OscConfig+0x98>
 800902e:	4b7f      	ldr	r3, [pc, #508]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a7e      	ldr	r2, [pc, #504]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8009034:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009038:	6013      	str	r3, [r2, #0]
 800903a:	4b7c      	ldr	r3, [pc, #496]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	4a7b      	ldr	r2, [pc, #492]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8009040:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009044:	6013      	str	r3, [r2, #0]
 8009046:	e00b      	b.n	8009060 <HAL_RCC_OscConfig+0xb0>
 8009048:	4b78      	ldr	r3, [pc, #480]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4a77      	ldr	r2, [pc, #476]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 800904e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009052:	6013      	str	r3, [r2, #0]
 8009054:	4b75      	ldr	r3, [pc, #468]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a74      	ldr	r2, [pc, #464]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 800905a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800905e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	685b      	ldr	r3, [r3, #4]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d013      	beq.n	8009090 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009068:	f7fb fbb6 	bl	80047d8 <HAL_GetTick>
 800906c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800906e:	e008      	b.n	8009082 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009070:	f7fb fbb2 	bl	80047d8 <HAL_GetTick>
 8009074:	4602      	mov	r2, r0
 8009076:	693b      	ldr	r3, [r7, #16]
 8009078:	1ad3      	subs	r3, r2, r3
 800907a:	2b64      	cmp	r3, #100	@ 0x64
 800907c:	d901      	bls.n	8009082 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800907e:	2303      	movs	r3, #3
 8009080:	e29e      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009082:	4b6a      	ldr	r3, [pc, #424]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800908a:	2b00      	cmp	r3, #0
 800908c:	d0f0      	beq.n	8009070 <HAL_RCC_OscConfig+0xc0>
 800908e:	e014      	b.n	80090ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009090:	f7fb fba2 	bl	80047d8 <HAL_GetTick>
 8009094:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009096:	e008      	b.n	80090aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009098:	f7fb fb9e 	bl	80047d8 <HAL_GetTick>
 800909c:	4602      	mov	r2, r0
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	1ad3      	subs	r3, r2, r3
 80090a2:	2b64      	cmp	r3, #100	@ 0x64
 80090a4:	d901      	bls.n	80090aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80090a6:	2303      	movs	r3, #3
 80090a8:	e28a      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80090aa:	4b60      	ldr	r3, [pc, #384]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d1f0      	bne.n	8009098 <HAL_RCC_OscConfig+0xe8>
 80090b6:	e000      	b.n	80090ba <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80090b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f003 0302 	and.w	r3, r3, #2
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d075      	beq.n	80091b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80090c6:	4b59      	ldr	r3, [pc, #356]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 80090c8:	689b      	ldr	r3, [r3, #8]
 80090ca:	f003 030c 	and.w	r3, r3, #12
 80090ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80090d0:	4b56      	ldr	r3, [pc, #344]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 80090d2:	68db      	ldr	r3, [r3, #12]
 80090d4:	f003 0303 	and.w	r3, r3, #3
 80090d8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80090da:	69bb      	ldr	r3, [r7, #24]
 80090dc:	2b0c      	cmp	r3, #12
 80090de:	d102      	bne.n	80090e6 <HAL_RCC_OscConfig+0x136>
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	2b02      	cmp	r3, #2
 80090e4:	d002      	beq.n	80090ec <HAL_RCC_OscConfig+0x13c>
 80090e6:	69bb      	ldr	r3, [r7, #24]
 80090e8:	2b04      	cmp	r3, #4
 80090ea:	d11f      	bne.n	800912c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80090ec:	4b4f      	ldr	r3, [pc, #316]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d005      	beq.n	8009104 <HAL_RCC_OscConfig+0x154>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	68db      	ldr	r3, [r3, #12]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d101      	bne.n	8009104 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009100:	2301      	movs	r3, #1
 8009102:	e25d      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009104:	4b49      	ldr	r3, [pc, #292]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	691b      	ldr	r3, [r3, #16]
 8009110:	061b      	lsls	r3, r3, #24
 8009112:	4946      	ldr	r1, [pc, #280]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8009114:	4313      	orrs	r3, r2
 8009116:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009118:	4b45      	ldr	r3, [pc, #276]	@ (8009230 <HAL_RCC_OscConfig+0x280>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	4618      	mov	r0, r3
 800911e:	f7fb fb0f 	bl	8004740 <HAL_InitTick>
 8009122:	4603      	mov	r3, r0
 8009124:	2b00      	cmp	r3, #0
 8009126:	d043      	beq.n	80091b0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009128:	2301      	movs	r3, #1
 800912a:	e249      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	68db      	ldr	r3, [r3, #12]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d023      	beq.n	800917c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009134:	4b3d      	ldr	r3, [pc, #244]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4a3c      	ldr	r2, [pc, #240]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 800913a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800913e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009140:	f7fb fb4a 	bl	80047d8 <HAL_GetTick>
 8009144:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009146:	e008      	b.n	800915a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009148:	f7fb fb46 	bl	80047d8 <HAL_GetTick>
 800914c:	4602      	mov	r2, r0
 800914e:	693b      	ldr	r3, [r7, #16]
 8009150:	1ad3      	subs	r3, r2, r3
 8009152:	2b02      	cmp	r3, #2
 8009154:	d901      	bls.n	800915a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009156:	2303      	movs	r3, #3
 8009158:	e232      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800915a:	4b34      	ldr	r3, [pc, #208]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009162:	2b00      	cmp	r3, #0
 8009164:	d0f0      	beq.n	8009148 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009166:	4b31      	ldr	r3, [pc, #196]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8009168:	685b      	ldr	r3, [r3, #4]
 800916a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	691b      	ldr	r3, [r3, #16]
 8009172:	061b      	lsls	r3, r3, #24
 8009174:	492d      	ldr	r1, [pc, #180]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8009176:	4313      	orrs	r3, r2
 8009178:	604b      	str	r3, [r1, #4]
 800917a:	e01a      	b.n	80091b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800917c:	4b2b      	ldr	r3, [pc, #172]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a2a      	ldr	r2, [pc, #168]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8009182:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009186:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009188:	f7fb fb26 	bl	80047d8 <HAL_GetTick>
 800918c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800918e:	e008      	b.n	80091a2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009190:	f7fb fb22 	bl	80047d8 <HAL_GetTick>
 8009194:	4602      	mov	r2, r0
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	1ad3      	subs	r3, r2, r3
 800919a:	2b02      	cmp	r3, #2
 800919c:	d901      	bls.n	80091a2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800919e:	2303      	movs	r3, #3
 80091a0:	e20e      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80091a2:	4b22      	ldr	r3, [pc, #136]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d1f0      	bne.n	8009190 <HAL_RCC_OscConfig+0x1e0>
 80091ae:	e000      	b.n	80091b2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80091b0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f003 0308 	and.w	r3, r3, #8
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d041      	beq.n	8009242 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	695b      	ldr	r3, [r3, #20]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d01c      	beq.n	8009200 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80091c6:	4b19      	ldr	r3, [pc, #100]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 80091c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80091cc:	4a17      	ldr	r2, [pc, #92]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 80091ce:	f043 0301 	orr.w	r3, r3, #1
 80091d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091d6:	f7fb faff 	bl	80047d8 <HAL_GetTick>
 80091da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80091dc:	e008      	b.n	80091f0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80091de:	f7fb fafb 	bl	80047d8 <HAL_GetTick>
 80091e2:	4602      	mov	r2, r0
 80091e4:	693b      	ldr	r3, [r7, #16]
 80091e6:	1ad3      	subs	r3, r2, r3
 80091e8:	2b02      	cmp	r3, #2
 80091ea:	d901      	bls.n	80091f0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80091ec:	2303      	movs	r3, #3
 80091ee:	e1e7      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80091f0:	4b0e      	ldr	r3, [pc, #56]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 80091f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80091f6:	f003 0302 	and.w	r3, r3, #2
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d0ef      	beq.n	80091de <HAL_RCC_OscConfig+0x22e>
 80091fe:	e020      	b.n	8009242 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009200:	4b0a      	ldr	r3, [pc, #40]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8009202:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009206:	4a09      	ldr	r2, [pc, #36]	@ (800922c <HAL_RCC_OscConfig+0x27c>)
 8009208:	f023 0301 	bic.w	r3, r3, #1
 800920c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009210:	f7fb fae2 	bl	80047d8 <HAL_GetTick>
 8009214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009216:	e00d      	b.n	8009234 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009218:	f7fb fade 	bl	80047d8 <HAL_GetTick>
 800921c:	4602      	mov	r2, r0
 800921e:	693b      	ldr	r3, [r7, #16]
 8009220:	1ad3      	subs	r3, r2, r3
 8009222:	2b02      	cmp	r3, #2
 8009224:	d906      	bls.n	8009234 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009226:	2303      	movs	r3, #3
 8009228:	e1ca      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
 800922a:	bf00      	nop
 800922c:	40021000 	.word	0x40021000
 8009230:	20000070 	.word	0x20000070
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009234:	4b8c      	ldr	r3, [pc, #560]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 8009236:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800923a:	f003 0302 	and.w	r3, r3, #2
 800923e:	2b00      	cmp	r3, #0
 8009240:	d1ea      	bne.n	8009218 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f003 0304 	and.w	r3, r3, #4
 800924a:	2b00      	cmp	r3, #0
 800924c:	f000 80a6 	beq.w	800939c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009250:	2300      	movs	r3, #0
 8009252:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009254:	4b84      	ldr	r3, [pc, #528]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 8009256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009258:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800925c:	2b00      	cmp	r3, #0
 800925e:	d101      	bne.n	8009264 <HAL_RCC_OscConfig+0x2b4>
 8009260:	2301      	movs	r3, #1
 8009262:	e000      	b.n	8009266 <HAL_RCC_OscConfig+0x2b6>
 8009264:	2300      	movs	r3, #0
 8009266:	2b00      	cmp	r3, #0
 8009268:	d00d      	beq.n	8009286 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800926a:	4b7f      	ldr	r3, [pc, #508]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 800926c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800926e:	4a7e      	ldr	r2, [pc, #504]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 8009270:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009274:	6593      	str	r3, [r2, #88]	@ 0x58
 8009276:	4b7c      	ldr	r3, [pc, #496]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 8009278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800927a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800927e:	60fb      	str	r3, [r7, #12]
 8009280:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009282:	2301      	movs	r3, #1
 8009284:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009286:	4b79      	ldr	r3, [pc, #484]	@ (800946c <HAL_RCC_OscConfig+0x4bc>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800928e:	2b00      	cmp	r3, #0
 8009290:	d118      	bne.n	80092c4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009292:	4b76      	ldr	r3, [pc, #472]	@ (800946c <HAL_RCC_OscConfig+0x4bc>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a75      	ldr	r2, [pc, #468]	@ (800946c <HAL_RCC_OscConfig+0x4bc>)
 8009298:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800929c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800929e:	f7fb fa9b 	bl	80047d8 <HAL_GetTick>
 80092a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80092a4:	e008      	b.n	80092b8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80092a6:	f7fb fa97 	bl	80047d8 <HAL_GetTick>
 80092aa:	4602      	mov	r2, r0
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	1ad3      	subs	r3, r2, r3
 80092b0:	2b02      	cmp	r3, #2
 80092b2:	d901      	bls.n	80092b8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80092b4:	2303      	movs	r3, #3
 80092b6:	e183      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80092b8:	4b6c      	ldr	r3, [pc, #432]	@ (800946c <HAL_RCC_OscConfig+0x4bc>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d0f0      	beq.n	80092a6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	d108      	bne.n	80092de <HAL_RCC_OscConfig+0x32e>
 80092cc:	4b66      	ldr	r3, [pc, #408]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 80092ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092d2:	4a65      	ldr	r2, [pc, #404]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 80092d4:	f043 0301 	orr.w	r3, r3, #1
 80092d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80092dc:	e024      	b.n	8009328 <HAL_RCC_OscConfig+0x378>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	689b      	ldr	r3, [r3, #8]
 80092e2:	2b05      	cmp	r3, #5
 80092e4:	d110      	bne.n	8009308 <HAL_RCC_OscConfig+0x358>
 80092e6:	4b60      	ldr	r3, [pc, #384]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 80092e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092ec:	4a5e      	ldr	r2, [pc, #376]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 80092ee:	f043 0304 	orr.w	r3, r3, #4
 80092f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80092f6:	4b5c      	ldr	r3, [pc, #368]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 80092f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092fc:	4a5a      	ldr	r2, [pc, #360]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 80092fe:	f043 0301 	orr.w	r3, r3, #1
 8009302:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009306:	e00f      	b.n	8009328 <HAL_RCC_OscConfig+0x378>
 8009308:	4b57      	ldr	r3, [pc, #348]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 800930a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800930e:	4a56      	ldr	r2, [pc, #344]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 8009310:	f023 0301 	bic.w	r3, r3, #1
 8009314:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009318:	4b53      	ldr	r3, [pc, #332]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 800931a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800931e:	4a52      	ldr	r2, [pc, #328]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 8009320:	f023 0304 	bic.w	r3, r3, #4
 8009324:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	689b      	ldr	r3, [r3, #8]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d016      	beq.n	800935e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009330:	f7fb fa52 	bl	80047d8 <HAL_GetTick>
 8009334:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009336:	e00a      	b.n	800934e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009338:	f7fb fa4e 	bl	80047d8 <HAL_GetTick>
 800933c:	4602      	mov	r2, r0
 800933e:	693b      	ldr	r3, [r7, #16]
 8009340:	1ad3      	subs	r3, r2, r3
 8009342:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009346:	4293      	cmp	r3, r2
 8009348:	d901      	bls.n	800934e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800934a:	2303      	movs	r3, #3
 800934c:	e138      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800934e:	4b46      	ldr	r3, [pc, #280]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 8009350:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009354:	f003 0302 	and.w	r3, r3, #2
 8009358:	2b00      	cmp	r3, #0
 800935a:	d0ed      	beq.n	8009338 <HAL_RCC_OscConfig+0x388>
 800935c:	e015      	b.n	800938a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800935e:	f7fb fa3b 	bl	80047d8 <HAL_GetTick>
 8009362:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009364:	e00a      	b.n	800937c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009366:	f7fb fa37 	bl	80047d8 <HAL_GetTick>
 800936a:	4602      	mov	r2, r0
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	1ad3      	subs	r3, r2, r3
 8009370:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009374:	4293      	cmp	r3, r2
 8009376:	d901      	bls.n	800937c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009378:	2303      	movs	r3, #3
 800937a:	e121      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800937c:	4b3a      	ldr	r3, [pc, #232]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 800937e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009382:	f003 0302 	and.w	r3, r3, #2
 8009386:	2b00      	cmp	r3, #0
 8009388:	d1ed      	bne.n	8009366 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800938a:	7ffb      	ldrb	r3, [r7, #31]
 800938c:	2b01      	cmp	r3, #1
 800938e:	d105      	bne.n	800939c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009390:	4b35      	ldr	r3, [pc, #212]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 8009392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009394:	4a34      	ldr	r2, [pc, #208]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 8009396:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800939a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f003 0320 	and.w	r3, r3, #32
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d03c      	beq.n	8009422 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	699b      	ldr	r3, [r3, #24]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d01c      	beq.n	80093ea <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80093b0:	4b2d      	ldr	r3, [pc, #180]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 80093b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80093b6:	4a2c      	ldr	r2, [pc, #176]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 80093b8:	f043 0301 	orr.w	r3, r3, #1
 80093bc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80093c0:	f7fb fa0a 	bl	80047d8 <HAL_GetTick>
 80093c4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80093c6:	e008      	b.n	80093da <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80093c8:	f7fb fa06 	bl	80047d8 <HAL_GetTick>
 80093cc:	4602      	mov	r2, r0
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	1ad3      	subs	r3, r2, r3
 80093d2:	2b02      	cmp	r3, #2
 80093d4:	d901      	bls.n	80093da <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80093d6:	2303      	movs	r3, #3
 80093d8:	e0f2      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80093da:	4b23      	ldr	r3, [pc, #140]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 80093dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80093e0:	f003 0302 	and.w	r3, r3, #2
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d0ef      	beq.n	80093c8 <HAL_RCC_OscConfig+0x418>
 80093e8:	e01b      	b.n	8009422 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80093ea:	4b1f      	ldr	r3, [pc, #124]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 80093ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80093f0:	4a1d      	ldr	r2, [pc, #116]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 80093f2:	f023 0301 	bic.w	r3, r3, #1
 80093f6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80093fa:	f7fb f9ed 	bl	80047d8 <HAL_GetTick>
 80093fe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009400:	e008      	b.n	8009414 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009402:	f7fb f9e9 	bl	80047d8 <HAL_GetTick>
 8009406:	4602      	mov	r2, r0
 8009408:	693b      	ldr	r3, [r7, #16]
 800940a:	1ad3      	subs	r3, r2, r3
 800940c:	2b02      	cmp	r3, #2
 800940e:	d901      	bls.n	8009414 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009410:	2303      	movs	r3, #3
 8009412:	e0d5      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009414:	4b14      	ldr	r3, [pc, #80]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 8009416:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800941a:	f003 0302 	and.w	r3, r3, #2
 800941e:	2b00      	cmp	r3, #0
 8009420:	d1ef      	bne.n	8009402 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	69db      	ldr	r3, [r3, #28]
 8009426:	2b00      	cmp	r3, #0
 8009428:	f000 80c9 	beq.w	80095be <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800942c:	4b0e      	ldr	r3, [pc, #56]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 800942e:	689b      	ldr	r3, [r3, #8]
 8009430:	f003 030c 	and.w	r3, r3, #12
 8009434:	2b0c      	cmp	r3, #12
 8009436:	f000 8083 	beq.w	8009540 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	69db      	ldr	r3, [r3, #28]
 800943e:	2b02      	cmp	r3, #2
 8009440:	d15e      	bne.n	8009500 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009442:	4b09      	ldr	r3, [pc, #36]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	4a08      	ldr	r2, [pc, #32]	@ (8009468 <HAL_RCC_OscConfig+0x4b8>)
 8009448:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800944c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800944e:	f7fb f9c3 	bl	80047d8 <HAL_GetTick>
 8009452:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009454:	e00c      	b.n	8009470 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009456:	f7fb f9bf 	bl	80047d8 <HAL_GetTick>
 800945a:	4602      	mov	r2, r0
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	1ad3      	subs	r3, r2, r3
 8009460:	2b02      	cmp	r3, #2
 8009462:	d905      	bls.n	8009470 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009464:	2303      	movs	r3, #3
 8009466:	e0ab      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
 8009468:	40021000 	.word	0x40021000
 800946c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009470:	4b55      	ldr	r3, [pc, #340]	@ (80095c8 <HAL_RCC_OscConfig+0x618>)
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009478:	2b00      	cmp	r3, #0
 800947a:	d1ec      	bne.n	8009456 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800947c:	4b52      	ldr	r3, [pc, #328]	@ (80095c8 <HAL_RCC_OscConfig+0x618>)
 800947e:	68da      	ldr	r2, [r3, #12]
 8009480:	4b52      	ldr	r3, [pc, #328]	@ (80095cc <HAL_RCC_OscConfig+0x61c>)
 8009482:	4013      	ands	r3, r2
 8009484:	687a      	ldr	r2, [r7, #4]
 8009486:	6a11      	ldr	r1, [r2, #32]
 8009488:	687a      	ldr	r2, [r7, #4]
 800948a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800948c:	3a01      	subs	r2, #1
 800948e:	0112      	lsls	r2, r2, #4
 8009490:	4311      	orrs	r1, r2
 8009492:	687a      	ldr	r2, [r7, #4]
 8009494:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8009496:	0212      	lsls	r2, r2, #8
 8009498:	4311      	orrs	r1, r2
 800949a:	687a      	ldr	r2, [r7, #4]
 800949c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800949e:	0852      	lsrs	r2, r2, #1
 80094a0:	3a01      	subs	r2, #1
 80094a2:	0552      	lsls	r2, r2, #21
 80094a4:	4311      	orrs	r1, r2
 80094a6:	687a      	ldr	r2, [r7, #4]
 80094a8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80094aa:	0852      	lsrs	r2, r2, #1
 80094ac:	3a01      	subs	r2, #1
 80094ae:	0652      	lsls	r2, r2, #25
 80094b0:	4311      	orrs	r1, r2
 80094b2:	687a      	ldr	r2, [r7, #4]
 80094b4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80094b6:	06d2      	lsls	r2, r2, #27
 80094b8:	430a      	orrs	r2, r1
 80094ba:	4943      	ldr	r1, [pc, #268]	@ (80095c8 <HAL_RCC_OscConfig+0x618>)
 80094bc:	4313      	orrs	r3, r2
 80094be:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80094c0:	4b41      	ldr	r3, [pc, #260]	@ (80095c8 <HAL_RCC_OscConfig+0x618>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4a40      	ldr	r2, [pc, #256]	@ (80095c8 <HAL_RCC_OscConfig+0x618>)
 80094c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80094ca:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80094cc:	4b3e      	ldr	r3, [pc, #248]	@ (80095c8 <HAL_RCC_OscConfig+0x618>)
 80094ce:	68db      	ldr	r3, [r3, #12]
 80094d0:	4a3d      	ldr	r2, [pc, #244]	@ (80095c8 <HAL_RCC_OscConfig+0x618>)
 80094d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80094d6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094d8:	f7fb f97e 	bl	80047d8 <HAL_GetTick>
 80094dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80094de:	e008      	b.n	80094f2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80094e0:	f7fb f97a 	bl	80047d8 <HAL_GetTick>
 80094e4:	4602      	mov	r2, r0
 80094e6:	693b      	ldr	r3, [r7, #16]
 80094e8:	1ad3      	subs	r3, r2, r3
 80094ea:	2b02      	cmp	r3, #2
 80094ec:	d901      	bls.n	80094f2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80094ee:	2303      	movs	r3, #3
 80094f0:	e066      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80094f2:	4b35      	ldr	r3, [pc, #212]	@ (80095c8 <HAL_RCC_OscConfig+0x618>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d0f0      	beq.n	80094e0 <HAL_RCC_OscConfig+0x530>
 80094fe:	e05e      	b.n	80095be <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009500:	4b31      	ldr	r3, [pc, #196]	@ (80095c8 <HAL_RCC_OscConfig+0x618>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a30      	ldr	r2, [pc, #192]	@ (80095c8 <HAL_RCC_OscConfig+0x618>)
 8009506:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800950a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800950c:	f7fb f964 	bl	80047d8 <HAL_GetTick>
 8009510:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009512:	e008      	b.n	8009526 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009514:	f7fb f960 	bl	80047d8 <HAL_GetTick>
 8009518:	4602      	mov	r2, r0
 800951a:	693b      	ldr	r3, [r7, #16]
 800951c:	1ad3      	subs	r3, r2, r3
 800951e:	2b02      	cmp	r3, #2
 8009520:	d901      	bls.n	8009526 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8009522:	2303      	movs	r3, #3
 8009524:	e04c      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009526:	4b28      	ldr	r3, [pc, #160]	@ (80095c8 <HAL_RCC_OscConfig+0x618>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800952e:	2b00      	cmp	r3, #0
 8009530:	d1f0      	bne.n	8009514 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009532:	4b25      	ldr	r3, [pc, #148]	@ (80095c8 <HAL_RCC_OscConfig+0x618>)
 8009534:	68da      	ldr	r2, [r3, #12]
 8009536:	4924      	ldr	r1, [pc, #144]	@ (80095c8 <HAL_RCC_OscConfig+0x618>)
 8009538:	4b25      	ldr	r3, [pc, #148]	@ (80095d0 <HAL_RCC_OscConfig+0x620>)
 800953a:	4013      	ands	r3, r2
 800953c:	60cb      	str	r3, [r1, #12]
 800953e:	e03e      	b.n	80095be <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	69db      	ldr	r3, [r3, #28]
 8009544:	2b01      	cmp	r3, #1
 8009546:	d101      	bne.n	800954c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009548:	2301      	movs	r3, #1
 800954a:	e039      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800954c:	4b1e      	ldr	r3, [pc, #120]	@ (80095c8 <HAL_RCC_OscConfig+0x618>)
 800954e:	68db      	ldr	r3, [r3, #12]
 8009550:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009552:	697b      	ldr	r3, [r7, #20]
 8009554:	f003 0203 	and.w	r2, r3, #3
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6a1b      	ldr	r3, [r3, #32]
 800955c:	429a      	cmp	r2, r3
 800955e:	d12c      	bne.n	80095ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009560:	697b      	ldr	r3, [r7, #20]
 8009562:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800956a:	3b01      	subs	r3, #1
 800956c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800956e:	429a      	cmp	r2, r3
 8009570:	d123      	bne.n	80095ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800957c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800957e:	429a      	cmp	r2, r3
 8009580:	d11b      	bne.n	80095ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800958c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800958e:	429a      	cmp	r2, r3
 8009590:	d113      	bne.n	80095ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800959c:	085b      	lsrs	r3, r3, #1
 800959e:	3b01      	subs	r3, #1
 80095a0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80095a2:	429a      	cmp	r2, r3
 80095a4:	d109      	bne.n	80095ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80095a6:	697b      	ldr	r3, [r7, #20]
 80095a8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095b0:	085b      	lsrs	r3, r3, #1
 80095b2:	3b01      	subs	r3, #1
 80095b4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d001      	beq.n	80095be <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80095ba:	2301      	movs	r3, #1
 80095bc:	e000      	b.n	80095c0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80095be:	2300      	movs	r3, #0
}
 80095c0:	4618      	mov	r0, r3
 80095c2:	3720      	adds	r7, #32
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}
 80095c8:	40021000 	.word	0x40021000
 80095cc:	019f800c 	.word	0x019f800c
 80095d0:	feeefffc 	.word	0xfeeefffc

080095d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b086      	sub	sp, #24
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
 80095dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80095de:	2300      	movs	r3, #0
 80095e0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d101      	bne.n	80095ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80095e8:	2301      	movs	r3, #1
 80095ea:	e11e      	b.n	800982a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80095ec:	4b91      	ldr	r3, [pc, #580]	@ (8009834 <HAL_RCC_ClockConfig+0x260>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f003 030f 	and.w	r3, r3, #15
 80095f4:	683a      	ldr	r2, [r7, #0]
 80095f6:	429a      	cmp	r2, r3
 80095f8:	d910      	bls.n	800961c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095fa:	4b8e      	ldr	r3, [pc, #568]	@ (8009834 <HAL_RCC_ClockConfig+0x260>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f023 020f 	bic.w	r2, r3, #15
 8009602:	498c      	ldr	r1, [pc, #560]	@ (8009834 <HAL_RCC_ClockConfig+0x260>)
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	4313      	orrs	r3, r2
 8009608:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800960a:	4b8a      	ldr	r3, [pc, #552]	@ (8009834 <HAL_RCC_ClockConfig+0x260>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	f003 030f 	and.w	r3, r3, #15
 8009612:	683a      	ldr	r2, [r7, #0]
 8009614:	429a      	cmp	r2, r3
 8009616:	d001      	beq.n	800961c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009618:	2301      	movs	r3, #1
 800961a:	e106      	b.n	800982a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f003 0301 	and.w	r3, r3, #1
 8009624:	2b00      	cmp	r3, #0
 8009626:	d073      	beq.n	8009710 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	685b      	ldr	r3, [r3, #4]
 800962c:	2b03      	cmp	r3, #3
 800962e:	d129      	bne.n	8009684 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009630:	4b81      	ldr	r3, [pc, #516]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009638:	2b00      	cmp	r3, #0
 800963a:	d101      	bne.n	8009640 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800963c:	2301      	movs	r3, #1
 800963e:	e0f4      	b.n	800982a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009640:	f000 f99e 	bl	8009980 <RCC_GetSysClockFreqFromPLLSource>
 8009644:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009646:	693b      	ldr	r3, [r7, #16]
 8009648:	4a7c      	ldr	r2, [pc, #496]	@ (800983c <HAL_RCC_ClockConfig+0x268>)
 800964a:	4293      	cmp	r3, r2
 800964c:	d93f      	bls.n	80096ce <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800964e:	4b7a      	ldr	r3, [pc, #488]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 8009650:	689b      	ldr	r3, [r3, #8]
 8009652:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009656:	2b00      	cmp	r3, #0
 8009658:	d009      	beq.n	800966e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009662:	2b00      	cmp	r3, #0
 8009664:	d033      	beq.n	80096ce <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800966a:	2b00      	cmp	r3, #0
 800966c:	d12f      	bne.n	80096ce <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800966e:	4b72      	ldr	r3, [pc, #456]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 8009670:	689b      	ldr	r3, [r3, #8]
 8009672:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009676:	4a70      	ldr	r2, [pc, #448]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 8009678:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800967c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800967e:	2380      	movs	r3, #128	@ 0x80
 8009680:	617b      	str	r3, [r7, #20]
 8009682:	e024      	b.n	80096ce <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	685b      	ldr	r3, [r3, #4]
 8009688:	2b02      	cmp	r3, #2
 800968a:	d107      	bne.n	800969c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800968c:	4b6a      	ldr	r3, [pc, #424]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009694:	2b00      	cmp	r3, #0
 8009696:	d109      	bne.n	80096ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009698:	2301      	movs	r3, #1
 800969a:	e0c6      	b.n	800982a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800969c:	4b66      	ldr	r3, [pc, #408]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d101      	bne.n	80096ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80096a8:	2301      	movs	r3, #1
 80096aa:	e0be      	b.n	800982a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80096ac:	f000 f8ce 	bl	800984c <HAL_RCC_GetSysClockFreq>
 80096b0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	4a61      	ldr	r2, [pc, #388]	@ (800983c <HAL_RCC_ClockConfig+0x268>)
 80096b6:	4293      	cmp	r3, r2
 80096b8:	d909      	bls.n	80096ce <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80096ba:	4b5f      	ldr	r3, [pc, #380]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 80096bc:	689b      	ldr	r3, [r3, #8]
 80096be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80096c2:	4a5d      	ldr	r2, [pc, #372]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 80096c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096c8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80096ca:	2380      	movs	r3, #128	@ 0x80
 80096cc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80096ce:	4b5a      	ldr	r3, [pc, #360]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 80096d0:	689b      	ldr	r3, [r3, #8]
 80096d2:	f023 0203 	bic.w	r2, r3, #3
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	4957      	ldr	r1, [pc, #348]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 80096dc:	4313      	orrs	r3, r2
 80096de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80096e0:	f7fb f87a 	bl	80047d8 <HAL_GetTick>
 80096e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80096e6:	e00a      	b.n	80096fe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80096e8:	f7fb f876 	bl	80047d8 <HAL_GetTick>
 80096ec:	4602      	mov	r2, r0
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	1ad3      	subs	r3, r2, r3
 80096f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d901      	bls.n	80096fe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80096fa:	2303      	movs	r3, #3
 80096fc:	e095      	b.n	800982a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80096fe:	4b4e      	ldr	r3, [pc, #312]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 8009700:	689b      	ldr	r3, [r3, #8]
 8009702:	f003 020c 	and.w	r2, r3, #12
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	685b      	ldr	r3, [r3, #4]
 800970a:	009b      	lsls	r3, r3, #2
 800970c:	429a      	cmp	r2, r3
 800970e:	d1eb      	bne.n	80096e8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f003 0302 	and.w	r3, r3, #2
 8009718:	2b00      	cmp	r3, #0
 800971a:	d023      	beq.n	8009764 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f003 0304 	and.w	r3, r3, #4
 8009724:	2b00      	cmp	r3, #0
 8009726:	d005      	beq.n	8009734 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009728:	4b43      	ldr	r3, [pc, #268]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 800972a:	689b      	ldr	r3, [r3, #8]
 800972c:	4a42      	ldr	r2, [pc, #264]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 800972e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009732:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f003 0308 	and.w	r3, r3, #8
 800973c:	2b00      	cmp	r3, #0
 800973e:	d007      	beq.n	8009750 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009740:	4b3d      	ldr	r3, [pc, #244]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 8009742:	689b      	ldr	r3, [r3, #8]
 8009744:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009748:	4a3b      	ldr	r2, [pc, #236]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 800974a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800974e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009750:	4b39      	ldr	r3, [pc, #228]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 8009752:	689b      	ldr	r3, [r3, #8]
 8009754:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	689b      	ldr	r3, [r3, #8]
 800975c:	4936      	ldr	r1, [pc, #216]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 800975e:	4313      	orrs	r3, r2
 8009760:	608b      	str	r3, [r1, #8]
 8009762:	e008      	b.n	8009776 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009764:	697b      	ldr	r3, [r7, #20]
 8009766:	2b80      	cmp	r3, #128	@ 0x80
 8009768:	d105      	bne.n	8009776 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800976a:	4b33      	ldr	r3, [pc, #204]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 800976c:	689b      	ldr	r3, [r3, #8]
 800976e:	4a32      	ldr	r2, [pc, #200]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 8009770:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009774:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009776:	4b2f      	ldr	r3, [pc, #188]	@ (8009834 <HAL_RCC_ClockConfig+0x260>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f003 030f 	and.w	r3, r3, #15
 800977e:	683a      	ldr	r2, [r7, #0]
 8009780:	429a      	cmp	r2, r3
 8009782:	d21d      	bcs.n	80097c0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009784:	4b2b      	ldr	r3, [pc, #172]	@ (8009834 <HAL_RCC_ClockConfig+0x260>)
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f023 020f 	bic.w	r2, r3, #15
 800978c:	4929      	ldr	r1, [pc, #164]	@ (8009834 <HAL_RCC_ClockConfig+0x260>)
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	4313      	orrs	r3, r2
 8009792:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009794:	f7fb f820 	bl	80047d8 <HAL_GetTick>
 8009798:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800979a:	e00a      	b.n	80097b2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800979c:	f7fb f81c 	bl	80047d8 <HAL_GetTick>
 80097a0:	4602      	mov	r2, r0
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	1ad3      	subs	r3, r2, r3
 80097a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d901      	bls.n	80097b2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80097ae:	2303      	movs	r3, #3
 80097b0:	e03b      	b.n	800982a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80097b2:	4b20      	ldr	r3, [pc, #128]	@ (8009834 <HAL_RCC_ClockConfig+0x260>)
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f003 030f 	and.w	r3, r3, #15
 80097ba:	683a      	ldr	r2, [r7, #0]
 80097bc:	429a      	cmp	r2, r3
 80097be:	d1ed      	bne.n	800979c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	f003 0304 	and.w	r3, r3, #4
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d008      	beq.n	80097de <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80097cc:	4b1a      	ldr	r3, [pc, #104]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 80097ce:	689b      	ldr	r3, [r3, #8]
 80097d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	68db      	ldr	r3, [r3, #12]
 80097d8:	4917      	ldr	r1, [pc, #92]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 80097da:	4313      	orrs	r3, r2
 80097dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f003 0308 	and.w	r3, r3, #8
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d009      	beq.n	80097fe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80097ea:	4b13      	ldr	r3, [pc, #76]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 80097ec:	689b      	ldr	r3, [r3, #8]
 80097ee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	691b      	ldr	r3, [r3, #16]
 80097f6:	00db      	lsls	r3, r3, #3
 80097f8:	490f      	ldr	r1, [pc, #60]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 80097fa:	4313      	orrs	r3, r2
 80097fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80097fe:	f000 f825 	bl	800984c <HAL_RCC_GetSysClockFreq>
 8009802:	4602      	mov	r2, r0
 8009804:	4b0c      	ldr	r3, [pc, #48]	@ (8009838 <HAL_RCC_ClockConfig+0x264>)
 8009806:	689b      	ldr	r3, [r3, #8]
 8009808:	091b      	lsrs	r3, r3, #4
 800980a:	f003 030f 	and.w	r3, r3, #15
 800980e:	490c      	ldr	r1, [pc, #48]	@ (8009840 <HAL_RCC_ClockConfig+0x26c>)
 8009810:	5ccb      	ldrb	r3, [r1, r3]
 8009812:	f003 031f 	and.w	r3, r3, #31
 8009816:	fa22 f303 	lsr.w	r3, r2, r3
 800981a:	4a0a      	ldr	r2, [pc, #40]	@ (8009844 <HAL_RCC_ClockConfig+0x270>)
 800981c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800981e:	4b0a      	ldr	r3, [pc, #40]	@ (8009848 <HAL_RCC_ClockConfig+0x274>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	4618      	mov	r0, r3
 8009824:	f7fa ff8c 	bl	8004740 <HAL_InitTick>
 8009828:	4603      	mov	r3, r0
}
 800982a:	4618      	mov	r0, r3
 800982c:	3718      	adds	r7, #24
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}
 8009832:	bf00      	nop
 8009834:	40022000 	.word	0x40022000
 8009838:	40021000 	.word	0x40021000
 800983c:	04c4b400 	.word	0x04c4b400
 8009840:	08017140 	.word	0x08017140
 8009844:	2000006c 	.word	0x2000006c
 8009848:	20000070 	.word	0x20000070

0800984c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800984c:	b480      	push	{r7}
 800984e:	b087      	sub	sp, #28
 8009850:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009852:	4b2c      	ldr	r3, [pc, #176]	@ (8009904 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009854:	689b      	ldr	r3, [r3, #8]
 8009856:	f003 030c 	and.w	r3, r3, #12
 800985a:	2b04      	cmp	r3, #4
 800985c:	d102      	bne.n	8009864 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800985e:	4b2a      	ldr	r3, [pc, #168]	@ (8009908 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009860:	613b      	str	r3, [r7, #16]
 8009862:	e047      	b.n	80098f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009864:	4b27      	ldr	r3, [pc, #156]	@ (8009904 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009866:	689b      	ldr	r3, [r3, #8]
 8009868:	f003 030c 	and.w	r3, r3, #12
 800986c:	2b08      	cmp	r3, #8
 800986e:	d102      	bne.n	8009876 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009870:	4b26      	ldr	r3, [pc, #152]	@ (800990c <HAL_RCC_GetSysClockFreq+0xc0>)
 8009872:	613b      	str	r3, [r7, #16]
 8009874:	e03e      	b.n	80098f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009876:	4b23      	ldr	r3, [pc, #140]	@ (8009904 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009878:	689b      	ldr	r3, [r3, #8]
 800987a:	f003 030c 	and.w	r3, r3, #12
 800987e:	2b0c      	cmp	r3, #12
 8009880:	d136      	bne.n	80098f0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009882:	4b20      	ldr	r3, [pc, #128]	@ (8009904 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009884:	68db      	ldr	r3, [r3, #12]
 8009886:	f003 0303 	and.w	r3, r3, #3
 800988a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800988c:	4b1d      	ldr	r3, [pc, #116]	@ (8009904 <HAL_RCC_GetSysClockFreq+0xb8>)
 800988e:	68db      	ldr	r3, [r3, #12]
 8009890:	091b      	lsrs	r3, r3, #4
 8009892:	f003 030f 	and.w	r3, r3, #15
 8009896:	3301      	adds	r3, #1
 8009898:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	2b03      	cmp	r3, #3
 800989e:	d10c      	bne.n	80098ba <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80098a0:	4a1a      	ldr	r2, [pc, #104]	@ (800990c <HAL_RCC_GetSysClockFreq+0xc0>)
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80098a8:	4a16      	ldr	r2, [pc, #88]	@ (8009904 <HAL_RCC_GetSysClockFreq+0xb8>)
 80098aa:	68d2      	ldr	r2, [r2, #12]
 80098ac:	0a12      	lsrs	r2, r2, #8
 80098ae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80098b2:	fb02 f303 	mul.w	r3, r2, r3
 80098b6:	617b      	str	r3, [r7, #20]
      break;
 80098b8:	e00c      	b.n	80098d4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80098ba:	4a13      	ldr	r2, [pc, #76]	@ (8009908 <HAL_RCC_GetSysClockFreq+0xbc>)
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	fbb2 f3f3 	udiv	r3, r2, r3
 80098c2:	4a10      	ldr	r2, [pc, #64]	@ (8009904 <HAL_RCC_GetSysClockFreq+0xb8>)
 80098c4:	68d2      	ldr	r2, [r2, #12]
 80098c6:	0a12      	lsrs	r2, r2, #8
 80098c8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80098cc:	fb02 f303 	mul.w	r3, r2, r3
 80098d0:	617b      	str	r3, [r7, #20]
      break;
 80098d2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80098d4:	4b0b      	ldr	r3, [pc, #44]	@ (8009904 <HAL_RCC_GetSysClockFreq+0xb8>)
 80098d6:	68db      	ldr	r3, [r3, #12]
 80098d8:	0e5b      	lsrs	r3, r3, #25
 80098da:	f003 0303 	and.w	r3, r3, #3
 80098de:	3301      	adds	r3, #1
 80098e0:	005b      	lsls	r3, r3, #1
 80098e2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80098e4:	697a      	ldr	r2, [r7, #20]
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80098ec:	613b      	str	r3, [r7, #16]
 80098ee:	e001      	b.n	80098f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80098f0:	2300      	movs	r3, #0
 80098f2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80098f4:	693b      	ldr	r3, [r7, #16]
}
 80098f6:	4618      	mov	r0, r3
 80098f8:	371c      	adds	r7, #28
 80098fa:	46bd      	mov	sp, r7
 80098fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009900:	4770      	bx	lr
 8009902:	bf00      	nop
 8009904:	40021000 	.word	0x40021000
 8009908:	00f42400 	.word	0x00f42400
 800990c:	016e3600 	.word	0x016e3600

08009910 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009910:	b480      	push	{r7}
 8009912:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009914:	4b03      	ldr	r3, [pc, #12]	@ (8009924 <HAL_RCC_GetHCLKFreq+0x14>)
 8009916:	681b      	ldr	r3, [r3, #0]
}
 8009918:	4618      	mov	r0, r3
 800991a:	46bd      	mov	sp, r7
 800991c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009920:	4770      	bx	lr
 8009922:	bf00      	nop
 8009924:	2000006c 	.word	0x2000006c

08009928 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800992c:	f7ff fff0 	bl	8009910 <HAL_RCC_GetHCLKFreq>
 8009930:	4602      	mov	r2, r0
 8009932:	4b06      	ldr	r3, [pc, #24]	@ (800994c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009934:	689b      	ldr	r3, [r3, #8]
 8009936:	0a1b      	lsrs	r3, r3, #8
 8009938:	f003 0307 	and.w	r3, r3, #7
 800993c:	4904      	ldr	r1, [pc, #16]	@ (8009950 <HAL_RCC_GetPCLK1Freq+0x28>)
 800993e:	5ccb      	ldrb	r3, [r1, r3]
 8009940:	f003 031f 	and.w	r3, r3, #31
 8009944:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009948:	4618      	mov	r0, r3
 800994a:	bd80      	pop	{r7, pc}
 800994c:	40021000 	.word	0x40021000
 8009950:	08017150 	.word	0x08017150

08009954 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009958:	f7ff ffda 	bl	8009910 <HAL_RCC_GetHCLKFreq>
 800995c:	4602      	mov	r2, r0
 800995e:	4b06      	ldr	r3, [pc, #24]	@ (8009978 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009960:	689b      	ldr	r3, [r3, #8]
 8009962:	0adb      	lsrs	r3, r3, #11
 8009964:	f003 0307 	and.w	r3, r3, #7
 8009968:	4904      	ldr	r1, [pc, #16]	@ (800997c <HAL_RCC_GetPCLK2Freq+0x28>)
 800996a:	5ccb      	ldrb	r3, [r1, r3]
 800996c:	f003 031f 	and.w	r3, r3, #31
 8009970:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009974:	4618      	mov	r0, r3
 8009976:	bd80      	pop	{r7, pc}
 8009978:	40021000 	.word	0x40021000
 800997c:	08017150 	.word	0x08017150

08009980 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009980:	b480      	push	{r7}
 8009982:	b087      	sub	sp, #28
 8009984:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009986:	4b1e      	ldr	r3, [pc, #120]	@ (8009a00 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009988:	68db      	ldr	r3, [r3, #12]
 800998a:	f003 0303 	and.w	r3, r3, #3
 800998e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009990:	4b1b      	ldr	r3, [pc, #108]	@ (8009a00 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009992:	68db      	ldr	r3, [r3, #12]
 8009994:	091b      	lsrs	r3, r3, #4
 8009996:	f003 030f 	and.w	r3, r3, #15
 800999a:	3301      	adds	r3, #1
 800999c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800999e:	693b      	ldr	r3, [r7, #16]
 80099a0:	2b03      	cmp	r3, #3
 80099a2:	d10c      	bne.n	80099be <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80099a4:	4a17      	ldr	r2, [pc, #92]	@ (8009a04 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80099ac:	4a14      	ldr	r2, [pc, #80]	@ (8009a00 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80099ae:	68d2      	ldr	r2, [r2, #12]
 80099b0:	0a12      	lsrs	r2, r2, #8
 80099b2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80099b6:	fb02 f303 	mul.w	r3, r2, r3
 80099ba:	617b      	str	r3, [r7, #20]
    break;
 80099bc:	e00c      	b.n	80099d8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80099be:	4a12      	ldr	r2, [pc, #72]	@ (8009a08 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80099c6:	4a0e      	ldr	r2, [pc, #56]	@ (8009a00 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80099c8:	68d2      	ldr	r2, [r2, #12]
 80099ca:	0a12      	lsrs	r2, r2, #8
 80099cc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80099d0:	fb02 f303 	mul.w	r3, r2, r3
 80099d4:	617b      	str	r3, [r7, #20]
    break;
 80099d6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80099d8:	4b09      	ldr	r3, [pc, #36]	@ (8009a00 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80099da:	68db      	ldr	r3, [r3, #12]
 80099dc:	0e5b      	lsrs	r3, r3, #25
 80099de:	f003 0303 	and.w	r3, r3, #3
 80099e2:	3301      	adds	r3, #1
 80099e4:	005b      	lsls	r3, r3, #1
 80099e6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80099e8:	697a      	ldr	r2, [r7, #20]
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80099f0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80099f2:	687b      	ldr	r3, [r7, #4]
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	371c      	adds	r7, #28
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr
 8009a00:	40021000 	.word	0x40021000
 8009a04:	016e3600 	.word	0x016e3600
 8009a08:	00f42400 	.word	0x00f42400

08009a0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b086      	sub	sp, #24
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009a14:	2300      	movs	r3, #0
 8009a16:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009a18:	2300      	movs	r3, #0
 8009a1a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	f000 8098 	beq.w	8009b5a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009a2e:	4b43      	ldr	r3, [pc, #268]	@ (8009b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d10d      	bne.n	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009a3a:	4b40      	ldr	r3, [pc, #256]	@ (8009b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a3e:	4a3f      	ldr	r2, [pc, #252]	@ (8009b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009a44:	6593      	str	r3, [r2, #88]	@ 0x58
 8009a46:	4b3d      	ldr	r3, [pc, #244]	@ (8009b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009a4e:	60bb      	str	r3, [r7, #8]
 8009a50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009a52:	2301      	movs	r3, #1
 8009a54:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009a56:	4b3a      	ldr	r3, [pc, #232]	@ (8009b40 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	4a39      	ldr	r2, [pc, #228]	@ (8009b40 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009a5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009a60:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009a62:	f7fa feb9 	bl	80047d8 <HAL_GetTick>
 8009a66:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009a68:	e009      	b.n	8009a7e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009a6a:	f7fa feb5 	bl	80047d8 <HAL_GetTick>
 8009a6e:	4602      	mov	r2, r0
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	1ad3      	subs	r3, r2, r3
 8009a74:	2b02      	cmp	r3, #2
 8009a76:	d902      	bls.n	8009a7e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009a78:	2303      	movs	r3, #3
 8009a7a:	74fb      	strb	r3, [r7, #19]
        break;
 8009a7c:	e005      	b.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009a7e:	4b30      	ldr	r3, [pc, #192]	@ (8009b40 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d0ef      	beq.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009a8a:	7cfb      	ldrb	r3, [r7, #19]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d159      	bne.n	8009b44 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009a90:	4b2a      	ldr	r3, [pc, #168]	@ (8009b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a9a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009a9c:	697b      	ldr	r3, [r7, #20]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d01e      	beq.n	8009ae0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009aa6:	697a      	ldr	r2, [r7, #20]
 8009aa8:	429a      	cmp	r2, r3
 8009aaa:	d019      	beq.n	8009ae0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009aac:	4b23      	ldr	r3, [pc, #140]	@ (8009b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ab2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009ab6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009ab8:	4b20      	ldr	r3, [pc, #128]	@ (8009b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009abe:	4a1f      	ldr	r2, [pc, #124]	@ (8009b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009ac0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009ac4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009ac8:	4b1c      	ldr	r3, [pc, #112]	@ (8009b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ace:	4a1b      	ldr	r2, [pc, #108]	@ (8009b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009ad0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009ad4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009ad8:	4a18      	ldr	r2, [pc, #96]	@ (8009b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009ada:	697b      	ldr	r3, [r7, #20]
 8009adc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	f003 0301 	and.w	r3, r3, #1
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d016      	beq.n	8009b18 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009aea:	f7fa fe75 	bl	80047d8 <HAL_GetTick>
 8009aee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009af0:	e00b      	b.n	8009b0a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009af2:	f7fa fe71 	bl	80047d8 <HAL_GetTick>
 8009af6:	4602      	mov	r2, r0
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	1ad3      	subs	r3, r2, r3
 8009afc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b00:	4293      	cmp	r3, r2
 8009b02:	d902      	bls.n	8009b0a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009b04:	2303      	movs	r3, #3
 8009b06:	74fb      	strb	r3, [r7, #19]
            break;
 8009b08:	e006      	b.n	8009b18 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8009b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009b0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b10:	f003 0302 	and.w	r3, r3, #2
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d0ec      	beq.n	8009af2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009b18:	7cfb      	ldrb	r3, [r7, #19]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d10b      	bne.n	8009b36 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009b1e:	4b07      	ldr	r3, [pc, #28]	@ (8009b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b24:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b2c:	4903      	ldr	r1, [pc, #12]	@ (8009b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009b2e:	4313      	orrs	r3, r2
 8009b30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009b34:	e008      	b.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009b36:	7cfb      	ldrb	r3, [r7, #19]
 8009b38:	74bb      	strb	r3, [r7, #18]
 8009b3a:	e005      	b.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009b3c:	40021000 	.word	0x40021000
 8009b40:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b44:	7cfb      	ldrb	r3, [r7, #19]
 8009b46:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009b48:	7c7b      	ldrb	r3, [r7, #17]
 8009b4a:	2b01      	cmp	r3, #1
 8009b4c:	d105      	bne.n	8009b5a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009b4e:	4ba7      	ldr	r3, [pc, #668]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b52:	4aa6      	ldr	r2, [pc, #664]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b58:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f003 0301 	and.w	r3, r3, #1
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d00a      	beq.n	8009b7c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009b66:	4ba1      	ldr	r3, [pc, #644]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b6c:	f023 0203 	bic.w	r2, r3, #3
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	685b      	ldr	r3, [r3, #4]
 8009b74:	499d      	ldr	r1, [pc, #628]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b76:	4313      	orrs	r3, r2
 8009b78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	f003 0302 	and.w	r3, r3, #2
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d00a      	beq.n	8009b9e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009b88:	4b98      	ldr	r3, [pc, #608]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b8e:	f023 020c 	bic.w	r2, r3, #12
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	689b      	ldr	r3, [r3, #8]
 8009b96:	4995      	ldr	r1, [pc, #596]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b98:	4313      	orrs	r3, r2
 8009b9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f003 0304 	and.w	r3, r3, #4
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d00a      	beq.n	8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009baa:	4b90      	ldr	r3, [pc, #576]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bb0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	68db      	ldr	r3, [r3, #12]
 8009bb8:	498c      	ldr	r1, [pc, #560]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bba:	4313      	orrs	r3, r2
 8009bbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f003 0308 	and.w	r3, r3, #8
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d00a      	beq.n	8009be2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009bcc:	4b87      	ldr	r3, [pc, #540]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bd2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	691b      	ldr	r3, [r3, #16]
 8009bda:	4984      	ldr	r1, [pc, #528]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bdc:	4313      	orrs	r3, r2
 8009bde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	f003 0310 	and.w	r3, r3, #16
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d00a      	beq.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009bee:	4b7f      	ldr	r3, [pc, #508]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bf4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	695b      	ldr	r3, [r3, #20]
 8009bfc:	497b      	ldr	r1, [pc, #492]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f003 0320 	and.w	r3, r3, #32
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d00a      	beq.n	8009c26 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009c10:	4b76      	ldr	r3, [pc, #472]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c16:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	699b      	ldr	r3, [r3, #24]
 8009c1e:	4973      	ldr	r1, [pc, #460]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c20:	4313      	orrs	r3, r2
 8009c22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d00a      	beq.n	8009c48 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009c32:	4b6e      	ldr	r3, [pc, #440]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c38:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	69db      	ldr	r3, [r3, #28]
 8009c40:	496a      	ldr	r1, [pc, #424]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c42:	4313      	orrs	r3, r2
 8009c44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d00a      	beq.n	8009c6a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009c54:	4b65      	ldr	r3, [pc, #404]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c5a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6a1b      	ldr	r3, [r3, #32]
 8009c62:	4962      	ldr	r1, [pc, #392]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c64:	4313      	orrs	r3, r2
 8009c66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d00a      	beq.n	8009c8c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009c76:	4b5d      	ldr	r3, [pc, #372]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c7c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c84:	4959      	ldr	r1, [pc, #356]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c86:	4313      	orrs	r3, r2
 8009c88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d00a      	beq.n	8009cae <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009c98:	4b54      	ldr	r3, [pc, #336]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009c9e:	f023 0203 	bic.w	r2, r3, #3
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ca6:	4951      	ldr	r1, [pc, #324]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ca8:	4313      	orrs	r3, r2
 8009caa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d00a      	beq.n	8009cd0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009cba:	4b4c      	ldr	r3, [pc, #304]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cc0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cc8:	4948      	ldr	r1, [pc, #288]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009cca:	4313      	orrs	r3, r2
 8009ccc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d015      	beq.n	8009d08 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009cdc:	4b43      	ldr	r3, [pc, #268]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ce2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cea:	4940      	ldr	r1, [pc, #256]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009cec:	4313      	orrs	r3, r2
 8009cee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cf6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009cfa:	d105      	bne.n	8009d08 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009cfc:	4b3b      	ldr	r3, [pc, #236]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009cfe:	68db      	ldr	r3, [r3, #12]
 8009d00:	4a3a      	ldr	r2, [pc, #232]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009d06:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d015      	beq.n	8009d40 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009d14:	4b35      	ldr	r3, [pc, #212]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d1a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d22:	4932      	ldr	r1, [pc, #200]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d24:	4313      	orrs	r3, r2
 8009d26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009d32:	d105      	bne.n	8009d40 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009d34:	4b2d      	ldr	r3, [pc, #180]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d36:	68db      	ldr	r3, [r3, #12]
 8009d38:	4a2c      	ldr	r2, [pc, #176]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009d3e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d015      	beq.n	8009d78 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009d4c:	4b27      	ldr	r3, [pc, #156]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d52:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d5a:	4924      	ldr	r1, [pc, #144]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d5c:	4313      	orrs	r3, r2
 8009d5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009d6a:	d105      	bne.n	8009d78 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009d6c:	4b1f      	ldr	r3, [pc, #124]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d6e:	68db      	ldr	r3, [r3, #12]
 8009d70:	4a1e      	ldr	r2, [pc, #120]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009d76:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d015      	beq.n	8009db0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009d84:	4b19      	ldr	r3, [pc, #100]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d8a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d92:	4916      	ldr	r1, [pc, #88]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d94:	4313      	orrs	r3, r2
 8009d96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009da2:	d105      	bne.n	8009db0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009da4:	4b11      	ldr	r3, [pc, #68]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009da6:	68db      	ldr	r3, [r3, #12]
 8009da8:	4a10      	ldr	r2, [pc, #64]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009daa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009dae:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d019      	beq.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009dbc:	4b0b      	ldr	r3, [pc, #44]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009dc2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dca:	4908      	ldr	r1, [pc, #32]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009dcc:	4313      	orrs	r3, r2
 8009dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009dda:	d109      	bne.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009ddc:	4b03      	ldr	r3, [pc, #12]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009dde:	68db      	ldr	r3, [r3, #12]
 8009de0:	4a02      	ldr	r2, [pc, #8]	@ (8009dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009de2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009de6:	60d3      	str	r3, [r2, #12]
 8009de8:	e002      	b.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8009dea:	bf00      	nop
 8009dec:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d015      	beq.n	8009e28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009dfc:	4b29      	ldr	r3, [pc, #164]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e02:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e0a:	4926      	ldr	r1, [pc, #152]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e0c:	4313      	orrs	r3, r2
 8009e0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e1a:	d105      	bne.n	8009e28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009e1c:	4b21      	ldr	r3, [pc, #132]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e1e:	68db      	ldr	r3, [r3, #12]
 8009e20:	4a20      	ldr	r2, [pc, #128]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e26:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d015      	beq.n	8009e60 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009e34:	4b1b      	ldr	r3, [pc, #108]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e3a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e42:	4918      	ldr	r1, [pc, #96]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e44:	4313      	orrs	r3, r2
 8009e46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e52:	d105      	bne.n	8009e60 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009e54:	4b13      	ldr	r3, [pc, #76]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e56:	68db      	ldr	r3, [r3, #12]
 8009e58:	4a12      	ldr	r2, [pc, #72]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e5e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d015      	beq.n	8009e98 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009e6c:	4b0d      	ldr	r3, [pc, #52]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009e72:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e7a:	490a      	ldr	r1, [pc, #40]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e7c:	4313      	orrs	r3, r2
 8009e7e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e86:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009e8a:	d105      	bne.n	8009e98 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009e8c:	4b05      	ldr	r3, [pc, #20]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e8e:	68db      	ldr	r3, [r3, #12]
 8009e90:	4a04      	ldr	r2, [pc, #16]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009e96:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009e98:	7cbb      	ldrb	r3, [r7, #18]
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3718      	adds	r7, #24
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	40021000 	.word	0x40021000

08009ea8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b082      	sub	sp, #8
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d101      	bne.n	8009eba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009eb6:	2301      	movs	r3, #1
 8009eb8:	e049      	b.n	8009f4e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ec0:	b2db      	uxtb	r3, r3
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d106      	bne.n	8009ed4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2200      	movs	r2, #0
 8009eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009ece:	6878      	ldr	r0, [r7, #4]
 8009ed0:	f7fa f930 	bl	8004134 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2202      	movs	r2, #2
 8009ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681a      	ldr	r2, [r3, #0]
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	3304      	adds	r3, #4
 8009ee4:	4619      	mov	r1, r3
 8009ee6:	4610      	mov	r0, r2
 8009ee8:	f000 fef4 	bl	800acd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2201      	movs	r2, #1
 8009ef0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2201      	movs	r2, #1
 8009f00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2201      	movs	r2, #1
 8009f08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2201      	movs	r2, #1
 8009f10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2201      	movs	r2, #1
 8009f18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2201      	movs	r2, #1
 8009f20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2201      	movs	r2, #1
 8009f28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2201      	movs	r2, #1
 8009f30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2201      	movs	r2, #1
 8009f38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2201      	movs	r2, #1
 8009f40:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2201      	movs	r2, #1
 8009f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009f4c:	2300      	movs	r3, #0
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3708      	adds	r7, #8
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}
	...

08009f58 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b085      	sub	sp, #20
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f66:	b2db      	uxtb	r3, r3
 8009f68:	2b01      	cmp	r3, #1
 8009f6a:	d001      	beq.n	8009f70 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	e04c      	b.n	800a00a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2202      	movs	r2, #2
 8009f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	4a26      	ldr	r2, [pc, #152]	@ (800a018 <HAL_TIM_Base_Start+0xc0>)
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	d022      	beq.n	8009fc8 <HAL_TIM_Base_Start+0x70>
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f8a:	d01d      	beq.n	8009fc8 <HAL_TIM_Base_Start+0x70>
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	4a22      	ldr	r2, [pc, #136]	@ (800a01c <HAL_TIM_Base_Start+0xc4>)
 8009f92:	4293      	cmp	r3, r2
 8009f94:	d018      	beq.n	8009fc8 <HAL_TIM_Base_Start+0x70>
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	4a21      	ldr	r2, [pc, #132]	@ (800a020 <HAL_TIM_Base_Start+0xc8>)
 8009f9c:	4293      	cmp	r3, r2
 8009f9e:	d013      	beq.n	8009fc8 <HAL_TIM_Base_Start+0x70>
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	4a1f      	ldr	r2, [pc, #124]	@ (800a024 <HAL_TIM_Base_Start+0xcc>)
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	d00e      	beq.n	8009fc8 <HAL_TIM_Base_Start+0x70>
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	4a1e      	ldr	r2, [pc, #120]	@ (800a028 <HAL_TIM_Base_Start+0xd0>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d009      	beq.n	8009fc8 <HAL_TIM_Base_Start+0x70>
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	4a1c      	ldr	r2, [pc, #112]	@ (800a02c <HAL_TIM_Base_Start+0xd4>)
 8009fba:	4293      	cmp	r3, r2
 8009fbc:	d004      	beq.n	8009fc8 <HAL_TIM_Base_Start+0x70>
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	4a1b      	ldr	r2, [pc, #108]	@ (800a030 <HAL_TIM_Base_Start+0xd8>)
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d115      	bne.n	8009ff4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	689a      	ldr	r2, [r3, #8]
 8009fce:	4b19      	ldr	r3, [pc, #100]	@ (800a034 <HAL_TIM_Base_Start+0xdc>)
 8009fd0:	4013      	ands	r3, r2
 8009fd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	2b06      	cmp	r3, #6
 8009fd8:	d015      	beq.n	800a006 <HAL_TIM_Base_Start+0xae>
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fe0:	d011      	beq.n	800a006 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	681a      	ldr	r2, [r3, #0]
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	f042 0201 	orr.w	r2, r2, #1
 8009ff0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ff2:	e008      	b.n	800a006 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	681a      	ldr	r2, [r3, #0]
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f042 0201 	orr.w	r2, r2, #1
 800a002:	601a      	str	r2, [r3, #0]
 800a004:	e000      	b.n	800a008 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a006:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a008:	2300      	movs	r3, #0
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3714      	adds	r7, #20
 800a00e:	46bd      	mov	sp, r7
 800a010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a014:	4770      	bx	lr
 800a016:	bf00      	nop
 800a018:	40012c00 	.word	0x40012c00
 800a01c:	40000400 	.word	0x40000400
 800a020:	40000800 	.word	0x40000800
 800a024:	40000c00 	.word	0x40000c00
 800a028:	40013400 	.word	0x40013400
 800a02c:	40014000 	.word	0x40014000
 800a030:	40015000 	.word	0x40015000
 800a034:	00010007 	.word	0x00010007

0800a038 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a038:	b480      	push	{r7}
 800a03a:	b085      	sub	sp, #20
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a046:	b2db      	uxtb	r3, r3
 800a048:	2b01      	cmp	r3, #1
 800a04a:	d001      	beq.n	800a050 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a04c:	2301      	movs	r3, #1
 800a04e:	e054      	b.n	800a0fa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2202      	movs	r2, #2
 800a054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	68da      	ldr	r2, [r3, #12]
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f042 0201 	orr.w	r2, r2, #1
 800a066:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	4a26      	ldr	r2, [pc, #152]	@ (800a108 <HAL_TIM_Base_Start_IT+0xd0>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d022      	beq.n	800a0b8 <HAL_TIM_Base_Start_IT+0x80>
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a07a:	d01d      	beq.n	800a0b8 <HAL_TIM_Base_Start_IT+0x80>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	4a22      	ldr	r2, [pc, #136]	@ (800a10c <HAL_TIM_Base_Start_IT+0xd4>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d018      	beq.n	800a0b8 <HAL_TIM_Base_Start_IT+0x80>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	4a21      	ldr	r2, [pc, #132]	@ (800a110 <HAL_TIM_Base_Start_IT+0xd8>)
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d013      	beq.n	800a0b8 <HAL_TIM_Base_Start_IT+0x80>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	4a1f      	ldr	r2, [pc, #124]	@ (800a114 <HAL_TIM_Base_Start_IT+0xdc>)
 800a096:	4293      	cmp	r3, r2
 800a098:	d00e      	beq.n	800a0b8 <HAL_TIM_Base_Start_IT+0x80>
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	4a1e      	ldr	r2, [pc, #120]	@ (800a118 <HAL_TIM_Base_Start_IT+0xe0>)
 800a0a0:	4293      	cmp	r3, r2
 800a0a2:	d009      	beq.n	800a0b8 <HAL_TIM_Base_Start_IT+0x80>
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	4a1c      	ldr	r2, [pc, #112]	@ (800a11c <HAL_TIM_Base_Start_IT+0xe4>)
 800a0aa:	4293      	cmp	r3, r2
 800a0ac:	d004      	beq.n	800a0b8 <HAL_TIM_Base_Start_IT+0x80>
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4a1b      	ldr	r2, [pc, #108]	@ (800a120 <HAL_TIM_Base_Start_IT+0xe8>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d115      	bne.n	800a0e4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	689a      	ldr	r2, [r3, #8]
 800a0be:	4b19      	ldr	r3, [pc, #100]	@ (800a124 <HAL_TIM_Base_Start_IT+0xec>)
 800a0c0:	4013      	ands	r3, r2
 800a0c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	2b06      	cmp	r3, #6
 800a0c8:	d015      	beq.n	800a0f6 <HAL_TIM_Base_Start_IT+0xbe>
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a0d0:	d011      	beq.n	800a0f6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	681a      	ldr	r2, [r3, #0]
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f042 0201 	orr.w	r2, r2, #1
 800a0e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0e2:	e008      	b.n	800a0f6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	681a      	ldr	r2, [r3, #0]
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f042 0201 	orr.w	r2, r2, #1
 800a0f2:	601a      	str	r2, [r3, #0]
 800a0f4:	e000      	b.n	800a0f8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a0f8:	2300      	movs	r3, #0
}
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	3714      	adds	r7, #20
 800a0fe:	46bd      	mov	sp, r7
 800a100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a104:	4770      	bx	lr
 800a106:	bf00      	nop
 800a108:	40012c00 	.word	0x40012c00
 800a10c:	40000400 	.word	0x40000400
 800a110:	40000800 	.word	0x40000800
 800a114:	40000c00 	.word	0x40000c00
 800a118:	40013400 	.word	0x40013400
 800a11c:	40014000 	.word	0x40014000
 800a120:	40015000 	.word	0x40015000
 800a124:	00010007 	.word	0x00010007

0800a128 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800a128:	b480      	push	{r7}
 800a12a:	b083      	sub	sp, #12
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	68da      	ldr	r2, [r3, #12]
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f022 0201 	bic.w	r2, r2, #1
 800a13e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	6a1a      	ldr	r2, [r3, #32]
 800a146:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a14a:	4013      	ands	r3, r2
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d10f      	bne.n	800a170 <HAL_TIM_Base_Stop_IT+0x48>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	6a1a      	ldr	r2, [r3, #32]
 800a156:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a15a:	4013      	ands	r3, r2
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d107      	bne.n	800a170 <HAL_TIM_Base_Stop_IT+0x48>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	681a      	ldr	r2, [r3, #0]
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	f022 0201 	bic.w	r2, r2, #1
 800a16e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2201      	movs	r2, #1
 800a174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800a178:	2300      	movs	r3, #0
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	370c      	adds	r7, #12
 800a17e:	46bd      	mov	sp, r7
 800a180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a184:	4770      	bx	lr

0800a186 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a186:	b580      	push	{r7, lr}
 800a188:	b082      	sub	sp, #8
 800a18a:	af00      	add	r7, sp, #0
 800a18c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d101      	bne.n	800a198 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a194:	2301      	movs	r3, #1
 800a196:	e049      	b.n	800a22c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a19e:	b2db      	uxtb	r3, r3
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d106      	bne.n	800a1b2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f7f9 ff7f 	bl	80040b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2202      	movs	r2, #2
 800a1b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681a      	ldr	r2, [r3, #0]
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	3304      	adds	r3, #4
 800a1c2:	4619      	mov	r1, r3
 800a1c4:	4610      	mov	r0, r2
 800a1c6:	f000 fd85 	bl	800acd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2201      	movs	r2, #1
 800a1ce:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	2201      	movs	r2, #1
 800a1d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2201      	movs	r2, #1
 800a1de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2201      	movs	r2, #1
 800a1e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2201      	movs	r2, #1
 800a1ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2201      	movs	r2, #1
 800a1f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2201      	movs	r2, #1
 800a1fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2201      	movs	r2, #1
 800a206:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2201      	movs	r2, #1
 800a20e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2201      	movs	r2, #1
 800a216:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2201      	movs	r2, #1
 800a21e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2201      	movs	r2, #1
 800a226:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a22a:	2300      	movs	r3, #0
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3708      	adds	r7, #8
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}

0800a234 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b084      	sub	sp, #16
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
 800a23c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d109      	bne.n	800a258 <HAL_TIM_PWM_Start+0x24>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a24a:	b2db      	uxtb	r3, r3
 800a24c:	2b01      	cmp	r3, #1
 800a24e:	bf14      	ite	ne
 800a250:	2301      	movne	r3, #1
 800a252:	2300      	moveq	r3, #0
 800a254:	b2db      	uxtb	r3, r3
 800a256:	e03c      	b.n	800a2d2 <HAL_TIM_PWM_Start+0x9e>
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	2b04      	cmp	r3, #4
 800a25c:	d109      	bne.n	800a272 <HAL_TIM_PWM_Start+0x3e>
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a264:	b2db      	uxtb	r3, r3
 800a266:	2b01      	cmp	r3, #1
 800a268:	bf14      	ite	ne
 800a26a:	2301      	movne	r3, #1
 800a26c:	2300      	moveq	r3, #0
 800a26e:	b2db      	uxtb	r3, r3
 800a270:	e02f      	b.n	800a2d2 <HAL_TIM_PWM_Start+0x9e>
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	2b08      	cmp	r3, #8
 800a276:	d109      	bne.n	800a28c <HAL_TIM_PWM_Start+0x58>
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a27e:	b2db      	uxtb	r3, r3
 800a280:	2b01      	cmp	r3, #1
 800a282:	bf14      	ite	ne
 800a284:	2301      	movne	r3, #1
 800a286:	2300      	moveq	r3, #0
 800a288:	b2db      	uxtb	r3, r3
 800a28a:	e022      	b.n	800a2d2 <HAL_TIM_PWM_Start+0x9e>
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	2b0c      	cmp	r3, #12
 800a290:	d109      	bne.n	800a2a6 <HAL_TIM_PWM_Start+0x72>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a298:	b2db      	uxtb	r3, r3
 800a29a:	2b01      	cmp	r3, #1
 800a29c:	bf14      	ite	ne
 800a29e:	2301      	movne	r3, #1
 800a2a0:	2300      	moveq	r3, #0
 800a2a2:	b2db      	uxtb	r3, r3
 800a2a4:	e015      	b.n	800a2d2 <HAL_TIM_PWM_Start+0x9e>
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	2b10      	cmp	r3, #16
 800a2aa:	d109      	bne.n	800a2c0 <HAL_TIM_PWM_Start+0x8c>
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a2b2:	b2db      	uxtb	r3, r3
 800a2b4:	2b01      	cmp	r3, #1
 800a2b6:	bf14      	ite	ne
 800a2b8:	2301      	movne	r3, #1
 800a2ba:	2300      	moveq	r3, #0
 800a2bc:	b2db      	uxtb	r3, r3
 800a2be:	e008      	b.n	800a2d2 <HAL_TIM_PWM_Start+0x9e>
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a2c6:	b2db      	uxtb	r3, r3
 800a2c8:	2b01      	cmp	r3, #1
 800a2ca:	bf14      	ite	ne
 800a2cc:	2301      	movne	r3, #1
 800a2ce:	2300      	moveq	r3, #0
 800a2d0:	b2db      	uxtb	r3, r3
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d001      	beq.n	800a2da <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	e0a6      	b.n	800a428 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d104      	bne.n	800a2ea <HAL_TIM_PWM_Start+0xb6>
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2202      	movs	r2, #2
 800a2e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a2e8:	e023      	b.n	800a332 <HAL_TIM_PWM_Start+0xfe>
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	2b04      	cmp	r3, #4
 800a2ee:	d104      	bne.n	800a2fa <HAL_TIM_PWM_Start+0xc6>
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2202      	movs	r2, #2
 800a2f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a2f8:	e01b      	b.n	800a332 <HAL_TIM_PWM_Start+0xfe>
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	2b08      	cmp	r3, #8
 800a2fe:	d104      	bne.n	800a30a <HAL_TIM_PWM_Start+0xd6>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2202      	movs	r2, #2
 800a304:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a308:	e013      	b.n	800a332 <HAL_TIM_PWM_Start+0xfe>
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	2b0c      	cmp	r3, #12
 800a30e:	d104      	bne.n	800a31a <HAL_TIM_PWM_Start+0xe6>
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2202      	movs	r2, #2
 800a314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a318:	e00b      	b.n	800a332 <HAL_TIM_PWM_Start+0xfe>
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	2b10      	cmp	r3, #16
 800a31e:	d104      	bne.n	800a32a <HAL_TIM_PWM_Start+0xf6>
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2202      	movs	r2, #2
 800a324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a328:	e003      	b.n	800a332 <HAL_TIM_PWM_Start+0xfe>
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2202      	movs	r2, #2
 800a32e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	2201      	movs	r2, #1
 800a338:	6839      	ldr	r1, [r7, #0]
 800a33a:	4618      	mov	r0, r3
 800a33c:	f001 f944 	bl	800b5c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	4a3a      	ldr	r2, [pc, #232]	@ (800a430 <HAL_TIM_PWM_Start+0x1fc>)
 800a346:	4293      	cmp	r3, r2
 800a348:	d018      	beq.n	800a37c <HAL_TIM_PWM_Start+0x148>
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	4a39      	ldr	r2, [pc, #228]	@ (800a434 <HAL_TIM_PWM_Start+0x200>)
 800a350:	4293      	cmp	r3, r2
 800a352:	d013      	beq.n	800a37c <HAL_TIM_PWM_Start+0x148>
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	4a37      	ldr	r2, [pc, #220]	@ (800a438 <HAL_TIM_PWM_Start+0x204>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d00e      	beq.n	800a37c <HAL_TIM_PWM_Start+0x148>
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	4a36      	ldr	r2, [pc, #216]	@ (800a43c <HAL_TIM_PWM_Start+0x208>)
 800a364:	4293      	cmp	r3, r2
 800a366:	d009      	beq.n	800a37c <HAL_TIM_PWM_Start+0x148>
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	4a34      	ldr	r2, [pc, #208]	@ (800a440 <HAL_TIM_PWM_Start+0x20c>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	d004      	beq.n	800a37c <HAL_TIM_PWM_Start+0x148>
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	4a33      	ldr	r2, [pc, #204]	@ (800a444 <HAL_TIM_PWM_Start+0x210>)
 800a378:	4293      	cmp	r3, r2
 800a37a:	d101      	bne.n	800a380 <HAL_TIM_PWM_Start+0x14c>
 800a37c:	2301      	movs	r3, #1
 800a37e:	e000      	b.n	800a382 <HAL_TIM_PWM_Start+0x14e>
 800a380:	2300      	movs	r3, #0
 800a382:	2b00      	cmp	r3, #0
 800a384:	d007      	beq.n	800a396 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a394:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	4a25      	ldr	r2, [pc, #148]	@ (800a430 <HAL_TIM_PWM_Start+0x1fc>)
 800a39c:	4293      	cmp	r3, r2
 800a39e:	d022      	beq.n	800a3e6 <HAL_TIM_PWM_Start+0x1b2>
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a3a8:	d01d      	beq.n	800a3e6 <HAL_TIM_PWM_Start+0x1b2>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	4a26      	ldr	r2, [pc, #152]	@ (800a448 <HAL_TIM_PWM_Start+0x214>)
 800a3b0:	4293      	cmp	r3, r2
 800a3b2:	d018      	beq.n	800a3e6 <HAL_TIM_PWM_Start+0x1b2>
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	4a24      	ldr	r2, [pc, #144]	@ (800a44c <HAL_TIM_PWM_Start+0x218>)
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	d013      	beq.n	800a3e6 <HAL_TIM_PWM_Start+0x1b2>
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	4a23      	ldr	r2, [pc, #140]	@ (800a450 <HAL_TIM_PWM_Start+0x21c>)
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	d00e      	beq.n	800a3e6 <HAL_TIM_PWM_Start+0x1b2>
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	4a19      	ldr	r2, [pc, #100]	@ (800a434 <HAL_TIM_PWM_Start+0x200>)
 800a3ce:	4293      	cmp	r3, r2
 800a3d0:	d009      	beq.n	800a3e6 <HAL_TIM_PWM_Start+0x1b2>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	4a18      	ldr	r2, [pc, #96]	@ (800a438 <HAL_TIM_PWM_Start+0x204>)
 800a3d8:	4293      	cmp	r3, r2
 800a3da:	d004      	beq.n	800a3e6 <HAL_TIM_PWM_Start+0x1b2>
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	4a18      	ldr	r2, [pc, #96]	@ (800a444 <HAL_TIM_PWM_Start+0x210>)
 800a3e2:	4293      	cmp	r3, r2
 800a3e4:	d115      	bne.n	800a412 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	689a      	ldr	r2, [r3, #8]
 800a3ec:	4b19      	ldr	r3, [pc, #100]	@ (800a454 <HAL_TIM_PWM_Start+0x220>)
 800a3ee:	4013      	ands	r3, r2
 800a3f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	2b06      	cmp	r3, #6
 800a3f6:	d015      	beq.n	800a424 <HAL_TIM_PWM_Start+0x1f0>
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3fe:	d011      	beq.n	800a424 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	681a      	ldr	r2, [r3, #0]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	f042 0201 	orr.w	r2, r2, #1
 800a40e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a410:	e008      	b.n	800a424 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	681a      	ldr	r2, [r3, #0]
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f042 0201 	orr.w	r2, r2, #1
 800a420:	601a      	str	r2, [r3, #0]
 800a422:	e000      	b.n	800a426 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a424:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a426:	2300      	movs	r3, #0
}
 800a428:	4618      	mov	r0, r3
 800a42a:	3710      	adds	r7, #16
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}
 800a430:	40012c00 	.word	0x40012c00
 800a434:	40013400 	.word	0x40013400
 800a438:	40014000 	.word	0x40014000
 800a43c:	40014400 	.word	0x40014400
 800a440:	40014800 	.word	0x40014800
 800a444:	40015000 	.word	0x40015000
 800a448:	40000400 	.word	0x40000400
 800a44c:	40000800 	.word	0x40000800
 800a450:	40000c00 	.word	0x40000c00
 800a454:	00010007 	.word	0x00010007

0800a458 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b082      	sub	sp, #8
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
 800a460:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	2200      	movs	r2, #0
 800a468:	6839      	ldr	r1, [r7, #0]
 800a46a:	4618      	mov	r0, r3
 800a46c:	f001 f8ac 	bl	800b5c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	4a40      	ldr	r2, [pc, #256]	@ (800a578 <HAL_TIM_PWM_Stop+0x120>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d018      	beq.n	800a4ac <HAL_TIM_PWM_Stop+0x54>
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	4a3f      	ldr	r2, [pc, #252]	@ (800a57c <HAL_TIM_PWM_Stop+0x124>)
 800a480:	4293      	cmp	r3, r2
 800a482:	d013      	beq.n	800a4ac <HAL_TIM_PWM_Stop+0x54>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	4a3d      	ldr	r2, [pc, #244]	@ (800a580 <HAL_TIM_PWM_Stop+0x128>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d00e      	beq.n	800a4ac <HAL_TIM_PWM_Stop+0x54>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	4a3c      	ldr	r2, [pc, #240]	@ (800a584 <HAL_TIM_PWM_Stop+0x12c>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d009      	beq.n	800a4ac <HAL_TIM_PWM_Stop+0x54>
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	4a3a      	ldr	r2, [pc, #232]	@ (800a588 <HAL_TIM_PWM_Stop+0x130>)
 800a49e:	4293      	cmp	r3, r2
 800a4a0:	d004      	beq.n	800a4ac <HAL_TIM_PWM_Stop+0x54>
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	4a39      	ldr	r2, [pc, #228]	@ (800a58c <HAL_TIM_PWM_Stop+0x134>)
 800a4a8:	4293      	cmp	r3, r2
 800a4aa:	d101      	bne.n	800a4b0 <HAL_TIM_PWM_Stop+0x58>
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	e000      	b.n	800a4b2 <HAL_TIM_PWM_Stop+0x5a>
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d017      	beq.n	800a4e6 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	6a1a      	ldr	r2, [r3, #32]
 800a4bc:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a4c0:	4013      	ands	r3, r2
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d10f      	bne.n	800a4e6 <HAL_TIM_PWM_Stop+0x8e>
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	6a1a      	ldr	r2, [r3, #32]
 800a4cc:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a4d0:	4013      	ands	r3, r2
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d107      	bne.n	800a4e6 <HAL_TIM_PWM_Stop+0x8e>
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a4e4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	6a1a      	ldr	r2, [r3, #32]
 800a4ec:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a4f0:	4013      	ands	r3, r2
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d10f      	bne.n	800a516 <HAL_TIM_PWM_Stop+0xbe>
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	6a1a      	ldr	r2, [r3, #32]
 800a4fc:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a500:	4013      	ands	r3, r2
 800a502:	2b00      	cmp	r3, #0
 800a504:	d107      	bne.n	800a516 <HAL_TIM_PWM_Stop+0xbe>
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	681a      	ldr	r2, [r3, #0]
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f022 0201 	bic.w	r2, r2, #1
 800a514:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a516:	683b      	ldr	r3, [r7, #0]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d104      	bne.n	800a526 <HAL_TIM_PWM_Stop+0xce>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2201      	movs	r2, #1
 800a520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a524:	e023      	b.n	800a56e <HAL_TIM_PWM_Stop+0x116>
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	2b04      	cmp	r3, #4
 800a52a:	d104      	bne.n	800a536 <HAL_TIM_PWM_Stop+0xde>
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2201      	movs	r2, #1
 800a530:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a534:	e01b      	b.n	800a56e <HAL_TIM_PWM_Stop+0x116>
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	2b08      	cmp	r3, #8
 800a53a:	d104      	bne.n	800a546 <HAL_TIM_PWM_Stop+0xee>
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2201      	movs	r2, #1
 800a540:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a544:	e013      	b.n	800a56e <HAL_TIM_PWM_Stop+0x116>
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	2b0c      	cmp	r3, #12
 800a54a:	d104      	bne.n	800a556 <HAL_TIM_PWM_Stop+0xfe>
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2201      	movs	r2, #1
 800a550:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a554:	e00b      	b.n	800a56e <HAL_TIM_PWM_Stop+0x116>
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	2b10      	cmp	r3, #16
 800a55a:	d104      	bne.n	800a566 <HAL_TIM_PWM_Stop+0x10e>
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2201      	movs	r2, #1
 800a560:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a564:	e003      	b.n	800a56e <HAL_TIM_PWM_Stop+0x116>
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2201      	movs	r2, #1
 800a56a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800a56e:	2300      	movs	r3, #0
}
 800a570:	4618      	mov	r0, r3
 800a572:	3708      	adds	r7, #8
 800a574:	46bd      	mov	sp, r7
 800a576:	bd80      	pop	{r7, pc}
 800a578:	40012c00 	.word	0x40012c00
 800a57c:	40013400 	.word	0x40013400
 800a580:	40014000 	.word	0x40014000
 800a584:	40014400 	.word	0x40014400
 800a588:	40014800 	.word	0x40014800
 800a58c:	40015000 	.word	0x40015000

0800a590 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b084      	sub	sp, #16
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	68db      	ldr	r3, [r3, #12]
 800a59e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	691b      	ldr	r3, [r3, #16]
 800a5a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a5a8:	68bb      	ldr	r3, [r7, #8]
 800a5aa:	f003 0302 	and.w	r3, r3, #2
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d020      	beq.n	800a5f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	f003 0302 	and.w	r3, r3, #2
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d01b      	beq.n	800a5f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	f06f 0202 	mvn.w	r2, #2
 800a5c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	2201      	movs	r2, #1
 800a5ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	699b      	ldr	r3, [r3, #24]
 800a5d2:	f003 0303 	and.w	r3, r3, #3
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d003      	beq.n	800a5e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f000 fb5c 	bl	800ac98 <HAL_TIM_IC_CaptureCallback>
 800a5e0:	e005      	b.n	800a5ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f000 fb4e 	bl	800ac84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a5e8:	6878      	ldr	r0, [r7, #4]
 800a5ea:	f000 fb5f 	bl	800acac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a5f4:	68bb      	ldr	r3, [r7, #8]
 800a5f6:	f003 0304 	and.w	r3, r3, #4
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d020      	beq.n	800a640 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	f003 0304 	and.w	r3, r3, #4
 800a604:	2b00      	cmp	r3, #0
 800a606:	d01b      	beq.n	800a640 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f06f 0204 	mvn.w	r2, #4
 800a610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2202      	movs	r2, #2
 800a616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	699b      	ldr	r3, [r3, #24]
 800a61e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a622:	2b00      	cmp	r3, #0
 800a624:	d003      	beq.n	800a62e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a626:	6878      	ldr	r0, [r7, #4]
 800a628:	f000 fb36 	bl	800ac98 <HAL_TIM_IC_CaptureCallback>
 800a62c:	e005      	b.n	800a63a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f000 fb28 	bl	800ac84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a634:	6878      	ldr	r0, [r7, #4]
 800a636:	f000 fb39 	bl	800acac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2200      	movs	r2, #0
 800a63e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	f003 0308 	and.w	r3, r3, #8
 800a646:	2b00      	cmp	r3, #0
 800a648:	d020      	beq.n	800a68c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	f003 0308 	and.w	r3, r3, #8
 800a650:	2b00      	cmp	r3, #0
 800a652:	d01b      	beq.n	800a68c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f06f 0208 	mvn.w	r2, #8
 800a65c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2204      	movs	r2, #4
 800a662:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	69db      	ldr	r3, [r3, #28]
 800a66a:	f003 0303 	and.w	r3, r3, #3
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d003      	beq.n	800a67a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a672:	6878      	ldr	r0, [r7, #4]
 800a674:	f000 fb10 	bl	800ac98 <HAL_TIM_IC_CaptureCallback>
 800a678:	e005      	b.n	800a686 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a67a:	6878      	ldr	r0, [r7, #4]
 800a67c:	f000 fb02 	bl	800ac84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f000 fb13 	bl	800acac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2200      	movs	r2, #0
 800a68a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	f003 0310 	and.w	r3, r3, #16
 800a692:	2b00      	cmp	r3, #0
 800a694:	d020      	beq.n	800a6d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	f003 0310 	and.w	r3, r3, #16
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d01b      	beq.n	800a6d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	f06f 0210 	mvn.w	r2, #16
 800a6a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2208      	movs	r2, #8
 800a6ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	69db      	ldr	r3, [r3, #28]
 800a6b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d003      	beq.n	800a6c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f000 faea 	bl	800ac98 <HAL_TIM_IC_CaptureCallback>
 800a6c4:	e005      	b.n	800a6d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	f000 fadc 	bl	800ac84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f000 faed 	bl	800acac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	f003 0301 	and.w	r3, r3, #1
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d00c      	beq.n	800a6fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	f003 0301 	and.w	r3, r3, #1
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d007      	beq.n	800a6fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	f06f 0201 	mvn.w	r2, #1
 800a6f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f7f8 fb02 	bl	8002d00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a702:	2b00      	cmp	r3, #0
 800a704:	d104      	bne.n	800a710 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a706:	68bb      	ldr	r3, [r7, #8]
 800a708:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d00c      	beq.n	800a72a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a716:	2b00      	cmp	r3, #0
 800a718:	d007      	beq.n	800a72a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a722:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a724:	6878      	ldr	r0, [r7, #4]
 800a726:	f001 f8a9 	bl	800b87c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a730:	2b00      	cmp	r3, #0
 800a732:	d00c      	beq.n	800a74e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d007      	beq.n	800a74e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a746:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f001 f8a1 	bl	800b890 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a754:	2b00      	cmp	r3, #0
 800a756:	d00c      	beq.n	800a772 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d007      	beq.n	800a772 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a76a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a76c:	6878      	ldr	r0, [r7, #4]
 800a76e:	f000 faa7 	bl	800acc0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a772:	68bb      	ldr	r3, [r7, #8]
 800a774:	f003 0320 	and.w	r3, r3, #32
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d00c      	beq.n	800a796 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	f003 0320 	and.w	r3, r3, #32
 800a782:	2b00      	cmp	r3, #0
 800a784:	d007      	beq.n	800a796 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f06f 0220 	mvn.w	r2, #32
 800a78e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a790:	6878      	ldr	r0, [r7, #4]
 800a792:	f001 f869 	bl	800b868 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d00c      	beq.n	800a7ba <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d007      	beq.n	800a7ba <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800a7b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f001 f875 	bl	800b8a4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800a7ba:	68bb      	ldr	r3, [r7, #8]
 800a7bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d00c      	beq.n	800a7de <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d007      	beq.n	800a7de <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800a7d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a7d8:	6878      	ldr	r0, [r7, #4]
 800a7da:	f001 f86d 	bl	800b8b8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800a7de:	68bb      	ldr	r3, [r7, #8]
 800a7e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d00c      	beq.n	800a802 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d007      	beq.n	800a802 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800a7fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a7fc:	6878      	ldr	r0, [r7, #4]
 800a7fe:	f001 f865 	bl	800b8cc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800a802:	68bb      	ldr	r3, [r7, #8]
 800a804:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d00c      	beq.n	800a826 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a812:	2b00      	cmp	r3, #0
 800a814:	d007      	beq.n	800a826 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800a81e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f001 f85d 	bl	800b8e0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a826:	bf00      	nop
 800a828:	3710      	adds	r7, #16
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}
	...

0800a830 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b086      	sub	sp, #24
 800a834:	af00      	add	r7, sp, #0
 800a836:	60f8      	str	r0, [r7, #12]
 800a838:	60b9      	str	r1, [r7, #8]
 800a83a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a83c:	2300      	movs	r3, #0
 800a83e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a846:	2b01      	cmp	r3, #1
 800a848:	d101      	bne.n	800a84e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a84a:	2302      	movs	r3, #2
 800a84c:	e0ff      	b.n	800aa4e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	2201      	movs	r2, #1
 800a852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2b14      	cmp	r3, #20
 800a85a:	f200 80f0 	bhi.w	800aa3e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a85e:	a201      	add	r2, pc, #4	@ (adr r2, 800a864 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a864:	0800a8b9 	.word	0x0800a8b9
 800a868:	0800aa3f 	.word	0x0800aa3f
 800a86c:	0800aa3f 	.word	0x0800aa3f
 800a870:	0800aa3f 	.word	0x0800aa3f
 800a874:	0800a8f9 	.word	0x0800a8f9
 800a878:	0800aa3f 	.word	0x0800aa3f
 800a87c:	0800aa3f 	.word	0x0800aa3f
 800a880:	0800aa3f 	.word	0x0800aa3f
 800a884:	0800a93b 	.word	0x0800a93b
 800a888:	0800aa3f 	.word	0x0800aa3f
 800a88c:	0800aa3f 	.word	0x0800aa3f
 800a890:	0800aa3f 	.word	0x0800aa3f
 800a894:	0800a97b 	.word	0x0800a97b
 800a898:	0800aa3f 	.word	0x0800aa3f
 800a89c:	0800aa3f 	.word	0x0800aa3f
 800a8a0:	0800aa3f 	.word	0x0800aa3f
 800a8a4:	0800a9bd 	.word	0x0800a9bd
 800a8a8:	0800aa3f 	.word	0x0800aa3f
 800a8ac:	0800aa3f 	.word	0x0800aa3f
 800a8b0:	0800aa3f 	.word	0x0800aa3f
 800a8b4:	0800a9fd 	.word	0x0800a9fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	68b9      	ldr	r1, [r7, #8]
 800a8be:	4618      	mov	r0, r3
 800a8c0:	f000 fabc 	bl	800ae3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	699a      	ldr	r2, [r3, #24]
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f042 0208 	orr.w	r2, r2, #8
 800a8d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	699a      	ldr	r2, [r3, #24]
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	f022 0204 	bic.w	r2, r2, #4
 800a8e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	6999      	ldr	r1, [r3, #24]
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	691a      	ldr	r2, [r3, #16]
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	430a      	orrs	r2, r1
 800a8f4:	619a      	str	r2, [r3, #24]
      break;
 800a8f6:	e0a5      	b.n	800aa44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	68b9      	ldr	r1, [r7, #8]
 800a8fe:	4618      	mov	r0, r3
 800a900:	f000 fb36 	bl	800af70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	699a      	ldr	r2, [r3, #24]
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a912:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	699a      	ldr	r2, [r3, #24]
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a922:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	6999      	ldr	r1, [r3, #24]
 800a92a:	68bb      	ldr	r3, [r7, #8]
 800a92c:	691b      	ldr	r3, [r3, #16]
 800a92e:	021a      	lsls	r2, r3, #8
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	430a      	orrs	r2, r1
 800a936:	619a      	str	r2, [r3, #24]
      break;
 800a938:	e084      	b.n	800aa44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	68b9      	ldr	r1, [r7, #8]
 800a940:	4618      	mov	r0, r3
 800a942:	f000 fba9 	bl	800b098 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	69da      	ldr	r2, [r3, #28]
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	f042 0208 	orr.w	r2, r2, #8
 800a954:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	69da      	ldr	r2, [r3, #28]
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	f022 0204 	bic.w	r2, r2, #4
 800a964:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	69d9      	ldr	r1, [r3, #28]
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	691a      	ldr	r2, [r3, #16]
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	430a      	orrs	r2, r1
 800a976:	61da      	str	r2, [r3, #28]
      break;
 800a978:	e064      	b.n	800aa44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	68b9      	ldr	r1, [r7, #8]
 800a980:	4618      	mov	r0, r3
 800a982:	f000 fc1b 	bl	800b1bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	69da      	ldr	r2, [r3, #28]
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a994:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	69da      	ldr	r2, [r3, #28]
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a9a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	69d9      	ldr	r1, [r3, #28]
 800a9ac:	68bb      	ldr	r3, [r7, #8]
 800a9ae:	691b      	ldr	r3, [r3, #16]
 800a9b0:	021a      	lsls	r2, r3, #8
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	430a      	orrs	r2, r1
 800a9b8:	61da      	str	r2, [r3, #28]
      break;
 800a9ba:	e043      	b.n	800aa44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	68b9      	ldr	r1, [r7, #8]
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	f000 fc8e 	bl	800b2e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f042 0208 	orr.w	r2, r2, #8
 800a9d6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	f022 0204 	bic.w	r2, r2, #4
 800a9e6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	691a      	ldr	r2, [r3, #16]
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	430a      	orrs	r2, r1
 800a9f8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a9fa:	e023      	b.n	800aa44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	68b9      	ldr	r1, [r7, #8]
 800aa02:	4618      	mov	r0, r3
 800aa04:	f000 fcd8 	bl	800b3b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa16:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa26:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	691b      	ldr	r3, [r3, #16]
 800aa32:	021a      	lsls	r2, r3, #8
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	430a      	orrs	r2, r1
 800aa3a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800aa3c:	e002      	b.n	800aa44 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800aa3e:	2301      	movs	r3, #1
 800aa40:	75fb      	strb	r3, [r7, #23]
      break;
 800aa42:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	2200      	movs	r2, #0
 800aa48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aa4c:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa4e:	4618      	mov	r0, r3
 800aa50:	3718      	adds	r7, #24
 800aa52:	46bd      	mov	sp, r7
 800aa54:	bd80      	pop	{r7, pc}
 800aa56:	bf00      	nop

0800aa58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b084      	sub	sp, #16
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
 800aa60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800aa62:	2300      	movs	r3, #0
 800aa64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aa6c:	2b01      	cmp	r3, #1
 800aa6e:	d101      	bne.n	800aa74 <HAL_TIM_ConfigClockSource+0x1c>
 800aa70:	2302      	movs	r3, #2
 800aa72:	e0f6      	b.n	800ac62 <HAL_TIM_ConfigClockSource+0x20a>
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2201      	movs	r2, #1
 800aa78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2202      	movs	r2, #2
 800aa80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	689b      	ldr	r3, [r3, #8]
 800aa8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800aa92:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800aa96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aa98:	68bb      	ldr	r3, [r7, #8]
 800aa9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800aa9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	68ba      	ldr	r2, [r7, #8]
 800aaa6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	4a6f      	ldr	r2, [pc, #444]	@ (800ac6c <HAL_TIM_ConfigClockSource+0x214>)
 800aaae:	4293      	cmp	r3, r2
 800aab0:	f000 80c1 	beq.w	800ac36 <HAL_TIM_ConfigClockSource+0x1de>
 800aab4:	4a6d      	ldr	r2, [pc, #436]	@ (800ac6c <HAL_TIM_ConfigClockSource+0x214>)
 800aab6:	4293      	cmp	r3, r2
 800aab8:	f200 80c6 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800aabc:	4a6c      	ldr	r2, [pc, #432]	@ (800ac70 <HAL_TIM_ConfigClockSource+0x218>)
 800aabe:	4293      	cmp	r3, r2
 800aac0:	f000 80b9 	beq.w	800ac36 <HAL_TIM_ConfigClockSource+0x1de>
 800aac4:	4a6a      	ldr	r2, [pc, #424]	@ (800ac70 <HAL_TIM_ConfigClockSource+0x218>)
 800aac6:	4293      	cmp	r3, r2
 800aac8:	f200 80be 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800aacc:	4a69      	ldr	r2, [pc, #420]	@ (800ac74 <HAL_TIM_ConfigClockSource+0x21c>)
 800aace:	4293      	cmp	r3, r2
 800aad0:	f000 80b1 	beq.w	800ac36 <HAL_TIM_ConfigClockSource+0x1de>
 800aad4:	4a67      	ldr	r2, [pc, #412]	@ (800ac74 <HAL_TIM_ConfigClockSource+0x21c>)
 800aad6:	4293      	cmp	r3, r2
 800aad8:	f200 80b6 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800aadc:	4a66      	ldr	r2, [pc, #408]	@ (800ac78 <HAL_TIM_ConfigClockSource+0x220>)
 800aade:	4293      	cmp	r3, r2
 800aae0:	f000 80a9 	beq.w	800ac36 <HAL_TIM_ConfigClockSource+0x1de>
 800aae4:	4a64      	ldr	r2, [pc, #400]	@ (800ac78 <HAL_TIM_ConfigClockSource+0x220>)
 800aae6:	4293      	cmp	r3, r2
 800aae8:	f200 80ae 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800aaec:	4a63      	ldr	r2, [pc, #396]	@ (800ac7c <HAL_TIM_ConfigClockSource+0x224>)
 800aaee:	4293      	cmp	r3, r2
 800aaf0:	f000 80a1 	beq.w	800ac36 <HAL_TIM_ConfigClockSource+0x1de>
 800aaf4:	4a61      	ldr	r2, [pc, #388]	@ (800ac7c <HAL_TIM_ConfigClockSource+0x224>)
 800aaf6:	4293      	cmp	r3, r2
 800aaf8:	f200 80a6 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800aafc:	4a60      	ldr	r2, [pc, #384]	@ (800ac80 <HAL_TIM_ConfigClockSource+0x228>)
 800aafe:	4293      	cmp	r3, r2
 800ab00:	f000 8099 	beq.w	800ac36 <HAL_TIM_ConfigClockSource+0x1de>
 800ab04:	4a5e      	ldr	r2, [pc, #376]	@ (800ac80 <HAL_TIM_ConfigClockSource+0x228>)
 800ab06:	4293      	cmp	r3, r2
 800ab08:	f200 809e 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab0c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ab10:	f000 8091 	beq.w	800ac36 <HAL_TIM_ConfigClockSource+0x1de>
 800ab14:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ab18:	f200 8096 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab1c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab20:	f000 8089 	beq.w	800ac36 <HAL_TIM_ConfigClockSource+0x1de>
 800ab24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab28:	f200 808e 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab30:	d03e      	beq.n	800abb0 <HAL_TIM_ConfigClockSource+0x158>
 800ab32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab36:	f200 8087 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab3e:	f000 8086 	beq.w	800ac4e <HAL_TIM_ConfigClockSource+0x1f6>
 800ab42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab46:	d87f      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab48:	2b70      	cmp	r3, #112	@ 0x70
 800ab4a:	d01a      	beq.n	800ab82 <HAL_TIM_ConfigClockSource+0x12a>
 800ab4c:	2b70      	cmp	r3, #112	@ 0x70
 800ab4e:	d87b      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab50:	2b60      	cmp	r3, #96	@ 0x60
 800ab52:	d050      	beq.n	800abf6 <HAL_TIM_ConfigClockSource+0x19e>
 800ab54:	2b60      	cmp	r3, #96	@ 0x60
 800ab56:	d877      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab58:	2b50      	cmp	r3, #80	@ 0x50
 800ab5a:	d03c      	beq.n	800abd6 <HAL_TIM_ConfigClockSource+0x17e>
 800ab5c:	2b50      	cmp	r3, #80	@ 0x50
 800ab5e:	d873      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab60:	2b40      	cmp	r3, #64	@ 0x40
 800ab62:	d058      	beq.n	800ac16 <HAL_TIM_ConfigClockSource+0x1be>
 800ab64:	2b40      	cmp	r3, #64	@ 0x40
 800ab66:	d86f      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab68:	2b30      	cmp	r3, #48	@ 0x30
 800ab6a:	d064      	beq.n	800ac36 <HAL_TIM_ConfigClockSource+0x1de>
 800ab6c:	2b30      	cmp	r3, #48	@ 0x30
 800ab6e:	d86b      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab70:	2b20      	cmp	r3, #32
 800ab72:	d060      	beq.n	800ac36 <HAL_TIM_ConfigClockSource+0x1de>
 800ab74:	2b20      	cmp	r3, #32
 800ab76:	d867      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d05c      	beq.n	800ac36 <HAL_TIM_ConfigClockSource+0x1de>
 800ab7c:	2b10      	cmp	r3, #16
 800ab7e:	d05a      	beq.n	800ac36 <HAL_TIM_ConfigClockSource+0x1de>
 800ab80:	e062      	b.n	800ac48 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ab92:	f000 fcf9 	bl	800b588 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	689b      	ldr	r3, [r3, #8]
 800ab9c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800aba4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	68ba      	ldr	r2, [r7, #8]
 800abac:	609a      	str	r2, [r3, #8]
      break;
 800abae:	e04f      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800abc0:	f000 fce2 	bl	800b588 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	689a      	ldr	r2, [r3, #8]
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800abd2:	609a      	str	r2, [r3, #8]
      break;
 800abd4:	e03c      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800abe2:	461a      	mov	r2, r3
 800abe4:	f000 fc54 	bl	800b490 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	2150      	movs	r1, #80	@ 0x50
 800abee:	4618      	mov	r0, r3
 800abf0:	f000 fcad 	bl	800b54e <TIM_ITRx_SetConfig>
      break;
 800abf4:	e02c      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ac02:	461a      	mov	r2, r3
 800ac04:	f000 fc73 	bl	800b4ee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	2160      	movs	r1, #96	@ 0x60
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f000 fc9d 	bl	800b54e <TIM_ITRx_SetConfig>
      break;
 800ac14:	e01c      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac22:	461a      	mov	r2, r3
 800ac24:	f000 fc34 	bl	800b490 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	2140      	movs	r1, #64	@ 0x40
 800ac2e:	4618      	mov	r0, r3
 800ac30:	f000 fc8d 	bl	800b54e <TIM_ITRx_SetConfig>
      break;
 800ac34:	e00c      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681a      	ldr	r2, [r3, #0]
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	4619      	mov	r1, r3
 800ac40:	4610      	mov	r0, r2
 800ac42:	f000 fc84 	bl	800b54e <TIM_ITRx_SetConfig>
      break;
 800ac46:	e003      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800ac48:	2301      	movs	r3, #1
 800ac4a:	73fb      	strb	r3, [r7, #15]
      break;
 800ac4c:	e000      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800ac4e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2201      	movs	r2, #1
 800ac54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ac60:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	3710      	adds	r7, #16
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}
 800ac6a:	bf00      	nop
 800ac6c:	00100070 	.word	0x00100070
 800ac70:	00100060 	.word	0x00100060
 800ac74:	00100050 	.word	0x00100050
 800ac78:	00100040 	.word	0x00100040
 800ac7c:	00100030 	.word	0x00100030
 800ac80:	00100020 	.word	0x00100020

0800ac84 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ac84:	b480      	push	{r7}
 800ac86:	b083      	sub	sp, #12
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ac8c:	bf00      	nop
 800ac8e:	370c      	adds	r7, #12
 800ac90:	46bd      	mov	sp, r7
 800ac92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac96:	4770      	bx	lr

0800ac98 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ac98:	b480      	push	{r7}
 800ac9a:	b083      	sub	sp, #12
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aca0:	bf00      	nop
 800aca2:	370c      	adds	r7, #12
 800aca4:	46bd      	mov	sp, r7
 800aca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acaa:	4770      	bx	lr

0800acac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800acac:	b480      	push	{r7}
 800acae:	b083      	sub	sp, #12
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800acb4:	bf00      	nop
 800acb6:	370c      	adds	r7, #12
 800acb8:	46bd      	mov	sp, r7
 800acba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbe:	4770      	bx	lr

0800acc0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800acc0:	b480      	push	{r7}
 800acc2:	b083      	sub	sp, #12
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800acc8:	bf00      	nop
 800acca:	370c      	adds	r7, #12
 800accc:	46bd      	mov	sp, r7
 800acce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd2:	4770      	bx	lr

0800acd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800acd4:	b480      	push	{r7}
 800acd6:	b085      	sub	sp, #20
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
 800acdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	4a4c      	ldr	r2, [pc, #304]	@ (800ae18 <TIM_Base_SetConfig+0x144>)
 800ace8:	4293      	cmp	r3, r2
 800acea:	d017      	beq.n	800ad1c <TIM_Base_SetConfig+0x48>
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acf2:	d013      	beq.n	800ad1c <TIM_Base_SetConfig+0x48>
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	4a49      	ldr	r2, [pc, #292]	@ (800ae1c <TIM_Base_SetConfig+0x148>)
 800acf8:	4293      	cmp	r3, r2
 800acfa:	d00f      	beq.n	800ad1c <TIM_Base_SetConfig+0x48>
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	4a48      	ldr	r2, [pc, #288]	@ (800ae20 <TIM_Base_SetConfig+0x14c>)
 800ad00:	4293      	cmp	r3, r2
 800ad02:	d00b      	beq.n	800ad1c <TIM_Base_SetConfig+0x48>
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	4a47      	ldr	r2, [pc, #284]	@ (800ae24 <TIM_Base_SetConfig+0x150>)
 800ad08:	4293      	cmp	r3, r2
 800ad0a:	d007      	beq.n	800ad1c <TIM_Base_SetConfig+0x48>
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	4a46      	ldr	r2, [pc, #280]	@ (800ae28 <TIM_Base_SetConfig+0x154>)
 800ad10:	4293      	cmp	r3, r2
 800ad12:	d003      	beq.n	800ad1c <TIM_Base_SetConfig+0x48>
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	4a45      	ldr	r2, [pc, #276]	@ (800ae2c <TIM_Base_SetConfig+0x158>)
 800ad18:	4293      	cmp	r3, r2
 800ad1a:	d108      	bne.n	800ad2e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	685b      	ldr	r3, [r3, #4]
 800ad28:	68fa      	ldr	r2, [r7, #12]
 800ad2a:	4313      	orrs	r3, r2
 800ad2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	4a39      	ldr	r2, [pc, #228]	@ (800ae18 <TIM_Base_SetConfig+0x144>)
 800ad32:	4293      	cmp	r3, r2
 800ad34:	d023      	beq.n	800ad7e <TIM_Base_SetConfig+0xaa>
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad3c:	d01f      	beq.n	800ad7e <TIM_Base_SetConfig+0xaa>
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	4a36      	ldr	r2, [pc, #216]	@ (800ae1c <TIM_Base_SetConfig+0x148>)
 800ad42:	4293      	cmp	r3, r2
 800ad44:	d01b      	beq.n	800ad7e <TIM_Base_SetConfig+0xaa>
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	4a35      	ldr	r2, [pc, #212]	@ (800ae20 <TIM_Base_SetConfig+0x14c>)
 800ad4a:	4293      	cmp	r3, r2
 800ad4c:	d017      	beq.n	800ad7e <TIM_Base_SetConfig+0xaa>
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	4a34      	ldr	r2, [pc, #208]	@ (800ae24 <TIM_Base_SetConfig+0x150>)
 800ad52:	4293      	cmp	r3, r2
 800ad54:	d013      	beq.n	800ad7e <TIM_Base_SetConfig+0xaa>
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	4a33      	ldr	r2, [pc, #204]	@ (800ae28 <TIM_Base_SetConfig+0x154>)
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	d00f      	beq.n	800ad7e <TIM_Base_SetConfig+0xaa>
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	4a33      	ldr	r2, [pc, #204]	@ (800ae30 <TIM_Base_SetConfig+0x15c>)
 800ad62:	4293      	cmp	r3, r2
 800ad64:	d00b      	beq.n	800ad7e <TIM_Base_SetConfig+0xaa>
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	4a32      	ldr	r2, [pc, #200]	@ (800ae34 <TIM_Base_SetConfig+0x160>)
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d007      	beq.n	800ad7e <TIM_Base_SetConfig+0xaa>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	4a31      	ldr	r2, [pc, #196]	@ (800ae38 <TIM_Base_SetConfig+0x164>)
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d003      	beq.n	800ad7e <TIM_Base_SetConfig+0xaa>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	4a2c      	ldr	r2, [pc, #176]	@ (800ae2c <TIM_Base_SetConfig+0x158>)
 800ad7a:	4293      	cmp	r3, r2
 800ad7c:	d108      	bne.n	800ad90 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	68db      	ldr	r3, [r3, #12]
 800ad8a:	68fa      	ldr	r2, [r7, #12]
 800ad8c:	4313      	orrs	r3, r2
 800ad8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ad96:	683b      	ldr	r3, [r7, #0]
 800ad98:	695b      	ldr	r3, [r3, #20]
 800ad9a:	4313      	orrs	r3, r2
 800ad9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	68fa      	ldr	r2, [r7, #12]
 800ada2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	689a      	ldr	r2, [r3, #8]
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	681a      	ldr	r2, [r3, #0]
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	4a18      	ldr	r2, [pc, #96]	@ (800ae18 <TIM_Base_SetConfig+0x144>)
 800adb8:	4293      	cmp	r3, r2
 800adba:	d013      	beq.n	800ade4 <TIM_Base_SetConfig+0x110>
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	4a1a      	ldr	r2, [pc, #104]	@ (800ae28 <TIM_Base_SetConfig+0x154>)
 800adc0:	4293      	cmp	r3, r2
 800adc2:	d00f      	beq.n	800ade4 <TIM_Base_SetConfig+0x110>
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	4a1a      	ldr	r2, [pc, #104]	@ (800ae30 <TIM_Base_SetConfig+0x15c>)
 800adc8:	4293      	cmp	r3, r2
 800adca:	d00b      	beq.n	800ade4 <TIM_Base_SetConfig+0x110>
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	4a19      	ldr	r2, [pc, #100]	@ (800ae34 <TIM_Base_SetConfig+0x160>)
 800add0:	4293      	cmp	r3, r2
 800add2:	d007      	beq.n	800ade4 <TIM_Base_SetConfig+0x110>
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	4a18      	ldr	r2, [pc, #96]	@ (800ae38 <TIM_Base_SetConfig+0x164>)
 800add8:	4293      	cmp	r3, r2
 800adda:	d003      	beq.n	800ade4 <TIM_Base_SetConfig+0x110>
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	4a13      	ldr	r2, [pc, #76]	@ (800ae2c <TIM_Base_SetConfig+0x158>)
 800ade0:	4293      	cmp	r3, r2
 800ade2:	d103      	bne.n	800adec <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	691a      	ldr	r2, [r3, #16]
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2201      	movs	r2, #1
 800adf0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	691b      	ldr	r3, [r3, #16]
 800adf6:	f003 0301 	and.w	r3, r3, #1
 800adfa:	2b01      	cmp	r3, #1
 800adfc:	d105      	bne.n	800ae0a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	691b      	ldr	r3, [r3, #16]
 800ae02:	f023 0201 	bic.w	r2, r3, #1
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	611a      	str	r2, [r3, #16]
  }
}
 800ae0a:	bf00      	nop
 800ae0c:	3714      	adds	r7, #20
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae14:	4770      	bx	lr
 800ae16:	bf00      	nop
 800ae18:	40012c00 	.word	0x40012c00
 800ae1c:	40000400 	.word	0x40000400
 800ae20:	40000800 	.word	0x40000800
 800ae24:	40000c00 	.word	0x40000c00
 800ae28:	40013400 	.word	0x40013400
 800ae2c:	40015000 	.word	0x40015000
 800ae30:	40014000 	.word	0x40014000
 800ae34:	40014400 	.word	0x40014400
 800ae38:	40014800 	.word	0x40014800

0800ae3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ae3c:	b480      	push	{r7}
 800ae3e:	b087      	sub	sp, #28
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
 800ae44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	6a1b      	ldr	r3, [r3, #32]
 800ae4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6a1b      	ldr	r3, [r3, #32]
 800ae50:	f023 0201 	bic.w	r2, r3, #1
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	685b      	ldr	r3, [r3, #4]
 800ae5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	699b      	ldr	r3, [r3, #24]
 800ae62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ae6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	f023 0303 	bic.w	r3, r3, #3
 800ae76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae78:	683b      	ldr	r3, [r7, #0]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	68fa      	ldr	r2, [r7, #12]
 800ae7e:	4313      	orrs	r3, r2
 800ae80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	f023 0302 	bic.w	r3, r3, #2
 800ae88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ae8a:	683b      	ldr	r3, [r7, #0]
 800ae8c:	689b      	ldr	r3, [r3, #8]
 800ae8e:	697a      	ldr	r2, [r7, #20]
 800ae90:	4313      	orrs	r3, r2
 800ae92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	4a30      	ldr	r2, [pc, #192]	@ (800af58 <TIM_OC1_SetConfig+0x11c>)
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d013      	beq.n	800aec4 <TIM_OC1_SetConfig+0x88>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	4a2f      	ldr	r2, [pc, #188]	@ (800af5c <TIM_OC1_SetConfig+0x120>)
 800aea0:	4293      	cmp	r3, r2
 800aea2:	d00f      	beq.n	800aec4 <TIM_OC1_SetConfig+0x88>
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	4a2e      	ldr	r2, [pc, #184]	@ (800af60 <TIM_OC1_SetConfig+0x124>)
 800aea8:	4293      	cmp	r3, r2
 800aeaa:	d00b      	beq.n	800aec4 <TIM_OC1_SetConfig+0x88>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	4a2d      	ldr	r2, [pc, #180]	@ (800af64 <TIM_OC1_SetConfig+0x128>)
 800aeb0:	4293      	cmp	r3, r2
 800aeb2:	d007      	beq.n	800aec4 <TIM_OC1_SetConfig+0x88>
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	4a2c      	ldr	r2, [pc, #176]	@ (800af68 <TIM_OC1_SetConfig+0x12c>)
 800aeb8:	4293      	cmp	r3, r2
 800aeba:	d003      	beq.n	800aec4 <TIM_OC1_SetConfig+0x88>
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	4a2b      	ldr	r2, [pc, #172]	@ (800af6c <TIM_OC1_SetConfig+0x130>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d10c      	bne.n	800aede <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800aec4:	697b      	ldr	r3, [r7, #20]
 800aec6:	f023 0308 	bic.w	r3, r3, #8
 800aeca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	68db      	ldr	r3, [r3, #12]
 800aed0:	697a      	ldr	r2, [r7, #20]
 800aed2:	4313      	orrs	r3, r2
 800aed4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aed6:	697b      	ldr	r3, [r7, #20]
 800aed8:	f023 0304 	bic.w	r3, r3, #4
 800aedc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	4a1d      	ldr	r2, [pc, #116]	@ (800af58 <TIM_OC1_SetConfig+0x11c>)
 800aee2:	4293      	cmp	r3, r2
 800aee4:	d013      	beq.n	800af0e <TIM_OC1_SetConfig+0xd2>
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	4a1c      	ldr	r2, [pc, #112]	@ (800af5c <TIM_OC1_SetConfig+0x120>)
 800aeea:	4293      	cmp	r3, r2
 800aeec:	d00f      	beq.n	800af0e <TIM_OC1_SetConfig+0xd2>
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	4a1b      	ldr	r2, [pc, #108]	@ (800af60 <TIM_OC1_SetConfig+0x124>)
 800aef2:	4293      	cmp	r3, r2
 800aef4:	d00b      	beq.n	800af0e <TIM_OC1_SetConfig+0xd2>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	4a1a      	ldr	r2, [pc, #104]	@ (800af64 <TIM_OC1_SetConfig+0x128>)
 800aefa:	4293      	cmp	r3, r2
 800aefc:	d007      	beq.n	800af0e <TIM_OC1_SetConfig+0xd2>
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	4a19      	ldr	r2, [pc, #100]	@ (800af68 <TIM_OC1_SetConfig+0x12c>)
 800af02:	4293      	cmp	r3, r2
 800af04:	d003      	beq.n	800af0e <TIM_OC1_SetConfig+0xd2>
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	4a18      	ldr	r2, [pc, #96]	@ (800af6c <TIM_OC1_SetConfig+0x130>)
 800af0a:	4293      	cmp	r3, r2
 800af0c:	d111      	bne.n	800af32 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800af0e:	693b      	ldr	r3, [r7, #16]
 800af10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800af16:	693b      	ldr	r3, [r7, #16]
 800af18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800af1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	695b      	ldr	r3, [r3, #20]
 800af22:	693a      	ldr	r2, [r7, #16]
 800af24:	4313      	orrs	r3, r2
 800af26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	699b      	ldr	r3, [r3, #24]
 800af2c:	693a      	ldr	r2, [r7, #16]
 800af2e:	4313      	orrs	r3, r2
 800af30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	693a      	ldr	r2, [r7, #16]
 800af36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	68fa      	ldr	r2, [r7, #12]
 800af3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	685a      	ldr	r2, [r3, #4]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	697a      	ldr	r2, [r7, #20]
 800af4a:	621a      	str	r2, [r3, #32]
}
 800af4c:	bf00      	nop
 800af4e:	371c      	adds	r7, #28
 800af50:	46bd      	mov	sp, r7
 800af52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af56:	4770      	bx	lr
 800af58:	40012c00 	.word	0x40012c00
 800af5c:	40013400 	.word	0x40013400
 800af60:	40014000 	.word	0x40014000
 800af64:	40014400 	.word	0x40014400
 800af68:	40014800 	.word	0x40014800
 800af6c:	40015000 	.word	0x40015000

0800af70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800af70:	b480      	push	{r7}
 800af72:	b087      	sub	sp, #28
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
 800af78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	6a1b      	ldr	r3, [r3, #32]
 800af7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	6a1b      	ldr	r3, [r3, #32]
 800af84:	f023 0210 	bic.w	r2, r3, #16
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	685b      	ldr	r3, [r3, #4]
 800af90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	699b      	ldr	r3, [r3, #24]
 800af96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800af9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800afa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800afaa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	021b      	lsls	r3, r3, #8
 800afb2:	68fa      	ldr	r2, [r7, #12]
 800afb4:	4313      	orrs	r3, r2
 800afb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800afb8:	697b      	ldr	r3, [r7, #20]
 800afba:	f023 0320 	bic.w	r3, r3, #32
 800afbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	689b      	ldr	r3, [r3, #8]
 800afc4:	011b      	lsls	r3, r3, #4
 800afc6:	697a      	ldr	r2, [r7, #20]
 800afc8:	4313      	orrs	r3, r2
 800afca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	4a2c      	ldr	r2, [pc, #176]	@ (800b080 <TIM_OC2_SetConfig+0x110>)
 800afd0:	4293      	cmp	r3, r2
 800afd2:	d007      	beq.n	800afe4 <TIM_OC2_SetConfig+0x74>
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	4a2b      	ldr	r2, [pc, #172]	@ (800b084 <TIM_OC2_SetConfig+0x114>)
 800afd8:	4293      	cmp	r3, r2
 800afda:	d003      	beq.n	800afe4 <TIM_OC2_SetConfig+0x74>
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	4a2a      	ldr	r2, [pc, #168]	@ (800b088 <TIM_OC2_SetConfig+0x118>)
 800afe0:	4293      	cmp	r3, r2
 800afe2:	d10d      	bne.n	800b000 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800afe4:	697b      	ldr	r3, [r7, #20]
 800afe6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800afea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	68db      	ldr	r3, [r3, #12]
 800aff0:	011b      	lsls	r3, r3, #4
 800aff2:	697a      	ldr	r2, [r7, #20]
 800aff4:	4313      	orrs	r3, r2
 800aff6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800aff8:	697b      	ldr	r3, [r7, #20]
 800affa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800affe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	4a1f      	ldr	r2, [pc, #124]	@ (800b080 <TIM_OC2_SetConfig+0x110>)
 800b004:	4293      	cmp	r3, r2
 800b006:	d013      	beq.n	800b030 <TIM_OC2_SetConfig+0xc0>
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	4a1e      	ldr	r2, [pc, #120]	@ (800b084 <TIM_OC2_SetConfig+0x114>)
 800b00c:	4293      	cmp	r3, r2
 800b00e:	d00f      	beq.n	800b030 <TIM_OC2_SetConfig+0xc0>
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	4a1e      	ldr	r2, [pc, #120]	@ (800b08c <TIM_OC2_SetConfig+0x11c>)
 800b014:	4293      	cmp	r3, r2
 800b016:	d00b      	beq.n	800b030 <TIM_OC2_SetConfig+0xc0>
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	4a1d      	ldr	r2, [pc, #116]	@ (800b090 <TIM_OC2_SetConfig+0x120>)
 800b01c:	4293      	cmp	r3, r2
 800b01e:	d007      	beq.n	800b030 <TIM_OC2_SetConfig+0xc0>
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	4a1c      	ldr	r2, [pc, #112]	@ (800b094 <TIM_OC2_SetConfig+0x124>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d003      	beq.n	800b030 <TIM_OC2_SetConfig+0xc0>
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	4a17      	ldr	r2, [pc, #92]	@ (800b088 <TIM_OC2_SetConfig+0x118>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d113      	bne.n	800b058 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b036:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b038:	693b      	ldr	r3, [r7, #16]
 800b03a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b03e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	695b      	ldr	r3, [r3, #20]
 800b044:	009b      	lsls	r3, r3, #2
 800b046:	693a      	ldr	r2, [r7, #16]
 800b048:	4313      	orrs	r3, r2
 800b04a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	699b      	ldr	r3, [r3, #24]
 800b050:	009b      	lsls	r3, r3, #2
 800b052:	693a      	ldr	r2, [r7, #16]
 800b054:	4313      	orrs	r3, r2
 800b056:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	693a      	ldr	r2, [r7, #16]
 800b05c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	68fa      	ldr	r2, [r7, #12]
 800b062:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	685a      	ldr	r2, [r3, #4]
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	697a      	ldr	r2, [r7, #20]
 800b070:	621a      	str	r2, [r3, #32]
}
 800b072:	bf00      	nop
 800b074:	371c      	adds	r7, #28
 800b076:	46bd      	mov	sp, r7
 800b078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07c:	4770      	bx	lr
 800b07e:	bf00      	nop
 800b080:	40012c00 	.word	0x40012c00
 800b084:	40013400 	.word	0x40013400
 800b088:	40015000 	.word	0x40015000
 800b08c:	40014000 	.word	0x40014000
 800b090:	40014400 	.word	0x40014400
 800b094:	40014800 	.word	0x40014800

0800b098 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b098:	b480      	push	{r7}
 800b09a:	b087      	sub	sp, #28
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
 800b0a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6a1b      	ldr	r3, [r3, #32]
 800b0a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	6a1b      	ldr	r3, [r3, #32]
 800b0ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	685b      	ldr	r3, [r3, #4]
 800b0b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	69db      	ldr	r3, [r3, #28]
 800b0be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b0c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	f023 0303 	bic.w	r3, r3, #3
 800b0d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b0d4:	683b      	ldr	r3, [r7, #0]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	68fa      	ldr	r2, [r7, #12]
 800b0da:	4313      	orrs	r3, r2
 800b0dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b0de:	697b      	ldr	r3, [r7, #20]
 800b0e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b0e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	689b      	ldr	r3, [r3, #8]
 800b0ea:	021b      	lsls	r3, r3, #8
 800b0ec:	697a      	ldr	r2, [r7, #20]
 800b0ee:	4313      	orrs	r3, r2
 800b0f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	4a2b      	ldr	r2, [pc, #172]	@ (800b1a4 <TIM_OC3_SetConfig+0x10c>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	d007      	beq.n	800b10a <TIM_OC3_SetConfig+0x72>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	4a2a      	ldr	r2, [pc, #168]	@ (800b1a8 <TIM_OC3_SetConfig+0x110>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d003      	beq.n	800b10a <TIM_OC3_SetConfig+0x72>
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	4a29      	ldr	r2, [pc, #164]	@ (800b1ac <TIM_OC3_SetConfig+0x114>)
 800b106:	4293      	cmp	r3, r2
 800b108:	d10d      	bne.n	800b126 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b10a:	697b      	ldr	r3, [r7, #20]
 800b10c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b110:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	68db      	ldr	r3, [r3, #12]
 800b116:	021b      	lsls	r3, r3, #8
 800b118:	697a      	ldr	r2, [r7, #20]
 800b11a:	4313      	orrs	r3, r2
 800b11c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b124:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	4a1e      	ldr	r2, [pc, #120]	@ (800b1a4 <TIM_OC3_SetConfig+0x10c>)
 800b12a:	4293      	cmp	r3, r2
 800b12c:	d013      	beq.n	800b156 <TIM_OC3_SetConfig+0xbe>
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	4a1d      	ldr	r2, [pc, #116]	@ (800b1a8 <TIM_OC3_SetConfig+0x110>)
 800b132:	4293      	cmp	r3, r2
 800b134:	d00f      	beq.n	800b156 <TIM_OC3_SetConfig+0xbe>
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	4a1d      	ldr	r2, [pc, #116]	@ (800b1b0 <TIM_OC3_SetConfig+0x118>)
 800b13a:	4293      	cmp	r3, r2
 800b13c:	d00b      	beq.n	800b156 <TIM_OC3_SetConfig+0xbe>
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	4a1c      	ldr	r2, [pc, #112]	@ (800b1b4 <TIM_OC3_SetConfig+0x11c>)
 800b142:	4293      	cmp	r3, r2
 800b144:	d007      	beq.n	800b156 <TIM_OC3_SetConfig+0xbe>
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	4a1b      	ldr	r2, [pc, #108]	@ (800b1b8 <TIM_OC3_SetConfig+0x120>)
 800b14a:	4293      	cmp	r3, r2
 800b14c:	d003      	beq.n	800b156 <TIM_OC3_SetConfig+0xbe>
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	4a16      	ldr	r2, [pc, #88]	@ (800b1ac <TIM_OC3_SetConfig+0x114>)
 800b152:	4293      	cmp	r3, r2
 800b154:	d113      	bne.n	800b17e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b156:	693b      	ldr	r3, [r7, #16]
 800b158:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b15c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b15e:	693b      	ldr	r3, [r7, #16]
 800b160:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b164:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	695b      	ldr	r3, [r3, #20]
 800b16a:	011b      	lsls	r3, r3, #4
 800b16c:	693a      	ldr	r2, [r7, #16]
 800b16e:	4313      	orrs	r3, r2
 800b170:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b172:	683b      	ldr	r3, [r7, #0]
 800b174:	699b      	ldr	r3, [r3, #24]
 800b176:	011b      	lsls	r3, r3, #4
 800b178:	693a      	ldr	r2, [r7, #16]
 800b17a:	4313      	orrs	r3, r2
 800b17c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	693a      	ldr	r2, [r7, #16]
 800b182:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	68fa      	ldr	r2, [r7, #12]
 800b188:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	685a      	ldr	r2, [r3, #4]
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	697a      	ldr	r2, [r7, #20]
 800b196:	621a      	str	r2, [r3, #32]
}
 800b198:	bf00      	nop
 800b19a:	371c      	adds	r7, #28
 800b19c:	46bd      	mov	sp, r7
 800b19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a2:	4770      	bx	lr
 800b1a4:	40012c00 	.word	0x40012c00
 800b1a8:	40013400 	.word	0x40013400
 800b1ac:	40015000 	.word	0x40015000
 800b1b0:	40014000 	.word	0x40014000
 800b1b4:	40014400 	.word	0x40014400
 800b1b8:	40014800 	.word	0x40014800

0800b1bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b1bc:	b480      	push	{r7}
 800b1be:	b087      	sub	sp, #28
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
 800b1c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	6a1b      	ldr	r3, [r3, #32]
 800b1ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	6a1b      	ldr	r3, [r3, #32]
 800b1d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	685b      	ldr	r3, [r3, #4]
 800b1dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	69db      	ldr	r3, [r3, #28]
 800b1e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b1ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b1ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b1f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	021b      	lsls	r3, r3, #8
 800b1fe:	68fa      	ldr	r2, [r7, #12]
 800b200:	4313      	orrs	r3, r2
 800b202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b204:	697b      	ldr	r3, [r7, #20]
 800b206:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b20a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b20c:	683b      	ldr	r3, [r7, #0]
 800b20e:	689b      	ldr	r3, [r3, #8]
 800b210:	031b      	lsls	r3, r3, #12
 800b212:	697a      	ldr	r2, [r7, #20]
 800b214:	4313      	orrs	r3, r2
 800b216:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	4a2c      	ldr	r2, [pc, #176]	@ (800b2cc <TIM_OC4_SetConfig+0x110>)
 800b21c:	4293      	cmp	r3, r2
 800b21e:	d007      	beq.n	800b230 <TIM_OC4_SetConfig+0x74>
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	4a2b      	ldr	r2, [pc, #172]	@ (800b2d0 <TIM_OC4_SetConfig+0x114>)
 800b224:	4293      	cmp	r3, r2
 800b226:	d003      	beq.n	800b230 <TIM_OC4_SetConfig+0x74>
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	4a2a      	ldr	r2, [pc, #168]	@ (800b2d4 <TIM_OC4_SetConfig+0x118>)
 800b22c:	4293      	cmp	r3, r2
 800b22e:	d10d      	bne.n	800b24c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b230:	697b      	ldr	r3, [r7, #20]
 800b232:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b236:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	68db      	ldr	r3, [r3, #12]
 800b23c:	031b      	lsls	r3, r3, #12
 800b23e:	697a      	ldr	r2, [r7, #20]
 800b240:	4313      	orrs	r3, r2
 800b242:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b244:	697b      	ldr	r3, [r7, #20]
 800b246:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b24a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	4a1f      	ldr	r2, [pc, #124]	@ (800b2cc <TIM_OC4_SetConfig+0x110>)
 800b250:	4293      	cmp	r3, r2
 800b252:	d013      	beq.n	800b27c <TIM_OC4_SetConfig+0xc0>
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	4a1e      	ldr	r2, [pc, #120]	@ (800b2d0 <TIM_OC4_SetConfig+0x114>)
 800b258:	4293      	cmp	r3, r2
 800b25a:	d00f      	beq.n	800b27c <TIM_OC4_SetConfig+0xc0>
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	4a1e      	ldr	r2, [pc, #120]	@ (800b2d8 <TIM_OC4_SetConfig+0x11c>)
 800b260:	4293      	cmp	r3, r2
 800b262:	d00b      	beq.n	800b27c <TIM_OC4_SetConfig+0xc0>
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	4a1d      	ldr	r2, [pc, #116]	@ (800b2dc <TIM_OC4_SetConfig+0x120>)
 800b268:	4293      	cmp	r3, r2
 800b26a:	d007      	beq.n	800b27c <TIM_OC4_SetConfig+0xc0>
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	4a1c      	ldr	r2, [pc, #112]	@ (800b2e0 <TIM_OC4_SetConfig+0x124>)
 800b270:	4293      	cmp	r3, r2
 800b272:	d003      	beq.n	800b27c <TIM_OC4_SetConfig+0xc0>
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	4a17      	ldr	r2, [pc, #92]	@ (800b2d4 <TIM_OC4_SetConfig+0x118>)
 800b278:	4293      	cmp	r3, r2
 800b27a:	d113      	bne.n	800b2a4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b27c:	693b      	ldr	r3, [r7, #16]
 800b27e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b282:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b284:	693b      	ldr	r3, [r7, #16]
 800b286:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b28a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	695b      	ldr	r3, [r3, #20]
 800b290:	019b      	lsls	r3, r3, #6
 800b292:	693a      	ldr	r2, [r7, #16]
 800b294:	4313      	orrs	r3, r2
 800b296:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	699b      	ldr	r3, [r3, #24]
 800b29c:	019b      	lsls	r3, r3, #6
 800b29e:	693a      	ldr	r2, [r7, #16]
 800b2a0:	4313      	orrs	r3, r2
 800b2a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	693a      	ldr	r2, [r7, #16]
 800b2a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	68fa      	ldr	r2, [r7, #12]
 800b2ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	685a      	ldr	r2, [r3, #4]
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	697a      	ldr	r2, [r7, #20]
 800b2bc:	621a      	str	r2, [r3, #32]
}
 800b2be:	bf00      	nop
 800b2c0:	371c      	adds	r7, #28
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c8:	4770      	bx	lr
 800b2ca:	bf00      	nop
 800b2cc:	40012c00 	.word	0x40012c00
 800b2d0:	40013400 	.word	0x40013400
 800b2d4:	40015000 	.word	0x40015000
 800b2d8:	40014000 	.word	0x40014000
 800b2dc:	40014400 	.word	0x40014400
 800b2e0:	40014800 	.word	0x40014800

0800b2e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b2e4:	b480      	push	{r7}
 800b2e6:	b087      	sub	sp, #28
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
 800b2ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	6a1b      	ldr	r3, [r3, #32]
 800b2f2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	6a1b      	ldr	r3, [r3, #32]
 800b2f8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	685b      	ldr	r3, [r3, #4]
 800b304:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b30a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b312:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b316:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	68fa      	ldr	r2, [r7, #12]
 800b31e:	4313      	orrs	r3, r2
 800b320:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b322:	693b      	ldr	r3, [r7, #16]
 800b324:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b328:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	689b      	ldr	r3, [r3, #8]
 800b32e:	041b      	lsls	r3, r3, #16
 800b330:	693a      	ldr	r2, [r7, #16]
 800b332:	4313      	orrs	r3, r2
 800b334:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	4a19      	ldr	r2, [pc, #100]	@ (800b3a0 <TIM_OC5_SetConfig+0xbc>)
 800b33a:	4293      	cmp	r3, r2
 800b33c:	d013      	beq.n	800b366 <TIM_OC5_SetConfig+0x82>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	4a18      	ldr	r2, [pc, #96]	@ (800b3a4 <TIM_OC5_SetConfig+0xc0>)
 800b342:	4293      	cmp	r3, r2
 800b344:	d00f      	beq.n	800b366 <TIM_OC5_SetConfig+0x82>
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	4a17      	ldr	r2, [pc, #92]	@ (800b3a8 <TIM_OC5_SetConfig+0xc4>)
 800b34a:	4293      	cmp	r3, r2
 800b34c:	d00b      	beq.n	800b366 <TIM_OC5_SetConfig+0x82>
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	4a16      	ldr	r2, [pc, #88]	@ (800b3ac <TIM_OC5_SetConfig+0xc8>)
 800b352:	4293      	cmp	r3, r2
 800b354:	d007      	beq.n	800b366 <TIM_OC5_SetConfig+0x82>
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	4a15      	ldr	r2, [pc, #84]	@ (800b3b0 <TIM_OC5_SetConfig+0xcc>)
 800b35a:	4293      	cmp	r3, r2
 800b35c:	d003      	beq.n	800b366 <TIM_OC5_SetConfig+0x82>
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	4a14      	ldr	r2, [pc, #80]	@ (800b3b4 <TIM_OC5_SetConfig+0xd0>)
 800b362:	4293      	cmp	r3, r2
 800b364:	d109      	bne.n	800b37a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b366:	697b      	ldr	r3, [r7, #20]
 800b368:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b36c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	695b      	ldr	r3, [r3, #20]
 800b372:	021b      	lsls	r3, r3, #8
 800b374:	697a      	ldr	r2, [r7, #20]
 800b376:	4313      	orrs	r3, r2
 800b378:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	697a      	ldr	r2, [r7, #20]
 800b37e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	68fa      	ldr	r2, [r7, #12]
 800b384:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	685a      	ldr	r2, [r3, #4]
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	693a      	ldr	r2, [r7, #16]
 800b392:	621a      	str	r2, [r3, #32]
}
 800b394:	bf00      	nop
 800b396:	371c      	adds	r7, #28
 800b398:	46bd      	mov	sp, r7
 800b39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39e:	4770      	bx	lr
 800b3a0:	40012c00 	.word	0x40012c00
 800b3a4:	40013400 	.word	0x40013400
 800b3a8:	40014000 	.word	0x40014000
 800b3ac:	40014400 	.word	0x40014400
 800b3b0:	40014800 	.word	0x40014800
 800b3b4:	40015000 	.word	0x40015000

0800b3b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b3b8:	b480      	push	{r7}
 800b3ba:	b087      	sub	sp, #28
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
 800b3c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	6a1b      	ldr	r3, [r3, #32]
 800b3c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	6a1b      	ldr	r3, [r3, #32]
 800b3cc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	685b      	ldr	r3, [r3, #4]
 800b3d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b3e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b3ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	021b      	lsls	r3, r3, #8
 800b3f2:	68fa      	ldr	r2, [r7, #12]
 800b3f4:	4313      	orrs	r3, r2
 800b3f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b3f8:	693b      	ldr	r3, [r7, #16]
 800b3fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b3fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	689b      	ldr	r3, [r3, #8]
 800b404:	051b      	lsls	r3, r3, #20
 800b406:	693a      	ldr	r2, [r7, #16]
 800b408:	4313      	orrs	r3, r2
 800b40a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	4a1a      	ldr	r2, [pc, #104]	@ (800b478 <TIM_OC6_SetConfig+0xc0>)
 800b410:	4293      	cmp	r3, r2
 800b412:	d013      	beq.n	800b43c <TIM_OC6_SetConfig+0x84>
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	4a19      	ldr	r2, [pc, #100]	@ (800b47c <TIM_OC6_SetConfig+0xc4>)
 800b418:	4293      	cmp	r3, r2
 800b41a:	d00f      	beq.n	800b43c <TIM_OC6_SetConfig+0x84>
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	4a18      	ldr	r2, [pc, #96]	@ (800b480 <TIM_OC6_SetConfig+0xc8>)
 800b420:	4293      	cmp	r3, r2
 800b422:	d00b      	beq.n	800b43c <TIM_OC6_SetConfig+0x84>
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	4a17      	ldr	r2, [pc, #92]	@ (800b484 <TIM_OC6_SetConfig+0xcc>)
 800b428:	4293      	cmp	r3, r2
 800b42a:	d007      	beq.n	800b43c <TIM_OC6_SetConfig+0x84>
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	4a16      	ldr	r2, [pc, #88]	@ (800b488 <TIM_OC6_SetConfig+0xd0>)
 800b430:	4293      	cmp	r3, r2
 800b432:	d003      	beq.n	800b43c <TIM_OC6_SetConfig+0x84>
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	4a15      	ldr	r2, [pc, #84]	@ (800b48c <TIM_OC6_SetConfig+0xd4>)
 800b438:	4293      	cmp	r3, r2
 800b43a:	d109      	bne.n	800b450 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b43c:	697b      	ldr	r3, [r7, #20]
 800b43e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b442:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	695b      	ldr	r3, [r3, #20]
 800b448:	029b      	lsls	r3, r3, #10
 800b44a:	697a      	ldr	r2, [r7, #20]
 800b44c:	4313      	orrs	r3, r2
 800b44e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	697a      	ldr	r2, [r7, #20]
 800b454:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	68fa      	ldr	r2, [r7, #12]
 800b45a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	685a      	ldr	r2, [r3, #4]
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	693a      	ldr	r2, [r7, #16]
 800b468:	621a      	str	r2, [r3, #32]
}
 800b46a:	bf00      	nop
 800b46c:	371c      	adds	r7, #28
 800b46e:	46bd      	mov	sp, r7
 800b470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b474:	4770      	bx	lr
 800b476:	bf00      	nop
 800b478:	40012c00 	.word	0x40012c00
 800b47c:	40013400 	.word	0x40013400
 800b480:	40014000 	.word	0x40014000
 800b484:	40014400 	.word	0x40014400
 800b488:	40014800 	.word	0x40014800
 800b48c:	40015000 	.word	0x40015000

0800b490 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b490:	b480      	push	{r7}
 800b492:	b087      	sub	sp, #28
 800b494:	af00      	add	r7, sp, #0
 800b496:	60f8      	str	r0, [r7, #12]
 800b498:	60b9      	str	r1, [r7, #8]
 800b49a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	6a1b      	ldr	r3, [r3, #32]
 800b4a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	6a1b      	ldr	r3, [r3, #32]
 800b4a6:	f023 0201 	bic.w	r2, r3, #1
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	699b      	ldr	r3, [r3, #24]
 800b4b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b4b4:	693b      	ldr	r3, [r7, #16]
 800b4b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b4ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	011b      	lsls	r3, r3, #4
 800b4c0:	693a      	ldr	r2, [r7, #16]
 800b4c2:	4313      	orrs	r3, r2
 800b4c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b4c6:	697b      	ldr	r3, [r7, #20]
 800b4c8:	f023 030a 	bic.w	r3, r3, #10
 800b4cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b4ce:	697a      	ldr	r2, [r7, #20]
 800b4d0:	68bb      	ldr	r3, [r7, #8]
 800b4d2:	4313      	orrs	r3, r2
 800b4d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	693a      	ldr	r2, [r7, #16]
 800b4da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	697a      	ldr	r2, [r7, #20]
 800b4e0:	621a      	str	r2, [r3, #32]
}
 800b4e2:	bf00      	nop
 800b4e4:	371c      	adds	r7, #28
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ec:	4770      	bx	lr

0800b4ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b4ee:	b480      	push	{r7}
 800b4f0:	b087      	sub	sp, #28
 800b4f2:	af00      	add	r7, sp, #0
 800b4f4:	60f8      	str	r0, [r7, #12]
 800b4f6:	60b9      	str	r1, [r7, #8]
 800b4f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	6a1b      	ldr	r3, [r3, #32]
 800b4fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	6a1b      	ldr	r3, [r3, #32]
 800b504:	f023 0210 	bic.w	r2, r3, #16
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	699b      	ldr	r3, [r3, #24]
 800b510:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b512:	693b      	ldr	r3, [r7, #16]
 800b514:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b518:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	031b      	lsls	r3, r3, #12
 800b51e:	693a      	ldr	r2, [r7, #16]
 800b520:	4313      	orrs	r3, r2
 800b522:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b52a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b52c:	68bb      	ldr	r3, [r7, #8]
 800b52e:	011b      	lsls	r3, r3, #4
 800b530:	697a      	ldr	r2, [r7, #20]
 800b532:	4313      	orrs	r3, r2
 800b534:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	693a      	ldr	r2, [r7, #16]
 800b53a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	697a      	ldr	r2, [r7, #20]
 800b540:	621a      	str	r2, [r3, #32]
}
 800b542:	bf00      	nop
 800b544:	371c      	adds	r7, #28
 800b546:	46bd      	mov	sp, r7
 800b548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54c:	4770      	bx	lr

0800b54e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b54e:	b480      	push	{r7}
 800b550:	b085      	sub	sp, #20
 800b552:	af00      	add	r7, sp, #0
 800b554:	6078      	str	r0, [r7, #4]
 800b556:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	689b      	ldr	r3, [r3, #8]
 800b55c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b564:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b568:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b56a:	683a      	ldr	r2, [r7, #0]
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	4313      	orrs	r3, r2
 800b570:	f043 0307 	orr.w	r3, r3, #7
 800b574:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	68fa      	ldr	r2, [r7, #12]
 800b57a:	609a      	str	r2, [r3, #8]
}
 800b57c:	bf00      	nop
 800b57e:	3714      	adds	r7, #20
 800b580:	46bd      	mov	sp, r7
 800b582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b586:	4770      	bx	lr

0800b588 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b588:	b480      	push	{r7}
 800b58a:	b087      	sub	sp, #28
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	60f8      	str	r0, [r7, #12]
 800b590:	60b9      	str	r1, [r7, #8]
 800b592:	607a      	str	r2, [r7, #4]
 800b594:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	689b      	ldr	r3, [r3, #8]
 800b59a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b59c:	697b      	ldr	r3, [r7, #20]
 800b59e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b5a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	021a      	lsls	r2, r3, #8
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	431a      	orrs	r2, r3
 800b5ac:	68bb      	ldr	r3, [r7, #8]
 800b5ae:	4313      	orrs	r3, r2
 800b5b0:	697a      	ldr	r2, [r7, #20]
 800b5b2:	4313      	orrs	r3, r2
 800b5b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	697a      	ldr	r2, [r7, #20]
 800b5ba:	609a      	str	r2, [r3, #8]
}
 800b5bc:	bf00      	nop
 800b5be:	371c      	adds	r7, #28
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c6:	4770      	bx	lr

0800b5c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	b087      	sub	sp, #28
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	60f8      	str	r0, [r7, #12]
 800b5d0:	60b9      	str	r1, [r7, #8]
 800b5d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	f003 031f 	and.w	r3, r3, #31
 800b5da:	2201      	movs	r2, #1
 800b5dc:	fa02 f303 	lsl.w	r3, r2, r3
 800b5e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	6a1a      	ldr	r2, [r3, #32]
 800b5e6:	697b      	ldr	r3, [r7, #20]
 800b5e8:	43db      	mvns	r3, r3
 800b5ea:	401a      	ands	r2, r3
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	6a1a      	ldr	r2, [r3, #32]
 800b5f4:	68bb      	ldr	r3, [r7, #8]
 800b5f6:	f003 031f 	and.w	r3, r3, #31
 800b5fa:	6879      	ldr	r1, [r7, #4]
 800b5fc:	fa01 f303 	lsl.w	r3, r1, r3
 800b600:	431a      	orrs	r2, r3
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	621a      	str	r2, [r3, #32]
}
 800b606:	bf00      	nop
 800b608:	371c      	adds	r7, #28
 800b60a:	46bd      	mov	sp, r7
 800b60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b610:	4770      	bx	lr
	...

0800b614 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b614:	b480      	push	{r7}
 800b616:	b085      	sub	sp, #20
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
 800b61c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b624:	2b01      	cmp	r3, #1
 800b626:	d101      	bne.n	800b62c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b628:	2302      	movs	r3, #2
 800b62a:	e074      	b.n	800b716 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	2201      	movs	r2, #1
 800b630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2202      	movs	r2, #2
 800b638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	685b      	ldr	r3, [r3, #4]
 800b642:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	689b      	ldr	r3, [r3, #8]
 800b64a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	4a34      	ldr	r2, [pc, #208]	@ (800b724 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b652:	4293      	cmp	r3, r2
 800b654:	d009      	beq.n	800b66a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	4a33      	ldr	r2, [pc, #204]	@ (800b728 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b65c:	4293      	cmp	r3, r2
 800b65e:	d004      	beq.n	800b66a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	4a31      	ldr	r2, [pc, #196]	@ (800b72c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b666:	4293      	cmp	r3, r2
 800b668:	d108      	bne.n	800b67c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b670:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	685b      	ldr	r3, [r3, #4]
 800b676:	68fa      	ldr	r2, [r7, #12]
 800b678:	4313      	orrs	r3, r2
 800b67a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b682:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b686:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	68fa      	ldr	r2, [r7, #12]
 800b68e:	4313      	orrs	r3, r2
 800b690:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	68fa      	ldr	r2, [r7, #12]
 800b698:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	4a21      	ldr	r2, [pc, #132]	@ (800b724 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b6a0:	4293      	cmp	r3, r2
 800b6a2:	d022      	beq.n	800b6ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b6ac:	d01d      	beq.n	800b6ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	4a1f      	ldr	r2, [pc, #124]	@ (800b730 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b6b4:	4293      	cmp	r3, r2
 800b6b6:	d018      	beq.n	800b6ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	4a1d      	ldr	r2, [pc, #116]	@ (800b734 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b6be:	4293      	cmp	r3, r2
 800b6c0:	d013      	beq.n	800b6ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	4a1c      	ldr	r2, [pc, #112]	@ (800b738 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b6c8:	4293      	cmp	r3, r2
 800b6ca:	d00e      	beq.n	800b6ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	4a15      	ldr	r2, [pc, #84]	@ (800b728 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b6d2:	4293      	cmp	r3, r2
 800b6d4:	d009      	beq.n	800b6ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	4a18      	ldr	r2, [pc, #96]	@ (800b73c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b6dc:	4293      	cmp	r3, r2
 800b6de:	d004      	beq.n	800b6ea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	4a11      	ldr	r2, [pc, #68]	@ (800b72c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	d10c      	bne.n	800b704 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b6f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	689b      	ldr	r3, [r3, #8]
 800b6f6:	68ba      	ldr	r2, [r7, #8]
 800b6f8:	4313      	orrs	r3, r2
 800b6fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	68ba      	ldr	r2, [r7, #8]
 800b702:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	2201      	movs	r2, #1
 800b708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2200      	movs	r2, #0
 800b710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b714:	2300      	movs	r3, #0
}
 800b716:	4618      	mov	r0, r3
 800b718:	3714      	adds	r7, #20
 800b71a:	46bd      	mov	sp, r7
 800b71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b720:	4770      	bx	lr
 800b722:	bf00      	nop
 800b724:	40012c00 	.word	0x40012c00
 800b728:	40013400 	.word	0x40013400
 800b72c:	40015000 	.word	0x40015000
 800b730:	40000400 	.word	0x40000400
 800b734:	40000800 	.word	0x40000800
 800b738:	40000c00 	.word	0x40000c00
 800b73c:	40014000 	.word	0x40014000

0800b740 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b740:	b480      	push	{r7}
 800b742:	b085      	sub	sp, #20
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
 800b748:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b74a:	2300      	movs	r3, #0
 800b74c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b754:	2b01      	cmp	r3, #1
 800b756:	d101      	bne.n	800b75c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b758:	2302      	movs	r3, #2
 800b75a:	e078      	b.n	800b84e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	2201      	movs	r2, #1
 800b760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	68db      	ldr	r3, [r3, #12]
 800b76e:	4313      	orrs	r3, r2
 800b770:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	689b      	ldr	r3, [r3, #8]
 800b77c:	4313      	orrs	r3, r2
 800b77e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b786:	683b      	ldr	r3, [r7, #0]
 800b788:	685b      	ldr	r3, [r3, #4]
 800b78a:	4313      	orrs	r3, r2
 800b78c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	4313      	orrs	r3, r2
 800b79a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b7a2:	683b      	ldr	r3, [r7, #0]
 800b7a4:	691b      	ldr	r3, [r3, #16]
 800b7a6:	4313      	orrs	r3, r2
 800b7a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	695b      	ldr	r3, [r3, #20]
 800b7b4:	4313      	orrs	r3, r2
 800b7b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7c2:	4313      	orrs	r3, r2
 800b7c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b7cc:	683b      	ldr	r3, [r7, #0]
 800b7ce:	699b      	ldr	r3, [r3, #24]
 800b7d0:	041b      	lsls	r3, r3, #16
 800b7d2:	4313      	orrs	r3, r2
 800b7d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b7dc:	683b      	ldr	r3, [r7, #0]
 800b7de:	69db      	ldr	r3, [r3, #28]
 800b7e0:	4313      	orrs	r3, r2
 800b7e2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	4a1c      	ldr	r2, [pc, #112]	@ (800b85c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b7ea:	4293      	cmp	r3, r2
 800b7ec:	d009      	beq.n	800b802 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	4a1b      	ldr	r2, [pc, #108]	@ (800b860 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800b7f4:	4293      	cmp	r3, r2
 800b7f6:	d004      	beq.n	800b802 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	4a19      	ldr	r2, [pc, #100]	@ (800b864 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b7fe:	4293      	cmp	r3, r2
 800b800:	d11c      	bne.n	800b83c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b80c:	051b      	lsls	r3, r3, #20
 800b80e:	4313      	orrs	r3, r2
 800b810:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	6a1b      	ldr	r3, [r3, #32]
 800b81c:	4313      	orrs	r3, r2
 800b81e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b826:	683b      	ldr	r3, [r7, #0]
 800b828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b82a:	4313      	orrs	r3, r2
 800b82c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b838:	4313      	orrs	r3, r2
 800b83a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	68fa      	ldr	r2, [r7, #12]
 800b842:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2200      	movs	r2, #0
 800b848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b84c:	2300      	movs	r3, #0
}
 800b84e:	4618      	mov	r0, r3
 800b850:	3714      	adds	r7, #20
 800b852:	46bd      	mov	sp, r7
 800b854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b858:	4770      	bx	lr
 800b85a:	bf00      	nop
 800b85c:	40012c00 	.word	0x40012c00
 800b860:	40013400 	.word	0x40013400
 800b864:	40015000 	.word	0x40015000

0800b868 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b868:	b480      	push	{r7}
 800b86a:	b083      	sub	sp, #12
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b870:	bf00      	nop
 800b872:	370c      	adds	r7, #12
 800b874:	46bd      	mov	sp, r7
 800b876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87a:	4770      	bx	lr

0800b87c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b87c:	b480      	push	{r7}
 800b87e:	b083      	sub	sp, #12
 800b880:	af00      	add	r7, sp, #0
 800b882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b884:	bf00      	nop
 800b886:	370c      	adds	r7, #12
 800b888:	46bd      	mov	sp, r7
 800b88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88e:	4770      	bx	lr

0800b890 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b890:	b480      	push	{r7}
 800b892:	b083      	sub	sp, #12
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b898:	bf00      	nop
 800b89a:	370c      	adds	r7, #12
 800b89c:	46bd      	mov	sp, r7
 800b89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a2:	4770      	bx	lr

0800b8a4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b8a4:	b480      	push	{r7}
 800b8a6:	b083      	sub	sp, #12
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b8ac:	bf00      	nop
 800b8ae:	370c      	adds	r7, #12
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b6:	4770      	bx	lr

0800b8b8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b8b8:	b480      	push	{r7}
 800b8ba:	b083      	sub	sp, #12
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b8c0:	bf00      	nop
 800b8c2:	370c      	adds	r7, #12
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr

0800b8cc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b083      	sub	sp, #12
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b8d4:	bf00      	nop
 800b8d6:	370c      	adds	r7, #12
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8de:	4770      	bx	lr

0800b8e0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b8e0:	b480      	push	{r7}
 800b8e2:	b083      	sub	sp, #12
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b8e8:	bf00      	nop
 800b8ea:	370c      	adds	r7, #12
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f2:	4770      	bx	lr

0800b8f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b082      	sub	sp, #8
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d101      	bne.n	800b906 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b902:	2301      	movs	r3, #1
 800b904:	e042      	b.n	800b98c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d106      	bne.n	800b91e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2200      	movs	r2, #0
 800b914:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b918:	6878      	ldr	r0, [r7, #4]
 800b91a:	f7f8 fd0b 	bl	8004334 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	2224      	movs	r2, #36	@ 0x24
 800b922:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	681a      	ldr	r2, [r3, #0]
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	f022 0201 	bic.w	r2, r2, #1
 800b934:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d002      	beq.n	800b944 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b93e:	6878      	ldr	r0, [r7, #4]
 800b940:	f000 fb24 	bl	800bf8c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b944:	6878      	ldr	r0, [r7, #4]
 800b946:	f000 f825 	bl	800b994 <UART_SetConfig>
 800b94a:	4603      	mov	r3, r0
 800b94c:	2b01      	cmp	r3, #1
 800b94e:	d101      	bne.n	800b954 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b950:	2301      	movs	r3, #1
 800b952:	e01b      	b.n	800b98c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	685a      	ldr	r2, [r3, #4]
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b962:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	689a      	ldr	r2, [r3, #8]
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b972:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	681a      	ldr	r2, [r3, #0]
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f042 0201 	orr.w	r2, r2, #1
 800b982:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b984:	6878      	ldr	r0, [r7, #4]
 800b986:	f000 fba3 	bl	800c0d0 <UART_CheckIdleState>
 800b98a:	4603      	mov	r3, r0
}
 800b98c:	4618      	mov	r0, r3
 800b98e:	3708      	adds	r7, #8
 800b990:	46bd      	mov	sp, r7
 800b992:	bd80      	pop	{r7, pc}

0800b994 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b994:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b998:	b08c      	sub	sp, #48	@ 0x30
 800b99a:	af00      	add	r7, sp, #0
 800b99c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b99e:	2300      	movs	r3, #0
 800b9a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b9a4:	697b      	ldr	r3, [r7, #20]
 800b9a6:	689a      	ldr	r2, [r3, #8]
 800b9a8:	697b      	ldr	r3, [r7, #20]
 800b9aa:	691b      	ldr	r3, [r3, #16]
 800b9ac:	431a      	orrs	r2, r3
 800b9ae:	697b      	ldr	r3, [r7, #20]
 800b9b0:	695b      	ldr	r3, [r3, #20]
 800b9b2:	431a      	orrs	r2, r3
 800b9b4:	697b      	ldr	r3, [r7, #20]
 800b9b6:	69db      	ldr	r3, [r3, #28]
 800b9b8:	4313      	orrs	r3, r2
 800b9ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b9bc:	697b      	ldr	r3, [r7, #20]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	681a      	ldr	r2, [r3, #0]
 800b9c2:	4baa      	ldr	r3, [pc, #680]	@ (800bc6c <UART_SetConfig+0x2d8>)
 800b9c4:	4013      	ands	r3, r2
 800b9c6:	697a      	ldr	r2, [r7, #20]
 800b9c8:	6812      	ldr	r2, [r2, #0]
 800b9ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b9cc:	430b      	orrs	r3, r1
 800b9ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b9d0:	697b      	ldr	r3, [r7, #20]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	685b      	ldr	r3, [r3, #4]
 800b9d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b9da:	697b      	ldr	r3, [r7, #20]
 800b9dc:	68da      	ldr	r2, [r3, #12]
 800b9de:	697b      	ldr	r3, [r7, #20]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	430a      	orrs	r2, r1
 800b9e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b9e6:	697b      	ldr	r3, [r7, #20]
 800b9e8:	699b      	ldr	r3, [r3, #24]
 800b9ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b9ec:	697b      	ldr	r3, [r7, #20]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	4a9f      	ldr	r2, [pc, #636]	@ (800bc70 <UART_SetConfig+0x2dc>)
 800b9f2:	4293      	cmp	r3, r2
 800b9f4:	d004      	beq.n	800ba00 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b9f6:	697b      	ldr	r3, [r7, #20]
 800b9f8:	6a1b      	ldr	r3, [r3, #32]
 800b9fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b9fc:	4313      	orrs	r3, r2
 800b9fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ba00:	697b      	ldr	r3, [r7, #20]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	689b      	ldr	r3, [r3, #8]
 800ba06:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ba0a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ba0e:	697a      	ldr	r2, [r7, #20]
 800ba10:	6812      	ldr	r2, [r2, #0]
 800ba12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ba14:	430b      	orrs	r3, r1
 800ba16:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ba18:	697b      	ldr	r3, [r7, #20]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba1e:	f023 010f 	bic.w	r1, r3, #15
 800ba22:	697b      	ldr	r3, [r7, #20]
 800ba24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	430a      	orrs	r2, r1
 800ba2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ba2e:	697b      	ldr	r3, [r7, #20]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	4a90      	ldr	r2, [pc, #576]	@ (800bc74 <UART_SetConfig+0x2e0>)
 800ba34:	4293      	cmp	r3, r2
 800ba36:	d125      	bne.n	800ba84 <UART_SetConfig+0xf0>
 800ba38:	4b8f      	ldr	r3, [pc, #572]	@ (800bc78 <UART_SetConfig+0x2e4>)
 800ba3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba3e:	f003 0303 	and.w	r3, r3, #3
 800ba42:	2b03      	cmp	r3, #3
 800ba44:	d81a      	bhi.n	800ba7c <UART_SetConfig+0xe8>
 800ba46:	a201      	add	r2, pc, #4	@ (adr r2, 800ba4c <UART_SetConfig+0xb8>)
 800ba48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba4c:	0800ba5d 	.word	0x0800ba5d
 800ba50:	0800ba6d 	.word	0x0800ba6d
 800ba54:	0800ba65 	.word	0x0800ba65
 800ba58:	0800ba75 	.word	0x0800ba75
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ba62:	e116      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800ba64:	2302      	movs	r3, #2
 800ba66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ba6a:	e112      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800ba6c:	2304      	movs	r3, #4
 800ba6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ba72:	e10e      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800ba74:	2308      	movs	r3, #8
 800ba76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ba7a:	e10a      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800ba7c:	2310      	movs	r3, #16
 800ba7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ba82:	e106      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800ba84:	697b      	ldr	r3, [r7, #20]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	4a7c      	ldr	r2, [pc, #496]	@ (800bc7c <UART_SetConfig+0x2e8>)
 800ba8a:	4293      	cmp	r3, r2
 800ba8c:	d138      	bne.n	800bb00 <UART_SetConfig+0x16c>
 800ba8e:	4b7a      	ldr	r3, [pc, #488]	@ (800bc78 <UART_SetConfig+0x2e4>)
 800ba90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba94:	f003 030c 	and.w	r3, r3, #12
 800ba98:	2b0c      	cmp	r3, #12
 800ba9a:	d82d      	bhi.n	800baf8 <UART_SetConfig+0x164>
 800ba9c:	a201      	add	r2, pc, #4	@ (adr r2, 800baa4 <UART_SetConfig+0x110>)
 800ba9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baa2:	bf00      	nop
 800baa4:	0800bad9 	.word	0x0800bad9
 800baa8:	0800baf9 	.word	0x0800baf9
 800baac:	0800baf9 	.word	0x0800baf9
 800bab0:	0800baf9 	.word	0x0800baf9
 800bab4:	0800bae9 	.word	0x0800bae9
 800bab8:	0800baf9 	.word	0x0800baf9
 800babc:	0800baf9 	.word	0x0800baf9
 800bac0:	0800baf9 	.word	0x0800baf9
 800bac4:	0800bae1 	.word	0x0800bae1
 800bac8:	0800baf9 	.word	0x0800baf9
 800bacc:	0800baf9 	.word	0x0800baf9
 800bad0:	0800baf9 	.word	0x0800baf9
 800bad4:	0800baf1 	.word	0x0800baf1
 800bad8:	2300      	movs	r3, #0
 800bada:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bade:	e0d8      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bae0:	2302      	movs	r3, #2
 800bae2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bae6:	e0d4      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bae8:	2304      	movs	r3, #4
 800baea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800baee:	e0d0      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800baf0:	2308      	movs	r3, #8
 800baf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800baf6:	e0cc      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800baf8:	2310      	movs	r3, #16
 800bafa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bafe:	e0c8      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bb00:	697b      	ldr	r3, [r7, #20]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	4a5e      	ldr	r2, [pc, #376]	@ (800bc80 <UART_SetConfig+0x2ec>)
 800bb06:	4293      	cmp	r3, r2
 800bb08:	d125      	bne.n	800bb56 <UART_SetConfig+0x1c2>
 800bb0a:	4b5b      	ldr	r3, [pc, #364]	@ (800bc78 <UART_SetConfig+0x2e4>)
 800bb0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb10:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800bb14:	2b30      	cmp	r3, #48	@ 0x30
 800bb16:	d016      	beq.n	800bb46 <UART_SetConfig+0x1b2>
 800bb18:	2b30      	cmp	r3, #48	@ 0x30
 800bb1a:	d818      	bhi.n	800bb4e <UART_SetConfig+0x1ba>
 800bb1c:	2b20      	cmp	r3, #32
 800bb1e:	d00a      	beq.n	800bb36 <UART_SetConfig+0x1a2>
 800bb20:	2b20      	cmp	r3, #32
 800bb22:	d814      	bhi.n	800bb4e <UART_SetConfig+0x1ba>
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d002      	beq.n	800bb2e <UART_SetConfig+0x19a>
 800bb28:	2b10      	cmp	r3, #16
 800bb2a:	d008      	beq.n	800bb3e <UART_SetConfig+0x1aa>
 800bb2c:	e00f      	b.n	800bb4e <UART_SetConfig+0x1ba>
 800bb2e:	2300      	movs	r3, #0
 800bb30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb34:	e0ad      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bb36:	2302      	movs	r3, #2
 800bb38:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb3c:	e0a9      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bb3e:	2304      	movs	r3, #4
 800bb40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb44:	e0a5      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bb46:	2308      	movs	r3, #8
 800bb48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb4c:	e0a1      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bb4e:	2310      	movs	r3, #16
 800bb50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb54:	e09d      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bb56:	697b      	ldr	r3, [r7, #20]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	4a4a      	ldr	r2, [pc, #296]	@ (800bc84 <UART_SetConfig+0x2f0>)
 800bb5c:	4293      	cmp	r3, r2
 800bb5e:	d125      	bne.n	800bbac <UART_SetConfig+0x218>
 800bb60:	4b45      	ldr	r3, [pc, #276]	@ (800bc78 <UART_SetConfig+0x2e4>)
 800bb62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb66:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800bb6a:	2bc0      	cmp	r3, #192	@ 0xc0
 800bb6c:	d016      	beq.n	800bb9c <UART_SetConfig+0x208>
 800bb6e:	2bc0      	cmp	r3, #192	@ 0xc0
 800bb70:	d818      	bhi.n	800bba4 <UART_SetConfig+0x210>
 800bb72:	2b80      	cmp	r3, #128	@ 0x80
 800bb74:	d00a      	beq.n	800bb8c <UART_SetConfig+0x1f8>
 800bb76:	2b80      	cmp	r3, #128	@ 0x80
 800bb78:	d814      	bhi.n	800bba4 <UART_SetConfig+0x210>
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d002      	beq.n	800bb84 <UART_SetConfig+0x1f0>
 800bb7e:	2b40      	cmp	r3, #64	@ 0x40
 800bb80:	d008      	beq.n	800bb94 <UART_SetConfig+0x200>
 800bb82:	e00f      	b.n	800bba4 <UART_SetConfig+0x210>
 800bb84:	2300      	movs	r3, #0
 800bb86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb8a:	e082      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bb8c:	2302      	movs	r3, #2
 800bb8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb92:	e07e      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bb94:	2304      	movs	r3, #4
 800bb96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb9a:	e07a      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bb9c:	2308      	movs	r3, #8
 800bb9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bba2:	e076      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bba4:	2310      	movs	r3, #16
 800bba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbaa:	e072      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bbac:	697b      	ldr	r3, [r7, #20]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	4a35      	ldr	r2, [pc, #212]	@ (800bc88 <UART_SetConfig+0x2f4>)
 800bbb2:	4293      	cmp	r3, r2
 800bbb4:	d12a      	bne.n	800bc0c <UART_SetConfig+0x278>
 800bbb6:	4b30      	ldr	r3, [pc, #192]	@ (800bc78 <UART_SetConfig+0x2e4>)
 800bbb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bbc0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bbc4:	d01a      	beq.n	800bbfc <UART_SetConfig+0x268>
 800bbc6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bbca:	d81b      	bhi.n	800bc04 <UART_SetConfig+0x270>
 800bbcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bbd0:	d00c      	beq.n	800bbec <UART_SetConfig+0x258>
 800bbd2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bbd6:	d815      	bhi.n	800bc04 <UART_SetConfig+0x270>
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d003      	beq.n	800bbe4 <UART_SetConfig+0x250>
 800bbdc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bbe0:	d008      	beq.n	800bbf4 <UART_SetConfig+0x260>
 800bbe2:	e00f      	b.n	800bc04 <UART_SetConfig+0x270>
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbea:	e052      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bbec:	2302      	movs	r3, #2
 800bbee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbf2:	e04e      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bbf4:	2304      	movs	r3, #4
 800bbf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbfa:	e04a      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bbfc:	2308      	movs	r3, #8
 800bbfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc02:	e046      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bc04:	2310      	movs	r3, #16
 800bc06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc0a:	e042      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	4a17      	ldr	r2, [pc, #92]	@ (800bc70 <UART_SetConfig+0x2dc>)
 800bc12:	4293      	cmp	r3, r2
 800bc14:	d13a      	bne.n	800bc8c <UART_SetConfig+0x2f8>
 800bc16:	4b18      	ldr	r3, [pc, #96]	@ (800bc78 <UART_SetConfig+0x2e4>)
 800bc18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc1c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800bc20:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bc24:	d01a      	beq.n	800bc5c <UART_SetConfig+0x2c8>
 800bc26:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bc2a:	d81b      	bhi.n	800bc64 <UART_SetConfig+0x2d0>
 800bc2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bc30:	d00c      	beq.n	800bc4c <UART_SetConfig+0x2b8>
 800bc32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bc36:	d815      	bhi.n	800bc64 <UART_SetConfig+0x2d0>
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d003      	beq.n	800bc44 <UART_SetConfig+0x2b0>
 800bc3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bc40:	d008      	beq.n	800bc54 <UART_SetConfig+0x2c0>
 800bc42:	e00f      	b.n	800bc64 <UART_SetConfig+0x2d0>
 800bc44:	2300      	movs	r3, #0
 800bc46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc4a:	e022      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bc4c:	2302      	movs	r3, #2
 800bc4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc52:	e01e      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bc54:	2304      	movs	r3, #4
 800bc56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc5a:	e01a      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bc5c:	2308      	movs	r3, #8
 800bc5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc62:	e016      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bc64:	2310      	movs	r3, #16
 800bc66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc6a:	e012      	b.n	800bc92 <UART_SetConfig+0x2fe>
 800bc6c:	cfff69f3 	.word	0xcfff69f3
 800bc70:	40008000 	.word	0x40008000
 800bc74:	40013800 	.word	0x40013800
 800bc78:	40021000 	.word	0x40021000
 800bc7c:	40004400 	.word	0x40004400
 800bc80:	40004800 	.word	0x40004800
 800bc84:	40004c00 	.word	0x40004c00
 800bc88:	40005000 	.word	0x40005000
 800bc8c:	2310      	movs	r3, #16
 800bc8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bc92:	697b      	ldr	r3, [r7, #20]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	4aae      	ldr	r2, [pc, #696]	@ (800bf50 <UART_SetConfig+0x5bc>)
 800bc98:	4293      	cmp	r3, r2
 800bc9a:	f040 8097 	bne.w	800bdcc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bc9e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bca2:	2b08      	cmp	r3, #8
 800bca4:	d823      	bhi.n	800bcee <UART_SetConfig+0x35a>
 800bca6:	a201      	add	r2, pc, #4	@ (adr r2, 800bcac <UART_SetConfig+0x318>)
 800bca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcac:	0800bcd1 	.word	0x0800bcd1
 800bcb0:	0800bcef 	.word	0x0800bcef
 800bcb4:	0800bcd9 	.word	0x0800bcd9
 800bcb8:	0800bcef 	.word	0x0800bcef
 800bcbc:	0800bcdf 	.word	0x0800bcdf
 800bcc0:	0800bcef 	.word	0x0800bcef
 800bcc4:	0800bcef 	.word	0x0800bcef
 800bcc8:	0800bcef 	.word	0x0800bcef
 800bccc:	0800bce7 	.word	0x0800bce7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bcd0:	f7fd fe2a 	bl	8009928 <HAL_RCC_GetPCLK1Freq>
 800bcd4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bcd6:	e010      	b.n	800bcfa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bcd8:	4b9e      	ldr	r3, [pc, #632]	@ (800bf54 <UART_SetConfig+0x5c0>)
 800bcda:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bcdc:	e00d      	b.n	800bcfa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bcde:	f7fd fdb5 	bl	800984c <HAL_RCC_GetSysClockFreq>
 800bce2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bce4:	e009      	b.n	800bcfa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bce6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bcea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bcec:	e005      	b.n	800bcfa <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800bcee:	2300      	movs	r3, #0
 800bcf0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800bcf2:	2301      	movs	r3, #1
 800bcf4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bcf8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bcfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	f000 8130 	beq.w	800bf62 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bd02:	697b      	ldr	r3, [r7, #20]
 800bd04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd06:	4a94      	ldr	r2, [pc, #592]	@ (800bf58 <UART_SetConfig+0x5c4>)
 800bd08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd0c:	461a      	mov	r2, r3
 800bd0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd10:	fbb3 f3f2 	udiv	r3, r3, r2
 800bd14:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bd16:	697b      	ldr	r3, [r7, #20]
 800bd18:	685a      	ldr	r2, [r3, #4]
 800bd1a:	4613      	mov	r3, r2
 800bd1c:	005b      	lsls	r3, r3, #1
 800bd1e:	4413      	add	r3, r2
 800bd20:	69ba      	ldr	r2, [r7, #24]
 800bd22:	429a      	cmp	r2, r3
 800bd24:	d305      	bcc.n	800bd32 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bd26:	697b      	ldr	r3, [r7, #20]
 800bd28:	685b      	ldr	r3, [r3, #4]
 800bd2a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bd2c:	69ba      	ldr	r2, [r7, #24]
 800bd2e:	429a      	cmp	r2, r3
 800bd30:	d903      	bls.n	800bd3a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800bd32:	2301      	movs	r3, #1
 800bd34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bd38:	e113      	b.n	800bf62 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bd3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	60bb      	str	r3, [r7, #8]
 800bd40:	60fa      	str	r2, [r7, #12]
 800bd42:	697b      	ldr	r3, [r7, #20]
 800bd44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd46:	4a84      	ldr	r2, [pc, #528]	@ (800bf58 <UART_SetConfig+0x5c4>)
 800bd48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd4c:	b29b      	uxth	r3, r3
 800bd4e:	2200      	movs	r2, #0
 800bd50:	603b      	str	r3, [r7, #0]
 800bd52:	607a      	str	r2, [r7, #4]
 800bd54:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd58:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bd5c:	f7f4 ffbc 	bl	8000cd8 <__aeabi_uldivmod>
 800bd60:	4602      	mov	r2, r0
 800bd62:	460b      	mov	r3, r1
 800bd64:	4610      	mov	r0, r2
 800bd66:	4619      	mov	r1, r3
 800bd68:	f04f 0200 	mov.w	r2, #0
 800bd6c:	f04f 0300 	mov.w	r3, #0
 800bd70:	020b      	lsls	r3, r1, #8
 800bd72:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bd76:	0202      	lsls	r2, r0, #8
 800bd78:	6979      	ldr	r1, [r7, #20]
 800bd7a:	6849      	ldr	r1, [r1, #4]
 800bd7c:	0849      	lsrs	r1, r1, #1
 800bd7e:	2000      	movs	r0, #0
 800bd80:	460c      	mov	r4, r1
 800bd82:	4605      	mov	r5, r0
 800bd84:	eb12 0804 	adds.w	r8, r2, r4
 800bd88:	eb43 0905 	adc.w	r9, r3, r5
 800bd8c:	697b      	ldr	r3, [r7, #20]
 800bd8e:	685b      	ldr	r3, [r3, #4]
 800bd90:	2200      	movs	r2, #0
 800bd92:	469a      	mov	sl, r3
 800bd94:	4693      	mov	fp, r2
 800bd96:	4652      	mov	r2, sl
 800bd98:	465b      	mov	r3, fp
 800bd9a:	4640      	mov	r0, r8
 800bd9c:	4649      	mov	r1, r9
 800bd9e:	f7f4 ff9b 	bl	8000cd8 <__aeabi_uldivmod>
 800bda2:	4602      	mov	r2, r0
 800bda4:	460b      	mov	r3, r1
 800bda6:	4613      	mov	r3, r2
 800bda8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bdaa:	6a3b      	ldr	r3, [r7, #32]
 800bdac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bdb0:	d308      	bcc.n	800bdc4 <UART_SetConfig+0x430>
 800bdb2:	6a3b      	ldr	r3, [r7, #32]
 800bdb4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bdb8:	d204      	bcs.n	800bdc4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800bdba:	697b      	ldr	r3, [r7, #20]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	6a3a      	ldr	r2, [r7, #32]
 800bdc0:	60da      	str	r2, [r3, #12]
 800bdc2:	e0ce      	b.n	800bf62 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800bdc4:	2301      	movs	r3, #1
 800bdc6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bdca:	e0ca      	b.n	800bf62 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bdcc:	697b      	ldr	r3, [r7, #20]
 800bdce:	69db      	ldr	r3, [r3, #28]
 800bdd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bdd4:	d166      	bne.n	800bea4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800bdd6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bdda:	2b08      	cmp	r3, #8
 800bddc:	d827      	bhi.n	800be2e <UART_SetConfig+0x49a>
 800bdde:	a201      	add	r2, pc, #4	@ (adr r2, 800bde4 <UART_SetConfig+0x450>)
 800bde0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bde4:	0800be09 	.word	0x0800be09
 800bde8:	0800be11 	.word	0x0800be11
 800bdec:	0800be19 	.word	0x0800be19
 800bdf0:	0800be2f 	.word	0x0800be2f
 800bdf4:	0800be1f 	.word	0x0800be1f
 800bdf8:	0800be2f 	.word	0x0800be2f
 800bdfc:	0800be2f 	.word	0x0800be2f
 800be00:	0800be2f 	.word	0x0800be2f
 800be04:	0800be27 	.word	0x0800be27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800be08:	f7fd fd8e 	bl	8009928 <HAL_RCC_GetPCLK1Freq>
 800be0c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800be0e:	e014      	b.n	800be3a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800be10:	f7fd fda0 	bl	8009954 <HAL_RCC_GetPCLK2Freq>
 800be14:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800be16:	e010      	b.n	800be3a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800be18:	4b4e      	ldr	r3, [pc, #312]	@ (800bf54 <UART_SetConfig+0x5c0>)
 800be1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800be1c:	e00d      	b.n	800be3a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800be1e:	f7fd fd15 	bl	800984c <HAL_RCC_GetSysClockFreq>
 800be22:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800be24:	e009      	b.n	800be3a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800be26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800be2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800be2c:	e005      	b.n	800be3a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800be2e:	2300      	movs	r3, #0
 800be30:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800be32:	2301      	movs	r3, #1
 800be34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800be38:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800be3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	f000 8090 	beq.w	800bf62 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800be42:	697b      	ldr	r3, [r7, #20]
 800be44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be46:	4a44      	ldr	r2, [pc, #272]	@ (800bf58 <UART_SetConfig+0x5c4>)
 800be48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800be4c:	461a      	mov	r2, r3
 800be4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be50:	fbb3 f3f2 	udiv	r3, r3, r2
 800be54:	005a      	lsls	r2, r3, #1
 800be56:	697b      	ldr	r3, [r7, #20]
 800be58:	685b      	ldr	r3, [r3, #4]
 800be5a:	085b      	lsrs	r3, r3, #1
 800be5c:	441a      	add	r2, r3
 800be5e:	697b      	ldr	r3, [r7, #20]
 800be60:	685b      	ldr	r3, [r3, #4]
 800be62:	fbb2 f3f3 	udiv	r3, r2, r3
 800be66:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800be68:	6a3b      	ldr	r3, [r7, #32]
 800be6a:	2b0f      	cmp	r3, #15
 800be6c:	d916      	bls.n	800be9c <UART_SetConfig+0x508>
 800be6e:	6a3b      	ldr	r3, [r7, #32]
 800be70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be74:	d212      	bcs.n	800be9c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800be76:	6a3b      	ldr	r3, [r7, #32]
 800be78:	b29b      	uxth	r3, r3
 800be7a:	f023 030f 	bic.w	r3, r3, #15
 800be7e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800be80:	6a3b      	ldr	r3, [r7, #32]
 800be82:	085b      	lsrs	r3, r3, #1
 800be84:	b29b      	uxth	r3, r3
 800be86:	f003 0307 	and.w	r3, r3, #7
 800be8a:	b29a      	uxth	r2, r3
 800be8c:	8bfb      	ldrh	r3, [r7, #30]
 800be8e:	4313      	orrs	r3, r2
 800be90:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800be92:	697b      	ldr	r3, [r7, #20]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	8bfa      	ldrh	r2, [r7, #30]
 800be98:	60da      	str	r2, [r3, #12]
 800be9a:	e062      	b.n	800bf62 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800be9c:	2301      	movs	r3, #1
 800be9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bea2:	e05e      	b.n	800bf62 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bea4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bea8:	2b08      	cmp	r3, #8
 800beaa:	d828      	bhi.n	800befe <UART_SetConfig+0x56a>
 800beac:	a201      	add	r2, pc, #4	@ (adr r2, 800beb4 <UART_SetConfig+0x520>)
 800beae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800beb2:	bf00      	nop
 800beb4:	0800bed9 	.word	0x0800bed9
 800beb8:	0800bee1 	.word	0x0800bee1
 800bebc:	0800bee9 	.word	0x0800bee9
 800bec0:	0800beff 	.word	0x0800beff
 800bec4:	0800beef 	.word	0x0800beef
 800bec8:	0800beff 	.word	0x0800beff
 800becc:	0800beff 	.word	0x0800beff
 800bed0:	0800beff 	.word	0x0800beff
 800bed4:	0800bef7 	.word	0x0800bef7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bed8:	f7fd fd26 	bl	8009928 <HAL_RCC_GetPCLK1Freq>
 800bedc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bede:	e014      	b.n	800bf0a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bee0:	f7fd fd38 	bl	8009954 <HAL_RCC_GetPCLK2Freq>
 800bee4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bee6:	e010      	b.n	800bf0a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bee8:	4b1a      	ldr	r3, [pc, #104]	@ (800bf54 <UART_SetConfig+0x5c0>)
 800beea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800beec:	e00d      	b.n	800bf0a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800beee:	f7fd fcad 	bl	800984c <HAL_RCC_GetSysClockFreq>
 800bef2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bef4:	e009      	b.n	800bf0a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bef6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800befa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800befc:	e005      	b.n	800bf0a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800befe:	2300      	movs	r3, #0
 800bf00:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800bf02:	2301      	movs	r3, #1
 800bf04:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bf08:	bf00      	nop
    }

    if (pclk != 0U)
 800bf0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d028      	beq.n	800bf62 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bf10:	697b      	ldr	r3, [r7, #20]
 800bf12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf14:	4a10      	ldr	r2, [pc, #64]	@ (800bf58 <UART_SetConfig+0x5c4>)
 800bf16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bf1a:	461a      	mov	r2, r3
 800bf1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf1e:	fbb3 f2f2 	udiv	r2, r3, r2
 800bf22:	697b      	ldr	r3, [r7, #20]
 800bf24:	685b      	ldr	r3, [r3, #4]
 800bf26:	085b      	lsrs	r3, r3, #1
 800bf28:	441a      	add	r2, r3
 800bf2a:	697b      	ldr	r3, [r7, #20]
 800bf2c:	685b      	ldr	r3, [r3, #4]
 800bf2e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf32:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bf34:	6a3b      	ldr	r3, [r7, #32]
 800bf36:	2b0f      	cmp	r3, #15
 800bf38:	d910      	bls.n	800bf5c <UART_SetConfig+0x5c8>
 800bf3a:	6a3b      	ldr	r3, [r7, #32]
 800bf3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf40:	d20c      	bcs.n	800bf5c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bf42:	6a3b      	ldr	r3, [r7, #32]
 800bf44:	b29a      	uxth	r2, r3
 800bf46:	697b      	ldr	r3, [r7, #20]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	60da      	str	r2, [r3, #12]
 800bf4c:	e009      	b.n	800bf62 <UART_SetConfig+0x5ce>
 800bf4e:	bf00      	nop
 800bf50:	40008000 	.word	0x40008000
 800bf54:	00f42400 	.word	0x00f42400
 800bf58:	08017158 	.word	0x08017158
      }
      else
      {
        ret = HAL_ERROR;
 800bf5c:	2301      	movs	r3, #1
 800bf5e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bf62:	697b      	ldr	r3, [r7, #20]
 800bf64:	2201      	movs	r2, #1
 800bf66:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bf6a:	697b      	ldr	r3, [r7, #20]
 800bf6c:	2201      	movs	r2, #1
 800bf6e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bf72:	697b      	ldr	r3, [r7, #20]
 800bf74:	2200      	movs	r2, #0
 800bf76:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bf78:	697b      	ldr	r3, [r7, #20]
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bf7e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800bf82:	4618      	mov	r0, r3
 800bf84:	3730      	adds	r7, #48	@ 0x30
 800bf86:	46bd      	mov	sp, r7
 800bf88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800bf8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bf8c:	b480      	push	{r7}
 800bf8e:	b083      	sub	sp, #12
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf98:	f003 0308 	and.w	r3, r3, #8
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d00a      	beq.n	800bfb6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	685b      	ldr	r3, [r3, #4]
 800bfa6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	430a      	orrs	r2, r1
 800bfb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfba:	f003 0301 	and.w	r3, r3, #1
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d00a      	beq.n	800bfd8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	685b      	ldr	r3, [r3, #4]
 800bfc8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	430a      	orrs	r2, r1
 800bfd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfdc:	f003 0302 	and.w	r3, r3, #2
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d00a      	beq.n	800bffa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	685b      	ldr	r3, [r3, #4]
 800bfea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	430a      	orrs	r2, r1
 800bff8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bffe:	f003 0304 	and.w	r3, r3, #4
 800c002:	2b00      	cmp	r3, #0
 800c004:	d00a      	beq.n	800c01c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	685b      	ldr	r3, [r3, #4]
 800c00c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	430a      	orrs	r2, r1
 800c01a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c020:	f003 0310 	and.w	r3, r3, #16
 800c024:	2b00      	cmp	r3, #0
 800c026:	d00a      	beq.n	800c03e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	689b      	ldr	r3, [r3, #8]
 800c02e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	430a      	orrs	r2, r1
 800c03c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c042:	f003 0320 	and.w	r3, r3, #32
 800c046:	2b00      	cmp	r3, #0
 800c048:	d00a      	beq.n	800c060 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	689b      	ldr	r3, [r3, #8]
 800c050:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	430a      	orrs	r2, r1
 800c05e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d01a      	beq.n	800c0a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	685b      	ldr	r3, [r3, #4]
 800c072:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	430a      	orrs	r2, r1
 800c080:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c086:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c08a:	d10a      	bne.n	800c0a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	685b      	ldr	r3, [r3, #4]
 800c092:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	430a      	orrs	r2, r1
 800c0a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d00a      	beq.n	800c0c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	685b      	ldr	r3, [r3, #4]
 800c0b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	430a      	orrs	r2, r1
 800c0c2:	605a      	str	r2, [r3, #4]
  }
}
 800c0c4:	bf00      	nop
 800c0c6:	370c      	adds	r7, #12
 800c0c8:	46bd      	mov	sp, r7
 800c0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ce:	4770      	bx	lr

0800c0d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	b098      	sub	sp, #96	@ 0x60
 800c0d4:	af02      	add	r7, sp, #8
 800c0d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2200      	movs	r2, #0
 800c0dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c0e0:	f7f8 fb7a 	bl	80047d8 <HAL_GetTick>
 800c0e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	f003 0308 	and.w	r3, r3, #8
 800c0f0:	2b08      	cmp	r3, #8
 800c0f2:	d12f      	bne.n	800c154 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c0f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c0f8:	9300      	str	r3, [sp, #0]
 800c0fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c102:	6878      	ldr	r0, [r7, #4]
 800c104:	f000 f88e 	bl	800c224 <UART_WaitOnFlagUntilTimeout>
 800c108:	4603      	mov	r3, r0
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d022      	beq.n	800c154 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c116:	e853 3f00 	ldrex	r3, [r3]
 800c11a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c11c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c11e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c122:	653b      	str	r3, [r7, #80]	@ 0x50
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	461a      	mov	r2, r3
 800c12a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c12c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c12e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c130:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c132:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c134:	e841 2300 	strex	r3, r2, [r1]
 800c138:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c13a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d1e6      	bne.n	800c10e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2220      	movs	r2, #32
 800c144:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	2200      	movs	r2, #0
 800c14c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c150:	2303      	movs	r3, #3
 800c152:	e063      	b.n	800c21c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	f003 0304 	and.w	r3, r3, #4
 800c15e:	2b04      	cmp	r3, #4
 800c160:	d149      	bne.n	800c1f6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c162:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c166:	9300      	str	r3, [sp, #0]
 800c168:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c16a:	2200      	movs	r2, #0
 800c16c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c170:	6878      	ldr	r0, [r7, #4]
 800c172:	f000 f857 	bl	800c224 <UART_WaitOnFlagUntilTimeout>
 800c176:	4603      	mov	r3, r0
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d03c      	beq.n	800c1f6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c184:	e853 3f00 	ldrex	r3, [r3]
 800c188:	623b      	str	r3, [r7, #32]
   return(result);
 800c18a:	6a3b      	ldr	r3, [r7, #32]
 800c18c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c190:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	461a      	mov	r2, r3
 800c198:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c19a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c19c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c19e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c1a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c1a2:	e841 2300 	strex	r3, r2, [r1]
 800c1a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c1a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d1e6      	bne.n	800c17c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	3308      	adds	r3, #8
 800c1b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1b6:	693b      	ldr	r3, [r7, #16]
 800c1b8:	e853 3f00 	ldrex	r3, [r3]
 800c1bc:	60fb      	str	r3, [r7, #12]
   return(result);
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	f023 0301 	bic.w	r3, r3, #1
 800c1c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	3308      	adds	r3, #8
 800c1cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c1ce:	61fa      	str	r2, [r7, #28]
 800c1d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1d2:	69b9      	ldr	r1, [r7, #24]
 800c1d4:	69fa      	ldr	r2, [r7, #28]
 800c1d6:	e841 2300 	strex	r3, r2, [r1]
 800c1da:	617b      	str	r3, [r7, #20]
   return(result);
 800c1dc:	697b      	ldr	r3, [r7, #20]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d1e5      	bne.n	800c1ae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2220      	movs	r2, #32
 800c1e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	2200      	movs	r2, #0
 800c1ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c1f2:	2303      	movs	r3, #3
 800c1f4:	e012      	b.n	800c21c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	2220      	movs	r2, #32
 800c1fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	2220      	movs	r2, #32
 800c202:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2200      	movs	r2, #0
 800c20a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	2200      	movs	r2, #0
 800c210:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	2200      	movs	r2, #0
 800c216:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c21a:	2300      	movs	r3, #0
}
 800c21c:	4618      	mov	r0, r3
 800c21e:	3758      	adds	r7, #88	@ 0x58
 800c220:	46bd      	mov	sp, r7
 800c222:	bd80      	pop	{r7, pc}

0800c224 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b084      	sub	sp, #16
 800c228:	af00      	add	r7, sp, #0
 800c22a:	60f8      	str	r0, [r7, #12]
 800c22c:	60b9      	str	r1, [r7, #8]
 800c22e:	603b      	str	r3, [r7, #0]
 800c230:	4613      	mov	r3, r2
 800c232:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c234:	e04f      	b.n	800c2d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c236:	69bb      	ldr	r3, [r7, #24]
 800c238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c23c:	d04b      	beq.n	800c2d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c23e:	f7f8 facb 	bl	80047d8 <HAL_GetTick>
 800c242:	4602      	mov	r2, r0
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	1ad3      	subs	r3, r2, r3
 800c248:	69ba      	ldr	r2, [r7, #24]
 800c24a:	429a      	cmp	r2, r3
 800c24c:	d302      	bcc.n	800c254 <UART_WaitOnFlagUntilTimeout+0x30>
 800c24e:	69bb      	ldr	r3, [r7, #24]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d101      	bne.n	800c258 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c254:	2303      	movs	r3, #3
 800c256:	e04e      	b.n	800c2f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	f003 0304 	and.w	r3, r3, #4
 800c262:	2b00      	cmp	r3, #0
 800c264:	d037      	beq.n	800c2d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c266:	68bb      	ldr	r3, [r7, #8]
 800c268:	2b80      	cmp	r3, #128	@ 0x80
 800c26a:	d034      	beq.n	800c2d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c26c:	68bb      	ldr	r3, [r7, #8]
 800c26e:	2b40      	cmp	r3, #64	@ 0x40
 800c270:	d031      	beq.n	800c2d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	69db      	ldr	r3, [r3, #28]
 800c278:	f003 0308 	and.w	r3, r3, #8
 800c27c:	2b08      	cmp	r3, #8
 800c27e:	d110      	bne.n	800c2a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	2208      	movs	r2, #8
 800c286:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c288:	68f8      	ldr	r0, [r7, #12]
 800c28a:	f000 f838 	bl	800c2fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	2208      	movs	r2, #8
 800c292:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	2200      	movs	r2, #0
 800c29a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c29e:	2301      	movs	r3, #1
 800c2a0:	e029      	b.n	800c2f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	69db      	ldr	r3, [r3, #28]
 800c2a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c2ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c2b0:	d111      	bne.n	800c2d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c2ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c2bc:	68f8      	ldr	r0, [r7, #12]
 800c2be:	f000 f81e 	bl	800c2fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	2220      	movs	r2, #32
 800c2c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c2d2:	2303      	movs	r3, #3
 800c2d4:	e00f      	b.n	800c2f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	69da      	ldr	r2, [r3, #28]
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	4013      	ands	r3, r2
 800c2e0:	68ba      	ldr	r2, [r7, #8]
 800c2e2:	429a      	cmp	r2, r3
 800c2e4:	bf0c      	ite	eq
 800c2e6:	2301      	moveq	r3, #1
 800c2e8:	2300      	movne	r3, #0
 800c2ea:	b2db      	uxtb	r3, r3
 800c2ec:	461a      	mov	r2, r3
 800c2ee:	79fb      	ldrb	r3, [r7, #7]
 800c2f0:	429a      	cmp	r2, r3
 800c2f2:	d0a0      	beq.n	800c236 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c2f4:	2300      	movs	r3, #0
}
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	3710      	adds	r7, #16
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}

0800c2fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c2fe:	b480      	push	{r7}
 800c300:	b095      	sub	sp, #84	@ 0x54
 800c302:	af00      	add	r7, sp, #0
 800c304:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c30c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c30e:	e853 3f00 	ldrex	r3, [r3]
 800c312:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c316:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c31a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	461a      	mov	r2, r3
 800c322:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c324:	643b      	str	r3, [r7, #64]	@ 0x40
 800c326:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c328:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c32a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c32c:	e841 2300 	strex	r3, r2, [r1]
 800c330:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c334:	2b00      	cmp	r3, #0
 800c336:	d1e6      	bne.n	800c306 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	3308      	adds	r3, #8
 800c33e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c340:	6a3b      	ldr	r3, [r7, #32]
 800c342:	e853 3f00 	ldrex	r3, [r3]
 800c346:	61fb      	str	r3, [r7, #28]
   return(result);
 800c348:	69fb      	ldr	r3, [r7, #28]
 800c34a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c34e:	f023 0301 	bic.w	r3, r3, #1
 800c352:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	3308      	adds	r3, #8
 800c35a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c35c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c35e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c360:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c362:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c364:	e841 2300 	strex	r3, r2, [r1]
 800c368:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c36a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d1e3      	bne.n	800c338 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c374:	2b01      	cmp	r3, #1
 800c376:	d118      	bne.n	800c3aa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	e853 3f00 	ldrex	r3, [r3]
 800c384:	60bb      	str	r3, [r7, #8]
   return(result);
 800c386:	68bb      	ldr	r3, [r7, #8]
 800c388:	f023 0310 	bic.w	r3, r3, #16
 800c38c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	461a      	mov	r2, r3
 800c394:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c396:	61bb      	str	r3, [r7, #24]
 800c398:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c39a:	6979      	ldr	r1, [r7, #20]
 800c39c:	69ba      	ldr	r2, [r7, #24]
 800c39e:	e841 2300 	strex	r3, r2, [r1]
 800c3a2:	613b      	str	r3, [r7, #16]
   return(result);
 800c3a4:	693b      	ldr	r3, [r7, #16]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d1e6      	bne.n	800c378 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	2220      	movs	r2, #32
 800c3ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c3be:	bf00      	nop
 800c3c0:	3754      	adds	r7, #84	@ 0x54
 800c3c2:	46bd      	mov	sp, r7
 800c3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c8:	4770      	bx	lr

0800c3ca <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c3ca:	b480      	push	{r7}
 800c3cc:	b085      	sub	sp, #20
 800c3ce:	af00      	add	r7, sp, #0
 800c3d0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c3d8:	2b01      	cmp	r3, #1
 800c3da:	d101      	bne.n	800c3e0 <HAL_UARTEx_DisableFifoMode+0x16>
 800c3dc:	2302      	movs	r3, #2
 800c3de:	e027      	b.n	800c430 <HAL_UARTEx_DisableFifoMode+0x66>
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2201      	movs	r2, #1
 800c3e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	2224      	movs	r2, #36	@ 0x24
 800c3ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	681a      	ldr	r2, [r3, #0]
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	f022 0201 	bic.w	r2, r2, #1
 800c406:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c40e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	2200      	movs	r2, #0
 800c414:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	68fa      	ldr	r2, [r7, #12]
 800c41c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	2220      	movs	r2, #32
 800c422:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	2200      	movs	r2, #0
 800c42a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c42e:	2300      	movs	r3, #0
}
 800c430:	4618      	mov	r0, r3
 800c432:	3714      	adds	r7, #20
 800c434:	46bd      	mov	sp, r7
 800c436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43a:	4770      	bx	lr

0800c43c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c43c:	b580      	push	{r7, lr}
 800c43e:	b084      	sub	sp, #16
 800c440:	af00      	add	r7, sp, #0
 800c442:	6078      	str	r0, [r7, #4]
 800c444:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c44c:	2b01      	cmp	r3, #1
 800c44e:	d101      	bne.n	800c454 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c450:	2302      	movs	r3, #2
 800c452:	e02d      	b.n	800c4b0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	2201      	movs	r2, #1
 800c458:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2224      	movs	r2, #36	@ 0x24
 800c460:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	681a      	ldr	r2, [r3, #0]
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	f022 0201 	bic.w	r2, r2, #1
 800c47a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	689b      	ldr	r3, [r3, #8]
 800c482:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	683a      	ldr	r2, [r7, #0]
 800c48c:	430a      	orrs	r2, r1
 800c48e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c490:	6878      	ldr	r0, [r7, #4]
 800c492:	f000 f84f 	bl	800c534 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	68fa      	ldr	r2, [r7, #12]
 800c49c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	2220      	movs	r2, #32
 800c4a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c4ae:	2300      	movs	r3, #0
}
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	3710      	adds	r7, #16
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	bd80      	pop	{r7, pc}

0800c4b8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b084      	sub	sp, #16
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
 800c4c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c4c8:	2b01      	cmp	r3, #1
 800c4ca:	d101      	bne.n	800c4d0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c4cc:	2302      	movs	r3, #2
 800c4ce:	e02d      	b.n	800c52c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	2201      	movs	r2, #1
 800c4d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2224      	movs	r2, #36	@ 0x24
 800c4dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	681a      	ldr	r2, [r3, #0]
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	f022 0201 	bic.w	r2, r2, #1
 800c4f6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	689b      	ldr	r3, [r3, #8]
 800c4fe:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	683a      	ldr	r2, [r7, #0]
 800c508:	430a      	orrs	r2, r1
 800c50a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c50c:	6878      	ldr	r0, [r7, #4]
 800c50e:	f000 f811 	bl	800c534 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	68fa      	ldr	r2, [r7, #12]
 800c518:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	2220      	movs	r2, #32
 800c51e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	2200      	movs	r2, #0
 800c526:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c52a:	2300      	movs	r3, #0
}
 800c52c:	4618      	mov	r0, r3
 800c52e:	3710      	adds	r7, #16
 800c530:	46bd      	mov	sp, r7
 800c532:	bd80      	pop	{r7, pc}

0800c534 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c534:	b480      	push	{r7}
 800c536:	b085      	sub	sp, #20
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c540:	2b00      	cmp	r3, #0
 800c542:	d108      	bne.n	800c556 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	2201      	movs	r2, #1
 800c548:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	2201      	movs	r2, #1
 800c550:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c554:	e031      	b.n	800c5ba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c556:	2308      	movs	r3, #8
 800c558:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c55a:	2308      	movs	r3, #8
 800c55c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	689b      	ldr	r3, [r3, #8]
 800c564:	0e5b      	lsrs	r3, r3, #25
 800c566:	b2db      	uxtb	r3, r3
 800c568:	f003 0307 	and.w	r3, r3, #7
 800c56c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	689b      	ldr	r3, [r3, #8]
 800c574:	0f5b      	lsrs	r3, r3, #29
 800c576:	b2db      	uxtb	r3, r3
 800c578:	f003 0307 	and.w	r3, r3, #7
 800c57c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c57e:	7bbb      	ldrb	r3, [r7, #14]
 800c580:	7b3a      	ldrb	r2, [r7, #12]
 800c582:	4911      	ldr	r1, [pc, #68]	@ (800c5c8 <UARTEx_SetNbDataToProcess+0x94>)
 800c584:	5c8a      	ldrb	r2, [r1, r2]
 800c586:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c58a:	7b3a      	ldrb	r2, [r7, #12]
 800c58c:	490f      	ldr	r1, [pc, #60]	@ (800c5cc <UARTEx_SetNbDataToProcess+0x98>)
 800c58e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c590:	fb93 f3f2 	sdiv	r3, r3, r2
 800c594:	b29a      	uxth	r2, r3
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c59c:	7bfb      	ldrb	r3, [r7, #15]
 800c59e:	7b7a      	ldrb	r2, [r7, #13]
 800c5a0:	4909      	ldr	r1, [pc, #36]	@ (800c5c8 <UARTEx_SetNbDataToProcess+0x94>)
 800c5a2:	5c8a      	ldrb	r2, [r1, r2]
 800c5a4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c5a8:	7b7a      	ldrb	r2, [r7, #13]
 800c5aa:	4908      	ldr	r1, [pc, #32]	@ (800c5cc <UARTEx_SetNbDataToProcess+0x98>)
 800c5ac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c5ae:	fb93 f3f2 	sdiv	r3, r3, r2
 800c5b2:	b29a      	uxth	r2, r3
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c5ba:	bf00      	nop
 800c5bc:	3714      	adds	r7, #20
 800c5be:	46bd      	mov	sp, r7
 800c5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c4:	4770      	bx	lr
 800c5c6:	bf00      	nop
 800c5c8:	08017170 	.word	0x08017170
 800c5cc:	08017178 	.word	0x08017178

0800c5d0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800c5d0:	b480      	push	{r7}
 800c5d2:	b085      	sub	sp, #20
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	2200      	movs	r2, #0
 800c5dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c5e0:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c5e4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	b29a      	uxth	r2, r3
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c5f0:	2300      	movs	r3, #0
}
 800c5f2:	4618      	mov	r0, r3
 800c5f4:	3714      	adds	r7, #20
 800c5f6:	46bd      	mov	sp, r7
 800c5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fc:	4770      	bx	lr

0800c5fe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800c5fe:	b480      	push	{r7}
 800c600:	b085      	sub	sp, #20
 800c602:	af00      	add	r7, sp, #0
 800c604:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c606:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c60a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c612:	b29a      	uxth	r2, r3
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	b29b      	uxth	r3, r3
 800c618:	43db      	mvns	r3, r3
 800c61a:	b29b      	uxth	r3, r3
 800c61c:	4013      	ands	r3, r2
 800c61e:	b29a      	uxth	r2, r3
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c626:	2300      	movs	r3, #0
}
 800c628:	4618      	mov	r0, r3
 800c62a:	3714      	adds	r7, #20
 800c62c:	46bd      	mov	sp, r7
 800c62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c632:	4770      	bx	lr

0800c634 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800c634:	b480      	push	{r7}
 800c636:	b085      	sub	sp, #20
 800c638:	af00      	add	r7, sp, #0
 800c63a:	60f8      	str	r0, [r7, #12]
 800c63c:	1d3b      	adds	r3, r7, #4
 800c63e:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	2201      	movs	r2, #1
 800c646:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	2200      	movs	r2, #0
 800c64e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	2200      	movs	r2, #0
 800c656:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	2200      	movs	r2, #0
 800c65e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800c662:	2300      	movs	r3, #0
}
 800c664:	4618      	mov	r0, r3
 800c666:	3714      	adds	r7, #20
 800c668:	46bd      	mov	sp, r7
 800c66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66e:	4770      	bx	lr

0800c670 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c670:	b480      	push	{r7}
 800c672:	b09d      	sub	sp, #116	@ 0x74
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
 800c678:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800c67a:	2300      	movs	r3, #0
 800c67c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800c680:	687a      	ldr	r2, [r7, #4]
 800c682:	683b      	ldr	r3, [r7, #0]
 800c684:	781b      	ldrb	r3, [r3, #0]
 800c686:	009b      	lsls	r3, r3, #2
 800c688:	4413      	add	r3, r2
 800c68a:	881b      	ldrh	r3, [r3, #0]
 800c68c:	b29b      	uxth	r3, r3
 800c68e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800c692:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c696:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800c69a:	683b      	ldr	r3, [r7, #0]
 800c69c:	78db      	ldrb	r3, [r3, #3]
 800c69e:	2b03      	cmp	r3, #3
 800c6a0:	d81f      	bhi.n	800c6e2 <USB_ActivateEndpoint+0x72>
 800c6a2:	a201      	add	r2, pc, #4	@ (adr r2, 800c6a8 <USB_ActivateEndpoint+0x38>)
 800c6a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6a8:	0800c6b9 	.word	0x0800c6b9
 800c6ac:	0800c6d5 	.word	0x0800c6d5
 800c6b0:	0800c6eb 	.word	0x0800c6eb
 800c6b4:	0800c6c7 	.word	0x0800c6c7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800c6b8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c6bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c6c0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800c6c4:	e012      	b.n	800c6ec <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800c6c6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c6ca:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800c6ce:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800c6d2:	e00b      	b.n	800c6ec <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800c6d4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c6d8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c6dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800c6e0:	e004      	b.n	800c6ec <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800c6e2:	2301      	movs	r3, #1
 800c6e4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 800c6e8:	e000      	b.n	800c6ec <USB_ActivateEndpoint+0x7c>
      break;
 800c6ea:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800c6ec:	687a      	ldr	r2, [r7, #4]
 800c6ee:	683b      	ldr	r3, [r7, #0]
 800c6f0:	781b      	ldrb	r3, [r3, #0]
 800c6f2:	009b      	lsls	r3, r3, #2
 800c6f4:	441a      	add	r2, r3
 800c6f6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c6fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c6fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c702:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c706:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c70a:	b29b      	uxth	r3, r3
 800c70c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800c70e:	687a      	ldr	r2, [r7, #4]
 800c710:	683b      	ldr	r3, [r7, #0]
 800c712:	781b      	ldrb	r3, [r3, #0]
 800c714:	009b      	lsls	r3, r3, #2
 800c716:	4413      	add	r3, r2
 800c718:	881b      	ldrh	r3, [r3, #0]
 800c71a:	b29b      	uxth	r3, r3
 800c71c:	b21b      	sxth	r3, r3
 800c71e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c726:	b21a      	sxth	r2, r3
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	781b      	ldrb	r3, [r3, #0]
 800c72c:	b21b      	sxth	r3, r3
 800c72e:	4313      	orrs	r3, r2
 800c730:	b21b      	sxth	r3, r3
 800c732:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800c736:	687a      	ldr	r2, [r7, #4]
 800c738:	683b      	ldr	r3, [r7, #0]
 800c73a:	781b      	ldrb	r3, [r3, #0]
 800c73c:	009b      	lsls	r3, r3, #2
 800c73e:	441a      	add	r2, r3
 800c740:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800c744:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c748:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c74c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c750:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c754:	b29b      	uxth	r3, r3
 800c756:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800c758:	683b      	ldr	r3, [r7, #0]
 800c75a:	7b1b      	ldrb	r3, [r3, #12]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	f040 8178 	bne.w	800ca52 <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 800c762:	683b      	ldr	r3, [r7, #0]
 800c764:	785b      	ldrb	r3, [r3, #1]
 800c766:	2b00      	cmp	r3, #0
 800c768:	f000 8084 	beq.w	800c874 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	61bb      	str	r3, [r7, #24]
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c776:	b29b      	uxth	r3, r3
 800c778:	461a      	mov	r2, r3
 800c77a:	69bb      	ldr	r3, [r7, #24]
 800c77c:	4413      	add	r3, r2
 800c77e:	61bb      	str	r3, [r7, #24]
 800c780:	683b      	ldr	r3, [r7, #0]
 800c782:	781b      	ldrb	r3, [r3, #0]
 800c784:	00da      	lsls	r2, r3, #3
 800c786:	69bb      	ldr	r3, [r7, #24]
 800c788:	4413      	add	r3, r2
 800c78a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c78e:	617b      	str	r3, [r7, #20]
 800c790:	683b      	ldr	r3, [r7, #0]
 800c792:	88db      	ldrh	r3, [r3, #6]
 800c794:	085b      	lsrs	r3, r3, #1
 800c796:	b29b      	uxth	r3, r3
 800c798:	005b      	lsls	r3, r3, #1
 800c79a:	b29a      	uxth	r2, r3
 800c79c:	697b      	ldr	r3, [r7, #20]
 800c79e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c7a0:	687a      	ldr	r2, [r7, #4]
 800c7a2:	683b      	ldr	r3, [r7, #0]
 800c7a4:	781b      	ldrb	r3, [r3, #0]
 800c7a6:	009b      	lsls	r3, r3, #2
 800c7a8:	4413      	add	r3, r2
 800c7aa:	881b      	ldrh	r3, [r3, #0]
 800c7ac:	827b      	strh	r3, [r7, #18]
 800c7ae:	8a7b      	ldrh	r3, [r7, #18]
 800c7b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d01b      	beq.n	800c7f0 <USB_ActivateEndpoint+0x180>
 800c7b8:	687a      	ldr	r2, [r7, #4]
 800c7ba:	683b      	ldr	r3, [r7, #0]
 800c7bc:	781b      	ldrb	r3, [r3, #0]
 800c7be:	009b      	lsls	r3, r3, #2
 800c7c0:	4413      	add	r3, r2
 800c7c2:	881b      	ldrh	r3, [r3, #0]
 800c7c4:	b29b      	uxth	r3, r3
 800c7c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c7ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7ce:	823b      	strh	r3, [r7, #16]
 800c7d0:	687a      	ldr	r2, [r7, #4]
 800c7d2:	683b      	ldr	r3, [r7, #0]
 800c7d4:	781b      	ldrb	r3, [r3, #0]
 800c7d6:	009b      	lsls	r3, r3, #2
 800c7d8:	441a      	add	r2, r3
 800c7da:	8a3b      	ldrh	r3, [r7, #16]
 800c7dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c7e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c7e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c7e8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c7ec:	b29b      	uxth	r3, r3
 800c7ee:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	78db      	ldrb	r3, [r3, #3]
 800c7f4:	2b01      	cmp	r3, #1
 800c7f6:	d020      	beq.n	800c83a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c7f8:	687a      	ldr	r2, [r7, #4]
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	781b      	ldrb	r3, [r3, #0]
 800c7fe:	009b      	lsls	r3, r3, #2
 800c800:	4413      	add	r3, r2
 800c802:	881b      	ldrh	r3, [r3, #0]
 800c804:	b29b      	uxth	r3, r3
 800c806:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c80a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c80e:	81bb      	strh	r3, [r7, #12]
 800c810:	89bb      	ldrh	r3, [r7, #12]
 800c812:	f083 0320 	eor.w	r3, r3, #32
 800c816:	81bb      	strh	r3, [r7, #12]
 800c818:	687a      	ldr	r2, [r7, #4]
 800c81a:	683b      	ldr	r3, [r7, #0]
 800c81c:	781b      	ldrb	r3, [r3, #0]
 800c81e:	009b      	lsls	r3, r3, #2
 800c820:	441a      	add	r2, r3
 800c822:	89bb      	ldrh	r3, [r7, #12]
 800c824:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c828:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c82c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c830:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c834:	b29b      	uxth	r3, r3
 800c836:	8013      	strh	r3, [r2, #0]
 800c838:	e2d5      	b.n	800cde6 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c83a:	687a      	ldr	r2, [r7, #4]
 800c83c:	683b      	ldr	r3, [r7, #0]
 800c83e:	781b      	ldrb	r3, [r3, #0]
 800c840:	009b      	lsls	r3, r3, #2
 800c842:	4413      	add	r3, r2
 800c844:	881b      	ldrh	r3, [r3, #0]
 800c846:	b29b      	uxth	r3, r3
 800c848:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c84c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c850:	81fb      	strh	r3, [r7, #14]
 800c852:	687a      	ldr	r2, [r7, #4]
 800c854:	683b      	ldr	r3, [r7, #0]
 800c856:	781b      	ldrb	r3, [r3, #0]
 800c858:	009b      	lsls	r3, r3, #2
 800c85a:	441a      	add	r2, r3
 800c85c:	89fb      	ldrh	r3, [r7, #14]
 800c85e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c862:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c866:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c86a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c86e:	b29b      	uxth	r3, r3
 800c870:	8013      	strh	r3, [r2, #0]
 800c872:	e2b8      	b.n	800cde6 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	633b      	str	r3, [r7, #48]	@ 0x30
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c87e:	b29b      	uxth	r3, r3
 800c880:	461a      	mov	r2, r3
 800c882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c884:	4413      	add	r3, r2
 800c886:	633b      	str	r3, [r7, #48]	@ 0x30
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	781b      	ldrb	r3, [r3, #0]
 800c88c:	00da      	lsls	r2, r3, #3
 800c88e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c890:	4413      	add	r3, r2
 800c892:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800c896:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c898:	683b      	ldr	r3, [r7, #0]
 800c89a:	88db      	ldrh	r3, [r3, #6]
 800c89c:	085b      	lsrs	r3, r3, #1
 800c89e:	b29b      	uxth	r3, r3
 800c8a0:	005b      	lsls	r3, r3, #1
 800c8a2:	b29a      	uxth	r2, r3
 800c8a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8a6:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c8b2:	b29b      	uxth	r3, r3
 800c8b4:	461a      	mov	r2, r3
 800c8b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8b8:	4413      	add	r3, r2
 800c8ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c8bc:	683b      	ldr	r3, [r7, #0]
 800c8be:	781b      	ldrb	r3, [r3, #0]
 800c8c0:	00da      	lsls	r2, r3, #3
 800c8c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8c4:	4413      	add	r3, r2
 800c8c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c8ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800c8cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8ce:	881b      	ldrh	r3, [r3, #0]
 800c8d0:	b29b      	uxth	r3, r3
 800c8d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c8d6:	b29a      	uxth	r2, r3
 800c8d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8da:	801a      	strh	r2, [r3, #0]
 800c8dc:	683b      	ldr	r3, [r7, #0]
 800c8de:	691b      	ldr	r3, [r3, #16]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d10a      	bne.n	800c8fa <USB_ActivateEndpoint+0x28a>
 800c8e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8e6:	881b      	ldrh	r3, [r3, #0]
 800c8e8:	b29b      	uxth	r3, r3
 800c8ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c8ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c8f2:	b29a      	uxth	r2, r3
 800c8f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8f6:	801a      	strh	r2, [r3, #0]
 800c8f8:	e039      	b.n	800c96e <USB_ActivateEndpoint+0x2fe>
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	691b      	ldr	r3, [r3, #16]
 800c8fe:	2b3e      	cmp	r3, #62	@ 0x3e
 800c900:	d818      	bhi.n	800c934 <USB_ActivateEndpoint+0x2c4>
 800c902:	683b      	ldr	r3, [r7, #0]
 800c904:	691b      	ldr	r3, [r3, #16]
 800c906:	085b      	lsrs	r3, r3, #1
 800c908:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	691b      	ldr	r3, [r3, #16]
 800c90e:	f003 0301 	and.w	r3, r3, #1
 800c912:	2b00      	cmp	r3, #0
 800c914:	d002      	beq.n	800c91c <USB_ActivateEndpoint+0x2ac>
 800c916:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c918:	3301      	adds	r3, #1
 800c91a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c91c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c91e:	881b      	ldrh	r3, [r3, #0]
 800c920:	b29a      	uxth	r2, r3
 800c922:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c924:	b29b      	uxth	r3, r3
 800c926:	029b      	lsls	r3, r3, #10
 800c928:	b29b      	uxth	r3, r3
 800c92a:	4313      	orrs	r3, r2
 800c92c:	b29a      	uxth	r2, r3
 800c92e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c930:	801a      	strh	r2, [r3, #0]
 800c932:	e01c      	b.n	800c96e <USB_ActivateEndpoint+0x2fe>
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	691b      	ldr	r3, [r3, #16]
 800c938:	095b      	lsrs	r3, r3, #5
 800c93a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c93c:	683b      	ldr	r3, [r7, #0]
 800c93e:	691b      	ldr	r3, [r3, #16]
 800c940:	f003 031f 	and.w	r3, r3, #31
 800c944:	2b00      	cmp	r3, #0
 800c946:	d102      	bne.n	800c94e <USB_ActivateEndpoint+0x2de>
 800c948:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c94a:	3b01      	subs	r3, #1
 800c94c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c94e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c950:	881b      	ldrh	r3, [r3, #0]
 800c952:	b29a      	uxth	r2, r3
 800c954:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c956:	b29b      	uxth	r3, r3
 800c958:	029b      	lsls	r3, r3, #10
 800c95a:	b29b      	uxth	r3, r3
 800c95c:	4313      	orrs	r3, r2
 800c95e:	b29b      	uxth	r3, r3
 800c960:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c964:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c968:	b29a      	uxth	r2, r3
 800c96a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c96c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c96e:	687a      	ldr	r2, [r7, #4]
 800c970:	683b      	ldr	r3, [r7, #0]
 800c972:	781b      	ldrb	r3, [r3, #0]
 800c974:	009b      	lsls	r3, r3, #2
 800c976:	4413      	add	r3, r2
 800c978:	881b      	ldrh	r3, [r3, #0]
 800c97a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c97c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c97e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c982:	2b00      	cmp	r3, #0
 800c984:	d01b      	beq.n	800c9be <USB_ActivateEndpoint+0x34e>
 800c986:	687a      	ldr	r2, [r7, #4]
 800c988:	683b      	ldr	r3, [r7, #0]
 800c98a:	781b      	ldrb	r3, [r3, #0]
 800c98c:	009b      	lsls	r3, r3, #2
 800c98e:	4413      	add	r3, r2
 800c990:	881b      	ldrh	r3, [r3, #0]
 800c992:	b29b      	uxth	r3, r3
 800c994:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c998:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c99c:	843b      	strh	r3, [r7, #32]
 800c99e:	687a      	ldr	r2, [r7, #4]
 800c9a0:	683b      	ldr	r3, [r7, #0]
 800c9a2:	781b      	ldrb	r3, [r3, #0]
 800c9a4:	009b      	lsls	r3, r3, #2
 800c9a6:	441a      	add	r2, r3
 800c9a8:	8c3b      	ldrh	r3, [r7, #32]
 800c9aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c9b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c9b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9ba:	b29b      	uxth	r3, r3
 800c9bc:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800c9be:	683b      	ldr	r3, [r7, #0]
 800c9c0:	781b      	ldrb	r3, [r3, #0]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d124      	bne.n	800ca10 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c9c6:	687a      	ldr	r2, [r7, #4]
 800c9c8:	683b      	ldr	r3, [r7, #0]
 800c9ca:	781b      	ldrb	r3, [r3, #0]
 800c9cc:	009b      	lsls	r3, r3, #2
 800c9ce:	4413      	add	r3, r2
 800c9d0:	881b      	ldrh	r3, [r3, #0]
 800c9d2:	b29b      	uxth	r3, r3
 800c9d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c9d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c9dc:	83bb      	strh	r3, [r7, #28]
 800c9de:	8bbb      	ldrh	r3, [r7, #28]
 800c9e0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c9e4:	83bb      	strh	r3, [r7, #28]
 800c9e6:	8bbb      	ldrh	r3, [r7, #28]
 800c9e8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c9ec:	83bb      	strh	r3, [r7, #28]
 800c9ee:	687a      	ldr	r2, [r7, #4]
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	781b      	ldrb	r3, [r3, #0]
 800c9f4:	009b      	lsls	r3, r3, #2
 800c9f6:	441a      	add	r2, r3
 800c9f8:	8bbb      	ldrh	r3, [r7, #28]
 800c9fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca0a:	b29b      	uxth	r3, r3
 800ca0c:	8013      	strh	r3, [r2, #0]
 800ca0e:	e1ea      	b.n	800cde6 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800ca10:	687a      	ldr	r2, [r7, #4]
 800ca12:	683b      	ldr	r3, [r7, #0]
 800ca14:	781b      	ldrb	r3, [r3, #0]
 800ca16:	009b      	lsls	r3, r3, #2
 800ca18:	4413      	add	r3, r2
 800ca1a:	881b      	ldrh	r3, [r3, #0]
 800ca1c:	b29b      	uxth	r3, r3
 800ca1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ca22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca26:	83fb      	strh	r3, [r7, #30]
 800ca28:	8bfb      	ldrh	r3, [r7, #30]
 800ca2a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ca2e:	83fb      	strh	r3, [r7, #30]
 800ca30:	687a      	ldr	r2, [r7, #4]
 800ca32:	683b      	ldr	r3, [r7, #0]
 800ca34:	781b      	ldrb	r3, [r3, #0]
 800ca36:	009b      	lsls	r3, r3, #2
 800ca38:	441a      	add	r2, r3
 800ca3a:	8bfb      	ldrh	r3, [r7, #30]
 800ca3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca4c:	b29b      	uxth	r3, r3
 800ca4e:	8013      	strh	r3, [r2, #0]
 800ca50:	e1c9      	b.n	800cde6 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800ca52:	683b      	ldr	r3, [r7, #0]
 800ca54:	78db      	ldrb	r3, [r3, #3]
 800ca56:	2b02      	cmp	r3, #2
 800ca58:	d11e      	bne.n	800ca98 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ca5a:	687a      	ldr	r2, [r7, #4]
 800ca5c:	683b      	ldr	r3, [r7, #0]
 800ca5e:	781b      	ldrb	r3, [r3, #0]
 800ca60:	009b      	lsls	r3, r3, #2
 800ca62:	4413      	add	r3, r2
 800ca64:	881b      	ldrh	r3, [r3, #0]
 800ca66:	b29b      	uxth	r3, r3
 800ca68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca70:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800ca74:	687a      	ldr	r2, [r7, #4]
 800ca76:	683b      	ldr	r3, [r7, #0]
 800ca78:	781b      	ldrb	r3, [r3, #0]
 800ca7a:	009b      	lsls	r3, r3, #2
 800ca7c:	441a      	add	r2, r3
 800ca7e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800ca82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca8a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ca8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca92:	b29b      	uxth	r3, r3
 800ca94:	8013      	strh	r3, [r2, #0]
 800ca96:	e01d      	b.n	800cad4 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800ca98:	687a      	ldr	r2, [r7, #4]
 800ca9a:	683b      	ldr	r3, [r7, #0]
 800ca9c:	781b      	ldrb	r3, [r3, #0]
 800ca9e:	009b      	lsls	r3, r3, #2
 800caa0:	4413      	add	r3, r2
 800caa2:	881b      	ldrh	r3, [r3, #0]
 800caa4:	b29b      	uxth	r3, r3
 800caa6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800caaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800caae:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800cab2:	687a      	ldr	r2, [r7, #4]
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	781b      	ldrb	r3, [r3, #0]
 800cab8:	009b      	lsls	r3, r3, #2
 800caba:	441a      	add	r2, r3
 800cabc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800cac0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cac4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cac8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cacc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cad0:	b29b      	uxth	r3, r3
 800cad2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cade:	b29b      	uxth	r3, r3
 800cae0:	461a      	mov	r2, r3
 800cae2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cae4:	4413      	add	r3, r2
 800cae6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	781b      	ldrb	r3, [r3, #0]
 800caec:	00da      	lsls	r2, r3, #3
 800caee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800caf0:	4413      	add	r3, r2
 800caf2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800caf6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800caf8:	683b      	ldr	r3, [r7, #0]
 800cafa:	891b      	ldrh	r3, [r3, #8]
 800cafc:	085b      	lsrs	r3, r3, #1
 800cafe:	b29b      	uxth	r3, r3
 800cb00:	005b      	lsls	r3, r3, #1
 800cb02:	b29a      	uxth	r2, r3
 800cb04:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cb06:	801a      	strh	r2, [r3, #0]
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	657b      	str	r3, [r7, #84]	@ 0x54
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cb12:	b29b      	uxth	r3, r3
 800cb14:	461a      	mov	r2, r3
 800cb16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb18:	4413      	add	r3, r2
 800cb1a:	657b      	str	r3, [r7, #84]	@ 0x54
 800cb1c:	683b      	ldr	r3, [r7, #0]
 800cb1e:	781b      	ldrb	r3, [r3, #0]
 800cb20:	00da      	lsls	r2, r3, #3
 800cb22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb24:	4413      	add	r3, r2
 800cb26:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800cb2a:	653b      	str	r3, [r7, #80]	@ 0x50
 800cb2c:	683b      	ldr	r3, [r7, #0]
 800cb2e:	895b      	ldrh	r3, [r3, #10]
 800cb30:	085b      	lsrs	r3, r3, #1
 800cb32:	b29b      	uxth	r3, r3
 800cb34:	005b      	lsls	r3, r3, #1
 800cb36:	b29a      	uxth	r2, r3
 800cb38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb3a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800cb3c:	683b      	ldr	r3, [r7, #0]
 800cb3e:	785b      	ldrb	r3, [r3, #1]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	f040 8093 	bne.w	800cc6c <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cb46:	687a      	ldr	r2, [r7, #4]
 800cb48:	683b      	ldr	r3, [r7, #0]
 800cb4a:	781b      	ldrb	r3, [r3, #0]
 800cb4c:	009b      	lsls	r3, r3, #2
 800cb4e:	4413      	add	r3, r2
 800cb50:	881b      	ldrh	r3, [r3, #0]
 800cb52:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 800cb56:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800cb5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d01b      	beq.n	800cb9a <USB_ActivateEndpoint+0x52a>
 800cb62:	687a      	ldr	r2, [r7, #4]
 800cb64:	683b      	ldr	r3, [r7, #0]
 800cb66:	781b      	ldrb	r3, [r3, #0]
 800cb68:	009b      	lsls	r3, r3, #2
 800cb6a:	4413      	add	r3, r2
 800cb6c:	881b      	ldrh	r3, [r3, #0]
 800cb6e:	b29b      	uxth	r3, r3
 800cb70:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb78:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800cb7a:	687a      	ldr	r2, [r7, #4]
 800cb7c:	683b      	ldr	r3, [r7, #0]
 800cb7e:	781b      	ldrb	r3, [r3, #0]
 800cb80:	009b      	lsls	r3, r3, #2
 800cb82:	441a      	add	r2, r3
 800cb84:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800cb86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb8e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cb92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb96:	b29b      	uxth	r3, r3
 800cb98:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cb9a:	687a      	ldr	r2, [r7, #4]
 800cb9c:	683b      	ldr	r3, [r7, #0]
 800cb9e:	781b      	ldrb	r3, [r3, #0]
 800cba0:	009b      	lsls	r3, r3, #2
 800cba2:	4413      	add	r3, r2
 800cba4:	881b      	ldrh	r3, [r3, #0]
 800cba6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800cba8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800cbaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d01b      	beq.n	800cbea <USB_ActivateEndpoint+0x57a>
 800cbb2:	687a      	ldr	r2, [r7, #4]
 800cbb4:	683b      	ldr	r3, [r7, #0]
 800cbb6:	781b      	ldrb	r3, [r3, #0]
 800cbb8:	009b      	lsls	r3, r3, #2
 800cbba:	4413      	add	r3, r2
 800cbbc:	881b      	ldrh	r3, [r3, #0]
 800cbbe:	b29b      	uxth	r3, r3
 800cbc0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cbc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbc8:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800cbca:	687a      	ldr	r2, [r7, #4]
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	781b      	ldrb	r3, [r3, #0]
 800cbd0:	009b      	lsls	r3, r3, #2
 800cbd2:	441a      	add	r2, r3
 800cbd4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cbd6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cbe2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cbe6:	b29b      	uxth	r3, r3
 800cbe8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cbea:	687a      	ldr	r2, [r7, #4]
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	781b      	ldrb	r3, [r3, #0]
 800cbf0:	009b      	lsls	r3, r3, #2
 800cbf2:	4413      	add	r3, r2
 800cbf4:	881b      	ldrh	r3, [r3, #0]
 800cbf6:	b29b      	uxth	r3, r3
 800cbf8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cbfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc00:	873b      	strh	r3, [r7, #56]	@ 0x38
 800cc02:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800cc04:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800cc08:	873b      	strh	r3, [r7, #56]	@ 0x38
 800cc0a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800cc0c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cc10:	873b      	strh	r3, [r7, #56]	@ 0x38
 800cc12:	687a      	ldr	r2, [r7, #4]
 800cc14:	683b      	ldr	r3, [r7, #0]
 800cc16:	781b      	ldrb	r3, [r3, #0]
 800cc18:	009b      	lsls	r3, r3, #2
 800cc1a:	441a      	add	r2, r3
 800cc1c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800cc1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc2e:	b29b      	uxth	r3, r3
 800cc30:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cc32:	687a      	ldr	r2, [r7, #4]
 800cc34:	683b      	ldr	r3, [r7, #0]
 800cc36:	781b      	ldrb	r3, [r3, #0]
 800cc38:	009b      	lsls	r3, r3, #2
 800cc3a:	4413      	add	r3, r2
 800cc3c:	881b      	ldrh	r3, [r3, #0]
 800cc3e:	b29b      	uxth	r3, r3
 800cc40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc48:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800cc4a:	687a      	ldr	r2, [r7, #4]
 800cc4c:	683b      	ldr	r3, [r7, #0]
 800cc4e:	781b      	ldrb	r3, [r3, #0]
 800cc50:	009b      	lsls	r3, r3, #2
 800cc52:	441a      	add	r2, r3
 800cc54:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cc56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc66:	b29b      	uxth	r3, r3
 800cc68:	8013      	strh	r3, [r2, #0]
 800cc6a:	e0bc      	b.n	800cde6 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cc6c:	687a      	ldr	r2, [r7, #4]
 800cc6e:	683b      	ldr	r3, [r7, #0]
 800cc70:	781b      	ldrb	r3, [r3, #0]
 800cc72:	009b      	lsls	r3, r3, #2
 800cc74:	4413      	add	r3, r2
 800cc76:	881b      	ldrh	r3, [r3, #0]
 800cc78:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800cc7c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800cc80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d01d      	beq.n	800ccc4 <USB_ActivateEndpoint+0x654>
 800cc88:	687a      	ldr	r2, [r7, #4]
 800cc8a:	683b      	ldr	r3, [r7, #0]
 800cc8c:	781b      	ldrb	r3, [r3, #0]
 800cc8e:	009b      	lsls	r3, r3, #2
 800cc90:	4413      	add	r3, r2
 800cc92:	881b      	ldrh	r3, [r3, #0]
 800cc94:	b29b      	uxth	r3, r3
 800cc96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc9e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800cca2:	687a      	ldr	r2, [r7, #4]
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	781b      	ldrb	r3, [r3, #0]
 800cca8:	009b      	lsls	r3, r3, #2
 800ccaa:	441a      	add	r2, r3
 800ccac:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800ccb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ccb4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ccb8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ccbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccc0:	b29b      	uxth	r3, r3
 800ccc2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ccc4:	687a      	ldr	r2, [r7, #4]
 800ccc6:	683b      	ldr	r3, [r7, #0]
 800ccc8:	781b      	ldrb	r3, [r3, #0]
 800ccca:	009b      	lsls	r3, r3, #2
 800cccc:	4413      	add	r3, r2
 800ccce:	881b      	ldrh	r3, [r3, #0]
 800ccd0:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800ccd4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800ccd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d01d      	beq.n	800cd1c <USB_ActivateEndpoint+0x6ac>
 800cce0:	687a      	ldr	r2, [r7, #4]
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	781b      	ldrb	r3, [r3, #0]
 800cce6:	009b      	lsls	r3, r3, #2
 800cce8:	4413      	add	r3, r2
 800ccea:	881b      	ldrh	r3, [r3, #0]
 800ccec:	b29b      	uxth	r3, r3
 800ccee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ccf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ccf6:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800ccfa:	687a      	ldr	r2, [r7, #4]
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	781b      	ldrb	r3, [r3, #0]
 800cd00:	009b      	lsls	r3, r3, #2
 800cd02:	441a      	add	r2, r3
 800cd04:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800cd08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cd14:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cd18:	b29b      	uxth	r3, r3
 800cd1a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800cd1c:	683b      	ldr	r3, [r7, #0]
 800cd1e:	78db      	ldrb	r3, [r3, #3]
 800cd20:	2b01      	cmp	r3, #1
 800cd22:	d024      	beq.n	800cd6e <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800cd24:	687a      	ldr	r2, [r7, #4]
 800cd26:	683b      	ldr	r3, [r7, #0]
 800cd28:	781b      	ldrb	r3, [r3, #0]
 800cd2a:	009b      	lsls	r3, r3, #2
 800cd2c:	4413      	add	r3, r2
 800cd2e:	881b      	ldrh	r3, [r3, #0]
 800cd30:	b29b      	uxth	r3, r3
 800cd32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd3a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800cd3e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800cd42:	f083 0320 	eor.w	r3, r3, #32
 800cd46:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800cd4a:	687a      	ldr	r2, [r7, #4]
 800cd4c:	683b      	ldr	r3, [r7, #0]
 800cd4e:	781b      	ldrb	r3, [r3, #0]
 800cd50:	009b      	lsls	r3, r3, #2
 800cd52:	441a      	add	r2, r3
 800cd54:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800cd58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cd64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd68:	b29b      	uxth	r3, r3
 800cd6a:	8013      	strh	r3, [r2, #0]
 800cd6c:	e01d      	b.n	800cdaa <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cd6e:	687a      	ldr	r2, [r7, #4]
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	781b      	ldrb	r3, [r3, #0]
 800cd74:	009b      	lsls	r3, r3, #2
 800cd76:	4413      	add	r3, r2
 800cd78:	881b      	ldrh	r3, [r3, #0]
 800cd7a:	b29b      	uxth	r3, r3
 800cd7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd84:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800cd88:	687a      	ldr	r2, [r7, #4]
 800cd8a:	683b      	ldr	r3, [r7, #0]
 800cd8c:	781b      	ldrb	r3, [r3, #0]
 800cd8e:	009b      	lsls	r3, r3, #2
 800cd90:	441a      	add	r2, r3
 800cd92:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cd96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cda2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cda6:	b29b      	uxth	r3, r3
 800cda8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800cdaa:	687a      	ldr	r2, [r7, #4]
 800cdac:	683b      	ldr	r3, [r7, #0]
 800cdae:	781b      	ldrb	r3, [r3, #0]
 800cdb0:	009b      	lsls	r3, r3, #2
 800cdb2:	4413      	add	r3, r2
 800cdb4:	881b      	ldrh	r3, [r3, #0]
 800cdb6:	b29b      	uxth	r3, r3
 800cdb8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cdbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cdc0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800cdc4:	687a      	ldr	r2, [r7, #4]
 800cdc6:	683b      	ldr	r3, [r7, #0]
 800cdc8:	781b      	ldrb	r3, [r3, #0]
 800cdca:	009b      	lsls	r3, r3, #2
 800cdcc:	441a      	add	r2, r3
 800cdce:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800cdd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cdd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cdda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cdde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cde2:	b29b      	uxth	r3, r3
 800cde4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800cde6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800cdea:	4618      	mov	r0, r3
 800cdec:	3774      	adds	r7, #116	@ 0x74
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf4:	4770      	bx	lr
 800cdf6:	bf00      	nop

0800cdf8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800cdf8:	b480      	push	{r7}
 800cdfa:	b08d      	sub	sp, #52	@ 0x34
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
 800ce00:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ce02:	683b      	ldr	r3, [r7, #0]
 800ce04:	7b1b      	ldrb	r3, [r3, #12]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	f040 808e 	bne.w	800cf28 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800ce0c:	683b      	ldr	r3, [r7, #0]
 800ce0e:	785b      	ldrb	r3, [r3, #1]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d044      	beq.n	800ce9e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ce14:	687a      	ldr	r2, [r7, #4]
 800ce16:	683b      	ldr	r3, [r7, #0]
 800ce18:	781b      	ldrb	r3, [r3, #0]
 800ce1a:	009b      	lsls	r3, r3, #2
 800ce1c:	4413      	add	r3, r2
 800ce1e:	881b      	ldrh	r3, [r3, #0]
 800ce20:	81bb      	strh	r3, [r7, #12]
 800ce22:	89bb      	ldrh	r3, [r7, #12]
 800ce24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d01b      	beq.n	800ce64 <USB_DeactivateEndpoint+0x6c>
 800ce2c:	687a      	ldr	r2, [r7, #4]
 800ce2e:	683b      	ldr	r3, [r7, #0]
 800ce30:	781b      	ldrb	r3, [r3, #0]
 800ce32:	009b      	lsls	r3, r3, #2
 800ce34:	4413      	add	r3, r2
 800ce36:	881b      	ldrh	r3, [r3, #0]
 800ce38:	b29b      	uxth	r3, r3
 800ce3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ce3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce42:	817b      	strh	r3, [r7, #10]
 800ce44:	687a      	ldr	r2, [r7, #4]
 800ce46:	683b      	ldr	r3, [r7, #0]
 800ce48:	781b      	ldrb	r3, [r3, #0]
 800ce4a:	009b      	lsls	r3, r3, #2
 800ce4c:	441a      	add	r2, r3
 800ce4e:	897b      	ldrh	r3, [r7, #10]
 800ce50:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce54:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ce5c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ce60:	b29b      	uxth	r3, r3
 800ce62:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ce64:	687a      	ldr	r2, [r7, #4]
 800ce66:	683b      	ldr	r3, [r7, #0]
 800ce68:	781b      	ldrb	r3, [r3, #0]
 800ce6a:	009b      	lsls	r3, r3, #2
 800ce6c:	4413      	add	r3, r2
 800ce6e:	881b      	ldrh	r3, [r3, #0]
 800ce70:	b29b      	uxth	r3, r3
 800ce72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ce76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ce7a:	813b      	strh	r3, [r7, #8]
 800ce7c:	687a      	ldr	r2, [r7, #4]
 800ce7e:	683b      	ldr	r3, [r7, #0]
 800ce80:	781b      	ldrb	r3, [r3, #0]
 800ce82:	009b      	lsls	r3, r3, #2
 800ce84:	441a      	add	r2, r3
 800ce86:	893b      	ldrh	r3, [r7, #8]
 800ce88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ce94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce98:	b29b      	uxth	r3, r3
 800ce9a:	8013      	strh	r3, [r2, #0]
 800ce9c:	e192      	b.n	800d1c4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ce9e:	687a      	ldr	r2, [r7, #4]
 800cea0:	683b      	ldr	r3, [r7, #0]
 800cea2:	781b      	ldrb	r3, [r3, #0]
 800cea4:	009b      	lsls	r3, r3, #2
 800cea6:	4413      	add	r3, r2
 800cea8:	881b      	ldrh	r3, [r3, #0]
 800ceaa:	827b      	strh	r3, [r7, #18]
 800ceac:	8a7b      	ldrh	r3, [r7, #18]
 800ceae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d01b      	beq.n	800ceee <USB_DeactivateEndpoint+0xf6>
 800ceb6:	687a      	ldr	r2, [r7, #4]
 800ceb8:	683b      	ldr	r3, [r7, #0]
 800ceba:	781b      	ldrb	r3, [r3, #0]
 800cebc:	009b      	lsls	r3, r3, #2
 800cebe:	4413      	add	r3, r2
 800cec0:	881b      	ldrh	r3, [r3, #0]
 800cec2:	b29b      	uxth	r3, r3
 800cec4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cec8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cecc:	823b      	strh	r3, [r7, #16]
 800cece:	687a      	ldr	r2, [r7, #4]
 800ced0:	683b      	ldr	r3, [r7, #0]
 800ced2:	781b      	ldrb	r3, [r3, #0]
 800ced4:	009b      	lsls	r3, r3, #2
 800ced6:	441a      	add	r2, r3
 800ced8:	8a3b      	ldrh	r3, [r7, #16]
 800ceda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cede:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cee2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cee6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ceea:	b29b      	uxth	r3, r3
 800ceec:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ceee:	687a      	ldr	r2, [r7, #4]
 800cef0:	683b      	ldr	r3, [r7, #0]
 800cef2:	781b      	ldrb	r3, [r3, #0]
 800cef4:	009b      	lsls	r3, r3, #2
 800cef6:	4413      	add	r3, r2
 800cef8:	881b      	ldrh	r3, [r3, #0]
 800cefa:	b29b      	uxth	r3, r3
 800cefc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cf00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf04:	81fb      	strh	r3, [r7, #14]
 800cf06:	687a      	ldr	r2, [r7, #4]
 800cf08:	683b      	ldr	r3, [r7, #0]
 800cf0a:	781b      	ldrb	r3, [r3, #0]
 800cf0c:	009b      	lsls	r3, r3, #2
 800cf0e:	441a      	add	r2, r3
 800cf10:	89fb      	ldrh	r3, [r7, #14]
 800cf12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf22:	b29b      	uxth	r3, r3
 800cf24:	8013      	strh	r3, [r2, #0]
 800cf26:	e14d      	b.n	800d1c4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800cf28:	683b      	ldr	r3, [r7, #0]
 800cf2a:	785b      	ldrb	r3, [r3, #1]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	f040 80a5 	bne.w	800d07c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cf32:	687a      	ldr	r2, [r7, #4]
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	781b      	ldrb	r3, [r3, #0]
 800cf38:	009b      	lsls	r3, r3, #2
 800cf3a:	4413      	add	r3, r2
 800cf3c:	881b      	ldrh	r3, [r3, #0]
 800cf3e:	843b      	strh	r3, [r7, #32]
 800cf40:	8c3b      	ldrh	r3, [r7, #32]
 800cf42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d01b      	beq.n	800cf82 <USB_DeactivateEndpoint+0x18a>
 800cf4a:	687a      	ldr	r2, [r7, #4]
 800cf4c:	683b      	ldr	r3, [r7, #0]
 800cf4e:	781b      	ldrb	r3, [r3, #0]
 800cf50:	009b      	lsls	r3, r3, #2
 800cf52:	4413      	add	r3, r2
 800cf54:	881b      	ldrh	r3, [r3, #0]
 800cf56:	b29b      	uxth	r3, r3
 800cf58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cf5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf60:	83fb      	strh	r3, [r7, #30]
 800cf62:	687a      	ldr	r2, [r7, #4]
 800cf64:	683b      	ldr	r3, [r7, #0]
 800cf66:	781b      	ldrb	r3, [r3, #0]
 800cf68:	009b      	lsls	r3, r3, #2
 800cf6a:	441a      	add	r2, r3
 800cf6c:	8bfb      	ldrh	r3, [r7, #30]
 800cf6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cf7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf7e:	b29b      	uxth	r3, r3
 800cf80:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cf82:	687a      	ldr	r2, [r7, #4]
 800cf84:	683b      	ldr	r3, [r7, #0]
 800cf86:	781b      	ldrb	r3, [r3, #0]
 800cf88:	009b      	lsls	r3, r3, #2
 800cf8a:	4413      	add	r3, r2
 800cf8c:	881b      	ldrh	r3, [r3, #0]
 800cf8e:	83bb      	strh	r3, [r7, #28]
 800cf90:	8bbb      	ldrh	r3, [r7, #28]
 800cf92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d01b      	beq.n	800cfd2 <USB_DeactivateEndpoint+0x1da>
 800cf9a:	687a      	ldr	r2, [r7, #4]
 800cf9c:	683b      	ldr	r3, [r7, #0]
 800cf9e:	781b      	ldrb	r3, [r3, #0]
 800cfa0:	009b      	lsls	r3, r3, #2
 800cfa2:	4413      	add	r3, r2
 800cfa4:	881b      	ldrh	r3, [r3, #0]
 800cfa6:	b29b      	uxth	r3, r3
 800cfa8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cfac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cfb0:	837b      	strh	r3, [r7, #26]
 800cfb2:	687a      	ldr	r2, [r7, #4]
 800cfb4:	683b      	ldr	r3, [r7, #0]
 800cfb6:	781b      	ldrb	r3, [r3, #0]
 800cfb8:	009b      	lsls	r3, r3, #2
 800cfba:	441a      	add	r2, r3
 800cfbc:	8b7b      	ldrh	r3, [r7, #26]
 800cfbe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cfc2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cfc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cfca:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cfce:	b29b      	uxth	r3, r3
 800cfd0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800cfd2:	687a      	ldr	r2, [r7, #4]
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	781b      	ldrb	r3, [r3, #0]
 800cfd8:	009b      	lsls	r3, r3, #2
 800cfda:	4413      	add	r3, r2
 800cfdc:	881b      	ldrh	r3, [r3, #0]
 800cfde:	b29b      	uxth	r3, r3
 800cfe0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cfe4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cfe8:	833b      	strh	r3, [r7, #24]
 800cfea:	687a      	ldr	r2, [r7, #4]
 800cfec:	683b      	ldr	r3, [r7, #0]
 800cfee:	781b      	ldrb	r3, [r3, #0]
 800cff0:	009b      	lsls	r3, r3, #2
 800cff2:	441a      	add	r2, r3
 800cff4:	8b3b      	ldrh	r3, [r7, #24]
 800cff6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cffa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cffe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d002:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d006:	b29b      	uxth	r3, r3
 800d008:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d00a:	687a      	ldr	r2, [r7, #4]
 800d00c:	683b      	ldr	r3, [r7, #0]
 800d00e:	781b      	ldrb	r3, [r3, #0]
 800d010:	009b      	lsls	r3, r3, #2
 800d012:	4413      	add	r3, r2
 800d014:	881b      	ldrh	r3, [r3, #0]
 800d016:	b29b      	uxth	r3, r3
 800d018:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d01c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d020:	82fb      	strh	r3, [r7, #22]
 800d022:	687a      	ldr	r2, [r7, #4]
 800d024:	683b      	ldr	r3, [r7, #0]
 800d026:	781b      	ldrb	r3, [r3, #0]
 800d028:	009b      	lsls	r3, r3, #2
 800d02a:	441a      	add	r2, r3
 800d02c:	8afb      	ldrh	r3, [r7, #22]
 800d02e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d032:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d036:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d03a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d03e:	b29b      	uxth	r3, r3
 800d040:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d042:	687a      	ldr	r2, [r7, #4]
 800d044:	683b      	ldr	r3, [r7, #0]
 800d046:	781b      	ldrb	r3, [r3, #0]
 800d048:	009b      	lsls	r3, r3, #2
 800d04a:	4413      	add	r3, r2
 800d04c:	881b      	ldrh	r3, [r3, #0]
 800d04e:	b29b      	uxth	r3, r3
 800d050:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d054:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d058:	82bb      	strh	r3, [r7, #20]
 800d05a:	687a      	ldr	r2, [r7, #4]
 800d05c:	683b      	ldr	r3, [r7, #0]
 800d05e:	781b      	ldrb	r3, [r3, #0]
 800d060:	009b      	lsls	r3, r3, #2
 800d062:	441a      	add	r2, r3
 800d064:	8abb      	ldrh	r3, [r7, #20]
 800d066:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d06a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d06e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d072:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d076:	b29b      	uxth	r3, r3
 800d078:	8013      	strh	r3, [r2, #0]
 800d07a:	e0a3      	b.n	800d1c4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d07c:	687a      	ldr	r2, [r7, #4]
 800d07e:	683b      	ldr	r3, [r7, #0]
 800d080:	781b      	ldrb	r3, [r3, #0]
 800d082:	009b      	lsls	r3, r3, #2
 800d084:	4413      	add	r3, r2
 800d086:	881b      	ldrh	r3, [r3, #0]
 800d088:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d08a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d08c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d090:	2b00      	cmp	r3, #0
 800d092:	d01b      	beq.n	800d0cc <USB_DeactivateEndpoint+0x2d4>
 800d094:	687a      	ldr	r2, [r7, #4]
 800d096:	683b      	ldr	r3, [r7, #0]
 800d098:	781b      	ldrb	r3, [r3, #0]
 800d09a:	009b      	lsls	r3, r3, #2
 800d09c:	4413      	add	r3, r2
 800d09e:	881b      	ldrh	r3, [r3, #0]
 800d0a0:	b29b      	uxth	r3, r3
 800d0a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0aa:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800d0ac:	687a      	ldr	r2, [r7, #4]
 800d0ae:	683b      	ldr	r3, [r7, #0]
 800d0b0:	781b      	ldrb	r3, [r3, #0]
 800d0b2:	009b      	lsls	r3, r3, #2
 800d0b4:	441a      	add	r2, r3
 800d0b6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800d0b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d0c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0c8:	b29b      	uxth	r3, r3
 800d0ca:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d0cc:	687a      	ldr	r2, [r7, #4]
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	781b      	ldrb	r3, [r3, #0]
 800d0d2:	009b      	lsls	r3, r3, #2
 800d0d4:	4413      	add	r3, r2
 800d0d6:	881b      	ldrh	r3, [r3, #0]
 800d0d8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800d0da:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d0dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d01b      	beq.n	800d11c <USB_DeactivateEndpoint+0x324>
 800d0e4:	687a      	ldr	r2, [r7, #4]
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	781b      	ldrb	r3, [r3, #0]
 800d0ea:	009b      	lsls	r3, r3, #2
 800d0ec:	4413      	add	r3, r2
 800d0ee:	881b      	ldrh	r3, [r3, #0]
 800d0f0:	b29b      	uxth	r3, r3
 800d0f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0fa:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d0fc:	687a      	ldr	r2, [r7, #4]
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	781b      	ldrb	r3, [r3, #0]
 800d102:	009b      	lsls	r3, r3, #2
 800d104:	441a      	add	r2, r3
 800d106:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d108:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d10c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d110:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d114:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d118:	b29b      	uxth	r3, r3
 800d11a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800d11c:	687a      	ldr	r2, [r7, #4]
 800d11e:	683b      	ldr	r3, [r7, #0]
 800d120:	781b      	ldrb	r3, [r3, #0]
 800d122:	009b      	lsls	r3, r3, #2
 800d124:	4413      	add	r3, r2
 800d126:	881b      	ldrh	r3, [r3, #0]
 800d128:	b29b      	uxth	r3, r3
 800d12a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d12e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d132:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800d134:	687a      	ldr	r2, [r7, #4]
 800d136:	683b      	ldr	r3, [r7, #0]
 800d138:	781b      	ldrb	r3, [r3, #0]
 800d13a:	009b      	lsls	r3, r3, #2
 800d13c:	441a      	add	r2, r3
 800d13e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d140:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d144:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d148:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d14c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d150:	b29b      	uxth	r3, r3
 800d152:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d154:	687a      	ldr	r2, [r7, #4]
 800d156:	683b      	ldr	r3, [r7, #0]
 800d158:	781b      	ldrb	r3, [r3, #0]
 800d15a:	009b      	lsls	r3, r3, #2
 800d15c:	4413      	add	r3, r2
 800d15e:	881b      	ldrh	r3, [r3, #0]
 800d160:	b29b      	uxth	r3, r3
 800d162:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d166:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d16a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800d16c:	687a      	ldr	r2, [r7, #4]
 800d16e:	683b      	ldr	r3, [r7, #0]
 800d170:	781b      	ldrb	r3, [r3, #0]
 800d172:	009b      	lsls	r3, r3, #2
 800d174:	441a      	add	r2, r3
 800d176:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d178:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d17c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d180:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d184:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d188:	b29b      	uxth	r3, r3
 800d18a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d18c:	687a      	ldr	r2, [r7, #4]
 800d18e:	683b      	ldr	r3, [r7, #0]
 800d190:	781b      	ldrb	r3, [r3, #0]
 800d192:	009b      	lsls	r3, r3, #2
 800d194:	4413      	add	r3, r2
 800d196:	881b      	ldrh	r3, [r3, #0]
 800d198:	b29b      	uxth	r3, r3
 800d19a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d19e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d1a2:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d1a4:	687a      	ldr	r2, [r7, #4]
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	781b      	ldrb	r3, [r3, #0]
 800d1aa:	009b      	lsls	r3, r3, #2
 800d1ac:	441a      	add	r2, r3
 800d1ae:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d1b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d1b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d1b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d1bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1c0:	b29b      	uxth	r3, r3
 800d1c2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800d1c4:	2300      	movs	r3, #0
}
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	3734      	adds	r7, #52	@ 0x34
 800d1ca:	46bd      	mov	sp, r7
 800d1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d0:	4770      	bx	lr

0800d1d2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d1d2:	b580      	push	{r7, lr}
 800d1d4:	b0c2      	sub	sp, #264	@ 0x108
 800d1d6:	af00      	add	r7, sp, #0
 800d1d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1dc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d1e0:	6018      	str	r0, [r3, #0]
 800d1e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d1ea:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d1ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	785b      	ldrb	r3, [r3, #1]
 800d1f8:	2b01      	cmp	r3, #1
 800d1fa:	f040 86b7 	bne.w	800df6c <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800d1fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d202:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	699a      	ldr	r2, [r3, #24]
 800d20a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d20e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	691b      	ldr	r3, [r3, #16]
 800d216:	429a      	cmp	r2, r3
 800d218:	d908      	bls.n	800d22c <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800d21a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d21e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	691b      	ldr	r3, [r3, #16]
 800d226:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800d22a:	e007      	b.n	800d23c <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800d22c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d230:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	699b      	ldr	r3, [r3, #24]
 800d238:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800d23c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d240:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	7b1b      	ldrb	r3, [r3, #12]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d13a      	bne.n	800d2c2 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800d24c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d250:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	6959      	ldr	r1, [r3, #20]
 800d258:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d25c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	88da      	ldrh	r2, [r3, #6]
 800d264:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d268:	b29b      	uxth	r3, r3
 800d26a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d26e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d272:	6800      	ldr	r0, [r0, #0]
 800d274:	f001 fc99 	bl	800ebaa <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800d278:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d27c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	613b      	str	r3, [r7, #16]
 800d284:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d288:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d292:	b29b      	uxth	r3, r3
 800d294:	461a      	mov	r2, r3
 800d296:	693b      	ldr	r3, [r7, #16]
 800d298:	4413      	add	r3, r2
 800d29a:	613b      	str	r3, [r7, #16]
 800d29c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	781b      	ldrb	r3, [r3, #0]
 800d2a8:	00da      	lsls	r2, r3, #3
 800d2aa:	693b      	ldr	r3, [r7, #16]
 800d2ac:	4413      	add	r3, r2
 800d2ae:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d2b2:	60fb      	str	r3, [r7, #12]
 800d2b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d2b8:	b29a      	uxth	r2, r3
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	801a      	strh	r2, [r3, #0]
 800d2be:	f000 be1f 	b.w	800df00 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800d2c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	78db      	ldrb	r3, [r3, #3]
 800d2ce:	2b02      	cmp	r3, #2
 800d2d0:	f040 8462 	bne.w	800db98 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800d2d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	6a1a      	ldr	r2, [r3, #32]
 800d2e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	691b      	ldr	r3, [r3, #16]
 800d2ec:	429a      	cmp	r2, r3
 800d2ee:	f240 83df 	bls.w	800dab0 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d2f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d2fa:	681a      	ldr	r2, [r3, #0]
 800d2fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d300:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	781b      	ldrb	r3, [r3, #0]
 800d308:	009b      	lsls	r3, r3, #2
 800d30a:	4413      	add	r3, r2
 800d30c:	881b      	ldrh	r3, [r3, #0]
 800d30e:	b29b      	uxth	r3, r3
 800d310:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d314:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d318:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800d31c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d320:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d324:	681a      	ldr	r2, [r3, #0]
 800d326:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d32a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	781b      	ldrb	r3, [r3, #0]
 800d332:	009b      	lsls	r3, r3, #2
 800d334:	441a      	add	r2, r3
 800d336:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d33a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d33e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d342:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d34a:	b29b      	uxth	r3, r3
 800d34c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800d34e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d352:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	6a1a      	ldr	r2, [r3, #32]
 800d35a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d35e:	1ad2      	subs	r2, r2, r3
 800d360:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d364:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d36c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d370:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d374:	681a      	ldr	r2, [r3, #0]
 800d376:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d37a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	781b      	ldrb	r3, [r3, #0]
 800d382:	009b      	lsls	r3, r3, #2
 800d384:	4413      	add	r3, r2
 800d386:	881b      	ldrh	r3, [r3, #0]
 800d388:	b29b      	uxth	r3, r3
 800d38a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d38e:	2b00      	cmp	r3, #0
 800d390:	f000 81c7 	beq.w	800d722 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d394:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d398:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d3a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	785b      	ldrb	r3, [r3, #1]
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d177      	bne.n	800d4a0 <USB_EPStartXfer+0x2ce>
 800d3b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d3bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d3ca:	b29b      	uxth	r3, r3
 800d3cc:	461a      	mov	r2, r3
 800d3ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3d0:	4413      	add	r3, r2
 800d3d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d3d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	781b      	ldrb	r3, [r3, #0]
 800d3e0:	00da      	lsls	r2, r3, #3
 800d3e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3e4:	4413      	add	r3, r2
 800d3e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d3ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800d3ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3ee:	881b      	ldrh	r3, [r3, #0]
 800d3f0:	b29b      	uxth	r3, r3
 800d3f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d3f6:	b29a      	uxth	r2, r3
 800d3f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3fa:	801a      	strh	r2, [r3, #0]
 800d3fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d400:	2b00      	cmp	r3, #0
 800d402:	d10a      	bne.n	800d41a <USB_EPStartXfer+0x248>
 800d404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d406:	881b      	ldrh	r3, [r3, #0]
 800d408:	b29b      	uxth	r3, r3
 800d40a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d40e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d412:	b29a      	uxth	r2, r3
 800d414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d416:	801a      	strh	r2, [r3, #0]
 800d418:	e067      	b.n	800d4ea <USB_EPStartXfer+0x318>
 800d41a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d41e:	2b3e      	cmp	r3, #62	@ 0x3e
 800d420:	d81c      	bhi.n	800d45c <USB_EPStartXfer+0x28a>
 800d422:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d426:	085b      	lsrs	r3, r3, #1
 800d428:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800d42c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d430:	f003 0301 	and.w	r3, r3, #1
 800d434:	2b00      	cmp	r3, #0
 800d436:	d004      	beq.n	800d442 <USB_EPStartXfer+0x270>
 800d438:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800d43c:	3301      	adds	r3, #1
 800d43e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800d442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d444:	881b      	ldrh	r3, [r3, #0]
 800d446:	b29a      	uxth	r2, r3
 800d448:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800d44c:	b29b      	uxth	r3, r3
 800d44e:	029b      	lsls	r3, r3, #10
 800d450:	b29b      	uxth	r3, r3
 800d452:	4313      	orrs	r3, r2
 800d454:	b29a      	uxth	r2, r3
 800d456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d458:	801a      	strh	r2, [r3, #0]
 800d45a:	e046      	b.n	800d4ea <USB_EPStartXfer+0x318>
 800d45c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d460:	095b      	lsrs	r3, r3, #5
 800d462:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800d466:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d46a:	f003 031f 	and.w	r3, r3, #31
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d104      	bne.n	800d47c <USB_EPStartXfer+0x2aa>
 800d472:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800d476:	3b01      	subs	r3, #1
 800d478:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800d47c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d47e:	881b      	ldrh	r3, [r3, #0]
 800d480:	b29a      	uxth	r2, r3
 800d482:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800d486:	b29b      	uxth	r3, r3
 800d488:	029b      	lsls	r3, r3, #10
 800d48a:	b29b      	uxth	r3, r3
 800d48c:	4313      	orrs	r3, r2
 800d48e:	b29b      	uxth	r3, r3
 800d490:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d494:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d498:	b29a      	uxth	r2, r3
 800d49a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d49c:	801a      	strh	r2, [r3, #0]
 800d49e:	e024      	b.n	800d4ea <USB_EPStartXfer+0x318>
 800d4a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	785b      	ldrb	r3, [r3, #1]
 800d4ac:	2b01      	cmp	r3, #1
 800d4ae:	d11c      	bne.n	800d4ea <USB_EPStartXfer+0x318>
 800d4b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d4be:	b29b      	uxth	r3, r3
 800d4c0:	461a      	mov	r2, r3
 800d4c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4c4:	4413      	add	r3, r2
 800d4c6:	633b      	str	r3, [r7, #48]	@ 0x30
 800d4c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	781b      	ldrb	r3, [r3, #0]
 800d4d4:	00da      	lsls	r2, r3, #3
 800d4d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4d8:	4413      	add	r3, r2
 800d4da:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d4de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d4e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d4e4:	b29a      	uxth	r2, r3
 800d4e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4e8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d4ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	895b      	ldrh	r3, [r3, #10]
 800d4f6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d4fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	6959      	ldr	r1, [r3, #20]
 800d506:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d50a:	b29b      	uxth	r3, r3
 800d50c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d510:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d514:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d518:	6800      	ldr	r0, [r0, #0]
 800d51a:	f001 fb46 	bl	800ebaa <USB_WritePMA>
            ep->xfer_buff += len;
 800d51e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d522:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	695a      	ldr	r2, [r3, #20]
 800d52a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d52e:	441a      	add	r2, r3
 800d530:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d534:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d53c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d540:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	6a1a      	ldr	r2, [r3, #32]
 800d548:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d54c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	691b      	ldr	r3, [r3, #16]
 800d554:	429a      	cmp	r2, r3
 800d556:	d90f      	bls.n	800d578 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800d558:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d55c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	6a1a      	ldr	r2, [r3, #32]
 800d564:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d568:	1ad2      	subs	r2, r2, r3
 800d56a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d56e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	621a      	str	r2, [r3, #32]
 800d576:	e00e      	b.n	800d596 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800d578:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d57c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	6a1b      	ldr	r3, [r3, #32]
 800d584:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800d588:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d58c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	2200      	movs	r2, #0
 800d594:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d596:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d59a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	785b      	ldrb	r3, [r3, #1]
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d177      	bne.n	800d696 <USB_EPStartXfer+0x4c4>
 800d5a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	61bb      	str	r3, [r7, #24]
 800d5b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d5c0:	b29b      	uxth	r3, r3
 800d5c2:	461a      	mov	r2, r3
 800d5c4:	69bb      	ldr	r3, [r7, #24]
 800d5c6:	4413      	add	r3, r2
 800d5c8:	61bb      	str	r3, [r7, #24]
 800d5ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	781b      	ldrb	r3, [r3, #0]
 800d5d6:	00da      	lsls	r2, r3, #3
 800d5d8:	69bb      	ldr	r3, [r7, #24]
 800d5da:	4413      	add	r3, r2
 800d5dc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d5e0:	617b      	str	r3, [r7, #20]
 800d5e2:	697b      	ldr	r3, [r7, #20]
 800d5e4:	881b      	ldrh	r3, [r3, #0]
 800d5e6:	b29b      	uxth	r3, r3
 800d5e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d5ec:	b29a      	uxth	r2, r3
 800d5ee:	697b      	ldr	r3, [r7, #20]
 800d5f0:	801a      	strh	r2, [r3, #0]
 800d5f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d10a      	bne.n	800d610 <USB_EPStartXfer+0x43e>
 800d5fa:	697b      	ldr	r3, [r7, #20]
 800d5fc:	881b      	ldrh	r3, [r3, #0]
 800d5fe:	b29b      	uxth	r3, r3
 800d600:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d604:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d608:	b29a      	uxth	r2, r3
 800d60a:	697b      	ldr	r3, [r7, #20]
 800d60c:	801a      	strh	r2, [r3, #0]
 800d60e:	e06d      	b.n	800d6ec <USB_EPStartXfer+0x51a>
 800d610:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d614:	2b3e      	cmp	r3, #62	@ 0x3e
 800d616:	d81c      	bhi.n	800d652 <USB_EPStartXfer+0x480>
 800d618:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d61c:	085b      	lsrs	r3, r3, #1
 800d61e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d622:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d626:	f003 0301 	and.w	r3, r3, #1
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d004      	beq.n	800d638 <USB_EPStartXfer+0x466>
 800d62e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d632:	3301      	adds	r3, #1
 800d634:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d638:	697b      	ldr	r3, [r7, #20]
 800d63a:	881b      	ldrh	r3, [r3, #0]
 800d63c:	b29a      	uxth	r2, r3
 800d63e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d642:	b29b      	uxth	r3, r3
 800d644:	029b      	lsls	r3, r3, #10
 800d646:	b29b      	uxth	r3, r3
 800d648:	4313      	orrs	r3, r2
 800d64a:	b29a      	uxth	r2, r3
 800d64c:	697b      	ldr	r3, [r7, #20]
 800d64e:	801a      	strh	r2, [r3, #0]
 800d650:	e04c      	b.n	800d6ec <USB_EPStartXfer+0x51a>
 800d652:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d656:	095b      	lsrs	r3, r3, #5
 800d658:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d65c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d660:	f003 031f 	and.w	r3, r3, #31
 800d664:	2b00      	cmp	r3, #0
 800d666:	d104      	bne.n	800d672 <USB_EPStartXfer+0x4a0>
 800d668:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d66c:	3b01      	subs	r3, #1
 800d66e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d672:	697b      	ldr	r3, [r7, #20]
 800d674:	881b      	ldrh	r3, [r3, #0]
 800d676:	b29a      	uxth	r2, r3
 800d678:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d67c:	b29b      	uxth	r3, r3
 800d67e:	029b      	lsls	r3, r3, #10
 800d680:	b29b      	uxth	r3, r3
 800d682:	4313      	orrs	r3, r2
 800d684:	b29b      	uxth	r3, r3
 800d686:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d68a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d68e:	b29a      	uxth	r2, r3
 800d690:	697b      	ldr	r3, [r7, #20]
 800d692:	801a      	strh	r2, [r3, #0]
 800d694:	e02a      	b.n	800d6ec <USB_EPStartXfer+0x51a>
 800d696:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d69a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	785b      	ldrb	r3, [r3, #1]
 800d6a2:	2b01      	cmp	r3, #1
 800d6a4:	d122      	bne.n	800d6ec <USB_EPStartXfer+0x51a>
 800d6a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	623b      	str	r3, [r7, #32]
 800d6b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d6c0:	b29b      	uxth	r3, r3
 800d6c2:	461a      	mov	r2, r3
 800d6c4:	6a3b      	ldr	r3, [r7, #32]
 800d6c6:	4413      	add	r3, r2
 800d6c8:	623b      	str	r3, [r7, #32]
 800d6ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	781b      	ldrb	r3, [r3, #0]
 800d6d6:	00da      	lsls	r2, r3, #3
 800d6d8:	6a3b      	ldr	r3, [r7, #32]
 800d6da:	4413      	add	r3, r2
 800d6dc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d6e0:	61fb      	str	r3, [r7, #28]
 800d6e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d6e6:	b29a      	uxth	r2, r3
 800d6e8:	69fb      	ldr	r3, [r7, #28]
 800d6ea:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d6ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	891b      	ldrh	r3, [r3, #8]
 800d6f8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d6fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d700:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	6959      	ldr	r1, [r3, #20]
 800d708:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d70c:	b29b      	uxth	r3, r3
 800d70e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d712:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d716:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d71a:	6800      	ldr	r0, [r0, #0]
 800d71c:	f001 fa45 	bl	800ebaa <USB_WritePMA>
 800d720:	e3ee      	b.n	800df00 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d722:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d726:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	785b      	ldrb	r3, [r3, #1]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d177      	bne.n	800d822 <USB_EPStartXfer+0x650>
 800d732:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d736:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d73e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d742:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d74c:	b29b      	uxth	r3, r3
 800d74e:	461a      	mov	r2, r3
 800d750:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d752:	4413      	add	r3, r2
 800d754:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d756:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d75a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	781b      	ldrb	r3, [r3, #0]
 800d762:	00da      	lsls	r2, r3, #3
 800d764:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d766:	4413      	add	r3, r2
 800d768:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d76c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d76e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d770:	881b      	ldrh	r3, [r3, #0]
 800d772:	b29b      	uxth	r3, r3
 800d774:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d778:	b29a      	uxth	r2, r3
 800d77a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d77c:	801a      	strh	r2, [r3, #0]
 800d77e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d782:	2b00      	cmp	r3, #0
 800d784:	d10a      	bne.n	800d79c <USB_EPStartXfer+0x5ca>
 800d786:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d788:	881b      	ldrh	r3, [r3, #0]
 800d78a:	b29b      	uxth	r3, r3
 800d78c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d790:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d794:	b29a      	uxth	r2, r3
 800d796:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d798:	801a      	strh	r2, [r3, #0]
 800d79a:	e06d      	b.n	800d878 <USB_EPStartXfer+0x6a6>
 800d79c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7a0:	2b3e      	cmp	r3, #62	@ 0x3e
 800d7a2:	d81c      	bhi.n	800d7de <USB_EPStartXfer+0x60c>
 800d7a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7a8:	085b      	lsrs	r3, r3, #1
 800d7aa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800d7ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7b2:	f003 0301 	and.w	r3, r3, #1
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d004      	beq.n	800d7c4 <USB_EPStartXfer+0x5f2>
 800d7ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d7be:	3301      	adds	r3, #1
 800d7c0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800d7c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d7c6:	881b      	ldrh	r3, [r3, #0]
 800d7c8:	b29a      	uxth	r2, r3
 800d7ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d7ce:	b29b      	uxth	r3, r3
 800d7d0:	029b      	lsls	r3, r3, #10
 800d7d2:	b29b      	uxth	r3, r3
 800d7d4:	4313      	orrs	r3, r2
 800d7d6:	b29a      	uxth	r2, r3
 800d7d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d7da:	801a      	strh	r2, [r3, #0]
 800d7dc:	e04c      	b.n	800d878 <USB_EPStartXfer+0x6a6>
 800d7de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7e2:	095b      	lsrs	r3, r3, #5
 800d7e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800d7e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7ec:	f003 031f 	and.w	r3, r3, #31
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d104      	bne.n	800d7fe <USB_EPStartXfer+0x62c>
 800d7f4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d7f8:	3b01      	subs	r3, #1
 800d7fa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800d7fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d800:	881b      	ldrh	r3, [r3, #0]
 800d802:	b29a      	uxth	r2, r3
 800d804:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d808:	b29b      	uxth	r3, r3
 800d80a:	029b      	lsls	r3, r3, #10
 800d80c:	b29b      	uxth	r3, r3
 800d80e:	4313      	orrs	r3, r2
 800d810:	b29b      	uxth	r3, r3
 800d812:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d816:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d81a:	b29a      	uxth	r2, r3
 800d81c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d81e:	801a      	strh	r2, [r3, #0]
 800d820:	e02a      	b.n	800d878 <USB_EPStartXfer+0x6a6>
 800d822:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d826:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	785b      	ldrb	r3, [r3, #1]
 800d82e:	2b01      	cmp	r3, #1
 800d830:	d122      	bne.n	800d878 <USB_EPStartXfer+0x6a6>
 800d832:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d836:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	653b      	str	r3, [r7, #80]	@ 0x50
 800d83e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d842:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d84c:	b29b      	uxth	r3, r3
 800d84e:	461a      	mov	r2, r3
 800d850:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d852:	4413      	add	r3, r2
 800d854:	653b      	str	r3, [r7, #80]	@ 0x50
 800d856:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d85a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	781b      	ldrb	r3, [r3, #0]
 800d862:	00da      	lsls	r2, r3, #3
 800d864:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d866:	4413      	add	r3, r2
 800d868:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d86c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d86e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d872:	b29a      	uxth	r2, r3
 800d874:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d876:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d878:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d87c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	891b      	ldrh	r3, [r3, #8]
 800d884:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d888:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d88c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	6959      	ldr	r1, [r3, #20]
 800d894:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d898:	b29b      	uxth	r3, r3
 800d89a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d89e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d8a2:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d8a6:	6800      	ldr	r0, [r0, #0]
 800d8a8:	f001 f97f 	bl	800ebaa <USB_WritePMA>
            ep->xfer_buff += len;
 800d8ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	695a      	ldr	r2, [r3, #20]
 800d8b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d8bc:	441a      	add	r2, r3
 800d8be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d8ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	6a1a      	ldr	r2, [r3, #32]
 800d8d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	691b      	ldr	r3, [r3, #16]
 800d8e2:	429a      	cmp	r2, r3
 800d8e4:	d90f      	bls.n	800d906 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800d8e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	6a1a      	ldr	r2, [r3, #32]
 800d8f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d8f6:	1ad2      	subs	r2, r2, r3
 800d8f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	621a      	str	r2, [r3, #32]
 800d904:	e00e      	b.n	800d924 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800d906:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d90a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	6a1b      	ldr	r3, [r3, #32]
 800d912:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800d916:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d91a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	2200      	movs	r2, #0
 800d922:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d924:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d928:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d930:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d934:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	785b      	ldrb	r3, [r3, #1]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d177      	bne.n	800da30 <USB_EPStartXfer+0x85e>
 800d940:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d944:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d94c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d950:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d95a:	b29b      	uxth	r3, r3
 800d95c:	461a      	mov	r2, r3
 800d95e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d960:	4413      	add	r3, r2
 800d962:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d964:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d968:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	781b      	ldrb	r3, [r3, #0]
 800d970:	00da      	lsls	r2, r3, #3
 800d972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d974:	4413      	add	r3, r2
 800d976:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d97a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d97c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d97e:	881b      	ldrh	r3, [r3, #0]
 800d980:	b29b      	uxth	r3, r3
 800d982:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d986:	b29a      	uxth	r2, r3
 800d988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d98a:	801a      	strh	r2, [r3, #0]
 800d98c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d990:	2b00      	cmp	r3, #0
 800d992:	d10a      	bne.n	800d9aa <USB_EPStartXfer+0x7d8>
 800d994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d996:	881b      	ldrh	r3, [r3, #0]
 800d998:	b29b      	uxth	r3, r3
 800d99a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d99e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d9a2:	b29a      	uxth	r2, r3
 800d9a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9a6:	801a      	strh	r2, [r3, #0]
 800d9a8:	e067      	b.n	800da7a <USB_EPStartXfer+0x8a8>
 800d9aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d9ae:	2b3e      	cmp	r3, #62	@ 0x3e
 800d9b0:	d81c      	bhi.n	800d9ec <USB_EPStartXfer+0x81a>
 800d9b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d9b6:	085b      	lsrs	r3, r3, #1
 800d9b8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d9bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d9c0:	f003 0301 	and.w	r3, r3, #1
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d004      	beq.n	800d9d2 <USB_EPStartXfer+0x800>
 800d9c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d9cc:	3301      	adds	r3, #1
 800d9ce:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d9d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9d4:	881b      	ldrh	r3, [r3, #0]
 800d9d6:	b29a      	uxth	r2, r3
 800d9d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d9dc:	b29b      	uxth	r3, r3
 800d9de:	029b      	lsls	r3, r3, #10
 800d9e0:	b29b      	uxth	r3, r3
 800d9e2:	4313      	orrs	r3, r2
 800d9e4:	b29a      	uxth	r2, r3
 800d9e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9e8:	801a      	strh	r2, [r3, #0]
 800d9ea:	e046      	b.n	800da7a <USB_EPStartXfer+0x8a8>
 800d9ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d9f0:	095b      	lsrs	r3, r3, #5
 800d9f2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d9f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d9fa:	f003 031f 	and.w	r3, r3, #31
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d104      	bne.n	800da0c <USB_EPStartXfer+0x83a>
 800da02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800da06:	3b01      	subs	r3, #1
 800da08:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800da0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da0e:	881b      	ldrh	r3, [r3, #0]
 800da10:	b29a      	uxth	r2, r3
 800da12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800da16:	b29b      	uxth	r3, r3
 800da18:	029b      	lsls	r3, r3, #10
 800da1a:	b29b      	uxth	r3, r3
 800da1c:	4313      	orrs	r3, r2
 800da1e:	b29b      	uxth	r3, r3
 800da20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800da28:	b29a      	uxth	r2, r3
 800da2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da2c:	801a      	strh	r2, [r3, #0]
 800da2e:	e024      	b.n	800da7a <USB_EPStartXfer+0x8a8>
 800da30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	785b      	ldrb	r3, [r3, #1]
 800da3c:	2b01      	cmp	r3, #1
 800da3e:	d11c      	bne.n	800da7a <USB_EPStartXfer+0x8a8>
 800da40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da44:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da4e:	b29b      	uxth	r3, r3
 800da50:	461a      	mov	r2, r3
 800da52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da54:	4413      	add	r3, r2
 800da56:	643b      	str	r3, [r7, #64]	@ 0x40
 800da58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	781b      	ldrb	r3, [r3, #0]
 800da64:	00da      	lsls	r2, r3, #3
 800da66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da68:	4413      	add	r3, r2
 800da6a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800da6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800da70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800da74:	b29a      	uxth	r2, r3
 800da76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da78:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800da7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	895b      	ldrh	r3, [r3, #10]
 800da86:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800da8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	6959      	ldr	r1, [r3, #20]
 800da96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800da9a:	b29b      	uxth	r3, r3
 800da9c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800daa0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800daa4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800daa8:	6800      	ldr	r0, [r0, #0]
 800daaa:	f001 f87e 	bl	800ebaa <USB_WritePMA>
 800daae:	e227      	b.n	800df00 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800dab0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dab4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	6a1b      	ldr	r3, [r3, #32]
 800dabc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800dac0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dac4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dac8:	681a      	ldr	r2, [r3, #0]
 800daca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dace:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	781b      	ldrb	r3, [r3, #0]
 800dad6:	009b      	lsls	r3, r3, #2
 800dad8:	4413      	add	r3, r2
 800dada:	881b      	ldrh	r3, [r3, #0]
 800dadc:	b29b      	uxth	r3, r3
 800dade:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800dae2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dae6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800daea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800daee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800daf2:	681a      	ldr	r2, [r3, #0]
 800daf4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800daf8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	781b      	ldrb	r3, [r3, #0]
 800db00:	009b      	lsls	r3, r3, #2
 800db02:	441a      	add	r2, r3
 800db04:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800db08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db18:	b29b      	uxth	r3, r3
 800db1a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800db1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db20:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800db28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db2c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800db36:	b29b      	uxth	r3, r3
 800db38:	461a      	mov	r2, r3
 800db3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800db3c:	4413      	add	r3, r2
 800db3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800db40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	781b      	ldrb	r3, [r3, #0]
 800db4c:	00da      	lsls	r2, r3, #3
 800db4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800db50:	4413      	add	r3, r2
 800db52:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800db56:	65bb      	str	r3, [r7, #88]	@ 0x58
 800db58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800db5c:	b29a      	uxth	r2, r3
 800db5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800db60:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800db62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	891b      	ldrh	r3, [r3, #8]
 800db6e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800db72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	6959      	ldr	r1, [r3, #20]
 800db7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800db82:	b29b      	uxth	r3, r3
 800db84:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800db88:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800db8c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800db90:	6800      	ldr	r0, [r0, #0]
 800db92:	f001 f80a 	bl	800ebaa <USB_WritePMA>
 800db96:	e1b3      	b.n	800df00 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800db98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db9c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	6a1a      	ldr	r2, [r3, #32]
 800dba4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dba8:	1ad2      	subs	r2, r2, r3
 800dbaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800dbb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dbbe:	681a      	ldr	r2, [r3, #0]
 800dbc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	781b      	ldrb	r3, [r3, #0]
 800dbcc:	009b      	lsls	r3, r3, #2
 800dbce:	4413      	add	r3, r2
 800dbd0:	881b      	ldrh	r3, [r3, #0]
 800dbd2:	b29b      	uxth	r3, r3
 800dbd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	f000 80c6 	beq.w	800dd6a <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dbde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbe2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	673b      	str	r3, [r7, #112]	@ 0x70
 800dbea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	785b      	ldrb	r3, [r3, #1]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d177      	bne.n	800dcea <USB_EPStartXfer+0xb18>
 800dbfa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbfe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dc06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dc14:	b29b      	uxth	r3, r3
 800dc16:	461a      	mov	r2, r3
 800dc18:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc1a:	4413      	add	r3, r2
 800dc1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dc1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc22:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	781b      	ldrb	r3, [r3, #0]
 800dc2a:	00da      	lsls	r2, r3, #3
 800dc2c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc2e:	4413      	add	r3, r2
 800dc30:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dc34:	667b      	str	r3, [r7, #100]	@ 0x64
 800dc36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc38:	881b      	ldrh	r3, [r3, #0]
 800dc3a:	b29b      	uxth	r3, r3
 800dc3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dc40:	b29a      	uxth	r2, r3
 800dc42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc44:	801a      	strh	r2, [r3, #0]
 800dc46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d10a      	bne.n	800dc64 <USB_EPStartXfer+0xa92>
 800dc4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc50:	881b      	ldrh	r3, [r3, #0]
 800dc52:	b29b      	uxth	r3, r3
 800dc54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dc58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dc5c:	b29a      	uxth	r2, r3
 800dc5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc60:	801a      	strh	r2, [r3, #0]
 800dc62:	e067      	b.n	800dd34 <USB_EPStartXfer+0xb62>
 800dc64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc68:	2b3e      	cmp	r3, #62	@ 0x3e
 800dc6a:	d81c      	bhi.n	800dca6 <USB_EPStartXfer+0xad4>
 800dc6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc70:	085b      	lsrs	r3, r3, #1
 800dc72:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800dc76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc7a:	f003 0301 	and.w	r3, r3, #1
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d004      	beq.n	800dc8c <USB_EPStartXfer+0xaba>
 800dc82:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800dc86:	3301      	adds	r3, #1
 800dc88:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800dc8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc8e:	881b      	ldrh	r3, [r3, #0]
 800dc90:	b29a      	uxth	r2, r3
 800dc92:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800dc96:	b29b      	uxth	r3, r3
 800dc98:	029b      	lsls	r3, r3, #10
 800dc9a:	b29b      	uxth	r3, r3
 800dc9c:	4313      	orrs	r3, r2
 800dc9e:	b29a      	uxth	r2, r3
 800dca0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dca2:	801a      	strh	r2, [r3, #0]
 800dca4:	e046      	b.n	800dd34 <USB_EPStartXfer+0xb62>
 800dca6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dcaa:	095b      	lsrs	r3, r3, #5
 800dcac:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800dcb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dcb4:	f003 031f 	and.w	r3, r3, #31
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d104      	bne.n	800dcc6 <USB_EPStartXfer+0xaf4>
 800dcbc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800dcc0:	3b01      	subs	r3, #1
 800dcc2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800dcc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcc8:	881b      	ldrh	r3, [r3, #0]
 800dcca:	b29a      	uxth	r2, r3
 800dccc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800dcd0:	b29b      	uxth	r3, r3
 800dcd2:	029b      	lsls	r3, r3, #10
 800dcd4:	b29b      	uxth	r3, r3
 800dcd6:	4313      	orrs	r3, r2
 800dcd8:	b29b      	uxth	r3, r3
 800dcda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dcde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dce2:	b29a      	uxth	r2, r3
 800dce4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dce6:	801a      	strh	r2, [r3, #0]
 800dce8:	e024      	b.n	800dd34 <USB_EPStartXfer+0xb62>
 800dcea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dcee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	785b      	ldrb	r3, [r3, #1]
 800dcf6:	2b01      	cmp	r3, #1
 800dcf8:	d11c      	bne.n	800dd34 <USB_EPStartXfer+0xb62>
 800dcfa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dcfe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd08:	b29b      	uxth	r3, r3
 800dd0a:	461a      	mov	r2, r3
 800dd0c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dd0e:	4413      	add	r3, r2
 800dd10:	673b      	str	r3, [r7, #112]	@ 0x70
 800dd12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	781b      	ldrb	r3, [r3, #0]
 800dd1e:	00da      	lsls	r2, r3, #3
 800dd20:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dd22:	4413      	add	r3, r2
 800dd24:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dd28:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dd2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd2e:	b29a      	uxth	r2, r3
 800dd30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd32:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800dd34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	895b      	ldrh	r3, [r3, #10]
 800dd40:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dd44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	6959      	ldr	r1, [r3, #20]
 800dd50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd54:	b29b      	uxth	r3, r3
 800dd56:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dd5a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800dd5e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800dd62:	6800      	ldr	r0, [r0, #0]
 800dd64:	f000 ff21 	bl	800ebaa <USB_WritePMA>
 800dd68:	e0ca      	b.n	800df00 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800dd6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	785b      	ldrb	r3, [r3, #1]
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d177      	bne.n	800de6a <USB_EPStartXfer+0xc98>
 800dd7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd7e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dd86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd8a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd94:	b29b      	uxth	r3, r3
 800dd96:	461a      	mov	r2, r3
 800dd98:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800dd9a:	4413      	add	r3, r2
 800dd9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dd9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dda2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	781b      	ldrb	r3, [r3, #0]
 800ddaa:	00da      	lsls	r2, r3, #3
 800ddac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ddae:	4413      	add	r3, r2
 800ddb0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ddb4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ddb6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ddb8:	881b      	ldrh	r3, [r3, #0]
 800ddba:	b29b      	uxth	r3, r3
 800ddbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ddc0:	b29a      	uxth	r2, r3
 800ddc2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ddc4:	801a      	strh	r2, [r3, #0]
 800ddc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d10a      	bne.n	800dde4 <USB_EPStartXfer+0xc12>
 800ddce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ddd0:	881b      	ldrh	r3, [r3, #0]
 800ddd2:	b29b      	uxth	r3, r3
 800ddd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ddd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dddc:	b29a      	uxth	r2, r3
 800ddde:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dde0:	801a      	strh	r2, [r3, #0]
 800dde2:	e073      	b.n	800decc <USB_EPStartXfer+0xcfa>
 800dde4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dde8:	2b3e      	cmp	r3, #62	@ 0x3e
 800ddea:	d81c      	bhi.n	800de26 <USB_EPStartXfer+0xc54>
 800ddec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ddf0:	085b      	lsrs	r3, r3, #1
 800ddf2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800ddf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ddfa:	f003 0301 	and.w	r3, r3, #1
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d004      	beq.n	800de0c <USB_EPStartXfer+0xc3a>
 800de02:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800de06:	3301      	adds	r3, #1
 800de08:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800de0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de0e:	881b      	ldrh	r3, [r3, #0]
 800de10:	b29a      	uxth	r2, r3
 800de12:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800de16:	b29b      	uxth	r3, r3
 800de18:	029b      	lsls	r3, r3, #10
 800de1a:	b29b      	uxth	r3, r3
 800de1c:	4313      	orrs	r3, r2
 800de1e:	b29a      	uxth	r2, r3
 800de20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de22:	801a      	strh	r2, [r3, #0]
 800de24:	e052      	b.n	800decc <USB_EPStartXfer+0xcfa>
 800de26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de2a:	095b      	lsrs	r3, r3, #5
 800de2c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800de30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de34:	f003 031f 	and.w	r3, r3, #31
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d104      	bne.n	800de46 <USB_EPStartXfer+0xc74>
 800de3c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800de40:	3b01      	subs	r3, #1
 800de42:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800de46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de48:	881b      	ldrh	r3, [r3, #0]
 800de4a:	b29a      	uxth	r2, r3
 800de4c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800de50:	b29b      	uxth	r3, r3
 800de52:	029b      	lsls	r3, r3, #10
 800de54:	b29b      	uxth	r3, r3
 800de56:	4313      	orrs	r3, r2
 800de58:	b29b      	uxth	r3, r3
 800de5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800de5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800de62:	b29a      	uxth	r2, r3
 800de64:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de66:	801a      	strh	r2, [r3, #0]
 800de68:	e030      	b.n	800decc <USB_EPStartXfer+0xcfa>
 800de6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	785b      	ldrb	r3, [r3, #1]
 800de76:	2b01      	cmp	r3, #1
 800de78:	d128      	bne.n	800decc <USB_EPStartXfer+0xcfa>
 800de7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de7e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800de88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de8c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de96:	b29b      	uxth	r3, r3
 800de98:	461a      	mov	r2, r3
 800de9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800de9e:	4413      	add	r3, r2
 800dea0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dea4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dea8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	781b      	ldrb	r3, [r3, #0]
 800deb0:	00da      	lsls	r2, r3, #3
 800deb2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800deb6:	4413      	add	r3, r2
 800deb8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800debc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800dec0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dec4:	b29a      	uxth	r2, r3
 800dec6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800deca:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800decc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ded0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	891b      	ldrh	r3, [r3, #8]
 800ded8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dedc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dee0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	6959      	ldr	r1, [r3, #20]
 800dee8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800deec:	b29b      	uxth	r3, r3
 800deee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800def2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800def6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800defa:	6800      	ldr	r0, [r0, #0]
 800defc:	f000 fe55 	bl	800ebaa <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800df00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df04:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800df08:	681a      	ldr	r2, [r3, #0]
 800df0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	781b      	ldrb	r3, [r3, #0]
 800df16:	009b      	lsls	r3, r3, #2
 800df18:	4413      	add	r3, r2
 800df1a:	881b      	ldrh	r3, [r3, #0]
 800df1c:	b29b      	uxth	r3, r3
 800df1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800df22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800df26:	817b      	strh	r3, [r7, #10]
 800df28:	897b      	ldrh	r3, [r7, #10]
 800df2a:	f083 0310 	eor.w	r3, r3, #16
 800df2e:	817b      	strh	r3, [r7, #10]
 800df30:	897b      	ldrh	r3, [r7, #10]
 800df32:	f083 0320 	eor.w	r3, r3, #32
 800df36:	817b      	strh	r3, [r7, #10]
 800df38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df3c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800df40:	681a      	ldr	r2, [r3, #0]
 800df42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	781b      	ldrb	r3, [r3, #0]
 800df4e:	009b      	lsls	r3, r3, #2
 800df50:	441a      	add	r2, r3
 800df52:	897b      	ldrh	r3, [r7, #10]
 800df54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800df60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df64:	b29b      	uxth	r3, r3
 800df66:	8013      	strh	r3, [r2, #0]
 800df68:	f000 bcdf 	b.w	800e92a <USB_EPStartXfer+0x1758>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800df6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	7b1b      	ldrb	r3, [r3, #12]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	f040 80bc 	bne.w	800e0f6 <USB_EPStartXfer+0xf24>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800df7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	699a      	ldr	r2, [r3, #24]
 800df8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	691b      	ldr	r3, [r3, #16]
 800df96:	429a      	cmp	r2, r3
 800df98:	d917      	bls.n	800dfca <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800df9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	691b      	ldr	r3, [r3, #16]
 800dfa6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 800dfaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dfae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	699a      	ldr	r2, [r3, #24]
 800dfb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dfba:	1ad2      	subs	r2, r2, r3
 800dfbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dfc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	619a      	str	r2, [r3, #24]
 800dfc8:	e00e      	b.n	800dfe8 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800dfca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dfce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	699b      	ldr	r3, [r3, #24]
 800dfd6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 800dfda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dfde:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	2200      	movs	r2, #0
 800dfe6:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800dfe8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dfec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dff6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dffa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e004:	b29b      	uxth	r3, r3
 800e006:	461a      	mov	r2, r3
 800e008:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e00c:	4413      	add	r3, r2
 800e00e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e012:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e016:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	781b      	ldrb	r3, [r3, #0]
 800e01e:	00da      	lsls	r2, r3, #3
 800e020:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e024:	4413      	add	r3, r2
 800e026:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e02a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e02e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e032:	881b      	ldrh	r3, [r3, #0]
 800e034:	b29b      	uxth	r3, r3
 800e036:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e03a:	b29a      	uxth	r2, r3
 800e03c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e040:	801a      	strh	r2, [r3, #0]
 800e042:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e046:	2b00      	cmp	r3, #0
 800e048:	d10d      	bne.n	800e066 <USB_EPStartXfer+0xe94>
 800e04a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e04e:	881b      	ldrh	r3, [r3, #0]
 800e050:	b29b      	uxth	r3, r3
 800e052:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e056:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e05a:	b29a      	uxth	r2, r3
 800e05c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e060:	801a      	strh	r2, [r3, #0]
 800e062:	f000 bc28 	b.w	800e8b6 <USB_EPStartXfer+0x16e4>
 800e066:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e06a:	2b3e      	cmp	r3, #62	@ 0x3e
 800e06c:	d81f      	bhi.n	800e0ae <USB_EPStartXfer+0xedc>
 800e06e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e072:	085b      	lsrs	r3, r3, #1
 800e074:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e078:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e07c:	f003 0301 	and.w	r3, r3, #1
 800e080:	2b00      	cmp	r3, #0
 800e082:	d004      	beq.n	800e08e <USB_EPStartXfer+0xebc>
 800e084:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e088:	3301      	adds	r3, #1
 800e08a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e08e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e092:	881b      	ldrh	r3, [r3, #0]
 800e094:	b29a      	uxth	r2, r3
 800e096:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e09a:	b29b      	uxth	r3, r3
 800e09c:	029b      	lsls	r3, r3, #10
 800e09e:	b29b      	uxth	r3, r3
 800e0a0:	4313      	orrs	r3, r2
 800e0a2:	b29a      	uxth	r2, r3
 800e0a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e0a8:	801a      	strh	r2, [r3, #0]
 800e0aa:	f000 bc04 	b.w	800e8b6 <USB_EPStartXfer+0x16e4>
 800e0ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0b2:	095b      	lsrs	r3, r3, #5
 800e0b4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e0b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0bc:	f003 031f 	and.w	r3, r3, #31
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d104      	bne.n	800e0ce <USB_EPStartXfer+0xefc>
 800e0c4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e0c8:	3b01      	subs	r3, #1
 800e0ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e0ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e0d2:	881b      	ldrh	r3, [r3, #0]
 800e0d4:	b29a      	uxth	r2, r3
 800e0d6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e0da:	b29b      	uxth	r3, r3
 800e0dc:	029b      	lsls	r3, r3, #10
 800e0de:	b29b      	uxth	r3, r3
 800e0e0:	4313      	orrs	r3, r2
 800e0e2:	b29b      	uxth	r3, r3
 800e0e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e0e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e0ec:	b29a      	uxth	r2, r3
 800e0ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e0f2:	801a      	strh	r2, [r3, #0]
 800e0f4:	e3df      	b.n	800e8b6 <USB_EPStartXfer+0x16e4>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800e0f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e0fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	78db      	ldrb	r3, [r3, #3]
 800e102:	2b02      	cmp	r3, #2
 800e104:	f040 8218 	bne.w	800e538 <USB_EPStartXfer+0x1366>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800e108:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e10c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	785b      	ldrb	r3, [r3, #1]
 800e114:	2b00      	cmp	r3, #0
 800e116:	f040 809d 	bne.w	800e254 <USB_EPStartXfer+0x1082>
 800e11a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e11e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e128:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e12c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e136:	b29b      	uxth	r3, r3
 800e138:	461a      	mov	r2, r3
 800e13a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e13e:	4413      	add	r3, r2
 800e140:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e144:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e148:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	781b      	ldrb	r3, [r3, #0]
 800e150:	00da      	lsls	r2, r3, #3
 800e152:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e156:	4413      	add	r3, r2
 800e158:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e15c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e160:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e164:	881b      	ldrh	r3, [r3, #0]
 800e166:	b29b      	uxth	r3, r3
 800e168:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e16c:	b29a      	uxth	r2, r3
 800e16e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e172:	801a      	strh	r2, [r3, #0]
 800e174:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e178:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	691b      	ldr	r3, [r3, #16]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d10c      	bne.n	800e19e <USB_EPStartXfer+0xfcc>
 800e184:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e188:	881b      	ldrh	r3, [r3, #0]
 800e18a:	b29b      	uxth	r3, r3
 800e18c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e190:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e194:	b29a      	uxth	r2, r3
 800e196:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e19a:	801a      	strh	r2, [r3, #0]
 800e19c:	e08f      	b.n	800e2be <USB_EPStartXfer+0x10ec>
 800e19e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e1a2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	691b      	ldr	r3, [r3, #16]
 800e1aa:	2b3e      	cmp	r3, #62	@ 0x3e
 800e1ac:	d826      	bhi.n	800e1fc <USB_EPStartXfer+0x102a>
 800e1ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e1b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	691b      	ldr	r3, [r3, #16]
 800e1ba:	085b      	lsrs	r3, r3, #1
 800e1bc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e1c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e1c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	691b      	ldr	r3, [r3, #16]
 800e1cc:	f003 0301 	and.w	r3, r3, #1
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d004      	beq.n	800e1de <USB_EPStartXfer+0x100c>
 800e1d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e1d8:	3301      	adds	r3, #1
 800e1da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e1de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e1e2:	881b      	ldrh	r3, [r3, #0]
 800e1e4:	b29a      	uxth	r2, r3
 800e1e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e1ea:	b29b      	uxth	r3, r3
 800e1ec:	029b      	lsls	r3, r3, #10
 800e1ee:	b29b      	uxth	r3, r3
 800e1f0:	4313      	orrs	r3, r2
 800e1f2:	b29a      	uxth	r2, r3
 800e1f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e1f8:	801a      	strh	r2, [r3, #0]
 800e1fa:	e060      	b.n	800e2be <USB_EPStartXfer+0x10ec>
 800e1fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e200:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	691b      	ldr	r3, [r3, #16]
 800e208:	095b      	lsrs	r3, r3, #5
 800e20a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e20e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e212:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	691b      	ldr	r3, [r3, #16]
 800e21a:	f003 031f 	and.w	r3, r3, #31
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d104      	bne.n	800e22c <USB_EPStartXfer+0x105a>
 800e222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e226:	3b01      	subs	r3, #1
 800e228:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e22c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e230:	881b      	ldrh	r3, [r3, #0]
 800e232:	b29a      	uxth	r2, r3
 800e234:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e238:	b29b      	uxth	r3, r3
 800e23a:	029b      	lsls	r3, r3, #10
 800e23c:	b29b      	uxth	r3, r3
 800e23e:	4313      	orrs	r3, r2
 800e240:	b29b      	uxth	r3, r3
 800e242:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e246:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e24a:	b29a      	uxth	r2, r3
 800e24c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e250:	801a      	strh	r2, [r3, #0]
 800e252:	e034      	b.n	800e2be <USB_EPStartXfer+0x10ec>
 800e254:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e258:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	785b      	ldrb	r3, [r3, #1]
 800e260:	2b01      	cmp	r3, #1
 800e262:	d12c      	bne.n	800e2be <USB_EPStartXfer+0x10ec>
 800e264:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e268:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e272:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e276:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e280:	b29b      	uxth	r3, r3
 800e282:	461a      	mov	r2, r3
 800e284:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e288:	4413      	add	r3, r2
 800e28a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e28e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e292:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	781b      	ldrb	r3, [r3, #0]
 800e29a:	00da      	lsls	r2, r3, #3
 800e29c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e2a0:	4413      	add	r3, r2
 800e2a2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e2a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e2aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e2ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	691b      	ldr	r3, [r3, #16]
 800e2b6:	b29a      	uxth	r2, r3
 800e2b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800e2bc:	801a      	strh	r2, [r3, #0]
 800e2be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e2c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e2cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e2d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	785b      	ldrb	r3, [r3, #1]
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	f040 809d 	bne.w	800e418 <USB_EPStartXfer+0x1246>
 800e2de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e2e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e2ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e2f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e2fa:	b29b      	uxth	r3, r3
 800e2fc:	461a      	mov	r2, r3
 800e2fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e302:	4413      	add	r3, r2
 800e304:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e308:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e30c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	781b      	ldrb	r3, [r3, #0]
 800e314:	00da      	lsls	r2, r3, #3
 800e316:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e31a:	4413      	add	r3, r2
 800e31c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e320:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e324:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e328:	881b      	ldrh	r3, [r3, #0]
 800e32a:	b29b      	uxth	r3, r3
 800e32c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e330:	b29a      	uxth	r2, r3
 800e332:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e336:	801a      	strh	r2, [r3, #0]
 800e338:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e33c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	691b      	ldr	r3, [r3, #16]
 800e344:	2b00      	cmp	r3, #0
 800e346:	d10c      	bne.n	800e362 <USB_EPStartXfer+0x1190>
 800e348:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e34c:	881b      	ldrh	r3, [r3, #0]
 800e34e:	b29b      	uxth	r3, r3
 800e350:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e354:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e358:	b29a      	uxth	r2, r3
 800e35a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e35e:	801a      	strh	r2, [r3, #0]
 800e360:	e088      	b.n	800e474 <USB_EPStartXfer+0x12a2>
 800e362:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e366:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	691b      	ldr	r3, [r3, #16]
 800e36e:	2b3e      	cmp	r3, #62	@ 0x3e
 800e370:	d826      	bhi.n	800e3c0 <USB_EPStartXfer+0x11ee>
 800e372:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e376:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	691b      	ldr	r3, [r3, #16]
 800e37e:	085b      	lsrs	r3, r3, #1
 800e380:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e384:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e388:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	691b      	ldr	r3, [r3, #16]
 800e390:	f003 0301 	and.w	r3, r3, #1
 800e394:	2b00      	cmp	r3, #0
 800e396:	d004      	beq.n	800e3a2 <USB_EPStartXfer+0x11d0>
 800e398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e39c:	3301      	adds	r3, #1
 800e39e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e3a2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e3a6:	881b      	ldrh	r3, [r3, #0]
 800e3a8:	b29a      	uxth	r2, r3
 800e3aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e3ae:	b29b      	uxth	r3, r3
 800e3b0:	029b      	lsls	r3, r3, #10
 800e3b2:	b29b      	uxth	r3, r3
 800e3b4:	4313      	orrs	r3, r2
 800e3b6:	b29a      	uxth	r2, r3
 800e3b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e3bc:	801a      	strh	r2, [r3, #0]
 800e3be:	e059      	b.n	800e474 <USB_EPStartXfer+0x12a2>
 800e3c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e3c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	691b      	ldr	r3, [r3, #16]
 800e3cc:	095b      	lsrs	r3, r3, #5
 800e3ce:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e3d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e3d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	691b      	ldr	r3, [r3, #16]
 800e3de:	f003 031f 	and.w	r3, r3, #31
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d104      	bne.n	800e3f0 <USB_EPStartXfer+0x121e>
 800e3e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e3ea:	3b01      	subs	r3, #1
 800e3ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e3f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e3f4:	881b      	ldrh	r3, [r3, #0]
 800e3f6:	b29a      	uxth	r2, r3
 800e3f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e3fc:	b29b      	uxth	r3, r3
 800e3fe:	029b      	lsls	r3, r3, #10
 800e400:	b29b      	uxth	r3, r3
 800e402:	4313      	orrs	r3, r2
 800e404:	b29b      	uxth	r3, r3
 800e406:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e40a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e40e:	b29a      	uxth	r2, r3
 800e410:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e414:	801a      	strh	r2, [r3, #0]
 800e416:	e02d      	b.n	800e474 <USB_EPStartXfer+0x12a2>
 800e418:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e41c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	785b      	ldrb	r3, [r3, #1]
 800e424:	2b01      	cmp	r3, #1
 800e426:	d125      	bne.n	800e474 <USB_EPStartXfer+0x12a2>
 800e428:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e42c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e436:	b29b      	uxth	r3, r3
 800e438:	461a      	mov	r2, r3
 800e43a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e43e:	4413      	add	r3, r2
 800e440:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e444:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e448:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	781b      	ldrb	r3, [r3, #0]
 800e450:	00da      	lsls	r2, r3, #3
 800e452:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e456:	4413      	add	r3, r2
 800e458:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e45c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e460:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e464:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	691b      	ldr	r3, [r3, #16]
 800e46c:	b29a      	uxth	r2, r3
 800e46e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e472:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800e474:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e478:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e47c:	681b      	ldr	r3, [r3, #0]
 800e47e:	69db      	ldr	r3, [r3, #28]
 800e480:	2b00      	cmp	r3, #0
 800e482:	f000 8218 	beq.w	800e8b6 <USB_EPStartXfer+0x16e4>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800e486:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e48a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e48e:	681a      	ldr	r2, [r3, #0]
 800e490:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e494:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	781b      	ldrb	r3, [r3, #0]
 800e49c:	009b      	lsls	r3, r3, #2
 800e49e:	4413      	add	r3, r2
 800e4a0:	881b      	ldrh	r3, [r3, #0]
 800e4a2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e4a6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e4aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d005      	beq.n	800e4be <USB_EPStartXfer+0x12ec>
 800e4b2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e4b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d10d      	bne.n	800e4da <USB_EPStartXfer+0x1308>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e4be:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e4c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	f040 81f5 	bne.w	800e8b6 <USB_EPStartXfer+0x16e4>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e4cc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e4d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	f040 81ee 	bne.w	800e8b6 <USB_EPStartXfer+0x16e4>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800e4da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e4de:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e4e2:	681a      	ldr	r2, [r3, #0]
 800e4e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e4e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	781b      	ldrb	r3, [r3, #0]
 800e4f0:	009b      	lsls	r3, r3, #2
 800e4f2:	4413      	add	r3, r2
 800e4f4:	881b      	ldrh	r3, [r3, #0]
 800e4f6:	b29b      	uxth	r3, r3
 800e4f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e4fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e500:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800e504:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e508:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e50c:	681a      	ldr	r2, [r3, #0]
 800e50e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e512:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	781b      	ldrb	r3, [r3, #0]
 800e51a:	009b      	lsls	r3, r3, #2
 800e51c:	441a      	add	r2, r3
 800e51e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e522:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e526:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e52a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e52e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e532:	b29b      	uxth	r3, r3
 800e534:	8013      	strh	r3, [r2, #0]
 800e536:	e1be      	b.n	800e8b6 <USB_EPStartXfer+0x16e4>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800e538:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e53c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	78db      	ldrb	r3, [r3, #3]
 800e544:	2b01      	cmp	r3, #1
 800e546:	f040 81b4 	bne.w	800e8b2 <USB_EPStartXfer+0x16e0>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800e54a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e54e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	699a      	ldr	r2, [r3, #24]
 800e556:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e55a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	691b      	ldr	r3, [r3, #16]
 800e562:	429a      	cmp	r2, r3
 800e564:	d917      	bls.n	800e596 <USB_EPStartXfer+0x13c4>
        {
          len = ep->maxpacket;
 800e566:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e56a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	691b      	ldr	r3, [r3, #16]
 800e572:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 800e576:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e57a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	699a      	ldr	r2, [r3, #24]
 800e582:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e586:	1ad2      	subs	r2, r2, r3
 800e588:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e58c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	619a      	str	r2, [r3, #24]
 800e594:	e00e      	b.n	800e5b4 <USB_EPStartXfer+0x13e2>
        }
        else
        {
          len = ep->xfer_len;
 800e596:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e59a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	699b      	ldr	r3, [r3, #24]
 800e5a2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 800e5a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e5aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	2200      	movs	r2, #0
 800e5b2:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800e5b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e5b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	785b      	ldrb	r3, [r3, #1]
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	f040 8085 	bne.w	800e6d0 <USB_EPStartXfer+0x14fe>
 800e5c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e5ca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e5d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e5d8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e5e2:	b29b      	uxth	r3, r3
 800e5e4:	461a      	mov	r2, r3
 800e5e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e5ea:	4413      	add	r3, r2
 800e5ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e5f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e5f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	781b      	ldrb	r3, [r3, #0]
 800e5fc:	00da      	lsls	r2, r3, #3
 800e5fe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e602:	4413      	add	r3, r2
 800e604:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e608:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e60c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e610:	881b      	ldrh	r3, [r3, #0]
 800e612:	b29b      	uxth	r3, r3
 800e614:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e618:	b29a      	uxth	r2, r3
 800e61a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e61e:	801a      	strh	r2, [r3, #0]
 800e620:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e624:	2b00      	cmp	r3, #0
 800e626:	d10c      	bne.n	800e642 <USB_EPStartXfer+0x1470>
 800e628:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e62c:	881b      	ldrh	r3, [r3, #0]
 800e62e:	b29b      	uxth	r3, r3
 800e630:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e634:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e638:	b29a      	uxth	r2, r3
 800e63a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e63e:	801a      	strh	r2, [r3, #0]
 800e640:	e077      	b.n	800e732 <USB_EPStartXfer+0x1560>
 800e642:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e646:	2b3e      	cmp	r3, #62	@ 0x3e
 800e648:	d81e      	bhi.n	800e688 <USB_EPStartXfer+0x14b6>
 800e64a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e64e:	085b      	lsrs	r3, r3, #1
 800e650:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e654:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e658:	f003 0301 	and.w	r3, r3, #1
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d004      	beq.n	800e66a <USB_EPStartXfer+0x1498>
 800e660:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e664:	3301      	adds	r3, #1
 800e666:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e66a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e66e:	881b      	ldrh	r3, [r3, #0]
 800e670:	b29a      	uxth	r2, r3
 800e672:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e676:	b29b      	uxth	r3, r3
 800e678:	029b      	lsls	r3, r3, #10
 800e67a:	b29b      	uxth	r3, r3
 800e67c:	4313      	orrs	r3, r2
 800e67e:	b29a      	uxth	r2, r3
 800e680:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e684:	801a      	strh	r2, [r3, #0]
 800e686:	e054      	b.n	800e732 <USB_EPStartXfer+0x1560>
 800e688:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e68c:	095b      	lsrs	r3, r3, #5
 800e68e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e692:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e696:	f003 031f 	and.w	r3, r3, #31
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d104      	bne.n	800e6a8 <USB_EPStartXfer+0x14d6>
 800e69e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e6a2:	3b01      	subs	r3, #1
 800e6a4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e6a8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e6ac:	881b      	ldrh	r3, [r3, #0]
 800e6ae:	b29a      	uxth	r2, r3
 800e6b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e6b4:	b29b      	uxth	r3, r3
 800e6b6:	029b      	lsls	r3, r3, #10
 800e6b8:	b29b      	uxth	r3, r3
 800e6ba:	4313      	orrs	r3, r2
 800e6bc:	b29b      	uxth	r3, r3
 800e6be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e6c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e6c6:	b29a      	uxth	r2, r3
 800e6c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e6cc:	801a      	strh	r2, [r3, #0]
 800e6ce:	e030      	b.n	800e732 <USB_EPStartXfer+0x1560>
 800e6d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e6d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	785b      	ldrb	r3, [r3, #1]
 800e6dc:	2b01      	cmp	r3, #1
 800e6de:	d128      	bne.n	800e732 <USB_EPStartXfer+0x1560>
 800e6e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e6e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e6ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e6f2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e6fc:	b29b      	uxth	r3, r3
 800e6fe:	461a      	mov	r2, r3
 800e700:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e704:	4413      	add	r3, r2
 800e706:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e70a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e70e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	781b      	ldrb	r3, [r3, #0]
 800e716:	00da      	lsls	r2, r3, #3
 800e718:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e71c:	4413      	add	r3, r2
 800e71e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e722:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e726:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e72a:	b29a      	uxth	r2, r3
 800e72c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e730:	801a      	strh	r2, [r3, #0]
 800e732:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e736:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e740:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e744:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	785b      	ldrb	r3, [r3, #1]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	f040 8085 	bne.w	800e85c <USB_EPStartXfer+0x168a>
 800e752:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e756:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800e760:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e764:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e76e:	b29b      	uxth	r3, r3
 800e770:	461a      	mov	r2, r3
 800e772:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e776:	4413      	add	r3, r2
 800e778:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800e77c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e780:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	781b      	ldrb	r3, [r3, #0]
 800e788:	00da      	lsls	r2, r3, #3
 800e78a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e78e:	4413      	add	r3, r2
 800e790:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e794:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e798:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e79c:	881b      	ldrh	r3, [r3, #0]
 800e79e:	b29b      	uxth	r3, r3
 800e7a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e7a4:	b29a      	uxth	r2, r3
 800e7a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e7aa:	801a      	strh	r2, [r3, #0]
 800e7ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d10c      	bne.n	800e7ce <USB_EPStartXfer+0x15fc>
 800e7b4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e7b8:	881b      	ldrh	r3, [r3, #0]
 800e7ba:	b29b      	uxth	r3, r3
 800e7bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e7c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e7c4:	b29a      	uxth	r2, r3
 800e7c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e7ca:	801a      	strh	r2, [r3, #0]
 800e7cc:	e073      	b.n	800e8b6 <USB_EPStartXfer+0x16e4>
 800e7ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7d2:	2b3e      	cmp	r3, #62	@ 0x3e
 800e7d4:	d81e      	bhi.n	800e814 <USB_EPStartXfer+0x1642>
 800e7d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7da:	085b      	lsrs	r3, r3, #1
 800e7dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e7e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7e4:	f003 0301 	and.w	r3, r3, #1
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d004      	beq.n	800e7f6 <USB_EPStartXfer+0x1624>
 800e7ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e7f0:	3301      	adds	r3, #1
 800e7f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e7f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e7fa:	881b      	ldrh	r3, [r3, #0]
 800e7fc:	b29a      	uxth	r2, r3
 800e7fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e802:	b29b      	uxth	r3, r3
 800e804:	029b      	lsls	r3, r3, #10
 800e806:	b29b      	uxth	r3, r3
 800e808:	4313      	orrs	r3, r2
 800e80a:	b29a      	uxth	r2, r3
 800e80c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e810:	801a      	strh	r2, [r3, #0]
 800e812:	e050      	b.n	800e8b6 <USB_EPStartXfer+0x16e4>
 800e814:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e818:	095b      	lsrs	r3, r3, #5
 800e81a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e81e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e822:	f003 031f 	and.w	r3, r3, #31
 800e826:	2b00      	cmp	r3, #0
 800e828:	d104      	bne.n	800e834 <USB_EPStartXfer+0x1662>
 800e82a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e82e:	3b01      	subs	r3, #1
 800e830:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e834:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e838:	881b      	ldrh	r3, [r3, #0]
 800e83a:	b29a      	uxth	r2, r3
 800e83c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e840:	b29b      	uxth	r3, r3
 800e842:	029b      	lsls	r3, r3, #10
 800e844:	b29b      	uxth	r3, r3
 800e846:	4313      	orrs	r3, r2
 800e848:	b29b      	uxth	r3, r3
 800e84a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e84e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e852:	b29a      	uxth	r2, r3
 800e854:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e858:	801a      	strh	r2, [r3, #0]
 800e85a:	e02c      	b.n	800e8b6 <USB_EPStartXfer+0x16e4>
 800e85c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e860:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	785b      	ldrb	r3, [r3, #1]
 800e868:	2b01      	cmp	r3, #1
 800e86a:	d124      	bne.n	800e8b6 <USB_EPStartXfer+0x16e4>
 800e86c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e870:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e87a:	b29b      	uxth	r3, r3
 800e87c:	461a      	mov	r2, r3
 800e87e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800e882:	4413      	add	r3, r2
 800e884:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e888:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e88c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	781b      	ldrb	r3, [r3, #0]
 800e894:	00da      	lsls	r2, r3, #3
 800e896:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800e89a:	4413      	add	r3, r2
 800e89c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e8a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e8a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e8a8:	b29a      	uxth	r2, r3
 800e8aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e8ae:	801a      	strh	r2, [r3, #0]
 800e8b0:	e001      	b.n	800e8b6 <USB_EPStartXfer+0x16e4>
      }
      else
      {
        return HAL_ERROR;
 800e8b2:	2301      	movs	r3, #1
 800e8b4:	e03a      	b.n	800e92c <USB_EPStartXfer+0x175a>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e8b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e8ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e8be:	681a      	ldr	r2, [r3, #0]
 800e8c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e8c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	781b      	ldrb	r3, [r3, #0]
 800e8cc:	009b      	lsls	r3, r3, #2
 800e8ce:	4413      	add	r3, r2
 800e8d0:	881b      	ldrh	r3, [r3, #0]
 800e8d2:	b29b      	uxth	r3, r3
 800e8d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e8d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e8dc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e8e0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e8e4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e8e8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e8ec:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e8f0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e8f4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e8f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e8fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e900:	681a      	ldr	r2, [r3, #0]
 800e902:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e906:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	781b      	ldrb	r3, [r3, #0]
 800e90e:	009b      	lsls	r3, r3, #2
 800e910:	441a      	add	r2, r3
 800e912:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e916:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e91a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e91e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e926:	b29b      	uxth	r3, r3
 800e928:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e92a:	2300      	movs	r3, #0
}
 800e92c:	4618      	mov	r0, r3
 800e92e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800e932:	46bd      	mov	sp, r7
 800e934:	bd80      	pop	{r7, pc}

0800e936 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e936:	b480      	push	{r7}
 800e938:	b085      	sub	sp, #20
 800e93a:	af00      	add	r7, sp, #0
 800e93c:	6078      	str	r0, [r7, #4]
 800e93e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e940:	683b      	ldr	r3, [r7, #0]
 800e942:	785b      	ldrb	r3, [r3, #1]
 800e944:	2b00      	cmp	r3, #0
 800e946:	d020      	beq.n	800e98a <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800e948:	687a      	ldr	r2, [r7, #4]
 800e94a:	683b      	ldr	r3, [r7, #0]
 800e94c:	781b      	ldrb	r3, [r3, #0]
 800e94e:	009b      	lsls	r3, r3, #2
 800e950:	4413      	add	r3, r2
 800e952:	881b      	ldrh	r3, [r3, #0]
 800e954:	b29b      	uxth	r3, r3
 800e956:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e95a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e95e:	81bb      	strh	r3, [r7, #12]
 800e960:	89bb      	ldrh	r3, [r7, #12]
 800e962:	f083 0310 	eor.w	r3, r3, #16
 800e966:	81bb      	strh	r3, [r7, #12]
 800e968:	687a      	ldr	r2, [r7, #4]
 800e96a:	683b      	ldr	r3, [r7, #0]
 800e96c:	781b      	ldrb	r3, [r3, #0]
 800e96e:	009b      	lsls	r3, r3, #2
 800e970:	441a      	add	r2, r3
 800e972:	89bb      	ldrh	r3, [r7, #12]
 800e974:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e978:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e97c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e980:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e984:	b29b      	uxth	r3, r3
 800e986:	8013      	strh	r3, [r2, #0]
 800e988:	e01f      	b.n	800e9ca <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800e98a:	687a      	ldr	r2, [r7, #4]
 800e98c:	683b      	ldr	r3, [r7, #0]
 800e98e:	781b      	ldrb	r3, [r3, #0]
 800e990:	009b      	lsls	r3, r3, #2
 800e992:	4413      	add	r3, r2
 800e994:	881b      	ldrh	r3, [r3, #0]
 800e996:	b29b      	uxth	r3, r3
 800e998:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e99c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9a0:	81fb      	strh	r3, [r7, #14]
 800e9a2:	89fb      	ldrh	r3, [r7, #14]
 800e9a4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e9a8:	81fb      	strh	r3, [r7, #14]
 800e9aa:	687a      	ldr	r2, [r7, #4]
 800e9ac:	683b      	ldr	r3, [r7, #0]
 800e9ae:	781b      	ldrb	r3, [r3, #0]
 800e9b0:	009b      	lsls	r3, r3, #2
 800e9b2:	441a      	add	r2, r3
 800e9b4:	89fb      	ldrh	r3, [r7, #14]
 800e9b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e9ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e9be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e9c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e9c6:	b29b      	uxth	r3, r3
 800e9c8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e9ca:	2300      	movs	r3, #0
}
 800e9cc:	4618      	mov	r0, r3
 800e9ce:	3714      	adds	r7, #20
 800e9d0:	46bd      	mov	sp, r7
 800e9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d6:	4770      	bx	lr

0800e9d8 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e9d8:	b480      	push	{r7}
 800e9da:	b087      	sub	sp, #28
 800e9dc:	af00      	add	r7, sp, #0
 800e9de:	6078      	str	r0, [r7, #4]
 800e9e0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800e9e2:	683b      	ldr	r3, [r7, #0]
 800e9e4:	7b1b      	ldrb	r3, [r3, #12]
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	f040 809d 	bne.w	800eb26 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800e9ec:	683b      	ldr	r3, [r7, #0]
 800e9ee:	785b      	ldrb	r3, [r3, #1]
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d04c      	beq.n	800ea8e <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e9f4:	687a      	ldr	r2, [r7, #4]
 800e9f6:	683b      	ldr	r3, [r7, #0]
 800e9f8:	781b      	ldrb	r3, [r3, #0]
 800e9fa:	009b      	lsls	r3, r3, #2
 800e9fc:	4413      	add	r3, r2
 800e9fe:	881b      	ldrh	r3, [r3, #0]
 800ea00:	823b      	strh	r3, [r7, #16]
 800ea02:	8a3b      	ldrh	r3, [r7, #16]
 800ea04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d01b      	beq.n	800ea44 <USB_EPClearStall+0x6c>
 800ea0c:	687a      	ldr	r2, [r7, #4]
 800ea0e:	683b      	ldr	r3, [r7, #0]
 800ea10:	781b      	ldrb	r3, [r3, #0]
 800ea12:	009b      	lsls	r3, r3, #2
 800ea14:	4413      	add	r3, r2
 800ea16:	881b      	ldrh	r3, [r3, #0]
 800ea18:	b29b      	uxth	r3, r3
 800ea1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea22:	81fb      	strh	r3, [r7, #14]
 800ea24:	687a      	ldr	r2, [r7, #4]
 800ea26:	683b      	ldr	r3, [r7, #0]
 800ea28:	781b      	ldrb	r3, [r3, #0]
 800ea2a:	009b      	lsls	r3, r3, #2
 800ea2c:	441a      	add	r2, r3
 800ea2e:	89fb      	ldrh	r3, [r7, #14]
 800ea30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea3c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ea40:	b29b      	uxth	r3, r3
 800ea42:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ea44:	683b      	ldr	r3, [r7, #0]
 800ea46:	78db      	ldrb	r3, [r3, #3]
 800ea48:	2b01      	cmp	r3, #1
 800ea4a:	d06c      	beq.n	800eb26 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ea4c:	687a      	ldr	r2, [r7, #4]
 800ea4e:	683b      	ldr	r3, [r7, #0]
 800ea50:	781b      	ldrb	r3, [r3, #0]
 800ea52:	009b      	lsls	r3, r3, #2
 800ea54:	4413      	add	r3, r2
 800ea56:	881b      	ldrh	r3, [r3, #0]
 800ea58:	b29b      	uxth	r3, r3
 800ea5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ea62:	81bb      	strh	r3, [r7, #12]
 800ea64:	89bb      	ldrh	r3, [r7, #12]
 800ea66:	f083 0320 	eor.w	r3, r3, #32
 800ea6a:	81bb      	strh	r3, [r7, #12]
 800ea6c:	687a      	ldr	r2, [r7, #4]
 800ea6e:	683b      	ldr	r3, [r7, #0]
 800ea70:	781b      	ldrb	r3, [r3, #0]
 800ea72:	009b      	lsls	r3, r3, #2
 800ea74:	441a      	add	r2, r3
 800ea76:	89bb      	ldrh	r3, [r7, #12]
 800ea78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea88:	b29b      	uxth	r3, r3
 800ea8a:	8013      	strh	r3, [r2, #0]
 800ea8c:	e04b      	b.n	800eb26 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ea8e:	687a      	ldr	r2, [r7, #4]
 800ea90:	683b      	ldr	r3, [r7, #0]
 800ea92:	781b      	ldrb	r3, [r3, #0]
 800ea94:	009b      	lsls	r3, r3, #2
 800ea96:	4413      	add	r3, r2
 800ea98:	881b      	ldrh	r3, [r3, #0]
 800ea9a:	82fb      	strh	r3, [r7, #22]
 800ea9c:	8afb      	ldrh	r3, [r7, #22]
 800ea9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d01b      	beq.n	800eade <USB_EPClearStall+0x106>
 800eaa6:	687a      	ldr	r2, [r7, #4]
 800eaa8:	683b      	ldr	r3, [r7, #0]
 800eaaa:	781b      	ldrb	r3, [r3, #0]
 800eaac:	009b      	lsls	r3, r3, #2
 800eaae:	4413      	add	r3, r2
 800eab0:	881b      	ldrh	r3, [r3, #0]
 800eab2:	b29b      	uxth	r3, r3
 800eab4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eab8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eabc:	82bb      	strh	r3, [r7, #20]
 800eabe:	687a      	ldr	r2, [r7, #4]
 800eac0:	683b      	ldr	r3, [r7, #0]
 800eac2:	781b      	ldrb	r3, [r3, #0]
 800eac4:	009b      	lsls	r3, r3, #2
 800eac6:	441a      	add	r2, r3
 800eac8:	8abb      	ldrh	r3, [r7, #20]
 800eaca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eace:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ead2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ead6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eada:	b29b      	uxth	r3, r3
 800eadc:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800eade:	687a      	ldr	r2, [r7, #4]
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	781b      	ldrb	r3, [r3, #0]
 800eae4:	009b      	lsls	r3, r3, #2
 800eae6:	4413      	add	r3, r2
 800eae8:	881b      	ldrh	r3, [r3, #0]
 800eaea:	b29b      	uxth	r3, r3
 800eaec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800eaf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eaf4:	827b      	strh	r3, [r7, #18]
 800eaf6:	8a7b      	ldrh	r3, [r7, #18]
 800eaf8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800eafc:	827b      	strh	r3, [r7, #18]
 800eafe:	8a7b      	ldrh	r3, [r7, #18]
 800eb00:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800eb04:	827b      	strh	r3, [r7, #18]
 800eb06:	687a      	ldr	r2, [r7, #4]
 800eb08:	683b      	ldr	r3, [r7, #0]
 800eb0a:	781b      	ldrb	r3, [r3, #0]
 800eb0c:	009b      	lsls	r3, r3, #2
 800eb0e:	441a      	add	r2, r3
 800eb10:	8a7b      	ldrh	r3, [r7, #18]
 800eb12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eb1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb22:	b29b      	uxth	r3, r3
 800eb24:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800eb26:	2300      	movs	r3, #0
}
 800eb28:	4618      	mov	r0, r3
 800eb2a:	371c      	adds	r7, #28
 800eb2c:	46bd      	mov	sp, r7
 800eb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb32:	4770      	bx	lr

0800eb34 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800eb34:	b480      	push	{r7}
 800eb36:	b083      	sub	sp, #12
 800eb38:	af00      	add	r7, sp, #0
 800eb3a:	6078      	str	r0, [r7, #4]
 800eb3c:	460b      	mov	r3, r1
 800eb3e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800eb40:	78fb      	ldrb	r3, [r7, #3]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d103      	bne.n	800eb4e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	2280      	movs	r2, #128	@ 0x80
 800eb4a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800eb4e:	2300      	movs	r3, #0
}
 800eb50:	4618      	mov	r0, r3
 800eb52:	370c      	adds	r7, #12
 800eb54:	46bd      	mov	sp, r7
 800eb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb5a:	4770      	bx	lr

0800eb5c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800eb5c:	b480      	push	{r7}
 800eb5e:	b083      	sub	sp, #12
 800eb60:	af00      	add	r7, sp, #0
 800eb62:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800eb6a:	b29b      	uxth	r3, r3
 800eb6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eb70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eb74:	b29a      	uxth	r2, r3
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800eb7c:	2300      	movs	r3, #0
}
 800eb7e:	4618      	mov	r0, r3
 800eb80:	370c      	adds	r7, #12
 800eb82:	46bd      	mov	sp, r7
 800eb84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb88:	4770      	bx	lr

0800eb8a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800eb8a:	b480      	push	{r7}
 800eb8c:	b085      	sub	sp, #20
 800eb8e:	af00      	add	r7, sp, #0
 800eb90:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800eb98:	b29b      	uxth	r3, r3
 800eb9a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800eb9c:	68fb      	ldr	r3, [r7, #12]
}
 800eb9e:	4618      	mov	r0, r3
 800eba0:	3714      	adds	r7, #20
 800eba2:	46bd      	mov	sp, r7
 800eba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba8:	4770      	bx	lr

0800ebaa <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ebaa:	b480      	push	{r7}
 800ebac:	b08b      	sub	sp, #44	@ 0x2c
 800ebae:	af00      	add	r7, sp, #0
 800ebb0:	60f8      	str	r0, [r7, #12]
 800ebb2:	60b9      	str	r1, [r7, #8]
 800ebb4:	4611      	mov	r1, r2
 800ebb6:	461a      	mov	r2, r3
 800ebb8:	460b      	mov	r3, r1
 800ebba:	80fb      	strh	r3, [r7, #6]
 800ebbc:	4613      	mov	r3, r2
 800ebbe:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800ebc0:	88bb      	ldrh	r3, [r7, #4]
 800ebc2:	3301      	adds	r3, #1
 800ebc4:	085b      	lsrs	r3, r3, #1
 800ebc6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ebcc:	68bb      	ldr	r3, [r7, #8]
 800ebce:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ebd0:	88fa      	ldrh	r2, [r7, #6]
 800ebd2:	697b      	ldr	r3, [r7, #20]
 800ebd4:	4413      	add	r3, r2
 800ebd6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ebda:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800ebdc:	69bb      	ldr	r3, [r7, #24]
 800ebde:	627b      	str	r3, [r7, #36]	@ 0x24
 800ebe0:	e01b      	b.n	800ec1a <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800ebe2:	69fb      	ldr	r3, [r7, #28]
 800ebe4:	781b      	ldrb	r3, [r3, #0]
 800ebe6:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800ebe8:	69fb      	ldr	r3, [r7, #28]
 800ebea:	3301      	adds	r3, #1
 800ebec:	781b      	ldrb	r3, [r3, #0]
 800ebee:	021b      	lsls	r3, r3, #8
 800ebf0:	b21a      	sxth	r2, r3
 800ebf2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ebf6:	4313      	orrs	r3, r2
 800ebf8:	b21b      	sxth	r3, r3
 800ebfa:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800ebfc:	6a3b      	ldr	r3, [r7, #32]
 800ebfe:	8a7a      	ldrh	r2, [r7, #18]
 800ec00:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800ec02:	6a3b      	ldr	r3, [r7, #32]
 800ec04:	3302      	adds	r3, #2
 800ec06:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800ec08:	69fb      	ldr	r3, [r7, #28]
 800ec0a:	3301      	adds	r3, #1
 800ec0c:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800ec0e:	69fb      	ldr	r3, [r7, #28]
 800ec10:	3301      	adds	r3, #1
 800ec12:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800ec14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec16:	3b01      	subs	r3, #1
 800ec18:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d1e0      	bne.n	800ebe2 <USB_WritePMA+0x38>
  }
}
 800ec20:	bf00      	nop
 800ec22:	bf00      	nop
 800ec24:	372c      	adds	r7, #44	@ 0x2c
 800ec26:	46bd      	mov	sp, r7
 800ec28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec2c:	4770      	bx	lr

0800ec2e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ec2e:	b480      	push	{r7}
 800ec30:	b08b      	sub	sp, #44	@ 0x2c
 800ec32:	af00      	add	r7, sp, #0
 800ec34:	60f8      	str	r0, [r7, #12]
 800ec36:	60b9      	str	r1, [r7, #8]
 800ec38:	4611      	mov	r1, r2
 800ec3a:	461a      	mov	r2, r3
 800ec3c:	460b      	mov	r3, r1
 800ec3e:	80fb      	strh	r3, [r7, #6]
 800ec40:	4613      	mov	r3, r2
 800ec42:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800ec44:	88bb      	ldrh	r3, [r7, #4]
 800ec46:	085b      	lsrs	r3, r3, #1
 800ec48:	b29b      	uxth	r3, r3
 800ec4a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ec50:	68bb      	ldr	r3, [r7, #8]
 800ec52:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ec54:	88fa      	ldrh	r2, [r7, #6]
 800ec56:	697b      	ldr	r3, [r7, #20]
 800ec58:	4413      	add	r3, r2
 800ec5a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ec5e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800ec60:	69bb      	ldr	r3, [r7, #24]
 800ec62:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec64:	e018      	b.n	800ec98 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800ec66:	6a3b      	ldr	r3, [r7, #32]
 800ec68:	881b      	ldrh	r3, [r3, #0]
 800ec6a:	b29b      	uxth	r3, r3
 800ec6c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800ec6e:	6a3b      	ldr	r3, [r7, #32]
 800ec70:	3302      	adds	r3, #2
 800ec72:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800ec74:	693b      	ldr	r3, [r7, #16]
 800ec76:	b2da      	uxtb	r2, r3
 800ec78:	69fb      	ldr	r3, [r7, #28]
 800ec7a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ec7c:	69fb      	ldr	r3, [r7, #28]
 800ec7e:	3301      	adds	r3, #1
 800ec80:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800ec82:	693b      	ldr	r3, [r7, #16]
 800ec84:	0a1b      	lsrs	r3, r3, #8
 800ec86:	b2da      	uxtb	r2, r3
 800ec88:	69fb      	ldr	r3, [r7, #28]
 800ec8a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ec8c:	69fb      	ldr	r3, [r7, #28]
 800ec8e:	3301      	adds	r3, #1
 800ec90:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800ec92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec94:	3b01      	subs	r3, #1
 800ec96:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d1e3      	bne.n	800ec66 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800ec9e:	88bb      	ldrh	r3, [r7, #4]
 800eca0:	f003 0301 	and.w	r3, r3, #1
 800eca4:	b29b      	uxth	r3, r3
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d007      	beq.n	800ecba <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800ecaa:	6a3b      	ldr	r3, [r7, #32]
 800ecac:	881b      	ldrh	r3, [r3, #0]
 800ecae:	b29b      	uxth	r3, r3
 800ecb0:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800ecb2:	693b      	ldr	r3, [r7, #16]
 800ecb4:	b2da      	uxtb	r2, r3
 800ecb6:	69fb      	ldr	r3, [r7, #28]
 800ecb8:	701a      	strb	r2, [r3, #0]
  }
}
 800ecba:	bf00      	nop
 800ecbc:	372c      	adds	r7, #44	@ 0x2c
 800ecbe:	46bd      	mov	sp, r7
 800ecc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc4:	4770      	bx	lr

0800ecc6 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ecc6:	b580      	push	{r7, lr}
 800ecc8:	b084      	sub	sp, #16
 800ecca:	af00      	add	r7, sp, #0
 800eccc:	6078      	str	r0, [r7, #4]
 800ecce:	460b      	mov	r3, r1
 800ecd0:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ecd2:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800ecd6:	f002 f90f 	bl	8010ef8 <USBD_static_malloc>
 800ecda:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d105      	bne.n	800ecee <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	2200      	movs	r2, #0
 800ece6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800ecea:	2302      	movs	r3, #2
 800ecec:	e066      	b.n	800edbc <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	68fa      	ldr	r2, [r7, #12]
 800ecf2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	7c1b      	ldrb	r3, [r3, #16]
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d119      	bne.n	800ed32 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ecfe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ed02:	2202      	movs	r2, #2
 800ed04:	2181      	movs	r1, #129	@ 0x81
 800ed06:	6878      	ldr	r0, [r7, #4]
 800ed08:	f001 ff9d 	bl	8010c46 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	2201      	movs	r2, #1
 800ed10:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ed12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ed16:	2202      	movs	r2, #2
 800ed18:	2101      	movs	r1, #1
 800ed1a:	6878      	ldr	r0, [r7, #4]
 800ed1c:	f001 ff93 	bl	8010c46 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	2201      	movs	r2, #1
 800ed24:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	2210      	movs	r2, #16
 800ed2c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800ed30:	e016      	b.n	800ed60 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ed32:	2340      	movs	r3, #64	@ 0x40
 800ed34:	2202      	movs	r2, #2
 800ed36:	2181      	movs	r1, #129	@ 0x81
 800ed38:	6878      	ldr	r0, [r7, #4]
 800ed3a:	f001 ff84 	bl	8010c46 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	2201      	movs	r2, #1
 800ed42:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ed44:	2340      	movs	r3, #64	@ 0x40
 800ed46:	2202      	movs	r2, #2
 800ed48:	2101      	movs	r1, #1
 800ed4a:	6878      	ldr	r0, [r7, #4]
 800ed4c:	f001 ff7b 	bl	8010c46 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	2201      	movs	r2, #1
 800ed54:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	2210      	movs	r2, #16
 800ed5c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ed60:	2308      	movs	r3, #8
 800ed62:	2203      	movs	r2, #3
 800ed64:	2182      	movs	r1, #130	@ 0x82
 800ed66:	6878      	ldr	r0, [r7, #4]
 800ed68:	f001 ff6d 	bl	8010c46 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	2201      	movs	r2, #1
 800ed70:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	2200      	movs	r2, #0
 800ed82:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	2200      	movs	r2, #0
 800ed8a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	7c1b      	ldrb	r3, [r3, #16]
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d109      	bne.n	800edaa <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ed9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800eda0:	2101      	movs	r1, #1
 800eda2:	6878      	ldr	r0, [r7, #4]
 800eda4:	f002 f83e 	bl	8010e24 <USBD_LL_PrepareReceive>
 800eda8:	e007      	b.n	800edba <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800edb0:	2340      	movs	r3, #64	@ 0x40
 800edb2:	2101      	movs	r1, #1
 800edb4:	6878      	ldr	r0, [r7, #4]
 800edb6:	f002 f835 	bl	8010e24 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800edba:	2300      	movs	r3, #0
}
 800edbc:	4618      	mov	r0, r3
 800edbe:	3710      	adds	r7, #16
 800edc0:	46bd      	mov	sp, r7
 800edc2:	bd80      	pop	{r7, pc}

0800edc4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800edc4:	b580      	push	{r7, lr}
 800edc6:	b082      	sub	sp, #8
 800edc8:	af00      	add	r7, sp, #0
 800edca:	6078      	str	r0, [r7, #4]
 800edcc:	460b      	mov	r3, r1
 800edce:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800edd0:	2181      	movs	r1, #129	@ 0x81
 800edd2:	6878      	ldr	r0, [r7, #4]
 800edd4:	f001 ff5d 	bl	8010c92 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	2200      	movs	r2, #0
 800eddc:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800edde:	2101      	movs	r1, #1
 800ede0:	6878      	ldr	r0, [r7, #4]
 800ede2:	f001 ff56 	bl	8010c92 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	2200      	movs	r2, #0
 800edea:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800edee:	2182      	movs	r1, #130	@ 0x82
 800edf0:	6878      	ldr	r0, [r7, #4]
 800edf2:	f001 ff4e 	bl	8010c92 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	2200      	movs	r2, #0
 800edfa:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	2200      	movs	r2, #0
 800ee02:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d00e      	beq.n	800ee2e <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ee16:	685b      	ldr	r3, [r3, #4]
 800ee18:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ee20:	4618      	mov	r0, r3
 800ee22:	f002 f877 	bl	8010f14 <USBD_static_free>
    pdev->pClassData = NULL;
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	2200      	movs	r2, #0
 800ee2a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ee2e:	2300      	movs	r3, #0
}
 800ee30:	4618      	mov	r0, r3
 800ee32:	3708      	adds	r7, #8
 800ee34:	46bd      	mov	sp, r7
 800ee36:	bd80      	pop	{r7, pc}

0800ee38 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ee38:	b580      	push	{r7, lr}
 800ee3a:	b086      	sub	sp, #24
 800ee3c:	af00      	add	r7, sp, #0
 800ee3e:	6078      	str	r0, [r7, #4]
 800ee40:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ee48:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ee4e:	2300      	movs	r3, #0
 800ee50:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ee52:	2300      	movs	r3, #0
 800ee54:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800ee56:	693b      	ldr	r3, [r7, #16]
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d101      	bne.n	800ee60 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800ee5c:	2303      	movs	r3, #3
 800ee5e:	e0af      	b.n	800efc0 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ee60:	683b      	ldr	r3, [r7, #0]
 800ee62:	781b      	ldrb	r3, [r3, #0]
 800ee64:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d03f      	beq.n	800eeec <USBD_CDC_Setup+0xb4>
 800ee6c:	2b20      	cmp	r3, #32
 800ee6e:	f040 809f 	bne.w	800efb0 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800ee72:	683b      	ldr	r3, [r7, #0]
 800ee74:	88db      	ldrh	r3, [r3, #6]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d02e      	beq.n	800eed8 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ee7a:	683b      	ldr	r3, [r7, #0]
 800ee7c:	781b      	ldrb	r3, [r3, #0]
 800ee7e:	b25b      	sxtb	r3, r3
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	da16      	bge.n	800eeb2 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ee8a:	689b      	ldr	r3, [r3, #8]
 800ee8c:	683a      	ldr	r2, [r7, #0]
 800ee8e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800ee90:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ee92:	683a      	ldr	r2, [r7, #0]
 800ee94:	88d2      	ldrh	r2, [r2, #6]
 800ee96:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ee98:	683b      	ldr	r3, [r7, #0]
 800ee9a:	88db      	ldrh	r3, [r3, #6]
 800ee9c:	2b07      	cmp	r3, #7
 800ee9e:	bf28      	it	cs
 800eea0:	2307      	movcs	r3, #7
 800eea2:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800eea4:	693b      	ldr	r3, [r7, #16]
 800eea6:	89fa      	ldrh	r2, [r7, #14]
 800eea8:	4619      	mov	r1, r3
 800eeaa:	6878      	ldr	r0, [r7, #4]
 800eeac:	f001 facd 	bl	801044a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800eeb0:	e085      	b.n	800efbe <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800eeb2:	683b      	ldr	r3, [r7, #0]
 800eeb4:	785a      	ldrb	r2, [r3, #1]
 800eeb6:	693b      	ldr	r3, [r7, #16]
 800eeb8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800eebc:	683b      	ldr	r3, [r7, #0]
 800eebe:	88db      	ldrh	r3, [r3, #6]
 800eec0:	b2da      	uxtb	r2, r3
 800eec2:	693b      	ldr	r3, [r7, #16]
 800eec4:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800eec8:	6939      	ldr	r1, [r7, #16]
 800eeca:	683b      	ldr	r3, [r7, #0]
 800eecc:	88db      	ldrh	r3, [r3, #6]
 800eece:	461a      	mov	r2, r3
 800eed0:	6878      	ldr	r0, [r7, #4]
 800eed2:	f001 fae6 	bl	80104a2 <USBD_CtlPrepareRx>
      break;
 800eed6:	e072      	b.n	800efbe <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800eede:	689b      	ldr	r3, [r3, #8]
 800eee0:	683a      	ldr	r2, [r7, #0]
 800eee2:	7850      	ldrb	r0, [r2, #1]
 800eee4:	2200      	movs	r2, #0
 800eee6:	6839      	ldr	r1, [r7, #0]
 800eee8:	4798      	blx	r3
      break;
 800eeea:	e068      	b.n	800efbe <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800eeec:	683b      	ldr	r3, [r7, #0]
 800eeee:	785b      	ldrb	r3, [r3, #1]
 800eef0:	2b0b      	cmp	r3, #11
 800eef2:	d852      	bhi.n	800ef9a <USBD_CDC_Setup+0x162>
 800eef4:	a201      	add	r2, pc, #4	@ (adr r2, 800eefc <USBD_CDC_Setup+0xc4>)
 800eef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eefa:	bf00      	nop
 800eefc:	0800ef2d 	.word	0x0800ef2d
 800ef00:	0800efa9 	.word	0x0800efa9
 800ef04:	0800ef9b 	.word	0x0800ef9b
 800ef08:	0800ef9b 	.word	0x0800ef9b
 800ef0c:	0800ef9b 	.word	0x0800ef9b
 800ef10:	0800ef9b 	.word	0x0800ef9b
 800ef14:	0800ef9b 	.word	0x0800ef9b
 800ef18:	0800ef9b 	.word	0x0800ef9b
 800ef1c:	0800ef9b 	.word	0x0800ef9b
 800ef20:	0800ef9b 	.word	0x0800ef9b
 800ef24:	0800ef57 	.word	0x0800ef57
 800ef28:	0800ef81 	.word	0x0800ef81
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef32:	b2db      	uxtb	r3, r3
 800ef34:	2b03      	cmp	r3, #3
 800ef36:	d107      	bne.n	800ef48 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ef38:	f107 030a 	add.w	r3, r7, #10
 800ef3c:	2202      	movs	r2, #2
 800ef3e:	4619      	mov	r1, r3
 800ef40:	6878      	ldr	r0, [r7, #4]
 800ef42:	f001 fa82 	bl	801044a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ef46:	e032      	b.n	800efae <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800ef48:	6839      	ldr	r1, [r7, #0]
 800ef4a:	6878      	ldr	r0, [r7, #4]
 800ef4c:	f001 fa0c 	bl	8010368 <USBD_CtlError>
            ret = USBD_FAIL;
 800ef50:	2303      	movs	r3, #3
 800ef52:	75fb      	strb	r3, [r7, #23]
          break;
 800ef54:	e02b      	b.n	800efae <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef5c:	b2db      	uxtb	r3, r3
 800ef5e:	2b03      	cmp	r3, #3
 800ef60:	d107      	bne.n	800ef72 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ef62:	f107 030d 	add.w	r3, r7, #13
 800ef66:	2201      	movs	r2, #1
 800ef68:	4619      	mov	r1, r3
 800ef6a:	6878      	ldr	r0, [r7, #4]
 800ef6c:	f001 fa6d 	bl	801044a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ef70:	e01d      	b.n	800efae <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800ef72:	6839      	ldr	r1, [r7, #0]
 800ef74:	6878      	ldr	r0, [r7, #4]
 800ef76:	f001 f9f7 	bl	8010368 <USBD_CtlError>
            ret = USBD_FAIL;
 800ef7a:	2303      	movs	r3, #3
 800ef7c:	75fb      	strb	r3, [r7, #23]
          break;
 800ef7e:	e016      	b.n	800efae <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef86:	b2db      	uxtb	r3, r3
 800ef88:	2b03      	cmp	r3, #3
 800ef8a:	d00f      	beq.n	800efac <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800ef8c:	6839      	ldr	r1, [r7, #0]
 800ef8e:	6878      	ldr	r0, [r7, #4]
 800ef90:	f001 f9ea 	bl	8010368 <USBD_CtlError>
            ret = USBD_FAIL;
 800ef94:	2303      	movs	r3, #3
 800ef96:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800ef98:	e008      	b.n	800efac <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800ef9a:	6839      	ldr	r1, [r7, #0]
 800ef9c:	6878      	ldr	r0, [r7, #4]
 800ef9e:	f001 f9e3 	bl	8010368 <USBD_CtlError>
          ret = USBD_FAIL;
 800efa2:	2303      	movs	r3, #3
 800efa4:	75fb      	strb	r3, [r7, #23]
          break;
 800efa6:	e002      	b.n	800efae <USBD_CDC_Setup+0x176>
          break;
 800efa8:	bf00      	nop
 800efaa:	e008      	b.n	800efbe <USBD_CDC_Setup+0x186>
          break;
 800efac:	bf00      	nop
      }
      break;
 800efae:	e006      	b.n	800efbe <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800efb0:	6839      	ldr	r1, [r7, #0]
 800efb2:	6878      	ldr	r0, [r7, #4]
 800efb4:	f001 f9d8 	bl	8010368 <USBD_CtlError>
      ret = USBD_FAIL;
 800efb8:	2303      	movs	r3, #3
 800efba:	75fb      	strb	r3, [r7, #23]
      break;
 800efbc:	bf00      	nop
  }

  return (uint8_t)ret;
 800efbe:	7dfb      	ldrb	r3, [r7, #23]
}
 800efc0:	4618      	mov	r0, r3
 800efc2:	3718      	adds	r7, #24
 800efc4:	46bd      	mov	sp, r7
 800efc6:	bd80      	pop	{r7, pc}

0800efc8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800efc8:	b580      	push	{r7, lr}
 800efca:	b084      	sub	sp, #16
 800efcc:	af00      	add	r7, sp, #0
 800efce:	6078      	str	r0, [r7, #4]
 800efd0:	460b      	mov	r3, r1
 800efd2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800efda:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d101      	bne.n	800efea <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800efe6:	2303      	movs	r3, #3
 800efe8:	e04f      	b.n	800f08a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eff0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800eff2:	78fa      	ldrb	r2, [r7, #3]
 800eff4:	6879      	ldr	r1, [r7, #4]
 800eff6:	4613      	mov	r3, r2
 800eff8:	009b      	lsls	r3, r3, #2
 800effa:	4413      	add	r3, r2
 800effc:	009b      	lsls	r3, r3, #2
 800effe:	440b      	add	r3, r1
 800f000:	3318      	adds	r3, #24
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	2b00      	cmp	r3, #0
 800f006:	d029      	beq.n	800f05c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800f008:	78fa      	ldrb	r2, [r7, #3]
 800f00a:	6879      	ldr	r1, [r7, #4]
 800f00c:	4613      	mov	r3, r2
 800f00e:	009b      	lsls	r3, r3, #2
 800f010:	4413      	add	r3, r2
 800f012:	009b      	lsls	r3, r3, #2
 800f014:	440b      	add	r3, r1
 800f016:	3318      	adds	r3, #24
 800f018:	681a      	ldr	r2, [r3, #0]
 800f01a:	78f9      	ldrb	r1, [r7, #3]
 800f01c:	68f8      	ldr	r0, [r7, #12]
 800f01e:	460b      	mov	r3, r1
 800f020:	009b      	lsls	r3, r3, #2
 800f022:	440b      	add	r3, r1
 800f024:	00db      	lsls	r3, r3, #3
 800f026:	4403      	add	r3, r0
 800f028:	3320      	adds	r3, #32
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	fbb2 f1f3 	udiv	r1, r2, r3
 800f030:	fb01 f303 	mul.w	r3, r1, r3
 800f034:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f036:	2b00      	cmp	r3, #0
 800f038:	d110      	bne.n	800f05c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800f03a:	78fa      	ldrb	r2, [r7, #3]
 800f03c:	6879      	ldr	r1, [r7, #4]
 800f03e:	4613      	mov	r3, r2
 800f040:	009b      	lsls	r3, r3, #2
 800f042:	4413      	add	r3, r2
 800f044:	009b      	lsls	r3, r3, #2
 800f046:	440b      	add	r3, r1
 800f048:	3318      	adds	r3, #24
 800f04a:	2200      	movs	r2, #0
 800f04c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800f04e:	78f9      	ldrb	r1, [r7, #3]
 800f050:	2300      	movs	r3, #0
 800f052:	2200      	movs	r2, #0
 800f054:	6878      	ldr	r0, [r7, #4]
 800f056:	f001 fec4 	bl	8010de2 <USBD_LL_Transmit>
 800f05a:	e015      	b.n	800f088 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800f05c:	68bb      	ldr	r3, [r7, #8]
 800f05e:	2200      	movs	r2, #0
 800f060:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f06a:	691b      	ldr	r3, [r3, #16]
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d00b      	beq.n	800f088 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f076:	691b      	ldr	r3, [r3, #16]
 800f078:	68ba      	ldr	r2, [r7, #8]
 800f07a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800f07e:	68ba      	ldr	r2, [r7, #8]
 800f080:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800f084:	78fa      	ldrb	r2, [r7, #3]
 800f086:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800f088:	2300      	movs	r3, #0
}
 800f08a:	4618      	mov	r0, r3
 800f08c:	3710      	adds	r7, #16
 800f08e:	46bd      	mov	sp, r7
 800f090:	bd80      	pop	{r7, pc}

0800f092 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f092:	b580      	push	{r7, lr}
 800f094:	b084      	sub	sp, #16
 800f096:	af00      	add	r7, sp, #0
 800f098:	6078      	str	r0, [r7, #4]
 800f09a:	460b      	mov	r3, r1
 800f09c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f0a4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d101      	bne.n	800f0b4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f0b0:	2303      	movs	r3, #3
 800f0b2:	e015      	b.n	800f0e0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f0b4:	78fb      	ldrb	r3, [r7, #3]
 800f0b6:	4619      	mov	r1, r3
 800f0b8:	6878      	ldr	r0, [r7, #4]
 800f0ba:	f001 fed4 	bl	8010e66 <USBD_LL_GetRxDataSize>
 800f0be:	4602      	mov	r2, r0
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f0cc:	68db      	ldr	r3, [r3, #12]
 800f0ce:	68fa      	ldr	r2, [r7, #12]
 800f0d0:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800f0d4:	68fa      	ldr	r2, [r7, #12]
 800f0d6:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800f0da:	4611      	mov	r1, r2
 800f0dc:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800f0de:	2300      	movs	r3, #0
}
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	3710      	adds	r7, #16
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	bd80      	pop	{r7, pc}

0800f0e8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800f0e8:	b580      	push	{r7, lr}
 800f0ea:	b084      	sub	sp, #16
 800f0ec:	af00      	add	r7, sp, #0
 800f0ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f0f6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d101      	bne.n	800f102 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800f0fe:	2303      	movs	r3, #3
 800f100:	e01a      	b.n	800f138 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d014      	beq.n	800f136 <USBD_CDC_EP0_RxReady+0x4e>
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800f112:	2bff      	cmp	r3, #255	@ 0xff
 800f114:	d00f      	beq.n	800f136 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f11c:	689b      	ldr	r3, [r3, #8]
 800f11e:	68fa      	ldr	r2, [r7, #12]
 800f120:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800f124:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800f126:	68fa      	ldr	r2, [r7, #12]
 800f128:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f12c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	22ff      	movs	r2, #255	@ 0xff
 800f132:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800f136:	2300      	movs	r3, #0
}
 800f138:	4618      	mov	r0, r3
 800f13a:	3710      	adds	r7, #16
 800f13c:	46bd      	mov	sp, r7
 800f13e:	bd80      	pop	{r7, pc}

0800f140 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800f140:	b480      	push	{r7}
 800f142:	b083      	sub	sp, #12
 800f144:	af00      	add	r7, sp, #0
 800f146:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	2243      	movs	r2, #67	@ 0x43
 800f14c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800f14e:	4b03      	ldr	r3, [pc, #12]	@ (800f15c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800f150:	4618      	mov	r0, r3
 800f152:	370c      	adds	r7, #12
 800f154:	46bd      	mov	sp, r7
 800f156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f15a:	4770      	bx	lr
 800f15c:	20000100 	.word	0x20000100

0800f160 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800f160:	b480      	push	{r7}
 800f162:	b083      	sub	sp, #12
 800f164:	af00      	add	r7, sp, #0
 800f166:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	2243      	movs	r2, #67	@ 0x43
 800f16c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800f16e:	4b03      	ldr	r3, [pc, #12]	@ (800f17c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800f170:	4618      	mov	r0, r3
 800f172:	370c      	adds	r7, #12
 800f174:	46bd      	mov	sp, r7
 800f176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f17a:	4770      	bx	lr
 800f17c:	200000bc 	.word	0x200000bc

0800f180 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800f180:	b480      	push	{r7}
 800f182:	b083      	sub	sp, #12
 800f184:	af00      	add	r7, sp, #0
 800f186:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	2243      	movs	r2, #67	@ 0x43
 800f18c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800f18e:	4b03      	ldr	r3, [pc, #12]	@ (800f19c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800f190:	4618      	mov	r0, r3
 800f192:	370c      	adds	r7, #12
 800f194:	46bd      	mov	sp, r7
 800f196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f19a:	4770      	bx	lr
 800f19c:	20000144 	.word	0x20000144

0800f1a0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800f1a0:	b480      	push	{r7}
 800f1a2:	b083      	sub	sp, #12
 800f1a4:	af00      	add	r7, sp, #0
 800f1a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	220a      	movs	r2, #10
 800f1ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800f1ae:	4b03      	ldr	r3, [pc, #12]	@ (800f1bc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800f1b0:	4618      	mov	r0, r3
 800f1b2:	370c      	adds	r7, #12
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ba:	4770      	bx	lr
 800f1bc:	20000078 	.word	0x20000078

0800f1c0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800f1c0:	b480      	push	{r7}
 800f1c2:	b083      	sub	sp, #12
 800f1c4:	af00      	add	r7, sp, #0
 800f1c6:	6078      	str	r0, [r7, #4]
 800f1c8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800f1ca:	683b      	ldr	r3, [r7, #0]
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d101      	bne.n	800f1d4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800f1d0:	2303      	movs	r3, #3
 800f1d2:	e004      	b.n	800f1de <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	683a      	ldr	r2, [r7, #0]
 800f1d8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800f1dc:	2300      	movs	r3, #0
}
 800f1de:	4618      	mov	r0, r3
 800f1e0:	370c      	adds	r7, #12
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1e8:	4770      	bx	lr

0800f1ea <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800f1ea:	b480      	push	{r7}
 800f1ec:	b087      	sub	sp, #28
 800f1ee:	af00      	add	r7, sp, #0
 800f1f0:	60f8      	str	r0, [r7, #12]
 800f1f2:	60b9      	str	r1, [r7, #8]
 800f1f4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f1fc:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800f1fe:	697b      	ldr	r3, [r7, #20]
 800f200:	2b00      	cmp	r3, #0
 800f202:	d101      	bne.n	800f208 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800f204:	2303      	movs	r3, #3
 800f206:	e008      	b.n	800f21a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800f208:	697b      	ldr	r3, [r7, #20]
 800f20a:	68ba      	ldr	r2, [r7, #8]
 800f20c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800f210:	697b      	ldr	r3, [r7, #20]
 800f212:	687a      	ldr	r2, [r7, #4]
 800f214:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800f218:	2300      	movs	r3, #0
}
 800f21a:	4618      	mov	r0, r3
 800f21c:	371c      	adds	r7, #28
 800f21e:	46bd      	mov	sp, r7
 800f220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f224:	4770      	bx	lr

0800f226 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800f226:	b480      	push	{r7}
 800f228:	b085      	sub	sp, #20
 800f22a:	af00      	add	r7, sp, #0
 800f22c:	6078      	str	r0, [r7, #4]
 800f22e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f236:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d101      	bne.n	800f242 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800f23e:	2303      	movs	r3, #3
 800f240:	e004      	b.n	800f24c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	683a      	ldr	r2, [r7, #0]
 800f246:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800f24a:	2300      	movs	r3, #0
}
 800f24c:	4618      	mov	r0, r3
 800f24e:	3714      	adds	r7, #20
 800f250:	46bd      	mov	sp, r7
 800f252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f256:	4770      	bx	lr

0800f258 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800f258:	b580      	push	{r7, lr}
 800f25a:	b084      	sub	sp, #16
 800f25c:	af00      	add	r7, sp, #0
 800f25e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f266:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800f268:	2301      	movs	r3, #1
 800f26a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f272:	2b00      	cmp	r3, #0
 800f274:	d101      	bne.n	800f27a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f276:	2303      	movs	r3, #3
 800f278:	e01a      	b.n	800f2b0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800f27a:	68bb      	ldr	r3, [r7, #8]
 800f27c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f280:	2b00      	cmp	r3, #0
 800f282:	d114      	bne.n	800f2ae <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800f284:	68bb      	ldr	r3, [r7, #8]
 800f286:	2201      	movs	r2, #1
 800f288:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800f28c:	68bb      	ldr	r3, [r7, #8]
 800f28e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800f296:	68bb      	ldr	r3, [r7, #8]
 800f298:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800f29c:	68bb      	ldr	r3, [r7, #8]
 800f29e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800f2a2:	2181      	movs	r1, #129	@ 0x81
 800f2a4:	6878      	ldr	r0, [r7, #4]
 800f2a6:	f001 fd9c 	bl	8010de2 <USBD_LL_Transmit>

    ret = USBD_OK;
 800f2aa:	2300      	movs	r3, #0
 800f2ac:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800f2ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2b0:	4618      	mov	r0, r3
 800f2b2:	3710      	adds	r7, #16
 800f2b4:	46bd      	mov	sp, r7
 800f2b6:	bd80      	pop	{r7, pc}

0800f2b8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800f2b8:	b580      	push	{r7, lr}
 800f2ba:	b084      	sub	sp, #16
 800f2bc:	af00      	add	r7, sp, #0
 800f2be:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f2c6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d101      	bne.n	800f2d6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800f2d2:	2303      	movs	r3, #3
 800f2d4:	e016      	b.n	800f304 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	7c1b      	ldrb	r3, [r3, #16]
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d109      	bne.n	800f2f2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f2e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f2e8:	2101      	movs	r1, #1
 800f2ea:	6878      	ldr	r0, [r7, #4]
 800f2ec:	f001 fd9a 	bl	8010e24 <USBD_LL_PrepareReceive>
 800f2f0:	e007      	b.n	800f302 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f2f8:	2340      	movs	r3, #64	@ 0x40
 800f2fa:	2101      	movs	r1, #1
 800f2fc:	6878      	ldr	r0, [r7, #4]
 800f2fe:	f001 fd91 	bl	8010e24 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f302:	2300      	movs	r3, #0
}
 800f304:	4618      	mov	r0, r3
 800f306:	3710      	adds	r7, #16
 800f308:	46bd      	mov	sp, r7
 800f30a:	bd80      	pop	{r7, pc}

0800f30c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800f30c:	b580      	push	{r7, lr}
 800f30e:	b086      	sub	sp, #24
 800f310:	af00      	add	r7, sp, #0
 800f312:	60f8      	str	r0, [r7, #12]
 800f314:	60b9      	str	r1, [r7, #8]
 800f316:	4613      	mov	r3, r2
 800f318:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d101      	bne.n	800f324 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800f320:	2303      	movs	r3, #3
 800f322:	e01f      	b.n	800f364 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	2200      	movs	r2, #0
 800f328:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	2200      	movs	r2, #0
 800f330:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	2200      	movs	r2, #0
 800f338:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800f33c:	68bb      	ldr	r3, [r7, #8]
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d003      	beq.n	800f34a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	68ba      	ldr	r2, [r7, #8]
 800f346:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	2201      	movs	r2, #1
 800f34e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	79fa      	ldrb	r2, [r7, #7]
 800f356:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800f358:	68f8      	ldr	r0, [r7, #12]
 800f35a:	f001 fbf9 	bl	8010b50 <USBD_LL_Init>
 800f35e:	4603      	mov	r3, r0
 800f360:	75fb      	strb	r3, [r7, #23]

  return ret;
 800f362:	7dfb      	ldrb	r3, [r7, #23]
}
 800f364:	4618      	mov	r0, r3
 800f366:	3718      	adds	r7, #24
 800f368:	46bd      	mov	sp, r7
 800f36a:	bd80      	pop	{r7, pc}

0800f36c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800f36c:	b580      	push	{r7, lr}
 800f36e:	b084      	sub	sp, #16
 800f370:	af00      	add	r7, sp, #0
 800f372:	6078      	str	r0, [r7, #4]
 800f374:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f376:	2300      	movs	r3, #0
 800f378:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800f37a:	683b      	ldr	r3, [r7, #0]
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d101      	bne.n	800f384 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800f380:	2303      	movs	r3, #3
 800f382:	e016      	b.n	800f3b2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	683a      	ldr	r2, [r7, #0]
 800f388:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f394:	2b00      	cmp	r3, #0
 800f396:	d00b      	beq.n	800f3b0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f39e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f3a0:	f107 020e 	add.w	r2, r7, #14
 800f3a4:	4610      	mov	r0, r2
 800f3a6:	4798      	blx	r3
 800f3a8:	4602      	mov	r2, r0
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800f3b0:	2300      	movs	r3, #0
}
 800f3b2:	4618      	mov	r0, r3
 800f3b4:	3710      	adds	r7, #16
 800f3b6:	46bd      	mov	sp, r7
 800f3b8:	bd80      	pop	{r7, pc}

0800f3ba <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800f3ba:	b580      	push	{r7, lr}
 800f3bc:	b082      	sub	sp, #8
 800f3be:	af00      	add	r7, sp, #0
 800f3c0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800f3c2:	6878      	ldr	r0, [r7, #4]
 800f3c4:	f001 fc24 	bl	8010c10 <USBD_LL_Start>
 800f3c8:	4603      	mov	r3, r0
}
 800f3ca:	4618      	mov	r0, r3
 800f3cc:	3708      	adds	r7, #8
 800f3ce:	46bd      	mov	sp, r7
 800f3d0:	bd80      	pop	{r7, pc}

0800f3d2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800f3d2:	b480      	push	{r7}
 800f3d4:	b083      	sub	sp, #12
 800f3d6:	af00      	add	r7, sp, #0
 800f3d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f3da:	2300      	movs	r3, #0
}
 800f3dc:	4618      	mov	r0, r3
 800f3de:	370c      	adds	r7, #12
 800f3e0:	46bd      	mov	sp, r7
 800f3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e6:	4770      	bx	lr

0800f3e8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f3e8:	b580      	push	{r7, lr}
 800f3ea:	b084      	sub	sp, #16
 800f3ec:	af00      	add	r7, sp, #0
 800f3ee:	6078      	str	r0, [r7, #4]
 800f3f0:	460b      	mov	r3, r1
 800f3f2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800f3f4:	2303      	movs	r3, #3
 800f3f6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d009      	beq.n	800f416 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	78fa      	ldrb	r2, [r7, #3]
 800f40c:	4611      	mov	r1, r2
 800f40e:	6878      	ldr	r0, [r7, #4]
 800f410:	4798      	blx	r3
 800f412:	4603      	mov	r3, r0
 800f414:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800f416:	7bfb      	ldrb	r3, [r7, #15]
}
 800f418:	4618      	mov	r0, r3
 800f41a:	3710      	adds	r7, #16
 800f41c:	46bd      	mov	sp, r7
 800f41e:	bd80      	pop	{r7, pc}

0800f420 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f420:	b580      	push	{r7, lr}
 800f422:	b082      	sub	sp, #8
 800f424:	af00      	add	r7, sp, #0
 800f426:	6078      	str	r0, [r7, #4]
 800f428:	460b      	mov	r3, r1
 800f42a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f432:	2b00      	cmp	r3, #0
 800f434:	d007      	beq.n	800f446 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f43c:	685b      	ldr	r3, [r3, #4]
 800f43e:	78fa      	ldrb	r2, [r7, #3]
 800f440:	4611      	mov	r1, r2
 800f442:	6878      	ldr	r0, [r7, #4]
 800f444:	4798      	blx	r3
  }

  return USBD_OK;
 800f446:	2300      	movs	r3, #0
}
 800f448:	4618      	mov	r0, r3
 800f44a:	3708      	adds	r7, #8
 800f44c:	46bd      	mov	sp, r7
 800f44e:	bd80      	pop	{r7, pc}

0800f450 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800f450:	b580      	push	{r7, lr}
 800f452:	b084      	sub	sp, #16
 800f454:	af00      	add	r7, sp, #0
 800f456:	6078      	str	r0, [r7, #4]
 800f458:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f460:	6839      	ldr	r1, [r7, #0]
 800f462:	4618      	mov	r0, r3
 800f464:	f000 ff46 	bl	80102f4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	2201      	movs	r2, #1
 800f46c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800f476:	461a      	mov	r2, r3
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800f484:	f003 031f 	and.w	r3, r3, #31
 800f488:	2b02      	cmp	r3, #2
 800f48a:	d01a      	beq.n	800f4c2 <USBD_LL_SetupStage+0x72>
 800f48c:	2b02      	cmp	r3, #2
 800f48e:	d822      	bhi.n	800f4d6 <USBD_LL_SetupStage+0x86>
 800f490:	2b00      	cmp	r3, #0
 800f492:	d002      	beq.n	800f49a <USBD_LL_SetupStage+0x4a>
 800f494:	2b01      	cmp	r3, #1
 800f496:	d00a      	beq.n	800f4ae <USBD_LL_SetupStage+0x5e>
 800f498:	e01d      	b.n	800f4d6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f4a0:	4619      	mov	r1, r3
 800f4a2:	6878      	ldr	r0, [r7, #4]
 800f4a4:	f000 f9ee 	bl	800f884 <USBD_StdDevReq>
 800f4a8:	4603      	mov	r3, r0
 800f4aa:	73fb      	strb	r3, [r7, #15]
      break;
 800f4ac:	e020      	b.n	800f4f0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f4b4:	4619      	mov	r1, r3
 800f4b6:	6878      	ldr	r0, [r7, #4]
 800f4b8:	f000 fa52 	bl	800f960 <USBD_StdItfReq>
 800f4bc:	4603      	mov	r3, r0
 800f4be:	73fb      	strb	r3, [r7, #15]
      break;
 800f4c0:	e016      	b.n	800f4f0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f4c8:	4619      	mov	r1, r3
 800f4ca:	6878      	ldr	r0, [r7, #4]
 800f4cc:	f000 fa91 	bl	800f9f2 <USBD_StdEPReq>
 800f4d0:	4603      	mov	r3, r0
 800f4d2:	73fb      	strb	r3, [r7, #15]
      break;
 800f4d4:	e00c      	b.n	800f4f0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800f4dc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f4e0:	b2db      	uxtb	r3, r3
 800f4e2:	4619      	mov	r1, r3
 800f4e4:	6878      	ldr	r0, [r7, #4]
 800f4e6:	f001 fbf3 	bl	8010cd0 <USBD_LL_StallEP>
 800f4ea:	4603      	mov	r3, r0
 800f4ec:	73fb      	strb	r3, [r7, #15]
      break;
 800f4ee:	bf00      	nop
  }

  return ret;
 800f4f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f4f2:	4618      	mov	r0, r3
 800f4f4:	3710      	adds	r7, #16
 800f4f6:	46bd      	mov	sp, r7
 800f4f8:	bd80      	pop	{r7, pc}

0800f4fa <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800f4fa:	b580      	push	{r7, lr}
 800f4fc:	b086      	sub	sp, #24
 800f4fe:	af00      	add	r7, sp, #0
 800f500:	60f8      	str	r0, [r7, #12]
 800f502:	460b      	mov	r3, r1
 800f504:	607a      	str	r2, [r7, #4]
 800f506:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f508:	7afb      	ldrb	r3, [r7, #11]
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d138      	bne.n	800f580 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800f514:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800f51c:	2b03      	cmp	r3, #3
 800f51e:	d14a      	bne.n	800f5b6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800f520:	693b      	ldr	r3, [r7, #16]
 800f522:	689a      	ldr	r2, [r3, #8]
 800f524:	693b      	ldr	r3, [r7, #16]
 800f526:	68db      	ldr	r3, [r3, #12]
 800f528:	429a      	cmp	r2, r3
 800f52a:	d913      	bls.n	800f554 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f52c:	693b      	ldr	r3, [r7, #16]
 800f52e:	689a      	ldr	r2, [r3, #8]
 800f530:	693b      	ldr	r3, [r7, #16]
 800f532:	68db      	ldr	r3, [r3, #12]
 800f534:	1ad2      	subs	r2, r2, r3
 800f536:	693b      	ldr	r3, [r7, #16]
 800f538:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800f53a:	693b      	ldr	r3, [r7, #16]
 800f53c:	68da      	ldr	r2, [r3, #12]
 800f53e:	693b      	ldr	r3, [r7, #16]
 800f540:	689b      	ldr	r3, [r3, #8]
 800f542:	4293      	cmp	r3, r2
 800f544:	bf28      	it	cs
 800f546:	4613      	movcs	r3, r2
 800f548:	461a      	mov	r2, r3
 800f54a:	6879      	ldr	r1, [r7, #4]
 800f54c:	68f8      	ldr	r0, [r7, #12]
 800f54e:	f000 ffc5 	bl	80104dc <USBD_CtlContinueRx>
 800f552:	e030      	b.n	800f5b6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f55a:	b2db      	uxtb	r3, r3
 800f55c:	2b03      	cmp	r3, #3
 800f55e:	d10b      	bne.n	800f578 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f566:	691b      	ldr	r3, [r3, #16]
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d005      	beq.n	800f578 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f572:	691b      	ldr	r3, [r3, #16]
 800f574:	68f8      	ldr	r0, [r7, #12]
 800f576:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800f578:	68f8      	ldr	r0, [r7, #12]
 800f57a:	f000 ffc0 	bl	80104fe <USBD_CtlSendStatus>
 800f57e:	e01a      	b.n	800f5b6 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f586:	b2db      	uxtb	r3, r3
 800f588:	2b03      	cmp	r3, #3
 800f58a:	d114      	bne.n	800f5b6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f592:	699b      	ldr	r3, [r3, #24]
 800f594:	2b00      	cmp	r3, #0
 800f596:	d00e      	beq.n	800f5b6 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f59e:	699b      	ldr	r3, [r3, #24]
 800f5a0:	7afa      	ldrb	r2, [r7, #11]
 800f5a2:	4611      	mov	r1, r2
 800f5a4:	68f8      	ldr	r0, [r7, #12]
 800f5a6:	4798      	blx	r3
 800f5a8:	4603      	mov	r3, r0
 800f5aa:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800f5ac:	7dfb      	ldrb	r3, [r7, #23]
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d001      	beq.n	800f5b6 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800f5b2:	7dfb      	ldrb	r3, [r7, #23]
 800f5b4:	e000      	b.n	800f5b8 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800f5b6:	2300      	movs	r3, #0
}
 800f5b8:	4618      	mov	r0, r3
 800f5ba:	3718      	adds	r7, #24
 800f5bc:	46bd      	mov	sp, r7
 800f5be:	bd80      	pop	{r7, pc}

0800f5c0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800f5c0:	b580      	push	{r7, lr}
 800f5c2:	b086      	sub	sp, #24
 800f5c4:	af00      	add	r7, sp, #0
 800f5c6:	60f8      	str	r0, [r7, #12]
 800f5c8:	460b      	mov	r3, r1
 800f5ca:	607a      	str	r2, [r7, #4]
 800f5cc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f5ce:	7afb      	ldrb	r3, [r7, #11]
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d16b      	bne.n	800f6ac <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	3314      	adds	r3, #20
 800f5d8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800f5e0:	2b02      	cmp	r3, #2
 800f5e2:	d156      	bne.n	800f692 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800f5e4:	693b      	ldr	r3, [r7, #16]
 800f5e6:	689a      	ldr	r2, [r3, #8]
 800f5e8:	693b      	ldr	r3, [r7, #16]
 800f5ea:	68db      	ldr	r3, [r3, #12]
 800f5ec:	429a      	cmp	r2, r3
 800f5ee:	d914      	bls.n	800f61a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f5f0:	693b      	ldr	r3, [r7, #16]
 800f5f2:	689a      	ldr	r2, [r3, #8]
 800f5f4:	693b      	ldr	r3, [r7, #16]
 800f5f6:	68db      	ldr	r3, [r3, #12]
 800f5f8:	1ad2      	subs	r2, r2, r3
 800f5fa:	693b      	ldr	r3, [r7, #16]
 800f5fc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800f5fe:	693b      	ldr	r3, [r7, #16]
 800f600:	689b      	ldr	r3, [r3, #8]
 800f602:	461a      	mov	r2, r3
 800f604:	6879      	ldr	r1, [r7, #4]
 800f606:	68f8      	ldr	r0, [r7, #12]
 800f608:	f000 ff3a 	bl	8010480 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f60c:	2300      	movs	r3, #0
 800f60e:	2200      	movs	r2, #0
 800f610:	2100      	movs	r1, #0
 800f612:	68f8      	ldr	r0, [r7, #12]
 800f614:	f001 fc06 	bl	8010e24 <USBD_LL_PrepareReceive>
 800f618:	e03b      	b.n	800f692 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800f61a:	693b      	ldr	r3, [r7, #16]
 800f61c:	68da      	ldr	r2, [r3, #12]
 800f61e:	693b      	ldr	r3, [r7, #16]
 800f620:	689b      	ldr	r3, [r3, #8]
 800f622:	429a      	cmp	r2, r3
 800f624:	d11c      	bne.n	800f660 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800f626:	693b      	ldr	r3, [r7, #16]
 800f628:	685a      	ldr	r2, [r3, #4]
 800f62a:	693b      	ldr	r3, [r7, #16]
 800f62c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800f62e:	429a      	cmp	r2, r3
 800f630:	d316      	bcc.n	800f660 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800f632:	693b      	ldr	r3, [r7, #16]
 800f634:	685a      	ldr	r2, [r3, #4]
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800f63c:	429a      	cmp	r2, r3
 800f63e:	d20f      	bcs.n	800f660 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800f640:	2200      	movs	r2, #0
 800f642:	2100      	movs	r1, #0
 800f644:	68f8      	ldr	r0, [r7, #12]
 800f646:	f000 ff1b 	bl	8010480 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	2200      	movs	r2, #0
 800f64e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f652:	2300      	movs	r3, #0
 800f654:	2200      	movs	r2, #0
 800f656:	2100      	movs	r1, #0
 800f658:	68f8      	ldr	r0, [r7, #12]
 800f65a:	f001 fbe3 	bl	8010e24 <USBD_LL_PrepareReceive>
 800f65e:	e018      	b.n	800f692 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f666:	b2db      	uxtb	r3, r3
 800f668:	2b03      	cmp	r3, #3
 800f66a:	d10b      	bne.n	800f684 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f672:	68db      	ldr	r3, [r3, #12]
 800f674:	2b00      	cmp	r3, #0
 800f676:	d005      	beq.n	800f684 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f67e:	68db      	ldr	r3, [r3, #12]
 800f680:	68f8      	ldr	r0, [r7, #12]
 800f682:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800f684:	2180      	movs	r1, #128	@ 0x80
 800f686:	68f8      	ldr	r0, [r7, #12]
 800f688:	f001 fb22 	bl	8010cd0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800f68c:	68f8      	ldr	r0, [r7, #12]
 800f68e:	f000 ff49 	bl	8010524 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800f698:	2b01      	cmp	r3, #1
 800f69a:	d122      	bne.n	800f6e2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800f69c:	68f8      	ldr	r0, [r7, #12]
 800f69e:	f7ff fe98 	bl	800f3d2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800f6aa:	e01a      	b.n	800f6e2 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f6b2:	b2db      	uxtb	r3, r3
 800f6b4:	2b03      	cmp	r3, #3
 800f6b6:	d114      	bne.n	800f6e2 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6be:	695b      	ldr	r3, [r3, #20]
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d00e      	beq.n	800f6e2 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6ca:	695b      	ldr	r3, [r3, #20]
 800f6cc:	7afa      	ldrb	r2, [r7, #11]
 800f6ce:	4611      	mov	r1, r2
 800f6d0:	68f8      	ldr	r0, [r7, #12]
 800f6d2:	4798      	blx	r3
 800f6d4:	4603      	mov	r3, r0
 800f6d6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800f6d8:	7dfb      	ldrb	r3, [r7, #23]
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d001      	beq.n	800f6e2 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800f6de:	7dfb      	ldrb	r3, [r7, #23]
 800f6e0:	e000      	b.n	800f6e4 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800f6e2:	2300      	movs	r3, #0
}
 800f6e4:	4618      	mov	r0, r3
 800f6e6:	3718      	adds	r7, #24
 800f6e8:	46bd      	mov	sp, r7
 800f6ea:	bd80      	pop	{r7, pc}

0800f6ec <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f6ec:	b580      	push	{r7, lr}
 800f6ee:	b082      	sub	sp, #8
 800f6f0:	af00      	add	r7, sp, #0
 800f6f2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	2201      	movs	r2, #1
 800f6f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	2200      	movs	r2, #0
 800f700:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	2200      	movs	r2, #0
 800f708:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	2200      	movs	r2, #0
 800f70e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d101      	bne.n	800f720 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800f71c:	2303      	movs	r3, #3
 800f71e:	e02f      	b.n	800f780 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f726:	2b00      	cmp	r3, #0
 800f728:	d00f      	beq.n	800f74a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f730:	685b      	ldr	r3, [r3, #4]
 800f732:	2b00      	cmp	r3, #0
 800f734:	d009      	beq.n	800f74a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f73c:	685b      	ldr	r3, [r3, #4]
 800f73e:	687a      	ldr	r2, [r7, #4]
 800f740:	6852      	ldr	r2, [r2, #4]
 800f742:	b2d2      	uxtb	r2, r2
 800f744:	4611      	mov	r1, r2
 800f746:	6878      	ldr	r0, [r7, #4]
 800f748:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f74a:	2340      	movs	r3, #64	@ 0x40
 800f74c:	2200      	movs	r2, #0
 800f74e:	2100      	movs	r1, #0
 800f750:	6878      	ldr	r0, [r7, #4]
 800f752:	f001 fa78 	bl	8010c46 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	2201      	movs	r2, #1
 800f75a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	2240      	movs	r2, #64	@ 0x40
 800f762:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f766:	2340      	movs	r3, #64	@ 0x40
 800f768:	2200      	movs	r2, #0
 800f76a:	2180      	movs	r1, #128	@ 0x80
 800f76c:	6878      	ldr	r0, [r7, #4]
 800f76e:	f001 fa6a 	bl	8010c46 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	2201      	movs	r2, #1
 800f776:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	2240      	movs	r2, #64	@ 0x40
 800f77c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800f77e:	2300      	movs	r3, #0
}
 800f780:	4618      	mov	r0, r3
 800f782:	3708      	adds	r7, #8
 800f784:	46bd      	mov	sp, r7
 800f786:	bd80      	pop	{r7, pc}

0800f788 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f788:	b480      	push	{r7}
 800f78a:	b083      	sub	sp, #12
 800f78c:	af00      	add	r7, sp, #0
 800f78e:	6078      	str	r0, [r7, #4]
 800f790:	460b      	mov	r3, r1
 800f792:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	78fa      	ldrb	r2, [r7, #3]
 800f798:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800f79a:	2300      	movs	r3, #0
}
 800f79c:	4618      	mov	r0, r3
 800f79e:	370c      	adds	r7, #12
 800f7a0:	46bd      	mov	sp, r7
 800f7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a6:	4770      	bx	lr

0800f7a8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f7a8:	b480      	push	{r7}
 800f7aa:	b083      	sub	sp, #12
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f7b6:	b2da      	uxtb	r2, r3
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	2204      	movs	r2, #4
 800f7c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800f7c6:	2300      	movs	r3, #0
}
 800f7c8:	4618      	mov	r0, r3
 800f7ca:	370c      	adds	r7, #12
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d2:	4770      	bx	lr

0800f7d4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f7d4:	b480      	push	{r7}
 800f7d6:	b083      	sub	sp, #12
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f7e2:	b2db      	uxtb	r3, r3
 800f7e4:	2b04      	cmp	r3, #4
 800f7e6:	d106      	bne.n	800f7f6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800f7ee:	b2da      	uxtb	r2, r3
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800f7f6:	2300      	movs	r3, #0
}
 800f7f8:	4618      	mov	r0, r3
 800f7fa:	370c      	adds	r7, #12
 800f7fc:	46bd      	mov	sp, r7
 800f7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f802:	4770      	bx	lr

0800f804 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f804:	b580      	push	{r7, lr}
 800f806:	b082      	sub	sp, #8
 800f808:	af00      	add	r7, sp, #0
 800f80a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f812:	2b00      	cmp	r3, #0
 800f814:	d101      	bne.n	800f81a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800f816:	2303      	movs	r3, #3
 800f818:	e012      	b.n	800f840 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f820:	b2db      	uxtb	r3, r3
 800f822:	2b03      	cmp	r3, #3
 800f824:	d10b      	bne.n	800f83e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f82c:	69db      	ldr	r3, [r3, #28]
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d005      	beq.n	800f83e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f838:	69db      	ldr	r3, [r3, #28]
 800f83a:	6878      	ldr	r0, [r7, #4]
 800f83c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f83e:	2300      	movs	r3, #0
}
 800f840:	4618      	mov	r0, r3
 800f842:	3708      	adds	r7, #8
 800f844:	46bd      	mov	sp, r7
 800f846:	bd80      	pop	{r7, pc}

0800f848 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f848:	b480      	push	{r7}
 800f84a:	b087      	sub	sp, #28
 800f84c:	af00      	add	r7, sp, #0
 800f84e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f854:	697b      	ldr	r3, [r7, #20]
 800f856:	781b      	ldrb	r3, [r3, #0]
 800f858:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f85a:	697b      	ldr	r3, [r7, #20]
 800f85c:	3301      	adds	r3, #1
 800f85e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f860:	697b      	ldr	r3, [r7, #20]
 800f862:	781b      	ldrb	r3, [r3, #0]
 800f864:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f866:	8a3b      	ldrh	r3, [r7, #16]
 800f868:	021b      	lsls	r3, r3, #8
 800f86a:	b21a      	sxth	r2, r3
 800f86c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f870:	4313      	orrs	r3, r2
 800f872:	b21b      	sxth	r3, r3
 800f874:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f876:	89fb      	ldrh	r3, [r7, #14]
}
 800f878:	4618      	mov	r0, r3
 800f87a:	371c      	adds	r7, #28
 800f87c:	46bd      	mov	sp, r7
 800f87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f882:	4770      	bx	lr

0800f884 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f884:	b580      	push	{r7, lr}
 800f886:	b084      	sub	sp, #16
 800f888:	af00      	add	r7, sp, #0
 800f88a:	6078      	str	r0, [r7, #4]
 800f88c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f88e:	2300      	movs	r3, #0
 800f890:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f892:	683b      	ldr	r3, [r7, #0]
 800f894:	781b      	ldrb	r3, [r3, #0]
 800f896:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f89a:	2b40      	cmp	r3, #64	@ 0x40
 800f89c:	d005      	beq.n	800f8aa <USBD_StdDevReq+0x26>
 800f89e:	2b40      	cmp	r3, #64	@ 0x40
 800f8a0:	d853      	bhi.n	800f94a <USBD_StdDevReq+0xc6>
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d00b      	beq.n	800f8be <USBD_StdDevReq+0x3a>
 800f8a6:	2b20      	cmp	r3, #32
 800f8a8:	d14f      	bne.n	800f94a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f8b0:	689b      	ldr	r3, [r3, #8]
 800f8b2:	6839      	ldr	r1, [r7, #0]
 800f8b4:	6878      	ldr	r0, [r7, #4]
 800f8b6:	4798      	blx	r3
 800f8b8:	4603      	mov	r3, r0
 800f8ba:	73fb      	strb	r3, [r7, #15]
      break;
 800f8bc:	e04a      	b.n	800f954 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f8be:	683b      	ldr	r3, [r7, #0]
 800f8c0:	785b      	ldrb	r3, [r3, #1]
 800f8c2:	2b09      	cmp	r3, #9
 800f8c4:	d83b      	bhi.n	800f93e <USBD_StdDevReq+0xba>
 800f8c6:	a201      	add	r2, pc, #4	@ (adr r2, 800f8cc <USBD_StdDevReq+0x48>)
 800f8c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8cc:	0800f921 	.word	0x0800f921
 800f8d0:	0800f935 	.word	0x0800f935
 800f8d4:	0800f93f 	.word	0x0800f93f
 800f8d8:	0800f92b 	.word	0x0800f92b
 800f8dc:	0800f93f 	.word	0x0800f93f
 800f8e0:	0800f8ff 	.word	0x0800f8ff
 800f8e4:	0800f8f5 	.word	0x0800f8f5
 800f8e8:	0800f93f 	.word	0x0800f93f
 800f8ec:	0800f917 	.word	0x0800f917
 800f8f0:	0800f909 	.word	0x0800f909
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f8f4:	6839      	ldr	r1, [r7, #0]
 800f8f6:	6878      	ldr	r0, [r7, #4]
 800f8f8:	f000 f9de 	bl	800fcb8 <USBD_GetDescriptor>
          break;
 800f8fc:	e024      	b.n	800f948 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f8fe:	6839      	ldr	r1, [r7, #0]
 800f900:	6878      	ldr	r0, [r7, #4]
 800f902:	f000 fb6d 	bl	800ffe0 <USBD_SetAddress>
          break;
 800f906:	e01f      	b.n	800f948 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f908:	6839      	ldr	r1, [r7, #0]
 800f90a:	6878      	ldr	r0, [r7, #4]
 800f90c:	f000 fbac 	bl	8010068 <USBD_SetConfig>
 800f910:	4603      	mov	r3, r0
 800f912:	73fb      	strb	r3, [r7, #15]
          break;
 800f914:	e018      	b.n	800f948 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f916:	6839      	ldr	r1, [r7, #0]
 800f918:	6878      	ldr	r0, [r7, #4]
 800f91a:	f000 fc4b 	bl	80101b4 <USBD_GetConfig>
          break;
 800f91e:	e013      	b.n	800f948 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f920:	6839      	ldr	r1, [r7, #0]
 800f922:	6878      	ldr	r0, [r7, #4]
 800f924:	f000 fc7c 	bl	8010220 <USBD_GetStatus>
          break;
 800f928:	e00e      	b.n	800f948 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f92a:	6839      	ldr	r1, [r7, #0]
 800f92c:	6878      	ldr	r0, [r7, #4]
 800f92e:	f000 fcab 	bl	8010288 <USBD_SetFeature>
          break;
 800f932:	e009      	b.n	800f948 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f934:	6839      	ldr	r1, [r7, #0]
 800f936:	6878      	ldr	r0, [r7, #4]
 800f938:	f000 fcba 	bl	80102b0 <USBD_ClrFeature>
          break;
 800f93c:	e004      	b.n	800f948 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800f93e:	6839      	ldr	r1, [r7, #0]
 800f940:	6878      	ldr	r0, [r7, #4]
 800f942:	f000 fd11 	bl	8010368 <USBD_CtlError>
          break;
 800f946:	bf00      	nop
      }
      break;
 800f948:	e004      	b.n	800f954 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800f94a:	6839      	ldr	r1, [r7, #0]
 800f94c:	6878      	ldr	r0, [r7, #4]
 800f94e:	f000 fd0b 	bl	8010368 <USBD_CtlError>
      break;
 800f952:	bf00      	nop
  }

  return ret;
 800f954:	7bfb      	ldrb	r3, [r7, #15]
}
 800f956:	4618      	mov	r0, r3
 800f958:	3710      	adds	r7, #16
 800f95a:	46bd      	mov	sp, r7
 800f95c:	bd80      	pop	{r7, pc}
 800f95e:	bf00      	nop

0800f960 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f960:	b580      	push	{r7, lr}
 800f962:	b084      	sub	sp, #16
 800f964:	af00      	add	r7, sp, #0
 800f966:	6078      	str	r0, [r7, #4]
 800f968:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f96a:	2300      	movs	r3, #0
 800f96c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f96e:	683b      	ldr	r3, [r7, #0]
 800f970:	781b      	ldrb	r3, [r3, #0]
 800f972:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f976:	2b40      	cmp	r3, #64	@ 0x40
 800f978:	d005      	beq.n	800f986 <USBD_StdItfReq+0x26>
 800f97a:	2b40      	cmp	r3, #64	@ 0x40
 800f97c:	d82f      	bhi.n	800f9de <USBD_StdItfReq+0x7e>
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d001      	beq.n	800f986 <USBD_StdItfReq+0x26>
 800f982:	2b20      	cmp	r3, #32
 800f984:	d12b      	bne.n	800f9de <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f98c:	b2db      	uxtb	r3, r3
 800f98e:	3b01      	subs	r3, #1
 800f990:	2b02      	cmp	r3, #2
 800f992:	d81d      	bhi.n	800f9d0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f994:	683b      	ldr	r3, [r7, #0]
 800f996:	889b      	ldrh	r3, [r3, #4]
 800f998:	b2db      	uxtb	r3, r3
 800f99a:	2b01      	cmp	r3, #1
 800f99c:	d813      	bhi.n	800f9c6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f9a4:	689b      	ldr	r3, [r3, #8]
 800f9a6:	6839      	ldr	r1, [r7, #0]
 800f9a8:	6878      	ldr	r0, [r7, #4]
 800f9aa:	4798      	blx	r3
 800f9ac:	4603      	mov	r3, r0
 800f9ae:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f9b0:	683b      	ldr	r3, [r7, #0]
 800f9b2:	88db      	ldrh	r3, [r3, #6]
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d110      	bne.n	800f9da <USBD_StdItfReq+0x7a>
 800f9b8:	7bfb      	ldrb	r3, [r7, #15]
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d10d      	bne.n	800f9da <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f9be:	6878      	ldr	r0, [r7, #4]
 800f9c0:	f000 fd9d 	bl	80104fe <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f9c4:	e009      	b.n	800f9da <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800f9c6:	6839      	ldr	r1, [r7, #0]
 800f9c8:	6878      	ldr	r0, [r7, #4]
 800f9ca:	f000 fccd 	bl	8010368 <USBD_CtlError>
          break;
 800f9ce:	e004      	b.n	800f9da <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800f9d0:	6839      	ldr	r1, [r7, #0]
 800f9d2:	6878      	ldr	r0, [r7, #4]
 800f9d4:	f000 fcc8 	bl	8010368 <USBD_CtlError>
          break;
 800f9d8:	e000      	b.n	800f9dc <USBD_StdItfReq+0x7c>
          break;
 800f9da:	bf00      	nop
      }
      break;
 800f9dc:	e004      	b.n	800f9e8 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800f9de:	6839      	ldr	r1, [r7, #0]
 800f9e0:	6878      	ldr	r0, [r7, #4]
 800f9e2:	f000 fcc1 	bl	8010368 <USBD_CtlError>
      break;
 800f9e6:	bf00      	nop
  }

  return ret;
 800f9e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9ea:	4618      	mov	r0, r3
 800f9ec:	3710      	adds	r7, #16
 800f9ee:	46bd      	mov	sp, r7
 800f9f0:	bd80      	pop	{r7, pc}

0800f9f2 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f9f2:	b580      	push	{r7, lr}
 800f9f4:	b084      	sub	sp, #16
 800f9f6:	af00      	add	r7, sp, #0
 800f9f8:	6078      	str	r0, [r7, #4]
 800f9fa:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f9fc:	2300      	movs	r3, #0
 800f9fe:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800fa00:	683b      	ldr	r3, [r7, #0]
 800fa02:	889b      	ldrh	r3, [r3, #4]
 800fa04:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fa06:	683b      	ldr	r3, [r7, #0]
 800fa08:	781b      	ldrb	r3, [r3, #0]
 800fa0a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800fa0e:	2b40      	cmp	r3, #64	@ 0x40
 800fa10:	d007      	beq.n	800fa22 <USBD_StdEPReq+0x30>
 800fa12:	2b40      	cmp	r3, #64	@ 0x40
 800fa14:	f200 8145 	bhi.w	800fca2 <USBD_StdEPReq+0x2b0>
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d00c      	beq.n	800fa36 <USBD_StdEPReq+0x44>
 800fa1c:	2b20      	cmp	r3, #32
 800fa1e:	f040 8140 	bne.w	800fca2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fa28:	689b      	ldr	r3, [r3, #8]
 800fa2a:	6839      	ldr	r1, [r7, #0]
 800fa2c:	6878      	ldr	r0, [r7, #4]
 800fa2e:	4798      	blx	r3
 800fa30:	4603      	mov	r3, r0
 800fa32:	73fb      	strb	r3, [r7, #15]
      break;
 800fa34:	e13a      	b.n	800fcac <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800fa36:	683b      	ldr	r3, [r7, #0]
 800fa38:	785b      	ldrb	r3, [r3, #1]
 800fa3a:	2b03      	cmp	r3, #3
 800fa3c:	d007      	beq.n	800fa4e <USBD_StdEPReq+0x5c>
 800fa3e:	2b03      	cmp	r3, #3
 800fa40:	f300 8129 	bgt.w	800fc96 <USBD_StdEPReq+0x2a4>
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d07f      	beq.n	800fb48 <USBD_StdEPReq+0x156>
 800fa48:	2b01      	cmp	r3, #1
 800fa4a:	d03c      	beq.n	800fac6 <USBD_StdEPReq+0xd4>
 800fa4c:	e123      	b.n	800fc96 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fa54:	b2db      	uxtb	r3, r3
 800fa56:	2b02      	cmp	r3, #2
 800fa58:	d002      	beq.n	800fa60 <USBD_StdEPReq+0x6e>
 800fa5a:	2b03      	cmp	r3, #3
 800fa5c:	d016      	beq.n	800fa8c <USBD_StdEPReq+0x9a>
 800fa5e:	e02c      	b.n	800faba <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fa60:	7bbb      	ldrb	r3, [r7, #14]
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d00d      	beq.n	800fa82 <USBD_StdEPReq+0x90>
 800fa66:	7bbb      	ldrb	r3, [r7, #14]
 800fa68:	2b80      	cmp	r3, #128	@ 0x80
 800fa6a:	d00a      	beq.n	800fa82 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800fa6c:	7bbb      	ldrb	r3, [r7, #14]
 800fa6e:	4619      	mov	r1, r3
 800fa70:	6878      	ldr	r0, [r7, #4]
 800fa72:	f001 f92d 	bl	8010cd0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800fa76:	2180      	movs	r1, #128	@ 0x80
 800fa78:	6878      	ldr	r0, [r7, #4]
 800fa7a:	f001 f929 	bl	8010cd0 <USBD_LL_StallEP>
 800fa7e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800fa80:	e020      	b.n	800fac4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800fa82:	6839      	ldr	r1, [r7, #0]
 800fa84:	6878      	ldr	r0, [r7, #4]
 800fa86:	f000 fc6f 	bl	8010368 <USBD_CtlError>
              break;
 800fa8a:	e01b      	b.n	800fac4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800fa8c:	683b      	ldr	r3, [r7, #0]
 800fa8e:	885b      	ldrh	r3, [r3, #2]
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d10e      	bne.n	800fab2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800fa94:	7bbb      	ldrb	r3, [r7, #14]
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d00b      	beq.n	800fab2 <USBD_StdEPReq+0xc0>
 800fa9a:	7bbb      	ldrb	r3, [r7, #14]
 800fa9c:	2b80      	cmp	r3, #128	@ 0x80
 800fa9e:	d008      	beq.n	800fab2 <USBD_StdEPReq+0xc0>
 800faa0:	683b      	ldr	r3, [r7, #0]
 800faa2:	88db      	ldrh	r3, [r3, #6]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d104      	bne.n	800fab2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800faa8:	7bbb      	ldrb	r3, [r7, #14]
 800faaa:	4619      	mov	r1, r3
 800faac:	6878      	ldr	r0, [r7, #4]
 800faae:	f001 f90f 	bl	8010cd0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800fab2:	6878      	ldr	r0, [r7, #4]
 800fab4:	f000 fd23 	bl	80104fe <USBD_CtlSendStatus>

              break;
 800fab8:	e004      	b.n	800fac4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800faba:	6839      	ldr	r1, [r7, #0]
 800fabc:	6878      	ldr	r0, [r7, #4]
 800fabe:	f000 fc53 	bl	8010368 <USBD_CtlError>
              break;
 800fac2:	bf00      	nop
          }
          break;
 800fac4:	e0ec      	b.n	800fca0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800facc:	b2db      	uxtb	r3, r3
 800face:	2b02      	cmp	r3, #2
 800fad0:	d002      	beq.n	800fad8 <USBD_StdEPReq+0xe6>
 800fad2:	2b03      	cmp	r3, #3
 800fad4:	d016      	beq.n	800fb04 <USBD_StdEPReq+0x112>
 800fad6:	e030      	b.n	800fb3a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fad8:	7bbb      	ldrb	r3, [r7, #14]
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d00d      	beq.n	800fafa <USBD_StdEPReq+0x108>
 800fade:	7bbb      	ldrb	r3, [r7, #14]
 800fae0:	2b80      	cmp	r3, #128	@ 0x80
 800fae2:	d00a      	beq.n	800fafa <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800fae4:	7bbb      	ldrb	r3, [r7, #14]
 800fae6:	4619      	mov	r1, r3
 800fae8:	6878      	ldr	r0, [r7, #4]
 800faea:	f001 f8f1 	bl	8010cd0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800faee:	2180      	movs	r1, #128	@ 0x80
 800faf0:	6878      	ldr	r0, [r7, #4]
 800faf2:	f001 f8ed 	bl	8010cd0 <USBD_LL_StallEP>
 800faf6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800faf8:	e025      	b.n	800fb46 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800fafa:	6839      	ldr	r1, [r7, #0]
 800fafc:	6878      	ldr	r0, [r7, #4]
 800fafe:	f000 fc33 	bl	8010368 <USBD_CtlError>
              break;
 800fb02:	e020      	b.n	800fb46 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800fb04:	683b      	ldr	r3, [r7, #0]
 800fb06:	885b      	ldrh	r3, [r3, #2]
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d11b      	bne.n	800fb44 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800fb0c:	7bbb      	ldrb	r3, [r7, #14]
 800fb0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d004      	beq.n	800fb20 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800fb16:	7bbb      	ldrb	r3, [r7, #14]
 800fb18:	4619      	mov	r1, r3
 800fb1a:	6878      	ldr	r0, [r7, #4]
 800fb1c:	f001 f8f7 	bl	8010d0e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800fb20:	6878      	ldr	r0, [r7, #4]
 800fb22:	f000 fcec 	bl	80104fe <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fb2c:	689b      	ldr	r3, [r3, #8]
 800fb2e:	6839      	ldr	r1, [r7, #0]
 800fb30:	6878      	ldr	r0, [r7, #4]
 800fb32:	4798      	blx	r3
 800fb34:	4603      	mov	r3, r0
 800fb36:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800fb38:	e004      	b.n	800fb44 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800fb3a:	6839      	ldr	r1, [r7, #0]
 800fb3c:	6878      	ldr	r0, [r7, #4]
 800fb3e:	f000 fc13 	bl	8010368 <USBD_CtlError>
              break;
 800fb42:	e000      	b.n	800fb46 <USBD_StdEPReq+0x154>
              break;
 800fb44:	bf00      	nop
          }
          break;
 800fb46:	e0ab      	b.n	800fca0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fb4e:	b2db      	uxtb	r3, r3
 800fb50:	2b02      	cmp	r3, #2
 800fb52:	d002      	beq.n	800fb5a <USBD_StdEPReq+0x168>
 800fb54:	2b03      	cmp	r3, #3
 800fb56:	d032      	beq.n	800fbbe <USBD_StdEPReq+0x1cc>
 800fb58:	e097      	b.n	800fc8a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fb5a:	7bbb      	ldrb	r3, [r7, #14]
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d007      	beq.n	800fb70 <USBD_StdEPReq+0x17e>
 800fb60:	7bbb      	ldrb	r3, [r7, #14]
 800fb62:	2b80      	cmp	r3, #128	@ 0x80
 800fb64:	d004      	beq.n	800fb70 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800fb66:	6839      	ldr	r1, [r7, #0]
 800fb68:	6878      	ldr	r0, [r7, #4]
 800fb6a:	f000 fbfd 	bl	8010368 <USBD_CtlError>
                break;
 800fb6e:	e091      	b.n	800fc94 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fb70:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	da0b      	bge.n	800fb90 <USBD_StdEPReq+0x19e>
 800fb78:	7bbb      	ldrb	r3, [r7, #14]
 800fb7a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fb7e:	4613      	mov	r3, r2
 800fb80:	009b      	lsls	r3, r3, #2
 800fb82:	4413      	add	r3, r2
 800fb84:	009b      	lsls	r3, r3, #2
 800fb86:	3310      	adds	r3, #16
 800fb88:	687a      	ldr	r2, [r7, #4]
 800fb8a:	4413      	add	r3, r2
 800fb8c:	3304      	adds	r3, #4
 800fb8e:	e00b      	b.n	800fba8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800fb90:	7bbb      	ldrb	r3, [r7, #14]
 800fb92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fb96:	4613      	mov	r3, r2
 800fb98:	009b      	lsls	r3, r3, #2
 800fb9a:	4413      	add	r3, r2
 800fb9c:	009b      	lsls	r3, r3, #2
 800fb9e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800fba2:	687a      	ldr	r2, [r7, #4]
 800fba4:	4413      	add	r3, r2
 800fba6:	3304      	adds	r3, #4
 800fba8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800fbaa:	68bb      	ldr	r3, [r7, #8]
 800fbac:	2200      	movs	r2, #0
 800fbae:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800fbb0:	68bb      	ldr	r3, [r7, #8]
 800fbb2:	2202      	movs	r2, #2
 800fbb4:	4619      	mov	r1, r3
 800fbb6:	6878      	ldr	r0, [r7, #4]
 800fbb8:	f000 fc47 	bl	801044a <USBD_CtlSendData>
              break;
 800fbbc:	e06a      	b.n	800fc94 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800fbbe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	da11      	bge.n	800fbea <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800fbc6:	7bbb      	ldrb	r3, [r7, #14]
 800fbc8:	f003 020f 	and.w	r2, r3, #15
 800fbcc:	6879      	ldr	r1, [r7, #4]
 800fbce:	4613      	mov	r3, r2
 800fbd0:	009b      	lsls	r3, r3, #2
 800fbd2:	4413      	add	r3, r2
 800fbd4:	009b      	lsls	r3, r3, #2
 800fbd6:	440b      	add	r3, r1
 800fbd8:	3324      	adds	r3, #36	@ 0x24
 800fbda:	881b      	ldrh	r3, [r3, #0]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d117      	bne.n	800fc10 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800fbe0:	6839      	ldr	r1, [r7, #0]
 800fbe2:	6878      	ldr	r0, [r7, #4]
 800fbe4:	f000 fbc0 	bl	8010368 <USBD_CtlError>
                  break;
 800fbe8:	e054      	b.n	800fc94 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800fbea:	7bbb      	ldrb	r3, [r7, #14]
 800fbec:	f003 020f 	and.w	r2, r3, #15
 800fbf0:	6879      	ldr	r1, [r7, #4]
 800fbf2:	4613      	mov	r3, r2
 800fbf4:	009b      	lsls	r3, r3, #2
 800fbf6:	4413      	add	r3, r2
 800fbf8:	009b      	lsls	r3, r3, #2
 800fbfa:	440b      	add	r3, r1
 800fbfc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fc00:	881b      	ldrh	r3, [r3, #0]
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d104      	bne.n	800fc10 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800fc06:	6839      	ldr	r1, [r7, #0]
 800fc08:	6878      	ldr	r0, [r7, #4]
 800fc0a:	f000 fbad 	bl	8010368 <USBD_CtlError>
                  break;
 800fc0e:	e041      	b.n	800fc94 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fc10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	da0b      	bge.n	800fc30 <USBD_StdEPReq+0x23e>
 800fc18:	7bbb      	ldrb	r3, [r7, #14]
 800fc1a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fc1e:	4613      	mov	r3, r2
 800fc20:	009b      	lsls	r3, r3, #2
 800fc22:	4413      	add	r3, r2
 800fc24:	009b      	lsls	r3, r3, #2
 800fc26:	3310      	adds	r3, #16
 800fc28:	687a      	ldr	r2, [r7, #4]
 800fc2a:	4413      	add	r3, r2
 800fc2c:	3304      	adds	r3, #4
 800fc2e:	e00b      	b.n	800fc48 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800fc30:	7bbb      	ldrb	r3, [r7, #14]
 800fc32:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fc36:	4613      	mov	r3, r2
 800fc38:	009b      	lsls	r3, r3, #2
 800fc3a:	4413      	add	r3, r2
 800fc3c:	009b      	lsls	r3, r3, #2
 800fc3e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800fc42:	687a      	ldr	r2, [r7, #4]
 800fc44:	4413      	add	r3, r2
 800fc46:	3304      	adds	r3, #4
 800fc48:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800fc4a:	7bbb      	ldrb	r3, [r7, #14]
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d002      	beq.n	800fc56 <USBD_StdEPReq+0x264>
 800fc50:	7bbb      	ldrb	r3, [r7, #14]
 800fc52:	2b80      	cmp	r3, #128	@ 0x80
 800fc54:	d103      	bne.n	800fc5e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800fc56:	68bb      	ldr	r3, [r7, #8]
 800fc58:	2200      	movs	r2, #0
 800fc5a:	601a      	str	r2, [r3, #0]
 800fc5c:	e00e      	b.n	800fc7c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800fc5e:	7bbb      	ldrb	r3, [r7, #14]
 800fc60:	4619      	mov	r1, r3
 800fc62:	6878      	ldr	r0, [r7, #4]
 800fc64:	f001 f872 	bl	8010d4c <USBD_LL_IsStallEP>
 800fc68:	4603      	mov	r3, r0
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d003      	beq.n	800fc76 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800fc6e:	68bb      	ldr	r3, [r7, #8]
 800fc70:	2201      	movs	r2, #1
 800fc72:	601a      	str	r2, [r3, #0]
 800fc74:	e002      	b.n	800fc7c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800fc76:	68bb      	ldr	r3, [r7, #8]
 800fc78:	2200      	movs	r2, #0
 800fc7a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800fc7c:	68bb      	ldr	r3, [r7, #8]
 800fc7e:	2202      	movs	r2, #2
 800fc80:	4619      	mov	r1, r3
 800fc82:	6878      	ldr	r0, [r7, #4]
 800fc84:	f000 fbe1 	bl	801044a <USBD_CtlSendData>
              break;
 800fc88:	e004      	b.n	800fc94 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800fc8a:	6839      	ldr	r1, [r7, #0]
 800fc8c:	6878      	ldr	r0, [r7, #4]
 800fc8e:	f000 fb6b 	bl	8010368 <USBD_CtlError>
              break;
 800fc92:	bf00      	nop
          }
          break;
 800fc94:	e004      	b.n	800fca0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800fc96:	6839      	ldr	r1, [r7, #0]
 800fc98:	6878      	ldr	r0, [r7, #4]
 800fc9a:	f000 fb65 	bl	8010368 <USBD_CtlError>
          break;
 800fc9e:	bf00      	nop
      }
      break;
 800fca0:	e004      	b.n	800fcac <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800fca2:	6839      	ldr	r1, [r7, #0]
 800fca4:	6878      	ldr	r0, [r7, #4]
 800fca6:	f000 fb5f 	bl	8010368 <USBD_CtlError>
      break;
 800fcaa:	bf00      	nop
  }

  return ret;
 800fcac:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcae:	4618      	mov	r0, r3
 800fcb0:	3710      	adds	r7, #16
 800fcb2:	46bd      	mov	sp, r7
 800fcb4:	bd80      	pop	{r7, pc}
	...

0800fcb8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fcb8:	b580      	push	{r7, lr}
 800fcba:	b084      	sub	sp, #16
 800fcbc:	af00      	add	r7, sp, #0
 800fcbe:	6078      	str	r0, [r7, #4]
 800fcc0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800fcc2:	2300      	movs	r3, #0
 800fcc4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800fcc6:	2300      	movs	r3, #0
 800fcc8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800fcca:	2300      	movs	r3, #0
 800fccc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800fcce:	683b      	ldr	r3, [r7, #0]
 800fcd0:	885b      	ldrh	r3, [r3, #2]
 800fcd2:	0a1b      	lsrs	r3, r3, #8
 800fcd4:	b29b      	uxth	r3, r3
 800fcd6:	3b01      	subs	r3, #1
 800fcd8:	2b0e      	cmp	r3, #14
 800fcda:	f200 8152 	bhi.w	800ff82 <USBD_GetDescriptor+0x2ca>
 800fcde:	a201      	add	r2, pc, #4	@ (adr r2, 800fce4 <USBD_GetDescriptor+0x2c>)
 800fce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fce4:	0800fd55 	.word	0x0800fd55
 800fce8:	0800fd6d 	.word	0x0800fd6d
 800fcec:	0800fdad 	.word	0x0800fdad
 800fcf0:	0800ff83 	.word	0x0800ff83
 800fcf4:	0800ff83 	.word	0x0800ff83
 800fcf8:	0800ff23 	.word	0x0800ff23
 800fcfc:	0800ff4f 	.word	0x0800ff4f
 800fd00:	0800ff83 	.word	0x0800ff83
 800fd04:	0800ff83 	.word	0x0800ff83
 800fd08:	0800ff83 	.word	0x0800ff83
 800fd0c:	0800ff83 	.word	0x0800ff83
 800fd10:	0800ff83 	.word	0x0800ff83
 800fd14:	0800ff83 	.word	0x0800ff83
 800fd18:	0800ff83 	.word	0x0800ff83
 800fd1c:	0800fd21 	.word	0x0800fd21
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fd26:	69db      	ldr	r3, [r3, #28]
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d00b      	beq.n	800fd44 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fd32:	69db      	ldr	r3, [r3, #28]
 800fd34:	687a      	ldr	r2, [r7, #4]
 800fd36:	7c12      	ldrb	r2, [r2, #16]
 800fd38:	f107 0108 	add.w	r1, r7, #8
 800fd3c:	4610      	mov	r0, r2
 800fd3e:	4798      	blx	r3
 800fd40:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fd42:	e126      	b.n	800ff92 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800fd44:	6839      	ldr	r1, [r7, #0]
 800fd46:	6878      	ldr	r0, [r7, #4]
 800fd48:	f000 fb0e 	bl	8010368 <USBD_CtlError>
        err++;
 800fd4c:	7afb      	ldrb	r3, [r7, #11]
 800fd4e:	3301      	adds	r3, #1
 800fd50:	72fb      	strb	r3, [r7, #11]
      break;
 800fd52:	e11e      	b.n	800ff92 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	687a      	ldr	r2, [r7, #4]
 800fd5e:	7c12      	ldrb	r2, [r2, #16]
 800fd60:	f107 0108 	add.w	r1, r7, #8
 800fd64:	4610      	mov	r0, r2
 800fd66:	4798      	blx	r3
 800fd68:	60f8      	str	r0, [r7, #12]
      break;
 800fd6a:	e112      	b.n	800ff92 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	7c1b      	ldrb	r3, [r3, #16]
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d10d      	bne.n	800fd90 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fd7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd7c:	f107 0208 	add.w	r2, r7, #8
 800fd80:	4610      	mov	r0, r2
 800fd82:	4798      	blx	r3
 800fd84:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fd86:	68fb      	ldr	r3, [r7, #12]
 800fd88:	3301      	adds	r3, #1
 800fd8a:	2202      	movs	r2, #2
 800fd8c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800fd8e:	e100      	b.n	800ff92 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fd96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd98:	f107 0208 	add.w	r2, r7, #8
 800fd9c:	4610      	mov	r0, r2
 800fd9e:	4798      	blx	r3
 800fda0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	3301      	adds	r3, #1
 800fda6:	2202      	movs	r2, #2
 800fda8:	701a      	strb	r2, [r3, #0]
      break;
 800fdaa:	e0f2      	b.n	800ff92 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800fdac:	683b      	ldr	r3, [r7, #0]
 800fdae:	885b      	ldrh	r3, [r3, #2]
 800fdb0:	b2db      	uxtb	r3, r3
 800fdb2:	2b05      	cmp	r3, #5
 800fdb4:	f200 80ac 	bhi.w	800ff10 <USBD_GetDescriptor+0x258>
 800fdb8:	a201      	add	r2, pc, #4	@ (adr r2, 800fdc0 <USBD_GetDescriptor+0x108>)
 800fdba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdbe:	bf00      	nop
 800fdc0:	0800fdd9 	.word	0x0800fdd9
 800fdc4:	0800fe0d 	.word	0x0800fe0d
 800fdc8:	0800fe41 	.word	0x0800fe41
 800fdcc:	0800fe75 	.word	0x0800fe75
 800fdd0:	0800fea9 	.word	0x0800fea9
 800fdd4:	0800fedd 	.word	0x0800fedd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fdde:	685b      	ldr	r3, [r3, #4]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d00b      	beq.n	800fdfc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fdea:	685b      	ldr	r3, [r3, #4]
 800fdec:	687a      	ldr	r2, [r7, #4]
 800fdee:	7c12      	ldrb	r2, [r2, #16]
 800fdf0:	f107 0108 	add.w	r1, r7, #8
 800fdf4:	4610      	mov	r0, r2
 800fdf6:	4798      	blx	r3
 800fdf8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fdfa:	e091      	b.n	800ff20 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fdfc:	6839      	ldr	r1, [r7, #0]
 800fdfe:	6878      	ldr	r0, [r7, #4]
 800fe00:	f000 fab2 	bl	8010368 <USBD_CtlError>
            err++;
 800fe04:	7afb      	ldrb	r3, [r7, #11]
 800fe06:	3301      	adds	r3, #1
 800fe08:	72fb      	strb	r3, [r7, #11]
          break;
 800fe0a:	e089      	b.n	800ff20 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe12:	689b      	ldr	r3, [r3, #8]
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d00b      	beq.n	800fe30 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe1e:	689b      	ldr	r3, [r3, #8]
 800fe20:	687a      	ldr	r2, [r7, #4]
 800fe22:	7c12      	ldrb	r2, [r2, #16]
 800fe24:	f107 0108 	add.w	r1, r7, #8
 800fe28:	4610      	mov	r0, r2
 800fe2a:	4798      	blx	r3
 800fe2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fe2e:	e077      	b.n	800ff20 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fe30:	6839      	ldr	r1, [r7, #0]
 800fe32:	6878      	ldr	r0, [r7, #4]
 800fe34:	f000 fa98 	bl	8010368 <USBD_CtlError>
            err++;
 800fe38:	7afb      	ldrb	r3, [r7, #11]
 800fe3a:	3301      	adds	r3, #1
 800fe3c:	72fb      	strb	r3, [r7, #11]
          break;
 800fe3e:	e06f      	b.n	800ff20 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe46:	68db      	ldr	r3, [r3, #12]
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d00b      	beq.n	800fe64 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe52:	68db      	ldr	r3, [r3, #12]
 800fe54:	687a      	ldr	r2, [r7, #4]
 800fe56:	7c12      	ldrb	r2, [r2, #16]
 800fe58:	f107 0108 	add.w	r1, r7, #8
 800fe5c:	4610      	mov	r0, r2
 800fe5e:	4798      	blx	r3
 800fe60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fe62:	e05d      	b.n	800ff20 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fe64:	6839      	ldr	r1, [r7, #0]
 800fe66:	6878      	ldr	r0, [r7, #4]
 800fe68:	f000 fa7e 	bl	8010368 <USBD_CtlError>
            err++;
 800fe6c:	7afb      	ldrb	r3, [r7, #11]
 800fe6e:	3301      	adds	r3, #1
 800fe70:	72fb      	strb	r3, [r7, #11]
          break;
 800fe72:	e055      	b.n	800ff20 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe7a:	691b      	ldr	r3, [r3, #16]
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d00b      	beq.n	800fe98 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe86:	691b      	ldr	r3, [r3, #16]
 800fe88:	687a      	ldr	r2, [r7, #4]
 800fe8a:	7c12      	ldrb	r2, [r2, #16]
 800fe8c:	f107 0108 	add.w	r1, r7, #8
 800fe90:	4610      	mov	r0, r2
 800fe92:	4798      	blx	r3
 800fe94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fe96:	e043      	b.n	800ff20 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fe98:	6839      	ldr	r1, [r7, #0]
 800fe9a:	6878      	ldr	r0, [r7, #4]
 800fe9c:	f000 fa64 	bl	8010368 <USBD_CtlError>
            err++;
 800fea0:	7afb      	ldrb	r3, [r7, #11]
 800fea2:	3301      	adds	r3, #1
 800fea4:	72fb      	strb	r3, [r7, #11]
          break;
 800fea6:	e03b      	b.n	800ff20 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800feae:	695b      	ldr	r3, [r3, #20]
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d00b      	beq.n	800fecc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800feba:	695b      	ldr	r3, [r3, #20]
 800febc:	687a      	ldr	r2, [r7, #4]
 800febe:	7c12      	ldrb	r2, [r2, #16]
 800fec0:	f107 0108 	add.w	r1, r7, #8
 800fec4:	4610      	mov	r0, r2
 800fec6:	4798      	blx	r3
 800fec8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800feca:	e029      	b.n	800ff20 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fecc:	6839      	ldr	r1, [r7, #0]
 800fece:	6878      	ldr	r0, [r7, #4]
 800fed0:	f000 fa4a 	bl	8010368 <USBD_CtlError>
            err++;
 800fed4:	7afb      	ldrb	r3, [r7, #11]
 800fed6:	3301      	adds	r3, #1
 800fed8:	72fb      	strb	r3, [r7, #11]
          break;
 800feda:	e021      	b.n	800ff20 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fee2:	699b      	ldr	r3, [r3, #24]
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d00b      	beq.n	800ff00 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800feee:	699b      	ldr	r3, [r3, #24]
 800fef0:	687a      	ldr	r2, [r7, #4]
 800fef2:	7c12      	ldrb	r2, [r2, #16]
 800fef4:	f107 0108 	add.w	r1, r7, #8
 800fef8:	4610      	mov	r0, r2
 800fefa:	4798      	blx	r3
 800fefc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fefe:	e00f      	b.n	800ff20 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ff00:	6839      	ldr	r1, [r7, #0]
 800ff02:	6878      	ldr	r0, [r7, #4]
 800ff04:	f000 fa30 	bl	8010368 <USBD_CtlError>
            err++;
 800ff08:	7afb      	ldrb	r3, [r7, #11]
 800ff0a:	3301      	adds	r3, #1
 800ff0c:	72fb      	strb	r3, [r7, #11]
          break;
 800ff0e:	e007      	b.n	800ff20 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ff10:	6839      	ldr	r1, [r7, #0]
 800ff12:	6878      	ldr	r0, [r7, #4]
 800ff14:	f000 fa28 	bl	8010368 <USBD_CtlError>
          err++;
 800ff18:	7afb      	ldrb	r3, [r7, #11]
 800ff1a:	3301      	adds	r3, #1
 800ff1c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800ff1e:	bf00      	nop
      }
      break;
 800ff20:	e037      	b.n	800ff92 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	7c1b      	ldrb	r3, [r3, #16]
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d109      	bne.n	800ff3e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ff30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ff32:	f107 0208 	add.w	r2, r7, #8
 800ff36:	4610      	mov	r0, r2
 800ff38:	4798      	blx	r3
 800ff3a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ff3c:	e029      	b.n	800ff92 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ff3e:	6839      	ldr	r1, [r7, #0]
 800ff40:	6878      	ldr	r0, [r7, #4]
 800ff42:	f000 fa11 	bl	8010368 <USBD_CtlError>
        err++;
 800ff46:	7afb      	ldrb	r3, [r7, #11]
 800ff48:	3301      	adds	r3, #1
 800ff4a:	72fb      	strb	r3, [r7, #11]
      break;
 800ff4c:	e021      	b.n	800ff92 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	7c1b      	ldrb	r3, [r3, #16]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d10d      	bne.n	800ff72 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ff5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ff5e:	f107 0208 	add.w	r2, r7, #8
 800ff62:	4610      	mov	r0, r2
 800ff64:	4798      	blx	r3
 800ff66:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ff68:	68fb      	ldr	r3, [r7, #12]
 800ff6a:	3301      	adds	r3, #1
 800ff6c:	2207      	movs	r2, #7
 800ff6e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ff70:	e00f      	b.n	800ff92 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ff72:	6839      	ldr	r1, [r7, #0]
 800ff74:	6878      	ldr	r0, [r7, #4]
 800ff76:	f000 f9f7 	bl	8010368 <USBD_CtlError>
        err++;
 800ff7a:	7afb      	ldrb	r3, [r7, #11]
 800ff7c:	3301      	adds	r3, #1
 800ff7e:	72fb      	strb	r3, [r7, #11]
      break;
 800ff80:	e007      	b.n	800ff92 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800ff82:	6839      	ldr	r1, [r7, #0]
 800ff84:	6878      	ldr	r0, [r7, #4]
 800ff86:	f000 f9ef 	bl	8010368 <USBD_CtlError>
      err++;
 800ff8a:	7afb      	ldrb	r3, [r7, #11]
 800ff8c:	3301      	adds	r3, #1
 800ff8e:	72fb      	strb	r3, [r7, #11]
      break;
 800ff90:	bf00      	nop
  }

  if (err != 0U)
 800ff92:	7afb      	ldrb	r3, [r7, #11]
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d11e      	bne.n	800ffd6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ff98:	683b      	ldr	r3, [r7, #0]
 800ff9a:	88db      	ldrh	r3, [r3, #6]
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d016      	beq.n	800ffce <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800ffa0:	893b      	ldrh	r3, [r7, #8]
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d00e      	beq.n	800ffc4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800ffa6:	683b      	ldr	r3, [r7, #0]
 800ffa8:	88da      	ldrh	r2, [r3, #6]
 800ffaa:	893b      	ldrh	r3, [r7, #8]
 800ffac:	4293      	cmp	r3, r2
 800ffae:	bf28      	it	cs
 800ffb0:	4613      	movcs	r3, r2
 800ffb2:	b29b      	uxth	r3, r3
 800ffb4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ffb6:	893b      	ldrh	r3, [r7, #8]
 800ffb8:	461a      	mov	r2, r3
 800ffba:	68f9      	ldr	r1, [r7, #12]
 800ffbc:	6878      	ldr	r0, [r7, #4]
 800ffbe:	f000 fa44 	bl	801044a <USBD_CtlSendData>
 800ffc2:	e009      	b.n	800ffd8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ffc4:	6839      	ldr	r1, [r7, #0]
 800ffc6:	6878      	ldr	r0, [r7, #4]
 800ffc8:	f000 f9ce 	bl	8010368 <USBD_CtlError>
 800ffcc:	e004      	b.n	800ffd8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ffce:	6878      	ldr	r0, [r7, #4]
 800ffd0:	f000 fa95 	bl	80104fe <USBD_CtlSendStatus>
 800ffd4:	e000      	b.n	800ffd8 <USBD_GetDescriptor+0x320>
    return;
 800ffd6:	bf00      	nop
  }
}
 800ffd8:	3710      	adds	r7, #16
 800ffda:	46bd      	mov	sp, r7
 800ffdc:	bd80      	pop	{r7, pc}
 800ffde:	bf00      	nop

0800ffe0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ffe0:	b580      	push	{r7, lr}
 800ffe2:	b084      	sub	sp, #16
 800ffe4:	af00      	add	r7, sp, #0
 800ffe6:	6078      	str	r0, [r7, #4]
 800ffe8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ffea:	683b      	ldr	r3, [r7, #0]
 800ffec:	889b      	ldrh	r3, [r3, #4]
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d131      	bne.n	8010056 <USBD_SetAddress+0x76>
 800fff2:	683b      	ldr	r3, [r7, #0]
 800fff4:	88db      	ldrh	r3, [r3, #6]
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d12d      	bne.n	8010056 <USBD_SetAddress+0x76>
 800fffa:	683b      	ldr	r3, [r7, #0]
 800fffc:	885b      	ldrh	r3, [r3, #2]
 800fffe:	2b7f      	cmp	r3, #127	@ 0x7f
 8010000:	d829      	bhi.n	8010056 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8010002:	683b      	ldr	r3, [r7, #0]
 8010004:	885b      	ldrh	r3, [r3, #2]
 8010006:	b2db      	uxtb	r3, r3
 8010008:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801000c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010014:	b2db      	uxtb	r3, r3
 8010016:	2b03      	cmp	r3, #3
 8010018:	d104      	bne.n	8010024 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801001a:	6839      	ldr	r1, [r7, #0]
 801001c:	6878      	ldr	r0, [r7, #4]
 801001e:	f000 f9a3 	bl	8010368 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010022:	e01d      	b.n	8010060 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	7bfa      	ldrb	r2, [r7, #15]
 8010028:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801002c:	7bfb      	ldrb	r3, [r7, #15]
 801002e:	4619      	mov	r1, r3
 8010030:	6878      	ldr	r0, [r7, #4]
 8010032:	f000 feb7 	bl	8010da4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8010036:	6878      	ldr	r0, [r7, #4]
 8010038:	f000 fa61 	bl	80104fe <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801003c:	7bfb      	ldrb	r3, [r7, #15]
 801003e:	2b00      	cmp	r3, #0
 8010040:	d004      	beq.n	801004c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	2202      	movs	r2, #2
 8010046:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801004a:	e009      	b.n	8010060 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	2201      	movs	r2, #1
 8010050:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010054:	e004      	b.n	8010060 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8010056:	6839      	ldr	r1, [r7, #0]
 8010058:	6878      	ldr	r0, [r7, #4]
 801005a:	f000 f985 	bl	8010368 <USBD_CtlError>
  }
}
 801005e:	bf00      	nop
 8010060:	bf00      	nop
 8010062:	3710      	adds	r7, #16
 8010064:	46bd      	mov	sp, r7
 8010066:	bd80      	pop	{r7, pc}

08010068 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010068:	b580      	push	{r7, lr}
 801006a:	b084      	sub	sp, #16
 801006c:	af00      	add	r7, sp, #0
 801006e:	6078      	str	r0, [r7, #4]
 8010070:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010072:	2300      	movs	r3, #0
 8010074:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8010076:	683b      	ldr	r3, [r7, #0]
 8010078:	885b      	ldrh	r3, [r3, #2]
 801007a:	b2da      	uxtb	r2, r3
 801007c:	4b4c      	ldr	r3, [pc, #304]	@ (80101b0 <USBD_SetConfig+0x148>)
 801007e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010080:	4b4b      	ldr	r3, [pc, #300]	@ (80101b0 <USBD_SetConfig+0x148>)
 8010082:	781b      	ldrb	r3, [r3, #0]
 8010084:	2b01      	cmp	r3, #1
 8010086:	d905      	bls.n	8010094 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8010088:	6839      	ldr	r1, [r7, #0]
 801008a:	6878      	ldr	r0, [r7, #4]
 801008c:	f000 f96c 	bl	8010368 <USBD_CtlError>
    return USBD_FAIL;
 8010090:	2303      	movs	r3, #3
 8010092:	e088      	b.n	80101a6 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801009a:	b2db      	uxtb	r3, r3
 801009c:	2b02      	cmp	r3, #2
 801009e:	d002      	beq.n	80100a6 <USBD_SetConfig+0x3e>
 80100a0:	2b03      	cmp	r3, #3
 80100a2:	d025      	beq.n	80100f0 <USBD_SetConfig+0x88>
 80100a4:	e071      	b.n	801018a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80100a6:	4b42      	ldr	r3, [pc, #264]	@ (80101b0 <USBD_SetConfig+0x148>)
 80100a8:	781b      	ldrb	r3, [r3, #0]
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d01c      	beq.n	80100e8 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80100ae:	4b40      	ldr	r3, [pc, #256]	@ (80101b0 <USBD_SetConfig+0x148>)
 80100b0:	781b      	ldrb	r3, [r3, #0]
 80100b2:	461a      	mov	r2, r3
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80100b8:	4b3d      	ldr	r3, [pc, #244]	@ (80101b0 <USBD_SetConfig+0x148>)
 80100ba:	781b      	ldrb	r3, [r3, #0]
 80100bc:	4619      	mov	r1, r3
 80100be:	6878      	ldr	r0, [r7, #4]
 80100c0:	f7ff f992 	bl	800f3e8 <USBD_SetClassConfig>
 80100c4:	4603      	mov	r3, r0
 80100c6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80100c8:	7bfb      	ldrb	r3, [r7, #15]
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d004      	beq.n	80100d8 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80100ce:	6839      	ldr	r1, [r7, #0]
 80100d0:	6878      	ldr	r0, [r7, #4]
 80100d2:	f000 f949 	bl	8010368 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80100d6:	e065      	b.n	80101a4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80100d8:	6878      	ldr	r0, [r7, #4]
 80100da:	f000 fa10 	bl	80104fe <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	2203      	movs	r2, #3
 80100e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80100e6:	e05d      	b.n	80101a4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80100e8:	6878      	ldr	r0, [r7, #4]
 80100ea:	f000 fa08 	bl	80104fe <USBD_CtlSendStatus>
      break;
 80100ee:	e059      	b.n	80101a4 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80100f0:	4b2f      	ldr	r3, [pc, #188]	@ (80101b0 <USBD_SetConfig+0x148>)
 80100f2:	781b      	ldrb	r3, [r3, #0]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d112      	bne.n	801011e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	2202      	movs	r2, #2
 80100fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8010100:	4b2b      	ldr	r3, [pc, #172]	@ (80101b0 <USBD_SetConfig+0x148>)
 8010102:	781b      	ldrb	r3, [r3, #0]
 8010104:	461a      	mov	r2, r3
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801010a:	4b29      	ldr	r3, [pc, #164]	@ (80101b0 <USBD_SetConfig+0x148>)
 801010c:	781b      	ldrb	r3, [r3, #0]
 801010e:	4619      	mov	r1, r3
 8010110:	6878      	ldr	r0, [r7, #4]
 8010112:	f7ff f985 	bl	800f420 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8010116:	6878      	ldr	r0, [r7, #4]
 8010118:	f000 f9f1 	bl	80104fe <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801011c:	e042      	b.n	80101a4 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 801011e:	4b24      	ldr	r3, [pc, #144]	@ (80101b0 <USBD_SetConfig+0x148>)
 8010120:	781b      	ldrb	r3, [r3, #0]
 8010122:	461a      	mov	r2, r3
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	685b      	ldr	r3, [r3, #4]
 8010128:	429a      	cmp	r2, r3
 801012a:	d02a      	beq.n	8010182 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	685b      	ldr	r3, [r3, #4]
 8010130:	b2db      	uxtb	r3, r3
 8010132:	4619      	mov	r1, r3
 8010134:	6878      	ldr	r0, [r7, #4]
 8010136:	f7ff f973 	bl	800f420 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801013a:	4b1d      	ldr	r3, [pc, #116]	@ (80101b0 <USBD_SetConfig+0x148>)
 801013c:	781b      	ldrb	r3, [r3, #0]
 801013e:	461a      	mov	r2, r3
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010144:	4b1a      	ldr	r3, [pc, #104]	@ (80101b0 <USBD_SetConfig+0x148>)
 8010146:	781b      	ldrb	r3, [r3, #0]
 8010148:	4619      	mov	r1, r3
 801014a:	6878      	ldr	r0, [r7, #4]
 801014c:	f7ff f94c 	bl	800f3e8 <USBD_SetClassConfig>
 8010150:	4603      	mov	r3, r0
 8010152:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8010154:	7bfb      	ldrb	r3, [r7, #15]
 8010156:	2b00      	cmp	r3, #0
 8010158:	d00f      	beq.n	801017a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801015a:	6839      	ldr	r1, [r7, #0]
 801015c:	6878      	ldr	r0, [r7, #4]
 801015e:	f000 f903 	bl	8010368 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	685b      	ldr	r3, [r3, #4]
 8010166:	b2db      	uxtb	r3, r3
 8010168:	4619      	mov	r1, r3
 801016a:	6878      	ldr	r0, [r7, #4]
 801016c:	f7ff f958 	bl	800f420 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	2202      	movs	r2, #2
 8010174:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8010178:	e014      	b.n	80101a4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801017a:	6878      	ldr	r0, [r7, #4]
 801017c:	f000 f9bf 	bl	80104fe <USBD_CtlSendStatus>
      break;
 8010180:	e010      	b.n	80101a4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8010182:	6878      	ldr	r0, [r7, #4]
 8010184:	f000 f9bb 	bl	80104fe <USBD_CtlSendStatus>
      break;
 8010188:	e00c      	b.n	80101a4 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801018a:	6839      	ldr	r1, [r7, #0]
 801018c:	6878      	ldr	r0, [r7, #4]
 801018e:	f000 f8eb 	bl	8010368 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010192:	4b07      	ldr	r3, [pc, #28]	@ (80101b0 <USBD_SetConfig+0x148>)
 8010194:	781b      	ldrb	r3, [r3, #0]
 8010196:	4619      	mov	r1, r3
 8010198:	6878      	ldr	r0, [r7, #4]
 801019a:	f7ff f941 	bl	800f420 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801019e:	2303      	movs	r3, #3
 80101a0:	73fb      	strb	r3, [r7, #15]
      break;
 80101a2:	bf00      	nop
  }

  return ret;
 80101a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80101a6:	4618      	mov	r0, r3
 80101a8:	3710      	adds	r7, #16
 80101aa:	46bd      	mov	sp, r7
 80101ac:	bd80      	pop	{r7, pc}
 80101ae:	bf00      	nop
 80101b0:	20000bd4 	.word	0x20000bd4

080101b4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80101b4:	b580      	push	{r7, lr}
 80101b6:	b082      	sub	sp, #8
 80101b8:	af00      	add	r7, sp, #0
 80101ba:	6078      	str	r0, [r7, #4]
 80101bc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80101be:	683b      	ldr	r3, [r7, #0]
 80101c0:	88db      	ldrh	r3, [r3, #6]
 80101c2:	2b01      	cmp	r3, #1
 80101c4:	d004      	beq.n	80101d0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80101c6:	6839      	ldr	r1, [r7, #0]
 80101c8:	6878      	ldr	r0, [r7, #4]
 80101ca:	f000 f8cd 	bl	8010368 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80101ce:	e023      	b.n	8010218 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80101d6:	b2db      	uxtb	r3, r3
 80101d8:	2b02      	cmp	r3, #2
 80101da:	dc02      	bgt.n	80101e2 <USBD_GetConfig+0x2e>
 80101dc:	2b00      	cmp	r3, #0
 80101de:	dc03      	bgt.n	80101e8 <USBD_GetConfig+0x34>
 80101e0:	e015      	b.n	801020e <USBD_GetConfig+0x5a>
 80101e2:	2b03      	cmp	r3, #3
 80101e4:	d00b      	beq.n	80101fe <USBD_GetConfig+0x4a>
 80101e6:	e012      	b.n	801020e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	2200      	movs	r2, #0
 80101ec:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	3308      	adds	r3, #8
 80101f2:	2201      	movs	r2, #1
 80101f4:	4619      	mov	r1, r3
 80101f6:	6878      	ldr	r0, [r7, #4]
 80101f8:	f000 f927 	bl	801044a <USBD_CtlSendData>
        break;
 80101fc:	e00c      	b.n	8010218 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	3304      	adds	r3, #4
 8010202:	2201      	movs	r2, #1
 8010204:	4619      	mov	r1, r3
 8010206:	6878      	ldr	r0, [r7, #4]
 8010208:	f000 f91f 	bl	801044a <USBD_CtlSendData>
        break;
 801020c:	e004      	b.n	8010218 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801020e:	6839      	ldr	r1, [r7, #0]
 8010210:	6878      	ldr	r0, [r7, #4]
 8010212:	f000 f8a9 	bl	8010368 <USBD_CtlError>
        break;
 8010216:	bf00      	nop
}
 8010218:	bf00      	nop
 801021a:	3708      	adds	r7, #8
 801021c:	46bd      	mov	sp, r7
 801021e:	bd80      	pop	{r7, pc}

08010220 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010220:	b580      	push	{r7, lr}
 8010222:	b082      	sub	sp, #8
 8010224:	af00      	add	r7, sp, #0
 8010226:	6078      	str	r0, [r7, #4]
 8010228:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010230:	b2db      	uxtb	r3, r3
 8010232:	3b01      	subs	r3, #1
 8010234:	2b02      	cmp	r3, #2
 8010236:	d81e      	bhi.n	8010276 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8010238:	683b      	ldr	r3, [r7, #0]
 801023a:	88db      	ldrh	r3, [r3, #6]
 801023c:	2b02      	cmp	r3, #2
 801023e:	d004      	beq.n	801024a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8010240:	6839      	ldr	r1, [r7, #0]
 8010242:	6878      	ldr	r0, [r7, #4]
 8010244:	f000 f890 	bl	8010368 <USBD_CtlError>
        break;
 8010248:	e01a      	b.n	8010280 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	2201      	movs	r2, #1
 801024e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8010256:	2b00      	cmp	r3, #0
 8010258:	d005      	beq.n	8010266 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	68db      	ldr	r3, [r3, #12]
 801025e:	f043 0202 	orr.w	r2, r3, #2
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	330c      	adds	r3, #12
 801026a:	2202      	movs	r2, #2
 801026c:	4619      	mov	r1, r3
 801026e:	6878      	ldr	r0, [r7, #4]
 8010270:	f000 f8eb 	bl	801044a <USBD_CtlSendData>
      break;
 8010274:	e004      	b.n	8010280 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8010276:	6839      	ldr	r1, [r7, #0]
 8010278:	6878      	ldr	r0, [r7, #4]
 801027a:	f000 f875 	bl	8010368 <USBD_CtlError>
      break;
 801027e:	bf00      	nop
  }
}
 8010280:	bf00      	nop
 8010282:	3708      	adds	r7, #8
 8010284:	46bd      	mov	sp, r7
 8010286:	bd80      	pop	{r7, pc}

08010288 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010288:	b580      	push	{r7, lr}
 801028a:	b082      	sub	sp, #8
 801028c:	af00      	add	r7, sp, #0
 801028e:	6078      	str	r0, [r7, #4]
 8010290:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010292:	683b      	ldr	r3, [r7, #0]
 8010294:	885b      	ldrh	r3, [r3, #2]
 8010296:	2b01      	cmp	r3, #1
 8010298:	d106      	bne.n	80102a8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	2201      	movs	r2, #1
 801029e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80102a2:	6878      	ldr	r0, [r7, #4]
 80102a4:	f000 f92b 	bl	80104fe <USBD_CtlSendStatus>
  }
}
 80102a8:	bf00      	nop
 80102aa:	3708      	adds	r7, #8
 80102ac:	46bd      	mov	sp, r7
 80102ae:	bd80      	pop	{r7, pc}

080102b0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80102b0:	b580      	push	{r7, lr}
 80102b2:	b082      	sub	sp, #8
 80102b4:	af00      	add	r7, sp, #0
 80102b6:	6078      	str	r0, [r7, #4]
 80102b8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80102c0:	b2db      	uxtb	r3, r3
 80102c2:	3b01      	subs	r3, #1
 80102c4:	2b02      	cmp	r3, #2
 80102c6:	d80b      	bhi.n	80102e0 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80102c8:	683b      	ldr	r3, [r7, #0]
 80102ca:	885b      	ldrh	r3, [r3, #2]
 80102cc:	2b01      	cmp	r3, #1
 80102ce:	d10c      	bne.n	80102ea <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	2200      	movs	r2, #0
 80102d4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80102d8:	6878      	ldr	r0, [r7, #4]
 80102da:	f000 f910 	bl	80104fe <USBD_CtlSendStatus>
      }
      break;
 80102de:	e004      	b.n	80102ea <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80102e0:	6839      	ldr	r1, [r7, #0]
 80102e2:	6878      	ldr	r0, [r7, #4]
 80102e4:	f000 f840 	bl	8010368 <USBD_CtlError>
      break;
 80102e8:	e000      	b.n	80102ec <USBD_ClrFeature+0x3c>
      break;
 80102ea:	bf00      	nop
  }
}
 80102ec:	bf00      	nop
 80102ee:	3708      	adds	r7, #8
 80102f0:	46bd      	mov	sp, r7
 80102f2:	bd80      	pop	{r7, pc}

080102f4 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80102f4:	b580      	push	{r7, lr}
 80102f6:	b084      	sub	sp, #16
 80102f8:	af00      	add	r7, sp, #0
 80102fa:	6078      	str	r0, [r7, #4]
 80102fc:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80102fe:	683b      	ldr	r3, [r7, #0]
 8010300:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8010302:	68fb      	ldr	r3, [r7, #12]
 8010304:	781a      	ldrb	r2, [r3, #0]
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	3301      	adds	r3, #1
 801030e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	781a      	ldrb	r2, [r3, #0]
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	3301      	adds	r3, #1
 801031c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801031e:	68f8      	ldr	r0, [r7, #12]
 8010320:	f7ff fa92 	bl	800f848 <SWAPBYTE>
 8010324:	4603      	mov	r3, r0
 8010326:	461a      	mov	r2, r3
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801032c:	68fb      	ldr	r3, [r7, #12]
 801032e:	3301      	adds	r3, #1
 8010330:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	3301      	adds	r3, #1
 8010336:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8010338:	68f8      	ldr	r0, [r7, #12]
 801033a:	f7ff fa85 	bl	800f848 <SWAPBYTE>
 801033e:	4603      	mov	r3, r0
 8010340:	461a      	mov	r2, r3
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8010346:	68fb      	ldr	r3, [r7, #12]
 8010348:	3301      	adds	r3, #1
 801034a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801034c:	68fb      	ldr	r3, [r7, #12]
 801034e:	3301      	adds	r3, #1
 8010350:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8010352:	68f8      	ldr	r0, [r7, #12]
 8010354:	f7ff fa78 	bl	800f848 <SWAPBYTE>
 8010358:	4603      	mov	r3, r0
 801035a:	461a      	mov	r2, r3
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	80da      	strh	r2, [r3, #6]
}
 8010360:	bf00      	nop
 8010362:	3710      	adds	r7, #16
 8010364:	46bd      	mov	sp, r7
 8010366:	bd80      	pop	{r7, pc}

08010368 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010368:	b580      	push	{r7, lr}
 801036a:	b082      	sub	sp, #8
 801036c:	af00      	add	r7, sp, #0
 801036e:	6078      	str	r0, [r7, #4]
 8010370:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010372:	2180      	movs	r1, #128	@ 0x80
 8010374:	6878      	ldr	r0, [r7, #4]
 8010376:	f000 fcab 	bl	8010cd0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801037a:	2100      	movs	r1, #0
 801037c:	6878      	ldr	r0, [r7, #4]
 801037e:	f000 fca7 	bl	8010cd0 <USBD_LL_StallEP>
}
 8010382:	bf00      	nop
 8010384:	3708      	adds	r7, #8
 8010386:	46bd      	mov	sp, r7
 8010388:	bd80      	pop	{r7, pc}

0801038a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801038a:	b580      	push	{r7, lr}
 801038c:	b086      	sub	sp, #24
 801038e:	af00      	add	r7, sp, #0
 8010390:	60f8      	str	r0, [r7, #12]
 8010392:	60b9      	str	r1, [r7, #8]
 8010394:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8010396:	2300      	movs	r3, #0
 8010398:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	2b00      	cmp	r3, #0
 801039e:	d036      	beq.n	801040e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80103a4:	6938      	ldr	r0, [r7, #16]
 80103a6:	f000 f836 	bl	8010416 <USBD_GetLen>
 80103aa:	4603      	mov	r3, r0
 80103ac:	3301      	adds	r3, #1
 80103ae:	b29b      	uxth	r3, r3
 80103b0:	005b      	lsls	r3, r3, #1
 80103b2:	b29a      	uxth	r2, r3
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80103b8:	7dfb      	ldrb	r3, [r7, #23]
 80103ba:	68ba      	ldr	r2, [r7, #8]
 80103bc:	4413      	add	r3, r2
 80103be:	687a      	ldr	r2, [r7, #4]
 80103c0:	7812      	ldrb	r2, [r2, #0]
 80103c2:	701a      	strb	r2, [r3, #0]
  idx++;
 80103c4:	7dfb      	ldrb	r3, [r7, #23]
 80103c6:	3301      	adds	r3, #1
 80103c8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80103ca:	7dfb      	ldrb	r3, [r7, #23]
 80103cc:	68ba      	ldr	r2, [r7, #8]
 80103ce:	4413      	add	r3, r2
 80103d0:	2203      	movs	r2, #3
 80103d2:	701a      	strb	r2, [r3, #0]
  idx++;
 80103d4:	7dfb      	ldrb	r3, [r7, #23]
 80103d6:	3301      	adds	r3, #1
 80103d8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80103da:	e013      	b.n	8010404 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80103dc:	7dfb      	ldrb	r3, [r7, #23]
 80103de:	68ba      	ldr	r2, [r7, #8]
 80103e0:	4413      	add	r3, r2
 80103e2:	693a      	ldr	r2, [r7, #16]
 80103e4:	7812      	ldrb	r2, [r2, #0]
 80103e6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80103e8:	693b      	ldr	r3, [r7, #16]
 80103ea:	3301      	adds	r3, #1
 80103ec:	613b      	str	r3, [r7, #16]
    idx++;
 80103ee:	7dfb      	ldrb	r3, [r7, #23]
 80103f0:	3301      	adds	r3, #1
 80103f2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80103f4:	7dfb      	ldrb	r3, [r7, #23]
 80103f6:	68ba      	ldr	r2, [r7, #8]
 80103f8:	4413      	add	r3, r2
 80103fa:	2200      	movs	r2, #0
 80103fc:	701a      	strb	r2, [r3, #0]
    idx++;
 80103fe:	7dfb      	ldrb	r3, [r7, #23]
 8010400:	3301      	adds	r3, #1
 8010402:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8010404:	693b      	ldr	r3, [r7, #16]
 8010406:	781b      	ldrb	r3, [r3, #0]
 8010408:	2b00      	cmp	r3, #0
 801040a:	d1e7      	bne.n	80103dc <USBD_GetString+0x52>
 801040c:	e000      	b.n	8010410 <USBD_GetString+0x86>
    return;
 801040e:	bf00      	nop
  }
}
 8010410:	3718      	adds	r7, #24
 8010412:	46bd      	mov	sp, r7
 8010414:	bd80      	pop	{r7, pc}

08010416 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8010416:	b480      	push	{r7}
 8010418:	b085      	sub	sp, #20
 801041a:	af00      	add	r7, sp, #0
 801041c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801041e:	2300      	movs	r3, #0
 8010420:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8010426:	e005      	b.n	8010434 <USBD_GetLen+0x1e>
  {
    len++;
 8010428:	7bfb      	ldrb	r3, [r7, #15]
 801042a:	3301      	adds	r3, #1
 801042c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801042e:	68bb      	ldr	r3, [r7, #8]
 8010430:	3301      	adds	r3, #1
 8010432:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8010434:	68bb      	ldr	r3, [r7, #8]
 8010436:	781b      	ldrb	r3, [r3, #0]
 8010438:	2b00      	cmp	r3, #0
 801043a:	d1f5      	bne.n	8010428 <USBD_GetLen+0x12>
  }

  return len;
 801043c:	7bfb      	ldrb	r3, [r7, #15]
}
 801043e:	4618      	mov	r0, r3
 8010440:	3714      	adds	r7, #20
 8010442:	46bd      	mov	sp, r7
 8010444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010448:	4770      	bx	lr

0801044a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801044a:	b580      	push	{r7, lr}
 801044c:	b084      	sub	sp, #16
 801044e:	af00      	add	r7, sp, #0
 8010450:	60f8      	str	r0, [r7, #12]
 8010452:	60b9      	str	r1, [r7, #8]
 8010454:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	2202      	movs	r2, #2
 801045a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801045e:	68fb      	ldr	r3, [r7, #12]
 8010460:	687a      	ldr	r2, [r7, #4]
 8010462:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8010464:	68fb      	ldr	r3, [r7, #12]
 8010466:	687a      	ldr	r2, [r7, #4]
 8010468:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	68ba      	ldr	r2, [r7, #8]
 801046e:	2100      	movs	r1, #0
 8010470:	68f8      	ldr	r0, [r7, #12]
 8010472:	f000 fcb6 	bl	8010de2 <USBD_LL_Transmit>

  return USBD_OK;
 8010476:	2300      	movs	r3, #0
}
 8010478:	4618      	mov	r0, r3
 801047a:	3710      	adds	r7, #16
 801047c:	46bd      	mov	sp, r7
 801047e:	bd80      	pop	{r7, pc}

08010480 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8010480:	b580      	push	{r7, lr}
 8010482:	b084      	sub	sp, #16
 8010484:	af00      	add	r7, sp, #0
 8010486:	60f8      	str	r0, [r7, #12]
 8010488:	60b9      	str	r1, [r7, #8]
 801048a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	68ba      	ldr	r2, [r7, #8]
 8010490:	2100      	movs	r1, #0
 8010492:	68f8      	ldr	r0, [r7, #12]
 8010494:	f000 fca5 	bl	8010de2 <USBD_LL_Transmit>

  return USBD_OK;
 8010498:	2300      	movs	r3, #0
}
 801049a:	4618      	mov	r0, r3
 801049c:	3710      	adds	r7, #16
 801049e:	46bd      	mov	sp, r7
 80104a0:	bd80      	pop	{r7, pc}

080104a2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80104a2:	b580      	push	{r7, lr}
 80104a4:	b084      	sub	sp, #16
 80104a6:	af00      	add	r7, sp, #0
 80104a8:	60f8      	str	r0, [r7, #12]
 80104aa:	60b9      	str	r1, [r7, #8]
 80104ac:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80104ae:	68fb      	ldr	r3, [r7, #12]
 80104b0:	2203      	movs	r2, #3
 80104b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80104b6:	68fb      	ldr	r3, [r7, #12]
 80104b8:	687a      	ldr	r2, [r7, #4]
 80104ba:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80104be:	68fb      	ldr	r3, [r7, #12]
 80104c0:	687a      	ldr	r2, [r7, #4]
 80104c2:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	68ba      	ldr	r2, [r7, #8]
 80104ca:	2100      	movs	r1, #0
 80104cc:	68f8      	ldr	r0, [r7, #12]
 80104ce:	f000 fca9 	bl	8010e24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80104d2:	2300      	movs	r3, #0
}
 80104d4:	4618      	mov	r0, r3
 80104d6:	3710      	adds	r7, #16
 80104d8:	46bd      	mov	sp, r7
 80104da:	bd80      	pop	{r7, pc}

080104dc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80104dc:	b580      	push	{r7, lr}
 80104de:	b084      	sub	sp, #16
 80104e0:	af00      	add	r7, sp, #0
 80104e2:	60f8      	str	r0, [r7, #12]
 80104e4:	60b9      	str	r1, [r7, #8]
 80104e6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	68ba      	ldr	r2, [r7, #8]
 80104ec:	2100      	movs	r1, #0
 80104ee:	68f8      	ldr	r0, [r7, #12]
 80104f0:	f000 fc98 	bl	8010e24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80104f4:	2300      	movs	r3, #0
}
 80104f6:	4618      	mov	r0, r3
 80104f8:	3710      	adds	r7, #16
 80104fa:	46bd      	mov	sp, r7
 80104fc:	bd80      	pop	{r7, pc}

080104fe <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80104fe:	b580      	push	{r7, lr}
 8010500:	b082      	sub	sp, #8
 8010502:	af00      	add	r7, sp, #0
 8010504:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	2204      	movs	r2, #4
 801050a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801050e:	2300      	movs	r3, #0
 8010510:	2200      	movs	r2, #0
 8010512:	2100      	movs	r1, #0
 8010514:	6878      	ldr	r0, [r7, #4]
 8010516:	f000 fc64 	bl	8010de2 <USBD_LL_Transmit>

  return USBD_OK;
 801051a:	2300      	movs	r3, #0
}
 801051c:	4618      	mov	r0, r3
 801051e:	3708      	adds	r7, #8
 8010520:	46bd      	mov	sp, r7
 8010522:	bd80      	pop	{r7, pc}

08010524 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8010524:	b580      	push	{r7, lr}
 8010526:	b082      	sub	sp, #8
 8010528:	af00      	add	r7, sp, #0
 801052a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	2205      	movs	r2, #5
 8010530:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010534:	2300      	movs	r3, #0
 8010536:	2200      	movs	r2, #0
 8010538:	2100      	movs	r1, #0
 801053a:	6878      	ldr	r0, [r7, #4]
 801053c:	f000 fc72 	bl	8010e24 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010540:	2300      	movs	r3, #0
}
 8010542:	4618      	mov	r0, r3
 8010544:	3708      	adds	r7, #8
 8010546:	46bd      	mov	sp, r7
 8010548:	bd80      	pop	{r7, pc}
	...

0801054c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 801054c:	b580      	push	{r7, lr}
 801054e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8010550:	2200      	movs	r2, #0
 8010552:	4912      	ldr	r1, [pc, #72]	@ (801059c <MX_USB_Device_Init+0x50>)
 8010554:	4812      	ldr	r0, [pc, #72]	@ (80105a0 <MX_USB_Device_Init+0x54>)
 8010556:	f7fe fed9 	bl	800f30c <USBD_Init>
 801055a:	4603      	mov	r3, r0
 801055c:	2b00      	cmp	r3, #0
 801055e:	d001      	beq.n	8010564 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8010560:	f7f3 fabe 	bl	8003ae0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8010564:	490f      	ldr	r1, [pc, #60]	@ (80105a4 <MX_USB_Device_Init+0x58>)
 8010566:	480e      	ldr	r0, [pc, #56]	@ (80105a0 <MX_USB_Device_Init+0x54>)
 8010568:	f7fe ff00 	bl	800f36c <USBD_RegisterClass>
 801056c:	4603      	mov	r3, r0
 801056e:	2b00      	cmp	r3, #0
 8010570:	d001      	beq.n	8010576 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8010572:	f7f3 fab5 	bl	8003ae0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8010576:	490c      	ldr	r1, [pc, #48]	@ (80105a8 <MX_USB_Device_Init+0x5c>)
 8010578:	4809      	ldr	r0, [pc, #36]	@ (80105a0 <MX_USB_Device_Init+0x54>)
 801057a:	f7fe fe21 	bl	800f1c0 <USBD_CDC_RegisterInterface>
 801057e:	4603      	mov	r3, r0
 8010580:	2b00      	cmp	r3, #0
 8010582:	d001      	beq.n	8010588 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8010584:	f7f3 faac 	bl	8003ae0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8010588:	4805      	ldr	r0, [pc, #20]	@ (80105a0 <MX_USB_Device_Init+0x54>)
 801058a:	f7fe ff16 	bl	800f3ba <USBD_Start>
 801058e:	4603      	mov	r3, r0
 8010590:	2b00      	cmp	r3, #0
 8010592:	d001      	beq.n	8010598 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8010594:	f7f3 faa4 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8010598:	bf00      	nop
 801059a:	bd80      	pop	{r7, pc}
 801059c:	2000019c 	.word	0x2000019c
 80105a0:	20000bd8 	.word	0x20000bd8
 80105a4:	20000084 	.word	0x20000084
 80105a8:	20000188 	.word	0x20000188

080105ac <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80105ac:	b580      	push	{r7, lr}
 80105ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80105b0:	2200      	movs	r2, #0
 80105b2:	4905      	ldr	r1, [pc, #20]	@ (80105c8 <CDC_Init_FS+0x1c>)
 80105b4:	4805      	ldr	r0, [pc, #20]	@ (80105cc <CDC_Init_FS+0x20>)
 80105b6:	f7fe fe18 	bl	800f1ea <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80105ba:	4905      	ldr	r1, [pc, #20]	@ (80105d0 <CDC_Init_FS+0x24>)
 80105bc:	4803      	ldr	r0, [pc, #12]	@ (80105cc <CDC_Init_FS+0x20>)
 80105be:	f7fe fe32 	bl	800f226 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80105c2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80105c4:	4618      	mov	r0, r3
 80105c6:	bd80      	pop	{r7, pc}
 80105c8:	200016a8 	.word	0x200016a8
 80105cc:	20000bd8 	.word	0x20000bd8
 80105d0:	20000ea8 	.word	0x20000ea8

080105d4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80105d4:	b480      	push	{r7}
 80105d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80105d8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80105da:	4618      	mov	r0, r3
 80105dc:	46bd      	mov	sp, r7
 80105de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105e2:	4770      	bx	lr

080105e4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80105e4:	b480      	push	{r7}
 80105e6:	b083      	sub	sp, #12
 80105e8:	af00      	add	r7, sp, #0
 80105ea:	4603      	mov	r3, r0
 80105ec:	6039      	str	r1, [r7, #0]
 80105ee:	71fb      	strb	r3, [r7, #7]
 80105f0:	4613      	mov	r3, r2
 80105f2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80105f4:	79fb      	ldrb	r3, [r7, #7]
 80105f6:	2b23      	cmp	r3, #35	@ 0x23
 80105f8:	d84a      	bhi.n	8010690 <CDC_Control_FS+0xac>
 80105fa:	a201      	add	r2, pc, #4	@ (adr r2, 8010600 <CDC_Control_FS+0x1c>)
 80105fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010600:	08010691 	.word	0x08010691
 8010604:	08010691 	.word	0x08010691
 8010608:	08010691 	.word	0x08010691
 801060c:	08010691 	.word	0x08010691
 8010610:	08010691 	.word	0x08010691
 8010614:	08010691 	.word	0x08010691
 8010618:	08010691 	.word	0x08010691
 801061c:	08010691 	.word	0x08010691
 8010620:	08010691 	.word	0x08010691
 8010624:	08010691 	.word	0x08010691
 8010628:	08010691 	.word	0x08010691
 801062c:	08010691 	.word	0x08010691
 8010630:	08010691 	.word	0x08010691
 8010634:	08010691 	.word	0x08010691
 8010638:	08010691 	.word	0x08010691
 801063c:	08010691 	.word	0x08010691
 8010640:	08010691 	.word	0x08010691
 8010644:	08010691 	.word	0x08010691
 8010648:	08010691 	.word	0x08010691
 801064c:	08010691 	.word	0x08010691
 8010650:	08010691 	.word	0x08010691
 8010654:	08010691 	.word	0x08010691
 8010658:	08010691 	.word	0x08010691
 801065c:	08010691 	.word	0x08010691
 8010660:	08010691 	.word	0x08010691
 8010664:	08010691 	.word	0x08010691
 8010668:	08010691 	.word	0x08010691
 801066c:	08010691 	.word	0x08010691
 8010670:	08010691 	.word	0x08010691
 8010674:	08010691 	.word	0x08010691
 8010678:	08010691 	.word	0x08010691
 801067c:	08010691 	.word	0x08010691
 8010680:	08010691 	.word	0x08010691
 8010684:	08010691 	.word	0x08010691
 8010688:	08010691 	.word	0x08010691
 801068c:	08010691 	.word	0x08010691
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010690:	bf00      	nop
  }

  return (USBD_OK);
 8010692:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010694:	4618      	mov	r0, r3
 8010696:	370c      	adds	r7, #12
 8010698:	46bd      	mov	sp, r7
 801069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801069e:	4770      	bx	lr

080106a0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80106a0:	b580      	push	{r7, lr}
 80106a2:	b082      	sub	sp, #8
 80106a4:	af00      	add	r7, sp, #0
 80106a6:	6078      	str	r0, [r7, #4]
 80106a8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	if (*Len > sizeof(USB_RX_Buffer)) {
 80106aa:	683b      	ldr	r3, [r7, #0]
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80106b2:	d903      	bls.n	80106bc <CDC_Receive_FS+0x1c>
	          *Len = sizeof(USB_RX_Buffer);  // Prevent buffer overflow
 80106b4:	683b      	ldr	r3, [r7, #0]
 80106b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80106ba:	601a      	str	r2, [r3, #0]
	      }
	      memcpy(USB_RX_Buffer, Buf, *Len);
 80106bc:	683b      	ldr	r3, [r7, #0]
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	461a      	mov	r2, r3
 80106c2:	6879      	ldr	r1, [r7, #4]
 80106c4:	4808      	ldr	r0, [pc, #32]	@ (80106e8 <CDC_Receive_FS+0x48>)
 80106c6:	f001 fcb0 	bl	801202a <memcpy>

	      dataReceivedFlag = 1;
 80106ca:	4b08      	ldr	r3, [pc, #32]	@ (80106ec <CDC_Receive_FS+0x4c>)
 80106cc:	2201      	movs	r2, #1
 80106ce:	601a      	str	r2, [r3, #0]

	      USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80106d0:	6879      	ldr	r1, [r7, #4]
 80106d2:	4807      	ldr	r0, [pc, #28]	@ (80106f0 <CDC_Receive_FS+0x50>)
 80106d4:	f7fe fda7 	bl	800f226 <USBD_CDC_SetRxBuffer>
	      USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80106d8:	4805      	ldr	r0, [pc, #20]	@ (80106f0 <CDC_Receive_FS+0x50>)
 80106da:	f7fe fded 	bl	800f2b8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80106de:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80106e0:	4618      	mov	r0, r3
 80106e2:	3708      	adds	r7, #8
 80106e4:	46bd      	mov	sp, r7
 80106e6:	bd80      	pop	{r7, pc}
 80106e8:	20000ac0 	.word	0x20000ac0
 80106ec:	20000b80 	.word	0x20000b80
 80106f0:	20000bd8 	.word	0x20000bd8

080106f4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80106f4:	b580      	push	{r7, lr}
 80106f6:	b084      	sub	sp, #16
 80106f8:	af00      	add	r7, sp, #0
 80106fa:	6078      	str	r0, [r7, #4]
 80106fc:	460b      	mov	r3, r1
 80106fe:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010700:	2300      	movs	r3, #0
 8010702:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010704:	4b0d      	ldr	r3, [pc, #52]	@ (801073c <CDC_Transmit_FS+0x48>)
 8010706:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801070a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801070c:	68bb      	ldr	r3, [r7, #8]
 801070e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8010712:	2b00      	cmp	r3, #0
 8010714:	d001      	beq.n	801071a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8010716:	2301      	movs	r3, #1
 8010718:	e00b      	b.n	8010732 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801071a:	887b      	ldrh	r3, [r7, #2]
 801071c:	461a      	mov	r2, r3
 801071e:	6879      	ldr	r1, [r7, #4]
 8010720:	4806      	ldr	r0, [pc, #24]	@ (801073c <CDC_Transmit_FS+0x48>)
 8010722:	f7fe fd62 	bl	800f1ea <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010726:	4805      	ldr	r0, [pc, #20]	@ (801073c <CDC_Transmit_FS+0x48>)
 8010728:	f7fe fd96 	bl	800f258 <USBD_CDC_TransmitPacket>
 801072c:	4603      	mov	r3, r0
 801072e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010730:	7bfb      	ldrb	r3, [r7, #15]
}
 8010732:	4618      	mov	r0, r3
 8010734:	3710      	adds	r7, #16
 8010736:	46bd      	mov	sp, r7
 8010738:	bd80      	pop	{r7, pc}
 801073a:	bf00      	nop
 801073c:	20000bd8 	.word	0x20000bd8

08010740 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010740:	b480      	push	{r7}
 8010742:	b087      	sub	sp, #28
 8010744:	af00      	add	r7, sp, #0
 8010746:	60f8      	str	r0, [r7, #12]
 8010748:	60b9      	str	r1, [r7, #8]
 801074a:	4613      	mov	r3, r2
 801074c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801074e:	2300      	movs	r3, #0
 8010750:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8010752:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010756:	4618      	mov	r0, r3
 8010758:	371c      	adds	r7, #28
 801075a:	46bd      	mov	sp, r7
 801075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010760:	4770      	bx	lr
	...

08010764 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010764:	b480      	push	{r7}
 8010766:	b083      	sub	sp, #12
 8010768:	af00      	add	r7, sp, #0
 801076a:	4603      	mov	r3, r0
 801076c:	6039      	str	r1, [r7, #0]
 801076e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8010770:	683b      	ldr	r3, [r7, #0]
 8010772:	2212      	movs	r2, #18
 8010774:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8010776:	4b03      	ldr	r3, [pc, #12]	@ (8010784 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8010778:	4618      	mov	r0, r3
 801077a:	370c      	adds	r7, #12
 801077c:	46bd      	mov	sp, r7
 801077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010782:	4770      	bx	lr
 8010784:	200001bc 	.word	0x200001bc

08010788 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010788:	b480      	push	{r7}
 801078a:	b083      	sub	sp, #12
 801078c:	af00      	add	r7, sp, #0
 801078e:	4603      	mov	r3, r0
 8010790:	6039      	str	r1, [r7, #0]
 8010792:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010794:	683b      	ldr	r3, [r7, #0]
 8010796:	2204      	movs	r2, #4
 8010798:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801079a:	4b03      	ldr	r3, [pc, #12]	@ (80107a8 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 801079c:	4618      	mov	r0, r3
 801079e:	370c      	adds	r7, #12
 80107a0:	46bd      	mov	sp, r7
 80107a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107a6:	4770      	bx	lr
 80107a8:	200001d0 	.word	0x200001d0

080107ac <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80107ac:	b580      	push	{r7, lr}
 80107ae:	b082      	sub	sp, #8
 80107b0:	af00      	add	r7, sp, #0
 80107b2:	4603      	mov	r3, r0
 80107b4:	6039      	str	r1, [r7, #0]
 80107b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80107b8:	79fb      	ldrb	r3, [r7, #7]
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d105      	bne.n	80107ca <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80107be:	683a      	ldr	r2, [r7, #0]
 80107c0:	4907      	ldr	r1, [pc, #28]	@ (80107e0 <USBD_CDC_ProductStrDescriptor+0x34>)
 80107c2:	4808      	ldr	r0, [pc, #32]	@ (80107e4 <USBD_CDC_ProductStrDescriptor+0x38>)
 80107c4:	f7ff fde1 	bl	801038a <USBD_GetString>
 80107c8:	e004      	b.n	80107d4 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80107ca:	683a      	ldr	r2, [r7, #0]
 80107cc:	4904      	ldr	r1, [pc, #16]	@ (80107e0 <USBD_CDC_ProductStrDescriptor+0x34>)
 80107ce:	4805      	ldr	r0, [pc, #20]	@ (80107e4 <USBD_CDC_ProductStrDescriptor+0x38>)
 80107d0:	f7ff fddb 	bl	801038a <USBD_GetString>
  }
  return USBD_StrDesc;
 80107d4:	4b02      	ldr	r3, [pc, #8]	@ (80107e0 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80107d6:	4618      	mov	r0, r3
 80107d8:	3708      	adds	r7, #8
 80107da:	46bd      	mov	sp, r7
 80107dc:	bd80      	pop	{r7, pc}
 80107de:	bf00      	nop
 80107e0:	20001ea8 	.word	0x20001ea8
 80107e4:	080170ec 	.word	0x080170ec

080107e8 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80107e8:	b580      	push	{r7, lr}
 80107ea:	b082      	sub	sp, #8
 80107ec:	af00      	add	r7, sp, #0
 80107ee:	4603      	mov	r3, r0
 80107f0:	6039      	str	r1, [r7, #0]
 80107f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80107f4:	683a      	ldr	r2, [r7, #0]
 80107f6:	4904      	ldr	r1, [pc, #16]	@ (8010808 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80107f8:	4804      	ldr	r0, [pc, #16]	@ (801080c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80107fa:	f7ff fdc6 	bl	801038a <USBD_GetString>
  return USBD_StrDesc;
 80107fe:	4b02      	ldr	r3, [pc, #8]	@ (8010808 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8010800:	4618      	mov	r0, r3
 8010802:	3708      	adds	r7, #8
 8010804:	46bd      	mov	sp, r7
 8010806:	bd80      	pop	{r7, pc}
 8010808:	20001ea8 	.word	0x20001ea8
 801080c:	08017104 	.word	0x08017104

08010810 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010810:	b580      	push	{r7, lr}
 8010812:	b082      	sub	sp, #8
 8010814:	af00      	add	r7, sp, #0
 8010816:	4603      	mov	r3, r0
 8010818:	6039      	str	r1, [r7, #0]
 801081a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801081c:	683b      	ldr	r3, [r7, #0]
 801081e:	221a      	movs	r2, #26
 8010820:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010822:	f000 f843 	bl	80108ac <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8010826:	4b02      	ldr	r3, [pc, #8]	@ (8010830 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8010828:	4618      	mov	r0, r3
 801082a:	3708      	adds	r7, #8
 801082c:	46bd      	mov	sp, r7
 801082e:	bd80      	pop	{r7, pc}
 8010830:	200001d4 	.word	0x200001d4

08010834 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010834:	b580      	push	{r7, lr}
 8010836:	b082      	sub	sp, #8
 8010838:	af00      	add	r7, sp, #0
 801083a:	4603      	mov	r3, r0
 801083c:	6039      	str	r1, [r7, #0]
 801083e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010840:	79fb      	ldrb	r3, [r7, #7]
 8010842:	2b00      	cmp	r3, #0
 8010844:	d105      	bne.n	8010852 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8010846:	683a      	ldr	r2, [r7, #0]
 8010848:	4907      	ldr	r1, [pc, #28]	@ (8010868 <USBD_CDC_ConfigStrDescriptor+0x34>)
 801084a:	4808      	ldr	r0, [pc, #32]	@ (801086c <USBD_CDC_ConfigStrDescriptor+0x38>)
 801084c:	f7ff fd9d 	bl	801038a <USBD_GetString>
 8010850:	e004      	b.n	801085c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8010852:	683a      	ldr	r2, [r7, #0]
 8010854:	4904      	ldr	r1, [pc, #16]	@ (8010868 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8010856:	4805      	ldr	r0, [pc, #20]	@ (801086c <USBD_CDC_ConfigStrDescriptor+0x38>)
 8010858:	f7ff fd97 	bl	801038a <USBD_GetString>
  }
  return USBD_StrDesc;
 801085c:	4b02      	ldr	r3, [pc, #8]	@ (8010868 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 801085e:	4618      	mov	r0, r3
 8010860:	3708      	adds	r7, #8
 8010862:	46bd      	mov	sp, r7
 8010864:	bd80      	pop	{r7, pc}
 8010866:	bf00      	nop
 8010868:	20001ea8 	.word	0x20001ea8
 801086c:	08017118 	.word	0x08017118

08010870 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010870:	b580      	push	{r7, lr}
 8010872:	b082      	sub	sp, #8
 8010874:	af00      	add	r7, sp, #0
 8010876:	4603      	mov	r3, r0
 8010878:	6039      	str	r1, [r7, #0]
 801087a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801087c:	79fb      	ldrb	r3, [r7, #7]
 801087e:	2b00      	cmp	r3, #0
 8010880:	d105      	bne.n	801088e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8010882:	683a      	ldr	r2, [r7, #0]
 8010884:	4907      	ldr	r1, [pc, #28]	@ (80108a4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8010886:	4808      	ldr	r0, [pc, #32]	@ (80108a8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8010888:	f7ff fd7f 	bl	801038a <USBD_GetString>
 801088c:	e004      	b.n	8010898 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801088e:	683a      	ldr	r2, [r7, #0]
 8010890:	4904      	ldr	r1, [pc, #16]	@ (80108a4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8010892:	4805      	ldr	r0, [pc, #20]	@ (80108a8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8010894:	f7ff fd79 	bl	801038a <USBD_GetString>
  }
  return USBD_StrDesc;
 8010898:	4b02      	ldr	r3, [pc, #8]	@ (80108a4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 801089a:	4618      	mov	r0, r3
 801089c:	3708      	adds	r7, #8
 801089e:	46bd      	mov	sp, r7
 80108a0:	bd80      	pop	{r7, pc}
 80108a2:	bf00      	nop
 80108a4:	20001ea8 	.word	0x20001ea8
 80108a8:	08017124 	.word	0x08017124

080108ac <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80108ac:	b580      	push	{r7, lr}
 80108ae:	b084      	sub	sp, #16
 80108b0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80108b2:	4b0f      	ldr	r3, [pc, #60]	@ (80108f0 <Get_SerialNum+0x44>)
 80108b4:	681b      	ldr	r3, [r3, #0]
 80108b6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80108b8:	4b0e      	ldr	r3, [pc, #56]	@ (80108f4 <Get_SerialNum+0x48>)
 80108ba:	681b      	ldr	r3, [r3, #0]
 80108bc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80108be:	4b0e      	ldr	r3, [pc, #56]	@ (80108f8 <Get_SerialNum+0x4c>)
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80108c4:	68fa      	ldr	r2, [r7, #12]
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	4413      	add	r3, r2
 80108ca:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80108cc:	68fb      	ldr	r3, [r7, #12]
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d009      	beq.n	80108e6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80108d2:	2208      	movs	r2, #8
 80108d4:	4909      	ldr	r1, [pc, #36]	@ (80108fc <Get_SerialNum+0x50>)
 80108d6:	68f8      	ldr	r0, [r7, #12]
 80108d8:	f000 f814 	bl	8010904 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80108dc:	2204      	movs	r2, #4
 80108de:	4908      	ldr	r1, [pc, #32]	@ (8010900 <Get_SerialNum+0x54>)
 80108e0:	68b8      	ldr	r0, [r7, #8]
 80108e2:	f000 f80f 	bl	8010904 <IntToUnicode>
  }
}
 80108e6:	bf00      	nop
 80108e8:	3710      	adds	r7, #16
 80108ea:	46bd      	mov	sp, r7
 80108ec:	bd80      	pop	{r7, pc}
 80108ee:	bf00      	nop
 80108f0:	1fff7590 	.word	0x1fff7590
 80108f4:	1fff7594 	.word	0x1fff7594
 80108f8:	1fff7598 	.word	0x1fff7598
 80108fc:	200001d6 	.word	0x200001d6
 8010900:	200001e6 	.word	0x200001e6

08010904 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010904:	b480      	push	{r7}
 8010906:	b087      	sub	sp, #28
 8010908:	af00      	add	r7, sp, #0
 801090a:	60f8      	str	r0, [r7, #12]
 801090c:	60b9      	str	r1, [r7, #8]
 801090e:	4613      	mov	r3, r2
 8010910:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8010912:	2300      	movs	r3, #0
 8010914:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010916:	2300      	movs	r3, #0
 8010918:	75fb      	strb	r3, [r7, #23]
 801091a:	e027      	b.n	801096c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	0f1b      	lsrs	r3, r3, #28
 8010920:	2b09      	cmp	r3, #9
 8010922:	d80b      	bhi.n	801093c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	0f1b      	lsrs	r3, r3, #28
 8010928:	b2da      	uxtb	r2, r3
 801092a:	7dfb      	ldrb	r3, [r7, #23]
 801092c:	005b      	lsls	r3, r3, #1
 801092e:	4619      	mov	r1, r3
 8010930:	68bb      	ldr	r3, [r7, #8]
 8010932:	440b      	add	r3, r1
 8010934:	3230      	adds	r2, #48	@ 0x30
 8010936:	b2d2      	uxtb	r2, r2
 8010938:	701a      	strb	r2, [r3, #0]
 801093a:	e00a      	b.n	8010952 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801093c:	68fb      	ldr	r3, [r7, #12]
 801093e:	0f1b      	lsrs	r3, r3, #28
 8010940:	b2da      	uxtb	r2, r3
 8010942:	7dfb      	ldrb	r3, [r7, #23]
 8010944:	005b      	lsls	r3, r3, #1
 8010946:	4619      	mov	r1, r3
 8010948:	68bb      	ldr	r3, [r7, #8]
 801094a:	440b      	add	r3, r1
 801094c:	3237      	adds	r2, #55	@ 0x37
 801094e:	b2d2      	uxtb	r2, r2
 8010950:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010952:	68fb      	ldr	r3, [r7, #12]
 8010954:	011b      	lsls	r3, r3, #4
 8010956:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010958:	7dfb      	ldrb	r3, [r7, #23]
 801095a:	005b      	lsls	r3, r3, #1
 801095c:	3301      	adds	r3, #1
 801095e:	68ba      	ldr	r2, [r7, #8]
 8010960:	4413      	add	r3, r2
 8010962:	2200      	movs	r2, #0
 8010964:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010966:	7dfb      	ldrb	r3, [r7, #23]
 8010968:	3301      	adds	r3, #1
 801096a:	75fb      	strb	r3, [r7, #23]
 801096c:	7dfa      	ldrb	r2, [r7, #23]
 801096e:	79fb      	ldrb	r3, [r7, #7]
 8010970:	429a      	cmp	r2, r3
 8010972:	d3d3      	bcc.n	801091c <IntToUnicode+0x18>
  }
}
 8010974:	bf00      	nop
 8010976:	bf00      	nop
 8010978:	371c      	adds	r7, #28
 801097a:	46bd      	mov	sp, r7
 801097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010980:	4770      	bx	lr
	...

08010984 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010984:	b580      	push	{r7, lr}
 8010986:	b098      	sub	sp, #96	@ 0x60
 8010988:	af00      	add	r7, sp, #0
 801098a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 801098c:	f107 030c 	add.w	r3, r7, #12
 8010990:	2254      	movs	r2, #84	@ 0x54
 8010992:	2100      	movs	r1, #0
 8010994:	4618      	mov	r0, r3
 8010996:	f001 fab6 	bl	8011f06 <memset>
  if(pcdHandle->Instance==USB)
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	681b      	ldr	r3, [r3, #0]
 801099e:	4a15      	ldr	r2, [pc, #84]	@ (80109f4 <HAL_PCD_MspInit+0x70>)
 80109a0:	4293      	cmp	r3, r2
 80109a2:	d122      	bne.n	80109ea <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80109a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80109a8:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80109aa:	2300      	movs	r3, #0
 80109ac:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80109ae:	f107 030c 	add.w	r3, r7, #12
 80109b2:	4618      	mov	r0, r3
 80109b4:	f7f9 f82a 	bl	8009a0c <HAL_RCCEx_PeriphCLKConfig>
 80109b8:	4603      	mov	r3, r0
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	d001      	beq.n	80109c2 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 80109be:	f7f3 f88f 	bl	8003ae0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80109c2:	4b0d      	ldr	r3, [pc, #52]	@ (80109f8 <HAL_PCD_MspInit+0x74>)
 80109c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80109c6:	4a0c      	ldr	r2, [pc, #48]	@ (80109f8 <HAL_PCD_MspInit+0x74>)
 80109c8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80109cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80109ce:	4b0a      	ldr	r3, [pc, #40]	@ (80109f8 <HAL_PCD_MspInit+0x74>)
 80109d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80109d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80109d6:	60bb      	str	r3, [r7, #8]
 80109d8:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80109da:	2200      	movs	r2, #0
 80109dc:	2100      	movs	r1, #0
 80109de:	2014      	movs	r0, #20
 80109e0:	f7f5 fdab 	bl	800653a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80109e4:	2014      	movs	r0, #20
 80109e6:	f7f5 fdc2 	bl	800656e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80109ea:	bf00      	nop
 80109ec:	3760      	adds	r7, #96	@ 0x60
 80109ee:	46bd      	mov	sp, r7
 80109f0:	bd80      	pop	{r7, pc}
 80109f2:	bf00      	nop
 80109f4:	40005c00 	.word	0x40005c00
 80109f8:	40021000 	.word	0x40021000

080109fc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80109fc:	b580      	push	{r7, lr}
 80109fe:	b082      	sub	sp, #8
 8010a00:	af00      	add	r7, sp, #0
 8010a02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8010a10:	4619      	mov	r1, r3
 8010a12:	4610      	mov	r0, r2
 8010a14:	f7fe fd1c 	bl	800f450 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8010a18:	bf00      	nop
 8010a1a:	3708      	adds	r7, #8
 8010a1c:	46bd      	mov	sp, r7
 8010a1e:	bd80      	pop	{r7, pc}

08010a20 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a20:	b580      	push	{r7, lr}
 8010a22:	b082      	sub	sp, #8
 8010a24:	af00      	add	r7, sp, #0
 8010a26:	6078      	str	r0, [r7, #4]
 8010a28:	460b      	mov	r3, r1
 8010a2a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8010a32:	78fa      	ldrb	r2, [r7, #3]
 8010a34:	6879      	ldr	r1, [r7, #4]
 8010a36:	4613      	mov	r3, r2
 8010a38:	009b      	lsls	r3, r3, #2
 8010a3a:	4413      	add	r3, r2
 8010a3c:	00db      	lsls	r3, r3, #3
 8010a3e:	440b      	add	r3, r1
 8010a40:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010a44:	681a      	ldr	r2, [r3, #0]
 8010a46:	78fb      	ldrb	r3, [r7, #3]
 8010a48:	4619      	mov	r1, r3
 8010a4a:	f7fe fd56 	bl	800f4fa <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8010a4e:	bf00      	nop
 8010a50:	3708      	adds	r7, #8
 8010a52:	46bd      	mov	sp, r7
 8010a54:	bd80      	pop	{r7, pc}

08010a56 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a56:	b580      	push	{r7, lr}
 8010a58:	b082      	sub	sp, #8
 8010a5a:	af00      	add	r7, sp, #0
 8010a5c:	6078      	str	r0, [r7, #4]
 8010a5e:	460b      	mov	r3, r1
 8010a60:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8010a68:	78fa      	ldrb	r2, [r7, #3]
 8010a6a:	6879      	ldr	r1, [r7, #4]
 8010a6c:	4613      	mov	r3, r2
 8010a6e:	009b      	lsls	r3, r3, #2
 8010a70:	4413      	add	r3, r2
 8010a72:	00db      	lsls	r3, r3, #3
 8010a74:	440b      	add	r3, r1
 8010a76:	3324      	adds	r3, #36	@ 0x24
 8010a78:	681a      	ldr	r2, [r3, #0]
 8010a7a:	78fb      	ldrb	r3, [r7, #3]
 8010a7c:	4619      	mov	r1, r3
 8010a7e:	f7fe fd9f 	bl	800f5c0 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8010a82:	bf00      	nop
 8010a84:	3708      	adds	r7, #8
 8010a86:	46bd      	mov	sp, r7
 8010a88:	bd80      	pop	{r7, pc}

08010a8a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a8a:	b580      	push	{r7, lr}
 8010a8c:	b082      	sub	sp, #8
 8010a8e:	af00      	add	r7, sp, #0
 8010a90:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010a98:	4618      	mov	r0, r3
 8010a9a:	f7fe feb3 	bl	800f804 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8010a9e:	bf00      	nop
 8010aa0:	3708      	adds	r7, #8
 8010aa2:	46bd      	mov	sp, r7
 8010aa4:	bd80      	pop	{r7, pc}

08010aa6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010aa6:	b580      	push	{r7, lr}
 8010aa8:	b084      	sub	sp, #16
 8010aaa:	af00      	add	r7, sp, #0
 8010aac:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010aae:	2301      	movs	r3, #1
 8010ab0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	795b      	ldrb	r3, [r3, #5]
 8010ab6:	2b02      	cmp	r3, #2
 8010ab8:	d001      	beq.n	8010abe <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8010aba:	f7f3 f811 	bl	8003ae0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010ac4:	7bfa      	ldrb	r2, [r7, #15]
 8010ac6:	4611      	mov	r1, r2
 8010ac8:	4618      	mov	r0, r3
 8010aca:	f7fe fe5d 	bl	800f788 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010ad4:	4618      	mov	r0, r3
 8010ad6:	f7fe fe09 	bl	800f6ec <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8010ada:	bf00      	nop
 8010adc:	3710      	adds	r7, #16
 8010ade:	46bd      	mov	sp, r7
 8010ae0:	bd80      	pop	{r7, pc}
	...

08010ae4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ae4:	b580      	push	{r7, lr}
 8010ae6:	b082      	sub	sp, #8
 8010ae8:	af00      	add	r7, sp, #0
 8010aea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010af2:	4618      	mov	r0, r3
 8010af4:	f7fe fe58 	bl	800f7a8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	7a5b      	ldrb	r3, [r3, #9]
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d005      	beq.n	8010b0c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010b00:	4b04      	ldr	r3, [pc, #16]	@ (8010b14 <HAL_PCD_SuspendCallback+0x30>)
 8010b02:	691b      	ldr	r3, [r3, #16]
 8010b04:	4a03      	ldr	r2, [pc, #12]	@ (8010b14 <HAL_PCD_SuspendCallback+0x30>)
 8010b06:	f043 0306 	orr.w	r3, r3, #6
 8010b0a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8010b0c:	bf00      	nop
 8010b0e:	3708      	adds	r7, #8
 8010b10:	46bd      	mov	sp, r7
 8010b12:	bd80      	pop	{r7, pc}
 8010b14:	e000ed00 	.word	0xe000ed00

08010b18 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b18:	b580      	push	{r7, lr}
 8010b1a:	b082      	sub	sp, #8
 8010b1c:	af00      	add	r7, sp, #0
 8010b1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	7a5b      	ldrb	r3, [r3, #9]
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d007      	beq.n	8010b38 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010b28:	4b08      	ldr	r3, [pc, #32]	@ (8010b4c <HAL_PCD_ResumeCallback+0x34>)
 8010b2a:	691b      	ldr	r3, [r3, #16]
 8010b2c:	4a07      	ldr	r2, [pc, #28]	@ (8010b4c <HAL_PCD_ResumeCallback+0x34>)
 8010b2e:	f023 0306 	bic.w	r3, r3, #6
 8010b32:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8010b34:	f000 f9f8 	bl	8010f28 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010b3e:	4618      	mov	r0, r3
 8010b40:	f7fe fe48 	bl	800f7d4 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8010b44:	bf00      	nop
 8010b46:	3708      	adds	r7, #8
 8010b48:	46bd      	mov	sp, r7
 8010b4a:	bd80      	pop	{r7, pc}
 8010b4c:	e000ed00 	.word	0xe000ed00

08010b50 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010b50:	b580      	push	{r7, lr}
 8010b52:	b082      	sub	sp, #8
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8010b58:	4a2b      	ldr	r2, [pc, #172]	@ (8010c08 <USBD_LL_Init+0xb8>)
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	4a29      	ldr	r2, [pc, #164]	@ (8010c08 <USBD_LL_Init+0xb8>)
 8010b64:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8010b68:	4b27      	ldr	r3, [pc, #156]	@ (8010c08 <USBD_LL_Init+0xb8>)
 8010b6a:	4a28      	ldr	r2, [pc, #160]	@ (8010c0c <USBD_LL_Init+0xbc>)
 8010b6c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8010b6e:	4b26      	ldr	r3, [pc, #152]	@ (8010c08 <USBD_LL_Init+0xb8>)
 8010b70:	2208      	movs	r2, #8
 8010b72:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8010b74:	4b24      	ldr	r3, [pc, #144]	@ (8010c08 <USBD_LL_Init+0xb8>)
 8010b76:	2202      	movs	r2, #2
 8010b78:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010b7a:	4b23      	ldr	r3, [pc, #140]	@ (8010c08 <USBD_LL_Init+0xb8>)
 8010b7c:	2202      	movs	r2, #2
 8010b7e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8010b80:	4b21      	ldr	r3, [pc, #132]	@ (8010c08 <USBD_LL_Init+0xb8>)
 8010b82:	2200      	movs	r2, #0
 8010b84:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8010b86:	4b20      	ldr	r3, [pc, #128]	@ (8010c08 <USBD_LL_Init+0xb8>)
 8010b88:	2200      	movs	r2, #0
 8010b8a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8010b8c:	4b1e      	ldr	r3, [pc, #120]	@ (8010c08 <USBD_LL_Init+0xb8>)
 8010b8e:	2200      	movs	r2, #0
 8010b90:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8010b92:	4b1d      	ldr	r3, [pc, #116]	@ (8010c08 <USBD_LL_Init+0xb8>)
 8010b94:	2200      	movs	r2, #0
 8010b96:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8010b98:	481b      	ldr	r0, [pc, #108]	@ (8010c08 <USBD_LL_Init+0xb8>)
 8010b9a:	f7f6 fc1f 	bl	80073dc <HAL_PCD_Init>
 8010b9e:	4603      	mov	r3, r0
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d001      	beq.n	8010ba8 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8010ba4:	f7f2 ff9c 	bl	8003ae0 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010bae:	2318      	movs	r3, #24
 8010bb0:	2200      	movs	r2, #0
 8010bb2:	2100      	movs	r1, #0
 8010bb4:	f7f8 f8da 	bl	8008d6c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010bbe:	2358      	movs	r3, #88	@ 0x58
 8010bc0:	2200      	movs	r2, #0
 8010bc2:	2180      	movs	r1, #128	@ 0x80
 8010bc4:	f7f8 f8d2 	bl	8008d6c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010bce:	23c0      	movs	r3, #192	@ 0xc0
 8010bd0:	2200      	movs	r2, #0
 8010bd2:	2181      	movs	r1, #129	@ 0x81
 8010bd4:	f7f8 f8ca 	bl	8008d6c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010bde:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8010be2:	2200      	movs	r2, #0
 8010be4:	2101      	movs	r1, #1
 8010be6:	f7f8 f8c1 	bl	8008d6c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010bf0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010bf4:	2200      	movs	r2, #0
 8010bf6:	2182      	movs	r1, #130	@ 0x82
 8010bf8:	f7f8 f8b8 	bl	8008d6c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8010bfc:	2300      	movs	r3, #0
}
 8010bfe:	4618      	mov	r0, r3
 8010c00:	3708      	adds	r7, #8
 8010c02:	46bd      	mov	sp, r7
 8010c04:	bd80      	pop	{r7, pc}
 8010c06:	bf00      	nop
 8010c08:	200020a8 	.word	0x200020a8
 8010c0c:	40005c00 	.word	0x40005c00

08010c10 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010c10:	b580      	push	{r7, lr}
 8010c12:	b084      	sub	sp, #16
 8010c14:	af00      	add	r7, sp, #0
 8010c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c18:	2300      	movs	r3, #0
 8010c1a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c1c:	2300      	movs	r3, #0
 8010c1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010c26:	4618      	mov	r0, r3
 8010c28:	f7f6 fca6 	bl	8007578 <HAL_PCD_Start>
 8010c2c:	4603      	mov	r3, r0
 8010c2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010c30:	7bfb      	ldrb	r3, [r7, #15]
 8010c32:	4618      	mov	r0, r3
 8010c34:	f000 f97e 	bl	8010f34 <USBD_Get_USB_Status>
 8010c38:	4603      	mov	r3, r0
 8010c3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010c3c:	7bbb      	ldrb	r3, [r7, #14]
}
 8010c3e:	4618      	mov	r0, r3
 8010c40:	3710      	adds	r7, #16
 8010c42:	46bd      	mov	sp, r7
 8010c44:	bd80      	pop	{r7, pc}

08010c46 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010c46:	b580      	push	{r7, lr}
 8010c48:	b084      	sub	sp, #16
 8010c4a:	af00      	add	r7, sp, #0
 8010c4c:	6078      	str	r0, [r7, #4]
 8010c4e:	4608      	mov	r0, r1
 8010c50:	4611      	mov	r1, r2
 8010c52:	461a      	mov	r2, r3
 8010c54:	4603      	mov	r3, r0
 8010c56:	70fb      	strb	r3, [r7, #3]
 8010c58:	460b      	mov	r3, r1
 8010c5a:	70bb      	strb	r3, [r7, #2]
 8010c5c:	4613      	mov	r3, r2
 8010c5e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c60:	2300      	movs	r3, #0
 8010c62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c64:	2300      	movs	r3, #0
 8010c66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010c6e:	78bb      	ldrb	r3, [r7, #2]
 8010c70:	883a      	ldrh	r2, [r7, #0]
 8010c72:	78f9      	ldrb	r1, [r7, #3]
 8010c74:	f7f6 fded 	bl	8007852 <HAL_PCD_EP_Open>
 8010c78:	4603      	mov	r3, r0
 8010c7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010c7c:	7bfb      	ldrb	r3, [r7, #15]
 8010c7e:	4618      	mov	r0, r3
 8010c80:	f000 f958 	bl	8010f34 <USBD_Get_USB_Status>
 8010c84:	4603      	mov	r3, r0
 8010c86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010c88:	7bbb      	ldrb	r3, [r7, #14]
}
 8010c8a:	4618      	mov	r0, r3
 8010c8c:	3710      	adds	r7, #16
 8010c8e:	46bd      	mov	sp, r7
 8010c90:	bd80      	pop	{r7, pc}

08010c92 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010c92:	b580      	push	{r7, lr}
 8010c94:	b084      	sub	sp, #16
 8010c96:	af00      	add	r7, sp, #0
 8010c98:	6078      	str	r0, [r7, #4]
 8010c9a:	460b      	mov	r3, r1
 8010c9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c9e:	2300      	movs	r3, #0
 8010ca0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010ca2:	2300      	movs	r3, #0
 8010ca4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010cac:	78fa      	ldrb	r2, [r7, #3]
 8010cae:	4611      	mov	r1, r2
 8010cb0:	4618      	mov	r0, r3
 8010cb2:	f7f6 fe2d 	bl	8007910 <HAL_PCD_EP_Close>
 8010cb6:	4603      	mov	r3, r0
 8010cb8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010cba:	7bfb      	ldrb	r3, [r7, #15]
 8010cbc:	4618      	mov	r0, r3
 8010cbe:	f000 f939 	bl	8010f34 <USBD_Get_USB_Status>
 8010cc2:	4603      	mov	r3, r0
 8010cc4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010cc6:	7bbb      	ldrb	r3, [r7, #14]
}
 8010cc8:	4618      	mov	r0, r3
 8010cca:	3710      	adds	r7, #16
 8010ccc:	46bd      	mov	sp, r7
 8010cce:	bd80      	pop	{r7, pc}

08010cd0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010cd0:	b580      	push	{r7, lr}
 8010cd2:	b084      	sub	sp, #16
 8010cd4:	af00      	add	r7, sp, #0
 8010cd6:	6078      	str	r0, [r7, #4]
 8010cd8:	460b      	mov	r3, r1
 8010cda:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010cdc:	2300      	movs	r3, #0
 8010cde:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010ce0:	2300      	movs	r3, #0
 8010ce2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010cea:	78fa      	ldrb	r2, [r7, #3]
 8010cec:	4611      	mov	r1, r2
 8010cee:	4618      	mov	r0, r3
 8010cf0:	f7f6 fed6 	bl	8007aa0 <HAL_PCD_EP_SetStall>
 8010cf4:	4603      	mov	r3, r0
 8010cf6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010cf8:	7bfb      	ldrb	r3, [r7, #15]
 8010cfa:	4618      	mov	r0, r3
 8010cfc:	f000 f91a 	bl	8010f34 <USBD_Get_USB_Status>
 8010d00:	4603      	mov	r3, r0
 8010d02:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010d04:	7bbb      	ldrb	r3, [r7, #14]
}
 8010d06:	4618      	mov	r0, r3
 8010d08:	3710      	adds	r7, #16
 8010d0a:	46bd      	mov	sp, r7
 8010d0c:	bd80      	pop	{r7, pc}

08010d0e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010d0e:	b580      	push	{r7, lr}
 8010d10:	b084      	sub	sp, #16
 8010d12:	af00      	add	r7, sp, #0
 8010d14:	6078      	str	r0, [r7, #4]
 8010d16:	460b      	mov	r3, r1
 8010d18:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010d1a:	2300      	movs	r3, #0
 8010d1c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010d1e:	2300      	movs	r3, #0
 8010d20:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010d28:	78fa      	ldrb	r2, [r7, #3]
 8010d2a:	4611      	mov	r1, r2
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	f7f6 ff09 	bl	8007b44 <HAL_PCD_EP_ClrStall>
 8010d32:	4603      	mov	r3, r0
 8010d34:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010d36:	7bfb      	ldrb	r3, [r7, #15]
 8010d38:	4618      	mov	r0, r3
 8010d3a:	f000 f8fb 	bl	8010f34 <USBD_Get_USB_Status>
 8010d3e:	4603      	mov	r3, r0
 8010d40:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010d42:	7bbb      	ldrb	r3, [r7, #14]
}
 8010d44:	4618      	mov	r0, r3
 8010d46:	3710      	adds	r7, #16
 8010d48:	46bd      	mov	sp, r7
 8010d4a:	bd80      	pop	{r7, pc}

08010d4c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010d4c:	b480      	push	{r7}
 8010d4e:	b085      	sub	sp, #20
 8010d50:	af00      	add	r7, sp, #0
 8010d52:	6078      	str	r0, [r7, #4]
 8010d54:	460b      	mov	r3, r1
 8010d56:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010d5e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010d60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	da0b      	bge.n	8010d80 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010d68:	78fb      	ldrb	r3, [r7, #3]
 8010d6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010d6e:	68f9      	ldr	r1, [r7, #12]
 8010d70:	4613      	mov	r3, r2
 8010d72:	009b      	lsls	r3, r3, #2
 8010d74:	4413      	add	r3, r2
 8010d76:	00db      	lsls	r3, r3, #3
 8010d78:	440b      	add	r3, r1
 8010d7a:	3312      	adds	r3, #18
 8010d7c:	781b      	ldrb	r3, [r3, #0]
 8010d7e:	e00b      	b.n	8010d98 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010d80:	78fb      	ldrb	r3, [r7, #3]
 8010d82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010d86:	68f9      	ldr	r1, [r7, #12]
 8010d88:	4613      	mov	r3, r2
 8010d8a:	009b      	lsls	r3, r3, #2
 8010d8c:	4413      	add	r3, r2
 8010d8e:	00db      	lsls	r3, r3, #3
 8010d90:	440b      	add	r3, r1
 8010d92:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8010d96:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010d98:	4618      	mov	r0, r3
 8010d9a:	3714      	adds	r7, #20
 8010d9c:	46bd      	mov	sp, r7
 8010d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da2:	4770      	bx	lr

08010da4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010da4:	b580      	push	{r7, lr}
 8010da6:	b084      	sub	sp, #16
 8010da8:	af00      	add	r7, sp, #0
 8010daa:	6078      	str	r0, [r7, #4]
 8010dac:	460b      	mov	r3, r1
 8010dae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010db0:	2300      	movs	r3, #0
 8010db2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010db4:	2300      	movs	r3, #0
 8010db6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010dbe:	78fa      	ldrb	r2, [r7, #3]
 8010dc0:	4611      	mov	r1, r2
 8010dc2:	4618      	mov	r0, r3
 8010dc4:	f7f6 fd21 	bl	800780a <HAL_PCD_SetAddress>
 8010dc8:	4603      	mov	r3, r0
 8010dca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010dcc:	7bfb      	ldrb	r3, [r7, #15]
 8010dce:	4618      	mov	r0, r3
 8010dd0:	f000 f8b0 	bl	8010f34 <USBD_Get_USB_Status>
 8010dd4:	4603      	mov	r3, r0
 8010dd6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010dd8:	7bbb      	ldrb	r3, [r7, #14]
}
 8010dda:	4618      	mov	r0, r3
 8010ddc:	3710      	adds	r7, #16
 8010dde:	46bd      	mov	sp, r7
 8010de0:	bd80      	pop	{r7, pc}

08010de2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010de2:	b580      	push	{r7, lr}
 8010de4:	b086      	sub	sp, #24
 8010de6:	af00      	add	r7, sp, #0
 8010de8:	60f8      	str	r0, [r7, #12]
 8010dea:	607a      	str	r2, [r7, #4]
 8010dec:	603b      	str	r3, [r7, #0]
 8010dee:	460b      	mov	r3, r1
 8010df0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010df2:	2300      	movs	r3, #0
 8010df4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010df6:	2300      	movs	r3, #0
 8010df8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010e00:	7af9      	ldrb	r1, [r7, #11]
 8010e02:	683b      	ldr	r3, [r7, #0]
 8010e04:	687a      	ldr	r2, [r7, #4]
 8010e06:	f7f6 fe14 	bl	8007a32 <HAL_PCD_EP_Transmit>
 8010e0a:	4603      	mov	r3, r0
 8010e0c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e0e:	7dfb      	ldrb	r3, [r7, #23]
 8010e10:	4618      	mov	r0, r3
 8010e12:	f000 f88f 	bl	8010f34 <USBD_Get_USB_Status>
 8010e16:	4603      	mov	r3, r0
 8010e18:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010e1a:	7dbb      	ldrb	r3, [r7, #22]
}
 8010e1c:	4618      	mov	r0, r3
 8010e1e:	3718      	adds	r7, #24
 8010e20:	46bd      	mov	sp, r7
 8010e22:	bd80      	pop	{r7, pc}

08010e24 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b086      	sub	sp, #24
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	60f8      	str	r0, [r7, #12]
 8010e2c:	607a      	str	r2, [r7, #4]
 8010e2e:	603b      	str	r3, [r7, #0]
 8010e30:	460b      	mov	r3, r1
 8010e32:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010e34:	2300      	movs	r3, #0
 8010e36:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010e38:	2300      	movs	r3, #0
 8010e3a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010e42:	7af9      	ldrb	r1, [r7, #11]
 8010e44:	683b      	ldr	r3, [r7, #0]
 8010e46:	687a      	ldr	r2, [r7, #4]
 8010e48:	f7f6 fdaa 	bl	80079a0 <HAL_PCD_EP_Receive>
 8010e4c:	4603      	mov	r3, r0
 8010e4e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e50:	7dfb      	ldrb	r3, [r7, #23]
 8010e52:	4618      	mov	r0, r3
 8010e54:	f000 f86e 	bl	8010f34 <USBD_Get_USB_Status>
 8010e58:	4603      	mov	r3, r0
 8010e5a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010e5c:	7dbb      	ldrb	r3, [r7, #22]
}
 8010e5e:	4618      	mov	r0, r3
 8010e60:	3718      	adds	r7, #24
 8010e62:	46bd      	mov	sp, r7
 8010e64:	bd80      	pop	{r7, pc}

08010e66 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010e66:	b580      	push	{r7, lr}
 8010e68:	b082      	sub	sp, #8
 8010e6a:	af00      	add	r7, sp, #0
 8010e6c:	6078      	str	r0, [r7, #4]
 8010e6e:	460b      	mov	r3, r1
 8010e70:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010e78:	78fa      	ldrb	r2, [r7, #3]
 8010e7a:	4611      	mov	r1, r2
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	f7f6 fdc0 	bl	8007a02 <HAL_PCD_EP_GetRxCount>
 8010e82:	4603      	mov	r3, r0
}
 8010e84:	4618      	mov	r0, r3
 8010e86:	3708      	adds	r7, #8
 8010e88:	46bd      	mov	sp, r7
 8010e8a:	bd80      	pop	{r7, pc}

08010e8c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010e8c:	b580      	push	{r7, lr}
 8010e8e:	b082      	sub	sp, #8
 8010e90:	af00      	add	r7, sp, #0
 8010e92:	6078      	str	r0, [r7, #4]
 8010e94:	460b      	mov	r3, r1
 8010e96:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8010e98:	78fb      	ldrb	r3, [r7, #3]
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d002      	beq.n	8010ea4 <HAL_PCDEx_LPM_Callback+0x18>
 8010e9e:	2b01      	cmp	r3, #1
 8010ea0:	d013      	beq.n	8010eca <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8010ea2:	e023      	b.n	8010eec <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	7a5b      	ldrb	r3, [r3, #9]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d007      	beq.n	8010ebc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8010eac:	f000 f83c 	bl	8010f28 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010eb0:	4b10      	ldr	r3, [pc, #64]	@ (8010ef4 <HAL_PCDEx_LPM_Callback+0x68>)
 8010eb2:	691b      	ldr	r3, [r3, #16]
 8010eb4:	4a0f      	ldr	r2, [pc, #60]	@ (8010ef4 <HAL_PCDEx_LPM_Callback+0x68>)
 8010eb6:	f023 0306 	bic.w	r3, r3, #6
 8010eba:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010ec2:	4618      	mov	r0, r3
 8010ec4:	f7fe fc86 	bl	800f7d4 <USBD_LL_Resume>
    break;
 8010ec8:	e010      	b.n	8010eec <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010ed0:	4618      	mov	r0, r3
 8010ed2:	f7fe fc69 	bl	800f7a8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	7a5b      	ldrb	r3, [r3, #9]
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d005      	beq.n	8010eea <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010ede:	4b05      	ldr	r3, [pc, #20]	@ (8010ef4 <HAL_PCDEx_LPM_Callback+0x68>)
 8010ee0:	691b      	ldr	r3, [r3, #16]
 8010ee2:	4a04      	ldr	r2, [pc, #16]	@ (8010ef4 <HAL_PCDEx_LPM_Callback+0x68>)
 8010ee4:	f043 0306 	orr.w	r3, r3, #6
 8010ee8:	6113      	str	r3, [r2, #16]
    break;
 8010eea:	bf00      	nop
}
 8010eec:	bf00      	nop
 8010eee:	3708      	adds	r7, #8
 8010ef0:	46bd      	mov	sp, r7
 8010ef2:	bd80      	pop	{r7, pc}
 8010ef4:	e000ed00 	.word	0xe000ed00

08010ef8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010ef8:	b480      	push	{r7}
 8010efa:	b083      	sub	sp, #12
 8010efc:	af00      	add	r7, sp, #0
 8010efe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010f00:	4b03      	ldr	r3, [pc, #12]	@ (8010f10 <USBD_static_malloc+0x18>)
}
 8010f02:	4618      	mov	r0, r3
 8010f04:	370c      	adds	r7, #12
 8010f06:	46bd      	mov	sp, r7
 8010f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f0c:	4770      	bx	lr
 8010f0e:	bf00      	nop
 8010f10:	20002384 	.word	0x20002384

08010f14 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010f14:	b480      	push	{r7}
 8010f16:	b083      	sub	sp, #12
 8010f18:	af00      	add	r7, sp, #0
 8010f1a:	6078      	str	r0, [r7, #4]

}
 8010f1c:	bf00      	nop
 8010f1e:	370c      	adds	r7, #12
 8010f20:	46bd      	mov	sp, r7
 8010f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f26:	4770      	bx	lr

08010f28 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8010f28:	b580      	push	{r7, lr}
 8010f2a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8010f2c:	f7f0 fda6 	bl	8001a7c <SystemClock_Config>
}
 8010f30:	bf00      	nop
 8010f32:	bd80      	pop	{r7, pc}

08010f34 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010f34:	b480      	push	{r7}
 8010f36:	b085      	sub	sp, #20
 8010f38:	af00      	add	r7, sp, #0
 8010f3a:	4603      	mov	r3, r0
 8010f3c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010f3e:	2300      	movs	r3, #0
 8010f40:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010f42:	79fb      	ldrb	r3, [r7, #7]
 8010f44:	2b03      	cmp	r3, #3
 8010f46:	d817      	bhi.n	8010f78 <USBD_Get_USB_Status+0x44>
 8010f48:	a201      	add	r2, pc, #4	@ (adr r2, 8010f50 <USBD_Get_USB_Status+0x1c>)
 8010f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f4e:	bf00      	nop
 8010f50:	08010f61 	.word	0x08010f61
 8010f54:	08010f67 	.word	0x08010f67
 8010f58:	08010f6d 	.word	0x08010f6d
 8010f5c:	08010f73 	.word	0x08010f73
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010f60:	2300      	movs	r3, #0
 8010f62:	73fb      	strb	r3, [r7, #15]
    break;
 8010f64:	e00b      	b.n	8010f7e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010f66:	2303      	movs	r3, #3
 8010f68:	73fb      	strb	r3, [r7, #15]
    break;
 8010f6a:	e008      	b.n	8010f7e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010f6c:	2301      	movs	r3, #1
 8010f6e:	73fb      	strb	r3, [r7, #15]
    break;
 8010f70:	e005      	b.n	8010f7e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010f72:	2303      	movs	r3, #3
 8010f74:	73fb      	strb	r3, [r7, #15]
    break;
 8010f76:	e002      	b.n	8010f7e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010f78:	2303      	movs	r3, #3
 8010f7a:	73fb      	strb	r3, [r7, #15]
    break;
 8010f7c:	bf00      	nop
  }
  return usb_status;
 8010f7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f80:	4618      	mov	r0, r3
 8010f82:	3714      	adds	r7, #20
 8010f84:	46bd      	mov	sp, r7
 8010f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f8a:	4770      	bx	lr

08010f8c <__cvt>:
 8010f8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010f90:	ec57 6b10 	vmov	r6, r7, d0
 8010f94:	2f00      	cmp	r7, #0
 8010f96:	460c      	mov	r4, r1
 8010f98:	4619      	mov	r1, r3
 8010f9a:	463b      	mov	r3, r7
 8010f9c:	bfbb      	ittet	lt
 8010f9e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010fa2:	461f      	movlt	r7, r3
 8010fa4:	2300      	movge	r3, #0
 8010fa6:	232d      	movlt	r3, #45	@ 0x2d
 8010fa8:	700b      	strb	r3, [r1, #0]
 8010faa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010fac:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010fb0:	4691      	mov	r9, r2
 8010fb2:	f023 0820 	bic.w	r8, r3, #32
 8010fb6:	bfbc      	itt	lt
 8010fb8:	4632      	movlt	r2, r6
 8010fba:	4616      	movlt	r6, r2
 8010fbc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010fc0:	d005      	beq.n	8010fce <__cvt+0x42>
 8010fc2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8010fc6:	d100      	bne.n	8010fca <__cvt+0x3e>
 8010fc8:	3401      	adds	r4, #1
 8010fca:	2102      	movs	r1, #2
 8010fcc:	e000      	b.n	8010fd0 <__cvt+0x44>
 8010fce:	2103      	movs	r1, #3
 8010fd0:	ab03      	add	r3, sp, #12
 8010fd2:	9301      	str	r3, [sp, #4]
 8010fd4:	ab02      	add	r3, sp, #8
 8010fd6:	9300      	str	r3, [sp, #0]
 8010fd8:	ec47 6b10 	vmov	d0, r6, r7
 8010fdc:	4653      	mov	r3, sl
 8010fde:	4622      	mov	r2, r4
 8010fe0:	f001 f8c2 	bl	8012168 <_dtoa_r>
 8010fe4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010fe8:	4605      	mov	r5, r0
 8010fea:	d119      	bne.n	8011020 <__cvt+0x94>
 8010fec:	f019 0f01 	tst.w	r9, #1
 8010ff0:	d00e      	beq.n	8011010 <__cvt+0x84>
 8010ff2:	eb00 0904 	add.w	r9, r0, r4
 8010ff6:	2200      	movs	r2, #0
 8010ff8:	2300      	movs	r3, #0
 8010ffa:	4630      	mov	r0, r6
 8010ffc:	4639      	mov	r1, r7
 8010ffe:	f7ef fd8b 	bl	8000b18 <__aeabi_dcmpeq>
 8011002:	b108      	cbz	r0, 8011008 <__cvt+0x7c>
 8011004:	f8cd 900c 	str.w	r9, [sp, #12]
 8011008:	2230      	movs	r2, #48	@ 0x30
 801100a:	9b03      	ldr	r3, [sp, #12]
 801100c:	454b      	cmp	r3, r9
 801100e:	d31e      	bcc.n	801104e <__cvt+0xc2>
 8011010:	9b03      	ldr	r3, [sp, #12]
 8011012:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011014:	1b5b      	subs	r3, r3, r5
 8011016:	4628      	mov	r0, r5
 8011018:	6013      	str	r3, [r2, #0]
 801101a:	b004      	add	sp, #16
 801101c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011020:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011024:	eb00 0904 	add.w	r9, r0, r4
 8011028:	d1e5      	bne.n	8010ff6 <__cvt+0x6a>
 801102a:	7803      	ldrb	r3, [r0, #0]
 801102c:	2b30      	cmp	r3, #48	@ 0x30
 801102e:	d10a      	bne.n	8011046 <__cvt+0xba>
 8011030:	2200      	movs	r2, #0
 8011032:	2300      	movs	r3, #0
 8011034:	4630      	mov	r0, r6
 8011036:	4639      	mov	r1, r7
 8011038:	f7ef fd6e 	bl	8000b18 <__aeabi_dcmpeq>
 801103c:	b918      	cbnz	r0, 8011046 <__cvt+0xba>
 801103e:	f1c4 0401 	rsb	r4, r4, #1
 8011042:	f8ca 4000 	str.w	r4, [sl]
 8011046:	f8da 3000 	ldr.w	r3, [sl]
 801104a:	4499      	add	r9, r3
 801104c:	e7d3      	b.n	8010ff6 <__cvt+0x6a>
 801104e:	1c59      	adds	r1, r3, #1
 8011050:	9103      	str	r1, [sp, #12]
 8011052:	701a      	strb	r2, [r3, #0]
 8011054:	e7d9      	b.n	801100a <__cvt+0x7e>

08011056 <__exponent>:
 8011056:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011058:	2900      	cmp	r1, #0
 801105a:	bfba      	itte	lt
 801105c:	4249      	neglt	r1, r1
 801105e:	232d      	movlt	r3, #45	@ 0x2d
 8011060:	232b      	movge	r3, #43	@ 0x2b
 8011062:	2909      	cmp	r1, #9
 8011064:	7002      	strb	r2, [r0, #0]
 8011066:	7043      	strb	r3, [r0, #1]
 8011068:	dd29      	ble.n	80110be <__exponent+0x68>
 801106a:	f10d 0307 	add.w	r3, sp, #7
 801106e:	461d      	mov	r5, r3
 8011070:	270a      	movs	r7, #10
 8011072:	461a      	mov	r2, r3
 8011074:	fbb1 f6f7 	udiv	r6, r1, r7
 8011078:	fb07 1416 	mls	r4, r7, r6, r1
 801107c:	3430      	adds	r4, #48	@ 0x30
 801107e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011082:	460c      	mov	r4, r1
 8011084:	2c63      	cmp	r4, #99	@ 0x63
 8011086:	f103 33ff 	add.w	r3, r3, #4294967295
 801108a:	4631      	mov	r1, r6
 801108c:	dcf1      	bgt.n	8011072 <__exponent+0x1c>
 801108e:	3130      	adds	r1, #48	@ 0x30
 8011090:	1e94      	subs	r4, r2, #2
 8011092:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011096:	1c41      	adds	r1, r0, #1
 8011098:	4623      	mov	r3, r4
 801109a:	42ab      	cmp	r3, r5
 801109c:	d30a      	bcc.n	80110b4 <__exponent+0x5e>
 801109e:	f10d 0309 	add.w	r3, sp, #9
 80110a2:	1a9b      	subs	r3, r3, r2
 80110a4:	42ac      	cmp	r4, r5
 80110a6:	bf88      	it	hi
 80110a8:	2300      	movhi	r3, #0
 80110aa:	3302      	adds	r3, #2
 80110ac:	4403      	add	r3, r0
 80110ae:	1a18      	subs	r0, r3, r0
 80110b0:	b003      	add	sp, #12
 80110b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110b4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80110b8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80110bc:	e7ed      	b.n	801109a <__exponent+0x44>
 80110be:	2330      	movs	r3, #48	@ 0x30
 80110c0:	3130      	adds	r1, #48	@ 0x30
 80110c2:	7083      	strb	r3, [r0, #2]
 80110c4:	70c1      	strb	r1, [r0, #3]
 80110c6:	1d03      	adds	r3, r0, #4
 80110c8:	e7f1      	b.n	80110ae <__exponent+0x58>
	...

080110cc <_printf_float>:
 80110cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110d0:	b08d      	sub	sp, #52	@ 0x34
 80110d2:	460c      	mov	r4, r1
 80110d4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80110d8:	4616      	mov	r6, r2
 80110da:	461f      	mov	r7, r3
 80110dc:	4605      	mov	r5, r0
 80110de:	f000 ff2d 	bl	8011f3c <_localeconv_r>
 80110e2:	6803      	ldr	r3, [r0, #0]
 80110e4:	9304      	str	r3, [sp, #16]
 80110e6:	4618      	mov	r0, r3
 80110e8:	f7ef f8ea 	bl	80002c0 <strlen>
 80110ec:	2300      	movs	r3, #0
 80110ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80110f0:	f8d8 3000 	ldr.w	r3, [r8]
 80110f4:	9005      	str	r0, [sp, #20]
 80110f6:	3307      	adds	r3, #7
 80110f8:	f023 0307 	bic.w	r3, r3, #7
 80110fc:	f103 0208 	add.w	r2, r3, #8
 8011100:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011104:	f8d4 b000 	ldr.w	fp, [r4]
 8011108:	f8c8 2000 	str.w	r2, [r8]
 801110c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011110:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011114:	9307      	str	r3, [sp, #28]
 8011116:	f8cd 8018 	str.w	r8, [sp, #24]
 801111a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801111e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011122:	4b9c      	ldr	r3, [pc, #624]	@ (8011394 <_printf_float+0x2c8>)
 8011124:	f04f 32ff 	mov.w	r2, #4294967295
 8011128:	f7ef fd28 	bl	8000b7c <__aeabi_dcmpun>
 801112c:	bb70      	cbnz	r0, 801118c <_printf_float+0xc0>
 801112e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011132:	4b98      	ldr	r3, [pc, #608]	@ (8011394 <_printf_float+0x2c8>)
 8011134:	f04f 32ff 	mov.w	r2, #4294967295
 8011138:	f7ef fd02 	bl	8000b40 <__aeabi_dcmple>
 801113c:	bb30      	cbnz	r0, 801118c <_printf_float+0xc0>
 801113e:	2200      	movs	r2, #0
 8011140:	2300      	movs	r3, #0
 8011142:	4640      	mov	r0, r8
 8011144:	4649      	mov	r1, r9
 8011146:	f7ef fcf1 	bl	8000b2c <__aeabi_dcmplt>
 801114a:	b110      	cbz	r0, 8011152 <_printf_float+0x86>
 801114c:	232d      	movs	r3, #45	@ 0x2d
 801114e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011152:	4a91      	ldr	r2, [pc, #580]	@ (8011398 <_printf_float+0x2cc>)
 8011154:	4b91      	ldr	r3, [pc, #580]	@ (801139c <_printf_float+0x2d0>)
 8011156:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801115a:	bf94      	ite	ls
 801115c:	4690      	movls	r8, r2
 801115e:	4698      	movhi	r8, r3
 8011160:	2303      	movs	r3, #3
 8011162:	6123      	str	r3, [r4, #16]
 8011164:	f02b 0304 	bic.w	r3, fp, #4
 8011168:	6023      	str	r3, [r4, #0]
 801116a:	f04f 0900 	mov.w	r9, #0
 801116e:	9700      	str	r7, [sp, #0]
 8011170:	4633      	mov	r3, r6
 8011172:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011174:	4621      	mov	r1, r4
 8011176:	4628      	mov	r0, r5
 8011178:	f000 f9d2 	bl	8011520 <_printf_common>
 801117c:	3001      	adds	r0, #1
 801117e:	f040 808d 	bne.w	801129c <_printf_float+0x1d0>
 8011182:	f04f 30ff 	mov.w	r0, #4294967295
 8011186:	b00d      	add	sp, #52	@ 0x34
 8011188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801118c:	4642      	mov	r2, r8
 801118e:	464b      	mov	r3, r9
 8011190:	4640      	mov	r0, r8
 8011192:	4649      	mov	r1, r9
 8011194:	f7ef fcf2 	bl	8000b7c <__aeabi_dcmpun>
 8011198:	b140      	cbz	r0, 80111ac <_printf_float+0xe0>
 801119a:	464b      	mov	r3, r9
 801119c:	2b00      	cmp	r3, #0
 801119e:	bfbc      	itt	lt
 80111a0:	232d      	movlt	r3, #45	@ 0x2d
 80111a2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80111a6:	4a7e      	ldr	r2, [pc, #504]	@ (80113a0 <_printf_float+0x2d4>)
 80111a8:	4b7e      	ldr	r3, [pc, #504]	@ (80113a4 <_printf_float+0x2d8>)
 80111aa:	e7d4      	b.n	8011156 <_printf_float+0x8a>
 80111ac:	6863      	ldr	r3, [r4, #4]
 80111ae:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80111b2:	9206      	str	r2, [sp, #24]
 80111b4:	1c5a      	adds	r2, r3, #1
 80111b6:	d13b      	bne.n	8011230 <_printf_float+0x164>
 80111b8:	2306      	movs	r3, #6
 80111ba:	6063      	str	r3, [r4, #4]
 80111bc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80111c0:	2300      	movs	r3, #0
 80111c2:	6022      	str	r2, [r4, #0]
 80111c4:	9303      	str	r3, [sp, #12]
 80111c6:	ab0a      	add	r3, sp, #40	@ 0x28
 80111c8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80111cc:	ab09      	add	r3, sp, #36	@ 0x24
 80111ce:	9300      	str	r3, [sp, #0]
 80111d0:	6861      	ldr	r1, [r4, #4]
 80111d2:	ec49 8b10 	vmov	d0, r8, r9
 80111d6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80111da:	4628      	mov	r0, r5
 80111dc:	f7ff fed6 	bl	8010f8c <__cvt>
 80111e0:	9b06      	ldr	r3, [sp, #24]
 80111e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80111e4:	2b47      	cmp	r3, #71	@ 0x47
 80111e6:	4680      	mov	r8, r0
 80111e8:	d129      	bne.n	801123e <_printf_float+0x172>
 80111ea:	1cc8      	adds	r0, r1, #3
 80111ec:	db02      	blt.n	80111f4 <_printf_float+0x128>
 80111ee:	6863      	ldr	r3, [r4, #4]
 80111f0:	4299      	cmp	r1, r3
 80111f2:	dd41      	ble.n	8011278 <_printf_float+0x1ac>
 80111f4:	f1aa 0a02 	sub.w	sl, sl, #2
 80111f8:	fa5f fa8a 	uxtb.w	sl, sl
 80111fc:	3901      	subs	r1, #1
 80111fe:	4652      	mov	r2, sl
 8011200:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011204:	9109      	str	r1, [sp, #36]	@ 0x24
 8011206:	f7ff ff26 	bl	8011056 <__exponent>
 801120a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801120c:	1813      	adds	r3, r2, r0
 801120e:	2a01      	cmp	r2, #1
 8011210:	4681      	mov	r9, r0
 8011212:	6123      	str	r3, [r4, #16]
 8011214:	dc02      	bgt.n	801121c <_printf_float+0x150>
 8011216:	6822      	ldr	r2, [r4, #0]
 8011218:	07d2      	lsls	r2, r2, #31
 801121a:	d501      	bpl.n	8011220 <_printf_float+0x154>
 801121c:	3301      	adds	r3, #1
 801121e:	6123      	str	r3, [r4, #16]
 8011220:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011224:	2b00      	cmp	r3, #0
 8011226:	d0a2      	beq.n	801116e <_printf_float+0xa2>
 8011228:	232d      	movs	r3, #45	@ 0x2d
 801122a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801122e:	e79e      	b.n	801116e <_printf_float+0xa2>
 8011230:	9a06      	ldr	r2, [sp, #24]
 8011232:	2a47      	cmp	r2, #71	@ 0x47
 8011234:	d1c2      	bne.n	80111bc <_printf_float+0xf0>
 8011236:	2b00      	cmp	r3, #0
 8011238:	d1c0      	bne.n	80111bc <_printf_float+0xf0>
 801123a:	2301      	movs	r3, #1
 801123c:	e7bd      	b.n	80111ba <_printf_float+0xee>
 801123e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011242:	d9db      	bls.n	80111fc <_printf_float+0x130>
 8011244:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011248:	d118      	bne.n	801127c <_printf_float+0x1b0>
 801124a:	2900      	cmp	r1, #0
 801124c:	6863      	ldr	r3, [r4, #4]
 801124e:	dd0b      	ble.n	8011268 <_printf_float+0x19c>
 8011250:	6121      	str	r1, [r4, #16]
 8011252:	b913      	cbnz	r3, 801125a <_printf_float+0x18e>
 8011254:	6822      	ldr	r2, [r4, #0]
 8011256:	07d0      	lsls	r0, r2, #31
 8011258:	d502      	bpl.n	8011260 <_printf_float+0x194>
 801125a:	3301      	adds	r3, #1
 801125c:	440b      	add	r3, r1
 801125e:	6123      	str	r3, [r4, #16]
 8011260:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011262:	f04f 0900 	mov.w	r9, #0
 8011266:	e7db      	b.n	8011220 <_printf_float+0x154>
 8011268:	b913      	cbnz	r3, 8011270 <_printf_float+0x1a4>
 801126a:	6822      	ldr	r2, [r4, #0]
 801126c:	07d2      	lsls	r2, r2, #31
 801126e:	d501      	bpl.n	8011274 <_printf_float+0x1a8>
 8011270:	3302      	adds	r3, #2
 8011272:	e7f4      	b.n	801125e <_printf_float+0x192>
 8011274:	2301      	movs	r3, #1
 8011276:	e7f2      	b.n	801125e <_printf_float+0x192>
 8011278:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801127c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801127e:	4299      	cmp	r1, r3
 8011280:	db05      	blt.n	801128e <_printf_float+0x1c2>
 8011282:	6823      	ldr	r3, [r4, #0]
 8011284:	6121      	str	r1, [r4, #16]
 8011286:	07d8      	lsls	r0, r3, #31
 8011288:	d5ea      	bpl.n	8011260 <_printf_float+0x194>
 801128a:	1c4b      	adds	r3, r1, #1
 801128c:	e7e7      	b.n	801125e <_printf_float+0x192>
 801128e:	2900      	cmp	r1, #0
 8011290:	bfd4      	ite	le
 8011292:	f1c1 0202 	rsble	r2, r1, #2
 8011296:	2201      	movgt	r2, #1
 8011298:	4413      	add	r3, r2
 801129a:	e7e0      	b.n	801125e <_printf_float+0x192>
 801129c:	6823      	ldr	r3, [r4, #0]
 801129e:	055a      	lsls	r2, r3, #21
 80112a0:	d407      	bmi.n	80112b2 <_printf_float+0x1e6>
 80112a2:	6923      	ldr	r3, [r4, #16]
 80112a4:	4642      	mov	r2, r8
 80112a6:	4631      	mov	r1, r6
 80112a8:	4628      	mov	r0, r5
 80112aa:	47b8      	blx	r7
 80112ac:	3001      	adds	r0, #1
 80112ae:	d12b      	bne.n	8011308 <_printf_float+0x23c>
 80112b0:	e767      	b.n	8011182 <_printf_float+0xb6>
 80112b2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80112b6:	f240 80dd 	bls.w	8011474 <_printf_float+0x3a8>
 80112ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80112be:	2200      	movs	r2, #0
 80112c0:	2300      	movs	r3, #0
 80112c2:	f7ef fc29 	bl	8000b18 <__aeabi_dcmpeq>
 80112c6:	2800      	cmp	r0, #0
 80112c8:	d033      	beq.n	8011332 <_printf_float+0x266>
 80112ca:	4a37      	ldr	r2, [pc, #220]	@ (80113a8 <_printf_float+0x2dc>)
 80112cc:	2301      	movs	r3, #1
 80112ce:	4631      	mov	r1, r6
 80112d0:	4628      	mov	r0, r5
 80112d2:	47b8      	blx	r7
 80112d4:	3001      	adds	r0, #1
 80112d6:	f43f af54 	beq.w	8011182 <_printf_float+0xb6>
 80112da:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80112de:	4543      	cmp	r3, r8
 80112e0:	db02      	blt.n	80112e8 <_printf_float+0x21c>
 80112e2:	6823      	ldr	r3, [r4, #0]
 80112e4:	07d8      	lsls	r0, r3, #31
 80112e6:	d50f      	bpl.n	8011308 <_printf_float+0x23c>
 80112e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80112ec:	4631      	mov	r1, r6
 80112ee:	4628      	mov	r0, r5
 80112f0:	47b8      	blx	r7
 80112f2:	3001      	adds	r0, #1
 80112f4:	f43f af45 	beq.w	8011182 <_printf_float+0xb6>
 80112f8:	f04f 0900 	mov.w	r9, #0
 80112fc:	f108 38ff 	add.w	r8, r8, #4294967295
 8011300:	f104 0a1a 	add.w	sl, r4, #26
 8011304:	45c8      	cmp	r8, r9
 8011306:	dc09      	bgt.n	801131c <_printf_float+0x250>
 8011308:	6823      	ldr	r3, [r4, #0]
 801130a:	079b      	lsls	r3, r3, #30
 801130c:	f100 8103 	bmi.w	8011516 <_printf_float+0x44a>
 8011310:	68e0      	ldr	r0, [r4, #12]
 8011312:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011314:	4298      	cmp	r0, r3
 8011316:	bfb8      	it	lt
 8011318:	4618      	movlt	r0, r3
 801131a:	e734      	b.n	8011186 <_printf_float+0xba>
 801131c:	2301      	movs	r3, #1
 801131e:	4652      	mov	r2, sl
 8011320:	4631      	mov	r1, r6
 8011322:	4628      	mov	r0, r5
 8011324:	47b8      	blx	r7
 8011326:	3001      	adds	r0, #1
 8011328:	f43f af2b 	beq.w	8011182 <_printf_float+0xb6>
 801132c:	f109 0901 	add.w	r9, r9, #1
 8011330:	e7e8      	b.n	8011304 <_printf_float+0x238>
 8011332:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011334:	2b00      	cmp	r3, #0
 8011336:	dc39      	bgt.n	80113ac <_printf_float+0x2e0>
 8011338:	4a1b      	ldr	r2, [pc, #108]	@ (80113a8 <_printf_float+0x2dc>)
 801133a:	2301      	movs	r3, #1
 801133c:	4631      	mov	r1, r6
 801133e:	4628      	mov	r0, r5
 8011340:	47b8      	blx	r7
 8011342:	3001      	adds	r0, #1
 8011344:	f43f af1d 	beq.w	8011182 <_printf_float+0xb6>
 8011348:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801134c:	ea59 0303 	orrs.w	r3, r9, r3
 8011350:	d102      	bne.n	8011358 <_printf_float+0x28c>
 8011352:	6823      	ldr	r3, [r4, #0]
 8011354:	07d9      	lsls	r1, r3, #31
 8011356:	d5d7      	bpl.n	8011308 <_printf_float+0x23c>
 8011358:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801135c:	4631      	mov	r1, r6
 801135e:	4628      	mov	r0, r5
 8011360:	47b8      	blx	r7
 8011362:	3001      	adds	r0, #1
 8011364:	f43f af0d 	beq.w	8011182 <_printf_float+0xb6>
 8011368:	f04f 0a00 	mov.w	sl, #0
 801136c:	f104 0b1a 	add.w	fp, r4, #26
 8011370:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011372:	425b      	negs	r3, r3
 8011374:	4553      	cmp	r3, sl
 8011376:	dc01      	bgt.n	801137c <_printf_float+0x2b0>
 8011378:	464b      	mov	r3, r9
 801137a:	e793      	b.n	80112a4 <_printf_float+0x1d8>
 801137c:	2301      	movs	r3, #1
 801137e:	465a      	mov	r2, fp
 8011380:	4631      	mov	r1, r6
 8011382:	4628      	mov	r0, r5
 8011384:	47b8      	blx	r7
 8011386:	3001      	adds	r0, #1
 8011388:	f43f aefb 	beq.w	8011182 <_printf_float+0xb6>
 801138c:	f10a 0a01 	add.w	sl, sl, #1
 8011390:	e7ee      	b.n	8011370 <_printf_float+0x2a4>
 8011392:	bf00      	nop
 8011394:	7fefffff 	.word	0x7fefffff
 8011398:	08017180 	.word	0x08017180
 801139c:	08017184 	.word	0x08017184
 80113a0:	08017188 	.word	0x08017188
 80113a4:	0801718c 	.word	0x0801718c
 80113a8:	08017520 	.word	0x08017520
 80113ac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80113ae:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80113b2:	4553      	cmp	r3, sl
 80113b4:	bfa8      	it	ge
 80113b6:	4653      	movge	r3, sl
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	4699      	mov	r9, r3
 80113bc:	dc36      	bgt.n	801142c <_printf_float+0x360>
 80113be:	f04f 0b00 	mov.w	fp, #0
 80113c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80113c6:	f104 021a 	add.w	r2, r4, #26
 80113ca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80113cc:	9306      	str	r3, [sp, #24]
 80113ce:	eba3 0309 	sub.w	r3, r3, r9
 80113d2:	455b      	cmp	r3, fp
 80113d4:	dc31      	bgt.n	801143a <_printf_float+0x36e>
 80113d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113d8:	459a      	cmp	sl, r3
 80113da:	dc3a      	bgt.n	8011452 <_printf_float+0x386>
 80113dc:	6823      	ldr	r3, [r4, #0]
 80113de:	07da      	lsls	r2, r3, #31
 80113e0:	d437      	bmi.n	8011452 <_printf_float+0x386>
 80113e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113e4:	ebaa 0903 	sub.w	r9, sl, r3
 80113e8:	9b06      	ldr	r3, [sp, #24]
 80113ea:	ebaa 0303 	sub.w	r3, sl, r3
 80113ee:	4599      	cmp	r9, r3
 80113f0:	bfa8      	it	ge
 80113f2:	4699      	movge	r9, r3
 80113f4:	f1b9 0f00 	cmp.w	r9, #0
 80113f8:	dc33      	bgt.n	8011462 <_printf_float+0x396>
 80113fa:	f04f 0800 	mov.w	r8, #0
 80113fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011402:	f104 0b1a 	add.w	fp, r4, #26
 8011406:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011408:	ebaa 0303 	sub.w	r3, sl, r3
 801140c:	eba3 0309 	sub.w	r3, r3, r9
 8011410:	4543      	cmp	r3, r8
 8011412:	f77f af79 	ble.w	8011308 <_printf_float+0x23c>
 8011416:	2301      	movs	r3, #1
 8011418:	465a      	mov	r2, fp
 801141a:	4631      	mov	r1, r6
 801141c:	4628      	mov	r0, r5
 801141e:	47b8      	blx	r7
 8011420:	3001      	adds	r0, #1
 8011422:	f43f aeae 	beq.w	8011182 <_printf_float+0xb6>
 8011426:	f108 0801 	add.w	r8, r8, #1
 801142a:	e7ec      	b.n	8011406 <_printf_float+0x33a>
 801142c:	4642      	mov	r2, r8
 801142e:	4631      	mov	r1, r6
 8011430:	4628      	mov	r0, r5
 8011432:	47b8      	blx	r7
 8011434:	3001      	adds	r0, #1
 8011436:	d1c2      	bne.n	80113be <_printf_float+0x2f2>
 8011438:	e6a3      	b.n	8011182 <_printf_float+0xb6>
 801143a:	2301      	movs	r3, #1
 801143c:	4631      	mov	r1, r6
 801143e:	4628      	mov	r0, r5
 8011440:	9206      	str	r2, [sp, #24]
 8011442:	47b8      	blx	r7
 8011444:	3001      	adds	r0, #1
 8011446:	f43f ae9c 	beq.w	8011182 <_printf_float+0xb6>
 801144a:	9a06      	ldr	r2, [sp, #24]
 801144c:	f10b 0b01 	add.w	fp, fp, #1
 8011450:	e7bb      	b.n	80113ca <_printf_float+0x2fe>
 8011452:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011456:	4631      	mov	r1, r6
 8011458:	4628      	mov	r0, r5
 801145a:	47b8      	blx	r7
 801145c:	3001      	adds	r0, #1
 801145e:	d1c0      	bne.n	80113e2 <_printf_float+0x316>
 8011460:	e68f      	b.n	8011182 <_printf_float+0xb6>
 8011462:	9a06      	ldr	r2, [sp, #24]
 8011464:	464b      	mov	r3, r9
 8011466:	4442      	add	r2, r8
 8011468:	4631      	mov	r1, r6
 801146a:	4628      	mov	r0, r5
 801146c:	47b8      	blx	r7
 801146e:	3001      	adds	r0, #1
 8011470:	d1c3      	bne.n	80113fa <_printf_float+0x32e>
 8011472:	e686      	b.n	8011182 <_printf_float+0xb6>
 8011474:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011478:	f1ba 0f01 	cmp.w	sl, #1
 801147c:	dc01      	bgt.n	8011482 <_printf_float+0x3b6>
 801147e:	07db      	lsls	r3, r3, #31
 8011480:	d536      	bpl.n	80114f0 <_printf_float+0x424>
 8011482:	2301      	movs	r3, #1
 8011484:	4642      	mov	r2, r8
 8011486:	4631      	mov	r1, r6
 8011488:	4628      	mov	r0, r5
 801148a:	47b8      	blx	r7
 801148c:	3001      	adds	r0, #1
 801148e:	f43f ae78 	beq.w	8011182 <_printf_float+0xb6>
 8011492:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011496:	4631      	mov	r1, r6
 8011498:	4628      	mov	r0, r5
 801149a:	47b8      	blx	r7
 801149c:	3001      	adds	r0, #1
 801149e:	f43f ae70 	beq.w	8011182 <_printf_float+0xb6>
 80114a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80114a6:	2200      	movs	r2, #0
 80114a8:	2300      	movs	r3, #0
 80114aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80114ae:	f7ef fb33 	bl	8000b18 <__aeabi_dcmpeq>
 80114b2:	b9c0      	cbnz	r0, 80114e6 <_printf_float+0x41a>
 80114b4:	4653      	mov	r3, sl
 80114b6:	f108 0201 	add.w	r2, r8, #1
 80114ba:	4631      	mov	r1, r6
 80114bc:	4628      	mov	r0, r5
 80114be:	47b8      	blx	r7
 80114c0:	3001      	adds	r0, #1
 80114c2:	d10c      	bne.n	80114de <_printf_float+0x412>
 80114c4:	e65d      	b.n	8011182 <_printf_float+0xb6>
 80114c6:	2301      	movs	r3, #1
 80114c8:	465a      	mov	r2, fp
 80114ca:	4631      	mov	r1, r6
 80114cc:	4628      	mov	r0, r5
 80114ce:	47b8      	blx	r7
 80114d0:	3001      	adds	r0, #1
 80114d2:	f43f ae56 	beq.w	8011182 <_printf_float+0xb6>
 80114d6:	f108 0801 	add.w	r8, r8, #1
 80114da:	45d0      	cmp	r8, sl
 80114dc:	dbf3      	blt.n	80114c6 <_printf_float+0x3fa>
 80114de:	464b      	mov	r3, r9
 80114e0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80114e4:	e6df      	b.n	80112a6 <_printf_float+0x1da>
 80114e6:	f04f 0800 	mov.w	r8, #0
 80114ea:	f104 0b1a 	add.w	fp, r4, #26
 80114ee:	e7f4      	b.n	80114da <_printf_float+0x40e>
 80114f0:	2301      	movs	r3, #1
 80114f2:	4642      	mov	r2, r8
 80114f4:	e7e1      	b.n	80114ba <_printf_float+0x3ee>
 80114f6:	2301      	movs	r3, #1
 80114f8:	464a      	mov	r2, r9
 80114fa:	4631      	mov	r1, r6
 80114fc:	4628      	mov	r0, r5
 80114fe:	47b8      	blx	r7
 8011500:	3001      	adds	r0, #1
 8011502:	f43f ae3e 	beq.w	8011182 <_printf_float+0xb6>
 8011506:	f108 0801 	add.w	r8, r8, #1
 801150a:	68e3      	ldr	r3, [r4, #12]
 801150c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801150e:	1a5b      	subs	r3, r3, r1
 8011510:	4543      	cmp	r3, r8
 8011512:	dcf0      	bgt.n	80114f6 <_printf_float+0x42a>
 8011514:	e6fc      	b.n	8011310 <_printf_float+0x244>
 8011516:	f04f 0800 	mov.w	r8, #0
 801151a:	f104 0919 	add.w	r9, r4, #25
 801151e:	e7f4      	b.n	801150a <_printf_float+0x43e>

08011520 <_printf_common>:
 8011520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011524:	4616      	mov	r6, r2
 8011526:	4698      	mov	r8, r3
 8011528:	688a      	ldr	r2, [r1, #8]
 801152a:	690b      	ldr	r3, [r1, #16]
 801152c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011530:	4293      	cmp	r3, r2
 8011532:	bfb8      	it	lt
 8011534:	4613      	movlt	r3, r2
 8011536:	6033      	str	r3, [r6, #0]
 8011538:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801153c:	4607      	mov	r7, r0
 801153e:	460c      	mov	r4, r1
 8011540:	b10a      	cbz	r2, 8011546 <_printf_common+0x26>
 8011542:	3301      	adds	r3, #1
 8011544:	6033      	str	r3, [r6, #0]
 8011546:	6823      	ldr	r3, [r4, #0]
 8011548:	0699      	lsls	r1, r3, #26
 801154a:	bf42      	ittt	mi
 801154c:	6833      	ldrmi	r3, [r6, #0]
 801154e:	3302      	addmi	r3, #2
 8011550:	6033      	strmi	r3, [r6, #0]
 8011552:	6825      	ldr	r5, [r4, #0]
 8011554:	f015 0506 	ands.w	r5, r5, #6
 8011558:	d106      	bne.n	8011568 <_printf_common+0x48>
 801155a:	f104 0a19 	add.w	sl, r4, #25
 801155e:	68e3      	ldr	r3, [r4, #12]
 8011560:	6832      	ldr	r2, [r6, #0]
 8011562:	1a9b      	subs	r3, r3, r2
 8011564:	42ab      	cmp	r3, r5
 8011566:	dc26      	bgt.n	80115b6 <_printf_common+0x96>
 8011568:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801156c:	6822      	ldr	r2, [r4, #0]
 801156e:	3b00      	subs	r3, #0
 8011570:	bf18      	it	ne
 8011572:	2301      	movne	r3, #1
 8011574:	0692      	lsls	r2, r2, #26
 8011576:	d42b      	bmi.n	80115d0 <_printf_common+0xb0>
 8011578:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801157c:	4641      	mov	r1, r8
 801157e:	4638      	mov	r0, r7
 8011580:	47c8      	blx	r9
 8011582:	3001      	adds	r0, #1
 8011584:	d01e      	beq.n	80115c4 <_printf_common+0xa4>
 8011586:	6823      	ldr	r3, [r4, #0]
 8011588:	6922      	ldr	r2, [r4, #16]
 801158a:	f003 0306 	and.w	r3, r3, #6
 801158e:	2b04      	cmp	r3, #4
 8011590:	bf02      	ittt	eq
 8011592:	68e5      	ldreq	r5, [r4, #12]
 8011594:	6833      	ldreq	r3, [r6, #0]
 8011596:	1aed      	subeq	r5, r5, r3
 8011598:	68a3      	ldr	r3, [r4, #8]
 801159a:	bf0c      	ite	eq
 801159c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80115a0:	2500      	movne	r5, #0
 80115a2:	4293      	cmp	r3, r2
 80115a4:	bfc4      	itt	gt
 80115a6:	1a9b      	subgt	r3, r3, r2
 80115a8:	18ed      	addgt	r5, r5, r3
 80115aa:	2600      	movs	r6, #0
 80115ac:	341a      	adds	r4, #26
 80115ae:	42b5      	cmp	r5, r6
 80115b0:	d11a      	bne.n	80115e8 <_printf_common+0xc8>
 80115b2:	2000      	movs	r0, #0
 80115b4:	e008      	b.n	80115c8 <_printf_common+0xa8>
 80115b6:	2301      	movs	r3, #1
 80115b8:	4652      	mov	r2, sl
 80115ba:	4641      	mov	r1, r8
 80115bc:	4638      	mov	r0, r7
 80115be:	47c8      	blx	r9
 80115c0:	3001      	adds	r0, #1
 80115c2:	d103      	bne.n	80115cc <_printf_common+0xac>
 80115c4:	f04f 30ff 	mov.w	r0, #4294967295
 80115c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80115cc:	3501      	adds	r5, #1
 80115ce:	e7c6      	b.n	801155e <_printf_common+0x3e>
 80115d0:	18e1      	adds	r1, r4, r3
 80115d2:	1c5a      	adds	r2, r3, #1
 80115d4:	2030      	movs	r0, #48	@ 0x30
 80115d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80115da:	4422      	add	r2, r4
 80115dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80115e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80115e4:	3302      	adds	r3, #2
 80115e6:	e7c7      	b.n	8011578 <_printf_common+0x58>
 80115e8:	2301      	movs	r3, #1
 80115ea:	4622      	mov	r2, r4
 80115ec:	4641      	mov	r1, r8
 80115ee:	4638      	mov	r0, r7
 80115f0:	47c8      	blx	r9
 80115f2:	3001      	adds	r0, #1
 80115f4:	d0e6      	beq.n	80115c4 <_printf_common+0xa4>
 80115f6:	3601      	adds	r6, #1
 80115f8:	e7d9      	b.n	80115ae <_printf_common+0x8e>
	...

080115fc <_printf_i>:
 80115fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011600:	7e0f      	ldrb	r7, [r1, #24]
 8011602:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011604:	2f78      	cmp	r7, #120	@ 0x78
 8011606:	4691      	mov	r9, r2
 8011608:	4680      	mov	r8, r0
 801160a:	460c      	mov	r4, r1
 801160c:	469a      	mov	sl, r3
 801160e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011612:	d807      	bhi.n	8011624 <_printf_i+0x28>
 8011614:	2f62      	cmp	r7, #98	@ 0x62
 8011616:	d80a      	bhi.n	801162e <_printf_i+0x32>
 8011618:	2f00      	cmp	r7, #0
 801161a:	f000 80d2 	beq.w	80117c2 <_printf_i+0x1c6>
 801161e:	2f58      	cmp	r7, #88	@ 0x58
 8011620:	f000 80b9 	beq.w	8011796 <_printf_i+0x19a>
 8011624:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011628:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801162c:	e03a      	b.n	80116a4 <_printf_i+0xa8>
 801162e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011632:	2b15      	cmp	r3, #21
 8011634:	d8f6      	bhi.n	8011624 <_printf_i+0x28>
 8011636:	a101      	add	r1, pc, #4	@ (adr r1, 801163c <_printf_i+0x40>)
 8011638:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801163c:	08011695 	.word	0x08011695
 8011640:	080116a9 	.word	0x080116a9
 8011644:	08011625 	.word	0x08011625
 8011648:	08011625 	.word	0x08011625
 801164c:	08011625 	.word	0x08011625
 8011650:	08011625 	.word	0x08011625
 8011654:	080116a9 	.word	0x080116a9
 8011658:	08011625 	.word	0x08011625
 801165c:	08011625 	.word	0x08011625
 8011660:	08011625 	.word	0x08011625
 8011664:	08011625 	.word	0x08011625
 8011668:	080117a9 	.word	0x080117a9
 801166c:	080116d3 	.word	0x080116d3
 8011670:	08011763 	.word	0x08011763
 8011674:	08011625 	.word	0x08011625
 8011678:	08011625 	.word	0x08011625
 801167c:	080117cb 	.word	0x080117cb
 8011680:	08011625 	.word	0x08011625
 8011684:	080116d3 	.word	0x080116d3
 8011688:	08011625 	.word	0x08011625
 801168c:	08011625 	.word	0x08011625
 8011690:	0801176b 	.word	0x0801176b
 8011694:	6833      	ldr	r3, [r6, #0]
 8011696:	1d1a      	adds	r2, r3, #4
 8011698:	681b      	ldr	r3, [r3, #0]
 801169a:	6032      	str	r2, [r6, #0]
 801169c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80116a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80116a4:	2301      	movs	r3, #1
 80116a6:	e09d      	b.n	80117e4 <_printf_i+0x1e8>
 80116a8:	6833      	ldr	r3, [r6, #0]
 80116aa:	6820      	ldr	r0, [r4, #0]
 80116ac:	1d19      	adds	r1, r3, #4
 80116ae:	6031      	str	r1, [r6, #0]
 80116b0:	0606      	lsls	r6, r0, #24
 80116b2:	d501      	bpl.n	80116b8 <_printf_i+0xbc>
 80116b4:	681d      	ldr	r5, [r3, #0]
 80116b6:	e003      	b.n	80116c0 <_printf_i+0xc4>
 80116b8:	0645      	lsls	r5, r0, #25
 80116ba:	d5fb      	bpl.n	80116b4 <_printf_i+0xb8>
 80116bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80116c0:	2d00      	cmp	r5, #0
 80116c2:	da03      	bge.n	80116cc <_printf_i+0xd0>
 80116c4:	232d      	movs	r3, #45	@ 0x2d
 80116c6:	426d      	negs	r5, r5
 80116c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80116cc:	4859      	ldr	r0, [pc, #356]	@ (8011834 <_printf_i+0x238>)
 80116ce:	230a      	movs	r3, #10
 80116d0:	e011      	b.n	80116f6 <_printf_i+0xfa>
 80116d2:	6821      	ldr	r1, [r4, #0]
 80116d4:	6833      	ldr	r3, [r6, #0]
 80116d6:	0608      	lsls	r0, r1, #24
 80116d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80116dc:	d402      	bmi.n	80116e4 <_printf_i+0xe8>
 80116de:	0649      	lsls	r1, r1, #25
 80116e0:	bf48      	it	mi
 80116e2:	b2ad      	uxthmi	r5, r5
 80116e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80116e6:	4853      	ldr	r0, [pc, #332]	@ (8011834 <_printf_i+0x238>)
 80116e8:	6033      	str	r3, [r6, #0]
 80116ea:	bf14      	ite	ne
 80116ec:	230a      	movne	r3, #10
 80116ee:	2308      	moveq	r3, #8
 80116f0:	2100      	movs	r1, #0
 80116f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80116f6:	6866      	ldr	r6, [r4, #4]
 80116f8:	60a6      	str	r6, [r4, #8]
 80116fa:	2e00      	cmp	r6, #0
 80116fc:	bfa2      	ittt	ge
 80116fe:	6821      	ldrge	r1, [r4, #0]
 8011700:	f021 0104 	bicge.w	r1, r1, #4
 8011704:	6021      	strge	r1, [r4, #0]
 8011706:	b90d      	cbnz	r5, 801170c <_printf_i+0x110>
 8011708:	2e00      	cmp	r6, #0
 801170a:	d04b      	beq.n	80117a4 <_printf_i+0x1a8>
 801170c:	4616      	mov	r6, r2
 801170e:	fbb5 f1f3 	udiv	r1, r5, r3
 8011712:	fb03 5711 	mls	r7, r3, r1, r5
 8011716:	5dc7      	ldrb	r7, [r0, r7]
 8011718:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801171c:	462f      	mov	r7, r5
 801171e:	42bb      	cmp	r3, r7
 8011720:	460d      	mov	r5, r1
 8011722:	d9f4      	bls.n	801170e <_printf_i+0x112>
 8011724:	2b08      	cmp	r3, #8
 8011726:	d10b      	bne.n	8011740 <_printf_i+0x144>
 8011728:	6823      	ldr	r3, [r4, #0]
 801172a:	07df      	lsls	r7, r3, #31
 801172c:	d508      	bpl.n	8011740 <_printf_i+0x144>
 801172e:	6923      	ldr	r3, [r4, #16]
 8011730:	6861      	ldr	r1, [r4, #4]
 8011732:	4299      	cmp	r1, r3
 8011734:	bfde      	ittt	le
 8011736:	2330      	movle	r3, #48	@ 0x30
 8011738:	f806 3c01 	strble.w	r3, [r6, #-1]
 801173c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011740:	1b92      	subs	r2, r2, r6
 8011742:	6122      	str	r2, [r4, #16]
 8011744:	f8cd a000 	str.w	sl, [sp]
 8011748:	464b      	mov	r3, r9
 801174a:	aa03      	add	r2, sp, #12
 801174c:	4621      	mov	r1, r4
 801174e:	4640      	mov	r0, r8
 8011750:	f7ff fee6 	bl	8011520 <_printf_common>
 8011754:	3001      	adds	r0, #1
 8011756:	d14a      	bne.n	80117ee <_printf_i+0x1f2>
 8011758:	f04f 30ff 	mov.w	r0, #4294967295
 801175c:	b004      	add	sp, #16
 801175e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011762:	6823      	ldr	r3, [r4, #0]
 8011764:	f043 0320 	orr.w	r3, r3, #32
 8011768:	6023      	str	r3, [r4, #0]
 801176a:	4833      	ldr	r0, [pc, #204]	@ (8011838 <_printf_i+0x23c>)
 801176c:	2778      	movs	r7, #120	@ 0x78
 801176e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011772:	6823      	ldr	r3, [r4, #0]
 8011774:	6831      	ldr	r1, [r6, #0]
 8011776:	061f      	lsls	r7, r3, #24
 8011778:	f851 5b04 	ldr.w	r5, [r1], #4
 801177c:	d402      	bmi.n	8011784 <_printf_i+0x188>
 801177e:	065f      	lsls	r7, r3, #25
 8011780:	bf48      	it	mi
 8011782:	b2ad      	uxthmi	r5, r5
 8011784:	6031      	str	r1, [r6, #0]
 8011786:	07d9      	lsls	r1, r3, #31
 8011788:	bf44      	itt	mi
 801178a:	f043 0320 	orrmi.w	r3, r3, #32
 801178e:	6023      	strmi	r3, [r4, #0]
 8011790:	b11d      	cbz	r5, 801179a <_printf_i+0x19e>
 8011792:	2310      	movs	r3, #16
 8011794:	e7ac      	b.n	80116f0 <_printf_i+0xf4>
 8011796:	4827      	ldr	r0, [pc, #156]	@ (8011834 <_printf_i+0x238>)
 8011798:	e7e9      	b.n	801176e <_printf_i+0x172>
 801179a:	6823      	ldr	r3, [r4, #0]
 801179c:	f023 0320 	bic.w	r3, r3, #32
 80117a0:	6023      	str	r3, [r4, #0]
 80117a2:	e7f6      	b.n	8011792 <_printf_i+0x196>
 80117a4:	4616      	mov	r6, r2
 80117a6:	e7bd      	b.n	8011724 <_printf_i+0x128>
 80117a8:	6833      	ldr	r3, [r6, #0]
 80117aa:	6825      	ldr	r5, [r4, #0]
 80117ac:	6961      	ldr	r1, [r4, #20]
 80117ae:	1d18      	adds	r0, r3, #4
 80117b0:	6030      	str	r0, [r6, #0]
 80117b2:	062e      	lsls	r6, r5, #24
 80117b4:	681b      	ldr	r3, [r3, #0]
 80117b6:	d501      	bpl.n	80117bc <_printf_i+0x1c0>
 80117b8:	6019      	str	r1, [r3, #0]
 80117ba:	e002      	b.n	80117c2 <_printf_i+0x1c6>
 80117bc:	0668      	lsls	r0, r5, #25
 80117be:	d5fb      	bpl.n	80117b8 <_printf_i+0x1bc>
 80117c0:	8019      	strh	r1, [r3, #0]
 80117c2:	2300      	movs	r3, #0
 80117c4:	6123      	str	r3, [r4, #16]
 80117c6:	4616      	mov	r6, r2
 80117c8:	e7bc      	b.n	8011744 <_printf_i+0x148>
 80117ca:	6833      	ldr	r3, [r6, #0]
 80117cc:	1d1a      	adds	r2, r3, #4
 80117ce:	6032      	str	r2, [r6, #0]
 80117d0:	681e      	ldr	r6, [r3, #0]
 80117d2:	6862      	ldr	r2, [r4, #4]
 80117d4:	2100      	movs	r1, #0
 80117d6:	4630      	mov	r0, r6
 80117d8:	f7ee fd22 	bl	8000220 <memchr>
 80117dc:	b108      	cbz	r0, 80117e2 <_printf_i+0x1e6>
 80117de:	1b80      	subs	r0, r0, r6
 80117e0:	6060      	str	r0, [r4, #4]
 80117e2:	6863      	ldr	r3, [r4, #4]
 80117e4:	6123      	str	r3, [r4, #16]
 80117e6:	2300      	movs	r3, #0
 80117e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80117ec:	e7aa      	b.n	8011744 <_printf_i+0x148>
 80117ee:	6923      	ldr	r3, [r4, #16]
 80117f0:	4632      	mov	r2, r6
 80117f2:	4649      	mov	r1, r9
 80117f4:	4640      	mov	r0, r8
 80117f6:	47d0      	blx	sl
 80117f8:	3001      	adds	r0, #1
 80117fa:	d0ad      	beq.n	8011758 <_printf_i+0x15c>
 80117fc:	6823      	ldr	r3, [r4, #0]
 80117fe:	079b      	lsls	r3, r3, #30
 8011800:	d413      	bmi.n	801182a <_printf_i+0x22e>
 8011802:	68e0      	ldr	r0, [r4, #12]
 8011804:	9b03      	ldr	r3, [sp, #12]
 8011806:	4298      	cmp	r0, r3
 8011808:	bfb8      	it	lt
 801180a:	4618      	movlt	r0, r3
 801180c:	e7a6      	b.n	801175c <_printf_i+0x160>
 801180e:	2301      	movs	r3, #1
 8011810:	4632      	mov	r2, r6
 8011812:	4649      	mov	r1, r9
 8011814:	4640      	mov	r0, r8
 8011816:	47d0      	blx	sl
 8011818:	3001      	adds	r0, #1
 801181a:	d09d      	beq.n	8011758 <_printf_i+0x15c>
 801181c:	3501      	adds	r5, #1
 801181e:	68e3      	ldr	r3, [r4, #12]
 8011820:	9903      	ldr	r1, [sp, #12]
 8011822:	1a5b      	subs	r3, r3, r1
 8011824:	42ab      	cmp	r3, r5
 8011826:	dcf2      	bgt.n	801180e <_printf_i+0x212>
 8011828:	e7eb      	b.n	8011802 <_printf_i+0x206>
 801182a:	2500      	movs	r5, #0
 801182c:	f104 0619 	add.w	r6, r4, #25
 8011830:	e7f5      	b.n	801181e <_printf_i+0x222>
 8011832:	bf00      	nop
 8011834:	08017190 	.word	0x08017190
 8011838:	080171a1 	.word	0x080171a1

0801183c <_scanf_float>:
 801183c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011840:	b087      	sub	sp, #28
 8011842:	4617      	mov	r7, r2
 8011844:	9303      	str	r3, [sp, #12]
 8011846:	688b      	ldr	r3, [r1, #8]
 8011848:	1e5a      	subs	r2, r3, #1
 801184a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801184e:	bf81      	itttt	hi
 8011850:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8011854:	eb03 0b05 	addhi.w	fp, r3, r5
 8011858:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801185c:	608b      	strhi	r3, [r1, #8]
 801185e:	680b      	ldr	r3, [r1, #0]
 8011860:	460a      	mov	r2, r1
 8011862:	f04f 0500 	mov.w	r5, #0
 8011866:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801186a:	f842 3b1c 	str.w	r3, [r2], #28
 801186e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8011872:	4680      	mov	r8, r0
 8011874:	460c      	mov	r4, r1
 8011876:	bf98      	it	ls
 8011878:	f04f 0b00 	movls.w	fp, #0
 801187c:	9201      	str	r2, [sp, #4]
 801187e:	4616      	mov	r6, r2
 8011880:	46aa      	mov	sl, r5
 8011882:	46a9      	mov	r9, r5
 8011884:	9502      	str	r5, [sp, #8]
 8011886:	68a2      	ldr	r2, [r4, #8]
 8011888:	b152      	cbz	r2, 80118a0 <_scanf_float+0x64>
 801188a:	683b      	ldr	r3, [r7, #0]
 801188c:	781b      	ldrb	r3, [r3, #0]
 801188e:	2b4e      	cmp	r3, #78	@ 0x4e
 8011890:	d864      	bhi.n	801195c <_scanf_float+0x120>
 8011892:	2b40      	cmp	r3, #64	@ 0x40
 8011894:	d83c      	bhi.n	8011910 <_scanf_float+0xd4>
 8011896:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801189a:	b2c8      	uxtb	r0, r1
 801189c:	280e      	cmp	r0, #14
 801189e:	d93a      	bls.n	8011916 <_scanf_float+0xda>
 80118a0:	f1b9 0f00 	cmp.w	r9, #0
 80118a4:	d003      	beq.n	80118ae <_scanf_float+0x72>
 80118a6:	6823      	ldr	r3, [r4, #0]
 80118a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80118ac:	6023      	str	r3, [r4, #0]
 80118ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80118b2:	f1ba 0f01 	cmp.w	sl, #1
 80118b6:	f200 8117 	bhi.w	8011ae8 <_scanf_float+0x2ac>
 80118ba:	9b01      	ldr	r3, [sp, #4]
 80118bc:	429e      	cmp	r6, r3
 80118be:	f200 8108 	bhi.w	8011ad2 <_scanf_float+0x296>
 80118c2:	2001      	movs	r0, #1
 80118c4:	b007      	add	sp, #28
 80118c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118ca:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80118ce:	2a0d      	cmp	r2, #13
 80118d0:	d8e6      	bhi.n	80118a0 <_scanf_float+0x64>
 80118d2:	a101      	add	r1, pc, #4	@ (adr r1, 80118d8 <_scanf_float+0x9c>)
 80118d4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80118d8:	08011a1f 	.word	0x08011a1f
 80118dc:	080118a1 	.word	0x080118a1
 80118e0:	080118a1 	.word	0x080118a1
 80118e4:	080118a1 	.word	0x080118a1
 80118e8:	08011a7f 	.word	0x08011a7f
 80118ec:	08011a57 	.word	0x08011a57
 80118f0:	080118a1 	.word	0x080118a1
 80118f4:	080118a1 	.word	0x080118a1
 80118f8:	08011a2d 	.word	0x08011a2d
 80118fc:	080118a1 	.word	0x080118a1
 8011900:	080118a1 	.word	0x080118a1
 8011904:	080118a1 	.word	0x080118a1
 8011908:	080118a1 	.word	0x080118a1
 801190c:	080119e5 	.word	0x080119e5
 8011910:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8011914:	e7db      	b.n	80118ce <_scanf_float+0x92>
 8011916:	290e      	cmp	r1, #14
 8011918:	d8c2      	bhi.n	80118a0 <_scanf_float+0x64>
 801191a:	a001      	add	r0, pc, #4	@ (adr r0, 8011920 <_scanf_float+0xe4>)
 801191c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8011920:	080119d5 	.word	0x080119d5
 8011924:	080118a1 	.word	0x080118a1
 8011928:	080119d5 	.word	0x080119d5
 801192c:	08011a6b 	.word	0x08011a6b
 8011930:	080118a1 	.word	0x080118a1
 8011934:	0801197d 	.word	0x0801197d
 8011938:	080119bb 	.word	0x080119bb
 801193c:	080119bb 	.word	0x080119bb
 8011940:	080119bb 	.word	0x080119bb
 8011944:	080119bb 	.word	0x080119bb
 8011948:	080119bb 	.word	0x080119bb
 801194c:	080119bb 	.word	0x080119bb
 8011950:	080119bb 	.word	0x080119bb
 8011954:	080119bb 	.word	0x080119bb
 8011958:	080119bb 	.word	0x080119bb
 801195c:	2b6e      	cmp	r3, #110	@ 0x6e
 801195e:	d809      	bhi.n	8011974 <_scanf_float+0x138>
 8011960:	2b60      	cmp	r3, #96	@ 0x60
 8011962:	d8b2      	bhi.n	80118ca <_scanf_float+0x8e>
 8011964:	2b54      	cmp	r3, #84	@ 0x54
 8011966:	d07b      	beq.n	8011a60 <_scanf_float+0x224>
 8011968:	2b59      	cmp	r3, #89	@ 0x59
 801196a:	d199      	bne.n	80118a0 <_scanf_float+0x64>
 801196c:	2d07      	cmp	r5, #7
 801196e:	d197      	bne.n	80118a0 <_scanf_float+0x64>
 8011970:	2508      	movs	r5, #8
 8011972:	e02c      	b.n	80119ce <_scanf_float+0x192>
 8011974:	2b74      	cmp	r3, #116	@ 0x74
 8011976:	d073      	beq.n	8011a60 <_scanf_float+0x224>
 8011978:	2b79      	cmp	r3, #121	@ 0x79
 801197a:	e7f6      	b.n	801196a <_scanf_float+0x12e>
 801197c:	6821      	ldr	r1, [r4, #0]
 801197e:	05c8      	lsls	r0, r1, #23
 8011980:	d51b      	bpl.n	80119ba <_scanf_float+0x17e>
 8011982:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8011986:	6021      	str	r1, [r4, #0]
 8011988:	f109 0901 	add.w	r9, r9, #1
 801198c:	f1bb 0f00 	cmp.w	fp, #0
 8011990:	d003      	beq.n	801199a <_scanf_float+0x15e>
 8011992:	3201      	adds	r2, #1
 8011994:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011998:	60a2      	str	r2, [r4, #8]
 801199a:	68a3      	ldr	r3, [r4, #8]
 801199c:	3b01      	subs	r3, #1
 801199e:	60a3      	str	r3, [r4, #8]
 80119a0:	6923      	ldr	r3, [r4, #16]
 80119a2:	3301      	adds	r3, #1
 80119a4:	6123      	str	r3, [r4, #16]
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	3b01      	subs	r3, #1
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	607b      	str	r3, [r7, #4]
 80119ae:	f340 8087 	ble.w	8011ac0 <_scanf_float+0x284>
 80119b2:	683b      	ldr	r3, [r7, #0]
 80119b4:	3301      	adds	r3, #1
 80119b6:	603b      	str	r3, [r7, #0]
 80119b8:	e765      	b.n	8011886 <_scanf_float+0x4a>
 80119ba:	eb1a 0105 	adds.w	r1, sl, r5
 80119be:	f47f af6f 	bne.w	80118a0 <_scanf_float+0x64>
 80119c2:	6822      	ldr	r2, [r4, #0]
 80119c4:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80119c8:	6022      	str	r2, [r4, #0]
 80119ca:	460d      	mov	r5, r1
 80119cc:	468a      	mov	sl, r1
 80119ce:	f806 3b01 	strb.w	r3, [r6], #1
 80119d2:	e7e2      	b.n	801199a <_scanf_float+0x15e>
 80119d4:	6822      	ldr	r2, [r4, #0]
 80119d6:	0610      	lsls	r0, r2, #24
 80119d8:	f57f af62 	bpl.w	80118a0 <_scanf_float+0x64>
 80119dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80119e0:	6022      	str	r2, [r4, #0]
 80119e2:	e7f4      	b.n	80119ce <_scanf_float+0x192>
 80119e4:	f1ba 0f00 	cmp.w	sl, #0
 80119e8:	d10e      	bne.n	8011a08 <_scanf_float+0x1cc>
 80119ea:	f1b9 0f00 	cmp.w	r9, #0
 80119ee:	d10e      	bne.n	8011a0e <_scanf_float+0x1d2>
 80119f0:	6822      	ldr	r2, [r4, #0]
 80119f2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80119f6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80119fa:	d108      	bne.n	8011a0e <_scanf_float+0x1d2>
 80119fc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011a00:	6022      	str	r2, [r4, #0]
 8011a02:	f04f 0a01 	mov.w	sl, #1
 8011a06:	e7e2      	b.n	80119ce <_scanf_float+0x192>
 8011a08:	f1ba 0f02 	cmp.w	sl, #2
 8011a0c:	d055      	beq.n	8011aba <_scanf_float+0x27e>
 8011a0e:	2d01      	cmp	r5, #1
 8011a10:	d002      	beq.n	8011a18 <_scanf_float+0x1dc>
 8011a12:	2d04      	cmp	r5, #4
 8011a14:	f47f af44 	bne.w	80118a0 <_scanf_float+0x64>
 8011a18:	3501      	adds	r5, #1
 8011a1a:	b2ed      	uxtb	r5, r5
 8011a1c:	e7d7      	b.n	80119ce <_scanf_float+0x192>
 8011a1e:	f1ba 0f01 	cmp.w	sl, #1
 8011a22:	f47f af3d 	bne.w	80118a0 <_scanf_float+0x64>
 8011a26:	f04f 0a02 	mov.w	sl, #2
 8011a2a:	e7d0      	b.n	80119ce <_scanf_float+0x192>
 8011a2c:	b97d      	cbnz	r5, 8011a4e <_scanf_float+0x212>
 8011a2e:	f1b9 0f00 	cmp.w	r9, #0
 8011a32:	f47f af38 	bne.w	80118a6 <_scanf_float+0x6a>
 8011a36:	6822      	ldr	r2, [r4, #0]
 8011a38:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8011a3c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011a40:	f040 8108 	bne.w	8011c54 <_scanf_float+0x418>
 8011a44:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011a48:	6022      	str	r2, [r4, #0]
 8011a4a:	2501      	movs	r5, #1
 8011a4c:	e7bf      	b.n	80119ce <_scanf_float+0x192>
 8011a4e:	2d03      	cmp	r5, #3
 8011a50:	d0e2      	beq.n	8011a18 <_scanf_float+0x1dc>
 8011a52:	2d05      	cmp	r5, #5
 8011a54:	e7de      	b.n	8011a14 <_scanf_float+0x1d8>
 8011a56:	2d02      	cmp	r5, #2
 8011a58:	f47f af22 	bne.w	80118a0 <_scanf_float+0x64>
 8011a5c:	2503      	movs	r5, #3
 8011a5e:	e7b6      	b.n	80119ce <_scanf_float+0x192>
 8011a60:	2d06      	cmp	r5, #6
 8011a62:	f47f af1d 	bne.w	80118a0 <_scanf_float+0x64>
 8011a66:	2507      	movs	r5, #7
 8011a68:	e7b1      	b.n	80119ce <_scanf_float+0x192>
 8011a6a:	6822      	ldr	r2, [r4, #0]
 8011a6c:	0591      	lsls	r1, r2, #22
 8011a6e:	f57f af17 	bpl.w	80118a0 <_scanf_float+0x64>
 8011a72:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8011a76:	6022      	str	r2, [r4, #0]
 8011a78:	f8cd 9008 	str.w	r9, [sp, #8]
 8011a7c:	e7a7      	b.n	80119ce <_scanf_float+0x192>
 8011a7e:	6822      	ldr	r2, [r4, #0]
 8011a80:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8011a84:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8011a88:	d006      	beq.n	8011a98 <_scanf_float+0x25c>
 8011a8a:	0550      	lsls	r0, r2, #21
 8011a8c:	f57f af08 	bpl.w	80118a0 <_scanf_float+0x64>
 8011a90:	f1b9 0f00 	cmp.w	r9, #0
 8011a94:	f000 80de 	beq.w	8011c54 <_scanf_float+0x418>
 8011a98:	0591      	lsls	r1, r2, #22
 8011a9a:	bf58      	it	pl
 8011a9c:	9902      	ldrpl	r1, [sp, #8]
 8011a9e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011aa2:	bf58      	it	pl
 8011aa4:	eba9 0101 	subpl.w	r1, r9, r1
 8011aa8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8011aac:	bf58      	it	pl
 8011aae:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8011ab2:	6022      	str	r2, [r4, #0]
 8011ab4:	f04f 0900 	mov.w	r9, #0
 8011ab8:	e789      	b.n	80119ce <_scanf_float+0x192>
 8011aba:	f04f 0a03 	mov.w	sl, #3
 8011abe:	e786      	b.n	80119ce <_scanf_float+0x192>
 8011ac0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011ac4:	4639      	mov	r1, r7
 8011ac6:	4640      	mov	r0, r8
 8011ac8:	4798      	blx	r3
 8011aca:	2800      	cmp	r0, #0
 8011acc:	f43f aedb 	beq.w	8011886 <_scanf_float+0x4a>
 8011ad0:	e6e6      	b.n	80118a0 <_scanf_float+0x64>
 8011ad2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011ad6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011ada:	463a      	mov	r2, r7
 8011adc:	4640      	mov	r0, r8
 8011ade:	4798      	blx	r3
 8011ae0:	6923      	ldr	r3, [r4, #16]
 8011ae2:	3b01      	subs	r3, #1
 8011ae4:	6123      	str	r3, [r4, #16]
 8011ae6:	e6e8      	b.n	80118ba <_scanf_float+0x7e>
 8011ae8:	1e6b      	subs	r3, r5, #1
 8011aea:	2b06      	cmp	r3, #6
 8011aec:	d824      	bhi.n	8011b38 <_scanf_float+0x2fc>
 8011aee:	2d02      	cmp	r5, #2
 8011af0:	d836      	bhi.n	8011b60 <_scanf_float+0x324>
 8011af2:	9b01      	ldr	r3, [sp, #4]
 8011af4:	429e      	cmp	r6, r3
 8011af6:	f67f aee4 	bls.w	80118c2 <_scanf_float+0x86>
 8011afa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011afe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011b02:	463a      	mov	r2, r7
 8011b04:	4640      	mov	r0, r8
 8011b06:	4798      	blx	r3
 8011b08:	6923      	ldr	r3, [r4, #16]
 8011b0a:	3b01      	subs	r3, #1
 8011b0c:	6123      	str	r3, [r4, #16]
 8011b0e:	e7f0      	b.n	8011af2 <_scanf_float+0x2b6>
 8011b10:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011b14:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8011b18:	463a      	mov	r2, r7
 8011b1a:	4640      	mov	r0, r8
 8011b1c:	4798      	blx	r3
 8011b1e:	6923      	ldr	r3, [r4, #16]
 8011b20:	3b01      	subs	r3, #1
 8011b22:	6123      	str	r3, [r4, #16]
 8011b24:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011b28:	fa5f fa8a 	uxtb.w	sl, sl
 8011b2c:	f1ba 0f02 	cmp.w	sl, #2
 8011b30:	d1ee      	bne.n	8011b10 <_scanf_float+0x2d4>
 8011b32:	3d03      	subs	r5, #3
 8011b34:	b2ed      	uxtb	r5, r5
 8011b36:	1b76      	subs	r6, r6, r5
 8011b38:	6823      	ldr	r3, [r4, #0]
 8011b3a:	05da      	lsls	r2, r3, #23
 8011b3c:	d530      	bpl.n	8011ba0 <_scanf_float+0x364>
 8011b3e:	055b      	lsls	r3, r3, #21
 8011b40:	d511      	bpl.n	8011b66 <_scanf_float+0x32a>
 8011b42:	9b01      	ldr	r3, [sp, #4]
 8011b44:	429e      	cmp	r6, r3
 8011b46:	f67f aebc 	bls.w	80118c2 <_scanf_float+0x86>
 8011b4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011b4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011b52:	463a      	mov	r2, r7
 8011b54:	4640      	mov	r0, r8
 8011b56:	4798      	blx	r3
 8011b58:	6923      	ldr	r3, [r4, #16]
 8011b5a:	3b01      	subs	r3, #1
 8011b5c:	6123      	str	r3, [r4, #16]
 8011b5e:	e7f0      	b.n	8011b42 <_scanf_float+0x306>
 8011b60:	46aa      	mov	sl, r5
 8011b62:	46b3      	mov	fp, r6
 8011b64:	e7de      	b.n	8011b24 <_scanf_float+0x2e8>
 8011b66:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8011b6a:	6923      	ldr	r3, [r4, #16]
 8011b6c:	2965      	cmp	r1, #101	@ 0x65
 8011b6e:	f103 33ff 	add.w	r3, r3, #4294967295
 8011b72:	f106 35ff 	add.w	r5, r6, #4294967295
 8011b76:	6123      	str	r3, [r4, #16]
 8011b78:	d00c      	beq.n	8011b94 <_scanf_float+0x358>
 8011b7a:	2945      	cmp	r1, #69	@ 0x45
 8011b7c:	d00a      	beq.n	8011b94 <_scanf_float+0x358>
 8011b7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011b82:	463a      	mov	r2, r7
 8011b84:	4640      	mov	r0, r8
 8011b86:	4798      	blx	r3
 8011b88:	6923      	ldr	r3, [r4, #16]
 8011b8a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8011b8e:	3b01      	subs	r3, #1
 8011b90:	1eb5      	subs	r5, r6, #2
 8011b92:	6123      	str	r3, [r4, #16]
 8011b94:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011b98:	463a      	mov	r2, r7
 8011b9a:	4640      	mov	r0, r8
 8011b9c:	4798      	blx	r3
 8011b9e:	462e      	mov	r6, r5
 8011ba0:	6822      	ldr	r2, [r4, #0]
 8011ba2:	f012 0210 	ands.w	r2, r2, #16
 8011ba6:	d001      	beq.n	8011bac <_scanf_float+0x370>
 8011ba8:	2000      	movs	r0, #0
 8011baa:	e68b      	b.n	80118c4 <_scanf_float+0x88>
 8011bac:	7032      	strb	r2, [r6, #0]
 8011bae:	6823      	ldr	r3, [r4, #0]
 8011bb0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8011bb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011bb8:	d11c      	bne.n	8011bf4 <_scanf_float+0x3b8>
 8011bba:	9b02      	ldr	r3, [sp, #8]
 8011bbc:	454b      	cmp	r3, r9
 8011bbe:	eba3 0209 	sub.w	r2, r3, r9
 8011bc2:	d123      	bne.n	8011c0c <_scanf_float+0x3d0>
 8011bc4:	9901      	ldr	r1, [sp, #4]
 8011bc6:	2200      	movs	r2, #0
 8011bc8:	4640      	mov	r0, r8
 8011bca:	f002 fc45 	bl	8014458 <_strtod_r>
 8011bce:	9b03      	ldr	r3, [sp, #12]
 8011bd0:	6821      	ldr	r1, [r4, #0]
 8011bd2:	681b      	ldr	r3, [r3, #0]
 8011bd4:	f011 0f02 	tst.w	r1, #2
 8011bd8:	ec57 6b10 	vmov	r6, r7, d0
 8011bdc:	f103 0204 	add.w	r2, r3, #4
 8011be0:	d01f      	beq.n	8011c22 <_scanf_float+0x3e6>
 8011be2:	9903      	ldr	r1, [sp, #12]
 8011be4:	600a      	str	r2, [r1, #0]
 8011be6:	681b      	ldr	r3, [r3, #0]
 8011be8:	e9c3 6700 	strd	r6, r7, [r3]
 8011bec:	68e3      	ldr	r3, [r4, #12]
 8011bee:	3301      	adds	r3, #1
 8011bf0:	60e3      	str	r3, [r4, #12]
 8011bf2:	e7d9      	b.n	8011ba8 <_scanf_float+0x36c>
 8011bf4:	9b04      	ldr	r3, [sp, #16]
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d0e4      	beq.n	8011bc4 <_scanf_float+0x388>
 8011bfa:	9905      	ldr	r1, [sp, #20]
 8011bfc:	230a      	movs	r3, #10
 8011bfe:	3101      	adds	r1, #1
 8011c00:	4640      	mov	r0, r8
 8011c02:	f002 fca9 	bl	8014558 <_strtol_r>
 8011c06:	9b04      	ldr	r3, [sp, #16]
 8011c08:	9e05      	ldr	r6, [sp, #20]
 8011c0a:	1ac2      	subs	r2, r0, r3
 8011c0c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8011c10:	429e      	cmp	r6, r3
 8011c12:	bf28      	it	cs
 8011c14:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8011c18:	4910      	ldr	r1, [pc, #64]	@ (8011c5c <_scanf_float+0x420>)
 8011c1a:	4630      	mov	r0, r6
 8011c1c:	f000 f8e4 	bl	8011de8 <siprintf>
 8011c20:	e7d0      	b.n	8011bc4 <_scanf_float+0x388>
 8011c22:	f011 0f04 	tst.w	r1, #4
 8011c26:	9903      	ldr	r1, [sp, #12]
 8011c28:	600a      	str	r2, [r1, #0]
 8011c2a:	d1dc      	bne.n	8011be6 <_scanf_float+0x3aa>
 8011c2c:	681d      	ldr	r5, [r3, #0]
 8011c2e:	4632      	mov	r2, r6
 8011c30:	463b      	mov	r3, r7
 8011c32:	4630      	mov	r0, r6
 8011c34:	4639      	mov	r1, r7
 8011c36:	f7ee ffa1 	bl	8000b7c <__aeabi_dcmpun>
 8011c3a:	b128      	cbz	r0, 8011c48 <_scanf_float+0x40c>
 8011c3c:	4808      	ldr	r0, [pc, #32]	@ (8011c60 <_scanf_float+0x424>)
 8011c3e:	f000 fa03 	bl	8012048 <nanf>
 8011c42:	ed85 0a00 	vstr	s0, [r5]
 8011c46:	e7d1      	b.n	8011bec <_scanf_float+0x3b0>
 8011c48:	4630      	mov	r0, r6
 8011c4a:	4639      	mov	r1, r7
 8011c4c:	f7ee fff4 	bl	8000c38 <__aeabi_d2f>
 8011c50:	6028      	str	r0, [r5, #0]
 8011c52:	e7cb      	b.n	8011bec <_scanf_float+0x3b0>
 8011c54:	f04f 0900 	mov.w	r9, #0
 8011c58:	e629      	b.n	80118ae <_scanf_float+0x72>
 8011c5a:	bf00      	nop
 8011c5c:	080171b2 	.word	0x080171b2
 8011c60:	08017568 	.word	0x08017568

08011c64 <std>:
 8011c64:	2300      	movs	r3, #0
 8011c66:	b510      	push	{r4, lr}
 8011c68:	4604      	mov	r4, r0
 8011c6a:	e9c0 3300 	strd	r3, r3, [r0]
 8011c6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011c72:	6083      	str	r3, [r0, #8]
 8011c74:	8181      	strh	r1, [r0, #12]
 8011c76:	6643      	str	r3, [r0, #100]	@ 0x64
 8011c78:	81c2      	strh	r2, [r0, #14]
 8011c7a:	6183      	str	r3, [r0, #24]
 8011c7c:	4619      	mov	r1, r3
 8011c7e:	2208      	movs	r2, #8
 8011c80:	305c      	adds	r0, #92	@ 0x5c
 8011c82:	f000 f940 	bl	8011f06 <memset>
 8011c86:	4b0d      	ldr	r3, [pc, #52]	@ (8011cbc <std+0x58>)
 8011c88:	6263      	str	r3, [r4, #36]	@ 0x24
 8011c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8011cc0 <std+0x5c>)
 8011c8c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011c8e:	4b0d      	ldr	r3, [pc, #52]	@ (8011cc4 <std+0x60>)
 8011c90:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011c92:	4b0d      	ldr	r3, [pc, #52]	@ (8011cc8 <std+0x64>)
 8011c94:	6323      	str	r3, [r4, #48]	@ 0x30
 8011c96:	4b0d      	ldr	r3, [pc, #52]	@ (8011ccc <std+0x68>)
 8011c98:	6224      	str	r4, [r4, #32]
 8011c9a:	429c      	cmp	r4, r3
 8011c9c:	d006      	beq.n	8011cac <std+0x48>
 8011c9e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011ca2:	4294      	cmp	r4, r2
 8011ca4:	d002      	beq.n	8011cac <std+0x48>
 8011ca6:	33d0      	adds	r3, #208	@ 0xd0
 8011ca8:	429c      	cmp	r4, r3
 8011caa:	d105      	bne.n	8011cb8 <std+0x54>
 8011cac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011cb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011cb4:	f000 b9b6 	b.w	8012024 <__retarget_lock_init_recursive>
 8011cb8:	bd10      	pop	{r4, pc}
 8011cba:	bf00      	nop
 8011cbc:	08011e7d 	.word	0x08011e7d
 8011cc0:	08011ea3 	.word	0x08011ea3
 8011cc4:	08011edb 	.word	0x08011edb
 8011cc8:	08011eff 	.word	0x08011eff
 8011ccc:	200025a4 	.word	0x200025a4

08011cd0 <stdio_exit_handler>:
 8011cd0:	4a02      	ldr	r2, [pc, #8]	@ (8011cdc <stdio_exit_handler+0xc>)
 8011cd2:	4903      	ldr	r1, [pc, #12]	@ (8011ce0 <stdio_exit_handler+0x10>)
 8011cd4:	4803      	ldr	r0, [pc, #12]	@ (8011ce4 <stdio_exit_handler+0x14>)
 8011cd6:	f000 b869 	b.w	8011dac <_fwalk_sglue>
 8011cda:	bf00      	nop
 8011cdc:	200001f0 	.word	0x200001f0
 8011ce0:	08014f49 	.word	0x08014f49
 8011ce4:	20000200 	.word	0x20000200

08011ce8 <cleanup_stdio>:
 8011ce8:	6841      	ldr	r1, [r0, #4]
 8011cea:	4b0c      	ldr	r3, [pc, #48]	@ (8011d1c <cleanup_stdio+0x34>)
 8011cec:	4299      	cmp	r1, r3
 8011cee:	b510      	push	{r4, lr}
 8011cf0:	4604      	mov	r4, r0
 8011cf2:	d001      	beq.n	8011cf8 <cleanup_stdio+0x10>
 8011cf4:	f003 f928 	bl	8014f48 <_fflush_r>
 8011cf8:	68a1      	ldr	r1, [r4, #8]
 8011cfa:	4b09      	ldr	r3, [pc, #36]	@ (8011d20 <cleanup_stdio+0x38>)
 8011cfc:	4299      	cmp	r1, r3
 8011cfe:	d002      	beq.n	8011d06 <cleanup_stdio+0x1e>
 8011d00:	4620      	mov	r0, r4
 8011d02:	f003 f921 	bl	8014f48 <_fflush_r>
 8011d06:	68e1      	ldr	r1, [r4, #12]
 8011d08:	4b06      	ldr	r3, [pc, #24]	@ (8011d24 <cleanup_stdio+0x3c>)
 8011d0a:	4299      	cmp	r1, r3
 8011d0c:	d004      	beq.n	8011d18 <cleanup_stdio+0x30>
 8011d0e:	4620      	mov	r0, r4
 8011d10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d14:	f003 b918 	b.w	8014f48 <_fflush_r>
 8011d18:	bd10      	pop	{r4, pc}
 8011d1a:	bf00      	nop
 8011d1c:	200025a4 	.word	0x200025a4
 8011d20:	2000260c 	.word	0x2000260c
 8011d24:	20002674 	.word	0x20002674

08011d28 <global_stdio_init.part.0>:
 8011d28:	b510      	push	{r4, lr}
 8011d2a:	4b0b      	ldr	r3, [pc, #44]	@ (8011d58 <global_stdio_init.part.0+0x30>)
 8011d2c:	4c0b      	ldr	r4, [pc, #44]	@ (8011d5c <global_stdio_init.part.0+0x34>)
 8011d2e:	4a0c      	ldr	r2, [pc, #48]	@ (8011d60 <global_stdio_init.part.0+0x38>)
 8011d30:	601a      	str	r2, [r3, #0]
 8011d32:	4620      	mov	r0, r4
 8011d34:	2200      	movs	r2, #0
 8011d36:	2104      	movs	r1, #4
 8011d38:	f7ff ff94 	bl	8011c64 <std>
 8011d3c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011d40:	2201      	movs	r2, #1
 8011d42:	2109      	movs	r1, #9
 8011d44:	f7ff ff8e 	bl	8011c64 <std>
 8011d48:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011d4c:	2202      	movs	r2, #2
 8011d4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d52:	2112      	movs	r1, #18
 8011d54:	f7ff bf86 	b.w	8011c64 <std>
 8011d58:	200026dc 	.word	0x200026dc
 8011d5c:	200025a4 	.word	0x200025a4
 8011d60:	08011cd1 	.word	0x08011cd1

08011d64 <__sfp_lock_acquire>:
 8011d64:	4801      	ldr	r0, [pc, #4]	@ (8011d6c <__sfp_lock_acquire+0x8>)
 8011d66:	f000 b95e 	b.w	8012026 <__retarget_lock_acquire_recursive>
 8011d6a:	bf00      	nop
 8011d6c:	200026e5 	.word	0x200026e5

08011d70 <__sfp_lock_release>:
 8011d70:	4801      	ldr	r0, [pc, #4]	@ (8011d78 <__sfp_lock_release+0x8>)
 8011d72:	f000 b959 	b.w	8012028 <__retarget_lock_release_recursive>
 8011d76:	bf00      	nop
 8011d78:	200026e5 	.word	0x200026e5

08011d7c <__sinit>:
 8011d7c:	b510      	push	{r4, lr}
 8011d7e:	4604      	mov	r4, r0
 8011d80:	f7ff fff0 	bl	8011d64 <__sfp_lock_acquire>
 8011d84:	6a23      	ldr	r3, [r4, #32]
 8011d86:	b11b      	cbz	r3, 8011d90 <__sinit+0x14>
 8011d88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d8c:	f7ff bff0 	b.w	8011d70 <__sfp_lock_release>
 8011d90:	4b04      	ldr	r3, [pc, #16]	@ (8011da4 <__sinit+0x28>)
 8011d92:	6223      	str	r3, [r4, #32]
 8011d94:	4b04      	ldr	r3, [pc, #16]	@ (8011da8 <__sinit+0x2c>)
 8011d96:	681b      	ldr	r3, [r3, #0]
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	d1f5      	bne.n	8011d88 <__sinit+0xc>
 8011d9c:	f7ff ffc4 	bl	8011d28 <global_stdio_init.part.0>
 8011da0:	e7f2      	b.n	8011d88 <__sinit+0xc>
 8011da2:	bf00      	nop
 8011da4:	08011ce9 	.word	0x08011ce9
 8011da8:	200026dc 	.word	0x200026dc

08011dac <_fwalk_sglue>:
 8011dac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011db0:	4607      	mov	r7, r0
 8011db2:	4688      	mov	r8, r1
 8011db4:	4614      	mov	r4, r2
 8011db6:	2600      	movs	r6, #0
 8011db8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011dbc:	f1b9 0901 	subs.w	r9, r9, #1
 8011dc0:	d505      	bpl.n	8011dce <_fwalk_sglue+0x22>
 8011dc2:	6824      	ldr	r4, [r4, #0]
 8011dc4:	2c00      	cmp	r4, #0
 8011dc6:	d1f7      	bne.n	8011db8 <_fwalk_sglue+0xc>
 8011dc8:	4630      	mov	r0, r6
 8011dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011dce:	89ab      	ldrh	r3, [r5, #12]
 8011dd0:	2b01      	cmp	r3, #1
 8011dd2:	d907      	bls.n	8011de4 <_fwalk_sglue+0x38>
 8011dd4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011dd8:	3301      	adds	r3, #1
 8011dda:	d003      	beq.n	8011de4 <_fwalk_sglue+0x38>
 8011ddc:	4629      	mov	r1, r5
 8011dde:	4638      	mov	r0, r7
 8011de0:	47c0      	blx	r8
 8011de2:	4306      	orrs	r6, r0
 8011de4:	3568      	adds	r5, #104	@ 0x68
 8011de6:	e7e9      	b.n	8011dbc <_fwalk_sglue+0x10>

08011de8 <siprintf>:
 8011de8:	b40e      	push	{r1, r2, r3}
 8011dea:	b500      	push	{lr}
 8011dec:	b09c      	sub	sp, #112	@ 0x70
 8011dee:	ab1d      	add	r3, sp, #116	@ 0x74
 8011df0:	9002      	str	r0, [sp, #8]
 8011df2:	9006      	str	r0, [sp, #24]
 8011df4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011df8:	4809      	ldr	r0, [pc, #36]	@ (8011e20 <siprintf+0x38>)
 8011dfa:	9107      	str	r1, [sp, #28]
 8011dfc:	9104      	str	r1, [sp, #16]
 8011dfe:	4909      	ldr	r1, [pc, #36]	@ (8011e24 <siprintf+0x3c>)
 8011e00:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e04:	9105      	str	r1, [sp, #20]
 8011e06:	6800      	ldr	r0, [r0, #0]
 8011e08:	9301      	str	r3, [sp, #4]
 8011e0a:	a902      	add	r1, sp, #8
 8011e0c:	f002 fc02 	bl	8014614 <_svfiprintf_r>
 8011e10:	9b02      	ldr	r3, [sp, #8]
 8011e12:	2200      	movs	r2, #0
 8011e14:	701a      	strb	r2, [r3, #0]
 8011e16:	b01c      	add	sp, #112	@ 0x70
 8011e18:	f85d eb04 	ldr.w	lr, [sp], #4
 8011e1c:	b003      	add	sp, #12
 8011e1e:	4770      	bx	lr
 8011e20:	200001fc 	.word	0x200001fc
 8011e24:	ffff0208 	.word	0xffff0208

08011e28 <siscanf>:
 8011e28:	b40e      	push	{r1, r2, r3}
 8011e2a:	b530      	push	{r4, r5, lr}
 8011e2c:	b09c      	sub	sp, #112	@ 0x70
 8011e2e:	ac1f      	add	r4, sp, #124	@ 0x7c
 8011e30:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8011e34:	f854 5b04 	ldr.w	r5, [r4], #4
 8011e38:	f8ad 2014 	strh.w	r2, [sp, #20]
 8011e3c:	9002      	str	r0, [sp, #8]
 8011e3e:	9006      	str	r0, [sp, #24]
 8011e40:	f7ee fa3e 	bl	80002c0 <strlen>
 8011e44:	4b0b      	ldr	r3, [pc, #44]	@ (8011e74 <siscanf+0x4c>)
 8011e46:	9003      	str	r0, [sp, #12]
 8011e48:	9007      	str	r0, [sp, #28]
 8011e4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011e4c:	480a      	ldr	r0, [pc, #40]	@ (8011e78 <siscanf+0x50>)
 8011e4e:	9401      	str	r4, [sp, #4]
 8011e50:	2300      	movs	r3, #0
 8011e52:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011e54:	9314      	str	r3, [sp, #80]	@ 0x50
 8011e56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011e5a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011e5e:	462a      	mov	r2, r5
 8011e60:	4623      	mov	r3, r4
 8011e62:	a902      	add	r1, sp, #8
 8011e64:	6800      	ldr	r0, [r0, #0]
 8011e66:	f002 fd29 	bl	80148bc <__ssvfiscanf_r>
 8011e6a:	b01c      	add	sp, #112	@ 0x70
 8011e6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011e70:	b003      	add	sp, #12
 8011e72:	4770      	bx	lr
 8011e74:	08011e9f 	.word	0x08011e9f
 8011e78:	200001fc 	.word	0x200001fc

08011e7c <__sread>:
 8011e7c:	b510      	push	{r4, lr}
 8011e7e:	460c      	mov	r4, r1
 8011e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e84:	f000 f880 	bl	8011f88 <_read_r>
 8011e88:	2800      	cmp	r0, #0
 8011e8a:	bfab      	itete	ge
 8011e8c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011e8e:	89a3      	ldrhlt	r3, [r4, #12]
 8011e90:	181b      	addge	r3, r3, r0
 8011e92:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011e96:	bfac      	ite	ge
 8011e98:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011e9a:	81a3      	strhlt	r3, [r4, #12]
 8011e9c:	bd10      	pop	{r4, pc}

08011e9e <__seofread>:
 8011e9e:	2000      	movs	r0, #0
 8011ea0:	4770      	bx	lr

08011ea2 <__swrite>:
 8011ea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ea6:	461f      	mov	r7, r3
 8011ea8:	898b      	ldrh	r3, [r1, #12]
 8011eaa:	05db      	lsls	r3, r3, #23
 8011eac:	4605      	mov	r5, r0
 8011eae:	460c      	mov	r4, r1
 8011eb0:	4616      	mov	r6, r2
 8011eb2:	d505      	bpl.n	8011ec0 <__swrite+0x1e>
 8011eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011eb8:	2302      	movs	r3, #2
 8011eba:	2200      	movs	r2, #0
 8011ebc:	f000 f852 	bl	8011f64 <_lseek_r>
 8011ec0:	89a3      	ldrh	r3, [r4, #12]
 8011ec2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011ec6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011eca:	81a3      	strh	r3, [r4, #12]
 8011ecc:	4632      	mov	r2, r6
 8011ece:	463b      	mov	r3, r7
 8011ed0:	4628      	mov	r0, r5
 8011ed2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011ed6:	f000 b869 	b.w	8011fac <_write_r>

08011eda <__sseek>:
 8011eda:	b510      	push	{r4, lr}
 8011edc:	460c      	mov	r4, r1
 8011ede:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ee2:	f000 f83f 	bl	8011f64 <_lseek_r>
 8011ee6:	1c43      	adds	r3, r0, #1
 8011ee8:	89a3      	ldrh	r3, [r4, #12]
 8011eea:	bf15      	itete	ne
 8011eec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011eee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011ef2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011ef6:	81a3      	strheq	r3, [r4, #12]
 8011ef8:	bf18      	it	ne
 8011efa:	81a3      	strhne	r3, [r4, #12]
 8011efc:	bd10      	pop	{r4, pc}

08011efe <__sclose>:
 8011efe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f02:	f000 b81f 	b.w	8011f44 <_close_r>

08011f06 <memset>:
 8011f06:	4402      	add	r2, r0
 8011f08:	4603      	mov	r3, r0
 8011f0a:	4293      	cmp	r3, r2
 8011f0c:	d100      	bne.n	8011f10 <memset+0xa>
 8011f0e:	4770      	bx	lr
 8011f10:	f803 1b01 	strb.w	r1, [r3], #1
 8011f14:	e7f9      	b.n	8011f0a <memset+0x4>

08011f16 <strncmp>:
 8011f16:	b510      	push	{r4, lr}
 8011f18:	b16a      	cbz	r2, 8011f36 <strncmp+0x20>
 8011f1a:	3901      	subs	r1, #1
 8011f1c:	1884      	adds	r4, r0, r2
 8011f1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011f22:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011f26:	429a      	cmp	r2, r3
 8011f28:	d103      	bne.n	8011f32 <strncmp+0x1c>
 8011f2a:	42a0      	cmp	r0, r4
 8011f2c:	d001      	beq.n	8011f32 <strncmp+0x1c>
 8011f2e:	2a00      	cmp	r2, #0
 8011f30:	d1f5      	bne.n	8011f1e <strncmp+0x8>
 8011f32:	1ad0      	subs	r0, r2, r3
 8011f34:	bd10      	pop	{r4, pc}
 8011f36:	4610      	mov	r0, r2
 8011f38:	e7fc      	b.n	8011f34 <strncmp+0x1e>
	...

08011f3c <_localeconv_r>:
 8011f3c:	4800      	ldr	r0, [pc, #0]	@ (8011f40 <_localeconv_r+0x4>)
 8011f3e:	4770      	bx	lr
 8011f40:	2000033c 	.word	0x2000033c

08011f44 <_close_r>:
 8011f44:	b538      	push	{r3, r4, r5, lr}
 8011f46:	4d06      	ldr	r5, [pc, #24]	@ (8011f60 <_close_r+0x1c>)
 8011f48:	2300      	movs	r3, #0
 8011f4a:	4604      	mov	r4, r0
 8011f4c:	4608      	mov	r0, r1
 8011f4e:	602b      	str	r3, [r5, #0]
 8011f50:	f7f2 fb38 	bl	80045c4 <_close>
 8011f54:	1c43      	adds	r3, r0, #1
 8011f56:	d102      	bne.n	8011f5e <_close_r+0x1a>
 8011f58:	682b      	ldr	r3, [r5, #0]
 8011f5a:	b103      	cbz	r3, 8011f5e <_close_r+0x1a>
 8011f5c:	6023      	str	r3, [r4, #0]
 8011f5e:	bd38      	pop	{r3, r4, r5, pc}
 8011f60:	200026e0 	.word	0x200026e0

08011f64 <_lseek_r>:
 8011f64:	b538      	push	{r3, r4, r5, lr}
 8011f66:	4d07      	ldr	r5, [pc, #28]	@ (8011f84 <_lseek_r+0x20>)
 8011f68:	4604      	mov	r4, r0
 8011f6a:	4608      	mov	r0, r1
 8011f6c:	4611      	mov	r1, r2
 8011f6e:	2200      	movs	r2, #0
 8011f70:	602a      	str	r2, [r5, #0]
 8011f72:	461a      	mov	r2, r3
 8011f74:	f7f2 fb4d 	bl	8004612 <_lseek>
 8011f78:	1c43      	adds	r3, r0, #1
 8011f7a:	d102      	bne.n	8011f82 <_lseek_r+0x1e>
 8011f7c:	682b      	ldr	r3, [r5, #0]
 8011f7e:	b103      	cbz	r3, 8011f82 <_lseek_r+0x1e>
 8011f80:	6023      	str	r3, [r4, #0]
 8011f82:	bd38      	pop	{r3, r4, r5, pc}
 8011f84:	200026e0 	.word	0x200026e0

08011f88 <_read_r>:
 8011f88:	b538      	push	{r3, r4, r5, lr}
 8011f8a:	4d07      	ldr	r5, [pc, #28]	@ (8011fa8 <_read_r+0x20>)
 8011f8c:	4604      	mov	r4, r0
 8011f8e:	4608      	mov	r0, r1
 8011f90:	4611      	mov	r1, r2
 8011f92:	2200      	movs	r2, #0
 8011f94:	602a      	str	r2, [r5, #0]
 8011f96:	461a      	mov	r2, r3
 8011f98:	f7f2 fadb 	bl	8004552 <_read>
 8011f9c:	1c43      	adds	r3, r0, #1
 8011f9e:	d102      	bne.n	8011fa6 <_read_r+0x1e>
 8011fa0:	682b      	ldr	r3, [r5, #0]
 8011fa2:	b103      	cbz	r3, 8011fa6 <_read_r+0x1e>
 8011fa4:	6023      	str	r3, [r4, #0]
 8011fa6:	bd38      	pop	{r3, r4, r5, pc}
 8011fa8:	200026e0 	.word	0x200026e0

08011fac <_write_r>:
 8011fac:	b538      	push	{r3, r4, r5, lr}
 8011fae:	4d07      	ldr	r5, [pc, #28]	@ (8011fcc <_write_r+0x20>)
 8011fb0:	4604      	mov	r4, r0
 8011fb2:	4608      	mov	r0, r1
 8011fb4:	4611      	mov	r1, r2
 8011fb6:	2200      	movs	r2, #0
 8011fb8:	602a      	str	r2, [r5, #0]
 8011fba:	461a      	mov	r2, r3
 8011fbc:	f7f2 fae6 	bl	800458c <_write>
 8011fc0:	1c43      	adds	r3, r0, #1
 8011fc2:	d102      	bne.n	8011fca <_write_r+0x1e>
 8011fc4:	682b      	ldr	r3, [r5, #0]
 8011fc6:	b103      	cbz	r3, 8011fca <_write_r+0x1e>
 8011fc8:	6023      	str	r3, [r4, #0]
 8011fca:	bd38      	pop	{r3, r4, r5, pc}
 8011fcc:	200026e0 	.word	0x200026e0

08011fd0 <__errno>:
 8011fd0:	4b01      	ldr	r3, [pc, #4]	@ (8011fd8 <__errno+0x8>)
 8011fd2:	6818      	ldr	r0, [r3, #0]
 8011fd4:	4770      	bx	lr
 8011fd6:	bf00      	nop
 8011fd8:	200001fc 	.word	0x200001fc

08011fdc <__libc_init_array>:
 8011fdc:	b570      	push	{r4, r5, r6, lr}
 8011fde:	4d0d      	ldr	r5, [pc, #52]	@ (8012014 <__libc_init_array+0x38>)
 8011fe0:	4c0d      	ldr	r4, [pc, #52]	@ (8012018 <__libc_init_array+0x3c>)
 8011fe2:	1b64      	subs	r4, r4, r5
 8011fe4:	10a4      	asrs	r4, r4, #2
 8011fe6:	2600      	movs	r6, #0
 8011fe8:	42a6      	cmp	r6, r4
 8011fea:	d109      	bne.n	8012000 <__libc_init_array+0x24>
 8011fec:	4d0b      	ldr	r5, [pc, #44]	@ (801201c <__libc_init_array+0x40>)
 8011fee:	4c0c      	ldr	r4, [pc, #48]	@ (8012020 <__libc_init_array+0x44>)
 8011ff0:	f004 fee0 	bl	8016db4 <_init>
 8011ff4:	1b64      	subs	r4, r4, r5
 8011ff6:	10a4      	asrs	r4, r4, #2
 8011ff8:	2600      	movs	r6, #0
 8011ffa:	42a6      	cmp	r6, r4
 8011ffc:	d105      	bne.n	801200a <__libc_init_array+0x2e>
 8011ffe:	bd70      	pop	{r4, r5, r6, pc}
 8012000:	f855 3b04 	ldr.w	r3, [r5], #4
 8012004:	4798      	blx	r3
 8012006:	3601      	adds	r6, #1
 8012008:	e7ee      	b.n	8011fe8 <__libc_init_array+0xc>
 801200a:	f855 3b04 	ldr.w	r3, [r5], #4
 801200e:	4798      	blx	r3
 8012010:	3601      	adds	r6, #1
 8012012:	e7f2      	b.n	8011ffa <__libc_init_array+0x1e>
 8012014:	08017608 	.word	0x08017608
 8012018:	08017608 	.word	0x08017608
 801201c:	08017608 	.word	0x08017608
 8012020:	0801760c 	.word	0x0801760c

08012024 <__retarget_lock_init_recursive>:
 8012024:	4770      	bx	lr

08012026 <__retarget_lock_acquire_recursive>:
 8012026:	4770      	bx	lr

08012028 <__retarget_lock_release_recursive>:
 8012028:	4770      	bx	lr

0801202a <memcpy>:
 801202a:	440a      	add	r2, r1
 801202c:	4291      	cmp	r1, r2
 801202e:	f100 33ff 	add.w	r3, r0, #4294967295
 8012032:	d100      	bne.n	8012036 <memcpy+0xc>
 8012034:	4770      	bx	lr
 8012036:	b510      	push	{r4, lr}
 8012038:	f811 4b01 	ldrb.w	r4, [r1], #1
 801203c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012040:	4291      	cmp	r1, r2
 8012042:	d1f9      	bne.n	8012038 <memcpy+0xe>
 8012044:	bd10      	pop	{r4, pc}
	...

08012048 <nanf>:
 8012048:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012050 <nanf+0x8>
 801204c:	4770      	bx	lr
 801204e:	bf00      	nop
 8012050:	7fc00000 	.word	0x7fc00000

08012054 <quorem>:
 8012054:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012058:	6903      	ldr	r3, [r0, #16]
 801205a:	690c      	ldr	r4, [r1, #16]
 801205c:	42a3      	cmp	r3, r4
 801205e:	4607      	mov	r7, r0
 8012060:	db7e      	blt.n	8012160 <quorem+0x10c>
 8012062:	3c01      	subs	r4, #1
 8012064:	f101 0814 	add.w	r8, r1, #20
 8012068:	00a3      	lsls	r3, r4, #2
 801206a:	f100 0514 	add.w	r5, r0, #20
 801206e:	9300      	str	r3, [sp, #0]
 8012070:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012074:	9301      	str	r3, [sp, #4]
 8012076:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801207a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801207e:	3301      	adds	r3, #1
 8012080:	429a      	cmp	r2, r3
 8012082:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012086:	fbb2 f6f3 	udiv	r6, r2, r3
 801208a:	d32e      	bcc.n	80120ea <quorem+0x96>
 801208c:	f04f 0a00 	mov.w	sl, #0
 8012090:	46c4      	mov	ip, r8
 8012092:	46ae      	mov	lr, r5
 8012094:	46d3      	mov	fp, sl
 8012096:	f85c 3b04 	ldr.w	r3, [ip], #4
 801209a:	b298      	uxth	r0, r3
 801209c:	fb06 a000 	mla	r0, r6, r0, sl
 80120a0:	0c02      	lsrs	r2, r0, #16
 80120a2:	0c1b      	lsrs	r3, r3, #16
 80120a4:	fb06 2303 	mla	r3, r6, r3, r2
 80120a8:	f8de 2000 	ldr.w	r2, [lr]
 80120ac:	b280      	uxth	r0, r0
 80120ae:	b292      	uxth	r2, r2
 80120b0:	1a12      	subs	r2, r2, r0
 80120b2:	445a      	add	r2, fp
 80120b4:	f8de 0000 	ldr.w	r0, [lr]
 80120b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80120bc:	b29b      	uxth	r3, r3
 80120be:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80120c2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80120c6:	b292      	uxth	r2, r2
 80120c8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80120cc:	45e1      	cmp	r9, ip
 80120ce:	f84e 2b04 	str.w	r2, [lr], #4
 80120d2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80120d6:	d2de      	bcs.n	8012096 <quorem+0x42>
 80120d8:	9b00      	ldr	r3, [sp, #0]
 80120da:	58eb      	ldr	r3, [r5, r3]
 80120dc:	b92b      	cbnz	r3, 80120ea <quorem+0x96>
 80120de:	9b01      	ldr	r3, [sp, #4]
 80120e0:	3b04      	subs	r3, #4
 80120e2:	429d      	cmp	r5, r3
 80120e4:	461a      	mov	r2, r3
 80120e6:	d32f      	bcc.n	8012148 <quorem+0xf4>
 80120e8:	613c      	str	r4, [r7, #16]
 80120ea:	4638      	mov	r0, r7
 80120ec:	f001 f9c4 	bl	8013478 <__mcmp>
 80120f0:	2800      	cmp	r0, #0
 80120f2:	db25      	blt.n	8012140 <quorem+0xec>
 80120f4:	4629      	mov	r1, r5
 80120f6:	2000      	movs	r0, #0
 80120f8:	f858 2b04 	ldr.w	r2, [r8], #4
 80120fc:	f8d1 c000 	ldr.w	ip, [r1]
 8012100:	fa1f fe82 	uxth.w	lr, r2
 8012104:	fa1f f38c 	uxth.w	r3, ip
 8012108:	eba3 030e 	sub.w	r3, r3, lr
 801210c:	4403      	add	r3, r0
 801210e:	0c12      	lsrs	r2, r2, #16
 8012110:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012114:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012118:	b29b      	uxth	r3, r3
 801211a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801211e:	45c1      	cmp	r9, r8
 8012120:	f841 3b04 	str.w	r3, [r1], #4
 8012124:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012128:	d2e6      	bcs.n	80120f8 <quorem+0xa4>
 801212a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801212e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012132:	b922      	cbnz	r2, 801213e <quorem+0xea>
 8012134:	3b04      	subs	r3, #4
 8012136:	429d      	cmp	r5, r3
 8012138:	461a      	mov	r2, r3
 801213a:	d30b      	bcc.n	8012154 <quorem+0x100>
 801213c:	613c      	str	r4, [r7, #16]
 801213e:	3601      	adds	r6, #1
 8012140:	4630      	mov	r0, r6
 8012142:	b003      	add	sp, #12
 8012144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012148:	6812      	ldr	r2, [r2, #0]
 801214a:	3b04      	subs	r3, #4
 801214c:	2a00      	cmp	r2, #0
 801214e:	d1cb      	bne.n	80120e8 <quorem+0x94>
 8012150:	3c01      	subs	r4, #1
 8012152:	e7c6      	b.n	80120e2 <quorem+0x8e>
 8012154:	6812      	ldr	r2, [r2, #0]
 8012156:	3b04      	subs	r3, #4
 8012158:	2a00      	cmp	r2, #0
 801215a:	d1ef      	bne.n	801213c <quorem+0xe8>
 801215c:	3c01      	subs	r4, #1
 801215e:	e7ea      	b.n	8012136 <quorem+0xe2>
 8012160:	2000      	movs	r0, #0
 8012162:	e7ee      	b.n	8012142 <quorem+0xee>
 8012164:	0000      	movs	r0, r0
	...

08012168 <_dtoa_r>:
 8012168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801216c:	69c7      	ldr	r7, [r0, #28]
 801216e:	b099      	sub	sp, #100	@ 0x64
 8012170:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012174:	ec55 4b10 	vmov	r4, r5, d0
 8012178:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 801217a:	9109      	str	r1, [sp, #36]	@ 0x24
 801217c:	4683      	mov	fp, r0
 801217e:	920e      	str	r2, [sp, #56]	@ 0x38
 8012180:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012182:	b97f      	cbnz	r7, 80121a4 <_dtoa_r+0x3c>
 8012184:	2010      	movs	r0, #16
 8012186:	f000 fdfd 	bl	8012d84 <malloc>
 801218a:	4602      	mov	r2, r0
 801218c:	f8cb 001c 	str.w	r0, [fp, #28]
 8012190:	b920      	cbnz	r0, 801219c <_dtoa_r+0x34>
 8012192:	4ba7      	ldr	r3, [pc, #668]	@ (8012430 <_dtoa_r+0x2c8>)
 8012194:	21ef      	movs	r1, #239	@ 0xef
 8012196:	48a7      	ldr	r0, [pc, #668]	@ (8012434 <_dtoa_r+0x2cc>)
 8012198:	f002 ffa6 	bl	80150e8 <__assert_func>
 801219c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80121a0:	6007      	str	r7, [r0, #0]
 80121a2:	60c7      	str	r7, [r0, #12]
 80121a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80121a8:	6819      	ldr	r1, [r3, #0]
 80121aa:	b159      	cbz	r1, 80121c4 <_dtoa_r+0x5c>
 80121ac:	685a      	ldr	r2, [r3, #4]
 80121ae:	604a      	str	r2, [r1, #4]
 80121b0:	2301      	movs	r3, #1
 80121b2:	4093      	lsls	r3, r2
 80121b4:	608b      	str	r3, [r1, #8]
 80121b6:	4658      	mov	r0, fp
 80121b8:	f000 feda 	bl	8012f70 <_Bfree>
 80121bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80121c0:	2200      	movs	r2, #0
 80121c2:	601a      	str	r2, [r3, #0]
 80121c4:	1e2b      	subs	r3, r5, #0
 80121c6:	bfb9      	ittee	lt
 80121c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80121cc:	9303      	strlt	r3, [sp, #12]
 80121ce:	2300      	movge	r3, #0
 80121d0:	6033      	strge	r3, [r6, #0]
 80121d2:	9f03      	ldr	r7, [sp, #12]
 80121d4:	4b98      	ldr	r3, [pc, #608]	@ (8012438 <_dtoa_r+0x2d0>)
 80121d6:	bfbc      	itt	lt
 80121d8:	2201      	movlt	r2, #1
 80121da:	6032      	strlt	r2, [r6, #0]
 80121dc:	43bb      	bics	r3, r7
 80121de:	d112      	bne.n	8012206 <_dtoa_r+0x9e>
 80121e0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80121e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80121e6:	6013      	str	r3, [r2, #0]
 80121e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80121ec:	4323      	orrs	r3, r4
 80121ee:	f000 854d 	beq.w	8012c8c <_dtoa_r+0xb24>
 80121f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80121f4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801244c <_dtoa_r+0x2e4>
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	f000 854f 	beq.w	8012c9c <_dtoa_r+0xb34>
 80121fe:	f10a 0303 	add.w	r3, sl, #3
 8012202:	f000 bd49 	b.w	8012c98 <_dtoa_r+0xb30>
 8012206:	ed9d 7b02 	vldr	d7, [sp, #8]
 801220a:	2200      	movs	r2, #0
 801220c:	ec51 0b17 	vmov	r0, r1, d7
 8012210:	2300      	movs	r3, #0
 8012212:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8012216:	f7ee fc7f 	bl	8000b18 <__aeabi_dcmpeq>
 801221a:	4680      	mov	r8, r0
 801221c:	b158      	cbz	r0, 8012236 <_dtoa_r+0xce>
 801221e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012220:	2301      	movs	r3, #1
 8012222:	6013      	str	r3, [r2, #0]
 8012224:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012226:	b113      	cbz	r3, 801222e <_dtoa_r+0xc6>
 8012228:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801222a:	4b84      	ldr	r3, [pc, #528]	@ (801243c <_dtoa_r+0x2d4>)
 801222c:	6013      	str	r3, [r2, #0]
 801222e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8012450 <_dtoa_r+0x2e8>
 8012232:	f000 bd33 	b.w	8012c9c <_dtoa_r+0xb34>
 8012236:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801223a:	aa16      	add	r2, sp, #88	@ 0x58
 801223c:	a917      	add	r1, sp, #92	@ 0x5c
 801223e:	4658      	mov	r0, fp
 8012240:	f001 fa3a 	bl	80136b8 <__d2b>
 8012244:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012248:	4681      	mov	r9, r0
 801224a:	2e00      	cmp	r6, #0
 801224c:	d077      	beq.n	801233e <_dtoa_r+0x1d6>
 801224e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012250:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8012254:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012258:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801225c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012260:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012264:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012268:	4619      	mov	r1, r3
 801226a:	2200      	movs	r2, #0
 801226c:	4b74      	ldr	r3, [pc, #464]	@ (8012440 <_dtoa_r+0x2d8>)
 801226e:	f7ee f833 	bl	80002d8 <__aeabi_dsub>
 8012272:	a369      	add	r3, pc, #420	@ (adr r3, 8012418 <_dtoa_r+0x2b0>)
 8012274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012278:	f7ee f9e6 	bl	8000648 <__aeabi_dmul>
 801227c:	a368      	add	r3, pc, #416	@ (adr r3, 8012420 <_dtoa_r+0x2b8>)
 801227e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012282:	f7ee f82b 	bl	80002dc <__adddf3>
 8012286:	4604      	mov	r4, r0
 8012288:	4630      	mov	r0, r6
 801228a:	460d      	mov	r5, r1
 801228c:	f7ee f972 	bl	8000574 <__aeabi_i2d>
 8012290:	a365      	add	r3, pc, #404	@ (adr r3, 8012428 <_dtoa_r+0x2c0>)
 8012292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012296:	f7ee f9d7 	bl	8000648 <__aeabi_dmul>
 801229a:	4602      	mov	r2, r0
 801229c:	460b      	mov	r3, r1
 801229e:	4620      	mov	r0, r4
 80122a0:	4629      	mov	r1, r5
 80122a2:	f7ee f81b 	bl	80002dc <__adddf3>
 80122a6:	4604      	mov	r4, r0
 80122a8:	460d      	mov	r5, r1
 80122aa:	f7ee fc7d 	bl	8000ba8 <__aeabi_d2iz>
 80122ae:	2200      	movs	r2, #0
 80122b0:	4607      	mov	r7, r0
 80122b2:	2300      	movs	r3, #0
 80122b4:	4620      	mov	r0, r4
 80122b6:	4629      	mov	r1, r5
 80122b8:	f7ee fc38 	bl	8000b2c <__aeabi_dcmplt>
 80122bc:	b140      	cbz	r0, 80122d0 <_dtoa_r+0x168>
 80122be:	4638      	mov	r0, r7
 80122c0:	f7ee f958 	bl	8000574 <__aeabi_i2d>
 80122c4:	4622      	mov	r2, r4
 80122c6:	462b      	mov	r3, r5
 80122c8:	f7ee fc26 	bl	8000b18 <__aeabi_dcmpeq>
 80122cc:	b900      	cbnz	r0, 80122d0 <_dtoa_r+0x168>
 80122ce:	3f01      	subs	r7, #1
 80122d0:	2f16      	cmp	r7, #22
 80122d2:	d851      	bhi.n	8012378 <_dtoa_r+0x210>
 80122d4:	4b5b      	ldr	r3, [pc, #364]	@ (8012444 <_dtoa_r+0x2dc>)
 80122d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80122da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80122e2:	f7ee fc23 	bl	8000b2c <__aeabi_dcmplt>
 80122e6:	2800      	cmp	r0, #0
 80122e8:	d048      	beq.n	801237c <_dtoa_r+0x214>
 80122ea:	3f01      	subs	r7, #1
 80122ec:	2300      	movs	r3, #0
 80122ee:	9312      	str	r3, [sp, #72]	@ 0x48
 80122f0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80122f2:	1b9b      	subs	r3, r3, r6
 80122f4:	1e5a      	subs	r2, r3, #1
 80122f6:	bf44      	itt	mi
 80122f8:	f1c3 0801 	rsbmi	r8, r3, #1
 80122fc:	2300      	movmi	r3, #0
 80122fe:	9208      	str	r2, [sp, #32]
 8012300:	bf54      	ite	pl
 8012302:	f04f 0800 	movpl.w	r8, #0
 8012306:	9308      	strmi	r3, [sp, #32]
 8012308:	2f00      	cmp	r7, #0
 801230a:	db39      	blt.n	8012380 <_dtoa_r+0x218>
 801230c:	9b08      	ldr	r3, [sp, #32]
 801230e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8012310:	443b      	add	r3, r7
 8012312:	9308      	str	r3, [sp, #32]
 8012314:	2300      	movs	r3, #0
 8012316:	930a      	str	r3, [sp, #40]	@ 0x28
 8012318:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801231a:	2b09      	cmp	r3, #9
 801231c:	d864      	bhi.n	80123e8 <_dtoa_r+0x280>
 801231e:	2b05      	cmp	r3, #5
 8012320:	bfc4      	itt	gt
 8012322:	3b04      	subgt	r3, #4
 8012324:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8012326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012328:	f1a3 0302 	sub.w	r3, r3, #2
 801232c:	bfcc      	ite	gt
 801232e:	2400      	movgt	r4, #0
 8012330:	2401      	movle	r4, #1
 8012332:	2b03      	cmp	r3, #3
 8012334:	d863      	bhi.n	80123fe <_dtoa_r+0x296>
 8012336:	e8df f003 	tbb	[pc, r3]
 801233a:	372a      	.short	0x372a
 801233c:	5535      	.short	0x5535
 801233e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8012342:	441e      	add	r6, r3
 8012344:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012348:	2b20      	cmp	r3, #32
 801234a:	bfc1      	itttt	gt
 801234c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012350:	409f      	lslgt	r7, r3
 8012352:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012356:	fa24 f303 	lsrgt.w	r3, r4, r3
 801235a:	bfd6      	itet	le
 801235c:	f1c3 0320 	rsble	r3, r3, #32
 8012360:	ea47 0003 	orrgt.w	r0, r7, r3
 8012364:	fa04 f003 	lslle.w	r0, r4, r3
 8012368:	f7ee f8f4 	bl	8000554 <__aeabi_ui2d>
 801236c:	2201      	movs	r2, #1
 801236e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012372:	3e01      	subs	r6, #1
 8012374:	9214      	str	r2, [sp, #80]	@ 0x50
 8012376:	e777      	b.n	8012268 <_dtoa_r+0x100>
 8012378:	2301      	movs	r3, #1
 801237a:	e7b8      	b.n	80122ee <_dtoa_r+0x186>
 801237c:	9012      	str	r0, [sp, #72]	@ 0x48
 801237e:	e7b7      	b.n	80122f0 <_dtoa_r+0x188>
 8012380:	427b      	negs	r3, r7
 8012382:	930a      	str	r3, [sp, #40]	@ 0x28
 8012384:	2300      	movs	r3, #0
 8012386:	eba8 0807 	sub.w	r8, r8, r7
 801238a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801238c:	e7c4      	b.n	8012318 <_dtoa_r+0x1b0>
 801238e:	2300      	movs	r3, #0
 8012390:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012392:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012394:	2b00      	cmp	r3, #0
 8012396:	dc35      	bgt.n	8012404 <_dtoa_r+0x29c>
 8012398:	2301      	movs	r3, #1
 801239a:	9300      	str	r3, [sp, #0]
 801239c:	9307      	str	r3, [sp, #28]
 801239e:	461a      	mov	r2, r3
 80123a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80123a2:	e00b      	b.n	80123bc <_dtoa_r+0x254>
 80123a4:	2301      	movs	r3, #1
 80123a6:	e7f3      	b.n	8012390 <_dtoa_r+0x228>
 80123a8:	2300      	movs	r3, #0
 80123aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80123ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80123ae:	18fb      	adds	r3, r7, r3
 80123b0:	9300      	str	r3, [sp, #0]
 80123b2:	3301      	adds	r3, #1
 80123b4:	2b01      	cmp	r3, #1
 80123b6:	9307      	str	r3, [sp, #28]
 80123b8:	bfb8      	it	lt
 80123ba:	2301      	movlt	r3, #1
 80123bc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80123c0:	2100      	movs	r1, #0
 80123c2:	2204      	movs	r2, #4
 80123c4:	f102 0514 	add.w	r5, r2, #20
 80123c8:	429d      	cmp	r5, r3
 80123ca:	d91f      	bls.n	801240c <_dtoa_r+0x2a4>
 80123cc:	6041      	str	r1, [r0, #4]
 80123ce:	4658      	mov	r0, fp
 80123d0:	f000 fd8e 	bl	8012ef0 <_Balloc>
 80123d4:	4682      	mov	sl, r0
 80123d6:	2800      	cmp	r0, #0
 80123d8:	d13c      	bne.n	8012454 <_dtoa_r+0x2ec>
 80123da:	4b1b      	ldr	r3, [pc, #108]	@ (8012448 <_dtoa_r+0x2e0>)
 80123dc:	4602      	mov	r2, r0
 80123de:	f240 11af 	movw	r1, #431	@ 0x1af
 80123e2:	e6d8      	b.n	8012196 <_dtoa_r+0x2e>
 80123e4:	2301      	movs	r3, #1
 80123e6:	e7e0      	b.n	80123aa <_dtoa_r+0x242>
 80123e8:	2401      	movs	r4, #1
 80123ea:	2300      	movs	r3, #0
 80123ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80123ee:	940b      	str	r4, [sp, #44]	@ 0x2c
 80123f0:	f04f 33ff 	mov.w	r3, #4294967295
 80123f4:	9300      	str	r3, [sp, #0]
 80123f6:	9307      	str	r3, [sp, #28]
 80123f8:	2200      	movs	r2, #0
 80123fa:	2312      	movs	r3, #18
 80123fc:	e7d0      	b.n	80123a0 <_dtoa_r+0x238>
 80123fe:	2301      	movs	r3, #1
 8012400:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012402:	e7f5      	b.n	80123f0 <_dtoa_r+0x288>
 8012404:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012406:	9300      	str	r3, [sp, #0]
 8012408:	9307      	str	r3, [sp, #28]
 801240a:	e7d7      	b.n	80123bc <_dtoa_r+0x254>
 801240c:	3101      	adds	r1, #1
 801240e:	0052      	lsls	r2, r2, #1
 8012410:	e7d8      	b.n	80123c4 <_dtoa_r+0x25c>
 8012412:	bf00      	nop
 8012414:	f3af 8000 	nop.w
 8012418:	636f4361 	.word	0x636f4361
 801241c:	3fd287a7 	.word	0x3fd287a7
 8012420:	8b60c8b3 	.word	0x8b60c8b3
 8012424:	3fc68a28 	.word	0x3fc68a28
 8012428:	509f79fb 	.word	0x509f79fb
 801242c:	3fd34413 	.word	0x3fd34413
 8012430:	080171c4 	.word	0x080171c4
 8012434:	080171db 	.word	0x080171db
 8012438:	7ff00000 	.word	0x7ff00000
 801243c:	08017521 	.word	0x08017521
 8012440:	3ff80000 	.word	0x3ff80000
 8012444:	080172d8 	.word	0x080172d8
 8012448:	08017233 	.word	0x08017233
 801244c:	080171c0 	.word	0x080171c0
 8012450:	08017520 	.word	0x08017520
 8012454:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012458:	6018      	str	r0, [r3, #0]
 801245a:	9b07      	ldr	r3, [sp, #28]
 801245c:	2b0e      	cmp	r3, #14
 801245e:	f200 80a4 	bhi.w	80125aa <_dtoa_r+0x442>
 8012462:	2c00      	cmp	r4, #0
 8012464:	f000 80a1 	beq.w	80125aa <_dtoa_r+0x442>
 8012468:	2f00      	cmp	r7, #0
 801246a:	dd33      	ble.n	80124d4 <_dtoa_r+0x36c>
 801246c:	4bad      	ldr	r3, [pc, #692]	@ (8012724 <_dtoa_r+0x5bc>)
 801246e:	f007 020f 	and.w	r2, r7, #15
 8012472:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012476:	ed93 7b00 	vldr	d7, [r3]
 801247a:	05f8      	lsls	r0, r7, #23
 801247c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012480:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012484:	d516      	bpl.n	80124b4 <_dtoa_r+0x34c>
 8012486:	4ba8      	ldr	r3, [pc, #672]	@ (8012728 <_dtoa_r+0x5c0>)
 8012488:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801248c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012490:	f7ee fa04 	bl	800089c <__aeabi_ddiv>
 8012494:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012498:	f004 040f 	and.w	r4, r4, #15
 801249c:	2603      	movs	r6, #3
 801249e:	4da2      	ldr	r5, [pc, #648]	@ (8012728 <_dtoa_r+0x5c0>)
 80124a0:	b954      	cbnz	r4, 80124b8 <_dtoa_r+0x350>
 80124a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80124a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80124aa:	f7ee f9f7 	bl	800089c <__aeabi_ddiv>
 80124ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80124b2:	e028      	b.n	8012506 <_dtoa_r+0x39e>
 80124b4:	2602      	movs	r6, #2
 80124b6:	e7f2      	b.n	801249e <_dtoa_r+0x336>
 80124b8:	07e1      	lsls	r1, r4, #31
 80124ba:	d508      	bpl.n	80124ce <_dtoa_r+0x366>
 80124bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80124c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80124c4:	f7ee f8c0 	bl	8000648 <__aeabi_dmul>
 80124c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80124cc:	3601      	adds	r6, #1
 80124ce:	1064      	asrs	r4, r4, #1
 80124d0:	3508      	adds	r5, #8
 80124d2:	e7e5      	b.n	80124a0 <_dtoa_r+0x338>
 80124d4:	f000 80d2 	beq.w	801267c <_dtoa_r+0x514>
 80124d8:	427c      	negs	r4, r7
 80124da:	4b92      	ldr	r3, [pc, #584]	@ (8012724 <_dtoa_r+0x5bc>)
 80124dc:	4d92      	ldr	r5, [pc, #584]	@ (8012728 <_dtoa_r+0x5c0>)
 80124de:	f004 020f 	and.w	r2, r4, #15
 80124e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80124e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80124ee:	f7ee f8ab 	bl	8000648 <__aeabi_dmul>
 80124f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80124f6:	1124      	asrs	r4, r4, #4
 80124f8:	2300      	movs	r3, #0
 80124fa:	2602      	movs	r6, #2
 80124fc:	2c00      	cmp	r4, #0
 80124fe:	f040 80b2 	bne.w	8012666 <_dtoa_r+0x4fe>
 8012502:	2b00      	cmp	r3, #0
 8012504:	d1d3      	bne.n	80124ae <_dtoa_r+0x346>
 8012506:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012508:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801250c:	2b00      	cmp	r3, #0
 801250e:	f000 80b7 	beq.w	8012680 <_dtoa_r+0x518>
 8012512:	4b86      	ldr	r3, [pc, #536]	@ (801272c <_dtoa_r+0x5c4>)
 8012514:	2200      	movs	r2, #0
 8012516:	4620      	mov	r0, r4
 8012518:	4629      	mov	r1, r5
 801251a:	f7ee fb07 	bl	8000b2c <__aeabi_dcmplt>
 801251e:	2800      	cmp	r0, #0
 8012520:	f000 80ae 	beq.w	8012680 <_dtoa_r+0x518>
 8012524:	9b07      	ldr	r3, [sp, #28]
 8012526:	2b00      	cmp	r3, #0
 8012528:	f000 80aa 	beq.w	8012680 <_dtoa_r+0x518>
 801252c:	9b00      	ldr	r3, [sp, #0]
 801252e:	2b00      	cmp	r3, #0
 8012530:	dd37      	ble.n	80125a2 <_dtoa_r+0x43a>
 8012532:	1e7b      	subs	r3, r7, #1
 8012534:	9304      	str	r3, [sp, #16]
 8012536:	4620      	mov	r0, r4
 8012538:	4b7d      	ldr	r3, [pc, #500]	@ (8012730 <_dtoa_r+0x5c8>)
 801253a:	2200      	movs	r2, #0
 801253c:	4629      	mov	r1, r5
 801253e:	f7ee f883 	bl	8000648 <__aeabi_dmul>
 8012542:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012546:	9c00      	ldr	r4, [sp, #0]
 8012548:	3601      	adds	r6, #1
 801254a:	4630      	mov	r0, r6
 801254c:	f7ee f812 	bl	8000574 <__aeabi_i2d>
 8012550:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012554:	f7ee f878 	bl	8000648 <__aeabi_dmul>
 8012558:	4b76      	ldr	r3, [pc, #472]	@ (8012734 <_dtoa_r+0x5cc>)
 801255a:	2200      	movs	r2, #0
 801255c:	f7ed febe 	bl	80002dc <__adddf3>
 8012560:	4605      	mov	r5, r0
 8012562:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012566:	2c00      	cmp	r4, #0
 8012568:	f040 808d 	bne.w	8012686 <_dtoa_r+0x51e>
 801256c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012570:	4b71      	ldr	r3, [pc, #452]	@ (8012738 <_dtoa_r+0x5d0>)
 8012572:	2200      	movs	r2, #0
 8012574:	f7ed feb0 	bl	80002d8 <__aeabi_dsub>
 8012578:	4602      	mov	r2, r0
 801257a:	460b      	mov	r3, r1
 801257c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012580:	462a      	mov	r2, r5
 8012582:	4633      	mov	r3, r6
 8012584:	f7ee faf0 	bl	8000b68 <__aeabi_dcmpgt>
 8012588:	2800      	cmp	r0, #0
 801258a:	f040 828b 	bne.w	8012aa4 <_dtoa_r+0x93c>
 801258e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012592:	462a      	mov	r2, r5
 8012594:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012598:	f7ee fac8 	bl	8000b2c <__aeabi_dcmplt>
 801259c:	2800      	cmp	r0, #0
 801259e:	f040 8128 	bne.w	80127f2 <_dtoa_r+0x68a>
 80125a2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80125a6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80125aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	f2c0 815a 	blt.w	8012866 <_dtoa_r+0x6fe>
 80125b2:	2f0e      	cmp	r7, #14
 80125b4:	f300 8157 	bgt.w	8012866 <_dtoa_r+0x6fe>
 80125b8:	4b5a      	ldr	r3, [pc, #360]	@ (8012724 <_dtoa_r+0x5bc>)
 80125ba:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80125be:	ed93 7b00 	vldr	d7, [r3]
 80125c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80125c4:	2b00      	cmp	r3, #0
 80125c6:	ed8d 7b00 	vstr	d7, [sp]
 80125ca:	da03      	bge.n	80125d4 <_dtoa_r+0x46c>
 80125cc:	9b07      	ldr	r3, [sp, #28]
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	f340 8101 	ble.w	80127d6 <_dtoa_r+0x66e>
 80125d4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80125d8:	4656      	mov	r6, sl
 80125da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80125de:	4620      	mov	r0, r4
 80125e0:	4629      	mov	r1, r5
 80125e2:	f7ee f95b 	bl	800089c <__aeabi_ddiv>
 80125e6:	f7ee fadf 	bl	8000ba8 <__aeabi_d2iz>
 80125ea:	4680      	mov	r8, r0
 80125ec:	f7ed ffc2 	bl	8000574 <__aeabi_i2d>
 80125f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80125f4:	f7ee f828 	bl	8000648 <__aeabi_dmul>
 80125f8:	4602      	mov	r2, r0
 80125fa:	460b      	mov	r3, r1
 80125fc:	4620      	mov	r0, r4
 80125fe:	4629      	mov	r1, r5
 8012600:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012604:	f7ed fe68 	bl	80002d8 <__aeabi_dsub>
 8012608:	f806 4b01 	strb.w	r4, [r6], #1
 801260c:	9d07      	ldr	r5, [sp, #28]
 801260e:	eba6 040a 	sub.w	r4, r6, sl
 8012612:	42a5      	cmp	r5, r4
 8012614:	4602      	mov	r2, r0
 8012616:	460b      	mov	r3, r1
 8012618:	f040 8117 	bne.w	801284a <_dtoa_r+0x6e2>
 801261c:	f7ed fe5e 	bl	80002dc <__adddf3>
 8012620:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012624:	4604      	mov	r4, r0
 8012626:	460d      	mov	r5, r1
 8012628:	f7ee fa9e 	bl	8000b68 <__aeabi_dcmpgt>
 801262c:	2800      	cmp	r0, #0
 801262e:	f040 80f9 	bne.w	8012824 <_dtoa_r+0x6bc>
 8012632:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012636:	4620      	mov	r0, r4
 8012638:	4629      	mov	r1, r5
 801263a:	f7ee fa6d 	bl	8000b18 <__aeabi_dcmpeq>
 801263e:	b118      	cbz	r0, 8012648 <_dtoa_r+0x4e0>
 8012640:	f018 0f01 	tst.w	r8, #1
 8012644:	f040 80ee 	bne.w	8012824 <_dtoa_r+0x6bc>
 8012648:	4649      	mov	r1, r9
 801264a:	4658      	mov	r0, fp
 801264c:	f000 fc90 	bl	8012f70 <_Bfree>
 8012650:	2300      	movs	r3, #0
 8012652:	7033      	strb	r3, [r6, #0]
 8012654:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012656:	3701      	adds	r7, #1
 8012658:	601f      	str	r7, [r3, #0]
 801265a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801265c:	2b00      	cmp	r3, #0
 801265e:	f000 831d 	beq.w	8012c9c <_dtoa_r+0xb34>
 8012662:	601e      	str	r6, [r3, #0]
 8012664:	e31a      	b.n	8012c9c <_dtoa_r+0xb34>
 8012666:	07e2      	lsls	r2, r4, #31
 8012668:	d505      	bpl.n	8012676 <_dtoa_r+0x50e>
 801266a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801266e:	f7ed ffeb 	bl	8000648 <__aeabi_dmul>
 8012672:	3601      	adds	r6, #1
 8012674:	2301      	movs	r3, #1
 8012676:	1064      	asrs	r4, r4, #1
 8012678:	3508      	adds	r5, #8
 801267a:	e73f      	b.n	80124fc <_dtoa_r+0x394>
 801267c:	2602      	movs	r6, #2
 801267e:	e742      	b.n	8012506 <_dtoa_r+0x39e>
 8012680:	9c07      	ldr	r4, [sp, #28]
 8012682:	9704      	str	r7, [sp, #16]
 8012684:	e761      	b.n	801254a <_dtoa_r+0x3e2>
 8012686:	4b27      	ldr	r3, [pc, #156]	@ (8012724 <_dtoa_r+0x5bc>)
 8012688:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801268a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801268e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012692:	4454      	add	r4, sl
 8012694:	2900      	cmp	r1, #0
 8012696:	d053      	beq.n	8012740 <_dtoa_r+0x5d8>
 8012698:	4928      	ldr	r1, [pc, #160]	@ (801273c <_dtoa_r+0x5d4>)
 801269a:	2000      	movs	r0, #0
 801269c:	f7ee f8fe 	bl	800089c <__aeabi_ddiv>
 80126a0:	4633      	mov	r3, r6
 80126a2:	462a      	mov	r2, r5
 80126a4:	f7ed fe18 	bl	80002d8 <__aeabi_dsub>
 80126a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80126ac:	4656      	mov	r6, sl
 80126ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80126b2:	f7ee fa79 	bl	8000ba8 <__aeabi_d2iz>
 80126b6:	4605      	mov	r5, r0
 80126b8:	f7ed ff5c 	bl	8000574 <__aeabi_i2d>
 80126bc:	4602      	mov	r2, r0
 80126be:	460b      	mov	r3, r1
 80126c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80126c4:	f7ed fe08 	bl	80002d8 <__aeabi_dsub>
 80126c8:	3530      	adds	r5, #48	@ 0x30
 80126ca:	4602      	mov	r2, r0
 80126cc:	460b      	mov	r3, r1
 80126ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80126d2:	f806 5b01 	strb.w	r5, [r6], #1
 80126d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80126da:	f7ee fa27 	bl	8000b2c <__aeabi_dcmplt>
 80126de:	2800      	cmp	r0, #0
 80126e0:	d171      	bne.n	80127c6 <_dtoa_r+0x65e>
 80126e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80126e6:	4911      	ldr	r1, [pc, #68]	@ (801272c <_dtoa_r+0x5c4>)
 80126e8:	2000      	movs	r0, #0
 80126ea:	f7ed fdf5 	bl	80002d8 <__aeabi_dsub>
 80126ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80126f2:	f7ee fa1b 	bl	8000b2c <__aeabi_dcmplt>
 80126f6:	2800      	cmp	r0, #0
 80126f8:	f040 8095 	bne.w	8012826 <_dtoa_r+0x6be>
 80126fc:	42a6      	cmp	r6, r4
 80126fe:	f43f af50 	beq.w	80125a2 <_dtoa_r+0x43a>
 8012702:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8012706:	4b0a      	ldr	r3, [pc, #40]	@ (8012730 <_dtoa_r+0x5c8>)
 8012708:	2200      	movs	r2, #0
 801270a:	f7ed ff9d 	bl	8000648 <__aeabi_dmul>
 801270e:	4b08      	ldr	r3, [pc, #32]	@ (8012730 <_dtoa_r+0x5c8>)
 8012710:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012714:	2200      	movs	r2, #0
 8012716:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801271a:	f7ed ff95 	bl	8000648 <__aeabi_dmul>
 801271e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012722:	e7c4      	b.n	80126ae <_dtoa_r+0x546>
 8012724:	080172d8 	.word	0x080172d8
 8012728:	080172b0 	.word	0x080172b0
 801272c:	3ff00000 	.word	0x3ff00000
 8012730:	40240000 	.word	0x40240000
 8012734:	401c0000 	.word	0x401c0000
 8012738:	40140000 	.word	0x40140000
 801273c:	3fe00000 	.word	0x3fe00000
 8012740:	4631      	mov	r1, r6
 8012742:	4628      	mov	r0, r5
 8012744:	f7ed ff80 	bl	8000648 <__aeabi_dmul>
 8012748:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801274c:	9415      	str	r4, [sp, #84]	@ 0x54
 801274e:	4656      	mov	r6, sl
 8012750:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012754:	f7ee fa28 	bl	8000ba8 <__aeabi_d2iz>
 8012758:	4605      	mov	r5, r0
 801275a:	f7ed ff0b 	bl	8000574 <__aeabi_i2d>
 801275e:	4602      	mov	r2, r0
 8012760:	460b      	mov	r3, r1
 8012762:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012766:	f7ed fdb7 	bl	80002d8 <__aeabi_dsub>
 801276a:	3530      	adds	r5, #48	@ 0x30
 801276c:	f806 5b01 	strb.w	r5, [r6], #1
 8012770:	4602      	mov	r2, r0
 8012772:	460b      	mov	r3, r1
 8012774:	42a6      	cmp	r6, r4
 8012776:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801277a:	f04f 0200 	mov.w	r2, #0
 801277e:	d124      	bne.n	80127ca <_dtoa_r+0x662>
 8012780:	4bac      	ldr	r3, [pc, #688]	@ (8012a34 <_dtoa_r+0x8cc>)
 8012782:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8012786:	f7ed fda9 	bl	80002dc <__adddf3>
 801278a:	4602      	mov	r2, r0
 801278c:	460b      	mov	r3, r1
 801278e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012792:	f7ee f9e9 	bl	8000b68 <__aeabi_dcmpgt>
 8012796:	2800      	cmp	r0, #0
 8012798:	d145      	bne.n	8012826 <_dtoa_r+0x6be>
 801279a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801279e:	49a5      	ldr	r1, [pc, #660]	@ (8012a34 <_dtoa_r+0x8cc>)
 80127a0:	2000      	movs	r0, #0
 80127a2:	f7ed fd99 	bl	80002d8 <__aeabi_dsub>
 80127a6:	4602      	mov	r2, r0
 80127a8:	460b      	mov	r3, r1
 80127aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80127ae:	f7ee f9bd 	bl	8000b2c <__aeabi_dcmplt>
 80127b2:	2800      	cmp	r0, #0
 80127b4:	f43f aef5 	beq.w	80125a2 <_dtoa_r+0x43a>
 80127b8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80127ba:	1e73      	subs	r3, r6, #1
 80127bc:	9315      	str	r3, [sp, #84]	@ 0x54
 80127be:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80127c2:	2b30      	cmp	r3, #48	@ 0x30
 80127c4:	d0f8      	beq.n	80127b8 <_dtoa_r+0x650>
 80127c6:	9f04      	ldr	r7, [sp, #16]
 80127c8:	e73e      	b.n	8012648 <_dtoa_r+0x4e0>
 80127ca:	4b9b      	ldr	r3, [pc, #620]	@ (8012a38 <_dtoa_r+0x8d0>)
 80127cc:	f7ed ff3c 	bl	8000648 <__aeabi_dmul>
 80127d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80127d4:	e7bc      	b.n	8012750 <_dtoa_r+0x5e8>
 80127d6:	d10c      	bne.n	80127f2 <_dtoa_r+0x68a>
 80127d8:	4b98      	ldr	r3, [pc, #608]	@ (8012a3c <_dtoa_r+0x8d4>)
 80127da:	2200      	movs	r2, #0
 80127dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80127e0:	f7ed ff32 	bl	8000648 <__aeabi_dmul>
 80127e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80127e8:	f7ee f9b4 	bl	8000b54 <__aeabi_dcmpge>
 80127ec:	2800      	cmp	r0, #0
 80127ee:	f000 8157 	beq.w	8012aa0 <_dtoa_r+0x938>
 80127f2:	2400      	movs	r4, #0
 80127f4:	4625      	mov	r5, r4
 80127f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80127f8:	43db      	mvns	r3, r3
 80127fa:	9304      	str	r3, [sp, #16]
 80127fc:	4656      	mov	r6, sl
 80127fe:	2700      	movs	r7, #0
 8012800:	4621      	mov	r1, r4
 8012802:	4658      	mov	r0, fp
 8012804:	f000 fbb4 	bl	8012f70 <_Bfree>
 8012808:	2d00      	cmp	r5, #0
 801280a:	d0dc      	beq.n	80127c6 <_dtoa_r+0x65e>
 801280c:	b12f      	cbz	r7, 801281a <_dtoa_r+0x6b2>
 801280e:	42af      	cmp	r7, r5
 8012810:	d003      	beq.n	801281a <_dtoa_r+0x6b2>
 8012812:	4639      	mov	r1, r7
 8012814:	4658      	mov	r0, fp
 8012816:	f000 fbab 	bl	8012f70 <_Bfree>
 801281a:	4629      	mov	r1, r5
 801281c:	4658      	mov	r0, fp
 801281e:	f000 fba7 	bl	8012f70 <_Bfree>
 8012822:	e7d0      	b.n	80127c6 <_dtoa_r+0x65e>
 8012824:	9704      	str	r7, [sp, #16]
 8012826:	4633      	mov	r3, r6
 8012828:	461e      	mov	r6, r3
 801282a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801282e:	2a39      	cmp	r2, #57	@ 0x39
 8012830:	d107      	bne.n	8012842 <_dtoa_r+0x6da>
 8012832:	459a      	cmp	sl, r3
 8012834:	d1f8      	bne.n	8012828 <_dtoa_r+0x6c0>
 8012836:	9a04      	ldr	r2, [sp, #16]
 8012838:	3201      	adds	r2, #1
 801283a:	9204      	str	r2, [sp, #16]
 801283c:	2230      	movs	r2, #48	@ 0x30
 801283e:	f88a 2000 	strb.w	r2, [sl]
 8012842:	781a      	ldrb	r2, [r3, #0]
 8012844:	3201      	adds	r2, #1
 8012846:	701a      	strb	r2, [r3, #0]
 8012848:	e7bd      	b.n	80127c6 <_dtoa_r+0x65e>
 801284a:	4b7b      	ldr	r3, [pc, #492]	@ (8012a38 <_dtoa_r+0x8d0>)
 801284c:	2200      	movs	r2, #0
 801284e:	f7ed fefb 	bl	8000648 <__aeabi_dmul>
 8012852:	2200      	movs	r2, #0
 8012854:	2300      	movs	r3, #0
 8012856:	4604      	mov	r4, r0
 8012858:	460d      	mov	r5, r1
 801285a:	f7ee f95d 	bl	8000b18 <__aeabi_dcmpeq>
 801285e:	2800      	cmp	r0, #0
 8012860:	f43f aebb 	beq.w	80125da <_dtoa_r+0x472>
 8012864:	e6f0      	b.n	8012648 <_dtoa_r+0x4e0>
 8012866:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012868:	2a00      	cmp	r2, #0
 801286a:	f000 80db 	beq.w	8012a24 <_dtoa_r+0x8bc>
 801286e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012870:	2a01      	cmp	r2, #1
 8012872:	f300 80bf 	bgt.w	80129f4 <_dtoa_r+0x88c>
 8012876:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012878:	2a00      	cmp	r2, #0
 801287a:	f000 80b7 	beq.w	80129ec <_dtoa_r+0x884>
 801287e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012882:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8012884:	4646      	mov	r6, r8
 8012886:	9a08      	ldr	r2, [sp, #32]
 8012888:	2101      	movs	r1, #1
 801288a:	441a      	add	r2, r3
 801288c:	4658      	mov	r0, fp
 801288e:	4498      	add	r8, r3
 8012890:	9208      	str	r2, [sp, #32]
 8012892:	f000 fc6b 	bl	801316c <__i2b>
 8012896:	4605      	mov	r5, r0
 8012898:	b15e      	cbz	r6, 80128b2 <_dtoa_r+0x74a>
 801289a:	9b08      	ldr	r3, [sp, #32]
 801289c:	2b00      	cmp	r3, #0
 801289e:	dd08      	ble.n	80128b2 <_dtoa_r+0x74a>
 80128a0:	42b3      	cmp	r3, r6
 80128a2:	9a08      	ldr	r2, [sp, #32]
 80128a4:	bfa8      	it	ge
 80128a6:	4633      	movge	r3, r6
 80128a8:	eba8 0803 	sub.w	r8, r8, r3
 80128ac:	1af6      	subs	r6, r6, r3
 80128ae:	1ad3      	subs	r3, r2, r3
 80128b0:	9308      	str	r3, [sp, #32]
 80128b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80128b4:	b1f3      	cbz	r3, 80128f4 <_dtoa_r+0x78c>
 80128b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80128b8:	2b00      	cmp	r3, #0
 80128ba:	f000 80b7 	beq.w	8012a2c <_dtoa_r+0x8c4>
 80128be:	b18c      	cbz	r4, 80128e4 <_dtoa_r+0x77c>
 80128c0:	4629      	mov	r1, r5
 80128c2:	4622      	mov	r2, r4
 80128c4:	4658      	mov	r0, fp
 80128c6:	f000 fd11 	bl	80132ec <__pow5mult>
 80128ca:	464a      	mov	r2, r9
 80128cc:	4601      	mov	r1, r0
 80128ce:	4605      	mov	r5, r0
 80128d0:	4658      	mov	r0, fp
 80128d2:	f000 fc61 	bl	8013198 <__multiply>
 80128d6:	4649      	mov	r1, r9
 80128d8:	9004      	str	r0, [sp, #16]
 80128da:	4658      	mov	r0, fp
 80128dc:	f000 fb48 	bl	8012f70 <_Bfree>
 80128e0:	9b04      	ldr	r3, [sp, #16]
 80128e2:	4699      	mov	r9, r3
 80128e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80128e6:	1b1a      	subs	r2, r3, r4
 80128e8:	d004      	beq.n	80128f4 <_dtoa_r+0x78c>
 80128ea:	4649      	mov	r1, r9
 80128ec:	4658      	mov	r0, fp
 80128ee:	f000 fcfd 	bl	80132ec <__pow5mult>
 80128f2:	4681      	mov	r9, r0
 80128f4:	2101      	movs	r1, #1
 80128f6:	4658      	mov	r0, fp
 80128f8:	f000 fc38 	bl	801316c <__i2b>
 80128fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80128fe:	4604      	mov	r4, r0
 8012900:	2b00      	cmp	r3, #0
 8012902:	f000 81cf 	beq.w	8012ca4 <_dtoa_r+0xb3c>
 8012906:	461a      	mov	r2, r3
 8012908:	4601      	mov	r1, r0
 801290a:	4658      	mov	r0, fp
 801290c:	f000 fcee 	bl	80132ec <__pow5mult>
 8012910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012912:	2b01      	cmp	r3, #1
 8012914:	4604      	mov	r4, r0
 8012916:	f300 8095 	bgt.w	8012a44 <_dtoa_r+0x8dc>
 801291a:	9b02      	ldr	r3, [sp, #8]
 801291c:	2b00      	cmp	r3, #0
 801291e:	f040 8087 	bne.w	8012a30 <_dtoa_r+0x8c8>
 8012922:	9b03      	ldr	r3, [sp, #12]
 8012924:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012928:	2b00      	cmp	r3, #0
 801292a:	f040 8089 	bne.w	8012a40 <_dtoa_r+0x8d8>
 801292e:	9b03      	ldr	r3, [sp, #12]
 8012930:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012934:	0d1b      	lsrs	r3, r3, #20
 8012936:	051b      	lsls	r3, r3, #20
 8012938:	b12b      	cbz	r3, 8012946 <_dtoa_r+0x7de>
 801293a:	9b08      	ldr	r3, [sp, #32]
 801293c:	3301      	adds	r3, #1
 801293e:	9308      	str	r3, [sp, #32]
 8012940:	f108 0801 	add.w	r8, r8, #1
 8012944:	2301      	movs	r3, #1
 8012946:	930a      	str	r3, [sp, #40]	@ 0x28
 8012948:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801294a:	2b00      	cmp	r3, #0
 801294c:	f000 81b0 	beq.w	8012cb0 <_dtoa_r+0xb48>
 8012950:	6923      	ldr	r3, [r4, #16]
 8012952:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012956:	6918      	ldr	r0, [r3, #16]
 8012958:	f000 fbbc 	bl	80130d4 <__hi0bits>
 801295c:	f1c0 0020 	rsb	r0, r0, #32
 8012960:	9b08      	ldr	r3, [sp, #32]
 8012962:	4418      	add	r0, r3
 8012964:	f010 001f 	ands.w	r0, r0, #31
 8012968:	d077      	beq.n	8012a5a <_dtoa_r+0x8f2>
 801296a:	f1c0 0320 	rsb	r3, r0, #32
 801296e:	2b04      	cmp	r3, #4
 8012970:	dd6b      	ble.n	8012a4a <_dtoa_r+0x8e2>
 8012972:	9b08      	ldr	r3, [sp, #32]
 8012974:	f1c0 001c 	rsb	r0, r0, #28
 8012978:	4403      	add	r3, r0
 801297a:	4480      	add	r8, r0
 801297c:	4406      	add	r6, r0
 801297e:	9308      	str	r3, [sp, #32]
 8012980:	f1b8 0f00 	cmp.w	r8, #0
 8012984:	dd05      	ble.n	8012992 <_dtoa_r+0x82a>
 8012986:	4649      	mov	r1, r9
 8012988:	4642      	mov	r2, r8
 801298a:	4658      	mov	r0, fp
 801298c:	f000 fd08 	bl	80133a0 <__lshift>
 8012990:	4681      	mov	r9, r0
 8012992:	9b08      	ldr	r3, [sp, #32]
 8012994:	2b00      	cmp	r3, #0
 8012996:	dd05      	ble.n	80129a4 <_dtoa_r+0x83c>
 8012998:	4621      	mov	r1, r4
 801299a:	461a      	mov	r2, r3
 801299c:	4658      	mov	r0, fp
 801299e:	f000 fcff 	bl	80133a0 <__lshift>
 80129a2:	4604      	mov	r4, r0
 80129a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80129a6:	2b00      	cmp	r3, #0
 80129a8:	d059      	beq.n	8012a5e <_dtoa_r+0x8f6>
 80129aa:	4621      	mov	r1, r4
 80129ac:	4648      	mov	r0, r9
 80129ae:	f000 fd63 	bl	8013478 <__mcmp>
 80129b2:	2800      	cmp	r0, #0
 80129b4:	da53      	bge.n	8012a5e <_dtoa_r+0x8f6>
 80129b6:	1e7b      	subs	r3, r7, #1
 80129b8:	9304      	str	r3, [sp, #16]
 80129ba:	4649      	mov	r1, r9
 80129bc:	2300      	movs	r3, #0
 80129be:	220a      	movs	r2, #10
 80129c0:	4658      	mov	r0, fp
 80129c2:	f000 faf7 	bl	8012fb4 <__multadd>
 80129c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80129c8:	4681      	mov	r9, r0
 80129ca:	2b00      	cmp	r3, #0
 80129cc:	f000 8172 	beq.w	8012cb4 <_dtoa_r+0xb4c>
 80129d0:	2300      	movs	r3, #0
 80129d2:	4629      	mov	r1, r5
 80129d4:	220a      	movs	r2, #10
 80129d6:	4658      	mov	r0, fp
 80129d8:	f000 faec 	bl	8012fb4 <__multadd>
 80129dc:	9b00      	ldr	r3, [sp, #0]
 80129de:	2b00      	cmp	r3, #0
 80129e0:	4605      	mov	r5, r0
 80129e2:	dc67      	bgt.n	8012ab4 <_dtoa_r+0x94c>
 80129e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80129e6:	2b02      	cmp	r3, #2
 80129e8:	dc41      	bgt.n	8012a6e <_dtoa_r+0x906>
 80129ea:	e063      	b.n	8012ab4 <_dtoa_r+0x94c>
 80129ec:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80129ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80129f2:	e746      	b.n	8012882 <_dtoa_r+0x71a>
 80129f4:	9b07      	ldr	r3, [sp, #28]
 80129f6:	1e5c      	subs	r4, r3, #1
 80129f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80129fa:	42a3      	cmp	r3, r4
 80129fc:	bfbf      	itttt	lt
 80129fe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8012a00:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8012a02:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8012a04:	1ae3      	sublt	r3, r4, r3
 8012a06:	bfb4      	ite	lt
 8012a08:	18d2      	addlt	r2, r2, r3
 8012a0a:	1b1c      	subge	r4, r3, r4
 8012a0c:	9b07      	ldr	r3, [sp, #28]
 8012a0e:	bfbc      	itt	lt
 8012a10:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8012a12:	2400      	movlt	r4, #0
 8012a14:	2b00      	cmp	r3, #0
 8012a16:	bfb5      	itete	lt
 8012a18:	eba8 0603 	sublt.w	r6, r8, r3
 8012a1c:	9b07      	ldrge	r3, [sp, #28]
 8012a1e:	2300      	movlt	r3, #0
 8012a20:	4646      	movge	r6, r8
 8012a22:	e730      	b.n	8012886 <_dtoa_r+0x71e>
 8012a24:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8012a26:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8012a28:	4646      	mov	r6, r8
 8012a2a:	e735      	b.n	8012898 <_dtoa_r+0x730>
 8012a2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012a2e:	e75c      	b.n	80128ea <_dtoa_r+0x782>
 8012a30:	2300      	movs	r3, #0
 8012a32:	e788      	b.n	8012946 <_dtoa_r+0x7de>
 8012a34:	3fe00000 	.word	0x3fe00000
 8012a38:	40240000 	.word	0x40240000
 8012a3c:	40140000 	.word	0x40140000
 8012a40:	9b02      	ldr	r3, [sp, #8]
 8012a42:	e780      	b.n	8012946 <_dtoa_r+0x7de>
 8012a44:	2300      	movs	r3, #0
 8012a46:	930a      	str	r3, [sp, #40]	@ 0x28
 8012a48:	e782      	b.n	8012950 <_dtoa_r+0x7e8>
 8012a4a:	d099      	beq.n	8012980 <_dtoa_r+0x818>
 8012a4c:	9a08      	ldr	r2, [sp, #32]
 8012a4e:	331c      	adds	r3, #28
 8012a50:	441a      	add	r2, r3
 8012a52:	4498      	add	r8, r3
 8012a54:	441e      	add	r6, r3
 8012a56:	9208      	str	r2, [sp, #32]
 8012a58:	e792      	b.n	8012980 <_dtoa_r+0x818>
 8012a5a:	4603      	mov	r3, r0
 8012a5c:	e7f6      	b.n	8012a4c <_dtoa_r+0x8e4>
 8012a5e:	9b07      	ldr	r3, [sp, #28]
 8012a60:	9704      	str	r7, [sp, #16]
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	dc20      	bgt.n	8012aa8 <_dtoa_r+0x940>
 8012a66:	9300      	str	r3, [sp, #0]
 8012a68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012a6a:	2b02      	cmp	r3, #2
 8012a6c:	dd1e      	ble.n	8012aac <_dtoa_r+0x944>
 8012a6e:	9b00      	ldr	r3, [sp, #0]
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	f47f aec0 	bne.w	80127f6 <_dtoa_r+0x68e>
 8012a76:	4621      	mov	r1, r4
 8012a78:	2205      	movs	r2, #5
 8012a7a:	4658      	mov	r0, fp
 8012a7c:	f000 fa9a 	bl	8012fb4 <__multadd>
 8012a80:	4601      	mov	r1, r0
 8012a82:	4604      	mov	r4, r0
 8012a84:	4648      	mov	r0, r9
 8012a86:	f000 fcf7 	bl	8013478 <__mcmp>
 8012a8a:	2800      	cmp	r0, #0
 8012a8c:	f77f aeb3 	ble.w	80127f6 <_dtoa_r+0x68e>
 8012a90:	4656      	mov	r6, sl
 8012a92:	2331      	movs	r3, #49	@ 0x31
 8012a94:	f806 3b01 	strb.w	r3, [r6], #1
 8012a98:	9b04      	ldr	r3, [sp, #16]
 8012a9a:	3301      	adds	r3, #1
 8012a9c:	9304      	str	r3, [sp, #16]
 8012a9e:	e6ae      	b.n	80127fe <_dtoa_r+0x696>
 8012aa0:	9c07      	ldr	r4, [sp, #28]
 8012aa2:	9704      	str	r7, [sp, #16]
 8012aa4:	4625      	mov	r5, r4
 8012aa6:	e7f3      	b.n	8012a90 <_dtoa_r+0x928>
 8012aa8:	9b07      	ldr	r3, [sp, #28]
 8012aaa:	9300      	str	r3, [sp, #0]
 8012aac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	f000 8104 	beq.w	8012cbc <_dtoa_r+0xb54>
 8012ab4:	2e00      	cmp	r6, #0
 8012ab6:	dd05      	ble.n	8012ac4 <_dtoa_r+0x95c>
 8012ab8:	4629      	mov	r1, r5
 8012aba:	4632      	mov	r2, r6
 8012abc:	4658      	mov	r0, fp
 8012abe:	f000 fc6f 	bl	80133a0 <__lshift>
 8012ac2:	4605      	mov	r5, r0
 8012ac4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	d05a      	beq.n	8012b80 <_dtoa_r+0xa18>
 8012aca:	6869      	ldr	r1, [r5, #4]
 8012acc:	4658      	mov	r0, fp
 8012ace:	f000 fa0f 	bl	8012ef0 <_Balloc>
 8012ad2:	4606      	mov	r6, r0
 8012ad4:	b928      	cbnz	r0, 8012ae2 <_dtoa_r+0x97a>
 8012ad6:	4b84      	ldr	r3, [pc, #528]	@ (8012ce8 <_dtoa_r+0xb80>)
 8012ad8:	4602      	mov	r2, r0
 8012ada:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012ade:	f7ff bb5a 	b.w	8012196 <_dtoa_r+0x2e>
 8012ae2:	692a      	ldr	r2, [r5, #16]
 8012ae4:	3202      	adds	r2, #2
 8012ae6:	0092      	lsls	r2, r2, #2
 8012ae8:	f105 010c 	add.w	r1, r5, #12
 8012aec:	300c      	adds	r0, #12
 8012aee:	f7ff fa9c 	bl	801202a <memcpy>
 8012af2:	2201      	movs	r2, #1
 8012af4:	4631      	mov	r1, r6
 8012af6:	4658      	mov	r0, fp
 8012af8:	f000 fc52 	bl	80133a0 <__lshift>
 8012afc:	f10a 0301 	add.w	r3, sl, #1
 8012b00:	9307      	str	r3, [sp, #28]
 8012b02:	9b00      	ldr	r3, [sp, #0]
 8012b04:	4453      	add	r3, sl
 8012b06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012b08:	9b02      	ldr	r3, [sp, #8]
 8012b0a:	f003 0301 	and.w	r3, r3, #1
 8012b0e:	462f      	mov	r7, r5
 8012b10:	930a      	str	r3, [sp, #40]	@ 0x28
 8012b12:	4605      	mov	r5, r0
 8012b14:	9b07      	ldr	r3, [sp, #28]
 8012b16:	4621      	mov	r1, r4
 8012b18:	3b01      	subs	r3, #1
 8012b1a:	4648      	mov	r0, r9
 8012b1c:	9300      	str	r3, [sp, #0]
 8012b1e:	f7ff fa99 	bl	8012054 <quorem>
 8012b22:	4639      	mov	r1, r7
 8012b24:	9002      	str	r0, [sp, #8]
 8012b26:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8012b2a:	4648      	mov	r0, r9
 8012b2c:	f000 fca4 	bl	8013478 <__mcmp>
 8012b30:	462a      	mov	r2, r5
 8012b32:	9008      	str	r0, [sp, #32]
 8012b34:	4621      	mov	r1, r4
 8012b36:	4658      	mov	r0, fp
 8012b38:	f000 fcba 	bl	80134b0 <__mdiff>
 8012b3c:	68c2      	ldr	r2, [r0, #12]
 8012b3e:	4606      	mov	r6, r0
 8012b40:	bb02      	cbnz	r2, 8012b84 <_dtoa_r+0xa1c>
 8012b42:	4601      	mov	r1, r0
 8012b44:	4648      	mov	r0, r9
 8012b46:	f000 fc97 	bl	8013478 <__mcmp>
 8012b4a:	4602      	mov	r2, r0
 8012b4c:	4631      	mov	r1, r6
 8012b4e:	4658      	mov	r0, fp
 8012b50:	920e      	str	r2, [sp, #56]	@ 0x38
 8012b52:	f000 fa0d 	bl	8012f70 <_Bfree>
 8012b56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b58:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012b5a:	9e07      	ldr	r6, [sp, #28]
 8012b5c:	ea43 0102 	orr.w	r1, r3, r2
 8012b60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012b62:	4319      	orrs	r1, r3
 8012b64:	d110      	bne.n	8012b88 <_dtoa_r+0xa20>
 8012b66:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012b6a:	d029      	beq.n	8012bc0 <_dtoa_r+0xa58>
 8012b6c:	9b08      	ldr	r3, [sp, #32]
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	dd02      	ble.n	8012b78 <_dtoa_r+0xa10>
 8012b72:	9b02      	ldr	r3, [sp, #8]
 8012b74:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8012b78:	9b00      	ldr	r3, [sp, #0]
 8012b7a:	f883 8000 	strb.w	r8, [r3]
 8012b7e:	e63f      	b.n	8012800 <_dtoa_r+0x698>
 8012b80:	4628      	mov	r0, r5
 8012b82:	e7bb      	b.n	8012afc <_dtoa_r+0x994>
 8012b84:	2201      	movs	r2, #1
 8012b86:	e7e1      	b.n	8012b4c <_dtoa_r+0x9e4>
 8012b88:	9b08      	ldr	r3, [sp, #32]
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	db04      	blt.n	8012b98 <_dtoa_r+0xa30>
 8012b8e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012b90:	430b      	orrs	r3, r1
 8012b92:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012b94:	430b      	orrs	r3, r1
 8012b96:	d120      	bne.n	8012bda <_dtoa_r+0xa72>
 8012b98:	2a00      	cmp	r2, #0
 8012b9a:	dded      	ble.n	8012b78 <_dtoa_r+0xa10>
 8012b9c:	4649      	mov	r1, r9
 8012b9e:	2201      	movs	r2, #1
 8012ba0:	4658      	mov	r0, fp
 8012ba2:	f000 fbfd 	bl	80133a0 <__lshift>
 8012ba6:	4621      	mov	r1, r4
 8012ba8:	4681      	mov	r9, r0
 8012baa:	f000 fc65 	bl	8013478 <__mcmp>
 8012bae:	2800      	cmp	r0, #0
 8012bb0:	dc03      	bgt.n	8012bba <_dtoa_r+0xa52>
 8012bb2:	d1e1      	bne.n	8012b78 <_dtoa_r+0xa10>
 8012bb4:	f018 0f01 	tst.w	r8, #1
 8012bb8:	d0de      	beq.n	8012b78 <_dtoa_r+0xa10>
 8012bba:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012bbe:	d1d8      	bne.n	8012b72 <_dtoa_r+0xa0a>
 8012bc0:	9a00      	ldr	r2, [sp, #0]
 8012bc2:	2339      	movs	r3, #57	@ 0x39
 8012bc4:	7013      	strb	r3, [r2, #0]
 8012bc6:	4633      	mov	r3, r6
 8012bc8:	461e      	mov	r6, r3
 8012bca:	3b01      	subs	r3, #1
 8012bcc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012bd0:	2a39      	cmp	r2, #57	@ 0x39
 8012bd2:	d052      	beq.n	8012c7a <_dtoa_r+0xb12>
 8012bd4:	3201      	adds	r2, #1
 8012bd6:	701a      	strb	r2, [r3, #0]
 8012bd8:	e612      	b.n	8012800 <_dtoa_r+0x698>
 8012bda:	2a00      	cmp	r2, #0
 8012bdc:	dd07      	ble.n	8012bee <_dtoa_r+0xa86>
 8012bde:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012be2:	d0ed      	beq.n	8012bc0 <_dtoa_r+0xa58>
 8012be4:	9a00      	ldr	r2, [sp, #0]
 8012be6:	f108 0301 	add.w	r3, r8, #1
 8012bea:	7013      	strb	r3, [r2, #0]
 8012bec:	e608      	b.n	8012800 <_dtoa_r+0x698>
 8012bee:	9b07      	ldr	r3, [sp, #28]
 8012bf0:	9a07      	ldr	r2, [sp, #28]
 8012bf2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8012bf6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012bf8:	4293      	cmp	r3, r2
 8012bfa:	d028      	beq.n	8012c4e <_dtoa_r+0xae6>
 8012bfc:	4649      	mov	r1, r9
 8012bfe:	2300      	movs	r3, #0
 8012c00:	220a      	movs	r2, #10
 8012c02:	4658      	mov	r0, fp
 8012c04:	f000 f9d6 	bl	8012fb4 <__multadd>
 8012c08:	42af      	cmp	r7, r5
 8012c0a:	4681      	mov	r9, r0
 8012c0c:	f04f 0300 	mov.w	r3, #0
 8012c10:	f04f 020a 	mov.w	r2, #10
 8012c14:	4639      	mov	r1, r7
 8012c16:	4658      	mov	r0, fp
 8012c18:	d107      	bne.n	8012c2a <_dtoa_r+0xac2>
 8012c1a:	f000 f9cb 	bl	8012fb4 <__multadd>
 8012c1e:	4607      	mov	r7, r0
 8012c20:	4605      	mov	r5, r0
 8012c22:	9b07      	ldr	r3, [sp, #28]
 8012c24:	3301      	adds	r3, #1
 8012c26:	9307      	str	r3, [sp, #28]
 8012c28:	e774      	b.n	8012b14 <_dtoa_r+0x9ac>
 8012c2a:	f000 f9c3 	bl	8012fb4 <__multadd>
 8012c2e:	4629      	mov	r1, r5
 8012c30:	4607      	mov	r7, r0
 8012c32:	2300      	movs	r3, #0
 8012c34:	220a      	movs	r2, #10
 8012c36:	4658      	mov	r0, fp
 8012c38:	f000 f9bc 	bl	8012fb4 <__multadd>
 8012c3c:	4605      	mov	r5, r0
 8012c3e:	e7f0      	b.n	8012c22 <_dtoa_r+0xaba>
 8012c40:	9b00      	ldr	r3, [sp, #0]
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	bfcc      	ite	gt
 8012c46:	461e      	movgt	r6, r3
 8012c48:	2601      	movle	r6, #1
 8012c4a:	4456      	add	r6, sl
 8012c4c:	2700      	movs	r7, #0
 8012c4e:	4649      	mov	r1, r9
 8012c50:	2201      	movs	r2, #1
 8012c52:	4658      	mov	r0, fp
 8012c54:	f000 fba4 	bl	80133a0 <__lshift>
 8012c58:	4621      	mov	r1, r4
 8012c5a:	4681      	mov	r9, r0
 8012c5c:	f000 fc0c 	bl	8013478 <__mcmp>
 8012c60:	2800      	cmp	r0, #0
 8012c62:	dcb0      	bgt.n	8012bc6 <_dtoa_r+0xa5e>
 8012c64:	d102      	bne.n	8012c6c <_dtoa_r+0xb04>
 8012c66:	f018 0f01 	tst.w	r8, #1
 8012c6a:	d1ac      	bne.n	8012bc6 <_dtoa_r+0xa5e>
 8012c6c:	4633      	mov	r3, r6
 8012c6e:	461e      	mov	r6, r3
 8012c70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012c74:	2a30      	cmp	r2, #48	@ 0x30
 8012c76:	d0fa      	beq.n	8012c6e <_dtoa_r+0xb06>
 8012c78:	e5c2      	b.n	8012800 <_dtoa_r+0x698>
 8012c7a:	459a      	cmp	sl, r3
 8012c7c:	d1a4      	bne.n	8012bc8 <_dtoa_r+0xa60>
 8012c7e:	9b04      	ldr	r3, [sp, #16]
 8012c80:	3301      	adds	r3, #1
 8012c82:	9304      	str	r3, [sp, #16]
 8012c84:	2331      	movs	r3, #49	@ 0x31
 8012c86:	f88a 3000 	strb.w	r3, [sl]
 8012c8a:	e5b9      	b.n	8012800 <_dtoa_r+0x698>
 8012c8c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012c8e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8012cec <_dtoa_r+0xb84>
 8012c92:	b11b      	cbz	r3, 8012c9c <_dtoa_r+0xb34>
 8012c94:	f10a 0308 	add.w	r3, sl, #8
 8012c98:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012c9a:	6013      	str	r3, [r2, #0]
 8012c9c:	4650      	mov	r0, sl
 8012c9e:	b019      	add	sp, #100	@ 0x64
 8012ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ca4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ca6:	2b01      	cmp	r3, #1
 8012ca8:	f77f ae37 	ble.w	801291a <_dtoa_r+0x7b2>
 8012cac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012cae:	930a      	str	r3, [sp, #40]	@ 0x28
 8012cb0:	2001      	movs	r0, #1
 8012cb2:	e655      	b.n	8012960 <_dtoa_r+0x7f8>
 8012cb4:	9b00      	ldr	r3, [sp, #0]
 8012cb6:	2b00      	cmp	r3, #0
 8012cb8:	f77f aed6 	ble.w	8012a68 <_dtoa_r+0x900>
 8012cbc:	4656      	mov	r6, sl
 8012cbe:	4621      	mov	r1, r4
 8012cc0:	4648      	mov	r0, r9
 8012cc2:	f7ff f9c7 	bl	8012054 <quorem>
 8012cc6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8012cca:	f806 8b01 	strb.w	r8, [r6], #1
 8012cce:	9b00      	ldr	r3, [sp, #0]
 8012cd0:	eba6 020a 	sub.w	r2, r6, sl
 8012cd4:	4293      	cmp	r3, r2
 8012cd6:	ddb3      	ble.n	8012c40 <_dtoa_r+0xad8>
 8012cd8:	4649      	mov	r1, r9
 8012cda:	2300      	movs	r3, #0
 8012cdc:	220a      	movs	r2, #10
 8012cde:	4658      	mov	r0, fp
 8012ce0:	f000 f968 	bl	8012fb4 <__multadd>
 8012ce4:	4681      	mov	r9, r0
 8012ce6:	e7ea      	b.n	8012cbe <_dtoa_r+0xb56>
 8012ce8:	08017233 	.word	0x08017233
 8012cec:	080171b7 	.word	0x080171b7

08012cf0 <_free_r>:
 8012cf0:	b538      	push	{r3, r4, r5, lr}
 8012cf2:	4605      	mov	r5, r0
 8012cf4:	2900      	cmp	r1, #0
 8012cf6:	d041      	beq.n	8012d7c <_free_r+0x8c>
 8012cf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012cfc:	1f0c      	subs	r4, r1, #4
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	bfb8      	it	lt
 8012d02:	18e4      	addlt	r4, r4, r3
 8012d04:	f000 f8e8 	bl	8012ed8 <__malloc_lock>
 8012d08:	4a1d      	ldr	r2, [pc, #116]	@ (8012d80 <_free_r+0x90>)
 8012d0a:	6813      	ldr	r3, [r2, #0]
 8012d0c:	b933      	cbnz	r3, 8012d1c <_free_r+0x2c>
 8012d0e:	6063      	str	r3, [r4, #4]
 8012d10:	6014      	str	r4, [r2, #0]
 8012d12:	4628      	mov	r0, r5
 8012d14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012d18:	f000 b8e4 	b.w	8012ee4 <__malloc_unlock>
 8012d1c:	42a3      	cmp	r3, r4
 8012d1e:	d908      	bls.n	8012d32 <_free_r+0x42>
 8012d20:	6820      	ldr	r0, [r4, #0]
 8012d22:	1821      	adds	r1, r4, r0
 8012d24:	428b      	cmp	r3, r1
 8012d26:	bf01      	itttt	eq
 8012d28:	6819      	ldreq	r1, [r3, #0]
 8012d2a:	685b      	ldreq	r3, [r3, #4]
 8012d2c:	1809      	addeq	r1, r1, r0
 8012d2e:	6021      	streq	r1, [r4, #0]
 8012d30:	e7ed      	b.n	8012d0e <_free_r+0x1e>
 8012d32:	461a      	mov	r2, r3
 8012d34:	685b      	ldr	r3, [r3, #4]
 8012d36:	b10b      	cbz	r3, 8012d3c <_free_r+0x4c>
 8012d38:	42a3      	cmp	r3, r4
 8012d3a:	d9fa      	bls.n	8012d32 <_free_r+0x42>
 8012d3c:	6811      	ldr	r1, [r2, #0]
 8012d3e:	1850      	adds	r0, r2, r1
 8012d40:	42a0      	cmp	r0, r4
 8012d42:	d10b      	bne.n	8012d5c <_free_r+0x6c>
 8012d44:	6820      	ldr	r0, [r4, #0]
 8012d46:	4401      	add	r1, r0
 8012d48:	1850      	adds	r0, r2, r1
 8012d4a:	4283      	cmp	r3, r0
 8012d4c:	6011      	str	r1, [r2, #0]
 8012d4e:	d1e0      	bne.n	8012d12 <_free_r+0x22>
 8012d50:	6818      	ldr	r0, [r3, #0]
 8012d52:	685b      	ldr	r3, [r3, #4]
 8012d54:	6053      	str	r3, [r2, #4]
 8012d56:	4408      	add	r0, r1
 8012d58:	6010      	str	r0, [r2, #0]
 8012d5a:	e7da      	b.n	8012d12 <_free_r+0x22>
 8012d5c:	d902      	bls.n	8012d64 <_free_r+0x74>
 8012d5e:	230c      	movs	r3, #12
 8012d60:	602b      	str	r3, [r5, #0]
 8012d62:	e7d6      	b.n	8012d12 <_free_r+0x22>
 8012d64:	6820      	ldr	r0, [r4, #0]
 8012d66:	1821      	adds	r1, r4, r0
 8012d68:	428b      	cmp	r3, r1
 8012d6a:	bf04      	itt	eq
 8012d6c:	6819      	ldreq	r1, [r3, #0]
 8012d6e:	685b      	ldreq	r3, [r3, #4]
 8012d70:	6063      	str	r3, [r4, #4]
 8012d72:	bf04      	itt	eq
 8012d74:	1809      	addeq	r1, r1, r0
 8012d76:	6021      	streq	r1, [r4, #0]
 8012d78:	6054      	str	r4, [r2, #4]
 8012d7a:	e7ca      	b.n	8012d12 <_free_r+0x22>
 8012d7c:	bd38      	pop	{r3, r4, r5, pc}
 8012d7e:	bf00      	nop
 8012d80:	200026ec 	.word	0x200026ec

08012d84 <malloc>:
 8012d84:	4b02      	ldr	r3, [pc, #8]	@ (8012d90 <malloc+0xc>)
 8012d86:	4601      	mov	r1, r0
 8012d88:	6818      	ldr	r0, [r3, #0]
 8012d8a:	f000 b825 	b.w	8012dd8 <_malloc_r>
 8012d8e:	bf00      	nop
 8012d90:	200001fc 	.word	0x200001fc

08012d94 <sbrk_aligned>:
 8012d94:	b570      	push	{r4, r5, r6, lr}
 8012d96:	4e0f      	ldr	r6, [pc, #60]	@ (8012dd4 <sbrk_aligned+0x40>)
 8012d98:	460c      	mov	r4, r1
 8012d9a:	6831      	ldr	r1, [r6, #0]
 8012d9c:	4605      	mov	r5, r0
 8012d9e:	b911      	cbnz	r1, 8012da6 <sbrk_aligned+0x12>
 8012da0:	f002 f988 	bl	80150b4 <_sbrk_r>
 8012da4:	6030      	str	r0, [r6, #0]
 8012da6:	4621      	mov	r1, r4
 8012da8:	4628      	mov	r0, r5
 8012daa:	f002 f983 	bl	80150b4 <_sbrk_r>
 8012dae:	1c43      	adds	r3, r0, #1
 8012db0:	d103      	bne.n	8012dba <sbrk_aligned+0x26>
 8012db2:	f04f 34ff 	mov.w	r4, #4294967295
 8012db6:	4620      	mov	r0, r4
 8012db8:	bd70      	pop	{r4, r5, r6, pc}
 8012dba:	1cc4      	adds	r4, r0, #3
 8012dbc:	f024 0403 	bic.w	r4, r4, #3
 8012dc0:	42a0      	cmp	r0, r4
 8012dc2:	d0f8      	beq.n	8012db6 <sbrk_aligned+0x22>
 8012dc4:	1a21      	subs	r1, r4, r0
 8012dc6:	4628      	mov	r0, r5
 8012dc8:	f002 f974 	bl	80150b4 <_sbrk_r>
 8012dcc:	3001      	adds	r0, #1
 8012dce:	d1f2      	bne.n	8012db6 <sbrk_aligned+0x22>
 8012dd0:	e7ef      	b.n	8012db2 <sbrk_aligned+0x1e>
 8012dd2:	bf00      	nop
 8012dd4:	200026e8 	.word	0x200026e8

08012dd8 <_malloc_r>:
 8012dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012ddc:	1ccd      	adds	r5, r1, #3
 8012dde:	f025 0503 	bic.w	r5, r5, #3
 8012de2:	3508      	adds	r5, #8
 8012de4:	2d0c      	cmp	r5, #12
 8012de6:	bf38      	it	cc
 8012de8:	250c      	movcc	r5, #12
 8012dea:	2d00      	cmp	r5, #0
 8012dec:	4606      	mov	r6, r0
 8012dee:	db01      	blt.n	8012df4 <_malloc_r+0x1c>
 8012df0:	42a9      	cmp	r1, r5
 8012df2:	d904      	bls.n	8012dfe <_malloc_r+0x26>
 8012df4:	230c      	movs	r3, #12
 8012df6:	6033      	str	r3, [r6, #0]
 8012df8:	2000      	movs	r0, #0
 8012dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012dfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012ed4 <_malloc_r+0xfc>
 8012e02:	f000 f869 	bl	8012ed8 <__malloc_lock>
 8012e06:	f8d8 3000 	ldr.w	r3, [r8]
 8012e0a:	461c      	mov	r4, r3
 8012e0c:	bb44      	cbnz	r4, 8012e60 <_malloc_r+0x88>
 8012e0e:	4629      	mov	r1, r5
 8012e10:	4630      	mov	r0, r6
 8012e12:	f7ff ffbf 	bl	8012d94 <sbrk_aligned>
 8012e16:	1c43      	adds	r3, r0, #1
 8012e18:	4604      	mov	r4, r0
 8012e1a:	d158      	bne.n	8012ece <_malloc_r+0xf6>
 8012e1c:	f8d8 4000 	ldr.w	r4, [r8]
 8012e20:	4627      	mov	r7, r4
 8012e22:	2f00      	cmp	r7, #0
 8012e24:	d143      	bne.n	8012eae <_malloc_r+0xd6>
 8012e26:	2c00      	cmp	r4, #0
 8012e28:	d04b      	beq.n	8012ec2 <_malloc_r+0xea>
 8012e2a:	6823      	ldr	r3, [r4, #0]
 8012e2c:	4639      	mov	r1, r7
 8012e2e:	4630      	mov	r0, r6
 8012e30:	eb04 0903 	add.w	r9, r4, r3
 8012e34:	f002 f93e 	bl	80150b4 <_sbrk_r>
 8012e38:	4581      	cmp	r9, r0
 8012e3a:	d142      	bne.n	8012ec2 <_malloc_r+0xea>
 8012e3c:	6821      	ldr	r1, [r4, #0]
 8012e3e:	1a6d      	subs	r5, r5, r1
 8012e40:	4629      	mov	r1, r5
 8012e42:	4630      	mov	r0, r6
 8012e44:	f7ff ffa6 	bl	8012d94 <sbrk_aligned>
 8012e48:	3001      	adds	r0, #1
 8012e4a:	d03a      	beq.n	8012ec2 <_malloc_r+0xea>
 8012e4c:	6823      	ldr	r3, [r4, #0]
 8012e4e:	442b      	add	r3, r5
 8012e50:	6023      	str	r3, [r4, #0]
 8012e52:	f8d8 3000 	ldr.w	r3, [r8]
 8012e56:	685a      	ldr	r2, [r3, #4]
 8012e58:	bb62      	cbnz	r2, 8012eb4 <_malloc_r+0xdc>
 8012e5a:	f8c8 7000 	str.w	r7, [r8]
 8012e5e:	e00f      	b.n	8012e80 <_malloc_r+0xa8>
 8012e60:	6822      	ldr	r2, [r4, #0]
 8012e62:	1b52      	subs	r2, r2, r5
 8012e64:	d420      	bmi.n	8012ea8 <_malloc_r+0xd0>
 8012e66:	2a0b      	cmp	r2, #11
 8012e68:	d917      	bls.n	8012e9a <_malloc_r+0xc2>
 8012e6a:	1961      	adds	r1, r4, r5
 8012e6c:	42a3      	cmp	r3, r4
 8012e6e:	6025      	str	r5, [r4, #0]
 8012e70:	bf18      	it	ne
 8012e72:	6059      	strne	r1, [r3, #4]
 8012e74:	6863      	ldr	r3, [r4, #4]
 8012e76:	bf08      	it	eq
 8012e78:	f8c8 1000 	streq.w	r1, [r8]
 8012e7c:	5162      	str	r2, [r4, r5]
 8012e7e:	604b      	str	r3, [r1, #4]
 8012e80:	4630      	mov	r0, r6
 8012e82:	f000 f82f 	bl	8012ee4 <__malloc_unlock>
 8012e86:	f104 000b 	add.w	r0, r4, #11
 8012e8a:	1d23      	adds	r3, r4, #4
 8012e8c:	f020 0007 	bic.w	r0, r0, #7
 8012e90:	1ac2      	subs	r2, r0, r3
 8012e92:	bf1c      	itt	ne
 8012e94:	1a1b      	subne	r3, r3, r0
 8012e96:	50a3      	strne	r3, [r4, r2]
 8012e98:	e7af      	b.n	8012dfa <_malloc_r+0x22>
 8012e9a:	6862      	ldr	r2, [r4, #4]
 8012e9c:	42a3      	cmp	r3, r4
 8012e9e:	bf0c      	ite	eq
 8012ea0:	f8c8 2000 	streq.w	r2, [r8]
 8012ea4:	605a      	strne	r2, [r3, #4]
 8012ea6:	e7eb      	b.n	8012e80 <_malloc_r+0xa8>
 8012ea8:	4623      	mov	r3, r4
 8012eaa:	6864      	ldr	r4, [r4, #4]
 8012eac:	e7ae      	b.n	8012e0c <_malloc_r+0x34>
 8012eae:	463c      	mov	r4, r7
 8012eb0:	687f      	ldr	r7, [r7, #4]
 8012eb2:	e7b6      	b.n	8012e22 <_malloc_r+0x4a>
 8012eb4:	461a      	mov	r2, r3
 8012eb6:	685b      	ldr	r3, [r3, #4]
 8012eb8:	42a3      	cmp	r3, r4
 8012eba:	d1fb      	bne.n	8012eb4 <_malloc_r+0xdc>
 8012ebc:	2300      	movs	r3, #0
 8012ebe:	6053      	str	r3, [r2, #4]
 8012ec0:	e7de      	b.n	8012e80 <_malloc_r+0xa8>
 8012ec2:	230c      	movs	r3, #12
 8012ec4:	6033      	str	r3, [r6, #0]
 8012ec6:	4630      	mov	r0, r6
 8012ec8:	f000 f80c 	bl	8012ee4 <__malloc_unlock>
 8012ecc:	e794      	b.n	8012df8 <_malloc_r+0x20>
 8012ece:	6005      	str	r5, [r0, #0]
 8012ed0:	e7d6      	b.n	8012e80 <_malloc_r+0xa8>
 8012ed2:	bf00      	nop
 8012ed4:	200026ec 	.word	0x200026ec

08012ed8 <__malloc_lock>:
 8012ed8:	4801      	ldr	r0, [pc, #4]	@ (8012ee0 <__malloc_lock+0x8>)
 8012eda:	f7ff b8a4 	b.w	8012026 <__retarget_lock_acquire_recursive>
 8012ede:	bf00      	nop
 8012ee0:	200026e4 	.word	0x200026e4

08012ee4 <__malloc_unlock>:
 8012ee4:	4801      	ldr	r0, [pc, #4]	@ (8012eec <__malloc_unlock+0x8>)
 8012ee6:	f7ff b89f 	b.w	8012028 <__retarget_lock_release_recursive>
 8012eea:	bf00      	nop
 8012eec:	200026e4 	.word	0x200026e4

08012ef0 <_Balloc>:
 8012ef0:	b570      	push	{r4, r5, r6, lr}
 8012ef2:	69c6      	ldr	r6, [r0, #28]
 8012ef4:	4604      	mov	r4, r0
 8012ef6:	460d      	mov	r5, r1
 8012ef8:	b976      	cbnz	r6, 8012f18 <_Balloc+0x28>
 8012efa:	2010      	movs	r0, #16
 8012efc:	f7ff ff42 	bl	8012d84 <malloc>
 8012f00:	4602      	mov	r2, r0
 8012f02:	61e0      	str	r0, [r4, #28]
 8012f04:	b920      	cbnz	r0, 8012f10 <_Balloc+0x20>
 8012f06:	4b18      	ldr	r3, [pc, #96]	@ (8012f68 <_Balloc+0x78>)
 8012f08:	4818      	ldr	r0, [pc, #96]	@ (8012f6c <_Balloc+0x7c>)
 8012f0a:	216b      	movs	r1, #107	@ 0x6b
 8012f0c:	f002 f8ec 	bl	80150e8 <__assert_func>
 8012f10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012f14:	6006      	str	r6, [r0, #0]
 8012f16:	60c6      	str	r6, [r0, #12]
 8012f18:	69e6      	ldr	r6, [r4, #28]
 8012f1a:	68f3      	ldr	r3, [r6, #12]
 8012f1c:	b183      	cbz	r3, 8012f40 <_Balloc+0x50>
 8012f1e:	69e3      	ldr	r3, [r4, #28]
 8012f20:	68db      	ldr	r3, [r3, #12]
 8012f22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012f26:	b9b8      	cbnz	r0, 8012f58 <_Balloc+0x68>
 8012f28:	2101      	movs	r1, #1
 8012f2a:	fa01 f605 	lsl.w	r6, r1, r5
 8012f2e:	1d72      	adds	r2, r6, #5
 8012f30:	0092      	lsls	r2, r2, #2
 8012f32:	4620      	mov	r0, r4
 8012f34:	f002 f8f6 	bl	8015124 <_calloc_r>
 8012f38:	b160      	cbz	r0, 8012f54 <_Balloc+0x64>
 8012f3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012f3e:	e00e      	b.n	8012f5e <_Balloc+0x6e>
 8012f40:	2221      	movs	r2, #33	@ 0x21
 8012f42:	2104      	movs	r1, #4
 8012f44:	4620      	mov	r0, r4
 8012f46:	f002 f8ed 	bl	8015124 <_calloc_r>
 8012f4a:	69e3      	ldr	r3, [r4, #28]
 8012f4c:	60f0      	str	r0, [r6, #12]
 8012f4e:	68db      	ldr	r3, [r3, #12]
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	d1e4      	bne.n	8012f1e <_Balloc+0x2e>
 8012f54:	2000      	movs	r0, #0
 8012f56:	bd70      	pop	{r4, r5, r6, pc}
 8012f58:	6802      	ldr	r2, [r0, #0]
 8012f5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012f5e:	2300      	movs	r3, #0
 8012f60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012f64:	e7f7      	b.n	8012f56 <_Balloc+0x66>
 8012f66:	bf00      	nop
 8012f68:	080171c4 	.word	0x080171c4
 8012f6c:	08017244 	.word	0x08017244

08012f70 <_Bfree>:
 8012f70:	b570      	push	{r4, r5, r6, lr}
 8012f72:	69c6      	ldr	r6, [r0, #28]
 8012f74:	4605      	mov	r5, r0
 8012f76:	460c      	mov	r4, r1
 8012f78:	b976      	cbnz	r6, 8012f98 <_Bfree+0x28>
 8012f7a:	2010      	movs	r0, #16
 8012f7c:	f7ff ff02 	bl	8012d84 <malloc>
 8012f80:	4602      	mov	r2, r0
 8012f82:	61e8      	str	r0, [r5, #28]
 8012f84:	b920      	cbnz	r0, 8012f90 <_Bfree+0x20>
 8012f86:	4b09      	ldr	r3, [pc, #36]	@ (8012fac <_Bfree+0x3c>)
 8012f88:	4809      	ldr	r0, [pc, #36]	@ (8012fb0 <_Bfree+0x40>)
 8012f8a:	218f      	movs	r1, #143	@ 0x8f
 8012f8c:	f002 f8ac 	bl	80150e8 <__assert_func>
 8012f90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012f94:	6006      	str	r6, [r0, #0]
 8012f96:	60c6      	str	r6, [r0, #12]
 8012f98:	b13c      	cbz	r4, 8012faa <_Bfree+0x3a>
 8012f9a:	69eb      	ldr	r3, [r5, #28]
 8012f9c:	6862      	ldr	r2, [r4, #4]
 8012f9e:	68db      	ldr	r3, [r3, #12]
 8012fa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012fa4:	6021      	str	r1, [r4, #0]
 8012fa6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012faa:	bd70      	pop	{r4, r5, r6, pc}
 8012fac:	080171c4 	.word	0x080171c4
 8012fb0:	08017244 	.word	0x08017244

08012fb4 <__multadd>:
 8012fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012fb8:	690d      	ldr	r5, [r1, #16]
 8012fba:	4607      	mov	r7, r0
 8012fbc:	460c      	mov	r4, r1
 8012fbe:	461e      	mov	r6, r3
 8012fc0:	f101 0c14 	add.w	ip, r1, #20
 8012fc4:	2000      	movs	r0, #0
 8012fc6:	f8dc 3000 	ldr.w	r3, [ip]
 8012fca:	b299      	uxth	r1, r3
 8012fcc:	fb02 6101 	mla	r1, r2, r1, r6
 8012fd0:	0c1e      	lsrs	r6, r3, #16
 8012fd2:	0c0b      	lsrs	r3, r1, #16
 8012fd4:	fb02 3306 	mla	r3, r2, r6, r3
 8012fd8:	b289      	uxth	r1, r1
 8012fda:	3001      	adds	r0, #1
 8012fdc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012fe0:	4285      	cmp	r5, r0
 8012fe2:	f84c 1b04 	str.w	r1, [ip], #4
 8012fe6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012fea:	dcec      	bgt.n	8012fc6 <__multadd+0x12>
 8012fec:	b30e      	cbz	r6, 8013032 <__multadd+0x7e>
 8012fee:	68a3      	ldr	r3, [r4, #8]
 8012ff0:	42ab      	cmp	r3, r5
 8012ff2:	dc19      	bgt.n	8013028 <__multadd+0x74>
 8012ff4:	6861      	ldr	r1, [r4, #4]
 8012ff6:	4638      	mov	r0, r7
 8012ff8:	3101      	adds	r1, #1
 8012ffa:	f7ff ff79 	bl	8012ef0 <_Balloc>
 8012ffe:	4680      	mov	r8, r0
 8013000:	b928      	cbnz	r0, 801300e <__multadd+0x5a>
 8013002:	4602      	mov	r2, r0
 8013004:	4b0c      	ldr	r3, [pc, #48]	@ (8013038 <__multadd+0x84>)
 8013006:	480d      	ldr	r0, [pc, #52]	@ (801303c <__multadd+0x88>)
 8013008:	21ba      	movs	r1, #186	@ 0xba
 801300a:	f002 f86d 	bl	80150e8 <__assert_func>
 801300e:	6922      	ldr	r2, [r4, #16]
 8013010:	3202      	adds	r2, #2
 8013012:	f104 010c 	add.w	r1, r4, #12
 8013016:	0092      	lsls	r2, r2, #2
 8013018:	300c      	adds	r0, #12
 801301a:	f7ff f806 	bl	801202a <memcpy>
 801301e:	4621      	mov	r1, r4
 8013020:	4638      	mov	r0, r7
 8013022:	f7ff ffa5 	bl	8012f70 <_Bfree>
 8013026:	4644      	mov	r4, r8
 8013028:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801302c:	3501      	adds	r5, #1
 801302e:	615e      	str	r6, [r3, #20]
 8013030:	6125      	str	r5, [r4, #16]
 8013032:	4620      	mov	r0, r4
 8013034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013038:	08017233 	.word	0x08017233
 801303c:	08017244 	.word	0x08017244

08013040 <__s2b>:
 8013040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013044:	460c      	mov	r4, r1
 8013046:	4615      	mov	r5, r2
 8013048:	461f      	mov	r7, r3
 801304a:	2209      	movs	r2, #9
 801304c:	3308      	adds	r3, #8
 801304e:	4606      	mov	r6, r0
 8013050:	fb93 f3f2 	sdiv	r3, r3, r2
 8013054:	2100      	movs	r1, #0
 8013056:	2201      	movs	r2, #1
 8013058:	429a      	cmp	r2, r3
 801305a:	db09      	blt.n	8013070 <__s2b+0x30>
 801305c:	4630      	mov	r0, r6
 801305e:	f7ff ff47 	bl	8012ef0 <_Balloc>
 8013062:	b940      	cbnz	r0, 8013076 <__s2b+0x36>
 8013064:	4602      	mov	r2, r0
 8013066:	4b19      	ldr	r3, [pc, #100]	@ (80130cc <__s2b+0x8c>)
 8013068:	4819      	ldr	r0, [pc, #100]	@ (80130d0 <__s2b+0x90>)
 801306a:	21d3      	movs	r1, #211	@ 0xd3
 801306c:	f002 f83c 	bl	80150e8 <__assert_func>
 8013070:	0052      	lsls	r2, r2, #1
 8013072:	3101      	adds	r1, #1
 8013074:	e7f0      	b.n	8013058 <__s2b+0x18>
 8013076:	9b08      	ldr	r3, [sp, #32]
 8013078:	6143      	str	r3, [r0, #20]
 801307a:	2d09      	cmp	r5, #9
 801307c:	f04f 0301 	mov.w	r3, #1
 8013080:	6103      	str	r3, [r0, #16]
 8013082:	dd16      	ble.n	80130b2 <__s2b+0x72>
 8013084:	f104 0909 	add.w	r9, r4, #9
 8013088:	46c8      	mov	r8, r9
 801308a:	442c      	add	r4, r5
 801308c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013090:	4601      	mov	r1, r0
 8013092:	3b30      	subs	r3, #48	@ 0x30
 8013094:	220a      	movs	r2, #10
 8013096:	4630      	mov	r0, r6
 8013098:	f7ff ff8c 	bl	8012fb4 <__multadd>
 801309c:	45a0      	cmp	r8, r4
 801309e:	d1f5      	bne.n	801308c <__s2b+0x4c>
 80130a0:	f1a5 0408 	sub.w	r4, r5, #8
 80130a4:	444c      	add	r4, r9
 80130a6:	1b2d      	subs	r5, r5, r4
 80130a8:	1963      	adds	r3, r4, r5
 80130aa:	42bb      	cmp	r3, r7
 80130ac:	db04      	blt.n	80130b8 <__s2b+0x78>
 80130ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80130b2:	340a      	adds	r4, #10
 80130b4:	2509      	movs	r5, #9
 80130b6:	e7f6      	b.n	80130a6 <__s2b+0x66>
 80130b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80130bc:	4601      	mov	r1, r0
 80130be:	3b30      	subs	r3, #48	@ 0x30
 80130c0:	220a      	movs	r2, #10
 80130c2:	4630      	mov	r0, r6
 80130c4:	f7ff ff76 	bl	8012fb4 <__multadd>
 80130c8:	e7ee      	b.n	80130a8 <__s2b+0x68>
 80130ca:	bf00      	nop
 80130cc:	08017233 	.word	0x08017233
 80130d0:	08017244 	.word	0x08017244

080130d4 <__hi0bits>:
 80130d4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80130d8:	4603      	mov	r3, r0
 80130da:	bf36      	itet	cc
 80130dc:	0403      	lslcc	r3, r0, #16
 80130de:	2000      	movcs	r0, #0
 80130e0:	2010      	movcc	r0, #16
 80130e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80130e6:	bf3c      	itt	cc
 80130e8:	021b      	lslcc	r3, r3, #8
 80130ea:	3008      	addcc	r0, #8
 80130ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80130f0:	bf3c      	itt	cc
 80130f2:	011b      	lslcc	r3, r3, #4
 80130f4:	3004      	addcc	r0, #4
 80130f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80130fa:	bf3c      	itt	cc
 80130fc:	009b      	lslcc	r3, r3, #2
 80130fe:	3002      	addcc	r0, #2
 8013100:	2b00      	cmp	r3, #0
 8013102:	db05      	blt.n	8013110 <__hi0bits+0x3c>
 8013104:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013108:	f100 0001 	add.w	r0, r0, #1
 801310c:	bf08      	it	eq
 801310e:	2020      	moveq	r0, #32
 8013110:	4770      	bx	lr

08013112 <__lo0bits>:
 8013112:	6803      	ldr	r3, [r0, #0]
 8013114:	4602      	mov	r2, r0
 8013116:	f013 0007 	ands.w	r0, r3, #7
 801311a:	d00b      	beq.n	8013134 <__lo0bits+0x22>
 801311c:	07d9      	lsls	r1, r3, #31
 801311e:	d421      	bmi.n	8013164 <__lo0bits+0x52>
 8013120:	0798      	lsls	r0, r3, #30
 8013122:	bf49      	itett	mi
 8013124:	085b      	lsrmi	r3, r3, #1
 8013126:	089b      	lsrpl	r3, r3, #2
 8013128:	2001      	movmi	r0, #1
 801312a:	6013      	strmi	r3, [r2, #0]
 801312c:	bf5c      	itt	pl
 801312e:	6013      	strpl	r3, [r2, #0]
 8013130:	2002      	movpl	r0, #2
 8013132:	4770      	bx	lr
 8013134:	b299      	uxth	r1, r3
 8013136:	b909      	cbnz	r1, 801313c <__lo0bits+0x2a>
 8013138:	0c1b      	lsrs	r3, r3, #16
 801313a:	2010      	movs	r0, #16
 801313c:	b2d9      	uxtb	r1, r3
 801313e:	b909      	cbnz	r1, 8013144 <__lo0bits+0x32>
 8013140:	3008      	adds	r0, #8
 8013142:	0a1b      	lsrs	r3, r3, #8
 8013144:	0719      	lsls	r1, r3, #28
 8013146:	bf04      	itt	eq
 8013148:	091b      	lsreq	r3, r3, #4
 801314a:	3004      	addeq	r0, #4
 801314c:	0799      	lsls	r1, r3, #30
 801314e:	bf04      	itt	eq
 8013150:	089b      	lsreq	r3, r3, #2
 8013152:	3002      	addeq	r0, #2
 8013154:	07d9      	lsls	r1, r3, #31
 8013156:	d403      	bmi.n	8013160 <__lo0bits+0x4e>
 8013158:	085b      	lsrs	r3, r3, #1
 801315a:	f100 0001 	add.w	r0, r0, #1
 801315e:	d003      	beq.n	8013168 <__lo0bits+0x56>
 8013160:	6013      	str	r3, [r2, #0]
 8013162:	4770      	bx	lr
 8013164:	2000      	movs	r0, #0
 8013166:	4770      	bx	lr
 8013168:	2020      	movs	r0, #32
 801316a:	4770      	bx	lr

0801316c <__i2b>:
 801316c:	b510      	push	{r4, lr}
 801316e:	460c      	mov	r4, r1
 8013170:	2101      	movs	r1, #1
 8013172:	f7ff febd 	bl	8012ef0 <_Balloc>
 8013176:	4602      	mov	r2, r0
 8013178:	b928      	cbnz	r0, 8013186 <__i2b+0x1a>
 801317a:	4b05      	ldr	r3, [pc, #20]	@ (8013190 <__i2b+0x24>)
 801317c:	4805      	ldr	r0, [pc, #20]	@ (8013194 <__i2b+0x28>)
 801317e:	f240 1145 	movw	r1, #325	@ 0x145
 8013182:	f001 ffb1 	bl	80150e8 <__assert_func>
 8013186:	2301      	movs	r3, #1
 8013188:	6144      	str	r4, [r0, #20]
 801318a:	6103      	str	r3, [r0, #16]
 801318c:	bd10      	pop	{r4, pc}
 801318e:	bf00      	nop
 8013190:	08017233 	.word	0x08017233
 8013194:	08017244 	.word	0x08017244

08013198 <__multiply>:
 8013198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801319c:	4614      	mov	r4, r2
 801319e:	690a      	ldr	r2, [r1, #16]
 80131a0:	6923      	ldr	r3, [r4, #16]
 80131a2:	429a      	cmp	r2, r3
 80131a4:	bfa8      	it	ge
 80131a6:	4623      	movge	r3, r4
 80131a8:	460f      	mov	r7, r1
 80131aa:	bfa4      	itt	ge
 80131ac:	460c      	movge	r4, r1
 80131ae:	461f      	movge	r7, r3
 80131b0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80131b4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80131b8:	68a3      	ldr	r3, [r4, #8]
 80131ba:	6861      	ldr	r1, [r4, #4]
 80131bc:	eb0a 0609 	add.w	r6, sl, r9
 80131c0:	42b3      	cmp	r3, r6
 80131c2:	b085      	sub	sp, #20
 80131c4:	bfb8      	it	lt
 80131c6:	3101      	addlt	r1, #1
 80131c8:	f7ff fe92 	bl	8012ef0 <_Balloc>
 80131cc:	b930      	cbnz	r0, 80131dc <__multiply+0x44>
 80131ce:	4602      	mov	r2, r0
 80131d0:	4b44      	ldr	r3, [pc, #272]	@ (80132e4 <__multiply+0x14c>)
 80131d2:	4845      	ldr	r0, [pc, #276]	@ (80132e8 <__multiply+0x150>)
 80131d4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80131d8:	f001 ff86 	bl	80150e8 <__assert_func>
 80131dc:	f100 0514 	add.w	r5, r0, #20
 80131e0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80131e4:	462b      	mov	r3, r5
 80131e6:	2200      	movs	r2, #0
 80131e8:	4543      	cmp	r3, r8
 80131ea:	d321      	bcc.n	8013230 <__multiply+0x98>
 80131ec:	f107 0114 	add.w	r1, r7, #20
 80131f0:	f104 0214 	add.w	r2, r4, #20
 80131f4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80131f8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80131fc:	9302      	str	r3, [sp, #8]
 80131fe:	1b13      	subs	r3, r2, r4
 8013200:	3b15      	subs	r3, #21
 8013202:	f023 0303 	bic.w	r3, r3, #3
 8013206:	3304      	adds	r3, #4
 8013208:	f104 0715 	add.w	r7, r4, #21
 801320c:	42ba      	cmp	r2, r7
 801320e:	bf38      	it	cc
 8013210:	2304      	movcc	r3, #4
 8013212:	9301      	str	r3, [sp, #4]
 8013214:	9b02      	ldr	r3, [sp, #8]
 8013216:	9103      	str	r1, [sp, #12]
 8013218:	428b      	cmp	r3, r1
 801321a:	d80c      	bhi.n	8013236 <__multiply+0x9e>
 801321c:	2e00      	cmp	r6, #0
 801321e:	dd03      	ble.n	8013228 <__multiply+0x90>
 8013220:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013224:	2b00      	cmp	r3, #0
 8013226:	d05b      	beq.n	80132e0 <__multiply+0x148>
 8013228:	6106      	str	r6, [r0, #16]
 801322a:	b005      	add	sp, #20
 801322c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013230:	f843 2b04 	str.w	r2, [r3], #4
 8013234:	e7d8      	b.n	80131e8 <__multiply+0x50>
 8013236:	f8b1 a000 	ldrh.w	sl, [r1]
 801323a:	f1ba 0f00 	cmp.w	sl, #0
 801323e:	d024      	beq.n	801328a <__multiply+0xf2>
 8013240:	f104 0e14 	add.w	lr, r4, #20
 8013244:	46a9      	mov	r9, r5
 8013246:	f04f 0c00 	mov.w	ip, #0
 801324a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801324e:	f8d9 3000 	ldr.w	r3, [r9]
 8013252:	fa1f fb87 	uxth.w	fp, r7
 8013256:	b29b      	uxth	r3, r3
 8013258:	fb0a 330b 	mla	r3, sl, fp, r3
 801325c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8013260:	f8d9 7000 	ldr.w	r7, [r9]
 8013264:	4463      	add	r3, ip
 8013266:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801326a:	fb0a c70b 	mla	r7, sl, fp, ip
 801326e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8013272:	b29b      	uxth	r3, r3
 8013274:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013278:	4572      	cmp	r2, lr
 801327a:	f849 3b04 	str.w	r3, [r9], #4
 801327e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013282:	d8e2      	bhi.n	801324a <__multiply+0xb2>
 8013284:	9b01      	ldr	r3, [sp, #4]
 8013286:	f845 c003 	str.w	ip, [r5, r3]
 801328a:	9b03      	ldr	r3, [sp, #12]
 801328c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013290:	3104      	adds	r1, #4
 8013292:	f1b9 0f00 	cmp.w	r9, #0
 8013296:	d021      	beq.n	80132dc <__multiply+0x144>
 8013298:	682b      	ldr	r3, [r5, #0]
 801329a:	f104 0c14 	add.w	ip, r4, #20
 801329e:	46ae      	mov	lr, r5
 80132a0:	f04f 0a00 	mov.w	sl, #0
 80132a4:	f8bc b000 	ldrh.w	fp, [ip]
 80132a8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80132ac:	fb09 770b 	mla	r7, r9, fp, r7
 80132b0:	4457      	add	r7, sl
 80132b2:	b29b      	uxth	r3, r3
 80132b4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80132b8:	f84e 3b04 	str.w	r3, [lr], #4
 80132bc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80132c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80132c4:	f8be 3000 	ldrh.w	r3, [lr]
 80132c8:	fb09 330a 	mla	r3, r9, sl, r3
 80132cc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80132d0:	4562      	cmp	r2, ip
 80132d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80132d6:	d8e5      	bhi.n	80132a4 <__multiply+0x10c>
 80132d8:	9f01      	ldr	r7, [sp, #4]
 80132da:	51eb      	str	r3, [r5, r7]
 80132dc:	3504      	adds	r5, #4
 80132de:	e799      	b.n	8013214 <__multiply+0x7c>
 80132e0:	3e01      	subs	r6, #1
 80132e2:	e79b      	b.n	801321c <__multiply+0x84>
 80132e4:	08017233 	.word	0x08017233
 80132e8:	08017244 	.word	0x08017244

080132ec <__pow5mult>:
 80132ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80132f0:	4615      	mov	r5, r2
 80132f2:	f012 0203 	ands.w	r2, r2, #3
 80132f6:	4607      	mov	r7, r0
 80132f8:	460e      	mov	r6, r1
 80132fa:	d007      	beq.n	801330c <__pow5mult+0x20>
 80132fc:	4c25      	ldr	r4, [pc, #148]	@ (8013394 <__pow5mult+0xa8>)
 80132fe:	3a01      	subs	r2, #1
 8013300:	2300      	movs	r3, #0
 8013302:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013306:	f7ff fe55 	bl	8012fb4 <__multadd>
 801330a:	4606      	mov	r6, r0
 801330c:	10ad      	asrs	r5, r5, #2
 801330e:	d03d      	beq.n	801338c <__pow5mult+0xa0>
 8013310:	69fc      	ldr	r4, [r7, #28]
 8013312:	b97c      	cbnz	r4, 8013334 <__pow5mult+0x48>
 8013314:	2010      	movs	r0, #16
 8013316:	f7ff fd35 	bl	8012d84 <malloc>
 801331a:	4602      	mov	r2, r0
 801331c:	61f8      	str	r0, [r7, #28]
 801331e:	b928      	cbnz	r0, 801332c <__pow5mult+0x40>
 8013320:	4b1d      	ldr	r3, [pc, #116]	@ (8013398 <__pow5mult+0xac>)
 8013322:	481e      	ldr	r0, [pc, #120]	@ (801339c <__pow5mult+0xb0>)
 8013324:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013328:	f001 fede 	bl	80150e8 <__assert_func>
 801332c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013330:	6004      	str	r4, [r0, #0]
 8013332:	60c4      	str	r4, [r0, #12]
 8013334:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013338:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801333c:	b94c      	cbnz	r4, 8013352 <__pow5mult+0x66>
 801333e:	f240 2171 	movw	r1, #625	@ 0x271
 8013342:	4638      	mov	r0, r7
 8013344:	f7ff ff12 	bl	801316c <__i2b>
 8013348:	2300      	movs	r3, #0
 801334a:	f8c8 0008 	str.w	r0, [r8, #8]
 801334e:	4604      	mov	r4, r0
 8013350:	6003      	str	r3, [r0, #0]
 8013352:	f04f 0900 	mov.w	r9, #0
 8013356:	07eb      	lsls	r3, r5, #31
 8013358:	d50a      	bpl.n	8013370 <__pow5mult+0x84>
 801335a:	4631      	mov	r1, r6
 801335c:	4622      	mov	r2, r4
 801335e:	4638      	mov	r0, r7
 8013360:	f7ff ff1a 	bl	8013198 <__multiply>
 8013364:	4631      	mov	r1, r6
 8013366:	4680      	mov	r8, r0
 8013368:	4638      	mov	r0, r7
 801336a:	f7ff fe01 	bl	8012f70 <_Bfree>
 801336e:	4646      	mov	r6, r8
 8013370:	106d      	asrs	r5, r5, #1
 8013372:	d00b      	beq.n	801338c <__pow5mult+0xa0>
 8013374:	6820      	ldr	r0, [r4, #0]
 8013376:	b938      	cbnz	r0, 8013388 <__pow5mult+0x9c>
 8013378:	4622      	mov	r2, r4
 801337a:	4621      	mov	r1, r4
 801337c:	4638      	mov	r0, r7
 801337e:	f7ff ff0b 	bl	8013198 <__multiply>
 8013382:	6020      	str	r0, [r4, #0]
 8013384:	f8c0 9000 	str.w	r9, [r0]
 8013388:	4604      	mov	r4, r0
 801338a:	e7e4      	b.n	8013356 <__pow5mult+0x6a>
 801338c:	4630      	mov	r0, r6
 801338e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013392:	bf00      	nop
 8013394:	080172a0 	.word	0x080172a0
 8013398:	080171c4 	.word	0x080171c4
 801339c:	08017244 	.word	0x08017244

080133a0 <__lshift>:
 80133a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80133a4:	460c      	mov	r4, r1
 80133a6:	6849      	ldr	r1, [r1, #4]
 80133a8:	6923      	ldr	r3, [r4, #16]
 80133aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80133ae:	68a3      	ldr	r3, [r4, #8]
 80133b0:	4607      	mov	r7, r0
 80133b2:	4691      	mov	r9, r2
 80133b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80133b8:	f108 0601 	add.w	r6, r8, #1
 80133bc:	42b3      	cmp	r3, r6
 80133be:	db0b      	blt.n	80133d8 <__lshift+0x38>
 80133c0:	4638      	mov	r0, r7
 80133c2:	f7ff fd95 	bl	8012ef0 <_Balloc>
 80133c6:	4605      	mov	r5, r0
 80133c8:	b948      	cbnz	r0, 80133de <__lshift+0x3e>
 80133ca:	4602      	mov	r2, r0
 80133cc:	4b28      	ldr	r3, [pc, #160]	@ (8013470 <__lshift+0xd0>)
 80133ce:	4829      	ldr	r0, [pc, #164]	@ (8013474 <__lshift+0xd4>)
 80133d0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80133d4:	f001 fe88 	bl	80150e8 <__assert_func>
 80133d8:	3101      	adds	r1, #1
 80133da:	005b      	lsls	r3, r3, #1
 80133dc:	e7ee      	b.n	80133bc <__lshift+0x1c>
 80133de:	2300      	movs	r3, #0
 80133e0:	f100 0114 	add.w	r1, r0, #20
 80133e4:	f100 0210 	add.w	r2, r0, #16
 80133e8:	4618      	mov	r0, r3
 80133ea:	4553      	cmp	r3, sl
 80133ec:	db33      	blt.n	8013456 <__lshift+0xb6>
 80133ee:	6920      	ldr	r0, [r4, #16]
 80133f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80133f4:	f104 0314 	add.w	r3, r4, #20
 80133f8:	f019 091f 	ands.w	r9, r9, #31
 80133fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013400:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013404:	d02b      	beq.n	801345e <__lshift+0xbe>
 8013406:	f1c9 0e20 	rsb	lr, r9, #32
 801340a:	468a      	mov	sl, r1
 801340c:	2200      	movs	r2, #0
 801340e:	6818      	ldr	r0, [r3, #0]
 8013410:	fa00 f009 	lsl.w	r0, r0, r9
 8013414:	4310      	orrs	r0, r2
 8013416:	f84a 0b04 	str.w	r0, [sl], #4
 801341a:	f853 2b04 	ldr.w	r2, [r3], #4
 801341e:	459c      	cmp	ip, r3
 8013420:	fa22 f20e 	lsr.w	r2, r2, lr
 8013424:	d8f3      	bhi.n	801340e <__lshift+0x6e>
 8013426:	ebac 0304 	sub.w	r3, ip, r4
 801342a:	3b15      	subs	r3, #21
 801342c:	f023 0303 	bic.w	r3, r3, #3
 8013430:	3304      	adds	r3, #4
 8013432:	f104 0015 	add.w	r0, r4, #21
 8013436:	4584      	cmp	ip, r0
 8013438:	bf38      	it	cc
 801343a:	2304      	movcc	r3, #4
 801343c:	50ca      	str	r2, [r1, r3]
 801343e:	b10a      	cbz	r2, 8013444 <__lshift+0xa4>
 8013440:	f108 0602 	add.w	r6, r8, #2
 8013444:	3e01      	subs	r6, #1
 8013446:	4638      	mov	r0, r7
 8013448:	612e      	str	r6, [r5, #16]
 801344a:	4621      	mov	r1, r4
 801344c:	f7ff fd90 	bl	8012f70 <_Bfree>
 8013450:	4628      	mov	r0, r5
 8013452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013456:	f842 0f04 	str.w	r0, [r2, #4]!
 801345a:	3301      	adds	r3, #1
 801345c:	e7c5      	b.n	80133ea <__lshift+0x4a>
 801345e:	3904      	subs	r1, #4
 8013460:	f853 2b04 	ldr.w	r2, [r3], #4
 8013464:	f841 2f04 	str.w	r2, [r1, #4]!
 8013468:	459c      	cmp	ip, r3
 801346a:	d8f9      	bhi.n	8013460 <__lshift+0xc0>
 801346c:	e7ea      	b.n	8013444 <__lshift+0xa4>
 801346e:	bf00      	nop
 8013470:	08017233 	.word	0x08017233
 8013474:	08017244 	.word	0x08017244

08013478 <__mcmp>:
 8013478:	690a      	ldr	r2, [r1, #16]
 801347a:	4603      	mov	r3, r0
 801347c:	6900      	ldr	r0, [r0, #16]
 801347e:	1a80      	subs	r0, r0, r2
 8013480:	b530      	push	{r4, r5, lr}
 8013482:	d10e      	bne.n	80134a2 <__mcmp+0x2a>
 8013484:	3314      	adds	r3, #20
 8013486:	3114      	adds	r1, #20
 8013488:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801348c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013490:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013494:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013498:	4295      	cmp	r5, r2
 801349a:	d003      	beq.n	80134a4 <__mcmp+0x2c>
 801349c:	d205      	bcs.n	80134aa <__mcmp+0x32>
 801349e:	f04f 30ff 	mov.w	r0, #4294967295
 80134a2:	bd30      	pop	{r4, r5, pc}
 80134a4:	42a3      	cmp	r3, r4
 80134a6:	d3f3      	bcc.n	8013490 <__mcmp+0x18>
 80134a8:	e7fb      	b.n	80134a2 <__mcmp+0x2a>
 80134aa:	2001      	movs	r0, #1
 80134ac:	e7f9      	b.n	80134a2 <__mcmp+0x2a>
	...

080134b0 <__mdiff>:
 80134b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134b4:	4689      	mov	r9, r1
 80134b6:	4606      	mov	r6, r0
 80134b8:	4611      	mov	r1, r2
 80134ba:	4648      	mov	r0, r9
 80134bc:	4614      	mov	r4, r2
 80134be:	f7ff ffdb 	bl	8013478 <__mcmp>
 80134c2:	1e05      	subs	r5, r0, #0
 80134c4:	d112      	bne.n	80134ec <__mdiff+0x3c>
 80134c6:	4629      	mov	r1, r5
 80134c8:	4630      	mov	r0, r6
 80134ca:	f7ff fd11 	bl	8012ef0 <_Balloc>
 80134ce:	4602      	mov	r2, r0
 80134d0:	b928      	cbnz	r0, 80134de <__mdiff+0x2e>
 80134d2:	4b3f      	ldr	r3, [pc, #252]	@ (80135d0 <__mdiff+0x120>)
 80134d4:	f240 2137 	movw	r1, #567	@ 0x237
 80134d8:	483e      	ldr	r0, [pc, #248]	@ (80135d4 <__mdiff+0x124>)
 80134da:	f001 fe05 	bl	80150e8 <__assert_func>
 80134de:	2301      	movs	r3, #1
 80134e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80134e4:	4610      	mov	r0, r2
 80134e6:	b003      	add	sp, #12
 80134e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134ec:	bfbc      	itt	lt
 80134ee:	464b      	movlt	r3, r9
 80134f0:	46a1      	movlt	r9, r4
 80134f2:	4630      	mov	r0, r6
 80134f4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80134f8:	bfba      	itte	lt
 80134fa:	461c      	movlt	r4, r3
 80134fc:	2501      	movlt	r5, #1
 80134fe:	2500      	movge	r5, #0
 8013500:	f7ff fcf6 	bl	8012ef0 <_Balloc>
 8013504:	4602      	mov	r2, r0
 8013506:	b918      	cbnz	r0, 8013510 <__mdiff+0x60>
 8013508:	4b31      	ldr	r3, [pc, #196]	@ (80135d0 <__mdiff+0x120>)
 801350a:	f240 2145 	movw	r1, #581	@ 0x245
 801350e:	e7e3      	b.n	80134d8 <__mdiff+0x28>
 8013510:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013514:	6926      	ldr	r6, [r4, #16]
 8013516:	60c5      	str	r5, [r0, #12]
 8013518:	f109 0310 	add.w	r3, r9, #16
 801351c:	f109 0514 	add.w	r5, r9, #20
 8013520:	f104 0e14 	add.w	lr, r4, #20
 8013524:	f100 0b14 	add.w	fp, r0, #20
 8013528:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801352c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013530:	9301      	str	r3, [sp, #4]
 8013532:	46d9      	mov	r9, fp
 8013534:	f04f 0c00 	mov.w	ip, #0
 8013538:	9b01      	ldr	r3, [sp, #4]
 801353a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801353e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013542:	9301      	str	r3, [sp, #4]
 8013544:	fa1f f38a 	uxth.w	r3, sl
 8013548:	4619      	mov	r1, r3
 801354a:	b283      	uxth	r3, r0
 801354c:	1acb      	subs	r3, r1, r3
 801354e:	0c00      	lsrs	r0, r0, #16
 8013550:	4463      	add	r3, ip
 8013552:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013556:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801355a:	b29b      	uxth	r3, r3
 801355c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013560:	4576      	cmp	r6, lr
 8013562:	f849 3b04 	str.w	r3, [r9], #4
 8013566:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801356a:	d8e5      	bhi.n	8013538 <__mdiff+0x88>
 801356c:	1b33      	subs	r3, r6, r4
 801356e:	3b15      	subs	r3, #21
 8013570:	f023 0303 	bic.w	r3, r3, #3
 8013574:	3415      	adds	r4, #21
 8013576:	3304      	adds	r3, #4
 8013578:	42a6      	cmp	r6, r4
 801357a:	bf38      	it	cc
 801357c:	2304      	movcc	r3, #4
 801357e:	441d      	add	r5, r3
 8013580:	445b      	add	r3, fp
 8013582:	461e      	mov	r6, r3
 8013584:	462c      	mov	r4, r5
 8013586:	4544      	cmp	r4, r8
 8013588:	d30e      	bcc.n	80135a8 <__mdiff+0xf8>
 801358a:	f108 0103 	add.w	r1, r8, #3
 801358e:	1b49      	subs	r1, r1, r5
 8013590:	f021 0103 	bic.w	r1, r1, #3
 8013594:	3d03      	subs	r5, #3
 8013596:	45a8      	cmp	r8, r5
 8013598:	bf38      	it	cc
 801359a:	2100      	movcc	r1, #0
 801359c:	440b      	add	r3, r1
 801359e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80135a2:	b191      	cbz	r1, 80135ca <__mdiff+0x11a>
 80135a4:	6117      	str	r7, [r2, #16]
 80135a6:	e79d      	b.n	80134e4 <__mdiff+0x34>
 80135a8:	f854 1b04 	ldr.w	r1, [r4], #4
 80135ac:	46e6      	mov	lr, ip
 80135ae:	0c08      	lsrs	r0, r1, #16
 80135b0:	fa1c fc81 	uxtah	ip, ip, r1
 80135b4:	4471      	add	r1, lr
 80135b6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80135ba:	b289      	uxth	r1, r1
 80135bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80135c0:	f846 1b04 	str.w	r1, [r6], #4
 80135c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80135c8:	e7dd      	b.n	8013586 <__mdiff+0xd6>
 80135ca:	3f01      	subs	r7, #1
 80135cc:	e7e7      	b.n	801359e <__mdiff+0xee>
 80135ce:	bf00      	nop
 80135d0:	08017233 	.word	0x08017233
 80135d4:	08017244 	.word	0x08017244

080135d8 <__ulp>:
 80135d8:	b082      	sub	sp, #8
 80135da:	ed8d 0b00 	vstr	d0, [sp]
 80135de:	9a01      	ldr	r2, [sp, #4]
 80135e0:	4b0f      	ldr	r3, [pc, #60]	@ (8013620 <__ulp+0x48>)
 80135e2:	4013      	ands	r3, r2
 80135e4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80135e8:	2b00      	cmp	r3, #0
 80135ea:	dc08      	bgt.n	80135fe <__ulp+0x26>
 80135ec:	425b      	negs	r3, r3
 80135ee:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80135f2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80135f6:	da04      	bge.n	8013602 <__ulp+0x2a>
 80135f8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80135fc:	4113      	asrs	r3, r2
 80135fe:	2200      	movs	r2, #0
 8013600:	e008      	b.n	8013614 <__ulp+0x3c>
 8013602:	f1a2 0314 	sub.w	r3, r2, #20
 8013606:	2b1e      	cmp	r3, #30
 8013608:	bfda      	itte	le
 801360a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801360e:	40da      	lsrle	r2, r3
 8013610:	2201      	movgt	r2, #1
 8013612:	2300      	movs	r3, #0
 8013614:	4619      	mov	r1, r3
 8013616:	4610      	mov	r0, r2
 8013618:	ec41 0b10 	vmov	d0, r0, r1
 801361c:	b002      	add	sp, #8
 801361e:	4770      	bx	lr
 8013620:	7ff00000 	.word	0x7ff00000

08013624 <__b2d>:
 8013624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013628:	6906      	ldr	r6, [r0, #16]
 801362a:	f100 0814 	add.w	r8, r0, #20
 801362e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8013632:	1f37      	subs	r7, r6, #4
 8013634:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8013638:	4610      	mov	r0, r2
 801363a:	f7ff fd4b 	bl	80130d4 <__hi0bits>
 801363e:	f1c0 0320 	rsb	r3, r0, #32
 8013642:	280a      	cmp	r0, #10
 8013644:	600b      	str	r3, [r1, #0]
 8013646:	491b      	ldr	r1, [pc, #108]	@ (80136b4 <__b2d+0x90>)
 8013648:	dc15      	bgt.n	8013676 <__b2d+0x52>
 801364a:	f1c0 0c0b 	rsb	ip, r0, #11
 801364e:	fa22 f30c 	lsr.w	r3, r2, ip
 8013652:	45b8      	cmp	r8, r7
 8013654:	ea43 0501 	orr.w	r5, r3, r1
 8013658:	bf34      	ite	cc
 801365a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801365e:	2300      	movcs	r3, #0
 8013660:	3015      	adds	r0, #21
 8013662:	fa02 f000 	lsl.w	r0, r2, r0
 8013666:	fa23 f30c 	lsr.w	r3, r3, ip
 801366a:	4303      	orrs	r3, r0
 801366c:	461c      	mov	r4, r3
 801366e:	ec45 4b10 	vmov	d0, r4, r5
 8013672:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013676:	45b8      	cmp	r8, r7
 8013678:	bf3a      	itte	cc
 801367a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801367e:	f1a6 0708 	subcc.w	r7, r6, #8
 8013682:	2300      	movcs	r3, #0
 8013684:	380b      	subs	r0, #11
 8013686:	d012      	beq.n	80136ae <__b2d+0x8a>
 8013688:	f1c0 0120 	rsb	r1, r0, #32
 801368c:	fa23 f401 	lsr.w	r4, r3, r1
 8013690:	4082      	lsls	r2, r0
 8013692:	4322      	orrs	r2, r4
 8013694:	4547      	cmp	r7, r8
 8013696:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801369a:	bf8c      	ite	hi
 801369c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80136a0:	2200      	movls	r2, #0
 80136a2:	4083      	lsls	r3, r0
 80136a4:	40ca      	lsrs	r2, r1
 80136a6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80136aa:	4313      	orrs	r3, r2
 80136ac:	e7de      	b.n	801366c <__b2d+0x48>
 80136ae:	ea42 0501 	orr.w	r5, r2, r1
 80136b2:	e7db      	b.n	801366c <__b2d+0x48>
 80136b4:	3ff00000 	.word	0x3ff00000

080136b8 <__d2b>:
 80136b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80136bc:	460f      	mov	r7, r1
 80136be:	2101      	movs	r1, #1
 80136c0:	ec59 8b10 	vmov	r8, r9, d0
 80136c4:	4616      	mov	r6, r2
 80136c6:	f7ff fc13 	bl	8012ef0 <_Balloc>
 80136ca:	4604      	mov	r4, r0
 80136cc:	b930      	cbnz	r0, 80136dc <__d2b+0x24>
 80136ce:	4602      	mov	r2, r0
 80136d0:	4b23      	ldr	r3, [pc, #140]	@ (8013760 <__d2b+0xa8>)
 80136d2:	4824      	ldr	r0, [pc, #144]	@ (8013764 <__d2b+0xac>)
 80136d4:	f240 310f 	movw	r1, #783	@ 0x30f
 80136d8:	f001 fd06 	bl	80150e8 <__assert_func>
 80136dc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80136e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80136e4:	b10d      	cbz	r5, 80136ea <__d2b+0x32>
 80136e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80136ea:	9301      	str	r3, [sp, #4]
 80136ec:	f1b8 0300 	subs.w	r3, r8, #0
 80136f0:	d023      	beq.n	801373a <__d2b+0x82>
 80136f2:	4668      	mov	r0, sp
 80136f4:	9300      	str	r3, [sp, #0]
 80136f6:	f7ff fd0c 	bl	8013112 <__lo0bits>
 80136fa:	e9dd 1200 	ldrd	r1, r2, [sp]
 80136fe:	b1d0      	cbz	r0, 8013736 <__d2b+0x7e>
 8013700:	f1c0 0320 	rsb	r3, r0, #32
 8013704:	fa02 f303 	lsl.w	r3, r2, r3
 8013708:	430b      	orrs	r3, r1
 801370a:	40c2      	lsrs	r2, r0
 801370c:	6163      	str	r3, [r4, #20]
 801370e:	9201      	str	r2, [sp, #4]
 8013710:	9b01      	ldr	r3, [sp, #4]
 8013712:	61a3      	str	r3, [r4, #24]
 8013714:	2b00      	cmp	r3, #0
 8013716:	bf0c      	ite	eq
 8013718:	2201      	moveq	r2, #1
 801371a:	2202      	movne	r2, #2
 801371c:	6122      	str	r2, [r4, #16]
 801371e:	b1a5      	cbz	r5, 801374a <__d2b+0x92>
 8013720:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013724:	4405      	add	r5, r0
 8013726:	603d      	str	r5, [r7, #0]
 8013728:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801372c:	6030      	str	r0, [r6, #0]
 801372e:	4620      	mov	r0, r4
 8013730:	b003      	add	sp, #12
 8013732:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013736:	6161      	str	r1, [r4, #20]
 8013738:	e7ea      	b.n	8013710 <__d2b+0x58>
 801373a:	a801      	add	r0, sp, #4
 801373c:	f7ff fce9 	bl	8013112 <__lo0bits>
 8013740:	9b01      	ldr	r3, [sp, #4]
 8013742:	6163      	str	r3, [r4, #20]
 8013744:	3020      	adds	r0, #32
 8013746:	2201      	movs	r2, #1
 8013748:	e7e8      	b.n	801371c <__d2b+0x64>
 801374a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801374e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013752:	6038      	str	r0, [r7, #0]
 8013754:	6918      	ldr	r0, [r3, #16]
 8013756:	f7ff fcbd 	bl	80130d4 <__hi0bits>
 801375a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801375e:	e7e5      	b.n	801372c <__d2b+0x74>
 8013760:	08017233 	.word	0x08017233
 8013764:	08017244 	.word	0x08017244

08013768 <__ratio>:
 8013768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801376c:	b085      	sub	sp, #20
 801376e:	e9cd 1000 	strd	r1, r0, [sp]
 8013772:	a902      	add	r1, sp, #8
 8013774:	f7ff ff56 	bl	8013624 <__b2d>
 8013778:	9800      	ldr	r0, [sp, #0]
 801377a:	a903      	add	r1, sp, #12
 801377c:	ec55 4b10 	vmov	r4, r5, d0
 8013780:	f7ff ff50 	bl	8013624 <__b2d>
 8013784:	9b01      	ldr	r3, [sp, #4]
 8013786:	6919      	ldr	r1, [r3, #16]
 8013788:	9b00      	ldr	r3, [sp, #0]
 801378a:	691b      	ldr	r3, [r3, #16]
 801378c:	1ac9      	subs	r1, r1, r3
 801378e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8013792:	1a9b      	subs	r3, r3, r2
 8013794:	ec5b ab10 	vmov	sl, fp, d0
 8013798:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801379c:	2b00      	cmp	r3, #0
 801379e:	bfce      	itee	gt
 80137a0:	462a      	movgt	r2, r5
 80137a2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80137a6:	465a      	movle	r2, fp
 80137a8:	462f      	mov	r7, r5
 80137aa:	46d9      	mov	r9, fp
 80137ac:	bfcc      	ite	gt
 80137ae:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80137b2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80137b6:	464b      	mov	r3, r9
 80137b8:	4652      	mov	r2, sl
 80137ba:	4620      	mov	r0, r4
 80137bc:	4639      	mov	r1, r7
 80137be:	f7ed f86d 	bl	800089c <__aeabi_ddiv>
 80137c2:	ec41 0b10 	vmov	d0, r0, r1
 80137c6:	b005      	add	sp, #20
 80137c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080137cc <__copybits>:
 80137cc:	3901      	subs	r1, #1
 80137ce:	b570      	push	{r4, r5, r6, lr}
 80137d0:	1149      	asrs	r1, r1, #5
 80137d2:	6914      	ldr	r4, [r2, #16]
 80137d4:	3101      	adds	r1, #1
 80137d6:	f102 0314 	add.w	r3, r2, #20
 80137da:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80137de:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80137e2:	1f05      	subs	r5, r0, #4
 80137e4:	42a3      	cmp	r3, r4
 80137e6:	d30c      	bcc.n	8013802 <__copybits+0x36>
 80137e8:	1aa3      	subs	r3, r4, r2
 80137ea:	3b11      	subs	r3, #17
 80137ec:	f023 0303 	bic.w	r3, r3, #3
 80137f0:	3211      	adds	r2, #17
 80137f2:	42a2      	cmp	r2, r4
 80137f4:	bf88      	it	hi
 80137f6:	2300      	movhi	r3, #0
 80137f8:	4418      	add	r0, r3
 80137fa:	2300      	movs	r3, #0
 80137fc:	4288      	cmp	r0, r1
 80137fe:	d305      	bcc.n	801380c <__copybits+0x40>
 8013800:	bd70      	pop	{r4, r5, r6, pc}
 8013802:	f853 6b04 	ldr.w	r6, [r3], #4
 8013806:	f845 6f04 	str.w	r6, [r5, #4]!
 801380a:	e7eb      	b.n	80137e4 <__copybits+0x18>
 801380c:	f840 3b04 	str.w	r3, [r0], #4
 8013810:	e7f4      	b.n	80137fc <__copybits+0x30>

08013812 <__any_on>:
 8013812:	f100 0214 	add.w	r2, r0, #20
 8013816:	6900      	ldr	r0, [r0, #16]
 8013818:	114b      	asrs	r3, r1, #5
 801381a:	4298      	cmp	r0, r3
 801381c:	b510      	push	{r4, lr}
 801381e:	db11      	blt.n	8013844 <__any_on+0x32>
 8013820:	dd0a      	ble.n	8013838 <__any_on+0x26>
 8013822:	f011 011f 	ands.w	r1, r1, #31
 8013826:	d007      	beq.n	8013838 <__any_on+0x26>
 8013828:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801382c:	fa24 f001 	lsr.w	r0, r4, r1
 8013830:	fa00 f101 	lsl.w	r1, r0, r1
 8013834:	428c      	cmp	r4, r1
 8013836:	d10b      	bne.n	8013850 <__any_on+0x3e>
 8013838:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801383c:	4293      	cmp	r3, r2
 801383e:	d803      	bhi.n	8013848 <__any_on+0x36>
 8013840:	2000      	movs	r0, #0
 8013842:	bd10      	pop	{r4, pc}
 8013844:	4603      	mov	r3, r0
 8013846:	e7f7      	b.n	8013838 <__any_on+0x26>
 8013848:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801384c:	2900      	cmp	r1, #0
 801384e:	d0f5      	beq.n	801383c <__any_on+0x2a>
 8013850:	2001      	movs	r0, #1
 8013852:	e7f6      	b.n	8013842 <__any_on+0x30>

08013854 <sulp>:
 8013854:	b570      	push	{r4, r5, r6, lr}
 8013856:	4604      	mov	r4, r0
 8013858:	460d      	mov	r5, r1
 801385a:	ec45 4b10 	vmov	d0, r4, r5
 801385e:	4616      	mov	r6, r2
 8013860:	f7ff feba 	bl	80135d8 <__ulp>
 8013864:	ec51 0b10 	vmov	r0, r1, d0
 8013868:	b17e      	cbz	r6, 801388a <sulp+0x36>
 801386a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801386e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8013872:	2b00      	cmp	r3, #0
 8013874:	dd09      	ble.n	801388a <sulp+0x36>
 8013876:	051b      	lsls	r3, r3, #20
 8013878:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801387c:	2400      	movs	r4, #0
 801387e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8013882:	4622      	mov	r2, r4
 8013884:	462b      	mov	r3, r5
 8013886:	f7ec fedf 	bl	8000648 <__aeabi_dmul>
 801388a:	ec41 0b10 	vmov	d0, r0, r1
 801388e:	bd70      	pop	{r4, r5, r6, pc}

08013890 <_strtod_l>:
 8013890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013894:	b09f      	sub	sp, #124	@ 0x7c
 8013896:	460c      	mov	r4, r1
 8013898:	9217      	str	r2, [sp, #92]	@ 0x5c
 801389a:	2200      	movs	r2, #0
 801389c:	921a      	str	r2, [sp, #104]	@ 0x68
 801389e:	9005      	str	r0, [sp, #20]
 80138a0:	f04f 0a00 	mov.w	sl, #0
 80138a4:	f04f 0b00 	mov.w	fp, #0
 80138a8:	460a      	mov	r2, r1
 80138aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80138ac:	7811      	ldrb	r1, [r2, #0]
 80138ae:	292b      	cmp	r1, #43	@ 0x2b
 80138b0:	d04a      	beq.n	8013948 <_strtod_l+0xb8>
 80138b2:	d838      	bhi.n	8013926 <_strtod_l+0x96>
 80138b4:	290d      	cmp	r1, #13
 80138b6:	d832      	bhi.n	801391e <_strtod_l+0x8e>
 80138b8:	2908      	cmp	r1, #8
 80138ba:	d832      	bhi.n	8013922 <_strtod_l+0x92>
 80138bc:	2900      	cmp	r1, #0
 80138be:	d03b      	beq.n	8013938 <_strtod_l+0xa8>
 80138c0:	2200      	movs	r2, #0
 80138c2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80138c4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80138c6:	782a      	ldrb	r2, [r5, #0]
 80138c8:	2a30      	cmp	r2, #48	@ 0x30
 80138ca:	f040 80b3 	bne.w	8013a34 <_strtod_l+0x1a4>
 80138ce:	786a      	ldrb	r2, [r5, #1]
 80138d0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80138d4:	2a58      	cmp	r2, #88	@ 0x58
 80138d6:	d16e      	bne.n	80139b6 <_strtod_l+0x126>
 80138d8:	9302      	str	r3, [sp, #8]
 80138da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80138dc:	9301      	str	r3, [sp, #4]
 80138de:	ab1a      	add	r3, sp, #104	@ 0x68
 80138e0:	9300      	str	r3, [sp, #0]
 80138e2:	4a8e      	ldr	r2, [pc, #568]	@ (8013b1c <_strtod_l+0x28c>)
 80138e4:	9805      	ldr	r0, [sp, #20]
 80138e6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80138e8:	a919      	add	r1, sp, #100	@ 0x64
 80138ea:	f001 fc97 	bl	801521c <__gethex>
 80138ee:	f010 060f 	ands.w	r6, r0, #15
 80138f2:	4604      	mov	r4, r0
 80138f4:	d005      	beq.n	8013902 <_strtod_l+0x72>
 80138f6:	2e06      	cmp	r6, #6
 80138f8:	d128      	bne.n	801394c <_strtod_l+0xbc>
 80138fa:	3501      	adds	r5, #1
 80138fc:	2300      	movs	r3, #0
 80138fe:	9519      	str	r5, [sp, #100]	@ 0x64
 8013900:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013902:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013904:	2b00      	cmp	r3, #0
 8013906:	f040 858e 	bne.w	8014426 <_strtod_l+0xb96>
 801390a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801390c:	b1cb      	cbz	r3, 8013942 <_strtod_l+0xb2>
 801390e:	4652      	mov	r2, sl
 8013910:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8013914:	ec43 2b10 	vmov	d0, r2, r3
 8013918:	b01f      	add	sp, #124	@ 0x7c
 801391a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801391e:	2920      	cmp	r1, #32
 8013920:	d1ce      	bne.n	80138c0 <_strtod_l+0x30>
 8013922:	3201      	adds	r2, #1
 8013924:	e7c1      	b.n	80138aa <_strtod_l+0x1a>
 8013926:	292d      	cmp	r1, #45	@ 0x2d
 8013928:	d1ca      	bne.n	80138c0 <_strtod_l+0x30>
 801392a:	2101      	movs	r1, #1
 801392c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801392e:	1c51      	adds	r1, r2, #1
 8013930:	9119      	str	r1, [sp, #100]	@ 0x64
 8013932:	7852      	ldrb	r2, [r2, #1]
 8013934:	2a00      	cmp	r2, #0
 8013936:	d1c5      	bne.n	80138c4 <_strtod_l+0x34>
 8013938:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801393a:	9419      	str	r4, [sp, #100]	@ 0x64
 801393c:	2b00      	cmp	r3, #0
 801393e:	f040 8570 	bne.w	8014422 <_strtod_l+0xb92>
 8013942:	4652      	mov	r2, sl
 8013944:	465b      	mov	r3, fp
 8013946:	e7e5      	b.n	8013914 <_strtod_l+0x84>
 8013948:	2100      	movs	r1, #0
 801394a:	e7ef      	b.n	801392c <_strtod_l+0x9c>
 801394c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801394e:	b13a      	cbz	r2, 8013960 <_strtod_l+0xd0>
 8013950:	2135      	movs	r1, #53	@ 0x35
 8013952:	a81c      	add	r0, sp, #112	@ 0x70
 8013954:	f7ff ff3a 	bl	80137cc <__copybits>
 8013958:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801395a:	9805      	ldr	r0, [sp, #20]
 801395c:	f7ff fb08 	bl	8012f70 <_Bfree>
 8013960:	3e01      	subs	r6, #1
 8013962:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8013964:	2e04      	cmp	r6, #4
 8013966:	d806      	bhi.n	8013976 <_strtod_l+0xe6>
 8013968:	e8df f006 	tbb	[pc, r6]
 801396c:	201d0314 	.word	0x201d0314
 8013970:	14          	.byte	0x14
 8013971:	00          	.byte	0x00
 8013972:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8013976:	05e1      	lsls	r1, r4, #23
 8013978:	bf48      	it	mi
 801397a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801397e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8013982:	0d1b      	lsrs	r3, r3, #20
 8013984:	051b      	lsls	r3, r3, #20
 8013986:	2b00      	cmp	r3, #0
 8013988:	d1bb      	bne.n	8013902 <_strtod_l+0x72>
 801398a:	f7fe fb21 	bl	8011fd0 <__errno>
 801398e:	2322      	movs	r3, #34	@ 0x22
 8013990:	6003      	str	r3, [r0, #0]
 8013992:	e7b6      	b.n	8013902 <_strtod_l+0x72>
 8013994:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8013998:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801399c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80139a0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80139a4:	e7e7      	b.n	8013976 <_strtod_l+0xe6>
 80139a6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8013b24 <_strtod_l+0x294>
 80139aa:	e7e4      	b.n	8013976 <_strtod_l+0xe6>
 80139ac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80139b0:	f04f 3aff 	mov.w	sl, #4294967295
 80139b4:	e7df      	b.n	8013976 <_strtod_l+0xe6>
 80139b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80139b8:	1c5a      	adds	r2, r3, #1
 80139ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80139bc:	785b      	ldrb	r3, [r3, #1]
 80139be:	2b30      	cmp	r3, #48	@ 0x30
 80139c0:	d0f9      	beq.n	80139b6 <_strtod_l+0x126>
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d09d      	beq.n	8013902 <_strtod_l+0x72>
 80139c6:	2301      	movs	r3, #1
 80139c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80139ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80139cc:	930c      	str	r3, [sp, #48]	@ 0x30
 80139ce:	2300      	movs	r3, #0
 80139d0:	9308      	str	r3, [sp, #32]
 80139d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80139d4:	461f      	mov	r7, r3
 80139d6:	220a      	movs	r2, #10
 80139d8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80139da:	7805      	ldrb	r5, [r0, #0]
 80139dc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80139e0:	b2d9      	uxtb	r1, r3
 80139e2:	2909      	cmp	r1, #9
 80139e4:	d928      	bls.n	8013a38 <_strtod_l+0x1a8>
 80139e6:	494e      	ldr	r1, [pc, #312]	@ (8013b20 <_strtod_l+0x290>)
 80139e8:	2201      	movs	r2, #1
 80139ea:	f7fe fa94 	bl	8011f16 <strncmp>
 80139ee:	2800      	cmp	r0, #0
 80139f0:	d032      	beq.n	8013a58 <_strtod_l+0x1c8>
 80139f2:	2000      	movs	r0, #0
 80139f4:	462a      	mov	r2, r5
 80139f6:	4681      	mov	r9, r0
 80139f8:	463d      	mov	r5, r7
 80139fa:	4603      	mov	r3, r0
 80139fc:	2a65      	cmp	r2, #101	@ 0x65
 80139fe:	d001      	beq.n	8013a04 <_strtod_l+0x174>
 8013a00:	2a45      	cmp	r2, #69	@ 0x45
 8013a02:	d114      	bne.n	8013a2e <_strtod_l+0x19e>
 8013a04:	b91d      	cbnz	r5, 8013a0e <_strtod_l+0x17e>
 8013a06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013a08:	4302      	orrs	r2, r0
 8013a0a:	d095      	beq.n	8013938 <_strtod_l+0xa8>
 8013a0c:	2500      	movs	r5, #0
 8013a0e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8013a10:	1c62      	adds	r2, r4, #1
 8013a12:	9219      	str	r2, [sp, #100]	@ 0x64
 8013a14:	7862      	ldrb	r2, [r4, #1]
 8013a16:	2a2b      	cmp	r2, #43	@ 0x2b
 8013a18:	d077      	beq.n	8013b0a <_strtod_l+0x27a>
 8013a1a:	2a2d      	cmp	r2, #45	@ 0x2d
 8013a1c:	d07b      	beq.n	8013b16 <_strtod_l+0x286>
 8013a1e:	f04f 0c00 	mov.w	ip, #0
 8013a22:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8013a26:	2909      	cmp	r1, #9
 8013a28:	f240 8082 	bls.w	8013b30 <_strtod_l+0x2a0>
 8013a2c:	9419      	str	r4, [sp, #100]	@ 0x64
 8013a2e:	f04f 0800 	mov.w	r8, #0
 8013a32:	e0a2      	b.n	8013b7a <_strtod_l+0x2ea>
 8013a34:	2300      	movs	r3, #0
 8013a36:	e7c7      	b.n	80139c8 <_strtod_l+0x138>
 8013a38:	2f08      	cmp	r7, #8
 8013a3a:	bfd5      	itete	le
 8013a3c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8013a3e:	9908      	ldrgt	r1, [sp, #32]
 8013a40:	fb02 3301 	mlale	r3, r2, r1, r3
 8013a44:	fb02 3301 	mlagt	r3, r2, r1, r3
 8013a48:	f100 0001 	add.w	r0, r0, #1
 8013a4c:	bfd4      	ite	le
 8013a4e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8013a50:	9308      	strgt	r3, [sp, #32]
 8013a52:	3701      	adds	r7, #1
 8013a54:	9019      	str	r0, [sp, #100]	@ 0x64
 8013a56:	e7bf      	b.n	80139d8 <_strtod_l+0x148>
 8013a58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013a5a:	1c5a      	adds	r2, r3, #1
 8013a5c:	9219      	str	r2, [sp, #100]	@ 0x64
 8013a5e:	785a      	ldrb	r2, [r3, #1]
 8013a60:	b37f      	cbz	r7, 8013ac2 <_strtod_l+0x232>
 8013a62:	4681      	mov	r9, r0
 8013a64:	463d      	mov	r5, r7
 8013a66:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8013a6a:	2b09      	cmp	r3, #9
 8013a6c:	d912      	bls.n	8013a94 <_strtod_l+0x204>
 8013a6e:	2301      	movs	r3, #1
 8013a70:	e7c4      	b.n	80139fc <_strtod_l+0x16c>
 8013a72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013a74:	1c5a      	adds	r2, r3, #1
 8013a76:	9219      	str	r2, [sp, #100]	@ 0x64
 8013a78:	785a      	ldrb	r2, [r3, #1]
 8013a7a:	3001      	adds	r0, #1
 8013a7c:	2a30      	cmp	r2, #48	@ 0x30
 8013a7e:	d0f8      	beq.n	8013a72 <_strtod_l+0x1e2>
 8013a80:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8013a84:	2b08      	cmp	r3, #8
 8013a86:	f200 84d3 	bhi.w	8014430 <_strtod_l+0xba0>
 8013a8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013a8c:	930c      	str	r3, [sp, #48]	@ 0x30
 8013a8e:	4681      	mov	r9, r0
 8013a90:	2000      	movs	r0, #0
 8013a92:	4605      	mov	r5, r0
 8013a94:	3a30      	subs	r2, #48	@ 0x30
 8013a96:	f100 0301 	add.w	r3, r0, #1
 8013a9a:	d02a      	beq.n	8013af2 <_strtod_l+0x262>
 8013a9c:	4499      	add	r9, r3
 8013a9e:	eb00 0c05 	add.w	ip, r0, r5
 8013aa2:	462b      	mov	r3, r5
 8013aa4:	210a      	movs	r1, #10
 8013aa6:	4563      	cmp	r3, ip
 8013aa8:	d10d      	bne.n	8013ac6 <_strtod_l+0x236>
 8013aaa:	1c69      	adds	r1, r5, #1
 8013aac:	4401      	add	r1, r0
 8013aae:	4428      	add	r0, r5
 8013ab0:	2808      	cmp	r0, #8
 8013ab2:	dc16      	bgt.n	8013ae2 <_strtod_l+0x252>
 8013ab4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8013ab6:	230a      	movs	r3, #10
 8013ab8:	fb03 2300 	mla	r3, r3, r0, r2
 8013abc:	930a      	str	r3, [sp, #40]	@ 0x28
 8013abe:	2300      	movs	r3, #0
 8013ac0:	e018      	b.n	8013af4 <_strtod_l+0x264>
 8013ac2:	4638      	mov	r0, r7
 8013ac4:	e7da      	b.n	8013a7c <_strtod_l+0x1ec>
 8013ac6:	2b08      	cmp	r3, #8
 8013ac8:	f103 0301 	add.w	r3, r3, #1
 8013acc:	dc03      	bgt.n	8013ad6 <_strtod_l+0x246>
 8013ace:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8013ad0:	434e      	muls	r6, r1
 8013ad2:	960a      	str	r6, [sp, #40]	@ 0x28
 8013ad4:	e7e7      	b.n	8013aa6 <_strtod_l+0x216>
 8013ad6:	2b10      	cmp	r3, #16
 8013ad8:	bfde      	ittt	le
 8013ada:	9e08      	ldrle	r6, [sp, #32]
 8013adc:	434e      	mulle	r6, r1
 8013ade:	9608      	strle	r6, [sp, #32]
 8013ae0:	e7e1      	b.n	8013aa6 <_strtod_l+0x216>
 8013ae2:	280f      	cmp	r0, #15
 8013ae4:	dceb      	bgt.n	8013abe <_strtod_l+0x22e>
 8013ae6:	9808      	ldr	r0, [sp, #32]
 8013ae8:	230a      	movs	r3, #10
 8013aea:	fb03 2300 	mla	r3, r3, r0, r2
 8013aee:	9308      	str	r3, [sp, #32]
 8013af0:	e7e5      	b.n	8013abe <_strtod_l+0x22e>
 8013af2:	4629      	mov	r1, r5
 8013af4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013af6:	1c50      	adds	r0, r2, #1
 8013af8:	9019      	str	r0, [sp, #100]	@ 0x64
 8013afa:	7852      	ldrb	r2, [r2, #1]
 8013afc:	4618      	mov	r0, r3
 8013afe:	460d      	mov	r5, r1
 8013b00:	e7b1      	b.n	8013a66 <_strtod_l+0x1d6>
 8013b02:	f04f 0900 	mov.w	r9, #0
 8013b06:	2301      	movs	r3, #1
 8013b08:	e77d      	b.n	8013a06 <_strtod_l+0x176>
 8013b0a:	f04f 0c00 	mov.w	ip, #0
 8013b0e:	1ca2      	adds	r2, r4, #2
 8013b10:	9219      	str	r2, [sp, #100]	@ 0x64
 8013b12:	78a2      	ldrb	r2, [r4, #2]
 8013b14:	e785      	b.n	8013a22 <_strtod_l+0x192>
 8013b16:	f04f 0c01 	mov.w	ip, #1
 8013b1a:	e7f8      	b.n	8013b0e <_strtod_l+0x27e>
 8013b1c:	080173b8 	.word	0x080173b8
 8013b20:	080173a0 	.word	0x080173a0
 8013b24:	7ff00000 	.word	0x7ff00000
 8013b28:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013b2a:	1c51      	adds	r1, r2, #1
 8013b2c:	9119      	str	r1, [sp, #100]	@ 0x64
 8013b2e:	7852      	ldrb	r2, [r2, #1]
 8013b30:	2a30      	cmp	r2, #48	@ 0x30
 8013b32:	d0f9      	beq.n	8013b28 <_strtod_l+0x298>
 8013b34:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8013b38:	2908      	cmp	r1, #8
 8013b3a:	f63f af78 	bhi.w	8013a2e <_strtod_l+0x19e>
 8013b3e:	3a30      	subs	r2, #48	@ 0x30
 8013b40:	920e      	str	r2, [sp, #56]	@ 0x38
 8013b42:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013b44:	920f      	str	r2, [sp, #60]	@ 0x3c
 8013b46:	f04f 080a 	mov.w	r8, #10
 8013b4a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013b4c:	1c56      	adds	r6, r2, #1
 8013b4e:	9619      	str	r6, [sp, #100]	@ 0x64
 8013b50:	7852      	ldrb	r2, [r2, #1]
 8013b52:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8013b56:	f1be 0f09 	cmp.w	lr, #9
 8013b5a:	d939      	bls.n	8013bd0 <_strtod_l+0x340>
 8013b5c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8013b5e:	1a76      	subs	r6, r6, r1
 8013b60:	2e08      	cmp	r6, #8
 8013b62:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8013b66:	dc03      	bgt.n	8013b70 <_strtod_l+0x2e0>
 8013b68:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8013b6a:	4588      	cmp	r8, r1
 8013b6c:	bfa8      	it	ge
 8013b6e:	4688      	movge	r8, r1
 8013b70:	f1bc 0f00 	cmp.w	ip, #0
 8013b74:	d001      	beq.n	8013b7a <_strtod_l+0x2ea>
 8013b76:	f1c8 0800 	rsb	r8, r8, #0
 8013b7a:	2d00      	cmp	r5, #0
 8013b7c:	d14e      	bne.n	8013c1c <_strtod_l+0x38c>
 8013b7e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013b80:	4308      	orrs	r0, r1
 8013b82:	f47f aebe 	bne.w	8013902 <_strtod_l+0x72>
 8013b86:	2b00      	cmp	r3, #0
 8013b88:	f47f aed6 	bne.w	8013938 <_strtod_l+0xa8>
 8013b8c:	2a69      	cmp	r2, #105	@ 0x69
 8013b8e:	d028      	beq.n	8013be2 <_strtod_l+0x352>
 8013b90:	dc25      	bgt.n	8013bde <_strtod_l+0x34e>
 8013b92:	2a49      	cmp	r2, #73	@ 0x49
 8013b94:	d025      	beq.n	8013be2 <_strtod_l+0x352>
 8013b96:	2a4e      	cmp	r2, #78	@ 0x4e
 8013b98:	f47f aece 	bne.w	8013938 <_strtod_l+0xa8>
 8013b9c:	499b      	ldr	r1, [pc, #620]	@ (8013e0c <_strtod_l+0x57c>)
 8013b9e:	a819      	add	r0, sp, #100	@ 0x64
 8013ba0:	f001 fd5e 	bl	8015660 <__match>
 8013ba4:	2800      	cmp	r0, #0
 8013ba6:	f43f aec7 	beq.w	8013938 <_strtod_l+0xa8>
 8013baa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013bac:	781b      	ldrb	r3, [r3, #0]
 8013bae:	2b28      	cmp	r3, #40	@ 0x28
 8013bb0:	d12e      	bne.n	8013c10 <_strtod_l+0x380>
 8013bb2:	4997      	ldr	r1, [pc, #604]	@ (8013e10 <_strtod_l+0x580>)
 8013bb4:	aa1c      	add	r2, sp, #112	@ 0x70
 8013bb6:	a819      	add	r0, sp, #100	@ 0x64
 8013bb8:	f001 fd66 	bl	8015688 <__hexnan>
 8013bbc:	2805      	cmp	r0, #5
 8013bbe:	d127      	bne.n	8013c10 <_strtod_l+0x380>
 8013bc0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013bc2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8013bc6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8013bca:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8013bce:	e698      	b.n	8013902 <_strtod_l+0x72>
 8013bd0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8013bd2:	fb08 2101 	mla	r1, r8, r1, r2
 8013bd6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8013bda:	920e      	str	r2, [sp, #56]	@ 0x38
 8013bdc:	e7b5      	b.n	8013b4a <_strtod_l+0x2ba>
 8013bde:	2a6e      	cmp	r2, #110	@ 0x6e
 8013be0:	e7da      	b.n	8013b98 <_strtod_l+0x308>
 8013be2:	498c      	ldr	r1, [pc, #560]	@ (8013e14 <_strtod_l+0x584>)
 8013be4:	a819      	add	r0, sp, #100	@ 0x64
 8013be6:	f001 fd3b 	bl	8015660 <__match>
 8013bea:	2800      	cmp	r0, #0
 8013bec:	f43f aea4 	beq.w	8013938 <_strtod_l+0xa8>
 8013bf0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013bf2:	4989      	ldr	r1, [pc, #548]	@ (8013e18 <_strtod_l+0x588>)
 8013bf4:	3b01      	subs	r3, #1
 8013bf6:	a819      	add	r0, sp, #100	@ 0x64
 8013bf8:	9319      	str	r3, [sp, #100]	@ 0x64
 8013bfa:	f001 fd31 	bl	8015660 <__match>
 8013bfe:	b910      	cbnz	r0, 8013c06 <_strtod_l+0x376>
 8013c00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013c02:	3301      	adds	r3, #1
 8013c04:	9319      	str	r3, [sp, #100]	@ 0x64
 8013c06:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8013e28 <_strtod_l+0x598>
 8013c0a:	f04f 0a00 	mov.w	sl, #0
 8013c0e:	e678      	b.n	8013902 <_strtod_l+0x72>
 8013c10:	4882      	ldr	r0, [pc, #520]	@ (8013e1c <_strtod_l+0x58c>)
 8013c12:	f001 fa61 	bl	80150d8 <nan>
 8013c16:	ec5b ab10 	vmov	sl, fp, d0
 8013c1a:	e672      	b.n	8013902 <_strtod_l+0x72>
 8013c1c:	eba8 0309 	sub.w	r3, r8, r9
 8013c20:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8013c22:	9309      	str	r3, [sp, #36]	@ 0x24
 8013c24:	2f00      	cmp	r7, #0
 8013c26:	bf08      	it	eq
 8013c28:	462f      	moveq	r7, r5
 8013c2a:	2d10      	cmp	r5, #16
 8013c2c:	462c      	mov	r4, r5
 8013c2e:	bfa8      	it	ge
 8013c30:	2410      	movge	r4, #16
 8013c32:	f7ec fc8f 	bl	8000554 <__aeabi_ui2d>
 8013c36:	2d09      	cmp	r5, #9
 8013c38:	4682      	mov	sl, r0
 8013c3a:	468b      	mov	fp, r1
 8013c3c:	dc13      	bgt.n	8013c66 <_strtod_l+0x3d6>
 8013c3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	f43f ae5e 	beq.w	8013902 <_strtod_l+0x72>
 8013c46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c48:	dd78      	ble.n	8013d3c <_strtod_l+0x4ac>
 8013c4a:	2b16      	cmp	r3, #22
 8013c4c:	dc5f      	bgt.n	8013d0e <_strtod_l+0x47e>
 8013c4e:	4974      	ldr	r1, [pc, #464]	@ (8013e20 <_strtod_l+0x590>)
 8013c50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013c54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013c58:	4652      	mov	r2, sl
 8013c5a:	465b      	mov	r3, fp
 8013c5c:	f7ec fcf4 	bl	8000648 <__aeabi_dmul>
 8013c60:	4682      	mov	sl, r0
 8013c62:	468b      	mov	fp, r1
 8013c64:	e64d      	b.n	8013902 <_strtod_l+0x72>
 8013c66:	4b6e      	ldr	r3, [pc, #440]	@ (8013e20 <_strtod_l+0x590>)
 8013c68:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013c6c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8013c70:	f7ec fcea 	bl	8000648 <__aeabi_dmul>
 8013c74:	4682      	mov	sl, r0
 8013c76:	9808      	ldr	r0, [sp, #32]
 8013c78:	468b      	mov	fp, r1
 8013c7a:	f7ec fc6b 	bl	8000554 <__aeabi_ui2d>
 8013c7e:	4602      	mov	r2, r0
 8013c80:	460b      	mov	r3, r1
 8013c82:	4650      	mov	r0, sl
 8013c84:	4659      	mov	r1, fp
 8013c86:	f7ec fb29 	bl	80002dc <__adddf3>
 8013c8a:	2d0f      	cmp	r5, #15
 8013c8c:	4682      	mov	sl, r0
 8013c8e:	468b      	mov	fp, r1
 8013c90:	ddd5      	ble.n	8013c3e <_strtod_l+0x3ae>
 8013c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c94:	1b2c      	subs	r4, r5, r4
 8013c96:	441c      	add	r4, r3
 8013c98:	2c00      	cmp	r4, #0
 8013c9a:	f340 8096 	ble.w	8013dca <_strtod_l+0x53a>
 8013c9e:	f014 030f 	ands.w	r3, r4, #15
 8013ca2:	d00a      	beq.n	8013cba <_strtod_l+0x42a>
 8013ca4:	495e      	ldr	r1, [pc, #376]	@ (8013e20 <_strtod_l+0x590>)
 8013ca6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013caa:	4652      	mov	r2, sl
 8013cac:	465b      	mov	r3, fp
 8013cae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013cb2:	f7ec fcc9 	bl	8000648 <__aeabi_dmul>
 8013cb6:	4682      	mov	sl, r0
 8013cb8:	468b      	mov	fp, r1
 8013cba:	f034 040f 	bics.w	r4, r4, #15
 8013cbe:	d073      	beq.n	8013da8 <_strtod_l+0x518>
 8013cc0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8013cc4:	dd48      	ble.n	8013d58 <_strtod_l+0x4c8>
 8013cc6:	2400      	movs	r4, #0
 8013cc8:	46a0      	mov	r8, r4
 8013cca:	940a      	str	r4, [sp, #40]	@ 0x28
 8013ccc:	46a1      	mov	r9, r4
 8013cce:	9a05      	ldr	r2, [sp, #20]
 8013cd0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8013e28 <_strtod_l+0x598>
 8013cd4:	2322      	movs	r3, #34	@ 0x22
 8013cd6:	6013      	str	r3, [r2, #0]
 8013cd8:	f04f 0a00 	mov.w	sl, #0
 8013cdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013cde:	2b00      	cmp	r3, #0
 8013ce0:	f43f ae0f 	beq.w	8013902 <_strtod_l+0x72>
 8013ce4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013ce6:	9805      	ldr	r0, [sp, #20]
 8013ce8:	f7ff f942 	bl	8012f70 <_Bfree>
 8013cec:	9805      	ldr	r0, [sp, #20]
 8013cee:	4649      	mov	r1, r9
 8013cf0:	f7ff f93e 	bl	8012f70 <_Bfree>
 8013cf4:	9805      	ldr	r0, [sp, #20]
 8013cf6:	4641      	mov	r1, r8
 8013cf8:	f7ff f93a 	bl	8012f70 <_Bfree>
 8013cfc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013cfe:	9805      	ldr	r0, [sp, #20]
 8013d00:	f7ff f936 	bl	8012f70 <_Bfree>
 8013d04:	9805      	ldr	r0, [sp, #20]
 8013d06:	4621      	mov	r1, r4
 8013d08:	f7ff f932 	bl	8012f70 <_Bfree>
 8013d0c:	e5f9      	b.n	8013902 <_strtod_l+0x72>
 8013d0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013d10:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8013d14:	4293      	cmp	r3, r2
 8013d16:	dbbc      	blt.n	8013c92 <_strtod_l+0x402>
 8013d18:	4c41      	ldr	r4, [pc, #260]	@ (8013e20 <_strtod_l+0x590>)
 8013d1a:	f1c5 050f 	rsb	r5, r5, #15
 8013d1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8013d22:	4652      	mov	r2, sl
 8013d24:	465b      	mov	r3, fp
 8013d26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d2a:	f7ec fc8d 	bl	8000648 <__aeabi_dmul>
 8013d2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d30:	1b5d      	subs	r5, r3, r5
 8013d32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8013d36:	e9d4 2300 	ldrd	r2, r3, [r4]
 8013d3a:	e78f      	b.n	8013c5c <_strtod_l+0x3cc>
 8013d3c:	3316      	adds	r3, #22
 8013d3e:	dba8      	blt.n	8013c92 <_strtod_l+0x402>
 8013d40:	4b37      	ldr	r3, [pc, #220]	@ (8013e20 <_strtod_l+0x590>)
 8013d42:	eba9 0808 	sub.w	r8, r9, r8
 8013d46:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8013d4a:	e9d8 2300 	ldrd	r2, r3, [r8]
 8013d4e:	4650      	mov	r0, sl
 8013d50:	4659      	mov	r1, fp
 8013d52:	f7ec fda3 	bl	800089c <__aeabi_ddiv>
 8013d56:	e783      	b.n	8013c60 <_strtod_l+0x3d0>
 8013d58:	4b32      	ldr	r3, [pc, #200]	@ (8013e24 <_strtod_l+0x594>)
 8013d5a:	9308      	str	r3, [sp, #32]
 8013d5c:	2300      	movs	r3, #0
 8013d5e:	1124      	asrs	r4, r4, #4
 8013d60:	4650      	mov	r0, sl
 8013d62:	4659      	mov	r1, fp
 8013d64:	461e      	mov	r6, r3
 8013d66:	2c01      	cmp	r4, #1
 8013d68:	dc21      	bgt.n	8013dae <_strtod_l+0x51e>
 8013d6a:	b10b      	cbz	r3, 8013d70 <_strtod_l+0x4e0>
 8013d6c:	4682      	mov	sl, r0
 8013d6e:	468b      	mov	fp, r1
 8013d70:	492c      	ldr	r1, [pc, #176]	@ (8013e24 <_strtod_l+0x594>)
 8013d72:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8013d76:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8013d7a:	4652      	mov	r2, sl
 8013d7c:	465b      	mov	r3, fp
 8013d7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d82:	f7ec fc61 	bl	8000648 <__aeabi_dmul>
 8013d86:	4b28      	ldr	r3, [pc, #160]	@ (8013e28 <_strtod_l+0x598>)
 8013d88:	460a      	mov	r2, r1
 8013d8a:	400b      	ands	r3, r1
 8013d8c:	4927      	ldr	r1, [pc, #156]	@ (8013e2c <_strtod_l+0x59c>)
 8013d8e:	428b      	cmp	r3, r1
 8013d90:	4682      	mov	sl, r0
 8013d92:	d898      	bhi.n	8013cc6 <_strtod_l+0x436>
 8013d94:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8013d98:	428b      	cmp	r3, r1
 8013d9a:	bf86      	itte	hi
 8013d9c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8013e30 <_strtod_l+0x5a0>
 8013da0:	f04f 3aff 	movhi.w	sl, #4294967295
 8013da4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8013da8:	2300      	movs	r3, #0
 8013daa:	9308      	str	r3, [sp, #32]
 8013dac:	e07a      	b.n	8013ea4 <_strtod_l+0x614>
 8013dae:	07e2      	lsls	r2, r4, #31
 8013db0:	d505      	bpl.n	8013dbe <_strtod_l+0x52e>
 8013db2:	9b08      	ldr	r3, [sp, #32]
 8013db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013db8:	f7ec fc46 	bl	8000648 <__aeabi_dmul>
 8013dbc:	2301      	movs	r3, #1
 8013dbe:	9a08      	ldr	r2, [sp, #32]
 8013dc0:	3208      	adds	r2, #8
 8013dc2:	3601      	adds	r6, #1
 8013dc4:	1064      	asrs	r4, r4, #1
 8013dc6:	9208      	str	r2, [sp, #32]
 8013dc8:	e7cd      	b.n	8013d66 <_strtod_l+0x4d6>
 8013dca:	d0ed      	beq.n	8013da8 <_strtod_l+0x518>
 8013dcc:	4264      	negs	r4, r4
 8013dce:	f014 020f 	ands.w	r2, r4, #15
 8013dd2:	d00a      	beq.n	8013dea <_strtod_l+0x55a>
 8013dd4:	4b12      	ldr	r3, [pc, #72]	@ (8013e20 <_strtod_l+0x590>)
 8013dd6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013dda:	4650      	mov	r0, sl
 8013ddc:	4659      	mov	r1, fp
 8013dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013de2:	f7ec fd5b 	bl	800089c <__aeabi_ddiv>
 8013de6:	4682      	mov	sl, r0
 8013de8:	468b      	mov	fp, r1
 8013dea:	1124      	asrs	r4, r4, #4
 8013dec:	d0dc      	beq.n	8013da8 <_strtod_l+0x518>
 8013dee:	2c1f      	cmp	r4, #31
 8013df0:	dd20      	ble.n	8013e34 <_strtod_l+0x5a4>
 8013df2:	2400      	movs	r4, #0
 8013df4:	46a0      	mov	r8, r4
 8013df6:	940a      	str	r4, [sp, #40]	@ 0x28
 8013df8:	46a1      	mov	r9, r4
 8013dfa:	9a05      	ldr	r2, [sp, #20]
 8013dfc:	2322      	movs	r3, #34	@ 0x22
 8013dfe:	f04f 0a00 	mov.w	sl, #0
 8013e02:	f04f 0b00 	mov.w	fp, #0
 8013e06:	6013      	str	r3, [r2, #0]
 8013e08:	e768      	b.n	8013cdc <_strtod_l+0x44c>
 8013e0a:	bf00      	nop
 8013e0c:	0801718d 	.word	0x0801718d
 8013e10:	080173a4 	.word	0x080173a4
 8013e14:	08017185 	.word	0x08017185
 8013e18:	080171ba 	.word	0x080171ba
 8013e1c:	08017568 	.word	0x08017568
 8013e20:	080172d8 	.word	0x080172d8
 8013e24:	080172b0 	.word	0x080172b0
 8013e28:	7ff00000 	.word	0x7ff00000
 8013e2c:	7ca00000 	.word	0x7ca00000
 8013e30:	7fefffff 	.word	0x7fefffff
 8013e34:	f014 0310 	ands.w	r3, r4, #16
 8013e38:	bf18      	it	ne
 8013e3a:	236a      	movne	r3, #106	@ 0x6a
 8013e3c:	4ea9      	ldr	r6, [pc, #676]	@ (80140e4 <_strtod_l+0x854>)
 8013e3e:	9308      	str	r3, [sp, #32]
 8013e40:	4650      	mov	r0, sl
 8013e42:	4659      	mov	r1, fp
 8013e44:	2300      	movs	r3, #0
 8013e46:	07e2      	lsls	r2, r4, #31
 8013e48:	d504      	bpl.n	8013e54 <_strtod_l+0x5c4>
 8013e4a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013e4e:	f7ec fbfb 	bl	8000648 <__aeabi_dmul>
 8013e52:	2301      	movs	r3, #1
 8013e54:	1064      	asrs	r4, r4, #1
 8013e56:	f106 0608 	add.w	r6, r6, #8
 8013e5a:	d1f4      	bne.n	8013e46 <_strtod_l+0x5b6>
 8013e5c:	b10b      	cbz	r3, 8013e62 <_strtod_l+0x5d2>
 8013e5e:	4682      	mov	sl, r0
 8013e60:	468b      	mov	fp, r1
 8013e62:	9b08      	ldr	r3, [sp, #32]
 8013e64:	b1b3      	cbz	r3, 8013e94 <_strtod_l+0x604>
 8013e66:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8013e6a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8013e6e:	2b00      	cmp	r3, #0
 8013e70:	4659      	mov	r1, fp
 8013e72:	dd0f      	ble.n	8013e94 <_strtod_l+0x604>
 8013e74:	2b1f      	cmp	r3, #31
 8013e76:	dd55      	ble.n	8013f24 <_strtod_l+0x694>
 8013e78:	2b34      	cmp	r3, #52	@ 0x34
 8013e7a:	bfde      	ittt	le
 8013e7c:	f04f 33ff 	movle.w	r3, #4294967295
 8013e80:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8013e84:	4093      	lslle	r3, r2
 8013e86:	f04f 0a00 	mov.w	sl, #0
 8013e8a:	bfcc      	ite	gt
 8013e8c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8013e90:	ea03 0b01 	andle.w	fp, r3, r1
 8013e94:	2200      	movs	r2, #0
 8013e96:	2300      	movs	r3, #0
 8013e98:	4650      	mov	r0, sl
 8013e9a:	4659      	mov	r1, fp
 8013e9c:	f7ec fe3c 	bl	8000b18 <__aeabi_dcmpeq>
 8013ea0:	2800      	cmp	r0, #0
 8013ea2:	d1a6      	bne.n	8013df2 <_strtod_l+0x562>
 8013ea4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013ea6:	9300      	str	r3, [sp, #0]
 8013ea8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8013eaa:	9805      	ldr	r0, [sp, #20]
 8013eac:	462b      	mov	r3, r5
 8013eae:	463a      	mov	r2, r7
 8013eb0:	f7ff f8c6 	bl	8013040 <__s2b>
 8013eb4:	900a      	str	r0, [sp, #40]	@ 0x28
 8013eb6:	2800      	cmp	r0, #0
 8013eb8:	f43f af05 	beq.w	8013cc6 <_strtod_l+0x436>
 8013ebc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013ebe:	2a00      	cmp	r2, #0
 8013ec0:	eba9 0308 	sub.w	r3, r9, r8
 8013ec4:	bfa8      	it	ge
 8013ec6:	2300      	movge	r3, #0
 8013ec8:	9312      	str	r3, [sp, #72]	@ 0x48
 8013eca:	2400      	movs	r4, #0
 8013ecc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8013ed0:	9316      	str	r3, [sp, #88]	@ 0x58
 8013ed2:	46a0      	mov	r8, r4
 8013ed4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013ed6:	9805      	ldr	r0, [sp, #20]
 8013ed8:	6859      	ldr	r1, [r3, #4]
 8013eda:	f7ff f809 	bl	8012ef0 <_Balloc>
 8013ede:	4681      	mov	r9, r0
 8013ee0:	2800      	cmp	r0, #0
 8013ee2:	f43f aef4 	beq.w	8013cce <_strtod_l+0x43e>
 8013ee6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013ee8:	691a      	ldr	r2, [r3, #16]
 8013eea:	3202      	adds	r2, #2
 8013eec:	f103 010c 	add.w	r1, r3, #12
 8013ef0:	0092      	lsls	r2, r2, #2
 8013ef2:	300c      	adds	r0, #12
 8013ef4:	f7fe f899 	bl	801202a <memcpy>
 8013ef8:	ec4b ab10 	vmov	d0, sl, fp
 8013efc:	9805      	ldr	r0, [sp, #20]
 8013efe:	aa1c      	add	r2, sp, #112	@ 0x70
 8013f00:	a91b      	add	r1, sp, #108	@ 0x6c
 8013f02:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8013f06:	f7ff fbd7 	bl	80136b8 <__d2b>
 8013f0a:	901a      	str	r0, [sp, #104]	@ 0x68
 8013f0c:	2800      	cmp	r0, #0
 8013f0e:	f43f aede 	beq.w	8013cce <_strtod_l+0x43e>
 8013f12:	9805      	ldr	r0, [sp, #20]
 8013f14:	2101      	movs	r1, #1
 8013f16:	f7ff f929 	bl	801316c <__i2b>
 8013f1a:	4680      	mov	r8, r0
 8013f1c:	b948      	cbnz	r0, 8013f32 <_strtod_l+0x6a2>
 8013f1e:	f04f 0800 	mov.w	r8, #0
 8013f22:	e6d4      	b.n	8013cce <_strtod_l+0x43e>
 8013f24:	f04f 32ff 	mov.w	r2, #4294967295
 8013f28:	fa02 f303 	lsl.w	r3, r2, r3
 8013f2c:	ea03 0a0a 	and.w	sl, r3, sl
 8013f30:	e7b0      	b.n	8013e94 <_strtod_l+0x604>
 8013f32:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8013f34:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8013f36:	2d00      	cmp	r5, #0
 8013f38:	bfab      	itete	ge
 8013f3a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8013f3c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8013f3e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8013f40:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8013f42:	bfac      	ite	ge
 8013f44:	18ef      	addge	r7, r5, r3
 8013f46:	1b5e      	sublt	r6, r3, r5
 8013f48:	9b08      	ldr	r3, [sp, #32]
 8013f4a:	1aed      	subs	r5, r5, r3
 8013f4c:	4415      	add	r5, r2
 8013f4e:	4b66      	ldr	r3, [pc, #408]	@ (80140e8 <_strtod_l+0x858>)
 8013f50:	3d01      	subs	r5, #1
 8013f52:	429d      	cmp	r5, r3
 8013f54:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8013f58:	da50      	bge.n	8013ffc <_strtod_l+0x76c>
 8013f5a:	1b5b      	subs	r3, r3, r5
 8013f5c:	2b1f      	cmp	r3, #31
 8013f5e:	eba2 0203 	sub.w	r2, r2, r3
 8013f62:	f04f 0101 	mov.w	r1, #1
 8013f66:	dc3d      	bgt.n	8013fe4 <_strtod_l+0x754>
 8013f68:	fa01 f303 	lsl.w	r3, r1, r3
 8013f6c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013f6e:	2300      	movs	r3, #0
 8013f70:	9310      	str	r3, [sp, #64]	@ 0x40
 8013f72:	18bd      	adds	r5, r7, r2
 8013f74:	9b08      	ldr	r3, [sp, #32]
 8013f76:	42af      	cmp	r7, r5
 8013f78:	4416      	add	r6, r2
 8013f7a:	441e      	add	r6, r3
 8013f7c:	463b      	mov	r3, r7
 8013f7e:	bfa8      	it	ge
 8013f80:	462b      	movge	r3, r5
 8013f82:	42b3      	cmp	r3, r6
 8013f84:	bfa8      	it	ge
 8013f86:	4633      	movge	r3, r6
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	bfc2      	ittt	gt
 8013f8c:	1aed      	subgt	r5, r5, r3
 8013f8e:	1af6      	subgt	r6, r6, r3
 8013f90:	1aff      	subgt	r7, r7, r3
 8013f92:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	dd16      	ble.n	8013fc6 <_strtod_l+0x736>
 8013f98:	4641      	mov	r1, r8
 8013f9a:	9805      	ldr	r0, [sp, #20]
 8013f9c:	461a      	mov	r2, r3
 8013f9e:	f7ff f9a5 	bl	80132ec <__pow5mult>
 8013fa2:	4680      	mov	r8, r0
 8013fa4:	2800      	cmp	r0, #0
 8013fa6:	d0ba      	beq.n	8013f1e <_strtod_l+0x68e>
 8013fa8:	4601      	mov	r1, r0
 8013faa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8013fac:	9805      	ldr	r0, [sp, #20]
 8013fae:	f7ff f8f3 	bl	8013198 <__multiply>
 8013fb2:	900e      	str	r0, [sp, #56]	@ 0x38
 8013fb4:	2800      	cmp	r0, #0
 8013fb6:	f43f ae8a 	beq.w	8013cce <_strtod_l+0x43e>
 8013fba:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013fbc:	9805      	ldr	r0, [sp, #20]
 8013fbe:	f7fe ffd7 	bl	8012f70 <_Bfree>
 8013fc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013fc4:	931a      	str	r3, [sp, #104]	@ 0x68
 8013fc6:	2d00      	cmp	r5, #0
 8013fc8:	dc1d      	bgt.n	8014006 <_strtod_l+0x776>
 8013fca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	dd23      	ble.n	8014018 <_strtod_l+0x788>
 8013fd0:	4649      	mov	r1, r9
 8013fd2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8013fd4:	9805      	ldr	r0, [sp, #20]
 8013fd6:	f7ff f989 	bl	80132ec <__pow5mult>
 8013fda:	4681      	mov	r9, r0
 8013fdc:	b9e0      	cbnz	r0, 8014018 <_strtod_l+0x788>
 8013fde:	f04f 0900 	mov.w	r9, #0
 8013fe2:	e674      	b.n	8013cce <_strtod_l+0x43e>
 8013fe4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8013fe8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8013fec:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8013ff0:	35e2      	adds	r5, #226	@ 0xe2
 8013ff2:	fa01 f305 	lsl.w	r3, r1, r5
 8013ff6:	9310      	str	r3, [sp, #64]	@ 0x40
 8013ff8:	9113      	str	r1, [sp, #76]	@ 0x4c
 8013ffa:	e7ba      	b.n	8013f72 <_strtod_l+0x6e2>
 8013ffc:	2300      	movs	r3, #0
 8013ffe:	9310      	str	r3, [sp, #64]	@ 0x40
 8014000:	2301      	movs	r3, #1
 8014002:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014004:	e7b5      	b.n	8013f72 <_strtod_l+0x6e2>
 8014006:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014008:	9805      	ldr	r0, [sp, #20]
 801400a:	462a      	mov	r2, r5
 801400c:	f7ff f9c8 	bl	80133a0 <__lshift>
 8014010:	901a      	str	r0, [sp, #104]	@ 0x68
 8014012:	2800      	cmp	r0, #0
 8014014:	d1d9      	bne.n	8013fca <_strtod_l+0x73a>
 8014016:	e65a      	b.n	8013cce <_strtod_l+0x43e>
 8014018:	2e00      	cmp	r6, #0
 801401a:	dd07      	ble.n	801402c <_strtod_l+0x79c>
 801401c:	4649      	mov	r1, r9
 801401e:	9805      	ldr	r0, [sp, #20]
 8014020:	4632      	mov	r2, r6
 8014022:	f7ff f9bd 	bl	80133a0 <__lshift>
 8014026:	4681      	mov	r9, r0
 8014028:	2800      	cmp	r0, #0
 801402a:	d0d8      	beq.n	8013fde <_strtod_l+0x74e>
 801402c:	2f00      	cmp	r7, #0
 801402e:	dd08      	ble.n	8014042 <_strtod_l+0x7b2>
 8014030:	4641      	mov	r1, r8
 8014032:	9805      	ldr	r0, [sp, #20]
 8014034:	463a      	mov	r2, r7
 8014036:	f7ff f9b3 	bl	80133a0 <__lshift>
 801403a:	4680      	mov	r8, r0
 801403c:	2800      	cmp	r0, #0
 801403e:	f43f ae46 	beq.w	8013cce <_strtod_l+0x43e>
 8014042:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014044:	9805      	ldr	r0, [sp, #20]
 8014046:	464a      	mov	r2, r9
 8014048:	f7ff fa32 	bl	80134b0 <__mdiff>
 801404c:	4604      	mov	r4, r0
 801404e:	2800      	cmp	r0, #0
 8014050:	f43f ae3d 	beq.w	8013cce <_strtod_l+0x43e>
 8014054:	68c3      	ldr	r3, [r0, #12]
 8014056:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014058:	2300      	movs	r3, #0
 801405a:	60c3      	str	r3, [r0, #12]
 801405c:	4641      	mov	r1, r8
 801405e:	f7ff fa0b 	bl	8013478 <__mcmp>
 8014062:	2800      	cmp	r0, #0
 8014064:	da46      	bge.n	80140f4 <_strtod_l+0x864>
 8014066:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014068:	ea53 030a 	orrs.w	r3, r3, sl
 801406c:	d16c      	bne.n	8014148 <_strtod_l+0x8b8>
 801406e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014072:	2b00      	cmp	r3, #0
 8014074:	d168      	bne.n	8014148 <_strtod_l+0x8b8>
 8014076:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801407a:	0d1b      	lsrs	r3, r3, #20
 801407c:	051b      	lsls	r3, r3, #20
 801407e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8014082:	d961      	bls.n	8014148 <_strtod_l+0x8b8>
 8014084:	6963      	ldr	r3, [r4, #20]
 8014086:	b913      	cbnz	r3, 801408e <_strtod_l+0x7fe>
 8014088:	6923      	ldr	r3, [r4, #16]
 801408a:	2b01      	cmp	r3, #1
 801408c:	dd5c      	ble.n	8014148 <_strtod_l+0x8b8>
 801408e:	4621      	mov	r1, r4
 8014090:	2201      	movs	r2, #1
 8014092:	9805      	ldr	r0, [sp, #20]
 8014094:	f7ff f984 	bl	80133a0 <__lshift>
 8014098:	4641      	mov	r1, r8
 801409a:	4604      	mov	r4, r0
 801409c:	f7ff f9ec 	bl	8013478 <__mcmp>
 80140a0:	2800      	cmp	r0, #0
 80140a2:	dd51      	ble.n	8014148 <_strtod_l+0x8b8>
 80140a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80140a8:	9a08      	ldr	r2, [sp, #32]
 80140aa:	0d1b      	lsrs	r3, r3, #20
 80140ac:	051b      	lsls	r3, r3, #20
 80140ae:	2a00      	cmp	r2, #0
 80140b0:	d06b      	beq.n	801418a <_strtod_l+0x8fa>
 80140b2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80140b6:	d868      	bhi.n	801418a <_strtod_l+0x8fa>
 80140b8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80140bc:	f67f ae9d 	bls.w	8013dfa <_strtod_l+0x56a>
 80140c0:	4b0a      	ldr	r3, [pc, #40]	@ (80140ec <_strtod_l+0x85c>)
 80140c2:	4650      	mov	r0, sl
 80140c4:	4659      	mov	r1, fp
 80140c6:	2200      	movs	r2, #0
 80140c8:	f7ec fabe 	bl	8000648 <__aeabi_dmul>
 80140cc:	4b08      	ldr	r3, [pc, #32]	@ (80140f0 <_strtod_l+0x860>)
 80140ce:	400b      	ands	r3, r1
 80140d0:	4682      	mov	sl, r0
 80140d2:	468b      	mov	fp, r1
 80140d4:	2b00      	cmp	r3, #0
 80140d6:	f47f ae05 	bne.w	8013ce4 <_strtod_l+0x454>
 80140da:	9a05      	ldr	r2, [sp, #20]
 80140dc:	2322      	movs	r3, #34	@ 0x22
 80140de:	6013      	str	r3, [r2, #0]
 80140e0:	e600      	b.n	8013ce4 <_strtod_l+0x454>
 80140e2:	bf00      	nop
 80140e4:	080173d0 	.word	0x080173d0
 80140e8:	fffffc02 	.word	0xfffffc02
 80140ec:	39500000 	.word	0x39500000
 80140f0:	7ff00000 	.word	0x7ff00000
 80140f4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80140f8:	d165      	bne.n	80141c6 <_strtod_l+0x936>
 80140fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80140fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014100:	b35a      	cbz	r2, 801415a <_strtod_l+0x8ca>
 8014102:	4a9f      	ldr	r2, [pc, #636]	@ (8014380 <_strtod_l+0xaf0>)
 8014104:	4293      	cmp	r3, r2
 8014106:	d12b      	bne.n	8014160 <_strtod_l+0x8d0>
 8014108:	9b08      	ldr	r3, [sp, #32]
 801410a:	4651      	mov	r1, sl
 801410c:	b303      	cbz	r3, 8014150 <_strtod_l+0x8c0>
 801410e:	4b9d      	ldr	r3, [pc, #628]	@ (8014384 <_strtod_l+0xaf4>)
 8014110:	465a      	mov	r2, fp
 8014112:	4013      	ands	r3, r2
 8014114:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8014118:	f04f 32ff 	mov.w	r2, #4294967295
 801411c:	d81b      	bhi.n	8014156 <_strtod_l+0x8c6>
 801411e:	0d1b      	lsrs	r3, r3, #20
 8014120:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8014124:	fa02 f303 	lsl.w	r3, r2, r3
 8014128:	4299      	cmp	r1, r3
 801412a:	d119      	bne.n	8014160 <_strtod_l+0x8d0>
 801412c:	4b96      	ldr	r3, [pc, #600]	@ (8014388 <_strtod_l+0xaf8>)
 801412e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014130:	429a      	cmp	r2, r3
 8014132:	d102      	bne.n	801413a <_strtod_l+0x8aa>
 8014134:	3101      	adds	r1, #1
 8014136:	f43f adca 	beq.w	8013cce <_strtod_l+0x43e>
 801413a:	4b92      	ldr	r3, [pc, #584]	@ (8014384 <_strtod_l+0xaf4>)
 801413c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801413e:	401a      	ands	r2, r3
 8014140:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8014144:	f04f 0a00 	mov.w	sl, #0
 8014148:	9b08      	ldr	r3, [sp, #32]
 801414a:	2b00      	cmp	r3, #0
 801414c:	d1b8      	bne.n	80140c0 <_strtod_l+0x830>
 801414e:	e5c9      	b.n	8013ce4 <_strtod_l+0x454>
 8014150:	f04f 33ff 	mov.w	r3, #4294967295
 8014154:	e7e8      	b.n	8014128 <_strtod_l+0x898>
 8014156:	4613      	mov	r3, r2
 8014158:	e7e6      	b.n	8014128 <_strtod_l+0x898>
 801415a:	ea53 030a 	orrs.w	r3, r3, sl
 801415e:	d0a1      	beq.n	80140a4 <_strtod_l+0x814>
 8014160:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014162:	b1db      	cbz	r3, 801419c <_strtod_l+0x90c>
 8014164:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014166:	4213      	tst	r3, r2
 8014168:	d0ee      	beq.n	8014148 <_strtod_l+0x8b8>
 801416a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801416c:	9a08      	ldr	r2, [sp, #32]
 801416e:	4650      	mov	r0, sl
 8014170:	4659      	mov	r1, fp
 8014172:	b1bb      	cbz	r3, 80141a4 <_strtod_l+0x914>
 8014174:	f7ff fb6e 	bl	8013854 <sulp>
 8014178:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801417c:	ec53 2b10 	vmov	r2, r3, d0
 8014180:	f7ec f8ac 	bl	80002dc <__adddf3>
 8014184:	4682      	mov	sl, r0
 8014186:	468b      	mov	fp, r1
 8014188:	e7de      	b.n	8014148 <_strtod_l+0x8b8>
 801418a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801418e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014192:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014196:	f04f 3aff 	mov.w	sl, #4294967295
 801419a:	e7d5      	b.n	8014148 <_strtod_l+0x8b8>
 801419c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801419e:	ea13 0f0a 	tst.w	r3, sl
 80141a2:	e7e1      	b.n	8014168 <_strtod_l+0x8d8>
 80141a4:	f7ff fb56 	bl	8013854 <sulp>
 80141a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80141ac:	ec53 2b10 	vmov	r2, r3, d0
 80141b0:	f7ec f892 	bl	80002d8 <__aeabi_dsub>
 80141b4:	2200      	movs	r2, #0
 80141b6:	2300      	movs	r3, #0
 80141b8:	4682      	mov	sl, r0
 80141ba:	468b      	mov	fp, r1
 80141bc:	f7ec fcac 	bl	8000b18 <__aeabi_dcmpeq>
 80141c0:	2800      	cmp	r0, #0
 80141c2:	d0c1      	beq.n	8014148 <_strtod_l+0x8b8>
 80141c4:	e619      	b.n	8013dfa <_strtod_l+0x56a>
 80141c6:	4641      	mov	r1, r8
 80141c8:	4620      	mov	r0, r4
 80141ca:	f7ff facd 	bl	8013768 <__ratio>
 80141ce:	ec57 6b10 	vmov	r6, r7, d0
 80141d2:	2200      	movs	r2, #0
 80141d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80141d8:	4630      	mov	r0, r6
 80141da:	4639      	mov	r1, r7
 80141dc:	f7ec fcb0 	bl	8000b40 <__aeabi_dcmple>
 80141e0:	2800      	cmp	r0, #0
 80141e2:	d06f      	beq.n	80142c4 <_strtod_l+0xa34>
 80141e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80141e6:	2b00      	cmp	r3, #0
 80141e8:	d17a      	bne.n	80142e0 <_strtod_l+0xa50>
 80141ea:	f1ba 0f00 	cmp.w	sl, #0
 80141ee:	d158      	bne.n	80142a2 <_strtod_l+0xa12>
 80141f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80141f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	d15a      	bne.n	80142b0 <_strtod_l+0xa20>
 80141fa:	4b64      	ldr	r3, [pc, #400]	@ (801438c <_strtod_l+0xafc>)
 80141fc:	2200      	movs	r2, #0
 80141fe:	4630      	mov	r0, r6
 8014200:	4639      	mov	r1, r7
 8014202:	f7ec fc93 	bl	8000b2c <__aeabi_dcmplt>
 8014206:	2800      	cmp	r0, #0
 8014208:	d159      	bne.n	80142be <_strtod_l+0xa2e>
 801420a:	4630      	mov	r0, r6
 801420c:	4639      	mov	r1, r7
 801420e:	4b60      	ldr	r3, [pc, #384]	@ (8014390 <_strtod_l+0xb00>)
 8014210:	2200      	movs	r2, #0
 8014212:	f7ec fa19 	bl	8000648 <__aeabi_dmul>
 8014216:	4606      	mov	r6, r0
 8014218:	460f      	mov	r7, r1
 801421a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801421e:	9606      	str	r6, [sp, #24]
 8014220:	9307      	str	r3, [sp, #28]
 8014222:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014226:	4d57      	ldr	r5, [pc, #348]	@ (8014384 <_strtod_l+0xaf4>)
 8014228:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801422c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801422e:	401d      	ands	r5, r3
 8014230:	4b58      	ldr	r3, [pc, #352]	@ (8014394 <_strtod_l+0xb04>)
 8014232:	429d      	cmp	r5, r3
 8014234:	f040 80b2 	bne.w	801439c <_strtod_l+0xb0c>
 8014238:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801423a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801423e:	ec4b ab10 	vmov	d0, sl, fp
 8014242:	f7ff f9c9 	bl	80135d8 <__ulp>
 8014246:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801424a:	ec51 0b10 	vmov	r0, r1, d0
 801424e:	f7ec f9fb 	bl	8000648 <__aeabi_dmul>
 8014252:	4652      	mov	r2, sl
 8014254:	465b      	mov	r3, fp
 8014256:	f7ec f841 	bl	80002dc <__adddf3>
 801425a:	460b      	mov	r3, r1
 801425c:	4949      	ldr	r1, [pc, #292]	@ (8014384 <_strtod_l+0xaf4>)
 801425e:	4a4e      	ldr	r2, [pc, #312]	@ (8014398 <_strtod_l+0xb08>)
 8014260:	4019      	ands	r1, r3
 8014262:	4291      	cmp	r1, r2
 8014264:	4682      	mov	sl, r0
 8014266:	d942      	bls.n	80142ee <_strtod_l+0xa5e>
 8014268:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801426a:	4b47      	ldr	r3, [pc, #284]	@ (8014388 <_strtod_l+0xaf8>)
 801426c:	429a      	cmp	r2, r3
 801426e:	d103      	bne.n	8014278 <_strtod_l+0x9e8>
 8014270:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014272:	3301      	adds	r3, #1
 8014274:	f43f ad2b 	beq.w	8013cce <_strtod_l+0x43e>
 8014278:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8014388 <_strtod_l+0xaf8>
 801427c:	f04f 3aff 	mov.w	sl, #4294967295
 8014280:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014282:	9805      	ldr	r0, [sp, #20]
 8014284:	f7fe fe74 	bl	8012f70 <_Bfree>
 8014288:	9805      	ldr	r0, [sp, #20]
 801428a:	4649      	mov	r1, r9
 801428c:	f7fe fe70 	bl	8012f70 <_Bfree>
 8014290:	9805      	ldr	r0, [sp, #20]
 8014292:	4641      	mov	r1, r8
 8014294:	f7fe fe6c 	bl	8012f70 <_Bfree>
 8014298:	9805      	ldr	r0, [sp, #20]
 801429a:	4621      	mov	r1, r4
 801429c:	f7fe fe68 	bl	8012f70 <_Bfree>
 80142a0:	e618      	b.n	8013ed4 <_strtod_l+0x644>
 80142a2:	f1ba 0f01 	cmp.w	sl, #1
 80142a6:	d103      	bne.n	80142b0 <_strtod_l+0xa20>
 80142a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80142aa:	2b00      	cmp	r3, #0
 80142ac:	f43f ada5 	beq.w	8013dfa <_strtod_l+0x56a>
 80142b0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8014360 <_strtod_l+0xad0>
 80142b4:	4f35      	ldr	r7, [pc, #212]	@ (801438c <_strtod_l+0xafc>)
 80142b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80142ba:	2600      	movs	r6, #0
 80142bc:	e7b1      	b.n	8014222 <_strtod_l+0x992>
 80142be:	4f34      	ldr	r7, [pc, #208]	@ (8014390 <_strtod_l+0xb00>)
 80142c0:	2600      	movs	r6, #0
 80142c2:	e7aa      	b.n	801421a <_strtod_l+0x98a>
 80142c4:	4b32      	ldr	r3, [pc, #200]	@ (8014390 <_strtod_l+0xb00>)
 80142c6:	4630      	mov	r0, r6
 80142c8:	4639      	mov	r1, r7
 80142ca:	2200      	movs	r2, #0
 80142cc:	f7ec f9bc 	bl	8000648 <__aeabi_dmul>
 80142d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80142d2:	4606      	mov	r6, r0
 80142d4:	460f      	mov	r7, r1
 80142d6:	2b00      	cmp	r3, #0
 80142d8:	d09f      	beq.n	801421a <_strtod_l+0x98a>
 80142da:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80142de:	e7a0      	b.n	8014222 <_strtod_l+0x992>
 80142e0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8014368 <_strtod_l+0xad8>
 80142e4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80142e8:	ec57 6b17 	vmov	r6, r7, d7
 80142ec:	e799      	b.n	8014222 <_strtod_l+0x992>
 80142ee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80142f2:	9b08      	ldr	r3, [sp, #32]
 80142f4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80142f8:	2b00      	cmp	r3, #0
 80142fa:	d1c1      	bne.n	8014280 <_strtod_l+0x9f0>
 80142fc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014300:	0d1b      	lsrs	r3, r3, #20
 8014302:	051b      	lsls	r3, r3, #20
 8014304:	429d      	cmp	r5, r3
 8014306:	d1bb      	bne.n	8014280 <_strtod_l+0x9f0>
 8014308:	4630      	mov	r0, r6
 801430a:	4639      	mov	r1, r7
 801430c:	f7ec fcfc 	bl	8000d08 <__aeabi_d2lz>
 8014310:	f7ec f96c 	bl	80005ec <__aeabi_l2d>
 8014314:	4602      	mov	r2, r0
 8014316:	460b      	mov	r3, r1
 8014318:	4630      	mov	r0, r6
 801431a:	4639      	mov	r1, r7
 801431c:	f7eb ffdc 	bl	80002d8 <__aeabi_dsub>
 8014320:	460b      	mov	r3, r1
 8014322:	4602      	mov	r2, r0
 8014324:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8014328:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801432c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801432e:	ea46 060a 	orr.w	r6, r6, sl
 8014332:	431e      	orrs	r6, r3
 8014334:	d06f      	beq.n	8014416 <_strtod_l+0xb86>
 8014336:	a30e      	add	r3, pc, #56	@ (adr r3, 8014370 <_strtod_l+0xae0>)
 8014338:	e9d3 2300 	ldrd	r2, r3, [r3]
 801433c:	f7ec fbf6 	bl	8000b2c <__aeabi_dcmplt>
 8014340:	2800      	cmp	r0, #0
 8014342:	f47f accf 	bne.w	8013ce4 <_strtod_l+0x454>
 8014346:	a30c      	add	r3, pc, #48	@ (adr r3, 8014378 <_strtod_l+0xae8>)
 8014348:	e9d3 2300 	ldrd	r2, r3, [r3]
 801434c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014350:	f7ec fc0a 	bl	8000b68 <__aeabi_dcmpgt>
 8014354:	2800      	cmp	r0, #0
 8014356:	d093      	beq.n	8014280 <_strtod_l+0x9f0>
 8014358:	e4c4      	b.n	8013ce4 <_strtod_l+0x454>
 801435a:	bf00      	nop
 801435c:	f3af 8000 	nop.w
 8014360:	00000000 	.word	0x00000000
 8014364:	bff00000 	.word	0xbff00000
 8014368:	00000000 	.word	0x00000000
 801436c:	3ff00000 	.word	0x3ff00000
 8014370:	94a03595 	.word	0x94a03595
 8014374:	3fdfffff 	.word	0x3fdfffff
 8014378:	35afe535 	.word	0x35afe535
 801437c:	3fe00000 	.word	0x3fe00000
 8014380:	000fffff 	.word	0x000fffff
 8014384:	7ff00000 	.word	0x7ff00000
 8014388:	7fefffff 	.word	0x7fefffff
 801438c:	3ff00000 	.word	0x3ff00000
 8014390:	3fe00000 	.word	0x3fe00000
 8014394:	7fe00000 	.word	0x7fe00000
 8014398:	7c9fffff 	.word	0x7c9fffff
 801439c:	9b08      	ldr	r3, [sp, #32]
 801439e:	b323      	cbz	r3, 80143ea <_strtod_l+0xb5a>
 80143a0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80143a4:	d821      	bhi.n	80143ea <_strtod_l+0xb5a>
 80143a6:	a328      	add	r3, pc, #160	@ (adr r3, 8014448 <_strtod_l+0xbb8>)
 80143a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143ac:	4630      	mov	r0, r6
 80143ae:	4639      	mov	r1, r7
 80143b0:	f7ec fbc6 	bl	8000b40 <__aeabi_dcmple>
 80143b4:	b1a0      	cbz	r0, 80143e0 <_strtod_l+0xb50>
 80143b6:	4639      	mov	r1, r7
 80143b8:	4630      	mov	r0, r6
 80143ba:	f7ec fc1d 	bl	8000bf8 <__aeabi_d2uiz>
 80143be:	2801      	cmp	r0, #1
 80143c0:	bf38      	it	cc
 80143c2:	2001      	movcc	r0, #1
 80143c4:	f7ec f8c6 	bl	8000554 <__aeabi_ui2d>
 80143c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80143ca:	4606      	mov	r6, r0
 80143cc:	460f      	mov	r7, r1
 80143ce:	b9fb      	cbnz	r3, 8014410 <_strtod_l+0xb80>
 80143d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80143d4:	9014      	str	r0, [sp, #80]	@ 0x50
 80143d6:	9315      	str	r3, [sp, #84]	@ 0x54
 80143d8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80143dc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80143e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80143e2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80143e6:	1b5b      	subs	r3, r3, r5
 80143e8:	9311      	str	r3, [sp, #68]	@ 0x44
 80143ea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80143ee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80143f2:	f7ff f8f1 	bl	80135d8 <__ulp>
 80143f6:	4650      	mov	r0, sl
 80143f8:	ec53 2b10 	vmov	r2, r3, d0
 80143fc:	4659      	mov	r1, fp
 80143fe:	f7ec f923 	bl	8000648 <__aeabi_dmul>
 8014402:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8014406:	f7eb ff69 	bl	80002dc <__adddf3>
 801440a:	4682      	mov	sl, r0
 801440c:	468b      	mov	fp, r1
 801440e:	e770      	b.n	80142f2 <_strtod_l+0xa62>
 8014410:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8014414:	e7e0      	b.n	80143d8 <_strtod_l+0xb48>
 8014416:	a30e      	add	r3, pc, #56	@ (adr r3, 8014450 <_strtod_l+0xbc0>)
 8014418:	e9d3 2300 	ldrd	r2, r3, [r3]
 801441c:	f7ec fb86 	bl	8000b2c <__aeabi_dcmplt>
 8014420:	e798      	b.n	8014354 <_strtod_l+0xac4>
 8014422:	2300      	movs	r3, #0
 8014424:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014426:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8014428:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801442a:	6013      	str	r3, [r2, #0]
 801442c:	f7ff ba6d 	b.w	801390a <_strtod_l+0x7a>
 8014430:	2a65      	cmp	r2, #101	@ 0x65
 8014432:	f43f ab66 	beq.w	8013b02 <_strtod_l+0x272>
 8014436:	2a45      	cmp	r2, #69	@ 0x45
 8014438:	f43f ab63 	beq.w	8013b02 <_strtod_l+0x272>
 801443c:	2301      	movs	r3, #1
 801443e:	f7ff bb9e 	b.w	8013b7e <_strtod_l+0x2ee>
 8014442:	bf00      	nop
 8014444:	f3af 8000 	nop.w
 8014448:	ffc00000 	.word	0xffc00000
 801444c:	41dfffff 	.word	0x41dfffff
 8014450:	94a03595 	.word	0x94a03595
 8014454:	3fcfffff 	.word	0x3fcfffff

08014458 <_strtod_r>:
 8014458:	4b01      	ldr	r3, [pc, #4]	@ (8014460 <_strtod_r+0x8>)
 801445a:	f7ff ba19 	b.w	8013890 <_strtod_l>
 801445e:	bf00      	nop
 8014460:	2000024c 	.word	0x2000024c

08014464 <_strtol_l.constprop.0>:
 8014464:	2b24      	cmp	r3, #36	@ 0x24
 8014466:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801446a:	4686      	mov	lr, r0
 801446c:	4690      	mov	r8, r2
 801446e:	d801      	bhi.n	8014474 <_strtol_l.constprop.0+0x10>
 8014470:	2b01      	cmp	r3, #1
 8014472:	d106      	bne.n	8014482 <_strtol_l.constprop.0+0x1e>
 8014474:	f7fd fdac 	bl	8011fd0 <__errno>
 8014478:	2316      	movs	r3, #22
 801447a:	6003      	str	r3, [r0, #0]
 801447c:	2000      	movs	r0, #0
 801447e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014482:	4834      	ldr	r0, [pc, #208]	@ (8014554 <_strtol_l.constprop.0+0xf0>)
 8014484:	460d      	mov	r5, r1
 8014486:	462a      	mov	r2, r5
 8014488:	f815 4b01 	ldrb.w	r4, [r5], #1
 801448c:	5d06      	ldrb	r6, [r0, r4]
 801448e:	f016 0608 	ands.w	r6, r6, #8
 8014492:	d1f8      	bne.n	8014486 <_strtol_l.constprop.0+0x22>
 8014494:	2c2d      	cmp	r4, #45	@ 0x2d
 8014496:	d12d      	bne.n	80144f4 <_strtol_l.constprop.0+0x90>
 8014498:	782c      	ldrb	r4, [r5, #0]
 801449a:	2601      	movs	r6, #1
 801449c:	1c95      	adds	r5, r2, #2
 801449e:	f033 0210 	bics.w	r2, r3, #16
 80144a2:	d109      	bne.n	80144b8 <_strtol_l.constprop.0+0x54>
 80144a4:	2c30      	cmp	r4, #48	@ 0x30
 80144a6:	d12a      	bne.n	80144fe <_strtol_l.constprop.0+0x9a>
 80144a8:	782a      	ldrb	r2, [r5, #0]
 80144aa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80144ae:	2a58      	cmp	r2, #88	@ 0x58
 80144b0:	d125      	bne.n	80144fe <_strtol_l.constprop.0+0x9a>
 80144b2:	786c      	ldrb	r4, [r5, #1]
 80144b4:	2310      	movs	r3, #16
 80144b6:	3502      	adds	r5, #2
 80144b8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80144bc:	f10c 3cff 	add.w	ip, ip, #4294967295
 80144c0:	2200      	movs	r2, #0
 80144c2:	fbbc f9f3 	udiv	r9, ip, r3
 80144c6:	4610      	mov	r0, r2
 80144c8:	fb03 ca19 	mls	sl, r3, r9, ip
 80144cc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80144d0:	2f09      	cmp	r7, #9
 80144d2:	d81b      	bhi.n	801450c <_strtol_l.constprop.0+0xa8>
 80144d4:	463c      	mov	r4, r7
 80144d6:	42a3      	cmp	r3, r4
 80144d8:	dd27      	ble.n	801452a <_strtol_l.constprop.0+0xc6>
 80144da:	1c57      	adds	r7, r2, #1
 80144dc:	d007      	beq.n	80144ee <_strtol_l.constprop.0+0x8a>
 80144de:	4581      	cmp	r9, r0
 80144e0:	d320      	bcc.n	8014524 <_strtol_l.constprop.0+0xc0>
 80144e2:	d101      	bne.n	80144e8 <_strtol_l.constprop.0+0x84>
 80144e4:	45a2      	cmp	sl, r4
 80144e6:	db1d      	blt.n	8014524 <_strtol_l.constprop.0+0xc0>
 80144e8:	fb00 4003 	mla	r0, r0, r3, r4
 80144ec:	2201      	movs	r2, #1
 80144ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80144f2:	e7eb      	b.n	80144cc <_strtol_l.constprop.0+0x68>
 80144f4:	2c2b      	cmp	r4, #43	@ 0x2b
 80144f6:	bf04      	itt	eq
 80144f8:	782c      	ldrbeq	r4, [r5, #0]
 80144fa:	1c95      	addeq	r5, r2, #2
 80144fc:	e7cf      	b.n	801449e <_strtol_l.constprop.0+0x3a>
 80144fe:	2b00      	cmp	r3, #0
 8014500:	d1da      	bne.n	80144b8 <_strtol_l.constprop.0+0x54>
 8014502:	2c30      	cmp	r4, #48	@ 0x30
 8014504:	bf0c      	ite	eq
 8014506:	2308      	moveq	r3, #8
 8014508:	230a      	movne	r3, #10
 801450a:	e7d5      	b.n	80144b8 <_strtol_l.constprop.0+0x54>
 801450c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8014510:	2f19      	cmp	r7, #25
 8014512:	d801      	bhi.n	8014518 <_strtol_l.constprop.0+0xb4>
 8014514:	3c37      	subs	r4, #55	@ 0x37
 8014516:	e7de      	b.n	80144d6 <_strtol_l.constprop.0+0x72>
 8014518:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801451c:	2f19      	cmp	r7, #25
 801451e:	d804      	bhi.n	801452a <_strtol_l.constprop.0+0xc6>
 8014520:	3c57      	subs	r4, #87	@ 0x57
 8014522:	e7d8      	b.n	80144d6 <_strtol_l.constprop.0+0x72>
 8014524:	f04f 32ff 	mov.w	r2, #4294967295
 8014528:	e7e1      	b.n	80144ee <_strtol_l.constprop.0+0x8a>
 801452a:	1c53      	adds	r3, r2, #1
 801452c:	d108      	bne.n	8014540 <_strtol_l.constprop.0+0xdc>
 801452e:	2322      	movs	r3, #34	@ 0x22
 8014530:	f8ce 3000 	str.w	r3, [lr]
 8014534:	4660      	mov	r0, ip
 8014536:	f1b8 0f00 	cmp.w	r8, #0
 801453a:	d0a0      	beq.n	801447e <_strtol_l.constprop.0+0x1a>
 801453c:	1e69      	subs	r1, r5, #1
 801453e:	e006      	b.n	801454e <_strtol_l.constprop.0+0xea>
 8014540:	b106      	cbz	r6, 8014544 <_strtol_l.constprop.0+0xe0>
 8014542:	4240      	negs	r0, r0
 8014544:	f1b8 0f00 	cmp.w	r8, #0
 8014548:	d099      	beq.n	801447e <_strtol_l.constprop.0+0x1a>
 801454a:	2a00      	cmp	r2, #0
 801454c:	d1f6      	bne.n	801453c <_strtol_l.constprop.0+0xd8>
 801454e:	f8c8 1000 	str.w	r1, [r8]
 8014552:	e794      	b.n	801447e <_strtol_l.constprop.0+0x1a>
 8014554:	080173f9 	.word	0x080173f9

08014558 <_strtol_r>:
 8014558:	f7ff bf84 	b.w	8014464 <_strtol_l.constprop.0>

0801455c <__ssputs_r>:
 801455c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014560:	688e      	ldr	r6, [r1, #8]
 8014562:	461f      	mov	r7, r3
 8014564:	42be      	cmp	r6, r7
 8014566:	680b      	ldr	r3, [r1, #0]
 8014568:	4682      	mov	sl, r0
 801456a:	460c      	mov	r4, r1
 801456c:	4690      	mov	r8, r2
 801456e:	d82d      	bhi.n	80145cc <__ssputs_r+0x70>
 8014570:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014574:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014578:	d026      	beq.n	80145c8 <__ssputs_r+0x6c>
 801457a:	6965      	ldr	r5, [r4, #20]
 801457c:	6909      	ldr	r1, [r1, #16]
 801457e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014582:	eba3 0901 	sub.w	r9, r3, r1
 8014586:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801458a:	1c7b      	adds	r3, r7, #1
 801458c:	444b      	add	r3, r9
 801458e:	106d      	asrs	r5, r5, #1
 8014590:	429d      	cmp	r5, r3
 8014592:	bf38      	it	cc
 8014594:	461d      	movcc	r5, r3
 8014596:	0553      	lsls	r3, r2, #21
 8014598:	d527      	bpl.n	80145ea <__ssputs_r+0x8e>
 801459a:	4629      	mov	r1, r5
 801459c:	f7fe fc1c 	bl	8012dd8 <_malloc_r>
 80145a0:	4606      	mov	r6, r0
 80145a2:	b360      	cbz	r0, 80145fe <__ssputs_r+0xa2>
 80145a4:	6921      	ldr	r1, [r4, #16]
 80145a6:	464a      	mov	r2, r9
 80145a8:	f7fd fd3f 	bl	801202a <memcpy>
 80145ac:	89a3      	ldrh	r3, [r4, #12]
 80145ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80145b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80145b6:	81a3      	strh	r3, [r4, #12]
 80145b8:	6126      	str	r6, [r4, #16]
 80145ba:	6165      	str	r5, [r4, #20]
 80145bc:	444e      	add	r6, r9
 80145be:	eba5 0509 	sub.w	r5, r5, r9
 80145c2:	6026      	str	r6, [r4, #0]
 80145c4:	60a5      	str	r5, [r4, #8]
 80145c6:	463e      	mov	r6, r7
 80145c8:	42be      	cmp	r6, r7
 80145ca:	d900      	bls.n	80145ce <__ssputs_r+0x72>
 80145cc:	463e      	mov	r6, r7
 80145ce:	6820      	ldr	r0, [r4, #0]
 80145d0:	4632      	mov	r2, r6
 80145d2:	4641      	mov	r1, r8
 80145d4:	f000 fd53 	bl	801507e <memmove>
 80145d8:	68a3      	ldr	r3, [r4, #8]
 80145da:	1b9b      	subs	r3, r3, r6
 80145dc:	60a3      	str	r3, [r4, #8]
 80145de:	6823      	ldr	r3, [r4, #0]
 80145e0:	4433      	add	r3, r6
 80145e2:	6023      	str	r3, [r4, #0]
 80145e4:	2000      	movs	r0, #0
 80145e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80145ea:	462a      	mov	r2, r5
 80145ec:	f001 f8f9 	bl	80157e2 <_realloc_r>
 80145f0:	4606      	mov	r6, r0
 80145f2:	2800      	cmp	r0, #0
 80145f4:	d1e0      	bne.n	80145b8 <__ssputs_r+0x5c>
 80145f6:	6921      	ldr	r1, [r4, #16]
 80145f8:	4650      	mov	r0, sl
 80145fa:	f7fe fb79 	bl	8012cf0 <_free_r>
 80145fe:	230c      	movs	r3, #12
 8014600:	f8ca 3000 	str.w	r3, [sl]
 8014604:	89a3      	ldrh	r3, [r4, #12]
 8014606:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801460a:	81a3      	strh	r3, [r4, #12]
 801460c:	f04f 30ff 	mov.w	r0, #4294967295
 8014610:	e7e9      	b.n	80145e6 <__ssputs_r+0x8a>
	...

08014614 <_svfiprintf_r>:
 8014614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014618:	4698      	mov	r8, r3
 801461a:	898b      	ldrh	r3, [r1, #12]
 801461c:	061b      	lsls	r3, r3, #24
 801461e:	b09d      	sub	sp, #116	@ 0x74
 8014620:	4607      	mov	r7, r0
 8014622:	460d      	mov	r5, r1
 8014624:	4614      	mov	r4, r2
 8014626:	d510      	bpl.n	801464a <_svfiprintf_r+0x36>
 8014628:	690b      	ldr	r3, [r1, #16]
 801462a:	b973      	cbnz	r3, 801464a <_svfiprintf_r+0x36>
 801462c:	2140      	movs	r1, #64	@ 0x40
 801462e:	f7fe fbd3 	bl	8012dd8 <_malloc_r>
 8014632:	6028      	str	r0, [r5, #0]
 8014634:	6128      	str	r0, [r5, #16]
 8014636:	b930      	cbnz	r0, 8014646 <_svfiprintf_r+0x32>
 8014638:	230c      	movs	r3, #12
 801463a:	603b      	str	r3, [r7, #0]
 801463c:	f04f 30ff 	mov.w	r0, #4294967295
 8014640:	b01d      	add	sp, #116	@ 0x74
 8014642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014646:	2340      	movs	r3, #64	@ 0x40
 8014648:	616b      	str	r3, [r5, #20]
 801464a:	2300      	movs	r3, #0
 801464c:	9309      	str	r3, [sp, #36]	@ 0x24
 801464e:	2320      	movs	r3, #32
 8014650:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014654:	f8cd 800c 	str.w	r8, [sp, #12]
 8014658:	2330      	movs	r3, #48	@ 0x30
 801465a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80147f8 <_svfiprintf_r+0x1e4>
 801465e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014662:	f04f 0901 	mov.w	r9, #1
 8014666:	4623      	mov	r3, r4
 8014668:	469a      	mov	sl, r3
 801466a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801466e:	b10a      	cbz	r2, 8014674 <_svfiprintf_r+0x60>
 8014670:	2a25      	cmp	r2, #37	@ 0x25
 8014672:	d1f9      	bne.n	8014668 <_svfiprintf_r+0x54>
 8014674:	ebba 0b04 	subs.w	fp, sl, r4
 8014678:	d00b      	beq.n	8014692 <_svfiprintf_r+0x7e>
 801467a:	465b      	mov	r3, fp
 801467c:	4622      	mov	r2, r4
 801467e:	4629      	mov	r1, r5
 8014680:	4638      	mov	r0, r7
 8014682:	f7ff ff6b 	bl	801455c <__ssputs_r>
 8014686:	3001      	adds	r0, #1
 8014688:	f000 80a7 	beq.w	80147da <_svfiprintf_r+0x1c6>
 801468c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801468e:	445a      	add	r2, fp
 8014690:	9209      	str	r2, [sp, #36]	@ 0x24
 8014692:	f89a 3000 	ldrb.w	r3, [sl]
 8014696:	2b00      	cmp	r3, #0
 8014698:	f000 809f 	beq.w	80147da <_svfiprintf_r+0x1c6>
 801469c:	2300      	movs	r3, #0
 801469e:	f04f 32ff 	mov.w	r2, #4294967295
 80146a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80146a6:	f10a 0a01 	add.w	sl, sl, #1
 80146aa:	9304      	str	r3, [sp, #16]
 80146ac:	9307      	str	r3, [sp, #28]
 80146ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80146b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80146b4:	4654      	mov	r4, sl
 80146b6:	2205      	movs	r2, #5
 80146b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80146bc:	484e      	ldr	r0, [pc, #312]	@ (80147f8 <_svfiprintf_r+0x1e4>)
 80146be:	f7eb fdaf 	bl	8000220 <memchr>
 80146c2:	9a04      	ldr	r2, [sp, #16]
 80146c4:	b9d8      	cbnz	r0, 80146fe <_svfiprintf_r+0xea>
 80146c6:	06d0      	lsls	r0, r2, #27
 80146c8:	bf44      	itt	mi
 80146ca:	2320      	movmi	r3, #32
 80146cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80146d0:	0711      	lsls	r1, r2, #28
 80146d2:	bf44      	itt	mi
 80146d4:	232b      	movmi	r3, #43	@ 0x2b
 80146d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80146da:	f89a 3000 	ldrb.w	r3, [sl]
 80146de:	2b2a      	cmp	r3, #42	@ 0x2a
 80146e0:	d015      	beq.n	801470e <_svfiprintf_r+0xfa>
 80146e2:	9a07      	ldr	r2, [sp, #28]
 80146e4:	4654      	mov	r4, sl
 80146e6:	2000      	movs	r0, #0
 80146e8:	f04f 0c0a 	mov.w	ip, #10
 80146ec:	4621      	mov	r1, r4
 80146ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80146f2:	3b30      	subs	r3, #48	@ 0x30
 80146f4:	2b09      	cmp	r3, #9
 80146f6:	d94b      	bls.n	8014790 <_svfiprintf_r+0x17c>
 80146f8:	b1b0      	cbz	r0, 8014728 <_svfiprintf_r+0x114>
 80146fa:	9207      	str	r2, [sp, #28]
 80146fc:	e014      	b.n	8014728 <_svfiprintf_r+0x114>
 80146fe:	eba0 0308 	sub.w	r3, r0, r8
 8014702:	fa09 f303 	lsl.w	r3, r9, r3
 8014706:	4313      	orrs	r3, r2
 8014708:	9304      	str	r3, [sp, #16]
 801470a:	46a2      	mov	sl, r4
 801470c:	e7d2      	b.n	80146b4 <_svfiprintf_r+0xa0>
 801470e:	9b03      	ldr	r3, [sp, #12]
 8014710:	1d19      	adds	r1, r3, #4
 8014712:	681b      	ldr	r3, [r3, #0]
 8014714:	9103      	str	r1, [sp, #12]
 8014716:	2b00      	cmp	r3, #0
 8014718:	bfbb      	ittet	lt
 801471a:	425b      	neglt	r3, r3
 801471c:	f042 0202 	orrlt.w	r2, r2, #2
 8014720:	9307      	strge	r3, [sp, #28]
 8014722:	9307      	strlt	r3, [sp, #28]
 8014724:	bfb8      	it	lt
 8014726:	9204      	strlt	r2, [sp, #16]
 8014728:	7823      	ldrb	r3, [r4, #0]
 801472a:	2b2e      	cmp	r3, #46	@ 0x2e
 801472c:	d10a      	bne.n	8014744 <_svfiprintf_r+0x130>
 801472e:	7863      	ldrb	r3, [r4, #1]
 8014730:	2b2a      	cmp	r3, #42	@ 0x2a
 8014732:	d132      	bne.n	801479a <_svfiprintf_r+0x186>
 8014734:	9b03      	ldr	r3, [sp, #12]
 8014736:	1d1a      	adds	r2, r3, #4
 8014738:	681b      	ldr	r3, [r3, #0]
 801473a:	9203      	str	r2, [sp, #12]
 801473c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014740:	3402      	adds	r4, #2
 8014742:	9305      	str	r3, [sp, #20]
 8014744:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014808 <_svfiprintf_r+0x1f4>
 8014748:	7821      	ldrb	r1, [r4, #0]
 801474a:	2203      	movs	r2, #3
 801474c:	4650      	mov	r0, sl
 801474e:	f7eb fd67 	bl	8000220 <memchr>
 8014752:	b138      	cbz	r0, 8014764 <_svfiprintf_r+0x150>
 8014754:	9b04      	ldr	r3, [sp, #16]
 8014756:	eba0 000a 	sub.w	r0, r0, sl
 801475a:	2240      	movs	r2, #64	@ 0x40
 801475c:	4082      	lsls	r2, r0
 801475e:	4313      	orrs	r3, r2
 8014760:	3401      	adds	r4, #1
 8014762:	9304      	str	r3, [sp, #16]
 8014764:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014768:	4824      	ldr	r0, [pc, #144]	@ (80147fc <_svfiprintf_r+0x1e8>)
 801476a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801476e:	2206      	movs	r2, #6
 8014770:	f7eb fd56 	bl	8000220 <memchr>
 8014774:	2800      	cmp	r0, #0
 8014776:	d036      	beq.n	80147e6 <_svfiprintf_r+0x1d2>
 8014778:	4b21      	ldr	r3, [pc, #132]	@ (8014800 <_svfiprintf_r+0x1ec>)
 801477a:	bb1b      	cbnz	r3, 80147c4 <_svfiprintf_r+0x1b0>
 801477c:	9b03      	ldr	r3, [sp, #12]
 801477e:	3307      	adds	r3, #7
 8014780:	f023 0307 	bic.w	r3, r3, #7
 8014784:	3308      	adds	r3, #8
 8014786:	9303      	str	r3, [sp, #12]
 8014788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801478a:	4433      	add	r3, r6
 801478c:	9309      	str	r3, [sp, #36]	@ 0x24
 801478e:	e76a      	b.n	8014666 <_svfiprintf_r+0x52>
 8014790:	fb0c 3202 	mla	r2, ip, r2, r3
 8014794:	460c      	mov	r4, r1
 8014796:	2001      	movs	r0, #1
 8014798:	e7a8      	b.n	80146ec <_svfiprintf_r+0xd8>
 801479a:	2300      	movs	r3, #0
 801479c:	3401      	adds	r4, #1
 801479e:	9305      	str	r3, [sp, #20]
 80147a0:	4619      	mov	r1, r3
 80147a2:	f04f 0c0a 	mov.w	ip, #10
 80147a6:	4620      	mov	r0, r4
 80147a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80147ac:	3a30      	subs	r2, #48	@ 0x30
 80147ae:	2a09      	cmp	r2, #9
 80147b0:	d903      	bls.n	80147ba <_svfiprintf_r+0x1a6>
 80147b2:	2b00      	cmp	r3, #0
 80147b4:	d0c6      	beq.n	8014744 <_svfiprintf_r+0x130>
 80147b6:	9105      	str	r1, [sp, #20]
 80147b8:	e7c4      	b.n	8014744 <_svfiprintf_r+0x130>
 80147ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80147be:	4604      	mov	r4, r0
 80147c0:	2301      	movs	r3, #1
 80147c2:	e7f0      	b.n	80147a6 <_svfiprintf_r+0x192>
 80147c4:	ab03      	add	r3, sp, #12
 80147c6:	9300      	str	r3, [sp, #0]
 80147c8:	462a      	mov	r2, r5
 80147ca:	4b0e      	ldr	r3, [pc, #56]	@ (8014804 <_svfiprintf_r+0x1f0>)
 80147cc:	a904      	add	r1, sp, #16
 80147ce:	4638      	mov	r0, r7
 80147d0:	f7fc fc7c 	bl	80110cc <_printf_float>
 80147d4:	1c42      	adds	r2, r0, #1
 80147d6:	4606      	mov	r6, r0
 80147d8:	d1d6      	bne.n	8014788 <_svfiprintf_r+0x174>
 80147da:	89ab      	ldrh	r3, [r5, #12]
 80147dc:	065b      	lsls	r3, r3, #25
 80147de:	f53f af2d 	bmi.w	801463c <_svfiprintf_r+0x28>
 80147e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80147e4:	e72c      	b.n	8014640 <_svfiprintf_r+0x2c>
 80147e6:	ab03      	add	r3, sp, #12
 80147e8:	9300      	str	r3, [sp, #0]
 80147ea:	462a      	mov	r2, r5
 80147ec:	4b05      	ldr	r3, [pc, #20]	@ (8014804 <_svfiprintf_r+0x1f0>)
 80147ee:	a904      	add	r1, sp, #16
 80147f0:	4638      	mov	r0, r7
 80147f2:	f7fc ff03 	bl	80115fc <_printf_i>
 80147f6:	e7ed      	b.n	80147d4 <_svfiprintf_r+0x1c0>
 80147f8:	080174f9 	.word	0x080174f9
 80147fc:	08017503 	.word	0x08017503
 8014800:	080110cd 	.word	0x080110cd
 8014804:	0801455d 	.word	0x0801455d
 8014808:	080174ff 	.word	0x080174ff

0801480c <_sungetc_r>:
 801480c:	b538      	push	{r3, r4, r5, lr}
 801480e:	1c4b      	adds	r3, r1, #1
 8014810:	4614      	mov	r4, r2
 8014812:	d103      	bne.n	801481c <_sungetc_r+0x10>
 8014814:	f04f 35ff 	mov.w	r5, #4294967295
 8014818:	4628      	mov	r0, r5
 801481a:	bd38      	pop	{r3, r4, r5, pc}
 801481c:	8993      	ldrh	r3, [r2, #12]
 801481e:	f023 0320 	bic.w	r3, r3, #32
 8014822:	8193      	strh	r3, [r2, #12]
 8014824:	6853      	ldr	r3, [r2, #4]
 8014826:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8014828:	b2cd      	uxtb	r5, r1
 801482a:	b18a      	cbz	r2, 8014850 <_sungetc_r+0x44>
 801482c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 801482e:	429a      	cmp	r2, r3
 8014830:	dd08      	ble.n	8014844 <_sungetc_r+0x38>
 8014832:	6823      	ldr	r3, [r4, #0]
 8014834:	1e5a      	subs	r2, r3, #1
 8014836:	6022      	str	r2, [r4, #0]
 8014838:	f803 5c01 	strb.w	r5, [r3, #-1]
 801483c:	6863      	ldr	r3, [r4, #4]
 801483e:	3301      	adds	r3, #1
 8014840:	6063      	str	r3, [r4, #4]
 8014842:	e7e9      	b.n	8014818 <_sungetc_r+0xc>
 8014844:	4621      	mov	r1, r4
 8014846:	f000 fbe0 	bl	801500a <__submore>
 801484a:	2800      	cmp	r0, #0
 801484c:	d0f1      	beq.n	8014832 <_sungetc_r+0x26>
 801484e:	e7e1      	b.n	8014814 <_sungetc_r+0x8>
 8014850:	6921      	ldr	r1, [r4, #16]
 8014852:	6822      	ldr	r2, [r4, #0]
 8014854:	b141      	cbz	r1, 8014868 <_sungetc_r+0x5c>
 8014856:	4291      	cmp	r1, r2
 8014858:	d206      	bcs.n	8014868 <_sungetc_r+0x5c>
 801485a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 801485e:	42a9      	cmp	r1, r5
 8014860:	d102      	bne.n	8014868 <_sungetc_r+0x5c>
 8014862:	3a01      	subs	r2, #1
 8014864:	6022      	str	r2, [r4, #0]
 8014866:	e7ea      	b.n	801483e <_sungetc_r+0x32>
 8014868:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 801486c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014870:	6363      	str	r3, [r4, #52]	@ 0x34
 8014872:	2303      	movs	r3, #3
 8014874:	63a3      	str	r3, [r4, #56]	@ 0x38
 8014876:	4623      	mov	r3, r4
 8014878:	f803 5f46 	strb.w	r5, [r3, #70]!
 801487c:	6023      	str	r3, [r4, #0]
 801487e:	2301      	movs	r3, #1
 8014880:	e7de      	b.n	8014840 <_sungetc_r+0x34>

08014882 <__ssrefill_r>:
 8014882:	b510      	push	{r4, lr}
 8014884:	460c      	mov	r4, r1
 8014886:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8014888:	b169      	cbz	r1, 80148a6 <__ssrefill_r+0x24>
 801488a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801488e:	4299      	cmp	r1, r3
 8014890:	d001      	beq.n	8014896 <__ssrefill_r+0x14>
 8014892:	f7fe fa2d 	bl	8012cf0 <_free_r>
 8014896:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014898:	6063      	str	r3, [r4, #4]
 801489a:	2000      	movs	r0, #0
 801489c:	6360      	str	r0, [r4, #52]	@ 0x34
 801489e:	b113      	cbz	r3, 80148a6 <__ssrefill_r+0x24>
 80148a0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80148a2:	6023      	str	r3, [r4, #0]
 80148a4:	bd10      	pop	{r4, pc}
 80148a6:	6923      	ldr	r3, [r4, #16]
 80148a8:	6023      	str	r3, [r4, #0]
 80148aa:	2300      	movs	r3, #0
 80148ac:	6063      	str	r3, [r4, #4]
 80148ae:	89a3      	ldrh	r3, [r4, #12]
 80148b0:	f043 0320 	orr.w	r3, r3, #32
 80148b4:	81a3      	strh	r3, [r4, #12]
 80148b6:	f04f 30ff 	mov.w	r0, #4294967295
 80148ba:	e7f3      	b.n	80148a4 <__ssrefill_r+0x22>

080148bc <__ssvfiscanf_r>:
 80148bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80148c0:	460c      	mov	r4, r1
 80148c2:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 80148c6:	2100      	movs	r1, #0
 80148c8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80148cc:	49a5      	ldr	r1, [pc, #660]	@ (8014b64 <__ssvfiscanf_r+0x2a8>)
 80148ce:	91a0      	str	r1, [sp, #640]	@ 0x280
 80148d0:	f10d 0804 	add.w	r8, sp, #4
 80148d4:	49a4      	ldr	r1, [pc, #656]	@ (8014b68 <__ssvfiscanf_r+0x2ac>)
 80148d6:	4fa5      	ldr	r7, [pc, #660]	@ (8014b6c <__ssvfiscanf_r+0x2b0>)
 80148d8:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80148dc:	4606      	mov	r6, r0
 80148de:	91a1      	str	r1, [sp, #644]	@ 0x284
 80148e0:	9300      	str	r3, [sp, #0]
 80148e2:	7813      	ldrb	r3, [r2, #0]
 80148e4:	2b00      	cmp	r3, #0
 80148e6:	f000 8158 	beq.w	8014b9a <__ssvfiscanf_r+0x2de>
 80148ea:	5cf9      	ldrb	r1, [r7, r3]
 80148ec:	f011 0108 	ands.w	r1, r1, #8
 80148f0:	f102 0501 	add.w	r5, r2, #1
 80148f4:	d019      	beq.n	801492a <__ssvfiscanf_r+0x6e>
 80148f6:	6863      	ldr	r3, [r4, #4]
 80148f8:	2b00      	cmp	r3, #0
 80148fa:	dd0f      	ble.n	801491c <__ssvfiscanf_r+0x60>
 80148fc:	6823      	ldr	r3, [r4, #0]
 80148fe:	781a      	ldrb	r2, [r3, #0]
 8014900:	5cba      	ldrb	r2, [r7, r2]
 8014902:	0712      	lsls	r2, r2, #28
 8014904:	d401      	bmi.n	801490a <__ssvfiscanf_r+0x4e>
 8014906:	462a      	mov	r2, r5
 8014908:	e7eb      	b.n	80148e2 <__ssvfiscanf_r+0x26>
 801490a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801490c:	3201      	adds	r2, #1
 801490e:	9245      	str	r2, [sp, #276]	@ 0x114
 8014910:	6862      	ldr	r2, [r4, #4]
 8014912:	3301      	adds	r3, #1
 8014914:	3a01      	subs	r2, #1
 8014916:	6062      	str	r2, [r4, #4]
 8014918:	6023      	str	r3, [r4, #0]
 801491a:	e7ec      	b.n	80148f6 <__ssvfiscanf_r+0x3a>
 801491c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801491e:	4621      	mov	r1, r4
 8014920:	4630      	mov	r0, r6
 8014922:	4798      	blx	r3
 8014924:	2800      	cmp	r0, #0
 8014926:	d0e9      	beq.n	80148fc <__ssvfiscanf_r+0x40>
 8014928:	e7ed      	b.n	8014906 <__ssvfiscanf_r+0x4a>
 801492a:	2b25      	cmp	r3, #37	@ 0x25
 801492c:	d012      	beq.n	8014954 <__ssvfiscanf_r+0x98>
 801492e:	4699      	mov	r9, r3
 8014930:	6863      	ldr	r3, [r4, #4]
 8014932:	2b00      	cmp	r3, #0
 8014934:	f340 8093 	ble.w	8014a5e <__ssvfiscanf_r+0x1a2>
 8014938:	6822      	ldr	r2, [r4, #0]
 801493a:	7813      	ldrb	r3, [r2, #0]
 801493c:	454b      	cmp	r3, r9
 801493e:	f040 812c 	bne.w	8014b9a <__ssvfiscanf_r+0x2de>
 8014942:	6863      	ldr	r3, [r4, #4]
 8014944:	3b01      	subs	r3, #1
 8014946:	6063      	str	r3, [r4, #4]
 8014948:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801494a:	3201      	adds	r2, #1
 801494c:	3301      	adds	r3, #1
 801494e:	6022      	str	r2, [r4, #0]
 8014950:	9345      	str	r3, [sp, #276]	@ 0x114
 8014952:	e7d8      	b.n	8014906 <__ssvfiscanf_r+0x4a>
 8014954:	9141      	str	r1, [sp, #260]	@ 0x104
 8014956:	9143      	str	r1, [sp, #268]	@ 0x10c
 8014958:	7853      	ldrb	r3, [r2, #1]
 801495a:	2b2a      	cmp	r3, #42	@ 0x2a
 801495c:	bf02      	ittt	eq
 801495e:	2310      	moveq	r3, #16
 8014960:	1c95      	addeq	r5, r2, #2
 8014962:	9341      	streq	r3, [sp, #260]	@ 0x104
 8014964:	220a      	movs	r2, #10
 8014966:	46a9      	mov	r9, r5
 8014968:	f819 1b01 	ldrb.w	r1, [r9], #1
 801496c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8014970:	2b09      	cmp	r3, #9
 8014972:	d91e      	bls.n	80149b2 <__ssvfiscanf_r+0xf6>
 8014974:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8014b70 <__ssvfiscanf_r+0x2b4>
 8014978:	2203      	movs	r2, #3
 801497a:	4650      	mov	r0, sl
 801497c:	f7eb fc50 	bl	8000220 <memchr>
 8014980:	b138      	cbz	r0, 8014992 <__ssvfiscanf_r+0xd6>
 8014982:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8014984:	eba0 000a 	sub.w	r0, r0, sl
 8014988:	2301      	movs	r3, #1
 801498a:	4083      	lsls	r3, r0
 801498c:	4313      	orrs	r3, r2
 801498e:	9341      	str	r3, [sp, #260]	@ 0x104
 8014990:	464d      	mov	r5, r9
 8014992:	f815 3b01 	ldrb.w	r3, [r5], #1
 8014996:	2b78      	cmp	r3, #120	@ 0x78
 8014998:	d806      	bhi.n	80149a8 <__ssvfiscanf_r+0xec>
 801499a:	2b57      	cmp	r3, #87	@ 0x57
 801499c:	d810      	bhi.n	80149c0 <__ssvfiscanf_r+0x104>
 801499e:	2b25      	cmp	r3, #37	@ 0x25
 80149a0:	d0c5      	beq.n	801492e <__ssvfiscanf_r+0x72>
 80149a2:	d857      	bhi.n	8014a54 <__ssvfiscanf_r+0x198>
 80149a4:	2b00      	cmp	r3, #0
 80149a6:	d065      	beq.n	8014a74 <__ssvfiscanf_r+0x1b8>
 80149a8:	2303      	movs	r3, #3
 80149aa:	9347      	str	r3, [sp, #284]	@ 0x11c
 80149ac:	230a      	movs	r3, #10
 80149ae:	9342      	str	r3, [sp, #264]	@ 0x108
 80149b0:	e078      	b.n	8014aa4 <__ssvfiscanf_r+0x1e8>
 80149b2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80149b4:	fb02 1103 	mla	r1, r2, r3, r1
 80149b8:	3930      	subs	r1, #48	@ 0x30
 80149ba:	9143      	str	r1, [sp, #268]	@ 0x10c
 80149bc:	464d      	mov	r5, r9
 80149be:	e7d2      	b.n	8014966 <__ssvfiscanf_r+0xaa>
 80149c0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80149c4:	2a20      	cmp	r2, #32
 80149c6:	d8ef      	bhi.n	80149a8 <__ssvfiscanf_r+0xec>
 80149c8:	a101      	add	r1, pc, #4	@ (adr r1, 80149d0 <__ssvfiscanf_r+0x114>)
 80149ca:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80149ce:	bf00      	nop
 80149d0:	08014a83 	.word	0x08014a83
 80149d4:	080149a9 	.word	0x080149a9
 80149d8:	080149a9 	.word	0x080149a9
 80149dc:	08014add 	.word	0x08014add
 80149e0:	080149a9 	.word	0x080149a9
 80149e4:	080149a9 	.word	0x080149a9
 80149e8:	080149a9 	.word	0x080149a9
 80149ec:	080149a9 	.word	0x080149a9
 80149f0:	080149a9 	.word	0x080149a9
 80149f4:	080149a9 	.word	0x080149a9
 80149f8:	080149a9 	.word	0x080149a9
 80149fc:	08014af3 	.word	0x08014af3
 8014a00:	08014ad9 	.word	0x08014ad9
 8014a04:	08014a5b 	.word	0x08014a5b
 8014a08:	08014a5b 	.word	0x08014a5b
 8014a0c:	08014a5b 	.word	0x08014a5b
 8014a10:	080149a9 	.word	0x080149a9
 8014a14:	08014a95 	.word	0x08014a95
 8014a18:	080149a9 	.word	0x080149a9
 8014a1c:	080149a9 	.word	0x080149a9
 8014a20:	080149a9 	.word	0x080149a9
 8014a24:	080149a9 	.word	0x080149a9
 8014a28:	08014b03 	.word	0x08014b03
 8014a2c:	08014a9d 	.word	0x08014a9d
 8014a30:	08014a7b 	.word	0x08014a7b
 8014a34:	080149a9 	.word	0x080149a9
 8014a38:	080149a9 	.word	0x080149a9
 8014a3c:	08014aff 	.word	0x08014aff
 8014a40:	080149a9 	.word	0x080149a9
 8014a44:	08014ad9 	.word	0x08014ad9
 8014a48:	080149a9 	.word	0x080149a9
 8014a4c:	080149a9 	.word	0x080149a9
 8014a50:	08014a83 	.word	0x08014a83
 8014a54:	3b45      	subs	r3, #69	@ 0x45
 8014a56:	2b02      	cmp	r3, #2
 8014a58:	d8a6      	bhi.n	80149a8 <__ssvfiscanf_r+0xec>
 8014a5a:	2305      	movs	r3, #5
 8014a5c:	e021      	b.n	8014aa2 <__ssvfiscanf_r+0x1e6>
 8014a5e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014a60:	4621      	mov	r1, r4
 8014a62:	4630      	mov	r0, r6
 8014a64:	4798      	blx	r3
 8014a66:	2800      	cmp	r0, #0
 8014a68:	f43f af66 	beq.w	8014938 <__ssvfiscanf_r+0x7c>
 8014a6c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8014a6e:	2800      	cmp	r0, #0
 8014a70:	f040 808b 	bne.w	8014b8a <__ssvfiscanf_r+0x2ce>
 8014a74:	f04f 30ff 	mov.w	r0, #4294967295
 8014a78:	e08b      	b.n	8014b92 <__ssvfiscanf_r+0x2d6>
 8014a7a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8014a7c:	f042 0220 	orr.w	r2, r2, #32
 8014a80:	9241      	str	r2, [sp, #260]	@ 0x104
 8014a82:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8014a84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8014a88:	9241      	str	r2, [sp, #260]	@ 0x104
 8014a8a:	2210      	movs	r2, #16
 8014a8c:	2b6e      	cmp	r3, #110	@ 0x6e
 8014a8e:	9242      	str	r2, [sp, #264]	@ 0x108
 8014a90:	d902      	bls.n	8014a98 <__ssvfiscanf_r+0x1dc>
 8014a92:	e005      	b.n	8014aa0 <__ssvfiscanf_r+0x1e4>
 8014a94:	2300      	movs	r3, #0
 8014a96:	9342      	str	r3, [sp, #264]	@ 0x108
 8014a98:	2303      	movs	r3, #3
 8014a9a:	e002      	b.n	8014aa2 <__ssvfiscanf_r+0x1e6>
 8014a9c:	2308      	movs	r3, #8
 8014a9e:	9342      	str	r3, [sp, #264]	@ 0x108
 8014aa0:	2304      	movs	r3, #4
 8014aa2:	9347      	str	r3, [sp, #284]	@ 0x11c
 8014aa4:	6863      	ldr	r3, [r4, #4]
 8014aa6:	2b00      	cmp	r3, #0
 8014aa8:	dd39      	ble.n	8014b1e <__ssvfiscanf_r+0x262>
 8014aaa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8014aac:	0659      	lsls	r1, r3, #25
 8014aae:	d404      	bmi.n	8014aba <__ssvfiscanf_r+0x1fe>
 8014ab0:	6823      	ldr	r3, [r4, #0]
 8014ab2:	781a      	ldrb	r2, [r3, #0]
 8014ab4:	5cba      	ldrb	r2, [r7, r2]
 8014ab6:	0712      	lsls	r2, r2, #28
 8014ab8:	d438      	bmi.n	8014b2c <__ssvfiscanf_r+0x270>
 8014aba:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8014abc:	2b02      	cmp	r3, #2
 8014abe:	dc47      	bgt.n	8014b50 <__ssvfiscanf_r+0x294>
 8014ac0:	466b      	mov	r3, sp
 8014ac2:	4622      	mov	r2, r4
 8014ac4:	a941      	add	r1, sp, #260	@ 0x104
 8014ac6:	4630      	mov	r0, r6
 8014ac8:	f000 f86c 	bl	8014ba4 <_scanf_chars>
 8014acc:	2801      	cmp	r0, #1
 8014ace:	d064      	beq.n	8014b9a <__ssvfiscanf_r+0x2de>
 8014ad0:	2802      	cmp	r0, #2
 8014ad2:	f47f af18 	bne.w	8014906 <__ssvfiscanf_r+0x4a>
 8014ad6:	e7c9      	b.n	8014a6c <__ssvfiscanf_r+0x1b0>
 8014ad8:	220a      	movs	r2, #10
 8014ada:	e7d7      	b.n	8014a8c <__ssvfiscanf_r+0x1d0>
 8014adc:	4629      	mov	r1, r5
 8014ade:	4640      	mov	r0, r8
 8014ae0:	f000 fa5a 	bl	8014f98 <__sccl>
 8014ae4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8014ae6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014aea:	9341      	str	r3, [sp, #260]	@ 0x104
 8014aec:	4605      	mov	r5, r0
 8014aee:	2301      	movs	r3, #1
 8014af0:	e7d7      	b.n	8014aa2 <__ssvfiscanf_r+0x1e6>
 8014af2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8014af4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014af8:	9341      	str	r3, [sp, #260]	@ 0x104
 8014afa:	2300      	movs	r3, #0
 8014afc:	e7d1      	b.n	8014aa2 <__ssvfiscanf_r+0x1e6>
 8014afe:	2302      	movs	r3, #2
 8014b00:	e7cf      	b.n	8014aa2 <__ssvfiscanf_r+0x1e6>
 8014b02:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8014b04:	06c3      	lsls	r3, r0, #27
 8014b06:	f53f aefe 	bmi.w	8014906 <__ssvfiscanf_r+0x4a>
 8014b0a:	9b00      	ldr	r3, [sp, #0]
 8014b0c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8014b0e:	1d19      	adds	r1, r3, #4
 8014b10:	9100      	str	r1, [sp, #0]
 8014b12:	681b      	ldr	r3, [r3, #0]
 8014b14:	07c0      	lsls	r0, r0, #31
 8014b16:	bf4c      	ite	mi
 8014b18:	801a      	strhmi	r2, [r3, #0]
 8014b1a:	601a      	strpl	r2, [r3, #0]
 8014b1c:	e6f3      	b.n	8014906 <__ssvfiscanf_r+0x4a>
 8014b1e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014b20:	4621      	mov	r1, r4
 8014b22:	4630      	mov	r0, r6
 8014b24:	4798      	blx	r3
 8014b26:	2800      	cmp	r0, #0
 8014b28:	d0bf      	beq.n	8014aaa <__ssvfiscanf_r+0x1ee>
 8014b2a:	e79f      	b.n	8014a6c <__ssvfiscanf_r+0x1b0>
 8014b2c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8014b2e:	3201      	adds	r2, #1
 8014b30:	9245      	str	r2, [sp, #276]	@ 0x114
 8014b32:	6862      	ldr	r2, [r4, #4]
 8014b34:	3a01      	subs	r2, #1
 8014b36:	2a00      	cmp	r2, #0
 8014b38:	6062      	str	r2, [r4, #4]
 8014b3a:	dd02      	ble.n	8014b42 <__ssvfiscanf_r+0x286>
 8014b3c:	3301      	adds	r3, #1
 8014b3e:	6023      	str	r3, [r4, #0]
 8014b40:	e7b6      	b.n	8014ab0 <__ssvfiscanf_r+0x1f4>
 8014b42:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014b44:	4621      	mov	r1, r4
 8014b46:	4630      	mov	r0, r6
 8014b48:	4798      	blx	r3
 8014b4a:	2800      	cmp	r0, #0
 8014b4c:	d0b0      	beq.n	8014ab0 <__ssvfiscanf_r+0x1f4>
 8014b4e:	e78d      	b.n	8014a6c <__ssvfiscanf_r+0x1b0>
 8014b50:	2b04      	cmp	r3, #4
 8014b52:	dc0f      	bgt.n	8014b74 <__ssvfiscanf_r+0x2b8>
 8014b54:	466b      	mov	r3, sp
 8014b56:	4622      	mov	r2, r4
 8014b58:	a941      	add	r1, sp, #260	@ 0x104
 8014b5a:	4630      	mov	r0, r6
 8014b5c:	f000 f87c 	bl	8014c58 <_scanf_i>
 8014b60:	e7b4      	b.n	8014acc <__ssvfiscanf_r+0x210>
 8014b62:	bf00      	nop
 8014b64:	0801480d 	.word	0x0801480d
 8014b68:	08014883 	.word	0x08014883
 8014b6c:	080173f9 	.word	0x080173f9
 8014b70:	080174ff 	.word	0x080174ff
 8014b74:	4b0a      	ldr	r3, [pc, #40]	@ (8014ba0 <__ssvfiscanf_r+0x2e4>)
 8014b76:	2b00      	cmp	r3, #0
 8014b78:	f43f aec5 	beq.w	8014906 <__ssvfiscanf_r+0x4a>
 8014b7c:	466b      	mov	r3, sp
 8014b7e:	4622      	mov	r2, r4
 8014b80:	a941      	add	r1, sp, #260	@ 0x104
 8014b82:	4630      	mov	r0, r6
 8014b84:	f7fc fe5a 	bl	801183c <_scanf_float>
 8014b88:	e7a0      	b.n	8014acc <__ssvfiscanf_r+0x210>
 8014b8a:	89a3      	ldrh	r3, [r4, #12]
 8014b8c:	065b      	lsls	r3, r3, #25
 8014b8e:	f53f af71 	bmi.w	8014a74 <__ssvfiscanf_r+0x1b8>
 8014b92:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8014b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014b9a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8014b9c:	e7f9      	b.n	8014b92 <__ssvfiscanf_r+0x2d6>
 8014b9e:	bf00      	nop
 8014ba0:	0801183d 	.word	0x0801183d

08014ba4 <_scanf_chars>:
 8014ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014ba8:	4615      	mov	r5, r2
 8014baa:	688a      	ldr	r2, [r1, #8]
 8014bac:	4680      	mov	r8, r0
 8014bae:	460c      	mov	r4, r1
 8014bb0:	b932      	cbnz	r2, 8014bc0 <_scanf_chars+0x1c>
 8014bb2:	698a      	ldr	r2, [r1, #24]
 8014bb4:	2a00      	cmp	r2, #0
 8014bb6:	bf14      	ite	ne
 8014bb8:	f04f 32ff 	movne.w	r2, #4294967295
 8014bbc:	2201      	moveq	r2, #1
 8014bbe:	608a      	str	r2, [r1, #8]
 8014bc0:	6822      	ldr	r2, [r4, #0]
 8014bc2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8014c54 <_scanf_chars+0xb0>
 8014bc6:	06d1      	lsls	r1, r2, #27
 8014bc8:	bf5f      	itttt	pl
 8014bca:	681a      	ldrpl	r2, [r3, #0]
 8014bcc:	1d11      	addpl	r1, r2, #4
 8014bce:	6019      	strpl	r1, [r3, #0]
 8014bd0:	6816      	ldrpl	r6, [r2, #0]
 8014bd2:	2700      	movs	r7, #0
 8014bd4:	69a0      	ldr	r0, [r4, #24]
 8014bd6:	b188      	cbz	r0, 8014bfc <_scanf_chars+0x58>
 8014bd8:	2801      	cmp	r0, #1
 8014bda:	d107      	bne.n	8014bec <_scanf_chars+0x48>
 8014bdc:	682b      	ldr	r3, [r5, #0]
 8014bde:	781a      	ldrb	r2, [r3, #0]
 8014be0:	6963      	ldr	r3, [r4, #20]
 8014be2:	5c9b      	ldrb	r3, [r3, r2]
 8014be4:	b953      	cbnz	r3, 8014bfc <_scanf_chars+0x58>
 8014be6:	2f00      	cmp	r7, #0
 8014be8:	d031      	beq.n	8014c4e <_scanf_chars+0xaa>
 8014bea:	e022      	b.n	8014c32 <_scanf_chars+0x8e>
 8014bec:	2802      	cmp	r0, #2
 8014bee:	d120      	bne.n	8014c32 <_scanf_chars+0x8e>
 8014bf0:	682b      	ldr	r3, [r5, #0]
 8014bf2:	781b      	ldrb	r3, [r3, #0]
 8014bf4:	f819 3003 	ldrb.w	r3, [r9, r3]
 8014bf8:	071b      	lsls	r3, r3, #28
 8014bfa:	d41a      	bmi.n	8014c32 <_scanf_chars+0x8e>
 8014bfc:	6823      	ldr	r3, [r4, #0]
 8014bfe:	06da      	lsls	r2, r3, #27
 8014c00:	bf5e      	ittt	pl
 8014c02:	682b      	ldrpl	r3, [r5, #0]
 8014c04:	781b      	ldrbpl	r3, [r3, #0]
 8014c06:	f806 3b01 	strbpl.w	r3, [r6], #1
 8014c0a:	682a      	ldr	r2, [r5, #0]
 8014c0c:	686b      	ldr	r3, [r5, #4]
 8014c0e:	3201      	adds	r2, #1
 8014c10:	602a      	str	r2, [r5, #0]
 8014c12:	68a2      	ldr	r2, [r4, #8]
 8014c14:	3b01      	subs	r3, #1
 8014c16:	3a01      	subs	r2, #1
 8014c18:	606b      	str	r3, [r5, #4]
 8014c1a:	3701      	adds	r7, #1
 8014c1c:	60a2      	str	r2, [r4, #8]
 8014c1e:	b142      	cbz	r2, 8014c32 <_scanf_chars+0x8e>
 8014c20:	2b00      	cmp	r3, #0
 8014c22:	dcd7      	bgt.n	8014bd4 <_scanf_chars+0x30>
 8014c24:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014c28:	4629      	mov	r1, r5
 8014c2a:	4640      	mov	r0, r8
 8014c2c:	4798      	blx	r3
 8014c2e:	2800      	cmp	r0, #0
 8014c30:	d0d0      	beq.n	8014bd4 <_scanf_chars+0x30>
 8014c32:	6823      	ldr	r3, [r4, #0]
 8014c34:	f013 0310 	ands.w	r3, r3, #16
 8014c38:	d105      	bne.n	8014c46 <_scanf_chars+0xa2>
 8014c3a:	68e2      	ldr	r2, [r4, #12]
 8014c3c:	3201      	adds	r2, #1
 8014c3e:	60e2      	str	r2, [r4, #12]
 8014c40:	69a2      	ldr	r2, [r4, #24]
 8014c42:	b102      	cbz	r2, 8014c46 <_scanf_chars+0xa2>
 8014c44:	7033      	strb	r3, [r6, #0]
 8014c46:	6923      	ldr	r3, [r4, #16]
 8014c48:	443b      	add	r3, r7
 8014c4a:	6123      	str	r3, [r4, #16]
 8014c4c:	2000      	movs	r0, #0
 8014c4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014c52:	bf00      	nop
 8014c54:	080173f9 	.word	0x080173f9

08014c58 <_scanf_i>:
 8014c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c5c:	4698      	mov	r8, r3
 8014c5e:	4b74      	ldr	r3, [pc, #464]	@ (8014e30 <_scanf_i+0x1d8>)
 8014c60:	460c      	mov	r4, r1
 8014c62:	4682      	mov	sl, r0
 8014c64:	4616      	mov	r6, r2
 8014c66:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014c6a:	b087      	sub	sp, #28
 8014c6c:	ab03      	add	r3, sp, #12
 8014c6e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8014c72:	4b70      	ldr	r3, [pc, #448]	@ (8014e34 <_scanf_i+0x1dc>)
 8014c74:	69a1      	ldr	r1, [r4, #24]
 8014c76:	4a70      	ldr	r2, [pc, #448]	@ (8014e38 <_scanf_i+0x1e0>)
 8014c78:	2903      	cmp	r1, #3
 8014c7a:	bf08      	it	eq
 8014c7c:	461a      	moveq	r2, r3
 8014c7e:	68a3      	ldr	r3, [r4, #8]
 8014c80:	9201      	str	r2, [sp, #4]
 8014c82:	1e5a      	subs	r2, r3, #1
 8014c84:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8014c88:	bf88      	it	hi
 8014c8a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8014c8e:	4627      	mov	r7, r4
 8014c90:	bf82      	ittt	hi
 8014c92:	eb03 0905 	addhi.w	r9, r3, r5
 8014c96:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8014c9a:	60a3      	strhi	r3, [r4, #8]
 8014c9c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8014ca0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8014ca4:	bf98      	it	ls
 8014ca6:	f04f 0900 	movls.w	r9, #0
 8014caa:	6023      	str	r3, [r4, #0]
 8014cac:	463d      	mov	r5, r7
 8014cae:	f04f 0b00 	mov.w	fp, #0
 8014cb2:	6831      	ldr	r1, [r6, #0]
 8014cb4:	ab03      	add	r3, sp, #12
 8014cb6:	7809      	ldrb	r1, [r1, #0]
 8014cb8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8014cbc:	2202      	movs	r2, #2
 8014cbe:	f7eb faaf 	bl	8000220 <memchr>
 8014cc2:	b328      	cbz	r0, 8014d10 <_scanf_i+0xb8>
 8014cc4:	f1bb 0f01 	cmp.w	fp, #1
 8014cc8:	d159      	bne.n	8014d7e <_scanf_i+0x126>
 8014cca:	6862      	ldr	r2, [r4, #4]
 8014ccc:	b92a      	cbnz	r2, 8014cda <_scanf_i+0x82>
 8014cce:	6822      	ldr	r2, [r4, #0]
 8014cd0:	2108      	movs	r1, #8
 8014cd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8014cd6:	6061      	str	r1, [r4, #4]
 8014cd8:	6022      	str	r2, [r4, #0]
 8014cda:	6822      	ldr	r2, [r4, #0]
 8014cdc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8014ce0:	6022      	str	r2, [r4, #0]
 8014ce2:	68a2      	ldr	r2, [r4, #8]
 8014ce4:	1e51      	subs	r1, r2, #1
 8014ce6:	60a1      	str	r1, [r4, #8]
 8014ce8:	b192      	cbz	r2, 8014d10 <_scanf_i+0xb8>
 8014cea:	6832      	ldr	r2, [r6, #0]
 8014cec:	1c51      	adds	r1, r2, #1
 8014cee:	6031      	str	r1, [r6, #0]
 8014cf0:	7812      	ldrb	r2, [r2, #0]
 8014cf2:	f805 2b01 	strb.w	r2, [r5], #1
 8014cf6:	6872      	ldr	r2, [r6, #4]
 8014cf8:	3a01      	subs	r2, #1
 8014cfa:	2a00      	cmp	r2, #0
 8014cfc:	6072      	str	r2, [r6, #4]
 8014cfe:	dc07      	bgt.n	8014d10 <_scanf_i+0xb8>
 8014d00:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8014d04:	4631      	mov	r1, r6
 8014d06:	4650      	mov	r0, sl
 8014d08:	4790      	blx	r2
 8014d0a:	2800      	cmp	r0, #0
 8014d0c:	f040 8085 	bne.w	8014e1a <_scanf_i+0x1c2>
 8014d10:	f10b 0b01 	add.w	fp, fp, #1
 8014d14:	f1bb 0f03 	cmp.w	fp, #3
 8014d18:	d1cb      	bne.n	8014cb2 <_scanf_i+0x5a>
 8014d1a:	6863      	ldr	r3, [r4, #4]
 8014d1c:	b90b      	cbnz	r3, 8014d22 <_scanf_i+0xca>
 8014d1e:	230a      	movs	r3, #10
 8014d20:	6063      	str	r3, [r4, #4]
 8014d22:	6863      	ldr	r3, [r4, #4]
 8014d24:	4945      	ldr	r1, [pc, #276]	@ (8014e3c <_scanf_i+0x1e4>)
 8014d26:	6960      	ldr	r0, [r4, #20]
 8014d28:	1ac9      	subs	r1, r1, r3
 8014d2a:	f000 f935 	bl	8014f98 <__sccl>
 8014d2e:	f04f 0b00 	mov.w	fp, #0
 8014d32:	68a3      	ldr	r3, [r4, #8]
 8014d34:	6822      	ldr	r2, [r4, #0]
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	d03d      	beq.n	8014db6 <_scanf_i+0x15e>
 8014d3a:	6831      	ldr	r1, [r6, #0]
 8014d3c:	6960      	ldr	r0, [r4, #20]
 8014d3e:	f891 c000 	ldrb.w	ip, [r1]
 8014d42:	f810 000c 	ldrb.w	r0, [r0, ip]
 8014d46:	2800      	cmp	r0, #0
 8014d48:	d035      	beq.n	8014db6 <_scanf_i+0x15e>
 8014d4a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8014d4e:	d124      	bne.n	8014d9a <_scanf_i+0x142>
 8014d50:	0510      	lsls	r0, r2, #20
 8014d52:	d522      	bpl.n	8014d9a <_scanf_i+0x142>
 8014d54:	f10b 0b01 	add.w	fp, fp, #1
 8014d58:	f1b9 0f00 	cmp.w	r9, #0
 8014d5c:	d003      	beq.n	8014d66 <_scanf_i+0x10e>
 8014d5e:	3301      	adds	r3, #1
 8014d60:	f109 39ff 	add.w	r9, r9, #4294967295
 8014d64:	60a3      	str	r3, [r4, #8]
 8014d66:	6873      	ldr	r3, [r6, #4]
 8014d68:	3b01      	subs	r3, #1
 8014d6a:	2b00      	cmp	r3, #0
 8014d6c:	6073      	str	r3, [r6, #4]
 8014d6e:	dd1b      	ble.n	8014da8 <_scanf_i+0x150>
 8014d70:	6833      	ldr	r3, [r6, #0]
 8014d72:	3301      	adds	r3, #1
 8014d74:	6033      	str	r3, [r6, #0]
 8014d76:	68a3      	ldr	r3, [r4, #8]
 8014d78:	3b01      	subs	r3, #1
 8014d7a:	60a3      	str	r3, [r4, #8]
 8014d7c:	e7d9      	b.n	8014d32 <_scanf_i+0xda>
 8014d7e:	f1bb 0f02 	cmp.w	fp, #2
 8014d82:	d1ae      	bne.n	8014ce2 <_scanf_i+0x8a>
 8014d84:	6822      	ldr	r2, [r4, #0]
 8014d86:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8014d8a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8014d8e:	d1bf      	bne.n	8014d10 <_scanf_i+0xb8>
 8014d90:	2110      	movs	r1, #16
 8014d92:	6061      	str	r1, [r4, #4]
 8014d94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8014d98:	e7a2      	b.n	8014ce0 <_scanf_i+0x88>
 8014d9a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8014d9e:	6022      	str	r2, [r4, #0]
 8014da0:	780b      	ldrb	r3, [r1, #0]
 8014da2:	f805 3b01 	strb.w	r3, [r5], #1
 8014da6:	e7de      	b.n	8014d66 <_scanf_i+0x10e>
 8014da8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014dac:	4631      	mov	r1, r6
 8014dae:	4650      	mov	r0, sl
 8014db0:	4798      	blx	r3
 8014db2:	2800      	cmp	r0, #0
 8014db4:	d0df      	beq.n	8014d76 <_scanf_i+0x11e>
 8014db6:	6823      	ldr	r3, [r4, #0]
 8014db8:	05d9      	lsls	r1, r3, #23
 8014dba:	d50d      	bpl.n	8014dd8 <_scanf_i+0x180>
 8014dbc:	42bd      	cmp	r5, r7
 8014dbe:	d909      	bls.n	8014dd4 <_scanf_i+0x17c>
 8014dc0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8014dc4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014dc8:	4632      	mov	r2, r6
 8014dca:	4650      	mov	r0, sl
 8014dcc:	4798      	blx	r3
 8014dce:	f105 39ff 	add.w	r9, r5, #4294967295
 8014dd2:	464d      	mov	r5, r9
 8014dd4:	42bd      	cmp	r5, r7
 8014dd6:	d028      	beq.n	8014e2a <_scanf_i+0x1d2>
 8014dd8:	6822      	ldr	r2, [r4, #0]
 8014dda:	f012 0210 	ands.w	r2, r2, #16
 8014dde:	d113      	bne.n	8014e08 <_scanf_i+0x1b0>
 8014de0:	702a      	strb	r2, [r5, #0]
 8014de2:	6863      	ldr	r3, [r4, #4]
 8014de4:	9e01      	ldr	r6, [sp, #4]
 8014de6:	4639      	mov	r1, r7
 8014de8:	4650      	mov	r0, sl
 8014dea:	47b0      	blx	r6
 8014dec:	f8d8 3000 	ldr.w	r3, [r8]
 8014df0:	6821      	ldr	r1, [r4, #0]
 8014df2:	1d1a      	adds	r2, r3, #4
 8014df4:	f8c8 2000 	str.w	r2, [r8]
 8014df8:	f011 0f20 	tst.w	r1, #32
 8014dfc:	681b      	ldr	r3, [r3, #0]
 8014dfe:	d00f      	beq.n	8014e20 <_scanf_i+0x1c8>
 8014e00:	6018      	str	r0, [r3, #0]
 8014e02:	68e3      	ldr	r3, [r4, #12]
 8014e04:	3301      	adds	r3, #1
 8014e06:	60e3      	str	r3, [r4, #12]
 8014e08:	6923      	ldr	r3, [r4, #16]
 8014e0a:	1bed      	subs	r5, r5, r7
 8014e0c:	445d      	add	r5, fp
 8014e0e:	442b      	add	r3, r5
 8014e10:	6123      	str	r3, [r4, #16]
 8014e12:	2000      	movs	r0, #0
 8014e14:	b007      	add	sp, #28
 8014e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e1a:	f04f 0b00 	mov.w	fp, #0
 8014e1e:	e7ca      	b.n	8014db6 <_scanf_i+0x15e>
 8014e20:	07ca      	lsls	r2, r1, #31
 8014e22:	bf4c      	ite	mi
 8014e24:	8018      	strhmi	r0, [r3, #0]
 8014e26:	6018      	strpl	r0, [r3, #0]
 8014e28:	e7eb      	b.n	8014e02 <_scanf_i+0x1aa>
 8014e2a:	2001      	movs	r0, #1
 8014e2c:	e7f2      	b.n	8014e14 <_scanf_i+0x1bc>
 8014e2e:	bf00      	nop
 8014e30:	08017134 	.word	0x08017134
 8014e34:	08014559 	.word	0x08014559
 8014e38:	0801591d 	.word	0x0801591d
 8014e3c:	0801751a 	.word	0x0801751a

08014e40 <__sflush_r>:
 8014e40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014e44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e48:	0716      	lsls	r6, r2, #28
 8014e4a:	4605      	mov	r5, r0
 8014e4c:	460c      	mov	r4, r1
 8014e4e:	d454      	bmi.n	8014efa <__sflush_r+0xba>
 8014e50:	684b      	ldr	r3, [r1, #4]
 8014e52:	2b00      	cmp	r3, #0
 8014e54:	dc02      	bgt.n	8014e5c <__sflush_r+0x1c>
 8014e56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014e58:	2b00      	cmp	r3, #0
 8014e5a:	dd48      	ble.n	8014eee <__sflush_r+0xae>
 8014e5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014e5e:	2e00      	cmp	r6, #0
 8014e60:	d045      	beq.n	8014eee <__sflush_r+0xae>
 8014e62:	2300      	movs	r3, #0
 8014e64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014e68:	682f      	ldr	r7, [r5, #0]
 8014e6a:	6a21      	ldr	r1, [r4, #32]
 8014e6c:	602b      	str	r3, [r5, #0]
 8014e6e:	d030      	beq.n	8014ed2 <__sflush_r+0x92>
 8014e70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014e72:	89a3      	ldrh	r3, [r4, #12]
 8014e74:	0759      	lsls	r1, r3, #29
 8014e76:	d505      	bpl.n	8014e84 <__sflush_r+0x44>
 8014e78:	6863      	ldr	r3, [r4, #4]
 8014e7a:	1ad2      	subs	r2, r2, r3
 8014e7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014e7e:	b10b      	cbz	r3, 8014e84 <__sflush_r+0x44>
 8014e80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014e82:	1ad2      	subs	r2, r2, r3
 8014e84:	2300      	movs	r3, #0
 8014e86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014e88:	6a21      	ldr	r1, [r4, #32]
 8014e8a:	4628      	mov	r0, r5
 8014e8c:	47b0      	blx	r6
 8014e8e:	1c43      	adds	r3, r0, #1
 8014e90:	89a3      	ldrh	r3, [r4, #12]
 8014e92:	d106      	bne.n	8014ea2 <__sflush_r+0x62>
 8014e94:	6829      	ldr	r1, [r5, #0]
 8014e96:	291d      	cmp	r1, #29
 8014e98:	d82b      	bhi.n	8014ef2 <__sflush_r+0xb2>
 8014e9a:	4a2a      	ldr	r2, [pc, #168]	@ (8014f44 <__sflush_r+0x104>)
 8014e9c:	410a      	asrs	r2, r1
 8014e9e:	07d6      	lsls	r6, r2, #31
 8014ea0:	d427      	bmi.n	8014ef2 <__sflush_r+0xb2>
 8014ea2:	2200      	movs	r2, #0
 8014ea4:	6062      	str	r2, [r4, #4]
 8014ea6:	04d9      	lsls	r1, r3, #19
 8014ea8:	6922      	ldr	r2, [r4, #16]
 8014eaa:	6022      	str	r2, [r4, #0]
 8014eac:	d504      	bpl.n	8014eb8 <__sflush_r+0x78>
 8014eae:	1c42      	adds	r2, r0, #1
 8014eb0:	d101      	bne.n	8014eb6 <__sflush_r+0x76>
 8014eb2:	682b      	ldr	r3, [r5, #0]
 8014eb4:	b903      	cbnz	r3, 8014eb8 <__sflush_r+0x78>
 8014eb6:	6560      	str	r0, [r4, #84]	@ 0x54
 8014eb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014eba:	602f      	str	r7, [r5, #0]
 8014ebc:	b1b9      	cbz	r1, 8014eee <__sflush_r+0xae>
 8014ebe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014ec2:	4299      	cmp	r1, r3
 8014ec4:	d002      	beq.n	8014ecc <__sflush_r+0x8c>
 8014ec6:	4628      	mov	r0, r5
 8014ec8:	f7fd ff12 	bl	8012cf0 <_free_r>
 8014ecc:	2300      	movs	r3, #0
 8014ece:	6363      	str	r3, [r4, #52]	@ 0x34
 8014ed0:	e00d      	b.n	8014eee <__sflush_r+0xae>
 8014ed2:	2301      	movs	r3, #1
 8014ed4:	4628      	mov	r0, r5
 8014ed6:	47b0      	blx	r6
 8014ed8:	4602      	mov	r2, r0
 8014eda:	1c50      	adds	r0, r2, #1
 8014edc:	d1c9      	bne.n	8014e72 <__sflush_r+0x32>
 8014ede:	682b      	ldr	r3, [r5, #0]
 8014ee0:	2b00      	cmp	r3, #0
 8014ee2:	d0c6      	beq.n	8014e72 <__sflush_r+0x32>
 8014ee4:	2b1d      	cmp	r3, #29
 8014ee6:	d001      	beq.n	8014eec <__sflush_r+0xac>
 8014ee8:	2b16      	cmp	r3, #22
 8014eea:	d11e      	bne.n	8014f2a <__sflush_r+0xea>
 8014eec:	602f      	str	r7, [r5, #0]
 8014eee:	2000      	movs	r0, #0
 8014ef0:	e022      	b.n	8014f38 <__sflush_r+0xf8>
 8014ef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014ef6:	b21b      	sxth	r3, r3
 8014ef8:	e01b      	b.n	8014f32 <__sflush_r+0xf2>
 8014efa:	690f      	ldr	r7, [r1, #16]
 8014efc:	2f00      	cmp	r7, #0
 8014efe:	d0f6      	beq.n	8014eee <__sflush_r+0xae>
 8014f00:	0793      	lsls	r3, r2, #30
 8014f02:	680e      	ldr	r6, [r1, #0]
 8014f04:	bf08      	it	eq
 8014f06:	694b      	ldreq	r3, [r1, #20]
 8014f08:	600f      	str	r7, [r1, #0]
 8014f0a:	bf18      	it	ne
 8014f0c:	2300      	movne	r3, #0
 8014f0e:	eba6 0807 	sub.w	r8, r6, r7
 8014f12:	608b      	str	r3, [r1, #8]
 8014f14:	f1b8 0f00 	cmp.w	r8, #0
 8014f18:	dde9      	ble.n	8014eee <__sflush_r+0xae>
 8014f1a:	6a21      	ldr	r1, [r4, #32]
 8014f1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014f1e:	4643      	mov	r3, r8
 8014f20:	463a      	mov	r2, r7
 8014f22:	4628      	mov	r0, r5
 8014f24:	47b0      	blx	r6
 8014f26:	2800      	cmp	r0, #0
 8014f28:	dc08      	bgt.n	8014f3c <__sflush_r+0xfc>
 8014f2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014f2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014f32:	81a3      	strh	r3, [r4, #12]
 8014f34:	f04f 30ff 	mov.w	r0, #4294967295
 8014f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f3c:	4407      	add	r7, r0
 8014f3e:	eba8 0800 	sub.w	r8, r8, r0
 8014f42:	e7e7      	b.n	8014f14 <__sflush_r+0xd4>
 8014f44:	dfbffffe 	.word	0xdfbffffe

08014f48 <_fflush_r>:
 8014f48:	b538      	push	{r3, r4, r5, lr}
 8014f4a:	690b      	ldr	r3, [r1, #16]
 8014f4c:	4605      	mov	r5, r0
 8014f4e:	460c      	mov	r4, r1
 8014f50:	b913      	cbnz	r3, 8014f58 <_fflush_r+0x10>
 8014f52:	2500      	movs	r5, #0
 8014f54:	4628      	mov	r0, r5
 8014f56:	bd38      	pop	{r3, r4, r5, pc}
 8014f58:	b118      	cbz	r0, 8014f62 <_fflush_r+0x1a>
 8014f5a:	6a03      	ldr	r3, [r0, #32]
 8014f5c:	b90b      	cbnz	r3, 8014f62 <_fflush_r+0x1a>
 8014f5e:	f7fc ff0d 	bl	8011d7c <__sinit>
 8014f62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014f66:	2b00      	cmp	r3, #0
 8014f68:	d0f3      	beq.n	8014f52 <_fflush_r+0xa>
 8014f6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014f6c:	07d0      	lsls	r0, r2, #31
 8014f6e:	d404      	bmi.n	8014f7a <_fflush_r+0x32>
 8014f70:	0599      	lsls	r1, r3, #22
 8014f72:	d402      	bmi.n	8014f7a <_fflush_r+0x32>
 8014f74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014f76:	f7fd f856 	bl	8012026 <__retarget_lock_acquire_recursive>
 8014f7a:	4628      	mov	r0, r5
 8014f7c:	4621      	mov	r1, r4
 8014f7e:	f7ff ff5f 	bl	8014e40 <__sflush_r>
 8014f82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014f84:	07da      	lsls	r2, r3, #31
 8014f86:	4605      	mov	r5, r0
 8014f88:	d4e4      	bmi.n	8014f54 <_fflush_r+0xc>
 8014f8a:	89a3      	ldrh	r3, [r4, #12]
 8014f8c:	059b      	lsls	r3, r3, #22
 8014f8e:	d4e1      	bmi.n	8014f54 <_fflush_r+0xc>
 8014f90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014f92:	f7fd f849 	bl	8012028 <__retarget_lock_release_recursive>
 8014f96:	e7dd      	b.n	8014f54 <_fflush_r+0xc>

08014f98 <__sccl>:
 8014f98:	b570      	push	{r4, r5, r6, lr}
 8014f9a:	780b      	ldrb	r3, [r1, #0]
 8014f9c:	4604      	mov	r4, r0
 8014f9e:	2b5e      	cmp	r3, #94	@ 0x5e
 8014fa0:	bf0b      	itete	eq
 8014fa2:	784b      	ldrbeq	r3, [r1, #1]
 8014fa4:	1c4a      	addne	r2, r1, #1
 8014fa6:	1c8a      	addeq	r2, r1, #2
 8014fa8:	2100      	movne	r1, #0
 8014faa:	bf08      	it	eq
 8014fac:	2101      	moveq	r1, #1
 8014fae:	3801      	subs	r0, #1
 8014fb0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8014fb4:	f800 1f01 	strb.w	r1, [r0, #1]!
 8014fb8:	42a8      	cmp	r0, r5
 8014fba:	d1fb      	bne.n	8014fb4 <__sccl+0x1c>
 8014fbc:	b90b      	cbnz	r3, 8014fc2 <__sccl+0x2a>
 8014fbe:	1e50      	subs	r0, r2, #1
 8014fc0:	bd70      	pop	{r4, r5, r6, pc}
 8014fc2:	f081 0101 	eor.w	r1, r1, #1
 8014fc6:	54e1      	strb	r1, [r4, r3]
 8014fc8:	4610      	mov	r0, r2
 8014fca:	4602      	mov	r2, r0
 8014fcc:	f812 5b01 	ldrb.w	r5, [r2], #1
 8014fd0:	2d2d      	cmp	r5, #45	@ 0x2d
 8014fd2:	d005      	beq.n	8014fe0 <__sccl+0x48>
 8014fd4:	2d5d      	cmp	r5, #93	@ 0x5d
 8014fd6:	d016      	beq.n	8015006 <__sccl+0x6e>
 8014fd8:	2d00      	cmp	r5, #0
 8014fda:	d0f1      	beq.n	8014fc0 <__sccl+0x28>
 8014fdc:	462b      	mov	r3, r5
 8014fde:	e7f2      	b.n	8014fc6 <__sccl+0x2e>
 8014fe0:	7846      	ldrb	r6, [r0, #1]
 8014fe2:	2e5d      	cmp	r6, #93	@ 0x5d
 8014fe4:	d0fa      	beq.n	8014fdc <__sccl+0x44>
 8014fe6:	42b3      	cmp	r3, r6
 8014fe8:	dcf8      	bgt.n	8014fdc <__sccl+0x44>
 8014fea:	3002      	adds	r0, #2
 8014fec:	461a      	mov	r2, r3
 8014fee:	3201      	adds	r2, #1
 8014ff0:	4296      	cmp	r6, r2
 8014ff2:	54a1      	strb	r1, [r4, r2]
 8014ff4:	dcfb      	bgt.n	8014fee <__sccl+0x56>
 8014ff6:	1af2      	subs	r2, r6, r3
 8014ff8:	3a01      	subs	r2, #1
 8014ffa:	1c5d      	adds	r5, r3, #1
 8014ffc:	42b3      	cmp	r3, r6
 8014ffe:	bfa8      	it	ge
 8015000:	2200      	movge	r2, #0
 8015002:	18ab      	adds	r3, r5, r2
 8015004:	e7e1      	b.n	8014fca <__sccl+0x32>
 8015006:	4610      	mov	r0, r2
 8015008:	e7da      	b.n	8014fc0 <__sccl+0x28>

0801500a <__submore>:
 801500a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801500e:	460c      	mov	r4, r1
 8015010:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8015012:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015016:	4299      	cmp	r1, r3
 8015018:	d11d      	bne.n	8015056 <__submore+0x4c>
 801501a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801501e:	f7fd fedb 	bl	8012dd8 <_malloc_r>
 8015022:	b918      	cbnz	r0, 801502c <__submore+0x22>
 8015024:	f04f 30ff 	mov.w	r0, #4294967295
 8015028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801502c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015030:	63a3      	str	r3, [r4, #56]	@ 0x38
 8015032:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8015036:	6360      	str	r0, [r4, #52]	@ 0x34
 8015038:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 801503c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8015040:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8015044:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8015048:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 801504c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8015050:	6020      	str	r0, [r4, #0]
 8015052:	2000      	movs	r0, #0
 8015054:	e7e8      	b.n	8015028 <__submore+0x1e>
 8015056:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8015058:	0077      	lsls	r7, r6, #1
 801505a:	463a      	mov	r2, r7
 801505c:	f000 fbc1 	bl	80157e2 <_realloc_r>
 8015060:	4605      	mov	r5, r0
 8015062:	2800      	cmp	r0, #0
 8015064:	d0de      	beq.n	8015024 <__submore+0x1a>
 8015066:	eb00 0806 	add.w	r8, r0, r6
 801506a:	4601      	mov	r1, r0
 801506c:	4632      	mov	r2, r6
 801506e:	4640      	mov	r0, r8
 8015070:	f7fc ffdb 	bl	801202a <memcpy>
 8015074:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8015078:	f8c4 8000 	str.w	r8, [r4]
 801507c:	e7e9      	b.n	8015052 <__submore+0x48>

0801507e <memmove>:
 801507e:	4288      	cmp	r0, r1
 8015080:	b510      	push	{r4, lr}
 8015082:	eb01 0402 	add.w	r4, r1, r2
 8015086:	d902      	bls.n	801508e <memmove+0x10>
 8015088:	4284      	cmp	r4, r0
 801508a:	4623      	mov	r3, r4
 801508c:	d807      	bhi.n	801509e <memmove+0x20>
 801508e:	1e43      	subs	r3, r0, #1
 8015090:	42a1      	cmp	r1, r4
 8015092:	d008      	beq.n	80150a6 <memmove+0x28>
 8015094:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015098:	f803 2f01 	strb.w	r2, [r3, #1]!
 801509c:	e7f8      	b.n	8015090 <memmove+0x12>
 801509e:	4402      	add	r2, r0
 80150a0:	4601      	mov	r1, r0
 80150a2:	428a      	cmp	r2, r1
 80150a4:	d100      	bne.n	80150a8 <memmove+0x2a>
 80150a6:	bd10      	pop	{r4, pc}
 80150a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80150ac:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80150b0:	e7f7      	b.n	80150a2 <memmove+0x24>
	...

080150b4 <_sbrk_r>:
 80150b4:	b538      	push	{r3, r4, r5, lr}
 80150b6:	4d06      	ldr	r5, [pc, #24]	@ (80150d0 <_sbrk_r+0x1c>)
 80150b8:	2300      	movs	r3, #0
 80150ba:	4604      	mov	r4, r0
 80150bc:	4608      	mov	r0, r1
 80150be:	602b      	str	r3, [r5, #0]
 80150c0:	f7ef fab4 	bl	800462c <_sbrk>
 80150c4:	1c43      	adds	r3, r0, #1
 80150c6:	d102      	bne.n	80150ce <_sbrk_r+0x1a>
 80150c8:	682b      	ldr	r3, [r5, #0]
 80150ca:	b103      	cbz	r3, 80150ce <_sbrk_r+0x1a>
 80150cc:	6023      	str	r3, [r4, #0]
 80150ce:	bd38      	pop	{r3, r4, r5, pc}
 80150d0:	200026e0 	.word	0x200026e0
 80150d4:	00000000 	.word	0x00000000

080150d8 <nan>:
 80150d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80150e0 <nan+0x8>
 80150dc:	4770      	bx	lr
 80150de:	bf00      	nop
 80150e0:	00000000 	.word	0x00000000
 80150e4:	7ff80000 	.word	0x7ff80000

080150e8 <__assert_func>:
 80150e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80150ea:	4614      	mov	r4, r2
 80150ec:	461a      	mov	r2, r3
 80150ee:	4b09      	ldr	r3, [pc, #36]	@ (8015114 <__assert_func+0x2c>)
 80150f0:	681b      	ldr	r3, [r3, #0]
 80150f2:	4605      	mov	r5, r0
 80150f4:	68d8      	ldr	r0, [r3, #12]
 80150f6:	b954      	cbnz	r4, 801510e <__assert_func+0x26>
 80150f8:	4b07      	ldr	r3, [pc, #28]	@ (8015118 <__assert_func+0x30>)
 80150fa:	461c      	mov	r4, r3
 80150fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015100:	9100      	str	r1, [sp, #0]
 8015102:	462b      	mov	r3, r5
 8015104:	4905      	ldr	r1, [pc, #20]	@ (801511c <__assert_func+0x34>)
 8015106:	f000 fc19 	bl	801593c <fiprintf>
 801510a:	f000 fc29 	bl	8015960 <abort>
 801510e:	4b04      	ldr	r3, [pc, #16]	@ (8015120 <__assert_func+0x38>)
 8015110:	e7f4      	b.n	80150fc <__assert_func+0x14>
 8015112:	bf00      	nop
 8015114:	200001fc 	.word	0x200001fc
 8015118:	08017568 	.word	0x08017568
 801511c:	0801753a 	.word	0x0801753a
 8015120:	0801752d 	.word	0x0801752d

08015124 <_calloc_r>:
 8015124:	b570      	push	{r4, r5, r6, lr}
 8015126:	fba1 5402 	umull	r5, r4, r1, r2
 801512a:	b93c      	cbnz	r4, 801513c <_calloc_r+0x18>
 801512c:	4629      	mov	r1, r5
 801512e:	f7fd fe53 	bl	8012dd8 <_malloc_r>
 8015132:	4606      	mov	r6, r0
 8015134:	b928      	cbnz	r0, 8015142 <_calloc_r+0x1e>
 8015136:	2600      	movs	r6, #0
 8015138:	4630      	mov	r0, r6
 801513a:	bd70      	pop	{r4, r5, r6, pc}
 801513c:	220c      	movs	r2, #12
 801513e:	6002      	str	r2, [r0, #0]
 8015140:	e7f9      	b.n	8015136 <_calloc_r+0x12>
 8015142:	462a      	mov	r2, r5
 8015144:	4621      	mov	r1, r4
 8015146:	f7fc fede 	bl	8011f06 <memset>
 801514a:	e7f5      	b.n	8015138 <_calloc_r+0x14>

0801514c <rshift>:
 801514c:	6903      	ldr	r3, [r0, #16]
 801514e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8015152:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015156:	ea4f 1261 	mov.w	r2, r1, asr #5
 801515a:	f100 0414 	add.w	r4, r0, #20
 801515e:	dd45      	ble.n	80151ec <rshift+0xa0>
 8015160:	f011 011f 	ands.w	r1, r1, #31
 8015164:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015168:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801516c:	d10c      	bne.n	8015188 <rshift+0x3c>
 801516e:	f100 0710 	add.w	r7, r0, #16
 8015172:	4629      	mov	r1, r5
 8015174:	42b1      	cmp	r1, r6
 8015176:	d334      	bcc.n	80151e2 <rshift+0x96>
 8015178:	1a9b      	subs	r3, r3, r2
 801517a:	009b      	lsls	r3, r3, #2
 801517c:	1eea      	subs	r2, r5, #3
 801517e:	4296      	cmp	r6, r2
 8015180:	bf38      	it	cc
 8015182:	2300      	movcc	r3, #0
 8015184:	4423      	add	r3, r4
 8015186:	e015      	b.n	80151b4 <rshift+0x68>
 8015188:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801518c:	f1c1 0820 	rsb	r8, r1, #32
 8015190:	40cf      	lsrs	r7, r1
 8015192:	f105 0e04 	add.w	lr, r5, #4
 8015196:	46a1      	mov	r9, r4
 8015198:	4576      	cmp	r6, lr
 801519a:	46f4      	mov	ip, lr
 801519c:	d815      	bhi.n	80151ca <rshift+0x7e>
 801519e:	1a9a      	subs	r2, r3, r2
 80151a0:	0092      	lsls	r2, r2, #2
 80151a2:	3a04      	subs	r2, #4
 80151a4:	3501      	adds	r5, #1
 80151a6:	42ae      	cmp	r6, r5
 80151a8:	bf38      	it	cc
 80151aa:	2200      	movcc	r2, #0
 80151ac:	18a3      	adds	r3, r4, r2
 80151ae:	50a7      	str	r7, [r4, r2]
 80151b0:	b107      	cbz	r7, 80151b4 <rshift+0x68>
 80151b2:	3304      	adds	r3, #4
 80151b4:	1b1a      	subs	r2, r3, r4
 80151b6:	42a3      	cmp	r3, r4
 80151b8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80151bc:	bf08      	it	eq
 80151be:	2300      	moveq	r3, #0
 80151c0:	6102      	str	r2, [r0, #16]
 80151c2:	bf08      	it	eq
 80151c4:	6143      	streq	r3, [r0, #20]
 80151c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80151ca:	f8dc c000 	ldr.w	ip, [ip]
 80151ce:	fa0c fc08 	lsl.w	ip, ip, r8
 80151d2:	ea4c 0707 	orr.w	r7, ip, r7
 80151d6:	f849 7b04 	str.w	r7, [r9], #4
 80151da:	f85e 7b04 	ldr.w	r7, [lr], #4
 80151de:	40cf      	lsrs	r7, r1
 80151e0:	e7da      	b.n	8015198 <rshift+0x4c>
 80151e2:	f851 cb04 	ldr.w	ip, [r1], #4
 80151e6:	f847 cf04 	str.w	ip, [r7, #4]!
 80151ea:	e7c3      	b.n	8015174 <rshift+0x28>
 80151ec:	4623      	mov	r3, r4
 80151ee:	e7e1      	b.n	80151b4 <rshift+0x68>

080151f0 <__hexdig_fun>:
 80151f0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80151f4:	2b09      	cmp	r3, #9
 80151f6:	d802      	bhi.n	80151fe <__hexdig_fun+0xe>
 80151f8:	3820      	subs	r0, #32
 80151fa:	b2c0      	uxtb	r0, r0
 80151fc:	4770      	bx	lr
 80151fe:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8015202:	2b05      	cmp	r3, #5
 8015204:	d801      	bhi.n	801520a <__hexdig_fun+0x1a>
 8015206:	3847      	subs	r0, #71	@ 0x47
 8015208:	e7f7      	b.n	80151fa <__hexdig_fun+0xa>
 801520a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801520e:	2b05      	cmp	r3, #5
 8015210:	d801      	bhi.n	8015216 <__hexdig_fun+0x26>
 8015212:	3827      	subs	r0, #39	@ 0x27
 8015214:	e7f1      	b.n	80151fa <__hexdig_fun+0xa>
 8015216:	2000      	movs	r0, #0
 8015218:	4770      	bx	lr
	...

0801521c <__gethex>:
 801521c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015220:	b085      	sub	sp, #20
 8015222:	468a      	mov	sl, r1
 8015224:	9302      	str	r3, [sp, #8]
 8015226:	680b      	ldr	r3, [r1, #0]
 8015228:	9001      	str	r0, [sp, #4]
 801522a:	4690      	mov	r8, r2
 801522c:	1c9c      	adds	r4, r3, #2
 801522e:	46a1      	mov	r9, r4
 8015230:	f814 0b01 	ldrb.w	r0, [r4], #1
 8015234:	2830      	cmp	r0, #48	@ 0x30
 8015236:	d0fa      	beq.n	801522e <__gethex+0x12>
 8015238:	eba9 0303 	sub.w	r3, r9, r3
 801523c:	f1a3 0b02 	sub.w	fp, r3, #2
 8015240:	f7ff ffd6 	bl	80151f0 <__hexdig_fun>
 8015244:	4605      	mov	r5, r0
 8015246:	2800      	cmp	r0, #0
 8015248:	d168      	bne.n	801531c <__gethex+0x100>
 801524a:	49a0      	ldr	r1, [pc, #640]	@ (80154cc <__gethex+0x2b0>)
 801524c:	2201      	movs	r2, #1
 801524e:	4648      	mov	r0, r9
 8015250:	f7fc fe61 	bl	8011f16 <strncmp>
 8015254:	4607      	mov	r7, r0
 8015256:	2800      	cmp	r0, #0
 8015258:	d167      	bne.n	801532a <__gethex+0x10e>
 801525a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801525e:	4626      	mov	r6, r4
 8015260:	f7ff ffc6 	bl	80151f0 <__hexdig_fun>
 8015264:	2800      	cmp	r0, #0
 8015266:	d062      	beq.n	801532e <__gethex+0x112>
 8015268:	4623      	mov	r3, r4
 801526a:	7818      	ldrb	r0, [r3, #0]
 801526c:	2830      	cmp	r0, #48	@ 0x30
 801526e:	4699      	mov	r9, r3
 8015270:	f103 0301 	add.w	r3, r3, #1
 8015274:	d0f9      	beq.n	801526a <__gethex+0x4e>
 8015276:	f7ff ffbb 	bl	80151f0 <__hexdig_fun>
 801527a:	fab0 f580 	clz	r5, r0
 801527e:	096d      	lsrs	r5, r5, #5
 8015280:	f04f 0b01 	mov.w	fp, #1
 8015284:	464a      	mov	r2, r9
 8015286:	4616      	mov	r6, r2
 8015288:	3201      	adds	r2, #1
 801528a:	7830      	ldrb	r0, [r6, #0]
 801528c:	f7ff ffb0 	bl	80151f0 <__hexdig_fun>
 8015290:	2800      	cmp	r0, #0
 8015292:	d1f8      	bne.n	8015286 <__gethex+0x6a>
 8015294:	498d      	ldr	r1, [pc, #564]	@ (80154cc <__gethex+0x2b0>)
 8015296:	2201      	movs	r2, #1
 8015298:	4630      	mov	r0, r6
 801529a:	f7fc fe3c 	bl	8011f16 <strncmp>
 801529e:	2800      	cmp	r0, #0
 80152a0:	d13f      	bne.n	8015322 <__gethex+0x106>
 80152a2:	b944      	cbnz	r4, 80152b6 <__gethex+0x9a>
 80152a4:	1c74      	adds	r4, r6, #1
 80152a6:	4622      	mov	r2, r4
 80152a8:	4616      	mov	r6, r2
 80152aa:	3201      	adds	r2, #1
 80152ac:	7830      	ldrb	r0, [r6, #0]
 80152ae:	f7ff ff9f 	bl	80151f0 <__hexdig_fun>
 80152b2:	2800      	cmp	r0, #0
 80152b4:	d1f8      	bne.n	80152a8 <__gethex+0x8c>
 80152b6:	1ba4      	subs	r4, r4, r6
 80152b8:	00a7      	lsls	r7, r4, #2
 80152ba:	7833      	ldrb	r3, [r6, #0]
 80152bc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80152c0:	2b50      	cmp	r3, #80	@ 0x50
 80152c2:	d13e      	bne.n	8015342 <__gethex+0x126>
 80152c4:	7873      	ldrb	r3, [r6, #1]
 80152c6:	2b2b      	cmp	r3, #43	@ 0x2b
 80152c8:	d033      	beq.n	8015332 <__gethex+0x116>
 80152ca:	2b2d      	cmp	r3, #45	@ 0x2d
 80152cc:	d034      	beq.n	8015338 <__gethex+0x11c>
 80152ce:	1c71      	adds	r1, r6, #1
 80152d0:	2400      	movs	r4, #0
 80152d2:	7808      	ldrb	r0, [r1, #0]
 80152d4:	f7ff ff8c 	bl	80151f0 <__hexdig_fun>
 80152d8:	1e43      	subs	r3, r0, #1
 80152da:	b2db      	uxtb	r3, r3
 80152dc:	2b18      	cmp	r3, #24
 80152de:	d830      	bhi.n	8015342 <__gethex+0x126>
 80152e0:	f1a0 0210 	sub.w	r2, r0, #16
 80152e4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80152e8:	f7ff ff82 	bl	80151f0 <__hexdig_fun>
 80152ec:	f100 3cff 	add.w	ip, r0, #4294967295
 80152f0:	fa5f fc8c 	uxtb.w	ip, ip
 80152f4:	f1bc 0f18 	cmp.w	ip, #24
 80152f8:	f04f 030a 	mov.w	r3, #10
 80152fc:	d91e      	bls.n	801533c <__gethex+0x120>
 80152fe:	b104      	cbz	r4, 8015302 <__gethex+0xe6>
 8015300:	4252      	negs	r2, r2
 8015302:	4417      	add	r7, r2
 8015304:	f8ca 1000 	str.w	r1, [sl]
 8015308:	b1ed      	cbz	r5, 8015346 <__gethex+0x12a>
 801530a:	f1bb 0f00 	cmp.w	fp, #0
 801530e:	bf0c      	ite	eq
 8015310:	2506      	moveq	r5, #6
 8015312:	2500      	movne	r5, #0
 8015314:	4628      	mov	r0, r5
 8015316:	b005      	add	sp, #20
 8015318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801531c:	2500      	movs	r5, #0
 801531e:	462c      	mov	r4, r5
 8015320:	e7b0      	b.n	8015284 <__gethex+0x68>
 8015322:	2c00      	cmp	r4, #0
 8015324:	d1c7      	bne.n	80152b6 <__gethex+0x9a>
 8015326:	4627      	mov	r7, r4
 8015328:	e7c7      	b.n	80152ba <__gethex+0x9e>
 801532a:	464e      	mov	r6, r9
 801532c:	462f      	mov	r7, r5
 801532e:	2501      	movs	r5, #1
 8015330:	e7c3      	b.n	80152ba <__gethex+0x9e>
 8015332:	2400      	movs	r4, #0
 8015334:	1cb1      	adds	r1, r6, #2
 8015336:	e7cc      	b.n	80152d2 <__gethex+0xb6>
 8015338:	2401      	movs	r4, #1
 801533a:	e7fb      	b.n	8015334 <__gethex+0x118>
 801533c:	fb03 0002 	mla	r0, r3, r2, r0
 8015340:	e7ce      	b.n	80152e0 <__gethex+0xc4>
 8015342:	4631      	mov	r1, r6
 8015344:	e7de      	b.n	8015304 <__gethex+0xe8>
 8015346:	eba6 0309 	sub.w	r3, r6, r9
 801534a:	3b01      	subs	r3, #1
 801534c:	4629      	mov	r1, r5
 801534e:	2b07      	cmp	r3, #7
 8015350:	dc0a      	bgt.n	8015368 <__gethex+0x14c>
 8015352:	9801      	ldr	r0, [sp, #4]
 8015354:	f7fd fdcc 	bl	8012ef0 <_Balloc>
 8015358:	4604      	mov	r4, r0
 801535a:	b940      	cbnz	r0, 801536e <__gethex+0x152>
 801535c:	4b5c      	ldr	r3, [pc, #368]	@ (80154d0 <__gethex+0x2b4>)
 801535e:	4602      	mov	r2, r0
 8015360:	21e4      	movs	r1, #228	@ 0xe4
 8015362:	485c      	ldr	r0, [pc, #368]	@ (80154d4 <__gethex+0x2b8>)
 8015364:	f7ff fec0 	bl	80150e8 <__assert_func>
 8015368:	3101      	adds	r1, #1
 801536a:	105b      	asrs	r3, r3, #1
 801536c:	e7ef      	b.n	801534e <__gethex+0x132>
 801536e:	f100 0a14 	add.w	sl, r0, #20
 8015372:	2300      	movs	r3, #0
 8015374:	4655      	mov	r5, sl
 8015376:	469b      	mov	fp, r3
 8015378:	45b1      	cmp	r9, r6
 801537a:	d337      	bcc.n	80153ec <__gethex+0x1d0>
 801537c:	f845 bb04 	str.w	fp, [r5], #4
 8015380:	eba5 050a 	sub.w	r5, r5, sl
 8015384:	10ad      	asrs	r5, r5, #2
 8015386:	6125      	str	r5, [r4, #16]
 8015388:	4658      	mov	r0, fp
 801538a:	f7fd fea3 	bl	80130d4 <__hi0bits>
 801538e:	016d      	lsls	r5, r5, #5
 8015390:	f8d8 6000 	ldr.w	r6, [r8]
 8015394:	1a2d      	subs	r5, r5, r0
 8015396:	42b5      	cmp	r5, r6
 8015398:	dd54      	ble.n	8015444 <__gethex+0x228>
 801539a:	1bad      	subs	r5, r5, r6
 801539c:	4629      	mov	r1, r5
 801539e:	4620      	mov	r0, r4
 80153a0:	f7fe fa37 	bl	8013812 <__any_on>
 80153a4:	4681      	mov	r9, r0
 80153a6:	b178      	cbz	r0, 80153c8 <__gethex+0x1ac>
 80153a8:	1e6b      	subs	r3, r5, #1
 80153aa:	1159      	asrs	r1, r3, #5
 80153ac:	f003 021f 	and.w	r2, r3, #31
 80153b0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80153b4:	f04f 0901 	mov.w	r9, #1
 80153b8:	fa09 f202 	lsl.w	r2, r9, r2
 80153bc:	420a      	tst	r2, r1
 80153be:	d003      	beq.n	80153c8 <__gethex+0x1ac>
 80153c0:	454b      	cmp	r3, r9
 80153c2:	dc36      	bgt.n	8015432 <__gethex+0x216>
 80153c4:	f04f 0902 	mov.w	r9, #2
 80153c8:	4629      	mov	r1, r5
 80153ca:	4620      	mov	r0, r4
 80153cc:	f7ff febe 	bl	801514c <rshift>
 80153d0:	442f      	add	r7, r5
 80153d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80153d6:	42bb      	cmp	r3, r7
 80153d8:	da42      	bge.n	8015460 <__gethex+0x244>
 80153da:	9801      	ldr	r0, [sp, #4]
 80153dc:	4621      	mov	r1, r4
 80153de:	f7fd fdc7 	bl	8012f70 <_Bfree>
 80153e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80153e4:	2300      	movs	r3, #0
 80153e6:	6013      	str	r3, [r2, #0]
 80153e8:	25a3      	movs	r5, #163	@ 0xa3
 80153ea:	e793      	b.n	8015314 <__gethex+0xf8>
 80153ec:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80153f0:	2a2e      	cmp	r2, #46	@ 0x2e
 80153f2:	d012      	beq.n	801541a <__gethex+0x1fe>
 80153f4:	2b20      	cmp	r3, #32
 80153f6:	d104      	bne.n	8015402 <__gethex+0x1e6>
 80153f8:	f845 bb04 	str.w	fp, [r5], #4
 80153fc:	f04f 0b00 	mov.w	fp, #0
 8015400:	465b      	mov	r3, fp
 8015402:	7830      	ldrb	r0, [r6, #0]
 8015404:	9303      	str	r3, [sp, #12]
 8015406:	f7ff fef3 	bl	80151f0 <__hexdig_fun>
 801540a:	9b03      	ldr	r3, [sp, #12]
 801540c:	f000 000f 	and.w	r0, r0, #15
 8015410:	4098      	lsls	r0, r3
 8015412:	ea4b 0b00 	orr.w	fp, fp, r0
 8015416:	3304      	adds	r3, #4
 8015418:	e7ae      	b.n	8015378 <__gethex+0x15c>
 801541a:	45b1      	cmp	r9, r6
 801541c:	d8ea      	bhi.n	80153f4 <__gethex+0x1d8>
 801541e:	492b      	ldr	r1, [pc, #172]	@ (80154cc <__gethex+0x2b0>)
 8015420:	9303      	str	r3, [sp, #12]
 8015422:	2201      	movs	r2, #1
 8015424:	4630      	mov	r0, r6
 8015426:	f7fc fd76 	bl	8011f16 <strncmp>
 801542a:	9b03      	ldr	r3, [sp, #12]
 801542c:	2800      	cmp	r0, #0
 801542e:	d1e1      	bne.n	80153f4 <__gethex+0x1d8>
 8015430:	e7a2      	b.n	8015378 <__gethex+0x15c>
 8015432:	1ea9      	subs	r1, r5, #2
 8015434:	4620      	mov	r0, r4
 8015436:	f7fe f9ec 	bl	8013812 <__any_on>
 801543a:	2800      	cmp	r0, #0
 801543c:	d0c2      	beq.n	80153c4 <__gethex+0x1a8>
 801543e:	f04f 0903 	mov.w	r9, #3
 8015442:	e7c1      	b.n	80153c8 <__gethex+0x1ac>
 8015444:	da09      	bge.n	801545a <__gethex+0x23e>
 8015446:	1b75      	subs	r5, r6, r5
 8015448:	4621      	mov	r1, r4
 801544a:	9801      	ldr	r0, [sp, #4]
 801544c:	462a      	mov	r2, r5
 801544e:	f7fd ffa7 	bl	80133a0 <__lshift>
 8015452:	1b7f      	subs	r7, r7, r5
 8015454:	4604      	mov	r4, r0
 8015456:	f100 0a14 	add.w	sl, r0, #20
 801545a:	f04f 0900 	mov.w	r9, #0
 801545e:	e7b8      	b.n	80153d2 <__gethex+0x1b6>
 8015460:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8015464:	42bd      	cmp	r5, r7
 8015466:	dd6f      	ble.n	8015548 <__gethex+0x32c>
 8015468:	1bed      	subs	r5, r5, r7
 801546a:	42ae      	cmp	r6, r5
 801546c:	dc34      	bgt.n	80154d8 <__gethex+0x2bc>
 801546e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015472:	2b02      	cmp	r3, #2
 8015474:	d022      	beq.n	80154bc <__gethex+0x2a0>
 8015476:	2b03      	cmp	r3, #3
 8015478:	d024      	beq.n	80154c4 <__gethex+0x2a8>
 801547a:	2b01      	cmp	r3, #1
 801547c:	d115      	bne.n	80154aa <__gethex+0x28e>
 801547e:	42ae      	cmp	r6, r5
 8015480:	d113      	bne.n	80154aa <__gethex+0x28e>
 8015482:	2e01      	cmp	r6, #1
 8015484:	d10b      	bne.n	801549e <__gethex+0x282>
 8015486:	9a02      	ldr	r2, [sp, #8]
 8015488:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801548c:	6013      	str	r3, [r2, #0]
 801548e:	2301      	movs	r3, #1
 8015490:	6123      	str	r3, [r4, #16]
 8015492:	f8ca 3000 	str.w	r3, [sl]
 8015496:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015498:	2562      	movs	r5, #98	@ 0x62
 801549a:	601c      	str	r4, [r3, #0]
 801549c:	e73a      	b.n	8015314 <__gethex+0xf8>
 801549e:	1e71      	subs	r1, r6, #1
 80154a0:	4620      	mov	r0, r4
 80154a2:	f7fe f9b6 	bl	8013812 <__any_on>
 80154a6:	2800      	cmp	r0, #0
 80154a8:	d1ed      	bne.n	8015486 <__gethex+0x26a>
 80154aa:	9801      	ldr	r0, [sp, #4]
 80154ac:	4621      	mov	r1, r4
 80154ae:	f7fd fd5f 	bl	8012f70 <_Bfree>
 80154b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80154b4:	2300      	movs	r3, #0
 80154b6:	6013      	str	r3, [r2, #0]
 80154b8:	2550      	movs	r5, #80	@ 0x50
 80154ba:	e72b      	b.n	8015314 <__gethex+0xf8>
 80154bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80154be:	2b00      	cmp	r3, #0
 80154c0:	d1f3      	bne.n	80154aa <__gethex+0x28e>
 80154c2:	e7e0      	b.n	8015486 <__gethex+0x26a>
 80154c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80154c6:	2b00      	cmp	r3, #0
 80154c8:	d1dd      	bne.n	8015486 <__gethex+0x26a>
 80154ca:	e7ee      	b.n	80154aa <__gethex+0x28e>
 80154cc:	080173a0 	.word	0x080173a0
 80154d0:	08017233 	.word	0x08017233
 80154d4:	08017569 	.word	0x08017569
 80154d8:	1e6f      	subs	r7, r5, #1
 80154da:	f1b9 0f00 	cmp.w	r9, #0
 80154de:	d130      	bne.n	8015542 <__gethex+0x326>
 80154e0:	b127      	cbz	r7, 80154ec <__gethex+0x2d0>
 80154e2:	4639      	mov	r1, r7
 80154e4:	4620      	mov	r0, r4
 80154e6:	f7fe f994 	bl	8013812 <__any_on>
 80154ea:	4681      	mov	r9, r0
 80154ec:	117a      	asrs	r2, r7, #5
 80154ee:	2301      	movs	r3, #1
 80154f0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80154f4:	f007 071f 	and.w	r7, r7, #31
 80154f8:	40bb      	lsls	r3, r7
 80154fa:	4213      	tst	r3, r2
 80154fc:	4629      	mov	r1, r5
 80154fe:	4620      	mov	r0, r4
 8015500:	bf18      	it	ne
 8015502:	f049 0902 	orrne.w	r9, r9, #2
 8015506:	f7ff fe21 	bl	801514c <rshift>
 801550a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801550e:	1b76      	subs	r6, r6, r5
 8015510:	2502      	movs	r5, #2
 8015512:	f1b9 0f00 	cmp.w	r9, #0
 8015516:	d047      	beq.n	80155a8 <__gethex+0x38c>
 8015518:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801551c:	2b02      	cmp	r3, #2
 801551e:	d015      	beq.n	801554c <__gethex+0x330>
 8015520:	2b03      	cmp	r3, #3
 8015522:	d017      	beq.n	8015554 <__gethex+0x338>
 8015524:	2b01      	cmp	r3, #1
 8015526:	d109      	bne.n	801553c <__gethex+0x320>
 8015528:	f019 0f02 	tst.w	r9, #2
 801552c:	d006      	beq.n	801553c <__gethex+0x320>
 801552e:	f8da 3000 	ldr.w	r3, [sl]
 8015532:	ea49 0903 	orr.w	r9, r9, r3
 8015536:	f019 0f01 	tst.w	r9, #1
 801553a:	d10e      	bne.n	801555a <__gethex+0x33e>
 801553c:	f045 0510 	orr.w	r5, r5, #16
 8015540:	e032      	b.n	80155a8 <__gethex+0x38c>
 8015542:	f04f 0901 	mov.w	r9, #1
 8015546:	e7d1      	b.n	80154ec <__gethex+0x2d0>
 8015548:	2501      	movs	r5, #1
 801554a:	e7e2      	b.n	8015512 <__gethex+0x2f6>
 801554c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801554e:	f1c3 0301 	rsb	r3, r3, #1
 8015552:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015554:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015556:	2b00      	cmp	r3, #0
 8015558:	d0f0      	beq.n	801553c <__gethex+0x320>
 801555a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801555e:	f104 0314 	add.w	r3, r4, #20
 8015562:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8015566:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801556a:	f04f 0c00 	mov.w	ip, #0
 801556e:	4618      	mov	r0, r3
 8015570:	f853 2b04 	ldr.w	r2, [r3], #4
 8015574:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015578:	d01b      	beq.n	80155b2 <__gethex+0x396>
 801557a:	3201      	adds	r2, #1
 801557c:	6002      	str	r2, [r0, #0]
 801557e:	2d02      	cmp	r5, #2
 8015580:	f104 0314 	add.w	r3, r4, #20
 8015584:	d13c      	bne.n	8015600 <__gethex+0x3e4>
 8015586:	f8d8 2000 	ldr.w	r2, [r8]
 801558a:	3a01      	subs	r2, #1
 801558c:	42b2      	cmp	r2, r6
 801558e:	d109      	bne.n	80155a4 <__gethex+0x388>
 8015590:	1171      	asrs	r1, r6, #5
 8015592:	2201      	movs	r2, #1
 8015594:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015598:	f006 061f 	and.w	r6, r6, #31
 801559c:	fa02 f606 	lsl.w	r6, r2, r6
 80155a0:	421e      	tst	r6, r3
 80155a2:	d13a      	bne.n	801561a <__gethex+0x3fe>
 80155a4:	f045 0520 	orr.w	r5, r5, #32
 80155a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80155aa:	601c      	str	r4, [r3, #0]
 80155ac:	9b02      	ldr	r3, [sp, #8]
 80155ae:	601f      	str	r7, [r3, #0]
 80155b0:	e6b0      	b.n	8015314 <__gethex+0xf8>
 80155b2:	4299      	cmp	r1, r3
 80155b4:	f843 cc04 	str.w	ip, [r3, #-4]
 80155b8:	d8d9      	bhi.n	801556e <__gethex+0x352>
 80155ba:	68a3      	ldr	r3, [r4, #8]
 80155bc:	459b      	cmp	fp, r3
 80155be:	db17      	blt.n	80155f0 <__gethex+0x3d4>
 80155c0:	6861      	ldr	r1, [r4, #4]
 80155c2:	9801      	ldr	r0, [sp, #4]
 80155c4:	3101      	adds	r1, #1
 80155c6:	f7fd fc93 	bl	8012ef0 <_Balloc>
 80155ca:	4681      	mov	r9, r0
 80155cc:	b918      	cbnz	r0, 80155d6 <__gethex+0x3ba>
 80155ce:	4b1a      	ldr	r3, [pc, #104]	@ (8015638 <__gethex+0x41c>)
 80155d0:	4602      	mov	r2, r0
 80155d2:	2184      	movs	r1, #132	@ 0x84
 80155d4:	e6c5      	b.n	8015362 <__gethex+0x146>
 80155d6:	6922      	ldr	r2, [r4, #16]
 80155d8:	3202      	adds	r2, #2
 80155da:	f104 010c 	add.w	r1, r4, #12
 80155de:	0092      	lsls	r2, r2, #2
 80155e0:	300c      	adds	r0, #12
 80155e2:	f7fc fd22 	bl	801202a <memcpy>
 80155e6:	4621      	mov	r1, r4
 80155e8:	9801      	ldr	r0, [sp, #4]
 80155ea:	f7fd fcc1 	bl	8012f70 <_Bfree>
 80155ee:	464c      	mov	r4, r9
 80155f0:	6923      	ldr	r3, [r4, #16]
 80155f2:	1c5a      	adds	r2, r3, #1
 80155f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80155f8:	6122      	str	r2, [r4, #16]
 80155fa:	2201      	movs	r2, #1
 80155fc:	615a      	str	r2, [r3, #20]
 80155fe:	e7be      	b.n	801557e <__gethex+0x362>
 8015600:	6922      	ldr	r2, [r4, #16]
 8015602:	455a      	cmp	r2, fp
 8015604:	dd0b      	ble.n	801561e <__gethex+0x402>
 8015606:	2101      	movs	r1, #1
 8015608:	4620      	mov	r0, r4
 801560a:	f7ff fd9f 	bl	801514c <rshift>
 801560e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015612:	3701      	adds	r7, #1
 8015614:	42bb      	cmp	r3, r7
 8015616:	f6ff aee0 	blt.w	80153da <__gethex+0x1be>
 801561a:	2501      	movs	r5, #1
 801561c:	e7c2      	b.n	80155a4 <__gethex+0x388>
 801561e:	f016 061f 	ands.w	r6, r6, #31
 8015622:	d0fa      	beq.n	801561a <__gethex+0x3fe>
 8015624:	4453      	add	r3, sl
 8015626:	f1c6 0620 	rsb	r6, r6, #32
 801562a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801562e:	f7fd fd51 	bl	80130d4 <__hi0bits>
 8015632:	42b0      	cmp	r0, r6
 8015634:	dbe7      	blt.n	8015606 <__gethex+0x3ea>
 8015636:	e7f0      	b.n	801561a <__gethex+0x3fe>
 8015638:	08017233 	.word	0x08017233

0801563c <L_shift>:
 801563c:	f1c2 0208 	rsb	r2, r2, #8
 8015640:	0092      	lsls	r2, r2, #2
 8015642:	b570      	push	{r4, r5, r6, lr}
 8015644:	f1c2 0620 	rsb	r6, r2, #32
 8015648:	6843      	ldr	r3, [r0, #4]
 801564a:	6804      	ldr	r4, [r0, #0]
 801564c:	fa03 f506 	lsl.w	r5, r3, r6
 8015650:	432c      	orrs	r4, r5
 8015652:	40d3      	lsrs	r3, r2
 8015654:	6004      	str	r4, [r0, #0]
 8015656:	f840 3f04 	str.w	r3, [r0, #4]!
 801565a:	4288      	cmp	r0, r1
 801565c:	d3f4      	bcc.n	8015648 <L_shift+0xc>
 801565e:	bd70      	pop	{r4, r5, r6, pc}

08015660 <__match>:
 8015660:	b530      	push	{r4, r5, lr}
 8015662:	6803      	ldr	r3, [r0, #0]
 8015664:	3301      	adds	r3, #1
 8015666:	f811 4b01 	ldrb.w	r4, [r1], #1
 801566a:	b914      	cbnz	r4, 8015672 <__match+0x12>
 801566c:	6003      	str	r3, [r0, #0]
 801566e:	2001      	movs	r0, #1
 8015670:	bd30      	pop	{r4, r5, pc}
 8015672:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015676:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801567a:	2d19      	cmp	r5, #25
 801567c:	bf98      	it	ls
 801567e:	3220      	addls	r2, #32
 8015680:	42a2      	cmp	r2, r4
 8015682:	d0f0      	beq.n	8015666 <__match+0x6>
 8015684:	2000      	movs	r0, #0
 8015686:	e7f3      	b.n	8015670 <__match+0x10>

08015688 <__hexnan>:
 8015688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801568c:	680b      	ldr	r3, [r1, #0]
 801568e:	6801      	ldr	r1, [r0, #0]
 8015690:	115e      	asrs	r6, r3, #5
 8015692:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8015696:	f013 031f 	ands.w	r3, r3, #31
 801569a:	b087      	sub	sp, #28
 801569c:	bf18      	it	ne
 801569e:	3604      	addne	r6, #4
 80156a0:	2500      	movs	r5, #0
 80156a2:	1f37      	subs	r7, r6, #4
 80156a4:	4682      	mov	sl, r0
 80156a6:	4690      	mov	r8, r2
 80156a8:	9301      	str	r3, [sp, #4]
 80156aa:	f846 5c04 	str.w	r5, [r6, #-4]
 80156ae:	46b9      	mov	r9, r7
 80156b0:	463c      	mov	r4, r7
 80156b2:	9502      	str	r5, [sp, #8]
 80156b4:	46ab      	mov	fp, r5
 80156b6:	784a      	ldrb	r2, [r1, #1]
 80156b8:	1c4b      	adds	r3, r1, #1
 80156ba:	9303      	str	r3, [sp, #12]
 80156bc:	b342      	cbz	r2, 8015710 <__hexnan+0x88>
 80156be:	4610      	mov	r0, r2
 80156c0:	9105      	str	r1, [sp, #20]
 80156c2:	9204      	str	r2, [sp, #16]
 80156c4:	f7ff fd94 	bl	80151f0 <__hexdig_fun>
 80156c8:	2800      	cmp	r0, #0
 80156ca:	d151      	bne.n	8015770 <__hexnan+0xe8>
 80156cc:	9a04      	ldr	r2, [sp, #16]
 80156ce:	9905      	ldr	r1, [sp, #20]
 80156d0:	2a20      	cmp	r2, #32
 80156d2:	d818      	bhi.n	8015706 <__hexnan+0x7e>
 80156d4:	9b02      	ldr	r3, [sp, #8]
 80156d6:	459b      	cmp	fp, r3
 80156d8:	dd13      	ble.n	8015702 <__hexnan+0x7a>
 80156da:	454c      	cmp	r4, r9
 80156dc:	d206      	bcs.n	80156ec <__hexnan+0x64>
 80156de:	2d07      	cmp	r5, #7
 80156e0:	dc04      	bgt.n	80156ec <__hexnan+0x64>
 80156e2:	462a      	mov	r2, r5
 80156e4:	4649      	mov	r1, r9
 80156e6:	4620      	mov	r0, r4
 80156e8:	f7ff ffa8 	bl	801563c <L_shift>
 80156ec:	4544      	cmp	r4, r8
 80156ee:	d952      	bls.n	8015796 <__hexnan+0x10e>
 80156f0:	2300      	movs	r3, #0
 80156f2:	f1a4 0904 	sub.w	r9, r4, #4
 80156f6:	f844 3c04 	str.w	r3, [r4, #-4]
 80156fa:	f8cd b008 	str.w	fp, [sp, #8]
 80156fe:	464c      	mov	r4, r9
 8015700:	461d      	mov	r5, r3
 8015702:	9903      	ldr	r1, [sp, #12]
 8015704:	e7d7      	b.n	80156b6 <__hexnan+0x2e>
 8015706:	2a29      	cmp	r2, #41	@ 0x29
 8015708:	d157      	bne.n	80157ba <__hexnan+0x132>
 801570a:	3102      	adds	r1, #2
 801570c:	f8ca 1000 	str.w	r1, [sl]
 8015710:	f1bb 0f00 	cmp.w	fp, #0
 8015714:	d051      	beq.n	80157ba <__hexnan+0x132>
 8015716:	454c      	cmp	r4, r9
 8015718:	d206      	bcs.n	8015728 <__hexnan+0xa0>
 801571a:	2d07      	cmp	r5, #7
 801571c:	dc04      	bgt.n	8015728 <__hexnan+0xa0>
 801571e:	462a      	mov	r2, r5
 8015720:	4649      	mov	r1, r9
 8015722:	4620      	mov	r0, r4
 8015724:	f7ff ff8a 	bl	801563c <L_shift>
 8015728:	4544      	cmp	r4, r8
 801572a:	d936      	bls.n	801579a <__hexnan+0x112>
 801572c:	f1a8 0204 	sub.w	r2, r8, #4
 8015730:	4623      	mov	r3, r4
 8015732:	f853 1b04 	ldr.w	r1, [r3], #4
 8015736:	f842 1f04 	str.w	r1, [r2, #4]!
 801573a:	429f      	cmp	r7, r3
 801573c:	d2f9      	bcs.n	8015732 <__hexnan+0xaa>
 801573e:	1b3b      	subs	r3, r7, r4
 8015740:	f023 0303 	bic.w	r3, r3, #3
 8015744:	3304      	adds	r3, #4
 8015746:	3401      	adds	r4, #1
 8015748:	3e03      	subs	r6, #3
 801574a:	42b4      	cmp	r4, r6
 801574c:	bf88      	it	hi
 801574e:	2304      	movhi	r3, #4
 8015750:	4443      	add	r3, r8
 8015752:	2200      	movs	r2, #0
 8015754:	f843 2b04 	str.w	r2, [r3], #4
 8015758:	429f      	cmp	r7, r3
 801575a:	d2fb      	bcs.n	8015754 <__hexnan+0xcc>
 801575c:	683b      	ldr	r3, [r7, #0]
 801575e:	b91b      	cbnz	r3, 8015768 <__hexnan+0xe0>
 8015760:	4547      	cmp	r7, r8
 8015762:	d128      	bne.n	80157b6 <__hexnan+0x12e>
 8015764:	2301      	movs	r3, #1
 8015766:	603b      	str	r3, [r7, #0]
 8015768:	2005      	movs	r0, #5
 801576a:	b007      	add	sp, #28
 801576c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015770:	3501      	adds	r5, #1
 8015772:	2d08      	cmp	r5, #8
 8015774:	f10b 0b01 	add.w	fp, fp, #1
 8015778:	dd06      	ble.n	8015788 <__hexnan+0x100>
 801577a:	4544      	cmp	r4, r8
 801577c:	d9c1      	bls.n	8015702 <__hexnan+0x7a>
 801577e:	2300      	movs	r3, #0
 8015780:	f844 3c04 	str.w	r3, [r4, #-4]
 8015784:	2501      	movs	r5, #1
 8015786:	3c04      	subs	r4, #4
 8015788:	6822      	ldr	r2, [r4, #0]
 801578a:	f000 000f 	and.w	r0, r0, #15
 801578e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015792:	6020      	str	r0, [r4, #0]
 8015794:	e7b5      	b.n	8015702 <__hexnan+0x7a>
 8015796:	2508      	movs	r5, #8
 8015798:	e7b3      	b.n	8015702 <__hexnan+0x7a>
 801579a:	9b01      	ldr	r3, [sp, #4]
 801579c:	2b00      	cmp	r3, #0
 801579e:	d0dd      	beq.n	801575c <__hexnan+0xd4>
 80157a0:	f1c3 0320 	rsb	r3, r3, #32
 80157a4:	f04f 32ff 	mov.w	r2, #4294967295
 80157a8:	40da      	lsrs	r2, r3
 80157aa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80157ae:	4013      	ands	r3, r2
 80157b0:	f846 3c04 	str.w	r3, [r6, #-4]
 80157b4:	e7d2      	b.n	801575c <__hexnan+0xd4>
 80157b6:	3f04      	subs	r7, #4
 80157b8:	e7d0      	b.n	801575c <__hexnan+0xd4>
 80157ba:	2004      	movs	r0, #4
 80157bc:	e7d5      	b.n	801576a <__hexnan+0xe2>

080157be <__ascii_mbtowc>:
 80157be:	b082      	sub	sp, #8
 80157c0:	b901      	cbnz	r1, 80157c4 <__ascii_mbtowc+0x6>
 80157c2:	a901      	add	r1, sp, #4
 80157c4:	b142      	cbz	r2, 80157d8 <__ascii_mbtowc+0x1a>
 80157c6:	b14b      	cbz	r3, 80157dc <__ascii_mbtowc+0x1e>
 80157c8:	7813      	ldrb	r3, [r2, #0]
 80157ca:	600b      	str	r3, [r1, #0]
 80157cc:	7812      	ldrb	r2, [r2, #0]
 80157ce:	1e10      	subs	r0, r2, #0
 80157d0:	bf18      	it	ne
 80157d2:	2001      	movne	r0, #1
 80157d4:	b002      	add	sp, #8
 80157d6:	4770      	bx	lr
 80157d8:	4610      	mov	r0, r2
 80157da:	e7fb      	b.n	80157d4 <__ascii_mbtowc+0x16>
 80157dc:	f06f 0001 	mvn.w	r0, #1
 80157e0:	e7f8      	b.n	80157d4 <__ascii_mbtowc+0x16>

080157e2 <_realloc_r>:
 80157e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80157e6:	4680      	mov	r8, r0
 80157e8:	4615      	mov	r5, r2
 80157ea:	460c      	mov	r4, r1
 80157ec:	b921      	cbnz	r1, 80157f8 <_realloc_r+0x16>
 80157ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80157f2:	4611      	mov	r1, r2
 80157f4:	f7fd baf0 	b.w	8012dd8 <_malloc_r>
 80157f8:	b92a      	cbnz	r2, 8015806 <_realloc_r+0x24>
 80157fa:	f7fd fa79 	bl	8012cf0 <_free_r>
 80157fe:	2400      	movs	r4, #0
 8015800:	4620      	mov	r0, r4
 8015802:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015806:	f000 f8b2 	bl	801596e <_malloc_usable_size_r>
 801580a:	4285      	cmp	r5, r0
 801580c:	4606      	mov	r6, r0
 801580e:	d802      	bhi.n	8015816 <_realloc_r+0x34>
 8015810:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8015814:	d8f4      	bhi.n	8015800 <_realloc_r+0x1e>
 8015816:	4629      	mov	r1, r5
 8015818:	4640      	mov	r0, r8
 801581a:	f7fd fadd 	bl	8012dd8 <_malloc_r>
 801581e:	4607      	mov	r7, r0
 8015820:	2800      	cmp	r0, #0
 8015822:	d0ec      	beq.n	80157fe <_realloc_r+0x1c>
 8015824:	42b5      	cmp	r5, r6
 8015826:	462a      	mov	r2, r5
 8015828:	4621      	mov	r1, r4
 801582a:	bf28      	it	cs
 801582c:	4632      	movcs	r2, r6
 801582e:	f7fc fbfc 	bl	801202a <memcpy>
 8015832:	4621      	mov	r1, r4
 8015834:	4640      	mov	r0, r8
 8015836:	f7fd fa5b 	bl	8012cf0 <_free_r>
 801583a:	463c      	mov	r4, r7
 801583c:	e7e0      	b.n	8015800 <_realloc_r+0x1e>
	...

08015840 <_strtoul_l.constprop.0>:
 8015840:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015844:	4e34      	ldr	r6, [pc, #208]	@ (8015918 <_strtoul_l.constprop.0+0xd8>)
 8015846:	4686      	mov	lr, r0
 8015848:	460d      	mov	r5, r1
 801584a:	4628      	mov	r0, r5
 801584c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015850:	5d37      	ldrb	r7, [r6, r4]
 8015852:	f017 0708 	ands.w	r7, r7, #8
 8015856:	d1f8      	bne.n	801584a <_strtoul_l.constprop.0+0xa>
 8015858:	2c2d      	cmp	r4, #45	@ 0x2d
 801585a:	d12f      	bne.n	80158bc <_strtoul_l.constprop.0+0x7c>
 801585c:	782c      	ldrb	r4, [r5, #0]
 801585e:	2701      	movs	r7, #1
 8015860:	1c85      	adds	r5, r0, #2
 8015862:	f033 0010 	bics.w	r0, r3, #16
 8015866:	d109      	bne.n	801587c <_strtoul_l.constprop.0+0x3c>
 8015868:	2c30      	cmp	r4, #48	@ 0x30
 801586a:	d12c      	bne.n	80158c6 <_strtoul_l.constprop.0+0x86>
 801586c:	7828      	ldrb	r0, [r5, #0]
 801586e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8015872:	2858      	cmp	r0, #88	@ 0x58
 8015874:	d127      	bne.n	80158c6 <_strtoul_l.constprop.0+0x86>
 8015876:	786c      	ldrb	r4, [r5, #1]
 8015878:	2310      	movs	r3, #16
 801587a:	3502      	adds	r5, #2
 801587c:	f04f 38ff 	mov.w	r8, #4294967295
 8015880:	2600      	movs	r6, #0
 8015882:	fbb8 f8f3 	udiv	r8, r8, r3
 8015886:	fb03 f908 	mul.w	r9, r3, r8
 801588a:	ea6f 0909 	mvn.w	r9, r9
 801588e:	4630      	mov	r0, r6
 8015890:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8015894:	f1bc 0f09 	cmp.w	ip, #9
 8015898:	d81c      	bhi.n	80158d4 <_strtoul_l.constprop.0+0x94>
 801589a:	4664      	mov	r4, ip
 801589c:	42a3      	cmp	r3, r4
 801589e:	dd2a      	ble.n	80158f6 <_strtoul_l.constprop.0+0xb6>
 80158a0:	f1b6 3fff 	cmp.w	r6, #4294967295
 80158a4:	d007      	beq.n	80158b6 <_strtoul_l.constprop.0+0x76>
 80158a6:	4580      	cmp	r8, r0
 80158a8:	d322      	bcc.n	80158f0 <_strtoul_l.constprop.0+0xb0>
 80158aa:	d101      	bne.n	80158b0 <_strtoul_l.constprop.0+0x70>
 80158ac:	45a1      	cmp	r9, r4
 80158ae:	db1f      	blt.n	80158f0 <_strtoul_l.constprop.0+0xb0>
 80158b0:	fb00 4003 	mla	r0, r0, r3, r4
 80158b4:	2601      	movs	r6, #1
 80158b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80158ba:	e7e9      	b.n	8015890 <_strtoul_l.constprop.0+0x50>
 80158bc:	2c2b      	cmp	r4, #43	@ 0x2b
 80158be:	bf04      	itt	eq
 80158c0:	782c      	ldrbeq	r4, [r5, #0]
 80158c2:	1c85      	addeq	r5, r0, #2
 80158c4:	e7cd      	b.n	8015862 <_strtoul_l.constprop.0+0x22>
 80158c6:	2b00      	cmp	r3, #0
 80158c8:	d1d8      	bne.n	801587c <_strtoul_l.constprop.0+0x3c>
 80158ca:	2c30      	cmp	r4, #48	@ 0x30
 80158cc:	bf0c      	ite	eq
 80158ce:	2308      	moveq	r3, #8
 80158d0:	230a      	movne	r3, #10
 80158d2:	e7d3      	b.n	801587c <_strtoul_l.constprop.0+0x3c>
 80158d4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80158d8:	f1bc 0f19 	cmp.w	ip, #25
 80158dc:	d801      	bhi.n	80158e2 <_strtoul_l.constprop.0+0xa2>
 80158de:	3c37      	subs	r4, #55	@ 0x37
 80158e0:	e7dc      	b.n	801589c <_strtoul_l.constprop.0+0x5c>
 80158e2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80158e6:	f1bc 0f19 	cmp.w	ip, #25
 80158ea:	d804      	bhi.n	80158f6 <_strtoul_l.constprop.0+0xb6>
 80158ec:	3c57      	subs	r4, #87	@ 0x57
 80158ee:	e7d5      	b.n	801589c <_strtoul_l.constprop.0+0x5c>
 80158f0:	f04f 36ff 	mov.w	r6, #4294967295
 80158f4:	e7df      	b.n	80158b6 <_strtoul_l.constprop.0+0x76>
 80158f6:	1c73      	adds	r3, r6, #1
 80158f8:	d106      	bne.n	8015908 <_strtoul_l.constprop.0+0xc8>
 80158fa:	2322      	movs	r3, #34	@ 0x22
 80158fc:	f8ce 3000 	str.w	r3, [lr]
 8015900:	4630      	mov	r0, r6
 8015902:	b932      	cbnz	r2, 8015912 <_strtoul_l.constprop.0+0xd2>
 8015904:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015908:	b107      	cbz	r7, 801590c <_strtoul_l.constprop.0+0xcc>
 801590a:	4240      	negs	r0, r0
 801590c:	2a00      	cmp	r2, #0
 801590e:	d0f9      	beq.n	8015904 <_strtoul_l.constprop.0+0xc4>
 8015910:	b106      	cbz	r6, 8015914 <_strtoul_l.constprop.0+0xd4>
 8015912:	1e69      	subs	r1, r5, #1
 8015914:	6011      	str	r1, [r2, #0]
 8015916:	e7f5      	b.n	8015904 <_strtoul_l.constprop.0+0xc4>
 8015918:	080173f9 	.word	0x080173f9

0801591c <_strtoul_r>:
 801591c:	f7ff bf90 	b.w	8015840 <_strtoul_l.constprop.0>

08015920 <__ascii_wctomb>:
 8015920:	4603      	mov	r3, r0
 8015922:	4608      	mov	r0, r1
 8015924:	b141      	cbz	r1, 8015938 <__ascii_wctomb+0x18>
 8015926:	2aff      	cmp	r2, #255	@ 0xff
 8015928:	d904      	bls.n	8015934 <__ascii_wctomb+0x14>
 801592a:	228a      	movs	r2, #138	@ 0x8a
 801592c:	601a      	str	r2, [r3, #0]
 801592e:	f04f 30ff 	mov.w	r0, #4294967295
 8015932:	4770      	bx	lr
 8015934:	700a      	strb	r2, [r1, #0]
 8015936:	2001      	movs	r0, #1
 8015938:	4770      	bx	lr
	...

0801593c <fiprintf>:
 801593c:	b40e      	push	{r1, r2, r3}
 801593e:	b503      	push	{r0, r1, lr}
 8015940:	4601      	mov	r1, r0
 8015942:	ab03      	add	r3, sp, #12
 8015944:	4805      	ldr	r0, [pc, #20]	@ (801595c <fiprintf+0x20>)
 8015946:	f853 2b04 	ldr.w	r2, [r3], #4
 801594a:	6800      	ldr	r0, [r0, #0]
 801594c:	9301      	str	r3, [sp, #4]
 801594e:	f000 f83f 	bl	80159d0 <_vfiprintf_r>
 8015952:	b002      	add	sp, #8
 8015954:	f85d eb04 	ldr.w	lr, [sp], #4
 8015958:	b003      	add	sp, #12
 801595a:	4770      	bx	lr
 801595c:	200001fc 	.word	0x200001fc

08015960 <abort>:
 8015960:	b508      	push	{r3, lr}
 8015962:	2006      	movs	r0, #6
 8015964:	f000 fa08 	bl	8015d78 <raise>
 8015968:	2001      	movs	r0, #1
 801596a:	f7ee fde7 	bl	800453c <_exit>

0801596e <_malloc_usable_size_r>:
 801596e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015972:	1f18      	subs	r0, r3, #4
 8015974:	2b00      	cmp	r3, #0
 8015976:	bfbc      	itt	lt
 8015978:	580b      	ldrlt	r3, [r1, r0]
 801597a:	18c0      	addlt	r0, r0, r3
 801597c:	4770      	bx	lr

0801597e <__sfputc_r>:
 801597e:	6893      	ldr	r3, [r2, #8]
 8015980:	3b01      	subs	r3, #1
 8015982:	2b00      	cmp	r3, #0
 8015984:	b410      	push	{r4}
 8015986:	6093      	str	r3, [r2, #8]
 8015988:	da08      	bge.n	801599c <__sfputc_r+0x1e>
 801598a:	6994      	ldr	r4, [r2, #24]
 801598c:	42a3      	cmp	r3, r4
 801598e:	db01      	blt.n	8015994 <__sfputc_r+0x16>
 8015990:	290a      	cmp	r1, #10
 8015992:	d103      	bne.n	801599c <__sfputc_r+0x1e>
 8015994:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015998:	f000 b932 	b.w	8015c00 <__swbuf_r>
 801599c:	6813      	ldr	r3, [r2, #0]
 801599e:	1c58      	adds	r0, r3, #1
 80159a0:	6010      	str	r0, [r2, #0]
 80159a2:	7019      	strb	r1, [r3, #0]
 80159a4:	4608      	mov	r0, r1
 80159a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80159aa:	4770      	bx	lr

080159ac <__sfputs_r>:
 80159ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80159ae:	4606      	mov	r6, r0
 80159b0:	460f      	mov	r7, r1
 80159b2:	4614      	mov	r4, r2
 80159b4:	18d5      	adds	r5, r2, r3
 80159b6:	42ac      	cmp	r4, r5
 80159b8:	d101      	bne.n	80159be <__sfputs_r+0x12>
 80159ba:	2000      	movs	r0, #0
 80159bc:	e007      	b.n	80159ce <__sfputs_r+0x22>
 80159be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80159c2:	463a      	mov	r2, r7
 80159c4:	4630      	mov	r0, r6
 80159c6:	f7ff ffda 	bl	801597e <__sfputc_r>
 80159ca:	1c43      	adds	r3, r0, #1
 80159cc:	d1f3      	bne.n	80159b6 <__sfputs_r+0xa>
 80159ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080159d0 <_vfiprintf_r>:
 80159d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159d4:	460d      	mov	r5, r1
 80159d6:	b09d      	sub	sp, #116	@ 0x74
 80159d8:	4614      	mov	r4, r2
 80159da:	4698      	mov	r8, r3
 80159dc:	4606      	mov	r6, r0
 80159de:	b118      	cbz	r0, 80159e8 <_vfiprintf_r+0x18>
 80159e0:	6a03      	ldr	r3, [r0, #32]
 80159e2:	b90b      	cbnz	r3, 80159e8 <_vfiprintf_r+0x18>
 80159e4:	f7fc f9ca 	bl	8011d7c <__sinit>
 80159e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80159ea:	07d9      	lsls	r1, r3, #31
 80159ec:	d405      	bmi.n	80159fa <_vfiprintf_r+0x2a>
 80159ee:	89ab      	ldrh	r3, [r5, #12]
 80159f0:	059a      	lsls	r2, r3, #22
 80159f2:	d402      	bmi.n	80159fa <_vfiprintf_r+0x2a>
 80159f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80159f6:	f7fc fb16 	bl	8012026 <__retarget_lock_acquire_recursive>
 80159fa:	89ab      	ldrh	r3, [r5, #12]
 80159fc:	071b      	lsls	r3, r3, #28
 80159fe:	d501      	bpl.n	8015a04 <_vfiprintf_r+0x34>
 8015a00:	692b      	ldr	r3, [r5, #16]
 8015a02:	b99b      	cbnz	r3, 8015a2c <_vfiprintf_r+0x5c>
 8015a04:	4629      	mov	r1, r5
 8015a06:	4630      	mov	r0, r6
 8015a08:	f000 f938 	bl	8015c7c <__swsetup_r>
 8015a0c:	b170      	cbz	r0, 8015a2c <_vfiprintf_r+0x5c>
 8015a0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015a10:	07dc      	lsls	r4, r3, #31
 8015a12:	d504      	bpl.n	8015a1e <_vfiprintf_r+0x4e>
 8015a14:	f04f 30ff 	mov.w	r0, #4294967295
 8015a18:	b01d      	add	sp, #116	@ 0x74
 8015a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a1e:	89ab      	ldrh	r3, [r5, #12]
 8015a20:	0598      	lsls	r0, r3, #22
 8015a22:	d4f7      	bmi.n	8015a14 <_vfiprintf_r+0x44>
 8015a24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015a26:	f7fc faff 	bl	8012028 <__retarget_lock_release_recursive>
 8015a2a:	e7f3      	b.n	8015a14 <_vfiprintf_r+0x44>
 8015a2c:	2300      	movs	r3, #0
 8015a2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8015a30:	2320      	movs	r3, #32
 8015a32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015a36:	f8cd 800c 	str.w	r8, [sp, #12]
 8015a3a:	2330      	movs	r3, #48	@ 0x30
 8015a3c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015bec <_vfiprintf_r+0x21c>
 8015a40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015a44:	f04f 0901 	mov.w	r9, #1
 8015a48:	4623      	mov	r3, r4
 8015a4a:	469a      	mov	sl, r3
 8015a4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015a50:	b10a      	cbz	r2, 8015a56 <_vfiprintf_r+0x86>
 8015a52:	2a25      	cmp	r2, #37	@ 0x25
 8015a54:	d1f9      	bne.n	8015a4a <_vfiprintf_r+0x7a>
 8015a56:	ebba 0b04 	subs.w	fp, sl, r4
 8015a5a:	d00b      	beq.n	8015a74 <_vfiprintf_r+0xa4>
 8015a5c:	465b      	mov	r3, fp
 8015a5e:	4622      	mov	r2, r4
 8015a60:	4629      	mov	r1, r5
 8015a62:	4630      	mov	r0, r6
 8015a64:	f7ff ffa2 	bl	80159ac <__sfputs_r>
 8015a68:	3001      	adds	r0, #1
 8015a6a:	f000 80a7 	beq.w	8015bbc <_vfiprintf_r+0x1ec>
 8015a6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015a70:	445a      	add	r2, fp
 8015a72:	9209      	str	r2, [sp, #36]	@ 0x24
 8015a74:	f89a 3000 	ldrb.w	r3, [sl]
 8015a78:	2b00      	cmp	r3, #0
 8015a7a:	f000 809f 	beq.w	8015bbc <_vfiprintf_r+0x1ec>
 8015a7e:	2300      	movs	r3, #0
 8015a80:	f04f 32ff 	mov.w	r2, #4294967295
 8015a84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015a88:	f10a 0a01 	add.w	sl, sl, #1
 8015a8c:	9304      	str	r3, [sp, #16]
 8015a8e:	9307      	str	r3, [sp, #28]
 8015a90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015a94:	931a      	str	r3, [sp, #104]	@ 0x68
 8015a96:	4654      	mov	r4, sl
 8015a98:	2205      	movs	r2, #5
 8015a9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015a9e:	4853      	ldr	r0, [pc, #332]	@ (8015bec <_vfiprintf_r+0x21c>)
 8015aa0:	f7ea fbbe 	bl	8000220 <memchr>
 8015aa4:	9a04      	ldr	r2, [sp, #16]
 8015aa6:	b9d8      	cbnz	r0, 8015ae0 <_vfiprintf_r+0x110>
 8015aa8:	06d1      	lsls	r1, r2, #27
 8015aaa:	bf44      	itt	mi
 8015aac:	2320      	movmi	r3, #32
 8015aae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015ab2:	0713      	lsls	r3, r2, #28
 8015ab4:	bf44      	itt	mi
 8015ab6:	232b      	movmi	r3, #43	@ 0x2b
 8015ab8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015abc:	f89a 3000 	ldrb.w	r3, [sl]
 8015ac0:	2b2a      	cmp	r3, #42	@ 0x2a
 8015ac2:	d015      	beq.n	8015af0 <_vfiprintf_r+0x120>
 8015ac4:	9a07      	ldr	r2, [sp, #28]
 8015ac6:	4654      	mov	r4, sl
 8015ac8:	2000      	movs	r0, #0
 8015aca:	f04f 0c0a 	mov.w	ip, #10
 8015ace:	4621      	mov	r1, r4
 8015ad0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015ad4:	3b30      	subs	r3, #48	@ 0x30
 8015ad6:	2b09      	cmp	r3, #9
 8015ad8:	d94b      	bls.n	8015b72 <_vfiprintf_r+0x1a2>
 8015ada:	b1b0      	cbz	r0, 8015b0a <_vfiprintf_r+0x13a>
 8015adc:	9207      	str	r2, [sp, #28]
 8015ade:	e014      	b.n	8015b0a <_vfiprintf_r+0x13a>
 8015ae0:	eba0 0308 	sub.w	r3, r0, r8
 8015ae4:	fa09 f303 	lsl.w	r3, r9, r3
 8015ae8:	4313      	orrs	r3, r2
 8015aea:	9304      	str	r3, [sp, #16]
 8015aec:	46a2      	mov	sl, r4
 8015aee:	e7d2      	b.n	8015a96 <_vfiprintf_r+0xc6>
 8015af0:	9b03      	ldr	r3, [sp, #12]
 8015af2:	1d19      	adds	r1, r3, #4
 8015af4:	681b      	ldr	r3, [r3, #0]
 8015af6:	9103      	str	r1, [sp, #12]
 8015af8:	2b00      	cmp	r3, #0
 8015afa:	bfbb      	ittet	lt
 8015afc:	425b      	neglt	r3, r3
 8015afe:	f042 0202 	orrlt.w	r2, r2, #2
 8015b02:	9307      	strge	r3, [sp, #28]
 8015b04:	9307      	strlt	r3, [sp, #28]
 8015b06:	bfb8      	it	lt
 8015b08:	9204      	strlt	r2, [sp, #16]
 8015b0a:	7823      	ldrb	r3, [r4, #0]
 8015b0c:	2b2e      	cmp	r3, #46	@ 0x2e
 8015b0e:	d10a      	bne.n	8015b26 <_vfiprintf_r+0x156>
 8015b10:	7863      	ldrb	r3, [r4, #1]
 8015b12:	2b2a      	cmp	r3, #42	@ 0x2a
 8015b14:	d132      	bne.n	8015b7c <_vfiprintf_r+0x1ac>
 8015b16:	9b03      	ldr	r3, [sp, #12]
 8015b18:	1d1a      	adds	r2, r3, #4
 8015b1a:	681b      	ldr	r3, [r3, #0]
 8015b1c:	9203      	str	r2, [sp, #12]
 8015b1e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015b22:	3402      	adds	r4, #2
 8015b24:	9305      	str	r3, [sp, #20]
 8015b26:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015bfc <_vfiprintf_r+0x22c>
 8015b2a:	7821      	ldrb	r1, [r4, #0]
 8015b2c:	2203      	movs	r2, #3
 8015b2e:	4650      	mov	r0, sl
 8015b30:	f7ea fb76 	bl	8000220 <memchr>
 8015b34:	b138      	cbz	r0, 8015b46 <_vfiprintf_r+0x176>
 8015b36:	9b04      	ldr	r3, [sp, #16]
 8015b38:	eba0 000a 	sub.w	r0, r0, sl
 8015b3c:	2240      	movs	r2, #64	@ 0x40
 8015b3e:	4082      	lsls	r2, r0
 8015b40:	4313      	orrs	r3, r2
 8015b42:	3401      	adds	r4, #1
 8015b44:	9304      	str	r3, [sp, #16]
 8015b46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015b4a:	4829      	ldr	r0, [pc, #164]	@ (8015bf0 <_vfiprintf_r+0x220>)
 8015b4c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015b50:	2206      	movs	r2, #6
 8015b52:	f7ea fb65 	bl	8000220 <memchr>
 8015b56:	2800      	cmp	r0, #0
 8015b58:	d03f      	beq.n	8015bda <_vfiprintf_r+0x20a>
 8015b5a:	4b26      	ldr	r3, [pc, #152]	@ (8015bf4 <_vfiprintf_r+0x224>)
 8015b5c:	bb1b      	cbnz	r3, 8015ba6 <_vfiprintf_r+0x1d6>
 8015b5e:	9b03      	ldr	r3, [sp, #12]
 8015b60:	3307      	adds	r3, #7
 8015b62:	f023 0307 	bic.w	r3, r3, #7
 8015b66:	3308      	adds	r3, #8
 8015b68:	9303      	str	r3, [sp, #12]
 8015b6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015b6c:	443b      	add	r3, r7
 8015b6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b70:	e76a      	b.n	8015a48 <_vfiprintf_r+0x78>
 8015b72:	fb0c 3202 	mla	r2, ip, r2, r3
 8015b76:	460c      	mov	r4, r1
 8015b78:	2001      	movs	r0, #1
 8015b7a:	e7a8      	b.n	8015ace <_vfiprintf_r+0xfe>
 8015b7c:	2300      	movs	r3, #0
 8015b7e:	3401      	adds	r4, #1
 8015b80:	9305      	str	r3, [sp, #20]
 8015b82:	4619      	mov	r1, r3
 8015b84:	f04f 0c0a 	mov.w	ip, #10
 8015b88:	4620      	mov	r0, r4
 8015b8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015b8e:	3a30      	subs	r2, #48	@ 0x30
 8015b90:	2a09      	cmp	r2, #9
 8015b92:	d903      	bls.n	8015b9c <_vfiprintf_r+0x1cc>
 8015b94:	2b00      	cmp	r3, #0
 8015b96:	d0c6      	beq.n	8015b26 <_vfiprintf_r+0x156>
 8015b98:	9105      	str	r1, [sp, #20]
 8015b9a:	e7c4      	b.n	8015b26 <_vfiprintf_r+0x156>
 8015b9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8015ba0:	4604      	mov	r4, r0
 8015ba2:	2301      	movs	r3, #1
 8015ba4:	e7f0      	b.n	8015b88 <_vfiprintf_r+0x1b8>
 8015ba6:	ab03      	add	r3, sp, #12
 8015ba8:	9300      	str	r3, [sp, #0]
 8015baa:	462a      	mov	r2, r5
 8015bac:	4b12      	ldr	r3, [pc, #72]	@ (8015bf8 <_vfiprintf_r+0x228>)
 8015bae:	a904      	add	r1, sp, #16
 8015bb0:	4630      	mov	r0, r6
 8015bb2:	f7fb fa8b 	bl	80110cc <_printf_float>
 8015bb6:	4607      	mov	r7, r0
 8015bb8:	1c78      	adds	r0, r7, #1
 8015bba:	d1d6      	bne.n	8015b6a <_vfiprintf_r+0x19a>
 8015bbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015bbe:	07d9      	lsls	r1, r3, #31
 8015bc0:	d405      	bmi.n	8015bce <_vfiprintf_r+0x1fe>
 8015bc2:	89ab      	ldrh	r3, [r5, #12]
 8015bc4:	059a      	lsls	r2, r3, #22
 8015bc6:	d402      	bmi.n	8015bce <_vfiprintf_r+0x1fe>
 8015bc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015bca:	f7fc fa2d 	bl	8012028 <__retarget_lock_release_recursive>
 8015bce:	89ab      	ldrh	r3, [r5, #12]
 8015bd0:	065b      	lsls	r3, r3, #25
 8015bd2:	f53f af1f 	bmi.w	8015a14 <_vfiprintf_r+0x44>
 8015bd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015bd8:	e71e      	b.n	8015a18 <_vfiprintf_r+0x48>
 8015bda:	ab03      	add	r3, sp, #12
 8015bdc:	9300      	str	r3, [sp, #0]
 8015bde:	462a      	mov	r2, r5
 8015be0:	4b05      	ldr	r3, [pc, #20]	@ (8015bf8 <_vfiprintf_r+0x228>)
 8015be2:	a904      	add	r1, sp, #16
 8015be4:	4630      	mov	r0, r6
 8015be6:	f7fb fd09 	bl	80115fc <_printf_i>
 8015bea:	e7e4      	b.n	8015bb6 <_vfiprintf_r+0x1e6>
 8015bec:	080174f9 	.word	0x080174f9
 8015bf0:	08017503 	.word	0x08017503
 8015bf4:	080110cd 	.word	0x080110cd
 8015bf8:	080159ad 	.word	0x080159ad
 8015bfc:	080174ff 	.word	0x080174ff

08015c00 <__swbuf_r>:
 8015c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c02:	460e      	mov	r6, r1
 8015c04:	4614      	mov	r4, r2
 8015c06:	4605      	mov	r5, r0
 8015c08:	b118      	cbz	r0, 8015c12 <__swbuf_r+0x12>
 8015c0a:	6a03      	ldr	r3, [r0, #32]
 8015c0c:	b90b      	cbnz	r3, 8015c12 <__swbuf_r+0x12>
 8015c0e:	f7fc f8b5 	bl	8011d7c <__sinit>
 8015c12:	69a3      	ldr	r3, [r4, #24]
 8015c14:	60a3      	str	r3, [r4, #8]
 8015c16:	89a3      	ldrh	r3, [r4, #12]
 8015c18:	071a      	lsls	r2, r3, #28
 8015c1a:	d501      	bpl.n	8015c20 <__swbuf_r+0x20>
 8015c1c:	6923      	ldr	r3, [r4, #16]
 8015c1e:	b943      	cbnz	r3, 8015c32 <__swbuf_r+0x32>
 8015c20:	4621      	mov	r1, r4
 8015c22:	4628      	mov	r0, r5
 8015c24:	f000 f82a 	bl	8015c7c <__swsetup_r>
 8015c28:	b118      	cbz	r0, 8015c32 <__swbuf_r+0x32>
 8015c2a:	f04f 37ff 	mov.w	r7, #4294967295
 8015c2e:	4638      	mov	r0, r7
 8015c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015c32:	6823      	ldr	r3, [r4, #0]
 8015c34:	6922      	ldr	r2, [r4, #16]
 8015c36:	1a98      	subs	r0, r3, r2
 8015c38:	6963      	ldr	r3, [r4, #20]
 8015c3a:	b2f6      	uxtb	r6, r6
 8015c3c:	4283      	cmp	r3, r0
 8015c3e:	4637      	mov	r7, r6
 8015c40:	dc05      	bgt.n	8015c4e <__swbuf_r+0x4e>
 8015c42:	4621      	mov	r1, r4
 8015c44:	4628      	mov	r0, r5
 8015c46:	f7ff f97f 	bl	8014f48 <_fflush_r>
 8015c4a:	2800      	cmp	r0, #0
 8015c4c:	d1ed      	bne.n	8015c2a <__swbuf_r+0x2a>
 8015c4e:	68a3      	ldr	r3, [r4, #8]
 8015c50:	3b01      	subs	r3, #1
 8015c52:	60a3      	str	r3, [r4, #8]
 8015c54:	6823      	ldr	r3, [r4, #0]
 8015c56:	1c5a      	adds	r2, r3, #1
 8015c58:	6022      	str	r2, [r4, #0]
 8015c5a:	701e      	strb	r6, [r3, #0]
 8015c5c:	6962      	ldr	r2, [r4, #20]
 8015c5e:	1c43      	adds	r3, r0, #1
 8015c60:	429a      	cmp	r2, r3
 8015c62:	d004      	beq.n	8015c6e <__swbuf_r+0x6e>
 8015c64:	89a3      	ldrh	r3, [r4, #12]
 8015c66:	07db      	lsls	r3, r3, #31
 8015c68:	d5e1      	bpl.n	8015c2e <__swbuf_r+0x2e>
 8015c6a:	2e0a      	cmp	r6, #10
 8015c6c:	d1df      	bne.n	8015c2e <__swbuf_r+0x2e>
 8015c6e:	4621      	mov	r1, r4
 8015c70:	4628      	mov	r0, r5
 8015c72:	f7ff f969 	bl	8014f48 <_fflush_r>
 8015c76:	2800      	cmp	r0, #0
 8015c78:	d0d9      	beq.n	8015c2e <__swbuf_r+0x2e>
 8015c7a:	e7d6      	b.n	8015c2a <__swbuf_r+0x2a>

08015c7c <__swsetup_r>:
 8015c7c:	b538      	push	{r3, r4, r5, lr}
 8015c7e:	4b29      	ldr	r3, [pc, #164]	@ (8015d24 <__swsetup_r+0xa8>)
 8015c80:	4605      	mov	r5, r0
 8015c82:	6818      	ldr	r0, [r3, #0]
 8015c84:	460c      	mov	r4, r1
 8015c86:	b118      	cbz	r0, 8015c90 <__swsetup_r+0x14>
 8015c88:	6a03      	ldr	r3, [r0, #32]
 8015c8a:	b90b      	cbnz	r3, 8015c90 <__swsetup_r+0x14>
 8015c8c:	f7fc f876 	bl	8011d7c <__sinit>
 8015c90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015c94:	0719      	lsls	r1, r3, #28
 8015c96:	d422      	bmi.n	8015cde <__swsetup_r+0x62>
 8015c98:	06da      	lsls	r2, r3, #27
 8015c9a:	d407      	bmi.n	8015cac <__swsetup_r+0x30>
 8015c9c:	2209      	movs	r2, #9
 8015c9e:	602a      	str	r2, [r5, #0]
 8015ca0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015ca4:	81a3      	strh	r3, [r4, #12]
 8015ca6:	f04f 30ff 	mov.w	r0, #4294967295
 8015caa:	e033      	b.n	8015d14 <__swsetup_r+0x98>
 8015cac:	0758      	lsls	r0, r3, #29
 8015cae:	d512      	bpl.n	8015cd6 <__swsetup_r+0x5a>
 8015cb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015cb2:	b141      	cbz	r1, 8015cc6 <__swsetup_r+0x4a>
 8015cb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015cb8:	4299      	cmp	r1, r3
 8015cba:	d002      	beq.n	8015cc2 <__swsetup_r+0x46>
 8015cbc:	4628      	mov	r0, r5
 8015cbe:	f7fd f817 	bl	8012cf0 <_free_r>
 8015cc2:	2300      	movs	r3, #0
 8015cc4:	6363      	str	r3, [r4, #52]	@ 0x34
 8015cc6:	89a3      	ldrh	r3, [r4, #12]
 8015cc8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015ccc:	81a3      	strh	r3, [r4, #12]
 8015cce:	2300      	movs	r3, #0
 8015cd0:	6063      	str	r3, [r4, #4]
 8015cd2:	6923      	ldr	r3, [r4, #16]
 8015cd4:	6023      	str	r3, [r4, #0]
 8015cd6:	89a3      	ldrh	r3, [r4, #12]
 8015cd8:	f043 0308 	orr.w	r3, r3, #8
 8015cdc:	81a3      	strh	r3, [r4, #12]
 8015cde:	6923      	ldr	r3, [r4, #16]
 8015ce0:	b94b      	cbnz	r3, 8015cf6 <__swsetup_r+0x7a>
 8015ce2:	89a3      	ldrh	r3, [r4, #12]
 8015ce4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015ce8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015cec:	d003      	beq.n	8015cf6 <__swsetup_r+0x7a>
 8015cee:	4621      	mov	r1, r4
 8015cf0:	4628      	mov	r0, r5
 8015cf2:	f000 f883 	bl	8015dfc <__smakebuf_r>
 8015cf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015cfa:	f013 0201 	ands.w	r2, r3, #1
 8015cfe:	d00a      	beq.n	8015d16 <__swsetup_r+0x9a>
 8015d00:	2200      	movs	r2, #0
 8015d02:	60a2      	str	r2, [r4, #8]
 8015d04:	6962      	ldr	r2, [r4, #20]
 8015d06:	4252      	negs	r2, r2
 8015d08:	61a2      	str	r2, [r4, #24]
 8015d0a:	6922      	ldr	r2, [r4, #16]
 8015d0c:	b942      	cbnz	r2, 8015d20 <__swsetup_r+0xa4>
 8015d0e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015d12:	d1c5      	bne.n	8015ca0 <__swsetup_r+0x24>
 8015d14:	bd38      	pop	{r3, r4, r5, pc}
 8015d16:	0799      	lsls	r1, r3, #30
 8015d18:	bf58      	it	pl
 8015d1a:	6962      	ldrpl	r2, [r4, #20]
 8015d1c:	60a2      	str	r2, [r4, #8]
 8015d1e:	e7f4      	b.n	8015d0a <__swsetup_r+0x8e>
 8015d20:	2000      	movs	r0, #0
 8015d22:	e7f7      	b.n	8015d14 <__swsetup_r+0x98>
 8015d24:	200001fc 	.word	0x200001fc

08015d28 <_raise_r>:
 8015d28:	291f      	cmp	r1, #31
 8015d2a:	b538      	push	{r3, r4, r5, lr}
 8015d2c:	4605      	mov	r5, r0
 8015d2e:	460c      	mov	r4, r1
 8015d30:	d904      	bls.n	8015d3c <_raise_r+0x14>
 8015d32:	2316      	movs	r3, #22
 8015d34:	6003      	str	r3, [r0, #0]
 8015d36:	f04f 30ff 	mov.w	r0, #4294967295
 8015d3a:	bd38      	pop	{r3, r4, r5, pc}
 8015d3c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015d3e:	b112      	cbz	r2, 8015d46 <_raise_r+0x1e>
 8015d40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015d44:	b94b      	cbnz	r3, 8015d5a <_raise_r+0x32>
 8015d46:	4628      	mov	r0, r5
 8015d48:	f000 f830 	bl	8015dac <_getpid_r>
 8015d4c:	4622      	mov	r2, r4
 8015d4e:	4601      	mov	r1, r0
 8015d50:	4628      	mov	r0, r5
 8015d52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015d56:	f000 b817 	b.w	8015d88 <_kill_r>
 8015d5a:	2b01      	cmp	r3, #1
 8015d5c:	d00a      	beq.n	8015d74 <_raise_r+0x4c>
 8015d5e:	1c59      	adds	r1, r3, #1
 8015d60:	d103      	bne.n	8015d6a <_raise_r+0x42>
 8015d62:	2316      	movs	r3, #22
 8015d64:	6003      	str	r3, [r0, #0]
 8015d66:	2001      	movs	r0, #1
 8015d68:	e7e7      	b.n	8015d3a <_raise_r+0x12>
 8015d6a:	2100      	movs	r1, #0
 8015d6c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015d70:	4620      	mov	r0, r4
 8015d72:	4798      	blx	r3
 8015d74:	2000      	movs	r0, #0
 8015d76:	e7e0      	b.n	8015d3a <_raise_r+0x12>

08015d78 <raise>:
 8015d78:	4b02      	ldr	r3, [pc, #8]	@ (8015d84 <raise+0xc>)
 8015d7a:	4601      	mov	r1, r0
 8015d7c:	6818      	ldr	r0, [r3, #0]
 8015d7e:	f7ff bfd3 	b.w	8015d28 <_raise_r>
 8015d82:	bf00      	nop
 8015d84:	200001fc 	.word	0x200001fc

08015d88 <_kill_r>:
 8015d88:	b538      	push	{r3, r4, r5, lr}
 8015d8a:	4d07      	ldr	r5, [pc, #28]	@ (8015da8 <_kill_r+0x20>)
 8015d8c:	2300      	movs	r3, #0
 8015d8e:	4604      	mov	r4, r0
 8015d90:	4608      	mov	r0, r1
 8015d92:	4611      	mov	r1, r2
 8015d94:	602b      	str	r3, [r5, #0]
 8015d96:	f7ee fbc1 	bl	800451c <_kill>
 8015d9a:	1c43      	adds	r3, r0, #1
 8015d9c:	d102      	bne.n	8015da4 <_kill_r+0x1c>
 8015d9e:	682b      	ldr	r3, [r5, #0]
 8015da0:	b103      	cbz	r3, 8015da4 <_kill_r+0x1c>
 8015da2:	6023      	str	r3, [r4, #0]
 8015da4:	bd38      	pop	{r3, r4, r5, pc}
 8015da6:	bf00      	nop
 8015da8:	200026e0 	.word	0x200026e0

08015dac <_getpid_r>:
 8015dac:	f7ee bbae 	b.w	800450c <_getpid>

08015db0 <__swhatbuf_r>:
 8015db0:	b570      	push	{r4, r5, r6, lr}
 8015db2:	460c      	mov	r4, r1
 8015db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015db8:	2900      	cmp	r1, #0
 8015dba:	b096      	sub	sp, #88	@ 0x58
 8015dbc:	4615      	mov	r5, r2
 8015dbe:	461e      	mov	r6, r3
 8015dc0:	da0d      	bge.n	8015dde <__swhatbuf_r+0x2e>
 8015dc2:	89a3      	ldrh	r3, [r4, #12]
 8015dc4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015dc8:	f04f 0100 	mov.w	r1, #0
 8015dcc:	bf14      	ite	ne
 8015dce:	2340      	movne	r3, #64	@ 0x40
 8015dd0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015dd4:	2000      	movs	r0, #0
 8015dd6:	6031      	str	r1, [r6, #0]
 8015dd8:	602b      	str	r3, [r5, #0]
 8015dda:	b016      	add	sp, #88	@ 0x58
 8015ddc:	bd70      	pop	{r4, r5, r6, pc}
 8015dde:	466a      	mov	r2, sp
 8015de0:	f000 f848 	bl	8015e74 <_fstat_r>
 8015de4:	2800      	cmp	r0, #0
 8015de6:	dbec      	blt.n	8015dc2 <__swhatbuf_r+0x12>
 8015de8:	9901      	ldr	r1, [sp, #4]
 8015dea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015dee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015df2:	4259      	negs	r1, r3
 8015df4:	4159      	adcs	r1, r3
 8015df6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015dfa:	e7eb      	b.n	8015dd4 <__swhatbuf_r+0x24>

08015dfc <__smakebuf_r>:
 8015dfc:	898b      	ldrh	r3, [r1, #12]
 8015dfe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015e00:	079d      	lsls	r5, r3, #30
 8015e02:	4606      	mov	r6, r0
 8015e04:	460c      	mov	r4, r1
 8015e06:	d507      	bpl.n	8015e18 <__smakebuf_r+0x1c>
 8015e08:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015e0c:	6023      	str	r3, [r4, #0]
 8015e0e:	6123      	str	r3, [r4, #16]
 8015e10:	2301      	movs	r3, #1
 8015e12:	6163      	str	r3, [r4, #20]
 8015e14:	b003      	add	sp, #12
 8015e16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015e18:	ab01      	add	r3, sp, #4
 8015e1a:	466a      	mov	r2, sp
 8015e1c:	f7ff ffc8 	bl	8015db0 <__swhatbuf_r>
 8015e20:	9f00      	ldr	r7, [sp, #0]
 8015e22:	4605      	mov	r5, r0
 8015e24:	4639      	mov	r1, r7
 8015e26:	4630      	mov	r0, r6
 8015e28:	f7fc ffd6 	bl	8012dd8 <_malloc_r>
 8015e2c:	b948      	cbnz	r0, 8015e42 <__smakebuf_r+0x46>
 8015e2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015e32:	059a      	lsls	r2, r3, #22
 8015e34:	d4ee      	bmi.n	8015e14 <__smakebuf_r+0x18>
 8015e36:	f023 0303 	bic.w	r3, r3, #3
 8015e3a:	f043 0302 	orr.w	r3, r3, #2
 8015e3e:	81a3      	strh	r3, [r4, #12]
 8015e40:	e7e2      	b.n	8015e08 <__smakebuf_r+0xc>
 8015e42:	89a3      	ldrh	r3, [r4, #12]
 8015e44:	6020      	str	r0, [r4, #0]
 8015e46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015e4a:	81a3      	strh	r3, [r4, #12]
 8015e4c:	9b01      	ldr	r3, [sp, #4]
 8015e4e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015e52:	b15b      	cbz	r3, 8015e6c <__smakebuf_r+0x70>
 8015e54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015e58:	4630      	mov	r0, r6
 8015e5a:	f000 f81d 	bl	8015e98 <_isatty_r>
 8015e5e:	b128      	cbz	r0, 8015e6c <__smakebuf_r+0x70>
 8015e60:	89a3      	ldrh	r3, [r4, #12]
 8015e62:	f023 0303 	bic.w	r3, r3, #3
 8015e66:	f043 0301 	orr.w	r3, r3, #1
 8015e6a:	81a3      	strh	r3, [r4, #12]
 8015e6c:	89a3      	ldrh	r3, [r4, #12]
 8015e6e:	431d      	orrs	r5, r3
 8015e70:	81a5      	strh	r5, [r4, #12]
 8015e72:	e7cf      	b.n	8015e14 <__smakebuf_r+0x18>

08015e74 <_fstat_r>:
 8015e74:	b538      	push	{r3, r4, r5, lr}
 8015e76:	4d07      	ldr	r5, [pc, #28]	@ (8015e94 <_fstat_r+0x20>)
 8015e78:	2300      	movs	r3, #0
 8015e7a:	4604      	mov	r4, r0
 8015e7c:	4608      	mov	r0, r1
 8015e7e:	4611      	mov	r1, r2
 8015e80:	602b      	str	r3, [r5, #0]
 8015e82:	f7ee fbab 	bl	80045dc <_fstat>
 8015e86:	1c43      	adds	r3, r0, #1
 8015e88:	d102      	bne.n	8015e90 <_fstat_r+0x1c>
 8015e8a:	682b      	ldr	r3, [r5, #0]
 8015e8c:	b103      	cbz	r3, 8015e90 <_fstat_r+0x1c>
 8015e8e:	6023      	str	r3, [r4, #0]
 8015e90:	bd38      	pop	{r3, r4, r5, pc}
 8015e92:	bf00      	nop
 8015e94:	200026e0 	.word	0x200026e0

08015e98 <_isatty_r>:
 8015e98:	b538      	push	{r3, r4, r5, lr}
 8015e9a:	4d06      	ldr	r5, [pc, #24]	@ (8015eb4 <_isatty_r+0x1c>)
 8015e9c:	2300      	movs	r3, #0
 8015e9e:	4604      	mov	r4, r0
 8015ea0:	4608      	mov	r0, r1
 8015ea2:	602b      	str	r3, [r5, #0]
 8015ea4:	f7ee fbaa 	bl	80045fc <_isatty>
 8015ea8:	1c43      	adds	r3, r0, #1
 8015eaa:	d102      	bne.n	8015eb2 <_isatty_r+0x1a>
 8015eac:	682b      	ldr	r3, [r5, #0]
 8015eae:	b103      	cbz	r3, 8015eb2 <_isatty_r+0x1a>
 8015eb0:	6023      	str	r3, [r4, #0]
 8015eb2:	bd38      	pop	{r3, r4, r5, pc}
 8015eb4:	200026e0 	.word	0x200026e0

08015eb8 <pow>:
 8015eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015eba:	ed2d 8b02 	vpush	{d8}
 8015ebe:	eeb0 8a40 	vmov.f32	s16, s0
 8015ec2:	eef0 8a60 	vmov.f32	s17, s1
 8015ec6:	ec55 4b11 	vmov	r4, r5, d1
 8015eca:	f000 f891 	bl	8015ff0 <__ieee754_pow>
 8015ece:	4622      	mov	r2, r4
 8015ed0:	462b      	mov	r3, r5
 8015ed2:	4620      	mov	r0, r4
 8015ed4:	4629      	mov	r1, r5
 8015ed6:	ec57 6b10 	vmov	r6, r7, d0
 8015eda:	f7ea fe4f 	bl	8000b7c <__aeabi_dcmpun>
 8015ede:	2800      	cmp	r0, #0
 8015ee0:	d13b      	bne.n	8015f5a <pow+0xa2>
 8015ee2:	ec51 0b18 	vmov	r0, r1, d8
 8015ee6:	2200      	movs	r2, #0
 8015ee8:	2300      	movs	r3, #0
 8015eea:	f7ea fe15 	bl	8000b18 <__aeabi_dcmpeq>
 8015eee:	b1b8      	cbz	r0, 8015f20 <pow+0x68>
 8015ef0:	2200      	movs	r2, #0
 8015ef2:	2300      	movs	r3, #0
 8015ef4:	4620      	mov	r0, r4
 8015ef6:	4629      	mov	r1, r5
 8015ef8:	f7ea fe0e 	bl	8000b18 <__aeabi_dcmpeq>
 8015efc:	2800      	cmp	r0, #0
 8015efe:	d146      	bne.n	8015f8e <pow+0xd6>
 8015f00:	ec45 4b10 	vmov	d0, r4, r5
 8015f04:	f000 f866 	bl	8015fd4 <finite>
 8015f08:	b338      	cbz	r0, 8015f5a <pow+0xa2>
 8015f0a:	2200      	movs	r2, #0
 8015f0c:	2300      	movs	r3, #0
 8015f0e:	4620      	mov	r0, r4
 8015f10:	4629      	mov	r1, r5
 8015f12:	f7ea fe0b 	bl	8000b2c <__aeabi_dcmplt>
 8015f16:	b300      	cbz	r0, 8015f5a <pow+0xa2>
 8015f18:	f7fc f85a 	bl	8011fd0 <__errno>
 8015f1c:	2322      	movs	r3, #34	@ 0x22
 8015f1e:	e01b      	b.n	8015f58 <pow+0xa0>
 8015f20:	ec47 6b10 	vmov	d0, r6, r7
 8015f24:	f000 f856 	bl	8015fd4 <finite>
 8015f28:	b9e0      	cbnz	r0, 8015f64 <pow+0xac>
 8015f2a:	eeb0 0a48 	vmov.f32	s0, s16
 8015f2e:	eef0 0a68 	vmov.f32	s1, s17
 8015f32:	f000 f84f 	bl	8015fd4 <finite>
 8015f36:	b1a8      	cbz	r0, 8015f64 <pow+0xac>
 8015f38:	ec45 4b10 	vmov	d0, r4, r5
 8015f3c:	f000 f84a 	bl	8015fd4 <finite>
 8015f40:	b180      	cbz	r0, 8015f64 <pow+0xac>
 8015f42:	4632      	mov	r2, r6
 8015f44:	463b      	mov	r3, r7
 8015f46:	4630      	mov	r0, r6
 8015f48:	4639      	mov	r1, r7
 8015f4a:	f7ea fe17 	bl	8000b7c <__aeabi_dcmpun>
 8015f4e:	2800      	cmp	r0, #0
 8015f50:	d0e2      	beq.n	8015f18 <pow+0x60>
 8015f52:	f7fc f83d 	bl	8011fd0 <__errno>
 8015f56:	2321      	movs	r3, #33	@ 0x21
 8015f58:	6003      	str	r3, [r0, #0]
 8015f5a:	ecbd 8b02 	vpop	{d8}
 8015f5e:	ec47 6b10 	vmov	d0, r6, r7
 8015f62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015f64:	2200      	movs	r2, #0
 8015f66:	2300      	movs	r3, #0
 8015f68:	4630      	mov	r0, r6
 8015f6a:	4639      	mov	r1, r7
 8015f6c:	f7ea fdd4 	bl	8000b18 <__aeabi_dcmpeq>
 8015f70:	2800      	cmp	r0, #0
 8015f72:	d0f2      	beq.n	8015f5a <pow+0xa2>
 8015f74:	eeb0 0a48 	vmov.f32	s0, s16
 8015f78:	eef0 0a68 	vmov.f32	s1, s17
 8015f7c:	f000 f82a 	bl	8015fd4 <finite>
 8015f80:	2800      	cmp	r0, #0
 8015f82:	d0ea      	beq.n	8015f5a <pow+0xa2>
 8015f84:	ec45 4b10 	vmov	d0, r4, r5
 8015f88:	f000 f824 	bl	8015fd4 <finite>
 8015f8c:	e7c3      	b.n	8015f16 <pow+0x5e>
 8015f8e:	4f01      	ldr	r7, [pc, #4]	@ (8015f94 <pow+0xdc>)
 8015f90:	2600      	movs	r6, #0
 8015f92:	e7e2      	b.n	8015f5a <pow+0xa2>
 8015f94:	3ff00000 	.word	0x3ff00000

08015f98 <sqrtf>:
 8015f98:	b508      	push	{r3, lr}
 8015f9a:	ed2d 8b02 	vpush	{d8}
 8015f9e:	eeb0 8a40 	vmov.f32	s16, s0
 8015fa2:	f000 f822 	bl	8015fea <__ieee754_sqrtf>
 8015fa6:	eeb4 8a48 	vcmp.f32	s16, s16
 8015faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fae:	d60c      	bvs.n	8015fca <sqrtf+0x32>
 8015fb0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8015fd0 <sqrtf+0x38>
 8015fb4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8015fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fbc:	d505      	bpl.n	8015fca <sqrtf+0x32>
 8015fbe:	f7fc f807 	bl	8011fd0 <__errno>
 8015fc2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8015fc6:	2321      	movs	r3, #33	@ 0x21
 8015fc8:	6003      	str	r3, [r0, #0]
 8015fca:	ecbd 8b02 	vpop	{d8}
 8015fce:	bd08      	pop	{r3, pc}
 8015fd0:	00000000 	.word	0x00000000

08015fd4 <finite>:
 8015fd4:	b082      	sub	sp, #8
 8015fd6:	ed8d 0b00 	vstr	d0, [sp]
 8015fda:	9801      	ldr	r0, [sp, #4]
 8015fdc:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8015fe0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8015fe4:	0fc0      	lsrs	r0, r0, #31
 8015fe6:	b002      	add	sp, #8
 8015fe8:	4770      	bx	lr

08015fea <__ieee754_sqrtf>:
 8015fea:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8015fee:	4770      	bx	lr

08015ff0 <__ieee754_pow>:
 8015ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ff4:	b091      	sub	sp, #68	@ 0x44
 8015ff6:	ed8d 1b00 	vstr	d1, [sp]
 8015ffa:	e9dd 1900 	ldrd	r1, r9, [sp]
 8015ffe:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8016002:	ea5a 0001 	orrs.w	r0, sl, r1
 8016006:	ec57 6b10 	vmov	r6, r7, d0
 801600a:	d113      	bne.n	8016034 <__ieee754_pow+0x44>
 801600c:	19b3      	adds	r3, r6, r6
 801600e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8016012:	4152      	adcs	r2, r2
 8016014:	4298      	cmp	r0, r3
 8016016:	4b98      	ldr	r3, [pc, #608]	@ (8016278 <__ieee754_pow+0x288>)
 8016018:	4193      	sbcs	r3, r2
 801601a:	f080 84ea 	bcs.w	80169f2 <__ieee754_pow+0xa02>
 801601e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016022:	4630      	mov	r0, r6
 8016024:	4639      	mov	r1, r7
 8016026:	f7ea f959 	bl	80002dc <__adddf3>
 801602a:	ec41 0b10 	vmov	d0, r0, r1
 801602e:	b011      	add	sp, #68	@ 0x44
 8016030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016034:	4a91      	ldr	r2, [pc, #580]	@ (801627c <__ieee754_pow+0x28c>)
 8016036:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801603a:	4590      	cmp	r8, r2
 801603c:	463d      	mov	r5, r7
 801603e:	4633      	mov	r3, r6
 8016040:	d806      	bhi.n	8016050 <__ieee754_pow+0x60>
 8016042:	d101      	bne.n	8016048 <__ieee754_pow+0x58>
 8016044:	2e00      	cmp	r6, #0
 8016046:	d1ea      	bne.n	801601e <__ieee754_pow+0x2e>
 8016048:	4592      	cmp	sl, r2
 801604a:	d801      	bhi.n	8016050 <__ieee754_pow+0x60>
 801604c:	d10e      	bne.n	801606c <__ieee754_pow+0x7c>
 801604e:	b169      	cbz	r1, 801606c <__ieee754_pow+0x7c>
 8016050:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8016054:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8016058:	431d      	orrs	r5, r3
 801605a:	d1e0      	bne.n	801601e <__ieee754_pow+0x2e>
 801605c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8016060:	18db      	adds	r3, r3, r3
 8016062:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8016066:	4152      	adcs	r2, r2
 8016068:	429d      	cmp	r5, r3
 801606a:	e7d4      	b.n	8016016 <__ieee754_pow+0x26>
 801606c:	2d00      	cmp	r5, #0
 801606e:	46c3      	mov	fp, r8
 8016070:	da3a      	bge.n	80160e8 <__ieee754_pow+0xf8>
 8016072:	4a83      	ldr	r2, [pc, #524]	@ (8016280 <__ieee754_pow+0x290>)
 8016074:	4592      	cmp	sl, r2
 8016076:	d84d      	bhi.n	8016114 <__ieee754_pow+0x124>
 8016078:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 801607c:	4592      	cmp	sl, r2
 801607e:	f240 84c7 	bls.w	8016a10 <__ieee754_pow+0xa20>
 8016082:	ea4f 522a 	mov.w	r2, sl, asr #20
 8016086:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 801608a:	2a14      	cmp	r2, #20
 801608c:	dd0f      	ble.n	80160ae <__ieee754_pow+0xbe>
 801608e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8016092:	fa21 f402 	lsr.w	r4, r1, r2
 8016096:	fa04 f202 	lsl.w	r2, r4, r2
 801609a:	428a      	cmp	r2, r1
 801609c:	f040 84b8 	bne.w	8016a10 <__ieee754_pow+0xa20>
 80160a0:	f004 0401 	and.w	r4, r4, #1
 80160a4:	f1c4 0402 	rsb	r4, r4, #2
 80160a8:	2900      	cmp	r1, #0
 80160aa:	d158      	bne.n	801615e <__ieee754_pow+0x16e>
 80160ac:	e00e      	b.n	80160cc <__ieee754_pow+0xdc>
 80160ae:	2900      	cmp	r1, #0
 80160b0:	d154      	bne.n	801615c <__ieee754_pow+0x16c>
 80160b2:	f1c2 0214 	rsb	r2, r2, #20
 80160b6:	fa4a f402 	asr.w	r4, sl, r2
 80160ba:	fa04 f202 	lsl.w	r2, r4, r2
 80160be:	4552      	cmp	r2, sl
 80160c0:	f040 84a3 	bne.w	8016a0a <__ieee754_pow+0xa1a>
 80160c4:	f004 0401 	and.w	r4, r4, #1
 80160c8:	f1c4 0402 	rsb	r4, r4, #2
 80160cc:	4a6d      	ldr	r2, [pc, #436]	@ (8016284 <__ieee754_pow+0x294>)
 80160ce:	4592      	cmp	sl, r2
 80160d0:	d12e      	bne.n	8016130 <__ieee754_pow+0x140>
 80160d2:	f1b9 0f00 	cmp.w	r9, #0
 80160d6:	f280 8494 	bge.w	8016a02 <__ieee754_pow+0xa12>
 80160da:	496a      	ldr	r1, [pc, #424]	@ (8016284 <__ieee754_pow+0x294>)
 80160dc:	4632      	mov	r2, r6
 80160de:	463b      	mov	r3, r7
 80160e0:	2000      	movs	r0, #0
 80160e2:	f7ea fbdb 	bl	800089c <__aeabi_ddiv>
 80160e6:	e7a0      	b.n	801602a <__ieee754_pow+0x3a>
 80160e8:	2400      	movs	r4, #0
 80160ea:	bbc1      	cbnz	r1, 801615e <__ieee754_pow+0x16e>
 80160ec:	4a63      	ldr	r2, [pc, #396]	@ (801627c <__ieee754_pow+0x28c>)
 80160ee:	4592      	cmp	sl, r2
 80160f0:	d1ec      	bne.n	80160cc <__ieee754_pow+0xdc>
 80160f2:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 80160f6:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 80160fa:	431a      	orrs	r2, r3
 80160fc:	f000 8479 	beq.w	80169f2 <__ieee754_pow+0xa02>
 8016100:	4b61      	ldr	r3, [pc, #388]	@ (8016288 <__ieee754_pow+0x298>)
 8016102:	4598      	cmp	r8, r3
 8016104:	d908      	bls.n	8016118 <__ieee754_pow+0x128>
 8016106:	f1b9 0f00 	cmp.w	r9, #0
 801610a:	f2c0 8476 	blt.w	80169fa <__ieee754_pow+0xa0a>
 801610e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016112:	e78a      	b.n	801602a <__ieee754_pow+0x3a>
 8016114:	2402      	movs	r4, #2
 8016116:	e7e8      	b.n	80160ea <__ieee754_pow+0xfa>
 8016118:	f1b9 0f00 	cmp.w	r9, #0
 801611c:	f04f 0000 	mov.w	r0, #0
 8016120:	f04f 0100 	mov.w	r1, #0
 8016124:	da81      	bge.n	801602a <__ieee754_pow+0x3a>
 8016126:	e9dd 0300 	ldrd	r0, r3, [sp]
 801612a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801612e:	e77c      	b.n	801602a <__ieee754_pow+0x3a>
 8016130:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8016134:	d106      	bne.n	8016144 <__ieee754_pow+0x154>
 8016136:	4632      	mov	r2, r6
 8016138:	463b      	mov	r3, r7
 801613a:	4630      	mov	r0, r6
 801613c:	4639      	mov	r1, r7
 801613e:	f7ea fa83 	bl	8000648 <__aeabi_dmul>
 8016142:	e772      	b.n	801602a <__ieee754_pow+0x3a>
 8016144:	4a51      	ldr	r2, [pc, #324]	@ (801628c <__ieee754_pow+0x29c>)
 8016146:	4591      	cmp	r9, r2
 8016148:	d109      	bne.n	801615e <__ieee754_pow+0x16e>
 801614a:	2d00      	cmp	r5, #0
 801614c:	db07      	blt.n	801615e <__ieee754_pow+0x16e>
 801614e:	ec47 6b10 	vmov	d0, r6, r7
 8016152:	b011      	add	sp, #68	@ 0x44
 8016154:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016158:	f000 bd52 	b.w	8016c00 <__ieee754_sqrt>
 801615c:	2400      	movs	r4, #0
 801615e:	ec47 6b10 	vmov	d0, r6, r7
 8016162:	9302      	str	r3, [sp, #8]
 8016164:	f000 fc88 	bl	8016a78 <fabs>
 8016168:	9b02      	ldr	r3, [sp, #8]
 801616a:	ec51 0b10 	vmov	r0, r1, d0
 801616e:	bb53      	cbnz	r3, 80161c6 <__ieee754_pow+0x1d6>
 8016170:	4b44      	ldr	r3, [pc, #272]	@ (8016284 <__ieee754_pow+0x294>)
 8016172:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8016176:	429a      	cmp	r2, r3
 8016178:	d002      	beq.n	8016180 <__ieee754_pow+0x190>
 801617a:	f1b8 0f00 	cmp.w	r8, #0
 801617e:	d122      	bne.n	80161c6 <__ieee754_pow+0x1d6>
 8016180:	f1b9 0f00 	cmp.w	r9, #0
 8016184:	da05      	bge.n	8016192 <__ieee754_pow+0x1a2>
 8016186:	4602      	mov	r2, r0
 8016188:	460b      	mov	r3, r1
 801618a:	2000      	movs	r0, #0
 801618c:	493d      	ldr	r1, [pc, #244]	@ (8016284 <__ieee754_pow+0x294>)
 801618e:	f7ea fb85 	bl	800089c <__aeabi_ddiv>
 8016192:	2d00      	cmp	r5, #0
 8016194:	f6bf af49 	bge.w	801602a <__ieee754_pow+0x3a>
 8016198:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 801619c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 80161a0:	ea58 0804 	orrs.w	r8, r8, r4
 80161a4:	d108      	bne.n	80161b8 <__ieee754_pow+0x1c8>
 80161a6:	4602      	mov	r2, r0
 80161a8:	460b      	mov	r3, r1
 80161aa:	4610      	mov	r0, r2
 80161ac:	4619      	mov	r1, r3
 80161ae:	f7ea f893 	bl	80002d8 <__aeabi_dsub>
 80161b2:	4602      	mov	r2, r0
 80161b4:	460b      	mov	r3, r1
 80161b6:	e794      	b.n	80160e2 <__ieee754_pow+0xf2>
 80161b8:	2c01      	cmp	r4, #1
 80161ba:	f47f af36 	bne.w	801602a <__ieee754_pow+0x3a>
 80161be:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80161c2:	4619      	mov	r1, r3
 80161c4:	e731      	b.n	801602a <__ieee754_pow+0x3a>
 80161c6:	0feb      	lsrs	r3, r5, #31
 80161c8:	3b01      	subs	r3, #1
 80161ca:	ea53 0204 	orrs.w	r2, r3, r4
 80161ce:	d102      	bne.n	80161d6 <__ieee754_pow+0x1e6>
 80161d0:	4632      	mov	r2, r6
 80161d2:	463b      	mov	r3, r7
 80161d4:	e7e9      	b.n	80161aa <__ieee754_pow+0x1ba>
 80161d6:	3c01      	subs	r4, #1
 80161d8:	431c      	orrs	r4, r3
 80161da:	d016      	beq.n	801620a <__ieee754_pow+0x21a>
 80161dc:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8016268 <__ieee754_pow+0x278>
 80161e0:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 80161e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80161e8:	f240 8112 	bls.w	8016410 <__ieee754_pow+0x420>
 80161ec:	4b28      	ldr	r3, [pc, #160]	@ (8016290 <__ieee754_pow+0x2a0>)
 80161ee:	459a      	cmp	sl, r3
 80161f0:	4b25      	ldr	r3, [pc, #148]	@ (8016288 <__ieee754_pow+0x298>)
 80161f2:	d916      	bls.n	8016222 <__ieee754_pow+0x232>
 80161f4:	4598      	cmp	r8, r3
 80161f6:	d80b      	bhi.n	8016210 <__ieee754_pow+0x220>
 80161f8:	f1b9 0f00 	cmp.w	r9, #0
 80161fc:	da0b      	bge.n	8016216 <__ieee754_pow+0x226>
 80161fe:	2000      	movs	r0, #0
 8016200:	b011      	add	sp, #68	@ 0x44
 8016202:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016206:	f000 bcf3 	b.w	8016bf0 <__math_oflow>
 801620a:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8016270 <__ieee754_pow+0x280>
 801620e:	e7e7      	b.n	80161e0 <__ieee754_pow+0x1f0>
 8016210:	f1b9 0f00 	cmp.w	r9, #0
 8016214:	dcf3      	bgt.n	80161fe <__ieee754_pow+0x20e>
 8016216:	2000      	movs	r0, #0
 8016218:	b011      	add	sp, #68	@ 0x44
 801621a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801621e:	f000 bcdf 	b.w	8016be0 <__math_uflow>
 8016222:	4598      	cmp	r8, r3
 8016224:	d20c      	bcs.n	8016240 <__ieee754_pow+0x250>
 8016226:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801622a:	2200      	movs	r2, #0
 801622c:	2300      	movs	r3, #0
 801622e:	f7ea fc7d 	bl	8000b2c <__aeabi_dcmplt>
 8016232:	3800      	subs	r0, #0
 8016234:	bf18      	it	ne
 8016236:	2001      	movne	r0, #1
 8016238:	f1b9 0f00 	cmp.w	r9, #0
 801623c:	daec      	bge.n	8016218 <__ieee754_pow+0x228>
 801623e:	e7df      	b.n	8016200 <__ieee754_pow+0x210>
 8016240:	4b10      	ldr	r3, [pc, #64]	@ (8016284 <__ieee754_pow+0x294>)
 8016242:	4598      	cmp	r8, r3
 8016244:	f04f 0200 	mov.w	r2, #0
 8016248:	d924      	bls.n	8016294 <__ieee754_pow+0x2a4>
 801624a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801624e:	2300      	movs	r3, #0
 8016250:	f7ea fc6c 	bl	8000b2c <__aeabi_dcmplt>
 8016254:	3800      	subs	r0, #0
 8016256:	bf18      	it	ne
 8016258:	2001      	movne	r0, #1
 801625a:	f1b9 0f00 	cmp.w	r9, #0
 801625e:	dccf      	bgt.n	8016200 <__ieee754_pow+0x210>
 8016260:	e7da      	b.n	8016218 <__ieee754_pow+0x228>
 8016262:	bf00      	nop
 8016264:	f3af 8000 	nop.w
 8016268:	00000000 	.word	0x00000000
 801626c:	3ff00000 	.word	0x3ff00000
 8016270:	00000000 	.word	0x00000000
 8016274:	bff00000 	.word	0xbff00000
 8016278:	fff00000 	.word	0xfff00000
 801627c:	7ff00000 	.word	0x7ff00000
 8016280:	433fffff 	.word	0x433fffff
 8016284:	3ff00000 	.word	0x3ff00000
 8016288:	3fefffff 	.word	0x3fefffff
 801628c:	3fe00000 	.word	0x3fe00000
 8016290:	43f00000 	.word	0x43f00000
 8016294:	4b5a      	ldr	r3, [pc, #360]	@ (8016400 <__ieee754_pow+0x410>)
 8016296:	f7ea f81f 	bl	80002d8 <__aeabi_dsub>
 801629a:	a351      	add	r3, pc, #324	@ (adr r3, 80163e0 <__ieee754_pow+0x3f0>)
 801629c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162a0:	4604      	mov	r4, r0
 80162a2:	460d      	mov	r5, r1
 80162a4:	f7ea f9d0 	bl	8000648 <__aeabi_dmul>
 80162a8:	a34f      	add	r3, pc, #316	@ (adr r3, 80163e8 <__ieee754_pow+0x3f8>)
 80162aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162ae:	4606      	mov	r6, r0
 80162b0:	460f      	mov	r7, r1
 80162b2:	4620      	mov	r0, r4
 80162b4:	4629      	mov	r1, r5
 80162b6:	f7ea f9c7 	bl	8000648 <__aeabi_dmul>
 80162ba:	4b52      	ldr	r3, [pc, #328]	@ (8016404 <__ieee754_pow+0x414>)
 80162bc:	4682      	mov	sl, r0
 80162be:	468b      	mov	fp, r1
 80162c0:	2200      	movs	r2, #0
 80162c2:	4620      	mov	r0, r4
 80162c4:	4629      	mov	r1, r5
 80162c6:	f7ea f9bf 	bl	8000648 <__aeabi_dmul>
 80162ca:	4602      	mov	r2, r0
 80162cc:	460b      	mov	r3, r1
 80162ce:	a148      	add	r1, pc, #288	@ (adr r1, 80163f0 <__ieee754_pow+0x400>)
 80162d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80162d4:	f7ea f800 	bl	80002d8 <__aeabi_dsub>
 80162d8:	4622      	mov	r2, r4
 80162da:	462b      	mov	r3, r5
 80162dc:	f7ea f9b4 	bl	8000648 <__aeabi_dmul>
 80162e0:	4602      	mov	r2, r0
 80162e2:	460b      	mov	r3, r1
 80162e4:	2000      	movs	r0, #0
 80162e6:	4948      	ldr	r1, [pc, #288]	@ (8016408 <__ieee754_pow+0x418>)
 80162e8:	f7e9 fff6 	bl	80002d8 <__aeabi_dsub>
 80162ec:	4622      	mov	r2, r4
 80162ee:	4680      	mov	r8, r0
 80162f0:	4689      	mov	r9, r1
 80162f2:	462b      	mov	r3, r5
 80162f4:	4620      	mov	r0, r4
 80162f6:	4629      	mov	r1, r5
 80162f8:	f7ea f9a6 	bl	8000648 <__aeabi_dmul>
 80162fc:	4602      	mov	r2, r0
 80162fe:	460b      	mov	r3, r1
 8016300:	4640      	mov	r0, r8
 8016302:	4649      	mov	r1, r9
 8016304:	f7ea f9a0 	bl	8000648 <__aeabi_dmul>
 8016308:	a33b      	add	r3, pc, #236	@ (adr r3, 80163f8 <__ieee754_pow+0x408>)
 801630a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801630e:	f7ea f99b 	bl	8000648 <__aeabi_dmul>
 8016312:	4602      	mov	r2, r0
 8016314:	460b      	mov	r3, r1
 8016316:	4650      	mov	r0, sl
 8016318:	4659      	mov	r1, fp
 801631a:	f7e9 ffdd 	bl	80002d8 <__aeabi_dsub>
 801631e:	4602      	mov	r2, r0
 8016320:	460b      	mov	r3, r1
 8016322:	4680      	mov	r8, r0
 8016324:	4689      	mov	r9, r1
 8016326:	4630      	mov	r0, r6
 8016328:	4639      	mov	r1, r7
 801632a:	f7e9 ffd7 	bl	80002dc <__adddf3>
 801632e:	2400      	movs	r4, #0
 8016330:	4632      	mov	r2, r6
 8016332:	463b      	mov	r3, r7
 8016334:	4620      	mov	r0, r4
 8016336:	460d      	mov	r5, r1
 8016338:	f7e9 ffce 	bl	80002d8 <__aeabi_dsub>
 801633c:	4602      	mov	r2, r0
 801633e:	460b      	mov	r3, r1
 8016340:	4640      	mov	r0, r8
 8016342:	4649      	mov	r1, r9
 8016344:	f7e9 ffc8 	bl	80002d8 <__aeabi_dsub>
 8016348:	e9dd 2300 	ldrd	r2, r3, [sp]
 801634c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016350:	2300      	movs	r3, #0
 8016352:	9304      	str	r3, [sp, #16]
 8016354:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8016358:	4606      	mov	r6, r0
 801635a:	460f      	mov	r7, r1
 801635c:	4652      	mov	r2, sl
 801635e:	465b      	mov	r3, fp
 8016360:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016364:	f7e9 ffb8 	bl	80002d8 <__aeabi_dsub>
 8016368:	4622      	mov	r2, r4
 801636a:	462b      	mov	r3, r5
 801636c:	f7ea f96c 	bl	8000648 <__aeabi_dmul>
 8016370:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016374:	4680      	mov	r8, r0
 8016376:	4689      	mov	r9, r1
 8016378:	4630      	mov	r0, r6
 801637a:	4639      	mov	r1, r7
 801637c:	f7ea f964 	bl	8000648 <__aeabi_dmul>
 8016380:	4602      	mov	r2, r0
 8016382:	460b      	mov	r3, r1
 8016384:	4640      	mov	r0, r8
 8016386:	4649      	mov	r1, r9
 8016388:	f7e9 ffa8 	bl	80002dc <__adddf3>
 801638c:	4652      	mov	r2, sl
 801638e:	465b      	mov	r3, fp
 8016390:	4606      	mov	r6, r0
 8016392:	460f      	mov	r7, r1
 8016394:	4620      	mov	r0, r4
 8016396:	4629      	mov	r1, r5
 8016398:	f7ea f956 	bl	8000648 <__aeabi_dmul>
 801639c:	460b      	mov	r3, r1
 801639e:	4602      	mov	r2, r0
 80163a0:	4680      	mov	r8, r0
 80163a2:	4689      	mov	r9, r1
 80163a4:	4630      	mov	r0, r6
 80163a6:	4639      	mov	r1, r7
 80163a8:	f7e9 ff98 	bl	80002dc <__adddf3>
 80163ac:	4b17      	ldr	r3, [pc, #92]	@ (801640c <__ieee754_pow+0x41c>)
 80163ae:	4299      	cmp	r1, r3
 80163b0:	4604      	mov	r4, r0
 80163b2:	460d      	mov	r5, r1
 80163b4:	468a      	mov	sl, r1
 80163b6:	468b      	mov	fp, r1
 80163b8:	f340 82ef 	ble.w	801699a <__ieee754_pow+0x9aa>
 80163bc:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80163c0:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80163c4:	4303      	orrs	r3, r0
 80163c6:	f000 81e8 	beq.w	801679a <__ieee754_pow+0x7aa>
 80163ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80163ce:	2200      	movs	r2, #0
 80163d0:	2300      	movs	r3, #0
 80163d2:	f7ea fbab 	bl	8000b2c <__aeabi_dcmplt>
 80163d6:	3800      	subs	r0, #0
 80163d8:	bf18      	it	ne
 80163da:	2001      	movne	r0, #1
 80163dc:	e710      	b.n	8016200 <__ieee754_pow+0x210>
 80163de:	bf00      	nop
 80163e0:	60000000 	.word	0x60000000
 80163e4:	3ff71547 	.word	0x3ff71547
 80163e8:	f85ddf44 	.word	0xf85ddf44
 80163ec:	3e54ae0b 	.word	0x3e54ae0b
 80163f0:	55555555 	.word	0x55555555
 80163f4:	3fd55555 	.word	0x3fd55555
 80163f8:	652b82fe 	.word	0x652b82fe
 80163fc:	3ff71547 	.word	0x3ff71547
 8016400:	3ff00000 	.word	0x3ff00000
 8016404:	3fd00000 	.word	0x3fd00000
 8016408:	3fe00000 	.word	0x3fe00000
 801640c:	408fffff 	.word	0x408fffff
 8016410:	4bd5      	ldr	r3, [pc, #852]	@ (8016768 <__ieee754_pow+0x778>)
 8016412:	402b      	ands	r3, r5
 8016414:	2200      	movs	r2, #0
 8016416:	b92b      	cbnz	r3, 8016424 <__ieee754_pow+0x434>
 8016418:	4bd4      	ldr	r3, [pc, #848]	@ (801676c <__ieee754_pow+0x77c>)
 801641a:	f7ea f915 	bl	8000648 <__aeabi_dmul>
 801641e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8016422:	468b      	mov	fp, r1
 8016424:	ea4f 532b 	mov.w	r3, fp, asr #20
 8016428:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801642c:	4413      	add	r3, r2
 801642e:	930a      	str	r3, [sp, #40]	@ 0x28
 8016430:	4bcf      	ldr	r3, [pc, #828]	@ (8016770 <__ieee754_pow+0x780>)
 8016432:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8016436:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 801643a:	459b      	cmp	fp, r3
 801643c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8016440:	dd08      	ble.n	8016454 <__ieee754_pow+0x464>
 8016442:	4bcc      	ldr	r3, [pc, #816]	@ (8016774 <__ieee754_pow+0x784>)
 8016444:	459b      	cmp	fp, r3
 8016446:	f340 81a5 	ble.w	8016794 <__ieee754_pow+0x7a4>
 801644a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801644c:	3301      	adds	r3, #1
 801644e:	930a      	str	r3, [sp, #40]	@ 0x28
 8016450:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8016454:	f04f 0a00 	mov.w	sl, #0
 8016458:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 801645c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801645e:	4bc6      	ldr	r3, [pc, #792]	@ (8016778 <__ieee754_pow+0x788>)
 8016460:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8016464:	ed93 7b00 	vldr	d7, [r3]
 8016468:	4629      	mov	r1, r5
 801646a:	ec53 2b17 	vmov	r2, r3, d7
 801646e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016472:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016476:	f7e9 ff2f 	bl	80002d8 <__aeabi_dsub>
 801647a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801647e:	4606      	mov	r6, r0
 8016480:	460f      	mov	r7, r1
 8016482:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016486:	f7e9 ff29 	bl	80002dc <__adddf3>
 801648a:	4602      	mov	r2, r0
 801648c:	460b      	mov	r3, r1
 801648e:	2000      	movs	r0, #0
 8016490:	49ba      	ldr	r1, [pc, #744]	@ (801677c <__ieee754_pow+0x78c>)
 8016492:	f7ea fa03 	bl	800089c <__aeabi_ddiv>
 8016496:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 801649a:	4602      	mov	r2, r0
 801649c:	460b      	mov	r3, r1
 801649e:	4630      	mov	r0, r6
 80164a0:	4639      	mov	r1, r7
 80164a2:	f7ea f8d1 	bl	8000648 <__aeabi_dmul>
 80164a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80164aa:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80164ae:	106d      	asrs	r5, r5, #1
 80164b0:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80164b4:	f04f 0b00 	mov.w	fp, #0
 80164b8:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80164bc:	4661      	mov	r1, ip
 80164be:	2200      	movs	r2, #0
 80164c0:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80164c4:	4658      	mov	r0, fp
 80164c6:	46e1      	mov	r9, ip
 80164c8:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 80164cc:	4614      	mov	r4, r2
 80164ce:	461d      	mov	r5, r3
 80164d0:	f7ea f8ba 	bl	8000648 <__aeabi_dmul>
 80164d4:	4602      	mov	r2, r0
 80164d6:	460b      	mov	r3, r1
 80164d8:	4630      	mov	r0, r6
 80164da:	4639      	mov	r1, r7
 80164dc:	f7e9 fefc 	bl	80002d8 <__aeabi_dsub>
 80164e0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80164e4:	4606      	mov	r6, r0
 80164e6:	460f      	mov	r7, r1
 80164e8:	4620      	mov	r0, r4
 80164ea:	4629      	mov	r1, r5
 80164ec:	f7e9 fef4 	bl	80002d8 <__aeabi_dsub>
 80164f0:	4602      	mov	r2, r0
 80164f2:	460b      	mov	r3, r1
 80164f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80164f8:	f7e9 feee 	bl	80002d8 <__aeabi_dsub>
 80164fc:	465a      	mov	r2, fp
 80164fe:	464b      	mov	r3, r9
 8016500:	f7ea f8a2 	bl	8000648 <__aeabi_dmul>
 8016504:	4602      	mov	r2, r0
 8016506:	460b      	mov	r3, r1
 8016508:	4630      	mov	r0, r6
 801650a:	4639      	mov	r1, r7
 801650c:	f7e9 fee4 	bl	80002d8 <__aeabi_dsub>
 8016510:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8016514:	f7ea f898 	bl	8000648 <__aeabi_dmul>
 8016518:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801651c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016520:	4610      	mov	r0, r2
 8016522:	4619      	mov	r1, r3
 8016524:	f7ea f890 	bl	8000648 <__aeabi_dmul>
 8016528:	a37d      	add	r3, pc, #500	@ (adr r3, 8016720 <__ieee754_pow+0x730>)
 801652a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801652e:	4604      	mov	r4, r0
 8016530:	460d      	mov	r5, r1
 8016532:	f7ea f889 	bl	8000648 <__aeabi_dmul>
 8016536:	a37c      	add	r3, pc, #496	@ (adr r3, 8016728 <__ieee754_pow+0x738>)
 8016538:	e9d3 2300 	ldrd	r2, r3, [r3]
 801653c:	f7e9 fece 	bl	80002dc <__adddf3>
 8016540:	4622      	mov	r2, r4
 8016542:	462b      	mov	r3, r5
 8016544:	f7ea f880 	bl	8000648 <__aeabi_dmul>
 8016548:	a379      	add	r3, pc, #484	@ (adr r3, 8016730 <__ieee754_pow+0x740>)
 801654a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801654e:	f7e9 fec5 	bl	80002dc <__adddf3>
 8016552:	4622      	mov	r2, r4
 8016554:	462b      	mov	r3, r5
 8016556:	f7ea f877 	bl	8000648 <__aeabi_dmul>
 801655a:	a377      	add	r3, pc, #476	@ (adr r3, 8016738 <__ieee754_pow+0x748>)
 801655c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016560:	f7e9 febc 	bl	80002dc <__adddf3>
 8016564:	4622      	mov	r2, r4
 8016566:	462b      	mov	r3, r5
 8016568:	f7ea f86e 	bl	8000648 <__aeabi_dmul>
 801656c:	a374      	add	r3, pc, #464	@ (adr r3, 8016740 <__ieee754_pow+0x750>)
 801656e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016572:	f7e9 feb3 	bl	80002dc <__adddf3>
 8016576:	4622      	mov	r2, r4
 8016578:	462b      	mov	r3, r5
 801657a:	f7ea f865 	bl	8000648 <__aeabi_dmul>
 801657e:	a372      	add	r3, pc, #456	@ (adr r3, 8016748 <__ieee754_pow+0x758>)
 8016580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016584:	f7e9 feaa 	bl	80002dc <__adddf3>
 8016588:	4622      	mov	r2, r4
 801658a:	4606      	mov	r6, r0
 801658c:	460f      	mov	r7, r1
 801658e:	462b      	mov	r3, r5
 8016590:	4620      	mov	r0, r4
 8016592:	4629      	mov	r1, r5
 8016594:	f7ea f858 	bl	8000648 <__aeabi_dmul>
 8016598:	4602      	mov	r2, r0
 801659a:	460b      	mov	r3, r1
 801659c:	4630      	mov	r0, r6
 801659e:	4639      	mov	r1, r7
 80165a0:	f7ea f852 	bl	8000648 <__aeabi_dmul>
 80165a4:	465a      	mov	r2, fp
 80165a6:	4604      	mov	r4, r0
 80165a8:	460d      	mov	r5, r1
 80165aa:	464b      	mov	r3, r9
 80165ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80165b0:	f7e9 fe94 	bl	80002dc <__adddf3>
 80165b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80165b8:	f7ea f846 	bl	8000648 <__aeabi_dmul>
 80165bc:	4622      	mov	r2, r4
 80165be:	462b      	mov	r3, r5
 80165c0:	f7e9 fe8c 	bl	80002dc <__adddf3>
 80165c4:	465a      	mov	r2, fp
 80165c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80165ca:	464b      	mov	r3, r9
 80165cc:	4658      	mov	r0, fp
 80165ce:	4649      	mov	r1, r9
 80165d0:	f7ea f83a 	bl	8000648 <__aeabi_dmul>
 80165d4:	4b6a      	ldr	r3, [pc, #424]	@ (8016780 <__ieee754_pow+0x790>)
 80165d6:	2200      	movs	r2, #0
 80165d8:	4606      	mov	r6, r0
 80165da:	460f      	mov	r7, r1
 80165dc:	f7e9 fe7e 	bl	80002dc <__adddf3>
 80165e0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80165e4:	f7e9 fe7a 	bl	80002dc <__adddf3>
 80165e8:	46d8      	mov	r8, fp
 80165ea:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80165ee:	460d      	mov	r5, r1
 80165f0:	465a      	mov	r2, fp
 80165f2:	460b      	mov	r3, r1
 80165f4:	4640      	mov	r0, r8
 80165f6:	4649      	mov	r1, r9
 80165f8:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80165fc:	f7ea f824 	bl	8000648 <__aeabi_dmul>
 8016600:	465c      	mov	r4, fp
 8016602:	4680      	mov	r8, r0
 8016604:	4689      	mov	r9, r1
 8016606:	4b5e      	ldr	r3, [pc, #376]	@ (8016780 <__ieee754_pow+0x790>)
 8016608:	2200      	movs	r2, #0
 801660a:	4620      	mov	r0, r4
 801660c:	4629      	mov	r1, r5
 801660e:	f7e9 fe63 	bl	80002d8 <__aeabi_dsub>
 8016612:	4632      	mov	r2, r6
 8016614:	463b      	mov	r3, r7
 8016616:	f7e9 fe5f 	bl	80002d8 <__aeabi_dsub>
 801661a:	4602      	mov	r2, r0
 801661c:	460b      	mov	r3, r1
 801661e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016622:	f7e9 fe59 	bl	80002d8 <__aeabi_dsub>
 8016626:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801662a:	f7ea f80d 	bl	8000648 <__aeabi_dmul>
 801662e:	4622      	mov	r2, r4
 8016630:	4606      	mov	r6, r0
 8016632:	460f      	mov	r7, r1
 8016634:	462b      	mov	r3, r5
 8016636:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801663a:	f7ea f805 	bl	8000648 <__aeabi_dmul>
 801663e:	4602      	mov	r2, r0
 8016640:	460b      	mov	r3, r1
 8016642:	4630      	mov	r0, r6
 8016644:	4639      	mov	r1, r7
 8016646:	f7e9 fe49 	bl	80002dc <__adddf3>
 801664a:	4606      	mov	r6, r0
 801664c:	460f      	mov	r7, r1
 801664e:	4602      	mov	r2, r0
 8016650:	460b      	mov	r3, r1
 8016652:	4640      	mov	r0, r8
 8016654:	4649      	mov	r1, r9
 8016656:	f7e9 fe41 	bl	80002dc <__adddf3>
 801665a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 801665e:	a33c      	add	r3, pc, #240	@ (adr r3, 8016750 <__ieee754_pow+0x760>)
 8016660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016664:	4658      	mov	r0, fp
 8016666:	e9cd bc08 	strd	fp, ip, [sp, #32]
 801666a:	460d      	mov	r5, r1
 801666c:	f7e9 ffec 	bl	8000648 <__aeabi_dmul>
 8016670:	465c      	mov	r4, fp
 8016672:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016676:	4642      	mov	r2, r8
 8016678:	464b      	mov	r3, r9
 801667a:	4620      	mov	r0, r4
 801667c:	4629      	mov	r1, r5
 801667e:	f7e9 fe2b 	bl	80002d8 <__aeabi_dsub>
 8016682:	4602      	mov	r2, r0
 8016684:	460b      	mov	r3, r1
 8016686:	4630      	mov	r0, r6
 8016688:	4639      	mov	r1, r7
 801668a:	f7e9 fe25 	bl	80002d8 <__aeabi_dsub>
 801668e:	a332      	add	r3, pc, #200	@ (adr r3, 8016758 <__ieee754_pow+0x768>)
 8016690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016694:	f7e9 ffd8 	bl	8000648 <__aeabi_dmul>
 8016698:	a331      	add	r3, pc, #196	@ (adr r3, 8016760 <__ieee754_pow+0x770>)
 801669a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801669e:	4606      	mov	r6, r0
 80166a0:	460f      	mov	r7, r1
 80166a2:	4620      	mov	r0, r4
 80166a4:	4629      	mov	r1, r5
 80166a6:	f7e9 ffcf 	bl	8000648 <__aeabi_dmul>
 80166aa:	4602      	mov	r2, r0
 80166ac:	460b      	mov	r3, r1
 80166ae:	4630      	mov	r0, r6
 80166b0:	4639      	mov	r1, r7
 80166b2:	f7e9 fe13 	bl	80002dc <__adddf3>
 80166b6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80166b8:	4b32      	ldr	r3, [pc, #200]	@ (8016784 <__ieee754_pow+0x794>)
 80166ba:	4413      	add	r3, r2
 80166bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166c0:	f7e9 fe0c 	bl	80002dc <__adddf3>
 80166c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80166c8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80166ca:	f7e9 ff53 	bl	8000574 <__aeabi_i2d>
 80166ce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80166d0:	4b2d      	ldr	r3, [pc, #180]	@ (8016788 <__ieee754_pow+0x798>)
 80166d2:	4413      	add	r3, r2
 80166d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80166d8:	4606      	mov	r6, r0
 80166da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80166de:	460f      	mov	r7, r1
 80166e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80166e4:	f7e9 fdfa 	bl	80002dc <__adddf3>
 80166e8:	4642      	mov	r2, r8
 80166ea:	464b      	mov	r3, r9
 80166ec:	f7e9 fdf6 	bl	80002dc <__adddf3>
 80166f0:	4632      	mov	r2, r6
 80166f2:	463b      	mov	r3, r7
 80166f4:	f7e9 fdf2 	bl	80002dc <__adddf3>
 80166f8:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80166fc:	4632      	mov	r2, r6
 80166fe:	463b      	mov	r3, r7
 8016700:	4658      	mov	r0, fp
 8016702:	460d      	mov	r5, r1
 8016704:	f7e9 fde8 	bl	80002d8 <__aeabi_dsub>
 8016708:	4642      	mov	r2, r8
 801670a:	464b      	mov	r3, r9
 801670c:	f7e9 fde4 	bl	80002d8 <__aeabi_dsub>
 8016710:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016714:	f7e9 fde0 	bl	80002d8 <__aeabi_dsub>
 8016718:	465c      	mov	r4, fp
 801671a:	4602      	mov	r2, r0
 801671c:	e036      	b.n	801678c <__ieee754_pow+0x79c>
 801671e:	bf00      	nop
 8016720:	4a454eef 	.word	0x4a454eef
 8016724:	3fca7e28 	.word	0x3fca7e28
 8016728:	93c9db65 	.word	0x93c9db65
 801672c:	3fcd864a 	.word	0x3fcd864a
 8016730:	a91d4101 	.word	0xa91d4101
 8016734:	3fd17460 	.word	0x3fd17460
 8016738:	518f264d 	.word	0x518f264d
 801673c:	3fd55555 	.word	0x3fd55555
 8016740:	db6fabff 	.word	0xdb6fabff
 8016744:	3fdb6db6 	.word	0x3fdb6db6
 8016748:	33333303 	.word	0x33333303
 801674c:	3fe33333 	.word	0x3fe33333
 8016750:	e0000000 	.word	0xe0000000
 8016754:	3feec709 	.word	0x3feec709
 8016758:	dc3a03fd 	.word	0xdc3a03fd
 801675c:	3feec709 	.word	0x3feec709
 8016760:	145b01f5 	.word	0x145b01f5
 8016764:	be3e2fe0 	.word	0xbe3e2fe0
 8016768:	7ff00000 	.word	0x7ff00000
 801676c:	43400000 	.word	0x43400000
 8016770:	0003988e 	.word	0x0003988e
 8016774:	000bb679 	.word	0x000bb679
 8016778:	080175f0 	.word	0x080175f0
 801677c:	3ff00000 	.word	0x3ff00000
 8016780:	40080000 	.word	0x40080000
 8016784:	080175d0 	.word	0x080175d0
 8016788:	080175e0 	.word	0x080175e0
 801678c:	460b      	mov	r3, r1
 801678e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016792:	e5d7      	b.n	8016344 <__ieee754_pow+0x354>
 8016794:	f04f 0a01 	mov.w	sl, #1
 8016798:	e65e      	b.n	8016458 <__ieee754_pow+0x468>
 801679a:	a3b4      	add	r3, pc, #720	@ (adr r3, 8016a6c <__ieee754_pow+0xa7c>)
 801679c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167a0:	4630      	mov	r0, r6
 80167a2:	4639      	mov	r1, r7
 80167a4:	f7e9 fd9a 	bl	80002dc <__adddf3>
 80167a8:	4642      	mov	r2, r8
 80167aa:	e9cd 0100 	strd	r0, r1, [sp]
 80167ae:	464b      	mov	r3, r9
 80167b0:	4620      	mov	r0, r4
 80167b2:	4629      	mov	r1, r5
 80167b4:	f7e9 fd90 	bl	80002d8 <__aeabi_dsub>
 80167b8:	4602      	mov	r2, r0
 80167ba:	460b      	mov	r3, r1
 80167bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80167c0:	f7ea f9d2 	bl	8000b68 <__aeabi_dcmpgt>
 80167c4:	2800      	cmp	r0, #0
 80167c6:	f47f ae00 	bne.w	80163ca <__ieee754_pow+0x3da>
 80167ca:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 80167ce:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80167d2:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 80167d6:	fa43 fa0a 	asr.w	sl, r3, sl
 80167da:	44da      	add	sl, fp
 80167dc:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80167e0:	489d      	ldr	r0, [pc, #628]	@ (8016a58 <__ieee754_pow+0xa68>)
 80167e2:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80167e6:	4108      	asrs	r0, r1
 80167e8:	ea00 030a 	and.w	r3, r0, sl
 80167ec:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80167f0:	f1c1 0114 	rsb	r1, r1, #20
 80167f4:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80167f8:	fa4a fa01 	asr.w	sl, sl, r1
 80167fc:	f1bb 0f00 	cmp.w	fp, #0
 8016800:	4640      	mov	r0, r8
 8016802:	4649      	mov	r1, r9
 8016804:	f04f 0200 	mov.w	r2, #0
 8016808:	bfb8      	it	lt
 801680a:	f1ca 0a00 	rsblt	sl, sl, #0
 801680e:	f7e9 fd63 	bl	80002d8 <__aeabi_dsub>
 8016812:	4680      	mov	r8, r0
 8016814:	4689      	mov	r9, r1
 8016816:	4632      	mov	r2, r6
 8016818:	463b      	mov	r3, r7
 801681a:	4640      	mov	r0, r8
 801681c:	4649      	mov	r1, r9
 801681e:	f7e9 fd5d 	bl	80002dc <__adddf3>
 8016822:	2400      	movs	r4, #0
 8016824:	a37c      	add	r3, pc, #496	@ (adr r3, 8016a18 <__ieee754_pow+0xa28>)
 8016826:	e9d3 2300 	ldrd	r2, r3, [r3]
 801682a:	4620      	mov	r0, r4
 801682c:	460d      	mov	r5, r1
 801682e:	f7e9 ff0b 	bl	8000648 <__aeabi_dmul>
 8016832:	4642      	mov	r2, r8
 8016834:	e9cd 0100 	strd	r0, r1, [sp]
 8016838:	464b      	mov	r3, r9
 801683a:	4620      	mov	r0, r4
 801683c:	4629      	mov	r1, r5
 801683e:	f7e9 fd4b 	bl	80002d8 <__aeabi_dsub>
 8016842:	4602      	mov	r2, r0
 8016844:	460b      	mov	r3, r1
 8016846:	4630      	mov	r0, r6
 8016848:	4639      	mov	r1, r7
 801684a:	f7e9 fd45 	bl	80002d8 <__aeabi_dsub>
 801684e:	a374      	add	r3, pc, #464	@ (adr r3, 8016a20 <__ieee754_pow+0xa30>)
 8016850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016854:	f7e9 fef8 	bl	8000648 <__aeabi_dmul>
 8016858:	a373      	add	r3, pc, #460	@ (adr r3, 8016a28 <__ieee754_pow+0xa38>)
 801685a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801685e:	4680      	mov	r8, r0
 8016860:	4689      	mov	r9, r1
 8016862:	4620      	mov	r0, r4
 8016864:	4629      	mov	r1, r5
 8016866:	f7e9 feef 	bl	8000648 <__aeabi_dmul>
 801686a:	4602      	mov	r2, r0
 801686c:	460b      	mov	r3, r1
 801686e:	4640      	mov	r0, r8
 8016870:	4649      	mov	r1, r9
 8016872:	f7e9 fd33 	bl	80002dc <__adddf3>
 8016876:	4604      	mov	r4, r0
 8016878:	460d      	mov	r5, r1
 801687a:	4602      	mov	r2, r0
 801687c:	460b      	mov	r3, r1
 801687e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016882:	f7e9 fd2b 	bl	80002dc <__adddf3>
 8016886:	e9dd 2300 	ldrd	r2, r3, [sp]
 801688a:	4680      	mov	r8, r0
 801688c:	4689      	mov	r9, r1
 801688e:	f7e9 fd23 	bl	80002d8 <__aeabi_dsub>
 8016892:	4602      	mov	r2, r0
 8016894:	460b      	mov	r3, r1
 8016896:	4620      	mov	r0, r4
 8016898:	4629      	mov	r1, r5
 801689a:	f7e9 fd1d 	bl	80002d8 <__aeabi_dsub>
 801689e:	4642      	mov	r2, r8
 80168a0:	4606      	mov	r6, r0
 80168a2:	460f      	mov	r7, r1
 80168a4:	464b      	mov	r3, r9
 80168a6:	4640      	mov	r0, r8
 80168a8:	4649      	mov	r1, r9
 80168aa:	f7e9 fecd 	bl	8000648 <__aeabi_dmul>
 80168ae:	a360      	add	r3, pc, #384	@ (adr r3, 8016a30 <__ieee754_pow+0xa40>)
 80168b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168b4:	4604      	mov	r4, r0
 80168b6:	460d      	mov	r5, r1
 80168b8:	f7e9 fec6 	bl	8000648 <__aeabi_dmul>
 80168bc:	a35e      	add	r3, pc, #376	@ (adr r3, 8016a38 <__ieee754_pow+0xa48>)
 80168be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168c2:	f7e9 fd09 	bl	80002d8 <__aeabi_dsub>
 80168c6:	4622      	mov	r2, r4
 80168c8:	462b      	mov	r3, r5
 80168ca:	f7e9 febd 	bl	8000648 <__aeabi_dmul>
 80168ce:	a35c      	add	r3, pc, #368	@ (adr r3, 8016a40 <__ieee754_pow+0xa50>)
 80168d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168d4:	f7e9 fd02 	bl	80002dc <__adddf3>
 80168d8:	4622      	mov	r2, r4
 80168da:	462b      	mov	r3, r5
 80168dc:	f7e9 feb4 	bl	8000648 <__aeabi_dmul>
 80168e0:	a359      	add	r3, pc, #356	@ (adr r3, 8016a48 <__ieee754_pow+0xa58>)
 80168e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168e6:	f7e9 fcf7 	bl	80002d8 <__aeabi_dsub>
 80168ea:	4622      	mov	r2, r4
 80168ec:	462b      	mov	r3, r5
 80168ee:	f7e9 feab 	bl	8000648 <__aeabi_dmul>
 80168f2:	a357      	add	r3, pc, #348	@ (adr r3, 8016a50 <__ieee754_pow+0xa60>)
 80168f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168f8:	f7e9 fcf0 	bl	80002dc <__adddf3>
 80168fc:	4622      	mov	r2, r4
 80168fe:	462b      	mov	r3, r5
 8016900:	f7e9 fea2 	bl	8000648 <__aeabi_dmul>
 8016904:	4602      	mov	r2, r0
 8016906:	460b      	mov	r3, r1
 8016908:	4640      	mov	r0, r8
 801690a:	4649      	mov	r1, r9
 801690c:	f7e9 fce4 	bl	80002d8 <__aeabi_dsub>
 8016910:	4604      	mov	r4, r0
 8016912:	460d      	mov	r5, r1
 8016914:	4602      	mov	r2, r0
 8016916:	460b      	mov	r3, r1
 8016918:	4640      	mov	r0, r8
 801691a:	4649      	mov	r1, r9
 801691c:	f7e9 fe94 	bl	8000648 <__aeabi_dmul>
 8016920:	2200      	movs	r2, #0
 8016922:	e9cd 0100 	strd	r0, r1, [sp]
 8016926:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801692a:	4620      	mov	r0, r4
 801692c:	4629      	mov	r1, r5
 801692e:	f7e9 fcd3 	bl	80002d8 <__aeabi_dsub>
 8016932:	4602      	mov	r2, r0
 8016934:	460b      	mov	r3, r1
 8016936:	e9dd 0100 	ldrd	r0, r1, [sp]
 801693a:	f7e9 ffaf 	bl	800089c <__aeabi_ddiv>
 801693e:	4632      	mov	r2, r6
 8016940:	4604      	mov	r4, r0
 8016942:	460d      	mov	r5, r1
 8016944:	463b      	mov	r3, r7
 8016946:	4640      	mov	r0, r8
 8016948:	4649      	mov	r1, r9
 801694a:	f7e9 fe7d 	bl	8000648 <__aeabi_dmul>
 801694e:	4632      	mov	r2, r6
 8016950:	463b      	mov	r3, r7
 8016952:	f7e9 fcc3 	bl	80002dc <__adddf3>
 8016956:	4602      	mov	r2, r0
 8016958:	460b      	mov	r3, r1
 801695a:	4620      	mov	r0, r4
 801695c:	4629      	mov	r1, r5
 801695e:	f7e9 fcbb 	bl	80002d8 <__aeabi_dsub>
 8016962:	4642      	mov	r2, r8
 8016964:	464b      	mov	r3, r9
 8016966:	f7e9 fcb7 	bl	80002d8 <__aeabi_dsub>
 801696a:	460b      	mov	r3, r1
 801696c:	4602      	mov	r2, r0
 801696e:	493b      	ldr	r1, [pc, #236]	@ (8016a5c <__ieee754_pow+0xa6c>)
 8016970:	2000      	movs	r0, #0
 8016972:	f7e9 fcb1 	bl	80002d8 <__aeabi_dsub>
 8016976:	ec41 0b10 	vmov	d0, r0, r1
 801697a:	ee10 3a90 	vmov	r3, s1
 801697e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8016982:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8016986:	da30      	bge.n	80169ea <__ieee754_pow+0x9fa>
 8016988:	4650      	mov	r0, sl
 801698a:	f000 f87d 	bl	8016a88 <scalbn>
 801698e:	ec51 0b10 	vmov	r0, r1, d0
 8016992:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016996:	f7ff bbd2 	b.w	801613e <__ieee754_pow+0x14e>
 801699a:	4c31      	ldr	r4, [pc, #196]	@ (8016a60 <__ieee754_pow+0xa70>)
 801699c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80169a0:	42a3      	cmp	r3, r4
 80169a2:	d91a      	bls.n	80169da <__ieee754_pow+0x9ea>
 80169a4:	4b2f      	ldr	r3, [pc, #188]	@ (8016a64 <__ieee754_pow+0xa74>)
 80169a6:	440b      	add	r3, r1
 80169a8:	4303      	orrs	r3, r0
 80169aa:	d009      	beq.n	80169c0 <__ieee754_pow+0x9d0>
 80169ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80169b0:	2200      	movs	r2, #0
 80169b2:	2300      	movs	r3, #0
 80169b4:	f7ea f8ba 	bl	8000b2c <__aeabi_dcmplt>
 80169b8:	3800      	subs	r0, #0
 80169ba:	bf18      	it	ne
 80169bc:	2001      	movne	r0, #1
 80169be:	e42b      	b.n	8016218 <__ieee754_pow+0x228>
 80169c0:	4642      	mov	r2, r8
 80169c2:	464b      	mov	r3, r9
 80169c4:	f7e9 fc88 	bl	80002d8 <__aeabi_dsub>
 80169c8:	4632      	mov	r2, r6
 80169ca:	463b      	mov	r3, r7
 80169cc:	f7ea f8c2 	bl	8000b54 <__aeabi_dcmpge>
 80169d0:	2800      	cmp	r0, #0
 80169d2:	d1eb      	bne.n	80169ac <__ieee754_pow+0x9bc>
 80169d4:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8016a74 <__ieee754_pow+0xa84>
 80169d8:	e6f7      	b.n	80167ca <__ieee754_pow+0x7da>
 80169da:	469a      	mov	sl, r3
 80169dc:	4b22      	ldr	r3, [pc, #136]	@ (8016a68 <__ieee754_pow+0xa78>)
 80169de:	459a      	cmp	sl, r3
 80169e0:	f63f aef3 	bhi.w	80167ca <__ieee754_pow+0x7da>
 80169e4:	f8dd a010 	ldr.w	sl, [sp, #16]
 80169e8:	e715      	b.n	8016816 <__ieee754_pow+0x826>
 80169ea:	ec51 0b10 	vmov	r0, r1, d0
 80169ee:	4619      	mov	r1, r3
 80169f0:	e7cf      	b.n	8016992 <__ieee754_pow+0x9a2>
 80169f2:	491a      	ldr	r1, [pc, #104]	@ (8016a5c <__ieee754_pow+0xa6c>)
 80169f4:	2000      	movs	r0, #0
 80169f6:	f7ff bb18 	b.w	801602a <__ieee754_pow+0x3a>
 80169fa:	2000      	movs	r0, #0
 80169fc:	2100      	movs	r1, #0
 80169fe:	f7ff bb14 	b.w	801602a <__ieee754_pow+0x3a>
 8016a02:	4630      	mov	r0, r6
 8016a04:	4639      	mov	r1, r7
 8016a06:	f7ff bb10 	b.w	801602a <__ieee754_pow+0x3a>
 8016a0a:	460c      	mov	r4, r1
 8016a0c:	f7ff bb5e 	b.w	80160cc <__ieee754_pow+0xdc>
 8016a10:	2400      	movs	r4, #0
 8016a12:	f7ff bb49 	b.w	80160a8 <__ieee754_pow+0xb8>
 8016a16:	bf00      	nop
 8016a18:	00000000 	.word	0x00000000
 8016a1c:	3fe62e43 	.word	0x3fe62e43
 8016a20:	fefa39ef 	.word	0xfefa39ef
 8016a24:	3fe62e42 	.word	0x3fe62e42
 8016a28:	0ca86c39 	.word	0x0ca86c39
 8016a2c:	be205c61 	.word	0xbe205c61
 8016a30:	72bea4d0 	.word	0x72bea4d0
 8016a34:	3e663769 	.word	0x3e663769
 8016a38:	c5d26bf1 	.word	0xc5d26bf1
 8016a3c:	3ebbbd41 	.word	0x3ebbbd41
 8016a40:	af25de2c 	.word	0xaf25de2c
 8016a44:	3f11566a 	.word	0x3f11566a
 8016a48:	16bebd93 	.word	0x16bebd93
 8016a4c:	3f66c16c 	.word	0x3f66c16c
 8016a50:	5555553e 	.word	0x5555553e
 8016a54:	3fc55555 	.word	0x3fc55555
 8016a58:	fff00000 	.word	0xfff00000
 8016a5c:	3ff00000 	.word	0x3ff00000
 8016a60:	4090cbff 	.word	0x4090cbff
 8016a64:	3f6f3400 	.word	0x3f6f3400
 8016a68:	3fe00000 	.word	0x3fe00000
 8016a6c:	652b82fe 	.word	0x652b82fe
 8016a70:	3c971547 	.word	0x3c971547
 8016a74:	4090cc00 	.word	0x4090cc00

08016a78 <fabs>:
 8016a78:	ec51 0b10 	vmov	r0, r1, d0
 8016a7c:	4602      	mov	r2, r0
 8016a7e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8016a82:	ec43 2b10 	vmov	d0, r2, r3
 8016a86:	4770      	bx	lr

08016a88 <scalbn>:
 8016a88:	b570      	push	{r4, r5, r6, lr}
 8016a8a:	ec55 4b10 	vmov	r4, r5, d0
 8016a8e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8016a92:	4606      	mov	r6, r0
 8016a94:	462b      	mov	r3, r5
 8016a96:	b991      	cbnz	r1, 8016abe <scalbn+0x36>
 8016a98:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8016a9c:	4323      	orrs	r3, r4
 8016a9e:	d03d      	beq.n	8016b1c <scalbn+0x94>
 8016aa0:	4b35      	ldr	r3, [pc, #212]	@ (8016b78 <scalbn+0xf0>)
 8016aa2:	4620      	mov	r0, r4
 8016aa4:	4629      	mov	r1, r5
 8016aa6:	2200      	movs	r2, #0
 8016aa8:	f7e9 fdce 	bl	8000648 <__aeabi_dmul>
 8016aac:	4b33      	ldr	r3, [pc, #204]	@ (8016b7c <scalbn+0xf4>)
 8016aae:	429e      	cmp	r6, r3
 8016ab0:	4604      	mov	r4, r0
 8016ab2:	460d      	mov	r5, r1
 8016ab4:	da0f      	bge.n	8016ad6 <scalbn+0x4e>
 8016ab6:	a328      	add	r3, pc, #160	@ (adr r3, 8016b58 <scalbn+0xd0>)
 8016ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016abc:	e01e      	b.n	8016afc <scalbn+0x74>
 8016abe:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8016ac2:	4291      	cmp	r1, r2
 8016ac4:	d10b      	bne.n	8016ade <scalbn+0x56>
 8016ac6:	4622      	mov	r2, r4
 8016ac8:	4620      	mov	r0, r4
 8016aca:	4629      	mov	r1, r5
 8016acc:	f7e9 fc06 	bl	80002dc <__adddf3>
 8016ad0:	4604      	mov	r4, r0
 8016ad2:	460d      	mov	r5, r1
 8016ad4:	e022      	b.n	8016b1c <scalbn+0x94>
 8016ad6:	460b      	mov	r3, r1
 8016ad8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8016adc:	3936      	subs	r1, #54	@ 0x36
 8016ade:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8016ae2:	4296      	cmp	r6, r2
 8016ae4:	dd0d      	ble.n	8016b02 <scalbn+0x7a>
 8016ae6:	2d00      	cmp	r5, #0
 8016ae8:	a11d      	add	r1, pc, #116	@ (adr r1, 8016b60 <scalbn+0xd8>)
 8016aea:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016aee:	da02      	bge.n	8016af6 <scalbn+0x6e>
 8016af0:	a11d      	add	r1, pc, #116	@ (adr r1, 8016b68 <scalbn+0xe0>)
 8016af2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016af6:	a31a      	add	r3, pc, #104	@ (adr r3, 8016b60 <scalbn+0xd8>)
 8016af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016afc:	f7e9 fda4 	bl	8000648 <__aeabi_dmul>
 8016b00:	e7e6      	b.n	8016ad0 <scalbn+0x48>
 8016b02:	1872      	adds	r2, r6, r1
 8016b04:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8016b08:	428a      	cmp	r2, r1
 8016b0a:	dcec      	bgt.n	8016ae6 <scalbn+0x5e>
 8016b0c:	2a00      	cmp	r2, #0
 8016b0e:	dd08      	ble.n	8016b22 <scalbn+0x9a>
 8016b10:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8016b14:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8016b18:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016b1c:	ec45 4b10 	vmov	d0, r4, r5
 8016b20:	bd70      	pop	{r4, r5, r6, pc}
 8016b22:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8016b26:	da08      	bge.n	8016b3a <scalbn+0xb2>
 8016b28:	2d00      	cmp	r5, #0
 8016b2a:	a10b      	add	r1, pc, #44	@ (adr r1, 8016b58 <scalbn+0xd0>)
 8016b2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016b30:	dac1      	bge.n	8016ab6 <scalbn+0x2e>
 8016b32:	a10f      	add	r1, pc, #60	@ (adr r1, 8016b70 <scalbn+0xe8>)
 8016b34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016b38:	e7bd      	b.n	8016ab6 <scalbn+0x2e>
 8016b3a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8016b3e:	3236      	adds	r2, #54	@ 0x36
 8016b40:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8016b44:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016b48:	4620      	mov	r0, r4
 8016b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8016b80 <scalbn+0xf8>)
 8016b4c:	4629      	mov	r1, r5
 8016b4e:	2200      	movs	r2, #0
 8016b50:	e7d4      	b.n	8016afc <scalbn+0x74>
 8016b52:	bf00      	nop
 8016b54:	f3af 8000 	nop.w
 8016b58:	c2f8f359 	.word	0xc2f8f359
 8016b5c:	01a56e1f 	.word	0x01a56e1f
 8016b60:	8800759c 	.word	0x8800759c
 8016b64:	7e37e43c 	.word	0x7e37e43c
 8016b68:	8800759c 	.word	0x8800759c
 8016b6c:	fe37e43c 	.word	0xfe37e43c
 8016b70:	c2f8f359 	.word	0xc2f8f359
 8016b74:	81a56e1f 	.word	0x81a56e1f
 8016b78:	43500000 	.word	0x43500000
 8016b7c:	ffff3cb0 	.word	0xffff3cb0
 8016b80:	3c900000 	.word	0x3c900000

08016b84 <with_errno>:
 8016b84:	b510      	push	{r4, lr}
 8016b86:	ed2d 8b02 	vpush	{d8}
 8016b8a:	eeb0 8a40 	vmov.f32	s16, s0
 8016b8e:	eef0 8a60 	vmov.f32	s17, s1
 8016b92:	4604      	mov	r4, r0
 8016b94:	f7fb fa1c 	bl	8011fd0 <__errno>
 8016b98:	eeb0 0a48 	vmov.f32	s0, s16
 8016b9c:	eef0 0a68 	vmov.f32	s1, s17
 8016ba0:	ecbd 8b02 	vpop	{d8}
 8016ba4:	6004      	str	r4, [r0, #0]
 8016ba6:	bd10      	pop	{r4, pc}

08016ba8 <xflow>:
 8016ba8:	4603      	mov	r3, r0
 8016baa:	b507      	push	{r0, r1, r2, lr}
 8016bac:	ec51 0b10 	vmov	r0, r1, d0
 8016bb0:	b183      	cbz	r3, 8016bd4 <xflow+0x2c>
 8016bb2:	4602      	mov	r2, r0
 8016bb4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016bb8:	e9cd 2300 	strd	r2, r3, [sp]
 8016bbc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016bc0:	f7e9 fd42 	bl	8000648 <__aeabi_dmul>
 8016bc4:	ec41 0b10 	vmov	d0, r0, r1
 8016bc8:	2022      	movs	r0, #34	@ 0x22
 8016bca:	b003      	add	sp, #12
 8016bcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8016bd0:	f7ff bfd8 	b.w	8016b84 <with_errno>
 8016bd4:	4602      	mov	r2, r0
 8016bd6:	460b      	mov	r3, r1
 8016bd8:	e7ee      	b.n	8016bb8 <xflow+0x10>
 8016bda:	0000      	movs	r0, r0
 8016bdc:	0000      	movs	r0, r0
	...

08016be0 <__math_uflow>:
 8016be0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8016be8 <__math_uflow+0x8>
 8016be4:	f7ff bfe0 	b.w	8016ba8 <xflow>
 8016be8:	00000000 	.word	0x00000000
 8016bec:	10000000 	.word	0x10000000

08016bf0 <__math_oflow>:
 8016bf0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8016bf8 <__math_oflow+0x8>
 8016bf4:	f7ff bfd8 	b.w	8016ba8 <xflow>
 8016bf8:	00000000 	.word	0x00000000
 8016bfc:	70000000 	.word	0x70000000

08016c00 <__ieee754_sqrt>:
 8016c00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c04:	4a68      	ldr	r2, [pc, #416]	@ (8016da8 <__ieee754_sqrt+0x1a8>)
 8016c06:	ec55 4b10 	vmov	r4, r5, d0
 8016c0a:	43aa      	bics	r2, r5
 8016c0c:	462b      	mov	r3, r5
 8016c0e:	4621      	mov	r1, r4
 8016c10:	d110      	bne.n	8016c34 <__ieee754_sqrt+0x34>
 8016c12:	4622      	mov	r2, r4
 8016c14:	4620      	mov	r0, r4
 8016c16:	4629      	mov	r1, r5
 8016c18:	f7e9 fd16 	bl	8000648 <__aeabi_dmul>
 8016c1c:	4602      	mov	r2, r0
 8016c1e:	460b      	mov	r3, r1
 8016c20:	4620      	mov	r0, r4
 8016c22:	4629      	mov	r1, r5
 8016c24:	f7e9 fb5a 	bl	80002dc <__adddf3>
 8016c28:	4604      	mov	r4, r0
 8016c2a:	460d      	mov	r5, r1
 8016c2c:	ec45 4b10 	vmov	d0, r4, r5
 8016c30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c34:	2d00      	cmp	r5, #0
 8016c36:	dc0e      	bgt.n	8016c56 <__ieee754_sqrt+0x56>
 8016c38:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8016c3c:	4322      	orrs	r2, r4
 8016c3e:	d0f5      	beq.n	8016c2c <__ieee754_sqrt+0x2c>
 8016c40:	b19d      	cbz	r5, 8016c6a <__ieee754_sqrt+0x6a>
 8016c42:	4622      	mov	r2, r4
 8016c44:	4620      	mov	r0, r4
 8016c46:	4629      	mov	r1, r5
 8016c48:	f7e9 fb46 	bl	80002d8 <__aeabi_dsub>
 8016c4c:	4602      	mov	r2, r0
 8016c4e:	460b      	mov	r3, r1
 8016c50:	f7e9 fe24 	bl	800089c <__aeabi_ddiv>
 8016c54:	e7e8      	b.n	8016c28 <__ieee754_sqrt+0x28>
 8016c56:	152a      	asrs	r2, r5, #20
 8016c58:	d115      	bne.n	8016c86 <__ieee754_sqrt+0x86>
 8016c5a:	2000      	movs	r0, #0
 8016c5c:	e009      	b.n	8016c72 <__ieee754_sqrt+0x72>
 8016c5e:	0acb      	lsrs	r3, r1, #11
 8016c60:	3a15      	subs	r2, #21
 8016c62:	0549      	lsls	r1, r1, #21
 8016c64:	2b00      	cmp	r3, #0
 8016c66:	d0fa      	beq.n	8016c5e <__ieee754_sqrt+0x5e>
 8016c68:	e7f7      	b.n	8016c5a <__ieee754_sqrt+0x5a>
 8016c6a:	462a      	mov	r2, r5
 8016c6c:	e7fa      	b.n	8016c64 <__ieee754_sqrt+0x64>
 8016c6e:	005b      	lsls	r3, r3, #1
 8016c70:	3001      	adds	r0, #1
 8016c72:	02dc      	lsls	r4, r3, #11
 8016c74:	d5fb      	bpl.n	8016c6e <__ieee754_sqrt+0x6e>
 8016c76:	1e44      	subs	r4, r0, #1
 8016c78:	1b12      	subs	r2, r2, r4
 8016c7a:	f1c0 0420 	rsb	r4, r0, #32
 8016c7e:	fa21 f404 	lsr.w	r4, r1, r4
 8016c82:	4323      	orrs	r3, r4
 8016c84:	4081      	lsls	r1, r0
 8016c86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016c8a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8016c8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8016c92:	07d2      	lsls	r2, r2, #31
 8016c94:	bf5c      	itt	pl
 8016c96:	005b      	lslpl	r3, r3, #1
 8016c98:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8016c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8016ca0:	bf58      	it	pl
 8016ca2:	0049      	lslpl	r1, r1, #1
 8016ca4:	2600      	movs	r6, #0
 8016ca6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8016caa:	106d      	asrs	r5, r5, #1
 8016cac:	0049      	lsls	r1, r1, #1
 8016cae:	2016      	movs	r0, #22
 8016cb0:	4632      	mov	r2, r6
 8016cb2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8016cb6:	1917      	adds	r7, r2, r4
 8016cb8:	429f      	cmp	r7, r3
 8016cba:	bfde      	ittt	le
 8016cbc:	193a      	addle	r2, r7, r4
 8016cbe:	1bdb      	suble	r3, r3, r7
 8016cc0:	1936      	addle	r6, r6, r4
 8016cc2:	0fcf      	lsrs	r7, r1, #31
 8016cc4:	3801      	subs	r0, #1
 8016cc6:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8016cca:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8016cce:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8016cd2:	d1f0      	bne.n	8016cb6 <__ieee754_sqrt+0xb6>
 8016cd4:	4604      	mov	r4, r0
 8016cd6:	2720      	movs	r7, #32
 8016cd8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8016cdc:	429a      	cmp	r2, r3
 8016cde:	eb00 0e0c 	add.w	lr, r0, ip
 8016ce2:	db02      	blt.n	8016cea <__ieee754_sqrt+0xea>
 8016ce4:	d113      	bne.n	8016d0e <__ieee754_sqrt+0x10e>
 8016ce6:	458e      	cmp	lr, r1
 8016ce8:	d811      	bhi.n	8016d0e <__ieee754_sqrt+0x10e>
 8016cea:	f1be 0f00 	cmp.w	lr, #0
 8016cee:	eb0e 000c 	add.w	r0, lr, ip
 8016cf2:	da42      	bge.n	8016d7a <__ieee754_sqrt+0x17a>
 8016cf4:	2800      	cmp	r0, #0
 8016cf6:	db40      	blt.n	8016d7a <__ieee754_sqrt+0x17a>
 8016cf8:	f102 0801 	add.w	r8, r2, #1
 8016cfc:	1a9b      	subs	r3, r3, r2
 8016cfe:	458e      	cmp	lr, r1
 8016d00:	bf88      	it	hi
 8016d02:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8016d06:	eba1 010e 	sub.w	r1, r1, lr
 8016d0a:	4464      	add	r4, ip
 8016d0c:	4642      	mov	r2, r8
 8016d0e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8016d12:	3f01      	subs	r7, #1
 8016d14:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8016d18:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8016d1c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8016d20:	d1dc      	bne.n	8016cdc <__ieee754_sqrt+0xdc>
 8016d22:	4319      	orrs	r1, r3
 8016d24:	d01b      	beq.n	8016d5e <__ieee754_sqrt+0x15e>
 8016d26:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8016dac <__ieee754_sqrt+0x1ac>
 8016d2a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8016db0 <__ieee754_sqrt+0x1b0>
 8016d2e:	e9da 0100 	ldrd	r0, r1, [sl]
 8016d32:	e9db 2300 	ldrd	r2, r3, [fp]
 8016d36:	f7e9 facf 	bl	80002d8 <__aeabi_dsub>
 8016d3a:	e9da 8900 	ldrd	r8, r9, [sl]
 8016d3e:	4602      	mov	r2, r0
 8016d40:	460b      	mov	r3, r1
 8016d42:	4640      	mov	r0, r8
 8016d44:	4649      	mov	r1, r9
 8016d46:	f7e9 fefb 	bl	8000b40 <__aeabi_dcmple>
 8016d4a:	b140      	cbz	r0, 8016d5e <__ieee754_sqrt+0x15e>
 8016d4c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8016d50:	e9da 0100 	ldrd	r0, r1, [sl]
 8016d54:	e9db 2300 	ldrd	r2, r3, [fp]
 8016d58:	d111      	bne.n	8016d7e <__ieee754_sqrt+0x17e>
 8016d5a:	3601      	adds	r6, #1
 8016d5c:	463c      	mov	r4, r7
 8016d5e:	1072      	asrs	r2, r6, #1
 8016d60:	0863      	lsrs	r3, r4, #1
 8016d62:	07f1      	lsls	r1, r6, #31
 8016d64:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8016d68:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8016d6c:	bf48      	it	mi
 8016d6e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8016d72:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8016d76:	4618      	mov	r0, r3
 8016d78:	e756      	b.n	8016c28 <__ieee754_sqrt+0x28>
 8016d7a:	4690      	mov	r8, r2
 8016d7c:	e7be      	b.n	8016cfc <__ieee754_sqrt+0xfc>
 8016d7e:	f7e9 faad 	bl	80002dc <__adddf3>
 8016d82:	e9da 8900 	ldrd	r8, r9, [sl]
 8016d86:	4602      	mov	r2, r0
 8016d88:	460b      	mov	r3, r1
 8016d8a:	4640      	mov	r0, r8
 8016d8c:	4649      	mov	r1, r9
 8016d8e:	f7e9 fecd 	bl	8000b2c <__aeabi_dcmplt>
 8016d92:	b120      	cbz	r0, 8016d9e <__ieee754_sqrt+0x19e>
 8016d94:	1ca0      	adds	r0, r4, #2
 8016d96:	bf08      	it	eq
 8016d98:	3601      	addeq	r6, #1
 8016d9a:	3402      	adds	r4, #2
 8016d9c:	e7df      	b.n	8016d5e <__ieee754_sqrt+0x15e>
 8016d9e:	1c63      	adds	r3, r4, #1
 8016da0:	f023 0401 	bic.w	r4, r3, #1
 8016da4:	e7db      	b.n	8016d5e <__ieee754_sqrt+0x15e>
 8016da6:	bf00      	nop
 8016da8:	7ff00000 	.word	0x7ff00000
 8016dac:	200003c0 	.word	0x200003c0
 8016db0:	200003b8 	.word	0x200003b8

08016db4 <_init>:
 8016db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016db6:	bf00      	nop
 8016db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016dba:	bc08      	pop	{r3}
 8016dbc:	469e      	mov	lr, r3
 8016dbe:	4770      	bx	lr

08016dc0 <_fini>:
 8016dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016dc2:	bf00      	nop
 8016dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016dc6:	bc08      	pop	{r3}
 8016dc8:	469e      	mov	lr, r3
 8016dca:	4770      	bx	lr
