/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  wire [2:0] _01_;
  wire [6:0] _02_;
  wire [6:0] _03_;
  wire [15:0] _04_;
  wire [9:0] _05_;
  reg [18:0] _06_;
  reg [2:0] _07_;
  reg [6:0] _08_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_1z;
  wire [21:0] celloutsig_0_22z;
  wire [15:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [23:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_33z;
  wire [3:0] celloutsig_0_38z;
  wire [8:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = _00_ + celloutsig_0_8z[4:1];
  assign celloutsig_0_38z = celloutsig_0_24z[13:10] + { celloutsig_0_14z[10:8], celloutsig_0_17z };
  assign celloutsig_1_7z = _01_ + celloutsig_1_6z[3:1];
  assign celloutsig_1_10z[6:3] = { _01_, _02_[3] } + { _03_[6], _01_ };
  assign celloutsig_0_8z[5:1] = { celloutsig_0_0z, celloutsig_0_7z[4:1] } + { in_data[7], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_3z[4:0], celloutsig_0_4z } + in_data[22:17];
  assign celloutsig_0_12z = celloutsig_0_3z[7:0] + { in_data[33:28], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[68:67], celloutsig_0_0z } + in_data[82:80];
  assign celloutsig_0_24z = { celloutsig_0_22z[16:2], celloutsig_0_6z } + { _04_[15], _00_, _04_[10], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_8z[5:1], celloutsig_0_4z, celloutsig_0_6z };
  reg [9:0] _18_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _18_ <= 10'h000;
    else _18_ <= { in_data[123:119], in_data[156:153], celloutsig_1_4z };
  assign { _05_[9:8], _03_[6], _01_, _02_[3], celloutsig_1_10z[2:0] } = _18_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 19'h00000;
    else _06_ <= { celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_5z };
  reg [5:0] _20_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _20_ <= 6'h00;
    else _20_ <= { celloutsig_0_9z[4:0], celloutsig_0_0z };
  assign { _04_[15], _00_, _04_[10] } = _20_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _07_ <= 3'h0;
    else _07_ <= { celloutsig_0_1z[0], celloutsig_0_16z, celloutsig_0_5z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _08_ <= 7'h00;
    else _08_ <= { _06_[9:6], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[73] & ~(in_data[83]);
  assign celloutsig_0_4z = celloutsig_0_1z[0] & ~(in_data[65]);
  assign celloutsig_1_4z = 1'h0 & ~(celloutsig_1_3z[3]);
  assign celloutsig_0_5z = celloutsig_0_1z[0] & ~(celloutsig_0_1z[2]);
  assign celloutsig_1_12z = celloutsig_1_9z[1] & ~(celloutsig_1_8z[0]);
  assign celloutsig_0_6z = celloutsig_0_0z & ~(celloutsig_0_5z);
  assign celloutsig_1_17z = celloutsig_1_7z[0] & ~(celloutsig_1_3z[0]);
  assign celloutsig_0_11z = celloutsig_0_7z[3] & ~(celloutsig_0_4z);
  assign celloutsig_0_16z = celloutsig_0_14z[5] & ~(_06_[11]);
  assign celloutsig_0_17z = celloutsig_0_10z[5] & ~(in_data[74]);
  assign celloutsig_0_26z = in_data[11] & ~(celloutsig_0_7z[3]);
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } ^ in_data[95:87];
  assign celloutsig_0_43z = celloutsig_0_33z[2:0] ^ { celloutsig_0_10z[5:4], celloutsig_0_26z };
  assign celloutsig_0_44z = { celloutsig_0_25z, celloutsig_0_26z } ^ celloutsig_0_38z;
  assign celloutsig_1_3z = in_data[147:143] ^ { in_data[121], in_data[156:153] };
  assign celloutsig_1_6z = { _05_[8], _03_[6], _01_[2:1] } ^ in_data[156:153];
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_7z } ^ { _02_[3], celloutsig_1_10z[2], celloutsig_1_6z };
  assign celloutsig_1_9z = in_data[155:153] ^ celloutsig_1_7z;
  assign celloutsig_1_13z = { celloutsig_1_3z[3:0], celloutsig_1_9z, in_data[156:153], in_data[156:153] } ^ in_data[130:116];
  assign celloutsig_1_15z = { _01_[0], _02_[3], celloutsig_1_10z[2] } ^ { celloutsig_1_3z[3:2], celloutsig_1_12z };
  assign celloutsig_1_16z = { in_data[114], celloutsig_1_6z, celloutsig_1_4z } ^ { _05_[8], _03_[6], _01_, _02_[3] };
  assign celloutsig_1_18z = { _05_[8], _03_[6], _01_, _02_[3], celloutsig_1_7z, in_data[154], celloutsig_1_11z[2:0] } ^ { celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_16z };
  assign celloutsig_1_19z = { _05_[8], _03_[6], celloutsig_1_10z, celloutsig_1_15z } ^ celloutsig_1_13z[14:3];
  assign celloutsig_0_10z = { celloutsig_0_8z[5:1], celloutsig_0_4z } ^ celloutsig_0_9z;
  assign celloutsig_0_14z = { celloutsig_0_10z[5:3], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_4z } ^ in_data[60:47];
  assign celloutsig_0_2z = in_data[47:24] ^ in_data[65:42];
  assign celloutsig_0_22z = celloutsig_0_2z[23:2] ^ { celloutsig_0_2z[19:14], celloutsig_0_11z, _07_, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z, _08_, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_25z = celloutsig_0_7z[3:1] ^ celloutsig_0_2z[6:4];
  assign celloutsig_0_7z[4:1] = { in_data[60:58], celloutsig_0_0z } ^ { in_data[71:69], celloutsig_0_5z };
  assign celloutsig_1_11z[2:0] = celloutsig_1_7z ^ celloutsig_1_9z;
  assign { _02_[6:4], _02_[2:0] } = { _01_, celloutsig_1_10z[2:0] };
  assign _03_[5:0] = { _01_, 3'h0 };
  assign { _04_[14:11], _04_[9:0] } = { _00_, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_8z[5:1], celloutsig_0_4z, celloutsig_0_6z };
  assign _05_[7:0] = { _03_[6], _01_, _02_[3], celloutsig_1_10z[2:0] };
  assign celloutsig_0_7z[0] = 1'h0;
  assign celloutsig_0_8z[0] = celloutsig_0_4z;
  assign celloutsig_1_11z[3] = in_data[154];
  assign { out_data[140:128], out_data[107:96], out_data[34:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
