; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -target-abi ilp32f -mattr=+experimental-zfa < %s \
; RUN:     | FileCheck --check-prefix=RV32IZFA %s
; RUN: llc -mtriple=riscv64 -target-abi lp64f -mattr=+experimental-zfa < %s \
; RUN:     | FileCheck --check-prefix=RV64IZFA %s

declare float @llvm.minimum.f32(float, float)

define float @fminm_s(float %a, float %b) nounwind {
; RV32IZFA-LABEL: fminm_s:
; RV32IZFA:       # %bb.0:
; RV32IZFA-NEXT:    fminm.s fa0, fa0, fa1
; RV32IZFA-NEXT:    ret
;
; RV64IZFA-LABEL: fminm_s:
; RV64IZFA:       # %bb.0:
; RV64IZFA-NEXT:    fminm.s fa0, fa0, fa1
; RV64IZFA-NEXT:    ret
  %1 = call float @llvm.minimum.f32(float %a, float %b)
  ret float %1
}

declare float @llvm.maximum.f32(float, float)

define float @fmaxm_s(float %a, float %b) nounwind {
; RV32IZFA-LABEL: fmaxm_s:
; RV32IZFA:       # %bb.0:
; RV32IZFA-NEXT:    fmaxm.s fa0, fa0, fa1
; RV32IZFA-NEXT:    ret
;
; RV64IZFA-LABEL: fmaxm_s:
; RV64IZFA:       # %bb.0:
; RV64IZFA-NEXT:    fmaxm.s fa0, fa0, fa1
; RV64IZFA-NEXT:    ret
  %1 = call float @llvm.maximum.f32(float %a, float %b)
  ret float %1
}


define float @fround_s_1(float %a) nounwind {
; RV32IZFA-LABEL: fround_s_1:
; RV32IZFA:       # %bb.0:
; RV32IZFA-NEXT:    fround.s fa0, fa0, rmm
; RV32IZFA-NEXT:    ret
;
; RV64IZFA-LABEL: fround_s_1:
; RV64IZFA:       # %bb.0:
; RV64IZFA-NEXT:    fround.s fa0, fa0, rmm
; RV64IZFA-NEXT:    ret
  %call = tail call float @roundf(float %a) nounwind readnone
  ret float %call
}

declare float @roundf(float) nounwind readnone


define float @fround_s_2(float %a) nounwind {
; RV32IZFA-LABEL: fround_s_2:
; RV32IZFA:       # %bb.0:
; RV32IZFA-NEXT:    fround.s fa0, fa0, rup
; RV32IZFA-NEXT:    ret
;
; RV64IZFA-LABEL: fround_s_2:
; RV64IZFA:       # %bb.0:
; RV64IZFA-NEXT:    fround.s fa0, fa0, rup
; RV64IZFA-NEXT:    ret
  %call = tail call float @floorf(float %a) nounwind readnone
  ret float %call
}

declare float @floorf(float) nounwind readnone


define float @fround_s_3(float %a) nounwind {
; RV32IZFA-LABEL: fround_s_3:
; RV32IZFA:       # %bb.0:
; RV32IZFA-NEXT:    fround.s fa0, fa0, rdn
; RV32IZFA-NEXT:    ret
;
; RV64IZFA-LABEL: fround_s_3:
; RV64IZFA:       # %bb.0:
; RV64IZFA-NEXT:    fround.s fa0, fa0, rdn
; RV64IZFA-NEXT:    ret
  %call = tail call float @ceilf(float %a) nounwind readnone
  ret float %call
}

declare float @ceilf(float) nounwind readnone


define float @fround_s_4(float %a) nounwind {
; RV32IZFA-LABEL: fround_s_4:
; RV32IZFA:       # %bb.0:
; RV32IZFA-NEXT:    fround.s fa0, fa0, rtz
; RV32IZFA-NEXT:    ret
;
; RV64IZFA-LABEL: fround_s_4:
; RV64IZFA:       # %bb.0:
; RV64IZFA-NEXT:    fround.s fa0, fa0, rtz
; RV64IZFA-NEXT:    ret
  %call = tail call float @truncf(float %a) nounwind readnone
  ret float %call
}

declare float @truncf(float) nounwind readnone


define float @fround_s_5(float %a) nounwind {
; RV32IZFA-LABEL: fround_s_5:
; RV32IZFA:       # %bb.0:
; RV32IZFA-NEXT:    fround.s fa0, fa0
; RV32IZFA-NEXT:    ret
;
; RV64IZFA-LABEL: fround_s_5:
; RV64IZFA:       # %bb.0:
; RV64IZFA-NEXT:    fround.s fa0, fa0
; RV64IZFA-NEXT:    ret
  %call = tail call float @nearbyintf(float %a) nounwind readnone
  ret float %call
}

declare float @nearbyintf(float) nounwind readnone


define float @froundnx_s(float %a) nounwind {
; RV32IZFA-LABEL: froundnx_s:
; RV32IZFA:       # %bb.0:
; RV32IZFA-NEXT:    froundnx.s fa0, fa0
; RV32IZFA-NEXT:    ret
;
; RV64IZFA-LABEL: froundnx_s:
; RV64IZFA:       # %bb.0:
; RV64IZFA-NEXT:    froundnx.s fa0, fa0
; RV64IZFA-NEXT:    ret
  %call = tail call float @rintf(float %a) nounwind readnone
  ret float %call
}

declare float @rintf(float) nounwind readnone

declare i1 @llvm.experimental.constrained.fcmp.f32(float, float, metadata, metadata)

define i32 @fcmp_olt_q(float %a, float %b) nounwind strictfp {
; RV32IZFA-LABEL: fcmp_olt_q:
; RV32IZFA:       # %bb.0:
; RV32IZFA-NEXT:    fltq.s a0, fa0, fa1
; RV32IZFA-NEXT:    ret
;
; RV64IZFA-LABEL: fcmp_olt_q:
; RV64IZFA:       # %bb.0:
; RV64IZFA-NEXT:    fltq.s a0, fa0, fa1
; RV64IZFA-NEXT:    ret
  %1 = call i1 @llvm.experimental.constrained.fcmp.f32(float %a, float %b, metadata !"olt", metadata !"fpexcept.strict") strictfp
  %2 = zext i1 %1 to i32
  ret i32 %2
}

define i32 @fcmp_ole_q(float %a, float %b) nounwind strictfp {
; RV32IZFA-LABEL: fcmp_ole_q:
; RV32IZFA:       # %bb.0:
; RV32IZFA-NEXT:    fleq.s a0, fa0, fa1
; RV32IZFA-NEXT:    ret
;
; RV64IZFA-LABEL: fcmp_ole_q:
; RV64IZFA:       # %bb.0:
; RV64IZFA-NEXT:    fleq.s a0, fa0, fa1
; RV64IZFA-NEXT:    ret
  %1 = call i1 @llvm.experimental.constrained.fcmp.f32(float %a, float %b, metadata !"ole", metadata !"fpexcept.strict") strictfp
  %2 = zext i1 %1 to i32
  ret i32 %2
}
