// Seed: 4246301250
`define pp_5 0
module module_0 (
    output id_0,
    input supply1 id_1,
    output id_2,
    input logic id_3,
    input id_4
);
  type_7(
      1
  ); type_8(
      id_1, id_2
  );
  assign id_2[1 : 1] = 1;
endmodule
timeunit 1ps / 1ps; `timescale 1 ps / 1 ps `default_nettype module_0
