DECL|AddressAlignedBeats|member|uint32_t AddressAlignedBeats; /*!< Enables or disables the Address Aligned Beats.
DECL|AutoNegotiation|member|uint32_t AutoNegotiation; /*!< Selects or not the AutoNegotiation mode for the external PHY
DECL|AutomaticPadCRCStrip|member|uint32_t AutomaticPadCRCStrip; /*!< Selects or not the Automatic MAC Pad/CRC Stripping.
DECL|BackOffLimit|member|uint32_t BackOffLimit; /*!< Selects the BackOff limit value.
DECL|BroadcastFramesReception|member|uint32_t BroadcastFramesReception; /*!< Selects or not the reception of Broadcast Frames.
DECL|Buffer1Addr|member|uint32_t Buffer1Addr; /*!< Buffer1 address pointer */
DECL|Buffer2NextDescAddr|member|uint32_t Buffer2NextDescAddr; /*!< Buffer2 or next descriptor address pointer */
DECL|CarrierSense|member|uint32_t CarrierSense; /*!< Selects or not the Carrier Sense.
DECL|ChecksumMode|member|uint32_t ChecksumMode; /*!< Selects if the checksum is check by hardware or by software.
DECL|ChecksumOffload|member|uint32_t ChecksumOffload; /*!< Selects or not the IPv4 checksum checking for received frame payloads' TCP/UDP/ICMP headers.
DECL|ControlBufferSize|member|uint32_t ControlBufferSize; /*!< Control and Buffer1, Buffer2 lengths */
DECL|DMAArbitration|member|uint32_t DMAArbitration; /*!< Selects the DMA Tx/Rx arbitration.
DECL|DeferralCheck|member|uint32_t DeferralCheck; /*!< Selects or not the deferral check function (Half-Duplex mode).
DECL|DescriptorSkipLength|member|uint32_t DescriptorSkipLength; /*!< Specifies the number of word to skip between two unchained descriptors (Ring mode)
DECL|DestinationAddrFilter|member|uint32_t DestinationAddrFilter; /*!< Sets the destination filter mode for both unicast and multicast frames.
DECL|DropTCPIPChecksumErrorFrame|member|uint32_t DropTCPIPChecksumErrorFrame; /*!< Selects or not the Dropping of TCP/IP Checksum Error Frames.
DECL|DuplexMode|member|uint32_t DuplexMode; /*!< Selects the MAC duplex mode: Half-Duplex or Full-Duplex mode
DECL|ETH_ADDRESSALIGNEDBEATS_DISABLE|macro|ETH_ADDRESSALIGNEDBEATS_DISABLE
DECL|ETH_ADDRESSALIGNEDBEATS_ENABLE|macro|ETH_ADDRESSALIGNEDBEATS_ENABLE
DECL|ETH_AUTOMATICPADCRCSTRIP_DISABLE|macro|ETH_AUTOMATICPADCRCSTRIP_DISABLE
DECL|ETH_AUTOMATICPADCRCSTRIP_ENABLE|macro|ETH_AUTOMATICPADCRCSTRIP_ENABLE
DECL|ETH_AUTONEGOTIATION_DISABLE|macro|ETH_AUTONEGOTIATION_DISABLE
DECL|ETH_AUTONEGOTIATION_ENABLE|macro|ETH_AUTONEGOTIATION_ENABLE
DECL|ETH_BACKOFFLIMIT_10|macro|ETH_BACKOFFLIMIT_10
DECL|ETH_BACKOFFLIMIT_1|macro|ETH_BACKOFFLIMIT_1
DECL|ETH_BACKOFFLIMIT_4|macro|ETH_BACKOFFLIMIT_4
DECL|ETH_BACKOFFLIMIT_8|macro|ETH_BACKOFFLIMIT_8
DECL|ETH_BROADCASTFRAMESRECEPTION_DISABLE|macro|ETH_BROADCASTFRAMESRECEPTION_DISABLE
DECL|ETH_BROADCASTFRAMESRECEPTION_ENABLE|macro|ETH_BROADCASTFRAMESRECEPTION_ENABLE
DECL|ETH_CARRIERSENCE_DISABLE|macro|ETH_CARRIERSENCE_DISABLE
DECL|ETH_CARRIERSENCE_ENABLE|macro|ETH_CARRIERSENCE_ENABLE
DECL|ETH_CHECKSUMOFFLAOD_DISABLE|macro|ETH_CHECKSUMOFFLAOD_DISABLE
DECL|ETH_CHECKSUMOFFLAOD_ENABLE|macro|ETH_CHECKSUMOFFLAOD_ENABLE
DECL|ETH_CHECKSUM_BY_HARDWARE|macro|ETH_CHECKSUM_BY_HARDWARE
DECL|ETH_CHECKSUM_BY_SOFTWARE|macro|ETH_CHECKSUM_BY_SOFTWARE
DECL|ETH_CRC|macro|ETH_CRC
DECL|ETH_DEFFERRALCHECK_DISABLE|macro|ETH_DEFFERRALCHECK_DISABLE
DECL|ETH_DEFFERRALCHECK_ENABLE|macro|ETH_DEFFERRALCHECK_ENABLE
DECL|ETH_DESTINATIONADDRFILTER_INVERSE|macro|ETH_DESTINATIONADDRFILTER_INVERSE
DECL|ETH_DESTINATIONADDRFILTER_NORMAL|macro|ETH_DESTINATIONADDRFILTER_NORMAL
DECL|ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1|macro|ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1
DECL|ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1|macro|ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1
DECL|ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1|macro|ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1
DECL|ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1|macro|ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1
DECL|ETH_DMAARBITRATION_RXPRIORTX|macro|ETH_DMAARBITRATION_RXPRIORTX
DECL|ETH_DMADescTypeDef|typedef|} ETH_DMADescTypeDef;
DECL|ETH_DMAInitTypeDef|typedef|} ETH_DMAInitTypeDef;
DECL|ETH_DMAOMR_CLEAR_MASK|macro|ETH_DMAOMR_CLEAR_MASK
DECL|ETH_DMARXDESC_AFM|macro|ETH_DMARXDESC_AFM
DECL|ETH_DMARXDESC_B1AP|macro|ETH_DMARXDESC_B1AP
DECL|ETH_DMARXDESC_B2AP|macro|ETH_DMARXDESC_B2AP
DECL|ETH_DMARXDESC_BUFFER1|macro|ETH_DMARXDESC_BUFFER1
DECL|ETH_DMARXDESC_BUFFER2_SIZESHIFT|macro|ETH_DMARXDESC_BUFFER2_SIZESHIFT
DECL|ETH_DMARXDESC_BUFFER2|macro|ETH_DMARXDESC_BUFFER2
DECL|ETH_DMARXDESC_CE|macro|ETH_DMARXDESC_CE
DECL|ETH_DMARXDESC_DBE|macro|ETH_DMARXDESC_DBE
DECL|ETH_DMARXDESC_DE|macro|ETH_DMARXDESC_DE
DECL|ETH_DMARXDESC_DIC|macro|ETH_DMARXDESC_DIC
DECL|ETH_DMARXDESC_ES|macro|ETH_DMARXDESC_ES
DECL|ETH_DMARXDESC_FL|macro|ETH_DMARXDESC_FL
DECL|ETH_DMARXDESC_FRAMELENGTHSHIFT|macro|ETH_DMARXDESC_FRAMELENGTHSHIFT
DECL|ETH_DMARXDESC_FRAME_LENGTHSHIFT|macro|ETH_DMARXDESC_FRAME_LENGTHSHIFT
DECL|ETH_DMARXDESC_FS|macro|ETH_DMARXDESC_FS
DECL|ETH_DMARXDESC_FT|macro|ETH_DMARXDESC_FT
DECL|ETH_DMARXDESC_IPV4HCE|macro|ETH_DMARXDESC_IPV4HCE
DECL|ETH_DMARXDESC_LC|macro|ETH_DMARXDESC_LC
DECL|ETH_DMARXDESC_LE|macro|ETH_DMARXDESC_LE
DECL|ETH_DMARXDESC_LS|macro|ETH_DMARXDESC_LS
DECL|ETH_DMARXDESC_MAMPCE|macro|ETH_DMARXDESC_MAMPCE
DECL|ETH_DMARXDESC_OE|macro|ETH_DMARXDESC_OE
DECL|ETH_DMARXDESC_OWN|macro|ETH_DMARXDESC_OWN
DECL|ETH_DMARXDESC_RBS1|macro|ETH_DMARXDESC_RBS1
DECL|ETH_DMARXDESC_RBS2|macro|ETH_DMARXDESC_RBS2
DECL|ETH_DMARXDESC_RCH|macro|ETH_DMARXDESC_RCH
DECL|ETH_DMARXDESC_RER|macro|ETH_DMARXDESC_RER
DECL|ETH_DMARXDESC_RE|macro|ETH_DMARXDESC_RE
DECL|ETH_DMARXDESC_RWT|macro|ETH_DMARXDESC_RWT
DECL|ETH_DMARXDESC_SAF|macro|ETH_DMARXDESC_SAF
DECL|ETH_DMARXDESC_VLAN|macro|ETH_DMARXDESC_VLAN
DECL|ETH_DMARxFrameInfos|typedef|} ETH_DMARxFrameInfos;
DECL|ETH_DMATXDESC_B1AP|macro|ETH_DMATXDESC_B1AP
DECL|ETH_DMATXDESC_B2AP|macro|ETH_DMATXDESC_B2AP
DECL|ETH_DMATXDESC_BUFFER2_SIZESHIFT|macro|ETH_DMATXDESC_BUFFER2_SIZESHIFT
DECL|ETH_DMATXDESC_CC|macro|ETH_DMATXDESC_CC
DECL|ETH_DMATXDESC_CHECKSUMBYPASS|macro|ETH_DMATXDESC_CHECKSUMBYPASS
DECL|ETH_DMATXDESC_CHECKSUMIPV4HEADER|macro|ETH_DMATXDESC_CHECKSUMIPV4HEADER
DECL|ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL|macro|ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL
DECL|ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT|macro|ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT
DECL|ETH_DMATXDESC_CIC_BYPASS|macro|ETH_DMATXDESC_CIC_BYPASS
DECL|ETH_DMATXDESC_CIC_IPV4HEADER|macro|ETH_DMATXDESC_CIC_IPV4HEADER
DECL|ETH_DMATXDESC_CIC_TCPUDPICMP_FULL|macro|ETH_DMATXDESC_CIC_TCPUDPICMP_FULL
DECL|ETH_DMATXDESC_CIC_TCPUDPICMP_SEGMENT|macro|ETH_DMATXDESC_CIC_TCPUDPICMP_SEGMENT
DECL|ETH_DMATXDESC_CIC|macro|ETH_DMATXDESC_CIC
DECL|ETH_DMATXDESC_COLLISION_COUNTSHIFT|macro|ETH_DMATXDESC_COLLISION_COUNTSHIFT
DECL|ETH_DMATXDESC_DB|macro|ETH_DMATXDESC_DB
DECL|ETH_DMATXDESC_DC|macro|ETH_DMATXDESC_DC
DECL|ETH_DMATXDESC_DP|macro|ETH_DMATXDESC_DP
DECL|ETH_DMATXDESC_EC|macro|ETH_DMATXDESC_EC
DECL|ETH_DMATXDESC_ED|macro|ETH_DMATXDESC_ED
DECL|ETH_DMATXDESC_ES|macro|ETH_DMATXDESC_ES
DECL|ETH_DMATXDESC_FF|macro|ETH_DMATXDESC_FF
DECL|ETH_DMATXDESC_FIRSTSEGMENT|macro|ETH_DMATXDESC_FIRSTSEGMENT
DECL|ETH_DMATXDESC_FS|macro|ETH_DMATXDESC_FS
DECL|ETH_DMATXDESC_IC|macro|ETH_DMATXDESC_IC
DECL|ETH_DMATXDESC_IHE|macro|ETH_DMATXDESC_IHE
DECL|ETH_DMATXDESC_JT|macro|ETH_DMATXDESC_JT
DECL|ETH_DMATXDESC_LASTSEGMENTS|macro|ETH_DMATXDESC_LASTSEGMENTS
DECL|ETH_DMATXDESC_LCA|macro|ETH_DMATXDESC_LCA
DECL|ETH_DMATXDESC_LCO|macro|ETH_DMATXDESC_LCO
DECL|ETH_DMATXDESC_LS|macro|ETH_DMATXDESC_LS
DECL|ETH_DMATXDESC_NC|macro|ETH_DMATXDESC_NC
DECL|ETH_DMATXDESC_OWN|macro|ETH_DMATXDESC_OWN
DECL|ETH_DMATXDESC_PCE|macro|ETH_DMATXDESC_PCE
DECL|ETH_DMATXDESC_TBS1|macro|ETH_DMATXDESC_TBS1
DECL|ETH_DMATXDESC_TBS2|macro|ETH_DMATXDESC_TBS2
DECL|ETH_DMATXDESC_TCH|macro|ETH_DMATXDESC_TCH
DECL|ETH_DMATXDESC_TER|macro|ETH_DMATXDESC_TER
DECL|ETH_DMATXDESC_TTSE|macro|ETH_DMATXDESC_TTSE
DECL|ETH_DMATXDESC_TTSS|macro|ETH_DMATXDESC_TTSS
DECL|ETH_DMATXDESC_UF|macro|ETH_DMATXDESC_UF
DECL|ETH_DMATXDESC_VF|macro|ETH_DMATXDESC_VF
DECL|ETH_DMA_FLAG_ACCESSERROR|macro|ETH_DMA_FLAG_ACCESSERROR
DECL|ETH_DMA_FLAG_AIS|macro|ETH_DMA_FLAG_AIS
DECL|ETH_DMA_FLAG_DATATRANSFERERROR|macro|ETH_DMA_FLAG_DATATRANSFERERROR
DECL|ETH_DMA_FLAG_ER|macro|ETH_DMA_FLAG_ER
DECL|ETH_DMA_FLAG_ET|macro|ETH_DMA_FLAG_ET
DECL|ETH_DMA_FLAG_FBE|macro|ETH_DMA_FLAG_FBE
DECL|ETH_DMA_FLAG_MMC|macro|ETH_DMA_FLAG_MMC
DECL|ETH_DMA_FLAG_NIS|macro|ETH_DMA_FLAG_NIS
DECL|ETH_DMA_FLAG_PMT|macro|ETH_DMA_FLAG_PMT
DECL|ETH_DMA_FLAG_RBU|macro|ETH_DMA_FLAG_RBU
DECL|ETH_DMA_FLAG_READWRITEERROR|macro|ETH_DMA_FLAG_READWRITEERROR
DECL|ETH_DMA_FLAG_RO|macro|ETH_DMA_FLAG_RO
DECL|ETH_DMA_FLAG_RPS|macro|ETH_DMA_FLAG_RPS
DECL|ETH_DMA_FLAG_RWT|macro|ETH_DMA_FLAG_RWT
DECL|ETH_DMA_FLAG_R|macro|ETH_DMA_FLAG_R
DECL|ETH_DMA_FLAG_TBU|macro|ETH_DMA_FLAG_TBU
DECL|ETH_DMA_FLAG_TJT|macro|ETH_DMA_FLAG_TJT
DECL|ETH_DMA_FLAG_TPS|macro|ETH_DMA_FLAG_TPS
DECL|ETH_DMA_FLAG_TST|macro|ETH_DMA_FLAG_TST
DECL|ETH_DMA_FLAG_TU|macro|ETH_DMA_FLAG_TU
DECL|ETH_DMA_FLAG_T|macro|ETH_DMA_FLAG_T
DECL|ETH_DMA_IT_AIS|macro|ETH_DMA_IT_AIS
DECL|ETH_DMA_IT_ER|macro|ETH_DMA_IT_ER
DECL|ETH_DMA_IT_ET|macro|ETH_DMA_IT_ET
DECL|ETH_DMA_IT_FBE|macro|ETH_DMA_IT_FBE
DECL|ETH_DMA_IT_MMC|macro|ETH_DMA_IT_MMC
DECL|ETH_DMA_IT_NIS|macro|ETH_DMA_IT_NIS
DECL|ETH_DMA_IT_PMT|macro|ETH_DMA_IT_PMT
DECL|ETH_DMA_IT_RBU|macro|ETH_DMA_IT_RBU
DECL|ETH_DMA_IT_RO|macro|ETH_DMA_IT_RO
DECL|ETH_DMA_IT_RPS|macro|ETH_DMA_IT_RPS
DECL|ETH_DMA_IT_RWT|macro|ETH_DMA_IT_RWT
DECL|ETH_DMA_IT_R|macro|ETH_DMA_IT_R
DECL|ETH_DMA_IT_TBU|macro|ETH_DMA_IT_TBU
DECL|ETH_DMA_IT_TJT|macro|ETH_DMA_IT_TJT
DECL|ETH_DMA_IT_TPS|macro|ETH_DMA_IT_TPS
DECL|ETH_DMA_IT_TST|macro|ETH_DMA_IT_TST
DECL|ETH_DMA_IT_TU|macro|ETH_DMA_IT_TU
DECL|ETH_DMA_IT_T|macro|ETH_DMA_IT_T
DECL|ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER|macro|ETH_DMA_OVERFLOW_MISSEDFRAMECOUNTER
DECL|ETH_DMA_OVERFLOW_RXFIFOCOUNTER|macro|ETH_DMA_OVERFLOW_RXFIFOCOUNTER
DECL|ETH_DMA_RECEIVEPROCESS_CLOSING|macro|ETH_DMA_RECEIVEPROCESS_CLOSING
DECL|ETH_DMA_RECEIVEPROCESS_FETCHING|macro|ETH_DMA_RECEIVEPROCESS_FETCHING
DECL|ETH_DMA_RECEIVEPROCESS_QUEUING|macro|ETH_DMA_RECEIVEPROCESS_QUEUING
DECL|ETH_DMA_RECEIVEPROCESS_STOPPED|macro|ETH_DMA_RECEIVEPROCESS_STOPPED
DECL|ETH_DMA_RECEIVEPROCESS_SUSPENDED|macro|ETH_DMA_RECEIVEPROCESS_SUSPENDED
DECL|ETH_DMA_RECEIVEPROCESS_WAITING|macro|ETH_DMA_RECEIVEPROCESS_WAITING
DECL|ETH_DMA_RX_OVERFLOW_MISSEDFRAMES_COUNTERSHIFT|macro|ETH_DMA_RX_OVERFLOW_MISSEDFRAMES_COUNTERSHIFT
DECL|ETH_DMA_TRANSMITPROCESS_CLOSING|macro|ETH_DMA_TRANSMITPROCESS_CLOSING
DECL|ETH_DMA_TRANSMITPROCESS_FETCHING|macro|ETH_DMA_TRANSMITPROCESS_FETCHING
DECL|ETH_DMA_TRANSMITPROCESS_READING|macro|ETH_DMA_TRANSMITPROCESS_READING
DECL|ETH_DMA_TRANSMITPROCESS_STOPPED|macro|ETH_DMA_TRANSMITPROCESS_STOPPED
DECL|ETH_DMA_TRANSMITPROCESS_SUSPENDED|macro|ETH_DMA_TRANSMITPROCESS_SUSPENDED
DECL|ETH_DMA_TRANSMITPROCESS_WAITING|macro|ETH_DMA_TRANSMITPROCESS_WAITING
DECL|ETH_DROPTCPIPCHECKSUMERRORFRAME_DISABLE|macro|ETH_DROPTCPIPCHECKSUMERRORFRAME_DISABLE
DECL|ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE|macro|ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE
DECL|ETH_ERROR|macro|ETH_ERROR
DECL|ETH_EXTI_LINE_WAKEUP|macro|ETH_EXTI_LINE_WAKEUP
DECL|ETH_EXTRA|macro|ETH_EXTRA
DECL|ETH_FIXEDBURST_DISABLE|macro|ETH_FIXEDBURST_DISABLE
DECL|ETH_FIXEDBURST_ENABLE|macro|ETH_FIXEDBURST_ENABLE
DECL|ETH_FLUSHRECEIVEDFRAME_DISABLE|macro|ETH_FLUSHRECEIVEDFRAME_DISABLE
DECL|ETH_FLUSHRECEIVEDFRAME_ENABLE|macro|ETH_FLUSHRECEIVEDFRAME_ENABLE
DECL|ETH_FORWARDERRORFRAMES_DISABLE|macro|ETH_FORWARDERRORFRAMES_DISABLE
DECL|ETH_FORWARDERRORFRAMES_ENABLE|macro|ETH_FORWARDERRORFRAMES_ENABLE
DECL|ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE|macro|ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE
DECL|ETH_FORWARDUNDERSIZEDGOODFRAMES_ENABLE|macro|ETH_FORWARDUNDERSIZEDGOODFRAMES_ENABLE
DECL|ETH_HEADER|macro|ETH_HEADER
DECL|ETH_HandleTypeDef|typedef|} ETH_HandleTypeDef;
DECL|ETH_INTERFRAMEGAP_40BIT|macro|ETH_INTERFRAMEGAP_40BIT
DECL|ETH_INTERFRAMEGAP_48BIT|macro|ETH_INTERFRAMEGAP_48BIT
DECL|ETH_INTERFRAMEGAP_56BIT|macro|ETH_INTERFRAMEGAP_56BIT
DECL|ETH_INTERFRAMEGAP_64BIT|macro|ETH_INTERFRAMEGAP_64BIT
DECL|ETH_INTERFRAMEGAP_72BIT|macro|ETH_INTERFRAMEGAP_72BIT
DECL|ETH_INTERFRAMEGAP_80BIT|macro|ETH_INTERFRAMEGAP_80BIT
DECL|ETH_INTERFRAMEGAP_88BIT|macro|ETH_INTERFRAMEGAP_88BIT
DECL|ETH_INTERFRAMEGAP_96BIT|macro|ETH_INTERFRAMEGAP_96BIT
DECL|ETH_InitTypeDef|typedef|} ETH_InitTypeDef;
DECL|ETH_JABBER_DISABLE|macro|ETH_JABBER_DISABLE
DECL|ETH_JABBER_ENABLE|macro|ETH_JABBER_ENABLE
DECL|ETH_JUMBO_FRAME_PAYLOAD|macro|ETH_JUMBO_FRAME_PAYLOAD
DECL|ETH_LOOPBACKMODE_DISABLE|macro|ETH_LOOPBACKMODE_DISABLE
DECL|ETH_LOOPBACKMODE_ENABLE|macro|ETH_LOOPBACKMODE_ENABLE
DECL|ETH_MACCR_CLEAR_MASK|macro|ETH_MACCR_CLEAR_MASK
DECL|ETH_MACFCR_CLEAR_MASK|macro|ETH_MACFCR_CLEAR_MASK
DECL|ETH_MACInitTypeDef|typedef|} ETH_MACInitTypeDef;
DECL|ETH_MACMIIAR_CR_MASK|macro|ETH_MACMIIAR_CR_MASK
DECL|ETH_MAC_ADDRESS0|macro|ETH_MAC_ADDRESS0
DECL|ETH_MAC_ADDRESS1|macro|ETH_MAC_ADDRESS1
DECL|ETH_MAC_ADDRESS2|macro|ETH_MAC_ADDRESS2
DECL|ETH_MAC_ADDRESS3|macro|ETH_MAC_ADDRESS3
DECL|ETH_MAC_ADDRESSFILTER_DA|macro|ETH_MAC_ADDRESSFILTER_DA
DECL|ETH_MAC_ADDRESSFILTER_SA|macro|ETH_MAC_ADDRESSFILTER_SA
DECL|ETH_MAC_ADDRESSMASK_BYTE1|macro|ETH_MAC_ADDRESSMASK_BYTE1
DECL|ETH_MAC_ADDRESSMASK_BYTE2|macro|ETH_MAC_ADDRESSMASK_BYTE2
DECL|ETH_MAC_ADDRESSMASK_BYTE3|macro|ETH_MAC_ADDRESSMASK_BYTE3
DECL|ETH_MAC_ADDRESSMASK_BYTE4|macro|ETH_MAC_ADDRESSMASK_BYTE4
DECL|ETH_MAC_ADDRESSMASK_BYTE5|macro|ETH_MAC_ADDRESSMASK_BYTE5
DECL|ETH_MAC_ADDRESSMASK_BYTE6|macro|ETH_MAC_ADDRESSMASK_BYTE6
DECL|ETH_MAC_ADDR_HBASE|macro|ETH_MAC_ADDR_HBASE
DECL|ETH_MAC_ADDR_LBASE|macro|ETH_MAC_ADDR_LBASE
DECL|ETH_MAC_FLAG_MMCR|macro|ETH_MAC_FLAG_MMCR
DECL|ETH_MAC_FLAG_MMCT|macro|ETH_MAC_FLAG_MMCT
DECL|ETH_MAC_FLAG_MMC|macro|ETH_MAC_FLAG_MMC
DECL|ETH_MAC_FLAG_PMT|macro|ETH_MAC_FLAG_PMT
DECL|ETH_MAC_FLAG_TST|macro|ETH_MAC_FLAG_TST
DECL|ETH_MAC_IT_MMCR|macro|ETH_MAC_IT_MMCR
DECL|ETH_MAC_IT_MMCT|macro|ETH_MAC_IT_MMCT
DECL|ETH_MAC_IT_MMC|macro|ETH_MAC_IT_MMC
DECL|ETH_MAC_IT_PMT|macro|ETH_MAC_IT_PMT
DECL|ETH_MAC_IT_TST|macro|ETH_MAC_IT_TST
DECL|ETH_MAX_ETH_PAYLOAD|macro|ETH_MAX_ETH_PAYLOAD
DECL|ETH_MAX_PACKET_SIZE|macro|ETH_MAX_PACKET_SIZE
DECL|ETH_MEDIA_INTERFACE_MII|macro|ETH_MEDIA_INTERFACE_MII
DECL|ETH_MEDIA_INTERFACE_RMII|macro|ETH_MEDIA_INTERFACE_RMII
DECL|ETH_MIN_ETH_PAYLOAD|macro|ETH_MIN_ETH_PAYLOAD
DECL|ETH_MMC_IT_RFAE|macro|ETH_MMC_IT_RFAE
DECL|ETH_MMC_IT_RFCE|macro|ETH_MMC_IT_RFCE
DECL|ETH_MMC_IT_RGUF|macro|ETH_MMC_IT_RGUF
DECL|ETH_MMC_IT_TGFMSC|macro|ETH_MMC_IT_TGFMSC
DECL|ETH_MMC_IT_TGFSC|macro|ETH_MMC_IT_TGFSC
DECL|ETH_MMC_IT_TGF|macro|ETH_MMC_IT_TGF
DECL|ETH_MODE_FULLDUPLEX|macro|ETH_MODE_FULLDUPLEX
DECL|ETH_MODE_HALFDUPLEX|macro|ETH_MODE_HALFDUPLEX
DECL|ETH_MULTICASTFRAMESFILTER_HASHTABLE|macro|ETH_MULTICASTFRAMESFILTER_HASHTABLE
DECL|ETH_MULTICASTFRAMESFILTER_NONE|macro|ETH_MULTICASTFRAMESFILTER_NONE
DECL|ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE|macro|ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE
DECL|ETH_MULTICASTFRAMESFILTER_PERFECT|macro|ETH_MULTICASTFRAMESFILTER_PERFECT
DECL|ETH_PASSCONTROLFRAMES_BLOCKALL|macro|ETH_PASSCONTROLFRAMES_BLOCKALL
DECL|ETH_PASSCONTROLFRAMES_FORWARDALL|macro|ETH_PASSCONTROLFRAMES_FORWARDALL
DECL|ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER|macro|ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER
DECL|ETH_PAUSELOWTHRESHOLD_MINUS144|macro|ETH_PAUSELOWTHRESHOLD_MINUS144
DECL|ETH_PAUSELOWTHRESHOLD_MINUS256|macro|ETH_PAUSELOWTHRESHOLD_MINUS256
DECL|ETH_PAUSELOWTHRESHOLD_MINUS28|macro|ETH_PAUSELOWTHRESHOLD_MINUS28
DECL|ETH_PAUSELOWTHRESHOLD_MINUS4|macro|ETH_PAUSELOWTHRESHOLD_MINUS4
DECL|ETH_PMT_FLAG_MPR|macro|ETH_PMT_FLAG_MPR
DECL|ETH_PMT_FLAG_WUFFRPR|macro|ETH_PMT_FLAG_WUFFRPR
DECL|ETH_PMT_FLAG_WUFR|macro|ETH_PMT_FLAG_WUFR
DECL|ETH_PROMISCUOUS_MODE_DISABLE|macro|ETH_PROMISCUOUS_MODE_DISABLE
DECL|ETH_PROMISCUOUS_MODE_ENABLE|macro|ETH_PROMISCUOUS_MODE_ENABLE
DECL|ETH_RECEIVEALL_ENABLE|macro|ETH_RECEIVEALL_ENABLE
DECL|ETH_RECEIVEAll_DISABLE|macro|ETH_RECEIVEAll_DISABLE
DECL|ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES|macro|ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES
DECL|ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES|macro|ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES
DECL|ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES|macro|ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES
DECL|ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES|macro|ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES
DECL|ETH_RECEIVEFLOWCONTROL_DISABLE|macro|ETH_RECEIVEFLOWCONTROL_DISABLE
DECL|ETH_RECEIVEFLOWCONTROL_ENABLE|macro|ETH_RECEIVEFLOWCONTROL_ENABLE
DECL|ETH_RECEIVEOWN_DISABLE|macro|ETH_RECEIVEOWN_DISABLE
DECL|ETH_RECEIVEOWN_ENABLE|macro|ETH_RECEIVEOWN_ENABLE
DECL|ETH_RECEIVESTOREFORWARD_DISABLE|macro|ETH_RECEIVESTOREFORWARD_DISABLE
DECL|ETH_RECEIVESTOREFORWARD_ENABLE|macro|ETH_RECEIVESTOREFORWARD_ENABLE
DECL|ETH_REG_WRITE_DELAY|macro|ETH_REG_WRITE_DELAY
DECL|ETH_RETRYTRANSMISSION_DISABLE|macro|ETH_RETRYTRANSMISSION_DISABLE
DECL|ETH_RETRYTRANSMISSION_ENABLE|macro|ETH_RETRYTRANSMISSION_ENABLE
DECL|ETH_RXBUFNB|macro|ETH_RXBUFNB
DECL|ETH_RXDMABURSTLENGTH_16BEAT|macro|ETH_RXDMABURSTLENGTH_16BEAT
DECL|ETH_RXDMABURSTLENGTH_1BEAT|macro|ETH_RXDMABURSTLENGTH_1BEAT
DECL|ETH_RXDMABURSTLENGTH_2BEAT|macro|ETH_RXDMABURSTLENGTH_2BEAT
DECL|ETH_RXDMABURSTLENGTH_32BEAT|macro|ETH_RXDMABURSTLENGTH_32BEAT
DECL|ETH_RXDMABURSTLENGTH_4BEAT|macro|ETH_RXDMABURSTLENGTH_4BEAT
DECL|ETH_RXDMABURSTLENGTH_4XPBL_128BEAT|macro|ETH_RXDMABURSTLENGTH_4XPBL_128BEAT
DECL|ETH_RXDMABURSTLENGTH_4XPBL_16BEAT|macro|ETH_RXDMABURSTLENGTH_4XPBL_16BEAT
DECL|ETH_RXDMABURSTLENGTH_4XPBL_32BEAT|macro|ETH_RXDMABURSTLENGTH_4XPBL_32BEAT
DECL|ETH_RXDMABURSTLENGTH_4XPBL_4BEAT|macro|ETH_RXDMABURSTLENGTH_4XPBL_4BEAT
DECL|ETH_RXDMABURSTLENGTH_4XPBL_64BEAT|macro|ETH_RXDMABURSTLENGTH_4XPBL_64BEAT
DECL|ETH_RXDMABURSTLENGTH_4XPBL_8BEAT|macro|ETH_RXDMABURSTLENGTH_4XPBL_8BEAT
DECL|ETH_RXDMABURSTLENGTH_8BEAT|macro|ETH_RXDMABURSTLENGTH_8BEAT
DECL|ETH_RXINTERRUPT_MODE|macro|ETH_RXINTERRUPT_MODE
DECL|ETH_RXPOLLING_MODE|macro|ETH_RXPOLLING_MODE
DECL|ETH_RX_BUF_SIZE|macro|ETH_RX_BUF_SIZE
DECL|ETH_SECONDFRAMEOPERARTE_DISABLE|macro|ETH_SECONDFRAMEOPERARTE_DISABLE
DECL|ETH_SECONDFRAMEOPERARTE_ENABLE|macro|ETH_SECONDFRAMEOPERARTE_ENABLE
DECL|ETH_SOURCEADDRFILTER_DISABLE|macro|ETH_SOURCEADDRFILTER_DISABLE
DECL|ETH_SOURCEADDRFILTER_INVERSE_ENABLE|macro|ETH_SOURCEADDRFILTER_INVERSE_ENABLE
DECL|ETH_SOURCEADDRFILTER_NORMAL_ENABLE|macro|ETH_SOURCEADDRFILTER_NORMAL_ENABLE
DECL|ETH_SPEED_100M|macro|ETH_SPEED_100M
DECL|ETH_SPEED_10M|macro|ETH_SPEED_10M
DECL|ETH_SUCCESS|macro|ETH_SUCCESS
DECL|ETH_TRANSMITFLOWCONTROL_DISABLE|macro|ETH_TRANSMITFLOWCONTROL_DISABLE
DECL|ETH_TRANSMITFLOWCONTROL_ENABLE|macro|ETH_TRANSMITFLOWCONTROL_ENABLE
DECL|ETH_TRANSMITSTOREFORWARD_DISABLE|macro|ETH_TRANSMITSTOREFORWARD_DISABLE
DECL|ETH_TRANSMITSTOREFORWARD_ENABLE|macro|ETH_TRANSMITSTOREFORWARD_ENABLE
DECL|ETH_TRANSMITTHRESHOLDCONTROL_128BYTES|macro|ETH_TRANSMITTHRESHOLDCONTROL_128BYTES
DECL|ETH_TRANSMITTHRESHOLDCONTROL_16BYTES|macro|ETH_TRANSMITTHRESHOLDCONTROL_16BYTES
DECL|ETH_TRANSMITTHRESHOLDCONTROL_192BYTES|macro|ETH_TRANSMITTHRESHOLDCONTROL_192BYTES
DECL|ETH_TRANSMITTHRESHOLDCONTROL_24BYTES|macro|ETH_TRANSMITTHRESHOLDCONTROL_24BYTES
DECL|ETH_TRANSMITTHRESHOLDCONTROL_256BYTES|macro|ETH_TRANSMITTHRESHOLDCONTROL_256BYTES
DECL|ETH_TRANSMITTHRESHOLDCONTROL_32BYTES|macro|ETH_TRANSMITTHRESHOLDCONTROL_32BYTES
DECL|ETH_TRANSMITTHRESHOLDCONTROL_40BYTES|macro|ETH_TRANSMITTHRESHOLDCONTROL_40BYTES
DECL|ETH_TRANSMITTHRESHOLDCONTROL_64BYTES|macro|ETH_TRANSMITTHRESHOLDCONTROL_64BYTES
DECL|ETH_TXBUFNB|macro|ETH_TXBUFNB
DECL|ETH_TXDMABURSTLENGTH_16BEAT|macro|ETH_TXDMABURSTLENGTH_16BEAT
DECL|ETH_TXDMABURSTLENGTH_1BEAT|macro|ETH_TXDMABURSTLENGTH_1BEAT
DECL|ETH_TXDMABURSTLENGTH_2BEAT|macro|ETH_TXDMABURSTLENGTH_2BEAT
DECL|ETH_TXDMABURSTLENGTH_32BEAT|macro|ETH_TXDMABURSTLENGTH_32BEAT
DECL|ETH_TXDMABURSTLENGTH_4BEAT|macro|ETH_TXDMABURSTLENGTH_4BEAT
DECL|ETH_TXDMABURSTLENGTH_4XPBL_128BEAT|macro|ETH_TXDMABURSTLENGTH_4XPBL_128BEAT
DECL|ETH_TXDMABURSTLENGTH_4XPBL_16BEAT|macro|ETH_TXDMABURSTLENGTH_4XPBL_16BEAT
DECL|ETH_TXDMABURSTLENGTH_4XPBL_32BEAT|macro|ETH_TXDMABURSTLENGTH_4XPBL_32BEAT
DECL|ETH_TXDMABURSTLENGTH_4XPBL_4BEAT|macro|ETH_TXDMABURSTLENGTH_4XPBL_4BEAT
DECL|ETH_TXDMABURSTLENGTH_4XPBL_64BEAT|macro|ETH_TXDMABURSTLENGTH_4XPBL_64BEAT
DECL|ETH_TXDMABURSTLENGTH_4XPBL_8BEAT|macro|ETH_TXDMABURSTLENGTH_4XPBL_8BEAT
DECL|ETH_TXDMABURSTLENGTH_8BEAT|macro|ETH_TXDMABURSTLENGTH_8BEAT
DECL|ETH_TX_BUF_SIZE|macro|ETH_TX_BUF_SIZE
DECL|ETH_UNICASTFRAMESFILTER_HASHTABLE|macro|ETH_UNICASTFRAMESFILTER_HASHTABLE
DECL|ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE|macro|ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE
DECL|ETH_UNICASTFRAMESFILTER_PERFECT|macro|ETH_UNICASTFRAMESFILTER_PERFECT
DECL|ETH_UNICASTPAUSEFRAMEDETECT_DISABLE|macro|ETH_UNICASTPAUSEFRAMEDETECT_DISABLE
DECL|ETH_UNICASTPAUSEFRAMEDETECT_ENABLE|macro|ETH_UNICASTPAUSEFRAMEDETECT_ENABLE
DECL|ETH_VLANTAGCOMPARISON_12BIT|macro|ETH_VLANTAGCOMPARISON_12BIT
DECL|ETH_VLANTAGCOMPARISON_16BIT|macro|ETH_VLANTAGCOMPARISON_16BIT
DECL|ETH_VLAN_TAG|macro|ETH_VLAN_TAG
DECL|ETH_WAKEUP_REGISTER_LENGTH|macro|ETH_WAKEUP_REGISTER_LENGTH
DECL|ETH_WATCHDOG_DISABLE|macro|ETH_WATCHDOG_DISABLE
DECL|ETH_WATCHDOG_ENABLE|macro|ETH_WATCHDOG_ENABLE
DECL|ETH_ZEROQUANTAPAUSE_DISABLE|macro|ETH_ZEROQUANTAPAUSE_DISABLE
DECL|ETH_ZEROQUANTAPAUSE_ENABLE|macro|ETH_ZEROQUANTAPAUSE_ENABLE
DECL|FSRxDesc|member|ETH_DMADescTypeDef *FSRxDesc; /*!< First Segment Rx Desc */
DECL|FixedBurst|member|uint32_t FixedBurst; /*!< Enables or disables the AHB Master interface fixed burst transfers.
DECL|FlushReceivedFrame|member|uint32_t FlushReceivedFrame; /*!< Enables or disables the flushing of received frames.
DECL|ForwardErrorFrames|member|uint32_t ForwardErrorFrames; /*!< Selects or not the forward to the DMA of erroneous frames.
DECL|ForwardUndersizedGoodFrames|member|uint32_t ForwardUndersizedGoodFrames; /*!< Enables or disables the Rx FIFO to forward Undersized frames (frames with no Error
DECL|HAL_ETH_STATE_BUSY_RD|enumerator|HAL_ETH_STATE_BUSY_RD = 0x82U, /*!< Read process is ongoing */
DECL|HAL_ETH_STATE_BUSY_RX|enumerator|HAL_ETH_STATE_BUSY_RX = 0x22U, /*!< Data Reception process is ongoing */
DECL|HAL_ETH_STATE_BUSY_TX_RX|enumerator|HAL_ETH_STATE_BUSY_TX_RX = 0x32U, /*!< Data Transmission and Reception process is ongoing */
DECL|HAL_ETH_STATE_BUSY_TX|enumerator|HAL_ETH_STATE_BUSY_TX = 0x12U, /*!< Data Transmission process is ongoing */
DECL|HAL_ETH_STATE_BUSY_WR|enumerator|HAL_ETH_STATE_BUSY_WR = 0x42U, /*!< Write process is ongoing */
DECL|HAL_ETH_STATE_BUSY|enumerator|HAL_ETH_STATE_BUSY = 0x02U, /*!< an internal process is ongoing */
DECL|HAL_ETH_STATE_ERROR|enumerator|HAL_ETH_STATE_ERROR = 0x04U /*!< Reception process is ongoing */
DECL|HAL_ETH_STATE_READY|enumerator|HAL_ETH_STATE_READY = 0x01U, /*!< Peripheral Initialized and ready for use */
DECL|HAL_ETH_STATE_RESET|enumerator|HAL_ETH_STATE_RESET = 0x00U, /*!< Peripheral not yet Initialized or disabled */
DECL|HAL_ETH_STATE_TIMEOUT|enumerator|HAL_ETH_STATE_TIMEOUT = 0x03U, /*!< Timeout state */
DECL|HAL_ETH_StateTypeDef|typedef|}HAL_ETH_StateTypeDef;
DECL|HashTableHigh|member|uint32_t HashTableHigh; /*!< This field holds the higher 32 bits of Hash table.
DECL|HashTableLow|member|uint32_t HashTableLow; /*!< This field holds the lower 32 bits of Hash table.
DECL|IS_ETH_ADDRESS_ALIGNED_BEATS|macro|IS_ETH_ADDRESS_ALIGNED_BEATS
DECL|IS_ETH_AUTOMATIC_PADCRC_STRIP|macro|IS_ETH_AUTOMATIC_PADCRC_STRIP
DECL|IS_ETH_AUTONEGOTIATION|macro|IS_ETH_AUTONEGOTIATION
DECL|IS_ETH_BACKOFF_LIMIT|macro|IS_ETH_BACKOFF_LIMIT
DECL|IS_ETH_BROADCAST_FRAMES_RECEPTION|macro|IS_ETH_BROADCAST_FRAMES_RECEPTION
DECL|IS_ETH_CARRIER_SENSE|macro|IS_ETH_CARRIER_SENSE
DECL|IS_ETH_CHECKSUM_MODE|macro|IS_ETH_CHECKSUM_MODE
DECL|IS_ETH_CHECKSUM_OFFLOAD|macro|IS_ETH_CHECKSUM_OFFLOAD
DECL|IS_ETH_CONTROL_FRAMES|macro|IS_ETH_CONTROL_FRAMES
DECL|IS_ETH_DEFERRAL_CHECK|macro|IS_ETH_DEFERRAL_CHECK
DECL|IS_ETH_DESTINATION_ADDR_FILTER|macro|IS_ETH_DESTINATION_ADDR_FILTER
DECL|IS_ETH_DMARXDESC_GET_FLAG|macro|IS_ETH_DMARXDESC_GET_FLAG
DECL|IS_ETH_DMATXDESC_BUFFER_SIZE|macro|IS_ETH_DMATXDESC_BUFFER_SIZE
DECL|IS_ETH_DMATXDESC_GET_FLAG|macro|IS_ETH_DMATXDESC_GET_FLAG
DECL|IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX|macro|IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX
DECL|IS_ETH_DMA_DESC_SKIP_LENGTH|macro|IS_ETH_DMA_DESC_SKIP_LENGTH
DECL|IS_ETH_DMA_FLAG|macro|IS_ETH_DMA_FLAG
DECL|IS_ETH_DMA_GET_FLAG|macro|IS_ETH_DMA_GET_FLAG
DECL|IS_ETH_DMA_GET_IT|macro|IS_ETH_DMA_GET_IT
DECL|IS_ETH_DMA_GET_OVERFLOW|macro|IS_ETH_DMA_GET_OVERFLOW
DECL|IS_ETH_DMA_IT|macro|IS_ETH_DMA_IT
DECL|IS_ETH_DMA_RXDESC_BUFFER|macro|IS_ETH_DMA_RXDESC_BUFFER
DECL|IS_ETH_DMA_TXDESC_CHECKSUM|macro|IS_ETH_DMA_TXDESC_CHECKSUM
DECL|IS_ETH_DMA_TXDESC_SEGMENT|macro|IS_ETH_DMA_TXDESC_SEGMENT
DECL|IS_ETH_DROP_TCPIP_CHECKSUM_FRAME|macro|IS_ETH_DROP_TCPIP_CHECKSUM_FRAME
DECL|IS_ETH_DUPLEX_MODE|macro|IS_ETH_DUPLEX_MODE
DECL|IS_ETH_ENHANCED_DESCRIPTOR_FORMAT|macro|IS_ETH_ENHANCED_DESCRIPTOR_FORMAT
DECL|IS_ETH_FIXED_BURST|macro|IS_ETH_FIXED_BURST
DECL|IS_ETH_FLUSH_RECEIVE_FRAME|macro|IS_ETH_FLUSH_RECEIVE_FRAME
DECL|IS_ETH_FORWARD_ERROR_FRAMES|macro|IS_ETH_FORWARD_ERROR_FRAMES
DECL|IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES|macro|IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES
DECL|IS_ETH_INTER_FRAME_GAP|macro|IS_ETH_INTER_FRAME_GAP
DECL|IS_ETH_JABBER|macro|IS_ETH_JABBER
DECL|IS_ETH_LOOPBACK_MODE|macro|IS_ETH_LOOPBACK_MODE
DECL|IS_ETH_MAC_ADDRESS0123|macro|IS_ETH_MAC_ADDRESS0123
DECL|IS_ETH_MAC_ADDRESS123|macro|IS_ETH_MAC_ADDRESS123
DECL|IS_ETH_MAC_ADDRESS_FILTER|macro|IS_ETH_MAC_ADDRESS_FILTER
DECL|IS_ETH_MAC_ADDRESS_MASK|macro|IS_ETH_MAC_ADDRESS_MASK
DECL|IS_ETH_MAC_GET_FLAG|macro|IS_ETH_MAC_GET_FLAG
DECL|IS_ETH_MAC_GET_IT|macro|IS_ETH_MAC_GET_IT
DECL|IS_ETH_MAC_IT|macro|IS_ETH_MAC_IT
DECL|IS_ETH_MEDIA_INTERFACE|macro|IS_ETH_MEDIA_INTERFACE
DECL|IS_ETH_MMC_GET_IT|macro|IS_ETH_MMC_GET_IT
DECL|IS_ETH_MMC_IT|macro|IS_ETH_MMC_IT
DECL|IS_ETH_MULTICAST_FRAMES_FILTER|macro|IS_ETH_MULTICAST_FRAMES_FILTER
DECL|IS_ETH_PAUSE_LOW_THRESHOLD|macro|IS_ETH_PAUSE_LOW_THRESHOLD
DECL|IS_ETH_PAUSE_TIME|macro|IS_ETH_PAUSE_TIME
DECL|IS_ETH_PHY_ADDRESS|macro|IS_ETH_PHY_ADDRESS
DECL|IS_ETH_PMT_GET_FLAG|macro|IS_ETH_PMT_GET_FLAG
DECL|IS_ETH_PROMISCUOUS_MODE|macro|IS_ETH_PROMISCUOUS_MODE
DECL|IS_ETH_RECEIVE_ALL|macro|IS_ETH_RECEIVE_ALL
DECL|IS_ETH_RECEIVE_FLOWCONTROL|macro|IS_ETH_RECEIVE_FLOWCONTROL
DECL|IS_ETH_RECEIVE_OWN|macro|IS_ETH_RECEIVE_OWN
DECL|IS_ETH_RECEIVE_STORE_FORWARD|macro|IS_ETH_RECEIVE_STORE_FORWARD
DECL|IS_ETH_RECEIVE_THRESHOLD_CONTROL|macro|IS_ETH_RECEIVE_THRESHOLD_CONTROL
DECL|IS_ETH_RETRY_TRANSMISSION|macro|IS_ETH_RETRY_TRANSMISSION
DECL|IS_ETH_RXDMA_BURST_LENGTH|macro|IS_ETH_RXDMA_BURST_LENGTH
DECL|IS_ETH_RX_MODE|macro|IS_ETH_RX_MODE
DECL|IS_ETH_SECOND_FRAME_OPERATE|macro|IS_ETH_SECOND_FRAME_OPERATE
DECL|IS_ETH_SOURCE_ADDR_FILTER|macro|IS_ETH_SOURCE_ADDR_FILTER
DECL|IS_ETH_SPEED|macro|IS_ETH_SPEED
DECL|IS_ETH_TRANSMIT_FLOWCONTROL|macro|IS_ETH_TRANSMIT_FLOWCONTROL
DECL|IS_ETH_TRANSMIT_STORE_FORWARD|macro|IS_ETH_TRANSMIT_STORE_FORWARD
DECL|IS_ETH_TRANSMIT_THRESHOLD_CONTROL|macro|IS_ETH_TRANSMIT_THRESHOLD_CONTROL
DECL|IS_ETH_TXDMA_BURST_LENGTH|macro|IS_ETH_TXDMA_BURST_LENGTH
DECL|IS_ETH_UNICAST_FRAMES_FILTER|macro|IS_ETH_UNICAST_FRAMES_FILTER
DECL|IS_ETH_UNICAST_PAUSE_FRAME_DETECT|macro|IS_ETH_UNICAST_PAUSE_FRAME_DETECT
DECL|IS_ETH_VLAN_TAG_COMPARISON|macro|IS_ETH_VLAN_TAG_COMPARISON
DECL|IS_ETH_VLAN_TAG_IDENTIFIER|macro|IS_ETH_VLAN_TAG_IDENTIFIER
DECL|IS_ETH_WATCHDOG|macro|IS_ETH_WATCHDOG
DECL|IS_ETH_ZEROQUANTA_PAUSE|macro|IS_ETH_ZEROQUANTA_PAUSE
DECL|Init|member|ETH_InitTypeDef Init; /*!< Ethernet Init Configuration */
DECL|Instance|member|ETH_TypeDef *Instance; /*!< Register base address */
DECL|InterFrameGap|member|uint32_t InterFrameGap; /*!< Selects the minimum IFG between frames during transmission.
DECL|Jabber|member|uint32_t Jabber; /*!< Selects or not Jabber timer
DECL|LSRxDesc|member|ETH_DMADescTypeDef *LSRxDesc; /*!< Last Segment Rx Desc */
DECL|LinkStatus|member|uint32_t LinkStatus; /*!< Ethernet link status */
DECL|Lock|member|HAL_LockTypeDef Lock; /*!< ETH Lock */
DECL|LoopbackMode|member|uint32_t LoopbackMode; /*!< Selects or not the internal MAC MII Loopback mode.
DECL|MACAddr|member|uint8_t *MACAddr; /*!< MAC Address of used Hardware: must be pointer on an array of 6 bytes */
DECL|MediaInterface|member|uint32_t MediaInterface; /*!< Selects the media-independent interface or the reduced media-independent interface.
DECL|MulticastFramesFilter|member|uint32_t MulticastFramesFilter; /*!< Selects the Multicast Frames filter mode: None/HashTableFilter/PerfectFilter/PerfectHashTableFilter.
DECL|PassControlFrames|member|uint32_t PassControlFrames; /*!< Sets the forwarding mode of the control frames (including unicast and multicast PAUSE frames)
DECL|PauseLowThreshold|member|uint32_t PauseLowThreshold; /*!< This field configures the threshold of the PAUSE to be checked for
DECL|PauseTime|member|uint32_t PauseTime; /*!< This field holds the value to be used in the Pause Time field in the transmit control frame.
DECL|PhyAddress|member|uint16_t PhyAddress; /*!< Ethernet PHY address.
DECL|PromiscuousMode|member|uint32_t PromiscuousMode; /*!< Selects or not the Promiscuous Mode
DECL|ReceiveAll|member|uint32_t ReceiveAll; /*!< Selects or not all frames reception by the MAC (No filtering).
DECL|ReceiveFlowControl|member|uint32_t ReceiveFlowControl; /*!< Enables or disables the MAC to decode the received Pause frame and
DECL|ReceiveOwn|member|uint32_t ReceiveOwn; /*!< Selects or not the ReceiveOwn,
DECL|ReceiveStoreForward|member|uint32_t ReceiveStoreForward; /*!< Enables or disables the Receive store and forward mode.
DECL|ReceiveThresholdControl|member|uint32_t ReceiveThresholdControl; /*!< Selects the threshold level of the Receive FIFO.
DECL|RetryTransmission|member|uint32_t RetryTransmission; /*!< Selects or not the MAC attempt retries transmission, based on the settings of BL,
DECL|RxDMABurstLength|member|uint32_t RxDMABurstLength; /*!< Indicates the maximum number of beats to be transferred in one Rx DMA transaction.
DECL|RxDesc|member|ETH_DMADescTypeDef *RxDesc; /*!< Rx descriptor to Get */
DECL|RxFrameInfos|member|ETH_DMARxFrameInfos RxFrameInfos; /*!< last Rx frame infos */
DECL|RxMode|member|uint32_t RxMode; /*!< Selects the Ethernet Rx mode: Polling mode, Interrupt mode.
DECL|SecondFrameOperate|member|uint32_t SecondFrameOperate; /*!< Selects or not the Operate on second frame mode, which allows the DMA to process a second
DECL|SegCount|member|uint32_t SegCount; /*!< Segment count */
DECL|SourceAddrFilter|member|uint32_t SourceAddrFilter; /*!< Selects the Source Address Filter mode.
DECL|Speed|member|uint32_t Speed; /*!< Sets the Ethernet speed: 10/100 Mbps.
DECL|State|member|__IO HAL_ETH_StateTypeDef State; /*!< ETH communication state */
DECL|Status|member|__IO uint32_t Status; /*!< Status */
DECL|TransmitFlowControl|member|uint32_t TransmitFlowControl; /*!< Enables or disables the MAC to transmit Pause frames (Full-Duplex mode)
DECL|TransmitStoreForward|member|uint32_t TransmitStoreForward; /*!< Enables or disables Transmit store and forward mode.
DECL|TransmitThresholdControl|member|uint32_t TransmitThresholdControl; /*!< Selects or not the Transmit Threshold Control.
DECL|TxDMABurstLength|member|uint32_t TxDMABurstLength; /*!< Indicates the maximum number of beats to be transferred in one Tx DMA transaction.
DECL|TxDesc|member|ETH_DMADescTypeDef *TxDesc; /*!< Tx descriptor to Set */
DECL|UnicastFramesFilter|member|uint32_t UnicastFramesFilter; /*!< Selects the Unicast Frames filter mode: HashTableFilter/PerfectFilter/PerfectHashTableFilter.
DECL|UnicastPauseFrameDetect|member|uint32_t UnicastPauseFrameDetect; /*!< Selects or not the MAC detection of the Pause frames (with MAC Address0
DECL|VLANTagComparison|member|uint32_t VLANTagComparison; /*!< Selects the 12-bit VLAN identifier or the complete 16-bit VLAN tag for
DECL|VLANTagIdentifier|member|uint32_t VLANTagIdentifier; /*!< Holds the VLAN tag identifier for receive frames */
DECL|Watchdog|member|uint32_t Watchdog; /*!< Selects or not the Watchdog timer
DECL|ZeroQuantaPause|member|uint32_t ZeroQuantaPause; /*!< Selects or not the automatic generation of Zero-Quanta Pause Control frames.
DECL|__HAL_ETH_BACK_PRESSURE_ACTIVATION_DISABLE|macro|__HAL_ETH_BACK_PRESSURE_ACTIVATION_DISABLE
DECL|__HAL_ETH_BACK_PRESSURE_ACTIVATION_ENABLE|macro|__HAL_ETH_BACK_PRESSURE_ACTIVATION_ENABLE
DECL|__HAL_ETH_DMARXDESC_DISABLE_IT|macro|__HAL_ETH_DMARXDESC_DISABLE_IT
DECL|__HAL_ETH_DMARXDESC_ENABLE_IT|macro|__HAL_ETH_DMARXDESC_ENABLE_IT
DECL|__HAL_ETH_DMARXDESC_GET_FLAG|macro|__HAL_ETH_DMARXDESC_GET_FLAG
DECL|__HAL_ETH_DMARXDESC_SET_OWN_BIT|macro|__HAL_ETH_DMARXDESC_SET_OWN_BIT
DECL|__HAL_ETH_DMATXDESC_CHECKSUM_INSERTION|macro|__HAL_ETH_DMATXDESC_CHECKSUM_INSERTION
DECL|__HAL_ETH_DMATXDESC_CRC_DISABLE|macro|__HAL_ETH_DMATXDESC_CRC_DISABLE
DECL|__HAL_ETH_DMATXDESC_CRC_ENABLE|macro|__HAL_ETH_DMATXDESC_CRC_ENABLE
DECL|__HAL_ETH_DMATXDESC_DISABLE_IT|macro|__HAL_ETH_DMATXDESC_DISABLE_IT
DECL|__HAL_ETH_DMATXDESC_ENABLE_IT|macro|__HAL_ETH_DMATXDESC_ENABLE_IT
DECL|__HAL_ETH_DMATXDESC_GET_COLLISION_COUNT|macro|__HAL_ETH_DMATXDESC_GET_COLLISION_COUNT
DECL|__HAL_ETH_DMATXDESC_GET_FLAG|macro|__HAL_ETH_DMATXDESC_GET_FLAG
DECL|__HAL_ETH_DMATXDESC_SET_OWN_BIT|macro|__HAL_ETH_DMATXDESC_SET_OWN_BIT
DECL|__HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_DISABLE|macro|__HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_DISABLE
DECL|__HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_ENABLE|macro|__HAL_ETH_DMATXDESC_SHORT_FRAME_PADDING_ENABLE
DECL|__HAL_ETH_DMA_CLEAR_FLAG|macro|__HAL_ETH_DMA_CLEAR_FLAG
DECL|__HAL_ETH_DMA_CLEAR_IT|macro|__HAL_ETH_DMA_CLEAR_IT
DECL|__HAL_ETH_DMA_DISABLE_IT|macro|__HAL_ETH_DMA_DISABLE_IT
DECL|__HAL_ETH_DMA_ENABLE_IT|macro|__HAL_ETH_DMA_ENABLE_IT
DECL|__HAL_ETH_DMA_GET_FLAG|macro|__HAL_ETH_DMA_GET_FLAG
DECL|__HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_DISABLE|macro|__HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_DISABLE
DECL|__HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_ENABLE|macro|__HAL_ETH_ETH_MMC_COUNTER_ROLLOVER_ENABLE
DECL|__HAL_ETH_ETH_MMC_RESET_ONREAD_DISABLE|macro|__HAL_ETH_ETH_MMC_RESET_ONREAD_DISABLE
DECL|__HAL_ETH_ETH_MMC_RESET_ONREAD_ENABLE|macro|__HAL_ETH_ETH_MMC_RESET_ONREAD_ENABLE
DECL|__HAL_ETH_GET_DMA_OVERFLOW_STATUS|macro|__HAL_ETH_GET_DMA_OVERFLOW_STATUS
DECL|__HAL_ETH_GET_FLOW_CONTROL_BUSY_STATUS|macro|__HAL_ETH_GET_FLOW_CONTROL_BUSY_STATUS
DECL|__HAL_ETH_GET_PMT_FLAG_STATUS|macro|__HAL_ETH_GET_PMT_FLAG_STATUS
DECL|__HAL_ETH_GLOBAL_UNICAST_WAKEUP_DISABLE|macro|__HAL_ETH_GLOBAL_UNICAST_WAKEUP_DISABLE
DECL|__HAL_ETH_GLOBAL_UNICAST_WAKEUP_ENABLE|macro|__HAL_ETH_GLOBAL_UNICAST_WAKEUP_ENABLE
DECL|__HAL_ETH_INITIATE_PAUSE_CONTROL_FRAME|macro|__HAL_ETH_INITIATE_PAUSE_CONTROL_FRAME
DECL|__HAL_ETH_MAC_DISABLE_IT|macro|__HAL_ETH_MAC_DISABLE_IT
DECL|__HAL_ETH_MAC_ENABLE_IT|macro|__HAL_ETH_MAC_ENABLE_IT
DECL|__HAL_ETH_MAC_GET_FLAG|macro|__HAL_ETH_MAC_GET_FLAG
DECL|__HAL_ETH_MAGIC_PACKET_DETECTION_DISABLE|macro|__HAL_ETH_MAGIC_PACKET_DETECTION_DISABLE
DECL|__HAL_ETH_MAGIC_PACKET_DETECTION_ENABLE|macro|__HAL_ETH_MAGIC_PACKET_DETECTION_ENABLE
DECL|__HAL_ETH_MMC_COUNTERS_RESET|macro|__HAL_ETH_MMC_COUNTERS_RESET
DECL|__HAL_ETH_MMC_COUNTER_FREEZE_DISABLE|macro|__HAL_ETH_MMC_COUNTER_FREEZE_DISABLE
DECL|__HAL_ETH_MMC_COUNTER_FREEZE_ENABLE|macro|__HAL_ETH_MMC_COUNTER_FREEZE_ENABLE
DECL|__HAL_ETH_MMC_COUNTER_FULL_PRESET|macro|__HAL_ETH_MMC_COUNTER_FULL_PRESET
DECL|__HAL_ETH_MMC_COUNTER_HALF_PRESET|macro|__HAL_ETH_MMC_COUNTER_HALF_PRESET
DECL|__HAL_ETH_MMC_RX_IT_DISABLE|macro|__HAL_ETH_MMC_RX_IT_DISABLE
DECL|__HAL_ETH_MMC_RX_IT_ENABLE|macro|__HAL_ETH_MMC_RX_IT_ENABLE
DECL|__HAL_ETH_MMC_TX_IT_DISABLE|macro|__HAL_ETH_MMC_TX_IT_DISABLE
DECL|__HAL_ETH_MMC_TX_IT_ENABLE|macro|__HAL_ETH_MMC_TX_IT_ENABLE
DECL|__HAL_ETH_POWER_DOWN_DISABLE|macro|__HAL_ETH_POWER_DOWN_DISABLE
DECL|__HAL_ETH_POWER_DOWN_ENABLE|macro|__HAL_ETH_POWER_DOWN_ENABLE
DECL|__HAL_ETH_RESET_HANDLE_STATE|macro|__HAL_ETH_RESET_HANDLE_STATE
DECL|__HAL_ETH_SET_RECEIVE_WATCHDOG_TIMER|macro|__HAL_ETH_SET_RECEIVE_WATCHDOG_TIMER
DECL|__HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG|macro|__HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG
DECL|__HAL_ETH_WAKEUP_EXTI_DISABLE_EVENT|macro|__HAL_ETH_WAKEUP_EXTI_DISABLE_EVENT
DECL|__HAL_ETH_WAKEUP_EXTI_DISABLE_FALLINGRISING_TRIGGER|macro|__HAL_ETH_WAKEUP_EXTI_DISABLE_FALLINGRISING_TRIGGER
DECL|__HAL_ETH_WAKEUP_EXTI_DISABLE_FALLING_EDGE_TRIGGER|macro|__HAL_ETH_WAKEUP_EXTI_DISABLE_FALLING_EDGE_TRIGGER
DECL|__HAL_ETH_WAKEUP_EXTI_DISABLE_IT|macro|__HAL_ETH_WAKEUP_EXTI_DISABLE_IT
DECL|__HAL_ETH_WAKEUP_EXTI_DISABLE_RISING_EDGE_TRIGGER|macro|__HAL_ETH_WAKEUP_EXTI_DISABLE_RISING_EDGE_TRIGGER
DECL|__HAL_ETH_WAKEUP_EXTI_ENABLE_EVENT|macro|__HAL_ETH_WAKEUP_EXTI_ENABLE_EVENT
DECL|__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER|macro|__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER
DECL|__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER|macro|__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER
DECL|__HAL_ETH_WAKEUP_EXTI_ENABLE_IT|macro|__HAL_ETH_WAKEUP_EXTI_ENABLE_IT
DECL|__HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER|macro|__HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER
DECL|__HAL_ETH_WAKEUP_EXTI_GENERATE_SWIT|macro|__HAL_ETH_WAKEUP_EXTI_GENERATE_SWIT
DECL|__HAL_ETH_WAKEUP_EXTI_GET_FLAG|macro|__HAL_ETH_WAKEUP_EXTI_GET_FLAG
DECL|__HAL_ETH_WAKEUP_FRAME_DETECTION_DISABLE|macro|__HAL_ETH_WAKEUP_FRAME_DETECTION_DISABLE
DECL|__HAL_ETH_WAKEUP_FRAME_DETECTION_ENABLE|macro|__HAL_ETH_WAKEUP_FRAME_DETECTION_ENABLE
DECL|__STM32F1xx_HAL_ETH_H|macro|__STM32F1xx_HAL_ETH_H
DECL|buffer|member|uint32_t buffer; /*!< Frame buffer */
DECL|length|member|uint32_t length; /*!< Frame length */
