.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000010000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000000000000000100
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000010000000000000
000001010000000001
000000000000001110
000000000000111000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000110000010000
000000000000000100
000011010000000001
000000000000000010
000000000000000000

.io_tile 7 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000110000000010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
000000000000100100
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000001110000000000
000000001000000001
000000000000010010
000000000000110000
001000000000000100
000011010000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
001100000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101100110100111000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001101100000010000000001000000001000000000
000000000000000101000010100000001100000000000000000000
000000000000001000000000010000000001000000001000000000
000000000000001011000010100000001101000000000000000000
000000000000000101000000010000000001000000001000000000
000000000000000000000011010000001111000000000000000000

.logic_tile 2 19
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000001010001100000000101011101000011111000000000
000000000000100000000000000000001010000011110000000100
000000000000000001100110000101101110000011111000000000
000000000000000000000000000000011101000011110000000100
000000000000001101000000000101001111000011111000000000
000000000000000001100000000000111010000011110000000100
000000000000000000000000010101100000000010101010000101
000000000000000000000010000000001110000001010010000101
000000000000000000000000010000011111000011111000000100
000000000000001001000010000000001000000011110000000000
000000000000000011100010100000011111000011111000000000
000000000000000000100010100000011101000011110000000100
000000000000000101000111000111100000000000001000000000
000000000000000000000110100000100000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000111100110010111100000000000001000000000
000000000000000000000010000000001011000000000000001000
000000000000001001100000000101000000000000001000000000
000000000000000001000000000000001000000000000000000000
000000000000000111100111100111011110000011111000000000
000000000000000000100000000000111001000011110000000000
000000000001000000000000010111001100000011111000000000
000000000000000111000010000000111001000011110000000000
000000000000001000000010100101101101000011111000000000
000000000000000011000010100000011000000011110000000000
000000000000000101000010100111111101000011111000000000
000000000000000101000110100000001000000011110000000000
000000000000100000000010100101111100000011111000000000
000000000000000000000110110000101100000011110000000000
000000000000001101000110010111111101000011111000000000
000000000000001011100010100000111101000011110000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100111000000000000000000000000000000
000000000000001111100100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011011001100110000000001
000000000000000000000010000101001110110011000000000000
000000000000000111100000001001111010100010000000000000
000000000000000000100000000001011111001000100000100000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011101100000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000101100001001001000100000100
000000000000000000000000000000101001001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000001010000001010110000100
010000000000100000000000000001010000000010100010000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000010000000000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000010001011101000000100000000000000
000000000000000000000100001001101000001100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000001111000000000000
000000000000000000000010000000001100001111000000000000
000000000000000111000000011111011111000000000000000000
000000000000000000000010100111111111000001000000000000
000010100000000101100110110000000000000000000000000000
000001000000000000000010100000000000000000000000000000

.logic_tile 3 20
000000000000000101000000000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
101000000000001000000000000001100000000000001000000000
000000000000000001000010110000100000000000000000000000
110000000000000000000000011101001000010100001110000001
110000000000000000000010001111100000000001011010000101
000000000000000000000110001000001000000100101110000000
000000000000000000000000001011001101001000011010000101
000000000000000000000110001000001001000100101110000100
000000000000000000000000001111001000001000011010000111
000000000000000000000111011111101000010100001110000101
000000000000000000000110001011000000000001011010000001
000000000000000000000011001000001001000100101110000101
000000000000000000000000001111001101001000011010000010
110000000000000001100111001101101000010100001100000101
100000000000000000000100001011100000000001011010100001

.logic_tile 4 20
000000000010000000000000000101011100000011111000000000
000000000000000000000000000000011100000011110000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000100000000000000111000000000000001000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 5 20
000000000000010111000000000000000000000000001000000000
000000000000100000100000000000001110000000000000001000
000000000000000000000111000011100000000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000101100110011000000000100
000000000000000000000000010011101001001100111000000000
000000000000000000000011100000001001110011000000000100
000000000000000000000111000101101001001100111000000000
000000000001010000000100000000101100110011000000000000
000000100000000000000011100011101000001100111000000000
000001000000001001000100000000001000110011000000000000
000000001010000001000000000111101001001100111000000100
000000000000000000000010010000001100110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000001000000000000001111110011000000000000

.ramt_tile 6 20
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 7 20
000000000110000111100110010001100000000000001000000000
000010100001011111100011100000001100000000000000001000
000000000000000111000000010001000001000000001000000000
000000000000001001000011110000101100000000000000000000
000000000000000111000111100001000000000000001000000000
000000000000000000000010010000001000000000000000000000
000000000000001000000110010001101010000011111000000000
000000000000001111000011100000101001000011110000000000
000000000000001000000000000111101010000011111000000000
000000000000000101000000000000011011000011110000000000
000000001100000111100000010111111000000011111000000000
000000000000000000100010000000001111000011110000000000
000000000000100000000000010101101111000011111000000000
000000000000011111000011100000001101000011110000000000
000000000000001001100111000101111111000011111000000000
000000000000000001000000000000111011000011110000000000

.logic_tile 8 20
000000001000000000000110100111011100000011111000000000
000010000000001111000000000000101100000011110000001101
000000000000000101100110100001100000000000001000000000
000000000000001001000010010000101100000000000000000000
000000000000000001000011100111100001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000001011100011110001000000000000001000000000
000000100000000101100010100000001001000000000000000000
000000000000001101100000000101100001000000001000000000
000000000110000001000000000000001010000000000000000000
000000000000000101000000000101000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000011100000101010000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000001111000000000000101001000000000000000000

.logic_tile 9 20
000000000000000001100110010101000000000000001000000000
000000001000000000000010000000000000000000000000001000
000001001000000000000000000000001010000011111000000000
000000100000000000000000000000011000000011110001000100
000000000000001000000011100111101010000011111000000000
000000000000000101000010010000111001000011110000000000
000000000000001001100010010000011010000011111000000000
000000000000000001000110000000011001000011110000000000
000000000000000001000000000101101100000011111000000000
000000000000000000100000000000001110000011110000000000
000000000000000000000000000101111100000011111000000000
000000000000101111000010010000010000000011110000000000
000000000000001001000000000101101110000011111000000000
000000000000000111100000000000100000000011110000000000
000000000000000000000110000111111100000011111000000000
000000000000000000000010010000100000000011110000000000

.logic_tile 10 20
000001000000000000000000000111000000000000001000000000
000010000000000000000000000000000000000000000000001000
000000000000000000000011100000000001000000001000000000
000000000000000000000011100000001001000000000000000000
000000000000000000000000000111000000000000001000000000
000000100000000000000000000000100000000000000000000000
000000001111001000000000000001100000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000001000000000011000000000000001000000000
000010000000000000100000000000000000000000000000000000
000000000001000001000000000111000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000100001000000011100101100000000000001000000000
000000000000001011000111110000000000000000000000000000
000000001110000000000000000000000001000000001000000000
000001000000100000000011100000001100000000000000000000

.logic_tile 11 20
000000000000100111100011100001100000000000001000000000
000000000000010000000111110000101011000000000000001000
000000000000000000000011110011100001000000001000000000
000000001000100000000011100000001111000000000000000000
000001000000000000000111110001000001000000001000000000
000010000000000000000111100000101111000000000000000000
000000001011000111100000000111000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000011100111000000000000001000000000
000000000000000000000111100000001001000000000000000000
000000000000001000000011100011000000000000001000000000
000000000011010111000100000000101000000000000000000000
000000001010000001000000000011100001000000001000000000
000010100000000111100000000000101010000000000000000000
000000000000000000000010010001100000000000001000000000
000000000000100000000111010000101101000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
101000000000000000000000010000001010000011110100000000
000000000000000000000011010000000000000011110000000000
010000000000000111100011100000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000010100000000000000000000000001001001111000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000010110100100000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000111100001000000000000001000000000
000000000000000111000100000000100000000000000000001000
000001000000000000000000000011100000000000001000000000
000010100000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000111000000000000001010000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000101000000000010000000000000000001000000000
000000000001011011000011000000001111000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001100000000000000000000
000000000000001000000000010000001000111100001000000001
000000000000000011000011010000000000111100000000100001

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001001100000000011000000000000001000000000
000000000000000001100000000000101010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000000000110000011100000000000001000000000
000000000000000001000000000000101010000000000000000000
000000000000001000000000000101011101000011111000000000
000000000000000111000010000000001000000011110000100010
000000000000000011100000000111100000000000001000000000
000000000000000001100010000000001111000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000010000000001110000000000000000000
000000000000000111100000000101101100000011111000000000
000000000000000000000000000000101010000011110000100010

.logic_tile 2 21
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001110000000000000001000
000011000000001000000110000001000001000000001000000000
000000000000001001000100000000001111000000000000000000
000001000000000000000110010101000000000000001000000000
000000000000000000000110010000101000000000000000000000
000000000000000001100000010101000000000000001000000000
000000000000000000100010010000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001001000000000000000000

.logic_tile 3 21
000000001100001001100000000101101000000100100100000000
000000000000000001000000000000101000000100101010110101
101000000000000000000000011000000000101111010100000001
000000000100000111000010001101001000011111101011000001
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000000000000000000000000001000000001101111010000000010
000000000000000000000000000001001111011111100010000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001100000000101100001010000100100000000
000000000001000000000000000111101001000110001000100101
110000000000100000000010000000000000000000000000000000
100000000000010000000100000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000000000000000000000001000000000
000000000001000101000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000001000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010100
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010101101111010110011000000000000
000000000000000000000000000001011110000000000000000100
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000001000001000000011100101011010000011111000000000
000000100000000001000000000000001000000011110000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000001000001111000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001001000000000000000000
000000000001010000000000000001000000000000001000000000
000000000000100000000000000000100000000000000000000000
000000100000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000001010000000000000000001000000000000001000000000
000010100000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 8 21
000000100000001000000000000011000000000000001000000000
000001000000000101000000000000001000000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001010000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000000000000001111000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 9 21
000000000000001000000000000000001010000011111000000000
000000000000000001000000000000001000000011110000010000
101000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000
010000000000000000000111100000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000100100000010
000001001110000000000000000000001110000000000010000101
000000000000001111100000000011101100001100110010000001
000000000000001001000000000111000000110011000000000100
110001000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000010
000000000000000000000000000000000000111100000000000010
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 11 21
000010101000000000000000000101000001000000001000000000
000000100000000000000000000000001110000000000000010000
000000000000000000000000000000000001000000001000000000
000001000000000000000000000000001011000000000000000000
000000000010000000000000000101100000000000001000000000
000010000001011111000000000000100000000000000000000000
000000100001000000000000000000000001000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000000000001000000001000000000
000001000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000001100000000000000000000100000000000000000000000
000010000000000111000000000000000001000000001000000000
000001000000000000100000000000001011000000000000000000

.logic_tile 12 21
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
101000000000000000000000000001000001001100110000000000
000000000000000000000000001111001101110011000000000000
010000000000000000000010001011001100111001010110000000
110010000000000000000100000101011100101001000011000000
000000000000100111100000001000000000001100110000000000
000000000001000000100000001011001111110011000000000000
000000100010000001100110000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000010000000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000100000000000110010000000000000000001000000000
000000000000000000000010000000001111000000000000001000
000000000000000001100000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110011001010000011111000000000
000000000000000000000111110000011001000011110000000000
000000000000100000000011110000011110000011111000000000
000000000001000000000111100000011001000011110000000000
000000000100000111000000000111111101000011111000000000
000000000000000000100000000000001110000011110000000000
000000000000000011100110000000011011000011111000000000
000000000000001111100000000000011000000011110000000000
000000001000000000000011100111111010000011111000000000
000000000000000000000000000000110000000011110000000000
000000000000101111000111010000001011000011111000000000
000000000001000001100010000000011101000011110000000000

.logic_tile 14 21
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000001000000001000000000000101100000000000001000000000
000010100000000111000000000000000000000000000000000000
000000100000000000000000010111100000000000001000000000
000001000000000000000011110000001110000000000000000000
000000000000000001000000000111000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000100000000000000010100000000000000000001000000000
000001000000000000000100000000001111000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000011100011100000000001000000001000000000
000000000000000000100100000000001000000000000000000000
000000000000001000000000000000001000111100001010000000
000000000000000011000000000000000000111100000000000100

.logic_tile 15 21
000000001010000111000111100111000000000000001000000000
000000000000000000100010110000100000000000000000001000
000000000000000101000010110101100000000000001000000000
000000000000001111100111010000001100000000000000000000
000000000110010000000010100001001001001100111000000000
000000000001100000000100000000001001110011000000100000
000000000000000111000000000101001000001100111000000000
000000000000000000100000000000101000110011000000000000
000000000000000111100000000001001000001100111000000000
000000000000000000100000000000001001110011000000000000
000000000000000000000000000101101000001100111000000100
000000000000010000000000000000001001110011000000000000
000010100000000000000000010001101001001100111000000000
000001000001010000000011100000101010110011000000000000
000000000000000000000000000001101001001100111000000000
000001000000000000000000000000001000110011000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000111001111000011111000100001
000000000000000000000000000000011010000011110000010000
000000000000000000000000000011001001011100000000000001
000000000000000000000000000000101100011100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000001000000000000000000000000000001000000000
000000000000001001000000000000001000000000000000010000
000000000000000000000000010000001000111100001000000000
000000000110000000000010010000000000111100000000000100
000000000000001001100000001101101011000000000000000000
000000000000001001100000000011001101100000000000000000
000000000000011000000000000001011101000000000000000000
000000000000000001000000000111011010010000000000000010
000000000000000000000000000000000001010000100000000000
000000000000000000000000000101001001100000010000000000
000010100000000000000000000111001111100000000000000000
000000000000000001000010000111101110000000000000000100
000000000000100011100011100000000000000000000000000000
000000000001010001100100000000000000000000000000000000
000000000000000000000000000011111101000000000000000001
000000000000000001000000000101101010010000000000000000

.logic_tile 3 22
000000001100001000000111100111001000000011111000000000
000000000000000011000100000000011010000011110000001010
000010100000001000000000000001100000000000001000000000
000000000000000111000010100000101111000000000000000000
000000001100001101000000010011101110101010101000000000
000000000000001111000011110011011101010101010000000000
000000000000001001000010010001100001000000001000000000
000000000000001111000011100000001101000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000001111000010000000101000000000000000000000
000010000000000001000010000111000000000000001000000000
000001000000000000000000000000101010000000000000000000
000010101110001000000010010101000001000000001000000000
000000000000000001000011100000101010000000000000000000
000000000010000000000000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000

.logic_tile 4 22
000000001110001000000000000000000000000000001000000000
000000000000001001000000000000001000000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000001000000000
000000000001000000000000000000001000000000000000000000
000001000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000001000000000
000000100000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000001000000000
000010100000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000111000000000001000000001000000000
000010100000000000000100000000001010000000000000000000
000000000000000000000000000000001001110011001000000000
000000000000000000000011110000001110110011000001000000
000000000000000000000000000011001000101010101000000000
000000000000001111000000000000100000101010100001000000
000000000000000000000111100001101000101010101000000000
000000000000000000000011100000100000101010100001000000
000000000000000000000000000111001000101010101000000000
000000000000000000000000000000100000101010100001000000
000000000000000000000111000011001000101010101000000000
000000000000100000000110000000100000101010100001000000
000000001010000001000000000000001000110011001010000000
000000000000000000100000000000001111110011000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000101100000000000001000000000
000010100000000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001000000000000011110000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000001000010000000000000000000100000000000000000000000
000000100000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000101000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001001010000000000000000001011000000000000000000

.logic_tile 8 22
000000000001000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000010000
000000000001000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000010000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000100000010000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000001000000000110100111100000000000001000000000
000000000010000000000000000000100000000000000000000000

.logic_tile 9 22
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001110000000000000001000
000000000000000000000111100101000001000000001000000000
000000001111010000000000000000101111000000000000000000
000000000001000000000111100001001000001100111010000000
000000000100000000000100000000000000110011000000100000
000000001101010111100111100111101001001100111010000000
000000000000000000000100000000101111110011000000100000
000000000000000000000000000001101001001100111000000000
000001000000000000000000000000101100110011000000000100
000000000000000000000000000101101001001100111010000000
000000001100000001000000000000101111110011000000000100
000000000000000101100000000111101001001100111010000000
000000000000000000000000000000101010110011000000100000
000000000000100000000110100011101000111100001010000000
000000000101000000000010000000000000111100000000000110

.logic_tile 10 22
000001100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
101000000000010111000000000101101111101000010110100000
000000000000100000100000001101011010010110110010100110
010000000000000000000111100000000000000000000000000000
110000000000001001000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
110010100000000000000010001111101110110001110100000010
100001000000000000000000000001111010110000011000100011

.logic_tile 11 22
000000000110000000000000000000000001000000001000000000
000000000000100000000000000000001101000000000000010000
000000000000000000000000000011100000000000001000000000
000001000000000000000000000000100000000000000000000000
000001000000000000000000000000000001000000001000000000
000000100000000000000000000000001101000000000000000000
000001000001000000000000000011100000000000001000000000
000010100000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000010000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000001100000000000010010000100000000000000000000000
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000001000000000000000000000100000000000000000000000

.logic_tile 12 22
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000001000000101111100000000001100000000000001000000000
000010001110010111100000000000001011000000000000000000
000000000000000101000010110101101001001100111000000000
000000000001000000100111110000001010110011000000000000
000001000110001101000010100101001001001100111000000000
000010000000000111100110110000101010110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101000110011000000000000
000001000000000000000000000101101001001100111000000000
000010000000000000000000000000101010110011000000000000
000000000000000000000110100101101000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000110000000000000000111001001001100111000000000
000000000000000000000000000000101010110011000000000000

.logic_tile 13 22
000000000000001000000000000000011110000011111000000000
000000000000000001000000000000001000000011110000010000
101000100000000111100110100000001000111100001000000000
000010100000000111000000000000000000111100000000000000
110000000000001001100000010101011101010110000000000000
010000000000001111000010000000001111010110000000000000
000000000000000001000110001001111011101000010100000000
000000000000000000000100001001011101010110111001000101
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001000000000111100010100101101010001110000000000000
000000100000000000000000000000001010001110000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000010001111000000001111000010000100
100000000000001101000100000001101011101111010001100000

.logic_tile 14 22
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101010000000000101100010101101000001011111100010000001
000000000000000000000011100001101001101001010000000100
010000000000000000000111000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000100000000000010011111001001100110000000000
000000000001010000000010000000011100110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010001001100000001101001111111101000100000001
000000000000000011000000001101111001110100000001000000
000000000000000000000110000011100001001100110000000000
000000000000000000000000000000001100110011000000000000
110000000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000111100010101001001000001100110000000000
000000000001010000000011111011000000110011000000010000
101000000000000000000010100000000000000000000000000000
000000000000010101000010100000000000000000000000000000
010010000000000000000010101111011011101000010110100000
010001000000000000000100000001101111011110101001000100
000000000000000000000010100111101010110000110110100000
000000000000001101000110111111111001110100010001100000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000011111111010111001010100000000
000000000000000000000010001001111111010110001001100100
000000000000001000000000001111001110111100000110000000
000010100000000001000011101111101100110100010001100100
110000000000000000000010000111111001111100000100000000
100000000000000000000000001111111011111000101001100110

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000111000111100001100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101001000111100001000000000
000000000000000000000000000000100000111100000010000000
000000000000000000000000000101001000010100000010000001
000000000000000000000000000000000000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000010000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010010101000000000000001000000000
000000000000000000000011000000101011000000000000000000
000000000000000001000010000101100000000000001000000000
000000000000000001000000000000000000000000000000000000
000001000000000001000010000000000001000000001000000000
000000100000000001000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000010001100111100011000000000000001000000000
000000000000100000000100000000001111000000000000010000
101000000000000000000000000000001100000011111000000000
000000000000000000000000000000001000000011110000000000
010000000000000000000111100000001000111100001000000000
110000000000000000000000000000000000111100000000000000
000000000000001000000000000000000000000000100110000000
000000000000000001000000000000001001000000001000000000
000000000000000001000000000111101111101101010000000000
000000000000001111000000000000001110101101010010000000
000010100000001000000000000000011101110000010000000000
000000000000001011000000001001001010110000100000100000
000000001110001000000011100000000000000000000000000000
000000000001000111000000000000000000000000000000000000
110000000000101101000000000000000000000000000000000000
100000000000011011000000000000000000000000000000000000

.logic_tile 4 23
000001000000000000000111010101001001000000000000000000
000010100000000000000111010111101010000100000000010000
000000000000000111000111010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001001000010010001101100000010100010000000
000000000000000111000010100000110000000010100000000010
000000000000001011100011100001101101001001010000000000
000000000000000011100100000111101101010110100000000001
000001000000100001000111101101011000000101010000000000
000000100111010001000011111101001010101010000000000000
000000000001000001100110000011001000110011000000000000
000000000000100000000010001001111100000000000000000000
000001001110101111000010000101011010110011000000000000
000000100001010001000000000101001011010010000000000000
000001000100001000000000001111011101100000000000000000
000000000000000001000000000111111100000000000000000000

.logic_tile 5 23
000000000001000000000111110000001000111100001000000000
000000000000000000000010000000000000111100000010010000
000000000000001111100000000000000000000000000000000000
000000100000001111000000000000000000000000000000000000
000000000000001111000000001001011000100010000000000000
000000000000001111100011110001101010001000100000000000
000000000000000111100111101101111010110011110000000000
000000000000001111100100000101011011010010100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011110100000000010000000
000000000000000000000000001011111010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110000101111111111100110000000000
000000000000000001000000001101101110101000010000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 23
000000000000000000000000010000000000000000001000000000
000000000000000000000011110000001001000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000010100000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000001000000000000000000000000100000000000000000000000

.logic_tile 8 23
000000000110000000000000000000000001000000001000000000
000000000001010000000000000000001011000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110000101100000000000001000000000
000000000001010000000100000000100000000000000000000000
000000001010000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000110000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000001000000000000000000000000100000000000000000000000

.logic_tile 9 23
000000000000000111100010001001101001101000000000000000
000000000000000000000010001011001110000100000000110000
000000000100000101000000000000000000000000000000000000
000000000000010101000010100000000000000000000000000000
000000000000001001100010101111011111110011000010000000
000000000000001111100010101111101000000000000000000000
000000000100000001000011100001011001100010000000000000
000000000000000101000000000101111000000100010000000000
000000000000100000000000000001011011110011000000000000
000000000001010000000000001101001011000000000000000000
000000000000000000000000010000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000001000000000011100000011111011110011110100000000000
000000000000000001100011100101011010011101000000000000
000001000000100001000111000101101110110011000000000000
000000100000000001000010001001001011000000000000000000

.logic_tile 10 23
000000001110000000000010010001000000000000001000000000
000000000000000000000011110000101100000000000000001000
000000000000100000000000000101011110000011111000000000
000000000001000111000000000000001101000011110001000011
000001000000100001100010100111000000000000001000000000
000000100000000000000100000000001001000000000000000000
000000000000000111000000000111001010000011111000000000
000000000000000000000000000000111111000011110000000000
000000001110000111000111100011011111000011111000000000
000000000000001101100111110000001100000011110000000000
000000000011011101000010100011000001000000001000000000
000000000000100001100100000000101100000000000000000000
000000000000000000000110000111100001000000001000000000
000001000000000001000010000000101000000000000000000000
000000000000111001000000000101100001000000001000000000
000000001111010011000010110000001101000000000000000000

.logic_tile 11 23
000010100000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000001000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000100000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000010000000000000000000100000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000001000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001110000000000000000000001101000000000000000000

.logic_tile 12 23
000000000110001000000010111000001001001100110000000000
000000001010000011000011111111001100110011000000010000
101000100000010101000000011001001111101000010100000000
000000000000100101000011101101011010010110111010000100
010001000000000000000111101000001101001100110000000000
110000000010001111000110100111011111110011000000000000
000000001110101111000000000001101110101001010110000001
000000000001001111000010101001111100010110010010000110
000000101000001001000110000011001111111100000110000001
000001000000001111000000001111001010110100010000000100
000000000000001000000000000111001100110000110110000100
000000000000000001000000000011101011110100010011100100
000000000000001000000111101101011110101001010110000000
000000000000000001000000000001011000010110011000000110
110000000000000001100011111001001110101001010110000001
100000000000000000000111000001111100010110011000100000

.logic_tile 13 23
000000000000000000000011110001000000000000001000000000
000000000000000000000010100000101100000000000000001000
000000000000001101100000010001100000000000001000000000
000000000000000111000011100000001101000000000000000000
000000000000000111000110000001100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001001100110000101001001000011111010000000
000000000001010001000011100000111011000011110000000000
000000000000001001000011100101101111000011111010000000
000000000000001111100000000000011100000011110000000000
000000000000001000000000000101101110000011111010000000
000000000000000011000000000000011110000011110000000000
000000000000101000000010100111111110000011111000000000
000000000000011011000110110000101010000011110000100000
000000000000000101000000010101111110000011111000000000
000000000000001101100010000000101100000011110000100000

.logic_tile 14 23
000000000000000111000000000001000000000000001000000000
000010100000000000000000000000000000000000000000001000
000000000000000101000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000110000000000000000111001000001100111010000000
000000001100001111000000000000100000110011000000000000
000000000001000000000000000011101000001100111000000000
000000000000000000000011110000100000110011000001000000
000000000000000000000000000101001000001100111010000000
000000100000000000000011110000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000011110000001011110011000001000000
000000000000000000000110010000001000001100111000000000
000000000001010000000111100000001101110011000001000000
000000000000000000000000000111001000001100111000000000
000000100000010000000000000000100000110011000000000000

.logic_tile 15 23
000000000000000000000010100000000000000000001000000000
000000000000000000000010100000001111000000000000001000
000000000000000101000000010000000000000000001000000000
000000000000000000000011110000001100000000000000000000
000000000001010111100000000000001000001100111010000000
000000000000100000100000000000001010110011000000000000
000000000010000000000010100000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000011100000000000001000001100111000000000
000000000000000000100000000000001001110011000000000000
000001000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000010000000
000000000000000000000111100000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000001000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000100000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000001111000000000000001011000000000000000000
000000000100000001000000000000000001000000001000000000
000000000000000000100011110000001000000000000000000000
000000000000000111000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000000000000011000000001100000000000000000000
000000000001010001000000000111100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000001000011100000001010000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000001000000000010101001001010100000100000000
000000000000000001000011011001101011001000000000010000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000001111000010000000
110000000000000000000011000000001000001111000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000000111100111100000000001000000001000000000
000000000000001101100100000000001011000000000000000000
000000000000000111000000010001100000000000001000000000
000000000000000000000011100000001010000000000000000000
000000000000000000000000010000000001000000001000000000
000000001110000000000011110000001001000000000000000000
000000000000000000000111100101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001000000000000000000000000000000000001000000000
000000001100000001000010000000001101000000000000000000

.logic_tile 4 24
000000100000000000000111100000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101000000000111100001000000001000000000
000000001110001101100000000000001110000000000000000000
000000000000100000000000010011100000000000001000000000
000000000001001101000011000000001100000000000000000000
000000000000000111000010100000001001011100000000000010
000000000000000000000000001001001111101100000010100000
000000000000000101100010101011111010000000000000000000
000000000000010000000010100101101101100000000000000000
000000000000000111000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000

.logic_tile 5 24
000000000000000000000010100011100000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000111000000000111011110000011111000000001
000000000000000000000000000000000000000011110001000100
000000000000000111000000000101000000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000001101000100000000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000001000001100000001111101000000011100000000000
000000100000000000000000001101001010000011110010000000
000000000000100101000000000000000000000000000000000000
000000000001010001100000000000000000000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000001001101000000100000000000000
000000000000000000000000000011001111000000000000010000
000000000000000111000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000111111110110110100000000000
000000000000000000000000000101101111101001010000000100
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000111000111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000

.logic_tile 8 24
000000000000000000000110001101101001000011100000000000
000000000000000000000100001101101101000011110000010001
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001010000000000000000011001010100010010000000000
000000000000000000000010000111011111001001100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000001010001000010001111101001000000000000000000
000000000000000000000000000011111000010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 9 24
000000000000000001100110010111011100000011111000000000
000000000000000001100111100000001000000011110010001010
000000000001000001100000000111100000000000001000000000
000000000000000111000000000000101000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101101000000000000000000
000001000000101000000110000011100000000000001000000000
000010100000001001000000000000101001000000000000000000
000000000000000000000111000101100001000000001000000000
000000000000000000000111100000001000000000000000000000
000000000000000101100010000011101111000011111000000000
000010100000000111000010000000011000000011110000000000
000000000000001000000010100111111110000011111000000000
000000001000000001000000000000101001000011110000000000
000000000001000101000010010101111111000011111000000000
000000000000100101000010000000101101000011110000000000

.logic_tile 10 24
000000000000101000000000000011100000000000001000000000
000000000001010101000000000000001100000000000000010000
101000000000000000000000010000011010000011111000000000
000000000110000000000011100000011100000011110000000000
010000000000000000000011100000001000111100001000000000
110000000110000000000100000000000000111100000001000000
000000000000000101000010110111111000001100110000000000
000010000010000000100111010000010000110011000000000000
000000000000000001100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000001000000000001000000000000000100000101
000000000000000000000000000000000000000001000010000000
000001000000000000000110001101101110100010000000000000
000000100000000000000010100101111111000100010000000000
110000100000000111000000000000000000000000000000000000
100001000100000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000011100011110000001000111100001000000000
000001000000000111000110010000000000111100000000010100
000000000000011001100111001001101000100010000000000000
000000000000100001000110111001111111000100010000000000
000000000000000000000111010001011110110011000000000000
000000000000000000000111000111111000000000000000000000
000000000001011101100111110000000000000000000000000000
000000001100101111000011010000000000000000000000000000
000000000001000000000000011101111101110011000000000000
000000000000000000000010000101101011000000000000000000
000000000000001101100110000001001010110011000000000000
000000000000000101000000001101111111000000000000000000
000000000000000111100110111001111100100000000000000000
000000000000000000100010100001011101000000000000000000
000000000000000000000000011111011100100010000000000000
000000000000000000000010100101101000000100010000000000

.logic_tile 12 24
000000000001010101000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000010100101000001000000001000000000
000000000000000101000010100000101100000000000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000010000000000000000000000111101001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000100000000000000000001110110011000000000000
000000000000000011100000000011101001001100111000000000
000000000000000000100010000000101100110011000000000000
000010100000000000000000000011101001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000011100000000000001001111100001000000000
000000000000000000100000000000001100111100000000100001

.logic_tile 13 24
000000000000000000000000000101011011000011111000000000
000000000000000000000000000000011101000011110000110000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000100000001000000000000001011000000000000000000
000000000000000000000110110101100000000000001000000000
000010000000000000000010100000100000000000000000000000
000010100000000000000000000000000001000000001000000000
000001001010000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000001110000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 14 24
000000000000000000000000000000001000001100110000000000
000000000000000000000000000011000000110011000001010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000001001001100110000100000
000000000000000000000000000000001000110011000000010000
000000000000101000000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000011101000010100000000000000
000000000000000000000000001011000000000000000000010000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000111000011100000000001000000001000000000
000000001000000000100100000000001100000000000000001000
000010000000011111000000000111000000000000001000000000
000001000000101011100000000000001010000000000000000000
000000000000000000000111100111100001000000001000000000
000000000000100111000000000000101000000000000000000000
000010000000000000000000000000000000000000001000000000
000001001100000000000000000000001110000000000000000000
000000000001100000000000000101000000000000001000000000
000000000000000000000000000000001011000000000000000000
000010000000001000000000000001100000000000001000000000
000001001110000101000000000000001000000000000000000000
000000000000000101000000000001000000000000001000000000
000000000000000111100000000000100000000000000000000000
000000000001010000000000010001100001000000001000000000
000000000000100000000011010000001000000000000000000000

.logic_tile 3 25
000000000000000000000000000101001100000011111000000000
000000000000000000000000000000000000000011110011010001
000000000000000000000000000000001000111100001000000000
000000000100000000000000000000000000111100000010000000
000000000000001000000000000011111110000010100010000000
000000000000000001000000000000000000000010100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010110011000000010110100010000100
000000000000000101000010100000100000010110100000000000
000010100000000101100000000011111010000000000000000000
000001000000000000000011111011110000101000000000000000
000000000000000000000110101011011110000010000010000000
000000000000000000000000001111011100000000000000000000
000000000000001000000110111011001111000000000000000000
000000000000000101000010100111111100100000000000000000

.logic_tile 4 25
000000000000000000000110010000000000000000001000000000
000000000000000000000010000000001100000000000000001000
101000000000000001100110000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010101000001000000100101100000001
000000000000000000000100000111001001001000011010100101
000000000000001000000000001000001000000100101100000000
000000000000000001000000000011001001001000011011100001
000000000000000000000000001101101000010100001110000101
000000000000001001000000000111000000000001011011000110
000000000000000111000000001000001001000100101110000011
000000000000000000000000000011001000001000011010000010
000000000000000000000000001111101000010100001110000011
000001000000100000000000000111100000000001011010100010
110000000000000111000000011000001001000100101110000011
100000000000000000000010000011001001001000011010000001

.logic_tile 5 25
000000000000000000000110100011100000000000001000000000
000000000000000000000010010000000000000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000110010111111010000011111010000000
000000001100000000000010100000111101000011110001100000
000000000000001000000110110101011010000011111010000000
000000000000000001000010100000110000000011110001100000
000000000000010000000000010101101110000011111000000100
000000001000101111000010000000001110000011110001000100
000001000000000111100000000011000000000000001000000000
000010100000000000100000000000000000000000000000000000
000000000000000001000010100000001000111100001000000000
000000000000001101000100000000000000111100000000100000
000010000000010000000000000001001110100000000000000000
000000000000000000000010001001111011000000000000000000

.ramb_tile 6 25
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 25
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001000000011100101100001000000001000000000
000000001000000111000000000000101100000000000000000000
000000000000000111100111100001000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000011100101100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000001010000000111100000000001000000001000000000
000000000000100000000100000000001110000000000000000000
000000000000000001000111100000000001000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000111100000000000000000000000001000000000
000010100001010000100000000000001010000000000000000000
000000100000000111100000000101000001000000001000000000
000001000000000000100000000000101001000000000000000000

.logic_tile 8 25
000000000000000111100000000001100001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001111000111100111100001000000001000000000
000000000000001011000100000000101001000000000000000000
000000000000000111000000000111000000000000001000000000
000000000000000000100010000000101110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000001000010100001000001000000001000000000
000010000000000000100000000000001100000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000101000010100000001100000000000000000000
000000000000000001000011100101000001000000001000000000
000001000000000000000110000000101101000000000000000000
000000100001000101000010000101000001000000001000000000
000000001000000000000000000000001101000000000000000000

.logic_tile 9 25
000000000001100001100110010101011110000011111000000000
000000000000000000100011110000111100000011110000010000
000000000000001000000000010000000000000000001000000000
000000000000001011000010010000001000000000000000000000
000000000000000111100000001011101001011100000000000001
000000000000000000000010011001101111111100000000000000
000000000000000000000111000011101010100010000000000000
000000000000000000000011100011001101001000100000000000
000000000000001011100110101111001110100010000000000000
000000000000000001100010001101101101001000100000000000
000000000110001000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000100000000000000000010101100001100110010000000000
000000000000000101000010110000101000100110010000000100
000000000000000000000110010000001000101000000000000000
000000000000000000000010101001010000010100000000000000

.logic_tile 10 25
000000000001000000000111110111000000000000001000000000
000000000000000000000111110000100000000000000000001000
000000000000000001000000000000000001000000001000000000
000000000000000111100000000000001000000000000000000000
000010000000000000000000000011101000001100111000100000
000000000000000000000000000000001101110011000000000000
000001000000000000000000000001001000001100111000000000
000000100000000000000000000000100000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000011010000001111110011000000000000
000000000000000001000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000011100001001000001100111000000000
000001001000000000000111110000100000110011000000000000
000010000000000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000000000000

.logic_tile 11 25
000000000000010111100000000001011001010111100000000000
000000000000000000000000001011011100000111010000000000
101000000000000000000111100000000000000000000000000000
000000000000001001000011110000000000000000000000000000
010000000000001011100000000011001011010011110110100000
000000000000000001100011101111101000101011111001100011
000000000000000000000000000000000001001001000000000000
000000000000000001000000001111001111000110000000000000
000000000000000101100110000001001010010111100010000000
000000000000001101000011111011011010000111010000000000
000010000000000000000000000011011110100010000000000000
000001001100000001000000001101001100001000100001000000
000000000000001000000111111111011110011111100110000100
000010000000001011000110001111001111101101011001100011
110000100110001001100110000011011001010111100000000000
100001000000001011100010010001111010000111010000000000

.logic_tile 12 25
000000000000000011100110011001001000110111110000000000
000000000000000000100011001011001001101111110000110000
101000000000110101100010111111111000010110100110000001
000000000000101101000110000011101001111101110011000100
010000000000000001100010111101111001110000000000000000
000000000000000000000010100111101011000000000000000001
000000100000000101000010101101000000000000000000000000
000011000000000101000010101111000000101001010000000000
000000000000001001100000000011101101100000000000000001
000000000000000011100000000000101001100000000000000000
000000000000000111100110010101001100001100110000000000
000000000000000000000010010111000000110011000000000000
000000000000000001000000000101011011100010000000000000
000000000000000001100000000111101010000100010000000000
110000000000001011100010001001001011000000000000000000
100000000000001011000011101001111110110011000000000000

.logic_tile 13 25
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000001100000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000001000000000000000011100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000100000000000110000000000001000000001000000000
000010000000000000000100000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000000000000000000000000000001000000001000000000
000000100000000000000000000000001101000000000000000000

.logic_tile 14 25
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000100000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000001000000000000000110110000000000000000000000000000
000000000000000011100000000001101010000001010100100000
000000000000000000100000000000010000000001010000100010
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000001101100000010110100000100000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000111100000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000000000101011000000011111000100000
000000000000001111000000000000001100000011110000000001
000000000000000001000000010111000000000000001000000000
000000000000000000000011100000101010000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000001111000000000000001110000000000000000000
000000010000000001100011100101000000000000001000000000
000000010000000000000000000000101010000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000010101100000000000001000000000
000000010000000000000011000000000000000000000000000000
000000010000001000000000000101000001000000001000000000
000000010000000011000010010000001111000000000000000000

.logic_tile 2 26
000000000000001001100111110101000000000000001000000000
000000000000000111000111100000000000000000000000010000
000000000000000001100011111011001000000100000000000000
000000000000000000100011100001101001001100000000000000
000000000000001000000010010111101100000001000000000000
000000000000001001000110010001111001000000000000000000
000000000000010111100000010011011110001001010000000000
000000001110000000100011001111001011101001010000000000
000000010000001000000011110001011010000110100010000000
000000010000001001000010001111011011000001010000000000
000000010000000000000000001001111011000000000000000000
000000010000000000000000000111101001000000010000000000
000000010000000000000110010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000010110000000001100000001101111001000000000000000000
000000010000001111000011111001011110000010000000000100

.logic_tile 3 26
000000000000000001000110010101100000000000001000000000
000000001010000111100010010000001000000000000000001000
000000000000001001100000010111000000000000001000000000
000000000000001001100010010000101000000000000000000000
000000000000000000000110000111001100000011111000000000
000000000000000000000100000000101001000011110000000000
000000000000001001100110010101001100000011111000000000
000000000000001011000110000000111001000011110000000000
000000010000000101000010100111101101000011111000000000
000000010000000000000010100000011000000011110000000000
000000010001010101000110000101111101000011111000000000
000000010000000101000010100000001000000011110000000000
000000010000000000000110110101111101000011111000000000
000000010000000000000010000000101001000011110000000000
000000010000001000000000000101111101000011111000000000
000000010000000001000000000000111101000011110000000000

.logic_tile 4 26
000000000000001001100010100000001000000100101100000010
000000000000000001000110110011001000001000011011010001
101010000000000101000000000011001000000100100110100010
000001000000001001100010100000001000000100101011000011
000000000000000101000010101101111001100010000000000000
000000001010000000100010001001001010000100010000000000
000000000010000101000000010111001101000001100100000001
000000000000001101000010000000101110000001101011000000
000000010000001000000000010111000000100000010000000000
000000010001011011000011000111101010001001000000000000
000000010001011011100110001011111110101111000000000000
000010010000100001000000001011001011001111000010000000
000000010000100011100110010011101000100010000000000000
000000010000000000000010001101011001001000100000000000
110001010000000101000000001011011001100000000000000000
100000010000000101000000000111101011000000010000000000

.logic_tile 5 26
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000001101000000000000100000000000000000000000
000000000000000000000110100111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100010000000000000000111000001000000001000000000
000001000000000000000000000000101111000000000000000000
000000010000000000000000000111100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000110000100001100000010000000001000000001000000000
000011010000000000100010010000001100000000000000000000
000000010000000000000110010000000001000000001000000000
000000010000000000000110010000001101000000000000000000
000001010100001000000110000111100001000000001000000000
000000010000001001000110000000101111000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000111000000010101000001000000001000000000
000000000000000000100010000000101110000000000000010000
101000100000000000000110010000000001000000001000000000
000000001010000111000011010000001101000000000000000000
000000000000001000000010010001001000001000000000000000
000000000000001111000011010000001110001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000111100111111001111111110111110110000011
000000010000001111100011110011111001111111110000000001
000000010000000011100000001000000001110110110010000000
000000010000000000000000000001001101111001110000000000
110000010000000111100111100001001010100000000000000000
010000010000000000000100000000111010100000000000000000

.logic_tile 8 26
000010100000100000000000000111000001000000001000000000
000001000011000000000000000000001000000000000000010000
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001100000000000000000000
000000101111110000000000001111101001011100000000000000
000000000001111111000000001111101110111100000000000001
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001010000000101000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111000000000101101010100001000000000000
000000010000000101100000000000001110100001000000000000
000000010000000101000010110000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 9 26
000000000000001111100110010001100000000000001000000000
000000000001001111100011010000001000000000000000001000
000000100000000011100111100001000001000000001000000000
000001000000001001000000000000101111000000000000000000
000000000000000001000111100101000000000000001000000000
000000000010000000100110000000101010000000000000000000
000000000000000001100000000001101110000011111000000000
000000000000000000000000000000001001000011110000000000
000000010000000000000111000011001111000011111000000000
000000010000000000000100000000111100000011110000000000
000000010000001000000110010101101111000011111000000000
000000010000000001000010000000011001000011110000000000
000000010010000101000010100001011111000011111000000000
000000010000100000000010100000001101000011110000000000
000000010000000101000000000101011111000011111000000000
000000010000000101000011110000101101000011110000000000

.logic_tile 10 26
000000000000000001000111100000011001010111100110100000
000000000000000000100011100101011110101011010011100100
101000001100000111000111110001001111010111100000000000
000000000000000000100110011001101000001011100000000000
010000000000000001100111000000000000000000000000000000
000000000000010000000110100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000010000001000000000000001101001000110100000000000
000000010000000001000010101111011111001111110000000100
000000010000010000000011100011101100101011100000000000
000000010000000000000111100001101110010101010000000000
000000010001000011100011100101011011100010000000000000
000000010000010111100100001011111001000100010000000000
110000010000000001100010011101101011000000000000000000
100000010000000000000010001111111101000100100000000000

.logic_tile 11 26
000000000000001000000000000101000000000000001000000000
000000000000000011000010100000000000000000000000001000
000010000010000011100000000101000000000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000001001100000010011101000001100111000000000
000000000000000101100011010000101000110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000101000110011000000000100
000000010000000001000000000001101001001100111000000000
000000010000000000100000000000001001110011000000000000
000000010000000000000110100011101000001100111000000000
000000010000000000000010100000101011110011000000000000
000000010000000000000000000011001000001100111000000000
000000010000000000000000000000001000110011000000000000
000000010000000000000111000001001000001100111000000000
000000010000000000000100000000101011110011000000000000

.logic_tile 12 26
000000000000000001100000010011101101101000000000000000
000000000000001001000010001001101100110100000000000000
101001000000000001000111011011011110010111100000000000
000000000000000000100010001001101010001011100000000000
010000000000000101000110010001101010010100000000000000
000000000000000001000010100001010000000000000000000000
000001000000000101000110000001011011000100000000000000
000000000000000000000000000000001000000100000000000000
000000010000001111000111000011101101101000000000000000
000000010000000001000111101101101001110100000000000000
000000010100001001100111000000011010001100000000000000
000000010000100011000000000000011101001100000000000000
000000010000000000000000000000001110001100110000000000
000000010000001111000000000101000000110011000000000000
110000010010000111000111101011011110001111010110000001
100000010000000000100100000011011000001111110001100100

.logic_tile 13 26
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000100000000000000000001011000000000000000000
000000000000000000000011100101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001011000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000011100000000000000000000001011000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001001111000100000000
110000000000000000000000000000001011001111000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000001001111000100000000
000000010000000000000000000000001101001111000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000111100000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000010111000000000000001000000000
000000000000000000000011000000000000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010011000000000000001000000000
000000000000001111000011000000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000010000000101000000000101000001000000001000000000
000000010000000000100010110000101111000000000000000000
000000010000000000000111000000000001000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000001100111000000000000000000001000000000
000000010010000001100000000000001111000000000000000000
000000010000000000000010000001000000000000001000000000
000000010000000000000000000000101010000000000000000000

.logic_tile 3 27
000000000000001000000000000101011100000011111000000000
000000000010001001000000000000011000000011110000010000
000000000000000000000000000101001100000011111000000000
000000000000000000000000000000001100000011110000000000
000000000001001001100000000000000000000000001000000000
000000000000000001100000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000010000000001100000000000000000000000001000000000
000000010000000101000000000000001110000000000000000000
000000010000000000000110100111000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000101000000000000000000000000001000000000
000000010000000000000000000000001110000000000000000000
000000010000000000000000000111000000000000001000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000001000000001000000000000000000001000000001000000000
000000100000001011000000000000001010000000000000001000
000000000000001000000000010111111010001100111000000000
000000000000011111000011100000001010110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000001011000000000000001000110011000000000000
000000000000000101000000000001001001001100111000000000
000000000110000111100000000000001010110011000000000000
000000010000000000000000000101001001001100111000000000
000000010000000000000000000000001100110011000000000000
000000010000010000000000000111001000001100111000000000
000000010000000111000000000000101010110011000000000000
000000010001010000000010000101001001001100111000000000
000000010000000101000000000000001001110011000000000000
000000010000000001000000000001101000001100111000000000
000000010000000000000000000000001010110011000000000000

.logic_tile 5 27
000000001110000000000111000101100000000000001000000000
000000000000000000000000000000001100000000000000010000
101000000000000011100111010111000000000000001000000000
000000000000000000100010000000000000000000000000000000
000000001110000011100000000001101001100011010000000000
000000000000000000000000001111001001000011110000000001
000000000000000011100111000011001110010100000000000000
000000000000010001000100000000000000010100000000000000
000001010000001000000110000111100001110110110110000001
000000010000001001000010110000001100110110111011100110
000000010000000101000000001011001110000001010000000000
000000010000001101100000000011110000101000000000000000
000000010000000001100110001011011111000000000000000000
000000010000000000100100001101101111100000000000000000
110000010000001000000110000101101011001000000000000000
100000010000000001000000001001001001000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000001000000000111011100000011111000000000
000000000000001001100010010000011100000011110010001000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000010101011110101010101000000000
000000000000000000000010001111111001010101010000000000
000001000000000000000000000001000000000000001000000000
000010100000000000000000000000001111000000000000000000
000000010000001111000110100011000001000000001000000000
000000010000000001100000000000101110000000000000000000
000000010000001101100010110011100000000000001000000000
000000010001010101000010100000001000000000000000000000
000000010000001011100010110011100000000000001000000000
000000010000000111000010100000001110000000000000000000
000001010000000111100010000011100000000000001000000000
000010110000001111000011110000101100000000000000000000

.logic_tile 8 27
000000000000000000000010100000000001000000001000000000
000000001000000000000100000000001011000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000001100001000000000111000011101000101010101000000000
000011100000100000000000000000000000101010100000000000
000000000000000011100011100000001001110011001000000000
000000000000000000000000000000001111110011000000000000
000000010000000000000000000000001000110011001000000000
000000010000000000000000000000001011110011000000000000
000000010000000001000000000111101000101010101000000000
000000010000000000000000000000100000101010100000000000
000000010000000000000000000111001000101010101000000000
000000010000000111000000000000000000101010100000000000
000000010000000000000010100101101000101010101000000000
000000010000000000000110110000000000101010100000000000

.logic_tile 9 27
000000000010000111100000000111011111000011111000000000
000000000000000000000010010000011001000011110000010000
000000000000001000000000010101011110000011111000000000
000000000000000011000011100000010000000011110000000000
000000000000000001100110000000001000111100001000000000
000000000000000000000000000000000000111100000000100000
000000000000001000000000000111101111010010000000000000
000000000000000111000000000000111110010010000000000000
000000010000000000000110100011111100110011000000000000
000000010000000000000000001001011110000000000000000000
000000010000001101100010100000001010100100000000000000
000000010000000001000000001011011000011000000000000000
000000010000001101100010000000000000000000000000000000
000001010000000001000000000000000000000000000000000000
000000010000001000000110111011111001000000010000000000
000000010000000101000010100101001111000001000000000000

.logic_tile 10 27
000000000001000000000111000001100000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000011100011011010001100111000000000
000000000000000000000010010000110000110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000101001110011000000000100
000000000000000000000011100111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000010000000000000000000111001000001100111000000000
000000010000000000000010000000000000110011000000000000
000000010000000000000010000000001001001100111000000000
000000010000000000000000000000001101110011000000000000
000000010010100001000000000000001000001100111000000000
000000010000000001000000000000001110110011000000000000
000000010000000101100000000000001000111100001000000000
000000010000000000100000000000000000111100000000000000

.logic_tile 11 27
000000000000100111000010100101001000000010000000000000
000000000001001101000111101111101100001000000000010000
101000000000000101000111111001101010010111100000000000
000000000000000101100111111001111000001011100000000000
010000000000000001100010010101111010011111100110100000
000000000000000000000110000101101001101101010001000011
000000000000000001100000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000010000000000000000001111101000100000010000000000
000000010000001101000000000101011000110000100000100000
000000010000000000000000000001101110000000000000000000
000000010000000000000000000111010000000001010000000000
000000010000000000000010100000011001000000110000000000
000000010000001101000100000000001110000000110000100000
110000010000000001000000000000000000000000000000000000
100000010000000101000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000101111000010111100000000000
000000000000000000000000001111111110001011100000000000
101000000000000101000111111011100000000000000000000000
000000000000000000100010001111101110001001000000000000
010000000000001000000110000011101101101001010000100000
000000000000000001000000000011111011010000000000000000
000000000000001001100010111111100000000000000000000000
000000000000000001000111011111001110001001000000000000
000000010000100000000010100001101100101000010000000000
000000010001011101000100000011011011010000100000000000
000000010000001101000110011000011000010100000000000000
000000010000000111100010010011010000101000000000000000
000000010000000011100111101101101011001011110100000001
000000010000000001000000000101001100001111111001100000
110000010000000001100110001000011110000100000000000000
100000010000000000100110001111011110001000000000000000

.logic_tile 13 27
000000000000000000000000000000001001000011100000000000
000000000000000000000000000101001010000011010000010100
101000000000000111100111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000001111000100000000
000000000000000000100000000000001101001111000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000110110111011101000010000000000100
000000010000000101000011111011101101000000000000000000
000000010000000000000110101001111001010111100000000000
000000010000000000000000001011011111001011100000000000
110000010000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.logic_tile 14 27
000000000000000001100110000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
101000000000000000000110000000001010001100111100000000
000000000000000000000000000000011000110011000000000000
000010100000000000000110110101001000001100111100000000
000001000000000000000010000000100000110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000010000000000000000000101101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000001100000010000001001001100111100000000
000000010000000000000010000000001100110011000000000000
000000010000000000000000000000001001001100111100000100
000000011000000000000000000000001101110011000000000000
110000010000000000000000000000001001001100111100000000
000000010000000000000000000000001001110011000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000011000000000000001000000000
000000000000000000000010010000100000000000000000001000
000000000000000000000111000111011000000011111000100000
000000000000000111000100000000000000000011110000000010
000000000000000000000000010101011010000011111000100001
000000000000000000000010000000111001000011110000000010
000000000000000000000000000011100000000000001000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000001111000010000000100000000000000000000000
000000000000000001100000000111100000000000001000000000
000000000000000000000010000000101001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001001000000000000000000

.logic_tile 2 28
000000000000000111000011100000000000000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000111000000001000000100000000000000
000000000000000000000100001011001110001000000000000010
000000000000000000000000001000011000101000000000000000
000000000000000000000000000101010000010100000000000000
000000000000000011100111111111111100000000010000000000
000000000000000000100011001101101111000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000000000000110000101100000000000000010000000
000000000000000000000000001001101000001001000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000100000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000001000000110000011101000001100111000000000
000000000000000001000000000000001010110011000000010000
101000000000000001100000010000001000111100001000100000
000000000000000000000011110000000000111100000000000000
010000000000000111100010100001011010101000000000000000
000000000000000000100100001011110000000001010000000000
000000000000011000000010100001011010100010000000000000
000000000000000011000010100011011101000100010000000000
000010000000000001000010000101111111000000000000000000
000001000000000000000010001101011100010000000000100000
000000000000001111000000010000011101111001010100000000
000000000000001011000010001111011110110110100011100001
000000000000000111000000011001100000001100110000000000
000001000000000000000010101001001110110011000000000000
110000000000001000000000000000000000000000000000000000
100000000000000101000010100000000000000000000000000000

.logic_tile 5 28
000000000000000000000011101000011001111001010100000001
000000000000000000000100001101001100110110100011000000
101000000000001111000111110101111000000000010000000000
000000000000011011000011111001011010000000000000000001
010000000000001000000111100001111010000001110000000000
000000000010000001000000000000101111000001110000000000
000000000000001101100110000101011010001100110000000000
000000000000001011000000000000100000110011000000000000
000000000001001000000000000101100000001001000000000001
000001000000000011000000000000001100001001000010000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000110000000000110000101111110101001010000000000
000000100000000000000000000011000000101000000010000000
110000000000000000000000001001100001010000100000000000
100000001110000001000010001111001001010110100000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000010001100000000000001000000000
000000000000000000000010000000101110000000000000010000
101000000000000000000110000011000000000000001000000000
000000000010000000000110010000001110000000000000000000
010000000000000000000000000000001100000011111000000000
000000000000000000000000000000001001000011110000000000
000000001110000000000000000000001000111100001000000000
000000000000001101000010110000000000111100000000000010
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001111100000001000011011111000110110000000
000000000000100011000000001001001110110100111001000001
110000000000000101100000001001111100111101010110000000
100000000001010000000000001101100000111100001001000000

.logic_tile 8 28
000000000000000000000110000011001000101010101000000000
000000000000000000000010110000100000101010100000010000
101000000000100000000110110000001000111100001000000000
000000000001000000000010000000000000111100000000000000
010000000000000000000000001001101001000000000000000000
000000000000000000000000000111111111000001000000000100
000000100000000000000010001000001001111001010100000000
000000000000001101000100000111011100110110100001000000
000000000000000000000111000111001110000001110000000000
000000000000000000000010110000101101000001110000000000
000000100000000111100110000000001111101000010000000000
000001000000000000100000000111011010010100100000000000
000000000001000000000111011011100000010110100010000001
000000001100000101000111011101000000000000000010100001
110000000000001111100111101001100000010110100100000100
100000001000000001000100001011100000000000000011000000

.logic_tile 9 28
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000001111000110011011001110010001110110000000
000000000000000011100011110011101101110100011010100000
101000000000000000000110010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
010000000000001000000000011001001110011100010000000000
000000000000001011000010010111101100101100010000000000
000000000000000001100000000001111010000000000010000000
000000001000000000000000001111101010001000000000100000
000000100000001001000010110011111000010100000000000000
000000000000000101000010000000010000010100000000000000
000000000000001101100110100001100000000110000000000000
000000000000000111000000000001001011000000000000000000
000000000000001111000000000011011000000010000000000000
000000000000000001100010000111011001000000000000000000
110000000000001101100000001001011101010111110110000000
100000000000000001100000001011001110010110110011100010

.logic_tile 11 28
000000000000001000000110000001101110010100000000000001
000000000000000001000010010000100000010100000010000000
000000000000000001100010110000000000000000000000000000
000000000000000111000111010000000000000000000000000000
000000000110000000000110101011100000000000000000000000
000000000000000101000010101001001011000110000000000000
000000000000000111100000000001111010010100000000000000
000000000000000000000000000000000000010100000010000010
000000000000000000000110110101001000101001010000000000
000000001110000101000010000001011100010000000000000000
000000100000000111000000001001011001000001000000000000
000000000000000000100000000011101001001001000010100010
000000000000001000000000000101011000000001010000000000
000000000000001011000000000000100000000001010000000000
000000000000000000000000000001001100101000010000000000
000000000000000000000000001011011001101000000000000000

.logic_tile 12 28
000000000000001000000000000111000000000000001000000000
000000000000000011000000000000000000000000000000001000
000000000100000000000111000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000001000000000000000001001001100111000100000
000000000000001011000000000000001011110011000000000000
000000000000000000000010000000001001001100111000000000
000000000000000000000010100000001111110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000001000000000010111001000001100111000000000
000001000000001011000010100000100000110011000000000000
000000000000000000000000010001001000001100111000000000
000000000000000000000011100000000000110011000000000000

.logic_tile 13 28
000000000000000001100000010111101111101000000000000000
000000000000000000100010010111101001110100000000000000
101000000000000001100000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
010010000001011000000000011101101011010110100110100000
000001000000100001000010010011101101111110111001100000
000000000000000001100000000101101100000010000000000000
000000000000000000100010100001001011000000000000000000
000000000000000000000000010001011000100000000000000100
000000000000000101000011101001001100000000000000000000
000000000100000000000000010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000001010001100000010000001110010100000000000000
000000000000101111100010001011010000101000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000001001100000000111001000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000001000000110000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000001100000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000000000000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110101011001111100000000000000000
000000000000000000000000000011111110000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000001110000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000000101100000000000000000001111000000000000
000000000000000000000000000000001101001111000000000000

.logic_tile 2 29
000000000000000000000000000111100000000000001000000000
000000000000000111000010110000100000000000000000001000
101000000000000000000010100001011100110011001100000000
000000000000001101000100000000111010001100110000000000
010000000000000101100011110101101000110011001100000000
110000000000000111000010100000101000001100110000000000
000000000000000000000110110101101001110011001100000000
000000000000000111000010100000101010001100110000000000
000000000000000000000000000101001000110011001100000000
000000000000000000000000000000101000001100110000000000
000000000000000000000000000101001001110011001100000000
000000000000000000000010110000001010001100110000000000
000000000000000000000000000001101000110011001100000000
000000000000000000000000000000101000001100110000000000
000000000000000000000000000001101001110011001100000000
000000000000000000000010110000001010001100110000000000

.logic_tile 3 29
000000000000000001100000000001000000000000001000000000
000000000000000000100000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000001110000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 4 29
000000000000000000000000010111100000000000001000000000
000000000000000000000011110000100000000000000000001000
000000000000000111000000000101100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110010001100000000000001000000000
000000000000000000000011110000000000000000000000000000
000000000000001011100000000001001000111100001000000000
000000000000000001100010110000100000111100000000000000
000001000000000000000000001101101000011100000000000000
000000000000000000000000001011101110010100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000000000011011111100110000000010
000000000000000000100000000000001110111100110000000000
000000000000000101000000011101011110111110100000000000
000000000000000000100010111101100000111111110001000000

.logic_tile 5 29
000000000000000011100011100001000000000000001000000000
000000000010000000100000000000000000000000000000001000
101000000000000000000000010101000000000000001000000000
000000000000000000000011010000100000000000000000000000
000000000001010000000111000000000001000000001000000000
000000000000100000000100000000001001000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000000010000000001011000000000000000000
000000000001000000000000000011100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001111111100000000000000
010000000000000001000011100000001000000011110100000000
110000000000000000000100000000000000000011110010000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000010100011100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000110000000001000001100111000000000
000000000000000000000110110000001011110011000000000000
000000000000000000000110000011101000001100111010000000
000000000000000000000110110000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000011000000000000000001001001100111000000000
000000000000101011000010010000001011110011000000000000
000001000000000000000000000001101000001100111000000000
000000100000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 8 29
000001000000000000000000000001100000000000001000000000
000010100000000000000000000000100000000000000000001000
000000000000001000000010100111100001000000001000000000
000000000000001111000000000000101010000000000000000000
000000000000000000000010100101101000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000001000000000000001101000001100111000000000
000001000000001111000000000000001111110011000001000000
000000000000000000000000000111101001001100111000000000
000000000000000000000010110000101000110011000000000000
000000000000000000000110000011101001001100111000000000
000000000000000000000110110000101010110011000000000000
000001000000000000000000010011101001001100111010000000
000010000000000000000011100000101000110011000000000000
000000000000000000000011110011001001001100111000000000
000000000000000000000010010000101010110011000000000000

.logic_tile 9 29
000000000000101000000011101011101110111101110100000000
000000000001010001000011110111101110110110111011000000
101000000000001111000000010001000001010000100010100001
000000000000001111100010000000001100010000100000000001
010000000000001000000000001001101011101000010000000000
010000000000000011000000001001001010000000000000000000
000000000000000011100000000101111001110100000000000000
000000000000001101100000000101011010110000000000000000
000000000000000000000000001001100000101001010000000000
000000000000000000000000000001000000111111110000100000
000000000000000101000110000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000001101100000000000001000101000000010000001
000000000000000001000000000001010000010100000010000010
110000000000000111000000000101100000010110100000000000
100000000000000000000000000101000000000000000000000000

.logic_tile 10 29
000000000000000101100010101001101011101000000000000000
000000000000000000000111101011001010010000000000000000
000000000000000111000000011000011011000000100000000000
000000000000000000000010000001001110000000010000000000
000000000000001111000110100011000001110000110010000000
000000000000001111100000001101101111111001110000000000
000000000000000111100000000001111011101000010000000000
000000000000000000100000000001101000101001010000000000
000000000000000111000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001011110000000010000000000
000000000000000000000000001001101010010000100000000000
000000000000000000000010000111101010101001010000000000
000000000000000001000000000011111101101001110010000000

.logic_tile 11 29
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
101000000000000011100000000101011101001100111100000000
000000000000000000100000000000011000110011000000000000
110000000000000001100000010101001000001100111100000000
110000001100000000000010000000100000110011000000000000
000000000000000000000011100000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000110011101111100101101010000000000
000000000000000101000010001011101101101001010000100000
000000000000000000000011100000000001001111000100000000
000000000000000000000100000000001101001111001000000000
110000000000000000000000000011101010000010100000000000
100000000000000000000000001101100000000000000000000000

.logic_tile 12 29
000000000000000000000000000001101000001100110000000000
000000001100000000000000000000000000110011000000010000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001100000010010000000
000000001100000000000010101011001110010000100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000010110101111011000010000000000000
000000000000000000000010010111101011000000000000000000
000000000001001001100110001011101011000010000000000000
000000000000000001100000000011011000000000000000000000
000000000000001001100110001001011000100000000000000000
000000000000001001100100000001111100000000000001000000
000000000000001001100110011111011011100000000000000000
000000000000001001000110010101011011000000000000000000
000000000000001000000110000111101010000010000000000000
000000000000000001000000000101001001000000000000000000
000000000000101101100000000101001001100000000000000000
000000000000000101000000000101011110000000000000000000
000000000000000101100110111001101101100000000000000000
000000000000000000000010100111111010000000000000000000
000000000000000011100000000000001110000011000000000000
000000000000000001000000000000011111000011000000000000

.logic_tile 14 29
000010000000000000000000000101001000001100111100000000
000001000000000000000000000000000000110011000000010000
101000000000000001100000000000001000001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000001000000110000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000010100000000001100110010101101000001100111100000000
000001000000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000000000000000000010101101000001100111100000000
000000000000000000000010000000100000110011000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000011011110101000000000100000
000000000000000000000010010000010000101000000000000011
101000000000000000000000000000000000110000110000000000
000000000000000000000000000000001100110000110010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000000000000000010000011100000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 30
000000001100000101000000000001101001110011001100000000
000000000000000000000000000000001110001100110000010000
101000000000000011100010100111001001001100110100000000
000000000000000000000000000000001000110011000000000000
010000000000000101000111100001000000010110100000000000
110000000000000000000100000000000000010110100000000000
000000000000000101100000001011001111100000000000000000
000000000000000000000010101001001011000000000000000000
000000100000001000000110000000011000000011110000000000
000000000000000001000000000000010000000011110000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000001100000000111101101011111110000000000
000000000000000000000000000101011010111111110000000000
000000000000001001100000000000000001001111000000000000
000000000000001001000000000000001011001111000000000000

.logic_tile 3 30
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010010
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100100000
000000000000000000000000000000001011000000000010100011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
101000000000000000000000000101100000000000001000000000
000000000000000000000000000000001100000000000000000000
110000000000000000000000000011000001000000001000000000
110000000000000000000000000000101010000000000000000000
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000101100110100111000001000000001000000000
000000000000000000100111000000001010000000000000000000
000000000000000101100000000011000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000011000000001001111100001000000000
000001000000000011000000000000001010111100000000100000
110000000000000011100000000000001000000011110100000000
100000000000000000000000000000000000000011111000100000

.logic_tile 5 30
000000000000000000000000011101001100101000000010100000
000000000000000000000011100111110000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001011001001000010000000000000
000000000000000000000000000101111011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000001100001001100000000000001001001100111000000000
000000000000000001000000000000001111110011000000010000
101000000000000101000010100111001000110001110100000000
000000000000000000000000000001101100111000111001000110
010000000000000000000000011001101010101000010100000000
000000000000000000000011111101111111110100010000100010
000000000000000001100110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000101100000011011100000101001010000000000
000000000000001111000010000101001100100000010000000000
000000000000001111000000000011000001000110000010000000
000000000000000001000000000000101111000110000000000000
000000001000001000000110101000011000111001010100000000
000000000000000101000000000011001111110110101001000010
110000000000000000000110000001001110101000010100000000
100000000000000000000010001101011110111000100001100010

.logic_tile 8 30
000000001010001101100000000101101001001100111000000000
000000000000001001000000000000001011110011000000010000
000000000000001101100110000101001000101001010000000000
000000000000001011000000000101001000010010000000000000
000000000000001111000000001001111000001000000010000000
000000000000001001100000000001011000000000000000000000
000000000000001111000110110000000001000110000000100000
000000000000000111000010100101001100001001000000000010
000000000000000000000000001000000001001100110000000000
000000000000000000000000001011001110110011000000000000
000000000000000001100000011001100001100000010000000000
000000000000000000000010101001001000000000000000100100
000000000001010000000000000111100000010110100000000000
000000000000100000000000000000100000010110100000000000
000000000000000101100000011101111010000000000000000000
000000000000000000000011011101101000010000000000000000

.logic_tile 9 30
000000001010000000000000010000000001000000001000000000
000000000000000000000010000000001001000000000000001000
101000000000001000000000010000000001000000001000000000
000000000000000001000010000000001100000000000000000000
000000000000000000000000000011101001011010100000000000
000000000000000000000010101011101000101010010000000000
000000000000001000000000001000011000001110100000000000
000000000000000101000000000101001101001101010000000000
000010100000000000000010000011111101100000000000000000
000001000000000000000010000000011001100000000000000000
000000000000000001100110001011001110001001110100000000
000000000000000000000000000011111011000000110000000000
000000000000000000000110001011001011101100010100000000
000000000000000000000000000001111001001100010000000000
110000000000000000000000001011001000001001110100000000
100000000000000000000000001011111011000000110000000000

.logic_tile 10 30
000000000000001000000110000101100000000000001000000000
000000000000000111000000000000000000000000000000001000
101000000000001111000000000000011001001100111000000000
000000000000000001100000000000001111110011000000000000
000000000000000001100000000001001001101101110000000000
000000000000000101000000000001101111000100100000000000
000000000000001000000000001111100001100000010000000000
000000000000000001000000001111101010000000000000000000
000000000000000000000000010001001011101100010100000000
000000001000000000000010000001101000001100100000000000
000000000000000001100000010101000001100000010000000000
000000000000000000000010001001001000111001110000000000
000000000000000000000000000101011101101000000100000000
000000000010100000000000000001001101111000100000000000
110000000000000000000110010011011111111001010100000000
100000000000000000000010000101111000100000000000000000

.logic_tile 11 30
000000000110000101000000000000000001000000001000000000
000000000000000000000010100000001010000000000000001000
101000000000000000000000001111011010010100001100000000
000000000000000000000010100101000000000001010000000000
110010100000000000000000000101101000000100100100000000
110001000000000000000000000000001101000100100000000000
000000000000001001100000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000011000011011100100000000000000
000000000000000000000010001001011010011000000000100010
000000000000000000000000000000011011000011000100000000
000000000000000000000000000000001010000011000000000000
000010000000000001100011110001001110100010000000000000
000001001100000000000010001001011110000100010000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001101111100101001010000000000
000000000000000000000000000001100000111110100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000

.logic_tile 13 30
000000001000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111111010100000000000000000
000000000000000000000000000000111000100000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000111001000001100110100000000
000000000000000000000000000000000000110011000000010000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000011011000010000000000000
000000000001000000000000000111011011000001000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000001110000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000100
000010010000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000011001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001001110000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000001010000000010
000000001000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
010010010000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000011110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000111000000000
000011010000000001
000000000000001110
000000000000110000
001000000000000100
000000000000001000
000010000000000000
000001110000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000001100
000000000000001100
001000000000000100
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000010000000000000
000001010000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 6 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 7 P1B9$SB_IO_OUT_$glb_clk
.sym 9 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_sr
.sym 11 rst_$glb_sr
.sym 3978 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4086 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 4148 $PACKER_VCC_NET
.sym 4197 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 4198 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 4316 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4319 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 4539 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 4540 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 4616 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 4617 vga.count_v_SB_DFFESS_Q_E
.sym 4619 $PACKER_VCC_NET
.sym 4651 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 4655 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 4659 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 4770 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 4771 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 4845 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 4852 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 4886 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 5041 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 5046 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 5054 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 5086 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 5090 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 5197 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 5261 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 5296 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 5406 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 5504 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 5506 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 5510 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 5615 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 5662 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 5696 vga.count_h[3]
.sym 5706 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 5709 vga.count_h[2]
.sym 5713 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 5717 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 5718 vga.count_h[3]
.sym 5720 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 5827 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 5828 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 5901 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 5938 locked_SB_LUT4_I3_O
.sym 6053 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[1]
.sym 6054 rst_counter[4]
.sym 6055 rst_counter[5]
.sym 6057 rst_counter_SB_LUT4_O_7_I3[1]
.sym 6059 rst_counter[7]
.sym 6060 rst_counter[6]
.sym 6125 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 6160 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 6280 locked_SB_LUT4_I3_O
.sym 6281 pll_PLL$nextnr_LOCK_lut_through_net
.sym 6285 rst_counter_SB_LUT4_O_7_I3[2]
.sym 6286 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 6537 rst
.sym 9361 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 9362 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 9363 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 9364 $PACKER_VCC_NET
.sym 9365 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 9366 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 9385 $PACKER_VCC_NET
.sym 9389 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 9392 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 9395 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 9418 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 9420 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 9421 $PACKER_VCC_NET
.sym 9422 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 9423 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 9425 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 9427 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 9430 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 9431 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9433 $nextpnr_ICESTORM_LC_50$O
.sym 9436 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 9439 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[1]
.sym 9442 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 9445 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[2]
.sym 9447 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 9448 $PACKER_VCC_NET
.sym 9451 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[3]
.sym 9454 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 9457 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[4]
.sym 9459 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 9460 $PACKER_VCC_NET
.sym 9463 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[5]
.sym 9466 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 9469 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[6]
.sym 9472 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 9475 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[7]
.sym 9478 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9508 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 9512 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 9513 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 9531 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 9533 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 9534 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9535 $PACKER_VCC_NET
.sym 9537 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 9542 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 9543 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[7]
.sym 9572 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9580 $nextpnr_ICESTORM_LC_51$I3
.sym 9582 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9590 $nextpnr_ICESTORM_LC_51$I3
.sym 9666 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9670 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 9672 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 9681 $PACKER_VCC_NET
.sym 9683 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9685 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 9699 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 9700 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 9703 $PACKER_VCC_NET
.sym 9707 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 9710 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9711 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 9713 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 9715 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 9716 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9717 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 9721 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 9724 $PACKER_VCC_NET
.sym 9727 $nextpnr_ICESTORM_LC_13$O
.sym 9729 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 9733 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 9735 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 9736 $PACKER_VCC_NET
.sym 9739 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 9742 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 9745 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 9747 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 9748 $PACKER_VCC_NET
.sym 9751 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 9753 $PACKER_VCC_NET
.sym 9754 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 9755 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9757 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 9759 $PACKER_VCC_NET
.sym 9760 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 9763 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 9765 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 9766 $PACKER_VCC_NET
.sym 9769 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 9771 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 9772 $PACKER_VCC_NET
.sym 9773 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 9802 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 9803 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 9804 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 9805 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9806 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 9808 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 9815 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 9828 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 9833 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 9836 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 9837 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 9855 $PACKER_VCC_NET
.sym 9860 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 9863 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 9866 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9868 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 9874 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 9876 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 9877 $PACKER_VCC_NET
.sym 9878 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 9882 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 9883 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 9884 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 9960 vga.ball_pos_v[2]
.sym 9962 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 9972 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 9973 $PACKER_VCC_NET
.sym 9974 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 9976 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 9981 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 9990 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 9993 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 9998 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 9999 $PACKER_VCC_NET
.sym 10002 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 10004 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 10021 $nextpnr_ICESTORM_LC_25$O
.sym 10024 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 10027 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 10030 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 10033 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2[2]
.sym 10036 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 10039 $nextpnr_ICESTORM_LC_26$I3
.sym 10041 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 10045 $nextpnr_ICESTORM_LC_26$COUT
.sym 10047 $PACKER_VCC_NET
.sym 10049 $nextpnr_ICESTORM_LC_26$I3
.sym 10053 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 10055 $nextpnr_ICESTORM_LC_26$COUT
.sym 10095 vga.vs_out
.sym 10097 P1B8$SB_IO_OUT
.sym 10107 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 10117 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 10119 $PACKER_VCC_NET
.sym 10123 $PACKER_VCC_NET
.sym 10126 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 10140 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 10145 $PACKER_VCC_NET
.sym 10146 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 10149 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10154 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 10156 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 10157 $PACKER_VCC_NET
.sym 10160 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 10162 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 10165 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10168 $nextpnr_ICESTORM_LC_24$O
.sym 10171 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 10174 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10177 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 10180 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 10183 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 10186 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 10189 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 10192 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 10194 $PACKER_VCC_NET
.sym 10195 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 10198 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 10200 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10204 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 10206 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 10207 $PACKER_VCC_NET
.sym 10210 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 10212 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10257 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 10258 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 10260 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 10265 P1B8$SB_IO_OUT
.sym 10269 $PACKER_VCC_NET
.sym 10277 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 10278 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 10301 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 10304 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 10316 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 10317 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 10319 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 10390 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 10391 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 10392 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 10393 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 10394 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 10396 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 10401 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 10406 vga.count_h[3]
.sym 10407 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 10408 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 10409 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 10411 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10415 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 10417 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 10420 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 10423 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 10431 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 10434 vga.count_h[2]
.sym 10439 $PACKER_VCC_NET
.sym 10440 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 10442 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10447 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 10449 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 10456 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 10458 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 10460 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 10462 $nextpnr_ICESTORM_LC_32$O
.sym 10464 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 10468 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10470 $PACKER_VCC_NET
.sym 10471 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 10472 vga.count_h[2]
.sym 10474 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10476 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 10477 $PACKER_VCC_NET
.sym 10480 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10482 $PACKER_VCC_NET
.sym 10483 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 10486 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[4]
.sym 10488 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 10489 $PACKER_VCC_NET
.sym 10492 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[5]
.sym 10495 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 10498 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[6]
.sym 10500 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10504 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 10506 $PACKER_VCC_NET
.sym 10507 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 10550 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 10553 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 10554 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10556 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 10558 vga.count_h[2]
.sym 10559 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 10561 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 10562 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10563 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10565 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 10566 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 10567 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 10569 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 10570 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 10572 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 10584 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10609 $nextpnr_ICESTORM_LC_33$I3
.sym 10611 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10619 $nextpnr_ICESTORM_LC_33$I3
.sym 10684 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 10685 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 10686 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 10690 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 10702 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 10707 locked_SB_LUT4_I3_O
.sym 10711 $PACKER_VCC_NET
.sym 10712 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 10714 locked_SB_LUT4_I3_O
.sym 10715 $PACKER_VCC_NET
.sym 10726 $PACKER_VCC_NET
.sym 10728 vga.count_h[3]
.sym 10731 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10734 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 10738 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 10743 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 10744 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 10746 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10749 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 10750 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 10754 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 10756 $nextpnr_ICESTORM_LC_21$O
.sym 10758 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 10762 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]
.sym 10764 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 10766 vga.count_h[3]
.sym 10768 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 10770 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 10771 $PACKER_VCC_NET
.sym 10772 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 10774 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 10776 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 10780 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[4]
.sym 10782 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 10786 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[5]
.sym 10788 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10792 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[6]
.sym 10794 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 10795 $PACKER_VCC_NET
.sym 10798 $nextpnr_ICESTORM_LC_22$I3
.sym 10801 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10831 rst_counter_SB_LUT4_O_7_I3[3]
.sym 10832 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10833 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10834 rst_counter_SB_LUT4_O_6_I3[2]
.sym 10835 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10836 rst_counter_SB_LUT4_O_I3[0]
.sym 10837 rst_counter_SB_LUT4_O_I3[1]
.sym 10846 vga.count_h[8]
.sym 10851 vga.ball_pos_h[1]
.sym 10866 $nextpnr_ICESTORM_LC_22$I3
.sym 10890 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10891 rst_counter_SB_LUT4_O_6_I3[2]
.sym 10897 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10900 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10907 $nextpnr_ICESTORM_LC_22$I3
.sym 10911 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10916 rst_counter_SB_LUT4_O_6_I3[2]
.sym 10928 rst_counter_SB_LUT4_O_6_I3[2]
.sym 10929 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10930 rst_counter_SB_LUT4_O_6_I3[3]
.sym 10931 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10943 rst_counter_SB_LUT4_O_6_I3[0]
.sym 10948 rst_counter_SB_LUT4_O_6_I3[1]
.sym 10977 rst_counter_SB_LUT4_O_I3[2]
.sym 10978 rst_counter_SB_LUT4_O_I3[3]
.sym 10979 rst_counter[8]
.sym 10980 rst_counter_SB_LUT4_O_7_I3[0]
.sym 10981 rst_counter[2]
.sym 10982 rst_counter[1]
.sym 10983 rst_SB_DFF_Q_D[0]
.sym 10984 rst_counter[3]
.sym 10992 vga.hs_out_SB_DFFSR_Q_R
.sym 11009 locked_SB_LUT4_I3_O
.sym 11020 locked_SB_LUT4_I3_O
.sym 11031 rst_counter_SB_LUT4_O_7_I3[2]
.sym 11035 P1B10$SB_IO_OUT
.sym 11040 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 11048 rst_SB_DFF_Q_D[0]
.sym 11052 P1B10$SB_IO_OUT
.sym 11054 rst_SB_DFF_Q_D[0]
.sym 11059 P1B10$SB_IO_OUT
.sym 11084 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 11089 rst_counter_SB_LUT4_O_7_I3[2]
.sym 11097 locked_SB_LUT4_I3_O
.sym 11098 P1B9$SB_IO_OUT_$glb_clk
.sym 11117 P1B10$SB_IO_OUT
.sym 11140 pll_PLL$nextnr_LOCK_lut_through_net
.sym 11144 locked_SB_LUT4_I3_O
.sym 13508 $PACKER_VCC_NET
.sym 13510 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 13530 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 13534 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 13536 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 13537 $PACKER_VCC_NET
.sym 13538 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 13543 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 13545 vga.count_v[1]
.sym 13547 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 13550 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13551 vga.count_v[2]
.sym 13552 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13554 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 13555 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 13556 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13557 $nextpnr_ICESTORM_LC_4$O
.sym 13560 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 13563 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3[1]
.sym 13565 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 13566 $PACKER_VCC_NET
.sym 13567 vga.count_v[1]
.sym 13569 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3[2]
.sym 13571 $PACKER_VCC_NET
.sym 13572 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 13573 vga.count_v[2]
.sym 13575 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3[3]
.sym 13577 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 13578 $PACKER_VCC_NET
.sym 13579 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13581 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3[4]
.sym 13583 $PACKER_VCC_NET
.sym 13584 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13587 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3[5]
.sym 13590 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 13591 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 13593 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3[6]
.sym 13596 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 13597 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 13599 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3[7]
.sym 13601 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 13609 vga.count_v[2]
.sym 13610 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13611 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13612 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 13613 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 13614 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 13629 $PACKER_VCC_NET
.sym 13631 vga.count_v[1]
.sym 13632 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13635 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13636 $PACKER_VCC_NET
.sym 13637 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 13639 rst
.sym 13643 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3[7]
.sym 13649 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13655 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 13665 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 13670 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 13673 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13674 vga.count_v[2]
.sym 13677 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 13678 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 13679 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 13680 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 13683 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 13687 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 13688 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 13689 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13690 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 13713 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 13717 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 13718 vga.count_v[2]
.sym 13719 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 13720 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 13730 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13731 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 13734 vga.count_v_SB_DFFESS_Q_E
.sym 13736 vga.count_v[1]
.sym 13743 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 13745 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13747 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 13753 vga.count_v[2]
.sym 13754 vga.count_v[2]
.sym 13756 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13757 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 13758 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13759 vga.count_v[1]
.sym 13760 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 13762 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 13763 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13764 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 13765 vga.vs_out_SB_DFFESR_Q_E
.sym 13771 $PACKER_VCC_NET
.sym 13775 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13778 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 13781 vga.count_v[2]
.sym 13782 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13784 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 13785 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 13796 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 13801 vga.count_v[1]
.sym 13803 $nextpnr_ICESTORM_LC_69$O
.sym 13806 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 13809 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 13811 $PACKER_VCC_NET
.sym 13812 vga.count_v[1]
.sym 13815 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 13817 vga.count_v[2]
.sym 13818 $PACKER_VCC_NET
.sym 13821 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 13823 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13827 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[4]
.sym 13830 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13833 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[5]
.sym 13835 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 13839 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[6]
.sym 13841 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 13845 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 13848 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 13853 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 13855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[2]
.sym 13870 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 13883 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 13889 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 13894 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13900 vga.count_v[1]
.sym 13902 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13903 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 13906 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13914 vga.count_v[2]
.sym 13916 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13918 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13919 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 13921 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 13922 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 13926 $nextpnr_ICESTORM_LC_70$I3
.sym 13929 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13936 $nextpnr_ICESTORM_LC_70$I3
.sym 13939 vga.count_v[2]
.sym 13940 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13941 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13942 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13945 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13946 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13947 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13948 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13951 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 13953 vga.count_v[1]
.sym 13957 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13958 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 13959 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 13960 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 13969 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13970 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13971 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13972 vga.count_v[2]
.sym 13977 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[9]
.sym 13978 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[10]
.sym 13979 vga.blank_v
.sym 13980 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 13981 vga.vs_out_SB_DFFESR_Q_E
.sym 13989 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[3]
.sym 13991 $PACKER_VCC_NET
.sym 13993 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[4]
.sym 13995 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[5]
.sym 13996 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 13997 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[6]
.sym 13999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[7]
.sym 14000 $PACKER_VCC_NET
.sym 14005 $PACKER_VCC_NET
.sym 14026 vga.count_v[2]
.sym 14027 $PACKER_VCC_NET
.sym 14028 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 14029 vga.count_v[1]
.sym 14030 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 14032 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 14033 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 14034 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 14036 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 14049 $nextpnr_ICESTORM_LC_31$O
.sym 14051 vga.count_v[1]
.sym 14055 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 14057 vga.count_v[2]
.sym 14061 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14063 $PACKER_VCC_NET
.sym 14064 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 14067 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14069 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 14073 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14076 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 14079 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 14082 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 14085 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 14087 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 14091 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 14093 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 14114 vga.blank_v
.sym 14115 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 14119 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 14123 rst
.sym 14124 $PACKER_VCC_NET
.sym 14130 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[8]
.sym 14135 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 14140 vga.vs_out
.sym 14142 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 14150 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 14155 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 14167 vga.vs_out_SB_DFFESR_Q_E
.sym 14173 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 14174 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 14175 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 14176 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 14187 vga.vs_out
.sym 14219 vga.vs_out_SB_DFFESR_Q_E
.sym 14220 P1B9$SB_IO_OUT_$glb_clk
.sym 14221 rst_$glb_sr
.sym 14222 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14223 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 14224 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 14226 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 14227 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 14228 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 14229 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 14236 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 14237 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 14244 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14246 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 14250 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 14253 vga.vs_out_SB_DFFESR_Q_E
.sym 14264 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 14266 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14267 $PACKER_VCC_NET
.sym 14268 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 14271 $PACKER_VCC_NET
.sym 14274 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14283 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 14287 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 14288 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 14293 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14295 $nextpnr_ICESTORM_LC_35$O
.sym 14298 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 14301 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 14303 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 14304 $PACKER_VCC_NET
.sym 14307 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 14309 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14310 $PACKER_VCC_NET
.sym 14313 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 14316 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 14319 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[4]
.sym 14321 $PACKER_VCC_NET
.sym 14322 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14325 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[5]
.sym 14327 $PACKER_VCC_NET
.sym 14328 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 14331 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[6]
.sym 14333 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14337 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[7]
.sym 14339 $PACKER_VCC_NET
.sym 14340 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 14347 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[2]
.sym 14348 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 14349 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[4]
.sym 14350 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[5]
.sym 14351 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[6]
.sym 14352 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[7]
.sym 14357 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 14358 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 14360 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14361 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14362 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14363 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 14364 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 14365 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 14367 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 14368 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 14371 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14373 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 14374 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14380 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14381 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[7]
.sym 14386 vga.count_h[8]
.sym 14387 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 14388 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 14389 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 14391 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 14392 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 14393 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 14394 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14396 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 14397 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14399 vga.count_h[2]
.sym 14400 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 14402 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 14404 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 14405 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 14412 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 14413 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 14414 vga.count_h[3]
.sym 14415 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 14416 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 14418 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[8]
.sym 14420 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14425 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 14426 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 14427 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 14428 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[8]
.sym 14431 vga.count_h[8]
.sym 14432 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 14433 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 14434 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 14437 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 14438 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 14439 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 14440 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 14443 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 14444 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 14445 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14446 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 14449 vga.count_h[3]
.sym 14450 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 14451 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 14452 vga.count_h[2]
.sym 14461 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 14462 vga.count_h[2]
.sym 14463 vga.count_h[3]
.sym 14464 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 14468 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[8]
.sym 14469 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[9]
.sym 14482 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 14490 vga.count_h[8]
.sym 14492 $PACKER_VCC_NET
.sym 14499 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14511 $PACKER_VCC_NET
.sym 14517 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 14519 $PACKER_VCC_NET
.sym 14526 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14527 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 14532 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 14533 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 14534 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 14536 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14540 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14541 $nextpnr_ICESTORM_LC_37$O
.sym 14543 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 14547 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 14549 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 14553 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 14555 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 14559 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[3]
.sym 14561 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 14562 $PACKER_VCC_NET
.sym 14565 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[4]
.sym 14567 $PACKER_VCC_NET
.sym 14568 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14571 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[5]
.sym 14574 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 14577 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[6]
.sym 14580 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14583 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[7]
.sym 14585 $PACKER_VCC_NET
.sym 14586 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 14610 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 14624 $PACKER_VCC_NET
.sym 14626 rst
.sym 14627 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[7]
.sym 14633 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 14635 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 14639 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14645 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 14646 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 14647 vga.count_h[8]
.sym 14651 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 14652 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 14656 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[1]
.sym 14658 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 14659 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14663 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 14664 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[2]
.sym 14667 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14671 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 14673 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[1]
.sym 14674 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[2]
.sym 14677 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 14680 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14683 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 14684 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 14685 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 14686 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 14707 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 14708 vga.count_h[8]
.sym 14709 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 14755 $PACKER_VCC_NET
.sym 14757 rst_counter[8]
.sym 14759 rst_counter[2]
.sym 14762 rst_counter[3]
.sym 14763 $PACKER_VCC_NET
.sym 14764 rst_counter[4]
.sym 14765 rst_counter[5]
.sym 14766 locked_SB_LUT4_I3_O
.sym 14767 $PACKER_VCC_NET
.sym 14769 rst_counter[7]
.sym 14770 rst_counter[6]
.sym 14777 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14785 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14787 $nextpnr_ICESTORM_LC_78$O
.sym 14789 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14793 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[2]
.sym 14795 rst_counter[8]
.sym 14796 $PACKER_VCC_NET
.sym 14797 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14799 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[3]
.sym 14801 rst_counter[7]
.sym 14802 $PACKER_VCC_NET
.sym 14803 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[2]
.sym 14805 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[4]
.sym 14807 rst_counter[6]
.sym 14808 $PACKER_VCC_NET
.sym 14809 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[3]
.sym 14811 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[5]
.sym 14813 rst_counter[5]
.sym 14814 $PACKER_VCC_NET
.sym 14815 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[4]
.sym 14817 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[6]
.sym 14819 rst_counter[4]
.sym 14820 $PACKER_VCC_NET
.sym 14821 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[5]
.sym 14823 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[7]
.sym 14825 rst_counter[3]
.sym 14826 $PACKER_VCC_NET
.sym 14827 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[6]
.sym 14829 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 14831 rst_counter[2]
.sym 14832 $PACKER_VCC_NET
.sym 14833 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[7]
.sym 14834 locked_SB_LUT4_I3_O
.sym 14835 P1B9$SB_IO_OUT_$glb_clk
.sym 14837 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[31]
.sym 14842 rst
.sym 14873 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 14879 rst_counter_SB_LUT4_O_7_I3[3]
.sym 14883 $PACKER_VCC_NET
.sym 14885 rst_counter_SB_LUT4_O_I3[1]
.sym 14887 rst_counter_SB_LUT4_O_7_I3[3]
.sym 14889 locked_SB_LUT4_I3_O
.sym 14891 rst_counter_SB_LUT4_O_7_I3[2]
.sym 14892 rst_counter_SB_LUT4_O_I3[0]
.sym 14894 rst_counter_SB_LUT4_O_I3[2]
.sym 14897 rst_counter_SB_LUT4_O_7_I3[0]
.sym 14903 rst_counter_SB_LUT4_O_I3[3]
.sym 14906 rst_counter_SB_LUT4_O_7_I3[1]
.sym 14907 rst_counter[1]
.sym 14910 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[9]
.sym 14912 $PACKER_VCC_NET
.sym 14913 rst_counter[1]
.sym 14914 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 14918 rst_counter_SB_LUT4_O_I3[3]
.sym 14919 $PACKER_VCC_NET
.sym 14920 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[9]
.sym 14924 rst_counter_SB_LUT4_O_7_I3[3]
.sym 14929 rst_counter_SB_LUT4_O_I3[1]
.sym 14930 rst_counter_SB_LUT4_O_I3[2]
.sym 14931 rst_counter_SB_LUT4_O_I3[0]
.sym 14932 rst_counter_SB_LUT4_O_I3[3]
.sym 14938 rst_counter_SB_LUT4_O_I3[1]
.sym 14942 rst_counter_SB_LUT4_O_I3[2]
.sym 14947 rst_counter_SB_LUT4_O_7_I3[3]
.sym 14948 rst_counter_SB_LUT4_O_7_I3[1]
.sym 14949 rst_counter_SB_LUT4_O_7_I3[2]
.sym 14950 rst_counter_SB_LUT4_O_7_I3[0]
.sym 14955 rst_counter_SB_LUT4_O_I3[0]
.sym 14957 locked_SB_LUT4_I3_O
.sym 14958 P1B9$SB_IO_OUT_$glb_clk
.sym 14969 locked_SB_LUT4_I3_O
.sym 16711 vga.count_v_SB_DFFESS_Q_E
.sym 17224 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17317 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 17318 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 17319 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 17320 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 17321 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 17322 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 17340 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17348 vga.count_v[2]
.sym 17438 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 17456 vga.count_v[1]
.sym 17462 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 17464 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17466 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17468 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17469 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 17480 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 17483 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17485 vga.count_v[1]
.sym 17489 vga.count_v[2]
.sym 17494 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17498 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17501 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17502 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17506 vga.count_v_SB_DFFESS_Q_E
.sym 17508 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17510 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17511 $nextpnr_ICESTORM_LC_9$O
.sym 17513 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 17517 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 17519 vga.count_v[1]
.sym 17523 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 17524 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17525 vga.count_v[2]
.sym 17527 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 17529 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 17530 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17532 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17533 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 17535 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 17536 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17538 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17539 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 17541 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 17542 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17543 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17545 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 17547 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 17548 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17550 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17551 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 17553 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 17554 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17555 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17557 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 17558 vga.count_v_SB_DFFESS_Q_E
.sym 17559 P1B9$SB_IO_OUT_$glb_clk
.sym 17560 rst_$glb_sr
.sym 17575 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17579 vga.count_v[2]
.sym 17581 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17582 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 17583 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17586 vga.count_v[2]
.sym 17588 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17589 $PACKER_VCC_NET
.sym 17590 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17591 vga.blank_h
.sym 17592 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17593 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17595 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 17596 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17597 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 17602 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17603 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 17606 rst
.sym 17608 vga.count_v[1]
.sym 17613 vga.count_v_SB_DFFESS_Q_E
.sym 17616 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17627 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 17633 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 17636 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17637 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17638 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 17641 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17643 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 17659 rst
.sym 17661 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 17671 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 17672 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17673 vga.count_v[1]
.sym 17681 vga.count_v_SB_DFFESS_Q_E
.sym 17682 P1B9$SB_IO_OUT_$glb_clk
.sym 17683 rst_$glb_sr
.sym 17696 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17697 $PACKER_VCC_NET
.sym 17699 vga.count_v_SB_DFFESS_Q_E
.sym 17700 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 17706 vga.count_v_SB_DFFESS_Q_E
.sym 17709 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[11]
.sym 17717 vga.count_v[1]
.sym 17719 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 17725 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17728 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 17729 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[3]
.sym 17731 vga.count_v[1]
.sym 17733 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[5]
.sym 17734 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 17735 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[6]
.sym 17737 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[7]
.sym 17738 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17739 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[4]
.sym 17740 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17741 vga.ball_pos_v[2]
.sym 17743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[2]
.sym 17746 vga.count_v[2]
.sym 17748 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17749 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 17751 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 17752 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17757 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 17759 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 17760 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 17761 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 17763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 17765 vga.count_v[1]
.sym 17766 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 17769 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 17770 vga.ball_pos_v[2]
.sym 17771 vga.count_v[2]
.sym 17772 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[2]
.sym 17773 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 17775 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[4]
.sym 17777 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[3]
.sym 17778 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17781 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 17783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[4]
.sym 17784 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17787 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 17789 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17790 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[5]
.sym 17793 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 17795 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[6]
.sym 17796 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17799 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 17801 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17802 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[7]
.sym 17807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 17809 P1A9$SB_IO_OUT
.sym 17810 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17811 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17812 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17813 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 17814 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 17820 vga.count_v[1]
.sym 17821 $PACKER_VCC_NET
.sym 17822 vga.ball_pos_v[7]
.sym 17825 $PACKER_VCC_NET
.sym 17827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[8]
.sym 17839 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 17841 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 17849 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[9]
.sym 17851 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 17859 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 17860 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 17864 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 17865 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17868 rst
.sym 17872 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 17875 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[8]
.sym 17876 rst
.sym 17877 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 17880 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[9]
.sym 17882 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17883 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[8]
.sym 17886 $nextpnr_ICESTORM_LC_66$I3
.sym 17889 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[9]
.sym 17890 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 17896 $nextpnr_ICESTORM_LC_66$I3
.sym 17901 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 17906 rst
.sym 17907 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 17908 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 17911 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 17913 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 17914 rst
.sym 17927 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 17928 P1B9$SB_IO_OUT_$glb_clk
.sym 17929 rst_$glb_sr
.sym 17935 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 17936 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 17944 vga.count_v[1]
.sym 17945 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 17946 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17952 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 17953 P1A9$SB_IO_OUT
.sym 17954 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 17957 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 17959 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[31]
.sym 17962 vga.count_h[2]
.sym 17964 vga.count_h[3]
.sym 17975 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 17976 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17978 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 17980 $PACKER_VCC_NET
.sym 17981 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 17985 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 17990 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 17999 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 18001 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18003 $nextpnr_ICESTORM_LC_45$O
.sym 18006 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 18009 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[2]
.sym 18012 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 18015 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[3]
.sym 18017 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18018 $PACKER_VCC_NET
.sym 18021 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[4]
.sym 18024 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 18027 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[5]
.sym 18029 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18033 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[6]
.sym 18036 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 18039 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[7]
.sym 18041 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18045 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[8]
.sym 18048 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 18055 vga.count_h[2]
.sym 18056 vga.count_h[3]
.sym 18057 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 18058 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18059 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18060 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 18067 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18078 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 18085 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18086 $PACKER_VCC_NET
.sym 18087 vga.blank_h
.sym 18089 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[8]
.sym 18102 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18109 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 18110 vga.count_h[8]
.sym 18111 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 18112 vga.count_h[2]
.sym 18113 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 18115 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18116 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 18121 vga.count_h[3]
.sym 18122 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 18124 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18125 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 18126 $nextpnr_ICESTORM_LC_46$I3
.sym 18128 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18130 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 18136 $nextpnr_ICESTORM_LC_46$I3
.sym 18140 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18142 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 18152 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 18157 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 18158 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 18160 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 18163 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 18164 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 18165 vga.count_h[8]
.sym 18166 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18169 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 18170 vga.count_h[2]
.sym 18171 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18172 vga.count_h[3]
.sym 18176 vga.count_h[8]
.sym 18177 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 18178 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 18179 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 18180 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 18181 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 18182 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 18183 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 18188 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18189 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18192 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 18193 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 18200 vga.count_h[2]
.sym 18203 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18204 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 18205 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 18207 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 18208 vga.ball_pos_h[4]
.sym 18209 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 18211 vga.ball_pos_h[1]
.sym 18217 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 18218 vga.ball_pos_h[1]
.sym 18219 vga.count_h[2]
.sym 18220 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 18221 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 18222 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18223 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18228 vga.count_h[3]
.sym 18229 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 18230 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[5]
.sym 18231 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[6]
.sym 18232 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 18234 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 18235 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 18236 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[4]
.sym 18237 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[5]
.sym 18238 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[6]
.sym 18239 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[7]
.sym 18240 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[7]
.sym 18243 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[2]
.sym 18244 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 18245 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[4]
.sym 18249 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[1]
.sym 18251 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 18252 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 18255 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[2]
.sym 18257 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 18258 vga.ball_pos_h[1]
.sym 18261 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[3]
.sym 18263 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[2]
.sym 18264 vga.count_h[2]
.sym 18265 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 18267 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[4]
.sym 18269 vga.count_h[3]
.sym 18270 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 18271 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 18273 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[5]
.sym 18275 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[4]
.sym 18276 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 18277 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[4]
.sym 18279 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[6]
.sym 18281 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[5]
.sym 18282 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18283 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[5]
.sym 18285 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[7]
.sym 18287 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[6]
.sym 18288 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18289 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[6]
.sym 18291 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[8]
.sym 18293 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 18294 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[7]
.sym 18295 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[7]
.sym 18300 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 18301 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 18302 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[4]
.sym 18303 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[5]
.sym 18304 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[6]
.sym 18305 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[7]
.sym 18306 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[8]
.sym 18320 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 18335 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[8]
.sym 18340 vga.count_h[8]
.sym 18348 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[8]
.sym 18349 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 18356 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[9]
.sym 18357 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[9]
.sym 18363 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[8]
.sym 18365 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18372 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[9]
.sym 18374 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[8]
.sym 18375 vga.count_h[8]
.sym 18376 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[8]
.sym 18378 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[10]
.sym 18380 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 18381 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[9]
.sym 18382 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[9]
.sym 18384 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[11]
.sym 18387 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18390 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[12]
.sym 18392 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18396 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[13]
.sym 18399 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18402 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[14]
.sym 18404 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18408 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[15]
.sym 18411 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18414 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[16]
.sym 18416 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18422 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[9]
.sym 18423 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18424 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 18425 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 18426 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 18427 vga.ball_pos_h[1]
.sym 18428 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 18434 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 18439 vga.ball_pos_h[7]
.sym 18444 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 18445 vga.ball_pos_h[8]
.sym 18446 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[31]
.sym 18447 vga.count_h[8]
.sym 18454 vga.ball_pos_h[5]
.sym 18455 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 18456 rst
.sym 18458 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[16]
.sym 18488 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18495 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[17]
.sym 18498 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18501 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[18]
.sym 18503 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18507 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[19]
.sym 18510 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18513 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[20]
.sym 18515 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18519 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[21]
.sym 18522 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18525 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[22]
.sym 18527 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18531 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[23]
.sym 18534 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18537 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[24]
.sym 18539 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18548 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 18549 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 18551 vga.blank_h_SB_DFFESS_Q_E
.sym 18552 vga.hs_out_SB_DFFSR_Q_R
.sym 18560 vga.ball_pos_h[0]
.sym 18563 vga.ball_pos_h[9]
.sym 18567 vga.ball_pos_h[3]
.sym 18569 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 18571 vga.blank_h
.sym 18574 $PACKER_VCC_NET
.sym 18578 $PACKER_VCC_NET
.sym 18581 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[24]
.sym 18587 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18618 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[25]
.sym 18620 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18624 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[26]
.sym 18627 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18630 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[27]
.sym 18632 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18636 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[28]
.sym 18639 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18642 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[29]
.sym 18644 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18648 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[30]
.sym 18651 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18654 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[31]
.sym 18656 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18660 $nextpnr_ICESTORM_LC_56$I3
.sym 18663 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 18674 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 18675 vga.blank_h
.sym 18689 $PACKER_VCC_NET
.sym 18696 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 18704 $nextpnr_ICESTORM_LC_56$I3
.sym 18723 rst_SB_DFF_Q_D[0]
.sym 18745 $nextpnr_ICESTORM_LC_56$I3
.sym 18774 rst_SB_DFF_Q_D[0]
.sym 18789 P1B9$SB_IO_OUT_$glb_clk
.sym 18801 rst
.sym 18809 $PACKER_VCC_NET
.sym 18818 rst
.sym 18925 P1B4$SB_IO_OUT
.sym 19061 P1A9$SB_IO_OUT
.sym 19067 P1A9$SB_IO_OUT
.sym 19459 P1A9$SB_IO_OUT
.sym 19946 P1A9$SB_IO_OUT
.sym 20442 P1A9$SB_IO_OUT
.sym 20933 P1A9$SB_IO_OUT
.sym 21033 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 21049 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21050 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21152 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21153 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21156 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21173 vga.ball_pos_v[4]
.sym 21188 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21189 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 21190 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 21191 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 21192 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 21196 vga.count_v[1]
.sym 21198 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 21199 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 21201 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 21203 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21205 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 21206 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[4]
.sym 21207 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[5]
.sym 21208 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[6]
.sym 21209 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[7]
.sym 21210 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21213 vga.count_v[2]
.sym 21214 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 21215 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 21216 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21217 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21218 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 21219 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[1]
.sym 21221 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 21222 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 21225 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[2]
.sym 21227 vga.count_v[1]
.sym 21228 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21231 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[3]
.sym 21233 vga.count_v[2]
.sym 21234 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 21235 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 21237 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[4]
.sym 21239 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 21240 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 21241 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 21243 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[5]
.sym 21245 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 21246 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 21247 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[4]
.sym 21249 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[6]
.sym 21251 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21252 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 21253 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[5]
.sym 21255 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[7]
.sym 21257 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 21258 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21259 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[6]
.sym 21261 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 21263 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 21264 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21265 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[7]
.sym 21271 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 21272 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[4]
.sym 21273 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[5]
.sym 21274 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[6]
.sym 21275 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[7]
.sym 21276 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 21280 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21284 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 21291 vga.ball_pos_v[2]
.sym 21292 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21303 vga.ball_pos_v[2]
.sym 21305 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 21318 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 21326 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 21333 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 21334 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21342 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[9]
.sym 21344 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 21345 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 21346 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 21348 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[10]
.sym 21351 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21354 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[11]
.sym 21356 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21360 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[12]
.sym 21363 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21366 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[13]
.sym 21368 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21372 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[14]
.sym 21375 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21378 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[15]
.sym 21380 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21384 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 21387 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21392 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21395 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21402 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 21405 vga.count_v[1]
.sym 21409 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 21414 vga.count_v[1]
.sym 21416 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 21418 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[4]
.sym 21419 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 21420 P1A9$SB_IO_OUT
.sym 21424 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[7]
.sym 21425 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21428 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 21449 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21465 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[17]
.sym 21468 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21471 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[18]
.sym 21473 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21477 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[19]
.sym 21480 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21483 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[20]
.sym 21485 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21489 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[21]
.sym 21492 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21495 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[22]
.sym 21497 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21501 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[23]
.sym 21504 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21507 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 21509 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21517 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[3]
.sym 21518 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[4]
.sym 21519 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[5]
.sym 21520 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[6]
.sym 21521 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[7]
.sym 21522 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[8]
.sym 21537 vga.count_v[2]
.sym 21541 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21546 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21549 vga.ball_pos_v[6]
.sym 21551 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 21556 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21588 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[25]
.sym 21591 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21594 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[26]
.sym 21596 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21600 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[27]
.sym 21603 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21606 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[28]
.sym 21608 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21612 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[29]
.sym 21615 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21618 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[30]
.sym 21620 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21624 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[31]
.sym 21627 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21630 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[31]
.sym 21632 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21638 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 21640 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 21641 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 21643 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 21645 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 21649 vga.count_h[8]
.sym 21651 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21657 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21658 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 21661 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21667 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 21668 vga.ball_pos_v[4]
.sym 21670 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21671 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21672 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21674 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[31]
.sym 21681 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21682 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 21684 vga.count_v[1]
.sym 21685 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 21686 vga.blank_h
.sym 21687 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 21688 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 21689 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[10]
.sym 21690 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[4]
.sym 21691 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 21692 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[11]
.sym 21694 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21695 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21696 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[7]
.sym 21697 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 21698 vga.blank_v
.sym 21700 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21701 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21702 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 21703 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 21704 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[31]
.sym 21706 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21707 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 21712 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[31]
.sym 21713 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[10]
.sym 21714 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[11]
.sym 21715 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[31]
.sym 21725 vga.blank_h
.sym 21727 vga.blank_v
.sym 21730 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 21731 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 21732 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 21733 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 21736 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21737 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 21738 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 21739 vga.count_v[1]
.sym 21742 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 21743 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 21744 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[7]
.sym 21745 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21748 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 21749 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 21750 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[4]
.sym 21751 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 21754 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 21755 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21756 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21757 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21762 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21767 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 21771 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 21772 vga.blank_h_SB_DFFESS_Q_E
.sym 21773 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21775 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 21776 $PACKER_VCC_NET
.sym 21780 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 21781 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21782 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 21783 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 21784 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 21785 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 21786 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21787 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 21788 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 21793 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 21794 vga.count_h[2]
.sym 21795 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21796 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21805 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 21814 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21815 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21818 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21820 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 21823 $PACKER_VCC_NET
.sym 21825 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21827 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21828 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 21829 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21830 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 21831 $PACKER_VCC_NET
.sym 21832 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21834 $nextpnr_ICESTORM_LC_48$O
.sym 21837 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21840 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21843 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 21846 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 21849 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21852 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 21854 $PACKER_VCC_NET
.sym 21855 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 21858 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 21860 $PACKER_VCC_NET
.sym 21861 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21865 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 21867 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21868 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 21871 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21872 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21873 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 21874 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21886 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 21887 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21888 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 21890 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 21891 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21897 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 21898 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 21899 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 21905 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[11]
.sym 21906 vga.count_v[1]
.sym 21908 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21909 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 21910 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21912 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21914 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 21917 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 21919 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 21927 vga.count_h[2]
.sym 21928 vga.count_h[3]
.sym 21930 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21932 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 21936 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 21937 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21941 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 21946 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 21954 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 21955 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21957 $nextpnr_ICESTORM_LC_18$O
.sym 21960 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 21963 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 21965 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 21969 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 21970 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 21972 vga.count_h[2]
.sym 21973 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 21975 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 21976 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 21978 vga.count_h[3]
.sym 21979 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 21981 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 21982 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 21983 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 21985 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 21987 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 21988 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 21990 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21991 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 21993 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 21994 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 21995 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21997 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 21999 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 22000 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 22002 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22003 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 22005 P1B9$SB_IO_OUT_$glb_clk
.sym 22006 rst_$glb_sr
.sym 22021 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22022 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 22025 vga.count_h[2]
.sym 22027 vga.count_h[3]
.sym 22029 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22030 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 22032 vga.count_h[2]
.sym 22034 vga.count_h[3]
.sym 22035 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 22036 vga.ball_pos_h[0]
.sym 22038 vga.ball_pos_h[6]
.sym 22039 vga.count_h[8]
.sym 22040 vga.ball_pos_h[2]
.sym 22041 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 22042 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22043 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 22048 vga.count_h[8]
.sym 22049 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 22050 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 22051 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[4]
.sym 22052 vga.ball_pos_h[0]
.sym 22053 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[6]
.sym 22054 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22057 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 22058 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 22059 vga.count_h[3]
.sym 22060 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[5]
.sym 22061 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22062 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 22064 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 22066 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 22068 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 22069 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 22073 vga.count_h[2]
.sym 22074 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 22075 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 22076 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 22077 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 22080 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 22081 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 22083 vga.count_h[8]
.sym 22084 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 22088 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 22089 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 22090 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 22093 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22094 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[5]
.sym 22095 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22096 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[6]
.sym 22100 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 22101 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 22102 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 22105 vga.count_h[2]
.sym 22106 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 22107 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 22111 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 22112 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 22113 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 22114 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 22117 vga.count_h[3]
.sym 22118 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22119 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 22120 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[4]
.sym 22123 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 22124 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 22125 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 22126 vga.ball_pos_h[0]
.sym 22128 P1B9$SB_IO_OUT_$glb_clk
.sym 22129 rst_$glb_sr
.sym 22132 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 22133 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 22134 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 22135 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 22136 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 22137 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 22142 vga.count_h[8]
.sym 22144 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 22145 rst
.sym 22146 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 22150 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 22152 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 22154 vga.ball_motion_l
.sym 22155 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 22158 vga.hs_out_SB_DFFSR_Q_R
.sym 22162 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22163 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 22164 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22171 $PACKER_VCC_NET
.sym 22175 vga.ball_pos_h[8]
.sym 22177 vga.ball_pos_h[7]
.sym 22179 $PACKER_VCC_NET
.sym 22183 vga.ball_pos_h[4]
.sym 22184 vga.ball_pos_h[1]
.sym 22191 vga.ball_pos_h[5]
.sym 22195 vga.ball_pos_h[3]
.sym 22198 vga.ball_pos_h[6]
.sym 22200 vga.ball_pos_h[2]
.sym 22203 $nextpnr_ICESTORM_LC_63$O
.sym 22206 vga.ball_pos_h[1]
.sym 22209 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 22211 vga.ball_pos_h[2]
.sym 22212 $PACKER_VCC_NET
.sym 22213 vga.ball_pos_h[1]
.sym 22215 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 22217 vga.ball_pos_h[3]
.sym 22218 $PACKER_VCC_NET
.sym 22219 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 22221 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[4]
.sym 22223 $PACKER_VCC_NET
.sym 22224 vga.ball_pos_h[4]
.sym 22225 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 22227 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[5]
.sym 22229 $PACKER_VCC_NET
.sym 22230 vga.ball_pos_h[5]
.sym 22231 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[4]
.sym 22233 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[6]
.sym 22235 vga.ball_pos_h[6]
.sym 22236 $PACKER_VCC_NET
.sym 22237 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[5]
.sym 22239 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 22241 $PACKER_VCC_NET
.sym 22242 vga.ball_pos_h[7]
.sym 22243 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[6]
.sym 22245 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[8]
.sym 22247 vga.ball_pos_h[8]
.sym 22248 $PACKER_VCC_NET
.sym 22249 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 22253 vga.ball_pos_h[3]
.sym 22254 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 22255 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 22256 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 22257 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 22259 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 22260 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 22265 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22278 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 22279 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22284 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 22289 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[8]
.sym 22294 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[9]
.sym 22297 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 22299 vga.ball_pos_h[1]
.sym 22300 vga.ball_pos_h[0]
.sym 22303 vga.ball_pos_h[9]
.sym 22305 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 22306 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 22308 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[7]
.sym 22309 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[8]
.sym 22311 vga.count_h[8]
.sym 22312 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22313 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 22314 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 22315 $PACKER_VCC_NET
.sym 22316 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 22319 $PACKER_VCC_NET
.sym 22320 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 22322 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 22324 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 22326 $nextpnr_ICESTORM_LC_64$I3
.sym 22328 $PACKER_VCC_NET
.sym 22329 vga.ball_pos_h[9]
.sym 22330 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[8]
.sym 22336 $nextpnr_ICESTORM_LC_64$I3
.sym 22339 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22340 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 22342 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[7]
.sym 22345 vga.count_h[8]
.sym 22346 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[9]
.sym 22347 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 22348 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[8]
.sym 22351 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 22352 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 22353 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 22354 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 22357 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 22359 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 22360 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 22363 vga.ball_pos_h[0]
.sym 22364 vga.ball_pos_h[1]
.sym 22365 $PACKER_VCC_NET
.sym 22373 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 22374 P1B9$SB_IO_OUT_$glb_clk
.sym 22375 rst_$glb_sr
.sym 22382 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 22383 vga.hs_out
.sym 22389 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 22390 vga.ball_pos_h[1]
.sym 22391 vga.ball_pos_h[6]
.sym 22392 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 22399 vga.ball_pos_h[4]
.sym 22407 vga.ball_pos_h[1]
.sym 22419 $PACKER_VCC_NET
.sym 22422 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 22427 $PACKER_VCC_NET
.sym 22428 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 22429 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 22430 vga.count_h[8]
.sym 22431 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 22439 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 22442 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 22446 rst
.sym 22447 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22449 $nextpnr_ICESTORM_LC_5$O
.sym 22451 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22455 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 22457 vga.count_h[8]
.sym 22458 $PACKER_VCC_NET
.sym 22461 $nextpnr_ICESTORM_LC_6$I3
.sym 22463 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 22467 $nextpnr_ICESTORM_LC_6$COUT
.sym 22469 $PACKER_VCC_NET
.sym 22471 $nextpnr_ICESTORM_LC_6$I3
.sym 22474 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 22475 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 22476 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 22477 $nextpnr_ICESTORM_LC_6$COUT
.sym 22488 rst
.sym 22489 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 22492 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 22493 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 22495 rst
.sym 22499 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 22504 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 22516 vga.hs_out
.sym 22519 rst
.sym 22534 vga.ball_pos_h[4]
.sym 22553 $PACKER_VCC_NET
.sym 22557 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22558 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 22559 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22561 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22564 vga.count_h[8]
.sym 22567 vga.blank_h_SB_DFFESS_Q_E
.sym 22569 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22572 $nextpnr_ICESTORM_LC_2$O
.sym 22575 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22578 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 22580 $PACKER_VCC_NET
.sym 22581 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 22584 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 22586 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22587 $PACKER_VCC_NET
.sym 22590 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 22593 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22596 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 22598 vga.count_h[8]
.sym 22599 $PACKER_VCC_NET
.sym 22602 $nextpnr_ICESTORM_LC_3$I3
.sym 22604 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 22608 $nextpnr_ICESTORM_LC_3$COUT
.sym 22611 $PACKER_VCC_NET
.sym 22612 $nextpnr_ICESTORM_LC_3$I3
.sym 22618 $nextpnr_ICESTORM_LC_3$COUT
.sym 22619 vga.blank_h_SB_DFFESS_Q_E
.sym 22620 P1B9$SB_IO_OUT_$glb_clk
.sym 22621 rst_$glb_sr
.sym 22633 vga.ball_pos_h[8]
.sym 22637 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 22641 vga.ball_pos_h[5]
.sym 22697 P1A9$SB_IO_OUT
.sym 22712 P1A9$SB_IO_OUT
.sym 22754 P1A9$SB_IO_OUT
.sym 23149 P1A9$SB_IO_OUT
.sym 24884 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25005 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 25006 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 25009 vga.ball_pos_v[7]
.sym 25022 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[5]
.sym 25023 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[6]
.sym 25030 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 25031 vga.ball_pos_v[2]
.sym 25033 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25044 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25047 $PACKER_VCC_NET
.sym 25087 vga.ball_pos_v[2]
.sym 25089 $PACKER_VCC_NET
.sym 25090 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 25093 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[6]
.sym 25094 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[5]
.sym 25095 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25096 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25142 vga.ball_pos_v[6]
.sym 25148 vga.ball_pos_v[4]
.sym 25155 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 25160 vga.ball_pos_v[2]
.sym 25161 $PACKER_VCC_NET
.sym 25164 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 25166 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 25167 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 25169 vga.ball_pos_v[7]
.sym 25173 $nextpnr_ICESTORM_LC_58$O
.sym 25176 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 25179 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 25181 $PACKER_VCC_NET
.sym 25182 vga.ball_pos_v[2]
.sym 25185 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 25187 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 25188 $PACKER_VCC_NET
.sym 25189 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 25191 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 25193 $PACKER_VCC_NET
.sym 25194 vga.ball_pos_v[4]
.sym 25195 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 25197 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 25199 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 25200 $PACKER_VCC_NET
.sym 25201 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 25203 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 25205 $PACKER_VCC_NET
.sym 25206 vga.ball_pos_v[6]
.sym 25207 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 25209 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 25211 vga.ball_pos_v[7]
.sym 25212 $PACKER_VCC_NET
.sym 25213 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 25215 $nextpnr_ICESTORM_LC_59$I3
.sym 25217 $PACKER_VCC_NET
.sym 25218 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 25219 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 25235 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[6]
.sym 25236 vga.ball_pos_v[6]
.sym 25237 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25245 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 25247 $PACKER_VCC_NET
.sym 25253 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 25256 $PACKER_VCC_NET
.sym 25259 $nextpnr_ICESTORM_LC_59$I3
.sym 25269 vga.count_v[2]
.sym 25277 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 25279 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 25288 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25300 $nextpnr_ICESTORM_LC_59$I3
.sym 25315 vga.count_v[2]
.sym 25316 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 25317 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25318 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 25366 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 25369 vga.ball_pos_v[4]
.sym 25372 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25378 vga.count_v[2]
.sym 25379 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 25380 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 25394 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 25397 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 25399 vga.ball_pos_v[2]
.sym 25405 vga.ball_pos_v[4]
.sym 25406 vga.ball_pos_v[7]
.sym 25413 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 25414 vga.ball_pos_v[6]
.sym 25416 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 25419 $nextpnr_ICESTORM_LC_42$O
.sym 25421 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 25425 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 25428 vga.ball_pos_v[2]
.sym 25431 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 25434 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 25435 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 25437 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 25439 vga.ball_pos_v[4]
.sym 25441 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 25443 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 25445 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 25447 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 25449 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 25451 vga.ball_pos_v[6]
.sym 25453 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 25455 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 25457 vga.ball_pos_v[7]
.sym 25459 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 25461 $nextpnr_ICESTORM_LC_43$I3
.sym 25464 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 25465 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 25484 vga.ball_pos_v[2]
.sym 25485 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 25487 vga.ball_pos_v[2]
.sym 25500 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25501 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 25502 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 25505 $nextpnr_ICESTORM_LC_43$I3
.sym 25512 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 25513 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[5]
.sym 25514 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25515 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25518 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 25519 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[8]
.sym 25520 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 25522 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 25523 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 25525 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 25529 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 25538 vga.count_v[2]
.sym 25539 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 25541 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 25546 $nextpnr_ICESTORM_LC_43$I3
.sym 25555 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25556 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[5]
.sym 25557 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[8]
.sym 25558 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25561 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 25562 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 25563 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 25564 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 25573 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 25574 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 25575 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 25576 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 25585 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 25586 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 25587 vga.count_v[2]
.sym 25588 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 25604 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 25605 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[8]
.sym 25607 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[5]
.sym 25608 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 25610 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 25615 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 25621 $PACKER_VCC_NET
.sym 25626 $PACKER_VCC_NET
.sym 25636 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25638 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25642 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 25643 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 25645 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 25648 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 25656 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 25658 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25661 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 25662 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25665 $nextpnr_ICESTORM_LC_57$O
.sym 25667 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 25671 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[1]
.sym 25673 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25675 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25677 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]
.sym 25679 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 25683 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 25686 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25689 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[4]
.sym 25691 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 25695 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 25698 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25702 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 25703 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 25704 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 25705 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 25732 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 25734 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 25735 vga.ball_pos_v[6]
.sym 25738 P1B8$SB_IO_OUT
.sym 25744 $PACKER_VCC_NET
.sym 25747 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 25749 $PACKER_VCC_NET
.sym 25758 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 25759 vga.count_h[3]
.sym 25765 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25766 vga.count_h[2]
.sym 25767 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25768 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 25770 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25771 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 25772 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25774 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 25777 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 25780 vga.count_h[8]
.sym 25781 $PACKER_VCC_NET
.sym 25783 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 25786 $PACKER_VCC_NET
.sym 25788 $nextpnr_ICESTORM_LC_14$O
.sym 25790 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 25794 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 25796 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25800 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 25802 $PACKER_VCC_NET
.sym 25803 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 25804 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25806 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 25808 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25810 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 25812 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[4]
.sym 25814 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 25815 $PACKER_VCC_NET
.sym 25816 vga.count_h[8]
.sym 25818 $nextpnr_ICESTORM_LC_15$I3
.sym 25820 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25828 $nextpnr_ICESTORM_LC_15$I3
.sym 25831 vga.count_h[3]
.sym 25832 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 25833 vga.count_h[2]
.sym 25834 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 25859 vga.ball_pos_v[4]
.sym 25883 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 25890 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 25900 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25901 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25905 vga.count_h[2]
.sym 25906 vga.count_h[3]
.sym 25907 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 25909 $PACKER_VCC_NET
.sym 25910 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 25911 $nextpnr_ICESTORM_LC_10$O
.sym 25914 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 25917 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 25919 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 25923 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 25925 vga.count_h[2]
.sym 25929 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 25931 vga.count_h[3]
.sym 25932 $PACKER_VCC_NET
.sym 25935 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[4]
.sym 25937 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 25941 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[5]
.sym 25944 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 25947 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 25950 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25953 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 25955 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 25956 $PACKER_VCC_NET
.sym 25977 P1B4$SB_IO_OUT
.sym 25979 vga.red_SB_DFFSR_Q_R
.sym 25985 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 25990 vga.ball_pos_h[3]
.sym 25992 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 25993 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 25995 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 25997 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 26005 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 26007 vga.count_h[2]
.sym 26008 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 26009 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 26011 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 26014 $PACKER_VCC_NET
.sym 26015 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 26017 vga.count_h[3]
.sym 26018 vga.count_h[8]
.sym 26020 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 26021 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 26022 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26023 vga.ball_pos_h[1]
.sym 26027 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 26029 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 26030 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 26033 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 26034 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[8]
.sym 26036 $PACKER_VCC_NET
.sym 26037 vga.count_h[8]
.sym 26040 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 26042 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 26047 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 26048 vga.count_h[2]
.sym 26049 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 26050 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 26054 vga.count_h[8]
.sym 26056 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 26060 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 26061 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26065 vga.ball_pos_h[1]
.sym 26066 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 26068 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 26071 vga.count_h[3]
.sym 26072 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 26073 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 26074 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 26077 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 26078 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 26079 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 26080 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 26082 P1B9$SB_IO_OUT_$glb_clk
.sym 26083 rst_$glb_sr
.sym 26097 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 26102 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 26104 vga.ball_pos_h[1]
.sym 26106 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 26108 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 26109 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 26117 vga.count_h[8]
.sym 26118 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 26128 vga.ball_pos_h[2]
.sym 26129 vga.ball_motion_l
.sym 26130 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 26131 vga.ball_pos_h[6]
.sym 26132 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 26133 vga.ball_pos_h[3]
.sym 26136 vga.ball_pos_h[0]
.sym 26137 vga.ball_motion_l
.sym 26138 vga.ball_pos_h[1]
.sym 26140 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 26141 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 26145 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 26152 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 26153 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 26155 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 26158 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 26160 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 26161 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 26164 vga.ball_pos_h[2]
.sym 26165 vga.ball_pos_h[1]
.sym 26166 vga.ball_pos_h[3]
.sym 26167 vga.ball_pos_h[6]
.sym 26171 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 26172 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 26173 vga.ball_motion_l
.sym 26177 vga.ball_pos_h[0]
.sym 26179 vga.ball_pos_h[1]
.sym 26183 vga.ball_motion_l
.sym 26184 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 26194 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 26195 vga.ball_motion_l
.sym 26197 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 26200 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 26201 vga.ball_motion_l
.sym 26202 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 26204 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 26205 P1B9$SB_IO_OUT_$glb_clk
.sym 26206 rst_$glb_sr
.sym 26219 vga.ball_pos_h[3]
.sym 26221 vga.ball_pos_h[1]
.sym 26222 vga.ball_pos_h[0]
.sym 26224 vga.ball_pos_h[2]
.sym 26225 vga.ball_pos_h[4]
.sym 26227 vga.ball_pos_h[6]
.sym 26229 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 26230 vga.count_h[8]
.sym 26249 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 26251 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 26254 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 26259 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 26261 vga.hs_out_SB_DFFSR_Q_R
.sym 26262 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 26271 $PACKER_VCC_NET
.sym 26277 vga.count_h[8]
.sym 26279 $PACKER_VCC_NET
.sym 26280 $nextpnr_ICESTORM_LC_7$O
.sym 26282 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 26286 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 26288 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 26292 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 26295 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 26298 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 26301 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 26304 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 26306 $PACKER_VCC_NET
.sym 26307 vga.count_h[8]
.sym 26310 $nextpnr_ICESTORM_LC_8$I3
.sym 26313 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 26316 $nextpnr_ICESTORM_LC_8$COUT
.sym 26319 $PACKER_VCC_NET
.sym 26320 $nextpnr_ICESTORM_LC_8$I3
.sym 26326 $nextpnr_ICESTORM_LC_8$COUT
.sym 26328 P1B9$SB_IO_OUT_$glb_clk
.sym 26329 vga.hs_out_SB_DFFSR_Q_R
.sym 26347 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 26352 vga.ball_motion_l
.sym 26373 vga.ball_pos_h[9]
.sym 26381 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 26383 vga.ball_pos_h[5]
.sym 26385 vga.ball_pos_h[8]
.sym 26389 vga.ball_pos_h[4]
.sym 26390 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 26400 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 26404 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 26405 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 26407 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 26434 vga.ball_pos_h[5]
.sym 26435 vga.ball_pos_h[4]
.sym 26436 vga.ball_pos_h[8]
.sym 26437 vga.ball_pos_h[9]
.sym 26461 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 26463 vga.ball_pos_h[9]
.sym 26465 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 26468 pll_PLL$nextnr_LOCK_lut_through_net
.sym 26527 rst
.sym 26528 P1B4$SB_IO_OUT
.sym 26531 P1A9$SB_IO_OUT
.sym 26539 P1B4$SB_IO_OUT
.sym 26547 rst
.sym 26549 P1A9$SB_IO_OUT
.sym 26563 rst
.sym 27215 rst
.sym 28439 rst
.sym 28458 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 28462 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 28504 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[3]
.sym 28505 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[4]
.sym 28506 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[5]
.sym 28507 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[6]
.sym 28508 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[7]
.sym 28546 $PACKER_VCC_NET
.sym 28553 $PACKER_VCC_NET
.sym 28561 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 28562 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 28563 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[8]
.sym 28603 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[8]
.sym 28645 vga.count_v[2]
.sym 28647 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 28648 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28650 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 28651 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 28656 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 28753 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 28758 vga.ball_pos_v[7]
.sym 28765 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 28857 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 28868 $PACKER_VCC_NET
.sym 28870 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 28909 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 28912 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 28954 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 28955 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 28960 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 28968 $PACKER_VCC_NET
.sym 28970 vga.count_v[1]
.sym 28974 $PACKER_VCC_NET
.sym 29056 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 29058 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 29064 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 29067 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 29068 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 29073 P1A9$SB_IO_OUT
.sym 29115 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 29118 P1B4$SB_IO_OUT
.sym 29119 vga.red_SB_DFFSR_Q_R
.sym 29120 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 29156 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 29160 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 29167 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 29177 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 29215 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 29217 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 29258 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[4]
.sym 29264 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 29269 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 29277 $PACKER_VCC_NET
.sym 29319 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[10]
.sym 29320 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[11]
.sym 29323 vga.ball_pos_h[4]
.sym 29324 vga.ball_pos_h[6]
.sym 29371 $PACKER_VCC_NET
.sym 29372 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 29421 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 29422 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 29423 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 29424 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 29425 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 29426 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 29467 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 29475 vga.ball_pos_h[8]
.sym 29481 vga.ball_pos_h[7]
.sym 29521 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 29522 vga.ball_pos_h[9]
.sym 29523 vga.ball_pos_h[7]
.sym 29525 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 29526 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 29527 vga.ball_pos_h[5]
.sym 29528 vga.ball_pos_h[8]
.sym 29565 vga.ball_pos_h[3]
.sym 29566 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 29569 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29575 vga.ball_pos_h[3]
.sym 29586 vga.ball_pos_h[9]
.sym 29670 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 29682 vga.ball_motion_l
.sym 29728 P1A9$SB_IO_OUT
.sym 29731 P1B4$SB_IO_OUT
.sym 29737 P1A9$SB_IO_OUT
.sym 29742 P1B4$SB_IO_OUT
.sym 29766 P1B4$SB_IO_OUT
.sym 29936 P1B4$SB_IO_OUT
.sym 29944 P1B4$SB_IO_OUT
.sym 30433 P1B4$SB_IO_OUT
.sym 30441 P1B4$SB_IO_OUT
.sym 30665 P1B4$SB_IO_OUT
.sym 30925 P1B4$SB_IO_OUT
.sym 31428 P1B4$SB_IO_OUT
.sym 31915 P1B4$SB_IO_OUT
.sym 32033 vga.ball_pos_v[4]
.sym 32043 vga.ball_pos_v[7]
.sym 32131 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32141 P1B4$SB_IO_OUT
.sym 32158 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 32160 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[5]
.sym 32164 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32172 vga.count_v[2]
.sym 32173 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 32174 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32175 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[3]
.sym 32176 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[5]
.sym 32177 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 32178 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32181 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 32182 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 32183 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 32184 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32186 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32187 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[7]
.sym 32188 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32193 vga.count_v[1]
.sym 32194 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[6]
.sym 32196 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[6]
.sym 32198 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32200 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[4]
.sym 32201 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[5]
.sym 32203 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 32204 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[1]
.sym 32206 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 32207 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32210 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[2]
.sym 32212 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32213 vga.count_v[1]
.sym 32216 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[3]
.sym 32218 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 32219 vga.count_v[2]
.sym 32222 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[4]
.sym 32224 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32225 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[3]
.sym 32226 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 32228 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[5]
.sym 32230 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[4]
.sym 32231 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 32232 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 32234 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[6]
.sym 32236 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[5]
.sym 32237 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32238 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[5]
.sym 32240 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[7]
.sym 32242 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32243 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[6]
.sym 32244 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[6]
.sym 32246 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[8]
.sym 32248 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[7]
.sym 32249 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32250 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 32266 vga.count_v[2]
.sym 32267 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32268 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32269 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 32270 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32272 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 32276 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 32286 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 32290 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[8]
.sym 32295 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[8]
.sym 32298 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32303 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32307 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[8]
.sym 32327 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[9]
.sym 32329 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32330 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[8]
.sym 32331 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[8]
.sym 32333 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[10]
.sym 32336 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32339 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[11]
.sym 32341 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32345 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[12]
.sym 32348 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32351 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[13]
.sym 32353 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32357 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[14]
.sym 32360 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32363 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[15]
.sym 32365 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32369 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[16]
.sym 32372 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32389 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32390 $PACKER_VCC_NET
.sym 32391 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 32395 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 32400 $PACKER_VCC_NET
.sym 32407 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 32411 P1B4$SB_IO_OUT
.sym 32413 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[16]
.sym 32432 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32450 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[17]
.sym 32452 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32456 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[18]
.sym 32459 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32462 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[19]
.sym 32464 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32468 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[20]
.sym 32471 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32474 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[21]
.sym 32476 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32480 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[22]
.sym 32483 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32486 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[23]
.sym 32488 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32492 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[24]
.sym 32495 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32512 $PACKER_VCC_NET
.sym 32514 $PACKER_VCC_NET
.sym 32516 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 32517 vga.ball_pos_v[7]
.sym 32518 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[8]
.sym 32520 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32532 vga.ball_pos_v[4]
.sym 32536 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[24]
.sym 32543 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32573 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[25]
.sym 32576 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32579 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[26]
.sym 32581 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32585 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[27]
.sym 32588 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32591 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[28]
.sym 32593 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32597 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[29]
.sym 32600 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32603 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[30]
.sym 32605 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32609 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_3_CO[31]
.sym 32612 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32615 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 32617 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 32623 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 32625 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 32629 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 32637 vga.count_v[1]
.sym 32643 vga.count_v[1]
.sym 32647 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 32648 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 32649 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32650 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32651 rst
.sym 32654 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32656 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32657 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 32658 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32659 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 32669 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 32672 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 32684 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 32690 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 32691 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 32693 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 32695 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 32697 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 32698 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 32699 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 32700 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 32715 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 32716 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 32717 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 32718 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 32759 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 32770 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 32772 vga.ball_pos_h[5]
.sym 32774 vga.ball_pos_h[8]
.sym 32778 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32788 $PACKER_VCC_NET
.sym 32791 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 32794 $PACKER_VCC_NET
.sym 32796 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32798 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 32802 $PACKER_VCC_NET
.sym 32806 vga.count_h[3]
.sym 32808 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 32810 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 32812 vga.count_h[2]
.sym 32816 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 32819 $nextpnr_ICESTORM_LC_17$O
.sym 32822 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 32825 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 32827 $PACKER_VCC_NET
.sym 32828 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 32831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32833 $PACKER_VCC_NET
.sym 32834 vga.count_h[2]
.sym 32837 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 32839 $PACKER_VCC_NET
.sym 32840 vga.count_h[3]
.sym 32843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 32846 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 32849 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 32852 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 32855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 32858 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32861 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 32863 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 32864 $PACKER_VCC_NET
.sym 32871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 32875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 32883 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 32884 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 32892 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32895 P1B4$SB_IO_OUT
.sym 32899 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[11]
.sym 32903 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 32904 vga.ball_pos_h[1]
.sym 32905 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 32911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[31]
.sym 32912 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32914 P1A9$SB_IO_OUT
.sym 32916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 32917 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 32918 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32920 $PACKER_VCC_NET
.sym 32921 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32930 vga.red_SB_DFFSR_Q_R
.sym 32931 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 32932 rst
.sym 32933 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 32935 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 32939 vga.count_h[8]
.sym 32941 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 32942 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 32944 $PACKER_VCC_NET
.sym 32945 vga.count_h[8]
.sym 32948 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 32951 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 32956 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[31]
.sym 32957 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 32958 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 32973 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 32974 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 32975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 32976 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 32979 P1A9$SB_IO_OUT
.sym 32981 rst
.sym 32986 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32987 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32988 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32990 P1B9$SB_IO_OUT_$glb_clk
.sym 32991 vga.red_SB_DFFSR_Q_R
.sym 32994 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[3]
.sym 32995 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[4]
.sym 32996 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[5]
.sym 32997 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[6]
.sym 32998 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[7]
.sym 32999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[8]
.sym 33005 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[31]
.sym 33012 vga.count_v[1]
.sym 33016 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 33023 P1B4$SB_IO_OUT
.sym 33024 vga.count_h[2]
.sym 33026 vga.count_h[3]
.sym 33027 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 33033 vga.count_h[3]
.sym 33034 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 33035 vga.count_h[2]
.sym 33043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 33049 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 33050 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 33052 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[4]
.sym 33053 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[5]
.sym 33054 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[6]
.sym 33055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[7]
.sym 33056 vga.ball_pos_h[0]
.sym 33057 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 33058 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 33059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[3]
.sym 33060 vga.ball_pos_h[2]
.sym 33061 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 33062 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 33063 vga.ball_pos_h[1]
.sym 33064 vga.ball_pos_h[1]
.sym 33065 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 33067 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 33068 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 33069 vga.ball_pos_h[0]
.sym 33071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 33073 vga.ball_pos_h[1]
.sym 33074 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 33077 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 33078 vga.ball_pos_h[2]
.sym 33079 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 33080 vga.count_h[2]
.sym 33081 vga.ball_pos_h[1]
.sym 33083 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[4]
.sym 33085 vga.count_h[3]
.sym 33086 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[3]
.sym 33089 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[5]
.sym 33091 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[4]
.sym 33092 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 33095 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[6]
.sym 33097 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[5]
.sym 33098 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 33101 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[7]
.sym 33103 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[6]
.sym 33104 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 33107 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 33109 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[7]
.sym 33110 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 33115 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[9]
.sym 33116 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 33117 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 33118 vga.ball_pos_h[2]
.sym 33119 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 33120 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 33121 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 33122 vga.ball_pos_h[0]
.sym 33127 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 33141 vga.ball_pos_h[9]
.sym 33143 vga.ball_pos_h[7]
.sym 33146 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 33149 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 33150 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 33151 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[8]
.sym 33158 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[10]
.sym 33162 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 33163 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[8]
.sym 33168 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 33170 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 33172 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[9]
.sym 33173 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 33176 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 33180 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 33181 vga.count_h[8]
.sym 33185 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 33188 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[9]
.sym 33190 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[8]
.sym 33191 vga.count_h[8]
.sym 33194 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[10]
.sym 33196 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[9]
.sym 33197 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 33200 $nextpnr_ICESTORM_LC_65$I3
.sym 33203 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[10]
.sym 33204 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 33210 $nextpnr_ICESTORM_LC_65$I3
.sym 33225 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 33227 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 33228 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 33231 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 33232 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 33234 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 33235 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 33236 P1B9$SB_IO_OUT_$glb_clk
.sym 33237 rst_$glb_sr
.sym 33240 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 33241 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 33242 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 33243 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 33244 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 33245 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 33251 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 33253 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 33255 vga.ball_pos_h[0]
.sym 33262 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 33263 vga.ball_pos_h[5]
.sym 33265 vga.ball_pos_h[8]
.sym 33271 vga.ball_pos_h[4]
.sym 33272 vga.ball_pos_h[0]
.sym 33285 vga.ball_pos_h[4]
.sym 33286 vga.ball_pos_h[6]
.sym 33289 vga.ball_pos_h[7]
.sym 33290 vga.ball_pos_h[2]
.sym 33293 vga.ball_pos_h[5]
.sym 33294 vga.ball_pos_h[0]
.sym 33299 vga.ball_pos_h[3]
.sym 33301 vga.ball_pos_h[1]
.sym 33311 $nextpnr_ICESTORM_LC_47$O
.sym 33314 vga.ball_pos_h[0]
.sym 33317 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 33319 vga.ball_pos_h[1]
.sym 33323 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 33326 vga.ball_pos_h[2]
.sym 33327 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 33329 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 33331 vga.ball_pos_h[3]
.sym 33333 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 33335 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 33338 vga.ball_pos_h[4]
.sym 33339 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 33341 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 33344 vga.ball_pos_h[5]
.sym 33345 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 33347 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 33349 vga.ball_pos_h[6]
.sym 33351 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 33353 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 33356 vga.ball_pos_h[7]
.sym 33357 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 33361 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 33362 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 33363 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 33364 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 33365 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 33366 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 33367 P1B7$SB_IO_OUT
.sym 33368 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 33379 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 33383 vga.ball_motion_l
.sym 33384 $PACKER_VCC_NET
.sym 33387 vga.ball_pos_h[1]
.sym 33388 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 33392 P1B4$SB_IO_OUT
.sym 33396 vga.ball_pos_h[1]
.sym 33397 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 33402 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 33403 vga.ball_pos_h[9]
.sym 33407 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 33409 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 33412 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 33415 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 33417 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 33418 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 33419 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 33420 vga.ball_pos_h[7]
.sym 33422 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 33423 vga.ball_motion_l
.sym 33426 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 33429 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 33432 vga.ball_pos_h[0]
.sym 33433 vga.ball_pos_h[8]
.sym 33434 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 33437 vga.ball_pos_h[8]
.sym 33438 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 33441 vga.ball_pos_h[9]
.sym 33442 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 33443 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 33444 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 33447 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 33448 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 33449 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 33450 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 33459 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 33460 vga.ball_motion_l
.sym 33461 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 33466 vga.ball_pos_h[7]
.sym 33467 vga.ball_pos_h[0]
.sym 33471 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 33473 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 33474 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 33477 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 33478 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 33479 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 33480 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 33481 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 33482 P1B9$SB_IO_OUT_$glb_clk
.sym 33483 rst_$glb_sr
.sym 33493 $PACKER_VCC_NET
.sym 33494 rst
.sym 33503 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 33506 vga.hs_out
.sym 33559 P1B4$SB_IO_OUT
.sym 33572 P1B4$SB_IO_OUT
.sym 33618 P1B4$SB_IO_OUT
.sym 33756 P1A9$SB_IO_OUT
.sym 35740 vga.ball_pos_v[6]
.sym 35870 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 35963 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 35964 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 35965 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 35966 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 35967 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 35968 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 35969 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 35974 vga.ball_pos_v[2]
.sym 35975 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35990 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 35991 vga.ball_pos_v[2]
.sym 35993 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35994 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 35997 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36003 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 36006 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[3]
.sym 36007 vga.ball_pos_v[2]
.sym 36008 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[5]
.sym 36009 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 36010 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[7]
.sym 36012 vga.ball_pos_v[6]
.sym 36014 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 36015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[4]
.sym 36016 vga.ball_pos_v[4]
.sym 36017 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[6]
.sym 36018 vga.ball_pos_v[7]
.sym 36019 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36020 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36024 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 36029 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 36031 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 36035 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[1]
.sym 36037 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 36038 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36039 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 36041 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[2]
.sym 36043 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 36044 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36047 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[3]
.sym 36049 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 36050 vga.ball_pos_v[2]
.sym 36053 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[4]
.sym 36055 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 36056 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[3]
.sym 36059 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[5]
.sym 36061 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[4]
.sym 36062 vga.ball_pos_v[4]
.sym 36065 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[6]
.sym 36067 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 36068 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[5]
.sym 36071 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[7]
.sym 36073 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[6]
.sym 36074 vga.ball_pos_v[6]
.sym 36077 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[8]
.sym 36079 vga.ball_pos_v[7]
.sym 36080 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[7]
.sym 36085 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 36086 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 36090 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 36091 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 36097 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 36098 vga.count_v[1]
.sym 36101 vga.ball_pos_v[2]
.sym 36102 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 36109 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[8]
.sym 36112 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 36114 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 36117 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 36119 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[5]
.sym 36121 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[8]
.sym 36126 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[8]
.sym 36143 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36157 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36158 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[9]
.sym 36160 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36161 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[8]
.sym 36164 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[10]
.sym 36166 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36170 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[11]
.sym 36173 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36176 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[12]
.sym 36178 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36182 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[13]
.sym 36185 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36188 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[14]
.sym 36190 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36194 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[15]
.sym 36197 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36200 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[16]
.sym 36202 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36210 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 36211 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[5]
.sym 36212 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[6]
.sym 36213 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 36214 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[8]
.sym 36215 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36226 vga.count_v[2]
.sym 36227 vga.ball_pos_v[7]
.sym 36233 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[6]
.sym 36235 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 36236 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 36239 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36241 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 36243 vga.ball_pos_v[6]
.sym 36244 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[16]
.sym 36280 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36281 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[17]
.sym 36284 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36287 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[18]
.sym 36289 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36293 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[19]
.sym 36296 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36299 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[20]
.sym 36301 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36305 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[21]
.sym 36308 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36311 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[22]
.sym 36313 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36317 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[23]
.sym 36320 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36323 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[24]
.sym 36325 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36331 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 36333 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 36334 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36335 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 36337 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 36338 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 36343 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 36345 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 36346 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[5]
.sym 36347 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 36348 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 36349 vga.paddle_l_pos_v[4]
.sym 36350 rst
.sym 36351 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 36354 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 36358 vga.ball_pos_v[6]
.sym 36360 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 36361 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 36362 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 36363 vga.ball_pos_v[4]
.sym 36367 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[24]
.sym 36387 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36404 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[25]
.sym 36407 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36410 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[26]
.sym 36412 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36416 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[27]
.sym 36419 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36422 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[28]
.sym 36424 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36428 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[29]
.sym 36431 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36434 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[30]
.sym 36436 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36440 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_CARRY_I1_CO[31]
.sym 36443 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36446 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 36448 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36454 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 36459 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 36460 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 36461 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 36467 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 36468 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 36470 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 36472 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 36473 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36475 $PACKER_VCC_NET
.sym 36477 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 36478 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 36482 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36483 vga.ball_pos_v[2]
.sym 36484 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 36486 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 36488 vga.ball_pos_v[2]
.sym 36489 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36490 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 36498 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36499 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 36505 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 36509 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36510 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 36512 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 36515 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36517 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 36520 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 36522 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 36525 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 36528 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 36529 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36530 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 36531 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 36540 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 36541 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 36542 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 36543 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 36564 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36565 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 36566 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 36567 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36577 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 36579 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 36580 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 36581 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36583 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 36584 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36595 vga.count_v[1]
.sym 36606 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 36607 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 36609 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 36619 vga.ball_pos_v[4]
.sym 36622 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 36623 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36625 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 36627 vga.ball_pos_v[7]
.sym 36628 vga.ball_pos_v[6]
.sym 36635 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 36637 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 36638 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 36640 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 36641 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 36643 vga.ball_pos_v[2]
.sym 36644 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 36645 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 36647 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 36649 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36650 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 36652 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36653 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 36656 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 36658 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36659 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 36662 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 36664 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 36665 vga.ball_pos_v[2]
.sym 36668 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[4]
.sym 36670 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 36671 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 36674 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[5]
.sym 36676 vga.ball_pos_v[4]
.sym 36677 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 36680 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[6]
.sym 36682 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 36683 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 36686 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[7]
.sym 36688 vga.ball_pos_v[6]
.sym 36689 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 36692 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[8]
.sym 36694 vga.ball_pos_v[7]
.sym 36695 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 36703 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 36704 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 36705 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 36706 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 36707 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 36713 vga.ball_pos_v[7]
.sym 36716 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 36717 vga.paddle_r_pos_v[6]
.sym 36720 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36721 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 36723 vga.ball_pos_v[4]
.sym 36725 vga.ball_pos_h[3]
.sym 36727 P1B8$SB_IO_OUT
.sym 36732 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 36734 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 36736 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[8]
.sym 36745 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36749 vga.ball_pos_v[4]
.sym 36753 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36758 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[9]
.sym 36765 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 36766 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[4]
.sym 36770 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 36771 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 36772 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 36773 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[9]
.sym 36775 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 36776 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36779 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 36782 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[9]
.sym 36786 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 36787 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 36788 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 36789 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 36811 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36812 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[4]
.sym 36813 vga.ball_pos_v[4]
.sym 36823 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 36824 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[9]
.sym 36825 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 36826 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 36827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 36828 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 36830 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 36835 vga.ball_pos_v[4]
.sym 36837 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36839 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 36840 vga.paddle_r_pos_v[3]
.sym 36841 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36842 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 36843 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 36844 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 36845 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 36848 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 36850 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 36856 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 36867 vga.ball_pos_h[2]
.sym 36875 vga.ball_pos_h[5]
.sym 36877 vga.ball_pos_h[8]
.sym 36879 vga.ball_pos_h[1]
.sym 36885 vga.ball_pos_h[3]
.sym 36888 vga.ball_pos_h[7]
.sym 36894 vga.ball_pos_h[4]
.sym 36895 vga.ball_pos_h[6]
.sym 36896 $nextpnr_ICESTORM_LC_61$O
.sym 36899 vga.ball_pos_h[1]
.sym 36902 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 36905 vga.ball_pos_h[2]
.sym 36908 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 36910 vga.ball_pos_h[3]
.sym 36912 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 36914 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 36917 vga.ball_pos_h[4]
.sym 36918 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 36920 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 36923 vga.ball_pos_h[5]
.sym 36924 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 36926 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 36928 vga.ball_pos_h[6]
.sym 36930 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 36932 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 36934 vga.ball_pos_h[7]
.sym 36936 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 36938 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 36940 vga.ball_pos_h[8]
.sym 36942 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 36959 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 36963 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36971 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 36974 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36976 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 36977 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36982 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 36989 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 36990 vga.ball_pos_h[2]
.sym 36993 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36994 vga.ball_pos_h[6]
.sym 36999 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 37002 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 37005 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 37006 vga.ball_pos_h[9]
.sym 37008 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 37010 vga.ball_pos_h[0]
.sym 37011 vga.ball_motion_l
.sym 37013 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 37014 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 37015 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 37016 vga.ball_pos_h[3]
.sym 37018 vga.ball_pos_h[1]
.sym 37019 $nextpnr_ICESTORM_LC_62$I3
.sym 37021 vga.ball_pos_h[9]
.sym 37023 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 37029 $nextpnr_ICESTORM_LC_62$I3
.sym 37032 vga.ball_pos_h[3]
.sym 37033 vga.ball_pos_h[6]
.sym 37034 vga.ball_pos_h[1]
.sym 37035 vga.ball_pos_h[2]
.sym 37038 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 37040 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 37041 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 37045 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 37046 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 37047 vga.ball_motion_l
.sym 37050 vga.ball_motion_l
.sym 37052 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 37053 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 37056 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 37057 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 37062 vga.ball_pos_h[0]
.sym 37063 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 37066 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 37067 P1B9$SB_IO_OUT_$glb_clk
.sym 37068 rst_$glb_sr
.sym 37069 vga.ball_motion_l
.sym 37070 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 37071 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 37072 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 37073 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 37075 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 37076 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 37082 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 37089 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 37102 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 37114 $PACKER_VCC_NET
.sym 37117 vga.ball_pos_h[0]
.sym 37121 vga.ball_pos_h[2]
.sym 37122 $PACKER_VCC_NET
.sym 37128 vga.ball_pos_h[7]
.sym 37132 vga.ball_pos_h[5]
.sym 37133 vga.ball_pos_h[6]
.sym 37136 vga.ball_pos_h[3]
.sym 37140 vga.ball_pos_h[4]
.sym 37141 vga.ball_pos_h[1]
.sym 37142 $nextpnr_ICESTORM_LC_44$O
.sym 37144 vga.ball_pos_h[0]
.sym 37148 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 37150 vga.ball_pos_h[1]
.sym 37151 $PACKER_VCC_NET
.sym 37154 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 37156 $PACKER_VCC_NET
.sym 37157 vga.ball_pos_h[2]
.sym 37158 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 37160 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 37162 $PACKER_VCC_NET
.sym 37163 vga.ball_pos_h[3]
.sym 37164 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 37166 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 37168 vga.ball_pos_h[4]
.sym 37169 $PACKER_VCC_NET
.sym 37170 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 37172 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 37174 vga.ball_pos_h[5]
.sym 37175 $PACKER_VCC_NET
.sym 37176 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 37178 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 37180 vga.ball_pos_h[6]
.sym 37181 $PACKER_VCC_NET
.sym 37182 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 37184 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 37186 vga.ball_pos_h[7]
.sym 37187 $PACKER_VCC_NET
.sym 37188 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 37194 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 37195 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 37196 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 37197 vga.score_r[1]
.sym 37198 vga.score_r[0]
.sym 37199 vga.score_r[2]
.sym 37204 P1B4$SB_IO_OUT
.sym 37205 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 37213 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 37215 rst
.sym 37225 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 37227 P1B8$SB_IO_OUT
.sym 37228 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 37233 vga.ball_motion_l
.sym 37234 vga.ball_pos_h[9]
.sym 37237 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 37238 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 37240 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 37241 vga.ball_motion_l
.sym 37242 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 37245 $PACKER_VCC_NET
.sym 37246 vga.ball_pos_h[4]
.sym 37247 vga.ball_pos_h[5]
.sym 37248 vga.ball_pos_h[8]
.sym 37254 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 37255 vga.score_r[0]
.sym 37262 vga.score_r[1]
.sym 37263 vga.hs_out
.sym 37265 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 37267 $PACKER_VCC_NET
.sym 37268 vga.ball_pos_h[8]
.sym 37269 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 37272 vga.ball_motion_l
.sym 37273 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 37274 vga.ball_pos_h[9]
.sym 37275 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 37278 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 37279 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 37280 vga.ball_motion_l
.sym 37281 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 37284 vga.ball_motion_l
.sym 37286 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 37290 vga.score_r[0]
.sym 37292 vga.score_r[1]
.sym 37296 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 37297 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 37298 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 37303 vga.hs_out
.sym 37308 vga.ball_pos_h[5]
.sym 37309 vga.ball_pos_h[8]
.sym 37310 vga.ball_pos_h[9]
.sym 37311 vga.ball_pos_h[4]
.sym 37324 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 37360 P1B7$SB_IO_OUT
.sym 37363 P1B4$SB_IO_OUT
.sym 37372 P1B4$SB_IO_OUT
.sym 37375 P1B7$SB_IO_OUT
.sym 37388 P1B4$SB_IO_OUT
.sym 37390 P1B4$SB_IO_OUT
.sym 37393 P1A9$SB_IO_OUT
.sym 37402 P1A9$SB_IO_OUT
.sym 37405 P1B4$SB_IO_OUT
.sym 39188 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 39704 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 39705 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 39801 P2_4$SB_IO_IN
.sym 39818 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 39820 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39823 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 39824 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 39825 vga.paddle_l_pos_v[4]
.sym 39826 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 39835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 39836 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 39837 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 39842 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 39844 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39845 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 39846 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 39847 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 39848 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 39849 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 39851 vga.paddle_l_pos_v[4]
.sym 39854 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 39856 vga.paddle_l_pos_v[5]
.sym 39858 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 39859 $PACKER_VCC_NET
.sym 39864 $PACKER_VCC_NET
.sym 39865 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 39866 $nextpnr_ICESTORM_LC_67$O
.sym 39868 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 39872 vga.left_up_pressed_SB_LUT4_I2_I1[1]
.sym 39875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 39876 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 39878 vga.left_up_pressed_SB_LUT4_I2_I1[2]
.sym 39880 $PACKER_VCC_NET
.sym 39881 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 39882 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39884 vga.left_up_pressed_SB_LUT4_I2_I1[3]
.sym 39887 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 39888 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 39890 vga.left_up_pressed_SB_LUT4_I2_I1[4]
.sym 39892 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 39893 $PACKER_VCC_NET
.sym 39894 vga.paddle_l_pos_v[4]
.sym 39896 vga.left_up_pressed_SB_LUT4_I2_I1[5]
.sym 39898 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 39900 vga.paddle_l_pos_v[5]
.sym 39902 vga.left_up_pressed_SB_LUT4_I2_I1[6]
.sym 39904 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 39906 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 39908 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 39910 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 39912 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 39917 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 39929 vga.ball_pos_v[6]
.sym 39933 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 39937 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 39940 $PACKER_VCC_NET
.sym 39942 vga.paddle_l_pos_v[5]
.sym 39943 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 39944 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 39945 $PACKER_VCC_NET
.sym 39946 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39948 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 39950 $PACKER_VCC_NET
.sym 39952 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 39957 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 39965 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 39968 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39974 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39978 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 39981 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 39982 $PACKER_VCC_NET
.sym 39989 $nextpnr_ICESTORM_LC_68$I3
.sym 39992 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 39993 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 39999 $nextpnr_ICESTORM_LC_68$I3
.sym 40022 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40026 $PACKER_VCC_NET
.sym 40027 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 40029 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40036 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40037 P1B9$SB_IO_OUT_$glb_clk
.sym 40038 rst_$glb_sr
.sym 40040 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40046 vga.paddle_l_pos_v[5]
.sym 40052 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 40053 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 40054 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40058 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 40063 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 40067 vga.count_v[2]
.sym 40068 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40070 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 40071 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40072 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 40073 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40074 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40081 vga.paddle_l_pos_v[4]
.sym 40087 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 40091 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 40093 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 40095 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 40100 $PACKER_VCC_NET
.sym 40105 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40110 $PACKER_VCC_NET
.sym 40111 vga.paddle_l_pos_v[5]
.sym 40112 $nextpnr_ICESTORM_LC_28$O
.sym 40115 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40118 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 40120 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 40121 $PACKER_VCC_NET
.sym 40124 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 40126 vga.paddle_l_pos_v[4]
.sym 40128 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 40130 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[4]
.sym 40132 vga.paddle_l_pos_v[5]
.sym 40133 $PACKER_VCC_NET
.sym 40134 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 40136 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[5]
.sym 40138 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 40139 $PACKER_VCC_NET
.sym 40140 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[4]
.sym 40142 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[6]
.sym 40144 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 40145 $PACKER_VCC_NET
.sym 40146 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[5]
.sym 40148 $nextpnr_ICESTORM_LC_29$I3
.sym 40150 $PACKER_VCC_NET
.sym 40151 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 40152 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[6]
.sym 40154 $nextpnr_ICESTORM_LC_29$COUT
.sym 40156 $PACKER_VCC_NET
.sym 40158 $nextpnr_ICESTORM_LC_29$I3
.sym 40163 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 40165 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40166 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 40174 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 40182 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 40183 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40188 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 40189 vga.ball_pos_v[7]
.sym 40191 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 40194 vga.ball_pos_v[7]
.sym 40197 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 40198 $nextpnr_ICESTORM_LC_29$COUT
.sym 40204 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 40205 vga.ball_pos_v[7]
.sym 40206 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 40207 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[6]
.sym 40208 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 40209 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[8]
.sym 40211 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 40212 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40213 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 40214 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[5]
.sym 40215 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[6]
.sym 40216 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 40218 vga.ball_pos_v[6]
.sym 40225 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 40227 vga.count_v[2]
.sym 40228 vga.ball_pos_v[4]
.sym 40229 vga.count_v[1]
.sym 40231 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40232 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 40233 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40234 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 40236 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 40237 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 40238 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 40239 $nextpnr_ICESTORM_LC_29$COUT
.sym 40248 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 40249 vga.count_v[1]
.sym 40250 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[6]
.sym 40251 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40254 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 40255 vga.ball_pos_v[7]
.sym 40256 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 40257 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[8]
.sym 40260 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[5]
.sym 40261 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 40262 vga.ball_pos_v[6]
.sym 40263 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[6]
.sym 40272 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 40273 vga.count_v[2]
.sym 40274 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40275 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40278 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 40279 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 40280 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 40281 vga.ball_pos_v[4]
.sym 40286 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 40287 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 40288 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 40290 vga.paddle_r_pos_v[0]
.sym 40291 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40304 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 40306 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 40307 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 40308 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 40310 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40312 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40317 vga.paddle_r_pos_v[7]
.sym 40318 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 40319 vga.ball_pos_v[2]
.sym 40326 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40327 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 40328 vga.ball_pos_v[6]
.sym 40329 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40330 vga.ball_pos_v[4]
.sym 40331 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 40338 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 40341 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 40344 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 40345 vga.ball_pos_v[2]
.sym 40346 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 40347 vga.paddle_r_pos_v[0]
.sym 40348 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 40349 vga.ball_pos_v[7]
.sym 40350 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 40353 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40354 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40355 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 40356 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 40357 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 40358 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 40360 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 40361 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40362 vga.paddle_r_pos_v[0]
.sym 40364 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 40366 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 40367 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 40370 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 40372 vga.ball_pos_v[2]
.sym 40373 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 40376 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 40378 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 40379 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40382 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 40384 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 40385 vga.ball_pos_v[4]
.sym 40388 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 40390 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 40391 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 40392 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40394 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 40396 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 40397 vga.ball_pos_v[6]
.sym 40398 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40400 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 40402 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 40403 vga.ball_pos_v[7]
.sym 40404 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 40410 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 40411 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40412 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40413 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 40414 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40415 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 40420 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 40422 vga.ball_pos_v[6]
.sym 40425 vga.paddle_r_pos_v[3]
.sym 40435 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 40436 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40438 vga.paddle_r_pos_v[0]
.sym 40441 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 40442 $PACKER_VCC_NET
.sym 40443 vga.paddle_r_pos_v[4]
.sym 40444 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 40450 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 40451 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 40452 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 40453 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40455 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40458 vga.ball_pos_v[6]
.sym 40459 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 40463 vga.ball_pos_v[2]
.sym 40464 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 40465 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 40466 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 40467 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 40468 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40469 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40472 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40473 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40475 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 40479 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40480 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 40481 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 40483 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 40484 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 40485 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40487 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40490 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 40494 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40495 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40496 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 40497 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40500 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 40501 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40502 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40503 vga.ball_pos_v[6]
.sym 40506 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 40507 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 40508 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 40509 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40519 vga.ball_pos_v[2]
.sym 40520 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40524 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 40527 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 40531 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40532 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
.sym 40535 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 40536 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 40537 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 40538 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40543 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[3]
.sym 40547 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 40549 vga.ball_pos_v[4]
.sym 40551 vga.paddle_r_pos_v[8]
.sym 40552 vga.paddle_r_pos_v[5]
.sym 40554 vga.ball_pos_v[6]
.sym 40555 vga.count_v[2]
.sym 40556 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 40560 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40562 vga.ball_pos_v[6]
.sym 40563 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 40564 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40566 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40572 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 40573 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40574 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40575 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 40576 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40577 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40579 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40581 vga.count_v[2]
.sym 40582 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40583 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 40585 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 40591 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40592 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 40594 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 40595 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 40597 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 40598 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[4]
.sym 40599 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40600 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6]
.sym 40601 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[7]
.sym 40602 vga.count_v[1]
.sym 40604 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 40606 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40607 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 40610 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 40612 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40613 vga.count_v[1]
.sym 40616 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 40618 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40619 vga.count_v[2]
.sym 40622 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[4]
.sym 40624 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40625 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 40626 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 40628 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[5]
.sym 40630 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40631 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 40632 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[4]
.sym 40634 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[6]
.sym 40636 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 40637 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40638 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40640 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[7]
.sym 40642 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40643 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 40644 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6]
.sym 40646 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[8]
.sym 40648 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 40649 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 40650 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[7]
.sym 40655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 40656 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[4]
.sym 40657 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40658 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6]
.sym 40659 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[7]
.sym 40660 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 40661 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[9]
.sym 40668 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 40669 vga.ball_pos_v[2]
.sym 40670 P1B4$SB_IO_OUT
.sym 40673 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 40680 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 40682 vga.ball_angle[3]
.sym 40686 vga.ball_pos_v[7]
.sym 40688 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40690 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[8]
.sym 40696 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 40697 vga.ball_pos_v[7]
.sym 40699 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 40701 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 40704 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[9]
.sym 40706 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 40707 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 40714 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40715 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 40716 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[7]
.sym 40718 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 40719 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 40720 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 40722 vga.ball_pos_v[6]
.sym 40723 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6]
.sym 40725 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 40726 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[9]
.sym 40727 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[9]
.sym 40729 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 40730 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 40731 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 40733 $nextpnr_ICESTORM_LC_23$I3
.sym 40735 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[9]
.sym 40737 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[9]
.sym 40743 $nextpnr_ICESTORM_LC_23$I3
.sym 40747 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[9]
.sym 40748 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6]
.sym 40749 vga.ball_pos_v[6]
.sym 40752 vga.ball_pos_v[7]
.sym 40753 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[7]
.sym 40754 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 40755 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 40758 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40760 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 40761 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 40770 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 40771 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 40772 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 40773 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 40777 vga.ball_angle[3]
.sym 40779 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 40780 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40781 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 40782 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40783 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 40784 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 40790 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 40800 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 40801 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[4]
.sym 40802 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 40807 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 40808 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 40810 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 40811 P2_7$SB_IO_IN
.sym 40812 P2_7$SB_IO_IN
.sym 40900 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 40901 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 40902 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 40903 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 40906 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 40907 vga.ball_angle_SB_DFFESR_Q_E
.sym 40915 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40917 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 40919 vga.ball_angle[3]
.sym 40921 vga.ball_pos_v[2]
.sym 40928 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 40934 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 40941 vga.ball_motion_l
.sym 40943 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 40944 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40945 rst
.sym 40946 vga.left_up_1d_SB_DFFE_Q_E
.sym 40947 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 40949 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 40953 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 40954 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 40962 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 40964 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 40965 vga.ball_motion_l
.sym 40966 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 40970 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 40974 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 40975 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 40976 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 40977 vga.ball_motion_l
.sym 40981 vga.ball_motion_l
.sym 40982 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 40986 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 40987 vga.left_up_1d_SB_DFFE_Q_E
.sym 40988 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 40989 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 40992 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 40993 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 40994 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 40995 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 40998 rst
.sym 40999 vga.left_up_1d_SB_DFFE_Q_E
.sym 41010 vga.ball_motion_l
.sym 41013 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 41016 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 41017 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 41020 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 41021 P1B9$SB_IO_OUT_$glb_clk
.sym 41022 rst_$glb_sr
.sym 41024 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 41025 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 41026 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 41027 vga.score_l[0]
.sym 41028 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 41029 vga.score_l[1]
.sym 41030 vga.score_l[2]
.sym 41035 vga.ball_motion_l
.sym 41039 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 41040 vga.ball_angle_SB_DFFESR_Q_E
.sym 41042 vga.left_up_1d_SB_DFFE_Q_E
.sym 41045 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 41046 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 41052 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 41066 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 41068 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 41070 vga.score_r[0]
.sym 41074 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 41076 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 41082 P2_7$SB_IO_IN
.sym 41083 P2_7$SB_IO_IN
.sym 41085 vga.score_r[1]
.sym 41087 vga.score_r[2]
.sym 41091 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 41096 $nextpnr_ICESTORM_LC_30$O
.sym 41099 vga.score_r[0]
.sym 41102 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 41105 vga.score_r[1]
.sym 41109 P2_7$SB_IO_IN
.sym 41110 vga.score_r[2]
.sym 41111 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 41112 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 41115 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 41117 P2_7$SB_IO_IN
.sym 41118 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 41122 vga.score_r[1]
.sym 41123 vga.score_r[0]
.sym 41124 vga.score_r[2]
.sym 41127 vga.score_r[1]
.sym 41128 P2_7$SB_IO_IN
.sym 41129 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 41130 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 41133 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 41134 P2_7$SB_IO_IN
.sym 41135 vga.score_r[0]
.sym 41136 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 41139 vga.score_r[2]
.sym 41140 P2_7$SB_IO_IN
.sym 41141 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 41142 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 41144 P1B9$SB_IO_OUT_$glb_clk
.sym 41145 rst_$glb_sr
.sym 41155 pll_PLL$nextnr_LOCK_lut_through_net
.sym 41191 P1B4$SB_IO_OUT
.sym 41194 P1B8$SB_IO_OUT
.sym 41207 P1B8$SB_IO_OUT
.sym 41215 P1B4$SB_IO_OUT
.sym 43388 vga.paddle_l_pos_v[5]
.sym 43511 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 43526 vga.ball_pos_v[7]
.sym 43527 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 43536 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 43639 $PACKER_VCC_NET
.sym 43642 $PACKER_VCC_NET
.sym 43650 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 43651 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 43656 vga.ball_pos_v[4]
.sym 43671 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 43672 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 43677 vga.ball_pos_v[6]
.sym 43682 vga.ball_pos_v[4]
.sym 43686 vga.ball_pos_v[7]
.sym 43689 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43691 vga.ball_pos_v[2]
.sym 43692 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 43695 $PACKER_VCC_NET
.sym 43697 $nextpnr_ICESTORM_LC_0$O
.sym 43699 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 43703 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43706 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 43709 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 43711 vga.ball_pos_v[2]
.sym 43715 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43717 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 43721 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 43723 vga.ball_pos_v[4]
.sym 43727 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 43729 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 43730 $PACKER_VCC_NET
.sym 43733 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 43735 vga.ball_pos_v[6]
.sym 43739 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 43742 vga.ball_pos_v[7]
.sym 43759 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 43761 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 43764 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 43767 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 43772 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 43773 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 43774 vga.paddle_l_pos_v[5]
.sym 43775 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 43777 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 43782 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 43783 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 43796 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 43820 $nextpnr_ICESTORM_LC_1$I3
.sym 43822 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 43830 $nextpnr_ICESTORM_LC_1$I3
.sym 43882 vga.left_down_pressed
.sym 43894 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 43895 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 43897 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43898 vga.count_v[2]
.sym 43900 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43903 vga.paddle_r_pos_v[1]
.sym 43904 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 43916 vga.left_down_pressed
.sym 43919 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 43921 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 43922 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43923 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 43924 vga.left_down_pressed
.sym 43938 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 43942 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 43950 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 43951 vga.left_down_pressed
.sym 43952 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 43953 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 43986 vga.left_down_pressed
.sym 43987 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 43988 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 43989 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 43990 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43991 P1B9$SB_IO_OUT_$glb_clk
.sym 43992 rst_$glb_sr
.sym 44005 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 44008 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 44009 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44010 vga.paddle_r_pos_v[7]
.sym 44012 vga.left_down_pressed
.sym 44014 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 44016 vga.paddle_l_pos_v[4]
.sym 44018 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44019 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 44020 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 44021 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44022 vga.ball_pos_v[7]
.sym 44024 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44025 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 44027 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 44028 vga.paddle_l_pos_v[5]
.sym 44036 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 44037 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 44038 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44043 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 44045 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44047 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44050 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 44051 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 44052 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 44053 vga.count_v[1]
.sym 44054 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 44055 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 44057 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 44058 vga.count_v[2]
.sym 44060 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 44061 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 44062 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 44063 vga.paddle_r_pos_v[1]
.sym 44064 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 44066 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44068 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 44069 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 44072 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44074 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 44075 vga.count_v[1]
.sym 44076 vga.paddle_r_pos_v[1]
.sym 44078 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 44080 vga.count_v[2]
.sym 44081 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 44084 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[4]
.sym 44086 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 44087 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 44088 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44090 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 44092 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 44093 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 44094 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 44096 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 44098 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 44099 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 44102 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 44104 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 44105 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44108 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 44110 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44111 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 44116 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[31]
.sym 44117 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 44118 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 44120 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 44121 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 44122 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 44123 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 44128 vga.paddle_r_pos_v[8]
.sym 44129 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44131 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 44132 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 44133 vga.paddle_l_pos_v[5]
.sym 44134 vga.paddle_r_pos_v[4]
.sym 44135 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 44136 vga.paddle_r_pos_v[5]
.sym 44137 $PACKER_VCC_NET
.sym 44139 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 44140 vga.ball_pos_v[4]
.sym 44141 $PACKER_VCC_NET
.sym 44142 vga.paddle_r_pos_v[0]
.sym 44144 $PACKER_VCC_NET
.sym 44146 vga.paddle_r_pos_v[1]
.sym 44148 vga.ball_pos_v[7]
.sym 44149 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[31]
.sym 44151 $PACKER_VCC_NET
.sym 44152 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 44157 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 44163 vga.paddle_r_pos_v[3]
.sym 44168 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 44170 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 44171 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 44172 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44173 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 44174 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 44178 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44183 vga.ball_pos_v[7]
.sym 44184 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44186 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 44189 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[9]
.sym 44191 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44192 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 44195 $nextpnr_ICESTORM_LC_27$I3
.sym 44198 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 44199 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44205 $nextpnr_ICESTORM_LC_27$I3
.sym 44209 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 44211 vga.paddle_r_pos_v[3]
.sym 44221 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 44226 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 44227 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 44228 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44229 vga.ball_pos_v[7]
.sym 44236 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 44237 P1B9$SB_IO_OUT_$glb_clk
.sym 44238 rst_$glb_sr
.sym 44239 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 44241 vga.ball_pos_v[7]
.sym 44242 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 44243 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[3]
.sym 44244 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 44245 vga.ball_pos_v[4]
.sym 44246 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[3]
.sym 44253 vga.paddle_r_pos_v[0]
.sym 44255 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44256 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 44262 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44266 vga.paddle_l_pos_v[5]
.sym 44267 vga.paddle_r_pos_v[3]
.sym 44268 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 44272 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[1]
.sym 44274 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 44282 vga.paddle_r_pos_v[5]
.sym 44283 vga.paddle_r_pos_v[8]
.sym 44284 vga.paddle_r_pos_v[7]
.sym 44285 vga.paddle_r_pos_v[3]
.sym 44298 vga.paddle_r_pos_v[4]
.sym 44301 $PACKER_VCC_NET
.sym 44306 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 44307 vga.paddle_r_pos_v[6]
.sym 44312 $nextpnr_ICESTORM_LC_38$O
.sym 44314 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 44318 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 44321 vga.paddle_r_pos_v[3]
.sym 44324 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 44326 $PACKER_VCC_NET
.sym 44327 vga.paddle_r_pos_v[4]
.sym 44328 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 44330 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 44332 vga.paddle_r_pos_v[5]
.sym 44334 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 44336 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 44339 vga.paddle_r_pos_v[6]
.sym 44340 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 44342 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 44344 vga.paddle_r_pos_v[7]
.sym 44346 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 44348 $nextpnr_ICESTORM_LC_39$I3
.sym 44350 vga.paddle_r_pos_v[8]
.sym 44352 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 44358 $nextpnr_ICESTORM_LC_39$I3
.sym 44364 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 44365 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 44366 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 44367 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 44368 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 44369 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 44376 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 44378 vga.paddle_r_pos_v[7]
.sym 44385 vga.ball_pos_v[7]
.sym 44386 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[0]
.sym 44389 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 44390 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 44391 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 44392 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44394 vga.ball_pos_v[4]
.sym 44397 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 44404 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 44405 vga.paddle_r_pos_v[0]
.sym 44406 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44408 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 44409 vga.ball_pos_v[4]
.sym 44410 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44412 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
.sym 44413 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 44414 vga.ball_pos_v[2]
.sym 44417 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44418 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44419 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 44421 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 44425 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44426 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 44427 vga.ball_angle[3]
.sym 44428 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 44430 vga.paddle_r_pos_v[3]
.sym 44432 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 44433 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 44434 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 44436 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
.sym 44438 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 44439 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44442 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44443 vga.paddle_r_pos_v[0]
.sym 44444 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 44445 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 44460 vga.paddle_r_pos_v[3]
.sym 44461 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 44462 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 44463 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44466 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 44467 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44468 vga.ball_angle[3]
.sym 44469 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 44472 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 44473 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 44474 vga.ball_pos_v[4]
.sym 44475 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44478 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 44479 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 44480 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 44481 vga.ball_pos_v[2]
.sym 44482 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 44483 P1B9$SB_IO_OUT_$glb_clk
.sym 44484 rst_$glb_sr
.sym 44485 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 44486 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 44487 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 44489 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[1]
.sym 44490 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 44491 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[0]
.sym 44497 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 44500 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44504 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 44505 vga.ball_pos_v[2]
.sym 44511 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 44512 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 44514 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 44515 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 44516 vga.paddle_l_pos_v[4]
.sym 44517 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44520 vga.ball_ratio_SB_DFFESR_Q_E
.sym 44529 $PACKER_VCC_NET
.sym 44532 vga.paddle_l_pos_v[4]
.sym 44533 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44541 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44544 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 44549 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 44550 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 44551 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 44555 vga.paddle_l_pos_v[5]
.sym 44558 $nextpnr_ICESTORM_LC_72$O
.sym 44560 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44564 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 44566 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 44568 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44570 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 44572 $PACKER_VCC_NET
.sym 44573 vga.paddle_l_pos_v[4]
.sym 44574 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 44576 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 44578 vga.paddle_l_pos_v[5]
.sym 44580 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 44582 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 44584 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 44586 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 44588 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 44591 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 44592 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 44594 $nextpnr_ICESTORM_LC_73$I3
.sym 44597 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 44598 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 44604 $nextpnr_ICESTORM_LC_73$I3
.sym 44608 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 44610 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 44611 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 44612 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 44613 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 44614 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 44615 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 44622 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 44623 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44631 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 44633 $PACKER_VCC_NET
.sym 44634 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 44640 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 44641 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 44643 rst
.sym 44649 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 44650 vga.ball_pos_v[6]
.sym 44651 vga.ball_pos_v[2]
.sym 44652 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44653 vga.ball_pos_v[7]
.sym 44655 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 44656 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 44657 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 44659 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 44662 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44665 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 44666 vga.ball_pos_v[4]
.sym 44667 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 44668 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 44669 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44670 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 44672 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 44673 vga.ball_angle[3]
.sym 44674 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 44675 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 44677 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 44678 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44682 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44683 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 44684 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 44685 vga.ball_angle[3]
.sym 44694 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44695 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44696 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 44697 vga.ball_angle[3]
.sym 44700 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 44701 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 44702 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 44703 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44707 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 44709 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 44712 vga.ball_pos_v[6]
.sym 44713 vga.ball_pos_v[7]
.sym 44714 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 44718 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 44719 vga.ball_pos_v[4]
.sym 44720 vga.ball_pos_v[2]
.sym 44721 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 44724 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 44725 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 44726 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 44727 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44728 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 44729 P1B9$SB_IO_OUT_$glb_clk
.sym 44730 rst_$glb_sr
.sym 44732 vga.ball_angle[1]
.sym 44733 vga.ball_angle[2]
.sym 44734 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 44736 vga.ball_ratio_SB_DFFESR_Q_E
.sym 44737 vga.ball_angle[0]
.sym 44738 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 44743 vga.ball_angle[3]
.sym 44744 vga.ball_pos_v[6]
.sym 44773 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44774 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 44775 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 44777 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 44778 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 44780 vga.left_up_1d_SB_DFFE_Q_E
.sym 44781 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 44783 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 44785 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 44789 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44791 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 44794 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 44800 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 44803 rst
.sym 44805 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 44806 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 44807 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 44808 vga.left_up_1d_SB_DFFE_Q_E
.sym 44811 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 44813 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 44814 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 44817 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 44818 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 44819 rst
.sym 44823 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44824 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 44825 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 44826 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 44841 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 44842 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 44843 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 44844 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 44847 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44848 rst
.sym 44849 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 44850 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 44855 vga.ball_ratio[1]
.sym 44856 vga.ball_ratio[2]
.sym 44858 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 44859 vga.ball_ratio[0]
.sym 44860 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44866 vga.left_up_1d_SB_DFFE_Q_E
.sym 44867 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 44885 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44895 P2_7$SB_IO_IN
.sym 44898 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 44899 vga.score_l[0]
.sym 44900 P2_7$SB_IO_IN
.sym 44903 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 44904 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 44907 vga.score_l[0]
.sym 44913 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 44916 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 44917 vga.score_l[1]
.sym 44925 vga.score_l[1]
.sym 44926 vga.score_l[2]
.sym 44927 $nextpnr_ICESTORM_LC_60$O
.sym 44929 vga.score_l[0]
.sym 44933 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 44936 vga.score_l[1]
.sym 44937 vga.score_l[0]
.sym 44940 P2_7$SB_IO_IN
.sym 44941 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 44942 vga.score_l[2]
.sym 44943 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 44946 vga.score_l[1]
.sym 44947 vga.score_l[2]
.sym 44948 vga.score_l[0]
.sym 44952 P2_7$SB_IO_IN
.sym 44953 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 44954 vga.score_l[0]
.sym 44955 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 44958 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 44959 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 44960 P2_7$SB_IO_IN
.sym 44964 P2_7$SB_IO_IN
.sym 44965 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 44966 vga.score_l[1]
.sym 44967 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 44970 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 44971 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 44972 P2_7$SB_IO_IN
.sym 44973 vga.score_l[2]
.sym 44975 P1B9$SB_IO_OUT_$glb_clk
.sym 44976 rst_$glb_sr
.sym 44988 P2_7$SB_IO_IN
.sym 44992 P2_7$SB_IO_IN
.sym 44994 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 44995 P2_7$SB_IO_IN
.sym 45004 vga.ball_ratio_SB_DFFESR_Q_E
.sym 47363 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47497 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 47498 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 47499 vga.count_v[2]
.sym 47502 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 47503 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 47506 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 47507 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 47509 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 47514 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 47515 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 47516 vga.count_v[1]
.sym 47519 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 47520 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 47521 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 47526 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 47527 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 47528 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 47530 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 47531 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 47534 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 47536 vga.count_v[1]
.sym 47537 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 47540 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 47542 vga.count_v[2]
.sym 47543 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 47546 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 47548 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 47549 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 47552 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 47554 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 47555 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 47558 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[5]
.sym 47560 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 47561 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 47564 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[6]
.sym 47566 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 47567 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 47570 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 47572 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 47573 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 47579 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 47580 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 47581 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 47590 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 47592 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 47594 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 47595 vga.count_v[2]
.sym 47600 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 47601 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 47602 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 47603 vga.right_down_pressed
.sym 47607 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 47609 vga.ball_pos_v[2]
.sym 47613 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 47614 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 47627 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47633 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47648 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 47651 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 47653 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47654 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 47657 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[9]
.sym 47660 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47663 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[10]
.sym 47665 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47669 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[11]
.sym 47672 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47675 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[12]
.sym 47677 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47681 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[13]
.sym 47684 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47687 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[14]
.sym 47689 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47693 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[15]
.sym 47696 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47703 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 47704 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 47705 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 47706 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 47707 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 47708 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 47713 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47714 $PACKER_VCC_NET
.sym 47718 vga.paddle_l_pos_v[5]
.sym 47719 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 47720 $PACKER_VCC_NET
.sym 47723 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 47724 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 47727 vga.paddle_r_pos_v[5]
.sym 47728 vga.ball_pos_v[2]
.sym 47733 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 47734 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 47737 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[15]
.sym 47764 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47774 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[16]
.sym 47777 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47780 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[17]
.sym 47782 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47786 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[18]
.sym 47789 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47792 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[19]
.sym 47794 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47798 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[20]
.sym 47801 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47804 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[21]
.sym 47806 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47810 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[22]
.sym 47813 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47816 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[23]
.sym 47818 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47824 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 47825 vga.paddle_r_pos_v[6]
.sym 47826 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 47827 vga.paddle_r_pos_v[3]
.sym 47828 vga.paddle_r_pos_v[8]
.sym 47829 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 47830 vga.paddle_r_pos_v[4]
.sym 47831 vga.paddle_r_pos_v[5]
.sym 47837 $PACKER_VCC_NET
.sym 47840 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 47841 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 47844 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47845 vga.paddle_r_pos_v[1]
.sym 47846 vga.paddle_r_pos_v[0]
.sym 47849 vga.paddle_r_pos_v[8]
.sym 47850 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47851 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 47852 vga.ball_pos_v[7]
.sym 47853 vga.paddle_r_pos_v[4]
.sym 47855 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47856 vga.count_v[2]
.sym 47859 vga.paddle_r_pos_v[6]
.sym 47860 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[23]
.sym 47888 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47897 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[24]
.sym 47899 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47903 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[25]
.sym 47906 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47909 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[26]
.sym 47911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47915 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[27]
.sym 47918 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47921 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[28]
.sym 47923 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47927 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[29]
.sym 47930 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47933 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[30]
.sym 47935 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47939 $nextpnr_ICESTORM_LC_36$I3
.sym 47942 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47949 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 47950 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 47951 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 47952 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 47953 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 47954 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 47959 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 47961 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 47962 vga.paddle_r_pos_v[3]
.sym 47963 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 47964 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 47965 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 47967 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47968 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 47970 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 47971 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 47972 vga.ball_pos_v[4]
.sym 47973 vga.paddle_r_pos_v[3]
.sym 47975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47977 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 47983 $nextpnr_ICESTORM_LC_36$I3
.sym 47988 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47989 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 47990 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 47991 vga.paddle_r_pos_v[1]
.sym 47992 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 47993 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 47994 vga.ball_pos_v[4]
.sym 47995 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 47998 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 47999 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 48000 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 48001 vga.paddle_r_pos_v[0]
.sym 48002 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 48003 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 48006 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 48008 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 48009 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 48011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 48013 vga.count_v[1]
.sym 48014 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 48015 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 48018 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 48024 $nextpnr_ICESTORM_LC_36$I3
.sym 48027 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 48028 vga.ball_pos_v[4]
.sym 48029 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 48030 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 48033 vga.count_v[1]
.sym 48034 vga.paddle_r_pos_v[1]
.sym 48035 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48036 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 48045 vga.paddle_r_pos_v[0]
.sym 48046 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 48047 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 48048 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 48051 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 48052 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 48053 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 48054 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 48057 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 48058 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 48059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 48060 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 48063 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 48064 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 48065 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 48066 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 48070 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 48071 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48072 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 48073 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 48074 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 48075 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 48076 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 48077 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 48082 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 48085 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 48086 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 48087 vga.paddle_r_pos_v[1]
.sym 48088 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 48095 $PACKER_VCC_NET
.sym 48096 vga.ball_pos_v[2]
.sym 48097 vga.paddle_r_pos_v[6]
.sym 48098 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 48099 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48105 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48112 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 48115 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48117 vga.paddle_l_pos_v[4]
.sym 48118 vga.paddle_r_pos_v[7]
.sym 48119 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 48120 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 48121 vga.paddle_r_pos_v[1]
.sym 48123 vga.paddle_r_pos_v[4]
.sym 48127 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 48128 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48129 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48130 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 48131 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 48135 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[1]
.sym 48137 vga.ball_pos_v[7]
.sym 48138 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48139 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[0]
.sym 48140 vga.paddle_r_pos_v[0]
.sym 48141 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 48142 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[3]
.sym 48144 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48145 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 48146 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 48147 vga.paddle_r_pos_v[7]
.sym 48156 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48157 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 48158 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48159 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 48162 vga.ball_pos_v[7]
.sym 48164 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 48168 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48169 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 48170 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 48171 vga.paddle_r_pos_v[1]
.sym 48174 vga.paddle_r_pos_v[1]
.sym 48175 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 48176 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48177 vga.paddle_r_pos_v[0]
.sym 48180 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[3]
.sym 48181 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[1]
.sym 48182 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48183 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[0]
.sym 48186 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 48187 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48188 vga.paddle_r_pos_v[4]
.sym 48189 vga.paddle_l_pos_v[4]
.sym 48190 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 48191 P1B9$SB_IO_OUT_$glb_clk
.sym 48192 rst_$glb_sr
.sym 48193 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1]
.sym 48194 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 48195 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 48196 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 48197 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 48198 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 48199 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 48200 vga.ball_pos_v[2]
.sym 48213 vga.paddle_l_pos_v[4]
.sym 48214 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48216 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 48217 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 48218 vga.ball_pos_v[7]
.sym 48219 vga.paddle_r_pos_v[5]
.sym 48222 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 48223 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 48224 vga.ball_pos_v[2]
.sym 48225 vga.ball_pos_v[6]
.sym 48226 vga.ball_pos_v[4]
.sym 48227 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 48234 $PACKER_VCC_NET
.sym 48236 vga.ball_pos_v[7]
.sym 48239 $PACKER_VCC_NET
.sym 48240 vga.ball_pos_v[4]
.sym 48242 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 48243 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48244 $PACKER_VCC_NET
.sym 48251 vga.ball_pos_v[6]
.sym 48256 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 48257 vga.ball_pos_v[2]
.sym 48265 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 48266 $nextpnr_ICESTORM_LC_52$O
.sym 48268 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 48272 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 48274 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48275 $PACKER_VCC_NET
.sym 48278 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 48280 vga.ball_pos_v[2]
.sym 48281 $PACKER_VCC_NET
.sym 48282 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 48284 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 48286 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 48287 $PACKER_VCC_NET
.sym 48288 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 48290 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 48292 $PACKER_VCC_NET
.sym 48293 vga.ball_pos_v[4]
.sym 48294 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 48296 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 48298 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 48299 $PACKER_VCC_NET
.sym 48300 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 48302 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 48304 vga.ball_pos_v[6]
.sym 48305 $PACKER_VCC_NET
.sym 48306 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 48308 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 48310 vga.ball_pos_v[7]
.sym 48311 $PACKER_VCC_NET
.sym 48312 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 48316 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[3]
.sym 48317 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 48318 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48319 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 48320 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[1]
.sym 48321 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[0]
.sym 48322 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 48323 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 48340 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 48342 vga.paddle_r_pos_v[8]
.sym 48343 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48345 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48346 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48352 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 48357 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48358 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 48359 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48360 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 48361 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 48362 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 48363 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48364 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 48366 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 48367 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 48368 vga.paddle_r_pos_v[8]
.sym 48369 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 48370 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 48371 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 48373 vga.ball_angle[3]
.sym 48381 vga.ball_angle[3]
.sym 48384 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48385 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 48386 vga.ball_pos_v[4]
.sym 48390 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48391 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 48392 vga.ball_angle[3]
.sym 48393 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 48396 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 48397 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48398 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 48399 vga.paddle_r_pos_v[8]
.sym 48402 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 48403 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 48404 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48405 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 48414 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 48415 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 48416 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48417 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 48420 vga.ball_angle[3]
.sym 48421 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 48423 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48428 vga.ball_pos_v[4]
.sym 48429 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 48436 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 48437 P1B9$SB_IO_OUT_$glb_clk
.sym 48438 rst_$glb_sr
.sym 48441 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 48442 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 48443 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 48444 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 48445 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 48446 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 48455 vga.paddle_l_pos_v[5]
.sym 48464 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 48471 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 48472 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 48480 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48482 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 48483 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 48484 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48485 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 48486 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 48487 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 48488 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 48490 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 48491 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48493 vga.ball_angle[3]
.sym 48496 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 48498 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 48499 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 48501 vga.ball_angle[3]
.sym 48504 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 48514 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 48516 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 48525 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 48526 vga.ball_angle[3]
.sym 48527 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48532 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48534 vga.ball_angle[3]
.sym 48537 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48538 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 48539 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 48540 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 48543 vga.ball_angle[3]
.sym 48544 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 48545 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 48546 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 48550 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 48552 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 48555 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 48556 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48557 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 48558 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 48562 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 48566 vga.left_up_1d_SB_DFFE_Q_E
.sym 48574 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48576 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 48580 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48582 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 48608 $PACKER_VCC_NET
.sym 48612 vga.ball_angle[1]
.sym 48613 vga.ball_angle[2]
.sym 48618 rst
.sym 48622 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48623 vga.left_up_1d_SB_DFFE_Q_E
.sym 48625 vga.ball_angle[0]
.sym 48626 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 48630 vga.ball_angle_SB_DFFESR_Q_E
.sym 48635 $nextpnr_ICESTORM_LC_76$O
.sym 48638 vga.ball_angle[0]
.sym 48641 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 48643 vga.ball_angle[1]
.sym 48644 $PACKER_VCC_NET
.sym 48645 vga.ball_angle[0]
.sym 48647 $nextpnr_ICESTORM_LC_77$I3
.sym 48649 vga.ball_angle[2]
.sym 48651 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 48657 $nextpnr_ICESTORM_LC_77$I3
.sym 48666 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 48667 rst
.sym 48668 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 48669 vga.left_up_1d_SB_DFFE_Q_E
.sym 48674 vga.ball_angle[0]
.sym 48678 vga.ball_angle[2]
.sym 48679 vga.ball_angle[0]
.sym 48681 vga.ball_angle[1]
.sym 48682 vga.ball_angle_SB_DFFESR_Q_E
.sym 48683 P1B9$SB_IO_OUT_$glb_clk
.sym 48684 rst_$glb_sr
.sym 48687 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 48692 $PACKER_GND_NET
.sym 48727 vga.ball_angle[1]
.sym 48728 vga.ball_angle[2]
.sym 48732 vga.ball_angle[0]
.sym 48738 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 48739 vga.ball_ratio[0]
.sym 48740 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48744 vga.ball_ratio[2]
.sym 48751 vga.ball_ratio[1]
.sym 48752 vga.ball_ratio[2]
.sym 48753 vga.ball_ratio_SB_DFFESR_Q_E
.sym 48758 $nextpnr_ICESTORM_LC_71$O
.sym 48761 vga.ball_ratio[0]
.sym 48764 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 48765 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 48766 vga.ball_ratio[1]
.sym 48768 vga.ball_ratio[0]
.sym 48772 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 48773 vga.ball_ratio[2]
.sym 48774 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 48783 vga.ball_angle[0]
.sym 48785 vga.ball_ratio[0]
.sym 48786 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48791 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 48792 vga.ball_ratio[0]
.sym 48795 vga.ball_angle[2]
.sym 48796 vga.ball_angle[1]
.sym 48797 vga.ball_ratio[1]
.sym 48798 vga.ball_ratio[2]
.sym 48805 vga.ball_ratio_SB_DFFESR_Q_E
.sym 48806 P1B9$SB_IO_OUT_$glb_clk
.sym 48807 rst_$glb_sr
.sym 48810 P1B9$SB_IO_OUT
.sym 48817 rst
.sym 48821 $PACKER_GND_NET
.sym 51306 vga.right_down_pressed
.sym 51411 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 51412 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 51413 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 51414 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 51415 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 51416 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 51435 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51439 vga.paddle_r_pos_v[3]
.sym 51441 vga.right_down_pressed
.sym 51450 $PACKER_VCC_NET
.sym 51461 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51463 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 51466 vga.left_down_pressed
.sym 51467 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 51469 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51473 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 51476 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 51489 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 51490 $PACKER_VCC_NET
.sym 51491 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 51495 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 51496 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 51497 vga.left_down_pressed
.sym 51498 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51501 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 51503 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 51529 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51530 P1B9$SB_IO_OUT_$glb_clk
.sym 51531 rst_$glb_sr
.sym 51532 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 51533 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 51534 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 51535 vga.paddle_r_pos_v[7]
.sym 51537 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 51539 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51549 vga.paddle_r_pos_v[6]
.sym 51550 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 51552 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51553 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 51556 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 51557 vga.paddle_r_pos_v[4]
.sym 51558 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 51561 vga.ball_pos_v[6]
.sym 51562 vga.ball_pos_v[6]
.sym 51563 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 51566 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 51567 vga.paddle_r_pos_v[3]
.sym 51577 $PACKER_VCC_NET
.sym 51578 vga.paddle_r_pos_v[0]
.sym 51582 vga.paddle_r_pos_v[6]
.sym 51583 vga.paddle_r_pos_v[1]
.sym 51584 vga.paddle_r_pos_v[3]
.sym 51585 $PACKER_VCC_NET
.sym 51586 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 51587 vga.paddle_r_pos_v[4]
.sym 51588 vga.paddle_r_pos_v[5]
.sym 51600 vga.paddle_r_pos_v[7]
.sym 51605 $nextpnr_ICESTORM_LC_49$O
.sym 51607 vga.paddle_r_pos_v[0]
.sym 51611 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51613 $PACKER_VCC_NET
.sym 51614 vga.paddle_r_pos_v[1]
.sym 51617 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51619 $PACKER_VCC_NET
.sym 51620 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 51621 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51623 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51625 vga.paddle_r_pos_v[3]
.sym 51626 $PACKER_VCC_NET
.sym 51627 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51629 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51631 vga.paddle_r_pos_v[4]
.sym 51632 $PACKER_VCC_NET
.sym 51633 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51635 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51637 vga.paddle_r_pos_v[5]
.sym 51638 $PACKER_VCC_NET
.sym 51639 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51641 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 51643 $PACKER_VCC_NET
.sym 51644 vga.paddle_r_pos_v[6]
.sym 51645 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51647 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51649 vga.paddle_r_pos_v[7]
.sym 51650 $PACKER_VCC_NET
.sym 51651 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 51658 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 51659 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 51660 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 51661 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 51662 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 51667 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 51668 vga.paddle_l_pos_v[4]
.sym 51670 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 51672 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 51674 rst
.sym 51676 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 51678 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 51679 vga.paddle_r_pos_v[8]
.sym 51681 vga.paddle_r_pos_v[7]
.sym 51683 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 51684 vga.ball_pos_v[4]
.sym 51685 vga.paddle_r_pos_v[5]
.sym 51688 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 51689 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51691 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51696 vga.right_down_pressed
.sym 51698 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 51699 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 51700 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 51701 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 51702 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 51704 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 51706 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 51707 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51708 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 51709 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 51710 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 51712 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 51713 vga.right_down_pressed
.sym 51715 vga.paddle_r_pos_v[3]
.sym 51716 vga.paddle_r_pos_v[8]
.sym 51720 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 51723 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51725 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 51726 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51727 $PACKER_VCC_NET
.sym 51729 $PACKER_VCC_NET
.sym 51731 vga.paddle_r_pos_v[8]
.sym 51732 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51735 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 51736 vga.right_down_pressed
.sym 51737 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 51738 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51741 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 51743 $PACKER_VCC_NET
.sym 51744 vga.paddle_r_pos_v[3]
.sym 51747 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 51748 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 51749 vga.right_down_pressed
.sym 51750 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51753 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51754 vga.right_down_pressed
.sym 51755 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 51756 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 51759 vga.right_down_pressed
.sym 51760 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51761 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 51762 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 51765 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 51766 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 51767 vga.right_down_pressed
.sym 51768 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51771 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 51772 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 51773 vga.right_down_pressed
.sym 51774 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51775 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51776 P1B9$SB_IO_OUT_$glb_clk
.sym 51777 rst_$glb_sr
.sym 51778 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 51790 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 51791 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 51792 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 51793 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 51794 vga.paddle_r_pos_v[6]
.sym 51795 vga.ball_pos_v[2]
.sym 51798 vga.paddle_r_pos_v[3]
.sym 51799 $PACKER_VCC_NET
.sym 51803 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 51806 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 51809 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 51813 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51820 vga.paddle_r_pos_v[6]
.sym 51823 vga.paddle_r_pos_v[8]
.sym 51824 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 51825 vga.paddle_r_pos_v[4]
.sym 51826 vga.paddle_r_pos_v[5]
.sym 51830 vga.paddle_r_pos_v[3]
.sym 51840 $PACKER_VCC_NET
.sym 51841 vga.paddle_r_pos_v[7]
.sym 51848 $PACKER_VCC_NET
.sym 51851 $nextpnr_ICESTORM_LC_74$O
.sym 51853 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 51857 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 51859 vga.paddle_r_pos_v[3]
.sym 51860 $PACKER_VCC_NET
.sym 51863 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51866 vga.paddle_r_pos_v[4]
.sym 51867 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 51869 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 51871 $PACKER_VCC_NET
.sym 51872 vga.paddle_r_pos_v[5]
.sym 51873 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51875 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 51877 vga.paddle_r_pos_v[6]
.sym 51878 $PACKER_VCC_NET
.sym 51879 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 51881 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 51883 vga.paddle_r_pos_v[7]
.sym 51884 $PACKER_VCC_NET
.sym 51885 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 51887 $nextpnr_ICESTORM_LC_75$I3
.sym 51889 $PACKER_VCC_NET
.sym 51890 vga.paddle_r_pos_v[8]
.sym 51891 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 51893 $nextpnr_ICESTORM_LC_75$COUT
.sym 51896 $PACKER_VCC_NET
.sym 51897 $nextpnr_ICESTORM_LC_75$I3
.sym 51923 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 51925 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 51936 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 51937 $nextpnr_ICESTORM_LC_75$COUT
.sym 51943 vga.count_v[2]
.sym 51944 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 51945 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 51946 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 51947 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 51948 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 51949 vga.ball_pos_v[2]
.sym 51951 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 51952 vga.ball_pos_v[7]
.sym 51953 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 51954 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 51955 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 51956 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 51957 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 51958 $PACKER_VCC_NET
.sym 51959 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 51963 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[3]
.sym 51964 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 51965 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 51966 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 51967 vga.ball_pos_v[6]
.sym 51970 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 51971 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 51972 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 51973 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 51976 vga.count_v[2]
.sym 51977 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 51978 $nextpnr_ICESTORM_LC_75$COUT
.sym 51981 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[3]
.sym 51982 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51983 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 51984 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 51987 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 51988 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 51989 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 51990 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 51993 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 51994 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 52000 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 52001 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 52002 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 52005 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 52006 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 52008 $PACKER_VCC_NET
.sym 52011 vga.ball_pos_v[6]
.sym 52012 vga.ball_pos_v[7]
.sym 52013 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 52014 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 52017 vga.ball_pos_v[2]
.sym 52018 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 52019 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 52020 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 52021 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 52022 P1B9$SB_IO_OUT_$glb_clk
.sym 52023 rst_$glb_sr
.sym 52040 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 52049 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 52050 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 52052 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52053 vga.ball_pos_v[6]
.sym 52054 vga.ball_pos_v[2]
.sym 52058 vga.ball_angle[3]
.sym 52065 vga.ball_angle[3]
.sym 52066 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 52067 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 52070 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52071 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 52072 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 52073 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52074 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 52075 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 52076 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 52078 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 52080 vga.ball_pos_v[2]
.sym 52081 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1]
.sym 52082 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 52083 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 52084 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 52085 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 52086 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 52088 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 52089 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 52094 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 52096 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 52098 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 52099 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 52100 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 52101 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 52104 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 52105 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 52106 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52107 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 52110 vga.ball_angle[3]
.sym 52111 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52113 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 52117 vga.ball_angle[3]
.sym 52118 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52119 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 52122 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 52123 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 52124 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 52125 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 52130 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 52131 vga.ball_pos_v[2]
.sym 52134 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 52137 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 52140 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 52141 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1]
.sym 52142 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 52143 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 52144 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 52145 P1B9$SB_IO_OUT_$glb_clk
.sym 52146 rst_$glb_sr
.sym 52147 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 52150 vga.interval_counter[0]
.sym 52152 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 52153 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 52175 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 52179 vga.ball_pos_v[6]
.sym 52180 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 52193 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 52194 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 52195 vga.paddle_l_pos_v[5]
.sym 52196 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[3]
.sym 52199 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 52200 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[1]
.sym 52201 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[0]
.sym 52202 vga.paddle_r_pos_v[5]
.sym 52203 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 52204 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 52207 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 52208 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 52209 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 52210 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 52211 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 52212 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52213 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 52215 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 52217 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 52218 vga.ball_angle[3]
.sym 52219 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 52221 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 52222 vga.paddle_r_pos_v[5]
.sym 52223 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 52224 vga.paddle_l_pos_v[5]
.sym 52227 vga.ball_angle[3]
.sym 52228 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 52229 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52233 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 52234 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 52235 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 52236 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 52239 vga.ball_angle[3]
.sym 52240 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 52241 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52245 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 52246 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 52247 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 52248 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 52251 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 52254 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 52257 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[0]
.sym 52258 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[1]
.sym 52259 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 52260 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[3]
.sym 52263 vga.ball_angle[3]
.sym 52265 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52266 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 52267 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 52268 P1B9$SB_IO_OUT_$glb_clk
.sym 52269 rst_$glb_sr
.sym 52270 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 52272 vga.ball_pos_v[6]
.sym 52273 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 52274 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]
.sym 52276 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 52286 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 52292 vga.paddle_r_pos_v[6]
.sym 52297 P1B4$SB_IO_OUT
.sym 52300 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 52311 vga.ball_pos_v[7]
.sym 52318 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 52319 vga.ball_pos_v[4]
.sym 52325 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 52326 vga.ball_pos_v[2]
.sym 52335 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 52337 vga.ball_pos_v[6]
.sym 52341 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 52343 $nextpnr_ICESTORM_LC_12$O
.sym 52345 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 52349 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 52352 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 52355 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52358 vga.ball_pos_v[2]
.sym 52359 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 52361 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 52364 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 52365 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52367 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 52369 vga.ball_pos_v[4]
.sym 52371 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 52373 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 52376 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 52377 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 52379 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 52381 vga.ball_pos_v[6]
.sym 52383 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 52385 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 52387 vga.ball_pos_v[7]
.sym 52389 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 52393 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 52394 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 52395 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 52396 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[2]
.sym 52397 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 52398 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[3]
.sym 52399 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]
.sym 52400 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
.sym 52416 vga.ball_pos_v[6]
.sym 52421 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]
.sym 52429 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 52439 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 52452 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 52463 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 52468 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 52470 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 52491 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 52493 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 52521 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 52533 P1B4$SB_IO_OUT
.sym 52561 rst
.sym 52571 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]
.sym 52578 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 52602 rst
.sym 52603 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]
.sym 52605 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 52662 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 52683 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52703 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52711 P1B9$SB_IO_OUT
.sym 54905 P2_3$SB_IO_IN
.sym 54998 vga.right_up_pressed
.sym 55001 vga.right_down_pressed
.sym 55020 vga.left_up_1d_SB_DFFE_Q_E
.sym 55025 vga.left_up_1d_SB_DFFE_Q_E
.sym 55118 vga.right_down_1d
.sym 55121 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 55123 vga.right_up_1d
.sym 55134 vga.right_down_pressed
.sym 55142 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 55145 vga.right_up_pressed
.sym 55151 vga.right_down_pressed
.sym 55247 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55258 P2_4$SB_IO_IN
.sym 55269 vga.paddle_r_pos_v[4]
.sym 55271 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55272 $PACKER_VCC_NET
.sym 55274 $PACKER_VCC_NET
.sym 55283 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 55284 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 55286 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 55291 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 55292 vga.paddle_r_pos_v[7]
.sym 55295 vga.paddle_r_pos_v[6]
.sym 55296 vga.paddle_r_pos_v[5]
.sym 55298 $PACKER_VCC_NET
.sym 55301 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 55302 vga.paddle_r_pos_v[4]
.sym 55304 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 55308 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 55309 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 55310 $PACKER_VCC_NET
.sym 55311 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 55312 vga.paddle_r_pos_v[3]
.sym 55313 $nextpnr_ICESTORM_LC_40$O
.sym 55316 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 55319 vga.right_up_pressed_SB_LUT4_I2_I1[1]
.sym 55321 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 55325 vga.right_up_pressed_SB_LUT4_I2_I1[2]
.sym 55327 $PACKER_VCC_NET
.sym 55328 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 55329 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 55331 vga.right_up_pressed_SB_LUT4_I2_I1[3]
.sym 55334 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 55335 vga.paddle_r_pos_v[3]
.sym 55337 vga.right_up_pressed_SB_LUT4_I2_I1[4]
.sym 55339 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 55340 $PACKER_VCC_NET
.sym 55341 vga.paddle_r_pos_v[4]
.sym 55343 vga.right_up_pressed_SB_LUT4_I2_I1[5]
.sym 55346 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 55347 vga.paddle_r_pos_v[5]
.sym 55349 vga.right_up_pressed_SB_LUT4_I2_I1[6]
.sym 55351 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 55353 vga.paddle_r_pos_v[6]
.sym 55355 vga.right_up_pressed_SB_LUT4_I2_I1[7]
.sym 55358 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 55359 vga.paddle_r_pos_v[7]
.sym 55364 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55366 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55368 vga.paddle_r_pos_v[1]
.sym 55369 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 55376 vga.paddle_r_pos_v[8]
.sym 55377 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 55384 vga.paddle_r_pos_v[5]
.sym 55392 vga.paddle_r_pos_v[0]
.sym 55398 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55399 vga.right_up_pressed_SB_LUT4_I2_I1[7]
.sym 55404 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 55408 vga.right_down_pressed
.sym 55409 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 55411 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 55412 rst
.sym 55413 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 55414 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 55417 vga.right_up_pressed
.sym 55419 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55422 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55425 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 55427 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 55431 vga.left_down_pressed
.sym 55432 vga.paddle_r_pos_v[8]
.sym 55435 vga.left_up_pressed
.sym 55436 $nextpnr_ICESTORM_LC_41$I3
.sym 55439 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 55440 vga.paddle_r_pos_v[8]
.sym 55446 $nextpnr_ICESTORM_LC_41$I3
.sym 55450 rst
.sym 55451 vga.left_up_pressed
.sym 55452 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 55455 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 55456 vga.right_down_pressed
.sym 55457 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 55458 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55468 vga.right_up_pressed
.sym 55469 rst
.sym 55470 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 55479 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 55480 vga.left_down_pressed
.sym 55481 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 55483 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55484 P1B9$SB_IO_OUT_$glb_clk
.sym 55485 rst_$glb_sr
.sym 55488 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 55489 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 55490 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 55491 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 55492 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 55493 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 55504 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 55507 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55511 vga.left_up_1d_SB_DFFE_Q_E
.sym 55512 vga.left_up_1d_SB_DFFE_Q_E
.sym 55513 vga.paddle_r_pos_v[7]
.sym 55517 vga.left_down_pressed
.sym 55518 vga.ball_pos_v[7]
.sym 55521 vga.left_up_pressed
.sym 55529 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 55530 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 55531 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 55532 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 55533 vga.ball_pos_v[2]
.sym 55536 vga.ball_pos_v[6]
.sym 55538 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 55539 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 55540 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 55541 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 55542 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 55543 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 55544 vga.ball_pos_v[7]
.sym 55546 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 55547 vga.ball_pos_v[4]
.sym 55551 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 55553 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 55554 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 55555 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 55556 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 55557 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 55559 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 55561 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 55562 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 55565 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55567 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 55568 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 55571 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 55573 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 55574 vga.ball_pos_v[2]
.sym 55577 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 55579 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 55580 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 55581 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 55583 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 55585 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 55586 vga.ball_pos_v[4]
.sym 55587 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 55589 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 55591 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 55592 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 55593 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 55595 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 55597 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 55598 vga.ball_pos_v[6]
.sym 55599 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 55601 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 55603 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 55604 vga.ball_pos_v[7]
.sym 55605 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 55609 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 55624 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 55632 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 55634 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 55643 vga.left_down_pressed
.sym 55645 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 55658 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 55664 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 55665 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55672 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 55682 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 55684 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 55685 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 55686 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 55688 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 55690 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55694 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[10]
.sym 55697 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55700 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[11]
.sym 55702 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55706 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[12]
.sym 55709 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55712 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[13]
.sym 55714 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55718 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[14]
.sym 55721 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55724 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[15]
.sym 55726 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55735 vga.left_down_pressed
.sym 55737 vga.left_up_pressed
.sym 55758 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 55760 vga.paddle_r_pos_v[8]
.sym 55767 P2_1$SB_IO_IN
.sym 55768 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[15]
.sym 55796 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55805 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[16]
.sym 55807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55811 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[17]
.sym 55814 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55817 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[18]
.sym 55819 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55823 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[19]
.sym 55826 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55829 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[20]
.sym 55831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55835 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[21]
.sym 55838 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55841 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[22]
.sym 55843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55847 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[23]
.sym 55850 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55857 vga.left_up_1d
.sym 55859 vga.left_down_1d
.sym 55891 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[23]
.sym 55911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55928 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[24]
.sym 55931 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55934 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[25]
.sym 55936 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55940 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[26]
.sym 55943 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55946 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[27]
.sym 55948 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55952 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[28]
.sym 55955 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55958 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[29]
.sym 55960 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55964 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[30]
.sym 55967 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55970 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 55972 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 55979 vga.interval_counter[1]
.sym 55980 vga.interval_counter[2]
.sym 55981 vga.interval_counter[3]
.sym 55982 vga.interval_counter[4]
.sym 55983 vga.interval_counter[5]
.sym 55984 vga.interval_counter[6]
.sym 55985 vga.interval_counter[7]
.sym 56003 vga.left_up_1d_SB_DFFE_Q_E
.sym 56009 vga.left_up_1d_SB_DFFE_Q_E
.sym 56014 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 56024 vga.paddle_r_pos_v[6]
.sym 56026 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 56028 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 56032 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 56038 vga.interval_counter[0]
.sym 56039 vga.interval_counter[4]
.sym 56041 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 56042 vga.interval_counter[7]
.sym 56046 vga.interval_counter[3]
.sym 56050 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 56052 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 56054 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 56055 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 56072 vga.interval_counter[0]
.sym 56082 vga.interval_counter[0]
.sym 56083 vga.interval_counter[3]
.sym 56084 vga.interval_counter[7]
.sym 56085 vga.interval_counter[4]
.sym 56088 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 56089 vga.paddle_r_pos_v[6]
.sym 56090 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 56091 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 56099 P1B9$SB_IO_OUT_$glb_clk
.sym 56100 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_sr
.sym 56101 vga.interval_counter[8]
.sym 56102 vga.interval_counter[9]
.sym 56103 vga.interval_counter[10]
.sym 56104 vga.interval_counter[11]
.sym 56105 vga.interval_counter[12]
.sym 56106 vga.interval_counter[13]
.sym 56107 vga.interval_counter[14]
.sym 56108 vga.interval_counter[15]
.sym 56133 vga.interval_counter[6]
.sym 56143 vga.interval_counter[1]
.sym 56144 vga.interval_counter[2]
.sym 56147 vga.interval_counter[5]
.sym 56148 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 56150 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 56152 vga.interval_counter[2]
.sym 56155 vga.interval_counter[5]
.sym 56156 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 56158 vga.interval_counter[16]
.sym 56160 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 56162 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 56164 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 56166 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 56167 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 56168 vga.ball_pos_v[6]
.sym 56172 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 56175 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 56176 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 56177 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 56178 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 56187 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 56188 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 56189 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 56190 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 56193 vga.interval_counter[1]
.sym 56194 vga.interval_counter[5]
.sym 56195 vga.interval_counter[2]
.sym 56196 vga.interval_counter[16]
.sym 56199 vga.interval_counter[2]
.sym 56200 vga.interval_counter[1]
.sym 56201 vga.interval_counter[16]
.sym 56202 vga.interval_counter[5]
.sym 56211 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 56214 vga.ball_pos_v[6]
.sym 56221 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 56222 P1B9$SB_IO_OUT_$glb_clk
.sym 56223 rst_$glb_sr
.sym 56224 vga.interval_counter[16]
.sym 56225 vga.interval_counter[17]
.sym 56226 vga.interval_counter[18]
.sym 56227 vga.interval_counter[19]
.sym 56228 vga.interval_counter[20]
.sym 56229 vga.interval_counter[21]
.sym 56230 vga.interval_counter[22]
.sym 56231 vga.interval_counter[23]
.sym 56267 vga.interval_counter[10]
.sym 56268 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 56269 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 56270 vga.interval_counter[13]
.sym 56272 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
.sym 56273 vga.interval_counter[8]
.sym 56274 vga.interval_counter[9]
.sym 56276 vga.interval_counter[11]
.sym 56277 vga.interval_counter[12]
.sym 56278 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[3]
.sym 56279 vga.interval_counter[14]
.sym 56280 vga.interval_counter[15]
.sym 56281 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 56284 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[2]
.sym 56285 vga.interval_counter[20]
.sym 56286 vga.interval_counter[21]
.sym 56290 vga.interval_counter[17]
.sym 56291 vga.interval_counter[18]
.sym 56292 vga.interval_counter[19]
.sym 56293 vga.interval_counter[6]
.sym 56294 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]
.sym 56298 vga.interval_counter[17]
.sym 56299 vga.interval_counter[14]
.sym 56300 vga.interval_counter[15]
.sym 56301 vga.interval_counter[12]
.sym 56304 vga.interval_counter[21]
.sym 56305 vga.interval_counter[20]
.sym 56306 vga.interval_counter[13]
.sym 56307 vga.interval_counter[11]
.sym 56310 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 56311 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 56312 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 56313 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
.sym 56316 vga.interval_counter[12]
.sym 56317 vga.interval_counter[17]
.sym 56318 vga.interval_counter[14]
.sym 56319 vga.interval_counter[15]
.sym 56322 vga.interval_counter[9]
.sym 56323 vga.interval_counter[6]
.sym 56324 vga.interval_counter[10]
.sym 56325 vga.interval_counter[8]
.sym 56328 vga.interval_counter[8]
.sym 56329 vga.interval_counter[9]
.sym 56330 vga.interval_counter[6]
.sym 56331 vga.interval_counter[10]
.sym 56334 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]
.sym 56335 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
.sym 56336 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[3]
.sym 56337 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[2]
.sym 56342 vga.interval_counter[18]
.sym 56343 vga.interval_counter[19]
.sym 56347 vga.interval_counter[24]
.sym 56354 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 56389 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 56403 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 56419 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 56452 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 56453 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 56454 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 56479 pll_PLL$nextnr_LOCK_lut_through_net
.sym 56513 P1B4$SB_IO_OUT
.sym 56514 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 56518 P1B4$SB_IO_OUT
.sym 56531 P1B4$SB_IO_OUT
.sym 56534 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 58593 P2_3$SB_IO_IN
.sym 58850 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 58852 $PACKER_VCC_NET
.sym 58856 vga.paddle_l_pos_v[5]
.sym 58866 vga.right_down_1d
.sym 58869 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 58871 P2_3$SB_IO_IN
.sym 58876 P2_4$SB_IO_IN
.sym 58879 vga.right_up_1d
.sym 58923 vga.right_up_1d
.sym 58924 P2_3$SB_IO_IN
.sym 58940 vga.right_down_1d
.sym 58943 P2_4$SB_IO_IN
.sym 58945 P1B9$SB_IO_OUT_$glb_clk
.sym 58946 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 58954 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 58973 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 58976 vga.paddle_l_pos_v[4]
.sym 58978 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 58979 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 58982 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 58991 P2_3$SB_IO_IN
.sym 58994 vga.left_up_1d_SB_DFFE_Q_E
.sym 58997 P2_4$SB_IO_IN
.sym 58999 vga.left_up_1d_SB_DFFE_Q_E
.sym 59030 P2_4$SB_IO_IN
.sym 59047 vga.left_up_1d_SB_DFFE_Q_E
.sym 59058 P2_3$SB_IO_IN
.sym 59067 vga.left_up_1d_SB_DFFE_Q_E
.sym 59068 P1B9$SB_IO_OUT_$glb_clk
.sym 59072 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59073 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 59074 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 59075 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 59076 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 59077 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 59090 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59094 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 59096 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 59098 vga.paddle_r_pos_v[3]
.sym 59101 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59104 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 59115 vga.paddle_r_pos_v[8]
.sym 59121 vga.paddle_r_pos_v[5]
.sym 59124 vga.paddle_r_pos_v[3]
.sym 59130 vga.paddle_r_pos_v[7]
.sym 59134 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 59136 $PACKER_VCC_NET
.sym 59138 vga.paddle_r_pos_v[6]
.sym 59139 vga.paddle_r_pos_v[4]
.sym 59143 $nextpnr_ICESTORM_LC_53$O
.sym 59145 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 59149 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 59151 vga.paddle_r_pos_v[3]
.sym 59155 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 59157 vga.paddle_r_pos_v[4]
.sym 59158 $PACKER_VCC_NET
.sym 59161 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 59163 $PACKER_VCC_NET
.sym 59164 vga.paddle_r_pos_v[5]
.sym 59167 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 59170 vga.paddle_r_pos_v[6]
.sym 59173 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 59176 vga.paddle_r_pos_v[7]
.sym 59179 $nextpnr_ICESTORM_LC_54$I3
.sym 59182 vga.paddle_r_pos_v[8]
.sym 59189 $nextpnr_ICESTORM_LC_54$I3
.sym 59193 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 59195 vga.paddle_l_pos_v[4]
.sym 59196 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 59198 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 59199 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 59200 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 59218 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 59219 vga.paddle_r_pos_v[1]
.sym 59220 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 59222 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 59223 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 59224 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 59236 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59239 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 59240 $PACKER_VCC_NET
.sym 59241 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59245 vga.right_down_pressed
.sym 59248 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 59254 vga.paddle_r_pos_v[0]
.sym 59255 vga.paddle_r_pos_v[1]
.sym 59261 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 59273 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 59274 vga.right_down_pressed
.sym 59275 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59286 vga.paddle_r_pos_v[0]
.sym 59287 vga.paddle_r_pos_v[1]
.sym 59288 $PACKER_VCC_NET
.sym 59297 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 59298 vga.right_down_pressed
.sym 59299 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59300 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 59304 vga.paddle_r_pos_v[1]
.sym 59305 vga.paddle_r_pos_v[0]
.sym 59313 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59314 P1B9$SB_IO_OUT_$glb_clk
.sym 59315 rst_$glb_sr
.sym 59318 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 59319 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59320 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 59321 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 59322 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 59323 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 59331 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 59339 vga.paddle_l_pos_v[4]
.sym 59340 vga.paddle_l_pos_v[4]
.sym 59346 vga.left_down_pressed
.sym 59348 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 59358 vga.paddle_r_pos_v[0]
.sym 59362 vga.paddle_r_pos_v[1]
.sym 59365 vga.paddle_r_pos_v[4]
.sym 59371 vga.paddle_r_pos_v[5]
.sym 59375 vga.paddle_r_pos_v[6]
.sym 59379 vga.paddle_r_pos_v[3]
.sym 59383 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 59384 vga.paddle_r_pos_v[7]
.sym 59389 $nextpnr_ICESTORM_LC_34$O
.sym 59391 vga.paddle_r_pos_v[0]
.sym 59395 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 59398 vga.paddle_r_pos_v[1]
.sym 59401 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 59403 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 59405 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 59407 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 59409 vga.paddle_r_pos_v[3]
.sym 59411 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 59413 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 59415 vga.paddle_r_pos_v[4]
.sym 59417 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 59419 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 59422 vga.paddle_r_pos_v[5]
.sym 59423 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 59425 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 59428 vga.paddle_r_pos_v[6]
.sym 59429 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 59431 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 59433 vga.paddle_r_pos_v[7]
.sym 59435 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 59439 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 59451 vga.paddle_r_pos_v[4]
.sym 59454 vga.paddle_l_pos_v[5]
.sym 59457 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59459 vga.paddle_r_pos_v[5]
.sym 59462 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 59475 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 59496 vga.paddle_r_pos_v[8]
.sym 59513 vga.paddle_r_pos_v[8]
.sym 59516 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 59588 P2_2$SB_IO_IN
.sym 59607 vga.left_down_1d
.sym 59613 vga.left_up_1d
.sym 59614 P2_2$SB_IO_IN
.sym 59616 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59621 P2_1$SB_IO_IN
.sym 59655 vga.left_down_1d
.sym 59657 P2_2$SB_IO_IN
.sym 59666 vga.left_up_1d
.sym 59667 P2_1$SB_IO_IN
.sym 59683 P1B9$SB_IO_OUT_$glb_clk
.sym 59684 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59741 P2_1$SB_IO_IN
.sym 59748 P2_2$SB_IO_IN
.sym 59753 vga.left_up_1d_SB_DFFE_Q_E
.sym 59773 P2_1$SB_IO_IN
.sym 59785 P2_2$SB_IO_IN
.sym 59805 vga.left_up_1d_SB_DFFE_Q_E
.sym 59806 P1B9$SB_IO_OUT_$glb_clk
.sym 59850 vga.interval_counter[1]
.sym 59852 vga.interval_counter[3]
.sym 59856 vga.interval_counter[7]
.sym 59859 vga.interval_counter[2]
.sym 59860 vga.interval_counter[0]
.sym 59861 vga.interval_counter[4]
.sym 59870 vga.interval_counter[5]
.sym 59871 vga.interval_counter[6]
.sym 59881 $nextpnr_ICESTORM_LC_55$O
.sym 59884 vga.interval_counter[0]
.sym 59887 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 59890 vga.interval_counter[1]
.sym 59891 vga.interval_counter[0]
.sym 59893 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 59895 vga.interval_counter[2]
.sym 59897 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 59899 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 59902 vga.interval_counter[3]
.sym 59903 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 59905 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 59907 vga.interval_counter[4]
.sym 59909 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 59911 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 59914 vga.interval_counter[5]
.sym 59915 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 59917 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 59920 vga.interval_counter[6]
.sym 59921 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 59923 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 59926 vga.interval_counter[7]
.sym 59927 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 59929 P1B9$SB_IO_OUT_$glb_clk
.sym 59930 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_sr
.sym 59945 P2_1$SB_IO_IN
.sym 59967 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 59976 vga.interval_counter[12]
.sym 59977 vga.interval_counter[13]
.sym 59980 vga.interval_counter[8]
.sym 59983 vga.interval_counter[11]
.sym 59990 vga.interval_counter[10]
.sym 59995 vga.interval_counter[15]
.sym 59997 vga.interval_counter[9]
.sym 60002 vga.interval_counter[14]
.sym 60004 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 60006 vga.interval_counter[8]
.sym 60008 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 60010 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 60012 vga.interval_counter[9]
.sym 60014 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 60016 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 60019 vga.interval_counter[10]
.sym 60020 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 60022 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 60024 vga.interval_counter[11]
.sym 60026 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 60028 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 60031 vga.interval_counter[12]
.sym 60032 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 60034 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 60037 vga.interval_counter[13]
.sym 60038 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 60040 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 60042 vga.interval_counter[14]
.sym 60044 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 60046 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 60049 vga.interval_counter[15]
.sym 60050 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 60052 P1B9$SB_IO_OUT_$glb_clk
.sym 60053 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_sr
.sym 60090 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 60100 vga.interval_counter[21]
.sym 60103 vga.interval_counter[16]
.sym 60107 vga.interval_counter[20]
.sym 60110 vga.interval_counter[23]
.sym 60112 vga.interval_counter[17]
.sym 60113 vga.interval_counter[18]
.sym 60114 vga.interval_counter[19]
.sym 60125 vga.interval_counter[22]
.sym 60127 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 60129 vga.interval_counter[16]
.sym 60131 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 60133 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 60136 vga.interval_counter[17]
.sym 60137 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 60139 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 60142 vga.interval_counter[18]
.sym 60143 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 60145 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 60148 vga.interval_counter[19]
.sym 60149 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 60151 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 60153 vga.interval_counter[20]
.sym 60155 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 60157 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 60160 vga.interval_counter[21]
.sym 60161 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 60163 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 60165 vga.interval_counter[22]
.sym 60167 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 60169 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 60171 vga.interval_counter[23]
.sym 60173 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 60175 P1B9$SB_IO_OUT_$glb_clk
.sym 60176 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_sr
.sym 60213 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 60232 vga.interval_counter[22]
.sym 60233 vga.interval_counter[23]
.sym 60242 vga.interval_counter[24]
.sym 60252 vga.interval_counter[24]
.sym 60254 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 60293 vga.interval_counter[24]
.sym 60295 vga.interval_counter[22]
.sym 60296 vga.interval_counter[23]
.sym 60298 P1B9$SB_IO_OUT_$glb_clk
.sym 60299 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_sr
.sym 60311 P2_7$SB_IO_IN
.sym 60315 P2_7$SB_IO_IN
.sym 62807 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 62818 $PACKER_VCC_NET
.sym 62821 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 62830 vga.paddle_l_pos_v[5]
.sym 62838 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 62840 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 62844 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 62846 vga.paddle_l_pos_v[4]
.sym 62848 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 62850 $nextpnr_ICESTORM_LC_19$O
.sym 62852 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 62856 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 62858 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 62862 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 62864 vga.paddle_l_pos_v[4]
.sym 62865 $PACKER_VCC_NET
.sym 62868 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 62870 $PACKER_VCC_NET
.sym 62871 vga.paddle_l_pos_v[5]
.sym 62874 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 62876 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 62880 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 62883 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 62886 $nextpnr_ICESTORM_LC_20$I3
.sym 62889 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 62896 $nextpnr_ICESTORM_LC_20$I3
.sym 62927 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 62935 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 62942 $PACKER_VCC_NET
.sym 62943 vga.paddle_l_pos_v[4]
.sym 62944 vga.paddle_l_pos_v[5]
.sym 62945 $PACKER_VCC_NET
.sym 62946 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 62947 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 62948 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 62952 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 62954 $PACKER_VCC_NET
.sym 62958 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62967 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 62973 $nextpnr_ICESTORM_LC_16$O
.sym 62975 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 62979 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62981 $PACKER_VCC_NET
.sym 62982 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62985 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 62987 $PACKER_VCC_NET
.sym 62988 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 62989 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62991 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 62993 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 62994 $PACKER_VCC_NET
.sym 62995 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 62997 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 62999 $PACKER_VCC_NET
.sym 63000 vga.paddle_l_pos_v[4]
.sym 63001 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 63003 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 63005 $PACKER_VCC_NET
.sym 63006 vga.paddle_l_pos_v[5]
.sym 63007 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 63009 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 63011 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 63012 $PACKER_VCC_NET
.sym 63013 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 63015 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 63017 $PACKER_VCC_NET
.sym 63018 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 63019 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 63036 $PACKER_VCC_NET
.sym 63038 vga.paddle_l_pos_v[5]
.sym 63041 $PACKER_VCC_NET
.sym 63042 $PACKER_VCC_NET
.sym 63059 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 63065 $PACKER_VCC_NET
.sym 63066 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63067 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 63068 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 63070 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 63071 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 63075 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 63076 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 63078 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 63079 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 63080 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 63086 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 63088 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 63090 vga.left_down_pressed
.sym 63095 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63097 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 63098 $PACKER_VCC_NET
.sym 63100 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 63109 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 63110 vga.left_down_pressed
.sym 63111 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63112 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 63115 vga.left_down_pressed
.sym 63116 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63117 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 63118 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 63127 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 63128 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63129 vga.left_down_pressed
.sym 63130 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 63133 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63134 vga.left_down_pressed
.sym 63135 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 63136 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 63139 vga.left_down_pressed
.sym 63140 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63141 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 63142 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 63143 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63144 P1B9$SB_IO_OUT_$glb_clk
.sym 63145 rst_$glb_sr
.sym 63162 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63169 $PACKER_VCC_NET
.sym 63189 vga.paddle_l_pos_v[4]
.sym 63190 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 63192 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 63193 vga.paddle_l_pos_v[5]
.sym 63196 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 63202 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 63204 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 63214 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 63219 $nextpnr_ICESTORM_LC_11$O
.sym 63222 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 63225 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 63228 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 63231 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 63234 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 63235 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 63237 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 63240 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 63241 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 63243 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 63246 vga.paddle_l_pos_v[4]
.sym 63247 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 63249 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 63251 vga.paddle_l_pos_v[5]
.sym 63253 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 63255 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 63258 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 63259 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 63261 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 63264 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 63265 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 63283 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 63305 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 63314 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 63345 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 63346 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 63417 $PACKER_VCC_NET
.sym 63419 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 63775 P2_2$SB_IO_IN
.sym 63910 $PACKER_VCC_NET
.sym 64159 P1B4$SB_IO_OUT
.sym 64171 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64189 $PACKER_GND_NET
.sym 66396 P2_4$SB_IO_IN
.sym 68005 $PACKER_VCC_NET
.sym 68006 P1B9$SB_IO_OUT
.sym 68009 P1B4$SB_IO_OUT
.sym 68017 P1B9$SB_IO_OUT
.sym 68018 $PACKER_VCC_NET
.sym 68023 P1B4$SB_IO_OUT
.sym 68033 P1B9$SB_IO_OUT
.sym 68187 P2_3$SB_IO_IN
.sym 68252 P2_3$SB_IO_IN
.sym 68742 P2_3$SB_IO_IN
.sym 69235 P2_3$SB_IO_IN
.sym 69732 P2_3$SB_IO_IN
.sym 70089 P2_4$SB_IO_IN
.sym 71575 P2_1$SB_IO_IN
.sym 71792 P2_7$SB_IO_IN
.sym 71794 P2_1$SB_IO_IN
.sym 71831 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71837 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71857 pll_PLL$nextnr_LOCK_lut_through_net
.sym 75406 P2_2$SB_IO_IN
.sym 75625 P2_2$SB_IO_IN
.sym 75659 P2_7$SB_IO_IN
.sym 78867 P1B9$SB_IO_OUT
.sym 78891 P1B9$SB_IO_OUT
.sym 79049 P2_4$SB_IO_IN
.sym 79105 P2_4$SB_IO_IN
.sym 79611 P2_4$SB_IO_IN
.sym 80103 P2_4$SB_IO_IN
.sym 80588 P2_4$SB_IO_IN
.sym 82766 P2_4$SB_IO_IN
.sym 83667 P2_4$SB_IO_IN
.sym 103970 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 103975 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 103978 $PACKER_VCC_NET
.sym 103979 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 103983 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 103986 $PACKER_VCC_NET
.sym 103987 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 103991 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 103995 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 103999 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 104003 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104008 $nextpnr_ICESTORM_LC_51$I3
.sym 104034 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 104038 $PACKER_VCC_NET
.sym 104039 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 104043 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 104046 $PACKER_VCC_NET
.sym 104047 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 104050 $PACKER_VCC_NET
.sym 104051 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 104052 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 104054 $PACKER_VCC_NET
.sym 104055 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 104058 $PACKER_VCC_NET
.sym 104059 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104062 $PACKER_VCC_NET
.sym 104063 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 104064 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 104066 $PACKER_VCC_NET
.sym 104067 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104068 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104070 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 104071 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 104072 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 104098 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 104102 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 104106 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 104110 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104114 $PACKER_VCC_NET
.sym 104116 $nextpnr_ICESTORM_LC_26$I3
.sym 104119 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 104120 $nextpnr_ICESTORM_LC_26$COUT
.sym 104130 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 104135 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 104139 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 104143 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 104146 $PACKER_VCC_NET
.sym 104147 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 104151 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104154 $PACKER_VCC_NET
.sym 104155 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 104159 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104162 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 104163 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[8]
.sym 104164 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 104194 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 104198 $PACKER_VCC_NET
.sym 104199 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 104200 vga.count_h[2]
.sym 104202 $PACKER_VCC_NET
.sym 104203 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 104206 $PACKER_VCC_NET
.sym 104207 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 104210 $PACKER_VCC_NET
.sym 104211 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 104215 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 104219 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104222 $PACKER_VCC_NET
.sym 104223 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 104227 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104232 $nextpnr_ICESTORM_LC_33$I3
.sym 104258 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 104263 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 104264 vga.count_h[3]
.sym 104266 $PACKER_VCC_NET
.sym 104267 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 104268 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 104271 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 104275 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 104279 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104282 $PACKER_VCC_NET
.sym 104283 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 104287 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104292 $nextpnr_ICESTORM_LC_22$I3
.sym 104296 rst_counter_SB_LUT4_O_6_I3[3]
.sym 104300 rst_counter_SB_LUT4_O_6_I3[2]
.sym 104305 rst_counter_SB_LUT4_O_6_I3[0]
.sym 104306 rst_counter_SB_LUT4_O_6_I3[1]
.sym 104307 rst_counter_SB_LUT4_O_6_I3[2]
.sym 104308 rst_counter_SB_LUT4_O_6_I3[3]
.sym 104316 rst_counter_SB_LUT4_O_6_I3[0]
.sym 104320 rst_counter_SB_LUT4_O_6_I3[1]
.sym 104323 rst_SB_DFF_Q_D[0]
.sym 104324 P1B10$SB_IO_OUT
.sym 104328 P1B10$SB_IO_OUT
.sym 104341 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 104348 rst_counter_SB_LUT4_O_7_I3[2]
.sym 104930 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2[0]
.sym 104934 $PACKER_VCC_NET
.sym 104935 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 104936 vga.count_v[1]
.sym 104938 $PACKER_VCC_NET
.sym 104939 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 104940 vga.count_v[2]
.sym 104942 $PACKER_VCC_NET
.sym 104943 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 104944 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 104946 $PACKER_VCC_NET
.sym 104947 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 104951 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 104952 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 104955 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104956 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 104959 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 104963 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104965 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 104966 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 104967 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 104968 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 104984 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 104985 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 104986 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 104987 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 104988 vga.count_v[2]
.sym 104994 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 104998 vga.count_v[1]
.sym 104999 $PACKER_VCC_NET
.sym 105002 vga.count_v[2]
.sym 105003 $PACKER_VCC_NET
.sym 105006 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105010 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 105014 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 105018 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 105022 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 105026 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 105032 $nextpnr_ICESTORM_LC_70$I3
.sym 105033 vga.count_v[2]
.sym 105034 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105035 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 105036 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105037 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 105038 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105039 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105040 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 105043 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 105044 vga.count_v[1]
.sym 105045 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 105046 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 105047 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 105048 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 105053 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105054 vga.count_v[2]
.sym 105055 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 105056 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105058 vga.count_v[1]
.sym 105062 vga.count_v[2]
.sym 105066 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105067 $PACKER_VCC_NET
.sym 105070 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 105074 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 105078 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 105082 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 105086 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 105089 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 105090 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 105091 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 105092 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 105100 vga.vs_out
.sym 105122 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 105126 $PACKER_VCC_NET
.sym 105127 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 105130 $PACKER_VCC_NET
.sym 105131 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 105135 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 105138 $PACKER_VCC_NET
.sym 105139 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105142 $PACKER_VCC_NET
.sym 105143 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 105147 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105150 $PACKER_VCC_NET
.sym 105151 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 105155 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105157 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 105158 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 105159 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 105160 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[8]
.sym 105161 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 105162 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 105163 vga.count_h[8]
.sym 105164 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 105165 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 105166 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 105167 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 105168 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 105169 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 105170 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 105171 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 105172 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 105173 vga.count_h[2]
.sym 105174 vga.count_h[3]
.sym 105175 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 105176 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 105181 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 105182 vga.count_h[2]
.sym 105183 vga.count_h[3]
.sym 105184 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 105186 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 105191 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 105195 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 105198 $PACKER_VCC_NET
.sym 105199 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 105202 $PACKER_VCC_NET
.sym 105203 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105207 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 105211 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105214 $PACKER_VCC_NET
.sym 105215 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 105219 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105222 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 105223 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[1]
.sym 105224 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[2]
.sym 105227 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105228 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 105229 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 105230 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[1]
.sym 105231 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2]
.sym 105232 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 105246 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 105247 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 105248 vga.count_h[8]
.sym 105250 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 105254 rst_counter[8]
.sym 105255 $PACKER_VCC_NET
.sym 105256 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 105258 rst_counter[7]
.sym 105259 $PACKER_VCC_NET
.sym 105260 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[2]
.sym 105262 rst_counter[6]
.sym 105263 $PACKER_VCC_NET
.sym 105264 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[3]
.sym 105266 rst_counter[5]
.sym 105267 $PACKER_VCC_NET
.sym 105268 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[4]
.sym 105270 rst_counter[4]
.sym 105271 $PACKER_VCC_NET
.sym 105272 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[5]
.sym 105274 rst_counter[3]
.sym 105275 $PACKER_VCC_NET
.sym 105276 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[6]
.sym 105278 rst_counter[2]
.sym 105279 $PACKER_VCC_NET
.sym 105280 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[7]
.sym 105282 rst_counter[1]
.sym 105283 $PACKER_VCC_NET
.sym 105284 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 105285 rst_counter_SB_LUT4_O_I3[3]
.sym 105287 $PACKER_VCC_NET
.sym 105288 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[9]
.sym 105292 rst_counter_SB_LUT4_O_7_I3[3]
.sym 105293 rst_counter_SB_LUT4_O_I3[0]
.sym 105294 rst_counter_SB_LUT4_O_I3[1]
.sym 105295 rst_counter_SB_LUT4_O_I3[2]
.sym 105296 rst_counter_SB_LUT4_O_I3[3]
.sym 105300 rst_counter_SB_LUT4_O_I3[1]
.sym 105304 rst_counter_SB_LUT4_O_I3[2]
.sym 105305 rst_counter_SB_LUT4_O_7_I3[0]
.sym 105306 rst_counter_SB_LUT4_O_7_I3[1]
.sym 105307 rst_counter_SB_LUT4_O_7_I3[2]
.sym 105308 rst_counter_SB_LUT4_O_7_I3[3]
.sym 105312 rst_counter_SB_LUT4_O_I3[0]
.sym 105922 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 105927 vga.count_v[1]
.sym 105929 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 105931 vga.count_v[2]
.sym 105932 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 105933 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 105935 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105936 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 105937 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 105939 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 105940 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 105941 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 105943 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 105944 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 105945 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 105947 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 105948 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 105949 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 105951 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 105952 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 105953 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 105955 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 105956 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 105959 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 105960 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 105971 rst
.sym 105972 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 105977 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 105979 vga.count_v[1]
.sym 105980 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 105986 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 105987 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 105988 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 105990 vga.count_v[1]
.sym 105991 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 105993 vga.ball_pos_v[2]
.sym 105994 vga.count_v[2]
.sym 105995 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[2]
.sym 105996 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 105998 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[3]
.sym 106002 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 106003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[4]
.sym 106006 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 106007 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[5]
.sym 106010 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 106011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[6]
.sym 106014 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[7]
.sym 106018 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106019 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[8]
.sym 106023 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1[9]
.sym 106024 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 106028 $nextpnr_ICESTORM_LC_66$I3
.sym 106029 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 106034 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 106035 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 106036 rst
.sym 106038 rst
.sym 106039 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 106040 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 106050 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 106055 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 106058 $PACKER_VCC_NET
.sym 106059 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106063 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 106067 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 106071 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 106075 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106079 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 106083 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106084 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 106088 $nextpnr_ICESTORM_LC_46$I3
.sym 106091 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 106092 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106100 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 106102 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 106103 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 106104 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 106105 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 106106 vga.count_h[8]
.sym 106107 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 106108 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 106109 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 106110 vga.count_h[3]
.sym 106111 vga.count_h[2]
.sym 106112 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106114 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 106115 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 106118 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 106119 vga.ball_pos_h[1]
.sym 106122 vga.count_h[2]
.sym 106123 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[2]
.sym 106124 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 106126 vga.count_h[3]
.sym 106127 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 106128 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 106130 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 106131 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[4]
.sym 106132 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[4]
.sym 106134 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106135 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[5]
.sym 106136 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[5]
.sym 106138 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 106139 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[6]
.sym 106140 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[6]
.sym 106142 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 106143 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[7]
.sym 106144 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[7]
.sym 106146 vga.count_h[8]
.sym 106147 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[8]
.sym 106148 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[8]
.sym 106150 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 106151 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[9]
.sym 106152 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[9]
.sym 106155 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106159 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106163 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106167 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106171 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106175 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106179 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106183 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106187 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106191 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106195 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106199 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106203 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106207 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106211 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106215 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106219 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106223 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106227 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106231 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106235 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106239 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 106244 $nextpnr_ICESTORM_LC_56$I3
.sym 106261 rst_SB_DFF_Q_D[0]
.sym 106850 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 106851 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 106854 vga.count_v[1]
.sym 106855 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 106858 vga.count_v[2]
.sym 106859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 106860 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106862 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 106863 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 106864 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 106866 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 106867 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 106868 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[4]
.sym 106870 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 106871 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 106872 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[5]
.sym 106874 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 106875 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 106876 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[6]
.sym 106878 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106879 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 106880 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[7]
.sym 106882 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106883 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 106884 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 106887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106891 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106895 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106899 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106903 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106907 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106915 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106919 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106923 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106927 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106931 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106935 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106939 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106943 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106947 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106955 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106959 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106963 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106967 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106971 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106977 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[11]
.sym 106978 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[10]
.sym 106979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[31]
.sym 106980 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[31]
.sym 106987 vga.blank_h
.sym 106988 vga.blank_v
.sym 106989 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 106990 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 106991 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 106992 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 106993 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 106994 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 106995 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 106996 vga.count_v[1]
.sym 106997 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106998 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[7]
.sym 106999 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 107000 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 107001 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 107002 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107003 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 107004 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[4]
.sym 107005 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 107006 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 107007 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 107008 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 107010 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107015 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 107019 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107022 $PACKER_VCC_NET
.sym 107023 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 107026 $PACKER_VCC_NET
.sym 107027 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107030 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]
.sym 107031 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107032 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 107033 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107034 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 107035 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107036 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 107042 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 107047 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 107049 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 107051 vga.count_h[2]
.sym 107052 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 107053 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 107055 vga.count_h[3]
.sym 107056 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 107057 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 107059 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107060 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 107061 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 107063 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107064 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 107065 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 107067 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107068 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 107069 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 107071 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 107072 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 107073 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 107075 vga.count_h[8]
.sym 107076 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 107077 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 107079 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 107080 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 107081 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107082 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[5]
.sym 107083 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107084 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[6]
.sym 107085 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 107087 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 107088 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 107090 vga.count_h[2]
.sym 107091 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 107092 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 107093 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 107094 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 107095 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 107096 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 107097 vga.count_h[3]
.sym 107098 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 107099 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107100 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[4]
.sym 107101 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 107102 vga.ball_pos_h[0]
.sym 107103 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 107104 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 107106 vga.ball_pos_h[1]
.sym 107110 vga.ball_pos_h[2]
.sym 107111 $PACKER_VCC_NET
.sym 107112 vga.ball_pos_h[1]
.sym 107114 vga.ball_pos_h[3]
.sym 107115 $PACKER_VCC_NET
.sym 107116 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 107118 vga.ball_pos_h[4]
.sym 107119 $PACKER_VCC_NET
.sym 107120 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 107122 vga.ball_pos_h[5]
.sym 107123 $PACKER_VCC_NET
.sym 107124 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[4]
.sym 107126 vga.ball_pos_h[6]
.sym 107127 $PACKER_VCC_NET
.sym 107128 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[5]
.sym 107130 vga.ball_pos_h[7]
.sym 107131 $PACKER_VCC_NET
.sym 107132 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[6]
.sym 107134 vga.ball_pos_h[8]
.sym 107135 $PACKER_VCC_NET
.sym 107136 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 107138 vga.ball_pos_h[9]
.sym 107139 $PACKER_VCC_NET
.sym 107140 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[8]
.sym 107144 $nextpnr_ICESTORM_LC_64$I3
.sym 107146 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 107147 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[7]
.sym 107148 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 107149 vga.count_h[8]
.sym 107150 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[8]
.sym 107151 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 107152 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[9]
.sym 107153 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 107154 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 107155 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 107156 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 107158 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 107159 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 107160 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 107162 vga.ball_pos_h[1]
.sym 107163 $PACKER_VCC_NET
.sym 107164 vga.ball_pos_h[0]
.sym 107170 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 107174 vga.count_h[8]
.sym 107175 $PACKER_VCC_NET
.sym 107178 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 107182 $PACKER_VCC_NET
.sym 107184 $nextpnr_ICESTORM_LC_6$I3
.sym 107185 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 107186 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 107187 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 107188 $nextpnr_ICESTORM_LC_6$COUT
.sym 107195 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 107196 rst
.sym 107198 rst
.sym 107199 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 107200 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 107202 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107206 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107207 $PACKER_VCC_NET
.sym 107210 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107211 $PACKER_VCC_NET
.sym 107214 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 107218 vga.count_h[8]
.sym 107219 $PACKER_VCC_NET
.sym 107222 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 107226 $PACKER_VCC_NET
.sym 107228 $nextpnr_ICESTORM_LC_3$I3
.sym 107232 $nextpnr_ICESTORM_LC_3$COUT
.sym 107834 vga.ball_pos_v[2]
.sym 107835 $PACKER_VCC_NET
.sym 107836 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 107837 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107838 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[5]
.sym 107839 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107840 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[6]
.sym 107842 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 107846 vga.ball_pos_v[2]
.sym 107847 $PACKER_VCC_NET
.sym 107850 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 107851 $PACKER_VCC_NET
.sym 107852 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 107854 vga.ball_pos_v[4]
.sym 107855 $PACKER_VCC_NET
.sym 107856 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 107858 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 107859 $PACKER_VCC_NET
.sym 107860 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 107862 vga.ball_pos_v[6]
.sym 107863 $PACKER_VCC_NET
.sym 107864 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 107866 vga.ball_pos_v[7]
.sym 107867 $PACKER_VCC_NET
.sym 107868 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 107870 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 107871 $PACKER_VCC_NET
.sym 107872 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 107876 $nextpnr_ICESTORM_LC_59$I3
.sym 107885 vga.count_v[2]
.sym 107886 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 107887 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107888 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 107906 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 107911 vga.ball_pos_v[2]
.sym 107915 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 107916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 107919 vga.ball_pos_v[4]
.sym 107920 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 107923 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 107924 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 107927 vga.ball_pos_v[6]
.sym 107928 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 107931 vga.ball_pos_v[7]
.sym 107932 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 107935 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 107936 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 107940 $nextpnr_ICESTORM_LC_43$I3
.sym 107945 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107946 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[8]
.sym 107947 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[5]
.sym 107948 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107949 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 107950 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 107951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 107952 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107957 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 107958 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 107959 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 107960 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 107965 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 107966 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 107967 vga.count_v[2]
.sym 107968 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 107970 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 107975 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107976 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107979 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 107983 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107987 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 107991 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107993 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 107994 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 107995 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 107996 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 108002 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 108007 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108010 $PACKER_VCC_NET
.sym 108011 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 108012 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108015 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108016 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 108018 $PACKER_VCC_NET
.sym 108019 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 108020 vga.count_h[8]
.sym 108023 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108028 $nextpnr_ICESTORM_LC_15$I3
.sym 108029 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 108030 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 108031 vga.count_h[2]
.sym 108032 vga.count_h[3]
.sym 108034 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 108038 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 108042 vga.count_h[2]
.sym 108046 vga.count_h[3]
.sym 108047 $PACKER_VCC_NET
.sym 108050 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 108054 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108058 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108062 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 108063 $PACKER_VCC_NET
.sym 108066 vga.count_h[8]
.sym 108067 $PACKER_VCC_NET
.sym 108070 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 108073 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 108074 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 108075 vga.count_h[2]
.sym 108076 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 108079 vga.count_h[8]
.sym 108080 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 108083 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108084 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 108086 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 108087 vga.ball_pos_h[1]
.sym 108088 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 108089 vga.count_h[3]
.sym 108090 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 108091 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 108092 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 108093 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 108094 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 108095 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108096 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108098 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 108099 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 108100 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 108101 vga.ball_pos_h[6]
.sym 108102 vga.ball_pos_h[1]
.sym 108103 vga.ball_pos_h[2]
.sym 108104 vga.ball_pos_h[3]
.sym 108106 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 108107 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 108108 vga.ball_motion_l
.sym 108111 vga.ball_pos_h[1]
.sym 108112 vga.ball_pos_h[0]
.sym 108115 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 108116 vga.ball_motion_l
.sym 108122 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 108123 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 108124 vga.ball_motion_l
.sym 108126 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 108127 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 108128 vga.ball_motion_l
.sym 108130 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 108134 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108138 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108142 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 108146 vga.count_h[8]
.sym 108147 $PACKER_VCC_NET
.sym 108150 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 108154 $PACKER_VCC_NET
.sym 108156 $nextpnr_ICESTORM_LC_8$I3
.sym 108160 $nextpnr_ICESTORM_LC_8$COUT
.sym 108162 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 108163 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 108164 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 108181 vga.ball_pos_h[8]
.sym 108182 vga.ball_pos_h[4]
.sym 108183 vga.ball_pos_h[5]
.sym 108184 vga.ball_pos_h[9]
.sym 108802 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 108803 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 108806 vga.count_v[1]
.sym 108807 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 108810 vga.count_v[2]
.sym 108811 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 108814 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 108815 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[3]
.sym 108816 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 108818 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 108819 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[4]
.sym 108820 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 108822 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 108823 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[5]
.sym 108824 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[5]
.sym 108826 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[6]
.sym 108828 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[6]
.sym 108830 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 108831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[7]
.sym 108832 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 108834 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 108835 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[8]
.sym 108836 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[8]
.sym 108839 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108843 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108855 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108863 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108867 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108879 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108883 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108887 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108891 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108895 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108907 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108911 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108915 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108919 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108923 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108927 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 108929 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 108930 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 108931 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 108932 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 108941 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 108942 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 108943 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 108944 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 108962 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 108966 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 108967 $PACKER_VCC_NET
.sym 108970 vga.count_h[2]
.sym 108971 $PACKER_VCC_NET
.sym 108974 vga.count_h[3]
.sym 108975 $PACKER_VCC_NET
.sym 108978 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 108982 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108986 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108990 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 108991 $PACKER_VCC_NET
.sym 108994 vga.count_h[8]
.sym 108995 $PACKER_VCC_NET
.sym 108998 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 109002 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[10]
.sym 109003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[31]
.sym 109004 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 109013 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 109014 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 109015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 109016 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 109019 rst
.sym 109020 P1A9$SB_IO_OUT
.sym 109022 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109023 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109024 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109026 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 109027 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 109028 vga.ball_pos_h[0]
.sym 109030 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 109031 vga.ball_pos_h[1]
.sym 109033 vga.ball_pos_h[2]
.sym 109034 vga.count_h[2]
.sym 109035 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[2]
.sym 109036 vga.ball_pos_h[1]
.sym 109038 vga.count_h[3]
.sym 109039 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[3]
.sym 109042 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 109043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[4]
.sym 109046 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 109047 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[5]
.sym 109050 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109051 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[6]
.sym 109054 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 109055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[7]
.sym 109058 vga.count_h[8]
.sym 109059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[8]
.sym 109062 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_I1[0]
.sym 109063 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[9]
.sym 109067 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1[10]
.sym 109068 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 109072 $nextpnr_ICESTORM_LC_65$I3
.sym 109082 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 109083 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 109084 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 109086 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 109087 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 109088 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 109090 vga.ball_pos_h[0]
.sym 109095 vga.ball_pos_h[1]
.sym 109099 vga.ball_pos_h[2]
.sym 109100 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 109103 vga.ball_pos_h[3]
.sym 109104 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 109107 vga.ball_pos_h[4]
.sym 109108 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 109111 vga.ball_pos_h[5]
.sym 109112 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 109115 vga.ball_pos_h[6]
.sym 109116 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 109119 vga.ball_pos_h[7]
.sym 109120 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 109123 vga.ball_pos_h[8]
.sym 109124 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 109125 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 109126 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 109127 vga.ball_pos_h[9]
.sym 109128 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 109129 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 109130 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 109131 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 109132 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 109138 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 109139 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109140 vga.ball_motion_l
.sym 109143 vga.ball_pos_h[0]
.sym 109144 vga.ball_pos_h[7]
.sym 109146 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 109147 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 109148 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 109149 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 109150 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 109151 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 109152 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 109762 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 109763 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109764 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 109766 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 109767 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 109770 vga.ball_pos_v[2]
.sym 109771 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 109774 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 109775 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[3]
.sym 109778 vga.ball_pos_v[4]
.sym 109779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[4]
.sym 109782 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 109783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[5]
.sym 109786 vga.ball_pos_v[6]
.sym 109787 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[6]
.sym 109790 vga.ball_pos_v[7]
.sym 109791 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[7]
.sym 109794 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 109795 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I3_O[8]
.sym 109799 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109803 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109807 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109811 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109815 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109819 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109823 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109831 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109839 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109843 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109855 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109863 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109867 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109879 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109883 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109887 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109889 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 109890 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 109891 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109892 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 109897 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 109898 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 109899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 109900 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 109913 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 109914 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 109915 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 109916 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 109922 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 109923 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109926 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 109927 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 109930 vga.ball_pos_v[2]
.sym 109931 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 109934 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 109935 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 109938 vga.ball_pos_v[4]
.sym 109939 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 109942 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 109943 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 109946 vga.ball_pos_v[6]
.sym 109947 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 109950 vga.ball_pos_v[7]
.sym 109951 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 109954 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 109955 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 109959 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[9]
.sym 109961 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 109962 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 109963 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 109964 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 109978 vga.ball_pos_v[4]
.sym 109979 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[4]
.sym 109980 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 109986 vga.ball_pos_h[1]
.sym 109991 vga.ball_pos_h[2]
.sym 109995 vga.ball_pos_h[3]
.sym 109996 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 109999 vga.ball_pos_h[4]
.sym 110000 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 110003 vga.ball_pos_h[5]
.sym 110004 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 110007 vga.ball_pos_h[6]
.sym 110008 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 110011 vga.ball_pos_h[7]
.sym 110012 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 110015 vga.ball_pos_h[8]
.sym 110016 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 110019 vga.ball_pos_h[9]
.sym 110020 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 110024 $nextpnr_ICESTORM_LC_62$I3
.sym 110025 vga.ball_pos_h[1]
.sym 110026 vga.ball_pos_h[2]
.sym 110027 vga.ball_pos_h[3]
.sym 110028 vga.ball_pos_h[6]
.sym 110030 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 110031 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 110032 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 110034 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 110035 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 110036 vga.ball_motion_l
.sym 110038 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 110039 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110040 vga.ball_motion_l
.sym 110043 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 110044 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 110047 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 110048 vga.ball_pos_h[0]
.sym 110050 vga.ball_pos_h[0]
.sym 110054 vga.ball_pos_h[1]
.sym 110055 $PACKER_VCC_NET
.sym 110058 vga.ball_pos_h[2]
.sym 110059 $PACKER_VCC_NET
.sym 110060 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 110062 vga.ball_pos_h[3]
.sym 110063 $PACKER_VCC_NET
.sym 110064 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 110066 vga.ball_pos_h[4]
.sym 110067 $PACKER_VCC_NET
.sym 110068 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 110070 vga.ball_pos_h[5]
.sym 110071 $PACKER_VCC_NET
.sym 110072 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 110074 vga.ball_pos_h[6]
.sym 110075 $PACKER_VCC_NET
.sym 110076 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 110078 vga.ball_pos_h[7]
.sym 110079 $PACKER_VCC_NET
.sym 110080 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 110082 vga.ball_pos_h[8]
.sym 110083 $PACKER_VCC_NET
.sym 110084 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 110085 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110086 vga.ball_pos_h[9]
.sym 110087 vga.ball_motion_l
.sym 110088 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 110089 vga.ball_motion_l
.sym 110090 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 110091 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110092 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110095 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 110096 vga.ball_motion_l
.sym 110099 vga.score_r[1]
.sym 110100 vga.score_r[0]
.sym 110102 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110103 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 110104 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110108 vga.hs_out
.sym 110109 vga.ball_pos_h[8]
.sym 110110 vga.ball_pos_h[4]
.sym 110111 vga.ball_pos_h[5]
.sym 110112 vga.ball_pos_h[9]
.sym 110722 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110727 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110728 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 110730 $PACKER_VCC_NET
.sym 110731 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 110732 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110735 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 110736 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 110738 $PACKER_VCC_NET
.sym 110739 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 110740 vga.paddle_l_pos_v[4]
.sym 110743 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 110744 vga.paddle_l_pos_v[5]
.sym 110747 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 110748 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 110751 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 110752 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 110755 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 110756 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 110760 $nextpnr_ICESTORM_LC_68$I3
.sym 110773 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110778 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 110779 $PACKER_VCC_NET
.sym 110780 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110786 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110790 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 110791 $PACKER_VCC_NET
.sym 110794 vga.paddle_l_pos_v[4]
.sym 110796 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 110798 vga.paddle_l_pos_v[5]
.sym 110799 $PACKER_VCC_NET
.sym 110800 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 110802 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 110803 $PACKER_VCC_NET
.sym 110804 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[4]
.sym 110806 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 110807 $PACKER_VCC_NET
.sym 110808 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[5]
.sym 110810 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 110811 $PACKER_VCC_NET
.sym 110812 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[6]
.sym 110814 $PACKER_VCC_NET
.sym 110816 $nextpnr_ICESTORM_LC_29$I3
.sym 110817 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 110818 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 110819 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 110820 $nextpnr_ICESTORM_LC_29$COUT
.sym 110825 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110826 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[6]
.sym 110827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 110828 vga.count_v[1]
.sym 110829 vga.ball_pos_v[7]
.sym 110830 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[7]
.sym 110831 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 110832 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[8]
.sym 110833 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 110834 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[5]
.sym 110835 vga.ball_pos_v[6]
.sym 110836 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[6]
.sym 110841 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110842 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 110843 vga.count_v[2]
.sym 110844 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110845 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110846 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 110847 vga.ball_pos_v[4]
.sym 110848 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[4]
.sym 110850 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 110851 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 110852 vga.paddle_r_pos_v[0]
.sym 110854 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 110855 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 110858 vga.ball_pos_v[2]
.sym 110859 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 110862 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110863 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 110866 vga.ball_pos_v[4]
.sym 110867 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 110870 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 110871 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 110872 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 110874 vga.ball_pos_v[6]
.sym 110875 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 110876 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 110878 vga.ball_pos_v[7]
.sym 110879 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 110880 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 110882 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 110883 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 110884 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 110887 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 110889 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 110890 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 110891 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 110892 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 110893 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 110894 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 110895 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 110896 vga.ball_pos_v[6]
.sym 110897 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 110898 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 110899 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 110900 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 110907 vga.ball_pos_v[2]
.sym 110908 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110911 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 110912 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 110914 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 110915 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110918 vga.count_v[1]
.sym 110919 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110922 vga.count_v[2]
.sym 110923 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110926 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110927 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 110928 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 110930 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 110931 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 110932 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[4]
.sym 110934 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 110935 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 110936 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 110938 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110939 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 110940 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6]
.sym 110942 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 110943 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 110944 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[7]
.sym 110946 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 110947 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 110948 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 110951 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[9]
.sym 110952 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[9]
.sym 110956 $nextpnr_ICESTORM_LC_23$I3
.sym 110958 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[9]
.sym 110959 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6]
.sym 110960 vga.ball_pos_v[6]
.sym 110961 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110962 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 110963 vga.ball_pos_v[7]
.sym 110964 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[7]
.sym 110966 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 110967 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 110968 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 110973 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 110974 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 110975 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 110976 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 111009 vga.ball_motion_l
.sym 111010 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 111011 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 111012 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 111015 vga.ball_motion_l
.sym 111016 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 111017 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 111018 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 111019 vga.left_up_1d_SB_DFFE_Q_E
.sym 111020 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 111021 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 111022 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 111023 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 111024 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 111027 vga.left_up_1d_SB_DFFE_Q_E
.sym 111028 rst
.sym 111035 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111036 vga.ball_motion_l
.sym 111039 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 111040 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 111042 vga.score_r[0]
.sym 111047 vga.score_r[1]
.sym 111049 P2_7$SB_IO_IN
.sym 111050 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 111051 vga.score_r[2]
.sym 111052 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111054 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 111055 P2_7$SB_IO_IN
.sym 111056 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 111058 vga.score_r[0]
.sym 111059 vga.score_r[1]
.sym 111060 vga.score_r[2]
.sym 111061 P2_7$SB_IO_IN
.sym 111062 vga.score_r[1]
.sym 111063 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 111064 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 111065 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[2]
.sym 111066 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 111067 P2_7$SB_IO_IN
.sym 111068 vga.score_r[0]
.sym 111069 P2_7$SB_IO_IN
.sym 111070 vga.score_r[2]
.sym 111071 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 111072 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 111682 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 111686 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 111690 vga.ball_pos_v[2]
.sym 111694 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 111698 vga.ball_pos_v[4]
.sym 111702 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 111703 $PACKER_VCC_NET
.sym 111706 vga.ball_pos_v[6]
.sym 111710 vga.ball_pos_v[7]
.sym 111714 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 111720 $nextpnr_ICESTORM_LC_1$I3
.sym 111749 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 111750 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 111751 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 111752 vga.left_down_pressed
.sym 111773 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 111774 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 111775 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 111776 vga.left_down_pressed
.sym 111778 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 111779 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 111782 vga.count_v[1]
.sym 111783 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 111784 vga.paddle_r_pos_v[1]
.sym 111786 vga.count_v[2]
.sym 111787 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 111790 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 111791 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 111792 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111794 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 111795 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 111796 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 111798 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 111799 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 111802 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 111803 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 111806 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 111807 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 111810 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 111811 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 111815 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[9]
.sym 111816 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 111820 $nextpnr_ICESTORM_LC_27$I3
.sym 111823 vga.paddle_r_pos_v[3]
.sym 111824 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 111829 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 111833 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 111834 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111835 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 111836 vga.ball_pos_v[7]
.sym 111842 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 111847 vga.paddle_r_pos_v[3]
.sym 111850 $PACKER_VCC_NET
.sym 111851 vga.paddle_r_pos_v[4]
.sym 111852 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111855 vga.paddle_r_pos_v[5]
.sym 111856 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 111859 vga.paddle_r_pos_v[6]
.sym 111860 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 111863 vga.paddle_r_pos_v[7]
.sym 111864 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 111867 vga.paddle_r_pos_v[8]
.sym 111868 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 111872 $nextpnr_ICESTORM_LC_39$I3
.sym 111874 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 111875 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 111876 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
.sym 111877 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111878 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 111879 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 111880 vga.paddle_r_pos_v[0]
.sym 111889 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111890 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 111891 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 111892 vga.paddle_r_pos_v[3]
.sym 111893 vga.ball_angle[3]
.sym 111894 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111895 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 111896 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 111897 vga.ball_pos_v[4]
.sym 111898 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 111899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 111900 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111901 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 111902 vga.ball_pos_v[2]
.sym 111903 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 111904 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 111906 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111911 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 111912 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111914 $PACKER_VCC_NET
.sym 111915 vga.paddle_l_pos_v[4]
.sym 111916 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111919 vga.paddle_l_pos_v[5]
.sym 111920 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 111923 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 111924 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 111927 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 111928 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 111931 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 111932 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 111936 $nextpnr_ICESTORM_LC_73$I3
.sym 111937 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 111938 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 111939 vga.ball_angle[3]
.sym 111940 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 111945 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111946 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111947 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 111948 vga.ball_angle[3]
.sym 111949 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 111950 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 111951 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 111952 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 111955 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 111956 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 111958 vga.ball_pos_v[6]
.sym 111959 vga.ball_pos_v[7]
.sym 111960 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 111961 vga.ball_pos_v[2]
.sym 111962 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 111963 vga.ball_pos_v[4]
.sym 111964 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 111965 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 111966 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111967 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 111968 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 111969 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 111970 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 111971 vga.left_up_1d_SB_DFFE_Q_E
.sym 111972 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 111974 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 111975 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 111976 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 111978 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 111979 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 111980 rst
.sym 111981 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 111982 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 111983 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111984 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 111993 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 111994 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 111995 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 111996 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 111997 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 111998 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 111999 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 112000 rst
.sym 112002 vga.score_l[0]
.sym 112007 vga.score_l[1]
.sym 112008 vga.score_l[0]
.sym 112009 P2_7$SB_IO_IN
.sym 112010 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 112011 vga.score_l[2]
.sym 112012 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 112014 vga.score_l[0]
.sym 112015 vga.score_l[1]
.sym 112016 vga.score_l[2]
.sym 112017 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 112018 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112019 P2_7$SB_IO_IN
.sym 112020 vga.score_l[0]
.sym 112022 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 112023 P2_7$SB_IO_IN
.sym 112024 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 112025 P2_7$SB_IO_IN
.sym 112026 vga.score_l[1]
.sym 112027 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 112028 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112029 P2_7$SB_IO_IN
.sym 112030 vga.score_l[2]
.sym 112031 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 112032 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112642 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 112643 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 112646 vga.count_v[1]
.sym 112647 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 112650 vga.count_v[2]
.sym 112651 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 112654 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112655 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 112658 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 112659 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 112662 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 112663 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 112666 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 112667 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 112670 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 112671 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 112674 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 112675 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 112679 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112683 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112687 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112691 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112695 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112699 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112703 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112707 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112711 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112715 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112719 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112723 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112727 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112731 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112735 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112739 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112747 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112755 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112759 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112767 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 112772 $nextpnr_ICESTORM_LC_36$I3
.sym 112773 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 112774 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 112775 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 112776 vga.ball_pos_v[4]
.sym 112777 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 112778 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 112779 vga.paddle_r_pos_v[1]
.sym 112780 vga.count_v[1]
.sym 112785 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 112786 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 112787 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 112788 vga.paddle_r_pos_v[0]
.sym 112789 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112790 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 112791 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 112792 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 112793 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 112794 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 112795 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 112796 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 112797 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 112798 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 112799 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 112800 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 112801 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 112802 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112803 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 112804 vga.paddle_r_pos_v[7]
.sym 112809 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 112810 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 112811 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 112812 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 112815 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 112816 vga.ball_pos_v[7]
.sym 112817 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112818 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 112819 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 112820 vga.paddle_r_pos_v[1]
.sym 112821 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 112822 vga.paddle_r_pos_v[0]
.sym 112823 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 112824 vga.paddle_r_pos_v[1]
.sym 112825 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[0]
.sym 112826 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[1]
.sym 112827 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 112828 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0[3]
.sym 112829 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112830 vga.paddle_l_pos_v[4]
.sym 112831 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 112832 vga.paddle_r_pos_v[4]
.sym 112834 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 112838 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 112839 $PACKER_VCC_NET
.sym 112842 vga.ball_pos_v[2]
.sym 112843 $PACKER_VCC_NET
.sym 112844 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 112846 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 112847 $PACKER_VCC_NET
.sym 112848 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 112850 vga.ball_pos_v[4]
.sym 112851 $PACKER_VCC_NET
.sym 112852 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 112854 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 112855 $PACKER_VCC_NET
.sym 112856 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 112858 vga.ball_pos_v[6]
.sym 112859 $PACKER_VCC_NET
.sym 112860 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 112862 vga.ball_pos_v[7]
.sym 112863 $PACKER_VCC_NET
.sym 112864 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 112865 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112866 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 112867 vga.ball_angle[3]
.sym 112868 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 112869 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 112870 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112871 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 112872 vga.paddle_r_pos_v[8]
.sym 112873 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 112874 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 112875 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 112876 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 112881 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 112882 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 112883 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 112884 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 112886 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112887 vga.ball_angle[3]
.sym 112888 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 112891 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 112892 vga.ball_pos_v[4]
.sym 112899 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 112900 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 112906 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112907 vga.ball_angle[3]
.sym 112908 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 112911 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 112912 vga.ball_angle[3]
.sym 112913 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 112914 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 112915 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 112916 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 112917 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 112918 vga.ball_angle[3]
.sym 112919 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 112920 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 112923 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 112924 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 112925 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 112926 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 112927 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 112928 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 112930 vga.ball_angle[0]
.sym 112934 $PACKER_VCC_NET
.sym 112935 vga.ball_angle[1]
.sym 112936 vga.ball_angle[0]
.sym 112939 vga.ball_angle[2]
.sym 112940 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 112944 $nextpnr_ICESTORM_LC_77$I3
.sym 112949 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 112950 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 112951 vga.left_up_1d_SB_DFFE_Q_E
.sym 112952 rst
.sym 112956 vga.ball_angle[0]
.sym 112958 vga.ball_angle[0]
.sym 112959 vga.ball_angle[1]
.sym 112960 vga.ball_angle[2]
.sym 112962 vga.ball_ratio[0]
.sym 112965 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 112967 vga.ball_ratio[1]
.sym 112968 vga.ball_ratio[0]
.sym 112969 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 112971 vga.ball_ratio[2]
.sym 112972 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 112978 vga.ball_angle[0]
.sym 112979 vga.ball_ratio[0]
.sym 112980 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112983 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 112984 vga.ball_ratio[0]
.sym 112985 vga.ball_angle[1]
.sym 112986 vga.ball_ratio[1]
.sym 112987 vga.ball_angle[2]
.sym 112988 vga.ball_ratio[2]
.sym 113638 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 113639 $PACKER_VCC_NET
.sym 113640 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 113641 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 113642 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 113643 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 113644 vga.left_down_pressed
.sym 113647 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 113648 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 113666 vga.paddle_r_pos_v[0]
.sym 113670 vga.paddle_r_pos_v[1]
.sym 113671 $PACKER_VCC_NET
.sym 113674 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 113675 $PACKER_VCC_NET
.sym 113676 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113678 vga.paddle_r_pos_v[3]
.sym 113679 $PACKER_VCC_NET
.sym 113680 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 113682 vga.paddle_r_pos_v[4]
.sym 113683 $PACKER_VCC_NET
.sym 113684 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 113686 vga.paddle_r_pos_v[5]
.sym 113687 $PACKER_VCC_NET
.sym 113688 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 113690 vga.paddle_r_pos_v[6]
.sym 113691 $PACKER_VCC_NET
.sym 113692 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 113694 vga.paddle_r_pos_v[7]
.sym 113695 $PACKER_VCC_NET
.sym 113696 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 113698 vga.paddle_r_pos_v[8]
.sym 113699 $PACKER_VCC_NET
.sym 113700 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 113701 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 113702 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 113703 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 113704 vga.right_down_pressed
.sym 113706 vga.paddle_r_pos_v[3]
.sym 113707 $PACKER_VCC_NET
.sym 113708 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 113709 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 113710 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 113711 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 113712 vga.right_down_pressed
.sym 113713 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 113714 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 113715 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 113716 vga.right_down_pressed
.sym 113717 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 113718 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 113719 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 113720 vga.right_down_pressed
.sym 113721 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 113722 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 113723 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 113724 vga.right_down_pressed
.sym 113725 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 113726 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 113727 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 113728 vga.right_down_pressed
.sym 113730 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 113734 vga.paddle_r_pos_v[3]
.sym 113735 $PACKER_VCC_NET
.sym 113738 vga.paddle_r_pos_v[4]
.sym 113740 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 113742 vga.paddle_r_pos_v[5]
.sym 113743 $PACKER_VCC_NET
.sym 113744 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113746 vga.paddle_r_pos_v[6]
.sym 113747 $PACKER_VCC_NET
.sym 113748 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 113750 vga.paddle_r_pos_v[7]
.sym 113751 $PACKER_VCC_NET
.sym 113752 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 113754 vga.paddle_r_pos_v[8]
.sym 113755 $PACKER_VCC_NET
.sym 113756 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 113758 $PACKER_VCC_NET
.sym 113760 $nextpnr_ICESTORM_LC_75$I3
.sym 113761 vga.count_v[2]
.sym 113762 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 113763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 113764 $nextpnr_ICESTORM_LC_75$COUT
.sym 113765 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 113766 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 113767 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 113768 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[3]
.sym 113769 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 113770 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 113771 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 113772 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 113775 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 113776 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 113778 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 113779 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 113780 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 113782 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 113783 $PACKER_VCC_NET
.sym 113784 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 113785 vga.ball_pos_v[6]
.sym 113786 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 113787 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 113788 vga.ball_pos_v[7]
.sym 113789 vga.ball_pos_v[2]
.sym 113790 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 113791 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 113792 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 113793 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 113794 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 113795 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 113796 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 113797 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 113798 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 113799 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 113800 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 113802 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113803 vga.ball_angle[3]
.sym 113804 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 113806 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113807 vga.ball_angle[3]
.sym 113808 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 113809 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 113810 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 113811 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 113812 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 113815 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 113816 vga.ball_pos_v[2]
.sym 113819 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 113820 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 113821 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 113822 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1]
.sym 113823 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 113824 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 113825 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 113826 vga.paddle_l_pos_v[5]
.sym 113827 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 113828 vga.paddle_r_pos_v[5]
.sym 113830 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113831 vga.ball_angle[3]
.sym 113832 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 113833 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 113834 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 113835 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 113836 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 113838 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113839 vga.ball_angle[3]
.sym 113840 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 113841 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 113842 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 113843 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 113844 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 113847 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 113848 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 113849 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[0]
.sym 113850 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[1]
.sym 113851 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 113852 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I0[3]
.sym 113854 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113855 vga.ball_angle[3]
.sym 113856 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 113858 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 113863 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 113867 vga.ball_pos_v[2]
.sym 113868 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 113871 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113872 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113875 vga.ball_pos_v[4]
.sym 113876 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 113879 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 113880 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 113883 vga.ball_pos_v[6]
.sym 113884 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 113887 vga.ball_pos_v[7]
.sym 113888 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 113891 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 113892 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 113907 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 113908 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 113930 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]
.sym 113931 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 113932 rst
.sym 114594 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 114599 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 114602 $PACKER_VCC_NET
.sym 114603 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[2]
.sym 114604 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 114607 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 114608 vga.paddle_r_pos_v[3]
.sym 114610 $PACKER_VCC_NET
.sym 114611 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 114612 vga.paddle_r_pos_v[4]
.sym 114615 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 114616 vga.paddle_r_pos_v[5]
.sym 114619 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 114620 vga.paddle_r_pos_v[6]
.sym 114623 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 114624 vga.paddle_r_pos_v[7]
.sym 114627 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 114628 vga.paddle_r_pos_v[8]
.sym 114632 $nextpnr_ICESTORM_LC_41$I3
.sym 114634 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 114635 vga.left_up_pressed
.sym 114636 rst
.sym 114637 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 114638 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 114639 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114640 vga.right_down_pressed
.sym 114646 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 114647 vga.right_up_pressed
.sym 114648 rst
.sym 114654 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 114655 vga.left_down_pressed
.sym 114656 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 114658 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 114659 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 114662 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 114663 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 114666 vga.ball_pos_v[2]
.sym 114667 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 114670 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 114671 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 114672 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 114674 vga.ball_pos_v[4]
.sym 114675 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 114676 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[4]
.sym 114678 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 114679 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 114680 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[5]
.sym 114682 vga.ball_pos_v[6]
.sym 114683 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 114684 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[6]
.sym 114686 vga.ball_pos_v[7]
.sym 114687 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 114688 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[7]
.sym 114690 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 114691 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 114692 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[8]
.sym 114695 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114699 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114703 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114707 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114711 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114715 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114719 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114723 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114727 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114731 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114735 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114739 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114747 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114755 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114759 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114767 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114771 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114775 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 114786 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 114787 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 114788 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 114800 vga.interval_counter[0]
.sym 114805 vga.interval_counter[0]
.sym 114806 vga.interval_counter[3]
.sym 114807 vga.interval_counter[4]
.sym 114808 vga.interval_counter[7]
.sym 114809 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 114810 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 114811 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 114812 vga.paddle_r_pos_v[6]
.sym 114817 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 114818 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 114819 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 114820 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 114825 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[0]
.sym 114826 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[1]
.sym 114827 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 114828 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I0[3]
.sym 114829 vga.interval_counter[16]
.sym 114830 vga.interval_counter[1]
.sym 114831 vga.interval_counter[2]
.sym 114832 vga.interval_counter[5]
.sym 114833 vga.interval_counter[16]
.sym 114834 vga.interval_counter[1]
.sym 114835 vga.interval_counter[2]
.sym 114836 vga.interval_counter[5]
.sym 114843 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 114844 vga.ball_pos_v[6]
.sym 114849 vga.interval_counter[12]
.sym 114850 vga.interval_counter[14]
.sym 114851 vga.interval_counter[15]
.sym 114852 vga.interval_counter[17]
.sym 114853 vga.interval_counter[11]
.sym 114854 vga.interval_counter[13]
.sym 114855 vga.interval_counter[20]
.sym 114856 vga.interval_counter[21]
.sym 114857 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
.sym 114858 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 114859 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 114860 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114861 vga.interval_counter[12]
.sym 114862 vga.interval_counter[14]
.sym 114863 vga.interval_counter[15]
.sym 114864 vga.interval_counter[17]
.sym 114865 vga.interval_counter[6]
.sym 114866 vga.interval_counter[8]
.sym 114867 vga.interval_counter[9]
.sym 114868 vga.interval_counter[10]
.sym 114869 vga.interval_counter[6]
.sym 114870 vga.interval_counter[8]
.sym 114871 vga.interval_counter[9]
.sym 114872 vga.interval_counter[10]
.sym 114873 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[0]
.sym 114874 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[1]
.sym 114875 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[2]
.sym 114876 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I1[3]
.sym 114879 vga.interval_counter[18]
.sym 114880 vga.interval_counter[19]
.sym 114902 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 114903 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 114904 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 115507 P2_3$SB_IO_IN
.sym 115508 vga.right_up_1d
.sym 115519 P2_4$SB_IO_IN
.sym 115520 vga.right_down_1d
.sym 115528 P2_4$SB_IO_IN
.sym 115540 vga.left_up_1d_SB_DFFE_Q_E
.sym 115548 P2_3$SB_IO_IN
.sym 115554 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 115558 vga.paddle_r_pos_v[3]
.sym 115562 vga.paddle_r_pos_v[4]
.sym 115563 $PACKER_VCC_NET
.sym 115566 vga.paddle_r_pos_v[5]
.sym 115567 $PACKER_VCC_NET
.sym 115570 vga.paddle_r_pos_v[6]
.sym 115574 vga.paddle_r_pos_v[7]
.sym 115578 vga.paddle_r_pos_v[8]
.sym 115584 $nextpnr_ICESTORM_LC_54$I3
.sym 115590 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 115591 vga.right_down_pressed
.sym 115592 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 115598 vga.paddle_r_pos_v[1]
.sym 115599 $PACKER_VCC_NET
.sym 115600 vga.paddle_r_pos_v[0]
.sym 115605 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 115606 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 115607 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 115608 vga.right_down_pressed
.sym 115611 vga.paddle_r_pos_v[1]
.sym 115612 vga.paddle_r_pos_v[0]
.sym 115618 vga.paddle_r_pos_v[0]
.sym 115623 vga.paddle_r_pos_v[1]
.sym 115627 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 115628 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 115631 vga.paddle_r_pos_v[3]
.sym 115632 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 115635 vga.paddle_r_pos_v[4]
.sym 115636 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 115639 vga.paddle_r_pos_v[5]
.sym 115640 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 115643 vga.paddle_r_pos_v[6]
.sym 115644 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 115647 vga.paddle_r_pos_v[7]
.sym 115648 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 115651 vga.paddle_r_pos_v[8]
.sym 115652 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 115695 P2_2$SB_IO_IN
.sym 115696 vga.left_down_1d
.sym 115703 P2_1$SB_IO_IN
.sym 115704 vga.left_up_1d
.sym 115724 P2_1$SB_IO_IN
.sym 115732 P2_2$SB_IO_IN
.sym 115746 vga.interval_counter[0]
.sym 115751 vga.interval_counter[1]
.sym 115752 vga.interval_counter[0]
.sym 115755 vga.interval_counter[2]
.sym 115756 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 115759 vga.interval_counter[3]
.sym 115760 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 115763 vga.interval_counter[4]
.sym 115764 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 115767 vga.interval_counter[5]
.sym 115768 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 115771 vga.interval_counter[6]
.sym 115772 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 115775 vga.interval_counter[7]
.sym 115776 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 115779 vga.interval_counter[8]
.sym 115780 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 115783 vga.interval_counter[9]
.sym 115784 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 115787 vga.interval_counter[10]
.sym 115788 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 115791 vga.interval_counter[11]
.sym 115792 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 115795 vga.interval_counter[12]
.sym 115796 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 115799 vga.interval_counter[13]
.sym 115800 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 115803 vga.interval_counter[14]
.sym 115804 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 115807 vga.interval_counter[15]
.sym 115808 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 115811 vga.interval_counter[16]
.sym 115812 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 115815 vga.interval_counter[17]
.sym 115816 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 115819 vga.interval_counter[18]
.sym 115820 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 115823 vga.interval_counter[19]
.sym 115824 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 115827 vga.interval_counter[20]
.sym 115828 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 115831 vga.interval_counter[21]
.sym 115832 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 115835 vga.interval_counter[22]
.sym 115836 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 115839 vga.interval_counter[23]
.sym 115840 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 115843 vga.interval_counter[24]
.sym 115844 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 115870 vga.interval_counter[22]
.sym 115871 vga.interval_counter[23]
.sym 115872 vga.interval_counter[24]
.sym 116482 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 116486 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 116490 vga.paddle_l_pos_v[4]
.sym 116491 $PACKER_VCC_NET
.sym 116494 vga.paddle_l_pos_v[5]
.sym 116495 $PACKER_VCC_NET
.sym 116498 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 116502 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 116506 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 116512 $nextpnr_ICESTORM_LC_20$I3
.sym 116514 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 116518 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 116519 $PACKER_VCC_NET
.sym 116522 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 116523 $PACKER_VCC_NET
.sym 116524 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116526 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 116527 $PACKER_VCC_NET
.sym 116528 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 116530 vga.paddle_l_pos_v[4]
.sym 116531 $PACKER_VCC_NET
.sym 116532 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 116534 vga.paddle_l_pos_v[5]
.sym 116535 $PACKER_VCC_NET
.sym 116536 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 116538 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 116539 $PACKER_VCC_NET
.sym 116540 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 116542 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 116543 $PACKER_VCC_NET
.sym 116544 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 116546 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 116547 $PACKER_VCC_NET
.sym 116548 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 116553 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 116554 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 116555 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116556 vga.left_down_pressed
.sym 116557 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 116558 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 116559 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116560 vga.left_down_pressed
.sym 116565 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 116566 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 116567 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116568 vga.left_down_pressed
.sym 116569 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 116570 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 116571 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116572 vga.left_down_pressed
.sym 116573 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 116574 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 116575 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116576 vga.left_down_pressed
.sym 116578 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 116583 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 116587 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 116588 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116591 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 116592 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116595 vga.paddle_l_pos_v[4]
.sym 116596 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 116599 vga.paddle_l_pos_v[5]
.sym 116600 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 116603 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 116604 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 116607 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 116608 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 116611 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 116612 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
