// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_compute_patch_embed (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY,
        m_axi_inout1_AWADDR,
        m_axi_inout1_AWID,
        m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID,
        m_axi_inout1_WREADY,
        m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST,
        m_axi_inout1_WID,
        m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY,
        m_axi_inout1_ARADDR,
        m_axi_inout1_ARID,
        m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID,
        m_axi_inout1_RREADY,
        m_axi_inout1_RDATA,
        m_axi_inout1_RLAST,
        m_axi_inout1_RID,
        m_axi_inout1_RFIFONUM,
        m_axi_inout1_RUSER,
        m_axi_inout1_RRESP,
        m_axi_inout1_BVALID,
        m_axi_inout1_BREADY,
        m_axi_inout1_BRESP,
        m_axi_inout1_BID,
        m_axi_inout1_BUSER,
        x,
        m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR,
        m_axi_inout2_AWID,
        m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID,
        m_axi_inout2_WREADY,
        m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST,
        m_axi_inout2_WID,
        m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY,
        m_axi_inout2_ARADDR,
        m_axi_inout2_ARID,
        m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID,
        m_axi_inout2_RREADY,
        m_axi_inout2_RDATA,
        m_axi_inout2_RLAST,
        m_axi_inout2_RID,
        m_axi_inout2_RFIFONUM,
        m_axi_inout2_RUSER,
        m_axi_inout2_RRESP,
        m_axi_inout2_BVALID,
        m_axi_inout2_BREADY,
        m_axi_inout2_BRESP,
        m_axi_inout2_BID,
        m_axi_inout2_BUSER,
        out_r,
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        pos_embed,
        patch_embed_bias_address0,
        patch_embed_bias_ce0,
        patch_embed_bias_q0,
        patch_embed_weights_address0,
        patch_embed_weights_ce0,
        patch_embed_weights_q0
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_inout1_AWVALID;
input   m_axi_inout1_AWREADY;
output  [63:0] m_axi_inout1_AWADDR;
output  [0:0] m_axi_inout1_AWID;
output  [31:0] m_axi_inout1_AWLEN;
output  [2:0] m_axi_inout1_AWSIZE;
output  [1:0] m_axi_inout1_AWBURST;
output  [1:0] m_axi_inout1_AWLOCK;
output  [3:0] m_axi_inout1_AWCACHE;
output  [2:0] m_axi_inout1_AWPROT;
output  [3:0] m_axi_inout1_AWQOS;
output  [3:0] m_axi_inout1_AWREGION;
output  [0:0] m_axi_inout1_AWUSER;
output   m_axi_inout1_WVALID;
input   m_axi_inout1_WREADY;
output  [255:0] m_axi_inout1_WDATA;
output  [31:0] m_axi_inout1_WSTRB;
output   m_axi_inout1_WLAST;
output  [0:0] m_axi_inout1_WID;
output  [0:0] m_axi_inout1_WUSER;
output   m_axi_inout1_ARVALID;
input   m_axi_inout1_ARREADY;
output  [63:0] m_axi_inout1_ARADDR;
output  [0:0] m_axi_inout1_ARID;
output  [31:0] m_axi_inout1_ARLEN;
output  [2:0] m_axi_inout1_ARSIZE;
output  [1:0] m_axi_inout1_ARBURST;
output  [1:0] m_axi_inout1_ARLOCK;
output  [3:0] m_axi_inout1_ARCACHE;
output  [2:0] m_axi_inout1_ARPROT;
output  [3:0] m_axi_inout1_ARQOS;
output  [3:0] m_axi_inout1_ARREGION;
output  [0:0] m_axi_inout1_ARUSER;
input   m_axi_inout1_RVALID;
output   m_axi_inout1_RREADY;
input  [255:0] m_axi_inout1_RDATA;
input   m_axi_inout1_RLAST;
input  [0:0] m_axi_inout1_RID;
input  [8:0] m_axi_inout1_RFIFONUM;
input  [0:0] m_axi_inout1_RUSER;
input  [1:0] m_axi_inout1_RRESP;
input   m_axi_inout1_BVALID;
output   m_axi_inout1_BREADY;
input  [1:0] m_axi_inout1_BRESP;
input  [0:0] m_axi_inout1_BID;
input  [0:0] m_axi_inout1_BUSER;
input  [63:0] x;
output   m_axi_inout2_AWVALID;
input   m_axi_inout2_AWREADY;
output  [63:0] m_axi_inout2_AWADDR;
output  [0:0] m_axi_inout2_AWID;
output  [31:0] m_axi_inout2_AWLEN;
output  [2:0] m_axi_inout2_AWSIZE;
output  [1:0] m_axi_inout2_AWBURST;
output  [1:0] m_axi_inout2_AWLOCK;
output  [3:0] m_axi_inout2_AWCACHE;
output  [2:0] m_axi_inout2_AWPROT;
output  [3:0] m_axi_inout2_AWQOS;
output  [3:0] m_axi_inout2_AWREGION;
output  [0:0] m_axi_inout2_AWUSER;
output   m_axi_inout2_WVALID;
input   m_axi_inout2_WREADY;
output  [255:0] m_axi_inout2_WDATA;
output  [31:0] m_axi_inout2_WSTRB;
output   m_axi_inout2_WLAST;
output  [0:0] m_axi_inout2_WID;
output  [0:0] m_axi_inout2_WUSER;
output   m_axi_inout2_ARVALID;
input   m_axi_inout2_ARREADY;
output  [63:0] m_axi_inout2_ARADDR;
output  [0:0] m_axi_inout2_ARID;
output  [31:0] m_axi_inout2_ARLEN;
output  [2:0] m_axi_inout2_ARSIZE;
output  [1:0] m_axi_inout2_ARBURST;
output  [1:0] m_axi_inout2_ARLOCK;
output  [3:0] m_axi_inout2_ARCACHE;
output  [2:0] m_axi_inout2_ARPROT;
output  [3:0] m_axi_inout2_ARQOS;
output  [3:0] m_axi_inout2_ARREGION;
output  [0:0] m_axi_inout2_ARUSER;
input   m_axi_inout2_RVALID;
output   m_axi_inout2_RREADY;
input  [255:0] m_axi_inout2_RDATA;
input   m_axi_inout2_RLAST;
input  [0:0] m_axi_inout2_RID;
input  [8:0] m_axi_inout2_RFIFONUM;
input  [0:0] m_axi_inout2_RUSER;
input  [1:0] m_axi_inout2_RRESP;
input   m_axi_inout2_BVALID;
output   m_axi_inout2_BREADY;
input  [1:0] m_axi_inout2_BRESP;
input  [0:0] m_axi_inout2_BID;
input  [0:0] m_axi_inout2_BUSER;
input  [63:0] out_r;
output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [63:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [255:0] m_axi_weights_WDATA;
output  [31:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [63:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [255:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [8:0] m_axi_weights_RFIFONUM;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
input  [63:0] pos_embed;
output  [4:0] patch_embed_bias_address0;
output   patch_embed_bias_ce0;
input  [127:0] patch_embed_bias_q0;
output  [10:0] patch_embed_weights_address0;
output   patch_embed_weights_ce0;
input  [2047:0] patch_embed_weights_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_inout1_ARVALID;
reg m_axi_inout1_RREADY;
reg m_axi_inout2_AWVALID;
reg[63:0] m_axi_inout2_AWADDR;
reg[0:0] m_axi_inout2_AWID;
reg[31:0] m_axi_inout2_AWLEN;
reg[2:0] m_axi_inout2_AWSIZE;
reg[1:0] m_axi_inout2_AWBURST;
reg[1:0] m_axi_inout2_AWLOCK;
reg[3:0] m_axi_inout2_AWCACHE;
reg[2:0] m_axi_inout2_AWPROT;
reg[3:0] m_axi_inout2_AWQOS;
reg[3:0] m_axi_inout2_AWREGION;
reg[0:0] m_axi_inout2_AWUSER;
reg m_axi_inout2_WVALID;
reg[255:0] m_axi_inout2_WDATA;
reg[31:0] m_axi_inout2_WSTRB;
reg m_axi_inout2_WLAST;
reg[0:0] m_axi_inout2_WID;
reg[0:0] m_axi_inout2_WUSER;
reg m_axi_inout2_BREADY;
reg m_axi_weights_ARVALID;
reg[63:0] m_axi_weights_ARADDR;
reg[0:0] m_axi_weights_ARID;
reg[31:0] m_axi_weights_ARLEN;
reg[2:0] m_axi_weights_ARSIZE;
reg[1:0] m_axi_weights_ARBURST;
reg[1:0] m_axi_weights_ARLOCK;
reg[3:0] m_axi_weights_ARCACHE;
reg[2:0] m_axi_weights_ARPROT;
reg[3:0] m_axi_weights_ARQOS;
reg[3:0] m_axi_weights_ARREGION;
reg[0:0] m_axi_weights_ARUSER;
reg m_axi_weights_RREADY;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    inout2_blk_n_AW;
wire    ap_CS_fsm_state9;
reg    inout2_blk_n_B;
wire    ap_CS_fsm_state16;
reg    weights_blk_n_AR;
wire    ap_CS_fsm_state3;
reg   [58:0] trunc_ln_reg_176;
reg   [58:0] trunc_ln184_1_reg_182;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWUSER;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WVALID;
wire   [255:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WDATA;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WSTRB;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WLAST;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WID;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WUSER;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARUSER;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_RREADY;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_BREADY;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWUSER;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WVALID;
wire   [255:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WDATA;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WSTRB;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WLAST;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WID;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WUSER;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARUSER;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_RREADY;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_BREADY;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWUSER;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WVALID;
wire   [255:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WDATA;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WSTRB;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WLAST;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WID;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WUSER;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARUSER;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_RREADY;
wire    grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_BREADY;
wire   [4:0] grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_address0;
wire    grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_ce0;
wire   [127:0] grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_d0;
wire    grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_we0;
wire   [4:0] grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_address1;
wire    grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_ce1;
wire   [127:0] grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_d1;
wire    grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_we1;
wire   [10:0] grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_address0;
wire    grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_ce0;
wire   [2047:0] grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_d0;
wire    grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_we0;
wire   [10:0] grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_address1;
wire    grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_ce1;
wire   [2047:0] grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_d1;
wire    grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_we1;
wire    grp_dataflow_parent_loop_proc_fu_91_ap_start;
wire    grp_dataflow_parent_loop_proc_fu_91_ap_done;
wire    grp_dataflow_parent_loop_proc_fu_91_ap_ready;
wire    grp_dataflow_parent_loop_proc_fu_91_ap_idle;
reg    grp_dataflow_parent_loop_proc_fu_91_ap_continue;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_done;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_idle;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_ready;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWVALID;
wire   [63:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWADDR;
wire   [0:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWID;
wire   [31:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWLEN;
wire   [2:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWSIZE;
wire   [1:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWBURST;
wire   [1:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWLOCK;
wire   [3:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWCACHE;
wire   [2:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWPROT;
wire   [3:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWQOS;
wire   [3:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWREGION;
wire   [0:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWUSER;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WVALID;
wire   [255:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WDATA;
wire   [31:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WSTRB;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WLAST;
wire   [0:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WID;
wire   [0:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WUSER;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARVALID;
wire   [63:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARADDR;
wire   [0:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARID;
wire   [31:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARLEN;
wire   [2:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARSIZE;
wire   [1:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARBURST;
wire   [1:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARLOCK;
wire   [3:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARCACHE;
wire   [2:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARPROT;
wire   [3:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARQOS;
wire   [3:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARREGION;
wire   [0:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARUSER;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_RREADY;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_BREADY;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWVALID;
wire   [63:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWADDR;
wire   [0:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWID;
wire   [31:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWLEN;
wire   [2:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWSIZE;
wire   [1:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWBURST;
wire   [1:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWLOCK;
wire   [3:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWCACHE;
wire   [2:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWPROT;
wire   [3:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWQOS;
wire   [3:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWREGION;
wire   [0:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWUSER;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WVALID;
wire   [255:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WDATA;
wire   [31:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WSTRB;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WLAST;
wire   [0:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WID;
wire   [0:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WUSER;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARVALID;
wire   [63:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARADDR;
wire   [0:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARID;
wire   [31:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARLEN;
wire   [2:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARSIZE;
wire   [1:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARBURST;
wire   [1:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARLOCK;
wire   [3:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARCACHE;
wire   [2:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARPROT;
wire   [3:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARQOS;
wire   [3:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARREGION;
wire   [0:0] grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARUSER;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_RREADY;
wire    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_BREADY;
reg    grp_dataflow_parent_loop_proc_fu_91_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_ready;
wire    ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_done;
reg    ap_block_state2_on_subcall_done;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_ready;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_done;
reg    grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire  signed [63:0] sext_ln184_fu_141_p1;
wire  signed [63:0] sext_ln184_1_fu_151_p1;
reg   [15:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 grp_dataflow_parent_loop_proc_fu_91_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_ready = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_done = 1'b0;
#0 grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start_reg = 1'b0;
end

ViT_act_dataflow_parent_loop_proc grp_dataflow_parent_loop_proc_fu_91(
    .m_axi_inout1_AWVALID(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWVALID),
    .m_axi_inout1_AWREADY(1'b0),
    .m_axi_inout1_AWADDR(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWADDR),
    .m_axi_inout1_AWID(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWID),
    .m_axi_inout1_AWLEN(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWLEN),
    .m_axi_inout1_AWSIZE(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWSIZE),
    .m_axi_inout1_AWBURST(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWBURST),
    .m_axi_inout1_AWLOCK(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWLOCK),
    .m_axi_inout1_AWCACHE(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWCACHE),
    .m_axi_inout1_AWPROT(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWPROT),
    .m_axi_inout1_AWQOS(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWQOS),
    .m_axi_inout1_AWREGION(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWREGION),
    .m_axi_inout1_AWUSER(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_AWUSER),
    .m_axi_inout1_WVALID(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WVALID),
    .m_axi_inout1_WREADY(1'b0),
    .m_axi_inout1_WDATA(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WDATA),
    .m_axi_inout1_WSTRB(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WSTRB),
    .m_axi_inout1_WLAST(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WLAST),
    .m_axi_inout1_WID(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WID),
    .m_axi_inout1_WUSER(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_WUSER),
    .m_axi_inout1_ARVALID(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARVALID),
    .m_axi_inout1_ARREADY(m_axi_inout1_ARREADY),
    .m_axi_inout1_ARADDR(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARADDR),
    .m_axi_inout1_ARID(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARID),
    .m_axi_inout1_ARLEN(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARLEN),
    .m_axi_inout1_ARSIZE(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARSIZE),
    .m_axi_inout1_ARBURST(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARBURST),
    .m_axi_inout1_ARLOCK(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARLOCK),
    .m_axi_inout1_ARCACHE(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARCACHE),
    .m_axi_inout1_ARPROT(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARPROT),
    .m_axi_inout1_ARQOS(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARQOS),
    .m_axi_inout1_ARREGION(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARREGION),
    .m_axi_inout1_ARUSER(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARUSER),
    .m_axi_inout1_RVALID(m_axi_inout1_RVALID),
    .m_axi_inout1_RREADY(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_RREADY),
    .m_axi_inout1_RDATA(m_axi_inout1_RDATA),
    .m_axi_inout1_RLAST(m_axi_inout1_RLAST),
    .m_axi_inout1_RID(m_axi_inout1_RID),
    .m_axi_inout1_RFIFONUM(m_axi_inout1_RFIFONUM),
    .m_axi_inout1_RUSER(m_axi_inout1_RUSER),
    .m_axi_inout1_RRESP(m_axi_inout1_RRESP),
    .m_axi_inout1_BVALID(1'b0),
    .m_axi_inout1_BREADY(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_BREADY),
    .m_axi_inout1_BRESP(2'd0),
    .m_axi_inout1_BID(1'd0),
    .m_axi_inout1_BUSER(1'd0),
    .x(x),
    .m_axi_inout2_AWVALID(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWVALID),
    .m_axi_inout2_AWREADY(m_axi_inout2_AWREADY),
    .m_axi_inout2_AWADDR(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWADDR),
    .m_axi_inout2_AWID(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWID),
    .m_axi_inout2_AWLEN(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWLEN),
    .m_axi_inout2_AWSIZE(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWSIZE),
    .m_axi_inout2_AWBURST(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWBURST),
    .m_axi_inout2_AWLOCK(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWLOCK),
    .m_axi_inout2_AWCACHE(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWCACHE),
    .m_axi_inout2_AWPROT(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWPROT),
    .m_axi_inout2_AWQOS(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWQOS),
    .m_axi_inout2_AWREGION(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWREGION),
    .m_axi_inout2_AWUSER(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWUSER),
    .m_axi_inout2_WVALID(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WVALID),
    .m_axi_inout2_WREADY(m_axi_inout2_WREADY),
    .m_axi_inout2_WDATA(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WDATA),
    .m_axi_inout2_WSTRB(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WSTRB),
    .m_axi_inout2_WLAST(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WLAST),
    .m_axi_inout2_WID(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WID),
    .m_axi_inout2_WUSER(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WUSER),
    .m_axi_inout2_ARVALID(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARVALID),
    .m_axi_inout2_ARREADY(1'b0),
    .m_axi_inout2_ARADDR(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARADDR),
    .m_axi_inout2_ARID(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARID),
    .m_axi_inout2_ARLEN(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARLEN),
    .m_axi_inout2_ARSIZE(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARSIZE),
    .m_axi_inout2_ARBURST(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARBURST),
    .m_axi_inout2_ARLOCK(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARLOCK),
    .m_axi_inout2_ARCACHE(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARCACHE),
    .m_axi_inout2_ARPROT(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARPROT),
    .m_axi_inout2_ARQOS(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARQOS),
    .m_axi_inout2_ARREGION(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARREGION),
    .m_axi_inout2_ARUSER(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_ARUSER),
    .m_axi_inout2_RVALID(1'b0),
    .m_axi_inout2_RREADY(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_RREADY),
    .m_axi_inout2_RDATA(256'd0),
    .m_axi_inout2_RLAST(1'b0),
    .m_axi_inout2_RID(1'd0),
    .m_axi_inout2_RFIFONUM(9'd0),
    .m_axi_inout2_RUSER(1'd0),
    .m_axi_inout2_RRESP(2'd0),
    .m_axi_inout2_BVALID(m_axi_inout2_BVALID),
    .m_axi_inout2_BREADY(grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_BREADY),
    .m_axi_inout2_BRESP(m_axi_inout2_BRESP),
    .m_axi_inout2_BID(m_axi_inout2_BID),
    .m_axi_inout2_BUSER(m_axi_inout2_BUSER),
    .out_r(out_r),
    .m_axi_weights_AWVALID(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWVALID),
    .m_axi_weights_AWREADY(1'b0),
    .m_axi_weights_AWADDR(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWADDR),
    .m_axi_weights_AWID(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWID),
    .m_axi_weights_AWLEN(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWLEN),
    .m_axi_weights_AWSIZE(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWSIZE),
    .m_axi_weights_AWBURST(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWBURST),
    .m_axi_weights_AWLOCK(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWLOCK),
    .m_axi_weights_AWCACHE(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWCACHE),
    .m_axi_weights_AWPROT(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWPROT),
    .m_axi_weights_AWQOS(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWQOS),
    .m_axi_weights_AWREGION(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWREGION),
    .m_axi_weights_AWUSER(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_AWUSER),
    .m_axi_weights_WVALID(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WVALID),
    .m_axi_weights_WREADY(1'b0),
    .m_axi_weights_WDATA(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WDATA),
    .m_axi_weights_WSTRB(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WSTRB),
    .m_axi_weights_WLAST(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WLAST),
    .m_axi_weights_WID(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WID),
    .m_axi_weights_WUSER(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_WUSER),
    .m_axi_weights_ARVALID(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARVALID),
    .m_axi_weights_ARREADY(m_axi_weights_ARREADY),
    .m_axi_weights_ARADDR(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARADDR),
    .m_axi_weights_ARID(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARID),
    .m_axi_weights_ARLEN(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARLEN),
    .m_axi_weights_ARSIZE(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARSIZE),
    .m_axi_weights_ARBURST(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARBURST),
    .m_axi_weights_ARLOCK(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARLOCK),
    .m_axi_weights_ARCACHE(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARCACHE),
    .m_axi_weights_ARPROT(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARPROT),
    .m_axi_weights_ARQOS(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARQOS),
    .m_axi_weights_ARREGION(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARREGION),
    .m_axi_weights_ARUSER(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARUSER),
    .m_axi_weights_RVALID(m_axi_weights_RVALID),
    .m_axi_weights_RREADY(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_RREADY),
    .m_axi_weights_RDATA(m_axi_weights_RDATA),
    .m_axi_weights_RLAST(m_axi_weights_RLAST),
    .m_axi_weights_RID(m_axi_weights_RID),
    .m_axi_weights_RFIFONUM(m_axi_weights_RFIFONUM),
    .m_axi_weights_RUSER(m_axi_weights_RUSER),
    .m_axi_weights_RRESP(m_axi_weights_RRESP),
    .m_axi_weights_BVALID(1'b0),
    .m_axi_weights_BREADY(grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_BREADY),
    .m_axi_weights_BRESP(2'd0),
    .m_axi_weights_BID(1'd0),
    .m_axi_weights_BUSER(1'd0),
    .pos_embed(pos_embed),
    .patch_embed_bias_address0(grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_address0),
    .patch_embed_bias_ce0(grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_ce0),
    .patch_embed_bias_d0(grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_d0),
    .patch_embed_bias_q0(patch_embed_bias_q0),
    .patch_embed_bias_we0(grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_we0),
    .patch_embed_bias_address1(grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_address1),
    .patch_embed_bias_ce1(grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_ce1),
    .patch_embed_bias_d1(grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_d1),
    .patch_embed_bias_q1(128'd0),
    .patch_embed_bias_we1(grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_we1),
    .patch_embed_weights_address0(grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_address0),
    .patch_embed_weights_ce0(grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_ce0),
    .patch_embed_weights_d0(grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_d0),
    .patch_embed_weights_q0(patch_embed_weights_q0),
    .patch_embed_weights_we0(grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_we0),
    .patch_embed_weights_address1(grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_address1),
    .patch_embed_weights_ce1(grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_ce1),
    .patch_embed_weights_d1(grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_d1),
    .patch_embed_weights_q1(2048'd0),
    .patch_embed_weights_we1(grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_ap_vld(1'b1),
    .out_r_ap_vld(1'b1),
    .pos_embed_ap_vld(1'b1),
    .ap_start(grp_dataflow_parent_loop_proc_fu_91_ap_start),
    .ap_done(grp_dataflow_parent_loop_proc_fu_91_ap_done),
    .ap_ready(grp_dataflow_parent_loop_proc_fu_91_ap_ready),
    .ap_idle(grp_dataflow_parent_loop_proc_fu_91_ap_idle),
    .ap_continue(grp_dataflow_parent_loop_proc_fu_91_ap_continue)
);

ViT_act_compute_patch_embed_Pipeline_ln184_for_block_dim grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start),
    .ap_done(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_done),
    .ap_idle(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_idle),
    .ap_ready(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_ready),
    .m_axi_weights_AWVALID(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWVALID),
    .m_axi_weights_AWREADY(1'b0),
    .m_axi_weights_AWADDR(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWADDR),
    .m_axi_weights_AWID(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWID),
    .m_axi_weights_AWLEN(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWLEN),
    .m_axi_weights_AWSIZE(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWSIZE),
    .m_axi_weights_AWBURST(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWBURST),
    .m_axi_weights_AWLOCK(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWLOCK),
    .m_axi_weights_AWCACHE(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWCACHE),
    .m_axi_weights_AWPROT(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWPROT),
    .m_axi_weights_AWQOS(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWQOS),
    .m_axi_weights_AWREGION(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWREGION),
    .m_axi_weights_AWUSER(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_AWUSER),
    .m_axi_weights_WVALID(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WVALID),
    .m_axi_weights_WREADY(1'b0),
    .m_axi_weights_WDATA(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WDATA),
    .m_axi_weights_WSTRB(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WSTRB),
    .m_axi_weights_WLAST(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WLAST),
    .m_axi_weights_WID(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WID),
    .m_axi_weights_WUSER(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_WUSER),
    .m_axi_weights_ARVALID(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARVALID),
    .m_axi_weights_ARREADY(m_axi_weights_ARREADY),
    .m_axi_weights_ARADDR(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARADDR),
    .m_axi_weights_ARID(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARID),
    .m_axi_weights_ARLEN(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARLEN),
    .m_axi_weights_ARSIZE(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARSIZE),
    .m_axi_weights_ARBURST(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARBURST),
    .m_axi_weights_ARLOCK(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARLOCK),
    .m_axi_weights_ARCACHE(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARCACHE),
    .m_axi_weights_ARPROT(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARPROT),
    .m_axi_weights_ARQOS(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARQOS),
    .m_axi_weights_ARREGION(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARREGION),
    .m_axi_weights_ARUSER(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARUSER),
    .m_axi_weights_RVALID(m_axi_weights_RVALID),
    .m_axi_weights_RREADY(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_RREADY),
    .m_axi_weights_RDATA(m_axi_weights_RDATA),
    .m_axi_weights_RLAST(m_axi_weights_RLAST),
    .m_axi_weights_RID(m_axi_weights_RID),
    .m_axi_weights_RFIFONUM(m_axi_weights_RFIFONUM),
    .m_axi_weights_RUSER(m_axi_weights_RUSER),
    .m_axi_weights_RRESP(m_axi_weights_RRESP),
    .m_axi_weights_BVALID(1'b0),
    .m_axi_weights_BREADY(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_BREADY),
    .m_axi_weights_BRESP(2'd0),
    .m_axi_weights_BID(1'd0),
    .m_axi_weights_BUSER(1'd0),
    .m_axi_inout2_AWVALID(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWVALID),
    .m_axi_inout2_AWREADY(m_axi_inout2_AWREADY),
    .m_axi_inout2_AWADDR(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWADDR),
    .m_axi_inout2_AWID(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWID),
    .m_axi_inout2_AWLEN(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWLEN),
    .m_axi_inout2_AWSIZE(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWSIZE),
    .m_axi_inout2_AWBURST(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWBURST),
    .m_axi_inout2_AWLOCK(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWLOCK),
    .m_axi_inout2_AWCACHE(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWCACHE),
    .m_axi_inout2_AWPROT(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWPROT),
    .m_axi_inout2_AWQOS(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWQOS),
    .m_axi_inout2_AWREGION(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWREGION),
    .m_axi_inout2_AWUSER(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWUSER),
    .m_axi_inout2_WVALID(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WVALID),
    .m_axi_inout2_WREADY(m_axi_inout2_WREADY),
    .m_axi_inout2_WDATA(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WDATA),
    .m_axi_inout2_WSTRB(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WSTRB),
    .m_axi_inout2_WLAST(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WLAST),
    .m_axi_inout2_WID(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WID),
    .m_axi_inout2_WUSER(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WUSER),
    .m_axi_inout2_ARVALID(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARVALID),
    .m_axi_inout2_ARREADY(1'b0),
    .m_axi_inout2_ARADDR(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARADDR),
    .m_axi_inout2_ARID(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARID),
    .m_axi_inout2_ARLEN(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARLEN),
    .m_axi_inout2_ARSIZE(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARSIZE),
    .m_axi_inout2_ARBURST(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARBURST),
    .m_axi_inout2_ARLOCK(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARLOCK),
    .m_axi_inout2_ARCACHE(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARCACHE),
    .m_axi_inout2_ARPROT(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARPROT),
    .m_axi_inout2_ARQOS(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARQOS),
    .m_axi_inout2_ARREGION(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARREGION),
    .m_axi_inout2_ARUSER(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_ARUSER),
    .m_axi_inout2_RVALID(1'b0),
    .m_axi_inout2_RREADY(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_RREADY),
    .m_axi_inout2_RDATA(256'd0),
    .m_axi_inout2_RLAST(1'b0),
    .m_axi_inout2_RID(1'd0),
    .m_axi_inout2_RFIFONUM(9'd0),
    .m_axi_inout2_RUSER(1'd0),
    .m_axi_inout2_RRESP(2'd0),
    .m_axi_inout2_BVALID(m_axi_inout2_BVALID),
    .m_axi_inout2_BREADY(grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_BREADY),
    .m_axi_inout2_BRESP(m_axi_inout2_BRESP),
    .m_axi_inout2_BID(m_axi_inout2_BID),
    .m_axi_inout2_BUSER(m_axi_inout2_BUSER),
    .sext_ln184_1(trunc_ln184_1_reg_182),
    .sext_ln184(trunc_ln_reg_176)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_done <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc_fu_91_ap_done == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_ready <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc_fu_91_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start_reg <= 1'b1;
        end else if ((grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_ready == 1'b1)) begin
            grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dataflow_parent_loop_proc_fu_91_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_dataflow_parent_loop_proc_fu_91_ap_start_reg <= 1'b1;
        end else if ((grp_dataflow_parent_loop_proc_fu_91_ap_ready == 1'b1)) begin
            grp_dataflow_parent_loop_proc_fu_91_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln184_1_reg_182 <= {{out_r[63:5]}};
        trunc_ln_reg_176 <= {{pos_embed[63:5]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((m_axi_inout2_BVALID == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_weights_ARREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((m_axi_inout2_AWREADY == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state16) & (m_axi_inout2_BVALID == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (m_axi_inout2_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_dataflow_parent_loop_proc_fu_91_ap_continue = 1'b1;
    end else begin
        grp_dataflow_parent_loop_proc_fu_91_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        inout2_blk_n_AW = m_axi_inout2_AWREADY;
    end else begin
        inout2_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        inout2_blk_n_B = m_axi_inout2_BVALID;
    end else begin
        inout2_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout1_ARVALID = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARVALID;
    end else begin
        m_axi_inout1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout1_RREADY = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_RREADY;
    end else begin
        m_axi_inout1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout2_AWADDR = sext_ln184_1_fu_151_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_AWADDR = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_AWADDR = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWADDR;
    end else begin
        m_axi_inout2_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_AWBURST = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_AWBURST = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWBURST;
    end else begin
        m_axi_inout2_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_AWCACHE = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_AWCACHE = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWCACHE;
    end else begin
        m_axi_inout2_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_AWID = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWID;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_AWID = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWID;
    end else begin
        m_axi_inout2_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_inout2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout2_AWLEN = 32'd24;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_AWLEN = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_AWLEN = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWLEN;
    end else begin
        m_axi_inout2_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_AWLOCK = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_AWLOCK = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWLOCK;
    end else begin
        m_axi_inout2_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_AWPROT = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_AWPROT = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWPROT;
    end else begin
        m_axi_inout2_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_AWQOS = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_AWQOS = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWQOS;
    end else begin
        m_axi_inout2_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_AWREGION = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_AWREGION = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWREGION;
    end else begin
        m_axi_inout2_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_AWSIZE = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_AWSIZE = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWSIZE;
    end else begin
        m_axi_inout2_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_AWUSER = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_AWUSER = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWUSER;
    end else begin
        m_axi_inout2_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_inout2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout2_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_AWVALID = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_AWVALID = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_AWVALID;
    end else begin
        m_axi_inout2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (m_axi_inout2_BVALID == 1'b1))) begin
        m_axi_inout2_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_BREADY = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_BREADY = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_BREADY;
    end else begin
        m_axi_inout2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_WDATA = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_WDATA = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WDATA;
    end else begin
        m_axi_inout2_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_WID = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WID;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_WID = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WID;
    end else begin
        m_axi_inout2_WID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_WLAST = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_WLAST = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WLAST;
    end else begin
        m_axi_inout2_WLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_WSTRB = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_WSTRB = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WSTRB;
    end else begin
        m_axi_inout2_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_WUSER = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_WUSER = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WUSER;
    end else begin
        m_axi_inout2_WUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout2_WVALID = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_inout2_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_inout2_WVALID = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout2_WVALID;
    end else begin
        m_axi_inout2_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (m_axi_weights_ARREADY == 1'b1))) begin
        m_axi_weights_ARADDR = sext_ln184_fu_141_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_weights_ARADDR = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_weights_ARADDR = grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARADDR;
    end else begin
        m_axi_weights_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_weights_ARBURST = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_weights_ARBURST = grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARBURST;
    end else begin
        m_axi_weights_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_weights_ARCACHE = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_weights_ARCACHE = grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARCACHE;
    end else begin
        m_axi_weights_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_weights_ARID = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARID;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_weights_ARID = grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARID;
    end else begin
        m_axi_weights_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (m_axi_weights_ARREADY == 1'b1))) begin
        m_axi_weights_ARLEN = 32'd24;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_weights_ARLEN = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_weights_ARLEN = grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARLEN;
    end else begin
        m_axi_weights_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_weights_ARLOCK = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_weights_ARLOCK = grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARLOCK;
    end else begin
        m_axi_weights_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_weights_ARPROT = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_weights_ARPROT = grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARPROT;
    end else begin
        m_axi_weights_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_weights_ARQOS = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_weights_ARQOS = grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARQOS;
    end else begin
        m_axi_weights_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_weights_ARREGION = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_weights_ARREGION = grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARREGION;
    end else begin
        m_axi_weights_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_weights_ARSIZE = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_weights_ARSIZE = grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARSIZE;
    end else begin
        m_axi_weights_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_weights_ARUSER = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_weights_ARUSER = grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARUSER;
    end else begin
        m_axi_weights_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (m_axi_weights_ARREADY == 1'b1))) begin
        m_axi_weights_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_weights_ARVALID = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_weights_ARVALID = grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_ARVALID;
    end else begin
        m_axi_weights_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_weights_RREADY = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_m_axi_weights_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_weights_RREADY = grp_dataflow_parent_loop_proc_fu_91_m_axi_weights_RREADY;
    end else begin
        m_axi_weights_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        weights_blk_n_AR = m_axi_weights_ARREADY;
    end else begin
        weights_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (m_axi_weights_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((m_axi_inout2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (m_axi_inout2_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_ready & ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_done) == 1'b0);
end

assign ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_done = (grp_dataflow_parent_loop_proc_fu_91_ap_done | ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_done);

assign ap_sync_grp_dataflow_parent_loop_proc_fu_91_ap_ready = (grp_dataflow_parent_loop_proc_fu_91_ap_ready | ap_sync_reg_grp_dataflow_parent_loop_proc_fu_91_ap_ready);

assign grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start = grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111_ap_start_reg;

assign grp_dataflow_parent_loop_proc_fu_91_ap_start = grp_dataflow_parent_loop_proc_fu_91_ap_start_reg;

assign m_axi_inout1_ARADDR = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARADDR;

assign m_axi_inout1_ARBURST = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARBURST;

assign m_axi_inout1_ARCACHE = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARCACHE;

assign m_axi_inout1_ARID = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARID;

assign m_axi_inout1_ARLEN = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARLEN;

assign m_axi_inout1_ARLOCK = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARLOCK;

assign m_axi_inout1_ARPROT = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARPROT;

assign m_axi_inout1_ARQOS = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARQOS;

assign m_axi_inout1_ARREGION = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARREGION;

assign m_axi_inout1_ARSIZE = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARSIZE;

assign m_axi_inout1_ARUSER = grp_dataflow_parent_loop_proc_fu_91_m_axi_inout1_ARUSER;

assign m_axi_inout1_AWADDR = 64'd0;

assign m_axi_inout1_AWBURST = 2'd0;

assign m_axi_inout1_AWCACHE = 4'd0;

assign m_axi_inout1_AWID = 1'd0;

assign m_axi_inout1_AWLEN = 32'd0;

assign m_axi_inout1_AWLOCK = 2'd0;

assign m_axi_inout1_AWPROT = 3'd0;

assign m_axi_inout1_AWQOS = 4'd0;

assign m_axi_inout1_AWREGION = 4'd0;

assign m_axi_inout1_AWSIZE = 3'd0;

assign m_axi_inout1_AWUSER = 1'd0;

assign m_axi_inout1_AWVALID = 1'b0;

assign m_axi_inout1_BREADY = 1'b0;

assign m_axi_inout1_WDATA = 256'd0;

assign m_axi_inout1_WID = 1'd0;

assign m_axi_inout1_WLAST = 1'b0;

assign m_axi_inout1_WSTRB = 32'd0;

assign m_axi_inout1_WUSER = 1'd0;

assign m_axi_inout1_WVALID = 1'b0;

assign m_axi_inout2_ARADDR = 64'd0;

assign m_axi_inout2_ARBURST = 2'd0;

assign m_axi_inout2_ARCACHE = 4'd0;

assign m_axi_inout2_ARID = 1'd0;

assign m_axi_inout2_ARLEN = 32'd0;

assign m_axi_inout2_ARLOCK = 2'd0;

assign m_axi_inout2_ARPROT = 3'd0;

assign m_axi_inout2_ARQOS = 4'd0;

assign m_axi_inout2_ARREGION = 4'd0;

assign m_axi_inout2_ARSIZE = 3'd0;

assign m_axi_inout2_ARUSER = 1'd0;

assign m_axi_inout2_ARVALID = 1'b0;

assign m_axi_inout2_RREADY = 1'b0;

assign m_axi_weights_AWADDR = 64'd0;

assign m_axi_weights_AWBURST = 2'd0;

assign m_axi_weights_AWCACHE = 4'd0;

assign m_axi_weights_AWID = 1'd0;

assign m_axi_weights_AWLEN = 32'd0;

assign m_axi_weights_AWLOCK = 2'd0;

assign m_axi_weights_AWPROT = 3'd0;

assign m_axi_weights_AWQOS = 4'd0;

assign m_axi_weights_AWREGION = 4'd0;

assign m_axi_weights_AWSIZE = 3'd0;

assign m_axi_weights_AWUSER = 1'd0;

assign m_axi_weights_AWVALID = 1'b0;

assign m_axi_weights_BREADY = 1'b0;

assign m_axi_weights_WDATA = 256'd0;

assign m_axi_weights_WID = 1'd0;

assign m_axi_weights_WLAST = 1'b0;

assign m_axi_weights_WSTRB = 32'd0;

assign m_axi_weights_WUSER = 1'd0;

assign m_axi_weights_WVALID = 1'b0;

assign patch_embed_bias_address0 = grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_address0;

assign patch_embed_bias_ce0 = grp_dataflow_parent_loop_proc_fu_91_patch_embed_bias_ce0;

assign patch_embed_weights_address0 = grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_address0;

assign patch_embed_weights_ce0 = grp_dataflow_parent_loop_proc_fu_91_patch_embed_weights_ce0;

assign sext_ln184_1_fu_151_p1 = $signed(trunc_ln184_1_reg_182);

assign sext_ln184_fu_141_p1 = $signed(trunc_ln_reg_176);

endmodule //ViT_act_compute_patch_embed
