{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623567717244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623567717248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 13 19:01:57 2021 " "Processing started: Sun Jun 13 19:01:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623567717248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567717248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cs701_irp -c cs701_irp " "Command: quartus_map --read_settings_files=on --write_settings_files=off cs701_irp -c cs701_irp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567717248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623567717663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623567717663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "TdmaMinTypes.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725644 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "TdmaMinTypes.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/TdmaMinTypes.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567725644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_ram_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_ram_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_ram_testbench-behaviour " "Found design unit 1: sync_ram_testbench-behaviour" {  } { { "sync_ram_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/sync_ram_testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725644 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_ram_testbench " "Found entity 1: sync_ram_testbench" {  } { { "sync_ram_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/sync_ram_testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567725644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_ram-RTL " "Found design unit 1: sync_ram-RTL" {  } { { "sync_ram.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/sync_ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725649 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_ram " "Found entity 1: sync_ram" {  } { { "sync_ram.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/sync_ram.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567725649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peak_detect_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peak_detect_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peak_detect_testbench-behaviour " "Found design unit 1: peak_detect_testbench-behaviour" {  } { { "peak_detect_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/peak_detect_testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725652 ""} { "Info" "ISGN_ENTITY_NAME" "1 peak_detect_testbench " "Found entity 1: peak_detect_testbench" {  } { { "peak_detect_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/peak_detect_testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567725652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peak_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peak_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peak_detect-behaviour " "Found design unit 1: peak_detect-behaviour" {  } { { "peak_detect.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/peak_detect.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725655 ""} { "Info" "ISGN_ENTITY_NAME" "1 peak_detect " "Found entity 1: peak_detect" {  } { { "peak_detect.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/peak_detect.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567725655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_testbench-behaviour " "Found design unit 1: mac_testbench-behaviour" {  } { { "mac_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/mac_testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725655 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_testbench " "Found entity 1: mac_testbench" {  } { { "mac_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/mac_testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567725655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac-behaviour " "Found design unit 1: mac-behaviour" {  } { { "mac.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/mac.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725659 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/mac.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567725659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_unit_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_unit_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_unit_testbench-behaviour " "Found design unit 1: conv_unit_testbench-behaviour" {  } { { "conv_unit_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/conv_unit_testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725659 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_unit_testbench " "Found entity 1: conv_unit_testbench" {  } { { "conv_unit_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/conv_unit_testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567725659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_unit-behaviour " "Found design unit 1: conv_unit-behaviour" {  } { { "conv_unit.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/conv_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725663 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_unit " "Found entity 1: conv_unit" {  } { { "conv_unit.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/conv_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567725663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cecil_dp_asp_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cecil_dp_asp_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cecil_dp_asp_testbench-behaviour " "Found design unit 1: cecil_dp_asp_testbench-behaviour" {  } { { "cecil_dp_asp_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp_testbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725663 ""} { "Info" "ISGN_ENTITY_NAME" "1 cecil_dp_asp_testbench " "Found entity 1: cecil_dp_asp_testbench" {  } { { "cecil_dp_asp_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp_testbench.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567725663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cecil_dp_asp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cecil_dp_asp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cecil_dp_asp-behaviour " "Found design unit 1: cecil_dp_asp-behaviour" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725668 ""} { "Info" "ISGN_ENTITY_NAME" "1 cecil_dp_asp " "Found entity 1: cecil_dp_asp" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567725668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567725668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cecil_dp_asp " "Elaborating entity \"cecil_dp_asp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623567725718 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "to_shift cecil_dp_asp.vhd(102) " "VHDL Signal Declaration warning at cecil_dp_asp.vhd(102): used explicit default value for signal \"to_shift\" because signal was never assigned a value" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623567725736 "|cecil_dp_asp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output cecil_dp_asp.vhd(106) " "Verilog HDL or VHDL warning at cecil_dp_asp.vhd(106): object \"output\" assigned a value but never read" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623567725736 "|cecil_dp_asp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_mac_i cecil_dp_asp.vhd(109) " "Verilog HDL or VHDL warning at cecil_dp_asp.vhd(109): object \"test_mac_i\" assigned a value but never read" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623567725736 "|cecil_dp_asp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_mac_j cecil_dp_asp.vhd(110) " "Verilog HDL or VHDL warning at cecil_dp_asp.vhd(110): object \"test_mac_j\" assigned a value but never read" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623567725736 "|cecil_dp_asp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_mac_m cecil_dp_asp.vhd(111) " "Verilog HDL or VHDL warning at cecil_dp_asp.vhd(111): object \"test_mac_m\" assigned a value but never read" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623567725736 "|cecil_dp_asp"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "mac_store_addr cecil_dp_asp.vhd(158) " "VHDL Variable Declaration warning at cecil_dp_asp.vhd(158): used initial value expression for variable \"mac_store_addr\" because variable was never assigned a value" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 158 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623567725740 "|cecil_dp_asp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ram sync_ram:\\mem_gen:0:memX " "Elaborating entity \"sync_ram\" for hierarchy \"sync_ram:\\mem_gen:0:memX\"" {  } { { "cecil_dp_asp.vhd" "\\mem_gen:0:memX" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623567725852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac mac:mac1 " "Elaborating entity \"mac\" for hierarchy \"mac:mac1\"" {  } { { "cecil_dp_asp.vhd" "mac1" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623567725863 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sync_ram:\\mem_gen:1:memX\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sync_ram:\\mem_gen:1:memX\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sync_ram:\\mem_gen:0:memX\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sync_ram:\\mem_gen:0:memX\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623567726584 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623567726584 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1623567726584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sync_ram:\\mem_gen:1:memX\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"sync_ram:\\mem_gen:1:memX\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623567726884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sync_ram:\\mem_gen:1:memX\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"sync_ram:\\mem_gen:1:memX\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623567726884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623567726884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623567726884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623567726884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623567726884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623567726884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623567726884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623567726884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623567726884 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623567726884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qla1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qla1 " "Found entity 1: altsyncram_qla1" {  } { { "db/altsyncram_qla1.tdf" "" { Text "C:/Users/symes/University/CS701_IRP/db/altsyncram_qla1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567726975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567726975 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[0\] GND " "Pin \"ledr\[0\]\" is stuck at GND" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623567727661 "|cecil_dp_asp|ledr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623567727661 "|cecil_dp_asp|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623567727661 "|cecil_dp_asp|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623567727661 "|cecil_dp_asp|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623567727661 "|cecil_dp_asp|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623567727661 "|cecil_dp_asp|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623567727661 "|cecil_dp_asp|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623567727661 "|cecil_dp_asp|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623567727661 "|cecil_dp_asp|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623567727661 "|cecil_dp_asp|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.addr\[4\] GND " "Pin \"send.addr\[4\]\" is stuck at GND" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623567727661 "|cecil_dp_asp|send.addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.addr\[5\] GND " "Pin \"send.addr\[5\]\" is stuck at GND" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623567727661 "|cecil_dp_asp|send.addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.addr\[6\] GND " "Pin \"send.addr\[6\]\" is stuck at GND" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623567727661 "|cecil_dp_asp|send.addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "send.addr\[7\] GND " "Pin \"send.addr\[7\]\" is stuck at GND" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623567727661 "|cecil_dp_asp|send.addr[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623567727661 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623567727754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623567729098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623567729098 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[0\] " "No output dependent on input pin \"recv.addr\[0\]\"" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623567729332 "|cecil_dp_asp|recv.addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[1\] " "No output dependent on input pin \"recv.addr\[1\]\"" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623567729332 "|cecil_dp_asp|recv.addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[2\] " "No output dependent on input pin \"recv.addr\[2\]\"" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623567729332 "|cecil_dp_asp|recv.addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[3\] " "No output dependent on input pin \"recv.addr\[3\]\"" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623567729332 "|cecil_dp_asp|recv.addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[4\] " "No output dependent on input pin \"recv.addr\[4\]\"" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623567729332 "|cecil_dp_asp|recv.addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[5\] " "No output dependent on input pin \"recv.addr\[5\]\"" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623567729332 "|cecil_dp_asp|recv.addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[6\] " "No output dependent on input pin \"recv.addr\[6\]\"" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623567729332 "|cecil_dp_asp|recv.addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "recv.addr\[7\] " "No output dependent on input pin \"recv.addr\[7\]\"" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623567729332 "|cecil_dp_asp|recv.addr[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623567729332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1045 " "Implemented 1045 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623567729336 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623567729336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "921 " "Implemented 921 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623567729336 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623567729336 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1623567729336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623567729336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623567729355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 13 19:02:09 2021 " "Processing ended: Sun Jun 13 19:02:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623567729355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623567729355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623567729355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567729355 ""}
