<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/display/dc/dcn30/dcn30_optc.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/display/dc/dcn30</a> - dcn30_optc.c<span style="font-size: 80%;"> (source / <a href="dcn30_optc.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">108</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">15</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2020 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Authors: AMD</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  */</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;reg_helper.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;dcn30_optc.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;dc.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;dcn_calc_math.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;dc_dmub_srv.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;dml/dcn30/dcn30_fpu.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : #define REG(reg)\</a>
<a name="35"><span class="lineNum">      35 </span>            :         optc1-&gt;tg_regs-&gt;reg</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            : #define CTX \</a>
<a name="38"><span class="lineNum">      38 </span>            :         optc1-&gt;base.ctx</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            : #undef FN</a>
<a name="41"><span class="lineNum">      41 </span>            : #define FN(reg_name, field_name) \</a>
<a name="42"><span class="lineNum">      42 </span>            :         optc1-&gt;tg_shift-&gt;field_name, optc1-&gt;tg_mask-&gt;field_name</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 : void optc3_triplebuffer_lock(struct timing_generator *optc)</span></a>
<a name="45"><span class="lineNum">      45 </span>            : {</a>
<a name="46"><span class="lineNum">      46 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_GLOBAL_CONTROL2,</span></a>
<a name="49"><span class="lineNum">      49 </span>            :                 OTG_MASTER_UPDATE_LOCK_SEL, optc-&gt;inst);</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :         REG_SET(OTG_VUPDATE_KEEPOUT, 0,</span></a>
<a name="52"><span class="lineNum">      52 </span>            :                 OTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN, 1);</a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span><span class="lineNoCov">          0 :         REG_SET(OTG_MASTER_UPDATE_LOCK, 0,</span></a>
<a name="55"><span class="lineNum">      55 </span>            :                 OTG_MASTER_UPDATE_LOCK, 1);</a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 :         if (optc-&gt;ctx-&gt;dce_environment != DCE_ENV_FPGA_MAXIMUS)</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :                 REG_WAIT(OTG_MASTER_UPDATE_LOCK,</span></a>
<a name="59"><span class="lineNum">      59 </span>            :                                 UPDATE_LOCK_STATUS, 1,</a>
<a name="60"><span class="lineNum">      60 </span>            :                                 1, 10);</a>
<a name="61"><span class="lineNum">      61 </span><span class="lineNoCov">          0 : }</span></a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span><span class="lineNoCov">          0 : void optc3_lock_doublebuffer_enable(struct timing_generator *optc)</span></a>
<a name="64"><span class="lineNum">      64 </span>            : {</a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :         uint32_t v_blank_start = 0;</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :         uint32_t v_blank_end = 0;</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 :         uint32_t h_blank_start = 0;</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :         uint32_t h_blank_end = 0;</span></a>
<a name="70"><span class="lineNum">      70 </span>            : </a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :         REG_GET_2(OTG_V_BLANK_START_END,</span></a>
<a name="72"><span class="lineNum">      72 </span>            :                 OTG_V_BLANK_START, &amp;v_blank_start,</a>
<a name="73"><span class="lineNum">      73 </span>            :                 OTG_V_BLANK_END, &amp;v_blank_end);</a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :         REG_GET_2(OTG_H_BLANK_START_END,</span></a>
<a name="75"><span class="lineNum">      75 </span>            :                 OTG_H_BLANK_START, &amp;h_blank_start,</a>
<a name="76"><span class="lineNum">      76 </span>            :                 OTG_H_BLANK_END, &amp;h_blank_end);</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_GLOBAL_CONTROL1,</span></a>
<a name="79"><span class="lineNum">      79 </span>            :                 MASTER_UPDATE_LOCK_DB_START_Y, v_blank_start - 1,</a>
<a name="80"><span class="lineNum">      80 </span>            :                 MASTER_UPDATE_LOCK_DB_END_Y, v_blank_start);</a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_GLOBAL_CONTROL4,</span></a>
<a name="82"><span class="lineNum">      82 </span>            :                 DIG_UPDATE_POSITION_X, h_blank_start - 180 - 1,</a>
<a name="83"><span class="lineNum">      83 </span>            :                 DIG_UPDATE_POSITION_Y, v_blank_start - 1);</a>
<a name="84"><span class="lineNum">      84 </span>            :         // there is a DIG_UPDATE_VCOUNT_MODE and it is 0.</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :         REG_UPDATE_3(OTG_GLOBAL_CONTROL0,</span></a>
<a name="87"><span class="lineNum">      87 </span>            :                 MASTER_UPDATE_LOCK_DB_START_X, h_blank_start - 200 - 1,</a>
<a name="88"><span class="lineNum">      88 </span>            :                 MASTER_UPDATE_LOCK_DB_END_X, h_blank_start - 180,</a>
<a name="89"><span class="lineNum">      89 </span>            :                 MASTER_UPDATE_LOCK_DB_EN, 1);</a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_GLOBAL_CONTROL2, GLOBAL_UPDATE_LOCK_EN, 1);</span></a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :         REG_SET_3(OTG_VUPDATE_KEEPOUT, 0,</span></a>
<a name="93"><span class="lineNum">      93 </span>            :                 MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_START_OFFSET, 0,</a>
<a name="94"><span class="lineNum">      94 </span>            :                 MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_END_OFFSET, 100,</a>
<a name="95"><span class="lineNum">      95 </span>            :                 OTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN, 1);</a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 : }</span></a>
<a name="97"><span class="lineNum">      97 </span>            : </a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 : void optc3_lock_doublebuffer_disable(struct timing_generator *optc)</span></a>
<a name="99"><span class="lineNum">      99 </span>            : {</a>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_GLOBAL_CONTROL0,</span></a>
<a name="103"><span class="lineNum">     103 </span>            :                 MASTER_UPDATE_LOCK_DB_START_X, 0,</a>
<a name="104"><span class="lineNum">     104 </span>            :                 MASTER_UPDATE_LOCK_DB_END_X, 0);</a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(OTG_GLOBAL_CONTROL1,</span></a>
<a name="106"><span class="lineNum">     106 </span>            :                 MASTER_UPDATE_LOCK_DB_START_Y, 0,</a>
<a name="107"><span class="lineNum">     107 </span>            :                 MASTER_UPDATE_LOCK_DB_END_Y, 0);</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_GLOBAL_CONTROL2, GLOBAL_UPDATE_LOCK_EN, 0);</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_GLOBAL_CONTROL0, MASTER_UPDATE_LOCK_DB_EN, 0);</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 : }</span></a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 : void optc3_lock(struct timing_generator *optc)</span></a>
<a name="114"><span class="lineNum">     114 </span>            : {</a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_GLOBAL_CONTROL2,</span></a>
<a name="118"><span class="lineNum">     118 </span>            :                 OTG_MASTER_UPDATE_LOCK_SEL, optc-&gt;inst);</a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :         REG_SET(OTG_MASTER_UPDATE_LOCK, 0,</span></a>
<a name="120"><span class="lineNum">     120 </span>            :                 OTG_MASTER_UPDATE_LOCK, 1);</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :         REG_WAIT(OTG_MASTER_UPDATE_LOCK,</span></a>
<a name="123"><span class="lineNum">     123 </span>            :                         UPDATE_LOCK_STATUS, 1,</a>
<a name="124"><span class="lineNum">     124 </span>            :                         1, 10);</a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 : }</span></a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 : void optc3_set_out_mux(struct timing_generator *optc, enum otg_out_mux_dest dest)</span></a>
<a name="128"><span class="lineNum">     128 </span>            : {</a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_CONTROL, OTG_OUT_MUX, dest);</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 : }</span></a>
<a name="133"><span class="lineNum">     133 </span>            : </a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 : void optc3_program_blank_color(struct timing_generator *optc,</span></a>
<a name="135"><span class="lineNum">     135 </span>            :                 const struct tg_color *blank_color)</a>
<a name="136"><span class="lineNum">     136 </span>            : {</a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :         REG_SET_3(OTG_BLANK_DATA_COLOR, 0,</span></a>
<a name="140"><span class="lineNum">     140 </span>            :                 OTG_BLANK_DATA_COLOR_BLUE_CB, blank_color-&gt;color_b_cb,</a>
<a name="141"><span class="lineNum">     141 </span>            :                 OTG_BLANK_DATA_COLOR_GREEN_Y, blank_color-&gt;color_g_y,</a>
<a name="142"><span class="lineNum">     142 </span>            :                 OTG_BLANK_DATA_COLOR_RED_CR, blank_color-&gt;color_r_cr);</a>
<a name="143"><span class="lineNum">     143 </span>            : </a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 :         REG_SET_3(OTG_BLANK_DATA_COLOR_EXT, 0,</span></a>
<a name="145"><span class="lineNum">     145 </span>            :                 OTG_BLANK_DATA_COLOR_BLUE_CB_EXT, blank_color-&gt;color_b_cb &gt;&gt; 10,</a>
<a name="146"><span class="lineNum">     146 </span>            :                 OTG_BLANK_DATA_COLOR_GREEN_Y_EXT, blank_color-&gt;color_g_y &gt;&gt; 10,</a>
<a name="147"><span class="lineNum">     147 </span>            :                 OTG_BLANK_DATA_COLOR_RED_CR_EXT, blank_color-&gt;color_r_cr &gt;&gt; 10);</a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 : }</span></a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 : void optc3_set_drr_trigger_window(struct timing_generator *optc,</span></a>
<a name="151"><span class="lineNum">     151 </span>            :                 uint32_t window_start, uint32_t window_end)</a>
<a name="152"><span class="lineNum">     152 </span>            : {</a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 :         REG_SET_2(OTG_DRR_TRIGGER_WINDOW, 0,</span></a>
<a name="156"><span class="lineNum">     156 </span>            :                 OTG_DRR_TRIGGER_WINDOW_START_X, window_start,</a>
<a name="157"><span class="lineNum">     157 </span>            :                 OTG_DRR_TRIGGER_WINDOW_END_X, window_end);</a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 : }</span></a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 : void optc3_set_vtotal_change_limit(struct timing_generator *optc,</span></a>
<a name="161"><span class="lineNum">     161 </span>            :                 uint32_t limit)</a>
<a name="162"><span class="lineNum">     162 </span>            : {</a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="164"><span class="lineNum">     164 </span>            : </a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :         REG_SET(OTG_DRR_V_TOTAL_CHANGE, 0,</span></a>
<a name="167"><span class="lineNum">     167 </span>            :                 OTG_DRR_V_TOTAL_CHANGE_LIMIT, limit);</a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 : }</span></a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span>            : /* Set DSC-related configuration.</a>
<a name="172"><span class="lineNum">     172 </span>            :  *   dsc_mode: 0 disables DSC, other values enable DSC in specified format</a>
<a name="173"><span class="lineNum">     173 </span>            :  *   sc_bytes_per_pixel: Bytes per pixel in u3.28 format</a>
<a name="174"><span class="lineNum">     174 </span>            :  *   dsc_slice_width: Slice width in pixels</a>
<a name="175"><span class="lineNum">     175 </span>            :  */</a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 : void optc3_set_dsc_config(struct timing_generator *optc,</span></a>
<a name="177"><span class="lineNum">     177 </span>            :                 enum optc_dsc_mode dsc_mode,</a>
<a name="178"><span class="lineNum">     178 </span>            :                 uint32_t dsc_bytes_per_pixel,</a>
<a name="179"><span class="lineNum">     179 </span>            :                 uint32_t dsc_slice_width)</a>
<a name="180"><span class="lineNum">     180 </span>            : {</a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :         optc2_set_dsc_config(optc, dsc_mode, dsc_bytes_per_pixel, dsc_slice_width);</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_V_SYNC_A_CNTL, OTG_V_SYNC_MODE, 0);</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 : }</span></a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 : void optc3_set_odm_bypass(struct timing_generator *optc,</span></a>
<a name="188"><span class="lineNum">     188 </span>            :                 const struct dc_crtc_timing *dc_crtc_timing)</a>
<a name="189"><span class="lineNum">     189 </span>            : {</a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :         enum h_timing_div_mode h_div = H_TIMING_NO_DIV;</span></a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 :         REG_SET_5(OPTC_DATA_SOURCE_SELECT, 0,</span></a>
<a name="194"><span class="lineNum">     194 </span>            :                         OPTC_NUM_OF_INPUT_SEGMENT, 0,</a>
<a name="195"><span class="lineNum">     195 </span>            :                         OPTC_SEG0_SRC_SEL, optc-&gt;inst,</a>
<a name="196"><span class="lineNum">     196 </span>            :                         OPTC_SEG1_SRC_SEL, 0xf,</a>
<a name="197"><span class="lineNum">     197 </span>            :                         OPTC_SEG2_SRC_SEL, 0xf,</a>
<a name="198"><span class="lineNum">     198 </span>            :                         OPTC_SEG3_SRC_SEL, 0xf</a>
<a name="199"><span class="lineNum">     199 </span>            :                         );</a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :         h_div = optc1_is_two_pixels_per_containter(dc_crtc_timing);</span></a>
<a name="202"><span class="lineNum">     202 </span><span class="lineNoCov">          0 :         REG_SET(OTG_H_TIMING_CNTL, 0,</span></a>
<a name="203"><span class="lineNum">     203 </span>            :                         OTG_H_TIMING_DIV_MODE, h_div);</a>
<a name="204"><span class="lineNum">     204 </span>            : </a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :         REG_SET(OPTC_MEMORY_CONFIG, 0,</span></a>
<a name="206"><span class="lineNum">     206 </span>            :                         OPTC_MEM_SEL, 0);</a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :         optc1-&gt;opp_count = 1;</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 : }</span></a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 : static void optc3_set_odm_combine(struct timing_generator *optc, int *opp_id, int opp_cnt,</span></a>
<a name="211"><span class="lineNum">     211 </span>            :                 struct dc_crtc_timing *timing)</a>
<a name="212"><span class="lineNum">     212 </span>            : {</a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :         int mpcc_hactive = (timing-&gt;h_addressable + timing-&gt;h_border_left + timing-&gt;h_border_right)</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :                         / opp_cnt;</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :         uint32_t memory_mask = 0;</span></a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            :         /* TODO: In pseudocode but does not affect maximus, delete comment if we dont need on asic</a>
<a name="219"><span class="lineNum">     219 </span>            :          * REG_SET(OTG_GLOBAL_CONTROL2, 0, GLOBAL_UPDATE_LOCK_EN, 1);</a>
<a name="220"><span class="lineNum">     220 </span>            :          * Program OTG register MASTER_UPDATE_LOCK_DB_X/Y to the position before DP frame start</a>
<a name="221"><span class="lineNum">     221 </span>            :          * REG_SET_2(OTG_GLOBAL_CONTROL1, 0,</a>
<a name="222"><span class="lineNum">     222 </span>            :          *              MASTER_UPDATE_LOCK_DB_X, 160,</a>
<a name="223"><span class="lineNum">     223 </span>            :          *              MASTER_UPDATE_LOCK_DB_Y, 240);</a>
<a name="224"><span class="lineNum">     224 </span>            :          */</a>
<a name="225"><span class="lineNum">     225 </span>            : </a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :         ASSERT(opp_cnt == 2 || opp_cnt == 4);</span></a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span>            :         /* 2 pieces of memory required for up to 5120 displays, 4 for up to 8192,</a>
<a name="229"><span class="lineNum">     229 </span>            :          * however, for ODM combine we can simplify by always using 4.</a>
<a name="230"><span class="lineNum">     230 </span>            :          */</a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :         if (opp_cnt == 2) {</span></a>
<a name="232"><span class="lineNum">     232 </span>            :                 /* To make sure there's no memory overlap, each instance &quot;reserves&quot; 2</a>
<a name="233"><span class="lineNum">     233 </span>            :                  * memories and they are uniquely combined here.</a>
<a name="234"><span class="lineNum">     234 </span>            :                  */</a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :                 memory_mask = 0x3 &lt;&lt; (opp_id[0] * 2) | 0x3 &lt;&lt; (opp_id[1] * 2);</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :         } else if (opp_cnt == 4) {</span></a>
<a name="237"><span class="lineNum">     237 </span>            :                 /* To make sure there's no memory overlap, each instance &quot;reserves&quot; 1</a>
<a name="238"><span class="lineNum">     238 </span>            :                  * memory and they are uniquely combined here.</a>
<a name="239"><span class="lineNum">     239 </span>            :                  */</a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :                 memory_mask = 0x1 &lt;&lt; (opp_id[0] * 2) | 0x1 &lt;&lt; (opp_id[1] * 2) | 0x1 &lt;&lt; (opp_id[2] * 2) | 0x1 &lt;&lt; (opp_id[3] * 2);</span></a>
<a name="241"><span class="lineNum">     241 </span>            :         }</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :         if (REG(OPTC_MEMORY_CONFIG))</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :                 REG_SET(OPTC_MEMORY_CONFIG, 0,</span></a>
<a name="245"><span class="lineNum">     245 </span>            :                         OPTC_MEM_SEL, memory_mask);</a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :         if (opp_cnt == 2) {</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :                 REG_SET_3(OPTC_DATA_SOURCE_SELECT, 0,</span></a>
<a name="249"><span class="lineNum">     249 </span>            :                                 OPTC_NUM_OF_INPUT_SEGMENT, 1,</a>
<a name="250"><span class="lineNum">     250 </span>            :                                 OPTC_SEG0_SRC_SEL, opp_id[0],</a>
<a name="251"><span class="lineNum">     251 </span>            :                                 OPTC_SEG1_SRC_SEL, opp_id[1]);</a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :         } else if (opp_cnt == 4) {</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :                 REG_SET_5(OPTC_DATA_SOURCE_SELECT, 0,</span></a>
<a name="254"><span class="lineNum">     254 </span>            :                                 OPTC_NUM_OF_INPUT_SEGMENT, 3,</a>
<a name="255"><span class="lineNum">     255 </span>            :                                 OPTC_SEG0_SRC_SEL, opp_id[0],</a>
<a name="256"><span class="lineNum">     256 </span>            :                                 OPTC_SEG1_SRC_SEL, opp_id[1],</a>
<a name="257"><span class="lineNum">     257 </span>            :                                 OPTC_SEG2_SRC_SEL, opp_id[2],</a>
<a name="258"><span class="lineNum">     258 </span>            :                                 OPTC_SEG3_SRC_SEL, opp_id[3]);</a>
<a name="259"><span class="lineNum">     259 </span>            :         }</a>
<a name="260"><span class="lineNum">     260 </span>            : </a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :         REG_UPDATE(OPTC_WIDTH_CONTROL,</span></a>
<a name="262"><span class="lineNum">     262 </span>            :                         OPTC_SEGMENT_WIDTH, mpcc_hactive);</a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span><span class="lineNoCov">          0 :         REG_SET(OTG_H_TIMING_CNTL, 0, OTG_H_TIMING_DIV_MODE, opp_cnt - 1);</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :         optc1-&gt;opp_count = opp_cnt;</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 : }</span></a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span>            : /**</a>
<a name="269"><span class="lineNum">     269 </span>            :  * optc3_set_timing_double_buffer() - DRR double buffering control</a>
<a name="270"><span class="lineNum">     270 </span>            :  *</a>
<a name="271"><span class="lineNum">     271 </span>            :  * Sets double buffer point for V_TOTAL, H_TOTAL, VTOTAL_MIN,</a>
<a name="272"><span class="lineNum">     272 </span>            :  * VTOTAL_MAX, VTOTAL_MIN_SEL and VTOTAL_MAX_SEL registers.</a>
<a name="273"><span class="lineNum">     273 </span>            :  *</a>
<a name="274"><span class="lineNum">     274 </span>            :  * Options: any time,  start of frame, dp start of frame (range timing)</a>
<a name="275"><span class="lineNum">     275 </span>            :  */</a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 : static void optc3_set_timing_double_buffer(struct timing_generator *optc, bool enable)</span></a>
<a name="277"><span class="lineNum">     277 </span>            : {</a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :         uint32_t mode = enable ? 2 : 0;</span></a>
<a name="280"><span class="lineNum">     280 </span>            : </a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :         REG_UPDATE(OTG_DOUBLE_BUFFER_CONTROL,</span></a>
<a name="282"><span class="lineNum">     282 </span>            :                    OTG_DRR_TIMING_DBUF_UPDATE_MODE, mode);</a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 : }</span></a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 : void optc3_set_vtotal_min_max(struct timing_generator *optc, int vtotal_min, int vtotal_max)</span></a>
<a name="286"><span class="lineNum">     286 </span>            : {</a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :         optc1_set_vtotal_min_max(optc, vtotal_min, vtotal_max);</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 : }</span></a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 : void optc3_tg_init(struct timing_generator *optc)</span></a>
<a name="291"><span class="lineNum">     291 </span>            : {</a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :         optc3_set_timing_double_buffer(optc, true);</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :         optc1_clear_optc_underflow(optc);</span></a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 : }</span></a>
<a name="295"><span class="lineNum">     295 </span>            : </a>
<a name="296"><span class="lineNum">     296 </span>            : static struct timing_generator_funcs dcn30_tg_funcs = {</a>
<a name="297"><span class="lineNum">     297 </span>            :                 .validate_timing = optc1_validate_timing,</a>
<a name="298"><span class="lineNum">     298 </span>            :                 .program_timing = optc1_program_timing,</a>
<a name="299"><span class="lineNum">     299 </span>            :                 .setup_vertical_interrupt0 = optc1_setup_vertical_interrupt0,</a>
<a name="300"><span class="lineNum">     300 </span>            :                 .setup_vertical_interrupt1 = optc1_setup_vertical_interrupt1,</a>
<a name="301"><span class="lineNum">     301 </span>            :                 .setup_vertical_interrupt2 = optc1_setup_vertical_interrupt2,</a>
<a name="302"><span class="lineNum">     302 </span>            :                 .program_global_sync = optc1_program_global_sync,</a>
<a name="303"><span class="lineNum">     303 </span>            :                 .enable_crtc = optc2_enable_crtc,</a>
<a name="304"><span class="lineNum">     304 </span>            :                 .disable_crtc = optc1_disable_crtc,</a>
<a name="305"><span class="lineNum">     305 </span>            :                 /* used by enable_timing_synchronization. Not need for FPGA */</a>
<a name="306"><span class="lineNum">     306 </span>            :                 .is_counter_moving = optc1_is_counter_moving,</a>
<a name="307"><span class="lineNum">     307 </span>            :                 .get_position = optc1_get_position,</a>
<a name="308"><span class="lineNum">     308 </span>            :                 .get_frame_count = optc1_get_vblank_counter,</a>
<a name="309"><span class="lineNum">     309 </span>            :                 .get_scanoutpos = optc1_get_crtc_scanoutpos,</a>
<a name="310"><span class="lineNum">     310 </span>            :                 .get_otg_active_size = optc1_get_otg_active_size,</a>
<a name="311"><span class="lineNum">     311 </span>            :                 .set_early_control = optc1_set_early_control,</a>
<a name="312"><span class="lineNum">     312 </span>            :                 /* used by enable_timing_synchronization. Not need for FPGA */</a>
<a name="313"><span class="lineNum">     313 </span>            :                 .wait_for_state = optc1_wait_for_state,</a>
<a name="314"><span class="lineNum">     314 </span>            :                 .set_blank_color = optc3_program_blank_color,</a>
<a name="315"><span class="lineNum">     315 </span>            :                 .did_triggered_reset_occur = optc1_did_triggered_reset_occur,</a>
<a name="316"><span class="lineNum">     316 </span>            :                 .triplebuffer_lock = optc3_triplebuffer_lock,</a>
<a name="317"><span class="lineNum">     317 </span>            :                 .triplebuffer_unlock = optc2_triplebuffer_unlock,</a>
<a name="318"><span class="lineNum">     318 </span>            :                 .enable_reset_trigger = optc1_enable_reset_trigger,</a>
<a name="319"><span class="lineNum">     319 </span>            :                 .enable_crtc_reset = optc1_enable_crtc_reset,</a>
<a name="320"><span class="lineNum">     320 </span>            :                 .disable_reset_trigger = optc1_disable_reset_trigger,</a>
<a name="321"><span class="lineNum">     321 </span>            :                 .lock = optc3_lock,</a>
<a name="322"><span class="lineNum">     322 </span>            :                 .is_locked = optc1_is_locked,</a>
<a name="323"><span class="lineNum">     323 </span>            :                 .unlock = optc1_unlock,</a>
<a name="324"><span class="lineNum">     324 </span>            :                 .lock_doublebuffer_enable = optc3_lock_doublebuffer_enable,</a>
<a name="325"><span class="lineNum">     325 </span>            :                 .lock_doublebuffer_disable = optc3_lock_doublebuffer_disable,</a>
<a name="326"><span class="lineNum">     326 </span>            :                 .enable_optc_clock = optc1_enable_optc_clock,</a>
<a name="327"><span class="lineNum">     327 </span>            :                 .set_drr = optc1_set_drr,</a>
<a name="328"><span class="lineNum">     328 </span>            :                 .get_last_used_drr_vtotal = optc2_get_last_used_drr_vtotal,</a>
<a name="329"><span class="lineNum">     329 </span>            :                 .set_static_screen_control = optc1_set_static_screen_control,</a>
<a name="330"><span class="lineNum">     330 </span>            :                 .program_stereo = optc1_program_stereo,</a>
<a name="331"><span class="lineNum">     331 </span>            :                 .is_stereo_left_eye = optc1_is_stereo_left_eye,</a>
<a name="332"><span class="lineNum">     332 </span>            :                 .tg_init = optc3_tg_init,</a>
<a name="333"><span class="lineNum">     333 </span>            :                 .is_tg_enabled = optc1_is_tg_enabled,</a>
<a name="334"><span class="lineNum">     334 </span>            :                 .is_optc_underflow_occurred = optc1_is_optc_underflow_occurred,</a>
<a name="335"><span class="lineNum">     335 </span>            :                 .clear_optc_underflow = optc1_clear_optc_underflow,</a>
<a name="336"><span class="lineNum">     336 </span>            :                 .setup_global_swap_lock = NULL,</a>
<a name="337"><span class="lineNum">     337 </span>            :                 .get_crc = optc1_get_crc,</a>
<a name="338"><span class="lineNum">     338 </span>            :                 .configure_crc = optc2_configure_crc,</a>
<a name="339"><span class="lineNum">     339 </span>            :                 .set_dsc_config = optc3_set_dsc_config,</a>
<a name="340"><span class="lineNum">     340 </span>            :                 .get_dsc_status = optc2_get_dsc_status,</a>
<a name="341"><span class="lineNum">     341 </span>            :                 .set_dwb_source = NULL,</a>
<a name="342"><span class="lineNum">     342 </span>            :                 .set_odm_bypass = optc3_set_odm_bypass,</a>
<a name="343"><span class="lineNum">     343 </span>            :                 .set_odm_combine = optc3_set_odm_combine,</a>
<a name="344"><span class="lineNum">     344 </span>            :                 .get_optc_source = optc2_get_optc_source,</a>
<a name="345"><span class="lineNum">     345 </span>            :                 .set_out_mux = optc3_set_out_mux,</a>
<a name="346"><span class="lineNum">     346 </span>            :                 .set_drr_trigger_window = optc3_set_drr_trigger_window,</a>
<a name="347"><span class="lineNum">     347 </span>            :                 .set_vtotal_change_limit = optc3_set_vtotal_change_limit,</a>
<a name="348"><span class="lineNum">     348 </span>            :                 .set_gsl = optc2_set_gsl,</a>
<a name="349"><span class="lineNum">     349 </span>            :                 .set_gsl_source_select = optc2_set_gsl_source_select,</a>
<a name="350"><span class="lineNum">     350 </span>            :                 .set_vtg_params = optc1_set_vtg_params,</a>
<a name="351"><span class="lineNum">     351 </span>            :                 .program_manual_trigger = optc2_program_manual_trigger,</a>
<a name="352"><span class="lineNum">     352 </span>            :                 .setup_manual_trigger = optc2_setup_manual_trigger,</a>
<a name="353"><span class="lineNum">     353 </span>            :                 .get_hw_timing = optc1_get_hw_timing,</a>
<a name="354"><span class="lineNum">     354 </span>            : };</a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 : void dcn30_timing_generator_init(struct optc *optc1)</span></a>
<a name="357"><span class="lineNum">     357 </span>            : {</a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :         optc1-&gt;base.funcs = &amp;dcn30_tg_funcs;</span></a>
<a name="359"><span class="lineNum">     359 </span>            : </a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :         optc1-&gt;max_h_total = optc1-&gt;tg_mask-&gt;OTG_H_TOTAL + 1;</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :         optc1-&gt;max_v_total = optc1-&gt;tg_mask-&gt;OTG_V_TOTAL + 1;</span></a>
<a name="362"><span class="lineNum">     362 </span>            : </a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :         optc1-&gt;min_h_blank = 32;</span></a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :         optc1-&gt;min_v_blank = 3;</span></a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :         optc1-&gt;min_v_blank_interlace = 5;</span></a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :         optc1-&gt;min_h_sync_width = 4;</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :         optc1-&gt;min_v_sync_width = 1;</span></a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 : }</span></a>
<a name="369"><span class="lineNum">     369 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
