[INF:CM0023] Creating log file ../../build/regression/ReorderPatt/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<91> s<90> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:11>
n<> u<3> t<Port> p<4> l<1:12> el<1:12>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:11> el<1:13>
n<> u<5> t<Module_nonansi_header> p<88> c<1> s<43> l<1:1> el<1:14>
n<> u<6> t<IntegerAtomType_Int> p<7> l<2:14> el<2:17>
n<> u<7> t<Data_type> p<8> c<6> l<2:14> el<2:17>
n<> u<8> t<Data_type_or_implicit> p<37> c<7> s<36> l<2:14> el<2:17>
n<x> u<9> t<StringConst> p<35> s<19> l<2:18> el<2:19>
n<1> u<10> t<IntConst> p<11> l<2:21> el<2:22>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:21> el<2:22>
n<> u<12> t<Constant_primary> p<13> c<11> l<2:21> el<2:22>
n<> u<13> t<Constant_expression> p<18> c<12> s<17> l<2:21> el<2:22>
n<0> u<14> t<IntConst> p<15> l<2:23> el<2:24>
n<> u<15> t<Primary_literal> p<16> c<14> l<2:23> el<2:24>
n<> u<16> t<Constant_primary> p<17> c<15> l<2:23> el<2:24>
n<> u<17> t<Constant_expression> p<18> c<16> l<2:23> el<2:24>
n<> u<18> t<Constant_range> p<19> c<13> l<2:21> el<2:24>
n<> u<19> t<Unpacked_dimension> p<35> c<18> s<34> l<2:20> el<2:25>
n<10> u<20> t<IntConst> p<21> l<2:30> el<2:32>
n<> u<21> t<Primary_literal> p<22> c<20> l<2:30> el<2:32>
n<> u<22> t<Primary> p<23> c<21> l<2:30> el<2:32>
n<> u<23> t<Expression> p<28> c<22> s<27> l<2:30> el<2:32>
n<11> u<24> t<IntConst> p<25> l<2:34> el<2:36>
n<> u<25> t<Primary_literal> p<26> c<24> l<2:34> el<2:36>
n<> u<26> t<Primary> p<27> c<25> l<2:34> el<2:36>
n<> u<27> t<Expression> p<28> c<26> l<2:34> el<2:36>
n<> u<28> t<Assignment_pattern> p<29> c<23> l<2:28> el<2:37>
n<> u<29> t<Assignment_pattern_expression> p<30> c<28> l<2:28> el<2:37>
n<> u<30> t<Constant_assignment_pattern_expression> p<31> c<29> l<2:28> el<2:37>
n<> u<31> t<Constant_primary> p<32> c<30> l<2:28> el<2:37>
n<> u<32> t<Constant_expression> p<33> c<31> l<2:28> el<2:37>
n<> u<33> t<Constant_mintypmax_expression> p<34> c<32> l<2:28> el<2:37>
n<> u<34> t<Constant_param_expression> p<35> c<33> l<2:28> el<2:37>
n<> u<35> t<Param_assignment> p<36> c<9> l<2:18> el<2:37>
n<> u<36> t<List_of_param_assignments> p<37> c<35> l<2:18> el<2:37>
n<> u<37> t<Parameter_declaration> p<38> c<8> l<2:4> el<2:37>
n<> u<38> t<Package_or_generate_item_declaration> p<39> c<37> l<2:4> el<2:38>
n<> u<39> t<Module_or_generate_item_declaration> p<40> c<38> l<2:4> el<2:38>
n<> u<40> t<Module_common_item> p<41> c<39> l<2:4> el<2:38>
n<> u<41> t<Module_or_generate_item> p<42> c<40> l<2:4> el<2:38>
n<> u<42> t<Non_port_module_item> p<43> c<41> l<2:4> el<2:38>
n<> u<43> t<Module_item> p<88> c<42> s<65> l<2:4> el<2:38>
n<> u<44> t<Data_type_or_implicit> p<59> s<58> l<3:14> el<3:14>
n<a> u<45> t<StringConst> p<57> s<56> l<3:14> el<3:15>
n<x> u<46> t<StringConst> p<53> s<52> l<3:18> el<3:19>
n<0> u<47> t<IntConst> p<48> l<3:20> el<3:21>
n<> u<48> t<Primary_literal> p<49> c<47> l<3:20> el<3:21>
n<> u<49> t<Constant_primary> p<50> c<48> l<3:20> el<3:21>
n<> u<50> t<Constant_expression> p<51> c<49> l<3:20> el<3:21>
n<> u<51> t<Constant_bit_select> p<52> c<50> l<3:19> el<3:22>
n<> u<52> t<Constant_select> p<53> c<51> l<3:19> el<3:22>
n<> u<53> t<Constant_primary> p<54> c<46> l<3:18> el<3:22>
n<> u<54> t<Constant_expression> p<55> c<53> l<3:18> el<3:22>
n<> u<55> t<Constant_mintypmax_expression> p<56> c<54> l<3:18> el<3:22>
n<> u<56> t<Constant_param_expression> p<57> c<55> l<3:18> el<3:22>
n<> u<57> t<Param_assignment> p<58> c<45> l<3:14> el<3:22>
n<> u<58> t<List_of_param_assignments> p<59> c<57> l<3:14> el<3:22>
n<> u<59> t<Parameter_declaration> p<60> c<44> l<3:4> el<3:22>
n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<3:4> el<3:23>
n<> u<61> t<Module_or_generate_item_declaration> p<62> c<60> l<3:4> el<3:23>
n<> u<62> t<Module_common_item> p<63> c<61> l<3:4> el<3:23>
n<> u<63> t<Module_or_generate_item> p<64> c<62> l<3:4> el<3:23>
n<> u<64> t<Non_port_module_item> p<65> c<63> l<3:4> el<3:23>
n<> u<65> t<Module_item> p<88> c<64> s<87> l<3:4> el<3:23>
n<b> u<66> t<StringConst> p<67> l<4:11> el<4:12>
n<> u<67> t<Ps_or_hierarchical_identifier> p<70> c<66> s<69> l<4:11> el<4:12>
n<> u<68> t<Constant_bit_select> p<69> l<4:13> el<4:13>
n<> u<69> t<Constant_select> p<70> c<68> l<4:13> el<4:13>
n<> u<70> t<Net_lvalue> p<81> c<67> s<80> l<4:11> el<4:12>
n<x> u<71> t<StringConst> p<78> s<77> l<4:15> el<4:16>
n<0> u<72> t<IntConst> p<73> l<4:17> el<4:18>
n<> u<73> t<Primary_literal> p<74> c<72> l<4:17> el<4:18>
n<> u<74> t<Primary> p<75> c<73> l<4:17> el<4:18>
n<> u<75> t<Expression> p<76> c<74> l<4:17> el<4:18>
n<> u<76> t<Bit_select> p<77> c<75> l<4:16> el<4:19>
n<> u<77> t<Select> p<78> c<76> l<4:16> el<4:19>
n<> u<78> t<Complex_func_call> p<79> c<71> l<4:15> el<4:19>
n<> u<79> t<Primary> p<80> c<78> l<4:15> el<4:19>
n<> u<80> t<Expression> p<81> c<79> l<4:15> el<4:19>
n<> u<81> t<Net_assignment> p<82> c<70> l<4:11> el<4:19>
n<> u<82> t<List_of_net_assignments> p<83> c<81> l<4:11> el<4:19>
n<> u<83> t<Continuous_assign> p<84> c<82> l<4:4> el<4:20>
n<> u<84> t<Module_common_item> p<85> c<83> l<4:4> el<4:20>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<4:4> el<4:20>
n<> u<86> t<Non_port_module_item> p<87> c<85> l<4:4> el<4:20>
n<> u<87> t<Module_item> p<88> c<86> l<4:4> el<4:20>
n<> u<88> t<Module_declaration> p<89> c<5> l<1:1> el<5:10>
n<> u<89> t<Description> p<90> c<88> l<1:1> el<5:10>
n<> u<90> t<Source_text> p<91> c<89> l<1:1> el<5:10>
n<> u<91> t<Top_level_rule> l<1:1> el<6:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ReorderPatt/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ReorderPatt/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ReorderPatt/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:5:10, parent:work@top
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.x), line:2:18, endln:2:19, parent:work@top
    |vpiSize:1
    |vpiTypespec:
    \_array_typespec: , parent:work@top.x
      |vpiRange:
      \_range: , line:2:21, endln:2:24, parent:work@top.x
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiElemTypespec:
      \_int_typespec: , line:2:14, endln:2:17
        |vpiSigned:1
    |vpiSigned:1
    |vpiRange:
    \_range: , line:2:21, endln:2:24, parent:work@top.x
    |vpiName:x
    |vpiFullName:work@top.x
  |vpiParameter:
  \_parameter: (work@top.a), line:3:14, endln:3:15, parent:work@top
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiParamAssign:
  \_param_assign: , line:2:18, endln:2:37, parent:work@top
    |vpiRhs:
    \_operation: , line:2:28, endln:2:37
      |vpiOpType:75
      |vpiOperand:
      \_constant: , line:2:30, endln:2:32
        |vpiDecompile:10
        |vpiSize:64
        |UINT:10
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:2:34, endln:2:36
        |vpiDecompile:11
        |vpiSize:64
        |UINT:11
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.x), line:2:18, endln:2:19, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:3:14, endln:3:22, parent:work@top
    |vpiRhs:
    \_bit_select: (x), line:3:18, endln:3:22, parent:x
      |vpiParent:
      \_ref_obj: (x)
        |vpiName:x
      |vpiName:x
      |vpiIndex:
      \_constant: , line:3:20, endln:3:21, parent:x
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.a), line:3:14, endln:3:15, parent:work@top
  |vpiDefName:work@top
  |vpiContAssign:
  \_cont_assign: , line:4:11, endln:4:19, parent:work@top
    |vpiRhs:
    \_bit_select: (work@top.x), line:4:15, endln:4:19, parent:work@top.x
      |vpiParent:
      \_ref_obj: (work@top.x)
        |vpiName:x
        |vpiFullName:work@top.x
      |vpiName:x
      |vpiFullName:work@top.x
      |vpiIndex:
      \_constant: , line:4:17, endln:4:18, parent:work@top.x
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.b), line:4:11, endln:4:12
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (b)
        |vpiName:b
        |vpiNetType:1
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:5:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.x), line:2:18, endln:2:19, parent:work@top
    |vpiSize:1
    |vpiTypespec:
    \_array_typespec: , parent:work@top.x
      |vpiRange:
      \_range: , line:2:21, endln:2:24
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiElemTypespec:
      \_int_typespec: , line:2:14, endln:2:17
        |vpiSigned:1
    |vpiSigned:1
    |vpiRange:
    \_range: , line:2:21, endln:2:24, parent:work@top.x
      |vpiLeftRange:
      \_constant: , line:2:21, endln:2:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:23, endln:2:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiName:x
    |vpiFullName:work@top.x
  |vpiParameter:
  \_parameter: (work@top.a), line:3:14, endln:3:15, parent:work@top
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiParamAssign:
  \_param_assign: , line:2:18, endln:2:37, parent:work@top
    |vpiRhs:
    \_operation: , line:2:28, endln:2:37
      |vpiTypespec:
      \_array_typespec: 
        |vpiRange:
        \_range: , line:2:21, endln:2:24
          |vpiLeftRange:
          \_constant: , line:2:21, endln:2:22
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:23, endln:2:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiElemTypespec:
        \_int_typespec: , line:2:14, endln:2:17
          |vpiSigned:1
      |vpiOpType:75
      |vpiReordered:1
      |vpiOperand:
      \_constant: , line:2:34, endln:2:36
        |vpiDecompile:11
        |vpiSize:64
        |UINT:11
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:2:30, endln:2:32
        |vpiDecompile:10
        |vpiSize:64
        |UINT:10
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.x), line:2:18, endln:2:19, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:3:14, endln:3:22, parent:work@top
    |vpiRhs:
    \_constant: , line:3:18, endln:3:22
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.a), line:3:14, endln:3:15, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (b)
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:4:11, endln:4:19, parent:work@top
    |vpiRhs:
    \_bit_select: (work@top.x), line:4:15, endln:4:19, parent:work@top.x
      |vpiParent:
      \_ref_obj: (work@top.x), parent:work@top.x
        |vpiName:x
        |vpiFullName:work@top.x
        |vpiActual:
        \_operation: , line:2:28, endln:2:37
      |vpiName:x
      |vpiFullName:work@top.x
      |vpiIndex:
      \_constant: , line:4:17, endln:4:18, parent:work@top.x
    |vpiLhs:
    \_ref_obj: (work@top.b), line:4:11, endln:4:12
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (b)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ReorderPatt/dut.sv | ${SURELOG_DIR}/build/regression/ReorderPatt/roundtrip/dut_000.sv | 1 | 5 | 

