set_property LOCK_PINS {I0:A4 I1:A3 I2:A6 } [get_cell {mpeg2fpga_0/decoder_active_i_1}]
set_property LOCK_PINS {I0:A4 I1:A2 } [get_cell {mpeg2fpga_0/error_i_1}]
set_property LOCK_PINS {I0:A2 I1:A4 I2:A3 I3:A1 I4:A6 I5:A5 } [get_cell {mpeg2fpga_0/vld_err_i_1}]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A5 } [get_cell {mpeg2fpga_0/interrupt_i_3}]
set_property LOCK_PINS {I0:A2 I1:A1 I2:A3 } [get_cell {mpeg2fpga_0/FIFO36_72_slice1_i_1}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A2 I3:A4 } [get_cell {mpeg2fpga_0/VALID_i_1__0}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A1 } [get_cell {mpeg2fpga_0/osd_wr_en_in_i_2}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A3 I3:A4 I4:A2 I5:A6 } [get_cell {mpeg2fpga_0/reg_dta_out[16]_i_1}]
set_property LOCK_PINS {I0:A4 I1:A1 I2:A3 I3:A2 I4:A6 I5:A5 } [get_cell {mpeg2fpga_0/reg_dta_out[17]_i_1}]
set_property LOCK_PINS {I0:A2 I1:A1 I2:A4 I3:A6 I4:A5 I5:A3 } [get_cell {mpeg2fpga_0/reg_dta_out[18]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A6 I2:A1 I3:A2 I4:A4 I5:A5 } [get_cell {mpeg2fpga_0/reg_dta_out[19]_i_1}]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A2 I3:A1 I4:A6 I5:A5 } [get_cell {mpeg2fpga_0/reg_dta_out[20]_i_1}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A6 I3:A1 I4:A4 I5:A3 } [get_cell {mpeg2fpga_0/reg_dta_out[21]_i_1}]
set_property LOCK_PINS {I0:A4 I1:A1 I2:A6 I3:A2 I4:A5 I5:A3 } [get_cell {mpeg2fpga_0/reg_dta_out[22]_i_1}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A4 I4:A3 I5:A5 } [get_cell {mpeg2fpga_0/reg_dta_out[23]_i_1}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A3 I3:A1 I4:A4 I5:A6 } [get_cell {mpeg2fpga_0/reg_dta_out[24]_i_1}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A4 I3:A5 I4:A1 I5:A3 } [get_cell {mpeg2fpga_0/reg_dta_out[25]_i_1}]
set_property LOCK_PINS {I0:A4 I1:A1 I2:A3 I3:A6 I4:A2 I5:A5 } [get_cell {mpeg2fpga_0/reg_dta_out[26]_i_1}]
set_property LOCK_PINS {I0:A6 I1:A3 I2:A2 I3:A5 I4:A4 I5:A1 } [get_cell {mpeg2fpga_0/reg_dta_out[27]_i_1}]
set_property LOCK_PINS {I0:A2 I1:A1 I2:A3 I3:A5 I4:A4 I5:A6 } [get_cell {mpeg2fpga_0/reg_dta_out[28]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A5 I2:A1 I3:A4 I4:A2 I5:A6 } [get_cell {mpeg2fpga_0/reg_dta_out[29]_i_1}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A2 } [get_cell {mpeg2fpga_0/video_ch_i_3}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A3 I4:A6 } [get_cell {mpeg2fpga_0/deinterlace_i_1}]
set_property LOCK_PINS {I0:A4 I1:A6 I2:A2 I3:A3 I4:A1 } [get_cell {mpeg2fpga_0/horizontal_sync_start[11]_i_1}]
set_property LOCK_PINS {I0:A5 I1:A6 I2:A1 I3:A3 I4:A2 } [get_cell {mpeg2fpga_0/osd_clt_wr_addr[7]_i_1}]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A3 I3:A1 I4:A5 } [get_cell {mpeg2fpga_0/osd_clt_wr_dta[31]_i_1}]
set_property LOCK_PINS {I0:A5 I1:A6 I2:A2 I3:A3 I4:A4 } [get_cell {mpeg2fpga_0/osd_comp[1]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A6 I3:A3 I4:A2 } [get_cell {mpeg2fpga_0/osd_wr_dta_high[31]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A2 I2:A5 I3:A4 I4:A6 I5:A1 } [get_cell {mpeg2fpga_0/reg_dta_out[14]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A6 I3:A1 I4:A5 I5:A2 } [get_cell {mpeg2fpga_0/reg_dta_out[15]_i_1}]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A6 I3:A1 I4:A4 } [get_cell {mpeg2fpga_0/reg_dta_out[30]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A6 I2:A2 I3:A5 I4:A1 } [get_cell {mpeg2fpga_0/reg_dta_out[31]_i_2}]
set_property LOCK_PINS {I0:A3 I1:A6 I2:A4 I3:A1 I4:A2 } [get_cell {mpeg2fpga_0/testpoint_sel[3]_i_1}]
set_property LOCK_PINS {I0:A5 I1:A6 I2:A1 I3:A4 I4:A2 } [get_cell {mpeg2fpga_0/vertical_resolution[11]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A6 I3:A3 I4:A2 } [get_cell {mpeg2fpga_0/vertical_sync_start[11]_i_1}]
set_property LOCK_PINS {I0:A6 I1:A3 I2:A2 I3:A5 I4:A1 } [get_cell {mpeg2fpga_0/watchdog_interval[7]_i_1}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A5 I3:A3 I4:A4 } [get_cell {mpeg2fpga_0/horizontal_halfline[11]_i_1}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A4 I3:A3 I4:A5 } [get_cell {mpeg2fpga_0/horizontal_resolution[11]_i_1}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A4 I3:A3 I4:A1 I5:A5 } [get_cell {mpeg2fpga_0/interrupt_i_1}]
set_property LOCK_PINS {I0:A5 I1:A6 I2:A4 I3:A1 I4:A3 } [get_cell {mpeg2fpga_0/osd_wr_dta_low[31]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A3 I2:A6 I3:A5 I4:A2 } [get_cell {mpeg2fpga_0/reg_dta_out[11]_i_3}]
set_property LOCK_PINS {I0:A2 I1:A1 I2:A6 I3:A3 I4:A4 } [get_cell {mpeg2fpga_0/reg_dta_out[13]_i_3}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A4 I3:A1 I4:A3 } [get_cell {mpeg2fpga_0/reg_dta_out[2]_i_3}]
set_property LOCK_PINS {I0:A5 I1:A4 I2:A1 I3:A3 I4:A2 } [get_cell {mpeg2fpga_0/reg_dta_out[5]_i_3}]
set_property LOCK_PINS {I0:A2 I1:A1 I2:A6 I3:A4 I4:A3 } [get_cell {mpeg2fpga_0/reg_dta_out[6]_i_3}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A1 I3:A5 I4:A3 } [get_cell {mpeg2fpga_0/reg_dta_out[9]_i_3}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A4 I4:A3 } [get_cell {mpeg2fpga_0/syncgen_rst_inv_i_1}]
set_property LOCK_PINS {I0:A3 I1:A5 I2:A4 I3:A2 I4:A1 } [get_cell {mpeg2fpga_0/watchdog_status_rd_i_1}]
set_property LOCK_PINS {I0:A6 I1:A5 I2:A3 I3:A2 I4:A1 I5:A4 } [get_cell {mpeg2fpga_0/flush_vbuf_i_1}]
set_property LOCK_PINS {I0:A5 I1:A3 I2:A4 I3:A2 I4:A1 I5:A6 } [get_cell {mpeg2fpga_0/reg_dta_out[0]_i_2}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A1 I3:A6 I4:A2 } [get_cell {mpeg2fpga_0/reg_dta_out[0]_i_3}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A2 I3:A1 I4:A5 I5:A6 } [get_cell {mpeg2fpga_0/reg_dta_out[10]_i_2}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A3 I3:A1 I4:A4 } [get_cell {mpeg2fpga_0/reg_dta_out[10]_i_3}]
set_property LOCK_PINS {I0:A4 I1:A2 I2:A1 I3:A6 I4:A5 I5:A3 } [get_cell {mpeg2fpga_0/reg_dta_out[11]_i_2}]
set_property LOCK_PINS {I0:A6 I1:A5 I2:A2 I3:A4 I4:A1 I5:A3 } [get_cell {mpeg2fpga_0/reg_dta_out[12]_i_2}]
set_property LOCK_PINS {I0:A3 I1:A2 I2:A6 I3:A4 I4:A5 } [get_cell {mpeg2fpga_0/reg_dta_out[12]_i_3}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A1 I3:A6 I4:A3 I5:A4 } [get_cell {mpeg2fpga_0/reg_dta_out[13]_i_2}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A3 I3:A6 I4:A2 } [get_cell {mpeg2fpga_0/reg_dta_out[14]_i_2}]
set_property LOCK_PINS {I0:A4 I1:A6 I2:A5 I3:A3 I4:A1 } [get_cell {mpeg2fpga_0/reg_dta_out[15]_i_2}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A3 I3:A4 I4:A1 } [get_cell {mpeg2fpga_0/reg_dta_out[16]_i_2}]
set_property LOCK_PINS {I0:A6 I1:A3 I2:A1 I3:A5 I4:A4 } [get_cell {mpeg2fpga_0/reg_dta_out[17]_i_2}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5 I3:A3 I4:A6 } [get_cell {mpeg2fpga_0/reg_dta_out[18]_i_2}]
set_property LOCK_PINS {I0:A2 I1:A1 I2:A4 I3:A3 I4:A5 } [get_cell {mpeg2fpga_0/reg_dta_out[19]_i_2}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A1 I3:A2 I4:A3 I5:A6 } [get_cell {mpeg2fpga_0/reg_dta_out[1]_i_2}]
set_property LOCK_PINS {I0:A5 I1:A1 I2:A2 I3:A4 I4:A3 } [get_cell {mpeg2fpga_0/reg_dta_out[1]_i_3}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A3 I3:A6 I4:A4 } [get_cell {mpeg2fpga_0/reg_dta_out[20]_i_2}]
set_property LOCK_PINS {I0:A4 I1:A6 I2:A1 I3:A5 I4:A3 } [get_cell {mpeg2fpga_0/reg_dta_out[21]_i_2}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A3 I3:A6 I4:A2 } [get_cell {mpeg2fpga_0/reg_dta_out[22]_i_2}]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A1 I3:A2 I4:A3 } [get_cell {mpeg2fpga_0/reg_dta_out[23]_i_2}]
set_property LOCK_PINS {I0:A5 I1:A1 I2:A3 I3:A4 I4:A2 } [get_cell {mpeg2fpga_0/reg_dta_out[24]_i_2}]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A5 I3:A2 I4:A1 } [get_cell {mpeg2fpga_0/reg_dta_out[25]_i_2}]
set_property LOCK_PINS {I0:A2 I1:A3 I2:A5 I3:A4 I4:A1 } [get_cell {mpeg2fpga_0/reg_dta_out[26]_i_2}]
set_property LOCK_PINS {I0:A2 I1:A6 I2:A3 I3:A4 I4:A5 } [get_cell {mpeg2fpga_0/reg_dta_out[27]_i_2}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5 I3:A4 I4:A3 } [get_cell {mpeg2fpga_0/reg_dta_out[28]_i_2}]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A5 I3:A2 I4:A3 } [get_cell {mpeg2fpga_0/reg_dta_out[29]_i_2}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A6 I3:A4 I4:A3 I5:A5 } [get_cell {mpeg2fpga_0/reg_dta_out[2]_i_2}]
set_property LOCK_PINS {I0:A6 I1:A3 I2:A4 I3:A5 I4:A2 I5:A1 } [get_cell {mpeg2fpga_0/reg_dta_out[3]_i_2}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A2 I3:A6 I4:A5 } [get_cell {mpeg2fpga_0/reg_dta_out[3]_i_3}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6 I3:A4 I4:A2 I5:A5 } [get_cell {mpeg2fpga_0/reg_dta_out[4]_i_2}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6 I3:A2 I4:A5 } [get_cell {mpeg2fpga_0/reg_dta_out[4]_i_3}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A4 I3:A1 I4:A5 I5:A3 } [get_cell {mpeg2fpga_0/reg_dta_out[5]_i_2}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A1 I3:A6 I4:A3 I5:A4 } [get_cell {mpeg2fpga_0/reg_dta_out[6]_i_2}]
set_property LOCK_PINS {I0:A1 I1:A3 I2:A5 I3:A4 I4:A6 I5:A2 } [get_cell {mpeg2fpga_0/reg_dta_out[7]_i_2}]
set_property LOCK_PINS {I0:A6 I1:A5 I2:A3 I3:A2 I4:A4 } [get_cell {mpeg2fpga_0/reg_dta_out[7]_i_3}]
set_property LOCK_PINS {I0:A5 I1:A4 I2:A1 I3:A6 I4:A3 I5:A2 } [get_cell {mpeg2fpga_0/reg_dta_out[8]_i_2}]
set_property LOCK_PINS {I0:A4 I1:A1 I2:A3 I3:A5 I4:A6 } [get_cell {mpeg2fpga_0/reg_dta_out[8]_i_3}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A6 I3:A1 I4:A3 I5:A4 } [get_cell {mpeg2fpga_0/reg_dta_out[9]_i_2}]
set_property LOCK_PINS {I0:A4 I1:A6 I2:A1 I3:A2 I4:A3 } [get_cell {mpeg2fpga_0/osd_wr_en_in_i_1}]
set_property LOCK_PINS {I0:A2 I1:A4 I2:A5 I3:A6 I4:A3 I5:A1 } [get_cell {mpeg2fpga_0/video_ch_i_1}]
set_property LOCK_PINS {I0:A1 I1:A3 I2:A5 I3:A2 I4:A6 } [get_cell {mpeg2fpga_0/osd_enable_i_1}]
set_property LOCK_PINS {I0:A2 } [get_cell {mpeg2fpga_0/rff1[3]_i_1__2}]
set_property LOCK_PINS {I0:A4 I1:A2 } [get_cell {mpeg2fpga_0/rff1[3]_i_1__5}]
set_property LOCK_PINS {I0:A6 I1:A5 I2:A2 } [get_cell {mpeg2fpga_0/vid_out_wr_en_i_1}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A1 } [get_cell {mpeg2fpga_0/probe/testpoint_sel[0]_i_1}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A3 } [get_cell {mpeg2fpga_0/probe/testpoint_sel[1]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A2 } [get_cell {mpeg2fpga_0/probe/testpoint_sel[2]_i_1}]
set_property LOCK_PINS {I0:A5 I1:A4 I2:A3 } [get_cell {mpeg2fpga_0/probe/testpoint_sel[3]_i_1}]
set_property LOCK_PINS {I0:A1 } [get_cell {mpeg2fpga_0/rff1[3]_i_1__1}]
