// Seed: 1171324362
module module_0;
  always disable id_1;
  module_2();
  reg id_2;
  reg id_3, id_4;
  assign id_1 = 1;
  task id_5;
    begin
      if (1) begin
        id_4 <= (id_3);
      end else id_5 <= id_2;
    end
  endtask
endmodule
module module_1 (
    input  wire  id_0,
    input  wire  id_1,
    output uwire id_2,
    input  wand  id_3,
    output uwire id_4,
    output wire  id_5,
    output tri1  id_6
);
  assign id_4 = id_0;
  module_0();
  wire id_8;
endmodule
module module_2 ();
  integer id_1;
  wire id_2;
endmodule
