
LAMP_USB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000253d0  080000c0  080000c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d50  08025490  08025490  00026490  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080271e0  080271e0  000292d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080271e0  080271e0  000281e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080271e8  080271e8  000292d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080271e8  080271e8  000281e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080271ec  080271ec  000281ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d4  20000000  080271f0  00029000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          000066bc  200002d8  080274c4  000292d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20006994  080274c4  00029994  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000292d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004e4b0  00000000  00000000  000292fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000b1ff  00000000  00000000  000777ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002f10  00000000  00000000  000829b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002386  00000000  00000000  000858c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f8ea  00000000  00000000  00087c46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0004f179  00000000  00000000  000b7530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3f1d  00000000  00000000  001066a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ea5c6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b930  00000000  00000000  001ea60c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001f5f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200002d8 	.word	0x200002d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08025464 	.word	0x08025464

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200002dc 	.word	0x200002dc
 8000104:	08025464 	.word	0x08025464

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f002 fa7d 	bl	8002950 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f002 f9c1 	bl	80027e8 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f002 fa6f 	bl	8002950 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f002 fa65 	bl	8002950 <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f002 f9eb 	bl	8002870 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f002 f9e1 	bl	8002870 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	0008      	movs	r0, r1
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 fddf 	bl	8001088 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 fd67 	bl	8000fa8 <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fdd1 	bl	8001088 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fdc7 	bl	8001088 <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fd75 	bl	8000ff8 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 fd6b 	bl	8000ff8 <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			@ (mov r8, r8)

08000530 <__clzsi2>:
 8000530:	211c      	movs	r1, #28
 8000532:	2301      	movs	r3, #1
 8000534:	041b      	lsls	r3, r3, #16
 8000536:	4298      	cmp	r0, r3
 8000538:	d301      	bcc.n	800053e <__clzsi2+0xe>
 800053a:	0c00      	lsrs	r0, r0, #16
 800053c:	3910      	subs	r1, #16
 800053e:	0a1b      	lsrs	r3, r3, #8
 8000540:	4298      	cmp	r0, r3
 8000542:	d301      	bcc.n	8000548 <__clzsi2+0x18>
 8000544:	0a00      	lsrs	r0, r0, #8
 8000546:	3908      	subs	r1, #8
 8000548:	091b      	lsrs	r3, r3, #4
 800054a:	4298      	cmp	r0, r3
 800054c:	d301      	bcc.n	8000552 <__clzsi2+0x22>
 800054e:	0900      	lsrs	r0, r0, #4
 8000550:	3904      	subs	r1, #4
 8000552:	a202      	add	r2, pc, #8	@ (adr r2, 800055c <__clzsi2+0x2c>)
 8000554:	5c10      	ldrb	r0, [r2, r0]
 8000556:	1840      	adds	r0, r0, r1
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			@ (mov r8, r8)
 800055c:	02020304 	.word	0x02020304
 8000560:	01010101 	.word	0x01010101
	...

0800056c <__aeabi_ldivmod>:
 800056c:	2b00      	cmp	r3, #0
 800056e:	d115      	bne.n	800059c <__aeabi_ldivmod+0x30>
 8000570:	2a00      	cmp	r2, #0
 8000572:	d113      	bne.n	800059c <__aeabi_ldivmod+0x30>
 8000574:	2900      	cmp	r1, #0
 8000576:	db06      	blt.n	8000586 <__aeabi_ldivmod+0x1a>
 8000578:	dc01      	bgt.n	800057e <__aeabi_ldivmod+0x12>
 800057a:	2800      	cmp	r0, #0
 800057c:	d006      	beq.n	800058c <__aeabi_ldivmod+0x20>
 800057e:	2000      	movs	r0, #0
 8000580:	43c0      	mvns	r0, r0
 8000582:	0841      	lsrs	r1, r0, #1
 8000584:	e002      	b.n	800058c <__aeabi_ldivmod+0x20>
 8000586:	2180      	movs	r1, #128	@ 0x80
 8000588:	0609      	lsls	r1, r1, #24
 800058a:	2000      	movs	r0, #0
 800058c:	b407      	push	{r0, r1, r2}
 800058e:	4802      	ldr	r0, [pc, #8]	@ (8000598 <__aeabi_ldivmod+0x2c>)
 8000590:	a101      	add	r1, pc, #4	@ (adr r1, 8000598 <__aeabi_ldivmod+0x2c>)
 8000592:	1840      	adds	r0, r0, r1
 8000594:	9002      	str	r0, [sp, #8]
 8000596:	bd03      	pop	{r0, r1, pc}
 8000598:	fffffea5 	.word	0xfffffea5
 800059c:	b403      	push	{r0, r1}
 800059e:	4668      	mov	r0, sp
 80005a0:	b501      	push	{r0, lr}
 80005a2:	9802      	ldr	r0, [sp, #8]
 80005a4:	f000 f9da 	bl	800095c <__gnu_ldivmod_helper>
 80005a8:	9b01      	ldr	r3, [sp, #4]
 80005aa:	469e      	mov	lr, r3
 80005ac:	b002      	add	sp, #8
 80005ae:	bc0c      	pop	{r2, r3}
 80005b0:	4770      	bx	lr
 80005b2:	46c0      	nop			@ (mov r8, r8)

080005b4 <__aeabi_uldivmod>:
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d111      	bne.n	80005dc <__aeabi_uldivmod+0x28>
 80005b8:	2a00      	cmp	r2, #0
 80005ba:	d10f      	bne.n	80005dc <__aeabi_uldivmod+0x28>
 80005bc:	2900      	cmp	r1, #0
 80005be:	d100      	bne.n	80005c2 <__aeabi_uldivmod+0xe>
 80005c0:	2800      	cmp	r0, #0
 80005c2:	d002      	beq.n	80005ca <__aeabi_uldivmod+0x16>
 80005c4:	2100      	movs	r1, #0
 80005c6:	43c9      	mvns	r1, r1
 80005c8:	0008      	movs	r0, r1
 80005ca:	b407      	push	{r0, r1, r2}
 80005cc:	4802      	ldr	r0, [pc, #8]	@ (80005d8 <__aeabi_uldivmod+0x24>)
 80005ce:	a102      	add	r1, pc, #8	@ (adr r1, 80005d8 <__aeabi_uldivmod+0x24>)
 80005d0:	1840      	adds	r0, r0, r1
 80005d2:	9002      	str	r0, [sp, #8]
 80005d4:	bd03      	pop	{r0, r1, pc}
 80005d6:	46c0      	nop			@ (mov r8, r8)
 80005d8:	fffffe65 	.word	0xfffffe65
 80005dc:	b403      	push	{r0, r1}
 80005de:	4668      	mov	r0, sp
 80005e0:	b501      	push	{r0, lr}
 80005e2:	9802      	ldr	r0, [sp, #8]
 80005e4:	f000 f8ee 	bl	80007c4 <__udivmoddi4>
 80005e8:	9b01      	ldr	r3, [sp, #4]
 80005ea:	469e      	mov	lr, r3
 80005ec:	b002      	add	sp, #8
 80005ee:	bc0c      	pop	{r2, r3}
 80005f0:	4770      	bx	lr
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__aeabi_lmul>:
 80005f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005f6:	46ce      	mov	lr, r9
 80005f8:	4699      	mov	r9, r3
 80005fa:	0c03      	lsrs	r3, r0, #16
 80005fc:	469c      	mov	ip, r3
 80005fe:	0413      	lsls	r3, r2, #16
 8000600:	4647      	mov	r7, r8
 8000602:	0c1b      	lsrs	r3, r3, #16
 8000604:	001d      	movs	r5, r3
 8000606:	000e      	movs	r6, r1
 8000608:	4661      	mov	r1, ip
 800060a:	0404      	lsls	r4, r0, #16
 800060c:	0c24      	lsrs	r4, r4, #16
 800060e:	b580      	push	{r7, lr}
 8000610:	0007      	movs	r7, r0
 8000612:	0c10      	lsrs	r0, r2, #16
 8000614:	434b      	muls	r3, r1
 8000616:	4365      	muls	r5, r4
 8000618:	4341      	muls	r1, r0
 800061a:	4360      	muls	r0, r4
 800061c:	0c2c      	lsrs	r4, r5, #16
 800061e:	18c0      	adds	r0, r0, r3
 8000620:	1824      	adds	r4, r4, r0
 8000622:	468c      	mov	ip, r1
 8000624:	42a3      	cmp	r3, r4
 8000626:	d903      	bls.n	8000630 <__aeabi_lmul+0x3c>
 8000628:	2380      	movs	r3, #128	@ 0x80
 800062a:	025b      	lsls	r3, r3, #9
 800062c:	4698      	mov	r8, r3
 800062e:	44c4      	add	ip, r8
 8000630:	4649      	mov	r1, r9
 8000632:	4379      	muls	r1, r7
 8000634:	4356      	muls	r6, r2
 8000636:	0c23      	lsrs	r3, r4, #16
 8000638:	042d      	lsls	r5, r5, #16
 800063a:	0c2d      	lsrs	r5, r5, #16
 800063c:	1989      	adds	r1, r1, r6
 800063e:	4463      	add	r3, ip
 8000640:	0424      	lsls	r4, r4, #16
 8000642:	1960      	adds	r0, r4, r5
 8000644:	18c9      	adds	r1, r1, r3
 8000646:	bcc0      	pop	{r6, r7}
 8000648:	46b9      	mov	r9, r7
 800064a:	46b0      	mov	r8, r6
 800064c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800064e:	46c0      	nop			@ (mov r8, r8)

08000650 <__aeabi_f2uiz>:
 8000650:	219e      	movs	r1, #158	@ 0x9e
 8000652:	b510      	push	{r4, lr}
 8000654:	05c9      	lsls	r1, r1, #23
 8000656:	1c04      	adds	r4, r0, #0
 8000658:	f7ff ff60 	bl	800051c <__aeabi_fcmpge>
 800065c:	2800      	cmp	r0, #0
 800065e:	d103      	bne.n	8000668 <__aeabi_f2uiz+0x18>
 8000660:	1c20      	adds	r0, r4, #0
 8000662:	f001 f92d 	bl	80018c0 <__aeabi_f2iz>
 8000666:	bd10      	pop	{r4, pc}
 8000668:	219e      	movs	r1, #158	@ 0x9e
 800066a:	1c20      	adds	r0, r4, #0
 800066c:	05c9      	lsls	r1, r1, #23
 800066e:	f000 fead 	bl	80013cc <__aeabi_fsub>
 8000672:	f001 f925 	bl	80018c0 <__aeabi_f2iz>
 8000676:	2380      	movs	r3, #128	@ 0x80
 8000678:	061b      	lsls	r3, r3, #24
 800067a:	469c      	mov	ip, r3
 800067c:	4460      	add	r0, ip
 800067e:	e7f2      	b.n	8000666 <__aeabi_f2uiz+0x16>

08000680 <__aeabi_d2uiz>:
 8000680:	b570      	push	{r4, r5, r6, lr}
 8000682:	2200      	movs	r2, #0
 8000684:	4b0c      	ldr	r3, [pc, #48]	@ (80006b8 <__aeabi_d2uiz+0x38>)
 8000686:	0004      	movs	r4, r0
 8000688:	000d      	movs	r5, r1
 800068a:	f7ff ff0d 	bl	80004a8 <__aeabi_dcmpge>
 800068e:	2800      	cmp	r0, #0
 8000690:	d104      	bne.n	800069c <__aeabi_d2uiz+0x1c>
 8000692:	0020      	movs	r0, r4
 8000694:	0029      	movs	r1, r5
 8000696:	f003 f8db 	bl	8003850 <__aeabi_d2iz>
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <__aeabi_d2uiz+0x38>)
 800069e:	2200      	movs	r2, #0
 80006a0:	0020      	movs	r0, r4
 80006a2:	0029      	movs	r1, r5
 80006a4:	f002 fca8 	bl	8002ff8 <__aeabi_dsub>
 80006a8:	f003 f8d2 	bl	8003850 <__aeabi_d2iz>
 80006ac:	2380      	movs	r3, #128	@ 0x80
 80006ae:	061b      	lsls	r3, r3, #24
 80006b0:	469c      	mov	ip, r3
 80006b2:	4460      	add	r0, ip
 80006b4:	e7f1      	b.n	800069a <__aeabi_d2uiz+0x1a>
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	41e00000 	.word	0x41e00000

080006bc <__aeabi_d2lz>:
 80006bc:	b570      	push	{r4, r5, r6, lr}
 80006be:	2200      	movs	r2, #0
 80006c0:	2300      	movs	r3, #0
 80006c2:	0004      	movs	r4, r0
 80006c4:	000d      	movs	r5, r1
 80006c6:	f7ff fed1 	bl	800046c <__aeabi_dcmplt>
 80006ca:	2800      	cmp	r0, #0
 80006cc:	d108      	bne.n	80006e0 <__aeabi_d2lz+0x24>
 80006ce:	0020      	movs	r0, r4
 80006d0:	0029      	movs	r1, r5
 80006d2:	f000 f80f 	bl	80006f4 <__aeabi_d2ulz>
 80006d6:	0002      	movs	r2, r0
 80006d8:	000b      	movs	r3, r1
 80006da:	0010      	movs	r0, r2
 80006dc:	0019      	movs	r1, r3
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	2380      	movs	r3, #128	@ 0x80
 80006e2:	061b      	lsls	r3, r3, #24
 80006e4:	18e9      	adds	r1, r5, r3
 80006e6:	0020      	movs	r0, r4
 80006e8:	f000 f804 	bl	80006f4 <__aeabi_d2ulz>
 80006ec:	2300      	movs	r3, #0
 80006ee:	4242      	negs	r2, r0
 80006f0:	418b      	sbcs	r3, r1
 80006f2:	e7f2      	b.n	80006da <__aeabi_d2lz+0x1e>

080006f4 <__aeabi_d2ulz>:
 80006f4:	b570      	push	{r4, r5, r6, lr}
 80006f6:	2200      	movs	r2, #0
 80006f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000728 <__aeabi_d2ulz+0x34>)
 80006fa:	000d      	movs	r5, r1
 80006fc:	0004      	movs	r4, r0
 80006fe:	f002 f995 	bl	8002a2c <__aeabi_dmul>
 8000702:	f7ff ffbd 	bl	8000680 <__aeabi_d2uiz>
 8000706:	0006      	movs	r6, r0
 8000708:	f003 f90c 	bl	8003924 <__aeabi_ui2d>
 800070c:	2200      	movs	r2, #0
 800070e:	4b07      	ldr	r3, [pc, #28]	@ (800072c <__aeabi_d2ulz+0x38>)
 8000710:	f002 f98c 	bl	8002a2c <__aeabi_dmul>
 8000714:	0002      	movs	r2, r0
 8000716:	000b      	movs	r3, r1
 8000718:	0020      	movs	r0, r4
 800071a:	0029      	movs	r1, r5
 800071c:	f002 fc6c 	bl	8002ff8 <__aeabi_dsub>
 8000720:	f7ff ffae 	bl	8000680 <__aeabi_d2uiz>
 8000724:	0031      	movs	r1, r6
 8000726:	bd70      	pop	{r4, r5, r6, pc}
 8000728:	3df00000 	.word	0x3df00000
 800072c:	41f00000 	.word	0x41f00000

08000730 <__aeabi_l2f>:
 8000730:	2201      	movs	r2, #1
 8000732:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000734:	000d      	movs	r5, r1
 8000736:	0004      	movs	r4, r0
 8000738:	4b14      	ldr	r3, [pc, #80]	@ (800078c <__aeabi_l2f+0x5c>)
 800073a:	4252      	negs	r2, r2
 800073c:	2180      	movs	r1, #128	@ 0x80
 800073e:	1912      	adds	r2, r2, r4
 8000740:	416b      	adcs	r3, r5
 8000742:	03c9      	lsls	r1, r1, #15
 8000744:	428b      	cmp	r3, r1
 8000746:	d217      	bcs.n	8000778 <__aeabi_l2f+0x48>
 8000748:	4911      	ldr	r1, [pc, #68]	@ (8000790 <__aeabi_l2f+0x60>)
 800074a:	428b      	cmp	r3, r1
 800074c:	d012      	beq.n	8000774 <__aeabi_l2f+0x44>
 800074e:	0028      	movs	r0, r5
 8000750:	f003 f8ba 	bl	80038c8 <__aeabi_i2d>
 8000754:	2200      	movs	r2, #0
 8000756:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <__aeabi_l2f+0x64>)
 8000758:	f002 f968 	bl	8002a2c <__aeabi_dmul>
 800075c:	0006      	movs	r6, r0
 800075e:	000f      	movs	r7, r1
 8000760:	0020      	movs	r0, r4
 8000762:	f003 f8df 	bl	8003924 <__aeabi_ui2d>
 8000766:	0032      	movs	r2, r6
 8000768:	003b      	movs	r3, r7
 800076a:	f001 f95f 	bl	8001a2c <__aeabi_dadd>
 800076e:	f003 f945 	bl	80039fc <__aeabi_d2f>
 8000772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000774:	3202      	adds	r2, #2
 8000776:	d9ea      	bls.n	800074e <__aeabi_l2f+0x1e>
 8000778:	0563      	lsls	r3, r4, #21
 800077a:	d0e8      	beq.n	800074e <__aeabi_l2f+0x1e>
 800077c:	2180      	movs	r1, #128	@ 0x80
 800077e:	0ae3      	lsrs	r3, r4, #11
 8000780:	02db      	lsls	r3, r3, #11
 8000782:	0109      	lsls	r1, r1, #4
 8000784:	4319      	orrs	r1, r3
 8000786:	000c      	movs	r4, r1
 8000788:	e7e1      	b.n	800074e <__aeabi_l2f+0x1e>
 800078a:	46c0      	nop			@ (mov r8, r8)
 800078c:	001fffff 	.word	0x001fffff
 8000790:	003fffff 	.word	0x003fffff
 8000794:	41f00000 	.word	0x41f00000

08000798 <__aeabi_l2d>:
 8000798:	b570      	push	{r4, r5, r6, lr}
 800079a:	0006      	movs	r6, r0
 800079c:	0008      	movs	r0, r1
 800079e:	f003 f893 	bl	80038c8 <__aeabi_i2d>
 80007a2:	2200      	movs	r2, #0
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <__aeabi_l2d+0x28>)
 80007a6:	f002 f941 	bl	8002a2c <__aeabi_dmul>
 80007aa:	000d      	movs	r5, r1
 80007ac:	0004      	movs	r4, r0
 80007ae:	0030      	movs	r0, r6
 80007b0:	f003 f8b8 	bl	8003924 <__aeabi_ui2d>
 80007b4:	002b      	movs	r3, r5
 80007b6:	0022      	movs	r2, r4
 80007b8:	f001 f938 	bl	8001a2c <__aeabi_dadd>
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	46c0      	nop			@ (mov r8, r8)
 80007c0:	41f00000 	.word	0x41f00000

080007c4 <__udivmoddi4>:
 80007c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007c6:	4657      	mov	r7, sl
 80007c8:	464e      	mov	r6, r9
 80007ca:	4645      	mov	r5, r8
 80007cc:	46de      	mov	lr, fp
 80007ce:	b5e0      	push	{r5, r6, r7, lr}
 80007d0:	0004      	movs	r4, r0
 80007d2:	000d      	movs	r5, r1
 80007d4:	4692      	mov	sl, r2
 80007d6:	4699      	mov	r9, r3
 80007d8:	b083      	sub	sp, #12
 80007da:	428b      	cmp	r3, r1
 80007dc:	d830      	bhi.n	8000840 <__udivmoddi4+0x7c>
 80007de:	d02d      	beq.n	800083c <__udivmoddi4+0x78>
 80007e0:	4649      	mov	r1, r9
 80007e2:	4650      	mov	r0, sl
 80007e4:	f003 f98c 	bl	8003b00 <__clzdi2>
 80007e8:	0029      	movs	r1, r5
 80007ea:	0006      	movs	r6, r0
 80007ec:	0020      	movs	r0, r4
 80007ee:	f003 f987 	bl	8003b00 <__clzdi2>
 80007f2:	1a33      	subs	r3, r6, r0
 80007f4:	4698      	mov	r8, r3
 80007f6:	3b20      	subs	r3, #32
 80007f8:	d434      	bmi.n	8000864 <__udivmoddi4+0xa0>
 80007fa:	469b      	mov	fp, r3
 80007fc:	4653      	mov	r3, sl
 80007fe:	465a      	mov	r2, fp
 8000800:	4093      	lsls	r3, r2
 8000802:	4642      	mov	r2, r8
 8000804:	001f      	movs	r7, r3
 8000806:	4653      	mov	r3, sl
 8000808:	4093      	lsls	r3, r2
 800080a:	001e      	movs	r6, r3
 800080c:	42af      	cmp	r7, r5
 800080e:	d83b      	bhi.n	8000888 <__udivmoddi4+0xc4>
 8000810:	42af      	cmp	r7, r5
 8000812:	d100      	bne.n	8000816 <__udivmoddi4+0x52>
 8000814:	e079      	b.n	800090a <__udivmoddi4+0x146>
 8000816:	465b      	mov	r3, fp
 8000818:	1ba4      	subs	r4, r4, r6
 800081a:	41bd      	sbcs	r5, r7
 800081c:	2b00      	cmp	r3, #0
 800081e:	da00      	bge.n	8000822 <__udivmoddi4+0x5e>
 8000820:	e076      	b.n	8000910 <__udivmoddi4+0x14c>
 8000822:	2200      	movs	r2, #0
 8000824:	2300      	movs	r3, #0
 8000826:	9200      	str	r2, [sp, #0]
 8000828:	9301      	str	r3, [sp, #4]
 800082a:	2301      	movs	r3, #1
 800082c:	465a      	mov	r2, fp
 800082e:	4093      	lsls	r3, r2
 8000830:	9301      	str	r3, [sp, #4]
 8000832:	2301      	movs	r3, #1
 8000834:	4642      	mov	r2, r8
 8000836:	4093      	lsls	r3, r2
 8000838:	9300      	str	r3, [sp, #0]
 800083a:	e029      	b.n	8000890 <__udivmoddi4+0xcc>
 800083c:	4282      	cmp	r2, r0
 800083e:	d9cf      	bls.n	80007e0 <__udivmoddi4+0x1c>
 8000840:	2200      	movs	r2, #0
 8000842:	2300      	movs	r3, #0
 8000844:	9200      	str	r2, [sp, #0]
 8000846:	9301      	str	r3, [sp, #4]
 8000848:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <__udivmoddi4+0x8e>
 800084e:	601c      	str	r4, [r3, #0]
 8000850:	605d      	str	r5, [r3, #4]
 8000852:	9800      	ldr	r0, [sp, #0]
 8000854:	9901      	ldr	r1, [sp, #4]
 8000856:	b003      	add	sp, #12
 8000858:	bcf0      	pop	{r4, r5, r6, r7}
 800085a:	46bb      	mov	fp, r7
 800085c:	46b2      	mov	sl, r6
 800085e:	46a9      	mov	r9, r5
 8000860:	46a0      	mov	r8, r4
 8000862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000864:	4642      	mov	r2, r8
 8000866:	469b      	mov	fp, r3
 8000868:	2320      	movs	r3, #32
 800086a:	1a9b      	subs	r3, r3, r2
 800086c:	4652      	mov	r2, sl
 800086e:	40da      	lsrs	r2, r3
 8000870:	4641      	mov	r1, r8
 8000872:	0013      	movs	r3, r2
 8000874:	464a      	mov	r2, r9
 8000876:	408a      	lsls	r2, r1
 8000878:	0017      	movs	r7, r2
 800087a:	4642      	mov	r2, r8
 800087c:	431f      	orrs	r7, r3
 800087e:	4653      	mov	r3, sl
 8000880:	4093      	lsls	r3, r2
 8000882:	001e      	movs	r6, r3
 8000884:	42af      	cmp	r7, r5
 8000886:	d9c3      	bls.n	8000810 <__udivmoddi4+0x4c>
 8000888:	2200      	movs	r2, #0
 800088a:	2300      	movs	r3, #0
 800088c:	9200      	str	r2, [sp, #0]
 800088e:	9301      	str	r3, [sp, #4]
 8000890:	4643      	mov	r3, r8
 8000892:	2b00      	cmp	r3, #0
 8000894:	d0d8      	beq.n	8000848 <__udivmoddi4+0x84>
 8000896:	07fb      	lsls	r3, r7, #31
 8000898:	0872      	lsrs	r2, r6, #1
 800089a:	431a      	orrs	r2, r3
 800089c:	4646      	mov	r6, r8
 800089e:	087b      	lsrs	r3, r7, #1
 80008a0:	e00e      	b.n	80008c0 <__udivmoddi4+0xfc>
 80008a2:	42ab      	cmp	r3, r5
 80008a4:	d101      	bne.n	80008aa <__udivmoddi4+0xe6>
 80008a6:	42a2      	cmp	r2, r4
 80008a8:	d80c      	bhi.n	80008c4 <__udivmoddi4+0x100>
 80008aa:	1aa4      	subs	r4, r4, r2
 80008ac:	419d      	sbcs	r5, r3
 80008ae:	2001      	movs	r0, #1
 80008b0:	1924      	adds	r4, r4, r4
 80008b2:	416d      	adcs	r5, r5
 80008b4:	2100      	movs	r1, #0
 80008b6:	3e01      	subs	r6, #1
 80008b8:	1824      	adds	r4, r4, r0
 80008ba:	414d      	adcs	r5, r1
 80008bc:	2e00      	cmp	r6, #0
 80008be:	d006      	beq.n	80008ce <__udivmoddi4+0x10a>
 80008c0:	42ab      	cmp	r3, r5
 80008c2:	d9ee      	bls.n	80008a2 <__udivmoddi4+0xde>
 80008c4:	3e01      	subs	r6, #1
 80008c6:	1924      	adds	r4, r4, r4
 80008c8:	416d      	adcs	r5, r5
 80008ca:	2e00      	cmp	r6, #0
 80008cc:	d1f8      	bne.n	80008c0 <__udivmoddi4+0xfc>
 80008ce:	9800      	ldr	r0, [sp, #0]
 80008d0:	9901      	ldr	r1, [sp, #4]
 80008d2:	465b      	mov	r3, fp
 80008d4:	1900      	adds	r0, r0, r4
 80008d6:	4169      	adcs	r1, r5
 80008d8:	2b00      	cmp	r3, #0
 80008da:	db24      	blt.n	8000926 <__udivmoddi4+0x162>
 80008dc:	002b      	movs	r3, r5
 80008de:	465a      	mov	r2, fp
 80008e0:	4644      	mov	r4, r8
 80008e2:	40d3      	lsrs	r3, r2
 80008e4:	002a      	movs	r2, r5
 80008e6:	40e2      	lsrs	r2, r4
 80008e8:	001c      	movs	r4, r3
 80008ea:	465b      	mov	r3, fp
 80008ec:	0015      	movs	r5, r2
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	db2a      	blt.n	8000948 <__udivmoddi4+0x184>
 80008f2:	0026      	movs	r6, r4
 80008f4:	409e      	lsls	r6, r3
 80008f6:	0033      	movs	r3, r6
 80008f8:	0026      	movs	r6, r4
 80008fa:	4647      	mov	r7, r8
 80008fc:	40be      	lsls	r6, r7
 80008fe:	0032      	movs	r2, r6
 8000900:	1a80      	subs	r0, r0, r2
 8000902:	4199      	sbcs	r1, r3
 8000904:	9000      	str	r0, [sp, #0]
 8000906:	9101      	str	r1, [sp, #4]
 8000908:	e79e      	b.n	8000848 <__udivmoddi4+0x84>
 800090a:	42a3      	cmp	r3, r4
 800090c:	d8bc      	bhi.n	8000888 <__udivmoddi4+0xc4>
 800090e:	e782      	b.n	8000816 <__udivmoddi4+0x52>
 8000910:	4642      	mov	r2, r8
 8000912:	2320      	movs	r3, #32
 8000914:	2100      	movs	r1, #0
 8000916:	1a9b      	subs	r3, r3, r2
 8000918:	2200      	movs	r2, #0
 800091a:	9100      	str	r1, [sp, #0]
 800091c:	9201      	str	r2, [sp, #4]
 800091e:	2201      	movs	r2, #1
 8000920:	40da      	lsrs	r2, r3
 8000922:	9201      	str	r2, [sp, #4]
 8000924:	e785      	b.n	8000832 <__udivmoddi4+0x6e>
 8000926:	4642      	mov	r2, r8
 8000928:	2320      	movs	r3, #32
 800092a:	1a9b      	subs	r3, r3, r2
 800092c:	002a      	movs	r2, r5
 800092e:	4646      	mov	r6, r8
 8000930:	409a      	lsls	r2, r3
 8000932:	0023      	movs	r3, r4
 8000934:	40f3      	lsrs	r3, r6
 8000936:	4644      	mov	r4, r8
 8000938:	4313      	orrs	r3, r2
 800093a:	002a      	movs	r2, r5
 800093c:	40e2      	lsrs	r2, r4
 800093e:	001c      	movs	r4, r3
 8000940:	465b      	mov	r3, fp
 8000942:	0015      	movs	r5, r2
 8000944:	2b00      	cmp	r3, #0
 8000946:	dad4      	bge.n	80008f2 <__udivmoddi4+0x12e>
 8000948:	4642      	mov	r2, r8
 800094a:	002f      	movs	r7, r5
 800094c:	2320      	movs	r3, #32
 800094e:	0026      	movs	r6, r4
 8000950:	4097      	lsls	r7, r2
 8000952:	1a9b      	subs	r3, r3, r2
 8000954:	40de      	lsrs	r6, r3
 8000956:	003b      	movs	r3, r7
 8000958:	4333      	orrs	r3, r6
 800095a:	e7cd      	b.n	80008f8 <__udivmoddi4+0x134>

0800095c <__gnu_ldivmod_helper>:
 800095c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800095e:	46ce      	mov	lr, r9
 8000960:	4647      	mov	r7, r8
 8000962:	b580      	push	{r7, lr}
 8000964:	4691      	mov	r9, r2
 8000966:	4698      	mov	r8, r3
 8000968:	0004      	movs	r4, r0
 800096a:	000d      	movs	r5, r1
 800096c:	f003 f8d4 	bl	8003b18 <__divdi3>
 8000970:	0007      	movs	r7, r0
 8000972:	000e      	movs	r6, r1
 8000974:	0002      	movs	r2, r0
 8000976:	000b      	movs	r3, r1
 8000978:	4648      	mov	r0, r9
 800097a:	4641      	mov	r1, r8
 800097c:	f7ff fe3a 	bl	80005f4 <__aeabi_lmul>
 8000980:	1a24      	subs	r4, r4, r0
 8000982:	418d      	sbcs	r5, r1
 8000984:	9b08      	ldr	r3, [sp, #32]
 8000986:	0038      	movs	r0, r7
 8000988:	0031      	movs	r1, r6
 800098a:	601c      	str	r4, [r3, #0]
 800098c:	605d      	str	r5, [r3, #4]
 800098e:	bcc0      	pop	{r6, r7}
 8000990:	46b9      	mov	r9, r7
 8000992:	46b0      	mov	r8, r6
 8000994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000996:	46c0      	nop			@ (mov r8, r8)

08000998 <__aeabi_fadd>:
 8000998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800099a:	024b      	lsls	r3, r1, #9
 800099c:	0a5a      	lsrs	r2, r3, #9
 800099e:	4694      	mov	ip, r2
 80009a0:	004a      	lsls	r2, r1, #1
 80009a2:	0fc9      	lsrs	r1, r1, #31
 80009a4:	46ce      	mov	lr, r9
 80009a6:	4647      	mov	r7, r8
 80009a8:	4689      	mov	r9, r1
 80009aa:	0045      	lsls	r5, r0, #1
 80009ac:	0246      	lsls	r6, r0, #9
 80009ae:	0e2d      	lsrs	r5, r5, #24
 80009b0:	0e12      	lsrs	r2, r2, #24
 80009b2:	b580      	push	{r7, lr}
 80009b4:	0999      	lsrs	r1, r3, #6
 80009b6:	0a77      	lsrs	r7, r6, #9
 80009b8:	0fc4      	lsrs	r4, r0, #31
 80009ba:	09b6      	lsrs	r6, r6, #6
 80009bc:	1aab      	subs	r3, r5, r2
 80009be:	454c      	cmp	r4, r9
 80009c0:	d020      	beq.n	8000a04 <__aeabi_fadd+0x6c>
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	dd0c      	ble.n	80009e0 <__aeabi_fadd+0x48>
 80009c6:	2a00      	cmp	r2, #0
 80009c8:	d134      	bne.n	8000a34 <__aeabi_fadd+0x9c>
 80009ca:	2900      	cmp	r1, #0
 80009cc:	d02a      	beq.n	8000a24 <__aeabi_fadd+0x8c>
 80009ce:	1e5a      	subs	r2, r3, #1
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	d100      	bne.n	80009d6 <__aeabi_fadd+0x3e>
 80009d4:	e08f      	b.n	8000af6 <__aeabi_fadd+0x15e>
 80009d6:	2bff      	cmp	r3, #255	@ 0xff
 80009d8:	d100      	bne.n	80009dc <__aeabi_fadd+0x44>
 80009da:	e0cd      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 80009dc:	0013      	movs	r3, r2
 80009de:	e02f      	b.n	8000a40 <__aeabi_fadd+0xa8>
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d060      	beq.n	8000aa6 <__aeabi_fadd+0x10e>
 80009e4:	1b53      	subs	r3, r2, r5
 80009e6:	2d00      	cmp	r5, #0
 80009e8:	d000      	beq.n	80009ec <__aeabi_fadd+0x54>
 80009ea:	e0ee      	b.n	8000bca <__aeabi_fadd+0x232>
 80009ec:	2e00      	cmp	r6, #0
 80009ee:	d100      	bne.n	80009f2 <__aeabi_fadd+0x5a>
 80009f0:	e13e      	b.n	8000c70 <__aeabi_fadd+0x2d8>
 80009f2:	1e5c      	subs	r4, r3, #1
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d100      	bne.n	80009fa <__aeabi_fadd+0x62>
 80009f8:	e16b      	b.n	8000cd2 <__aeabi_fadd+0x33a>
 80009fa:	2bff      	cmp	r3, #255	@ 0xff
 80009fc:	d100      	bne.n	8000a00 <__aeabi_fadd+0x68>
 80009fe:	e0b9      	b.n	8000b74 <__aeabi_fadd+0x1dc>
 8000a00:	0023      	movs	r3, r4
 8000a02:	e0e7      	b.n	8000bd4 <__aeabi_fadd+0x23c>
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	dc00      	bgt.n	8000a0a <__aeabi_fadd+0x72>
 8000a08:	e0a4      	b.n	8000b54 <__aeabi_fadd+0x1bc>
 8000a0a:	2a00      	cmp	r2, #0
 8000a0c:	d069      	beq.n	8000ae2 <__aeabi_fadd+0x14a>
 8000a0e:	2dff      	cmp	r5, #255	@ 0xff
 8000a10:	d100      	bne.n	8000a14 <__aeabi_fadd+0x7c>
 8000a12:	e0b1      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 8000a14:	2280      	movs	r2, #128	@ 0x80
 8000a16:	04d2      	lsls	r2, r2, #19
 8000a18:	4311      	orrs	r1, r2
 8000a1a:	2b1b      	cmp	r3, #27
 8000a1c:	dc00      	bgt.n	8000a20 <__aeabi_fadd+0x88>
 8000a1e:	e0e9      	b.n	8000bf4 <__aeabi_fadd+0x25c>
 8000a20:	002b      	movs	r3, r5
 8000a22:	3605      	adds	r6, #5
 8000a24:	08f7      	lsrs	r7, r6, #3
 8000a26:	2bff      	cmp	r3, #255	@ 0xff
 8000a28:	d100      	bne.n	8000a2c <__aeabi_fadd+0x94>
 8000a2a:	e0a5      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 8000a2c:	027a      	lsls	r2, r7, #9
 8000a2e:	0a52      	lsrs	r2, r2, #9
 8000a30:	b2d8      	uxtb	r0, r3
 8000a32:	e030      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000a34:	2dff      	cmp	r5, #255	@ 0xff
 8000a36:	d100      	bne.n	8000a3a <__aeabi_fadd+0xa2>
 8000a38:	e09e      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 8000a3a:	2280      	movs	r2, #128	@ 0x80
 8000a3c:	04d2      	lsls	r2, r2, #19
 8000a3e:	4311      	orrs	r1, r2
 8000a40:	2001      	movs	r0, #1
 8000a42:	2b1b      	cmp	r3, #27
 8000a44:	dc08      	bgt.n	8000a58 <__aeabi_fadd+0xc0>
 8000a46:	0008      	movs	r0, r1
 8000a48:	2220      	movs	r2, #32
 8000a4a:	40d8      	lsrs	r0, r3
 8000a4c:	1ad3      	subs	r3, r2, r3
 8000a4e:	4099      	lsls	r1, r3
 8000a50:	000b      	movs	r3, r1
 8000a52:	1e5a      	subs	r2, r3, #1
 8000a54:	4193      	sbcs	r3, r2
 8000a56:	4318      	orrs	r0, r3
 8000a58:	1a36      	subs	r6, r6, r0
 8000a5a:	0173      	lsls	r3, r6, #5
 8000a5c:	d400      	bmi.n	8000a60 <__aeabi_fadd+0xc8>
 8000a5e:	e071      	b.n	8000b44 <__aeabi_fadd+0x1ac>
 8000a60:	01b6      	lsls	r6, r6, #6
 8000a62:	09b7      	lsrs	r7, r6, #6
 8000a64:	0038      	movs	r0, r7
 8000a66:	f7ff fd63 	bl	8000530 <__clzsi2>
 8000a6a:	003b      	movs	r3, r7
 8000a6c:	3805      	subs	r0, #5
 8000a6e:	4083      	lsls	r3, r0
 8000a70:	4285      	cmp	r5, r0
 8000a72:	dd4d      	ble.n	8000b10 <__aeabi_fadd+0x178>
 8000a74:	4eb4      	ldr	r6, [pc, #720]	@ (8000d48 <__aeabi_fadd+0x3b0>)
 8000a76:	1a2d      	subs	r5, r5, r0
 8000a78:	401e      	ands	r6, r3
 8000a7a:	075a      	lsls	r2, r3, #29
 8000a7c:	d068      	beq.n	8000b50 <__aeabi_fadd+0x1b8>
 8000a7e:	220f      	movs	r2, #15
 8000a80:	4013      	ands	r3, r2
 8000a82:	2b04      	cmp	r3, #4
 8000a84:	d064      	beq.n	8000b50 <__aeabi_fadd+0x1b8>
 8000a86:	3604      	adds	r6, #4
 8000a88:	0173      	lsls	r3, r6, #5
 8000a8a:	d561      	bpl.n	8000b50 <__aeabi_fadd+0x1b8>
 8000a8c:	1c68      	adds	r0, r5, #1
 8000a8e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000a90:	d154      	bne.n	8000b3c <__aeabi_fadd+0x1a4>
 8000a92:	20ff      	movs	r0, #255	@ 0xff
 8000a94:	2200      	movs	r2, #0
 8000a96:	05c0      	lsls	r0, r0, #23
 8000a98:	4310      	orrs	r0, r2
 8000a9a:	07e4      	lsls	r4, r4, #31
 8000a9c:	4320      	orrs	r0, r4
 8000a9e:	bcc0      	pop	{r6, r7}
 8000aa0:	46b9      	mov	r9, r7
 8000aa2:	46b0      	mov	r8, r6
 8000aa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000aa6:	22fe      	movs	r2, #254	@ 0xfe
 8000aa8:	4690      	mov	r8, r2
 8000aaa:	1c68      	adds	r0, r5, #1
 8000aac:	0002      	movs	r2, r0
 8000aae:	4640      	mov	r0, r8
 8000ab0:	4210      	tst	r0, r2
 8000ab2:	d16b      	bne.n	8000b8c <__aeabi_fadd+0x1f4>
 8000ab4:	2d00      	cmp	r5, #0
 8000ab6:	d000      	beq.n	8000aba <__aeabi_fadd+0x122>
 8000ab8:	e0dd      	b.n	8000c76 <__aeabi_fadd+0x2de>
 8000aba:	2e00      	cmp	r6, #0
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_fadd+0x128>
 8000abe:	e102      	b.n	8000cc6 <__aeabi_fadd+0x32e>
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	d0b3      	beq.n	8000a2c <__aeabi_fadd+0x94>
 8000ac4:	2280      	movs	r2, #128	@ 0x80
 8000ac6:	1a77      	subs	r7, r6, r1
 8000ac8:	04d2      	lsls	r2, r2, #19
 8000aca:	4217      	tst	r7, r2
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fadd+0x138>
 8000ace:	e136      	b.n	8000d3e <__aeabi_fadd+0x3a6>
 8000ad0:	464c      	mov	r4, r9
 8000ad2:	1b8e      	subs	r6, r1, r6
 8000ad4:	d061      	beq.n	8000b9a <__aeabi_fadd+0x202>
 8000ad6:	2001      	movs	r0, #1
 8000ad8:	4216      	tst	r6, r2
 8000ada:	d130      	bne.n	8000b3e <__aeabi_fadd+0x1a6>
 8000adc:	2300      	movs	r3, #0
 8000ade:	08f7      	lsrs	r7, r6, #3
 8000ae0:	e7a4      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000ae2:	2900      	cmp	r1, #0
 8000ae4:	d09e      	beq.n	8000a24 <__aeabi_fadd+0x8c>
 8000ae6:	1e5a      	subs	r2, r3, #1
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d100      	bne.n	8000aee <__aeabi_fadd+0x156>
 8000aec:	e0ca      	b.n	8000c84 <__aeabi_fadd+0x2ec>
 8000aee:	2bff      	cmp	r3, #255	@ 0xff
 8000af0:	d042      	beq.n	8000b78 <__aeabi_fadd+0x1e0>
 8000af2:	0013      	movs	r3, r2
 8000af4:	e791      	b.n	8000a1a <__aeabi_fadd+0x82>
 8000af6:	1a71      	subs	r1, r6, r1
 8000af8:	014b      	lsls	r3, r1, #5
 8000afa:	d400      	bmi.n	8000afe <__aeabi_fadd+0x166>
 8000afc:	e0d1      	b.n	8000ca2 <__aeabi_fadd+0x30a>
 8000afe:	018f      	lsls	r7, r1, #6
 8000b00:	09bf      	lsrs	r7, r7, #6
 8000b02:	0038      	movs	r0, r7
 8000b04:	f7ff fd14 	bl	8000530 <__clzsi2>
 8000b08:	003b      	movs	r3, r7
 8000b0a:	3805      	subs	r0, #5
 8000b0c:	4083      	lsls	r3, r0
 8000b0e:	2501      	movs	r5, #1
 8000b10:	2220      	movs	r2, #32
 8000b12:	1b40      	subs	r0, r0, r5
 8000b14:	3001      	adds	r0, #1
 8000b16:	1a12      	subs	r2, r2, r0
 8000b18:	001e      	movs	r6, r3
 8000b1a:	4093      	lsls	r3, r2
 8000b1c:	40c6      	lsrs	r6, r0
 8000b1e:	1e5a      	subs	r2, r3, #1
 8000b20:	4193      	sbcs	r3, r2
 8000b22:	431e      	orrs	r6, r3
 8000b24:	d039      	beq.n	8000b9a <__aeabi_fadd+0x202>
 8000b26:	0773      	lsls	r3, r6, #29
 8000b28:	d100      	bne.n	8000b2c <__aeabi_fadd+0x194>
 8000b2a:	e11b      	b.n	8000d64 <__aeabi_fadd+0x3cc>
 8000b2c:	230f      	movs	r3, #15
 8000b2e:	2500      	movs	r5, #0
 8000b30:	4033      	ands	r3, r6
 8000b32:	2b04      	cmp	r3, #4
 8000b34:	d1a7      	bne.n	8000a86 <__aeabi_fadd+0xee>
 8000b36:	2001      	movs	r0, #1
 8000b38:	0172      	lsls	r2, r6, #5
 8000b3a:	d57c      	bpl.n	8000c36 <__aeabi_fadd+0x29e>
 8000b3c:	b2c0      	uxtb	r0, r0
 8000b3e:	01b2      	lsls	r2, r6, #6
 8000b40:	0a52      	lsrs	r2, r2, #9
 8000b42:	e7a8      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000b44:	0773      	lsls	r3, r6, #29
 8000b46:	d003      	beq.n	8000b50 <__aeabi_fadd+0x1b8>
 8000b48:	230f      	movs	r3, #15
 8000b4a:	4033      	ands	r3, r6
 8000b4c:	2b04      	cmp	r3, #4
 8000b4e:	d19a      	bne.n	8000a86 <__aeabi_fadd+0xee>
 8000b50:	002b      	movs	r3, r5
 8000b52:	e767      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d023      	beq.n	8000ba0 <__aeabi_fadd+0x208>
 8000b58:	1b53      	subs	r3, r2, r5
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	d17b      	bne.n	8000c56 <__aeabi_fadd+0x2be>
 8000b5e:	2e00      	cmp	r6, #0
 8000b60:	d100      	bne.n	8000b64 <__aeabi_fadd+0x1cc>
 8000b62:	e086      	b.n	8000c72 <__aeabi_fadd+0x2da>
 8000b64:	1e5d      	subs	r5, r3, #1
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d100      	bne.n	8000b6c <__aeabi_fadd+0x1d4>
 8000b6a:	e08b      	b.n	8000c84 <__aeabi_fadd+0x2ec>
 8000b6c:	2bff      	cmp	r3, #255	@ 0xff
 8000b6e:	d002      	beq.n	8000b76 <__aeabi_fadd+0x1de>
 8000b70:	002b      	movs	r3, r5
 8000b72:	e075      	b.n	8000c60 <__aeabi_fadd+0x2c8>
 8000b74:	464c      	mov	r4, r9
 8000b76:	4667      	mov	r7, ip
 8000b78:	2f00      	cmp	r7, #0
 8000b7a:	d100      	bne.n	8000b7e <__aeabi_fadd+0x1e6>
 8000b7c:	e789      	b.n	8000a92 <__aeabi_fadd+0xfa>
 8000b7e:	2280      	movs	r2, #128	@ 0x80
 8000b80:	03d2      	lsls	r2, r2, #15
 8000b82:	433a      	orrs	r2, r7
 8000b84:	0252      	lsls	r2, r2, #9
 8000b86:	20ff      	movs	r0, #255	@ 0xff
 8000b88:	0a52      	lsrs	r2, r2, #9
 8000b8a:	e784      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000b8c:	1a77      	subs	r7, r6, r1
 8000b8e:	017b      	lsls	r3, r7, #5
 8000b90:	d46b      	bmi.n	8000c6a <__aeabi_fadd+0x2d2>
 8000b92:	2f00      	cmp	r7, #0
 8000b94:	d000      	beq.n	8000b98 <__aeabi_fadd+0x200>
 8000b96:	e765      	b.n	8000a64 <__aeabi_fadd+0xcc>
 8000b98:	2400      	movs	r4, #0
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	e77a      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000ba0:	22fe      	movs	r2, #254	@ 0xfe
 8000ba2:	1c6b      	adds	r3, r5, #1
 8000ba4:	421a      	tst	r2, r3
 8000ba6:	d149      	bne.n	8000c3c <__aeabi_fadd+0x2a4>
 8000ba8:	2d00      	cmp	r5, #0
 8000baa:	d000      	beq.n	8000bae <__aeabi_fadd+0x216>
 8000bac:	e09f      	b.n	8000cee <__aeabi_fadd+0x356>
 8000bae:	2e00      	cmp	r6, #0
 8000bb0:	d100      	bne.n	8000bb4 <__aeabi_fadd+0x21c>
 8000bb2:	e0ba      	b.n	8000d2a <__aeabi_fadd+0x392>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	d100      	bne.n	8000bba <__aeabi_fadd+0x222>
 8000bb8:	e0cf      	b.n	8000d5a <__aeabi_fadd+0x3c2>
 8000bba:	1872      	adds	r2, r6, r1
 8000bbc:	0153      	lsls	r3, r2, #5
 8000bbe:	d400      	bmi.n	8000bc2 <__aeabi_fadd+0x22a>
 8000bc0:	e0cd      	b.n	8000d5e <__aeabi_fadd+0x3c6>
 8000bc2:	0192      	lsls	r2, r2, #6
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	0a52      	lsrs	r2, r2, #9
 8000bc8:	e765      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000bca:	2aff      	cmp	r2, #255	@ 0xff
 8000bcc:	d0d2      	beq.n	8000b74 <__aeabi_fadd+0x1dc>
 8000bce:	2080      	movs	r0, #128	@ 0x80
 8000bd0:	04c0      	lsls	r0, r0, #19
 8000bd2:	4306      	orrs	r6, r0
 8000bd4:	2001      	movs	r0, #1
 8000bd6:	2b1b      	cmp	r3, #27
 8000bd8:	dc08      	bgt.n	8000bec <__aeabi_fadd+0x254>
 8000bda:	0030      	movs	r0, r6
 8000bdc:	2420      	movs	r4, #32
 8000bde:	40d8      	lsrs	r0, r3
 8000be0:	1ae3      	subs	r3, r4, r3
 8000be2:	409e      	lsls	r6, r3
 8000be4:	0033      	movs	r3, r6
 8000be6:	1e5c      	subs	r4, r3, #1
 8000be8:	41a3      	sbcs	r3, r4
 8000bea:	4318      	orrs	r0, r3
 8000bec:	464c      	mov	r4, r9
 8000bee:	0015      	movs	r5, r2
 8000bf0:	1a0e      	subs	r6, r1, r0
 8000bf2:	e732      	b.n	8000a5a <__aeabi_fadd+0xc2>
 8000bf4:	0008      	movs	r0, r1
 8000bf6:	2220      	movs	r2, #32
 8000bf8:	40d8      	lsrs	r0, r3
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	4099      	lsls	r1, r3
 8000bfe:	000b      	movs	r3, r1
 8000c00:	1e5a      	subs	r2, r3, #1
 8000c02:	4193      	sbcs	r3, r2
 8000c04:	4303      	orrs	r3, r0
 8000c06:	18f6      	adds	r6, r6, r3
 8000c08:	0173      	lsls	r3, r6, #5
 8000c0a:	d59b      	bpl.n	8000b44 <__aeabi_fadd+0x1ac>
 8000c0c:	3501      	adds	r5, #1
 8000c0e:	2dff      	cmp	r5, #255	@ 0xff
 8000c10:	d100      	bne.n	8000c14 <__aeabi_fadd+0x27c>
 8000c12:	e73e      	b.n	8000a92 <__aeabi_fadd+0xfa>
 8000c14:	2301      	movs	r3, #1
 8000c16:	494d      	ldr	r1, [pc, #308]	@ (8000d4c <__aeabi_fadd+0x3b4>)
 8000c18:	0872      	lsrs	r2, r6, #1
 8000c1a:	4033      	ands	r3, r6
 8000c1c:	400a      	ands	r2, r1
 8000c1e:	431a      	orrs	r2, r3
 8000c20:	0016      	movs	r6, r2
 8000c22:	0753      	lsls	r3, r2, #29
 8000c24:	d004      	beq.n	8000c30 <__aeabi_fadd+0x298>
 8000c26:	230f      	movs	r3, #15
 8000c28:	4013      	ands	r3, r2
 8000c2a:	2b04      	cmp	r3, #4
 8000c2c:	d000      	beq.n	8000c30 <__aeabi_fadd+0x298>
 8000c2e:	e72a      	b.n	8000a86 <__aeabi_fadd+0xee>
 8000c30:	0173      	lsls	r3, r6, #5
 8000c32:	d500      	bpl.n	8000c36 <__aeabi_fadd+0x29e>
 8000c34:	e72a      	b.n	8000a8c <__aeabi_fadd+0xf4>
 8000c36:	002b      	movs	r3, r5
 8000c38:	08f7      	lsrs	r7, r6, #3
 8000c3a:	e6f7      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000c3c:	2bff      	cmp	r3, #255	@ 0xff
 8000c3e:	d100      	bne.n	8000c42 <__aeabi_fadd+0x2aa>
 8000c40:	e727      	b.n	8000a92 <__aeabi_fadd+0xfa>
 8000c42:	1871      	adds	r1, r6, r1
 8000c44:	0849      	lsrs	r1, r1, #1
 8000c46:	074a      	lsls	r2, r1, #29
 8000c48:	d02f      	beq.n	8000caa <__aeabi_fadd+0x312>
 8000c4a:	220f      	movs	r2, #15
 8000c4c:	400a      	ands	r2, r1
 8000c4e:	2a04      	cmp	r2, #4
 8000c50:	d02b      	beq.n	8000caa <__aeabi_fadd+0x312>
 8000c52:	1d0e      	adds	r6, r1, #4
 8000c54:	e6e6      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000c56:	2aff      	cmp	r2, #255	@ 0xff
 8000c58:	d08d      	beq.n	8000b76 <__aeabi_fadd+0x1de>
 8000c5a:	2080      	movs	r0, #128	@ 0x80
 8000c5c:	04c0      	lsls	r0, r0, #19
 8000c5e:	4306      	orrs	r6, r0
 8000c60:	2b1b      	cmp	r3, #27
 8000c62:	dd24      	ble.n	8000cae <__aeabi_fadd+0x316>
 8000c64:	0013      	movs	r3, r2
 8000c66:	1d4e      	adds	r6, r1, #5
 8000c68:	e6dc      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000c6a:	464c      	mov	r4, r9
 8000c6c:	1b8f      	subs	r7, r1, r6
 8000c6e:	e6f9      	b.n	8000a64 <__aeabi_fadd+0xcc>
 8000c70:	464c      	mov	r4, r9
 8000c72:	000e      	movs	r6, r1
 8000c74:	e6d6      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d149      	bne.n	8000d0e <__aeabi_fadd+0x376>
 8000c7a:	2900      	cmp	r1, #0
 8000c7c:	d068      	beq.n	8000d50 <__aeabi_fadd+0x3b8>
 8000c7e:	4667      	mov	r7, ip
 8000c80:	464c      	mov	r4, r9
 8000c82:	e77c      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000c84:	1870      	adds	r0, r6, r1
 8000c86:	0143      	lsls	r3, r0, #5
 8000c88:	d574      	bpl.n	8000d74 <__aeabi_fadd+0x3dc>
 8000c8a:	4930      	ldr	r1, [pc, #192]	@ (8000d4c <__aeabi_fadd+0x3b4>)
 8000c8c:	0840      	lsrs	r0, r0, #1
 8000c8e:	4001      	ands	r1, r0
 8000c90:	0743      	lsls	r3, r0, #29
 8000c92:	d009      	beq.n	8000ca8 <__aeabi_fadd+0x310>
 8000c94:	230f      	movs	r3, #15
 8000c96:	4003      	ands	r3, r0
 8000c98:	2b04      	cmp	r3, #4
 8000c9a:	d005      	beq.n	8000ca8 <__aeabi_fadd+0x310>
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	1d0e      	adds	r6, r1, #4
 8000ca0:	e6c0      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	08cf      	lsrs	r7, r1, #3
 8000ca6:	e6c1      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000ca8:	2302      	movs	r3, #2
 8000caa:	08cf      	lsrs	r7, r1, #3
 8000cac:	e6be      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000cae:	2520      	movs	r5, #32
 8000cb0:	0030      	movs	r0, r6
 8000cb2:	40d8      	lsrs	r0, r3
 8000cb4:	1aeb      	subs	r3, r5, r3
 8000cb6:	409e      	lsls	r6, r3
 8000cb8:	0033      	movs	r3, r6
 8000cba:	1e5d      	subs	r5, r3, #1
 8000cbc:	41ab      	sbcs	r3, r5
 8000cbe:	4303      	orrs	r3, r0
 8000cc0:	0015      	movs	r5, r2
 8000cc2:	185e      	adds	r6, r3, r1
 8000cc4:	e7a0      	b.n	8000c08 <__aeabi_fadd+0x270>
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	d100      	bne.n	8000ccc <__aeabi_fadd+0x334>
 8000cca:	e765      	b.n	8000b98 <__aeabi_fadd+0x200>
 8000ccc:	464c      	mov	r4, r9
 8000cce:	4667      	mov	r7, ip
 8000cd0:	e6ac      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000cd2:	1b8f      	subs	r7, r1, r6
 8000cd4:	017b      	lsls	r3, r7, #5
 8000cd6:	d52e      	bpl.n	8000d36 <__aeabi_fadd+0x39e>
 8000cd8:	01bf      	lsls	r7, r7, #6
 8000cda:	09bf      	lsrs	r7, r7, #6
 8000cdc:	0038      	movs	r0, r7
 8000cde:	f7ff fc27 	bl	8000530 <__clzsi2>
 8000ce2:	003b      	movs	r3, r7
 8000ce4:	3805      	subs	r0, #5
 8000ce6:	4083      	lsls	r3, r0
 8000ce8:	464c      	mov	r4, r9
 8000cea:	3501      	adds	r5, #1
 8000cec:	e710      	b.n	8000b10 <__aeabi_fadd+0x178>
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d100      	bne.n	8000cf4 <__aeabi_fadd+0x35c>
 8000cf2:	e740      	b.n	8000b76 <__aeabi_fadd+0x1de>
 8000cf4:	2900      	cmp	r1, #0
 8000cf6:	d100      	bne.n	8000cfa <__aeabi_fadd+0x362>
 8000cf8:	e741      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000cfa:	2380      	movs	r3, #128	@ 0x80
 8000cfc:	03db      	lsls	r3, r3, #15
 8000cfe:	429f      	cmp	r7, r3
 8000d00:	d200      	bcs.n	8000d04 <__aeabi_fadd+0x36c>
 8000d02:	e73c      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d04:	459c      	cmp	ip, r3
 8000d06:	d300      	bcc.n	8000d0a <__aeabi_fadd+0x372>
 8000d08:	e739      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d0a:	4667      	mov	r7, ip
 8000d0c:	e737      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d0e:	2900      	cmp	r1, #0
 8000d10:	d100      	bne.n	8000d14 <__aeabi_fadd+0x37c>
 8000d12:	e734      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d14:	2380      	movs	r3, #128	@ 0x80
 8000d16:	03db      	lsls	r3, r3, #15
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	d200      	bcs.n	8000d1e <__aeabi_fadd+0x386>
 8000d1c:	e72f      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d1e:	459c      	cmp	ip, r3
 8000d20:	d300      	bcc.n	8000d24 <__aeabi_fadd+0x38c>
 8000d22:	e72c      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d24:	464c      	mov	r4, r9
 8000d26:	4667      	mov	r7, ip
 8000d28:	e729      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d2a:	2900      	cmp	r1, #0
 8000d2c:	d100      	bne.n	8000d30 <__aeabi_fadd+0x398>
 8000d2e:	e734      	b.n	8000b9a <__aeabi_fadd+0x202>
 8000d30:	2300      	movs	r3, #0
 8000d32:	08cf      	lsrs	r7, r1, #3
 8000d34:	e67a      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d36:	464c      	mov	r4, r9
 8000d38:	2301      	movs	r3, #1
 8000d3a:	08ff      	lsrs	r7, r7, #3
 8000d3c:	e676      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d3e:	2f00      	cmp	r7, #0
 8000d40:	d100      	bne.n	8000d44 <__aeabi_fadd+0x3ac>
 8000d42:	e729      	b.n	8000b98 <__aeabi_fadd+0x200>
 8000d44:	08ff      	lsrs	r7, r7, #3
 8000d46:	e671      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d48:	fbffffff 	.word	0xfbffffff
 8000d4c:	7dffffff 	.word	0x7dffffff
 8000d50:	2280      	movs	r2, #128	@ 0x80
 8000d52:	2400      	movs	r4, #0
 8000d54:	20ff      	movs	r0, #255	@ 0xff
 8000d56:	03d2      	lsls	r2, r2, #15
 8000d58:	e69d      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	e666      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d5e:	2300      	movs	r3, #0
 8000d60:	08d7      	lsrs	r7, r2, #3
 8000d62:	e663      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d64:	2001      	movs	r0, #1
 8000d66:	0172      	lsls	r2, r6, #5
 8000d68:	d500      	bpl.n	8000d6c <__aeabi_fadd+0x3d4>
 8000d6a:	e6e7      	b.n	8000b3c <__aeabi_fadd+0x1a4>
 8000d6c:	0031      	movs	r1, r6
 8000d6e:	2300      	movs	r3, #0
 8000d70:	08cf      	lsrs	r7, r1, #3
 8000d72:	e65b      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d74:	2301      	movs	r3, #1
 8000d76:	08c7      	lsrs	r7, r0, #3
 8000d78:	e658      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d7a:	46c0      	nop			@ (mov r8, r8)

08000d7c <__aeabi_fdiv>:
 8000d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d7e:	4646      	mov	r6, r8
 8000d80:	464f      	mov	r7, r9
 8000d82:	46d6      	mov	lr, sl
 8000d84:	0245      	lsls	r5, r0, #9
 8000d86:	b5c0      	push	{r6, r7, lr}
 8000d88:	0fc3      	lsrs	r3, r0, #31
 8000d8a:	0047      	lsls	r7, r0, #1
 8000d8c:	4698      	mov	r8, r3
 8000d8e:	1c0e      	adds	r6, r1, #0
 8000d90:	0a6d      	lsrs	r5, r5, #9
 8000d92:	0e3f      	lsrs	r7, r7, #24
 8000d94:	d05b      	beq.n	8000e4e <__aeabi_fdiv+0xd2>
 8000d96:	2fff      	cmp	r7, #255	@ 0xff
 8000d98:	d021      	beq.n	8000dde <__aeabi_fdiv+0x62>
 8000d9a:	2380      	movs	r3, #128	@ 0x80
 8000d9c:	00ed      	lsls	r5, r5, #3
 8000d9e:	04db      	lsls	r3, r3, #19
 8000da0:	431d      	orrs	r5, r3
 8000da2:	2300      	movs	r3, #0
 8000da4:	4699      	mov	r9, r3
 8000da6:	469a      	mov	sl, r3
 8000da8:	3f7f      	subs	r7, #127	@ 0x7f
 8000daa:	0274      	lsls	r4, r6, #9
 8000dac:	0073      	lsls	r3, r6, #1
 8000dae:	0a64      	lsrs	r4, r4, #9
 8000db0:	0e1b      	lsrs	r3, r3, #24
 8000db2:	0ff6      	lsrs	r6, r6, #31
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d020      	beq.n	8000dfa <__aeabi_fdiv+0x7e>
 8000db8:	2bff      	cmp	r3, #255	@ 0xff
 8000dba:	d043      	beq.n	8000e44 <__aeabi_fdiv+0xc8>
 8000dbc:	2280      	movs	r2, #128	@ 0x80
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	00e4      	lsls	r4, r4, #3
 8000dc2:	04d2      	lsls	r2, r2, #19
 8000dc4:	4314      	orrs	r4, r2
 8000dc6:	3b7f      	subs	r3, #127	@ 0x7f
 8000dc8:	4642      	mov	r2, r8
 8000dca:	1aff      	subs	r7, r7, r3
 8000dcc:	464b      	mov	r3, r9
 8000dce:	4072      	eors	r2, r6
 8000dd0:	2b0f      	cmp	r3, #15
 8000dd2:	d900      	bls.n	8000dd6 <__aeabi_fdiv+0x5a>
 8000dd4:	e09d      	b.n	8000f12 <__aeabi_fdiv+0x196>
 8000dd6:	4971      	ldr	r1, [pc, #452]	@ (8000f9c <__aeabi_fdiv+0x220>)
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	58cb      	ldr	r3, [r1, r3]
 8000ddc:	469f      	mov	pc, r3
 8000dde:	2d00      	cmp	r5, #0
 8000de0:	d15a      	bne.n	8000e98 <__aeabi_fdiv+0x11c>
 8000de2:	2308      	movs	r3, #8
 8000de4:	4699      	mov	r9, r3
 8000de6:	3b06      	subs	r3, #6
 8000de8:	0274      	lsls	r4, r6, #9
 8000dea:	469a      	mov	sl, r3
 8000dec:	0073      	lsls	r3, r6, #1
 8000dee:	27ff      	movs	r7, #255	@ 0xff
 8000df0:	0a64      	lsrs	r4, r4, #9
 8000df2:	0e1b      	lsrs	r3, r3, #24
 8000df4:	0ff6      	lsrs	r6, r6, #31
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d1de      	bne.n	8000db8 <__aeabi_fdiv+0x3c>
 8000dfa:	2c00      	cmp	r4, #0
 8000dfc:	d13b      	bne.n	8000e76 <__aeabi_fdiv+0xfa>
 8000dfe:	2301      	movs	r3, #1
 8000e00:	4642      	mov	r2, r8
 8000e02:	4649      	mov	r1, r9
 8000e04:	4072      	eors	r2, r6
 8000e06:	4319      	orrs	r1, r3
 8000e08:	290e      	cmp	r1, #14
 8000e0a:	d818      	bhi.n	8000e3e <__aeabi_fdiv+0xc2>
 8000e0c:	4864      	ldr	r0, [pc, #400]	@ (8000fa0 <__aeabi_fdiv+0x224>)
 8000e0e:	0089      	lsls	r1, r1, #2
 8000e10:	5841      	ldr	r1, [r0, r1]
 8000e12:	468f      	mov	pc, r1
 8000e14:	4653      	mov	r3, sl
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d100      	bne.n	8000e1c <__aeabi_fdiv+0xa0>
 8000e1a:	e0b8      	b.n	8000f8e <__aeabi_fdiv+0x212>
 8000e1c:	2b03      	cmp	r3, #3
 8000e1e:	d06e      	beq.n	8000efe <__aeabi_fdiv+0x182>
 8000e20:	4642      	mov	r2, r8
 8000e22:	002c      	movs	r4, r5
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d140      	bne.n	8000eaa <__aeabi_fdiv+0x12e>
 8000e28:	2000      	movs	r0, #0
 8000e2a:	2400      	movs	r4, #0
 8000e2c:	05c0      	lsls	r0, r0, #23
 8000e2e:	4320      	orrs	r0, r4
 8000e30:	07d2      	lsls	r2, r2, #31
 8000e32:	4310      	orrs	r0, r2
 8000e34:	bce0      	pop	{r5, r6, r7}
 8000e36:	46ba      	mov	sl, r7
 8000e38:	46b1      	mov	r9, r6
 8000e3a:	46a8      	mov	r8, r5
 8000e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e3e:	20ff      	movs	r0, #255	@ 0xff
 8000e40:	2400      	movs	r4, #0
 8000e42:	e7f3      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000e44:	2c00      	cmp	r4, #0
 8000e46:	d120      	bne.n	8000e8a <__aeabi_fdiv+0x10e>
 8000e48:	2302      	movs	r3, #2
 8000e4a:	3fff      	subs	r7, #255	@ 0xff
 8000e4c:	e7d8      	b.n	8000e00 <__aeabi_fdiv+0x84>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	d105      	bne.n	8000e5e <__aeabi_fdiv+0xe2>
 8000e52:	2304      	movs	r3, #4
 8000e54:	4699      	mov	r9, r3
 8000e56:	3b03      	subs	r3, #3
 8000e58:	2700      	movs	r7, #0
 8000e5a:	469a      	mov	sl, r3
 8000e5c:	e7a5      	b.n	8000daa <__aeabi_fdiv+0x2e>
 8000e5e:	0028      	movs	r0, r5
 8000e60:	f7ff fb66 	bl	8000530 <__clzsi2>
 8000e64:	2776      	movs	r7, #118	@ 0x76
 8000e66:	1f43      	subs	r3, r0, #5
 8000e68:	409d      	lsls	r5, r3
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	427f      	negs	r7, r7
 8000e6e:	4699      	mov	r9, r3
 8000e70:	469a      	mov	sl, r3
 8000e72:	1a3f      	subs	r7, r7, r0
 8000e74:	e799      	b.n	8000daa <__aeabi_fdiv+0x2e>
 8000e76:	0020      	movs	r0, r4
 8000e78:	f7ff fb5a 	bl	8000530 <__clzsi2>
 8000e7c:	1f43      	subs	r3, r0, #5
 8000e7e:	409c      	lsls	r4, r3
 8000e80:	2376      	movs	r3, #118	@ 0x76
 8000e82:	425b      	negs	r3, r3
 8000e84:	1a1b      	subs	r3, r3, r0
 8000e86:	2000      	movs	r0, #0
 8000e88:	e79e      	b.n	8000dc8 <__aeabi_fdiv+0x4c>
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	464a      	mov	r2, r9
 8000e8e:	431a      	orrs	r2, r3
 8000e90:	4691      	mov	r9, r2
 8000e92:	2003      	movs	r0, #3
 8000e94:	33fc      	adds	r3, #252	@ 0xfc
 8000e96:	e797      	b.n	8000dc8 <__aeabi_fdiv+0x4c>
 8000e98:	230c      	movs	r3, #12
 8000e9a:	4699      	mov	r9, r3
 8000e9c:	3b09      	subs	r3, #9
 8000e9e:	27ff      	movs	r7, #255	@ 0xff
 8000ea0:	469a      	mov	sl, r3
 8000ea2:	e782      	b.n	8000daa <__aeabi_fdiv+0x2e>
 8000ea4:	2803      	cmp	r0, #3
 8000ea6:	d02c      	beq.n	8000f02 <__aeabi_fdiv+0x186>
 8000ea8:	0032      	movs	r2, r6
 8000eaa:	0038      	movs	r0, r7
 8000eac:	307f      	adds	r0, #127	@ 0x7f
 8000eae:	2800      	cmp	r0, #0
 8000eb0:	dd47      	ble.n	8000f42 <__aeabi_fdiv+0x1c6>
 8000eb2:	0763      	lsls	r3, r4, #29
 8000eb4:	d004      	beq.n	8000ec0 <__aeabi_fdiv+0x144>
 8000eb6:	230f      	movs	r3, #15
 8000eb8:	4023      	ands	r3, r4
 8000eba:	2b04      	cmp	r3, #4
 8000ebc:	d000      	beq.n	8000ec0 <__aeabi_fdiv+0x144>
 8000ebe:	3404      	adds	r4, #4
 8000ec0:	0123      	lsls	r3, r4, #4
 8000ec2:	d503      	bpl.n	8000ecc <__aeabi_fdiv+0x150>
 8000ec4:	0038      	movs	r0, r7
 8000ec6:	4b37      	ldr	r3, [pc, #220]	@ (8000fa4 <__aeabi_fdiv+0x228>)
 8000ec8:	3080      	adds	r0, #128	@ 0x80
 8000eca:	401c      	ands	r4, r3
 8000ecc:	28fe      	cmp	r0, #254	@ 0xfe
 8000ece:	dcb6      	bgt.n	8000e3e <__aeabi_fdiv+0xc2>
 8000ed0:	01a4      	lsls	r4, r4, #6
 8000ed2:	0a64      	lsrs	r4, r4, #9
 8000ed4:	b2c0      	uxtb	r0, r0
 8000ed6:	e7a9      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000ed8:	2480      	movs	r4, #128	@ 0x80
 8000eda:	2200      	movs	r2, #0
 8000edc:	20ff      	movs	r0, #255	@ 0xff
 8000ede:	03e4      	lsls	r4, r4, #15
 8000ee0:	e7a4      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000ee2:	2380      	movs	r3, #128	@ 0x80
 8000ee4:	03db      	lsls	r3, r3, #15
 8000ee6:	421d      	tst	r5, r3
 8000ee8:	d001      	beq.n	8000eee <__aeabi_fdiv+0x172>
 8000eea:	421c      	tst	r4, r3
 8000eec:	d00b      	beq.n	8000f06 <__aeabi_fdiv+0x18a>
 8000eee:	2480      	movs	r4, #128	@ 0x80
 8000ef0:	03e4      	lsls	r4, r4, #15
 8000ef2:	432c      	orrs	r4, r5
 8000ef4:	0264      	lsls	r4, r4, #9
 8000ef6:	4642      	mov	r2, r8
 8000ef8:	20ff      	movs	r0, #255	@ 0xff
 8000efa:	0a64      	lsrs	r4, r4, #9
 8000efc:	e796      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000efe:	4646      	mov	r6, r8
 8000f00:	002c      	movs	r4, r5
 8000f02:	2380      	movs	r3, #128	@ 0x80
 8000f04:	03db      	lsls	r3, r3, #15
 8000f06:	431c      	orrs	r4, r3
 8000f08:	0264      	lsls	r4, r4, #9
 8000f0a:	0032      	movs	r2, r6
 8000f0c:	20ff      	movs	r0, #255	@ 0xff
 8000f0e:	0a64      	lsrs	r4, r4, #9
 8000f10:	e78c      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f12:	016d      	lsls	r5, r5, #5
 8000f14:	0160      	lsls	r0, r4, #5
 8000f16:	4285      	cmp	r5, r0
 8000f18:	d22d      	bcs.n	8000f76 <__aeabi_fdiv+0x1fa>
 8000f1a:	231b      	movs	r3, #27
 8000f1c:	2400      	movs	r4, #0
 8000f1e:	3f01      	subs	r7, #1
 8000f20:	2601      	movs	r6, #1
 8000f22:	0029      	movs	r1, r5
 8000f24:	0064      	lsls	r4, r4, #1
 8000f26:	006d      	lsls	r5, r5, #1
 8000f28:	2900      	cmp	r1, #0
 8000f2a:	db01      	blt.n	8000f30 <__aeabi_fdiv+0x1b4>
 8000f2c:	4285      	cmp	r5, r0
 8000f2e:	d301      	bcc.n	8000f34 <__aeabi_fdiv+0x1b8>
 8000f30:	1a2d      	subs	r5, r5, r0
 8000f32:	4334      	orrs	r4, r6
 8000f34:	3b01      	subs	r3, #1
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d1f3      	bne.n	8000f22 <__aeabi_fdiv+0x1a6>
 8000f3a:	1e6b      	subs	r3, r5, #1
 8000f3c:	419d      	sbcs	r5, r3
 8000f3e:	432c      	orrs	r4, r5
 8000f40:	e7b3      	b.n	8000eaa <__aeabi_fdiv+0x12e>
 8000f42:	2301      	movs	r3, #1
 8000f44:	1a1b      	subs	r3, r3, r0
 8000f46:	2b1b      	cmp	r3, #27
 8000f48:	dd00      	ble.n	8000f4c <__aeabi_fdiv+0x1d0>
 8000f4a:	e76d      	b.n	8000e28 <__aeabi_fdiv+0xac>
 8000f4c:	0021      	movs	r1, r4
 8000f4e:	379e      	adds	r7, #158	@ 0x9e
 8000f50:	40d9      	lsrs	r1, r3
 8000f52:	40bc      	lsls	r4, r7
 8000f54:	000b      	movs	r3, r1
 8000f56:	1e61      	subs	r1, r4, #1
 8000f58:	418c      	sbcs	r4, r1
 8000f5a:	4323      	orrs	r3, r4
 8000f5c:	0759      	lsls	r1, r3, #29
 8000f5e:	d004      	beq.n	8000f6a <__aeabi_fdiv+0x1ee>
 8000f60:	210f      	movs	r1, #15
 8000f62:	4019      	ands	r1, r3
 8000f64:	2904      	cmp	r1, #4
 8000f66:	d000      	beq.n	8000f6a <__aeabi_fdiv+0x1ee>
 8000f68:	3304      	adds	r3, #4
 8000f6a:	0159      	lsls	r1, r3, #5
 8000f6c:	d413      	bmi.n	8000f96 <__aeabi_fdiv+0x21a>
 8000f6e:	019b      	lsls	r3, r3, #6
 8000f70:	2000      	movs	r0, #0
 8000f72:	0a5c      	lsrs	r4, r3, #9
 8000f74:	e75a      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f76:	231a      	movs	r3, #26
 8000f78:	2401      	movs	r4, #1
 8000f7a:	1a2d      	subs	r5, r5, r0
 8000f7c:	e7d0      	b.n	8000f20 <__aeabi_fdiv+0x1a4>
 8000f7e:	1e98      	subs	r0, r3, #2
 8000f80:	4243      	negs	r3, r0
 8000f82:	4158      	adcs	r0, r3
 8000f84:	4240      	negs	r0, r0
 8000f86:	0032      	movs	r2, r6
 8000f88:	2400      	movs	r4, #0
 8000f8a:	b2c0      	uxtb	r0, r0
 8000f8c:	e74e      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f8e:	4642      	mov	r2, r8
 8000f90:	20ff      	movs	r0, #255	@ 0xff
 8000f92:	2400      	movs	r4, #0
 8000f94:	e74a      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f96:	2001      	movs	r0, #1
 8000f98:	2400      	movs	r4, #0
 8000f9a:	e747      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f9c:	08026930 	.word	0x08026930
 8000fa0:	08026970 	.word	0x08026970
 8000fa4:	f7ffffff 	.word	0xf7ffffff

08000fa8 <__eqsf2>:
 8000fa8:	b570      	push	{r4, r5, r6, lr}
 8000faa:	0042      	lsls	r2, r0, #1
 8000fac:	024e      	lsls	r6, r1, #9
 8000fae:	004c      	lsls	r4, r1, #1
 8000fb0:	0245      	lsls	r5, r0, #9
 8000fb2:	0a6d      	lsrs	r5, r5, #9
 8000fb4:	0e12      	lsrs	r2, r2, #24
 8000fb6:	0fc3      	lsrs	r3, r0, #31
 8000fb8:	0a76      	lsrs	r6, r6, #9
 8000fba:	0e24      	lsrs	r4, r4, #24
 8000fbc:	0fc9      	lsrs	r1, r1, #31
 8000fbe:	2aff      	cmp	r2, #255	@ 0xff
 8000fc0:	d010      	beq.n	8000fe4 <__eqsf2+0x3c>
 8000fc2:	2cff      	cmp	r4, #255	@ 0xff
 8000fc4:	d00c      	beq.n	8000fe0 <__eqsf2+0x38>
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	42a2      	cmp	r2, r4
 8000fca:	d10a      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fcc:	42b5      	cmp	r5, r6
 8000fce:	d108      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fd0:	428b      	cmp	r3, r1
 8000fd2:	d00f      	beq.n	8000ff4 <__eqsf2+0x4c>
 8000fd4:	2a00      	cmp	r2, #0
 8000fd6:	d104      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fd8:	0028      	movs	r0, r5
 8000fda:	1e43      	subs	r3, r0, #1
 8000fdc:	4198      	sbcs	r0, r3
 8000fde:	e000      	b.n	8000fe2 <__eqsf2+0x3a>
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	bd70      	pop	{r4, r5, r6, pc}
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	2cff      	cmp	r4, #255	@ 0xff
 8000fe8:	d1fb      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fea:	4335      	orrs	r5, r6
 8000fec:	d1f9      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fee:	404b      	eors	r3, r1
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	e7f6      	b.n	8000fe2 <__eqsf2+0x3a>
 8000ff4:	2000      	movs	r0, #0
 8000ff6:	e7f4      	b.n	8000fe2 <__eqsf2+0x3a>

08000ff8 <__gesf2>:
 8000ff8:	b530      	push	{r4, r5, lr}
 8000ffa:	0042      	lsls	r2, r0, #1
 8000ffc:	0244      	lsls	r4, r0, #9
 8000ffe:	024d      	lsls	r5, r1, #9
 8001000:	0fc3      	lsrs	r3, r0, #31
 8001002:	0048      	lsls	r0, r1, #1
 8001004:	0a64      	lsrs	r4, r4, #9
 8001006:	0e12      	lsrs	r2, r2, #24
 8001008:	0a6d      	lsrs	r5, r5, #9
 800100a:	0e00      	lsrs	r0, r0, #24
 800100c:	0fc9      	lsrs	r1, r1, #31
 800100e:	2aff      	cmp	r2, #255	@ 0xff
 8001010:	d018      	beq.n	8001044 <__gesf2+0x4c>
 8001012:	28ff      	cmp	r0, #255	@ 0xff
 8001014:	d00a      	beq.n	800102c <__gesf2+0x34>
 8001016:	2a00      	cmp	r2, #0
 8001018:	d11e      	bne.n	8001058 <__gesf2+0x60>
 800101a:	2800      	cmp	r0, #0
 800101c:	d10a      	bne.n	8001034 <__gesf2+0x3c>
 800101e:	2d00      	cmp	r5, #0
 8001020:	d029      	beq.n	8001076 <__gesf2+0x7e>
 8001022:	2c00      	cmp	r4, #0
 8001024:	d12d      	bne.n	8001082 <__gesf2+0x8a>
 8001026:	0048      	lsls	r0, r1, #1
 8001028:	3801      	subs	r0, #1
 800102a:	bd30      	pop	{r4, r5, pc}
 800102c:	2d00      	cmp	r5, #0
 800102e:	d125      	bne.n	800107c <__gesf2+0x84>
 8001030:	2a00      	cmp	r2, #0
 8001032:	d101      	bne.n	8001038 <__gesf2+0x40>
 8001034:	2c00      	cmp	r4, #0
 8001036:	d0f6      	beq.n	8001026 <__gesf2+0x2e>
 8001038:	428b      	cmp	r3, r1
 800103a:	d019      	beq.n	8001070 <__gesf2+0x78>
 800103c:	2001      	movs	r0, #1
 800103e:	425b      	negs	r3, r3
 8001040:	4318      	orrs	r0, r3
 8001042:	e7f2      	b.n	800102a <__gesf2+0x32>
 8001044:	2c00      	cmp	r4, #0
 8001046:	d119      	bne.n	800107c <__gesf2+0x84>
 8001048:	28ff      	cmp	r0, #255	@ 0xff
 800104a:	d1f7      	bne.n	800103c <__gesf2+0x44>
 800104c:	2d00      	cmp	r5, #0
 800104e:	d115      	bne.n	800107c <__gesf2+0x84>
 8001050:	2000      	movs	r0, #0
 8001052:	428b      	cmp	r3, r1
 8001054:	d1f2      	bne.n	800103c <__gesf2+0x44>
 8001056:	e7e8      	b.n	800102a <__gesf2+0x32>
 8001058:	2800      	cmp	r0, #0
 800105a:	d0ef      	beq.n	800103c <__gesf2+0x44>
 800105c:	428b      	cmp	r3, r1
 800105e:	d1ed      	bne.n	800103c <__gesf2+0x44>
 8001060:	4282      	cmp	r2, r0
 8001062:	dceb      	bgt.n	800103c <__gesf2+0x44>
 8001064:	db04      	blt.n	8001070 <__gesf2+0x78>
 8001066:	42ac      	cmp	r4, r5
 8001068:	d8e8      	bhi.n	800103c <__gesf2+0x44>
 800106a:	2000      	movs	r0, #0
 800106c:	42ac      	cmp	r4, r5
 800106e:	d2dc      	bcs.n	800102a <__gesf2+0x32>
 8001070:	0058      	lsls	r0, r3, #1
 8001072:	3801      	subs	r0, #1
 8001074:	e7d9      	b.n	800102a <__gesf2+0x32>
 8001076:	2c00      	cmp	r4, #0
 8001078:	d0d7      	beq.n	800102a <__gesf2+0x32>
 800107a:	e7df      	b.n	800103c <__gesf2+0x44>
 800107c:	2002      	movs	r0, #2
 800107e:	4240      	negs	r0, r0
 8001080:	e7d3      	b.n	800102a <__gesf2+0x32>
 8001082:	428b      	cmp	r3, r1
 8001084:	d1da      	bne.n	800103c <__gesf2+0x44>
 8001086:	e7ee      	b.n	8001066 <__gesf2+0x6e>

08001088 <__lesf2>:
 8001088:	b530      	push	{r4, r5, lr}
 800108a:	0042      	lsls	r2, r0, #1
 800108c:	0244      	lsls	r4, r0, #9
 800108e:	024d      	lsls	r5, r1, #9
 8001090:	0fc3      	lsrs	r3, r0, #31
 8001092:	0048      	lsls	r0, r1, #1
 8001094:	0a64      	lsrs	r4, r4, #9
 8001096:	0e12      	lsrs	r2, r2, #24
 8001098:	0a6d      	lsrs	r5, r5, #9
 800109a:	0e00      	lsrs	r0, r0, #24
 800109c:	0fc9      	lsrs	r1, r1, #31
 800109e:	2aff      	cmp	r2, #255	@ 0xff
 80010a0:	d017      	beq.n	80010d2 <__lesf2+0x4a>
 80010a2:	28ff      	cmp	r0, #255	@ 0xff
 80010a4:	d00a      	beq.n	80010bc <__lesf2+0x34>
 80010a6:	2a00      	cmp	r2, #0
 80010a8:	d11b      	bne.n	80010e2 <__lesf2+0x5a>
 80010aa:	2800      	cmp	r0, #0
 80010ac:	d10a      	bne.n	80010c4 <__lesf2+0x3c>
 80010ae:	2d00      	cmp	r5, #0
 80010b0:	d01d      	beq.n	80010ee <__lesf2+0x66>
 80010b2:	2c00      	cmp	r4, #0
 80010b4:	d12d      	bne.n	8001112 <__lesf2+0x8a>
 80010b6:	0048      	lsls	r0, r1, #1
 80010b8:	3801      	subs	r0, #1
 80010ba:	e011      	b.n	80010e0 <__lesf2+0x58>
 80010bc:	2d00      	cmp	r5, #0
 80010be:	d10e      	bne.n	80010de <__lesf2+0x56>
 80010c0:	2a00      	cmp	r2, #0
 80010c2:	d101      	bne.n	80010c8 <__lesf2+0x40>
 80010c4:	2c00      	cmp	r4, #0
 80010c6:	d0f6      	beq.n	80010b6 <__lesf2+0x2e>
 80010c8:	428b      	cmp	r3, r1
 80010ca:	d10c      	bne.n	80010e6 <__lesf2+0x5e>
 80010cc:	0058      	lsls	r0, r3, #1
 80010ce:	3801      	subs	r0, #1
 80010d0:	e006      	b.n	80010e0 <__lesf2+0x58>
 80010d2:	2c00      	cmp	r4, #0
 80010d4:	d103      	bne.n	80010de <__lesf2+0x56>
 80010d6:	28ff      	cmp	r0, #255	@ 0xff
 80010d8:	d105      	bne.n	80010e6 <__lesf2+0x5e>
 80010da:	2d00      	cmp	r5, #0
 80010dc:	d015      	beq.n	800110a <__lesf2+0x82>
 80010de:	2002      	movs	r0, #2
 80010e0:	bd30      	pop	{r4, r5, pc}
 80010e2:	2800      	cmp	r0, #0
 80010e4:	d106      	bne.n	80010f4 <__lesf2+0x6c>
 80010e6:	2001      	movs	r0, #1
 80010e8:	425b      	negs	r3, r3
 80010ea:	4318      	orrs	r0, r3
 80010ec:	e7f8      	b.n	80010e0 <__lesf2+0x58>
 80010ee:	2c00      	cmp	r4, #0
 80010f0:	d0f6      	beq.n	80010e0 <__lesf2+0x58>
 80010f2:	e7f8      	b.n	80010e6 <__lesf2+0x5e>
 80010f4:	428b      	cmp	r3, r1
 80010f6:	d1f6      	bne.n	80010e6 <__lesf2+0x5e>
 80010f8:	4282      	cmp	r2, r0
 80010fa:	dcf4      	bgt.n	80010e6 <__lesf2+0x5e>
 80010fc:	dbe6      	blt.n	80010cc <__lesf2+0x44>
 80010fe:	42ac      	cmp	r4, r5
 8001100:	d8f1      	bhi.n	80010e6 <__lesf2+0x5e>
 8001102:	2000      	movs	r0, #0
 8001104:	42ac      	cmp	r4, r5
 8001106:	d2eb      	bcs.n	80010e0 <__lesf2+0x58>
 8001108:	e7e0      	b.n	80010cc <__lesf2+0x44>
 800110a:	2000      	movs	r0, #0
 800110c:	428b      	cmp	r3, r1
 800110e:	d1ea      	bne.n	80010e6 <__lesf2+0x5e>
 8001110:	e7e6      	b.n	80010e0 <__lesf2+0x58>
 8001112:	428b      	cmp	r3, r1
 8001114:	d1e7      	bne.n	80010e6 <__lesf2+0x5e>
 8001116:	e7f2      	b.n	80010fe <__lesf2+0x76>

08001118 <__aeabi_fmul>:
 8001118:	b5f0      	push	{r4, r5, r6, r7, lr}
 800111a:	464f      	mov	r7, r9
 800111c:	4646      	mov	r6, r8
 800111e:	46d6      	mov	lr, sl
 8001120:	0044      	lsls	r4, r0, #1
 8001122:	b5c0      	push	{r6, r7, lr}
 8001124:	0246      	lsls	r6, r0, #9
 8001126:	1c0f      	adds	r7, r1, #0
 8001128:	0a76      	lsrs	r6, r6, #9
 800112a:	0e24      	lsrs	r4, r4, #24
 800112c:	0fc5      	lsrs	r5, r0, #31
 800112e:	2c00      	cmp	r4, #0
 8001130:	d100      	bne.n	8001134 <__aeabi_fmul+0x1c>
 8001132:	e0da      	b.n	80012ea <__aeabi_fmul+0x1d2>
 8001134:	2cff      	cmp	r4, #255	@ 0xff
 8001136:	d074      	beq.n	8001222 <__aeabi_fmul+0x10a>
 8001138:	2380      	movs	r3, #128	@ 0x80
 800113a:	00f6      	lsls	r6, r6, #3
 800113c:	04db      	lsls	r3, r3, #19
 800113e:	431e      	orrs	r6, r3
 8001140:	2300      	movs	r3, #0
 8001142:	4699      	mov	r9, r3
 8001144:	469a      	mov	sl, r3
 8001146:	3c7f      	subs	r4, #127	@ 0x7f
 8001148:	027b      	lsls	r3, r7, #9
 800114a:	0a5b      	lsrs	r3, r3, #9
 800114c:	4698      	mov	r8, r3
 800114e:	007b      	lsls	r3, r7, #1
 8001150:	0e1b      	lsrs	r3, r3, #24
 8001152:	0fff      	lsrs	r7, r7, #31
 8001154:	2b00      	cmp	r3, #0
 8001156:	d074      	beq.n	8001242 <__aeabi_fmul+0x12a>
 8001158:	2bff      	cmp	r3, #255	@ 0xff
 800115a:	d100      	bne.n	800115e <__aeabi_fmul+0x46>
 800115c:	e08e      	b.n	800127c <__aeabi_fmul+0x164>
 800115e:	4642      	mov	r2, r8
 8001160:	2180      	movs	r1, #128	@ 0x80
 8001162:	00d2      	lsls	r2, r2, #3
 8001164:	04c9      	lsls	r1, r1, #19
 8001166:	4311      	orrs	r1, r2
 8001168:	3b7f      	subs	r3, #127	@ 0x7f
 800116a:	002a      	movs	r2, r5
 800116c:	18e4      	adds	r4, r4, r3
 800116e:	464b      	mov	r3, r9
 8001170:	407a      	eors	r2, r7
 8001172:	4688      	mov	r8, r1
 8001174:	b2d2      	uxtb	r2, r2
 8001176:	2b0a      	cmp	r3, #10
 8001178:	dc75      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 800117a:	464b      	mov	r3, r9
 800117c:	2000      	movs	r0, #0
 800117e:	2b02      	cmp	r3, #2
 8001180:	dd0f      	ble.n	80011a2 <__aeabi_fmul+0x8a>
 8001182:	4649      	mov	r1, r9
 8001184:	2301      	movs	r3, #1
 8001186:	408b      	lsls	r3, r1
 8001188:	21a6      	movs	r1, #166	@ 0xa6
 800118a:	00c9      	lsls	r1, r1, #3
 800118c:	420b      	tst	r3, r1
 800118e:	d169      	bne.n	8001264 <__aeabi_fmul+0x14c>
 8001190:	2190      	movs	r1, #144	@ 0x90
 8001192:	0089      	lsls	r1, r1, #2
 8001194:	420b      	tst	r3, r1
 8001196:	d000      	beq.n	800119a <__aeabi_fmul+0x82>
 8001198:	e100      	b.n	800139c <__aeabi_fmul+0x284>
 800119a:	2188      	movs	r1, #136	@ 0x88
 800119c:	4219      	tst	r1, r3
 800119e:	d000      	beq.n	80011a2 <__aeabi_fmul+0x8a>
 80011a0:	e0f5      	b.n	800138e <__aeabi_fmul+0x276>
 80011a2:	4641      	mov	r1, r8
 80011a4:	0409      	lsls	r1, r1, #16
 80011a6:	0c09      	lsrs	r1, r1, #16
 80011a8:	4643      	mov	r3, r8
 80011aa:	0008      	movs	r0, r1
 80011ac:	0c35      	lsrs	r5, r6, #16
 80011ae:	0436      	lsls	r6, r6, #16
 80011b0:	0c1b      	lsrs	r3, r3, #16
 80011b2:	0c36      	lsrs	r6, r6, #16
 80011b4:	4370      	muls	r0, r6
 80011b6:	4369      	muls	r1, r5
 80011b8:	435e      	muls	r6, r3
 80011ba:	435d      	muls	r5, r3
 80011bc:	1876      	adds	r6, r6, r1
 80011be:	0c03      	lsrs	r3, r0, #16
 80011c0:	199b      	adds	r3, r3, r6
 80011c2:	4299      	cmp	r1, r3
 80011c4:	d903      	bls.n	80011ce <__aeabi_fmul+0xb6>
 80011c6:	2180      	movs	r1, #128	@ 0x80
 80011c8:	0249      	lsls	r1, r1, #9
 80011ca:	468c      	mov	ip, r1
 80011cc:	4465      	add	r5, ip
 80011ce:	0400      	lsls	r0, r0, #16
 80011d0:	0419      	lsls	r1, r3, #16
 80011d2:	0c00      	lsrs	r0, r0, #16
 80011d4:	1809      	adds	r1, r1, r0
 80011d6:	018e      	lsls	r6, r1, #6
 80011d8:	1e70      	subs	r0, r6, #1
 80011da:	4186      	sbcs	r6, r0
 80011dc:	0c1b      	lsrs	r3, r3, #16
 80011de:	0e89      	lsrs	r1, r1, #26
 80011e0:	195b      	adds	r3, r3, r5
 80011e2:	430e      	orrs	r6, r1
 80011e4:	019b      	lsls	r3, r3, #6
 80011e6:	431e      	orrs	r6, r3
 80011e8:	011b      	lsls	r3, r3, #4
 80011ea:	d46c      	bmi.n	80012c6 <__aeabi_fmul+0x1ae>
 80011ec:	0023      	movs	r3, r4
 80011ee:	337f      	adds	r3, #127	@ 0x7f
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	dc00      	bgt.n	80011f6 <__aeabi_fmul+0xde>
 80011f4:	e0b1      	b.n	800135a <__aeabi_fmul+0x242>
 80011f6:	0015      	movs	r5, r2
 80011f8:	0771      	lsls	r1, r6, #29
 80011fa:	d00b      	beq.n	8001214 <__aeabi_fmul+0xfc>
 80011fc:	200f      	movs	r0, #15
 80011fe:	0021      	movs	r1, r4
 8001200:	4030      	ands	r0, r6
 8001202:	2804      	cmp	r0, #4
 8001204:	d006      	beq.n	8001214 <__aeabi_fmul+0xfc>
 8001206:	3604      	adds	r6, #4
 8001208:	0132      	lsls	r2, r6, #4
 800120a:	d503      	bpl.n	8001214 <__aeabi_fmul+0xfc>
 800120c:	4b6e      	ldr	r3, [pc, #440]	@ (80013c8 <__aeabi_fmul+0x2b0>)
 800120e:	401e      	ands	r6, r3
 8001210:	000b      	movs	r3, r1
 8001212:	3380      	adds	r3, #128	@ 0x80
 8001214:	2bfe      	cmp	r3, #254	@ 0xfe
 8001216:	dd00      	ble.n	800121a <__aeabi_fmul+0x102>
 8001218:	e0bd      	b.n	8001396 <__aeabi_fmul+0x27e>
 800121a:	01b2      	lsls	r2, r6, #6
 800121c:	0a52      	lsrs	r2, r2, #9
 800121e:	b2db      	uxtb	r3, r3
 8001220:	e048      	b.n	80012b4 <__aeabi_fmul+0x19c>
 8001222:	2e00      	cmp	r6, #0
 8001224:	d000      	beq.n	8001228 <__aeabi_fmul+0x110>
 8001226:	e092      	b.n	800134e <__aeabi_fmul+0x236>
 8001228:	2308      	movs	r3, #8
 800122a:	4699      	mov	r9, r3
 800122c:	3b06      	subs	r3, #6
 800122e:	469a      	mov	sl, r3
 8001230:	027b      	lsls	r3, r7, #9
 8001232:	0a5b      	lsrs	r3, r3, #9
 8001234:	4698      	mov	r8, r3
 8001236:	007b      	lsls	r3, r7, #1
 8001238:	24ff      	movs	r4, #255	@ 0xff
 800123a:	0e1b      	lsrs	r3, r3, #24
 800123c:	0fff      	lsrs	r7, r7, #31
 800123e:	2b00      	cmp	r3, #0
 8001240:	d18a      	bne.n	8001158 <__aeabi_fmul+0x40>
 8001242:	4642      	mov	r2, r8
 8001244:	2a00      	cmp	r2, #0
 8001246:	d164      	bne.n	8001312 <__aeabi_fmul+0x1fa>
 8001248:	4649      	mov	r1, r9
 800124a:	3201      	adds	r2, #1
 800124c:	4311      	orrs	r1, r2
 800124e:	4689      	mov	r9, r1
 8001250:	290a      	cmp	r1, #10
 8001252:	dc08      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 8001254:	407d      	eors	r5, r7
 8001256:	2001      	movs	r0, #1
 8001258:	b2ea      	uxtb	r2, r5
 800125a:	2902      	cmp	r1, #2
 800125c:	dc91      	bgt.n	8001182 <__aeabi_fmul+0x6a>
 800125e:	0015      	movs	r5, r2
 8001260:	2200      	movs	r2, #0
 8001262:	e027      	b.n	80012b4 <__aeabi_fmul+0x19c>
 8001264:	0015      	movs	r5, r2
 8001266:	4653      	mov	r3, sl
 8001268:	2b02      	cmp	r3, #2
 800126a:	d100      	bne.n	800126e <__aeabi_fmul+0x156>
 800126c:	e093      	b.n	8001396 <__aeabi_fmul+0x27e>
 800126e:	2b03      	cmp	r3, #3
 8001270:	d01a      	beq.n	80012a8 <__aeabi_fmul+0x190>
 8001272:	2b01      	cmp	r3, #1
 8001274:	d12c      	bne.n	80012d0 <__aeabi_fmul+0x1b8>
 8001276:	2300      	movs	r3, #0
 8001278:	2200      	movs	r2, #0
 800127a:	e01b      	b.n	80012b4 <__aeabi_fmul+0x19c>
 800127c:	4643      	mov	r3, r8
 800127e:	34ff      	adds	r4, #255	@ 0xff
 8001280:	2b00      	cmp	r3, #0
 8001282:	d055      	beq.n	8001330 <__aeabi_fmul+0x218>
 8001284:	2103      	movs	r1, #3
 8001286:	464b      	mov	r3, r9
 8001288:	430b      	orrs	r3, r1
 800128a:	0019      	movs	r1, r3
 800128c:	2b0a      	cmp	r3, #10
 800128e:	dc00      	bgt.n	8001292 <__aeabi_fmul+0x17a>
 8001290:	e092      	b.n	80013b8 <__aeabi_fmul+0x2a0>
 8001292:	2b0f      	cmp	r3, #15
 8001294:	d000      	beq.n	8001298 <__aeabi_fmul+0x180>
 8001296:	e08c      	b.n	80013b2 <__aeabi_fmul+0x29a>
 8001298:	2280      	movs	r2, #128	@ 0x80
 800129a:	03d2      	lsls	r2, r2, #15
 800129c:	4216      	tst	r6, r2
 800129e:	d003      	beq.n	80012a8 <__aeabi_fmul+0x190>
 80012a0:	4643      	mov	r3, r8
 80012a2:	4213      	tst	r3, r2
 80012a4:	d100      	bne.n	80012a8 <__aeabi_fmul+0x190>
 80012a6:	e07d      	b.n	80013a4 <__aeabi_fmul+0x28c>
 80012a8:	2280      	movs	r2, #128	@ 0x80
 80012aa:	03d2      	lsls	r2, r2, #15
 80012ac:	4332      	orrs	r2, r6
 80012ae:	0252      	lsls	r2, r2, #9
 80012b0:	0a52      	lsrs	r2, r2, #9
 80012b2:	23ff      	movs	r3, #255	@ 0xff
 80012b4:	05d8      	lsls	r0, r3, #23
 80012b6:	07ed      	lsls	r5, r5, #31
 80012b8:	4310      	orrs	r0, r2
 80012ba:	4328      	orrs	r0, r5
 80012bc:	bce0      	pop	{r5, r6, r7}
 80012be:	46ba      	mov	sl, r7
 80012c0:	46b1      	mov	r9, r6
 80012c2:	46a8      	mov	r8, r5
 80012c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c6:	2301      	movs	r3, #1
 80012c8:	0015      	movs	r5, r2
 80012ca:	0871      	lsrs	r1, r6, #1
 80012cc:	401e      	ands	r6, r3
 80012ce:	430e      	orrs	r6, r1
 80012d0:	0023      	movs	r3, r4
 80012d2:	3380      	adds	r3, #128	@ 0x80
 80012d4:	1c61      	adds	r1, r4, #1
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	dd41      	ble.n	800135e <__aeabi_fmul+0x246>
 80012da:	0772      	lsls	r2, r6, #29
 80012dc:	d094      	beq.n	8001208 <__aeabi_fmul+0xf0>
 80012de:	220f      	movs	r2, #15
 80012e0:	4032      	ands	r2, r6
 80012e2:	2a04      	cmp	r2, #4
 80012e4:	d000      	beq.n	80012e8 <__aeabi_fmul+0x1d0>
 80012e6:	e78e      	b.n	8001206 <__aeabi_fmul+0xee>
 80012e8:	e78e      	b.n	8001208 <__aeabi_fmul+0xf0>
 80012ea:	2e00      	cmp	r6, #0
 80012ec:	d105      	bne.n	80012fa <__aeabi_fmul+0x1e2>
 80012ee:	2304      	movs	r3, #4
 80012f0:	4699      	mov	r9, r3
 80012f2:	3b03      	subs	r3, #3
 80012f4:	2400      	movs	r4, #0
 80012f6:	469a      	mov	sl, r3
 80012f8:	e726      	b.n	8001148 <__aeabi_fmul+0x30>
 80012fa:	0030      	movs	r0, r6
 80012fc:	f7ff f918 	bl	8000530 <__clzsi2>
 8001300:	2476      	movs	r4, #118	@ 0x76
 8001302:	1f43      	subs	r3, r0, #5
 8001304:	409e      	lsls	r6, r3
 8001306:	2300      	movs	r3, #0
 8001308:	4264      	negs	r4, r4
 800130a:	4699      	mov	r9, r3
 800130c:	469a      	mov	sl, r3
 800130e:	1a24      	subs	r4, r4, r0
 8001310:	e71a      	b.n	8001148 <__aeabi_fmul+0x30>
 8001312:	4640      	mov	r0, r8
 8001314:	f7ff f90c 	bl	8000530 <__clzsi2>
 8001318:	464b      	mov	r3, r9
 800131a:	1a24      	subs	r4, r4, r0
 800131c:	3c76      	subs	r4, #118	@ 0x76
 800131e:	2b0a      	cmp	r3, #10
 8001320:	dca1      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 8001322:	4643      	mov	r3, r8
 8001324:	3805      	subs	r0, #5
 8001326:	4083      	lsls	r3, r0
 8001328:	407d      	eors	r5, r7
 800132a:	4698      	mov	r8, r3
 800132c:	b2ea      	uxtb	r2, r5
 800132e:	e724      	b.n	800117a <__aeabi_fmul+0x62>
 8001330:	464a      	mov	r2, r9
 8001332:	3302      	adds	r3, #2
 8001334:	4313      	orrs	r3, r2
 8001336:	002a      	movs	r2, r5
 8001338:	407a      	eors	r2, r7
 800133a:	b2d2      	uxtb	r2, r2
 800133c:	2b0a      	cmp	r3, #10
 800133e:	dc92      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 8001340:	4649      	mov	r1, r9
 8001342:	0015      	movs	r5, r2
 8001344:	2900      	cmp	r1, #0
 8001346:	d026      	beq.n	8001396 <__aeabi_fmul+0x27e>
 8001348:	4699      	mov	r9, r3
 800134a:	2002      	movs	r0, #2
 800134c:	e719      	b.n	8001182 <__aeabi_fmul+0x6a>
 800134e:	230c      	movs	r3, #12
 8001350:	4699      	mov	r9, r3
 8001352:	3b09      	subs	r3, #9
 8001354:	24ff      	movs	r4, #255	@ 0xff
 8001356:	469a      	mov	sl, r3
 8001358:	e6f6      	b.n	8001148 <__aeabi_fmul+0x30>
 800135a:	0015      	movs	r5, r2
 800135c:	0021      	movs	r1, r4
 800135e:	2201      	movs	r2, #1
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b1b      	cmp	r3, #27
 8001364:	dd00      	ble.n	8001368 <__aeabi_fmul+0x250>
 8001366:	e786      	b.n	8001276 <__aeabi_fmul+0x15e>
 8001368:	319e      	adds	r1, #158	@ 0x9e
 800136a:	0032      	movs	r2, r6
 800136c:	408e      	lsls	r6, r1
 800136e:	40da      	lsrs	r2, r3
 8001370:	1e73      	subs	r3, r6, #1
 8001372:	419e      	sbcs	r6, r3
 8001374:	4332      	orrs	r2, r6
 8001376:	0753      	lsls	r3, r2, #29
 8001378:	d004      	beq.n	8001384 <__aeabi_fmul+0x26c>
 800137a:	230f      	movs	r3, #15
 800137c:	4013      	ands	r3, r2
 800137e:	2b04      	cmp	r3, #4
 8001380:	d000      	beq.n	8001384 <__aeabi_fmul+0x26c>
 8001382:	3204      	adds	r2, #4
 8001384:	0153      	lsls	r3, r2, #5
 8001386:	d510      	bpl.n	80013aa <__aeabi_fmul+0x292>
 8001388:	2301      	movs	r3, #1
 800138a:	2200      	movs	r2, #0
 800138c:	e792      	b.n	80012b4 <__aeabi_fmul+0x19c>
 800138e:	003d      	movs	r5, r7
 8001390:	4646      	mov	r6, r8
 8001392:	4682      	mov	sl, r0
 8001394:	e767      	b.n	8001266 <__aeabi_fmul+0x14e>
 8001396:	23ff      	movs	r3, #255	@ 0xff
 8001398:	2200      	movs	r2, #0
 800139a:	e78b      	b.n	80012b4 <__aeabi_fmul+0x19c>
 800139c:	2280      	movs	r2, #128	@ 0x80
 800139e:	2500      	movs	r5, #0
 80013a0:	03d2      	lsls	r2, r2, #15
 80013a2:	e786      	b.n	80012b2 <__aeabi_fmul+0x19a>
 80013a4:	003d      	movs	r5, r7
 80013a6:	431a      	orrs	r2, r3
 80013a8:	e783      	b.n	80012b2 <__aeabi_fmul+0x19a>
 80013aa:	0192      	lsls	r2, r2, #6
 80013ac:	2300      	movs	r3, #0
 80013ae:	0a52      	lsrs	r2, r2, #9
 80013b0:	e780      	b.n	80012b4 <__aeabi_fmul+0x19c>
 80013b2:	003d      	movs	r5, r7
 80013b4:	4646      	mov	r6, r8
 80013b6:	e777      	b.n	80012a8 <__aeabi_fmul+0x190>
 80013b8:	002a      	movs	r2, r5
 80013ba:	2301      	movs	r3, #1
 80013bc:	407a      	eors	r2, r7
 80013be:	408b      	lsls	r3, r1
 80013c0:	2003      	movs	r0, #3
 80013c2:	b2d2      	uxtb	r2, r2
 80013c4:	e6e9      	b.n	800119a <__aeabi_fmul+0x82>
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	f7ffffff 	.word	0xf7ffffff

080013cc <__aeabi_fsub>:
 80013cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013ce:	4647      	mov	r7, r8
 80013d0:	46ce      	mov	lr, r9
 80013d2:	0243      	lsls	r3, r0, #9
 80013d4:	b580      	push	{r7, lr}
 80013d6:	0a5f      	lsrs	r7, r3, #9
 80013d8:	099b      	lsrs	r3, r3, #6
 80013da:	0045      	lsls	r5, r0, #1
 80013dc:	004a      	lsls	r2, r1, #1
 80013de:	469c      	mov	ip, r3
 80013e0:	024b      	lsls	r3, r1, #9
 80013e2:	0fc4      	lsrs	r4, r0, #31
 80013e4:	0fce      	lsrs	r6, r1, #31
 80013e6:	0e2d      	lsrs	r5, r5, #24
 80013e8:	0a58      	lsrs	r0, r3, #9
 80013ea:	0e12      	lsrs	r2, r2, #24
 80013ec:	0999      	lsrs	r1, r3, #6
 80013ee:	2aff      	cmp	r2, #255	@ 0xff
 80013f0:	d06b      	beq.n	80014ca <__aeabi_fsub+0xfe>
 80013f2:	2301      	movs	r3, #1
 80013f4:	405e      	eors	r6, r3
 80013f6:	1aab      	subs	r3, r5, r2
 80013f8:	42b4      	cmp	r4, r6
 80013fa:	d04b      	beq.n	8001494 <__aeabi_fsub+0xc8>
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	dc00      	bgt.n	8001402 <__aeabi_fsub+0x36>
 8001400:	e0ff      	b.n	8001602 <__aeabi_fsub+0x236>
 8001402:	2a00      	cmp	r2, #0
 8001404:	d100      	bne.n	8001408 <__aeabi_fsub+0x3c>
 8001406:	e088      	b.n	800151a <__aeabi_fsub+0x14e>
 8001408:	2dff      	cmp	r5, #255	@ 0xff
 800140a:	d100      	bne.n	800140e <__aeabi_fsub+0x42>
 800140c:	e0ef      	b.n	80015ee <__aeabi_fsub+0x222>
 800140e:	2280      	movs	r2, #128	@ 0x80
 8001410:	04d2      	lsls	r2, r2, #19
 8001412:	4311      	orrs	r1, r2
 8001414:	2001      	movs	r0, #1
 8001416:	2b1b      	cmp	r3, #27
 8001418:	dc08      	bgt.n	800142c <__aeabi_fsub+0x60>
 800141a:	0008      	movs	r0, r1
 800141c:	2220      	movs	r2, #32
 800141e:	40d8      	lsrs	r0, r3
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	4099      	lsls	r1, r3
 8001424:	000b      	movs	r3, r1
 8001426:	1e5a      	subs	r2, r3, #1
 8001428:	4193      	sbcs	r3, r2
 800142a:	4318      	orrs	r0, r3
 800142c:	4663      	mov	r3, ip
 800142e:	1a1b      	subs	r3, r3, r0
 8001430:	469c      	mov	ip, r3
 8001432:	4663      	mov	r3, ip
 8001434:	015b      	lsls	r3, r3, #5
 8001436:	d400      	bmi.n	800143a <__aeabi_fsub+0x6e>
 8001438:	e0cd      	b.n	80015d6 <__aeabi_fsub+0x20a>
 800143a:	4663      	mov	r3, ip
 800143c:	019f      	lsls	r7, r3, #6
 800143e:	09bf      	lsrs	r7, r7, #6
 8001440:	0038      	movs	r0, r7
 8001442:	f7ff f875 	bl	8000530 <__clzsi2>
 8001446:	003b      	movs	r3, r7
 8001448:	3805      	subs	r0, #5
 800144a:	4083      	lsls	r3, r0
 800144c:	4285      	cmp	r5, r0
 800144e:	dc00      	bgt.n	8001452 <__aeabi_fsub+0x86>
 8001450:	e0a2      	b.n	8001598 <__aeabi_fsub+0x1cc>
 8001452:	4ab7      	ldr	r2, [pc, #732]	@ (8001730 <__aeabi_fsub+0x364>)
 8001454:	1a2d      	subs	r5, r5, r0
 8001456:	401a      	ands	r2, r3
 8001458:	4694      	mov	ip, r2
 800145a:	075a      	lsls	r2, r3, #29
 800145c:	d100      	bne.n	8001460 <__aeabi_fsub+0x94>
 800145e:	e0c3      	b.n	80015e8 <__aeabi_fsub+0x21c>
 8001460:	220f      	movs	r2, #15
 8001462:	4013      	ands	r3, r2
 8001464:	2b04      	cmp	r3, #4
 8001466:	d100      	bne.n	800146a <__aeabi_fsub+0x9e>
 8001468:	e0be      	b.n	80015e8 <__aeabi_fsub+0x21c>
 800146a:	2304      	movs	r3, #4
 800146c:	4698      	mov	r8, r3
 800146e:	44c4      	add	ip, r8
 8001470:	4663      	mov	r3, ip
 8001472:	015b      	lsls	r3, r3, #5
 8001474:	d400      	bmi.n	8001478 <__aeabi_fsub+0xac>
 8001476:	e0b7      	b.n	80015e8 <__aeabi_fsub+0x21c>
 8001478:	1c68      	adds	r0, r5, #1
 800147a:	2dfe      	cmp	r5, #254	@ 0xfe
 800147c:	d000      	beq.n	8001480 <__aeabi_fsub+0xb4>
 800147e:	e0a5      	b.n	80015cc <__aeabi_fsub+0x200>
 8001480:	20ff      	movs	r0, #255	@ 0xff
 8001482:	2200      	movs	r2, #0
 8001484:	05c0      	lsls	r0, r0, #23
 8001486:	4310      	orrs	r0, r2
 8001488:	07e4      	lsls	r4, r4, #31
 800148a:	4320      	orrs	r0, r4
 800148c:	bcc0      	pop	{r6, r7}
 800148e:	46b9      	mov	r9, r7
 8001490:	46b0      	mov	r8, r6
 8001492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001494:	2b00      	cmp	r3, #0
 8001496:	dc00      	bgt.n	800149a <__aeabi_fsub+0xce>
 8001498:	e1eb      	b.n	8001872 <__aeabi_fsub+0x4a6>
 800149a:	2a00      	cmp	r2, #0
 800149c:	d046      	beq.n	800152c <__aeabi_fsub+0x160>
 800149e:	2dff      	cmp	r5, #255	@ 0xff
 80014a0:	d100      	bne.n	80014a4 <__aeabi_fsub+0xd8>
 80014a2:	e0a4      	b.n	80015ee <__aeabi_fsub+0x222>
 80014a4:	2280      	movs	r2, #128	@ 0x80
 80014a6:	04d2      	lsls	r2, r2, #19
 80014a8:	4311      	orrs	r1, r2
 80014aa:	2b1b      	cmp	r3, #27
 80014ac:	dc00      	bgt.n	80014b0 <__aeabi_fsub+0xe4>
 80014ae:	e0fb      	b.n	80016a8 <__aeabi_fsub+0x2dc>
 80014b0:	2305      	movs	r3, #5
 80014b2:	4698      	mov	r8, r3
 80014b4:	002b      	movs	r3, r5
 80014b6:	44c4      	add	ip, r8
 80014b8:	4662      	mov	r2, ip
 80014ba:	08d7      	lsrs	r7, r2, #3
 80014bc:	2bff      	cmp	r3, #255	@ 0xff
 80014be:	d100      	bne.n	80014c2 <__aeabi_fsub+0xf6>
 80014c0:	e095      	b.n	80015ee <__aeabi_fsub+0x222>
 80014c2:	027a      	lsls	r2, r7, #9
 80014c4:	0a52      	lsrs	r2, r2, #9
 80014c6:	b2d8      	uxtb	r0, r3
 80014c8:	e7dc      	b.n	8001484 <__aeabi_fsub+0xb8>
 80014ca:	002b      	movs	r3, r5
 80014cc:	3bff      	subs	r3, #255	@ 0xff
 80014ce:	4699      	mov	r9, r3
 80014d0:	2900      	cmp	r1, #0
 80014d2:	d118      	bne.n	8001506 <__aeabi_fsub+0x13a>
 80014d4:	2301      	movs	r3, #1
 80014d6:	405e      	eors	r6, r3
 80014d8:	42b4      	cmp	r4, r6
 80014da:	d100      	bne.n	80014de <__aeabi_fsub+0x112>
 80014dc:	e0ca      	b.n	8001674 <__aeabi_fsub+0x2a8>
 80014de:	464b      	mov	r3, r9
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d02d      	beq.n	8001540 <__aeabi_fsub+0x174>
 80014e4:	2d00      	cmp	r5, #0
 80014e6:	d000      	beq.n	80014ea <__aeabi_fsub+0x11e>
 80014e8:	e13c      	b.n	8001764 <__aeabi_fsub+0x398>
 80014ea:	23ff      	movs	r3, #255	@ 0xff
 80014ec:	4664      	mov	r4, ip
 80014ee:	2c00      	cmp	r4, #0
 80014f0:	d100      	bne.n	80014f4 <__aeabi_fsub+0x128>
 80014f2:	e15f      	b.n	80017b4 <__aeabi_fsub+0x3e8>
 80014f4:	1e5d      	subs	r5, r3, #1
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d100      	bne.n	80014fc <__aeabi_fsub+0x130>
 80014fa:	e174      	b.n	80017e6 <__aeabi_fsub+0x41a>
 80014fc:	0034      	movs	r4, r6
 80014fe:	2bff      	cmp	r3, #255	@ 0xff
 8001500:	d074      	beq.n	80015ec <__aeabi_fsub+0x220>
 8001502:	002b      	movs	r3, r5
 8001504:	e103      	b.n	800170e <__aeabi_fsub+0x342>
 8001506:	42b4      	cmp	r4, r6
 8001508:	d100      	bne.n	800150c <__aeabi_fsub+0x140>
 800150a:	e09c      	b.n	8001646 <__aeabi_fsub+0x27a>
 800150c:	2b00      	cmp	r3, #0
 800150e:	d017      	beq.n	8001540 <__aeabi_fsub+0x174>
 8001510:	2d00      	cmp	r5, #0
 8001512:	d0ea      	beq.n	80014ea <__aeabi_fsub+0x11e>
 8001514:	0007      	movs	r7, r0
 8001516:	0034      	movs	r4, r6
 8001518:	e06c      	b.n	80015f4 <__aeabi_fsub+0x228>
 800151a:	2900      	cmp	r1, #0
 800151c:	d0cc      	beq.n	80014b8 <__aeabi_fsub+0xec>
 800151e:	1e5a      	subs	r2, r3, #1
 8001520:	2b01      	cmp	r3, #1
 8001522:	d02b      	beq.n	800157c <__aeabi_fsub+0x1b0>
 8001524:	2bff      	cmp	r3, #255	@ 0xff
 8001526:	d062      	beq.n	80015ee <__aeabi_fsub+0x222>
 8001528:	0013      	movs	r3, r2
 800152a:	e773      	b.n	8001414 <__aeabi_fsub+0x48>
 800152c:	2900      	cmp	r1, #0
 800152e:	d0c3      	beq.n	80014b8 <__aeabi_fsub+0xec>
 8001530:	1e5a      	subs	r2, r3, #1
 8001532:	2b01      	cmp	r3, #1
 8001534:	d100      	bne.n	8001538 <__aeabi_fsub+0x16c>
 8001536:	e11e      	b.n	8001776 <__aeabi_fsub+0x3aa>
 8001538:	2bff      	cmp	r3, #255	@ 0xff
 800153a:	d058      	beq.n	80015ee <__aeabi_fsub+0x222>
 800153c:	0013      	movs	r3, r2
 800153e:	e7b4      	b.n	80014aa <__aeabi_fsub+0xde>
 8001540:	22fe      	movs	r2, #254	@ 0xfe
 8001542:	1c6b      	adds	r3, r5, #1
 8001544:	421a      	tst	r2, r3
 8001546:	d10d      	bne.n	8001564 <__aeabi_fsub+0x198>
 8001548:	2d00      	cmp	r5, #0
 800154a:	d060      	beq.n	800160e <__aeabi_fsub+0x242>
 800154c:	4663      	mov	r3, ip
 800154e:	2b00      	cmp	r3, #0
 8001550:	d000      	beq.n	8001554 <__aeabi_fsub+0x188>
 8001552:	e120      	b.n	8001796 <__aeabi_fsub+0x3ca>
 8001554:	2900      	cmp	r1, #0
 8001556:	d000      	beq.n	800155a <__aeabi_fsub+0x18e>
 8001558:	e128      	b.n	80017ac <__aeabi_fsub+0x3e0>
 800155a:	2280      	movs	r2, #128	@ 0x80
 800155c:	2400      	movs	r4, #0
 800155e:	20ff      	movs	r0, #255	@ 0xff
 8001560:	03d2      	lsls	r2, r2, #15
 8001562:	e78f      	b.n	8001484 <__aeabi_fsub+0xb8>
 8001564:	4663      	mov	r3, ip
 8001566:	1a5f      	subs	r7, r3, r1
 8001568:	017b      	lsls	r3, r7, #5
 800156a:	d500      	bpl.n	800156e <__aeabi_fsub+0x1a2>
 800156c:	e0fe      	b.n	800176c <__aeabi_fsub+0x3a0>
 800156e:	2f00      	cmp	r7, #0
 8001570:	d000      	beq.n	8001574 <__aeabi_fsub+0x1a8>
 8001572:	e765      	b.n	8001440 <__aeabi_fsub+0x74>
 8001574:	2400      	movs	r4, #0
 8001576:	2000      	movs	r0, #0
 8001578:	2200      	movs	r2, #0
 800157a:	e783      	b.n	8001484 <__aeabi_fsub+0xb8>
 800157c:	4663      	mov	r3, ip
 800157e:	1a59      	subs	r1, r3, r1
 8001580:	014b      	lsls	r3, r1, #5
 8001582:	d400      	bmi.n	8001586 <__aeabi_fsub+0x1ba>
 8001584:	e119      	b.n	80017ba <__aeabi_fsub+0x3ee>
 8001586:	018f      	lsls	r7, r1, #6
 8001588:	09bf      	lsrs	r7, r7, #6
 800158a:	0038      	movs	r0, r7
 800158c:	f7fe ffd0 	bl	8000530 <__clzsi2>
 8001590:	003b      	movs	r3, r7
 8001592:	3805      	subs	r0, #5
 8001594:	4083      	lsls	r3, r0
 8001596:	2501      	movs	r5, #1
 8001598:	2220      	movs	r2, #32
 800159a:	1b40      	subs	r0, r0, r5
 800159c:	3001      	adds	r0, #1
 800159e:	1a12      	subs	r2, r2, r0
 80015a0:	0019      	movs	r1, r3
 80015a2:	4093      	lsls	r3, r2
 80015a4:	40c1      	lsrs	r1, r0
 80015a6:	1e5a      	subs	r2, r3, #1
 80015a8:	4193      	sbcs	r3, r2
 80015aa:	4319      	orrs	r1, r3
 80015ac:	468c      	mov	ip, r1
 80015ae:	1e0b      	subs	r3, r1, #0
 80015b0:	d0e1      	beq.n	8001576 <__aeabi_fsub+0x1aa>
 80015b2:	075b      	lsls	r3, r3, #29
 80015b4:	d100      	bne.n	80015b8 <__aeabi_fsub+0x1ec>
 80015b6:	e152      	b.n	800185e <__aeabi_fsub+0x492>
 80015b8:	230f      	movs	r3, #15
 80015ba:	2500      	movs	r5, #0
 80015bc:	400b      	ands	r3, r1
 80015be:	2b04      	cmp	r3, #4
 80015c0:	d000      	beq.n	80015c4 <__aeabi_fsub+0x1f8>
 80015c2:	e752      	b.n	800146a <__aeabi_fsub+0x9e>
 80015c4:	2001      	movs	r0, #1
 80015c6:	014a      	lsls	r2, r1, #5
 80015c8:	d400      	bmi.n	80015cc <__aeabi_fsub+0x200>
 80015ca:	e092      	b.n	80016f2 <__aeabi_fsub+0x326>
 80015cc:	b2c0      	uxtb	r0, r0
 80015ce:	4663      	mov	r3, ip
 80015d0:	019a      	lsls	r2, r3, #6
 80015d2:	0a52      	lsrs	r2, r2, #9
 80015d4:	e756      	b.n	8001484 <__aeabi_fsub+0xb8>
 80015d6:	4663      	mov	r3, ip
 80015d8:	075b      	lsls	r3, r3, #29
 80015da:	d005      	beq.n	80015e8 <__aeabi_fsub+0x21c>
 80015dc:	230f      	movs	r3, #15
 80015de:	4662      	mov	r2, ip
 80015e0:	4013      	ands	r3, r2
 80015e2:	2b04      	cmp	r3, #4
 80015e4:	d000      	beq.n	80015e8 <__aeabi_fsub+0x21c>
 80015e6:	e740      	b.n	800146a <__aeabi_fsub+0x9e>
 80015e8:	002b      	movs	r3, r5
 80015ea:	e765      	b.n	80014b8 <__aeabi_fsub+0xec>
 80015ec:	0007      	movs	r7, r0
 80015ee:	2f00      	cmp	r7, #0
 80015f0:	d100      	bne.n	80015f4 <__aeabi_fsub+0x228>
 80015f2:	e745      	b.n	8001480 <__aeabi_fsub+0xb4>
 80015f4:	2280      	movs	r2, #128	@ 0x80
 80015f6:	03d2      	lsls	r2, r2, #15
 80015f8:	433a      	orrs	r2, r7
 80015fa:	0252      	lsls	r2, r2, #9
 80015fc:	20ff      	movs	r0, #255	@ 0xff
 80015fe:	0a52      	lsrs	r2, r2, #9
 8001600:	e740      	b.n	8001484 <__aeabi_fsub+0xb8>
 8001602:	2b00      	cmp	r3, #0
 8001604:	d179      	bne.n	80016fa <__aeabi_fsub+0x32e>
 8001606:	22fe      	movs	r2, #254	@ 0xfe
 8001608:	1c6b      	adds	r3, r5, #1
 800160a:	421a      	tst	r2, r3
 800160c:	d1aa      	bne.n	8001564 <__aeabi_fsub+0x198>
 800160e:	4663      	mov	r3, ip
 8001610:	2b00      	cmp	r3, #0
 8001612:	d100      	bne.n	8001616 <__aeabi_fsub+0x24a>
 8001614:	e0f5      	b.n	8001802 <__aeabi_fsub+0x436>
 8001616:	2900      	cmp	r1, #0
 8001618:	d100      	bne.n	800161c <__aeabi_fsub+0x250>
 800161a:	e0d1      	b.n	80017c0 <__aeabi_fsub+0x3f4>
 800161c:	1a5f      	subs	r7, r3, r1
 800161e:	2380      	movs	r3, #128	@ 0x80
 8001620:	04db      	lsls	r3, r3, #19
 8001622:	421f      	tst	r7, r3
 8001624:	d100      	bne.n	8001628 <__aeabi_fsub+0x25c>
 8001626:	e10e      	b.n	8001846 <__aeabi_fsub+0x47a>
 8001628:	4662      	mov	r2, ip
 800162a:	2401      	movs	r4, #1
 800162c:	1a8a      	subs	r2, r1, r2
 800162e:	4694      	mov	ip, r2
 8001630:	2000      	movs	r0, #0
 8001632:	4034      	ands	r4, r6
 8001634:	2a00      	cmp	r2, #0
 8001636:	d100      	bne.n	800163a <__aeabi_fsub+0x26e>
 8001638:	e724      	b.n	8001484 <__aeabi_fsub+0xb8>
 800163a:	2001      	movs	r0, #1
 800163c:	421a      	tst	r2, r3
 800163e:	d1c6      	bne.n	80015ce <__aeabi_fsub+0x202>
 8001640:	2300      	movs	r3, #0
 8001642:	08d7      	lsrs	r7, r2, #3
 8001644:	e73d      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001646:	2b00      	cmp	r3, #0
 8001648:	d017      	beq.n	800167a <__aeabi_fsub+0x2ae>
 800164a:	2d00      	cmp	r5, #0
 800164c:	d000      	beq.n	8001650 <__aeabi_fsub+0x284>
 800164e:	e0af      	b.n	80017b0 <__aeabi_fsub+0x3e4>
 8001650:	23ff      	movs	r3, #255	@ 0xff
 8001652:	4665      	mov	r5, ip
 8001654:	2d00      	cmp	r5, #0
 8001656:	d100      	bne.n	800165a <__aeabi_fsub+0x28e>
 8001658:	e0ad      	b.n	80017b6 <__aeabi_fsub+0x3ea>
 800165a:	1e5e      	subs	r6, r3, #1
 800165c:	2b01      	cmp	r3, #1
 800165e:	d100      	bne.n	8001662 <__aeabi_fsub+0x296>
 8001660:	e089      	b.n	8001776 <__aeabi_fsub+0x3aa>
 8001662:	2bff      	cmp	r3, #255	@ 0xff
 8001664:	d0c2      	beq.n	80015ec <__aeabi_fsub+0x220>
 8001666:	2e1b      	cmp	r6, #27
 8001668:	dc00      	bgt.n	800166c <__aeabi_fsub+0x2a0>
 800166a:	e0ab      	b.n	80017c4 <__aeabi_fsub+0x3f8>
 800166c:	1d4b      	adds	r3, r1, #5
 800166e:	469c      	mov	ip, r3
 8001670:	0013      	movs	r3, r2
 8001672:	e721      	b.n	80014b8 <__aeabi_fsub+0xec>
 8001674:	464b      	mov	r3, r9
 8001676:	2b00      	cmp	r3, #0
 8001678:	d170      	bne.n	800175c <__aeabi_fsub+0x390>
 800167a:	22fe      	movs	r2, #254	@ 0xfe
 800167c:	1c6b      	adds	r3, r5, #1
 800167e:	421a      	tst	r2, r3
 8001680:	d15e      	bne.n	8001740 <__aeabi_fsub+0x374>
 8001682:	2d00      	cmp	r5, #0
 8001684:	d000      	beq.n	8001688 <__aeabi_fsub+0x2bc>
 8001686:	e0c3      	b.n	8001810 <__aeabi_fsub+0x444>
 8001688:	4663      	mov	r3, ip
 800168a:	2b00      	cmp	r3, #0
 800168c:	d100      	bne.n	8001690 <__aeabi_fsub+0x2c4>
 800168e:	e0d0      	b.n	8001832 <__aeabi_fsub+0x466>
 8001690:	2900      	cmp	r1, #0
 8001692:	d100      	bne.n	8001696 <__aeabi_fsub+0x2ca>
 8001694:	e094      	b.n	80017c0 <__aeabi_fsub+0x3f4>
 8001696:	000a      	movs	r2, r1
 8001698:	4462      	add	r2, ip
 800169a:	0153      	lsls	r3, r2, #5
 800169c:	d400      	bmi.n	80016a0 <__aeabi_fsub+0x2d4>
 800169e:	e0d8      	b.n	8001852 <__aeabi_fsub+0x486>
 80016a0:	0192      	lsls	r2, r2, #6
 80016a2:	2001      	movs	r0, #1
 80016a4:	0a52      	lsrs	r2, r2, #9
 80016a6:	e6ed      	b.n	8001484 <__aeabi_fsub+0xb8>
 80016a8:	0008      	movs	r0, r1
 80016aa:	2220      	movs	r2, #32
 80016ac:	40d8      	lsrs	r0, r3
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	4099      	lsls	r1, r3
 80016b2:	000b      	movs	r3, r1
 80016b4:	1e5a      	subs	r2, r3, #1
 80016b6:	4193      	sbcs	r3, r2
 80016b8:	4303      	orrs	r3, r0
 80016ba:	449c      	add	ip, r3
 80016bc:	4663      	mov	r3, ip
 80016be:	015b      	lsls	r3, r3, #5
 80016c0:	d589      	bpl.n	80015d6 <__aeabi_fsub+0x20a>
 80016c2:	3501      	adds	r5, #1
 80016c4:	2dff      	cmp	r5, #255	@ 0xff
 80016c6:	d100      	bne.n	80016ca <__aeabi_fsub+0x2fe>
 80016c8:	e6da      	b.n	8001480 <__aeabi_fsub+0xb4>
 80016ca:	4662      	mov	r2, ip
 80016cc:	2301      	movs	r3, #1
 80016ce:	4919      	ldr	r1, [pc, #100]	@ (8001734 <__aeabi_fsub+0x368>)
 80016d0:	4013      	ands	r3, r2
 80016d2:	0852      	lsrs	r2, r2, #1
 80016d4:	400a      	ands	r2, r1
 80016d6:	431a      	orrs	r2, r3
 80016d8:	0013      	movs	r3, r2
 80016da:	4694      	mov	ip, r2
 80016dc:	075b      	lsls	r3, r3, #29
 80016de:	d004      	beq.n	80016ea <__aeabi_fsub+0x31e>
 80016e0:	230f      	movs	r3, #15
 80016e2:	4013      	ands	r3, r2
 80016e4:	2b04      	cmp	r3, #4
 80016e6:	d000      	beq.n	80016ea <__aeabi_fsub+0x31e>
 80016e8:	e6bf      	b.n	800146a <__aeabi_fsub+0x9e>
 80016ea:	4663      	mov	r3, ip
 80016ec:	015b      	lsls	r3, r3, #5
 80016ee:	d500      	bpl.n	80016f2 <__aeabi_fsub+0x326>
 80016f0:	e6c2      	b.n	8001478 <__aeabi_fsub+0xac>
 80016f2:	4663      	mov	r3, ip
 80016f4:	08df      	lsrs	r7, r3, #3
 80016f6:	002b      	movs	r3, r5
 80016f8:	e6e3      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80016fa:	1b53      	subs	r3, r2, r5
 80016fc:	2d00      	cmp	r5, #0
 80016fe:	d100      	bne.n	8001702 <__aeabi_fsub+0x336>
 8001700:	e6f4      	b.n	80014ec <__aeabi_fsub+0x120>
 8001702:	2080      	movs	r0, #128	@ 0x80
 8001704:	4664      	mov	r4, ip
 8001706:	04c0      	lsls	r0, r0, #19
 8001708:	4304      	orrs	r4, r0
 800170a:	46a4      	mov	ip, r4
 800170c:	0034      	movs	r4, r6
 800170e:	2001      	movs	r0, #1
 8001710:	2b1b      	cmp	r3, #27
 8001712:	dc09      	bgt.n	8001728 <__aeabi_fsub+0x35c>
 8001714:	2520      	movs	r5, #32
 8001716:	4660      	mov	r0, ip
 8001718:	40d8      	lsrs	r0, r3
 800171a:	1aeb      	subs	r3, r5, r3
 800171c:	4665      	mov	r5, ip
 800171e:	409d      	lsls	r5, r3
 8001720:	002b      	movs	r3, r5
 8001722:	1e5d      	subs	r5, r3, #1
 8001724:	41ab      	sbcs	r3, r5
 8001726:	4318      	orrs	r0, r3
 8001728:	1a0b      	subs	r3, r1, r0
 800172a:	469c      	mov	ip, r3
 800172c:	0015      	movs	r5, r2
 800172e:	e680      	b.n	8001432 <__aeabi_fsub+0x66>
 8001730:	fbffffff 	.word	0xfbffffff
 8001734:	7dffffff 	.word	0x7dffffff
 8001738:	22fe      	movs	r2, #254	@ 0xfe
 800173a:	1c6b      	adds	r3, r5, #1
 800173c:	4213      	tst	r3, r2
 800173e:	d0a3      	beq.n	8001688 <__aeabi_fsub+0x2bc>
 8001740:	2bff      	cmp	r3, #255	@ 0xff
 8001742:	d100      	bne.n	8001746 <__aeabi_fsub+0x37a>
 8001744:	e69c      	b.n	8001480 <__aeabi_fsub+0xb4>
 8001746:	4461      	add	r1, ip
 8001748:	0849      	lsrs	r1, r1, #1
 800174a:	074a      	lsls	r2, r1, #29
 800174c:	d049      	beq.n	80017e2 <__aeabi_fsub+0x416>
 800174e:	220f      	movs	r2, #15
 8001750:	400a      	ands	r2, r1
 8001752:	2a04      	cmp	r2, #4
 8001754:	d045      	beq.n	80017e2 <__aeabi_fsub+0x416>
 8001756:	1d0a      	adds	r2, r1, #4
 8001758:	4694      	mov	ip, r2
 800175a:	e6ad      	b.n	80014b8 <__aeabi_fsub+0xec>
 800175c:	2d00      	cmp	r5, #0
 800175e:	d100      	bne.n	8001762 <__aeabi_fsub+0x396>
 8001760:	e776      	b.n	8001650 <__aeabi_fsub+0x284>
 8001762:	e68d      	b.n	8001480 <__aeabi_fsub+0xb4>
 8001764:	0034      	movs	r4, r6
 8001766:	20ff      	movs	r0, #255	@ 0xff
 8001768:	2200      	movs	r2, #0
 800176a:	e68b      	b.n	8001484 <__aeabi_fsub+0xb8>
 800176c:	4663      	mov	r3, ip
 800176e:	2401      	movs	r4, #1
 8001770:	1acf      	subs	r7, r1, r3
 8001772:	4034      	ands	r4, r6
 8001774:	e664      	b.n	8001440 <__aeabi_fsub+0x74>
 8001776:	4461      	add	r1, ip
 8001778:	014b      	lsls	r3, r1, #5
 800177a:	d56d      	bpl.n	8001858 <__aeabi_fsub+0x48c>
 800177c:	0848      	lsrs	r0, r1, #1
 800177e:	4944      	ldr	r1, [pc, #272]	@ (8001890 <__aeabi_fsub+0x4c4>)
 8001780:	4001      	ands	r1, r0
 8001782:	0743      	lsls	r3, r0, #29
 8001784:	d02c      	beq.n	80017e0 <__aeabi_fsub+0x414>
 8001786:	230f      	movs	r3, #15
 8001788:	4003      	ands	r3, r0
 800178a:	2b04      	cmp	r3, #4
 800178c:	d028      	beq.n	80017e0 <__aeabi_fsub+0x414>
 800178e:	1d0b      	adds	r3, r1, #4
 8001790:	469c      	mov	ip, r3
 8001792:	2302      	movs	r3, #2
 8001794:	e690      	b.n	80014b8 <__aeabi_fsub+0xec>
 8001796:	2900      	cmp	r1, #0
 8001798:	d100      	bne.n	800179c <__aeabi_fsub+0x3d0>
 800179a:	e72b      	b.n	80015f4 <__aeabi_fsub+0x228>
 800179c:	2380      	movs	r3, #128	@ 0x80
 800179e:	03db      	lsls	r3, r3, #15
 80017a0:	429f      	cmp	r7, r3
 80017a2:	d200      	bcs.n	80017a6 <__aeabi_fsub+0x3da>
 80017a4:	e726      	b.n	80015f4 <__aeabi_fsub+0x228>
 80017a6:	4298      	cmp	r0, r3
 80017a8:	d300      	bcc.n	80017ac <__aeabi_fsub+0x3e0>
 80017aa:	e723      	b.n	80015f4 <__aeabi_fsub+0x228>
 80017ac:	2401      	movs	r4, #1
 80017ae:	4034      	ands	r4, r6
 80017b0:	0007      	movs	r7, r0
 80017b2:	e71f      	b.n	80015f4 <__aeabi_fsub+0x228>
 80017b4:	0034      	movs	r4, r6
 80017b6:	468c      	mov	ip, r1
 80017b8:	e67e      	b.n	80014b8 <__aeabi_fsub+0xec>
 80017ba:	2301      	movs	r3, #1
 80017bc:	08cf      	lsrs	r7, r1, #3
 80017be:	e680      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80017c0:	2300      	movs	r3, #0
 80017c2:	e67e      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80017c4:	2020      	movs	r0, #32
 80017c6:	4665      	mov	r5, ip
 80017c8:	1b80      	subs	r0, r0, r6
 80017ca:	4085      	lsls	r5, r0
 80017cc:	4663      	mov	r3, ip
 80017ce:	0028      	movs	r0, r5
 80017d0:	40f3      	lsrs	r3, r6
 80017d2:	1e45      	subs	r5, r0, #1
 80017d4:	41a8      	sbcs	r0, r5
 80017d6:	4303      	orrs	r3, r0
 80017d8:	469c      	mov	ip, r3
 80017da:	0015      	movs	r5, r2
 80017dc:	448c      	add	ip, r1
 80017de:	e76d      	b.n	80016bc <__aeabi_fsub+0x2f0>
 80017e0:	2302      	movs	r3, #2
 80017e2:	08cf      	lsrs	r7, r1, #3
 80017e4:	e66d      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80017e6:	1b0f      	subs	r7, r1, r4
 80017e8:	017b      	lsls	r3, r7, #5
 80017ea:	d528      	bpl.n	800183e <__aeabi_fsub+0x472>
 80017ec:	01bf      	lsls	r7, r7, #6
 80017ee:	09bf      	lsrs	r7, r7, #6
 80017f0:	0038      	movs	r0, r7
 80017f2:	f7fe fe9d 	bl	8000530 <__clzsi2>
 80017f6:	003b      	movs	r3, r7
 80017f8:	3805      	subs	r0, #5
 80017fa:	4083      	lsls	r3, r0
 80017fc:	0034      	movs	r4, r6
 80017fe:	2501      	movs	r5, #1
 8001800:	e6ca      	b.n	8001598 <__aeabi_fsub+0x1cc>
 8001802:	2900      	cmp	r1, #0
 8001804:	d100      	bne.n	8001808 <__aeabi_fsub+0x43c>
 8001806:	e6b5      	b.n	8001574 <__aeabi_fsub+0x1a8>
 8001808:	2401      	movs	r4, #1
 800180a:	0007      	movs	r7, r0
 800180c:	4034      	ands	r4, r6
 800180e:	e658      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001810:	4663      	mov	r3, ip
 8001812:	2b00      	cmp	r3, #0
 8001814:	d100      	bne.n	8001818 <__aeabi_fsub+0x44c>
 8001816:	e6e9      	b.n	80015ec <__aeabi_fsub+0x220>
 8001818:	2900      	cmp	r1, #0
 800181a:	d100      	bne.n	800181e <__aeabi_fsub+0x452>
 800181c:	e6ea      	b.n	80015f4 <__aeabi_fsub+0x228>
 800181e:	2380      	movs	r3, #128	@ 0x80
 8001820:	03db      	lsls	r3, r3, #15
 8001822:	429f      	cmp	r7, r3
 8001824:	d200      	bcs.n	8001828 <__aeabi_fsub+0x45c>
 8001826:	e6e5      	b.n	80015f4 <__aeabi_fsub+0x228>
 8001828:	4298      	cmp	r0, r3
 800182a:	d300      	bcc.n	800182e <__aeabi_fsub+0x462>
 800182c:	e6e2      	b.n	80015f4 <__aeabi_fsub+0x228>
 800182e:	0007      	movs	r7, r0
 8001830:	e6e0      	b.n	80015f4 <__aeabi_fsub+0x228>
 8001832:	2900      	cmp	r1, #0
 8001834:	d100      	bne.n	8001838 <__aeabi_fsub+0x46c>
 8001836:	e69e      	b.n	8001576 <__aeabi_fsub+0x1aa>
 8001838:	2300      	movs	r3, #0
 800183a:	08cf      	lsrs	r7, r1, #3
 800183c:	e641      	b.n	80014c2 <__aeabi_fsub+0xf6>
 800183e:	0034      	movs	r4, r6
 8001840:	2301      	movs	r3, #1
 8001842:	08ff      	lsrs	r7, r7, #3
 8001844:	e63d      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001846:	2f00      	cmp	r7, #0
 8001848:	d100      	bne.n	800184c <__aeabi_fsub+0x480>
 800184a:	e693      	b.n	8001574 <__aeabi_fsub+0x1a8>
 800184c:	2300      	movs	r3, #0
 800184e:	08ff      	lsrs	r7, r7, #3
 8001850:	e637      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001852:	2300      	movs	r3, #0
 8001854:	08d7      	lsrs	r7, r2, #3
 8001856:	e634      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001858:	2301      	movs	r3, #1
 800185a:	08cf      	lsrs	r7, r1, #3
 800185c:	e631      	b.n	80014c2 <__aeabi_fsub+0xf6>
 800185e:	2280      	movs	r2, #128	@ 0x80
 8001860:	000b      	movs	r3, r1
 8001862:	04d2      	lsls	r2, r2, #19
 8001864:	2001      	movs	r0, #1
 8001866:	4013      	ands	r3, r2
 8001868:	4211      	tst	r1, r2
 800186a:	d000      	beq.n	800186e <__aeabi_fsub+0x4a2>
 800186c:	e6ae      	b.n	80015cc <__aeabi_fsub+0x200>
 800186e:	08cf      	lsrs	r7, r1, #3
 8001870:	e627      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001872:	2b00      	cmp	r3, #0
 8001874:	d100      	bne.n	8001878 <__aeabi_fsub+0x4ac>
 8001876:	e75f      	b.n	8001738 <__aeabi_fsub+0x36c>
 8001878:	1b56      	subs	r6, r2, r5
 800187a:	2d00      	cmp	r5, #0
 800187c:	d101      	bne.n	8001882 <__aeabi_fsub+0x4b6>
 800187e:	0033      	movs	r3, r6
 8001880:	e6e7      	b.n	8001652 <__aeabi_fsub+0x286>
 8001882:	2380      	movs	r3, #128	@ 0x80
 8001884:	4660      	mov	r0, ip
 8001886:	04db      	lsls	r3, r3, #19
 8001888:	4318      	orrs	r0, r3
 800188a:	4684      	mov	ip, r0
 800188c:	e6eb      	b.n	8001666 <__aeabi_fsub+0x29a>
 800188e:	46c0      	nop			@ (mov r8, r8)
 8001890:	7dffffff 	.word	0x7dffffff

08001894 <__aeabi_fcmpun>:
 8001894:	0243      	lsls	r3, r0, #9
 8001896:	024a      	lsls	r2, r1, #9
 8001898:	0040      	lsls	r0, r0, #1
 800189a:	0049      	lsls	r1, r1, #1
 800189c:	0a5b      	lsrs	r3, r3, #9
 800189e:	0a52      	lsrs	r2, r2, #9
 80018a0:	0e09      	lsrs	r1, r1, #24
 80018a2:	0e00      	lsrs	r0, r0, #24
 80018a4:	28ff      	cmp	r0, #255	@ 0xff
 80018a6:	d006      	beq.n	80018b6 <__aeabi_fcmpun+0x22>
 80018a8:	2000      	movs	r0, #0
 80018aa:	29ff      	cmp	r1, #255	@ 0xff
 80018ac:	d102      	bne.n	80018b4 <__aeabi_fcmpun+0x20>
 80018ae:	1e53      	subs	r3, r2, #1
 80018b0:	419a      	sbcs	r2, r3
 80018b2:	0010      	movs	r0, r2
 80018b4:	4770      	bx	lr
 80018b6:	38fe      	subs	r0, #254	@ 0xfe
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d1fb      	bne.n	80018b4 <__aeabi_fcmpun+0x20>
 80018bc:	e7f4      	b.n	80018a8 <__aeabi_fcmpun+0x14>
 80018be:	46c0      	nop			@ (mov r8, r8)

080018c0 <__aeabi_f2iz>:
 80018c0:	0241      	lsls	r1, r0, #9
 80018c2:	0042      	lsls	r2, r0, #1
 80018c4:	0fc3      	lsrs	r3, r0, #31
 80018c6:	0a49      	lsrs	r1, r1, #9
 80018c8:	2000      	movs	r0, #0
 80018ca:	0e12      	lsrs	r2, r2, #24
 80018cc:	2a7e      	cmp	r2, #126	@ 0x7e
 80018ce:	dd03      	ble.n	80018d8 <__aeabi_f2iz+0x18>
 80018d0:	2a9d      	cmp	r2, #157	@ 0x9d
 80018d2:	dd02      	ble.n	80018da <__aeabi_f2iz+0x1a>
 80018d4:	4a09      	ldr	r2, [pc, #36]	@ (80018fc <__aeabi_f2iz+0x3c>)
 80018d6:	1898      	adds	r0, r3, r2
 80018d8:	4770      	bx	lr
 80018da:	2080      	movs	r0, #128	@ 0x80
 80018dc:	0400      	lsls	r0, r0, #16
 80018de:	4301      	orrs	r1, r0
 80018e0:	2a95      	cmp	r2, #149	@ 0x95
 80018e2:	dc07      	bgt.n	80018f4 <__aeabi_f2iz+0x34>
 80018e4:	2096      	movs	r0, #150	@ 0x96
 80018e6:	1a82      	subs	r2, r0, r2
 80018e8:	40d1      	lsrs	r1, r2
 80018ea:	4248      	negs	r0, r1
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d1f3      	bne.n	80018d8 <__aeabi_f2iz+0x18>
 80018f0:	0008      	movs	r0, r1
 80018f2:	e7f1      	b.n	80018d8 <__aeabi_f2iz+0x18>
 80018f4:	3a96      	subs	r2, #150	@ 0x96
 80018f6:	4091      	lsls	r1, r2
 80018f8:	e7f7      	b.n	80018ea <__aeabi_f2iz+0x2a>
 80018fa:	46c0      	nop			@ (mov r8, r8)
 80018fc:	7fffffff 	.word	0x7fffffff

08001900 <__aeabi_i2f>:
 8001900:	b570      	push	{r4, r5, r6, lr}
 8001902:	2800      	cmp	r0, #0
 8001904:	d012      	beq.n	800192c <__aeabi_i2f+0x2c>
 8001906:	17c3      	asrs	r3, r0, #31
 8001908:	18c5      	adds	r5, r0, r3
 800190a:	405d      	eors	r5, r3
 800190c:	0fc4      	lsrs	r4, r0, #31
 800190e:	0028      	movs	r0, r5
 8001910:	f7fe fe0e 	bl	8000530 <__clzsi2>
 8001914:	239e      	movs	r3, #158	@ 0x9e
 8001916:	1a1b      	subs	r3, r3, r0
 8001918:	2b96      	cmp	r3, #150	@ 0x96
 800191a:	dc0f      	bgt.n	800193c <__aeabi_i2f+0x3c>
 800191c:	2808      	cmp	r0, #8
 800191e:	d038      	beq.n	8001992 <__aeabi_i2f+0x92>
 8001920:	3808      	subs	r0, #8
 8001922:	4085      	lsls	r5, r0
 8001924:	026d      	lsls	r5, r5, #9
 8001926:	0a6d      	lsrs	r5, r5, #9
 8001928:	b2d8      	uxtb	r0, r3
 800192a:	e002      	b.n	8001932 <__aeabi_i2f+0x32>
 800192c:	2400      	movs	r4, #0
 800192e:	2000      	movs	r0, #0
 8001930:	2500      	movs	r5, #0
 8001932:	05c0      	lsls	r0, r0, #23
 8001934:	4328      	orrs	r0, r5
 8001936:	07e4      	lsls	r4, r4, #31
 8001938:	4320      	orrs	r0, r4
 800193a:	bd70      	pop	{r4, r5, r6, pc}
 800193c:	2b99      	cmp	r3, #153	@ 0x99
 800193e:	dc14      	bgt.n	800196a <__aeabi_i2f+0x6a>
 8001940:	1f42      	subs	r2, r0, #5
 8001942:	4095      	lsls	r5, r2
 8001944:	002a      	movs	r2, r5
 8001946:	4915      	ldr	r1, [pc, #84]	@ (800199c <__aeabi_i2f+0x9c>)
 8001948:	4011      	ands	r1, r2
 800194a:	0755      	lsls	r5, r2, #29
 800194c:	d01c      	beq.n	8001988 <__aeabi_i2f+0x88>
 800194e:	250f      	movs	r5, #15
 8001950:	402a      	ands	r2, r5
 8001952:	2a04      	cmp	r2, #4
 8001954:	d018      	beq.n	8001988 <__aeabi_i2f+0x88>
 8001956:	3104      	adds	r1, #4
 8001958:	08ca      	lsrs	r2, r1, #3
 800195a:	0149      	lsls	r1, r1, #5
 800195c:	d515      	bpl.n	800198a <__aeabi_i2f+0x8a>
 800195e:	239f      	movs	r3, #159	@ 0x9f
 8001960:	0252      	lsls	r2, r2, #9
 8001962:	1a18      	subs	r0, r3, r0
 8001964:	0a55      	lsrs	r5, r2, #9
 8001966:	b2c0      	uxtb	r0, r0
 8001968:	e7e3      	b.n	8001932 <__aeabi_i2f+0x32>
 800196a:	2205      	movs	r2, #5
 800196c:	0029      	movs	r1, r5
 800196e:	1a12      	subs	r2, r2, r0
 8001970:	40d1      	lsrs	r1, r2
 8001972:	0002      	movs	r2, r0
 8001974:	321b      	adds	r2, #27
 8001976:	4095      	lsls	r5, r2
 8001978:	002a      	movs	r2, r5
 800197a:	1e55      	subs	r5, r2, #1
 800197c:	41aa      	sbcs	r2, r5
 800197e:	430a      	orrs	r2, r1
 8001980:	4906      	ldr	r1, [pc, #24]	@ (800199c <__aeabi_i2f+0x9c>)
 8001982:	4011      	ands	r1, r2
 8001984:	0755      	lsls	r5, r2, #29
 8001986:	d1e2      	bne.n	800194e <__aeabi_i2f+0x4e>
 8001988:	08ca      	lsrs	r2, r1, #3
 800198a:	0252      	lsls	r2, r2, #9
 800198c:	0a55      	lsrs	r5, r2, #9
 800198e:	b2d8      	uxtb	r0, r3
 8001990:	e7cf      	b.n	8001932 <__aeabi_i2f+0x32>
 8001992:	026d      	lsls	r5, r5, #9
 8001994:	0a6d      	lsrs	r5, r5, #9
 8001996:	308e      	adds	r0, #142	@ 0x8e
 8001998:	e7cb      	b.n	8001932 <__aeabi_i2f+0x32>
 800199a:	46c0      	nop			@ (mov r8, r8)
 800199c:	fbffffff 	.word	0xfbffffff

080019a0 <__aeabi_ui2f>:
 80019a0:	b510      	push	{r4, lr}
 80019a2:	1e04      	subs	r4, r0, #0
 80019a4:	d00d      	beq.n	80019c2 <__aeabi_ui2f+0x22>
 80019a6:	f7fe fdc3 	bl	8000530 <__clzsi2>
 80019aa:	239e      	movs	r3, #158	@ 0x9e
 80019ac:	1a1b      	subs	r3, r3, r0
 80019ae:	2b96      	cmp	r3, #150	@ 0x96
 80019b0:	dc0c      	bgt.n	80019cc <__aeabi_ui2f+0x2c>
 80019b2:	2808      	cmp	r0, #8
 80019b4:	d034      	beq.n	8001a20 <__aeabi_ui2f+0x80>
 80019b6:	3808      	subs	r0, #8
 80019b8:	4084      	lsls	r4, r0
 80019ba:	0264      	lsls	r4, r4, #9
 80019bc:	0a64      	lsrs	r4, r4, #9
 80019be:	b2d8      	uxtb	r0, r3
 80019c0:	e001      	b.n	80019c6 <__aeabi_ui2f+0x26>
 80019c2:	2000      	movs	r0, #0
 80019c4:	2400      	movs	r4, #0
 80019c6:	05c0      	lsls	r0, r0, #23
 80019c8:	4320      	orrs	r0, r4
 80019ca:	bd10      	pop	{r4, pc}
 80019cc:	2b99      	cmp	r3, #153	@ 0x99
 80019ce:	dc13      	bgt.n	80019f8 <__aeabi_ui2f+0x58>
 80019d0:	1f42      	subs	r2, r0, #5
 80019d2:	4094      	lsls	r4, r2
 80019d4:	4a14      	ldr	r2, [pc, #80]	@ (8001a28 <__aeabi_ui2f+0x88>)
 80019d6:	4022      	ands	r2, r4
 80019d8:	0761      	lsls	r1, r4, #29
 80019da:	d01c      	beq.n	8001a16 <__aeabi_ui2f+0x76>
 80019dc:	210f      	movs	r1, #15
 80019de:	4021      	ands	r1, r4
 80019e0:	2904      	cmp	r1, #4
 80019e2:	d018      	beq.n	8001a16 <__aeabi_ui2f+0x76>
 80019e4:	3204      	adds	r2, #4
 80019e6:	08d4      	lsrs	r4, r2, #3
 80019e8:	0152      	lsls	r2, r2, #5
 80019ea:	d515      	bpl.n	8001a18 <__aeabi_ui2f+0x78>
 80019ec:	239f      	movs	r3, #159	@ 0x9f
 80019ee:	0264      	lsls	r4, r4, #9
 80019f0:	1a18      	subs	r0, r3, r0
 80019f2:	0a64      	lsrs	r4, r4, #9
 80019f4:	b2c0      	uxtb	r0, r0
 80019f6:	e7e6      	b.n	80019c6 <__aeabi_ui2f+0x26>
 80019f8:	0002      	movs	r2, r0
 80019fa:	0021      	movs	r1, r4
 80019fc:	321b      	adds	r2, #27
 80019fe:	4091      	lsls	r1, r2
 8001a00:	000a      	movs	r2, r1
 8001a02:	1e51      	subs	r1, r2, #1
 8001a04:	418a      	sbcs	r2, r1
 8001a06:	2105      	movs	r1, #5
 8001a08:	1a09      	subs	r1, r1, r0
 8001a0a:	40cc      	lsrs	r4, r1
 8001a0c:	4314      	orrs	r4, r2
 8001a0e:	4a06      	ldr	r2, [pc, #24]	@ (8001a28 <__aeabi_ui2f+0x88>)
 8001a10:	4022      	ands	r2, r4
 8001a12:	0761      	lsls	r1, r4, #29
 8001a14:	d1e2      	bne.n	80019dc <__aeabi_ui2f+0x3c>
 8001a16:	08d4      	lsrs	r4, r2, #3
 8001a18:	0264      	lsls	r4, r4, #9
 8001a1a:	0a64      	lsrs	r4, r4, #9
 8001a1c:	b2d8      	uxtb	r0, r3
 8001a1e:	e7d2      	b.n	80019c6 <__aeabi_ui2f+0x26>
 8001a20:	0264      	lsls	r4, r4, #9
 8001a22:	0a64      	lsrs	r4, r4, #9
 8001a24:	308e      	adds	r0, #142	@ 0x8e
 8001a26:	e7ce      	b.n	80019c6 <__aeabi_ui2f+0x26>
 8001a28:	fbffffff 	.word	0xfbffffff

08001a2c <__aeabi_dadd>:
 8001a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a2e:	464f      	mov	r7, r9
 8001a30:	4646      	mov	r6, r8
 8001a32:	46d6      	mov	lr, sl
 8001a34:	b5c0      	push	{r6, r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	9000      	str	r0, [sp, #0]
 8001a3a:	9101      	str	r1, [sp, #4]
 8001a3c:	030e      	lsls	r6, r1, #12
 8001a3e:	004c      	lsls	r4, r1, #1
 8001a40:	0fcd      	lsrs	r5, r1, #31
 8001a42:	0a71      	lsrs	r1, r6, #9
 8001a44:	9e00      	ldr	r6, [sp, #0]
 8001a46:	005f      	lsls	r7, r3, #1
 8001a48:	0f76      	lsrs	r6, r6, #29
 8001a4a:	430e      	orrs	r6, r1
 8001a4c:	9900      	ldr	r1, [sp, #0]
 8001a4e:	9200      	str	r2, [sp, #0]
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	00c9      	lsls	r1, r1, #3
 8001a54:	4689      	mov	r9, r1
 8001a56:	0319      	lsls	r1, r3, #12
 8001a58:	0d7b      	lsrs	r3, r7, #21
 8001a5a:	4698      	mov	r8, r3
 8001a5c:	9b01      	ldr	r3, [sp, #4]
 8001a5e:	0a49      	lsrs	r1, r1, #9
 8001a60:	0fdb      	lsrs	r3, r3, #31
 8001a62:	469c      	mov	ip, r3
 8001a64:	9b00      	ldr	r3, [sp, #0]
 8001a66:	9a00      	ldr	r2, [sp, #0]
 8001a68:	0f5b      	lsrs	r3, r3, #29
 8001a6a:	430b      	orrs	r3, r1
 8001a6c:	4641      	mov	r1, r8
 8001a6e:	0d64      	lsrs	r4, r4, #21
 8001a70:	00d2      	lsls	r2, r2, #3
 8001a72:	1a61      	subs	r1, r4, r1
 8001a74:	4565      	cmp	r5, ip
 8001a76:	d100      	bne.n	8001a7a <__aeabi_dadd+0x4e>
 8001a78:	e0a6      	b.n	8001bc8 <__aeabi_dadd+0x19c>
 8001a7a:	2900      	cmp	r1, #0
 8001a7c:	dd72      	ble.n	8001b64 <__aeabi_dadd+0x138>
 8001a7e:	4647      	mov	r7, r8
 8001a80:	2f00      	cmp	r7, #0
 8001a82:	d100      	bne.n	8001a86 <__aeabi_dadd+0x5a>
 8001a84:	e0dd      	b.n	8001c42 <__aeabi_dadd+0x216>
 8001a86:	4fcc      	ldr	r7, [pc, #816]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001a88:	42bc      	cmp	r4, r7
 8001a8a:	d100      	bne.n	8001a8e <__aeabi_dadd+0x62>
 8001a8c:	e19a      	b.n	8001dc4 <__aeabi_dadd+0x398>
 8001a8e:	2701      	movs	r7, #1
 8001a90:	2938      	cmp	r1, #56	@ 0x38
 8001a92:	dc17      	bgt.n	8001ac4 <__aeabi_dadd+0x98>
 8001a94:	2780      	movs	r7, #128	@ 0x80
 8001a96:	043f      	lsls	r7, r7, #16
 8001a98:	433b      	orrs	r3, r7
 8001a9a:	291f      	cmp	r1, #31
 8001a9c:	dd00      	ble.n	8001aa0 <__aeabi_dadd+0x74>
 8001a9e:	e1dd      	b.n	8001e5c <__aeabi_dadd+0x430>
 8001aa0:	2720      	movs	r7, #32
 8001aa2:	1a78      	subs	r0, r7, r1
 8001aa4:	001f      	movs	r7, r3
 8001aa6:	4087      	lsls	r7, r0
 8001aa8:	46ba      	mov	sl, r7
 8001aaa:	0017      	movs	r7, r2
 8001aac:	40cf      	lsrs	r7, r1
 8001aae:	4684      	mov	ip, r0
 8001ab0:	0038      	movs	r0, r7
 8001ab2:	4657      	mov	r7, sl
 8001ab4:	4307      	orrs	r7, r0
 8001ab6:	4660      	mov	r0, ip
 8001ab8:	4082      	lsls	r2, r0
 8001aba:	40cb      	lsrs	r3, r1
 8001abc:	1e50      	subs	r0, r2, #1
 8001abe:	4182      	sbcs	r2, r0
 8001ac0:	1af6      	subs	r6, r6, r3
 8001ac2:	4317      	orrs	r7, r2
 8001ac4:	464b      	mov	r3, r9
 8001ac6:	1bdf      	subs	r7, r3, r7
 8001ac8:	45b9      	cmp	r9, r7
 8001aca:	4180      	sbcs	r0, r0
 8001acc:	4240      	negs	r0, r0
 8001ace:	1a36      	subs	r6, r6, r0
 8001ad0:	0233      	lsls	r3, r6, #8
 8001ad2:	d400      	bmi.n	8001ad6 <__aeabi_dadd+0xaa>
 8001ad4:	e0ff      	b.n	8001cd6 <__aeabi_dadd+0x2aa>
 8001ad6:	0276      	lsls	r6, r6, #9
 8001ad8:	0a76      	lsrs	r6, r6, #9
 8001ada:	2e00      	cmp	r6, #0
 8001adc:	d100      	bne.n	8001ae0 <__aeabi_dadd+0xb4>
 8001ade:	e13c      	b.n	8001d5a <__aeabi_dadd+0x32e>
 8001ae0:	0030      	movs	r0, r6
 8001ae2:	f7fe fd25 	bl	8000530 <__clzsi2>
 8001ae6:	0003      	movs	r3, r0
 8001ae8:	3b08      	subs	r3, #8
 8001aea:	2120      	movs	r1, #32
 8001aec:	0038      	movs	r0, r7
 8001aee:	1aca      	subs	r2, r1, r3
 8001af0:	40d0      	lsrs	r0, r2
 8001af2:	409e      	lsls	r6, r3
 8001af4:	0002      	movs	r2, r0
 8001af6:	409f      	lsls	r7, r3
 8001af8:	4332      	orrs	r2, r6
 8001afa:	429c      	cmp	r4, r3
 8001afc:	dd00      	ble.n	8001b00 <__aeabi_dadd+0xd4>
 8001afe:	e1a6      	b.n	8001e4e <__aeabi_dadd+0x422>
 8001b00:	1b18      	subs	r0, r3, r4
 8001b02:	3001      	adds	r0, #1
 8001b04:	1a09      	subs	r1, r1, r0
 8001b06:	003e      	movs	r6, r7
 8001b08:	408f      	lsls	r7, r1
 8001b0a:	40c6      	lsrs	r6, r0
 8001b0c:	1e7b      	subs	r3, r7, #1
 8001b0e:	419f      	sbcs	r7, r3
 8001b10:	0013      	movs	r3, r2
 8001b12:	408b      	lsls	r3, r1
 8001b14:	4337      	orrs	r7, r6
 8001b16:	431f      	orrs	r7, r3
 8001b18:	40c2      	lsrs	r2, r0
 8001b1a:	003b      	movs	r3, r7
 8001b1c:	0016      	movs	r6, r2
 8001b1e:	2400      	movs	r4, #0
 8001b20:	4313      	orrs	r3, r2
 8001b22:	d100      	bne.n	8001b26 <__aeabi_dadd+0xfa>
 8001b24:	e1df      	b.n	8001ee6 <__aeabi_dadd+0x4ba>
 8001b26:	077b      	lsls	r3, r7, #29
 8001b28:	d100      	bne.n	8001b2c <__aeabi_dadd+0x100>
 8001b2a:	e332      	b.n	8002192 <__aeabi_dadd+0x766>
 8001b2c:	230f      	movs	r3, #15
 8001b2e:	003a      	movs	r2, r7
 8001b30:	403b      	ands	r3, r7
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	d004      	beq.n	8001b40 <__aeabi_dadd+0x114>
 8001b36:	1d3a      	adds	r2, r7, #4
 8001b38:	42ba      	cmp	r2, r7
 8001b3a:	41bf      	sbcs	r7, r7
 8001b3c:	427f      	negs	r7, r7
 8001b3e:	19f6      	adds	r6, r6, r7
 8001b40:	0233      	lsls	r3, r6, #8
 8001b42:	d400      	bmi.n	8001b46 <__aeabi_dadd+0x11a>
 8001b44:	e323      	b.n	800218e <__aeabi_dadd+0x762>
 8001b46:	4b9c      	ldr	r3, [pc, #624]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001b48:	3401      	adds	r4, #1
 8001b4a:	429c      	cmp	r4, r3
 8001b4c:	d100      	bne.n	8001b50 <__aeabi_dadd+0x124>
 8001b4e:	e0b4      	b.n	8001cba <__aeabi_dadd+0x28e>
 8001b50:	4b9a      	ldr	r3, [pc, #616]	@ (8001dbc <__aeabi_dadd+0x390>)
 8001b52:	0564      	lsls	r4, r4, #21
 8001b54:	401e      	ands	r6, r3
 8001b56:	0d64      	lsrs	r4, r4, #21
 8001b58:	0777      	lsls	r7, r6, #29
 8001b5a:	08d2      	lsrs	r2, r2, #3
 8001b5c:	0276      	lsls	r6, r6, #9
 8001b5e:	4317      	orrs	r7, r2
 8001b60:	0b36      	lsrs	r6, r6, #12
 8001b62:	e0ac      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001b64:	2900      	cmp	r1, #0
 8001b66:	d100      	bne.n	8001b6a <__aeabi_dadd+0x13e>
 8001b68:	e07e      	b.n	8001c68 <__aeabi_dadd+0x23c>
 8001b6a:	4641      	mov	r1, r8
 8001b6c:	1b09      	subs	r1, r1, r4
 8001b6e:	2c00      	cmp	r4, #0
 8001b70:	d000      	beq.n	8001b74 <__aeabi_dadd+0x148>
 8001b72:	e160      	b.n	8001e36 <__aeabi_dadd+0x40a>
 8001b74:	0034      	movs	r4, r6
 8001b76:	4648      	mov	r0, r9
 8001b78:	4304      	orrs	r4, r0
 8001b7a:	d100      	bne.n	8001b7e <__aeabi_dadd+0x152>
 8001b7c:	e1c9      	b.n	8001f12 <__aeabi_dadd+0x4e6>
 8001b7e:	1e4c      	subs	r4, r1, #1
 8001b80:	2901      	cmp	r1, #1
 8001b82:	d100      	bne.n	8001b86 <__aeabi_dadd+0x15a>
 8001b84:	e22e      	b.n	8001fe4 <__aeabi_dadd+0x5b8>
 8001b86:	4d8c      	ldr	r5, [pc, #560]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001b88:	42a9      	cmp	r1, r5
 8001b8a:	d100      	bne.n	8001b8e <__aeabi_dadd+0x162>
 8001b8c:	e224      	b.n	8001fd8 <__aeabi_dadd+0x5ac>
 8001b8e:	2701      	movs	r7, #1
 8001b90:	2c38      	cmp	r4, #56	@ 0x38
 8001b92:	dc11      	bgt.n	8001bb8 <__aeabi_dadd+0x18c>
 8001b94:	0021      	movs	r1, r4
 8001b96:	291f      	cmp	r1, #31
 8001b98:	dd00      	ble.n	8001b9c <__aeabi_dadd+0x170>
 8001b9a:	e20b      	b.n	8001fb4 <__aeabi_dadd+0x588>
 8001b9c:	2420      	movs	r4, #32
 8001b9e:	0037      	movs	r7, r6
 8001ba0:	4648      	mov	r0, r9
 8001ba2:	1a64      	subs	r4, r4, r1
 8001ba4:	40a7      	lsls	r7, r4
 8001ba6:	40c8      	lsrs	r0, r1
 8001ba8:	4307      	orrs	r7, r0
 8001baa:	4648      	mov	r0, r9
 8001bac:	40a0      	lsls	r0, r4
 8001bae:	40ce      	lsrs	r6, r1
 8001bb0:	1e44      	subs	r4, r0, #1
 8001bb2:	41a0      	sbcs	r0, r4
 8001bb4:	1b9b      	subs	r3, r3, r6
 8001bb6:	4307      	orrs	r7, r0
 8001bb8:	1bd7      	subs	r7, r2, r7
 8001bba:	42ba      	cmp	r2, r7
 8001bbc:	4192      	sbcs	r2, r2
 8001bbe:	4252      	negs	r2, r2
 8001bc0:	4665      	mov	r5, ip
 8001bc2:	4644      	mov	r4, r8
 8001bc4:	1a9e      	subs	r6, r3, r2
 8001bc6:	e783      	b.n	8001ad0 <__aeabi_dadd+0xa4>
 8001bc8:	2900      	cmp	r1, #0
 8001bca:	dc00      	bgt.n	8001bce <__aeabi_dadd+0x1a2>
 8001bcc:	e09c      	b.n	8001d08 <__aeabi_dadd+0x2dc>
 8001bce:	4647      	mov	r7, r8
 8001bd0:	2f00      	cmp	r7, #0
 8001bd2:	d167      	bne.n	8001ca4 <__aeabi_dadd+0x278>
 8001bd4:	001f      	movs	r7, r3
 8001bd6:	4317      	orrs	r7, r2
 8001bd8:	d100      	bne.n	8001bdc <__aeabi_dadd+0x1b0>
 8001bda:	e0e4      	b.n	8001da6 <__aeabi_dadd+0x37a>
 8001bdc:	1e48      	subs	r0, r1, #1
 8001bde:	2901      	cmp	r1, #1
 8001be0:	d100      	bne.n	8001be4 <__aeabi_dadd+0x1b8>
 8001be2:	e19b      	b.n	8001f1c <__aeabi_dadd+0x4f0>
 8001be4:	4f74      	ldr	r7, [pc, #464]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001be6:	42b9      	cmp	r1, r7
 8001be8:	d100      	bne.n	8001bec <__aeabi_dadd+0x1c0>
 8001bea:	e0eb      	b.n	8001dc4 <__aeabi_dadd+0x398>
 8001bec:	2701      	movs	r7, #1
 8001bee:	0001      	movs	r1, r0
 8001bf0:	2838      	cmp	r0, #56	@ 0x38
 8001bf2:	dc11      	bgt.n	8001c18 <__aeabi_dadd+0x1ec>
 8001bf4:	291f      	cmp	r1, #31
 8001bf6:	dd00      	ble.n	8001bfa <__aeabi_dadd+0x1ce>
 8001bf8:	e1c7      	b.n	8001f8a <__aeabi_dadd+0x55e>
 8001bfa:	2720      	movs	r7, #32
 8001bfc:	1a78      	subs	r0, r7, r1
 8001bfe:	001f      	movs	r7, r3
 8001c00:	4684      	mov	ip, r0
 8001c02:	4087      	lsls	r7, r0
 8001c04:	0010      	movs	r0, r2
 8001c06:	40c8      	lsrs	r0, r1
 8001c08:	4307      	orrs	r7, r0
 8001c0a:	4660      	mov	r0, ip
 8001c0c:	4082      	lsls	r2, r0
 8001c0e:	40cb      	lsrs	r3, r1
 8001c10:	1e50      	subs	r0, r2, #1
 8001c12:	4182      	sbcs	r2, r0
 8001c14:	18f6      	adds	r6, r6, r3
 8001c16:	4317      	orrs	r7, r2
 8001c18:	444f      	add	r7, r9
 8001c1a:	454f      	cmp	r7, r9
 8001c1c:	4180      	sbcs	r0, r0
 8001c1e:	4240      	negs	r0, r0
 8001c20:	1836      	adds	r6, r6, r0
 8001c22:	0233      	lsls	r3, r6, #8
 8001c24:	d557      	bpl.n	8001cd6 <__aeabi_dadd+0x2aa>
 8001c26:	4b64      	ldr	r3, [pc, #400]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001c28:	3401      	adds	r4, #1
 8001c2a:	429c      	cmp	r4, r3
 8001c2c:	d045      	beq.n	8001cba <__aeabi_dadd+0x28e>
 8001c2e:	2101      	movs	r1, #1
 8001c30:	4b62      	ldr	r3, [pc, #392]	@ (8001dbc <__aeabi_dadd+0x390>)
 8001c32:	087a      	lsrs	r2, r7, #1
 8001c34:	401e      	ands	r6, r3
 8001c36:	4039      	ands	r1, r7
 8001c38:	430a      	orrs	r2, r1
 8001c3a:	07f7      	lsls	r7, r6, #31
 8001c3c:	4317      	orrs	r7, r2
 8001c3e:	0876      	lsrs	r6, r6, #1
 8001c40:	e771      	b.n	8001b26 <__aeabi_dadd+0xfa>
 8001c42:	001f      	movs	r7, r3
 8001c44:	4317      	orrs	r7, r2
 8001c46:	d100      	bne.n	8001c4a <__aeabi_dadd+0x21e>
 8001c48:	e0ad      	b.n	8001da6 <__aeabi_dadd+0x37a>
 8001c4a:	1e4f      	subs	r7, r1, #1
 8001c4c:	46bc      	mov	ip, r7
 8001c4e:	2901      	cmp	r1, #1
 8001c50:	d100      	bne.n	8001c54 <__aeabi_dadd+0x228>
 8001c52:	e182      	b.n	8001f5a <__aeabi_dadd+0x52e>
 8001c54:	4f58      	ldr	r7, [pc, #352]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001c56:	42b9      	cmp	r1, r7
 8001c58:	d100      	bne.n	8001c5c <__aeabi_dadd+0x230>
 8001c5a:	e190      	b.n	8001f7e <__aeabi_dadd+0x552>
 8001c5c:	4661      	mov	r1, ip
 8001c5e:	2701      	movs	r7, #1
 8001c60:	2938      	cmp	r1, #56	@ 0x38
 8001c62:	dd00      	ble.n	8001c66 <__aeabi_dadd+0x23a>
 8001c64:	e72e      	b.n	8001ac4 <__aeabi_dadd+0x98>
 8001c66:	e718      	b.n	8001a9a <__aeabi_dadd+0x6e>
 8001c68:	4f55      	ldr	r7, [pc, #340]	@ (8001dc0 <__aeabi_dadd+0x394>)
 8001c6a:	1c61      	adds	r1, r4, #1
 8001c6c:	4239      	tst	r1, r7
 8001c6e:	d000      	beq.n	8001c72 <__aeabi_dadd+0x246>
 8001c70:	e0d0      	b.n	8001e14 <__aeabi_dadd+0x3e8>
 8001c72:	0031      	movs	r1, r6
 8001c74:	4648      	mov	r0, r9
 8001c76:	001f      	movs	r7, r3
 8001c78:	4301      	orrs	r1, r0
 8001c7a:	4317      	orrs	r7, r2
 8001c7c:	2c00      	cmp	r4, #0
 8001c7e:	d000      	beq.n	8001c82 <__aeabi_dadd+0x256>
 8001c80:	e13d      	b.n	8001efe <__aeabi_dadd+0x4d2>
 8001c82:	2900      	cmp	r1, #0
 8001c84:	d100      	bne.n	8001c88 <__aeabi_dadd+0x25c>
 8001c86:	e1bc      	b.n	8002002 <__aeabi_dadd+0x5d6>
 8001c88:	2f00      	cmp	r7, #0
 8001c8a:	d000      	beq.n	8001c8e <__aeabi_dadd+0x262>
 8001c8c:	e1bf      	b.n	800200e <__aeabi_dadd+0x5e2>
 8001c8e:	464b      	mov	r3, r9
 8001c90:	2100      	movs	r1, #0
 8001c92:	08d8      	lsrs	r0, r3, #3
 8001c94:	0777      	lsls	r7, r6, #29
 8001c96:	4307      	orrs	r7, r0
 8001c98:	08f0      	lsrs	r0, r6, #3
 8001c9a:	0306      	lsls	r6, r0, #12
 8001c9c:	054c      	lsls	r4, r1, #21
 8001c9e:	0b36      	lsrs	r6, r6, #12
 8001ca0:	0d64      	lsrs	r4, r4, #21
 8001ca2:	e00c      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001ca4:	4f44      	ldr	r7, [pc, #272]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001ca6:	42bc      	cmp	r4, r7
 8001ca8:	d100      	bne.n	8001cac <__aeabi_dadd+0x280>
 8001caa:	e08b      	b.n	8001dc4 <__aeabi_dadd+0x398>
 8001cac:	2701      	movs	r7, #1
 8001cae:	2938      	cmp	r1, #56	@ 0x38
 8001cb0:	dcb2      	bgt.n	8001c18 <__aeabi_dadd+0x1ec>
 8001cb2:	2780      	movs	r7, #128	@ 0x80
 8001cb4:	043f      	lsls	r7, r7, #16
 8001cb6:	433b      	orrs	r3, r7
 8001cb8:	e79c      	b.n	8001bf4 <__aeabi_dadd+0x1c8>
 8001cba:	2600      	movs	r6, #0
 8001cbc:	2700      	movs	r7, #0
 8001cbe:	0524      	lsls	r4, r4, #20
 8001cc0:	4334      	orrs	r4, r6
 8001cc2:	07ed      	lsls	r5, r5, #31
 8001cc4:	432c      	orrs	r4, r5
 8001cc6:	0038      	movs	r0, r7
 8001cc8:	0021      	movs	r1, r4
 8001cca:	b002      	add	sp, #8
 8001ccc:	bce0      	pop	{r5, r6, r7}
 8001cce:	46ba      	mov	sl, r7
 8001cd0:	46b1      	mov	r9, r6
 8001cd2:	46a8      	mov	r8, r5
 8001cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cd6:	077b      	lsls	r3, r7, #29
 8001cd8:	d004      	beq.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001cda:	230f      	movs	r3, #15
 8001cdc:	403b      	ands	r3, r7
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	d000      	beq.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001ce2:	e728      	b.n	8001b36 <__aeabi_dadd+0x10a>
 8001ce4:	08f8      	lsrs	r0, r7, #3
 8001ce6:	4b34      	ldr	r3, [pc, #208]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001ce8:	0777      	lsls	r7, r6, #29
 8001cea:	4307      	orrs	r7, r0
 8001cec:	08f0      	lsrs	r0, r6, #3
 8001cee:	429c      	cmp	r4, r3
 8001cf0:	d000      	beq.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001cf2:	e24a      	b.n	800218a <__aeabi_dadd+0x75e>
 8001cf4:	003b      	movs	r3, r7
 8001cf6:	4303      	orrs	r3, r0
 8001cf8:	d059      	beq.n	8001dae <__aeabi_dadd+0x382>
 8001cfa:	2680      	movs	r6, #128	@ 0x80
 8001cfc:	0336      	lsls	r6, r6, #12
 8001cfe:	4306      	orrs	r6, r0
 8001d00:	0336      	lsls	r6, r6, #12
 8001d02:	4c2d      	ldr	r4, [pc, #180]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001d04:	0b36      	lsrs	r6, r6, #12
 8001d06:	e7da      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001d08:	2900      	cmp	r1, #0
 8001d0a:	d061      	beq.n	8001dd0 <__aeabi_dadd+0x3a4>
 8001d0c:	4641      	mov	r1, r8
 8001d0e:	1b09      	subs	r1, r1, r4
 8001d10:	2c00      	cmp	r4, #0
 8001d12:	d100      	bne.n	8001d16 <__aeabi_dadd+0x2ea>
 8001d14:	e0b9      	b.n	8001e8a <__aeabi_dadd+0x45e>
 8001d16:	4c28      	ldr	r4, [pc, #160]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001d18:	45a0      	cmp	r8, r4
 8001d1a:	d100      	bne.n	8001d1e <__aeabi_dadd+0x2f2>
 8001d1c:	e1a5      	b.n	800206a <__aeabi_dadd+0x63e>
 8001d1e:	2701      	movs	r7, #1
 8001d20:	2938      	cmp	r1, #56	@ 0x38
 8001d22:	dc13      	bgt.n	8001d4c <__aeabi_dadd+0x320>
 8001d24:	2480      	movs	r4, #128	@ 0x80
 8001d26:	0424      	lsls	r4, r4, #16
 8001d28:	4326      	orrs	r6, r4
 8001d2a:	291f      	cmp	r1, #31
 8001d2c:	dd00      	ble.n	8001d30 <__aeabi_dadd+0x304>
 8001d2e:	e1c8      	b.n	80020c2 <__aeabi_dadd+0x696>
 8001d30:	2420      	movs	r4, #32
 8001d32:	0037      	movs	r7, r6
 8001d34:	4648      	mov	r0, r9
 8001d36:	1a64      	subs	r4, r4, r1
 8001d38:	40a7      	lsls	r7, r4
 8001d3a:	40c8      	lsrs	r0, r1
 8001d3c:	4307      	orrs	r7, r0
 8001d3e:	4648      	mov	r0, r9
 8001d40:	40a0      	lsls	r0, r4
 8001d42:	40ce      	lsrs	r6, r1
 8001d44:	1e44      	subs	r4, r0, #1
 8001d46:	41a0      	sbcs	r0, r4
 8001d48:	199b      	adds	r3, r3, r6
 8001d4a:	4307      	orrs	r7, r0
 8001d4c:	18bf      	adds	r7, r7, r2
 8001d4e:	4297      	cmp	r7, r2
 8001d50:	4192      	sbcs	r2, r2
 8001d52:	4252      	negs	r2, r2
 8001d54:	4644      	mov	r4, r8
 8001d56:	18d6      	adds	r6, r2, r3
 8001d58:	e763      	b.n	8001c22 <__aeabi_dadd+0x1f6>
 8001d5a:	0038      	movs	r0, r7
 8001d5c:	f7fe fbe8 	bl	8000530 <__clzsi2>
 8001d60:	0003      	movs	r3, r0
 8001d62:	3318      	adds	r3, #24
 8001d64:	2b1f      	cmp	r3, #31
 8001d66:	dc00      	bgt.n	8001d6a <__aeabi_dadd+0x33e>
 8001d68:	e6bf      	b.n	8001aea <__aeabi_dadd+0xbe>
 8001d6a:	003a      	movs	r2, r7
 8001d6c:	3808      	subs	r0, #8
 8001d6e:	4082      	lsls	r2, r0
 8001d70:	429c      	cmp	r4, r3
 8001d72:	dd00      	ble.n	8001d76 <__aeabi_dadd+0x34a>
 8001d74:	e083      	b.n	8001e7e <__aeabi_dadd+0x452>
 8001d76:	1b1b      	subs	r3, r3, r4
 8001d78:	1c58      	adds	r0, r3, #1
 8001d7a:	281f      	cmp	r0, #31
 8001d7c:	dc00      	bgt.n	8001d80 <__aeabi_dadd+0x354>
 8001d7e:	e1b4      	b.n	80020ea <__aeabi_dadd+0x6be>
 8001d80:	0017      	movs	r7, r2
 8001d82:	3b1f      	subs	r3, #31
 8001d84:	40df      	lsrs	r7, r3
 8001d86:	2820      	cmp	r0, #32
 8001d88:	d005      	beq.n	8001d96 <__aeabi_dadd+0x36a>
 8001d8a:	2340      	movs	r3, #64	@ 0x40
 8001d8c:	1a1b      	subs	r3, r3, r0
 8001d8e:	409a      	lsls	r2, r3
 8001d90:	1e53      	subs	r3, r2, #1
 8001d92:	419a      	sbcs	r2, r3
 8001d94:	4317      	orrs	r7, r2
 8001d96:	2400      	movs	r4, #0
 8001d98:	2f00      	cmp	r7, #0
 8001d9a:	d00a      	beq.n	8001db2 <__aeabi_dadd+0x386>
 8001d9c:	077b      	lsls	r3, r7, #29
 8001d9e:	d000      	beq.n	8001da2 <__aeabi_dadd+0x376>
 8001da0:	e6c4      	b.n	8001b2c <__aeabi_dadd+0x100>
 8001da2:	0026      	movs	r6, r4
 8001da4:	e79e      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001da6:	464b      	mov	r3, r9
 8001da8:	000c      	movs	r4, r1
 8001daa:	08d8      	lsrs	r0, r3, #3
 8001dac:	e79b      	b.n	8001ce6 <__aeabi_dadd+0x2ba>
 8001dae:	2700      	movs	r7, #0
 8001db0:	4c01      	ldr	r4, [pc, #4]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001db2:	2600      	movs	r6, #0
 8001db4:	e783      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001db6:	46c0      	nop			@ (mov r8, r8)
 8001db8:	000007ff 	.word	0x000007ff
 8001dbc:	ff7fffff 	.word	0xff7fffff
 8001dc0:	000007fe 	.word	0x000007fe
 8001dc4:	464b      	mov	r3, r9
 8001dc6:	0777      	lsls	r7, r6, #29
 8001dc8:	08d8      	lsrs	r0, r3, #3
 8001dca:	4307      	orrs	r7, r0
 8001dcc:	08f0      	lsrs	r0, r6, #3
 8001dce:	e791      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001dd0:	4fcd      	ldr	r7, [pc, #820]	@ (8002108 <__aeabi_dadd+0x6dc>)
 8001dd2:	1c61      	adds	r1, r4, #1
 8001dd4:	4239      	tst	r1, r7
 8001dd6:	d16b      	bne.n	8001eb0 <__aeabi_dadd+0x484>
 8001dd8:	0031      	movs	r1, r6
 8001dda:	4648      	mov	r0, r9
 8001ddc:	4301      	orrs	r1, r0
 8001dde:	2c00      	cmp	r4, #0
 8001de0:	d000      	beq.n	8001de4 <__aeabi_dadd+0x3b8>
 8001de2:	e14b      	b.n	800207c <__aeabi_dadd+0x650>
 8001de4:	001f      	movs	r7, r3
 8001de6:	4317      	orrs	r7, r2
 8001de8:	2900      	cmp	r1, #0
 8001dea:	d100      	bne.n	8001dee <__aeabi_dadd+0x3c2>
 8001dec:	e181      	b.n	80020f2 <__aeabi_dadd+0x6c6>
 8001dee:	2f00      	cmp	r7, #0
 8001df0:	d100      	bne.n	8001df4 <__aeabi_dadd+0x3c8>
 8001df2:	e74c      	b.n	8001c8e <__aeabi_dadd+0x262>
 8001df4:	444a      	add	r2, r9
 8001df6:	454a      	cmp	r2, r9
 8001df8:	4180      	sbcs	r0, r0
 8001dfa:	18f6      	adds	r6, r6, r3
 8001dfc:	4240      	negs	r0, r0
 8001dfe:	1836      	adds	r6, r6, r0
 8001e00:	0233      	lsls	r3, r6, #8
 8001e02:	d500      	bpl.n	8001e06 <__aeabi_dadd+0x3da>
 8001e04:	e1b0      	b.n	8002168 <__aeabi_dadd+0x73c>
 8001e06:	0017      	movs	r7, r2
 8001e08:	4691      	mov	r9, r2
 8001e0a:	4337      	orrs	r7, r6
 8001e0c:	d000      	beq.n	8001e10 <__aeabi_dadd+0x3e4>
 8001e0e:	e73e      	b.n	8001c8e <__aeabi_dadd+0x262>
 8001e10:	2600      	movs	r6, #0
 8001e12:	e754      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001e14:	4649      	mov	r1, r9
 8001e16:	1a89      	subs	r1, r1, r2
 8001e18:	4688      	mov	r8, r1
 8001e1a:	45c1      	cmp	r9, r8
 8001e1c:	41bf      	sbcs	r7, r7
 8001e1e:	1af1      	subs	r1, r6, r3
 8001e20:	427f      	negs	r7, r7
 8001e22:	1bc9      	subs	r1, r1, r7
 8001e24:	020f      	lsls	r7, r1, #8
 8001e26:	d461      	bmi.n	8001eec <__aeabi_dadd+0x4c0>
 8001e28:	4647      	mov	r7, r8
 8001e2a:	430f      	orrs	r7, r1
 8001e2c:	d100      	bne.n	8001e30 <__aeabi_dadd+0x404>
 8001e2e:	e0bd      	b.n	8001fac <__aeabi_dadd+0x580>
 8001e30:	000e      	movs	r6, r1
 8001e32:	4647      	mov	r7, r8
 8001e34:	e651      	b.n	8001ada <__aeabi_dadd+0xae>
 8001e36:	4cb5      	ldr	r4, [pc, #724]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001e38:	45a0      	cmp	r8, r4
 8001e3a:	d100      	bne.n	8001e3e <__aeabi_dadd+0x412>
 8001e3c:	e100      	b.n	8002040 <__aeabi_dadd+0x614>
 8001e3e:	2701      	movs	r7, #1
 8001e40:	2938      	cmp	r1, #56	@ 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dadd+0x41a>
 8001e44:	e6b8      	b.n	8001bb8 <__aeabi_dadd+0x18c>
 8001e46:	2480      	movs	r4, #128	@ 0x80
 8001e48:	0424      	lsls	r4, r4, #16
 8001e4a:	4326      	orrs	r6, r4
 8001e4c:	e6a3      	b.n	8001b96 <__aeabi_dadd+0x16a>
 8001e4e:	4eb0      	ldr	r6, [pc, #704]	@ (8002110 <__aeabi_dadd+0x6e4>)
 8001e50:	1ae4      	subs	r4, r4, r3
 8001e52:	4016      	ands	r6, r2
 8001e54:	077b      	lsls	r3, r7, #29
 8001e56:	d000      	beq.n	8001e5a <__aeabi_dadd+0x42e>
 8001e58:	e73f      	b.n	8001cda <__aeabi_dadd+0x2ae>
 8001e5a:	e743      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001e5c:	000f      	movs	r7, r1
 8001e5e:	0018      	movs	r0, r3
 8001e60:	3f20      	subs	r7, #32
 8001e62:	40f8      	lsrs	r0, r7
 8001e64:	4684      	mov	ip, r0
 8001e66:	2920      	cmp	r1, #32
 8001e68:	d003      	beq.n	8001e72 <__aeabi_dadd+0x446>
 8001e6a:	2740      	movs	r7, #64	@ 0x40
 8001e6c:	1a79      	subs	r1, r7, r1
 8001e6e:	408b      	lsls	r3, r1
 8001e70:	431a      	orrs	r2, r3
 8001e72:	1e53      	subs	r3, r2, #1
 8001e74:	419a      	sbcs	r2, r3
 8001e76:	4663      	mov	r3, ip
 8001e78:	0017      	movs	r7, r2
 8001e7a:	431f      	orrs	r7, r3
 8001e7c:	e622      	b.n	8001ac4 <__aeabi_dadd+0x98>
 8001e7e:	48a4      	ldr	r0, [pc, #656]	@ (8002110 <__aeabi_dadd+0x6e4>)
 8001e80:	1ae1      	subs	r1, r4, r3
 8001e82:	4010      	ands	r0, r2
 8001e84:	0747      	lsls	r7, r0, #29
 8001e86:	08c0      	lsrs	r0, r0, #3
 8001e88:	e707      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8001e8a:	0034      	movs	r4, r6
 8001e8c:	4648      	mov	r0, r9
 8001e8e:	4304      	orrs	r4, r0
 8001e90:	d100      	bne.n	8001e94 <__aeabi_dadd+0x468>
 8001e92:	e0fa      	b.n	800208a <__aeabi_dadd+0x65e>
 8001e94:	1e4c      	subs	r4, r1, #1
 8001e96:	2901      	cmp	r1, #1
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dadd+0x470>
 8001e9a:	e0d7      	b.n	800204c <__aeabi_dadd+0x620>
 8001e9c:	4f9b      	ldr	r7, [pc, #620]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001e9e:	42b9      	cmp	r1, r7
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dadd+0x478>
 8001ea2:	e0e2      	b.n	800206a <__aeabi_dadd+0x63e>
 8001ea4:	2701      	movs	r7, #1
 8001ea6:	2c38      	cmp	r4, #56	@ 0x38
 8001ea8:	dd00      	ble.n	8001eac <__aeabi_dadd+0x480>
 8001eaa:	e74f      	b.n	8001d4c <__aeabi_dadd+0x320>
 8001eac:	0021      	movs	r1, r4
 8001eae:	e73c      	b.n	8001d2a <__aeabi_dadd+0x2fe>
 8001eb0:	4c96      	ldr	r4, [pc, #600]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001eb2:	42a1      	cmp	r1, r4
 8001eb4:	d100      	bne.n	8001eb8 <__aeabi_dadd+0x48c>
 8001eb6:	e0dd      	b.n	8002074 <__aeabi_dadd+0x648>
 8001eb8:	444a      	add	r2, r9
 8001eba:	454a      	cmp	r2, r9
 8001ebc:	4180      	sbcs	r0, r0
 8001ebe:	18f3      	adds	r3, r6, r3
 8001ec0:	4240      	negs	r0, r0
 8001ec2:	1818      	adds	r0, r3, r0
 8001ec4:	07c7      	lsls	r7, r0, #31
 8001ec6:	0852      	lsrs	r2, r2, #1
 8001ec8:	4317      	orrs	r7, r2
 8001eca:	0846      	lsrs	r6, r0, #1
 8001ecc:	0752      	lsls	r2, r2, #29
 8001ece:	d005      	beq.n	8001edc <__aeabi_dadd+0x4b0>
 8001ed0:	220f      	movs	r2, #15
 8001ed2:	000c      	movs	r4, r1
 8001ed4:	403a      	ands	r2, r7
 8001ed6:	2a04      	cmp	r2, #4
 8001ed8:	d000      	beq.n	8001edc <__aeabi_dadd+0x4b0>
 8001eda:	e62c      	b.n	8001b36 <__aeabi_dadd+0x10a>
 8001edc:	0776      	lsls	r6, r6, #29
 8001ede:	08ff      	lsrs	r7, r7, #3
 8001ee0:	4337      	orrs	r7, r6
 8001ee2:	0900      	lsrs	r0, r0, #4
 8001ee4:	e6d9      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8001ee6:	2700      	movs	r7, #0
 8001ee8:	2600      	movs	r6, #0
 8001eea:	e6e8      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001eec:	4649      	mov	r1, r9
 8001eee:	1a57      	subs	r7, r2, r1
 8001ef0:	42ba      	cmp	r2, r7
 8001ef2:	4192      	sbcs	r2, r2
 8001ef4:	1b9e      	subs	r6, r3, r6
 8001ef6:	4252      	negs	r2, r2
 8001ef8:	4665      	mov	r5, ip
 8001efa:	1ab6      	subs	r6, r6, r2
 8001efc:	e5ed      	b.n	8001ada <__aeabi_dadd+0xae>
 8001efe:	2900      	cmp	r1, #0
 8001f00:	d000      	beq.n	8001f04 <__aeabi_dadd+0x4d8>
 8001f02:	e0c6      	b.n	8002092 <__aeabi_dadd+0x666>
 8001f04:	2f00      	cmp	r7, #0
 8001f06:	d167      	bne.n	8001fd8 <__aeabi_dadd+0x5ac>
 8001f08:	2680      	movs	r6, #128	@ 0x80
 8001f0a:	2500      	movs	r5, #0
 8001f0c:	4c7f      	ldr	r4, [pc, #508]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001f0e:	0336      	lsls	r6, r6, #12
 8001f10:	e6d5      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001f12:	4665      	mov	r5, ip
 8001f14:	000c      	movs	r4, r1
 8001f16:	001e      	movs	r6, r3
 8001f18:	08d0      	lsrs	r0, r2, #3
 8001f1a:	e6e4      	b.n	8001ce6 <__aeabi_dadd+0x2ba>
 8001f1c:	444a      	add	r2, r9
 8001f1e:	454a      	cmp	r2, r9
 8001f20:	4180      	sbcs	r0, r0
 8001f22:	18f3      	adds	r3, r6, r3
 8001f24:	4240      	negs	r0, r0
 8001f26:	1818      	adds	r0, r3, r0
 8001f28:	0011      	movs	r1, r2
 8001f2a:	0203      	lsls	r3, r0, #8
 8001f2c:	d400      	bmi.n	8001f30 <__aeabi_dadd+0x504>
 8001f2e:	e096      	b.n	800205e <__aeabi_dadd+0x632>
 8001f30:	4b77      	ldr	r3, [pc, #476]	@ (8002110 <__aeabi_dadd+0x6e4>)
 8001f32:	0849      	lsrs	r1, r1, #1
 8001f34:	4018      	ands	r0, r3
 8001f36:	07c3      	lsls	r3, r0, #31
 8001f38:	430b      	orrs	r3, r1
 8001f3a:	0844      	lsrs	r4, r0, #1
 8001f3c:	0749      	lsls	r1, r1, #29
 8001f3e:	d100      	bne.n	8001f42 <__aeabi_dadd+0x516>
 8001f40:	e129      	b.n	8002196 <__aeabi_dadd+0x76a>
 8001f42:	220f      	movs	r2, #15
 8001f44:	401a      	ands	r2, r3
 8001f46:	2a04      	cmp	r2, #4
 8001f48:	d100      	bne.n	8001f4c <__aeabi_dadd+0x520>
 8001f4a:	e0ea      	b.n	8002122 <__aeabi_dadd+0x6f6>
 8001f4c:	1d1f      	adds	r7, r3, #4
 8001f4e:	429f      	cmp	r7, r3
 8001f50:	41b6      	sbcs	r6, r6
 8001f52:	4276      	negs	r6, r6
 8001f54:	1936      	adds	r6, r6, r4
 8001f56:	2402      	movs	r4, #2
 8001f58:	e6c4      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001f5a:	4649      	mov	r1, r9
 8001f5c:	1a8f      	subs	r7, r1, r2
 8001f5e:	45b9      	cmp	r9, r7
 8001f60:	4180      	sbcs	r0, r0
 8001f62:	1af6      	subs	r6, r6, r3
 8001f64:	4240      	negs	r0, r0
 8001f66:	1a36      	subs	r6, r6, r0
 8001f68:	0233      	lsls	r3, r6, #8
 8001f6a:	d406      	bmi.n	8001f7a <__aeabi_dadd+0x54e>
 8001f6c:	0773      	lsls	r3, r6, #29
 8001f6e:	08ff      	lsrs	r7, r7, #3
 8001f70:	2101      	movs	r1, #1
 8001f72:	431f      	orrs	r7, r3
 8001f74:	08f0      	lsrs	r0, r6, #3
 8001f76:	e690      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8001f78:	4665      	mov	r5, ip
 8001f7a:	2401      	movs	r4, #1
 8001f7c:	e5ab      	b.n	8001ad6 <__aeabi_dadd+0xaa>
 8001f7e:	464b      	mov	r3, r9
 8001f80:	0777      	lsls	r7, r6, #29
 8001f82:	08d8      	lsrs	r0, r3, #3
 8001f84:	4307      	orrs	r7, r0
 8001f86:	08f0      	lsrs	r0, r6, #3
 8001f88:	e6b4      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001f8a:	000f      	movs	r7, r1
 8001f8c:	0018      	movs	r0, r3
 8001f8e:	3f20      	subs	r7, #32
 8001f90:	40f8      	lsrs	r0, r7
 8001f92:	4684      	mov	ip, r0
 8001f94:	2920      	cmp	r1, #32
 8001f96:	d003      	beq.n	8001fa0 <__aeabi_dadd+0x574>
 8001f98:	2740      	movs	r7, #64	@ 0x40
 8001f9a:	1a79      	subs	r1, r7, r1
 8001f9c:	408b      	lsls	r3, r1
 8001f9e:	431a      	orrs	r2, r3
 8001fa0:	1e53      	subs	r3, r2, #1
 8001fa2:	419a      	sbcs	r2, r3
 8001fa4:	4663      	mov	r3, ip
 8001fa6:	0017      	movs	r7, r2
 8001fa8:	431f      	orrs	r7, r3
 8001faa:	e635      	b.n	8001c18 <__aeabi_dadd+0x1ec>
 8001fac:	2500      	movs	r5, #0
 8001fae:	2400      	movs	r4, #0
 8001fb0:	2600      	movs	r6, #0
 8001fb2:	e684      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001fb4:	000c      	movs	r4, r1
 8001fb6:	0035      	movs	r5, r6
 8001fb8:	3c20      	subs	r4, #32
 8001fba:	40e5      	lsrs	r5, r4
 8001fbc:	2920      	cmp	r1, #32
 8001fbe:	d005      	beq.n	8001fcc <__aeabi_dadd+0x5a0>
 8001fc0:	2440      	movs	r4, #64	@ 0x40
 8001fc2:	1a61      	subs	r1, r4, r1
 8001fc4:	408e      	lsls	r6, r1
 8001fc6:	4649      	mov	r1, r9
 8001fc8:	4331      	orrs	r1, r6
 8001fca:	4689      	mov	r9, r1
 8001fcc:	4648      	mov	r0, r9
 8001fce:	1e41      	subs	r1, r0, #1
 8001fd0:	4188      	sbcs	r0, r1
 8001fd2:	0007      	movs	r7, r0
 8001fd4:	432f      	orrs	r7, r5
 8001fd6:	e5ef      	b.n	8001bb8 <__aeabi_dadd+0x18c>
 8001fd8:	08d2      	lsrs	r2, r2, #3
 8001fda:	075f      	lsls	r7, r3, #29
 8001fdc:	4665      	mov	r5, ip
 8001fde:	4317      	orrs	r7, r2
 8001fe0:	08d8      	lsrs	r0, r3, #3
 8001fe2:	e687      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001fe4:	1a17      	subs	r7, r2, r0
 8001fe6:	42ba      	cmp	r2, r7
 8001fe8:	4192      	sbcs	r2, r2
 8001fea:	1b9e      	subs	r6, r3, r6
 8001fec:	4252      	negs	r2, r2
 8001fee:	1ab6      	subs	r6, r6, r2
 8001ff0:	0233      	lsls	r3, r6, #8
 8001ff2:	d4c1      	bmi.n	8001f78 <__aeabi_dadd+0x54c>
 8001ff4:	0773      	lsls	r3, r6, #29
 8001ff6:	08ff      	lsrs	r7, r7, #3
 8001ff8:	4665      	mov	r5, ip
 8001ffa:	2101      	movs	r1, #1
 8001ffc:	431f      	orrs	r7, r3
 8001ffe:	08f0      	lsrs	r0, r6, #3
 8002000:	e64b      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8002002:	2f00      	cmp	r7, #0
 8002004:	d07b      	beq.n	80020fe <__aeabi_dadd+0x6d2>
 8002006:	4665      	mov	r5, ip
 8002008:	001e      	movs	r6, r3
 800200a:	4691      	mov	r9, r2
 800200c:	e63f      	b.n	8001c8e <__aeabi_dadd+0x262>
 800200e:	1a81      	subs	r1, r0, r2
 8002010:	4688      	mov	r8, r1
 8002012:	45c1      	cmp	r9, r8
 8002014:	41a4      	sbcs	r4, r4
 8002016:	1af1      	subs	r1, r6, r3
 8002018:	4264      	negs	r4, r4
 800201a:	1b09      	subs	r1, r1, r4
 800201c:	2480      	movs	r4, #128	@ 0x80
 800201e:	0424      	lsls	r4, r4, #16
 8002020:	4221      	tst	r1, r4
 8002022:	d077      	beq.n	8002114 <__aeabi_dadd+0x6e8>
 8002024:	1a10      	subs	r0, r2, r0
 8002026:	4282      	cmp	r2, r0
 8002028:	4192      	sbcs	r2, r2
 800202a:	0007      	movs	r7, r0
 800202c:	1b9e      	subs	r6, r3, r6
 800202e:	4252      	negs	r2, r2
 8002030:	1ab6      	subs	r6, r6, r2
 8002032:	4337      	orrs	r7, r6
 8002034:	d000      	beq.n	8002038 <__aeabi_dadd+0x60c>
 8002036:	e0a0      	b.n	800217a <__aeabi_dadd+0x74e>
 8002038:	4665      	mov	r5, ip
 800203a:	2400      	movs	r4, #0
 800203c:	2600      	movs	r6, #0
 800203e:	e63e      	b.n	8001cbe <__aeabi_dadd+0x292>
 8002040:	075f      	lsls	r7, r3, #29
 8002042:	08d2      	lsrs	r2, r2, #3
 8002044:	4665      	mov	r5, ip
 8002046:	4317      	orrs	r7, r2
 8002048:	08d8      	lsrs	r0, r3, #3
 800204a:	e653      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 800204c:	1881      	adds	r1, r0, r2
 800204e:	4291      	cmp	r1, r2
 8002050:	4192      	sbcs	r2, r2
 8002052:	18f0      	adds	r0, r6, r3
 8002054:	4252      	negs	r2, r2
 8002056:	1880      	adds	r0, r0, r2
 8002058:	0203      	lsls	r3, r0, #8
 800205a:	d500      	bpl.n	800205e <__aeabi_dadd+0x632>
 800205c:	e768      	b.n	8001f30 <__aeabi_dadd+0x504>
 800205e:	0747      	lsls	r7, r0, #29
 8002060:	08c9      	lsrs	r1, r1, #3
 8002062:	430f      	orrs	r7, r1
 8002064:	08c0      	lsrs	r0, r0, #3
 8002066:	2101      	movs	r1, #1
 8002068:	e617      	b.n	8001c9a <__aeabi_dadd+0x26e>
 800206a:	08d2      	lsrs	r2, r2, #3
 800206c:	075f      	lsls	r7, r3, #29
 800206e:	4317      	orrs	r7, r2
 8002070:	08d8      	lsrs	r0, r3, #3
 8002072:	e63f      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002074:	000c      	movs	r4, r1
 8002076:	2600      	movs	r6, #0
 8002078:	2700      	movs	r7, #0
 800207a:	e620      	b.n	8001cbe <__aeabi_dadd+0x292>
 800207c:	2900      	cmp	r1, #0
 800207e:	d156      	bne.n	800212e <__aeabi_dadd+0x702>
 8002080:	075f      	lsls	r7, r3, #29
 8002082:	08d2      	lsrs	r2, r2, #3
 8002084:	4317      	orrs	r7, r2
 8002086:	08d8      	lsrs	r0, r3, #3
 8002088:	e634      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 800208a:	000c      	movs	r4, r1
 800208c:	001e      	movs	r6, r3
 800208e:	08d0      	lsrs	r0, r2, #3
 8002090:	e629      	b.n	8001ce6 <__aeabi_dadd+0x2ba>
 8002092:	08c1      	lsrs	r1, r0, #3
 8002094:	0770      	lsls	r0, r6, #29
 8002096:	4301      	orrs	r1, r0
 8002098:	08f0      	lsrs	r0, r6, #3
 800209a:	2f00      	cmp	r7, #0
 800209c:	d062      	beq.n	8002164 <__aeabi_dadd+0x738>
 800209e:	2480      	movs	r4, #128	@ 0x80
 80020a0:	0324      	lsls	r4, r4, #12
 80020a2:	4220      	tst	r0, r4
 80020a4:	d007      	beq.n	80020b6 <__aeabi_dadd+0x68a>
 80020a6:	08de      	lsrs	r6, r3, #3
 80020a8:	4226      	tst	r6, r4
 80020aa:	d104      	bne.n	80020b6 <__aeabi_dadd+0x68a>
 80020ac:	4665      	mov	r5, ip
 80020ae:	0030      	movs	r0, r6
 80020b0:	08d1      	lsrs	r1, r2, #3
 80020b2:	075b      	lsls	r3, r3, #29
 80020b4:	4319      	orrs	r1, r3
 80020b6:	0f4f      	lsrs	r7, r1, #29
 80020b8:	00c9      	lsls	r1, r1, #3
 80020ba:	08c9      	lsrs	r1, r1, #3
 80020bc:	077f      	lsls	r7, r7, #29
 80020be:	430f      	orrs	r7, r1
 80020c0:	e618      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 80020c2:	000c      	movs	r4, r1
 80020c4:	0030      	movs	r0, r6
 80020c6:	3c20      	subs	r4, #32
 80020c8:	40e0      	lsrs	r0, r4
 80020ca:	4684      	mov	ip, r0
 80020cc:	2920      	cmp	r1, #32
 80020ce:	d005      	beq.n	80020dc <__aeabi_dadd+0x6b0>
 80020d0:	2440      	movs	r4, #64	@ 0x40
 80020d2:	1a61      	subs	r1, r4, r1
 80020d4:	408e      	lsls	r6, r1
 80020d6:	4649      	mov	r1, r9
 80020d8:	4331      	orrs	r1, r6
 80020da:	4689      	mov	r9, r1
 80020dc:	4648      	mov	r0, r9
 80020de:	1e41      	subs	r1, r0, #1
 80020e0:	4188      	sbcs	r0, r1
 80020e2:	4661      	mov	r1, ip
 80020e4:	0007      	movs	r7, r0
 80020e6:	430f      	orrs	r7, r1
 80020e8:	e630      	b.n	8001d4c <__aeabi_dadd+0x320>
 80020ea:	2120      	movs	r1, #32
 80020ec:	2700      	movs	r7, #0
 80020ee:	1a09      	subs	r1, r1, r0
 80020f0:	e50e      	b.n	8001b10 <__aeabi_dadd+0xe4>
 80020f2:	001e      	movs	r6, r3
 80020f4:	2f00      	cmp	r7, #0
 80020f6:	d000      	beq.n	80020fa <__aeabi_dadd+0x6ce>
 80020f8:	e522      	b.n	8001b40 <__aeabi_dadd+0x114>
 80020fa:	2400      	movs	r4, #0
 80020fc:	e758      	b.n	8001fb0 <__aeabi_dadd+0x584>
 80020fe:	2500      	movs	r5, #0
 8002100:	2400      	movs	r4, #0
 8002102:	2600      	movs	r6, #0
 8002104:	e5db      	b.n	8001cbe <__aeabi_dadd+0x292>
 8002106:	46c0      	nop			@ (mov r8, r8)
 8002108:	000007fe 	.word	0x000007fe
 800210c:	000007ff 	.word	0x000007ff
 8002110:	ff7fffff 	.word	0xff7fffff
 8002114:	4647      	mov	r7, r8
 8002116:	430f      	orrs	r7, r1
 8002118:	d100      	bne.n	800211c <__aeabi_dadd+0x6f0>
 800211a:	e747      	b.n	8001fac <__aeabi_dadd+0x580>
 800211c:	000e      	movs	r6, r1
 800211e:	46c1      	mov	r9, r8
 8002120:	e5b5      	b.n	8001c8e <__aeabi_dadd+0x262>
 8002122:	08df      	lsrs	r7, r3, #3
 8002124:	0764      	lsls	r4, r4, #29
 8002126:	2102      	movs	r1, #2
 8002128:	4327      	orrs	r7, r4
 800212a:	0900      	lsrs	r0, r0, #4
 800212c:	e5b5      	b.n	8001c9a <__aeabi_dadd+0x26e>
 800212e:	0019      	movs	r1, r3
 8002130:	08c0      	lsrs	r0, r0, #3
 8002132:	0777      	lsls	r7, r6, #29
 8002134:	4307      	orrs	r7, r0
 8002136:	4311      	orrs	r1, r2
 8002138:	08f0      	lsrs	r0, r6, #3
 800213a:	2900      	cmp	r1, #0
 800213c:	d100      	bne.n	8002140 <__aeabi_dadd+0x714>
 800213e:	e5d9      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002140:	2180      	movs	r1, #128	@ 0x80
 8002142:	0309      	lsls	r1, r1, #12
 8002144:	4208      	tst	r0, r1
 8002146:	d007      	beq.n	8002158 <__aeabi_dadd+0x72c>
 8002148:	08dc      	lsrs	r4, r3, #3
 800214a:	420c      	tst	r4, r1
 800214c:	d104      	bne.n	8002158 <__aeabi_dadd+0x72c>
 800214e:	08d2      	lsrs	r2, r2, #3
 8002150:	075b      	lsls	r3, r3, #29
 8002152:	431a      	orrs	r2, r3
 8002154:	0017      	movs	r7, r2
 8002156:	0020      	movs	r0, r4
 8002158:	0f7b      	lsrs	r3, r7, #29
 800215a:	00ff      	lsls	r7, r7, #3
 800215c:	08ff      	lsrs	r7, r7, #3
 800215e:	075b      	lsls	r3, r3, #29
 8002160:	431f      	orrs	r7, r3
 8002162:	e5c7      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002164:	000f      	movs	r7, r1
 8002166:	e5c5      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002168:	4b12      	ldr	r3, [pc, #72]	@ (80021b4 <__aeabi_dadd+0x788>)
 800216a:	08d2      	lsrs	r2, r2, #3
 800216c:	4033      	ands	r3, r6
 800216e:	075f      	lsls	r7, r3, #29
 8002170:	025b      	lsls	r3, r3, #9
 8002172:	2401      	movs	r4, #1
 8002174:	4317      	orrs	r7, r2
 8002176:	0b1e      	lsrs	r6, r3, #12
 8002178:	e5a1      	b.n	8001cbe <__aeabi_dadd+0x292>
 800217a:	4226      	tst	r6, r4
 800217c:	d012      	beq.n	80021a4 <__aeabi_dadd+0x778>
 800217e:	4b0d      	ldr	r3, [pc, #52]	@ (80021b4 <__aeabi_dadd+0x788>)
 8002180:	4665      	mov	r5, ip
 8002182:	0002      	movs	r2, r0
 8002184:	2401      	movs	r4, #1
 8002186:	401e      	ands	r6, r3
 8002188:	e4e6      	b.n	8001b58 <__aeabi_dadd+0x12c>
 800218a:	0021      	movs	r1, r4
 800218c:	e585      	b.n	8001c9a <__aeabi_dadd+0x26e>
 800218e:	0017      	movs	r7, r2
 8002190:	e5a8      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8002192:	003a      	movs	r2, r7
 8002194:	e4d4      	b.n	8001b40 <__aeabi_dadd+0x114>
 8002196:	08db      	lsrs	r3, r3, #3
 8002198:	0764      	lsls	r4, r4, #29
 800219a:	431c      	orrs	r4, r3
 800219c:	0027      	movs	r7, r4
 800219e:	2102      	movs	r1, #2
 80021a0:	0900      	lsrs	r0, r0, #4
 80021a2:	e57a      	b.n	8001c9a <__aeabi_dadd+0x26e>
 80021a4:	08c0      	lsrs	r0, r0, #3
 80021a6:	0777      	lsls	r7, r6, #29
 80021a8:	4307      	orrs	r7, r0
 80021aa:	4665      	mov	r5, ip
 80021ac:	2100      	movs	r1, #0
 80021ae:	08f0      	lsrs	r0, r6, #3
 80021b0:	e573      	b.n	8001c9a <__aeabi_dadd+0x26e>
 80021b2:	46c0      	nop			@ (mov r8, r8)
 80021b4:	ff7fffff 	.word	0xff7fffff

080021b8 <__aeabi_ddiv>:
 80021b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ba:	46de      	mov	lr, fp
 80021bc:	4645      	mov	r5, r8
 80021be:	4657      	mov	r7, sl
 80021c0:	464e      	mov	r6, r9
 80021c2:	b5e0      	push	{r5, r6, r7, lr}
 80021c4:	b087      	sub	sp, #28
 80021c6:	9200      	str	r2, [sp, #0]
 80021c8:	9301      	str	r3, [sp, #4]
 80021ca:	030b      	lsls	r3, r1, #12
 80021cc:	0b1b      	lsrs	r3, r3, #12
 80021ce:	469b      	mov	fp, r3
 80021d0:	0fca      	lsrs	r2, r1, #31
 80021d2:	004b      	lsls	r3, r1, #1
 80021d4:	0004      	movs	r4, r0
 80021d6:	4680      	mov	r8, r0
 80021d8:	0d5b      	lsrs	r3, r3, #21
 80021da:	9202      	str	r2, [sp, #8]
 80021dc:	d100      	bne.n	80021e0 <__aeabi_ddiv+0x28>
 80021de:	e098      	b.n	8002312 <__aeabi_ddiv+0x15a>
 80021e0:	4a7c      	ldr	r2, [pc, #496]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d037      	beq.n	8002256 <__aeabi_ddiv+0x9e>
 80021e6:	4659      	mov	r1, fp
 80021e8:	0f42      	lsrs	r2, r0, #29
 80021ea:	00c9      	lsls	r1, r1, #3
 80021ec:	430a      	orrs	r2, r1
 80021ee:	2180      	movs	r1, #128	@ 0x80
 80021f0:	0409      	lsls	r1, r1, #16
 80021f2:	4311      	orrs	r1, r2
 80021f4:	00c2      	lsls	r2, r0, #3
 80021f6:	4690      	mov	r8, r2
 80021f8:	4a77      	ldr	r2, [pc, #476]	@ (80023d8 <__aeabi_ddiv+0x220>)
 80021fa:	4689      	mov	r9, r1
 80021fc:	4692      	mov	sl, r2
 80021fe:	449a      	add	sl, r3
 8002200:	2300      	movs	r3, #0
 8002202:	2400      	movs	r4, #0
 8002204:	9303      	str	r3, [sp, #12]
 8002206:	9e00      	ldr	r6, [sp, #0]
 8002208:	9f01      	ldr	r7, [sp, #4]
 800220a:	033b      	lsls	r3, r7, #12
 800220c:	0b1b      	lsrs	r3, r3, #12
 800220e:	469b      	mov	fp, r3
 8002210:	007b      	lsls	r3, r7, #1
 8002212:	0030      	movs	r0, r6
 8002214:	0d5b      	lsrs	r3, r3, #21
 8002216:	0ffd      	lsrs	r5, r7, #31
 8002218:	2b00      	cmp	r3, #0
 800221a:	d059      	beq.n	80022d0 <__aeabi_ddiv+0x118>
 800221c:	4a6d      	ldr	r2, [pc, #436]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d048      	beq.n	80022b4 <__aeabi_ddiv+0xfc>
 8002222:	4659      	mov	r1, fp
 8002224:	0f72      	lsrs	r2, r6, #29
 8002226:	00c9      	lsls	r1, r1, #3
 8002228:	430a      	orrs	r2, r1
 800222a:	2180      	movs	r1, #128	@ 0x80
 800222c:	0409      	lsls	r1, r1, #16
 800222e:	4311      	orrs	r1, r2
 8002230:	468b      	mov	fp, r1
 8002232:	4969      	ldr	r1, [pc, #420]	@ (80023d8 <__aeabi_ddiv+0x220>)
 8002234:	00f2      	lsls	r2, r6, #3
 8002236:	468c      	mov	ip, r1
 8002238:	4651      	mov	r1, sl
 800223a:	4463      	add	r3, ip
 800223c:	1acb      	subs	r3, r1, r3
 800223e:	469a      	mov	sl, r3
 8002240:	2100      	movs	r1, #0
 8002242:	9e02      	ldr	r6, [sp, #8]
 8002244:	406e      	eors	r6, r5
 8002246:	b2f6      	uxtb	r6, r6
 8002248:	2c0f      	cmp	r4, #15
 800224a:	d900      	bls.n	800224e <__aeabi_ddiv+0x96>
 800224c:	e0ce      	b.n	80023ec <__aeabi_ddiv+0x234>
 800224e:	4b63      	ldr	r3, [pc, #396]	@ (80023dc <__aeabi_ddiv+0x224>)
 8002250:	00a4      	lsls	r4, r4, #2
 8002252:	591b      	ldr	r3, [r3, r4]
 8002254:	469f      	mov	pc, r3
 8002256:	465a      	mov	r2, fp
 8002258:	4302      	orrs	r2, r0
 800225a:	4691      	mov	r9, r2
 800225c:	d000      	beq.n	8002260 <__aeabi_ddiv+0xa8>
 800225e:	e090      	b.n	8002382 <__aeabi_ddiv+0x1ca>
 8002260:	469a      	mov	sl, r3
 8002262:	2302      	movs	r3, #2
 8002264:	4690      	mov	r8, r2
 8002266:	2408      	movs	r4, #8
 8002268:	9303      	str	r3, [sp, #12]
 800226a:	e7cc      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800226c:	46cb      	mov	fp, r9
 800226e:	4642      	mov	r2, r8
 8002270:	9d02      	ldr	r5, [sp, #8]
 8002272:	9903      	ldr	r1, [sp, #12]
 8002274:	2902      	cmp	r1, #2
 8002276:	d100      	bne.n	800227a <__aeabi_ddiv+0xc2>
 8002278:	e1de      	b.n	8002638 <__aeabi_ddiv+0x480>
 800227a:	2903      	cmp	r1, #3
 800227c:	d100      	bne.n	8002280 <__aeabi_ddiv+0xc8>
 800227e:	e08d      	b.n	800239c <__aeabi_ddiv+0x1e4>
 8002280:	2901      	cmp	r1, #1
 8002282:	d000      	beq.n	8002286 <__aeabi_ddiv+0xce>
 8002284:	e179      	b.n	800257a <__aeabi_ddiv+0x3c2>
 8002286:	002e      	movs	r6, r5
 8002288:	2200      	movs	r2, #0
 800228a:	2300      	movs	r3, #0
 800228c:	2400      	movs	r4, #0
 800228e:	4690      	mov	r8, r2
 8002290:	051b      	lsls	r3, r3, #20
 8002292:	4323      	orrs	r3, r4
 8002294:	07f6      	lsls	r6, r6, #31
 8002296:	4333      	orrs	r3, r6
 8002298:	4640      	mov	r0, r8
 800229a:	0019      	movs	r1, r3
 800229c:	b007      	add	sp, #28
 800229e:	bcf0      	pop	{r4, r5, r6, r7}
 80022a0:	46bb      	mov	fp, r7
 80022a2:	46b2      	mov	sl, r6
 80022a4:	46a9      	mov	r9, r5
 80022a6:	46a0      	mov	r8, r4
 80022a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022aa:	2200      	movs	r2, #0
 80022ac:	2400      	movs	r4, #0
 80022ae:	4690      	mov	r8, r2
 80022b0:	4b48      	ldr	r3, [pc, #288]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80022b2:	e7ed      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80022b4:	465a      	mov	r2, fp
 80022b6:	9b00      	ldr	r3, [sp, #0]
 80022b8:	431a      	orrs	r2, r3
 80022ba:	4b49      	ldr	r3, [pc, #292]	@ (80023e0 <__aeabi_ddiv+0x228>)
 80022bc:	469c      	mov	ip, r3
 80022be:	44e2      	add	sl, ip
 80022c0:	2a00      	cmp	r2, #0
 80022c2:	d159      	bne.n	8002378 <__aeabi_ddiv+0x1c0>
 80022c4:	2302      	movs	r3, #2
 80022c6:	431c      	orrs	r4, r3
 80022c8:	2300      	movs	r3, #0
 80022ca:	2102      	movs	r1, #2
 80022cc:	469b      	mov	fp, r3
 80022ce:	e7b8      	b.n	8002242 <__aeabi_ddiv+0x8a>
 80022d0:	465a      	mov	r2, fp
 80022d2:	9b00      	ldr	r3, [sp, #0]
 80022d4:	431a      	orrs	r2, r3
 80022d6:	d049      	beq.n	800236c <__aeabi_ddiv+0x1b4>
 80022d8:	465b      	mov	r3, fp
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d100      	bne.n	80022e0 <__aeabi_ddiv+0x128>
 80022de:	e19c      	b.n	800261a <__aeabi_ddiv+0x462>
 80022e0:	4658      	mov	r0, fp
 80022e2:	f7fe f925 	bl	8000530 <__clzsi2>
 80022e6:	0002      	movs	r2, r0
 80022e8:	0003      	movs	r3, r0
 80022ea:	3a0b      	subs	r2, #11
 80022ec:	271d      	movs	r7, #29
 80022ee:	9e00      	ldr	r6, [sp, #0]
 80022f0:	1aba      	subs	r2, r7, r2
 80022f2:	0019      	movs	r1, r3
 80022f4:	4658      	mov	r0, fp
 80022f6:	40d6      	lsrs	r6, r2
 80022f8:	3908      	subs	r1, #8
 80022fa:	4088      	lsls	r0, r1
 80022fc:	0032      	movs	r2, r6
 80022fe:	4302      	orrs	r2, r0
 8002300:	4693      	mov	fp, r2
 8002302:	9a00      	ldr	r2, [sp, #0]
 8002304:	408a      	lsls	r2, r1
 8002306:	4937      	ldr	r1, [pc, #220]	@ (80023e4 <__aeabi_ddiv+0x22c>)
 8002308:	4453      	add	r3, sl
 800230a:	468a      	mov	sl, r1
 800230c:	2100      	movs	r1, #0
 800230e:	449a      	add	sl, r3
 8002310:	e797      	b.n	8002242 <__aeabi_ddiv+0x8a>
 8002312:	465b      	mov	r3, fp
 8002314:	4303      	orrs	r3, r0
 8002316:	4699      	mov	r9, r3
 8002318:	d021      	beq.n	800235e <__aeabi_ddiv+0x1a6>
 800231a:	465b      	mov	r3, fp
 800231c:	2b00      	cmp	r3, #0
 800231e:	d100      	bne.n	8002322 <__aeabi_ddiv+0x16a>
 8002320:	e169      	b.n	80025f6 <__aeabi_ddiv+0x43e>
 8002322:	4658      	mov	r0, fp
 8002324:	f7fe f904 	bl	8000530 <__clzsi2>
 8002328:	230b      	movs	r3, #11
 800232a:	425b      	negs	r3, r3
 800232c:	469c      	mov	ip, r3
 800232e:	0002      	movs	r2, r0
 8002330:	4484      	add	ip, r0
 8002332:	4666      	mov	r6, ip
 8002334:	231d      	movs	r3, #29
 8002336:	1b9b      	subs	r3, r3, r6
 8002338:	0026      	movs	r6, r4
 800233a:	0011      	movs	r1, r2
 800233c:	4658      	mov	r0, fp
 800233e:	40de      	lsrs	r6, r3
 8002340:	3908      	subs	r1, #8
 8002342:	4088      	lsls	r0, r1
 8002344:	0033      	movs	r3, r6
 8002346:	4303      	orrs	r3, r0
 8002348:	4699      	mov	r9, r3
 800234a:	0023      	movs	r3, r4
 800234c:	408b      	lsls	r3, r1
 800234e:	4698      	mov	r8, r3
 8002350:	4b25      	ldr	r3, [pc, #148]	@ (80023e8 <__aeabi_ddiv+0x230>)
 8002352:	2400      	movs	r4, #0
 8002354:	1a9b      	subs	r3, r3, r2
 8002356:	469a      	mov	sl, r3
 8002358:	2300      	movs	r3, #0
 800235a:	9303      	str	r3, [sp, #12]
 800235c:	e753      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800235e:	2300      	movs	r3, #0
 8002360:	4698      	mov	r8, r3
 8002362:	469a      	mov	sl, r3
 8002364:	3301      	adds	r3, #1
 8002366:	2404      	movs	r4, #4
 8002368:	9303      	str	r3, [sp, #12]
 800236a:	e74c      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800236c:	2301      	movs	r3, #1
 800236e:	431c      	orrs	r4, r3
 8002370:	2300      	movs	r3, #0
 8002372:	2101      	movs	r1, #1
 8002374:	469b      	mov	fp, r3
 8002376:	e764      	b.n	8002242 <__aeabi_ddiv+0x8a>
 8002378:	2303      	movs	r3, #3
 800237a:	0032      	movs	r2, r6
 800237c:	2103      	movs	r1, #3
 800237e:	431c      	orrs	r4, r3
 8002380:	e75f      	b.n	8002242 <__aeabi_ddiv+0x8a>
 8002382:	469a      	mov	sl, r3
 8002384:	2303      	movs	r3, #3
 8002386:	46d9      	mov	r9, fp
 8002388:	240c      	movs	r4, #12
 800238a:	9303      	str	r3, [sp, #12]
 800238c:	e73b      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800238e:	2300      	movs	r3, #0
 8002390:	2480      	movs	r4, #128	@ 0x80
 8002392:	4698      	mov	r8, r3
 8002394:	2600      	movs	r6, #0
 8002396:	4b0f      	ldr	r3, [pc, #60]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 8002398:	0324      	lsls	r4, r4, #12
 800239a:	e779      	b.n	8002290 <__aeabi_ddiv+0xd8>
 800239c:	2480      	movs	r4, #128	@ 0x80
 800239e:	465b      	mov	r3, fp
 80023a0:	0324      	lsls	r4, r4, #12
 80023a2:	431c      	orrs	r4, r3
 80023a4:	0324      	lsls	r4, r4, #12
 80023a6:	002e      	movs	r6, r5
 80023a8:	4690      	mov	r8, r2
 80023aa:	4b0a      	ldr	r3, [pc, #40]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80023ac:	0b24      	lsrs	r4, r4, #12
 80023ae:	e76f      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80023b0:	2480      	movs	r4, #128	@ 0x80
 80023b2:	464b      	mov	r3, r9
 80023b4:	0324      	lsls	r4, r4, #12
 80023b6:	4223      	tst	r3, r4
 80023b8:	d002      	beq.n	80023c0 <__aeabi_ddiv+0x208>
 80023ba:	465b      	mov	r3, fp
 80023bc:	4223      	tst	r3, r4
 80023be:	d0f0      	beq.n	80023a2 <__aeabi_ddiv+0x1ea>
 80023c0:	2480      	movs	r4, #128	@ 0x80
 80023c2:	464b      	mov	r3, r9
 80023c4:	0324      	lsls	r4, r4, #12
 80023c6:	431c      	orrs	r4, r3
 80023c8:	0324      	lsls	r4, r4, #12
 80023ca:	9e02      	ldr	r6, [sp, #8]
 80023cc:	4b01      	ldr	r3, [pc, #4]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80023ce:	0b24      	lsrs	r4, r4, #12
 80023d0:	e75e      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80023d2:	46c0      	nop			@ (mov r8, r8)
 80023d4:	000007ff 	.word	0x000007ff
 80023d8:	fffffc01 	.word	0xfffffc01
 80023dc:	080269ac 	.word	0x080269ac
 80023e0:	fffff801 	.word	0xfffff801
 80023e4:	000003f3 	.word	0x000003f3
 80023e8:	fffffc0d 	.word	0xfffffc0d
 80023ec:	45cb      	cmp	fp, r9
 80023ee:	d200      	bcs.n	80023f2 <__aeabi_ddiv+0x23a>
 80023f0:	e0f8      	b.n	80025e4 <__aeabi_ddiv+0x42c>
 80023f2:	d100      	bne.n	80023f6 <__aeabi_ddiv+0x23e>
 80023f4:	e0f3      	b.n	80025de <__aeabi_ddiv+0x426>
 80023f6:	2301      	movs	r3, #1
 80023f8:	425b      	negs	r3, r3
 80023fa:	469c      	mov	ip, r3
 80023fc:	4644      	mov	r4, r8
 80023fe:	4648      	mov	r0, r9
 8002400:	2500      	movs	r5, #0
 8002402:	44e2      	add	sl, ip
 8002404:	465b      	mov	r3, fp
 8002406:	0e17      	lsrs	r7, r2, #24
 8002408:	021b      	lsls	r3, r3, #8
 800240a:	431f      	orrs	r7, r3
 800240c:	0c19      	lsrs	r1, r3, #16
 800240e:	043b      	lsls	r3, r7, #16
 8002410:	0212      	lsls	r2, r2, #8
 8002412:	9700      	str	r7, [sp, #0]
 8002414:	0c1f      	lsrs	r7, r3, #16
 8002416:	4691      	mov	r9, r2
 8002418:	9102      	str	r1, [sp, #8]
 800241a:	9703      	str	r7, [sp, #12]
 800241c:	f7fd ff20 	bl	8000260 <__aeabi_uidivmod>
 8002420:	0002      	movs	r2, r0
 8002422:	437a      	muls	r2, r7
 8002424:	040b      	lsls	r3, r1, #16
 8002426:	0c21      	lsrs	r1, r4, #16
 8002428:	4680      	mov	r8, r0
 800242a:	4319      	orrs	r1, r3
 800242c:	428a      	cmp	r2, r1
 800242e:	d909      	bls.n	8002444 <__aeabi_ddiv+0x28c>
 8002430:	9f00      	ldr	r7, [sp, #0]
 8002432:	2301      	movs	r3, #1
 8002434:	46bc      	mov	ip, r7
 8002436:	425b      	negs	r3, r3
 8002438:	4461      	add	r1, ip
 800243a:	469c      	mov	ip, r3
 800243c:	44e0      	add	r8, ip
 800243e:	428f      	cmp	r7, r1
 8002440:	d800      	bhi.n	8002444 <__aeabi_ddiv+0x28c>
 8002442:	e15c      	b.n	80026fe <__aeabi_ddiv+0x546>
 8002444:	1a88      	subs	r0, r1, r2
 8002446:	9902      	ldr	r1, [sp, #8]
 8002448:	f7fd ff0a 	bl	8000260 <__aeabi_uidivmod>
 800244c:	9a03      	ldr	r2, [sp, #12]
 800244e:	0424      	lsls	r4, r4, #16
 8002450:	4342      	muls	r2, r0
 8002452:	0409      	lsls	r1, r1, #16
 8002454:	0c24      	lsrs	r4, r4, #16
 8002456:	0003      	movs	r3, r0
 8002458:	430c      	orrs	r4, r1
 800245a:	42a2      	cmp	r2, r4
 800245c:	d906      	bls.n	800246c <__aeabi_ddiv+0x2b4>
 800245e:	9900      	ldr	r1, [sp, #0]
 8002460:	3b01      	subs	r3, #1
 8002462:	468c      	mov	ip, r1
 8002464:	4464      	add	r4, ip
 8002466:	42a1      	cmp	r1, r4
 8002468:	d800      	bhi.n	800246c <__aeabi_ddiv+0x2b4>
 800246a:	e142      	b.n	80026f2 <__aeabi_ddiv+0x53a>
 800246c:	1aa0      	subs	r0, r4, r2
 800246e:	4642      	mov	r2, r8
 8002470:	0412      	lsls	r2, r2, #16
 8002472:	431a      	orrs	r2, r3
 8002474:	4693      	mov	fp, r2
 8002476:	464b      	mov	r3, r9
 8002478:	4659      	mov	r1, fp
 800247a:	0c1b      	lsrs	r3, r3, #16
 800247c:	001f      	movs	r7, r3
 800247e:	9304      	str	r3, [sp, #16]
 8002480:	040b      	lsls	r3, r1, #16
 8002482:	4649      	mov	r1, r9
 8002484:	0409      	lsls	r1, r1, #16
 8002486:	0c09      	lsrs	r1, r1, #16
 8002488:	000c      	movs	r4, r1
 800248a:	0c1b      	lsrs	r3, r3, #16
 800248c:	435c      	muls	r4, r3
 800248e:	0c12      	lsrs	r2, r2, #16
 8002490:	437b      	muls	r3, r7
 8002492:	4688      	mov	r8, r1
 8002494:	4351      	muls	r1, r2
 8002496:	437a      	muls	r2, r7
 8002498:	0c27      	lsrs	r7, r4, #16
 800249a:	46bc      	mov	ip, r7
 800249c:	185b      	adds	r3, r3, r1
 800249e:	4463      	add	r3, ip
 80024a0:	4299      	cmp	r1, r3
 80024a2:	d903      	bls.n	80024ac <__aeabi_ddiv+0x2f4>
 80024a4:	2180      	movs	r1, #128	@ 0x80
 80024a6:	0249      	lsls	r1, r1, #9
 80024a8:	468c      	mov	ip, r1
 80024aa:	4462      	add	r2, ip
 80024ac:	0c19      	lsrs	r1, r3, #16
 80024ae:	0424      	lsls	r4, r4, #16
 80024b0:	041b      	lsls	r3, r3, #16
 80024b2:	0c24      	lsrs	r4, r4, #16
 80024b4:	188a      	adds	r2, r1, r2
 80024b6:	191c      	adds	r4, r3, r4
 80024b8:	4290      	cmp	r0, r2
 80024ba:	d302      	bcc.n	80024c2 <__aeabi_ddiv+0x30a>
 80024bc:	d116      	bne.n	80024ec <__aeabi_ddiv+0x334>
 80024be:	42a5      	cmp	r5, r4
 80024c0:	d214      	bcs.n	80024ec <__aeabi_ddiv+0x334>
 80024c2:	465b      	mov	r3, fp
 80024c4:	9f00      	ldr	r7, [sp, #0]
 80024c6:	3b01      	subs	r3, #1
 80024c8:	444d      	add	r5, r9
 80024ca:	9305      	str	r3, [sp, #20]
 80024cc:	454d      	cmp	r5, r9
 80024ce:	419b      	sbcs	r3, r3
 80024d0:	46bc      	mov	ip, r7
 80024d2:	425b      	negs	r3, r3
 80024d4:	4463      	add	r3, ip
 80024d6:	18c0      	adds	r0, r0, r3
 80024d8:	4287      	cmp	r7, r0
 80024da:	d300      	bcc.n	80024de <__aeabi_ddiv+0x326>
 80024dc:	e102      	b.n	80026e4 <__aeabi_ddiv+0x52c>
 80024de:	4282      	cmp	r2, r0
 80024e0:	d900      	bls.n	80024e4 <__aeabi_ddiv+0x32c>
 80024e2:	e129      	b.n	8002738 <__aeabi_ddiv+0x580>
 80024e4:	d100      	bne.n	80024e8 <__aeabi_ddiv+0x330>
 80024e6:	e124      	b.n	8002732 <__aeabi_ddiv+0x57a>
 80024e8:	9b05      	ldr	r3, [sp, #20]
 80024ea:	469b      	mov	fp, r3
 80024ec:	1b2c      	subs	r4, r5, r4
 80024ee:	42a5      	cmp	r5, r4
 80024f0:	41ad      	sbcs	r5, r5
 80024f2:	9b00      	ldr	r3, [sp, #0]
 80024f4:	1a80      	subs	r0, r0, r2
 80024f6:	426d      	negs	r5, r5
 80024f8:	1b40      	subs	r0, r0, r5
 80024fa:	4283      	cmp	r3, r0
 80024fc:	d100      	bne.n	8002500 <__aeabi_ddiv+0x348>
 80024fe:	e10f      	b.n	8002720 <__aeabi_ddiv+0x568>
 8002500:	9902      	ldr	r1, [sp, #8]
 8002502:	f7fd fead 	bl	8000260 <__aeabi_uidivmod>
 8002506:	9a03      	ldr	r2, [sp, #12]
 8002508:	040b      	lsls	r3, r1, #16
 800250a:	4342      	muls	r2, r0
 800250c:	0c21      	lsrs	r1, r4, #16
 800250e:	0005      	movs	r5, r0
 8002510:	4319      	orrs	r1, r3
 8002512:	428a      	cmp	r2, r1
 8002514:	d900      	bls.n	8002518 <__aeabi_ddiv+0x360>
 8002516:	e0cb      	b.n	80026b0 <__aeabi_ddiv+0x4f8>
 8002518:	1a88      	subs	r0, r1, r2
 800251a:	9902      	ldr	r1, [sp, #8]
 800251c:	f7fd fea0 	bl	8000260 <__aeabi_uidivmod>
 8002520:	9a03      	ldr	r2, [sp, #12]
 8002522:	0424      	lsls	r4, r4, #16
 8002524:	4342      	muls	r2, r0
 8002526:	0409      	lsls	r1, r1, #16
 8002528:	0c24      	lsrs	r4, r4, #16
 800252a:	0003      	movs	r3, r0
 800252c:	430c      	orrs	r4, r1
 800252e:	42a2      	cmp	r2, r4
 8002530:	d900      	bls.n	8002534 <__aeabi_ddiv+0x37c>
 8002532:	e0ca      	b.n	80026ca <__aeabi_ddiv+0x512>
 8002534:	4641      	mov	r1, r8
 8002536:	1aa4      	subs	r4, r4, r2
 8002538:	042a      	lsls	r2, r5, #16
 800253a:	431a      	orrs	r2, r3
 800253c:	9f04      	ldr	r7, [sp, #16]
 800253e:	0413      	lsls	r3, r2, #16
 8002540:	0c1b      	lsrs	r3, r3, #16
 8002542:	4359      	muls	r1, r3
 8002544:	4640      	mov	r0, r8
 8002546:	437b      	muls	r3, r7
 8002548:	469c      	mov	ip, r3
 800254a:	0c15      	lsrs	r5, r2, #16
 800254c:	4368      	muls	r0, r5
 800254e:	0c0b      	lsrs	r3, r1, #16
 8002550:	4484      	add	ip, r0
 8002552:	4463      	add	r3, ip
 8002554:	437d      	muls	r5, r7
 8002556:	4298      	cmp	r0, r3
 8002558:	d903      	bls.n	8002562 <__aeabi_ddiv+0x3aa>
 800255a:	2080      	movs	r0, #128	@ 0x80
 800255c:	0240      	lsls	r0, r0, #9
 800255e:	4684      	mov	ip, r0
 8002560:	4465      	add	r5, ip
 8002562:	0c18      	lsrs	r0, r3, #16
 8002564:	0409      	lsls	r1, r1, #16
 8002566:	041b      	lsls	r3, r3, #16
 8002568:	0c09      	lsrs	r1, r1, #16
 800256a:	1940      	adds	r0, r0, r5
 800256c:	185b      	adds	r3, r3, r1
 800256e:	4284      	cmp	r4, r0
 8002570:	d327      	bcc.n	80025c2 <__aeabi_ddiv+0x40a>
 8002572:	d023      	beq.n	80025bc <__aeabi_ddiv+0x404>
 8002574:	2301      	movs	r3, #1
 8002576:	0035      	movs	r5, r6
 8002578:	431a      	orrs	r2, r3
 800257a:	4b94      	ldr	r3, [pc, #592]	@ (80027cc <__aeabi_ddiv+0x614>)
 800257c:	4453      	add	r3, sl
 800257e:	2b00      	cmp	r3, #0
 8002580:	dd60      	ble.n	8002644 <__aeabi_ddiv+0x48c>
 8002582:	0751      	lsls	r1, r2, #29
 8002584:	d000      	beq.n	8002588 <__aeabi_ddiv+0x3d0>
 8002586:	e086      	b.n	8002696 <__aeabi_ddiv+0x4de>
 8002588:	002e      	movs	r6, r5
 800258a:	08d1      	lsrs	r1, r2, #3
 800258c:	465a      	mov	r2, fp
 800258e:	01d2      	lsls	r2, r2, #7
 8002590:	d506      	bpl.n	80025a0 <__aeabi_ddiv+0x3e8>
 8002592:	465a      	mov	r2, fp
 8002594:	4b8e      	ldr	r3, [pc, #568]	@ (80027d0 <__aeabi_ddiv+0x618>)
 8002596:	401a      	ands	r2, r3
 8002598:	2380      	movs	r3, #128	@ 0x80
 800259a:	4693      	mov	fp, r2
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	4453      	add	r3, sl
 80025a0:	4a8c      	ldr	r2, [pc, #560]	@ (80027d4 <__aeabi_ddiv+0x61c>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	dd00      	ble.n	80025a8 <__aeabi_ddiv+0x3f0>
 80025a6:	e680      	b.n	80022aa <__aeabi_ddiv+0xf2>
 80025a8:	465a      	mov	r2, fp
 80025aa:	0752      	lsls	r2, r2, #29
 80025ac:	430a      	orrs	r2, r1
 80025ae:	4690      	mov	r8, r2
 80025b0:	465a      	mov	r2, fp
 80025b2:	055b      	lsls	r3, r3, #21
 80025b4:	0254      	lsls	r4, r2, #9
 80025b6:	0b24      	lsrs	r4, r4, #12
 80025b8:	0d5b      	lsrs	r3, r3, #21
 80025ba:	e669      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80025bc:	0035      	movs	r5, r6
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0db      	beq.n	800257a <__aeabi_ddiv+0x3c2>
 80025c2:	9d00      	ldr	r5, [sp, #0]
 80025c4:	1e51      	subs	r1, r2, #1
 80025c6:	46ac      	mov	ip, r5
 80025c8:	4464      	add	r4, ip
 80025ca:	42ac      	cmp	r4, r5
 80025cc:	d200      	bcs.n	80025d0 <__aeabi_ddiv+0x418>
 80025ce:	e09e      	b.n	800270e <__aeabi_ddiv+0x556>
 80025d0:	4284      	cmp	r4, r0
 80025d2:	d200      	bcs.n	80025d6 <__aeabi_ddiv+0x41e>
 80025d4:	e0e1      	b.n	800279a <__aeabi_ddiv+0x5e2>
 80025d6:	d100      	bne.n	80025da <__aeabi_ddiv+0x422>
 80025d8:	e0ee      	b.n	80027b8 <__aeabi_ddiv+0x600>
 80025da:	000a      	movs	r2, r1
 80025dc:	e7ca      	b.n	8002574 <__aeabi_ddiv+0x3bc>
 80025de:	4542      	cmp	r2, r8
 80025e0:	d900      	bls.n	80025e4 <__aeabi_ddiv+0x42c>
 80025e2:	e708      	b.n	80023f6 <__aeabi_ddiv+0x23e>
 80025e4:	464b      	mov	r3, r9
 80025e6:	07dc      	lsls	r4, r3, #31
 80025e8:	0858      	lsrs	r0, r3, #1
 80025ea:	4643      	mov	r3, r8
 80025ec:	085b      	lsrs	r3, r3, #1
 80025ee:	431c      	orrs	r4, r3
 80025f0:	4643      	mov	r3, r8
 80025f2:	07dd      	lsls	r5, r3, #31
 80025f4:	e706      	b.n	8002404 <__aeabi_ddiv+0x24c>
 80025f6:	f7fd ff9b 	bl	8000530 <__clzsi2>
 80025fa:	2315      	movs	r3, #21
 80025fc:	469c      	mov	ip, r3
 80025fe:	4484      	add	ip, r0
 8002600:	0002      	movs	r2, r0
 8002602:	4663      	mov	r3, ip
 8002604:	3220      	adds	r2, #32
 8002606:	2b1c      	cmp	r3, #28
 8002608:	dc00      	bgt.n	800260c <__aeabi_ddiv+0x454>
 800260a:	e692      	b.n	8002332 <__aeabi_ddiv+0x17a>
 800260c:	0023      	movs	r3, r4
 800260e:	3808      	subs	r0, #8
 8002610:	4083      	lsls	r3, r0
 8002612:	4699      	mov	r9, r3
 8002614:	2300      	movs	r3, #0
 8002616:	4698      	mov	r8, r3
 8002618:	e69a      	b.n	8002350 <__aeabi_ddiv+0x198>
 800261a:	f7fd ff89 	bl	8000530 <__clzsi2>
 800261e:	0002      	movs	r2, r0
 8002620:	0003      	movs	r3, r0
 8002622:	3215      	adds	r2, #21
 8002624:	3320      	adds	r3, #32
 8002626:	2a1c      	cmp	r2, #28
 8002628:	dc00      	bgt.n	800262c <__aeabi_ddiv+0x474>
 800262a:	e65f      	b.n	80022ec <__aeabi_ddiv+0x134>
 800262c:	9900      	ldr	r1, [sp, #0]
 800262e:	3808      	subs	r0, #8
 8002630:	4081      	lsls	r1, r0
 8002632:	2200      	movs	r2, #0
 8002634:	468b      	mov	fp, r1
 8002636:	e666      	b.n	8002306 <__aeabi_ddiv+0x14e>
 8002638:	2200      	movs	r2, #0
 800263a:	002e      	movs	r6, r5
 800263c:	2400      	movs	r4, #0
 800263e:	4690      	mov	r8, r2
 8002640:	4b65      	ldr	r3, [pc, #404]	@ (80027d8 <__aeabi_ddiv+0x620>)
 8002642:	e625      	b.n	8002290 <__aeabi_ddiv+0xd8>
 8002644:	002e      	movs	r6, r5
 8002646:	2101      	movs	r1, #1
 8002648:	1ac9      	subs	r1, r1, r3
 800264a:	2938      	cmp	r1, #56	@ 0x38
 800264c:	dd00      	ble.n	8002650 <__aeabi_ddiv+0x498>
 800264e:	e61b      	b.n	8002288 <__aeabi_ddiv+0xd0>
 8002650:	291f      	cmp	r1, #31
 8002652:	dc7e      	bgt.n	8002752 <__aeabi_ddiv+0x59a>
 8002654:	4861      	ldr	r0, [pc, #388]	@ (80027dc <__aeabi_ddiv+0x624>)
 8002656:	0014      	movs	r4, r2
 8002658:	4450      	add	r0, sl
 800265a:	465b      	mov	r3, fp
 800265c:	4082      	lsls	r2, r0
 800265e:	4083      	lsls	r3, r0
 8002660:	40cc      	lsrs	r4, r1
 8002662:	1e50      	subs	r0, r2, #1
 8002664:	4182      	sbcs	r2, r0
 8002666:	4323      	orrs	r3, r4
 8002668:	431a      	orrs	r2, r3
 800266a:	465b      	mov	r3, fp
 800266c:	40cb      	lsrs	r3, r1
 800266e:	0751      	lsls	r1, r2, #29
 8002670:	d009      	beq.n	8002686 <__aeabi_ddiv+0x4ce>
 8002672:	210f      	movs	r1, #15
 8002674:	4011      	ands	r1, r2
 8002676:	2904      	cmp	r1, #4
 8002678:	d005      	beq.n	8002686 <__aeabi_ddiv+0x4ce>
 800267a:	1d11      	adds	r1, r2, #4
 800267c:	4291      	cmp	r1, r2
 800267e:	4192      	sbcs	r2, r2
 8002680:	4252      	negs	r2, r2
 8002682:	189b      	adds	r3, r3, r2
 8002684:	000a      	movs	r2, r1
 8002686:	0219      	lsls	r1, r3, #8
 8002688:	d400      	bmi.n	800268c <__aeabi_ddiv+0x4d4>
 800268a:	e09b      	b.n	80027c4 <__aeabi_ddiv+0x60c>
 800268c:	2200      	movs	r2, #0
 800268e:	2301      	movs	r3, #1
 8002690:	2400      	movs	r4, #0
 8002692:	4690      	mov	r8, r2
 8002694:	e5fc      	b.n	8002290 <__aeabi_ddiv+0xd8>
 8002696:	210f      	movs	r1, #15
 8002698:	4011      	ands	r1, r2
 800269a:	2904      	cmp	r1, #4
 800269c:	d100      	bne.n	80026a0 <__aeabi_ddiv+0x4e8>
 800269e:	e773      	b.n	8002588 <__aeabi_ddiv+0x3d0>
 80026a0:	1d11      	adds	r1, r2, #4
 80026a2:	4291      	cmp	r1, r2
 80026a4:	4192      	sbcs	r2, r2
 80026a6:	4252      	negs	r2, r2
 80026a8:	002e      	movs	r6, r5
 80026aa:	08c9      	lsrs	r1, r1, #3
 80026ac:	4493      	add	fp, r2
 80026ae:	e76d      	b.n	800258c <__aeabi_ddiv+0x3d4>
 80026b0:	9b00      	ldr	r3, [sp, #0]
 80026b2:	3d01      	subs	r5, #1
 80026b4:	469c      	mov	ip, r3
 80026b6:	4461      	add	r1, ip
 80026b8:	428b      	cmp	r3, r1
 80026ba:	d900      	bls.n	80026be <__aeabi_ddiv+0x506>
 80026bc:	e72c      	b.n	8002518 <__aeabi_ddiv+0x360>
 80026be:	428a      	cmp	r2, r1
 80026c0:	d800      	bhi.n	80026c4 <__aeabi_ddiv+0x50c>
 80026c2:	e729      	b.n	8002518 <__aeabi_ddiv+0x360>
 80026c4:	1e85      	subs	r5, r0, #2
 80026c6:	4461      	add	r1, ip
 80026c8:	e726      	b.n	8002518 <__aeabi_ddiv+0x360>
 80026ca:	9900      	ldr	r1, [sp, #0]
 80026cc:	3b01      	subs	r3, #1
 80026ce:	468c      	mov	ip, r1
 80026d0:	4464      	add	r4, ip
 80026d2:	42a1      	cmp	r1, r4
 80026d4:	d900      	bls.n	80026d8 <__aeabi_ddiv+0x520>
 80026d6:	e72d      	b.n	8002534 <__aeabi_ddiv+0x37c>
 80026d8:	42a2      	cmp	r2, r4
 80026da:	d800      	bhi.n	80026de <__aeabi_ddiv+0x526>
 80026dc:	e72a      	b.n	8002534 <__aeabi_ddiv+0x37c>
 80026de:	1e83      	subs	r3, r0, #2
 80026e0:	4464      	add	r4, ip
 80026e2:	e727      	b.n	8002534 <__aeabi_ddiv+0x37c>
 80026e4:	4287      	cmp	r7, r0
 80026e6:	d000      	beq.n	80026ea <__aeabi_ddiv+0x532>
 80026e8:	e6fe      	b.n	80024e8 <__aeabi_ddiv+0x330>
 80026ea:	45a9      	cmp	r9, r5
 80026ec:	d900      	bls.n	80026f0 <__aeabi_ddiv+0x538>
 80026ee:	e6fb      	b.n	80024e8 <__aeabi_ddiv+0x330>
 80026f0:	e6f5      	b.n	80024de <__aeabi_ddiv+0x326>
 80026f2:	42a2      	cmp	r2, r4
 80026f4:	d800      	bhi.n	80026f8 <__aeabi_ddiv+0x540>
 80026f6:	e6b9      	b.n	800246c <__aeabi_ddiv+0x2b4>
 80026f8:	1e83      	subs	r3, r0, #2
 80026fa:	4464      	add	r4, ip
 80026fc:	e6b6      	b.n	800246c <__aeabi_ddiv+0x2b4>
 80026fe:	428a      	cmp	r2, r1
 8002700:	d800      	bhi.n	8002704 <__aeabi_ddiv+0x54c>
 8002702:	e69f      	b.n	8002444 <__aeabi_ddiv+0x28c>
 8002704:	46bc      	mov	ip, r7
 8002706:	1e83      	subs	r3, r0, #2
 8002708:	4698      	mov	r8, r3
 800270a:	4461      	add	r1, ip
 800270c:	e69a      	b.n	8002444 <__aeabi_ddiv+0x28c>
 800270e:	000a      	movs	r2, r1
 8002710:	4284      	cmp	r4, r0
 8002712:	d000      	beq.n	8002716 <__aeabi_ddiv+0x55e>
 8002714:	e72e      	b.n	8002574 <__aeabi_ddiv+0x3bc>
 8002716:	454b      	cmp	r3, r9
 8002718:	d000      	beq.n	800271c <__aeabi_ddiv+0x564>
 800271a:	e72b      	b.n	8002574 <__aeabi_ddiv+0x3bc>
 800271c:	0035      	movs	r5, r6
 800271e:	e72c      	b.n	800257a <__aeabi_ddiv+0x3c2>
 8002720:	4b2a      	ldr	r3, [pc, #168]	@ (80027cc <__aeabi_ddiv+0x614>)
 8002722:	4a2f      	ldr	r2, [pc, #188]	@ (80027e0 <__aeabi_ddiv+0x628>)
 8002724:	4453      	add	r3, sl
 8002726:	4592      	cmp	sl, r2
 8002728:	db43      	blt.n	80027b2 <__aeabi_ddiv+0x5fa>
 800272a:	2201      	movs	r2, #1
 800272c:	2100      	movs	r1, #0
 800272e:	4493      	add	fp, r2
 8002730:	e72c      	b.n	800258c <__aeabi_ddiv+0x3d4>
 8002732:	42ac      	cmp	r4, r5
 8002734:	d800      	bhi.n	8002738 <__aeabi_ddiv+0x580>
 8002736:	e6d7      	b.n	80024e8 <__aeabi_ddiv+0x330>
 8002738:	2302      	movs	r3, #2
 800273a:	425b      	negs	r3, r3
 800273c:	469c      	mov	ip, r3
 800273e:	9900      	ldr	r1, [sp, #0]
 8002740:	444d      	add	r5, r9
 8002742:	454d      	cmp	r5, r9
 8002744:	419b      	sbcs	r3, r3
 8002746:	44e3      	add	fp, ip
 8002748:	468c      	mov	ip, r1
 800274a:	425b      	negs	r3, r3
 800274c:	4463      	add	r3, ip
 800274e:	18c0      	adds	r0, r0, r3
 8002750:	e6cc      	b.n	80024ec <__aeabi_ddiv+0x334>
 8002752:	201f      	movs	r0, #31
 8002754:	4240      	negs	r0, r0
 8002756:	1ac3      	subs	r3, r0, r3
 8002758:	4658      	mov	r0, fp
 800275a:	40d8      	lsrs	r0, r3
 800275c:	2920      	cmp	r1, #32
 800275e:	d004      	beq.n	800276a <__aeabi_ddiv+0x5b2>
 8002760:	4659      	mov	r1, fp
 8002762:	4b20      	ldr	r3, [pc, #128]	@ (80027e4 <__aeabi_ddiv+0x62c>)
 8002764:	4453      	add	r3, sl
 8002766:	4099      	lsls	r1, r3
 8002768:	430a      	orrs	r2, r1
 800276a:	1e53      	subs	r3, r2, #1
 800276c:	419a      	sbcs	r2, r3
 800276e:	2307      	movs	r3, #7
 8002770:	0019      	movs	r1, r3
 8002772:	4302      	orrs	r2, r0
 8002774:	2400      	movs	r4, #0
 8002776:	4011      	ands	r1, r2
 8002778:	4213      	tst	r3, r2
 800277a:	d009      	beq.n	8002790 <__aeabi_ddiv+0x5d8>
 800277c:	3308      	adds	r3, #8
 800277e:	4013      	ands	r3, r2
 8002780:	2b04      	cmp	r3, #4
 8002782:	d01d      	beq.n	80027c0 <__aeabi_ddiv+0x608>
 8002784:	1d13      	adds	r3, r2, #4
 8002786:	4293      	cmp	r3, r2
 8002788:	4189      	sbcs	r1, r1
 800278a:	001a      	movs	r2, r3
 800278c:	4249      	negs	r1, r1
 800278e:	0749      	lsls	r1, r1, #29
 8002790:	08d2      	lsrs	r2, r2, #3
 8002792:	430a      	orrs	r2, r1
 8002794:	4690      	mov	r8, r2
 8002796:	2300      	movs	r3, #0
 8002798:	e57a      	b.n	8002290 <__aeabi_ddiv+0xd8>
 800279a:	4649      	mov	r1, r9
 800279c:	9f00      	ldr	r7, [sp, #0]
 800279e:	004d      	lsls	r5, r1, #1
 80027a0:	454d      	cmp	r5, r9
 80027a2:	4189      	sbcs	r1, r1
 80027a4:	46bc      	mov	ip, r7
 80027a6:	4249      	negs	r1, r1
 80027a8:	4461      	add	r1, ip
 80027aa:	46a9      	mov	r9, r5
 80027ac:	3a02      	subs	r2, #2
 80027ae:	1864      	adds	r4, r4, r1
 80027b0:	e7ae      	b.n	8002710 <__aeabi_ddiv+0x558>
 80027b2:	2201      	movs	r2, #1
 80027b4:	4252      	negs	r2, r2
 80027b6:	e746      	b.n	8002646 <__aeabi_ddiv+0x48e>
 80027b8:	4599      	cmp	r9, r3
 80027ba:	d3ee      	bcc.n	800279a <__aeabi_ddiv+0x5e2>
 80027bc:	000a      	movs	r2, r1
 80027be:	e7aa      	b.n	8002716 <__aeabi_ddiv+0x55e>
 80027c0:	2100      	movs	r1, #0
 80027c2:	e7e5      	b.n	8002790 <__aeabi_ddiv+0x5d8>
 80027c4:	0759      	lsls	r1, r3, #29
 80027c6:	025b      	lsls	r3, r3, #9
 80027c8:	0b1c      	lsrs	r4, r3, #12
 80027ca:	e7e1      	b.n	8002790 <__aeabi_ddiv+0x5d8>
 80027cc:	000003ff 	.word	0x000003ff
 80027d0:	feffffff 	.word	0xfeffffff
 80027d4:	000007fe 	.word	0x000007fe
 80027d8:	000007ff 	.word	0x000007ff
 80027dc:	0000041e 	.word	0x0000041e
 80027e0:	fffffc02 	.word	0xfffffc02
 80027e4:	0000043e 	.word	0x0000043e

080027e8 <__eqdf2>:
 80027e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027ea:	4657      	mov	r7, sl
 80027ec:	46de      	mov	lr, fp
 80027ee:	464e      	mov	r6, r9
 80027f0:	4645      	mov	r5, r8
 80027f2:	b5e0      	push	{r5, r6, r7, lr}
 80027f4:	000d      	movs	r5, r1
 80027f6:	0004      	movs	r4, r0
 80027f8:	0fe8      	lsrs	r0, r5, #31
 80027fa:	4683      	mov	fp, r0
 80027fc:	0309      	lsls	r1, r1, #12
 80027fe:	0fd8      	lsrs	r0, r3, #31
 8002800:	0b09      	lsrs	r1, r1, #12
 8002802:	4682      	mov	sl, r0
 8002804:	4819      	ldr	r0, [pc, #100]	@ (800286c <__eqdf2+0x84>)
 8002806:	468c      	mov	ip, r1
 8002808:	031f      	lsls	r7, r3, #12
 800280a:	0069      	lsls	r1, r5, #1
 800280c:	005e      	lsls	r6, r3, #1
 800280e:	0d49      	lsrs	r1, r1, #21
 8002810:	0b3f      	lsrs	r7, r7, #12
 8002812:	0d76      	lsrs	r6, r6, #21
 8002814:	4281      	cmp	r1, r0
 8002816:	d018      	beq.n	800284a <__eqdf2+0x62>
 8002818:	4286      	cmp	r6, r0
 800281a:	d00f      	beq.n	800283c <__eqdf2+0x54>
 800281c:	2001      	movs	r0, #1
 800281e:	42b1      	cmp	r1, r6
 8002820:	d10d      	bne.n	800283e <__eqdf2+0x56>
 8002822:	45bc      	cmp	ip, r7
 8002824:	d10b      	bne.n	800283e <__eqdf2+0x56>
 8002826:	4294      	cmp	r4, r2
 8002828:	d109      	bne.n	800283e <__eqdf2+0x56>
 800282a:	45d3      	cmp	fp, sl
 800282c:	d01c      	beq.n	8002868 <__eqdf2+0x80>
 800282e:	2900      	cmp	r1, #0
 8002830:	d105      	bne.n	800283e <__eqdf2+0x56>
 8002832:	4660      	mov	r0, ip
 8002834:	4320      	orrs	r0, r4
 8002836:	1e43      	subs	r3, r0, #1
 8002838:	4198      	sbcs	r0, r3
 800283a:	e000      	b.n	800283e <__eqdf2+0x56>
 800283c:	2001      	movs	r0, #1
 800283e:	bcf0      	pop	{r4, r5, r6, r7}
 8002840:	46bb      	mov	fp, r7
 8002842:	46b2      	mov	sl, r6
 8002844:	46a9      	mov	r9, r5
 8002846:	46a0      	mov	r8, r4
 8002848:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800284a:	2001      	movs	r0, #1
 800284c:	428e      	cmp	r6, r1
 800284e:	d1f6      	bne.n	800283e <__eqdf2+0x56>
 8002850:	4661      	mov	r1, ip
 8002852:	4339      	orrs	r1, r7
 8002854:	000f      	movs	r7, r1
 8002856:	4317      	orrs	r7, r2
 8002858:	4327      	orrs	r7, r4
 800285a:	d1f0      	bne.n	800283e <__eqdf2+0x56>
 800285c:	465b      	mov	r3, fp
 800285e:	4652      	mov	r2, sl
 8002860:	1a98      	subs	r0, r3, r2
 8002862:	1e43      	subs	r3, r0, #1
 8002864:	4198      	sbcs	r0, r3
 8002866:	e7ea      	b.n	800283e <__eqdf2+0x56>
 8002868:	2000      	movs	r0, #0
 800286a:	e7e8      	b.n	800283e <__eqdf2+0x56>
 800286c:	000007ff 	.word	0x000007ff

08002870 <__gedf2>:
 8002870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002872:	4657      	mov	r7, sl
 8002874:	464e      	mov	r6, r9
 8002876:	4645      	mov	r5, r8
 8002878:	46de      	mov	lr, fp
 800287a:	b5e0      	push	{r5, r6, r7, lr}
 800287c:	000d      	movs	r5, r1
 800287e:	030e      	lsls	r6, r1, #12
 8002880:	0049      	lsls	r1, r1, #1
 8002882:	0d49      	lsrs	r1, r1, #21
 8002884:	468a      	mov	sl, r1
 8002886:	0fdf      	lsrs	r7, r3, #31
 8002888:	0fe9      	lsrs	r1, r5, #31
 800288a:	46bc      	mov	ip, r7
 800288c:	b083      	sub	sp, #12
 800288e:	4f2f      	ldr	r7, [pc, #188]	@ (800294c <__gedf2+0xdc>)
 8002890:	0004      	movs	r4, r0
 8002892:	4680      	mov	r8, r0
 8002894:	9101      	str	r1, [sp, #4]
 8002896:	0058      	lsls	r0, r3, #1
 8002898:	0319      	lsls	r1, r3, #12
 800289a:	4691      	mov	r9, r2
 800289c:	0b36      	lsrs	r6, r6, #12
 800289e:	0b09      	lsrs	r1, r1, #12
 80028a0:	0d40      	lsrs	r0, r0, #21
 80028a2:	45ba      	cmp	sl, r7
 80028a4:	d01d      	beq.n	80028e2 <__gedf2+0x72>
 80028a6:	42b8      	cmp	r0, r7
 80028a8:	d00d      	beq.n	80028c6 <__gedf2+0x56>
 80028aa:	4657      	mov	r7, sl
 80028ac:	2f00      	cmp	r7, #0
 80028ae:	d12a      	bne.n	8002906 <__gedf2+0x96>
 80028b0:	4334      	orrs	r4, r6
 80028b2:	2800      	cmp	r0, #0
 80028b4:	d124      	bne.n	8002900 <__gedf2+0x90>
 80028b6:	430a      	orrs	r2, r1
 80028b8:	d036      	beq.n	8002928 <__gedf2+0xb8>
 80028ba:	2c00      	cmp	r4, #0
 80028bc:	d141      	bne.n	8002942 <__gedf2+0xd2>
 80028be:	4663      	mov	r3, ip
 80028c0:	0058      	lsls	r0, r3, #1
 80028c2:	3801      	subs	r0, #1
 80028c4:	e015      	b.n	80028f2 <__gedf2+0x82>
 80028c6:	4311      	orrs	r1, r2
 80028c8:	d138      	bne.n	800293c <__gedf2+0xcc>
 80028ca:	4653      	mov	r3, sl
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d101      	bne.n	80028d4 <__gedf2+0x64>
 80028d0:	4326      	orrs	r6, r4
 80028d2:	d0f4      	beq.n	80028be <__gedf2+0x4e>
 80028d4:	9b01      	ldr	r3, [sp, #4]
 80028d6:	4563      	cmp	r3, ip
 80028d8:	d107      	bne.n	80028ea <__gedf2+0x7a>
 80028da:	9b01      	ldr	r3, [sp, #4]
 80028dc:	0058      	lsls	r0, r3, #1
 80028de:	3801      	subs	r0, #1
 80028e0:	e007      	b.n	80028f2 <__gedf2+0x82>
 80028e2:	4326      	orrs	r6, r4
 80028e4:	d12a      	bne.n	800293c <__gedf2+0xcc>
 80028e6:	4550      	cmp	r0, sl
 80028e8:	d021      	beq.n	800292e <__gedf2+0xbe>
 80028ea:	2001      	movs	r0, #1
 80028ec:	9b01      	ldr	r3, [sp, #4]
 80028ee:	425f      	negs	r7, r3
 80028f0:	4338      	orrs	r0, r7
 80028f2:	b003      	add	sp, #12
 80028f4:	bcf0      	pop	{r4, r5, r6, r7}
 80028f6:	46bb      	mov	fp, r7
 80028f8:	46b2      	mov	sl, r6
 80028fa:	46a9      	mov	r9, r5
 80028fc:	46a0      	mov	r8, r4
 80028fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002900:	2c00      	cmp	r4, #0
 8002902:	d0dc      	beq.n	80028be <__gedf2+0x4e>
 8002904:	e7e6      	b.n	80028d4 <__gedf2+0x64>
 8002906:	2800      	cmp	r0, #0
 8002908:	d0ef      	beq.n	80028ea <__gedf2+0x7a>
 800290a:	9b01      	ldr	r3, [sp, #4]
 800290c:	4563      	cmp	r3, ip
 800290e:	d1ec      	bne.n	80028ea <__gedf2+0x7a>
 8002910:	4582      	cmp	sl, r0
 8002912:	dcea      	bgt.n	80028ea <__gedf2+0x7a>
 8002914:	dbe1      	blt.n	80028da <__gedf2+0x6a>
 8002916:	428e      	cmp	r6, r1
 8002918:	d8e7      	bhi.n	80028ea <__gedf2+0x7a>
 800291a:	d1de      	bne.n	80028da <__gedf2+0x6a>
 800291c:	45c8      	cmp	r8, r9
 800291e:	d8e4      	bhi.n	80028ea <__gedf2+0x7a>
 8002920:	2000      	movs	r0, #0
 8002922:	45c8      	cmp	r8, r9
 8002924:	d2e5      	bcs.n	80028f2 <__gedf2+0x82>
 8002926:	e7d8      	b.n	80028da <__gedf2+0x6a>
 8002928:	2c00      	cmp	r4, #0
 800292a:	d0e2      	beq.n	80028f2 <__gedf2+0x82>
 800292c:	e7dd      	b.n	80028ea <__gedf2+0x7a>
 800292e:	4311      	orrs	r1, r2
 8002930:	d104      	bne.n	800293c <__gedf2+0xcc>
 8002932:	9b01      	ldr	r3, [sp, #4]
 8002934:	4563      	cmp	r3, ip
 8002936:	d1d8      	bne.n	80028ea <__gedf2+0x7a>
 8002938:	2000      	movs	r0, #0
 800293a:	e7da      	b.n	80028f2 <__gedf2+0x82>
 800293c:	2002      	movs	r0, #2
 800293e:	4240      	negs	r0, r0
 8002940:	e7d7      	b.n	80028f2 <__gedf2+0x82>
 8002942:	9b01      	ldr	r3, [sp, #4]
 8002944:	4563      	cmp	r3, ip
 8002946:	d0e6      	beq.n	8002916 <__gedf2+0xa6>
 8002948:	e7cf      	b.n	80028ea <__gedf2+0x7a>
 800294a:	46c0      	nop			@ (mov r8, r8)
 800294c:	000007ff 	.word	0x000007ff

08002950 <__ledf2>:
 8002950:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002952:	4657      	mov	r7, sl
 8002954:	464e      	mov	r6, r9
 8002956:	4645      	mov	r5, r8
 8002958:	46de      	mov	lr, fp
 800295a:	b5e0      	push	{r5, r6, r7, lr}
 800295c:	000d      	movs	r5, r1
 800295e:	030e      	lsls	r6, r1, #12
 8002960:	0049      	lsls	r1, r1, #1
 8002962:	0d49      	lsrs	r1, r1, #21
 8002964:	468a      	mov	sl, r1
 8002966:	0fdf      	lsrs	r7, r3, #31
 8002968:	0fe9      	lsrs	r1, r5, #31
 800296a:	46bc      	mov	ip, r7
 800296c:	b083      	sub	sp, #12
 800296e:	4f2e      	ldr	r7, [pc, #184]	@ (8002a28 <__ledf2+0xd8>)
 8002970:	0004      	movs	r4, r0
 8002972:	4680      	mov	r8, r0
 8002974:	9101      	str	r1, [sp, #4]
 8002976:	0058      	lsls	r0, r3, #1
 8002978:	0319      	lsls	r1, r3, #12
 800297a:	4691      	mov	r9, r2
 800297c:	0b36      	lsrs	r6, r6, #12
 800297e:	0b09      	lsrs	r1, r1, #12
 8002980:	0d40      	lsrs	r0, r0, #21
 8002982:	45ba      	cmp	sl, r7
 8002984:	d01e      	beq.n	80029c4 <__ledf2+0x74>
 8002986:	42b8      	cmp	r0, r7
 8002988:	d00d      	beq.n	80029a6 <__ledf2+0x56>
 800298a:	4657      	mov	r7, sl
 800298c:	2f00      	cmp	r7, #0
 800298e:	d127      	bne.n	80029e0 <__ledf2+0x90>
 8002990:	4334      	orrs	r4, r6
 8002992:	2800      	cmp	r0, #0
 8002994:	d133      	bne.n	80029fe <__ledf2+0xae>
 8002996:	430a      	orrs	r2, r1
 8002998:	d034      	beq.n	8002a04 <__ledf2+0xb4>
 800299a:	2c00      	cmp	r4, #0
 800299c:	d140      	bne.n	8002a20 <__ledf2+0xd0>
 800299e:	4663      	mov	r3, ip
 80029a0:	0058      	lsls	r0, r3, #1
 80029a2:	3801      	subs	r0, #1
 80029a4:	e015      	b.n	80029d2 <__ledf2+0x82>
 80029a6:	4311      	orrs	r1, r2
 80029a8:	d112      	bne.n	80029d0 <__ledf2+0x80>
 80029aa:	4653      	mov	r3, sl
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <__ledf2+0x64>
 80029b0:	4326      	orrs	r6, r4
 80029b2:	d0f4      	beq.n	800299e <__ledf2+0x4e>
 80029b4:	9b01      	ldr	r3, [sp, #4]
 80029b6:	4563      	cmp	r3, ip
 80029b8:	d01d      	beq.n	80029f6 <__ledf2+0xa6>
 80029ba:	2001      	movs	r0, #1
 80029bc:	9b01      	ldr	r3, [sp, #4]
 80029be:	425f      	negs	r7, r3
 80029c0:	4338      	orrs	r0, r7
 80029c2:	e006      	b.n	80029d2 <__ledf2+0x82>
 80029c4:	4326      	orrs	r6, r4
 80029c6:	d103      	bne.n	80029d0 <__ledf2+0x80>
 80029c8:	4550      	cmp	r0, sl
 80029ca:	d1f6      	bne.n	80029ba <__ledf2+0x6a>
 80029cc:	4311      	orrs	r1, r2
 80029ce:	d01c      	beq.n	8002a0a <__ledf2+0xba>
 80029d0:	2002      	movs	r0, #2
 80029d2:	b003      	add	sp, #12
 80029d4:	bcf0      	pop	{r4, r5, r6, r7}
 80029d6:	46bb      	mov	fp, r7
 80029d8:	46b2      	mov	sl, r6
 80029da:	46a9      	mov	r9, r5
 80029dc:	46a0      	mov	r8, r4
 80029de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029e0:	2800      	cmp	r0, #0
 80029e2:	d0ea      	beq.n	80029ba <__ledf2+0x6a>
 80029e4:	9b01      	ldr	r3, [sp, #4]
 80029e6:	4563      	cmp	r3, ip
 80029e8:	d1e7      	bne.n	80029ba <__ledf2+0x6a>
 80029ea:	4582      	cmp	sl, r0
 80029ec:	dce5      	bgt.n	80029ba <__ledf2+0x6a>
 80029ee:	db02      	blt.n	80029f6 <__ledf2+0xa6>
 80029f0:	428e      	cmp	r6, r1
 80029f2:	d8e2      	bhi.n	80029ba <__ledf2+0x6a>
 80029f4:	d00e      	beq.n	8002a14 <__ledf2+0xc4>
 80029f6:	9b01      	ldr	r3, [sp, #4]
 80029f8:	0058      	lsls	r0, r3, #1
 80029fa:	3801      	subs	r0, #1
 80029fc:	e7e9      	b.n	80029d2 <__ledf2+0x82>
 80029fe:	2c00      	cmp	r4, #0
 8002a00:	d0cd      	beq.n	800299e <__ledf2+0x4e>
 8002a02:	e7d7      	b.n	80029b4 <__ledf2+0x64>
 8002a04:	2c00      	cmp	r4, #0
 8002a06:	d0e4      	beq.n	80029d2 <__ledf2+0x82>
 8002a08:	e7d7      	b.n	80029ba <__ledf2+0x6a>
 8002a0a:	9b01      	ldr	r3, [sp, #4]
 8002a0c:	2000      	movs	r0, #0
 8002a0e:	4563      	cmp	r3, ip
 8002a10:	d0df      	beq.n	80029d2 <__ledf2+0x82>
 8002a12:	e7d2      	b.n	80029ba <__ledf2+0x6a>
 8002a14:	45c8      	cmp	r8, r9
 8002a16:	d8d0      	bhi.n	80029ba <__ledf2+0x6a>
 8002a18:	2000      	movs	r0, #0
 8002a1a:	45c8      	cmp	r8, r9
 8002a1c:	d2d9      	bcs.n	80029d2 <__ledf2+0x82>
 8002a1e:	e7ea      	b.n	80029f6 <__ledf2+0xa6>
 8002a20:	9b01      	ldr	r3, [sp, #4]
 8002a22:	4563      	cmp	r3, ip
 8002a24:	d0e4      	beq.n	80029f0 <__ledf2+0xa0>
 8002a26:	e7c8      	b.n	80029ba <__ledf2+0x6a>
 8002a28:	000007ff 	.word	0x000007ff

08002a2c <__aeabi_dmul>:
 8002a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a2e:	4657      	mov	r7, sl
 8002a30:	464e      	mov	r6, r9
 8002a32:	46de      	mov	lr, fp
 8002a34:	4645      	mov	r5, r8
 8002a36:	b5e0      	push	{r5, r6, r7, lr}
 8002a38:	001f      	movs	r7, r3
 8002a3a:	030b      	lsls	r3, r1, #12
 8002a3c:	0b1b      	lsrs	r3, r3, #12
 8002a3e:	0016      	movs	r6, r2
 8002a40:	469a      	mov	sl, r3
 8002a42:	0fca      	lsrs	r2, r1, #31
 8002a44:	004b      	lsls	r3, r1, #1
 8002a46:	0004      	movs	r4, r0
 8002a48:	4691      	mov	r9, r2
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	0d5b      	lsrs	r3, r3, #21
 8002a4e:	d100      	bne.n	8002a52 <__aeabi_dmul+0x26>
 8002a50:	e1cf      	b.n	8002df2 <__aeabi_dmul+0x3c6>
 8002a52:	4acd      	ldr	r2, [pc, #820]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d055      	beq.n	8002b04 <__aeabi_dmul+0xd8>
 8002a58:	4651      	mov	r1, sl
 8002a5a:	0f42      	lsrs	r2, r0, #29
 8002a5c:	00c9      	lsls	r1, r1, #3
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	2180      	movs	r1, #128	@ 0x80
 8002a62:	0409      	lsls	r1, r1, #16
 8002a64:	4311      	orrs	r1, r2
 8002a66:	00c2      	lsls	r2, r0, #3
 8002a68:	4690      	mov	r8, r2
 8002a6a:	4ac8      	ldr	r2, [pc, #800]	@ (8002d8c <__aeabi_dmul+0x360>)
 8002a6c:	468a      	mov	sl, r1
 8002a6e:	4693      	mov	fp, r2
 8002a70:	449b      	add	fp, r3
 8002a72:	2300      	movs	r3, #0
 8002a74:	2500      	movs	r5, #0
 8002a76:	9302      	str	r3, [sp, #8]
 8002a78:	033c      	lsls	r4, r7, #12
 8002a7a:	007b      	lsls	r3, r7, #1
 8002a7c:	0ffa      	lsrs	r2, r7, #31
 8002a7e:	9601      	str	r6, [sp, #4]
 8002a80:	0b24      	lsrs	r4, r4, #12
 8002a82:	0d5b      	lsrs	r3, r3, #21
 8002a84:	9200      	str	r2, [sp, #0]
 8002a86:	d100      	bne.n	8002a8a <__aeabi_dmul+0x5e>
 8002a88:	e188      	b.n	8002d9c <__aeabi_dmul+0x370>
 8002a8a:	4abf      	ldr	r2, [pc, #764]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d100      	bne.n	8002a92 <__aeabi_dmul+0x66>
 8002a90:	e092      	b.n	8002bb8 <__aeabi_dmul+0x18c>
 8002a92:	4abe      	ldr	r2, [pc, #760]	@ (8002d8c <__aeabi_dmul+0x360>)
 8002a94:	4694      	mov	ip, r2
 8002a96:	4463      	add	r3, ip
 8002a98:	449b      	add	fp, r3
 8002a9a:	2d0a      	cmp	r5, #10
 8002a9c:	dc42      	bgt.n	8002b24 <__aeabi_dmul+0xf8>
 8002a9e:	00e4      	lsls	r4, r4, #3
 8002aa0:	0f73      	lsrs	r3, r6, #29
 8002aa2:	4323      	orrs	r3, r4
 8002aa4:	2480      	movs	r4, #128	@ 0x80
 8002aa6:	4649      	mov	r1, r9
 8002aa8:	0424      	lsls	r4, r4, #16
 8002aaa:	431c      	orrs	r4, r3
 8002aac:	00f3      	lsls	r3, r6, #3
 8002aae:	9301      	str	r3, [sp, #4]
 8002ab0:	9b00      	ldr	r3, [sp, #0]
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	4059      	eors	r1, r3
 8002ab6:	b2cb      	uxtb	r3, r1
 8002ab8:	9303      	str	r3, [sp, #12]
 8002aba:	2d02      	cmp	r5, #2
 8002abc:	dc00      	bgt.n	8002ac0 <__aeabi_dmul+0x94>
 8002abe:	e094      	b.n	8002bea <__aeabi_dmul+0x1be>
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	40ab      	lsls	r3, r5
 8002ac4:	001d      	movs	r5, r3
 8002ac6:	23a6      	movs	r3, #166	@ 0xa6
 8002ac8:	002a      	movs	r2, r5
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	401a      	ands	r2, r3
 8002ace:	421d      	tst	r5, r3
 8002ad0:	d000      	beq.n	8002ad4 <__aeabi_dmul+0xa8>
 8002ad2:	e229      	b.n	8002f28 <__aeabi_dmul+0x4fc>
 8002ad4:	2390      	movs	r3, #144	@ 0x90
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	421d      	tst	r5, r3
 8002ada:	d100      	bne.n	8002ade <__aeabi_dmul+0xb2>
 8002adc:	e24d      	b.n	8002f7a <__aeabi_dmul+0x54e>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	2480      	movs	r4, #128	@ 0x80
 8002ae2:	4699      	mov	r9, r3
 8002ae4:	0324      	lsls	r4, r4, #12
 8002ae6:	4ba8      	ldr	r3, [pc, #672]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002ae8:	0010      	movs	r0, r2
 8002aea:	464a      	mov	r2, r9
 8002aec:	051b      	lsls	r3, r3, #20
 8002aee:	4323      	orrs	r3, r4
 8002af0:	07d2      	lsls	r2, r2, #31
 8002af2:	4313      	orrs	r3, r2
 8002af4:	0019      	movs	r1, r3
 8002af6:	b005      	add	sp, #20
 8002af8:	bcf0      	pop	{r4, r5, r6, r7}
 8002afa:	46bb      	mov	fp, r7
 8002afc:	46b2      	mov	sl, r6
 8002afe:	46a9      	mov	r9, r5
 8002b00:	46a0      	mov	r8, r4
 8002b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b04:	4652      	mov	r2, sl
 8002b06:	4302      	orrs	r2, r0
 8002b08:	4690      	mov	r8, r2
 8002b0a:	d000      	beq.n	8002b0e <__aeabi_dmul+0xe2>
 8002b0c:	e1ac      	b.n	8002e68 <__aeabi_dmul+0x43c>
 8002b0e:	469b      	mov	fp, r3
 8002b10:	2302      	movs	r3, #2
 8002b12:	4692      	mov	sl, r2
 8002b14:	2508      	movs	r5, #8
 8002b16:	9302      	str	r3, [sp, #8]
 8002b18:	e7ae      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002b1a:	9b00      	ldr	r3, [sp, #0]
 8002b1c:	46a2      	mov	sl, r4
 8002b1e:	4699      	mov	r9, r3
 8002b20:	9b01      	ldr	r3, [sp, #4]
 8002b22:	4698      	mov	r8, r3
 8002b24:	9b02      	ldr	r3, [sp, #8]
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d100      	bne.n	8002b2c <__aeabi_dmul+0x100>
 8002b2a:	e1ca      	b.n	8002ec2 <__aeabi_dmul+0x496>
 8002b2c:	2b03      	cmp	r3, #3
 8002b2e:	d100      	bne.n	8002b32 <__aeabi_dmul+0x106>
 8002b30:	e192      	b.n	8002e58 <__aeabi_dmul+0x42c>
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d110      	bne.n	8002b58 <__aeabi_dmul+0x12c>
 8002b36:	2300      	movs	r3, #0
 8002b38:	2400      	movs	r4, #0
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	e7d4      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002b3e:	2201      	movs	r2, #1
 8002b40:	087b      	lsrs	r3, r7, #1
 8002b42:	403a      	ands	r2, r7
 8002b44:	4313      	orrs	r3, r2
 8002b46:	4652      	mov	r2, sl
 8002b48:	07d2      	lsls	r2, r2, #31
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	4698      	mov	r8, r3
 8002b4e:	4653      	mov	r3, sl
 8002b50:	085b      	lsrs	r3, r3, #1
 8002b52:	469a      	mov	sl, r3
 8002b54:	9b03      	ldr	r3, [sp, #12]
 8002b56:	4699      	mov	r9, r3
 8002b58:	465b      	mov	r3, fp
 8002b5a:	1c58      	adds	r0, r3, #1
 8002b5c:	2380      	movs	r3, #128	@ 0x80
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	445b      	add	r3, fp
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	dc00      	bgt.n	8002b68 <__aeabi_dmul+0x13c>
 8002b66:	e1b1      	b.n	8002ecc <__aeabi_dmul+0x4a0>
 8002b68:	4642      	mov	r2, r8
 8002b6a:	0752      	lsls	r2, r2, #29
 8002b6c:	d00b      	beq.n	8002b86 <__aeabi_dmul+0x15a>
 8002b6e:	220f      	movs	r2, #15
 8002b70:	4641      	mov	r1, r8
 8002b72:	400a      	ands	r2, r1
 8002b74:	2a04      	cmp	r2, #4
 8002b76:	d006      	beq.n	8002b86 <__aeabi_dmul+0x15a>
 8002b78:	4642      	mov	r2, r8
 8002b7a:	1d11      	adds	r1, r2, #4
 8002b7c:	4541      	cmp	r1, r8
 8002b7e:	4192      	sbcs	r2, r2
 8002b80:	4688      	mov	r8, r1
 8002b82:	4252      	negs	r2, r2
 8002b84:	4492      	add	sl, r2
 8002b86:	4652      	mov	r2, sl
 8002b88:	01d2      	lsls	r2, r2, #7
 8002b8a:	d506      	bpl.n	8002b9a <__aeabi_dmul+0x16e>
 8002b8c:	4652      	mov	r2, sl
 8002b8e:	4b80      	ldr	r3, [pc, #512]	@ (8002d90 <__aeabi_dmul+0x364>)
 8002b90:	401a      	ands	r2, r3
 8002b92:	2380      	movs	r3, #128	@ 0x80
 8002b94:	4692      	mov	sl, r2
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	18c3      	adds	r3, r0, r3
 8002b9a:	4a7e      	ldr	r2, [pc, #504]	@ (8002d94 <__aeabi_dmul+0x368>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	dd00      	ble.n	8002ba2 <__aeabi_dmul+0x176>
 8002ba0:	e18f      	b.n	8002ec2 <__aeabi_dmul+0x496>
 8002ba2:	4642      	mov	r2, r8
 8002ba4:	08d1      	lsrs	r1, r2, #3
 8002ba6:	4652      	mov	r2, sl
 8002ba8:	0752      	lsls	r2, r2, #29
 8002baa:	430a      	orrs	r2, r1
 8002bac:	4651      	mov	r1, sl
 8002bae:	055b      	lsls	r3, r3, #21
 8002bb0:	024c      	lsls	r4, r1, #9
 8002bb2:	0b24      	lsrs	r4, r4, #12
 8002bb4:	0d5b      	lsrs	r3, r3, #21
 8002bb6:	e797      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002bb8:	4b73      	ldr	r3, [pc, #460]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002bba:	4326      	orrs	r6, r4
 8002bbc:	469c      	mov	ip, r3
 8002bbe:	44e3      	add	fp, ip
 8002bc0:	2e00      	cmp	r6, #0
 8002bc2:	d100      	bne.n	8002bc6 <__aeabi_dmul+0x19a>
 8002bc4:	e16f      	b.n	8002ea6 <__aeabi_dmul+0x47a>
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	4649      	mov	r1, r9
 8002bca:	431d      	orrs	r5, r3
 8002bcc:	9b00      	ldr	r3, [sp, #0]
 8002bce:	4059      	eors	r1, r3
 8002bd0:	b2cb      	uxtb	r3, r1
 8002bd2:	9303      	str	r3, [sp, #12]
 8002bd4:	2d0a      	cmp	r5, #10
 8002bd6:	dd00      	ble.n	8002bda <__aeabi_dmul+0x1ae>
 8002bd8:	e133      	b.n	8002e42 <__aeabi_dmul+0x416>
 8002bda:	2301      	movs	r3, #1
 8002bdc:	40ab      	lsls	r3, r5
 8002bde:	001d      	movs	r5, r3
 8002be0:	2303      	movs	r3, #3
 8002be2:	9302      	str	r3, [sp, #8]
 8002be4:	2288      	movs	r2, #136	@ 0x88
 8002be6:	422a      	tst	r2, r5
 8002be8:	d197      	bne.n	8002b1a <__aeabi_dmul+0xee>
 8002bea:	4642      	mov	r2, r8
 8002bec:	4643      	mov	r3, r8
 8002bee:	0412      	lsls	r2, r2, #16
 8002bf0:	0c12      	lsrs	r2, r2, #16
 8002bf2:	0016      	movs	r6, r2
 8002bf4:	9801      	ldr	r0, [sp, #4]
 8002bf6:	0c1d      	lsrs	r5, r3, #16
 8002bf8:	0c03      	lsrs	r3, r0, #16
 8002bfa:	0400      	lsls	r0, r0, #16
 8002bfc:	0c00      	lsrs	r0, r0, #16
 8002bfe:	4346      	muls	r6, r0
 8002c00:	46b4      	mov	ip, r6
 8002c02:	001e      	movs	r6, r3
 8002c04:	436e      	muls	r6, r5
 8002c06:	9600      	str	r6, [sp, #0]
 8002c08:	0016      	movs	r6, r2
 8002c0a:	0007      	movs	r7, r0
 8002c0c:	435e      	muls	r6, r3
 8002c0e:	4661      	mov	r1, ip
 8002c10:	46b0      	mov	r8, r6
 8002c12:	436f      	muls	r7, r5
 8002c14:	0c0e      	lsrs	r6, r1, #16
 8002c16:	44b8      	add	r8, r7
 8002c18:	4446      	add	r6, r8
 8002c1a:	42b7      	cmp	r7, r6
 8002c1c:	d905      	bls.n	8002c2a <__aeabi_dmul+0x1fe>
 8002c1e:	2180      	movs	r1, #128	@ 0x80
 8002c20:	0249      	lsls	r1, r1, #9
 8002c22:	4688      	mov	r8, r1
 8002c24:	9f00      	ldr	r7, [sp, #0]
 8002c26:	4447      	add	r7, r8
 8002c28:	9700      	str	r7, [sp, #0]
 8002c2a:	4661      	mov	r1, ip
 8002c2c:	0409      	lsls	r1, r1, #16
 8002c2e:	0c09      	lsrs	r1, r1, #16
 8002c30:	0c37      	lsrs	r7, r6, #16
 8002c32:	0436      	lsls	r6, r6, #16
 8002c34:	468c      	mov	ip, r1
 8002c36:	0031      	movs	r1, r6
 8002c38:	4461      	add	r1, ip
 8002c3a:	9101      	str	r1, [sp, #4]
 8002c3c:	0011      	movs	r1, r2
 8002c3e:	0c26      	lsrs	r6, r4, #16
 8002c40:	0424      	lsls	r4, r4, #16
 8002c42:	0c24      	lsrs	r4, r4, #16
 8002c44:	4361      	muls	r1, r4
 8002c46:	468c      	mov	ip, r1
 8002c48:	0021      	movs	r1, r4
 8002c4a:	4369      	muls	r1, r5
 8002c4c:	4689      	mov	r9, r1
 8002c4e:	4661      	mov	r1, ip
 8002c50:	0c09      	lsrs	r1, r1, #16
 8002c52:	4688      	mov	r8, r1
 8002c54:	4372      	muls	r2, r6
 8002c56:	444a      	add	r2, r9
 8002c58:	4442      	add	r2, r8
 8002c5a:	4375      	muls	r5, r6
 8002c5c:	4591      	cmp	r9, r2
 8002c5e:	d903      	bls.n	8002c68 <__aeabi_dmul+0x23c>
 8002c60:	2180      	movs	r1, #128	@ 0x80
 8002c62:	0249      	lsls	r1, r1, #9
 8002c64:	4688      	mov	r8, r1
 8002c66:	4445      	add	r5, r8
 8002c68:	0c11      	lsrs	r1, r2, #16
 8002c6a:	4688      	mov	r8, r1
 8002c6c:	4661      	mov	r1, ip
 8002c6e:	0409      	lsls	r1, r1, #16
 8002c70:	0c09      	lsrs	r1, r1, #16
 8002c72:	468c      	mov	ip, r1
 8002c74:	0412      	lsls	r2, r2, #16
 8002c76:	4462      	add	r2, ip
 8002c78:	18b9      	adds	r1, r7, r2
 8002c7a:	9102      	str	r1, [sp, #8]
 8002c7c:	4651      	mov	r1, sl
 8002c7e:	0c09      	lsrs	r1, r1, #16
 8002c80:	468c      	mov	ip, r1
 8002c82:	4651      	mov	r1, sl
 8002c84:	040f      	lsls	r7, r1, #16
 8002c86:	0c3f      	lsrs	r7, r7, #16
 8002c88:	0039      	movs	r1, r7
 8002c8a:	4341      	muls	r1, r0
 8002c8c:	4445      	add	r5, r8
 8002c8e:	4688      	mov	r8, r1
 8002c90:	4661      	mov	r1, ip
 8002c92:	4341      	muls	r1, r0
 8002c94:	468a      	mov	sl, r1
 8002c96:	4641      	mov	r1, r8
 8002c98:	4660      	mov	r0, ip
 8002c9a:	0c09      	lsrs	r1, r1, #16
 8002c9c:	4689      	mov	r9, r1
 8002c9e:	4358      	muls	r0, r3
 8002ca0:	437b      	muls	r3, r7
 8002ca2:	4453      	add	r3, sl
 8002ca4:	444b      	add	r3, r9
 8002ca6:	459a      	cmp	sl, r3
 8002ca8:	d903      	bls.n	8002cb2 <__aeabi_dmul+0x286>
 8002caa:	2180      	movs	r1, #128	@ 0x80
 8002cac:	0249      	lsls	r1, r1, #9
 8002cae:	4689      	mov	r9, r1
 8002cb0:	4448      	add	r0, r9
 8002cb2:	0c19      	lsrs	r1, r3, #16
 8002cb4:	4689      	mov	r9, r1
 8002cb6:	4641      	mov	r1, r8
 8002cb8:	0409      	lsls	r1, r1, #16
 8002cba:	0c09      	lsrs	r1, r1, #16
 8002cbc:	4688      	mov	r8, r1
 8002cbe:	0039      	movs	r1, r7
 8002cc0:	4361      	muls	r1, r4
 8002cc2:	041b      	lsls	r3, r3, #16
 8002cc4:	4443      	add	r3, r8
 8002cc6:	4688      	mov	r8, r1
 8002cc8:	4661      	mov	r1, ip
 8002cca:	434c      	muls	r4, r1
 8002ccc:	4371      	muls	r1, r6
 8002cce:	468c      	mov	ip, r1
 8002cd0:	4641      	mov	r1, r8
 8002cd2:	4377      	muls	r7, r6
 8002cd4:	0c0e      	lsrs	r6, r1, #16
 8002cd6:	193f      	adds	r7, r7, r4
 8002cd8:	19f6      	adds	r6, r6, r7
 8002cda:	4448      	add	r0, r9
 8002cdc:	42b4      	cmp	r4, r6
 8002cde:	d903      	bls.n	8002ce8 <__aeabi_dmul+0x2bc>
 8002ce0:	2180      	movs	r1, #128	@ 0x80
 8002ce2:	0249      	lsls	r1, r1, #9
 8002ce4:	4689      	mov	r9, r1
 8002ce6:	44cc      	add	ip, r9
 8002ce8:	9902      	ldr	r1, [sp, #8]
 8002cea:	9f00      	ldr	r7, [sp, #0]
 8002cec:	4689      	mov	r9, r1
 8002cee:	0431      	lsls	r1, r6, #16
 8002cf0:	444f      	add	r7, r9
 8002cf2:	4689      	mov	r9, r1
 8002cf4:	4641      	mov	r1, r8
 8002cf6:	4297      	cmp	r7, r2
 8002cf8:	4192      	sbcs	r2, r2
 8002cfa:	040c      	lsls	r4, r1, #16
 8002cfc:	0c24      	lsrs	r4, r4, #16
 8002cfe:	444c      	add	r4, r9
 8002d00:	18ff      	adds	r7, r7, r3
 8002d02:	4252      	negs	r2, r2
 8002d04:	1964      	adds	r4, r4, r5
 8002d06:	18a1      	adds	r1, r4, r2
 8002d08:	429f      	cmp	r7, r3
 8002d0a:	419b      	sbcs	r3, r3
 8002d0c:	4688      	mov	r8, r1
 8002d0e:	4682      	mov	sl, r0
 8002d10:	425b      	negs	r3, r3
 8002d12:	4699      	mov	r9, r3
 8002d14:	4590      	cmp	r8, r2
 8002d16:	4192      	sbcs	r2, r2
 8002d18:	42ac      	cmp	r4, r5
 8002d1a:	41a4      	sbcs	r4, r4
 8002d1c:	44c2      	add	sl, r8
 8002d1e:	44d1      	add	r9, sl
 8002d20:	4252      	negs	r2, r2
 8002d22:	4264      	negs	r4, r4
 8002d24:	4314      	orrs	r4, r2
 8002d26:	4599      	cmp	r9, r3
 8002d28:	419b      	sbcs	r3, r3
 8002d2a:	4582      	cmp	sl, r0
 8002d2c:	4192      	sbcs	r2, r2
 8002d2e:	425b      	negs	r3, r3
 8002d30:	4252      	negs	r2, r2
 8002d32:	4313      	orrs	r3, r2
 8002d34:	464a      	mov	r2, r9
 8002d36:	0c36      	lsrs	r6, r6, #16
 8002d38:	19a4      	adds	r4, r4, r6
 8002d3a:	18e3      	adds	r3, r4, r3
 8002d3c:	4463      	add	r3, ip
 8002d3e:	025b      	lsls	r3, r3, #9
 8002d40:	0dd2      	lsrs	r2, r2, #23
 8002d42:	431a      	orrs	r2, r3
 8002d44:	9901      	ldr	r1, [sp, #4]
 8002d46:	4692      	mov	sl, r2
 8002d48:	027a      	lsls	r2, r7, #9
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	1e50      	subs	r0, r2, #1
 8002d4e:	4182      	sbcs	r2, r0
 8002d50:	0dff      	lsrs	r7, r7, #23
 8002d52:	4317      	orrs	r7, r2
 8002d54:	464a      	mov	r2, r9
 8002d56:	0252      	lsls	r2, r2, #9
 8002d58:	4317      	orrs	r7, r2
 8002d5a:	46b8      	mov	r8, r7
 8002d5c:	01db      	lsls	r3, r3, #7
 8002d5e:	d500      	bpl.n	8002d62 <__aeabi_dmul+0x336>
 8002d60:	e6ed      	b.n	8002b3e <__aeabi_dmul+0x112>
 8002d62:	4b0d      	ldr	r3, [pc, #52]	@ (8002d98 <__aeabi_dmul+0x36c>)
 8002d64:	9a03      	ldr	r2, [sp, #12]
 8002d66:	445b      	add	r3, fp
 8002d68:	4691      	mov	r9, r2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	dc00      	bgt.n	8002d70 <__aeabi_dmul+0x344>
 8002d6e:	e0ac      	b.n	8002eca <__aeabi_dmul+0x49e>
 8002d70:	003a      	movs	r2, r7
 8002d72:	0752      	lsls	r2, r2, #29
 8002d74:	d100      	bne.n	8002d78 <__aeabi_dmul+0x34c>
 8002d76:	e710      	b.n	8002b9a <__aeabi_dmul+0x16e>
 8002d78:	220f      	movs	r2, #15
 8002d7a:	4658      	mov	r0, fp
 8002d7c:	403a      	ands	r2, r7
 8002d7e:	2a04      	cmp	r2, #4
 8002d80:	d000      	beq.n	8002d84 <__aeabi_dmul+0x358>
 8002d82:	e6f9      	b.n	8002b78 <__aeabi_dmul+0x14c>
 8002d84:	e709      	b.n	8002b9a <__aeabi_dmul+0x16e>
 8002d86:	46c0      	nop			@ (mov r8, r8)
 8002d88:	000007ff 	.word	0x000007ff
 8002d8c:	fffffc01 	.word	0xfffffc01
 8002d90:	feffffff 	.word	0xfeffffff
 8002d94:	000007fe 	.word	0x000007fe
 8002d98:	000003ff 	.word	0x000003ff
 8002d9c:	0022      	movs	r2, r4
 8002d9e:	4332      	orrs	r2, r6
 8002da0:	d06f      	beq.n	8002e82 <__aeabi_dmul+0x456>
 8002da2:	2c00      	cmp	r4, #0
 8002da4:	d100      	bne.n	8002da8 <__aeabi_dmul+0x37c>
 8002da6:	e0c2      	b.n	8002f2e <__aeabi_dmul+0x502>
 8002da8:	0020      	movs	r0, r4
 8002daa:	f7fd fbc1 	bl	8000530 <__clzsi2>
 8002dae:	0002      	movs	r2, r0
 8002db0:	0003      	movs	r3, r0
 8002db2:	3a0b      	subs	r2, #11
 8002db4:	201d      	movs	r0, #29
 8002db6:	1a82      	subs	r2, r0, r2
 8002db8:	0030      	movs	r0, r6
 8002dba:	0019      	movs	r1, r3
 8002dbc:	40d0      	lsrs	r0, r2
 8002dbe:	3908      	subs	r1, #8
 8002dc0:	408c      	lsls	r4, r1
 8002dc2:	0002      	movs	r2, r0
 8002dc4:	4322      	orrs	r2, r4
 8002dc6:	0034      	movs	r4, r6
 8002dc8:	408c      	lsls	r4, r1
 8002dca:	4659      	mov	r1, fp
 8002dcc:	1acb      	subs	r3, r1, r3
 8002dce:	4986      	ldr	r1, [pc, #536]	@ (8002fe8 <__aeabi_dmul+0x5bc>)
 8002dd0:	468b      	mov	fp, r1
 8002dd2:	449b      	add	fp, r3
 8002dd4:	2d0a      	cmp	r5, #10
 8002dd6:	dd00      	ble.n	8002dda <__aeabi_dmul+0x3ae>
 8002dd8:	e6a4      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002dda:	4649      	mov	r1, r9
 8002ddc:	9b00      	ldr	r3, [sp, #0]
 8002dde:	9401      	str	r4, [sp, #4]
 8002de0:	4059      	eors	r1, r3
 8002de2:	b2cb      	uxtb	r3, r1
 8002de4:	0014      	movs	r4, r2
 8002de6:	2000      	movs	r0, #0
 8002de8:	9303      	str	r3, [sp, #12]
 8002dea:	2d02      	cmp	r5, #2
 8002dec:	dd00      	ble.n	8002df0 <__aeabi_dmul+0x3c4>
 8002dee:	e667      	b.n	8002ac0 <__aeabi_dmul+0x94>
 8002df0:	e6fb      	b.n	8002bea <__aeabi_dmul+0x1be>
 8002df2:	4653      	mov	r3, sl
 8002df4:	4303      	orrs	r3, r0
 8002df6:	4698      	mov	r8, r3
 8002df8:	d03c      	beq.n	8002e74 <__aeabi_dmul+0x448>
 8002dfa:	4653      	mov	r3, sl
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d100      	bne.n	8002e02 <__aeabi_dmul+0x3d6>
 8002e00:	e0a3      	b.n	8002f4a <__aeabi_dmul+0x51e>
 8002e02:	4650      	mov	r0, sl
 8002e04:	f7fd fb94 	bl	8000530 <__clzsi2>
 8002e08:	230b      	movs	r3, #11
 8002e0a:	425b      	negs	r3, r3
 8002e0c:	469c      	mov	ip, r3
 8002e0e:	0002      	movs	r2, r0
 8002e10:	4484      	add	ip, r0
 8002e12:	0011      	movs	r1, r2
 8002e14:	4650      	mov	r0, sl
 8002e16:	3908      	subs	r1, #8
 8002e18:	4088      	lsls	r0, r1
 8002e1a:	231d      	movs	r3, #29
 8002e1c:	4680      	mov	r8, r0
 8002e1e:	4660      	mov	r0, ip
 8002e20:	1a1b      	subs	r3, r3, r0
 8002e22:	0020      	movs	r0, r4
 8002e24:	40d8      	lsrs	r0, r3
 8002e26:	0003      	movs	r3, r0
 8002e28:	4640      	mov	r0, r8
 8002e2a:	4303      	orrs	r3, r0
 8002e2c:	469a      	mov	sl, r3
 8002e2e:	0023      	movs	r3, r4
 8002e30:	408b      	lsls	r3, r1
 8002e32:	4698      	mov	r8, r3
 8002e34:	4b6c      	ldr	r3, [pc, #432]	@ (8002fe8 <__aeabi_dmul+0x5bc>)
 8002e36:	2500      	movs	r5, #0
 8002e38:	1a9b      	subs	r3, r3, r2
 8002e3a:	469b      	mov	fp, r3
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	9302      	str	r3, [sp, #8]
 8002e40:	e61a      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002e42:	2d0f      	cmp	r5, #15
 8002e44:	d000      	beq.n	8002e48 <__aeabi_dmul+0x41c>
 8002e46:	e0c9      	b.n	8002fdc <__aeabi_dmul+0x5b0>
 8002e48:	2380      	movs	r3, #128	@ 0x80
 8002e4a:	4652      	mov	r2, sl
 8002e4c:	031b      	lsls	r3, r3, #12
 8002e4e:	421a      	tst	r2, r3
 8002e50:	d002      	beq.n	8002e58 <__aeabi_dmul+0x42c>
 8002e52:	421c      	tst	r4, r3
 8002e54:	d100      	bne.n	8002e58 <__aeabi_dmul+0x42c>
 8002e56:	e092      	b.n	8002f7e <__aeabi_dmul+0x552>
 8002e58:	2480      	movs	r4, #128	@ 0x80
 8002e5a:	4653      	mov	r3, sl
 8002e5c:	0324      	lsls	r4, r4, #12
 8002e5e:	431c      	orrs	r4, r3
 8002e60:	0324      	lsls	r4, r4, #12
 8002e62:	4642      	mov	r2, r8
 8002e64:	0b24      	lsrs	r4, r4, #12
 8002e66:	e63e      	b.n	8002ae6 <__aeabi_dmul+0xba>
 8002e68:	469b      	mov	fp, r3
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	4680      	mov	r8, r0
 8002e6e:	250c      	movs	r5, #12
 8002e70:	9302      	str	r3, [sp, #8]
 8002e72:	e601      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002e74:	2300      	movs	r3, #0
 8002e76:	469a      	mov	sl, r3
 8002e78:	469b      	mov	fp, r3
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	2504      	movs	r5, #4
 8002e7e:	9302      	str	r3, [sp, #8]
 8002e80:	e5fa      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002e82:	2101      	movs	r1, #1
 8002e84:	430d      	orrs	r5, r1
 8002e86:	2d0a      	cmp	r5, #10
 8002e88:	dd00      	ble.n	8002e8c <__aeabi_dmul+0x460>
 8002e8a:	e64b      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002e8c:	4649      	mov	r1, r9
 8002e8e:	9800      	ldr	r0, [sp, #0]
 8002e90:	4041      	eors	r1, r0
 8002e92:	b2c9      	uxtb	r1, r1
 8002e94:	9103      	str	r1, [sp, #12]
 8002e96:	2d02      	cmp	r5, #2
 8002e98:	dc00      	bgt.n	8002e9c <__aeabi_dmul+0x470>
 8002e9a:	e096      	b.n	8002fca <__aeabi_dmul+0x59e>
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	2400      	movs	r4, #0
 8002ea0:	2001      	movs	r0, #1
 8002ea2:	9301      	str	r3, [sp, #4]
 8002ea4:	e60c      	b.n	8002ac0 <__aeabi_dmul+0x94>
 8002ea6:	4649      	mov	r1, r9
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	9a00      	ldr	r2, [sp, #0]
 8002eac:	432b      	orrs	r3, r5
 8002eae:	4051      	eors	r1, r2
 8002eb0:	b2ca      	uxtb	r2, r1
 8002eb2:	9203      	str	r2, [sp, #12]
 8002eb4:	2b0a      	cmp	r3, #10
 8002eb6:	dd00      	ble.n	8002eba <__aeabi_dmul+0x48e>
 8002eb8:	e634      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002eba:	2d00      	cmp	r5, #0
 8002ebc:	d157      	bne.n	8002f6e <__aeabi_dmul+0x542>
 8002ebe:	9b03      	ldr	r3, [sp, #12]
 8002ec0:	4699      	mov	r9, r3
 8002ec2:	2400      	movs	r4, #0
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	4b49      	ldr	r3, [pc, #292]	@ (8002fec <__aeabi_dmul+0x5c0>)
 8002ec8:	e60e      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002eca:	4658      	mov	r0, fp
 8002ecc:	2101      	movs	r1, #1
 8002ece:	1ac9      	subs	r1, r1, r3
 8002ed0:	2938      	cmp	r1, #56	@ 0x38
 8002ed2:	dd00      	ble.n	8002ed6 <__aeabi_dmul+0x4aa>
 8002ed4:	e62f      	b.n	8002b36 <__aeabi_dmul+0x10a>
 8002ed6:	291f      	cmp	r1, #31
 8002ed8:	dd56      	ble.n	8002f88 <__aeabi_dmul+0x55c>
 8002eda:	221f      	movs	r2, #31
 8002edc:	4654      	mov	r4, sl
 8002ede:	4252      	negs	r2, r2
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	40dc      	lsrs	r4, r3
 8002ee4:	2920      	cmp	r1, #32
 8002ee6:	d007      	beq.n	8002ef8 <__aeabi_dmul+0x4cc>
 8002ee8:	4b41      	ldr	r3, [pc, #260]	@ (8002ff0 <__aeabi_dmul+0x5c4>)
 8002eea:	4642      	mov	r2, r8
 8002eec:	469c      	mov	ip, r3
 8002eee:	4653      	mov	r3, sl
 8002ef0:	4460      	add	r0, ip
 8002ef2:	4083      	lsls	r3, r0
 8002ef4:	431a      	orrs	r2, r3
 8002ef6:	4690      	mov	r8, r2
 8002ef8:	4642      	mov	r2, r8
 8002efa:	2107      	movs	r1, #7
 8002efc:	1e53      	subs	r3, r2, #1
 8002efe:	419a      	sbcs	r2, r3
 8002f00:	000b      	movs	r3, r1
 8002f02:	4322      	orrs	r2, r4
 8002f04:	4013      	ands	r3, r2
 8002f06:	2400      	movs	r4, #0
 8002f08:	4211      	tst	r1, r2
 8002f0a:	d009      	beq.n	8002f20 <__aeabi_dmul+0x4f4>
 8002f0c:	230f      	movs	r3, #15
 8002f0e:	4013      	ands	r3, r2
 8002f10:	2b04      	cmp	r3, #4
 8002f12:	d05d      	beq.n	8002fd0 <__aeabi_dmul+0x5a4>
 8002f14:	1d11      	adds	r1, r2, #4
 8002f16:	4291      	cmp	r1, r2
 8002f18:	419b      	sbcs	r3, r3
 8002f1a:	000a      	movs	r2, r1
 8002f1c:	425b      	negs	r3, r3
 8002f1e:	075b      	lsls	r3, r3, #29
 8002f20:	08d2      	lsrs	r2, r2, #3
 8002f22:	431a      	orrs	r2, r3
 8002f24:	2300      	movs	r3, #0
 8002f26:	e5df      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002f28:	9b03      	ldr	r3, [sp, #12]
 8002f2a:	4699      	mov	r9, r3
 8002f2c:	e5fa      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002f2e:	9801      	ldr	r0, [sp, #4]
 8002f30:	f7fd fafe 	bl	8000530 <__clzsi2>
 8002f34:	0002      	movs	r2, r0
 8002f36:	0003      	movs	r3, r0
 8002f38:	3215      	adds	r2, #21
 8002f3a:	3320      	adds	r3, #32
 8002f3c:	2a1c      	cmp	r2, #28
 8002f3e:	dc00      	bgt.n	8002f42 <__aeabi_dmul+0x516>
 8002f40:	e738      	b.n	8002db4 <__aeabi_dmul+0x388>
 8002f42:	9a01      	ldr	r2, [sp, #4]
 8002f44:	3808      	subs	r0, #8
 8002f46:	4082      	lsls	r2, r0
 8002f48:	e73f      	b.n	8002dca <__aeabi_dmul+0x39e>
 8002f4a:	f7fd faf1 	bl	8000530 <__clzsi2>
 8002f4e:	2315      	movs	r3, #21
 8002f50:	469c      	mov	ip, r3
 8002f52:	4484      	add	ip, r0
 8002f54:	0002      	movs	r2, r0
 8002f56:	4663      	mov	r3, ip
 8002f58:	3220      	adds	r2, #32
 8002f5a:	2b1c      	cmp	r3, #28
 8002f5c:	dc00      	bgt.n	8002f60 <__aeabi_dmul+0x534>
 8002f5e:	e758      	b.n	8002e12 <__aeabi_dmul+0x3e6>
 8002f60:	2300      	movs	r3, #0
 8002f62:	4698      	mov	r8, r3
 8002f64:	0023      	movs	r3, r4
 8002f66:	3808      	subs	r0, #8
 8002f68:	4083      	lsls	r3, r0
 8002f6a:	469a      	mov	sl, r3
 8002f6c:	e762      	b.n	8002e34 <__aeabi_dmul+0x408>
 8002f6e:	001d      	movs	r5, r3
 8002f70:	2300      	movs	r3, #0
 8002f72:	2400      	movs	r4, #0
 8002f74:	2002      	movs	r0, #2
 8002f76:	9301      	str	r3, [sp, #4]
 8002f78:	e5a2      	b.n	8002ac0 <__aeabi_dmul+0x94>
 8002f7a:	9002      	str	r0, [sp, #8]
 8002f7c:	e632      	b.n	8002be4 <__aeabi_dmul+0x1b8>
 8002f7e:	431c      	orrs	r4, r3
 8002f80:	9b00      	ldr	r3, [sp, #0]
 8002f82:	9a01      	ldr	r2, [sp, #4]
 8002f84:	4699      	mov	r9, r3
 8002f86:	e5ae      	b.n	8002ae6 <__aeabi_dmul+0xba>
 8002f88:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff4 <__aeabi_dmul+0x5c8>)
 8002f8a:	4652      	mov	r2, sl
 8002f8c:	18c3      	adds	r3, r0, r3
 8002f8e:	4640      	mov	r0, r8
 8002f90:	409a      	lsls	r2, r3
 8002f92:	40c8      	lsrs	r0, r1
 8002f94:	4302      	orrs	r2, r0
 8002f96:	4640      	mov	r0, r8
 8002f98:	4098      	lsls	r0, r3
 8002f9a:	0003      	movs	r3, r0
 8002f9c:	1e58      	subs	r0, r3, #1
 8002f9e:	4183      	sbcs	r3, r0
 8002fa0:	4654      	mov	r4, sl
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	40cc      	lsrs	r4, r1
 8002fa6:	0753      	lsls	r3, r2, #29
 8002fa8:	d009      	beq.n	8002fbe <__aeabi_dmul+0x592>
 8002faa:	230f      	movs	r3, #15
 8002fac:	4013      	ands	r3, r2
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	d005      	beq.n	8002fbe <__aeabi_dmul+0x592>
 8002fb2:	1d13      	adds	r3, r2, #4
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	4192      	sbcs	r2, r2
 8002fb8:	4252      	negs	r2, r2
 8002fba:	18a4      	adds	r4, r4, r2
 8002fbc:	001a      	movs	r2, r3
 8002fbe:	0223      	lsls	r3, r4, #8
 8002fc0:	d508      	bpl.n	8002fd4 <__aeabi_dmul+0x5a8>
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	2400      	movs	r4, #0
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	e58e      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002fca:	4689      	mov	r9, r1
 8002fcc:	2400      	movs	r4, #0
 8002fce:	e58b      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	e7a5      	b.n	8002f20 <__aeabi_dmul+0x4f4>
 8002fd4:	0763      	lsls	r3, r4, #29
 8002fd6:	0264      	lsls	r4, r4, #9
 8002fd8:	0b24      	lsrs	r4, r4, #12
 8002fda:	e7a1      	b.n	8002f20 <__aeabi_dmul+0x4f4>
 8002fdc:	9b00      	ldr	r3, [sp, #0]
 8002fde:	46a2      	mov	sl, r4
 8002fe0:	4699      	mov	r9, r3
 8002fe2:	9b01      	ldr	r3, [sp, #4]
 8002fe4:	4698      	mov	r8, r3
 8002fe6:	e737      	b.n	8002e58 <__aeabi_dmul+0x42c>
 8002fe8:	fffffc0d 	.word	0xfffffc0d
 8002fec:	000007ff 	.word	0x000007ff
 8002ff0:	0000043e 	.word	0x0000043e
 8002ff4:	0000041e 	.word	0x0000041e

08002ff8 <__aeabi_dsub>:
 8002ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ffa:	4657      	mov	r7, sl
 8002ffc:	464e      	mov	r6, r9
 8002ffe:	4645      	mov	r5, r8
 8003000:	46de      	mov	lr, fp
 8003002:	b5e0      	push	{r5, r6, r7, lr}
 8003004:	b083      	sub	sp, #12
 8003006:	9000      	str	r0, [sp, #0]
 8003008:	9101      	str	r1, [sp, #4]
 800300a:	030c      	lsls	r4, r1, #12
 800300c:	004d      	lsls	r5, r1, #1
 800300e:	0fce      	lsrs	r6, r1, #31
 8003010:	0a61      	lsrs	r1, r4, #9
 8003012:	9c00      	ldr	r4, [sp, #0]
 8003014:	005f      	lsls	r7, r3, #1
 8003016:	0f64      	lsrs	r4, r4, #29
 8003018:	430c      	orrs	r4, r1
 800301a:	9900      	ldr	r1, [sp, #0]
 800301c:	9200      	str	r2, [sp, #0]
 800301e:	9301      	str	r3, [sp, #4]
 8003020:	00c8      	lsls	r0, r1, #3
 8003022:	0319      	lsls	r1, r3, #12
 8003024:	0d7b      	lsrs	r3, r7, #21
 8003026:	4699      	mov	r9, r3
 8003028:	9b01      	ldr	r3, [sp, #4]
 800302a:	4fcc      	ldr	r7, [pc, #816]	@ (800335c <__aeabi_dsub+0x364>)
 800302c:	0fdb      	lsrs	r3, r3, #31
 800302e:	469c      	mov	ip, r3
 8003030:	0a4b      	lsrs	r3, r1, #9
 8003032:	9900      	ldr	r1, [sp, #0]
 8003034:	4680      	mov	r8, r0
 8003036:	0f49      	lsrs	r1, r1, #29
 8003038:	4319      	orrs	r1, r3
 800303a:	9b00      	ldr	r3, [sp, #0]
 800303c:	468b      	mov	fp, r1
 800303e:	00da      	lsls	r2, r3, #3
 8003040:	4692      	mov	sl, r2
 8003042:	0d6d      	lsrs	r5, r5, #21
 8003044:	45b9      	cmp	r9, r7
 8003046:	d100      	bne.n	800304a <__aeabi_dsub+0x52>
 8003048:	e0bf      	b.n	80031ca <__aeabi_dsub+0x1d2>
 800304a:	2301      	movs	r3, #1
 800304c:	4661      	mov	r1, ip
 800304e:	4059      	eors	r1, r3
 8003050:	464b      	mov	r3, r9
 8003052:	468c      	mov	ip, r1
 8003054:	1aeb      	subs	r3, r5, r3
 8003056:	428e      	cmp	r6, r1
 8003058:	d075      	beq.n	8003146 <__aeabi_dsub+0x14e>
 800305a:	2b00      	cmp	r3, #0
 800305c:	dc00      	bgt.n	8003060 <__aeabi_dsub+0x68>
 800305e:	e2a3      	b.n	80035a8 <__aeabi_dsub+0x5b0>
 8003060:	4649      	mov	r1, r9
 8003062:	2900      	cmp	r1, #0
 8003064:	d100      	bne.n	8003068 <__aeabi_dsub+0x70>
 8003066:	e0ce      	b.n	8003206 <__aeabi_dsub+0x20e>
 8003068:	42bd      	cmp	r5, r7
 800306a:	d100      	bne.n	800306e <__aeabi_dsub+0x76>
 800306c:	e200      	b.n	8003470 <__aeabi_dsub+0x478>
 800306e:	2701      	movs	r7, #1
 8003070:	2b38      	cmp	r3, #56	@ 0x38
 8003072:	dc19      	bgt.n	80030a8 <__aeabi_dsub+0xb0>
 8003074:	2780      	movs	r7, #128	@ 0x80
 8003076:	4659      	mov	r1, fp
 8003078:	043f      	lsls	r7, r7, #16
 800307a:	4339      	orrs	r1, r7
 800307c:	468b      	mov	fp, r1
 800307e:	2b1f      	cmp	r3, #31
 8003080:	dd00      	ble.n	8003084 <__aeabi_dsub+0x8c>
 8003082:	e1fa      	b.n	800347a <__aeabi_dsub+0x482>
 8003084:	2720      	movs	r7, #32
 8003086:	1af9      	subs	r1, r7, r3
 8003088:	468c      	mov	ip, r1
 800308a:	4659      	mov	r1, fp
 800308c:	4667      	mov	r7, ip
 800308e:	40b9      	lsls	r1, r7
 8003090:	000f      	movs	r7, r1
 8003092:	0011      	movs	r1, r2
 8003094:	40d9      	lsrs	r1, r3
 8003096:	430f      	orrs	r7, r1
 8003098:	4661      	mov	r1, ip
 800309a:	408a      	lsls	r2, r1
 800309c:	1e51      	subs	r1, r2, #1
 800309e:	418a      	sbcs	r2, r1
 80030a0:	4659      	mov	r1, fp
 80030a2:	40d9      	lsrs	r1, r3
 80030a4:	4317      	orrs	r7, r2
 80030a6:	1a64      	subs	r4, r4, r1
 80030a8:	1bc7      	subs	r7, r0, r7
 80030aa:	42b8      	cmp	r0, r7
 80030ac:	4180      	sbcs	r0, r0
 80030ae:	4240      	negs	r0, r0
 80030b0:	1a24      	subs	r4, r4, r0
 80030b2:	0223      	lsls	r3, r4, #8
 80030b4:	d400      	bmi.n	80030b8 <__aeabi_dsub+0xc0>
 80030b6:	e140      	b.n	800333a <__aeabi_dsub+0x342>
 80030b8:	0264      	lsls	r4, r4, #9
 80030ba:	0a64      	lsrs	r4, r4, #9
 80030bc:	2c00      	cmp	r4, #0
 80030be:	d100      	bne.n	80030c2 <__aeabi_dsub+0xca>
 80030c0:	e154      	b.n	800336c <__aeabi_dsub+0x374>
 80030c2:	0020      	movs	r0, r4
 80030c4:	f7fd fa34 	bl	8000530 <__clzsi2>
 80030c8:	0003      	movs	r3, r0
 80030ca:	3b08      	subs	r3, #8
 80030cc:	2120      	movs	r1, #32
 80030ce:	0038      	movs	r0, r7
 80030d0:	1aca      	subs	r2, r1, r3
 80030d2:	40d0      	lsrs	r0, r2
 80030d4:	409c      	lsls	r4, r3
 80030d6:	0002      	movs	r2, r0
 80030d8:	409f      	lsls	r7, r3
 80030da:	4322      	orrs	r2, r4
 80030dc:	429d      	cmp	r5, r3
 80030de:	dd00      	ble.n	80030e2 <__aeabi_dsub+0xea>
 80030e0:	e1a6      	b.n	8003430 <__aeabi_dsub+0x438>
 80030e2:	1b58      	subs	r0, r3, r5
 80030e4:	3001      	adds	r0, #1
 80030e6:	1a09      	subs	r1, r1, r0
 80030e8:	003c      	movs	r4, r7
 80030ea:	408f      	lsls	r7, r1
 80030ec:	40c4      	lsrs	r4, r0
 80030ee:	1e7b      	subs	r3, r7, #1
 80030f0:	419f      	sbcs	r7, r3
 80030f2:	0013      	movs	r3, r2
 80030f4:	408b      	lsls	r3, r1
 80030f6:	4327      	orrs	r7, r4
 80030f8:	431f      	orrs	r7, r3
 80030fa:	40c2      	lsrs	r2, r0
 80030fc:	003b      	movs	r3, r7
 80030fe:	0014      	movs	r4, r2
 8003100:	2500      	movs	r5, #0
 8003102:	4313      	orrs	r3, r2
 8003104:	d100      	bne.n	8003108 <__aeabi_dsub+0x110>
 8003106:	e1f7      	b.n	80034f8 <__aeabi_dsub+0x500>
 8003108:	077b      	lsls	r3, r7, #29
 800310a:	d100      	bne.n	800310e <__aeabi_dsub+0x116>
 800310c:	e377      	b.n	80037fe <__aeabi_dsub+0x806>
 800310e:	230f      	movs	r3, #15
 8003110:	0038      	movs	r0, r7
 8003112:	403b      	ands	r3, r7
 8003114:	2b04      	cmp	r3, #4
 8003116:	d004      	beq.n	8003122 <__aeabi_dsub+0x12a>
 8003118:	1d38      	adds	r0, r7, #4
 800311a:	42b8      	cmp	r0, r7
 800311c:	41bf      	sbcs	r7, r7
 800311e:	427f      	negs	r7, r7
 8003120:	19e4      	adds	r4, r4, r7
 8003122:	0223      	lsls	r3, r4, #8
 8003124:	d400      	bmi.n	8003128 <__aeabi_dsub+0x130>
 8003126:	e368      	b.n	80037fa <__aeabi_dsub+0x802>
 8003128:	4b8c      	ldr	r3, [pc, #560]	@ (800335c <__aeabi_dsub+0x364>)
 800312a:	3501      	adds	r5, #1
 800312c:	429d      	cmp	r5, r3
 800312e:	d100      	bne.n	8003132 <__aeabi_dsub+0x13a>
 8003130:	e0f4      	b.n	800331c <__aeabi_dsub+0x324>
 8003132:	4b8b      	ldr	r3, [pc, #556]	@ (8003360 <__aeabi_dsub+0x368>)
 8003134:	056d      	lsls	r5, r5, #21
 8003136:	401c      	ands	r4, r3
 8003138:	0d6d      	lsrs	r5, r5, #21
 800313a:	0767      	lsls	r7, r4, #29
 800313c:	08c0      	lsrs	r0, r0, #3
 800313e:	0264      	lsls	r4, r4, #9
 8003140:	4307      	orrs	r7, r0
 8003142:	0b24      	lsrs	r4, r4, #12
 8003144:	e0ec      	b.n	8003320 <__aeabi_dsub+0x328>
 8003146:	2b00      	cmp	r3, #0
 8003148:	dc00      	bgt.n	800314c <__aeabi_dsub+0x154>
 800314a:	e329      	b.n	80037a0 <__aeabi_dsub+0x7a8>
 800314c:	4649      	mov	r1, r9
 800314e:	2900      	cmp	r1, #0
 8003150:	d000      	beq.n	8003154 <__aeabi_dsub+0x15c>
 8003152:	e0d6      	b.n	8003302 <__aeabi_dsub+0x30a>
 8003154:	4659      	mov	r1, fp
 8003156:	4311      	orrs	r1, r2
 8003158:	d100      	bne.n	800315c <__aeabi_dsub+0x164>
 800315a:	e12e      	b.n	80033ba <__aeabi_dsub+0x3c2>
 800315c:	1e59      	subs	r1, r3, #1
 800315e:	2b01      	cmp	r3, #1
 8003160:	d100      	bne.n	8003164 <__aeabi_dsub+0x16c>
 8003162:	e1e6      	b.n	8003532 <__aeabi_dsub+0x53a>
 8003164:	42bb      	cmp	r3, r7
 8003166:	d100      	bne.n	800316a <__aeabi_dsub+0x172>
 8003168:	e182      	b.n	8003470 <__aeabi_dsub+0x478>
 800316a:	2701      	movs	r7, #1
 800316c:	000b      	movs	r3, r1
 800316e:	2938      	cmp	r1, #56	@ 0x38
 8003170:	dc14      	bgt.n	800319c <__aeabi_dsub+0x1a4>
 8003172:	2b1f      	cmp	r3, #31
 8003174:	dd00      	ble.n	8003178 <__aeabi_dsub+0x180>
 8003176:	e23c      	b.n	80035f2 <__aeabi_dsub+0x5fa>
 8003178:	2720      	movs	r7, #32
 800317a:	1af9      	subs	r1, r7, r3
 800317c:	468c      	mov	ip, r1
 800317e:	4659      	mov	r1, fp
 8003180:	4667      	mov	r7, ip
 8003182:	40b9      	lsls	r1, r7
 8003184:	000f      	movs	r7, r1
 8003186:	0011      	movs	r1, r2
 8003188:	40d9      	lsrs	r1, r3
 800318a:	430f      	orrs	r7, r1
 800318c:	4661      	mov	r1, ip
 800318e:	408a      	lsls	r2, r1
 8003190:	1e51      	subs	r1, r2, #1
 8003192:	418a      	sbcs	r2, r1
 8003194:	4659      	mov	r1, fp
 8003196:	40d9      	lsrs	r1, r3
 8003198:	4317      	orrs	r7, r2
 800319a:	1864      	adds	r4, r4, r1
 800319c:	183f      	adds	r7, r7, r0
 800319e:	4287      	cmp	r7, r0
 80031a0:	4180      	sbcs	r0, r0
 80031a2:	4240      	negs	r0, r0
 80031a4:	1824      	adds	r4, r4, r0
 80031a6:	0223      	lsls	r3, r4, #8
 80031a8:	d400      	bmi.n	80031ac <__aeabi_dsub+0x1b4>
 80031aa:	e0c6      	b.n	800333a <__aeabi_dsub+0x342>
 80031ac:	4b6b      	ldr	r3, [pc, #428]	@ (800335c <__aeabi_dsub+0x364>)
 80031ae:	3501      	adds	r5, #1
 80031b0:	429d      	cmp	r5, r3
 80031b2:	d100      	bne.n	80031b6 <__aeabi_dsub+0x1be>
 80031b4:	e0b2      	b.n	800331c <__aeabi_dsub+0x324>
 80031b6:	2101      	movs	r1, #1
 80031b8:	4b69      	ldr	r3, [pc, #420]	@ (8003360 <__aeabi_dsub+0x368>)
 80031ba:	087a      	lsrs	r2, r7, #1
 80031bc:	401c      	ands	r4, r3
 80031be:	4039      	ands	r1, r7
 80031c0:	430a      	orrs	r2, r1
 80031c2:	07e7      	lsls	r7, r4, #31
 80031c4:	4317      	orrs	r7, r2
 80031c6:	0864      	lsrs	r4, r4, #1
 80031c8:	e79e      	b.n	8003108 <__aeabi_dsub+0x110>
 80031ca:	4b66      	ldr	r3, [pc, #408]	@ (8003364 <__aeabi_dsub+0x36c>)
 80031cc:	4311      	orrs	r1, r2
 80031ce:	468a      	mov	sl, r1
 80031d0:	18eb      	adds	r3, r5, r3
 80031d2:	2900      	cmp	r1, #0
 80031d4:	d028      	beq.n	8003228 <__aeabi_dsub+0x230>
 80031d6:	4566      	cmp	r6, ip
 80031d8:	d02c      	beq.n	8003234 <__aeabi_dsub+0x23c>
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d05b      	beq.n	8003296 <__aeabi_dsub+0x29e>
 80031de:	2d00      	cmp	r5, #0
 80031e0:	d100      	bne.n	80031e4 <__aeabi_dsub+0x1ec>
 80031e2:	e12c      	b.n	800343e <__aeabi_dsub+0x446>
 80031e4:	465b      	mov	r3, fp
 80031e6:	4666      	mov	r6, ip
 80031e8:	075f      	lsls	r7, r3, #29
 80031ea:	08d2      	lsrs	r2, r2, #3
 80031ec:	4317      	orrs	r7, r2
 80031ee:	08dd      	lsrs	r5, r3, #3
 80031f0:	003b      	movs	r3, r7
 80031f2:	432b      	orrs	r3, r5
 80031f4:	d100      	bne.n	80031f8 <__aeabi_dsub+0x200>
 80031f6:	e0e2      	b.n	80033be <__aeabi_dsub+0x3c6>
 80031f8:	2480      	movs	r4, #128	@ 0x80
 80031fa:	0324      	lsls	r4, r4, #12
 80031fc:	432c      	orrs	r4, r5
 80031fe:	0324      	lsls	r4, r4, #12
 8003200:	4d56      	ldr	r5, [pc, #344]	@ (800335c <__aeabi_dsub+0x364>)
 8003202:	0b24      	lsrs	r4, r4, #12
 8003204:	e08c      	b.n	8003320 <__aeabi_dsub+0x328>
 8003206:	4659      	mov	r1, fp
 8003208:	4311      	orrs	r1, r2
 800320a:	d100      	bne.n	800320e <__aeabi_dsub+0x216>
 800320c:	e0d5      	b.n	80033ba <__aeabi_dsub+0x3c2>
 800320e:	1e59      	subs	r1, r3, #1
 8003210:	2b01      	cmp	r3, #1
 8003212:	d100      	bne.n	8003216 <__aeabi_dsub+0x21e>
 8003214:	e1b9      	b.n	800358a <__aeabi_dsub+0x592>
 8003216:	42bb      	cmp	r3, r7
 8003218:	d100      	bne.n	800321c <__aeabi_dsub+0x224>
 800321a:	e1b1      	b.n	8003580 <__aeabi_dsub+0x588>
 800321c:	2701      	movs	r7, #1
 800321e:	000b      	movs	r3, r1
 8003220:	2938      	cmp	r1, #56	@ 0x38
 8003222:	dd00      	ble.n	8003226 <__aeabi_dsub+0x22e>
 8003224:	e740      	b.n	80030a8 <__aeabi_dsub+0xb0>
 8003226:	e72a      	b.n	800307e <__aeabi_dsub+0x86>
 8003228:	4661      	mov	r1, ip
 800322a:	2701      	movs	r7, #1
 800322c:	4079      	eors	r1, r7
 800322e:	468c      	mov	ip, r1
 8003230:	4566      	cmp	r6, ip
 8003232:	d1d2      	bne.n	80031da <__aeabi_dsub+0x1e2>
 8003234:	2b00      	cmp	r3, #0
 8003236:	d100      	bne.n	800323a <__aeabi_dsub+0x242>
 8003238:	e0c5      	b.n	80033c6 <__aeabi_dsub+0x3ce>
 800323a:	2d00      	cmp	r5, #0
 800323c:	d000      	beq.n	8003240 <__aeabi_dsub+0x248>
 800323e:	e155      	b.n	80034ec <__aeabi_dsub+0x4f4>
 8003240:	464b      	mov	r3, r9
 8003242:	0025      	movs	r5, r4
 8003244:	4305      	orrs	r5, r0
 8003246:	d100      	bne.n	800324a <__aeabi_dsub+0x252>
 8003248:	e212      	b.n	8003670 <__aeabi_dsub+0x678>
 800324a:	1e59      	subs	r1, r3, #1
 800324c:	468c      	mov	ip, r1
 800324e:	2b01      	cmp	r3, #1
 8003250:	d100      	bne.n	8003254 <__aeabi_dsub+0x25c>
 8003252:	e249      	b.n	80036e8 <__aeabi_dsub+0x6f0>
 8003254:	4d41      	ldr	r5, [pc, #260]	@ (800335c <__aeabi_dsub+0x364>)
 8003256:	42ab      	cmp	r3, r5
 8003258:	d100      	bne.n	800325c <__aeabi_dsub+0x264>
 800325a:	e28f      	b.n	800377c <__aeabi_dsub+0x784>
 800325c:	2701      	movs	r7, #1
 800325e:	2938      	cmp	r1, #56	@ 0x38
 8003260:	dc11      	bgt.n	8003286 <__aeabi_dsub+0x28e>
 8003262:	4663      	mov	r3, ip
 8003264:	2b1f      	cmp	r3, #31
 8003266:	dd00      	ble.n	800326a <__aeabi_dsub+0x272>
 8003268:	e25b      	b.n	8003722 <__aeabi_dsub+0x72a>
 800326a:	4661      	mov	r1, ip
 800326c:	2320      	movs	r3, #32
 800326e:	0027      	movs	r7, r4
 8003270:	1a5b      	subs	r3, r3, r1
 8003272:	0005      	movs	r5, r0
 8003274:	4098      	lsls	r0, r3
 8003276:	409f      	lsls	r7, r3
 8003278:	40cd      	lsrs	r5, r1
 800327a:	1e43      	subs	r3, r0, #1
 800327c:	4198      	sbcs	r0, r3
 800327e:	40cc      	lsrs	r4, r1
 8003280:	432f      	orrs	r7, r5
 8003282:	4307      	orrs	r7, r0
 8003284:	44a3      	add	fp, r4
 8003286:	18bf      	adds	r7, r7, r2
 8003288:	4297      	cmp	r7, r2
 800328a:	4192      	sbcs	r2, r2
 800328c:	4252      	negs	r2, r2
 800328e:	445a      	add	r2, fp
 8003290:	0014      	movs	r4, r2
 8003292:	464d      	mov	r5, r9
 8003294:	e787      	b.n	80031a6 <__aeabi_dsub+0x1ae>
 8003296:	4f34      	ldr	r7, [pc, #208]	@ (8003368 <__aeabi_dsub+0x370>)
 8003298:	1c6b      	adds	r3, r5, #1
 800329a:	423b      	tst	r3, r7
 800329c:	d000      	beq.n	80032a0 <__aeabi_dsub+0x2a8>
 800329e:	e0b6      	b.n	800340e <__aeabi_dsub+0x416>
 80032a0:	4659      	mov	r1, fp
 80032a2:	0023      	movs	r3, r4
 80032a4:	4311      	orrs	r1, r2
 80032a6:	000f      	movs	r7, r1
 80032a8:	4303      	orrs	r3, r0
 80032aa:	2d00      	cmp	r5, #0
 80032ac:	d000      	beq.n	80032b0 <__aeabi_dsub+0x2b8>
 80032ae:	e126      	b.n	80034fe <__aeabi_dsub+0x506>
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d100      	bne.n	80032b6 <__aeabi_dsub+0x2be>
 80032b4:	e1c0      	b.n	8003638 <__aeabi_dsub+0x640>
 80032b6:	2900      	cmp	r1, #0
 80032b8:	d100      	bne.n	80032bc <__aeabi_dsub+0x2c4>
 80032ba:	e0a1      	b.n	8003400 <__aeabi_dsub+0x408>
 80032bc:	1a83      	subs	r3, r0, r2
 80032be:	4698      	mov	r8, r3
 80032c0:	465b      	mov	r3, fp
 80032c2:	4540      	cmp	r0, r8
 80032c4:	41ad      	sbcs	r5, r5
 80032c6:	1ae3      	subs	r3, r4, r3
 80032c8:	426d      	negs	r5, r5
 80032ca:	1b5b      	subs	r3, r3, r5
 80032cc:	2580      	movs	r5, #128	@ 0x80
 80032ce:	042d      	lsls	r5, r5, #16
 80032d0:	422b      	tst	r3, r5
 80032d2:	d100      	bne.n	80032d6 <__aeabi_dsub+0x2de>
 80032d4:	e14b      	b.n	800356e <__aeabi_dsub+0x576>
 80032d6:	465b      	mov	r3, fp
 80032d8:	1a10      	subs	r0, r2, r0
 80032da:	4282      	cmp	r2, r0
 80032dc:	4192      	sbcs	r2, r2
 80032de:	1b1c      	subs	r4, r3, r4
 80032e0:	0007      	movs	r7, r0
 80032e2:	2601      	movs	r6, #1
 80032e4:	4663      	mov	r3, ip
 80032e6:	4252      	negs	r2, r2
 80032e8:	1aa4      	subs	r4, r4, r2
 80032ea:	4327      	orrs	r7, r4
 80032ec:	401e      	ands	r6, r3
 80032ee:	2f00      	cmp	r7, #0
 80032f0:	d100      	bne.n	80032f4 <__aeabi_dsub+0x2fc>
 80032f2:	e142      	b.n	800357a <__aeabi_dsub+0x582>
 80032f4:	422c      	tst	r4, r5
 80032f6:	d100      	bne.n	80032fa <__aeabi_dsub+0x302>
 80032f8:	e26d      	b.n	80037d6 <__aeabi_dsub+0x7de>
 80032fa:	4b19      	ldr	r3, [pc, #100]	@ (8003360 <__aeabi_dsub+0x368>)
 80032fc:	2501      	movs	r5, #1
 80032fe:	401c      	ands	r4, r3
 8003300:	e71b      	b.n	800313a <__aeabi_dsub+0x142>
 8003302:	42bd      	cmp	r5, r7
 8003304:	d100      	bne.n	8003308 <__aeabi_dsub+0x310>
 8003306:	e13b      	b.n	8003580 <__aeabi_dsub+0x588>
 8003308:	2701      	movs	r7, #1
 800330a:	2b38      	cmp	r3, #56	@ 0x38
 800330c:	dd00      	ble.n	8003310 <__aeabi_dsub+0x318>
 800330e:	e745      	b.n	800319c <__aeabi_dsub+0x1a4>
 8003310:	2780      	movs	r7, #128	@ 0x80
 8003312:	4659      	mov	r1, fp
 8003314:	043f      	lsls	r7, r7, #16
 8003316:	4339      	orrs	r1, r7
 8003318:	468b      	mov	fp, r1
 800331a:	e72a      	b.n	8003172 <__aeabi_dsub+0x17a>
 800331c:	2400      	movs	r4, #0
 800331e:	2700      	movs	r7, #0
 8003320:	052d      	lsls	r5, r5, #20
 8003322:	4325      	orrs	r5, r4
 8003324:	07f6      	lsls	r6, r6, #31
 8003326:	4335      	orrs	r5, r6
 8003328:	0038      	movs	r0, r7
 800332a:	0029      	movs	r1, r5
 800332c:	b003      	add	sp, #12
 800332e:	bcf0      	pop	{r4, r5, r6, r7}
 8003330:	46bb      	mov	fp, r7
 8003332:	46b2      	mov	sl, r6
 8003334:	46a9      	mov	r9, r5
 8003336:	46a0      	mov	r8, r4
 8003338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800333a:	077b      	lsls	r3, r7, #29
 800333c:	d004      	beq.n	8003348 <__aeabi_dsub+0x350>
 800333e:	230f      	movs	r3, #15
 8003340:	403b      	ands	r3, r7
 8003342:	2b04      	cmp	r3, #4
 8003344:	d000      	beq.n	8003348 <__aeabi_dsub+0x350>
 8003346:	e6e7      	b.n	8003118 <__aeabi_dsub+0x120>
 8003348:	002b      	movs	r3, r5
 800334a:	08f8      	lsrs	r0, r7, #3
 800334c:	4a03      	ldr	r2, [pc, #12]	@ (800335c <__aeabi_dsub+0x364>)
 800334e:	0767      	lsls	r7, r4, #29
 8003350:	4307      	orrs	r7, r0
 8003352:	08e5      	lsrs	r5, r4, #3
 8003354:	4293      	cmp	r3, r2
 8003356:	d100      	bne.n	800335a <__aeabi_dsub+0x362>
 8003358:	e74a      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800335a:	e0a5      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 800335c:	000007ff 	.word	0x000007ff
 8003360:	ff7fffff 	.word	0xff7fffff
 8003364:	fffff801 	.word	0xfffff801
 8003368:	000007fe 	.word	0x000007fe
 800336c:	0038      	movs	r0, r7
 800336e:	f7fd f8df 	bl	8000530 <__clzsi2>
 8003372:	0003      	movs	r3, r0
 8003374:	3318      	adds	r3, #24
 8003376:	2b1f      	cmp	r3, #31
 8003378:	dc00      	bgt.n	800337c <__aeabi_dsub+0x384>
 800337a:	e6a7      	b.n	80030cc <__aeabi_dsub+0xd4>
 800337c:	003a      	movs	r2, r7
 800337e:	3808      	subs	r0, #8
 8003380:	4082      	lsls	r2, r0
 8003382:	429d      	cmp	r5, r3
 8003384:	dd00      	ble.n	8003388 <__aeabi_dsub+0x390>
 8003386:	e08a      	b.n	800349e <__aeabi_dsub+0x4a6>
 8003388:	1b5b      	subs	r3, r3, r5
 800338a:	1c58      	adds	r0, r3, #1
 800338c:	281f      	cmp	r0, #31
 800338e:	dc00      	bgt.n	8003392 <__aeabi_dsub+0x39a>
 8003390:	e1d8      	b.n	8003744 <__aeabi_dsub+0x74c>
 8003392:	0017      	movs	r7, r2
 8003394:	3b1f      	subs	r3, #31
 8003396:	40df      	lsrs	r7, r3
 8003398:	2820      	cmp	r0, #32
 800339a:	d005      	beq.n	80033a8 <__aeabi_dsub+0x3b0>
 800339c:	2340      	movs	r3, #64	@ 0x40
 800339e:	1a1b      	subs	r3, r3, r0
 80033a0:	409a      	lsls	r2, r3
 80033a2:	1e53      	subs	r3, r2, #1
 80033a4:	419a      	sbcs	r2, r3
 80033a6:	4317      	orrs	r7, r2
 80033a8:	2500      	movs	r5, #0
 80033aa:	2f00      	cmp	r7, #0
 80033ac:	d100      	bne.n	80033b0 <__aeabi_dsub+0x3b8>
 80033ae:	e0e5      	b.n	800357c <__aeabi_dsub+0x584>
 80033b0:	077b      	lsls	r3, r7, #29
 80033b2:	d000      	beq.n	80033b6 <__aeabi_dsub+0x3be>
 80033b4:	e6ab      	b.n	800310e <__aeabi_dsub+0x116>
 80033b6:	002c      	movs	r4, r5
 80033b8:	e7c6      	b.n	8003348 <__aeabi_dsub+0x350>
 80033ba:	08c0      	lsrs	r0, r0, #3
 80033bc:	e7c6      	b.n	800334c <__aeabi_dsub+0x354>
 80033be:	2700      	movs	r7, #0
 80033c0:	2400      	movs	r4, #0
 80033c2:	4dd1      	ldr	r5, [pc, #836]	@ (8003708 <__aeabi_dsub+0x710>)
 80033c4:	e7ac      	b.n	8003320 <__aeabi_dsub+0x328>
 80033c6:	4fd1      	ldr	r7, [pc, #836]	@ (800370c <__aeabi_dsub+0x714>)
 80033c8:	1c6b      	adds	r3, r5, #1
 80033ca:	423b      	tst	r3, r7
 80033cc:	d171      	bne.n	80034b2 <__aeabi_dsub+0x4ba>
 80033ce:	0023      	movs	r3, r4
 80033d0:	4303      	orrs	r3, r0
 80033d2:	2d00      	cmp	r5, #0
 80033d4:	d000      	beq.n	80033d8 <__aeabi_dsub+0x3e0>
 80033d6:	e14e      	b.n	8003676 <__aeabi_dsub+0x67e>
 80033d8:	4657      	mov	r7, sl
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d100      	bne.n	80033e0 <__aeabi_dsub+0x3e8>
 80033de:	e1b5      	b.n	800374c <__aeabi_dsub+0x754>
 80033e0:	2f00      	cmp	r7, #0
 80033e2:	d00d      	beq.n	8003400 <__aeabi_dsub+0x408>
 80033e4:	1883      	adds	r3, r0, r2
 80033e6:	4283      	cmp	r3, r0
 80033e8:	4180      	sbcs	r0, r0
 80033ea:	445c      	add	r4, fp
 80033ec:	4240      	negs	r0, r0
 80033ee:	1824      	adds	r4, r4, r0
 80033f0:	0222      	lsls	r2, r4, #8
 80033f2:	d500      	bpl.n	80033f6 <__aeabi_dsub+0x3fe>
 80033f4:	e1c8      	b.n	8003788 <__aeabi_dsub+0x790>
 80033f6:	001f      	movs	r7, r3
 80033f8:	4698      	mov	r8, r3
 80033fa:	4327      	orrs	r7, r4
 80033fc:	d100      	bne.n	8003400 <__aeabi_dsub+0x408>
 80033fe:	e0bc      	b.n	800357a <__aeabi_dsub+0x582>
 8003400:	4643      	mov	r3, r8
 8003402:	0767      	lsls	r7, r4, #29
 8003404:	08db      	lsrs	r3, r3, #3
 8003406:	431f      	orrs	r7, r3
 8003408:	08e5      	lsrs	r5, r4, #3
 800340a:	2300      	movs	r3, #0
 800340c:	e04c      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 800340e:	1a83      	subs	r3, r0, r2
 8003410:	4698      	mov	r8, r3
 8003412:	465b      	mov	r3, fp
 8003414:	4540      	cmp	r0, r8
 8003416:	41bf      	sbcs	r7, r7
 8003418:	1ae3      	subs	r3, r4, r3
 800341a:	427f      	negs	r7, r7
 800341c:	1bdb      	subs	r3, r3, r7
 800341e:	021f      	lsls	r7, r3, #8
 8003420:	d47c      	bmi.n	800351c <__aeabi_dsub+0x524>
 8003422:	4647      	mov	r7, r8
 8003424:	431f      	orrs	r7, r3
 8003426:	d100      	bne.n	800342a <__aeabi_dsub+0x432>
 8003428:	e0a6      	b.n	8003578 <__aeabi_dsub+0x580>
 800342a:	001c      	movs	r4, r3
 800342c:	4647      	mov	r7, r8
 800342e:	e645      	b.n	80030bc <__aeabi_dsub+0xc4>
 8003430:	4cb7      	ldr	r4, [pc, #732]	@ (8003710 <__aeabi_dsub+0x718>)
 8003432:	1aed      	subs	r5, r5, r3
 8003434:	4014      	ands	r4, r2
 8003436:	077b      	lsls	r3, r7, #29
 8003438:	d000      	beq.n	800343c <__aeabi_dsub+0x444>
 800343a:	e780      	b.n	800333e <__aeabi_dsub+0x346>
 800343c:	e784      	b.n	8003348 <__aeabi_dsub+0x350>
 800343e:	464b      	mov	r3, r9
 8003440:	0025      	movs	r5, r4
 8003442:	4305      	orrs	r5, r0
 8003444:	d066      	beq.n	8003514 <__aeabi_dsub+0x51c>
 8003446:	1e5f      	subs	r7, r3, #1
 8003448:	2b01      	cmp	r3, #1
 800344a:	d100      	bne.n	800344e <__aeabi_dsub+0x456>
 800344c:	e0fc      	b.n	8003648 <__aeabi_dsub+0x650>
 800344e:	4dae      	ldr	r5, [pc, #696]	@ (8003708 <__aeabi_dsub+0x710>)
 8003450:	42ab      	cmp	r3, r5
 8003452:	d100      	bne.n	8003456 <__aeabi_dsub+0x45e>
 8003454:	e15e      	b.n	8003714 <__aeabi_dsub+0x71c>
 8003456:	4666      	mov	r6, ip
 8003458:	2f38      	cmp	r7, #56	@ 0x38
 800345a:	dc00      	bgt.n	800345e <__aeabi_dsub+0x466>
 800345c:	e0b4      	b.n	80035c8 <__aeabi_dsub+0x5d0>
 800345e:	2001      	movs	r0, #1
 8003460:	1a17      	subs	r7, r2, r0
 8003462:	42ba      	cmp	r2, r7
 8003464:	4192      	sbcs	r2, r2
 8003466:	465b      	mov	r3, fp
 8003468:	4252      	negs	r2, r2
 800346a:	464d      	mov	r5, r9
 800346c:	1a9c      	subs	r4, r3, r2
 800346e:	e620      	b.n	80030b2 <__aeabi_dsub+0xba>
 8003470:	0767      	lsls	r7, r4, #29
 8003472:	08c0      	lsrs	r0, r0, #3
 8003474:	4307      	orrs	r7, r0
 8003476:	08e5      	lsrs	r5, r4, #3
 8003478:	e6ba      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800347a:	001f      	movs	r7, r3
 800347c:	4659      	mov	r1, fp
 800347e:	3f20      	subs	r7, #32
 8003480:	40f9      	lsrs	r1, r7
 8003482:	000f      	movs	r7, r1
 8003484:	2b20      	cmp	r3, #32
 8003486:	d005      	beq.n	8003494 <__aeabi_dsub+0x49c>
 8003488:	2140      	movs	r1, #64	@ 0x40
 800348a:	1acb      	subs	r3, r1, r3
 800348c:	4659      	mov	r1, fp
 800348e:	4099      	lsls	r1, r3
 8003490:	430a      	orrs	r2, r1
 8003492:	4692      	mov	sl, r2
 8003494:	4653      	mov	r3, sl
 8003496:	1e5a      	subs	r2, r3, #1
 8003498:	4193      	sbcs	r3, r2
 800349a:	431f      	orrs	r7, r3
 800349c:	e604      	b.n	80030a8 <__aeabi_dsub+0xb0>
 800349e:	1aeb      	subs	r3, r5, r3
 80034a0:	4d9b      	ldr	r5, [pc, #620]	@ (8003710 <__aeabi_dsub+0x718>)
 80034a2:	4015      	ands	r5, r2
 80034a4:	076f      	lsls	r7, r5, #29
 80034a6:	08ed      	lsrs	r5, r5, #3
 80034a8:	032c      	lsls	r4, r5, #12
 80034aa:	055d      	lsls	r5, r3, #21
 80034ac:	0b24      	lsrs	r4, r4, #12
 80034ae:	0d6d      	lsrs	r5, r5, #21
 80034b0:	e736      	b.n	8003320 <__aeabi_dsub+0x328>
 80034b2:	4d95      	ldr	r5, [pc, #596]	@ (8003708 <__aeabi_dsub+0x710>)
 80034b4:	42ab      	cmp	r3, r5
 80034b6:	d100      	bne.n	80034ba <__aeabi_dsub+0x4c2>
 80034b8:	e0d6      	b.n	8003668 <__aeabi_dsub+0x670>
 80034ba:	1882      	adds	r2, r0, r2
 80034bc:	0021      	movs	r1, r4
 80034be:	4282      	cmp	r2, r0
 80034c0:	4180      	sbcs	r0, r0
 80034c2:	4459      	add	r1, fp
 80034c4:	4240      	negs	r0, r0
 80034c6:	1808      	adds	r0, r1, r0
 80034c8:	07c7      	lsls	r7, r0, #31
 80034ca:	0852      	lsrs	r2, r2, #1
 80034cc:	4317      	orrs	r7, r2
 80034ce:	0844      	lsrs	r4, r0, #1
 80034d0:	0752      	lsls	r2, r2, #29
 80034d2:	d400      	bmi.n	80034d6 <__aeabi_dsub+0x4de>
 80034d4:	e185      	b.n	80037e2 <__aeabi_dsub+0x7ea>
 80034d6:	220f      	movs	r2, #15
 80034d8:	001d      	movs	r5, r3
 80034da:	403a      	ands	r2, r7
 80034dc:	2a04      	cmp	r2, #4
 80034de:	d000      	beq.n	80034e2 <__aeabi_dsub+0x4ea>
 80034e0:	e61a      	b.n	8003118 <__aeabi_dsub+0x120>
 80034e2:	08ff      	lsrs	r7, r7, #3
 80034e4:	0764      	lsls	r4, r4, #29
 80034e6:	4327      	orrs	r7, r4
 80034e8:	0905      	lsrs	r5, r0, #4
 80034ea:	e7dd      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80034ec:	465b      	mov	r3, fp
 80034ee:	08d2      	lsrs	r2, r2, #3
 80034f0:	075f      	lsls	r7, r3, #29
 80034f2:	4317      	orrs	r7, r2
 80034f4:	08dd      	lsrs	r5, r3, #3
 80034f6:	e67b      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 80034f8:	2700      	movs	r7, #0
 80034fa:	2400      	movs	r4, #0
 80034fc:	e710      	b.n	8003320 <__aeabi_dsub+0x328>
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d000      	beq.n	8003504 <__aeabi_dsub+0x50c>
 8003502:	e0d6      	b.n	80036b2 <__aeabi_dsub+0x6ba>
 8003504:	2900      	cmp	r1, #0
 8003506:	d000      	beq.n	800350a <__aeabi_dsub+0x512>
 8003508:	e12f      	b.n	800376a <__aeabi_dsub+0x772>
 800350a:	2480      	movs	r4, #128	@ 0x80
 800350c:	2600      	movs	r6, #0
 800350e:	4d7e      	ldr	r5, [pc, #504]	@ (8003708 <__aeabi_dsub+0x710>)
 8003510:	0324      	lsls	r4, r4, #12
 8003512:	e705      	b.n	8003320 <__aeabi_dsub+0x328>
 8003514:	4666      	mov	r6, ip
 8003516:	465c      	mov	r4, fp
 8003518:	08d0      	lsrs	r0, r2, #3
 800351a:	e717      	b.n	800334c <__aeabi_dsub+0x354>
 800351c:	465b      	mov	r3, fp
 800351e:	1a17      	subs	r7, r2, r0
 8003520:	42ba      	cmp	r2, r7
 8003522:	4192      	sbcs	r2, r2
 8003524:	1b1c      	subs	r4, r3, r4
 8003526:	2601      	movs	r6, #1
 8003528:	4663      	mov	r3, ip
 800352a:	4252      	negs	r2, r2
 800352c:	1aa4      	subs	r4, r4, r2
 800352e:	401e      	ands	r6, r3
 8003530:	e5c4      	b.n	80030bc <__aeabi_dsub+0xc4>
 8003532:	1883      	adds	r3, r0, r2
 8003534:	4283      	cmp	r3, r0
 8003536:	4180      	sbcs	r0, r0
 8003538:	445c      	add	r4, fp
 800353a:	4240      	negs	r0, r0
 800353c:	1825      	adds	r5, r4, r0
 800353e:	022a      	lsls	r2, r5, #8
 8003540:	d400      	bmi.n	8003544 <__aeabi_dsub+0x54c>
 8003542:	e0da      	b.n	80036fa <__aeabi_dsub+0x702>
 8003544:	4a72      	ldr	r2, [pc, #456]	@ (8003710 <__aeabi_dsub+0x718>)
 8003546:	085b      	lsrs	r3, r3, #1
 8003548:	4015      	ands	r5, r2
 800354a:	07ea      	lsls	r2, r5, #31
 800354c:	431a      	orrs	r2, r3
 800354e:	0869      	lsrs	r1, r5, #1
 8003550:	075b      	lsls	r3, r3, #29
 8003552:	d400      	bmi.n	8003556 <__aeabi_dsub+0x55e>
 8003554:	e14a      	b.n	80037ec <__aeabi_dsub+0x7f4>
 8003556:	230f      	movs	r3, #15
 8003558:	4013      	ands	r3, r2
 800355a:	2b04      	cmp	r3, #4
 800355c:	d100      	bne.n	8003560 <__aeabi_dsub+0x568>
 800355e:	e0fc      	b.n	800375a <__aeabi_dsub+0x762>
 8003560:	1d17      	adds	r7, r2, #4
 8003562:	4297      	cmp	r7, r2
 8003564:	41a4      	sbcs	r4, r4
 8003566:	4264      	negs	r4, r4
 8003568:	2502      	movs	r5, #2
 800356a:	1864      	adds	r4, r4, r1
 800356c:	e6ec      	b.n	8003348 <__aeabi_dsub+0x350>
 800356e:	4647      	mov	r7, r8
 8003570:	001c      	movs	r4, r3
 8003572:	431f      	orrs	r7, r3
 8003574:	d000      	beq.n	8003578 <__aeabi_dsub+0x580>
 8003576:	e743      	b.n	8003400 <__aeabi_dsub+0x408>
 8003578:	2600      	movs	r6, #0
 800357a:	2500      	movs	r5, #0
 800357c:	2400      	movs	r4, #0
 800357e:	e6cf      	b.n	8003320 <__aeabi_dsub+0x328>
 8003580:	08c0      	lsrs	r0, r0, #3
 8003582:	0767      	lsls	r7, r4, #29
 8003584:	4307      	orrs	r7, r0
 8003586:	08e5      	lsrs	r5, r4, #3
 8003588:	e632      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800358a:	1a87      	subs	r7, r0, r2
 800358c:	465b      	mov	r3, fp
 800358e:	42b8      	cmp	r0, r7
 8003590:	4180      	sbcs	r0, r0
 8003592:	1ae4      	subs	r4, r4, r3
 8003594:	4240      	negs	r0, r0
 8003596:	1a24      	subs	r4, r4, r0
 8003598:	0223      	lsls	r3, r4, #8
 800359a:	d428      	bmi.n	80035ee <__aeabi_dsub+0x5f6>
 800359c:	0763      	lsls	r3, r4, #29
 800359e:	08ff      	lsrs	r7, r7, #3
 80035a0:	431f      	orrs	r7, r3
 80035a2:	08e5      	lsrs	r5, r4, #3
 80035a4:	2301      	movs	r3, #1
 80035a6:	e77f      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d100      	bne.n	80035ae <__aeabi_dsub+0x5b6>
 80035ac:	e673      	b.n	8003296 <__aeabi_dsub+0x29e>
 80035ae:	464b      	mov	r3, r9
 80035b0:	1b5f      	subs	r7, r3, r5
 80035b2:	003b      	movs	r3, r7
 80035b4:	2d00      	cmp	r5, #0
 80035b6:	d100      	bne.n	80035ba <__aeabi_dsub+0x5c2>
 80035b8:	e742      	b.n	8003440 <__aeabi_dsub+0x448>
 80035ba:	2f38      	cmp	r7, #56	@ 0x38
 80035bc:	dd00      	ble.n	80035c0 <__aeabi_dsub+0x5c8>
 80035be:	e0ec      	b.n	800379a <__aeabi_dsub+0x7a2>
 80035c0:	2380      	movs	r3, #128	@ 0x80
 80035c2:	000e      	movs	r6, r1
 80035c4:	041b      	lsls	r3, r3, #16
 80035c6:	431c      	orrs	r4, r3
 80035c8:	2f1f      	cmp	r7, #31
 80035ca:	dc25      	bgt.n	8003618 <__aeabi_dsub+0x620>
 80035cc:	2520      	movs	r5, #32
 80035ce:	0023      	movs	r3, r4
 80035d0:	1bed      	subs	r5, r5, r7
 80035d2:	0001      	movs	r1, r0
 80035d4:	40a8      	lsls	r0, r5
 80035d6:	40ab      	lsls	r3, r5
 80035d8:	40f9      	lsrs	r1, r7
 80035da:	1e45      	subs	r5, r0, #1
 80035dc:	41a8      	sbcs	r0, r5
 80035de:	430b      	orrs	r3, r1
 80035e0:	40fc      	lsrs	r4, r7
 80035e2:	4318      	orrs	r0, r3
 80035e4:	465b      	mov	r3, fp
 80035e6:	1b1b      	subs	r3, r3, r4
 80035e8:	469b      	mov	fp, r3
 80035ea:	e739      	b.n	8003460 <__aeabi_dsub+0x468>
 80035ec:	4666      	mov	r6, ip
 80035ee:	2501      	movs	r5, #1
 80035f0:	e562      	b.n	80030b8 <__aeabi_dsub+0xc0>
 80035f2:	001f      	movs	r7, r3
 80035f4:	4659      	mov	r1, fp
 80035f6:	3f20      	subs	r7, #32
 80035f8:	40f9      	lsrs	r1, r7
 80035fa:	468c      	mov	ip, r1
 80035fc:	2b20      	cmp	r3, #32
 80035fe:	d005      	beq.n	800360c <__aeabi_dsub+0x614>
 8003600:	2740      	movs	r7, #64	@ 0x40
 8003602:	4659      	mov	r1, fp
 8003604:	1afb      	subs	r3, r7, r3
 8003606:	4099      	lsls	r1, r3
 8003608:	430a      	orrs	r2, r1
 800360a:	4692      	mov	sl, r2
 800360c:	4657      	mov	r7, sl
 800360e:	1e7b      	subs	r3, r7, #1
 8003610:	419f      	sbcs	r7, r3
 8003612:	4663      	mov	r3, ip
 8003614:	431f      	orrs	r7, r3
 8003616:	e5c1      	b.n	800319c <__aeabi_dsub+0x1a4>
 8003618:	003b      	movs	r3, r7
 800361a:	0025      	movs	r5, r4
 800361c:	3b20      	subs	r3, #32
 800361e:	40dd      	lsrs	r5, r3
 8003620:	2f20      	cmp	r7, #32
 8003622:	d004      	beq.n	800362e <__aeabi_dsub+0x636>
 8003624:	2340      	movs	r3, #64	@ 0x40
 8003626:	1bdb      	subs	r3, r3, r7
 8003628:	409c      	lsls	r4, r3
 800362a:	4320      	orrs	r0, r4
 800362c:	4680      	mov	r8, r0
 800362e:	4640      	mov	r0, r8
 8003630:	1e43      	subs	r3, r0, #1
 8003632:	4198      	sbcs	r0, r3
 8003634:	4328      	orrs	r0, r5
 8003636:	e713      	b.n	8003460 <__aeabi_dsub+0x468>
 8003638:	2900      	cmp	r1, #0
 800363a:	d09d      	beq.n	8003578 <__aeabi_dsub+0x580>
 800363c:	2601      	movs	r6, #1
 800363e:	4663      	mov	r3, ip
 8003640:	465c      	mov	r4, fp
 8003642:	4690      	mov	r8, r2
 8003644:	401e      	ands	r6, r3
 8003646:	e6db      	b.n	8003400 <__aeabi_dsub+0x408>
 8003648:	1a17      	subs	r7, r2, r0
 800364a:	465b      	mov	r3, fp
 800364c:	42ba      	cmp	r2, r7
 800364e:	4192      	sbcs	r2, r2
 8003650:	1b1c      	subs	r4, r3, r4
 8003652:	4252      	negs	r2, r2
 8003654:	1aa4      	subs	r4, r4, r2
 8003656:	0223      	lsls	r3, r4, #8
 8003658:	d4c8      	bmi.n	80035ec <__aeabi_dsub+0x5f4>
 800365a:	0763      	lsls	r3, r4, #29
 800365c:	08ff      	lsrs	r7, r7, #3
 800365e:	431f      	orrs	r7, r3
 8003660:	4666      	mov	r6, ip
 8003662:	2301      	movs	r3, #1
 8003664:	08e5      	lsrs	r5, r4, #3
 8003666:	e71f      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 8003668:	001d      	movs	r5, r3
 800366a:	2400      	movs	r4, #0
 800366c:	2700      	movs	r7, #0
 800366e:	e657      	b.n	8003320 <__aeabi_dsub+0x328>
 8003670:	465c      	mov	r4, fp
 8003672:	08d0      	lsrs	r0, r2, #3
 8003674:	e66a      	b.n	800334c <__aeabi_dsub+0x354>
 8003676:	2b00      	cmp	r3, #0
 8003678:	d100      	bne.n	800367c <__aeabi_dsub+0x684>
 800367a:	e737      	b.n	80034ec <__aeabi_dsub+0x4f4>
 800367c:	4653      	mov	r3, sl
 800367e:	08c0      	lsrs	r0, r0, #3
 8003680:	0767      	lsls	r7, r4, #29
 8003682:	4307      	orrs	r7, r0
 8003684:	08e5      	lsrs	r5, r4, #3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d100      	bne.n	800368c <__aeabi_dsub+0x694>
 800368a:	e5b1      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800368c:	2380      	movs	r3, #128	@ 0x80
 800368e:	031b      	lsls	r3, r3, #12
 8003690:	421d      	tst	r5, r3
 8003692:	d008      	beq.n	80036a6 <__aeabi_dsub+0x6ae>
 8003694:	4659      	mov	r1, fp
 8003696:	08c8      	lsrs	r0, r1, #3
 8003698:	4218      	tst	r0, r3
 800369a:	d104      	bne.n	80036a6 <__aeabi_dsub+0x6ae>
 800369c:	08d2      	lsrs	r2, r2, #3
 800369e:	0749      	lsls	r1, r1, #29
 80036a0:	430a      	orrs	r2, r1
 80036a2:	0017      	movs	r7, r2
 80036a4:	0005      	movs	r5, r0
 80036a6:	0f7b      	lsrs	r3, r7, #29
 80036a8:	00ff      	lsls	r7, r7, #3
 80036aa:	08ff      	lsrs	r7, r7, #3
 80036ac:	075b      	lsls	r3, r3, #29
 80036ae:	431f      	orrs	r7, r3
 80036b0:	e59e      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 80036b2:	08c0      	lsrs	r0, r0, #3
 80036b4:	0763      	lsls	r3, r4, #29
 80036b6:	4318      	orrs	r0, r3
 80036b8:	08e5      	lsrs	r5, r4, #3
 80036ba:	2900      	cmp	r1, #0
 80036bc:	d053      	beq.n	8003766 <__aeabi_dsub+0x76e>
 80036be:	2380      	movs	r3, #128	@ 0x80
 80036c0:	031b      	lsls	r3, r3, #12
 80036c2:	421d      	tst	r5, r3
 80036c4:	d00a      	beq.n	80036dc <__aeabi_dsub+0x6e4>
 80036c6:	4659      	mov	r1, fp
 80036c8:	08cc      	lsrs	r4, r1, #3
 80036ca:	421c      	tst	r4, r3
 80036cc:	d106      	bne.n	80036dc <__aeabi_dsub+0x6e4>
 80036ce:	2601      	movs	r6, #1
 80036d0:	4663      	mov	r3, ip
 80036d2:	0025      	movs	r5, r4
 80036d4:	08d0      	lsrs	r0, r2, #3
 80036d6:	0749      	lsls	r1, r1, #29
 80036d8:	4308      	orrs	r0, r1
 80036da:	401e      	ands	r6, r3
 80036dc:	0f47      	lsrs	r7, r0, #29
 80036de:	00c0      	lsls	r0, r0, #3
 80036e0:	08c0      	lsrs	r0, r0, #3
 80036e2:	077f      	lsls	r7, r7, #29
 80036e4:	4307      	orrs	r7, r0
 80036e6:	e583      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 80036e8:	1883      	adds	r3, r0, r2
 80036ea:	4293      	cmp	r3, r2
 80036ec:	4192      	sbcs	r2, r2
 80036ee:	445c      	add	r4, fp
 80036f0:	4252      	negs	r2, r2
 80036f2:	18a5      	adds	r5, r4, r2
 80036f4:	022a      	lsls	r2, r5, #8
 80036f6:	d500      	bpl.n	80036fa <__aeabi_dsub+0x702>
 80036f8:	e724      	b.n	8003544 <__aeabi_dsub+0x54c>
 80036fa:	076f      	lsls	r7, r5, #29
 80036fc:	08db      	lsrs	r3, r3, #3
 80036fe:	431f      	orrs	r7, r3
 8003700:	08ed      	lsrs	r5, r5, #3
 8003702:	2301      	movs	r3, #1
 8003704:	e6d0      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 8003706:	46c0      	nop			@ (mov r8, r8)
 8003708:	000007ff 	.word	0x000007ff
 800370c:	000007fe 	.word	0x000007fe
 8003710:	ff7fffff 	.word	0xff7fffff
 8003714:	465b      	mov	r3, fp
 8003716:	08d2      	lsrs	r2, r2, #3
 8003718:	075f      	lsls	r7, r3, #29
 800371a:	4666      	mov	r6, ip
 800371c:	4317      	orrs	r7, r2
 800371e:	08dd      	lsrs	r5, r3, #3
 8003720:	e566      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 8003722:	0025      	movs	r5, r4
 8003724:	3b20      	subs	r3, #32
 8003726:	40dd      	lsrs	r5, r3
 8003728:	4663      	mov	r3, ip
 800372a:	2b20      	cmp	r3, #32
 800372c:	d005      	beq.n	800373a <__aeabi_dsub+0x742>
 800372e:	2340      	movs	r3, #64	@ 0x40
 8003730:	4661      	mov	r1, ip
 8003732:	1a5b      	subs	r3, r3, r1
 8003734:	409c      	lsls	r4, r3
 8003736:	4320      	orrs	r0, r4
 8003738:	4680      	mov	r8, r0
 800373a:	4647      	mov	r7, r8
 800373c:	1e7b      	subs	r3, r7, #1
 800373e:	419f      	sbcs	r7, r3
 8003740:	432f      	orrs	r7, r5
 8003742:	e5a0      	b.n	8003286 <__aeabi_dsub+0x28e>
 8003744:	2120      	movs	r1, #32
 8003746:	2700      	movs	r7, #0
 8003748:	1a09      	subs	r1, r1, r0
 800374a:	e4d2      	b.n	80030f2 <__aeabi_dsub+0xfa>
 800374c:	2f00      	cmp	r7, #0
 800374e:	d100      	bne.n	8003752 <__aeabi_dsub+0x75a>
 8003750:	e713      	b.n	800357a <__aeabi_dsub+0x582>
 8003752:	465c      	mov	r4, fp
 8003754:	0017      	movs	r7, r2
 8003756:	2500      	movs	r5, #0
 8003758:	e5f6      	b.n	8003348 <__aeabi_dsub+0x350>
 800375a:	08d7      	lsrs	r7, r2, #3
 800375c:	0749      	lsls	r1, r1, #29
 800375e:	2302      	movs	r3, #2
 8003760:	430f      	orrs	r7, r1
 8003762:	092d      	lsrs	r5, r5, #4
 8003764:	e6a0      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 8003766:	0007      	movs	r7, r0
 8003768:	e542      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800376a:	465b      	mov	r3, fp
 800376c:	2601      	movs	r6, #1
 800376e:	075f      	lsls	r7, r3, #29
 8003770:	08dd      	lsrs	r5, r3, #3
 8003772:	4663      	mov	r3, ip
 8003774:	08d2      	lsrs	r2, r2, #3
 8003776:	4317      	orrs	r7, r2
 8003778:	401e      	ands	r6, r3
 800377a:	e539      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800377c:	465b      	mov	r3, fp
 800377e:	08d2      	lsrs	r2, r2, #3
 8003780:	075f      	lsls	r7, r3, #29
 8003782:	4317      	orrs	r7, r2
 8003784:	08dd      	lsrs	r5, r3, #3
 8003786:	e533      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 8003788:	4a1e      	ldr	r2, [pc, #120]	@ (8003804 <__aeabi_dsub+0x80c>)
 800378a:	08db      	lsrs	r3, r3, #3
 800378c:	4022      	ands	r2, r4
 800378e:	0757      	lsls	r7, r2, #29
 8003790:	0252      	lsls	r2, r2, #9
 8003792:	2501      	movs	r5, #1
 8003794:	431f      	orrs	r7, r3
 8003796:	0b14      	lsrs	r4, r2, #12
 8003798:	e5c2      	b.n	8003320 <__aeabi_dsub+0x328>
 800379a:	000e      	movs	r6, r1
 800379c:	2001      	movs	r0, #1
 800379e:	e65f      	b.n	8003460 <__aeabi_dsub+0x468>
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d00d      	beq.n	80037c0 <__aeabi_dsub+0x7c8>
 80037a4:	464b      	mov	r3, r9
 80037a6:	1b5b      	subs	r3, r3, r5
 80037a8:	469c      	mov	ip, r3
 80037aa:	2d00      	cmp	r5, #0
 80037ac:	d100      	bne.n	80037b0 <__aeabi_dsub+0x7b8>
 80037ae:	e548      	b.n	8003242 <__aeabi_dsub+0x24a>
 80037b0:	2701      	movs	r7, #1
 80037b2:	2b38      	cmp	r3, #56	@ 0x38
 80037b4:	dd00      	ble.n	80037b8 <__aeabi_dsub+0x7c0>
 80037b6:	e566      	b.n	8003286 <__aeabi_dsub+0x28e>
 80037b8:	2380      	movs	r3, #128	@ 0x80
 80037ba:	041b      	lsls	r3, r3, #16
 80037bc:	431c      	orrs	r4, r3
 80037be:	e550      	b.n	8003262 <__aeabi_dsub+0x26a>
 80037c0:	1c6b      	adds	r3, r5, #1
 80037c2:	4d11      	ldr	r5, [pc, #68]	@ (8003808 <__aeabi_dsub+0x810>)
 80037c4:	422b      	tst	r3, r5
 80037c6:	d000      	beq.n	80037ca <__aeabi_dsub+0x7d2>
 80037c8:	e673      	b.n	80034b2 <__aeabi_dsub+0x4ba>
 80037ca:	4659      	mov	r1, fp
 80037cc:	0023      	movs	r3, r4
 80037ce:	4311      	orrs	r1, r2
 80037d0:	468a      	mov	sl, r1
 80037d2:	4303      	orrs	r3, r0
 80037d4:	e600      	b.n	80033d8 <__aeabi_dsub+0x3e0>
 80037d6:	0767      	lsls	r7, r4, #29
 80037d8:	08c0      	lsrs	r0, r0, #3
 80037da:	2300      	movs	r3, #0
 80037dc:	4307      	orrs	r7, r0
 80037de:	08e5      	lsrs	r5, r4, #3
 80037e0:	e662      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80037e2:	0764      	lsls	r4, r4, #29
 80037e4:	08ff      	lsrs	r7, r7, #3
 80037e6:	4327      	orrs	r7, r4
 80037e8:	0905      	lsrs	r5, r0, #4
 80037ea:	e65d      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80037ec:	08d2      	lsrs	r2, r2, #3
 80037ee:	0749      	lsls	r1, r1, #29
 80037f0:	4311      	orrs	r1, r2
 80037f2:	000f      	movs	r7, r1
 80037f4:	2302      	movs	r3, #2
 80037f6:	092d      	lsrs	r5, r5, #4
 80037f8:	e656      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80037fa:	0007      	movs	r7, r0
 80037fc:	e5a4      	b.n	8003348 <__aeabi_dsub+0x350>
 80037fe:	0038      	movs	r0, r7
 8003800:	e48f      	b.n	8003122 <__aeabi_dsub+0x12a>
 8003802:	46c0      	nop			@ (mov r8, r8)
 8003804:	ff7fffff 	.word	0xff7fffff
 8003808:	000007fe 	.word	0x000007fe

0800380c <__aeabi_dcmpun>:
 800380c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800380e:	46c6      	mov	lr, r8
 8003810:	031e      	lsls	r6, r3, #12
 8003812:	0b36      	lsrs	r6, r6, #12
 8003814:	46b0      	mov	r8, r6
 8003816:	4e0d      	ldr	r6, [pc, #52]	@ (800384c <__aeabi_dcmpun+0x40>)
 8003818:	030c      	lsls	r4, r1, #12
 800381a:	004d      	lsls	r5, r1, #1
 800381c:	005f      	lsls	r7, r3, #1
 800381e:	b500      	push	{lr}
 8003820:	0b24      	lsrs	r4, r4, #12
 8003822:	0d6d      	lsrs	r5, r5, #21
 8003824:	0d7f      	lsrs	r7, r7, #21
 8003826:	42b5      	cmp	r5, r6
 8003828:	d00b      	beq.n	8003842 <__aeabi_dcmpun+0x36>
 800382a:	4908      	ldr	r1, [pc, #32]	@ (800384c <__aeabi_dcmpun+0x40>)
 800382c:	2000      	movs	r0, #0
 800382e:	428f      	cmp	r7, r1
 8003830:	d104      	bne.n	800383c <__aeabi_dcmpun+0x30>
 8003832:	4646      	mov	r6, r8
 8003834:	4316      	orrs	r6, r2
 8003836:	0030      	movs	r0, r6
 8003838:	1e43      	subs	r3, r0, #1
 800383a:	4198      	sbcs	r0, r3
 800383c:	bc80      	pop	{r7}
 800383e:	46b8      	mov	r8, r7
 8003840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003842:	4304      	orrs	r4, r0
 8003844:	2001      	movs	r0, #1
 8003846:	2c00      	cmp	r4, #0
 8003848:	d1f8      	bne.n	800383c <__aeabi_dcmpun+0x30>
 800384a:	e7ee      	b.n	800382a <__aeabi_dcmpun+0x1e>
 800384c:	000007ff 	.word	0x000007ff

08003850 <__aeabi_d2iz>:
 8003850:	000b      	movs	r3, r1
 8003852:	0002      	movs	r2, r0
 8003854:	b570      	push	{r4, r5, r6, lr}
 8003856:	4d16      	ldr	r5, [pc, #88]	@ (80038b0 <__aeabi_d2iz+0x60>)
 8003858:	030c      	lsls	r4, r1, #12
 800385a:	b082      	sub	sp, #8
 800385c:	0049      	lsls	r1, r1, #1
 800385e:	2000      	movs	r0, #0
 8003860:	9200      	str	r2, [sp, #0]
 8003862:	9301      	str	r3, [sp, #4]
 8003864:	0b24      	lsrs	r4, r4, #12
 8003866:	0d49      	lsrs	r1, r1, #21
 8003868:	0fde      	lsrs	r6, r3, #31
 800386a:	42a9      	cmp	r1, r5
 800386c:	dd04      	ble.n	8003878 <__aeabi_d2iz+0x28>
 800386e:	4811      	ldr	r0, [pc, #68]	@ (80038b4 <__aeabi_d2iz+0x64>)
 8003870:	4281      	cmp	r1, r0
 8003872:	dd03      	ble.n	800387c <__aeabi_d2iz+0x2c>
 8003874:	4b10      	ldr	r3, [pc, #64]	@ (80038b8 <__aeabi_d2iz+0x68>)
 8003876:	18f0      	adds	r0, r6, r3
 8003878:	b002      	add	sp, #8
 800387a:	bd70      	pop	{r4, r5, r6, pc}
 800387c:	2080      	movs	r0, #128	@ 0x80
 800387e:	0340      	lsls	r0, r0, #13
 8003880:	4320      	orrs	r0, r4
 8003882:	4c0e      	ldr	r4, [pc, #56]	@ (80038bc <__aeabi_d2iz+0x6c>)
 8003884:	1a64      	subs	r4, r4, r1
 8003886:	2c1f      	cmp	r4, #31
 8003888:	dd08      	ble.n	800389c <__aeabi_d2iz+0x4c>
 800388a:	4b0d      	ldr	r3, [pc, #52]	@ (80038c0 <__aeabi_d2iz+0x70>)
 800388c:	1a5b      	subs	r3, r3, r1
 800388e:	40d8      	lsrs	r0, r3
 8003890:	0003      	movs	r3, r0
 8003892:	4258      	negs	r0, r3
 8003894:	2e00      	cmp	r6, #0
 8003896:	d1ef      	bne.n	8003878 <__aeabi_d2iz+0x28>
 8003898:	0018      	movs	r0, r3
 800389a:	e7ed      	b.n	8003878 <__aeabi_d2iz+0x28>
 800389c:	4b09      	ldr	r3, [pc, #36]	@ (80038c4 <__aeabi_d2iz+0x74>)
 800389e:	9a00      	ldr	r2, [sp, #0]
 80038a0:	469c      	mov	ip, r3
 80038a2:	0003      	movs	r3, r0
 80038a4:	4461      	add	r1, ip
 80038a6:	408b      	lsls	r3, r1
 80038a8:	40e2      	lsrs	r2, r4
 80038aa:	4313      	orrs	r3, r2
 80038ac:	e7f1      	b.n	8003892 <__aeabi_d2iz+0x42>
 80038ae:	46c0      	nop			@ (mov r8, r8)
 80038b0:	000003fe 	.word	0x000003fe
 80038b4:	0000041d 	.word	0x0000041d
 80038b8:	7fffffff 	.word	0x7fffffff
 80038bc:	00000433 	.word	0x00000433
 80038c0:	00000413 	.word	0x00000413
 80038c4:	fffffbed 	.word	0xfffffbed

080038c8 <__aeabi_i2d>:
 80038c8:	b570      	push	{r4, r5, r6, lr}
 80038ca:	2800      	cmp	r0, #0
 80038cc:	d016      	beq.n	80038fc <__aeabi_i2d+0x34>
 80038ce:	17c3      	asrs	r3, r0, #31
 80038d0:	18c5      	adds	r5, r0, r3
 80038d2:	405d      	eors	r5, r3
 80038d4:	0fc4      	lsrs	r4, r0, #31
 80038d6:	0028      	movs	r0, r5
 80038d8:	f7fc fe2a 	bl	8000530 <__clzsi2>
 80038dc:	4b10      	ldr	r3, [pc, #64]	@ (8003920 <__aeabi_i2d+0x58>)
 80038de:	1a1b      	subs	r3, r3, r0
 80038e0:	055b      	lsls	r3, r3, #21
 80038e2:	0d5b      	lsrs	r3, r3, #21
 80038e4:	280a      	cmp	r0, #10
 80038e6:	dc14      	bgt.n	8003912 <__aeabi_i2d+0x4a>
 80038e8:	0002      	movs	r2, r0
 80038ea:	002e      	movs	r6, r5
 80038ec:	3215      	adds	r2, #21
 80038ee:	4096      	lsls	r6, r2
 80038f0:	220b      	movs	r2, #11
 80038f2:	1a12      	subs	r2, r2, r0
 80038f4:	40d5      	lsrs	r5, r2
 80038f6:	032d      	lsls	r5, r5, #12
 80038f8:	0b2d      	lsrs	r5, r5, #12
 80038fa:	e003      	b.n	8003904 <__aeabi_i2d+0x3c>
 80038fc:	2400      	movs	r4, #0
 80038fe:	2300      	movs	r3, #0
 8003900:	2500      	movs	r5, #0
 8003902:	2600      	movs	r6, #0
 8003904:	051b      	lsls	r3, r3, #20
 8003906:	432b      	orrs	r3, r5
 8003908:	07e4      	lsls	r4, r4, #31
 800390a:	4323      	orrs	r3, r4
 800390c:	0030      	movs	r0, r6
 800390e:	0019      	movs	r1, r3
 8003910:	bd70      	pop	{r4, r5, r6, pc}
 8003912:	380b      	subs	r0, #11
 8003914:	4085      	lsls	r5, r0
 8003916:	032d      	lsls	r5, r5, #12
 8003918:	2600      	movs	r6, #0
 800391a:	0b2d      	lsrs	r5, r5, #12
 800391c:	e7f2      	b.n	8003904 <__aeabi_i2d+0x3c>
 800391e:	46c0      	nop			@ (mov r8, r8)
 8003920:	0000041e 	.word	0x0000041e

08003924 <__aeabi_ui2d>:
 8003924:	b510      	push	{r4, lr}
 8003926:	1e04      	subs	r4, r0, #0
 8003928:	d010      	beq.n	800394c <__aeabi_ui2d+0x28>
 800392a:	f7fc fe01 	bl	8000530 <__clzsi2>
 800392e:	4b0e      	ldr	r3, [pc, #56]	@ (8003968 <__aeabi_ui2d+0x44>)
 8003930:	1a1b      	subs	r3, r3, r0
 8003932:	055b      	lsls	r3, r3, #21
 8003934:	0d5b      	lsrs	r3, r3, #21
 8003936:	280a      	cmp	r0, #10
 8003938:	dc0f      	bgt.n	800395a <__aeabi_ui2d+0x36>
 800393a:	220b      	movs	r2, #11
 800393c:	0021      	movs	r1, r4
 800393e:	1a12      	subs	r2, r2, r0
 8003940:	40d1      	lsrs	r1, r2
 8003942:	3015      	adds	r0, #21
 8003944:	030a      	lsls	r2, r1, #12
 8003946:	4084      	lsls	r4, r0
 8003948:	0b12      	lsrs	r2, r2, #12
 800394a:	e001      	b.n	8003950 <__aeabi_ui2d+0x2c>
 800394c:	2300      	movs	r3, #0
 800394e:	2200      	movs	r2, #0
 8003950:	051b      	lsls	r3, r3, #20
 8003952:	4313      	orrs	r3, r2
 8003954:	0020      	movs	r0, r4
 8003956:	0019      	movs	r1, r3
 8003958:	bd10      	pop	{r4, pc}
 800395a:	0022      	movs	r2, r4
 800395c:	380b      	subs	r0, #11
 800395e:	4082      	lsls	r2, r0
 8003960:	0312      	lsls	r2, r2, #12
 8003962:	2400      	movs	r4, #0
 8003964:	0b12      	lsrs	r2, r2, #12
 8003966:	e7f3      	b.n	8003950 <__aeabi_ui2d+0x2c>
 8003968:	0000041e 	.word	0x0000041e

0800396c <__aeabi_f2d>:
 800396c:	b570      	push	{r4, r5, r6, lr}
 800396e:	0242      	lsls	r2, r0, #9
 8003970:	0043      	lsls	r3, r0, #1
 8003972:	0fc4      	lsrs	r4, r0, #31
 8003974:	20fe      	movs	r0, #254	@ 0xfe
 8003976:	0e1b      	lsrs	r3, r3, #24
 8003978:	1c59      	adds	r1, r3, #1
 800397a:	0a55      	lsrs	r5, r2, #9
 800397c:	4208      	tst	r0, r1
 800397e:	d00c      	beq.n	800399a <__aeabi_f2d+0x2e>
 8003980:	21e0      	movs	r1, #224	@ 0xe0
 8003982:	0089      	lsls	r1, r1, #2
 8003984:	468c      	mov	ip, r1
 8003986:	076d      	lsls	r5, r5, #29
 8003988:	0b12      	lsrs	r2, r2, #12
 800398a:	4463      	add	r3, ip
 800398c:	051b      	lsls	r3, r3, #20
 800398e:	4313      	orrs	r3, r2
 8003990:	07e4      	lsls	r4, r4, #31
 8003992:	4323      	orrs	r3, r4
 8003994:	0028      	movs	r0, r5
 8003996:	0019      	movs	r1, r3
 8003998:	bd70      	pop	{r4, r5, r6, pc}
 800399a:	2b00      	cmp	r3, #0
 800399c:	d114      	bne.n	80039c8 <__aeabi_f2d+0x5c>
 800399e:	2d00      	cmp	r5, #0
 80039a0:	d01b      	beq.n	80039da <__aeabi_f2d+0x6e>
 80039a2:	0028      	movs	r0, r5
 80039a4:	f7fc fdc4 	bl	8000530 <__clzsi2>
 80039a8:	280a      	cmp	r0, #10
 80039aa:	dc1c      	bgt.n	80039e6 <__aeabi_f2d+0x7a>
 80039ac:	230b      	movs	r3, #11
 80039ae:	002a      	movs	r2, r5
 80039b0:	1a1b      	subs	r3, r3, r0
 80039b2:	40da      	lsrs	r2, r3
 80039b4:	0003      	movs	r3, r0
 80039b6:	3315      	adds	r3, #21
 80039b8:	409d      	lsls	r5, r3
 80039ba:	4b0e      	ldr	r3, [pc, #56]	@ (80039f4 <__aeabi_f2d+0x88>)
 80039bc:	0312      	lsls	r2, r2, #12
 80039be:	1a1b      	subs	r3, r3, r0
 80039c0:	055b      	lsls	r3, r3, #21
 80039c2:	0b12      	lsrs	r2, r2, #12
 80039c4:	0d5b      	lsrs	r3, r3, #21
 80039c6:	e7e1      	b.n	800398c <__aeabi_f2d+0x20>
 80039c8:	2d00      	cmp	r5, #0
 80039ca:	d009      	beq.n	80039e0 <__aeabi_f2d+0x74>
 80039cc:	0b13      	lsrs	r3, r2, #12
 80039ce:	2280      	movs	r2, #128	@ 0x80
 80039d0:	0312      	lsls	r2, r2, #12
 80039d2:	431a      	orrs	r2, r3
 80039d4:	076d      	lsls	r5, r5, #29
 80039d6:	4b08      	ldr	r3, [pc, #32]	@ (80039f8 <__aeabi_f2d+0x8c>)
 80039d8:	e7d8      	b.n	800398c <__aeabi_f2d+0x20>
 80039da:	2300      	movs	r3, #0
 80039dc:	2200      	movs	r2, #0
 80039de:	e7d5      	b.n	800398c <__aeabi_f2d+0x20>
 80039e0:	2200      	movs	r2, #0
 80039e2:	4b05      	ldr	r3, [pc, #20]	@ (80039f8 <__aeabi_f2d+0x8c>)
 80039e4:	e7d2      	b.n	800398c <__aeabi_f2d+0x20>
 80039e6:	0003      	movs	r3, r0
 80039e8:	002a      	movs	r2, r5
 80039ea:	3b0b      	subs	r3, #11
 80039ec:	409a      	lsls	r2, r3
 80039ee:	2500      	movs	r5, #0
 80039f0:	e7e3      	b.n	80039ba <__aeabi_f2d+0x4e>
 80039f2:	46c0      	nop			@ (mov r8, r8)
 80039f4:	00000389 	.word	0x00000389
 80039f8:	000007ff 	.word	0x000007ff

080039fc <__aeabi_d2f>:
 80039fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039fe:	004b      	lsls	r3, r1, #1
 8003a00:	030f      	lsls	r7, r1, #12
 8003a02:	0d5b      	lsrs	r3, r3, #21
 8003a04:	4c3a      	ldr	r4, [pc, #232]	@ (8003af0 <__aeabi_d2f+0xf4>)
 8003a06:	0f45      	lsrs	r5, r0, #29
 8003a08:	b083      	sub	sp, #12
 8003a0a:	0a7f      	lsrs	r7, r7, #9
 8003a0c:	1c5e      	adds	r6, r3, #1
 8003a0e:	432f      	orrs	r7, r5
 8003a10:	9000      	str	r0, [sp, #0]
 8003a12:	9101      	str	r1, [sp, #4]
 8003a14:	0fca      	lsrs	r2, r1, #31
 8003a16:	00c5      	lsls	r5, r0, #3
 8003a18:	4226      	tst	r6, r4
 8003a1a:	d00b      	beq.n	8003a34 <__aeabi_d2f+0x38>
 8003a1c:	4935      	ldr	r1, [pc, #212]	@ (8003af4 <__aeabi_d2f+0xf8>)
 8003a1e:	185c      	adds	r4, r3, r1
 8003a20:	2cfe      	cmp	r4, #254	@ 0xfe
 8003a22:	dd13      	ble.n	8003a4c <__aeabi_d2f+0x50>
 8003a24:	20ff      	movs	r0, #255	@ 0xff
 8003a26:	2300      	movs	r3, #0
 8003a28:	05c0      	lsls	r0, r0, #23
 8003a2a:	4318      	orrs	r0, r3
 8003a2c:	07d2      	lsls	r2, r2, #31
 8003a2e:	4310      	orrs	r0, r2
 8003a30:	b003      	add	sp, #12
 8003a32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a34:	433d      	orrs	r5, r7
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <__aeabi_d2f+0x42>
 8003a3a:	2000      	movs	r0, #0
 8003a3c:	e7f4      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003a3e:	2d00      	cmp	r5, #0
 8003a40:	d0f0      	beq.n	8003a24 <__aeabi_d2f+0x28>
 8003a42:	2380      	movs	r3, #128	@ 0x80
 8003a44:	03db      	lsls	r3, r3, #15
 8003a46:	20ff      	movs	r0, #255	@ 0xff
 8003a48:	433b      	orrs	r3, r7
 8003a4a:	e7ed      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003a4c:	2c00      	cmp	r4, #0
 8003a4e:	dd0c      	ble.n	8003a6a <__aeabi_d2f+0x6e>
 8003a50:	9b00      	ldr	r3, [sp, #0]
 8003a52:	00ff      	lsls	r7, r7, #3
 8003a54:	019b      	lsls	r3, r3, #6
 8003a56:	1e58      	subs	r0, r3, #1
 8003a58:	4183      	sbcs	r3, r0
 8003a5a:	0f69      	lsrs	r1, r5, #29
 8003a5c:	433b      	orrs	r3, r7
 8003a5e:	430b      	orrs	r3, r1
 8003a60:	0759      	lsls	r1, r3, #29
 8003a62:	d127      	bne.n	8003ab4 <__aeabi_d2f+0xb8>
 8003a64:	08db      	lsrs	r3, r3, #3
 8003a66:	b2e0      	uxtb	r0, r4
 8003a68:	e7de      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003a6a:	0021      	movs	r1, r4
 8003a6c:	3117      	adds	r1, #23
 8003a6e:	db31      	blt.n	8003ad4 <__aeabi_d2f+0xd8>
 8003a70:	2180      	movs	r1, #128	@ 0x80
 8003a72:	201e      	movs	r0, #30
 8003a74:	0409      	lsls	r1, r1, #16
 8003a76:	4339      	orrs	r1, r7
 8003a78:	1b00      	subs	r0, r0, r4
 8003a7a:	281f      	cmp	r0, #31
 8003a7c:	dd2d      	ble.n	8003ada <__aeabi_d2f+0xde>
 8003a7e:	2602      	movs	r6, #2
 8003a80:	4276      	negs	r6, r6
 8003a82:	1b34      	subs	r4, r6, r4
 8003a84:	000e      	movs	r6, r1
 8003a86:	40e6      	lsrs	r6, r4
 8003a88:	0034      	movs	r4, r6
 8003a8a:	2820      	cmp	r0, #32
 8003a8c:	d004      	beq.n	8003a98 <__aeabi_d2f+0x9c>
 8003a8e:	481a      	ldr	r0, [pc, #104]	@ (8003af8 <__aeabi_d2f+0xfc>)
 8003a90:	4684      	mov	ip, r0
 8003a92:	4463      	add	r3, ip
 8003a94:	4099      	lsls	r1, r3
 8003a96:	430d      	orrs	r5, r1
 8003a98:	002b      	movs	r3, r5
 8003a9a:	1e59      	subs	r1, r3, #1
 8003a9c:	418b      	sbcs	r3, r1
 8003a9e:	4323      	orrs	r3, r4
 8003aa0:	0759      	lsls	r1, r3, #29
 8003aa2:	d003      	beq.n	8003aac <__aeabi_d2f+0xb0>
 8003aa4:	210f      	movs	r1, #15
 8003aa6:	4019      	ands	r1, r3
 8003aa8:	2904      	cmp	r1, #4
 8003aaa:	d10b      	bne.n	8003ac4 <__aeabi_d2f+0xc8>
 8003aac:	019b      	lsls	r3, r3, #6
 8003aae:	2000      	movs	r0, #0
 8003ab0:	0a5b      	lsrs	r3, r3, #9
 8003ab2:	e7b9      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ab4:	210f      	movs	r1, #15
 8003ab6:	4019      	ands	r1, r3
 8003ab8:	2904      	cmp	r1, #4
 8003aba:	d104      	bne.n	8003ac6 <__aeabi_d2f+0xca>
 8003abc:	019b      	lsls	r3, r3, #6
 8003abe:	0a5b      	lsrs	r3, r3, #9
 8003ac0:	b2e0      	uxtb	r0, r4
 8003ac2:	e7b1      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ac4:	2400      	movs	r4, #0
 8003ac6:	3304      	adds	r3, #4
 8003ac8:	0159      	lsls	r1, r3, #5
 8003aca:	d5f7      	bpl.n	8003abc <__aeabi_d2f+0xc0>
 8003acc:	3401      	adds	r4, #1
 8003ace:	2300      	movs	r3, #0
 8003ad0:	b2e0      	uxtb	r0, r4
 8003ad2:	e7a9      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	e7a6      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ada:	4c08      	ldr	r4, [pc, #32]	@ (8003afc <__aeabi_d2f+0x100>)
 8003adc:	191c      	adds	r4, r3, r4
 8003ade:	002b      	movs	r3, r5
 8003ae0:	40a5      	lsls	r5, r4
 8003ae2:	40c3      	lsrs	r3, r0
 8003ae4:	40a1      	lsls	r1, r4
 8003ae6:	1e68      	subs	r0, r5, #1
 8003ae8:	4185      	sbcs	r5, r0
 8003aea:	4329      	orrs	r1, r5
 8003aec:	430b      	orrs	r3, r1
 8003aee:	e7d7      	b.n	8003aa0 <__aeabi_d2f+0xa4>
 8003af0:	000007fe 	.word	0x000007fe
 8003af4:	fffffc80 	.word	0xfffffc80
 8003af8:	fffffca2 	.word	0xfffffca2
 8003afc:	fffffc82 	.word	0xfffffc82

08003b00 <__clzdi2>:
 8003b00:	b510      	push	{r4, lr}
 8003b02:	2900      	cmp	r1, #0
 8003b04:	d103      	bne.n	8003b0e <__clzdi2+0xe>
 8003b06:	f7fc fd13 	bl	8000530 <__clzsi2>
 8003b0a:	3020      	adds	r0, #32
 8003b0c:	e002      	b.n	8003b14 <__clzdi2+0x14>
 8003b0e:	0008      	movs	r0, r1
 8003b10:	f7fc fd0e 	bl	8000530 <__clzsi2>
 8003b14:	bd10      	pop	{r4, pc}
 8003b16:	46c0      	nop			@ (mov r8, r8)

08003b18 <__divdi3>:
 8003b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b1a:	464f      	mov	r7, r9
 8003b1c:	4646      	mov	r6, r8
 8003b1e:	46d6      	mov	lr, sl
 8003b20:	b5c0      	push	{r6, r7, lr}
 8003b22:	0006      	movs	r6, r0
 8003b24:	000f      	movs	r7, r1
 8003b26:	0010      	movs	r0, r2
 8003b28:	0019      	movs	r1, r3
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	2f00      	cmp	r7, #0
 8003b2e:	db5d      	blt.n	8003bec <__divdi3+0xd4>
 8003b30:	0034      	movs	r4, r6
 8003b32:	003d      	movs	r5, r7
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	db0b      	blt.n	8003b50 <__divdi3+0x38>
 8003b38:	0016      	movs	r6, r2
 8003b3a:	001f      	movs	r7, r3
 8003b3c:	42ab      	cmp	r3, r5
 8003b3e:	d917      	bls.n	8003b70 <__divdi3+0x58>
 8003b40:	2000      	movs	r0, #0
 8003b42:	2100      	movs	r1, #0
 8003b44:	b002      	add	sp, #8
 8003b46:	bce0      	pop	{r5, r6, r7}
 8003b48:	46ba      	mov	sl, r7
 8003b4a:	46b1      	mov	r9, r6
 8003b4c:	46a8      	mov	r8, r5
 8003b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b50:	2700      	movs	r7, #0
 8003b52:	4246      	negs	r6, r0
 8003b54:	418f      	sbcs	r7, r1
 8003b56:	42af      	cmp	r7, r5
 8003b58:	d8f2      	bhi.n	8003b40 <__divdi3+0x28>
 8003b5a:	d100      	bne.n	8003b5e <__divdi3+0x46>
 8003b5c:	e0a0      	b.n	8003ca0 <__divdi3+0x188>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	425b      	negs	r3, r3
 8003b62:	4699      	mov	r9, r3
 8003b64:	e009      	b.n	8003b7a <__divdi3+0x62>
 8003b66:	2700      	movs	r7, #0
 8003b68:	4246      	negs	r6, r0
 8003b6a:	418f      	sbcs	r7, r1
 8003b6c:	42af      	cmp	r7, r5
 8003b6e:	d8e7      	bhi.n	8003b40 <__divdi3+0x28>
 8003b70:	42af      	cmp	r7, r5
 8003b72:	d100      	bne.n	8003b76 <__divdi3+0x5e>
 8003b74:	e090      	b.n	8003c98 <__divdi3+0x180>
 8003b76:	2300      	movs	r3, #0
 8003b78:	4699      	mov	r9, r3
 8003b7a:	0039      	movs	r1, r7
 8003b7c:	0030      	movs	r0, r6
 8003b7e:	f7ff ffbf 	bl	8003b00 <__clzdi2>
 8003b82:	4680      	mov	r8, r0
 8003b84:	0029      	movs	r1, r5
 8003b86:	0020      	movs	r0, r4
 8003b88:	f7ff ffba 	bl	8003b00 <__clzdi2>
 8003b8c:	4643      	mov	r3, r8
 8003b8e:	1a1b      	subs	r3, r3, r0
 8003b90:	4698      	mov	r8, r3
 8003b92:	3b20      	subs	r3, #32
 8003b94:	d475      	bmi.n	8003c82 <__divdi3+0x16a>
 8003b96:	0031      	movs	r1, r6
 8003b98:	4099      	lsls	r1, r3
 8003b9a:	469a      	mov	sl, r3
 8003b9c:	000b      	movs	r3, r1
 8003b9e:	0031      	movs	r1, r6
 8003ba0:	4640      	mov	r0, r8
 8003ba2:	4081      	lsls	r1, r0
 8003ba4:	000a      	movs	r2, r1
 8003ba6:	42ab      	cmp	r3, r5
 8003ba8:	d82e      	bhi.n	8003c08 <__divdi3+0xf0>
 8003baa:	d02b      	beq.n	8003c04 <__divdi3+0xec>
 8003bac:	4651      	mov	r1, sl
 8003bae:	1aa4      	subs	r4, r4, r2
 8003bb0:	419d      	sbcs	r5, r3
 8003bb2:	2900      	cmp	r1, #0
 8003bb4:	da00      	bge.n	8003bb8 <__divdi3+0xa0>
 8003bb6:	e090      	b.n	8003cda <__divdi3+0x1c2>
 8003bb8:	2100      	movs	r1, #0
 8003bba:	2000      	movs	r0, #0
 8003bbc:	2601      	movs	r6, #1
 8003bbe:	9000      	str	r0, [sp, #0]
 8003bc0:	9101      	str	r1, [sp, #4]
 8003bc2:	4651      	mov	r1, sl
 8003bc4:	408e      	lsls	r6, r1
 8003bc6:	9601      	str	r6, [sp, #4]
 8003bc8:	4641      	mov	r1, r8
 8003bca:	2601      	movs	r6, #1
 8003bcc:	408e      	lsls	r6, r1
 8003bce:	4641      	mov	r1, r8
 8003bd0:	9600      	str	r6, [sp, #0]
 8003bd2:	2900      	cmp	r1, #0
 8003bd4:	d11f      	bne.n	8003c16 <__divdi3+0xfe>
 8003bd6:	9800      	ldr	r0, [sp, #0]
 8003bd8:	9901      	ldr	r1, [sp, #4]
 8003bda:	464b      	mov	r3, r9
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d0b1      	beq.n	8003b44 <__divdi3+0x2c>
 8003be0:	0003      	movs	r3, r0
 8003be2:	000c      	movs	r4, r1
 8003be4:	2100      	movs	r1, #0
 8003be6:	4258      	negs	r0, r3
 8003be8:	41a1      	sbcs	r1, r4
 8003bea:	e7ab      	b.n	8003b44 <__divdi3+0x2c>
 8003bec:	2500      	movs	r5, #0
 8003bee:	4274      	negs	r4, r6
 8003bf0:	41bd      	sbcs	r5, r7
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	dbb7      	blt.n	8003b66 <__divdi3+0x4e>
 8003bf6:	0016      	movs	r6, r2
 8003bf8:	001f      	movs	r7, r3
 8003bfa:	42ab      	cmp	r3, r5
 8003bfc:	d8a0      	bhi.n	8003b40 <__divdi3+0x28>
 8003bfe:	42af      	cmp	r7, r5
 8003c00:	d1ad      	bne.n	8003b5e <__divdi3+0x46>
 8003c02:	e04d      	b.n	8003ca0 <__divdi3+0x188>
 8003c04:	42a1      	cmp	r1, r4
 8003c06:	d9d1      	bls.n	8003bac <__divdi3+0x94>
 8003c08:	2100      	movs	r1, #0
 8003c0a:	2000      	movs	r0, #0
 8003c0c:	9000      	str	r0, [sp, #0]
 8003c0e:	9101      	str	r1, [sp, #4]
 8003c10:	4641      	mov	r1, r8
 8003c12:	2900      	cmp	r1, #0
 8003c14:	d0df      	beq.n	8003bd6 <__divdi3+0xbe>
 8003c16:	07d9      	lsls	r1, r3, #31
 8003c18:	0856      	lsrs	r6, r2, #1
 8003c1a:	085f      	lsrs	r7, r3, #1
 8003c1c:	430e      	orrs	r6, r1
 8003c1e:	4643      	mov	r3, r8
 8003c20:	e00e      	b.n	8003c40 <__divdi3+0x128>
 8003c22:	42af      	cmp	r7, r5
 8003c24:	d101      	bne.n	8003c2a <__divdi3+0x112>
 8003c26:	42a6      	cmp	r6, r4
 8003c28:	d80c      	bhi.n	8003c44 <__divdi3+0x12c>
 8003c2a:	1ba4      	subs	r4, r4, r6
 8003c2c:	41bd      	sbcs	r5, r7
 8003c2e:	2101      	movs	r1, #1
 8003c30:	1924      	adds	r4, r4, r4
 8003c32:	416d      	adcs	r5, r5
 8003c34:	2200      	movs	r2, #0
 8003c36:	3b01      	subs	r3, #1
 8003c38:	1864      	adds	r4, r4, r1
 8003c3a:	4155      	adcs	r5, r2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d006      	beq.n	8003c4e <__divdi3+0x136>
 8003c40:	42af      	cmp	r7, r5
 8003c42:	d9ee      	bls.n	8003c22 <__divdi3+0x10a>
 8003c44:	3b01      	subs	r3, #1
 8003c46:	1924      	adds	r4, r4, r4
 8003c48:	416d      	adcs	r5, r5
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1f8      	bne.n	8003c40 <__divdi3+0x128>
 8003c4e:	9a00      	ldr	r2, [sp, #0]
 8003c50:	9b01      	ldr	r3, [sp, #4]
 8003c52:	4651      	mov	r1, sl
 8003c54:	1912      	adds	r2, r2, r4
 8003c56:	416b      	adcs	r3, r5
 8003c58:	2900      	cmp	r1, #0
 8003c5a:	db25      	blt.n	8003ca8 <__divdi3+0x190>
 8003c5c:	002e      	movs	r6, r5
 8003c5e:	002c      	movs	r4, r5
 8003c60:	40ce      	lsrs	r6, r1
 8003c62:	4641      	mov	r1, r8
 8003c64:	40cc      	lsrs	r4, r1
 8003c66:	4651      	mov	r1, sl
 8003c68:	2900      	cmp	r1, #0
 8003c6a:	db2d      	blt.n	8003cc8 <__divdi3+0x1b0>
 8003c6c:	0034      	movs	r4, r6
 8003c6e:	408c      	lsls	r4, r1
 8003c70:	0021      	movs	r1, r4
 8003c72:	4644      	mov	r4, r8
 8003c74:	40a6      	lsls	r6, r4
 8003c76:	0030      	movs	r0, r6
 8003c78:	1a12      	subs	r2, r2, r0
 8003c7a:	418b      	sbcs	r3, r1
 8003c7c:	9200      	str	r2, [sp, #0]
 8003c7e:	9301      	str	r3, [sp, #4]
 8003c80:	e7a9      	b.n	8003bd6 <__divdi3+0xbe>
 8003c82:	4642      	mov	r2, r8
 8003c84:	0038      	movs	r0, r7
 8003c86:	469a      	mov	sl, r3
 8003c88:	2320      	movs	r3, #32
 8003c8a:	0031      	movs	r1, r6
 8003c8c:	4090      	lsls	r0, r2
 8003c8e:	1a9b      	subs	r3, r3, r2
 8003c90:	40d9      	lsrs	r1, r3
 8003c92:	0003      	movs	r3, r0
 8003c94:	430b      	orrs	r3, r1
 8003c96:	e782      	b.n	8003b9e <__divdi3+0x86>
 8003c98:	42a6      	cmp	r6, r4
 8003c9a:	d900      	bls.n	8003c9e <__divdi3+0x186>
 8003c9c:	e750      	b.n	8003b40 <__divdi3+0x28>
 8003c9e:	e76a      	b.n	8003b76 <__divdi3+0x5e>
 8003ca0:	42a6      	cmp	r6, r4
 8003ca2:	d800      	bhi.n	8003ca6 <__divdi3+0x18e>
 8003ca4:	e75b      	b.n	8003b5e <__divdi3+0x46>
 8003ca6:	e74b      	b.n	8003b40 <__divdi3+0x28>
 8003ca8:	4640      	mov	r0, r8
 8003caa:	2120      	movs	r1, #32
 8003cac:	1a09      	subs	r1, r1, r0
 8003cae:	0028      	movs	r0, r5
 8003cb0:	4088      	lsls	r0, r1
 8003cb2:	0026      	movs	r6, r4
 8003cb4:	0001      	movs	r1, r0
 8003cb6:	4640      	mov	r0, r8
 8003cb8:	40c6      	lsrs	r6, r0
 8003cba:	002c      	movs	r4, r5
 8003cbc:	430e      	orrs	r6, r1
 8003cbe:	4641      	mov	r1, r8
 8003cc0:	40cc      	lsrs	r4, r1
 8003cc2:	4651      	mov	r1, sl
 8003cc4:	2900      	cmp	r1, #0
 8003cc6:	dad1      	bge.n	8003c6c <__divdi3+0x154>
 8003cc8:	4640      	mov	r0, r8
 8003cca:	2120      	movs	r1, #32
 8003ccc:	0035      	movs	r5, r6
 8003cce:	4084      	lsls	r4, r0
 8003cd0:	1a09      	subs	r1, r1, r0
 8003cd2:	40cd      	lsrs	r5, r1
 8003cd4:	0021      	movs	r1, r4
 8003cd6:	4329      	orrs	r1, r5
 8003cd8:	e7cb      	b.n	8003c72 <__divdi3+0x15a>
 8003cda:	4641      	mov	r1, r8
 8003cdc:	2620      	movs	r6, #32
 8003cde:	2701      	movs	r7, #1
 8003ce0:	1a76      	subs	r6, r6, r1
 8003ce2:	2000      	movs	r0, #0
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	40f7      	lsrs	r7, r6
 8003ce8:	9000      	str	r0, [sp, #0]
 8003cea:	9101      	str	r1, [sp, #4]
 8003cec:	9701      	str	r7, [sp, #4]
 8003cee:	e76b      	b.n	8003bc8 <__divdi3+0xb0>

08003cf0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003cf4:	f3bf 8f4f 	dsb	sy
}
 8003cf8:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cfa:	4b04      	ldr	r3, [pc, #16]	@ (8003d0c <__NVIC_SystemReset+0x1c>)
 8003cfc:	4a04      	ldr	r2, [pc, #16]	@ (8003d10 <__NVIC_SystemReset+0x20>)
 8003cfe:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003d00:	f3bf 8f4f 	dsb	sy
}
 8003d04:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003d06:	46c0      	nop			@ (mov r8, r8)
 8003d08:	e7fd      	b.n	8003d06 <__NVIC_SystemReset+0x16>
 8003d0a:	46c0      	nop			@ (mov r8, r8)
 8003d0c:	e000ed00 	.word	0xe000ed00
 8003d10:	05fa0004 	.word	0x05fa0004

08003d14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003d18:	f00a f868 	bl	800ddec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003d1c:	f000 f842 	bl	8003da4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* Early GPIO init for bootloader check - MX_GPIO_Init will be called again below but that is OK */
  MX_GPIO_Init();
 8003d20:	f000 fc06 	bl	8004530 <MX_GPIO_Init>
  CheckBootloaderEntry();  /* Check if user wants bootloader (B2 button held 2s) */
 8003d24:	f000 fd70 	bl	8004808 <CheckBootloaderEntry>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d28:	f000 fc02 	bl	8004530 <MX_GPIO_Init>
  MX_DMA_Init();
 8003d2c:	f000 fbda 	bl	80044e4 <MX_DMA_Init>
  MX_USB_PCD_Init();
 8003d30:	f000 fb90 	bl	8004454 <MX_USB_PCD_Init>
  MX_USBX_Device_Init();
 8003d34:	f01a ff16 	bl	801eb64 <MX_USBX_Device_Init>
  MX_LPTIM2_Init();
 8003d38:	f000 f9c8 	bl	80040cc <MX_LPTIM2_Init>
  MX_TIM2_Init();
 8003d3c:	f000 fb0c 	bl	8004358 <MX_TIM2_Init>
  MX_I2C1_Init();
 8003d40:	f000 f984 	bl	800404c <MX_I2C1_Init>
  MX_RTC_Init();
 8003d44:	f000 fa28 	bl	8004198 <MX_RTC_Init>
  MX_ADC1_Init();
 8003d48:	f000 f8be 	bl	8003ec8 <MX_ADC1_Init>
  MX_RNG_Init();
 8003d4c:	f000 fa0c 	bl	8004168 <MX_RNG_Init>
  MX_SPI1_Init();
 8003d50:	f000 fac2 	bl	80042d8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  // LED power supply will be enabled via 'ledinit' command
  HAL_GPIO_WritePin(CTL_LEN_GPIO_Port, CTL_LEN_Pin, GPIO_PIN_SET);
 8003d54:	4b11      	ldr	r3, [pc, #68]	@ (8003d9c <main+0x88>)
 8003d56:	2201      	movs	r2, #1
 8003d58:	2120      	movs	r1, #32
 8003d5a:	0018      	movs	r0, r3
 8003d5c:	f00c fd23 	bl	80107a6 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8003d60:	2064      	movs	r0, #100	@ 0x64
 8003d62:	f00a f8c1 	bl	800dee8 <HAL_Delay>

  // Initialize ANALOG driver (ADC with VREFINT calibration)
  ANALOG_Init(&hadc1);
 8003d66:	4b0e      	ldr	r3, [pc, #56]	@ (8003da0 <main+0x8c>)
 8003d68:	0018      	movs	r0, r3
 8003d6a:	f007 fe49 	bl	800ba00 <ANALOG_Init>

  // Initialize charger driver
  CHARGER_Init();
 8003d6e:	f008 fdeb 	bl	800c948 <CHARGER_Init>

  // Initialize PDM microphone driver (SPI1+DMA). After this, MIC_Task() will process 50ms windows.
  MIC_Init();
 8003d72:	f009 fb1f 	bl	800d3b4 <MIC_Init>
  // MIC_Start() is handled by the driver automatically if needed (powersave/continuous).

  USB_CLI_Init();
 8003d76:	f001 fbdd 	bl	8005534 <USB_CLI_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      ux_device_stack_tasks_run();
 8003d7a:	f018 feb7 	bl	801caec <_ux_device_stack_tasks_run>
      USB_CLI_Task();
 8003d7e:	f001 fbf3 	bl	8005568 <USB_CLI_Task>
      ANALOG_Task();
 8003d82:	f007 ff03 	bl	800bb8c <ANALOG_Task>
      CHARGER_Task();
 8003d86:	f008 fdfd 	bl	800c984 <CHARGER_Task>
      BEEP_Task();
 8003d8a:	f007 fdd5 	bl	800b938 <BEEP_Task>
      MIC_Task();
 8003d8e:	f009 fb87 	bl	800d4a0 <MIC_Task>
      BL_Task();
 8003d92:	f000 fca1 	bl	80046d8 <BL_Task>
      // Power save: MCU sleeps, wakes on interrupt (USB, UART, EXTI, SysTick...)
      __WFI();
 8003d96:	bf30      	wfi
      ux_device_stack_tasks_run();
 8003d98:	46c0      	nop			@ (mov r8, r8)
 8003d9a:	e7ee      	b.n	8003d7a <main+0x66>
 8003d9c:	50000400 	.word	0x50000400
 8003da0:	200002f4 	.word	0x200002f4

08003da4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003da4:	b590      	push	{r4, r7, lr}
 8003da6:	b09f      	sub	sp, #124	@ 0x7c
 8003da8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003daa:	242c      	movs	r4, #44	@ 0x2c
 8003dac:	193b      	adds	r3, r7, r4
 8003dae:	0018      	movs	r0, r3
 8003db0:	234c      	movs	r3, #76	@ 0x4c
 8003db2:	001a      	movs	r2, r3
 8003db4:	2100      	movs	r1, #0
 8003db6:	f01c ffa9 	bl	8020d0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003dba:	231c      	movs	r3, #28
 8003dbc:	18fb      	adds	r3, r7, r3
 8003dbe:	0018      	movs	r0, r3
 8003dc0:	2310      	movs	r3, #16
 8003dc2:	001a      	movs	r2, r3
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	f01c ffa1 	bl	8020d0c <memset>
  RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 8003dca:	1d3b      	adds	r3, r7, #4
 8003dcc:	0018      	movs	r0, r3
 8003dce:	2318      	movs	r3, #24
 8003dd0:	001a      	movs	r2, r3
 8003dd2:	2100      	movs	r1, #0
 8003dd4:	f01c ff9a 	bl	8020d0c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003dd8:	2380      	movs	r3, #128	@ 0x80
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	0018      	movs	r0, r3
 8003dde:	f010 fd39 	bl	8014854 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003de2:	f010 fcef 	bl	80147c4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003de6:	4a36      	ldr	r2, [pc, #216]	@ (8003ec0 <SystemClock_Config+0x11c>)
 8003de8:	2390      	movs	r3, #144	@ 0x90
 8003dea:	58d3      	ldr	r3, [r2, r3]
 8003dec:	4934      	ldr	r1, [pc, #208]	@ (8003ec0 <SystemClock_Config+0x11c>)
 8003dee:	2218      	movs	r2, #24
 8003df0:	4393      	bics	r3, r2
 8003df2:	2290      	movs	r2, #144	@ 0x90
 8003df4:	508b      	str	r3, [r1, r2]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 8003df6:	193b      	adds	r3, r7, r4
 8003df8:	2236      	movs	r2, #54	@ 0x36
 8003dfa:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003dfc:	193b      	adds	r3, r7, r4
 8003dfe:	2281      	movs	r2, #129	@ 0x81
 8003e00:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003e02:	193b      	adds	r3, r7, r4
 8003e04:	2280      	movs	r2, #128	@ 0x80
 8003e06:	0052      	lsls	r2, r2, #1
 8003e08:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003e0a:	0021      	movs	r1, r4
 8003e0c:	187b      	adds	r3, r7, r1
 8003e0e:	2240      	movs	r2, #64	@ 0x40
 8003e10:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003e12:	187b      	adds	r3, r7, r1
 8003e14:	2201      	movs	r2, #1
 8003e16:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003e18:	187b      	adds	r3, r7, r1
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8003e1e:	187b      	adds	r3, r7, r1
 8003e20:	22b0      	movs	r2, #176	@ 0xb0
 8003e22:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003e24:	187b      	adds	r3, r7, r1
 8003e26:	2201      	movs	r2, #1
 8003e28:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003e2a:	187b      	adds	r3, r7, r1
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e30:	187b      	adds	r3, r7, r1
 8003e32:	0018      	movs	r0, r3
 8003e34:	f010 fe70 	bl	8014b18 <HAL_RCC_OscConfig>
 8003e38:	1e03      	subs	r3, r0, #0
 8003e3a:	d001      	beq.n	8003e40 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8003e3c:	f000 fd11 	bl	8004862 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003e40:	211c      	movs	r1, #28
 8003e42:	187b      	adds	r3, r7, r1
 8003e44:	2207      	movs	r2, #7
 8003e46:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003e48:	187b      	adds	r3, r7, r1
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e4e:	187b      	adds	r3, r7, r1
 8003e50:	2200      	movs	r2, #0
 8003e52:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003e54:	187b      	adds	r3, r7, r1
 8003e56:	2200      	movs	r2, #0
 8003e58:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003e5a:	187b      	adds	r3, r7, r1
 8003e5c:	2101      	movs	r1, #1
 8003e5e:	0018      	movs	r0, r3
 8003e60:	f011 fa84 	bl	801536c <HAL_RCC_ClockConfig>
 8003e64:	1e03      	subs	r3, r0, #0
 8003e66:	d001      	beq.n	8003e6c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003e68:	f000 fcfb 	bl	8004862 <Error_Handler>
  }

  /** Enable the CRS clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 8003e6c:	4b14      	ldr	r3, [pc, #80]	@ (8003ec0 <SystemClock_Config+0x11c>)
 8003e6e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003e70:	4b13      	ldr	r3, [pc, #76]	@ (8003ec0 <SystemClock_Config+0x11c>)
 8003e72:	2180      	movs	r1, #128	@ 0x80
 8003e74:	0249      	lsls	r1, r1, #9
 8003e76:	430a      	orrs	r2, r1
 8003e78:	659a      	str	r2, [r3, #88]	@ 0x58
 8003e7a:	4b11      	ldr	r3, [pc, #68]	@ (8003ec0 <SystemClock_Config+0x11c>)
 8003e7c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003e7e:	2380      	movs	r3, #128	@ 0x80
 8003e80:	025b      	lsls	r3, r3, #9
 8003e82:	4013      	ands	r3, r2
 8003e84:	603b      	str	r3, [r7, #0]
 8003e86:	683b      	ldr	r3, [r7, #0]

  /** Configures CRS
  */
  RCC_CRSInitStruct.Prescaler = RCC_CRS_SYNC_DIV1;
 8003e88:	1d3b      	adds	r3, r7, #4
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	601a      	str	r2, [r3, #0]
  RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_USB;
 8003e8e:	1d3b      	adds	r3, r7, #4
 8003e90:	2280      	movs	r2, #128	@ 0x80
 8003e92:	0592      	lsls	r2, r2, #22
 8003e94:	605a      	str	r2, [r3, #4]
  RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 8003e96:	1d3b      	adds	r3, r7, #4
 8003e98:	2200      	movs	r2, #0
 8003e9a:	609a      	str	r2, [r3, #8]
  RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,1000);
 8003e9c:	1d3b      	adds	r3, r7, #4
 8003e9e:	4a09      	ldr	r2, [pc, #36]	@ (8003ec4 <SystemClock_Config+0x120>)
 8003ea0:	60da      	str	r2, [r3, #12]
  RCC_CRSInitStruct.ErrorLimitValue = 34;
 8003ea2:	1d3b      	adds	r3, r7, #4
 8003ea4:	2222      	movs	r2, #34	@ 0x22
 8003ea6:	611a      	str	r2, [r3, #16]
  RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 8003ea8:	1d3b      	adds	r3, r7, #4
 8003eaa:	2220      	movs	r2, #32
 8003eac:	615a      	str	r2, [r3, #20]

  HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
 8003eae:	1d3b      	adds	r3, r7, #4
 8003eb0:	0018      	movs	r0, r3
 8003eb2:	f011 fe75 	bl	8015ba0 <HAL_RCCEx_CRSConfig>
}
 8003eb6:	46c0      	nop			@ (mov r8, r8)
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	b01f      	add	sp, #124	@ 0x7c
 8003ebc:	bd90      	pop	{r4, r7, pc}
 8003ebe:	46c0      	nop			@ (mov r8, r8)
 8003ec0:	40021000 	.word	0x40021000
 8003ec4:	0000bb7f 	.word	0x0000bb7f

08003ec8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b08a      	sub	sp, #40	@ 0x28
 8003ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003ece:	231c      	movs	r3, #28
 8003ed0:	18fb      	adds	r3, r7, r3
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	230c      	movs	r3, #12
 8003ed6:	001a      	movs	r2, r3
 8003ed8:	2100      	movs	r1, #0
 8003eda:	f01c ff17 	bl	8020d0c <memset>
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8003ede:	1d3b      	adds	r3, r7, #4
 8003ee0:	0018      	movs	r0, r3
 8003ee2:	2318      	movs	r3, #24
 8003ee4:	001a      	movs	r2, r3
 8003ee6:	2100      	movs	r1, #0
 8003ee8:	f01c ff10 	bl	8020d0c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003eec:	4b4f      	ldr	r3, [pc, #316]	@ (800402c <MX_ADC1_Init+0x164>)
 8003eee:	4a50      	ldr	r2, [pc, #320]	@ (8004030 <MX_ADC1_Init+0x168>)
 8003ef0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8003ef2:	4b4e      	ldr	r3, [pc, #312]	@ (800402c <MX_ADC1_Init+0x164>)
 8003ef4:	22c0      	movs	r2, #192	@ 0xc0
 8003ef6:	0612      	lsls	r2, r2, #24
 8003ef8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003efa:	4b4c      	ldr	r3, [pc, #304]	@ (800402c <MX_ADC1_Init+0x164>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003f00:	4b4a      	ldr	r3, [pc, #296]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8003f06:	4b49      	ldr	r3, [pc, #292]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f08:	2280      	movs	r2, #128	@ 0x80
 8003f0a:	0612      	lsls	r2, r2, #24
 8003f0c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003f0e:	4b47      	ldr	r3, [pc, #284]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f10:	2204      	movs	r2, #4
 8003f12:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003f14:	4b45      	ldr	r3, [pc, #276]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003f1a:	4b44      	ldr	r3, [pc, #272]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003f20:	4b42      	ldr	r3, [pc, #264]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8003f26:	4b41      	ldr	r3, [pc, #260]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f28:	2201      	movs	r2, #1
 8003f2a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003f2c:	4b3f      	ldr	r3, [pc, #252]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f2e:	2220      	movs	r2, #32
 8003f30:	2100      	movs	r1, #0
 8003f32:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003f34:	4b3d      	ldr	r3, [pc, #244]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003f3a:	4b3c      	ldr	r3, [pc, #240]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003f40:	4b3a      	ldr	r3, [pc, #232]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f42:	222c      	movs	r2, #44	@ 0x2c
 8003f44:	2100      	movs	r1, #0
 8003f46:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003f48:	4b38      	ldr	r3, [pc, #224]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8003f4e:	4b37      	ldr	r3, [pc, #220]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f50:	2207      	movs	r2, #7
 8003f52:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003f54:	4b35      	ldr	r3, [pc, #212]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f56:	223c      	movs	r2, #60	@ 0x3c
 8003f58:	2100      	movs	r1, #0
 8003f5a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003f5c:	4b33      	ldr	r3, [pc, #204]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003f62:	4b32      	ldr	r3, [pc, #200]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f64:	0018      	movs	r0, r3
 8003f66:	f00a fa2d 	bl	800e3c4 <HAL_ADC_Init>
 8003f6a:	1e03      	subs	r3, r0, #0
 8003f6c:	d001      	beq.n	8003f72 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8003f6e:	f000 fc78 	bl	8004862 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8003f72:	211c      	movs	r1, #28
 8003f74:	187b      	adds	r3, r7, r1
 8003f76:	4a2f      	ldr	r2, [pc, #188]	@ (8004034 <MX_ADC1_Init+0x16c>)
 8003f78:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003f7a:	187b      	adds	r3, r7, r1
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003f80:	187a      	adds	r2, r7, r1
 8003f82:	4b2a      	ldr	r3, [pc, #168]	@ (800402c <MX_ADC1_Init+0x164>)
 8003f84:	0011      	movs	r1, r2
 8003f86:	0018      	movs	r0, r3
 8003f88:	f00a fe60 	bl	800ec4c <HAL_ADC_ConfigChannel>
 8003f8c:	1e03      	subs	r3, r0, #0
 8003f8e:	d001      	beq.n	8003f94 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8003f90:	f000 fc67 	bl	8004862 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8003f94:	211c      	movs	r1, #28
 8003f96:	187b      	adds	r3, r7, r1
 8003f98:	4a27      	ldr	r2, [pc, #156]	@ (8004038 <MX_ADC1_Init+0x170>)
 8003f9a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003f9c:	187a      	adds	r2, r7, r1
 8003f9e:	4b23      	ldr	r3, [pc, #140]	@ (800402c <MX_ADC1_Init+0x164>)
 8003fa0:	0011      	movs	r1, r2
 8003fa2:	0018      	movs	r0, r3
 8003fa4:	f00a fe52 	bl	800ec4c <HAL_ADC_ConfigChannel>
 8003fa8:	1e03      	subs	r3, r0, #0
 8003faa:	d001      	beq.n	8003fb0 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8003fac:	f000 fc59 	bl	8004862 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8003fb0:	211c      	movs	r1, #28
 8003fb2:	187b      	adds	r3, r7, r1
 8003fb4:	4a21      	ldr	r2, [pc, #132]	@ (800403c <MX_ADC1_Init+0x174>)
 8003fb6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003fb8:	187a      	adds	r2, r7, r1
 8003fba:	4b1c      	ldr	r3, [pc, #112]	@ (800402c <MX_ADC1_Init+0x164>)
 8003fbc:	0011      	movs	r1, r2
 8003fbe:	0018      	movs	r0, r3
 8003fc0:	f00a fe44 	bl	800ec4c <HAL_ADC_ConfigChannel>
 8003fc4:	1e03      	subs	r3, r0, #0
 8003fc6:	d001      	beq.n	8003fcc <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 8003fc8:	f000 fc4b 	bl	8004862 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8003fcc:	211c      	movs	r1, #28
 8003fce:	187b      	adds	r3, r7, r1
 8003fd0:	4a1b      	ldr	r2, [pc, #108]	@ (8004040 <MX_ADC1_Init+0x178>)
 8003fd2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003fd4:	187a      	adds	r2, r7, r1
 8003fd6:	4b15      	ldr	r3, [pc, #84]	@ (800402c <MX_ADC1_Init+0x164>)
 8003fd8:	0011      	movs	r1, r2
 8003fda:	0018      	movs	r0, r3
 8003fdc:	f00a fe36 	bl	800ec4c <HAL_ADC_ConfigChannel>
 8003fe0:	1e03      	subs	r3, r0, #0
 8003fe2:	d001      	beq.n	8003fe8 <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 8003fe4:	f000 fc3d 	bl	8004862 <Error_Handler>
  }

  /** Configure the WatchDogs 2
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_2;
 8003fe8:	1d3b      	adds	r3, r7, #4
 8003fea:	4a16      	ldr	r2, [pc, #88]	@ (8004044 <MX_ADC1_Init+0x17c>)
 8003fec:	601a      	str	r2, [r3, #0]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8003fee:	1d3b      	adds	r3, r7, #4
 8003ff0:	22c0      	movs	r2, #192	@ 0xc0
 8003ff2:	0412      	lsls	r2, r2, #16
 8003ff4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8003ff6:	1d3a      	adds	r2, r7, #4
 8003ff8:	4b0c      	ldr	r3, [pc, #48]	@ (800402c <MX_ADC1_Init+0x164>)
 8003ffa:	0011      	movs	r1, r2
 8003ffc:	0018      	movs	r0, r3
 8003ffe:	f00a ff91 	bl	800ef24 <HAL_ADC_AnalogWDGConfig>
 8004002:	1e03      	subs	r3, r0, #0
 8004004:	d001      	beq.n	800400a <MX_ADC1_Init+0x142>
  {
    Error_Handler();
 8004006:	f000 fc2c 	bl	8004862 <Error_Handler>
  }

  /** Configure the WatchDogs 3
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_3;
 800400a:	1d3b      	adds	r3, r7, #4
 800400c:	4a0e      	ldr	r2, [pc, #56]	@ (8004048 <MX_ADC1_Init+0x180>)
 800400e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8004010:	1d3a      	adds	r2, r7, #4
 8004012:	4b06      	ldr	r3, [pc, #24]	@ (800402c <MX_ADC1_Init+0x164>)
 8004014:	0011      	movs	r1, r2
 8004016:	0018      	movs	r0, r3
 8004018:	f00a ff84 	bl	800ef24 <HAL_ADC_AnalogWDGConfig>
 800401c:	1e03      	subs	r3, r0, #0
 800401e:	d001      	beq.n	8004024 <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 8004020:	f000 fc1f 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004024:	46c0      	nop			@ (mov r8, r8)
 8004026:	46bd      	mov	sp, r7
 8004028:	b00a      	add	sp, #40	@ 0x28
 800402a:	bd80      	pop	{r7, pc}
 800402c:	200002f4 	.word	0x200002f4
 8004030:	40012400 	.word	0x40012400
 8004034:	b0001000 	.word	0xb0001000
 8004038:	38004000 	.word	0x38004000
 800403c:	44020000 	.word	0x44020000
 8004040:	b4002000 	.word	0xb4002000
 8004044:	0017ffff 	.word	0x0017ffff
 8004048:	0027ffff 	.word	0x0027ffff

0800404c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004050:	4b1b      	ldr	r3, [pc, #108]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004052:	4a1c      	ldr	r2, [pc, #112]	@ (80040c4 <MX_I2C1_Init+0x78>)
 8004054:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303EFD;
 8004056:	4b1a      	ldr	r3, [pc, #104]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004058:	4a1b      	ldr	r2, [pc, #108]	@ (80040c8 <MX_I2C1_Init+0x7c>)
 800405a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800405c:	4b18      	ldr	r3, [pc, #96]	@ (80040c0 <MX_I2C1_Init+0x74>)
 800405e:	2200      	movs	r2, #0
 8004060:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004062:	4b17      	ldr	r3, [pc, #92]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004064:	2201      	movs	r2, #1
 8004066:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004068:	4b15      	ldr	r3, [pc, #84]	@ (80040c0 <MX_I2C1_Init+0x74>)
 800406a:	2200      	movs	r2, #0
 800406c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800406e:	4b14      	ldr	r3, [pc, #80]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004070:	2200      	movs	r2, #0
 8004072:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004074:	4b12      	ldr	r3, [pc, #72]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004076:	2200      	movs	r2, #0
 8004078:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800407a:	4b11      	ldr	r3, [pc, #68]	@ (80040c0 <MX_I2C1_Init+0x74>)
 800407c:	2200      	movs	r2, #0
 800407e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004080:	4b0f      	ldr	r3, [pc, #60]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004082:	2200      	movs	r2, #0
 8004084:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004086:	4b0e      	ldr	r3, [pc, #56]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004088:	0018      	movs	r0, r3
 800408a:	f00c fbe7 	bl	801085c <HAL_I2C_Init>
 800408e:	1e03      	subs	r3, r0, #0
 8004090:	d001      	beq.n	8004096 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004092:	f000 fbe6 	bl	8004862 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004096:	4b0a      	ldr	r3, [pc, #40]	@ (80040c0 <MX_I2C1_Init+0x74>)
 8004098:	2100      	movs	r1, #0
 800409a:	0018      	movs	r0, r3
 800409c:	f00d f9e2 	bl	8011464 <HAL_I2CEx_ConfigAnalogFilter>
 80040a0:	1e03      	subs	r3, r0, #0
 80040a2:	d001      	beq.n	80040a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80040a4:	f000 fbdd 	bl	8004862 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80040a8:	4b05      	ldr	r3, [pc, #20]	@ (80040c0 <MX_I2C1_Init+0x74>)
 80040aa:	2100      	movs	r1, #0
 80040ac:	0018      	movs	r0, r3
 80040ae:	f00d fa25 	bl	80114fc <HAL_I2CEx_ConfigDigitalFilter>
 80040b2:	1e03      	subs	r3, r0, #0
 80040b4:	d001      	beq.n	80040ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80040b6:	f000 fbd4 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80040ba:	46c0      	nop			@ (mov r8, r8)
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	20000358 	.word	0x20000358
 80040c4:	40005400 	.word	0x40005400
 80040c8:	20303efd 	.word	0x20303efd

080040cc <MX_LPTIM2_Init>:
  * @brief LPTIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM2_Init(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LPTIM2_Init 0 */

  /* USER CODE END LPTIM2_Init 0 */

  LPTIM_OC_ConfigTypeDef sConfig1 = {0};
 80040d2:	003b      	movs	r3, r7
 80040d4:	0018      	movs	r0, r3
 80040d6:	2308      	movs	r3, #8
 80040d8:	001a      	movs	r2, r3
 80040da:	2100      	movs	r1, #0
 80040dc:	f01c fe16 	bl	8020d0c <memset>

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 80040e0:	4b1e      	ldr	r3, [pc, #120]	@ (800415c <MX_LPTIM2_Init+0x90>)
 80040e2:	4a1f      	ldr	r2, [pc, #124]	@ (8004160 <MX_LPTIM2_Init+0x94>)
 80040e4:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80040e6:	4b1d      	ldr	r3, [pc, #116]	@ (800415c <MX_LPTIM2_Init+0x90>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 80040ec:	4b1b      	ldr	r3, [pc, #108]	@ (800415c <MX_LPTIM2_Init+0x90>)
 80040ee:	2280      	movs	r2, #128	@ 0x80
 80040f0:	0112      	lsls	r2, r2, #4
 80040f2:	609a      	str	r2, [r3, #8]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80040f4:	4b19      	ldr	r3, [pc, #100]	@ (800415c <MX_LPTIM2_Init+0x90>)
 80040f6:	4a1b      	ldr	r2, [pc, #108]	@ (8004164 <MX_LPTIM2_Init+0x98>)
 80040f8:	615a      	str	r2, [r3, #20]
  hlptim2.Init.Period = 4000;
 80040fa:	4b18      	ldr	r3, [pc, #96]	@ (800415c <MX_LPTIM2_Init+0x90>)
 80040fc:	22fa      	movs	r2, #250	@ 0xfa
 80040fe:	0112      	lsls	r2, r2, #4
 8004100:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 8004102:	4b16      	ldr	r3, [pc, #88]	@ (800415c <MX_LPTIM2_Init+0x90>)
 8004104:	2280      	movs	r2, #128	@ 0x80
 8004106:	03d2      	lsls	r2, r2, #15
 8004108:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800410a:	4b14      	ldr	r3, [pc, #80]	@ (800415c <MX_LPTIM2_Init+0x90>)
 800410c:	2200      	movs	r2, #0
 800410e:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8004110:	4b12      	ldr	r3, [pc, #72]	@ (800415c <MX_LPTIM2_Init+0x90>)
 8004112:	2200      	movs	r2, #0
 8004114:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim2.Init.RepetitionCounter = 0;
 8004116:	4b11      	ldr	r3, [pc, #68]	@ (800415c <MX_LPTIM2_Init+0x90>)
 8004118:	2200      	movs	r2, #0
 800411a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 800411c:	4b0f      	ldr	r3, [pc, #60]	@ (800415c <MX_LPTIM2_Init+0x90>)
 800411e:	0018      	movs	r0, r3
 8004120:	f00d fa38 	bl	8011594 <HAL_LPTIM_Init>
 8004124:	1e03      	subs	r3, r0, #0
 8004126:	d001      	beq.n	800412c <MX_LPTIM2_Init+0x60>
  {
    Error_Handler();
 8004128:	f000 fb9b 	bl	8004862 <Error_Handler>
  }
  sConfig1.Pulse = 0;
 800412c:	003b      	movs	r3, r7
 800412e:	2200      	movs	r2, #0
 8004130:	601a      	str	r2, [r3, #0]
  sConfig1.OCPolarity = LPTIM_OCPOLARITY_HIGH;
 8004132:	003b      	movs	r3, r7
 8004134:	2200      	movs	r2, #0
 8004136:	605a      	str	r2, [r3, #4]
  if (HAL_LPTIM_OC_ConfigChannel(&hlptim2, &sConfig1, LPTIM_CHANNEL_1) != HAL_OK)
 8004138:	0039      	movs	r1, r7
 800413a:	4b08      	ldr	r3, [pc, #32]	@ (800415c <MX_LPTIM2_Init+0x90>)
 800413c:	2200      	movs	r2, #0
 800413e:	0018      	movs	r0, r3
 8004140:	f00d ff92 	bl	8012068 <HAL_LPTIM_OC_ConfigChannel>
 8004144:	1e03      	subs	r3, r0, #0
 8004146:	d001      	beq.n	800414c <MX_LPTIM2_Init+0x80>
  {
    Error_Handler();
 8004148:	f000 fb8b 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */
  HAL_LPTIM_MspPostInit(&hlptim2);
 800414c:	4b03      	ldr	r3, [pc, #12]	@ (800415c <MX_LPTIM2_Init+0x90>)
 800414e:	0018      	movs	r0, r3
 8004150:	f000 fcde 	bl	8004b10 <HAL_LPTIM_MspPostInit>

}
 8004154:	46c0      	nop			@ (mov r8, r8)
 8004156:	46bd      	mov	sp, r7
 8004158:	b002      	add	sp, #8
 800415a:	bd80      	pop	{r7, pc}
 800415c:	200003ac 	.word	0x200003ac
 8004160:	40009400 	.word	0x40009400
 8004164:	0000ffff 	.word	0x0000ffff

08004168 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800416c:	4b08      	ldr	r3, [pc, #32]	@ (8004190 <MX_RNG_Init+0x28>)
 800416e:	4a09      	ldr	r2, [pc, #36]	@ (8004194 <MX_RNG_Init+0x2c>)
 8004170:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 8004172:	4b07      	ldr	r3, [pc, #28]	@ (8004190 <MX_RNG_Init+0x28>)
 8004174:	2200      	movs	r2, #0
 8004176:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8004178:	4b05      	ldr	r3, [pc, #20]	@ (8004190 <MX_RNG_Init+0x28>)
 800417a:	0018      	movs	r0, r3
 800417c:	f011 fd56 	bl	8015c2c <HAL_RNG_Init>
 8004180:	1e03      	subs	r3, r0, #0
 8004182:	d001      	beq.n	8004188 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 8004184:	f000 fb6d 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8004188:	46c0      	nop			@ (mov r8, r8)
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	46c0      	nop			@ (mov r8, r8)
 8004190:	20000404 	.word	0x20000404
 8004194:	40025000 	.word	0x40025000

08004198 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b092      	sub	sp, #72	@ 0x48
 800419c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800419e:	2334      	movs	r3, #52	@ 0x34
 80041a0:	18fb      	adds	r3, r7, r3
 80041a2:	0018      	movs	r0, r3
 80041a4:	2314      	movs	r3, #20
 80041a6:	001a      	movs	r2, r3
 80041a8:	2100      	movs	r1, #0
 80041aa:	f01c fdaf 	bl	8020d0c <memset>
  RTC_DateTypeDef sDate = {0};
 80041ae:	2330      	movs	r3, #48	@ 0x30
 80041b0:	18fb      	adds	r3, r7, r3
 80041b2:	2200      	movs	r2, #0
 80041b4:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80041b6:	003b      	movs	r3, r7
 80041b8:	0018      	movs	r0, r3
 80041ba:	2330      	movs	r3, #48	@ 0x30
 80041bc:	001a      	movs	r2, r3
 80041be:	2100      	movs	r1, #0
 80041c0:	f01c fda4 	bl	8020d0c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80041c4:	4b41      	ldr	r3, [pc, #260]	@ (80042cc <MX_RTC_Init+0x134>)
 80041c6:	4a42      	ldr	r2, [pc, #264]	@ (80042d0 <MX_RTC_Init+0x138>)
 80041c8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80041ca:	4b40      	ldr	r3, [pc, #256]	@ (80042cc <MX_RTC_Init+0x134>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80041d0:	4b3e      	ldr	r3, [pc, #248]	@ (80042cc <MX_RTC_Init+0x134>)
 80041d2:	227f      	movs	r2, #127	@ 0x7f
 80041d4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80041d6:	4b3d      	ldr	r3, [pc, #244]	@ (80042cc <MX_RTC_Init+0x134>)
 80041d8:	22ff      	movs	r2, #255	@ 0xff
 80041da:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80041dc:	4b3b      	ldr	r3, [pc, #236]	@ (80042cc <MX_RTC_Init+0x134>)
 80041de:	2200      	movs	r2, #0
 80041e0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80041e2:	4b3a      	ldr	r3, [pc, #232]	@ (80042cc <MX_RTC_Init+0x134>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80041e8:	4b38      	ldr	r3, [pc, #224]	@ (80042cc <MX_RTC_Init+0x134>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80041ee:	4b37      	ldr	r3, [pc, #220]	@ (80042cc <MX_RTC_Init+0x134>)
 80041f0:	2280      	movs	r2, #128	@ 0x80
 80041f2:	05d2      	lsls	r2, r2, #23
 80041f4:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80041f6:	4b35      	ldr	r3, [pc, #212]	@ (80042cc <MX_RTC_Init+0x134>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 80041fc:	4b33      	ldr	r3, [pc, #204]	@ (80042cc <MX_RTC_Init+0x134>)
 80041fe:	2200      	movs	r2, #0
 8004200:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004202:	4b32      	ldr	r3, [pc, #200]	@ (80042cc <MX_RTC_Init+0x134>)
 8004204:	0018      	movs	r0, r3
 8004206:	f011 fecd 	bl	8015fa4 <HAL_RTC_Init>
 800420a:	1e03      	subs	r3, r0, #0
 800420c:	d001      	beq.n	8004212 <MX_RTC_Init+0x7a>
  {
    Error_Handler();
 800420e:	f000 fb28 	bl	8004862 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8004212:	2134      	movs	r1, #52	@ 0x34
 8004214:	187b      	adds	r3, r7, r1
 8004216:	2200      	movs	r2, #0
 8004218:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 800421a:	187b      	adds	r3, r7, r1
 800421c:	2200      	movs	r2, #0
 800421e:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8004220:	187b      	adds	r3, r7, r1
 8004222:	2200      	movs	r2, #0
 8004224:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004226:	187b      	adds	r3, r7, r1
 8004228:	2200      	movs	r2, #0
 800422a:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800422c:	187b      	adds	r3, r7, r1
 800422e:	2200      	movs	r2, #0
 8004230:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8004232:	1879      	adds	r1, r7, r1
 8004234:	4b25      	ldr	r3, [pc, #148]	@ (80042cc <MX_RTC_Init+0x134>)
 8004236:	2201      	movs	r2, #1
 8004238:	0018      	movs	r0, r3
 800423a:	f011 ff59 	bl	80160f0 <HAL_RTC_SetTime>
 800423e:	1e03      	subs	r3, r0, #0
 8004240:	d001      	beq.n	8004246 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8004242:	f000 fb0e 	bl	8004862 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8004246:	2130      	movs	r1, #48	@ 0x30
 8004248:	187b      	adds	r3, r7, r1
 800424a:	2201      	movs	r2, #1
 800424c:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800424e:	187b      	adds	r3, r7, r1
 8004250:	2201      	movs	r2, #1
 8004252:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8004254:	187b      	adds	r3, r7, r1
 8004256:	2201      	movs	r2, #1
 8004258:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 800425a:	187b      	adds	r3, r7, r1
 800425c:	2200      	movs	r2, #0
 800425e:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8004260:	1879      	adds	r1, r7, r1
 8004262:	4b1a      	ldr	r3, [pc, #104]	@ (80042cc <MX_RTC_Init+0x134>)
 8004264:	2201      	movs	r2, #1
 8004266:	0018      	movs	r0, r3
 8004268:	f012 f866 	bl	8016338 <HAL_RTC_SetDate>
 800426c:	1e03      	subs	r3, r0, #0
 800426e:	d001      	beq.n	8004274 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8004270:	f000 faf7 	bl	8004862 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8004274:	003b      	movs	r3, r7
 8004276:	2200      	movs	r2, #0
 8004278:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800427a:	003b      	movs	r3, r7
 800427c:	2200      	movs	r2, #0
 800427e:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8004280:	003b      	movs	r3, r7
 8004282:	2200      	movs	r2, #0
 8004284:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8004286:	003b      	movs	r3, r7
 8004288:	2200      	movs	r2, #0
 800428a:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_SECONDS;
 800428c:	003b      	movs	r3, r7
 800428e:	4a11      	ldr	r2, [pc, #68]	@ (80042d4 <MX_RTC_Init+0x13c>)
 8004290:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8004292:	003b      	movs	r3, r7
 8004294:	2200      	movs	r2, #0
 8004296:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8004298:	003b      	movs	r3, r7
 800429a:	2200      	movs	r2, #0
 800429c:	621a      	str	r2, [r3, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 800429e:	003b      	movs	r3, r7
 80042a0:	2224      	movs	r2, #36	@ 0x24
 80042a2:	2101      	movs	r1, #1
 80042a4:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 80042a6:	003b      	movs	r3, r7
 80042a8:	2280      	movs	r2, #128	@ 0x80
 80042aa:	0052      	lsls	r2, r2, #1
 80042ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80042ae:	0039      	movs	r1, r7
 80042b0:	4b06      	ldr	r3, [pc, #24]	@ (80042cc <MX_RTC_Init+0x134>)
 80042b2:	2201      	movs	r2, #1
 80042b4:	0018      	movs	r0, r3
 80042b6:	f012 f933 	bl	8016520 <HAL_RTC_SetAlarm_IT>
 80042ba:	1e03      	subs	r3, r0, #0
 80042bc:	d001      	beq.n	80042c2 <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 80042be:	f000 fad0 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80042c2:	46c0      	nop			@ (mov r8, r8)
 80042c4:	46bd      	mov	sp, r7
 80042c6:	b012      	add	sp, #72	@ 0x48
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	46c0      	nop			@ (mov r8, r8)
 80042cc:	20000418 	.word	0x20000418
 80042d0:	40002800 	.word	0x40002800
 80042d4:	80000080 	.word	0x80000080

080042d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80042dc:	4b1c      	ldr	r3, [pc, #112]	@ (8004350 <MX_SPI1_Init+0x78>)
 80042de:	4a1d      	ldr	r2, [pc, #116]	@ (8004354 <MX_SPI1_Init+0x7c>)
 80042e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80042e2:	4b1b      	ldr	r3, [pc, #108]	@ (8004350 <MX_SPI1_Init+0x78>)
 80042e4:	2282      	movs	r2, #130	@ 0x82
 80042e6:	0052      	lsls	r2, r2, #1
 80042e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80042ea:	4b19      	ldr	r3, [pc, #100]	@ (8004350 <MX_SPI1_Init+0x78>)
 80042ec:	2280      	movs	r2, #128	@ 0x80
 80042ee:	00d2      	lsls	r2, r2, #3
 80042f0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80042f2:	4b17      	ldr	r3, [pc, #92]	@ (8004350 <MX_SPI1_Init+0x78>)
 80042f4:	22f0      	movs	r2, #240	@ 0xf0
 80042f6:	0112      	lsls	r2, r2, #4
 80042f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80042fa:	4b15      	ldr	r3, [pc, #84]	@ (8004350 <MX_SPI1_Init+0x78>)
 80042fc:	2202      	movs	r2, #2
 80042fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004300:	4b13      	ldr	r3, [pc, #76]	@ (8004350 <MX_SPI1_Init+0x78>)
 8004302:	2200      	movs	r2, #0
 8004304:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004306:	4b12      	ldr	r3, [pc, #72]	@ (8004350 <MX_SPI1_Init+0x78>)
 8004308:	2280      	movs	r2, #128	@ 0x80
 800430a:	0092      	lsls	r2, r2, #2
 800430c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800430e:	4b10      	ldr	r3, [pc, #64]	@ (8004350 <MX_SPI1_Init+0x78>)
 8004310:	2228      	movs	r2, #40	@ 0x28
 8004312:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004314:	4b0e      	ldr	r3, [pc, #56]	@ (8004350 <MX_SPI1_Init+0x78>)
 8004316:	2200      	movs	r2, #0
 8004318:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800431a:	4b0d      	ldr	r3, [pc, #52]	@ (8004350 <MX_SPI1_Init+0x78>)
 800431c:	2200      	movs	r2, #0
 800431e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004320:	4b0b      	ldr	r3, [pc, #44]	@ (8004350 <MX_SPI1_Init+0x78>)
 8004322:	2200      	movs	r2, #0
 8004324:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004326:	4b0a      	ldr	r3, [pc, #40]	@ (8004350 <MX_SPI1_Init+0x78>)
 8004328:	2207      	movs	r2, #7
 800432a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800432c:	4b08      	ldr	r3, [pc, #32]	@ (8004350 <MX_SPI1_Init+0x78>)
 800432e:	2200      	movs	r2, #0
 8004330:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004332:	4b07      	ldr	r3, [pc, #28]	@ (8004350 <MX_SPI1_Init+0x78>)
 8004334:	2200      	movs	r2, #0
 8004336:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004338:	4b05      	ldr	r3, [pc, #20]	@ (8004350 <MX_SPI1_Init+0x78>)
 800433a:	0018      	movs	r0, r3
 800433c:	f012 fb0d 	bl	801695a <HAL_SPI_Init>
 8004340:	1e03      	subs	r3, r0, #0
 8004342:	d001      	beq.n	8004348 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8004344:	f000 fa8d 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004348:	46c0      	nop			@ (mov r8, r8)
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	46c0      	nop			@ (mov r8, r8)
 8004350:	20000448 	.word	0x20000448
 8004354:	40013000 	.word	0x40013000

08004358 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b08e      	sub	sp, #56	@ 0x38
 800435c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800435e:	2328      	movs	r3, #40	@ 0x28
 8004360:	18fb      	adds	r3, r7, r3
 8004362:	0018      	movs	r0, r3
 8004364:	2310      	movs	r3, #16
 8004366:	001a      	movs	r2, r3
 8004368:	2100      	movs	r1, #0
 800436a:	f01c fccf 	bl	8020d0c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800436e:	231c      	movs	r3, #28
 8004370:	18fb      	adds	r3, r7, r3
 8004372:	0018      	movs	r0, r3
 8004374:	230c      	movs	r3, #12
 8004376:	001a      	movs	r2, r3
 8004378:	2100      	movs	r1, #0
 800437a:	f01c fcc7 	bl	8020d0c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800437e:	003b      	movs	r3, r7
 8004380:	0018      	movs	r0, r3
 8004382:	231c      	movs	r3, #28
 8004384:	001a      	movs	r2, r3
 8004386:	2100      	movs	r1, #0
 8004388:	f01c fcc0 	bl	8020d0c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800438c:	4b30      	ldr	r3, [pc, #192]	@ (8004450 <MX_TIM2_Init+0xf8>)
 800438e:	2280      	movs	r2, #128	@ 0x80
 8004390:	05d2      	lsls	r2, r2, #23
 8004392:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004394:	4b2e      	ldr	r3, [pc, #184]	@ (8004450 <MX_TIM2_Init+0xf8>)
 8004396:	2200      	movs	r2, #0
 8004398:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800439a:	4b2d      	ldr	r3, [pc, #180]	@ (8004450 <MX_TIM2_Init+0xf8>)
 800439c:	2200      	movs	r2, #0
 800439e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 59;
 80043a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004450 <MX_TIM2_Init+0xf8>)
 80043a2:	223b      	movs	r2, #59	@ 0x3b
 80043a4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043a6:	4b2a      	ldr	r3, [pc, #168]	@ (8004450 <MX_TIM2_Init+0xf8>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043ac:	4b28      	ldr	r3, [pc, #160]	@ (8004450 <MX_TIM2_Init+0xf8>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80043b2:	4b27      	ldr	r3, [pc, #156]	@ (8004450 <MX_TIM2_Init+0xf8>)
 80043b4:	0018      	movs	r0, r3
 80043b6:	f013 fc5b 	bl	8017c70 <HAL_TIM_Base_Init>
 80043ba:	1e03      	subs	r3, r0, #0
 80043bc:	d001      	beq.n	80043c2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80043be:	f000 fa50 	bl	8004862 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80043c2:	2128      	movs	r1, #40	@ 0x28
 80043c4:	187b      	adds	r3, r7, r1
 80043c6:	2280      	movs	r2, #128	@ 0x80
 80043c8:	0152      	lsls	r2, r2, #5
 80043ca:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80043cc:	187a      	adds	r2, r7, r1
 80043ce:	4b20      	ldr	r3, [pc, #128]	@ (8004450 <MX_TIM2_Init+0xf8>)
 80043d0:	0011      	movs	r1, r2
 80043d2:	0018      	movs	r0, r3
 80043d4:	f014 f9ee 	bl	80187b4 <HAL_TIM_ConfigClockSource>
 80043d8:	1e03      	subs	r3, r0, #0
 80043da:	d001      	beq.n	80043e0 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 80043dc:	f000 fa41 	bl	8004862 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80043e0:	4b1b      	ldr	r3, [pc, #108]	@ (8004450 <MX_TIM2_Init+0xf8>)
 80043e2:	0018      	movs	r0, r3
 80043e4:	f013 fc9c 	bl	8017d20 <HAL_TIM_PWM_Init>
 80043e8:	1e03      	subs	r3, r0, #0
 80043ea:	d001      	beq.n	80043f0 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80043ec:	f000 fa39 	bl	8004862 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043f0:	211c      	movs	r1, #28
 80043f2:	187b      	adds	r3, r7, r1
 80043f4:	2200      	movs	r2, #0
 80043f6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043f8:	187b      	adds	r3, r7, r1
 80043fa:	2200      	movs	r2, #0
 80043fc:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80043fe:	187a      	adds	r2, r7, r1
 8004400:	4b13      	ldr	r3, [pc, #76]	@ (8004450 <MX_TIM2_Init+0xf8>)
 8004402:	0011      	movs	r1, r2
 8004404:	0018      	movs	r0, r3
 8004406:	f014 ff97 	bl	8019338 <HAL_TIMEx_MasterConfigSynchronization>
 800440a:	1e03      	subs	r3, r0, #0
 800440c:	d001      	beq.n	8004412 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 800440e:	f000 fa28 	bl	8004862 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004412:	003b      	movs	r3, r7
 8004414:	2260      	movs	r2, #96	@ 0x60
 8004416:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8004418:	003b      	movs	r3, r7
 800441a:	2200      	movs	r2, #0
 800441c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800441e:	003b      	movs	r3, r7
 8004420:	2200      	movs	r2, #0
 8004422:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004424:	003b      	movs	r3, r7
 8004426:	2200      	movs	r2, #0
 8004428:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800442a:	0039      	movs	r1, r7
 800442c:	4b08      	ldr	r3, [pc, #32]	@ (8004450 <MX_TIM2_Init+0xf8>)
 800442e:	2200      	movs	r2, #0
 8004430:	0018      	movs	r0, r3
 8004432:	f014 f8bf 	bl	80185b4 <HAL_TIM_PWM_ConfigChannel>
 8004436:	1e03      	subs	r3, r0, #0
 8004438:	d001      	beq.n	800443e <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 800443a:	f000 fa12 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800443e:	4b04      	ldr	r3, [pc, #16]	@ (8004450 <MX_TIM2_Init+0xf8>)
 8004440:	0018      	movs	r0, r3
 8004442:	f000 fd29 	bl	8004e98 <HAL_TIM_MspPostInit>

}
 8004446:	46c0      	nop			@ (mov r8, r8)
 8004448:	46bd      	mov	sp, r7
 800444a:	b00e      	add	sp, #56	@ 0x38
 800444c:	bd80      	pop	{r7, pc}
 800444e:	46c0      	nop			@ (mov r8, r8)
 8004450:	2000050c 	.word	0x2000050c

08004454 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8004458:	4b20      	ldr	r3, [pc, #128]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 800445a:	4a21      	ldr	r2, [pc, #132]	@ (80044e0 <MX_USB_PCD_Init+0x8c>)
 800445c:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 800445e:	4b1f      	ldr	r3, [pc, #124]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 8004460:	2208      	movs	r2, #8
 8004462:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 8004464:	4b1d      	ldr	r3, [pc, #116]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 8004466:	2202      	movs	r2, #2
 8004468:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800446a:	4b1c      	ldr	r3, [pc, #112]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 800446c:	2202      	movs	r2, #2
 800446e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8004470:	4b1a      	ldr	r3, [pc, #104]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 8004472:	2200      	movs	r2, #0
 8004474:	721a      	strb	r2, [r3, #8]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 8004476:	4b19      	ldr	r3, [pc, #100]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 8004478:	2200      	movs	r2, #0
 800447a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 800447c:	4b17      	ldr	r3, [pc, #92]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 800447e:	2200      	movs	r2, #0
 8004480:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 8004482:	4b16      	ldr	r3, [pc, #88]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 8004484:	2200      	movs	r2, #0
 8004486:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 8004488:	4b14      	ldr	r3, [pc, #80]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 800448a:	0018      	movs	r0, r3
 800448c:	f00e fc12 	bl	8012cb4 <HAL_PCD_Init>
 8004490:	1e03      	subs	r3, r0, #0
 8004492:	d001      	beq.n	8004498 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8004494:	f000 f9e5 	bl	8004862 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x00 , PCD_SNG_BUF, 0x20);//EP0 OUT
 8004498:	4810      	ldr	r0, [pc, #64]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 800449a:	2320      	movs	r3, #32
 800449c:	2200      	movs	r2, #0
 800449e:	2100      	movs	r1, #0
 80044a0:	f010 f914 	bl	80146cc <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x80 , PCD_SNG_BUF, 0x60);//EP0 IN
 80044a4:	480d      	ldr	r0, [pc, #52]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 80044a6:	2360      	movs	r3, #96	@ 0x60
 80044a8:	2200      	movs	r2, #0
 80044aa:	2180      	movs	r1, #128	@ 0x80
 80044ac:	f010 f90e 	bl	80146cc <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x81 , PCD_SNG_BUF, 0xA0);//EP1 IN
 80044b0:	480a      	ldr	r0, [pc, #40]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 80044b2:	23a0      	movs	r3, #160	@ 0xa0
 80044b4:	2200      	movs	r2, #0
 80044b6:	2181      	movs	r1, #129	@ 0x81
 80044b8:	f010 f908 	bl	80146cc <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x82 , PCD_SNG_BUF, 0xE0);//EP2 IN
 80044bc:	4807      	ldr	r0, [pc, #28]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 80044be:	23e0      	movs	r3, #224	@ 0xe0
 80044c0:	2200      	movs	r2, #0
 80044c2:	2182      	movs	r1, #130	@ 0x82
 80044c4:	f010 f902 	bl	80146cc <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x03 , PCD_SNG_BUF, 0xF0);//EP3 OUT
 80044c8:	4804      	ldr	r0, [pc, #16]	@ (80044dc <MX_USB_PCD_Init+0x88>)
 80044ca:	23f0      	movs	r3, #240	@ 0xf0
 80044cc:	2200      	movs	r2, #0
 80044ce:	2103      	movs	r1, #3
 80044d0:	f010 f8fc 	bl	80146cc <HAL_PCDEx_PMAConfig>
    /* NOTE: Do NOT start USB or init USBX DCD here.
     * It is done in MX_USBX_Device_Init() after USBX stack is ready.
     */
  /* USER CODE END USB_Init 2 */

}
 80044d4:	46c0      	nop			@ (mov r8, r8)
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	46c0      	nop			@ (mov r8, r8)
 80044dc:	200005b8 	.word	0x200005b8
 80044e0:	40005c00 	.word	0x40005c00

080044e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b082      	sub	sp, #8
 80044e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80044ea:	4b10      	ldr	r3, [pc, #64]	@ (800452c <MX_DMA_Init+0x48>)
 80044ec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80044ee:	4b0f      	ldr	r3, [pc, #60]	@ (800452c <MX_DMA_Init+0x48>)
 80044f0:	2101      	movs	r1, #1
 80044f2:	430a      	orrs	r2, r1
 80044f4:	649a      	str	r2, [r3, #72]	@ 0x48
 80044f6:	4b0d      	ldr	r3, [pc, #52]	@ (800452c <MX_DMA_Init+0x48>)
 80044f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044fa:	2201      	movs	r2, #1
 80044fc:	4013      	ands	r3, r2
 80044fe:	607b      	str	r3, [r7, #4]
 8004500:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004502:	2200      	movs	r2, #0
 8004504:	2100      	movs	r1, #0
 8004506:	2009      	movs	r0, #9
 8004508:	f00b fa72 	bl	800f9f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800450c:	2009      	movs	r0, #9
 800450e:	f00b fa84 	bl	800fa1a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8004512:	2200      	movs	r2, #0
 8004514:	2100      	movs	r1, #0
 8004516:	200a      	movs	r0, #10
 8004518:	f00b fa6a 	bl	800f9f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800451c:	200a      	movs	r0, #10
 800451e:	f00b fa7c 	bl	800fa1a <HAL_NVIC_EnableIRQ>

}
 8004522:	46c0      	nop			@ (mov r8, r8)
 8004524:	46bd      	mov	sp, r7
 8004526:	b002      	add	sp, #8
 8004528:	bd80      	pop	{r7, pc}
 800452a:	46c0      	nop			@ (mov r8, r8)
 800452c:	40021000 	.word	0x40021000

08004530 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004530:	b590      	push	{r4, r7, lr}
 8004532:	b08b      	sub	sp, #44	@ 0x2c
 8004534:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004536:	2414      	movs	r4, #20
 8004538:	193b      	adds	r3, r7, r4
 800453a:	0018      	movs	r0, r3
 800453c:	2314      	movs	r3, #20
 800453e:	001a      	movs	r2, r3
 8004540:	2100      	movs	r1, #0
 8004542:	f01c fbe3 	bl	8020d0c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004546:	4b61      	ldr	r3, [pc, #388]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004548:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800454a:	4b60      	ldr	r3, [pc, #384]	@ (80046cc <MX_GPIO_Init+0x19c>)
 800454c:	2104      	movs	r1, #4
 800454e:	430a      	orrs	r2, r1
 8004550:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004552:	4b5e      	ldr	r3, [pc, #376]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004556:	2204      	movs	r2, #4
 8004558:	4013      	ands	r3, r2
 800455a:	613b      	str	r3, [r7, #16]
 800455c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800455e:	4b5b      	ldr	r3, [pc, #364]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004560:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004562:	4b5a      	ldr	r3, [pc, #360]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004564:	2101      	movs	r1, #1
 8004566:	430a      	orrs	r2, r1
 8004568:	64da      	str	r2, [r3, #76]	@ 0x4c
 800456a:	4b58      	ldr	r3, [pc, #352]	@ (80046cc <MX_GPIO_Init+0x19c>)
 800456c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800456e:	2201      	movs	r2, #1
 8004570:	4013      	ands	r3, r2
 8004572:	60fb      	str	r3, [r7, #12]
 8004574:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004576:	4b55      	ldr	r3, [pc, #340]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004578:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800457a:	4b54      	ldr	r3, [pc, #336]	@ (80046cc <MX_GPIO_Init+0x19c>)
 800457c:	2102      	movs	r1, #2
 800457e:	430a      	orrs	r2, r1
 8004580:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004582:	4b52      	ldr	r3, [pc, #328]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004586:	2202      	movs	r2, #2
 8004588:	4013      	ands	r3, r2
 800458a:	60bb      	str	r3, [r7, #8]
 800458c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800458e:	4b4f      	ldr	r3, [pc, #316]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004590:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004592:	4b4e      	ldr	r3, [pc, #312]	@ (80046cc <MX_GPIO_Init+0x19c>)
 8004594:	2120      	movs	r1, #32
 8004596:	430a      	orrs	r2, r1
 8004598:	64da      	str	r2, [r3, #76]	@ 0x4c
 800459a:	4b4c      	ldr	r3, [pc, #304]	@ (80046cc <MX_GPIO_Init+0x19c>)
 800459c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800459e:	2220      	movs	r2, #32
 80045a0:	4013      	ands	r3, r2
 80045a2:	607b      	str	r3, [r7, #4]
 80045a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80045a6:	2380      	movs	r3, #128	@ 0x80
 80045a8:	0059      	lsls	r1, r3, #1
 80045aa:	23a0      	movs	r3, #160	@ 0xa0
 80045ac:	05db      	lsls	r3, r3, #23
 80045ae:	2200      	movs	r2, #0
 80045b0:	0018      	movs	r0, r3
 80045b2:	f00c f8f8 	bl	80107a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CTL_CEN_Pin|CTL_LEN_Pin, GPIO_PIN_RESET);
 80045b6:	4b46      	ldr	r3, [pc, #280]	@ (80046d0 <MX_GPIO_Init+0x1a0>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	2130      	movs	r1, #48	@ 0x30
 80045bc:	0018      	movs	r0, r3
 80045be:	f00c f8f2 	bl	80107a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80045c2:	193b      	adds	r3, r7, r4
 80045c4:	2201      	movs	r2, #1
 80045c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045c8:	193b      	adds	r3, r7, r4
 80045ca:	2200      	movs	r2, #0
 80045cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ce:	193b      	adds	r3, r7, r4
 80045d0:	2200      	movs	r2, #0
 80045d2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80045d4:	193a      	adds	r2, r7, r4
 80045d6:	23a0      	movs	r3, #160	@ 0xa0
 80045d8:	05db      	lsls	r3, r3, #23
 80045da:	0011      	movs	r1, r2
 80045dc:	0018      	movs	r0, r3
 80045de:	f00b ff51 	bl	8010484 <HAL_GPIO_Init>

  /*Configure GPIO pin : B2_Pin */
  GPIO_InitStruct.Pin = B2_Pin;
 80045e2:	193b      	adds	r3, r7, r4
 80045e4:	2204      	movs	r2, #4
 80045e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80045e8:	193b      	adds	r3, r7, r4
 80045ea:	22c4      	movs	r2, #196	@ 0xc4
 80045ec:	0392      	lsls	r2, r2, #14
 80045ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045f0:	193b      	adds	r3, r7, r4
 80045f2:	2200      	movs	r2, #0
 80045f4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 80045f6:	193a      	adds	r2, r7, r4
 80045f8:	23a0      	movs	r3, #160	@ 0xa0
 80045fa:	05db      	lsls	r3, r3, #23
 80045fc:	0011      	movs	r1, r2
 80045fe:	0018      	movs	r0, r3
 8004600:	f00b ff40 	bl	8010484 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_Pin */
  GPIO_InitStruct.Pin = USB_Pin;
 8004604:	193b      	adds	r3, r7, r4
 8004606:	2208      	movs	r2, #8
 8004608:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800460a:	193b      	adds	r3, r7, r4
 800460c:	22c4      	movs	r2, #196	@ 0xc4
 800460e:	0392      	lsls	r2, r2, #14
 8004610:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004612:	193b      	adds	r3, r7, r4
 8004614:	2200      	movs	r2, #0
 8004616:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(USB_GPIO_Port, &GPIO_InitStruct);
 8004618:	193a      	adds	r2, r7, r4
 800461a:	23a0      	movs	r3, #160	@ 0xa0
 800461c:	05db      	lsls	r3, r3, #23
 800461e:	0011      	movs	r1, r2
 8004620:	0018      	movs	r0, r3
 8004622:	f00b ff2f 	bl	8010484 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8004626:	0021      	movs	r1, r4
 8004628:	187b      	adds	r3, r7, r1
 800462a:	2280      	movs	r2, #128	@ 0x80
 800462c:	0052      	lsls	r2, r2, #1
 800462e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004630:	000c      	movs	r4, r1
 8004632:	193b      	adds	r3, r7, r4
 8004634:	2201      	movs	r2, #1
 8004636:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004638:	193b      	adds	r3, r7, r4
 800463a:	2200      	movs	r2, #0
 800463c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800463e:	193b      	adds	r3, r7, r4
 8004640:	2200      	movs	r2, #0
 8004642:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8004644:	193a      	adds	r2, r7, r4
 8004646:	23a0      	movs	r3, #160	@ 0xa0
 8004648:	05db      	lsls	r3, r3, #23
 800464a:	0011      	movs	r1, r2
 800464c:	0018      	movs	r0, r3
 800464e:	f00b ff19 	bl	8010484 <HAL_GPIO_Init>

  /*Configure GPIO pin : STA_CHG_Pin */
  GPIO_InitStruct.Pin = STA_CHG_Pin;
 8004652:	193b      	adds	r3, r7, r4
 8004654:	2208      	movs	r2, #8
 8004656:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004658:	193b      	adds	r3, r7, r4
 800465a:	2200      	movs	r2, #0
 800465c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800465e:	193b      	adds	r3, r7, r4
 8004660:	2201      	movs	r2, #1
 8004662:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(STA_CHG_GPIO_Port, &GPIO_InitStruct);
 8004664:	193b      	adds	r3, r7, r4
 8004666:	4a1a      	ldr	r2, [pc, #104]	@ (80046d0 <MX_GPIO_Init+0x1a0>)
 8004668:	0019      	movs	r1, r3
 800466a:	0010      	movs	r0, r2
 800466c:	f00b ff0a 	bl	8010484 <HAL_GPIO_Init>

  /*Configure GPIO pins : CTL_CEN_Pin CTL_LEN_Pin */
  GPIO_InitStruct.Pin = CTL_CEN_Pin|CTL_LEN_Pin;
 8004670:	193b      	adds	r3, r7, r4
 8004672:	2230      	movs	r2, #48	@ 0x30
 8004674:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004676:	193b      	adds	r3, r7, r4
 8004678:	2201      	movs	r2, #1
 800467a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800467c:	193b      	adds	r3, r7, r4
 800467e:	2200      	movs	r2, #0
 8004680:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004682:	193b      	adds	r3, r7, r4
 8004684:	2200      	movs	r2, #0
 8004686:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004688:	193b      	adds	r3, r7, r4
 800468a:	4a11      	ldr	r2, [pc, #68]	@ (80046d0 <MX_GPIO_Init+0x1a0>)
 800468c:	0019      	movs	r1, r3
 800468e:	0010      	movs	r0, r2
 8004690:	f00b fef8 	bl	8010484 <HAL_GPIO_Init>

  /*Configure GPIO pin : BL_Pin */
  GPIO_InitStruct.Pin = BL_Pin;
 8004694:	0021      	movs	r1, r4
 8004696:	187b      	adds	r3, r7, r1
 8004698:	2208      	movs	r2, #8
 800469a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800469c:	187b      	adds	r3, r7, r1
 800469e:	2200      	movs	r2, #0
 80046a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046a2:	187b      	adds	r3, r7, r1
 80046a4:	2200      	movs	r2, #0
 80046a6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BL_GPIO_Port, &GPIO_InitStruct);
 80046a8:	187b      	adds	r3, r7, r1
 80046aa:	4a0a      	ldr	r2, [pc, #40]	@ (80046d4 <MX_GPIO_Init+0x1a4>)
 80046ac:	0019      	movs	r1, r3
 80046ae:	0010      	movs	r0, r2
 80046b0:	f00b fee8 	bl	8010484 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80046b4:	2200      	movs	r2, #0
 80046b6:	2100      	movs	r1, #0
 80046b8:	2006      	movs	r0, #6
 80046ba:	f00b f999 	bl	800f9f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80046be:	2006      	movs	r0, #6
 80046c0:	f00b f9ab 	bl	800fa1a <HAL_NVIC_EnableIRQ>
  /* USER CODE END MX_GPIO_Init_2 */
}
 80046c4:	46c0      	nop			@ (mov r8, r8)
 80046c6:	46bd      	mov	sp, r7
 80046c8:	b00b      	add	sp, #44	@ 0x2c
 80046ca:	bd90      	pop	{r4, r7, pc}
 80046cc:	40021000 	.word	0x40021000
 80046d0:	50000400 	.word	0x50000400
 80046d4:	50001400 	.word	0x50001400

080046d8 <BL_Task>:
static volatile uint32_t s_bl_hold_ms = 0u;
static volatile uint8_t s_bl_reset_req = 0u;
static volatile uint8_t s_bl_pressed = 0u;

static void BL_Task(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	af00      	add	r7, sp, #0
    if (s_bl_reset_req)
 80046dc:	4b04      	ldr	r3, [pc, #16]	@ (80046f0 <BL_Task+0x18>)
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d001      	beq.n	80046ea <BL_Task+0x12>
    {
        NVIC_SystemReset();
 80046e6:	f7ff fb03 	bl	8003cf0 <__NVIC_SystemReset>
    }
}
 80046ea:	46c0      	nop			@ (mov r8, r8)
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	20000894 	.word	0x20000894

080046f4 <JumpToBootloader>:
 * @brief Jump to STM32 system bootloader
 * @note Deinitializes all peripherals and jumps to system memory bootloader
 *       STM32U073: System memory 26KB at 0x1FFF0000 (from AN2606)
 */
static void JumpToBootloader(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b088      	sub	sp, #32
 80046f8:	af00      	add	r7, sp, #0
    /* STM32U073 system memory bootloader address (AN2606 section 86) */
    #define BOOT_ADD 0x1FFF0000UL
    
    /* Visual indication - blink LED 2x before jumping */
    for (int i = 0; i < 2; i++)
 80046fa:	2300      	movs	r3, #0
 80046fc:	61fb      	str	r3, [r7, #28]
 80046fe:	e018      	b.n	8004732 <JumpToBootloader+0x3e>
    {
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8004700:	2380      	movs	r3, #128	@ 0x80
 8004702:	0059      	lsls	r1, r3, #1
 8004704:	23a0      	movs	r3, #160	@ 0xa0
 8004706:	05db      	lsls	r3, r3, #23
 8004708:	2201      	movs	r2, #1
 800470a:	0018      	movs	r0, r3
 800470c:	f00c f84b 	bl	80107a6 <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8004710:	2064      	movs	r0, #100	@ 0x64
 8004712:	f009 fbe9 	bl	800dee8 <HAL_Delay>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8004716:	2380      	movs	r3, #128	@ 0x80
 8004718:	0059      	lsls	r1, r3, #1
 800471a:	23a0      	movs	r3, #160	@ 0xa0
 800471c:	05db      	lsls	r3, r3, #23
 800471e:	2200      	movs	r2, #0
 8004720:	0018      	movs	r0, r3
 8004722:	f00c f840 	bl	80107a6 <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8004726:	2064      	movs	r0, #100	@ 0x64
 8004728:	f009 fbde 	bl	800dee8 <HAL_Delay>
    for (int i = 0; i < 2; i++)
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	3301      	adds	r3, #1
 8004730:	61fb      	str	r3, [r7, #28]
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	2b01      	cmp	r3, #1
 8004736:	dde3      	ble.n	8004700 <JumpToBootloader+0xc>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004738:	b672      	cpsid	i
}
 800473a:	46c0      	nop			@ (mov r8, r8)
    
    /* 1. Disable all interrupts */
    __disable_irq();
    
    /* 2. Reset USB peripheral */
    USB_DRD_FS->CNTR = 0x0003;
 800473c:	4b2a      	ldr	r3, [pc, #168]	@ (80047e8 <JumpToBootloader+0xf4>)
 800473e:	2203      	movs	r2, #3
 8004740:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* 3. De-init LPTIM */
    HAL_LPTIM_DeInit(&hlptim2);
 8004742:	4b2a      	ldr	r3, [pc, #168]	@ (80047ec <JumpToBootloader+0xf8>)
 8004744:	0018      	movs	r0, r3
 8004746:	f00d f877 	bl	8011838 <HAL_LPTIM_DeInit>
    
    /* 4. Reset clock to default state (HSI) */
    HAL_RCC_DeInit();
 800474a:	f010 f947 	bl	80149dc <HAL_RCC_DeInit>
    
    /* 5. Disable Systick timer */
    SysTick->CTRL = 0;
 800474e:	4b28      	ldr	r3, [pc, #160]	@ (80047f0 <JumpToBootloader+0xfc>)
 8004750:	2200      	movs	r2, #0
 8004752:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8004754:	4b26      	ldr	r3, [pc, #152]	@ (80047f0 <JumpToBootloader+0xfc>)
 8004756:	2200      	movs	r2, #0
 8004758:	605a      	str	r2, [r3, #4]
    SysTick->VAL = 0;
 800475a:	4b25      	ldr	r3, [pc, #148]	@ (80047f0 <JumpToBootloader+0xfc>)
 800475c:	2200      	movs	r2, #0
 800475e:	609a      	str	r2, [r3, #8]
    
    /* 6. Clear all NVIC interrupt bits */
    for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 8004760:	231b      	movs	r3, #27
 8004762:	18fb      	adds	r3, r7, r3
 8004764:	2200      	movs	r2, #0
 8004766:	701a      	strb	r2, [r3, #0]
 8004768:	e015      	b.n	8004796 <JumpToBootloader+0xa2>
    {
        NVIC->ICER[i] = 0xFFFFFFFF;
 800476a:	4922      	ldr	r1, [pc, #136]	@ (80047f4 <JumpToBootloader+0x100>)
 800476c:	201b      	movs	r0, #27
 800476e:	183b      	adds	r3, r7, r0
 8004770:	781b      	ldrb	r3, [r3, #0]
 8004772:	3320      	adds	r3, #32
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	2201      	movs	r2, #1
 8004778:	4252      	negs	r2, r2
 800477a:	505a      	str	r2, [r3, r1]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 800477c:	491d      	ldr	r1, [pc, #116]	@ (80047f4 <JumpToBootloader+0x100>)
 800477e:	183b      	adds	r3, r7, r0
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	3360      	adds	r3, #96	@ 0x60
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	2201      	movs	r2, #1
 8004788:	4252      	negs	r2, r2
 800478a:	505a      	str	r2, [r3, r1]
    for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 800478c:	183b      	adds	r3, r7, r0
 800478e:	781a      	ldrb	r2, [r3, #0]
 8004790:	183b      	adds	r3, r7, r0
 8004792:	3201      	adds	r2, #1
 8004794:	701a      	strb	r2, [r3, #0]
 8004796:	231b      	movs	r3, #27
 8004798:	18fb      	adds	r3, r7, r3
 800479a:	781b      	ldrb	r3, [r3, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d0e4      	beq.n	800476a <JumpToBootloader+0x76>
    }
    
    /* 7. Enable SYSCFG clock for memory remap */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047a0:	4b15      	ldr	r3, [pc, #84]	@ (80047f8 <JumpToBootloader+0x104>)
 80047a2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80047a4:	4b14      	ldr	r3, [pc, #80]	@ (80047f8 <JumpToBootloader+0x104>)
 80047a6:	2101      	movs	r1, #1
 80047a8:	430a      	orrs	r2, r1
 80047aa:	661a      	str	r2, [r3, #96]	@ 0x60
 80047ac:	4b12      	ldr	r3, [pc, #72]	@ (80047f8 <JumpToBootloader+0x104>)
 80047ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047b0:	2201      	movs	r2, #1
 80047b2:	4013      	ands	r3, r2
 80047b4:	607b      	str	r3, [r7, #4]
 80047b6:	687b      	ldr	r3, [r7, #4]
    
    /* 8. Remap system memory to 0x00000000 - MUST be before MSP/jump */
    SYSCFG->CFGR1 = SYSCFG_CFGR1_MEM_MODE_0;
 80047b8:	4b10      	ldr	r3, [pc, #64]	@ (80047fc <JumpToBootloader+0x108>)
 80047ba:	2201      	movs	r2, #1
 80047bc:	601a      	str	r2, [r3, #0]
    
    /* 9. Read bootloader stack pointer and reset vector */
    uint32_t bootloader_stack = *(__IO uint32_t *)(BOOT_ADD);
 80047be:	4b10      	ldr	r3, [pc, #64]	@ (8004800 <JumpToBootloader+0x10c>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	617b      	str	r3, [r7, #20]
    uint32_t bootloader_reset = *(__IO uint32_t *)(BOOT_ADD + 4);
 80047c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004804 <JumpToBootloader+0x110>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	613b      	str	r3, [r7, #16]
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	f383 8808 	msr	MSP, r3
}
 80047d4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("cpsie i" : : : "memory");
 80047d6:	b662      	cpsie	i
}
 80047d8:	46c0      	nop			@ (mov r8, r8)
    
    /* 11. Re-enable interrupts */
    __enable_irq();
    
    /* 12. Jump to bootloader reset handler */
    void (*jump_to_boot)(void) = (void (*)(void))(bootloader_reset);
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	60fb      	str	r3, [r7, #12]
    jump_to_boot();
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	4798      	blx	r3
    
    /* Should never reach here */
    while (1);
 80047e2:	46c0      	nop			@ (mov r8, r8)
 80047e4:	e7fd      	b.n	80047e2 <JumpToBootloader+0xee>
 80047e6:	46c0      	nop			@ (mov r8, r8)
 80047e8:	40005c00 	.word	0x40005c00
 80047ec:	200003ac 	.word	0x200003ac
 80047f0:	e000e010 	.word	0xe000e010
 80047f4:	e000e100 	.word	0xe000e100
 80047f8:	40021000 	.word	0x40021000
 80047fc:	40010000 	.word	0x40010000
 8004800:	1fff0000 	.word	0x1fff0000
 8004804:	1fff0004 	.word	0x1fff0004

08004808 <CheckBootloaderEntry>:
 *       - Button pressed: blocks here (no other peripherals init)
 *       - Released before 2s: continues normal boot
 *       - Held for 2s: jumps to bootloader
 */
static void CheckBootloaderEntry(void)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
    /* B2_Pin already initialized by MX_GPIO_Init() */
    
    /* If button not pressed, continue immediately */
    if (HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin) != GPIO_PIN_SET)
 800480e:	23a0      	movs	r3, #160	@ 0xa0
 8004810:	05db      	lsls	r3, r3, #23
 8004812:	2104      	movs	r1, #4
 8004814:	0018      	movs	r0, r3
 8004816:	f00b ffa9 	bl	801076c <HAL_GPIO_ReadPin>
 800481a:	0003      	movs	r3, r0
 800481c:	2b01      	cmp	r3, #1
 800481e:	d11a      	bne.n	8004856 <CheckBootloaderEntry+0x4e>
    {
        return;
    }
    
    /* Button is pressed - block here and wait */
    uint32_t start_tick = HAL_GetTick();
 8004820:	f009 fb58 	bl	800ded4 <HAL_GetTick>
 8004824:	0003      	movs	r3, r0
 8004826:	607b      	str	r3, [r7, #4]
    
    while (1)
    {
        /* Button released - continue normal boot */
        if (HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin) == GPIO_PIN_RESET)
 8004828:	23a0      	movs	r3, #160	@ 0xa0
 800482a:	05db      	lsls	r3, r3, #23
 800482c:	2104      	movs	r1, #4
 800482e:	0018      	movs	r0, r3
 8004830:	f00b ff9c 	bl	801076c <HAL_GPIO_ReadPin>
 8004834:	1e03      	subs	r3, r0, #0
 8004836:	d010      	beq.n	800485a <CheckBootloaderEntry+0x52>
        {
            return;  /* Exit and continue with peripheral initialization */
        }
        
        /* Button held for 2 seconds - jump to bootloader */
        if ((HAL_GetTick() - start_tick) >= 2000)
 8004838:	f009 fb4c 	bl	800ded4 <HAL_GetTick>
 800483c:	0002      	movs	r2, r0
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	1ad2      	subs	r2, r2, r3
 8004842:	23fa      	movs	r3, #250	@ 0xfa
 8004844:	00db      	lsls	r3, r3, #3
 8004846:	429a      	cmp	r2, r3
 8004848:	d301      	bcc.n	800484e <CheckBootloaderEntry+0x46>
        {
            JumpToBootloader();
 800484a:	f7ff ff53 	bl	80046f4 <JumpToBootloader>
            /* Never returns */
        }
        
        HAL_Delay(10); /* Check every 10ms for faster response */
 800484e:	200a      	movs	r0, #10
 8004850:	f009 fb4a 	bl	800dee8 <HAL_Delay>
        if (HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin) == GPIO_PIN_RESET)
 8004854:	e7e8      	b.n	8004828 <CheckBootloaderEntry+0x20>
        return;
 8004856:	46c0      	nop			@ (mov r8, r8)
 8004858:	e000      	b.n	800485c <CheckBootloaderEntry+0x54>
            return;  /* Exit and continue with peripheral initialization */
 800485a:	46c0      	nop			@ (mov r8, r8)
    }
}
 800485c:	46bd      	mov	sp, r7
 800485e:	b002      	add	sp, #8
 8004860:	bd80      	pop	{r7, pc}

08004862 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004862:	b580      	push	{r7, lr}
 8004864:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004866:	b672      	cpsid	i
}
 8004868:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800486a:	46c0      	nop			@ (mov r8, r8)
 800486c:	e7fd      	b.n	800486a <Error_Handler+0x8>
	...

08004870 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b082      	sub	sp, #8
 8004874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004876:	4b0f      	ldr	r3, [pc, #60]	@ (80048b4 <HAL_MspInit+0x44>)
 8004878:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800487a:	4b0e      	ldr	r3, [pc, #56]	@ (80048b4 <HAL_MspInit+0x44>)
 800487c:	2180      	movs	r1, #128	@ 0x80
 800487e:	0549      	lsls	r1, r1, #21
 8004880:	430a      	orrs	r2, r1
 8004882:	659a      	str	r2, [r3, #88]	@ 0x58
 8004884:	4b0b      	ldr	r3, [pc, #44]	@ (80048b4 <HAL_MspInit+0x44>)
 8004886:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004888:	2380      	movs	r3, #128	@ 0x80
 800488a:	055b      	lsls	r3, r3, #21
 800488c:	4013      	ands	r3, r2
 800488e:	607b      	str	r3, [r7, #4]
 8004890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004892:	4b08      	ldr	r3, [pc, #32]	@ (80048b4 <HAL_MspInit+0x44>)
 8004894:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004896:	4b07      	ldr	r3, [pc, #28]	@ (80048b4 <HAL_MspInit+0x44>)
 8004898:	2101      	movs	r1, #1
 800489a:	430a      	orrs	r2, r1
 800489c:	661a      	str	r2, [r3, #96]	@ 0x60
 800489e:	4b05      	ldr	r3, [pc, #20]	@ (80048b4 <HAL_MspInit+0x44>)
 80048a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048a2:	2201      	movs	r2, #1
 80048a4:	4013      	ands	r3, r2
 80048a6:	603b      	str	r3, [r7, #0]
 80048a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048aa:	46c0      	nop			@ (mov r8, r8)
 80048ac:	46bd      	mov	sp, r7
 80048ae:	b002      	add	sp, #8
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	46c0      	nop			@ (mov r8, r8)
 80048b4:	40021000 	.word	0x40021000

080048b8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80048b8:	b590      	push	{r4, r7, lr}
 80048ba:	b09d      	sub	sp, #116	@ 0x74
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048c0:	235c      	movs	r3, #92	@ 0x5c
 80048c2:	18fb      	adds	r3, r7, r3
 80048c4:	0018      	movs	r0, r3
 80048c6:	2314      	movs	r3, #20
 80048c8:	001a      	movs	r2, r3
 80048ca:	2100      	movs	r1, #0
 80048cc:	f01c fa1e 	bl	8020d0c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80048d0:	2418      	movs	r4, #24
 80048d2:	193b      	adds	r3, r7, r4
 80048d4:	0018      	movs	r0, r3
 80048d6:	2344      	movs	r3, #68	@ 0x44
 80048d8:	001a      	movs	r2, r3
 80048da:	2100      	movs	r1, #0
 80048dc:	f01c fa16 	bl	8020d0c <memset>
  if(hadc->Instance==ADC1)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a36      	ldr	r2, [pc, #216]	@ (80049c0 <HAL_ADC_MspInit+0x108>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d165      	bne.n	80049b6 <HAL_ADC_MspInit+0xfe>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80048ea:	193b      	adds	r3, r7, r4
 80048ec:	2280      	movs	r2, #128	@ 0x80
 80048ee:	01d2      	lsls	r2, r2, #7
 80048f0:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_HSI;
 80048f2:	193b      	adds	r3, r7, r4
 80048f4:	2280      	movs	r2, #128	@ 0x80
 80048f6:	0592      	lsls	r2, r2, #22
 80048f8:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80048fa:	193b      	adds	r3, r7, r4
 80048fc:	0018      	movs	r0, r3
 80048fe:	f010 ff29 	bl	8015754 <HAL_RCCEx_PeriphCLKConfig>
 8004902:	1e03      	subs	r3, r0, #0
 8004904:	d001      	beq.n	800490a <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8004906:	f7ff ffac 	bl	8004862 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800490a:	4b2e      	ldr	r3, [pc, #184]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 800490c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800490e:	4b2d      	ldr	r3, [pc, #180]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 8004910:	2180      	movs	r1, #128	@ 0x80
 8004912:	0349      	lsls	r1, r1, #13
 8004914:	430a      	orrs	r2, r1
 8004916:	661a      	str	r2, [r3, #96]	@ 0x60
 8004918:	4b2a      	ldr	r3, [pc, #168]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 800491a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800491c:	2380      	movs	r3, #128	@ 0x80
 800491e:	035b      	lsls	r3, r3, #13
 8004920:	4013      	ands	r3, r2
 8004922:	617b      	str	r3, [r7, #20]
 8004924:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004926:	4b27      	ldr	r3, [pc, #156]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 8004928:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800492a:	4b26      	ldr	r3, [pc, #152]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 800492c:	2101      	movs	r1, #1
 800492e:	430a      	orrs	r2, r1
 8004930:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004932:	4b24      	ldr	r3, [pc, #144]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 8004934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004936:	2201      	movs	r2, #1
 8004938:	4013      	ands	r3, r2
 800493a:	613b      	str	r3, [r7, #16]
 800493c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800493e:	4b21      	ldr	r3, [pc, #132]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 8004940:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004942:	4b20      	ldr	r3, [pc, #128]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 8004944:	2102      	movs	r1, #2
 8004946:	430a      	orrs	r2, r1
 8004948:	64da      	str	r2, [r3, #76]	@ 0x4c
 800494a:	4b1e      	ldr	r3, [pc, #120]	@ (80049c4 <HAL_ADC_MspInit+0x10c>)
 800494c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800494e:	2202      	movs	r2, #2
 8004950:	4013      	ands	r3, r2
 8004952:	60fb      	str	r3, [r7, #12]
 8004954:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN14
    PB0     ------> ADC1_IN17
    */
    GPIO_InitStruct.Pin = AN_LIGHT_Pin;
 8004956:	245c      	movs	r4, #92	@ 0x5c
 8004958:	193b      	adds	r3, r7, r4
 800495a:	2280      	movs	r2, #128	@ 0x80
 800495c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800495e:	193b      	adds	r3, r7, r4
 8004960:	2203      	movs	r2, #3
 8004962:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004964:	193b      	adds	r3, r7, r4
 8004966:	2200      	movs	r2, #0
 8004968:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(AN_LIGHT_GPIO_Port, &GPIO_InitStruct);
 800496a:	193a      	adds	r2, r7, r4
 800496c:	23a0      	movs	r3, #160	@ 0xa0
 800496e:	05db      	lsls	r3, r3, #23
 8004970:	0011      	movs	r1, r2
 8004972:	0018      	movs	r0, r3
 8004974:	f00b fd86 	bl	8010484 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AN_BATT_Pin;
 8004978:	193b      	adds	r3, r7, r4
 800497a:	2201      	movs	r2, #1
 800497c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800497e:	193b      	adds	r3, r7, r4
 8004980:	2203      	movs	r2, #3
 8004982:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004984:	193b      	adds	r3, r7, r4
 8004986:	2200      	movs	r2, #0
 8004988:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(AN_BATT_GPIO_Port, &GPIO_InitStruct);
 800498a:	193b      	adds	r3, r7, r4
 800498c:	4a0e      	ldr	r2, [pc, #56]	@ (80049c8 <HAL_ADC_MspInit+0x110>)
 800498e:	0019      	movs	r1, r3
 8004990:	0010      	movs	r0, r2
 8004992:	f00b fd77 	bl	8010484 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_COMP1_2_IRQn, 0, 0);
 8004996:	2200      	movs	r2, #0
 8004998:	2100      	movs	r1, #0
 800499a:	200c      	movs	r0, #12
 800499c:	f00b f828 	bl	800f9f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_COMP1_2_IRQn);
 80049a0:	200c      	movs	r0, #12
 80049a2:	f00b f83a 	bl	800fa1a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* ADC interrupt used by non-blocking analog driver (shared with COMP on STM32U073) */
    HAL_NVIC_SetPriority(ADC_COMP1_2_IRQn, 3, 0);
 80049a6:	2200      	movs	r2, #0
 80049a8:	2103      	movs	r1, #3
 80049aa:	200c      	movs	r0, #12
 80049ac:	f00b f820 	bl	800f9f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_COMP1_2_IRQn);
 80049b0:	200c      	movs	r0, #12
 80049b2:	f00b f832 	bl	800fa1a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80049b6:	46c0      	nop			@ (mov r8, r8)
 80049b8:	46bd      	mov	sp, r7
 80049ba:	b01d      	add	sp, #116	@ 0x74
 80049bc:	bd90      	pop	{r4, r7, pc}
 80049be:	46c0      	nop			@ (mov r8, r8)
 80049c0:	40012400 	.word	0x40012400
 80049c4:	40021000 	.word	0x40021000
 80049c8:	50000400 	.word	0x50000400

080049cc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80049cc:	b590      	push	{r4, r7, lr}
 80049ce:	b09b      	sub	sp, #108	@ 0x6c
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049d4:	2354      	movs	r3, #84	@ 0x54
 80049d6:	18fb      	adds	r3, r7, r3
 80049d8:	0018      	movs	r0, r3
 80049da:	2314      	movs	r3, #20
 80049dc:	001a      	movs	r2, r3
 80049de:	2100      	movs	r1, #0
 80049e0:	f01c f994 	bl	8020d0c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80049e4:	2410      	movs	r4, #16
 80049e6:	193b      	adds	r3, r7, r4
 80049e8:	0018      	movs	r0, r3
 80049ea:	2344      	movs	r3, #68	@ 0x44
 80049ec:	001a      	movs	r2, r3
 80049ee:	2100      	movs	r1, #0
 80049f0:	f01c f98c 	bl	8020d0c <memset>
  if(hi2c->Instance==I2C1)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a22      	ldr	r2, [pc, #136]	@ (8004a84 <HAL_I2C_MspInit+0xb8>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d13d      	bne.n	8004a7a <HAL_I2C_MspInit+0xae>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80049fe:	193b      	adds	r3, r7, r4
 8004a00:	2220      	movs	r2, #32
 8004a02:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004a04:	193b      	adds	r3, r7, r4
 8004a06:	2200      	movs	r2, #0
 8004a08:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a0a:	193b      	adds	r3, r7, r4
 8004a0c:	0018      	movs	r0, r3
 8004a0e:	f010 fea1 	bl	8015754 <HAL_RCCEx_PeriphCLKConfig>
 8004a12:	1e03      	subs	r3, r0, #0
 8004a14:	d001      	beq.n	8004a1a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004a16:	f7ff ff24 	bl	8004862 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8004a88 <HAL_I2C_MspInit+0xbc>)
 8004a1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8004a88 <HAL_I2C_MspInit+0xbc>)
 8004a20:	2102      	movs	r1, #2
 8004a22:	430a      	orrs	r2, r1
 8004a24:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004a26:	4b18      	ldr	r3, [pc, #96]	@ (8004a88 <HAL_I2C_MspInit+0xbc>)
 8004a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	60fb      	str	r3, [r7, #12]
 8004a30:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004a32:	2154      	movs	r1, #84	@ 0x54
 8004a34:	187b      	adds	r3, r7, r1
 8004a36:	22c0      	movs	r2, #192	@ 0xc0
 8004a38:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a3a:	187b      	adds	r3, r7, r1
 8004a3c:	2212      	movs	r2, #18
 8004a3e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a40:	187b      	adds	r3, r7, r1
 8004a42:	2201      	movs	r2, #1
 8004a44:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a46:	187b      	adds	r3, r7, r1
 8004a48:	2200      	movs	r2, #0
 8004a4a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004a4c:	187b      	adds	r3, r7, r1
 8004a4e:	2204      	movs	r2, #4
 8004a50:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a52:	187b      	adds	r3, r7, r1
 8004a54:	4a0d      	ldr	r2, [pc, #52]	@ (8004a8c <HAL_I2C_MspInit+0xc0>)
 8004a56:	0019      	movs	r1, r3
 8004a58:	0010      	movs	r0, r2
 8004a5a:	f00b fd13 	bl	8010484 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8004a88 <HAL_I2C_MspInit+0xbc>)
 8004a60:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004a62:	4b09      	ldr	r3, [pc, #36]	@ (8004a88 <HAL_I2C_MspInit+0xbc>)
 8004a64:	2180      	movs	r1, #128	@ 0x80
 8004a66:	0389      	lsls	r1, r1, #14
 8004a68:	430a      	orrs	r2, r1
 8004a6a:	659a      	str	r2, [r3, #88]	@ 0x58
 8004a6c:	4b06      	ldr	r3, [pc, #24]	@ (8004a88 <HAL_I2C_MspInit+0xbc>)
 8004a6e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004a70:	2380      	movs	r3, #128	@ 0x80
 8004a72:	039b      	lsls	r3, r3, #14
 8004a74:	4013      	ands	r3, r2
 8004a76:	60bb      	str	r3, [r7, #8]
 8004a78:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004a7a:	46c0      	nop			@ (mov r8, r8)
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	b01b      	add	sp, #108	@ 0x6c
 8004a80:	bd90      	pop	{r4, r7, pc}
 8004a82:	46c0      	nop			@ (mov r8, r8)
 8004a84:	40005400 	.word	0x40005400
 8004a88:	40021000 	.word	0x40021000
 8004a8c:	50000400 	.word	0x50000400

08004a90 <HAL_LPTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8004a90:	b590      	push	{r4, r7, lr}
 8004a92:	b095      	sub	sp, #84	@ 0x54
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a98:	240c      	movs	r4, #12
 8004a9a:	193b      	adds	r3, r7, r4
 8004a9c:	0018      	movs	r0, r3
 8004a9e:	2344      	movs	r3, #68	@ 0x44
 8004aa0:	001a      	movs	r2, r3
 8004aa2:	2100      	movs	r1, #0
 8004aa4:	f01c f932 	bl	8020d0c <memset>
  if(hlptim->Instance==LPTIM2)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a16      	ldr	r2, [pc, #88]	@ (8004b08 <HAL_LPTIM_MspInit+0x78>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d125      	bne.n	8004afe <HAL_LPTIM_MspInit+0x6e>

    /* USER CODE END LPTIM2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 8004ab2:	193b      	adds	r3, r7, r4
 8004ab4:	2280      	movs	r2, #128	@ 0x80
 8004ab6:	0052      	lsls	r2, r2, #1
 8004ab8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_HSI;
 8004aba:	193b      	adds	r3, r7, r4
 8004abc:	2280      	movs	r2, #128	@ 0x80
 8004abe:	0392      	lsls	r2, r2, #14
 8004ac0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ac2:	193b      	adds	r3, r7, r4
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	f010 fe45 	bl	8015754 <HAL_RCCEx_PeriphCLKConfig>
 8004aca:	1e03      	subs	r3, r0, #0
 8004acc:	d001      	beq.n	8004ad2 <HAL_LPTIM_MspInit+0x42>
    {
      Error_Handler();
 8004ace:	f7ff fec8 	bl	8004862 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8004ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8004b0c <HAL_LPTIM_MspInit+0x7c>)
 8004ad4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8004b0c <HAL_LPTIM_MspInit+0x7c>)
 8004ad8:	2180      	movs	r1, #128	@ 0x80
 8004ada:	05c9      	lsls	r1, r1, #23
 8004adc:	430a      	orrs	r2, r1
 8004ade:	659a      	str	r2, [r3, #88]	@ 0x58
 8004ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8004b0c <HAL_LPTIM_MspInit+0x7c>)
 8004ae2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004ae4:	2380      	movs	r3, #128	@ 0x80
 8004ae6:	05db      	lsls	r3, r3, #23
 8004ae8:	4013      	ands	r3, r2
 8004aea:	60bb      	str	r3, [r7, #8]
 8004aec:	68bb      	ldr	r3, [r7, #8]
    /* LPTIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_LPTIM2_IRQn, 0, 0);
 8004aee:	2200      	movs	r2, #0
 8004af0:	2100      	movs	r1, #0
 8004af2:	2012      	movs	r0, #18
 8004af4:	f00a ff7c 	bl	800f9f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 8004af8:	2012      	movs	r0, #18
 8004afa:	f00a ff8e 	bl	800fa1a <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPTIM2_MspInit 1 */

  }

}
 8004afe:	46c0      	nop			@ (mov r8, r8)
 8004b00:	46bd      	mov	sp, r7
 8004b02:	b015      	add	sp, #84	@ 0x54
 8004b04:	bd90      	pop	{r4, r7, pc}
 8004b06:	46c0      	nop			@ (mov r8, r8)
 8004b08:	40009400 	.word	0x40009400
 8004b0c:	40021000 	.word	0x40021000

08004b10 <HAL_LPTIM_MspPostInit>:

void HAL_LPTIM_MspPostInit(LPTIM_HandleTypeDef* hlptim)
{
 8004b10:	b590      	push	{r4, r7, lr}
 8004b12:	b089      	sub	sp, #36	@ 0x24
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b18:	240c      	movs	r4, #12
 8004b1a:	193b      	adds	r3, r7, r4
 8004b1c:	0018      	movs	r0, r3
 8004b1e:	2314      	movs	r3, #20
 8004b20:	001a      	movs	r2, r3
 8004b22:	2100      	movs	r1, #0
 8004b24:	f01c f8f2 	bl	8020d0c <memset>
  if(hlptim->Instance==LPTIM2)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a14      	ldr	r2, [pc, #80]	@ (8004b80 <HAL_LPTIM_MspPostInit+0x70>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d122      	bne.n	8004b78 <HAL_LPTIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN LPTIM2_MspPostInit 0 */

    /* USER CODE END LPTIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b32:	4b14      	ldr	r3, [pc, #80]	@ (8004b84 <HAL_LPTIM_MspPostInit+0x74>)
 8004b34:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004b36:	4b13      	ldr	r3, [pc, #76]	@ (8004b84 <HAL_LPTIM_MspPostInit+0x74>)
 8004b38:	2101      	movs	r1, #1
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004b3e:	4b11      	ldr	r3, [pc, #68]	@ (8004b84 <HAL_LPTIM_MspPostInit+0x74>)
 8004b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b42:	2201      	movs	r2, #1
 8004b44:	4013      	ands	r3, r2
 8004b46:	60bb      	str	r3, [r7, #8]
 8004b48:	68bb      	ldr	r3, [r7, #8]
    /**LPTIM2 GPIO Configuration
    PA4     ------> LPTIM2_CH1
    */
    GPIO_InitStruct.Pin = BUZZ_Pin;
 8004b4a:	0021      	movs	r1, r4
 8004b4c:	187b      	adds	r3, r7, r1
 8004b4e:	2210      	movs	r2, #16
 8004b50:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b52:	187b      	adds	r3, r7, r1
 8004b54:	2202      	movs	r2, #2
 8004b56:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b58:	187b      	adds	r3, r7, r1
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b5e:	187b      	adds	r3, r7, r1
 8004b60:	2200      	movs	r2, #0
 8004b62:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF14_LPTIM2;
 8004b64:	187b      	adds	r3, r7, r1
 8004b66:	220e      	movs	r2, #14
 8004b68:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 8004b6a:	187a      	adds	r2, r7, r1
 8004b6c:	23a0      	movs	r3, #160	@ 0xa0
 8004b6e:	05db      	lsls	r3, r3, #23
 8004b70:	0011      	movs	r1, r2
 8004b72:	0018      	movs	r0, r3
 8004b74:	f00b fc86 	bl	8010484 <HAL_GPIO_Init>
    /* USER CODE BEGIN LPTIM2_MspPostInit 1 */

    /* USER CODE END LPTIM2_MspPostInit 1 */
  }

}
 8004b78:	46c0      	nop			@ (mov r8, r8)
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	b009      	add	sp, #36	@ 0x24
 8004b7e:	bd90      	pop	{r4, r7, pc}
 8004b80:	40009400 	.word	0x40009400
 8004b84:	40021000 	.word	0x40021000

08004b88 <HAL_LPTIM_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef* hlptim)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  if(hlptim->Instance==LPTIM2)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a07      	ldr	r2, [pc, #28]	@ (8004bb4 <HAL_LPTIM_MspDeInit+0x2c>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d108      	bne.n	8004bac <HAL_LPTIM_MspDeInit+0x24>
  {
    /* USER CODE BEGIN LPTIM2_MspDeInit 0 */

    /* USER CODE END LPTIM2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPTIM2_CLK_DISABLE();
 8004b9a:	4b07      	ldr	r3, [pc, #28]	@ (8004bb8 <HAL_LPTIM_MspDeInit+0x30>)
 8004b9c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004b9e:	4b06      	ldr	r3, [pc, #24]	@ (8004bb8 <HAL_LPTIM_MspDeInit+0x30>)
 8004ba0:	4906      	ldr	r1, [pc, #24]	@ (8004bbc <HAL_LPTIM_MspDeInit+0x34>)
 8004ba2:	400a      	ands	r2, r1
 8004ba4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* LPTIM2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM7_LPTIM2_IRQn);
 8004ba6:	2012      	movs	r0, #18
 8004ba8:	f00a ff47 	bl	800fa3a <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN LPTIM2_MspDeInit 1 */

    /* USER CODE END LPTIM2_MspDeInit 1 */
  }

}
 8004bac:	46c0      	nop			@ (mov r8, r8)
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	b002      	add	sp, #8
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	40009400 	.word	0x40009400
 8004bb8:	40021000 	.word	0x40021000
 8004bbc:	bfffffff 	.word	0xbfffffff

08004bc0 <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8004bc0:	b590      	push	{r4, r7, lr}
 8004bc2:	b095      	sub	sp, #84	@ 0x54
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004bc8:	240c      	movs	r4, #12
 8004bca:	193b      	adds	r3, r7, r4
 8004bcc:	0018      	movs	r0, r3
 8004bce:	2344      	movs	r3, #68	@ 0x44
 8004bd0:	001a      	movs	r2, r3
 8004bd2:	2100      	movs	r1, #0
 8004bd4:	f01c f89a 	bl	8020d0c <memset>
  if(hrng->Instance==RNG)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a12      	ldr	r2, [pc, #72]	@ (8004c28 <HAL_RNG_MspInit+0x68>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d11d      	bne.n	8004c1e <HAL_RNG_MspInit+0x5e>

    /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8004be2:	193b      	adds	r3, r7, r4
 8004be4:	2280      	movs	r2, #128	@ 0x80
 8004be6:	0192      	lsls	r2, r2, #6
 8004be8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_MSI;
 8004bea:	193b      	adds	r3, r7, r4
 8004bec:	2280      	movs	r2, #128	@ 0x80
 8004bee:	04d2      	lsls	r2, r2, #19
 8004bf0:	639a      	str	r2, [r3, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bf2:	193b      	adds	r3, r7, r4
 8004bf4:	0018      	movs	r0, r3
 8004bf6:	f010 fdad 	bl	8015754 <HAL_RCCEx_PeriphCLKConfig>
 8004bfa:	1e03      	subs	r3, r0, #0
 8004bfc:	d001      	beq.n	8004c02 <HAL_RNG_MspInit+0x42>
    {
      Error_Handler();
 8004bfe:	f7ff fe30 	bl	8004862 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8004c02:	4b0a      	ldr	r3, [pc, #40]	@ (8004c2c <HAL_RNG_MspInit+0x6c>)
 8004c04:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004c06:	4b09      	ldr	r3, [pc, #36]	@ (8004c2c <HAL_RNG_MspInit+0x6c>)
 8004c08:	2180      	movs	r1, #128	@ 0x80
 8004c0a:	02c9      	lsls	r1, r1, #11
 8004c0c:	430a      	orrs	r2, r1
 8004c0e:	649a      	str	r2, [r3, #72]	@ 0x48
 8004c10:	4b06      	ldr	r3, [pc, #24]	@ (8004c2c <HAL_RNG_MspInit+0x6c>)
 8004c12:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004c14:	2380      	movs	r3, #128	@ 0x80
 8004c16:	02db      	lsls	r3, r3, #11
 8004c18:	4013      	ands	r3, r2
 8004c1a:	60bb      	str	r3, [r7, #8]
 8004c1c:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 8004c1e:	46c0      	nop			@ (mov r8, r8)
 8004c20:	46bd      	mov	sp, r7
 8004c22:	b015      	add	sp, #84	@ 0x54
 8004c24:	bd90      	pop	{r4, r7, pc}
 8004c26:	46c0      	nop			@ (mov r8, r8)
 8004c28:	40025000 	.word	0x40025000
 8004c2c:	40021000 	.word	0x40021000

08004c30 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004c30:	b590      	push	{r4, r7, lr}
 8004c32:	b095      	sub	sp, #84	@ 0x54
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004c38:	240c      	movs	r4, #12
 8004c3a:	193b      	adds	r3, r7, r4
 8004c3c:	0018      	movs	r0, r3
 8004c3e:	2344      	movs	r3, #68	@ 0x44
 8004c40:	001a      	movs	r2, r3
 8004c42:	2100      	movs	r1, #0
 8004c44:	f01c f862 	bl	8020d0c <memset>
  if(hrtc->Instance==RTC)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a1a      	ldr	r2, [pc, #104]	@ (8004cb8 <HAL_RTC_MspInit+0x88>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d12e      	bne.n	8004cb0 <HAL_RTC_MspInit+0x80>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004c52:	193b      	adds	r3, r7, r4
 8004c54:	2280      	movs	r2, #128	@ 0x80
 8004c56:	0212      	lsls	r2, r2, #8
 8004c58:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004c5a:	193b      	adds	r3, r7, r4
 8004c5c:	2280      	movs	r2, #128	@ 0x80
 8004c5e:	0052      	lsls	r2, r2, #1
 8004c60:	641a      	str	r2, [r3, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c62:	193b      	adds	r3, r7, r4
 8004c64:	0018      	movs	r0, r3
 8004c66:	f010 fd75 	bl	8015754 <HAL_RCCEx_PeriphCLKConfig>
 8004c6a:	1e03      	subs	r3, r0, #0
 8004c6c:	d001      	beq.n	8004c72 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8004c6e:	f7ff fdf8 	bl	8004862 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004c72:	4a12      	ldr	r2, [pc, #72]	@ (8004cbc <HAL_RTC_MspInit+0x8c>)
 8004c74:	2390      	movs	r3, #144	@ 0x90
 8004c76:	58d3      	ldr	r3, [r2, r3]
 8004c78:	4910      	ldr	r1, [pc, #64]	@ (8004cbc <HAL_RTC_MspInit+0x8c>)
 8004c7a:	2280      	movs	r2, #128	@ 0x80
 8004c7c:	0212      	lsls	r2, r2, #8
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	2290      	movs	r2, #144	@ 0x90
 8004c82:	508b      	str	r3, [r1, r2]
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8004c84:	4b0d      	ldr	r3, [pc, #52]	@ (8004cbc <HAL_RTC_MspInit+0x8c>)
 8004c86:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004c88:	4b0c      	ldr	r3, [pc, #48]	@ (8004cbc <HAL_RTC_MspInit+0x8c>)
 8004c8a:	2180      	movs	r1, #128	@ 0x80
 8004c8c:	00c9      	lsls	r1, r1, #3
 8004c8e:	430a      	orrs	r2, r1
 8004c90:	659a      	str	r2, [r3, #88]	@ 0x58
 8004c92:	4b0a      	ldr	r3, [pc, #40]	@ (8004cbc <HAL_RTC_MspInit+0x8c>)
 8004c94:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004c96:	2380      	movs	r3, #128	@ 0x80
 8004c98:	00db      	lsls	r3, r3, #3
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	60bb      	str	r3, [r7, #8]
 8004c9e:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	2100      	movs	r1, #0
 8004ca4:	2002      	movs	r0, #2
 8004ca6:	f00a fea3 	bl	800f9f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8004caa:	2002      	movs	r0, #2
 8004cac:	f00a feb5 	bl	800fa1a <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8004cb0:	46c0      	nop			@ (mov r8, r8)
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	b015      	add	sp, #84	@ 0x54
 8004cb6:	bd90      	pop	{r4, r7, pc}
 8004cb8:	40002800 	.word	0x40002800
 8004cbc:	40021000 	.word	0x40021000

08004cc0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004cc0:	b590      	push	{r4, r7, lr}
 8004cc2:	b08b      	sub	sp, #44	@ 0x2c
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cc8:	2414      	movs	r4, #20
 8004cca:	193b      	adds	r3, r7, r4
 8004ccc:	0018      	movs	r0, r3
 8004cce:	2314      	movs	r3, #20
 8004cd0:	001a      	movs	r2, r3
 8004cd2:	2100      	movs	r1, #0
 8004cd4:	f01c f81a 	bl	8020d0c <memset>
  if(hspi->Instance==SPI1)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a40      	ldr	r2, [pc, #256]	@ (8004de0 <HAL_SPI_MspInit+0x120>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d17a      	bne.n	8004dd8 <HAL_SPI_MspInit+0x118>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004ce2:	4b40      	ldr	r3, [pc, #256]	@ (8004de4 <HAL_SPI_MspInit+0x124>)
 8004ce4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004ce6:	4b3f      	ldr	r3, [pc, #252]	@ (8004de4 <HAL_SPI_MspInit+0x124>)
 8004ce8:	2180      	movs	r1, #128	@ 0x80
 8004cea:	0149      	lsls	r1, r1, #5
 8004cec:	430a      	orrs	r2, r1
 8004cee:	661a      	str	r2, [r3, #96]	@ 0x60
 8004cf0:	4b3c      	ldr	r3, [pc, #240]	@ (8004de4 <HAL_SPI_MspInit+0x124>)
 8004cf2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004cf4:	2380      	movs	r3, #128	@ 0x80
 8004cf6:	015b      	lsls	r3, r3, #5
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	613b      	str	r3, [r7, #16]
 8004cfc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cfe:	4b39      	ldr	r3, [pc, #228]	@ (8004de4 <HAL_SPI_MspInit+0x124>)
 8004d00:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d02:	4b38      	ldr	r3, [pc, #224]	@ (8004de4 <HAL_SPI_MspInit+0x124>)
 8004d04:	2101      	movs	r1, #1
 8004d06:	430a      	orrs	r2, r1
 8004d08:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004d0a:	4b36      	ldr	r3, [pc, #216]	@ (8004de4 <HAL_SPI_MspInit+0x124>)
 8004d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d0e:	2201      	movs	r2, #1
 8004d10:	4013      	ands	r3, r2
 8004d12:	60fb      	str	r3, [r7, #12]
 8004d14:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004d16:	193b      	adds	r3, r7, r4
 8004d18:	2220      	movs	r2, #32
 8004d1a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d1c:	193b      	adds	r3, r7, r4
 8004d1e:	2202      	movs	r2, #2
 8004d20:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d22:	193b      	adds	r3, r7, r4
 8004d24:	2200      	movs	r2, #0
 8004d26:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d28:	193b      	adds	r3, r7, r4
 8004d2a:	2202      	movs	r2, #2
 8004d2c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004d2e:	193b      	adds	r3, r7, r4
 8004d30:	2205      	movs	r2, #5
 8004d32:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d34:	193a      	adds	r2, r7, r4
 8004d36:	23a0      	movs	r3, #160	@ 0xa0
 8004d38:	05db      	lsls	r3, r3, #23
 8004d3a:	0011      	movs	r1, r2
 8004d3c:	0018      	movs	r0, r3
 8004d3e:	f00b fba1 	bl	8010484 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004d42:	0021      	movs	r1, r4
 8004d44:	187b      	adds	r3, r7, r1
 8004d46:	2240      	movs	r2, #64	@ 0x40
 8004d48:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d4a:	187b      	adds	r3, r7, r1
 8004d4c:	2202      	movs	r2, #2
 8004d4e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004d50:	187b      	adds	r3, r7, r1
 8004d52:	2202      	movs	r2, #2
 8004d54:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d56:	187b      	adds	r3, r7, r1
 8004d58:	2202      	movs	r2, #2
 8004d5a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004d5c:	187b      	adds	r3, r7, r1
 8004d5e:	2205      	movs	r2, #5
 8004d60:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d62:	187a      	adds	r2, r7, r1
 8004d64:	23a0      	movs	r3, #160	@ 0xa0
 8004d66:	05db      	lsls	r3, r3, #23
 8004d68:	0011      	movs	r1, r2
 8004d6a:	0018      	movs	r0, r3
 8004d6c:	f00b fb8a 	bl	8010484 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel1;
 8004d70:	4b1d      	ldr	r3, [pc, #116]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004d72:	4a1e      	ldr	r2, [pc, #120]	@ (8004dec <HAL_SPI_MspInit+0x12c>)
 8004d74:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8004d76:	4b1c      	ldr	r3, [pc, #112]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004d78:	2224      	movs	r2, #36	@ 0x24
 8004d7a:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004d7e:	2200      	movs	r2, #0
 8004d80:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d82:	4b19      	ldr	r3, [pc, #100]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004d88:	4b17      	ldr	r3, [pc, #92]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004d8a:	2280      	movs	r2, #128	@ 0x80
 8004d8c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004d8e:	4b16      	ldr	r3, [pc, #88]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004d90:	2280      	movs	r2, #128	@ 0x80
 8004d92:	0052      	lsls	r2, r2, #1
 8004d94:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004d96:	4b14      	ldr	r3, [pc, #80]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004d98:	2280      	movs	r2, #128	@ 0x80
 8004d9a:	00d2      	lsls	r2, r2, #3
 8004d9c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8004d9e:	4b12      	ldr	r3, [pc, #72]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004da0:	2200      	movs	r2, #0
 8004da2:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004da4:	4b10      	ldr	r3, [pc, #64]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004da6:	2280      	movs	r2, #128	@ 0x80
 8004da8:	0152      	lsls	r2, r2, #5
 8004daa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8004dac:	4b0e      	ldr	r3, [pc, #56]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004dae:	0018      	movs	r0, r3
 8004db0:	f00a fe60 	bl	800fa74 <HAL_DMA_Init>
 8004db4:	1e03      	subs	r3, r0, #0
 8004db6:	d001      	beq.n	8004dbc <HAL_SPI_MspInit+0xfc>
    {
      Error_Handler();
 8004db8:	f7ff fd53 	bl	8004862 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a0a      	ldr	r2, [pc, #40]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004dc0:	659a      	str	r2, [r3, #88]	@ 0x58
 8004dc2:	4b09      	ldr	r3, [pc, #36]	@ (8004de8 <HAL_SPI_MspInit+0x128>)
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004dc8:	2200      	movs	r2, #0
 8004dca:	2100      	movs	r1, #0
 8004dcc:	2019      	movs	r0, #25
 8004dce:	f00a fe0f 	bl	800f9f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004dd2:	2019      	movs	r0, #25
 8004dd4:	f00a fe21 	bl	800fa1a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004dd8:	46c0      	nop			@ (mov r8, r8)
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	b00b      	add	sp, #44	@ 0x2c
 8004dde:	bd90      	pop	{r4, r7, pc}
 8004de0:	40013000 	.word	0x40013000
 8004de4:	40021000 	.word	0x40021000
 8004de8:	200004ac 	.word	0x200004ac
 8004dec:	40020008 	.word	0x40020008

08004df0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	2380      	movs	r3, #128	@ 0x80
 8004dfe:	05db      	lsls	r3, r3, #23
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d13f      	bne.n	8004e84 <HAL_TIM_Base_MspInit+0x94>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004e04:	4b21      	ldr	r3, [pc, #132]	@ (8004e8c <HAL_TIM_Base_MspInit+0x9c>)
 8004e06:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e08:	4b20      	ldr	r3, [pc, #128]	@ (8004e8c <HAL_TIM_Base_MspInit+0x9c>)
 8004e0a:	2101      	movs	r1, #1
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004e10:	4b1e      	ldr	r3, [pc, #120]	@ (8004e8c <HAL_TIM_Base_MspInit+0x9c>)
 8004e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e14:	2201      	movs	r2, #1
 8004e16:	4013      	ands	r3, r2
 8004e18:	60fb      	str	r3, [r7, #12]
 8004e1a:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel2;
 8004e1c:	4b1c      	ldr	r3, [pc, #112]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e1e:	4a1d      	ldr	r2, [pc, #116]	@ (8004e94 <HAL_TIM_Base_MspInit+0xa4>)
 8004e20:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8004e22:	4b1b      	ldr	r3, [pc, #108]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e24:	2230      	movs	r2, #48	@ 0x30
 8004e26:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e28:	4b19      	ldr	r3, [pc, #100]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e2a:	2210      	movs	r2, #16
 8004e2c:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e2e:	4b18      	ldr	r3, [pc, #96]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e30:	2200      	movs	r2, #0
 8004e32:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8004e34:	4b16      	ldr	r3, [pc, #88]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e36:	2280      	movs	r2, #128	@ 0x80
 8004e38:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004e3a:	4b15      	ldr	r3, [pc, #84]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e3c:	2280      	movs	r2, #128	@ 0x80
 8004e3e:	0092      	lsls	r2, r2, #2
 8004e40:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004e42:	4b13      	ldr	r3, [pc, #76]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e44:	2280      	movs	r2, #128	@ 0x80
 8004e46:	0112      	lsls	r2, r2, #4
 8004e48:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8004e4a:	4b11      	ldr	r3, [pc, #68]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8004e50:	4b0f      	ldr	r3, [pc, #60]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e52:	2280      	movs	r2, #128	@ 0x80
 8004e54:	0192      	lsls	r2, r2, #6
 8004e56:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8004e58:	4b0d      	ldr	r3, [pc, #52]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e5a:	0018      	movs	r0, r3
 8004e5c:	f00a fe0a 	bl	800fa74 <HAL_DMA_Init>
 8004e60:	1e03      	subs	r3, r0, #0
 8004e62:	d001      	beq.n	8004e68 <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 8004e64:	f7ff fcfd 	bl	8004862 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a09      	ldr	r2, [pc, #36]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e6c:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e6e:	4b08      	ldr	r3, [pc, #32]	@ (8004e90 <HAL_TIM_Base_MspInit+0xa0>)
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	629a      	str	r2, [r3, #40]	@ 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004e74:	2200      	movs	r2, #0
 8004e76:	2100      	movs	r1, #0
 8004e78:	200f      	movs	r0, #15
 8004e7a:	f00a fdb9 	bl	800f9f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004e7e:	200f      	movs	r0, #15
 8004e80:	f00a fdcb 	bl	800fa1a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8004e84:	46c0      	nop			@ (mov r8, r8)
 8004e86:	46bd      	mov	sp, r7
 8004e88:	b004      	add	sp, #16
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	40021000 	.word	0x40021000
 8004e90:	20000558 	.word	0x20000558
 8004e94:	4002001c 	.word	0x4002001c

08004e98 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004e98:	b590      	push	{r4, r7, lr}
 8004e9a:	b089      	sub	sp, #36	@ 0x24
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ea0:	240c      	movs	r4, #12
 8004ea2:	193b      	adds	r3, r7, r4
 8004ea4:	0018      	movs	r0, r3
 8004ea6:	2314      	movs	r3, #20
 8004ea8:	001a      	movs	r2, r3
 8004eaa:	2100      	movs	r1, #0
 8004eac:	f01b ff2e 	bl	8020d0c <memset>
  if(htim->Instance==TIM2)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	2380      	movs	r3, #128	@ 0x80
 8004eb6:	05db      	lsls	r3, r3, #23
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d123      	bne.n	8004f04 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ebc:	4b13      	ldr	r3, [pc, #76]	@ (8004f0c <HAL_TIM_MspPostInit+0x74>)
 8004ebe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004ec0:	4b12      	ldr	r3, [pc, #72]	@ (8004f0c <HAL_TIM_MspPostInit+0x74>)
 8004ec2:	2101      	movs	r1, #1
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004ec8:	4b10      	ldr	r3, [pc, #64]	@ (8004f0c <HAL_TIM_MspPostInit+0x74>)
 8004eca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ecc:	2201      	movs	r2, #1
 8004ece:	4013      	ands	r3, r2
 8004ed0:	60bb      	str	r3, [r7, #8]
 8004ed2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = CTL_LED_Pin;
 8004ed4:	193b      	adds	r3, r7, r4
 8004ed6:	2280      	movs	r2, #128	@ 0x80
 8004ed8:	0212      	lsls	r2, r2, #8
 8004eda:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004edc:	0021      	movs	r1, r4
 8004ede:	187b      	adds	r3, r7, r1
 8004ee0:	2202      	movs	r2, #2
 8004ee2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ee4:	187b      	adds	r3, r7, r1
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004eea:	187b      	adds	r3, r7, r1
 8004eec:	2200      	movs	r2, #0
 8004eee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004ef0:	187b      	adds	r3, r7, r1
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CTL_LED_GPIO_Port, &GPIO_InitStruct);
 8004ef6:	187a      	adds	r2, r7, r1
 8004ef8:	23a0      	movs	r3, #160	@ 0xa0
 8004efa:	05db      	lsls	r3, r3, #23
 8004efc:	0011      	movs	r1, r2
 8004efe:	0018      	movs	r0, r3
 8004f00:	f00b fac0 	bl	8010484 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004f04:	46c0      	nop			@ (mov r8, r8)
 8004f06:	46bd      	mov	sp, r7
 8004f08:	b009      	add	sp, #36	@ 0x24
 8004f0a:	bd90      	pop	{r4, r7, pc}
 8004f0c:	40021000 	.word	0x40021000

08004f10 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004f10:	b590      	push	{r4, r7, lr}
 8004f12:	b095      	sub	sp, #84	@ 0x54
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004f18:	240c      	movs	r4, #12
 8004f1a:	193b      	adds	r3, r7, r4
 8004f1c:	0018      	movs	r0, r3
 8004f1e:	2344      	movs	r3, #68	@ 0x44
 8004f20:	001a      	movs	r2, r3
 8004f22:	2100      	movs	r1, #0
 8004f24:	f01b fef2 	bl	8020d0c <memset>
  if(hpcd->Instance==USB_DRD_FS)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a17      	ldr	r2, [pc, #92]	@ (8004f8c <HAL_PCD_MspInit+0x7c>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d127      	bne.n	8004f82 <HAL_PCD_MspInit+0x72>

    /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8004f32:	193b      	adds	r3, r7, r4
 8004f34:	2280      	movs	r2, #128	@ 0x80
 8004f36:	0152      	lsls	r2, r2, #5
 8004f38:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8004f3a:	193b      	adds	r3, r7, r4
 8004f3c:	22c0      	movs	r2, #192	@ 0xc0
 8004f3e:	0512      	lsls	r2, r2, #20
 8004f40:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004f42:	193b      	adds	r3, r7, r4
 8004f44:	0018      	movs	r0, r3
 8004f46:	f010 fc05 	bl	8015754 <HAL_RCCEx_PeriphCLKConfig>
 8004f4a:	1e03      	subs	r3, r0, #0
 8004f4c:	d001      	beq.n	8004f52 <HAL_PCD_MspInit+0x42>
    {
      Error_Handler();
 8004f4e:	f7ff fc88 	bl	8004862 <Error_Handler>
    }

    /* Enable VDDUSB */
    HAL_PWREx_EnableVddUSB();
 8004f52:	f00f fd35 	bl	80149c0 <HAL_PWREx_EnableVddUSB>
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8004f56:	4b0e      	ldr	r3, [pc, #56]	@ (8004f90 <HAL_PCD_MspInit+0x80>)
 8004f58:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8004f90 <HAL_PCD_MspInit+0x80>)
 8004f5c:	2180      	movs	r1, #128	@ 0x80
 8004f5e:	0189      	lsls	r1, r1, #6
 8004f60:	430a      	orrs	r2, r1
 8004f62:	659a      	str	r2, [r3, #88]	@ 0x58
 8004f64:	4b0a      	ldr	r3, [pc, #40]	@ (8004f90 <HAL_PCD_MspInit+0x80>)
 8004f66:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004f68:	2380      	movs	r3, #128	@ 0x80
 8004f6a:	019b      	lsls	r3, r3, #6
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	60bb      	str	r3, [r7, #8]
 8004f70:	68bb      	ldr	r3, [r7, #8]
    /* USB_DRD_FS interrupt Init */
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 0, 0);
 8004f72:	2200      	movs	r2, #0
 8004f74:	2100      	movs	r1, #0
 8004f76:	2008      	movs	r0, #8
 8004f78:	f00a fd3a 	bl	800f9f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_DRD_FS_IRQn);
 8004f7c:	2008      	movs	r0, #8
 8004f7e:	f00a fd4c 	bl	800fa1a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_DRD_FS_MspInit 1 */

  }

}
 8004f82:	46c0      	nop			@ (mov r8, r8)
 8004f84:	46bd      	mov	sp, r7
 8004f86:	b015      	add	sp, #84	@ 0x54
 8004f88:	bd90      	pop	{r4, r7, pc}
 8004f8a:	46c0      	nop			@ (mov r8, r8)
 8004f8c:	40005c00 	.word	0x40005c00
 8004f90:	40021000 	.word	0x40021000

08004f94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004f98:	46c0      	nop			@ (mov r8, r8)
 8004f9a:	e7fd      	b.n	8004f98 <NMI_Handler+0x4>

08004f9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004fa0:	46c0      	nop			@ (mov r8, r8)
 8004fa2:	e7fd      	b.n	8004fa0 <HardFault_Handler+0x4>

08004fa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SVC instruction.
  */
void SVC_Handler(void)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004fa8:	46c0      	nop			@ (mov r8, r8)
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}

08004fae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004fae:	b580      	push	{r7, lr}
 8004fb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004fb2:	46c0      	nop			@ (mov r8, r8)
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004fbc:	f008 ff78 	bl	800deb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004fc0:	46c0      	nop			@ (mov r8, r8)
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}

08004fc6 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI lines 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B2_Pin);
 8004fca:	2004      	movs	r0, #4
 8004fcc:	f00b fc08 	bl	80107e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_Pin);
 8004fd0:	2008      	movs	r0, #8
 8004fd2:	f00b fc05 	bl	80107e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8004fd6:	46c0      	nop			@ (mov r8, r8)
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}

08004fdc <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts (combined EXTI lines 20 & 21).
  */
void RTC_TAMP_IRQHandler(void)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004fe0:	4b03      	ldr	r3, [pc, #12]	@ (8004ff0 <RTC_TAMP_IRQHandler+0x14>)
 8004fe2:	0018      	movs	r0, r3
 8004fe4:	f011 fbf2 	bl	80167cc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8004fe8:	46c0      	nop			@ (mov r8, r8)
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	46c0      	nop			@ (mov r8, r8)
 8004ff0:	20000418 	.word	0x20000418

08004ff4 <USB_DRD_FS_IRQHandler>:

/**
  * @brief This function handles USB FS global interrupt.
  */
void USB_DRD_FS_IRQHandler(void)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DRD_FS_IRQn 0 */

  /* USER CODE END USB_DRD_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 8004ff8:	4b03      	ldr	r3, [pc, #12]	@ (8005008 <USB_DRD_FS_IRQHandler+0x14>)
 8004ffa:	0018      	movs	r0, r3
 8004ffc:	f00d ff98 	bl	8012f30 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_DRD_FS_IRQn 1 */

  /* USER CODE END USB_DRD_FS_IRQn 1 */
}
 8005000:	46c0      	nop			@ (mov r8, r8)
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
 8005006:	46c0      	nop			@ (mov r8, r8)
 8005008:	200005b8 	.word	0x200005b8

0800500c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8005010:	4b03      	ldr	r3, [pc, #12]	@ (8005020 <DMA1_Channel1_IRQHandler+0x14>)
 8005012:	0018      	movs	r0, r3
 8005014:	f00a ff28 	bl	800fe68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005018:	46c0      	nop			@ (mov r8, r8)
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	46c0      	nop			@ (mov r8, r8)
 8005020:	200004ac 	.word	0x200004ac

08005024 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8005028:	4b03      	ldr	r3, [pc, #12]	@ (8005038 <DMA1_Channel2_3_IRQHandler+0x14>)
 800502a:	0018      	movs	r0, r3
 800502c:	f00a ff1c 	bl	800fe68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8005030:	46c0      	nop			@ (mov r8, r8)
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	46c0      	nop			@ (mov r8, r8)
 8005038:	20000558 	.word	0x20000558

0800503c <ADC_COMP1_2_IRQHandler>:

/**
  * @brief This function handles ADC1, COMP1 and COMP2 Interrupts (combined with EXTI 17 & 18).
  */
void ADC_COMP1_2_IRQHandler(void)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_COMP1_2_IRQn 0 */

  /* USER CODE END ADC_COMP1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005040:	4b03      	ldr	r3, [pc, #12]	@ (8005050 <ADC_COMP1_2_IRQHandler+0x14>)
 8005042:	0018      	movs	r0, r3
 8005044:	f009 fc90 	bl	800e968 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_COMP1_2_IRQn 1 */

  /* USER CODE END ADC_COMP1_2_IRQn 1 */
}
 8005048:	46c0      	nop			@ (mov r8, r8)
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	46c0      	nop			@ (mov r8, r8)
 8005050:	200002f4 	.word	0x200002f4

08005054 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 Global Interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005058:	4b03      	ldr	r3, [pc, #12]	@ (8005068 <TIM2_IRQHandler+0x14>)
 800505a:	0018      	movs	r0, r3
 800505c:	f013 f9a2 	bl	80183a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005060:	46c0      	nop			@ (mov r8, r8)
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	46c0      	nop			@ (mov r8, r8)
 8005068:	2000050c 	.word	0x2000050c

0800506c <TIM7_LPTIM2_IRQHandler>:

/**
  * @brief This function handles TIM7 and LPTIM2 global Interrupt (combined with EXTI 32).
  */
void TIM7_LPTIM2_IRQHandler(void)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 0 */

  /* USER CODE END TIM7_LPTIM2_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim2);
 8005070:	4b03      	ldr	r3, [pc, #12]	@ (8005080 <TIM7_LPTIM2_IRQHandler+0x14>)
 8005072:	0018      	movs	r0, r3
 8005074:	f00d f86b 	bl	801214e <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 1 */

  /* USER CODE END TIM7_LPTIM2_IRQn 1 */
}
 8005078:	46c0      	nop			@ (mov r8, r8)
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	46c0      	nop			@ (mov r8, r8)
 8005080:	200003ac 	.word	0x200003ac

08005084 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8005088:	4b03      	ldr	r3, [pc, #12]	@ (8005098 <SPI1_IRQHandler+0x14>)
 800508a:	0018      	movs	r0, r3
 800508c:	f012 f906 	bl	801729c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8005090:	46c0      	nop			@ (mov r8, r8)
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
 8005096:	46c0      	nop			@ (mov r8, r8)
 8005098:	20000448 	.word	0x20000448

0800509c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	af00      	add	r7, sp, #0
  return 1;
 80050a0:	2301      	movs	r3, #1
}
 80050a2:	0018      	movs	r0, r3
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <_kill>:

int _kill(int pid, int sig)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80050b2:	f01b fecb 	bl	8020e4c <__errno>
 80050b6:	0003      	movs	r3, r0
 80050b8:	2216      	movs	r2, #22
 80050ba:	601a      	str	r2, [r3, #0]
  return -1;
 80050bc:	2301      	movs	r3, #1
 80050be:	425b      	negs	r3, r3
}
 80050c0:	0018      	movs	r0, r3
 80050c2:	46bd      	mov	sp, r7
 80050c4:	b002      	add	sp, #8
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <_exit>:

void _exit (int status)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80050d0:	2301      	movs	r3, #1
 80050d2:	425a      	negs	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	0011      	movs	r1, r2
 80050d8:	0018      	movs	r0, r3
 80050da:	f7ff ffe5 	bl	80050a8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80050de:	46c0      	nop			@ (mov r8, r8)
 80050e0:	e7fd      	b.n	80050de <_exit+0x16>

080050e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80050e2:	b580      	push	{r7, lr}
 80050e4:	b086      	sub	sp, #24
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	60f8      	str	r0, [r7, #12]
 80050ea:	60b9      	str	r1, [r7, #8]
 80050ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050ee:	2300      	movs	r3, #0
 80050f0:	617b      	str	r3, [r7, #20]
 80050f2:	e00a      	b.n	800510a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80050f4:	e000      	b.n	80050f8 <_read+0x16>
 80050f6:	bf00      	nop
 80050f8:	0001      	movs	r1, r0
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	1c5a      	adds	r2, r3, #1
 80050fe:	60ba      	str	r2, [r7, #8]
 8005100:	b2ca      	uxtb	r2, r1
 8005102:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	3301      	adds	r3, #1
 8005108:	617b      	str	r3, [r7, #20]
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	429a      	cmp	r2, r3
 8005110:	dbf0      	blt.n	80050f4 <_read+0x12>
  }

  return len;
 8005112:	687b      	ldr	r3, [r7, #4]
}
 8005114:	0018      	movs	r0, r3
 8005116:	46bd      	mov	sp, r7
 8005118:	b006      	add	sp, #24
 800511a:	bd80      	pop	{r7, pc}

0800511c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b086      	sub	sp, #24
 8005120:	af00      	add	r7, sp, #0
 8005122:	60f8      	str	r0, [r7, #12]
 8005124:	60b9      	str	r1, [r7, #8]
 8005126:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005128:	2300      	movs	r3, #0
 800512a:	617b      	str	r3, [r7, #20]
 800512c:	e009      	b.n	8005142 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	1c5a      	adds	r2, r3, #1
 8005132:	60ba      	str	r2, [r7, #8]
 8005134:	781b      	ldrb	r3, [r3, #0]
 8005136:	0018      	movs	r0, r3
 8005138:	e000      	b.n	800513c <_write+0x20>
 800513a:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	3301      	adds	r3, #1
 8005140:	617b      	str	r3, [r7, #20]
 8005142:	697a      	ldr	r2, [r7, #20]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	429a      	cmp	r2, r3
 8005148:	dbf1      	blt.n	800512e <_write+0x12>
  }
  return len;
 800514a:	687b      	ldr	r3, [r7, #4]
}
 800514c:	0018      	movs	r0, r3
 800514e:	46bd      	mov	sp, r7
 8005150:	b006      	add	sp, #24
 8005152:	bd80      	pop	{r7, pc}

08005154 <_close>:

int _close(int file)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800515c:	2301      	movs	r3, #1
 800515e:	425b      	negs	r3, r3
}
 8005160:	0018      	movs	r0, r3
 8005162:	46bd      	mov	sp, r7
 8005164:	b002      	add	sp, #8
 8005166:	bd80      	pop	{r7, pc}

08005168 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	2280      	movs	r2, #128	@ 0x80
 8005176:	0192      	lsls	r2, r2, #6
 8005178:	605a      	str	r2, [r3, #4]
  return 0;
 800517a:	2300      	movs	r3, #0
}
 800517c:	0018      	movs	r0, r3
 800517e:	46bd      	mov	sp, r7
 8005180:	b002      	add	sp, #8
 8005182:	bd80      	pop	{r7, pc}

08005184 <_isatty>:

int _isatty(int file)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b082      	sub	sp, #8
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800518c:	2301      	movs	r3, #1
}
 800518e:	0018      	movs	r0, r3
 8005190:	46bd      	mov	sp, r7
 8005192:	b002      	add	sp, #8
 8005194:	bd80      	pop	{r7, pc}

08005196 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005196:	b580      	push	{r7, lr}
 8005198:	b084      	sub	sp, #16
 800519a:	af00      	add	r7, sp, #0
 800519c:	60f8      	str	r0, [r7, #12]
 800519e:	60b9      	str	r1, [r7, #8]
 80051a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	0018      	movs	r0, r3
 80051a6:	46bd      	mov	sp, r7
 80051a8:	b004      	add	sp, #16
 80051aa:	bd80      	pop	{r7, pc}

080051ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b086      	sub	sp, #24
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80051b4:	4a14      	ldr	r2, [pc, #80]	@ (8005208 <_sbrk+0x5c>)
 80051b6:	4b15      	ldr	r3, [pc, #84]	@ (800520c <_sbrk+0x60>)
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80051c0:	4b13      	ldr	r3, [pc, #76]	@ (8005210 <_sbrk+0x64>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d102      	bne.n	80051ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80051c8:	4b11      	ldr	r3, [pc, #68]	@ (8005210 <_sbrk+0x64>)
 80051ca:	4a12      	ldr	r2, [pc, #72]	@ (8005214 <_sbrk+0x68>)
 80051cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80051ce:	4b10      	ldr	r3, [pc, #64]	@ (8005210 <_sbrk+0x64>)
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	18d3      	adds	r3, r2, r3
 80051d6:	693a      	ldr	r2, [r7, #16]
 80051d8:	429a      	cmp	r2, r3
 80051da:	d207      	bcs.n	80051ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80051dc:	f01b fe36 	bl	8020e4c <__errno>
 80051e0:	0003      	movs	r3, r0
 80051e2:	220c      	movs	r2, #12
 80051e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80051e6:	2301      	movs	r3, #1
 80051e8:	425b      	negs	r3, r3
 80051ea:	e009      	b.n	8005200 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80051ec:	4b08      	ldr	r3, [pc, #32]	@ (8005210 <_sbrk+0x64>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80051f2:	4b07      	ldr	r3, [pc, #28]	@ (8005210 <_sbrk+0x64>)
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	18d2      	adds	r2, r2, r3
 80051fa:	4b05      	ldr	r3, [pc, #20]	@ (8005210 <_sbrk+0x64>)
 80051fc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80051fe:	68fb      	ldr	r3, [r7, #12]
}
 8005200:	0018      	movs	r0, r3
 8005202:	46bd      	mov	sp, r7
 8005204:	b006      	add	sp, #24
 8005206:	bd80      	pop	{r7, pc}
 8005208:	2000a000 	.word	0x2000a000
 800520c:	00000400 	.word	0x00000400
 8005210:	20000898 	.word	0x20000898
 8005214:	20006998 	.word	0x20006998

08005218 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b082      	sub	sp, #8
 800521c:	af00      	add	r7, sp, #0
#endif /* ENABLE_DBG_SWEN */
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800521e:	4b12      	ldr	r3, [pc, #72]	@ (8005268 <SystemInit+0x50>)
 8005220:	2280      	movs	r2, #128	@ 0x80
 8005222:	0512      	lsls	r2, r2, #20
 8005224:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  tmp_seccr = FLASH->SECR;
 8005226:	4a11      	ldr	r2, [pc, #68]	@ (800526c <SystemInit+0x54>)
 8005228:	2380      	movs	r3, #128	@ 0x80
 800522a:	58d3      	ldr	r3, [r2, r3]
 800522c:	607b      	str	r3, [r7, #4]
  tmp_optr = FLASH->OPTR;
 800522e:	4b0f      	ldr	r3, [pc, #60]	@ (800526c <SystemInit+0x54>)
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	603b      	str	r3, [r7, #0]
  if (((tmp_seccr & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)         \
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	2380      	movs	r3, #128	@ 0x80
 8005238:	025b      	lsls	r3, r3, #9
 800523a:	4013      	ands	r3, r2
 800523c:	d010      	beq.n	8005260 <SystemInit+0x48>
      && (((tmp_optr & FLASH_OPTR_RDP) != 0xCCU)                           \
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	22ff      	movs	r2, #255	@ 0xff
 8005242:	4013      	ands	r3, r2
 8005244:	2bcc      	cmp	r3, #204	@ 0xcc
 8005246:	d00b      	beq.n	8005260 <SystemInit+0x48>
      && ((tmp_optr & FLASH_OPTR_RDP) != 0xAAU)))
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	22ff      	movs	r2, #255	@ 0xff
 800524c:	4013      	ands	r3, r2
 800524e:	2baa      	cmp	r3, #170	@ 0xaa
 8005250:	d006      	beq.n	8005260 <SystemInit+0x48>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 8005252:	4b06      	ldr	r3, [pc, #24]	@ (800526c <SystemInit+0x54>)
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	4b05      	ldr	r3, [pc, #20]	@ (800526c <SystemInit+0x54>)
 8005258:	2180      	movs	r1, #128	@ 0x80
 800525a:	02c9      	lsls	r1, r1, #11
 800525c:	430a      	orrs	r2, r1
 800525e:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 8005260:	46c0      	nop			@ (mov r8, r8)
 8005262:	46bd      	mov	sp, r7
 8005264:	b002      	add	sp, #8
 8005266:	bd80      	pop	{r7, pc}
 8005268:	e000ed00 	.word	0xe000ed00
 800526c:	40022000 	.word	0x40022000

08005270 <dbg_led_blink>:

static char s_line[USB_CLI_LINE_MAX];
static uint32_t s_line_len;

static void dbg_led_blink(uint8_t times)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	0002      	movs	r2, r0
 8005278:	1dfb      	adds	r3, r7, #7
 800527a:	701a      	strb	r2, [r3, #0]
    /*
     * Visible error blink on HW: must be >= 100ms.
     * Keep it short so it doesn't disturb USB/CLI responsiveness too much.
     */
    const uint32_t on_ms  = 120;
 800527c:	2378      	movs	r3, #120	@ 0x78
 800527e:	613b      	str	r3, [r7, #16]
    const uint32_t off_ms = 120;
 8005280:	2378      	movs	r3, #120	@ 0x78
 8005282:	60fb      	str	r3, [r7, #12]

    if (times > 2) times = 2;
 8005284:	1dfb      	adds	r3, r7, #7
 8005286:	781b      	ldrb	r3, [r3, #0]
 8005288:	2b02      	cmp	r3, #2
 800528a:	d902      	bls.n	8005292 <dbg_led_blink+0x22>
 800528c:	1dfb      	adds	r3, r7, #7
 800528e:	2202      	movs	r2, #2
 8005290:	701a      	strb	r2, [r3, #0]
    if (times == 0) return;
 8005292:	1dfb      	adds	r3, r7, #7
 8005294:	781b      	ldrb	r3, [r3, #0]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d02a      	beq.n	80052f0 <dbg_led_blink+0x80>

    for (uint8_t i = 0; i < times; i++)
 800529a:	2317      	movs	r3, #23
 800529c:	18fb      	adds	r3, r7, r3
 800529e:	2200      	movs	r2, #0
 80052a0:	701a      	strb	r2, [r3, #0]
 80052a2:	e01d      	b.n	80052e0 <dbg_led_blink+0x70>
    {
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80052a4:	2380      	movs	r3, #128	@ 0x80
 80052a6:	0059      	lsls	r1, r3, #1
 80052a8:	23a0      	movs	r3, #160	@ 0xa0
 80052aa:	05db      	lsls	r3, r3, #23
 80052ac:	2201      	movs	r2, #1
 80052ae:	0018      	movs	r0, r3
 80052b0:	f00b fa79 	bl	80107a6 <HAL_GPIO_WritePin>
        HAL_Delay(on_ms);
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	0018      	movs	r0, r3
 80052b8:	f008 fe16 	bl	800dee8 <HAL_Delay>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80052bc:	2380      	movs	r3, #128	@ 0x80
 80052be:	0059      	lsls	r1, r3, #1
 80052c0:	23a0      	movs	r3, #160	@ 0xa0
 80052c2:	05db      	lsls	r3, r3, #23
 80052c4:	2200      	movs	r2, #0
 80052c6:	0018      	movs	r0, r3
 80052c8:	f00b fa6d 	bl	80107a6 <HAL_GPIO_WritePin>
        HAL_Delay(off_ms);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	0018      	movs	r0, r3
 80052d0:	f008 fe0a 	bl	800dee8 <HAL_Delay>
    for (uint8_t i = 0; i < times; i++)
 80052d4:	2117      	movs	r1, #23
 80052d6:	187b      	adds	r3, r7, r1
 80052d8:	781a      	ldrb	r2, [r3, #0]
 80052da:	187b      	adds	r3, r7, r1
 80052dc:	3201      	adds	r2, #1
 80052de:	701a      	strb	r2, [r3, #0]
 80052e0:	2317      	movs	r3, #23
 80052e2:	18fa      	adds	r2, r7, r3
 80052e4:	1dfb      	adds	r3, r7, #7
 80052e6:	7812      	ldrb	r2, [r2, #0]
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d3da      	bcc.n	80052a4 <dbg_led_blink+0x34>
 80052ee:	e000      	b.n	80052f2 <dbg_led_blink+0x82>
    if (times == 0) return;
 80052f0:	46c0      	nop			@ (mov r8, r8)
    }
}
 80052f2:	46bd      	mov	sp, r7
 80052f4:	b006      	add	sp, #24
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <cdc_write_str>:

void cdc_write_str(const char *s)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b084      	sub	sp, #16
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00d      	beq.n	8005322 <cdc_write_str+0x2a>
    uint32_t sent = 0;
 8005306:	2300      	movs	r3, #0
 8005308:	60fb      	str	r3, [r7, #12]

    /* Non-blocking: if TX not ready (return=2) or not connected, just drop. */
    (void)USBD_CDC_ACM_Transmit((uint8_t*)s, (uint32_t)strlen(s), &sent);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	0018      	movs	r0, r3
 800530e:	f7fa ff05 	bl	800011c <strlen>
 8005312:	0001      	movs	r1, r0
 8005314:	230c      	movs	r3, #12
 8005316:	18fa      	adds	r2, r7, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	0018      	movs	r0, r3
 800531c:	f019 fd38 	bl	801ed90 <USBD_CDC_ACM_Transmit>
 8005320:	e000      	b.n	8005324 <cdc_write_str+0x2c>
    if (s == NULL) return;
 8005322:	46c0      	nop			@ (mov r8, r8)
}
 8005324:	46bd      	mov	sp, r7
 8005326:	b004      	add	sp, #16
 8005328:	bd80      	pop	{r7, pc}

0800532a <cdc_writef>:

static void cdc_writef(const char *fmt, ...)
{
 800532a:	b40f      	push	{r0, r1, r2, r3}
 800532c:	b590      	push	{r4, r7, lr}
 800532e:	b0b5      	sub	sp, #212	@ 0xd4
 8005330:	af00      	add	r7, sp, #0
    char buf[200];
    va_list ap;
    va_start(ap, fmt);
 8005332:	23dc      	movs	r3, #220	@ 0xdc
 8005334:	2108      	movs	r1, #8
 8005336:	185b      	adds	r3, r3, r1
 8005338:	19db      	adds	r3, r3, r7
 800533a:	607b      	str	r3, [r7, #4]
    vsnprintf(buf, sizeof(buf), fmt, ap);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	22d8      	movs	r2, #216	@ 0xd8
 8005340:	1852      	adds	r2, r2, r1
 8005342:	19d2      	adds	r2, r2, r7
 8005344:	6812      	ldr	r2, [r2, #0]
 8005346:	2408      	movs	r4, #8
 8005348:	1938      	adds	r0, r7, r4
 800534a:	21c8      	movs	r1, #200	@ 0xc8
 800534c:	f01b fcd2 	bl	8020cf4 <vsniprintf>
    va_end(ap);
    cdc_write_str(buf);
 8005350:	193b      	adds	r3, r7, r4
 8005352:	0018      	movs	r0, r3
 8005354:	f7ff ffd0 	bl	80052f8 <cdc_write_str>
}
 8005358:	46c0      	nop			@ (mov r8, r8)
 800535a:	46bd      	mov	sp, r7
 800535c:	b035      	add	sp, #212	@ 0xd4
 800535e:	bc90      	pop	{r4, r7}
 8005360:	bc08      	pop	{r3}
 8005362:	b004      	add	sp, #16
 8005364:	4718      	bx	r3

08005366 <cdc_echo_char>:

static void cdc_echo_char(char c)
{
 8005366:	b580      	push	{r7, lr}
 8005368:	b084      	sub	sp, #16
 800536a:	af00      	add	r7, sp, #0
 800536c:	0002      	movs	r2, r0
 800536e:	1dfb      	adds	r3, r7, #7
 8005370:	701a      	strb	r2, [r3, #0]
    uint32_t sent = 0;
 8005372:	2300      	movs	r3, #0
 8005374:	60fb      	str	r3, [r7, #12]
    (void)USBD_CDC_ACM_Transmit((uint8_t*)&c, 1, &sent);
 8005376:	230c      	movs	r3, #12
 8005378:	18fa      	adds	r2, r7, r3
 800537a:	1dfb      	adds	r3, r7, #7
 800537c:	2101      	movs	r1, #1
 800537e:	0018      	movs	r0, r3
 8005380:	f019 fd06 	bl	801ed90 <USBD_CDC_ACM_Transmit>
}
 8005384:	46c0      	nop			@ (mov r8, r8)
 8005386:	46bd      	mov	sp, r7
 8005388:	b004      	add	sp, #16
 800538a:	bd80      	pop	{r7, pc}

0800538c <cdc_prompt>:

static void cdc_prompt(void)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	af00      	add	r7, sp, #0
    cdc_write_str("> ");
 8005390:	4b03      	ldr	r3, [pc, #12]	@ (80053a0 <cdc_prompt+0x14>)
 8005392:	0018      	movs	r0, r3
 8005394:	f7ff ffb0 	bl	80052f8 <cdc_write_str>
}
 8005398:	46c0      	nop			@ (mov r8, r8)
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
 800539e:	46c0      	nop			@ (mov r8, r8)
 80053a0:	08025490 	.word	0x08025490

080053a4 <print_help>:

/* Pascal interpreter mode */
static uint8_t s_pascal_mode = 0;

static void print_help(void)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	af00      	add	r7, sp, #0
    cdc_write_str(
 80053a8:	4b03      	ldr	r3, [pc, #12]	@ (80053b8 <print_help+0x14>)
 80053aa:	0018      	movs	r0, r3
 80053ac:	f7ff ffa4 	bl	80052f8 <cdc_write_str>
        "  BEEP(freq,vol,ms)\r\n"
        "\r\n"
        "NOTES:\r\n"
        "  Use parentheses and commas in calls.\r\n"
        "\r\n");
}
 80053b0:	46c0      	nop			@ (mov r8, r8)
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	46c0      	nop			@ (mov r8, r8)
 80053b8:	08025494 	.word	0x08025494

080053bc <handle_line>:




static void handle_line(char *line)
{
 80053bc:	b590      	push	{r4, r7, lr}
 80053be:	b09b      	sub	sp, #108	@ 0x6c
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
    while (*line == ' ' || *line == '\t') line++;
 80053c4:	e002      	b.n	80053cc <handle_line+0x10>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	3301      	adds	r3, #1
 80053ca:	607b      	str	r3, [r7, #4]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	781b      	ldrb	r3, [r3, #0]
 80053d0:	2b20      	cmp	r3, #32
 80053d2:	d0f8      	beq.n	80053c6 <handle_line+0xa>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	781b      	ldrb	r3, [r3, #0]
 80053d8:	2b09      	cmp	r3, #9
 80053da:	d0f4      	beq.n	80053c6 <handle_line+0xa>
    if (*line == '\0') return;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	781b      	ldrb	r3, [r3, #0]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d100      	bne.n	80053e6 <handle_line+0x2a>
 80053e4:	e08b      	b.n	80054fe <handle_line+0x142>

    /* normalize CRLF */
    size_t n = strlen(line);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	0018      	movs	r0, r3
 80053ea:	f7fa fe97 	bl	800011c <strlen>
 80053ee:	0003      	movs	r3, r0
 80053f0:	667b      	str	r3, [r7, #100]	@ 0x64
    while (n && (line[n-1] == '\r' || line[n-1] == '\n'))
 80053f2:	e007      	b.n	8005404 <handle_line+0x48>
        line[--n] = '\0';
 80053f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053f6:	3b01      	subs	r3, #1
 80053f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80053fa:	687a      	ldr	r2, [r7, #4]
 80053fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053fe:	18d3      	adds	r3, r2, r3
 8005400:	2200      	movs	r2, #0
 8005402:	701a      	strb	r2, [r3, #0]
    while (n && (line[n-1] == '\r' || line[n-1] == '\n'))
 8005404:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00d      	beq.n	8005426 <handle_line+0x6a>
 800540a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800540c:	3b01      	subs	r3, #1
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	18d3      	adds	r3, r2, r3
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	2b0d      	cmp	r3, #13
 8005416:	d0ed      	beq.n	80053f4 <handle_line+0x38>
 8005418:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800541a:	3b01      	subs	r3, #1
 800541c:	687a      	ldr	r2, [r7, #4]
 800541e:	18d3      	adds	r3, r2, r3
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	2b0a      	cmp	r3, #10
 8005424:	d0e6      	beq.n	80053f4 <handle_line+0x38>

    if (strcmp(line, "ledstatus") == 0)
 8005426:	4a38      	ldr	r2, [pc, #224]	@ (8005508 <handle_line+0x14c>)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	0011      	movs	r1, r2
 800542c:	0018      	movs	r0, r3
 800542e:	f7fa fe6b 	bl	8000108 <strcmp>
 8005432:	1e03      	subs	r3, r0, #0
 8005434:	d10e      	bne.n	8005454 <handle_line+0x98>
    {
        char buf[80];
        led_hw_status(buf, sizeof(buf));
 8005436:	240c      	movs	r4, #12
 8005438:	193b      	adds	r3, r7, r4
 800543a:	2150      	movs	r1, #80	@ 0x50
 800543c:	0018      	movs	r0, r3
 800543e:	f007 fb3b 	bl	800cab8 <led_hw_status>
        cdc_write_str(buf);
 8005442:	193b      	adds	r3, r7, r4
 8005444:	0018      	movs	r0, r3
 8005446:	f7ff ff57 	bl	80052f8 <cdc_write_str>
        cdc_write_str("\r\n");
 800544a:	4b30      	ldr	r3, [pc, #192]	@ (800550c <handle_line+0x150>)
 800544c:	0018      	movs	r0, r3
 800544e:	f7ff ff53 	bl	80052f8 <cdc_write_str>
 8005452:	e055      	b.n	8005500 <handle_line+0x144>
        return;
    }

    if (strcmp(line, "help") == 0)
 8005454:	4a2e      	ldr	r2, [pc, #184]	@ (8005510 <handle_line+0x154>)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	0011      	movs	r1, r2
 800545a:	0018      	movs	r0, r3
 800545c:	f7fa fe54 	bl	8000108 <strcmp>
 8005460:	1e03      	subs	r3, r0, #0
 8005462:	d102      	bne.n	800546a <handle_line+0xae>
    {
        print_help();
 8005464:	f7ff ff9e 	bl	80053a4 <print_help>
        return;
 8005468:	e04a      	b.n	8005500 <handle_line+0x144>
    }

    if (strcmp(line, "ping") == 0)
 800546a:	4a2a      	ldr	r2, [pc, #168]	@ (8005514 <handle_line+0x158>)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	0011      	movs	r1, r2
 8005470:	0018      	movs	r0, r3
 8005472:	f7fa fe49 	bl	8000108 <strcmp>
 8005476:	1e03      	subs	r3, r0, #0
 8005478:	d104      	bne.n	8005484 <handle_line+0xc8>
    {
        cdc_write_str("pong\r\n");
 800547a:	4b27      	ldr	r3, [pc, #156]	@ (8005518 <handle_line+0x15c>)
 800547c:	0018      	movs	r0, r3
 800547e:	f7ff ff3b 	bl	80052f8 <cdc_write_str>
        return;
 8005482:	e03d      	b.n	8005500 <handle_line+0x144>
    }

    if (strcmp(line, "pascal") == 0 || strcmp(line, "PASCAL") == 0)
 8005484:	4a25      	ldr	r2, [pc, #148]	@ (800551c <handle_line+0x160>)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	0011      	movs	r1, r2
 800548a:	0018      	movs	r0, r3
 800548c:	f7fa fe3c 	bl	8000108 <strcmp>
 8005490:	1e03      	subs	r3, r0, #0
 8005492:	d007      	beq.n	80054a4 <handle_line+0xe8>
 8005494:	4a22      	ldr	r2, [pc, #136]	@ (8005520 <handle_line+0x164>)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	0011      	movs	r1, r2
 800549a:	0018      	movs	r0, r3
 800549c:	f7fa fe34 	bl	8000108 <strcmp>
 80054a0:	1e03      	subs	r3, r0, #0
 80054a2:	d105      	bne.n	80054b0 <handle_line+0xf4>
    {
        s_pascal_mode = 1;
 80054a4:	4b1f      	ldr	r3, [pc, #124]	@ (8005524 <handle_line+0x168>)
 80054a6:	2201      	movs	r2, #1
 80054a8:	701a      	strb	r2, [r3, #0]
        mp_start_session();
 80054aa:	f005 fab7 	bl	800aa1c <mp_start_session>
        return;
 80054ae:	e027      	b.n	8005500 <handle_line+0x144>
    }

    int32_t ret = 0;
 80054b0:	2300      	movs	r3, #0
 80054b2:	663b      	str	r3, [r7, #96]	@ 0x60
    bool has_ret = false;
 80054b4:	245f      	movs	r4, #95	@ 0x5f
 80054b6:	193b      	adds	r3, r7, r4
 80054b8:	2200      	movs	r2, #0
 80054ba:	701a      	strb	r2, [r3, #0]
    if (mp_exec_builtin_line(line, &ret, &has_ret))
 80054bc:	193a      	adds	r2, r7, r4
 80054be:	2360      	movs	r3, #96	@ 0x60
 80054c0:	18f9      	adds	r1, r7, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	0018      	movs	r0, r3
 80054c6:	f000 fad7 	bl	8005a78 <mp_exec_builtin_line>
 80054ca:	1e03      	subs	r3, r0, #0
 80054cc:	d00f      	beq.n	80054ee <handle_line+0x132>
    {
        if (has_ret)
 80054ce:	193b      	adds	r3, r7, r4
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d006      	beq.n	80054e4 <handle_line+0x128>
        {
            cdc_writef("%ld\r\n", (long)ret);
 80054d6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80054d8:	4b13      	ldr	r3, [pc, #76]	@ (8005528 <handle_line+0x16c>)
 80054da:	0011      	movs	r1, r2
 80054dc:	0018      	movs	r0, r3
 80054de:	f7ff ff24 	bl	800532a <cdc_writef>
        }
        else
        {
            cdc_write_str("OK\r\n");
        }
        return;
 80054e2:	e00d      	b.n	8005500 <handle_line+0x144>
            cdc_write_str("OK\r\n");
 80054e4:	4b11      	ldr	r3, [pc, #68]	@ (800552c <handle_line+0x170>)
 80054e6:	0018      	movs	r0, r3
 80054e8:	f7ff ff06 	bl	80052f8 <cdc_write_str>
        return;
 80054ec:	e008      	b.n	8005500 <handle_line+0x144>
    }

    dbg_led_blink(1);
 80054ee:	2001      	movs	r0, #1
 80054f0:	f7ff febe 	bl	8005270 <dbg_led_blink>
    cdc_write_str("ERR unknown, type: help\r\n");
 80054f4:	4b0e      	ldr	r3, [pc, #56]	@ (8005530 <handle_line+0x174>)
 80054f6:	0018      	movs	r0, r3
 80054f8:	f7ff fefe 	bl	80052f8 <cdc_write_str>
 80054fc:	e000      	b.n	8005500 <handle_line+0x144>
    if (*line == '\0') return;
 80054fe:	46c0      	nop			@ (mov r8, r8)
}
 8005500:	46bd      	mov	sp, r7
 8005502:	b01b      	add	sp, #108	@ 0x6c
 8005504:	bd90      	pop	{r4, r7, pc}
 8005506:	46c0      	nop			@ (mov r8, r8)
 8005508:	08025618 	.word	0x08025618
 800550c:	08025624 	.word	0x08025624
 8005510:	08025628 	.word	0x08025628
 8005514:	08025630 	.word	0x08025630
 8005518:	08025638 	.word	0x08025638
 800551c:	08025640 	.word	0x08025640
 8005520:	08025648 	.word	0x08025648
 8005524:	20000920 	.word	0x20000920
 8005528:	08025650 	.word	0x08025650
 800552c:	08025658 	.word	0x08025658
 8005530:	08025660 	.word	0x08025660

08005534 <USB_CLI_Init>:


void USB_CLI_Init(void)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	af00      	add	r7, sp, #0
    s_line_len = 0;
 8005538:	4b08      	ldr	r3, [pc, #32]	@ (800555c <USB_CLI_Init+0x28>)
 800553a:	2200      	movs	r2, #0
 800553c:	601a      	str	r2, [r3, #0]
    memset(s_line, 0, sizeof(s_line));
 800553e:	4b08      	ldr	r3, [pc, #32]	@ (8005560 <USB_CLI_Init+0x2c>)
 8005540:	2280      	movs	r2, #128	@ 0x80
 8005542:	2100      	movs	r1, #0
 8005544:	0018      	movs	r0, r3
 8005546:	f01b fbe1 	bl	8020d0c <memset>
    cdc_write_str("USB CLI ready. Type: help\r\n");
 800554a:	4b06      	ldr	r3, [pc, #24]	@ (8005564 <USB_CLI_Init+0x30>)
 800554c:	0018      	movs	r0, r3
 800554e:	f7ff fed3 	bl	80052f8 <cdc_write_str>
    cdc_prompt();
 8005552:	f7ff ff1b 	bl	800538c <cdc_prompt>
}
 8005556:	46c0      	nop			@ (mov r8, r8)
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}
 800555c:	2000091c 	.word	0x2000091c
 8005560:	2000089c 	.word	0x2000089c
 8005564:	0802567c 	.word	0x0802567c

08005568 <USB_CLI_Task>:

void USB_CLI_Task(void)
{
 8005568:	b590      	push	{r4, r7, lr}
 800556a:	b095      	sub	sp, #84	@ 0x54
 800556c:	af00      	add	r7, sp, #0
    uint8_t rx[USB_CLI_RX_CHUNK];
    uint32_t got = 0;
 800556e:	2300      	movs	r3, #0
 8005570:	603b      	str	r3, [r7, #0]
    /* If Pascal mode is active, run Pascal task and route input there */
    if (s_pascal_mode)
 8005572:	4b5d      	ldr	r3, [pc, #372]	@ (80056e8 <USB_CLI_Task+0x180>)
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d039      	beq.n	80055ee <USB_CLI_Task+0x86>
    {
        mp_task();  /* Run VM time-slice + abort check */
 800557a:	f005 faed 	bl	800ab58 <mp_task>
        
        /* Check if user typed EXIT or session ended */
        if (mp_exit_pending() || !mp_is_active())
 800557e:	f005 fa7f 	bl	800aa80 <mp_exit_pending>
 8005582:	1e03      	subs	r3, r0, #0
 8005584:	d108      	bne.n	8005598 <USB_CLI_Task+0x30>
 8005586:	f005 fa71 	bl	800aa6c <mp_is_active>
 800558a:	0003      	movs	r3, r0
 800558c:	001a      	movs	r2, r3
 800558e:	2301      	movs	r3, #1
 8005590:	4053      	eors	r3, r2
 8005592:	b2db      	uxtb	r3, r3
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00b      	beq.n	80055b0 <USB_CLI_Task+0x48>
        {
            s_pascal_mode = 0;
 8005598:	4b53      	ldr	r3, [pc, #332]	@ (80056e8 <USB_CLI_Task+0x180>)
 800559a:	2200      	movs	r2, #0
 800559c:	701a      	strb	r2, [r3, #0]
            mp_stop_session();
 800559e:	f005 fa5b 	bl	800aa58 <mp_stop_session>
            cdc_write_str("\r\nPASCAL EXIT\r\n");
 80055a2:	4b52      	ldr	r3, [pc, #328]	@ (80056ec <USB_CLI_Task+0x184>)
 80055a4:	0018      	movs	r0, r3
 80055a6:	f7ff fea7 	bl	80052f8 <cdc_write_str>
            cdc_prompt();
 80055aa:	f7ff feef 	bl	800538c <cdc_prompt>
            return;
 80055ae:	e098      	b.n	80056e2 <USB_CLI_Task+0x17a>
        }

        /* Route incoming chars to Pascal */
        if (USBD_CDC_ACM_Receive(rx, sizeof(rx), &got) == 0 && got > 0)
 80055b0:	003a      	movs	r2, r7
 80055b2:	1d3b      	adds	r3, r7, #4
 80055b4:	2140      	movs	r1, #64	@ 0x40
 80055b6:	0018      	movs	r0, r3
 80055b8:	f019 fc24 	bl	801ee04 <USBD_CDC_ACM_Receive>
 80055bc:	1e03      	subs	r3, r0, #0
 80055be:	d000      	beq.n	80055c2 <USB_CLI_Task+0x5a>
 80055c0:	e08c      	b.n	80056dc <USB_CLI_Task+0x174>
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d100      	bne.n	80055ca <USB_CLI_Task+0x62>
 80055c8:	e088      	b.n	80056dc <USB_CLI_Task+0x174>
        {
            for (uint32_t i = 0; i < got; i++)
 80055ca:	2300      	movs	r3, #0
 80055cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055ce:	e009      	b.n	80055e4 <USB_CLI_Task+0x7c>
            {
                mp_feed_char((char)rx[i]);
 80055d0:	1d3a      	adds	r2, r7, #4
 80055d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055d4:	18d3      	adds	r3, r2, r3
 80055d6:	781b      	ldrb	r3, [r3, #0]
 80055d8:	0018      	movs	r0, r3
 80055da:	f005 fa5b 	bl	800aa94 <mp_feed_char>
            for (uint32_t i = 0; i < got; i++)
 80055de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055e0:	3301      	adds	r3, #1
 80055e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d3f1      	bcc.n	80055d0 <USB_CLI_Task+0x68>
            }
        }
        return;
 80055ec:	e076      	b.n	80056dc <USB_CLI_Task+0x174>
    }

    if (USBD_CDC_ACM_Receive(rx, sizeof(rx), &got) != 0 || got == 0)
 80055ee:	003a      	movs	r2, r7
 80055f0:	1d3b      	adds	r3, r7, #4
 80055f2:	2140      	movs	r1, #64	@ 0x40
 80055f4:	0018      	movs	r0, r3
 80055f6:	f019 fc05 	bl	801ee04 <USBD_CDC_ACM_Receive>
 80055fa:	1e03      	subs	r3, r0, #0
 80055fc:	d000      	beq.n	8005600 <USB_CLI_Task+0x98>
 80055fe:	e06f      	b.n	80056e0 <USB_CLI_Task+0x178>
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d100      	bne.n	8005608 <USB_CLI_Task+0xa0>
 8005606:	e06b      	b.n	80056e0 <USB_CLI_Task+0x178>
        return;

    for (uint32_t i = 0; i < got; i++)
 8005608:	2300      	movs	r3, #0
 800560a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800560c:	e061      	b.n	80056d2 <USB_CLI_Task+0x16a>
    {
        char c = (char)rx[i];
 800560e:	2047      	movs	r0, #71	@ 0x47
 8005610:	183b      	adds	r3, r7, r0
 8005612:	1d39      	adds	r1, r7, #4
 8005614:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005616:	188a      	adds	r2, r1, r2
 8005618:	7812      	ldrb	r2, [r2, #0]
 800561a:	701a      	strb	r2, [r3, #0]

        /* Basic line editing + echo */
        if (c == '\b' || c == 0x7F)
 800561c:	183b      	adds	r3, r7, r0
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	2b08      	cmp	r3, #8
 8005622:	d003      	beq.n	800562c <USB_CLI_Task+0xc4>
 8005624:	183b      	adds	r3, r7, r0
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	2b7f      	cmp	r3, #127	@ 0x7f
 800562a:	d10d      	bne.n	8005648 <USB_CLI_Task+0xe0>
        {
            if (s_line_len > 0)
 800562c:	4b30      	ldr	r3, [pc, #192]	@ (80056f0 <USB_CLI_Task+0x188>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d04a      	beq.n	80056ca <USB_CLI_Task+0x162>
            {
                s_line_len--;
 8005634:	4b2e      	ldr	r3, [pc, #184]	@ (80056f0 <USB_CLI_Task+0x188>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	1e5a      	subs	r2, r3, #1
 800563a:	4b2d      	ldr	r3, [pc, #180]	@ (80056f0 <USB_CLI_Task+0x188>)
 800563c:	601a      	str	r2, [r3, #0]
                cdc_write_str("\b \b");
 800563e:	4b2d      	ldr	r3, [pc, #180]	@ (80056f4 <USB_CLI_Task+0x18c>)
 8005640:	0018      	movs	r0, r3
 8005642:	f7ff fe59 	bl	80052f8 <cdc_write_str>
            }
            continue;
 8005646:	e040      	b.n	80056ca <USB_CLI_Task+0x162>
        }

        if (c == '\r' || c == '\n')
 8005648:	2247      	movs	r2, #71	@ 0x47
 800564a:	18bb      	adds	r3, r7, r2
 800564c:	781b      	ldrb	r3, [r3, #0]
 800564e:	2b0d      	cmp	r3, #13
 8005650:	d003      	beq.n	800565a <USB_CLI_Task+0xf2>
 8005652:	18bb      	adds	r3, r7, r2
 8005654:	781b      	ldrb	r3, [r3, #0]
 8005656:	2b0a      	cmp	r3, #10
 8005658:	d116      	bne.n	8005688 <USB_CLI_Task+0x120>
        {
            /* terminal-friendly newline */
            cdc_write_str("\r\n");
 800565a:	4b27      	ldr	r3, [pc, #156]	@ (80056f8 <USB_CLI_Task+0x190>)
 800565c:	0018      	movs	r0, r3
 800565e:	f7ff fe4b 	bl	80052f8 <cdc_write_str>

            if (s_line_len > 0)
 8005662:	4b23      	ldr	r3, [pc, #140]	@ (80056f0 <USB_CLI_Task+0x188>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00b      	beq.n	8005682 <USB_CLI_Task+0x11a>
            {
                s_line[s_line_len] = '\0';
 800566a:	4b21      	ldr	r3, [pc, #132]	@ (80056f0 <USB_CLI_Task+0x188>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a23      	ldr	r2, [pc, #140]	@ (80056fc <USB_CLI_Task+0x194>)
 8005670:	2100      	movs	r1, #0
 8005672:	54d1      	strb	r1, [r2, r3]
                handle_line(s_line);
 8005674:	4b21      	ldr	r3, [pc, #132]	@ (80056fc <USB_CLI_Task+0x194>)
 8005676:	0018      	movs	r0, r3
 8005678:	f7ff fea0 	bl	80053bc <handle_line>
                s_line_len = 0;
 800567c:	4b1c      	ldr	r3, [pc, #112]	@ (80056f0 <USB_CLI_Task+0x188>)
 800567e:	2200      	movs	r2, #0
 8005680:	601a      	str	r2, [r3, #0]
            }
            cdc_prompt();
 8005682:	f7ff fe83 	bl	800538c <cdc_prompt>
            continue;
 8005686:	e021      	b.n	80056cc <USB_CLI_Task+0x164>
        }

        /* Echo typed character */
        cdc_echo_char(c);
 8005688:	2447      	movs	r4, #71	@ 0x47
 800568a:	193b      	adds	r3, r7, r4
 800568c:	781b      	ldrb	r3, [r3, #0]
 800568e:	0018      	movs	r0, r3
 8005690:	f7ff fe69 	bl	8005366 <cdc_echo_char>

        if (s_line_len < (USB_CLI_LINE_MAX - 1U))
 8005694:	4b16      	ldr	r3, [pc, #88]	@ (80056f0 <USB_CLI_Task+0x188>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2b7e      	cmp	r3, #126	@ 0x7e
 800569a:	d809      	bhi.n	80056b0 <USB_CLI_Task+0x148>
        {
            s_line[s_line_len++] = c;
 800569c:	4b14      	ldr	r3, [pc, #80]	@ (80056f0 <USB_CLI_Task+0x188>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	1c59      	adds	r1, r3, #1
 80056a2:	4a13      	ldr	r2, [pc, #76]	@ (80056f0 <USB_CLI_Task+0x188>)
 80056a4:	6011      	str	r1, [r2, #0]
 80056a6:	4a15      	ldr	r2, [pc, #84]	@ (80056fc <USB_CLI_Task+0x194>)
 80056a8:	1939      	adds	r1, r7, r4
 80056aa:	7809      	ldrb	r1, [r1, #0]
 80056ac:	54d1      	strb	r1, [r2, r3]
 80056ae:	e00d      	b.n	80056cc <USB_CLI_Task+0x164>
        }
        else
        {
            /* overflow -> reset */
            s_line_len = 0;
 80056b0:	4b0f      	ldr	r3, [pc, #60]	@ (80056f0 <USB_CLI_Task+0x188>)
 80056b2:	2200      	movs	r2, #0
 80056b4:	601a      	str	r2, [r3, #0]
            dbg_led_blink(2);
 80056b6:	2002      	movs	r0, #2
 80056b8:	f7ff fdda 	bl	8005270 <dbg_led_blink>
            cdc_write_str("\r\nERR line too long\r\n");
 80056bc:	4b10      	ldr	r3, [pc, #64]	@ (8005700 <USB_CLI_Task+0x198>)
 80056be:	0018      	movs	r0, r3
 80056c0:	f7ff fe1a 	bl	80052f8 <cdc_write_str>
            cdc_prompt();
 80056c4:	f7ff fe62 	bl	800538c <cdc_prompt>
 80056c8:	e000      	b.n	80056cc <USB_CLI_Task+0x164>
            continue;
 80056ca:	46c0      	nop			@ (mov r8, r8)
    for (uint32_t i = 0; i < got; i++)
 80056cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056ce:	3301      	adds	r3, #1
 80056d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d399      	bcc.n	800560e <USB_CLI_Task+0xa6>
 80056da:	e002      	b.n	80056e2 <USB_CLI_Task+0x17a>
        return;
 80056dc:	46c0      	nop			@ (mov r8, r8)
 80056de:	e000      	b.n	80056e2 <USB_CLI_Task+0x17a>
        return;
 80056e0:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 80056e2:	46bd      	mov	sp, r7
 80056e4:	b015      	add	sp, #84	@ 0x54
 80056e6:	bd90      	pop	{r4, r7, pc}
 80056e8:	20000920 	.word	0x20000920
 80056ec:	08025698 	.word	0x08025698
 80056f0:	2000091c 	.word	0x2000091c
 80056f4:	080256a8 	.word	0x080256a8
 80056f8:	08025624 	.word	0x08025624
 80056fc:	2000089c 	.word	0x2000089c
 8005700:	080256ac 	.word	0x080256ac

08005704 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005704:	480d      	ldr	r0, [pc, #52]	@ (800573c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005706:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005708:	f7ff fd86 	bl	8005218 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800570c:	480c      	ldr	r0, [pc, #48]	@ (8005740 <LoopForever+0x6>)
  ldr r1, =_edata
 800570e:	490d      	ldr	r1, [pc, #52]	@ (8005744 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005710:	4a0d      	ldr	r2, [pc, #52]	@ (8005748 <LoopForever+0xe>)
  movs r3, #0
 8005712:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005714:	e002      	b.n	800571c <LoopCopyDataInit>

08005716 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005716:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005718:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800571a:	3304      	adds	r3, #4

0800571c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800571c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800571e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005720:	d3f9      	bcc.n	8005716 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005722:	4a0a      	ldr	r2, [pc, #40]	@ (800574c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005724:	4c0a      	ldr	r4, [pc, #40]	@ (8005750 <LoopForever+0x16>)
  movs r3, #0
 8005726:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005728:	e001      	b.n	800572e <LoopFillZerobss>

0800572a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800572a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800572c:	3204      	adds	r2, #4

0800572e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800572e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005730:	d3fb      	bcc.n	800572a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005732:	f01b fb91 	bl	8020e58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005736:	f7fe faed 	bl	8003d14 <main>

0800573a <LoopForever>:

LoopForever:
  b LoopForever
 800573a:	e7fe      	b.n	800573a <LoopForever>
  ldr   r0, =_estack
 800573c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8005740:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005744:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 8005748:	080271f0 	.word	0x080271f0
  ldr r2, =_sbss
 800574c:	200002d8 	.word	0x200002d8
  ldr r4, =_ebss
 8005750:	20006994 	.word	0x20006994

08005754 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005754:	e7fe      	b.n	8005754 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler>

08005756 <mp_puts>:
extern RNG_HandleTypeDef hrng;
extern const uint32_t __flash_data_start__;
extern const uint32_t __flash_data_end__;

/* ============================ Minimal utils ============================ */
static void mp_puts(const char *s){ while (*s) mp_hal_putchar(*s++); }
 8005756:	b580      	push	{r7, lr}
 8005758:	b082      	sub	sp, #8
 800575a:	af00      	add	r7, sp, #0
 800575c:	6078      	str	r0, [r7, #4]
 800575e:	e006      	b.n	800576e <mp_puts+0x18>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	1c5a      	adds	r2, r3, #1
 8005764:	607a      	str	r2, [r7, #4]
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	0018      	movs	r0, r3
 800576a:	f005 ff3f 	bl	800b5ec <mp_hal_putchar>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1f4      	bne.n	8005760 <mp_puts+0xa>
 8005776:	46c0      	nop			@ (mov r8, r8)
 8005778:	46c0      	nop			@ (mov r8, r8)
 800577a:	46bd      	mov	sp, r7
 800577c:	b002      	add	sp, #8
 800577e:	bd80      	pop	{r7, pc}

08005780 <mp_putcrlf>:
static void mp_putcrlf(void){ mp_puts("\r\n"); }
 8005780:	b580      	push	{r7, lr}
 8005782:	af00      	add	r7, sp, #0
 8005784:	4b03      	ldr	r3, [pc, #12]	@ (8005794 <mp_putcrlf+0x14>)
 8005786:	0018      	movs	r0, r3
 8005788:	f7ff ffe5 	bl	8005756 <mp_puts>
 800578c:	46c0      	nop			@ (mov r8, r8)
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	46c0      	nop			@ (mov r8, r8)
 8005794:	080256c4 	.word	0x080256c4

08005798 <mp_stricmp>:
static bool is_id0(char c);
static bool is_idn(char c);
static int builtin_id(const char *name);
static void time_update_vars(int32_t *vars);

static int mp_stricmp(const char *a, const char *b){
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  while (*a && *b){
 80057a2:	e044      	b.n	800582e <mp_stricmp+0x96>
    char ca = (char)tolower((unsigned char)*a++);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	1c5a      	adds	r2, r3, #1
 80057a8:	607a      	str	r2, [r7, #4]
 80057aa:	210f      	movs	r1, #15
 80057ac:	187a      	adds	r2, r7, r1
 80057ae:	781b      	ldrb	r3, [r3, #0]
 80057b0:	7013      	strb	r3, [r2, #0]
 80057b2:	187b      	adds	r3, r7, r1
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	1c5a      	adds	r2, r3, #1
 80057b8:	4b26      	ldr	r3, [pc, #152]	@ (8005854 <mp_stricmp+0xbc>)
 80057ba:	18d3      	adds	r3, r2, r3
 80057bc:	781b      	ldrb	r3, [r3, #0]
 80057be:	001a      	movs	r2, r3
 80057c0:	2303      	movs	r3, #3
 80057c2:	4013      	ands	r3, r2
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d103      	bne.n	80057d0 <mp_stricmp+0x38>
 80057c8:	187b      	adds	r3, r7, r1
 80057ca:	781b      	ldrb	r3, [r3, #0]
 80057cc:	3320      	adds	r3, #32
 80057ce:	e002      	b.n	80057d6 <mp_stricmp+0x3e>
 80057d0:	230f      	movs	r3, #15
 80057d2:	18fb      	adds	r3, r7, r3
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	220e      	movs	r2, #14
 80057d8:	18ba      	adds	r2, r7, r2
 80057da:	7013      	strb	r3, [r2, #0]
    char cb = (char)tolower((unsigned char)*b++);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	1c5a      	adds	r2, r3, #1
 80057e0:	603a      	str	r2, [r7, #0]
 80057e2:	210d      	movs	r1, #13
 80057e4:	187a      	adds	r2, r7, r1
 80057e6:	781b      	ldrb	r3, [r3, #0]
 80057e8:	7013      	strb	r3, [r2, #0]
 80057ea:	187b      	adds	r3, r7, r1
 80057ec:	781b      	ldrb	r3, [r3, #0]
 80057ee:	1c5a      	adds	r2, r3, #1
 80057f0:	4b18      	ldr	r3, [pc, #96]	@ (8005854 <mp_stricmp+0xbc>)
 80057f2:	18d3      	adds	r3, r2, r3
 80057f4:	781b      	ldrb	r3, [r3, #0]
 80057f6:	001a      	movs	r2, r3
 80057f8:	2303      	movs	r3, #3
 80057fa:	4013      	ands	r3, r2
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d103      	bne.n	8005808 <mp_stricmp+0x70>
 8005800:	187b      	adds	r3, r7, r1
 8005802:	781b      	ldrb	r3, [r3, #0]
 8005804:	3320      	adds	r3, #32
 8005806:	e002      	b.n	800580e <mp_stricmp+0x76>
 8005808:	230d      	movs	r3, #13
 800580a:	18fb      	adds	r3, r7, r3
 800580c:	781b      	ldrb	r3, [r3, #0]
 800580e:	210c      	movs	r1, #12
 8005810:	187a      	adds	r2, r7, r1
 8005812:	7013      	strb	r3, [r2, #0]
    if (ca != cb) return (int)(unsigned char)ca - (int)(unsigned char)cb;
 8005814:	200e      	movs	r0, #14
 8005816:	183a      	adds	r2, r7, r0
 8005818:	187b      	adds	r3, r7, r1
 800581a:	7812      	ldrb	r2, [r2, #0]
 800581c:	781b      	ldrb	r3, [r3, #0]
 800581e:	429a      	cmp	r2, r3
 8005820:	d005      	beq.n	800582e <mp_stricmp+0x96>
 8005822:	183b      	adds	r3, r7, r0
 8005824:	781a      	ldrb	r2, [r3, #0]
 8005826:	187b      	adds	r3, r7, r1
 8005828:	781b      	ldrb	r3, [r3, #0]
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	e00d      	b.n	800584a <mp_stricmp+0xb2>
  while (*a && *b){
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d003      	beq.n	800583e <mp_stricmp+0xa6>
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d1b2      	bne.n	80057a4 <mp_stricmp+0xc>
  }
  return (int)(unsigned char)*a - (int)(unsigned char)*b;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	781b      	ldrb	r3, [r3, #0]
 8005842:	001a      	movs	r2, r3
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	1ad3      	subs	r3, r2, r3
}
 800584a:	0018      	movs	r0, r3
 800584c:	46bd      	mov	sp, r7
 800584e:	b004      	add	sp, #16
 8005850:	bd80      	pop	{r7, pc}
 8005852:	46c0      	nop			@ (mov r8, r8)
 8005854:	08026d90 	.word	0x08026d90

08005858 <mp_itoa>:

static void mp_itoa(int v, char *out){
 8005858:	b580      	push	{r7, lr}
 800585a:	b08a      	sub	sp, #40	@ 0x28
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
 8005860:	6039      	str	r1, [r7, #0]
  char tmp[16];
  int n=0;
 8005862:	2300      	movs	r3, #0
 8005864:	627b      	str	r3, [r7, #36]	@ 0x24
  if (v==0){ out[0]='0'; out[1]=0; return; }
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d107      	bne.n	800587c <mp_itoa+0x24>
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	2230      	movs	r2, #48	@ 0x30
 8005870:	701a      	strb	r2, [r3, #0]
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	3301      	adds	r3, #1
 8005876:	2200      	movs	r2, #0
 8005878:	701a      	strb	r2, [r3, #0]
 800587a:	e051      	b.n	8005920 <mp_itoa+0xc8>
  bool neg = (v<0);
 800587c:	211b      	movs	r1, #27
 800587e:	187b      	adds	r3, r7, r1
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	0fd2      	lsrs	r2, r2, #31
 8005884:	701a      	strb	r2, [r3, #0]
  unsigned int x = neg ? (unsigned int)(-v) : (unsigned int)v;
 8005886:	187b      	adds	r3, r7, r1
 8005888:	781b      	ldrb	r3, [r3, #0]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d002      	beq.n	8005894 <mp_itoa+0x3c>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	425b      	negs	r3, r3
 8005892:	e000      	b.n	8005896 <mp_itoa+0x3e>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	623b      	str	r3, [r7, #32]
  while (x && n < (int)sizeof(tmp)){
 8005898:	e015      	b.n	80058c6 <mp_itoa+0x6e>
    tmp[n++] = (char)('0' + (x % 10));
 800589a:	6a3b      	ldr	r3, [r7, #32]
 800589c:	210a      	movs	r1, #10
 800589e:	0018      	movs	r0, r3
 80058a0:	f7fa fcde 	bl	8000260 <__aeabi_uidivmod>
 80058a4:	000b      	movs	r3, r1
 80058a6:	b2da      	uxtb	r2, r3
 80058a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058aa:	1c59      	adds	r1, r3, #1
 80058ac:	6279      	str	r1, [r7, #36]	@ 0x24
 80058ae:	3230      	adds	r2, #48	@ 0x30
 80058b0:	b2d1      	uxtb	r1, r2
 80058b2:	2208      	movs	r2, #8
 80058b4:	18ba      	adds	r2, r7, r2
 80058b6:	54d1      	strb	r1, [r2, r3]
    x /= 10;
 80058b8:	6a3b      	ldr	r3, [r7, #32]
 80058ba:	210a      	movs	r1, #10
 80058bc:	0018      	movs	r0, r3
 80058be:	f7fa fc49 	bl	8000154 <__udivsi3>
 80058c2:	0003      	movs	r3, r0
 80058c4:	623b      	str	r3, [r7, #32]
  while (x && n < (int)sizeof(tmp)){
 80058c6:	6a3b      	ldr	r3, [r7, #32]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d002      	beq.n	80058d2 <mp_itoa+0x7a>
 80058cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ce:	2b0f      	cmp	r3, #15
 80058d0:	dde3      	ble.n	800589a <mp_itoa+0x42>
  }
  int i=0;
 80058d2:	2300      	movs	r3, #0
 80058d4:	61fb      	str	r3, [r7, #28]
  if (neg) out[i++]='-';
 80058d6:	231b      	movs	r3, #27
 80058d8:	18fb      	adds	r3, r7, r3
 80058da:	781b      	ldrb	r3, [r3, #0]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d017      	beq.n	8005910 <mp_itoa+0xb8>
 80058e0:	69fb      	ldr	r3, [r7, #28]
 80058e2:	1c5a      	adds	r2, r3, #1
 80058e4:	61fa      	str	r2, [r7, #28]
 80058e6:	001a      	movs	r2, r3
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	189b      	adds	r3, r3, r2
 80058ec:	222d      	movs	r2, #45	@ 0x2d
 80058ee:	701a      	strb	r2, [r3, #0]
  while (n>0) out[i++] = tmp[--n];
 80058f0:	e00e      	b.n	8005910 <mp_itoa+0xb8>
 80058f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f4:	3b01      	subs	r3, #1
 80058f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	1c5a      	adds	r2, r3, #1
 80058fc:	61fa      	str	r2, [r7, #28]
 80058fe:	001a      	movs	r2, r3
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	189b      	adds	r3, r3, r2
 8005904:	2208      	movs	r2, #8
 8005906:	18b9      	adds	r1, r7, r2
 8005908:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800590a:	188a      	adds	r2, r1, r2
 800590c:	7812      	ldrb	r2, [r2, #0]
 800590e:	701a      	strb	r2, [r3, #0]
 8005910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005912:	2b00      	cmp	r3, #0
 8005914:	dced      	bgt.n	80058f2 <mp_itoa+0x9a>
  out[i]=0;
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	683a      	ldr	r2, [r7, #0]
 800591a:	18d3      	adds	r3, r2, r3
 800591c:	2200      	movs	r2, #0
 800591e:	701a      	strb	r2, [r3, #0]
}
 8005920:	46bd      	mov	sp, r7
 8005922:	b00a      	add	sp, #40	@ 0x28
 8005924:	bd80      	pop	{r7, pc}
	...

08005928 <mp_utoa_hex>:

static void mp_utoa_hex(uint32_t v, char *out){
 8005928:	b580      	push	{r7, lr}
 800592a:	b088      	sub	sp, #32
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
  static const char hex[] = "0123456789ABCDEF";
  char tmp[9];
  int n=0;
 8005932:	2300      	movs	r3, #0
 8005934:	61fb      	str	r3, [r7, #28]
  if (v==0){ out[0]='0'; out[1]=0; return; }
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d115      	bne.n	8005968 <mp_utoa_hex+0x40>
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	2230      	movs	r2, #48	@ 0x30
 8005940:	701a      	strb	r2, [r3, #0]
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	3301      	adds	r3, #1
 8005946:	2200      	movs	r2, #0
 8005948:	701a      	strb	r2, [r3, #0]
 800594a:	e02d      	b.n	80059a8 <mp_utoa_hex+0x80>
  while (v && n < (int)sizeof(tmp)){
    tmp[n++] = hex[v & 0xFu];
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	220f      	movs	r2, #15
 8005950:	401a      	ands	r2, r3
 8005952:	69fb      	ldr	r3, [r7, #28]
 8005954:	1c59      	adds	r1, r3, #1
 8005956:	61f9      	str	r1, [r7, #28]
 8005958:	4915      	ldr	r1, [pc, #84]	@ (80059b0 <mp_utoa_hex+0x88>)
 800595a:	5c89      	ldrb	r1, [r1, r2]
 800595c:	220c      	movs	r2, #12
 800595e:	18ba      	adds	r2, r7, r2
 8005960:	54d1      	strb	r1, [r2, r3]
    v >>= 4;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	091b      	lsrs	r3, r3, #4
 8005966:	607b      	str	r3, [r7, #4]
  while (v && n < (int)sizeof(tmp)){
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d002      	beq.n	8005974 <mp_utoa_hex+0x4c>
 800596e:	69fb      	ldr	r3, [r7, #28]
 8005970:	2b08      	cmp	r3, #8
 8005972:	ddeb      	ble.n	800594c <mp_utoa_hex+0x24>
  }
  int i=0;
 8005974:	2300      	movs	r3, #0
 8005976:	61bb      	str	r3, [r7, #24]
  while (n>0) out[i++] = tmp[--n];
 8005978:	e00e      	b.n	8005998 <mp_utoa_hex+0x70>
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	3b01      	subs	r3, #1
 800597e:	61fb      	str	r3, [r7, #28]
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	1c5a      	adds	r2, r3, #1
 8005984:	61ba      	str	r2, [r7, #24]
 8005986:	001a      	movs	r2, r3
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	189b      	adds	r3, r3, r2
 800598c:	220c      	movs	r2, #12
 800598e:	18b9      	adds	r1, r7, r2
 8005990:	69fa      	ldr	r2, [r7, #28]
 8005992:	188a      	adds	r2, r1, r2
 8005994:	7812      	ldrb	r2, [r2, #0]
 8005996:	701a      	strb	r2, [r3, #0]
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	2b00      	cmp	r3, #0
 800599c:	dced      	bgt.n	800597a <mp_utoa_hex+0x52>
  out[i]=0;
 800599e:	69bb      	ldr	r3, [r7, #24]
 80059a0:	683a      	ldr	r2, [r7, #0]
 80059a2:	18d3      	adds	r3, r2, r3
 80059a4:	2200      	movs	r2, #0
 80059a6:	701a      	strb	r2, [r3, #0]
}
 80059a8:	46bd      	mov	sp, r7
 80059aa:	b008      	add	sp, #32
 80059ac:	bd80      	pop	{r7, pc}
 80059ae:	46c0      	nop			@ (mov r8, r8)
 80059b0:	08026c28 	.word	0x08026c28

080059b4 <parse_int>:

static bool parse_int(const char **p, int *out){
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
  while (**p==' '||**p=='\t') (*p)++;
 80059be:	e004      	b.n	80059ca <parse_int+0x16>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	1c5a      	adds	r2, r3, #1
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	601a      	str	r2, [r3, #0]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	781b      	ldrb	r3, [r3, #0]
 80059d0:	2b20      	cmp	r3, #32
 80059d2:	d0f5      	beq.n	80059c0 <parse_int+0xc>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	781b      	ldrb	r3, [r3, #0]
 80059da:	2b09      	cmp	r3, #9
 80059dc:	d0f0      	beq.n	80059c0 <parse_int+0xc>
  if (!isdigit((unsigned char)**p) && **p!='-') return false;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	781b      	ldrb	r3, [r3, #0]
 80059e4:	1c5a      	adds	r2, r3, #1
 80059e6:	4b23      	ldr	r3, [pc, #140]	@ (8005a74 <parse_int+0xc0>)
 80059e8:	18d3      	adds	r3, r2, r3
 80059ea:	781b      	ldrb	r3, [r3, #0]
 80059ec:	001a      	movs	r2, r3
 80059ee:	2304      	movs	r3, #4
 80059f0:	4013      	ands	r3, r2
 80059f2:	d106      	bne.n	8005a02 <parse_int+0x4e>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	781b      	ldrb	r3, [r3, #0]
 80059fa:	2b2d      	cmp	r3, #45	@ 0x2d
 80059fc:	d001      	beq.n	8005a02 <parse_int+0x4e>
 80059fe:	2300      	movs	r3, #0
 8005a00:	e033      	b.n	8005a6a <parse_int+0xb6>
  int sign=1;
 8005a02:	2301      	movs	r3, #1
 8005a04:	60fb      	str	r3, [r7, #12]
  if (**p=='-'){ sign=-1; (*p)++; }
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	2b2d      	cmp	r3, #45	@ 0x2d
 8005a0e:	d107      	bne.n	8005a20 <parse_int+0x6c>
 8005a10:	2301      	movs	r3, #1
 8005a12:	425b      	negs	r3, r3
 8005a14:	60fb      	str	r3, [r7, #12]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	1c5a      	adds	r2, r3, #1
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	601a      	str	r2, [r3, #0]
  int v=0;
 8005a20:	2300      	movs	r3, #0
 8005a22:	60bb      	str	r3, [r7, #8]
  while (isdigit((unsigned char)**p)){ v = v*10 + (**p - '0'); (*p)++; }
 8005a24:	e010      	b.n	8005a48 <parse_int+0x94>
 8005a26:	68ba      	ldr	r2, [r7, #8]
 8005a28:	0013      	movs	r3, r2
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	189b      	adds	r3, r3, r2
 8005a2e:	005b      	lsls	r3, r3, #1
 8005a30:	001a      	movs	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	781b      	ldrb	r3, [r3, #0]
 8005a38:	3b30      	subs	r3, #48	@ 0x30
 8005a3a:	18d3      	adds	r3, r2, r3
 8005a3c:	60bb      	str	r3, [r7, #8]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	1c5a      	adds	r2, r3, #1
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	601a      	str	r2, [r3, #0]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	781b      	ldrb	r3, [r3, #0]
 8005a4e:	1c5a      	adds	r2, r3, #1
 8005a50:	4b08      	ldr	r3, [pc, #32]	@ (8005a74 <parse_int+0xc0>)
 8005a52:	18d3      	adds	r3, r2, r3
 8005a54:	781b      	ldrb	r3, [r3, #0]
 8005a56:	001a      	movs	r2, r3
 8005a58:	2304      	movs	r3, #4
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	d1e3      	bne.n	8005a26 <parse_int+0x72>
  *out = v*sign;
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	435a      	muls	r2, r3
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	601a      	str	r2, [r3, #0]
  return true;
 8005a68:	2301      	movs	r3, #1
}
 8005a6a:	0018      	movs	r0, r3
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	b004      	add	sp, #16
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	46c0      	nop			@ (mov r8, r8)
 8005a74:	08026d90 	.word	0x08026d90

08005a78 <mp_exec_builtin_line>:

bool mp_exec_builtin_line(const char *line, int32_t *ret_out, bool *has_ret){
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b096      	sub	sp, #88	@ 0x58
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	607a      	str	r2, [r7, #4]
  if (!line) return false;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d101      	bne.n	8005a8e <mp_exec_builtin_line+0x16>
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	e147      	b.n	8005d1e <mp_exec_builtin_line+0x2a6>
  const char *p = line;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	643b      	str	r3, [r7, #64]	@ 0x40
  while (*p==' '||*p=='\t') p++;
 8005a92:	e002      	b.n	8005a9a <mp_exec_builtin_line+0x22>
 8005a94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a96:	3301      	adds	r3, #1
 8005a98:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a9c:	781b      	ldrb	r3, [r3, #0]
 8005a9e:	2b20      	cmp	r3, #32
 8005aa0:	d0f8      	beq.n	8005a94 <mp_exec_builtin_line+0x1c>
 8005aa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005aa4:	781b      	ldrb	r3, [r3, #0]
 8005aa6:	2b09      	cmp	r3, #9
 8005aa8:	d0f4      	beq.n	8005a94 <mp_exec_builtin_line+0x1c>
  if (!is_id0(*p)) return false;
 8005aaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005aac:	781b      	ldrb	r3, [r3, #0]
 8005aae:	0018      	movs	r0, r3
 8005ab0:	f000 fb16 	bl	80060e0 <is_id0>
 8005ab4:	0003      	movs	r3, r0
 8005ab6:	001a      	movs	r2, r3
 8005ab8:	2301      	movs	r3, #1
 8005aba:	4053      	eors	r3, r2
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d001      	beq.n	8005ac6 <mp_exec_builtin_line+0x4e>
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	e12b      	b.n	8005d1e <mp_exec_builtin_line+0x2a6>

  char name[MP_NAME_LEN];
  uint16_t i=0;
 8005ac6:	2356      	movs	r3, #86	@ 0x56
 8005ac8:	18fb      	adds	r3, r7, r3
 8005aca:	2200      	movs	r2, #0
 8005acc:	801a      	strh	r2, [r3, #0]
  while (is_idn(*p) && i < (MP_NAME_LEN-1)) name[i++] = *p++;
 8005ace:	e00c      	b.n	8005aea <mp_exec_builtin_line+0x72>
 8005ad0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ad2:	1c5a      	adds	r2, r3, #1
 8005ad4:	643a      	str	r2, [r7, #64]	@ 0x40
 8005ad6:	2156      	movs	r1, #86	@ 0x56
 8005ad8:	187a      	adds	r2, r7, r1
 8005ada:	8812      	ldrh	r2, [r2, #0]
 8005adc:	1879      	adds	r1, r7, r1
 8005ade:	1c50      	adds	r0, r2, #1
 8005ae0:	8008      	strh	r0, [r1, #0]
 8005ae2:	7819      	ldrb	r1, [r3, #0]
 8005ae4:	2334      	movs	r3, #52	@ 0x34
 8005ae6:	18fb      	adds	r3, r7, r3
 8005ae8:	5499      	strb	r1, [r3, r2]
 8005aea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005aec:	781b      	ldrb	r3, [r3, #0]
 8005aee:	0018      	movs	r0, r3
 8005af0:	f000 fb18 	bl	8006124 <is_idn>
 8005af4:	1e03      	subs	r3, r0, #0
 8005af6:	d004      	beq.n	8005b02 <mp_exec_builtin_line+0x8a>
 8005af8:	2356      	movs	r3, #86	@ 0x56
 8005afa:	18fb      	adds	r3, r7, r3
 8005afc:	881b      	ldrh	r3, [r3, #0]
 8005afe:	2b0a      	cmp	r3, #10
 8005b00:	d9e6      	bls.n	8005ad0 <mp_exec_builtin_line+0x58>
  name[i]=0;
 8005b02:	2356      	movs	r3, #86	@ 0x56
 8005b04:	18fb      	adds	r3, r7, r3
 8005b06:	881b      	ldrh	r3, [r3, #0]
 8005b08:	2234      	movs	r2, #52	@ 0x34
 8005b0a:	18ba      	adds	r2, r7, r2
 8005b0c:	2100      	movs	r1, #0
 8005b0e:	54d1      	strb	r1, [r2, r3]

  while (*p==' '||*p=='\t') p++;
 8005b10:	e002      	b.n	8005b18 <mp_exec_builtin_line+0xa0>
 8005b12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b14:	3301      	adds	r3, #1
 8005b16:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b1a:	781b      	ldrb	r3, [r3, #0]
 8005b1c:	2b20      	cmp	r3, #32
 8005b1e:	d0f8      	beq.n	8005b12 <mp_exec_builtin_line+0x9a>
 8005b20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b22:	781b      	ldrb	r3, [r3, #0]
 8005b24:	2b09      	cmp	r3, #9
 8005b26:	d0f4      	beq.n	8005b12 <mp_exec_builtin_line+0x9a>
  if (*p!='(') return false;
 8005b28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b2a:	781b      	ldrb	r3, [r3, #0]
 8005b2c:	2b28      	cmp	r3, #40	@ 0x28
 8005b2e:	d001      	beq.n	8005b34 <mp_exec_builtin_line+0xbc>
 8005b30:	2300      	movs	r3, #0
 8005b32:	e0f4      	b.n	8005d1e <mp_exec_builtin_line+0x2a6>
  p++;
 8005b34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b36:	3301      	adds	r3, #1
 8005b38:	643b      	str	r3, [r7, #64]	@ 0x40

  int32_t argv[8];
  uint8_t argc=0;
 8005b3a:	2355      	movs	r3, #85	@ 0x55
 8005b3c:	18fb      	adds	r3, r7, r3
 8005b3e:	2200      	movs	r2, #0
 8005b40:	701a      	strb	r2, [r3, #0]
  while (1){
    while (*p==' '||*p=='\t') p++;
 8005b42:	e002      	b.n	8005b4a <mp_exec_builtin_line+0xd2>
 8005b44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b46:	3301      	adds	r3, #1
 8005b48:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b4c:	781b      	ldrb	r3, [r3, #0]
 8005b4e:	2b20      	cmp	r3, #32
 8005b50:	d0f8      	beq.n	8005b44 <mp_exec_builtin_line+0xcc>
 8005b52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b54:	781b      	ldrb	r3, [r3, #0]
 8005b56:	2b09      	cmp	r3, #9
 8005b58:	d0f4      	beq.n	8005b44 <mp_exec_builtin_line+0xcc>
    if (*p==')'){ p++; break; }
 8005b5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	2b29      	cmp	r3, #41	@ 0x29
 8005b60:	d103      	bne.n	8005b6a <mp_exec_builtin_line+0xf2>
 8005b62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b64:	3301      	adds	r3, #1
 8005b66:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b68:	e043      	b.n	8005bf2 <mp_exec_builtin_line+0x17a>
    if (argc>=8) return false;
 8005b6a:	2355      	movs	r3, #85	@ 0x55
 8005b6c:	18fb      	adds	r3, r7, r3
 8005b6e:	781b      	ldrb	r3, [r3, #0]
 8005b70:	2b07      	cmp	r3, #7
 8005b72:	d901      	bls.n	8005b78 <mp_exec_builtin_line+0x100>
 8005b74:	2300      	movs	r3, #0
 8005b76:	e0d2      	b.n	8005d1e <mp_exec_builtin_line+0x2a6>
    int v=0;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	613b      	str	r3, [r7, #16]
    if (!parse_int(&p, &v)) return false;
 8005b7c:	2310      	movs	r3, #16
 8005b7e:	18fa      	adds	r2, r7, r3
 8005b80:	2340      	movs	r3, #64	@ 0x40
 8005b82:	18fb      	adds	r3, r7, r3
 8005b84:	0011      	movs	r1, r2
 8005b86:	0018      	movs	r0, r3
 8005b88:	f7ff ff14 	bl	80059b4 <parse_int>
 8005b8c:	0003      	movs	r3, r0
 8005b8e:	001a      	movs	r2, r3
 8005b90:	2301      	movs	r3, #1
 8005b92:	4053      	eors	r3, r2
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d001      	beq.n	8005b9e <mp_exec_builtin_line+0x126>
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	e0bf      	b.n	8005d1e <mp_exec_builtin_line+0x2a6>
    argv[argc++] = (int32_t)v;
 8005b9e:	2255      	movs	r2, #85	@ 0x55
 8005ba0:	18bb      	adds	r3, r7, r2
 8005ba2:	781b      	ldrb	r3, [r3, #0]
 8005ba4:	18ba      	adds	r2, r7, r2
 8005ba6:	1c59      	adds	r1, r3, #1
 8005ba8:	7011      	strb	r1, [r2, #0]
 8005baa:	001a      	movs	r2, r3
 8005bac:	6939      	ldr	r1, [r7, #16]
 8005bae:	2314      	movs	r3, #20
 8005bb0:	18fb      	adds	r3, r7, r3
 8005bb2:	0092      	lsls	r2, r2, #2
 8005bb4:	50d1      	str	r1, [r2, r3]
    while (*p==' '||*p=='\t') p++;
 8005bb6:	e002      	b.n	8005bbe <mp_exec_builtin_line+0x146>
 8005bb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bba:	3301      	adds	r3, #1
 8005bbc:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bc0:	781b      	ldrb	r3, [r3, #0]
 8005bc2:	2b20      	cmp	r3, #32
 8005bc4:	d0f8      	beq.n	8005bb8 <mp_exec_builtin_line+0x140>
 8005bc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bc8:	781b      	ldrb	r3, [r3, #0]
 8005bca:	2b09      	cmp	r3, #9
 8005bcc:	d0f4      	beq.n	8005bb8 <mp_exec_builtin_line+0x140>
    if (*p==','){ p++; continue; }
 8005bce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bd0:	781b      	ldrb	r3, [r3, #0]
 8005bd2:	2b2c      	cmp	r3, #44	@ 0x2c
 8005bd4:	d103      	bne.n	8005bde <mp_exec_builtin_line+0x166>
 8005bd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bd8:	3301      	adds	r3, #1
 8005bda:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bdc:	e00a      	b.n	8005bf4 <mp_exec_builtin_line+0x17c>
    if (*p==')'){ p++; break; }
 8005bde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005be0:	781b      	ldrb	r3, [r3, #0]
 8005be2:	2b29      	cmp	r3, #41	@ 0x29
 8005be4:	d103      	bne.n	8005bee <mp_exec_builtin_line+0x176>
 8005be6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005be8:	3301      	adds	r3, #1
 8005bea:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bec:	e001      	b.n	8005bf2 <mp_exec_builtin_line+0x17a>
    return false;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	e095      	b.n	8005d1e <mp_exec_builtin_line+0x2a6>
  }

  while (*p==' '||*p=='\t') p++;
 8005bf2:	e003      	b.n	8005bfc <mp_exec_builtin_line+0x184>
  while (1){
 8005bf4:	e7a5      	b.n	8005b42 <mp_exec_builtin_line+0xca>
  while (*p==' '||*p=='\t') p++;
 8005bf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bfe:	781b      	ldrb	r3, [r3, #0]
 8005c00:	2b20      	cmp	r3, #32
 8005c02:	d0f8      	beq.n	8005bf6 <mp_exec_builtin_line+0x17e>
 8005c04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c06:	781b      	ldrb	r3, [r3, #0]
 8005c08:	2b09      	cmp	r3, #9
 8005c0a:	d0f4      	beq.n	8005bf6 <mp_exec_builtin_line+0x17e>
  if (*p) return false;
 8005c0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c0e:	781b      	ldrb	r3, [r3, #0]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d001      	beq.n	8005c18 <mp_exec_builtin_line+0x1a0>
 8005c14:	2300      	movs	r3, #0
 8005c16:	e082      	b.n	8005d1e <mp_exec_builtin_line+0x2a6>

  int id = builtin_id(name);
 8005c18:	2334      	movs	r3, #52	@ 0x34
 8005c1a:	18fb      	adds	r3, r7, r3
 8005c1c:	0018      	movs	r0, r3
 8005c1e:	f000 ffbb 	bl	8006b98 <builtin_id>
 8005c22:	0003      	movs	r3, r0
 8005c24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (id < 0) return false;
 8005c26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	da01      	bge.n	8005c30 <mp_exec_builtin_line+0x1b8>
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	e076      	b.n	8005d1e <mp_exec_builtin_line+0x2a6>

  bool ret = false;
 8005c30:	2354      	movs	r3, #84	@ 0x54
 8005c32:	18fb      	adds	r3, r7, r3
 8005c34:	2200      	movs	r2, #0
 8005c36:	701a      	strb	r2, [r3, #0]
  if (id==3 || id==4 || id==5 || id==6 || id==7 || id==8 || id==9 || id==12) ret = true;
 8005c38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c3a:	2b03      	cmp	r3, #3
 8005c3c:	d014      	beq.n	8005c68 <mp_exec_builtin_line+0x1f0>
 8005c3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c40:	2b04      	cmp	r3, #4
 8005c42:	d011      	beq.n	8005c68 <mp_exec_builtin_line+0x1f0>
 8005c44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c46:	2b05      	cmp	r3, #5
 8005c48:	d00e      	beq.n	8005c68 <mp_exec_builtin_line+0x1f0>
 8005c4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c4c:	2b06      	cmp	r3, #6
 8005c4e:	d00b      	beq.n	8005c68 <mp_exec_builtin_line+0x1f0>
 8005c50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c52:	2b07      	cmp	r3, #7
 8005c54:	d008      	beq.n	8005c68 <mp_exec_builtin_line+0x1f0>
 8005c56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c58:	2b08      	cmp	r3, #8
 8005c5a:	d005      	beq.n	8005c68 <mp_exec_builtin_line+0x1f0>
 8005c5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c5e:	2b09      	cmp	r3, #9
 8005c60:	d002      	beq.n	8005c68 <mp_exec_builtin_line+0x1f0>
 8005c62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c64:	2b0c      	cmp	r3, #12
 8005c66:	d103      	bne.n	8005c70 <mp_exec_builtin_line+0x1f8>
 8005c68:	2354      	movs	r3, #84	@ 0x54
 8005c6a:	18fb      	adds	r3, r7, r3
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	701a      	strb	r2, [r3, #0]
  if (id==11 && argc==0) ret = true;
 8005c70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c72:	2b0b      	cmp	r3, #11
 8005c74:	d108      	bne.n	8005c88 <mp_exec_builtin_line+0x210>
 8005c76:	2355      	movs	r3, #85	@ 0x55
 8005c78:	18fb      	adds	r3, r7, r3
 8005c7a:	781b      	ldrb	r3, [r3, #0]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d103      	bne.n	8005c88 <mp_exec_builtin_line+0x210>
 8005c80:	2354      	movs	r3, #84	@ 0x54
 8005c82:	18fb      	adds	r3, r7, r3
 8005c84:	2201      	movs	r2, #1
 8005c86:	701a      	strb	r2, [r3, #0]
  if (has_ret) *has_ret = ret;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d004      	beq.n	8005c98 <mp_exec_builtin_line+0x220>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2254      	movs	r2, #84	@ 0x54
 8005c92:	18ba      	adds	r2, r7, r2
 8005c94:	7812      	ldrb	r2, [r2, #0]
 8005c96:	701a      	strb	r2, [r3, #0]

  int32_t r = 0;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (id==2){
 8005c9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c9e:	2b02      	cmp	r3, #2
 8005ca0:	d125      	bne.n	8005cee <mp_exec_builtin_line+0x276>
    if (argc!=1 || argv[0] < 0) return false;
 8005ca2:	2355      	movs	r3, #85	@ 0x55
 8005ca4:	18fb      	adds	r3, r7, r3
 8005ca6:	781b      	ldrb	r3, [r3, #0]
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d104      	bne.n	8005cb6 <mp_exec_builtin_line+0x23e>
 8005cac:	2314      	movs	r3, #20
 8005cae:	18fb      	adds	r3, r7, r3
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	da01      	bge.n	8005cba <mp_exec_builtin_line+0x242>
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	e031      	b.n	8005d1e <mp_exec_builtin_line+0x2a6>
    uint32_t ms = (uint32_t)argv[0];
 8005cba:	2314      	movs	r3, #20
 8005cbc:	18fb      	adds	r3, r7, r3
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	64bb      	str	r3, [r7, #72]	@ 0x48
    uint32_t start = HAL_GetTick();
 8005cc2:	f008 f907 	bl	800ded4 <HAL_GetTick>
 8005cc6:	0003      	movs	r3, r0
 8005cc8:	647b      	str	r3, [r7, #68]	@ 0x44
    while ((uint32_t)(HAL_GetTick() - start) < ms){
 8005cca:	e005      	b.n	8005cd8 <mp_exec_builtin_line+0x260>
      HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8005ccc:	2380      	movs	r3, #128	@ 0x80
 8005cce:	01db      	lsls	r3, r3, #7
 8005cd0:	2101      	movs	r1, #1
 8005cd2:	0018      	movs	r0, r3
 8005cd4:	f00e fd84 	bl	80147e0 <HAL_PWR_EnterSLEEPMode>
    while ((uint32_t)(HAL_GetTick() - start) < ms){
 8005cd8:	f008 f8fc 	bl	800ded4 <HAL_GetTick>
 8005cdc:	0002      	movs	r2, r0
 8005cde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d8f1      	bhi.n	8005ccc <mp_exec_builtin_line+0x254>
    }
    r = 0;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	653b      	str	r3, [r7, #80]	@ 0x50
 8005cec:	e010      	b.n	8005d10 <mp_exec_builtin_line+0x298>
  } else {
    r = mp_user_builtin((uint8_t)id, argc, argv);
 8005cee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cf0:	b2d8      	uxtb	r0, r3
 8005cf2:	2314      	movs	r3, #20
 8005cf4:	18fa      	adds	r2, r7, r3
 8005cf6:	2355      	movs	r3, #85	@ 0x55
 8005cf8:	18fb      	adds	r3, r7, r3
 8005cfa:	781b      	ldrb	r3, [r3, #0]
 8005cfc:	0019      	movs	r1, r3
 8005cfe:	f005 f873 	bl	800ade8 <mp_user_builtin>
 8005d02:	0003      	movs	r3, r0
 8005d04:	653b      	str	r3, [r7, #80]	@ 0x50
    if (r < 0) return false;
 8005d06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	da01      	bge.n	8005d10 <mp_exec_builtin_line+0x298>
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	e006      	b.n	8005d1e <mp_exec_builtin_line+0x2a6>
  }
  if (ret_out) *ret_out = r;
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d002      	beq.n	8005d1c <mp_exec_builtin_line+0x2a4>
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005d1a:	601a      	str	r2, [r3, #0]
  return true;
 8005d1c:	2301      	movs	r3, #1
}
 8005d1e:	0018      	movs	r0, r3
 8005d20:	46bd      	mov	sp, r7
 8005d22:	b016      	add	sp, #88	@ 0x58
 8005d24:	bd80      	pop	{r7, pc}
	...

08005d28 <fnv1a16_ci>:

static uint16_t fnv1a16_ci(const char *s){
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b084      	sub	sp, #16
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  uint32_t h = 2166136261u;
 8005d30:	4b1f      	ldr	r3, [pc, #124]	@ (8005db0 <fnv1a16_ci+0x88>)
 8005d32:	60fb      	str	r3, [r7, #12]
  while (*s){
 8005d34:	e02d      	b.n	8005d92 <fnv1a16_ci+0x6a>
    char c = (char)tolower((unsigned char)*s++);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	1c5a      	adds	r2, r3, #1
 8005d3a:	607a      	str	r2, [r7, #4]
 8005d3c:	210b      	movs	r1, #11
 8005d3e:	187a      	adds	r2, r7, r1
 8005d40:	781b      	ldrb	r3, [r3, #0]
 8005d42:	7013      	strb	r3, [r2, #0]
 8005d44:	187b      	adds	r3, r7, r1
 8005d46:	781b      	ldrb	r3, [r3, #0]
 8005d48:	1c5a      	adds	r2, r3, #1
 8005d4a:	4b1a      	ldr	r3, [pc, #104]	@ (8005db4 <fnv1a16_ci+0x8c>)
 8005d4c:	18d3      	adds	r3, r2, r3
 8005d4e:	781b      	ldrb	r3, [r3, #0]
 8005d50:	001a      	movs	r2, r3
 8005d52:	2303      	movs	r3, #3
 8005d54:	4013      	ands	r3, r2
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d103      	bne.n	8005d62 <fnv1a16_ci+0x3a>
 8005d5a:	187b      	adds	r3, r7, r1
 8005d5c:	781b      	ldrb	r3, [r3, #0]
 8005d5e:	3320      	adds	r3, #32
 8005d60:	e002      	b.n	8005d68 <fnv1a16_ci+0x40>
 8005d62:	230b      	movs	r3, #11
 8005d64:	18fb      	adds	r3, r7, r3
 8005d66:	781b      	ldrb	r3, [r3, #0]
 8005d68:	210a      	movs	r1, #10
 8005d6a:	187a      	adds	r2, r7, r1
 8005d6c:	7013      	strb	r3, [r2, #0]
    h ^= (uint8_t)c;
 8005d6e:	187b      	adds	r3, r7, r1
 8005d70:	781b      	ldrb	r3, [r3, #0]
 8005d72:	68fa      	ldr	r2, [r7, #12]
 8005d74:	4053      	eors	r3, r2
 8005d76:	60fb      	str	r3, [r7, #12]
    h *= 16777619u;
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	0013      	movs	r3, r2
 8005d7c:	041b      	lsls	r3, r3, #16
 8005d7e:	189b      	adds	r3, r3, r2
 8005d80:	005b      	lsls	r3, r3, #1
 8005d82:	189b      	adds	r3, r3, r2
 8005d84:	00db      	lsls	r3, r3, #3
 8005d86:	189b      	adds	r3, r3, r2
 8005d88:	00db      	lsls	r3, r3, #3
 8005d8a:	189b      	adds	r3, r3, r2
 8005d8c:	005b      	lsls	r3, r3, #1
 8005d8e:	189b      	adds	r3, r3, r2
 8005d90:	60fb      	str	r3, [r7, #12]
  while (*s){
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	781b      	ldrb	r3, [r3, #0]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d1cd      	bne.n	8005d36 <fnv1a16_ci+0xe>
  }
  return (uint16_t)((h ^ (h>>16)) & 0xFFFFu);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	b29a      	uxth	r2, r3
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	0c1b      	lsrs	r3, r3, #16
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	4053      	eors	r3, r2
 8005da6:	b29b      	uxth	r3, r3
}
 8005da8:	0018      	movs	r0, r3
 8005daa:	46bd      	mov	sp, r7
 8005dac:	b004      	add	sp, #16
 8005dae:	bd80      	pop	{r7, pc}
 8005db0:	811c9dc5 	.word	0x811c9dc5
 8005db4:	08026d90 	.word	0x08026d90

08005db8 <ed_init>:
typedef struct {
  mp_line_t lines[MP_MAX_LINES];
  uint8_t count;
} mp_editor_t;

static void ed_init(mp_editor_t *ed){ memset(ed, 0, sizeof(*ed)); }
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	4a04      	ldr	r2, [pc, #16]	@ (8005dd4 <ed_init+0x1c>)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2100      	movs	r1, #0
 8005dc6:	0018      	movs	r0, r3
 8005dc8:	f01a ffa0 	bl	8020d0c <memset>
 8005dcc:	46c0      	nop			@ (mov r8, r8)
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	b002      	add	sp, #8
 8005dd2:	bd80      	pop	{r7, pc}
 8005dd4:	00000edc 	.word	0x00000edc

08005dd8 <ed_find>:

static int ed_find(const mp_editor_t *ed, int line_no){
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b084      	sub	sp, #16
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	6039      	str	r1, [r7, #0]
  for (uint8_t i=0;i<ed->count;i++) if (ed->lines[i].line_no == line_no) return (int)i;
 8005de2:	230f      	movs	r3, #15
 8005de4:	18fb      	adds	r3, r7, r3
 8005de6:	2200      	movs	r2, #0
 8005de8:	701a      	strb	r2, [r3, #0]
 8005dea:	e012      	b.n	8005e12 <ed_find+0x3a>
 8005dec:	200f      	movs	r0, #15
 8005dee:	183b      	adds	r3, r7, r0
 8005df0:	781a      	ldrb	r2, [r3, #0]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	214c      	movs	r1, #76	@ 0x4c
 8005df6:	434a      	muls	r2, r1
 8005df8:	58d3      	ldr	r3, [r2, r3]
 8005dfa:	683a      	ldr	r2, [r7, #0]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d102      	bne.n	8005e06 <ed_find+0x2e>
 8005e00:	183b      	adds	r3, r7, r0
 8005e02:	781b      	ldrb	r3, [r3, #0]
 8005e04:	e00f      	b.n	8005e26 <ed_find+0x4e>
 8005e06:	210f      	movs	r1, #15
 8005e08:	187b      	adds	r3, r7, r1
 8005e0a:	781a      	ldrb	r2, [r3, #0]
 8005e0c:	187b      	adds	r3, r7, r1
 8005e0e:	3201      	adds	r2, #1
 8005e10:	701a      	strb	r2, [r3, #0]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a06      	ldr	r2, [pc, #24]	@ (8005e30 <ed_find+0x58>)
 8005e16:	5c9b      	ldrb	r3, [r3, r2]
 8005e18:	220f      	movs	r2, #15
 8005e1a:	18ba      	adds	r2, r7, r2
 8005e1c:	7812      	ldrb	r2, [r2, #0]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d3e4      	bcc.n	8005dec <ed_find+0x14>
  return -1;
 8005e22:	2301      	movs	r3, #1
 8005e24:	425b      	negs	r3, r3
}
 8005e26:	0018      	movs	r0, r3
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	b004      	add	sp, #16
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	46c0      	nop			@ (mov r8, r8)
 8005e30:	00000ed8 	.word	0x00000ed8

08005e34 <ed_insert_pos>:

static int ed_insert_pos(const mp_editor_t *ed, int line_no){
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
 8005e3c:	6039      	str	r1, [r7, #0]
  int pos=0;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	60fb      	str	r3, [r7, #12]
  while (pos < (int)ed->count && ed->lines[pos].line_no < line_no) pos++;
 8005e42:	e002      	b.n	8005e4a <ed_insert_pos+0x16>
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	3301      	adds	r3, #1
 8005e48:	60fb      	str	r3, [r7, #12]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	4a09      	ldr	r2, [pc, #36]	@ (8005e74 <ed_insert_pos+0x40>)
 8005e4e:	5c9b      	ldrb	r3, [r3, r2]
 8005e50:	001a      	movs	r2, r3
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	4293      	cmp	r3, r2
 8005e56:	da07      	bge.n	8005e68 <ed_insert_pos+0x34>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	214c      	movs	r1, #76	@ 0x4c
 8005e5e:	434a      	muls	r2, r1
 8005e60:	58d3      	ldr	r3, [r2, r3]
 8005e62:	683a      	ldr	r2, [r7, #0]
 8005e64:	429a      	cmp	r2, r3
 8005e66:	dced      	bgt.n	8005e44 <ed_insert_pos+0x10>
  return pos;
 8005e68:	68fb      	ldr	r3, [r7, #12]
}
 8005e6a:	0018      	movs	r0, r3
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	b004      	add	sp, #16
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	46c0      	nop			@ (mov r8, r8)
 8005e74:	00000ed8 	.word	0x00000ed8

08005e78 <ed_delete>:

static bool ed_delete(mp_editor_t *ed, int line_no){
 8005e78:	b590      	push	{r4, r7, lr}
 8005e7a:	b085      	sub	sp, #20
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]
  int idx = ed_find(ed, line_no);
 8005e82:	683a      	ldr	r2, [r7, #0]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	0011      	movs	r1, r2
 8005e88:	0018      	movs	r0, r3
 8005e8a:	f7ff ffa5 	bl	8005dd8 <ed_find>
 8005e8e:	0003      	movs	r3, r0
 8005e90:	60bb      	str	r3, [r7, #8]
  if (idx < 0) return false;
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	da01      	bge.n	8005e9c <ed_delete+0x24>
 8005e98:	2300      	movs	r3, #0
 8005e9a:	e024      	b.n	8005ee6 <ed_delete+0x6e>
  for (int i=idx; i<(int)ed->count-1; i++) ed->lines[i] = ed->lines[i+1];
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	60fb      	str	r3, [r7, #12]
 8005ea0:	e011      	b.n	8005ec6 <ed_delete+0x4e>
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	3301      	adds	r3, #1
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	214c      	movs	r1, #76	@ 0x4c
 8005eac:	4351      	muls	r1, r2
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	244c      	movs	r4, #76	@ 0x4c
 8005eb2:	4363      	muls	r3, r4
 8005eb4:	1840      	adds	r0, r0, r1
 8005eb6:	18d3      	adds	r3, r2, r3
 8005eb8:	224c      	movs	r2, #76	@ 0x4c
 8005eba:	0019      	movs	r1, r3
 8005ebc:	f01a fffe 	bl	8020ebc <memcpy>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	60fb      	str	r3, [r7, #12]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a09      	ldr	r2, [pc, #36]	@ (8005ef0 <ed_delete+0x78>)
 8005eca:	5c9b      	ldrb	r3, [r3, r2]
 8005ecc:	3b01      	subs	r3, #1
 8005ece:	68fa      	ldr	r2, [r7, #12]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	dbe6      	blt.n	8005ea2 <ed_delete+0x2a>
  ed->count--;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	4a06      	ldr	r2, [pc, #24]	@ (8005ef0 <ed_delete+0x78>)
 8005ed8:	5c9b      	ldrb	r3, [r3, r2]
 8005eda:	3b01      	subs	r3, #1
 8005edc:	b2d9      	uxtb	r1, r3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a03      	ldr	r2, [pc, #12]	@ (8005ef0 <ed_delete+0x78>)
 8005ee2:	5499      	strb	r1, [r3, r2]
  return true;
 8005ee4:	2301      	movs	r3, #1
}
 8005ee6:	0018      	movs	r0, r3
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	b005      	add	sp, #20
 8005eec:	bd90      	pop	{r4, r7, pc}
 8005eee:	46c0      	nop			@ (mov r8, r8)
 8005ef0:	00000ed8 	.word	0x00000ed8

08005ef4 <ed_set>:

static bool ed_set(mp_editor_t *ed, int line_no, const char *text){
 8005ef4:	b590      	push	{r4, r7, lr}
 8005ef6:	b089      	sub	sp, #36	@ 0x24
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	607a      	str	r2, [r7, #4]
  if (line_no <= 0) return false;
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	dc01      	bgt.n	8005f0a <ed_set+0x16>
 8005f06:	2300      	movs	r3, #0
 8005f08:	e07c      	b.n	8006004 <ed_set+0x110>
  if (!text || text[0]==0) { (void)ed_delete(ed, line_no); return true; }
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d003      	beq.n	8005f18 <ed_set+0x24>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	781b      	ldrb	r3, [r3, #0]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d107      	bne.n	8005f28 <ed_set+0x34>
 8005f18:	68ba      	ldr	r2, [r7, #8]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	0011      	movs	r1, r2
 8005f1e:	0018      	movs	r0, r3
 8005f20:	f7ff ffaa 	bl	8005e78 <ed_delete>
 8005f24:	2301      	movs	r3, #1
 8005f26:	e06d      	b.n	8006004 <ed_set+0x110>

  int idx = ed_find(ed, line_no);
 8005f28:	68ba      	ldr	r2, [r7, #8]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	0011      	movs	r1, r2
 8005f2e:	0018      	movs	r0, r3
 8005f30:	f7ff ff52 	bl	8005dd8 <ed_find>
 8005f34:	0003      	movs	r3, r0
 8005f36:	61bb      	str	r3, [r7, #24]
  if (idx >= 0){
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	db15      	blt.n	8005f6a <ed_set+0x76>
    strncpy(ed->lines[idx].text, text, MP_LINE_LEN);
 8005f3e:	69bb      	ldr	r3, [r7, #24]
 8005f40:	224c      	movs	r2, #76	@ 0x4c
 8005f42:	4353      	muls	r3, r2
 8005f44:	68fa      	ldr	r2, [r7, #12]
 8005f46:	18d3      	adds	r3, r2, r3
 8005f48:	3304      	adds	r3, #4
 8005f4a:	6879      	ldr	r1, [r7, #4]
 8005f4c:	2248      	movs	r2, #72	@ 0x48
 8005f4e:	0018      	movs	r0, r3
 8005f50:	f01a fef5 	bl	8020d3e <strncpy>
    ed->lines[idx].text[MP_LINE_LEN-1]=0;
 8005f54:	68fa      	ldr	r2, [r7, #12]
 8005f56:	69bb      	ldr	r3, [r7, #24]
 8005f58:	214b      	movs	r1, #75	@ 0x4b
 8005f5a:	204c      	movs	r0, #76	@ 0x4c
 8005f5c:	4343      	muls	r3, r0
 8005f5e:	18d3      	adds	r3, r2, r3
 8005f60:	185b      	adds	r3, r3, r1
 8005f62:	2200      	movs	r2, #0
 8005f64:	701a      	strb	r2, [r3, #0]
    return true;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e04c      	b.n	8006004 <ed_set+0x110>
  }

  if (ed->count >= MP_MAX_LINES) return false;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	4a27      	ldr	r2, [pc, #156]	@ (800600c <ed_set+0x118>)
 8005f6e:	5c9b      	ldrb	r3, [r3, r2]
 8005f70:	2b31      	cmp	r3, #49	@ 0x31
 8005f72:	d901      	bls.n	8005f78 <ed_set+0x84>
 8005f74:	2300      	movs	r3, #0
 8005f76:	e045      	b.n	8006004 <ed_set+0x110>
  int pos = ed_insert_pos(ed, line_no);
 8005f78:	68ba      	ldr	r2, [r7, #8]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	0011      	movs	r1, r2
 8005f7e:	0018      	movs	r0, r3
 8005f80:	f7ff ff58 	bl	8005e34 <ed_insert_pos>
 8005f84:	0003      	movs	r3, r0
 8005f86:	617b      	str	r3, [r7, #20]
  for (int i=(int)ed->count; i>pos; i--) ed->lines[i] = ed->lines[i-1];
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	4a20      	ldr	r2, [pc, #128]	@ (800600c <ed_set+0x118>)
 8005f8c:	5c9b      	ldrb	r3, [r3, r2]
 8005f8e:	61fb      	str	r3, [r7, #28]
 8005f90:	e011      	b.n	8005fb6 <ed_set+0xc2>
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	3b01      	subs	r3, #1
 8005f96:	68f8      	ldr	r0, [r7, #12]
 8005f98:	69fa      	ldr	r2, [r7, #28]
 8005f9a:	214c      	movs	r1, #76	@ 0x4c
 8005f9c:	4351      	muls	r1, r2
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	244c      	movs	r4, #76	@ 0x4c
 8005fa2:	4363      	muls	r3, r4
 8005fa4:	1840      	adds	r0, r0, r1
 8005fa6:	18d3      	adds	r3, r2, r3
 8005fa8:	224c      	movs	r2, #76	@ 0x4c
 8005faa:	0019      	movs	r1, r3
 8005fac:	f01a ff86 	bl	8020ebc <memcpy>
 8005fb0:	69fb      	ldr	r3, [r7, #28]
 8005fb2:	3b01      	subs	r3, #1
 8005fb4:	61fb      	str	r3, [r7, #28]
 8005fb6:	69fa      	ldr	r2, [r7, #28]
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	dce9      	bgt.n	8005f92 <ed_set+0x9e>
  ed->lines[pos].line_no = line_no;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	214c      	movs	r1, #76	@ 0x4c
 8005fc4:	434a      	muls	r2, r1
 8005fc6:	68b9      	ldr	r1, [r7, #8]
 8005fc8:	50d1      	str	r1, [r2, r3]
  strncpy(ed->lines[pos].text, text, MP_LINE_LEN);
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	224c      	movs	r2, #76	@ 0x4c
 8005fce:	4353      	muls	r3, r2
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	18d3      	adds	r3, r2, r3
 8005fd4:	3304      	adds	r3, #4
 8005fd6:	6879      	ldr	r1, [r7, #4]
 8005fd8:	2248      	movs	r2, #72	@ 0x48
 8005fda:	0018      	movs	r0, r3
 8005fdc:	f01a feaf 	bl	8020d3e <strncpy>
  ed->lines[pos].text[MP_LINE_LEN-1]=0;
 8005fe0:	68fa      	ldr	r2, [r7, #12]
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	214b      	movs	r1, #75	@ 0x4b
 8005fe6:	204c      	movs	r0, #76	@ 0x4c
 8005fe8:	4343      	muls	r3, r0
 8005fea:	18d3      	adds	r3, r2, r3
 8005fec:	185b      	adds	r3, r3, r1
 8005fee:	2200      	movs	r2, #0
 8005ff0:	701a      	strb	r2, [r3, #0]
  ed->count++;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	4a05      	ldr	r2, [pc, #20]	@ (800600c <ed_set+0x118>)
 8005ff6:	5c9b      	ldrb	r3, [r3, r2]
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	b2d9      	uxtb	r1, r3
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	4a03      	ldr	r2, [pc, #12]	@ (800600c <ed_set+0x118>)
 8006000:	5499      	strb	r1, [r3, r2]
  return true;
 8006002:	2301      	movs	r3, #1
}
 8006004:	0018      	movs	r0, r3
 8006006:	46bd      	mov	sp, r7
 8006008:	b009      	add	sp, #36	@ 0x24
 800600a:	bd90      	pop	{r4, r7, pc}
 800600c:	00000ed8 	.word	0x00000ed8

08006010 <ed_list>:
  int m = 0;
  for (uint8_t i=0;i<ed->count;i++) if (ed->lines[i].line_no > m) m = ed->lines[i].line_no;
  return m;
}

static void ed_list(const mp_editor_t *ed){
 8006010:	b5b0      	push	{r4, r5, r7, lr}
 8006012:	b088      	sub	sp, #32
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  char num[16];
  for (uint8_t i=0;i<ed->count;i++){
 8006018:	231f      	movs	r3, #31
 800601a:	18fb      	adds	r3, r7, r3
 800601c:	2200      	movs	r2, #0
 800601e:	701a      	strb	r2, [r3, #0]
 8006020:	e025      	b.n	800606e <ed_list+0x5e>
    mp_itoa(ed->lines[i].line_no, num);
 8006022:	241f      	movs	r4, #31
 8006024:	193b      	adds	r3, r7, r4
 8006026:	781a      	ldrb	r2, [r3, #0]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	214c      	movs	r1, #76	@ 0x4c
 800602c:	434a      	muls	r2, r1
 800602e:	58d3      	ldr	r3, [r2, r3]
 8006030:	250c      	movs	r5, #12
 8006032:	197a      	adds	r2, r7, r5
 8006034:	0011      	movs	r1, r2
 8006036:	0018      	movs	r0, r3
 8006038:	f7ff fc0e 	bl	8005858 <mp_itoa>
    mp_puts(num); mp_puts(" "); mp_puts(ed->lines[i].text); mp_putcrlf();
 800603c:	197b      	adds	r3, r7, r5
 800603e:	0018      	movs	r0, r3
 8006040:	f7ff fb89 	bl	8005756 <mp_puts>
 8006044:	4b10      	ldr	r3, [pc, #64]	@ (8006088 <ed_list+0x78>)
 8006046:	0018      	movs	r0, r3
 8006048:	f7ff fb85 	bl	8005756 <mp_puts>
 800604c:	193b      	adds	r3, r7, r4
 800604e:	781b      	ldrb	r3, [r3, #0]
 8006050:	224c      	movs	r2, #76	@ 0x4c
 8006052:	4353      	muls	r3, r2
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	18d3      	adds	r3, r2, r3
 8006058:	3304      	adds	r3, #4
 800605a:	0018      	movs	r0, r3
 800605c:	f7ff fb7b 	bl	8005756 <mp_puts>
 8006060:	f7ff fb8e 	bl	8005780 <mp_putcrlf>
  for (uint8_t i=0;i<ed->count;i++){
 8006064:	193b      	adds	r3, r7, r4
 8006066:	781a      	ldrb	r2, [r3, #0]
 8006068:	193b      	adds	r3, r7, r4
 800606a:	3201      	adds	r2, #1
 800606c:	701a      	strb	r2, [r3, #0]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a06      	ldr	r2, [pc, #24]	@ (800608c <ed_list+0x7c>)
 8006072:	5c9b      	ldrb	r3, [r3, r2]
 8006074:	221f      	movs	r2, #31
 8006076:	18ba      	adds	r2, r7, r2
 8006078:	7812      	ldrb	r2, [r2, #0]
 800607a:	429a      	cmp	r2, r3
 800607c:	d3d1      	bcc.n	8006022 <ed_list+0x12>
  }
}
 800607e:	46c0      	nop			@ (mov r8, r8)
 8006080:	46c0      	nop			@ (mov r8, r8)
 8006082:	46bd      	mov	sp, r7
 8006084:	b008      	add	sp, #32
 8006086:	bdb0      	pop	{r4, r5, r7, pc}
 8006088:	080256c8 	.word	0x080256c8
 800608c:	00000ed8 	.word	0x00000ed8

08006090 <sysvar_find>:
  {"TIMEH", SV_TIMEH}, {"TIMEM", SV_TIMEM}, {"TIMES", SV_TIMES},
  {"ALH", SV_ALH}, {"ALM", SV_ALM}, {"ALS", SV_ALS},
  {"TIMEY", SV_TIMEY}, {"TIMEMO", SV_TIMEMO}, {"TIMED", SV_TIMED},
};

static int sysvar_find(const char *name){
 8006090:	b580      	push	{r7, lr}
 8006092:	b084      	sub	sp, #16
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  for (unsigned i=0; i<sizeof(g_sysvars)/sizeof(g_sysvars[0]); i++){
 8006098:	2300      	movs	r3, #0
 800609a:	60fb      	str	r3, [r7, #12]
 800609c:	e014      	b.n	80060c8 <sysvar_find+0x38>
    if (!mp_stricmp(name, g_sysvars[i].name)) return g_sysvars[i].idx;
 800609e:	4b0f      	ldr	r3, [pc, #60]	@ (80060dc <sysvar_find+0x4c>)
 80060a0:	68fa      	ldr	r2, [r7, #12]
 80060a2:	00d2      	lsls	r2, r2, #3
 80060a4:	58d2      	ldr	r2, [r2, r3]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	0011      	movs	r1, r2
 80060aa:	0018      	movs	r0, r3
 80060ac:	f7ff fb74 	bl	8005798 <mp_stricmp>
 80060b0:	1e03      	subs	r3, r0, #0
 80060b2:	d106      	bne.n	80060c2 <sysvar_find+0x32>
 80060b4:	4a09      	ldr	r2, [pc, #36]	@ (80060dc <sysvar_find+0x4c>)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	00db      	lsls	r3, r3, #3
 80060ba:	18d3      	adds	r3, r2, r3
 80060bc:	3304      	adds	r3, #4
 80060be:	781b      	ldrb	r3, [r3, #0]
 80060c0:	e007      	b.n	80060d2 <sysvar_find+0x42>
  for (unsigned i=0; i<sizeof(g_sysvars)/sizeof(g_sysvars[0]); i++){
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	3301      	adds	r3, #1
 80060c6:	60fb      	str	r3, [r7, #12]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2b1b      	cmp	r3, #27
 80060cc:	d9e7      	bls.n	800609e <sysvar_find+0xe>
  }
  return -1;
 80060ce:	2301      	movs	r3, #1
 80060d0:	425b      	negs	r3, r3
}
 80060d2:	0018      	movs	r0, r3
 80060d4:	46bd      	mov	sp, r7
 80060d6:	b004      	add	sp, #16
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	46c0      	nop			@ (mov r8, r8)
 80060dc:	08026a2c 	.word	0x08026a2c

080060e0 <is_id0>:
  uint8_t line_count;
  uint8_t line_idx;
  uint16_t line_no;
} lex_t;

static bool is_id0(char c){ return (c=='_') || isalpha((unsigned char)c); }
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b082      	sub	sp, #8
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	0002      	movs	r2, r0
 80060e8:	1dfb      	adds	r3, r7, #7
 80060ea:	701a      	strb	r2, [r3, #0]
 80060ec:	1dfb      	adds	r3, r7, #7
 80060ee:	781b      	ldrb	r3, [r3, #0]
 80060f0:	2b5f      	cmp	r3, #95	@ 0x5f
 80060f2:	d009      	beq.n	8006108 <is_id0+0x28>
 80060f4:	1dfb      	adds	r3, r7, #7
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	1c5a      	adds	r2, r3, #1
 80060fa:	4b09      	ldr	r3, [pc, #36]	@ (8006120 <is_id0+0x40>)
 80060fc:	18d3      	adds	r3, r2, r3
 80060fe:	781b      	ldrb	r3, [r3, #0]
 8006100:	001a      	movs	r2, r3
 8006102:	2303      	movs	r3, #3
 8006104:	4013      	ands	r3, r2
 8006106:	d001      	beq.n	800610c <is_id0+0x2c>
 8006108:	2301      	movs	r3, #1
 800610a:	e000      	b.n	800610e <is_id0+0x2e>
 800610c:	2300      	movs	r3, #0
 800610e:	1c1a      	adds	r2, r3, #0
 8006110:	2301      	movs	r3, #1
 8006112:	4013      	ands	r3, r2
 8006114:	b2db      	uxtb	r3, r3
 8006116:	0018      	movs	r0, r3
 8006118:	46bd      	mov	sp, r7
 800611a:	b002      	add	sp, #8
 800611c:	bd80      	pop	{r7, pc}
 800611e:	46c0      	nop			@ (mov r8, r8)
 8006120:	08026d90 	.word	0x08026d90

08006124 <is_idn>:
static bool is_idn(char c){ return (c=='_') || isalnum((unsigned char)c); }
 8006124:	b580      	push	{r7, lr}
 8006126:	b082      	sub	sp, #8
 8006128:	af00      	add	r7, sp, #0
 800612a:	0002      	movs	r2, r0
 800612c:	1dfb      	adds	r3, r7, #7
 800612e:	701a      	strb	r2, [r3, #0]
 8006130:	1dfb      	adds	r3, r7, #7
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	2b5f      	cmp	r3, #95	@ 0x5f
 8006136:	d009      	beq.n	800614c <is_idn+0x28>
 8006138:	1dfb      	adds	r3, r7, #7
 800613a:	781b      	ldrb	r3, [r3, #0]
 800613c:	1c5a      	adds	r2, r3, #1
 800613e:	4b09      	ldr	r3, [pc, #36]	@ (8006164 <is_idn+0x40>)
 8006140:	18d3      	adds	r3, r2, r3
 8006142:	781b      	ldrb	r3, [r3, #0]
 8006144:	001a      	movs	r2, r3
 8006146:	2307      	movs	r3, #7
 8006148:	4013      	ands	r3, r2
 800614a:	d001      	beq.n	8006150 <is_idn+0x2c>
 800614c:	2301      	movs	r3, #1
 800614e:	e000      	b.n	8006152 <is_idn+0x2e>
 8006150:	2300      	movs	r3, #0
 8006152:	1c1a      	adds	r2, r3, #0
 8006154:	2301      	movs	r3, #1
 8006156:	4013      	ands	r3, r2
 8006158:	b2db      	uxtb	r3, r3
 800615a:	0018      	movs	r0, r3
 800615c:	46bd      	mov	sp, r7
 800615e:	b002      	add	sp, #8
 8006160:	bd80      	pop	{r7, pc}
 8006162:	46c0      	nop			@ (mov r8, r8)
 8006164:	08026d90 	.word	0x08026d90

08006168 <lex_init_prog>:


static void lex_init_prog(lex_t *lx, const char *s, const uint16_t *line_nos, uint8_t line_count){
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	60b9      	str	r1, [r7, #8]
 8006172:	607a      	str	r2, [r7, #4]
 8006174:	001a      	movs	r2, r3
 8006176:	1cfb      	adds	r3, r7, #3
 8006178:	701a      	strb	r2, [r3, #0]
  lx->s = s;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	68ba      	ldr	r2, [r7, #8]
 800617e:	601a      	str	r2, [r3, #0]
  lx->pos = 0;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	809a      	strh	r2, [r3, #4]
  memset(&lx->cur, 0, sizeof(lx->cur));
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	3308      	adds	r3, #8
 800618a:	2214      	movs	r2, #20
 800618c:	2100      	movs	r1, #0
 800618e:	0018      	movs	r0, r3
 8006190:	f01a fdbc 	bl	8020d0c <memset>
  lx->line_nos = line_nos;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	687a      	ldr	r2, [r7, #4]
 8006198:	61da      	str	r2, [r3, #28]
  lx->line_count = line_count;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	1cfa      	adds	r2, r7, #3
 800619e:	2120      	movs	r1, #32
 80061a0:	7812      	ldrb	r2, [r2, #0]
 80061a2:	545a      	strb	r2, [r3, r1]
  lx->line_idx = 0;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2221      	movs	r2, #33	@ 0x21
 80061a8:	2100      	movs	r1, #0
 80061aa:	5499      	strb	r1, [r3, r2]
  lx->line_no = (line_nos && line_count) ? line_nos[0] : 0;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d006      	beq.n	80061c0 <lex_init_prog+0x58>
 80061b2:	1cfb      	adds	r3, r7, #3
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d002      	beq.n	80061c0 <lex_init_prog+0x58>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	881a      	ldrh	r2, [r3, #0]
 80061be:	e000      	b.n	80061c2 <lex_init_prog+0x5a>
 80061c0:	2200      	movs	r2, #0
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	845a      	strh	r2, [r3, #34]	@ 0x22
}
 80061c6:	46c0      	nop			@ (mov r8, r8)
 80061c8:	46bd      	mov	sp, r7
 80061ca:	b004      	add	sp, #16
 80061cc:	bd80      	pop	{r7, pc}

080061ce <lex_skip_ws>:

static void lex_skip_ws(lex_t *lx){
 80061ce:	b580      	push	{r7, lr}
 80061d0:	b082      	sub	sp, #8
 80061d2:	af00      	add	r7, sp, #0
 80061d4:	6078      	str	r0, [r7, #4]
  while (lx->s[lx->pos] && (lx->s[lx->pos]==' ' || lx->s[lx->pos]=='\t' || lx->s[lx->pos]=='\r' || lx->s[lx->pos]=='\n')){
 80061d6:	e03d      	b.n	8006254 <lex_skip_ws+0x86>
    if (lx->s[lx->pos]=='\n'){
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	8892      	ldrh	r2, [r2, #4]
 80061e0:	189b      	adds	r3, r3, r2
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	2b0a      	cmp	r3, #10
 80061e6:	d12f      	bne.n	8006248 <lex_skip_ws+0x7a>
      if (lx->line_nos && lx->line_count && (uint8_t)(lx->line_idx + 1) < lx->line_count){
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	69db      	ldr	r3, [r3, #28]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d021      	beq.n	8006234 <lex_skip_ws+0x66>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2220      	movs	r2, #32
 80061f4:	5c9b      	ldrb	r3, [r3, r2]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d01c      	beq.n	8006234 <lex_skip_ws+0x66>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2221      	movs	r2, #33	@ 0x21
 80061fe:	5c9b      	ldrb	r3, [r3, r2]
 8006200:	3301      	adds	r3, #1
 8006202:	b2da      	uxtb	r2, r3
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2120      	movs	r1, #32
 8006208:	5c5b      	ldrb	r3, [r3, r1]
 800620a:	429a      	cmp	r2, r3
 800620c:	d212      	bcs.n	8006234 <lex_skip_ws+0x66>
        lx->line_idx++;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2221      	movs	r2, #33	@ 0x21
 8006212:	5c9b      	ldrb	r3, [r3, r2]
 8006214:	3301      	adds	r3, #1
 8006216:	b2d9      	uxtb	r1, r3
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2221      	movs	r2, #33	@ 0x21
 800621c:	5499      	strb	r1, [r3, r2]
        lx->line_no = lx->line_nos[lx->line_idx];
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	69da      	ldr	r2, [r3, #28]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2121      	movs	r1, #33	@ 0x21
 8006226:	5c5b      	ldrb	r3, [r3, r1]
 8006228:	005b      	lsls	r3, r3, #1
 800622a:	18d3      	adds	r3, r2, r3
 800622c:	881a      	ldrh	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	845a      	strh	r2, [r3, #34]	@ 0x22
 8006232:	e009      	b.n	8006248 <lex_skip_ws+0x7a>
      } else if (!lx->line_nos){
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	69db      	ldr	r3, [r3, #28]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d105      	bne.n	8006248 <lex_skip_ws+0x7a>
        lx->line_no++;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8006240:	3301      	adds	r3, #1
 8006242:	b29a      	uxth	r2, r3
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	845a      	strh	r2, [r3, #34]	@ 0x22
      }
    }
    lx->pos++;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	889b      	ldrh	r3, [r3, #4]
 800624c:	3301      	adds	r3, #1
 800624e:	b29a      	uxth	r2, r3
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	809a      	strh	r2, [r3, #4]
  while (lx->s[lx->pos] && (lx->s[lx->pos]==' ' || lx->s[lx->pos]=='\t' || lx->s[lx->pos]=='\r' || lx->s[lx->pos]=='\n')){
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	687a      	ldr	r2, [r7, #4]
 800625a:	8892      	ldrh	r2, [r2, #4]
 800625c:	189b      	adds	r3, r3, r2
 800625e:	781b      	ldrb	r3, [r3, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d01f      	beq.n	80062a4 <lex_skip_ws+0xd6>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	8892      	ldrh	r2, [r2, #4]
 800626c:	189b      	adds	r3, r3, r2
 800626e:	781b      	ldrb	r3, [r3, #0]
 8006270:	2b20      	cmp	r3, #32
 8006272:	d0b1      	beq.n	80061d8 <lex_skip_ws+0xa>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	687a      	ldr	r2, [r7, #4]
 800627a:	8892      	ldrh	r2, [r2, #4]
 800627c:	189b      	adds	r3, r3, r2
 800627e:	781b      	ldrb	r3, [r3, #0]
 8006280:	2b09      	cmp	r3, #9
 8006282:	d0a9      	beq.n	80061d8 <lex_skip_ws+0xa>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	687a      	ldr	r2, [r7, #4]
 800628a:	8892      	ldrh	r2, [r2, #4]
 800628c:	189b      	adds	r3, r3, r2
 800628e:	781b      	ldrb	r3, [r3, #0]
 8006290:	2b0d      	cmp	r3, #13
 8006292:	d0a1      	beq.n	80061d8 <lex_skip_ws+0xa>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	8892      	ldrh	r2, [r2, #4]
 800629c:	189b      	adds	r3, r3, r2
 800629e:	781b      	ldrb	r3, [r3, #0]
 80062a0:	2b0a      	cmp	r3, #10
 80062a2:	d099      	beq.n	80061d8 <lex_skip_ws+0xa>
  }
}
 80062a4:	46c0      	nop			@ (mov r8, r8)
 80062a6:	46bd      	mov	sp, r7
 80062a8:	b002      	add	sp, #8
 80062aa:	bd80      	pop	{r7, pc}

080062ac <kw>:

static bool kw(const char *id, const char *w){
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]
  while (*id && *w){
 80062b6:	e040      	b.n	800633a <kw+0x8e>
    char a=(char)tolower((unsigned char)*id++);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	1c5a      	adds	r2, r3, #1
 80062bc:	607a      	str	r2, [r7, #4]
 80062be:	210f      	movs	r1, #15
 80062c0:	187a      	adds	r2, r7, r1
 80062c2:	781b      	ldrb	r3, [r3, #0]
 80062c4:	7013      	strb	r3, [r2, #0]
 80062c6:	187b      	adds	r3, r7, r1
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	1c5a      	adds	r2, r3, #1
 80062cc:	4b28      	ldr	r3, [pc, #160]	@ (8006370 <kw+0xc4>)
 80062ce:	18d3      	adds	r3, r2, r3
 80062d0:	781b      	ldrb	r3, [r3, #0]
 80062d2:	001a      	movs	r2, r3
 80062d4:	2303      	movs	r3, #3
 80062d6:	4013      	ands	r3, r2
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d103      	bne.n	80062e4 <kw+0x38>
 80062dc:	187b      	adds	r3, r7, r1
 80062de:	781b      	ldrb	r3, [r3, #0]
 80062e0:	3320      	adds	r3, #32
 80062e2:	e002      	b.n	80062ea <kw+0x3e>
 80062e4:	230f      	movs	r3, #15
 80062e6:	18fb      	adds	r3, r7, r3
 80062e8:	781b      	ldrb	r3, [r3, #0]
 80062ea:	220e      	movs	r2, #14
 80062ec:	18ba      	adds	r2, r7, r2
 80062ee:	7013      	strb	r3, [r2, #0]
    char b=(char)tolower((unsigned char)*w++);
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	1c5a      	adds	r2, r3, #1
 80062f4:	603a      	str	r2, [r7, #0]
 80062f6:	210d      	movs	r1, #13
 80062f8:	187a      	adds	r2, r7, r1
 80062fa:	781b      	ldrb	r3, [r3, #0]
 80062fc:	7013      	strb	r3, [r2, #0]
 80062fe:	187b      	adds	r3, r7, r1
 8006300:	781b      	ldrb	r3, [r3, #0]
 8006302:	1c5a      	adds	r2, r3, #1
 8006304:	4b1a      	ldr	r3, [pc, #104]	@ (8006370 <kw+0xc4>)
 8006306:	18d3      	adds	r3, r2, r3
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	001a      	movs	r2, r3
 800630c:	2303      	movs	r3, #3
 800630e:	4013      	ands	r3, r2
 8006310:	2b01      	cmp	r3, #1
 8006312:	d103      	bne.n	800631c <kw+0x70>
 8006314:	187b      	adds	r3, r7, r1
 8006316:	781b      	ldrb	r3, [r3, #0]
 8006318:	3320      	adds	r3, #32
 800631a:	e002      	b.n	8006322 <kw+0x76>
 800631c:	230d      	movs	r3, #13
 800631e:	18fb      	adds	r3, r7, r3
 8006320:	781b      	ldrb	r3, [r3, #0]
 8006322:	210c      	movs	r1, #12
 8006324:	187a      	adds	r2, r7, r1
 8006326:	7013      	strb	r3, [r2, #0]
    if (a!=b) return false;
 8006328:	230e      	movs	r3, #14
 800632a:	18fa      	adds	r2, r7, r3
 800632c:	187b      	adds	r3, r7, r1
 800632e:	7812      	ldrb	r2, [r2, #0]
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	429a      	cmp	r2, r3
 8006334:	d001      	beq.n	800633a <kw+0x8e>
 8006336:	2300      	movs	r3, #0
 8006338:	e016      	b.n	8006368 <kw+0xbc>
  while (*id && *w){
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	781b      	ldrb	r3, [r3, #0]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d003      	beq.n	800634a <kw+0x9e>
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	781b      	ldrb	r3, [r3, #0]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d1b6      	bne.n	80062b8 <kw+0xc>
  }
  return (*id==0 && *w==0);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	781b      	ldrb	r3, [r3, #0]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d105      	bne.n	800635e <kw+0xb2>
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	781b      	ldrb	r3, [r3, #0]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d101      	bne.n	800635e <kw+0xb2>
 800635a:	2301      	movs	r3, #1
 800635c:	e000      	b.n	8006360 <kw+0xb4>
 800635e:	2300      	movs	r3, #0
 8006360:	1c1a      	adds	r2, r3, #0
 8006362:	2301      	movs	r3, #1
 8006364:	4013      	ands	r3, r2
 8006366:	b2db      	uxtb	r3, r3
}
 8006368:	0018      	movs	r0, r3
 800636a:	46bd      	mov	sp, r7
 800636c:	b004      	add	sp, #16
 800636e:	bd80      	pop	{r7, pc}
 8006370:	08026d90 	.word	0x08026d90

08006374 <kw_kind>:

static tok_t kw_kind(const char *id){
 8006374:	b580      	push	{r7, lr}
 8006376:	b082      	sub	sp, #8
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  if (kw(id,"if")) return T_IF;
 800637c:	4a43      	ldr	r2, [pc, #268]	@ (800648c <kw_kind+0x118>)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	0011      	movs	r1, r2
 8006382:	0018      	movs	r0, r3
 8006384:	f7ff ff92 	bl	80062ac <kw>
 8006388:	1e03      	subs	r3, r0, #0
 800638a:	d001      	beq.n	8006390 <kw_kind+0x1c>
 800638c:	2313      	movs	r3, #19
 800638e:	e078      	b.n	8006482 <kw_kind+0x10e>
  if (kw(id,"then")) return T_THEN;
 8006390:	4a3f      	ldr	r2, [pc, #252]	@ (8006490 <kw_kind+0x11c>)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	0011      	movs	r1, r2
 8006396:	0018      	movs	r0, r3
 8006398:	f7ff ff88 	bl	80062ac <kw>
 800639c:	1e03      	subs	r3, r0, #0
 800639e:	d001      	beq.n	80063a4 <kw_kind+0x30>
 80063a0:	2314      	movs	r3, #20
 80063a2:	e06e      	b.n	8006482 <kw_kind+0x10e>
  if (kw(id,"else")) return T_ELSE;
 80063a4:	4a3b      	ldr	r2, [pc, #236]	@ (8006494 <kw_kind+0x120>)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	0011      	movs	r1, r2
 80063aa:	0018      	movs	r0, r3
 80063ac:	f7ff ff7e 	bl	80062ac <kw>
 80063b0:	1e03      	subs	r3, r0, #0
 80063b2:	d001      	beq.n	80063b8 <kw_kind+0x44>
 80063b4:	2315      	movs	r3, #21
 80063b6:	e064      	b.n	8006482 <kw_kind+0x10e>
  if (kw(id,"while")) return T_WHILE;
 80063b8:	4a37      	ldr	r2, [pc, #220]	@ (8006498 <kw_kind+0x124>)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	0011      	movs	r1, r2
 80063be:	0018      	movs	r0, r3
 80063c0:	f7ff ff74 	bl	80062ac <kw>
 80063c4:	1e03      	subs	r3, r0, #0
 80063c6:	d001      	beq.n	80063cc <kw_kind+0x58>
 80063c8:	2316      	movs	r3, #22
 80063ca:	e05a      	b.n	8006482 <kw_kind+0x10e>
  if (kw(id,"do")) return T_DO;
 80063cc:	4a33      	ldr	r2, [pc, #204]	@ (800649c <kw_kind+0x128>)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	0011      	movs	r1, r2
 80063d2:	0018      	movs	r0, r3
 80063d4:	f7ff ff6a 	bl	80062ac <kw>
 80063d8:	1e03      	subs	r3, r0, #0
 80063da:	d001      	beq.n	80063e0 <kw_kind+0x6c>
 80063dc:	2317      	movs	r3, #23
 80063de:	e050      	b.n	8006482 <kw_kind+0x10e>
  if (kw(id,"begin")) return T_BEGIN;
 80063e0:	4a2f      	ldr	r2, [pc, #188]	@ (80064a0 <kw_kind+0x12c>)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	0011      	movs	r1, r2
 80063e6:	0018      	movs	r0, r3
 80063e8:	f7ff ff60 	bl	80062ac <kw>
 80063ec:	1e03      	subs	r3, r0, #0
 80063ee:	d001      	beq.n	80063f4 <kw_kind+0x80>
 80063f0:	2318      	movs	r3, #24
 80063f2:	e046      	b.n	8006482 <kw_kind+0x10e>
  if (kw(id,"end")) return T_END;
 80063f4:	4a2b      	ldr	r2, [pc, #172]	@ (80064a4 <kw_kind+0x130>)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	0011      	movs	r1, r2
 80063fa:	0018      	movs	r0, r3
 80063fc:	f7ff ff56 	bl	80062ac <kw>
 8006400:	1e03      	subs	r3, r0, #0
 8006402:	d001      	beq.n	8006408 <kw_kind+0x94>
 8006404:	2319      	movs	r3, #25
 8006406:	e03c      	b.n	8006482 <kw_kind+0x10e>
  if (kw(id,"repeat")) return T_REPEAT;
 8006408:	4a27      	ldr	r2, [pc, #156]	@ (80064a8 <kw_kind+0x134>)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	0011      	movs	r1, r2
 800640e:	0018      	movs	r0, r3
 8006410:	f7ff ff4c 	bl	80062ac <kw>
 8006414:	1e03      	subs	r3, r0, #0
 8006416:	d001      	beq.n	800641c <kw_kind+0xa8>
 8006418:	231a      	movs	r3, #26
 800641a:	e032      	b.n	8006482 <kw_kind+0x10e>
  if (kw(id,"until")) return T_UNTIL;
 800641c:	4a23      	ldr	r2, [pc, #140]	@ (80064ac <kw_kind+0x138>)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	0011      	movs	r1, r2
 8006422:	0018      	movs	r0, r3
 8006424:	f7ff ff42 	bl	80062ac <kw>
 8006428:	1e03      	subs	r3, r0, #0
 800642a:	d001      	beq.n	8006430 <kw_kind+0xbc>
 800642c:	231b      	movs	r3, #27
 800642e:	e028      	b.n	8006482 <kw_kind+0x10e>
  if (kw(id,"goto")) return T_GOTO;
 8006430:	4a1f      	ldr	r2, [pc, #124]	@ (80064b0 <kw_kind+0x13c>)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	0011      	movs	r1, r2
 8006436:	0018      	movs	r0, r3
 8006438:	f7ff ff38 	bl	80062ac <kw>
 800643c:	1e03      	subs	r3, r0, #0
 800643e:	d001      	beq.n	8006444 <kw_kind+0xd0>
 8006440:	231c      	movs	r3, #28
 8006442:	e01e      	b.n	8006482 <kw_kind+0x10e>
  if (kw(id,"and")) return T_AND;
 8006444:	4a1b      	ldr	r2, [pc, #108]	@ (80064b4 <kw_kind+0x140>)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	0011      	movs	r1, r2
 800644a:	0018      	movs	r0, r3
 800644c:	f7ff ff2e 	bl	80062ac <kw>
 8006450:	1e03      	subs	r3, r0, #0
 8006452:	d001      	beq.n	8006458 <kw_kind+0xe4>
 8006454:	231d      	movs	r3, #29
 8006456:	e014      	b.n	8006482 <kw_kind+0x10e>
  if (kw(id,"or")) return T_OR;
 8006458:	4a17      	ldr	r2, [pc, #92]	@ (80064b8 <kw_kind+0x144>)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	0011      	movs	r1, r2
 800645e:	0018      	movs	r0, r3
 8006460:	f7ff ff24 	bl	80062ac <kw>
 8006464:	1e03      	subs	r3, r0, #0
 8006466:	d001      	beq.n	800646c <kw_kind+0xf8>
 8006468:	231e      	movs	r3, #30
 800646a:	e00a      	b.n	8006482 <kw_kind+0x10e>
  if (kw(id,"not")) return T_NOT;
 800646c:	4a13      	ldr	r2, [pc, #76]	@ (80064bc <kw_kind+0x148>)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	0011      	movs	r1, r2
 8006472:	0018      	movs	r0, r3
 8006474:	f7ff ff1a 	bl	80062ac <kw>
 8006478:	1e03      	subs	r3, r0, #0
 800647a:	d001      	beq.n	8006480 <kw_kind+0x10c>
 800647c:	231f      	movs	r3, #31
 800647e:	e000      	b.n	8006482 <kw_kind+0x10e>
  return T_ID;
 8006480:	2302      	movs	r3, #2
}
 8006482:	0018      	movs	r0, r3
 8006484:	46bd      	mov	sp, r7
 8006486:	b002      	add	sp, #8
 8006488:	bd80      	pop	{r7, pc}
 800648a:	46c0      	nop			@ (mov r8, r8)
 800648c:	08025770 	.word	0x08025770
 8006490:	08025774 	.word	0x08025774
 8006494:	0802577c 	.word	0x0802577c
 8006498:	08025784 	.word	0x08025784
 800649c:	0802578c 	.word	0x0802578c
 80064a0:	08025790 	.word	0x08025790
 80064a4:	08025798 	.word	0x08025798
 80064a8:	0802579c 	.word	0x0802579c
 80064ac:	080257a4 	.word	0x080257a4
 80064b0:	080257ac 	.word	0x080257ac
 80064b4:	080257b4 	.word	0x080257b4
 80064b8:	080257b8 	.word	0x080257b8
 80064bc:	080257bc 	.word	0x080257bc

080064c0 <lex_next>:

static void lex_next(lex_t *lx){
 80064c0:	b5b0      	push	{r4, r5, r7, lr}
 80064c2:	b08c      	sub	sp, #48	@ 0x30
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  lex_skip_ws(lx);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	0018      	movs	r0, r3
 80064cc:	f7ff fe7f 	bl	80061ce <lex_skip_ws>
  char c = lx->s[lx->pos];
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	8892      	ldrh	r2, [r2, #4]
 80064d8:	189a      	adds	r2, r3, r2
 80064da:	2529      	movs	r5, #41	@ 0x29
 80064dc:	197b      	adds	r3, r7, r5
 80064de:	7812      	ldrb	r2, [r2, #0]
 80064e0:	701a      	strb	r2, [r3, #0]
  token_t t; memset(&t,0,sizeof(t)); t.k=T_EOF;
 80064e2:	2414      	movs	r4, #20
 80064e4:	193b      	adds	r3, r7, r4
 80064e6:	2214      	movs	r2, #20
 80064e8:	2100      	movs	r1, #0
 80064ea:	0018      	movs	r0, r3
 80064ec:	f01a fc0e 	bl	8020d0c <memset>
 80064f0:	0021      	movs	r1, r4
 80064f2:	187b      	adds	r3, r7, r1
 80064f4:	2200      	movs	r2, #0
 80064f6:	701a      	strb	r2, [r3, #0]

  if (!c){ lx->cur=t; return; }
 80064f8:	197b      	adds	r3, r7, r5
 80064fa:	781b      	ldrb	r3, [r3, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d107      	bne.n	8006510 <lex_next+0x50>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	187a      	adds	r2, r7, r1
 8006504:	3308      	adds	r3, #8
 8006506:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006508:	c313      	stmia	r3!, {r0, r1, r4}
 800650a:	ca03      	ldmia	r2!, {r0, r1}
 800650c:	c303      	stmia	r3!, {r0, r1}
 800650e:	e16e      	b.n	80067ee <lex_next+0x32e>

  if (isdigit((unsigned char)c)){
 8006510:	2329      	movs	r3, #41	@ 0x29
 8006512:	18fb      	adds	r3, r7, r3
 8006514:	781b      	ldrb	r3, [r3, #0]
 8006516:	1c5a      	adds	r2, r3, #1
 8006518:	4bb6      	ldr	r3, [pc, #728]	@ (80067f4 <lex_next+0x334>)
 800651a:	18d3      	adds	r3, r2, r3
 800651c:	781b      	ldrb	r3, [r3, #0]
 800651e:	001a      	movs	r2, r3
 8006520:	2304      	movs	r3, #4
 8006522:	4013      	ands	r3, r2
 8006524:	d034      	beq.n	8006590 <lex_next+0xd0>
    int32_t v=0;
 8006526:	2300      	movs	r3, #0
 8006528:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (isdigit((unsigned char)lx->s[lx->pos])){
 800652a:	e014      	b.n	8006556 <lex_next+0x96>
      v = (int32_t)(v*10 + (lx->s[lx->pos]-'0'));
 800652c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800652e:	0013      	movs	r3, r2
 8006530:	009b      	lsls	r3, r3, #2
 8006532:	189b      	adds	r3, r3, r2
 8006534:	005b      	lsls	r3, r3, #1
 8006536:	0019      	movs	r1, r3
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	8892      	ldrh	r2, [r2, #4]
 8006540:	189b      	adds	r3, r3, r2
 8006542:	781b      	ldrb	r3, [r3, #0]
 8006544:	3b30      	subs	r3, #48	@ 0x30
 8006546:	18cb      	adds	r3, r1, r3
 8006548:	62fb      	str	r3, [r7, #44]	@ 0x2c
      lx->pos++;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	889b      	ldrh	r3, [r3, #4]
 800654e:	3301      	adds	r3, #1
 8006550:	b29a      	uxth	r2, r3
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	809a      	strh	r2, [r3, #4]
    while (isdigit((unsigned char)lx->s[lx->pos])){
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	8892      	ldrh	r2, [r2, #4]
 800655e:	189b      	adds	r3, r3, r2
 8006560:	781b      	ldrb	r3, [r3, #0]
 8006562:	1c5a      	adds	r2, r3, #1
 8006564:	4ba3      	ldr	r3, [pc, #652]	@ (80067f4 <lex_next+0x334>)
 8006566:	18d3      	adds	r3, r2, r3
 8006568:	781b      	ldrb	r3, [r3, #0]
 800656a:	001a      	movs	r2, r3
 800656c:	2304      	movs	r3, #4
 800656e:	4013      	ands	r3, r2
 8006570:	d1dc      	bne.n	800652c <lex_next+0x6c>
    }
    t.k=T_NUM; t.num=v; lx->cur=t; return;
 8006572:	2114      	movs	r1, #20
 8006574:	187b      	adds	r3, r7, r1
 8006576:	2201      	movs	r2, #1
 8006578:	701a      	strb	r2, [r3, #0]
 800657a:	187b      	adds	r3, r7, r1
 800657c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800657e:	605a      	str	r2, [r3, #4]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	187a      	adds	r2, r7, r1
 8006584:	3308      	adds	r3, #8
 8006586:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006588:	c313      	stmia	r3!, {r0, r1, r4}
 800658a:	ca03      	ldmia	r2!, {r0, r1}
 800658c:	c303      	stmia	r3!, {r0, r1}
 800658e:	e12e      	b.n	80067ee <lex_next+0x32e>
  }

  if (is_id0(c)){
 8006590:	2329      	movs	r3, #41	@ 0x29
 8006592:	18fb      	adds	r3, r7, r3
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	0018      	movs	r0, r3
 8006598:	f7ff fda2 	bl	80060e0 <is_id0>
 800659c:	1e03      	subs	r3, r0, #0
 800659e:	d04c      	beq.n	800663a <lex_next+0x17a>
    char buf[MP_NAME_LEN];
    uint16_t i=0;
 80065a0:	232a      	movs	r3, #42	@ 0x2a
 80065a2:	18fb      	adds	r3, r7, r3
 80065a4:	2200      	movs	r2, #0
 80065a6:	801a      	strh	r2, [r3, #0]
    while (is_idn(lx->s[lx->pos]) && i < (MP_NAME_LEN-1)) buf[i++] = lx->s[lx->pos++];
 80065a8:	e013      	b.n	80065d2 <lex_next+0x112>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	889b      	ldrh	r3, [r3, #4]
 80065b2:	1c59      	adds	r1, r3, #1
 80065b4:	b288      	uxth	r0, r1
 80065b6:	6879      	ldr	r1, [r7, #4]
 80065b8:	8088      	strh	r0, [r1, #4]
 80065ba:	18d2      	adds	r2, r2, r3
 80065bc:	212a      	movs	r1, #42	@ 0x2a
 80065be:	187b      	adds	r3, r7, r1
 80065c0:	881b      	ldrh	r3, [r3, #0]
 80065c2:	1879      	adds	r1, r7, r1
 80065c4:	1c58      	adds	r0, r3, #1
 80065c6:	8008      	strh	r0, [r1, #0]
 80065c8:	0019      	movs	r1, r3
 80065ca:	7812      	ldrb	r2, [r2, #0]
 80065cc:	2308      	movs	r3, #8
 80065ce:	18fb      	adds	r3, r7, r3
 80065d0:	545a      	strb	r2, [r3, r1]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	8892      	ldrh	r2, [r2, #4]
 80065da:	189b      	adds	r3, r3, r2
 80065dc:	781b      	ldrb	r3, [r3, #0]
 80065de:	0018      	movs	r0, r3
 80065e0:	f7ff fda0 	bl	8006124 <is_idn>
 80065e4:	1e03      	subs	r3, r0, #0
 80065e6:	d004      	beq.n	80065f2 <lex_next+0x132>
 80065e8:	232a      	movs	r3, #42	@ 0x2a
 80065ea:	18fb      	adds	r3, r7, r3
 80065ec:	881b      	ldrh	r3, [r3, #0]
 80065ee:	2b0a      	cmp	r3, #10
 80065f0:	d9db      	bls.n	80065aa <lex_next+0xea>
    buf[i]=0;
 80065f2:	232a      	movs	r3, #42	@ 0x2a
 80065f4:	18fb      	adds	r3, r7, r3
 80065f6:	881b      	ldrh	r3, [r3, #0]
 80065f8:	2408      	movs	r4, #8
 80065fa:	193a      	adds	r2, r7, r4
 80065fc:	2100      	movs	r1, #0
 80065fe:	54d1      	strb	r1, [r2, r3]
    t.k = kw_kind(buf);
 8006600:	193b      	adds	r3, r7, r4
 8006602:	0018      	movs	r0, r3
 8006604:	f7ff feb6 	bl	8006374 <kw_kind>
 8006608:	0003      	movs	r3, r0
 800660a:	001a      	movs	r2, r3
 800660c:	2014      	movs	r0, #20
 800660e:	183b      	adds	r3, r7, r0
 8006610:	701a      	strb	r2, [r3, #0]
    strncpy(t.id, buf, MP_NAME_LEN);
 8006612:	1939      	adds	r1, r7, r4
 8006614:	0004      	movs	r4, r0
 8006616:	183b      	adds	r3, r7, r0
 8006618:	3308      	adds	r3, #8
 800661a:	220c      	movs	r2, #12
 800661c:	0018      	movs	r0, r3
 800661e:	f01a fb8e 	bl	8020d3e <strncpy>
    t.id[MP_NAME_LEN-1]=0;
 8006622:	0020      	movs	r0, r4
 8006624:	183b      	adds	r3, r7, r0
 8006626:	2200      	movs	r2, #0
 8006628:	74da      	strb	r2, [r3, #19]
    lx->cur=t; return;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	183a      	adds	r2, r7, r0
 800662e:	3308      	adds	r3, #8
 8006630:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006632:	c313      	stmia	r3!, {r0, r1, r4}
 8006634:	ca03      	ldmia	r2!, {r0, r1}
 8006636:	c303      	stmia	r3!, {r0, r1}
 8006638:	e0d9      	b.n	80067ee <lex_next+0x32e>
  }

  if (c==':' && lx->s[lx->pos+1]=='='){ lx->pos+=2; t.k=T_ASSIGN; lx->cur=t; return; }
 800663a:	2329      	movs	r3, #41	@ 0x29
 800663c:	18fb      	adds	r3, r7, r3
 800663e:	781b      	ldrb	r3, [r3, #0]
 8006640:	2b3a      	cmp	r3, #58	@ 0x3a
 8006642:	d11a      	bne.n	800667a <lex_next+0x1ba>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	889b      	ldrh	r3, [r3, #4]
 800664c:	3301      	adds	r3, #1
 800664e:	18d3      	adds	r3, r2, r3
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	2b3d      	cmp	r3, #61	@ 0x3d
 8006654:	d111      	bne.n	800667a <lex_next+0x1ba>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	889b      	ldrh	r3, [r3, #4]
 800665a:	3302      	adds	r3, #2
 800665c:	b29a      	uxth	r2, r3
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	809a      	strh	r2, [r3, #4]
 8006662:	2114      	movs	r1, #20
 8006664:	187b      	adds	r3, r7, r1
 8006666:	2203      	movs	r2, #3
 8006668:	701a      	strb	r2, [r3, #0]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	187a      	adds	r2, r7, r1
 800666e:	3308      	adds	r3, #8
 8006670:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006672:	c313      	stmia	r3!, {r0, r1, r4}
 8006674:	ca03      	ldmia	r2!, {r0, r1}
 8006676:	c303      	stmia	r3!, {r0, r1}
 8006678:	e0b9      	b.n	80067ee <lex_next+0x32e>
  if (c=='<' && lx->s[lx->pos+1]=='='){ lx->pos+=2; t.k=T_LTE; lx->cur=t; return; }
 800667a:	2329      	movs	r3, #41	@ 0x29
 800667c:	18fb      	adds	r3, r7, r3
 800667e:	781b      	ldrb	r3, [r3, #0]
 8006680:	2b3c      	cmp	r3, #60	@ 0x3c
 8006682:	d11a      	bne.n	80066ba <lex_next+0x1fa>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	889b      	ldrh	r3, [r3, #4]
 800668c:	3301      	adds	r3, #1
 800668e:	18d3      	adds	r3, r2, r3
 8006690:	781b      	ldrb	r3, [r3, #0]
 8006692:	2b3d      	cmp	r3, #61	@ 0x3d
 8006694:	d111      	bne.n	80066ba <lex_next+0x1fa>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	889b      	ldrh	r3, [r3, #4]
 800669a:	3302      	adds	r3, #2
 800669c:	b29a      	uxth	r2, r3
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	809a      	strh	r2, [r3, #4]
 80066a2:	2114      	movs	r1, #20
 80066a4:	187b      	adds	r3, r7, r1
 80066a6:	2210      	movs	r2, #16
 80066a8:	701a      	strb	r2, [r3, #0]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	187a      	adds	r2, r7, r1
 80066ae:	3308      	adds	r3, #8
 80066b0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80066b2:	c313      	stmia	r3!, {r0, r1, r4}
 80066b4:	ca03      	ldmia	r2!, {r0, r1}
 80066b6:	c303      	stmia	r3!, {r0, r1}
 80066b8:	e099      	b.n	80067ee <lex_next+0x32e>
  if (c=='>' && lx->s[lx->pos+1]=='='){ lx->pos+=2; t.k=T_GTE; lx->cur=t; return; }
 80066ba:	2329      	movs	r3, #41	@ 0x29
 80066bc:	18fb      	adds	r3, r7, r3
 80066be:	781b      	ldrb	r3, [r3, #0]
 80066c0:	2b3e      	cmp	r3, #62	@ 0x3e
 80066c2:	d11a      	bne.n	80066fa <lex_next+0x23a>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	889b      	ldrh	r3, [r3, #4]
 80066cc:	3301      	adds	r3, #1
 80066ce:	18d3      	adds	r3, r2, r3
 80066d0:	781b      	ldrb	r3, [r3, #0]
 80066d2:	2b3d      	cmp	r3, #61	@ 0x3d
 80066d4:	d111      	bne.n	80066fa <lex_next+0x23a>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	889b      	ldrh	r3, [r3, #4]
 80066da:	3302      	adds	r3, #2
 80066dc:	b29a      	uxth	r2, r3
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	809a      	strh	r2, [r3, #4]
 80066e2:	2114      	movs	r1, #20
 80066e4:	187b      	adds	r3, r7, r1
 80066e6:	2212      	movs	r2, #18
 80066e8:	701a      	strb	r2, [r3, #0]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	187a      	adds	r2, r7, r1
 80066ee:	3308      	adds	r3, #8
 80066f0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80066f2:	c313      	stmia	r3!, {r0, r1, r4}
 80066f4:	ca03      	ldmia	r2!, {r0, r1}
 80066f6:	c303      	stmia	r3!, {r0, r1}
 80066f8:	e079      	b.n	80067ee <lex_next+0x32e>
  if (c=='<' && lx->s[lx->pos+1]=='>'){ lx->pos+=2; t.k=T_NEQ; lx->cur=t; return; }
 80066fa:	2329      	movs	r3, #41	@ 0x29
 80066fc:	18fb      	adds	r3, r7, r3
 80066fe:	781b      	ldrb	r3, [r3, #0]
 8006700:	2b3c      	cmp	r3, #60	@ 0x3c
 8006702:	d11a      	bne.n	800673a <lex_next+0x27a>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	889b      	ldrh	r3, [r3, #4]
 800670c:	3301      	adds	r3, #1
 800670e:	18d3      	adds	r3, r2, r3
 8006710:	781b      	ldrb	r3, [r3, #0]
 8006712:	2b3e      	cmp	r3, #62	@ 0x3e
 8006714:	d111      	bne.n	800673a <lex_next+0x27a>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	889b      	ldrh	r3, [r3, #4]
 800671a:	3302      	adds	r3, #2
 800671c:	b29a      	uxth	r2, r3
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	809a      	strh	r2, [r3, #4]
 8006722:	2114      	movs	r1, #20
 8006724:	187b      	adds	r3, r7, r1
 8006726:	220e      	movs	r2, #14
 8006728:	701a      	strb	r2, [r3, #0]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	187a      	adds	r2, r7, r1
 800672e:	3308      	adds	r3, #8
 8006730:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006732:	c313      	stmia	r3!, {r0, r1, r4}
 8006734:	ca03      	ldmia	r2!, {r0, r1}
 8006736:	c303      	stmia	r3!, {r0, r1}
 8006738:	e059      	b.n	80067ee <lex_next+0x32e>

  lx->pos++;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	889b      	ldrh	r3, [r3, #4]
 800673e:	3301      	adds	r3, #1
 8006740:	b29a      	uxth	r2, r3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	809a      	strh	r2, [r3, #4]
  switch(c){
 8006746:	2329      	movs	r3, #41	@ 0x29
 8006748:	18fb      	adds	r3, r7, r3
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	3b25      	subs	r3, #37	@ 0x25
 800674e:	2b19      	cmp	r3, #25
 8006750:	d840      	bhi.n	80067d4 <lex_next+0x314>
 8006752:	009a      	lsls	r2, r3, #2
 8006754:	4b28      	ldr	r3, [pc, #160]	@ (80067f8 <lex_next+0x338>)
 8006756:	18d3      	adds	r3, r2, r3
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	469f      	mov	pc, r3
    case ';': t.k=T_SEMI; break;
 800675c:	2314      	movs	r3, #20
 800675e:	18fb      	adds	r3, r7, r3
 8006760:	2204      	movs	r2, #4
 8006762:	701a      	strb	r2, [r3, #0]
 8006764:	e03b      	b.n	80067de <lex_next+0x31e>
    case '(': t.k=T_LP; break;
 8006766:	2314      	movs	r3, #20
 8006768:	18fb      	adds	r3, r7, r3
 800676a:	2205      	movs	r2, #5
 800676c:	701a      	strb	r2, [r3, #0]
 800676e:	e036      	b.n	80067de <lex_next+0x31e>
    case ')': t.k=T_RP; break;
 8006770:	2314      	movs	r3, #20
 8006772:	18fb      	adds	r3, r7, r3
 8006774:	2206      	movs	r2, #6
 8006776:	701a      	strb	r2, [r3, #0]
 8006778:	e031      	b.n	80067de <lex_next+0x31e>
    case ',': t.k=T_COMMA; break;
 800677a:	2314      	movs	r3, #20
 800677c:	18fb      	adds	r3, r7, r3
 800677e:	2207      	movs	r2, #7
 8006780:	701a      	strb	r2, [r3, #0]
 8006782:	e02c      	b.n	80067de <lex_next+0x31e>
    case '+': t.k=T_PLUS; break;
 8006784:	2314      	movs	r3, #20
 8006786:	18fb      	adds	r3, r7, r3
 8006788:	2208      	movs	r2, #8
 800678a:	701a      	strb	r2, [r3, #0]
 800678c:	e027      	b.n	80067de <lex_next+0x31e>
    case '-': t.k=T_MINUS; break;
 800678e:	2314      	movs	r3, #20
 8006790:	18fb      	adds	r3, r7, r3
 8006792:	2209      	movs	r2, #9
 8006794:	701a      	strb	r2, [r3, #0]
 8006796:	e022      	b.n	80067de <lex_next+0x31e>
    case '*': t.k=T_MUL; break;
 8006798:	2314      	movs	r3, #20
 800679a:	18fb      	adds	r3, r7, r3
 800679c:	220a      	movs	r2, #10
 800679e:	701a      	strb	r2, [r3, #0]
 80067a0:	e01d      	b.n	80067de <lex_next+0x31e>
    case '/': t.k=T_DIV; break;
 80067a2:	2314      	movs	r3, #20
 80067a4:	18fb      	adds	r3, r7, r3
 80067a6:	220b      	movs	r2, #11
 80067a8:	701a      	strb	r2, [r3, #0]
 80067aa:	e018      	b.n	80067de <lex_next+0x31e>
    case '%': t.k=T_MOD; break;
 80067ac:	2314      	movs	r3, #20
 80067ae:	18fb      	adds	r3, r7, r3
 80067b0:	220c      	movs	r2, #12
 80067b2:	701a      	strb	r2, [r3, #0]
 80067b4:	e013      	b.n	80067de <lex_next+0x31e>
    case '=': t.k=T_EQ; break;
 80067b6:	2314      	movs	r3, #20
 80067b8:	18fb      	adds	r3, r7, r3
 80067ba:	220d      	movs	r2, #13
 80067bc:	701a      	strb	r2, [r3, #0]
 80067be:	e00e      	b.n	80067de <lex_next+0x31e>
    case '<': t.k=T_LT; break;
 80067c0:	2314      	movs	r3, #20
 80067c2:	18fb      	adds	r3, r7, r3
 80067c4:	220f      	movs	r2, #15
 80067c6:	701a      	strb	r2, [r3, #0]
 80067c8:	e009      	b.n	80067de <lex_next+0x31e>
    case '>': t.k=T_GT; break;
 80067ca:	2314      	movs	r3, #20
 80067cc:	18fb      	adds	r3, r7, r3
 80067ce:	2211      	movs	r2, #17
 80067d0:	701a      	strb	r2, [r3, #0]
 80067d2:	e004      	b.n	80067de <lex_next+0x31e>
    default:  t.k=T_EOF; break;
 80067d4:	2314      	movs	r3, #20
 80067d6:	18fb      	adds	r3, r7, r3
 80067d8:	2200      	movs	r2, #0
 80067da:	701a      	strb	r2, [r3, #0]
 80067dc:	46c0      	nop			@ (mov r8, r8)
  }
  lx->cur=t;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2214      	movs	r2, #20
 80067e2:	18ba      	adds	r2, r7, r2
 80067e4:	3308      	adds	r3, #8
 80067e6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80067e8:	c313      	stmia	r3!, {r0, r1, r4}
 80067ea:	ca03      	ldmia	r2!, {r0, r1}
 80067ec:	c303      	stmia	r3!, {r0, r1}
}
 80067ee:	46bd      	mov	sp, r7
 80067f0:	b00c      	add	sp, #48	@ 0x30
 80067f2:	bdb0      	pop	{r4, r5, r7, pc}
 80067f4:	08026d90 	.word	0x08026d90
 80067f8:	08026b0c 	.word	0x08026b0c

080067fc <set_err>:
  uint8_t fix_n;
} program_t;

static const char *g_err=0;
static int g_err_line=-1;
static void set_err(const char *e, int line){ if(!g_err){ g_err=e; g_err_line=line; } }
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b082      	sub	sp, #8
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
 8006804:	6039      	str	r1, [r7, #0]
 8006806:	4b07      	ldr	r3, [pc, #28]	@ (8006824 <set_err+0x28>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d105      	bne.n	800681a <set_err+0x1e>
 800680e:	4b05      	ldr	r3, [pc, #20]	@ (8006824 <set_err+0x28>)
 8006810:	687a      	ldr	r2, [r7, #4]
 8006812:	601a      	str	r2, [r3, #0]
 8006814:	4b04      	ldr	r3, [pc, #16]	@ (8006828 <set_err+0x2c>)
 8006816:	683a      	ldr	r2, [r7, #0]
 8006818:	601a      	str	r2, [r3, #0]
 800681a:	46c0      	nop			@ (mov r8, r8)
 800681c:	46bd      	mov	sp, r7
 800681e:	b002      	add	sp, #8
 8006820:	bd80      	pop	{r7, pc}
 8006822:	46c0      	nop			@ (mov r8, r8)
 8006824:	20000924 	.word	0x20000924
 8006828:	20000004 	.word	0x20000004

0800682c <emit_u8>:

static bool emit_u8(program_t *p, uint8_t b){ if (p->len+1>MP_BC_MAX) return false; p->bc[p->len++]=b; return true; }
 800682c:	b580      	push	{r7, lr}
 800682e:	b082      	sub	sp, #8
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	000a      	movs	r2, r1
 8006836:	1cfb      	adds	r3, r7, #3
 8006838:	701a      	strb	r2, [r3, #0]
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	23c0      	movs	r3, #192	@ 0xc0
 800683e:	00db      	lsls	r3, r3, #3
 8006840:	5ad2      	ldrh	r2, [r2, r3]
 8006842:	23c0      	movs	r3, #192	@ 0xc0
 8006844:	00db      	lsls	r3, r3, #3
 8006846:	429a      	cmp	r2, r3
 8006848:	d301      	bcc.n	800684e <emit_u8+0x22>
 800684a:	2300      	movs	r3, #0
 800684c:	e00f      	b.n	800686e <emit_u8+0x42>
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	23c0      	movs	r3, #192	@ 0xc0
 8006852:	00db      	lsls	r3, r3, #3
 8006854:	5ad3      	ldrh	r3, [r2, r3]
 8006856:	1c5a      	adds	r2, r3, #1
 8006858:	b290      	uxth	r0, r2
 800685a:	6879      	ldr	r1, [r7, #4]
 800685c:	22c0      	movs	r2, #192	@ 0xc0
 800685e:	00d2      	lsls	r2, r2, #3
 8006860:	5288      	strh	r0, [r1, r2]
 8006862:	0019      	movs	r1, r3
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	1cfa      	adds	r2, r7, #3
 8006868:	7812      	ldrb	r2, [r2, #0]
 800686a:	545a      	strb	r2, [r3, r1]
 800686c:	2301      	movs	r3, #1
 800686e:	0018      	movs	r0, r3
 8006870:	46bd      	mov	sp, r7
 8006872:	b002      	add	sp, #8
 8006874:	bd80      	pop	{r7, pc}
	...

08006878 <emit_u16>:
static bool emit_u16(program_t *p, uint16_t v){
 8006878:	b590      	push	{r4, r7, lr}
 800687a:	b083      	sub	sp, #12
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	000a      	movs	r2, r1
 8006882:	1cbb      	adds	r3, r7, #2
 8006884:	801a      	strh	r2, [r3, #0]
  if (p->len+2>MP_BC_MAX) return false;
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	23c0      	movs	r3, #192	@ 0xc0
 800688a:	00db      	lsls	r3, r3, #3
 800688c:	5ad3      	ldrh	r3, [r2, r3]
 800688e:	4a16      	ldr	r2, [pc, #88]	@ (80068e8 <emit_u16+0x70>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d901      	bls.n	8006898 <emit_u16+0x20>
 8006894:	2300      	movs	r3, #0
 8006896:	e022      	b.n	80068de <emit_u16+0x66>
  p->bc[p->len++]=(uint8_t)(v&0xFF);
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	23c0      	movs	r3, #192	@ 0xc0
 800689c:	00db      	lsls	r3, r3, #3
 800689e:	5ad3      	ldrh	r3, [r2, r3]
 80068a0:	1c5a      	adds	r2, r3, #1
 80068a2:	b290      	uxth	r0, r2
 80068a4:	6879      	ldr	r1, [r7, #4]
 80068a6:	22c0      	movs	r2, #192	@ 0xc0
 80068a8:	00d2      	lsls	r2, r2, #3
 80068aa:	5288      	strh	r0, [r1, r2]
 80068ac:	001a      	movs	r2, r3
 80068ae:	1cbb      	adds	r3, r7, #2
 80068b0:	881b      	ldrh	r3, [r3, #0]
 80068b2:	b2d9      	uxtb	r1, r3
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>8)&0xFF);
 80068b8:	1cbb      	adds	r3, r7, #2
 80068ba:	881b      	ldrh	r3, [r3, #0]
 80068bc:	0a1b      	lsrs	r3, r3, #8
 80068be:	b298      	uxth	r0, r3
 80068c0:	687a      	ldr	r2, [r7, #4]
 80068c2:	23c0      	movs	r3, #192	@ 0xc0
 80068c4:	00db      	lsls	r3, r3, #3
 80068c6:	5ad3      	ldrh	r3, [r2, r3]
 80068c8:	1c5a      	adds	r2, r3, #1
 80068ca:	b294      	uxth	r4, r2
 80068cc:	6879      	ldr	r1, [r7, #4]
 80068ce:	22c0      	movs	r2, #192	@ 0xc0
 80068d0:	00d2      	lsls	r2, r2, #3
 80068d2:	528c      	strh	r4, [r1, r2]
 80068d4:	001a      	movs	r2, r3
 80068d6:	b2c1      	uxtb	r1, r0
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	5499      	strb	r1, [r3, r2]
  return true;
 80068dc:	2301      	movs	r3, #1
}
 80068de:	0018      	movs	r0, r3
 80068e0:	46bd      	mov	sp, r7
 80068e2:	b003      	add	sp, #12
 80068e4:	bd90      	pop	{r4, r7, pc}
 80068e6:	46c0      	nop			@ (mov r8, r8)
 80068e8:	000005fe 	.word	0x000005fe

080068ec <emit_u32>:
static bool emit_u32(program_t *p, uint32_t v){
 80068ec:	b590      	push	{r4, r7, lr}
 80068ee:	b083      	sub	sp, #12
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
 80068f4:	6039      	str	r1, [r7, #0]
  if (p->len+4>MP_BC_MAX) return false;
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	23c0      	movs	r3, #192	@ 0xc0
 80068fa:	00db      	lsls	r3, r3, #3
 80068fc:	5ad3      	ldrh	r3, [r2, r3]
 80068fe:	4a24      	ldr	r2, [pc, #144]	@ (8006990 <emit_u32+0xa4>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d901      	bls.n	8006908 <emit_u32+0x1c>
 8006904:	2300      	movs	r3, #0
 8006906:	e03f      	b.n	8006988 <emit_u32+0x9c>
  p->bc[p->len++]=(uint8_t)(v&0xFF);
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	23c0      	movs	r3, #192	@ 0xc0
 800690c:	00db      	lsls	r3, r3, #3
 800690e:	5ad3      	ldrh	r3, [r2, r3]
 8006910:	1c5a      	adds	r2, r3, #1
 8006912:	b290      	uxth	r0, r2
 8006914:	6879      	ldr	r1, [r7, #4]
 8006916:	22c0      	movs	r2, #192	@ 0xc0
 8006918:	00d2      	lsls	r2, r2, #3
 800691a:	5288      	strh	r0, [r1, r2]
 800691c:	001a      	movs	r2, r3
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	b2d9      	uxtb	r1, r3
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>8)&0xFF);
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	0a18      	lsrs	r0, r3, #8
 800692a:	687a      	ldr	r2, [r7, #4]
 800692c:	23c0      	movs	r3, #192	@ 0xc0
 800692e:	00db      	lsls	r3, r3, #3
 8006930:	5ad3      	ldrh	r3, [r2, r3]
 8006932:	1c5a      	adds	r2, r3, #1
 8006934:	b294      	uxth	r4, r2
 8006936:	6879      	ldr	r1, [r7, #4]
 8006938:	22c0      	movs	r2, #192	@ 0xc0
 800693a:	00d2      	lsls	r2, r2, #3
 800693c:	528c      	strh	r4, [r1, r2]
 800693e:	001a      	movs	r2, r3
 8006940:	b2c1      	uxtb	r1, r0
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>16)&0xFF);
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	0c18      	lsrs	r0, r3, #16
 800694a:	687a      	ldr	r2, [r7, #4]
 800694c:	23c0      	movs	r3, #192	@ 0xc0
 800694e:	00db      	lsls	r3, r3, #3
 8006950:	5ad3      	ldrh	r3, [r2, r3]
 8006952:	1c5a      	adds	r2, r3, #1
 8006954:	b294      	uxth	r4, r2
 8006956:	6879      	ldr	r1, [r7, #4]
 8006958:	22c0      	movs	r2, #192	@ 0xc0
 800695a:	00d2      	lsls	r2, r2, #3
 800695c:	528c      	strh	r4, [r1, r2]
 800695e:	001a      	movs	r2, r3
 8006960:	b2c1      	uxtb	r1, r0
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>24)&0xFF);
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	0e18      	lsrs	r0, r3, #24
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	23c0      	movs	r3, #192	@ 0xc0
 800696e:	00db      	lsls	r3, r3, #3
 8006970:	5ad3      	ldrh	r3, [r2, r3]
 8006972:	1c5a      	adds	r2, r3, #1
 8006974:	b294      	uxth	r4, r2
 8006976:	6879      	ldr	r1, [r7, #4]
 8006978:	22c0      	movs	r2, #192	@ 0xc0
 800697a:	00d2      	lsls	r2, r2, #3
 800697c:	528c      	strh	r4, [r1, r2]
 800697e:	001a      	movs	r2, r3
 8006980:	b2c1      	uxtb	r1, r0
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	5499      	strb	r1, [r3, r2]
  return true;
 8006986:	2301      	movs	r3, #1
}
 8006988:	0018      	movs	r0, r3
 800698a:	46bd      	mov	sp, r7
 800698c:	b003      	add	sp, #12
 800698e:	bd90      	pop	{r4, r7, pc}
 8006990:	000005fc 	.word	0x000005fc

08006994 <emit_pushi>:
static bool emit_pushi(program_t *p, int32_t v){ return emit_u8(p, OP_PUSHI) && emit_u32(p, (uint32_t)v); }
 8006994:	b580      	push	{r7, lr}
 8006996:	b082      	sub	sp, #8
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
 800699c:	6039      	str	r1, [r7, #0]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2101      	movs	r1, #1
 80069a2:	0018      	movs	r0, r3
 80069a4:	f7ff ff42 	bl	800682c <emit_u8>
 80069a8:	1e03      	subs	r3, r0, #0
 80069aa:	d009      	beq.n	80069c0 <emit_pushi+0x2c>
 80069ac:	683a      	ldr	r2, [r7, #0]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	0011      	movs	r1, r2
 80069b2:	0018      	movs	r0, r3
 80069b4:	f7ff ff9a 	bl	80068ec <emit_u32>
 80069b8:	1e03      	subs	r3, r0, #0
 80069ba:	d001      	beq.n	80069c0 <emit_pushi+0x2c>
 80069bc:	2301      	movs	r3, #1
 80069be:	e000      	b.n	80069c2 <emit_pushi+0x2e>
 80069c0:	2300      	movs	r3, #0
 80069c2:	1c1a      	adds	r2, r3, #0
 80069c4:	2301      	movs	r3, #1
 80069c6:	4013      	ands	r3, r2
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	0018      	movs	r0, r3
 80069cc:	46bd      	mov	sp, r7
 80069ce:	b002      	add	sp, #8
 80069d0:	bd80      	pop	{r7, pc}

080069d2 <patch_u16>:
static bool patch_u16(program_t *p, uint16_t at, uint16_t v){
 80069d2:	b580      	push	{r7, lr}
 80069d4:	b082      	sub	sp, #8
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]
 80069da:	0008      	movs	r0, r1
 80069dc:	0011      	movs	r1, r2
 80069de:	1cbb      	adds	r3, r7, #2
 80069e0:	1c02      	adds	r2, r0, #0
 80069e2:	801a      	strh	r2, [r3, #0]
 80069e4:	003b      	movs	r3, r7
 80069e6:	1c0a      	adds	r2, r1, #0
 80069e8:	801a      	strh	r2, [r3, #0]
  if (at+1 >= p->len) return false;
 80069ea:	1cbb      	adds	r3, r7, #2
 80069ec:	881b      	ldrh	r3, [r3, #0]
 80069ee:	3301      	adds	r3, #1
 80069f0:	6879      	ldr	r1, [r7, #4]
 80069f2:	22c0      	movs	r2, #192	@ 0xc0
 80069f4:	00d2      	lsls	r2, r2, #3
 80069f6:	5a8a      	ldrh	r2, [r1, r2]
 80069f8:	4293      	cmp	r3, r2
 80069fa:	db01      	blt.n	8006a00 <patch_u16+0x2e>
 80069fc:	2300      	movs	r3, #0
 80069fe:	e011      	b.n	8006a24 <patch_u16+0x52>
  p->bc[at]=(uint8_t)(v&0xFF);
 8006a00:	1cbb      	adds	r3, r7, #2
 8006a02:	881b      	ldrh	r3, [r3, #0]
 8006a04:	003a      	movs	r2, r7
 8006a06:	8812      	ldrh	r2, [r2, #0]
 8006a08:	b2d1      	uxtb	r1, r2
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	54d1      	strb	r1, [r2, r3]
  p->bc[at+1]=(uint8_t)((v>>8)&0xFF);
 8006a0e:	003b      	movs	r3, r7
 8006a10:	881b      	ldrh	r3, [r3, #0]
 8006a12:	0a1b      	lsrs	r3, r3, #8
 8006a14:	b29a      	uxth	r2, r3
 8006a16:	1cbb      	adds	r3, r7, #2
 8006a18:	881b      	ldrh	r3, [r3, #0]
 8006a1a:	3301      	adds	r3, #1
 8006a1c:	b2d1      	uxtb	r1, r2
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	54d1      	strb	r1, [r2, r3]
  return true;
 8006a22:	2301      	movs	r3, #1
}
 8006a24:	0018      	movs	r0, r3
 8006a26:	46bd      	mov	sp, r7
 8006a28:	b002      	add	sp, #8
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <sym_find>:

static int sym_find(const symtab_t *st, const char *name){
 8006a2c:	b590      	push	{r4, r7, lr}
 8006a2e:	b085      	sub	sp, #20
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	6039      	str	r1, [r7, #0]
  int sv = sysvar_find(name);
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	0018      	movs	r0, r3
 8006a3a:	f7ff fb29 	bl	8006090 <sysvar_find>
 8006a3e:	0003      	movs	r3, r0
 8006a40:	60bb      	str	r3, [r7, #8]
  if (sv >= 0) return sv;
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	db01      	blt.n	8006a4c <sym_find+0x20>
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	e032      	b.n	8006ab2 <sym_find+0x86>
  for (uint8_t i=0;i<st->count;i++) if (!strncmp(st->syms[i].name, name, MP_NAME_LEN)) return st->syms[i].idx;
 8006a4c:	230f      	movs	r3, #15
 8006a4e:	18fb      	adds	r3, r7, r3
 8006a50:	2200      	movs	r2, #0
 8006a52:	701a      	strb	r2, [r3, #0]
 8006a54:	e022      	b.n	8006a9c <sym_find+0x70>
 8006a56:	240f      	movs	r4, #15
 8006a58:	193b      	adds	r3, r7, r4
 8006a5a:	781a      	ldrb	r2, [r3, #0]
 8006a5c:	0013      	movs	r3, r2
 8006a5e:	005b      	lsls	r3, r3, #1
 8006a60:	189b      	adds	r3, r3, r2
 8006a62:	009b      	lsls	r3, r3, #2
 8006a64:	189b      	adds	r3, r3, r2
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	18d3      	adds	r3, r2, r3
 8006a6a:	6839      	ldr	r1, [r7, #0]
 8006a6c:	220c      	movs	r2, #12
 8006a6e:	0018      	movs	r0, r3
 8006a70:	f01a f954 	bl	8020d1c <strncmp>
 8006a74:	1e03      	subs	r3, r0, #0
 8006a76:	d10b      	bne.n	8006a90 <sym_find+0x64>
 8006a78:	193b      	adds	r3, r7, r4
 8006a7a:	781a      	ldrb	r2, [r3, #0]
 8006a7c:	6879      	ldr	r1, [r7, #4]
 8006a7e:	0013      	movs	r3, r2
 8006a80:	005b      	lsls	r3, r3, #1
 8006a82:	189b      	adds	r3, r3, r2
 8006a84:	009b      	lsls	r3, r3, #2
 8006a86:	189b      	adds	r3, r3, r2
 8006a88:	18cb      	adds	r3, r1, r3
 8006a8a:	330c      	adds	r3, #12
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	e010      	b.n	8006ab2 <sym_find+0x86>
 8006a90:	210f      	movs	r1, #15
 8006a92:	187b      	adds	r3, r7, r1
 8006a94:	781a      	ldrb	r2, [r3, #0]
 8006a96:	187b      	adds	r3, r7, r1
 8006a98:	3201      	adds	r2, #1
 8006a9a:	701a      	strb	r2, [r3, #0]
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	2382      	movs	r3, #130	@ 0x82
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	5cd3      	ldrb	r3, [r2, r3]
 8006aa4:	220f      	movs	r2, #15
 8006aa6:	18ba      	adds	r2, r7, r2
 8006aa8:	7812      	ldrb	r2, [r2, #0]
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d3d3      	bcc.n	8006a56 <sym_find+0x2a>
  return -1;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	425b      	negs	r3, r3
}
 8006ab2:	0018      	movs	r0, r3
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	b005      	add	sp, #20
 8006ab8:	bd90      	pop	{r4, r7, pc}

08006aba <sym_get_or_add>:
static int sym_get_or_add(symtab_t *st, const char *name){
 8006aba:	b590      	push	{r4, r7, lr}
 8006abc:	b087      	sub	sp, #28
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
 8006ac2:	6039      	str	r1, [r7, #0]
  int sv = sysvar_find(name);
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	0018      	movs	r0, r3
 8006ac8:	f7ff fae2 	bl	8006090 <sysvar_find>
 8006acc:	0003      	movs	r3, r0
 8006ace:	617b      	str	r3, [r7, #20]
  if (sv >= 0) return sv;
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	db01      	blt.n	8006ada <sym_get_or_add+0x20>
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	e059      	b.n	8006b8e <sym_get_or_add+0xd4>

  int f=sym_find(st,name);
 8006ada:	683a      	ldr	r2, [r7, #0]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	0011      	movs	r1, r2
 8006ae0:	0018      	movs	r0, r3
 8006ae2:	f7ff ffa3 	bl	8006a2c <sym_find>
 8006ae6:	0003      	movs	r3, r0
 8006ae8:	613b      	str	r3, [r7, #16]
  if (f>=0) return f;
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	db01      	blt.n	8006af4 <sym_get_or_add+0x3a>
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	e04c      	b.n	8006b8e <sym_get_or_add+0xd4>
  if ((uint16_t)SYSVAR_COUNT + st->count >= MP_MAX_VARS) return -1;
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	2382      	movs	r3, #130	@ 0x82
 8006af8:	009b      	lsls	r3, r3, #2
 8006afa:	5cd3      	ldrb	r3, [r2, r3]
 8006afc:	2b0f      	cmp	r3, #15
 8006afe:	d902      	bls.n	8006b06 <sym_get_or_add+0x4c>
 8006b00:	2301      	movs	r3, #1
 8006b02:	425b      	negs	r3, r3
 8006b04:	e043      	b.n	8006b8e <sym_get_or_add+0xd4>

  uint8_t idx = (uint8_t)(SYSVAR_COUNT + st->count);
 8006b06:	687a      	ldr	r2, [r7, #4]
 8006b08:	2382      	movs	r3, #130	@ 0x82
 8006b0a:	009b      	lsls	r3, r3, #2
 8006b0c:	5cd2      	ldrb	r2, [r2, r3]
 8006b0e:	240f      	movs	r4, #15
 8006b10:	193b      	adds	r3, r7, r4
 8006b12:	3218      	adds	r2, #24
 8006b14:	701a      	strb	r2, [r3, #0]
  strncpy(st->syms[st->count].name, name, MP_NAME_LEN);
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	2382      	movs	r3, #130	@ 0x82
 8006b1a:	009b      	lsls	r3, r3, #2
 8006b1c:	5cd3      	ldrb	r3, [r2, r3]
 8006b1e:	001a      	movs	r2, r3
 8006b20:	0013      	movs	r3, r2
 8006b22:	005b      	lsls	r3, r3, #1
 8006b24:	189b      	adds	r3, r3, r2
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	189b      	adds	r3, r3, r2
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	18d3      	adds	r3, r2, r3
 8006b2e:	6839      	ldr	r1, [r7, #0]
 8006b30:	220c      	movs	r2, #12
 8006b32:	0018      	movs	r0, r3
 8006b34:	f01a f903 	bl	8020d3e <strncpy>
  st->syms[st->count].name[MP_NAME_LEN-1]=0;
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	2382      	movs	r3, #130	@ 0x82
 8006b3c:	009b      	lsls	r3, r3, #2
 8006b3e:	5cd3      	ldrb	r3, [r2, r3]
 8006b40:	001a      	movs	r2, r3
 8006b42:	6879      	ldr	r1, [r7, #4]
 8006b44:	0013      	movs	r3, r2
 8006b46:	005b      	lsls	r3, r3, #1
 8006b48:	189b      	adds	r3, r3, r2
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	189b      	adds	r3, r3, r2
 8006b4e:	18cb      	adds	r3, r1, r3
 8006b50:	330b      	adds	r3, #11
 8006b52:	2200      	movs	r2, #0
 8006b54:	701a      	strb	r2, [r3, #0]
  st->syms[st->count].idx=idx;
 8006b56:	687a      	ldr	r2, [r7, #4]
 8006b58:	2382      	movs	r3, #130	@ 0x82
 8006b5a:	009b      	lsls	r3, r3, #2
 8006b5c:	5cd3      	ldrb	r3, [r2, r3]
 8006b5e:	001a      	movs	r2, r3
 8006b60:	6879      	ldr	r1, [r7, #4]
 8006b62:	0013      	movs	r3, r2
 8006b64:	005b      	lsls	r3, r3, #1
 8006b66:	189b      	adds	r3, r3, r2
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	189b      	adds	r3, r3, r2
 8006b6c:	18cb      	adds	r3, r1, r3
 8006b6e:	330c      	adds	r3, #12
 8006b70:	193a      	adds	r2, r7, r4
 8006b72:	7812      	ldrb	r2, [r2, #0]
 8006b74:	701a      	strb	r2, [r3, #0]
  st->count++;
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	2382      	movs	r3, #130	@ 0x82
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	5cd3      	ldrb	r3, [r2, r3]
 8006b7e:	3301      	adds	r3, #1
 8006b80:	b2d9      	uxtb	r1, r3
 8006b82:	687a      	ldr	r2, [r7, #4]
 8006b84:	2382      	movs	r3, #130	@ 0x82
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	54d1      	strb	r1, [r2, r3]
  return idx;
 8006b8a:	193b      	adds	r3, r7, r4
 8006b8c:	781b      	ldrb	r3, [r3, #0]
}
 8006b8e:	0018      	movs	r0, r3
 8006b90:	46bd      	mov	sp, r7
 8006b92:	b007      	add	sp, #28
 8006b94:	bd90      	pop	{r4, r7, pc}
	...

08006b98 <builtin_id>:

/* -------- Builtin name -> id table (EDIT HERE) --------
   - led(i, v) for digital
   - led(i, r, g, b, w) for RGBW (your use-case)
*/
static int builtin_id(const char *name){
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b082      	sub	sp, #8
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  if (!mp_stricmp(name,"led"))   return 1;
 8006ba0:	4a5c      	ldr	r2, [pc, #368]	@ (8006d14 <builtin_id+0x17c>)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	0011      	movs	r1, r2
 8006ba6:	0018      	movs	r0, r3
 8006ba8:	f7fe fdf6 	bl	8005798 <mp_stricmp>
 8006bac:	1e03      	subs	r3, r0, #0
 8006bae:	d101      	bne.n	8006bb4 <builtin_id+0x1c>
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	e0ab      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"wait"))  return 2;
 8006bb4:	4a58      	ldr	r2, [pc, #352]	@ (8006d18 <builtin_id+0x180>)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	0011      	movs	r1, r2
 8006bba:	0018      	movs	r0, r3
 8006bbc:	f7fe fdec 	bl	8005798 <mp_stricmp>
 8006bc0:	1e03      	subs	r3, r0, #0
 8006bc2:	d101      	bne.n	8006bc8 <builtin_id+0x30>
 8006bc4:	2302      	movs	r3, #2
 8006bc6:	e0a1      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"delay")) return 2;  /* alias for wait */
 8006bc8:	4a54      	ldr	r2, [pc, #336]	@ (8006d1c <builtin_id+0x184>)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	0011      	movs	r1, r2
 8006bce:	0018      	movs	r0, r3
 8006bd0:	f7fe fde2 	bl	8005798 <mp_stricmp>
 8006bd4:	1e03      	subs	r3, r0, #0
 8006bd6:	d101      	bne.n	8006bdc <builtin_id+0x44>
 8006bd8:	2302      	movs	r3, #2
 8006bda:	e097      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"battery")) return 3;
 8006bdc:	4a50      	ldr	r2, [pc, #320]	@ (8006d20 <builtin_id+0x188>)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	0011      	movs	r1, r2
 8006be2:	0018      	movs	r0, r3
 8006be4:	f7fe fdd8 	bl	8005798 <mp_stricmp>
 8006be8:	1e03      	subs	r3, r0, #0
 8006bea:	d101      	bne.n	8006bf0 <builtin_id+0x58>
 8006bec:	2303      	movs	r3, #3
 8006bee:	e08d      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"rng"))   return 4;
 8006bf0:	4a4c      	ldr	r2, [pc, #304]	@ (8006d24 <builtin_id+0x18c>)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	0011      	movs	r1, r2
 8006bf6:	0018      	movs	r0, r3
 8006bf8:	f7fe fdce 	bl	8005798 <mp_stricmp>
 8006bfc:	1e03      	subs	r3, r0, #0
 8006bfe:	d101      	bne.n	8006c04 <builtin_id+0x6c>
 8006c00:	2304      	movs	r3, #4
 8006c02:	e083      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"temp"))  return 5;
 8006c04:	4a48      	ldr	r2, [pc, #288]	@ (8006d28 <builtin_id+0x190>)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	0011      	movs	r1, r2
 8006c0a:	0018      	movs	r0, r3
 8006c0c:	f7fe fdc4 	bl	8005798 <mp_stricmp>
 8006c10:	1e03      	subs	r3, r0, #0
 8006c12:	d101      	bne.n	8006c18 <builtin_id+0x80>
 8006c14:	2305      	movs	r3, #5
 8006c16:	e079      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"hum"))   return 6;
 8006c18:	4a44      	ldr	r2, [pc, #272]	@ (8006d2c <builtin_id+0x194>)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	0011      	movs	r1, r2
 8006c1e:	0018      	movs	r0, r3
 8006c20:	f7fe fdba 	bl	8005798 <mp_stricmp>
 8006c24:	1e03      	subs	r3, r0, #0
 8006c26:	d101      	bne.n	8006c2c <builtin_id+0x94>
 8006c28:	2306      	movs	r3, #6
 8006c2a:	e06f      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"press")) return 7;
 8006c2c:	4a40      	ldr	r2, [pc, #256]	@ (8006d30 <builtin_id+0x198>)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	0011      	movs	r1, r2
 8006c32:	0018      	movs	r0, r3
 8006c34:	f7fe fdb0 	bl	8005798 <mp_stricmp>
 8006c38:	1e03      	subs	r3, r0, #0
 8006c3a:	d101      	bne.n	8006c40 <builtin_id+0xa8>
 8006c3c:	2307      	movs	r3, #7
 8006c3e:	e065      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"btn"))   return 8;
 8006c40:	4a3c      	ldr	r2, [pc, #240]	@ (8006d34 <builtin_id+0x19c>)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	0011      	movs	r1, r2
 8006c46:	0018      	movs	r0, r3
 8006c48:	f7fe fda6 	bl	8005798 <mp_stricmp>
 8006c4c:	1e03      	subs	r3, r0, #0
 8006c4e:	d101      	bne.n	8006c54 <builtin_id+0xbc>
 8006c50:	2308      	movs	r3, #8
 8006c52:	e05b      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"mic"))   return 9;
 8006c54:	4a38      	ldr	r2, [pc, #224]	@ (8006d38 <builtin_id+0x1a0>)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	0011      	movs	r1, r2
 8006c5a:	0018      	movs	r0, r3
 8006c5c:	f7fe fd9c 	bl	8005798 <mp_stricmp>
 8006c60:	1e03      	subs	r3, r0, #0
 8006c62:	d101      	bne.n	8006c68 <builtin_id+0xd0>
 8006c64:	2309      	movs	r3, #9
 8006c66:	e051      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"time")) return 10; /* time() or time(yy,mo,dd,hh,mm) */
 8006c68:	4a34      	ldr	r2, [pc, #208]	@ (8006d3c <builtin_id+0x1a4>)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	0011      	movs	r1, r2
 8006c6e:	0018      	movs	r0, r3
 8006c70:	f7fe fd92 	bl	8005798 <mp_stricmp>
 8006c74:	1e03      	subs	r3, r0, #0
 8006c76:	d101      	bne.n	8006c7c <builtin_id+0xe4>
 8006c78:	230a      	movs	r3, #10
 8006c7a:	e047      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"settime")) return 10; /* alias */
 8006c7c:	4a30      	ldr	r2, [pc, #192]	@ (8006d40 <builtin_id+0x1a8>)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	0011      	movs	r1, r2
 8006c82:	0018      	movs	r0, r3
 8006c84:	f7fe fd88 	bl	8005798 <mp_stricmp>
 8006c88:	1e03      	subs	r3, r0, #0
 8006c8a:	d101      	bne.n	8006c90 <builtin_id+0xf8>
 8006c8c:	230a      	movs	r3, #10
 8006c8e:	e03d      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"setalarm"))return 11; /* setalarm(h,m,s) */
 8006c90:	4a2c      	ldr	r2, [pc, #176]	@ (8006d44 <builtin_id+0x1ac>)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	0011      	movs	r1, r2
 8006c96:	0018      	movs	r0, r3
 8006c98:	f7fe fd7e 	bl	8005798 <mp_stricmp>
 8006c9c:	1e03      	subs	r3, r0, #0
 8006c9e:	d101      	bne.n	8006ca4 <builtin_id+0x10c>
 8006ca0:	230b      	movs	r3, #11
 8006ca2:	e033      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"alarm")) return 11; /* alias for setalarm */
 8006ca4:	4a28      	ldr	r2, [pc, #160]	@ (8006d48 <builtin_id+0x1b0>)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	0011      	movs	r1, r2
 8006caa:	0018      	movs	r0, r3
 8006cac:	f7fe fd74 	bl	8005798 <mp_stricmp>
 8006cb0:	1e03      	subs	r3, r0, #0
 8006cb2:	d101      	bne.n	8006cb8 <builtin_id+0x120>
 8006cb4:	230b      	movs	r3, #11
 8006cb6:	e029      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"light")) return 12;
 8006cb8:	4a24      	ldr	r2, [pc, #144]	@ (8006d4c <builtin_id+0x1b4>)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	0011      	movs	r1, r2
 8006cbe:	0018      	movs	r0, r3
 8006cc0:	f7fe fd6a 	bl	8005798 <mp_stricmp>
 8006cc4:	1e03      	subs	r3, r0, #0
 8006cc6:	d101      	bne.n	8006ccc <builtin_id+0x134>
 8006cc8:	230c      	movs	r3, #12
 8006cca:	e01f      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"ledon")) return 13;
 8006ccc:	4a20      	ldr	r2, [pc, #128]	@ (8006d50 <builtin_id+0x1b8>)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	0011      	movs	r1, r2
 8006cd2:	0018      	movs	r0, r3
 8006cd4:	f7fe fd60 	bl	8005798 <mp_stricmp>
 8006cd8:	1e03      	subs	r3, r0, #0
 8006cda:	d101      	bne.n	8006ce0 <builtin_id+0x148>
 8006cdc:	230d      	movs	r3, #13
 8006cde:	e015      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"ledoff")) return 14;
 8006ce0:	4a1c      	ldr	r2, [pc, #112]	@ (8006d54 <builtin_id+0x1bc>)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	0011      	movs	r1, r2
 8006ce6:	0018      	movs	r0, r3
 8006ce8:	f7fe fd56 	bl	8005798 <mp_stricmp>
 8006cec:	1e03      	subs	r3, r0, #0
 8006cee:	d101      	bne.n	8006cf4 <builtin_id+0x15c>
 8006cf0:	230e      	movs	r3, #14
 8006cf2:	e00b      	b.n	8006d0c <builtin_id+0x174>
  if (!mp_stricmp(name,"beep")) return 15;
 8006cf4:	4a18      	ldr	r2, [pc, #96]	@ (8006d58 <builtin_id+0x1c0>)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	0011      	movs	r1, r2
 8006cfa:	0018      	movs	r0, r3
 8006cfc:	f7fe fd4c 	bl	8005798 <mp_stricmp>
 8006d00:	1e03      	subs	r3, r0, #0
 8006d02:	d101      	bne.n	8006d08 <builtin_id+0x170>
 8006d04:	230f      	movs	r3, #15
 8006d06:	e001      	b.n	8006d0c <builtin_id+0x174>
  return -1;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	425b      	negs	r3, r3
}
 8006d0c:	0018      	movs	r0, r3
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	b002      	add	sp, #8
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	080257c0 	.word	0x080257c0
 8006d18:	080257c4 	.word	0x080257c4
 8006d1c:	080257cc 	.word	0x080257cc
 8006d20:	080257d4 	.word	0x080257d4
 8006d24:	080257dc 	.word	0x080257dc
 8006d28:	080257e0 	.word	0x080257e0
 8006d2c:	080257e8 	.word	0x080257e8
 8006d30:	080257ec 	.word	0x080257ec
 8006d34:	080257f4 	.word	0x080257f4
 8006d38:	080257f8 	.word	0x080257f8
 8006d3c:	080257fc 	.word	0x080257fc
 8006d40:	08025804 	.word	0x08025804
 8006d44:	0802580c 	.word	0x0802580c
 8006d48:	08025818 	.word	0x08025818
 8006d4c:	08025820 	.word	0x08025820
 8006d50:	08025828 	.word	0x08025828
 8006d54:	08025830 	.word	0x08025830
 8006d58:	08025838 	.word	0x08025838

08006d5c <nx>:
  program_t *p;
  int line;
  uint8_t line_count;
  int16_t last_line_idx;
} Ctx;
static void nx(Ctx *c){
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  lex_next(&c->lx);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	0018      	movs	r0, r3
 8006d68:	f7ff fbaa 	bl	80064c0 <lex_next>
  if (c->line_count && c->p){
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	222c      	movs	r2, #44	@ 0x2c
 8006d70:	5c9b      	ldrb	r3, [r3, r2]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d06a      	beq.n	8006e4c <nx+0xf0>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d066      	beq.n	8006e4c <nx+0xf0>
    int16_t cur = (int16_t)c->lx.line_idx;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2221      	movs	r2, #33	@ 0x21
 8006d82:	5c9a      	ldrb	r2, [r3, r2]
 8006d84:	210c      	movs	r1, #12
 8006d86:	187b      	adds	r3, r7, r1
 8006d88:	801a      	strh	r2, [r3, #0]
    if (c->last_line_idx != cur){
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	222e      	movs	r2, #46	@ 0x2e
 8006d8e:	5e9b      	ldrsh	r3, [r3, r2]
 8006d90:	187a      	adds	r2, r7, r1
 8006d92:	2100      	movs	r1, #0
 8006d94:	5e52      	ldrsh	r2, [r2, r1]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d058      	beq.n	8006e4c <nx+0xf0>
      int16_t from = (c->last_line_idx < 0) ? 0 : (int16_t)(c->last_line_idx + 1);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	222e      	movs	r2, #46	@ 0x2e
 8006d9e:	5e9b      	ldrsh	r3, [r3, r2]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	db07      	blt.n	8006db4 <nx+0x58>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	222e      	movs	r2, #46	@ 0x2e
 8006da8:	5e9b      	ldrsh	r3, [r3, r2]
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	3301      	adds	r3, #1
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	b21a      	sxth	r2, r3
 8006db2:	e000      	b.n	8006db6 <nx+0x5a>
 8006db4:	2200      	movs	r2, #0
 8006db6:	210a      	movs	r1, #10
 8006db8:	187b      	adds	r3, r7, r1
 8006dba:	801a      	strh	r2, [r3, #0]
      for (int16_t i = from; i <= cur && i < (int16_t)c->line_count; i++){
 8006dbc:	230e      	movs	r3, #14
 8006dbe:	18fb      	adds	r3, r7, r3
 8006dc0:	187a      	adds	r2, r7, r1
 8006dc2:	8812      	ldrh	r2, [r2, #0]
 8006dc4:	801a      	strh	r2, [r3, #0]
 8006dc6:	e02a      	b.n	8006e1e <nx+0xc2>
        if (c->p->line_addr[i] == 0xFFFFu) c->p->line_addr[i] = c->p->len;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006dcc:	210e      	movs	r1, #14
 8006dce:	187b      	adds	r3, r7, r1
 8006dd0:	2000      	movs	r0, #0
 8006dd2:	5e1b      	ldrsh	r3, [r3, r0]
 8006dd4:	4822      	ldr	r0, [pc, #136]	@ (8006e60 <nx+0x104>)
 8006dd6:	4684      	mov	ip, r0
 8006dd8:	4463      	add	r3, ip
 8006dda:	005b      	lsls	r3, r3, #1
 8006ddc:	18d3      	adds	r3, r2, r3
 8006dde:	3304      	adds	r3, #4
 8006de0:	881b      	ldrh	r3, [r3, #0]
 8006de2:	4a20      	ldr	r2, [pc, #128]	@ (8006e64 <nx+0x108>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d111      	bne.n	8006e0c <nx+0xb0>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006df0:	187b      	adds	r3, r7, r1
 8006df2:	2100      	movs	r1, #0
 8006df4:	5e5b      	ldrsh	r3, [r3, r1]
 8006df6:	21c0      	movs	r1, #192	@ 0xc0
 8006df8:	00c9      	lsls	r1, r1, #3
 8006dfa:	5a41      	ldrh	r1, [r0, r1]
 8006dfc:	4818      	ldr	r0, [pc, #96]	@ (8006e60 <nx+0x104>)
 8006dfe:	4684      	mov	ip, r0
 8006e00:	4463      	add	r3, ip
 8006e02:	005b      	lsls	r3, r3, #1
 8006e04:	18d3      	adds	r3, r2, r3
 8006e06:	3304      	adds	r3, #4
 8006e08:	1c0a      	adds	r2, r1, #0
 8006e0a:	801a      	strh	r2, [r3, #0]
      for (int16_t i = from; i <= cur && i < (int16_t)c->line_count; i++){
 8006e0c:	210e      	movs	r1, #14
 8006e0e:	187b      	adds	r3, r7, r1
 8006e10:	2200      	movs	r2, #0
 8006e12:	5e9b      	ldrsh	r3, [r3, r2]
 8006e14:	b29b      	uxth	r3, r3
 8006e16:	3301      	adds	r3, #1
 8006e18:	b29a      	uxth	r2, r3
 8006e1a:	187b      	adds	r3, r7, r1
 8006e1c:	801a      	strh	r2, [r3, #0]
 8006e1e:	210e      	movs	r1, #14
 8006e20:	187a      	adds	r2, r7, r1
 8006e22:	230c      	movs	r3, #12
 8006e24:	18fb      	adds	r3, r7, r3
 8006e26:	2000      	movs	r0, #0
 8006e28:	5e12      	ldrsh	r2, [r2, r0]
 8006e2a:	2000      	movs	r0, #0
 8006e2c:	5e1b      	ldrsh	r3, [r3, r0]
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	dc07      	bgt.n	8006e42 <nx+0xe6>
 8006e32:	187b      	adds	r3, r7, r1
 8006e34:	2200      	movs	r2, #0
 8006e36:	5e9b      	ldrsh	r3, [r3, r2]
 8006e38:	687a      	ldr	r2, [r7, #4]
 8006e3a:	212c      	movs	r1, #44	@ 0x2c
 8006e3c:	5c52      	ldrb	r2, [r2, r1]
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	dbc2      	blt.n	8006dc8 <nx+0x6c>
      }
      c->last_line_idx = cur;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	220c      	movs	r2, #12
 8006e46:	18ba      	adds	r2, r7, r2
 8006e48:	8812      	ldrh	r2, [r2, #0]
 8006e4a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    }
  }
  c->line = c->lx.line_no;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8006e50:	001a      	movs	r2, r3
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006e56:	46c0      	nop			@ (mov r8, r8)
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	b004      	add	sp, #16
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	46c0      	nop			@ (mov r8, r8)
 8006e60:	00000404 	.word	0x00000404
 8006e64:	0000ffff 	.word	0x0000ffff

08006e68 <ac>:
static bool ac(Ctx *c, tok_t k){ if (c->lx.cur.k==k){ nx(c); return true; } return false; }
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	000a      	movs	r2, r1
 8006e72:	1cfb      	adds	r3, r7, #3
 8006e74:	701a      	strb	r2, [r3, #0]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	7a1b      	ldrb	r3, [r3, #8]
 8006e7a:	1cfa      	adds	r2, r7, #3
 8006e7c:	7812      	ldrb	r2, [r2, #0]
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	d105      	bne.n	8006e8e <ac+0x26>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	0018      	movs	r0, r3
 8006e86:	f7ff ff69 	bl	8006d5c <nx>
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e000      	b.n	8006e90 <ac+0x28>
 8006e8e:	2300      	movs	r3, #0
 8006e90:	0018      	movs	r0, r3
 8006e92:	46bd      	mov	sp, r7
 8006e94:	b002      	add	sp, #8
 8006e96:	bd80      	pop	{r7, pc}

08006e98 <ex>:
static bool ex(Ctx *c, tok_t k, const char *msg){ if (ac(c,k)) return true; set_err(msg,c->line); return false; }
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	607a      	str	r2, [r7, #4]
 8006ea2:	200b      	movs	r0, #11
 8006ea4:	183b      	adds	r3, r7, r0
 8006ea6:	1c0a      	adds	r2, r1, #0
 8006ea8:	701a      	strb	r2, [r3, #0]
 8006eaa:	183b      	adds	r3, r7, r0
 8006eac:	781a      	ldrb	r2, [r3, #0]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	0011      	movs	r1, r2
 8006eb2:	0018      	movs	r0, r3
 8006eb4:	f7ff ffd8 	bl	8006e68 <ac>
 8006eb8:	1e03      	subs	r3, r0, #0
 8006eba:	d001      	beq.n	8006ec0 <ex+0x28>
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	e007      	b.n	8006ed0 <ex+0x38>
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	0011      	movs	r1, r2
 8006ec8:	0018      	movs	r0, r3
 8006eca:	f7ff fc97 	bl	80067fc <set_err>
 8006ece:	2300      	movs	r3, #0
 8006ed0:	0018      	movs	r0, r3
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	b004      	add	sp, #16
 8006ed6:	bd80      	pop	{r7, pc}

08006ed8 <primary>:

static bool expr(Ctx *c);

static bool primary(Ctx *c){
 8006ed8:	b590      	push	{r4, r7, lr}
 8006eda:	b08b      	sub	sp, #44	@ 0x2c
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  if (c->lx.cur.k==T_NUM){
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	7a1b      	ldrb	r3, [r3, #8]
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d11f      	bne.n	8006f28 <primary+0x50>
    int32_t v=c->lx.cur.num; nx(c);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	61bb      	str	r3, [r7, #24]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	0018      	movs	r0, r3
 8006ef2:	f7ff ff33 	bl	8006d5c <nx>
    if (!emit_pushi(c->p, v)){ set_err("bytecode overflow", c->line); return false; }
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006efa:	69ba      	ldr	r2, [r7, #24]
 8006efc:	0011      	movs	r1, r2
 8006efe:	0018      	movs	r0, r3
 8006f00:	f7ff fd48 	bl	8006994 <emit_pushi>
 8006f04:	0003      	movs	r3, r0
 8006f06:	001a      	movs	r2, r3
 8006f08:	2301      	movs	r3, #1
 8006f0a:	4053      	eors	r3, r2
 8006f0c:	b2db      	uxtb	r3, r3
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d008      	beq.n	8006f24 <primary+0x4c>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f16:	4b96      	ldr	r3, [pc, #600]	@ (8007170 <primary+0x298>)
 8006f18:	0011      	movs	r1, r2
 8006f1a:	0018      	movs	r0, r3
 8006f1c:	f7ff fc6e 	bl	80067fc <set_err>
 8006f20:	2300      	movs	r3, #0
 8006f22:	e120      	b.n	8007166 <primary+0x28e>
    return true;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e11e      	b.n	8007166 <primary+0x28e>
  }
  if (c->lx.cur.k==T_ID){
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	7a1b      	ldrb	r3, [r3, #8]
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d000      	beq.n	8006f32 <primary+0x5a>
 8006f30:	e0f5      	b.n	800711e <primary+0x246>
    char nm[MP_NAME_LEN]; strncpy(nm,c->lx.cur.id,MP_NAME_LEN); nm[MP_NAME_LEN-1]=0;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	3310      	adds	r3, #16
 8006f36:	0019      	movs	r1, r3
 8006f38:	240c      	movs	r4, #12
 8006f3a:	193b      	adds	r3, r7, r4
 8006f3c:	220c      	movs	r2, #12
 8006f3e:	0018      	movs	r0, r3
 8006f40:	f019 fefd 	bl	8020d3e <strncpy>
 8006f44:	193b      	adds	r3, r7, r4
 8006f46:	2200      	movs	r2, #0
 8006f48:	72da      	strb	r2, [r3, #11]
    nx(c);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	0018      	movs	r0, r3
 8006f4e:	f7ff ff05 	bl	8006d5c <nx>

    if (ac(c, T_LP)){
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2105      	movs	r1, #5
 8006f56:	0018      	movs	r0, r3
 8006f58:	f7ff ff86 	bl	8006e68 <ac>
 8006f5c:	1e03      	subs	r3, r0, #0
 8006f5e:	d100      	bne.n	8006f62 <primary+0x8a>
 8006f60:	e09d      	b.n	800709e <primary+0x1c6>
      int id = builtin_id(nm);
 8006f62:	193b      	adds	r3, r7, r4
 8006f64:	0018      	movs	r0, r3
 8006f66:	f7ff fe17 	bl	8006b98 <builtin_id>
 8006f6a:	0003      	movs	r3, r0
 8006f6c:	61fb      	str	r3, [r7, #28]
      if (id<0){ set_err("unknown function", c->line); return false; }
 8006f6e:	69fb      	ldr	r3, [r7, #28]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	da08      	bge.n	8006f86 <primary+0xae>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f78:	4b7e      	ldr	r3, [pc, #504]	@ (8007174 <primary+0x29c>)
 8006f7a:	0011      	movs	r1, r2
 8006f7c:	0018      	movs	r0, r3
 8006f7e:	f7ff fc3d 	bl	80067fc <set_err>
 8006f82:	2300      	movs	r3, #0
 8006f84:	e0ef      	b.n	8007166 <primary+0x28e>

      uint8_t argc=0;
 8006f86:	2327      	movs	r3, #39	@ 0x27
 8006f88:	18fb      	adds	r3, r7, r3
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	701a      	strb	r2, [r3, #0]
      if (!ac(c, T_RP)){
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2106      	movs	r1, #6
 8006f92:	0018      	movs	r0, r3
 8006f94:	f7ff ff68 	bl	8006e68 <ac>
 8006f98:	0003      	movs	r3, r0
 8006f9a:	001a      	movs	r2, r3
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	4053      	eors	r3, r2
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d038      	beq.n	8007018 <primary+0x140>
        while (1){
          if (!expr(c)) return false;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	0018      	movs	r0, r3
 8006faa:	f000 fb2b 	bl	8007604 <expr>
 8006fae:	0003      	movs	r3, r0
 8006fb0:	001a      	movs	r2, r3
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	4053      	eors	r3, r2
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d001      	beq.n	8006fc0 <primary+0xe8>
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	e0d2      	b.n	8007166 <primary+0x28e>
          argc++;
 8006fc0:	2127      	movs	r1, #39	@ 0x27
 8006fc2:	187b      	adds	r3, r7, r1
 8006fc4:	781a      	ldrb	r2, [r3, #0]
 8006fc6:	187b      	adds	r3, r7, r1
 8006fc8:	3201      	adds	r2, #1
 8006fca:	701a      	strb	r2, [r3, #0]
          if (argc>8){ set_err("too many args", c->line); return false; }
 8006fcc:	187b      	adds	r3, r7, r1
 8006fce:	781b      	ldrb	r3, [r3, #0]
 8006fd0:	2b08      	cmp	r3, #8
 8006fd2:	d908      	bls.n	8006fe6 <primary+0x10e>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006fd8:	4b67      	ldr	r3, [pc, #412]	@ (8007178 <primary+0x2a0>)
 8006fda:	0011      	movs	r1, r2
 8006fdc:	0018      	movs	r0, r3
 8006fde:	f7ff fc0d 	bl	80067fc <set_err>
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	e0bf      	b.n	8007166 <primary+0x28e>
          if (ac(c, T_COMMA)) continue;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2107      	movs	r1, #7
 8006fea:	0018      	movs	r0, r3
 8006fec:	f7ff ff3c 	bl	8006e68 <ac>
 8006ff0:	1e03      	subs	r3, r0, #0
 8006ff2:	d10e      	bne.n	8007012 <primary+0x13a>
          if (!ex(c, T_RP, "expected ')'")) return false;
 8006ff4:	4a61      	ldr	r2, [pc, #388]	@ (800717c <primary+0x2a4>)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2106      	movs	r1, #6
 8006ffa:	0018      	movs	r0, r3
 8006ffc:	f7ff ff4c 	bl	8006e98 <ex>
 8007000:	0003      	movs	r3, r0
 8007002:	001a      	movs	r2, r3
 8007004:	2301      	movs	r3, #1
 8007006:	4053      	eors	r3, r2
 8007008:	b2db      	uxtb	r3, r3
 800700a:	2b00      	cmp	r3, #0
 800700c:	d003      	beq.n	8007016 <primary+0x13e>
 800700e:	2300      	movs	r3, #0
 8007010:	e0a9      	b.n	8007166 <primary+0x28e>
          if (ac(c, T_COMMA)) continue;
 8007012:	46c0      	nop			@ (mov r8, r8)
          if (!expr(c)) return false;
 8007014:	e7c7      	b.n	8006fa6 <primary+0xce>
          break;
 8007016:	46c0      	nop			@ (mov r8, r8)
        }
      }

      if (id==2){
 8007018:	69fb      	ldr	r3, [r7, #28]
 800701a:	2b02      	cmp	r3, #2
 800701c:	d108      	bne.n	8007030 <primary+0x158>
        set_err("wait/delay only as statement", c->line); return false;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007022:	4b57      	ldr	r3, [pc, #348]	@ (8007180 <primary+0x2a8>)
 8007024:	0011      	movs	r1, r2
 8007026:	0018      	movs	r0, r3
 8007028:	f7ff fbe8 	bl	80067fc <set_err>
 800702c:	2300      	movs	r3, #0
 800702e:	e09a      	b.n	8007166 <primary+0x28e>
      }

      if (!emit_u8(c->p, OP_CALL) || !emit_u8(c->p, (uint8_t)id) || !emit_u8(c->p, argc)){
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007034:	2115      	movs	r1, #21
 8007036:	0018      	movs	r0, r3
 8007038:	f7ff fbf8 	bl	800682c <emit_u8>
 800703c:	0003      	movs	r3, r0
 800703e:	001a      	movs	r2, r3
 8007040:	2301      	movs	r3, #1
 8007042:	4053      	eors	r3, r2
 8007044:	b2db      	uxtb	r3, r3
 8007046:	2b00      	cmp	r3, #0
 8007048:	d11e      	bne.n	8007088 <primary+0x1b0>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800704e:	69fa      	ldr	r2, [r7, #28]
 8007050:	b2d2      	uxtb	r2, r2
 8007052:	0011      	movs	r1, r2
 8007054:	0018      	movs	r0, r3
 8007056:	f7ff fbe9 	bl	800682c <emit_u8>
 800705a:	0003      	movs	r3, r0
 800705c:	001a      	movs	r2, r3
 800705e:	2301      	movs	r3, #1
 8007060:	4053      	eors	r3, r2
 8007062:	b2db      	uxtb	r3, r3
 8007064:	2b00      	cmp	r3, #0
 8007066:	d10f      	bne.n	8007088 <primary+0x1b0>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800706c:	2327      	movs	r3, #39	@ 0x27
 800706e:	18fb      	adds	r3, r7, r3
 8007070:	781b      	ldrb	r3, [r3, #0]
 8007072:	0019      	movs	r1, r3
 8007074:	0010      	movs	r0, r2
 8007076:	f7ff fbd9 	bl	800682c <emit_u8>
 800707a:	0003      	movs	r3, r0
 800707c:	001a      	movs	r2, r3
 800707e:	2301      	movs	r3, #1
 8007080:	4053      	eors	r3, r2
 8007082:	b2db      	uxtb	r3, r3
 8007084:	2b00      	cmp	r3, #0
 8007086:	d008      	beq.n	800709a <primary+0x1c2>
        set_err("bytecode overflow", c->line); return false;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800708c:	4b38      	ldr	r3, [pc, #224]	@ (8007170 <primary+0x298>)
 800708e:	0011      	movs	r1, r2
 8007090:	0018      	movs	r0, r3
 8007092:	f7ff fbb3 	bl	80067fc <set_err>
 8007096:	2300      	movs	r3, #0
 8007098:	e065      	b.n	8007166 <primary+0x28e>
      }
      return true;
 800709a:	2301      	movs	r3, #1
 800709c:	e063      	b.n	8007166 <primary+0x28e>
    }

    int idx=sym_get_or_add(&c->p->st, nm);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070a2:	4a38      	ldr	r2, [pc, #224]	@ (8007184 <primary+0x2ac>)
 80070a4:	4694      	mov	ip, r2
 80070a6:	4463      	add	r3, ip
 80070a8:	220c      	movs	r2, #12
 80070aa:	18ba      	adds	r2, r7, r2
 80070ac:	0011      	movs	r1, r2
 80070ae:	0018      	movs	r0, r3
 80070b0:	f7ff fd03 	bl	8006aba <sym_get_or_add>
 80070b4:	0003      	movs	r3, r0
 80070b6:	623b      	str	r3, [r7, #32]
    if (idx<0){ set_err("too many variables", c->line); return false; }
 80070b8:	6a3b      	ldr	r3, [r7, #32]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	da08      	bge.n	80070d0 <primary+0x1f8>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80070c2:	4b31      	ldr	r3, [pc, #196]	@ (8007188 <primary+0x2b0>)
 80070c4:	0011      	movs	r1, r2
 80070c6:	0018      	movs	r0, r3
 80070c8:	f7ff fb98 	bl	80067fc <set_err>
 80070cc:	2300      	movs	r3, #0
 80070ce:	e04a      	b.n	8007166 <primary+0x28e>
    if (!emit_u8(c->p, OP_LOAD) || !emit_u8(c->p, (uint8_t)idx)){ set_err("bytecode overflow", c->line); return false; }
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070d4:	2102      	movs	r1, #2
 80070d6:	0018      	movs	r0, r3
 80070d8:	f7ff fba8 	bl	800682c <emit_u8>
 80070dc:	0003      	movs	r3, r0
 80070de:	001a      	movs	r2, r3
 80070e0:	2301      	movs	r3, #1
 80070e2:	4053      	eors	r3, r2
 80070e4:	b2db      	uxtb	r3, r3
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d10e      	bne.n	8007108 <primary+0x230>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ee:	6a3a      	ldr	r2, [r7, #32]
 80070f0:	b2d2      	uxtb	r2, r2
 80070f2:	0011      	movs	r1, r2
 80070f4:	0018      	movs	r0, r3
 80070f6:	f7ff fb99 	bl	800682c <emit_u8>
 80070fa:	0003      	movs	r3, r0
 80070fc:	001a      	movs	r2, r3
 80070fe:	2301      	movs	r3, #1
 8007100:	4053      	eors	r3, r2
 8007102:	b2db      	uxtb	r3, r3
 8007104:	2b00      	cmp	r3, #0
 8007106:	d008      	beq.n	800711a <primary+0x242>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800710c:	4b18      	ldr	r3, [pc, #96]	@ (8007170 <primary+0x298>)
 800710e:	0011      	movs	r1, r2
 8007110:	0018      	movs	r0, r3
 8007112:	f7ff fb73 	bl	80067fc <set_err>
 8007116:	2300      	movs	r3, #0
 8007118:	e025      	b.n	8007166 <primary+0x28e>
    return true;
 800711a:	2301      	movs	r3, #1
 800711c:	e023      	b.n	8007166 <primary+0x28e>
  }
  if (ac(c, T_LP)){
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2105      	movs	r1, #5
 8007122:	0018      	movs	r0, r3
 8007124:	f7ff fea0 	bl	8006e68 <ac>
 8007128:	1e03      	subs	r3, r0, #0
 800712a:	d014      	beq.n	8007156 <primary+0x27e>
    if (!expr(c)) return false;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	0018      	movs	r0, r3
 8007130:	f000 fa68 	bl	8007604 <expr>
 8007134:	0003      	movs	r3, r0
 8007136:	001a      	movs	r2, r3
 8007138:	2301      	movs	r3, #1
 800713a:	4053      	eors	r3, r2
 800713c:	b2db      	uxtb	r3, r3
 800713e:	2b00      	cmp	r3, #0
 8007140:	d001      	beq.n	8007146 <primary+0x26e>
 8007142:	2300      	movs	r3, #0
 8007144:	e00f      	b.n	8007166 <primary+0x28e>
    return ex(c, T_RP, "expected ')'");
 8007146:	4a0d      	ldr	r2, [pc, #52]	@ (800717c <primary+0x2a4>)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2106      	movs	r1, #6
 800714c:	0018      	movs	r0, r3
 800714e:	f7ff fea3 	bl	8006e98 <ex>
 8007152:	0003      	movs	r3, r0
 8007154:	e007      	b.n	8007166 <primary+0x28e>
  }
  set_err("expected number/identifier/(expr)", c->line);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800715a:	4b0c      	ldr	r3, [pc, #48]	@ (800718c <primary+0x2b4>)
 800715c:	0011      	movs	r1, r2
 800715e:	0018      	movs	r0, r3
 8007160:	f7ff fb4c 	bl	80067fc <set_err>
  return false;
 8007164:	2300      	movs	r3, #0
}
 8007166:	0018      	movs	r0, r3
 8007168:	46bd      	mov	sp, r7
 800716a:	b00b      	add	sp, #44	@ 0x2c
 800716c:	bd90      	pop	{r4, r7, pc}
 800716e:	46c0      	nop			@ (mov r8, r8)
 8007170:	08025840 	.word	0x08025840
 8007174:	08025854 	.word	0x08025854
 8007178:	08025868 	.word	0x08025868
 800717c:	08025878 	.word	0x08025878
 8007180:	08025888 	.word	0x08025888
 8007184:	00000602 	.word	0x00000602
 8007188:	080258a8 	.word	0x080258a8
 800718c:	080258bc 	.word	0x080258bc

08007190 <unary>:

static bool unary(Ctx *c){
 8007190:	b580      	push	{r7, lr}
 8007192:	b082      	sub	sp, #8
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  if (ac(c, T_MINUS)){ if(!unary(c)) return false; if(!emit_u8(c->p, OP_NEG)){ set_err("bytecode overflow", c->line); return false; } return true; }
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2109      	movs	r1, #9
 800719c:	0018      	movs	r0, r3
 800719e:	f7ff fe63 	bl	8006e68 <ac>
 80071a2:	1e03      	subs	r3, r0, #0
 80071a4:	d024      	beq.n	80071f0 <unary+0x60>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	0018      	movs	r0, r3
 80071aa:	f7ff fff1 	bl	8007190 <unary>
 80071ae:	0003      	movs	r3, r0
 80071b0:	001a      	movs	r2, r3
 80071b2:	2301      	movs	r3, #1
 80071b4:	4053      	eors	r3, r2
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d001      	beq.n	80071c0 <unary+0x30>
 80071bc:	2300      	movs	r3, #0
 80071be:	e048      	b.n	8007252 <unary+0xc2>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071c4:	2109      	movs	r1, #9
 80071c6:	0018      	movs	r0, r3
 80071c8:	f7ff fb30 	bl	800682c <emit_u8>
 80071cc:	0003      	movs	r3, r0
 80071ce:	001a      	movs	r2, r3
 80071d0:	2301      	movs	r3, #1
 80071d2:	4053      	eors	r3, r2
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d008      	beq.n	80071ec <unary+0x5c>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80071de:	4b1f      	ldr	r3, [pc, #124]	@ (800725c <unary+0xcc>)
 80071e0:	0011      	movs	r1, r2
 80071e2:	0018      	movs	r0, r3
 80071e4:	f7ff fb0a 	bl	80067fc <set_err>
 80071e8:	2300      	movs	r3, #0
 80071ea:	e032      	b.n	8007252 <unary+0xc2>
 80071ec:	2301      	movs	r3, #1
 80071ee:	e030      	b.n	8007252 <unary+0xc2>
  if (ac(c, T_NOT)){ if(!unary(c)) return false; if(!emit_u8(c->p, OP_NOT)){ set_err("bytecode overflow", c->line); return false; } return true; }
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	211f      	movs	r1, #31
 80071f4:	0018      	movs	r0, r3
 80071f6:	f7ff fe37 	bl	8006e68 <ac>
 80071fa:	1e03      	subs	r3, r0, #0
 80071fc:	d024      	beq.n	8007248 <unary+0xb8>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	0018      	movs	r0, r3
 8007202:	f7ff ffc5 	bl	8007190 <unary>
 8007206:	0003      	movs	r3, r0
 8007208:	001a      	movs	r2, r3
 800720a:	2301      	movs	r3, #1
 800720c:	4053      	eors	r3, r2
 800720e:	b2db      	uxtb	r3, r3
 8007210:	2b00      	cmp	r3, #0
 8007212:	d001      	beq.n	8007218 <unary+0x88>
 8007214:	2300      	movs	r3, #0
 8007216:	e01c      	b.n	8007252 <unary+0xc2>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800721c:	2112      	movs	r1, #18
 800721e:	0018      	movs	r0, r3
 8007220:	f7ff fb04 	bl	800682c <emit_u8>
 8007224:	0003      	movs	r3, r0
 8007226:	001a      	movs	r2, r3
 8007228:	2301      	movs	r3, #1
 800722a:	4053      	eors	r3, r2
 800722c:	b2db      	uxtb	r3, r3
 800722e:	2b00      	cmp	r3, #0
 8007230:	d008      	beq.n	8007244 <unary+0xb4>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007236:	4b09      	ldr	r3, [pc, #36]	@ (800725c <unary+0xcc>)
 8007238:	0011      	movs	r1, r2
 800723a:	0018      	movs	r0, r3
 800723c:	f7ff fade 	bl	80067fc <set_err>
 8007240:	2300      	movs	r3, #0
 8007242:	e006      	b.n	8007252 <unary+0xc2>
 8007244:	2301      	movs	r3, #1
 8007246:	e004      	b.n	8007252 <unary+0xc2>
  return primary(c);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	0018      	movs	r0, r3
 800724c:	f7ff fe44 	bl	8006ed8 <primary>
 8007250:	0003      	movs	r3, r0
}
 8007252:	0018      	movs	r0, r3
 8007254:	46bd      	mov	sp, r7
 8007256:	b002      	add	sp, #8
 8007258:	bd80      	pop	{r7, pc}
 800725a:	46c0      	nop			@ (mov r8, r8)
 800725c:	08025840 	.word	0x08025840

08007260 <mul>:

static bool mul(Ctx *c){
 8007260:	b580      	push	{r7, lr}
 8007262:	b084      	sub	sp, #16
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  if (!unary(c)) return false;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	0018      	movs	r0, r3
 800726c:	f7ff ff90 	bl	8007190 <unary>
 8007270:	0003      	movs	r3, r0
 8007272:	001a      	movs	r2, r3
 8007274:	2301      	movs	r3, #1
 8007276:	4053      	eors	r3, r2
 8007278:	b2db      	uxtb	r3, r3
 800727a:	2b00      	cmp	r3, #0
 800727c:	d040      	beq.n	8007300 <mul+0xa0>
 800727e:	2300      	movs	r3, #0
 8007280:	e04b      	b.n	800731a <mul+0xba>
  while (c->lx.cur.k==T_MUL || c->lx.cur.k==T_DIV || c->lx.cur.k==T_MOD){
    tok_t op=c->lx.cur.k; nx(c);
 8007282:	230f      	movs	r3, #15
 8007284:	18fb      	adds	r3, r7, r3
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	7a12      	ldrb	r2, [r2, #8]
 800728a:	701a      	strb	r2, [r3, #0]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	0018      	movs	r0, r3
 8007290:	f7ff fd64 	bl	8006d5c <nx>
    if(!unary(c)) return false;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	0018      	movs	r0, r3
 8007298:	f7ff ff7a 	bl	8007190 <unary>
 800729c:	0003      	movs	r3, r0
 800729e:	001a      	movs	r2, r3
 80072a0:	2301      	movs	r3, #1
 80072a2:	4053      	eors	r3, r2
 80072a4:	b2db      	uxtb	r3, r3
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d001      	beq.n	80072ae <mul+0x4e>
 80072aa:	2300      	movs	r3, #0
 80072ac:	e035      	b.n	800731a <mul+0xba>
    uint8_t bc=(op==T_MUL)?OP_MUL:(op==T_DIV)?OP_DIV:OP_MOD;
 80072ae:	220f      	movs	r2, #15
 80072b0:	18bb      	adds	r3, r7, r2
 80072b2:	781b      	ldrb	r3, [r3, #0]
 80072b4:	2b0a      	cmp	r3, #10
 80072b6:	d007      	beq.n	80072c8 <mul+0x68>
 80072b8:	18bb      	adds	r3, r7, r2
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	2b0b      	cmp	r3, #11
 80072be:	d101      	bne.n	80072c4 <mul+0x64>
 80072c0:	2307      	movs	r3, #7
 80072c2:	e002      	b.n	80072ca <mul+0x6a>
 80072c4:	2308      	movs	r3, #8
 80072c6:	e000      	b.n	80072ca <mul+0x6a>
 80072c8:	2306      	movs	r3, #6
 80072ca:	210e      	movs	r1, #14
 80072cc:	187a      	adds	r2, r7, r1
 80072ce:	7013      	strb	r3, [r2, #0]
    if(!emit_u8(c->p, bc)){ set_err("bytecode overflow", c->line); return false; }
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80072d4:	187b      	adds	r3, r7, r1
 80072d6:	781b      	ldrb	r3, [r3, #0]
 80072d8:	0019      	movs	r1, r3
 80072da:	0010      	movs	r0, r2
 80072dc:	f7ff faa6 	bl	800682c <emit_u8>
 80072e0:	0003      	movs	r3, r0
 80072e2:	001a      	movs	r2, r3
 80072e4:	2301      	movs	r3, #1
 80072e6:	4053      	eors	r3, r2
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d008      	beq.n	8007300 <mul+0xa0>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80072f2:	4b0c      	ldr	r3, [pc, #48]	@ (8007324 <mul+0xc4>)
 80072f4:	0011      	movs	r1, r2
 80072f6:	0018      	movs	r0, r3
 80072f8:	f7ff fa80 	bl	80067fc <set_err>
 80072fc:	2300      	movs	r3, #0
 80072fe:	e00c      	b.n	800731a <mul+0xba>
  while (c->lx.cur.k==T_MUL || c->lx.cur.k==T_DIV || c->lx.cur.k==T_MOD){
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	7a1b      	ldrb	r3, [r3, #8]
 8007304:	2b0a      	cmp	r3, #10
 8007306:	d0bc      	beq.n	8007282 <mul+0x22>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	7a1b      	ldrb	r3, [r3, #8]
 800730c:	2b0b      	cmp	r3, #11
 800730e:	d0b8      	beq.n	8007282 <mul+0x22>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	7a1b      	ldrb	r3, [r3, #8]
 8007314:	2b0c      	cmp	r3, #12
 8007316:	d0b4      	beq.n	8007282 <mul+0x22>
  }
  return true;
 8007318:	2301      	movs	r3, #1
}
 800731a:	0018      	movs	r0, r3
 800731c:	46bd      	mov	sp, r7
 800731e:	b004      	add	sp, #16
 8007320:	bd80      	pop	{r7, pc}
 8007322:	46c0      	nop			@ (mov r8, r8)
 8007324:	08025840 	.word	0x08025840

08007328 <add>:

static bool add(Ctx *c){
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  if (!mul(c)) return false;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	0018      	movs	r0, r3
 8007334:	f7ff ff94 	bl	8007260 <mul>
 8007338:	0003      	movs	r3, r0
 800733a:	001a      	movs	r2, r3
 800733c:	2301      	movs	r3, #1
 800733e:	4053      	eors	r3, r2
 8007340:	b2db      	uxtb	r3, r3
 8007342:	2b00      	cmp	r3, #0
 8007344:	d03a      	beq.n	80073bc <add+0x94>
 8007346:	2300      	movs	r3, #0
 8007348:	e041      	b.n	80073ce <add+0xa6>
  while (c->lx.cur.k==T_PLUS || c->lx.cur.k==T_MINUS){
    tok_t op=c->lx.cur.k; nx(c);
 800734a:	230f      	movs	r3, #15
 800734c:	18fb      	adds	r3, r7, r3
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	7a12      	ldrb	r2, [r2, #8]
 8007352:	701a      	strb	r2, [r3, #0]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	0018      	movs	r0, r3
 8007358:	f7ff fd00 	bl	8006d5c <nx>
    if(!mul(c)) return false;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	0018      	movs	r0, r3
 8007360:	f7ff ff7e 	bl	8007260 <mul>
 8007364:	0003      	movs	r3, r0
 8007366:	001a      	movs	r2, r3
 8007368:	2301      	movs	r3, #1
 800736a:	4053      	eors	r3, r2
 800736c:	b2db      	uxtb	r3, r3
 800736e:	2b00      	cmp	r3, #0
 8007370:	d001      	beq.n	8007376 <add+0x4e>
 8007372:	2300      	movs	r3, #0
 8007374:	e02b      	b.n	80073ce <add+0xa6>
    uint8_t bc=(op==T_PLUS)?OP_ADD:OP_SUB;
 8007376:	230f      	movs	r3, #15
 8007378:	18fb      	adds	r3, r7, r3
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	2b08      	cmp	r3, #8
 800737e:	d101      	bne.n	8007384 <add+0x5c>
 8007380:	2204      	movs	r2, #4
 8007382:	e000      	b.n	8007386 <add+0x5e>
 8007384:	2205      	movs	r2, #5
 8007386:	210e      	movs	r1, #14
 8007388:	187b      	adds	r3, r7, r1
 800738a:	701a      	strb	r2, [r3, #0]
    if(!emit_u8(c->p, bc)){ set_err("bytecode overflow", c->line); return false; }
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007390:	187b      	adds	r3, r7, r1
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	0019      	movs	r1, r3
 8007396:	0010      	movs	r0, r2
 8007398:	f7ff fa48 	bl	800682c <emit_u8>
 800739c:	0003      	movs	r3, r0
 800739e:	001a      	movs	r2, r3
 80073a0:	2301      	movs	r3, #1
 80073a2:	4053      	eors	r3, r2
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d008      	beq.n	80073bc <add+0x94>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80073ae:	4b0a      	ldr	r3, [pc, #40]	@ (80073d8 <add+0xb0>)
 80073b0:	0011      	movs	r1, r2
 80073b2:	0018      	movs	r0, r3
 80073b4:	f7ff fa22 	bl	80067fc <set_err>
 80073b8:	2300      	movs	r3, #0
 80073ba:	e008      	b.n	80073ce <add+0xa6>
  while (c->lx.cur.k==T_PLUS || c->lx.cur.k==T_MINUS){
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	7a1b      	ldrb	r3, [r3, #8]
 80073c0:	2b08      	cmp	r3, #8
 80073c2:	d0c2      	beq.n	800734a <add+0x22>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	7a1b      	ldrb	r3, [r3, #8]
 80073c8:	2b09      	cmp	r3, #9
 80073ca:	d0be      	beq.n	800734a <add+0x22>
  }
  return true;
 80073cc:	2301      	movs	r3, #1
}
 80073ce:	0018      	movs	r0, r3
 80073d0:	46bd      	mov	sp, r7
 80073d2:	b004      	add	sp, #16
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	46c0      	nop			@ (mov r8, r8)
 80073d8:	08025840 	.word	0x08025840

080073dc <cmp>:

static bool cmp(Ctx *c){
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  if (!add(c)) return false;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	0018      	movs	r0, r3
 80073e8:	f7ff ff9e 	bl	8007328 <add>
 80073ec:	0003      	movs	r3, r0
 80073ee:	001a      	movs	r2, r3
 80073f0:	2301      	movs	r3, #1
 80073f2:	4053      	eors	r3, r2
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d05e      	beq.n	80074b8 <cmp+0xdc>
 80073fa:	2300      	movs	r3, #0
 80073fc:	e075      	b.n	80074ea <cmp+0x10e>
  while (c->lx.cur.k==T_EQ || c->lx.cur.k==T_NEQ || c->lx.cur.k==T_LT || c->lx.cur.k==T_LTE || c->lx.cur.k==T_GT || c->lx.cur.k==T_GTE){
    tok_t op=c->lx.cur.k; nx(c);
 80073fe:	230e      	movs	r3, #14
 8007400:	18fb      	adds	r3, r7, r3
 8007402:	687a      	ldr	r2, [r7, #4]
 8007404:	7a12      	ldrb	r2, [r2, #8]
 8007406:	701a      	strb	r2, [r3, #0]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	0018      	movs	r0, r3
 800740c:	f7ff fca6 	bl	8006d5c <nx>
    if(!add(c)) return false;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	0018      	movs	r0, r3
 8007414:	f7ff ff88 	bl	8007328 <add>
 8007418:	0003      	movs	r3, r0
 800741a:	001a      	movs	r2, r3
 800741c:	2301      	movs	r3, #1
 800741e:	4053      	eors	r3, r2
 8007420:	b2db      	uxtb	r3, r3
 8007422:	2b00      	cmp	r3, #0
 8007424:	d001      	beq.n	800742a <cmp+0x4e>
 8007426:	2300      	movs	r3, #0
 8007428:	e05f      	b.n	80074ea <cmp+0x10e>
    uint8_t bc=OP_EQ;
 800742a:	230f      	movs	r3, #15
 800742c:	18fb      	adds	r3, r7, r3
 800742e:	220a      	movs	r2, #10
 8007430:	701a      	strb	r2, [r3, #0]
    switch(op){
 8007432:	230e      	movs	r3, #14
 8007434:	18fb      	adds	r3, r7, r3
 8007436:	781b      	ldrb	r3, [r3, #0]
 8007438:	3b0d      	subs	r3, #13
 800743a:	2b05      	cmp	r3, #5
 800743c:	d822      	bhi.n	8007484 <cmp+0xa8>
 800743e:	009a      	lsls	r2, r3, #2
 8007440:	4b2c      	ldr	r3, [pc, #176]	@ (80074f4 <cmp+0x118>)
 8007442:	18d3      	adds	r3, r2, r3
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	469f      	mov	pc, r3
      case T_EQ: bc=OP_EQ; break;
 8007448:	230f      	movs	r3, #15
 800744a:	18fb      	adds	r3, r7, r3
 800744c:	220a      	movs	r2, #10
 800744e:	701a      	strb	r2, [r3, #0]
 8007450:	e019      	b.n	8007486 <cmp+0xaa>
      case T_NEQ: bc=OP_NEQ; break;
 8007452:	230f      	movs	r3, #15
 8007454:	18fb      	adds	r3, r7, r3
 8007456:	220b      	movs	r2, #11
 8007458:	701a      	strb	r2, [r3, #0]
 800745a:	e014      	b.n	8007486 <cmp+0xaa>
      case T_LT: bc=OP_LT; break;
 800745c:	230f      	movs	r3, #15
 800745e:	18fb      	adds	r3, r7, r3
 8007460:	220c      	movs	r2, #12
 8007462:	701a      	strb	r2, [r3, #0]
 8007464:	e00f      	b.n	8007486 <cmp+0xaa>
      case T_LTE: bc=OP_LTE; break;
 8007466:	230f      	movs	r3, #15
 8007468:	18fb      	adds	r3, r7, r3
 800746a:	220d      	movs	r2, #13
 800746c:	701a      	strb	r2, [r3, #0]
 800746e:	e00a      	b.n	8007486 <cmp+0xaa>
      case T_GT: bc=OP_GT; break;
 8007470:	230f      	movs	r3, #15
 8007472:	18fb      	adds	r3, r7, r3
 8007474:	220e      	movs	r2, #14
 8007476:	701a      	strb	r2, [r3, #0]
 8007478:	e005      	b.n	8007486 <cmp+0xaa>
      case T_GTE: bc=OP_GTE; break;
 800747a:	230f      	movs	r3, #15
 800747c:	18fb      	adds	r3, r7, r3
 800747e:	220f      	movs	r2, #15
 8007480:	701a      	strb	r2, [r3, #0]
 8007482:	e000      	b.n	8007486 <cmp+0xaa>
      default: break;
 8007484:	46c0      	nop			@ (mov r8, r8)
    }
    if(!emit_u8(c->p, bc)){ set_err("bytecode overflow", c->line); return false; }
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800748a:	230f      	movs	r3, #15
 800748c:	18fb      	adds	r3, r7, r3
 800748e:	781b      	ldrb	r3, [r3, #0]
 8007490:	0019      	movs	r1, r3
 8007492:	0010      	movs	r0, r2
 8007494:	f7ff f9ca 	bl	800682c <emit_u8>
 8007498:	0003      	movs	r3, r0
 800749a:	001a      	movs	r2, r3
 800749c:	2301      	movs	r3, #1
 800749e:	4053      	eors	r3, r2
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d008      	beq.n	80074b8 <cmp+0xdc>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80074aa:	4b13      	ldr	r3, [pc, #76]	@ (80074f8 <cmp+0x11c>)
 80074ac:	0011      	movs	r1, r2
 80074ae:	0018      	movs	r0, r3
 80074b0:	f7ff f9a4 	bl	80067fc <set_err>
 80074b4:	2300      	movs	r3, #0
 80074b6:	e018      	b.n	80074ea <cmp+0x10e>
  while (c->lx.cur.k==T_EQ || c->lx.cur.k==T_NEQ || c->lx.cur.k==T_LT || c->lx.cur.k==T_LTE || c->lx.cur.k==T_GT || c->lx.cur.k==T_GTE){
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	7a1b      	ldrb	r3, [r3, #8]
 80074bc:	2b0d      	cmp	r3, #13
 80074be:	d09e      	beq.n	80073fe <cmp+0x22>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	7a1b      	ldrb	r3, [r3, #8]
 80074c4:	2b0e      	cmp	r3, #14
 80074c6:	d09a      	beq.n	80073fe <cmp+0x22>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	7a1b      	ldrb	r3, [r3, #8]
 80074cc:	2b0f      	cmp	r3, #15
 80074ce:	d096      	beq.n	80073fe <cmp+0x22>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	7a1b      	ldrb	r3, [r3, #8]
 80074d4:	2b10      	cmp	r3, #16
 80074d6:	d092      	beq.n	80073fe <cmp+0x22>
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	7a1b      	ldrb	r3, [r3, #8]
 80074dc:	2b11      	cmp	r3, #17
 80074de:	d08e      	beq.n	80073fe <cmp+0x22>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	7a1b      	ldrb	r3, [r3, #8]
 80074e4:	2b12      	cmp	r3, #18
 80074e6:	d08a      	beq.n	80073fe <cmp+0x22>
  }
  return true;
 80074e8:	2301      	movs	r3, #1
}
 80074ea:	0018      	movs	r0, r3
 80074ec:	46bd      	mov	sp, r7
 80074ee:	b004      	add	sp, #16
 80074f0:	bd80      	pop	{r7, pc}
 80074f2:	46c0      	nop			@ (mov r8, r8)
 80074f4:	08026b74 	.word	0x08026b74
 80074f8:	08025840 	.word	0x08025840

080074fc <land>:

static bool land(Ctx *c){
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b082      	sub	sp, #8
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  if (!cmp(c)) return false;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	0018      	movs	r0, r3
 8007508:	f7ff ff68 	bl	80073dc <cmp>
 800750c:	0003      	movs	r3, r0
 800750e:	001a      	movs	r2, r3
 8007510:	2301      	movs	r3, #1
 8007512:	4053      	eors	r3, r2
 8007514:	b2db      	uxtb	r3, r3
 8007516:	2b00      	cmp	r3, #0
 8007518:	d024      	beq.n	8007564 <land+0x68>
 800751a:	2300      	movs	r3, #0
 800751c:	e02a      	b.n	8007574 <land+0x78>
  while (ac(c, T_AND)){ if(!cmp(c)) return false; if(!emit_u8(c->p, OP_AND)){ set_err("bytecode overflow", c->line); return false; } }
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	0018      	movs	r0, r3
 8007522:	f7ff ff5b 	bl	80073dc <cmp>
 8007526:	0003      	movs	r3, r0
 8007528:	001a      	movs	r2, r3
 800752a:	2301      	movs	r3, #1
 800752c:	4053      	eors	r3, r2
 800752e:	b2db      	uxtb	r3, r3
 8007530:	2b00      	cmp	r3, #0
 8007532:	d001      	beq.n	8007538 <land+0x3c>
 8007534:	2300      	movs	r3, #0
 8007536:	e01d      	b.n	8007574 <land+0x78>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800753c:	2110      	movs	r1, #16
 800753e:	0018      	movs	r0, r3
 8007540:	f7ff f974 	bl	800682c <emit_u8>
 8007544:	0003      	movs	r3, r0
 8007546:	001a      	movs	r2, r3
 8007548:	2301      	movs	r3, #1
 800754a:	4053      	eors	r3, r2
 800754c:	b2db      	uxtb	r3, r3
 800754e:	2b00      	cmp	r3, #0
 8007550:	d008      	beq.n	8007564 <land+0x68>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007556:	4b09      	ldr	r3, [pc, #36]	@ (800757c <land+0x80>)
 8007558:	0011      	movs	r1, r2
 800755a:	0018      	movs	r0, r3
 800755c:	f7ff f94e 	bl	80067fc <set_err>
 8007560:	2300      	movs	r3, #0
 8007562:	e007      	b.n	8007574 <land+0x78>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	211d      	movs	r1, #29
 8007568:	0018      	movs	r0, r3
 800756a:	f7ff fc7d 	bl	8006e68 <ac>
 800756e:	1e03      	subs	r3, r0, #0
 8007570:	d1d5      	bne.n	800751e <land+0x22>
  return true;
 8007572:	2301      	movs	r3, #1
}
 8007574:	0018      	movs	r0, r3
 8007576:	46bd      	mov	sp, r7
 8007578:	b002      	add	sp, #8
 800757a:	bd80      	pop	{r7, pc}
 800757c:	08025840 	.word	0x08025840

08007580 <lor>:

static bool lor(Ctx *c){
 8007580:	b580      	push	{r7, lr}
 8007582:	b082      	sub	sp, #8
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  if (!land(c)) return false;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	0018      	movs	r0, r3
 800758c:	f7ff ffb6 	bl	80074fc <land>
 8007590:	0003      	movs	r3, r0
 8007592:	001a      	movs	r2, r3
 8007594:	2301      	movs	r3, #1
 8007596:	4053      	eors	r3, r2
 8007598:	b2db      	uxtb	r3, r3
 800759a:	2b00      	cmp	r3, #0
 800759c:	d024      	beq.n	80075e8 <lor+0x68>
 800759e:	2300      	movs	r3, #0
 80075a0:	e02a      	b.n	80075f8 <lor+0x78>
  while (ac(c, T_OR)){ if(!land(c)) return false; if(!emit_u8(c->p, OP_OR)){ set_err("bytecode overflow", c->line); return false; } }
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	0018      	movs	r0, r3
 80075a6:	f7ff ffa9 	bl	80074fc <land>
 80075aa:	0003      	movs	r3, r0
 80075ac:	001a      	movs	r2, r3
 80075ae:	2301      	movs	r3, #1
 80075b0:	4053      	eors	r3, r2
 80075b2:	b2db      	uxtb	r3, r3
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d001      	beq.n	80075bc <lor+0x3c>
 80075b8:	2300      	movs	r3, #0
 80075ba:	e01d      	b.n	80075f8 <lor+0x78>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075c0:	2111      	movs	r1, #17
 80075c2:	0018      	movs	r0, r3
 80075c4:	f7ff f932 	bl	800682c <emit_u8>
 80075c8:	0003      	movs	r3, r0
 80075ca:	001a      	movs	r2, r3
 80075cc:	2301      	movs	r3, #1
 80075ce:	4053      	eors	r3, r2
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d008      	beq.n	80075e8 <lor+0x68>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80075da:	4b09      	ldr	r3, [pc, #36]	@ (8007600 <lor+0x80>)
 80075dc:	0011      	movs	r1, r2
 80075de:	0018      	movs	r0, r3
 80075e0:	f7ff f90c 	bl	80067fc <set_err>
 80075e4:	2300      	movs	r3, #0
 80075e6:	e007      	b.n	80075f8 <lor+0x78>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	211e      	movs	r1, #30
 80075ec:	0018      	movs	r0, r3
 80075ee:	f7ff fc3b 	bl	8006e68 <ac>
 80075f2:	1e03      	subs	r3, r0, #0
 80075f4:	d1d5      	bne.n	80075a2 <lor+0x22>
  return true;
 80075f6:	2301      	movs	r3, #1
}
 80075f8:	0018      	movs	r0, r3
 80075fa:	46bd      	mov	sp, r7
 80075fc:	b002      	add	sp, #8
 80075fe:	bd80      	pop	{r7, pc}
 8007600:	08025840 	.word	0x08025840

08007604 <expr>:

static bool expr(Ctx *c){ return lor(c); }
 8007604:	b580      	push	{r7, lr}
 8007606:	b082      	sub	sp, #8
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	0018      	movs	r0, r3
 8007610:	f7ff ffb6 	bl	8007580 <lor>
 8007614:	0003      	movs	r3, r0
 8007616:	0018      	movs	r0, r3
 8007618:	46bd      	mov	sp, r7
 800761a:	b002      	add	sp, #8
 800761c:	bd80      	pop	{r7, pc}

0800761e <stmt_list_until>:

/* -------- Statements -------- */
static bool stmt(Ctx *c);

static bool stmt_list_until(Ctx *c, tok_t until){
 800761e:	b580      	push	{r7, lr}
 8007620:	b082      	sub	sp, #8
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
 8007626:	000a      	movs	r2, r1
 8007628:	1cfb      	adds	r3, r7, #3
 800762a:	701a      	strb	r2, [r3, #0]
  while (c->lx.cur.k != T_EOF && c->lx.cur.k != until){
 800762c:	e011      	b.n	8007652 <stmt_list_until+0x34>
    if(!stmt(c)) return false;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	0018      	movs	r0, r3
 8007632:	f000 fc5d 	bl	8007ef0 <stmt>
 8007636:	0003      	movs	r3, r0
 8007638:	001a      	movs	r2, r3
 800763a:	2301      	movs	r3, #1
 800763c:	4053      	eors	r3, r2
 800763e:	b2db      	uxtb	r3, r3
 8007640:	2b00      	cmp	r3, #0
 8007642:	d001      	beq.n	8007648 <stmt_list_until+0x2a>
 8007644:	2300      	movs	r3, #0
 8007646:	e00f      	b.n	8007668 <stmt_list_until+0x4a>
    ac(c, T_SEMI);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2104      	movs	r1, #4
 800764c:	0018      	movs	r0, r3
 800764e:	f7ff fc0b 	bl	8006e68 <ac>
  while (c->lx.cur.k != T_EOF && c->lx.cur.k != until){
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	7a1b      	ldrb	r3, [r3, #8]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d005      	beq.n	8007666 <stmt_list_until+0x48>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	7a1b      	ldrb	r3, [r3, #8]
 800765e:	1cfa      	adds	r2, r7, #3
 8007660:	7812      	ldrb	r2, [r2, #0]
 8007662:	429a      	cmp	r2, r3
 8007664:	d1e3      	bne.n	800762e <stmt_list_until+0x10>
  }
  return true;
 8007666:	2301      	movs	r3, #1
}
 8007668:	0018      	movs	r0, r3
 800766a:	46bd      	mov	sp, r7
 800766c:	b002      	add	sp, #8
 800766e:	bd80      	pop	{r7, pc}

08007670 <block_or_single>:

static bool block_or_single(Ctx *c){
 8007670:	b580      	push	{r7, lr}
 8007672:	b082      	sub	sp, #8
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  if (ac(c, T_BEGIN)){
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2118      	movs	r1, #24
 800767c:	0018      	movs	r0, r3
 800767e:	f7ff fbf3 	bl	8006e68 <ac>
 8007682:	1e03      	subs	r3, r0, #0
 8007684:	d015      	beq.n	80076b2 <block_or_single+0x42>
    if(!stmt_list_until(c, T_END)) return false;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2119      	movs	r1, #25
 800768a:	0018      	movs	r0, r3
 800768c:	f7ff ffc7 	bl	800761e <stmt_list_until>
 8007690:	0003      	movs	r3, r0
 8007692:	001a      	movs	r2, r3
 8007694:	2301      	movs	r3, #1
 8007696:	4053      	eors	r3, r2
 8007698:	b2db      	uxtb	r3, r3
 800769a:	2b00      	cmp	r3, #0
 800769c:	d001      	beq.n	80076a2 <block_or_single+0x32>
 800769e:	2300      	movs	r3, #0
 80076a0:	e00c      	b.n	80076bc <block_or_single+0x4c>
    return ex(c, T_END, "expected 'end'");
 80076a2:	4a08      	ldr	r2, [pc, #32]	@ (80076c4 <block_or_single+0x54>)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2119      	movs	r1, #25
 80076a8:	0018      	movs	r0, r3
 80076aa:	f7ff fbf5 	bl	8006e98 <ex>
 80076ae:	0003      	movs	r3, r0
 80076b0:	e004      	b.n	80076bc <block_or_single+0x4c>
  }
  return stmt(c);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	0018      	movs	r0, r3
 80076b6:	f000 fc1b 	bl	8007ef0 <stmt>
 80076ba:	0003      	movs	r3, r0
}
 80076bc:	0018      	movs	r0, r3
 80076be:	46bd      	mov	sp, r7
 80076c0:	b002      	add	sp, #8
 80076c2:	bd80      	pop	{r7, pc}
 80076c4:	080258e0 	.word	0x080258e0

080076c8 <st_if>:

static bool st_if(Ctx *c){
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b084      	sub	sp, #16
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  if(!expr(c)) return false;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	0018      	movs	r0, r3
 80076d4:	f7ff ff96 	bl	8007604 <expr>
 80076d8:	0003      	movs	r3, r0
 80076da:	001a      	movs	r2, r3
 80076dc:	2301      	movs	r3, #1
 80076de:	4053      	eors	r3, r2
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d001      	beq.n	80076ea <st_if+0x22>
 80076e6:	2300      	movs	r3, #0
 80076e8:	e0e0      	b.n	80078ac <st_if+0x1e4>
  if(!ex(c, T_THEN, "expected 'then'")) return false;
 80076ea:	4a72      	ldr	r2, [pc, #456]	@ (80078b4 <st_if+0x1ec>)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2114      	movs	r1, #20
 80076f0:	0018      	movs	r0, r3
 80076f2:	f7ff fbd1 	bl	8006e98 <ex>
 80076f6:	0003      	movs	r3, r0
 80076f8:	001a      	movs	r2, r3
 80076fa:	2301      	movs	r3, #1
 80076fc:	4053      	eors	r3, r2
 80076fe:	b2db      	uxtb	r3, r3
 8007700:	2b00      	cmp	r3, #0
 8007702:	d001      	beq.n	8007708 <st_if+0x40>
 8007704:	2300      	movs	r3, #0
 8007706:	e0d1      	b.n	80078ac <st_if+0x1e4>

  if(!emit_u8(c->p, OP_JZ) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800770c:	2114      	movs	r1, #20
 800770e:	0018      	movs	r0, r3
 8007710:	f7ff f88c 	bl	800682c <emit_u8>
 8007714:	0003      	movs	r3, r0
 8007716:	001a      	movs	r2, r3
 8007718:	2301      	movs	r3, #1
 800771a:	4053      	eors	r3, r2
 800771c:	b2db      	uxtb	r3, r3
 800771e:	2b00      	cmp	r3, #0
 8007720:	d10c      	bne.n	800773c <st_if+0x74>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007726:	2100      	movs	r1, #0
 8007728:	0018      	movs	r0, r3
 800772a:	f7ff f8a5 	bl	8006878 <emit_u16>
 800772e:	0003      	movs	r3, r0
 8007730:	001a      	movs	r2, r3
 8007732:	2301      	movs	r3, #1
 8007734:	4053      	eors	r3, r2
 8007736:	b2db      	uxtb	r3, r3
 8007738:	2b00      	cmp	r3, #0
 800773a:	d008      	beq.n	800774e <st_if+0x86>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007740:	4b5d      	ldr	r3, [pc, #372]	@ (80078b8 <st_if+0x1f0>)
 8007742:	0011      	movs	r1, r2
 8007744:	0018      	movs	r0, r3
 8007746:	f7ff f859 	bl	80067fc <set_err>
 800774a:	2300      	movs	r3, #0
 800774c:	e0ae      	b.n	80078ac <st_if+0x1e4>
  uint16_t jz_patch = (uint16_t)(c->p->len - 2);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007752:	23c0      	movs	r3, #192	@ 0xc0
 8007754:	00db      	lsls	r3, r3, #3
 8007756:	5ad2      	ldrh	r2, [r2, r3]
 8007758:	230e      	movs	r3, #14
 800775a:	18fb      	adds	r3, r7, r3
 800775c:	3a02      	subs	r2, #2
 800775e:	801a      	strh	r2, [r3, #0]

  if(!block_or_single(c)) return false;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	0018      	movs	r0, r3
 8007764:	f7ff ff84 	bl	8007670 <block_or_single>
 8007768:	0003      	movs	r3, r0
 800776a:	001a      	movs	r2, r3
 800776c:	2301      	movs	r3, #1
 800776e:	4053      	eors	r3, r2
 8007770:	b2db      	uxtb	r3, r3
 8007772:	2b00      	cmp	r3, #0
 8007774:	d001      	beq.n	800777a <st_if+0xb2>
 8007776:	2300      	movs	r3, #0
 8007778:	e098      	b.n	80078ac <st_if+0x1e4>

  if (ac(c, T_ELSE)){
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2115      	movs	r1, #21
 800777e:	0018      	movs	r0, r3
 8007780:	f7ff fb72 	bl	8006e68 <ac>
 8007784:	1e03      	subs	r3, r0, #0
 8007786:	d100      	bne.n	800778a <st_if+0xc2>
 8007788:	e072      	b.n	8007870 <st_if+0x1a8>
    if(!emit_u8(c->p, OP_JMP) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800778e:	2113      	movs	r1, #19
 8007790:	0018      	movs	r0, r3
 8007792:	f7ff f84b 	bl	800682c <emit_u8>
 8007796:	0003      	movs	r3, r0
 8007798:	001a      	movs	r2, r3
 800779a:	2301      	movs	r3, #1
 800779c:	4053      	eors	r3, r2
 800779e:	b2db      	uxtb	r3, r3
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d10c      	bne.n	80077be <st_if+0xf6>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077a8:	2100      	movs	r1, #0
 80077aa:	0018      	movs	r0, r3
 80077ac:	f7ff f864 	bl	8006878 <emit_u16>
 80077b0:	0003      	movs	r3, r0
 80077b2:	001a      	movs	r2, r3
 80077b4:	2301      	movs	r3, #1
 80077b6:	4053      	eors	r3, r2
 80077b8:	b2db      	uxtb	r3, r3
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d008      	beq.n	80077d0 <st_if+0x108>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80077c2:	4b3d      	ldr	r3, [pc, #244]	@ (80078b8 <st_if+0x1f0>)
 80077c4:	0011      	movs	r1, r2
 80077c6:	0018      	movs	r0, r3
 80077c8:	f7ff f818 	bl	80067fc <set_err>
 80077cc:	2300      	movs	r3, #0
 80077ce:	e06d      	b.n	80078ac <st_if+0x1e4>
    uint16_t jmp_patch = (uint16_t)(c->p->len - 2);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80077d4:	23c0      	movs	r3, #192	@ 0xc0
 80077d6:	00db      	lsls	r3, r3, #3
 80077d8:	5ad2      	ldrh	r2, [r2, r3]
 80077da:	230c      	movs	r3, #12
 80077dc:	18fb      	adds	r3, r7, r3
 80077de:	3a02      	subs	r2, #2
 80077e0:	801a      	strh	r2, [r3, #0]

    if(!patch_u16(c->p, jz_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80077ea:	23c0      	movs	r3, #192	@ 0xc0
 80077ec:	00db      	lsls	r3, r3, #3
 80077ee:	5ad2      	ldrh	r2, [r2, r3]
 80077f0:	230e      	movs	r3, #14
 80077f2:	18fb      	adds	r3, r7, r3
 80077f4:	881b      	ldrh	r3, [r3, #0]
 80077f6:	0019      	movs	r1, r3
 80077f8:	f7ff f8eb 	bl	80069d2 <patch_u16>
 80077fc:	0003      	movs	r3, r0
 80077fe:	001a      	movs	r2, r3
 8007800:	2301      	movs	r3, #1
 8007802:	4053      	eors	r3, r2
 8007804:	b2db      	uxtb	r3, r3
 8007806:	2b00      	cmp	r3, #0
 8007808:	d008      	beq.n	800781c <st_if+0x154>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800780e:	4b2b      	ldr	r3, [pc, #172]	@ (80078bc <st_if+0x1f4>)
 8007810:	0011      	movs	r1, r2
 8007812:	0018      	movs	r0, r3
 8007814:	f7fe fff2 	bl	80067fc <set_err>
 8007818:	2300      	movs	r3, #0
 800781a:	e047      	b.n	80078ac <st_if+0x1e4>
    if(!block_or_single(c)) return false;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	0018      	movs	r0, r3
 8007820:	f7ff ff26 	bl	8007670 <block_or_single>
 8007824:	0003      	movs	r3, r0
 8007826:	001a      	movs	r2, r3
 8007828:	2301      	movs	r3, #1
 800782a:	4053      	eors	r3, r2
 800782c:	b2db      	uxtb	r3, r3
 800782e:	2b00      	cmp	r3, #0
 8007830:	d001      	beq.n	8007836 <st_if+0x16e>
 8007832:	2300      	movs	r3, #0
 8007834:	e03a      	b.n	80078ac <st_if+0x1e4>
    if(!patch_u16(c->p, jmp_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800783e:	23c0      	movs	r3, #192	@ 0xc0
 8007840:	00db      	lsls	r3, r3, #3
 8007842:	5ad2      	ldrh	r2, [r2, r3]
 8007844:	230c      	movs	r3, #12
 8007846:	18fb      	adds	r3, r7, r3
 8007848:	881b      	ldrh	r3, [r3, #0]
 800784a:	0019      	movs	r1, r3
 800784c:	f7ff f8c1 	bl	80069d2 <patch_u16>
 8007850:	0003      	movs	r3, r0
 8007852:	001a      	movs	r2, r3
 8007854:	2301      	movs	r3, #1
 8007856:	4053      	eors	r3, r2
 8007858:	b2db      	uxtb	r3, r3
 800785a:	2b00      	cmp	r3, #0
 800785c:	d025      	beq.n	80078aa <st_if+0x1e2>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007862:	4b16      	ldr	r3, [pc, #88]	@ (80078bc <st_if+0x1f4>)
 8007864:	0011      	movs	r1, r2
 8007866:	0018      	movs	r0, r3
 8007868:	f7fe ffc8 	bl	80067fc <set_err>
 800786c:	2300      	movs	r3, #0
 800786e:	e01d      	b.n	80078ac <st_if+0x1e4>
  } else {
    if(!patch_u16(c->p, jz_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007878:	23c0      	movs	r3, #192	@ 0xc0
 800787a:	00db      	lsls	r3, r3, #3
 800787c:	5ad2      	ldrh	r2, [r2, r3]
 800787e:	230e      	movs	r3, #14
 8007880:	18fb      	adds	r3, r7, r3
 8007882:	881b      	ldrh	r3, [r3, #0]
 8007884:	0019      	movs	r1, r3
 8007886:	f7ff f8a4 	bl	80069d2 <patch_u16>
 800788a:	0003      	movs	r3, r0
 800788c:	001a      	movs	r2, r3
 800788e:	2301      	movs	r3, #1
 8007890:	4053      	eors	r3, r2
 8007892:	b2db      	uxtb	r3, r3
 8007894:	2b00      	cmp	r3, #0
 8007896:	d008      	beq.n	80078aa <st_if+0x1e2>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800789c:	4b07      	ldr	r3, [pc, #28]	@ (80078bc <st_if+0x1f4>)
 800789e:	0011      	movs	r1, r2
 80078a0:	0018      	movs	r0, r3
 80078a2:	f7fe ffab 	bl	80067fc <set_err>
 80078a6:	2300      	movs	r3, #0
 80078a8:	e000      	b.n	80078ac <st_if+0x1e4>
  }
  return true;
 80078aa:	2301      	movs	r3, #1
}
 80078ac:	0018      	movs	r0, r3
 80078ae:	46bd      	mov	sp, r7
 80078b0:	b004      	add	sp, #16
 80078b2:	bd80      	pop	{r7, pc}
 80078b4:	080258f0 	.word	0x080258f0
 80078b8:	08025840 	.word	0x08025840
 80078bc:	08025900 	.word	0x08025900

080078c0 <st_while>:

static bool st_while(Ctx *c){
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b084      	sub	sp, #16
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  uint16_t start = c->p->len;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80078cc:	230e      	movs	r3, #14
 80078ce:	18fb      	adds	r3, r7, r3
 80078d0:	22c0      	movs	r2, #192	@ 0xc0
 80078d2:	00d2      	lsls	r2, r2, #3
 80078d4:	5a8a      	ldrh	r2, [r1, r2]
 80078d6:	801a      	strh	r2, [r3, #0]
  if(!expr(c)) return false;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	0018      	movs	r0, r3
 80078dc:	f7ff fe92 	bl	8007604 <expr>
 80078e0:	0003      	movs	r3, r0
 80078e2:	001a      	movs	r2, r3
 80078e4:	2301      	movs	r3, #1
 80078e6:	4053      	eors	r3, r2
 80078e8:	b2db      	uxtb	r3, r3
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d001      	beq.n	80078f2 <st_while+0x32>
 80078ee:	2300      	movs	r3, #0
 80078f0:	e08b      	b.n	8007a0a <st_while+0x14a>
  if(!ex(c, T_DO, "expected 'do'")) return false;
 80078f2:	4a48      	ldr	r2, [pc, #288]	@ (8007a14 <st_while+0x154>)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2117      	movs	r1, #23
 80078f8:	0018      	movs	r0, r3
 80078fa:	f7ff facd 	bl	8006e98 <ex>
 80078fe:	0003      	movs	r3, r0
 8007900:	001a      	movs	r2, r3
 8007902:	2301      	movs	r3, #1
 8007904:	4053      	eors	r3, r2
 8007906:	b2db      	uxtb	r3, r3
 8007908:	2b00      	cmp	r3, #0
 800790a:	d001      	beq.n	8007910 <st_while+0x50>
 800790c:	2300      	movs	r3, #0
 800790e:	e07c      	b.n	8007a0a <st_while+0x14a>

  if(!emit_u8(c->p, OP_JZ) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007914:	2114      	movs	r1, #20
 8007916:	0018      	movs	r0, r3
 8007918:	f7fe ff88 	bl	800682c <emit_u8>
 800791c:	0003      	movs	r3, r0
 800791e:	001a      	movs	r2, r3
 8007920:	2301      	movs	r3, #1
 8007922:	4053      	eors	r3, r2
 8007924:	b2db      	uxtb	r3, r3
 8007926:	2b00      	cmp	r3, #0
 8007928:	d10c      	bne.n	8007944 <st_while+0x84>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800792e:	2100      	movs	r1, #0
 8007930:	0018      	movs	r0, r3
 8007932:	f7fe ffa1 	bl	8006878 <emit_u16>
 8007936:	0003      	movs	r3, r0
 8007938:	001a      	movs	r2, r3
 800793a:	2301      	movs	r3, #1
 800793c:	4053      	eors	r3, r2
 800793e:	b2db      	uxtb	r3, r3
 8007940:	2b00      	cmp	r3, #0
 8007942:	d008      	beq.n	8007956 <st_while+0x96>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007948:	4b33      	ldr	r3, [pc, #204]	@ (8007a18 <st_while+0x158>)
 800794a:	0011      	movs	r1, r2
 800794c:	0018      	movs	r0, r3
 800794e:	f7fe ff55 	bl	80067fc <set_err>
 8007952:	2300      	movs	r3, #0
 8007954:	e059      	b.n	8007a0a <st_while+0x14a>
  uint16_t jz_patch = (uint16_t)(c->p->len - 2);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800795a:	23c0      	movs	r3, #192	@ 0xc0
 800795c:	00db      	lsls	r3, r3, #3
 800795e:	5ad2      	ldrh	r2, [r2, r3]
 8007960:	230c      	movs	r3, #12
 8007962:	18fb      	adds	r3, r7, r3
 8007964:	3a02      	subs	r2, #2
 8007966:	801a      	strh	r2, [r3, #0]

  if(!block_or_single(c)) return false;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	0018      	movs	r0, r3
 800796c:	f7ff fe80 	bl	8007670 <block_or_single>
 8007970:	0003      	movs	r3, r0
 8007972:	001a      	movs	r2, r3
 8007974:	2301      	movs	r3, #1
 8007976:	4053      	eors	r3, r2
 8007978:	b2db      	uxtb	r3, r3
 800797a:	2b00      	cmp	r3, #0
 800797c:	d001      	beq.n	8007982 <st_while+0xc2>
 800797e:	2300      	movs	r3, #0
 8007980:	e043      	b.n	8007a0a <st_while+0x14a>

  if(!emit_u8(c->p, OP_JMP) || !emit_u16(c->p, start)){ set_err("bytecode overflow", c->line); return false; }
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007986:	2113      	movs	r1, #19
 8007988:	0018      	movs	r0, r3
 800798a:	f7fe ff4f 	bl	800682c <emit_u8>
 800798e:	0003      	movs	r3, r0
 8007990:	001a      	movs	r2, r3
 8007992:	2301      	movs	r3, #1
 8007994:	4053      	eors	r3, r2
 8007996:	b2db      	uxtb	r3, r3
 8007998:	2b00      	cmp	r3, #0
 800799a:	d10f      	bne.n	80079bc <st_while+0xfc>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80079a0:	230e      	movs	r3, #14
 80079a2:	18fb      	adds	r3, r7, r3
 80079a4:	881b      	ldrh	r3, [r3, #0]
 80079a6:	0019      	movs	r1, r3
 80079a8:	0010      	movs	r0, r2
 80079aa:	f7fe ff65 	bl	8006878 <emit_u16>
 80079ae:	0003      	movs	r3, r0
 80079b0:	001a      	movs	r2, r3
 80079b2:	2301      	movs	r3, #1
 80079b4:	4053      	eors	r3, r2
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d008      	beq.n	80079ce <st_while+0x10e>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80079c0:	4b15      	ldr	r3, [pc, #84]	@ (8007a18 <st_while+0x158>)
 80079c2:	0011      	movs	r1, r2
 80079c4:	0018      	movs	r0, r3
 80079c6:	f7fe ff19 	bl	80067fc <set_err>
 80079ca:	2300      	movs	r3, #0
 80079cc:	e01d      	b.n	8007a0a <st_while+0x14a>
  if(!patch_u16(c->p, jz_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80079d6:	23c0      	movs	r3, #192	@ 0xc0
 80079d8:	00db      	lsls	r3, r3, #3
 80079da:	5ad2      	ldrh	r2, [r2, r3]
 80079dc:	230c      	movs	r3, #12
 80079de:	18fb      	adds	r3, r7, r3
 80079e0:	881b      	ldrh	r3, [r3, #0]
 80079e2:	0019      	movs	r1, r3
 80079e4:	f7fe fff5 	bl	80069d2 <patch_u16>
 80079e8:	0003      	movs	r3, r0
 80079ea:	001a      	movs	r2, r3
 80079ec:	2301      	movs	r3, #1
 80079ee:	4053      	eors	r3, r2
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d008      	beq.n	8007a08 <st_while+0x148>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80079fa:	4b08      	ldr	r3, [pc, #32]	@ (8007a1c <st_while+0x15c>)
 80079fc:	0011      	movs	r1, r2
 80079fe:	0018      	movs	r0, r3
 8007a00:	f7fe fefc 	bl	80067fc <set_err>
 8007a04:	2300      	movs	r3, #0
 8007a06:	e000      	b.n	8007a0a <st_while+0x14a>
  return true;
 8007a08:	2301      	movs	r3, #1
}
 8007a0a:	0018      	movs	r0, r3
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	b004      	add	sp, #16
 8007a10:	bd80      	pop	{r7, pc}
 8007a12:	46c0      	nop			@ (mov r8, r8)
 8007a14:	08025910 	.word	0x08025910
 8007a18:	08025840 	.word	0x08025840
 8007a1c:	08025900 	.word	0x08025900

08007a20 <st_repeat>:

static bool st_repeat(Ctx *c){
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b084      	sub	sp, #16
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  uint16_t start = c->p->len;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007a2c:	230e      	movs	r3, #14
 8007a2e:	18fb      	adds	r3, r7, r3
 8007a30:	22c0      	movs	r2, #192	@ 0xc0
 8007a32:	00d2      	lsls	r2, r2, #3
 8007a34:	5a8a      	ldrh	r2, [r1, r2]
 8007a36:	801a      	strh	r2, [r3, #0]
  if(!stmt_list_until(c, T_UNTIL)) return false;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	211b      	movs	r1, #27
 8007a3c:	0018      	movs	r0, r3
 8007a3e:	f7ff fdee 	bl	800761e <stmt_list_until>
 8007a42:	0003      	movs	r3, r0
 8007a44:	001a      	movs	r2, r3
 8007a46:	2301      	movs	r3, #1
 8007a48:	4053      	eors	r3, r2
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d001      	beq.n	8007a54 <st_repeat+0x34>
 8007a50:	2300      	movs	r3, #0
 8007a52:	e042      	b.n	8007ada <st_repeat+0xba>
  if(!ex(c, T_UNTIL, "expected 'until'")) return false;
 8007a54:	4a23      	ldr	r2, [pc, #140]	@ (8007ae4 <st_repeat+0xc4>)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	211b      	movs	r1, #27
 8007a5a:	0018      	movs	r0, r3
 8007a5c:	f7ff fa1c 	bl	8006e98 <ex>
 8007a60:	0003      	movs	r3, r0
 8007a62:	001a      	movs	r2, r3
 8007a64:	2301      	movs	r3, #1
 8007a66:	4053      	eors	r3, r2
 8007a68:	b2db      	uxtb	r3, r3
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d001      	beq.n	8007a72 <st_repeat+0x52>
 8007a6e:	2300      	movs	r3, #0
 8007a70:	e033      	b.n	8007ada <st_repeat+0xba>
  if(!expr(c)) return false;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	0018      	movs	r0, r3
 8007a76:	f7ff fdc5 	bl	8007604 <expr>
 8007a7a:	0003      	movs	r3, r0
 8007a7c:	001a      	movs	r2, r3
 8007a7e:	2301      	movs	r3, #1
 8007a80:	4053      	eors	r3, r2
 8007a82:	b2db      	uxtb	r3, r3
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d001      	beq.n	8007a8c <st_repeat+0x6c>
 8007a88:	2300      	movs	r3, #0
 8007a8a:	e026      	b.n	8007ada <st_repeat+0xba>
  if(!emit_u8(c->p, OP_JZ) || !emit_u16(c->p, start)){ set_err("bytecode overflow", c->line); return false; }
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a90:	2114      	movs	r1, #20
 8007a92:	0018      	movs	r0, r3
 8007a94:	f7fe feca 	bl	800682c <emit_u8>
 8007a98:	0003      	movs	r3, r0
 8007a9a:	001a      	movs	r2, r3
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	4053      	eors	r3, r2
 8007aa0:	b2db      	uxtb	r3, r3
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d10f      	bne.n	8007ac6 <st_repeat+0xa6>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007aaa:	230e      	movs	r3, #14
 8007aac:	18fb      	adds	r3, r7, r3
 8007aae:	881b      	ldrh	r3, [r3, #0]
 8007ab0:	0019      	movs	r1, r3
 8007ab2:	0010      	movs	r0, r2
 8007ab4:	f7fe fee0 	bl	8006878 <emit_u16>
 8007ab8:	0003      	movs	r3, r0
 8007aba:	001a      	movs	r2, r3
 8007abc:	2301      	movs	r3, #1
 8007abe:	4053      	eors	r3, r2
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d008      	beq.n	8007ad8 <st_repeat+0xb8>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007aca:	4b07      	ldr	r3, [pc, #28]	@ (8007ae8 <st_repeat+0xc8>)
 8007acc:	0011      	movs	r1, r2
 8007ace:	0018      	movs	r0, r3
 8007ad0:	f7fe fe94 	bl	80067fc <set_err>
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	e000      	b.n	8007ada <st_repeat+0xba>
  return true;
 8007ad8:	2301      	movs	r3, #1
}
 8007ada:	0018      	movs	r0, r3
 8007adc:	46bd      	mov	sp, r7
 8007ade:	b004      	add	sp, #16
 8007ae0:	bd80      	pop	{r7, pc}
 8007ae2:	46c0      	nop			@ (mov r8, r8)
 8007ae4:	08025920 	.word	0x08025920
 8007ae8:	08025840 	.word	0x08025840

08007aec <st_goto>:

static bool st_goto(Ctx *c){
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b084      	sub	sp, #16
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  if (c->lx.cur.k != T_NUM){ set_err("goto needs line number", c->line); return false; }
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	7a1b      	ldrb	r3, [r3, #8]
 8007af8:	2b01      	cmp	r3, #1
 8007afa:	d008      	beq.n	8007b0e <st_goto+0x22>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007b00:	4b3e      	ldr	r3, [pc, #248]	@ (8007bfc <st_goto+0x110>)
 8007b02:	0011      	movs	r1, r2
 8007b04:	0018      	movs	r0, r3
 8007b06:	f7fe fe79 	bl	80067fc <set_err>
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	e071      	b.n	8007bf2 <st_goto+0x106>
  uint16_t tgt = (uint16_t)c->lx.cur.num;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	68da      	ldr	r2, [r3, #12]
 8007b12:	230e      	movs	r3, #14
 8007b14:	18fb      	adds	r3, r7, r3
 8007b16:	801a      	strh	r2, [r3, #0]
  nx(c);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	0018      	movs	r0, r3
 8007b1c:	f7ff f91e 	bl	8006d5c <nx>

  if(!emit_u8(c->p, OP_JMP) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b24:	2113      	movs	r1, #19
 8007b26:	0018      	movs	r0, r3
 8007b28:	f7fe fe80 	bl	800682c <emit_u8>
 8007b2c:	0003      	movs	r3, r0
 8007b2e:	001a      	movs	r2, r3
 8007b30:	2301      	movs	r3, #1
 8007b32:	4053      	eors	r3, r2
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d10c      	bne.n	8007b54 <st_goto+0x68>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b3e:	2100      	movs	r1, #0
 8007b40:	0018      	movs	r0, r3
 8007b42:	f7fe fe99 	bl	8006878 <emit_u16>
 8007b46:	0003      	movs	r3, r0
 8007b48:	001a      	movs	r2, r3
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	4053      	eors	r3, r2
 8007b4e:	b2db      	uxtb	r3, r3
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d008      	beq.n	8007b66 <st_goto+0x7a>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007b58:	4b29      	ldr	r3, [pc, #164]	@ (8007c00 <st_goto+0x114>)
 8007b5a:	0011      	movs	r1, r2
 8007b5c:	0018      	movs	r0, r3
 8007b5e:	f7fe fe4d 	bl	80067fc <set_err>
 8007b62:	2300      	movs	r3, #0
 8007b64:	e045      	b.n	8007bf2 <st_goto+0x106>
  uint16_t patchpos = (uint16_t)(c->p->len - 2);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007b6a:	23c0      	movs	r3, #192	@ 0xc0
 8007b6c:	00db      	lsls	r3, r3, #3
 8007b6e:	5ad2      	ldrh	r2, [r2, r3]
 8007b70:	230c      	movs	r3, #12
 8007b72:	18fb      	adds	r3, r7, r3
 8007b74:	3a02      	subs	r2, #2
 8007b76:	801a      	strh	r2, [r3, #0]

  if (c->p->fix_n >= MP_MAX_FIXUPS){ set_err("too many gotos", c->line); return false; }
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007b7c:	2393      	movs	r3, #147	@ 0x93
 8007b7e:	011b      	lsls	r3, r3, #4
 8007b80:	5cd3      	ldrb	r3, [r2, r3]
 8007b82:	2b2f      	cmp	r3, #47	@ 0x2f
 8007b84:	d908      	bls.n	8007b98 <st_goto+0xac>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007b8a:	4b1e      	ldr	r3, [pc, #120]	@ (8007c04 <st_goto+0x118>)
 8007b8c:	0011      	movs	r1, r2
 8007b8e:	0018      	movs	r0, r3
 8007b90:	f7fe fe34 	bl	80067fc <set_err>
 8007b94:	2300      	movs	r3, #0
 8007b96:	e02c      	b.n	8007bf2 <st_goto+0x106>
  c->p->fix[c->p->fix_n].line_no = tgt;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007ba0:	2393      	movs	r3, #147	@ 0x93
 8007ba2:	011b      	lsls	r3, r3, #4
 8007ba4:	5ccb      	ldrb	r3, [r1, r3]
 8007ba6:	2187      	movs	r1, #135	@ 0x87
 8007ba8:	0089      	lsls	r1, r1, #2
 8007baa:	468c      	mov	ip, r1
 8007bac:	4463      	add	r3, ip
 8007bae:	009b      	lsls	r3, r3, #2
 8007bb0:	210e      	movs	r1, #14
 8007bb2:	1879      	adds	r1, r7, r1
 8007bb4:	8809      	ldrh	r1, [r1, #0]
 8007bb6:	5299      	strh	r1, [r3, r2]
  c->p->fix[c->p->fix_n].bc_patch = patchpos;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007bc0:	2393      	movs	r3, #147	@ 0x93
 8007bc2:	011b      	lsls	r3, r3, #4
 8007bc4:	5ccb      	ldrb	r3, [r1, r3]
 8007bc6:	2187      	movs	r1, #135	@ 0x87
 8007bc8:	0089      	lsls	r1, r1, #2
 8007bca:	468c      	mov	ip, r1
 8007bcc:	4463      	add	r3, ip
 8007bce:	009b      	lsls	r3, r3, #2
 8007bd0:	18d3      	adds	r3, r2, r3
 8007bd2:	3302      	adds	r3, #2
 8007bd4:	220c      	movs	r2, #12
 8007bd6:	18ba      	adds	r2, r7, r2
 8007bd8:	8812      	ldrh	r2, [r2, #0]
 8007bda:	801a      	strh	r2, [r3, #0]
  c->p->fix_n++;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007be0:	2293      	movs	r2, #147	@ 0x93
 8007be2:	0112      	lsls	r2, r2, #4
 8007be4:	5c9a      	ldrb	r2, [r3, r2]
 8007be6:	3201      	adds	r2, #1
 8007be8:	b2d1      	uxtb	r1, r2
 8007bea:	2293      	movs	r2, #147	@ 0x93
 8007bec:	0112      	lsls	r2, r2, #4
 8007bee:	5499      	strb	r1, [r3, r2]
  return true;
 8007bf0:	2301      	movs	r3, #1
}
 8007bf2:	0018      	movs	r0, r3
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	b004      	add	sp, #16
 8007bf8:	bd80      	pop	{r7, pc}
 8007bfa:	46c0      	nop			@ (mov r8, r8)
 8007bfc:	08025934 	.word	0x08025934
 8007c00:	08025840 	.word	0x08025840
 8007c04:	0802594c 	.word	0x0802594c

08007c08 <st_assign_or_call>:

static bool st_assign_or_call(Ctx *c){
 8007c08:	b590      	push	{r4, r7, lr}
 8007c0a:	b08b      	sub	sp, #44	@ 0x2c
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  char nm[MP_NAME_LEN]; strncpy(nm,c->lx.cur.id,MP_NAME_LEN); nm[MP_NAME_LEN-1]=0;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	3310      	adds	r3, #16
 8007c14:	0019      	movs	r1, r3
 8007c16:	240c      	movs	r4, #12
 8007c18:	193b      	adds	r3, r7, r4
 8007c1a:	220c      	movs	r2, #12
 8007c1c:	0018      	movs	r0, r3
 8007c1e:	f019 f88e 	bl	8020d3e <strncpy>
 8007c22:	193b      	adds	r3, r7, r4
 8007c24:	2200      	movs	r2, #0
 8007c26:	72da      	strb	r2, [r3, #11]
  nx(c);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	0018      	movs	r0, r3
 8007c2c:	f7ff f896 	bl	8006d5c <nx>

  if (ac(c, T_ASSIGN)){
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2103      	movs	r1, #3
 8007c34:	0018      	movs	r0, r3
 8007c36:	f7ff f917 	bl	8006e68 <ac>
 8007c3a:	1e03      	subs	r3, r0, #0
 8007c3c:	d04c      	beq.n	8007cd8 <st_assign_or_call+0xd0>
    if(!expr(c)) return false;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	0018      	movs	r0, r3
 8007c42:	f7ff fcdf 	bl	8007604 <expr>
 8007c46:	0003      	movs	r3, r0
 8007c48:	001a      	movs	r2, r3
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	4053      	eors	r3, r2
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d001      	beq.n	8007c58 <st_assign_or_call+0x50>
 8007c54:	2300      	movs	r3, #0
 8007c56:	e134      	b.n	8007ec2 <st_assign_or_call+0x2ba>
    int idx = sym_get_or_add(&c->p->st, nm);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c5c:	4a9b      	ldr	r2, [pc, #620]	@ (8007ecc <st_assign_or_call+0x2c4>)
 8007c5e:	4694      	mov	ip, r2
 8007c60:	4463      	add	r3, ip
 8007c62:	220c      	movs	r2, #12
 8007c64:	18ba      	adds	r2, r7, r2
 8007c66:	0011      	movs	r1, r2
 8007c68:	0018      	movs	r0, r3
 8007c6a:	f7fe ff26 	bl	8006aba <sym_get_or_add>
 8007c6e:	0003      	movs	r3, r0
 8007c70:	61bb      	str	r3, [r7, #24]
    if (idx<0){ set_err("too many variables", c->line); return false; }
 8007c72:	69bb      	ldr	r3, [r7, #24]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	da08      	bge.n	8007c8a <st_assign_or_call+0x82>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007c7c:	4b94      	ldr	r3, [pc, #592]	@ (8007ed0 <st_assign_or_call+0x2c8>)
 8007c7e:	0011      	movs	r1, r2
 8007c80:	0018      	movs	r0, r3
 8007c82:	f7fe fdbb 	bl	80067fc <set_err>
 8007c86:	2300      	movs	r3, #0
 8007c88:	e11b      	b.n	8007ec2 <st_assign_or_call+0x2ba>
    if(!emit_u8(c->p, OP_STORE) || !emit_u8(c->p, (uint8_t)idx)){ set_err("bytecode overflow", c->line); return false; }
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c8e:	2103      	movs	r1, #3
 8007c90:	0018      	movs	r0, r3
 8007c92:	f7fe fdcb 	bl	800682c <emit_u8>
 8007c96:	0003      	movs	r3, r0
 8007c98:	001a      	movs	r2, r3
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	4053      	eors	r3, r2
 8007c9e:	b2db      	uxtb	r3, r3
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d10e      	bne.n	8007cc2 <st_assign_or_call+0xba>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca8:	69ba      	ldr	r2, [r7, #24]
 8007caa:	b2d2      	uxtb	r2, r2
 8007cac:	0011      	movs	r1, r2
 8007cae:	0018      	movs	r0, r3
 8007cb0:	f7fe fdbc 	bl	800682c <emit_u8>
 8007cb4:	0003      	movs	r3, r0
 8007cb6:	001a      	movs	r2, r3
 8007cb8:	2301      	movs	r3, #1
 8007cba:	4053      	eors	r3, r2
 8007cbc:	b2db      	uxtb	r3, r3
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d008      	beq.n	8007cd4 <st_assign_or_call+0xcc>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007cc6:	4b83      	ldr	r3, [pc, #524]	@ (8007ed4 <st_assign_or_call+0x2cc>)
 8007cc8:	0011      	movs	r1, r2
 8007cca:	0018      	movs	r0, r3
 8007ccc:	f7fe fd96 	bl	80067fc <set_err>
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	e0f6      	b.n	8007ec2 <st_assign_or_call+0x2ba>
    return true;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	e0f4      	b.n	8007ec2 <st_assign_or_call+0x2ba>
  }

  if (!ac(c, T_LP)){ set_err("expected ':=' or '('", c->line); return false; }
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2105      	movs	r1, #5
 8007cdc:	0018      	movs	r0, r3
 8007cde:	f7ff f8c3 	bl	8006e68 <ac>
 8007ce2:	0003      	movs	r3, r0
 8007ce4:	001a      	movs	r2, r3
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	4053      	eors	r3, r2
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d008      	beq.n	8007d02 <st_assign_or_call+0xfa>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007cf4:	4b78      	ldr	r3, [pc, #480]	@ (8007ed8 <st_assign_or_call+0x2d0>)
 8007cf6:	0011      	movs	r1, r2
 8007cf8:	0018      	movs	r0, r3
 8007cfa:	f7fe fd7f 	bl	80067fc <set_err>
 8007cfe:	2300      	movs	r3, #0
 8007d00:	e0df      	b.n	8007ec2 <st_assign_or_call+0x2ba>
  int id = builtin_id(nm);
 8007d02:	230c      	movs	r3, #12
 8007d04:	18fb      	adds	r3, r7, r3
 8007d06:	0018      	movs	r0, r3
 8007d08:	f7fe ff46 	bl	8006b98 <builtin_id>
 8007d0c:	0003      	movs	r3, r0
 8007d0e:	623b      	str	r3, [r7, #32]
  if (id<0){ set_err("unknown function", c->line); return false; }
 8007d10:	6a3b      	ldr	r3, [r7, #32]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	da08      	bge.n	8007d28 <st_assign_or_call+0x120>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007d1a:	4b70      	ldr	r3, [pc, #448]	@ (8007edc <st_assign_or_call+0x2d4>)
 8007d1c:	0011      	movs	r1, r2
 8007d1e:	0018      	movs	r0, r3
 8007d20:	f7fe fd6c 	bl	80067fc <set_err>
 8007d24:	2300      	movs	r3, #0
 8007d26:	e0cc      	b.n	8007ec2 <st_assign_or_call+0x2ba>

  uint8_t argc=0;
 8007d28:	2327      	movs	r3, #39	@ 0x27
 8007d2a:	18fb      	adds	r3, r7, r3
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	701a      	strb	r2, [r3, #0]
  if (!ac(c, T_RP)){
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2106      	movs	r1, #6
 8007d34:	0018      	movs	r0, r3
 8007d36:	f7ff f897 	bl	8006e68 <ac>
 8007d3a:	0003      	movs	r3, r0
 8007d3c:	001a      	movs	r2, r3
 8007d3e:	2301      	movs	r3, #1
 8007d40:	4053      	eors	r3, r2
 8007d42:	b2db      	uxtb	r3, r3
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d038      	beq.n	8007dba <st_assign_or_call+0x1b2>
    while (1){
      if(!expr(c)) return false;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	0018      	movs	r0, r3
 8007d4c:	f7ff fc5a 	bl	8007604 <expr>
 8007d50:	0003      	movs	r3, r0
 8007d52:	001a      	movs	r2, r3
 8007d54:	2301      	movs	r3, #1
 8007d56:	4053      	eors	r3, r2
 8007d58:	b2db      	uxtb	r3, r3
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d001      	beq.n	8007d62 <st_assign_or_call+0x15a>
 8007d5e:	2300      	movs	r3, #0
 8007d60:	e0af      	b.n	8007ec2 <st_assign_or_call+0x2ba>
      argc++;
 8007d62:	2127      	movs	r1, #39	@ 0x27
 8007d64:	187b      	adds	r3, r7, r1
 8007d66:	781a      	ldrb	r2, [r3, #0]
 8007d68:	187b      	adds	r3, r7, r1
 8007d6a:	3201      	adds	r2, #1
 8007d6c:	701a      	strb	r2, [r3, #0]
      if (argc>8){ set_err("too many args", c->line); return false; }
 8007d6e:	187b      	adds	r3, r7, r1
 8007d70:	781b      	ldrb	r3, [r3, #0]
 8007d72:	2b08      	cmp	r3, #8
 8007d74:	d908      	bls.n	8007d88 <st_assign_or_call+0x180>
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007d7a:	4b59      	ldr	r3, [pc, #356]	@ (8007ee0 <st_assign_or_call+0x2d8>)
 8007d7c:	0011      	movs	r1, r2
 8007d7e:	0018      	movs	r0, r3
 8007d80:	f7fe fd3c 	bl	80067fc <set_err>
 8007d84:	2300      	movs	r3, #0
 8007d86:	e09c      	b.n	8007ec2 <st_assign_or_call+0x2ba>
      if (ac(c, T_COMMA)) continue;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2107      	movs	r1, #7
 8007d8c:	0018      	movs	r0, r3
 8007d8e:	f7ff f86b 	bl	8006e68 <ac>
 8007d92:	1e03      	subs	r3, r0, #0
 8007d94:	d10e      	bne.n	8007db4 <st_assign_or_call+0x1ac>
      if(!ex(c, T_RP, "expected ')'")) return false;
 8007d96:	4a53      	ldr	r2, [pc, #332]	@ (8007ee4 <st_assign_or_call+0x2dc>)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2106      	movs	r1, #6
 8007d9c:	0018      	movs	r0, r3
 8007d9e:	f7ff f87b 	bl	8006e98 <ex>
 8007da2:	0003      	movs	r3, r0
 8007da4:	001a      	movs	r2, r3
 8007da6:	2301      	movs	r3, #1
 8007da8:	4053      	eors	r3, r2
 8007daa:	b2db      	uxtb	r3, r3
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d003      	beq.n	8007db8 <st_assign_or_call+0x1b0>
 8007db0:	2300      	movs	r3, #0
 8007db2:	e086      	b.n	8007ec2 <st_assign_or_call+0x2ba>
      if (ac(c, T_COMMA)) continue;
 8007db4:	46c0      	nop			@ (mov r8, r8)
      if(!expr(c)) return false;
 8007db6:	e7c7      	b.n	8007d48 <st_assign_or_call+0x140>
      break;
 8007db8:	46c0      	nop			@ (mov r8, r8)
    }
  }

  if (id==2 && argc!=1){ set_err("wait/delay expects 1 arg", c->line); return false; }
 8007dba:	6a3b      	ldr	r3, [r7, #32]
 8007dbc:	2b02      	cmp	r3, #2
 8007dbe:	d10d      	bne.n	8007ddc <st_assign_or_call+0x1d4>
 8007dc0:	2327      	movs	r3, #39	@ 0x27
 8007dc2:	18fb      	adds	r3, r7, r3
 8007dc4:	781b      	ldrb	r3, [r3, #0]
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	d008      	beq.n	8007ddc <st_assign_or_call+0x1d4>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007dce:	4b46      	ldr	r3, [pc, #280]	@ (8007ee8 <st_assign_or_call+0x2e0>)
 8007dd0:	0011      	movs	r1, r2
 8007dd2:	0018      	movs	r0, r3
 8007dd4:	f7fe fd12 	bl	80067fc <set_err>
 8007dd8:	2300      	movs	r3, #0
 8007dda:	e072      	b.n	8007ec2 <st_assign_or_call+0x2ba>

  if(!emit_u8(c->p, OP_CALL) || !emit_u8(c->p, (uint8_t)id) || !emit_u8(c->p, argc)){ set_err("bytecode overflow", c->line); return false; }
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007de0:	2115      	movs	r1, #21
 8007de2:	0018      	movs	r0, r3
 8007de4:	f7fe fd22 	bl	800682c <emit_u8>
 8007de8:	0003      	movs	r3, r0
 8007dea:	001a      	movs	r2, r3
 8007dec:	2301      	movs	r3, #1
 8007dee:	4053      	eors	r3, r2
 8007df0:	b2db      	uxtb	r3, r3
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d11e      	bne.n	8007e34 <st_assign_or_call+0x22c>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dfa:	6a3a      	ldr	r2, [r7, #32]
 8007dfc:	b2d2      	uxtb	r2, r2
 8007dfe:	0011      	movs	r1, r2
 8007e00:	0018      	movs	r0, r3
 8007e02:	f7fe fd13 	bl	800682c <emit_u8>
 8007e06:	0003      	movs	r3, r0
 8007e08:	001a      	movs	r2, r3
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	4053      	eors	r3, r2
 8007e0e:	b2db      	uxtb	r3, r3
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d10f      	bne.n	8007e34 <st_assign_or_call+0x22c>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007e18:	2327      	movs	r3, #39	@ 0x27
 8007e1a:	18fb      	adds	r3, r7, r3
 8007e1c:	781b      	ldrb	r3, [r3, #0]
 8007e1e:	0019      	movs	r1, r3
 8007e20:	0010      	movs	r0, r2
 8007e22:	f7fe fd03 	bl	800682c <emit_u8>
 8007e26:	0003      	movs	r3, r0
 8007e28:	001a      	movs	r2, r3
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	4053      	eors	r3, r2
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d008      	beq.n	8007e46 <st_assign_or_call+0x23e>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007e38:	4b26      	ldr	r3, [pc, #152]	@ (8007ed4 <st_assign_or_call+0x2cc>)
 8007e3a:	0011      	movs	r1, r2
 8007e3c:	0018      	movs	r0, r3
 8007e3e:	f7fe fcdd 	bl	80067fc <set_err>
 8007e42:	2300      	movs	r3, #0
 8007e44:	e03d      	b.n	8007ec2 <st_assign_or_call+0x2ba>

  int dump = sym_get_or_add(&c->p->st, "__");
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e4a:	4a20      	ldr	r2, [pc, #128]	@ (8007ecc <st_assign_or_call+0x2c4>)
 8007e4c:	4694      	mov	ip, r2
 8007e4e:	4463      	add	r3, ip
 8007e50:	4a26      	ldr	r2, [pc, #152]	@ (8007eec <st_assign_or_call+0x2e4>)
 8007e52:	0011      	movs	r1, r2
 8007e54:	0018      	movs	r0, r3
 8007e56:	f7fe fe30 	bl	8006aba <sym_get_or_add>
 8007e5a:	0003      	movs	r3, r0
 8007e5c:	61fb      	str	r3, [r7, #28]
  if (dump<0){ set_err("too many variables", c->line); return false; }
 8007e5e:	69fb      	ldr	r3, [r7, #28]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	da08      	bge.n	8007e76 <st_assign_or_call+0x26e>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007e68:	4b19      	ldr	r3, [pc, #100]	@ (8007ed0 <st_assign_or_call+0x2c8>)
 8007e6a:	0011      	movs	r1, r2
 8007e6c:	0018      	movs	r0, r3
 8007e6e:	f7fe fcc5 	bl	80067fc <set_err>
 8007e72:	2300      	movs	r3, #0
 8007e74:	e025      	b.n	8007ec2 <st_assign_or_call+0x2ba>
  if(!emit_u8(c->p, OP_STORE) || !emit_u8(c->p, (uint8_t)dump)){ set_err("bytecode overflow", c->line); return false; }
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e7a:	2103      	movs	r1, #3
 8007e7c:	0018      	movs	r0, r3
 8007e7e:	f7fe fcd5 	bl	800682c <emit_u8>
 8007e82:	0003      	movs	r3, r0
 8007e84:	001a      	movs	r2, r3
 8007e86:	2301      	movs	r3, #1
 8007e88:	4053      	eors	r3, r2
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d10e      	bne.n	8007eae <st_assign_or_call+0x2a6>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e94:	69fa      	ldr	r2, [r7, #28]
 8007e96:	b2d2      	uxtb	r2, r2
 8007e98:	0011      	movs	r1, r2
 8007e9a:	0018      	movs	r0, r3
 8007e9c:	f7fe fcc6 	bl	800682c <emit_u8>
 8007ea0:	0003      	movs	r3, r0
 8007ea2:	001a      	movs	r2, r3
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	4053      	eors	r3, r2
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d008      	beq.n	8007ec0 <st_assign_or_call+0x2b8>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007eb2:	4b08      	ldr	r3, [pc, #32]	@ (8007ed4 <st_assign_or_call+0x2cc>)
 8007eb4:	0011      	movs	r1, r2
 8007eb6:	0018      	movs	r0, r3
 8007eb8:	f7fe fca0 	bl	80067fc <set_err>
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	e000      	b.n	8007ec2 <st_assign_or_call+0x2ba>
  return true;
 8007ec0:	2301      	movs	r3, #1
}
 8007ec2:	0018      	movs	r0, r3
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	b00b      	add	sp, #44	@ 0x2c
 8007ec8:	bd90      	pop	{r4, r7, pc}
 8007eca:	46c0      	nop			@ (mov r8, r8)
 8007ecc:	00000602 	.word	0x00000602
 8007ed0:	080258a8 	.word	0x080258a8
 8007ed4:	08025840 	.word	0x08025840
 8007ed8:	0802595c 	.word	0x0802595c
 8007edc:	08025854 	.word	0x08025854
 8007ee0:	08025868 	.word	0x08025868
 8007ee4:	08025878 	.word	0x08025878
 8007ee8:	08025974 	.word	0x08025974
 8007eec:	08025990 	.word	0x08025990

08007ef0 <stmt>:

static bool stmt(Ctx *c){
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b082      	sub	sp, #8
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  if (ac(c, T_IF)) return st_if(c);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2113      	movs	r1, #19
 8007efc:	0018      	movs	r0, r3
 8007efe:	f7fe ffb3 	bl	8006e68 <ac>
 8007f02:	1e03      	subs	r3, r0, #0
 8007f04:	d005      	beq.n	8007f12 <stmt+0x22>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	0018      	movs	r0, r3
 8007f0a:	f7ff fbdd 	bl	80076c8 <st_if>
 8007f0e:	0003      	movs	r3, r0
 8007f10:	e05e      	b.n	8007fd0 <stmt+0xe0>
  if (ac(c, T_WHILE)) return st_while(c);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2116      	movs	r1, #22
 8007f16:	0018      	movs	r0, r3
 8007f18:	f7fe ffa6 	bl	8006e68 <ac>
 8007f1c:	1e03      	subs	r3, r0, #0
 8007f1e:	d005      	beq.n	8007f2c <stmt+0x3c>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	0018      	movs	r0, r3
 8007f24:	f7ff fccc 	bl	80078c0 <st_while>
 8007f28:	0003      	movs	r3, r0
 8007f2a:	e051      	b.n	8007fd0 <stmt+0xe0>
  if (ac(c, T_REPEAT)) return st_repeat(c);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	211a      	movs	r1, #26
 8007f30:	0018      	movs	r0, r3
 8007f32:	f7fe ff99 	bl	8006e68 <ac>
 8007f36:	1e03      	subs	r3, r0, #0
 8007f38:	d005      	beq.n	8007f46 <stmt+0x56>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	0018      	movs	r0, r3
 8007f3e:	f7ff fd6f 	bl	8007a20 <st_repeat>
 8007f42:	0003      	movs	r3, r0
 8007f44:	e044      	b.n	8007fd0 <stmt+0xe0>
  if (ac(c, T_GOTO)) return st_goto(c);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	211c      	movs	r1, #28
 8007f4a:	0018      	movs	r0, r3
 8007f4c:	f7fe ff8c 	bl	8006e68 <ac>
 8007f50:	1e03      	subs	r3, r0, #0
 8007f52:	d005      	beq.n	8007f60 <stmt+0x70>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	0018      	movs	r0, r3
 8007f58:	f7ff fdc8 	bl	8007aec <st_goto>
 8007f5c:	0003      	movs	r3, r0
 8007f5e:	e037      	b.n	8007fd0 <stmt+0xe0>

  if (ac(c, T_BEGIN)){
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2118      	movs	r1, #24
 8007f64:	0018      	movs	r0, r3
 8007f66:	f7fe ff7f 	bl	8006e68 <ac>
 8007f6a:	1e03      	subs	r3, r0, #0
 8007f6c:	d015      	beq.n	8007f9a <stmt+0xaa>
    if(!stmt_list_until(c, T_END)) return false;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2119      	movs	r1, #25
 8007f72:	0018      	movs	r0, r3
 8007f74:	f7ff fb53 	bl	800761e <stmt_list_until>
 8007f78:	0003      	movs	r3, r0
 8007f7a:	001a      	movs	r2, r3
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	4053      	eors	r3, r2
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d001      	beq.n	8007f8a <stmt+0x9a>
 8007f86:	2300      	movs	r3, #0
 8007f88:	e022      	b.n	8007fd0 <stmt+0xe0>
    return ex(c, T_END, "expected 'end'");
 8007f8a:	4a13      	ldr	r2, [pc, #76]	@ (8007fd8 <stmt+0xe8>)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2119      	movs	r1, #25
 8007f90:	0018      	movs	r0, r3
 8007f92:	f7fe ff81 	bl	8006e98 <ex>
 8007f96:	0003      	movs	r3, r0
 8007f98:	e01a      	b.n	8007fd0 <stmt+0xe0>
  }
  if (ac(c, T_END)) return true;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2119      	movs	r1, #25
 8007f9e:	0018      	movs	r0, r3
 8007fa0:	f7fe ff62 	bl	8006e68 <ac>
 8007fa4:	1e03      	subs	r3, r0, #0
 8007fa6:	d001      	beq.n	8007fac <stmt+0xbc>
 8007fa8:	2301      	movs	r3, #1
 8007faa:	e011      	b.n	8007fd0 <stmt+0xe0>

  if (c->lx.cur.k == T_ID) return st_assign_or_call(c);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	7a1b      	ldrb	r3, [r3, #8]
 8007fb0:	2b02      	cmp	r3, #2
 8007fb2:	d105      	bne.n	8007fc0 <stmt+0xd0>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	0018      	movs	r0, r3
 8007fb8:	f7ff fe26 	bl	8007c08 <st_assign_or_call>
 8007fbc:	0003      	movs	r3, r0
 8007fbe:	e007      	b.n	8007fd0 <stmt+0xe0>
  set_err("expected statement", c->line);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007fc4:	4b05      	ldr	r3, [pc, #20]	@ (8007fdc <stmt+0xec>)
 8007fc6:	0011      	movs	r1, r2
 8007fc8:	0018      	movs	r0, r3
 8007fca:	f7fe fc17 	bl	80067fc <set_err>
  return false;
 8007fce:	2300      	movs	r3, #0
}
 8007fd0:	0018      	movs	r0, r3
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	b002      	add	sp, #8
 8007fd6:	bd80      	pop	{r7, pc}
 8007fd8:	080258e0 	.word	0x080258e0
 8007fdc:	08025994 	.word	0x08025994

08007fe0 <compile_program>:

static int editor_index_by_line(const mp_editor_t *ed, uint16_t line_no);

static bool compile_program(const mp_editor_t *ed, program_t *out){
 8007fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fe2:	4cdb      	ldr	r4, [pc, #876]	@ (8008350 <compile_program+0x370>)
 8007fe4:	44a5      	add	sp, r4
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	6078      	str	r0, [r7, #4]
 8007fea:	6039      	str	r1, [r7, #0]
  memset(out, 0, sizeof(*out));
 8007fec:	4ad9      	ldr	r2, [pc, #868]	@ (8008354 <compile_program+0x374>)
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	2100      	movs	r1, #0
 8007ff2:	0018      	movs	r0, r3
 8007ff4:	f018 fe8a 	bl	8020d0c <memset>
  for (uint8_t i=0;i<MP_MAX_LINES;i++) out->line_addr[i]=0xFFFFu;
 8007ff8:	4bd7      	ldr	r3, [pc, #860]	@ (8008358 <compile_program+0x378>)
 8007ffa:	18fb      	adds	r3, r7, r3
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	701a      	strb	r2, [r3, #0]
 8008000:	e011      	b.n	8008026 <compile_program+0x46>
 8008002:	49d5      	ldr	r1, [pc, #852]	@ (8008358 <compile_program+0x378>)
 8008004:	187b      	adds	r3, r7, r1
 8008006:	781b      	ldrb	r3, [r3, #0]
 8008008:	683a      	ldr	r2, [r7, #0]
 800800a:	48d4      	ldr	r0, [pc, #848]	@ (800835c <compile_program+0x37c>)
 800800c:	4684      	mov	ip, r0
 800800e:	4463      	add	r3, ip
 8008010:	005b      	lsls	r3, r3, #1
 8008012:	18d3      	adds	r3, r2, r3
 8008014:	3304      	adds	r3, #4
 8008016:	2201      	movs	r2, #1
 8008018:	4252      	negs	r2, r2
 800801a:	801a      	strh	r2, [r3, #0]
 800801c:	187b      	adds	r3, r7, r1
 800801e:	781a      	ldrb	r2, [r3, #0]
 8008020:	187b      	adds	r3, r7, r1
 8008022:	3201      	adds	r2, #1
 8008024:	701a      	strb	r2, [r3, #0]
 8008026:	4bcc      	ldr	r3, [pc, #816]	@ (8008358 <compile_program+0x378>)
 8008028:	18fb      	adds	r3, r7, r3
 800802a:	781b      	ldrb	r3, [r3, #0]
 800802c:	2b31      	cmp	r3, #49	@ 0x31
 800802e:	d9e8      	bls.n	8008002 <compile_program+0x22>
  g_err=0; g_err_line=-1;
 8008030:	4bcb      	ldr	r3, [pc, #812]	@ (8008360 <compile_program+0x380>)
 8008032:	2200      	movs	r2, #0
 8008034:	601a      	str	r2, [r3, #0]
 8008036:	4bcb      	ldr	r3, [pc, #812]	@ (8008364 <compile_program+0x384>)
 8008038:	2201      	movs	r2, #1
 800803a:	4252      	negs	r2, r2
 800803c:	601a      	str	r2, [r3, #0]
  if (MP_MAX_VARS < SYSVAR_COUNT + 8){
    set_err("MP_MAX_VARS too small for system vars", -1);
    return false;
  }

  if (ed->count == 0){
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	4ac9      	ldr	r2, [pc, #804]	@ (8008368 <compile_program+0x388>)
 8008042:	5c9b      	ldrb	r3, [r3, r2]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d118      	bne.n	800807a <compile_program+0x9a>
    if(!emit_u8(out, OP_HALT)) set_err("bytecode overflow", -1);
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	2100      	movs	r1, #0
 800804c:	0018      	movs	r0, r3
 800804e:	f7fe fbed 	bl	800682c <emit_u8>
 8008052:	0003      	movs	r3, r0
 8008054:	001a      	movs	r2, r3
 8008056:	2301      	movs	r3, #1
 8008058:	4053      	eors	r3, r2
 800805a:	b2db      	uxtb	r3, r3
 800805c:	2b00      	cmp	r3, #0
 800805e:	d006      	beq.n	800806e <compile_program+0x8e>
 8008060:	2301      	movs	r3, #1
 8008062:	425a      	negs	r2, r3
 8008064:	4bc1      	ldr	r3, [pc, #772]	@ (800836c <compile_program+0x38c>)
 8008066:	0011      	movs	r1, r2
 8008068:	0018      	movs	r0, r3
 800806a:	f7fe fbc7 	bl	80067fc <set_err>
    return (g_err==0);
 800806e:	4bbc      	ldr	r3, [pc, #752]	@ (8008360 <compile_program+0x380>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	425a      	negs	r2, r3
 8008074:	4153      	adcs	r3, r2
 8008076:	b2db      	uxtb	r3, r3
 8008078:	e1a7      	b.n	80083ca <compile_program+0x3ea>
  }

  char buf[MP_MAX_LINES * MP_LINE_LEN];
  uint16_t line_nos[MP_MAX_LINES];
  size_t pos = 0;
 800807a:	2300      	movs	r3, #0
 800807c:	4abc      	ldr	r2, [pc, #752]	@ (8008370 <compile_program+0x390>)
 800807e:	18ba      	adds	r2, r7, r2
 8008080:	6013      	str	r3, [r2, #0]
  for (uint8_t i=0;i<ed->count;i++){
 8008082:	4bbc      	ldr	r3, [pc, #752]	@ (8008374 <compile_program+0x394>)
 8008084:	18fb      	adds	r3, r7, r3
 8008086:	2200      	movs	r2, #0
 8008088:	701a      	strb	r2, [r3, #0]
 800808a:	e06c      	b.n	8008166 <compile_program+0x186>
    line_nos[i] = (uint16_t)ed->lines[i].line_no;
 800808c:	4cb9      	ldr	r4, [pc, #740]	@ (8008374 <compile_program+0x394>)
 800808e:	193b      	adds	r3, r7, r4
 8008090:	781a      	ldrb	r2, [r3, #0]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	214c      	movs	r1, #76	@ 0x4c
 8008096:	434a      	muls	r2, r1
 8008098:	58d1      	ldr	r1, [r2, r3]
 800809a:	193b      	adds	r3, r7, r4
 800809c:	781a      	ldrb	r2, [r3, #0]
 800809e:	b289      	uxth	r1, r1
 80080a0:	4bb5      	ldr	r3, [pc, #724]	@ (8008378 <compile_program+0x398>)
 80080a2:	20ec      	movs	r0, #236	@ 0xec
 80080a4:	0100      	lsls	r0, r0, #4
 80080a6:	181b      	adds	r3, r3, r0
 80080a8:	19db      	adds	r3, r3, r7
 80080aa:	0052      	lsls	r2, r2, #1
 80080ac:	52d1      	strh	r1, [r2, r3]
    size_t len = strnlen(ed->lines[i].text, MP_LINE_LEN-1);
 80080ae:	193b      	adds	r3, r7, r4
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	224c      	movs	r2, #76	@ 0x4c
 80080b4:	4353      	muls	r3, r2
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	18d3      	adds	r3, r2, r3
 80080ba:	3304      	adds	r3, #4
 80080bc:	2147      	movs	r1, #71	@ 0x47
 80080be:	0018      	movs	r0, r3
 80080c0:	f018 fe51 	bl	8020d66 <strnlen>
 80080c4:	0003      	movs	r3, r0
 80080c6:	49ad      	ldr	r1, [pc, #692]	@ (800837c <compile_program+0x39c>)
 80080c8:	187a      	adds	r2, r7, r1
 80080ca:	6013      	str	r3, [r2, #0]
    if (pos + len + 1 >= sizeof(buf)){
 80080cc:	4ba8      	ldr	r3, [pc, #672]	@ (8008370 <compile_program+0x390>)
 80080ce:	18fb      	adds	r3, r7, r3
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	187b      	adds	r3, r7, r1
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	18d3      	adds	r3, r2, r3
 80080d8:	1c5a      	adds	r2, r3, #1
 80080da:	23e1      	movs	r3, #225	@ 0xe1
 80080dc:	011b      	lsls	r3, r3, #4
 80080de:	429a      	cmp	r2, r3
 80080e0:	d30c      	bcc.n	80080fc <compile_program+0x11c>
      set_err("program too long", ed->lines[i].line_no);
 80080e2:	193b      	adds	r3, r7, r4
 80080e4:	781a      	ldrb	r2, [r3, #0]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	214c      	movs	r1, #76	@ 0x4c
 80080ea:	434a      	muls	r2, r1
 80080ec:	58d2      	ldr	r2, [r2, r3]
 80080ee:	4ba4      	ldr	r3, [pc, #656]	@ (8008380 <compile_program+0x3a0>)
 80080f0:	0011      	movs	r1, r2
 80080f2:	0018      	movs	r0, r3
 80080f4:	f7fe fb82 	bl	80067fc <set_err>
      return false;
 80080f8:	2300      	movs	r3, #0
 80080fa:	e166      	b.n	80083ca <compile_program+0x3ea>
    }
    memcpy(&buf[pos], ed->lines[i].text, len);
 80080fc:	239c      	movs	r3, #156	@ 0x9c
 80080fe:	18fa      	adds	r2, r7, r3
 8008100:	4c9b      	ldr	r4, [pc, #620]	@ (8008370 <compile_program+0x390>)
 8008102:	193b      	adds	r3, r7, r4
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	18d0      	adds	r0, r2, r3
 8008108:	4d9a      	ldr	r5, [pc, #616]	@ (8008374 <compile_program+0x394>)
 800810a:	197b      	adds	r3, r7, r5
 800810c:	781b      	ldrb	r3, [r3, #0]
 800810e:	224c      	movs	r2, #76	@ 0x4c
 8008110:	4353      	muls	r3, r2
 8008112:	687a      	ldr	r2, [r7, #4]
 8008114:	18d3      	adds	r3, r2, r3
 8008116:	3304      	adds	r3, #4
 8008118:	4e98      	ldr	r6, [pc, #608]	@ (800837c <compile_program+0x39c>)
 800811a:	19ba      	adds	r2, r7, r6
 800811c:	6812      	ldr	r2, [r2, #0]
 800811e:	0019      	movs	r1, r3
 8008120:	f018 fecc 	bl	8020ebc <memcpy>
    pos += len;
 8008124:	193b      	adds	r3, r7, r4
 8008126:	681a      	ldr	r2, [r3, #0]
 8008128:	19bb      	adds	r3, r7, r6
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	18d3      	adds	r3, r2, r3
 800812e:	193a      	adds	r2, r7, r4
 8008130:	6013      	str	r3, [r2, #0]
    if (i + 1 < ed->count) buf[pos++] = '\n';
 8008132:	197b      	adds	r3, r7, r5
 8008134:	781b      	ldrb	r3, [r3, #0]
 8008136:	3301      	adds	r3, #1
 8008138:	687a      	ldr	r2, [r7, #4]
 800813a:	498b      	ldr	r1, [pc, #556]	@ (8008368 <compile_program+0x388>)
 800813c:	5c52      	ldrb	r2, [r2, r1]
 800813e:	4293      	cmp	r3, r2
 8008140:	da0b      	bge.n	800815a <compile_program+0x17a>
 8008142:	193b      	adds	r3, r7, r4
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	1c5a      	adds	r2, r3, #1
 8008148:	1939      	adds	r1, r7, r4
 800814a:	600a      	str	r2, [r1, #0]
 800814c:	4a8d      	ldr	r2, [pc, #564]	@ (8008384 <compile_program+0x3a4>)
 800814e:	21ec      	movs	r1, #236	@ 0xec
 8008150:	0109      	lsls	r1, r1, #4
 8008152:	1852      	adds	r2, r2, r1
 8008154:	19d2      	adds	r2, r2, r7
 8008156:	210a      	movs	r1, #10
 8008158:	54d1      	strb	r1, [r2, r3]
  for (uint8_t i=0;i<ed->count;i++){
 800815a:	4986      	ldr	r1, [pc, #536]	@ (8008374 <compile_program+0x394>)
 800815c:	187b      	adds	r3, r7, r1
 800815e:	781a      	ldrb	r2, [r3, #0]
 8008160:	187b      	adds	r3, r7, r1
 8008162:	3201      	adds	r2, #1
 8008164:	701a      	strb	r2, [r3, #0]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	4a7f      	ldr	r2, [pc, #508]	@ (8008368 <compile_program+0x388>)
 800816a:	5c9b      	ldrb	r3, [r3, r2]
 800816c:	4a81      	ldr	r2, [pc, #516]	@ (8008374 <compile_program+0x394>)
 800816e:	18ba      	adds	r2, r7, r2
 8008170:	7812      	ldrb	r2, [r2, #0]
 8008172:	429a      	cmp	r2, r3
 8008174:	d38a      	bcc.n	800808c <compile_program+0xac>
  }
  buf[pos] = 0;
 8008176:	4b83      	ldr	r3, [pc, #524]	@ (8008384 <compile_program+0x3a4>)
 8008178:	24ec      	movs	r4, #236	@ 0xec
 800817a:	0124      	lsls	r4, r4, #4
 800817c:	191b      	adds	r3, r3, r4
 800817e:	19da      	adds	r2, r3, r7
 8008180:	4b7b      	ldr	r3, [pc, #492]	@ (8008370 <compile_program+0x390>)
 8008182:	18fb      	adds	r3, r7, r3
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	18d3      	adds	r3, r2, r3
 8008188:	2200      	movs	r2, #0
 800818a:	701a      	strb	r2, [r3, #0]

  Ctx c; memset(&c, 0, sizeof(c));
 800818c:	2508      	movs	r5, #8
 800818e:	197b      	adds	r3, r7, r5
 8008190:	2230      	movs	r2, #48	@ 0x30
 8008192:	2100      	movs	r1, #0
 8008194:	0018      	movs	r0, r3
 8008196:	f018 fdb9 	bl	8020d0c <memset>
  c.p = out;
 800819a:	4b7b      	ldr	r3, [pc, #492]	@ (8008388 <compile_program+0x3a8>)
 800819c:	191b      	adds	r3, r3, r4
 800819e:	19db      	adds	r3, r3, r7
 80081a0:	683a      	ldr	r2, [r7, #0]
 80081a2:	625a      	str	r2, [r3, #36]	@ 0x24
  c.line_count = ed->count;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	4a70      	ldr	r2, [pc, #448]	@ (8008368 <compile_program+0x388>)
 80081a8:	5c99      	ldrb	r1, [r3, r2]
 80081aa:	4b77      	ldr	r3, [pc, #476]	@ (8008388 <compile_program+0x3a8>)
 80081ac:	191b      	adds	r3, r3, r4
 80081ae:	19db      	adds	r3, r3, r7
 80081b0:	222c      	movs	r2, #44	@ 0x2c
 80081b2:	5499      	strb	r1, [r3, r2]
  c.last_line_idx = -1;
 80081b4:	4b74      	ldr	r3, [pc, #464]	@ (8008388 <compile_program+0x3a8>)
 80081b6:	191b      	adds	r3, r3, r4
 80081b8:	19db      	adds	r3, r3, r7
 80081ba:	2201      	movs	r2, #1
 80081bc:	4252      	negs	r2, r2
 80081be:	85da      	strh	r2, [r3, #46]	@ 0x2e
  lex_init_prog(&c.lx, buf, line_nos, ed->count);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	4a69      	ldr	r2, [pc, #420]	@ (8008368 <compile_program+0x388>)
 80081c4:	5c9b      	ldrb	r3, [r3, r2]
 80081c6:	2238      	movs	r2, #56	@ 0x38
 80081c8:	18ba      	adds	r2, r7, r2
 80081ca:	219c      	movs	r1, #156	@ 0x9c
 80081cc:	1879      	adds	r1, r7, r1
 80081ce:	1978      	adds	r0, r7, r5
 80081d0:	f7fd ffca 	bl	8006168 <lex_init_prog>
  nx(&c);
 80081d4:	197b      	adds	r3, r7, r5
 80081d6:	0018      	movs	r0, r3
 80081d8:	f7fe fdc0 	bl	8006d5c <nx>
  if(!stmt_list_until(&c, T_EOF)) return false;
 80081dc:	197b      	adds	r3, r7, r5
 80081de:	2100      	movs	r1, #0
 80081e0:	0018      	movs	r0, r3
 80081e2:	f7ff fa1c 	bl	800761e <stmt_list_until>
 80081e6:	0003      	movs	r3, r0
 80081e8:	001a      	movs	r2, r3
 80081ea:	2301      	movs	r3, #1
 80081ec:	4053      	eors	r3, r2
 80081ee:	b2db      	uxtb	r3, r3
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d001      	beq.n	80081f8 <compile_program+0x218>
 80081f4:	2300      	movs	r3, #0
 80081f6:	e0e8      	b.n	80083ca <compile_program+0x3ea>

  if (!g_err){
 80081f8:	4b59      	ldr	r3, [pc, #356]	@ (8008360 <compile_program+0x380>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d112      	bne.n	8008226 <compile_program+0x246>
    if(!emit_u8(out, OP_HALT)) set_err("bytecode overflow", -1);
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	2100      	movs	r1, #0
 8008204:	0018      	movs	r0, r3
 8008206:	f7fe fb11 	bl	800682c <emit_u8>
 800820a:	0003      	movs	r3, r0
 800820c:	001a      	movs	r2, r3
 800820e:	2301      	movs	r3, #1
 8008210:	4053      	eors	r3, r2
 8008212:	b2db      	uxtb	r3, r3
 8008214:	2b00      	cmp	r3, #0
 8008216:	d006      	beq.n	8008226 <compile_program+0x246>
 8008218:	2301      	movs	r3, #1
 800821a:	425a      	negs	r2, r3
 800821c:	4b53      	ldr	r3, [pc, #332]	@ (800836c <compile_program+0x38c>)
 800821e:	0011      	movs	r1, r2
 8008220:	0018      	movs	r0, r3
 8008222:	f7fe faeb 	bl	80067fc <set_err>
  }

  for (uint8_t i=0;i<ed->count;i++){
 8008226:	4b59      	ldr	r3, [pc, #356]	@ (800838c <compile_program+0x3ac>)
 8008228:	18fb      	adds	r3, r7, r3
 800822a:	2200      	movs	r2, #0
 800822c:	701a      	strb	r2, [r3, #0]
 800822e:	e022      	b.n	8008276 <compile_program+0x296>
    if (out->line_addr[i] == 0xFFFFu) out->line_addr[i] = out->len;
 8008230:	4956      	ldr	r1, [pc, #344]	@ (800838c <compile_program+0x3ac>)
 8008232:	187b      	adds	r3, r7, r1
 8008234:	781b      	ldrb	r3, [r3, #0]
 8008236:	683a      	ldr	r2, [r7, #0]
 8008238:	4848      	ldr	r0, [pc, #288]	@ (800835c <compile_program+0x37c>)
 800823a:	4684      	mov	ip, r0
 800823c:	4463      	add	r3, ip
 800823e:	005b      	lsls	r3, r3, #1
 8008240:	18d3      	adds	r3, r2, r3
 8008242:	3304      	adds	r3, #4
 8008244:	881b      	ldrh	r3, [r3, #0]
 8008246:	4a52      	ldr	r2, [pc, #328]	@ (8008390 <compile_program+0x3b0>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d10e      	bne.n	800826a <compile_program+0x28a>
 800824c:	187b      	adds	r3, r7, r1
 800824e:	781b      	ldrb	r3, [r3, #0]
 8008250:	6839      	ldr	r1, [r7, #0]
 8008252:	22c0      	movs	r2, #192	@ 0xc0
 8008254:	00d2      	lsls	r2, r2, #3
 8008256:	5a89      	ldrh	r1, [r1, r2]
 8008258:	683a      	ldr	r2, [r7, #0]
 800825a:	4840      	ldr	r0, [pc, #256]	@ (800835c <compile_program+0x37c>)
 800825c:	4684      	mov	ip, r0
 800825e:	4463      	add	r3, ip
 8008260:	005b      	lsls	r3, r3, #1
 8008262:	18d3      	adds	r3, r2, r3
 8008264:	3304      	adds	r3, #4
 8008266:	1c0a      	adds	r2, r1, #0
 8008268:	801a      	strh	r2, [r3, #0]
  for (uint8_t i=0;i<ed->count;i++){
 800826a:	4948      	ldr	r1, [pc, #288]	@ (800838c <compile_program+0x3ac>)
 800826c:	187b      	adds	r3, r7, r1
 800826e:	781a      	ldrb	r2, [r3, #0]
 8008270:	187b      	adds	r3, r7, r1
 8008272:	3201      	adds	r2, #1
 8008274:	701a      	strb	r2, [r3, #0]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	4a3b      	ldr	r2, [pc, #236]	@ (8008368 <compile_program+0x388>)
 800827a:	5c9b      	ldrb	r3, [r3, r2]
 800827c:	4a43      	ldr	r2, [pc, #268]	@ (800838c <compile_program+0x3ac>)
 800827e:	18ba      	adds	r2, r7, r2
 8008280:	7812      	ldrb	r2, [r2, #0]
 8008282:	429a      	cmp	r2, r3
 8008284:	d3d4      	bcc.n	8008230 <compile_program+0x250>
  }

  if (!g_err){
 8008286:	4b36      	ldr	r3, [pc, #216]	@ (8008360 <compile_program+0x380>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d000      	beq.n	8008290 <compile_program+0x2b0>
 800828e:	e097      	b.n	80083c0 <compile_program+0x3e0>
    for (uint8_t f=0; f<out->fix_n; f++){
 8008290:	4b40      	ldr	r3, [pc, #256]	@ (8008394 <compile_program+0x3b4>)
 8008292:	18fb      	adds	r3, r7, r3
 8008294:	2200      	movs	r2, #0
 8008296:	701a      	strb	r2, [r3, #0]
 8008298:	e088      	b.n	80083ac <compile_program+0x3cc>
      int idx = editor_index_by_line(ed, out->fix[f].line_no);
 800829a:	4c3e      	ldr	r4, [pc, #248]	@ (8008394 <compile_program+0x3b4>)
 800829c:	193b      	adds	r3, r7, r4
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	683a      	ldr	r2, [r7, #0]
 80082a2:	2187      	movs	r1, #135	@ 0x87
 80082a4:	0089      	lsls	r1, r1, #2
 80082a6:	468c      	mov	ip, r1
 80082a8:	4463      	add	r3, ip
 80082aa:	009b      	lsls	r3, r3, #2
 80082ac:	5a9a      	ldrh	r2, [r3, r2]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	0011      	movs	r1, r2
 80082b2:	0018      	movs	r0, r3
 80082b4:	f000 f894 	bl	80083e0 <editor_index_by_line>
 80082b8:	0003      	movs	r3, r0
 80082ba:	22eb      	movs	r2, #235	@ 0xeb
 80082bc:	0112      	lsls	r2, r2, #4
 80082be:	18b9      	adds	r1, r7, r2
 80082c0:	600b      	str	r3, [r1, #0]
      if (idx < 0){ set_err("goto target line not found", (int)out->fix[f].line_no); break; }
 80082c2:	18bb      	adds	r3, r7, r2
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	da0f      	bge.n	80082ea <compile_program+0x30a>
 80082ca:	193b      	adds	r3, r7, r4
 80082cc:	781b      	ldrb	r3, [r3, #0]
 80082ce:	683a      	ldr	r2, [r7, #0]
 80082d0:	2187      	movs	r1, #135	@ 0x87
 80082d2:	0089      	lsls	r1, r1, #2
 80082d4:	468c      	mov	ip, r1
 80082d6:	4463      	add	r3, ip
 80082d8:	009b      	lsls	r3, r3, #2
 80082da:	5a9b      	ldrh	r3, [r3, r2]
 80082dc:	001a      	movs	r2, r3
 80082de:	4b2e      	ldr	r3, [pc, #184]	@ (8008398 <compile_program+0x3b8>)
 80082e0:	0011      	movs	r1, r2
 80082e2:	0018      	movs	r0, r3
 80082e4:	f7fe fa8a 	bl	80067fc <set_err>
 80082e8:	e06a      	b.n	80083c0 <compile_program+0x3e0>
      if(!patch_u16(out, out->fix[f].bc_patch, out->line_addr[idx])) { set_err("patch failed", (int)out->fix[f].line_no); break; }
 80082ea:	4c2a      	ldr	r4, [pc, #168]	@ (8008394 <compile_program+0x3b4>)
 80082ec:	193b      	adds	r3, r7, r4
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	683a      	ldr	r2, [r7, #0]
 80082f2:	2187      	movs	r1, #135	@ 0x87
 80082f4:	0089      	lsls	r1, r1, #2
 80082f6:	468c      	mov	ip, r1
 80082f8:	4463      	add	r3, ip
 80082fa:	009b      	lsls	r3, r3, #2
 80082fc:	18d3      	adds	r3, r2, r3
 80082fe:	3302      	adds	r3, #2
 8008300:	8819      	ldrh	r1, [r3, #0]
 8008302:	683a      	ldr	r2, [r7, #0]
 8008304:	23eb      	movs	r3, #235	@ 0xeb
 8008306:	011b      	lsls	r3, r3, #4
 8008308:	18fb      	adds	r3, r7, r3
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4813      	ldr	r0, [pc, #76]	@ (800835c <compile_program+0x37c>)
 800830e:	4684      	mov	ip, r0
 8008310:	4463      	add	r3, ip
 8008312:	005b      	lsls	r3, r3, #1
 8008314:	18d3      	adds	r3, r2, r3
 8008316:	3304      	adds	r3, #4
 8008318:	881a      	ldrh	r2, [r3, #0]
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	0018      	movs	r0, r3
 800831e:	f7fe fb58 	bl	80069d2 <patch_u16>
 8008322:	0003      	movs	r3, r0
 8008324:	001a      	movs	r2, r3
 8008326:	2301      	movs	r3, #1
 8008328:	4053      	eors	r3, r2
 800832a:	b2db      	uxtb	r3, r3
 800832c:	2b00      	cmp	r3, #0
 800832e:	d037      	beq.n	80083a0 <compile_program+0x3c0>
 8008330:	193b      	adds	r3, r7, r4
 8008332:	781b      	ldrb	r3, [r3, #0]
 8008334:	683a      	ldr	r2, [r7, #0]
 8008336:	2187      	movs	r1, #135	@ 0x87
 8008338:	0089      	lsls	r1, r1, #2
 800833a:	468c      	mov	ip, r1
 800833c:	4463      	add	r3, ip
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	5a9b      	ldrh	r3, [r3, r2]
 8008342:	001a      	movs	r2, r3
 8008344:	4b15      	ldr	r3, [pc, #84]	@ (800839c <compile_program+0x3bc>)
 8008346:	0011      	movs	r1, r2
 8008348:	0018      	movs	r0, r3
 800834a:	f7fe fa57 	bl	80067fc <set_err>
 800834e:	e037      	b.n	80083c0 <compile_program+0x3e0>
 8008350:	fffff13c 	.word	0xfffff13c
 8008354:	00000932 	.word	0x00000932
 8008358:	00000ebf 	.word	0x00000ebf
 800835c:	00000404 	.word	0x00000404
 8008360:	20000924 	.word	0x20000924
 8008364:	20000004 	.word	0x20000004
 8008368:	00000ed8 	.word	0x00000ed8
 800836c:	08025840 	.word	0x08025840
 8008370:	00000eb8 	.word	0x00000eb8
 8008374:	00000eb7 	.word	0x00000eb7
 8008378:	fffff178 	.word	0xfffff178
 800837c:	00000eac 	.word	0x00000eac
 8008380:	080259a8 	.word	0x080259a8
 8008384:	fffff1dc 	.word	0xfffff1dc
 8008388:	fffff148 	.word	0xfffff148
 800838c:	00000eb6 	.word	0x00000eb6
 8008390:	0000ffff 	.word	0x0000ffff
 8008394:	00000eb5 	.word	0x00000eb5
 8008398:	080259bc 	.word	0x080259bc
 800839c:	08025900 	.word	0x08025900
    for (uint8_t f=0; f<out->fix_n; f++){
 80083a0:	490c      	ldr	r1, [pc, #48]	@ (80083d4 <compile_program+0x3f4>)
 80083a2:	187b      	adds	r3, r7, r1
 80083a4:	781a      	ldrb	r2, [r3, #0]
 80083a6:	187b      	adds	r3, r7, r1
 80083a8:	3201      	adds	r2, #1
 80083aa:	701a      	strb	r2, [r3, #0]
 80083ac:	683a      	ldr	r2, [r7, #0]
 80083ae:	2393      	movs	r3, #147	@ 0x93
 80083b0:	011b      	lsls	r3, r3, #4
 80083b2:	5cd3      	ldrb	r3, [r2, r3]
 80083b4:	4a07      	ldr	r2, [pc, #28]	@ (80083d4 <compile_program+0x3f4>)
 80083b6:	18ba      	adds	r2, r7, r2
 80083b8:	7812      	ldrb	r2, [r2, #0]
 80083ba:	429a      	cmp	r2, r3
 80083bc:	d200      	bcs.n	80083c0 <compile_program+0x3e0>
 80083be:	e76c      	b.n	800829a <compile_program+0x2ba>
    }
  }
  return (g_err==0);
 80083c0:	4b05      	ldr	r3, [pc, #20]	@ (80083d8 <compile_program+0x3f8>)
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	425a      	negs	r2, r3
 80083c6:	4153      	adcs	r3, r2
 80083c8:	b2db      	uxtb	r3, r3
}
 80083ca:	0018      	movs	r0, r3
 80083cc:	46bd      	mov	sp, r7
 80083ce:	4b03      	ldr	r3, [pc, #12]	@ (80083dc <compile_program+0x3fc>)
 80083d0:	449d      	add	sp, r3
 80083d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083d4:	00000eb5 	.word	0x00000eb5
 80083d8:	20000924 	.word	0x20000924
 80083dc:	00000ec4 	.word	0x00000ec4

080083e0 <editor_index_by_line>:

static int editor_index_by_line(const mp_editor_t *ed, uint16_t line_no){
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b084      	sub	sp, #16
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
 80083e8:	000a      	movs	r2, r1
 80083ea:	1cbb      	adds	r3, r7, #2
 80083ec:	801a      	strh	r2, [r3, #0]
  for (uint8_t i=0;i<ed->count;i++) if (ed->lines[i].line_no == (int)line_no) return i;
 80083ee:	230f      	movs	r3, #15
 80083f0:	18fb      	adds	r3, r7, r3
 80083f2:	2200      	movs	r2, #0
 80083f4:	701a      	strb	r2, [r3, #0]
 80083f6:	e013      	b.n	8008420 <editor_index_by_line+0x40>
 80083f8:	200f      	movs	r0, #15
 80083fa:	183b      	adds	r3, r7, r0
 80083fc:	781a      	ldrb	r2, [r3, #0]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	214c      	movs	r1, #76	@ 0x4c
 8008402:	434a      	muls	r2, r1
 8008404:	58d2      	ldr	r2, [r2, r3]
 8008406:	1cbb      	adds	r3, r7, #2
 8008408:	881b      	ldrh	r3, [r3, #0]
 800840a:	429a      	cmp	r2, r3
 800840c:	d102      	bne.n	8008414 <editor_index_by_line+0x34>
 800840e:	183b      	adds	r3, r7, r0
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	e00f      	b.n	8008434 <editor_index_by_line+0x54>
 8008414:	210f      	movs	r1, #15
 8008416:	187b      	adds	r3, r7, r1
 8008418:	781a      	ldrb	r2, [r3, #0]
 800841a:	187b      	adds	r3, r7, r1
 800841c:	3201      	adds	r2, #1
 800841e:	701a      	strb	r2, [r3, #0]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	4a06      	ldr	r2, [pc, #24]	@ (800843c <editor_index_by_line+0x5c>)
 8008424:	5c9b      	ldrb	r3, [r3, r2]
 8008426:	220f      	movs	r2, #15
 8008428:	18ba      	adds	r2, r7, r2
 800842a:	7812      	ldrb	r2, [r2, #0]
 800842c:	429a      	cmp	r2, r3
 800842e:	d3e3      	bcc.n	80083f8 <editor_index_by_line+0x18>
  return -1;
 8008430:	2301      	movs	r3, #1
 8008432:	425b      	negs	r3, r3
}
 8008434:	0018      	movs	r0, r3
 8008436:	46bd      	mov	sp, r7
 8008438:	b004      	add	sp, #16
 800843a:	bd80      	pop	{r7, pc}
 800843c:	00000ed8 	.word	0x00000ed8

08008440 <vm_reset>:
  bool stop_req;
  bool sleeping;
  uint32_t wake_ms;
} vm_t;

static void vm_reset(vm_t *vm){
 8008440:	b580      	push	{r7, lr}
 8008442:	b082      	sub	sp, #8
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  memset(vm,0,sizeof(*vm));
 8008448:	23a8      	movs	r3, #168	@ 0xa8
 800844a:	005a      	lsls	r2, r3, #1
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2100      	movs	r1, #0
 8008450:	0018      	movs	r0, r3
 8008452:	f018 fc5b 	bl	8020d0c <memset>
  vm->running = true;
 8008456:	687a      	ldr	r2, [r7, #4]
 8008458:	23a3      	movs	r3, #163	@ 0xa3
 800845a:	005b      	lsls	r3, r3, #1
 800845c:	2101      	movs	r1, #1
 800845e:	54d1      	strb	r1, [r2, r3]
}
 8008460:	46c0      	nop			@ (mov r8, r8)
 8008462:	46bd      	mov	sp, r7
 8008464:	b002      	add	sp, #8
 8008466:	bd80      	pop	{r7, pc}

08008468 <push>:
static bool push(vm_t *vm, int32_t v){ if(vm->sp>=MP_STACK_SIZE) return false; vm->stack[vm->sp++]=v; return true; }
 8008468:	b580      	push	{r7, lr}
 800846a:	b082      	sub	sp, #8
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
 8008470:	6039      	str	r1, [r7, #0]
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	22a0      	movs	r2, #160	@ 0xa0
 8008476:	589b      	ldr	r3, [r3, r2]
 8008478:	2b27      	cmp	r3, #39	@ 0x27
 800847a:	dd01      	ble.n	8008480 <push+0x18>
 800847c:	2300      	movs	r3, #0
 800847e:	e00b      	b.n	8008498 <push+0x30>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	22a0      	movs	r2, #160	@ 0xa0
 8008484:	589b      	ldr	r3, [r3, r2]
 8008486:	1c59      	adds	r1, r3, #1
 8008488:	687a      	ldr	r2, [r7, #4]
 800848a:	20a0      	movs	r0, #160	@ 0xa0
 800848c:	5011      	str	r1, [r2, r0]
 800848e:	687a      	ldr	r2, [r7, #4]
 8008490:	009b      	lsls	r3, r3, #2
 8008492:	6839      	ldr	r1, [r7, #0]
 8008494:	5099      	str	r1, [r3, r2]
 8008496:	2301      	movs	r3, #1
 8008498:	0018      	movs	r0, r3
 800849a:	46bd      	mov	sp, r7
 800849c:	b002      	add	sp, #8
 800849e:	bd80      	pop	{r7, pc}

080084a0 <pop>:
static bool pop(vm_t *vm, int32_t *o){ if(vm->sp<=0) return false; *o=vm->stack[--vm->sp]; return true; }
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b082      	sub	sp, #8
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
 80084a8:	6039      	str	r1, [r7, #0]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	22a0      	movs	r2, #160	@ 0xa0
 80084ae:	589b      	ldr	r3, [r3, r2]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	dc01      	bgt.n	80084b8 <pop+0x18>
 80084b4:	2300      	movs	r3, #0
 80084b6:	e00f      	b.n	80084d8 <pop+0x38>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	22a0      	movs	r2, #160	@ 0xa0
 80084bc:	589b      	ldr	r3, [r3, r2]
 80084be:	1e5a      	subs	r2, r3, #1
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	21a0      	movs	r1, #160	@ 0xa0
 80084c4:	505a      	str	r2, [r3, r1]
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	22a0      	movs	r2, #160	@ 0xa0
 80084ca:	589a      	ldr	r2, [r3, r2]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	0092      	lsls	r2, r2, #2
 80084d0:	58d2      	ldr	r2, [r2, r3]
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	601a      	str	r2, [r3, #0]
 80084d6:	2301      	movs	r3, #1
 80084d8:	0018      	movs	r0, r3
 80084da:	46bd      	mov	sp, r7
 80084dc:	b002      	add	sp, #8
 80084de:	bd80      	pop	{r7, pc}

080084e0 <rd_u16>:
static uint16_t rd_u16(const uint8_t *bc, uint16_t *ip){ uint16_t v=(uint16_t)bc[*ip] | ((uint16_t)bc[*ip+1]<<8); *ip+=2; return v; }
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b084      	sub	sp, #16
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	6039      	str	r1, [r7, #0]
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	881b      	ldrh	r3, [r3, #0]
 80084ee:	001a      	movs	r2, r3
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	189b      	adds	r3, r3, r2
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	b21a      	sxth	r2, r3
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	881b      	ldrh	r3, [r3, #0]
 80084fc:	3301      	adds	r3, #1
 80084fe:	6879      	ldr	r1, [r7, #4]
 8008500:	18cb      	adds	r3, r1, r3
 8008502:	781b      	ldrb	r3, [r3, #0]
 8008504:	b21b      	sxth	r3, r3
 8008506:	021b      	lsls	r3, r3, #8
 8008508:	b21b      	sxth	r3, r3
 800850a:	4313      	orrs	r3, r2
 800850c:	b21a      	sxth	r2, r3
 800850e:	210e      	movs	r1, #14
 8008510:	187b      	adds	r3, r7, r1
 8008512:	801a      	strh	r2, [r3, #0]
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	881b      	ldrh	r3, [r3, #0]
 8008518:	3302      	adds	r3, #2
 800851a:	b29a      	uxth	r2, r3
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	801a      	strh	r2, [r3, #0]
 8008520:	187b      	adds	r3, r7, r1
 8008522:	881b      	ldrh	r3, [r3, #0]
 8008524:	0018      	movs	r0, r3
 8008526:	46bd      	mov	sp, r7
 8008528:	b004      	add	sp, #16
 800852a:	bd80      	pop	{r7, pc}

0800852c <rd_i32>:
static int32_t rd_i32(const uint8_t *bc, uint16_t *ip){
 800852c:	b580      	push	{r7, lr}
 800852e:	b084      	sub	sp, #16
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
  uint32_t v=(uint32_t)bc[*ip] | ((uint32_t)bc[*ip+1]<<8) | ((uint32_t)bc[*ip+2]<<16) | ((uint32_t)bc[*ip+3]<<24);
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	881b      	ldrh	r3, [r3, #0]
 800853a:	001a      	movs	r2, r3
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	189b      	adds	r3, r3, r2
 8008540:	781b      	ldrb	r3, [r3, #0]
 8008542:	0019      	movs	r1, r3
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	881b      	ldrh	r3, [r3, #0]
 8008548:	3301      	adds	r3, #1
 800854a:	687a      	ldr	r2, [r7, #4]
 800854c:	18d3      	adds	r3, r2, r3
 800854e:	781b      	ldrb	r3, [r3, #0]
 8008550:	021b      	lsls	r3, r3, #8
 8008552:	000a      	movs	r2, r1
 8008554:	431a      	orrs	r2, r3
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	881b      	ldrh	r3, [r3, #0]
 800855a:	3302      	adds	r3, #2
 800855c:	6879      	ldr	r1, [r7, #4]
 800855e:	18cb      	adds	r3, r1, r3
 8008560:	781b      	ldrb	r3, [r3, #0]
 8008562:	041b      	lsls	r3, r3, #16
 8008564:	431a      	orrs	r2, r3
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	881b      	ldrh	r3, [r3, #0]
 800856a:	3303      	adds	r3, #3
 800856c:	6879      	ldr	r1, [r7, #4]
 800856e:	18cb      	adds	r3, r1, r3
 8008570:	781b      	ldrb	r3, [r3, #0]
 8008572:	061b      	lsls	r3, r3, #24
 8008574:	4313      	orrs	r3, r2
 8008576:	60fb      	str	r3, [r7, #12]
  *ip+=4; return (int32_t)v;
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	881b      	ldrh	r3, [r3, #0]
 800857c:	3304      	adds	r3, #4
 800857e:	b29a      	uxth	r2, r3
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	801a      	strh	r2, [r3, #0]
 8008584:	68fb      	ldr	r3, [r7, #12]
}
 8008586:	0018      	movs	r0, r3
 8008588:	46bd      	mov	sp, r7
 800858a:	b004      	add	sp, #16
 800858c:	bd80      	pop	{r7, pc}
	...

08008590 <vm_step>:

static bool vm_step(vm_t *vm, const program_t *p, uint32_t now_ms, uint16_t max_ops){
 8008590:	b5b0      	push	{r4, r5, r7, lr}
 8008592:	b098      	sub	sp, #96	@ 0x60
 8008594:	af00      	add	r7, sp, #0
 8008596:	60f8      	str	r0, [r7, #12]
 8008598:	60b9      	str	r1, [r7, #8]
 800859a:	607a      	str	r2, [r7, #4]
 800859c:	001a      	movs	r2, r3
 800859e:	1cbb      	adds	r3, r7, #2
 80085a0:	801a      	strh	r2, [r3, #0]
  if (!vm->running) return false;
 80085a2:	68fa      	ldr	r2, [r7, #12]
 80085a4:	23a3      	movs	r3, #163	@ 0xa3
 80085a6:	005b      	lsls	r3, r3, #1
 80085a8:	5cd3      	ldrb	r3, [r2, r3]
 80085aa:	2201      	movs	r2, #1
 80085ac:	4053      	eors	r3, r2
 80085ae:	b2db      	uxtb	r3, r3
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d002      	beq.n	80085ba <vm_step+0x2a>
 80085b4:	2300      	movs	r3, #0
 80085b6:	f000 fd55 	bl	8009064 <vm_step+0xad4>
  if (vm->stop_req){ vm->running=false; return false; }
 80085ba:	68fa      	ldr	r2, [r7, #12]
 80085bc:	2348      	movs	r3, #72	@ 0x48
 80085be:	33ff      	adds	r3, #255	@ 0xff
 80085c0:	5cd3      	ldrb	r3, [r2, r3]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d007      	beq.n	80085d6 <vm_step+0x46>
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	23a3      	movs	r3, #163	@ 0xa3
 80085ca:	005b      	lsls	r3, r3, #1
 80085cc:	2100      	movs	r1, #0
 80085ce:	54d1      	strb	r1, [r2, r3]
 80085d0:	2300      	movs	r3, #0
 80085d2:	f000 fd47 	bl	8009064 <vm_step+0xad4>

  if (vm->sleeping){
 80085d6:	68fa      	ldr	r2, [r7, #12]
 80085d8:	23a4      	movs	r3, #164	@ 0xa4
 80085da:	005b      	lsls	r3, r3, #1
 80085dc:	5cd3      	ldrb	r3, [r2, r3]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d00e      	beq.n	8008600 <vm_step+0x70>
    if ((int32_t)(now_ms - vm->wake_ms) < 0) return true;
 80085e2:	68fa      	ldr	r2, [r7, #12]
 80085e4:	23a6      	movs	r3, #166	@ 0xa6
 80085e6:	005b      	lsls	r3, r3, #1
 80085e8:	58d3      	ldr	r3, [r2, r3]
 80085ea:	687a      	ldr	r2, [r7, #4]
 80085ec:	1ad3      	subs	r3, r2, r3
 80085ee:	d502      	bpl.n	80085f6 <vm_step+0x66>
 80085f0:	2301      	movs	r3, #1
 80085f2:	f000 fd37 	bl	8009064 <vm_step+0xad4>
    vm->sleeping=false;
 80085f6:	68fa      	ldr	r2, [r7, #12]
 80085f8:	23a4      	movs	r3, #164	@ 0xa4
 80085fa:	005b      	lsls	r3, r3, #1
 80085fc:	2100      	movs	r1, #0
 80085fe:	54d1      	strb	r1, [r2, r3]
  }

  uint16_t ops=0;
 8008600:	235e      	movs	r3, #94	@ 0x5e
 8008602:	18fb      	adds	r3, r7, r3
 8008604:	2200      	movs	r2, #0
 8008606:	801a      	strh	r2, [r3, #0]
  while (vm->running && ops < max_ops){
 8008608:	f000 fd19 	bl	800903e <vm_step+0xaae>
    if (vm->ip >= p->len){ vm->running=false; break; }
 800860c:	68fa      	ldr	r2, [r7, #12]
 800860e:	23a2      	movs	r3, #162	@ 0xa2
 8008610:	005b      	lsls	r3, r3, #1
 8008612:	5ad2      	ldrh	r2, [r2, r3]
 8008614:	68b9      	ldr	r1, [r7, #8]
 8008616:	23c0      	movs	r3, #192	@ 0xc0
 8008618:	00db      	lsls	r3, r3, #3
 800861a:	5acb      	ldrh	r3, [r1, r3]
 800861c:	429a      	cmp	r2, r3
 800861e:	d306      	bcc.n	800862e <vm_step+0x9e>
 8008620:	68fa      	ldr	r2, [r7, #12]
 8008622:	23a3      	movs	r3, #163	@ 0xa3
 8008624:	005b      	lsls	r3, r3, #1
 8008626:	2100      	movs	r1, #0
 8008628:	54d1      	strb	r1, [r2, r3]
 800862a:	f000 fd17 	bl	800905c <vm_step+0xacc>
    uint8_t op = p->bc[vm->ip++];
 800862e:	68fa      	ldr	r2, [r7, #12]
 8008630:	23a2      	movs	r3, #162	@ 0xa2
 8008632:	005b      	lsls	r3, r3, #1
 8008634:	5ad3      	ldrh	r3, [r2, r3]
 8008636:	1c5a      	adds	r2, r3, #1
 8008638:	b290      	uxth	r0, r2
 800863a:	68f9      	ldr	r1, [r7, #12]
 800863c:	22a2      	movs	r2, #162	@ 0xa2
 800863e:	0052      	lsls	r2, r2, #1
 8008640:	5288      	strh	r0, [r1, r2]
 8008642:	0019      	movs	r1, r3
 8008644:	2053      	movs	r0, #83	@ 0x53
 8008646:	183b      	adds	r3, r7, r0
 8008648:	68ba      	ldr	r2, [r7, #8]
 800864a:	5c52      	ldrb	r2, [r2, r1]
 800864c:	701a      	strb	r2, [r3, #0]

    int32_t a,b;
    switch((op_t)op){
 800864e:	183b      	adds	r3, r7, r0
 8008650:	781b      	ldrb	r3, [r3, #0]
 8008652:	2b16      	cmp	r3, #22
 8008654:	d901      	bls.n	800865a <vm_step+0xca>
 8008656:	f000 fcbd 	bl	8008fd4 <vm_step+0xa44>
 800865a:	009a      	lsls	r2, r3, #2
 800865c:	4be2      	ldr	r3, [pc, #904]	@ (80089e8 <vm_step+0x458>)
 800865e:	18d3      	adds	r3, r2, r3
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	469f      	mov	pc, r3
      case OP_HALT: vm->running=false; break;
 8008664:	68fa      	ldr	r2, [r7, #12]
 8008666:	23a3      	movs	r3, #163	@ 0xa3
 8008668:	005b      	lsls	r3, r3, #1
 800866a:	2100      	movs	r1, #0
 800866c:	54d1      	strb	r1, [r2, r3]
 800866e:	f000 fce0 	bl	8009032 <vm_step+0xaa2>
      case OP_PUSHI: if(!push(vm, rd_i32(p->bc, &vm->ip))) vm->running=false; break;
 8008672:	68ba      	ldr	r2, [r7, #8]
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	3345      	adds	r3, #69	@ 0x45
 8008678:	33ff      	adds	r3, #255	@ 0xff
 800867a:	0019      	movs	r1, r3
 800867c:	0010      	movs	r0, r2
 800867e:	f7ff ff55 	bl	800852c <rd_i32>
 8008682:	0002      	movs	r2, r0
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	0011      	movs	r1, r2
 8008688:	0018      	movs	r0, r3
 800868a:	f7ff feed 	bl	8008468 <push>
 800868e:	0003      	movs	r3, r0
 8008690:	001a      	movs	r2, r3
 8008692:	2301      	movs	r3, #1
 8008694:	4053      	eors	r3, r2
 8008696:	b2db      	uxtb	r3, r3
 8008698:	2b00      	cmp	r3, #0
 800869a:	d101      	bne.n	80086a0 <vm_step+0x110>
 800869c:	f000 fca0 	bl	8008fe0 <vm_step+0xa50>
 80086a0:	68fa      	ldr	r2, [r7, #12]
 80086a2:	23a3      	movs	r3, #163	@ 0xa3
 80086a4:	005b      	lsls	r3, r3, #1
 80086a6:	2100      	movs	r1, #0
 80086a8:	54d1      	strb	r1, [r2, r3]
 80086aa:	f000 fc99 	bl	8008fe0 <vm_step+0xa50>
      case OP_LOAD: { uint8_t idx=p->bc[vm->ip++]; if(idx>=MP_MAX_VARS||!push(vm, vm->vars[idx])) vm->running=false; } break;
 80086ae:	68fa      	ldr	r2, [r7, #12]
 80086b0:	23a2      	movs	r3, #162	@ 0xa2
 80086b2:	005b      	lsls	r3, r3, #1
 80086b4:	5ad3      	ldrh	r3, [r2, r3]
 80086b6:	1c5a      	adds	r2, r3, #1
 80086b8:	b290      	uxth	r0, r2
 80086ba:	68f9      	ldr	r1, [r7, #12]
 80086bc:	22a2      	movs	r2, #162	@ 0xa2
 80086be:	0052      	lsls	r2, r2, #1
 80086c0:	5288      	strh	r0, [r1, r2]
 80086c2:	0019      	movs	r1, r3
 80086c4:	203e      	movs	r0, #62	@ 0x3e
 80086c6:	183b      	adds	r3, r7, r0
 80086c8:	68ba      	ldr	r2, [r7, #8]
 80086ca:	5c52      	ldrb	r2, [r2, r1]
 80086cc:	701a      	strb	r2, [r3, #0]
 80086ce:	0002      	movs	r2, r0
 80086d0:	18bb      	adds	r3, r7, r2
 80086d2:	781b      	ldrb	r3, [r3, #0]
 80086d4:	2b27      	cmp	r3, #39	@ 0x27
 80086d6:	d815      	bhi.n	8008704 <vm_step+0x174>
 80086d8:	18bb      	adds	r3, r7, r2
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	68fa      	ldr	r2, [r7, #12]
 80086de:	3328      	adds	r3, #40	@ 0x28
 80086e0:	009b      	lsls	r3, r3, #2
 80086e2:	18d3      	adds	r3, r2, r3
 80086e4:	3304      	adds	r3, #4
 80086e6:	681a      	ldr	r2, [r3, #0]
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	0011      	movs	r1, r2
 80086ec:	0018      	movs	r0, r3
 80086ee:	f7ff febb 	bl	8008468 <push>
 80086f2:	0003      	movs	r3, r0
 80086f4:	001a      	movs	r2, r3
 80086f6:	2301      	movs	r3, #1
 80086f8:	4053      	eors	r3, r2
 80086fa:	b2db      	uxtb	r3, r3
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d101      	bne.n	8008704 <vm_step+0x174>
 8008700:	f000 fc70 	bl	8008fe4 <vm_step+0xa54>
 8008704:	68fa      	ldr	r2, [r7, #12]
 8008706:	23a3      	movs	r3, #163	@ 0xa3
 8008708:	005b      	lsls	r3, r3, #1
 800870a:	2100      	movs	r1, #0
 800870c:	54d1      	strb	r1, [r2, r3]
 800870e:	f000 fc69 	bl	8008fe4 <vm_step+0xa54>
      case OP_STORE:{ uint8_t idx=p->bc[vm->ip++]; if(!pop(vm,&a)) vm->running=false; else if(idx<MP_MAX_VARS) vm->vars[idx]=a; } break;
 8008712:	68fa      	ldr	r2, [r7, #12]
 8008714:	23a2      	movs	r3, #162	@ 0xa2
 8008716:	005b      	lsls	r3, r3, #1
 8008718:	5ad3      	ldrh	r3, [r2, r3]
 800871a:	1c5a      	adds	r2, r3, #1
 800871c:	b290      	uxth	r0, r2
 800871e:	68f9      	ldr	r1, [r7, #12]
 8008720:	22a2      	movs	r2, #162	@ 0xa2
 8008722:	0052      	lsls	r2, r2, #1
 8008724:	5288      	strh	r0, [r1, r2]
 8008726:	0019      	movs	r1, r3
 8008728:	233f      	movs	r3, #63	@ 0x3f
 800872a:	18fb      	adds	r3, r7, r3
 800872c:	68ba      	ldr	r2, [r7, #8]
 800872e:	5c52      	ldrb	r2, [r2, r1]
 8008730:	701a      	strb	r2, [r3, #0]
 8008732:	2338      	movs	r3, #56	@ 0x38
 8008734:	18fa      	adds	r2, r7, r3
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	0011      	movs	r1, r2
 800873a:	0018      	movs	r0, r3
 800873c:	f7ff feb0 	bl	80084a0 <pop>
 8008740:	0003      	movs	r3, r0
 8008742:	001a      	movs	r2, r3
 8008744:	2301      	movs	r3, #1
 8008746:	4053      	eors	r3, r2
 8008748:	b2db      	uxtb	r3, r3
 800874a:	2b00      	cmp	r3, #0
 800874c:	d006      	beq.n	800875c <vm_step+0x1cc>
 800874e:	68fa      	ldr	r2, [r7, #12]
 8008750:	23a3      	movs	r3, #163	@ 0xa3
 8008752:	005b      	lsls	r3, r3, #1
 8008754:	2100      	movs	r1, #0
 8008756:	54d1      	strb	r1, [r2, r3]
 8008758:	f000 fc46 	bl	8008fe8 <vm_step+0xa58>
 800875c:	223f      	movs	r2, #63	@ 0x3f
 800875e:	18bb      	adds	r3, r7, r2
 8008760:	781b      	ldrb	r3, [r3, #0]
 8008762:	2b27      	cmp	r3, #39	@ 0x27
 8008764:	d901      	bls.n	800876a <vm_step+0x1da>
 8008766:	f000 fc3f 	bl	8008fe8 <vm_step+0xa58>
 800876a:	18bb      	adds	r3, r7, r2
 800876c:	781b      	ldrb	r3, [r3, #0]
 800876e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008770:	68f9      	ldr	r1, [r7, #12]
 8008772:	3328      	adds	r3, #40	@ 0x28
 8008774:	009b      	lsls	r3, r3, #2
 8008776:	18cb      	adds	r3, r1, r3
 8008778:	3304      	adds	r3, #4
 800877a:	601a      	str	r2, [r3, #0]
 800877c:	f000 fc34 	bl	8008fe8 <vm_step+0xa58>

      case OP_ADD: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a+b)) vm->running=false; break;
 8008780:	2334      	movs	r3, #52	@ 0x34
 8008782:	18fa      	adds	r2, r7, r3
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	0011      	movs	r1, r2
 8008788:	0018      	movs	r0, r3
 800878a:	f7ff fe89 	bl	80084a0 <pop>
 800878e:	0003      	movs	r3, r0
 8008790:	001a      	movs	r2, r3
 8008792:	2301      	movs	r3, #1
 8008794:	4053      	eors	r3, r2
 8008796:	b2db      	uxtb	r3, r3
 8008798:	2b00      	cmp	r3, #0
 800879a:	d11e      	bne.n	80087da <vm_step+0x24a>
 800879c:	2338      	movs	r3, #56	@ 0x38
 800879e:	18fa      	adds	r2, r7, r3
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	0011      	movs	r1, r2
 80087a4:	0018      	movs	r0, r3
 80087a6:	f7ff fe7b 	bl	80084a0 <pop>
 80087aa:	0003      	movs	r3, r0
 80087ac:	001a      	movs	r2, r3
 80087ae:	2301      	movs	r3, #1
 80087b0:	4053      	eors	r3, r2
 80087b2:	b2db      	uxtb	r3, r3
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d110      	bne.n	80087da <vm_step+0x24a>
 80087b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80087ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087bc:	18d2      	adds	r2, r2, r3
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	0011      	movs	r1, r2
 80087c2:	0018      	movs	r0, r3
 80087c4:	f7ff fe50 	bl	8008468 <push>
 80087c8:	0003      	movs	r3, r0
 80087ca:	001a      	movs	r2, r3
 80087cc:	2301      	movs	r3, #1
 80087ce:	4053      	eors	r3, r2
 80087d0:	b2db      	uxtb	r3, r3
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d101      	bne.n	80087da <vm_step+0x24a>
 80087d6:	f000 fc09 	bl	8008fec <vm_step+0xa5c>
 80087da:	68fa      	ldr	r2, [r7, #12]
 80087dc:	23a3      	movs	r3, #163	@ 0xa3
 80087de:	005b      	lsls	r3, r3, #1
 80087e0:	2100      	movs	r1, #0
 80087e2:	54d1      	strb	r1, [r2, r3]
 80087e4:	f000 fc02 	bl	8008fec <vm_step+0xa5c>
      case OP_SUB: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a-b)) vm->running=false; break;
 80087e8:	2334      	movs	r3, #52	@ 0x34
 80087ea:	18fa      	adds	r2, r7, r3
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	0011      	movs	r1, r2
 80087f0:	0018      	movs	r0, r3
 80087f2:	f7ff fe55 	bl	80084a0 <pop>
 80087f6:	0003      	movs	r3, r0
 80087f8:	001a      	movs	r2, r3
 80087fa:	2301      	movs	r3, #1
 80087fc:	4053      	eors	r3, r2
 80087fe:	b2db      	uxtb	r3, r3
 8008800:	2b00      	cmp	r3, #0
 8008802:	d11e      	bne.n	8008842 <vm_step+0x2b2>
 8008804:	2338      	movs	r3, #56	@ 0x38
 8008806:	18fa      	adds	r2, r7, r3
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	0011      	movs	r1, r2
 800880c:	0018      	movs	r0, r3
 800880e:	f7ff fe47 	bl	80084a0 <pop>
 8008812:	0003      	movs	r3, r0
 8008814:	001a      	movs	r2, r3
 8008816:	2301      	movs	r3, #1
 8008818:	4053      	eors	r3, r2
 800881a:	b2db      	uxtb	r3, r3
 800881c:	2b00      	cmp	r3, #0
 800881e:	d110      	bne.n	8008842 <vm_step+0x2b2>
 8008820:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008822:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008824:	1ad2      	subs	r2, r2, r3
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	0011      	movs	r1, r2
 800882a:	0018      	movs	r0, r3
 800882c:	f7ff fe1c 	bl	8008468 <push>
 8008830:	0003      	movs	r3, r0
 8008832:	001a      	movs	r2, r3
 8008834:	2301      	movs	r3, #1
 8008836:	4053      	eors	r3, r2
 8008838:	b2db      	uxtb	r3, r3
 800883a:	2b00      	cmp	r3, #0
 800883c:	d101      	bne.n	8008842 <vm_step+0x2b2>
 800883e:	f000 fbd7 	bl	8008ff0 <vm_step+0xa60>
 8008842:	68fa      	ldr	r2, [r7, #12]
 8008844:	23a3      	movs	r3, #163	@ 0xa3
 8008846:	005b      	lsls	r3, r3, #1
 8008848:	2100      	movs	r1, #0
 800884a:	54d1      	strb	r1, [r2, r3]
 800884c:	f000 fbd0 	bl	8008ff0 <vm_step+0xa60>
      case OP_MUL: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a*b)) vm->running=false; break;
 8008850:	2334      	movs	r3, #52	@ 0x34
 8008852:	18fa      	adds	r2, r7, r3
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	0011      	movs	r1, r2
 8008858:	0018      	movs	r0, r3
 800885a:	f7ff fe21 	bl	80084a0 <pop>
 800885e:	0003      	movs	r3, r0
 8008860:	001a      	movs	r2, r3
 8008862:	2301      	movs	r3, #1
 8008864:	4053      	eors	r3, r2
 8008866:	b2db      	uxtb	r3, r3
 8008868:	2b00      	cmp	r3, #0
 800886a:	d11e      	bne.n	80088aa <vm_step+0x31a>
 800886c:	2338      	movs	r3, #56	@ 0x38
 800886e:	18fa      	adds	r2, r7, r3
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	0011      	movs	r1, r2
 8008874:	0018      	movs	r0, r3
 8008876:	f7ff fe13 	bl	80084a0 <pop>
 800887a:	0003      	movs	r3, r0
 800887c:	001a      	movs	r2, r3
 800887e:	2301      	movs	r3, #1
 8008880:	4053      	eors	r3, r2
 8008882:	b2db      	uxtb	r3, r3
 8008884:	2b00      	cmp	r3, #0
 8008886:	d110      	bne.n	80088aa <vm_step+0x31a>
 8008888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800888a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800888c:	435a      	muls	r2, r3
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	0011      	movs	r1, r2
 8008892:	0018      	movs	r0, r3
 8008894:	f7ff fde8 	bl	8008468 <push>
 8008898:	0003      	movs	r3, r0
 800889a:	001a      	movs	r2, r3
 800889c:	2301      	movs	r3, #1
 800889e:	4053      	eors	r3, r2
 80088a0:	b2db      	uxtb	r3, r3
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d101      	bne.n	80088aa <vm_step+0x31a>
 80088a6:	f000 fba5 	bl	8008ff4 <vm_step+0xa64>
 80088aa:	68fa      	ldr	r2, [r7, #12]
 80088ac:	23a3      	movs	r3, #163	@ 0xa3
 80088ae:	005b      	lsls	r3, r3, #1
 80088b0:	2100      	movs	r1, #0
 80088b2:	54d1      	strb	r1, [r2, r3]
 80088b4:	f000 fb9e 	bl	8008ff4 <vm_step+0xa64>
      case OP_DIV: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a/b)) vm->running=false; break;
 80088b8:	2334      	movs	r3, #52	@ 0x34
 80088ba:	18fa      	adds	r2, r7, r3
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	0011      	movs	r1, r2
 80088c0:	0018      	movs	r0, r3
 80088c2:	f7ff fded 	bl	80084a0 <pop>
 80088c6:	0003      	movs	r3, r0
 80088c8:	001a      	movs	r2, r3
 80088ca:	2301      	movs	r3, #1
 80088cc:	4053      	eors	r3, r2
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d125      	bne.n	8008920 <vm_step+0x390>
 80088d4:	2338      	movs	r3, #56	@ 0x38
 80088d6:	18fa      	adds	r2, r7, r3
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	0011      	movs	r1, r2
 80088dc:	0018      	movs	r0, r3
 80088de:	f7ff fddf 	bl	80084a0 <pop>
 80088e2:	0003      	movs	r3, r0
 80088e4:	001a      	movs	r2, r3
 80088e6:	2301      	movs	r3, #1
 80088e8:	4053      	eors	r3, r2
 80088ea:	b2db      	uxtb	r3, r3
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d117      	bne.n	8008920 <vm_step+0x390>
 80088f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d014      	beq.n	8008920 <vm_step+0x390>
 80088f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80088fa:	0011      	movs	r1, r2
 80088fc:	0018      	movs	r0, r3
 80088fe:	f7f7 fcb3 	bl	8000268 <__divsi3>
 8008902:	0003      	movs	r3, r0
 8008904:	001a      	movs	r2, r3
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	0011      	movs	r1, r2
 800890a:	0018      	movs	r0, r3
 800890c:	f7ff fdac 	bl	8008468 <push>
 8008910:	0003      	movs	r3, r0
 8008912:	001a      	movs	r2, r3
 8008914:	2301      	movs	r3, #1
 8008916:	4053      	eors	r3, r2
 8008918:	b2db      	uxtb	r3, r3
 800891a:	2b00      	cmp	r3, #0
 800891c:	d100      	bne.n	8008920 <vm_step+0x390>
 800891e:	e36b      	b.n	8008ff8 <vm_step+0xa68>
 8008920:	68fa      	ldr	r2, [r7, #12]
 8008922:	23a3      	movs	r3, #163	@ 0xa3
 8008924:	005b      	lsls	r3, r3, #1
 8008926:	2100      	movs	r1, #0
 8008928:	54d1      	strb	r1, [r2, r3]
 800892a:	e365      	b.n	8008ff8 <vm_step+0xa68>
      case OP_MOD: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a%b)) vm->running=false; break;
 800892c:	2334      	movs	r3, #52	@ 0x34
 800892e:	18fa      	adds	r2, r7, r3
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	0011      	movs	r1, r2
 8008934:	0018      	movs	r0, r3
 8008936:	f7ff fdb3 	bl	80084a0 <pop>
 800893a:	0003      	movs	r3, r0
 800893c:	001a      	movs	r2, r3
 800893e:	2301      	movs	r3, #1
 8008940:	4053      	eors	r3, r2
 8008942:	b2db      	uxtb	r3, r3
 8008944:	2b00      	cmp	r3, #0
 8008946:	d125      	bne.n	8008994 <vm_step+0x404>
 8008948:	2338      	movs	r3, #56	@ 0x38
 800894a:	18fa      	adds	r2, r7, r3
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	0011      	movs	r1, r2
 8008950:	0018      	movs	r0, r3
 8008952:	f7ff fda5 	bl	80084a0 <pop>
 8008956:	0003      	movs	r3, r0
 8008958:	001a      	movs	r2, r3
 800895a:	2301      	movs	r3, #1
 800895c:	4053      	eors	r3, r2
 800895e:	b2db      	uxtb	r3, r3
 8008960:	2b00      	cmp	r3, #0
 8008962:	d117      	bne.n	8008994 <vm_step+0x404>
 8008964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008966:	2b00      	cmp	r3, #0
 8008968:	d014      	beq.n	8008994 <vm_step+0x404>
 800896a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800896c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800896e:	0011      	movs	r1, r2
 8008970:	0018      	movs	r0, r3
 8008972:	f7f7 fd5f 	bl	8000434 <__aeabi_idivmod>
 8008976:	000b      	movs	r3, r1
 8008978:	001a      	movs	r2, r3
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	0011      	movs	r1, r2
 800897e:	0018      	movs	r0, r3
 8008980:	f7ff fd72 	bl	8008468 <push>
 8008984:	0003      	movs	r3, r0
 8008986:	001a      	movs	r2, r3
 8008988:	2301      	movs	r3, #1
 800898a:	4053      	eors	r3, r2
 800898c:	b2db      	uxtb	r3, r3
 800898e:	2b00      	cmp	r3, #0
 8008990:	d100      	bne.n	8008994 <vm_step+0x404>
 8008992:	e333      	b.n	8008ffc <vm_step+0xa6c>
 8008994:	68fa      	ldr	r2, [r7, #12]
 8008996:	23a3      	movs	r3, #163	@ 0xa3
 8008998:	005b      	lsls	r3, r3, #1
 800899a:	2100      	movs	r1, #0
 800899c:	54d1      	strb	r1, [r2, r3]
 800899e:	e32d      	b.n	8008ffc <vm_step+0xa6c>
      case OP_NEG: if(!pop(vm,&a)||!push(vm,-a)) vm->running=false; break;
 80089a0:	2338      	movs	r3, #56	@ 0x38
 80089a2:	18fa      	adds	r2, r7, r3
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	0011      	movs	r1, r2
 80089a8:	0018      	movs	r0, r3
 80089aa:	f7ff fd79 	bl	80084a0 <pop>
 80089ae:	0003      	movs	r3, r0
 80089b0:	001a      	movs	r2, r3
 80089b2:	2301      	movs	r3, #1
 80089b4:	4053      	eors	r3, r2
 80089b6:	b2db      	uxtb	r3, r3
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d10e      	bne.n	80089da <vm_step+0x44a>
 80089bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089be:	425a      	negs	r2, r3
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	0011      	movs	r1, r2
 80089c4:	0018      	movs	r0, r3
 80089c6:	f7ff fd4f 	bl	8008468 <push>
 80089ca:	0003      	movs	r3, r0
 80089cc:	001a      	movs	r2, r3
 80089ce:	2301      	movs	r3, #1
 80089d0:	4053      	eors	r3, r2
 80089d2:	b2db      	uxtb	r3, r3
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d100      	bne.n	80089da <vm_step+0x44a>
 80089d8:	e312      	b.n	8009000 <vm_step+0xa70>
 80089da:	68fa      	ldr	r2, [r7, #12]
 80089dc:	23a3      	movs	r3, #163	@ 0xa3
 80089de:	005b      	lsls	r3, r3, #1
 80089e0:	2100      	movs	r1, #0
 80089e2:	54d1      	strb	r1, [r2, r3]
 80089e4:	e30c      	b.n	8009000 <vm_step+0xa70>
 80089e6:	46c0      	nop			@ (mov r8, r8)
 80089e8:	08026b8c 	.word	0x08026b8c

      case OP_EQ:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a==b)?1:0)) vm->running=false; break;
 80089ec:	2334      	movs	r3, #52	@ 0x34
 80089ee:	18fa      	adds	r2, r7, r3
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	0011      	movs	r1, r2
 80089f4:	0018      	movs	r0, r3
 80089f6:	f7ff fd53 	bl	80084a0 <pop>
 80089fa:	0003      	movs	r3, r0
 80089fc:	001a      	movs	r2, r3
 80089fe:	2301      	movs	r3, #1
 8008a00:	4053      	eors	r3, r2
 8008a02:	b2db      	uxtb	r3, r3
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d121      	bne.n	8008a4c <vm_step+0x4bc>
 8008a08:	2338      	movs	r3, #56	@ 0x38
 8008a0a:	18fa      	adds	r2, r7, r3
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	0011      	movs	r1, r2
 8008a10:	0018      	movs	r0, r3
 8008a12:	f7ff fd45 	bl	80084a0 <pop>
 8008a16:	0003      	movs	r3, r0
 8008a18:	001a      	movs	r2, r3
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	4053      	eors	r3, r2
 8008a1e:	b2db      	uxtb	r3, r3
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d113      	bne.n	8008a4c <vm_step+0x4bc>
 8008a24:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a28:	1ad3      	subs	r3, r2, r3
 8008a2a:	425a      	negs	r2, r3
 8008a2c:	4153      	adcs	r3, r2
 8008a2e:	b2db      	uxtb	r3, r3
 8008a30:	001a      	movs	r2, r3
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	0011      	movs	r1, r2
 8008a36:	0018      	movs	r0, r3
 8008a38:	f7ff fd16 	bl	8008468 <push>
 8008a3c:	0003      	movs	r3, r0
 8008a3e:	001a      	movs	r2, r3
 8008a40:	2301      	movs	r3, #1
 8008a42:	4053      	eors	r3, r2
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d100      	bne.n	8008a4c <vm_step+0x4bc>
 8008a4a:	e2db      	b.n	8009004 <vm_step+0xa74>
 8008a4c:	68fa      	ldr	r2, [r7, #12]
 8008a4e:	23a3      	movs	r3, #163	@ 0xa3
 8008a50:	005b      	lsls	r3, r3, #1
 8008a52:	2100      	movs	r1, #0
 8008a54:	54d1      	strb	r1, [r2, r3]
 8008a56:	e2d5      	b.n	8009004 <vm_step+0xa74>
      case OP_NEQ: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a!=b)?1:0)) vm->running=false; break;
 8008a58:	2334      	movs	r3, #52	@ 0x34
 8008a5a:	18fa      	adds	r2, r7, r3
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	0011      	movs	r1, r2
 8008a60:	0018      	movs	r0, r3
 8008a62:	f7ff fd1d 	bl	80084a0 <pop>
 8008a66:	0003      	movs	r3, r0
 8008a68:	001a      	movs	r2, r3
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	4053      	eors	r3, r2
 8008a6e:	b2db      	uxtb	r3, r3
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d121      	bne.n	8008ab8 <vm_step+0x528>
 8008a74:	2338      	movs	r3, #56	@ 0x38
 8008a76:	18fa      	adds	r2, r7, r3
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	0011      	movs	r1, r2
 8008a7c:	0018      	movs	r0, r3
 8008a7e:	f7ff fd0f 	bl	80084a0 <pop>
 8008a82:	0003      	movs	r3, r0
 8008a84:	001a      	movs	r2, r3
 8008a86:	2301      	movs	r3, #1
 8008a88:	4053      	eors	r3, r2
 8008a8a:	b2db      	uxtb	r3, r3
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d113      	bne.n	8008ab8 <vm_step+0x528>
 8008a90:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a94:	1ad3      	subs	r3, r2, r3
 8008a96:	1e5a      	subs	r2, r3, #1
 8008a98:	4193      	sbcs	r3, r2
 8008a9a:	b2db      	uxtb	r3, r3
 8008a9c:	001a      	movs	r2, r3
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	0011      	movs	r1, r2
 8008aa2:	0018      	movs	r0, r3
 8008aa4:	f7ff fce0 	bl	8008468 <push>
 8008aa8:	0003      	movs	r3, r0
 8008aaa:	001a      	movs	r2, r3
 8008aac:	2301      	movs	r3, #1
 8008aae:	4053      	eors	r3, r2
 8008ab0:	b2db      	uxtb	r3, r3
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d100      	bne.n	8008ab8 <vm_step+0x528>
 8008ab6:	e2a7      	b.n	8009008 <vm_step+0xa78>
 8008ab8:	68fa      	ldr	r2, [r7, #12]
 8008aba:	23a3      	movs	r3, #163	@ 0xa3
 8008abc:	005b      	lsls	r3, r3, #1
 8008abe:	2100      	movs	r1, #0
 8008ac0:	54d1      	strb	r1, [r2, r3]
 8008ac2:	e2a1      	b.n	8009008 <vm_step+0xa78>
      case OP_LT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<b)?1:0)) vm->running=false; break;
 8008ac4:	2334      	movs	r3, #52	@ 0x34
 8008ac6:	18fa      	adds	r2, r7, r3
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	0011      	movs	r1, r2
 8008acc:	0018      	movs	r0, r3
 8008ace:	f7ff fce7 	bl	80084a0 <pop>
 8008ad2:	0003      	movs	r3, r0
 8008ad4:	001a      	movs	r2, r3
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	4053      	eors	r3, r2
 8008ada:	b2db      	uxtb	r3, r3
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d123      	bne.n	8008b28 <vm_step+0x598>
 8008ae0:	2338      	movs	r3, #56	@ 0x38
 8008ae2:	18fa      	adds	r2, r7, r3
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	0011      	movs	r1, r2
 8008ae8:	0018      	movs	r0, r3
 8008aea:	f7ff fcd9 	bl	80084a0 <pop>
 8008aee:	0003      	movs	r3, r0
 8008af0:	001a      	movs	r2, r3
 8008af2:	2301      	movs	r3, #1
 8008af4:	4053      	eors	r3, r2
 8008af6:	b2db      	uxtb	r3, r3
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d115      	bne.n	8008b28 <vm_step+0x598>
 8008afc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b00:	2101      	movs	r1, #1
 8008b02:	429a      	cmp	r2, r3
 8008b04:	db01      	blt.n	8008b0a <vm_step+0x57a>
 8008b06:	2300      	movs	r3, #0
 8008b08:	1c19      	adds	r1, r3, #0
 8008b0a:	b2cb      	uxtb	r3, r1
 8008b0c:	001a      	movs	r2, r3
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	0011      	movs	r1, r2
 8008b12:	0018      	movs	r0, r3
 8008b14:	f7ff fca8 	bl	8008468 <push>
 8008b18:	0003      	movs	r3, r0
 8008b1a:	001a      	movs	r2, r3
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	4053      	eors	r3, r2
 8008b20:	b2db      	uxtb	r3, r3
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d100      	bne.n	8008b28 <vm_step+0x598>
 8008b26:	e271      	b.n	800900c <vm_step+0xa7c>
 8008b28:	68fa      	ldr	r2, [r7, #12]
 8008b2a:	23a3      	movs	r3, #163	@ 0xa3
 8008b2c:	005b      	lsls	r3, r3, #1
 8008b2e:	2100      	movs	r1, #0
 8008b30:	54d1      	strb	r1, [r2, r3]
 8008b32:	e26b      	b.n	800900c <vm_step+0xa7c>
      case OP_LTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<=b)?1:0)) vm->running=false; break;
 8008b34:	2334      	movs	r3, #52	@ 0x34
 8008b36:	18fa      	adds	r2, r7, r3
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	0011      	movs	r1, r2
 8008b3c:	0018      	movs	r0, r3
 8008b3e:	f7ff fcaf 	bl	80084a0 <pop>
 8008b42:	0003      	movs	r3, r0
 8008b44:	001a      	movs	r2, r3
 8008b46:	2301      	movs	r3, #1
 8008b48:	4053      	eors	r3, r2
 8008b4a:	b2db      	uxtb	r3, r3
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d123      	bne.n	8008b98 <vm_step+0x608>
 8008b50:	2338      	movs	r3, #56	@ 0x38
 8008b52:	18fa      	adds	r2, r7, r3
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	0011      	movs	r1, r2
 8008b58:	0018      	movs	r0, r3
 8008b5a:	f7ff fca1 	bl	80084a0 <pop>
 8008b5e:	0003      	movs	r3, r0
 8008b60:	001a      	movs	r2, r3
 8008b62:	2301      	movs	r3, #1
 8008b64:	4053      	eors	r3, r2
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d115      	bne.n	8008b98 <vm_step+0x608>
 8008b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b6e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008b70:	0fd8      	lsrs	r0, r3, #31
 8008b72:	17d1      	asrs	r1, r2, #31
 8008b74:	429a      	cmp	r2, r3
 8008b76:	4148      	adcs	r0, r1
 8008b78:	0003      	movs	r3, r0
 8008b7a:	b2db      	uxtb	r3, r3
 8008b7c:	001a      	movs	r2, r3
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	0011      	movs	r1, r2
 8008b82:	0018      	movs	r0, r3
 8008b84:	f7ff fc70 	bl	8008468 <push>
 8008b88:	0003      	movs	r3, r0
 8008b8a:	001a      	movs	r2, r3
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	4053      	eors	r3, r2
 8008b90:	b2db      	uxtb	r3, r3
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d100      	bne.n	8008b98 <vm_step+0x608>
 8008b96:	e23b      	b.n	8009010 <vm_step+0xa80>
 8008b98:	68fa      	ldr	r2, [r7, #12]
 8008b9a:	23a3      	movs	r3, #163	@ 0xa3
 8008b9c:	005b      	lsls	r3, r3, #1
 8008b9e:	2100      	movs	r1, #0
 8008ba0:	54d1      	strb	r1, [r2, r3]
 8008ba2:	e235      	b.n	8009010 <vm_step+0xa80>
      case OP_GT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>b)?1:0)) vm->running=false; break;
 8008ba4:	2334      	movs	r3, #52	@ 0x34
 8008ba6:	18fa      	adds	r2, r7, r3
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	0011      	movs	r1, r2
 8008bac:	0018      	movs	r0, r3
 8008bae:	f7ff fc77 	bl	80084a0 <pop>
 8008bb2:	0003      	movs	r3, r0
 8008bb4:	001a      	movs	r2, r3
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	4053      	eors	r3, r2
 8008bba:	b2db      	uxtb	r3, r3
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d123      	bne.n	8008c08 <vm_step+0x678>
 8008bc0:	2338      	movs	r3, #56	@ 0x38
 8008bc2:	18fa      	adds	r2, r7, r3
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	0011      	movs	r1, r2
 8008bc8:	0018      	movs	r0, r3
 8008bca:	f7ff fc69 	bl	80084a0 <pop>
 8008bce:	0003      	movs	r3, r0
 8008bd0:	001a      	movs	r2, r3
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	4053      	eors	r3, r2
 8008bd6:	b2db      	uxtb	r3, r3
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d115      	bne.n	8008c08 <vm_step+0x678>
 8008bdc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008be0:	2101      	movs	r1, #1
 8008be2:	429a      	cmp	r2, r3
 8008be4:	dc01      	bgt.n	8008bea <vm_step+0x65a>
 8008be6:	2300      	movs	r3, #0
 8008be8:	1c19      	adds	r1, r3, #0
 8008bea:	b2cb      	uxtb	r3, r1
 8008bec:	001a      	movs	r2, r3
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	0011      	movs	r1, r2
 8008bf2:	0018      	movs	r0, r3
 8008bf4:	f7ff fc38 	bl	8008468 <push>
 8008bf8:	0003      	movs	r3, r0
 8008bfa:	001a      	movs	r2, r3
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	4053      	eors	r3, r2
 8008c00:	b2db      	uxtb	r3, r3
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d100      	bne.n	8008c08 <vm_step+0x678>
 8008c06:	e205      	b.n	8009014 <vm_step+0xa84>
 8008c08:	68fa      	ldr	r2, [r7, #12]
 8008c0a:	23a3      	movs	r3, #163	@ 0xa3
 8008c0c:	005b      	lsls	r3, r3, #1
 8008c0e:	2100      	movs	r1, #0
 8008c10:	54d1      	strb	r1, [r2, r3]
 8008c12:	e1ff      	b.n	8009014 <vm_step+0xa84>
      case OP_GTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>=b)?1:0)) vm->running=false; break;
 8008c14:	2334      	movs	r3, #52	@ 0x34
 8008c16:	18fa      	adds	r2, r7, r3
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	0011      	movs	r1, r2
 8008c1c:	0018      	movs	r0, r3
 8008c1e:	f7ff fc3f 	bl	80084a0 <pop>
 8008c22:	0003      	movs	r3, r0
 8008c24:	001a      	movs	r2, r3
 8008c26:	2301      	movs	r3, #1
 8008c28:	4053      	eors	r3, r2
 8008c2a:	b2db      	uxtb	r3, r3
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d123      	bne.n	8008c78 <vm_step+0x6e8>
 8008c30:	2338      	movs	r3, #56	@ 0x38
 8008c32:	18fa      	adds	r2, r7, r3
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	0011      	movs	r1, r2
 8008c38:	0018      	movs	r0, r3
 8008c3a:	f7ff fc31 	bl	80084a0 <pop>
 8008c3e:	0003      	movs	r3, r0
 8008c40:	001a      	movs	r2, r3
 8008c42:	2301      	movs	r3, #1
 8008c44:	4053      	eors	r3, r2
 8008c46:	b2db      	uxtb	r3, r3
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d115      	bne.n	8008c78 <vm_step+0x6e8>
 8008c4c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008c4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c50:	17d0      	asrs	r0, r2, #31
 8008c52:	0fd9      	lsrs	r1, r3, #31
 8008c54:	429a      	cmp	r2, r3
 8008c56:	4148      	adcs	r0, r1
 8008c58:	0003      	movs	r3, r0
 8008c5a:	b2db      	uxtb	r3, r3
 8008c5c:	001a      	movs	r2, r3
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	0011      	movs	r1, r2
 8008c62:	0018      	movs	r0, r3
 8008c64:	f7ff fc00 	bl	8008468 <push>
 8008c68:	0003      	movs	r3, r0
 8008c6a:	001a      	movs	r2, r3
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	4053      	eors	r3, r2
 8008c70:	b2db      	uxtb	r3, r3
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d100      	bne.n	8008c78 <vm_step+0x6e8>
 8008c76:	e1cf      	b.n	8009018 <vm_step+0xa88>
 8008c78:	68fa      	ldr	r2, [r7, #12]
 8008c7a:	23a3      	movs	r3, #163	@ 0xa3
 8008c7c:	005b      	lsls	r3, r3, #1
 8008c7e:	2100      	movs	r1, #0
 8008c80:	54d1      	strb	r1, [r2, r3]
 8008c82:	e1c9      	b.n	8009018 <vm_step+0xa88>

      case OP_AND: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a&&b)?1:0)) vm->running=false; break;
 8008c84:	2334      	movs	r3, #52	@ 0x34
 8008c86:	18fa      	adds	r2, r7, r3
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	0011      	movs	r1, r2
 8008c8c:	0018      	movs	r0, r3
 8008c8e:	f7ff fc07 	bl	80084a0 <pop>
 8008c92:	0003      	movs	r3, r0
 8008c94:	001a      	movs	r2, r3
 8008c96:	2301      	movs	r3, #1
 8008c98:	4053      	eors	r3, r2
 8008c9a:	b2db      	uxtb	r3, r3
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d123      	bne.n	8008ce8 <vm_step+0x758>
 8008ca0:	2338      	movs	r3, #56	@ 0x38
 8008ca2:	18fa      	adds	r2, r7, r3
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	0011      	movs	r1, r2
 8008ca8:	0018      	movs	r0, r3
 8008caa:	f7ff fbf9 	bl	80084a0 <pop>
 8008cae:	0003      	movs	r3, r0
 8008cb0:	001a      	movs	r2, r3
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	4053      	eors	r3, r2
 8008cb6:	b2db      	uxtb	r3, r3
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d115      	bne.n	8008ce8 <vm_step+0x758>
 8008cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d004      	beq.n	8008ccc <vm_step+0x73c>
 8008cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d001      	beq.n	8008ccc <vm_step+0x73c>
 8008cc8:	2301      	movs	r3, #1
 8008cca:	e000      	b.n	8008cce <vm_step+0x73e>
 8008ccc:	2300      	movs	r3, #0
 8008cce:	68fa      	ldr	r2, [r7, #12]
 8008cd0:	0019      	movs	r1, r3
 8008cd2:	0010      	movs	r0, r2
 8008cd4:	f7ff fbc8 	bl	8008468 <push>
 8008cd8:	0003      	movs	r3, r0
 8008cda:	001a      	movs	r2, r3
 8008cdc:	2301      	movs	r3, #1
 8008cde:	4053      	eors	r3, r2
 8008ce0:	b2db      	uxtb	r3, r3
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d100      	bne.n	8008ce8 <vm_step+0x758>
 8008ce6:	e199      	b.n	800901c <vm_step+0xa8c>
 8008ce8:	68fa      	ldr	r2, [r7, #12]
 8008cea:	23a3      	movs	r3, #163	@ 0xa3
 8008cec:	005b      	lsls	r3, r3, #1
 8008cee:	2100      	movs	r1, #0
 8008cf0:	54d1      	strb	r1, [r2, r3]
 8008cf2:	e193      	b.n	800901c <vm_step+0xa8c>
      case OP_OR:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a||b)?1:0)) vm->running=false; break;
 8008cf4:	2334      	movs	r3, #52	@ 0x34
 8008cf6:	18fa      	adds	r2, r7, r3
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	0011      	movs	r1, r2
 8008cfc:	0018      	movs	r0, r3
 8008cfe:	f7ff fbcf 	bl	80084a0 <pop>
 8008d02:	0003      	movs	r3, r0
 8008d04:	001a      	movs	r2, r3
 8008d06:	2301      	movs	r3, #1
 8008d08:	4053      	eors	r3, r2
 8008d0a:	b2db      	uxtb	r3, r3
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d123      	bne.n	8008d58 <vm_step+0x7c8>
 8008d10:	2338      	movs	r3, #56	@ 0x38
 8008d12:	18fa      	adds	r2, r7, r3
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	0011      	movs	r1, r2
 8008d18:	0018      	movs	r0, r3
 8008d1a:	f7ff fbc1 	bl	80084a0 <pop>
 8008d1e:	0003      	movs	r3, r0
 8008d20:	001a      	movs	r2, r3
 8008d22:	2301      	movs	r3, #1
 8008d24:	4053      	eors	r3, r2
 8008d26:	b2db      	uxtb	r3, r3
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d115      	bne.n	8008d58 <vm_step+0x7c8>
 8008d2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d102      	bne.n	8008d38 <vm_step+0x7a8>
 8008d32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d001      	beq.n	8008d3c <vm_step+0x7ac>
 8008d38:	2301      	movs	r3, #1
 8008d3a:	e000      	b.n	8008d3e <vm_step+0x7ae>
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	68fa      	ldr	r2, [r7, #12]
 8008d40:	0019      	movs	r1, r3
 8008d42:	0010      	movs	r0, r2
 8008d44:	f7ff fb90 	bl	8008468 <push>
 8008d48:	0003      	movs	r3, r0
 8008d4a:	001a      	movs	r2, r3
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	4053      	eors	r3, r2
 8008d50:	b2db      	uxtb	r3, r3
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d100      	bne.n	8008d58 <vm_step+0x7c8>
 8008d56:	e163      	b.n	8009020 <vm_step+0xa90>
 8008d58:	68fa      	ldr	r2, [r7, #12]
 8008d5a:	23a3      	movs	r3, #163	@ 0xa3
 8008d5c:	005b      	lsls	r3, r3, #1
 8008d5e:	2100      	movs	r1, #0
 8008d60:	54d1      	strb	r1, [r2, r3]
 8008d62:	e15d      	b.n	8009020 <vm_step+0xa90>
      case OP_NOT: if(!pop(vm,&a)||!push(vm,(!a)?1:0)) vm->running=false; break;
 8008d64:	2338      	movs	r3, #56	@ 0x38
 8008d66:	18fa      	adds	r2, r7, r3
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	0011      	movs	r1, r2
 8008d6c:	0018      	movs	r0, r3
 8008d6e:	f7ff fb97 	bl	80084a0 <pop>
 8008d72:	0003      	movs	r3, r0
 8008d74:	001a      	movs	r2, r3
 8008d76:	2301      	movs	r3, #1
 8008d78:	4053      	eors	r3, r2
 8008d7a:	b2db      	uxtb	r3, r3
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d111      	bne.n	8008da4 <vm_step+0x814>
 8008d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d82:	425a      	negs	r2, r3
 8008d84:	4153      	adcs	r3, r2
 8008d86:	b2db      	uxtb	r3, r3
 8008d88:	001a      	movs	r2, r3
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	0011      	movs	r1, r2
 8008d8e:	0018      	movs	r0, r3
 8008d90:	f7ff fb6a 	bl	8008468 <push>
 8008d94:	0003      	movs	r3, r0
 8008d96:	001a      	movs	r2, r3
 8008d98:	2301      	movs	r3, #1
 8008d9a:	4053      	eors	r3, r2
 8008d9c:	b2db      	uxtb	r3, r3
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d100      	bne.n	8008da4 <vm_step+0x814>
 8008da2:	e13f      	b.n	8009024 <vm_step+0xa94>
 8008da4:	68fa      	ldr	r2, [r7, #12]
 8008da6:	23a3      	movs	r3, #163	@ 0xa3
 8008da8:	005b      	lsls	r3, r3, #1
 8008daa:	2100      	movs	r1, #0
 8008dac:	54d1      	strb	r1, [r2, r3]
 8008dae:	e139      	b.n	8009024 <vm_step+0xa94>

      case OP_JMP: { uint16_t addr=rd_u16(p->bc,&vm->ip); vm->ip=addr; } break;
 8008db0:	68ba      	ldr	r2, [r7, #8]
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	3345      	adds	r3, #69	@ 0x45
 8008db6:	33ff      	adds	r3, #255	@ 0xff
 8008db8:	2540      	movs	r5, #64	@ 0x40
 8008dba:	197c      	adds	r4, r7, r5
 8008dbc:	0019      	movs	r1, r3
 8008dbe:	0010      	movs	r0, r2
 8008dc0:	f7ff fb8e 	bl	80084e0 <rd_u16>
 8008dc4:	0003      	movs	r3, r0
 8008dc6:	8023      	strh	r3, [r4, #0]
 8008dc8:	68fa      	ldr	r2, [r7, #12]
 8008dca:	1979      	adds	r1, r7, r5
 8008dcc:	23a2      	movs	r3, #162	@ 0xa2
 8008dce:	005b      	lsls	r3, r3, #1
 8008dd0:	8809      	ldrh	r1, [r1, #0]
 8008dd2:	52d1      	strh	r1, [r2, r3]
 8008dd4:	e12d      	b.n	8009032 <vm_step+0xaa2>
      case OP_JZ:  { uint16_t addr=rd_u16(p->bc,&vm->ip); if(!pop(vm,&a)) vm->running=false; else if(a==0) vm->ip=addr; } break;
 8008dd6:	68ba      	ldr	r2, [r7, #8]
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	3345      	adds	r3, #69	@ 0x45
 8008ddc:	33ff      	adds	r3, #255	@ 0xff
 8008dde:	2142      	movs	r1, #66	@ 0x42
 8008de0:	187c      	adds	r4, r7, r1
 8008de2:	0019      	movs	r1, r3
 8008de4:	0010      	movs	r0, r2
 8008de6:	f7ff fb7b 	bl	80084e0 <rd_u16>
 8008dea:	0003      	movs	r3, r0
 8008dec:	8023      	strh	r3, [r4, #0]
 8008dee:	2338      	movs	r3, #56	@ 0x38
 8008df0:	18fa      	adds	r2, r7, r3
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	0011      	movs	r1, r2
 8008df6:	0018      	movs	r0, r3
 8008df8:	f7ff fb52 	bl	80084a0 <pop>
 8008dfc:	0003      	movs	r3, r0
 8008dfe:	001a      	movs	r2, r3
 8008e00:	2301      	movs	r3, #1
 8008e02:	4053      	eors	r3, r2
 8008e04:	b2db      	uxtb	r3, r3
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d005      	beq.n	8008e16 <vm_step+0x886>
 8008e0a:	68fa      	ldr	r2, [r7, #12]
 8008e0c:	23a3      	movs	r3, #163	@ 0xa3
 8008e0e:	005b      	lsls	r3, r3, #1
 8008e10:	2100      	movs	r1, #0
 8008e12:	54d1      	strb	r1, [r2, r3]
 8008e14:	e108      	b.n	8009028 <vm_step+0xa98>
 8008e16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d000      	beq.n	8008e1e <vm_step+0x88e>
 8008e1c:	e104      	b.n	8009028 <vm_step+0xa98>
 8008e1e:	68fa      	ldr	r2, [r7, #12]
 8008e20:	2342      	movs	r3, #66	@ 0x42
 8008e22:	18f9      	adds	r1, r7, r3
 8008e24:	23a2      	movs	r3, #162	@ 0xa2
 8008e26:	005b      	lsls	r3, r3, #1
 8008e28:	8809      	ldrh	r1, [r1, #0]
 8008e2a:	52d1      	strh	r1, [r2, r3]
 8008e2c:	e0fc      	b.n	8009028 <vm_step+0xa98>

      case OP_CALL: {
        uint8_t id = p->bc[vm->ip++];
 8008e2e:	68fa      	ldr	r2, [r7, #12]
 8008e30:	23a2      	movs	r3, #162	@ 0xa2
 8008e32:	005b      	lsls	r3, r3, #1
 8008e34:	5ad3      	ldrh	r3, [r2, r3]
 8008e36:	1c5a      	adds	r2, r3, #1
 8008e38:	b290      	uxth	r0, r2
 8008e3a:	68f9      	ldr	r1, [r7, #12]
 8008e3c:	22a2      	movs	r2, #162	@ 0xa2
 8008e3e:	0052      	lsls	r2, r2, #1
 8008e40:	5288      	strh	r0, [r1, r2]
 8008e42:	0019      	movs	r1, r3
 8008e44:	234b      	movs	r3, #75	@ 0x4b
 8008e46:	18fb      	adds	r3, r7, r3
 8008e48:	68ba      	ldr	r2, [r7, #8]
 8008e4a:	5c52      	ldrb	r2, [r2, r1]
 8008e4c:	701a      	strb	r2, [r3, #0]
        uint8_t argc = p->bc[vm->ip++];
 8008e4e:	68fa      	ldr	r2, [r7, #12]
 8008e50:	23a2      	movs	r3, #162	@ 0xa2
 8008e52:	005b      	lsls	r3, r3, #1
 8008e54:	5ad3      	ldrh	r3, [r2, r3]
 8008e56:	1c5a      	adds	r2, r3, #1
 8008e58:	b290      	uxth	r0, r2
 8008e5a:	68f9      	ldr	r1, [r7, #12]
 8008e5c:	22a2      	movs	r2, #162	@ 0xa2
 8008e5e:	0052      	lsls	r2, r2, #1
 8008e60:	5288      	strh	r0, [r1, r2]
 8008e62:	0019      	movs	r1, r3
 8008e64:	204a      	movs	r0, #74	@ 0x4a
 8008e66:	183b      	adds	r3, r7, r0
 8008e68:	68ba      	ldr	r2, [r7, #8]
 8008e6a:	5c52      	ldrb	r2, [r2, r1]
 8008e6c:	701a      	strb	r2, [r3, #0]
        int32_t argv[8];
        if (argc>8 || argc>(uint8_t)vm->sp){ vm->running=false; break; }
 8008e6e:	0001      	movs	r1, r0
 8008e70:	187b      	adds	r3, r7, r1
 8008e72:	781b      	ldrb	r3, [r3, #0]
 8008e74:	2b08      	cmp	r3, #8
 8008e76:	d807      	bhi.n	8008e88 <vm_step+0x8f8>
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	22a0      	movs	r2, #160	@ 0xa0
 8008e7c:	589b      	ldr	r3, [r3, r2]
 8008e7e:	b2db      	uxtb	r3, r3
 8008e80:	187a      	adds	r2, r7, r1
 8008e82:	7812      	ldrb	r2, [r2, #0]
 8008e84:	429a      	cmp	r2, r3
 8008e86:	d905      	bls.n	8008e94 <vm_step+0x904>
 8008e88:	68fa      	ldr	r2, [r7, #12]
 8008e8a:	23a3      	movs	r3, #163	@ 0xa3
 8008e8c:	005b      	lsls	r3, r3, #1
 8008e8e:	2100      	movs	r1, #0
 8008e90:	54d1      	strb	r1, [r2, r3]
 8008e92:	e0ce      	b.n	8009032 <vm_step+0xaa2>
        for (int i=(int)argc-1;i>=0;i--){ if(!pop(vm,&argv[i])){ vm->running=false; break; } }
 8008e94:	234a      	movs	r3, #74	@ 0x4a
 8008e96:	18fb      	adds	r3, r7, r3
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	3b01      	subs	r3, #1
 8008e9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008e9e:	e019      	b.n	8008ed4 <vm_step+0x944>
 8008ea0:	2314      	movs	r3, #20
 8008ea2:	18fa      	adds	r2, r7, r3
 8008ea4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ea6:	009b      	lsls	r3, r3, #2
 8008ea8:	18d2      	adds	r2, r2, r3
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	0011      	movs	r1, r2
 8008eae:	0018      	movs	r0, r3
 8008eb0:	f7ff faf6 	bl	80084a0 <pop>
 8008eb4:	0003      	movs	r3, r0
 8008eb6:	001a      	movs	r2, r3
 8008eb8:	2301      	movs	r3, #1
 8008eba:	4053      	eors	r3, r2
 8008ebc:	b2db      	uxtb	r3, r3
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d005      	beq.n	8008ece <vm_step+0x93e>
 8008ec2:	68fa      	ldr	r2, [r7, #12]
 8008ec4:	23a3      	movs	r3, #163	@ 0xa3
 8008ec6:	005b      	lsls	r3, r3, #1
 8008ec8:	2100      	movs	r1, #0
 8008eca:	54d1      	strb	r1, [r2, r3]
 8008ecc:	e005      	b.n	8008eda <vm_step+0x94a>
 8008ece:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ed0:	3b01      	subs	r3, #1
 8008ed2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008ed4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	dae2      	bge.n	8008ea0 <vm_step+0x910>
        if (!vm->running) break;
 8008eda:	68fa      	ldr	r2, [r7, #12]
 8008edc:	23a3      	movs	r3, #163	@ 0xa3
 8008ede:	005b      	lsls	r3, r3, #1
 8008ee0:	5cd3      	ldrb	r3, [r2, r3]
 8008ee2:	2201      	movs	r2, #1
 8008ee4:	4053      	eors	r3, r2
 8008ee6:	b2db      	uxtb	r3, r3
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d000      	beq.n	8008eee <vm_step+0x95e>
 8008eec:	e09e      	b.n	800902c <vm_step+0xa9c>

        if (id==2){
 8008eee:	234b      	movs	r3, #75	@ 0x4b
 8008ef0:	18fb      	adds	r3, r7, r3
 8008ef2:	781b      	ldrb	r3, [r3, #0]
 8008ef4:	2b02      	cmp	r3, #2
 8008ef6:	d135      	bne.n	8008f64 <vm_step+0x9d4>
          if (argc!=1){ vm->running=false; break; }
 8008ef8:	234a      	movs	r3, #74	@ 0x4a
 8008efa:	18fb      	adds	r3, r7, r3
 8008efc:	781b      	ldrb	r3, [r3, #0]
 8008efe:	2b01      	cmp	r3, #1
 8008f00:	d005      	beq.n	8008f0e <vm_step+0x97e>
 8008f02:	68fa      	ldr	r2, [r7, #12]
 8008f04:	23a3      	movs	r3, #163	@ 0xa3
 8008f06:	005b      	lsls	r3, r3, #1
 8008f08:	2100      	movs	r1, #0
 8008f0a:	54d1      	strb	r1, [r2, r3]
 8008f0c:	e091      	b.n	8009032 <vm_step+0xaa2>
          int32_t ms = argv[0];
 8008f0e:	2314      	movs	r3, #20
 8008f10:	18fb      	adds	r3, r7, r3
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	657b      	str	r3, [r7, #84]	@ 0x54
          if (ms < 0) ms = 0;
 8008f16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	da01      	bge.n	8008f20 <vm_step+0x990>
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	657b      	str	r3, [r7, #84]	@ 0x54
          vm->sleeping=true;
 8008f20:	68fa      	ldr	r2, [r7, #12]
 8008f22:	23a4      	movs	r3, #164	@ 0xa4
 8008f24:	005b      	lsls	r3, r3, #1
 8008f26:	2101      	movs	r1, #1
 8008f28:	54d1      	strb	r1, [r2, r3]
          vm->wake_ms = now_ms + (uint32_t)ms;
 8008f2a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	18d1      	adds	r1, r2, r3
 8008f30:	68fa      	ldr	r2, [r7, #12]
 8008f32:	23a6      	movs	r3, #166	@ 0xa6
 8008f34:	005b      	lsls	r3, r3, #1
 8008f36:	50d1      	str	r1, [r2, r3]
          if(!push(vm,0)) vm->running=false;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	2100      	movs	r1, #0
 8008f3c:	0018      	movs	r0, r3
 8008f3e:	f7ff fa93 	bl	8008468 <push>
 8008f42:	0003      	movs	r3, r0
 8008f44:	001a      	movs	r2, r3
 8008f46:	2301      	movs	r3, #1
 8008f48:	4053      	eors	r3, r2
 8008f4a:	b2db      	uxtb	r3, r3
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d004      	beq.n	8008f5a <vm_step+0x9ca>
 8008f50:	68fa      	ldr	r2, [r7, #12]
 8008f52:	23a3      	movs	r3, #163	@ 0xa3
 8008f54:	005b      	lsls	r3, r3, #1
 8008f56:	2100      	movs	r1, #0
 8008f58:	54d1      	strb	r1, [r2, r3]
          return vm->running;
 8008f5a:	68fa      	ldr	r2, [r7, #12]
 8008f5c:	23a3      	movs	r3, #163	@ 0xa3
 8008f5e:	005b      	lsls	r3, r3, #1
 8008f60:	5cd3      	ldrb	r3, [r2, r3]
 8008f62:	e07f      	b.n	8009064 <vm_step+0xad4>
        }

        int32_t r = mp_user_builtin(id, argc, argv);
 8008f64:	2314      	movs	r3, #20
 8008f66:	18fa      	adds	r2, r7, r3
 8008f68:	234a      	movs	r3, #74	@ 0x4a
 8008f6a:	18fb      	adds	r3, r7, r3
 8008f6c:	7819      	ldrb	r1, [r3, #0]
 8008f6e:	234b      	movs	r3, #75	@ 0x4b
 8008f70:	18fb      	adds	r3, r7, r3
 8008f72:	781b      	ldrb	r3, [r3, #0]
 8008f74:	0018      	movs	r0, r3
 8008f76:	f001 ff37 	bl	800ade8 <mp_user_builtin>
 8008f7a:	0003      	movs	r3, r0
 8008f7c:	647b      	str	r3, [r7, #68]	@ 0x44
        if(!push(vm,r)) vm->running=false;
 8008f7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	0011      	movs	r1, r2
 8008f84:	0018      	movs	r0, r3
 8008f86:	f7ff fa6f 	bl	8008468 <push>
 8008f8a:	0003      	movs	r3, r0
 8008f8c:	001a      	movs	r2, r3
 8008f8e:	2301      	movs	r3, #1
 8008f90:	4053      	eors	r3, r2
 8008f92:	b2db      	uxtb	r3, r3
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d04b      	beq.n	8009030 <vm_step+0xaa0>
 8008f98:	68fa      	ldr	r2, [r7, #12]
 8008f9a:	23a3      	movs	r3, #163	@ 0xa3
 8008f9c:	005b      	lsls	r3, r3, #1
 8008f9e:	2100      	movs	r1, #0
 8008fa0:	54d1      	strb	r1, [r2, r3]
      } break;
 8008fa2:	e045      	b.n	8009030 <vm_step+0xaa0>

      case OP_SLEEP: {
        uint32_t ms = (uint32_t)rd_i32(p->bc, &vm->ip);
 8008fa4:	68ba      	ldr	r2, [r7, #8]
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	3345      	adds	r3, #69	@ 0x45
 8008faa:	33ff      	adds	r3, #255	@ 0xff
 8008fac:	0019      	movs	r1, r3
 8008fae:	0010      	movs	r0, r2
 8008fb0:	f7ff fabc 	bl	800852c <rd_i32>
 8008fb4:	0003      	movs	r3, r0
 8008fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
        vm->sleeping=true;
 8008fb8:	68fa      	ldr	r2, [r7, #12]
 8008fba:	23a4      	movs	r3, #164	@ 0xa4
 8008fbc:	005b      	lsls	r3, r3, #1
 8008fbe:	2101      	movs	r1, #1
 8008fc0:	54d1      	strb	r1, [r2, r3]
        vm->wake_ms = now_ms + ms;
 8008fc2:	687a      	ldr	r2, [r7, #4]
 8008fc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008fc6:	18d1      	adds	r1, r2, r3
 8008fc8:	68fa      	ldr	r2, [r7, #12]
 8008fca:	23a6      	movs	r3, #166	@ 0xa6
 8008fcc:	005b      	lsls	r3, r3, #1
 8008fce:	50d1      	str	r1, [r2, r3]
        return true;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	e047      	b.n	8009064 <vm_step+0xad4>
      } break;

      default: vm->running=false; break;
 8008fd4:	68fa      	ldr	r2, [r7, #12]
 8008fd6:	23a3      	movs	r3, #163	@ 0xa3
 8008fd8:	005b      	lsls	r3, r3, #1
 8008fda:	2100      	movs	r1, #0
 8008fdc:	54d1      	strb	r1, [r2, r3]
 8008fde:	e028      	b.n	8009032 <vm_step+0xaa2>
      case OP_PUSHI: if(!push(vm, rd_i32(p->bc, &vm->ip))) vm->running=false; break;
 8008fe0:	46c0      	nop			@ (mov r8, r8)
 8008fe2:	e026      	b.n	8009032 <vm_step+0xaa2>
      case OP_LOAD: { uint8_t idx=p->bc[vm->ip++]; if(idx>=MP_MAX_VARS||!push(vm, vm->vars[idx])) vm->running=false; } break;
 8008fe4:	46c0      	nop			@ (mov r8, r8)
 8008fe6:	e024      	b.n	8009032 <vm_step+0xaa2>
      case OP_STORE:{ uint8_t idx=p->bc[vm->ip++]; if(!pop(vm,&a)) vm->running=false; else if(idx<MP_MAX_VARS) vm->vars[idx]=a; } break;
 8008fe8:	46c0      	nop			@ (mov r8, r8)
 8008fea:	e022      	b.n	8009032 <vm_step+0xaa2>
      case OP_ADD: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a+b)) vm->running=false; break;
 8008fec:	46c0      	nop			@ (mov r8, r8)
 8008fee:	e020      	b.n	8009032 <vm_step+0xaa2>
      case OP_SUB: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a-b)) vm->running=false; break;
 8008ff0:	46c0      	nop			@ (mov r8, r8)
 8008ff2:	e01e      	b.n	8009032 <vm_step+0xaa2>
      case OP_MUL: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a*b)) vm->running=false; break;
 8008ff4:	46c0      	nop			@ (mov r8, r8)
 8008ff6:	e01c      	b.n	8009032 <vm_step+0xaa2>
      case OP_DIV: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a/b)) vm->running=false; break;
 8008ff8:	46c0      	nop			@ (mov r8, r8)
 8008ffa:	e01a      	b.n	8009032 <vm_step+0xaa2>
      case OP_MOD: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a%b)) vm->running=false; break;
 8008ffc:	46c0      	nop			@ (mov r8, r8)
 8008ffe:	e018      	b.n	8009032 <vm_step+0xaa2>
      case OP_NEG: if(!pop(vm,&a)||!push(vm,-a)) vm->running=false; break;
 8009000:	46c0      	nop			@ (mov r8, r8)
 8009002:	e016      	b.n	8009032 <vm_step+0xaa2>
      case OP_EQ:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a==b)?1:0)) vm->running=false; break;
 8009004:	46c0      	nop			@ (mov r8, r8)
 8009006:	e014      	b.n	8009032 <vm_step+0xaa2>
      case OP_NEQ: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a!=b)?1:0)) vm->running=false; break;
 8009008:	46c0      	nop			@ (mov r8, r8)
 800900a:	e012      	b.n	8009032 <vm_step+0xaa2>
      case OP_LT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<b)?1:0)) vm->running=false; break;
 800900c:	46c0      	nop			@ (mov r8, r8)
 800900e:	e010      	b.n	8009032 <vm_step+0xaa2>
      case OP_LTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<=b)?1:0)) vm->running=false; break;
 8009010:	46c0      	nop			@ (mov r8, r8)
 8009012:	e00e      	b.n	8009032 <vm_step+0xaa2>
      case OP_GT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>b)?1:0)) vm->running=false; break;
 8009014:	46c0      	nop			@ (mov r8, r8)
 8009016:	e00c      	b.n	8009032 <vm_step+0xaa2>
      case OP_GTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>=b)?1:0)) vm->running=false; break;
 8009018:	46c0      	nop			@ (mov r8, r8)
 800901a:	e00a      	b.n	8009032 <vm_step+0xaa2>
      case OP_AND: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a&&b)?1:0)) vm->running=false; break;
 800901c:	46c0      	nop			@ (mov r8, r8)
 800901e:	e008      	b.n	8009032 <vm_step+0xaa2>
      case OP_OR:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a||b)?1:0)) vm->running=false; break;
 8009020:	46c0      	nop			@ (mov r8, r8)
 8009022:	e006      	b.n	8009032 <vm_step+0xaa2>
      case OP_NOT: if(!pop(vm,&a)||!push(vm,(!a)?1:0)) vm->running=false; break;
 8009024:	46c0      	nop			@ (mov r8, r8)
 8009026:	e004      	b.n	8009032 <vm_step+0xaa2>
      case OP_JZ:  { uint16_t addr=rd_u16(p->bc,&vm->ip); if(!pop(vm,&a)) vm->running=false; else if(a==0) vm->ip=addr; } break;
 8009028:	46c0      	nop			@ (mov r8, r8)
 800902a:	e002      	b.n	8009032 <vm_step+0xaa2>
        if (!vm->running) break;
 800902c:	46c0      	nop			@ (mov r8, r8)
 800902e:	e000      	b.n	8009032 <vm_step+0xaa2>
      } break;
 8009030:	46c0      	nop			@ (mov r8, r8)
    }
    ops++;
 8009032:	215e      	movs	r1, #94	@ 0x5e
 8009034:	187b      	adds	r3, r7, r1
 8009036:	881a      	ldrh	r2, [r3, #0]
 8009038:	187b      	adds	r3, r7, r1
 800903a:	3201      	adds	r2, #1
 800903c:	801a      	strh	r2, [r3, #0]
  while (vm->running && ops < max_ops){
 800903e:	68fa      	ldr	r2, [r7, #12]
 8009040:	23a3      	movs	r3, #163	@ 0xa3
 8009042:	005b      	lsls	r3, r3, #1
 8009044:	5cd3      	ldrb	r3, [r2, r3]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d008      	beq.n	800905c <vm_step+0xacc>
 800904a:	235e      	movs	r3, #94	@ 0x5e
 800904c:	18fa      	adds	r2, r7, r3
 800904e:	1cbb      	adds	r3, r7, #2
 8009050:	8812      	ldrh	r2, [r2, #0]
 8009052:	881b      	ldrh	r3, [r3, #0]
 8009054:	429a      	cmp	r2, r3
 8009056:	d201      	bcs.n	800905c <vm_step+0xacc>
 8009058:	f7ff fad8 	bl	800860c <vm_step+0x7c>
  }
  return vm->running;
 800905c:	68fa      	ldr	r2, [r7, #12]
 800905e:	23a3      	movs	r3, #163	@ 0xa3
 8009060:	005b      	lsls	r3, r3, #1
 8009062:	5cd3      	ldrb	r3, [r2, r3]
}
 8009064:	0018      	movs	r0, r3
 8009066:	46bd      	mov	sp, r7
 8009068:	b018      	add	sp, #96	@ 0x60
 800906a:	bdb0      	pop	{r4, r5, r7, pc}

0800906c <fnv1a32_update>:
  uint8_t  reserved[3];
  uint32_t data_len;
  uint32_t checksum;
} mp_hdr_t;

static uint32_t fnv1a32_update(uint32_t h, const void *data, uint32_t len){
 800906c:	b580      	push	{r7, lr}
 800906e:	b086      	sub	sp, #24
 8009070:	af00      	add	r7, sp, #0
 8009072:	60f8      	str	r0, [r7, #12]
 8009074:	60b9      	str	r1, [r7, #8]
 8009076:	607a      	str	r2, [r7, #4]
  const uint8_t *p=(const uint8_t*)data;
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	613b      	str	r3, [r7, #16]
  for (uint32_t i=0;i<len;i++){ h ^= p[i]; h *= 16777619u; }
 800907c:	2300      	movs	r3, #0
 800907e:	617b      	str	r3, [r7, #20]
 8009080:	e017      	b.n	80090b2 <fnv1a32_update+0x46>
 8009082:	693a      	ldr	r2, [r7, #16]
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	18d3      	adds	r3, r2, r3
 8009088:	781b      	ldrb	r3, [r3, #0]
 800908a:	001a      	movs	r2, r3
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	4053      	eors	r3, r2
 8009090:	60fb      	str	r3, [r7, #12]
 8009092:	68fa      	ldr	r2, [r7, #12]
 8009094:	0013      	movs	r3, r2
 8009096:	041b      	lsls	r3, r3, #16
 8009098:	189b      	adds	r3, r3, r2
 800909a:	005b      	lsls	r3, r3, #1
 800909c:	189b      	adds	r3, r3, r2
 800909e:	00db      	lsls	r3, r3, #3
 80090a0:	189b      	adds	r3, r3, r2
 80090a2:	00db      	lsls	r3, r3, #3
 80090a4:	189b      	adds	r3, r3, r2
 80090a6:	005b      	lsls	r3, r3, #1
 80090a8:	189b      	adds	r3, r3, r2
 80090aa:	60fb      	str	r3, [r7, #12]
 80090ac:	697b      	ldr	r3, [r7, #20]
 80090ae:	3301      	adds	r3, #1
 80090b0:	617b      	str	r3, [r7, #20]
 80090b2:	697a      	ldr	r2, [r7, #20]
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	429a      	cmp	r2, r3
 80090b8:	d3e3      	bcc.n	8009082 <fnv1a32_update+0x16>
  return h;
 80090ba:	68fb      	ldr	r3, [r7, #12]
}
 80090bc:	0018      	movs	r0, r3
 80090be:	46bd      	mov	sp, r7
 80090c0:	b006      	add	sp, #24
 80090c2:	bd80      	pop	{r7, pc}

080090c4 <flash_data_start>:

static uint32_t flash_data_start(void){
 80090c4:	b580      	push	{r7, lr}
 80090c6:	af00      	add	r7, sp, #0
  return (uint32_t)&__flash_data_start__;
 80090c8:	4b01      	ldr	r3, [pc, #4]	@ (80090d0 <flash_data_start+0xc>)
}
 80090ca:	0018      	movs	r0, r3
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}
 80090d0:	0803a000 	.word	0x0803a000

080090d4 <flash_data_end>:

static uint32_t flash_data_end(void){
 80090d4:	b580      	push	{r7, lr}
 80090d6:	af00      	add	r7, sp, #0
  return (uint32_t)&__flash_data_end__;
 80090d8:	4b01      	ldr	r3, [pc, #4]	@ (80090e0 <flash_data_end+0xc>)
}
 80090da:	0018      	movs	r0, r3
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}
 80090e0:	08040000 	.word	0x08040000

080090e4 <flash_data_size>:

static uint32_t flash_data_size(void){
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b082      	sub	sp, #8
 80090e8:	af00      	add	r7, sp, #0
  uint32_t start = flash_data_start();
 80090ea:	f7ff ffeb 	bl	80090c4 <flash_data_start>
 80090ee:	0003      	movs	r3, r0
 80090f0:	607b      	str	r3, [r7, #4]
  uint32_t end = flash_data_end();
 80090f2:	f7ff ffef 	bl	80090d4 <flash_data_end>
 80090f6:	0003      	movs	r3, r0
 80090f8:	603b      	str	r3, [r7, #0]
  return (end > start) ? (end - start) : 0u;
 80090fa:	683a      	ldr	r2, [r7, #0]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	429a      	cmp	r2, r3
 8009100:	d903      	bls.n	800910a <flash_data_size+0x26>
 8009102:	683a      	ldr	r2, [r7, #0]
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	1ad3      	subs	r3, r2, r3
 8009108:	e000      	b.n	800910c <flash_data_size+0x28>
 800910a:	2300      	movs	r3, #0
}
 800910c:	0018      	movs	r0, r3
 800910e:	46bd      	mov	sp, r7
 8009110:	b002      	add	sp, #8
 8009112:	bd80      	pop	{r7, pc}

08009114 <flash_err_clear>:

static const char *g_flash_err = 0;
static uint32_t g_flash_hal_err = 0;

static void flash_err_clear(void){
 8009114:	b580      	push	{r7, lr}
 8009116:	af00      	add	r7, sp, #0
  g_flash_err = 0;
 8009118:	4b04      	ldr	r3, [pc, #16]	@ (800912c <flash_err_clear+0x18>)
 800911a:	2200      	movs	r2, #0
 800911c:	601a      	str	r2, [r3, #0]
  g_flash_hal_err = 0;
 800911e:	4b04      	ldr	r3, [pc, #16]	@ (8009130 <flash_err_clear+0x1c>)
 8009120:	2200      	movs	r2, #0
 8009122:	601a      	str	r2, [r3, #0]
}
 8009124:	46c0      	nop			@ (mov r8, r8)
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}
 800912a:	46c0      	nop			@ (mov r8, r8)
 800912c:	20000928 	.word	0x20000928
 8009130:	2000092c 	.word	0x2000092c

08009134 <flash_err_set>:

static void flash_err_set(const char *msg){
 8009134:	b580      	push	{r7, lr}
 8009136:	b082      	sub	sp, #8
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  g_flash_err = msg;
 800913c:	4b05      	ldr	r3, [pc, #20]	@ (8009154 <flash_err_set+0x20>)
 800913e:	687a      	ldr	r2, [r7, #4]
 8009140:	601a      	str	r2, [r3, #0]
  g_flash_hal_err = HAL_FLASH_GetError();
 8009142:	f007 f88d 	bl	8010260 <HAL_FLASH_GetError>
 8009146:	0002      	movs	r2, r0
 8009148:	4b03      	ldr	r3, [pc, #12]	@ (8009158 <flash_err_set+0x24>)
 800914a:	601a      	str	r2, [r3, #0]
}
 800914c:	46c0      	nop			@ (mov r8, r8)
 800914e:	46bd      	mov	sp, r7
 8009150:	b002      	add	sp, #8
 8009152:	bd80      	pop	{r7, pc}
 8009154:	20000928 	.word	0x20000928
 8009158:	2000092c 	.word	0x2000092c

0800915c <flash_clear_errors>:

static void flash_clear_errors(void){
 800915c:	b580      	push	{r7, lr}
 800915e:	af00      	add	r7, sp, #0
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8009160:	4b11      	ldr	r3, [pc, #68]	@ (80091a8 <flash_clear_errors+0x4c>)
 8009162:	2201      	movs	r2, #1
 8009164:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8009166:	4b10      	ldr	r3, [pc, #64]	@ (80091a8 <flash_clear_errors+0x4c>)
 8009168:	2202      	movs	r2, #2
 800916a:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PROGERR);
 800916c:	4b0e      	ldr	r3, [pc, #56]	@ (80091a8 <flash_clear_errors+0x4c>)
 800916e:	2208      	movs	r2, #8
 8009170:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8009172:	4b0d      	ldr	r3, [pc, #52]	@ (80091a8 <flash_clear_errors+0x4c>)
 8009174:	2210      	movs	r2, #16
 8009176:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8009178:	4b0b      	ldr	r3, [pc, #44]	@ (80091a8 <flash_clear_errors+0x4c>)
 800917a:	2220      	movs	r2, #32
 800917c:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_SIZERR);
 800917e:	4b0a      	ldr	r3, [pc, #40]	@ (80091a8 <flash_clear_errors+0x4c>)
 8009180:	2240      	movs	r2, #64	@ 0x40
 8009182:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8009184:	4b08      	ldr	r3, [pc, #32]	@ (80091a8 <flash_clear_errors+0x4c>)
 8009186:	2280      	movs	r2, #128	@ 0x80
 8009188:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_MISERR);
 800918a:	4b07      	ldr	r3, [pc, #28]	@ (80091a8 <flash_clear_errors+0x4c>)
 800918c:	2280      	movs	r2, #128	@ 0x80
 800918e:	0052      	lsls	r2, r2, #1
 8009190:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_FASTERR);
 8009192:	4b05      	ldr	r3, [pc, #20]	@ (80091a8 <flash_clear_errors+0x4c>)
 8009194:	2280      	movs	r2, #128	@ 0x80
 8009196:	0092      	lsls	r2, r2, #2
 8009198:	611a      	str	r2, [r3, #16]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800919a:	4b03      	ldr	r3, [pc, #12]	@ (80091a8 <flash_clear_errors+0x4c>)
 800919c:	2280      	movs	r2, #128	@ 0x80
 800919e:	0212      	lsls	r2, r2, #8
 80091a0:	611a      	str	r2, [r3, #16]
}
 80091a2:	46c0      	nop			@ (mov r8, r8)
 80091a4:	46bd      	mov	sp, r7
 80091a6:	bd80      	pop	{r7, pc}
 80091a8:	40022000 	.word	0x40022000

080091ac <slot_size_bytes>:

static uint32_t slot_size_bytes(void){
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b082      	sub	sp, #8
 80091b0:	af00      	add	r7, sp, #0
  uint32_t total = flash_data_size();
 80091b2:	f7ff ff97 	bl	80090e4 <flash_data_size>
 80091b6:	0003      	movs	r3, r0
 80091b8:	607b      	str	r3, [r7, #4]
  if (total == 0) return 0u;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d101      	bne.n	80091c4 <slot_size_bytes+0x18>
 80091c0:	2300      	movs	r3, #0
 80091c2:	e00b      	b.n	80091dc <slot_size_bytes+0x30>
  uint32_t slot = total / (uint32_t)MP_FLASH_SLOT_COUNT;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2103      	movs	r1, #3
 80091c8:	0018      	movs	r0, r3
 80091ca:	f7f6 ffc3 	bl	8000154 <__udivsi3>
 80091ce:	0003      	movs	r3, r0
 80091d0:	603b      	str	r3, [r7, #0]
  slot = (slot / (uint32_t)MP_FLASH_PAGE_SIZE) * (uint32_t)MP_FLASH_PAGE_SIZE;
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	0adb      	lsrs	r3, r3, #11
 80091d6:	02db      	lsls	r3, r3, #11
 80091d8:	603b      	str	r3, [r7, #0]
  return slot;
 80091da:	683b      	ldr	r3, [r7, #0]
}
 80091dc:	0018      	movs	r0, r3
 80091de:	46bd      	mov	sp, r7
 80091e0:	b002      	add	sp, #8
 80091e2:	bd80      	pop	{r7, pc}

080091e4 <slot_base_addr>:

static uint32_t slot_base_addr(uint8_t slot){
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b084      	sub	sp, #16
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	0002      	movs	r2, r0
 80091ec:	1dfb      	adds	r3, r7, #7
 80091ee:	701a      	strb	r2, [r3, #0]
  uint32_t ss = slot_size_bytes();
 80091f0:	f7ff ffdc 	bl	80091ac <slot_size_bytes>
 80091f4:	0003      	movs	r3, r0
 80091f6:	60fb      	str	r3, [r7, #12]
  uint32_t start = flash_data_start();
 80091f8:	f7ff ff64 	bl	80090c4 <flash_data_start>
 80091fc:	0003      	movs	r3, r0
 80091fe:	60bb      	str	r3, [r7, #8]
  if (slot < 1) slot = 1;
 8009200:	1dfb      	adds	r3, r7, #7
 8009202:	781b      	ldrb	r3, [r3, #0]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d102      	bne.n	800920e <slot_base_addr+0x2a>
 8009208:	1dfb      	adds	r3, r7, #7
 800920a:	2201      	movs	r2, #1
 800920c:	701a      	strb	r2, [r3, #0]
  if (slot > MP_FLASH_SLOT_COUNT) slot = MP_FLASH_SLOT_COUNT;
 800920e:	1dfb      	adds	r3, r7, #7
 8009210:	781b      	ldrb	r3, [r3, #0]
 8009212:	2b03      	cmp	r3, #3
 8009214:	d902      	bls.n	800921c <slot_base_addr+0x38>
 8009216:	1dfb      	adds	r3, r7, #7
 8009218:	2203      	movs	r2, #3
 800921a:	701a      	strb	r2, [r3, #0]
  return start + ss * (uint32_t)(slot - 1);
 800921c:	1dfb      	adds	r3, r7, #7
 800921e:	781b      	ldrb	r3, [r3, #0]
 8009220:	3b01      	subs	r3, #1
 8009222:	001a      	movs	r2, r3
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	435a      	muls	r2, r3
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	18d3      	adds	r3, r2, r3
}
 800922c:	0018      	movs	r0, r3
 800922e:	46bd      	mov	sp, r7
 8009230:	b004      	add	sp, #16
 8009232:	bd80      	pop	{r7, pc}

08009234 <flash_unlock>:

static bool flash_unlock(void){ return (HAL_FLASH_Unlock()==HAL_OK); }
 8009234:	b580      	push	{r7, lr}
 8009236:	af00      	add	r7, sp, #0
 8009238:	f006 ffd2 	bl	80101e0 <HAL_FLASH_Unlock>
 800923c:	0003      	movs	r3, r0
 800923e:	425a      	negs	r2, r3
 8009240:	4153      	adcs	r3, r2
 8009242:	b2db      	uxtb	r3, r3
 8009244:	0018      	movs	r0, r3
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}

0800924a <flash_lock>:
static void flash_lock(void){ (void)HAL_FLASH_Lock(); }
 800924a:	b580      	push	{r7, lr}
 800924c:	af00      	add	r7, sp, #0
 800924e:	f006 ffeb 	bl	8010228 <HAL_FLASH_Lock>
 8009252:	46c0      	nop			@ (mov r8, r8)
 8009254:	46bd      	mov	sp, r7
 8009256:	bd80      	pop	{r7, pc}

08009258 <flash_erase_region>:

static bool flash_erase_region(uint32_t addr, uint32_t size){
 8009258:	b590      	push	{r4, r7, lr}
 800925a:	b08d      	sub	sp, #52	@ 0x34
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
 8009260:	6039      	str	r1, [r7, #0]
  if (size==0) return true;
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d101      	bne.n	800926c <flash_erase_region+0x14>
 8009268:	2301      	movs	r3, #1
 800926a:	e03b      	b.n	80092e4 <flash_erase_region+0x8c>
  uint32_t start=addr;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t end=addr + size - 1;
 8009270:	687a      	ldr	r2, [r7, #4]
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	18d3      	adds	r3, r2, r3
 8009276:	3b01      	subs	r3, #1
 8009278:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t page = (start - FLASH_BASE) / MP_FLASH_PAGE_SIZE;
 800927a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800927c:	22f8      	movs	r2, #248	@ 0xf8
 800927e:	0612      	lsls	r2, r2, #24
 8009280:	4694      	mov	ip, r2
 8009282:	4463      	add	r3, ip
 8009284:	0adb      	lsrs	r3, r3, #11
 8009286:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t page_end = (end - FLASH_BASE) / MP_FLASH_PAGE_SIZE;
 8009288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800928a:	22f8      	movs	r2, #248	@ 0xf8
 800928c:	0612      	lsls	r2, r2, #24
 800928e:	4694      	mov	ip, r2
 8009290:	4463      	add	r3, ip
 8009292:	0adb      	lsrs	r3, r3, #11
 8009294:	623b      	str	r3, [r7, #32]

  if (page_end < page) return false;
 8009296:	6a3a      	ldr	r2, [r7, #32]
 8009298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800929a:	429a      	cmp	r2, r3
 800929c:	d201      	bcs.n	80092a2 <flash_erase_region+0x4a>
 800929e:	2300      	movs	r3, #0
 80092a0:	e020      	b.n	80092e4 <flash_erase_region+0x8c>

  FLASH_EraseInitTypeDef ei; memset(&ei,0,sizeof(ei));
 80092a2:	2410      	movs	r4, #16
 80092a4:	193b      	adds	r3, r7, r4
 80092a6:	2210      	movs	r2, #16
 80092a8:	2100      	movs	r1, #0
 80092aa:	0018      	movs	r0, r3
 80092ac:	f017 fd2e 	bl	8020d0c <memset>
  uint32_t page_error=0;
 80092b0:	2300      	movs	r3, #0
 80092b2:	60fb      	str	r3, [r7, #12]
  ei.TypeErase = FLASH_TYPEERASE_PAGES;
 80092b4:	0021      	movs	r1, r4
 80092b6:	187b      	adds	r3, r7, r1
 80092b8:	2202      	movs	r2, #2
 80092ba:	601a      	str	r2, [r3, #0]
  ei.Page = page;
 80092bc:	187b      	adds	r3, r7, r1
 80092be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092c0:	609a      	str	r2, [r3, #8]
  ei.NbPages = (page_end - page) + 1;
 80092c2:	6a3a      	ldr	r2, [r7, #32]
 80092c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092c6:	1ad3      	subs	r3, r2, r3
 80092c8:	1c5a      	adds	r2, r3, #1
 80092ca:	187b      	adds	r3, r7, r1
 80092cc:	60da      	str	r2, [r3, #12]
  return (HAL_FLASHEx_Erase(&ei, &page_error) == HAL_OK);
 80092ce:	230c      	movs	r3, #12
 80092d0:	18fa      	adds	r2, r7, r3
 80092d2:	187b      	adds	r3, r7, r1
 80092d4:	0011      	movs	r1, r2
 80092d6:	0018      	movs	r0, r3
 80092d8:	f007 f83a 	bl	8010350 <HAL_FLASHEx_Erase>
 80092dc:	0003      	movs	r3, r0
 80092de:	425a      	negs	r2, r3
 80092e0:	4153      	adcs	r3, r2
 80092e2:	b2db      	uxtb	r3, r3
}
 80092e4:	0018      	movs	r0, r3
 80092e6:	46bd      	mov	sp, r7
 80092e8:	b00d      	add	sp, #52	@ 0x34
 80092ea:	bd90      	pop	{r4, r7, pc}

080092ec <flash_prog_dw>:
  uint32_t addr;
  uint8_t buf[8];
  uint8_t fill;
} flash_stream_t;

static bool flash_prog_dw(uint32_t addr, const uint8_t *buf){
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b086      	sub	sp, #24
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
 80092f4:	6039      	str	r1, [r7, #0]
  uint64_t dw = 0xFFFFFFFFFFFFFFFFull;
 80092f6:	2201      	movs	r2, #1
 80092f8:	4252      	negs	r2, r2
 80092fa:	17d3      	asrs	r3, r2, #31
 80092fc:	60ba      	str	r2, [r7, #8]
 80092fe:	60fb      	str	r3, [r7, #12]
  uint8_t *pdw = (uint8_t*)&dw;
 8009300:	2308      	movs	r3, #8
 8009302:	18fb      	adds	r3, r7, r3
 8009304:	613b      	str	r3, [r7, #16]
  for (uint32_t k=0;k<8;k++) pdw[k] = buf[k];
 8009306:	2300      	movs	r3, #0
 8009308:	617b      	str	r3, [r7, #20]
 800930a:	e00a      	b.n	8009322 <flash_prog_dw+0x36>
 800930c:	683a      	ldr	r2, [r7, #0]
 800930e:	697b      	ldr	r3, [r7, #20]
 8009310:	18d2      	adds	r2, r2, r3
 8009312:	6939      	ldr	r1, [r7, #16]
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	18cb      	adds	r3, r1, r3
 8009318:	7812      	ldrb	r2, [r2, #0]
 800931a:	701a      	strb	r2, [r3, #0]
 800931c:	697b      	ldr	r3, [r7, #20]
 800931e:	3301      	adds	r3, #1
 8009320:	617b      	str	r3, [r7, #20]
 8009322:	697b      	ldr	r3, [r7, #20]
 8009324:	2b07      	cmp	r3, #7
 8009326:	d9f1      	bls.n	800930c <flash_prog_dw+0x20>
  return (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, dw) == HAL_OK);
 8009328:	68ba      	ldr	r2, [r7, #8]
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	6879      	ldr	r1, [r7, #4]
 800932e:	2001      	movs	r0, #1
 8009330:	f006 ff08 	bl	8010144 <HAL_FLASH_Program>
 8009334:	0003      	movs	r3, r0
 8009336:	425a      	negs	r2, r3
 8009338:	4153      	adcs	r3, r2
 800933a:	b2db      	uxtb	r3, r3
}
 800933c:	0018      	movs	r0, r3
 800933e:	46bd      	mov	sp, r7
 8009340:	b006      	add	sp, #24
 8009342:	bd80      	pop	{r7, pc}

08009344 <flash_stream_init>:

static bool flash_stream_init(flash_stream_t *s, uint32_t base){
 8009344:	b580      	push	{r7, lr}
 8009346:	b082      	sub	sp, #8
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	6039      	str	r1, [r7, #0]
  if (!s || (base & 0x7u)) return false;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d003      	beq.n	800935c <flash_stream_init+0x18>
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	2207      	movs	r2, #7
 8009358:	4013      	ands	r3, r2
 800935a:	d001      	beq.n	8009360 <flash_stream_init+0x1c>
 800935c:	2300      	movs	r3, #0
 800935e:	e00d      	b.n	800937c <flash_stream_init+0x38>
  s->addr = base;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	683a      	ldr	r2, [r7, #0]
 8009364:	601a      	str	r2, [r3, #0]
  s->fill = 0;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2200      	movs	r2, #0
 800936a:	731a      	strb	r2, [r3, #12]
  memset(s->buf, 0xFF, sizeof(s->buf));
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	3304      	adds	r3, #4
 8009370:	2208      	movs	r2, #8
 8009372:	21ff      	movs	r1, #255	@ 0xff
 8009374:	0018      	movs	r0, r3
 8009376:	f017 fcc9 	bl	8020d0c <memset>
  return true;
 800937a:	2301      	movs	r3, #1
}
 800937c:	0018      	movs	r0, r3
 800937e:	46bd      	mov	sp, r7
 8009380:	b002      	add	sp, #8
 8009382:	bd80      	pop	{r7, pc}

08009384 <flash_stream_write>:

static bool flash_stream_write(flash_stream_t *s, const uint8_t *data, uint32_t len){
 8009384:	b580      	push	{r7, lr}
 8009386:	b086      	sub	sp, #24
 8009388:	af00      	add	r7, sp, #0
 800938a:	60f8      	str	r0, [r7, #12]
 800938c:	60b9      	str	r1, [r7, #8]
 800938e:	607a      	str	r2, [r7, #4]
  if (!s || !data) return false;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d002      	beq.n	800939c <flash_stream_write+0x18>
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d101      	bne.n	80093a0 <flash_stream_write+0x1c>
 800939c:	2300      	movs	r3, #0
 800939e:	e03d      	b.n	800941c <flash_stream_write+0x98>
  for (uint32_t i=0;i<len;i++){
 80093a0:	2300      	movs	r3, #0
 80093a2:	617b      	str	r3, [r7, #20]
 80093a4:	e035      	b.n	8009412 <flash_stream_write+0x8e>
    s->buf[s->fill++] = data[i];
 80093a6:	68ba      	ldr	r2, [r7, #8]
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	18d2      	adds	r2, r2, r3
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	7b1b      	ldrb	r3, [r3, #12]
 80093b0:	1c59      	adds	r1, r3, #1
 80093b2:	b2c8      	uxtb	r0, r1
 80093b4:	68f9      	ldr	r1, [r7, #12]
 80093b6:	7308      	strb	r0, [r1, #12]
 80093b8:	0019      	movs	r1, r3
 80093ba:	7812      	ldrb	r2, [r2, #0]
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	185b      	adds	r3, r3, r1
 80093c0:	711a      	strb	r2, [r3, #4]
    if (s->fill == 8){
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	7b1b      	ldrb	r3, [r3, #12]
 80093c6:	2b08      	cmp	r3, #8
 80093c8:	d120      	bne.n	800940c <flash_stream_write+0x88>
      if (!flash_prog_dw(s->addr, s->buf)) return false;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	681a      	ldr	r2, [r3, #0]
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	3304      	adds	r3, #4
 80093d2:	0019      	movs	r1, r3
 80093d4:	0010      	movs	r0, r2
 80093d6:	f7ff ff89 	bl	80092ec <flash_prog_dw>
 80093da:	0003      	movs	r3, r0
 80093dc:	001a      	movs	r2, r3
 80093de:	2301      	movs	r3, #1
 80093e0:	4053      	eors	r3, r2
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d001      	beq.n	80093ec <flash_stream_write+0x68>
 80093e8:	2300      	movs	r3, #0
 80093ea:	e017      	b.n	800941c <flash_stream_write+0x98>
      s->addr += 8;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	3308      	adds	r3, #8
 80093f2:	001a      	movs	r2, r3
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	601a      	str	r2, [r3, #0]
      s->fill = 0;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2200      	movs	r2, #0
 80093fc:	731a      	strb	r2, [r3, #12]
      memset(s->buf, 0xFF, sizeof(s->buf));
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	3304      	adds	r3, #4
 8009402:	2208      	movs	r2, #8
 8009404:	21ff      	movs	r1, #255	@ 0xff
 8009406:	0018      	movs	r0, r3
 8009408:	f017 fc80 	bl	8020d0c <memset>
  for (uint32_t i=0;i<len;i++){
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	3301      	adds	r3, #1
 8009410:	617b      	str	r3, [r7, #20]
 8009412:	697a      	ldr	r2, [r7, #20]
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	429a      	cmp	r2, r3
 8009418:	d3c5      	bcc.n	80093a6 <flash_stream_write+0x22>
    }
  }
  return true;
 800941a:	2301      	movs	r3, #1
}
 800941c:	0018      	movs	r0, r3
 800941e:	46bd      	mov	sp, r7
 8009420:	b006      	add	sp, #24
 8009422:	bd80      	pop	{r7, pc}

08009424 <flash_stream_flush>:

static bool flash_stream_flush(flash_stream_t *s){
 8009424:	b580      	push	{r7, lr}
 8009426:	b082      	sub	sp, #8
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
  if (!s) return false;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d101      	bne.n	8009436 <flash_stream_flush+0x12>
 8009432:	2300      	movs	r3, #0
 8009434:	e027      	b.n	8009486 <flash_stream_flush+0x62>
  if (s->fill == 0) return true;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	7b1b      	ldrb	r3, [r3, #12]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d101      	bne.n	8009442 <flash_stream_flush+0x1e>
 800943e:	2301      	movs	r3, #1
 8009440:	e021      	b.n	8009486 <flash_stream_flush+0x62>
  if (!flash_prog_dw(s->addr, s->buf)) return false;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681a      	ldr	r2, [r3, #0]
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	3304      	adds	r3, #4
 800944a:	0019      	movs	r1, r3
 800944c:	0010      	movs	r0, r2
 800944e:	f7ff ff4d 	bl	80092ec <flash_prog_dw>
 8009452:	0003      	movs	r3, r0
 8009454:	001a      	movs	r2, r3
 8009456:	2301      	movs	r3, #1
 8009458:	4053      	eors	r3, r2
 800945a:	b2db      	uxtb	r3, r3
 800945c:	2b00      	cmp	r3, #0
 800945e:	d001      	beq.n	8009464 <flash_stream_flush+0x40>
 8009460:	2300      	movs	r3, #0
 8009462:	e010      	b.n	8009486 <flash_stream_flush+0x62>
  s->addr += 8;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	3308      	adds	r3, #8
 800946a:	001a      	movs	r2, r3
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	601a      	str	r2, [r3, #0]
  s->fill = 0;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2200      	movs	r2, #0
 8009474:	731a      	strb	r2, [r3, #12]
  memset(s->buf, 0xFF, sizeof(s->buf));
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	3304      	adds	r3, #4
 800947a:	2208      	movs	r2, #8
 800947c:	21ff      	movs	r1, #255	@ 0xff
 800947e:	0018      	movs	r0, r3
 8009480:	f017 fc44 	bl	8020d0c <memset>
  return true;
 8009484:	2301      	movs	r3, #1
}
 8009486:	0018      	movs	r0, r3
 8009488:	46bd      	mov	sp, r7
 800948a:	b002      	add	sp, #8
 800948c:	bd80      	pop	{r7, pc}
	...

08009490 <storage_erase_slot>:

static bool storage_erase_slot(uint8_t slot){
 8009490:	b5b0      	push	{r4, r5, r7, lr}
 8009492:	b086      	sub	sp, #24
 8009494:	af00      	add	r7, sp, #0
 8009496:	0002      	movs	r2, r0
 8009498:	1dfb      	adds	r3, r7, #7
 800949a:	701a      	strb	r2, [r3, #0]
  flash_err_clear();
 800949c:	f7ff fe3a 	bl	8009114 <flash_err_clear>
  uint32_t base = slot_base_addr(slot);
 80094a0:	1dfb      	adds	r3, r7, #7
 80094a2:	781b      	ldrb	r3, [r3, #0]
 80094a4:	0018      	movs	r0, r3
 80094a6:	f7ff fe9d 	bl	80091e4 <slot_base_addr>
 80094aa:	0003      	movs	r3, r0
 80094ac:	617b      	str	r3, [r7, #20]
  uint32_t size = slot_size_bytes();
 80094ae:	f7ff fe7d 	bl	80091ac <slot_size_bytes>
 80094b2:	0003      	movs	r3, r0
 80094b4:	613b      	str	r3, [r7, #16]
  if (size == 0){ flash_err_set("slot size"); return false; }
 80094b6:	693b      	ldr	r3, [r7, #16]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d105      	bne.n	80094c8 <storage_erase_slot+0x38>
 80094bc:	4b21      	ldr	r3, [pc, #132]	@ (8009544 <storage_erase_slot+0xb4>)
 80094be:	0018      	movs	r0, r3
 80094c0:	f7ff fe38 	bl	8009134 <flash_err_set>
 80094c4:	2300      	movs	r3, #0
 80094c6:	e038      	b.n	800953a <storage_erase_slot+0xaa>
  if ((base + size) > flash_data_end()){ flash_err_set("slot range"); return false; }
 80094c8:	697a      	ldr	r2, [r7, #20]
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	18d4      	adds	r4, r2, r3
 80094ce:	f7ff fe01 	bl	80090d4 <flash_data_end>
 80094d2:	0003      	movs	r3, r0
 80094d4:	429c      	cmp	r4, r3
 80094d6:	d905      	bls.n	80094e4 <storage_erase_slot+0x54>
 80094d8:	4b1b      	ldr	r3, [pc, #108]	@ (8009548 <storage_erase_slot+0xb8>)
 80094da:	0018      	movs	r0, r3
 80094dc:	f7ff fe2a 	bl	8009134 <flash_err_set>
 80094e0:	2300      	movs	r3, #0
 80094e2:	e02a      	b.n	800953a <storage_erase_slot+0xaa>
  flash_clear_errors();
 80094e4:	f7ff fe3a 	bl	800915c <flash_clear_errors>
  if(!flash_unlock()){ flash_err_set("unlock"); return false; }
 80094e8:	f7ff fea4 	bl	8009234 <flash_unlock>
 80094ec:	0003      	movs	r3, r0
 80094ee:	001a      	movs	r2, r3
 80094f0:	2301      	movs	r3, #1
 80094f2:	4053      	eors	r3, r2
 80094f4:	b2db      	uxtb	r3, r3
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d005      	beq.n	8009506 <storage_erase_slot+0x76>
 80094fa:	4b14      	ldr	r3, [pc, #80]	@ (800954c <storage_erase_slot+0xbc>)
 80094fc:	0018      	movs	r0, r3
 80094fe:	f7ff fe19 	bl	8009134 <flash_err_set>
 8009502:	2300      	movs	r3, #0
 8009504:	e019      	b.n	800953a <storage_erase_slot+0xaa>
  bool ok = flash_erase_region(base, size);
 8009506:	250f      	movs	r5, #15
 8009508:	197c      	adds	r4, r7, r5
 800950a:	693a      	ldr	r2, [r7, #16]
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	0011      	movs	r1, r2
 8009510:	0018      	movs	r0, r3
 8009512:	f7ff fea1 	bl	8009258 <flash_erase_region>
 8009516:	0003      	movs	r3, r0
 8009518:	7023      	strb	r3, [r4, #0]
  if (!ok) flash_err_set("erase");
 800951a:	197b      	adds	r3, r7, r5
 800951c:	781b      	ldrb	r3, [r3, #0]
 800951e:	2201      	movs	r2, #1
 8009520:	4053      	eors	r3, r2
 8009522:	b2db      	uxtb	r3, r3
 8009524:	2b00      	cmp	r3, #0
 8009526:	d003      	beq.n	8009530 <storage_erase_slot+0xa0>
 8009528:	4b09      	ldr	r3, [pc, #36]	@ (8009550 <storage_erase_slot+0xc0>)
 800952a:	0018      	movs	r0, r3
 800952c:	f7ff fe02 	bl	8009134 <flash_err_set>
  flash_lock();
 8009530:	f7ff fe8b 	bl	800924a <flash_lock>
  return ok;
 8009534:	230f      	movs	r3, #15
 8009536:	18fb      	adds	r3, r7, r3
 8009538:	781b      	ldrb	r3, [r3, #0]
}
 800953a:	0018      	movs	r0, r3
 800953c:	46bd      	mov	sp, r7
 800953e:	b006      	add	sp, #24
 8009540:	bdb0      	pop	{r4, r5, r7, pc}
 8009542:	46c0      	nop			@ (mov r8, r8)
 8009544:	080259d8 	.word	0x080259d8
 8009548:	080259e4 	.word	0x080259e4
 800954c:	080259f0 	.word	0x080259f0
 8009550:	080259f8 	.word	0x080259f8

08009554 <storage_save_slot>:

static bool storage_save_slot(uint8_t slot, const mp_editor_t *ed, bool autorun){
 8009554:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009556:	b097      	sub	sp, #92	@ 0x5c
 8009558:	af00      	add	r7, sp, #0
 800955a:	6039      	str	r1, [r7, #0]
 800955c:	0011      	movs	r1, r2
 800955e:	1dfb      	adds	r3, r7, #7
 8009560:	1c02      	adds	r2, r0, #0
 8009562:	701a      	strb	r2, [r3, #0]
 8009564:	1dbb      	adds	r3, r7, #6
 8009566:	1c0a      	adds	r2, r1, #0
 8009568:	701a      	strb	r2, [r3, #0]
  flash_err_clear();
 800956a:	f7ff fdd3 	bl	8009114 <flash_err_clear>
  mp_hdr_t hdr; memset(&hdr,0,sizeof(hdr));
 800956e:	2424      	movs	r4, #36	@ 0x24
 8009570:	193b      	adds	r3, r7, r4
 8009572:	2214      	movs	r2, #20
 8009574:	2100      	movs	r1, #0
 8009576:	0018      	movs	r0, r3
 8009578:	f017 fbc8 	bl	8020d0c <memset>
  hdr.magic = MP_MAGIC;
 800957c:	0021      	movs	r1, r4
 800957e:	187b      	adds	r3, r7, r1
 8009580:	4adb      	ldr	r2, [pc, #876]	@ (80098f0 <storage_save_slot+0x39c>)
 8009582:	601a      	str	r2, [r3, #0]
  hdr.version = 2;
 8009584:	187b      	adds	r3, r7, r1
 8009586:	2202      	movs	r2, #2
 8009588:	809a      	strh	r2, [r3, #4]
  hdr.count = ed->count;
 800958a:	683b      	ldr	r3, [r7, #0]
 800958c:	4ad9      	ldr	r2, [pc, #868]	@ (80098f4 <storage_save_slot+0x3a0>)
 800958e:	5c9b      	ldrb	r3, [r3, r2]
 8009590:	001a      	movs	r2, r3
 8009592:	187b      	adds	r3, r7, r1
 8009594:	80da      	strh	r2, [r3, #6]
  hdr.autorun = autorun ? 1 : 0;
 8009596:	1dbb      	adds	r3, r7, #6
 8009598:	781b      	ldrb	r3, [r3, #0]
 800959a:	001a      	movs	r2, r3
 800959c:	187b      	adds	r3, r7, r1
 800959e:	721a      	strb	r2, [r3, #8]

  uint32_t data_len=0;
 80095a0:	2300      	movs	r3, #0
 80095a2:	657b      	str	r3, [r7, #84]	@ 0x54
  for (uint8_t i=0;i<ed->count;i++){
 80095a4:	2353      	movs	r3, #83	@ 0x53
 80095a6:	18fb      	adds	r3, r7, r3
 80095a8:	2200      	movs	r2, #0
 80095aa:	701a      	strb	r2, [r3, #0]
 80095ac:	e01a      	b.n	80095e4 <storage_save_slot+0x90>
    uint8_t slen = (uint8_t)strnlen(ed->lines[i].text, MP_LINE_LEN-1);
 80095ae:	2453      	movs	r4, #83	@ 0x53
 80095b0:	193b      	adds	r3, r7, r4
 80095b2:	781b      	ldrb	r3, [r3, #0]
 80095b4:	224c      	movs	r2, #76	@ 0x4c
 80095b6:	4353      	muls	r3, r2
 80095b8:	683a      	ldr	r2, [r7, #0]
 80095ba:	18d3      	adds	r3, r2, r3
 80095bc:	3304      	adds	r3, #4
 80095be:	2147      	movs	r1, #71	@ 0x47
 80095c0:	0018      	movs	r0, r3
 80095c2:	f017 fbd0 	bl	8020d66 <strnlen>
 80095c6:	0002      	movs	r2, r0
 80095c8:	2138      	movs	r1, #56	@ 0x38
 80095ca:	187b      	adds	r3, r7, r1
 80095cc:	701a      	strb	r2, [r3, #0]
    data_len += 2 + 1 + slen;
 80095ce:	187b      	adds	r3, r7, r1
 80095d0:	781a      	ldrb	r2, [r3, #0]
 80095d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095d4:	18d3      	adds	r3, r2, r3
 80095d6:	3303      	adds	r3, #3
 80095d8:	657b      	str	r3, [r7, #84]	@ 0x54
  for (uint8_t i=0;i<ed->count;i++){
 80095da:	193b      	adds	r3, r7, r4
 80095dc:	781a      	ldrb	r2, [r3, #0]
 80095de:	193b      	adds	r3, r7, r4
 80095e0:	3201      	adds	r2, #1
 80095e2:	701a      	strb	r2, [r3, #0]
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	4ac3      	ldr	r2, [pc, #780]	@ (80098f4 <storage_save_slot+0x3a0>)
 80095e8:	5c9b      	ldrb	r3, [r3, r2]
 80095ea:	2253      	movs	r2, #83	@ 0x53
 80095ec:	18ba      	adds	r2, r7, r2
 80095ee:	7812      	ldrb	r2, [r2, #0]
 80095f0:	429a      	cmp	r2, r3
 80095f2:	d3dc      	bcc.n	80095ae <storage_save_slot+0x5a>
  }
  hdr.data_len = data_len;
 80095f4:	2124      	movs	r1, #36	@ 0x24
 80095f6:	187b      	adds	r3, r7, r1
 80095f8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80095fa:	60da      	str	r2, [r3, #12]
  hdr.checksum = 0;
 80095fc:	187b      	adds	r3, r7, r1
 80095fe:	2200      	movs	r2, #0
 8009600:	611a      	str	r2, [r3, #16]

  uint32_t h = 2166136261u;
 8009602:	4bbd      	ldr	r3, [pc, #756]	@ (80098f8 <storage_save_slot+0x3a4>)
 8009604:	64fb      	str	r3, [r7, #76]	@ 0x4c
  h = fnv1a32_update(h, &hdr, sizeof(hdr));
 8009606:	1879      	adds	r1, r7, r1
 8009608:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800960a:	2214      	movs	r2, #20
 800960c:	0018      	movs	r0, r3
 800960e:	f7ff fd2d 	bl	800906c <fnv1a32_update>
 8009612:	0003      	movs	r3, r0
 8009614:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (uint8_t i=0;i<ed->count;i++){
 8009616:	234b      	movs	r3, #75	@ 0x4b
 8009618:	18fb      	adds	r3, r7, r3
 800961a:	2200      	movs	r2, #0
 800961c:	701a      	strb	r2, [r3, #0]
 800961e:	e03f      	b.n	80096a0 <storage_save_slot+0x14c>
    uint16_t ln = (uint16_t)ed->lines[i].line_no;
 8009620:	244b      	movs	r4, #75	@ 0x4b
 8009622:	193b      	adds	r3, r7, r4
 8009624:	781a      	ldrb	r2, [r3, #0]
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	214c      	movs	r1, #76	@ 0x4c
 800962a:	434a      	muls	r2, r1
 800962c:	58d3      	ldr	r3, [r2, r3]
 800962e:	b29a      	uxth	r2, r3
 8009630:	2612      	movs	r6, #18
 8009632:	19bb      	adds	r3, r7, r6
 8009634:	801a      	strh	r2, [r3, #0]
    uint8_t slen = (uint8_t)strnlen(ed->lines[i].text, MP_LINE_LEN-1);
 8009636:	193b      	adds	r3, r7, r4
 8009638:	781b      	ldrb	r3, [r3, #0]
 800963a:	224c      	movs	r2, #76	@ 0x4c
 800963c:	4353      	muls	r3, r2
 800963e:	683a      	ldr	r2, [r7, #0]
 8009640:	18d3      	adds	r3, r2, r3
 8009642:	3304      	adds	r3, #4
 8009644:	2147      	movs	r1, #71	@ 0x47
 8009646:	0018      	movs	r0, r3
 8009648:	f017 fb8d 	bl	8020d66 <strnlen>
 800964c:	0003      	movs	r3, r0
 800964e:	b2da      	uxtb	r2, r3
 8009650:	2511      	movs	r5, #17
 8009652:	197b      	adds	r3, r7, r5
 8009654:	701a      	strb	r2, [r3, #0]
    h = fnv1a32_update(h, &ln, 2);
 8009656:	19b9      	adds	r1, r7, r6
 8009658:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800965a:	2202      	movs	r2, #2
 800965c:	0018      	movs	r0, r3
 800965e:	f7ff fd05 	bl	800906c <fnv1a32_update>
 8009662:	0003      	movs	r3, r0
 8009664:	64fb      	str	r3, [r7, #76]	@ 0x4c
    h = fnv1a32_update(h, &slen, 1);
 8009666:	1979      	adds	r1, r7, r5
 8009668:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800966a:	2201      	movs	r2, #1
 800966c:	0018      	movs	r0, r3
 800966e:	f7ff fcfd 	bl	800906c <fnv1a32_update>
 8009672:	0003      	movs	r3, r0
 8009674:	64fb      	str	r3, [r7, #76]	@ 0x4c
    h = fnv1a32_update(h, ed->lines[i].text, slen);
 8009676:	193b      	adds	r3, r7, r4
 8009678:	781b      	ldrb	r3, [r3, #0]
 800967a:	224c      	movs	r2, #76	@ 0x4c
 800967c:	4353      	muls	r3, r2
 800967e:	683a      	ldr	r2, [r7, #0]
 8009680:	18d3      	adds	r3, r2, r3
 8009682:	1d19      	adds	r1, r3, #4
 8009684:	197b      	adds	r3, r7, r5
 8009686:	781b      	ldrb	r3, [r3, #0]
 8009688:	001a      	movs	r2, r3
 800968a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800968c:	0018      	movs	r0, r3
 800968e:	f7ff fced 	bl	800906c <fnv1a32_update>
 8009692:	0003      	movs	r3, r0
 8009694:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (uint8_t i=0;i<ed->count;i++){
 8009696:	193b      	adds	r3, r7, r4
 8009698:	781a      	ldrb	r2, [r3, #0]
 800969a:	193b      	adds	r3, r7, r4
 800969c:	3201      	adds	r2, #1
 800969e:	701a      	strb	r2, [r3, #0]
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	4a94      	ldr	r2, [pc, #592]	@ (80098f4 <storage_save_slot+0x3a0>)
 80096a4:	5c9b      	ldrb	r3, [r3, r2]
 80096a6:	224b      	movs	r2, #75	@ 0x4b
 80096a8:	18ba      	adds	r2, r7, r2
 80096aa:	7812      	ldrb	r2, [r2, #0]
 80096ac:	429a      	cmp	r2, r3
 80096ae:	d3b7      	bcc.n	8009620 <storage_save_slot+0xcc>
  }
  hdr.checksum = h;
 80096b0:	2324      	movs	r3, #36	@ 0x24
 80096b2:	18fb      	adds	r3, r7, r3
 80096b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80096b6:	611a      	str	r2, [r3, #16]

  uint32_t total = sizeof(hdr) + data_len;
 80096b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096ba:	3314      	adds	r3, #20
 80096bc:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t slot_size = slot_size_bytes();
 80096be:	f7ff fd75 	bl	80091ac <slot_size_bytes>
 80096c2:	0003      	movs	r3, r0
 80096c4:	643b      	str	r3, [r7, #64]	@ 0x40
  if (slot_size == 0){ flash_err_set("slot size"); return false; }
 80096c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d105      	bne.n	80096d8 <storage_save_slot+0x184>
 80096cc:	4b8b      	ldr	r3, [pc, #556]	@ (80098fc <storage_save_slot+0x3a8>)
 80096ce:	0018      	movs	r0, r3
 80096d0:	f7ff fd30 	bl	8009134 <flash_err_set>
 80096d4:	2300      	movs	r3, #0
 80096d6:	e106      	b.n	80098e6 <storage_save_slot+0x392>
  if (total > slot_size){ flash_err_set("too big"); return false; }
 80096d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80096da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096dc:	429a      	cmp	r2, r3
 80096de:	d905      	bls.n	80096ec <storage_save_slot+0x198>
 80096e0:	4b87      	ldr	r3, [pc, #540]	@ (8009900 <storage_save_slot+0x3ac>)
 80096e2:	0018      	movs	r0, r3
 80096e4:	f7ff fd26 	bl	8009134 <flash_err_set>
 80096e8:	2300      	movs	r3, #0
 80096ea:	e0fc      	b.n	80098e6 <storage_save_slot+0x392>

  uint32_t base = slot_base_addr(slot);
 80096ec:	1dfb      	adds	r3, r7, #7
 80096ee:	781b      	ldrb	r3, [r3, #0]
 80096f0:	0018      	movs	r0, r3
 80096f2:	f7ff fd77 	bl	80091e4 <slot_base_addr>
 80096f6:	0003      	movs	r3, r0
 80096f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((base + slot_size) > flash_data_end()){ flash_err_set("slot range"); return false; }
 80096fa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80096fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096fe:	18d4      	adds	r4, r2, r3
 8009700:	f7ff fce8 	bl	80090d4 <flash_data_end>
 8009704:	0003      	movs	r3, r0
 8009706:	429c      	cmp	r4, r3
 8009708:	d905      	bls.n	8009716 <storage_save_slot+0x1c2>
 800970a:	4b7e      	ldr	r3, [pc, #504]	@ (8009904 <storage_save_slot+0x3b0>)
 800970c:	0018      	movs	r0, r3
 800970e:	f7ff fd11 	bl	8009134 <flash_err_set>
 8009712:	2300      	movs	r3, #0
 8009714:	e0e7      	b.n	80098e6 <storage_save_slot+0x392>

  flash_clear_errors();
 8009716:	f7ff fd21 	bl	800915c <flash_clear_errors>
  if(!flash_unlock()){ flash_err_set("unlock"); return false; }
 800971a:	f7ff fd8b 	bl	8009234 <flash_unlock>
 800971e:	0003      	movs	r3, r0
 8009720:	001a      	movs	r2, r3
 8009722:	2301      	movs	r3, #1
 8009724:	4053      	eors	r3, r2
 8009726:	b2db      	uxtb	r3, r3
 8009728:	2b00      	cmp	r3, #0
 800972a:	d005      	beq.n	8009738 <storage_save_slot+0x1e4>
 800972c:	4b76      	ldr	r3, [pc, #472]	@ (8009908 <storage_save_slot+0x3b4>)
 800972e:	0018      	movs	r0, r3
 8009730:	f7ff fd00 	bl	8009134 <flash_err_set>
 8009734:	2300      	movs	r3, #0
 8009736:	e0d6      	b.n	80098e6 <storage_save_slot+0x392>
  bool ok = flash_erase_region(base, slot_size);
 8009738:	254a      	movs	r5, #74	@ 0x4a
 800973a:	197c      	adds	r4, r7, r5
 800973c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800973e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009740:	0011      	movs	r1, r2
 8009742:	0018      	movs	r0, r3
 8009744:	f7ff fd88 	bl	8009258 <flash_erase_region>
 8009748:	0003      	movs	r3, r0
 800974a:	7023      	strb	r3, [r4, #0]
  if (!ok){ flash_err_set("erase"); }
 800974c:	197b      	adds	r3, r7, r5
 800974e:	781b      	ldrb	r3, [r3, #0]
 8009750:	2201      	movs	r2, #1
 8009752:	4053      	eors	r3, r2
 8009754:	b2db      	uxtb	r3, r3
 8009756:	2b00      	cmp	r3, #0
 8009758:	d003      	beq.n	8009762 <storage_save_slot+0x20e>
 800975a:	4b6c      	ldr	r3, [pc, #432]	@ (800990c <storage_save_slot+0x3b8>)
 800975c:	0018      	movs	r0, r3
 800975e:	f7ff fce9 	bl	8009134 <flash_err_set>

  flash_stream_t fs;
  if (ok && !flash_stream_init(&fs, base)){
 8009762:	244a      	movs	r4, #74	@ 0x4a
 8009764:	193b      	adds	r3, r7, r4
 8009766:	781b      	ldrb	r3, [r3, #0]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d014      	beq.n	8009796 <storage_save_slot+0x242>
 800976c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800976e:	2314      	movs	r3, #20
 8009770:	18fb      	adds	r3, r7, r3
 8009772:	0011      	movs	r1, r2
 8009774:	0018      	movs	r0, r3
 8009776:	f7ff fde5 	bl	8009344 <flash_stream_init>
 800977a:	0003      	movs	r3, r0
 800977c:	001a      	movs	r2, r3
 800977e:	2301      	movs	r3, #1
 8009780:	4053      	eors	r3, r2
 8009782:	b2db      	uxtb	r3, r3
 8009784:	2b00      	cmp	r3, #0
 8009786:	d006      	beq.n	8009796 <storage_save_slot+0x242>
    flash_err_set("align");
 8009788:	4b61      	ldr	r3, [pc, #388]	@ (8009910 <storage_save_slot+0x3bc>)
 800978a:	0018      	movs	r0, r3
 800978c:	f7ff fcd2 	bl	8009134 <flash_err_set>
    ok = false;
 8009790:	193b      	adds	r3, r7, r4
 8009792:	2200      	movs	r2, #0
 8009794:	701a      	strb	r2, [r3, #0]
  }
  if (ok){
 8009796:	254a      	movs	r5, #74	@ 0x4a
 8009798:	197b      	adds	r3, r7, r5
 800979a:	781b      	ldrb	r3, [r3, #0]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d015      	beq.n	80097cc <storage_save_slot+0x278>
    ok = flash_stream_write(&fs, (const uint8_t*)&hdr, sizeof(hdr));
 80097a0:	197c      	adds	r4, r7, r5
 80097a2:	2324      	movs	r3, #36	@ 0x24
 80097a4:	18f9      	adds	r1, r7, r3
 80097a6:	2314      	movs	r3, #20
 80097a8:	18fb      	adds	r3, r7, r3
 80097aa:	2214      	movs	r2, #20
 80097ac:	0018      	movs	r0, r3
 80097ae:	f7ff fde9 	bl	8009384 <flash_stream_write>
 80097b2:	0003      	movs	r3, r0
 80097b4:	7023      	strb	r3, [r4, #0]
    if (!ok) flash_err_set("prog hdr");
 80097b6:	197b      	adds	r3, r7, r5
 80097b8:	781b      	ldrb	r3, [r3, #0]
 80097ba:	2201      	movs	r2, #1
 80097bc:	4053      	eors	r3, r2
 80097be:	b2db      	uxtb	r3, r3
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d003      	beq.n	80097cc <storage_save_slot+0x278>
 80097c4:	4b53      	ldr	r3, [pc, #332]	@ (8009914 <storage_save_slot+0x3c0>)
 80097c6:	0018      	movs	r0, r3
 80097c8:	f7ff fcb4 	bl	8009134 <flash_err_set>
  }

  for (uint8_t i=0;i<ed->count && ok;i++){
 80097cc:	2349      	movs	r3, #73	@ 0x49
 80097ce:	18fb      	adds	r3, r7, r3
 80097d0:	2200      	movs	r2, #0
 80097d2:	701a      	strb	r2, [r3, #0]
 80097d4:	e05d      	b.n	8009892 <storage_save_slot+0x33e>
    uint16_t ln = (uint16_t)ed->lines[i].line_no;
 80097d6:	2549      	movs	r5, #73	@ 0x49
 80097d8:	197b      	adds	r3, r7, r5
 80097da:	781a      	ldrb	r2, [r3, #0]
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	214c      	movs	r1, #76	@ 0x4c
 80097e0:	434a      	muls	r2, r1
 80097e2:	58d2      	ldr	r2, [r2, r3]
 80097e4:	243a      	movs	r4, #58	@ 0x3a
 80097e6:	193b      	adds	r3, r7, r4
 80097e8:	801a      	strh	r2, [r3, #0]
    uint8_t slen = (uint8_t)strnlen(ed->lines[i].text, MP_LINE_LEN-1);
 80097ea:	197b      	adds	r3, r7, r5
 80097ec:	781b      	ldrb	r3, [r3, #0]
 80097ee:	224c      	movs	r2, #76	@ 0x4c
 80097f0:	4353      	muls	r3, r2
 80097f2:	683a      	ldr	r2, [r7, #0]
 80097f4:	18d3      	adds	r3, r2, r3
 80097f6:	3304      	adds	r3, #4
 80097f8:	2147      	movs	r1, #71	@ 0x47
 80097fa:	0018      	movs	r0, r3
 80097fc:	f017 fab3 	bl	8020d66 <strnlen>
 8009800:	0002      	movs	r2, r0
 8009802:	2039      	movs	r0, #57	@ 0x39
 8009804:	183b      	adds	r3, r7, r0
 8009806:	701a      	strb	r2, [r3, #0]
    uint8_t rec_hdr[3] = { (uint8_t)(ln&0xFF), (uint8_t)((ln>>8)&0xFF), slen };
 8009808:	193b      	adds	r3, r7, r4
 800980a:	881b      	ldrh	r3, [r3, #0]
 800980c:	b2da      	uxtb	r2, r3
 800980e:	210c      	movs	r1, #12
 8009810:	187b      	adds	r3, r7, r1
 8009812:	701a      	strb	r2, [r3, #0]
 8009814:	193b      	adds	r3, r7, r4
 8009816:	881b      	ldrh	r3, [r3, #0]
 8009818:	0a1b      	lsrs	r3, r3, #8
 800981a:	b29b      	uxth	r3, r3
 800981c:	b2da      	uxtb	r2, r3
 800981e:	187b      	adds	r3, r7, r1
 8009820:	705a      	strb	r2, [r3, #1]
 8009822:	187b      	adds	r3, r7, r1
 8009824:	0006      	movs	r6, r0
 8009826:	183a      	adds	r2, r7, r0
 8009828:	7812      	ldrb	r2, [r2, #0]
 800982a:	709a      	strb	r2, [r3, #2]
    ok = flash_stream_write(&fs, rec_hdr, 3);
 800982c:	204a      	movs	r0, #74	@ 0x4a
 800982e:	183c      	adds	r4, r7, r0
 8009830:	1879      	adds	r1, r7, r1
 8009832:	2314      	movs	r3, #20
 8009834:	18fb      	adds	r3, r7, r3
 8009836:	2203      	movs	r2, #3
 8009838:	0018      	movs	r0, r3
 800983a:	f7ff fda3 	bl	8009384 <flash_stream_write>
 800983e:	0003      	movs	r3, r0
 8009840:	7023      	strb	r3, [r4, #0]
    if (ok){ ok = flash_stream_write(&fs, (const uint8_t*)ed->lines[i].text, slen); }
 8009842:	204a      	movs	r0, #74	@ 0x4a
 8009844:	183b      	adds	r3, r7, r0
 8009846:	781b      	ldrb	r3, [r3, #0]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d010      	beq.n	800986e <storage_save_slot+0x31a>
 800984c:	197b      	adds	r3, r7, r5
 800984e:	781b      	ldrb	r3, [r3, #0]
 8009850:	224c      	movs	r2, #76	@ 0x4c
 8009852:	4353      	muls	r3, r2
 8009854:	683a      	ldr	r2, [r7, #0]
 8009856:	18d3      	adds	r3, r2, r3
 8009858:	1d19      	adds	r1, r3, #4
 800985a:	19bb      	adds	r3, r7, r6
 800985c:	781a      	ldrb	r2, [r3, #0]
 800985e:	183c      	adds	r4, r7, r0
 8009860:	2314      	movs	r3, #20
 8009862:	18fb      	adds	r3, r7, r3
 8009864:	0018      	movs	r0, r3
 8009866:	f7ff fd8d 	bl	8009384 <flash_stream_write>
 800986a:	0003      	movs	r3, r0
 800986c:	7023      	strb	r3, [r4, #0]
    if (!ok){ flash_err_set("prog data"); }
 800986e:	234a      	movs	r3, #74	@ 0x4a
 8009870:	18fb      	adds	r3, r7, r3
 8009872:	781b      	ldrb	r3, [r3, #0]
 8009874:	2201      	movs	r2, #1
 8009876:	4053      	eors	r3, r2
 8009878:	b2db      	uxtb	r3, r3
 800987a:	2b00      	cmp	r3, #0
 800987c:	d003      	beq.n	8009886 <storage_save_slot+0x332>
 800987e:	4b26      	ldr	r3, [pc, #152]	@ (8009918 <storage_save_slot+0x3c4>)
 8009880:	0018      	movs	r0, r3
 8009882:	f7ff fc57 	bl	8009134 <flash_err_set>
  for (uint8_t i=0;i<ed->count && ok;i++){
 8009886:	2149      	movs	r1, #73	@ 0x49
 8009888:	187b      	adds	r3, r7, r1
 800988a:	781a      	ldrb	r2, [r3, #0]
 800988c:	187b      	adds	r3, r7, r1
 800988e:	3201      	adds	r2, #1
 8009890:	701a      	strb	r2, [r3, #0]
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	4a17      	ldr	r2, [pc, #92]	@ (80098f4 <storage_save_slot+0x3a0>)
 8009896:	5c9b      	ldrb	r3, [r3, r2]
 8009898:	2249      	movs	r2, #73	@ 0x49
 800989a:	18ba      	adds	r2, r7, r2
 800989c:	7812      	ldrb	r2, [r2, #0]
 800989e:	429a      	cmp	r2, r3
 80098a0:	d204      	bcs.n	80098ac <storage_save_slot+0x358>
 80098a2:	234a      	movs	r3, #74	@ 0x4a
 80098a4:	18fb      	adds	r3, r7, r3
 80098a6:	781b      	ldrb	r3, [r3, #0]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d194      	bne.n	80097d6 <storage_save_slot+0x282>
  }
  if (ok && !flash_stream_flush(&fs)){
 80098ac:	244a      	movs	r4, #74	@ 0x4a
 80098ae:	193b      	adds	r3, r7, r4
 80098b0:	781b      	ldrb	r3, [r3, #0]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d012      	beq.n	80098dc <storage_save_slot+0x388>
 80098b6:	2314      	movs	r3, #20
 80098b8:	18fb      	adds	r3, r7, r3
 80098ba:	0018      	movs	r0, r3
 80098bc:	f7ff fdb2 	bl	8009424 <flash_stream_flush>
 80098c0:	0003      	movs	r3, r0
 80098c2:	001a      	movs	r2, r3
 80098c4:	2301      	movs	r3, #1
 80098c6:	4053      	eors	r3, r2
 80098c8:	b2db      	uxtb	r3, r3
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d006      	beq.n	80098dc <storage_save_slot+0x388>
    flash_err_set("prog data");
 80098ce:	4b12      	ldr	r3, [pc, #72]	@ (8009918 <storage_save_slot+0x3c4>)
 80098d0:	0018      	movs	r0, r3
 80098d2:	f7ff fc2f 	bl	8009134 <flash_err_set>
    ok = false;
 80098d6:	193b      	adds	r3, r7, r4
 80098d8:	2200      	movs	r2, #0
 80098da:	701a      	strb	r2, [r3, #0]
  }

  flash_lock();
 80098dc:	f7ff fcb5 	bl	800924a <flash_lock>
  return ok;
 80098e0:	234a      	movs	r3, #74	@ 0x4a
 80098e2:	18fb      	adds	r3, r7, r3
 80098e4:	781b      	ldrb	r3, [r3, #0]
}
 80098e6:	0018      	movs	r0, r3
 80098e8:	46bd      	mov	sp, r7
 80098ea:	b017      	add	sp, #92	@ 0x5c
 80098ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098ee:	46c0      	nop			@ (mov r8, r8)
 80098f0:	4d505033 	.word	0x4d505033
 80098f4:	00000ed8 	.word	0x00000ed8
 80098f8:	811c9dc5 	.word	0x811c9dc5
 80098fc:	080259d8 	.word	0x080259d8
 8009900:	08025a00 	.word	0x08025a00
 8009904:	080259e4 	.word	0x080259e4
 8009908:	080259f0 	.word	0x080259f0
 800990c:	080259f8 	.word	0x080259f8
 8009910:	08025a08 	.word	0x08025a08
 8009914:	08025a10 	.word	0x08025a10
 8009918:	08025a1c 	.word	0x08025a1c

0800991c <storage_load_slot>:

static bool storage_load_slot(uint8_t slot, mp_editor_t *ed, bool *autorun_out){
 800991c:	b5b0      	push	{r4, r5, r7, lr}
 800991e:	b094      	sub	sp, #80	@ 0x50
 8009920:	af00      	add	r7, sp, #0
 8009922:	60b9      	str	r1, [r7, #8]
 8009924:	607a      	str	r2, [r7, #4]
 8009926:	240f      	movs	r4, #15
 8009928:	193b      	adds	r3, r7, r4
 800992a:	1c02      	adds	r2, r0, #0
 800992c:	701a      	strb	r2, [r3, #0]
  flash_err_clear();
 800992e:	f7ff fbf1 	bl	8009114 <flash_err_clear>
  uint32_t base = slot_base_addr(slot);
 8009932:	193b      	adds	r3, r7, r4
 8009934:	781b      	ldrb	r3, [r3, #0]
 8009936:	0018      	movs	r0, r3
 8009938:	f7ff fc54 	bl	80091e4 <slot_base_addr>
 800993c:	0003      	movs	r3, r0
 800993e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t slot_size = slot_size_bytes();
 8009940:	f7ff fc34 	bl	80091ac <slot_size_bytes>
 8009944:	0003      	movs	r3, r0
 8009946:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (slot_size == 0){ flash_err_set("slot size"); return false; }
 8009948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800994a:	2b00      	cmp	r3, #0
 800994c:	d105      	bne.n	800995a <storage_load_slot+0x3e>
 800994e:	4b8f      	ldr	r3, [pc, #572]	@ (8009b8c <storage_load_slot+0x270>)
 8009950:	0018      	movs	r0, r3
 8009952:	f7ff fbef 	bl	8009134 <flash_err_set>
 8009956:	2300      	movs	r3, #0
 8009958:	e114      	b.n	8009b84 <storage_load_slot+0x268>
  if ((base + slot_size) > flash_data_end()){ flash_err_set("slot range"); return false; }
 800995a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800995c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800995e:	18d4      	adds	r4, r2, r3
 8009960:	f7ff fbb8 	bl	80090d4 <flash_data_end>
 8009964:	0003      	movs	r3, r0
 8009966:	429c      	cmp	r4, r3
 8009968:	d905      	bls.n	8009976 <storage_load_slot+0x5a>
 800996a:	4b89      	ldr	r3, [pc, #548]	@ (8009b90 <storage_load_slot+0x274>)
 800996c:	0018      	movs	r0, r3
 800996e:	f7ff fbe1 	bl	8009134 <flash_err_set>
 8009972:	2300      	movs	r3, #0
 8009974:	e106      	b.n	8009b84 <storage_load_slot+0x268>
  const mp_hdr_t *hdr = (const mp_hdr_t*)base;
 8009976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009978:	637b      	str	r3, [r7, #52]	@ 0x34
  if (hdr->magic != MP_MAGIC || hdr->version != 2) return false;
 800997a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800997c:	781a      	ldrb	r2, [r3, #0]
 800997e:	7859      	ldrb	r1, [r3, #1]
 8009980:	0209      	lsls	r1, r1, #8
 8009982:	430a      	orrs	r2, r1
 8009984:	7899      	ldrb	r1, [r3, #2]
 8009986:	0409      	lsls	r1, r1, #16
 8009988:	430a      	orrs	r2, r1
 800998a:	78db      	ldrb	r3, [r3, #3]
 800998c:	061b      	lsls	r3, r3, #24
 800998e:	4313      	orrs	r3, r2
 8009990:	001a      	movs	r2, r3
 8009992:	4b80      	ldr	r3, [pc, #512]	@ (8009b94 <storage_load_slot+0x278>)
 8009994:	429a      	cmp	r2, r3
 8009996:	d107      	bne.n	80099a8 <storage_load_slot+0x8c>
 8009998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800999a:	791a      	ldrb	r2, [r3, #4]
 800999c:	795b      	ldrb	r3, [r3, #5]
 800999e:	021b      	lsls	r3, r3, #8
 80099a0:	4313      	orrs	r3, r2
 80099a2:	b29b      	uxth	r3, r3
 80099a4:	2b02      	cmp	r3, #2
 80099a6:	d001      	beq.n	80099ac <storage_load_slot+0x90>
 80099a8:	2300      	movs	r3, #0
 80099aa:	e0eb      	b.n	8009b84 <storage_load_slot+0x268>
  if (hdr->count > MP_MAX_LINES) return false;
 80099ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099ae:	799a      	ldrb	r2, [r3, #6]
 80099b0:	79db      	ldrb	r3, [r3, #7]
 80099b2:	021b      	lsls	r3, r3, #8
 80099b4:	4313      	orrs	r3, r2
 80099b6:	b29b      	uxth	r3, r3
 80099b8:	2b32      	cmp	r3, #50	@ 0x32
 80099ba:	d901      	bls.n	80099c0 <storage_load_slot+0xa4>
 80099bc:	2300      	movs	r3, #0
 80099be:	e0e1      	b.n	8009b84 <storage_load_slot+0x268>

  uint32_t total = sizeof(*hdr) + hdr->data_len;
 80099c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099c2:	7b1a      	ldrb	r2, [r3, #12]
 80099c4:	7b59      	ldrb	r1, [r3, #13]
 80099c6:	0209      	lsls	r1, r1, #8
 80099c8:	430a      	orrs	r2, r1
 80099ca:	7b99      	ldrb	r1, [r3, #14]
 80099cc:	0409      	lsls	r1, r1, #16
 80099ce:	430a      	orrs	r2, r1
 80099d0:	7bdb      	ldrb	r3, [r3, #15]
 80099d2:	061b      	lsls	r3, r3, #24
 80099d4:	4313      	orrs	r3, r2
 80099d6:	3314      	adds	r3, #20
 80099d8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (total > slot_size) return false;
 80099da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099de:	429a      	cmp	r2, r3
 80099e0:	d901      	bls.n	80099e6 <storage_load_slot+0xca>
 80099e2:	2300      	movs	r3, #0
 80099e4:	e0ce      	b.n	8009b84 <storage_load_slot+0x268>

  mp_hdr_t h0 = *hdr;
 80099e6:	2414      	movs	r4, #20
 80099e8:	193a      	adds	r2, r7, r4
 80099ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099ec:	0010      	movs	r0, r2
 80099ee:	0019      	movs	r1, r3
 80099f0:	2314      	movs	r3, #20
 80099f2:	001a      	movs	r2, r3
 80099f4:	f017 fa62 	bl	8020ebc <memcpy>
  uint32_t stored = h0.checksum;
 80099f8:	193b      	adds	r3, r7, r4
 80099fa:	691b      	ldr	r3, [r3, #16]
 80099fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  h0.checksum = 0;
 80099fe:	193b      	adds	r3, r7, r4
 8009a00:	2200      	movs	r2, #0
 8009a02:	611a      	str	r2, [r3, #16]

  uint32_t h = 2166136261u;
 8009a04:	4b64      	ldr	r3, [pc, #400]	@ (8009b98 <storage_load_slot+0x27c>)
 8009a06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  h = fnv1a32_update(h, &h0, sizeof(h0));
 8009a08:	1939      	adds	r1, r7, r4
 8009a0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a0c:	2214      	movs	r2, #20
 8009a0e:	0018      	movs	r0, r3
 8009a10:	f7ff fb2c 	bl	800906c <fnv1a32_update>
 8009a14:	0003      	movs	r3, r0
 8009a16:	64fb      	str	r3, [r7, #76]	@ 0x4c

  const uint8_t *p = (const uint8_t*)base + sizeof(*hdr);
 8009a18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a1a:	3314      	adds	r3, #20
 8009a1c:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint32_t remain = hdr->data_len;
 8009a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a20:	7b1a      	ldrb	r2, [r3, #12]
 8009a22:	7b59      	ldrb	r1, [r3, #13]
 8009a24:	0209      	lsls	r1, r1, #8
 8009a26:	430a      	orrs	r2, r1
 8009a28:	7b99      	ldrb	r1, [r3, #14]
 8009a2a:	0409      	lsls	r1, r1, #16
 8009a2c:	430a      	orrs	r2, r1
 8009a2e:	7bdb      	ldrb	r3, [r3, #15]
 8009a30:	061b      	lsls	r3, r3, #24
 8009a32:	4313      	orrs	r3, r2
 8009a34:	647b      	str	r3, [r7, #68]	@ 0x44

  ed_init(ed);
 8009a36:	68bb      	ldr	r3, [r7, #8]
 8009a38:	0018      	movs	r0, r3
 8009a3a:	f7fc f9bd 	bl	8005db8 <ed_init>
  for (uint16_t i=0;i<hdr->count;i++){
 8009a3e:	2342      	movs	r3, #66	@ 0x42
 8009a40:	18fb      	adds	r3, r7, r3
 8009a42:	2200      	movs	r2, #0
 8009a44:	801a      	strh	r2, [r3, #0]
 8009a46:	e080      	b.n	8009b4a <storage_load_slot+0x22e>
    if (remain < 3) return false;
 8009a48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a4a:	2b02      	cmp	r3, #2
 8009a4c:	d801      	bhi.n	8009a52 <storage_load_slot+0x136>
 8009a4e:	2300      	movs	r3, #0
 8009a50:	e098      	b.n	8009b84 <storage_load_slot+0x268>
    uint16_t ln = (uint16_t)p[0] | ((uint16_t)p[1]<<8);
 8009a52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a54:	781b      	ldrb	r3, [r3, #0]
 8009a56:	b21a      	sxth	r2, r3
 8009a58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a5a:	3301      	adds	r3, #1
 8009a5c:	781b      	ldrb	r3, [r3, #0]
 8009a5e:	b21b      	sxth	r3, r3
 8009a60:	021b      	lsls	r3, r3, #8
 8009a62:	b21b      	sxth	r3, r3
 8009a64:	4313      	orrs	r3, r2
 8009a66:	b21a      	sxth	r2, r3
 8009a68:	232a      	movs	r3, #42	@ 0x2a
 8009a6a:	18fb      	adds	r3, r7, r3
 8009a6c:	801a      	strh	r2, [r3, #0]
    uint8_t slen = p[2];
 8009a6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a70:	1c9a      	adds	r2, r3, #2
 8009a72:	2429      	movs	r4, #41	@ 0x29
 8009a74:	193b      	adds	r3, r7, r4
 8009a76:	7812      	ldrb	r2, [r2, #0]
 8009a78:	701a      	strb	r2, [r3, #0]
    h = fnv1a32_update(h, p, 3);
 8009a7a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009a7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a7e:	2203      	movs	r2, #3
 8009a80:	0018      	movs	r0, r3
 8009a82:	f7ff faf3 	bl	800906c <fnv1a32_update>
 8009a86:	0003      	movs	r3, r0
 8009a88:	64fb      	str	r3, [r7, #76]	@ 0x4c
    p += 3; remain -= 3;
 8009a8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a8c:	3303      	adds	r3, #3
 8009a8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a92:	3b03      	subs	r3, #3
 8009a94:	647b      	str	r3, [r7, #68]	@ 0x44
    if (remain < slen) return false;
 8009a96:	193b      	adds	r3, r7, r4
 8009a98:	781b      	ldrb	r3, [r3, #0]
 8009a9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a9c:	429a      	cmp	r2, r3
 8009a9e:	d201      	bcs.n	8009aa4 <storage_load_slot+0x188>
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	e06f      	b.n	8009b84 <storage_load_slot+0x268>
    h = fnv1a32_update(h, p, slen);
 8009aa4:	2429      	movs	r4, #41	@ 0x29
 8009aa6:	193b      	adds	r3, r7, r4
 8009aa8:	781a      	ldrb	r2, [r3, #0]
 8009aaa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009aac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009aae:	0018      	movs	r0, r3
 8009ab0:	f7ff fadc 	bl	800906c <fnv1a32_update>
 8009ab4:	0003      	movs	r3, r0
 8009ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c

    ed->lines[i].line_no = (int)ln;
 8009ab8:	2342      	movs	r3, #66	@ 0x42
 8009aba:	18fb      	adds	r3, r7, r3
 8009abc:	881a      	ldrh	r2, [r3, #0]
 8009abe:	232a      	movs	r3, #42	@ 0x2a
 8009ac0:	18fb      	adds	r3, r7, r3
 8009ac2:	8819      	ldrh	r1, [r3, #0]
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	204c      	movs	r0, #76	@ 0x4c
 8009ac8:	4342      	muls	r2, r0
 8009aca:	50d1      	str	r1, [r2, r3]
    uint8_t cpy = slen;
 8009acc:	2141      	movs	r1, #65	@ 0x41
 8009ace:	187b      	adds	r3, r7, r1
 8009ad0:	193a      	adds	r2, r7, r4
 8009ad2:	7812      	ldrb	r2, [r2, #0]
 8009ad4:	701a      	strb	r2, [r3, #0]
    if (cpy > (MP_LINE_LEN-1)) cpy = (uint8_t)(MP_LINE_LEN-1);
 8009ad6:	187b      	adds	r3, r7, r1
 8009ad8:	781b      	ldrb	r3, [r3, #0]
 8009ada:	2b47      	cmp	r3, #71	@ 0x47
 8009adc:	d902      	bls.n	8009ae4 <storage_load_slot+0x1c8>
 8009ade:	187b      	adds	r3, r7, r1
 8009ae0:	2247      	movs	r2, #71	@ 0x47
 8009ae2:	701a      	strb	r2, [r3, #0]
    memcpy(ed->lines[i].text, p, cpy);
 8009ae4:	2442      	movs	r4, #66	@ 0x42
 8009ae6:	193b      	adds	r3, r7, r4
 8009ae8:	881b      	ldrh	r3, [r3, #0]
 8009aea:	224c      	movs	r2, #76	@ 0x4c
 8009aec:	4353      	muls	r3, r2
 8009aee:	68ba      	ldr	r2, [r7, #8]
 8009af0:	18d3      	adds	r3, r2, r3
 8009af2:	1d18      	adds	r0, r3, #4
 8009af4:	2541      	movs	r5, #65	@ 0x41
 8009af6:	197b      	adds	r3, r7, r5
 8009af8:	781a      	ldrb	r2, [r3, #0]
 8009afa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009afc:	0019      	movs	r1, r3
 8009afe:	f017 f9dd 	bl	8020ebc <memcpy>
    ed->lines[i].text[cpy]=0;
 8009b02:	193b      	adds	r3, r7, r4
 8009b04:	881a      	ldrh	r2, [r3, #0]
 8009b06:	197b      	adds	r3, r7, r5
 8009b08:	781b      	ldrb	r3, [r3, #0]
 8009b0a:	68b9      	ldr	r1, [r7, #8]
 8009b0c:	204c      	movs	r0, #76	@ 0x4c
 8009b0e:	4342      	muls	r2, r0
 8009b10:	188a      	adds	r2, r1, r2
 8009b12:	18d3      	adds	r3, r2, r3
 8009b14:	3304      	adds	r3, #4
 8009b16:	2200      	movs	r2, #0
 8009b18:	701a      	strb	r2, [r3, #0]
    p += slen; remain -= slen;
 8009b1a:	2129      	movs	r1, #41	@ 0x29
 8009b1c:	187b      	adds	r3, r7, r1
 8009b1e:	781b      	ldrb	r3, [r3, #0]
 8009b20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b22:	18d3      	adds	r3, r2, r3
 8009b24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b26:	187b      	adds	r3, r7, r1
 8009b28:	781b      	ldrb	r3, [r3, #0]
 8009b2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b2c:	1ad3      	subs	r3, r2, r3
 8009b2e:	647b      	str	r3, [r7, #68]	@ 0x44
    ed->count++;
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	4a1a      	ldr	r2, [pc, #104]	@ (8009b9c <storage_load_slot+0x280>)
 8009b34:	5c9b      	ldrb	r3, [r3, r2]
 8009b36:	3301      	adds	r3, #1
 8009b38:	b2d9      	uxtb	r1, r3
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	4a17      	ldr	r2, [pc, #92]	@ (8009b9c <storage_load_slot+0x280>)
 8009b3e:	5499      	strb	r1, [r3, r2]
  for (uint16_t i=0;i<hdr->count;i++){
 8009b40:	193b      	adds	r3, r7, r4
 8009b42:	881a      	ldrh	r2, [r3, #0]
 8009b44:	193b      	adds	r3, r7, r4
 8009b46:	3201      	adds	r2, #1
 8009b48:	801a      	strh	r2, [r3, #0]
 8009b4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b4c:	799a      	ldrb	r2, [r3, #6]
 8009b4e:	79db      	ldrb	r3, [r3, #7]
 8009b50:	021b      	lsls	r3, r3, #8
 8009b52:	4313      	orrs	r3, r2
 8009b54:	b29b      	uxth	r3, r3
 8009b56:	2242      	movs	r2, #66	@ 0x42
 8009b58:	18ba      	adds	r2, r7, r2
 8009b5a:	8812      	ldrh	r2, [r2, #0]
 8009b5c:	429a      	cmp	r2, r3
 8009b5e:	d200      	bcs.n	8009b62 <storage_load_slot+0x246>
 8009b60:	e772      	b.n	8009a48 <storage_load_slot+0x12c>
  }

  if (h != stored) return false;
 8009b62:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b66:	429a      	cmp	r2, r3
 8009b68:	d001      	beq.n	8009b6e <storage_load_slot+0x252>
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	e00a      	b.n	8009b84 <storage_load_slot+0x268>
  if (autorun_out) *autorun_out = (hdr->autorun != 0);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d006      	beq.n	8009b82 <storage_load_slot+0x266>
 8009b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b76:	7a1b      	ldrb	r3, [r3, #8]
 8009b78:	1e5a      	subs	r2, r3, #1
 8009b7a:	4193      	sbcs	r3, r2
 8009b7c:	b2da      	uxtb	r2, r3
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	701a      	strb	r2, [r3, #0]
  return true;
 8009b82:	2301      	movs	r3, #1
}
 8009b84:	0018      	movs	r0, r3
 8009b86:	46bd      	mov	sp, r7
 8009b88:	b014      	add	sp, #80	@ 0x50
 8009b8a:	bdb0      	pop	{r4, r5, r7, pc}
 8009b8c:	080259d8 	.word	0x080259d8
 8009b90:	080259e4 	.word	0x080259e4
 8009b94:	4d505033 	.word	0x4d505033
 8009b98:	811c9dc5 	.word	0x811c9dc5
 8009b9c:	00000ed8 	.word	0x00000ed8

08009ba0 <mp_prompt>:

static bool g_edit=false;
static int  g_next_line=10;
static int  g_step=10;

static void mp_prompt(void){
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b084      	sub	sp, #16
 8009ba4:	af00      	add	r7, sp, #0
  if (g_edit){
 8009ba6:	4b10      	ldr	r3, [pc, #64]	@ (8009be8 <mp_prompt+0x48>)
 8009ba8:	781b      	ldrb	r3, [r3, #0]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d013      	beq.n	8009bd6 <mp_prompt+0x36>
    /* In EDIT mode, show line number with > prefix for alignment */
    char b[16];
    mp_itoa(g_next_line, b);
 8009bae:	4b0f      	ldr	r3, [pc, #60]	@ (8009bec <mp_prompt+0x4c>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	003a      	movs	r2, r7
 8009bb4:	0011      	movs	r1, r2
 8009bb6:	0018      	movs	r0, r3
 8009bb8:	f7fb fe4e 	bl	8005858 <mp_itoa>
    mp_puts("> ");
 8009bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8009bf0 <mp_prompt+0x50>)
 8009bbe:	0018      	movs	r0, r3
 8009bc0:	f7fb fdc9 	bl	8005756 <mp_puts>
    mp_puts(b);
 8009bc4:	003b      	movs	r3, r7
 8009bc6:	0018      	movs	r0, r3
 8009bc8:	f7fb fdc5 	bl	8005756 <mp_puts>
    mp_puts(" ");
 8009bcc:	4b09      	ldr	r3, [pc, #36]	@ (8009bf4 <mp_prompt+0x54>)
 8009bce:	0018      	movs	r0, r3
 8009bd0:	f7fb fdc1 	bl	8005756 <mp_puts>
  } else {
    /* Normal mode, show > prompt */
    mp_puts("> ");
  }
}
 8009bd4:	e003      	b.n	8009bde <mp_prompt+0x3e>
    mp_puts("> ");
 8009bd6:	4b06      	ldr	r3, [pc, #24]	@ (8009bf0 <mp_prompt+0x50>)
 8009bd8:	0018      	movs	r0, r3
 8009bda:	f7fb fdbc 	bl	8005756 <mp_puts>
}
 8009bde:	46c0      	nop			@ (mov r8, r8)
 8009be0:	46bd      	mov	sp, r7
 8009be2:	b004      	add	sp, #16
 8009be4:	bd80      	pop	{r7, pc}
 8009be6:	46c0      	nop			@ (mov r8, r8)
 8009be8:	20002294 	.word	0x20002294
 8009bec:	2000000c 	.word	0x2000000c
 8009bf0:	08025a28 	.word	0x08025a28
 8009bf4:	080256c8 	.word	0x080256c8

08009bf8 <help>:

static void help(void){
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	af00      	add	r7, sp, #0
  mp_puts("MiniPascal monitor\r\n");
 8009bfc:	4b99      	ldr	r3, [pc, #612]	@ (8009e64 <help+0x26c>)
 8009bfe:	0018      	movs	r0, r3
 8009c00:	f7fb fda9 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009c04:	4b98      	ldr	r3, [pc, #608]	@ (8009e68 <help+0x270>)
 8009c06:	0018      	movs	r0, r3
 8009c08:	f7fb fda5 	bl	8005756 <mp_puts>
  mp_puts("=== COMMANDS ===\r\n");
 8009c0c:	4b97      	ldr	r3, [pc, #604]	@ (8009e6c <help+0x274>)
 8009c0e:	0018      	movs	r0, r3
 8009c10:	f7fb fda1 	bl	8005756 <mp_puts>
  mp_puts("  EDIT         enter edit mode (new program)\r\n");
 8009c14:	4b96      	ldr	r3, [pc, #600]	@ (8009e70 <help+0x278>)
 8009c16:	0018      	movs	r0, r3
 8009c18:	f7fb fd9d 	bl	8005756 <mp_puts>
  mp_puts("  END.         exit edit mode\r\n");
 8009c1c:	4b95      	ldr	r3, [pc, #596]	@ (8009e74 <help+0x27c>)
 8009c1e:	0018      	movs	r0, r3
 8009c20:	f7fb fd99 	bl	8005756 <mp_puts>
  mp_puts("  NEW          clear program\r\n");
 8009c24:	4b94      	ldr	r3, [pc, #592]	@ (8009e78 <help+0x280>)
 8009c26:	0018      	movs	r0, r3
 8009c28:	f7fb fd95 	bl	8005756 <mp_puts>
  mp_puts("  LIST         show program\r\n");
 8009c2c:	4b93      	ldr	r3, [pc, #588]	@ (8009e7c <help+0x284>)
 8009c2e:	0018      	movs	r0, r3
 8009c30:	f7fb fd91 	bl	8005756 <mp_puts>
  mp_puts("  RUN          compile and run\r\n");
 8009c34:	4b92      	ldr	r3, [pc, #584]	@ (8009e80 <help+0x288>)
 8009c36:	0018      	movs	r0, r3
 8009c38:	f7fb fd8d 	bl	8005756 <mp_puts>
  mp_puts("  STOP         stop running\r\n");
 8009c3c:	4b91      	ldr	r3, [pc, #580]	@ (8009e84 <help+0x28c>)
 8009c3e:	0018      	movs	r0, r3
 8009c40:	f7fb fd89 	bl	8005756 <mp_puts>
  mp_puts("  EXIT         exit Pascal mode\r\n");
 8009c44:	4b90      	ldr	r3, [pc, #576]	@ (8009e88 <help+0x290>)
 8009c46:	0018      	movs	r0, r3
 8009c48:	f7fb fd85 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009c4c:	4b86      	ldr	r3, [pc, #536]	@ (8009e68 <help+0x270>)
 8009c4e:	0018      	movs	r0, r3
 8009c50:	f7fb fd81 	bl	8005756 <mp_puts>
  mp_puts("=== EDIT MODE ===\r\n");
 8009c54:	4b8d      	ldr	r3, [pc, #564]	@ (8009e8c <help+0x294>)
 8009c56:	0018      	movs	r0, r3
 8009c58:	f7fb fd7d 	bl	8005756 <mp_puts>
  mp_puts("  Type statements without line numbers.\r\n");
 8009c5c:	4b8c      	ldr	r3, [pc, #560]	@ (8009e90 <help+0x298>)
 8009c5e:	0018      	movs	r0, r3
 8009c60:	f7fb fd79 	bl	8005756 <mp_puts>
  mp_puts("  (Line numbers are optional and will be stripped.)\r\n");
 8009c64:	4b8b      	ldr	r3, [pc, #556]	@ (8009e94 <help+0x29c>)
 8009c66:	0018      	movs	r0, r3
 8009c68:	f7fb fd75 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009c6c:	4b7e      	ldr	r3, [pc, #504]	@ (8009e68 <help+0x270>)
 8009c6e:	0018      	movs	r0, r3
 8009c70:	f7fb fd71 	bl	8005756 <mp_puts>
  mp_puts("=== FLASH STORAGE ===\r\n");
 8009c74:	4b88      	ldr	r3, [pc, #544]	@ (8009e98 <help+0x2a0>)
 8009c76:	0018      	movs	r0, r3
 8009c78:	f7fb fd6d 	bl	8005756 <mp_puts>
  mp_puts("  SAVE 1       save to slot 1 (1-3)\r\n");
 8009c7c:	4b87      	ldr	r3, [pc, #540]	@ (8009e9c <help+0x2a4>)
 8009c7e:	0018      	movs	r0, r3
 8009c80:	f7fb fd69 	bl	8005756 <mp_puts>
  mp_puts("  SAVE 1 START save and run\r\n");
 8009c84:	4b86      	ldr	r3, [pc, #536]	@ (8009ea0 <help+0x2a8>)
 8009c86:	0018      	movs	r0, r3
 8009c88:	f7fb fd65 	bl	8005756 <mp_puts>
  mp_puts("  LOAD 1       load from slot\r\n");
 8009c8c:	4b85      	ldr	r3, [pc, #532]	@ (8009ea4 <help+0x2ac>)
 8009c8e:	0018      	movs	r0, r3
 8009c90:	f7fb fd61 	bl	8005756 <mp_puts>
  mp_puts("  ERASE 1      erase slot\r\n");
 8009c94:	4b84      	ldr	r3, [pc, #528]	@ (8009ea8 <help+0x2b0>)
 8009c96:	0018      	movs	r0, r3
 8009c98:	f7fb fd5d 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009c9c:	4b72      	ldr	r3, [pc, #456]	@ (8009e68 <help+0x270>)
 8009c9e:	0018      	movs	r0, r3
 8009ca0:	f7fb fd59 	bl	8005756 <mp_puts>
  mp_puts("=== PASCAL FUNCTIONS ===\r\n");
 8009ca4:	4b81      	ldr	r3, [pc, #516]	@ (8009eac <help+0x2b4>)
 8009ca6:	0018      	movs	r0, r3
 8009ca8:	f7fb fd55 	bl	8005756 <mp_puts>
  mp_puts("  LED(idx,r,g,b,w)    set LED color (idx 1-12)\r\n");
 8009cac:	4b80      	ldr	r3, [pc, #512]	@ (8009eb0 <help+0x2b8>)
 8009cae:	0018      	movs	r0, r3
 8009cb0:	f7fb fd51 	bl	8005756 <mp_puts>
  mp_puts("  LEDON(r,g,b,w)      set all LEDs on\r\n");
 8009cb4:	4b7f      	ldr	r3, [pc, #508]	@ (8009eb4 <help+0x2bc>)
 8009cb6:	0018      	movs	r0, r3
 8009cb8:	f7fb fd4d 	bl	8005756 <mp_puts>
  mp_puts("  LEDOFF()            turn all LEDs off\r\n");
 8009cbc:	4b7e      	ldr	r3, [pc, #504]	@ (8009eb8 <help+0x2c0>)
 8009cbe:	0018      	movs	r0, r3
 8009cc0:	f7fb fd49 	bl	8005756 <mp_puts>
  mp_puts("  WAIT(ms)            delay milliseconds\r\n");
 8009cc4:	4b7d      	ldr	r3, [pc, #500]	@ (8009ebc <help+0x2c4>)
 8009cc6:	0018      	movs	r0, r3
 8009cc8:	f7fb fd45 	bl	8005756 <mp_puts>
  mp_puts("  DELAY(ms)           same as WAIT\r\n");
 8009ccc:	4b7c      	ldr	r3, [pc, #496]	@ (8009ec0 <help+0x2c8>)
 8009cce:	0018      	movs	r0, r3
 8009cd0:	f7fb fd41 	bl	8005756 <mp_puts>
  mp_puts("  BEEP(freq,vol,ms)   beep tone (vol 0-50)\r\n");
 8009cd4:	4b7b      	ldr	r3, [pc, #492]	@ (8009ec4 <help+0x2cc>)
 8009cd6:	0018      	movs	r0, r3
 8009cd8:	f7fb fd3d 	bl	8005756 <mp_puts>
  mp_puts("  GOTO n              jump to line n\r\n");
 8009cdc:	4b7a      	ldr	r3, [pc, #488]	@ (8009ec8 <help+0x2d0>)
 8009cde:	0018      	movs	r0, r3
 8009ce0:	f7fb fd39 	bl	8005756 <mp_puts>
  mp_puts("  TIME()              update TIMEY/TIMEMO/TIMED/TIMEH/TIMEM\r\n");
 8009ce4:	4b79      	ldr	r3, [pc, #484]	@ (8009ecc <help+0x2d4>)
 8009ce6:	0018      	movs	r0, r3
 8009ce8:	f7fb fd35 	bl	8005756 <mp_puts>
  mp_puts("  TIME(yy,mo,dd,hh,mm) set RTC date/time\r\n");
 8009cec:	4b78      	ldr	r3, [pc, #480]	@ (8009ed0 <help+0x2d8>)
 8009cee:	0018      	movs	r0, r3
 8009cf0:	f7fb fd31 	bl	8005756 <mp_puts>
  mp_puts("  SETTIME(...)        alias for TIME\r\n");
 8009cf4:	4b77      	ldr	r3, [pc, #476]	@ (8009ed4 <help+0x2dc>)
 8009cf6:	0018      	movs	r0, r3
 8009cf8:	f7fb fd2d 	bl	8005756 <mp_puts>
  mp_puts("  ALARM(h,m,s)        set alarm\r\n");
 8009cfc:	4b76      	ldr	r3, [pc, #472]	@ (8009ed8 <help+0x2e0>)
 8009cfe:	0018      	movs	r0, r3
 8009d00:	f7fb fd29 	bl	8005756 <mp_puts>
  mp_puts("  ALARM()             read alarm state (0/1)\r\n");
 8009d04:	4b75      	ldr	r3, [pc, #468]	@ (8009edc <help+0x2e4>)
 8009d06:	0018      	movs	r0, r3
 8009d08:	f7fb fd25 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009d0c:	4b56      	ldr	r3, [pc, #344]	@ (8009e68 <help+0x270>)
 8009d0e:	0018      	movs	r0, r3
 8009d10:	f7fb fd21 	bl	8005756 <mp_puts>
  mp_puts("=== READ FUNCTIONS (return value) ===\r\n");
 8009d14:	4b72      	ldr	r3, [pc, #456]	@ (8009ee0 <help+0x2e8>)
 8009d16:	0018      	movs	r0, r3
 8009d18:	f7fb fd1d 	bl	8005756 <mp_puts>
  mp_puts("  BATTERY()    battery mV\r\n");
 8009d1c:	4b71      	ldr	r3, [pc, #452]	@ (8009ee4 <help+0x2ec>)
 8009d1e:	0018      	movs	r0, r3
 8009d20:	f7fb fd19 	bl	8005756 <mp_puts>
  mp_puts("  LIGHT()      light lux\r\n");
 8009d24:	4b70      	ldr	r3, [pc, #448]	@ (8009ee8 <help+0x2f0>)
 8009d26:	0018      	movs	r0, r3
 8009d28:	f7fb fd15 	bl	8005756 <mp_puts>
  mp_puts("  RNG()        random number\r\n");
 8009d2c:	4b6f      	ldr	r3, [pc, #444]	@ (8009eec <help+0x2f4>)
 8009d2e:	0018      	movs	r0, r3
 8009d30:	f7fb fd11 	bl	8005756 <mp_puts>
  mp_puts("  TEMP()       temperature (x100)\r\n");
 8009d34:	4b6e      	ldr	r3, [pc, #440]	@ (8009ef0 <help+0x2f8>)
 8009d36:	0018      	movs	r0, r3
 8009d38:	f7fb fd0d 	bl	8005756 <mp_puts>
  mp_puts("  HUM()        humidity (x100)\r\n");
 8009d3c:	4b6d      	ldr	r3, [pc, #436]	@ (8009ef4 <help+0x2fc>)
 8009d3e:	0018      	movs	r0, r3
 8009d40:	f7fb fd09 	bl	8005756 <mp_puts>
  mp_puts("  PRESS()      pressure (x100)\r\n");
 8009d44:	4b6c      	ldr	r3, [pc, #432]	@ (8009ef8 <help+0x300>)
 8009d46:	0018      	movs	r0, r3
 8009d48:	f7fb fd05 	bl	8005756 <mp_puts>
  mp_puts("  BTN()        button state\r\n");
 8009d4c:	4b6b      	ldr	r3, [pc, #428]	@ (8009efc <help+0x304>)
 8009d4e:	0018      	movs	r0, r3
 8009d50:	f7fb fd01 	bl	8005756 <mp_puts>
  mp_puts("  MIC()        microphone level\r\n");
 8009d54:	4b6a      	ldr	r3, [pc, #424]	@ (8009f00 <help+0x308>)
 8009d56:	0018      	movs	r0, r3
 8009d58:	f7fb fcfd 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009d5c:	4b42      	ldr	r3, [pc, #264]	@ (8009e68 <help+0x270>)
 8009d5e:	0018      	movs	r0, r3
 8009d60:	f7fb fcf9 	bl	8005756 <mp_puts>
  mp_puts("=== FLOW CONTROL ===\r\n");
 8009d64:	4b67      	ldr	r3, [pc, #412]	@ (8009f04 <help+0x30c>)
 8009d66:	0018      	movs	r0, r3
 8009d68:	f7fb fcf5 	bl	8005756 <mp_puts>
  mp_puts("  10 x:=1\r\n");
 8009d6c:	4b66      	ldr	r3, [pc, #408]	@ (8009f08 <help+0x310>)
 8009d6e:	0018      	movs	r0, r3
 8009d70:	f7fb fcf1 	bl	8005756 <mp_puts>
  mp_puts("  20 if (x>0) then led(1,255,0,0,0)\r\n");
 8009d74:	4b65      	ldr	r3, [pc, #404]	@ (8009f0c <help+0x314>)
 8009d76:	0018      	movs	r0, r3
 8009d78:	f7fb fced 	bl	8005756 <mp_puts>
  mp_puts("  30 end\r\n");
 8009d7c:	4b64      	ldr	r3, [pc, #400]	@ (8009f10 <help+0x318>)
 8009d7e:	0018      	movs	r0, r3
 8009d80:	f7fb fce9 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009d84:	4b38      	ldr	r3, [pc, #224]	@ (8009e68 <help+0x270>)
 8009d86:	0018      	movs	r0, r3
 8009d88:	f7fb fce5 	bl	8005756 <mp_puts>
  mp_puts("  10 x:=1\r\n");
 8009d8c:	4b5e      	ldr	r3, [pc, #376]	@ (8009f08 <help+0x310>)
 8009d8e:	0018      	movs	r0, r3
 8009d90:	f7fb fce1 	bl	8005756 <mp_puts>
  mp_puts("  20 if (x>0) then begin\r\n");
 8009d94:	4b5f      	ldr	r3, [pc, #380]	@ (8009f14 <help+0x31c>)
 8009d96:	0018      	movs	r0, r3
 8009d98:	f7fb fcdd 	bl	8005756 <mp_puts>
  mp_puts("  30 led(1,255,0,0,0)\r\n");
 8009d9c:	4b5e      	ldr	r3, [pc, #376]	@ (8009f18 <help+0x320>)
 8009d9e:	0018      	movs	r0, r3
 8009da0:	f7fb fcd9 	bl	8005756 <mp_puts>
  mp_puts("  40 end\r\n");
 8009da4:	4b5d      	ldr	r3, [pc, #372]	@ (8009f1c <help+0x324>)
 8009da6:	0018      	movs	r0, r3
 8009da8:	f7fb fcd5 	bl	8005756 <mp_puts>
  mp_puts("  50 end\r\n");
 8009dac:	4b5c      	ldr	r3, [pc, #368]	@ (8009f20 <help+0x328>)
 8009dae:	0018      	movs	r0, r3
 8009db0:	f7fb fcd1 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009db4:	4b2c      	ldr	r3, [pc, #176]	@ (8009e68 <help+0x270>)
 8009db6:	0018      	movs	r0, r3
 8009db8:	f7fb fccd 	bl	8005756 <mp_puts>
  mp_puts("  10 x:=3\r\n");
 8009dbc:	4b59      	ldr	r3, [pc, #356]	@ (8009f24 <help+0x32c>)
 8009dbe:	0018      	movs	r0, r3
 8009dc0:	f7fb fcc9 	bl	8005756 <mp_puts>
  mp_puts("  20 while (x>0) do begin\r\n");
 8009dc4:	4b58      	ldr	r3, [pc, #352]	@ (8009f28 <help+0x330>)
 8009dc6:	0018      	movs	r0, r3
 8009dc8:	f7fb fcc5 	bl	8005756 <mp_puts>
  mp_puts("  30 led(x,255,0,0,0)\r\n");
 8009dcc:	4b57      	ldr	r3, [pc, #348]	@ (8009f2c <help+0x334>)
 8009dce:	0018      	movs	r0, r3
 8009dd0:	f7fb fcc1 	bl	8005756 <mp_puts>
  mp_puts("  40 x:=x-1\r\n");
 8009dd4:	4b56      	ldr	r3, [pc, #344]	@ (8009f30 <help+0x338>)
 8009dd6:	0018      	movs	r0, r3
 8009dd8:	f7fb fcbd 	bl	8005756 <mp_puts>
  mp_puts("  50 end\r\n");
 8009ddc:	4b50      	ldr	r3, [pc, #320]	@ (8009f20 <help+0x328>)
 8009dde:	0018      	movs	r0, r3
 8009de0:	f7fb fcb9 	bl	8005756 <mp_puts>
  mp_puts("  60 end\r\n");
 8009de4:	4b53      	ldr	r3, [pc, #332]	@ (8009f34 <help+0x33c>)
 8009de6:	0018      	movs	r0, r3
 8009de8:	f7fb fcb5 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009dec:	4b1e      	ldr	r3, [pc, #120]	@ (8009e68 <help+0x270>)
 8009dee:	0018      	movs	r0, r3
 8009df0:	f7fb fcb1 	bl	8005756 <mp_puts>
  mp_puts("  10 x:=3\r\n");
 8009df4:	4b4b      	ldr	r3, [pc, #300]	@ (8009f24 <help+0x32c>)
 8009df6:	0018      	movs	r0, r3
 8009df8:	f7fb fcad 	bl	8005756 <mp_puts>
  mp_puts("  20 repeat\r\n");
 8009dfc:	4b4e      	ldr	r3, [pc, #312]	@ (8009f38 <help+0x340>)
 8009dfe:	0018      	movs	r0, r3
 8009e00:	f7fb fca9 	bl	8005756 <mp_puts>
  mp_puts("  30 x:=x-1\r\n");
 8009e04:	4b4d      	ldr	r3, [pc, #308]	@ (8009f3c <help+0x344>)
 8009e06:	0018      	movs	r0, r3
 8009e08:	f7fb fca5 	bl	8005756 <mp_puts>
  mp_puts("  40 until (x<1)\r\n");
 8009e0c:	4b4c      	ldr	r3, [pc, #304]	@ (8009f40 <help+0x348>)
 8009e0e:	0018      	movs	r0, r3
 8009e10:	f7fb fca1 	bl	8005756 <mp_puts>
  mp_puts("  50 end\r\n");
 8009e14:	4b42      	ldr	r3, [pc, #264]	@ (8009f20 <help+0x328>)
 8009e16:	0018      	movs	r0, r3
 8009e18:	f7fb fc9d 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009e1c:	4b12      	ldr	r3, [pc, #72]	@ (8009e68 <help+0x270>)
 8009e1e:	0018      	movs	r0, r3
 8009e20:	f7fb fc99 	bl	8005756 <mp_puts>
  mp_puts("=== VARIABLES ===\r\n");
 8009e24:	4b47      	ldr	r3, [pc, #284]	@ (8009f44 <help+0x34c>)
 8009e26:	0018      	movs	r0, r3
 8009e28:	f7fb fc95 	bl	8005756 <mp_puts>
  mp_puts("  x := 5       assign\r\n");
 8009e2c:	4b46      	ldr	r3, [pc, #280]	@ (8009f48 <help+0x350>)
 8009e2e:	0018      	movs	r0, r3
 8009e30:	f7fb fc91 	bl	8005756 <mp_puts>
  mp_puts("  x := x + 1   expression\r\n");
 8009e34:	4b45      	ldr	r3, [pc, #276]	@ (8009f4c <help+0x354>)
 8009e36:	0018      	movs	r0, r3
 8009e38:	f7fb fc8d 	bl	8005756 <mp_puts>
  mp_puts("  IF x>5 THEN GOTO 100\r\n");
 8009e3c:	4b44      	ldr	r3, [pc, #272]	@ (8009f50 <help+0x358>)
 8009e3e:	0018      	movs	r0, r3
 8009e40:	f7fb fc89 	bl	8005756 <mp_puts>
  mp_puts("  TIME() then TIMEY/TIMEMO/TIMED/TIMEH/TIMEM\r\n");
 8009e44:	4b43      	ldr	r3, [pc, #268]	@ (8009f54 <help+0x35c>)
 8009e46:	0018      	movs	r0, r3
 8009e48:	f7fb fc85 	bl	8005756 <mp_puts>
  mp_puts("\r\n");
 8009e4c:	4b06      	ldr	r3, [pc, #24]	@ (8009e68 <help+0x270>)
 8009e4e:	0018      	movs	r0, r3
 8009e50:	f7fb fc81 	bl	8005756 <mp_puts>
  mp_puts("Tip: hold B2 5s to reset MCU\r\n");
 8009e54:	4b40      	ldr	r3, [pc, #256]	@ (8009f58 <help+0x360>)
 8009e56:	0018      	movs	r0, r3
 8009e58:	f7fb fc7d 	bl	8005756 <mp_puts>
}
 8009e5c:	46c0      	nop			@ (mov r8, r8)
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}
 8009e62:	46c0      	nop			@ (mov r8, r8)
 8009e64:	08025a2c 	.word	0x08025a2c
 8009e68:	080256c4 	.word	0x080256c4
 8009e6c:	08025a44 	.word	0x08025a44
 8009e70:	08025a58 	.word	0x08025a58
 8009e74:	08025a88 	.word	0x08025a88
 8009e78:	08025aa8 	.word	0x08025aa8
 8009e7c:	08025ac8 	.word	0x08025ac8
 8009e80:	08025ae8 	.word	0x08025ae8
 8009e84:	08025b0c 	.word	0x08025b0c
 8009e88:	08025b2c 	.word	0x08025b2c
 8009e8c:	08025b50 	.word	0x08025b50
 8009e90:	08025b64 	.word	0x08025b64
 8009e94:	08025b90 	.word	0x08025b90
 8009e98:	08025bc8 	.word	0x08025bc8
 8009e9c:	08025be0 	.word	0x08025be0
 8009ea0:	08025c08 	.word	0x08025c08
 8009ea4:	08025c28 	.word	0x08025c28
 8009ea8:	08025c48 	.word	0x08025c48
 8009eac:	08025c64 	.word	0x08025c64
 8009eb0:	08025c80 	.word	0x08025c80
 8009eb4:	08025cb4 	.word	0x08025cb4
 8009eb8:	08025cdc 	.word	0x08025cdc
 8009ebc:	08025d08 	.word	0x08025d08
 8009ec0:	08025d34 	.word	0x08025d34
 8009ec4:	08025d5c 	.word	0x08025d5c
 8009ec8:	08025d8c 	.word	0x08025d8c
 8009ecc:	08025db4 	.word	0x08025db4
 8009ed0:	08025df4 	.word	0x08025df4
 8009ed4:	08025e20 	.word	0x08025e20
 8009ed8:	08025e48 	.word	0x08025e48
 8009edc:	08025e6c 	.word	0x08025e6c
 8009ee0:	08025e9c 	.word	0x08025e9c
 8009ee4:	08025ec4 	.word	0x08025ec4
 8009ee8:	08025ee0 	.word	0x08025ee0
 8009eec:	08025efc 	.word	0x08025efc
 8009ef0:	08025f1c 	.word	0x08025f1c
 8009ef4:	08025f40 	.word	0x08025f40
 8009ef8:	08025f64 	.word	0x08025f64
 8009efc:	08025f88 	.word	0x08025f88
 8009f00:	08025fa8 	.word	0x08025fa8
 8009f04:	08025fcc 	.word	0x08025fcc
 8009f08:	08025fe4 	.word	0x08025fe4
 8009f0c:	08025ff0 	.word	0x08025ff0
 8009f10:	08026018 	.word	0x08026018
 8009f14:	08026024 	.word	0x08026024
 8009f18:	08026040 	.word	0x08026040
 8009f1c:	08026058 	.word	0x08026058
 8009f20:	08026064 	.word	0x08026064
 8009f24:	08026070 	.word	0x08026070
 8009f28:	0802607c 	.word	0x0802607c
 8009f2c:	08026098 	.word	0x08026098
 8009f30:	080260b0 	.word	0x080260b0
 8009f34:	080260c0 	.word	0x080260c0
 8009f38:	080260cc 	.word	0x080260cc
 8009f3c:	080260dc 	.word	0x080260dc
 8009f40:	080260ec 	.word	0x080260ec
 8009f44:	08026100 	.word	0x08026100
 8009f48:	08026114 	.word	0x08026114
 8009f4c:	0802612c 	.word	0x0802612c
 8009f50:	08026148 	.word	0x08026148
 8009f54:	08026164 	.word	0x08026164
 8009f58:	08026194 	.word	0x08026194

08009f5c <compile_or_report>:
static void compile_or_report(void){
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b084      	sub	sp, #16
 8009f60:	af00      	add	r7, sp, #0
  g_have_prog=false;
 8009f62:	4b21      	ldr	r3, [pc, #132]	@ (8009fe8 <compile_or_report+0x8c>)
 8009f64:	2200      	movs	r2, #0
 8009f66:	701a      	strb	r2, [r3, #0]
  memset(&g_prog,0,sizeof(g_prog));
 8009f68:	4a20      	ldr	r2, [pc, #128]	@ (8009fec <compile_or_report+0x90>)
 8009f6a:	4b21      	ldr	r3, [pc, #132]	@ (8009ff0 <compile_or_report+0x94>)
 8009f6c:	2100      	movs	r1, #0
 8009f6e:	0018      	movs	r0, r3
 8009f70:	f016 fecc 	bl	8020d0c <memset>
  if (!compile_program(&g_ed, &g_prog)){
 8009f74:	4a1e      	ldr	r2, [pc, #120]	@ (8009ff0 <compile_or_report+0x94>)
 8009f76:	4b1f      	ldr	r3, [pc, #124]	@ (8009ff4 <compile_or_report+0x98>)
 8009f78:	0011      	movs	r1, r2
 8009f7a:	0018      	movs	r0, r3
 8009f7c:	f7fe f830 	bl	8007fe0 <compile_program>
 8009f80:	0003      	movs	r3, r0
 8009f82:	001a      	movs	r2, r3
 8009f84:	2301      	movs	r3, #1
 8009f86:	4053      	eors	r3, r2
 8009f88:	b2db      	uxtb	r3, r3
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d026      	beq.n	8009fdc <compile_or_report+0x80>
    mp_puts("Compile error");
 8009f8e:	4b1a      	ldr	r3, [pc, #104]	@ (8009ff8 <compile_or_report+0x9c>)
 8009f90:	0018      	movs	r0, r3
 8009f92:	f7fb fbe0 	bl	8005756 <mp_puts>
    if (g_err_line>0){
 8009f96:	4b19      	ldr	r3, [pc, #100]	@ (8009ffc <compile_or_report+0xa0>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	dd0e      	ble.n	8009fbc <compile_or_report+0x60>
      char b[16]; mp_puts(" at line "); mp_itoa(g_err_line,b); mp_puts(b);
 8009f9e:	4b18      	ldr	r3, [pc, #96]	@ (800a000 <compile_or_report+0xa4>)
 8009fa0:	0018      	movs	r0, r3
 8009fa2:	f7fb fbd8 	bl	8005756 <mp_puts>
 8009fa6:	4b15      	ldr	r3, [pc, #84]	@ (8009ffc <compile_or_report+0xa0>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	003a      	movs	r2, r7
 8009fac:	0011      	movs	r1, r2
 8009fae:	0018      	movs	r0, r3
 8009fb0:	f7fb fc52 	bl	8005858 <mp_itoa>
 8009fb4:	003b      	movs	r3, r7
 8009fb6:	0018      	movs	r0, r3
 8009fb8:	f7fb fbcd 	bl	8005756 <mp_puts>
    }
    if (g_err){ mp_puts(": "); mp_puts(g_err); }
 8009fbc:	4b11      	ldr	r3, [pc, #68]	@ (800a004 <compile_or_report+0xa8>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d008      	beq.n	8009fd6 <compile_or_report+0x7a>
 8009fc4:	4b10      	ldr	r3, [pc, #64]	@ (800a008 <compile_or_report+0xac>)
 8009fc6:	0018      	movs	r0, r3
 8009fc8:	f7fb fbc5 	bl	8005756 <mp_puts>
 8009fcc:	4b0d      	ldr	r3, [pc, #52]	@ (800a004 <compile_or_report+0xa8>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	0018      	movs	r0, r3
 8009fd2:	f7fb fbc0 	bl	8005756 <mp_puts>
    mp_putcrlf();
 8009fd6:	f7fb fbd3 	bl	8005780 <mp_putcrlf>
    return;
 8009fda:	e002      	b.n	8009fe2 <compile_or_report+0x86>
  }
  g_have_prog=true;
 8009fdc:	4b02      	ldr	r3, [pc, #8]	@ (8009fe8 <compile_or_report+0x8c>)
 8009fde:	2201      	movs	r2, #1
 8009fe0:	701a      	strb	r2, [r3, #0]
}
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	b004      	add	sp, #16
 8009fe6:	bd80      	pop	{r7, pc}
 8009fe8:	20002290 	.word	0x20002290
 8009fec:	00000932 	.word	0x00000932
 8009ff0:	2000180c 	.word	0x2000180c
 8009ff4:	20000930 	.word	0x20000930
 8009ff8:	080261b4 	.word	0x080261b4
 8009ffc:	20000004 	.word	0x20000004
 800a000:	080261c4 	.word	0x080261c4
 800a004:	20000924 	.word	0x20000924
 800a008:	080261d0 	.word	0x080261d0

0800a00c <cmd_run>:

static void cmd_run(void){
 800a00c:	b580      	push	{r7, lr}
 800a00e:	af00      	add	r7, sp, #0
  compile_or_report();
 800a010:	f7ff ffa4 	bl	8009f5c <compile_or_report>
  if (!g_have_prog) return;
 800a014:	4b09      	ldr	r3, [pc, #36]	@ (800a03c <cmd_run+0x30>)
 800a016:	781b      	ldrb	r3, [r3, #0]
 800a018:	2201      	movs	r2, #1
 800a01a:	4053      	eors	r3, r2
 800a01c:	b2db      	uxtb	r3, r3
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d108      	bne.n	800a034 <cmd_run+0x28>
  vm_reset(&g_vm);
 800a022:	4b07      	ldr	r3, [pc, #28]	@ (800a040 <cmd_run+0x34>)
 800a024:	0018      	movs	r0, r3
 800a026:	f7fe fa0b 	bl	8008440 <vm_reset>
  mp_puts("RUN\r\n");
 800a02a:	4b06      	ldr	r3, [pc, #24]	@ (800a044 <cmd_run+0x38>)
 800a02c:	0018      	movs	r0, r3
 800a02e:	f7fb fb92 	bl	8005756 <mp_puts>
 800a032:	e000      	b.n	800a036 <cmd_run+0x2a>
  if (!g_have_prog) return;
 800a034:	46c0      	nop			@ (mov r8, r8)
}
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}
 800a03a:	46c0      	nop			@ (mov r8, r8)
 800a03c:	20002290 	.word	0x20002290
 800a040:	20002140 	.word	0x20002140
 800a044:	080261d4 	.word	0x080261d4

0800a048 <cmd_stop>:

static void cmd_stop(void){
 800a048:	b580      	push	{r7, lr}
 800a04a:	af00      	add	r7, sp, #0
  g_vm.stop_req=true;
 800a04c:	4a05      	ldr	r2, [pc, #20]	@ (800a064 <cmd_stop+0x1c>)
 800a04e:	2348      	movs	r3, #72	@ 0x48
 800a050:	33ff      	adds	r3, #255	@ 0xff
 800a052:	2101      	movs	r1, #1
 800a054:	54d1      	strb	r1, [r2, r3]
  mp_puts("STOP\r\n");
 800a056:	4b04      	ldr	r3, [pc, #16]	@ (800a068 <cmd_stop+0x20>)
 800a058:	0018      	movs	r0, r3
 800a05a:	f7fb fb7c 	bl	8005756 <mp_puts>
}
 800a05e:	46c0      	nop			@ (mov r8, r8)
 800a060:	46bd      	mov	sp, r7
 800a062:	bd80      	pop	{r7, pc}
 800a064:	20002140 	.word	0x20002140
 800a068:	080261dc 	.word	0x080261dc

0800a06c <handle_edit_line>:

static void handle_edit_line(const char *line){
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b086      	sub	sp, #24
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
  /* In EDIT mode, END. finishes editing (so END can be used in code). */
  if (!mp_stricmp(line, "END.")){
 800a074:	4a38      	ldr	r2, [pc, #224]	@ (800a158 <handle_edit_line+0xec>)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	0011      	movs	r1, r2
 800a07a:	0018      	movs	r0, r3
 800a07c:	f7fb fb8c 	bl	8005798 <mp_stricmp>
 800a080:	1e03      	subs	r3, r0, #0
 800a082:	d107      	bne.n	800a094 <handle_edit_line+0x28>
    g_edit=false;
 800a084:	4b35      	ldr	r3, [pc, #212]	@ (800a15c <handle_edit_line+0xf0>)
 800a086:	2200      	movs	r2, #0
 800a088:	701a      	strb	r2, [r3, #0]
    mp_puts("EDIT OFF\r\n");
 800a08a:	4b35      	ldr	r3, [pc, #212]	@ (800a160 <handle_edit_line+0xf4>)
 800a08c:	0018      	movs	r0, r3
 800a08e:	f7fb fb62 	bl	8005756 <mp_puts>
    return;
 800a092:	e05e      	b.n	800a152 <handle_edit_line+0xe6>
  }

  int line_no = g_next_line;
 800a094:	4b33      	ldr	r3, [pc, #204]	@ (800a164 <handle_edit_line+0xf8>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	617b      	str	r3, [r7, #20]
  const char *p = line;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	613b      	str	r3, [r7, #16]
  while (*p==' '||*p=='\t') p++;
 800a09e:	e002      	b.n	800a0a6 <handle_edit_line+0x3a>
 800a0a0:	693b      	ldr	r3, [r7, #16]
 800a0a2:	3301      	adds	r3, #1
 800a0a4:	613b      	str	r3, [r7, #16]
 800a0a6:	693b      	ldr	r3, [r7, #16]
 800a0a8:	781b      	ldrb	r3, [r3, #0]
 800a0aa:	2b20      	cmp	r3, #32
 800a0ac:	d0f8      	beq.n	800a0a0 <handle_edit_line+0x34>
 800a0ae:	693b      	ldr	r3, [r7, #16]
 800a0b0:	781b      	ldrb	r3, [r3, #0]
 800a0b2:	2b09      	cmp	r3, #9
 800a0b4:	d0f4      	beq.n	800a0a0 <handle_edit_line+0x34>
  int ln=0;
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	60fb      	str	r3, [r7, #12]
  const char *p_num = p;
 800a0ba:	693b      	ldr	r3, [r7, #16]
 800a0bc:	60bb      	str	r3, [r7, #8]
  if (parse_int(&p_num,&ln)){
 800a0be:	230c      	movs	r3, #12
 800a0c0:	18fa      	adds	r2, r7, r3
 800a0c2:	2308      	movs	r3, #8
 800a0c4:	18fb      	adds	r3, r7, r3
 800a0c6:	0011      	movs	r1, r2
 800a0c8:	0018      	movs	r0, r3
 800a0ca:	f7fb fc73 	bl	80059b4 <parse_int>
 800a0ce:	1e03      	subs	r3, r0, #0
 800a0d0:	d01a      	beq.n	800a108 <handle_edit_line+0x9c>
    if (*p_num==' '||*p_num=='\t'){
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	781b      	ldrb	r3, [r3, #0]
 800a0d6:	2b20      	cmp	r3, #32
 800a0d8:	d007      	beq.n	800a0ea <handle_edit_line+0x7e>
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	781b      	ldrb	r3, [r3, #0]
 800a0de:	2b09      	cmp	r3, #9
 800a0e0:	d112      	bne.n	800a108 <handle_edit_line+0x9c>
      while (*p_num==' '||*p_num=='\t') p_num++;
 800a0e2:	e002      	b.n	800a0ea <handle_edit_line+0x7e>
 800a0e4:	68bb      	ldr	r3, [r7, #8]
 800a0e6:	3301      	adds	r3, #1
 800a0e8:	60bb      	str	r3, [r7, #8]
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	781b      	ldrb	r3, [r3, #0]
 800a0ee:	2b20      	cmp	r3, #32
 800a0f0:	d0f8      	beq.n	800a0e4 <handle_edit_line+0x78>
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	781b      	ldrb	r3, [r3, #0]
 800a0f6:	2b09      	cmp	r3, #9
 800a0f8:	d0f4      	beq.n	800a0e4 <handle_edit_line+0x78>
      if (ln > 0){
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	dd03      	ble.n	800a108 <handle_edit_line+0x9c>
        line_no = ln;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	617b      	str	r3, [r7, #20]
        line = p_num;
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	607b      	str	r3, [r7, #4]
      }
    }
  }

  /* Store the line at the current (or provided) line number. */
  if (!ed_set(&g_ed, line_no, line)){
 800a108:	687a      	ldr	r2, [r7, #4]
 800a10a:	6979      	ldr	r1, [r7, #20]
 800a10c:	4b16      	ldr	r3, [pc, #88]	@ (800a168 <handle_edit_line+0xfc>)
 800a10e:	0018      	movs	r0, r3
 800a110:	f7fb fef0 	bl	8005ef4 <ed_set>
 800a114:	0003      	movs	r3, r0
 800a116:	001a      	movs	r2, r3
 800a118:	2301      	movs	r3, #1
 800a11a:	4053      	eors	r3, r2
 800a11c:	b2db      	uxtb	r3, r3
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d004      	beq.n	800a12c <handle_edit_line+0xc0>
    mp_puts("ERR: Line store failed");
 800a122:	4b12      	ldr	r3, [pc, #72]	@ (800a16c <handle_edit_line+0x100>)
 800a124:	0018      	movs	r0, r3
 800a126:	f7fb fb16 	bl	8005756 <mp_puts>
    return;
 800a12a:	e012      	b.n	800a152 <handle_edit_line+0xe6>
  }

  /* Move to next line number - no confirmation, just next prompt */
  if (line_no == g_next_line) g_next_line += g_step;
 800a12c:	4b0d      	ldr	r3, [pc, #52]	@ (800a164 <handle_edit_line+0xf8>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	697a      	ldr	r2, [r7, #20]
 800a132:	429a      	cmp	r2, r3
 800a134:	d107      	bne.n	800a146 <handle_edit_line+0xda>
 800a136:	4b0b      	ldr	r3, [pc, #44]	@ (800a164 <handle_edit_line+0xf8>)
 800a138:	681a      	ldr	r2, [r3, #0]
 800a13a:	4b0d      	ldr	r3, [pc, #52]	@ (800a170 <handle_edit_line+0x104>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	18d2      	adds	r2, r2, r3
 800a140:	4b08      	ldr	r3, [pc, #32]	@ (800a164 <handle_edit_line+0xf8>)
 800a142:	601a      	str	r2, [r3, #0]
 800a144:	e005      	b.n	800a152 <handle_edit_line+0xe6>
  else g_next_line = line_no + g_step;
 800a146:	4b0a      	ldr	r3, [pc, #40]	@ (800a170 <handle_edit_line+0x104>)
 800a148:	681a      	ldr	r2, [r3, #0]
 800a14a:	697b      	ldr	r3, [r7, #20]
 800a14c:	18d2      	adds	r2, r2, r3
 800a14e:	4b05      	ldr	r3, [pc, #20]	@ (800a164 <handle_edit_line+0xf8>)
 800a150:	601a      	str	r2, [r3, #0]
}
 800a152:	46bd      	mov	sp, r7
 800a154:	b006      	add	sp, #24
 800a156:	bd80      	pop	{r7, pc}
 800a158:	080261e4 	.word	0x080261e4
 800a15c:	20002294 	.word	0x20002294
 800a160:	080261ec 	.word	0x080261ec
 800a164:	2000000c 	.word	0x2000000c
 800a168:	20000930 	.word	0x20000930
 800a16c:	080261f8 	.word	0x080261f8
 800a170:	20000010 	.word	0x20000010

0800a174 <parse_slot_opt>:

static bool parse_slot_opt(const char *args, uint8_t *slot_out){
 800a174:	b580      	push	{r7, lr}
 800a176:	b084      	sub	sp, #16
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
 800a17c:	6039      	str	r1, [r7, #0]
  const char *p=args;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	60fb      	str	r3, [r7, #12]
  int s=0;
 800a182:	2300      	movs	r3, #0
 800a184:	60bb      	str	r3, [r7, #8]
  if (!parse_int(&p,&s)) return false;
 800a186:	2308      	movs	r3, #8
 800a188:	18fa      	adds	r2, r7, r3
 800a18a:	230c      	movs	r3, #12
 800a18c:	18fb      	adds	r3, r7, r3
 800a18e:	0011      	movs	r1, r2
 800a190:	0018      	movs	r0, r3
 800a192:	f7fb fc0f 	bl	80059b4 <parse_int>
 800a196:	0003      	movs	r3, r0
 800a198:	001a      	movs	r2, r3
 800a19a:	2301      	movs	r3, #1
 800a19c:	4053      	eors	r3, r2
 800a19e:	b2db      	uxtb	r3, r3
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d001      	beq.n	800a1a8 <parse_slot_opt+0x34>
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	e00c      	b.n	800a1c2 <parse_slot_opt+0x4e>
  if (s<1 || s>(int)MP_FLASH_SLOT_COUNT) return false;
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	dd02      	ble.n	800a1b4 <parse_slot_opt+0x40>
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	2b03      	cmp	r3, #3
 800a1b2:	dd01      	ble.n	800a1b8 <parse_slot_opt+0x44>
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	e004      	b.n	800a1c2 <parse_slot_opt+0x4e>
  *slot_out=(uint8_t)s;
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	b2da      	uxtb	r2, r3
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	701a      	strb	r2, [r3, #0]
  return true;
 800a1c0:	2301      	movs	r3, #1
}
 800a1c2:	0018      	movs	r0, r3
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	b004      	add	sp, #16
 800a1c8:	bd80      	pop	{r7, pc}
	...

0800a1cc <handle_line>:





static void handle_line(char *line){
 800a1cc:	b5b0      	push	{r4, r5, r7, lr}
 800a1ce:	b0a8      	sub	sp, #160	@ 0xa0
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
  while (*line==' '||*line=='\t') line++;
 800a1d4:	e002      	b.n	800a1dc <handle_line+0x10>
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	3301      	adds	r3, #1
 800a1da:	607b      	str	r3, [r7, #4]
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	781b      	ldrb	r3, [r3, #0]
 800a1e0:	2b20      	cmp	r3, #32
 800a1e2:	d0f8      	beq.n	800a1d6 <handle_line+0xa>
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	2b09      	cmp	r3, #9
 800a1ea:	d0f4      	beq.n	800a1d6 <handle_line+0xa>
  if (!*line && !g_edit) return;  /* Empty line in normal mode - skip */
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	781b      	ldrb	r3, [r3, #0]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d108      	bne.n	800a206 <handle_line+0x3a>
 800a1f4:	4bb5      	ldr	r3, [pc, #724]	@ (800a4cc <handle_line+0x300>)
 800a1f6:	781b      	ldrb	r3, [r3, #0]
 800a1f8:	2201      	movs	r2, #1
 800a1fa:	4053      	eors	r3, r2
 800a1fc:	b2db      	uxtb	r3, r3
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d001      	beq.n	800a206 <handle_line+0x3a>
 800a202:	f000 fbf6 	bl	800a9f2 <handle_line+0x826>
  if (!*line) return;  /* Empty line in EDIT mode - just show next prompt */
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	781b      	ldrb	r3, [r3, #0]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d101      	bne.n	800a212 <handle_line+0x46>
 800a20e:	f000 fbf2 	bl	800a9f6 <handle_line+0x82a>

  if (g_edit){
 800a212:	4bae      	ldr	r3, [pc, #696]	@ (800a4cc <handle_line+0x300>)
 800a214:	781b      	ldrb	r3, [r3, #0]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d005      	beq.n	800a226 <handle_line+0x5a>
    handle_edit_line(line);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	0018      	movs	r0, r3
 800a21e:	f7ff ff25 	bl	800a06c <handle_edit_line>
    return;
 800a222:	f000 fbef 	bl	800aa04 <handle_line+0x838>
  }

  if (isdigit((unsigned char)line[0])){
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	781b      	ldrb	r3, [r3, #0]
 800a22a:	1c5a      	adds	r2, r3, #1
 800a22c:	4ba8      	ldr	r3, [pc, #672]	@ (800a4d0 <handle_line+0x304>)
 800a22e:	18d3      	adds	r3, r2, r3
 800a230:	781b      	ldrb	r3, [r3, #0]
 800a232:	001a      	movs	r2, r3
 800a234:	2304      	movs	r3, #4
 800a236:	4013      	ands	r3, r2
 800a238:	d038      	beq.n	800a2ac <handle_line+0xe0>
    const char *p=line;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	67bb      	str	r3, [r7, #120]	@ 0x78
    int ln=0;
 800a23e:	2300      	movs	r3, #0
 800a240:	677b      	str	r3, [r7, #116]	@ 0x74
    if (!parse_int(&p,&ln)){ mp_puts("Bad line\r\n"); return; }
 800a242:	2374      	movs	r3, #116	@ 0x74
 800a244:	18fa      	adds	r2, r7, r3
 800a246:	2378      	movs	r3, #120	@ 0x78
 800a248:	18fb      	adds	r3, r7, r3
 800a24a:	0011      	movs	r1, r2
 800a24c:	0018      	movs	r0, r3
 800a24e:	f7fb fbb1 	bl	80059b4 <parse_int>
 800a252:	0003      	movs	r3, r0
 800a254:	001a      	movs	r2, r3
 800a256:	2301      	movs	r3, #1
 800a258:	4053      	eors	r3, r2
 800a25a:	b2db      	uxtb	r3, r3
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d008      	beq.n	800a272 <handle_line+0xa6>
 800a260:	4b9c      	ldr	r3, [pc, #624]	@ (800a4d4 <handle_line+0x308>)
 800a262:	0018      	movs	r0, r3
 800a264:	f7fb fa77 	bl	8005756 <mp_puts>
 800a268:	f000 fbcc 	bl	800aa04 <handle_line+0x838>
    while (*p==' '||*p=='\t') p++;
 800a26c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a26e:	3301      	adds	r3, #1
 800a270:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a272:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a274:	781b      	ldrb	r3, [r3, #0]
 800a276:	2b20      	cmp	r3, #32
 800a278:	d0f8      	beq.n	800a26c <handle_line+0xa0>
 800a27a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a27c:	781b      	ldrb	r3, [r3, #0]
 800a27e:	2b09      	cmp	r3, #9
 800a280:	d0f4      	beq.n	800a26c <handle_line+0xa0>
    if (!ed_set(&g_ed, ln, p)) mp_puts("Line store failed\r\n");
 800a282:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800a284:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800a286:	4b94      	ldr	r3, [pc, #592]	@ (800a4d8 <handle_line+0x30c>)
 800a288:	0018      	movs	r0, r3
 800a28a:	f7fb fe33 	bl	8005ef4 <ed_set>
 800a28e:	0003      	movs	r3, r0
 800a290:	001a      	movs	r2, r3
 800a292:	2301      	movs	r3, #1
 800a294:	4053      	eors	r3, r2
 800a296:	b2db      	uxtb	r3, r3
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d101      	bne.n	800a2a0 <handle_line+0xd4>
 800a29c:	f000 fbad 	bl	800a9fa <handle_line+0x82e>
 800a2a0:	4b8e      	ldr	r3, [pc, #568]	@ (800a4dc <handle_line+0x310>)
 800a2a2:	0018      	movs	r0, r3
 800a2a4:	f7fb fa57 	bl	8005756 <mp_puts>
    return;
 800a2a8:	f000 fba7 	bl	800a9fa <handle_line+0x82e>
  }

  char cmd[16]={0};
 800a2ac:	237c      	movs	r3, #124	@ 0x7c
 800a2ae:	18fb      	adds	r3, r7, r3
 800a2b0:	0018      	movs	r0, r3
 800a2b2:	2310      	movs	r3, #16
 800a2b4:	001a      	movs	r2, r3
 800a2b6:	2100      	movs	r1, #0
 800a2b8:	f016 fd28 	bl	8020d0c <memset>
  int i=0;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	229c      	movs	r2, #156	@ 0x9c
 800a2c0:	18ba      	adds	r2, r7, r2
 800a2c2:	6013      	str	r3, [r2, #0]
  while (line[i] && !isspace((unsigned char)line[i]) && i < (int)sizeof(cmd)-1){ cmd[i]=line[i]; i++; }
 800a2c4:	e011      	b.n	800a2ea <handle_line+0x11e>
 800a2c6:	209c      	movs	r0, #156	@ 0x9c
 800a2c8:	183b      	adds	r3, r7, r0
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	687a      	ldr	r2, [r7, #4]
 800a2ce:	18d3      	adds	r3, r2, r3
 800a2d0:	7819      	ldrb	r1, [r3, #0]
 800a2d2:	237c      	movs	r3, #124	@ 0x7c
 800a2d4:	18fa      	adds	r2, r7, r3
 800a2d6:	183b      	adds	r3, r7, r0
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	18d3      	adds	r3, r2, r3
 800a2dc:	1c0a      	adds	r2, r1, #0
 800a2de:	701a      	strb	r2, [r3, #0]
 800a2e0:	183b      	adds	r3, r7, r0
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	3301      	adds	r3, #1
 800a2e6:	183a      	adds	r2, r7, r0
 800a2e8:	6013      	str	r3, [r2, #0]
 800a2ea:	219c      	movs	r1, #156	@ 0x9c
 800a2ec:	187b      	adds	r3, r7, r1
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	687a      	ldr	r2, [r7, #4]
 800a2f2:	18d3      	adds	r3, r2, r3
 800a2f4:	781b      	ldrb	r3, [r3, #0]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d010      	beq.n	800a31c <handle_line+0x150>
 800a2fa:	187b      	adds	r3, r7, r1
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	687a      	ldr	r2, [r7, #4]
 800a300:	18d3      	adds	r3, r2, r3
 800a302:	781b      	ldrb	r3, [r3, #0]
 800a304:	1c5a      	adds	r2, r3, #1
 800a306:	4b72      	ldr	r3, [pc, #456]	@ (800a4d0 <handle_line+0x304>)
 800a308:	18d3      	adds	r3, r2, r3
 800a30a:	781b      	ldrb	r3, [r3, #0]
 800a30c:	001a      	movs	r2, r3
 800a30e:	2308      	movs	r3, #8
 800a310:	4013      	ands	r3, r2
 800a312:	d103      	bne.n	800a31c <handle_line+0x150>
 800a314:	187b      	adds	r3, r7, r1
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	2b0e      	cmp	r3, #14
 800a31a:	ddd4      	ble.n	800a2c6 <handle_line+0xfa>
  cmd[i]=0;
 800a31c:	237c      	movs	r3, #124	@ 0x7c
 800a31e:	18fa      	adds	r2, r7, r3
 800a320:	219c      	movs	r1, #156	@ 0x9c
 800a322:	187b      	adds	r3, r7, r1
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	18d3      	adds	r3, r2, r3
 800a328:	2200      	movs	r2, #0
 800a32a:	701a      	strb	r2, [r3, #0]
  char *args=line+i; while (*args==' '||*args=='\t') args++;
 800a32c:	187b      	adds	r3, r7, r1
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	18d3      	adds	r3, r2, r3
 800a334:	2298      	movs	r2, #152	@ 0x98
 800a336:	18ba      	adds	r2, r7, r2
 800a338:	6013      	str	r3, [r2, #0]
 800a33a:	e005      	b.n	800a348 <handle_line+0x17c>
 800a33c:	2298      	movs	r2, #152	@ 0x98
 800a33e:	18bb      	adds	r3, r7, r2
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	3301      	adds	r3, #1
 800a344:	18ba      	adds	r2, r7, r2
 800a346:	6013      	str	r3, [r2, #0]
 800a348:	2298      	movs	r2, #152	@ 0x98
 800a34a:	18bb      	adds	r3, r7, r2
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	781b      	ldrb	r3, [r3, #0]
 800a350:	2b20      	cmp	r3, #32
 800a352:	d0f3      	beq.n	800a33c <handle_line+0x170>
 800a354:	18bb      	adds	r3, r7, r2
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	781b      	ldrb	r3, [r3, #0]
 800a35a:	2b09      	cmp	r3, #9
 800a35c:	d0ee      	beq.n	800a33c <handle_line+0x170>

  if (!mp_stricmp(cmd,"HELP")) { help(); return; }
 800a35e:	4a60      	ldr	r2, [pc, #384]	@ (800a4e0 <handle_line+0x314>)
 800a360:	237c      	movs	r3, #124	@ 0x7c
 800a362:	18fb      	adds	r3, r7, r3
 800a364:	0011      	movs	r1, r2
 800a366:	0018      	movs	r0, r3
 800a368:	f7fb fa16 	bl	8005798 <mp_stricmp>
 800a36c:	1e03      	subs	r3, r0, #0
 800a36e:	d102      	bne.n	800a376 <handle_line+0x1aa>
 800a370:	f7ff fc42 	bl	8009bf8 <help>
 800a374:	e346      	b.n	800aa04 <handle_line+0x838>
  if (!mp_stricmp(cmd,"NEW"))  { ed_init(&g_ed); mp_puts("OK\r\n"); return; }
 800a376:	4a5b      	ldr	r2, [pc, #364]	@ (800a4e4 <handle_line+0x318>)
 800a378:	237c      	movs	r3, #124	@ 0x7c
 800a37a:	18fb      	adds	r3, r7, r3
 800a37c:	0011      	movs	r1, r2
 800a37e:	0018      	movs	r0, r3
 800a380:	f7fb fa0a 	bl	8005798 <mp_stricmp>
 800a384:	1e03      	subs	r3, r0, #0
 800a386:	d108      	bne.n	800a39a <handle_line+0x1ce>
 800a388:	4b53      	ldr	r3, [pc, #332]	@ (800a4d8 <handle_line+0x30c>)
 800a38a:	0018      	movs	r0, r3
 800a38c:	f7fb fd14 	bl	8005db8 <ed_init>
 800a390:	4b55      	ldr	r3, [pc, #340]	@ (800a4e8 <handle_line+0x31c>)
 800a392:	0018      	movs	r0, r3
 800a394:	f7fb f9df 	bl	8005756 <mp_puts>
 800a398:	e334      	b.n	800aa04 <handle_line+0x838>
  if (!mp_stricmp(cmd,"LIST")) { ed_list(&g_ed); return; }
 800a39a:	4a54      	ldr	r2, [pc, #336]	@ (800a4ec <handle_line+0x320>)
 800a39c:	237c      	movs	r3, #124	@ 0x7c
 800a39e:	18fb      	adds	r3, r7, r3
 800a3a0:	0011      	movs	r1, r2
 800a3a2:	0018      	movs	r0, r3
 800a3a4:	f7fb f9f8 	bl	8005798 <mp_stricmp>
 800a3a8:	1e03      	subs	r3, r0, #0
 800a3aa:	d104      	bne.n	800a3b6 <handle_line+0x1ea>
 800a3ac:	4b4a      	ldr	r3, [pc, #296]	@ (800a4d8 <handle_line+0x30c>)
 800a3ae:	0018      	movs	r0, r3
 800a3b0:	f7fb fe2e 	bl	8006010 <ed_list>
 800a3b4:	e326      	b.n	800aa04 <handle_line+0x838>
  if (!mp_stricmp(cmd,"DEL"))  { int ln=0; const char *p=args; if(parse_int(&p,&ln) && ed_delete(&g_ed,ln)) mp_puts("OK\r\n"); else mp_puts("Not found\r\n"); return; }
 800a3b6:	4a4e      	ldr	r2, [pc, #312]	@ (800a4f0 <handle_line+0x324>)
 800a3b8:	237c      	movs	r3, #124	@ 0x7c
 800a3ba:	18fb      	adds	r3, r7, r3
 800a3bc:	0011      	movs	r1, r2
 800a3be:	0018      	movs	r0, r3
 800a3c0:	f7fb f9ea 	bl	8005798 <mp_stricmp>
 800a3c4:	1e03      	subs	r3, r0, #0
 800a3c6:	d121      	bne.n	800a40c <handle_line+0x240>
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	673b      	str	r3, [r7, #112]	@ 0x70
 800a3cc:	2398      	movs	r3, #152	@ 0x98
 800a3ce:	18fb      	adds	r3, r7, r3
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a3d4:	2370      	movs	r3, #112	@ 0x70
 800a3d6:	18fa      	adds	r2, r7, r3
 800a3d8:	236c      	movs	r3, #108	@ 0x6c
 800a3da:	18fb      	adds	r3, r7, r3
 800a3dc:	0011      	movs	r1, r2
 800a3de:	0018      	movs	r0, r3
 800a3e0:	f7fb fae8 	bl	80059b4 <parse_int>
 800a3e4:	1e03      	subs	r3, r0, #0
 800a3e6:	d00c      	beq.n	800a402 <handle_line+0x236>
 800a3e8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a3ea:	4b3b      	ldr	r3, [pc, #236]	@ (800a4d8 <handle_line+0x30c>)
 800a3ec:	0011      	movs	r1, r2
 800a3ee:	0018      	movs	r0, r3
 800a3f0:	f7fb fd42 	bl	8005e78 <ed_delete>
 800a3f4:	1e03      	subs	r3, r0, #0
 800a3f6:	d004      	beq.n	800a402 <handle_line+0x236>
 800a3f8:	4b3b      	ldr	r3, [pc, #236]	@ (800a4e8 <handle_line+0x31c>)
 800a3fa:	0018      	movs	r0, r3
 800a3fc:	f7fb f9ab 	bl	8005756 <mp_puts>
 800a400:	e300      	b.n	800aa04 <handle_line+0x838>
 800a402:	4b3c      	ldr	r3, [pc, #240]	@ (800a4f4 <handle_line+0x328>)
 800a404:	0018      	movs	r0, r3
 800a406:	f7fb f9a6 	bl	8005756 <mp_puts>
 800a40a:	e2fb      	b.n	800aa04 <handle_line+0x838>
  if (!mp_stricmp(cmd,"RUN"))  { cmd_run(); return; }
 800a40c:	4a3a      	ldr	r2, [pc, #232]	@ (800a4f8 <handle_line+0x32c>)
 800a40e:	237c      	movs	r3, #124	@ 0x7c
 800a410:	18fb      	adds	r3, r7, r3
 800a412:	0011      	movs	r1, r2
 800a414:	0018      	movs	r0, r3
 800a416:	f7fb f9bf 	bl	8005798 <mp_stricmp>
 800a41a:	1e03      	subs	r3, r0, #0
 800a41c:	d102      	bne.n	800a424 <handle_line+0x258>
 800a41e:	f7ff fdf5 	bl	800a00c <cmd_run>
 800a422:	e2ef      	b.n	800aa04 <handle_line+0x838>
  if (!mp_stricmp(cmd,"STOP")) { cmd_stop(); return; }
 800a424:	4a35      	ldr	r2, [pc, #212]	@ (800a4fc <handle_line+0x330>)
 800a426:	237c      	movs	r3, #124	@ 0x7c
 800a428:	18fb      	adds	r3, r7, r3
 800a42a:	0011      	movs	r1, r2
 800a42c:	0018      	movs	r0, r3
 800a42e:	f7fb f9b3 	bl	8005798 <mp_stricmp>
 800a432:	1e03      	subs	r3, r0, #0
 800a434:	d102      	bne.n	800a43c <handle_line+0x270>
 800a436:	f7ff fe07 	bl	800a048 <cmd_stop>
 800a43a:	e2e3      	b.n	800aa04 <handle_line+0x838>
  if (!mp_stricmp(cmd,"EXIT")) { g_exit_pending=true; return; }
 800a43c:	4a30      	ldr	r2, [pc, #192]	@ (800a500 <handle_line+0x334>)
 800a43e:	237c      	movs	r3, #124	@ 0x7c
 800a440:	18fb      	adds	r3, r7, r3
 800a442:	0011      	movs	r1, r2
 800a444:	0018      	movs	r0, r3
 800a446:	f7fb f9a7 	bl	8005798 <mp_stricmp>
 800a44a:	1e03      	subs	r3, r0, #0
 800a44c:	d103      	bne.n	800a456 <handle_line+0x28a>
 800a44e:	4b2d      	ldr	r3, [pc, #180]	@ (800a504 <handle_line+0x338>)
 800a450:	2201      	movs	r2, #1
 800a452:	701a      	strb	r2, [r3, #0]
 800a454:	e2d6      	b.n	800aa04 <handle_line+0x838>

  if (!mp_stricmp(cmd,"SLOT")) {
 800a456:	4a2c      	ldr	r2, [pc, #176]	@ (800a508 <handle_line+0x33c>)
 800a458:	237c      	movs	r3, #124	@ 0x7c
 800a45a:	18fb      	adds	r3, r7, r3
 800a45c:	0011      	movs	r1, r2
 800a45e:	0018      	movs	r0, r3
 800a460:	f7fb f99a 	bl	8005798 <mp_stricmp>
 800a464:	1e03      	subs	r3, r0, #0
 800a466:	d155      	bne.n	800a514 <handle_line+0x348>
    uint8_t s=g_slot;
 800a468:	4b28      	ldr	r3, [pc, #160]	@ (800a50c <handle_line+0x340>)
 800a46a:	781a      	ldrb	r2, [r3, #0]
 800a46c:	246b      	movs	r4, #107	@ 0x6b
 800a46e:	193b      	adds	r3, r7, r4
 800a470:	701a      	strb	r2, [r3, #0]
    if (*args && parse_slot_opt(args,&s)) { g_slot=s; mp_puts("OK\r\n"); }
 800a472:	2198      	movs	r1, #152	@ 0x98
 800a474:	187b      	adds	r3, r7, r1
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	781b      	ldrb	r3, [r3, #0]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d011      	beq.n	800a4a2 <handle_line+0x2d6>
 800a47e:	193a      	adds	r2, r7, r4
 800a480:	187b      	adds	r3, r7, r1
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	0011      	movs	r1, r2
 800a486:	0018      	movs	r0, r3
 800a488:	f7ff fe74 	bl	800a174 <parse_slot_opt>
 800a48c:	1e03      	subs	r3, r0, #0
 800a48e:	d008      	beq.n	800a4a2 <handle_line+0x2d6>
 800a490:	193b      	adds	r3, r7, r4
 800a492:	781a      	ldrb	r2, [r3, #0]
 800a494:	4b1d      	ldr	r3, [pc, #116]	@ (800a50c <handle_line+0x340>)
 800a496:	701a      	strb	r2, [r3, #0]
 800a498:	4b13      	ldr	r3, [pc, #76]	@ (800a4e8 <handle_line+0x31c>)
 800a49a:	0018      	movs	r0, r3
 800a49c:	f7fb f95b 	bl	8005756 <mp_puts>
 800a4a0:	e2b0      	b.n	800aa04 <handle_line+0x838>
    else { char b[16]; mp_puts("SLOT "); mp_itoa(g_slot,b); mp_puts(b); mp_putcrlf(); }
 800a4a2:	4b1b      	ldr	r3, [pc, #108]	@ (800a510 <handle_line+0x344>)
 800a4a4:	0018      	movs	r0, r3
 800a4a6:	f7fb f956 	bl	8005756 <mp_puts>
 800a4aa:	4b18      	ldr	r3, [pc, #96]	@ (800a50c <handle_line+0x340>)
 800a4ac:	781b      	ldrb	r3, [r3, #0]
 800a4ae:	001a      	movs	r2, r3
 800a4b0:	2458      	movs	r4, #88	@ 0x58
 800a4b2:	193b      	adds	r3, r7, r4
 800a4b4:	0019      	movs	r1, r3
 800a4b6:	0010      	movs	r0, r2
 800a4b8:	f7fb f9ce 	bl	8005858 <mp_itoa>
 800a4bc:	193b      	adds	r3, r7, r4
 800a4be:	0018      	movs	r0, r3
 800a4c0:	f7fb f949 	bl	8005756 <mp_puts>
 800a4c4:	f7fb f95c 	bl	8005780 <mp_putcrlf>
 800a4c8:	e29c      	b.n	800aa04 <handle_line+0x838>
 800a4ca:	46c0      	nop			@ (mov r8, r8)
 800a4cc:	20002294 	.word	0x20002294
 800a4d0:	08026d90 	.word	0x08026d90
 800a4d4:	08026210 	.word	0x08026210
 800a4d8:	20000930 	.word	0x20000930
 800a4dc:	0802621c 	.word	0x0802621c
 800a4e0:	08026230 	.word	0x08026230
 800a4e4:	08026238 	.word	0x08026238
 800a4e8:	0802623c 	.word	0x0802623c
 800a4ec:	08026244 	.word	0x08026244
 800a4f0:	0802624c 	.word	0x0802624c
 800a4f4:	08026250 	.word	0x08026250
 800a4f8:	0802625c 	.word	0x0802625c
 800a4fc:	08026260 	.word	0x08026260
 800a500:	08026268 	.word	0x08026268
 800a504:	20002293 	.word	0x20002293
 800a508:	08026270 	.word	0x08026270
 800a50c:	20000008 	.word	0x20000008
 800a510:	08026278 	.word	0x08026278
    return;
  }
  if (!mp_stricmp(cmd,"SAVE") || !mp_stricmp(cmd,"FLASH")) {
 800a514:	4ad0      	ldr	r2, [pc, #832]	@ (800a858 <handle_line+0x68c>)
 800a516:	247c      	movs	r4, #124	@ 0x7c
 800a518:	193b      	adds	r3, r7, r4
 800a51a:	0011      	movs	r1, r2
 800a51c:	0018      	movs	r0, r3
 800a51e:	f7fb f93b 	bl	8005798 <mp_stricmp>
 800a522:	1e03      	subs	r3, r0, #0
 800a524:	d008      	beq.n	800a538 <handle_line+0x36c>
 800a526:	4acd      	ldr	r2, [pc, #820]	@ (800a85c <handle_line+0x690>)
 800a528:	193b      	adds	r3, r7, r4
 800a52a:	0011      	movs	r1, r2
 800a52c:	0018      	movs	r0, r3
 800a52e:	f7fb f933 	bl	8005798 <mp_stricmp>
 800a532:	1e03      	subs	r3, r0, #0
 800a534:	d000      	beq.n	800a538 <handle_line+0x36c>
 800a536:	e09a      	b.n	800a66e <handle_line+0x4a2>
         3) save the program text into the slot
       SAVE <slot> START:
         does the same AND:
         4) starts RUN immediately
    */
    uint8_t s = g_slot;
 800a538:	4bc9      	ldr	r3, [pc, #804]	@ (800a860 <handle_line+0x694>)
 800a53a:	781a      	ldrb	r2, [r3, #0]
 800a53c:	2057      	movs	r0, #87	@ 0x57
 800a53e:	183b      	adds	r3, r7, r0
 800a540:	701a      	strb	r2, [r3, #0]
    bool want_autorun = false;
 800a542:	2397      	movs	r3, #151	@ 0x97
 800a544:	18fb      	adds	r3, r7, r3
 800a546:	2200      	movs	r2, #0
 800a548:	701a      	strb	r2, [r3, #0]

    if (*args){
 800a54a:	2198      	movs	r1, #152	@ 0x98
 800a54c:	187b      	adds	r3, r7, r1
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	781b      	ldrb	r3, [r3, #0]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d026      	beq.n	800a5a4 <handle_line+0x3d8>
      /* First optional number = slot */
      (void)parse_slot_opt(args, &s);
 800a556:	183a      	adds	r2, r7, r0
 800a558:	000c      	movs	r4, r1
 800a55a:	193b      	adds	r3, r7, r4
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	0011      	movs	r1, r2
 800a560:	0018      	movs	r0, r3
 800a562:	f7ff fe07 	bl	800a174 <parse_slot_opt>

      /* Look for keyword START anywhere after the slot number */
      if (strstr(args, "START") || strstr(args, "start") || strstr(args, "Start")){
 800a566:	4abf      	ldr	r2, [pc, #764]	@ (800a864 <handle_line+0x698>)
 800a568:	193b      	adds	r3, r7, r4
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	0011      	movs	r1, r2
 800a56e:	0018      	movs	r0, r3
 800a570:	f016 fc04 	bl	8020d7c <strstr>
 800a574:	1e03      	subs	r3, r0, #0
 800a576:	d111      	bne.n	800a59c <handle_line+0x3d0>
 800a578:	4abb      	ldr	r2, [pc, #748]	@ (800a868 <handle_line+0x69c>)
 800a57a:	193b      	adds	r3, r7, r4
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	0011      	movs	r1, r2
 800a580:	0018      	movs	r0, r3
 800a582:	f016 fbfb 	bl	8020d7c <strstr>
 800a586:	1e03      	subs	r3, r0, #0
 800a588:	d108      	bne.n	800a59c <handle_line+0x3d0>
 800a58a:	4ab8      	ldr	r2, [pc, #736]	@ (800a86c <handle_line+0x6a0>)
 800a58c:	193b      	adds	r3, r7, r4
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	0011      	movs	r1, r2
 800a592:	0018      	movs	r0, r3
 800a594:	f016 fbf2 	bl	8020d7c <strstr>
 800a598:	1e03      	subs	r3, r0, #0
 800a59a:	d003      	beq.n	800a5a4 <handle_line+0x3d8>
        want_autorun = true;
 800a59c:	2397      	movs	r3, #151	@ 0x97
 800a59e:	18fb      	adds	r3, r7, r3
 800a5a0:	2201      	movs	r2, #1
 800a5a2:	701a      	strb	r2, [r3, #0]
      }
    }

    /* compile first; if compile fails, do not touch flash */
    compile_or_report();
 800a5a4:	f7ff fcda 	bl	8009f5c <compile_or_report>
    if (!g_have_prog) return;
 800a5a8:	4bb1      	ldr	r3, [pc, #708]	@ (800a870 <handle_line+0x6a4>)
 800a5aa:	781b      	ldrb	r3, [r3, #0]
 800a5ac:	2201      	movs	r2, #1
 800a5ae:	4053      	eors	r3, r2
 800a5b0:	b2db      	uxtb	r3, r3
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d000      	beq.n	800a5b8 <handle_line+0x3ec>
 800a5b6:	e222      	b.n	800a9fe <handle_line+0x832>

    /* Save autorun flag only into the saved slot */
    bool old_ar = g_autorun;
 800a5b8:	238d      	movs	r3, #141	@ 0x8d
 800a5ba:	18fb      	adds	r3, r7, r3
 800a5bc:	4aad      	ldr	r2, [pc, #692]	@ (800a874 <handle_line+0x6a8>)
 800a5be:	7812      	ldrb	r2, [r2, #0]
 800a5c0:	701a      	strb	r2, [r3, #0]
    g_autorun = want_autorun;
 800a5c2:	4bac      	ldr	r3, [pc, #688]	@ (800a874 <handle_line+0x6a8>)
 800a5c4:	2497      	movs	r4, #151	@ 0x97
 800a5c6:	193a      	adds	r2, r7, r4
 800a5c8:	7812      	ldrb	r2, [r2, #0]
 800a5ca:	701a      	strb	r2, [r3, #0]

    if (storage_save_slot(s, &g_ed, g_autorun)){
 800a5cc:	2557      	movs	r5, #87	@ 0x57
 800a5ce:	197b      	adds	r3, r7, r5
 800a5d0:	7818      	ldrb	r0, [r3, #0]
 800a5d2:	4ba8      	ldr	r3, [pc, #672]	@ (800a874 <handle_line+0x6a8>)
 800a5d4:	781a      	ldrb	r2, [r3, #0]
 800a5d6:	4ba8      	ldr	r3, [pc, #672]	@ (800a878 <handle_line+0x6ac>)
 800a5d8:	0019      	movs	r1, r3
 800a5da:	f7fe ffbb 	bl	8009554 <storage_save_slot>
 800a5de:	1e03      	subs	r3, r0, #0
 800a5e0:	d018      	beq.n	800a614 <handle_line+0x448>
      g_slot = s;
 800a5e2:	197b      	adds	r3, r7, r5
 800a5e4:	781a      	ldrb	r2, [r3, #0]
 800a5e6:	4b9e      	ldr	r3, [pc, #632]	@ (800a860 <handle_line+0x694>)
 800a5e8:	701a      	strb	r2, [r3, #0]
      mp_puts("SAVED\r\n");
 800a5ea:	4ba4      	ldr	r3, [pc, #656]	@ (800a87c <handle_line+0x6b0>)
 800a5ec:	0018      	movs	r0, r3
 800a5ee:	f7fb f8b2 	bl	8005756 <mp_puts>

      if (want_autorun){
 800a5f2:	193b      	adds	r3, r7, r4
 800a5f4:	781b      	ldrb	r3, [r3, #0]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d100      	bne.n	800a5fc <handle_line+0x430>
 800a5fa:	e202      	b.n	800aa02 <handle_line+0x836>
        /* Run immediately (VM reset), without re-compiling again */
        vm_reset(&g_vm);
 800a5fc:	4ba0      	ldr	r3, [pc, #640]	@ (800a880 <handle_line+0x6b4>)
 800a5fe:	0018      	movs	r0, r3
 800a600:	f7fd ff1e 	bl	8008440 <vm_reset>
        mp_puts("RUN\r\n");
 800a604:	4b9f      	ldr	r3, [pc, #636]	@ (800a884 <handle_line+0x6b8>)
 800a606:	0018      	movs	r0, r3
 800a608:	f7fb f8a5 	bl	8005756 <mp_puts>
        g_session_active=false; /* drop back to caller */
 800a60c:	4b9e      	ldr	r3, [pc, #632]	@ (800a888 <handle_line+0x6bc>)
 800a60e:	2200      	movs	r2, #0
 800a610:	701a      	strb	r2, [r3, #0]
        }
      }
      mp_putcrlf();
      g_autorun = old_ar;
    }
    return;
 800a612:	e1f6      	b.n	800aa02 <handle_line+0x836>
      mp_puts("SAVE FAIL");
 800a614:	4b9d      	ldr	r3, [pc, #628]	@ (800a88c <handle_line+0x6c0>)
 800a616:	0018      	movs	r0, r3
 800a618:	f7fb f89d 	bl	8005756 <mp_puts>
      if (g_flash_err){
 800a61c:	4b9c      	ldr	r3, [pc, #624]	@ (800a890 <handle_line+0x6c4>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d01c      	beq.n	800a65e <handle_line+0x492>
        mp_puts(": ");
 800a624:	4b9b      	ldr	r3, [pc, #620]	@ (800a894 <handle_line+0x6c8>)
 800a626:	0018      	movs	r0, r3
 800a628:	f7fb f895 	bl	8005756 <mp_puts>
        mp_puts(g_flash_err);
 800a62c:	4b98      	ldr	r3, [pc, #608]	@ (800a890 <handle_line+0x6c4>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	0018      	movs	r0, r3
 800a632:	f7fb f890 	bl	8005756 <mp_puts>
        if (g_flash_hal_err){
 800a636:	4b98      	ldr	r3, [pc, #608]	@ (800a898 <handle_line+0x6cc>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d00f      	beq.n	800a65e <handle_line+0x492>
          mp_puts(" err=0x");
 800a63e:	4b97      	ldr	r3, [pc, #604]	@ (800a89c <handle_line+0x6d0>)
 800a640:	0018      	movs	r0, r3
 800a642:	f7fb f888 	bl	8005756 <mp_puts>
          mp_utoa_hex(g_flash_hal_err, b);
 800a646:	4b94      	ldr	r3, [pc, #592]	@ (800a898 <handle_line+0x6cc>)
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	2448      	movs	r4, #72	@ 0x48
 800a64c:	193a      	adds	r2, r7, r4
 800a64e:	0011      	movs	r1, r2
 800a650:	0018      	movs	r0, r3
 800a652:	f7fb f969 	bl	8005928 <mp_utoa_hex>
          mp_puts(b);
 800a656:	193b      	adds	r3, r7, r4
 800a658:	0018      	movs	r0, r3
 800a65a:	f7fb f87c 	bl	8005756 <mp_puts>
      mp_putcrlf();
 800a65e:	f7fb f88f 	bl	8005780 <mp_putcrlf>
      g_autorun = old_ar;
 800a662:	4b84      	ldr	r3, [pc, #528]	@ (800a874 <handle_line+0x6a8>)
 800a664:	228d      	movs	r2, #141	@ 0x8d
 800a666:	18ba      	adds	r2, r7, r2
 800a668:	7812      	ldrb	r2, [r2, #0]
 800a66a:	701a      	strb	r2, [r3, #0]
    return;
 800a66c:	e1c9      	b.n	800aa02 <handle_line+0x836>
  }
  if (!mp_stricmp(cmd,"LOAD")) {
 800a66e:	4a8c      	ldr	r2, [pc, #560]	@ (800a8a0 <handle_line+0x6d4>)
 800a670:	237c      	movs	r3, #124	@ 0x7c
 800a672:	18fb      	adds	r3, r7, r3
 800a674:	0011      	movs	r1, r2
 800a676:	0018      	movs	r0, r3
 800a678:	f7fb f88e 	bl	8005798 <mp_stricmp>
 800a67c:	1e03      	subs	r3, r0, #0
 800a67e:	d132      	bne.n	800a6e6 <handle_line+0x51a>
    uint8_t s=g_slot;
 800a680:	4b77      	ldr	r3, [pc, #476]	@ (800a860 <handle_line+0x694>)
 800a682:	781a      	ldrb	r2, [r3, #0]
 800a684:	2147      	movs	r1, #71	@ 0x47
 800a686:	187b      	adds	r3, r7, r1
 800a688:	701a      	strb	r2, [r3, #0]
    if (*args) (void)parse_slot_opt(args,&s);
 800a68a:	2098      	movs	r0, #152	@ 0x98
 800a68c:	183b      	adds	r3, r7, r0
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	781b      	ldrb	r3, [r3, #0]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d006      	beq.n	800a6a4 <handle_line+0x4d8>
 800a696:	187a      	adds	r2, r7, r1
 800a698:	183b      	adds	r3, r7, r0
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	0011      	movs	r1, r2
 800a69e:	0018      	movs	r0, r3
 800a6a0:	f7ff fd68 	bl	800a174 <parse_slot_opt>
    bool ar=false;
 800a6a4:	2146      	movs	r1, #70	@ 0x46
 800a6a6:	187b      	adds	r3, r7, r1
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	701a      	strb	r2, [r3, #0]
    if (storage_load_slot(s, &g_ed, &ar)){ g_autorun=ar; g_slot=s; mp_puts("LOADED\r\n"); } else mp_puts("LOAD FAIL\r\n");
 800a6ac:	2547      	movs	r5, #71	@ 0x47
 800a6ae:	197b      	adds	r3, r7, r5
 800a6b0:	781b      	ldrb	r3, [r3, #0]
 800a6b2:	000c      	movs	r4, r1
 800a6b4:	187a      	adds	r2, r7, r1
 800a6b6:	4970      	ldr	r1, [pc, #448]	@ (800a878 <handle_line+0x6ac>)
 800a6b8:	0018      	movs	r0, r3
 800a6ba:	f7ff f92f 	bl	800991c <storage_load_slot>
 800a6be:	1e03      	subs	r3, r0, #0
 800a6c0:	d00c      	beq.n	800a6dc <handle_line+0x510>
 800a6c2:	193b      	adds	r3, r7, r4
 800a6c4:	781a      	ldrb	r2, [r3, #0]
 800a6c6:	4b6b      	ldr	r3, [pc, #428]	@ (800a874 <handle_line+0x6a8>)
 800a6c8:	701a      	strb	r2, [r3, #0]
 800a6ca:	197b      	adds	r3, r7, r5
 800a6cc:	781a      	ldrb	r2, [r3, #0]
 800a6ce:	4b64      	ldr	r3, [pc, #400]	@ (800a860 <handle_line+0x694>)
 800a6d0:	701a      	strb	r2, [r3, #0]
 800a6d2:	4b74      	ldr	r3, [pc, #464]	@ (800a8a4 <handle_line+0x6d8>)
 800a6d4:	0018      	movs	r0, r3
 800a6d6:	f7fb f83e 	bl	8005756 <mp_puts>
 800a6da:	e193      	b.n	800aa04 <handle_line+0x838>
 800a6dc:	4b72      	ldr	r3, [pc, #456]	@ (800a8a8 <handle_line+0x6dc>)
 800a6de:	0018      	movs	r0, r3
 800a6e0:	f7fb f839 	bl	8005756 <mp_puts>
 800a6e4:	e18e      	b.n	800aa04 <handle_line+0x838>
    return;
  }
  if (!mp_stricmp(cmd,"ERASE")) {
 800a6e6:	4a71      	ldr	r2, [pc, #452]	@ (800a8ac <handle_line+0x6e0>)
 800a6e8:	237c      	movs	r3, #124	@ 0x7c
 800a6ea:	18fb      	adds	r3, r7, r3
 800a6ec:	0011      	movs	r1, r2
 800a6ee:	0018      	movs	r0, r3
 800a6f0:	f7fb f852 	bl	8005798 <mp_stricmp>
 800a6f4:	1e03      	subs	r3, r0, #0
 800a6f6:	d127      	bne.n	800a748 <handle_line+0x57c>
    uint8_t s=g_slot;
 800a6f8:	4b59      	ldr	r3, [pc, #356]	@ (800a860 <handle_line+0x694>)
 800a6fa:	781a      	ldrb	r2, [r3, #0]
 800a6fc:	2145      	movs	r1, #69	@ 0x45
 800a6fe:	187b      	adds	r3, r7, r1
 800a700:	701a      	strb	r2, [r3, #0]
    if (*args) (void)parse_slot_opt(args,&s);
 800a702:	2098      	movs	r0, #152	@ 0x98
 800a704:	183b      	adds	r3, r7, r0
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	781b      	ldrb	r3, [r3, #0]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d006      	beq.n	800a71c <handle_line+0x550>
 800a70e:	187a      	adds	r2, r7, r1
 800a710:	183b      	adds	r3, r7, r0
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	0011      	movs	r1, r2
 800a716:	0018      	movs	r0, r3
 800a718:	f7ff fd2c 	bl	800a174 <parse_slot_opt>
    if (storage_erase_slot(s)){ g_slot=s; mp_puts("ERASED\r\n"); } else mp_puts("ERASE FAIL\r\n");
 800a71c:	2445      	movs	r4, #69	@ 0x45
 800a71e:	193b      	adds	r3, r7, r4
 800a720:	781b      	ldrb	r3, [r3, #0]
 800a722:	0018      	movs	r0, r3
 800a724:	f7fe feb4 	bl	8009490 <storage_erase_slot>
 800a728:	1e03      	subs	r3, r0, #0
 800a72a:	d008      	beq.n	800a73e <handle_line+0x572>
 800a72c:	193b      	adds	r3, r7, r4
 800a72e:	781a      	ldrb	r2, [r3, #0]
 800a730:	4b4b      	ldr	r3, [pc, #300]	@ (800a860 <handle_line+0x694>)
 800a732:	701a      	strb	r2, [r3, #0]
 800a734:	4b5e      	ldr	r3, [pc, #376]	@ (800a8b0 <handle_line+0x6e4>)
 800a736:	0018      	movs	r0, r3
 800a738:	f7fb f80d 	bl	8005756 <mp_puts>
 800a73c:	e162      	b.n	800aa04 <handle_line+0x838>
 800a73e:	4b5d      	ldr	r3, [pc, #372]	@ (800a8b4 <handle_line+0x6e8>)
 800a740:	0018      	movs	r0, r3
 800a742:	f7fb f808 	bl	8005756 <mp_puts>
 800a746:	e15d      	b.n	800aa04 <handle_line+0x838>
    return;
  }
  if (!mp_stricmp(cmd,"AUTORUN")) {
 800a748:	4a5b      	ldr	r2, [pc, #364]	@ (800a8b8 <handle_line+0x6ec>)
 800a74a:	237c      	movs	r3, #124	@ 0x7c
 800a74c:	18fb      	adds	r3, r7, r3
 800a74e:	0011      	movs	r1, r2
 800a750:	0018      	movs	r0, r3
 800a752:	f7fb f821 	bl	8005798 <mp_stricmp>
 800a756:	1e03      	subs	r3, r0, #0
 800a758:	d128      	bne.n	800a7ac <handle_line+0x5e0>
    /* Optional global flag for boot autorun. */
    if (!mp_stricmp(args,"ON")) { g_autorun=true; mp_puts("OK\r\n"); }
 800a75a:	4a58      	ldr	r2, [pc, #352]	@ (800a8bc <handle_line+0x6f0>)
 800a75c:	2398      	movs	r3, #152	@ 0x98
 800a75e:	18fb      	adds	r3, r7, r3
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	0011      	movs	r1, r2
 800a764:	0018      	movs	r0, r3
 800a766:	f7fb f817 	bl	8005798 <mp_stricmp>
 800a76a:	1e03      	subs	r3, r0, #0
 800a76c:	d107      	bne.n	800a77e <handle_line+0x5b2>
 800a76e:	4b41      	ldr	r3, [pc, #260]	@ (800a874 <handle_line+0x6a8>)
 800a770:	2201      	movs	r2, #1
 800a772:	701a      	strb	r2, [r3, #0]
 800a774:	4b52      	ldr	r3, [pc, #328]	@ (800a8c0 <handle_line+0x6f4>)
 800a776:	0018      	movs	r0, r3
 800a778:	f7fa ffed 	bl	8005756 <mp_puts>
    else if (!mp_stricmp(args,"OFF")) { g_autorun=false; mp_puts("OK\r\n"); }
    else mp_puts("Use: AUTORUN ON|OFF\r\n");
    return;
 800a77c:	e142      	b.n	800aa04 <handle_line+0x838>
    else if (!mp_stricmp(args,"OFF")) { g_autorun=false; mp_puts("OK\r\n"); }
 800a77e:	4a51      	ldr	r2, [pc, #324]	@ (800a8c4 <handle_line+0x6f8>)
 800a780:	2398      	movs	r3, #152	@ 0x98
 800a782:	18fb      	adds	r3, r7, r3
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	0011      	movs	r1, r2
 800a788:	0018      	movs	r0, r3
 800a78a:	f7fb f805 	bl	8005798 <mp_stricmp>
 800a78e:	1e03      	subs	r3, r0, #0
 800a790:	d107      	bne.n	800a7a2 <handle_line+0x5d6>
 800a792:	4b38      	ldr	r3, [pc, #224]	@ (800a874 <handle_line+0x6a8>)
 800a794:	2200      	movs	r2, #0
 800a796:	701a      	strb	r2, [r3, #0]
 800a798:	4b49      	ldr	r3, [pc, #292]	@ (800a8c0 <handle_line+0x6f4>)
 800a79a:	0018      	movs	r0, r3
 800a79c:	f7fa ffdb 	bl	8005756 <mp_puts>
    return;
 800a7a0:	e130      	b.n	800aa04 <handle_line+0x838>
    else mp_puts("Use: AUTORUN ON|OFF\r\n");
 800a7a2:	4b49      	ldr	r3, [pc, #292]	@ (800a8c8 <handle_line+0x6fc>)
 800a7a4:	0018      	movs	r0, r3
 800a7a6:	f7fa ffd6 	bl	8005756 <mp_puts>
    return;
 800a7aa:	e12b      	b.n	800aa04 <handle_line+0x838>
  }
  if (!mp_stricmp(cmd,"EDIT")) {
 800a7ac:	4a47      	ldr	r2, [pc, #284]	@ (800a8cc <handle_line+0x700>)
 800a7ae:	237c      	movs	r3, #124	@ 0x7c
 800a7b0:	18fb      	adds	r3, r7, r3
 800a7b2:	0011      	movs	r1, r2
 800a7b4:	0018      	movs	r0, r3
 800a7b6:	f7fa ffef 	bl	8005798 <mp_stricmp>
 800a7ba:	1e03      	subs	r3, r0, #0
 800a7bc:	d10e      	bne.n	800a7dc <handle_line+0x610>
       - You type Pascal statements line by line, WITHOUT numbers.
       - The monitor assigns 10,20,30,... (or your STEP) automatically.
       - To leave EDIT mode, type END on its own line.
       - Always starts fresh (clears previous code).
    */
    ed_init(&g_ed);  /* Clear previous code */
 800a7be:	4b2e      	ldr	r3, [pc, #184]	@ (800a878 <handle_line+0x6ac>)
 800a7c0:	0018      	movs	r0, r3
 800a7c2:	f7fb faf9 	bl	8005db8 <ed_init>
    g_edit=true;
 800a7c6:	4b42      	ldr	r3, [pc, #264]	@ (800a8d0 <handle_line+0x704>)
 800a7c8:	2201      	movs	r2, #1
 800a7ca:	701a      	strb	r2, [r3, #0]
    g_next_line = 10;
 800a7cc:	4b41      	ldr	r3, [pc, #260]	@ (800a8d4 <handle_line+0x708>)
 800a7ce:	220a      	movs	r2, #10
 800a7d0:	601a      	str	r2, [r3, #0]
    mp_puts("NEW PROGRAM (type END. to finish, no line numbers)\r\n");
 800a7d2:	4b41      	ldr	r3, [pc, #260]	@ (800a8d8 <handle_line+0x70c>)
 800a7d4:	0018      	movs	r0, r3
 800a7d6:	f7fa ffbe 	bl	8005756 <mp_puts>
    return;
 800a7da:	e113      	b.n	800aa04 <handle_line+0x838>
  }

  if (!mp_stricmp(cmd,"STEP")) {
 800a7dc:	4a3f      	ldr	r2, [pc, #252]	@ (800a8dc <handle_line+0x710>)
 800a7de:	237c      	movs	r3, #124	@ 0x7c
 800a7e0:	18fb      	adds	r3, r7, r3
 800a7e2:	0011      	movs	r1, r2
 800a7e4:	0018      	movs	r0, r3
 800a7e6:	f7fa ffd7 	bl	8005798 <mp_stricmp>
 800a7ea:	1e03      	subs	r3, r0, #0
 800a7ec:	d11f      	bne.n	800a82e <handle_line+0x662>
    int v=0; const char *p=args;
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a7f2:	2398      	movs	r3, #152	@ 0x98
 800a7f4:	18fb      	adds	r3, r7, r3
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (parse_int(&p,&v) && v>0){ g_step=v; mp_puts("OK\r\n"); }
 800a7fa:	2340      	movs	r3, #64	@ 0x40
 800a7fc:	18fa      	adds	r2, r7, r3
 800a7fe:	233c      	movs	r3, #60	@ 0x3c
 800a800:	18fb      	adds	r3, r7, r3
 800a802:	0011      	movs	r1, r2
 800a804:	0018      	movs	r0, r3
 800a806:	f7fb f8d5 	bl	80059b4 <parse_int>
 800a80a:	1e03      	subs	r3, r0, #0
 800a80c:	d00a      	beq.n	800a824 <handle_line+0x658>
 800a80e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a810:	2b00      	cmp	r3, #0
 800a812:	dd07      	ble.n	800a824 <handle_line+0x658>
 800a814:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a816:	4b32      	ldr	r3, [pc, #200]	@ (800a8e0 <handle_line+0x714>)
 800a818:	601a      	str	r2, [r3, #0]
 800a81a:	4b29      	ldr	r3, [pc, #164]	@ (800a8c0 <handle_line+0x6f4>)
 800a81c:	0018      	movs	r0, r3
 800a81e:	f7fa ff9a 	bl	8005756 <mp_puts>
 800a822:	e0ef      	b.n	800aa04 <handle_line+0x838>
    else mp_puts("Use: STEP <n>\r\n");
 800a824:	4b2f      	ldr	r3, [pc, #188]	@ (800a8e4 <handle_line+0x718>)
 800a826:	0018      	movs	r0, r3
 800a828:	f7fa ff95 	bl	8005756 <mp_puts>
 800a82c:	e0ea      	b.n	800aa04 <handle_line+0x838>
    return;
  }

  if (!mp_stricmp(cmd,"ID")) {
 800a82e:	4a2e      	ldr	r2, [pc, #184]	@ (800a8e8 <handle_line+0x71c>)
 800a830:	237c      	movs	r3, #124	@ 0x7c
 800a832:	18fb      	adds	r3, r7, r3
 800a834:	0011      	movs	r1, r2
 800a836:	0018      	movs	r0, r3
 800a838:	f7fa ffae 	bl	8005798 <mp_stricmp>
 800a83c:	1e03      	subs	r3, r0, #0
 800a83e:	d000      	beq.n	800a842 <handle_line+0x676>
 800a840:	e0ac      	b.n	800a99c <handle_line+0x7d0>
    if (!*args){ mp_puts("Use: ID <word>\r\n"); return; }
 800a842:	2398      	movs	r3, #152	@ 0x98
 800a844:	18fb      	adds	r3, r7, r3
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	781b      	ldrb	r3, [r3, #0]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d150      	bne.n	800a8f0 <handle_line+0x724>
 800a84e:	4b27      	ldr	r3, [pc, #156]	@ (800a8ec <handle_line+0x720>)
 800a850:	0018      	movs	r0, r3
 800a852:	f7fa ff80 	bl	8005756 <mp_puts>
 800a856:	e0d5      	b.n	800aa04 <handle_line+0x838>
 800a858:	08026280 	.word	0x08026280
 800a85c:	08026288 	.word	0x08026288
 800a860:	20000008 	.word	0x20000008
 800a864:	08026290 	.word	0x08026290
 800a868:	08026298 	.word	0x08026298
 800a86c:	080262a0 	.word	0x080262a0
 800a870:	20002290 	.word	0x20002290
 800a874:	20002291 	.word	0x20002291
 800a878:	20000930 	.word	0x20000930
 800a87c:	080262a8 	.word	0x080262a8
 800a880:	20002140 	.word	0x20002140
 800a884:	080261d4 	.word	0x080261d4
 800a888:	20002292 	.word	0x20002292
 800a88c:	080262b0 	.word	0x080262b0
 800a890:	20000928 	.word	0x20000928
 800a894:	080261d0 	.word	0x080261d0
 800a898:	2000092c 	.word	0x2000092c
 800a89c:	080262bc 	.word	0x080262bc
 800a8a0:	080262c4 	.word	0x080262c4
 800a8a4:	080262cc 	.word	0x080262cc
 800a8a8:	080262d8 	.word	0x080262d8
 800a8ac:	080262e4 	.word	0x080262e4
 800a8b0:	080262ec 	.word	0x080262ec
 800a8b4:	080262f8 	.word	0x080262f8
 800a8b8:	08026308 	.word	0x08026308
 800a8bc:	08026310 	.word	0x08026310
 800a8c0:	0802623c 	.word	0x0802623c
 800a8c4:	08026314 	.word	0x08026314
 800a8c8:	08026318 	.word	0x08026318
 800a8cc:	08026330 	.word	0x08026330
 800a8d0:	20002294 	.word	0x20002294
 800a8d4:	2000000c 	.word	0x2000000c
 800a8d8:	08026338 	.word	0x08026338
 800a8dc:	08026370 	.word	0x08026370
 800a8e0:	20000010 	.word	0x20000010
 800a8e4:	08026378 	.word	0x08026378
 800a8e8:	08026388 	.word	0x08026388
 800a8ec:	0802638c 	.word	0x0802638c
    char w[MP_NAME_LEN]={0};
 800a8f0:	2330      	movs	r3, #48	@ 0x30
 800a8f2:	18fb      	adds	r3, r7, r3
 800a8f4:	0018      	movs	r0, r3
 800a8f6:	230c      	movs	r3, #12
 800a8f8:	001a      	movs	r2, r3
 800a8fa:	2100      	movs	r1, #0
 800a8fc:	f016 fa06 	bl	8020d0c <memset>
    int wi=0;
 800a900:	2300      	movs	r3, #0
 800a902:	2290      	movs	r2, #144	@ 0x90
 800a904:	18ba      	adds	r2, r7, r2
 800a906:	6013      	str	r3, [r2, #0]
    while (*args && !isspace((unsigned char)*args) && wi < (MP_NAME_LEN-1)) w[wi++]=*args++;
 800a908:	e00f      	b.n	800a92a <handle_line+0x75e>
 800a90a:	2198      	movs	r1, #152	@ 0x98
 800a90c:	187b      	adds	r3, r7, r1
 800a90e:	681a      	ldr	r2, [r3, #0]
 800a910:	1c53      	adds	r3, r2, #1
 800a912:	1879      	adds	r1, r7, r1
 800a914:	600b      	str	r3, [r1, #0]
 800a916:	2090      	movs	r0, #144	@ 0x90
 800a918:	183b      	adds	r3, r7, r0
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	1c59      	adds	r1, r3, #1
 800a91e:	1838      	adds	r0, r7, r0
 800a920:	6001      	str	r1, [r0, #0]
 800a922:	7811      	ldrb	r1, [r2, #0]
 800a924:	2230      	movs	r2, #48	@ 0x30
 800a926:	18ba      	adds	r2, r7, r2
 800a928:	54d1      	strb	r1, [r2, r3]
 800a92a:	2298      	movs	r2, #152	@ 0x98
 800a92c:	18bb      	adds	r3, r7, r2
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d00f      	beq.n	800a956 <handle_line+0x78a>
 800a936:	18bb      	adds	r3, r7, r2
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	781b      	ldrb	r3, [r3, #0]
 800a93c:	1c5a      	adds	r2, r3, #1
 800a93e:	4b33      	ldr	r3, [pc, #204]	@ (800aa0c <handle_line+0x840>)
 800a940:	18d3      	adds	r3, r2, r3
 800a942:	781b      	ldrb	r3, [r3, #0]
 800a944:	001a      	movs	r2, r3
 800a946:	2308      	movs	r3, #8
 800a948:	4013      	ands	r3, r2
 800a94a:	d104      	bne.n	800a956 <handle_line+0x78a>
 800a94c:	2390      	movs	r3, #144	@ 0x90
 800a94e:	18fb      	adds	r3, r7, r3
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	2b0a      	cmp	r3, #10
 800a954:	ddd9      	ble.n	800a90a <handle_line+0x73e>
    w[wi]=0;
 800a956:	2130      	movs	r1, #48	@ 0x30
 800a958:	187a      	adds	r2, r7, r1
 800a95a:	2390      	movs	r3, #144	@ 0x90
 800a95c:	18fb      	adds	r3, r7, r3
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	18d3      	adds	r3, r2, r3
 800a962:	2200      	movs	r2, #0
 800a964:	701a      	strb	r2, [r3, #0]
    uint16_t id = fnv1a16_ci(w);
 800a966:	258e      	movs	r5, #142	@ 0x8e
 800a968:	197c      	adds	r4, r7, r5
 800a96a:	187b      	adds	r3, r7, r1
 800a96c:	0018      	movs	r0, r3
 800a96e:	f7fb f9db 	bl	8005d28 <fnv1a16_ci>
 800a972:	0003      	movs	r3, r0
 800a974:	8023      	strh	r3, [r4, #0]
    char b[16];
    mp_puts("ID="); mp_itoa((int)id,b); mp_puts(b); mp_putcrlf();
 800a976:	4b26      	ldr	r3, [pc, #152]	@ (800aa10 <handle_line+0x844>)
 800a978:	0018      	movs	r0, r3
 800a97a:	f7fa feec 	bl	8005756 <mp_puts>
 800a97e:	197b      	adds	r3, r7, r5
 800a980:	881b      	ldrh	r3, [r3, #0]
 800a982:	2420      	movs	r4, #32
 800a984:	193a      	adds	r2, r7, r4
 800a986:	0011      	movs	r1, r2
 800a988:	0018      	movs	r0, r3
 800a98a:	f7fa ff65 	bl	8005858 <mp_itoa>
 800a98e:	193b      	adds	r3, r7, r4
 800a990:	0018      	movs	r0, r3
 800a992:	f7fa fee0 	bl	8005756 <mp_puts>
 800a996:	f7fa fef3 	bl	8005780 <mp_putcrlf>
    return;
 800a99a:	e033      	b.n	800aa04 <handle_line+0x838>
  }

  {
    int32_t ret = 0;
 800a99c:	2300      	movs	r3, #0
 800a99e:	61fb      	str	r3, [r7, #28]
    bool has_ret = false;
 800a9a0:	241b      	movs	r4, #27
 800a9a2:	193b      	adds	r3, r7, r4
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	701a      	strb	r2, [r3, #0]
    if (mp_exec_builtin_line(line, &ret, &has_ret)){
 800a9a8:	193a      	adds	r2, r7, r4
 800a9aa:	231c      	movs	r3, #28
 800a9ac:	18f9      	adds	r1, r7, r3
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	0018      	movs	r0, r3
 800a9b2:	f7fb f861 	bl	8005a78 <mp_exec_builtin_line>
 800a9b6:	1e03      	subs	r3, r0, #0
 800a9b8:	d016      	beq.n	800a9e8 <handle_line+0x81c>
      if (has_ret){
 800a9ba:	193b      	adds	r3, r7, r4
 800a9bc:	781b      	ldrb	r3, [r3, #0]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d00d      	beq.n	800a9de <handle_line+0x812>
        char b[16];
        mp_itoa(ret, b);
 800a9c2:	69fb      	ldr	r3, [r7, #28]
 800a9c4:	2408      	movs	r4, #8
 800a9c6:	193a      	adds	r2, r7, r4
 800a9c8:	0011      	movs	r1, r2
 800a9ca:	0018      	movs	r0, r3
 800a9cc:	f7fa ff44 	bl	8005858 <mp_itoa>
        mp_puts(b);
 800a9d0:	193b      	adds	r3, r7, r4
 800a9d2:	0018      	movs	r0, r3
 800a9d4:	f7fa febf 	bl	8005756 <mp_puts>
        mp_putcrlf();
 800a9d8:	f7fa fed2 	bl	8005780 <mp_putcrlf>
      } else {
        mp_puts("OK\r\n");
      }
      return;
 800a9dc:	e012      	b.n	800aa04 <handle_line+0x838>
        mp_puts("OK\r\n");
 800a9de:	4b0d      	ldr	r3, [pc, #52]	@ (800aa14 <handle_line+0x848>)
 800a9e0:	0018      	movs	r0, r3
 800a9e2:	f7fa feb8 	bl	8005756 <mp_puts>
 800a9e6:	e00d      	b.n	800aa04 <handle_line+0x838>
    }
  }

  mp_puts("Unknown command. Type HELP\r\n");
 800a9e8:	4b0b      	ldr	r3, [pc, #44]	@ (800aa18 <handle_line+0x84c>)
 800a9ea:	0018      	movs	r0, r3
 800a9ec:	f7fa feb3 	bl	8005756 <mp_puts>
 800a9f0:	e008      	b.n	800aa04 <handle_line+0x838>
  if (!*line && !g_edit) return;  /* Empty line in normal mode - skip */
 800a9f2:	46c0      	nop			@ (mov r8, r8)
 800a9f4:	e006      	b.n	800aa04 <handle_line+0x838>
  if (!*line) return;  /* Empty line in EDIT mode - just show next prompt */
 800a9f6:	46c0      	nop			@ (mov r8, r8)
 800a9f8:	e004      	b.n	800aa04 <handle_line+0x838>
    return;
 800a9fa:	46c0      	nop			@ (mov r8, r8)
 800a9fc:	e002      	b.n	800aa04 <handle_line+0x838>
    if (!g_have_prog) return;
 800a9fe:	46c0      	nop			@ (mov r8, r8)
 800aa00:	e000      	b.n	800aa04 <handle_line+0x838>
    return;
 800aa02:	46c0      	nop			@ (mov r8, r8)
}
 800aa04:	46bd      	mov	sp, r7
 800aa06:	b028      	add	sp, #160	@ 0xa0
 800aa08:	bdb0      	pop	{r4, r5, r7, pc}
 800aa0a:	46c0      	nop			@ (mov r8, r8)
 800aa0c:	08026d90 	.word	0x08026d90
 800aa10:	080263a0 	.word	0x080263a0
 800aa14:	0802623c 	.word	0x0802623c
 800aa18:	080263a4 	.word	0x080263a4

0800aa1c <mp_start_session>:
  mp_prompt();
}

void mp_request_stop(void){ g_vm.stop_req=true; }

void mp_start_session(void){
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	af00      	add	r7, sp, #0
  g_session_active = true;
 800aa20:	4b09      	ldr	r3, [pc, #36]	@ (800aa48 <mp_start_session+0x2c>)
 800aa22:	2201      	movs	r2, #1
 800aa24:	701a      	strb	r2, [r3, #0]
  g_exit_pending = false;
 800aa26:	4b09      	ldr	r3, [pc, #36]	@ (800aa4c <mp_start_session+0x30>)
 800aa28:	2200      	movs	r2, #0
 800aa2a:	701a      	strb	r2, [r3, #0]
  g_edit = false;
 800aa2c:	4b08      	ldr	r3, [pc, #32]	@ (800aa50 <mp_start_session+0x34>)
 800aa2e:	2200      	movs	r2, #0
 800aa30:	701a      	strb	r2, [r3, #0]
  
  mp_putcrlf();
 800aa32:	f7fa fea5 	bl	8005780 <mp_putcrlf>
  mp_puts("PASCAL READY (HELP for commands, EDIT to program, EXIT to quit)\r\n");
 800aa36:	4b07      	ldr	r3, [pc, #28]	@ (800aa54 <mp_start_session+0x38>)
 800aa38:	0018      	movs	r0, r3
 800aa3a:	f7fa fe8c 	bl	8005756 <mp_puts>
  mp_prompt();
 800aa3e:	f7ff f8af 	bl	8009ba0 <mp_prompt>
}
 800aa42:	46c0      	nop			@ (mov r8, r8)
 800aa44:	46bd      	mov	sp, r7
 800aa46:	bd80      	pop	{r7, pc}
 800aa48:	20002292 	.word	0x20002292
 800aa4c:	20002293 	.word	0x20002293
 800aa50:	20002294 	.word	0x20002294
 800aa54:	08026414 	.word	0x08026414

0800aa58 <mp_stop_session>:

void mp_stop_session(void){ g_session_active=false; }
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	af00      	add	r7, sp, #0
 800aa5c:	4b02      	ldr	r3, [pc, #8]	@ (800aa68 <mp_stop_session+0x10>)
 800aa5e:	2200      	movs	r2, #0
 800aa60:	701a      	strb	r2, [r3, #0]
 800aa62:	46c0      	nop			@ (mov r8, r8)
 800aa64:	46bd      	mov	sp, r7
 800aa66:	bd80      	pop	{r7, pc}
 800aa68:	20002292 	.word	0x20002292

0800aa6c <mp_is_active>:
bool mp_is_active(void){ return g_session_active; }
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	af00      	add	r7, sp, #0
 800aa70:	4b02      	ldr	r3, [pc, #8]	@ (800aa7c <mp_is_active+0x10>)
 800aa72:	781b      	ldrb	r3, [r3, #0]
 800aa74:	0018      	movs	r0, r3
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bd80      	pop	{r7, pc}
 800aa7a:	46c0      	nop			@ (mov r8, r8)
 800aa7c:	20002292 	.word	0x20002292

0800aa80 <mp_exit_pending>:
bool mp_exit_pending(void){ return g_exit_pending; }
 800aa80:	b580      	push	{r7, lr}
 800aa82:	af00      	add	r7, sp, #0
 800aa84:	4b02      	ldr	r3, [pc, #8]	@ (800aa90 <mp_exit_pending+0x10>)
 800aa86:	781b      	ldrb	r3, [r3, #0]
 800aa88:	0018      	movs	r0, r3
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bd80      	pop	{r7, pc}
 800aa8e:	46c0      	nop			@ (mov r8, r8)
 800aa90:	20002293 	.word	0x20002293

0800aa94 <mp_feed_char>:

void mp_feed_char(char c){
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b084      	sub	sp, #16
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	0002      	movs	r2, r0
 800aa9c:	1dfb      	adds	r3, r7, #7
 800aa9e:	701a      	strb	r2, [r3, #0]
  static char line[MP_LINE_LEN];
  static uint16_t n=0;
  
  /* Handle CR - some terminals send CR+LF, treat CR as Enter */
  if (c=='\r' || c=='\n'){
 800aaa0:	1dfb      	adds	r3, r7, #7
 800aaa2:	781b      	ldrb	r3, [r3, #0]
 800aaa4:	2b0d      	cmp	r3, #13
 800aaa6:	d003      	beq.n	800aab0 <mp_feed_char+0x1c>
 800aaa8:	1dfb      	adds	r3, r7, #7
 800aaaa:	781b      	ldrb	r3, [r3, #0]
 800aaac:	2b0a      	cmp	r3, #10
 800aaae:	d113      	bne.n	800aad8 <mp_feed_char+0x44>
    mp_puts("\r\n");  /* Echo newline */
 800aab0:	4b25      	ldr	r3, [pc, #148]	@ (800ab48 <mp_feed_char+0xb4>)
 800aab2:	0018      	movs	r0, r3
 800aab4:	f7fa fe4f 	bl	8005756 <mp_puts>
    line[n]=0; n=0;
 800aab8:	4b24      	ldr	r3, [pc, #144]	@ (800ab4c <mp_feed_char+0xb8>)
 800aaba:	881b      	ldrh	r3, [r3, #0]
 800aabc:	001a      	movs	r2, r3
 800aabe:	4b24      	ldr	r3, [pc, #144]	@ (800ab50 <mp_feed_char+0xbc>)
 800aac0:	2100      	movs	r1, #0
 800aac2:	5499      	strb	r1, [r3, r2]
 800aac4:	4b21      	ldr	r3, [pc, #132]	@ (800ab4c <mp_feed_char+0xb8>)
 800aac6:	2200      	movs	r2, #0
 800aac8:	801a      	strh	r2, [r3, #0]
    handle_line(line);  /* Always call - even empty line needs g_edit prompt */
 800aaca:	4b21      	ldr	r3, [pc, #132]	@ (800ab50 <mp_feed_char+0xbc>)
 800aacc:	0018      	movs	r0, r3
 800aace:	f7ff fb7d 	bl	800a1cc <handle_line>
    mp_prompt();
 800aad2:	f7ff f865 	bl	8009ba0 <mp_prompt>
    return;
 800aad6:	e033      	b.n	800ab40 <mp_feed_char+0xac>
  }
  
  /* Backspace handling with echo */
  if (c==0x08 || c==0x7F){ 
 800aad8:	1dfb      	adds	r3, r7, #7
 800aada:	781b      	ldrb	r3, [r3, #0]
 800aadc:	2b08      	cmp	r3, #8
 800aade:	d003      	beq.n	800aae8 <mp_feed_char+0x54>
 800aae0:	1dfb      	adds	r3, r7, #7
 800aae2:	781b      	ldrb	r3, [r3, #0]
 800aae4:	2b7f      	cmp	r3, #127	@ 0x7f
 800aae6:	d10e      	bne.n	800ab06 <mp_feed_char+0x72>
    if (n>0) {
 800aae8:	4b18      	ldr	r3, [pc, #96]	@ (800ab4c <mp_feed_char+0xb8>)
 800aaea:	881b      	ldrh	r3, [r3, #0]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d026      	beq.n	800ab3e <mp_feed_char+0xaa>
      n--;
 800aaf0:	4b16      	ldr	r3, [pc, #88]	@ (800ab4c <mp_feed_char+0xb8>)
 800aaf2:	881b      	ldrh	r3, [r3, #0]
 800aaf4:	3b01      	subs	r3, #1
 800aaf6:	b29a      	uxth	r2, r3
 800aaf8:	4b14      	ldr	r3, [pc, #80]	@ (800ab4c <mp_feed_char+0xb8>)
 800aafa:	801a      	strh	r2, [r3, #0]
      mp_puts("\b \b");  /* Erase character on screen */
 800aafc:	4b15      	ldr	r3, [pc, #84]	@ (800ab54 <mp_feed_char+0xc0>)
 800aafe:	0018      	movs	r0, r3
 800ab00:	f7fa fe29 	bl	8005756 <mp_puts>
    }
    return; 
 800ab04:	e01b      	b.n	800ab3e <mp_feed_char+0xaa>
  }
  
  /* Regular character - store and echo */
  if (n < (MP_LINE_LEN-1)) {
 800ab06:	4b11      	ldr	r3, [pc, #68]	@ (800ab4c <mp_feed_char+0xb8>)
 800ab08:	881b      	ldrh	r3, [r3, #0]
 800ab0a:	2b46      	cmp	r3, #70	@ 0x46
 800ab0c:	d818      	bhi.n	800ab40 <mp_feed_char+0xac>
    line[n++] = c;
 800ab0e:	4b0f      	ldr	r3, [pc, #60]	@ (800ab4c <mp_feed_char+0xb8>)
 800ab10:	881b      	ldrh	r3, [r3, #0]
 800ab12:	1c5a      	adds	r2, r3, #1
 800ab14:	b291      	uxth	r1, r2
 800ab16:	4a0d      	ldr	r2, [pc, #52]	@ (800ab4c <mp_feed_char+0xb8>)
 800ab18:	8011      	strh	r1, [r2, #0]
 800ab1a:	0019      	movs	r1, r3
 800ab1c:	4b0c      	ldr	r3, [pc, #48]	@ (800ab50 <mp_feed_char+0xbc>)
 800ab1e:	1dfa      	adds	r2, r7, #7
 800ab20:	7812      	ldrb	r2, [r2, #0]
 800ab22:	545a      	strb	r2, [r3, r1]
    char echo[2] = {c, 0};
 800ab24:	210c      	movs	r1, #12
 800ab26:	187b      	adds	r3, r7, r1
 800ab28:	1dfa      	adds	r2, r7, #7
 800ab2a:	7812      	ldrb	r2, [r2, #0]
 800ab2c:	701a      	strb	r2, [r3, #0]
 800ab2e:	187b      	adds	r3, r7, r1
 800ab30:	2200      	movs	r2, #0
 800ab32:	705a      	strb	r2, [r3, #1]
    mp_puts(echo);  /* Echo the character */
 800ab34:	187b      	adds	r3, r7, r1
 800ab36:	0018      	movs	r0, r3
 800ab38:	f7fa fe0d 	bl	8005756 <mp_puts>
 800ab3c:	e000      	b.n	800ab40 <mp_feed_char+0xac>
    return; 
 800ab3e:	46c0      	nop			@ (mov r8, r8)
  }
}
 800ab40:	46bd      	mov	sp, r7
 800ab42:	b004      	add	sp, #16
 800ab44:	bd80      	pop	{r7, pc}
 800ab46:	46c0      	nop			@ (mov r8, r8)
 800ab48:	080256c4 	.word	0x080256c4
 800ab4c:	20002296 	.word	0x20002296
 800ab50:	20002298 	.word	0x20002298
 800ab54:	08026458 	.word	0x08026458

0800ab58 <mp_task>:

void mp_task(void){ mp_poll(); if (g_exit_pending) g_session_active=false; }
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	af00      	add	r7, sp, #0
 800ab5c:	f000 f80e 	bl	800ab7c <mp_poll>
 800ab60:	4b04      	ldr	r3, [pc, #16]	@ (800ab74 <mp_task+0x1c>)
 800ab62:	781b      	ldrb	r3, [r3, #0]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d002      	beq.n	800ab6e <mp_task+0x16>
 800ab68:	4b03      	ldr	r3, [pc, #12]	@ (800ab78 <mp_task+0x20>)
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	701a      	strb	r2, [r3, #0]
 800ab6e:	46c0      	nop			@ (mov r8, r8)
 800ab70:	46bd      	mov	sp, r7
 800ab72:	bd80      	pop	{r7, pc}
 800ab74:	20002293 	.word	0x20002293
 800ab78:	20002292 	.word	0x20002292

0800ab7c <mp_poll>:

void mp_poll(void){
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b082      	sub	sp, #8
 800ab80:	af00      	add	r7, sp, #0
  uint32_t now = mp_hal_millis();
 800ab82:	f000 fd49 	bl	800b618 <mp_hal_millis>
 800ab86:	0003      	movs	r3, r0
 800ab88:	607b      	str	r3, [r7, #4]

  static uint32_t last_time_ms = 0;
  if ((uint32_t)(now - last_time_ms) >= 1000u){
 800ab8a:	4b3a      	ldr	r3, [pc, #232]	@ (800ac74 <mp_poll+0xf8>)
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	687a      	ldr	r2, [r7, #4]
 800ab90:	1ad2      	subs	r2, r2, r3
 800ab92:	23fa      	movs	r3, #250	@ 0xfa
 800ab94:	009b      	lsls	r3, r3, #2
 800ab96:	429a      	cmp	r2, r3
 800ab98:	d306      	bcc.n	800aba8 <mp_poll+0x2c>
    last_time_ms = now;
 800ab9a:	4b36      	ldr	r3, [pc, #216]	@ (800ac74 <mp_poll+0xf8>)
 800ab9c:	687a      	ldr	r2, [r7, #4]
 800ab9e:	601a      	str	r2, [r3, #0]
    time_update_vars(g_vm.vars);
 800aba0:	4b35      	ldr	r3, [pc, #212]	@ (800ac78 <mp_poll+0xfc>)
 800aba2:	0018      	movs	r0, r3
 800aba4:	f000 f8d6 	bl	800ad54 <time_update_vars>
  }
  
  if (g_vm.running && g_have_prog && g_vm.stop_req){
 800aba8:	4a34      	ldr	r2, [pc, #208]	@ (800ac7c <mp_poll+0x100>)
 800abaa:	23a3      	movs	r3, #163	@ 0xa3
 800abac:	005b      	lsls	r3, r3, #1
 800abae:	5cd3      	ldrb	r3, [r2, r3]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d01a      	beq.n	800abea <mp_poll+0x6e>
 800abb4:	4b32      	ldr	r3, [pc, #200]	@ (800ac80 <mp_poll+0x104>)
 800abb6:	781b      	ldrb	r3, [r3, #0]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d016      	beq.n	800abea <mp_poll+0x6e>
 800abbc:	4a2f      	ldr	r2, [pc, #188]	@ (800ac7c <mp_poll+0x100>)
 800abbe:	2348      	movs	r3, #72	@ 0x48
 800abc0:	33ff      	adds	r3, #255	@ 0xff
 800abc2:	5cd3      	ldrb	r3, [r2, r3]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d010      	beq.n	800abea <mp_poll+0x6e>
    g_vm.running = false;
 800abc8:	4a2c      	ldr	r2, [pc, #176]	@ (800ac7c <mp_poll+0x100>)
 800abca:	23a3      	movs	r3, #163	@ 0xa3
 800abcc:	005b      	lsls	r3, r3, #1
 800abce:	2100      	movs	r1, #0
 800abd0:	54d1      	strb	r1, [r2, r3]
    g_vm.sleeping = false;
 800abd2:	4a2a      	ldr	r2, [pc, #168]	@ (800ac7c <mp_poll+0x100>)
 800abd4:	23a4      	movs	r3, #164	@ 0xa4
 800abd6:	005b      	lsls	r3, r3, #1
 800abd8:	2100      	movs	r1, #0
 800abda:	54d1      	strb	r1, [r2, r3]
    mp_puts("\r\nDONE\r\n");
 800abdc:	4b29      	ldr	r3, [pc, #164]	@ (800ac84 <mp_poll+0x108>)
 800abde:	0018      	movs	r0, r3
 800abe0:	f7fa fdb9 	bl	8005756 <mp_puts>
    mp_prompt();
 800abe4:	f7fe ffdc 	bl	8009ba0 <mp_prompt>
    return;
 800abe8:	e041      	b.n	800ac6e <mp_poll+0xf2>
  }

  if (g_vm.running && g_have_prog && g_vm.sleeping){
 800abea:	4a24      	ldr	r2, [pc, #144]	@ (800ac7c <mp_poll+0x100>)
 800abec:	23a3      	movs	r3, #163	@ 0xa3
 800abee:	005b      	lsls	r3, r3, #1
 800abf0:	5cd3      	ldrb	r3, [r2, r3]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d01c      	beq.n	800ac30 <mp_poll+0xb4>
 800abf6:	4b22      	ldr	r3, [pc, #136]	@ (800ac80 <mp_poll+0x104>)
 800abf8:	781b      	ldrb	r3, [r3, #0]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d018      	beq.n	800ac30 <mp_poll+0xb4>
 800abfe:	4a1f      	ldr	r2, [pc, #124]	@ (800ac7c <mp_poll+0x100>)
 800ac00:	23a4      	movs	r3, #164	@ 0xa4
 800ac02:	005b      	lsls	r3, r3, #1
 800ac04:	5cd3      	ldrb	r3, [r2, r3]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d012      	beq.n	800ac30 <mp_poll+0xb4>
    if ((int32_t)(now - g_vm.wake_ms) < 0){
 800ac0a:	4a1c      	ldr	r2, [pc, #112]	@ (800ac7c <mp_poll+0x100>)
 800ac0c:	23a6      	movs	r3, #166	@ 0xa6
 800ac0e:	005b      	lsls	r3, r3, #1
 800ac10:	58d3      	ldr	r3, [r2, r3]
 800ac12:	687a      	ldr	r2, [r7, #4]
 800ac14:	1ad3      	subs	r3, r2, r3
 800ac16:	d506      	bpl.n	800ac26 <mp_poll+0xaa>
      HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800ac18:	2380      	movs	r3, #128	@ 0x80
 800ac1a:	01db      	lsls	r3, r3, #7
 800ac1c:	2101      	movs	r1, #1
 800ac1e:	0018      	movs	r0, r3
 800ac20:	f009 fdde 	bl	80147e0 <HAL_PWR_EnterSLEEPMode>
      return;
 800ac24:	e023      	b.n	800ac6e <mp_poll+0xf2>
    }
    g_vm.sleeping = false;
 800ac26:	4a15      	ldr	r2, [pc, #84]	@ (800ac7c <mp_poll+0x100>)
 800ac28:	23a4      	movs	r3, #164	@ 0xa4
 800ac2a:	005b      	lsls	r3, r3, #1
 800ac2c:	2100      	movs	r1, #0
 800ac2e:	54d1      	strb	r1, [r2, r3]
  }

  if (g_vm.running && g_have_prog){
 800ac30:	4a12      	ldr	r2, [pc, #72]	@ (800ac7c <mp_poll+0x100>)
 800ac32:	23a3      	movs	r3, #163	@ 0xa3
 800ac34:	005b      	lsls	r3, r3, #1
 800ac36:	5cd3      	ldrb	r3, [r2, r3]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d018      	beq.n	800ac6e <mp_poll+0xf2>
 800ac3c:	4b10      	ldr	r3, [pc, #64]	@ (800ac80 <mp_poll+0x104>)
 800ac3e:	781b      	ldrb	r3, [r3, #0]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d014      	beq.n	800ac6e <mp_poll+0xf2>
    (void)vm_step(&g_vm, &g_prog, now, 64);
 800ac44:	687a      	ldr	r2, [r7, #4]
 800ac46:	4910      	ldr	r1, [pc, #64]	@ (800ac88 <mp_poll+0x10c>)
 800ac48:	480c      	ldr	r0, [pc, #48]	@ (800ac7c <mp_poll+0x100>)
 800ac4a:	2340      	movs	r3, #64	@ 0x40
 800ac4c:	f7fd fca0 	bl	8008590 <vm_step>
    if (!g_vm.running){
 800ac50:	4a0a      	ldr	r2, [pc, #40]	@ (800ac7c <mp_poll+0x100>)
 800ac52:	23a3      	movs	r3, #163	@ 0xa3
 800ac54:	005b      	lsls	r3, r3, #1
 800ac56:	5cd3      	ldrb	r3, [r2, r3]
 800ac58:	2201      	movs	r2, #1
 800ac5a:	4053      	eors	r3, r2
 800ac5c:	b2db      	uxtb	r3, r3
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d005      	beq.n	800ac6e <mp_poll+0xf2>
      mp_puts("\r\nDONE\r\n");
 800ac62:	4b08      	ldr	r3, [pc, #32]	@ (800ac84 <mp_poll+0x108>)
 800ac64:	0018      	movs	r0, r3
 800ac66:	f7fa fd76 	bl	8005756 <mp_puts>
      mp_prompt();
 800ac6a:	f7fe ff99 	bl	8009ba0 <mp_prompt>
    }
  }
}
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	b002      	add	sp, #8
 800ac72:	bd80      	pop	{r7, pc}
 800ac74:	200022e0 	.word	0x200022e0
 800ac78:	200021e4 	.word	0x200021e4
 800ac7c:	20002140 	.word	0x20002140
 800ac80:	20002290 	.word	0x20002290
 800ac84:	0802645c 	.word	0x0802645c
 800ac88:	2000180c 	.word	0x2000180c

0800ac8c <time_read_ymdhms>:
  
  b1_last = b1;
  b2_last = b2;
}

static bool time_read_ymdhms(int *yy, int *mo, int *dd, int *hh, int *mm, int *ss){
 800ac8c:	b590      	push	{r4, r7, lr}
 800ac8e:	b095      	sub	sp, #84	@ 0x54
 800ac90:	af04      	add	r7, sp, #16
 800ac92:	60f8      	str	r0, [r7, #12]
 800ac94:	60b9      	str	r1, [r7, #8]
 800ac96:	607a      	str	r2, [r7, #4]
 800ac98:	603b      	str	r3, [r7, #0]
  if (!yy || !mo || !dd || !hh || !mm || !ss) return false;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d00e      	beq.n	800acbe <time_read_ymdhms+0x32>
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d00b      	beq.n	800acbe <time_read_ymdhms+0x32>
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d008      	beq.n	800acbe <time_read_ymdhms+0x32>
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d005      	beq.n	800acbe <time_read_ymdhms+0x32>
 800acb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d002      	beq.n	800acbe <time_read_ymdhms+0x32>
 800acb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d101      	bne.n	800acc2 <time_read_ymdhms+0x36>
 800acbe:	2300      	movs	r3, #0
 800acc0:	e042      	b.n	800ad48 <time_read_ymdhms+0xbc>
  char dt[RTC_DATETIME_STRING_SIZE];
  if (RTC_ReadClock(dt) != HAL_OK) return false;
 800acc2:	2328      	movs	r3, #40	@ 0x28
 800acc4:	18fb      	adds	r3, r7, r3
 800acc6:	0018      	movs	r0, r3
 800acc8:	f002 fcf2 	bl	800d6b0 <RTC_ReadClock>
 800accc:	1e03      	subs	r3, r0, #0
 800acce:	d001      	beq.n	800acd4 <time_read_ymdhms+0x48>
 800acd0:	2300      	movs	r3, #0
 800acd2:	e039      	b.n	800ad48 <time_read_ymdhms+0xbc>
  int t_h=0,t_m=0,t_s=0,t_y=0,t_mo=0,t_d=0;
 800acd4:	2300      	movs	r3, #0
 800acd6:	627b      	str	r3, [r7, #36]	@ 0x24
 800acd8:	2300      	movs	r3, #0
 800acda:	623b      	str	r3, [r7, #32]
 800acdc:	2300      	movs	r3, #0
 800acde:	61fb      	str	r3, [r7, #28]
 800ace0:	2300      	movs	r3, #0
 800ace2:	61bb      	str	r3, [r7, #24]
 800ace4:	2300      	movs	r3, #0
 800ace6:	617b      	str	r3, [r7, #20]
 800ace8:	2300      	movs	r3, #0
 800acea:	613b      	str	r3, [r7, #16]
  if (sscanf(dt, "%02d:%02d:%02d_%02d.%02d.%02d", &t_h,&t_m,&t_s,&t_y,&t_mo,&t_d) != 6) return false;
 800acec:	2320      	movs	r3, #32
 800acee:	18fc      	adds	r4, r7, r3
 800acf0:	2324      	movs	r3, #36	@ 0x24
 800acf2:	18fa      	adds	r2, r7, r3
 800acf4:	4916      	ldr	r1, [pc, #88]	@ (800ad50 <time_read_ymdhms+0xc4>)
 800acf6:	2328      	movs	r3, #40	@ 0x28
 800acf8:	18f8      	adds	r0, r7, r3
 800acfa:	2310      	movs	r3, #16
 800acfc:	18fb      	adds	r3, r7, r3
 800acfe:	9303      	str	r3, [sp, #12]
 800ad00:	2314      	movs	r3, #20
 800ad02:	18fb      	adds	r3, r7, r3
 800ad04:	9302      	str	r3, [sp, #8]
 800ad06:	2318      	movs	r3, #24
 800ad08:	18fb      	adds	r3, r7, r3
 800ad0a:	9301      	str	r3, [sp, #4]
 800ad0c:	231c      	movs	r3, #28
 800ad0e:	18fb      	adds	r3, r7, r3
 800ad10:	9300      	str	r3, [sp, #0]
 800ad12:	0023      	movs	r3, r4
 800ad14:	f015 ff48 	bl	8020ba8 <siscanf>
 800ad18:	0003      	movs	r3, r0
 800ad1a:	2b06      	cmp	r3, #6
 800ad1c:	d001      	beq.n	800ad22 <time_read_ymdhms+0x96>
 800ad1e:	2300      	movs	r3, #0
 800ad20:	e012      	b.n	800ad48 <time_read_ymdhms+0xbc>
  *yy = t_y; *mo = t_mo; *dd = t_d; *hh = t_h; *mm = t_m; *ss = t_s;
 800ad22:	69ba      	ldr	r2, [r7, #24]
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	601a      	str	r2, [r3, #0]
 800ad28:	697a      	ldr	r2, [r7, #20]
 800ad2a:	68bb      	ldr	r3, [r7, #8]
 800ad2c:	601a      	str	r2, [r3, #0]
 800ad2e:	693a      	ldr	r2, [r7, #16]
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	601a      	str	r2, [r3, #0]
 800ad34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	601a      	str	r2, [r3, #0]
 800ad3a:	6a3a      	ldr	r2, [r7, #32]
 800ad3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad3e:	601a      	str	r2, [r3, #0]
 800ad40:	69fa      	ldr	r2, [r7, #28]
 800ad42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad44:	601a      	str	r2, [r3, #0]
  return true;
 800ad46:	2301      	movs	r3, #1
}
 800ad48:	0018      	movs	r0, r3
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	b011      	add	sp, #68	@ 0x44
 800ad4e:	bd90      	pop	{r4, r7, pc}
 800ad50:	08026468 	.word	0x08026468

0800ad54 <time_update_vars>:

static void time_update_vars(int32_t *vars){
 800ad54:	b590      	push	{r4, r7, lr}
 800ad56:	b08b      	sub	sp, #44	@ 0x2c
 800ad58:	af02      	add	r7, sp, #8
 800ad5a:	6078      	str	r0, [r7, #4]
  if (!vars) return;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d03c      	beq.n	800addc <time_update_vars+0x88>
  int yy=0,mo=0,dd=0,hh=0,mm=0,ss=0;
 800ad62:	2300      	movs	r3, #0
 800ad64:	61fb      	str	r3, [r7, #28]
 800ad66:	2300      	movs	r3, #0
 800ad68:	61bb      	str	r3, [r7, #24]
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	617b      	str	r3, [r7, #20]
 800ad6e:	2300      	movs	r3, #0
 800ad70:	613b      	str	r3, [r7, #16]
 800ad72:	2300      	movs	r3, #0
 800ad74:	60fb      	str	r3, [r7, #12]
 800ad76:	2300      	movs	r3, #0
 800ad78:	60bb      	str	r3, [r7, #8]
  if (!time_read_ymdhms(&yy,&mo,&dd,&hh,&mm,&ss)) return;
 800ad7a:	2310      	movs	r3, #16
 800ad7c:	18fc      	adds	r4, r7, r3
 800ad7e:	2314      	movs	r3, #20
 800ad80:	18fa      	adds	r2, r7, r3
 800ad82:	2318      	movs	r3, #24
 800ad84:	18f9      	adds	r1, r7, r3
 800ad86:	231c      	movs	r3, #28
 800ad88:	18f8      	adds	r0, r7, r3
 800ad8a:	2308      	movs	r3, #8
 800ad8c:	18fb      	adds	r3, r7, r3
 800ad8e:	9301      	str	r3, [sp, #4]
 800ad90:	230c      	movs	r3, #12
 800ad92:	18fb      	adds	r3, r7, r3
 800ad94:	9300      	str	r3, [sp, #0]
 800ad96:	0023      	movs	r3, r4
 800ad98:	f7ff ff78 	bl	800ac8c <time_read_ymdhms>
 800ad9c:	0003      	movs	r3, r0
 800ad9e:	001a      	movs	r2, r3
 800ada0:	2301      	movs	r3, #1
 800ada2:	4053      	eors	r3, r2
 800ada4:	b2db      	uxtb	r3, r3
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d11a      	bne.n	800ade0 <time_update_vars+0x8c>
  vars[SV_TIMEY] = yy;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	3354      	adds	r3, #84	@ 0x54
 800adae:	69fa      	ldr	r2, [r7, #28]
 800adb0:	601a      	str	r2, [r3, #0]
  vars[SV_TIMEMO] = mo;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	3358      	adds	r3, #88	@ 0x58
 800adb6:	69ba      	ldr	r2, [r7, #24]
 800adb8:	601a      	str	r2, [r3, #0]
  vars[SV_TIMED] = dd;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	335c      	adds	r3, #92	@ 0x5c
 800adbe:	697a      	ldr	r2, [r7, #20]
 800adc0:	601a      	str	r2, [r3, #0]
  vars[SV_TIMEH] = hh;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	333c      	adds	r3, #60	@ 0x3c
 800adc6:	693a      	ldr	r2, [r7, #16]
 800adc8:	601a      	str	r2, [r3, #0]
  vars[SV_TIMEM] = mm;
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	3340      	adds	r3, #64	@ 0x40
 800adce:	68fa      	ldr	r2, [r7, #12]
 800add0:	601a      	str	r2, [r3, #0]
  vars[SV_TIMES] = ss;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	3344      	adds	r3, #68	@ 0x44
 800add6:	68ba      	ldr	r2, [r7, #8]
 800add8:	601a      	str	r2, [r3, #0]
 800adda:	e002      	b.n	800ade2 <time_update_vars+0x8e>
  if (!vars) return;
 800addc:	46c0      	nop			@ (mov r8, r8)
 800adde:	e000      	b.n	800ade2 <time_update_vars+0x8e>
  if (!time_read_ymdhms(&yy,&mo,&dd,&hh,&mm,&ss)) return;
 800ade0:	46c0      	nop			@ (mov r8, r8)
}
 800ade2:	46bd      	mov	sp, r7
 800ade4:	b009      	add	sp, #36	@ 0x24
 800ade6:	bd90      	pop	{r4, r7, pc}

0800ade8 <mp_user_builtin>:

/* ============================ Builtin functions ============================ */
int32_t mp_user_builtin(uint8_t id, uint8_t argc, const int32_t *argv){
 800ade8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800adea:	b0ab      	sub	sp, #172	@ 0xac
 800adec:	af06      	add	r7, sp, #24
 800adee:	603a      	str	r2, [r7, #0]
 800adf0:	1dfb      	adds	r3, r7, #7
 800adf2:	1c02      	adds	r2, r0, #0
 800adf4:	701a      	strb	r2, [r3, #0]
 800adf6:	1dbb      	adds	r3, r7, #6
 800adf8:	1c0a      	adds	r2, r1, #0
 800adfa:	701a      	strb	r2, [r3, #0]
  switch(id){
 800adfc:	1dfb      	adds	r3, r7, #7
 800adfe:	781b      	ldrb	r3, [r3, #0]
 800ae00:	2b0f      	cmp	r3, #15
 800ae02:	d901      	bls.n	800ae08 <mp_user_builtin+0x20>
 800ae04:	f000 fbe7 	bl	800b5d6 <mp_user_builtin+0x7ee>
 800ae08:	009a      	lsls	r2, r3, #2
 800ae0a:	4bcc      	ldr	r3, [pc, #816]	@ (800b13c <mp_user_builtin+0x354>)
 800ae0c:	18d3      	adds	r3, r2, r3
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	469f      	mov	pc, r3
    case 1: /* led(...) */
      if (argc==2){ /* led(index, w) simple white */
 800ae12:	1dbb      	adds	r3, r7, #6
 800ae14:	781b      	ldrb	r3, [r3, #0]
 800ae16:	2b02      	cmp	r3, #2
 800ae18:	d132      	bne.n	800ae80 <mp_user_builtin+0x98>
        uint8_t idx = (argv[0]<=0)?0:(uint8_t)(argv[0]-1);
 800ae1a:	683b      	ldr	r3, [r7, #0]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	dd05      	ble.n	800ae2e <mp_user_builtin+0x46>
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	b2db      	uxtb	r3, r3
 800ae28:	3b01      	subs	r3, #1
 800ae2a:	b2da      	uxtb	r2, r3
 800ae2c:	e000      	b.n	800ae30 <mp_user_builtin+0x48>
 800ae2e:	2200      	movs	r2, #0
 800ae30:	2363      	movs	r3, #99	@ 0x63
 800ae32:	18fb      	adds	r3, r7, r3
 800ae34:	701a      	strb	r2, [r3, #0]
        uint8_t w = (argv[1]<0)?0:(argv[1]>255?255:(uint8_t)argv[1]);
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	3304      	adds	r3, #4
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	db0b      	blt.n	800ae58 <mp_user_builtin+0x70>
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	3304      	adds	r3, #4
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	2bff      	cmp	r3, #255	@ 0xff
 800ae48:	dc04      	bgt.n	800ae54 <mp_user_builtin+0x6c>
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	3304      	adds	r3, #4
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	b2db      	uxtb	r3, r3
 800ae52:	e002      	b.n	800ae5a <mp_user_builtin+0x72>
 800ae54:	23ff      	movs	r3, #255	@ 0xff
 800ae56:	e000      	b.n	800ae5a <mp_user_builtin+0x72>
 800ae58:	2300      	movs	r3, #0
 800ae5a:	2162      	movs	r1, #98	@ 0x62
 800ae5c:	187a      	adds	r2, r7, r1
 800ae5e:	7013      	strb	r3, [r2, #0]
        led_set_RGBW(idx, 0, 0, 0, w);
 800ae60:	2363      	movs	r3, #99	@ 0x63
 800ae62:	18fb      	adds	r3, r7, r3
 800ae64:	7818      	ldrb	r0, [r3, #0]
 800ae66:	187b      	adds	r3, r7, r1
 800ae68:	781b      	ldrb	r3, [r3, #0]
 800ae6a:	9300      	str	r3, [sp, #0]
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	2200      	movs	r2, #0
 800ae70:	2100      	movs	r1, #0
 800ae72:	f001 fe57 	bl	800cb24 <led_set_RGBW>
        led_render();
 800ae76:	f001 fec9 	bl	800cc0c <led_render>
        return 0;
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	f000 fbad 	bl	800b5da <mp_user_builtin+0x7f2>
      }
      if (argc==5){
 800ae80:	1dbb      	adds	r3, r7, #6
 800ae82:	781b      	ldrb	r3, [r3, #0]
 800ae84:	2b05      	cmp	r3, #5
 800ae86:	d000      	beq.n	800ae8a <mp_user_builtin+0xa2>
 800ae88:	e077      	b.n	800af7a <mp_user_builtin+0x192>
        uint8_t idx = (argv[0]<=0)?0:(uint8_t)(argv[0]-1);
 800ae8a:	683b      	ldr	r3, [r7, #0]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	dd05      	ble.n	800ae9e <mp_user_builtin+0xb6>
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	b2db      	uxtb	r3, r3
 800ae98:	3b01      	subs	r3, #1
 800ae9a:	b2da      	uxtb	r2, r3
 800ae9c:	e000      	b.n	800aea0 <mp_user_builtin+0xb8>
 800ae9e:	2200      	movs	r2, #0
 800aea0:	2368      	movs	r3, #104	@ 0x68
 800aea2:	18fb      	adds	r3, r7, r3
 800aea4:	701a      	strb	r2, [r3, #0]
        uint8_t r = (argv[1]<0)?0:(argv[1]>255?255:(uint8_t)argv[1]);
 800aea6:	683b      	ldr	r3, [r7, #0]
 800aea8:	3304      	adds	r3, #4
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	db0b      	blt.n	800aec8 <mp_user_builtin+0xe0>
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	3304      	adds	r3, #4
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	2bff      	cmp	r3, #255	@ 0xff
 800aeb8:	dc04      	bgt.n	800aec4 <mp_user_builtin+0xdc>
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	3304      	adds	r3, #4
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	b2db      	uxtb	r3, r3
 800aec2:	e002      	b.n	800aeca <mp_user_builtin+0xe2>
 800aec4:	23ff      	movs	r3, #255	@ 0xff
 800aec6:	e000      	b.n	800aeca <mp_user_builtin+0xe2>
 800aec8:	2300      	movs	r3, #0
 800aeca:	2267      	movs	r2, #103	@ 0x67
 800aecc:	18ba      	adds	r2, r7, r2
 800aece:	7013      	strb	r3, [r2, #0]
        uint8_t g = (argv[2]<0)?0:(argv[2]>255?255:(uint8_t)argv[2]);
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	3308      	adds	r3, #8
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	db0b      	blt.n	800aef2 <mp_user_builtin+0x10a>
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	3308      	adds	r3, #8
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	2bff      	cmp	r3, #255	@ 0xff
 800aee2:	dc04      	bgt.n	800aeee <mp_user_builtin+0x106>
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	3308      	adds	r3, #8
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	b2db      	uxtb	r3, r3
 800aeec:	e002      	b.n	800aef4 <mp_user_builtin+0x10c>
 800aeee:	23ff      	movs	r3, #255	@ 0xff
 800aef0:	e000      	b.n	800aef4 <mp_user_builtin+0x10c>
 800aef2:	2300      	movs	r3, #0
 800aef4:	2266      	movs	r2, #102	@ 0x66
 800aef6:	18ba      	adds	r2, r7, r2
 800aef8:	7013      	strb	r3, [r2, #0]
        uint8_t b = (argv[3]<0)?0:(argv[3]>255?255:(uint8_t)argv[3]);
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	330c      	adds	r3, #12
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	2b00      	cmp	r3, #0
 800af02:	db0b      	blt.n	800af1c <mp_user_builtin+0x134>
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	330c      	adds	r3, #12
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	2bff      	cmp	r3, #255	@ 0xff
 800af0c:	dc04      	bgt.n	800af18 <mp_user_builtin+0x130>
 800af0e:	683b      	ldr	r3, [r7, #0]
 800af10:	330c      	adds	r3, #12
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	b2db      	uxtb	r3, r3
 800af16:	e002      	b.n	800af1e <mp_user_builtin+0x136>
 800af18:	23ff      	movs	r3, #255	@ 0xff
 800af1a:	e000      	b.n	800af1e <mp_user_builtin+0x136>
 800af1c:	2300      	movs	r3, #0
 800af1e:	2265      	movs	r2, #101	@ 0x65
 800af20:	18ba      	adds	r2, r7, r2
 800af22:	7013      	strb	r3, [r2, #0]
        uint8_t w = (argv[4]<0)?0:(argv[4]>255?255:(uint8_t)argv[4]);
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	3310      	adds	r3, #16
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	db0b      	blt.n	800af46 <mp_user_builtin+0x15e>
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	3310      	adds	r3, #16
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	2bff      	cmp	r3, #255	@ 0xff
 800af36:	dc04      	bgt.n	800af42 <mp_user_builtin+0x15a>
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	3310      	adds	r3, #16
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	b2db      	uxtb	r3, r3
 800af40:	e002      	b.n	800af48 <mp_user_builtin+0x160>
 800af42:	23ff      	movs	r3, #255	@ 0xff
 800af44:	e000      	b.n	800af48 <mp_user_builtin+0x160>
 800af46:	2300      	movs	r3, #0
 800af48:	2564      	movs	r5, #100	@ 0x64
 800af4a:	197a      	adds	r2, r7, r5
 800af4c:	7013      	strb	r3, [r2, #0]
        led_set_RGBW(idx, r, g, b, w);
 800af4e:	2365      	movs	r3, #101	@ 0x65
 800af50:	18fb      	adds	r3, r7, r3
 800af52:	781c      	ldrb	r4, [r3, #0]
 800af54:	2366      	movs	r3, #102	@ 0x66
 800af56:	18fb      	adds	r3, r7, r3
 800af58:	781a      	ldrb	r2, [r3, #0]
 800af5a:	2367      	movs	r3, #103	@ 0x67
 800af5c:	18fb      	adds	r3, r7, r3
 800af5e:	7819      	ldrb	r1, [r3, #0]
 800af60:	2368      	movs	r3, #104	@ 0x68
 800af62:	18fb      	adds	r3, r7, r3
 800af64:	7818      	ldrb	r0, [r3, #0]
 800af66:	197b      	adds	r3, r7, r5
 800af68:	781b      	ldrb	r3, [r3, #0]
 800af6a:	9300      	str	r3, [sp, #0]
 800af6c:	0023      	movs	r3, r4
 800af6e:	f001 fdd9 	bl	800cb24 <led_set_RGBW>
        led_render();
 800af72:	f001 fe4b 	bl	800cc0c <led_render>
        return 0;
 800af76:	2300      	movs	r3, #0
 800af78:	e32f      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
      return -1;
 800af7a:	2301      	movs	r3, #1
 800af7c:	425b      	negs	r3, r3
 800af7e:	e32c      	b.n	800b5da <mp_user_builtin+0x7f2>

    case 2: /* wait(ms) handled specially => OP_SLEEP */
      return 0;
 800af80:	2300      	movs	r3, #0
 800af82:	e32a      	b.n	800b5da <mp_user_builtin+0x7f2>

    case 3: /* battery() -> mV */
      if (argc==0){
 800af84:	1dbb      	adds	r3, r7, #6
 800af86:	781b      	ldrb	r3, [r3, #0]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d123      	bne.n	800afd4 <mp_user_builtin+0x1ec>
        ANALOG_RequestUpdate();
 800af8c:	f000 fdf4 	bl	800bb78 <ANALOG_RequestUpdate>
        float v = ANALOG_GetBat();
 800af90:	f000 ff6e 	bl	800be70 <ANALOG_GetBat>
 800af94:	1c03      	adds	r3, r0, #0
 800af96:	248c      	movs	r4, #140	@ 0x8c
 800af98:	193a      	adds	r2, r7, r4
 800af9a:	6013      	str	r3, [r2, #0]
        if (v < 0.0f) v = 0.0f;
 800af9c:	2100      	movs	r1, #0
 800af9e:	193b      	adds	r3, r7, r4
 800afa0:	6818      	ldr	r0, [r3, #0]
 800afa2:	f7f5 fa9d 	bl	80004e0 <__aeabi_fcmplt>
 800afa6:	1e03      	subs	r3, r0, #0
 800afa8:	d002      	beq.n	800afb0 <mp_user_builtin+0x1c8>
 800afaa:	2300      	movs	r3, #0
 800afac:	193a      	adds	r2, r7, r4
 800afae:	6013      	str	r3, [r2, #0]
        return (int32_t)(v * 1000.0f + 0.5f);
 800afb0:	4963      	ldr	r1, [pc, #396]	@ (800b140 <mp_user_builtin+0x358>)
 800afb2:	238c      	movs	r3, #140	@ 0x8c
 800afb4:	18fb      	adds	r3, r7, r3
 800afb6:	6818      	ldr	r0, [r3, #0]
 800afb8:	f7f6 f8ae 	bl	8001118 <__aeabi_fmul>
 800afbc:	1c03      	adds	r3, r0, #0
 800afbe:	21fc      	movs	r1, #252	@ 0xfc
 800afc0:	0589      	lsls	r1, r1, #22
 800afc2:	1c18      	adds	r0, r3, #0
 800afc4:	f7f5 fce8 	bl	8000998 <__aeabi_fadd>
 800afc8:	1c03      	adds	r3, r0, #0
 800afca:	1c18      	adds	r0, r3, #0
 800afcc:	f7f6 fc78 	bl	80018c0 <__aeabi_f2iz>
 800afd0:	0003      	movs	r3, r0
 800afd2:	e302      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
      return -1;
 800afd4:	2301      	movs	r3, #1
 800afd6:	425b      	negs	r3, r3
 800afd8:	e2ff      	b.n	800b5da <mp_user_builtin+0x7f2>

    case 4: /* rng() -> 0..255 */
      {
        uint32_t r=0; if (HAL_RNG_GenerateRandomNumber(&hrng,&r)==HAL_OK) return (int32_t)(r & 0xFF); return -1;
 800afda:	2300      	movs	r3, #0
 800afdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800afde:	235c      	movs	r3, #92	@ 0x5c
 800afe0:	18fa      	adds	r2, r7, r3
 800afe2:	4b58      	ldr	r3, [pc, #352]	@ (800b144 <mp_user_builtin+0x35c>)
 800afe4:	0011      	movs	r1, r2
 800afe6:	0018      	movs	r0, r3
 800afe8:	f00a fec4 	bl	8015d74 <HAL_RNG_GenerateRandomNumber>
 800afec:	1e03      	subs	r3, r0, #0
 800afee:	d104      	bne.n	800affa <mp_user_builtin+0x212>
 800aff0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aff2:	001a      	movs	r2, r3
 800aff4:	23ff      	movs	r3, #255	@ 0xff
 800aff6:	4013      	ands	r3, r2
 800aff8:	e2ef      	b.n	800b5da <mp_user_builtin+0x7f2>
 800affa:	2301      	movs	r3, #1
 800affc:	425b      	negs	r3, r3
 800affe:	e2ec      	b.n	800b5da <mp_user_builtin+0x7f2>
      }

    case 5: /* temp() -> degC*10 */
      {
        float t=0.0f; if (T(&t)==HAL_OK) return (int32_t)(t*10.0f); return -1;
 800b000:	2300      	movs	r3, #0
 800b002:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b004:	2358      	movs	r3, #88	@ 0x58
 800b006:	18fb      	adds	r3, r7, r3
 800b008:	0018      	movs	r0, r3
 800b00a:	f000 ffe3 	bl	800bfd4 <T>
 800b00e:	1e03      	subs	r3, r0, #0
 800b010:	d10a      	bne.n	800b028 <mp_user_builtin+0x240>
 800b012:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b014:	494c      	ldr	r1, [pc, #304]	@ (800b148 <mp_user_builtin+0x360>)
 800b016:	1c18      	adds	r0, r3, #0
 800b018:	f7f6 f87e 	bl	8001118 <__aeabi_fmul>
 800b01c:	1c03      	adds	r3, r0, #0
 800b01e:	1c18      	adds	r0, r3, #0
 800b020:	f7f6 fc4e 	bl	80018c0 <__aeabi_f2iz>
 800b024:	0003      	movs	r3, r0
 800b026:	e2d8      	b.n	800b5da <mp_user_builtin+0x7f2>
 800b028:	2301      	movs	r3, #1
 800b02a:	425b      	negs	r3, r3
 800b02c:	e2d5      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
    case 6: /* hum() -> %*10 */
      {
        float h=0.0f; if (RH(&h)==HAL_OK) return (int32_t)(h*10.0f); return -1;
 800b02e:	2300      	movs	r3, #0
 800b030:	657b      	str	r3, [r7, #84]	@ 0x54
 800b032:	2354      	movs	r3, #84	@ 0x54
 800b034:	18fb      	adds	r3, r7, r3
 800b036:	0018      	movs	r0, r3
 800b038:	f000 ffa0 	bl	800bf7c <RH>
 800b03c:	1e03      	subs	r3, r0, #0
 800b03e:	d10a      	bne.n	800b056 <mp_user_builtin+0x26e>
 800b040:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b042:	4941      	ldr	r1, [pc, #260]	@ (800b148 <mp_user_builtin+0x360>)
 800b044:	1c18      	adds	r0, r3, #0
 800b046:	f7f6 f867 	bl	8001118 <__aeabi_fmul>
 800b04a:	1c03      	adds	r3, r0, #0
 800b04c:	1c18      	adds	r0, r3, #0
 800b04e:	f7f6 fc37 	bl	80018c0 <__aeabi_f2iz>
 800b052:	0003      	movs	r3, r0
 800b054:	e2c1      	b.n	800b5da <mp_user_builtin+0x7f2>
 800b056:	2301      	movs	r3, #1
 800b058:	425b      	negs	r3, r3
 800b05a:	e2be      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
    case 7: /* press() -> hPa*10 */
      {
        float p=0.0f; if (P(&p)==HAL_OK) return (int32_t)(p*10.0f); return -1;
 800b05c:	2300      	movs	r3, #0
 800b05e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b060:	2350      	movs	r3, #80	@ 0x50
 800b062:	18fb      	adds	r3, r7, r3
 800b064:	0018      	movs	r0, r3
 800b066:	f000 ffe1 	bl	800c02c <P>
 800b06a:	1e03      	subs	r3, r0, #0
 800b06c:	d10a      	bne.n	800b084 <mp_user_builtin+0x29c>
 800b06e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b070:	4935      	ldr	r1, [pc, #212]	@ (800b148 <mp_user_builtin+0x360>)
 800b072:	1c18      	adds	r0, r3, #0
 800b074:	f7f6 f850 	bl	8001118 <__aeabi_fmul>
 800b078:	1c03      	adds	r3, r0, #0
 800b07a:	1c18      	adds	r0, r3, #0
 800b07c:	f7f6 fc20 	bl	80018c0 <__aeabi_f2iz>
 800b080:	0003      	movs	r3, r0
 800b082:	e2aa      	b.n	800b5da <mp_user_builtin+0x7f2>
 800b084:	2301      	movs	r3, #1
 800b086:	425b      	negs	r3, r3
 800b088:	e2a7      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
    case 8: /* btn() -> B1B2BL as decimal 0-111 */
      {
        uint8_t b1 = (uint8_t)HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 800b08a:	256b      	movs	r5, #107	@ 0x6b
 800b08c:	197c      	adds	r4, r7, r5
 800b08e:	23a0      	movs	r3, #160	@ 0xa0
 800b090:	05db      	lsls	r3, r3, #23
 800b092:	2101      	movs	r1, #1
 800b094:	0018      	movs	r0, r3
 800b096:	f005 fb69 	bl	801076c <HAL_GPIO_ReadPin>
 800b09a:	0003      	movs	r3, r0
 800b09c:	7023      	strb	r3, [r4, #0]
        uint8_t b2 = (uint8_t)HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin);
 800b09e:	266a      	movs	r6, #106	@ 0x6a
 800b0a0:	19bc      	adds	r4, r7, r6
 800b0a2:	23a0      	movs	r3, #160	@ 0xa0
 800b0a4:	05db      	lsls	r3, r3, #23
 800b0a6:	2104      	movs	r1, #4
 800b0a8:	0018      	movs	r0, r3
 800b0aa:	f005 fb5f 	bl	801076c <HAL_GPIO_ReadPin>
 800b0ae:	0003      	movs	r3, r0
 800b0b0:	7023      	strb	r3, [r4, #0]
        uint8_t bl = (uint8_t)HAL_GPIO_ReadPin(BL_GPIO_Port, BL_Pin);
 800b0b2:	2369      	movs	r3, #105	@ 0x69
 800b0b4:	18fc      	adds	r4, r7, r3
 800b0b6:	4b25      	ldr	r3, [pc, #148]	@ (800b14c <mp_user_builtin+0x364>)
 800b0b8:	2108      	movs	r1, #8
 800b0ba:	0018      	movs	r0, r3
 800b0bc:	f005 fb56 	bl	801076c <HAL_GPIO_ReadPin>
 800b0c0:	0003      	movs	r3, r0
 800b0c2:	7023      	strb	r3, [r4, #0]
        return (int32_t)(b1*100 + b2*10 + bl);
 800b0c4:	197b      	adds	r3, r7, r5
 800b0c6:	781b      	ldrb	r3, [r3, #0]
 800b0c8:	2264      	movs	r2, #100	@ 0x64
 800b0ca:	435a      	muls	r2, r3
 800b0cc:	0011      	movs	r1, r2
 800b0ce:	19bb      	adds	r3, r7, r6
 800b0d0:	781a      	ldrb	r2, [r3, #0]
 800b0d2:	0013      	movs	r3, r2
 800b0d4:	009b      	lsls	r3, r3, #2
 800b0d6:	189b      	adds	r3, r3, r2
 800b0d8:	005b      	lsls	r3, r3, #1
 800b0da:	18ca      	adds	r2, r1, r3
 800b0dc:	2369      	movs	r3, #105	@ 0x69
 800b0de:	18fb      	adds	r3, r7, r3
 800b0e0:	781b      	ldrb	r3, [r3, #0]
 800b0e2:	18d3      	adds	r3, r2, r3
 800b0e4:	e279      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
    case 9: /* mic() -> dbfs*100 */
      {
        float db=MIC_LastDbFS();
 800b0e6:	f002 fad9 	bl	800d69c <MIC_LastDbFS>
 800b0ea:	1c03      	adds	r3, r0, #0
 800b0ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
        return (int32_t)(db*100.0f);
 800b0ee:	4918      	ldr	r1, [pc, #96]	@ (800b150 <mp_user_builtin+0x368>)
 800b0f0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b0f2:	f7f6 f811 	bl	8001118 <__aeabi_fmul>
 800b0f6:	1c03      	adds	r3, r0, #0
 800b0f8:	1c18      	adds	r0, r3, #0
 800b0fa:	f7f6 fbe1 	bl	80018c0 <__aeabi_f2iz>
 800b0fe:	0003      	movs	r3, r0
 800b100:	e26b      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
    case 10: /* time() or time(yy,mo,dd,hh,mm) */
      if (argc==0){
 800b102:	1dbb      	adds	r3, r7, #6
 800b104:	781b      	ldrb	r3, [r3, #0]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d105      	bne.n	800b116 <mp_user_builtin+0x32e>
        time_update_vars(g_vm.vars);
 800b10a:	4b12      	ldr	r3, [pc, #72]	@ (800b154 <mp_user_builtin+0x36c>)
 800b10c:	0018      	movs	r0, r3
 800b10e:	f7ff fe21 	bl	800ad54 <time_update_vars>
        return 0;
 800b112:	2300      	movs	r3, #0
 800b114:	e261      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
      if (argc==5){
 800b116:	1dbb      	adds	r3, r7, #6
 800b118:	781b      	ldrb	r3, [r3, #0]
 800b11a:	2b05      	cmp	r3, #5
 800b11c:	d000      	beq.n	800b120 <mp_user_builtin+0x338>
 800b11e:	e0a0      	b.n	800b262 <mp_user_builtin+0x47a>
        uint8_t yy = (argv[0]<0)?0:(argv[0]>99?99:(uint8_t)argv[0]);
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	2b00      	cmp	r3, #0
 800b126:	db17      	blt.n	800b158 <mp_user_builtin+0x370>
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	2b63      	cmp	r3, #99	@ 0x63
 800b12e:	dc03      	bgt.n	800b138 <mp_user_builtin+0x350>
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	b2db      	uxtb	r3, r3
 800b136:	e010      	b.n	800b15a <mp_user_builtin+0x372>
 800b138:	2363      	movs	r3, #99	@ 0x63
 800b13a:	e00e      	b.n	800b15a <mp_user_builtin+0x372>
 800b13c:	08026be8 	.word	0x08026be8
 800b140:	447a0000 	.word	0x447a0000
 800b144:	20000404 	.word	0x20000404
 800b148:	41200000 	.word	0x41200000
 800b14c:	50001400 	.word	0x50001400
 800b150:	42c80000 	.word	0x42c80000
 800b154:	200021e4 	.word	0x200021e4
 800b158:	2300      	movs	r3, #0
 800b15a:	2274      	movs	r2, #116	@ 0x74
 800b15c:	18ba      	adds	r2, r7, r2
 800b15e:	7013      	strb	r3, [r2, #0]
        uint8_t mo = (argv[1]<1)?1:(argv[1]>12?12:(uint8_t)argv[1]);
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	3304      	adds	r3, #4
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	2b00      	cmp	r3, #0
 800b168:	dd0b      	ble.n	800b182 <mp_user_builtin+0x39a>
 800b16a:	683b      	ldr	r3, [r7, #0]
 800b16c:	3304      	adds	r3, #4
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	2b0c      	cmp	r3, #12
 800b172:	dc04      	bgt.n	800b17e <mp_user_builtin+0x396>
 800b174:	683b      	ldr	r3, [r7, #0]
 800b176:	3304      	adds	r3, #4
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	b2db      	uxtb	r3, r3
 800b17c:	e002      	b.n	800b184 <mp_user_builtin+0x39c>
 800b17e:	230c      	movs	r3, #12
 800b180:	e000      	b.n	800b184 <mp_user_builtin+0x39c>
 800b182:	2301      	movs	r3, #1
 800b184:	2273      	movs	r2, #115	@ 0x73
 800b186:	18ba      	adds	r2, r7, r2
 800b188:	7013      	strb	r3, [r2, #0]
        uint8_t dd = (argv[2]<1)?1:(argv[2]>31?31:(uint8_t)argv[2]);
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	3308      	adds	r3, #8
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	2b00      	cmp	r3, #0
 800b192:	dd0b      	ble.n	800b1ac <mp_user_builtin+0x3c4>
 800b194:	683b      	ldr	r3, [r7, #0]
 800b196:	3308      	adds	r3, #8
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	2b1f      	cmp	r3, #31
 800b19c:	dc04      	bgt.n	800b1a8 <mp_user_builtin+0x3c0>
 800b19e:	683b      	ldr	r3, [r7, #0]
 800b1a0:	3308      	adds	r3, #8
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	b2db      	uxtb	r3, r3
 800b1a6:	e002      	b.n	800b1ae <mp_user_builtin+0x3c6>
 800b1a8:	231f      	movs	r3, #31
 800b1aa:	e000      	b.n	800b1ae <mp_user_builtin+0x3c6>
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	2272      	movs	r2, #114	@ 0x72
 800b1b0:	18ba      	adds	r2, r7, r2
 800b1b2:	7013      	strb	r3, [r2, #0]
        uint8_t hh = (argv[3]<0)?0:(argv[3]>23?23:(uint8_t)argv[3]);
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	330c      	adds	r3, #12
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	db0b      	blt.n	800b1d6 <mp_user_builtin+0x3ee>
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	330c      	adds	r3, #12
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	2b17      	cmp	r3, #23
 800b1c6:	dc04      	bgt.n	800b1d2 <mp_user_builtin+0x3ea>
 800b1c8:	683b      	ldr	r3, [r7, #0]
 800b1ca:	330c      	adds	r3, #12
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	b2db      	uxtb	r3, r3
 800b1d0:	e002      	b.n	800b1d8 <mp_user_builtin+0x3f0>
 800b1d2:	2317      	movs	r3, #23
 800b1d4:	e000      	b.n	800b1d8 <mp_user_builtin+0x3f0>
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	2271      	movs	r2, #113	@ 0x71
 800b1da:	18ba      	adds	r2, r7, r2
 800b1dc:	7013      	strb	r3, [r2, #0]
        uint8_t mm = (argv[4]<0)?0:(argv[4]>59?59:(uint8_t)argv[4]);
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	3310      	adds	r3, #16
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	db0b      	blt.n	800b200 <mp_user_builtin+0x418>
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	3310      	adds	r3, #16
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	2b3b      	cmp	r3, #59	@ 0x3b
 800b1f0:	dc04      	bgt.n	800b1fc <mp_user_builtin+0x414>
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	3310      	adds	r3, #16
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	b2db      	uxtb	r3, r3
 800b1fa:	e002      	b.n	800b202 <mp_user_builtin+0x41a>
 800b1fc:	233b      	movs	r3, #59	@ 0x3b
 800b1fe:	e000      	b.n	800b202 <mp_user_builtin+0x41a>
 800b200:	2300      	movs	r3, #0
 800b202:	2170      	movs	r1, #112	@ 0x70
 800b204:	187a      	adds	r2, r7, r1
 800b206:	7013      	strb	r3, [r2, #0]
        char buf[RTC_DATETIME_STRING_SIZE];
        snprintf(buf,sizeof(buf), "%02u:%02u:%02u_%02u.%02u.%02u", hh, mm, 0u, yy, mo, dd);
 800b208:	2371      	movs	r3, #113	@ 0x71
 800b20a:	18fb      	adds	r3, r7, r3
 800b20c:	781e      	ldrb	r6, [r3, #0]
 800b20e:	187b      	adds	r3, r7, r1
 800b210:	781b      	ldrb	r3, [r3, #0]
 800b212:	2274      	movs	r2, #116	@ 0x74
 800b214:	18ba      	adds	r2, r7, r2
 800b216:	7812      	ldrb	r2, [r2, #0]
 800b218:	2173      	movs	r1, #115	@ 0x73
 800b21a:	1879      	adds	r1, r7, r1
 800b21c:	7809      	ldrb	r1, [r1, #0]
 800b21e:	2072      	movs	r0, #114	@ 0x72
 800b220:	1838      	adds	r0, r7, r0
 800b222:	7800      	ldrb	r0, [r0, #0]
 800b224:	4dbe      	ldr	r5, [pc, #760]	@ (800b520 <mp_user_builtin+0x738>)
 800b226:	2438      	movs	r4, #56	@ 0x38
 800b228:	193c      	adds	r4, r7, r4
 800b22a:	9004      	str	r0, [sp, #16]
 800b22c:	9103      	str	r1, [sp, #12]
 800b22e:	9202      	str	r2, [sp, #8]
 800b230:	2200      	movs	r2, #0
 800b232:	9201      	str	r2, [sp, #4]
 800b234:	9300      	str	r3, [sp, #0]
 800b236:	0033      	movs	r3, r6
 800b238:	002a      	movs	r2, r5
 800b23a:	2118      	movs	r1, #24
 800b23c:	0020      	movs	r0, r4
 800b23e:	f015 fc5b 	bl	8020af8 <sniprintf>
        if (RTC_SetClock(buf)==HAL_OK){
 800b242:	2438      	movs	r4, #56	@ 0x38
 800b244:	193b      	adds	r3, r7, r4
 800b246:	0018      	movs	r0, r3
 800b248:	f002 fa84 	bl	800d754 <RTC_SetClock>
 800b24c:	1e03      	subs	r3, r0, #0
 800b24e:	d105      	bne.n	800b25c <mp_user_builtin+0x474>
          time_update_vars(g_vm.vars);
 800b250:	4bb4      	ldr	r3, [pc, #720]	@ (800b524 <mp_user_builtin+0x73c>)
 800b252:	0018      	movs	r0, r3
 800b254:	f7ff fd7e 	bl	800ad54 <time_update_vars>
          return 0;
 800b258:	2300      	movs	r3, #0
 800b25a:	e1be      	b.n	800b5da <mp_user_builtin+0x7f2>
        }
        return -1;
 800b25c:	2301      	movs	r3, #1
 800b25e:	425b      	negs	r3, r3
 800b260:	e1bb      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
      if (argc==3){
 800b262:	1dbb      	adds	r3, r7, #6
 800b264:	781b      	ldrb	r3, [r3, #0]
 800b266:	2b03      	cmp	r3, #3
 800b268:	d14d      	bne.n	800b306 <mp_user_builtin+0x51e>
        int yy=0,mo=0,dd=0,hh=0,mm=0,ss=0;
 800b26a:	2300      	movs	r3, #0
 800b26c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b26e:	2300      	movs	r3, #0
 800b270:	633b      	str	r3, [r7, #48]	@ 0x30
 800b272:	2300      	movs	r3, #0
 800b274:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b276:	2300      	movs	r3, #0
 800b278:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b27a:	2300      	movs	r3, #0
 800b27c:	627b      	str	r3, [r7, #36]	@ 0x24
 800b27e:	2300      	movs	r3, #0
 800b280:	623b      	str	r3, [r7, #32]
        if (!time_read_ymdhms(&yy,&mo,&dd,&hh,&mm,&ss)) return -1;
 800b282:	2328      	movs	r3, #40	@ 0x28
 800b284:	18fc      	adds	r4, r7, r3
 800b286:	232c      	movs	r3, #44	@ 0x2c
 800b288:	18fa      	adds	r2, r7, r3
 800b28a:	2330      	movs	r3, #48	@ 0x30
 800b28c:	18f9      	adds	r1, r7, r3
 800b28e:	2334      	movs	r3, #52	@ 0x34
 800b290:	18f8      	adds	r0, r7, r3
 800b292:	2320      	movs	r3, #32
 800b294:	18fb      	adds	r3, r7, r3
 800b296:	9301      	str	r3, [sp, #4]
 800b298:	2324      	movs	r3, #36	@ 0x24
 800b29a:	18fb      	adds	r3, r7, r3
 800b29c:	9300      	str	r3, [sp, #0]
 800b29e:	0023      	movs	r3, r4
 800b2a0:	f7ff fcf4 	bl	800ac8c <time_read_ymdhms>
 800b2a4:	0003      	movs	r3, r0
 800b2a6:	001a      	movs	r2, r3
 800b2a8:	2301      	movs	r3, #1
 800b2aa:	4053      	eors	r3, r2
 800b2ac:	b2db      	uxtb	r3, r3
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d002      	beq.n	800b2b8 <mp_user_builtin+0x4d0>
 800b2b2:	2301      	movs	r3, #1
 800b2b4:	425b      	negs	r3, r3
 800b2b6:	e190      	b.n	800b5da <mp_user_builtin+0x7f2>
        char buf[RTC_DATETIME_STRING_SIZE];
        snprintf(buf,sizeof(buf), "%02ld:%02ld:%02ld_%02d.%02d.%02d", (long)argv[0], (long)argv[1], (long)argv[2], yy, mo, dd);
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	469c      	mov	ip, r3
 800b2be:	683b      	ldr	r3, [r7, #0]
 800b2c0:	3304      	adds	r3, #4
 800b2c2:	681a      	ldr	r2, [r3, #0]
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	3308      	adds	r3, #8
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b2cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b2ce:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
 800b2d0:	4e95      	ldr	r6, [pc, #596]	@ (800b528 <mp_user_builtin+0x740>)
 800b2d2:	2508      	movs	r5, #8
 800b2d4:	197d      	adds	r5, r7, r5
 800b2d6:	9404      	str	r4, [sp, #16]
 800b2d8:	9003      	str	r0, [sp, #12]
 800b2da:	9102      	str	r1, [sp, #8]
 800b2dc:	9301      	str	r3, [sp, #4]
 800b2de:	9200      	str	r2, [sp, #0]
 800b2e0:	4663      	mov	r3, ip
 800b2e2:	0032      	movs	r2, r6
 800b2e4:	2118      	movs	r1, #24
 800b2e6:	0028      	movs	r0, r5
 800b2e8:	f015 fc06 	bl	8020af8 <sniprintf>
        if (RTC_SetClock(buf)==HAL_OK){
 800b2ec:	2508      	movs	r5, #8
 800b2ee:	197b      	adds	r3, r7, r5
 800b2f0:	0018      	movs	r0, r3
 800b2f2:	f002 fa2f 	bl	800d754 <RTC_SetClock>
 800b2f6:	1e03      	subs	r3, r0, #0
 800b2f8:	d105      	bne.n	800b306 <mp_user_builtin+0x51e>
          time_update_vars(g_vm.vars);
 800b2fa:	4b8a      	ldr	r3, [pc, #552]	@ (800b524 <mp_user_builtin+0x73c>)
 800b2fc:	0018      	movs	r0, r3
 800b2fe:	f7ff fd29 	bl	800ad54 <time_update_vars>
          return 0;
 800b302:	2300      	movs	r3, #0
 800b304:	e169      	b.n	800b5da <mp_user_builtin+0x7f2>
        }
      }
      return -1;
 800b306:	2301      	movs	r3, #1
 800b308:	425b      	negs	r3, r3
 800b30a:	e166      	b.n	800b5da <mp_user_builtin+0x7f2>
    case 11: /* setalarm(h,m,s) daily, alarm() -> active */
      if (argc==0){
 800b30c:	1dbb      	adds	r3, r7, #6
 800b30e:	781b      	ldrb	r3, [r3, #0]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d103      	bne.n	800b31c <mp_user_builtin+0x534>
        return (int32_t)RTC_AlarmTrigger;
 800b314:	4b85      	ldr	r3, [pc, #532]	@ (800b52c <mp_user_builtin+0x744>)
 800b316:	781b      	ldrb	r3, [r3, #0]
 800b318:	b2db      	uxtb	r3, r3
 800b31a:	e15e      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
      if (argc>=2){
 800b31c:	1dbb      	adds	r3, r7, #6
 800b31e:	781b      	ldrb	r3, [r3, #0]
 800b320:	2b01      	cmp	r3, #1
 800b322:	d950      	bls.n	800b3c6 <mp_user_builtin+0x5de>
        uint8_t hh = (argv[0]<0)?0:(argv[0]>23?23:(uint8_t)argv[0]);
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	db09      	blt.n	800b340 <mp_user_builtin+0x558>
 800b32c:	683b      	ldr	r3, [r7, #0]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	2b17      	cmp	r3, #23
 800b332:	dc03      	bgt.n	800b33c <mp_user_builtin+0x554>
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	b2db      	uxtb	r3, r3
 800b33a:	e002      	b.n	800b342 <mp_user_builtin+0x55a>
 800b33c:	2317      	movs	r3, #23
 800b33e:	e000      	b.n	800b342 <mp_user_builtin+0x55a>
 800b340:	2300      	movs	r3, #0
 800b342:	2277      	movs	r2, #119	@ 0x77
 800b344:	18ba      	adds	r2, r7, r2
 800b346:	7013      	strb	r3, [r2, #0]
        uint8_t mm = (argv[1]<0)?0:(argv[1]>59?59:(uint8_t)argv[1]);
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	3304      	adds	r3, #4
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	db0b      	blt.n	800b36a <mp_user_builtin+0x582>
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	3304      	adds	r3, #4
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	2b3b      	cmp	r3, #59	@ 0x3b
 800b35a:	dc04      	bgt.n	800b366 <mp_user_builtin+0x57e>
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	3304      	adds	r3, #4
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	b2db      	uxtb	r3, r3
 800b364:	e002      	b.n	800b36c <mp_user_builtin+0x584>
 800b366:	233b      	movs	r3, #59	@ 0x3b
 800b368:	e000      	b.n	800b36c <mp_user_builtin+0x584>
 800b36a:	2300      	movs	r3, #0
 800b36c:	2276      	movs	r2, #118	@ 0x76
 800b36e:	18ba      	adds	r2, r7, r2
 800b370:	7013      	strb	r3, [r2, #0]
        uint8_t dur= (argc>=3)? ((argv[2]<0)?0:(argv[2]>255?255:(uint8_t)argv[2])) : 30;
 800b372:	1dbb      	adds	r3, r7, #6
 800b374:	781b      	ldrb	r3, [r3, #0]
 800b376:	2b02      	cmp	r3, #2
 800b378:	d912      	bls.n	800b3a0 <mp_user_builtin+0x5b8>
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	3308      	adds	r3, #8
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	2b00      	cmp	r3, #0
 800b382:	db0b      	blt.n	800b39c <mp_user_builtin+0x5b4>
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	3308      	adds	r3, #8
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	2bff      	cmp	r3, #255	@ 0xff
 800b38c:	dc04      	bgt.n	800b398 <mp_user_builtin+0x5b0>
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	3308      	adds	r3, #8
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	b2db      	uxtb	r3, r3
 800b396:	e004      	b.n	800b3a2 <mp_user_builtin+0x5ba>
 800b398:	23ff      	movs	r3, #255	@ 0xff
 800b39a:	e002      	b.n	800b3a2 <mp_user_builtin+0x5ba>
 800b39c:	2300      	movs	r3, #0
 800b39e:	e000      	b.n	800b3a2 <mp_user_builtin+0x5ba>
 800b3a0:	231e      	movs	r3, #30
 800b3a2:	2175      	movs	r1, #117	@ 0x75
 800b3a4:	187a      	adds	r2, r7, r1
 800b3a6:	7013      	strb	r3, [r2, #0]
        if (RTC_SetDailyAlarm(hh, mm, dur)==HAL_OK) return 0;
 800b3a8:	187b      	adds	r3, r7, r1
 800b3aa:	781a      	ldrb	r2, [r3, #0]
 800b3ac:	2376      	movs	r3, #118	@ 0x76
 800b3ae:	18fb      	adds	r3, r7, r3
 800b3b0:	7819      	ldrb	r1, [r3, #0]
 800b3b2:	2377      	movs	r3, #119	@ 0x77
 800b3b4:	18fb      	adds	r3, r7, r3
 800b3b6:	781b      	ldrb	r3, [r3, #0]
 800b3b8:	0018      	movs	r0, r3
 800b3ba:	f002 fb13 	bl	800d9e4 <RTC_SetDailyAlarm>
 800b3be:	1e03      	subs	r3, r0, #0
 800b3c0:	d101      	bne.n	800b3c6 <mp_user_builtin+0x5de>
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	e109      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
      return -1;
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	425b      	negs	r3, r3
 800b3ca:	e106      	b.n	800b5da <mp_user_builtin+0x7f2>
    case 12: /* light() -> lux */
      if (argc==0){
 800b3cc:	1dbb      	adds	r3, r7, #6
 800b3ce:	781b      	ldrb	r3, [r3, #0]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d11e      	bne.n	800b412 <mp_user_builtin+0x62a>
        ANALOG_RequestUpdate();
 800b3d4:	f000 fbd0 	bl	800bb78 <ANALOG_RequestUpdate>
        float l = ANALOG_GetLight();
 800b3d8:	f000 fd40 	bl	800be5c <ANALOG_GetLight>
 800b3dc:	1c03      	adds	r3, r0, #0
 800b3de:	2488      	movs	r4, #136	@ 0x88
 800b3e0:	193a      	adds	r2, r7, r4
 800b3e2:	6013      	str	r3, [r2, #0]
        if (l < 0.0f) l = 0.0f;
 800b3e4:	2100      	movs	r1, #0
 800b3e6:	193b      	adds	r3, r7, r4
 800b3e8:	6818      	ldr	r0, [r3, #0]
 800b3ea:	f7f5 f879 	bl	80004e0 <__aeabi_fcmplt>
 800b3ee:	1e03      	subs	r3, r0, #0
 800b3f0:	d002      	beq.n	800b3f8 <mp_user_builtin+0x610>
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	193a      	adds	r2, r7, r4
 800b3f6:	6013      	str	r3, [r2, #0]
        return (int32_t)(l + 0.5f);
 800b3f8:	21fc      	movs	r1, #252	@ 0xfc
 800b3fa:	0589      	lsls	r1, r1, #22
 800b3fc:	2388      	movs	r3, #136	@ 0x88
 800b3fe:	18fb      	adds	r3, r7, r3
 800b400:	6818      	ldr	r0, [r3, #0]
 800b402:	f7f5 fac9 	bl	8000998 <__aeabi_fadd>
 800b406:	1c03      	adds	r3, r0, #0
 800b408:	1c18      	adds	r0, r3, #0
 800b40a:	f7f6 fa59 	bl	80018c0 <__aeabi_f2iz>
 800b40e:	0003      	movs	r3, r0
 800b410:	e0e3      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
      return -1;
 800b412:	2301      	movs	r3, #1
 800b414:	425b      	negs	r3, r3
 800b416:	e0e0      	b.n	800b5da <mp_user_builtin+0x7f2>
    case 13: /* ledon(r,g,b,w) */
      if (argc==0){
 800b418:	1dbb      	adds	r3, r7, #6
 800b41a:	781b      	ldrb	r3, [r3, #0]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d103      	bne.n	800b428 <mp_user_builtin+0x640>
        led_render();
 800b420:	f001 fbf4 	bl	800cc0c <led_render>
        return 0;
 800b424:	2300      	movs	r3, #0
 800b426:	e0d8      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
      if (argc==4){
 800b428:	1dbb      	adds	r3, r7, #6
 800b42a:	781b      	ldrb	r3, [r3, #0]
 800b42c:	2b04      	cmp	r3, #4
 800b42e:	d162      	bne.n	800b4f6 <mp_user_builtin+0x70e>
        uint8_t r = (argv[0]<0)?0:(argv[0]>255?255:(uint8_t)argv[0]);
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	2b00      	cmp	r3, #0
 800b436:	db09      	blt.n	800b44c <mp_user_builtin+0x664>
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	2bff      	cmp	r3, #255	@ 0xff
 800b43e:	dc03      	bgt.n	800b448 <mp_user_builtin+0x660>
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	b2db      	uxtb	r3, r3
 800b446:	e002      	b.n	800b44e <mp_user_builtin+0x666>
 800b448:	23ff      	movs	r3, #255	@ 0xff
 800b44a:	e000      	b.n	800b44e <mp_user_builtin+0x666>
 800b44c:	2300      	movs	r3, #0
 800b44e:	227b      	movs	r2, #123	@ 0x7b
 800b450:	18ba      	adds	r2, r7, r2
 800b452:	7013      	strb	r3, [r2, #0]
        uint8_t g = (argv[1]<0)?0:(argv[1]>255?255:(uint8_t)argv[1]);
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	3304      	adds	r3, #4
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	db0b      	blt.n	800b476 <mp_user_builtin+0x68e>
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	3304      	adds	r3, #4
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	2bff      	cmp	r3, #255	@ 0xff
 800b466:	dc04      	bgt.n	800b472 <mp_user_builtin+0x68a>
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	3304      	adds	r3, #4
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	b2db      	uxtb	r3, r3
 800b470:	e002      	b.n	800b478 <mp_user_builtin+0x690>
 800b472:	23ff      	movs	r3, #255	@ 0xff
 800b474:	e000      	b.n	800b478 <mp_user_builtin+0x690>
 800b476:	2300      	movs	r3, #0
 800b478:	227a      	movs	r2, #122	@ 0x7a
 800b47a:	18ba      	adds	r2, r7, r2
 800b47c:	7013      	strb	r3, [r2, #0]
        uint8_t b = (argv[2]<0)?0:(argv[2]>255?255:(uint8_t)argv[2]);
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	3308      	adds	r3, #8
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	2b00      	cmp	r3, #0
 800b486:	db0b      	blt.n	800b4a0 <mp_user_builtin+0x6b8>
 800b488:	683b      	ldr	r3, [r7, #0]
 800b48a:	3308      	adds	r3, #8
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	2bff      	cmp	r3, #255	@ 0xff
 800b490:	dc04      	bgt.n	800b49c <mp_user_builtin+0x6b4>
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	3308      	adds	r3, #8
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	b2db      	uxtb	r3, r3
 800b49a:	e002      	b.n	800b4a2 <mp_user_builtin+0x6ba>
 800b49c:	23ff      	movs	r3, #255	@ 0xff
 800b49e:	e000      	b.n	800b4a2 <mp_user_builtin+0x6ba>
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	2279      	movs	r2, #121	@ 0x79
 800b4a4:	18ba      	adds	r2, r7, r2
 800b4a6:	7013      	strb	r3, [r2, #0]
        uint8_t w = (argv[3]<0)?0:(argv[3]>255?255:(uint8_t)argv[3]);
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	330c      	adds	r3, #12
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	db0b      	blt.n	800b4ca <mp_user_builtin+0x6e2>
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	330c      	adds	r3, #12
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	2bff      	cmp	r3, #255	@ 0xff
 800b4ba:	dc04      	bgt.n	800b4c6 <mp_user_builtin+0x6de>
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	330c      	adds	r3, #12
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	b2db      	uxtb	r3, r3
 800b4c4:	e002      	b.n	800b4cc <mp_user_builtin+0x6e4>
 800b4c6:	23ff      	movs	r3, #255	@ 0xff
 800b4c8:	e000      	b.n	800b4cc <mp_user_builtin+0x6e4>
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	2178      	movs	r1, #120	@ 0x78
 800b4ce:	187a      	adds	r2, r7, r1
 800b4d0:	7013      	strb	r3, [r2, #0]
        led_set_all_RGBW(r, g, b, w);
 800b4d2:	187b      	adds	r3, r7, r1
 800b4d4:	781c      	ldrb	r4, [r3, #0]
 800b4d6:	2379      	movs	r3, #121	@ 0x79
 800b4d8:	18fb      	adds	r3, r7, r3
 800b4da:	781a      	ldrb	r2, [r3, #0]
 800b4dc:	237a      	movs	r3, #122	@ 0x7a
 800b4de:	18fb      	adds	r3, r7, r3
 800b4e0:	7819      	ldrb	r1, [r3, #0]
 800b4e2:	237b      	movs	r3, #123	@ 0x7b
 800b4e4:	18fb      	adds	r3, r7, r3
 800b4e6:	7818      	ldrb	r0, [r3, #0]
 800b4e8:	0023      	movs	r3, r4
 800b4ea:	f001 fb59 	bl	800cba0 <led_set_all_RGBW>
        led_render();
 800b4ee:	f001 fb8d 	bl	800cc0c <led_render>
        return 0;
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	e071      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
      return -1;
 800b4f6:	2301      	movs	r3, #1
 800b4f8:	425b      	negs	r3, r3
 800b4fa:	e06e      	b.n	800b5da <mp_user_builtin+0x7f2>
    case 14: /* ledoff() */
      if (argc==0){
 800b4fc:	1dbb      	adds	r3, r7, #6
 800b4fe:	781b      	ldrb	r3, [r3, #0]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d109      	bne.n	800b518 <mp_user_builtin+0x730>
        led_set_all_RGBW(0, 0, 0, 0);
 800b504:	2300      	movs	r3, #0
 800b506:	2200      	movs	r2, #0
 800b508:	2100      	movs	r1, #0
 800b50a:	2000      	movs	r0, #0
 800b50c:	f001 fb48 	bl	800cba0 <led_set_all_RGBW>
        led_render();
 800b510:	f001 fb7c 	bl	800cc0c <led_render>
        return 0;
 800b514:	2300      	movs	r3, #0
 800b516:	e060      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
      return -1;
 800b518:	2301      	movs	r3, #1
 800b51a:	425b      	negs	r3, r3
 800b51c:	e05d      	b.n	800b5da <mp_user_builtin+0x7f2>
 800b51e:	46c0      	nop			@ (mov r8, r8)
 800b520:	08026488 	.word	0x08026488
 800b524:	200021e4 	.word	0x200021e4
 800b528:	080264a8 	.word	0x080264a8
 800b52c:	20003afb 	.word	0x20003afb
    case 15: /* beep(freq,vol,ms) */
      if (argc==3){
 800b530:	1dbb      	adds	r3, r7, #6
 800b532:	781b      	ldrb	r3, [r3, #0]
 800b534:	2b03      	cmp	r3, #3
 800b536:	d14b      	bne.n	800b5d0 <mp_user_builtin+0x7e8>
        int32_t f = argv[0];
 800b538:	683b      	ldr	r3, [r7, #0]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	2284      	movs	r2, #132	@ 0x84
 800b53e:	18b9      	adds	r1, r7, r2
 800b540:	600b      	str	r3, [r1, #0]
        int32_t v = argv[1];
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	3304      	adds	r3, #4
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	2180      	movs	r1, #128	@ 0x80
 800b54a:	1879      	adds	r1, r7, r1
 800b54c:	600b      	str	r3, [r1, #0]
        int32_t ms = argv[2];
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	3308      	adds	r3, #8
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	67fb      	str	r3, [r7, #124]	@ 0x7c
        if (f < 1) f = 1;
 800b556:	18bb      	adds	r3, r7, r2
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	dc02      	bgt.n	800b564 <mp_user_builtin+0x77c>
 800b55e:	2301      	movs	r3, #1
 800b560:	18ba      	adds	r2, r7, r2
 800b562:	6013      	str	r3, [r2, #0]
        if (f > 20000) f = 20000;
 800b564:	2184      	movs	r1, #132	@ 0x84
 800b566:	187b      	adds	r3, r7, r1
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	4a1e      	ldr	r2, [pc, #120]	@ (800b5e4 <mp_user_builtin+0x7fc>)
 800b56c:	4293      	cmp	r3, r2
 800b56e:	dd02      	ble.n	800b576 <mp_user_builtin+0x78e>
 800b570:	4b1c      	ldr	r3, [pc, #112]	@ (800b5e4 <mp_user_builtin+0x7fc>)
 800b572:	187a      	adds	r2, r7, r1
 800b574:	6013      	str	r3, [r2, #0]
        if (v < 0) v = 0;
 800b576:	2280      	movs	r2, #128	@ 0x80
 800b578:	18bb      	adds	r3, r7, r2
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	da02      	bge.n	800b586 <mp_user_builtin+0x79e>
 800b580:	2300      	movs	r3, #0
 800b582:	18ba      	adds	r2, r7, r2
 800b584:	6013      	str	r3, [r2, #0]
        if (v > 50) v = 50;
 800b586:	2280      	movs	r2, #128	@ 0x80
 800b588:	18bb      	adds	r3, r7, r2
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	2b32      	cmp	r3, #50	@ 0x32
 800b58e:	dd02      	ble.n	800b596 <mp_user_builtin+0x7ae>
 800b590:	2332      	movs	r3, #50	@ 0x32
 800b592:	18ba      	adds	r2, r7, r2
 800b594:	6013      	str	r3, [r2, #0]
        if (ms < 0) ms = 0;
 800b596:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b598:	2b00      	cmp	r3, #0
 800b59a:	da01      	bge.n	800b5a0 <mp_user_builtin+0x7b8>
 800b59c:	2300      	movs	r3, #0
 800b59e:	67fb      	str	r3, [r7, #124]	@ 0x7c
        BEEP((uint16_t)f, (uint8_t)v, (float)ms / 1000.0f);
 800b5a0:	2384      	movs	r3, #132	@ 0x84
 800b5a2:	18fb      	adds	r3, r7, r3
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	b29c      	uxth	r4, r3
 800b5a8:	2380      	movs	r3, #128	@ 0x80
 800b5aa:	18fb      	adds	r3, r7, r3
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	b2dd      	uxtb	r5, r3
 800b5b0:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800b5b2:	f7f6 f9a5 	bl	8001900 <__aeabi_i2f>
 800b5b6:	1c03      	adds	r3, r0, #0
 800b5b8:	490b      	ldr	r1, [pc, #44]	@ (800b5e8 <mp_user_builtin+0x800>)
 800b5ba:	1c18      	adds	r0, r3, #0
 800b5bc:	f7f5 fbde 	bl	8000d7c <__aeabi_fdiv>
 800b5c0:	1c03      	adds	r3, r0, #0
 800b5c2:	1c1a      	adds	r2, r3, #0
 800b5c4:	0029      	movs	r1, r5
 800b5c6:	0020      	movs	r0, r4
 800b5c8:	f000 f984 	bl	800b8d4 <BEEP>
        return 0;
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	e004      	b.n	800b5da <mp_user_builtin+0x7f2>
      }
      return -1;
 800b5d0:	2301      	movs	r3, #1
 800b5d2:	425b      	negs	r3, r3
 800b5d4:	e001      	b.n	800b5da <mp_user_builtin+0x7f2>
    default:
      return -1;
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	425b      	negs	r3, r3
  }
}
 800b5da:	0018      	movs	r0, r3
 800b5dc:	46bd      	mov	sp, r7
 800b5de:	b025      	add	sp, #148	@ 0x94
 800b5e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5e2:	46c0      	nop			@ (mov r8, r8)
 800b5e4:	00004e20 	.word	0x00004e20
 800b5e8:	447a0000 	.word	0x447a0000

0800b5ec <mp_hal_putchar>:

int mp_hal_getchar(void){
  /* Non-blocking: use USB CDC RX buffer? Not available here. Stubbed to -1. */
  return -1;
}
void mp_hal_putchar(char c){
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	b084      	sub	sp, #16
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	0002      	movs	r2, r0
 800b5f4:	1dfb      	adds	r3, r7, #7
 800b5f6:	701a      	strb	r2, [r3, #0]
  /* Routed via USB CLI printf helper */
  char b[2]={c,0};
 800b5f8:	210c      	movs	r1, #12
 800b5fa:	187b      	adds	r3, r7, r1
 800b5fc:	1dfa      	adds	r2, r7, #7
 800b5fe:	7812      	ldrb	r2, [r2, #0]
 800b600:	701a      	strb	r2, [r3, #0]
 800b602:	187b      	adds	r3, r7, r1
 800b604:	2200      	movs	r2, #0
 800b606:	705a      	strb	r2, [r3, #1]
  cdc_write_str(b);
 800b608:	187b      	adds	r3, r7, r1
 800b60a:	0018      	movs	r0, r3
 800b60c:	f7f9 fe74 	bl	80052f8 <cdc_write_str>
}
 800b610:	46c0      	nop			@ (mov r8, r8)
 800b612:	46bd      	mov	sp, r7
 800b614:	b004      	add	sp, #16
 800b616:	bd80      	pop	{r7, pc}

0800b618 <mp_hal_millis>:
uint32_t mp_hal_millis(void){ return HAL_GetTick(); }
 800b618:	b580      	push	{r7, lr}
 800b61a:	af00      	add	r7, sp, #0
 800b61c:	f002 fc5a 	bl	800ded4 <HAL_GetTick>
 800b620:	0003      	movs	r3, r0
 800b622:	0018      	movs	r0, r3
 800b624:	46bd      	mov	sp, r7
 800b626:	bd80      	pop	{r7, pc}

0800b628 <alarm_stop>:
static uint16_t s_alarm_req_freq_hz;
static uint8_t  s_alarm_req_volume;
static float    s_alarm_req_time_s;

static void alarm_stop(void)
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	af00      	add	r7, sp, #0
    s_alarm_active = 0;
 800b62c:	4b06      	ldr	r3, [pc, #24]	@ (800b648 <alarm_stop+0x20>)
 800b62e:	2200      	movs	r2, #0
 800b630:	701a      	strb	r2, [r3, #0]
    s_alarm_remaining_periods = 0;
 800b632:	4b06      	ldr	r3, [pc, #24]	@ (800b64c <alarm_stop+0x24>)
 800b634:	2200      	movs	r2, #0
 800b636:	601a      	str	r2, [r3, #0]
    (void)HAL_LPTIM_PWM_Stop_IT(ALARM_LPTIM, ALARM_CHANNEL);
 800b638:	4b05      	ldr	r3, [pc, #20]	@ (800b650 <alarm_stop+0x28>)
 800b63a:	2100      	movs	r1, #0
 800b63c:	0018      	movs	r0, r3
 800b63e:	f006 fb65 	bl	8011d0c <HAL_LPTIM_PWM_Stop_IT>
}
 800b642:	46c0      	nop			@ (mov r8, r8)
 800b644:	46bd      	mov	sp, r7
 800b646:	bd80      	pop	{r7, pc}
 800b648:	200022e8 	.word	0x200022e8
 800b64c:	200022e4 	.word	0x200022e4
 800b650:	200003ac 	.word	0x200003ac

0800b654 <alarm_stop_from_isr>:

static void alarm_stop_from_isr(void)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	af00      	add	r7, sp, #0
    s_alarm_active = 0;
 800b658:	4b06      	ldr	r3, [pc, #24]	@ (800b674 <alarm_stop_from_isr+0x20>)
 800b65a:	2200      	movs	r2, #0
 800b65c:	701a      	strb	r2, [r3, #0]
    s_alarm_remaining_periods = 0;
 800b65e:	4b06      	ldr	r3, [pc, #24]	@ (800b678 <alarm_stop_from_isr+0x24>)
 800b660:	2200      	movs	r2, #0
 800b662:	601a      	str	r2, [r3, #0]
    (void)HAL_LPTIM_PWM_Stop_IT(ALARM_LPTIM, ALARM_CHANNEL);
 800b664:	4b05      	ldr	r3, [pc, #20]	@ (800b67c <alarm_stop_from_isr+0x28>)
 800b666:	2100      	movs	r1, #0
 800b668:	0018      	movs	r0, r3
 800b66a:	f006 fb4f 	bl	8011d0c <HAL_LPTIM_PWM_Stop_IT>
}
 800b66e:	46c0      	nop			@ (mov r8, r8)
 800b670:	46bd      	mov	sp, r7
 800b672:	bd80      	pop	{r7, pc}
 800b674:	200022e8 	.word	0x200022e8
 800b678:	200022e4 	.word	0x200022e4
 800b67c:	200003ac 	.word	0x200003ac

0800b680 <alarm_start_it>:

static void alarm_start_it(uint16_t freq_hz, uint8_t volume, float time_s)
{
 800b680:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b682:	b08f      	sub	sp, #60	@ 0x3c
 800b684:	af00      	add	r7, sp, #0
 800b686:	60ba      	str	r2, [r7, #8]
 800b688:	260e      	movs	r6, #14
 800b68a:	19bb      	adds	r3, r7, r6
 800b68c:	1c02      	adds	r2, r0, #0
 800b68e:	801a      	strh	r2, [r3, #0]
 800b690:	200d      	movs	r0, #13
 800b692:	183b      	adds	r3, r7, r0
 800b694:	1c0a      	adds	r2, r1, #0
 800b696:	701a      	strb	r2, [r3, #0]
    if (freq_hz == 0u)
 800b698:	19bb      	adds	r3, r7, r6
 800b69a:	881b      	ldrh	r3, [r3, #0]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d100      	bne.n	800b6a2 <alarm_start_it+0x22>
 800b6a0:	e0d8      	b.n	800b854 <alarm_start_it+0x1d4>
        return;

    if (volume > 50u)
 800b6a2:	183b      	adds	r3, r7, r0
 800b6a4:	781b      	ldrb	r3, [r3, #0]
 800b6a6:	2b32      	cmp	r3, #50	@ 0x32
 800b6a8:	d902      	bls.n	800b6b0 <alarm_start_it+0x30>
        volume = 50u;
 800b6aa:	183b      	adds	r3, r7, r0
 800b6ac:	2232      	movs	r2, #50	@ 0x32
 800b6ae:	701a      	strb	r2, [r3, #0]

    if (time_s <= 0.0f || volume == 0u)
 800b6b0:	2100      	movs	r1, #0
 800b6b2:	68b8      	ldr	r0, [r7, #8]
 800b6b4:	f7f4 ff1e 	bl	80004f4 <__aeabi_fcmple>
 800b6b8:	1e03      	subs	r3, r0, #0
 800b6ba:	d104      	bne.n	800b6c6 <alarm_start_it+0x46>
 800b6bc:	230d      	movs	r3, #13
 800b6be:	18fb      	adds	r3, r7, r3
 800b6c0:	781b      	ldrb	r3, [r3, #0]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d102      	bne.n	800b6cc <alarm_start_it+0x4c>
    {
        alarm_stop();
 800b6c6:	f7ff ffaf 	bl	800b628 <alarm_stop>
        return;
 800b6ca:	e0c8      	b.n	800b85e <alarm_start_it+0x1de>
    }

    /* Stop any previous tone */
    (void)HAL_LPTIM_PWM_Stop_IT(ALARM_LPTIM, ALARM_CHANNEL);
 800b6cc:	4b65      	ldr	r3, [pc, #404]	@ (800b864 <alarm_start_it+0x1e4>)
 800b6ce:	2100      	movs	r1, #0
 800b6d0:	0018      	movs	r0, r3
 800b6d2:	f006 fb1b 	bl	8011d0c <HAL_LPTIM_PWM_Stop_IT>

    /*
     * Reset HAL state to allow reconfiguration.
     * HAL checks State and ChannelState before operations.
     */
    ALARM_LPTIM->State = HAL_LPTIM_STATE_READY;
 800b6d6:	4b63      	ldr	r3, [pc, #396]	@ (800b864 <alarm_start_it+0x1e4>)
 800b6d8:	2252      	movs	r2, #82	@ 0x52
 800b6da:	2101      	movs	r1, #1
 800b6dc:	5499      	strb	r1, [r3, r2]
    ALARM_LPTIM->ChannelState[0] = HAL_LPTIM_CHANNEL_STATE_READY;
 800b6de:	4b61      	ldr	r3, [pc, #388]	@ (800b864 <alarm_start_it+0x1e4>)
 800b6e0:	2253      	movs	r2, #83	@ 0x53
 800b6e2:	2101      	movs	r1, #1
 800b6e4:	5499      	strb	r1, [r3, r2]
     * ARR = ticks - 1  (16-bit, max 0xFFFF)
     * 
     * Datasheet formula: duty_cycle = (CCR / ARR) * 100 %
     * So for volume% duty: CCR = ARR * volume / 100
     */
    const uint32_t f = (uint32_t)freq_hz;
 800b6e6:	230e      	movs	r3, #14
 800b6e8:	18fb      	adds	r3, r7, r3
 800b6ea:	881b      	ldrh	r3, [r3, #0]
 800b6ec:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t ticks = (ALARM_LPTIM_CLK_HZ + (f / 2u)) / f;
 800b6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6f0:	085b      	lsrs	r3, r3, #1
 800b6f2:	4a5d      	ldr	r2, [pc, #372]	@ (800b868 <alarm_start_it+0x1e8>)
 800b6f4:	4694      	mov	ip, r2
 800b6f6:	4463      	add	r3, ip
 800b6f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b6fa:	0018      	movs	r0, r3
 800b6fc:	f7f4 fd2a 	bl	8000154 <__udivsi3>
 800b700:	0003      	movs	r3, r0
 800b702:	637b      	str	r3, [r7, #52]	@ 0x34

    if (ticks < 2u) ticks = 2u;
 800b704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b706:	2b01      	cmp	r3, #1
 800b708:	d801      	bhi.n	800b70e <alarm_start_it+0x8e>
 800b70a:	2302      	movs	r3, #2
 800b70c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (ticks > 65536u) ticks = 65536u;
 800b70e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b710:	2380      	movs	r3, #128	@ 0x80
 800b712:	025b      	lsls	r3, r3, #9
 800b714:	429a      	cmp	r2, r3
 800b716:	d902      	bls.n	800b71e <alarm_start_it+0x9e>
 800b718:	2380      	movs	r3, #128	@ 0x80
 800b71a:	025b      	lsls	r3, r3, #9
 800b71c:	637b      	str	r3, [r7, #52]	@ 0x34

    const uint32_t arr = ticks - 1u;
 800b71e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b720:	3b01      	subs	r3, #1
 800b722:	623b      	str	r3, [r7, #32]

    /* CCR = ARR * volume / 100 => duty = CCR/ARR = volume% */
    uint32_t pulse = (arr * (uint32_t)volume) / 100u;
 800b724:	260d      	movs	r6, #13
 800b726:	19bb      	adds	r3, r7, r6
 800b728:	781b      	ldrb	r3, [r3, #0]
 800b72a:	6a3a      	ldr	r2, [r7, #32]
 800b72c:	4353      	muls	r3, r2
 800b72e:	2164      	movs	r1, #100	@ 0x64
 800b730:	0018      	movs	r0, r3
 800b732:	f7f4 fd0f 	bl	8000154 <__udivsi3>
 800b736:	0003      	movs	r3, r0
 800b738:	633b      	str	r3, [r7, #48]	@ 0x30
    if (pulse == 0u && volume > 0u) pulse = 1u;
 800b73a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d105      	bne.n	800b74c <alarm_start_it+0xcc>
 800b740:	19bb      	adds	r3, r7, r6
 800b742:	781b      	ldrb	r3, [r3, #0]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d001      	beq.n	800b74c <alarm_start_it+0xcc>
 800b748:	2301      	movs	r3, #1
 800b74a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (pulse > arr) pulse = arr;
 800b74c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b74e:	6a3b      	ldr	r3, [r7, #32]
 800b750:	429a      	cmp	r2, r3
 800b752:	d901      	bls.n	800b758 <alarm_start_it+0xd8>
 800b754:	6a3b      	ldr	r3, [r7, #32]
 800b756:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update ARR via HAL - this also re-inits LPTIM with correct settings */
    ALARM_LPTIM->Init.Period = arr;
 800b758:	4b42      	ldr	r3, [pc, #264]	@ (800b864 <alarm_start_it+0x1e4>)
 800b75a:	6a3a      	ldr	r2, [r7, #32]
 800b75c:	621a      	str	r2, [r3, #32]
    if (HAL_LPTIM_Init(ALARM_LPTIM) != HAL_OK)
 800b75e:	4b41      	ldr	r3, [pc, #260]	@ (800b864 <alarm_start_it+0x1e4>)
 800b760:	0018      	movs	r0, r3
 800b762:	f005 ff17 	bl	8011594 <HAL_LPTIM_Init>
 800b766:	1e03      	subs	r3, r0, #0
 800b768:	d000      	beq.n	800b76c <alarm_start_it+0xec>
 800b76a:	e075      	b.n	800b858 <alarm_start_it+0x1d8>
        return;

    /* Configure pulse (CCR) */
    LPTIM_OC_ConfigTypeDef oc = {0};
 800b76c:	260c      	movs	r6, #12
 800b76e:	2108      	movs	r1, #8
 800b770:	1873      	adds	r3, r6, r1
 800b772:	19db      	adds	r3, r3, r7
 800b774:	0018      	movs	r0, r3
 800b776:	2308      	movs	r3, #8
 800b778:	001a      	movs	r2, r3
 800b77a:	2100      	movs	r1, #0
 800b77c:	f015 fac6 	bl	8020d0c <memset>
    oc.Pulse      = pulse;
 800b780:	2108      	movs	r1, #8
 800b782:	1873      	adds	r3, r6, r1
 800b784:	19db      	adds	r3, r3, r7
 800b786:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b788:	601a      	str	r2, [r3, #0]
    oc.OCPolarity = LPTIM_OCPOLARITY_HIGH;
 800b78a:	1873      	adds	r3, r6, r1
 800b78c:	19db      	adds	r3, r3, r7
 800b78e:	2200      	movs	r2, #0
 800b790:	605a      	str	r2, [r3, #4]
    if (HAL_LPTIM_OC_ConfigChannel(ALARM_LPTIM, &oc, ALARM_CHANNEL) != HAL_OK)
 800b792:	1873      	adds	r3, r6, r1
 800b794:	19d9      	adds	r1, r3, r7
 800b796:	4b33      	ldr	r3, [pc, #204]	@ (800b864 <alarm_start_it+0x1e4>)
 800b798:	2200      	movs	r2, #0
 800b79a:	0018      	movs	r0, r3
 800b79c:	f006 fc64 	bl	8012068 <HAL_LPTIM_OC_ConfigChannel>
 800b7a0:	1e03      	subs	r3, r0, #0
 800b7a2:	d15b      	bne.n	800b85c <alarm_start_it+0x1dc>
        return;

    /* Calculate number of periods for the requested duration */
    if (time_s > 3600.0f) time_s = 3600.0f;
 800b7a4:	4931      	ldr	r1, [pc, #196]	@ (800b86c <alarm_start_it+0x1ec>)
 800b7a6:	68b8      	ldr	r0, [r7, #8]
 800b7a8:	f7f4 feae 	bl	8000508 <__aeabi_fcmpgt>
 800b7ac:	1e03      	subs	r3, r0, #0
 800b7ae:	d001      	beq.n	800b7b4 <alarm_start_it+0x134>
 800b7b0:	4b2e      	ldr	r3, [pc, #184]	@ (800b86c <alarm_start_it+0x1ec>)
 800b7b2:	60bb      	str	r3, [r7, #8]
    uint32_t duration_ms = (uint32_t)(time_s * 1000.0f + 0.5f);
 800b7b4:	492e      	ldr	r1, [pc, #184]	@ (800b870 <alarm_start_it+0x1f0>)
 800b7b6:	68b8      	ldr	r0, [r7, #8]
 800b7b8:	f7f5 fcae 	bl	8001118 <__aeabi_fmul>
 800b7bc:	1c03      	adds	r3, r0, #0
 800b7be:	21fc      	movs	r1, #252	@ 0xfc
 800b7c0:	0589      	lsls	r1, r1, #22
 800b7c2:	1c18      	adds	r0, r3, #0
 800b7c4:	f7f5 f8e8 	bl	8000998 <__aeabi_fadd>
 800b7c8:	1c03      	adds	r3, r0, #0
 800b7ca:	1c18      	adds	r0, r3, #0
 800b7cc:	f7f4 ff40 	bl	8000650 <__aeabi_f2uiz>
 800b7d0:	0003      	movs	r3, r0
 800b7d2:	61fb      	str	r3, [r7, #28]

    uint64_t periods64 = ((uint64_t)f * (uint64_t)duration_ms + 999u) / 1000u;
 800b7d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7d6:	001c      	movs	r4, r3
 800b7d8:	2300      	movs	r3, #0
 800b7da:	001d      	movs	r5, r3
 800b7dc:	69fb      	ldr	r3, [r7, #28]
 800b7de:	603b      	str	r3, [r7, #0]
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	607b      	str	r3, [r7, #4]
 800b7e4:	683a      	ldr	r2, [r7, #0]
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	0020      	movs	r0, r4
 800b7ea:	0029      	movs	r1, r5
 800b7ec:	f7f4 ff02 	bl	80005f4 <__aeabi_lmul>
 800b7f0:	0002      	movs	r2, r0
 800b7f2:	000b      	movs	r3, r1
 800b7f4:	0010      	movs	r0, r2
 800b7f6:	0019      	movs	r1, r3
 800b7f8:	4a1e      	ldr	r2, [pc, #120]	@ (800b874 <alarm_start_it+0x1f4>)
 800b7fa:	2300      	movs	r3, #0
 800b7fc:	1880      	adds	r0, r0, r2
 800b7fe:	4159      	adcs	r1, r3
 800b800:	22fa      	movs	r2, #250	@ 0xfa
 800b802:	0092      	lsls	r2, r2, #2
 800b804:	2300      	movs	r3, #0
 800b806:	f7f4 fed5 	bl	80005b4 <__aeabi_uldivmod>
 800b80a:	0002      	movs	r2, r0
 800b80c:	000b      	movs	r3, r1
 800b80e:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b810:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (periods64 == 0u) periods64 = 1u;
 800b812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b814:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b816:	4313      	orrs	r3, r2
 800b818:	d103      	bne.n	800b822 <alarm_start_it+0x1a2>
 800b81a:	2201      	movs	r2, #1
 800b81c:	2300      	movs	r3, #0
 800b81e:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b820:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (periods64 > 0xFFFFFFFFu) periods64 = 0xFFFFFFFFu;
 800b822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b824:	2b00      	cmp	r3, #0
 800b826:	d004      	beq.n	800b832 <alarm_start_it+0x1b2>
 800b828:	2201      	movs	r2, #1
 800b82a:	4252      	negs	r2, r2
 800b82c:	2300      	movs	r3, #0
 800b82e:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b830:	62fb      	str	r3, [r7, #44]	@ 0x2c

    s_alarm_remaining_periods = (uint32_t)periods64;
 800b832:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b834:	4b10      	ldr	r3, [pc, #64]	@ (800b878 <alarm_start_it+0x1f8>)
 800b836:	601a      	str	r2, [r3, #0]
    s_alarm_active = 1u;
 800b838:	4b10      	ldr	r3, [pc, #64]	@ (800b87c <alarm_start_it+0x1fc>)
 800b83a:	2201      	movs	r2, #1
 800b83c:	701a      	strb	r2, [r3, #0]

    /* Start PWM with interrupts for auto-stop via ARRM callback */
    if (HAL_LPTIM_PWM_Start_IT(ALARM_LPTIM, ALARM_CHANNEL) != HAL_OK)
 800b83e:	4b09      	ldr	r3, [pc, #36]	@ (800b864 <alarm_start_it+0x1e4>)
 800b840:	2100      	movs	r1, #0
 800b842:	0018      	movs	r0, r3
 800b844:	f006 f942 	bl	8011acc <HAL_LPTIM_PWM_Start_IT>
 800b848:	1e03      	subs	r3, r0, #0
 800b84a:	d008      	beq.n	800b85e <alarm_start_it+0x1de>
    {
        s_alarm_active = 0u;
 800b84c:	4b0b      	ldr	r3, [pc, #44]	@ (800b87c <alarm_start_it+0x1fc>)
 800b84e:	2200      	movs	r2, #0
 800b850:	701a      	strb	r2, [r3, #0]
        return;
 800b852:	e004      	b.n	800b85e <alarm_start_it+0x1de>
        return;
 800b854:	46c0      	nop			@ (mov r8, r8)
 800b856:	e002      	b.n	800b85e <alarm_start_it+0x1de>
        return;
 800b858:	46c0      	nop			@ (mov r8, r8)
 800b85a:	e000      	b.n	800b85e <alarm_start_it+0x1de>
        return;
 800b85c:	46c0      	nop			@ (mov r8, r8)
    }
}
 800b85e:	46bd      	mov	sp, r7
 800b860:	b00f      	add	sp, #60	@ 0x3c
 800b862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b864:	200003ac 	.word	0x200003ac
 800b868:	000f4240 	.word	0x000f4240
 800b86c:	45610000 	.word	0x45610000
 800b870:	447a0000 	.word	0x447a0000
 800b874:	000003e7 	.word	0x000003e7
 800b878:	200022e4 	.word	0x200022e4
 800b87c:	200022e8 	.word	0x200022e8

0800b880 <HAL_LPTIM_AutoReloadMatchCallback>:

/* HAL callback - mus by povolen LPTIM2 IRQ + HAL_LPTIM_IRQHandler(&hlptim2) v ISR */
void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 800b880:	b580      	push	{r7, lr}
 800b882:	b082      	sub	sp, #8
 800b884:	af00      	add	r7, sp, #0
 800b886:	6078      	str	r0, [r7, #4]
    if (hlptim != ALARM_LPTIM) return;
 800b888:	687a      	ldr	r2, [r7, #4]
 800b88a:	4b0f      	ldr	r3, [pc, #60]	@ (800b8c8 <HAL_LPTIM_AutoReloadMatchCallback+0x48>)
 800b88c:	429a      	cmp	r2, r3
 800b88e:	d114      	bne.n	800b8ba <HAL_LPTIM_AutoReloadMatchCallback+0x3a>
    if (!s_alarm_active) return;
 800b890:	4b0e      	ldr	r3, [pc, #56]	@ (800b8cc <HAL_LPTIM_AutoReloadMatchCallback+0x4c>)
 800b892:	781b      	ldrb	r3, [r3, #0]
 800b894:	b2db      	uxtb	r3, r3
 800b896:	2b00      	cmp	r3, #0
 800b898:	d011      	beq.n	800b8be <HAL_LPTIM_AutoReloadMatchCallback+0x3e>

    if (s_alarm_remaining_periods > 0u)
 800b89a:	4b0d      	ldr	r3, [pc, #52]	@ (800b8d0 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d004      	beq.n	800b8ac <HAL_LPTIM_AutoReloadMatchCallback+0x2c>
        s_alarm_remaining_periods--;
 800b8a2:	4b0b      	ldr	r3, [pc, #44]	@ (800b8d0 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	1e5a      	subs	r2, r3, #1
 800b8a8:	4b09      	ldr	r3, [pc, #36]	@ (800b8d0 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800b8aa:	601a      	str	r2, [r3, #0]

    if (s_alarm_remaining_periods == 0u)
 800b8ac:	4b08      	ldr	r3, [pc, #32]	@ (800b8d0 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d105      	bne.n	800b8c0 <HAL_LPTIM_AutoReloadMatchCallback+0x40>
        alarm_stop_from_isr();
 800b8b4:	f7ff fece 	bl	800b654 <alarm_stop_from_isr>
 800b8b8:	e002      	b.n	800b8c0 <HAL_LPTIM_AutoReloadMatchCallback+0x40>
    if (hlptim != ALARM_LPTIM) return;
 800b8ba:	46c0      	nop			@ (mov r8, r8)
 800b8bc:	e000      	b.n	800b8c0 <HAL_LPTIM_AutoReloadMatchCallback+0x40>
    if (!s_alarm_active) return;
 800b8be:	46c0      	nop			@ (mov r8, r8)
}
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	b002      	add	sp, #8
 800b8c4:	bd80      	pop	{r7, pc}
 800b8c6:	46c0      	nop			@ (mov r8, r8)
 800b8c8:	200003ac 	.word	0x200003ac
 800b8cc:	200022e8 	.word	0x200022e8
 800b8d0:	200022e4 	.word	0x200022e4

0800b8d4 <BEEP>:
 * @param freq_hz Frekvencia v Hz
 * @param volume Duty 0-50 (%) (50% = max)
 * @param time_s Trvanie v s
 */
void BEEP(uint16_t freq_hz, uint8_t volume, float time_s)
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	b084      	sub	sp, #16
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	603a      	str	r2, [r7, #0]
 800b8dc:	1dbb      	adds	r3, r7, #6
 800b8de:	1c02      	adds	r2, r0, #0
 800b8e0:	801a      	strh	r2, [r3, #0]
 800b8e2:	1d7b      	adds	r3, r7, #5
 800b8e4:	1c0a      	adds	r2, r1, #0
 800b8e6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b8e8:	f3ef 8305 	mrs	r3, IPSR
 800b8ec:	60fb      	str	r3, [r7, #12]
  return(result);
 800b8ee:	68fb      	ldr	r3, [r7, #12]
    /* If called from interrupt context, only stash params; run from main loop via BEEP_Task(). */
    if (__get_IPSR() != 0u)
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d00e      	beq.n	800b912 <BEEP+0x3e>
    {
        s_alarm_req_freq_hz = freq_hz;
 800b8f4:	4b0c      	ldr	r3, [pc, #48]	@ (800b928 <BEEP+0x54>)
 800b8f6:	1dba      	adds	r2, r7, #6
 800b8f8:	8812      	ldrh	r2, [r2, #0]
 800b8fa:	801a      	strh	r2, [r3, #0]
        s_alarm_req_volume  = volume;
 800b8fc:	4b0b      	ldr	r3, [pc, #44]	@ (800b92c <BEEP+0x58>)
 800b8fe:	1d7a      	adds	r2, r7, #5
 800b900:	7812      	ldrb	r2, [r2, #0]
 800b902:	701a      	strb	r2, [r3, #0]
        s_alarm_req_time_s  = time_s;
 800b904:	4b0a      	ldr	r3, [pc, #40]	@ (800b930 <BEEP+0x5c>)
 800b906:	683a      	ldr	r2, [r7, #0]
 800b908:	601a      	str	r2, [r3, #0]
        s_alarm_pending = 1u;
 800b90a:	4b0a      	ldr	r3, [pc, #40]	@ (800b934 <BEEP+0x60>)
 800b90c:	2201      	movs	r2, #1
 800b90e:	701a      	strb	r2, [r3, #0]
        return;
 800b910:	e007      	b.n	800b922 <BEEP+0x4e>
    }

    alarm_start_it(freq_hz, volume, time_s);
 800b912:	683a      	ldr	r2, [r7, #0]
 800b914:	1d7b      	adds	r3, r7, #5
 800b916:	7819      	ldrb	r1, [r3, #0]
 800b918:	1dbb      	adds	r3, r7, #6
 800b91a:	881b      	ldrh	r3, [r3, #0]
 800b91c:	0018      	movs	r0, r3
 800b91e:	f7ff feaf 	bl	800b680 <alarm_start_it>
}
 800b922:	46bd      	mov	sp, r7
 800b924:	b004      	add	sp, #16
 800b926:	bd80      	pop	{r7, pc}
 800b928:	200022ea 	.word	0x200022ea
 800b92c:	200022ec 	.word	0x200022ec
 800b930:	200022f0 	.word	0x200022f0
 800b934:	200022e9 	.word	0x200022e9

0800b938 <BEEP_Task>:

void BEEP_Task(void)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	af00      	add	r7, sp, #0
    if (s_alarm_pending == 0u)
 800b93c:	4b0a      	ldr	r3, [pc, #40]	@ (800b968 <BEEP_Task+0x30>)
 800b93e:	781b      	ldrb	r3, [r3, #0]
 800b940:	b2db      	uxtb	r3, r3
 800b942:	2b00      	cmp	r3, #0
 800b944:	d00c      	beq.n	800b960 <BEEP_Task+0x28>
        return;

    s_alarm_pending = 0u;
 800b946:	4b08      	ldr	r3, [pc, #32]	@ (800b968 <BEEP_Task+0x30>)
 800b948:	2200      	movs	r2, #0
 800b94a:	701a      	strb	r2, [r3, #0]
    alarm_start_it(s_alarm_req_freq_hz, s_alarm_req_volume, s_alarm_req_time_s);
 800b94c:	4b07      	ldr	r3, [pc, #28]	@ (800b96c <BEEP_Task+0x34>)
 800b94e:	8818      	ldrh	r0, [r3, #0]
 800b950:	4b07      	ldr	r3, [pc, #28]	@ (800b970 <BEEP_Task+0x38>)
 800b952:	7819      	ldrb	r1, [r3, #0]
 800b954:	4b07      	ldr	r3, [pc, #28]	@ (800b974 <BEEP_Task+0x3c>)
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	1c1a      	adds	r2, r3, #0
 800b95a:	f7ff fe91 	bl	800b680 <alarm_start_it>
 800b95e:	e000      	b.n	800b962 <BEEP_Task+0x2a>
        return;
 800b960:	46c0      	nop			@ (mov r8, r8)
}
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}
 800b966:	46c0      	nop			@ (mov r8, r8)
 800b968:	200022e9 	.word	0x200022e9
 800b96c:	200022ea 	.word	0x200022ea
 800b970:	200022ec 	.word	0x200022ec
 800b974:	200022f0 	.word	0x200022f0

0800b978 <ANALOG_CalcVddaFromVrefint>:
static void ANALOG_ConfigChannel(uint32_t channel);
static float ANALOG_CalcVddaFromVrefint(uint32_t vrefint_adc);
static void ANALOG_StartStep(analog_step_t step);

static float ANALOG_CalcVddaFromVrefint(uint32_t vrefint_adc)
{
 800b978:	b590      	push	{r4, r7, lr}
 800b97a:	b085      	sub	sp, #20
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
    uint16_t vrefint_cal = *VREFINT_CAL_ADDR;
 800b980:	4a1b      	ldr	r2, [pc, #108]	@ (800b9f0 <ANALOG_CalcVddaFromVrefint+0x78>)
 800b982:	210a      	movs	r1, #10
 800b984:	187b      	adds	r3, r7, r1
 800b986:	8812      	ldrh	r2, [r2, #0]
 800b988:	801a      	strh	r2, [r3, #0]
    if (vrefint_adc == 0U || vrefint_cal == 0U)
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d003      	beq.n	800b998 <ANALOG_CalcVddaFromVrefint+0x20>
 800b990:	187b      	adds	r3, r7, r1
 800b992:	881b      	ldrh	r3, [r3, #0]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d101      	bne.n	800b99c <ANALOG_CalcVddaFromVrefint+0x24>
        return ANALOG_VREF;
 800b998:	4b16      	ldr	r3, [pc, #88]	@ (800b9f4 <ANALOG_CalcVddaFromVrefint+0x7c>)
 800b99a:	e025      	b.n	800b9e8 <ANALOG_CalcVddaFromVrefint+0x70>

    float vdda = ((float)VREFINT_CAL_VREF / 1000.0f) * ((float)vrefint_cal / (float)vrefint_adc);
 800b99c:	230a      	movs	r3, #10
 800b99e:	18fb      	adds	r3, r7, r3
 800b9a0:	881b      	ldrh	r3, [r3, #0]
 800b9a2:	0018      	movs	r0, r3
 800b9a4:	f7f5 fffc 	bl	80019a0 <__aeabi_ui2f>
 800b9a8:	1c04      	adds	r4, r0, #0
 800b9aa:	6878      	ldr	r0, [r7, #4]
 800b9ac:	f7f5 fff8 	bl	80019a0 <__aeabi_ui2f>
 800b9b0:	1c03      	adds	r3, r0, #0
 800b9b2:	1c19      	adds	r1, r3, #0
 800b9b4:	1c20      	adds	r0, r4, #0
 800b9b6:	f7f5 f9e1 	bl	8000d7c <__aeabi_fdiv>
 800b9ba:	1c03      	adds	r3, r0, #0
 800b9bc:	490e      	ldr	r1, [pc, #56]	@ (800b9f8 <ANALOG_CalcVddaFromVrefint+0x80>)
 800b9be:	1c18      	adds	r0, r3, #0
 800b9c0:	f7f5 fbaa 	bl	8001118 <__aeabi_fmul>
 800b9c4:	1c03      	adds	r3, r0, #0
 800b9c6:	60fb      	str	r3, [r7, #12]

    /* sanity */
    if (vdda < 2.0f || vdda > 3.6f)
 800b9c8:	2180      	movs	r1, #128	@ 0x80
 800b9ca:	05c9      	lsls	r1, r1, #23
 800b9cc:	68f8      	ldr	r0, [r7, #12]
 800b9ce:	f7f4 fd87 	bl	80004e0 <__aeabi_fcmplt>
 800b9d2:	1e03      	subs	r3, r0, #0
 800b9d4:	d105      	bne.n	800b9e2 <ANALOG_CalcVddaFromVrefint+0x6a>
 800b9d6:	4909      	ldr	r1, [pc, #36]	@ (800b9fc <ANALOG_CalcVddaFromVrefint+0x84>)
 800b9d8:	68f8      	ldr	r0, [r7, #12]
 800b9da:	f7f4 fd95 	bl	8000508 <__aeabi_fcmpgt>
 800b9de:	1e03      	subs	r3, r0, #0
 800b9e0:	d001      	beq.n	800b9e6 <ANALOG_CalcVddaFromVrefint+0x6e>
        vdda = ANALOG_VREF;
 800b9e2:	4b04      	ldr	r3, [pc, #16]	@ (800b9f4 <ANALOG_CalcVddaFromVrefint+0x7c>)
 800b9e4:	60fb      	str	r3, [r7, #12]

    return vdda;
 800b9e6:	68fb      	ldr	r3, [r7, #12]
}
 800b9e8:	1c18      	adds	r0, r3, #0
 800b9ea:	46bd      	mov	sp, r7
 800b9ec:	b005      	add	sp, #20
 800b9ee:	bd90      	pop	{r4, r7, pc}
 800b9f0:	1fff6ea4 	.word	0x1fff6ea4
 800b9f4:	40533333 	.word	0x40533333
 800b9f8:	40400000 	.word	0x40400000
 800b9fc:	40666666 	.word	0x40666666

0800ba00 <ANALOG_Init>:

void ANALOG_Init(ADC_HandleTypeDef *hadc)
{
 800ba00:	b580      	push	{r7, lr}
 800ba02:	b082      	sub	sp, #8
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	6078      	str	r0, [r7, #4]
    s_hadc = hadc;
 800ba08:	4b09      	ldr	r3, [pc, #36]	@ (800ba30 <ANALOG_Init+0x30>)
 800ba0a:	687a      	ldr	r2, [r7, #4]
 800ba0c:	601a      	str	r2, [r3, #0]

    (void)HAL_ADC_Stop(s_hadc);
 800ba0e:	4b08      	ldr	r3, [pc, #32]	@ (800ba30 <ANALOG_Init+0x30>)
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	0018      	movs	r0, r3
 800ba14:	f002 fecc 	bl	800e7b0 <HAL_ADC_Stop>
    (void)HAL_ADCEx_Calibration_Start(s_hadc);
 800ba18:	4b05      	ldr	r3, [pc, #20]	@ (800ba30 <ANALOG_Init+0x30>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	0018      	movs	r0, r3
 800ba1e:	f003 fdf9 	bl	800f614 <HAL_ADCEx_Calibration_Start>

    /* Start first background update (non-blocking) */
    ANALOG_RequestUpdate();
 800ba22:	f000 f8a9 	bl	800bb78 <ANALOG_RequestUpdate>
}
 800ba26:	46c0      	nop			@ (mov r8, r8)
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	b002      	add	sp, #8
 800ba2c:	bd80      	pop	{r7, pc}
 800ba2e:	46c0      	nop			@ (mov r8, r8)
 800ba30:	200022f4 	.word	0x200022f4

0800ba34 <ANALOG_ConfigChannel>:

static void ANALOG_ConfigChannel(uint32_t channel)
{
 800ba34:	b590      	push	{r4, r7, lr}
 800ba36:	b087      	sub	sp, #28
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 800ba3c:	240c      	movs	r4, #12
 800ba3e:	193b      	adds	r3, r7, r4
 800ba40:	0018      	movs	r0, r3
 800ba42:	230c      	movs	r3, #12
 800ba44:	001a      	movs	r2, r3
 800ba46:	2100      	movs	r1, #0
 800ba48:	f015 f960 	bl	8020d0c <memset>

    sConfig.Channel = channel;
 800ba4c:	0021      	movs	r1, r4
 800ba4e:	187b      	adds	r3, r7, r1
 800ba50:	687a      	ldr	r2, [r7, #4]
 800ba52:	601a      	str	r2, [r3, #0]
    /* main.c config: ScanConvMode = ADC_SCAN_SEQ_FIXED -> rank fixed by channel number */
    sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800ba54:	187b      	adds	r3, r7, r1
 800ba56:	2201      	movs	r2, #1
 800ba58:	605a      	str	r2, [r3, #4]
    sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800ba5a:	187b      	adds	r3, r7, r1
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	609a      	str	r2, [r3, #8]
     * Then PollForConversion() returns the first rank repeatedly and all our
     * reads look identical.
     *
     * Force single-channel selection by overwriting CHSELR.
     */
    (void)HAL_ADC_ConfigChannel(s_hadc, &sConfig);
 800ba60:	4b08      	ldr	r3, [pc, #32]	@ (800ba84 <ANALOG_ConfigChannel+0x50>)
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	187a      	adds	r2, r7, r1
 800ba66:	0011      	movs	r1, r2
 800ba68:	0018      	movs	r0, r3
 800ba6a:	f003 f8ef 	bl	800ec4c <HAL_ADC_ConfigChannel>
    s_hadc->Instance->CHSELR = (channel & ADC_CHSELR_CHSEL);
 800ba6e:	4b05      	ldr	r3, [pc, #20]	@ (800ba84 <ANALOG_ConfigChannel+0x50>)
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	687a      	ldr	r2, [r7, #4]
 800ba76:	0252      	lsls	r2, r2, #9
 800ba78:	0a52      	lsrs	r2, r2, #9
 800ba7a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800ba7c:	46c0      	nop			@ (mov r8, r8)
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	b007      	add	sp, #28
 800ba82:	bd90      	pop	{r4, r7, pc}
 800ba84:	200022f4 	.word	0x200022f4

0800ba88 <ANALOG_StartStep>:

static void ANALOG_StartStep(analog_step_t step)
{
 800ba88:	b580      	push	{r7, lr}
 800ba8a:	b082      	sub	sp, #8
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	0002      	movs	r2, r0
 800ba90:	1dfb      	adds	r3, r7, #7
 800ba92:	701a      	strb	r2, [r3, #0]
    if (s_hadc == NULL)
 800ba94:	4b2e      	ldr	r3, [pc, #184]	@ (800bb50 <ANALOG_StartStep+0xc8>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d053      	beq.n	800bb44 <ANALOG_StartStep+0xbc>
        return;

    s_step = step;
 800ba9c:	4b2d      	ldr	r3, [pc, #180]	@ (800bb54 <ANALOG_StartStep+0xcc>)
 800ba9e:	1dfa      	adds	r2, r7, #7
 800baa0:	7812      	ldrb	r2, [r2, #0]
 800baa2:	701a      	strb	r2, [r3, #0]
    s_accum = 0U;
 800baa4:	4b2c      	ldr	r3, [pc, #176]	@ (800bb58 <ANALOG_StartStep+0xd0>)
 800baa6:	2200      	movs	r2, #0
 800baa8:	601a      	str	r2, [r3, #0]

    switch (step)
 800baaa:	1dfb      	adds	r3, r7, #7
 800baac:	781b      	ldrb	r3, [r3, #0]
 800baae:	2b04      	cmp	r3, #4
 800bab0:	d020      	beq.n	800baf4 <ANALOG_StartStep+0x6c>
 800bab2:	dc27      	bgt.n	800bb04 <ANALOG_StartStep+0x7c>
 800bab4:	2b03      	cmp	r3, #3
 800bab6:	d015      	beq.n	800bae4 <ANALOG_StartStep+0x5c>
 800bab8:	dc24      	bgt.n	800bb04 <ANALOG_StartStep+0x7c>
 800baba:	2b01      	cmp	r3, #1
 800babc:	d002      	beq.n	800bac4 <ANALOG_StartStep+0x3c>
 800babe:	2b02      	cmp	r3, #2
 800bac0:	d008      	beq.n	800bad4 <ANALOG_StartStep+0x4c>
 800bac2:	e01f      	b.n	800bb04 <ANALOG_StartStep+0x7c>
    {
        case ANALOG_STEP_VREFINT:
            s_samples_left = (uint32_t)ANALOG_VREF_SAMPLES;
 800bac4:	4b25      	ldr	r3, [pc, #148]	@ (800bb5c <ANALOG_StartStep+0xd4>)
 800bac6:	2204      	movs	r2, #4
 800bac8:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ADC_CHANNEL_VREFINT);
 800baca:	4b25      	ldr	r3, [pc, #148]	@ (800bb60 <ANALOG_StartStep+0xd8>)
 800bacc:	0018      	movs	r0, r3
 800bace:	f7ff ffb1 	bl	800ba34 <ANALOG_ConfigChannel>
            break;
 800bad2:	e01b      	b.n	800bb0c <ANALOG_StartStep+0x84>

        case ANALOG_STEP_BAT_DUMMY:
            /* PB0/ADC1_IN17: dummy shot after channel switch (no scan used) */
            s_samples_left = 1U;
 800bad4:	4b21      	ldr	r3, [pc, #132]	@ (800bb5c <ANALOG_StartStep+0xd4>)
 800bad6:	2201      	movs	r2, #1
 800bad8:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ANALOG_BAT_CHANNEL);
 800bada:	4b22      	ldr	r3, [pc, #136]	@ (800bb64 <ANALOG_StartStep+0xdc>)
 800badc:	0018      	movs	r0, r3
 800bade:	f7ff ffa9 	bl	800ba34 <ANALOG_ConfigChannel>
            break;
 800bae2:	e013      	b.n	800bb0c <ANALOG_StartStep+0x84>

        case ANALOG_STEP_BAT:
            s_samples_left = (uint32_t)ANALOG_NUM_SAMPLES;
 800bae4:	4b1d      	ldr	r3, [pc, #116]	@ (800bb5c <ANALOG_StartStep+0xd4>)
 800bae6:	220a      	movs	r2, #10
 800bae8:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ANALOG_BAT_CHANNEL);
 800baea:	4b1e      	ldr	r3, [pc, #120]	@ (800bb64 <ANALOG_StartStep+0xdc>)
 800baec:	0018      	movs	r0, r3
 800baee:	f7ff ffa1 	bl	800ba34 <ANALOG_ConfigChannel>
            break;
 800baf2:	e00b      	b.n	800bb0c <ANALOG_StartStep+0x84>

        case ANALOG_STEP_LIGHT:
            s_samples_left = (uint32_t)ANALOG_NUM_SAMPLES;
 800baf4:	4b19      	ldr	r3, [pc, #100]	@ (800bb5c <ANALOG_StartStep+0xd4>)
 800baf6:	220a      	movs	r2, #10
 800baf8:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ANALOG_LIGHT_CHANNEL);
 800bafa:	4b1b      	ldr	r3, [pc, #108]	@ (800bb68 <ANALOG_StartStep+0xe0>)
 800bafc:	0018      	movs	r0, r3
 800bafe:	f7ff ff99 	bl	800ba34 <ANALOG_ConfigChannel>
            break;
 800bb02:	e003      	b.n	800bb0c <ANALOG_StartStep+0x84>

        default:
            s_samples_left = 0U;
 800bb04:	4b15      	ldr	r3, [pc, #84]	@ (800bb5c <ANALOG_StartStep+0xd4>)
 800bb06:	2200      	movs	r2, #0
 800bb08:	601a      	str	r2, [r3, #0]
            break;
 800bb0a:	46c0      	nop			@ (mov r8, r8)
    }

    if (s_samples_left == 0U)
 800bb0c:	4b13      	ldr	r3, [pc, #76]	@ (800bb5c <ANALOG_StartStep+0xd4>)
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d019      	beq.n	800bb48 <ANALOG_StartStep+0xc0>
        return;

    /* Start single-shot conversion (non-blocking). */
    if (HAL_ADC_Start(s_hadc) != HAL_OK)
 800bb14:	4b0e      	ldr	r3, [pc, #56]	@ (800bb50 <ANALOG_StartStep+0xc8>)
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	0018      	movs	r0, r3
 800bb1a:	f002 fdfb 	bl	800e714 <HAL_ADC_Start>
 800bb1e:	1e03      	subs	r3, r0, #0
 800bb20:	d00c      	beq.n	800bb3c <ANALOG_StartStep+0xb4>
    {
        s_step = ANALOG_STEP_IDLE;
 800bb22:	4b0c      	ldr	r3, [pc, #48]	@ (800bb54 <ANALOG_StartStep+0xcc>)
 800bb24:	2200      	movs	r2, #0
 800bb26:	701a      	strb	r2, [r3, #0]
        s_busy = 0U;
 800bb28:	4b10      	ldr	r3, [pc, #64]	@ (800bb6c <ANALOG_StartStep+0xe4>)
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	701a      	strb	r2, [r3, #0]
        s_update_requested = 0U;
 800bb2e:	4b10      	ldr	r3, [pc, #64]	@ (800bb70 <ANALOG_StartStep+0xe8>)
 800bb30:	2200      	movs	r2, #0
 800bb32:	701a      	strb	r2, [r3, #0]
        s_conv_running = 0U;
 800bb34:	4b0f      	ldr	r3, [pc, #60]	@ (800bb74 <ANALOG_StartStep+0xec>)
 800bb36:	2200      	movs	r2, #0
 800bb38:	701a      	strb	r2, [r3, #0]
        return;
 800bb3a:	e006      	b.n	800bb4a <ANALOG_StartStep+0xc2>
    }
    s_conv_running = 1U;
 800bb3c:	4b0d      	ldr	r3, [pc, #52]	@ (800bb74 <ANALOG_StartStep+0xec>)
 800bb3e:	2201      	movs	r2, #1
 800bb40:	701a      	strb	r2, [r3, #0]
 800bb42:	e002      	b.n	800bb4a <ANALOG_StartStep+0xc2>
        return;
 800bb44:	46c0      	nop			@ (mov r8, r8)
 800bb46:	e000      	b.n	800bb4a <ANALOG_StartStep+0xc2>
        return;
 800bb48:	46c0      	nop			@ (mov r8, r8)
}
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	b002      	add	sp, #8
 800bb4e:	bd80      	pop	{r7, pc}
 800bb50:	200022f4 	.word	0x200022f4
 800bb54:	2000230c 	.word	0x2000230c
 800bb58:	20002310 	.word	0x20002310
 800bb5c:	20002314 	.word	0x20002314
 800bb60:	b0001000 	.word	0xb0001000
 800bb64:	44020000 	.word	0x44020000
 800bb68:	38004000 	.word	0x38004000
 800bb6c:	20002318 	.word	0x20002318
 800bb70:	20002319 	.word	0x20002319
 800bb74:	20002320 	.word	0x20002320

0800bb78 <ANALOG_RequestUpdate>:

void ANALOG_RequestUpdate(void)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	af00      	add	r7, sp, #0
    s_update_requested = 1U;
 800bb7c:	4b02      	ldr	r3, [pc, #8]	@ (800bb88 <ANALOG_RequestUpdate+0x10>)
 800bb7e:	2201      	movs	r2, #1
 800bb80:	701a      	strb	r2, [r3, #0]
}
 800bb82:	46c0      	nop			@ (mov r8, r8)
 800bb84:	46bd      	mov	sp, r7
 800bb86:	bd80      	pop	{r7, pc}
 800bb88:	20002319 	.word	0x20002319

0800bb8c <ANALOG_Task>:
{
    return s_busy;
}

void ANALOG_Task(void)
{
 800bb8c:	b5b0      	push	{r4, r5, r7, lr}
 800bb8e:	b08a      	sub	sp, #40	@ 0x28
 800bb90:	af00      	add	r7, sp, #0
    /* Start a new non-blocking sequence if requested */
    if ((s_hadc != NULL) && (s_busy == 0U) && (s_update_requested != 0U))
 800bb92:	4b9e      	ldr	r3, [pc, #632]	@ (800be0c <ANALOG_Task+0x280>)
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d016      	beq.n	800bbc8 <ANALOG_Task+0x3c>
 800bb9a:	4b9d      	ldr	r3, [pc, #628]	@ (800be10 <ANALOG_Task+0x284>)
 800bb9c:	781b      	ldrb	r3, [r3, #0]
 800bb9e:	b2db      	uxtb	r3, r3
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d111      	bne.n	800bbc8 <ANALOG_Task+0x3c>
 800bba4:	4b9b      	ldr	r3, [pc, #620]	@ (800be14 <ANALOG_Task+0x288>)
 800bba6:	781b      	ldrb	r3, [r3, #0]
 800bba8:	b2db      	uxtb	r3, r3
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d00c      	beq.n	800bbc8 <ANALOG_Task+0x3c>
    {
        s_busy = 1U;
 800bbae:	4b98      	ldr	r3, [pc, #608]	@ (800be10 <ANALOG_Task+0x284>)
 800bbb0:	2201      	movs	r2, #1
 800bbb2:	701a      	strb	r2, [r3, #0]
        s_conv_running = 0U;
 800bbb4:	4b98      	ldr	r3, [pc, #608]	@ (800be18 <ANALOG_Task+0x28c>)
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	701a      	strb	r2, [r3, #0]
        s_update_requested = 0U;
 800bbba:	4b96      	ldr	r3, [pc, #600]	@ (800be14 <ANALOG_Task+0x288>)
 800bbbc:	2200      	movs	r2, #0
 800bbbe:	701a      	strb	r2, [r3, #0]
        ANALOG_StartStep(ANALOG_STEP_VREFINT);
 800bbc0:	2001      	movs	r0, #1
 800bbc2:	f7ff ff61 	bl	800ba88 <ANALOG_StartStep>
        return;
 800bbc6:	e11e      	b.n	800be06 <ANALOG_Task+0x27a>
    }

    /* Progress conversion state machine without blocking */
    if ((s_hadc != NULL) && (s_busy != 0U) && (s_conv_running != 0U))
 800bbc8:	4b90      	ldr	r3, [pc, #576]	@ (800be0c <ANALOG_Task+0x280>)
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d100      	bne.n	800bbd2 <ANALOG_Task+0x46>
 800bbd0:	e119      	b.n	800be06 <ANALOG_Task+0x27a>
 800bbd2:	4b8f      	ldr	r3, [pc, #572]	@ (800be10 <ANALOG_Task+0x284>)
 800bbd4:	781b      	ldrb	r3, [r3, #0]
 800bbd6:	b2db      	uxtb	r3, r3
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d100      	bne.n	800bbde <ANALOG_Task+0x52>
 800bbdc:	e113      	b.n	800be06 <ANALOG_Task+0x27a>
 800bbde:	4b8e      	ldr	r3, [pc, #568]	@ (800be18 <ANALOG_Task+0x28c>)
 800bbe0:	781b      	ldrb	r3, [r3, #0]
 800bbe2:	b2db      	uxtb	r3, r3
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d100      	bne.n	800bbea <ANALOG_Task+0x5e>
 800bbe8:	e10d      	b.n	800be06 <ANALOG_Task+0x27a>
    {
        HAL_StatusTypeDef st = HAL_ADC_PollForConversion(s_hadc, 0U);
 800bbea:	4b88      	ldr	r3, [pc, #544]	@ (800be0c <ANALOG_Task+0x280>)
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	251f      	movs	r5, #31
 800bbf0:	197c      	adds	r4, r7, r5
 800bbf2:	2100      	movs	r1, #0
 800bbf4:	0018      	movs	r0, r3
 800bbf6:	f002 fe17 	bl	800e828 <HAL_ADC_PollForConversion>
 800bbfa:	0003      	movs	r3, r0
 800bbfc:	7023      	strb	r3, [r4, #0]
        if (st == HAL_TIMEOUT)
 800bbfe:	197b      	adds	r3, r7, r5
 800bc00:	781b      	ldrb	r3, [r3, #0]
 800bc02:	2b03      	cmp	r3, #3
 800bc04:	d100      	bne.n	800bc08 <ANALOG_Task+0x7c>
 800bc06:	e0fd      	b.n	800be04 <ANALOG_Task+0x278>
        {
            return; /* not ready yet */
        }

        if (st != HAL_OK)
 800bc08:	197b      	adds	r3, r7, r5
 800bc0a:	781b      	ldrb	r3, [r3, #0]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d00e      	beq.n	800bc2e <ANALOG_Task+0xa2>
        {
            (void)HAL_ADC_Stop(s_hadc);
 800bc10:	4b7e      	ldr	r3, [pc, #504]	@ (800be0c <ANALOG_Task+0x280>)
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	0018      	movs	r0, r3
 800bc16:	f002 fdcb 	bl	800e7b0 <HAL_ADC_Stop>
            s_step = ANALOG_STEP_IDLE;
 800bc1a:	4b80      	ldr	r3, [pc, #512]	@ (800be1c <ANALOG_Task+0x290>)
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	701a      	strb	r2, [r3, #0]
            s_busy = 0U;
 800bc20:	4b7b      	ldr	r3, [pc, #492]	@ (800be10 <ANALOG_Task+0x284>)
 800bc22:	2200      	movs	r2, #0
 800bc24:	701a      	strb	r2, [r3, #0]
            s_conv_running = 0U;
 800bc26:	4b7c      	ldr	r3, [pc, #496]	@ (800be18 <ANALOG_Task+0x28c>)
 800bc28:	2200      	movs	r2, #0
 800bc2a:	701a      	strb	r2, [r3, #0]
            return;
 800bc2c:	e0eb      	b.n	800be06 <ANALOG_Task+0x27a>
        }

        uint32_t v = HAL_ADC_GetValue(s_hadc);
 800bc2e:	4b77      	ldr	r3, [pc, #476]	@ (800be0c <ANALOG_Task+0x280>)
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	0018      	movs	r0, r3
 800bc34:	f002 fe8c 	bl	800e950 <HAL_ADC_GetValue>
 800bc38:	0003      	movs	r3, r0
 800bc3a:	61bb      	str	r3, [r7, #24]
        (void)HAL_ADC_Stop(s_hadc);
 800bc3c:	4b73      	ldr	r3, [pc, #460]	@ (800be0c <ANALOG_Task+0x280>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	0018      	movs	r0, r3
 800bc42:	f002 fdb5 	bl	800e7b0 <HAL_ADC_Stop>
        s_conv_running = 0U;
 800bc46:	4b74      	ldr	r3, [pc, #464]	@ (800be18 <ANALOG_Task+0x28c>)
 800bc48:	2200      	movs	r2, #0
 800bc4a:	701a      	strb	r2, [r3, #0]

        /* Dummy shot for IN17 after channel switch */
        if (s_step == ANALOG_STEP_BAT_DUMMY)
 800bc4c:	4b73      	ldr	r3, [pc, #460]	@ (800be1c <ANALOG_Task+0x290>)
 800bc4e:	781b      	ldrb	r3, [r3, #0]
 800bc50:	b2db      	uxtb	r3, r3
 800bc52:	2b02      	cmp	r3, #2
 800bc54:	d103      	bne.n	800bc5e <ANALOG_Task+0xd2>
        {
            ANALOG_StartStep(ANALOG_STEP_BAT);
 800bc56:	2003      	movs	r0, #3
 800bc58:	f7ff ff16 	bl	800ba88 <ANALOG_StartStep>
            return;
 800bc5c:	e0d3      	b.n	800be06 <ANALOG_Task+0x27a>
        }

        s_accum += v;
 800bc5e:	4b70      	ldr	r3, [pc, #448]	@ (800be20 <ANALOG_Task+0x294>)
 800bc60:	681a      	ldr	r2, [r3, #0]
 800bc62:	69bb      	ldr	r3, [r7, #24]
 800bc64:	18d2      	adds	r2, r2, r3
 800bc66:	4b6e      	ldr	r3, [pc, #440]	@ (800be20 <ANALOG_Task+0x294>)
 800bc68:	601a      	str	r2, [r3, #0]
        if (s_samples_left > 0U)
 800bc6a:	4b6e      	ldr	r3, [pc, #440]	@ (800be24 <ANALOG_Task+0x298>)
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d004      	beq.n	800bc7c <ANALOG_Task+0xf0>
            s_samples_left--;
 800bc72:	4b6c      	ldr	r3, [pc, #432]	@ (800be24 <ANALOG_Task+0x298>)
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	1e5a      	subs	r2, r3, #1
 800bc78:	4b6a      	ldr	r3, [pc, #424]	@ (800be24 <ANALOG_Task+0x298>)
 800bc7a:	601a      	str	r2, [r3, #0]

        if (s_samples_left > 0U)
 800bc7c:	4b69      	ldr	r3, [pc, #420]	@ (800be24 <ANALOG_Task+0x298>)
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d011      	beq.n	800bca8 <ANALOG_Task+0x11c>
        {
            /* next sample on same channel */
            if (HAL_ADC_Start(s_hadc) == HAL_OK)
 800bc84:	4b61      	ldr	r3, [pc, #388]	@ (800be0c <ANALOG_Task+0x280>)
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	0018      	movs	r0, r3
 800bc8a:	f002 fd43 	bl	800e714 <HAL_ADC_Start>
 800bc8e:	1e03      	subs	r3, r0, #0
 800bc90:	d103      	bne.n	800bc9a <ANALOG_Task+0x10e>
                s_conv_running = 1U;
 800bc92:	4b61      	ldr	r3, [pc, #388]	@ (800be18 <ANALOG_Task+0x28c>)
 800bc94:	2201      	movs	r2, #1
 800bc96:	701a      	strb	r2, [r3, #0]
            else
            {
                s_step = ANALOG_STEP_IDLE;
                s_busy = 0U;
            }
            return;
 800bc98:	e0b5      	b.n	800be06 <ANALOG_Task+0x27a>
                s_step = ANALOG_STEP_IDLE;
 800bc9a:	4b60      	ldr	r3, [pc, #384]	@ (800be1c <ANALOG_Task+0x290>)
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	701a      	strb	r2, [r3, #0]
                s_busy = 0U;
 800bca0:	4b5b      	ldr	r3, [pc, #364]	@ (800be10 <ANALOG_Task+0x284>)
 800bca2:	2200      	movs	r2, #0
 800bca4:	701a      	strb	r2, [r3, #0]
            return;
 800bca6:	e0ae      	b.n	800be06 <ANALOG_Task+0x27a>
        }

        /* Step finished: compute avg and transition */
        uint32_t avg = 0U;
 800bca8:	2300      	movs	r3, #0
 800bcaa:	617b      	str	r3, [r7, #20]
        switch (s_step)
 800bcac:	4b5b      	ldr	r3, [pc, #364]	@ (800be1c <ANALOG_Task+0x290>)
 800bcae:	781b      	ldrb	r3, [r3, #0]
 800bcb0:	b2db      	uxtb	r3, r3
 800bcb2:	2b04      	cmp	r3, #4
 800bcb4:	d027      	beq.n	800bd06 <ANALOG_Task+0x17a>
 800bcb6:	dd00      	ble.n	800bcba <ANALOG_Task+0x12e>
 800bcb8:	e09d      	b.n	800bdf6 <ANALOG_Task+0x26a>
 800bcba:	2b01      	cmp	r3, #1
 800bcbc:	d002      	beq.n	800bcc4 <ANALOG_Task+0x138>
 800bcbe:	2b03      	cmp	r3, #3
 800bcc0:	d012      	beq.n	800bce8 <ANALOG_Task+0x15c>
 800bcc2:	e098      	b.n	800bdf6 <ANALOG_Task+0x26a>
        {
            case ANALOG_STEP_VREFINT:
                avg = (uint32_t)(s_accum / (uint32_t)ANALOG_VREF_SAMPLES);
 800bcc4:	4b56      	ldr	r3, [pc, #344]	@ (800be20 <ANALOG_Task+0x294>)
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	089b      	lsrs	r3, r3, #2
 800bcca:	617b      	str	r3, [r7, #20]
                s_raw_vrefint = avg;
 800bccc:	4b56      	ldr	r3, [pc, #344]	@ (800be28 <ANALOG_Task+0x29c>)
 800bcce:	697a      	ldr	r2, [r7, #20]
 800bcd0:	601a      	str	r2, [r3, #0]
                s_vdda_actual = ANALOG_CalcVddaFromVrefint(avg);
 800bcd2:	697b      	ldr	r3, [r7, #20]
 800bcd4:	0018      	movs	r0, r3
 800bcd6:	f7ff fe4f 	bl	800b978 <ANALOG_CalcVddaFromVrefint>
 800bcda:	1c02      	adds	r2, r0, #0
 800bcdc:	4b53      	ldr	r3, [pc, #332]	@ (800be2c <ANALOG_Task+0x2a0>)
 800bcde:	601a      	str	r2, [r3, #0]
                ANALOG_StartStep(ANALOG_STEP_BAT_DUMMY);
 800bce0:	2002      	movs	r0, #2
 800bce2:	f7ff fed1 	bl	800ba88 <ANALOG_StartStep>
                return;
 800bce6:	e08e      	b.n	800be06 <ANALOG_Task+0x27a>

            case ANALOG_STEP_BAT:
                avg = (uint32_t)(s_accum / (uint32_t)ANALOG_NUM_SAMPLES);
 800bce8:	4b4d      	ldr	r3, [pc, #308]	@ (800be20 <ANALOG_Task+0x294>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	210a      	movs	r1, #10
 800bcee:	0018      	movs	r0, r3
 800bcf0:	f7f4 fa30 	bl	8000154 <__udivsi3>
 800bcf4:	0003      	movs	r3, r0
 800bcf6:	617b      	str	r3, [r7, #20]
                s_raw_bat = avg;
 800bcf8:	4b4d      	ldr	r3, [pc, #308]	@ (800be30 <ANALOG_Task+0x2a4>)
 800bcfa:	697a      	ldr	r2, [r7, #20]
 800bcfc:	601a      	str	r2, [r3, #0]
                ANALOG_StartStep(ANALOG_STEP_LIGHT);
 800bcfe:	2004      	movs	r0, #4
 800bd00:	f7ff fec2 	bl	800ba88 <ANALOG_StartStep>
                return;
 800bd04:	e07f      	b.n	800be06 <ANALOG_Task+0x27a>

            case ANALOG_STEP_LIGHT:
                avg = (uint32_t)(s_accum / (uint32_t)ANALOG_NUM_SAMPLES);
 800bd06:	4b46      	ldr	r3, [pc, #280]	@ (800be20 <ANALOG_Task+0x294>)
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	210a      	movs	r1, #10
 800bd0c:	0018      	movs	r0, r3
 800bd0e:	f7f4 fa21 	bl	8000154 <__udivsi3>
 800bd12:	0003      	movs	r3, r0
 800bd14:	617b      	str	r3, [r7, #20]
                s_raw_light = avg;
 800bd16:	4b47      	ldr	r3, [pc, #284]	@ (800be34 <ANALOG_Task+0x2a8>)
 800bd18:	697a      	ldr	r2, [r7, #20]
 800bd1a:	601a      	str	r2, [r3, #0]
                /* Finalize: compute corrected raws + derived values */
                {
                    float vdda = s_vdda_actual;
 800bd1c:	4b43      	ldr	r3, [pc, #268]	@ (800be2c <ANALOG_Task+0x2a0>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	613b      	str	r3, [r7, #16]

                    /* Battery voltage from raw using actual VDDA */
                    float v_adc = ((float)s_raw_bat / ANALOG_ADC_MAX_VALUE) * vdda;
 800bd22:	4b43      	ldr	r3, [pc, #268]	@ (800be30 <ANALOG_Task+0x2a4>)
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	0018      	movs	r0, r3
 800bd28:	f7f5 fe3a 	bl	80019a0 <__aeabi_ui2f>
 800bd2c:	1c03      	adds	r3, r0, #0
 800bd2e:	4942      	ldr	r1, [pc, #264]	@ (800be38 <ANALOG_Task+0x2ac>)
 800bd30:	1c18      	adds	r0, r3, #0
 800bd32:	f7f5 f823 	bl	8000d7c <__aeabi_fdiv>
 800bd36:	1c03      	adds	r3, r0, #0
 800bd38:	1c19      	adds	r1, r3, #0
 800bd3a:	6938      	ldr	r0, [r7, #16]
 800bd3c:	f7f5 f9ec 	bl	8001118 <__aeabi_fmul>
 800bd40:	1c03      	adds	r3, r0, #0
 800bd42:	60fb      	str	r3, [r7, #12]
                    float v_bat = 0.0f;
 800bd44:	2300      	movs	r3, #0
 800bd46:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (ANALOG_BAT_DIVIDER > 0.0f)
                        v_bat = v_adc / ANALOG_BAT_DIVIDER;
 800bd48:	493c      	ldr	r1, [pc, #240]	@ (800be3c <ANALOG_Task+0x2b0>)
 800bd4a:	68f8      	ldr	r0, [r7, #12]
 800bd4c:	f7f5 f816 	bl	8000d7c <__aeabi_fdiv>
 800bd50:	1c03      	adds	r3, r0, #0
 800bd52:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (v_bat < 0.0f) v_bat = 0.0f;
 800bd54:	2100      	movs	r1, #0
 800bd56:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bd58:	f7f4 fbc2 	bl	80004e0 <__aeabi_fcmplt>
 800bd5c:	1e03      	subs	r3, r0, #0
 800bd5e:	d001      	beq.n	800bd64 <ANALOG_Task+0x1d8>
 800bd60:	2300      	movs	r3, #0
 800bd62:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (v_bat > 5.0f) v_bat = 5.0f;
 800bd64:	4936      	ldr	r1, [pc, #216]	@ (800be40 <ANALOG_Task+0x2b4>)
 800bd66:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bd68:	f7f4 fbce 	bl	8000508 <__aeabi_fcmpgt>
 800bd6c:	1e03      	subs	r3, r0, #0
 800bd6e:	d001      	beq.n	800bd74 <ANALOG_Task+0x1e8>
 800bd70:	4b33      	ldr	r3, [pc, #204]	@ (800be40 <ANALOG_Task+0x2b4>)
 800bd72:	627b      	str	r3, [r7, #36]	@ 0x24
                    s_bat_v = v_bat;
 800bd74:	4b33      	ldr	r3, [pc, #204]	@ (800be44 <ANALOG_Task+0x2b8>)
 800bd76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd78:	601a      	str	r2, [r3, #0]

                    /* Light: photodiode current -> lux */
                    float v_light = ((float)s_raw_light / ANALOG_ADC_MAX_VALUE) * vdda;
 800bd7a:	4b2e      	ldr	r3, [pc, #184]	@ (800be34 <ANALOG_Task+0x2a8>)
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	0018      	movs	r0, r3
 800bd80:	f7f5 fe0e 	bl	80019a0 <__aeabi_ui2f>
 800bd84:	1c03      	adds	r3, r0, #0
 800bd86:	492c      	ldr	r1, [pc, #176]	@ (800be38 <ANALOG_Task+0x2ac>)
 800bd88:	1c18      	adds	r0, r3, #0
 800bd8a:	f7f4 fff7 	bl	8000d7c <__aeabi_fdiv>
 800bd8e:	1c03      	adds	r3, r0, #0
 800bd90:	1c19      	adds	r1, r3, #0
 800bd92:	6938      	ldr	r0, [r7, #16]
 800bd94:	f7f5 f9c0 	bl	8001118 <__aeabi_fmul>
 800bd98:	1c03      	adds	r3, r0, #0
 800bd9a:	60bb      	str	r3, [r7, #8]
                    float current = v_light / ANALOG_TIA_RESISTOR;
 800bd9c:	492a      	ldr	r1, [pc, #168]	@ (800be48 <ANALOG_Task+0x2bc>)
 800bd9e:	68b8      	ldr	r0, [r7, #8]
 800bda0:	f7f4 ffec 	bl	8000d7c <__aeabi_fdiv>
 800bda4:	1c03      	adds	r3, r0, #0
 800bda6:	607b      	str	r3, [r7, #4]
                    float lux = 0.0f;
 800bda8:	2300      	movs	r3, #0
 800bdaa:	623b      	str	r3, [r7, #32]
                    if (ANALOG_PD_A_PER_LUX > 0.0f)
                        lux = current / ANALOG_PD_A_PER_LUX;
 800bdac:	4927      	ldr	r1, [pc, #156]	@ (800be4c <ANALOG_Task+0x2c0>)
 800bdae:	6878      	ldr	r0, [r7, #4]
 800bdb0:	f7f4 ffe4 	bl	8000d7c <__aeabi_fdiv>
 800bdb4:	1c03      	adds	r3, r0, #0
 800bdb6:	623b      	str	r3, [r7, #32]
                    if (lux < 0.0f) lux = 0.0f;
 800bdb8:	2100      	movs	r1, #0
 800bdba:	6a38      	ldr	r0, [r7, #32]
 800bdbc:	f7f4 fb90 	bl	80004e0 <__aeabi_fcmplt>
 800bdc0:	1e03      	subs	r3, r0, #0
 800bdc2:	d001      	beq.n	800bdc8 <ANALOG_Task+0x23c>
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	623b      	str	r3, [r7, #32]
                    if (lux > 100000.0f) lux = 100000.0f;
 800bdc8:	4921      	ldr	r1, [pc, #132]	@ (800be50 <ANALOG_Task+0x2c4>)
 800bdca:	6a38      	ldr	r0, [r7, #32]
 800bdcc:	f7f4 fb9c 	bl	8000508 <__aeabi_fcmpgt>
 800bdd0:	1e03      	subs	r3, r0, #0
 800bdd2:	d001      	beq.n	800bdd8 <ANALOG_Task+0x24c>
 800bdd4:	4b1e      	ldr	r3, [pc, #120]	@ (800be50 <ANALOG_Task+0x2c4>)
 800bdd6:	623b      	str	r3, [r7, #32]
                    s_light_lux = lux;
 800bdd8:	4b1e      	ldr	r3, [pc, #120]	@ (800be54 <ANALOG_Task+0x2c8>)
 800bdda:	6a3a      	ldr	r2, [r7, #32]
 800bddc:	601a      	str	r2, [r3, #0]

                    s_update_id++;
 800bdde:	4b1e      	ldr	r3, [pc, #120]	@ (800be58 <ANALOG_Task+0x2cc>)
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	1c5a      	adds	r2, r3, #1
 800bde4:	4b1c      	ldr	r3, [pc, #112]	@ (800be58 <ANALOG_Task+0x2cc>)
 800bde6:	601a      	str	r2, [r3, #0]
                }

                s_step = ANALOG_STEP_IDLE;
 800bde8:	4b0c      	ldr	r3, [pc, #48]	@ (800be1c <ANALOG_Task+0x290>)
 800bdea:	2200      	movs	r2, #0
 800bdec:	701a      	strb	r2, [r3, #0]
                s_busy = 0U;
 800bdee:	4b08      	ldr	r3, [pc, #32]	@ (800be10 <ANALOG_Task+0x284>)
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	701a      	strb	r2, [r3, #0]
                return;
 800bdf4:	e007      	b.n	800be06 <ANALOG_Task+0x27a>

            default:
                s_step = ANALOG_STEP_IDLE;
 800bdf6:	4b09      	ldr	r3, [pc, #36]	@ (800be1c <ANALOG_Task+0x290>)
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	701a      	strb	r2, [r3, #0]
                s_busy = 0U;
 800bdfc:	4b04      	ldr	r3, [pc, #16]	@ (800be10 <ANALOG_Task+0x284>)
 800bdfe:	2200      	movs	r2, #0
 800be00:	701a      	strb	r2, [r3, #0]
                return;
 800be02:	e000      	b.n	800be06 <ANALOG_Task+0x27a>
            return; /* not ready yet */
 800be04:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 800be06:	46bd      	mov	sp, r7
 800be08:	b00a      	add	sp, #40	@ 0x28
 800be0a:	bdb0      	pop	{r4, r5, r7, pc}
 800be0c:	200022f4 	.word	0x200022f4
 800be10:	20002318 	.word	0x20002318
 800be14:	20002319 	.word	0x20002319
 800be18:	20002320 	.word	0x20002320
 800be1c:	2000230c 	.word	0x2000230c
 800be20:	20002310 	.word	0x20002310
 800be24:	20002314 	.word	0x20002314
 800be28:	200022f8 	.word	0x200022f8
 800be2c:	20000014 	.word	0x20000014
 800be30:	200022fc 	.word	0x200022fc
 800be34:	20002300 	.word	0x20002300
 800be38:	457ff000 	.word	0x457ff000
 800be3c:	3ea3b360 	.word	0x3ea3b360
 800be40:	40a00000 	.word	0x40a00000
 800be44:	20002304 	.word	0x20002304
 800be48:	48a12200 	.word	0x48a12200
 800be4c:	3183f0ff 	.word	0x3183f0ff
 800be50:	47c35000 	.word	0x47c35000
 800be54:	20002308 	.word	0x20002308
 800be58:	2000231c 	.word	0x2000231c

0800be5c <ANALOG_GetLight>:
{
    return s_update_id;
}

float ANALOG_GetLight(void)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	af00      	add	r7, sp, #0
    return s_light_lux;
 800be60:	4b02      	ldr	r3, [pc, #8]	@ (800be6c <ANALOG_GetLight+0x10>)
 800be62:	681b      	ldr	r3, [r3, #0]
}
 800be64:	1c18      	adds	r0, r3, #0
 800be66:	46bd      	mov	sp, r7
 800be68:	bd80      	pop	{r7, pc}
 800be6a:	46c0      	nop			@ (mov r8, r8)
 800be6c:	20002308 	.word	0x20002308

0800be70 <ANALOG_GetBat>:

float ANALOG_GetBat(void)
{
 800be70:	b580      	push	{r7, lr}
 800be72:	af00      	add	r7, sp, #0
    return s_bat_v;
 800be74:	4b02      	ldr	r3, [pc, #8]	@ (800be80 <ANALOG_GetBat+0x10>)
 800be76:	681b      	ldr	r3, [r3, #0]
}
 800be78:	1c18      	adds	r0, r3, #0
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bd80      	pop	{r7, pc}
 800be7e:	46c0      	nop			@ (mov r8, r8)
 800be80:	20002304 	.word	0x20002304

0800be84 <BME280_Init>:
static uint32_t BME280_CompensateP(int32_t adc_P);
static uint32_t BME280_CompensateH(int32_t adc_H);
static HAL_StatusTypeDef BME280_ReadSensorData(BME280_Data_t *data);

HAL_StatusTypeDef BME280_Init(I2C_HandleTypeDef *hi2c)
{
 800be84:	b580      	push	{r7, lr}
 800be86:	b084      	sub	sp, #16
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]
    if (hi2c == NULL) {
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d101      	bne.n	800be96 <BME280_Init+0x12>
        return HAL_ERROR;
 800be92:	2301      	movs	r3, #1
 800be94:	e04d      	b.n	800bf32 <BME280_Init+0xae>
    }
    
    bme280_i2c = hi2c;
 800be96:	4b29      	ldr	r3, [pc, #164]	@ (800bf3c <BME280_Init+0xb8>)
 800be98:	687a      	ldr	r2, [r7, #4]
 800be9a:	601a      	str	r2, [r3, #0]
    init_time = HAL_GetTick();
 800be9c:	f002 f81a 	bl	800ded4 <HAL_GetTick>
 800bea0:	0002      	movs	r2, r0
 800bea2:	4b27      	ldr	r3, [pc, #156]	@ (800bf40 <BME280_Init+0xbc>)
 800bea4:	601a      	str	r2, [r3, #0]
    
    uint8_t chip_id = 0;
 800bea6:	210d      	movs	r1, #13
 800bea8:	187b      	adds	r3, r7, r1
 800beaa:	2200      	movs	r2, #0
 800beac:	701a      	strb	r2, [r3, #0]
    if (BME280_ReadReg(BME280_REG_ID, &chip_id) != HAL_OK) {
 800beae:	187b      	adds	r3, r7, r1
 800beb0:	0019      	movs	r1, r3
 800beb2:	20d0      	movs	r0, #208	@ 0xd0
 800beb4:	f000 f91c 	bl	800c0f0 <BME280_ReadReg>
 800beb8:	1e03      	subs	r3, r0, #0
 800beba:	d004      	beq.n	800bec6 <BME280_Init+0x42>
        bme280_i2c = NULL;
 800bebc:	4b1f      	ldr	r3, [pc, #124]	@ (800bf3c <BME280_Init+0xb8>)
 800bebe:	2200      	movs	r2, #0
 800bec0:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800bec2:	2301      	movs	r3, #1
 800bec4:	e035      	b.n	800bf32 <BME280_Init+0xae>
    }
    
    if (chip_id != BME280_CHIP_ID) {
 800bec6:	230d      	movs	r3, #13
 800bec8:	18fb      	adds	r3, r7, r3
 800beca:	781b      	ldrb	r3, [r3, #0]
 800becc:	2b60      	cmp	r3, #96	@ 0x60
 800bece:	d004      	beq.n	800beda <BME280_Init+0x56>
        bme280_i2c = NULL;
 800bed0:	4b1a      	ldr	r3, [pc, #104]	@ (800bf3c <BME280_Init+0xb8>)
 800bed2:	2200      	movs	r2, #0
 800bed4:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800bed6:	2301      	movs	r3, #1
 800bed8:	e02b      	b.n	800bf32 <BME280_Init+0xae>
    }
    
    BME280_WriteReg(BME280_REG_RESET, BME280_SOFT_RESET);
 800beda:	21b6      	movs	r1, #182	@ 0xb6
 800bedc:	20e0      	movs	r0, #224	@ 0xe0
 800bede:	f000 f8d1 	bl	800c084 <BME280_WriteReg>
    HAL_Delay(10);
 800bee2:	200a      	movs	r0, #10
 800bee4:	f002 f800 	bl	800dee8 <HAL_Delay>
    
    if (BME280_ReadCalibrationData() != HAL_OK) {
 800bee8:	f000 f9f8 	bl	800c2dc <BME280_ReadCalibrationData>
 800beec:	1e03      	subs	r3, r0, #0
 800beee:	d004      	beq.n	800befa <BME280_Init+0x76>
        bme280_i2c = NULL;
 800bef0:	4b12      	ldr	r3, [pc, #72]	@ (800bf3c <BME280_Init+0xb8>)
 800bef2:	2200      	movs	r2, #0
 800bef4:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800bef6:	2301      	movs	r3, #1
 800bef8:	e01b      	b.n	800bf32 <BME280_Init+0xae>
    }
    
    // Max accuracy: oversampling x16, filter x16
    BME280_WriteReg(BME280_REG_CTRL_HUM, BME280_OVERSAMPLING_16X);
 800befa:	2105      	movs	r1, #5
 800befc:	20f2      	movs	r0, #242	@ 0xf2
 800befe:	f000 f8c1 	bl	800c084 <BME280_WriteReg>
    
    uint8_t config = (BME280_STANDBY_0_5_MS << 5) | (BME280_FILTER_16 << 2);
 800bf02:	210f      	movs	r1, #15
 800bf04:	187b      	adds	r3, r7, r1
 800bf06:	2210      	movs	r2, #16
 800bf08:	701a      	strb	r2, [r3, #0]
    BME280_WriteReg(BME280_REG_CONFIG, config);
 800bf0a:	187b      	adds	r3, r7, r1
 800bf0c:	781b      	ldrb	r3, [r3, #0]
 800bf0e:	0019      	movs	r1, r3
 800bf10:	20f5      	movs	r0, #245	@ 0xf5
 800bf12:	f000 f8b7 	bl	800c084 <BME280_WriteReg>
    
    uint8_t ctrl_meas = (BME280_OVERSAMPLING_16X << 5) | 
 800bf16:	210e      	movs	r1, #14
 800bf18:	187b      	adds	r3, r7, r1
 800bf1a:	22b7      	movs	r2, #183	@ 0xb7
 800bf1c:	701a      	strb	r2, [r3, #0]
                        (BME280_OVERSAMPLING_16X << 2) | 
                        BME280_NORMAL_MODE;
    BME280_WriteReg(BME280_REG_CTRL_MEAS, ctrl_meas);
 800bf1e:	187b      	adds	r3, r7, r1
 800bf20:	781b      	ldrb	r3, [r3, #0]
 800bf22:	0019      	movs	r1, r3
 800bf24:	20f4      	movs	r0, #244	@ 0xf4
 800bf26:	f000 f8ad 	bl	800c084 <BME280_WriteReg>
    
    HAL_Delay(100);
 800bf2a:	2064      	movs	r0, #100	@ 0x64
 800bf2c:	f001 ffdc 	bl	800dee8 <HAL_Delay>
    
    return HAL_OK;
 800bf30:	2300      	movs	r3, #0
}
 800bf32:	0018      	movs	r0, r3
 800bf34:	46bd      	mov	sp, r7
 800bf36:	b004      	add	sp, #16
 800bf38:	bd80      	pop	{r7, pc}
 800bf3a:	46c0      	nop			@ (mov r8, r8)
 800bf3c:	20002324 	.word	0x20002324
 800bf40:	20002350 	.word	0x20002350

0800bf44 <BME280_Deinit>:

HAL_StatusTypeDef BME280_Deinit(void)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b082      	sub	sp, #8
 800bf48:	af00      	add	r7, sp, #0
    if (bme280_i2c == NULL) {
 800bf4a:	4b0b      	ldr	r3, [pc, #44]	@ (800bf78 <BME280_Deinit+0x34>)
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d101      	bne.n	800bf56 <BME280_Deinit+0x12>
        return HAL_ERROR;
 800bf52:	2301      	movs	r3, #1
 800bf54:	e00c      	b.n	800bf70 <BME280_Deinit+0x2c>
    }
    
    uint8_t ctrl_meas = (BME280_OVERSAMPLING_16X << 5) | 
 800bf56:	1dfb      	adds	r3, r7, #7
 800bf58:	22b4      	movs	r2, #180	@ 0xb4
 800bf5a:	701a      	strb	r2, [r3, #0]
                        (BME280_OVERSAMPLING_16X << 2) | 
                        BME280_SLEEP_MODE;
    BME280_WriteReg(BME280_REG_CTRL_MEAS, ctrl_meas);
 800bf5c:	1dfb      	adds	r3, r7, #7
 800bf5e:	781b      	ldrb	r3, [r3, #0]
 800bf60:	0019      	movs	r1, r3
 800bf62:	20f4      	movs	r0, #244	@ 0xf4
 800bf64:	f000 f88e 	bl	800c084 <BME280_WriteReg>
    
    bme280_i2c = NULL;
 800bf68:	4b03      	ldr	r3, [pc, #12]	@ (800bf78 <BME280_Deinit+0x34>)
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	601a      	str	r2, [r3, #0]
    return HAL_OK;
 800bf6e:	2300      	movs	r3, #0
}
 800bf70:	0018      	movs	r0, r3
 800bf72:	46bd      	mov	sp, r7
 800bf74:	b002      	add	sp, #8
 800bf76:	bd80      	pop	{r7, pc}
 800bf78:	20002324 	.word	0x20002324

0800bf7c <RH>:

HAL_StatusTypeDef RH(float *humidity)
{
 800bf7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf7e:	b087      	sub	sp, #28
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 800bf84:	4b12      	ldr	r3, [pc, #72]	@ (800bfd0 <RH+0x54>)
 800bf86:	0018      	movs	r0, r3
 800bf88:	f7ff ff7c 	bl	800be84 <BME280_Init>
 800bf8c:	1e03      	subs	r3, r0, #0
 800bf8e:	d001      	beq.n	800bf94 <RH+0x18>
        return HAL_ERROR;
 800bf90:	2301      	movs	r3, #1
 800bf92:	e018      	b.n	800bfc6 <RH+0x4a>
    }
    HAL_Delay(100); // Stabilizcia senzora
 800bf94:	2064      	movs	r0, #100	@ 0x64
 800bf96:	f001 ffa7 	bl	800dee8 <HAL_Delay>
    
    BME280_Data_t data;
    HAL_StatusTypeDef status = BME280_ReadSensorData(&data);
 800bf9a:	2517      	movs	r5, #23
 800bf9c:	197c      	adds	r4, r7, r5
 800bf9e:	2608      	movs	r6, #8
 800bfa0:	19bb      	adds	r3, r7, r6
 800bfa2:	0018      	movs	r0, r3
 800bfa4:	f000 f912 	bl	800c1cc <BME280_ReadSensorData>
 800bfa8:	0003      	movs	r3, r0
 800bfaa:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 800bfac:	f7ff ffca 	bl	800bf44 <BME280_Deinit>
    
    if (status == HAL_OK) {
 800bfb0:	197b      	adds	r3, r7, r5
 800bfb2:	781b      	ldrb	r3, [r3, #0]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d103      	bne.n	800bfc0 <RH+0x44>
        *humidity = data.humidity;
 800bfb8:	19bb      	adds	r3, r7, r6
 800bfba:	689a      	ldr	r2, [r3, #8]
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	601a      	str	r2, [r3, #0]
    }
    return status;
 800bfc0:	2317      	movs	r3, #23
 800bfc2:	18fb      	adds	r3, r7, r3
 800bfc4:	781b      	ldrb	r3, [r3, #0]
}
 800bfc6:	0018      	movs	r0, r3
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	b007      	add	sp, #28
 800bfcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfce:	46c0      	nop			@ (mov r8, r8)
 800bfd0:	20000358 	.word	0x20000358

0800bfd4 <T>:

HAL_StatusTypeDef T(float *temperature)
{
 800bfd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bfd6:	b087      	sub	sp, #28
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 800bfdc:	4b12      	ldr	r3, [pc, #72]	@ (800c028 <T+0x54>)
 800bfde:	0018      	movs	r0, r3
 800bfe0:	f7ff ff50 	bl	800be84 <BME280_Init>
 800bfe4:	1e03      	subs	r3, r0, #0
 800bfe6:	d001      	beq.n	800bfec <T+0x18>
        return HAL_ERROR;
 800bfe8:	2301      	movs	r3, #1
 800bfea:	e018      	b.n	800c01e <T+0x4a>
    }
    HAL_Delay(100); // Stabilizcia senzora
 800bfec:	2064      	movs	r0, #100	@ 0x64
 800bfee:	f001 ff7b 	bl	800dee8 <HAL_Delay>
    
    BME280_Data_t data;
    HAL_StatusTypeDef status = BME280_ReadSensorData(&data);
 800bff2:	2517      	movs	r5, #23
 800bff4:	197c      	adds	r4, r7, r5
 800bff6:	2608      	movs	r6, #8
 800bff8:	19bb      	adds	r3, r7, r6
 800bffa:	0018      	movs	r0, r3
 800bffc:	f000 f8e6 	bl	800c1cc <BME280_ReadSensorData>
 800c000:	0003      	movs	r3, r0
 800c002:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 800c004:	f7ff ff9e 	bl	800bf44 <BME280_Deinit>
    
    if (status == HAL_OK) {
 800c008:	197b      	adds	r3, r7, r5
 800c00a:	781b      	ldrb	r3, [r3, #0]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d103      	bne.n	800c018 <T+0x44>
        *temperature = data.temperature;
 800c010:	19bb      	adds	r3, r7, r6
 800c012:	681a      	ldr	r2, [r3, #0]
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	601a      	str	r2, [r3, #0]
    }
    return status;
 800c018:	2317      	movs	r3, #23
 800c01a:	18fb      	adds	r3, r7, r3
 800c01c:	781b      	ldrb	r3, [r3, #0]
}
 800c01e:	0018      	movs	r0, r3
 800c020:	46bd      	mov	sp, r7
 800c022:	b007      	add	sp, #28
 800c024:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c026:	46c0      	nop			@ (mov r8, r8)
 800c028:	20000358 	.word	0x20000358

0800c02c <P>:

HAL_StatusTypeDef P(float *pressure)
{
 800c02c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c02e:	b087      	sub	sp, #28
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 800c034:	4b12      	ldr	r3, [pc, #72]	@ (800c080 <P+0x54>)
 800c036:	0018      	movs	r0, r3
 800c038:	f7ff ff24 	bl	800be84 <BME280_Init>
 800c03c:	1e03      	subs	r3, r0, #0
 800c03e:	d001      	beq.n	800c044 <P+0x18>
        return HAL_ERROR;
 800c040:	2301      	movs	r3, #1
 800c042:	e018      	b.n	800c076 <P+0x4a>
    }
    HAL_Delay(100); // Stabilizcia senzora
 800c044:	2064      	movs	r0, #100	@ 0x64
 800c046:	f001 ff4f 	bl	800dee8 <HAL_Delay>
    
    BME280_Data_t data;
    HAL_StatusTypeDef status = BME280_ReadSensorData(&data);
 800c04a:	2517      	movs	r5, #23
 800c04c:	197c      	adds	r4, r7, r5
 800c04e:	2608      	movs	r6, #8
 800c050:	19bb      	adds	r3, r7, r6
 800c052:	0018      	movs	r0, r3
 800c054:	f000 f8ba 	bl	800c1cc <BME280_ReadSensorData>
 800c058:	0003      	movs	r3, r0
 800c05a:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 800c05c:	f7ff ff72 	bl	800bf44 <BME280_Deinit>
    
    if (status == HAL_OK) {
 800c060:	197b      	adds	r3, r7, r5
 800c062:	781b      	ldrb	r3, [r3, #0]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d103      	bne.n	800c070 <P+0x44>
        *pressure = data.pressure;
 800c068:	19bb      	adds	r3, r7, r6
 800c06a:	685a      	ldr	r2, [r3, #4]
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	601a      	str	r2, [r3, #0]
    }
    return status;
 800c070:	2317      	movs	r3, #23
 800c072:	18fb      	adds	r3, r7, r3
 800c074:	781b      	ldrb	r3, [r3, #0]
}
 800c076:	0018      	movs	r0, r3
 800c078:	46bd      	mov	sp, r7
 800c07a:	b007      	add	sp, #28
 800c07c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c07e:	46c0      	nop			@ (mov r8, r8)
 800c080:	20000358 	.word	0x20000358

0800c084 <BME280_WriteReg>:
    
    return status;
}

static HAL_StatusTypeDef BME280_WriteReg(uint8_t reg, uint8_t value)
{
 800c084:	b580      	push	{r7, lr}
 800c086:	b086      	sub	sp, #24
 800c088:	af04      	add	r7, sp, #16
 800c08a:	0002      	movs	r2, r0
 800c08c:	1dfb      	adds	r3, r7, #7
 800c08e:	701a      	strb	r2, [r3, #0]
 800c090:	1dbb      	adds	r3, r7, #6
 800c092:	1c0a      	adds	r2, r1, #0
 800c094:	701a      	strb	r2, [r3, #0]
    if ((HAL_GetTick() - init_time) > BME280_TIMEOUT_MS) {
 800c096:	f001 ff1d 	bl	800ded4 <HAL_GetTick>
 800c09a:	0002      	movs	r2, r0
 800c09c:	4b10      	ldr	r3, [pc, #64]	@ (800c0e0 <BME280_WriteReg+0x5c>)
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	1ad3      	subs	r3, r2, r3
 800c0a2:	4a10      	ldr	r2, [pc, #64]	@ (800c0e4 <BME280_WriteReg+0x60>)
 800c0a4:	4293      	cmp	r3, r2
 800c0a6:	d904      	bls.n	800c0b2 <BME280_WriteReg+0x2e>
        bme280_i2c = NULL;
 800c0a8:	4b0f      	ldr	r3, [pc, #60]	@ (800c0e8 <BME280_WriteReg+0x64>)
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
 800c0ae:	2303      	movs	r3, #3
 800c0b0:	e012      	b.n	800c0d8 <BME280_WriteReg+0x54>
    }
    return HAL_I2C_Mem_Write(bme280_i2c, bme280_addr, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, BME280_I2C_TIMEOUT_MS);
 800c0b2:	4b0d      	ldr	r3, [pc, #52]	@ (800c0e8 <BME280_WriteReg+0x64>)
 800c0b4:	6818      	ldr	r0, [r3, #0]
 800c0b6:	4b0d      	ldr	r3, [pc, #52]	@ (800c0ec <BME280_WriteReg+0x68>)
 800c0b8:	781b      	ldrb	r3, [r3, #0]
 800c0ba:	0019      	movs	r1, r3
 800c0bc:	1dfb      	adds	r3, r7, #7
 800c0be:	781b      	ldrb	r3, [r3, #0]
 800c0c0:	b29a      	uxth	r2, r3
 800c0c2:	23fa      	movs	r3, #250	@ 0xfa
 800c0c4:	005b      	lsls	r3, r3, #1
 800c0c6:	9302      	str	r3, [sp, #8]
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	9301      	str	r3, [sp, #4]
 800c0cc:	1dbb      	adds	r3, r7, #6
 800c0ce:	9300      	str	r3, [sp, #0]
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	f004 fc69 	bl	80109a8 <HAL_I2C_Mem_Write>
 800c0d6:	0003      	movs	r3, r0
}
 800c0d8:	0018      	movs	r0, r3
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	b002      	add	sp, #8
 800c0de:	bd80      	pop	{r7, pc}
 800c0e0:	20002350 	.word	0x20002350
 800c0e4:	00001388 	.word	0x00001388
 800c0e8:	20002324 	.word	0x20002324
 800c0ec:	20000018 	.word	0x20000018

0800c0f0 <BME280_ReadReg>:

static HAL_StatusTypeDef BME280_ReadReg(uint8_t reg, uint8_t *value)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b086      	sub	sp, #24
 800c0f4:	af04      	add	r7, sp, #16
 800c0f6:	0002      	movs	r2, r0
 800c0f8:	6039      	str	r1, [r7, #0]
 800c0fa:	1dfb      	adds	r3, r7, #7
 800c0fc:	701a      	strb	r2, [r3, #0]
    if ((HAL_GetTick() - init_time) > BME280_TIMEOUT_MS) {
 800c0fe:	f001 fee9 	bl	800ded4 <HAL_GetTick>
 800c102:	0002      	movs	r2, r0
 800c104:	4b10      	ldr	r3, [pc, #64]	@ (800c148 <BME280_ReadReg+0x58>)
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	1ad3      	subs	r3, r2, r3
 800c10a:	4a10      	ldr	r2, [pc, #64]	@ (800c14c <BME280_ReadReg+0x5c>)
 800c10c:	4293      	cmp	r3, r2
 800c10e:	d904      	bls.n	800c11a <BME280_ReadReg+0x2a>
        bme280_i2c = NULL;
 800c110:	4b0f      	ldr	r3, [pc, #60]	@ (800c150 <BME280_ReadReg+0x60>)
 800c112:	2200      	movs	r2, #0
 800c114:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
 800c116:	2303      	movs	r3, #3
 800c118:	e012      	b.n	800c140 <BME280_ReadReg+0x50>
    }
    return HAL_I2C_Mem_Read(bme280_i2c, bme280_addr, reg, I2C_MEMADD_SIZE_8BIT, value, 1, BME280_I2C_TIMEOUT_MS);
 800c11a:	4b0d      	ldr	r3, [pc, #52]	@ (800c150 <BME280_ReadReg+0x60>)
 800c11c:	6818      	ldr	r0, [r3, #0]
 800c11e:	4b0d      	ldr	r3, [pc, #52]	@ (800c154 <BME280_ReadReg+0x64>)
 800c120:	781b      	ldrb	r3, [r3, #0]
 800c122:	0019      	movs	r1, r3
 800c124:	1dfb      	adds	r3, r7, #7
 800c126:	781b      	ldrb	r3, [r3, #0]
 800c128:	b29a      	uxth	r2, r3
 800c12a:	23fa      	movs	r3, #250	@ 0xfa
 800c12c:	005b      	lsls	r3, r3, #1
 800c12e:	9302      	str	r3, [sp, #8]
 800c130:	2301      	movs	r3, #1
 800c132:	9301      	str	r3, [sp, #4]
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	9300      	str	r3, [sp, #0]
 800c138:	2301      	movs	r3, #1
 800c13a:	f004 fd63 	bl	8010c04 <HAL_I2C_Mem_Read>
 800c13e:	0003      	movs	r3, r0
}
 800c140:	0018      	movs	r0, r3
 800c142:	46bd      	mov	sp, r7
 800c144:	b002      	add	sp, #8
 800c146:	bd80      	pop	{r7, pc}
 800c148:	20002350 	.word	0x20002350
 800c14c:	00001388 	.word	0x00001388
 800c150:	20002324 	.word	0x20002324
 800c154:	20000018 	.word	0x20000018

0800c158 <BME280_ReadRegs>:

static HAL_StatusTypeDef BME280_ReadRegs(uint8_t reg, uint8_t *buffer, uint16_t len)
{
 800c158:	b580      	push	{r7, lr}
 800c15a:	b086      	sub	sp, #24
 800c15c:	af04      	add	r7, sp, #16
 800c15e:	6039      	str	r1, [r7, #0]
 800c160:	0011      	movs	r1, r2
 800c162:	1dfb      	adds	r3, r7, #7
 800c164:	1c02      	adds	r2, r0, #0
 800c166:	701a      	strb	r2, [r3, #0]
 800c168:	1d3b      	adds	r3, r7, #4
 800c16a:	1c0a      	adds	r2, r1, #0
 800c16c:	801a      	strh	r2, [r3, #0]
    if ((HAL_GetTick() - init_time) > BME280_TIMEOUT_MS) {
 800c16e:	f001 feb1 	bl	800ded4 <HAL_GetTick>
 800c172:	0002      	movs	r2, r0
 800c174:	4b11      	ldr	r3, [pc, #68]	@ (800c1bc <BME280_ReadRegs+0x64>)
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	1ad3      	subs	r3, r2, r3
 800c17a:	4a11      	ldr	r2, [pc, #68]	@ (800c1c0 <BME280_ReadRegs+0x68>)
 800c17c:	4293      	cmp	r3, r2
 800c17e:	d904      	bls.n	800c18a <BME280_ReadRegs+0x32>
        bme280_i2c = NULL;
 800c180:	4b10      	ldr	r3, [pc, #64]	@ (800c1c4 <BME280_ReadRegs+0x6c>)
 800c182:	2200      	movs	r2, #0
 800c184:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
 800c186:	2303      	movs	r3, #3
 800c188:	e013      	b.n	800c1b2 <BME280_ReadRegs+0x5a>
    }
    return HAL_I2C_Mem_Read(bme280_i2c, bme280_addr, reg, I2C_MEMADD_SIZE_8BIT, buffer, len, BME280_I2C_TIMEOUT_MS);
 800c18a:	4b0e      	ldr	r3, [pc, #56]	@ (800c1c4 <BME280_ReadRegs+0x6c>)
 800c18c:	6818      	ldr	r0, [r3, #0]
 800c18e:	4b0e      	ldr	r3, [pc, #56]	@ (800c1c8 <BME280_ReadRegs+0x70>)
 800c190:	781b      	ldrb	r3, [r3, #0]
 800c192:	0019      	movs	r1, r3
 800c194:	1dfb      	adds	r3, r7, #7
 800c196:	781b      	ldrb	r3, [r3, #0]
 800c198:	b29a      	uxth	r2, r3
 800c19a:	23fa      	movs	r3, #250	@ 0xfa
 800c19c:	005b      	lsls	r3, r3, #1
 800c19e:	9302      	str	r3, [sp, #8]
 800c1a0:	1d3b      	adds	r3, r7, #4
 800c1a2:	881b      	ldrh	r3, [r3, #0]
 800c1a4:	9301      	str	r3, [sp, #4]
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	9300      	str	r3, [sp, #0]
 800c1aa:	2301      	movs	r3, #1
 800c1ac:	f004 fd2a 	bl	8010c04 <HAL_I2C_Mem_Read>
 800c1b0:	0003      	movs	r3, r0
}
 800c1b2:	0018      	movs	r0, r3
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	b002      	add	sp, #8
 800c1b8:	bd80      	pop	{r7, pc}
 800c1ba:	46c0      	nop			@ (mov r8, r8)
 800c1bc:	20002350 	.word	0x20002350
 800c1c0:	00001388 	.word	0x00001388
 800c1c4:	20002324 	.word	0x20002324
 800c1c8:	20000018 	.word	0x20000018

0800c1cc <BME280_ReadSensorData>:

static HAL_StatusTypeDef BME280_ReadSensorData(BME280_Data_t *data)
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b08a      	sub	sp, #40	@ 0x28
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
    if (bme280_i2c == NULL || data == NULL) {
 800c1d4:	4b3e      	ldr	r3, [pc, #248]	@ (800c2d0 <BME280_ReadSensorData+0x104>)
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d002      	beq.n	800c1e2 <BME280_ReadSensorData+0x16>
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d101      	bne.n	800c1e6 <BME280_ReadSensorData+0x1a>
        return HAL_ERROR;
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	e06f      	b.n	800c2c6 <BME280_ReadSensorData+0xfa>
    }
    
    uint8_t sensor_data[8];
    if (BME280_ReadRegs(BME280_REG_PRESS_MSB, sensor_data, 8) != HAL_OK) {
 800c1e6:	2308      	movs	r3, #8
 800c1e8:	18fb      	adds	r3, r7, r3
 800c1ea:	2208      	movs	r2, #8
 800c1ec:	0019      	movs	r1, r3
 800c1ee:	20f7      	movs	r0, #247	@ 0xf7
 800c1f0:	f7ff ffb2 	bl	800c158 <BME280_ReadRegs>
 800c1f4:	1e03      	subs	r3, r0, #0
 800c1f6:	d001      	beq.n	800c1fc <BME280_ReadSensorData+0x30>
        return HAL_ERROR;
 800c1f8:	2301      	movs	r3, #1
 800c1fa:	e064      	b.n	800c2c6 <BME280_ReadSensorData+0xfa>
    }
    
    int32_t adc_P = (sensor_data[0] << 12) | (sensor_data[1] << 4) | (sensor_data[2] >> 4);
 800c1fc:	2108      	movs	r1, #8
 800c1fe:	187b      	adds	r3, r7, r1
 800c200:	781b      	ldrb	r3, [r3, #0]
 800c202:	031a      	lsls	r2, r3, #12
 800c204:	187b      	adds	r3, r7, r1
 800c206:	785b      	ldrb	r3, [r3, #1]
 800c208:	011b      	lsls	r3, r3, #4
 800c20a:	4313      	orrs	r3, r2
 800c20c:	187a      	adds	r2, r7, r1
 800c20e:	7892      	ldrb	r2, [r2, #2]
 800c210:	0912      	lsrs	r2, r2, #4
 800c212:	b2d2      	uxtb	r2, r2
 800c214:	4313      	orrs	r3, r2
 800c216:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t adc_T = (sensor_data[3] << 12) | (sensor_data[4] << 4) | (sensor_data[5] >> 4);
 800c218:	187b      	adds	r3, r7, r1
 800c21a:	78db      	ldrb	r3, [r3, #3]
 800c21c:	031a      	lsls	r2, r3, #12
 800c21e:	187b      	adds	r3, r7, r1
 800c220:	791b      	ldrb	r3, [r3, #4]
 800c222:	011b      	lsls	r3, r3, #4
 800c224:	4313      	orrs	r3, r2
 800c226:	187a      	adds	r2, r7, r1
 800c228:	7952      	ldrb	r2, [r2, #5]
 800c22a:	0912      	lsrs	r2, r2, #4
 800c22c:	b2d2      	uxtb	r2, r2
 800c22e:	4313      	orrs	r3, r2
 800c230:	623b      	str	r3, [r7, #32]
    int32_t adc_H = (sensor_data[6] << 8) | sensor_data[7];
 800c232:	187b      	adds	r3, r7, r1
 800c234:	799b      	ldrb	r3, [r3, #6]
 800c236:	021b      	lsls	r3, r3, #8
 800c238:	187a      	adds	r2, r7, r1
 800c23a:	79d2      	ldrb	r2, [r2, #7]
 800c23c:	4313      	orrs	r3, r2
 800c23e:	61fb      	str	r3, [r7, #28]
    
    int32_t temp = BME280_CompensateT(adc_T);
 800c240:	6a3b      	ldr	r3, [r7, #32]
 800c242:	0018      	movs	r0, r3
 800c244:	f000 f934 	bl	800c4b0 <BME280_CompensateT>
 800c248:	0003      	movs	r3, r0
 800c24a:	61bb      	str	r3, [r7, #24]
    data->temperature = temp / 100.0f;
 800c24c:	69b8      	ldr	r0, [r7, #24]
 800c24e:	f7f5 fb57 	bl	8001900 <__aeabi_i2f>
 800c252:	1c03      	adds	r3, r0, #0
 800c254:	491f      	ldr	r1, [pc, #124]	@ (800c2d4 <BME280_ReadSensorData+0x108>)
 800c256:	1c18      	adds	r0, r3, #0
 800c258:	f7f4 fd90 	bl	8000d7c <__aeabi_fdiv>
 800c25c:	1c03      	adds	r3, r0, #0
 800c25e:	1c1a      	adds	r2, r3, #0
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	601a      	str	r2, [r3, #0]
    
    uint32_t press = BME280_CompensateP(adc_P);
 800c264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c266:	0018      	movs	r0, r3
 800c268:	f000 f95a 	bl	800c520 <BME280_CompensateP>
 800c26c:	0003      	movs	r3, r0
 800c26e:	617b      	str	r3, [r7, #20]
    data->pressure = press / 256.0f / 100.0f;
 800c270:	6978      	ldr	r0, [r7, #20]
 800c272:	f7f5 fb95 	bl	80019a0 <__aeabi_ui2f>
 800c276:	1c03      	adds	r3, r0, #0
 800c278:	2187      	movs	r1, #135	@ 0x87
 800c27a:	05c9      	lsls	r1, r1, #23
 800c27c:	1c18      	adds	r0, r3, #0
 800c27e:	f7f4 fd7d 	bl	8000d7c <__aeabi_fdiv>
 800c282:	1c03      	adds	r3, r0, #0
 800c284:	4913      	ldr	r1, [pc, #76]	@ (800c2d4 <BME280_ReadSensorData+0x108>)
 800c286:	1c18      	adds	r0, r3, #0
 800c288:	f7f4 fd78 	bl	8000d7c <__aeabi_fdiv>
 800c28c:	1c03      	adds	r3, r0, #0
 800c28e:	1c1a      	adds	r2, r3, #0
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	605a      	str	r2, [r3, #4]
    
    uint32_t hum = BME280_CompensateH(adc_H);
 800c294:	69fb      	ldr	r3, [r7, #28]
 800c296:	0018      	movs	r0, r3
 800c298:	f000 fade 	bl	800c858 <BME280_CompensateH>
 800c29c:	0003      	movs	r3, r0
 800c29e:	613b      	str	r3, [r7, #16]
    data->humidity = hum / 1024.0f;
 800c2a0:	6938      	ldr	r0, [r7, #16]
 800c2a2:	f7f5 fb7d 	bl	80019a0 <__aeabi_ui2f>
 800c2a6:	1c03      	adds	r3, r0, #0
 800c2a8:	2189      	movs	r1, #137	@ 0x89
 800c2aa:	05c9      	lsls	r1, r1, #23
 800c2ac:	1c18      	adds	r0, r3, #0
 800c2ae:	f7f4 fd65 	bl	8000d7c <__aeabi_fdiv>
 800c2b2:	1c03      	adds	r3, r0, #0
 800c2b4:	1c1a      	adds	r2, r3, #0
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	609a      	str	r2, [r3, #8]
    
    init_time = HAL_GetTick();  // Reset timeout on successful read
 800c2ba:	f001 fe0b 	bl	800ded4 <HAL_GetTick>
 800c2be:	0002      	movs	r2, r0
 800c2c0:	4b05      	ldr	r3, [pc, #20]	@ (800c2d8 <BME280_ReadSensorData+0x10c>)
 800c2c2:	601a      	str	r2, [r3, #0]
    
    return HAL_OK;
 800c2c4:	2300      	movs	r3, #0
}
 800c2c6:	0018      	movs	r0, r3
 800c2c8:	46bd      	mov	sp, r7
 800c2ca:	b00a      	add	sp, #40	@ 0x28
 800c2cc:	bd80      	pop	{r7, pc}
 800c2ce:	46c0      	nop			@ (mov r8, r8)
 800c2d0:	20002324 	.word	0x20002324
 800c2d4:	42c80000 	.word	0x42c80000
 800c2d8:	20002350 	.word	0x20002350

0800c2dc <BME280_ReadCalibrationData>:

static HAL_StatusTypeDef BME280_ReadCalibrationData(void)
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b08a      	sub	sp, #40	@ 0x28
 800c2e0:	af00      	add	r7, sp, #0
    uint8_t calib[26];
    uint8_t calib_h[7];
    
    if (BME280_ReadRegs(BME280_REG_CALIB00, calib, 26) != HAL_OK) {
 800c2e2:	230c      	movs	r3, #12
 800c2e4:	18fb      	adds	r3, r7, r3
 800c2e6:	221a      	movs	r2, #26
 800c2e8:	0019      	movs	r1, r3
 800c2ea:	2088      	movs	r0, #136	@ 0x88
 800c2ec:	f7ff ff34 	bl	800c158 <BME280_ReadRegs>
 800c2f0:	1e03      	subs	r3, r0, #0
 800c2f2:	d001      	beq.n	800c2f8 <BME280_ReadCalibrationData+0x1c>
        return HAL_ERROR;
 800c2f4:	2301      	movs	r3, #1
 800c2f6:	e0d4      	b.n	800c4a2 <BME280_ReadCalibrationData+0x1c6>
    }
    
    if (BME280_ReadRegs(BME280_REG_CALIB26, calib_h, 7) != HAL_OK) {
 800c2f8:	1d3b      	adds	r3, r7, #4
 800c2fa:	2207      	movs	r2, #7
 800c2fc:	0019      	movs	r1, r3
 800c2fe:	20e1      	movs	r0, #225	@ 0xe1
 800c300:	f7ff ff2a 	bl	800c158 <BME280_ReadRegs>
 800c304:	1e03      	subs	r3, r0, #0
 800c306:	d001      	beq.n	800c30c <BME280_ReadCalibrationData+0x30>
        return HAL_ERROR;
 800c308:	2301      	movs	r3, #1
 800c30a:	e0ca      	b.n	800c4a2 <BME280_ReadCalibrationData+0x1c6>
    }
    
    calib_data.dig_T1 = (calib[1] << 8) | calib[0];
 800c30c:	210c      	movs	r1, #12
 800c30e:	187b      	adds	r3, r7, r1
 800c310:	785b      	ldrb	r3, [r3, #1]
 800c312:	b21b      	sxth	r3, r3
 800c314:	021b      	lsls	r3, r3, #8
 800c316:	b21a      	sxth	r2, r3
 800c318:	187b      	adds	r3, r7, r1
 800c31a:	781b      	ldrb	r3, [r3, #0]
 800c31c:	b21b      	sxth	r3, r3
 800c31e:	4313      	orrs	r3, r2
 800c320:	b21b      	sxth	r3, r3
 800c322:	b29a      	uxth	r2, r3
 800c324:	4b61      	ldr	r3, [pc, #388]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c326:	801a      	strh	r2, [r3, #0]
    calib_data.dig_T2 = (calib[3] << 8) | calib[2];
 800c328:	187b      	adds	r3, r7, r1
 800c32a:	78db      	ldrb	r3, [r3, #3]
 800c32c:	b21b      	sxth	r3, r3
 800c32e:	021b      	lsls	r3, r3, #8
 800c330:	b21a      	sxth	r2, r3
 800c332:	187b      	adds	r3, r7, r1
 800c334:	789b      	ldrb	r3, [r3, #2]
 800c336:	b21b      	sxth	r3, r3
 800c338:	4313      	orrs	r3, r2
 800c33a:	b21a      	sxth	r2, r3
 800c33c:	4b5b      	ldr	r3, [pc, #364]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c33e:	805a      	strh	r2, [r3, #2]
    calib_data.dig_T3 = (calib[5] << 8) | calib[4];
 800c340:	187b      	adds	r3, r7, r1
 800c342:	795b      	ldrb	r3, [r3, #5]
 800c344:	b21b      	sxth	r3, r3
 800c346:	021b      	lsls	r3, r3, #8
 800c348:	b21a      	sxth	r2, r3
 800c34a:	187b      	adds	r3, r7, r1
 800c34c:	791b      	ldrb	r3, [r3, #4]
 800c34e:	b21b      	sxth	r3, r3
 800c350:	4313      	orrs	r3, r2
 800c352:	b21a      	sxth	r2, r3
 800c354:	4b55      	ldr	r3, [pc, #340]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c356:	809a      	strh	r2, [r3, #4]
    
    calib_data.dig_P1 = (calib[7] << 8) | calib[6];
 800c358:	187b      	adds	r3, r7, r1
 800c35a:	79db      	ldrb	r3, [r3, #7]
 800c35c:	b21b      	sxth	r3, r3
 800c35e:	021b      	lsls	r3, r3, #8
 800c360:	b21a      	sxth	r2, r3
 800c362:	187b      	adds	r3, r7, r1
 800c364:	799b      	ldrb	r3, [r3, #6]
 800c366:	b21b      	sxth	r3, r3
 800c368:	4313      	orrs	r3, r2
 800c36a:	b21b      	sxth	r3, r3
 800c36c:	b29a      	uxth	r2, r3
 800c36e:	4b4f      	ldr	r3, [pc, #316]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c370:	80da      	strh	r2, [r3, #6]
    calib_data.dig_P2 = (calib[9] << 8) | calib[8];
 800c372:	187b      	adds	r3, r7, r1
 800c374:	7a5b      	ldrb	r3, [r3, #9]
 800c376:	b21b      	sxth	r3, r3
 800c378:	021b      	lsls	r3, r3, #8
 800c37a:	b21a      	sxth	r2, r3
 800c37c:	187b      	adds	r3, r7, r1
 800c37e:	7a1b      	ldrb	r3, [r3, #8]
 800c380:	b21b      	sxth	r3, r3
 800c382:	4313      	orrs	r3, r2
 800c384:	b21a      	sxth	r2, r3
 800c386:	4b49      	ldr	r3, [pc, #292]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c388:	811a      	strh	r2, [r3, #8]
    calib_data.dig_P3 = (calib[11] << 8) | calib[10];
 800c38a:	187b      	adds	r3, r7, r1
 800c38c:	7adb      	ldrb	r3, [r3, #11]
 800c38e:	b21b      	sxth	r3, r3
 800c390:	021b      	lsls	r3, r3, #8
 800c392:	b21a      	sxth	r2, r3
 800c394:	187b      	adds	r3, r7, r1
 800c396:	7a9b      	ldrb	r3, [r3, #10]
 800c398:	b21b      	sxth	r3, r3
 800c39a:	4313      	orrs	r3, r2
 800c39c:	b21a      	sxth	r2, r3
 800c39e:	4b43      	ldr	r3, [pc, #268]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c3a0:	815a      	strh	r2, [r3, #10]
    calib_data.dig_P4 = (calib[13] << 8) | calib[12];
 800c3a2:	187b      	adds	r3, r7, r1
 800c3a4:	7b5b      	ldrb	r3, [r3, #13]
 800c3a6:	b21b      	sxth	r3, r3
 800c3a8:	021b      	lsls	r3, r3, #8
 800c3aa:	b21a      	sxth	r2, r3
 800c3ac:	187b      	adds	r3, r7, r1
 800c3ae:	7b1b      	ldrb	r3, [r3, #12]
 800c3b0:	b21b      	sxth	r3, r3
 800c3b2:	4313      	orrs	r3, r2
 800c3b4:	b21a      	sxth	r2, r3
 800c3b6:	4b3d      	ldr	r3, [pc, #244]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c3b8:	819a      	strh	r2, [r3, #12]
    calib_data.dig_P5 = (calib[15] << 8) | calib[14];
 800c3ba:	187b      	adds	r3, r7, r1
 800c3bc:	7bdb      	ldrb	r3, [r3, #15]
 800c3be:	b21b      	sxth	r3, r3
 800c3c0:	021b      	lsls	r3, r3, #8
 800c3c2:	b21a      	sxth	r2, r3
 800c3c4:	187b      	adds	r3, r7, r1
 800c3c6:	7b9b      	ldrb	r3, [r3, #14]
 800c3c8:	b21b      	sxth	r3, r3
 800c3ca:	4313      	orrs	r3, r2
 800c3cc:	b21a      	sxth	r2, r3
 800c3ce:	4b37      	ldr	r3, [pc, #220]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c3d0:	81da      	strh	r2, [r3, #14]
    calib_data.dig_P6 = (calib[17] << 8) | calib[16];
 800c3d2:	187b      	adds	r3, r7, r1
 800c3d4:	7c5b      	ldrb	r3, [r3, #17]
 800c3d6:	b21b      	sxth	r3, r3
 800c3d8:	021b      	lsls	r3, r3, #8
 800c3da:	b21a      	sxth	r2, r3
 800c3dc:	187b      	adds	r3, r7, r1
 800c3de:	7c1b      	ldrb	r3, [r3, #16]
 800c3e0:	b21b      	sxth	r3, r3
 800c3e2:	4313      	orrs	r3, r2
 800c3e4:	b21a      	sxth	r2, r3
 800c3e6:	4b31      	ldr	r3, [pc, #196]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c3e8:	821a      	strh	r2, [r3, #16]
    calib_data.dig_P7 = (calib[19] << 8) | calib[18];
 800c3ea:	187b      	adds	r3, r7, r1
 800c3ec:	7cdb      	ldrb	r3, [r3, #19]
 800c3ee:	b21b      	sxth	r3, r3
 800c3f0:	021b      	lsls	r3, r3, #8
 800c3f2:	b21a      	sxth	r2, r3
 800c3f4:	187b      	adds	r3, r7, r1
 800c3f6:	7c9b      	ldrb	r3, [r3, #18]
 800c3f8:	b21b      	sxth	r3, r3
 800c3fa:	4313      	orrs	r3, r2
 800c3fc:	b21a      	sxth	r2, r3
 800c3fe:	4b2b      	ldr	r3, [pc, #172]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c400:	825a      	strh	r2, [r3, #18]
    calib_data.dig_P8 = (calib[21] << 8) | calib[20];
 800c402:	187b      	adds	r3, r7, r1
 800c404:	7d5b      	ldrb	r3, [r3, #21]
 800c406:	b21b      	sxth	r3, r3
 800c408:	021b      	lsls	r3, r3, #8
 800c40a:	b21a      	sxth	r2, r3
 800c40c:	187b      	adds	r3, r7, r1
 800c40e:	7d1b      	ldrb	r3, [r3, #20]
 800c410:	b21b      	sxth	r3, r3
 800c412:	4313      	orrs	r3, r2
 800c414:	b21a      	sxth	r2, r3
 800c416:	4b25      	ldr	r3, [pc, #148]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c418:	829a      	strh	r2, [r3, #20]
    calib_data.dig_P9 = (calib[23] << 8) | calib[22];
 800c41a:	187b      	adds	r3, r7, r1
 800c41c:	7ddb      	ldrb	r3, [r3, #23]
 800c41e:	b21b      	sxth	r3, r3
 800c420:	021b      	lsls	r3, r3, #8
 800c422:	b21a      	sxth	r2, r3
 800c424:	187b      	adds	r3, r7, r1
 800c426:	7d9b      	ldrb	r3, [r3, #22]
 800c428:	b21b      	sxth	r3, r3
 800c42a:	4313      	orrs	r3, r2
 800c42c:	b21a      	sxth	r2, r3
 800c42e:	4b1f      	ldr	r3, [pc, #124]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c430:	82da      	strh	r2, [r3, #22]
    
    calib_data.dig_H1 = calib[25];
 800c432:	187b      	adds	r3, r7, r1
 800c434:	7e5a      	ldrb	r2, [r3, #25]
 800c436:	4b1d      	ldr	r3, [pc, #116]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c438:	761a      	strb	r2, [r3, #24]
    calib_data.dig_H2 = (calib_h[1] << 8) | calib_h[0];
 800c43a:	1d3b      	adds	r3, r7, #4
 800c43c:	785b      	ldrb	r3, [r3, #1]
 800c43e:	b21b      	sxth	r3, r3
 800c440:	021b      	lsls	r3, r3, #8
 800c442:	b21a      	sxth	r2, r3
 800c444:	1d3b      	adds	r3, r7, #4
 800c446:	781b      	ldrb	r3, [r3, #0]
 800c448:	b21b      	sxth	r3, r3
 800c44a:	4313      	orrs	r3, r2
 800c44c:	b21a      	sxth	r2, r3
 800c44e:	4b17      	ldr	r3, [pc, #92]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c450:	835a      	strh	r2, [r3, #26]
    calib_data.dig_H3 = calib_h[2];
 800c452:	1d3b      	adds	r3, r7, #4
 800c454:	789a      	ldrb	r2, [r3, #2]
 800c456:	4b15      	ldr	r3, [pc, #84]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c458:	771a      	strb	r2, [r3, #28]
    calib_data.dig_H4 = (calib_h[3] << 4) | (calib_h[4] & 0x0F);
 800c45a:	1d3b      	adds	r3, r7, #4
 800c45c:	78db      	ldrb	r3, [r3, #3]
 800c45e:	b21b      	sxth	r3, r3
 800c460:	011b      	lsls	r3, r3, #4
 800c462:	b21a      	sxth	r2, r3
 800c464:	1d3b      	adds	r3, r7, #4
 800c466:	791b      	ldrb	r3, [r3, #4]
 800c468:	b21b      	sxth	r3, r3
 800c46a:	210f      	movs	r1, #15
 800c46c:	400b      	ands	r3, r1
 800c46e:	b21b      	sxth	r3, r3
 800c470:	4313      	orrs	r3, r2
 800c472:	b21a      	sxth	r2, r3
 800c474:	4b0d      	ldr	r3, [pc, #52]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c476:	83da      	strh	r2, [r3, #30]
    calib_data.dig_H5 = (calib_h[5] << 4) | (calib_h[4] >> 4);
 800c478:	1d3b      	adds	r3, r7, #4
 800c47a:	795b      	ldrb	r3, [r3, #5]
 800c47c:	b21b      	sxth	r3, r3
 800c47e:	011b      	lsls	r3, r3, #4
 800c480:	b21a      	sxth	r2, r3
 800c482:	1d3b      	adds	r3, r7, #4
 800c484:	791b      	ldrb	r3, [r3, #4]
 800c486:	091b      	lsrs	r3, r3, #4
 800c488:	b2db      	uxtb	r3, r3
 800c48a:	b21b      	sxth	r3, r3
 800c48c:	4313      	orrs	r3, r2
 800c48e:	b21a      	sxth	r2, r3
 800c490:	4b06      	ldr	r3, [pc, #24]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c492:	841a      	strh	r2, [r3, #32]
    calib_data.dig_H6 = calib_h[6];
 800c494:	1d3b      	adds	r3, r7, #4
 800c496:	799b      	ldrb	r3, [r3, #6]
 800c498:	b259      	sxtb	r1, r3
 800c49a:	4b04      	ldr	r3, [pc, #16]	@ (800c4ac <BME280_ReadCalibrationData+0x1d0>)
 800c49c:	2222      	movs	r2, #34	@ 0x22
 800c49e:	5499      	strb	r1, [r3, r2]
    
    return HAL_OK;
 800c4a0:	2300      	movs	r3, #0
}
 800c4a2:	0018      	movs	r0, r3
 800c4a4:	46bd      	mov	sp, r7
 800c4a6:	b00a      	add	sp, #40	@ 0x28
 800c4a8:	bd80      	pop	{r7, pc}
 800c4aa:	46c0      	nop			@ (mov r8, r8)
 800c4ac:	20002328 	.word	0x20002328

0800c4b0 <BME280_CompensateT>:

static int32_t BME280_CompensateT(int32_t adc_T)
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b086      	sub	sp, #24
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
    int32_t var1, var2, T;
    
    var1 = ((((adc_T >> 3) - ((int32_t)calib_data.dig_T1 << 1))) * ((int32_t)calib_data.dig_T2)) >> 11;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	10da      	asrs	r2, r3, #3
 800c4bc:	4b16      	ldr	r3, [pc, #88]	@ (800c518 <BME280_CompensateT+0x68>)
 800c4be:	881b      	ldrh	r3, [r3, #0]
 800c4c0:	005b      	lsls	r3, r3, #1
 800c4c2:	1ad3      	subs	r3, r2, r3
 800c4c4:	4a14      	ldr	r2, [pc, #80]	@ (800c518 <BME280_CompensateT+0x68>)
 800c4c6:	2102      	movs	r1, #2
 800c4c8:	5e52      	ldrsh	r2, [r2, r1]
 800c4ca:	4353      	muls	r3, r2
 800c4cc:	12db      	asrs	r3, r3, #11
 800c4ce:	617b      	str	r3, [r7, #20]
    var2 = (((((adc_T >> 4) - ((int32_t)calib_data.dig_T1)) * ((adc_T >> 4) - ((int32_t)calib_data.dig_T1))) >> 12) * ((int32_t)calib_data.dig_T3)) >> 14;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	111b      	asrs	r3, r3, #4
 800c4d4:	4a10      	ldr	r2, [pc, #64]	@ (800c518 <BME280_CompensateT+0x68>)
 800c4d6:	8812      	ldrh	r2, [r2, #0]
 800c4d8:	1a9b      	subs	r3, r3, r2
 800c4da:	687a      	ldr	r2, [r7, #4]
 800c4dc:	1112      	asrs	r2, r2, #4
 800c4de:	490e      	ldr	r1, [pc, #56]	@ (800c518 <BME280_CompensateT+0x68>)
 800c4e0:	8809      	ldrh	r1, [r1, #0]
 800c4e2:	1a52      	subs	r2, r2, r1
 800c4e4:	4353      	muls	r3, r2
 800c4e6:	131b      	asrs	r3, r3, #12
 800c4e8:	4a0b      	ldr	r2, [pc, #44]	@ (800c518 <BME280_CompensateT+0x68>)
 800c4ea:	2104      	movs	r1, #4
 800c4ec:	5e52      	ldrsh	r2, [r2, r1]
 800c4ee:	4353      	muls	r3, r2
 800c4f0:	139b      	asrs	r3, r3, #14
 800c4f2:	613b      	str	r3, [r7, #16]
    t_fine = var1 + var2;
 800c4f4:	697a      	ldr	r2, [r7, #20]
 800c4f6:	693b      	ldr	r3, [r7, #16]
 800c4f8:	18d2      	adds	r2, r2, r3
 800c4fa:	4b08      	ldr	r3, [pc, #32]	@ (800c51c <BME280_CompensateT+0x6c>)
 800c4fc:	601a      	str	r2, [r3, #0]
    T = (t_fine * 5 + 128) >> 8;
 800c4fe:	4b07      	ldr	r3, [pc, #28]	@ (800c51c <BME280_CompensateT+0x6c>)
 800c500:	681a      	ldr	r2, [r3, #0]
 800c502:	0013      	movs	r3, r2
 800c504:	009b      	lsls	r3, r3, #2
 800c506:	189b      	adds	r3, r3, r2
 800c508:	3380      	adds	r3, #128	@ 0x80
 800c50a:	121b      	asrs	r3, r3, #8
 800c50c:	60fb      	str	r3, [r7, #12]
    
    return T;
 800c50e:	68fb      	ldr	r3, [r7, #12]
}
 800c510:	0018      	movs	r0, r3
 800c512:	46bd      	mov	sp, r7
 800c514:	b006      	add	sp, #24
 800c516:	bd80      	pop	{r7, pc}
 800c518:	20002328 	.word	0x20002328
 800c51c:	2000234c 	.word	0x2000234c

0800c520 <BME280_CompensateP>:

static uint32_t BME280_CompensateP(int32_t adc_P)
{
 800c520:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c522:	b0ad      	sub	sp, #180	@ 0xb4
 800c524:	af00      	add	r7, sp, #0
 800c526:	2394      	movs	r3, #148	@ 0x94
 800c528:	18fb      	adds	r3, r7, r3
 800c52a:	6018      	str	r0, [r3, #0]
    int64_t var1, var2, p;
    
    var1 = ((int64_t)t_fine) - 128000;
 800c52c:	4bc6      	ldr	r3, [pc, #792]	@ (800c848 <BME280_CompensateP+0x328>)
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	001c      	movs	r4, r3
 800c532:	17db      	asrs	r3, r3, #31
 800c534:	001d      	movs	r5, r3
 800c536:	4ac5      	ldr	r2, [pc, #788]	@ (800c84c <BME280_CompensateP+0x32c>)
 800c538:	2301      	movs	r3, #1
 800c53a:	425b      	negs	r3, r3
 800c53c:	1912      	adds	r2, r2, r4
 800c53e:	416b      	adcs	r3, r5
 800c540:	24a8      	movs	r4, #168	@ 0xa8
 800c542:	1939      	adds	r1, r7, r4
 800c544:	600a      	str	r2, [r1, #0]
 800c546:	604b      	str	r3, [r1, #4]
    var2 = var1 * var1 * (int64_t)calib_data.dig_P6;
 800c548:	193b      	adds	r3, r7, r4
 800c54a:	681a      	ldr	r2, [r3, #0]
 800c54c:	685b      	ldr	r3, [r3, #4]
 800c54e:	1939      	adds	r1, r7, r4
 800c550:	6808      	ldr	r0, [r1, #0]
 800c552:	6849      	ldr	r1, [r1, #4]
 800c554:	f7f4 f84e 	bl	80005f4 <__aeabi_lmul>
 800c558:	0002      	movs	r2, r0
 800c55a:	000b      	movs	r3, r1
 800c55c:	0010      	movs	r0, r2
 800c55e:	0019      	movs	r1, r3
 800c560:	4bbb      	ldr	r3, [pc, #748]	@ (800c850 <BME280_CompensateP+0x330>)
 800c562:	2210      	movs	r2, #16
 800c564:	5e9b      	ldrsh	r3, [r3, r2]
 800c566:	653b      	str	r3, [r7, #80]	@ 0x50
 800c568:	17db      	asrs	r3, r3, #31
 800c56a:	657b      	str	r3, [r7, #84]	@ 0x54
 800c56c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c56e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c570:	f7f4 f840 	bl	80005f4 <__aeabi_lmul>
 800c574:	0002      	movs	r2, r0
 800c576:	000b      	movs	r3, r1
 800c578:	25a0      	movs	r5, #160	@ 0xa0
 800c57a:	1979      	adds	r1, r7, r5
 800c57c:	600a      	str	r2, [r1, #0]
 800c57e:	604b      	str	r3, [r1, #4]
    var2 = var2 + ((var1 * (int64_t)calib_data.dig_P5) << 17);
 800c580:	4bb3      	ldr	r3, [pc, #716]	@ (800c850 <BME280_CompensateP+0x330>)
 800c582:	220e      	movs	r2, #14
 800c584:	5e9b      	ldrsh	r3, [r3, r2]
 800c586:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c588:	17db      	asrs	r3, r3, #31
 800c58a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c58c:	193b      	adds	r3, r7, r4
 800c58e:	681a      	ldr	r2, [r3, #0]
 800c590:	685b      	ldr	r3, [r3, #4]
 800c592:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800c594:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800c596:	f7f4 f82d 	bl	80005f4 <__aeabi_lmul>
 800c59a:	0002      	movs	r2, r0
 800c59c:	000b      	movs	r3, r1
 800c59e:	0bd1      	lsrs	r1, r2, #15
 800c5a0:	468c      	mov	ip, r1
 800c5a2:	0458      	lsls	r0, r3, #17
 800c5a4:	268c      	movs	r6, #140	@ 0x8c
 800c5a6:	19b9      	adds	r1, r7, r6
 800c5a8:	6008      	str	r0, [r1, #0]
 800c5aa:	19b8      	adds	r0, r7, r6
 800c5ac:	6800      	ldr	r0, [r0, #0]
 800c5ae:	4661      	mov	r1, ip
 800c5b0:	4308      	orrs	r0, r1
 800c5b2:	19b9      	adds	r1, r7, r6
 800c5b4:	6008      	str	r0, [r1, #0]
 800c5b6:	0453      	lsls	r3, r2, #17
 800c5b8:	2188      	movs	r1, #136	@ 0x88
 800c5ba:	187a      	adds	r2, r7, r1
 800c5bc:	6013      	str	r3, [r2, #0]
 800c5be:	197b      	adds	r3, r7, r5
 800c5c0:	681a      	ldr	r2, [r3, #0]
 800c5c2:	685b      	ldr	r3, [r3, #4]
 800c5c4:	1879      	adds	r1, r7, r1
 800c5c6:	6808      	ldr	r0, [r1, #0]
 800c5c8:	6849      	ldr	r1, [r1, #4]
 800c5ca:	1812      	adds	r2, r2, r0
 800c5cc:	414b      	adcs	r3, r1
 800c5ce:	1979      	adds	r1, r7, r5
 800c5d0:	600a      	str	r2, [r1, #0]
 800c5d2:	604b      	str	r3, [r1, #4]
    var2 = var2 + (((int64_t)calib_data.dig_P4) << 35);
 800c5d4:	4b9e      	ldr	r3, [pc, #632]	@ (800c850 <BME280_CompensateP+0x330>)
 800c5d6:	220c      	movs	r2, #12
 800c5d8:	5e9b      	ldrsh	r3, [r3, r2]
 800c5da:	643b      	str	r3, [r7, #64]	@ 0x40
 800c5dc:	17db      	asrs	r3, r3, #31
 800c5de:	647b      	str	r3, [r7, #68]	@ 0x44
 800c5e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5e2:	00db      	lsls	r3, r3, #3
 800c5e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c5e6:	2300      	movs	r3, #0
 800c5e8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c5ea:	197b      	adds	r3, r7, r5
 800c5ec:	681a      	ldr	r2, [r3, #0]
 800c5ee:	685b      	ldr	r3, [r3, #4]
 800c5f0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c5f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c5f4:	1812      	adds	r2, r2, r0
 800c5f6:	414b      	adcs	r3, r1
 800c5f8:	1979      	adds	r1, r7, r5
 800c5fa:	600a      	str	r2, [r1, #0]
 800c5fc:	604b      	str	r3, [r1, #4]
    var1 = ((var1 * var1 * (int64_t)calib_data.dig_P3) >> 8) + ((var1 * (int64_t)calib_data.dig_P2) << 12);
 800c5fe:	193b      	adds	r3, r7, r4
 800c600:	681a      	ldr	r2, [r3, #0]
 800c602:	685b      	ldr	r3, [r3, #4]
 800c604:	1939      	adds	r1, r7, r4
 800c606:	6808      	ldr	r0, [r1, #0]
 800c608:	6849      	ldr	r1, [r1, #4]
 800c60a:	f7f3 fff3 	bl	80005f4 <__aeabi_lmul>
 800c60e:	0002      	movs	r2, r0
 800c610:	000b      	movs	r3, r1
 800c612:	0010      	movs	r0, r2
 800c614:	0019      	movs	r1, r3
 800c616:	4b8e      	ldr	r3, [pc, #568]	@ (800c850 <BME280_CompensateP+0x330>)
 800c618:	220a      	movs	r2, #10
 800c61a:	5e9b      	ldrsh	r3, [r3, r2]
 800c61c:	633b      	str	r3, [r7, #48]	@ 0x30
 800c61e:	17db      	asrs	r3, r3, #31
 800c620:	637b      	str	r3, [r7, #52]	@ 0x34
 800c622:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c626:	f7f3 ffe5 	bl	80005f4 <__aeabi_lmul>
 800c62a:	0002      	movs	r2, r0
 800c62c:	000b      	movs	r3, r1
 800c62e:	0619      	lsls	r1, r3, #24
 800c630:	0a10      	lsrs	r0, r2, #8
 800c632:	2580      	movs	r5, #128	@ 0x80
 800c634:	197e      	adds	r6, r7, r5
 800c636:	6030      	str	r0, [r6, #0]
 800c638:	1978      	adds	r0, r7, r5
 800c63a:	6800      	ldr	r0, [r0, #0]
 800c63c:	4308      	orrs	r0, r1
 800c63e:	1979      	adds	r1, r7, r5
 800c640:	6008      	str	r0, [r1, #0]
 800c642:	121b      	asrs	r3, r3, #8
 800c644:	2284      	movs	r2, #132	@ 0x84
 800c646:	18ba      	adds	r2, r7, r2
 800c648:	6013      	str	r3, [r2, #0]
 800c64a:	4b81      	ldr	r3, [pc, #516]	@ (800c850 <BME280_CompensateP+0x330>)
 800c64c:	2208      	movs	r2, #8
 800c64e:	5e9b      	ldrsh	r3, [r3, r2]
 800c650:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c652:	17db      	asrs	r3, r3, #31
 800c654:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c656:	193b      	adds	r3, r7, r4
 800c658:	681a      	ldr	r2, [r3, #0]
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c65e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c660:	f7f3 ffc8 	bl	80005f4 <__aeabi_lmul>
 800c664:	0002      	movs	r2, r0
 800c666:	000b      	movs	r3, r1
 800c668:	0d11      	lsrs	r1, r2, #20
 800c66a:	0318      	lsls	r0, r3, #12
 800c66c:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800c66e:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800c670:	4308      	orrs	r0, r1
 800c672:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800c674:	0313      	lsls	r3, r2, #12
 800c676:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c678:	197b      	adds	r3, r7, r5
 800c67a:	681a      	ldr	r2, [r3, #0]
 800c67c:	685b      	ldr	r3, [r3, #4]
 800c67e:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800c680:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c682:	1812      	adds	r2, r2, r0
 800c684:	414b      	adcs	r3, r1
 800c686:	1939      	adds	r1, r7, r4
 800c688:	600a      	str	r2, [r1, #0]
 800c68a:	604b      	str	r3, [r1, #4]
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)calib_data.dig_P1) >> 33;
 800c68c:	193b      	adds	r3, r7, r4
 800c68e:	6818      	ldr	r0, [r3, #0]
 800c690:	6859      	ldr	r1, [r3, #4]
 800c692:	2200      	movs	r2, #0
 800c694:	2380      	movs	r3, #128	@ 0x80
 800c696:	021b      	lsls	r3, r3, #8
 800c698:	1880      	adds	r0, r0, r2
 800c69a:	4159      	adcs	r1, r3
 800c69c:	4b6c      	ldr	r3, [pc, #432]	@ (800c850 <BME280_CompensateP+0x330>)
 800c69e:	88db      	ldrh	r3, [r3, #6]
 800c6a0:	623b      	str	r3, [r7, #32]
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	627b      	str	r3, [r7, #36]	@ 0x24
 800c6a6:	6a3a      	ldr	r2, [r7, #32]
 800c6a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6aa:	f7f3 ffa3 	bl	80005f4 <__aeabi_lmul>
 800c6ae:	0002      	movs	r2, r0
 800c6b0:	000b      	movs	r3, r1
 800c6b2:	1059      	asrs	r1, r3, #1
 800c6b4:	1938      	adds	r0, r7, r4
 800c6b6:	6001      	str	r1, [r0, #0]
 800c6b8:	17db      	asrs	r3, r3, #31
 800c6ba:	21ac      	movs	r1, #172	@ 0xac
 800c6bc:	187a      	adds	r2, r7, r1
 800c6be:	6013      	str	r3, [r2, #0]
    
    if (var1 == 0) {
 800c6c0:	193b      	adds	r3, r7, r4
 800c6c2:	681a      	ldr	r2, [r3, #0]
 800c6c4:	187b      	adds	r3, r7, r1
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	431a      	orrs	r2, r3
 800c6ca:	d101      	bne.n	800c6d0 <BME280_CompensateP+0x1b0>
        return 0;
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	e0b6      	b.n	800c83e <BME280_CompensateP+0x31e>
    }
    
    p = 1048576 - adc_P;
 800c6d0:	2394      	movs	r3, #148	@ 0x94
 800c6d2:	18fb      	adds	r3, r7, r3
 800c6d4:	681a      	ldr	r2, [r3, #0]
 800c6d6:	2380      	movs	r3, #128	@ 0x80
 800c6d8:	035b      	lsls	r3, r3, #13
 800c6da:	1a9b      	subs	r3, r3, r2
 800c6dc:	2498      	movs	r4, #152	@ 0x98
 800c6de:	193a      	adds	r2, r7, r4
 800c6e0:	6013      	str	r3, [r2, #0]
 800c6e2:	17db      	asrs	r3, r3, #31
 800c6e4:	259c      	movs	r5, #156	@ 0x9c
 800c6e6:	197a      	adds	r2, r7, r5
 800c6e8:	6013      	str	r3, [r2, #0]
    p = (((p << 31) - var2) * 3125) / var1;
 800c6ea:	193b      	adds	r3, r7, r4
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	105b      	asrs	r3, r3, #1
 800c6f0:	61fb      	str	r3, [r7, #28]
 800c6f2:	193b      	adds	r3, r7, r4
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	07db      	lsls	r3, r3, #31
 800c6f8:	61bb      	str	r3, [r7, #24]
 800c6fa:	23a0      	movs	r3, #160	@ 0xa0
 800c6fc:	18fa      	adds	r2, r7, r3
 800c6fe:	6853      	ldr	r3, [r2, #4]
 800c700:	6812      	ldr	r2, [r2, #0]
 800c702:	69b8      	ldr	r0, [r7, #24]
 800c704:	69f9      	ldr	r1, [r7, #28]
 800c706:	1a80      	subs	r0, r0, r2
 800c708:	4199      	sbcs	r1, r3
 800c70a:	4a52      	ldr	r2, [pc, #328]	@ (800c854 <BME280_CompensateP+0x334>)
 800c70c:	2300      	movs	r3, #0
 800c70e:	f7f3 ff71 	bl	80005f4 <__aeabi_lmul>
 800c712:	0002      	movs	r2, r0
 800c714:	000b      	movs	r3, r1
 800c716:	0010      	movs	r0, r2
 800c718:	0019      	movs	r1, r3
 800c71a:	26a8      	movs	r6, #168	@ 0xa8
 800c71c:	19ba      	adds	r2, r7, r6
 800c71e:	6853      	ldr	r3, [r2, #4]
 800c720:	6812      	ldr	r2, [r2, #0]
 800c722:	f7f3 ff23 	bl	800056c <__aeabi_ldivmod>
 800c726:	0002      	movs	r2, r0
 800c728:	000b      	movs	r3, r1
 800c72a:	1939      	adds	r1, r7, r4
 800c72c:	600a      	str	r2, [r1, #0]
 800c72e:	604b      	str	r3, [r1, #4]
    var1 = (((int64_t)calib_data.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 800c730:	4b47      	ldr	r3, [pc, #284]	@ (800c850 <BME280_CompensateP+0x330>)
 800c732:	2216      	movs	r2, #22
 800c734:	5e9b      	ldrsh	r3, [r3, r2]
 800c736:	613b      	str	r3, [r7, #16]
 800c738:	17db      	asrs	r3, r3, #31
 800c73a:	617b      	str	r3, [r7, #20]
 800c73c:	197a      	adds	r2, r7, r5
 800c73e:	6813      	ldr	r3, [r2, #0]
 800c740:	04da      	lsls	r2, r3, #19
 800c742:	1939      	adds	r1, r7, r4
 800c744:	680b      	ldr	r3, [r1, #0]
 800c746:	0b5b      	lsrs	r3, r3, #13
 800c748:	673b      	str	r3, [r7, #112]	@ 0x70
 800c74a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c74c:	4313      	orrs	r3, r2
 800c74e:	673b      	str	r3, [r7, #112]	@ 0x70
 800c750:	197a      	adds	r2, r7, r5
 800c752:	6813      	ldr	r3, [r2, #0]
 800c754:	135b      	asrs	r3, r3, #13
 800c756:	677b      	str	r3, [r7, #116]	@ 0x74
 800c758:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c75a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c75c:	6938      	ldr	r0, [r7, #16]
 800c75e:	6979      	ldr	r1, [r7, #20]
 800c760:	f7f3 ff48 	bl	80005f4 <__aeabi_lmul>
 800c764:	0002      	movs	r2, r0
 800c766:	000b      	movs	r3, r1
 800c768:	0010      	movs	r0, r2
 800c76a:	0019      	movs	r1, r3
 800c76c:	197a      	adds	r2, r7, r5
 800c76e:	6813      	ldr	r3, [r2, #0]
 800c770:	04da      	lsls	r2, r3, #19
 800c772:	193b      	adds	r3, r7, r4
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	0b5b      	lsrs	r3, r3, #13
 800c778:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c77a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c77c:	4313      	orrs	r3, r2
 800c77e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c780:	197a      	adds	r2, r7, r5
 800c782:	6813      	ldr	r3, [r2, #0]
 800c784:	135b      	asrs	r3, r3, #13
 800c786:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c788:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c78a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c78c:	f7f3 ff32 	bl	80005f4 <__aeabi_lmul>
 800c790:	0002      	movs	r2, r0
 800c792:	000b      	movs	r3, r1
 800c794:	01d9      	lsls	r1, r3, #7
 800c796:	0e50      	lsrs	r0, r2, #25
 800c798:	4301      	orrs	r1, r0
 800c79a:	19b8      	adds	r0, r7, r6
 800c79c:	6001      	str	r1, [r0, #0]
 800c79e:	165b      	asrs	r3, r3, #25
 800c7a0:	22ac      	movs	r2, #172	@ 0xac
 800c7a2:	18ba      	adds	r2, r7, r2
 800c7a4:	6013      	str	r3, [r2, #0]
    var2 = (((int64_t)calib_data.dig_P8) * p) >> 19;
 800c7a6:	4b2a      	ldr	r3, [pc, #168]	@ (800c850 <BME280_CompensateP+0x330>)
 800c7a8:	2214      	movs	r2, #20
 800c7aa:	5e9b      	ldrsh	r3, [r3, r2]
 800c7ac:	60bb      	str	r3, [r7, #8]
 800c7ae:	17db      	asrs	r3, r3, #31
 800c7b0:	60fb      	str	r3, [r7, #12]
 800c7b2:	193a      	adds	r2, r7, r4
 800c7b4:	6853      	ldr	r3, [r2, #4]
 800c7b6:	6812      	ldr	r2, [r2, #0]
 800c7b8:	68b8      	ldr	r0, [r7, #8]
 800c7ba:	68f9      	ldr	r1, [r7, #12]
 800c7bc:	f7f3 ff1a 	bl	80005f4 <__aeabi_lmul>
 800c7c0:	0002      	movs	r2, r0
 800c7c2:	000b      	movs	r3, r1
 800c7c4:	0359      	lsls	r1, r3, #13
 800c7c6:	0cd0      	lsrs	r0, r2, #19
 800c7c8:	4301      	orrs	r1, r0
 800c7ca:	25a0      	movs	r5, #160	@ 0xa0
 800c7cc:	1978      	adds	r0, r7, r5
 800c7ce:	6001      	str	r1, [r0, #0]
 800c7d0:	14db      	asrs	r3, r3, #19
 800c7d2:	22a4      	movs	r2, #164	@ 0xa4
 800c7d4:	18ba      	adds	r2, r7, r2
 800c7d6:	6013      	str	r3, [r2, #0]
    p = ((p + var1 + var2) >> 8) + (((int64_t)calib_data.dig_P7) << 4);
 800c7d8:	193b      	adds	r3, r7, r4
 800c7da:	6818      	ldr	r0, [r3, #0]
 800c7dc:	6859      	ldr	r1, [r3, #4]
 800c7de:	19bb      	adds	r3, r7, r6
 800c7e0:	681a      	ldr	r2, [r3, #0]
 800c7e2:	685b      	ldr	r3, [r3, #4]
 800c7e4:	1880      	adds	r0, r0, r2
 800c7e6:	4159      	adcs	r1, r3
 800c7e8:	197b      	adds	r3, r7, r5
 800c7ea:	681a      	ldr	r2, [r3, #0]
 800c7ec:	685b      	ldr	r3, [r3, #4]
 800c7ee:	1812      	adds	r2, r2, r0
 800c7f0:	414b      	adcs	r3, r1
 800c7f2:	0619      	lsls	r1, r3, #24
 800c7f4:	0a10      	lsrs	r0, r2, #8
 800c7f6:	6638      	str	r0, [r7, #96]	@ 0x60
 800c7f8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800c7fa:	4308      	orrs	r0, r1
 800c7fc:	6638      	str	r0, [r7, #96]	@ 0x60
 800c7fe:	121b      	asrs	r3, r3, #8
 800c800:	667b      	str	r3, [r7, #100]	@ 0x64
 800c802:	4b13      	ldr	r3, [pc, #76]	@ (800c850 <BME280_CompensateP+0x330>)
 800c804:	2212      	movs	r2, #18
 800c806:	5e9b      	ldrsh	r3, [r3, r2]
 800c808:	603b      	str	r3, [r7, #0]
 800c80a:	17db      	asrs	r3, r3, #31
 800c80c:	607b      	str	r3, [r7, #4]
 800c80e:	6839      	ldr	r1, [r7, #0]
 800c810:	687a      	ldr	r2, [r7, #4]
 800c812:	000b      	movs	r3, r1
 800c814:	0f1b      	lsrs	r3, r3, #28
 800c816:	0010      	movs	r0, r2
 800c818:	0100      	lsls	r0, r0, #4
 800c81a:	65f8      	str	r0, [r7, #92]	@ 0x5c
 800c81c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800c81e:	4318      	orrs	r0, r3
 800c820:	65f8      	str	r0, [r7, #92]	@ 0x5c
 800c822:	000b      	movs	r3, r1
 800c824:	011b      	lsls	r3, r3, #4
 800c826:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c828:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c82a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c82c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c82e:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800c830:	1812      	adds	r2, r2, r0
 800c832:	414b      	adcs	r3, r1
 800c834:	1939      	adds	r1, r7, r4
 800c836:	600a      	str	r2, [r1, #0]
 800c838:	604b      	str	r3, [r1, #4]
    
    return (uint32_t)p;
 800c83a:	193b      	adds	r3, r7, r4
 800c83c:	681b      	ldr	r3, [r3, #0]
}
 800c83e:	0018      	movs	r0, r3
 800c840:	46bd      	mov	sp, r7
 800c842:	b02d      	add	sp, #180	@ 0xb4
 800c844:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c846:	46c0      	nop			@ (mov r8, r8)
 800c848:	2000234c 	.word	0x2000234c
 800c84c:	fffe0c00 	.word	0xfffe0c00
 800c850:	20002328 	.word	0x20002328
 800c854:	00000c35 	.word	0x00000c35

0800c858 <BME280_CompensateH>:

static uint32_t BME280_CompensateH(int32_t adc_H)
{
 800c858:	b580      	push	{r7, lr}
 800c85a:	b084      	sub	sp, #16
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	6078      	str	r0, [r7, #4]
    int32_t v_x1_u32r;
    
    v_x1_u32r = (t_fine - ((int32_t)76800));
 800c860:	4b2d      	ldr	r3, [pc, #180]	@ (800c918 <BME280_CompensateH+0xc0>)
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	4a2d      	ldr	r2, [pc, #180]	@ (800c91c <BME280_CompensateH+0xc4>)
 800c866:	4694      	mov	ip, r2
 800c868:	4463      	add	r3, ip
 800c86a:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib_data.dig_H4) << 20) - (((int32_t)calib_data.dig_H5) * v_x1_u32r)) +
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	039a      	lsls	r2, r3, #14
 800c870:	4b2b      	ldr	r3, [pc, #172]	@ (800c920 <BME280_CompensateH+0xc8>)
 800c872:	211e      	movs	r1, #30
 800c874:	5e5b      	ldrsh	r3, [r3, r1]
 800c876:	051b      	lsls	r3, r3, #20
 800c878:	1ad2      	subs	r2, r2, r3
 800c87a:	4b29      	ldr	r3, [pc, #164]	@ (800c920 <BME280_CompensateH+0xc8>)
 800c87c:	2120      	movs	r1, #32
 800c87e:	5e5b      	ldrsh	r3, [r3, r1]
 800c880:	0019      	movs	r1, r3
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	434b      	muls	r3, r1
 800c886:	1ad3      	subs	r3, r2, r3
 800c888:	2280      	movs	r2, #128	@ 0x80
 800c88a:	01d2      	lsls	r2, r2, #7
 800c88c:	4694      	mov	ip, r2
 800c88e:	4463      	add	r3, ip
                ((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)calib_data.dig_H6)) >> 10) *
 800c890:	13db      	asrs	r3, r3, #15
 800c892:	4a23      	ldr	r2, [pc, #140]	@ (800c920 <BME280_CompensateH+0xc8>)
 800c894:	2122      	movs	r1, #34	@ 0x22
 800c896:	5652      	ldrsb	r2, [r2, r1]
 800c898:	0011      	movs	r1, r2
 800c89a:	68fa      	ldr	r2, [r7, #12]
 800c89c:	434a      	muls	r2, r1
 800c89e:	1292      	asrs	r2, r2, #10
                (((v_x1_u32r * ((int32_t)calib_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 800c8a0:	491f      	ldr	r1, [pc, #124]	@ (800c920 <BME280_CompensateH+0xc8>)
 800c8a2:	7f09      	ldrb	r1, [r1, #28]
 800c8a4:	0008      	movs	r0, r1
 800c8a6:	68f9      	ldr	r1, [r7, #12]
 800c8a8:	4341      	muls	r1, r0
 800c8aa:	12c9      	asrs	r1, r1, #11
 800c8ac:	2080      	movs	r0, #128	@ 0x80
 800c8ae:	0200      	lsls	r0, r0, #8
 800c8b0:	4684      	mov	ip, r0
 800c8b2:	4461      	add	r1, ip
                ((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)calib_data.dig_H6)) >> 10) *
 800c8b4:	434a      	muls	r2, r1
                (((v_x1_u32r * ((int32_t)calib_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 800c8b6:	1292      	asrs	r2, r2, #10
 800c8b8:	2180      	movs	r1, #128	@ 0x80
 800c8ba:	0389      	lsls	r1, r1, #14
 800c8bc:	468c      	mov	ip, r1
 800c8be:	4462      	add	r2, ip
                ((int32_t)calib_data.dig_H2) + 8192) >> 14));
 800c8c0:	4917      	ldr	r1, [pc, #92]	@ (800c920 <BME280_CompensateH+0xc8>)
 800c8c2:	201a      	movs	r0, #26
 800c8c4:	5e09      	ldrsh	r1, [r1, r0]
                (((v_x1_u32r * ((int32_t)calib_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 800c8c6:	434a      	muls	r2, r1
                ((int32_t)calib_data.dig_H2) + 8192) >> 14));
 800c8c8:	2180      	movs	r1, #128	@ 0x80
 800c8ca:	0189      	lsls	r1, r1, #6
 800c8cc:	468c      	mov	ip, r1
 800c8ce:	4462      	add	r2, ip
 800c8d0:	1392      	asrs	r2, r2, #14
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib_data.dig_H4) << 20) - (((int32_t)calib_data.dig_H5) * v_x1_u32r)) +
 800c8d2:	4353      	muls	r3, r2
 800c8d4:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) * ((int32_t)calib_data.dig_H1)) >> 4));
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	13db      	asrs	r3, r3, #15
 800c8da:	68fa      	ldr	r2, [r7, #12]
 800c8dc:	13d2      	asrs	r2, r2, #15
 800c8de:	4353      	muls	r3, r2
 800c8e0:	11db      	asrs	r3, r3, #7
 800c8e2:	4a0f      	ldr	r2, [pc, #60]	@ (800c920 <BME280_CompensateH+0xc8>)
 800c8e4:	7e12      	ldrb	r2, [r2, #24]
 800c8e6:	4353      	muls	r3, r2
 800c8e8:	111b      	asrs	r3, r3, #4
 800c8ea:	68fa      	ldr	r2, [r7, #12]
 800c8ec:	1ad3      	subs	r3, r2, r3
 800c8ee:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	da00      	bge.n	800c8f8 <BME280_CompensateH+0xa0>
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	22c8      	movs	r2, #200	@ 0xc8
 800c8fe:	0552      	lsls	r2, r2, #21
 800c900:	4293      	cmp	r3, r2
 800c902:	dd01      	ble.n	800c908 <BME280_CompensateH+0xb0>
 800c904:	23c8      	movs	r3, #200	@ 0xc8
 800c906:	055b      	lsls	r3, r3, #21
 800c908:	60fb      	str	r3, [r7, #12]
    
    return (uint32_t)(v_x1_u32r >> 12);
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	131b      	asrs	r3, r3, #12
 800c90e:	0018      	movs	r0, r3
 800c910:	46bd      	mov	sp, r7
 800c912:	b004      	add	sp, #16
 800c914:	bd80      	pop	{r7, pc}
 800c916:	46c0      	nop			@ (mov r8, r8)
 800c918:	2000234c 	.word	0x2000234c
 800c91c:	fffed400 	.word	0xfffed400
 800c920:	20002328 	.word	0x20002328

0800c924 <__NVIC_SystemReset>:
{
 800c924:	b580      	push	{r7, lr}
 800c926:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800c928:	f3bf 8f4f 	dsb	sy
}
 800c92c:	46c0      	nop			@ (mov r8, r8)
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800c92e:	4b04      	ldr	r3, [pc, #16]	@ (800c940 <__NVIC_SystemReset+0x1c>)
 800c930:	4a04      	ldr	r2, [pc, #16]	@ (800c944 <__NVIC_SystemReset+0x20>)
 800c932:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800c934:	f3bf 8f4f 	dsb	sy
}
 800c938:	46c0      	nop			@ (mov r8, r8)
    __NOP();
 800c93a:	46c0      	nop			@ (mov r8, r8)
 800c93c:	e7fd      	b.n	800c93a <__NVIC_SystemReset+0x16>
 800c93e:	46c0      	nop			@ (mov r8, r8)
 800c940:	e000ed00 	.word	0xe000ed00
 800c944:	05fa0004 	.word	0x05fa0004

0800c948 <CHARGER_Init>:

/* Check battery voltage every 100ms */
#define CHARGER_CHECK_INTERVAL_MS  100

void CHARGER_Init(void)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	af00      	add	r7, sp, #0
    /* CTL_CEN already initialized as GPIO output in main.c */
    /* STA_CHG already initialized as GPIO input in main.c */
    /* LED already initialized as GPIO output in main.c */
    
    /* Start with charging disabled */
    HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_RESET);
 800c94c:	4b09      	ldr	r3, [pc, #36]	@ (800c974 <CHARGER_Init+0x2c>)
 800c94e:	2200      	movs	r2, #0
 800c950:	2110      	movs	r1, #16
 800c952:	0018      	movs	r0, r3
 800c954:	f003 ff27 	bl	80107a6 <HAL_GPIO_WritePin>
    charge_enabled = 0;
 800c958:	4b07      	ldr	r3, [pc, #28]	@ (800c978 <CHARGER_Init+0x30>)
 800c95a:	2200      	movs	r2, #0
 800c95c:	701a      	strb	r2, [r3, #0]
    usb_disconnected = 0;
 800c95e:	4b07      	ldr	r3, [pc, #28]	@ (800c97c <CHARGER_Init+0x34>)
 800c960:	2200      	movs	r2, #0
 800c962:	701a      	strb	r2, [r3, #0]
    
    last_check_tick = HAL_GetTick();
 800c964:	f001 fab6 	bl	800ded4 <HAL_GetTick>
 800c968:	0002      	movs	r2, r0
 800c96a:	4b05      	ldr	r3, [pc, #20]	@ (800c980 <CHARGER_Init+0x38>)
 800c96c:	601a      	str	r2, [r3, #0]
}
 800c96e:	46c0      	nop			@ (mov r8, r8)
 800c970:	46bd      	mov	sp, r7
 800c972:	bd80      	pop	{r7, pc}
 800c974:	50000400 	.word	0x50000400
 800c978:	20002354 	.word	0x20002354
 800c97c:	2000235c 	.word	0x2000235c
 800c980:	20002358 	.word	0x20002358

0800c984 <CHARGER_Task>:

void CHARGER_Task(void)
{
 800c984:	b590      	push	{r4, r7, lr}
 800c986:	b085      	sub	sp, #20
 800c988:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 800c98a:	f001 faa3 	bl	800ded4 <HAL_GetTick>
 800c98e:	0003      	movs	r3, r0
 800c990:	60fb      	str	r3, [r7, #12]
    
    /* Check battery voltage periodically */
    if ((now - last_check_tick) >= CHARGER_CHECK_INTERVAL_MS)
 800c992:	4b41      	ldr	r3, [pc, #260]	@ (800ca98 <CHARGER_Task+0x114>)
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	68fa      	ldr	r2, [r7, #12]
 800c998:	1ad3      	subs	r3, r2, r3
 800c99a:	2b63      	cmp	r3, #99	@ 0x63
 800c99c:	d800      	bhi.n	800c9a0 <CHARGER_Task+0x1c>
 800c99e:	e065      	b.n	800ca6c <CHARGER_Task+0xe8>
    {
        last_check_tick = now;
 800c9a0:	4b3d      	ldr	r3, [pc, #244]	@ (800ca98 <CHARGER_Task+0x114>)
 800c9a2:	68fa      	ldr	r2, [r7, #12]
 800c9a4:	601a      	str	r2, [r3, #0]
        
        float vbat = ANALOG_GetBat();
 800c9a6:	f7ff fa63 	bl	800be70 <ANALOG_GetBat>
 800c9aa:	1c03      	adds	r3, r0, #0
 800c9ac:	60bb      	str	r3, [r7, #8]
        
        /* Critical low voltage - disconnect USB to save power */
        if (vbat < CHARGER_VBAT_CRITICAL && !usb_disconnected)
 800c9ae:	493b      	ldr	r1, [pc, #236]	@ (800ca9c <CHARGER_Task+0x118>)
 800c9b0:	68b8      	ldr	r0, [r7, #8]
 800c9b2:	f7f3 fd95 	bl	80004e0 <__aeabi_fcmplt>
 800c9b6:	1e03      	subs	r3, r0, #0
 800c9b8:	d012      	beq.n	800c9e0 <CHARGER_Task+0x5c>
 800c9ba:	4b39      	ldr	r3, [pc, #228]	@ (800caa0 <CHARGER_Task+0x11c>)
 800c9bc:	781b      	ldrb	r3, [r3, #0]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d10e      	bne.n	800c9e0 <CHARGER_Task+0x5c>
        {
            /* Disconnect USB stack immediately */
            ux_device_stack_disconnect();
 800c9c2:	f00f fbbd 	bl	801c140 <_ux_device_stack_disconnect>
            usb_disconnected = 1;
 800c9c6:	4b36      	ldr	r3, [pc, #216]	@ (800caa0 <CHARGER_Task+0x11c>)
 800c9c8:	2201      	movs	r2, #1
 800c9ca:	701a      	strb	r2, [r3, #0]
            
            /* Enable charging before entering low power mode */
            HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_SET);
 800c9cc:	4b35      	ldr	r3, [pc, #212]	@ (800caa4 <CHARGER_Task+0x120>)
 800c9ce:	2201      	movs	r2, #1
 800c9d0:	2110      	movs	r1, #16
 800c9d2:	0018      	movs	r0, r3
 800c9d4:	f003 fee7 	bl	80107a6 <HAL_GPIO_WritePin>
            charge_enabled = 1;
 800c9d8:	4b33      	ldr	r3, [pc, #204]	@ (800caa8 <CHARGER_Task+0x124>)
 800c9da:	2201      	movs	r2, #1
 800c9dc:	701a      	strb	r2, [r3, #0]
 800c9de:	e045      	b.n	800ca6c <CHARGER_Task+0xe8>
        }
        /* Voltage recovery - reset MCU if USB is connected */
        else if (vbat > CHARGER_VBAT_RECOVERY && usb_disconnected)
 800c9e0:	4932      	ldr	r1, [pc, #200]	@ (800caac <CHARGER_Task+0x128>)
 800c9e2:	68b8      	ldr	r0, [r7, #8]
 800c9e4:	f7f3 fd90 	bl	8000508 <__aeabi_fcmpgt>
 800c9e8:	1e03      	subs	r3, r0, #0
 800c9ea:	d012      	beq.n	800ca12 <CHARGER_Task+0x8e>
 800c9ec:	4b2c      	ldr	r3, [pc, #176]	@ (800caa0 <CHARGER_Task+0x11c>)
 800c9ee:	781b      	ldrb	r3, [r3, #0]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d00e      	beq.n	800ca12 <CHARGER_Task+0x8e>
        {
            /* Check if USB cable is physically connected (VBUS present) */
            GPIO_PinState usb_vbus = HAL_GPIO_ReadPin(USB_GPIO_Port, USB_Pin);
 800c9f4:	1dfc      	adds	r4, r7, #7
 800c9f6:	23a0      	movs	r3, #160	@ 0xa0
 800c9f8:	05db      	lsls	r3, r3, #23
 800c9fa:	2108      	movs	r1, #8
 800c9fc:	0018      	movs	r0, r3
 800c9fe:	f003 feb5 	bl	801076c <HAL_GPIO_ReadPin>
 800ca02:	0003      	movs	r3, r0
 800ca04:	7023      	strb	r3, [r4, #0]
            
            if (usb_vbus == GPIO_PIN_SET)
 800ca06:	1dfb      	adds	r3, r7, #7
 800ca08:	781b      	ldrb	r3, [r3, #0]
 800ca0a:	2b01      	cmp	r3, #1
 800ca0c:	d12d      	bne.n	800ca6a <CHARGER_Task+0xe6>
            {
                /* USB cable connected - reset MCU to reinitialize USB stack */
                NVIC_SystemReset();
 800ca0e:	f7ff ff89 	bl	800c924 <__NVIC_SystemReset>
            }
        }
        /* Normal voltage-based charge control with hysteresis */
        else if (!usb_disconnected)
 800ca12:	4b23      	ldr	r3, [pc, #140]	@ (800caa0 <CHARGER_Task+0x11c>)
 800ca14:	781b      	ldrb	r3, [r3, #0]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d128      	bne.n	800ca6c <CHARGER_Task+0xe8>
        {
            if (vbat > CHARGER_VBAT_STOP && charge_enabled)
 800ca1a:	4925      	ldr	r1, [pc, #148]	@ (800cab0 <CHARGER_Task+0x12c>)
 800ca1c:	68b8      	ldr	r0, [r7, #8]
 800ca1e:	f7f3 fd73 	bl	8000508 <__aeabi_fcmpgt>
 800ca22:	1e03      	subs	r3, r0, #0
 800ca24:	d00d      	beq.n	800ca42 <CHARGER_Task+0xbe>
 800ca26:	4b20      	ldr	r3, [pc, #128]	@ (800caa8 <CHARGER_Task+0x124>)
 800ca28:	781b      	ldrb	r3, [r3, #0]
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d009      	beq.n	800ca42 <CHARGER_Task+0xbe>
            {
                /* Stop charging - voltage too high */
                HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_RESET);
 800ca2e:	4b1d      	ldr	r3, [pc, #116]	@ (800caa4 <CHARGER_Task+0x120>)
 800ca30:	2200      	movs	r2, #0
 800ca32:	2110      	movs	r1, #16
 800ca34:	0018      	movs	r0, r3
 800ca36:	f003 feb6 	bl	80107a6 <HAL_GPIO_WritePin>
                charge_enabled = 0;
 800ca3a:	4b1b      	ldr	r3, [pc, #108]	@ (800caa8 <CHARGER_Task+0x124>)
 800ca3c:	2200      	movs	r2, #0
 800ca3e:	701a      	strb	r2, [r3, #0]
 800ca40:	e014      	b.n	800ca6c <CHARGER_Task+0xe8>
            }
            else if (vbat < CHARGER_VBAT_START && !charge_enabled)
 800ca42:	491c      	ldr	r1, [pc, #112]	@ (800cab4 <CHARGER_Task+0x130>)
 800ca44:	68b8      	ldr	r0, [r7, #8]
 800ca46:	f7f3 fd4b 	bl	80004e0 <__aeabi_fcmplt>
 800ca4a:	1e03      	subs	r3, r0, #0
 800ca4c:	d00e      	beq.n	800ca6c <CHARGER_Task+0xe8>
 800ca4e:	4b16      	ldr	r3, [pc, #88]	@ (800caa8 <CHARGER_Task+0x124>)
 800ca50:	781b      	ldrb	r3, [r3, #0]
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d10a      	bne.n	800ca6c <CHARGER_Task+0xe8>
            {
                /* Start charging - voltage low enough */
                HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_SET);
 800ca56:	4b13      	ldr	r3, [pc, #76]	@ (800caa4 <CHARGER_Task+0x120>)
 800ca58:	2201      	movs	r2, #1
 800ca5a:	2110      	movs	r1, #16
 800ca5c:	0018      	movs	r0, r3
 800ca5e:	f003 fea2 	bl	80107a6 <HAL_GPIO_WritePin>
                charge_enabled = 1;
 800ca62:	4b11      	ldr	r3, [pc, #68]	@ (800caa8 <CHARGER_Task+0x124>)
 800ca64:	2201      	movs	r2, #1
 800ca66:	701a      	strb	r2, [r3, #0]
 800ca68:	e000      	b.n	800ca6c <CHARGER_Task+0xe8>
        {
 800ca6a:	46c0      	nop			@ (mov r8, r8)
            }
        }
    }
    
    /* Update LED to mirror STA_CHG pin (charging status indicator) */
    GPIO_PinState sta_chg = HAL_GPIO_ReadPin(STA_CHG_GPIO_Port, STA_CHG_Pin);
 800ca6c:	1dbc      	adds	r4, r7, #6
 800ca6e:	4b0d      	ldr	r3, [pc, #52]	@ (800caa4 <CHARGER_Task+0x120>)
 800ca70:	2108      	movs	r1, #8
 800ca72:	0018      	movs	r0, r3
 800ca74:	f003 fe7a 	bl	801076c <HAL_GPIO_ReadPin>
 800ca78:	0003      	movs	r3, r0
 800ca7a:	7023      	strb	r3, [r4, #0]
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, sta_chg);
 800ca7c:	1dbb      	adds	r3, r7, #6
 800ca7e:	781a      	ldrb	r2, [r3, #0]
 800ca80:	2380      	movs	r3, #128	@ 0x80
 800ca82:	0059      	lsls	r1, r3, #1
 800ca84:	23a0      	movs	r3, #160	@ 0xa0
 800ca86:	05db      	lsls	r3, r3, #23
 800ca88:	0018      	movs	r0, r3
 800ca8a:	f003 fe8c 	bl	80107a6 <HAL_GPIO_WritePin>
}
 800ca8e:	46c0      	nop			@ (mov r8, r8)
 800ca90:	46bd      	mov	sp, r7
 800ca92:	b005      	add	sp, #20
 800ca94:	bd90      	pop	{r4, r7, pc}
 800ca96:	46c0      	nop			@ (mov r8, r8)
 800ca98:	20002358 	.word	0x20002358
 800ca9c:	4039999a 	.word	0x4039999a
 800caa0:	2000235c 	.word	0x2000235c
 800caa4:	50000400 	.word	0x50000400
 800caa8:	20002354 	.word	0x20002354
 800caac:	40466666 	.word	0x40466666
 800cab0:	40833333 	.word	0x40833333
 800cab4:	40733333 	.word	0x40733333

0800cab8 <led_hw_status>:
#include "led.h"
#include <string.h>
#include <stdio.h>

// Dummy implementcia pre linker
void led_hw_status(char *buf, size_t len) {
 800cab8:	b580      	push	{r7, lr}
 800caba:	b082      	sub	sp, #8
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	6078      	str	r0, [r7, #4]
 800cac0:	6039      	str	r1, [r7, #0]
  snprintf(buf, len, "not implemented");
 800cac2:	4a05      	ldr	r2, [pc, #20]	@ (800cad8 <led_hw_status+0x20>)
 800cac4:	6839      	ldr	r1, [r7, #0]
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	0018      	movs	r0, r3
 800caca:	f014 f815 	bl	8020af8 <sniprintf>
}
 800cace:	46c0      	nop			@ (mov r8, r8)
 800cad0:	46bd      	mov	sp, r7
 800cad2:	b002      	add	sp, #8
 800cad4:	bd80      	pop	{r7, pc}
 800cad6:	46c0      	nop			@ (mov r8, r8)
 800cad8:	080264cc 	.word	0x080264cc

0800cadc <put_byte_msb>:
// Your CubeMX screenshot: Peripheral=Word, Memory=Byte (wrong).
// FIX WITHOUT TOUCHING IOC: we make buffer Word and write Word values (14/36/0).
static uint32_t pwm_buffer[total_slots] = {0};

static inline void put_byte_msb(uint32_t *dst, uint8_t v)
{
 800cadc:	b580      	push	{r7, lr}
 800cade:	b084      	sub	sp, #16
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
 800cae4:	000a      	movs	r2, r1
 800cae6:	1cfb      	adds	r3, r7, #3
 800cae8:	701a      	strb	r2, [r3, #0]
  for (int i = 7; i >= 0; i--) {
 800caea:	2307      	movs	r3, #7
 800caec:	60fb      	str	r3, [r7, #12]
 800caee:	e011      	b.n	800cb14 <put_byte_msb+0x38>
    *dst++ = (v & (1u << i)) ? bitHightimercount : bitLowtimercount;
 800caf0:	1cfb      	adds	r3, r7, #3
 800caf2:	781a      	ldrb	r2, [r3, #0]
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	40da      	lsrs	r2, r3
 800caf8:	0013      	movs	r3, r2
 800cafa:	2201      	movs	r2, #1
 800cafc:	4013      	ands	r3, r2
 800cafe:	d001      	beq.n	800cb04 <put_byte_msb+0x28>
 800cb00:	2224      	movs	r2, #36	@ 0x24
 800cb02:	e000      	b.n	800cb06 <put_byte_msb+0x2a>
 800cb04:	220e      	movs	r2, #14
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	1d19      	adds	r1, r3, #4
 800cb0a:	6079      	str	r1, [r7, #4]
 800cb0c:	601a      	str	r2, [r3, #0]
  for (int i = 7; i >= 0; i--) {
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	3b01      	subs	r3, #1
 800cb12:	60fb      	str	r3, [r7, #12]
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	daea      	bge.n	800caf0 <put_byte_msb+0x14>
  }
}
 800cb1a:	46c0      	nop			@ (mov r8, r8)
 800cb1c:	46c0      	nop			@ (mov r8, r8)
 800cb1e:	46bd      	mov	sp, r7
 800cb20:	b004      	add	sp, #16
 800cb22:	bd80      	pop	{r7, pc}

0800cb24 <led_set_RGBW>:

// Nastav hodnoty pre jeden pixel (uloenie do RAM: RGBW)
void led_set_RGBW(uint8_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t w)
{
 800cb24:	b5b0      	push	{r4, r5, r7, lr}
 800cb26:	b082      	sub	sp, #8
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	0005      	movs	r5, r0
 800cb2c:	000c      	movs	r4, r1
 800cb2e:	0010      	movs	r0, r2
 800cb30:	0019      	movs	r1, r3
 800cb32:	1dfb      	adds	r3, r7, #7
 800cb34:	1c2a      	adds	r2, r5, #0
 800cb36:	701a      	strb	r2, [r3, #0]
 800cb38:	1dbb      	adds	r3, r7, #6
 800cb3a:	1c22      	adds	r2, r4, #0
 800cb3c:	701a      	strb	r2, [r3, #0]
 800cb3e:	1d7b      	adds	r3, r7, #5
 800cb40:	1c02      	adds	r2, r0, #0
 800cb42:	701a      	strb	r2, [r3, #0]
 800cb44:	1d3b      	adds	r3, r7, #4
 800cb46:	1c0a      	adds	r2, r1, #0
 800cb48:	701a      	strb	r2, [r3, #0]
  if (index >= numberofpixels) return;
 800cb4a:	1dfb      	adds	r3, r7, #7
 800cb4c:	781b      	ldrb	r3, [r3, #0]
 800cb4e:	2b1d      	cmp	r3, #29
 800cb50:	d820      	bhi.n	800cb94 <led_set_RGBW+0x70>
  rgbw_arr[index * 4u + 0u] = r;
 800cb52:	1dfb      	adds	r3, r7, #7
 800cb54:	781b      	ldrb	r3, [r3, #0]
 800cb56:	009b      	lsls	r3, r3, #2
 800cb58:	4a10      	ldr	r2, [pc, #64]	@ (800cb9c <led_set_RGBW+0x78>)
 800cb5a:	1db9      	adds	r1, r7, #6
 800cb5c:	7809      	ldrb	r1, [r1, #0]
 800cb5e:	54d1      	strb	r1, [r2, r3]
  rgbw_arr[index * 4u + 1u] = g;
 800cb60:	1dfb      	adds	r3, r7, #7
 800cb62:	781b      	ldrb	r3, [r3, #0]
 800cb64:	009b      	lsls	r3, r3, #2
 800cb66:	3301      	adds	r3, #1
 800cb68:	4a0c      	ldr	r2, [pc, #48]	@ (800cb9c <led_set_RGBW+0x78>)
 800cb6a:	1d79      	adds	r1, r7, #5
 800cb6c:	7809      	ldrb	r1, [r1, #0]
 800cb6e:	54d1      	strb	r1, [r2, r3]
  rgbw_arr[index * 4u + 2u] = b;
 800cb70:	1dfb      	adds	r3, r7, #7
 800cb72:	781b      	ldrb	r3, [r3, #0]
 800cb74:	009b      	lsls	r3, r3, #2
 800cb76:	3302      	adds	r3, #2
 800cb78:	4a08      	ldr	r2, [pc, #32]	@ (800cb9c <led_set_RGBW+0x78>)
 800cb7a:	1d39      	adds	r1, r7, #4
 800cb7c:	7809      	ldrb	r1, [r1, #0]
 800cb7e:	54d1      	strb	r1, [r2, r3]
  rgbw_arr[index * 4u + 3u] = w;
 800cb80:	1dfb      	adds	r3, r7, #7
 800cb82:	781b      	ldrb	r3, [r3, #0]
 800cb84:	009b      	lsls	r3, r3, #2
 800cb86:	1cda      	adds	r2, r3, #3
 800cb88:	4904      	ldr	r1, [pc, #16]	@ (800cb9c <led_set_RGBW+0x78>)
 800cb8a:	2318      	movs	r3, #24
 800cb8c:	18fb      	adds	r3, r7, r3
 800cb8e:	781b      	ldrb	r3, [r3, #0]
 800cb90:	548b      	strb	r3, [r1, r2]
 800cb92:	e000      	b.n	800cb96 <led_set_RGBW+0x72>
  if (index >= numberofpixels) return;
 800cb94:	46c0      	nop			@ (mov r8, r8)
}
 800cb96:	46bd      	mov	sp, r7
 800cb98:	b002      	add	sp, #8
 800cb9a:	bdb0      	pop	{r4, r5, r7, pc}
 800cb9c:	20002360 	.word	0x20002360

0800cba0 <led_set_all_RGBW>:
{
  led_set_RGBW(index, r, g, b, 0);
}

void led_set_all_RGBW(uint8_t r, uint8_t g, uint8_t b, uint8_t w)
{
 800cba0:	b5b0      	push	{r4, r5, r7, lr}
 800cba2:	b086      	sub	sp, #24
 800cba4:	af02      	add	r7, sp, #8
 800cba6:	0005      	movs	r5, r0
 800cba8:	000c      	movs	r4, r1
 800cbaa:	0010      	movs	r0, r2
 800cbac:	0019      	movs	r1, r3
 800cbae:	1dfb      	adds	r3, r7, #7
 800cbb0:	1c2a      	adds	r2, r5, #0
 800cbb2:	701a      	strb	r2, [r3, #0]
 800cbb4:	1dbb      	adds	r3, r7, #6
 800cbb6:	1c22      	adds	r2, r4, #0
 800cbb8:	701a      	strb	r2, [r3, #0]
 800cbba:	1d7b      	adds	r3, r7, #5
 800cbbc:	1c02      	adds	r2, r0, #0
 800cbbe:	701a      	strb	r2, [r3, #0]
 800cbc0:	1d3b      	adds	r3, r7, #4
 800cbc2:	1c0a      	adds	r2, r1, #0
 800cbc4:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < numberofpixels; ++i) {
 800cbc6:	230f      	movs	r3, #15
 800cbc8:	18fb      	adds	r3, r7, r3
 800cbca:	2200      	movs	r2, #0
 800cbcc:	701a      	strb	r2, [r3, #0]
 800cbce:	e013      	b.n	800cbf8 <led_set_all_RGBW+0x58>
    led_set_RGBW(i, r, g, b, w);
 800cbd0:	1d7b      	adds	r3, r7, #5
 800cbd2:	781c      	ldrb	r4, [r3, #0]
 800cbd4:	1dbb      	adds	r3, r7, #6
 800cbd6:	781a      	ldrb	r2, [r3, #0]
 800cbd8:	1dfb      	adds	r3, r7, #7
 800cbda:	7819      	ldrb	r1, [r3, #0]
 800cbdc:	250f      	movs	r5, #15
 800cbde:	197b      	adds	r3, r7, r5
 800cbe0:	7818      	ldrb	r0, [r3, #0]
 800cbe2:	1d3b      	adds	r3, r7, #4
 800cbe4:	781b      	ldrb	r3, [r3, #0]
 800cbe6:	9300      	str	r3, [sp, #0]
 800cbe8:	0023      	movs	r3, r4
 800cbea:	f7ff ff9b 	bl	800cb24 <led_set_RGBW>
  for (uint8_t i = 0; i < numberofpixels; ++i) {
 800cbee:	197b      	adds	r3, r7, r5
 800cbf0:	197a      	adds	r2, r7, r5
 800cbf2:	7812      	ldrb	r2, [r2, #0]
 800cbf4:	3201      	adds	r2, #1
 800cbf6:	701a      	strb	r2, [r3, #0]
 800cbf8:	230f      	movs	r3, #15
 800cbfa:	18fb      	adds	r3, r7, r3
 800cbfc:	781b      	ldrb	r3, [r3, #0]
 800cbfe:	2b1d      	cmp	r3, #29
 800cc00:	d9e6      	bls.n	800cbd0 <led_set_all_RGBW+0x30>
  }
}
 800cc02:	46c0      	nop			@ (mov r8, r8)
 800cc04:	46c0      	nop			@ (mov r8, r8)
 800cc06:	46bd      	mov	sp, r7
 800cc08:	b004      	add	sp, #16
 800cc0a:	bdb0      	pop	{r4, r5, r7, pc}

0800cc0c <led_render>:
 * then start TIM2 PWM DMA.
 *
 * IMPORTANT: SK6812 RGBW expects GRBW order (MSB first).
 */
void led_render(void)
{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b084      	sub	sp, #16
 800cc10:	af00      	add	r7, sp, #0
  uint32_t p = 0;
 800cc12:	2300      	movs	r3, #0
 800cc14:	60fb      	str	r3, [r7, #12]
  // stop previous (safe)
  HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 800cc16:	4b3c      	ldr	r3, [pc, #240]	@ (800cd08 <led_render+0xfc>)
 800cc18:	2100      	movs	r1, #0
 800cc1a:	0018      	movs	r0, r3
 800cc1c:	f00b fad8 	bl	80181d0 <HAL_TIM_PWM_Stop_DMA>

  for (uint32_t i = 0; i < numberofpixels; i++)
 800cc20:	2300      	movs	r3, #0
 800cc22:	60bb      	str	r3, [r7, #8]
 800cc24:	e051      	b.n	800ccca <led_render+0xbe>
  {
    uint8_t r = rgbw_arr[i * 4u + 0u];
 800cc26:	68bb      	ldr	r3, [r7, #8]
 800cc28:	009a      	lsls	r2, r3, #2
 800cc2a:	1cfb      	adds	r3, r7, #3
 800cc2c:	4937      	ldr	r1, [pc, #220]	@ (800cd0c <led_render+0x100>)
 800cc2e:	5c8a      	ldrb	r2, [r1, r2]
 800cc30:	701a      	strb	r2, [r3, #0]
    uint8_t g = rgbw_arr[i * 4u + 1u];
 800cc32:	68bb      	ldr	r3, [r7, #8]
 800cc34:	009b      	lsls	r3, r3, #2
 800cc36:	1c5a      	adds	r2, r3, #1
 800cc38:	1cbb      	adds	r3, r7, #2
 800cc3a:	4934      	ldr	r1, [pc, #208]	@ (800cd0c <led_render+0x100>)
 800cc3c:	5c8a      	ldrb	r2, [r1, r2]
 800cc3e:	701a      	strb	r2, [r3, #0]
    uint8_t b = rgbw_arr[i * 4u + 2u];
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	009b      	lsls	r3, r3, #2
 800cc44:	1c9a      	adds	r2, r3, #2
 800cc46:	1c7b      	adds	r3, r7, #1
 800cc48:	4930      	ldr	r1, [pc, #192]	@ (800cd0c <led_render+0x100>)
 800cc4a:	5c8a      	ldrb	r2, [r1, r2]
 800cc4c:	701a      	strb	r2, [r3, #0]
    uint8_t w = rgbw_arr[i * 4u + 3u];
 800cc4e:	68bb      	ldr	r3, [r7, #8]
 800cc50:	009b      	lsls	r3, r3, #2
 800cc52:	1cda      	adds	r2, r3, #3
 800cc54:	003b      	movs	r3, r7
 800cc56:	492d      	ldr	r1, [pc, #180]	@ (800cd0c <led_render+0x100>)
 800cc58:	5c8a      	ldrb	r2, [r1, r2]
 800cc5a:	701a      	strb	r2, [r3, #0]

    // transmit GRBW (not RGBW)
    put_byte_msb(&pwm_buffer[p], g); p += 8u;
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	009a      	lsls	r2, r3, #2
 800cc60:	4b2b      	ldr	r3, [pc, #172]	@ (800cd10 <led_render+0x104>)
 800cc62:	18d2      	adds	r2, r2, r3
 800cc64:	1cbb      	adds	r3, r7, #2
 800cc66:	781b      	ldrb	r3, [r3, #0]
 800cc68:	0019      	movs	r1, r3
 800cc6a:	0010      	movs	r0, r2
 800cc6c:	f7ff ff36 	bl	800cadc <put_byte_msb>
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	3308      	adds	r3, #8
 800cc74:	60fb      	str	r3, [r7, #12]
    put_byte_msb(&pwm_buffer[p], r); p += 8u;
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	009a      	lsls	r2, r3, #2
 800cc7a:	4b25      	ldr	r3, [pc, #148]	@ (800cd10 <led_render+0x104>)
 800cc7c:	18d2      	adds	r2, r2, r3
 800cc7e:	1cfb      	adds	r3, r7, #3
 800cc80:	781b      	ldrb	r3, [r3, #0]
 800cc82:	0019      	movs	r1, r3
 800cc84:	0010      	movs	r0, r2
 800cc86:	f7ff ff29 	bl	800cadc <put_byte_msb>
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	3308      	adds	r3, #8
 800cc8e:	60fb      	str	r3, [r7, #12]
    put_byte_msb(&pwm_buffer[p], b); p += 8u;
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	009a      	lsls	r2, r3, #2
 800cc94:	4b1e      	ldr	r3, [pc, #120]	@ (800cd10 <led_render+0x104>)
 800cc96:	18d2      	adds	r2, r2, r3
 800cc98:	1c7b      	adds	r3, r7, #1
 800cc9a:	781b      	ldrb	r3, [r3, #0]
 800cc9c:	0019      	movs	r1, r3
 800cc9e:	0010      	movs	r0, r2
 800cca0:	f7ff ff1c 	bl	800cadc <put_byte_msb>
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	3308      	adds	r3, #8
 800cca8:	60fb      	str	r3, [r7, #12]
    put_byte_msb(&pwm_buffer[p], w); p += 8u;
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	009a      	lsls	r2, r3, #2
 800ccae:	4b18      	ldr	r3, [pc, #96]	@ (800cd10 <led_render+0x104>)
 800ccb0:	18d2      	adds	r2, r2, r3
 800ccb2:	003b      	movs	r3, r7
 800ccb4:	781b      	ldrb	r3, [r3, #0]
 800ccb6:	0019      	movs	r1, r3
 800ccb8:	0010      	movs	r0, r2
 800ccba:	f7ff ff0f 	bl	800cadc <put_byte_msb>
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	3308      	adds	r3, #8
 800ccc2:	60fb      	str	r3, [r7, #12]
  for (uint32_t i = 0; i < numberofpixels; i++)
 800ccc4:	68bb      	ldr	r3, [r7, #8]
 800ccc6:	3301      	adds	r3, #1
 800ccc8:	60bb      	str	r3, [r7, #8]
 800ccca:	68bb      	ldr	r3, [r7, #8]
 800cccc:	2b1d      	cmp	r3, #29
 800ccce:	d9aa      	bls.n	800cc26 <led_render+0x1a>
  }

  // reset low
  for (uint32_t k = 0; k < resetslots; k++) {
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	607b      	str	r3, [r7, #4]
 800ccd4:	e009      	b.n	800ccea <led_render+0xde>
    pwm_buffer[p++] = 0u;
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	1c5a      	adds	r2, r3, #1
 800ccda:	60fa      	str	r2, [r7, #12]
 800ccdc:	4a0c      	ldr	r2, [pc, #48]	@ (800cd10 <led_render+0x104>)
 800ccde:	009b      	lsls	r3, r3, #2
 800cce0:	2100      	movs	r1, #0
 800cce2:	5099      	str	r1, [r3, r2]
  for (uint32_t k = 0; k < resetslots; k++) {
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	3301      	adds	r3, #1
 800cce8:	607b      	str	r3, [r7, #4]
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	2bef      	cmp	r3, #239	@ 0xef
 800ccee:	d9f2      	bls.n	800ccd6 <led_render+0xca>
  }

  // start new transfer
  HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, pwm_buffer, p);
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	b29b      	uxth	r3, r3
 800ccf4:	4a06      	ldr	r2, [pc, #24]	@ (800cd10 <led_render+0x104>)
 800ccf6:	4804      	ldr	r0, [pc, #16]	@ (800cd08 <led_render+0xfc>)
 800ccf8:	2100      	movs	r1, #0
 800ccfa:	f00b f871 	bl	8017de0 <HAL_TIM_PWM_Start_DMA>
}
 800ccfe:	46c0      	nop			@ (mov r8, r8)
 800cd00:	46bd      	mov	sp, r7
 800cd02:	b004      	add	sp, #16
 800cd04:	bd80      	pop	{r7, pc}
 800cd06:	46c0      	nop			@ (mov r8, r8)
 800cd08:	2000050c 	.word	0x2000050c
 800cd0c:	20002360 	.word	0x20002360
 800cd10:	200023d8 	.word	0x200023d8

0800cd14 <mic_get_target_ms>:

/* ===================== PowerSave control (compile-time) =====================
 * MIC_POWERSAVE je nastaven v mic.h a plat a po kompilcii.
 */
static inline uint32_t mic_get_target_ms(void)
{
 800cd14:	b580      	push	{r7, lr}
 800cd16:	af00      	add	r7, sp, #0
    /* 0 = continuous */
    if (MIC_POWERSAVE == 0u) return 0u;
    /* 1..10 = minimum 10ms */
    if (MIC_POWERSAVE <= 10u) return 10u;
    /* >10 = ms */
    return (uint32_t)MIC_POWERSAVE;
 800cd18:	2364      	movs	r3, #100	@ 0x64
}
 800cd1a:	0018      	movs	r0, r3
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	bd80      	pop	{r7, pc}

0800cd20 <safe_dbfs_from_rms>:
/* ====== pomocn makr ====== */
#define MIC_DBG(...) do { if (s_debug) printf(__VA_ARGS__); } while (0)

/* ====== pomocn funkcie pre error handling a dBFS ====== */
static float safe_dbfs_from_rms(float rms)
{
 800cd20:	b580      	push	{r7, lr}
 800cd22:	b082      	sub	sp, #8
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	6078      	str	r0, [r7, #4]
    /* ochrana proti log(0) */
    if (rms < 1e-6f) return -120.0f;
 800cd28:	490a      	ldr	r1, [pc, #40]	@ (800cd54 <safe_dbfs_from_rms+0x34>)
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f7f3 fbd8 	bl	80004e0 <__aeabi_fcmplt>
 800cd30:	1e03      	subs	r3, r0, #0
 800cd32:	d001      	beq.n	800cd38 <safe_dbfs_from_rms+0x18>
 800cd34:	4b08      	ldr	r3, [pc, #32]	@ (800cd58 <safe_dbfs_from_rms+0x38>)
 800cd36:	e009      	b.n	800cd4c <safe_dbfs_from_rms+0x2c>
    return 20.0f * log10f(rms);
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	1c18      	adds	r0, r3, #0
 800cd3c:	f018 f904 	bl	8024f48 <log10f>
 800cd40:	1c03      	adds	r3, r0, #0
 800cd42:	4906      	ldr	r1, [pc, #24]	@ (800cd5c <safe_dbfs_from_rms+0x3c>)
 800cd44:	1c18      	adds	r0, r3, #0
 800cd46:	f7f4 f9e7 	bl	8001118 <__aeabi_fmul>
 800cd4a:	1c03      	adds	r3, r0, #0
}
 800cd4c:	1c18      	adds	r0, r3, #0
 800cd4e:	46bd      	mov	sp, r7
 800cd50:	b002      	add	sp, #8
 800cd52:	bd80      	pop	{r7, pc}
 800cd54:	358637bd 	.word	0x358637bd
 800cd58:	c2f00000 	.word	0xc2f00000
 800cd5c:	41a00000 	.word	0x41a00000

0800cd60 <set_error>:

static void set_error(mic_err_t e, const char *msg)
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	b082      	sub	sp, #8
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	0002      	movs	r2, r0
 800cd68:	6039      	str	r1, [r7, #0]
 800cd6a:	1dfb      	adds	r3, r7, #7
 800cd6c:	701a      	strb	r2, [r3, #0]
    s_last_err = e;
 800cd6e:	4b0a      	ldr	r3, [pc, #40]	@ (800cd98 <set_error+0x38>)
 800cd70:	1dfa      	adds	r2, r7, #7
 800cd72:	7812      	ldrb	r2, [r2, #0]
 800cd74:	701a      	strb	r2, [r3, #0]
    if (msg && s_debug)
 800cd76:	683b      	ldr	r3, [r7, #0]
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d009      	beq.n	800cd90 <set_error+0x30>
 800cd7c:	4b07      	ldr	r3, [pc, #28]	@ (800cd9c <set_error+0x3c>)
 800cd7e:	781b      	ldrb	r3, [r3, #0]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d005      	beq.n	800cd90 <set_error+0x30>
        printf("[MIC] %s\r\n", msg);
 800cd84:	683a      	ldr	r2, [r7, #0]
 800cd86:	4b06      	ldr	r3, [pc, #24]	@ (800cda0 <set_error+0x40>)
 800cd88:	0011      	movs	r1, r2
 800cd8a:	0018      	movs	r0, r3
 800cd8c:	f013 fea4 	bl	8020ad8 <iprintf>
}
 800cd90:	46c0      	nop			@ (mov r8, r8)
 800cd92:	46bd      	mov	sp, r7
 800cd94:	b002      	add	sp, #8
 800cd96:	bd80      	pop	{r7, pc}
 800cd98:	20003a9d 	.word	0x20003a9d
 800cd9c:	20003a9c 	.word	0x20003a9c
 800cda0:	080264dc 	.word	0x080264dc

0800cda4 <pdm2pcm_reset>:
#define MIC_FIR_TAPS  8u
static int32_t s_fir_hist[MIC_FIR_TAPS];
static uint32_t s_fir_pos;

static void pdm2pcm_reset(void)
{
 800cda4:	b580      	push	{r7, lr}
 800cda6:	af00      	add	r7, sp, #0
    s_cic_integrator = 0;
 800cda8:	4b08      	ldr	r3, [pc, #32]	@ (800cdcc <pdm2pcm_reset+0x28>)
 800cdaa:	2200      	movs	r2, #0
 800cdac:	601a      	str	r2, [r3, #0]
    s_cic_comb_prev  = 0;
 800cdae:	4b08      	ldr	r3, [pc, #32]	@ (800cdd0 <pdm2pcm_reset+0x2c>)
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	601a      	str	r2, [r3, #0]
    memset(s_fir_hist, 0, sizeof(s_fir_hist));
 800cdb4:	4b07      	ldr	r3, [pc, #28]	@ (800cdd4 <pdm2pcm_reset+0x30>)
 800cdb6:	2220      	movs	r2, #32
 800cdb8:	2100      	movs	r1, #0
 800cdba:	0018      	movs	r0, r3
 800cdbc:	f013 ffa6 	bl	8020d0c <memset>
    s_fir_pos = 0u;
 800cdc0:	4b05      	ldr	r3, [pc, #20]	@ (800cdd8 <pdm2pcm_reset+0x34>)
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	601a      	str	r2, [r3, #0]
}
 800cdc6:	46c0      	nop			@ (mov r8, r8)
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	bd80      	pop	{r7, pc}
 800cdcc:	20003acc 	.word	0x20003acc
 800cdd0:	20003ad0 	.word	0x20003ad0
 800cdd4:	20003ad4 	.word	0x20003ad4
 800cdd8:	20003af4 	.word	0x20003af4

0800cddc <popcount16_inline>:

static inline uint8_t popcount16_inline(uint16_t x)
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b084      	sub	sp, #16
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	0002      	movs	r2, r0
 800cde4:	1dbb      	adds	r3, r7, #6
 800cde6:	801a      	strh	r2, [r3, #0]
    uint8_t c = 0;
 800cde8:	230f      	movs	r3, #15
 800cdea:	18fb      	adds	r3, r7, r3
 800cdec:	2200      	movs	r2, #0
 800cdee:	701a      	strb	r2, [r3, #0]
    while (x)
 800cdf0:	e00e      	b.n	800ce10 <popcount16_inline+0x34>
    {
        x &= (uint16_t)(x - 1u);
 800cdf2:	1dbb      	adds	r3, r7, #6
 800cdf4:	881b      	ldrh	r3, [r3, #0]
 800cdf6:	3b01      	subs	r3, #1
 800cdf8:	b29a      	uxth	r2, r3
 800cdfa:	1dbb      	adds	r3, r7, #6
 800cdfc:	1db9      	adds	r1, r7, #6
 800cdfe:	8809      	ldrh	r1, [r1, #0]
 800ce00:	400a      	ands	r2, r1
 800ce02:	801a      	strh	r2, [r3, #0]
        c++;
 800ce04:	210f      	movs	r1, #15
 800ce06:	187b      	adds	r3, r7, r1
 800ce08:	781a      	ldrb	r2, [r3, #0]
 800ce0a:	187b      	adds	r3, r7, r1
 800ce0c:	3201      	adds	r2, #1
 800ce0e:	701a      	strb	r2, [r3, #0]
    while (x)
 800ce10:	1dbb      	adds	r3, r7, #6
 800ce12:	881b      	ldrh	r3, [r3, #0]
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d1ec      	bne.n	800cdf2 <popcount16_inline+0x16>
    }
    return c;
 800ce18:	230f      	movs	r3, #15
 800ce1a:	18fb      	adds	r3, r7, r3
 800ce1c:	781b      	ldrb	r3, [r3, #0]
}
 800ce1e:	0018      	movs	r0, r3
 800ce20:	46bd      	mov	sp, r7
 800ce22:	b004      	add	sp, #16
 800ce24:	bd80      	pop	{r7, pc}

0800ce26 <pdm_word_to_cic_input>:
 * 16-bit word je 16 PDM bitov.
 * Pre CIC integrtor chceme set +1/-1 za tieto bity:
 *  ones - zeros = 2*ones - 16  => rozsah [-16..+16]
 */
static inline int32_t pdm_word_to_cic_input(uint16_t w)
{
 800ce26:	b580      	push	{r7, lr}
 800ce28:	b084      	sub	sp, #16
 800ce2a:	af00      	add	r7, sp, #0
 800ce2c:	0002      	movs	r2, r0
 800ce2e:	1dbb      	adds	r3, r7, #6
 800ce30:	801a      	strh	r2, [r3, #0]
    int32_t ones = (int32_t)popcount16_inline(w);
 800ce32:	1dbb      	adds	r3, r7, #6
 800ce34:	881b      	ldrh	r3, [r3, #0]
 800ce36:	0018      	movs	r0, r3
 800ce38:	f7ff ffd0 	bl	800cddc <popcount16_inline>
 800ce3c:	0003      	movs	r3, r0
 800ce3e:	60fb      	str	r3, [r7, #12]
    return (2 * ones) - 16;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	3b08      	subs	r3, #8
 800ce44:	005b      	lsls	r3, r3, #1
}
 800ce46:	0018      	movs	r0, r3
 800ce48:	46bd      	mov	sp, r7
 800ce4a:	b004      	add	sp, #16
 800ce4c:	bd80      	pop	{r7, pc}
	...

0800ce50 <pdm2pcm_step>:

static inline float pdm2pcm_step(int32_t cic_in)
{
 800ce50:	b5b0      	push	{r4, r5, r7, lr}
 800ce52:	b088      	sub	sp, #32
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	6078      	str	r0, [r7, #4]
    /* CIC integrtor */
    s_cic_integrator += cic_in;
 800ce58:	4b2c      	ldr	r3, [pc, #176]	@ (800cf0c <pdm2pcm_step+0xbc>)
 800ce5a:	681a      	ldr	r2, [r3, #0]
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	18d2      	adds	r2, r2, r3
 800ce60:	4b2a      	ldr	r3, [pc, #168]	@ (800cf0c <pdm2pcm_step+0xbc>)
 800ce62:	601a      	str	r2, [r3, #0]

    /* CIC comb */
    int32_t comb = s_cic_integrator - s_cic_comb_prev;
 800ce64:	4b29      	ldr	r3, [pc, #164]	@ (800cf0c <pdm2pcm_step+0xbc>)
 800ce66:	681a      	ldr	r2, [r3, #0]
 800ce68:	4b29      	ldr	r3, [pc, #164]	@ (800cf10 <pdm2pcm_step+0xc0>)
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	1ad3      	subs	r3, r2, r3
 800ce6e:	60fb      	str	r3, [r7, #12]
    s_cic_comb_prev = s_cic_integrator;
 800ce70:	4b26      	ldr	r3, [pc, #152]	@ (800cf0c <pdm2pcm_step+0xbc>)
 800ce72:	681a      	ldr	r2, [r3, #0]
 800ce74:	4b26      	ldr	r3, [pc, #152]	@ (800cf10 <pdm2pcm_step+0xc0>)
 800ce76:	601a      	str	r2, [r3, #0]

    /* FIR moving average */
    s_fir_hist[s_fir_pos] = comb;
 800ce78:	4b26      	ldr	r3, [pc, #152]	@ (800cf14 <pdm2pcm_step+0xc4>)
 800ce7a:	681a      	ldr	r2, [r3, #0]
 800ce7c:	4b26      	ldr	r3, [pc, #152]	@ (800cf18 <pdm2pcm_step+0xc8>)
 800ce7e:	0092      	lsls	r2, r2, #2
 800ce80:	68f9      	ldr	r1, [r7, #12]
 800ce82:	50d1      	str	r1, [r2, r3]
    s_fir_pos = (s_fir_pos + 1u) % MIC_FIR_TAPS;
 800ce84:	4b23      	ldr	r3, [pc, #140]	@ (800cf14 <pdm2pcm_step+0xc4>)
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	3301      	adds	r3, #1
 800ce8a:	2207      	movs	r2, #7
 800ce8c:	401a      	ands	r2, r3
 800ce8e:	4b21      	ldr	r3, [pc, #132]	@ (800cf14 <pdm2pcm_step+0xc4>)
 800ce90:	601a      	str	r2, [r3, #0]

    int64_t acc = 0;
 800ce92:	2200      	movs	r2, #0
 800ce94:	2300      	movs	r3, #0
 800ce96:	61ba      	str	r2, [r7, #24]
 800ce98:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < MIC_FIR_TAPS; i++)
 800ce9a:	2300      	movs	r3, #0
 800ce9c:	617b      	str	r3, [r7, #20]
 800ce9e:	e00f      	b.n	800cec0 <pdm2pcm_step+0x70>
        acc += (int64_t)s_fir_hist[i];
 800cea0:	4b1d      	ldr	r3, [pc, #116]	@ (800cf18 <pdm2pcm_step+0xc8>)
 800cea2:	697a      	ldr	r2, [r7, #20]
 800cea4:	0092      	lsls	r2, r2, #2
 800cea6:	58d3      	ldr	r3, [r2, r3]
 800cea8:	001c      	movs	r4, r3
 800ceaa:	17db      	asrs	r3, r3, #31
 800ceac:	001d      	movs	r5, r3
 800ceae:	69ba      	ldr	r2, [r7, #24]
 800ceb0:	69fb      	ldr	r3, [r7, #28]
 800ceb2:	1912      	adds	r2, r2, r4
 800ceb4:	416b      	adcs	r3, r5
 800ceb6:	61ba      	str	r2, [r7, #24]
 800ceb8:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < MIC_FIR_TAPS; i++)
 800ceba:	697b      	ldr	r3, [r7, #20]
 800cebc:	3301      	adds	r3, #1
 800cebe:	617b      	str	r3, [r7, #20]
 800cec0:	697b      	ldr	r3, [r7, #20]
 800cec2:	2b07      	cmp	r3, #7
 800cec4:	d9ec      	bls.n	800cea0 <pdm2pcm_step+0x50>
    /*
     * Normalizcia:
     *  - tento faktor nie je fyziklne kalibrovan, ale dr typick vstup v rozumnom rozsahu.
     *  - ke sa dostane mimo, clipneme.
     */
    float y = (float)acc / (float)(MIC_FIR_TAPS * 256);
 800cec6:	69b8      	ldr	r0, [r7, #24]
 800cec8:	69f9      	ldr	r1, [r7, #28]
 800ceca:	f7f3 fc31 	bl	8000730 <__aeabi_l2f>
 800cece:	1c03      	adds	r3, r0, #0
 800ced0:	218a      	movs	r1, #138	@ 0x8a
 800ced2:	05c9      	lsls	r1, r1, #23
 800ced4:	1c18      	adds	r0, r3, #0
 800ced6:	f7f3 ff51 	bl	8000d7c <__aeabi_fdiv>
 800ceda:	1c03      	adds	r3, r0, #0
 800cedc:	613b      	str	r3, [r7, #16]
    if (y > 1.0f) y = 1.0f;
 800cede:	21fe      	movs	r1, #254	@ 0xfe
 800cee0:	0589      	lsls	r1, r1, #22
 800cee2:	6938      	ldr	r0, [r7, #16]
 800cee4:	f7f3 fb10 	bl	8000508 <__aeabi_fcmpgt>
 800cee8:	1e03      	subs	r3, r0, #0
 800ceea:	d002      	beq.n	800cef2 <pdm2pcm_step+0xa2>
 800ceec:	23fe      	movs	r3, #254	@ 0xfe
 800ceee:	059b      	lsls	r3, r3, #22
 800cef0:	613b      	str	r3, [r7, #16]
    if (y < -1.0f) y = -1.0f;
 800cef2:	490a      	ldr	r1, [pc, #40]	@ (800cf1c <pdm2pcm_step+0xcc>)
 800cef4:	6938      	ldr	r0, [r7, #16]
 800cef6:	f7f3 faf3 	bl	80004e0 <__aeabi_fcmplt>
 800cefa:	1e03      	subs	r3, r0, #0
 800cefc:	d001      	beq.n	800cf02 <pdm2pcm_step+0xb2>
 800cefe:	4b07      	ldr	r3, [pc, #28]	@ (800cf1c <pdm2pcm_step+0xcc>)
 800cf00:	613b      	str	r3, [r7, #16]
    return y;
 800cf02:	693b      	ldr	r3, [r7, #16]
}
 800cf04:	1c18      	adds	r0, r3, #0
 800cf06:	46bd      	mov	sp, r7
 800cf08:	b008      	add	sp, #32
 800cf0a:	bdb0      	pop	{r4, r5, r7, pc}
 800cf0c:	20003acc 	.word	0x20003acc
 800cf10:	20003ad0 	.word	0x20003ad0
 800cf14:	20003af4 	.word	0x20003af4
 800cf18:	20003ad4 	.word	0x20003ad4
 800cf1c:	bf800000 	.word	0xbf800000

0800cf20 <HAL_SPI_RxCpltCallback>:

/* ====== HAL callbacky ====== */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b082      	sub	sp, #8
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
    if (hspi == &hspi1)
 800cf28:	687a      	ldr	r2, [r7, #4]
 800cf2a:	4b05      	ldr	r3, [pc, #20]	@ (800cf40 <HAL_SPI_RxCpltCallback+0x20>)
 800cf2c:	429a      	cmp	r2, r3
 800cf2e:	d102      	bne.n	800cf36 <HAL_SPI_RxCpltCallback+0x16>
        s_spi_done = 1u;
 800cf30:	4b04      	ldr	r3, [pc, #16]	@ (800cf44 <HAL_SPI_RxCpltCallback+0x24>)
 800cf32:	2201      	movs	r2, #1
 800cf34:	701a      	strb	r2, [r3, #0]
}
 800cf36:	46c0      	nop			@ (mov r8, r8)
 800cf38:	46bd      	mov	sp, r7
 800cf3a:	b002      	add	sp, #8
 800cf3c:	bd80      	pop	{r7, pc}
 800cf3e:	46c0      	nop			@ (mov r8, r8)
 800cf40:	20000448 	.word	0x20000448
 800cf44:	20003a98 	.word	0x20003a98

0800cf48 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b082      	sub	sp, #8
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
    if (hspi == &hspi1)
 800cf50:	687a      	ldr	r2, [r7, #4]
 800cf52:	4b05      	ldr	r3, [pc, #20]	@ (800cf68 <HAL_SPI_ErrorCallback+0x20>)
 800cf54:	429a      	cmp	r2, r3
 800cf56:	d102      	bne.n	800cf5e <HAL_SPI_ErrorCallback+0x16>
        s_spi_err = 1u;
 800cf58:	4b04      	ldr	r3, [pc, #16]	@ (800cf6c <HAL_SPI_ErrorCallback+0x24>)
 800cf5a:	2201      	movs	r2, #1
 800cf5c:	701a      	strb	r2, [r3, #0]
}
 800cf5e:	46c0      	nop			@ (mov r8, r8)
 800cf60:	46bd      	mov	sp, r7
 800cf62:	b002      	add	sp, #8
 800cf64:	bd80      	pop	{r7, pc}
 800cf66:	46c0      	nop			@ (mov r8, r8)
 800cf68:	20000448 	.word	0x20000448
 800cf6c:	20003a99 	.word	0x20003a99

0800cf70 <start_dma_block>:

/* ====== vntorne: tart jednho DMA bloku ====== */
static mic_err_t start_dma_block(void)
{
 800cf70:	b590      	push	{r4, r7, lr}
 800cf72:	b083      	sub	sp, #12
 800cf74:	af00      	add	r7, sp, #0
    /* Napl patternom aby sme vedeli zisti, i DMA psalo */
    memset(s_rx_buf, 0xAA, sizeof(s_rx_buf));
 800cf76:	2380      	movs	r3, #128	@ 0x80
 800cf78:	00da      	lsls	r2, r3, #3
 800cf7a:	4b38      	ldr	r3, [pc, #224]	@ (800d05c <start_dma_block+0xec>)
 800cf7c:	21aa      	movs	r1, #170	@ 0xaa
 800cf7e:	0018      	movs	r0, r3
 800cf80:	f013 fec4 	bl	8020d0c <memset>

    s_have_last_dma = 0u;
 800cf84:	4b36      	ldr	r3, [pc, #216]	@ (800d060 <start_dma_block+0xf0>)
 800cf86:	2200      	movs	r2, #0
 800cf88:	701a      	strb	r2, [r3, #0]
    s_last_dma_words = MIC_DMA_WORDS;
 800cf8a:	4b36      	ldr	r3, [pc, #216]	@ (800d064 <start_dma_block+0xf4>)
 800cf8c:	2280      	movs	r2, #128	@ 0x80
 800cf8e:	0092      	lsls	r2, r2, #2
 800cf90:	601a      	str	r2, [r3, #0]

    s_spi_done = 0u;
 800cf92:	4b35      	ldr	r3, [pc, #212]	@ (800d068 <start_dma_block+0xf8>)
 800cf94:	2200      	movs	r2, #0
 800cf96:	701a      	strb	r2, [r3, #0]
    s_spi_err  = 0u;
 800cf98:	4b34      	ldr	r3, [pc, #208]	@ (800d06c <start_dma_block+0xfc>)
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	701a      	strb	r2, [r3, #0]

    /* zkladn sanity checky */
    if (hspi1.Instance != SPI1)
 800cf9e:	4b34      	ldr	r3, [pc, #208]	@ (800d070 <start_dma_block+0x100>)
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	4a34      	ldr	r2, [pc, #208]	@ (800d074 <start_dma_block+0x104>)
 800cfa4:	4293      	cmp	r3, r2
 800cfa6:	d009      	beq.n	800cfbc <start_dma_block+0x4c>
    {
        set_error(MIC_ERR_NOT_INIT, "ERROR: SPI1 not initialized (hspi1.Instance != SPI1)");
 800cfa8:	4a33      	ldr	r2, [pc, #204]	@ (800d078 <start_dma_block+0x108>)
 800cfaa:	2301      	movs	r3, #1
 800cfac:	425b      	negs	r3, r3
 800cfae:	0011      	movs	r1, r2
 800cfb0:	0018      	movs	r0, r3
 800cfb2:	f7ff fed5 	bl	800cd60 <set_error>
        return MIC_ERR_NOT_INIT;
 800cfb6:	2301      	movs	r3, #1
 800cfb8:	425b      	negs	r3, r3
 800cfba:	e04a      	b.n	800d052 <start_dma_block+0xe2>
    }

    if (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 800cfbc:	4b2c      	ldr	r3, [pc, #176]	@ (800d070 <start_dma_block+0x100>)
 800cfbe:	0018      	movs	r0, r3
 800cfc0:	f00a fa82 	bl	80174c8 <HAL_SPI_GetState>
 800cfc4:	0003      	movs	r3, r0
 800cfc6:	2b01      	cmp	r3, #1
 800cfc8:	d009      	beq.n	800cfde <start_dma_block+0x6e>
    {
        set_error(MIC_ERR_SPI_NOT_READY, "ERROR: SPI not READY (busy from other code?)");
 800cfca:	4a2c      	ldr	r2, [pc, #176]	@ (800d07c <start_dma_block+0x10c>)
 800cfcc:	2302      	movs	r3, #2
 800cfce:	425b      	negs	r3, r3
 800cfd0:	0011      	movs	r1, r2
 800cfd2:	0018      	movs	r0, r3
 800cfd4:	f7ff fec4 	bl	800cd60 <set_error>
        return MIC_ERR_SPI_NOT_READY;
 800cfd8:	2302      	movs	r3, #2
 800cfda:	425b      	negs	r3, r3
 800cfdc:	e039      	b.n	800d052 <start_dma_block+0xe2>

    /*
     * tart RX DMA.
     * Size = poet 16-bit elementov (lebo DMA je HALFWORD a SPI je 16-bit v CubeMX).
     */
    HAL_StatusTypeDef st = HAL_SPI_Receive_DMA(&hspi1, (uint8_t*)s_rx_buf, MIC_DMA_WORDS);
 800cfde:	1dfc      	adds	r4, r7, #7
 800cfe0:	2380      	movs	r3, #128	@ 0x80
 800cfe2:	009a      	lsls	r2, r3, #2
 800cfe4:	491d      	ldr	r1, [pc, #116]	@ (800d05c <start_dma_block+0xec>)
 800cfe6:	4b22      	ldr	r3, [pc, #136]	@ (800d070 <start_dma_block+0x100>)
 800cfe8:	0018      	movs	r0, r3
 800cfea:	f009 fd65 	bl	8016ab8 <HAL_SPI_Receive_DMA>
 800cfee:	0003      	movs	r3, r0
 800cff0:	7023      	strb	r3, [r4, #0]
    if (st != HAL_OK)
 800cff2:	1dfb      	adds	r3, r7, #7
 800cff4:	781b      	ldrb	r3, [r3, #0]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d01b      	beq.n	800d032 <start_dma_block+0xc2>
    {
        set_error(MIC_ERR_START_DMA, "ERROR: HAL_SPI_Receive_DMA failed");
 800cffa:	4a21      	ldr	r2, [pc, #132]	@ (800d080 <start_dma_block+0x110>)
 800cffc:	2303      	movs	r3, #3
 800cffe:	425b      	negs	r3, r3
 800d000:	0011      	movs	r1, r2
 800d002:	0018      	movs	r0, r3
 800d004:	f7ff feac 	bl	800cd60 <set_error>
        if (s_debug)
 800d008:	4b1e      	ldr	r3, [pc, #120]	@ (800d084 <start_dma_block+0x114>)
 800d00a:	781b      	ldrb	r3, [r3, #0]
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d00d      	beq.n	800d02c <start_dma_block+0xbc>
            printf("[MIC] HAL st=%d state=%d err=0x%08lX\r\n", (int)st, (int)HAL_SPI_GetState(&hspi1), (unsigned long)hspi1.ErrorCode);
 800d010:	1dfb      	adds	r3, r7, #7
 800d012:	781c      	ldrb	r4, [r3, #0]
 800d014:	4b16      	ldr	r3, [pc, #88]	@ (800d070 <start_dma_block+0x100>)
 800d016:	0018      	movs	r0, r3
 800d018:	f00a fa56 	bl	80174c8 <HAL_SPI_GetState>
 800d01c:	0003      	movs	r3, r0
 800d01e:	001a      	movs	r2, r3
 800d020:	4b13      	ldr	r3, [pc, #76]	@ (800d070 <start_dma_block+0x100>)
 800d022:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d024:	4818      	ldr	r0, [pc, #96]	@ (800d088 <start_dma_block+0x118>)
 800d026:	0021      	movs	r1, r4
 800d028:	f013 fd56 	bl	8020ad8 <iprintf>
        return MIC_ERR_START_DMA;
 800d02c:	2303      	movs	r3, #3
 800d02e:	425b      	negs	r3, r3
 800d030:	e00f      	b.n	800d052 <start_dma_block+0xe2>
    }

    /* Informcia pre debug: BUSY znamen, e SPI generuje CLOCK na PA5 */
    MIC_DBG("[MIC] DMA started. SPI state=%d (2=BUSY => CLOCK on PA5)\r\n", (int)HAL_SPI_GetState(&hspi1));
 800d032:	4b14      	ldr	r3, [pc, #80]	@ (800d084 <start_dma_block+0x114>)
 800d034:	781b      	ldrb	r3, [r3, #0]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d00a      	beq.n	800d050 <start_dma_block+0xe0>
 800d03a:	4b0d      	ldr	r3, [pc, #52]	@ (800d070 <start_dma_block+0x100>)
 800d03c:	0018      	movs	r0, r3
 800d03e:	f00a fa43 	bl	80174c8 <HAL_SPI_GetState>
 800d042:	0003      	movs	r3, r0
 800d044:	001a      	movs	r2, r3
 800d046:	4b11      	ldr	r3, [pc, #68]	@ (800d08c <start_dma_block+0x11c>)
 800d048:	0011      	movs	r1, r2
 800d04a:	0018      	movs	r0, r3
 800d04c:	f013 fd44 	bl	8020ad8 <iprintf>
    return MIC_ERR_OK;
 800d050:	2300      	movs	r3, #0
}
 800d052:	0018      	movs	r0, r3
 800d054:	46bd      	mov	sp, r7
 800d056:	b003      	add	sp, #12
 800d058:	bd90      	pop	{r4, r7, pc}
 800d05a:	46c0      	nop			@ (mov r8, r8)
 800d05c:	20003698 	.word	0x20003698
 800d060:	20003abc 	.word	0x20003abc
 800d064:	20003ac0 	.word	0x20003ac0
 800d068:	20003a98 	.word	0x20003a98
 800d06c:	20003a99 	.word	0x20003a99
 800d070:	20000448 	.word	0x20000448
 800d074:	40013000 	.word	0x40013000
 800d078:	080264e8 	.word	0x080264e8
 800d07c:	08026520 	.word	0x08026520
 800d080:	08026550 	.word	0x08026550
 800d084:	20003a9c 	.word	0x20003a9c
 800d088:	08026574 	.word	0x08026574
 800d08c:	0802659c 	.word	0x0802659c

0800d090 <process_block_and_update_window>:

/* ====== vntorne: spracovanie jednho DMA bloku ====== */
static mic_err_t process_block_and_update_window(void)
{
 800d090:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d092:	46c6      	mov	lr, r8
 800d094:	b500      	push	{lr}
 800d096:	b096      	sub	sp, #88	@ 0x58
 800d098:	af04      	add	r7, sp, #16
    /* 1) zisti, i DMA naozaj psalo */
    uint32_t still_aa = 0;
 800d09a:	2300      	movs	r3, #0
 800d09c:	647b      	str	r3, [r7, #68]	@ 0x44
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d09e:	2300      	movs	r3, #0
 800d0a0:	643b      	str	r3, [r7, #64]	@ 0x40
 800d0a2:	e00c      	b.n	800d0be <process_block_and_update_window+0x2e>
        if (s_rx_buf[i] == 0xAAAAu) still_aa++;
 800d0a4:	4bae      	ldr	r3, [pc, #696]	@ (800d360 <process_block_and_update_window+0x2d0>)
 800d0a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d0a8:	0052      	lsls	r2, r2, #1
 800d0aa:	5ad3      	ldrh	r3, [r2, r3]
 800d0ac:	4aad      	ldr	r2, [pc, #692]	@ (800d364 <process_block_and_update_window+0x2d4>)
 800d0ae:	4293      	cmp	r3, r2
 800d0b0:	d102      	bne.n	800d0b8 <process_block_and_update_window+0x28>
 800d0b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d0b4:	3301      	adds	r3, #1
 800d0b6:	647b      	str	r3, [r7, #68]	@ 0x44
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d0b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0ba:	3301      	adds	r3, #1
 800d0bc:	643b      	str	r3, [r7, #64]	@ 0x40
 800d0be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d0c0:	2380      	movs	r3, #128	@ 0x80
 800d0c2:	009b      	lsls	r3, r3, #2
 800d0c4:	429a      	cmp	r2, r3
 800d0c6:	d3ed      	bcc.n	800d0a4 <process_block_and_update_window+0x14>

    if (still_aa == MIC_DMA_WORDS)
 800d0c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d0ca:	2380      	movs	r3, #128	@ 0x80
 800d0cc:	009b      	lsls	r3, r3, #2
 800d0ce:	429a      	cmp	r2, r3
 800d0d0:	d109      	bne.n	800d0e6 <process_block_and_update_window+0x56>
    {
        set_error(MIC_ERR_DMA_NO_WRITE, "ERROR: DMA completed but buffer unchanged (0xAAAA) -> DMA not writing");
 800d0d2:	4aa5      	ldr	r2, [pc, #660]	@ (800d368 <process_block_and_update_window+0x2d8>)
 800d0d4:	2306      	movs	r3, #6
 800d0d6:	425b      	negs	r3, r3
 800d0d8:	0011      	movs	r1, r2
 800d0da:	0018      	movs	r0, r3
 800d0dc:	f7ff fe40 	bl	800cd60 <set_error>
        return MIC_ERR_DMA_NO_WRITE;
 800d0e0:	2306      	movs	r3, #6
 800d0e2:	425b      	negs	r3, r3
 800d0e4:	e136      	b.n	800d354 <process_block_and_update_window+0x2c4>
    }

    /* Ulo snapshot pre CLI dump */
    s_have_last_dma = 1u;
 800d0e6:	4ba1      	ldr	r3, [pc, #644]	@ (800d36c <process_block_and_update_window+0x2dc>)
 800d0e8:	2201      	movs	r2, #1
 800d0ea:	701a      	strb	r2, [r3, #0]
    s_last_dma_words = MIC_DMA_WORDS;
 800d0ec:	4ba0      	ldr	r3, [pc, #640]	@ (800d370 <process_block_and_update_window+0x2e0>)
 800d0ee:	2280      	movs	r2, #128	@ 0x80
 800d0f0:	0092      	lsls	r2, r2, #2
 800d0f2:	601a      	str	r2, [r3, #0]
     *  - alebo stle 0 -> 0x0000
     * potom popcount d stle 16 alebo 0 => sample je +1 alebo -1 => RMS=1.
     *
     * Detekcia: len ak s 100% vetky dta zl (vetko 0x0000 alebo 0xFFFF)
     */
    uint32_t bad_count = 0u;
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	63fb      	str	r3, [r7, #60]	@ 0x3c

    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d0fc:	e015      	b.n	800d12a <process_block_and_update_window+0x9a>
    {
        uint16_t w = s_rx_buf[i];
 800d0fe:	200e      	movs	r0, #14
 800d100:	183b      	adds	r3, r7, r0
 800d102:	4a97      	ldr	r2, [pc, #604]	@ (800d360 <process_block_and_update_window+0x2d0>)
 800d104:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d106:	0049      	lsls	r1, r1, #1
 800d108:	5a8a      	ldrh	r2, [r1, r2]
 800d10a:	801a      	strh	r2, [r3, #0]
        /* Potaj slov, ktor s 0x0000 alebo 0xFFFF (typicky stuck) */
        if ((w == 0x0000u) || (w == 0xFFFFu)) bad_count++;
 800d10c:	183b      	adds	r3, r7, r0
 800d10e:	881b      	ldrh	r3, [r3, #0]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d004      	beq.n	800d11e <process_block_and_update_window+0x8e>
 800d114:	183b      	adds	r3, r7, r0
 800d116:	881b      	ldrh	r3, [r3, #0]
 800d118:	4a96      	ldr	r2, [pc, #600]	@ (800d374 <process_block_and_update_window+0x2e4>)
 800d11a:	4293      	cmp	r3, r2
 800d11c:	d102      	bne.n	800d124 <process_block_and_update_window+0x94>
 800d11e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d120:	3301      	adds	r3, #1
 800d122:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d126:	3301      	adds	r3, #1
 800d128:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d12a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d12c:	2380      	movs	r3, #128	@ 0x80
 800d12e:	009b      	lsls	r3, r3, #2
 800d130:	429a      	cmp	r2, r3
 800d132:	d3e4      	bcc.n	800d0fe <process_block_and_update_window+0x6e>
    }

    /* Ak 100% dt je 0x0000 alebo 0xFFFF, DATA je urite stuck */
    if (bad_count == MIC_DMA_WORDS)
 800d134:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d136:	2380      	movs	r3, #128	@ 0x80
 800d138:	009b      	lsls	r3, r3, #2
 800d13a:	429a      	cmp	r2, r3
 800d13c:	d109      	bne.n	800d152 <process_block_and_update_window+0xc2>
    {
        set_error(MIC_ERR_DATA_STUCK, "ERROR: PDM DATA stuck (all 0x0000 or 0xFFFF)");
 800d13e:	4a8e      	ldr	r2, [pc, #568]	@ (800d378 <process_block_and_update_window+0x2e8>)
 800d140:	2307      	movs	r3, #7
 800d142:	425b      	negs	r3, r3
 800d144:	0011      	movs	r1, r2
 800d146:	0018      	movs	r0, r3
 800d148:	f7ff fe0a 	bl	800cd60 <set_error>
        return MIC_ERR_DATA_STUCK;
 800d14c:	2307      	movs	r3, #7
 800d14e:	425b      	negs	r3, r3
 800d150:	e100      	b.n	800d354 <process_block_and_update_window+0x2c4>
    }

    /* 2) PDM->PCM (CIC+FIR) + decimcia + RMS accumulator */
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d152:	2300      	movs	r3, #0
 800d154:	637b      	str	r3, [r7, #52]	@ 0x34
 800d156:	e0f6      	b.n	800d346 <process_block_and_update_window+0x2b6>
    {
        /* CIC vstup je suma +1/-1 cez 16 bitov */
        int32_t cic_in = pdm_word_to_cic_input(s_rx_buf[i]);
 800d158:	4b81      	ldr	r3, [pc, #516]	@ (800d360 <process_block_and_update_window+0x2d0>)
 800d15a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d15c:	0052      	lsls	r2, r2, #1
 800d15e:	5ad3      	ldrh	r3, [r2, r3]
 800d160:	0018      	movs	r0, r3
 800d162:	f7ff fe60 	bl	800ce26 <pdm_word_to_cic_input>
 800d166:	0003      	movs	r3, r0
 800d168:	633b      	str	r3, [r7, #48]	@ 0x30

        /* decimcia: ber len kad MIC_DECIM_N-t word ako vstup PCM */
        if ((s_decim_phase++ % MIC_DECIM_N) != 0u)
 800d16a:	4b84      	ldr	r3, [pc, #528]	@ (800d37c <process_block_and_update_window+0x2ec>)
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	1c59      	adds	r1, r3, #1
 800d170:	4a82      	ldr	r2, [pc, #520]	@ (800d37c <process_block_and_update_window+0x2ec>)
 800d172:	6011      	str	r1, [r2, #0]
 800d174:	2207      	movs	r2, #7
 800d176:	4013      	ands	r3, r2
 800d178:	d004      	beq.n	800d184 <process_block_and_update_window+0xf4>
        {
            /* aj ke neberieme vstup, integrtor mus bea -> volme step, ale vstup ignorujeme */
            (void)pdm2pcm_step(cic_in);
 800d17a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d17c:	0018      	movs	r0, r3
 800d17e:	f7ff fe67 	bl	800ce50 <pdm2pcm_step>
            continue;
 800d182:	e0dd      	b.n	800d340 <process_block_and_update_window+0x2b0>
        }

        float s = pdm2pcm_step(cic_in);
 800d184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d186:	0018      	movs	r0, r3
 800d188:	f7ff fe62 	bl	800ce50 <pdm2pcm_step>
 800d18c:	1c03      	adds	r3, r0, #0
 800d18e:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Akumuluj RMS */
        double sd = (double)s;
 800d190:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d192:	f7f6 fbeb 	bl	800396c <__aeabi_f2d>
 800d196:	0002      	movs	r2, r0
 800d198:	000b      	movs	r3, r1
 800d19a:	623a      	str	r2, [r7, #32]
 800d19c:	627b      	str	r3, [r7, #36]	@ 0x24
        s_win_sum_sq += sd * sd;
 800d19e:	6a3a      	ldr	r2, [r7, #32]
 800d1a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1a2:	6a38      	ldr	r0, [r7, #32]
 800d1a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d1a6:	f7f5 fc41 	bl	8002a2c <__aeabi_dmul>
 800d1aa:	0002      	movs	r2, r0
 800d1ac:	000b      	movs	r3, r1
 800d1ae:	0010      	movs	r0, r2
 800d1b0:	0019      	movs	r1, r3
 800d1b2:	4b73      	ldr	r3, [pc, #460]	@ (800d380 <process_block_and_update_window+0x2f0>)
 800d1b4:	681a      	ldr	r2, [r3, #0]
 800d1b6:	685b      	ldr	r3, [r3, #4]
 800d1b8:	f7f4 fc38 	bl	8001a2c <__aeabi_dadd>
 800d1bc:	0002      	movs	r2, r0
 800d1be:	000b      	movs	r3, r1
 800d1c0:	496f      	ldr	r1, [pc, #444]	@ (800d380 <process_block_and_update_window+0x2f0>)
 800d1c2:	600a      	str	r2, [r1, #0]
 800d1c4:	604b      	str	r3, [r1, #4]

        double a = (sd >= 0.0) ? sd : -sd;
 800d1c6:	2200      	movs	r2, #0
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	6a38      	ldr	r0, [r7, #32]
 800d1cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d1ce:	f7f3 f96b 	bl	80004a8 <__aeabi_dcmpge>
 800d1d2:	1e03      	subs	r3, r0, #0
 800d1d4:	d002      	beq.n	800d1dc <process_block_and_update_window+0x14c>
 800d1d6:	6a3c      	ldr	r4, [r7, #32]
 800d1d8:	6a7d      	ldr	r5, [r7, #36]	@ 0x24
 800d1da:	e006      	b.n	800d1ea <process_block_and_update_window+0x15a>
 800d1dc:	6a3b      	ldr	r3, [r7, #32]
 800d1de:	001c      	movs	r4, r3
 800d1e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1e2:	2280      	movs	r2, #128	@ 0x80
 800d1e4:	0612      	lsls	r2, r2, #24
 800d1e6:	405a      	eors	r2, r3
 800d1e8:	0015      	movs	r5, r2
 800d1ea:	61bc      	str	r4, [r7, #24]
 800d1ec:	61fd      	str	r5, [r7, #28]
        if (a > s_win_peak) s_win_peak = a;
 800d1ee:	4b65      	ldr	r3, [pc, #404]	@ (800d384 <process_block_and_update_window+0x2f4>)
 800d1f0:	681a      	ldr	r2, [r3, #0]
 800d1f2:	685b      	ldr	r3, [r3, #4]
 800d1f4:	69b8      	ldr	r0, [r7, #24]
 800d1f6:	69f9      	ldr	r1, [r7, #28]
 800d1f8:	f7f3 f94c 	bl	8000494 <__aeabi_dcmpgt>
 800d1fc:	1e03      	subs	r3, r0, #0
 800d1fe:	d004      	beq.n	800d20a <process_block_and_update_window+0x17a>
 800d200:	4960      	ldr	r1, [pc, #384]	@ (800d384 <process_block_and_update_window+0x2f4>)
 800d202:	69ba      	ldr	r2, [r7, #24]
 800d204:	69fb      	ldr	r3, [r7, #28]
 800d206:	600a      	str	r2, [r1, #0]
 800d208:	604b      	str	r3, [r1, #4]

        s_win_count++;
 800d20a:	4b5f      	ldr	r3, [pc, #380]	@ (800d388 <process_block_and_update_window+0x2f8>)
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	1c5a      	adds	r2, r3, #1
 800d210:	4b5d      	ldr	r3, [pc, #372]	@ (800d388 <process_block_and_update_window+0x2f8>)
 800d212:	601a      	str	r2, [r3, #0]

        /* Ke nazbierame MIC_WINDOW_SAMPLES, vyhodno okno */
        if (s_win_count >= MIC_WINDOW_SAMPLES)
 800d214:	4b5c      	ldr	r3, [pc, #368]	@ (800d388 <process_block_and_update_window+0x2f8>)
 800d216:	681a      	ldr	r2, [r3, #0]
 800d218:	239c      	movs	r3, #156	@ 0x9c
 800d21a:	005b      	lsls	r3, r3, #1
 800d21c:	429a      	cmp	r2, r3
 800d21e:	d800      	bhi.n	800d222 <process_block_and_update_window+0x192>
 800d220:	e08e      	b.n	800d340 <process_block_and_update_window+0x2b0>
        {
            float rms = (float)sqrt(s_win_sum_sq / (double)s_win_count);
 800d222:	4b57      	ldr	r3, [pc, #348]	@ (800d380 <process_block_and_update_window+0x2f0>)
 800d224:	681a      	ldr	r2, [r3, #0]
 800d226:	685b      	ldr	r3, [r3, #4]
 800d228:	603a      	str	r2, [r7, #0]
 800d22a:	607b      	str	r3, [r7, #4]
 800d22c:	4b56      	ldr	r3, [pc, #344]	@ (800d388 <process_block_and_update_window+0x2f8>)
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	0018      	movs	r0, r3
 800d232:	f7f6 fb77 	bl	8003924 <__aeabi_ui2d>
 800d236:	0002      	movs	r2, r0
 800d238:	000b      	movs	r3, r1
 800d23a:	6838      	ldr	r0, [r7, #0]
 800d23c:	6879      	ldr	r1, [r7, #4]
 800d23e:	f7f4 ffbb 	bl	80021b8 <__aeabi_ddiv>
 800d242:	0002      	movs	r2, r0
 800d244:	000b      	movs	r3, r1
 800d246:	0010      	movs	r0, r2
 800d248:	0019      	movs	r1, r3
 800d24a:	f017 fe57 	bl	8024efc <sqrt>
 800d24e:	0002      	movs	r2, r0
 800d250:	000b      	movs	r3, r1
 800d252:	0010      	movs	r0, r2
 800d254:	0019      	movs	r1, r3
 800d256:	f7f6 fbd1 	bl	80039fc <__aeabi_d2f>
 800d25a:	1c03      	adds	r3, r0, #0
 800d25c:	617b      	str	r3, [r7, #20]
            float dbfs = safe_dbfs_from_rms(rms);
 800d25e:	697b      	ldr	r3, [r7, #20]
 800d260:	1c18      	adds	r0, r3, #0
 800d262:	f7ff fd5d 	bl	800cd20 <safe_dbfs_from_rms>
 800d266:	1c03      	adds	r3, r0, #0
 800d268:	613b      	str	r3, [r7, #16]

            /*
             * Dodaton ochrana: saturcia/nezmyseln daje.
             * Ak RMS alebo peak vyjde skoro 1.0, je to pre farebn hudbu zvyajne chyba zapojenia.
             */
            if (rms > 0.98f || s_win_peak > 0.98)
 800d26a:	4948      	ldr	r1, [pc, #288]	@ (800d38c <process_block_and_update_window+0x2fc>)
 800d26c:	6978      	ldr	r0, [r7, #20]
 800d26e:	f7f3 f94b 	bl	8000508 <__aeabi_fcmpgt>
 800d272:	1e03      	subs	r3, r0, #0
 800d274:	d108      	bne.n	800d288 <process_block_and_update_window+0x1f8>
 800d276:	4b43      	ldr	r3, [pc, #268]	@ (800d384 <process_block_and_update_window+0x2f4>)
 800d278:	6818      	ldr	r0, [r3, #0]
 800d27a:	6859      	ldr	r1, [r3, #4]
 800d27c:	4a44      	ldr	r2, [pc, #272]	@ (800d390 <process_block_and_update_window+0x300>)
 800d27e:	4b45      	ldr	r3, [pc, #276]	@ (800d394 <process_block_and_update_window+0x304>)
 800d280:	f7f3 f908 	bl	8000494 <__aeabi_dcmpgt>
 800d284:	1e03      	subs	r3, r0, #0
 800d286:	d028      	beq.n	800d2da <process_block_and_update_window+0x24a>
            {
                MIC_DBG("[MIC] WARNING: saturation suspected: rms=%.4f peak=%.4f\r\n", (double)rms, (double)s_win_peak);
 800d288:	4b43      	ldr	r3, [pc, #268]	@ (800d398 <process_block_and_update_window+0x308>)
 800d28a:	781b      	ldrb	r3, [r3, #0]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d00d      	beq.n	800d2ac <process_block_and_update_window+0x21c>
 800d290:	6978      	ldr	r0, [r7, #20]
 800d292:	f7f6 fb6b 	bl	800396c <__aeabi_f2d>
 800d296:	4b3b      	ldr	r3, [pc, #236]	@ (800d384 <process_block_and_update_window+0x2f4>)
 800d298:	681a      	ldr	r2, [r3, #0]
 800d29a:	685b      	ldr	r3, [r3, #4]
 800d29c:	4c3f      	ldr	r4, [pc, #252]	@ (800d39c <process_block_and_update_window+0x30c>)
 800d29e:	9200      	str	r2, [sp, #0]
 800d2a0:	9301      	str	r3, [sp, #4]
 800d2a2:	0002      	movs	r2, r0
 800d2a4:	000b      	movs	r3, r1
 800d2a6:	0020      	movs	r0, r4
 800d2a8:	f013 fc16 	bl	8020ad8 <iprintf>
                set_error(MIC_ERR_SIGNAL_SATURATED, "ERROR: signal saturated (RMS/PEAK ~ 1.0) - likely DATA stuck or wrong clock/polarity");
 800d2ac:	4a3c      	ldr	r2, [pc, #240]	@ (800d3a0 <process_block_and_update_window+0x310>)
 800d2ae:	2308      	movs	r3, #8
 800d2b0:	425b      	negs	r3, r3
 800d2b2:	0011      	movs	r1, r2
 800d2b4:	0018      	movs	r0, r3
 800d2b6:	f7ff fd53 	bl	800cd60 <set_error>

                /* reset okna, aby sme sa nezasekli na nekonenom 1.0 */
                s_win_count  = 0u;
 800d2ba:	4b33      	ldr	r3, [pc, #204]	@ (800d388 <process_block_and_update_window+0x2f8>)
 800d2bc:	2200      	movs	r2, #0
 800d2be:	601a      	str	r2, [r3, #0]
                s_win_sum_sq = 0.0;
 800d2c0:	492f      	ldr	r1, [pc, #188]	@ (800d380 <process_block_and_update_window+0x2f0>)
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	600a      	str	r2, [r1, #0]
 800d2c8:	604b      	str	r3, [r1, #4]
                s_win_peak   = 0.0;
 800d2ca:	492e      	ldr	r1, [pc, #184]	@ (800d384 <process_block_and_update_window+0x2f4>)
 800d2cc:	2200      	movs	r2, #0
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	600a      	str	r2, [r1, #0]
 800d2d2:	604b      	str	r3, [r1, #4]
                return MIC_ERR_SIGNAL_SATURATED;
 800d2d4:	2308      	movs	r3, #8
 800d2d6:	425b      	negs	r3, r3
 800d2d8:	e03c      	b.n	800d354 <process_block_and_update_window+0x2c4>
            }

            s_last_rms  = rms;
 800d2da:	4b32      	ldr	r3, [pc, #200]	@ (800d3a4 <process_block_and_update_window+0x314>)
 800d2dc:	697a      	ldr	r2, [r7, #20]
 800d2de:	601a      	str	r2, [r3, #0]
            s_last_dbfs = dbfs;
 800d2e0:	4b31      	ldr	r3, [pc, #196]	@ (800d3a8 <process_block_and_update_window+0x318>)
 800d2e2:	693a      	ldr	r2, [r7, #16]
 800d2e4:	601a      	str	r2, [r3, #0]
            s_last_err  = MIC_ERR_OK;
 800d2e6:	4b31      	ldr	r3, [pc, #196]	@ (800d3ac <process_block_and_update_window+0x31c>)
 800d2e8:	2200      	movs	r2, #0
 800d2ea:	701a      	strb	r2, [r3, #0]

            MIC_DBG("[MIC] 50ms window ready: n=%lu rms=%.4f dbfs=%.2f peak=%.4f\r\n",
 800d2ec:	4b2a      	ldr	r3, [pc, #168]	@ (800d398 <process_block_and_update_window+0x308>)
 800d2ee:	781b      	ldrb	r3, [r3, #0]
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d018      	beq.n	800d326 <process_block_and_update_window+0x296>
 800d2f4:	4b24      	ldr	r3, [pc, #144]	@ (800d388 <process_block_and_update_window+0x2f8>)
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	4698      	mov	r8, r3
 800d2fa:	6978      	ldr	r0, [r7, #20]
 800d2fc:	f7f6 fb36 	bl	800396c <__aeabi_f2d>
 800d300:	6038      	str	r0, [r7, #0]
 800d302:	6079      	str	r1, [r7, #4]
 800d304:	6938      	ldr	r0, [r7, #16]
 800d306:	f7f6 fb31 	bl	800396c <__aeabi_f2d>
 800d30a:	4b1e      	ldr	r3, [pc, #120]	@ (800d384 <process_block_and_update_window+0x2f4>)
 800d30c:	681a      	ldr	r2, [r3, #0]
 800d30e:	685b      	ldr	r3, [r3, #4]
 800d310:	4e27      	ldr	r6, [pc, #156]	@ (800d3b0 <process_block_and_update_window+0x320>)
 800d312:	9202      	str	r2, [sp, #8]
 800d314:	9303      	str	r3, [sp, #12]
 800d316:	9000      	str	r0, [sp, #0]
 800d318:	9101      	str	r1, [sp, #4]
 800d31a:	683a      	ldr	r2, [r7, #0]
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	4641      	mov	r1, r8
 800d320:	0030      	movs	r0, r6
 800d322:	f013 fbd9 	bl	8020ad8 <iprintf>
                    (unsigned long)s_win_count, (double)rms, (double)dbfs, (double)s_win_peak);

            /* reset okna */
            s_win_count  = 0u;
 800d326:	4b18      	ldr	r3, [pc, #96]	@ (800d388 <process_block_and_update_window+0x2f8>)
 800d328:	2200      	movs	r2, #0
 800d32a:	601a      	str	r2, [r3, #0]
            s_win_sum_sq = 0.0;
 800d32c:	4914      	ldr	r1, [pc, #80]	@ (800d380 <process_block_and_update_window+0x2f0>)
 800d32e:	2200      	movs	r2, #0
 800d330:	2300      	movs	r3, #0
 800d332:	600a      	str	r2, [r1, #0]
 800d334:	604b      	str	r3, [r1, #4]
            s_win_peak   = 0.0;
 800d336:	4913      	ldr	r1, [pc, #76]	@ (800d384 <process_block_and_update_window+0x2f4>)
 800d338:	2200      	movs	r2, #0
 800d33a:	2300      	movs	r3, #0
 800d33c:	600a      	str	r2, [r1, #0]
 800d33e:	604b      	str	r3, [r1, #4]
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d342:	3301      	adds	r3, #1
 800d344:	637b      	str	r3, [r7, #52]	@ 0x34
 800d346:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d348:	2380      	movs	r3, #128	@ 0x80
 800d34a:	009b      	lsls	r3, r3, #2
 800d34c:	429a      	cmp	r2, r3
 800d34e:	d200      	bcs.n	800d352 <process_block_and_update_window+0x2c2>
 800d350:	e702      	b.n	800d158 <process_block_and_update_window+0xc8>
        }
    }

    return MIC_ERR_OK;
 800d352:	2300      	movs	r3, #0
}
 800d354:	0018      	movs	r0, r3
 800d356:	46bd      	mov	sp, r7
 800d358:	b012      	add	sp, #72	@ 0x48
 800d35a:	bc80      	pop	{r7}
 800d35c:	46b8      	mov	r8, r7
 800d35e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d360:	20003698 	.word	0x20003698
 800d364:	0000aaaa 	.word	0x0000aaaa
 800d368:	080265d8 	.word	0x080265d8
 800d36c:	20003abc 	.word	0x20003abc
 800d370:	20003ac0 	.word	0x20003ac0
 800d374:	0000ffff 	.word	0x0000ffff
 800d378:	08026620 	.word	0x08026620
 800d37c:	20003ab8 	.word	0x20003ab8
 800d380:	20003aa8 	.word	0x20003aa8
 800d384:	20003ab0 	.word	0x20003ab0
 800d388:	20003aa4 	.word	0x20003aa4
 800d38c:	3f7ae148 	.word	0x3f7ae148
 800d390:	f5c28f5c 	.word	0xf5c28f5c
 800d394:	3fef5c28 	.word	0x3fef5c28
 800d398:	20003a9c 	.word	0x20003a9c
 800d39c:	08026650 	.word	0x08026650
 800d3a0:	0802668c 	.word	0x0802668c
 800d3a4:	20003aa0 	.word	0x20003aa0
 800d3a8:	2000001c 	.word	0x2000001c
 800d3ac:	20003a9d 	.word	0x20003a9d
 800d3b0:	080266e4 	.word	0x080266e4

0800d3b4 <MIC_Init>:
{
    s_debug = (enable != 0u) ? 1u : 0u;
}

void MIC_Init(void)
{
 800d3b4:	b580      	push	{r7, lr}
 800d3b6:	af00      	add	r7, sp, #0
    /*
     * Vetko je "softvrov" (HAL handle je u inicializovan v MX_SPI1_Init()).
     * Tu si len nastavme internal state.
     */
    s_inited = 1u;
 800d3b8:	4b1e      	ldr	r3, [pc, #120]	@ (800d434 <MIC_Init+0x80>)
 800d3ba:	2201      	movs	r2, #1
 800d3bc:	701a      	strb	r2, [r3, #0]
    s_running = 0u;
 800d3be:	4b1e      	ldr	r3, [pc, #120]	@ (800d438 <MIC_Init+0x84>)
 800d3c0:	2200      	movs	r2, #0
 800d3c2:	701a      	strb	r2, [r3, #0]
    s_last_err = MIC_ERR_NOT_INIT;
 800d3c4:	4b1d      	ldr	r3, [pc, #116]	@ (800d43c <MIC_Init+0x88>)
 800d3c6:	22ff      	movs	r2, #255	@ 0xff
 800d3c8:	701a      	strb	r2, [r3, #0]

    s_win_count  = 0u;
 800d3ca:	4b1d      	ldr	r3, [pc, #116]	@ (800d440 <MIC_Init+0x8c>)
 800d3cc:	2200      	movs	r2, #0
 800d3ce:	601a      	str	r2, [r3, #0]
    s_win_sum_sq = 0.0;
 800d3d0:	491c      	ldr	r1, [pc, #112]	@ (800d444 <MIC_Init+0x90>)
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	600a      	str	r2, [r1, #0]
 800d3d8:	604b      	str	r3, [r1, #4]
    s_win_peak   = 0.0;
 800d3da:	491b      	ldr	r1, [pc, #108]	@ (800d448 <MIC_Init+0x94>)
 800d3dc:	2200      	movs	r2, #0
 800d3de:	2300      	movs	r3, #0
 800d3e0:	600a      	str	r2, [r1, #0]
 800d3e2:	604b      	str	r3, [r1, #4]
    s_decim_phase = 0u;
 800d3e4:	4b19      	ldr	r3, [pc, #100]	@ (800d44c <MIC_Init+0x98>)
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	601a      	str	r2, [r3, #0]

    s_last_dbfs = -120.0f;
 800d3ea:	4b19      	ldr	r3, [pc, #100]	@ (800d450 <MIC_Init+0x9c>)
 800d3ec:	4a19      	ldr	r2, [pc, #100]	@ (800d454 <MIC_Init+0xa0>)
 800d3ee:	601a      	str	r2, [r3, #0]
    s_last_rms  = 0.0f;
 800d3f0:	4b19      	ldr	r3, [pc, #100]	@ (800d458 <MIC_Init+0xa4>)
 800d3f2:	2200      	movs	r2, #0
 800d3f4:	601a      	str	r2, [r3, #0]

    /* debug default off */
    /* s_debug zostane ako bolo nastaven pred init (ak by si ho nastavil skr) */

    s_interval_active = 0u;
 800d3f6:	4b19      	ldr	r3, [pc, #100]	@ (800d45c <MIC_Init+0xa8>)
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	701a      	strb	r2, [r3, #0]
    s_interval_t0_ms  = 0u;
 800d3fc:	4b18      	ldr	r3, [pc, #96]	@ (800d460 <MIC_Init+0xac>)
 800d3fe:	2200      	movs	r2, #0
 800d400:	601a      	str	r2, [r3, #0]
    s_have_last_dma   = 0u;
 800d402:	4b18      	ldr	r3, [pc, #96]	@ (800d464 <MIC_Init+0xb0>)
 800d404:	2200      	movs	r2, #0
 800d406:	701a      	strb	r2, [r3, #0]
    s_last_dma_words  = MIC_DMA_WORDS;
 800d408:	4b17      	ldr	r3, [pc, #92]	@ (800d468 <MIC_Init+0xb4>)
 800d40a:	2280      	movs	r2, #128	@ 0x80
 800d40c:	0092      	lsls	r2, r2, #2
 800d40e:	601a      	str	r2, [r3, #0]

    pdm2pcm_reset();
 800d410:	f7ff fcc8 	bl	800cda4 <pdm2pcm_reset>

    MIC_DBG("[MIC] Init done. Window=%ums, samples=%u, decim=%u\r\n",
 800d414:	4b15      	ldr	r3, [pc, #84]	@ (800d46c <MIC_Init+0xb8>)
 800d416:	781b      	ldrb	r3, [r3, #0]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d007      	beq.n	800d42c <MIC_Init+0x78>
 800d41c:	233a      	movs	r3, #58	@ 0x3a
 800d41e:	33ff      	adds	r3, #255	@ 0xff
 800d420:	001a      	movs	r2, r3
 800d422:	4813      	ldr	r0, [pc, #76]	@ (800d470 <MIC_Init+0xbc>)
 800d424:	2308      	movs	r3, #8
 800d426:	2132      	movs	r1, #50	@ 0x32
 800d428:	f013 fb56 	bl	8020ad8 <iprintf>
            (unsigned)MIC_WINDOW_MS, (unsigned)MIC_WINDOW_SAMPLES, (unsigned)MIC_DECIM_N);
}
 800d42c:	46c0      	nop			@ (mov r8, r8)
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}
 800d432:	46c0      	nop			@ (mov r8, r8)
 800d434:	20003a9a 	.word	0x20003a9a
 800d438:	20003a9b 	.word	0x20003a9b
 800d43c:	20003a9d 	.word	0x20003a9d
 800d440:	20003aa4 	.word	0x20003aa4
 800d444:	20003aa8 	.word	0x20003aa8
 800d448:	20003ab0 	.word	0x20003ab0
 800d44c:	20003ab8 	.word	0x20003ab8
 800d450:	2000001c 	.word	0x2000001c
 800d454:	c2f00000 	.word	0xc2f00000
 800d458:	20003aa0 	.word	0x20003aa0
 800d45c:	20003ac4 	.word	0x20003ac4
 800d460:	20003ac8 	.word	0x20003ac8
 800d464:	20003abc 	.word	0x20003abc
 800d468:	20003ac0 	.word	0x20003ac0
 800d46c:	20003a9c 	.word	0x20003a9c
 800d470:	08026724 	.word	0x08026724

0800d474 <MIC_Stop>:
    set_error(MIC_ERR_OK, NULL);
    return MIC_ERR_OK;
}

void MIC_Stop(void)
{
 800d474:	b580      	push	{r7, lr}
 800d476:	af00      	add	r7, sp, #0
    if (!s_running)
 800d478:	4b07      	ldr	r3, [pc, #28]	@ (800d498 <MIC_Stop+0x24>)
 800d47a:	781b      	ldrb	r3, [r3, #0]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d007      	beq.n	800d490 <MIC_Stop+0x1c>
        return;

    (void)HAL_SPI_Abort(&hspi1);
 800d480:	4b06      	ldr	r3, [pc, #24]	@ (800d49c <MIC_Stop+0x28>)
 800d482:	0018      	movs	r0, r3
 800d484:	f009 fde8 	bl	8017058 <HAL_SPI_Abort>
    s_running = 0u;
 800d488:	4b03      	ldr	r3, [pc, #12]	@ (800d498 <MIC_Stop+0x24>)
 800d48a:	2200      	movs	r2, #0
 800d48c:	701a      	strb	r2, [r3, #0]
 800d48e:	e000      	b.n	800d492 <MIC_Stop+0x1e>
        return;
 800d490:	46c0      	nop			@ (mov r8, r8)
}
 800d492:	46bd      	mov	sp, r7
 800d494:	bd80      	pop	{r7, pc}
 800d496:	46c0      	nop			@ (mov r8, r8)
 800d498:	20003a9b 	.word	0x20003a9b
 800d49c:	20000448 	.word	0x20000448

0800d4a0 <MIC_Task>:

void MIC_Task(void)
{
 800d4a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d4a2:	b08b      	sub	sp, #44	@ 0x2c
 800d4a4:	af04      	add	r7, sp, #16
     *  - MIC_PowerSaveMs = 10..100 -> SPI be len poas merania (interval) a potom sa zastav.
     *
     * Preto tu NEROBME iadny automatick "continuous autostart".
     * Spustenie v powersave reime rob MIC_GetLast50ms() (ke prde prkaz AUDIO).
     */
    if (!s_inited)
 800d4a6:	4b69      	ldr	r3, [pc, #420]	@ (800d64c <MIC_Task+0x1ac>)
 800d4a8:	781b      	ldrb	r3, [r3, #0]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d100      	bne.n	800d4b0 <MIC_Task+0x10>
 800d4ae:	e0c4      	b.n	800d63a <MIC_Task+0x19a>
        return;

    if (!s_running)
 800d4b0:	4b67      	ldr	r3, [pc, #412]	@ (800d650 <MIC_Task+0x1b0>)
 800d4b2:	781b      	ldrb	r3, [r3, #0]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d100      	bne.n	800d4ba <MIC_Task+0x1a>
 800d4b8:	e0c1      	b.n	800d63e <MIC_Task+0x19e>
        return;

    /* Ak bola SPI chyba, zastav a nahls */
    if (s_spi_err)
 800d4ba:	4b66      	ldr	r3, [pc, #408]	@ (800d654 <MIC_Task+0x1b4>)
 800d4bc:	781b      	ldrb	r3, [r3, #0]
 800d4be:	b2db      	uxtb	r3, r3
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d009      	beq.n	800d4d8 <MIC_Task+0x38>
    {
        set_error(MIC_ERR_SPI_ERROR, "ERROR: SPI error during capture");
 800d4c4:	4a64      	ldr	r2, [pc, #400]	@ (800d658 <MIC_Task+0x1b8>)
 800d4c6:	2305      	movs	r3, #5
 800d4c8:	425b      	negs	r3, r3
 800d4ca:	0011      	movs	r1, r2
 800d4cc:	0018      	movs	r0, r3
 800d4ce:	f7ff fc47 	bl	800cd60 <set_error>
        MIC_Stop();
 800d4d2:	f7ff ffcf 	bl	800d474 <MIC_Stop>
        return;
 800d4d6:	e0b5      	b.n	800d644 <MIC_Task+0x1a4>
    }

    /* Ak DMA ete nedobehlo, ni nerob */
    if (!s_spi_done)
 800d4d8:	4b60      	ldr	r3, [pc, #384]	@ (800d65c <MIC_Task+0x1bc>)
 800d4da:	781b      	ldrb	r3, [r3, #0]
 800d4dc:	b2db      	uxtb	r3, r3
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d100      	bne.n	800d4e4 <MIC_Task+0x44>
 800d4e2:	e0ae      	b.n	800d642 <MIC_Task+0x1a2>
        return;

    /* DMA dobehlo -> spracuj blok */
    (void)process_block_and_update_window();
 800d4e4:	f7ff fdd4 	bl	800d090 <process_block_and_update_window>
    /*
     * POWERSAVE reim (MIC_PowerSaveMs 1..100):
     *  - ak as ete neuplynul -> pokrauj alm DMA blokom
     *  - ak as u uplynul -> niie vetva "interval done" sprav RMS vpoet a MIC_Stop()
     */
    if (s_interval_active)
 800d4e8:	4b5d      	ldr	r3, [pc, #372]	@ (800d660 <MIC_Task+0x1c0>)
 800d4ea:	781b      	ldrb	r3, [r3, #0]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d011      	beq.n	800d514 <MIC_Task+0x74>
    {
        uint32_t elapsed = HAL_GetTick() - s_interval_t0_ms;
 800d4f0:	f000 fcf0 	bl	800ded4 <HAL_GetTick>
 800d4f4:	0002      	movs	r2, r0
 800d4f6:	4b5b      	ldr	r3, [pc, #364]	@ (800d664 <MIC_Task+0x1c4>)
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	1ad3      	subs	r3, r2, r3
 800d4fc:	617b      	str	r3, [r7, #20]
        uint32_t target  = mic_get_target_ms();
 800d4fe:	f7ff fc09 	bl	800cd14 <mic_get_target_ms>
 800d502:	0003      	movs	r3, r0
 800d504:	613b      	str	r3, [r7, #16]

        if (elapsed < target)
 800d506:	697a      	ldr	r2, [r7, #20]
 800d508:	693b      	ldr	r3, [r7, #16]
 800d50a:	429a      	cmp	r2, r3
 800d50c:	d202      	bcs.n	800d514 <MIC_Task+0x74>
        {
            (void)start_dma_block();
 800d50e:	f7ff fd2f 	bl	800cf70 <start_dma_block>
            return;
 800d512:	e097      	b.n	800d644 <MIC_Task+0x1a4>
        }
        /* elapsed >= target -> netartuj al DMA, nechaj to dobehn do MIC_Stop() */
    }

    /* CONTINUOUS: vdy pokrauj alm DMA blokom */
    if (mic_get_target_ms() == 0u)
 800d514:	f7ff fbfe 	bl	800cd14 <mic_get_target_ms>
 800d518:	1e03      	subs	r3, r0, #0
 800d51a:	d102      	bne.n	800d522 <MIC_Task+0x82>
    {
        (void)start_dma_block();
 800d51c:	f7ff fd28 	bl	800cf70 <start_dma_block>
        return;
 800d520:	e090      	b.n	800d644 <MIC_Task+0x1a4>
    }

    /* ===== interval-finish (elapsed>=target) ===== */
    if (s_interval_active)
 800d522:	4b4f      	ldr	r3, [pc, #316]	@ (800d660 <MIC_Task+0x1c0>)
 800d524:	781b      	ldrb	r3, [r3, #0]
 800d526:	2b00      	cmp	r3, #0
 800d528:	d100      	bne.n	800d52c <MIC_Task+0x8c>
 800d52a:	e08b      	b.n	800d644 <MIC_Task+0x1a4>
    {
        uint32_t elapsed = HAL_GetTick() - s_interval_t0_ms;
 800d52c:	f000 fcd2 	bl	800ded4 <HAL_GetTick>
 800d530:	0002      	movs	r2, r0
 800d532:	4b4c      	ldr	r3, [pc, #304]	@ (800d664 <MIC_Task+0x1c4>)
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	1ad3      	subs	r3, r2, r3
 800d538:	60fb      	str	r3, [r7, #12]
        uint32_t target  = mic_get_target_ms();
 800d53a:	f7ff fbeb 	bl	800cd14 <mic_get_target_ms>
 800d53e:	0003      	movs	r3, r0
 800d540:	60bb      	str	r3, [r7, #8]

        if (elapsed >= target)
 800d542:	68fa      	ldr	r2, [r7, #12]
 800d544:	68bb      	ldr	r3, [r7, #8]
 800d546:	429a      	cmp	r2, r3
 800d548:	d200      	bcs.n	800d54c <MIC_Task+0xac>
 800d54a:	e07b      	b.n	800d644 <MIC_Task+0x1a4>
        {
            if (s_win_count == 0u)
 800d54c:	4b46      	ldr	r3, [pc, #280]	@ (800d668 <MIC_Task+0x1c8>)
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	2b00      	cmp	r3, #0
 800d552:	d10c      	bne.n	800d56e <MIC_Task+0xce>
            {
                set_error(MIC_ERR_TIMEOUT, "ERROR: interval finished but no samples collected");
 800d554:	4a45      	ldr	r2, [pc, #276]	@ (800d66c <MIC_Task+0x1cc>)
 800d556:	2304      	movs	r3, #4
 800d558:	425b      	negs	r3, r3
 800d55a:	0011      	movs	r1, r2
 800d55c:	0018      	movs	r0, r3
 800d55e:	f7ff fbff 	bl	800cd60 <set_error>
                MIC_Stop();
 800d562:	f7ff ff87 	bl	800d474 <MIC_Stop>
                s_interval_active = 0u;
 800d566:	4b3e      	ldr	r3, [pc, #248]	@ (800d660 <MIC_Task+0x1c0>)
 800d568:	2200      	movs	r2, #0
 800d56a:	701a      	strb	r2, [r3, #0]
                return;
 800d56c:	e06a      	b.n	800d644 <MIC_Task+0x1a4>
            }

            float rms = (float)sqrt(s_win_sum_sq / (double)s_win_count);
 800d56e:	4b40      	ldr	r3, [pc, #256]	@ (800d670 <MIC_Task+0x1d0>)
 800d570:	681c      	ldr	r4, [r3, #0]
 800d572:	685d      	ldr	r5, [r3, #4]
 800d574:	4b3c      	ldr	r3, [pc, #240]	@ (800d668 <MIC_Task+0x1c8>)
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	0018      	movs	r0, r3
 800d57a:	f7f6 f9d3 	bl	8003924 <__aeabi_ui2d>
 800d57e:	0002      	movs	r2, r0
 800d580:	000b      	movs	r3, r1
 800d582:	0020      	movs	r0, r4
 800d584:	0029      	movs	r1, r5
 800d586:	f7f4 fe17 	bl	80021b8 <__aeabi_ddiv>
 800d58a:	0002      	movs	r2, r0
 800d58c:	000b      	movs	r3, r1
 800d58e:	0010      	movs	r0, r2
 800d590:	0019      	movs	r1, r3
 800d592:	f017 fcb3 	bl	8024efc <sqrt>
 800d596:	0002      	movs	r2, r0
 800d598:	000b      	movs	r3, r1
 800d59a:	0010      	movs	r0, r2
 800d59c:	0019      	movs	r1, r3
 800d59e:	f7f6 fa2d 	bl	80039fc <__aeabi_d2f>
 800d5a2:	1c03      	adds	r3, r0, #0
 800d5a4:	607b      	str	r3, [r7, #4]
            float dbfs = safe_dbfs_from_rms(rms);
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	1c18      	adds	r0, r3, #0
 800d5aa:	f7ff fbb9 	bl	800cd20 <safe_dbfs_from_rms>
 800d5ae:	1c03      	adds	r3, r0, #0
 800d5b0:	603b      	str	r3, [r7, #0]

            if (rms > 0.98f || s_win_peak > 0.98)
 800d5b2:	4930      	ldr	r1, [pc, #192]	@ (800d674 <MIC_Task+0x1d4>)
 800d5b4:	6878      	ldr	r0, [r7, #4]
 800d5b6:	f7f2 ffa7 	bl	8000508 <__aeabi_fcmpgt>
 800d5ba:	1e03      	subs	r3, r0, #0
 800d5bc:	d108      	bne.n	800d5d0 <MIC_Task+0x130>
 800d5be:	4b2e      	ldr	r3, [pc, #184]	@ (800d678 <MIC_Task+0x1d8>)
 800d5c0:	6818      	ldr	r0, [r3, #0]
 800d5c2:	6859      	ldr	r1, [r3, #4]
 800d5c4:	4a2d      	ldr	r2, [pc, #180]	@ (800d67c <MIC_Task+0x1dc>)
 800d5c6:	4b2e      	ldr	r3, [pc, #184]	@ (800d680 <MIC_Task+0x1e0>)
 800d5c8:	f7f2 ff64 	bl	8000494 <__aeabi_dcmpgt>
 800d5cc:	1e03      	subs	r3, r0, #0
 800d5ce:	d00c      	beq.n	800d5ea <MIC_Task+0x14a>
            {
                set_error(MIC_ERR_SIGNAL_SATURATED, "ERROR: signal saturated (interval RMS/PEAK ~ 1.0)");
 800d5d0:	4a2c      	ldr	r2, [pc, #176]	@ (800d684 <MIC_Task+0x1e4>)
 800d5d2:	2308      	movs	r3, #8
 800d5d4:	425b      	negs	r3, r3
 800d5d6:	0011      	movs	r1, r2
 800d5d8:	0018      	movs	r0, r3
 800d5da:	f7ff fbc1 	bl	800cd60 <set_error>
                MIC_Stop();
 800d5de:	f7ff ff49 	bl	800d474 <MIC_Stop>
                s_interval_active = 0u;
 800d5e2:	4b1f      	ldr	r3, [pc, #124]	@ (800d660 <MIC_Task+0x1c0>)
 800d5e4:	2200      	movs	r2, #0
 800d5e6:	701a      	strb	r2, [r3, #0]
                return;
 800d5e8:	e02c      	b.n	800d644 <MIC_Task+0x1a4>
            }

            s_last_rms  = rms;
 800d5ea:	4b27      	ldr	r3, [pc, #156]	@ (800d688 <MIC_Task+0x1e8>)
 800d5ec:	687a      	ldr	r2, [r7, #4]
 800d5ee:	601a      	str	r2, [r3, #0]
            s_last_dbfs = dbfs;
 800d5f0:	4b26      	ldr	r3, [pc, #152]	@ (800d68c <MIC_Task+0x1ec>)
 800d5f2:	683a      	ldr	r2, [r7, #0]
 800d5f4:	601a      	str	r2, [r3, #0]
            s_last_err  = MIC_ERR_OK;
 800d5f6:	4b26      	ldr	r3, [pc, #152]	@ (800d690 <MIC_Task+0x1f0>)
 800d5f8:	2200      	movs	r2, #0
 800d5fa:	701a      	strb	r2, [r3, #0]

            MIC_DBG("[MIC] Interval %lums done: n=%lu rms=%.4f dbfs=%.2f\r\n",
 800d5fc:	4b25      	ldr	r3, [pc, #148]	@ (800d694 <MIC_Task+0x1f4>)
 800d5fe:	781b      	ldrb	r3, [r3, #0]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d014      	beq.n	800d62e <MIC_Task+0x18e>
 800d604:	4b18      	ldr	r3, [pc, #96]	@ (800d668 <MIC_Task+0x1c8>)
 800d606:	681e      	ldr	r6, [r3, #0]
 800d608:	6878      	ldr	r0, [r7, #4]
 800d60a:	f7f6 f9af 	bl	800396c <__aeabi_f2d>
 800d60e:	0004      	movs	r4, r0
 800d610:	000d      	movs	r5, r1
 800d612:	6838      	ldr	r0, [r7, #0]
 800d614:	f7f6 f9aa 	bl	800396c <__aeabi_f2d>
 800d618:	0002      	movs	r2, r0
 800d61a:	000b      	movs	r3, r1
 800d61c:	68b9      	ldr	r1, [r7, #8]
 800d61e:	481e      	ldr	r0, [pc, #120]	@ (800d698 <MIC_Task+0x1f8>)
 800d620:	9202      	str	r2, [sp, #8]
 800d622:	9303      	str	r3, [sp, #12]
 800d624:	9400      	str	r4, [sp, #0]
 800d626:	9501      	str	r5, [sp, #4]
 800d628:	0032      	movs	r2, r6
 800d62a:	f013 fa55 	bl	8020ad8 <iprintf>
                    (unsigned long)target,
                    (unsigned long)s_win_count,
                    (double)rms,
                    (double)dbfs);

            MIC_Stop();
 800d62e:	f7ff ff21 	bl	800d474 <MIC_Stop>
            s_interval_active = 0u;
 800d632:	4b0b      	ldr	r3, [pc, #44]	@ (800d660 <MIC_Task+0x1c0>)
 800d634:	2200      	movs	r2, #0
 800d636:	701a      	strb	r2, [r3, #0]
            return;
 800d638:	e004      	b.n	800d644 <MIC_Task+0x1a4>
        return;
 800d63a:	46c0      	nop			@ (mov r8, r8)
 800d63c:	e002      	b.n	800d644 <MIC_Task+0x1a4>
        return;
 800d63e:	46c0      	nop			@ (mov r8, r8)
 800d640:	e000      	b.n	800d644 <MIC_Task+0x1a4>
        return;
 800d642:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 800d644:	46bd      	mov	sp, r7
 800d646:	b007      	add	sp, #28
 800d648:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d64a:	46c0      	nop			@ (mov r8, r8)
 800d64c:	20003a9a 	.word	0x20003a9a
 800d650:	20003a9b 	.word	0x20003a9b
 800d654:	20003a99 	.word	0x20003a99
 800d658:	080267c0 	.word	0x080267c0
 800d65c:	20003a98 	.word	0x20003a98
 800d660:	20003ac4 	.word	0x20003ac4
 800d664:	20003ac8 	.word	0x20003ac8
 800d668:	20003aa4 	.word	0x20003aa4
 800d66c:	080267e0 	.word	0x080267e0
 800d670:	20003aa8 	.word	0x20003aa8
 800d674:	3f7ae148 	.word	0x3f7ae148
 800d678:	20003ab0 	.word	0x20003ab0
 800d67c:	f5c28f5c 	.word	0xf5c28f5c
 800d680:	3fef5c28 	.word	0x3fef5c28
 800d684:	08026814 	.word	0x08026814
 800d688:	20003aa0 	.word	0x20003aa0
 800d68c:	2000001c 	.word	0x2000001c
 800d690:	20003a9d 	.word	0x20003a9d
 800d694:	20003a9c 	.word	0x20003a9c
 800d698:	08026848 	.word	0x08026848

0800d69c <MIC_LastDbFS>:

/* =====================================================================================
 * LEGACY API (jednorazov meranie)  aby existujci CLI fungoval
 * ===================================================================================== */

float MIC_LastDbFS(void) { return s_last_dbfs; }
 800d69c:	b580      	push	{r7, lr}
 800d69e:	af00      	add	r7, sp, #0
 800d6a0:	4b02      	ldr	r3, [pc, #8]	@ (800d6ac <MIC_LastDbFS+0x10>)
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	1c18      	adds	r0, r3, #0
 800d6a6:	46bd      	mov	sp, r7
 800d6a8:	bd80      	pop	{r7, pc}
 800d6aa:	46c0      	nop			@ (mov r8, r8)
 800d6ac:	2000001c 	.word	0x2000001c

0800d6b0 <RTC_ReadClock>:
    // This function is just a placeholder for compatibility
    return HAL_OK;
}

HAL_StatusTypeDef RTC_ReadClock(char *datetime_str)
{
 800d6b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d6b2:	b08f      	sub	sp, #60	@ 0x3c
 800d6b4:	af06      	add	r7, sp, #24
 800d6b6:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef sTime = {0};
 800d6b8:	230c      	movs	r3, #12
 800d6ba:	18fb      	adds	r3, r7, r3
 800d6bc:	0018      	movs	r0, r3
 800d6be:	2314      	movs	r3, #20
 800d6c0:	001a      	movs	r2, r3
 800d6c2:	2100      	movs	r1, #0
 800d6c4:	f013 fb22 	bl	8020d0c <memset>
    RTC_DateTypeDef sDate = {0};
 800d6c8:	2308      	movs	r3, #8
 800d6ca:	18fb      	adds	r3, r7, r3
 800d6cc:	2200      	movs	r2, #0
 800d6ce:	601a      	str	r2, [r3, #0]
    
    if (datetime_str == NULL)
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d101      	bne.n	800d6da <RTC_ReadClock+0x2a>
    {
        return HAL_ERROR;
 800d6d6:	2301      	movs	r3, #1
 800d6d8:	e034      	b.n	800d744 <RTC_ReadClock+0x94>
    }
    
    // Read time (reading time locks date register until date is read)
    if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800d6da:	230c      	movs	r3, #12
 800d6dc:	18f9      	adds	r1, r7, r3
 800d6de:	4b1b      	ldr	r3, [pc, #108]	@ (800d74c <RTC_ReadClock+0x9c>)
 800d6e0:	2200      	movs	r2, #0
 800d6e2:	0018      	movs	r0, r3
 800d6e4:	f008 fdc4 	bl	8016270 <HAL_RTC_GetTime>
 800d6e8:	1e03      	subs	r3, r0, #0
 800d6ea:	d001      	beq.n	800d6f0 <RTC_ReadClock+0x40>
    {
        return HAL_ERROR;
 800d6ec:	2301      	movs	r3, #1
 800d6ee:	e029      	b.n	800d744 <RTC_ReadClock+0x94>
    }
    
    // Read date (this unlocks the time register)
    if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800d6f0:	2308      	movs	r3, #8
 800d6f2:	18f9      	adds	r1, r7, r3
 800d6f4:	4b15      	ldr	r3, [pc, #84]	@ (800d74c <RTC_ReadClock+0x9c>)
 800d6f6:	2200      	movs	r2, #0
 800d6f8:	0018      	movs	r0, r3
 800d6fa:	f008 fec3 	bl	8016484 <HAL_RTC_GetDate>
 800d6fe:	1e03      	subs	r3, r0, #0
 800d700:	d001      	beq.n	800d706 <RTC_ReadClock+0x56>
    {
        return HAL_ERROR;
 800d702:	2301      	movs	r3, #1
 800d704:	e01e      	b.n	800d744 <RTC_ReadClock+0x94>
    }
    
    // Format: "HH:MM:SS_RR.MM.DD"
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
             "%02d:%02d:%02d_%02d.%02d.%02d",
             sTime.Hours,
 800d706:	220c      	movs	r2, #12
 800d708:	18bb      	adds	r3, r7, r2
 800d70a:	781b      	ldrb	r3, [r3, #0]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800d70c:	469c      	mov	ip, r3
             sTime.Minutes,
 800d70e:	18bb      	adds	r3, r7, r2
 800d710:	785b      	ldrb	r3, [r3, #1]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800d712:	0019      	movs	r1, r3
             sTime.Seconds,
 800d714:	18bb      	adds	r3, r7, r2
 800d716:	789b      	ldrb	r3, [r3, #2]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800d718:	001c      	movs	r4, r3
             sDate.Year,
 800d71a:	2208      	movs	r2, #8
 800d71c:	18bb      	adds	r3, r7, r2
 800d71e:	78db      	ldrb	r3, [r3, #3]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800d720:	001d      	movs	r5, r3
             sDate.Month,
 800d722:	18bb      	adds	r3, r7, r2
 800d724:	785b      	ldrb	r3, [r3, #1]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800d726:	001e      	movs	r6, r3
             sDate.Date);
 800d728:	18bb      	adds	r3, r7, r2
 800d72a:	789b      	ldrb	r3, [r3, #2]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800d72c:	4a08      	ldr	r2, [pc, #32]	@ (800d750 <RTC_ReadClock+0xa0>)
 800d72e:	6878      	ldr	r0, [r7, #4]
 800d730:	9304      	str	r3, [sp, #16]
 800d732:	9603      	str	r6, [sp, #12]
 800d734:	9502      	str	r5, [sp, #8]
 800d736:	9401      	str	r4, [sp, #4]
 800d738:	9100      	str	r1, [sp, #0]
 800d73a:	4663      	mov	r3, ip
 800d73c:	2118      	movs	r1, #24
 800d73e:	f013 f9db 	bl	8020af8 <sniprintf>
    
    return HAL_OK;
 800d742:	2300      	movs	r3, #0
}
 800d744:	0018      	movs	r0, r3
 800d746:	46bd      	mov	sp, r7
 800d748:	b009      	add	sp, #36	@ 0x24
 800d74a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d74c:	20000418 	.word	0x20000418
 800d750:	080268a8 	.word	0x080268a8

0800d754 <RTC_SetClock>:

HAL_StatusTypeDef RTC_SetClock(const char *datetime_str)
{
 800d754:	b590      	push	{r4, r7, lr}
 800d756:	b093      	sub	sp, #76	@ 0x4c
 800d758:	af04      	add	r7, sp, #16
 800d75a:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef sTime = {0};
 800d75c:	2324      	movs	r3, #36	@ 0x24
 800d75e:	18fb      	adds	r3, r7, r3
 800d760:	0018      	movs	r0, r3
 800d762:	2314      	movs	r3, #20
 800d764:	001a      	movs	r2, r3
 800d766:	2100      	movs	r1, #0
 800d768:	f013 fad0 	bl	8020d0c <memset>
    RTC_DateTypeDef sDate = {0};
 800d76c:	2320      	movs	r3, #32
 800d76e:	18fb      	adds	r3, r7, r3
 800d770:	2200      	movs	r2, #0
 800d772:	601a      	str	r2, [r3, #0]
    int hours, minutes, seconds, year, month, day;
    
    if (datetime_str == NULL)
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	2b00      	cmp	r3, #0
 800d778:	d101      	bne.n	800d77e <RTC_SetClock+0x2a>
    {
        return HAL_ERROR;
 800d77a:	2301      	movs	r3, #1
 800d77c:	e06b      	b.n	800d856 <RTC_SetClock+0x102>
    }
    
    // Parse format: "HH:MM:SS_RR.MM.DD"
    if (sscanf(datetime_str, "%02d:%02d:%02d_%02d.%02d.%02d",
 800d77e:	2318      	movs	r3, #24
 800d780:	18fc      	adds	r4, r7, r3
 800d782:	231c      	movs	r3, #28
 800d784:	18fa      	adds	r2, r7, r3
 800d786:	4936      	ldr	r1, [pc, #216]	@ (800d860 <RTC_SetClock+0x10c>)
 800d788:	6878      	ldr	r0, [r7, #4]
 800d78a:	2308      	movs	r3, #8
 800d78c:	18fb      	adds	r3, r7, r3
 800d78e:	9303      	str	r3, [sp, #12]
 800d790:	230c      	movs	r3, #12
 800d792:	18fb      	adds	r3, r7, r3
 800d794:	9302      	str	r3, [sp, #8]
 800d796:	2310      	movs	r3, #16
 800d798:	18fb      	adds	r3, r7, r3
 800d79a:	9301      	str	r3, [sp, #4]
 800d79c:	2314      	movs	r3, #20
 800d79e:	18fb      	adds	r3, r7, r3
 800d7a0:	9300      	str	r3, [sp, #0]
 800d7a2:	0023      	movs	r3, r4
 800d7a4:	f013 fa00 	bl	8020ba8 <siscanf>
 800d7a8:	0003      	movs	r3, r0
 800d7aa:	2b06      	cmp	r3, #6
 800d7ac:	d001      	beq.n	800d7b2 <RTC_SetClock+0x5e>
               &hours, &minutes, &seconds, &year, &month, &day) != 6)
    {
        return HAL_ERROR;
 800d7ae:	2301      	movs	r3, #1
 800d7b0:	e051      	b.n	800d856 <RTC_SetClock+0x102>
    }
    
    // Validate ranges
    if (hours > 23 || minutes > 59 || seconds > 59 ||
 800d7b2:	69fb      	ldr	r3, [r7, #28]
 800d7b4:	2b17      	cmp	r3, #23
 800d7b6:	dc14      	bgt.n	800d7e2 <RTC_SetClock+0x8e>
 800d7b8:	69bb      	ldr	r3, [r7, #24]
 800d7ba:	2b3b      	cmp	r3, #59	@ 0x3b
 800d7bc:	dc11      	bgt.n	800d7e2 <RTC_SetClock+0x8e>
 800d7be:	697b      	ldr	r3, [r7, #20]
 800d7c0:	2b3b      	cmp	r3, #59	@ 0x3b
 800d7c2:	dc0e      	bgt.n	800d7e2 <RTC_SetClock+0x8e>
        year > 99 || month < 1 || month > 12 || day < 1 || day > 31)
 800d7c4:	693b      	ldr	r3, [r7, #16]
    if (hours > 23 || minutes > 59 || seconds > 59 ||
 800d7c6:	2b63      	cmp	r3, #99	@ 0x63
 800d7c8:	dc0b      	bgt.n	800d7e2 <RTC_SetClock+0x8e>
        year > 99 || month < 1 || month > 12 || day < 1 || day > 31)
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	dd08      	ble.n	800d7e2 <RTC_SetClock+0x8e>
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	2b0c      	cmp	r3, #12
 800d7d4:	dc05      	bgt.n	800d7e2 <RTC_SetClock+0x8e>
 800d7d6:	68bb      	ldr	r3, [r7, #8]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	dd02      	ble.n	800d7e2 <RTC_SetClock+0x8e>
 800d7dc:	68bb      	ldr	r3, [r7, #8]
 800d7de:	2b1f      	cmp	r3, #31
 800d7e0:	dd01      	ble.n	800d7e6 <RTC_SetClock+0x92>
    {
        return HAL_ERROR;
 800d7e2:	2301      	movs	r3, #1
 800d7e4:	e037      	b.n	800d856 <RTC_SetClock+0x102>
    }
    
    // Set time
    sTime.Hours = hours;
 800d7e6:	69fb      	ldr	r3, [r7, #28]
 800d7e8:	b2da      	uxtb	r2, r3
 800d7ea:	2124      	movs	r1, #36	@ 0x24
 800d7ec:	187b      	adds	r3, r7, r1
 800d7ee:	701a      	strb	r2, [r3, #0]
    sTime.Minutes = minutes;
 800d7f0:	69bb      	ldr	r3, [r7, #24]
 800d7f2:	b2da      	uxtb	r2, r3
 800d7f4:	187b      	adds	r3, r7, r1
 800d7f6:	705a      	strb	r2, [r3, #1]
    sTime.Seconds = seconds;
 800d7f8:	697b      	ldr	r3, [r7, #20]
 800d7fa:	b2da      	uxtb	r2, r3
 800d7fc:	187b      	adds	r3, r7, r1
 800d7fe:	709a      	strb	r2, [r3, #2]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800d800:	187b      	adds	r3, r7, r1
 800d802:	2200      	movs	r2, #0
 800d804:	60da      	str	r2, [r3, #12]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800d806:	187b      	adds	r3, r7, r1
 800d808:	2200      	movs	r2, #0
 800d80a:	611a      	str	r2, [r3, #16]
    
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800d80c:	1879      	adds	r1, r7, r1
 800d80e:	4b15      	ldr	r3, [pc, #84]	@ (800d864 <RTC_SetClock+0x110>)
 800d810:	2200      	movs	r2, #0
 800d812:	0018      	movs	r0, r3
 800d814:	f008 fc6c 	bl	80160f0 <HAL_RTC_SetTime>
 800d818:	1e03      	subs	r3, r0, #0
 800d81a:	d001      	beq.n	800d820 <RTC_SetClock+0xcc>
    {
        return HAL_ERROR;
 800d81c:	2301      	movs	r3, #1
 800d81e:	e01a      	b.n	800d856 <RTC_SetClock+0x102>
    }
    
    // Set date
    sDate.Year = year;
 800d820:	693b      	ldr	r3, [r7, #16]
 800d822:	b2da      	uxtb	r2, r3
 800d824:	2120      	movs	r1, #32
 800d826:	187b      	adds	r3, r7, r1
 800d828:	70da      	strb	r2, [r3, #3]
    sDate.Month = month;
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	b2da      	uxtb	r2, r3
 800d82e:	187b      	adds	r3, r7, r1
 800d830:	705a      	strb	r2, [r3, #1]
    sDate.Date = day;
 800d832:	68bb      	ldr	r3, [r7, #8]
 800d834:	b2da      	uxtb	r2, r3
 800d836:	187b      	adds	r3, r7, r1
 800d838:	709a      	strb	r2, [r3, #2]
    sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800d83a:	187b      	adds	r3, r7, r1
 800d83c:	2201      	movs	r2, #1
 800d83e:	701a      	strb	r2, [r3, #0]
    
    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800d840:	1879      	adds	r1, r7, r1
 800d842:	4b08      	ldr	r3, [pc, #32]	@ (800d864 <RTC_SetClock+0x110>)
 800d844:	2200      	movs	r2, #0
 800d846:	0018      	movs	r0, r3
 800d848:	f008 fd76 	bl	8016338 <HAL_RTC_SetDate>
 800d84c:	1e03      	subs	r3, r0, #0
 800d84e:	d001      	beq.n	800d854 <RTC_SetClock+0x100>
    {
        return HAL_ERROR;
 800d850:	2301      	movs	r3, #1
 800d852:	e000      	b.n	800d856 <RTC_SetClock+0x102>
    }
    
    return HAL_OK;
 800d854:	2300      	movs	r3, #0
}
 800d856:	0018      	movs	r0, r3
 800d858:	46bd      	mov	sp, r7
 800d85a:	b00f      	add	sp, #60	@ 0x3c
 800d85c:	bd90      	pop	{r4, r7, pc}
 800d85e:	46c0      	nop			@ (mov r8, r8)
 800d860:	080268a8 	.word	0x080268a8
 800d864:	20000418 	.word	0x20000418

0800d868 <RTC_SetAlarm>:

HAL_StatusTypeDef RTC_SetAlarm(const char *alarm_str, uint8_t duration_sec, uint8_t callback_interval_sec)
{
 800d868:	b590      	push	{r4, r7, lr}
 800d86a:	b095      	sub	sp, #84	@ 0x54
 800d86c:	af02      	add	r7, sp, #8
 800d86e:	6078      	str	r0, [r7, #4]
 800d870:	0008      	movs	r0, r1
 800d872:	0011      	movs	r1, r2
 800d874:	1cfb      	adds	r3, r7, #3
 800d876:	1c02      	adds	r2, r0, #0
 800d878:	701a      	strb	r2, [r3, #0]
 800d87a:	1cbb      	adds	r3, r7, #2
 800d87c:	1c0a      	adds	r2, r1, #0
 800d87e:	701a      	strb	r2, [r3, #0]
    RTC_AlarmTypeDef sAlarm = {0};
 800d880:	2318      	movs	r3, #24
 800d882:	18fb      	adds	r3, r7, r3
 800d884:	0018      	movs	r0, r3
 800d886:	2330      	movs	r3, #48	@ 0x30
 800d888:	001a      	movs	r2, r3
 800d88a:	2100      	movs	r1, #0
 800d88c:	f013 fa3e 	bl	8020d0c <memset>
    int hours, minutes, seconds;
    
    (void)callback_interval_sec; /* Not used - callbacks removed, only trigger flag */
    
    if (alarm_str == NULL)
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	2b00      	cmp	r3, #0
 800d894:	d101      	bne.n	800d89a <RTC_SetAlarm+0x32>
    {
        return HAL_ERROR;
 800d896:	2301      	movs	r3, #1
 800d898:	e08f      	b.n	800d9ba <RTC_SetAlarm+0x152>
    }
    
    // Check if alarm should be disabled (single "0" character or duration 0)
    if ((alarm_str[0] == '0' && alarm_str[1] == '\0') || duration_sec == 0)
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	781b      	ldrb	r3, [r3, #0]
 800d89e:	2b30      	cmp	r3, #48	@ 0x30
 800d8a0:	d104      	bne.n	800d8ac <RTC_SetAlarm+0x44>
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	3301      	adds	r3, #1
 800d8a6:	781b      	ldrb	r3, [r3, #0]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d003      	beq.n	800d8b4 <RTC_SetAlarm+0x4c>
 800d8ac:	1cfb      	adds	r3, r7, #3
 800d8ae:	781b      	ldrb	r3, [r3, #0]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d11b      	bne.n	800d8ec <RTC_SetAlarm+0x84>
    {
        alarm_active = 0;
 800d8b4:	4b43      	ldr	r3, [pc, #268]	@ (800d9c4 <RTC_SetAlarm+0x15c>)
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	701a      	strb	r2, [r3, #0]
        alarm_duration_sec = 0;
 800d8ba:	4b43      	ldr	r3, [pc, #268]	@ (800d9c8 <RTC_SetAlarm+0x160>)
 800d8bc:	2200      	movs	r2, #0
 800d8be:	701a      	strb	r2, [r3, #0]
        alarm_elapsed_sec = 0;
 800d8c0:	4b42      	ldr	r3, [pc, #264]	@ (800d9cc <RTC_SetAlarm+0x164>)
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	701a      	strb	r2, [r3, #0]
        RTC_AlarmTrigger = 0;
 800d8c6:	4b42      	ldr	r3, [pc, #264]	@ (800d9d0 <RTC_SetAlarm+0x168>)
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	701a      	strb	r2, [r3, #0]
        alarm_cfg_valid = 0;
 800d8cc:	4b41      	ldr	r3, [pc, #260]	@ (800d9d4 <RTC_SetAlarm+0x16c>)
 800d8ce:	2200      	movs	r2, #0
 800d8d0:	701a      	strb	r2, [r3, #0]
        
        if (HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A) != HAL_OK)
 800d8d2:	2380      	movs	r3, #128	@ 0x80
 800d8d4:	005a      	lsls	r2, r3, #1
 800d8d6:	4b40      	ldr	r3, [pc, #256]	@ (800d9d8 <RTC_SetAlarm+0x170>)
 800d8d8:	0011      	movs	r1, r2
 800d8da:	0018      	movs	r0, r3
 800d8dc:	f008 ff30 	bl	8016740 <HAL_RTC_DeactivateAlarm>
 800d8e0:	1e03      	subs	r3, r0, #0
 800d8e2:	d001      	beq.n	800d8e8 <RTC_SetAlarm+0x80>
        {
            return HAL_ERROR;
 800d8e4:	2301      	movs	r3, #1
 800d8e6:	e068      	b.n	800d9ba <RTC_SetAlarm+0x152>
        }
        return HAL_OK;
 800d8e8:	2300      	movs	r3, #0
 800d8ea:	e066      	b.n	800d9ba <RTC_SetAlarm+0x152>
    }
    
    // Parse format: "HH:MM:SS"
    if (sscanf(alarm_str, "%02d:%02d:%02d", &hours, &minutes, &seconds) != 3)
 800d8ec:	2310      	movs	r3, #16
 800d8ee:	18fc      	adds	r4, r7, r3
 800d8f0:	2314      	movs	r3, #20
 800d8f2:	18fa      	adds	r2, r7, r3
 800d8f4:	4939      	ldr	r1, [pc, #228]	@ (800d9dc <RTC_SetAlarm+0x174>)
 800d8f6:	6878      	ldr	r0, [r7, #4]
 800d8f8:	230c      	movs	r3, #12
 800d8fa:	18fb      	adds	r3, r7, r3
 800d8fc:	9300      	str	r3, [sp, #0]
 800d8fe:	0023      	movs	r3, r4
 800d900:	f013 f952 	bl	8020ba8 <siscanf>
 800d904:	0003      	movs	r3, r0
 800d906:	2b03      	cmp	r3, #3
 800d908:	d001      	beq.n	800d90e <RTC_SetAlarm+0xa6>
    {
        return HAL_ERROR;
 800d90a:	2301      	movs	r3, #1
 800d90c:	e055      	b.n	800d9ba <RTC_SetAlarm+0x152>
    }
    
    // Validate ranges
    if (hours > 23 || minutes > 59 || seconds > 59)
 800d90e:	697b      	ldr	r3, [r7, #20]
 800d910:	2b17      	cmp	r3, #23
 800d912:	dc05      	bgt.n	800d920 <RTC_SetAlarm+0xb8>
 800d914:	693b      	ldr	r3, [r7, #16]
 800d916:	2b3b      	cmp	r3, #59	@ 0x3b
 800d918:	dc02      	bgt.n	800d920 <RTC_SetAlarm+0xb8>
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	2b3b      	cmp	r3, #59	@ 0x3b
 800d91e:	dd01      	ble.n	800d924 <RTC_SetAlarm+0xbc>
    {
        return HAL_ERROR;
 800d920:	2301      	movs	r3, #1
 800d922:	e04a      	b.n	800d9ba <RTC_SetAlarm+0x152>
    }
    
    // Store duration
    alarm_duration_sec = duration_sec;
 800d924:	4b28      	ldr	r3, [pc, #160]	@ (800d9c8 <RTC_SetAlarm+0x160>)
 800d926:	1cfa      	adds	r2, r7, #3
 800d928:	7812      	ldrb	r2, [r2, #0]
 800d92a:	701a      	strb	r2, [r3, #0]
    alarm_elapsed_sec = 0;
 800d92c:	4b27      	ldr	r3, [pc, #156]	@ (800d9cc <RTC_SetAlarm+0x164>)
 800d92e:	2200      	movs	r2, #0
 800d930:	701a      	strb	r2, [r3, #0]
    alarm_active = 0;
 800d932:	4b24      	ldr	r3, [pc, #144]	@ (800d9c4 <RTC_SetAlarm+0x15c>)
 800d934:	2200      	movs	r2, #0
 800d936:	701a      	strb	r2, [r3, #0]
    RTC_AlarmTrigger = 0;
 800d938:	4b25      	ldr	r3, [pc, #148]	@ (800d9d0 <RTC_SetAlarm+0x168>)
 800d93a:	2200      	movs	r2, #0
 800d93c:	701a      	strb	r2, [r3, #0]
    
    // Configure alarm
    sAlarm.AlarmTime.Hours = hours;
 800d93e:	697b      	ldr	r3, [r7, #20]
 800d940:	b2da      	uxtb	r2, r3
 800d942:	2118      	movs	r1, #24
 800d944:	187b      	adds	r3, r7, r1
 800d946:	701a      	strb	r2, [r3, #0]
    sAlarm.AlarmTime.Minutes = minutes;
 800d948:	693b      	ldr	r3, [r7, #16]
 800d94a:	b2da      	uxtb	r2, r3
 800d94c:	187b      	adds	r3, r7, r1
 800d94e:	705a      	strb	r2, [r3, #1]
    sAlarm.AlarmTime.Seconds = seconds;
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	b2da      	uxtb	r2, r3
 800d954:	187b      	adds	r3, r7, r1
 800d956:	709a      	strb	r2, [r3, #2]
    sAlarm.AlarmTime.SubSeconds = 0;
 800d958:	0008      	movs	r0, r1
 800d95a:	183b      	adds	r3, r7, r0
 800d95c:	2200      	movs	r2, #0
 800d95e:	605a      	str	r2, [r3, #4]
    sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800d960:	183b      	adds	r3, r7, r0
 800d962:	2200      	movs	r2, #0
 800d964:	60da      	str	r2, [r3, #12]
    sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800d966:	183b      	adds	r3, r7, r0
 800d968:	2200      	movs	r2, #0
 800d96a:	611a      	str	r2, [r3, #16]
    sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 800d96c:	183b      	adds	r3, r7, r0
 800d96e:	2280      	movs	r2, #128	@ 0x80
 800d970:	0612      	lsls	r2, r2, #24
 800d972:	615a      	str	r2, [r3, #20]
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800d974:	183b      	adds	r3, r7, r0
 800d976:	2200      	movs	r2, #0
 800d978:	619a      	str	r2, [r3, #24]
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800d97a:	183b      	adds	r3, r7, r0
 800d97c:	2200      	movs	r2, #0
 800d97e:	621a      	str	r2, [r3, #32]
    sAlarm.AlarmDateWeekDay = 1;
 800d980:	183b      	adds	r3, r7, r0
 800d982:	2224      	movs	r2, #36	@ 0x24
 800d984:	2101      	movs	r1, #1
 800d986:	5499      	strb	r1, [r3, r2]
    sAlarm.Alarm = RTC_ALARM_A;
 800d988:	0001      	movs	r1, r0
 800d98a:	187b      	adds	r3, r7, r1
 800d98c:	2280      	movs	r2, #128	@ 0x80
 800d98e:	0052      	lsls	r2, r2, #1
 800d990:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800d992:	1879      	adds	r1, r7, r1
 800d994:	4b10      	ldr	r3, [pc, #64]	@ (800d9d8 <RTC_SetAlarm+0x170>)
 800d996:	2200      	movs	r2, #0
 800d998:	0018      	movs	r0, r3
 800d99a:	f008 fdc1 	bl	8016520 <HAL_RTC_SetAlarm_IT>
 800d99e:	1e03      	subs	r3, r0, #0
 800d9a0:	d001      	beq.n	800d9a6 <RTC_SetAlarm+0x13e>
    {
        return HAL_ERROR;
 800d9a2:	2301      	movs	r3, #1
 800d9a4:	e009      	b.n	800d9ba <RTC_SetAlarm+0x152>
    }
    
    /* Enable EXTI line 28 for RTC Alarm interrupt - required on STM32U0 */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800d9a6:	4a0e      	ldr	r2, [pc, #56]	@ (800d9e0 <RTC_SetAlarm+0x178>)
 800d9a8:	2380      	movs	r3, #128	@ 0x80
 800d9aa:	58d3      	ldr	r3, [r2, r3]
 800d9ac:	490c      	ldr	r1, [pc, #48]	@ (800d9e0 <RTC_SetAlarm+0x178>)
 800d9ae:	2280      	movs	r2, #128	@ 0x80
 800d9b0:	0552      	lsls	r2, r2, #21
 800d9b2:	4313      	orrs	r3, r2
 800d9b4:	2280      	movs	r2, #128	@ 0x80
 800d9b6:	508b      	str	r3, [r1, r2]
    
    return HAL_OK;
 800d9b8:	2300      	movs	r3, #0
}
 800d9ba:	0018      	movs	r0, r3
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	b013      	add	sp, #76	@ 0x4c
 800d9c0:	bd90      	pop	{r4, r7, pc}
 800d9c2:	46c0      	nop			@ (mov r8, r8)
 800d9c4:	20003afa 	.word	0x20003afa
 800d9c8:	20003af8 	.word	0x20003af8
 800d9cc:	20003af9 	.word	0x20003af9
 800d9d0:	20003afb 	.word	0x20003afb
 800d9d4:	20003aff 	.word	0x20003aff
 800d9d8:	20000418 	.word	0x20000418
 800d9dc:	080268c8 	.word	0x080268c8
 800d9e0:	40021800 	.word	0x40021800

0800d9e4 <RTC_SetDailyAlarm>:

HAL_StatusTypeDef RTC_SetDailyAlarm(uint8_t hh, uint8_t mm, uint8_t duration_sec)
{
 800d9e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9e6:	b08f      	sub	sp, #60	@ 0x3c
 800d9e8:	af02      	add	r7, sp, #8
 800d9ea:	0004      	movs	r4, r0
 800d9ec:	0008      	movs	r0, r1
 800d9ee:	0011      	movs	r1, r2
 800d9f0:	1dfb      	adds	r3, r7, #7
 800d9f2:	1c22      	adds	r2, r4, #0
 800d9f4:	701a      	strb	r2, [r3, #0]
 800d9f6:	1dbb      	adds	r3, r7, #6
 800d9f8:	1c02      	adds	r2, r0, #0
 800d9fa:	701a      	strb	r2, [r3, #0]
 800d9fc:	1d7b      	adds	r3, r7, #5
 800d9fe:	1c0a      	adds	r2, r1, #0
 800da00:	701a      	strb	r2, [r3, #0]
    if (duration_sec == 0)
 800da02:	1d7b      	adds	r3, r7, #5
 800da04:	781b      	ldrb	r3, [r3, #0]
 800da06:	2b00      	cmp	r3, #0
 800da08:	d107      	bne.n	800da1a <RTC_SetDailyAlarm+0x36>
    {
        return RTC_SetAlarm("0", 0, 0);
 800da0a:	4b5a      	ldr	r3, [pc, #360]	@ (800db74 <RTC_SetDailyAlarm+0x190>)
 800da0c:	2200      	movs	r2, #0
 800da0e:	2100      	movs	r1, #0
 800da10:	0018      	movs	r0, r3
 800da12:	f7ff ff29 	bl	800d868 <RTC_SetAlarm>
 800da16:	0003      	movs	r3, r0
 800da18:	e0a8      	b.n	800db6c <RTC_SetDailyAlarm+0x188>
    }

    if (hh > 23 || mm > 59 || duration_sec > 255)
 800da1a:	1dfb      	adds	r3, r7, #7
 800da1c:	781b      	ldrb	r3, [r3, #0]
 800da1e:	2b17      	cmp	r3, #23
 800da20:	d803      	bhi.n	800da2a <RTC_SetDailyAlarm+0x46>
 800da22:	1dbb      	adds	r3, r7, #6
 800da24:	781b      	ldrb	r3, [r3, #0]
 800da26:	2b3b      	cmp	r3, #59	@ 0x3b
 800da28:	d901      	bls.n	800da2e <RTC_SetDailyAlarm+0x4a>
    {
        return HAL_ERROR;
 800da2a:	2301      	movs	r3, #1
 800da2c:	e09e      	b.n	800db6c <RTC_SetDailyAlarm+0x188>
    }

    /* Cache config immediately so CLI can read back even before next IRQ */
    alarm_cfg_hh = hh;
 800da2e:	4b52      	ldr	r3, [pc, #328]	@ (800db78 <RTC_SetDailyAlarm+0x194>)
 800da30:	1dfa      	adds	r2, r7, #7
 800da32:	7812      	ldrb	r2, [r2, #0]
 800da34:	701a      	strb	r2, [r3, #0]
    alarm_cfg_mm = mm;
 800da36:	4b51      	ldr	r3, [pc, #324]	@ (800db7c <RTC_SetDailyAlarm+0x198>)
 800da38:	1dba      	adds	r2, r7, #6
 800da3a:	7812      	ldrb	r2, [r2, #0]
 800da3c:	701a      	strb	r2, [r3, #0]
    alarm_cfg_duration = duration_sec;
 800da3e:	4b50      	ldr	r3, [pc, #320]	@ (800db80 <RTC_SetDailyAlarm+0x19c>)
 800da40:	1d7a      	adds	r2, r7, #5
 800da42:	7812      	ldrb	r2, [r2, #0]
 800da44:	701a      	strb	r2, [r3, #0]
    alarm_cfg_valid = 1;
 800da46:	4b4f      	ldr	r3, [pc, #316]	@ (800db84 <RTC_SetDailyAlarm+0x1a0>)
 800da48:	2201      	movs	r2, #1
 800da4a:	701a      	strb	r2, [r3, #0]
    RTC_AlarmTrigger = 0;
 800da4c:	4b4e      	ldr	r3, [pc, #312]	@ (800db88 <RTC_SetDailyAlarm+0x1a4>)
 800da4e:	2200      	movs	r2, #0
 800da50:	701a      	strb	r2, [r3, #0]

    /* Determine next trigger second based on current time */
    RTC_TimeTypeDef now = {0};
 800da52:	2418      	movs	r4, #24
 800da54:	193b      	adds	r3, r7, r4
 800da56:	0018      	movs	r0, r3
 800da58:	2314      	movs	r3, #20
 800da5a:	001a      	movs	r2, r3
 800da5c:	2100      	movs	r1, #0
 800da5e:	f013 f955 	bl	8020d0c <memset>
    RTC_DateTypeDef nowDate = {0};
 800da62:	2514      	movs	r5, #20
 800da64:	197b      	adds	r3, r7, r5
 800da66:	2200      	movs	r2, #0
 800da68:	601a      	str	r2, [r3, #0]
    HAL_RTC_GetTime(&hrtc, &now, RTC_FORMAT_BIN);
 800da6a:	1939      	adds	r1, r7, r4
 800da6c:	4b47      	ldr	r3, [pc, #284]	@ (800db8c <RTC_SetDailyAlarm+0x1a8>)
 800da6e:	2200      	movs	r2, #0
 800da70:	0018      	movs	r0, r3
 800da72:	f008 fbfd 	bl	8016270 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &nowDate, RTC_FORMAT_BIN); /* MUST read date to unlock RTC shadow registers! */
 800da76:	1979      	adds	r1, r7, r5
 800da78:	4b44      	ldr	r3, [pc, #272]	@ (800db8c <RTC_SetDailyAlarm+0x1a8>)
 800da7a:	2200      	movs	r2, #0
 800da7c:	0018      	movs	r0, r3
 800da7e:	f008 fd01 	bl	8016484 <HAL_RTC_GetDate>

    uint8_t ah = hh;
 800da82:	262f      	movs	r6, #47	@ 0x2f
 800da84:	19bb      	adds	r3, r7, r6
 800da86:	1dfa      	adds	r2, r7, #7
 800da88:	7812      	ldrb	r2, [r2, #0]
 800da8a:	701a      	strb	r2, [r3, #0]
    uint8_t am = mm;
 800da8c:	252e      	movs	r5, #46	@ 0x2e
 800da8e:	197b      	adds	r3, r7, r5
 800da90:	1dba      	adds	r2, r7, #6
 800da92:	7812      	ldrb	r2, [r2, #0]
 800da94:	701a      	strb	r2, [r3, #0]
    uint8_t as = 0; /* default to :00 */
 800da96:	212d      	movs	r1, #45	@ 0x2d
 800da98:	187b      	adds	r3, r7, r1
 800da9a:	2200      	movs	r2, #0
 800da9c:	701a      	strb	r2, [r3, #0]

    if (now.Hours == hh && now.Minutes == mm)
 800da9e:	193b      	adds	r3, r7, r4
 800daa0:	781b      	ldrb	r3, [r3, #0]
 800daa2:	1dfa      	adds	r2, r7, #7
 800daa4:	7812      	ldrb	r2, [r2, #0]
 800daa6:	429a      	cmp	r2, r3
 800daa8:	d12f      	bne.n	800db0a <RTC_SetDailyAlarm+0x126>
 800daaa:	193b      	adds	r3, r7, r4
 800daac:	785b      	ldrb	r3, [r3, #1]
 800daae:	1dba      	adds	r2, r7, #6
 800dab0:	7812      	ldrb	r2, [r2, #0]
 800dab2:	429a      	cmp	r2, r3
 800dab4:	d129      	bne.n	800db0a <RTC_SetDailyAlarm+0x126>
    {
        /* We are in the target minute already; trigger on next second */
        if (now.Seconds >= 59)
 800dab6:	193b      	adds	r3, r7, r4
 800dab8:	789b      	ldrb	r3, [r3, #2]
 800daba:	2b3a      	cmp	r3, #58	@ 0x3a
 800dabc:	d91d      	bls.n	800dafa <RTC_SetDailyAlarm+0x116>
        {
            /* roll to next minute */
            as = 0;
 800dabe:	187b      	adds	r3, r7, r1
 800dac0:	2200      	movs	r2, #0
 800dac2:	701a      	strb	r2, [r3, #0]
            am = (mm + 1) % 60;
 800dac4:	1dbb      	adds	r3, r7, #6
 800dac6:	781b      	ldrb	r3, [r3, #0]
 800dac8:	3301      	adds	r3, #1
 800daca:	213c      	movs	r1, #60	@ 0x3c
 800dacc:	0018      	movs	r0, r3
 800dace:	f7f2 fcb1 	bl	8000434 <__aeabi_idivmod>
 800dad2:	000b      	movs	r3, r1
 800dad4:	001a      	movs	r2, r3
 800dad6:	197b      	adds	r3, r7, r5
 800dad8:	701a      	strb	r2, [r3, #0]
            if (am == 0)
 800dada:	197b      	adds	r3, r7, r5
 800dadc:	781b      	ldrb	r3, [r3, #0]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d118      	bne.n	800db14 <RTC_SetDailyAlarm+0x130>
            {
                ah = (hh + 1) % 24;
 800dae2:	1dfb      	adds	r3, r7, #7
 800dae4:	781b      	ldrb	r3, [r3, #0]
 800dae6:	3301      	adds	r3, #1
 800dae8:	2118      	movs	r1, #24
 800daea:	0018      	movs	r0, r3
 800daec:	f7f2 fca2 	bl	8000434 <__aeabi_idivmod>
 800daf0:	000b      	movs	r3, r1
 800daf2:	001a      	movs	r2, r3
 800daf4:	19bb      	adds	r3, r7, r6
 800daf6:	701a      	strb	r2, [r3, #0]
        if (now.Seconds >= 59)
 800daf8:	e00c      	b.n	800db14 <RTC_SetDailyAlarm+0x130>
            }
        }
        else
        {
            as = now.Seconds + 1;
 800dafa:	2318      	movs	r3, #24
 800dafc:	18fb      	adds	r3, r7, r3
 800dafe:	789a      	ldrb	r2, [r3, #2]
 800db00:	232d      	movs	r3, #45	@ 0x2d
 800db02:	18fb      	adds	r3, r7, r3
 800db04:	3201      	adds	r2, #1
 800db06:	701a      	strb	r2, [r3, #0]
        if (now.Seconds >= 59)
 800db08:	e004      	b.n	800db14 <RTC_SetDailyAlarm+0x130>
    }
    else
    {
        /* If current time already past target, leave as hh:mm:00 (will fire next day) */
        /* If current time before target, keep hh:mm:00 today */
        as = 0;
 800db0a:	232d      	movs	r3, #45	@ 0x2d
 800db0c:	18fb      	adds	r3, r7, r3
 800db0e:	2200      	movs	r2, #0
 800db10:	701a      	strb	r2, [r3, #0]
 800db12:	e000      	b.n	800db16 <RTC_SetDailyAlarm+0x132>
        if (now.Seconds >= 59)
 800db14:	46c0      	nop			@ (mov r8, r8)
    }

    char buf[RTC_ALARM_STRING_SIZE];
    snprintf(buf, sizeof(buf), "%02u:%02u:%02u", ah, am, as);
 800db16:	232f      	movs	r3, #47	@ 0x2f
 800db18:	18fb      	adds	r3, r7, r3
 800db1a:	781c      	ldrb	r4, [r3, #0]
 800db1c:	232e      	movs	r3, #46	@ 0x2e
 800db1e:	18fb      	adds	r3, r7, r3
 800db20:	781b      	ldrb	r3, [r3, #0]
 800db22:	222d      	movs	r2, #45	@ 0x2d
 800db24:	18ba      	adds	r2, r7, r2
 800db26:	7812      	ldrb	r2, [r2, #0]
 800db28:	4919      	ldr	r1, [pc, #100]	@ (800db90 <RTC_SetDailyAlarm+0x1ac>)
 800db2a:	2508      	movs	r5, #8
 800db2c:	1978      	adds	r0, r7, r5
 800db2e:	9201      	str	r2, [sp, #4]
 800db30:	9300      	str	r3, [sp, #0]
 800db32:	0023      	movs	r3, r4
 800db34:	000a      	movs	r2, r1
 800db36:	210a      	movs	r1, #10
 800db38:	f012 ffde 	bl	8020af8 <sniprintf>
    HAL_StatusTypeDef st = RTC_SetAlarm(buf, duration_sec, 1); /* callback_interval ignored */
 800db3c:	262c      	movs	r6, #44	@ 0x2c
 800db3e:	19bc      	adds	r4, r7, r6
 800db40:	1d7b      	adds	r3, r7, #5
 800db42:	7819      	ldrb	r1, [r3, #0]
 800db44:	197b      	adds	r3, r7, r5
 800db46:	2201      	movs	r2, #1
 800db48:	0018      	movs	r0, r3
 800db4a:	f7ff fe8d 	bl	800d868 <RTC_SetAlarm>
 800db4e:	0003      	movs	r3, r0
 800db50:	7023      	strb	r3, [r4, #0]
    if (st != HAL_OK)
 800db52:	19bb      	adds	r3, r7, r6
 800db54:	781b      	ldrb	r3, [r3, #0]
 800db56:	2b00      	cmp	r3, #0
 800db58:	d005      	beq.n	800db66 <RTC_SetDailyAlarm+0x182>
    {
        /* rollback cache on failure */
        alarm_cfg_valid = 0;
 800db5a:	4b0a      	ldr	r3, [pc, #40]	@ (800db84 <RTC_SetDailyAlarm+0x1a0>)
 800db5c:	2200      	movs	r2, #0
 800db5e:	701a      	strb	r2, [r3, #0]
        alarm_cfg_duration = 0;
 800db60:	4b07      	ldr	r3, [pc, #28]	@ (800db80 <RTC_SetDailyAlarm+0x19c>)
 800db62:	2200      	movs	r2, #0
 800db64:	701a      	strb	r2, [r3, #0]
    }
    return st;
 800db66:	232c      	movs	r3, #44	@ 0x2c
 800db68:	18fb      	adds	r3, r7, r3
 800db6a:	781b      	ldrb	r3, [r3, #0]
}
 800db6c:	0018      	movs	r0, r3
 800db6e:	46bd      	mov	sp, r7
 800db70:	b00d      	add	sp, #52	@ 0x34
 800db72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db74:	080268d8 	.word	0x080268d8
 800db78:	20003afc 	.word	0x20003afc
 800db7c:	20003afd 	.word	0x20003afd
 800db80:	20003afe 	.word	0x20003afe
 800db84:	20003aff 	.word	0x20003aff
 800db88:	20003afb 	.word	0x20003afb
 800db8c:	20000418 	.word	0x20000418
 800db90:	080268dc 	.word	0x080268dc

0800db94 <HAL_RTC_AlarmAEventCallback>:
}



void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc_ptr)
{
 800db94:	b5b0      	push	{r4, r5, r7, lr}
 800db96:	b09a      	sub	sp, #104	@ 0x68
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
    if (!alarm_active)
 800db9c:	4b8f      	ldr	r3, [pc, #572]	@ (800dddc <HAL_RTC_AlarmAEventCallback+0x248>)
 800db9e:	781b      	ldrb	r3, [r3, #0]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d000      	beq.n	800dba6 <HAL_RTC_AlarmAEventCallback+0x12>
 800dba4:	e081      	b.n	800dcaa <HAL_RTC_AlarmAEventCallback+0x116>
    {
        /* First alarm trigger - start duration counting */
        alarm_active = 1;
 800dba6:	4b8d      	ldr	r3, [pc, #564]	@ (800dddc <HAL_RTC_AlarmAEventCallback+0x248>)
 800dba8:	2201      	movs	r2, #1
 800dbaa:	701a      	strb	r2, [r3, #0]
        alarm_elapsed_sec = 0;
 800dbac:	4b8c      	ldr	r3, [pc, #560]	@ (800dde0 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800dbae:	2200      	movs	r2, #0
 800dbb0:	701a      	strb	r2, [r3, #0]
        RTC_AlarmTrigger = 1;
 800dbb2:	4b8c      	ldr	r3, [pc, #560]	@ (800dde4 <HAL_RTC_AlarmAEventCallback+0x250>)
 800dbb4:	2201      	movs	r2, #1
 800dbb6:	701a      	strb	r2, [r3, #0]
        
        RTC_TimeTypeDef sTime = {0};
 800dbb8:	244c      	movs	r4, #76	@ 0x4c
 800dbba:	193b      	adds	r3, r7, r4
 800dbbc:	0018      	movs	r0, r3
 800dbbe:	2314      	movs	r3, #20
 800dbc0:	001a      	movs	r2, r3
 800dbc2:	2100      	movs	r1, #0
 800dbc4:	f013 f8a2 	bl	8020d0c <memset>
        RTC_AlarmTypeDef sAlarm = {0};
 800dbc8:	2308      	movs	r3, #8
 800dbca:	18fb      	adds	r3, r7, r3
 800dbcc:	0018      	movs	r0, r3
 800dbce:	2330      	movs	r3, #48	@ 0x30
 800dbd0:	001a      	movs	r2, r3
 800dbd2:	2100      	movs	r1, #0
 800dbd4:	f013 f89a 	bl	8020d0c <memset>
        
        HAL_RTC_GetTime(hrtc_ptr, &sTime, RTC_FORMAT_BIN);
 800dbd8:	1939      	adds	r1, r7, r4
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	2200      	movs	r2, #0
 800dbde:	0018      	movs	r0, r3
 800dbe0:	f008 fb46 	bl	8016270 <HAL_RTC_GetTime>
        
        /* Schedule next tick +1s with proper carry to minutes/hours */
        uint8_t nsec = sTime.Seconds + 1;
 800dbe4:	0021      	movs	r1, r4
 800dbe6:	193b      	adds	r3, r7, r4
 800dbe8:	789a      	ldrb	r2, [r3, #2]
 800dbea:	2467      	movs	r4, #103	@ 0x67
 800dbec:	193b      	adds	r3, r7, r4
 800dbee:	3201      	adds	r2, #1
 800dbf0:	701a      	strb	r2, [r3, #0]
        uint8_t nmin = sTime.Minutes;
 800dbf2:	2066      	movs	r0, #102	@ 0x66
 800dbf4:	183b      	adds	r3, r7, r0
 800dbf6:	187a      	adds	r2, r7, r1
 800dbf8:	7852      	ldrb	r2, [r2, #1]
 800dbfa:	701a      	strb	r2, [r3, #0]
        uint8_t nhrs = sTime.Hours;
 800dbfc:	2565      	movs	r5, #101	@ 0x65
 800dbfe:	197b      	adds	r3, r7, r5
 800dc00:	187a      	adds	r2, r7, r1
 800dc02:	7812      	ldrb	r2, [r2, #0]
 800dc04:	701a      	strb	r2, [r3, #0]
        if (nsec >= 60)
 800dc06:	193b      	adds	r3, r7, r4
 800dc08:	781b      	ldrb	r3, [r3, #0]
 800dc0a:	2b3b      	cmp	r3, #59	@ 0x3b
 800dc0c:	d919      	bls.n	800dc42 <HAL_RTC_AlarmAEventCallback+0xae>
        {
            nsec = 0;
 800dc0e:	193b      	adds	r3, r7, r4
 800dc10:	2200      	movs	r2, #0
 800dc12:	701a      	strb	r2, [r3, #0]
            nmin++;
 800dc14:	183b      	adds	r3, r7, r0
 800dc16:	781a      	ldrb	r2, [r3, #0]
 800dc18:	183b      	adds	r3, r7, r0
 800dc1a:	3201      	adds	r2, #1
 800dc1c:	701a      	strb	r2, [r3, #0]
            if (nmin >= 60)
 800dc1e:	183b      	adds	r3, r7, r0
 800dc20:	781b      	ldrb	r3, [r3, #0]
 800dc22:	2b3b      	cmp	r3, #59	@ 0x3b
 800dc24:	d90d      	bls.n	800dc42 <HAL_RTC_AlarmAEventCallback+0xae>
            {
                nmin = 0;
 800dc26:	183b      	adds	r3, r7, r0
 800dc28:	2200      	movs	r2, #0
 800dc2a:	701a      	strb	r2, [r3, #0]
                nhrs = (nhrs + 1) % 24;
 800dc2c:	197b      	adds	r3, r7, r5
 800dc2e:	781b      	ldrb	r3, [r3, #0]
 800dc30:	3301      	adds	r3, #1
 800dc32:	2118      	movs	r1, #24
 800dc34:	0018      	movs	r0, r3
 800dc36:	f7f2 fbfd 	bl	8000434 <__aeabi_idivmod>
 800dc3a:	000b      	movs	r3, r1
 800dc3c:	001a      	movs	r2, r3
 800dc3e:	197b      	adds	r3, r7, r5
 800dc40:	701a      	strb	r2, [r3, #0]
            }
        }

        sAlarm.AlarmTime.Hours = nhrs;
 800dc42:	2108      	movs	r1, #8
 800dc44:	187b      	adds	r3, r7, r1
 800dc46:	2265      	movs	r2, #101	@ 0x65
 800dc48:	18ba      	adds	r2, r7, r2
 800dc4a:	7812      	ldrb	r2, [r2, #0]
 800dc4c:	701a      	strb	r2, [r3, #0]
        sAlarm.AlarmTime.Minutes = nmin;
 800dc4e:	187b      	adds	r3, r7, r1
 800dc50:	2266      	movs	r2, #102	@ 0x66
 800dc52:	18ba      	adds	r2, r7, r2
 800dc54:	7812      	ldrb	r2, [r2, #0]
 800dc56:	705a      	strb	r2, [r3, #1]
        sAlarm.AlarmTime.Seconds = nsec;
 800dc58:	187b      	adds	r3, r7, r1
 800dc5a:	2267      	movs	r2, #103	@ 0x67
 800dc5c:	18ba      	adds	r2, r7, r2
 800dc5e:	7812      	ldrb	r2, [r2, #0]
 800dc60:	709a      	strb	r2, [r3, #2]
        sAlarm.AlarmTime.SubSeconds = 0;
 800dc62:	0008      	movs	r0, r1
 800dc64:	183b      	adds	r3, r7, r0
 800dc66:	2200      	movs	r2, #0
 800dc68:	605a      	str	r2, [r3, #4]
        sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800dc6a:	183b      	adds	r3, r7, r0
 800dc6c:	2200      	movs	r2, #0
 800dc6e:	60da      	str	r2, [r3, #12]
        sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800dc70:	183b      	adds	r3, r7, r0
 800dc72:	2200      	movs	r2, #0
 800dc74:	611a      	str	r2, [r3, #16]
        sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 800dc76:	183b      	adds	r3, r7, r0
 800dc78:	2280      	movs	r2, #128	@ 0x80
 800dc7a:	0612      	lsls	r2, r2, #24
 800dc7c:	615a      	str	r2, [r3, #20]
        sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800dc7e:	183b      	adds	r3, r7, r0
 800dc80:	2200      	movs	r2, #0
 800dc82:	619a      	str	r2, [r3, #24]
        sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800dc84:	183b      	adds	r3, r7, r0
 800dc86:	2200      	movs	r2, #0
 800dc88:	621a      	str	r2, [r3, #32]
        sAlarm.AlarmDateWeekDay = 1;
 800dc8a:	183b      	adds	r3, r7, r0
 800dc8c:	2224      	movs	r2, #36	@ 0x24
 800dc8e:	2101      	movs	r1, #1
 800dc90:	5499      	strb	r1, [r3, r2]
        sAlarm.Alarm = RTC_ALARM_A;
 800dc92:	0001      	movs	r1, r0
 800dc94:	187b      	adds	r3, r7, r1
 800dc96:	2280      	movs	r2, #128	@ 0x80
 800dc98:	0052      	lsls	r2, r2, #1
 800dc9a:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        HAL_RTC_SetAlarm_IT(hrtc_ptr, &sAlarm, RTC_FORMAT_BIN);
 800dc9c:	1879      	adds	r1, r7, r1
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	2200      	movs	r2, #0
 800dca2:	0018      	movs	r0, r3
 800dca4:	f008 fc3c 	bl	8016520 <HAL_RTC_SetAlarm_IT>
            sAlarm.Alarm = RTC_ALARM_A;
            
            HAL_RTC_SetAlarm_IT(hrtc_ptr, &sAlarm, RTC_FORMAT_BIN);
        }
    }
 800dca8:	e094      	b.n	800ddd4 <HAL_RTC_AlarmAEventCallback+0x240>
        alarm_elapsed_sec++;
 800dcaa:	4b4d      	ldr	r3, [pc, #308]	@ (800dde0 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800dcac:	781b      	ldrb	r3, [r3, #0]
 800dcae:	3301      	adds	r3, #1
 800dcb0:	b2da      	uxtb	r2, r3
 800dcb2:	4b4b      	ldr	r3, [pc, #300]	@ (800dde0 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800dcb4:	701a      	strb	r2, [r3, #0]
        if (alarm_elapsed_sec >= alarm_duration_sec)
 800dcb6:	4b4a      	ldr	r3, [pc, #296]	@ (800dde0 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800dcb8:	781a      	ldrb	r2, [r3, #0]
 800dcba:	4b4b      	ldr	r3, [pc, #300]	@ (800dde8 <HAL_RTC_AlarmAEventCallback+0x254>)
 800dcbc:	781b      	ldrb	r3, [r3, #0]
 800dcbe:	429a      	cmp	r2, r3
 800dcc0:	d310      	bcc.n	800dce4 <HAL_RTC_AlarmAEventCallback+0x150>
            alarm_active = 0;
 800dcc2:	4b46      	ldr	r3, [pc, #280]	@ (800dddc <HAL_RTC_AlarmAEventCallback+0x248>)
 800dcc4:	2200      	movs	r2, #0
 800dcc6:	701a      	strb	r2, [r3, #0]
            alarm_elapsed_sec = 0;
 800dcc8:	4b45      	ldr	r3, [pc, #276]	@ (800dde0 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800dcca:	2200      	movs	r2, #0
 800dccc:	701a      	strb	r2, [r3, #0]
            RTC_AlarmTrigger = 0;
 800dcce:	4b45      	ldr	r3, [pc, #276]	@ (800dde4 <HAL_RTC_AlarmAEventCallback+0x250>)
 800dcd0:	2200      	movs	r2, #0
 800dcd2:	701a      	strb	r2, [r3, #0]
            HAL_RTC_DeactivateAlarm(hrtc_ptr, RTC_ALARM_A);
 800dcd4:	2380      	movs	r3, #128	@ 0x80
 800dcd6:	005a      	lsls	r2, r3, #1
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	0011      	movs	r1, r2
 800dcdc:	0018      	movs	r0, r3
 800dcde:	f008 fd2f 	bl	8016740 <HAL_RTC_DeactivateAlarm>
 800dce2:	e077      	b.n	800ddd4 <HAL_RTC_AlarmAEventCallback+0x240>
            RTC_TimeTypeDef sTime = {0};
 800dce4:	2438      	movs	r4, #56	@ 0x38
 800dce6:	193b      	adds	r3, r7, r4
 800dce8:	0018      	movs	r0, r3
 800dcea:	2314      	movs	r3, #20
 800dcec:	001a      	movs	r2, r3
 800dcee:	2100      	movs	r1, #0
 800dcf0:	f013 f80c 	bl	8020d0c <memset>
            RTC_AlarmTypeDef sAlarm = {0};
 800dcf4:	2308      	movs	r3, #8
 800dcf6:	18fb      	adds	r3, r7, r3
 800dcf8:	0018      	movs	r0, r3
 800dcfa:	2330      	movs	r3, #48	@ 0x30
 800dcfc:	001a      	movs	r2, r3
 800dcfe:	2100      	movs	r1, #0
 800dd00:	f013 f804 	bl	8020d0c <memset>
            HAL_RTC_GetTime(hrtc_ptr, &sTime, RTC_FORMAT_BIN);
 800dd04:	1939      	adds	r1, r7, r4
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	2200      	movs	r2, #0
 800dd0a:	0018      	movs	r0, r3
 800dd0c:	f008 fab0 	bl	8016270 <HAL_RTC_GetTime>
            uint8_t nsec = sTime.Seconds + 1;
 800dd10:	0021      	movs	r1, r4
 800dd12:	193b      	adds	r3, r7, r4
 800dd14:	789a      	ldrb	r2, [r3, #2]
 800dd16:	2464      	movs	r4, #100	@ 0x64
 800dd18:	193b      	adds	r3, r7, r4
 800dd1a:	3201      	adds	r2, #1
 800dd1c:	701a      	strb	r2, [r3, #0]
            uint8_t nmin = sTime.Minutes;
 800dd1e:	2063      	movs	r0, #99	@ 0x63
 800dd20:	183b      	adds	r3, r7, r0
 800dd22:	187a      	adds	r2, r7, r1
 800dd24:	7852      	ldrb	r2, [r2, #1]
 800dd26:	701a      	strb	r2, [r3, #0]
            uint8_t nhrs = sTime.Hours;
 800dd28:	2562      	movs	r5, #98	@ 0x62
 800dd2a:	197b      	adds	r3, r7, r5
 800dd2c:	187a      	adds	r2, r7, r1
 800dd2e:	7812      	ldrb	r2, [r2, #0]
 800dd30:	701a      	strb	r2, [r3, #0]
            if (nsec >= 60)
 800dd32:	193b      	adds	r3, r7, r4
 800dd34:	781b      	ldrb	r3, [r3, #0]
 800dd36:	2b3b      	cmp	r3, #59	@ 0x3b
 800dd38:	d919      	bls.n	800dd6e <HAL_RTC_AlarmAEventCallback+0x1da>
                nsec = 0;
 800dd3a:	193b      	adds	r3, r7, r4
 800dd3c:	2200      	movs	r2, #0
 800dd3e:	701a      	strb	r2, [r3, #0]
                nmin++;
 800dd40:	183b      	adds	r3, r7, r0
 800dd42:	781a      	ldrb	r2, [r3, #0]
 800dd44:	183b      	adds	r3, r7, r0
 800dd46:	3201      	adds	r2, #1
 800dd48:	701a      	strb	r2, [r3, #0]
                if (nmin >= 60)
 800dd4a:	183b      	adds	r3, r7, r0
 800dd4c:	781b      	ldrb	r3, [r3, #0]
 800dd4e:	2b3b      	cmp	r3, #59	@ 0x3b
 800dd50:	d90d      	bls.n	800dd6e <HAL_RTC_AlarmAEventCallback+0x1da>
                    nmin = 0;
 800dd52:	183b      	adds	r3, r7, r0
 800dd54:	2200      	movs	r2, #0
 800dd56:	701a      	strb	r2, [r3, #0]
                    nhrs = (nhrs + 1) % 24;
 800dd58:	197b      	adds	r3, r7, r5
 800dd5a:	781b      	ldrb	r3, [r3, #0]
 800dd5c:	3301      	adds	r3, #1
 800dd5e:	2118      	movs	r1, #24
 800dd60:	0018      	movs	r0, r3
 800dd62:	f7f2 fb67 	bl	8000434 <__aeabi_idivmod>
 800dd66:	000b      	movs	r3, r1
 800dd68:	001a      	movs	r2, r3
 800dd6a:	197b      	adds	r3, r7, r5
 800dd6c:	701a      	strb	r2, [r3, #0]
            sAlarm.AlarmTime.Hours = nhrs;
 800dd6e:	2108      	movs	r1, #8
 800dd70:	187b      	adds	r3, r7, r1
 800dd72:	2262      	movs	r2, #98	@ 0x62
 800dd74:	18ba      	adds	r2, r7, r2
 800dd76:	7812      	ldrb	r2, [r2, #0]
 800dd78:	701a      	strb	r2, [r3, #0]
            sAlarm.AlarmTime.Minutes = nmin;
 800dd7a:	187b      	adds	r3, r7, r1
 800dd7c:	2263      	movs	r2, #99	@ 0x63
 800dd7e:	18ba      	adds	r2, r7, r2
 800dd80:	7812      	ldrb	r2, [r2, #0]
 800dd82:	705a      	strb	r2, [r3, #1]
            sAlarm.AlarmTime.Seconds = nsec;
 800dd84:	187b      	adds	r3, r7, r1
 800dd86:	2264      	movs	r2, #100	@ 0x64
 800dd88:	18ba      	adds	r2, r7, r2
 800dd8a:	7812      	ldrb	r2, [r2, #0]
 800dd8c:	709a      	strb	r2, [r3, #2]
            sAlarm.AlarmTime.SubSeconds = 0;
 800dd8e:	0008      	movs	r0, r1
 800dd90:	183b      	adds	r3, r7, r0
 800dd92:	2200      	movs	r2, #0
 800dd94:	605a      	str	r2, [r3, #4]
            sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800dd96:	183b      	adds	r3, r7, r0
 800dd98:	2200      	movs	r2, #0
 800dd9a:	60da      	str	r2, [r3, #12]
            sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800dd9c:	183b      	adds	r3, r7, r0
 800dd9e:	2200      	movs	r2, #0
 800dda0:	611a      	str	r2, [r3, #16]
            sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 800dda2:	183b      	adds	r3, r7, r0
 800dda4:	2280      	movs	r2, #128	@ 0x80
 800dda6:	0612      	lsls	r2, r2, #24
 800dda8:	615a      	str	r2, [r3, #20]
            sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800ddaa:	183b      	adds	r3, r7, r0
 800ddac:	2200      	movs	r2, #0
 800ddae:	619a      	str	r2, [r3, #24]
            sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800ddb0:	183b      	adds	r3, r7, r0
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	621a      	str	r2, [r3, #32]
            sAlarm.AlarmDateWeekDay = 1;
 800ddb6:	183b      	adds	r3, r7, r0
 800ddb8:	2224      	movs	r2, #36	@ 0x24
 800ddba:	2101      	movs	r1, #1
 800ddbc:	5499      	strb	r1, [r3, r2]
            sAlarm.Alarm = RTC_ALARM_A;
 800ddbe:	0001      	movs	r1, r0
 800ddc0:	187b      	adds	r3, r7, r1
 800ddc2:	2280      	movs	r2, #128	@ 0x80
 800ddc4:	0052      	lsls	r2, r2, #1
 800ddc6:	62da      	str	r2, [r3, #44]	@ 0x2c
            HAL_RTC_SetAlarm_IT(hrtc_ptr, &sAlarm, RTC_FORMAT_BIN);
 800ddc8:	1879      	adds	r1, r7, r1
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	2200      	movs	r2, #0
 800ddce:	0018      	movs	r0, r3
 800ddd0:	f008 fba6 	bl	8016520 <HAL_RTC_SetAlarm_IT>
 800ddd4:	46c0      	nop			@ (mov r8, r8)
 800ddd6:	46bd      	mov	sp, r7
 800ddd8:	b01a      	add	sp, #104	@ 0x68
 800ddda:	bdb0      	pop	{r4, r5, r7, pc}
 800dddc:	20003afa 	.word	0x20003afa
 800dde0:	20003af9 	.word	0x20003af9
 800dde4:	20003afb 	.word	0x20003afb
 800dde8:	20003af8 	.word	0x20003af8

0800ddec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800ddec:	b580      	push	{r7, lr}
 800ddee:	b082      	sub	sp, #8
 800ddf0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800ddf2:	1dfb      	adds	r3, r7, #7
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800ddf8:	2003      	movs	r0, #3
 800ddfa:	f000 f80f 	bl	800de1c <HAL_InitTick>
 800ddfe:	1e03      	subs	r3, r0, #0
 800de00:	d003      	beq.n	800de0a <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 800de02:	1dfb      	adds	r3, r7, #7
 800de04:	2201      	movs	r2, #1
 800de06:	701a      	strb	r2, [r3, #0]
 800de08:	e001      	b.n	800de0e <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800de0a:	f7f6 fd31 	bl	8004870 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800de0e:	1dfb      	adds	r3, r7, #7
 800de10:	781b      	ldrb	r3, [r3, #0]
}
 800de12:	0018      	movs	r0, r3
 800de14:	46bd      	mov	sp, r7
 800de16:	b002      	add	sp, #8
 800de18:	bd80      	pop	{r7, pc}
	...

0800de1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800de1c:	b590      	push	{r4, r7, lr}
 800de1e:	b085      	sub	sp, #20
 800de20:	af00      	add	r7, sp, #0
 800de22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800de24:	230f      	movs	r3, #15
 800de26:	18fb      	adds	r3, r7, r3
 800de28:	2200      	movs	r2, #0
 800de2a:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0U)
 800de2c:	4b1d      	ldr	r3, [pc, #116]	@ (800dea4 <HAL_InitTick+0x88>)
 800de2e:	781b      	ldrb	r3, [r3, #0]
 800de30:	2b00      	cmp	r3, #0
 800de32:	d02b      	beq.n	800de8c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800de34:	4b1c      	ldr	r3, [pc, #112]	@ (800dea8 <HAL_InitTick+0x8c>)
 800de36:	681c      	ldr	r4, [r3, #0]
 800de38:	4b1a      	ldr	r3, [pc, #104]	@ (800dea4 <HAL_InitTick+0x88>)
 800de3a:	781b      	ldrb	r3, [r3, #0]
 800de3c:	0019      	movs	r1, r3
 800de3e:	23fa      	movs	r3, #250	@ 0xfa
 800de40:	0098      	lsls	r0, r3, #2
 800de42:	f7f2 f987 	bl	8000154 <__udivsi3>
 800de46:	0003      	movs	r3, r0
 800de48:	0019      	movs	r1, r3
 800de4a:	0020      	movs	r0, r4
 800de4c:	f7f2 f982 	bl	8000154 <__udivsi3>
 800de50:	0003      	movs	r3, r0
 800de52:	0018      	movs	r0, r3
 800de54:	f001 fe01 	bl	800fa5a <HAL_SYSTICK_Config>
 800de58:	1e03      	subs	r3, r0, #0
 800de5a:	d112      	bne.n	800de82 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	2b03      	cmp	r3, #3
 800de60:	d80a      	bhi.n	800de78 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800de62:	6879      	ldr	r1, [r7, #4]
 800de64:	2301      	movs	r3, #1
 800de66:	425b      	negs	r3, r3
 800de68:	2200      	movs	r2, #0
 800de6a:	0018      	movs	r0, r3
 800de6c:	f001 fdc0 	bl	800f9f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800de70:	4b0e      	ldr	r3, [pc, #56]	@ (800deac <HAL_InitTick+0x90>)
 800de72:	687a      	ldr	r2, [r7, #4]
 800de74:	601a      	str	r2, [r3, #0]
 800de76:	e00d      	b.n	800de94 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800de78:	230f      	movs	r3, #15
 800de7a:	18fb      	adds	r3, r7, r3
 800de7c:	2201      	movs	r2, #1
 800de7e:	701a      	strb	r2, [r3, #0]
 800de80:	e008      	b.n	800de94 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800de82:	230f      	movs	r3, #15
 800de84:	18fb      	adds	r3, r7, r3
 800de86:	2201      	movs	r2, #1
 800de88:	701a      	strb	r2, [r3, #0]
 800de8a:	e003      	b.n	800de94 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800de8c:	230f      	movs	r3, #15
 800de8e:	18fb      	adds	r3, r7, r3
 800de90:	2201      	movs	r2, #1
 800de92:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800de94:	230f      	movs	r3, #15
 800de96:	18fb      	adds	r3, r7, r3
 800de98:	781b      	ldrb	r3, [r3, #0]
}
 800de9a:	0018      	movs	r0, r3
 800de9c:	46bd      	mov	sp, r7
 800de9e:	b005      	add	sp, #20
 800dea0:	bd90      	pop	{r4, r7, pc}
 800dea2:	46c0      	nop			@ (mov r8, r8)
 800dea4:	20000024 	.word	0x20000024
 800dea8:	20000000 	.word	0x20000000
 800deac:	20000020 	.word	0x20000020

0800deb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800deb0:	b580      	push	{r7, lr}
 800deb2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800deb4:	4b05      	ldr	r3, [pc, #20]	@ (800decc <HAL_IncTick+0x1c>)
 800deb6:	781b      	ldrb	r3, [r3, #0]
 800deb8:	001a      	movs	r2, r3
 800deba:	4b05      	ldr	r3, [pc, #20]	@ (800ded0 <HAL_IncTick+0x20>)
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	18d2      	adds	r2, r2, r3
 800dec0:	4b03      	ldr	r3, [pc, #12]	@ (800ded0 <HAL_IncTick+0x20>)
 800dec2:	601a      	str	r2, [r3, #0]
}
 800dec4:	46c0      	nop			@ (mov r8, r8)
 800dec6:	46bd      	mov	sp, r7
 800dec8:	bd80      	pop	{r7, pc}
 800deca:	46c0      	nop			@ (mov r8, r8)
 800decc:	20000024 	.word	0x20000024
 800ded0:	20003b00 	.word	0x20003b00

0800ded4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ded4:	b580      	push	{r7, lr}
 800ded6:	af00      	add	r7, sp, #0
  return uwTick;
 800ded8:	4b02      	ldr	r3, [pc, #8]	@ (800dee4 <HAL_GetTick+0x10>)
 800deda:	681b      	ldr	r3, [r3, #0]
}
 800dedc:	0018      	movs	r0, r3
 800dede:	46bd      	mov	sp, r7
 800dee0:	bd80      	pop	{r7, pc}
 800dee2:	46c0      	nop			@ (mov r8, r8)
 800dee4:	20003b00 	.word	0x20003b00

0800dee8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800dee8:	b580      	push	{r7, lr}
 800deea:	b084      	sub	sp, #16
 800deec:	af00      	add	r7, sp, #0
 800deee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800def0:	f7ff fff0 	bl	800ded4 <HAL_GetTick>
 800def4:	0003      	movs	r3, r0
 800def6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	3301      	adds	r3, #1
 800df00:	d005      	beq.n	800df0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800df02:	4b0a      	ldr	r3, [pc, #40]	@ (800df2c <HAL_Delay+0x44>)
 800df04:	781b      	ldrb	r3, [r3, #0]
 800df06:	001a      	movs	r2, r3
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	189b      	adds	r3, r3, r2
 800df0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800df0e:	46c0      	nop			@ (mov r8, r8)
 800df10:	f7ff ffe0 	bl	800ded4 <HAL_GetTick>
 800df14:	0002      	movs	r2, r0
 800df16:	68bb      	ldr	r3, [r7, #8]
 800df18:	1ad3      	subs	r3, r2, r3
 800df1a:	68fa      	ldr	r2, [r7, #12]
 800df1c:	429a      	cmp	r2, r3
 800df1e:	d8f7      	bhi.n	800df10 <HAL_Delay+0x28>
  {
  }
}
 800df20:	46c0      	nop			@ (mov r8, r8)
 800df22:	46c0      	nop			@ (mov r8, r8)
 800df24:	46bd      	mov	sp, r7
 800df26:	b004      	add	sp, #16
 800df28:	bd80      	pop	{r7, pc}
 800df2a:	46c0      	nop			@ (mov r8, r8)
 800df2c:	20000024 	.word	0x20000024

0800df30 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b082      	sub	sp, #8
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]
 800df38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	4a05      	ldr	r2, [pc, #20]	@ (800df54 <LL_ADC_SetCommonPathInternalCh+0x24>)
 800df40:	401a      	ands	r2, r3
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	431a      	orrs	r2, r3
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	601a      	str	r2, [r3, #0]
}
 800df4a:	46c0      	nop			@ (mov r8, r8)
 800df4c:	46bd      	mov	sp, r7
 800df4e:	b002      	add	sp, #8
 800df50:	bd80      	pop	{r7, pc}
 800df52:	46c0      	nop			@ (mov r8, r8)
 800df54:	fe3fffff 	.word	0xfe3fffff

0800df58 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800df58:	b580      	push	{r7, lr}
 800df5a:	b082      	sub	sp, #8
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	681a      	ldr	r2, [r3, #0]
 800df64:	23e0      	movs	r3, #224	@ 0xe0
 800df66:	045b      	lsls	r3, r3, #17
 800df68:	4013      	ands	r3, r2
}
 800df6a:	0018      	movs	r0, r3
 800df6c:	46bd      	mov	sp, r7
 800df6e:	b002      	add	sp, #8
 800df70:	bd80      	pop	{r7, pc}

0800df72 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800df72:	b580      	push	{r7, lr}
 800df74:	b084      	sub	sp, #16
 800df76:	af00      	add	r7, sp, #0
 800df78:	60f8      	str	r0, [r7, #12]
 800df7a:	60b9      	str	r1, [r7, #8]
 800df7c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	695b      	ldr	r3, [r3, #20]
 800df82:	68ba      	ldr	r2, [r7, #8]
 800df84:	2104      	movs	r1, #4
 800df86:	400a      	ands	r2, r1
 800df88:	2107      	movs	r1, #7
 800df8a:	4091      	lsls	r1, r2
 800df8c:	000a      	movs	r2, r1
 800df8e:	43d2      	mvns	r2, r2
 800df90:	401a      	ands	r2, r3
 800df92:	68bb      	ldr	r3, [r7, #8]
 800df94:	2104      	movs	r1, #4
 800df96:	400b      	ands	r3, r1
 800df98:	6879      	ldr	r1, [r7, #4]
 800df9a:	4099      	lsls	r1, r3
 800df9c:	000b      	movs	r3, r1
 800df9e:	431a      	orrs	r2, r3
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800dfa4:	46c0      	nop			@ (mov r8, r8)
 800dfa6:	46bd      	mov	sp, r7
 800dfa8:	b004      	add	sp, #16
 800dfaa:	bd80      	pop	{r7, pc}

0800dfac <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800dfac:	b580      	push	{r7, lr}
 800dfae:	b082      	sub	sp, #8
 800dfb0:	af00      	add	r7, sp, #0
 800dfb2:	6078      	str	r0, [r7, #4]
 800dfb4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	695b      	ldr	r3, [r3, #20]
 800dfba:	683a      	ldr	r2, [r7, #0]
 800dfbc:	2104      	movs	r1, #4
 800dfbe:	400a      	ands	r2, r1
 800dfc0:	2107      	movs	r1, #7
 800dfc2:	4091      	lsls	r1, r2
 800dfc4:	000a      	movs	r2, r1
 800dfc6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800dfc8:	683b      	ldr	r3, [r7, #0]
 800dfca:	2104      	movs	r1, #4
 800dfcc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800dfce:	40da      	lsrs	r2, r3
 800dfd0:	0013      	movs	r3, r2
}
 800dfd2:	0018      	movs	r0, r3
 800dfd4:	46bd      	mov	sp, r7
 800dfd6:	b002      	add	sp, #8
 800dfd8:	bd80      	pop	{r7, pc}

0800dfda <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800dfda:	b580      	push	{r7, lr}
 800dfdc:	b082      	sub	sp, #8
 800dfde:	af00      	add	r7, sp, #0
 800dfe0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	68da      	ldr	r2, [r3, #12]
 800dfe6:	23c0      	movs	r3, #192	@ 0xc0
 800dfe8:	011b      	lsls	r3, r3, #4
 800dfea:	4013      	ands	r3, r2
 800dfec:	d101      	bne.n	800dff2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800dfee:	2301      	movs	r3, #1
 800dff0:	e000      	b.n	800dff4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800dff2:	2300      	movs	r3, #0
}
 800dff4:	0018      	movs	r0, r3
 800dff6:	46bd      	mov	sp, r7
 800dff8:	b002      	add	sp, #8
 800dffa:	bd80      	pop	{r7, pc}

0800dffc <LL_ADC_REG_SetSequencerRanks>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800dffc:	b580      	push	{r7, lr}
 800dffe:	b084      	sub	sp, #16
 800e000:	af00      	add	r7, sp, #0
 800e002:	60f8      	str	r0, [r7, #12]
 800e004:	60b9      	str	r1, [r7, #8]
 800e006:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e00c:	68ba      	ldr	r2, [r7, #8]
 800e00e:	211f      	movs	r1, #31
 800e010:	400a      	ands	r2, r1
 800e012:	210f      	movs	r1, #15
 800e014:	4091      	lsls	r1, r2
 800e016:	000a      	movs	r2, r1
 800e018:	43d2      	mvns	r2, r2
 800e01a:	401a      	ands	r2, r3
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	0e9b      	lsrs	r3, r3, #26
 800e020:	210f      	movs	r1, #15
 800e022:	4019      	ands	r1, r3
 800e024:	68bb      	ldr	r3, [r7, #8]
 800e026:	201f      	movs	r0, #31
 800e028:	4003      	ands	r3, r0
 800e02a:	4099      	lsls	r1, r3
 800e02c:	000b      	movs	r3, r1
 800e02e:	431a      	orrs	r2, r3
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800e034:	46c0      	nop			@ (mov r8, r8)
 800e036:	46bd      	mov	sp, r7
 800e038:	b004      	add	sp, #16
 800e03a:	bd80      	pop	{r7, pc}

0800e03c <LL_ADC_REG_SetSequencerChAdd>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b082      	sub	sp, #8
 800e040:	af00      	add	r7, sp, #0
 800e042:	6078      	str	r0, [r7, #4]
 800e044:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e04a:	683b      	ldr	r3, [r7, #0]
 800e04c:	025b      	lsls	r3, r3, #9
 800e04e:	0a5b      	lsrs	r3, r3, #9
 800e050:	431a      	orrs	r2, r3
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800e056:	46c0      	nop			@ (mov r8, r8)
 800e058:	46bd      	mov	sp, r7
 800e05a:	b002      	add	sp, #8
 800e05c:	bd80      	pop	{r7, pc}

0800e05e <LL_ADC_REG_SetSequencerChRem>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800e05e:	b580      	push	{r7, lr}
 800e060:	b082      	sub	sp, #8
 800e062:	af00      	add	r7, sp, #0
 800e064:	6078      	str	r0, [r7, #4]
 800e066:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e06c:	683a      	ldr	r2, [r7, #0]
 800e06e:	0252      	lsls	r2, r2, #9
 800e070:	0a52      	lsrs	r2, r2, #9
 800e072:	43d2      	mvns	r2, r2
 800e074:	401a      	ands	r2, r3
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800e07a:	46c0      	nop			@ (mov r8, r8)
 800e07c:	46bd      	mov	sp, r7
 800e07e:	b002      	add	sp, #8
 800e080:	bd80      	pop	{r7, pc}

0800e082 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 800e082:	b580      	push	{r7, lr}
 800e084:	b082      	sub	sp, #8
 800e086:	af00      	add	r7, sp, #0
 800e088:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	68db      	ldr	r3, [r3, #12]
 800e08e:	2203      	movs	r2, #3
 800e090:	4013      	ands	r3, r2
}
 800e092:	0018      	movs	r0, r3
 800e094:	46bd      	mov	sp, r7
 800e096:	b002      	add	sp, #8
 800e098:	bd80      	pop	{r7, pc}
	...

0800e09c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b084      	sub	sp, #16
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	60f8      	str	r0, [r7, #12]
 800e0a4:	60b9      	str	r1, [r7, #8]
 800e0a6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	695b      	ldr	r3, [r3, #20]
 800e0ac:	68ba      	ldr	r2, [r7, #8]
 800e0ae:	0212      	lsls	r2, r2, #8
 800e0b0:	43d2      	mvns	r2, r2
 800e0b2:	401a      	ands	r2, r3
 800e0b4:	68bb      	ldr	r3, [r7, #8]
 800e0b6:	021b      	lsls	r3, r3, #8
 800e0b8:	6879      	ldr	r1, [r7, #4]
 800e0ba:	400b      	ands	r3, r1
 800e0bc:	4904      	ldr	r1, [pc, #16]	@ (800e0d0 <LL_ADC_SetChannelSamplingTime+0x34>)
 800e0be:	400b      	ands	r3, r1
 800e0c0:	431a      	orrs	r2, r3
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800e0c6:	46c0      	nop			@ (mov r8, r8)
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	b004      	add	sp, #16
 800e0cc:	bd80      	pop	{r7, pc}
 800e0ce:	46c0      	nop			@ (mov r8, r8)
 800e0d0:	7fffff00 	.word	0x7fffff00

0800e0d4 <LL_ADC_SetAnalogWDMonitChannels>:
  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG
  *         @arg @ref LL_ADC_AWD_CH_DACCH1_REG
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 800e0d4:	b580      	push	{r7, lr}
 800e0d6:	b086      	sub	sp, #24
 800e0d8:	af00      	add	r7, sp, #0
 800e0da:	60f8      	str	r0, [r7, #12]
 800e0dc:	60b9      	str	r1, [r7, #8]
 800e0de:	607a      	str	r2, [r7, #4]
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg;

  if (AWDy == LL_ADC_AWD1)
 800e0e0:	68bb      	ldr	r3, [r7, #8]
 800e0e2:	4a11      	ldr	r2, [pc, #68]	@ (800e128 <LL_ADC_SetAnalogWDMonitChannels+0x54>)
 800e0e4:	4293      	cmp	r3, r2
 800e0e6:	d103      	bne.n	800e0f0 <LL_ADC_SetAnalogWDMonitChannels+0x1c>
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, 0UL);
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	330c      	adds	r3, #12
 800e0ec:	617b      	str	r3, [r7, #20]
 800e0ee:	e009      	b.n	800e104 <LL_ADC_SetAnalogWDMonitChannels+0x30>
  }
  else
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR,
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	33a0      	adds	r3, #160	@ 0xa0
 800e0f4:	0019      	movs	r1, r3
 800e0f6:	68bb      	ldr	r3, [r7, #8]
 800e0f8:	0d5b      	lsrs	r3, r3, #21
 800e0fa:	009b      	lsls	r3, r3, #2
 800e0fc:	2204      	movs	r2, #4
 800e0fe:	4013      	ands	r3, r2
 800e100:	18cb      	adds	r3, r1, r3
 800e102:	617b      	str	r3, [r7, #20]
                                ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK)) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL));
  }

  MODIFY_REG(*preg,
 800e104:	697b      	ldr	r3, [r7, #20]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	68ba      	ldr	r2, [r7, #8]
 800e10a:	4908      	ldr	r1, [pc, #32]	@ (800e12c <LL_ADC_SetAnalogWDMonitChannels+0x58>)
 800e10c:	400a      	ands	r2, r1
 800e10e:	43d2      	mvns	r2, r2
 800e110:	401a      	ands	r2, r3
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	68b9      	ldr	r1, [r7, #8]
 800e116:	400b      	ands	r3, r1
 800e118:	431a      	orrs	r2, r3
 800e11a:	697b      	ldr	r3, [r7, #20]
 800e11c:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 800e11e:	46c0      	nop			@ (mov r8, r8)
 800e120:	46bd      	mov	sp, r7
 800e122:	b006      	add	sp, #24
 800e124:	bd80      	pop	{r7, pc}
 800e126:	46c0      	nop			@ (mov r8, r8)
 800e128:	7cc00000 	.word	0x7cc00000
 800e12c:	7cc7ffff 	.word	0x7cc7ffff

0800e130 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 800e130:	b580      	push	{r7, lr}
 800e132:	b086      	sub	sp, #24
 800e134:	af00      	add	r7, sp, #0
 800e136:	60f8      	str	r0, [r7, #12]
 800e138:	60b9      	str	r1, [r7, #8]
 800e13a:	607a      	str	r2, [r7, #4]
 800e13c:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR,
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	3320      	adds	r3, #32
 800e142:	0018      	movs	r0, r3
 800e144:	68bb      	ldr	r3, [r7, #8]
 800e146:	0d1b      	lsrs	r3, r3, #20
 800e148:	2203      	movs	r2, #3
 800e14a:	401a      	ands	r2, r3
 800e14c:	68bb      	ldr	r3, [r7, #8]
 800e14e:	0d5b      	lsrs	r3, r3, #21
 800e150:	2101      	movs	r1, #1
 800e152:	400b      	ands	r3, r1
 800e154:	18d3      	adds	r3, r2, r3
 800e156:	009b      	lsls	r3, r3, #2
 800e158:	18c3      	adds	r3, r0, r3
 800e15a:	617b      	str	r3, [r7, #20]
                                              >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
                                             + ((ADC_AWD_CR3_REGOFFSET & AWDy)
                                                >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))
                                            );

  MODIFY_REG(*preg,
 800e15c:	697b      	ldr	r3, [r7, #20]
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	4a06      	ldr	r2, [pc, #24]	@ (800e17c <LL_ADC_ConfigAnalogWDThresholds+0x4c>)
 800e162:	401a      	ands	r2, r3
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	0419      	lsls	r1, r3, #16
 800e168:	683b      	ldr	r3, [r7, #0]
 800e16a:	430b      	orrs	r3, r1
 800e16c:	431a      	orrs	r2, r3
 800e16e:	697b      	ldr	r3, [r7, #20]
 800e170:	601a      	str	r2, [r3, #0]
             ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 800e172:	46c0      	nop			@ (mov r8, r8)
 800e174:	46bd      	mov	sp, r7
 800e176:	b006      	add	sp, #24
 800e178:	bd80      	pop	{r7, pc}
 800e17a:	46c0      	nop			@ (mov r8, r8)
 800e17c:	f000f000 	.word	0xf000f000

0800e180 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800e180:	b580      	push	{r7, lr}
 800e182:	b082      	sub	sp, #8
 800e184:	af00      	add	r7, sp, #0
 800e186:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	689b      	ldr	r3, [r3, #8]
 800e18c:	4a05      	ldr	r2, [pc, #20]	@ (800e1a4 <LL_ADC_EnableInternalRegulator+0x24>)
 800e18e:	4013      	ands	r3, r2
 800e190:	2280      	movs	r2, #128	@ 0x80
 800e192:	0552      	lsls	r2, r2, #21
 800e194:	431a      	orrs	r2, r3
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800e19a:	46c0      	nop			@ (mov r8, r8)
 800e19c:	46bd      	mov	sp, r7
 800e19e:	b002      	add	sp, #8
 800e1a0:	bd80      	pop	{r7, pc}
 800e1a2:	46c0      	nop			@ (mov r8, r8)
 800e1a4:	6fffffe8 	.word	0x6fffffe8

0800e1a8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800e1a8:	b580      	push	{r7, lr}
 800e1aa:	b082      	sub	sp, #8
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	689a      	ldr	r2, [r3, #8]
 800e1b4:	2380      	movs	r3, #128	@ 0x80
 800e1b6:	055b      	lsls	r3, r3, #21
 800e1b8:	401a      	ands	r2, r3
 800e1ba:	2380      	movs	r3, #128	@ 0x80
 800e1bc:	055b      	lsls	r3, r3, #21
 800e1be:	429a      	cmp	r2, r3
 800e1c0:	d101      	bne.n	800e1c6 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800e1c2:	2301      	movs	r3, #1
 800e1c4:	e000      	b.n	800e1c8 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800e1c6:	2300      	movs	r3, #0
}
 800e1c8:	0018      	movs	r0, r3
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	b002      	add	sp, #8
 800e1ce:	bd80      	pop	{r7, pc}

0800e1d0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800e1d0:	b580      	push	{r7, lr}
 800e1d2:	b082      	sub	sp, #8
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	689b      	ldr	r3, [r3, #8]
 800e1dc:	4a04      	ldr	r2, [pc, #16]	@ (800e1f0 <LL_ADC_Enable+0x20>)
 800e1de:	4013      	ands	r3, r2
 800e1e0:	2201      	movs	r2, #1
 800e1e2:	431a      	orrs	r2, r3
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800e1e8:	46c0      	nop			@ (mov r8, r8)
 800e1ea:	46bd      	mov	sp, r7
 800e1ec:	b002      	add	sp, #8
 800e1ee:	bd80      	pop	{r7, pc}
 800e1f0:	7fffffe8 	.word	0x7fffffe8

0800e1f4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800e1f4:	b580      	push	{r7, lr}
 800e1f6:	b082      	sub	sp, #8
 800e1f8:	af00      	add	r7, sp, #0
 800e1fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	689b      	ldr	r3, [r3, #8]
 800e200:	4a04      	ldr	r2, [pc, #16]	@ (800e214 <LL_ADC_Disable+0x20>)
 800e202:	4013      	ands	r3, r2
 800e204:	2202      	movs	r2, #2
 800e206:	431a      	orrs	r2, r3
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800e20c:	46c0      	nop			@ (mov r8, r8)
 800e20e:	46bd      	mov	sp, r7
 800e210:	b002      	add	sp, #8
 800e212:	bd80      	pop	{r7, pc}
 800e214:	7fffffe8 	.word	0x7fffffe8

0800e218 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800e218:	b580      	push	{r7, lr}
 800e21a:	b082      	sub	sp, #8
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	689b      	ldr	r3, [r3, #8]
 800e224:	2201      	movs	r2, #1
 800e226:	4013      	ands	r3, r2
 800e228:	2b01      	cmp	r3, #1
 800e22a:	d101      	bne.n	800e230 <LL_ADC_IsEnabled+0x18>
 800e22c:	2301      	movs	r3, #1
 800e22e:	e000      	b.n	800e232 <LL_ADC_IsEnabled+0x1a>
 800e230:	2300      	movs	r3, #0
}
 800e232:	0018      	movs	r0, r3
 800e234:	46bd      	mov	sp, r7
 800e236:	b002      	add	sp, #8
 800e238:	bd80      	pop	{r7, pc}

0800e23a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800e23a:	b580      	push	{r7, lr}
 800e23c:	b082      	sub	sp, #8
 800e23e:	af00      	add	r7, sp, #0
 800e240:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	689b      	ldr	r3, [r3, #8]
 800e246:	2202      	movs	r2, #2
 800e248:	4013      	ands	r3, r2
 800e24a:	2b02      	cmp	r3, #2
 800e24c:	d101      	bne.n	800e252 <LL_ADC_IsDisableOngoing+0x18>
 800e24e:	2301      	movs	r3, #1
 800e250:	e000      	b.n	800e254 <LL_ADC_IsDisableOngoing+0x1a>
 800e252:	2300      	movs	r3, #0
}
 800e254:	0018      	movs	r0, r3
 800e256:	46bd      	mov	sp, r7
 800e258:	b002      	add	sp, #8
 800e25a:	bd80      	pop	{r7, pc}

0800e25c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b082      	sub	sp, #8
 800e260:	af00      	add	r7, sp, #0
 800e262:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	689b      	ldr	r3, [r3, #8]
 800e268:	4a04      	ldr	r2, [pc, #16]	@ (800e27c <LL_ADC_REG_StartConversion+0x20>)
 800e26a:	4013      	ands	r3, r2
 800e26c:	2204      	movs	r2, #4
 800e26e:	431a      	orrs	r2, r3
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800e274:	46c0      	nop			@ (mov r8, r8)
 800e276:	46bd      	mov	sp, r7
 800e278:	b002      	add	sp, #8
 800e27a:	bd80      	pop	{r7, pc}
 800e27c:	7fffffe8 	.word	0x7fffffe8

0800e280 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800e280:	b580      	push	{r7, lr}
 800e282:	b082      	sub	sp, #8
 800e284:	af00      	add	r7, sp, #0
 800e286:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	689b      	ldr	r3, [r3, #8]
 800e28c:	4a04      	ldr	r2, [pc, #16]	@ (800e2a0 <LL_ADC_REG_StopConversion+0x20>)
 800e28e:	4013      	ands	r3, r2
 800e290:	2210      	movs	r2, #16
 800e292:	431a      	orrs	r2, r3
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800e298:	46c0      	nop			@ (mov r8, r8)
 800e29a:	46bd      	mov	sp, r7
 800e29c:	b002      	add	sp, #8
 800e29e:	bd80      	pop	{r7, pc}
 800e2a0:	7fffffe8 	.word	0x7fffffe8

0800e2a4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b082      	sub	sp, #8
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	689b      	ldr	r3, [r3, #8]
 800e2b0:	2204      	movs	r2, #4
 800e2b2:	4013      	ands	r3, r2
 800e2b4:	2b04      	cmp	r3, #4
 800e2b6:	d101      	bne.n	800e2bc <LL_ADC_REG_IsConversionOngoing+0x18>
 800e2b8:	2301      	movs	r3, #1
 800e2ba:	e000      	b.n	800e2be <LL_ADC_REG_IsConversionOngoing+0x1a>
 800e2bc:	2300      	movs	r3, #0
}
 800e2be:	0018      	movs	r0, r3
 800e2c0:	46bd      	mov	sp, r7
 800e2c2:	b002      	add	sp, #8
 800e2c4:	bd80      	pop	{r7, pc}

0800e2c6 <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 800e2c6:	b580      	push	{r7, lr}
 800e2c8:	b082      	sub	sp, #8
 800e2ca:	af00      	add	r7, sp, #0
 800e2cc:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	2280      	movs	r2, #128	@ 0x80
 800e2d2:	601a      	str	r2, [r3, #0]
}
 800e2d4:	46c0      	nop			@ (mov r8, r8)
 800e2d6:	46bd      	mov	sp, r7
 800e2d8:	b002      	add	sp, #8
 800e2da:	bd80      	pop	{r7, pc}

0800e2dc <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 800e2dc:	b580      	push	{r7, lr}
 800e2de:	b082      	sub	sp, #8
 800e2e0:	af00      	add	r7, sp, #0
 800e2e2:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	2280      	movs	r2, #128	@ 0x80
 800e2e8:	0052      	lsls	r2, r2, #1
 800e2ea:	601a      	str	r2, [r3, #0]
}
 800e2ec:	46c0      	nop			@ (mov r8, r8)
 800e2ee:	46bd      	mov	sp, r7
 800e2f0:	b002      	add	sp, #8
 800e2f2:	bd80      	pop	{r7, pc}

0800e2f4 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 800e2f4:	b580      	push	{r7, lr}
 800e2f6:	b082      	sub	sp, #8
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	2280      	movs	r2, #128	@ 0x80
 800e300:	0092      	lsls	r2, r2, #2
 800e302:	601a      	str	r2, [r3, #0]
}
 800e304:	46c0      	nop			@ (mov r8, r8)
 800e306:	46bd      	mov	sp, r7
 800e308:	b002      	add	sp, #8
 800e30a:	bd80      	pop	{r7, pc}

0800e30c <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b082      	sub	sp, #8
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	685b      	ldr	r3, [r3, #4]
 800e318:	2280      	movs	r2, #128	@ 0x80
 800e31a:	431a      	orrs	r2, r3
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	605a      	str	r2, [r3, #4]
}
 800e320:	46c0      	nop			@ (mov r8, r8)
 800e322:	46bd      	mov	sp, r7
 800e324:	b002      	add	sp, #8
 800e326:	bd80      	pop	{r7, pc}

0800e328 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 800e328:	b580      	push	{r7, lr}
 800e32a:	b082      	sub	sp, #8
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	685b      	ldr	r3, [r3, #4]
 800e334:	2280      	movs	r2, #128	@ 0x80
 800e336:	0052      	lsls	r2, r2, #1
 800e338:	431a      	orrs	r2, r3
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	605a      	str	r2, [r3, #4]
}
 800e33e:	46c0      	nop			@ (mov r8, r8)
 800e340:	46bd      	mov	sp, r7
 800e342:	b002      	add	sp, #8
 800e344:	bd80      	pop	{r7, pc}

0800e346 <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 800e346:	b580      	push	{r7, lr}
 800e348:	b082      	sub	sp, #8
 800e34a:	af00      	add	r7, sp, #0
 800e34c:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	685b      	ldr	r3, [r3, #4]
 800e352:	2280      	movs	r2, #128	@ 0x80
 800e354:	0092      	lsls	r2, r2, #2
 800e356:	431a      	orrs	r2, r3
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	605a      	str	r2, [r3, #4]
}
 800e35c:	46c0      	nop			@ (mov r8, r8)
 800e35e:	46bd      	mov	sp, r7
 800e360:	b002      	add	sp, #8
 800e362:	bd80      	pop	{r7, pc}

0800e364 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b082      	sub	sp, #8
 800e368:	af00      	add	r7, sp, #0
 800e36a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	685b      	ldr	r3, [r3, #4]
 800e370:	2280      	movs	r2, #128	@ 0x80
 800e372:	4393      	bics	r3, r2
 800e374:	001a      	movs	r2, r3
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	605a      	str	r2, [r3, #4]
}
 800e37a:	46c0      	nop			@ (mov r8, r8)
 800e37c:	46bd      	mov	sp, r7
 800e37e:	b002      	add	sp, #8
 800e380:	bd80      	pop	{r7, pc}
	...

0800e384 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 800e384:	b580      	push	{r7, lr}
 800e386:	b082      	sub	sp, #8
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	685b      	ldr	r3, [r3, #4]
 800e390:	4a03      	ldr	r2, [pc, #12]	@ (800e3a0 <LL_ADC_DisableIT_AWD2+0x1c>)
 800e392:	401a      	ands	r2, r3
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	605a      	str	r2, [r3, #4]
}
 800e398:	46c0      	nop			@ (mov r8, r8)
 800e39a:	46bd      	mov	sp, r7
 800e39c:	b002      	add	sp, #8
 800e39e:	bd80      	pop	{r7, pc}
 800e3a0:	fffffeff 	.word	0xfffffeff

0800e3a4 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 800e3a4:	b580      	push	{r7, lr}
 800e3a6:	b082      	sub	sp, #8
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	685b      	ldr	r3, [r3, #4]
 800e3b0:	4a03      	ldr	r2, [pc, #12]	@ (800e3c0 <LL_ADC_DisableIT_AWD3+0x1c>)
 800e3b2:	401a      	ands	r2, r3
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	605a      	str	r2, [r3, #4]
}
 800e3b8:	46c0      	nop			@ (mov r8, r8)
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	b002      	add	sp, #8
 800e3be:	bd80      	pop	{r7, pc}
 800e3c0:	fffffdff 	.word	0xfffffdff

0800e3c4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800e3c4:	b580      	push	{r7, lr}
 800e3c6:	b088      	sub	sp, #32
 800e3c8:	af00      	add	r7, sp, #0
 800e3ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800e3cc:	231f      	movs	r3, #31
 800e3ce:	18fb      	adds	r3, r7, r3
 800e3d0:	2200      	movs	r2, #0
 800e3d2:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 800e3d4:	2300      	movs	r3, #0
 800e3d6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 800e3d8:	2300      	movs	r3, #0
 800e3da:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800e3dc:	2300      	movs	r3, #0
 800e3de:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d101      	bne.n	800e3ea <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800e3e6:	2301      	movs	r3, #1
 800e3e8:	e17f      	b.n	800e6ea <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d10a      	bne.n	800e408 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	0018      	movs	r0, r3
 800e3f6:	f7f6 fa5f 	bl	80048b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	2200      	movs	r2, #0
 800e3fe:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	2254      	movs	r2, #84	@ 0x54
 800e404:	2100      	movs	r1, #0
 800e406:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	0018      	movs	r0, r3
 800e40e:	f7ff fecb 	bl	800e1a8 <LL_ADC_IsInternalRegulatorEnabled>
 800e412:	1e03      	subs	r3, r0, #0
 800e414:	d115      	bne.n	800e442 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	0018      	movs	r0, r3
 800e41c:	f7ff feb0 	bl	800e180 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800e420:	4bb4      	ldr	r3, [pc, #720]	@ (800e6f4 <HAL_ADC_Init+0x330>)
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	49b4      	ldr	r1, [pc, #720]	@ (800e6f8 <HAL_ADC_Init+0x334>)
 800e426:	0018      	movs	r0, r3
 800e428:	f7f1 fe94 	bl	8000154 <__udivsi3>
 800e42c:	0003      	movs	r3, r0
 800e42e:	3301      	adds	r3, #1
 800e430:	005b      	lsls	r3, r3, #1
 800e432:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800e434:	e002      	b.n	800e43c <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	3b01      	subs	r3, #1
 800e43a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d1f9      	bne.n	800e436 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	0018      	movs	r0, r3
 800e448:	f7ff feae 	bl	800e1a8 <LL_ADC_IsInternalRegulatorEnabled>
 800e44c:	1e03      	subs	r3, r0, #0
 800e44e:	d10f      	bne.n	800e470 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e454:	2210      	movs	r2, #16
 800e456:	431a      	orrs	r2, r3
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e460:	2201      	movs	r2, #1
 800e462:	431a      	orrs	r2, r3
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800e468:	231f      	movs	r3, #31
 800e46a:	18fb      	adds	r3, r7, r3
 800e46c:	2201      	movs	r2, #1
 800e46e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	0018      	movs	r0, r3
 800e476:	f7ff ff15 	bl	800e2a4 <LL_ADC_REG_IsConversionOngoing>
 800e47a:	0003      	movs	r3, r0
 800e47c:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e482:	2210      	movs	r2, #16
 800e484:	4013      	ands	r3, r2
 800e486:	d000      	beq.n	800e48a <HAL_ADC_Init+0xc6>
 800e488:	e122      	b.n	800e6d0 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800e48a:	693b      	ldr	r3, [r7, #16]
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d000      	beq.n	800e492 <HAL_ADC_Init+0xce>
 800e490:	e11e      	b.n	800e6d0 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e496:	4a99      	ldr	r2, [pc, #612]	@ (800e6fc <HAL_ADC_Init+0x338>)
 800e498:	4013      	ands	r3, r2
 800e49a:	2202      	movs	r2, #2
 800e49c:	431a      	orrs	r2, r3
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	0018      	movs	r0, r3
 800e4a8:	f7ff feb6 	bl	800e218 <LL_ADC_IsEnabled>
 800e4ac:	1e03      	subs	r3, r0, #0
 800e4ae:	d000      	beq.n	800e4b2 <HAL_ADC_Init+0xee>
 800e4b0:	e0ad      	b.n	800e60e <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	7e1b      	ldrb	r3, [r3, #24]
 800e4ba:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800e4bc:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	7e5b      	ldrb	r3, [r3, #25]
 800e4c2:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800e4c4:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	7e9b      	ldrb	r3, [r3, #26]
 800e4ca:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800e4cc:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d002      	beq.n	800e4dc <HAL_ADC_Init+0x118>
 800e4d6:	2380      	movs	r3, #128	@ 0x80
 800e4d8:	015b      	lsls	r3, r3, #5
 800e4da:	e000      	b.n	800e4de <HAL_ADC_Init+0x11a>
 800e4dc:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800e4de:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800e4e4:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	691b      	ldr	r3, [r3, #16]
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	da04      	bge.n	800e4f8 <HAL_ADC_Init+0x134>
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	691b      	ldr	r3, [r3, #16]
 800e4f2:	005b      	lsls	r3, r3, #1
 800e4f4:	085b      	lsrs	r3, r3, #1
 800e4f6:	e001      	b.n	800e4fc <HAL_ADC_Init+0x138>
 800e4f8:	2380      	movs	r3, #128	@ 0x80
 800e4fa:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800e4fc:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	212c      	movs	r1, #44	@ 0x2c
 800e502:	5c5b      	ldrb	r3, [r3, r1]
 800e504:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800e506:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800e508:	69ba      	ldr	r2, [r7, #24]
 800e50a:	4313      	orrs	r3, r2
 800e50c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	2220      	movs	r2, #32
 800e512:	5c9b      	ldrb	r3, [r3, r2]
 800e514:	2b01      	cmp	r3, #1
 800e516:	d115      	bne.n	800e544 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	7e9b      	ldrb	r3, [r3, #26]
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d105      	bne.n	800e52c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 800e520:	69bb      	ldr	r3, [r7, #24]
 800e522:	2280      	movs	r2, #128	@ 0x80
 800e524:	0252      	lsls	r2, r2, #9
 800e526:	4313      	orrs	r3, r2
 800e528:	61bb      	str	r3, [r7, #24]
 800e52a:	e00b      	b.n	800e544 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e530:	2220      	movs	r2, #32
 800e532:	431a      	orrs	r2, r3
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e53c:	2201      	movs	r2, #1
 800e53e:	431a      	orrs	r2, r3
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d00a      	beq.n	800e562 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e550:	23e0      	movs	r3, #224	@ 0xe0
 800e552:	005b      	lsls	r3, r3, #1
 800e554:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800e55a:	4313      	orrs	r3, r2
 800e55c:	69ba      	ldr	r2, [r7, #24]
 800e55e:	4313      	orrs	r3, r2
 800e560:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	68db      	ldr	r3, [r3, #12]
 800e568:	4a65      	ldr	r2, [pc, #404]	@ (800e700 <HAL_ADC_Init+0x33c>)
 800e56a:	4013      	ands	r3, r2
 800e56c:	0019      	movs	r1, r3
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	69ba      	ldr	r2, [r7, #24]
 800e574:	430a      	orrs	r2, r1
 800e576:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	685b      	ldr	r3, [r3, #4]
 800e57c:	0f9b      	lsrs	r3, r3, #30
 800e57e:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800e584:	4313      	orrs	r3, r2
 800e586:	697a      	ldr	r2, [r7, #20]
 800e588:	4313      	orrs	r3, r2
 800e58a:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	223c      	movs	r2, #60	@ 0x3c
 800e590:	5c9b      	ldrb	r3, [r3, r2]
 800e592:	2b01      	cmp	r3, #1
 800e594:	d111      	bne.n	800e5ba <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	685b      	ldr	r3, [r3, #4]
 800e59a:	0f9b      	lsrs	r3, r3, #30
 800e59c:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800e5a2:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 800e5a8:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800e5ae:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800e5b0:	697b      	ldr	r3, [r7, #20]
 800e5b2:	4313      	orrs	r3, r2
 800e5b4:	2201      	movs	r2, #1
 800e5b6:	4313      	orrs	r3, r2
 800e5b8:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	691b      	ldr	r3, [r3, #16]
 800e5c0:	4a50      	ldr	r2, [pc, #320]	@ (800e704 <HAL_ADC_Init+0x340>)
 800e5c2:	4013      	ands	r3, r2
 800e5c4:	0019      	movs	r1, r3
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	697a      	ldr	r2, [r7, #20]
 800e5cc:	430a      	orrs	r2, r1
 800e5ce:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	685a      	ldr	r2, [r3, #4]
 800e5d4:	23c0      	movs	r3, #192	@ 0xc0
 800e5d6:	061b      	lsls	r3, r3, #24
 800e5d8:	429a      	cmp	r2, r3
 800e5da:	d018      	beq.n	800e60e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800e5e0:	2380      	movs	r3, #128	@ 0x80
 800e5e2:	05db      	lsls	r3, r3, #23
 800e5e4:	429a      	cmp	r2, r3
 800e5e6:	d012      	beq.n	800e60e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800e5ec:	2380      	movs	r3, #128	@ 0x80
 800e5ee:	061b      	lsls	r3, r3, #24
 800e5f0:	429a      	cmp	r2, r3
 800e5f2:	d00c      	beq.n	800e60e <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800e5f4:	4b44      	ldr	r3, [pc, #272]	@ (800e708 <HAL_ADC_Init+0x344>)
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	4a44      	ldr	r2, [pc, #272]	@ (800e70c <HAL_ADC_Init+0x348>)
 800e5fa:	4013      	ands	r3, r2
 800e5fc:	0019      	movs	r1, r3
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	685a      	ldr	r2, [r3, #4]
 800e602:	23f0      	movs	r3, #240	@ 0xf0
 800e604:	039b      	lsls	r3, r3, #14
 800e606:	401a      	ands	r2, r3
 800e608:	4b3f      	ldr	r3, [pc, #252]	@ (800e708 <HAL_ADC_Init+0x344>)
 800e60a:	430a      	orrs	r2, r1
 800e60c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	6818      	ldr	r0, [r3, #0]
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e616:	001a      	movs	r2, r3
 800e618:	2100      	movs	r1, #0
 800e61a:	f7ff fcaa 	bl	800df72 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	6818      	ldr	r0, [r3, #0]
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e626:	493a      	ldr	r1, [pc, #232]	@ (800e710 <HAL_ADC_Init+0x34c>)
 800e628:	001a      	movs	r2, r3
 800e62a:	f7ff fca2 	bl	800df72 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	691b      	ldr	r3, [r3, #16]
 800e632:	2b00      	cmp	r3, #0
 800e634:	d109      	bne.n	800e64a <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	2110      	movs	r1, #16
 800e642:	4249      	negs	r1, r1
 800e644:	430a      	orrs	r2, r1
 800e646:	629a      	str	r2, [r3, #40]	@ 0x28
 800e648:	e018      	b.n	800e67c <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	691a      	ldr	r2, [r3, #16]
 800e64e:	2380      	movs	r3, #128	@ 0x80
 800e650:	039b      	lsls	r3, r3, #14
 800e652:	429a      	cmp	r2, r3
 800e654:	d112      	bne.n	800e67c <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	69db      	ldr	r3, [r3, #28]
 800e660:	3b01      	subs	r3, #1
 800e662:	009b      	lsls	r3, r3, #2
 800e664:	221c      	movs	r2, #28
 800e666:	4013      	ands	r3, r2
 800e668:	2210      	movs	r2, #16
 800e66a:	4252      	negs	r2, r2
 800e66c:	409a      	lsls	r2, r3
 800e66e:	0011      	movs	r1, r2
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	430a      	orrs	r2, r1
 800e67a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	2100      	movs	r1, #0
 800e682:	0018      	movs	r0, r3
 800e684:	f7ff fc92 	bl	800dfac <LL_ADC_GetSamplingTimeCommonChannels>
 800e688:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800e68e:	429a      	cmp	r2, r3
 800e690:	d10b      	bne.n	800e6aa <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	2200      	movs	r2, #0
 800e696:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e69c:	2203      	movs	r2, #3
 800e69e:	4393      	bics	r3, r2
 800e6a0:	2201      	movs	r2, #1
 800e6a2:	431a      	orrs	r2, r3
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800e6a8:	e01c      	b.n	800e6e4 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e6ae:	2212      	movs	r2, #18
 800e6b0:	4393      	bics	r3, r2
 800e6b2:	2210      	movs	r2, #16
 800e6b4:	431a      	orrs	r2, r3
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e6be:	2201      	movs	r2, #1
 800e6c0:	431a      	orrs	r2, r3
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800e6c6:	231f      	movs	r3, #31
 800e6c8:	18fb      	adds	r3, r7, r3
 800e6ca:	2201      	movs	r2, #1
 800e6cc:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800e6ce:	e009      	b.n	800e6e4 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e6d4:	2210      	movs	r2, #16
 800e6d6:	431a      	orrs	r2, r3
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800e6dc:	231f      	movs	r3, #31
 800e6de:	18fb      	adds	r3, r7, r3
 800e6e0:	2201      	movs	r2, #1
 800e6e2:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800e6e4:	231f      	movs	r3, #31
 800e6e6:	18fb      	adds	r3, r7, r3
 800e6e8:	781b      	ldrb	r3, [r3, #0]
}
 800e6ea:	0018      	movs	r0, r3
 800e6ec:	46bd      	mov	sp, r7
 800e6ee:	b008      	add	sp, #32
 800e6f0:	bd80      	pop	{r7, pc}
 800e6f2:	46c0      	nop			@ (mov r8, r8)
 800e6f4:	20000000 	.word	0x20000000
 800e6f8:	00030d40 	.word	0x00030d40
 800e6fc:	fffffefd 	.word	0xfffffefd
 800e700:	ffde0201 	.word	0xffde0201
 800e704:	1ffffc02 	.word	0x1ffffc02
 800e708:	40012708 	.word	0x40012708
 800e70c:	ffc3ffff 	.word	0xffc3ffff
 800e710:	7fffff04 	.word	0x7fffff04

0800e714 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800e714:	b5b0      	push	{r4, r5, r7, lr}
 800e716:	b084      	sub	sp, #16
 800e718:	af00      	add	r7, sp, #0
 800e71a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	0018      	movs	r0, r3
 800e722:	f7ff fdbf 	bl	800e2a4 <LL_ADC_REG_IsConversionOngoing>
 800e726:	1e03      	subs	r3, r0, #0
 800e728:	d135      	bne.n	800e796 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	2254      	movs	r2, #84	@ 0x54
 800e72e:	5c9b      	ldrb	r3, [r3, r2]
 800e730:	2b01      	cmp	r3, #1
 800e732:	d101      	bne.n	800e738 <HAL_ADC_Start+0x24>
 800e734:	2302      	movs	r3, #2
 800e736:	e035      	b.n	800e7a4 <HAL_ADC_Start+0x90>
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	2254      	movs	r2, #84	@ 0x54
 800e73c:	2101      	movs	r1, #1
 800e73e:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800e740:	250f      	movs	r5, #15
 800e742:	197c      	adds	r4, r7, r5
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	0018      	movs	r0, r3
 800e748:	f000 fde8 	bl	800f31c <ADC_Enable>
 800e74c:	0003      	movs	r3, r0
 800e74e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800e750:	197b      	adds	r3, r7, r5
 800e752:	781b      	ldrb	r3, [r3, #0]
 800e754:	2b00      	cmp	r3, #0
 800e756:	d119      	bne.n	800e78c <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e75c:	4a13      	ldr	r2, [pc, #76]	@ (800e7ac <HAL_ADC_Start+0x98>)
 800e75e:	4013      	ands	r3, r2
 800e760:	2280      	movs	r2, #128	@ 0x80
 800e762:	0052      	lsls	r2, r2, #1
 800e764:	431a      	orrs	r2, r3
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	2200      	movs	r2, #0
 800e76e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	221c      	movs	r2, #28
 800e776:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	2254      	movs	r2, #84	@ 0x54
 800e77c:	2100      	movs	r1, #0
 800e77e:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	0018      	movs	r0, r3
 800e786:	f7ff fd69 	bl	800e25c <LL_ADC_REG_StartConversion>
 800e78a:	e008      	b.n	800e79e <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	2254      	movs	r2, #84	@ 0x54
 800e790:	2100      	movs	r1, #0
 800e792:	5499      	strb	r1, [r3, r2]
 800e794:	e003      	b.n	800e79e <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800e796:	230f      	movs	r3, #15
 800e798:	18fb      	adds	r3, r7, r3
 800e79a:	2202      	movs	r2, #2
 800e79c:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800e79e:	230f      	movs	r3, #15
 800e7a0:	18fb      	adds	r3, r7, r3
 800e7a2:	781b      	ldrb	r3, [r3, #0]
}
 800e7a4:	0018      	movs	r0, r3
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	b004      	add	sp, #16
 800e7aa:	bdb0      	pop	{r4, r5, r7, pc}
 800e7ac:	fffff0fe 	.word	0xfffff0fe

0800e7b0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800e7b0:	b5b0      	push	{r4, r5, r7, lr}
 800e7b2:	b084      	sub	sp, #16
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	2254      	movs	r2, #84	@ 0x54
 800e7bc:	5c9b      	ldrb	r3, [r3, r2]
 800e7be:	2b01      	cmp	r3, #1
 800e7c0:	d101      	bne.n	800e7c6 <HAL_ADC_Stop+0x16>
 800e7c2:	2302      	movs	r3, #2
 800e7c4:	e029      	b.n	800e81a <HAL_ADC_Stop+0x6a>
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	2254      	movs	r2, #84	@ 0x54
 800e7ca:	2101      	movs	r1, #1
 800e7cc:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800e7ce:	250f      	movs	r5, #15
 800e7d0:	197c      	adds	r4, r7, r5
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	0018      	movs	r0, r3
 800e7d6:	f000 fd5f 	bl	800f298 <ADC_ConversionStop>
 800e7da:	0003      	movs	r3, r0
 800e7dc:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800e7de:	197b      	adds	r3, r7, r5
 800e7e0:	781b      	ldrb	r3, [r3, #0]
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d112      	bne.n	800e80c <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800e7e6:	197c      	adds	r4, r7, r5
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	0018      	movs	r0, r3
 800e7ec:	f000 fe1c 	bl	800f428 <ADC_Disable>
 800e7f0:	0003      	movs	r3, r0
 800e7f2:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800e7f4:	197b      	adds	r3, r7, r5
 800e7f6:	781b      	ldrb	r3, [r3, #0]
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d107      	bne.n	800e80c <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e800:	4a08      	ldr	r2, [pc, #32]	@ (800e824 <HAL_ADC_Stop+0x74>)
 800e802:	4013      	ands	r3, r2
 800e804:	2201      	movs	r2, #1
 800e806:	431a      	orrs	r2, r3
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	2254      	movs	r2, #84	@ 0x54
 800e810:	2100      	movs	r1, #0
 800e812:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800e814:	230f      	movs	r3, #15
 800e816:	18fb      	adds	r3, r7, r3
 800e818:	781b      	ldrb	r3, [r3, #0]
}
 800e81a:	0018      	movs	r0, r3
 800e81c:	46bd      	mov	sp, r7
 800e81e:	b004      	add	sp, #16
 800e820:	bdb0      	pop	{r4, r5, r7, pc}
 800e822:	46c0      	nop			@ (mov r8, r8)
 800e824:	fffffefe 	.word	0xfffffefe

0800e828 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800e828:	b580      	push	{r7, lr}
 800e82a:	b084      	sub	sp, #16
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	6078      	str	r0, [r7, #4]
 800e830:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	695b      	ldr	r3, [r3, #20]
 800e836:	2b08      	cmp	r3, #8
 800e838:	d102      	bne.n	800e840 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800e83a:	2308      	movs	r3, #8
 800e83c:	60fb      	str	r3, [r7, #12]
 800e83e:	e00f      	b.n	800e860 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	68db      	ldr	r3, [r3, #12]
 800e846:	2201      	movs	r2, #1
 800e848:	4013      	ands	r3, r2
 800e84a:	d007      	beq.n	800e85c <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e850:	2220      	movs	r2, #32
 800e852:	431a      	orrs	r2, r3
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800e858:	2301      	movs	r3, #1
 800e85a:	e072      	b.n	800e942 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 800e85c:	2304      	movs	r3, #4
 800e85e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800e860:	f7ff fb38 	bl	800ded4 <HAL_GetTick>
 800e864:	0003      	movs	r3, r0
 800e866:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800e868:	e01f      	b.n	800e8aa <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800e86a:	683b      	ldr	r3, [r7, #0]
 800e86c:	3301      	adds	r3, #1
 800e86e:	d01c      	beq.n	800e8aa <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800e870:	f7ff fb30 	bl	800ded4 <HAL_GetTick>
 800e874:	0002      	movs	r2, r0
 800e876:	68bb      	ldr	r3, [r7, #8]
 800e878:	1ad3      	subs	r3, r2, r3
 800e87a:	683a      	ldr	r2, [r7, #0]
 800e87c:	429a      	cmp	r2, r3
 800e87e:	d302      	bcc.n	800e886 <HAL_ADC_PollForConversion+0x5e>
 800e880:	683b      	ldr	r3, [r7, #0]
 800e882:	2b00      	cmp	r3, #0
 800e884:	d111      	bne.n	800e8aa <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	68fa      	ldr	r2, [r7, #12]
 800e88e:	4013      	ands	r3, r2
 800e890:	d10b      	bne.n	800e8aa <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e896:	2204      	movs	r2, #4
 800e898:	431a      	orrs	r2, r3
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	2254      	movs	r2, #84	@ 0x54
 800e8a2:	2100      	movs	r1, #0
 800e8a4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800e8a6:	2303      	movs	r3, #3
 800e8a8:	e04b      	b.n	800e942 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	68fa      	ldr	r2, [r7, #12]
 800e8b2:	4013      	ands	r3, r2
 800e8b4:	d0d9      	beq.n	800e86a <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e8ba:	2280      	movs	r2, #128	@ 0x80
 800e8bc:	0092      	lsls	r2, r2, #2
 800e8be:	431a      	orrs	r2, r3
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	0018      	movs	r0, r3
 800e8ca:	f7ff fb86 	bl	800dfda <LL_ADC_REG_IsTriggerSourceSWStart>
 800e8ce:	1e03      	subs	r3, r0, #0
 800e8d0:	d02e      	beq.n	800e930 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	7e9b      	ldrb	r3, [r3, #26]
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d12a      	bne.n	800e930 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	2208      	movs	r2, #8
 800e8e2:	4013      	ands	r3, r2
 800e8e4:	2b08      	cmp	r3, #8
 800e8e6:	d123      	bne.n	800e930 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	0018      	movs	r0, r3
 800e8ee:	f7ff fcd9 	bl	800e2a4 <LL_ADC_REG_IsConversionOngoing>
 800e8f2:	1e03      	subs	r3, r0, #0
 800e8f4:	d110      	bne.n	800e918 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	685a      	ldr	r2, [r3, #4]
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	210c      	movs	r1, #12
 800e902:	438a      	bics	r2, r1
 800e904:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e90a:	4a10      	ldr	r2, [pc, #64]	@ (800e94c <HAL_ADC_PollForConversion+0x124>)
 800e90c:	4013      	ands	r3, r2
 800e90e:	2201      	movs	r2, #1
 800e910:	431a      	orrs	r2, r3
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	659a      	str	r2, [r3, #88]	@ 0x58
 800e916:	e00b      	b.n	800e930 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e91c:	2220      	movs	r2, #32
 800e91e:	431a      	orrs	r2, r3
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e928:	2201      	movs	r2, #1
 800e92a:	431a      	orrs	r2, r3
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	7e1b      	ldrb	r3, [r3, #24]
 800e934:	2b00      	cmp	r3, #0
 800e936:	d103      	bne.n	800e940 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	220c      	movs	r2, #12
 800e93e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e940:	2300      	movs	r3, #0
}
 800e942:	0018      	movs	r0, r3
 800e944:	46bd      	mov	sp, r7
 800e946:	b004      	add	sp, #16
 800e948:	bd80      	pop	{r7, pc}
 800e94a:	46c0      	nop			@ (mov r8, r8)
 800e94c:	fffffefe 	.word	0xfffffefe

0800e950 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800e950:	b580      	push	{r7, lr}
 800e952:	b082      	sub	sp, #8
 800e954:	af00      	add	r7, sp, #0
 800e956:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800e95e:	0018      	movs	r0, r3
 800e960:	46bd      	mov	sp, r7
 800e962:	b002      	add	sp, #8
 800e964:	bd80      	pop	{r7, pc}
	...

0800e968 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800e968:	b580      	push	{r7, lr}
 800e96a:	b086      	sub	sp, #24
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800e970:	2300      	movs	r3, #0
 800e972:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	685b      	ldr	r3, [r3, #4]
 800e982:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800e984:	693b      	ldr	r3, [r7, #16]
 800e986:	2202      	movs	r2, #2
 800e988:	4013      	ands	r3, r2
 800e98a:	d017      	beq.n	800e9bc <HAL_ADC_IRQHandler+0x54>
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	2202      	movs	r2, #2
 800e990:	4013      	ands	r3, r2
 800e992:	d013      	beq.n	800e9bc <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e998:	2210      	movs	r2, #16
 800e99a:	4013      	ands	r3, r2
 800e99c:	d106      	bne.n	800e9ac <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e9a2:	2280      	movs	r2, #128	@ 0x80
 800e9a4:	0112      	lsls	r2, r2, #4
 800e9a6:	431a      	orrs	r2, r3
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	0018      	movs	r0, r3
 800e9b0:	f000 ff40 	bl	800f834 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	2202      	movs	r2, #2
 800e9ba:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800e9bc:	693b      	ldr	r3, [r7, #16]
 800e9be:	2204      	movs	r2, #4
 800e9c0:	4013      	ands	r3, r2
 800e9c2:	d003      	beq.n	800e9cc <HAL_ADC_IRQHandler+0x64>
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	2204      	movs	r2, #4
 800e9c8:	4013      	ands	r3, r2
 800e9ca:	d107      	bne.n	800e9dc <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800e9cc:	693b      	ldr	r3, [r7, #16]
 800e9ce:	2208      	movs	r2, #8
 800e9d0:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800e9d2:	d04d      	beq.n	800ea70 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	2208      	movs	r2, #8
 800e9d8:	4013      	ands	r3, r2
 800e9da:	d049      	beq.n	800ea70 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e9e0:	2210      	movs	r2, #16
 800e9e2:	4013      	ands	r3, r2
 800e9e4:	d106      	bne.n	800e9f4 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e9ea:	2280      	movs	r2, #128	@ 0x80
 800e9ec:	0092      	lsls	r2, r2, #2
 800e9ee:	431a      	orrs	r2, r3
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	0018      	movs	r0, r3
 800e9fa:	f7ff faee 	bl	800dfda <LL_ADC_REG_IsTriggerSourceSWStart>
 800e9fe:	1e03      	subs	r3, r0, #0
 800ea00:	d02e      	beq.n	800ea60 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	7e9b      	ldrb	r3, [r3, #26]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d12a      	bne.n	800ea60 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	2208      	movs	r2, #8
 800ea12:	4013      	ands	r3, r2
 800ea14:	2b08      	cmp	r3, #8
 800ea16:	d123      	bne.n	800ea60 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	0018      	movs	r0, r3
 800ea1e:	f7ff fc41 	bl	800e2a4 <LL_ADC_REG_IsConversionOngoing>
 800ea22:	1e03      	subs	r3, r0, #0
 800ea24:	d110      	bne.n	800ea48 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	685a      	ldr	r2, [r3, #4]
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	210c      	movs	r1, #12
 800ea32:	438a      	bics	r2, r1
 800ea34:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea3a:	4a6f      	ldr	r2, [pc, #444]	@ (800ebf8 <HAL_ADC_IRQHandler+0x290>)
 800ea3c:	4013      	ands	r3, r2
 800ea3e:	2201      	movs	r2, #1
 800ea40:	431a      	orrs	r2, r3
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	659a      	str	r2, [r3, #88]	@ 0x58
 800ea46:	e00b      	b.n	800ea60 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea4c:	2220      	movs	r2, #32
 800ea4e:	431a      	orrs	r2, r3
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ea58:	2201      	movs	r2, #1
 800ea5a:	431a      	orrs	r2, r3
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	0018      	movs	r0, r3
 800ea64:	f000 f8ca 	bl	800ebfc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	220c      	movs	r2, #12
 800ea6e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800ea70:	693b      	ldr	r3, [r7, #16]
 800ea72:	2280      	movs	r2, #128	@ 0x80
 800ea74:	4013      	ands	r3, r2
 800ea76:	d012      	beq.n	800ea9e <HAL_ADC_IRQHandler+0x136>
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	2280      	movs	r2, #128	@ 0x80
 800ea7c:	4013      	ands	r3, r2
 800ea7e:	d00e      	beq.n	800ea9e <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea84:	2280      	movs	r2, #128	@ 0x80
 800ea86:	0252      	lsls	r2, r2, #9
 800ea88:	431a      	orrs	r2, r3
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	0018      	movs	r0, r3
 800ea92:	f000 f8bb 	bl	800ec0c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	2280      	movs	r2, #128	@ 0x80
 800ea9c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800ea9e:	693a      	ldr	r2, [r7, #16]
 800eaa0:	2380      	movs	r3, #128	@ 0x80
 800eaa2:	005b      	lsls	r3, r3, #1
 800eaa4:	4013      	ands	r3, r2
 800eaa6:	d014      	beq.n	800ead2 <HAL_ADC_IRQHandler+0x16a>
 800eaa8:	68fa      	ldr	r2, [r7, #12]
 800eaaa:	2380      	movs	r3, #128	@ 0x80
 800eaac:	005b      	lsls	r3, r3, #1
 800eaae:	4013      	ands	r3, r2
 800eab0:	d00f      	beq.n	800ead2 <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eab6:	2280      	movs	r2, #128	@ 0x80
 800eab8:	0292      	lsls	r2, r2, #10
 800eaba:	431a      	orrs	r2, r3
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	0018      	movs	r0, r3
 800eac4:	f000 fea6 	bl	800f814 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	2280      	movs	r2, #128	@ 0x80
 800eace:	0052      	lsls	r2, r2, #1
 800ead0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800ead2:	693a      	ldr	r2, [r7, #16]
 800ead4:	2380      	movs	r3, #128	@ 0x80
 800ead6:	009b      	lsls	r3, r3, #2
 800ead8:	4013      	ands	r3, r2
 800eada:	d014      	beq.n	800eb06 <HAL_ADC_IRQHandler+0x19e>
 800eadc:	68fa      	ldr	r2, [r7, #12]
 800eade:	2380      	movs	r3, #128	@ 0x80
 800eae0:	009b      	lsls	r3, r3, #2
 800eae2:	4013      	ands	r3, r2
 800eae4:	d00f      	beq.n	800eb06 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eaea:	2280      	movs	r2, #128	@ 0x80
 800eaec:	02d2      	lsls	r2, r2, #11
 800eaee:	431a      	orrs	r2, r3
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	0018      	movs	r0, r3
 800eaf8:	f000 fe94 	bl	800f824 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	2280      	movs	r2, #128	@ 0x80
 800eb02:	0092      	lsls	r2, r2, #2
 800eb04:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800eb06:	693b      	ldr	r3, [r7, #16]
 800eb08:	2210      	movs	r2, #16
 800eb0a:	4013      	ands	r3, r2
 800eb0c:	d02b      	beq.n	800eb66 <HAL_ADC_IRQHandler+0x1fe>
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	2210      	movs	r2, #16
 800eb12:	4013      	ands	r3, r2
 800eb14:	d027      	beq.n	800eb66 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d102      	bne.n	800eb24 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 800eb1e:	2301      	movs	r3, #1
 800eb20:	617b      	str	r3, [r7, #20]
 800eb22:	e008      	b.n	800eb36 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	0018      	movs	r0, r3
 800eb2a:	f7ff faaa 	bl	800e082 <LL_ADC_REG_GetDMATransfer>
 800eb2e:	1e03      	subs	r3, r0, #0
 800eb30:	d001      	beq.n	800eb36 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 800eb32:	2301      	movs	r3, #1
 800eb34:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 800eb36:	697b      	ldr	r3, [r7, #20]
 800eb38:	2b01      	cmp	r3, #1
 800eb3a:	d110      	bne.n	800eb5e <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb40:	2280      	movs	r2, #128	@ 0x80
 800eb42:	00d2      	lsls	r2, r2, #3
 800eb44:	431a      	orrs	r2, r3
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eb4e:	2202      	movs	r2, #2
 800eb50:	431a      	orrs	r2, r3
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	0018      	movs	r0, r3
 800eb5a:	f000 f85f 	bl	800ec1c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	2210      	movs	r2, #16
 800eb64:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check ADC Ready flag ========== */
  if (((tmp_isr & ADC_FLAG_RDY) == ADC_FLAG_RDY) && ((tmp_ier & ADC_IT_RDY) == ADC_IT_RDY))
 800eb66:	693b      	ldr	r3, [r7, #16]
 800eb68:	2201      	movs	r2, #1
 800eb6a:	4013      	ands	r3, r2
 800eb6c:	d01a      	beq.n	800eba4 <HAL_ADC_IRQHandler+0x23c>
 800eb6e:	68fb      	ldr	r3, [r7, #12]
 800eb70:	2201      	movs	r2, #1
 800eb72:	4013      	ands	r3, r2
 800eb74:	d016      	beq.n	800eba4 <HAL_ADC_IRQHandler+0x23c>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb7a:	2210      	movs	r2, #16
 800eb7c:	4013      	ands	r3, r2
 800eb7e:	d105      	bne.n	800eb8c <HAL_ADC_IRQHandler+0x224>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb84:	2201      	movs	r2, #1
 800eb86:	431a      	orrs	r2, r3
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* ADC Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ADCReadyCallback(hadc);
#else
    HAL_ADC_ADCReadyCallback(hadc);
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	0018      	movs	r0, r3
 800eb90:	f000 f854 	bl	800ec3c <HAL_ADC_ADCReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Leave ADRDY flag up (used by HAL), disable interrupt source instead */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_RDY);
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	685a      	ldr	r2, [r3, #4]
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	2101      	movs	r1, #1
 800eba0:	438a      	bics	r2, r1
 800eba2:	605a      	str	r2, [r3, #4]
  }

  /* ========== Check End of Calibration flag ========== */
  if (((tmp_isr & ADC_FLAG_EOCAL) == ADC_FLAG_EOCAL) && ((tmp_ier & ADC_IT_EOCAL) == ADC_IT_EOCAL))
 800eba4:	693a      	ldr	r2, [r7, #16]
 800eba6:	2380      	movs	r3, #128	@ 0x80
 800eba8:	011b      	lsls	r3, r3, #4
 800ebaa:	4013      	ands	r3, r2
 800ebac:	d00d      	beq.n	800ebca <HAL_ADC_IRQHandler+0x262>
 800ebae:	68fa      	ldr	r2, [r7, #12]
 800ebb0:	2380      	movs	r3, #128	@ 0x80
 800ebb2:	011b      	lsls	r3, r3, #4
 800ebb4:	4013      	ands	r3, r2
 800ebb6:	d008      	beq.n	800ebca <HAL_ADC_IRQHandler+0x262>
  {
    /* End Of Calibration callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->CalibrationCpltCallback(hadc);
#else
    HAL_ADC_CalibrationCpltCallback(hadc);
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	0018      	movs	r0, r3
 800ebbc:	f000 f836 	bl	800ec2c <HAL_ADC_CalibrationCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear end of calibration flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOCAL);
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	2280      	movs	r2, #128	@ 0x80
 800ebc6:	0112      	lsls	r2, r2, #4
 800ebc8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 800ebca:	693a      	ldr	r2, [r7, #16]
 800ebcc:	2380      	movs	r3, #128	@ 0x80
 800ebce:	019b      	lsls	r3, r3, #6
 800ebd0:	4013      	ands	r3, r2
 800ebd2:	d00d      	beq.n	800ebf0 <HAL_ADC_IRQHandler+0x288>
 800ebd4:	68fa      	ldr	r2, [r7, #12]
 800ebd6:	2380      	movs	r3, #128	@ 0x80
 800ebd8:	019b      	lsls	r3, r3, #6
 800ebda:	4013      	ands	r3, r2
 800ebdc:	d008      	beq.n	800ebf0 <HAL_ADC_IRQHandler+0x288>
  {
    /* Channel configuration ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ChannelConfigReadyCallback(hadc);
#else
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	0018      	movs	r0, r3
 800ebe2:	f000 fe2f 	bl	800f844 <HAL_ADCEx_ChannelConfigReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	2280      	movs	r2, #128	@ 0x80
 800ebec:	0192      	lsls	r2, r2, #6
 800ebee:	601a      	str	r2, [r3, #0]
  }
}
 800ebf0:	46c0      	nop			@ (mov r8, r8)
 800ebf2:	46bd      	mov	sp, r7
 800ebf4:	b006      	add	sp, #24
 800ebf6:	bd80      	pop	{r7, pc}
 800ebf8:	fffffefe 	.word	0xfffffefe

0800ebfc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800ebfc:	b580      	push	{r7, lr}
 800ebfe:	b082      	sub	sp, #8
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800ec04:	46c0      	nop			@ (mov r8, r8)
 800ec06:	46bd      	mov	sp, r7
 800ec08:	b002      	add	sp, #8
 800ec0a:	bd80      	pop	{r7, pc}

0800ec0c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800ec0c:	b580      	push	{r7, lr}
 800ec0e:	b082      	sub	sp, #8
 800ec10:	af00      	add	r7, sp, #0
 800ec12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800ec14:	46c0      	nop			@ (mov r8, r8)
 800ec16:	46bd      	mov	sp, r7
 800ec18:	b002      	add	sp, #8
 800ec1a:	bd80      	pop	{r7, pc}

0800ec1c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800ec1c:	b580      	push	{r7, lr}
 800ec1e:	b082      	sub	sp, #8
 800ec20:	af00      	add	r7, sp, #0
 800ec22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800ec24:	46c0      	nop			@ (mov r8, r8)
 800ec26:	46bd      	mov	sp, r7
 800ec28:	b002      	add	sp, #8
 800ec2a:	bd80      	pop	{r7, pc}

0800ec2c <HAL_ADC_CalibrationCpltCallback>:
  * @brief  Calibration complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_CalibrationCpltCallback(ADC_HandleTypeDef *hadc)
{
 800ec2c:	b580      	push	{r7, lr}
 800ec2e:	b082      	sub	sp, #8
 800ec30:	af00      	add	r7, sp, #0
 800ec32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_CalibrationCpltCallback must be implemented in the user file.
   */
}
 800ec34:	46c0      	nop			@ (mov r8, r8)
 800ec36:	46bd      	mov	sp, r7
 800ec38:	b002      	add	sp, #8
 800ec3a:	bd80      	pop	{r7, pc}

0800ec3c <HAL_ADC_ADCReadyCallback>:
  * @brief ADC Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ADCReadyCallback(ADC_HandleTypeDef *hadc)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b082      	sub	sp, #8
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ADCReadyCallback must be implemented in the user file.
   */
}
 800ec44:	46c0      	nop			@ (mov r8, r8)
 800ec46:	46bd      	mov	sp, r7
 800ec48:	b002      	add	sp, #8
 800ec4a:	bd80      	pop	{r7, pc}

0800ec4c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800ec4c:	b590      	push	{r4, r7, lr}
 800ec4e:	b08b      	sub	sp, #44	@ 0x2c
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	6078      	str	r0, [r7, #4]
 800ec54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ec56:	2327      	movs	r3, #39	@ 0x27
 800ec58:	18fb      	adds	r3, r7, r3
 800ec5a:	2200      	movs	r2, #0
 800ec5c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800ec5e:	2300      	movs	r3, #0
 800ec60:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	2254      	movs	r2, #84	@ 0x54
 800ec66:	5c9b      	ldrb	r3, [r3, r2]
 800ec68:	2b01      	cmp	r3, #1
 800ec6a:	d101      	bne.n	800ec70 <HAL_ADC_ConfigChannel+0x24>
 800ec6c:	2302      	movs	r3, #2
 800ec6e:	e141      	b.n	800eef4 <HAL_ADC_ConfigChannel+0x2a8>
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	2254      	movs	r2, #84	@ 0x54
 800ec74:	2101      	movs	r1, #1
 800ec76:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	0018      	movs	r0, r3
 800ec7e:	f7ff fb11 	bl	800e2a4 <LL_ADC_REG_IsConversionOngoing>
 800ec82:	1e03      	subs	r3, r0, #0
 800ec84:	d000      	beq.n	800ec88 <HAL_ADC_ConfigChannel+0x3c>
 800ec86:	e124      	b.n	800eed2 <HAL_ADC_ConfigChannel+0x286>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800ec88:	683b      	ldr	r3, [r7, #0]
 800ec8a:	685b      	ldr	r3, [r3, #4]
 800ec8c:	2b02      	cmp	r3, #2
 800ec8e:	d100      	bne.n	800ec92 <HAL_ADC_ConfigChannel+0x46>
 800ec90:	e0d8      	b.n	800ee44 <HAL_ADC_ConfigChannel+0x1f8>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	691a      	ldr	r2, [r3, #16]
 800ec96:	2380      	movs	r3, #128	@ 0x80
 800ec98:	061b      	lsls	r3, r3, #24
 800ec9a:	429a      	cmp	r2, r3
 800ec9c:	d004      	beq.n	800eca8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800eca2:	4a96      	ldr	r2, [pc, #600]	@ (800eefc <HAL_ADC_ConfigChannel+0x2b0>)
 800eca4:	4293      	cmp	r3, r2
 800eca6:	d108      	bne.n	800ecba <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	681a      	ldr	r2, [r3, #0]
 800ecac:	683b      	ldr	r3, [r7, #0]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	0019      	movs	r1, r3
 800ecb2:	0010      	movs	r0, r2
 800ecb4:	f7ff f9c2 	bl	800e03c <LL_ADC_REG_SetSequencerChAdd>
 800ecb8:	e060      	b.n	800ed7c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800ecbe:	683b      	ldr	r3, [r7, #0]
 800ecc0:	685b      	ldr	r3, [r3, #4]
 800ecc2:	211f      	movs	r1, #31
 800ecc4:	400b      	ands	r3, r1
 800ecc6:	210f      	movs	r1, #15
 800ecc8:	4099      	lsls	r1, r3
 800ecca:	000b      	movs	r3, r1
 800eccc:	43db      	mvns	r3, r3
 800ecce:	4013      	ands	r3, r2
 800ecd0:	001c      	movs	r4, r3
 800ecd2:	683b      	ldr	r3, [r7, #0]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	025b      	lsls	r3, r3, #9
 800ecd8:	0a5b      	lsrs	r3, r3, #9
 800ecda:	d105      	bne.n	800ece8 <HAL_ADC_ConfigChannel+0x9c>
 800ecdc:	683b      	ldr	r3, [r7, #0]
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	0e9b      	lsrs	r3, r3, #26
 800ece2:	221f      	movs	r2, #31
 800ece4:	401a      	ands	r2, r3
 800ece6:	e02e      	b.n	800ed46 <HAL_ADC_ConfigChannel+0xfa>
 800ece8:	683b      	ldr	r3, [r7, #0]
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	61bb      	str	r3, [r7, #24]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800ecee:	231f      	movs	r3, #31
 800ecf0:	617b      	str	r3, [r7, #20]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800ecf2:	69bb      	ldr	r3, [r7, #24]
 800ecf4:	613b      	str	r3, [r7, #16]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800ecf6:	69bb      	ldr	r3, [r7, #24]
 800ecf8:	085b      	lsrs	r3, r3, #1
 800ecfa:	61bb      	str	r3, [r7, #24]
 800ecfc:	e00e      	b.n	800ed1c <HAL_ADC_ConfigChannel+0xd0>
    result <<= 1U;
 800ecfe:	693b      	ldr	r3, [r7, #16]
 800ed00:	005b      	lsls	r3, r3, #1
 800ed02:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
 800ed04:	69bb      	ldr	r3, [r7, #24]
 800ed06:	2201      	movs	r2, #1
 800ed08:	4013      	ands	r3, r2
 800ed0a:	693a      	ldr	r2, [r7, #16]
 800ed0c:	4313      	orrs	r3, r2
 800ed0e:	613b      	str	r3, [r7, #16]
    s--;
 800ed10:	697b      	ldr	r3, [r7, #20]
 800ed12:	3b01      	subs	r3, #1
 800ed14:	617b      	str	r3, [r7, #20]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800ed16:	69bb      	ldr	r3, [r7, #24]
 800ed18:	085b      	lsrs	r3, r3, #1
 800ed1a:	61bb      	str	r3, [r7, #24]
 800ed1c:	69bb      	ldr	r3, [r7, #24]
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d1ed      	bne.n	800ecfe <HAL_ADC_ConfigChannel+0xb2>
  result <<= s;                        /* shift when v's highest bits are zero */
 800ed22:	693a      	ldr	r2, [r7, #16]
 800ed24:	697b      	ldr	r3, [r7, #20]
 800ed26:	409a      	lsls	r2, r3
 800ed28:	0013      	movs	r3, r2
 800ed2a:	613b      	str	r3, [r7, #16]
  return result;
 800ed2c:	693b      	ldr	r3, [r7, #16]
 800ed2e:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800ed30:	69fb      	ldr	r3, [r7, #28]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d101      	bne.n	800ed3a <HAL_ADC_ConfigChannel+0xee>
    return 32U;
 800ed36:	2320      	movs	r3, #32
 800ed38:	e004      	b.n	800ed44 <HAL_ADC_ConfigChannel+0xf8>
  return __builtin_clz(value);
 800ed3a:	69f8      	ldr	r0, [r7, #28]
 800ed3c:	f7f1 fbf8 	bl	8000530 <__clzsi2>
 800ed40:	0003      	movs	r3, r0
 800ed42:	b2db      	uxtb	r3, r3
 800ed44:	001a      	movs	r2, r3
 800ed46:	683b      	ldr	r3, [r7, #0]
 800ed48:	685b      	ldr	r3, [r3, #4]
 800ed4a:	211f      	movs	r1, #31
 800ed4c:	400b      	ands	r3, r1
 800ed4e:	409a      	lsls	r2, r3
 800ed50:	0013      	movs	r3, r2
 800ed52:	0022      	movs	r2, r4
 800ed54:	431a      	orrs	r2, r3
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800ed5a:	683b      	ldr	r3, [r7, #0]
 800ed5c:	685b      	ldr	r3, [r3, #4]
 800ed5e:	089b      	lsrs	r3, r3, #2
 800ed60:	1c5a      	adds	r2, r3, #1
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	69db      	ldr	r3, [r3, #28]
 800ed66:	429a      	cmp	r2, r3
 800ed68:	d808      	bhi.n	800ed7c <HAL_ADC_ConfigChannel+0x130>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	6818      	ldr	r0, [r3, #0]
 800ed6e:	683b      	ldr	r3, [r7, #0]
 800ed70:	6859      	ldr	r1, [r3, #4]
 800ed72:	683b      	ldr	r3, [r7, #0]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	001a      	movs	r2, r3
 800ed78:	f7ff f940 	bl	800dffc <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	6818      	ldr	r0, [r3, #0]
 800ed80:	683b      	ldr	r3, [r7, #0]
 800ed82:	6819      	ldr	r1, [r3, #0]
 800ed84:	683b      	ldr	r3, [r7, #0]
 800ed86:	689b      	ldr	r3, [r3, #8]
 800ed88:	001a      	movs	r2, r3
 800ed8a:	f7ff f987 	bl	800e09c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800ed8e:	683b      	ldr	r3, [r7, #0]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	db00      	blt.n	800ed98 <HAL_ADC_ConfigChannel+0x14c>
 800ed96:	e0a6      	b.n	800eee6 <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800ed98:	4b59      	ldr	r3, [pc, #356]	@ (800ef00 <HAL_ADC_ConfigChannel+0x2b4>)
 800ed9a:	0018      	movs	r0, r3
 800ed9c:	f7ff f8dc 	bl	800df58 <LL_ADC_GetCommonPathInternalCh>
 800eda0:	0003      	movs	r3, r0
 800eda2:	623b      	str	r3, [r7, #32]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800eda4:	683b      	ldr	r3, [r7, #0]
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	4a56      	ldr	r2, [pc, #344]	@ (800ef04 <HAL_ADC_ConfigChannel+0x2b8>)
 800edaa:	4293      	cmp	r3, r2
 800edac:	d122      	bne.n	800edf4 <HAL_ADC_ConfigChannel+0x1a8>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800edae:	6a3a      	ldr	r2, [r7, #32]
 800edb0:	2380      	movs	r3, #128	@ 0x80
 800edb2:	041b      	lsls	r3, r3, #16
 800edb4:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800edb6:	d11d      	bne.n	800edf4 <HAL_ADC_ConfigChannel+0x1a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800edb8:	6a3b      	ldr	r3, [r7, #32]
 800edba:	2280      	movs	r2, #128	@ 0x80
 800edbc:	0412      	lsls	r2, r2, #16
 800edbe:	4313      	orrs	r3, r2
 800edc0:	4a4f      	ldr	r2, [pc, #316]	@ (800ef00 <HAL_ADC_ConfigChannel+0x2b4>)
 800edc2:	0019      	movs	r1, r3
 800edc4:	0010      	movs	r0, r2
 800edc6:	f7ff f8b3 	bl	800df30 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800edca:	4b4f      	ldr	r3, [pc, #316]	@ (800ef08 <HAL_ADC_ConfigChannel+0x2bc>)
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	494f      	ldr	r1, [pc, #316]	@ (800ef0c <HAL_ADC_ConfigChannel+0x2c0>)
 800edd0:	0018      	movs	r0, r3
 800edd2:	f7f1 f9bf 	bl	8000154 <__udivsi3>
 800edd6:	0003      	movs	r3, r0
 800edd8:	1c5a      	adds	r2, r3, #1
 800edda:	0013      	movs	r3, r2
 800eddc:	005b      	lsls	r3, r3, #1
 800edde:	189b      	adds	r3, r3, r2
 800ede0:	009b      	lsls	r3, r3, #2
 800ede2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800ede4:	e002      	b.n	800edec <HAL_ADC_ConfigChannel+0x1a0>
          {
            wait_loop_index--;
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	3b01      	subs	r3, #1
 800edea:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d1f9      	bne.n	800ede6 <HAL_ADC_ConfigChannel+0x19a>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800edf2:	e078      	b.n	800eee6 <HAL_ADC_ConfigChannel+0x29a>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800edf4:	683b      	ldr	r3, [r7, #0]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	4a45      	ldr	r2, [pc, #276]	@ (800ef10 <HAL_ADC_ConfigChannel+0x2c4>)
 800edfa:	4293      	cmp	r3, r2
 800edfc:	d10e      	bne.n	800ee1c <HAL_ADC_ConfigChannel+0x1d0>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800edfe:	6a3a      	ldr	r2, [r7, #32]
 800ee00:	2380      	movs	r3, #128	@ 0x80
 800ee02:	045b      	lsls	r3, r3, #17
 800ee04:	4013      	ands	r3, r2
 800ee06:	d109      	bne.n	800ee1c <HAL_ADC_ConfigChannel+0x1d0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800ee08:	6a3b      	ldr	r3, [r7, #32]
 800ee0a:	2280      	movs	r2, #128	@ 0x80
 800ee0c:	0452      	lsls	r2, r2, #17
 800ee0e:	4313      	orrs	r3, r2
 800ee10:	4a3b      	ldr	r2, [pc, #236]	@ (800ef00 <HAL_ADC_ConfigChannel+0x2b4>)
 800ee12:	0019      	movs	r1, r3
 800ee14:	0010      	movs	r0, r2
 800ee16:	f7ff f88b 	bl	800df30 <LL_ADC_SetCommonPathInternalCh>
 800ee1a:	e064      	b.n	800eee6 <HAL_ADC_ConfigChannel+0x29a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800ee1c:	683b      	ldr	r3, [r7, #0]
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	4a3c      	ldr	r2, [pc, #240]	@ (800ef14 <HAL_ADC_ConfigChannel+0x2c8>)
 800ee22:	4293      	cmp	r3, r2
 800ee24:	d15f      	bne.n	800eee6 <HAL_ADC_ConfigChannel+0x29a>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800ee26:	6a3a      	ldr	r2, [r7, #32]
 800ee28:	2380      	movs	r3, #128	@ 0x80
 800ee2a:	03db      	lsls	r3, r3, #15
 800ee2c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800ee2e:	d15a      	bne.n	800eee6 <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800ee30:	6a3b      	ldr	r3, [r7, #32]
 800ee32:	2280      	movs	r2, #128	@ 0x80
 800ee34:	03d2      	lsls	r2, r2, #15
 800ee36:	4313      	orrs	r3, r2
 800ee38:	4a31      	ldr	r2, [pc, #196]	@ (800ef00 <HAL_ADC_ConfigChannel+0x2b4>)
 800ee3a:	0019      	movs	r1, r3
 800ee3c:	0010      	movs	r0, r2
 800ee3e:	f7ff f877 	bl	800df30 <LL_ADC_SetCommonPathInternalCh>
 800ee42:	e050      	b.n	800eee6 <HAL_ADC_ConfigChannel+0x29a>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	691a      	ldr	r2, [r3, #16]
 800ee48:	2380      	movs	r3, #128	@ 0x80
 800ee4a:	061b      	lsls	r3, r3, #24
 800ee4c:	429a      	cmp	r2, r3
 800ee4e:	d004      	beq.n	800ee5a <HAL_ADC_ConfigChannel+0x20e>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800ee54:	4a29      	ldr	r2, [pc, #164]	@ (800eefc <HAL_ADC_ConfigChannel+0x2b0>)
 800ee56:	4293      	cmp	r3, r2
 800ee58:	d107      	bne.n	800ee6a <HAL_ADC_ConfigChannel+0x21e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	681a      	ldr	r2, [r3, #0]
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	0019      	movs	r1, r3
 800ee64:	0010      	movs	r0, r2
 800ee66:	f7ff f8fa 	bl	800e05e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800ee6a:	683b      	ldr	r3, [r7, #0]
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	da39      	bge.n	800eee6 <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800ee72:	4b23      	ldr	r3, [pc, #140]	@ (800ef00 <HAL_ADC_ConfigChannel+0x2b4>)
 800ee74:	0018      	movs	r0, r3
 800ee76:	f7ff f86f 	bl	800df58 <LL_ADC_GetCommonPathInternalCh>
 800ee7a:	0003      	movs	r3, r0
 800ee7c:	623b      	str	r3, [r7, #32]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800ee7e:	683b      	ldr	r3, [r7, #0]
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	4a20      	ldr	r2, [pc, #128]	@ (800ef04 <HAL_ADC_ConfigChannel+0x2b8>)
 800ee84:	4293      	cmp	r3, r2
 800ee86:	d108      	bne.n	800ee9a <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800ee88:	6a3b      	ldr	r3, [r7, #32]
 800ee8a:	4a23      	ldr	r2, [pc, #140]	@ (800ef18 <HAL_ADC_ConfigChannel+0x2cc>)
 800ee8c:	4013      	ands	r3, r2
 800ee8e:	4a1c      	ldr	r2, [pc, #112]	@ (800ef00 <HAL_ADC_ConfigChannel+0x2b4>)
 800ee90:	0019      	movs	r1, r3
 800ee92:	0010      	movs	r0, r2
 800ee94:	f7ff f84c 	bl	800df30 <LL_ADC_SetCommonPathInternalCh>
 800ee98:	e025      	b.n	800eee6 <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800ee9a:	683b      	ldr	r3, [r7, #0]
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	4a1c      	ldr	r2, [pc, #112]	@ (800ef10 <HAL_ADC_ConfigChannel+0x2c4>)
 800eea0:	4293      	cmp	r3, r2
 800eea2:	d108      	bne.n	800eeb6 <HAL_ADC_ConfigChannel+0x26a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800eea4:	6a3b      	ldr	r3, [r7, #32]
 800eea6:	4a1d      	ldr	r2, [pc, #116]	@ (800ef1c <HAL_ADC_ConfigChannel+0x2d0>)
 800eea8:	4013      	ands	r3, r2
 800eeaa:	4a15      	ldr	r2, [pc, #84]	@ (800ef00 <HAL_ADC_ConfigChannel+0x2b4>)
 800eeac:	0019      	movs	r1, r3
 800eeae:	0010      	movs	r0, r2
 800eeb0:	f7ff f83e 	bl	800df30 <LL_ADC_SetCommonPathInternalCh>
 800eeb4:	e017      	b.n	800eee6 <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800eeb6:	683b      	ldr	r3, [r7, #0]
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	4a16      	ldr	r2, [pc, #88]	@ (800ef14 <HAL_ADC_ConfigChannel+0x2c8>)
 800eebc:	4293      	cmp	r3, r2
 800eebe:	d112      	bne.n	800eee6 <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800eec0:	6a3b      	ldr	r3, [r7, #32]
 800eec2:	4a17      	ldr	r2, [pc, #92]	@ (800ef20 <HAL_ADC_ConfigChannel+0x2d4>)
 800eec4:	4013      	ands	r3, r2
 800eec6:	4a0e      	ldr	r2, [pc, #56]	@ (800ef00 <HAL_ADC_ConfigChannel+0x2b4>)
 800eec8:	0019      	movs	r1, r3
 800eeca:	0010      	movs	r0, r2
 800eecc:	f7ff f830 	bl	800df30 <LL_ADC_SetCommonPathInternalCh>
 800eed0:	e009      	b.n	800eee6 <HAL_ADC_ConfigChannel+0x29a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eed6:	2220      	movs	r2, #32
 800eed8:	431a      	orrs	r2, r3
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800eede:	2327      	movs	r3, #39	@ 0x27
 800eee0:	18fb      	adds	r3, r7, r3
 800eee2:	2201      	movs	r2, #1
 800eee4:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	2254      	movs	r2, #84	@ 0x54
 800eeea:	2100      	movs	r1, #0
 800eeec:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800eeee:	2327      	movs	r3, #39	@ 0x27
 800eef0:	18fb      	adds	r3, r7, r3
 800eef2:	781b      	ldrb	r3, [r3, #0]
}
 800eef4:	0018      	movs	r0, r3
 800eef6:	46bd      	mov	sp, r7
 800eef8:	b00b      	add	sp, #44	@ 0x2c
 800eefa:	bd90      	pop	{r4, r7, pc}
 800eefc:	80000004 	.word	0x80000004
 800ef00:	40012708 	.word	0x40012708
 800ef04:	ac000800 	.word	0xac000800
 800ef08:	20000000 	.word	0x20000000
 800ef0c:	00030d40 	.word	0x00030d40
 800ef10:	b4002000 	.word	0xb4002000
 800ef14:	b0001000 	.word	0xb0001000
 800ef18:	ff7fffff 	.word	0xff7fffff
 800ef1c:	feffffff 	.word	0xfeffffff
 800ef20:	ffbfffff 	.word	0xffbfffff

0800ef24 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 800ef24:	b590      	push	{r4, r7, lr}
 800ef26:	b08f      	sub	sp, #60	@ 0x3c
 800ef28:	af00      	add	r7, sp, #0
 800ef2a:	6078      	str	r0, [r7, #4]
 800ef2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ef2e:	2337      	movs	r3, #55	@ 0x37
 800ef30:	18fb      	adds	r3, r7, r3
 800ef32:	2200      	movs	r2, #0
 800ef34:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_awd_high_threshold_shifted;
  uint32_t tmp_awd_low_threshold_shifted;
  uint32_t backup_setting_adc_enable_state = 0UL;
 800ef36:	2300      	movs	r3, #0
 800ef38:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Verify if thresholds are within the selected ADC resolution */
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  __HAL_LOCK(hadc);
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	2254      	movs	r2, #84	@ 0x54
 800ef3e:	5c9b      	ldrb	r3, [r3, r2]
 800ef40:	2b01      	cmp	r3, #1
 800ef42:	d101      	bne.n	800ef48 <HAL_ADC_AnalogWDGConfig+0x24>
 800ef44:	2302      	movs	r3, #2
 800ef46:	e195      	b.n	800f274 <HAL_ADC_AnalogWDGConfig+0x350>
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	2254      	movs	r2, #84	@ 0x54
 800ef4c:	2101      	movs	r1, #1
 800ef4e:	5499      	strb	r1, [r3, r2]

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC group regular:                                */
  /*  - Analog watchdog channels                                              */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	0018      	movs	r0, r3
 800ef56:	f7ff f9a5 	bl	800e2a4 <LL_ADC_REG_IsConversionOngoing>
 800ef5a:	1e03      	subs	r3, r0, #0
 800ef5c:	d000      	beq.n	800ef60 <HAL_ADC_AnalogWDGConfig+0x3c>
 800ef5e:	e156      	b.n	800f20e <HAL_ADC_AnalogWDGConfig+0x2ea>
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800ef60:	683b      	ldr	r3, [r7, #0]
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	4ac5      	ldr	r2, [pc, #788]	@ (800f27c <HAL_ADC_AnalogWDGConfig+0x358>)
 800ef66:	4293      	cmp	r3, r2
 800ef68:	d162      	bne.n	800f030 <HAL_ADC_AnalogWDGConfig+0x10c>
    {
      /* Constraint of ADC on this STM32 series: ADC must be disable
         to modify bitfields of register ADC_CFGR1 */
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	0018      	movs	r0, r3
 800ef70:	f7ff f952 	bl	800e218 <LL_ADC_IsEnabled>
 800ef74:	1e03      	subs	r3, r0, #0
 800ef76:	d009      	beq.n	800ef8c <HAL_ADC_AnalogWDGConfig+0x68>
      {
        backup_setting_adc_enable_state = 1UL;
 800ef78:	2301      	movs	r3, #1
 800ef7a:	62bb      	str	r3, [r7, #40]	@ 0x28
        tmp_hal_status = ADC_Disable(hadc);
 800ef7c:	2337      	movs	r3, #55	@ 0x37
 800ef7e:	18fc      	adds	r4, r7, r3
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	0018      	movs	r0, r3
 800ef84:	f000 fa50 	bl	800f428 <ADC_Disable>
 800ef88:	0003      	movs	r3, r0
 800ef8a:	7023      	strb	r3, [r4, #0]
      }

      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels.                                                         */
      switch (pAnalogWDGConfig->WatchdogMode)
 800ef8c:	683b      	ldr	r3, [r7, #0]
 800ef8e:	685b      	ldr	r3, [r3, #4]
 800ef90:	2280      	movs	r2, #128	@ 0x80
 800ef92:	0412      	lsls	r2, r2, #16
 800ef94:	4293      	cmp	r3, r2
 800ef96:	d011      	beq.n	800efbc <HAL_ADC_AnalogWDGConfig+0x98>
 800ef98:	22c0      	movs	r2, #192	@ 0xc0
 800ef9a:	0412      	lsls	r2, r2, #16
 800ef9c:	4293      	cmp	r3, r2
 800ef9e:	d115      	bne.n	800efcc <HAL_ADC_AnalogWDGConfig+0xa8>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 800efa4:	683b      	ldr	r3, [r7, #0]
 800efa6:	689b      	ldr	r3, [r3, #8]
 800efa8:	4ab5      	ldr	r2, [pc, #724]	@ (800f280 <HAL_ADC_AnalogWDGConfig+0x35c>)
 800efaa:	4013      	ands	r3, r2
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800efac:	22c0      	movs	r2, #192	@ 0xc0
 800efae:	0412      	lsls	r2, r2, #16
 800efb0:	4313      	orrs	r3, r2
 800efb2:	49b2      	ldr	r1, [pc, #712]	@ (800f27c <HAL_ADC_AnalogWDGConfig+0x358>)
 800efb4:	001a      	movs	r2, r3
 800efb6:	f7ff f88d 	bl	800e0d4 <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 800efba:	e00f      	b.n	800efdc <HAL_ADC_AnalogWDGConfig+0xb8>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	4ab0      	ldr	r2, [pc, #704]	@ (800f284 <HAL_ADC_AnalogWDGConfig+0x360>)
 800efc2:	49ae      	ldr	r1, [pc, #696]	@ (800f27c <HAL_ADC_AnalogWDGConfig+0x358>)
 800efc4:	0018      	movs	r0, r3
 800efc6:	f7ff f885 	bl	800e0d4 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800efca:	e007      	b.n	800efdc <HAL_ADC_AnalogWDGConfig+0xb8>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	49aa      	ldr	r1, [pc, #680]	@ (800f27c <HAL_ADC_AnalogWDGConfig+0x358>)
 800efd2:	2200      	movs	r2, #0
 800efd4:	0018      	movs	r0, r3
 800efd6:	f7ff f87d 	bl	800e0d4 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800efda:	46c0      	nop			@ (mov r8, r8)
      }

      if (backup_setting_adc_enable_state == 1UL)
 800efdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efde:	2b01      	cmp	r3, #1
 800efe0:	d10b      	bne.n	800effa <HAL_ADC_AnalogWDGConfig+0xd6>
      {
        if (tmp_hal_status == HAL_OK)
 800efe2:	2237      	movs	r2, #55	@ 0x37
 800efe4:	18bb      	adds	r3, r7, r2
 800efe6:	781b      	ldrb	r3, [r3, #0]
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d106      	bne.n	800effa <HAL_ADC_AnalogWDGConfig+0xd6>
        {
          tmp_hal_status = ADC_Enable(hadc);
 800efec:	18bc      	adds	r4, r7, r2
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	0018      	movs	r0, r3
 800eff2:	f000 f993 	bl	800f31c <ADC_Enable>
 800eff6:	0003      	movs	r3, r0
 800eff8:	7023      	strb	r3, [r4, #0]
        }
      }

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800effe:	4aa2      	ldr	r2, [pc, #648]	@ (800f288 <HAL_ADC_AnalogWDGConfig+0x364>)
 800f000:	401a      	ands	r2, r3
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	0018      	movs	r0, r3
 800f00c:	f7ff f95b 	bl	800e2c6 <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 800f010:	683b      	ldr	r3, [r7, #0]
 800f012:	7b1b      	ldrb	r3, [r3, #12]
 800f014:	2b01      	cmp	r3, #1
 800f016:	d105      	bne.n	800f024 <HAL_ADC_AnalogWDGConfig+0x100>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	0018      	movs	r0, r3
 800f01e:	f7ff f975 	bl	800e30c <LL_ADC_EnableIT_AWD1>
 800f022:	e0f4      	b.n	800f20e <HAL_ADC_AnalogWDGConfig+0x2ea>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	0018      	movs	r0, r3
 800f02a:	f7ff f99b 	bl	800e364 <LL_ADC_DisableIT_AWD1>
 800f02e:	e0ee      	b.n	800f20e <HAL_ADC_AnalogWDGConfig+0x2ea>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 800f030:	683b      	ldr	r3, [r7, #0]
 800f032:	685b      	ldr	r3, [r3, #4]
 800f034:	2280      	movs	r2, #128	@ 0x80
 800f036:	0412      	lsls	r2, r2, #16
 800f038:	4293      	cmp	r3, r2
 800f03a:	d100      	bne.n	800f03e <HAL_ADC_AnalogWDGConfig+0x11a>
 800f03c:	e09b      	b.n	800f176 <HAL_ADC_AnalogWDGConfig+0x252>
 800f03e:	22c0      	movs	r2, #192	@ 0xc0
 800f040:	0412      	lsls	r2, r2, #16
 800f042:	4293      	cmp	r3, r2
 800f044:	d000      	beq.n	800f048 <HAL_ADC_AnalogWDGConfig+0x124>
 800f046:	e09f      	b.n	800f188 <HAL_ADC_AnalogWDGConfig+0x264>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800f048:	683b      	ldr	r3, [r7, #0]
 800f04a:	681b      	ldr	r3, [r3, #0]
 800f04c:	4a8f      	ldr	r2, [pc, #572]	@ (800f28c <HAL_ADC_AnalogWDGConfig+0x368>)
 800f04e:	4293      	cmp	r3, r2
 800f050:	d148      	bne.n	800f0e4 <HAL_ADC_AnalogWDGConfig+0x1c0>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 800f052:	683b      	ldr	r3, [r7, #0]
 800f054:	689b      	ldr	r3, [r3, #8]
 800f056:	025b      	lsls	r3, r3, #9
 800f058:	0a5b      	lsrs	r3, r3, #9
 800f05a:	d108      	bne.n	800f06e <HAL_ADC_AnalogWDGConfig+0x14a>
 800f05c:	683b      	ldr	r3, [r7, #0]
 800f05e:	689b      	ldr	r3, [r3, #8]
 800f060:	0e9b      	lsrs	r3, r3, #26
 800f062:	221f      	movs	r2, #31
 800f064:	4013      	ands	r3, r2
 800f066:	2201      	movs	r2, #1
 800f068:	409a      	lsls	r2, r3
 800f06a:	0013      	movs	r3, r2
 800f06c:	e030      	b.n	800f0d0 <HAL_ADC_AnalogWDGConfig+0x1ac>
 800f06e:	683b      	ldr	r3, [r7, #0]
 800f070:	689b      	ldr	r3, [r3, #8]
 800f072:	623b      	str	r3, [r7, #32]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800f074:	231f      	movs	r3, #31
 800f076:	61fb      	str	r3, [r7, #28]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800f078:	6a3b      	ldr	r3, [r7, #32]
 800f07a:	61bb      	str	r3, [r7, #24]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800f07c:	6a3b      	ldr	r3, [r7, #32]
 800f07e:	085b      	lsrs	r3, r3, #1
 800f080:	623b      	str	r3, [r7, #32]
 800f082:	e00e      	b.n	800f0a2 <HAL_ADC_AnalogWDGConfig+0x17e>
    result <<= 1U;
 800f084:	69bb      	ldr	r3, [r7, #24]
 800f086:	005b      	lsls	r3, r3, #1
 800f088:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
 800f08a:	6a3b      	ldr	r3, [r7, #32]
 800f08c:	2201      	movs	r2, #1
 800f08e:	4013      	ands	r3, r2
 800f090:	69ba      	ldr	r2, [r7, #24]
 800f092:	4313      	orrs	r3, r2
 800f094:	61bb      	str	r3, [r7, #24]
    s--;
 800f096:	69fb      	ldr	r3, [r7, #28]
 800f098:	3b01      	subs	r3, #1
 800f09a:	61fb      	str	r3, [r7, #28]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800f09c:	6a3b      	ldr	r3, [r7, #32]
 800f09e:	085b      	lsrs	r3, r3, #1
 800f0a0:	623b      	str	r3, [r7, #32]
 800f0a2:	6a3b      	ldr	r3, [r7, #32]
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d1ed      	bne.n	800f084 <HAL_ADC_AnalogWDGConfig+0x160>
  result <<= s;                        /* shift when v's highest bits are zero */
 800f0a8:	69ba      	ldr	r2, [r7, #24]
 800f0aa:	69fb      	ldr	r3, [r7, #28]
 800f0ac:	409a      	lsls	r2, r3
 800f0ae:	0013      	movs	r3, r2
 800f0b0:	61bb      	str	r3, [r7, #24]
  return result;
 800f0b2:	69bb      	ldr	r3, [r7, #24]
 800f0b4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800f0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d101      	bne.n	800f0c0 <HAL_ADC_AnalogWDGConfig+0x19c>
    return 32U;
 800f0bc:	2320      	movs	r3, #32
 800f0be:	e004      	b.n	800f0ca <HAL_ADC_AnalogWDGConfig+0x1a6>
  return __builtin_clz(value);
 800f0c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f0c2:	f7f1 fa35 	bl	8000530 <__clzsi2>
 800f0c6:	0003      	movs	r3, r0
 800f0c8:	b2db      	uxtb	r3, r3
 800f0ca:	001a      	movs	r2, r3
 800f0cc:	2301      	movs	r3, #1
 800f0ce:	4093      	lsls	r3, r2
 800f0d0:	687a      	ldr	r2, [r7, #4]
 800f0d2:	6812      	ldr	r2, [r2, #0]
 800f0d4:	21a0      	movs	r1, #160	@ 0xa0
 800f0d6:	5851      	ldr	r1, [r2, r1]
 800f0d8:	687a      	ldr	r2, [r7, #4]
 800f0da:	6812      	ldr	r2, [r2, #0]
 800f0dc:	430b      	orrs	r3, r1
 800f0de:	21a0      	movs	r1, #160	@ 0xa0
 800f0e0:	5053      	str	r3, [r2, r1]
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
          }
          break;
 800f0e2:	e05a      	b.n	800f19a <HAL_ADC_AnalogWDGConfig+0x276>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 800f0e4:	683b      	ldr	r3, [r7, #0]
 800f0e6:	689b      	ldr	r3, [r3, #8]
 800f0e8:	025b      	lsls	r3, r3, #9
 800f0ea:	0a5b      	lsrs	r3, r3, #9
 800f0ec:	d108      	bne.n	800f100 <HAL_ADC_AnalogWDGConfig+0x1dc>
 800f0ee:	683b      	ldr	r3, [r7, #0]
 800f0f0:	689b      	ldr	r3, [r3, #8]
 800f0f2:	0e9b      	lsrs	r3, r3, #26
 800f0f4:	221f      	movs	r2, #31
 800f0f6:	4013      	ands	r3, r2
 800f0f8:	2201      	movs	r2, #1
 800f0fa:	409a      	lsls	r2, r3
 800f0fc:	0013      	movs	r3, r2
 800f0fe:	e030      	b.n	800f162 <HAL_ADC_AnalogWDGConfig+0x23e>
 800f100:	683b      	ldr	r3, [r7, #0]
 800f102:	689b      	ldr	r3, [r3, #8]
 800f104:	613b      	str	r3, [r7, #16]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800f106:	231f      	movs	r3, #31
 800f108:	60fb      	str	r3, [r7, #12]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800f10a:	693b      	ldr	r3, [r7, #16]
 800f10c:	60bb      	str	r3, [r7, #8]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800f10e:	693b      	ldr	r3, [r7, #16]
 800f110:	085b      	lsrs	r3, r3, #1
 800f112:	613b      	str	r3, [r7, #16]
 800f114:	e00e      	b.n	800f134 <HAL_ADC_AnalogWDGConfig+0x210>
    result <<= 1U;
 800f116:	68bb      	ldr	r3, [r7, #8]
 800f118:	005b      	lsls	r3, r3, #1
 800f11a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
 800f11c:	693b      	ldr	r3, [r7, #16]
 800f11e:	2201      	movs	r2, #1
 800f120:	4013      	ands	r3, r2
 800f122:	68ba      	ldr	r2, [r7, #8]
 800f124:	4313      	orrs	r3, r2
 800f126:	60bb      	str	r3, [r7, #8]
    s--;
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	3b01      	subs	r3, #1
 800f12c:	60fb      	str	r3, [r7, #12]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800f12e:	693b      	ldr	r3, [r7, #16]
 800f130:	085b      	lsrs	r3, r3, #1
 800f132:	613b      	str	r3, [r7, #16]
 800f134:	693b      	ldr	r3, [r7, #16]
 800f136:	2b00      	cmp	r3, #0
 800f138:	d1ed      	bne.n	800f116 <HAL_ADC_AnalogWDGConfig+0x1f2>
  result <<= s;                        /* shift when v's highest bits are zero */
 800f13a:	68ba      	ldr	r2, [r7, #8]
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	409a      	lsls	r2, r3
 800f140:	0013      	movs	r3, r2
 800f142:	60bb      	str	r3, [r7, #8]
  return result;
 800f144:	68bb      	ldr	r3, [r7, #8]
 800f146:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800f148:	697b      	ldr	r3, [r7, #20]
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	d101      	bne.n	800f152 <HAL_ADC_AnalogWDGConfig+0x22e>
    return 32U;
 800f14e:	2320      	movs	r3, #32
 800f150:	e004      	b.n	800f15c <HAL_ADC_AnalogWDGConfig+0x238>
  return __builtin_clz(value);
 800f152:	6978      	ldr	r0, [r7, #20]
 800f154:	f7f1 f9ec 	bl	8000530 <__clzsi2>
 800f158:	0003      	movs	r3, r0
 800f15a:	b2db      	uxtb	r3, r3
 800f15c:	001a      	movs	r2, r3
 800f15e:	2301      	movs	r3, #1
 800f160:	4093      	lsls	r3, r2
 800f162:	687a      	ldr	r2, [r7, #4]
 800f164:	6812      	ldr	r2, [r2, #0]
 800f166:	21a4      	movs	r1, #164	@ 0xa4
 800f168:	5851      	ldr	r1, [r2, r1]
 800f16a:	687a      	ldr	r2, [r7, #4]
 800f16c:	6812      	ldr	r2, [r2, #0]
 800f16e:	430b      	orrs	r3, r1
 800f170:	21a4      	movs	r1, #164	@ 0xa4
 800f172:	5053      	str	r3, [r2, r1]
          break;
 800f174:	e011      	b.n	800f19a <HAL_ADC_AnalogWDGConfig+0x276>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber,
 800f17a:	683b      	ldr	r3, [r7, #0]
 800f17c:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800f17e:	4a41      	ldr	r2, [pc, #260]	@ (800f284 <HAL_ADC_AnalogWDGConfig+0x360>)
 800f180:	0019      	movs	r1, r3
 800f182:	f7fe ffa7 	bl	800e0d4 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_AWD_ALL_CHANNELS_REG);
          break;
 800f186:	e008      	b.n	800f19a <HAL_ADC_AnalogWDGConfig+0x276>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	6818      	ldr	r0, [r3, #0]
 800f18c:	683b      	ldr	r3, [r7, #0]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	2200      	movs	r2, #0
 800f192:	0019      	movs	r1, r3
 800f194:	f7fe ff9e 	bl	800e0d4 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800f198:	46c0      	nop			@ (mov r8, r8)
      }

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800f19a:	683b      	ldr	r3, [r7, #0]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	4a3b      	ldr	r2, [pc, #236]	@ (800f28c <HAL_ADC_AnalogWDGConfig+0x368>)
 800f1a0:	4293      	cmp	r3, r2
 800f1a2:	d11a      	bne.n	800f1da <HAL_ADC_AnalogWDGConfig+0x2b6>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f1a8:	4a39      	ldr	r2, [pc, #228]	@ (800f290 <HAL_ADC_AnalogWDGConfig+0x36c>)
 800f1aa:	401a      	ands	r2, r3
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	0018      	movs	r0, r3
 800f1b6:	f7ff f891 	bl	800e2dc <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 800f1ba:	683b      	ldr	r3, [r7, #0]
 800f1bc:	7b1b      	ldrb	r3, [r3, #12]
 800f1be:	2b01      	cmp	r3, #1
 800f1c0:	d105      	bne.n	800f1ce <HAL_ADC_AnalogWDGConfig+0x2aa>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	0018      	movs	r0, r3
 800f1c8:	f7ff f8ae 	bl	800e328 <LL_ADC_EnableIT_AWD2>
 800f1cc:	e01f      	b.n	800f20e <HAL_ADC_AnalogWDGConfig+0x2ea>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	0018      	movs	r0, r3
 800f1d4:	f7ff f8d6 	bl	800e384 <LL_ADC_DisableIT_AWD2>
 800f1d8:	e019      	b.n	800f20e <HAL_ADC_AnalogWDGConfig+0x2ea>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f1de:	4a2d      	ldr	r2, [pc, #180]	@ (800f294 <HAL_ADC_AnalogWDGConfig+0x370>)
 800f1e0:	401a      	ands	r2, r3
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	0018      	movs	r0, r3
 800f1ec:	f7ff f882 	bl	800e2f4 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 800f1f0:	683b      	ldr	r3, [r7, #0]
 800f1f2:	7b1b      	ldrb	r3, [r3, #12]
 800f1f4:	2b01      	cmp	r3, #1
 800f1f6:	d105      	bne.n	800f204 <HAL_ADC_AnalogWDGConfig+0x2e0>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	681b      	ldr	r3, [r3, #0]
 800f1fc:	0018      	movs	r0, r3
 800f1fe:	f7ff f8a2 	bl	800e346 <LL_ADC_EnableIT_AWD3>
 800f202:	e004      	b.n	800f20e <HAL_ADC_AnalogWDGConfig+0x2ea>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	0018      	movs	r0, r3
 800f20a:	f7ff f8cb 	bl	800e3a4 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800f20e:	683b      	ldr	r3, [r7, #0]
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	4a1a      	ldr	r2, [pc, #104]	@ (800f27c <HAL_ADC_AnalogWDGConfig+0x358>)
 800f214:	4293      	cmp	r3, r2
 800f216:	d118      	bne.n	800f24a <HAL_ADC_AnalogWDGConfig+0x326>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 800f218:	683b      	ldr	r3, [r7, #0]
 800f21a:	691a      	ldr	r2, [r3, #16]
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	68db      	ldr	r3, [r3, #12]
 800f222:	08db      	lsrs	r3, r3, #3
 800f224:	2103      	movs	r1, #3
 800f226:	400b      	ands	r3, r1
 800f228:	005b      	lsls	r3, r3, #1
 800f22a:	409a      	lsls	r2, r3
 800f22c:	0013      	movs	r3, r2
 800f22e:	633b      	str	r3, [r7, #48]	@ 0x30
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 800f230:	683b      	ldr	r3, [r7, #0]
 800f232:	695a      	ldr	r2, [r3, #20]
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	68db      	ldr	r3, [r3, #12]
 800f23a:	08db      	lsrs	r3, r3, #3
 800f23c:	2103      	movs	r1, #3
 800f23e:	400b      	ands	r3, r1
 800f240:	005b      	lsls	r3, r3, #1
 800f242:	409a      	lsls	r2, r3
 800f244:	0013      	movs	r3, r2
 800f246:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f248:	e005      	b.n	800f256 <HAL_ADC_AnalogWDGConfig+0x332>
  else
  {
    /* No need to shift the offset with respect to the selected ADC resolution: */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = pAnalogWDGConfig->HighThreshold;
 800f24a:	683b      	ldr	r3, [r7, #0]
 800f24c:	691b      	ldr	r3, [r3, #16]
 800f24e:	633b      	str	r3, [r7, #48]	@ 0x30
    tmp_awd_low_threshold_shifted  = pAnalogWDGConfig->LowThreshold;
 800f250:	683b      	ldr	r3, [r7, #0]
 800f252:	695b      	ldr	r3, [r3, #20]
 800f254:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	6818      	ldr	r0, [r3, #0]
 800f25a:	683b      	ldr	r3, [r7, #0]
 800f25c:	6819      	ldr	r1, [r3, #0]
 800f25e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f260:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f262:	f7fe ff65 	bl	800e130 <LL_ADC_ConfigAnalogWDThresholds>
                                  tmp_awd_low_threshold_shifted);

  __HAL_UNLOCK(hadc);
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	2254      	movs	r2, #84	@ 0x54
 800f26a:	2100      	movs	r1, #0
 800f26c:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800f26e:	2337      	movs	r3, #55	@ 0x37
 800f270:	18fb      	adds	r3, r7, r3
 800f272:	781b      	ldrb	r3, [r3, #0]
}
 800f274:	0018      	movs	r0, r3
 800f276:	46bd      	mov	sp, r7
 800f278:	b00f      	add	sp, #60	@ 0x3c
 800f27a:	bd90      	pop	{r4, r7, pc}
 800f27c:	7cc00000 	.word	0x7cc00000
 800f280:	fc3fffff 	.word	0xfc3fffff
 800f284:	0087ffff 	.word	0x0087ffff
 800f288:	fffeffff 	.word	0xfffeffff
 800f28c:	0017ffff 	.word	0x0017ffff
 800f290:	fffdffff 	.word	0xfffdffff
 800f294:	fffbffff 	.word	0xfffbffff

0800f298 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b084      	sub	sp, #16
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	0018      	movs	r0, r3
 800f2a6:	f7fe fffd 	bl	800e2a4 <LL_ADC_REG_IsConversionOngoing>
 800f2aa:	1e03      	subs	r3, r0, #0
 800f2ac:	d031      	beq.n	800f312 <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	0018      	movs	r0, r3
 800f2b4:	f7fe ffc1 	bl	800e23a <LL_ADC_IsDisableOngoing>
 800f2b8:	1e03      	subs	r3, r0, #0
 800f2ba:	d104      	bne.n	800f2c6 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	0018      	movs	r0, r3
 800f2c2:	f7fe ffdd 	bl	800e280 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800f2c6:	f7fe fe05 	bl	800ded4 <HAL_GetTick>
 800f2ca:	0003      	movs	r3, r0
 800f2cc:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800f2ce:	e01a      	b.n	800f306 <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800f2d0:	f7fe fe00 	bl	800ded4 <HAL_GetTick>
 800f2d4:	0002      	movs	r2, r0
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	1ad3      	subs	r3, r2, r3
 800f2da:	2b02      	cmp	r3, #2
 800f2dc:	d913      	bls.n	800f306 <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	689b      	ldr	r3, [r3, #8]
 800f2e4:	2204      	movs	r2, #4
 800f2e6:	4013      	ands	r3, r2
 800f2e8:	d00d      	beq.n	800f306 <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f2ee:	2210      	movs	r2, #16
 800f2f0:	431a      	orrs	r2, r3
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f2fa:	2201      	movs	r2, #1
 800f2fc:	431a      	orrs	r2, r3
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800f302:	2301      	movs	r3, #1
 800f304:	e006      	b.n	800f314 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	689b      	ldr	r3, [r3, #8]
 800f30c:	2204      	movs	r2, #4
 800f30e:	4013      	ands	r3, r2
 800f310:	d1de      	bne.n	800f2d0 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800f312:	2300      	movs	r3, #0
}
 800f314:	0018      	movs	r0, r3
 800f316:	46bd      	mov	sp, r7
 800f318:	b004      	add	sp, #16
 800f31a:	bd80      	pop	{r7, pc}

0800f31c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800f31c:	b580      	push	{r7, lr}
 800f31e:	b084      	sub	sp, #16
 800f320:	af00      	add	r7, sp, #0
 800f322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800f324:	2300      	movs	r3, #0
 800f326:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	0018      	movs	r0, r3
 800f32e:	f7fe ff73 	bl	800e218 <LL_ADC_IsEnabled>
 800f332:	1e03      	subs	r3, r0, #0
 800f334:	d000      	beq.n	800f338 <ADC_Enable+0x1c>
 800f336:	e069      	b.n	800f40c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	689b      	ldr	r3, [r3, #8]
 800f33e:	4a36      	ldr	r2, [pc, #216]	@ (800f418 <ADC_Enable+0xfc>)
 800f340:	4013      	ands	r3, r2
 800f342:	d00d      	beq.n	800f360 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f348:	2210      	movs	r2, #16
 800f34a:	431a      	orrs	r2, r3
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f354:	2201      	movs	r2, #1
 800f356:	431a      	orrs	r2, r3
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800f35c:	2301      	movs	r3, #1
 800f35e:	e056      	b.n	800f40e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	0018      	movs	r0, r3
 800f366:	f7fe ff33 	bl	800e1d0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800f36a:	4b2c      	ldr	r3, [pc, #176]	@ (800f41c <ADC_Enable+0x100>)
 800f36c:	0018      	movs	r0, r3
 800f36e:	f7fe fdf3 	bl	800df58 <LL_ADC_GetCommonPathInternalCh>
 800f372:	0002      	movs	r2, r0
 800f374:	2380      	movs	r3, #128	@ 0x80
 800f376:	041b      	lsls	r3, r3, #16
 800f378:	4013      	ands	r3, r2
 800f37a:	d00f      	beq.n	800f39c <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800f37c:	4b28      	ldr	r3, [pc, #160]	@ (800f420 <ADC_Enable+0x104>)
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	4928      	ldr	r1, [pc, #160]	@ (800f424 <ADC_Enable+0x108>)
 800f382:	0018      	movs	r0, r3
 800f384:	f7f0 fee6 	bl	8000154 <__udivsi3>
 800f388:	0003      	movs	r3, r0
 800f38a:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800f38c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800f38e:	e002      	b.n	800f396 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800f390:	68bb      	ldr	r3, [r7, #8]
 800f392:	3b01      	subs	r3, #1
 800f394:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800f396:	68bb      	ldr	r3, [r7, #8]
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d1f9      	bne.n	800f390 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	7e5b      	ldrb	r3, [r3, #25]
 800f3a0:	2b01      	cmp	r3, #1
 800f3a2:	d033      	beq.n	800f40c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800f3a4:	f7fe fd96 	bl	800ded4 <HAL_GetTick>
 800f3a8:	0003      	movs	r3, r0
 800f3aa:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800f3ac:	e027      	b.n	800f3fe <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	0018      	movs	r0, r3
 800f3b4:	f7fe ff30 	bl	800e218 <LL_ADC_IsEnabled>
 800f3b8:	1e03      	subs	r3, r0, #0
 800f3ba:	d104      	bne.n	800f3c6 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	0018      	movs	r0, r3
 800f3c2:	f7fe ff05 	bl	800e1d0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800f3c6:	f7fe fd85 	bl	800ded4 <HAL_GetTick>
 800f3ca:	0002      	movs	r2, r0
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	1ad3      	subs	r3, r2, r3
 800f3d0:	2b02      	cmp	r3, #2
 800f3d2:	d914      	bls.n	800f3fe <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	2201      	movs	r2, #1
 800f3dc:	4013      	ands	r3, r2
 800f3de:	2b01      	cmp	r3, #1
 800f3e0:	d00d      	beq.n	800f3fe <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f3e6:	2210      	movs	r2, #16
 800f3e8:	431a      	orrs	r2, r3
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f3f2:	2201      	movs	r2, #1
 800f3f4:	431a      	orrs	r2, r3
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 800f3fa:	2301      	movs	r3, #1
 800f3fc:	e007      	b.n	800f40e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	2201      	movs	r2, #1
 800f406:	4013      	ands	r3, r2
 800f408:	2b01      	cmp	r3, #1
 800f40a:	d1d0      	bne.n	800f3ae <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800f40c:	2300      	movs	r3, #0
}
 800f40e:	0018      	movs	r0, r3
 800f410:	46bd      	mov	sp, r7
 800f412:	b004      	add	sp, #16
 800f414:	bd80      	pop	{r7, pc}
 800f416:	46c0      	nop			@ (mov r8, r8)
 800f418:	80000017 	.word	0x80000017
 800f41c:	40012708 	.word	0x40012708
 800f420:	20000000 	.word	0x20000000
 800f424:	00030d40 	.word	0x00030d40

0800f428 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800f428:	b580      	push	{r7, lr}
 800f42a:	b084      	sub	sp, #16
 800f42c:	af00      	add	r7, sp, #0
 800f42e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	0018      	movs	r0, r3
 800f436:	f7fe ff00 	bl	800e23a <LL_ADC_IsDisableOngoing>
 800f43a:	0003      	movs	r3, r0
 800f43c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	0018      	movs	r0, r3
 800f444:	f7fe fee8 	bl	800e218 <LL_ADC_IsEnabled>
 800f448:	1e03      	subs	r3, r0, #0
 800f44a:	d046      	beq.n	800f4da <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 800f44c:	68fb      	ldr	r3, [r7, #12]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d143      	bne.n	800f4da <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	681b      	ldr	r3, [r3, #0]
 800f456:	689b      	ldr	r3, [r3, #8]
 800f458:	2205      	movs	r2, #5
 800f45a:	4013      	ands	r3, r2
 800f45c:	2b01      	cmp	r3, #1
 800f45e:	d10d      	bne.n	800f47c <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	681b      	ldr	r3, [r3, #0]
 800f464:	0018      	movs	r0, r3
 800f466:	f7fe fec5 	bl	800e1f4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	2203      	movs	r2, #3
 800f470:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800f472:	f7fe fd2f 	bl	800ded4 <HAL_GetTick>
 800f476:	0003      	movs	r3, r0
 800f478:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800f47a:	e028      	b.n	800f4ce <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f480:	2210      	movs	r2, #16
 800f482:	431a      	orrs	r2, r3
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f48c:	2201      	movs	r2, #1
 800f48e:	431a      	orrs	r2, r3
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800f494:	2301      	movs	r3, #1
 800f496:	e021      	b.n	800f4dc <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800f498:	f7fe fd1c 	bl	800ded4 <HAL_GetTick>
 800f49c:	0002      	movs	r2, r0
 800f49e:	68bb      	ldr	r3, [r7, #8]
 800f4a0:	1ad3      	subs	r3, r2, r3
 800f4a2:	2b02      	cmp	r3, #2
 800f4a4:	d913      	bls.n	800f4ce <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	689b      	ldr	r3, [r3, #8]
 800f4ac:	2201      	movs	r2, #1
 800f4ae:	4013      	ands	r3, r2
 800f4b0:	d00d      	beq.n	800f4ce <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f4b6:	2210      	movs	r2, #16
 800f4b8:	431a      	orrs	r2, r3
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f4c2:	2201      	movs	r2, #1
 800f4c4:	431a      	orrs	r2, r3
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800f4ca:	2301      	movs	r3, #1
 800f4cc:	e006      	b.n	800f4dc <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	689b      	ldr	r3, [r3, #8]
 800f4d4:	2201      	movs	r2, #1
 800f4d6:	4013      	ands	r3, r2
 800f4d8:	d1de      	bne.n	800f498 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800f4da:	2300      	movs	r3, #0
}
 800f4dc:	0018      	movs	r0, r3
 800f4de:	46bd      	mov	sp, r7
 800f4e0:	b004      	add	sp, #16
 800f4e2:	bd80      	pop	{r7, pc}

0800f4e4 <LL_ADC_GetCommonClock>:
{
 800f4e4:	b580      	push	{r7, lr}
 800f4e6:	b082      	sub	sp, #8
 800f4e8:	af00      	add	r7, sp, #0
 800f4ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	681a      	ldr	r2, [r3, #0]
 800f4f0:	23f0      	movs	r3, #240	@ 0xf0
 800f4f2:	039b      	lsls	r3, r3, #14
 800f4f4:	4013      	ands	r3, r2
}
 800f4f6:	0018      	movs	r0, r3
 800f4f8:	46bd      	mov	sp, r7
 800f4fa:	b002      	add	sp, #8
 800f4fc:	bd80      	pop	{r7, pc}

0800f4fe <LL_ADC_GetClock>:
{
 800f4fe:	b580      	push	{r7, lr}
 800f500:	b082      	sub	sp, #8
 800f502:	af00      	add	r7, sp, #0
 800f504:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	691b      	ldr	r3, [r3, #16]
 800f50a:	0f9b      	lsrs	r3, r3, #30
 800f50c:	079b      	lsls	r3, r3, #30
}
 800f50e:	0018      	movs	r0, r3
 800f510:	46bd      	mov	sp, r7
 800f512:	b002      	add	sp, #8
 800f514:	bd80      	pop	{r7, pc}

0800f516 <LL_ADC_SetCalibrationFactor>:
{
 800f516:	b580      	push	{r7, lr}
 800f518:	b082      	sub	sp, #8
 800f51a:	af00      	add	r7, sp, #0
 800f51c:	6078      	str	r0, [r7, #4]
 800f51e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	22b4      	movs	r2, #180	@ 0xb4
 800f524:	589b      	ldr	r3, [r3, r2]
 800f526:	227f      	movs	r2, #127	@ 0x7f
 800f528:	4393      	bics	r3, r2
 800f52a:	001a      	movs	r2, r3
 800f52c:	683b      	ldr	r3, [r7, #0]
 800f52e:	431a      	orrs	r2, r3
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	21b4      	movs	r1, #180	@ 0xb4
 800f534:	505a      	str	r2, [r3, r1]
}
 800f536:	46c0      	nop			@ (mov r8, r8)
 800f538:	46bd      	mov	sp, r7
 800f53a:	b002      	add	sp, #8
 800f53c:	bd80      	pop	{r7, pc}

0800f53e <LL_ADC_GetCalibrationFactor>:
{
 800f53e:	b580      	push	{r7, lr}
 800f540:	b082      	sub	sp, #8
 800f542:	af00      	add	r7, sp, #0
 800f544:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	22b4      	movs	r2, #180	@ 0xb4
 800f54a:	589b      	ldr	r3, [r3, r2]
 800f54c:	227f      	movs	r2, #127	@ 0x7f
 800f54e:	4013      	ands	r3, r2
}
 800f550:	0018      	movs	r0, r3
 800f552:	46bd      	mov	sp, r7
 800f554:	b002      	add	sp, #8
 800f556:	bd80      	pop	{r7, pc}

0800f558 <LL_ADC_Enable>:
{
 800f558:	b580      	push	{r7, lr}
 800f55a:	b082      	sub	sp, #8
 800f55c:	af00      	add	r7, sp, #0
 800f55e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	689b      	ldr	r3, [r3, #8]
 800f564:	4a04      	ldr	r2, [pc, #16]	@ (800f578 <LL_ADC_Enable+0x20>)
 800f566:	4013      	ands	r3, r2
 800f568:	2201      	movs	r2, #1
 800f56a:	431a      	orrs	r2, r3
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	609a      	str	r2, [r3, #8]
}
 800f570:	46c0      	nop			@ (mov r8, r8)
 800f572:	46bd      	mov	sp, r7
 800f574:	b002      	add	sp, #8
 800f576:	bd80      	pop	{r7, pc}
 800f578:	7fffffe8 	.word	0x7fffffe8

0800f57c <LL_ADC_Disable>:
{
 800f57c:	b580      	push	{r7, lr}
 800f57e:	b082      	sub	sp, #8
 800f580:	af00      	add	r7, sp, #0
 800f582:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	689b      	ldr	r3, [r3, #8]
 800f588:	4a04      	ldr	r2, [pc, #16]	@ (800f59c <LL_ADC_Disable+0x20>)
 800f58a:	4013      	ands	r3, r2
 800f58c:	2202      	movs	r2, #2
 800f58e:	431a      	orrs	r2, r3
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	609a      	str	r2, [r3, #8]
}
 800f594:	46c0      	nop			@ (mov r8, r8)
 800f596:	46bd      	mov	sp, r7
 800f598:	b002      	add	sp, #8
 800f59a:	bd80      	pop	{r7, pc}
 800f59c:	7fffffe8 	.word	0x7fffffe8

0800f5a0 <LL_ADC_IsEnabled>:
{
 800f5a0:	b580      	push	{r7, lr}
 800f5a2:	b082      	sub	sp, #8
 800f5a4:	af00      	add	r7, sp, #0
 800f5a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	689b      	ldr	r3, [r3, #8]
 800f5ac:	2201      	movs	r2, #1
 800f5ae:	4013      	ands	r3, r2
 800f5b0:	2b01      	cmp	r3, #1
 800f5b2:	d101      	bne.n	800f5b8 <LL_ADC_IsEnabled+0x18>
 800f5b4:	2301      	movs	r3, #1
 800f5b6:	e000      	b.n	800f5ba <LL_ADC_IsEnabled+0x1a>
 800f5b8:	2300      	movs	r3, #0
}
 800f5ba:	0018      	movs	r0, r3
 800f5bc:	46bd      	mov	sp, r7
 800f5be:	b002      	add	sp, #8
 800f5c0:	bd80      	pop	{r7, pc}
	...

0800f5c4 <LL_ADC_StartCalibration>:
{
 800f5c4:	b580      	push	{r7, lr}
 800f5c6:	b082      	sub	sp, #8
 800f5c8:	af00      	add	r7, sp, #0
 800f5ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	689b      	ldr	r3, [r3, #8]
 800f5d0:	4a05      	ldr	r2, [pc, #20]	@ (800f5e8 <LL_ADC_StartCalibration+0x24>)
 800f5d2:	4013      	ands	r3, r2
 800f5d4:	2280      	movs	r2, #128	@ 0x80
 800f5d6:	0612      	lsls	r2, r2, #24
 800f5d8:	431a      	orrs	r2, r3
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	609a      	str	r2, [r3, #8]
}
 800f5de:	46c0      	nop			@ (mov r8, r8)
 800f5e0:	46bd      	mov	sp, r7
 800f5e2:	b002      	add	sp, #8
 800f5e4:	bd80      	pop	{r7, pc}
 800f5e6:	46c0      	nop			@ (mov r8, r8)
 800f5e8:	7fffffe8 	.word	0x7fffffe8

0800f5ec <LL_ADC_IsCalibrationOnGoing>:
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b082      	sub	sp, #8
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	689b      	ldr	r3, [r3, #8]
 800f5f8:	0fdb      	lsrs	r3, r3, #31
 800f5fa:	07da      	lsls	r2, r3, #31
 800f5fc:	2380      	movs	r3, #128	@ 0x80
 800f5fe:	061b      	lsls	r3, r3, #24
 800f600:	429a      	cmp	r2, r3
 800f602:	d101      	bne.n	800f608 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800f604:	2301      	movs	r3, #1
 800f606:	e000      	b.n	800f60a <LL_ADC_IsCalibrationOnGoing+0x1e>
 800f608:	2300      	movs	r3, #0
}
 800f60a:	0018      	movs	r0, r3
 800f60c:	46bd      	mov	sp, r7
 800f60e:	b002      	add	sp, #8
 800f610:	bd80      	pop	{r7, pc}
	...

0800f614 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 800f614:	b590      	push	{r4, r7, lr}
 800f616:	b08b      	sub	sp, #44	@ 0x2c
 800f618:	af00      	add	r7, sp, #0
 800f61a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800f61c:	2300      	movs	r3, #0
 800f61e:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 800f620:	2300      	movs	r3, #0
 800f622:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	2254      	movs	r2, #84	@ 0x54
 800f628:	5c9b      	ldrb	r3, [r3, r2]
 800f62a:	2b01      	cmp	r3, #1
 800f62c:	d101      	bne.n	800f632 <HAL_ADCEx_Calibration_Start+0x1e>
 800f62e:	2302      	movs	r3, #2
 800f630:	e0e4      	b.n	800f7fc <HAL_ADCEx_Calibration_Start+0x1e8>
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	2254      	movs	r2, #84	@ 0x54
 800f636:	2101      	movs	r1, #1
 800f638:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800f63a:	231f      	movs	r3, #31
 800f63c:	18fc      	adds	r4, r7, r3
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	0018      	movs	r0, r3
 800f642:	f7ff fef1 	bl	800f428 <ADC_Disable>
 800f646:	0003      	movs	r3, r0
 800f648:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	0018      	movs	r0, r3
 800f650:	f7ff ffa6 	bl	800f5a0 <LL_ADC_IsEnabled>
 800f654:	1e03      	subs	r3, r0, #0
 800f656:	d000      	beq.n	800f65a <HAL_ADCEx_Calibration_Start+0x46>
 800f658:	e0c3      	b.n	800f7e2 <HAL_ADCEx_Calibration_Start+0x1ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f65e:	4a69      	ldr	r2, [pc, #420]	@ (800f804 <HAL_ADCEx_Calibration_Start+0x1f0>)
 800f660:	4013      	ands	r3, r2
 800f662:	2202      	movs	r2, #2
 800f664:	431a      	orrs	r2, r3
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	68db      	ldr	r3, [r3, #12]
 800f670:	4a65      	ldr	r2, [pc, #404]	@ (800f808 <HAL_ADCEx_Calibration_Start+0x1f4>)
 800f672:	4013      	ands	r3, r2
 800f674:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	68da      	ldr	r2, [r3, #12]
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	4962      	ldr	r1, [pc, #392]	@ (800f80c <HAL_ADCEx_Calibration_Start+0x1f8>)
 800f682:	400a      	ands	r2, r1
 800f684:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800f686:	2300      	movs	r3, #0
 800f688:	627b      	str	r3, [r7, #36]	@ 0x24
 800f68a:	e02f      	b.n	800f6ec <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	0018      	movs	r0, r3
 800f692:	f7ff ff97 	bl	800f5c4 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800f696:	e015      	b.n	800f6c4 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 800f698:	68fb      	ldr	r3, [r7, #12]
 800f69a:	3301      	adds	r3, #1
 800f69c:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800f69e:	68fa      	ldr	r2, [r7, #12]
 800f6a0:	23ae      	movs	r3, #174	@ 0xae
 800f6a2:	029b      	lsls	r3, r3, #10
 800f6a4:	429a      	cmp	r2, r3
 800f6a6:	d30d      	bcc.n	800f6c4 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f6ac:	2212      	movs	r2, #18
 800f6ae:	4393      	bics	r3, r2
 800f6b0:	2210      	movs	r2, #16
 800f6b2:	431a      	orrs	r2, r3
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	2254      	movs	r2, #84	@ 0x54
 800f6bc:	2100      	movs	r1, #0
 800f6be:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800f6c0:	2301      	movs	r3, #1
 800f6c2:	e09b      	b.n	800f7fc <HAL_ADCEx_Calibration_Start+0x1e8>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	0018      	movs	r0, r3
 800f6ca:	f7ff ff8f 	bl	800f5ec <LL_ADC_IsCalibrationOnGoing>
 800f6ce:	1e03      	subs	r3, r0, #0
 800f6d0:	d1e2      	bne.n	800f698 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      /* Read the calibration factor and increment by one */
      calibration_factor_accumulated += (LL_ADC_GetCalibrationFactor(hadc->Instance) + 1UL);
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	0018      	movs	r0, r3
 800f6d8:	f7ff ff31 	bl	800f53e <LL_ADC_GetCalibrationFactor>
 800f6dc:	0003      	movs	r3, r0
 800f6de:	3301      	adds	r3, #1
 800f6e0:	6a3a      	ldr	r2, [r7, #32]
 800f6e2:	18d3      	adds	r3, r2, r3
 800f6e4:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800f6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6e8:	3301      	adds	r3, #1
 800f6ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800f6ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6ee:	2b07      	cmp	r3, #7
 800f6f0:	d9cc      	bls.n	800f68c <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average (rounded up to the nearest integer) */
    calibration_factor_accumulated += (calibration_index / 2UL);
 800f6f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6f4:	085b      	lsrs	r3, r3, #1
 800f6f6:	6a3a      	ldr	r2, [r7, #32]
 800f6f8:	18d3      	adds	r3, r2, r3
 800f6fa:	623b      	str	r3, [r7, #32]
    calibration_factor_accumulated /= calibration_index;
 800f6fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f6fe:	6a38      	ldr	r0, [r7, #32]
 800f700:	f7f0 fd28 	bl	8000154 <__udivsi3>
 800f704:	0003      	movs	r3, r0
 800f706:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	0018      	movs	r0, r3
 800f70e:	f7ff ff23 	bl	800f558 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	0018      	movs	r0, r3
 800f718:	f7ff fef1 	bl	800f4fe <LL_ADC_GetClock>
 800f71c:	1e03      	subs	r3, r0, #0
 800f71e:	d11b      	bne.n	800f758 <HAL_ADCEx_Calibration_Start+0x144>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800f720:	4b3b      	ldr	r3, [pc, #236]	@ (800f810 <HAL_ADCEx_Calibration_Start+0x1fc>)
 800f722:	0018      	movs	r0, r3
 800f724:	f7ff fede 	bl	800f4e4 <LL_ADC_GetCommonClock>
 800f728:	0003      	movs	r3, r0
 800f72a:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 800f72c:	697a      	ldr	r2, [r7, #20]
 800f72e:	23e0      	movs	r3, #224	@ 0xe0
 800f730:	035b      	lsls	r3, r3, #13
 800f732:	429a      	cmp	r2, r3
 800f734:	d310      	bcc.n	800f758 <HAL_ADCEx_Calibration_Start+0x144>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 800f736:	697b      	ldr	r3, [r7, #20]
 800f738:	0c9b      	lsrs	r3, r3, #18
 800f73a:	3b03      	subs	r3, #3
 800f73c:	2201      	movs	r2, #1
 800f73e:	409a      	lsls	r2, r3
 800f740:	0013      	movs	r3, r2
 800f742:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 800f744:	68bb      	ldr	r3, [r7, #8]
 800f746:	085b      	lsrs	r3, r3, #1
 800f748:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 800f74a:	e002      	b.n	800f752 <HAL_ADCEx_Calibration_Start+0x13e>
        {
          delay_cpu_cycles--;
 800f74c:	68bb      	ldr	r3, [r7, #8]
 800f74e:	3b01      	subs	r3, #1
 800f750:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 800f752:	68bb      	ldr	r3, [r7, #8]
 800f754:	2b00      	cmp	r3, #0
 800f756:	d1f9      	bne.n	800f74c <HAL_ADCEx_Calibration_Start+0x138>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	6a3a      	ldr	r2, [r7, #32]
 800f75e:	0011      	movs	r1, r2
 800f760:	0018      	movs	r0, r3
 800f762:	f7ff fed8 	bl	800f516 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	0018      	movs	r0, r3
 800f76c:	f7ff ff06 	bl	800f57c <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800f770:	f7fe fbb0 	bl	800ded4 <HAL_GetTick>
 800f774:	0003      	movs	r3, r0
 800f776:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800f778:	e01b      	b.n	800f7b2 <HAL_ADCEx_Calibration_Start+0x19e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800f77a:	f7fe fbab 	bl	800ded4 <HAL_GetTick>
 800f77e:	0002      	movs	r2, r0
 800f780:	693b      	ldr	r3, [r7, #16]
 800f782:	1ad3      	subs	r3, r2, r3
 800f784:	2b02      	cmp	r3, #2
 800f786:	d914      	bls.n	800f7b2 <HAL_ADCEx_Calibration_Start+0x19e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	0018      	movs	r0, r3
 800f78e:	f7ff ff07 	bl	800f5a0 <LL_ADC_IsEnabled>
 800f792:	1e03      	subs	r3, r0, #0
 800f794:	d00d      	beq.n	800f7b2 <HAL_ADCEx_Calibration_Start+0x19e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f79a:	2210      	movs	r2, #16
 800f79c:	431a      	orrs	r2, r3
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f7a6:	2201      	movs	r2, #1
 800f7a8:	431a      	orrs	r2, r3
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800f7ae:	2301      	movs	r3, #1
 800f7b0:	e024      	b.n	800f7fc <HAL_ADCEx_Calibration_Start+0x1e8>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	0018      	movs	r0, r3
 800f7b8:	f7ff fef2 	bl	800f5a0 <LL_ADC_IsEnabled>
 800f7bc:	1e03      	subs	r3, r0, #0
 800f7be:	d1dc      	bne.n	800f77a <HAL_ADCEx_Calibration_Start+0x166>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	681b      	ldr	r3, [r3, #0]
 800f7c4:	68d9      	ldr	r1, [r3, #12]
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	681b      	ldr	r3, [r3, #0]
 800f7ca:	69ba      	ldr	r2, [r7, #24]
 800f7cc:	430a      	orrs	r2, r1
 800f7ce:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f7d4:	2203      	movs	r2, #3
 800f7d6:	4393      	bics	r3, r2
 800f7d8:	2201      	movs	r2, #1
 800f7da:	431a      	orrs	r2, r3
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	659a      	str	r2, [r3, #88]	@ 0x58
 800f7e0:	e005      	b.n	800f7ee <HAL_ADCEx_Calibration_Start+0x1da>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f7e6:	2210      	movs	r2, #16
 800f7e8:	431a      	orrs	r2, r3
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	2254      	movs	r2, #84	@ 0x54
 800f7f2:	2100      	movs	r1, #0
 800f7f4:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800f7f6:	231f      	movs	r3, #31
 800f7f8:	18fb      	adds	r3, r7, r3
 800f7fa:	781b      	ldrb	r3, [r3, #0]
}
 800f7fc:	0018      	movs	r0, r3
 800f7fe:	46bd      	mov	sp, r7
 800f800:	b00b      	add	sp, #44	@ 0x2c
 800f802:	bd90      	pop	{r4, r7, pc}
 800f804:	fffffefd 	.word	0xfffffefd
 800f808:	00008003 	.word	0x00008003
 800f80c:	ffff7ffc 	.word	0xffff7ffc
 800f810:	40012708 	.word	0x40012708

0800f814 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800f814:	b580      	push	{r7, lr}
 800f816:	b082      	sub	sp, #8
 800f818:	af00      	add	r7, sp, #0
 800f81a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800f81c:	46c0      	nop			@ (mov r8, r8)
 800f81e:	46bd      	mov	sp, r7
 800f820:	b002      	add	sp, #8
 800f822:	bd80      	pop	{r7, pc}

0800f824 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800f824:	b580      	push	{r7, lr}
 800f826:	b082      	sub	sp, #8
 800f828:	af00      	add	r7, sp, #0
 800f82a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800f82c:	46c0      	nop			@ (mov r8, r8)
 800f82e:	46bd      	mov	sp, r7
 800f830:	b002      	add	sp, #8
 800f832:	bd80      	pop	{r7, pc}

0800f834 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800f834:	b580      	push	{r7, lr}
 800f836:	b082      	sub	sp, #8
 800f838:	af00      	add	r7, sp, #0
 800f83a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800f83c:	46c0      	nop			@ (mov r8, r8)
 800f83e:	46bd      	mov	sp, r7
 800f840:	b002      	add	sp, #8
 800f842:	bd80      	pop	{r7, pc}

0800f844 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 800f844:	b580      	push	{r7, lr}
 800f846:	b082      	sub	sp, #8
 800f848:	af00      	add	r7, sp, #0
 800f84a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 800f84c:	46c0      	nop			@ (mov r8, r8)
 800f84e:	46bd      	mov	sp, r7
 800f850:	b002      	add	sp, #8
 800f852:	bd80      	pop	{r7, pc}

0800f854 <__NVIC_EnableIRQ>:
{
 800f854:	b580      	push	{r7, lr}
 800f856:	b082      	sub	sp, #8
 800f858:	af00      	add	r7, sp, #0
 800f85a:	0002      	movs	r2, r0
 800f85c:	1dfb      	adds	r3, r7, #7
 800f85e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800f860:	1dfb      	adds	r3, r7, #7
 800f862:	781b      	ldrb	r3, [r3, #0]
 800f864:	2b7f      	cmp	r3, #127	@ 0x7f
 800f866:	d809      	bhi.n	800f87c <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f868:	1dfb      	adds	r3, r7, #7
 800f86a:	781b      	ldrb	r3, [r3, #0]
 800f86c:	001a      	movs	r2, r3
 800f86e:	231f      	movs	r3, #31
 800f870:	401a      	ands	r2, r3
 800f872:	4b04      	ldr	r3, [pc, #16]	@ (800f884 <__NVIC_EnableIRQ+0x30>)
 800f874:	2101      	movs	r1, #1
 800f876:	4091      	lsls	r1, r2
 800f878:	000a      	movs	r2, r1
 800f87a:	601a      	str	r2, [r3, #0]
}
 800f87c:	46c0      	nop			@ (mov r8, r8)
 800f87e:	46bd      	mov	sp, r7
 800f880:	b002      	add	sp, #8
 800f882:	bd80      	pop	{r7, pc}
 800f884:	e000e100 	.word	0xe000e100

0800f888 <__NVIC_DisableIRQ>:
{
 800f888:	b580      	push	{r7, lr}
 800f88a:	b082      	sub	sp, #8
 800f88c:	af00      	add	r7, sp, #0
 800f88e:	0002      	movs	r2, r0
 800f890:	1dfb      	adds	r3, r7, #7
 800f892:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800f894:	1dfb      	adds	r3, r7, #7
 800f896:	781b      	ldrb	r3, [r3, #0]
 800f898:	2b7f      	cmp	r3, #127	@ 0x7f
 800f89a:	d810      	bhi.n	800f8be <__NVIC_DisableIRQ+0x36>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f89c:	1dfb      	adds	r3, r7, #7
 800f89e:	781b      	ldrb	r3, [r3, #0]
 800f8a0:	001a      	movs	r2, r3
 800f8a2:	231f      	movs	r3, #31
 800f8a4:	4013      	ands	r3, r2
 800f8a6:	4908      	ldr	r1, [pc, #32]	@ (800f8c8 <__NVIC_DisableIRQ+0x40>)
 800f8a8:	2201      	movs	r2, #1
 800f8aa:	409a      	lsls	r2, r3
 800f8ac:	0013      	movs	r3, r2
 800f8ae:	2280      	movs	r2, #128	@ 0x80
 800f8b0:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 800f8b2:	f3bf 8f4f 	dsb	sy
}
 800f8b6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 800f8b8:	f3bf 8f6f 	isb	sy
}
 800f8bc:	46c0      	nop			@ (mov r8, r8)
}
 800f8be:	46c0      	nop			@ (mov r8, r8)
 800f8c0:	46bd      	mov	sp, r7
 800f8c2:	b002      	add	sp, #8
 800f8c4:	bd80      	pop	{r7, pc}
 800f8c6:	46c0      	nop			@ (mov r8, r8)
 800f8c8:	e000e100 	.word	0xe000e100

0800f8cc <__NVIC_SetPriority>:
{
 800f8cc:	b590      	push	{r4, r7, lr}
 800f8ce:	b083      	sub	sp, #12
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	0002      	movs	r2, r0
 800f8d4:	6039      	str	r1, [r7, #0]
 800f8d6:	1dfb      	adds	r3, r7, #7
 800f8d8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800f8da:	1dfb      	adds	r3, r7, #7
 800f8dc:	781b      	ldrb	r3, [r3, #0]
 800f8de:	2b7f      	cmp	r3, #127	@ 0x7f
 800f8e0:	d828      	bhi.n	800f934 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800f8e2:	4a2f      	ldr	r2, [pc, #188]	@ (800f9a0 <__NVIC_SetPriority+0xd4>)
 800f8e4:	1dfb      	adds	r3, r7, #7
 800f8e6:	781b      	ldrb	r3, [r3, #0]
 800f8e8:	b25b      	sxtb	r3, r3
 800f8ea:	089b      	lsrs	r3, r3, #2
 800f8ec:	33c0      	adds	r3, #192	@ 0xc0
 800f8ee:	009b      	lsls	r3, r3, #2
 800f8f0:	589b      	ldr	r3, [r3, r2]
 800f8f2:	1dfa      	adds	r2, r7, #7
 800f8f4:	7812      	ldrb	r2, [r2, #0]
 800f8f6:	0011      	movs	r1, r2
 800f8f8:	2203      	movs	r2, #3
 800f8fa:	400a      	ands	r2, r1
 800f8fc:	00d2      	lsls	r2, r2, #3
 800f8fe:	21ff      	movs	r1, #255	@ 0xff
 800f900:	4091      	lsls	r1, r2
 800f902:	000a      	movs	r2, r1
 800f904:	43d2      	mvns	r2, r2
 800f906:	401a      	ands	r2, r3
 800f908:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800f90a:	683b      	ldr	r3, [r7, #0]
 800f90c:	019b      	lsls	r3, r3, #6
 800f90e:	22ff      	movs	r2, #255	@ 0xff
 800f910:	401a      	ands	r2, r3
 800f912:	1dfb      	adds	r3, r7, #7
 800f914:	781b      	ldrb	r3, [r3, #0]
 800f916:	0018      	movs	r0, r3
 800f918:	2303      	movs	r3, #3
 800f91a:	4003      	ands	r3, r0
 800f91c:	00db      	lsls	r3, r3, #3
 800f91e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800f920:	481f      	ldr	r0, [pc, #124]	@ (800f9a0 <__NVIC_SetPriority+0xd4>)
 800f922:	1dfb      	adds	r3, r7, #7
 800f924:	781b      	ldrb	r3, [r3, #0]
 800f926:	b25b      	sxtb	r3, r3
 800f928:	089b      	lsrs	r3, r3, #2
 800f92a:	430a      	orrs	r2, r1
 800f92c:	33c0      	adds	r3, #192	@ 0xc0
 800f92e:	009b      	lsls	r3, r3, #2
 800f930:	501a      	str	r2, [r3, r0]
}
 800f932:	e031      	b.n	800f998 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800f934:	4a1b      	ldr	r2, [pc, #108]	@ (800f9a4 <__NVIC_SetPriority+0xd8>)
 800f936:	1dfb      	adds	r3, r7, #7
 800f938:	781b      	ldrb	r3, [r3, #0]
 800f93a:	0019      	movs	r1, r3
 800f93c:	230f      	movs	r3, #15
 800f93e:	400b      	ands	r3, r1
 800f940:	3b08      	subs	r3, #8
 800f942:	089b      	lsrs	r3, r3, #2
 800f944:	3306      	adds	r3, #6
 800f946:	009b      	lsls	r3, r3, #2
 800f948:	18d3      	adds	r3, r2, r3
 800f94a:	3304      	adds	r3, #4
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	1dfa      	adds	r2, r7, #7
 800f950:	7812      	ldrb	r2, [r2, #0]
 800f952:	0011      	movs	r1, r2
 800f954:	2203      	movs	r2, #3
 800f956:	400a      	ands	r2, r1
 800f958:	00d2      	lsls	r2, r2, #3
 800f95a:	21ff      	movs	r1, #255	@ 0xff
 800f95c:	4091      	lsls	r1, r2
 800f95e:	000a      	movs	r2, r1
 800f960:	43d2      	mvns	r2, r2
 800f962:	401a      	ands	r2, r3
 800f964:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800f966:	683b      	ldr	r3, [r7, #0]
 800f968:	019b      	lsls	r3, r3, #6
 800f96a:	22ff      	movs	r2, #255	@ 0xff
 800f96c:	401a      	ands	r2, r3
 800f96e:	1dfb      	adds	r3, r7, #7
 800f970:	781b      	ldrb	r3, [r3, #0]
 800f972:	0018      	movs	r0, r3
 800f974:	2303      	movs	r3, #3
 800f976:	4003      	ands	r3, r0
 800f978:	00db      	lsls	r3, r3, #3
 800f97a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800f97c:	4809      	ldr	r0, [pc, #36]	@ (800f9a4 <__NVIC_SetPriority+0xd8>)
 800f97e:	1dfb      	adds	r3, r7, #7
 800f980:	781b      	ldrb	r3, [r3, #0]
 800f982:	001c      	movs	r4, r3
 800f984:	230f      	movs	r3, #15
 800f986:	4023      	ands	r3, r4
 800f988:	3b08      	subs	r3, #8
 800f98a:	089b      	lsrs	r3, r3, #2
 800f98c:	430a      	orrs	r2, r1
 800f98e:	3306      	adds	r3, #6
 800f990:	009b      	lsls	r3, r3, #2
 800f992:	18c3      	adds	r3, r0, r3
 800f994:	3304      	adds	r3, #4
 800f996:	601a      	str	r2, [r3, #0]
}
 800f998:	46c0      	nop			@ (mov r8, r8)
 800f99a:	46bd      	mov	sp, r7
 800f99c:	b003      	add	sp, #12
 800f99e:	bd90      	pop	{r4, r7, pc}
 800f9a0:	e000e100 	.word	0xe000e100
 800f9a4:	e000ed00 	.word	0xe000ed00

0800f9a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800f9a8:	b580      	push	{r7, lr}
 800f9aa:	b082      	sub	sp, #8
 800f9ac:	af00      	add	r7, sp, #0
 800f9ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	1e5a      	subs	r2, r3, #1
 800f9b4:	2380      	movs	r3, #128	@ 0x80
 800f9b6:	045b      	lsls	r3, r3, #17
 800f9b8:	429a      	cmp	r2, r3
 800f9ba:	d301      	bcc.n	800f9c0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800f9bc:	2301      	movs	r3, #1
 800f9be:	e010      	b.n	800f9e2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800f9c0:	4b0a      	ldr	r3, [pc, #40]	@ (800f9ec <SysTick_Config+0x44>)
 800f9c2:	687a      	ldr	r2, [r7, #4]
 800f9c4:	3a01      	subs	r2, #1
 800f9c6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800f9c8:	2301      	movs	r3, #1
 800f9ca:	425b      	negs	r3, r3
 800f9cc:	2103      	movs	r1, #3
 800f9ce:	0018      	movs	r0, r3
 800f9d0:	f7ff ff7c 	bl	800f8cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800f9d4:	4b05      	ldr	r3, [pc, #20]	@ (800f9ec <SysTick_Config+0x44>)
 800f9d6:	2200      	movs	r2, #0
 800f9d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800f9da:	4b04      	ldr	r3, [pc, #16]	@ (800f9ec <SysTick_Config+0x44>)
 800f9dc:	2207      	movs	r2, #7
 800f9de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800f9e0:	2300      	movs	r3, #0
}
 800f9e2:	0018      	movs	r0, r3
 800f9e4:	46bd      	mov	sp, r7
 800f9e6:	b002      	add	sp, #8
 800f9e8:	bd80      	pop	{r7, pc}
 800f9ea:	46c0      	nop			@ (mov r8, r8)
 800f9ec:	e000e010 	.word	0xe000e010

0800f9f0 <HAL_NVIC_SetPriority>:
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800f9f0:	b580      	push	{r7, lr}
 800f9f2:	b084      	sub	sp, #16
 800f9f4:	af00      	add	r7, sp, #0
 800f9f6:	60b9      	str	r1, [r7, #8]
 800f9f8:	607a      	str	r2, [r7, #4]
 800f9fa:	210f      	movs	r1, #15
 800f9fc:	187b      	adds	r3, r7, r1
 800f9fe:	1c02      	adds	r2, r0, #0
 800fa00:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800fa02:	68ba      	ldr	r2, [r7, #8]
 800fa04:	187b      	adds	r3, r7, r1
 800fa06:	781b      	ldrb	r3, [r3, #0]
 800fa08:	b25b      	sxtb	r3, r3
 800fa0a:	0011      	movs	r1, r2
 800fa0c:	0018      	movs	r0, r3
 800fa0e:	f7ff ff5d 	bl	800f8cc <__NVIC_SetPriority>
}
 800fa12:	46c0      	nop			@ (mov r8, r8)
 800fa14:	46bd      	mov	sp, r7
 800fa16:	b004      	add	sp, #16
 800fa18:	bd80      	pop	{r7, pc}

0800fa1a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800fa1a:	b580      	push	{r7, lr}
 800fa1c:	b082      	sub	sp, #8
 800fa1e:	af00      	add	r7, sp, #0
 800fa20:	0002      	movs	r2, r0
 800fa22:	1dfb      	adds	r3, r7, #7
 800fa24:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800fa26:	1dfb      	adds	r3, r7, #7
 800fa28:	781b      	ldrb	r3, [r3, #0]
 800fa2a:	b25b      	sxtb	r3, r3
 800fa2c:	0018      	movs	r0, r3
 800fa2e:	f7ff ff11 	bl	800f854 <__NVIC_EnableIRQ>
}
 800fa32:	46c0      	nop			@ (mov r8, r8)
 800fa34:	46bd      	mov	sp, r7
 800fa36:	b002      	add	sp, #8
 800fa38:	bd80      	pop	{r7, pc}

0800fa3a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800fa3a:	b580      	push	{r7, lr}
 800fa3c:	b082      	sub	sp, #8
 800fa3e:	af00      	add	r7, sp, #0
 800fa40:	0002      	movs	r2, r0
 800fa42:	1dfb      	adds	r3, r7, #7
 800fa44:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800fa46:	1dfb      	adds	r3, r7, #7
 800fa48:	781b      	ldrb	r3, [r3, #0]
 800fa4a:	b25b      	sxtb	r3, r3
 800fa4c:	0018      	movs	r0, r3
 800fa4e:	f7ff ff1b 	bl	800f888 <__NVIC_DisableIRQ>
}
 800fa52:	46c0      	nop			@ (mov r8, r8)
 800fa54:	46bd      	mov	sp, r7
 800fa56:	b002      	add	sp, #8
 800fa58:	bd80      	pop	{r7, pc}

0800fa5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800fa5a:	b580      	push	{r7, lr}
 800fa5c:	b082      	sub	sp, #8
 800fa5e:	af00      	add	r7, sp, #0
 800fa60:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	0018      	movs	r0, r3
 800fa66:	f7ff ff9f 	bl	800f9a8 <SysTick_Config>
 800fa6a:	0003      	movs	r3, r0
}
 800fa6c:	0018      	movs	r0, r3
 800fa6e:	46bd      	mov	sp, r7
 800fa70:	b002      	add	sp, #8
 800fa72:	bd80      	pop	{r7, pc}

0800fa74 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800fa74:	b580      	push	{r7, lr}
 800fa76:	b082      	sub	sp, #8
 800fa78:	af00      	add	r7, sp, #0
 800fa7a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d101      	bne.n	800fa86 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800fa82:	2301      	movs	r3, #1
 800fa84:	e091      	b.n	800fbaa <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	001a      	movs	r2, r3
 800fa8c:	4b49      	ldr	r3, [pc, #292]	@ (800fbb4 <HAL_DMA_Init+0x140>)
 800fa8e:	429a      	cmp	r2, r3
 800fa90:	d810      	bhi.n	800fab4 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	4a48      	ldr	r2, [pc, #288]	@ (800fbb8 <HAL_DMA_Init+0x144>)
 800fa98:	4694      	mov	ip, r2
 800fa9a:	4463      	add	r3, ip
 800fa9c:	2114      	movs	r1, #20
 800fa9e:	0018      	movs	r0, r3
 800faa0:	f7f0 fb58 	bl	8000154 <__udivsi3>
 800faa4:	0003      	movs	r3, r0
                          ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800faa6:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	4a43      	ldr	r2, [pc, #268]	@ (800fbbc <HAL_DMA_Init+0x148>)
 800fab0:	641a      	str	r2, [r3, #64]	@ 0x40
 800fab2:	e00f      	b.n	800fad4 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	4a41      	ldr	r2, [pc, #260]	@ (800fbc0 <HAL_DMA_Init+0x14c>)
 800faba:	4694      	mov	ip, r2
 800fabc:	4463      	add	r3, ip
 800fabe:	2114      	movs	r1, #20
 800fac0:	0018      	movs	r0, r3
 800fac2:	f7f0 fb47 	bl	8000154 <__udivsi3>
 800fac6:	0003      	movs	r3, r0
                          ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800fac8:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	4a3c      	ldr	r2, [pc, #240]	@ (800fbc4 <HAL_DMA_Init+0x150>)
 800fad2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
                        ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	2225      	movs	r2, #37	@ 0x25
 800fad8:	2102      	movs	r1, #2
 800fada:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	681a      	ldr	r2, [r3, #0]
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	4938      	ldr	r1, [pc, #224]	@ (800fbc8 <HAL_DMA_Init+0x154>)
 800fae8:	400a      	ands	r2, r1
 800faea:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	6819      	ldr	r1, [r3, #0]
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	689a      	ldr	r2, [r3, #8]
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	68db      	ldr	r3, [r3, #12]
 800fafa:	431a      	orrs	r2, r3
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	691b      	ldr	r3, [r3, #16]
 800fb00:	431a      	orrs	r2, r3
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	695b      	ldr	r3, [r3, #20]
 800fb06:	431a      	orrs	r2, r3
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	699b      	ldr	r3, [r3, #24]
 800fb0c:	431a      	orrs	r2, r3
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	69db      	ldr	r3, [r3, #28]
 800fb12:	431a      	orrs	r2, r3
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	6a1b      	ldr	r3, [r3, #32]
 800fb18:	431a      	orrs	r2, r3
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	430a      	orrs	r2, r1
 800fb20:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	0018      	movs	r0, r3
 800fb26:	f000 fa9f 	bl	8010068 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	689a      	ldr	r2, [r3, #8]
 800fb2e:	2380      	movs	r3, #128	@ 0x80
 800fb30:	01db      	lsls	r3, r3, #7
 800fb32:	429a      	cmp	r2, r3
 800fb34:	d102      	bne.n	800fb3c <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	2200      	movs	r2, #0
 800fb3a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	685a      	ldr	r2, [r3, #4]
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fb44:	21ff      	movs	r1, #255	@ 0xff
 800fb46:	400a      	ands	r2, r1
 800fb48:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fb4e:	687a      	ldr	r2, [r7, #4]
 800fb50:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800fb52:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	685b      	ldr	r3, [r3, #4]
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d011      	beq.n	800fb80 <HAL_DMA_Init+0x10c>
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	685b      	ldr	r3, [r3, #4]
 800fb60:	2b04      	cmp	r3, #4
 800fb62:	d80d      	bhi.n	800fb80 <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	0018      	movs	r0, r3
 800fb68:	f000 fac8 	bl	80100fc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fb70:	2200      	movs	r2, #0
 800fb72:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fb78:	687a      	ldr	r2, [r7, #4]
 800fb7a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800fb7c:	605a      	str	r2, [r3, #4]
 800fb7e:	e008      	b.n	800fb92 <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	2200      	movs	r2, #0
 800fb84:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	2200      	movs	r2, #0
 800fb8a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	2200      	movs	r2, #0
 800fb90:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	2200      	movs	r2, #0
 800fb96:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	2225      	movs	r2, #37	@ 0x25
 800fb9c:	2101      	movs	r1, #1
 800fb9e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	2224      	movs	r2, #36	@ 0x24
 800fba4:	2100      	movs	r1, #0
 800fba6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800fba8:	2300      	movs	r3, #0
}
 800fbaa:	0018      	movs	r0, r3
 800fbac:	46bd      	mov	sp, r7
 800fbae:	b002      	add	sp, #8
 800fbb0:	bd80      	pop	{r7, pc}
 800fbb2:	46c0      	nop			@ (mov r8, r8)
 800fbb4:	40020407 	.word	0x40020407
 800fbb8:	bffdfff8 	.word	0xbffdfff8
 800fbbc:	40020000 	.word	0x40020000
 800fbc0:	bffdfbf8 	.word	0xbffdfbf8
 800fbc4:	40020400 	.word	0x40020400
 800fbc8:	ffff800f 	.word	0xffff800f

0800fbcc <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800fbcc:	b580      	push	{r7, lr}
 800fbce:	b086      	sub	sp, #24
 800fbd0:	af00      	add	r7, sp, #0
 800fbd2:	60f8      	str	r0, [r7, #12]
 800fbd4:	60b9      	str	r1, [r7, #8]
 800fbd6:	607a      	str	r2, [r7, #4]
 800fbd8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800fbda:	2317      	movs	r3, #23
 800fbdc:	18fb      	adds	r3, r7, r3
 800fbde:	2200      	movs	r2, #0
 800fbe0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	2224      	movs	r2, #36	@ 0x24
 800fbe6:	5c9b      	ldrb	r3, [r3, r2]
 800fbe8:	2b01      	cmp	r3, #1
 800fbea:	d101      	bne.n	800fbf0 <HAL_DMA_Start_IT+0x24>
 800fbec:	2302      	movs	r3, #2
 800fbee:	e06f      	b.n	800fcd0 <HAL_DMA_Start_IT+0x104>
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	2224      	movs	r2, #36	@ 0x24
 800fbf4:	2101      	movs	r1, #1
 800fbf6:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	2225      	movs	r2, #37	@ 0x25
 800fbfc:	5c9b      	ldrb	r3, [r3, r2]
 800fbfe:	b2db      	uxtb	r3, r3
 800fc00:	2b01      	cmp	r3, #1
 800fc02:	d157      	bne.n	800fcb4 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	2225      	movs	r2, #37	@ 0x25
 800fc08:	2102      	movs	r1, #2
 800fc0a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	2200      	movs	r2, #0
 800fc10:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	681b      	ldr	r3, [r3, #0]
 800fc16:	681a      	ldr	r2, [r3, #0]
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	2101      	movs	r1, #1
 800fc1e:	438a      	bics	r2, r1
 800fc20:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800fc22:	683b      	ldr	r3, [r7, #0]
 800fc24:	687a      	ldr	r2, [r7, #4]
 800fc26:	68b9      	ldr	r1, [r7, #8]
 800fc28:	68f8      	ldr	r0, [r7, #12]
 800fc2a:	f000 f9e1 	bl	800fff0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800fc2e:	68fb      	ldr	r3, [r7, #12]
 800fc30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d008      	beq.n	800fc48 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	681a      	ldr	r2, [r3, #0]
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	210e      	movs	r1, #14
 800fc42:	430a      	orrs	r2, r1
 800fc44:	601a      	str	r2, [r3, #0]
 800fc46:	e00f      	b.n	800fc68 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800fc48:	68fb      	ldr	r3, [r7, #12]
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	681a      	ldr	r2, [r3, #0]
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	2104      	movs	r1, #4
 800fc54:	438a      	bics	r2, r1
 800fc56:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	681a      	ldr	r2, [r3, #0]
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	681b      	ldr	r3, [r3, #0]
 800fc62:	210a      	movs	r1, #10
 800fc64:	430a      	orrs	r2, r1
 800fc66:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fc6c:	681a      	ldr	r2, [r3, #0]
 800fc6e:	2380      	movs	r3, #128	@ 0x80
 800fc70:	025b      	lsls	r3, r3, #9
 800fc72:	4013      	ands	r3, r2
 800fc74:	d008      	beq.n	800fc88 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fc7a:	681a      	ldr	r2, [r3, #0]
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fc80:	2180      	movs	r1, #128	@ 0x80
 800fc82:	0049      	lsls	r1, r1, #1
 800fc84:	430a      	orrs	r2, r1
 800fc86:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d008      	beq.n	800fca2 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc94:	681a      	ldr	r2, [r3, #0]
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc9a:	2180      	movs	r1, #128	@ 0x80
 800fc9c:	0049      	lsls	r1, r1, #1
 800fc9e:	430a      	orrs	r2, r1
 800fca0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	681a      	ldr	r2, [r3, #0]
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	2101      	movs	r1, #1
 800fcae:	430a      	orrs	r2, r1
 800fcb0:	601a      	str	r2, [r3, #0]
 800fcb2:	e00a      	b.n	800fcca <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	2280      	movs	r2, #128	@ 0x80
 800fcb8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800fcba:	68fb      	ldr	r3, [r7, #12]
 800fcbc:	2224      	movs	r2, #36	@ 0x24
 800fcbe:	2100      	movs	r1, #0
 800fcc0:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800fcc2:	2317      	movs	r3, #23
 800fcc4:	18fb      	adds	r3, r7, r3
 800fcc6:	2201      	movs	r2, #1
 800fcc8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800fcca:	2317      	movs	r3, #23
 800fccc:	18fb      	adds	r3, r7, r3
 800fcce:	781b      	ldrb	r3, [r3, #0]
}
 800fcd0:	0018      	movs	r0, r3
 800fcd2:	46bd      	mov	sp, r7
 800fcd4:	b006      	add	sp, #24
 800fcd6:	bd80      	pop	{r7, pc}

0800fcd8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800fcd8:	b580      	push	{r7, lr}
 800fcda:	b082      	sub	sp, #8
 800fcdc:	af00      	add	r7, sp, #0
 800fcde:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d101      	bne.n	800fcea <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800fce6:	2301      	movs	r3, #1
 800fce8:	e04f      	b.n	800fd8a <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	2225      	movs	r2, #37	@ 0x25
 800fcee:	5c9b      	ldrb	r3, [r3, r2]
 800fcf0:	b2db      	uxtb	r3, r3
 800fcf2:	2b02      	cmp	r3, #2
 800fcf4:	d008      	beq.n	800fd08 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	2204      	movs	r2, #4
 800fcfa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	2224      	movs	r2, #36	@ 0x24
 800fd00:	2100      	movs	r1, #0
 800fd02:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800fd04:	2301      	movs	r3, #1
 800fd06:	e040      	b.n	800fd8a <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	681b      	ldr	r3, [r3, #0]
 800fd0c:	681a      	ldr	r2, [r3, #0]
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	210e      	movs	r1, #14
 800fd14:	438a      	bics	r2, r1
 800fd16:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fd1c:	681a      	ldr	r2, [r3, #0]
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fd22:	491c      	ldr	r1, [pc, #112]	@ (800fd94 <HAL_DMA_Abort+0xbc>)
 800fd24:	400a      	ands	r2, r1
 800fd26:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	681a      	ldr	r2, [r3, #0]
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	2101      	movs	r1, #1
 800fd34:	438a      	bics	r2, r1
 800fd36:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fd3c:	221c      	movs	r2, #28
 800fd3e:	401a      	ands	r2, r3
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd44:	2101      	movs	r1, #1
 800fd46:	4091      	lsls	r1, r2
 800fd48:	000a      	movs	r2, r1
 800fd4a:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fd50:	687a      	ldr	r2, [r7, #4]
 800fd52:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800fd54:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d00c      	beq.n	800fd78 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fd62:	681a      	ldr	r2, [r3, #0]
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fd68:	490a      	ldr	r1, [pc, #40]	@ (800fd94 <HAL_DMA_Abort+0xbc>)
 800fd6a:	400a      	ands	r2, r1
 800fd6c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fd72:	687a      	ldr	r2, [r7, #4]
 800fd74:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800fd76:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	2225      	movs	r2, #37	@ 0x25
 800fd7c:	2101      	movs	r1, #1
 800fd7e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	2224      	movs	r2, #36	@ 0x24
 800fd84:	2100      	movs	r1, #0
 800fd86:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800fd88:	2300      	movs	r3, #0
}
 800fd8a:	0018      	movs	r0, r3
 800fd8c:	46bd      	mov	sp, r7
 800fd8e:	b002      	add	sp, #8
 800fd90:	bd80      	pop	{r7, pc}
 800fd92:	46c0      	nop			@ (mov r8, r8)
 800fd94:	fffffeff 	.word	0xfffffeff

0800fd98 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800fd98:	b580      	push	{r7, lr}
 800fd9a:	b084      	sub	sp, #16
 800fd9c:	af00      	add	r7, sp, #0
 800fd9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fda0:	210f      	movs	r1, #15
 800fda2:	187b      	adds	r3, r7, r1
 800fda4:	2200      	movs	r2, #0
 800fda6:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	2225      	movs	r2, #37	@ 0x25
 800fdac:	5c9b      	ldrb	r3, [r3, r2]
 800fdae:	b2db      	uxtb	r3, r3
 800fdb0:	2b02      	cmp	r3, #2
 800fdb2:	d006      	beq.n	800fdc2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	2204      	movs	r2, #4
 800fdb8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800fdba:	187b      	adds	r3, r7, r1
 800fdbc:	2201      	movs	r2, #1
 800fdbe:	701a      	strb	r2, [r3, #0]
 800fdc0:	e048      	b.n	800fe54 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	681b      	ldr	r3, [r3, #0]
 800fdc6:	681a      	ldr	r2, [r3, #0]
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	210e      	movs	r1, #14
 800fdce:	438a      	bics	r2, r1
 800fdd0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	681a      	ldr	r2, [r3, #0]
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	2101      	movs	r1, #1
 800fdde:	438a      	bics	r2, r1
 800fde0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fde6:	681a      	ldr	r2, [r3, #0]
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fdec:	491d      	ldr	r1, [pc, #116]	@ (800fe64 <HAL_DMA_Abort_IT+0xcc>)
 800fdee:	400a      	ands	r2, r1
 800fdf0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fdf6:	221c      	movs	r2, #28
 800fdf8:	401a      	ands	r2, r3
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fdfe:	2101      	movs	r1, #1
 800fe00:	4091      	lsls	r1, r2
 800fe02:	000a      	movs	r2, r1
 800fe04:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fe0a:	687a      	ldr	r2, [r7, #4]
 800fe0c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800fe0e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d00c      	beq.n	800fe32 <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fe1c:	681a      	ldr	r2, [r3, #0]
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fe22:	4910      	ldr	r1, [pc, #64]	@ (800fe64 <HAL_DMA_Abort_IT+0xcc>)
 800fe24:	400a      	ands	r2, r1
 800fe26:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fe2c:	687a      	ldr	r2, [r7, #4]
 800fe2e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800fe30:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	2225      	movs	r2, #37	@ 0x25
 800fe36:	2101      	movs	r1, #1
 800fe38:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	2224      	movs	r2, #36	@ 0x24
 800fe3e:	2100      	movs	r1, #0
 800fe40:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d004      	beq.n	800fe54 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe4e:	687a      	ldr	r2, [r7, #4]
 800fe50:	0010      	movs	r0, r2
 800fe52:	4798      	blx	r3
    }
  }
  return status;
 800fe54:	230f      	movs	r3, #15
 800fe56:	18fb      	adds	r3, r7, r3
 800fe58:	781b      	ldrb	r3, [r3, #0]
}
 800fe5a:	0018      	movs	r0, r3
 800fe5c:	46bd      	mov	sp, r7
 800fe5e:	b004      	add	sp, #16
 800fe60:	bd80      	pop	{r7, pc}
 800fe62:	46c0      	nop			@ (mov r8, r8)
 800fe64:	fffffeff 	.word	0xfffffeff

0800fe68 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800fe68:	b580      	push	{r7, lr}
 800fe6a:	b084      	sub	sp, #16
 800fe6c:	af00      	add	r7, sp, #0
 800fe6e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fe84:	221c      	movs	r2, #28
 800fe86:	4013      	ands	r3, r2
 800fe88:	2204      	movs	r2, #4
 800fe8a:	409a      	lsls	r2, r3
 800fe8c:	0013      	movs	r3, r2
 800fe8e:	68fa      	ldr	r2, [r7, #12]
 800fe90:	4013      	ands	r3, r2
 800fe92:	d026      	beq.n	800fee2 <HAL_DMA_IRQHandler+0x7a>
 800fe94:	68bb      	ldr	r3, [r7, #8]
 800fe96:	2204      	movs	r2, #4
 800fe98:	4013      	ands	r3, r2
 800fe9a:	d022      	beq.n	800fee2 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	2220      	movs	r2, #32
 800fea4:	4013      	ands	r3, r2
 800fea6:	d107      	bne.n	800feb8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	681a      	ldr	r2, [r3, #0]
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	2104      	movs	r1, #4
 800feb4:	438a      	bics	r2, r1
 800feb6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800febc:	221c      	movs	r2, #28
 800febe:	401a      	ands	r2, r3
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fec4:	2104      	movs	r1, #4
 800fec6:	4091      	lsls	r1, r2
 800fec8:	000a      	movs	r2, r1
 800feca:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d100      	bne.n	800fed6 <HAL_DMA_IRQHandler+0x6e>
 800fed4:	e080      	b.n	800ffd8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800feda:	687a      	ldr	r2, [r7, #4]
 800fedc:	0010      	movs	r0, r2
 800fede:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800fee0:	e07a      	b.n	800ffd8 <HAL_DMA_IRQHandler+0x170>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fee6:	221c      	movs	r2, #28
 800fee8:	4013      	ands	r3, r2
 800feea:	2202      	movs	r2, #2
 800feec:	409a      	lsls	r2, r3
 800feee:	0013      	movs	r3, r2
 800fef0:	68fa      	ldr	r2, [r7, #12]
 800fef2:	4013      	ands	r3, r2
 800fef4:	d03c      	beq.n	800ff70 <HAL_DMA_IRQHandler+0x108>
 800fef6:	68bb      	ldr	r3, [r7, #8]
 800fef8:	2202      	movs	r2, #2
 800fefa:	4013      	ands	r3, r2
 800fefc:	d038      	beq.n	800ff70 <HAL_DMA_IRQHandler+0x108>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	2220      	movs	r2, #32
 800ff06:	4013      	ands	r3, r2
 800ff08:	d10b      	bne.n	800ff22 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	681a      	ldr	r2, [r3, #0]
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	681b      	ldr	r3, [r3, #0]
 800ff14:	210a      	movs	r1, #10
 800ff16:	438a      	bics	r2, r1
 800ff18:	601a      	str	r2, [r3, #0]
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	2225      	movs	r2, #37	@ 0x25
 800ff1e:	2101      	movs	r1, #1
 800ff20:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	001a      	movs	r2, r3
 800ff28:	4b2e      	ldr	r3, [pc, #184]	@ (800ffe4 <HAL_DMA_IRQHandler+0x17c>)
 800ff2a:	429a      	cmp	r2, r3
 800ff2c:	d909      	bls.n	800ff42 <HAL_DMA_IRQHandler+0xda>
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ff32:	221c      	movs	r2, #28
 800ff34:	401a      	ands	r2, r3
 800ff36:	4b2c      	ldr	r3, [pc, #176]	@ (800ffe8 <HAL_DMA_IRQHandler+0x180>)
 800ff38:	2102      	movs	r1, #2
 800ff3a:	4091      	lsls	r1, r2
 800ff3c:	000a      	movs	r2, r1
 800ff3e:	605a      	str	r2, [r3, #4]
 800ff40:	e008      	b.n	800ff54 <HAL_DMA_IRQHandler+0xec>
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ff46:	221c      	movs	r2, #28
 800ff48:	401a      	ands	r2, r3
 800ff4a:	4b28      	ldr	r3, [pc, #160]	@ (800ffec <HAL_DMA_IRQHandler+0x184>)
 800ff4c:	2102      	movs	r1, #2
 800ff4e:	4091      	lsls	r1, r2
 800ff50:	000a      	movs	r2, r1
 800ff52:	605a      	str	r2, [r3, #4]
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	2224      	movs	r2, #36	@ 0x24
 800ff58:	2100      	movs	r1, #0
 800ff5a:	5499      	strb	r1, [r3, r2]
    if (hdma->XferCpltCallback != NULL)
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d039      	beq.n	800ffd8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff68:	687a      	ldr	r2, [r7, #4]
 800ff6a:	0010      	movs	r0, r2
 800ff6c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800ff6e:	e033      	b.n	800ffd8 <HAL_DMA_IRQHandler+0x170>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ff74:	221c      	movs	r2, #28
 800ff76:	4013      	ands	r3, r2
 800ff78:	2208      	movs	r2, #8
 800ff7a:	409a      	lsls	r2, r3
 800ff7c:	0013      	movs	r3, r2
 800ff7e:	68fa      	ldr	r2, [r7, #12]
 800ff80:	4013      	ands	r3, r2
 800ff82:	d02a      	beq.n	800ffda <HAL_DMA_IRQHandler+0x172>
 800ff84:	68bb      	ldr	r3, [r7, #8]
 800ff86:	2208      	movs	r2, #8
 800ff88:	4013      	ands	r3, r2
 800ff8a:	d026      	beq.n	800ffda <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	681a      	ldr	r2, [r3, #0]
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	210e      	movs	r1, #14
 800ff98:	438a      	bics	r2, r1
 800ff9a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ffa0:	221c      	movs	r2, #28
 800ffa2:	401a      	ands	r2, r3
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ffa8:	2101      	movs	r1, #1
 800ffaa:	4091      	lsls	r1, r2
 800ffac:	000a      	movs	r2, r1
 800ffae:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	2201      	movs	r2, #1
 800ffb4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	2225      	movs	r2, #37	@ 0x25
 800ffba:	2101      	movs	r1, #1
 800ffbc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	2224      	movs	r2, #36	@ 0x24
 800ffc2:	2100      	movs	r1, #0
 800ffc4:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d005      	beq.n	800ffda <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ffd2:	687a      	ldr	r2, [r7, #4]
 800ffd4:	0010      	movs	r0, r2
 800ffd6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800ffd8:	46c0      	nop			@ (mov r8, r8)
 800ffda:	46c0      	nop			@ (mov r8, r8)
}
 800ffdc:	46bd      	mov	sp, r7
 800ffde:	b004      	add	sp, #16
 800ffe0:	bd80      	pop	{r7, pc}
 800ffe2:	46c0      	nop			@ (mov r8, r8)
 800ffe4:	40020080 	.word	0x40020080
 800ffe8:	40020400 	.word	0x40020400
 800ffec:	40020000 	.word	0x40020000

0800fff0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800fff0:	b580      	push	{r7, lr}
 800fff2:	b084      	sub	sp, #16
 800fff4:	af00      	add	r7, sp, #0
 800fff6:	60f8      	str	r0, [r7, #12]
 800fff8:	60b9      	str	r1, [r7, #8]
 800fffa:	607a      	str	r2, [r7, #4]
 800fffc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800fffe:	68fb      	ldr	r3, [r7, #12]
 8010000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010002:	68fa      	ldr	r2, [r7, #12]
 8010004:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8010006:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801000c:	2b00      	cmp	r3, #0
 801000e:	d004      	beq.n	801001a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010014:	68fa      	ldr	r2, [r7, #12]
 8010016:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8010018:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801001e:	221c      	movs	r2, #28
 8010020:	401a      	ands	r2, r3
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010026:	2101      	movs	r1, #1
 8010028:	4091      	lsls	r1, r2
 801002a:	000a      	movs	r2, r1
 801002c:	605a      	str	r2, [r3, #4]
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	683a      	ldr	r2, [r7, #0]
 8010034:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	689b      	ldr	r3, [r3, #8]
 801003a:	2b10      	cmp	r3, #16
 801003c:	d108      	bne.n	8010050 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 801003e:	68fb      	ldr	r3, [r7, #12]
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	687a      	ldr	r2, [r7, #4]
 8010044:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	68ba      	ldr	r2, [r7, #8]
 801004c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 801004e:	e007      	b.n	8010060 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	68ba      	ldr	r2, [r7, #8]
 8010056:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	687a      	ldr	r2, [r7, #4]
 801005e:	60da      	str	r2, [r3, #12]
}
 8010060:	46c0      	nop			@ (mov r8, r8)
 8010062:	46bd      	mov	sp, r7
 8010064:	b004      	add	sp, #16
 8010066:	bd80      	pop	{r7, pc}

08010068 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8010068:	b580      	push	{r7, lr}
 801006a:	b084      	sub	sp, #16
 801006c:	af00      	add	r7, sp, #0
 801006e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	001a      	movs	r2, r3
 8010076:	4b1d      	ldr	r3, [pc, #116]	@ (80100ec <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8010078:	429a      	cmp	r2, r3
 801007a:	d814      	bhi.n	80100a6 <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010080:	089b      	lsrs	r3, r3, #2
 8010082:	009b      	lsls	r3, r3, #2
 8010084:	4a1a      	ldr	r2, [pc, #104]	@ (80100f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8010086:	189a      	adds	r2, r3, r2
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	001a      	movs	r2, r3
 8010092:	23ff      	movs	r3, #255	@ 0xff
 8010094:	4013      	ands	r3, r2
 8010096:	3b08      	subs	r3, #8
 8010098:	2114      	movs	r1, #20
 801009a:	0018      	movs	r0, r3
 801009c:	f7f0 f85a 	bl	8000154 <__udivsi3>
 80100a0:	0003      	movs	r3, r0
 80100a2:	60fb      	str	r3, [r7, #12]
 80100a4:	e014      	b.n	80100d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80100aa:	089b      	lsrs	r3, r3, #2
 80100ac:	009b      	lsls	r3, r3, #2
 80100ae:	4a11      	ldr	r2, [pc, #68]	@ (80100f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80100b0:	189a      	adds	r2, r3, r2
 80100b2:	687b      	ldr	r3, [r7, #4]
 80100b4:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	001a      	movs	r2, r3
 80100bc:	23ff      	movs	r3, #255	@ 0xff
 80100be:	4013      	ands	r3, r2
 80100c0:	3b08      	subs	r3, #8
 80100c2:	2114      	movs	r1, #20
 80100c4:	0018      	movs	r0, r3
 80100c6:	f7f0 f845 	bl	8000154 <__udivsi3>
 80100ca:	0003      	movs	r3, r0
 80100cc:	3307      	adds	r3, #7
 80100ce:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	4a09      	ldr	r2, [pc, #36]	@ (80100f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 80100d4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected
     for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80100d6:	68fb      	ldr	r3, [r7, #12]
 80100d8:	221f      	movs	r2, #31
 80100da:	4013      	ands	r3, r2
 80100dc:	2201      	movs	r2, #1
 80100de:	409a      	lsls	r2, r3
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80100e4:	46c0      	nop			@ (mov r8, r8)
 80100e6:	46bd      	mov	sp, r7
 80100e8:	b004      	add	sp, #16
 80100ea:	bd80      	pop	{r7, pc}
 80100ec:	40020407 	.word	0x40020407
 80100f0:	40020800 	.word	0x40020800
 80100f4:	4002081c 	.word	0x4002081c
 80100f8:	40020880 	.word	0x40020880

080100fc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80100fc:	b580      	push	{r7, lr}
 80100fe:	b084      	sub	sp, #16
 8010100:	af00      	add	r7, sp, #0
 8010102:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	685b      	ldr	r3, [r3, #4]
 8010108:	22ff      	movs	r2, #255	@ 0xff
 801010a:	4013      	ands	r3, r2
 801010c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 801010e:	68fb      	ldr	r3, [r7, #12]
 8010110:	4a0a      	ldr	r2, [pc, #40]	@ (801013c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8010112:	4694      	mov	ip, r2
 8010114:	4463      	add	r3, ip
 8010116:	009b      	lsls	r3, r3, #2
 8010118:	001a      	movs	r2, r3
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	4a07      	ldr	r2, [pc, #28]	@ (8010140 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8010122:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8010124:	68fb      	ldr	r3, [r7, #12]
 8010126:	3b01      	subs	r3, #1
 8010128:	2203      	movs	r2, #3
 801012a:	4013      	ands	r3, r2
 801012c:	2201      	movs	r2, #1
 801012e:	409a      	lsls	r2, r3
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8010134:	46c0      	nop			@ (mov r8, r8)
 8010136:	46bd      	mov	sp, r7
 8010138:	b004      	add	sp, #16
 801013a:	bd80      	pop	{r7, pc}
 801013c:	1000823f 	.word	0x1000823f
 8010140:	40020940 	.word	0x40020940

08010144 <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8010144:	b5b0      	push	{r4, r5, r7, lr}
 8010146:	b086      	sub	sp, #24
 8010148:	af00      	add	r7, sp, #0
 801014a:	60f8      	str	r0, [r7, #12]
 801014c:	60b9      	str	r1, [r7, #8]
 801014e:	603a      	str	r2, [r7, #0]
 8010150:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8010152:	4b21      	ldr	r3, [pc, #132]	@ (80101d8 <HAL_FLASH_Program+0x94>)
 8010154:	781b      	ldrb	r3, [r3, #0]
 8010156:	2b01      	cmp	r3, #1
 8010158:	d101      	bne.n	801015e <HAL_FLASH_Program+0x1a>
 801015a:	2302      	movs	r3, #2
 801015c:	e038      	b.n	80101d0 <HAL_FLASH_Program+0x8c>
 801015e:	4b1e      	ldr	r3, [pc, #120]	@ (80101d8 <HAL_FLASH_Program+0x94>)
 8010160:	2201      	movs	r2, #1
 8010162:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8010164:	4b1c      	ldr	r3, [pc, #112]	@ (80101d8 <HAL_FLASH_Program+0x94>)
 8010166:	2200      	movs	r2, #0
 8010168:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 801016a:	2517      	movs	r5, #23
 801016c:	197c      	adds	r4, r7, r5
 801016e:	23fa      	movs	r3, #250	@ 0xfa
 8010170:	009b      	lsls	r3, r3, #2
 8010172:	0018      	movs	r0, r3
 8010174:	f000 f87e 	bl	8010274 <FLASH_WaitForLastOperation>
 8010178:	0003      	movs	r3, r0
 801017a:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 801017c:	197b      	adds	r3, r7, r5
 801017e:	781b      	ldrb	r3, [r3, #0]
 8010180:	2b00      	cmp	r3, #0
 8010182:	d11f      	bne.n	80101c4 <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	2b01      	cmp	r3, #1
 8010188:	d106      	bne.n	8010198 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 801018a:	683a      	ldr	r2, [r7, #0]
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	68b9      	ldr	r1, [r7, #8]
 8010190:	0008      	movs	r0, r1
 8010192:	f000 f8bd 	bl	8010310 <FLASH_Program_DoubleWord>
 8010196:	e005      	b.n	80101a4 <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8010198:	683a      	ldr	r2, [r7, #0]
 801019a:	68bb      	ldr	r3, [r7, #8]
 801019c:	0011      	movs	r1, r2
 801019e:	0018      	movs	r0, r3
 80101a0:	f015 f96e 	bl	8025480 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80101a4:	2317      	movs	r3, #23
 80101a6:	18fc      	adds	r4, r7, r3
 80101a8:	23fa      	movs	r3, #250	@ 0xfa
 80101aa:	009b      	lsls	r3, r3, #2
 80101ac:	0018      	movs	r0, r3
 80101ae:	f000 f861 	bl	8010274 <FLASH_WaitForLastOperation>
 80101b2:	0003      	movs	r3, r0
 80101b4:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 80101b6:	4b09      	ldr	r3, [pc, #36]	@ (80101dc <HAL_FLASH_Program+0x98>)
 80101b8:	695a      	ldr	r2, [r3, #20]
 80101ba:	68fb      	ldr	r3, [r7, #12]
 80101bc:	43d9      	mvns	r1, r3
 80101be:	4b07      	ldr	r3, [pc, #28]	@ (80101dc <HAL_FLASH_Program+0x98>)
 80101c0:	400a      	ands	r2, r1
 80101c2:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80101c4:	4b04      	ldr	r3, [pc, #16]	@ (80101d8 <HAL_FLASH_Program+0x94>)
 80101c6:	2200      	movs	r2, #0
 80101c8:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80101ca:	2317      	movs	r3, #23
 80101cc:	18fb      	adds	r3, r7, r3
 80101ce:	781b      	ldrb	r3, [r3, #0]
}
 80101d0:	0018      	movs	r0, r3
 80101d2:	46bd      	mov	sp, r7
 80101d4:	b006      	add	sp, #24
 80101d6:	bdb0      	pop	{r4, r5, r7, pc}
 80101d8:	20003b04 	.word	0x20003b04
 80101dc:	40022000 	.word	0x40022000

080101e0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80101e0:	b580      	push	{r7, lr}
 80101e2:	b082      	sub	sp, #8
 80101e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80101e6:	1dfb      	adds	r3, r7, #7
 80101e8:	2200      	movs	r2, #0
 80101ea:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 80101ec:	4b0b      	ldr	r3, [pc, #44]	@ (801021c <HAL_FLASH_Unlock+0x3c>)
 80101ee:	695b      	ldr	r3, [r3, #20]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	da0c      	bge.n	801020e <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80101f4:	4b09      	ldr	r3, [pc, #36]	@ (801021c <HAL_FLASH_Unlock+0x3c>)
 80101f6:	4a0a      	ldr	r2, [pc, #40]	@ (8010220 <HAL_FLASH_Unlock+0x40>)
 80101f8:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80101fa:	4b08      	ldr	r3, [pc, #32]	@ (801021c <HAL_FLASH_Unlock+0x3c>)
 80101fc:	4a09      	ldr	r2, [pc, #36]	@ (8010224 <HAL_FLASH_Unlock+0x44>)
 80101fe:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8010200:	4b06      	ldr	r3, [pc, #24]	@ (801021c <HAL_FLASH_Unlock+0x3c>)
 8010202:	695b      	ldr	r3, [r3, #20]
 8010204:	2b00      	cmp	r3, #0
 8010206:	da02      	bge.n	801020e <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8010208:	1dfb      	adds	r3, r7, #7
 801020a:	2201      	movs	r2, #1
 801020c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 801020e:	1dfb      	adds	r3, r7, #7
 8010210:	781b      	ldrb	r3, [r3, #0]
}
 8010212:	0018      	movs	r0, r3
 8010214:	46bd      	mov	sp, r7
 8010216:	b002      	add	sp, #8
 8010218:	bd80      	pop	{r7, pc}
 801021a:	46c0      	nop			@ (mov r8, r8)
 801021c:	40022000 	.word	0x40022000
 8010220:	45670123 	.word	0x45670123
 8010224:	cdef89ab 	.word	0xcdef89ab

08010228 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8010228:	b580      	push	{r7, lr}
 801022a:	b082      	sub	sp, #8
 801022c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 801022e:	1dfb      	adds	r3, r7, #7
 8010230:	2201      	movs	r2, #1
 8010232:	701a      	strb	r2, [r3, #0]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8010234:	4b09      	ldr	r3, [pc, #36]	@ (801025c <HAL_FLASH_Lock+0x34>)
 8010236:	695a      	ldr	r2, [r3, #20]
 8010238:	4b08      	ldr	r3, [pc, #32]	@ (801025c <HAL_FLASH_Lock+0x34>)
 801023a:	2180      	movs	r1, #128	@ 0x80
 801023c:	0609      	lsls	r1, r1, #24
 801023e:	430a      	orrs	r2, r1
 8010240:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8010242:	4b06      	ldr	r3, [pc, #24]	@ (801025c <HAL_FLASH_Lock+0x34>)
 8010244:	695b      	ldr	r3, [r3, #20]
 8010246:	2b00      	cmp	r3, #0
 8010248:	da02      	bge.n	8010250 <HAL_FLASH_Lock+0x28>
  {
    status = HAL_OK;
 801024a:	1dfb      	adds	r3, r7, #7
 801024c:	2200      	movs	r2, #0
 801024e:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8010250:	1dfb      	adds	r3, r7, #7
 8010252:	781b      	ldrb	r3, [r3, #0]
}
 8010254:	0018      	movs	r0, r3
 8010256:	46bd      	mov	sp, r7
 8010258:	b002      	add	sp, #8
 801025a:	bd80      	pop	{r7, pc}
 801025c:	40022000 	.word	0x40022000

08010260 <HAL_FLASH_GetError>:
  *            @arg @ref HAL_FLASH_ERROR_FAST Fast programming error
  *            @arg @ref HAL_FLASH_ERROR_OPTV Option validity error
  *            @arg @ref HAL_FLASH_ERROR_ECCD two ECC errors have been detected
  */
uint32_t HAL_FLASH_GetError(void)
{
 8010260:	b580      	push	{r7, lr}
 8010262:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 8010264:	4b02      	ldr	r3, [pc, #8]	@ (8010270 <HAL_FLASH_GetError+0x10>)
 8010266:	685b      	ldr	r3, [r3, #4]
}
 8010268:	0018      	movs	r0, r3
 801026a:	46bd      	mov	sp, r7
 801026c:	bd80      	pop	{r7, pc}
 801026e:	46c0      	nop			@ (mov r8, r8)
 8010270:	20003b04 	.word	0x20003b04

08010274 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8010274:	b580      	push	{r7, lr}
 8010276:	b084      	sub	sp, #16
 8010278:	af00      	add	r7, sp, #0
 801027a:	6078      	str	r0, [r7, #4]
  uint32_t error;
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  uint32_t timeout = HAL_GetTick() + Timeout;
 801027c:	f7fd fe2a 	bl	800ded4 <HAL_GetTick>
 8010280:	0002      	movs	r2, r0
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	189b      	adds	r3, r3, r2
 8010286:	60fb      	str	r3, [r7, #12]
  error = FLASH_SR_BSY1;
 8010288:	2380      	movs	r3, #128	@ 0x80
 801028a:	025b      	lsls	r3, r3, #9
 801028c:	60bb      	str	r3, [r7, #8]
  while ((FLASH->SR & error) != 0x00U)
 801028e:	e007      	b.n	80102a0 <FLASH_WaitForLastOperation+0x2c>
  {
    if (HAL_GetTick() >= timeout)
 8010290:	f7fd fe20 	bl	800ded4 <HAL_GetTick>
 8010294:	0002      	movs	r2, r0
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	4293      	cmp	r3, r2
 801029a:	d801      	bhi.n	80102a0 <FLASH_WaitForLastOperation+0x2c>
    {
      return HAL_TIMEOUT;
 801029c:	2303      	movs	r3, #3
 801029e:	e02a      	b.n	80102f6 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & error) != 0x00U)
 80102a0:	4b17      	ldr	r3, [pc, #92]	@ (8010300 <FLASH_WaitForLastOperation+0x8c>)
 80102a2:	691b      	ldr	r3, [r3, #16]
 80102a4:	68ba      	ldr	r2, [r7, #8]
 80102a6:	4013      	ands	r3, r2
 80102a8:	d1f2      	bne.n	8010290 <FLASH_WaitForLastOperation+0x1c>
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 80102aa:	4b15      	ldr	r3, [pc, #84]	@ (8010300 <FLASH_WaitForLastOperation+0x8c>)
 80102ac:	691b      	ldr	r3, [r3, #16]
 80102ae:	4a15      	ldr	r2, [pc, #84]	@ (8010304 <FLASH_WaitForLastOperation+0x90>)
 80102b0:	4013      	ands	r3, r2
 80102b2:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 80102b4:	4b12      	ldr	r3, [pc, #72]	@ (8010300 <FLASH_WaitForLastOperation+0x8c>)
 80102b6:	4a14      	ldr	r2, [pc, #80]	@ (8010308 <FLASH_WaitForLastOperation+0x94>)
 80102b8:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 80102ba:	68bb      	ldr	r3, [r7, #8]
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d004      	beq.n	80102ca <FLASH_WaitForLastOperation+0x56>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 80102c0:	4b12      	ldr	r3, [pc, #72]	@ (801030c <FLASH_WaitForLastOperation+0x98>)
 80102c2:	68ba      	ldr	r2, [r7, #8]
 80102c4:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 80102c6:	2301      	movs	r3, #1
 80102c8:	e015      	b.n	80102f6 <FLASH_WaitForLastOperation+0x82>
  }

  /* Wait for control register to be written */
  timeout = HAL_GetTick() + Timeout;
 80102ca:	f7fd fe03 	bl	800ded4 <HAL_GetTick>
 80102ce:	0002      	movs	r2, r0
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	189b      	adds	r3, r3, r2
 80102d4:	60fb      	str	r3, [r7, #12]

  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 80102d6:	e007      	b.n	80102e8 <FLASH_WaitForLastOperation+0x74>
  {
    if (HAL_GetTick() >= timeout)
 80102d8:	f7fd fdfc 	bl	800ded4 <HAL_GetTick>
 80102dc:	0002      	movs	r2, r0
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	4293      	cmp	r3, r2
 80102e2:	d801      	bhi.n	80102e8 <FLASH_WaitForLastOperation+0x74>
    {
      return HAL_TIMEOUT;
 80102e4:	2303      	movs	r3, #3
 80102e6:	e006      	b.n	80102f6 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 80102e8:	4b05      	ldr	r3, [pc, #20]	@ (8010300 <FLASH_WaitForLastOperation+0x8c>)
 80102ea:	691a      	ldr	r2, [r3, #16]
 80102ec:	2380      	movs	r3, #128	@ 0x80
 80102ee:	02db      	lsls	r3, r3, #11
 80102f0:	4013      	ands	r3, r2
 80102f2:	d1f1      	bne.n	80102d8 <FLASH_WaitForLastOperation+0x64>
    }
  }

  return HAL_OK;
 80102f4:	2300      	movs	r3, #0
}
 80102f6:	0018      	movs	r0, r3
 80102f8:	46bd      	mov	sp, r7
 80102fa:	b004      	add	sp, #16
 80102fc:	bd80      	pop	{r7, pc}
 80102fe:	46c0      	nop			@ (mov r8, r8)
 8010300:	40022000 	.word	0x40022000
 8010304:	000083fa 	.word	0x000083fa
 8010308:	000083fb 	.word	0x000083fb
 801030c:	20003b04 	.word	0x20003b04

08010310 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8010310:	b5b0      	push	{r4, r5, r7, lr}
 8010312:	b084      	sub	sp, #16
 8010314:	af00      	add	r7, sp, #0
 8010316:	60f8      	str	r0, [r7, #12]
 8010318:	603a      	str	r2, [r7, #0]
 801031a:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 801031c:	4b0b      	ldr	r3, [pc, #44]	@ (801034c <FLASH_Program_DoubleWord+0x3c>)
 801031e:	695a      	ldr	r2, [r3, #20]
 8010320:	4b0a      	ldr	r3, [pc, #40]	@ (801034c <FLASH_Program_DoubleWord+0x3c>)
 8010322:	2101      	movs	r1, #1
 8010324:	430a      	orrs	r2, r1
 8010326:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8010328:	68fb      	ldr	r3, [r7, #12]
 801032a:	683a      	ldr	r2, [r7, #0]
 801032c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 801032e:	f3bf 8f6f 	isb	sy
}
 8010332:	46c0      	nop			@ (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	001c      	movs	r4, r3
 8010338:	2300      	movs	r3, #0
 801033a:	001d      	movs	r5, r3
 801033c:	68fb      	ldr	r3, [r7, #12]
 801033e:	3304      	adds	r3, #4
 8010340:	0022      	movs	r2, r4
 8010342:	601a      	str	r2, [r3, #0]
}
 8010344:	46c0      	nop			@ (mov r8, r8)
 8010346:	46bd      	mov	sp, r7
 8010348:	b004      	add	sp, #16
 801034a:	bdb0      	pop	{r4, r5, r7, pc}
 801034c:	40022000 	.word	0x40022000

08010350 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8010350:	b5b0      	push	{r4, r5, r7, lr}
 8010352:	b084      	sub	sp, #16
 8010354:	af00      	add	r7, sp, #0
 8010356:	6078      	str	r0, [r7, #4]
 8010358:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 801035a:	4b32      	ldr	r3, [pc, #200]	@ (8010424 <HAL_FLASHEx_Erase+0xd4>)
 801035c:	781b      	ldrb	r3, [r3, #0]
 801035e:	2b01      	cmp	r3, #1
 8010360:	d101      	bne.n	8010366 <HAL_FLASHEx_Erase+0x16>
 8010362:	2302      	movs	r3, #2
 8010364:	e059      	b.n	801041a <HAL_FLASHEx_Erase+0xca>
 8010366:	4b2f      	ldr	r3, [pc, #188]	@ (8010424 <HAL_FLASHEx_Erase+0xd4>)
 8010368:	2201      	movs	r2, #1
 801036a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 801036c:	4b2d      	ldr	r3, [pc, #180]	@ (8010424 <HAL_FLASHEx_Erase+0xd4>)
 801036e:	2200      	movs	r2, #0
 8010370:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8010372:	250f      	movs	r5, #15
 8010374:	197c      	adds	r4, r7, r5
 8010376:	23fa      	movs	r3, #250	@ 0xfa
 8010378:	009b      	lsls	r3, r3, #2
 801037a:	0018      	movs	r0, r3
 801037c:	f7ff ff7a 	bl	8010274 <FLASH_WaitForLastOperation>
 8010380:	0003      	movs	r3, r0
 8010382:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8010384:	002c      	movs	r4, r5
 8010386:	193b      	adds	r3, r7, r4
 8010388:	781b      	ldrb	r3, [r3, #0]
 801038a:	2b00      	cmp	r3, #0
 801038c:	d13f      	bne.n	801040e <HAL_FLASHEx_Erase+0xbe>
  {
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	2201      	movs	r2, #1
 8010392:	605a      	str	r2, [r3, #4]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	681b      	ldr	r3, [r3, #0]
 8010398:	2b04      	cmp	r3, #4
 801039a:	d10a      	bne.n	80103b2 <HAL_FLASHEx_Erase+0x62>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase();
 801039c:	f000 f846 	bl	801042c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80103a0:	193c      	adds	r4, r7, r4
 80103a2:	23fa      	movs	r3, #250	@ 0xfa
 80103a4:	009b      	lsls	r3, r3, #2
 80103a6:	0018      	movs	r0, r3
 80103a8:	f7ff ff64 	bl	8010274 <FLASH_WaitForLastOperation>
 80103ac:	0003      	movs	r3, r0
 80103ae:	7023      	strb	r3, [r4, #0]
 80103b0:	e02d      	b.n	801040e <HAL_FLASHEx_Erase+0xbe>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80103b2:	683b      	ldr	r3, [r7, #0]
 80103b4:	2201      	movs	r2, #1
 80103b6:	4252      	negs	r2, r2
 80103b8:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	689b      	ldr	r3, [r3, #8]
 80103be:	60bb      	str	r3, [r7, #8]
 80103c0:	e017      	b.n	80103f2 <HAL_FLASHEx_Erase+0xa2>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 80103c2:	68bb      	ldr	r3, [r7, #8]
 80103c4:	0018      	movs	r0, r3
 80103c6:	f000 f841 	bl	801044c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80103ca:	250f      	movs	r5, #15
 80103cc:	197c      	adds	r4, r7, r5
 80103ce:	23fa      	movs	r3, #250	@ 0xfa
 80103d0:	009b      	lsls	r3, r3, #2
 80103d2:	0018      	movs	r0, r3
 80103d4:	f7ff ff4e 	bl	8010274 <FLASH_WaitForLastOperation>
 80103d8:	0003      	movs	r3, r0
 80103da:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 80103dc:	197b      	adds	r3, r7, r5
 80103de:	781b      	ldrb	r3, [r3, #0]
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d003      	beq.n	80103ec <HAL_FLASHEx_Erase+0x9c>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 80103e4:	683b      	ldr	r3, [r7, #0]
 80103e6:	68ba      	ldr	r2, [r7, #8]
 80103e8:	601a      	str	r2, [r3, #0]
          break;
 80103ea:	e00a      	b.n	8010402 <HAL_FLASHEx_Erase+0xb2>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80103ec:	68bb      	ldr	r3, [r7, #8]
 80103ee:	3301      	adds	r3, #1
 80103f0:	60bb      	str	r3, [r7, #8]
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	689a      	ldr	r2, [r3, #8]
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	68db      	ldr	r3, [r3, #12]
 80103fa:	18d3      	adds	r3, r2, r3
 80103fc:	68ba      	ldr	r2, [r7, #8]
 80103fe:	429a      	cmp	r2, r3
 8010400:	d3df      	bcc.n	80103c2 <HAL_FLASHEx_Erase+0x72>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8010402:	4b09      	ldr	r3, [pc, #36]	@ (8010428 <HAL_FLASHEx_Erase+0xd8>)
 8010404:	695a      	ldr	r2, [r3, #20]
 8010406:	4b08      	ldr	r3, [pc, #32]	@ (8010428 <HAL_FLASHEx_Erase+0xd8>)
 8010408:	2102      	movs	r1, #2
 801040a:	438a      	bics	r2, r1
 801040c:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 801040e:	4b05      	ldr	r3, [pc, #20]	@ (8010424 <HAL_FLASHEx_Erase+0xd4>)
 8010410:	2200      	movs	r2, #0
 8010412:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8010414:	230f      	movs	r3, #15
 8010416:	18fb      	adds	r3, r7, r3
 8010418:	781b      	ldrb	r3, [r3, #0]
}
 801041a:	0018      	movs	r0, r3
 801041c:	46bd      	mov	sp, r7
 801041e:	b004      	add	sp, #16
 8010420:	bdb0      	pop	{r4, r5, r7, pc}
 8010422:	46c0      	nop			@ (mov r8, r8)
 8010424:	20003b04 	.word	0x20003b04
 8010428:	40022000 	.word	0x40022000

0801042c <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 801042c:	b580      	push	{r7, lr}
 801042e:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
  SET_BIT(FLASH->CR, (FLASH_CR_STRT | FLASH_CR_MER1));
 8010430:	4b04      	ldr	r3, [pc, #16]	@ (8010444 <FLASH_MassErase+0x18>)
 8010432:	695a      	ldr	r2, [r3, #20]
 8010434:	4b03      	ldr	r3, [pc, #12]	@ (8010444 <FLASH_MassErase+0x18>)
 8010436:	4904      	ldr	r1, [pc, #16]	@ (8010448 <FLASH_MassErase+0x1c>)
 8010438:	430a      	orrs	r2, r1
 801043a:	615a      	str	r2, [r3, #20]
}
 801043c:	46c0      	nop			@ (mov r8, r8)
 801043e:	46bd      	mov	sp, r7
 8010440:	bd80      	pop	{r7, pc}
 8010442:	46c0      	nop			@ (mov r8, r8)
 8010444:	40022000 	.word	0x40022000
 8010448:	00010004 	.word	0x00010004

0801044c <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 801044c:	b580      	push	{r7, lr}
 801044e:	b084      	sub	sp, #16
 8010450:	af00      	add	r7, sp, #0
 8010452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(FLASH_BANK_1));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 8010454:	4b08      	ldr	r3, [pc, #32]	@ (8010478 <FLASH_PageErase+0x2c>)
 8010456:	695b      	ldr	r3, [r3, #20]
 8010458:	4a08      	ldr	r2, [pc, #32]	@ (801047c <FLASH_PageErase+0x30>)
 801045a:	4013      	ands	r3, r2
 801045c:	60fb      	str	r3, [r7, #12]

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	00da      	lsls	r2, r3, #3
 8010462:	68fb      	ldr	r3, [r7, #12]
 8010464:	431a      	orrs	r2, r3
 8010466:	4b04      	ldr	r3, [pc, #16]	@ (8010478 <FLASH_PageErase+0x2c>)
 8010468:	4905      	ldr	r1, [pc, #20]	@ (8010480 <FLASH_PageErase+0x34>)
 801046a:	430a      	orrs	r2, r1
 801046c:	615a      	str	r2, [r3, #20]
}
 801046e:	46c0      	nop			@ (mov r8, r8)
 8010470:	46bd      	mov	sp, r7
 8010472:	b004      	add	sp, #16
 8010474:	bd80      	pop	{r7, pc}
 8010476:	46c0      	nop			@ (mov r8, r8)
 8010478:	40022000 	.word	0x40022000
 801047c:	fffffc07 	.word	0xfffffc07
 8010480:	00010002 	.word	0x00010002

08010484 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8010484:	b580      	push	{r7, lr}
 8010486:	b086      	sub	sp, #24
 8010488:	af00      	add	r7, sp, #0
 801048a:	6078      	str	r0, [r7, #4]
 801048c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 801048e:	2300      	movs	r3, #0
 8010490:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8010492:	e153      	b.n	801073c <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8010494:	683b      	ldr	r3, [r7, #0]
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	2101      	movs	r1, #1
 801049a:	697a      	ldr	r2, [r7, #20]
 801049c:	4091      	lsls	r1, r2
 801049e:	000a      	movs	r2, r1
 80104a0:	4013      	ands	r3, r2
 80104a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d100      	bne.n	80104ac <HAL_GPIO_Init+0x28>
 80104aa:	e144      	b.n	8010736 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80104ac:	683b      	ldr	r3, [r7, #0]
 80104ae:	685b      	ldr	r3, [r3, #4]
 80104b0:	2203      	movs	r2, #3
 80104b2:	4013      	ands	r3, r2
 80104b4:	2b01      	cmp	r3, #1
 80104b6:	d005      	beq.n	80104c4 <HAL_GPIO_Init+0x40>
 80104b8:	683b      	ldr	r3, [r7, #0]
 80104ba:	685b      	ldr	r3, [r3, #4]
 80104bc:	2203      	movs	r2, #3
 80104be:	4013      	ands	r3, r2
 80104c0:	2b02      	cmp	r3, #2
 80104c2:	d130      	bne.n	8010526 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	689b      	ldr	r3, [r3, #8]
 80104c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80104ca:	697b      	ldr	r3, [r7, #20]
 80104cc:	005b      	lsls	r3, r3, #1
 80104ce:	2203      	movs	r2, #3
 80104d0:	409a      	lsls	r2, r3
 80104d2:	0013      	movs	r3, r2
 80104d4:	43da      	mvns	r2, r3
 80104d6:	693b      	ldr	r3, [r7, #16]
 80104d8:	4013      	ands	r3, r2
 80104da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80104dc:	683b      	ldr	r3, [r7, #0]
 80104de:	68da      	ldr	r2, [r3, #12]
 80104e0:	697b      	ldr	r3, [r7, #20]
 80104e2:	005b      	lsls	r3, r3, #1
 80104e4:	409a      	lsls	r2, r3
 80104e6:	0013      	movs	r3, r2
 80104e8:	693a      	ldr	r2, [r7, #16]
 80104ea:	4313      	orrs	r3, r2
 80104ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	693a      	ldr	r2, [r7, #16]
 80104f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	685b      	ldr	r3, [r3, #4]
 80104f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80104fa:	2201      	movs	r2, #1
 80104fc:	697b      	ldr	r3, [r7, #20]
 80104fe:	409a      	lsls	r2, r3
 8010500:	0013      	movs	r3, r2
 8010502:	43da      	mvns	r2, r3
 8010504:	693b      	ldr	r3, [r7, #16]
 8010506:	4013      	ands	r3, r2
 8010508:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 801050a:	683b      	ldr	r3, [r7, #0]
 801050c:	685b      	ldr	r3, [r3, #4]
 801050e:	091b      	lsrs	r3, r3, #4
 8010510:	2201      	movs	r2, #1
 8010512:	401a      	ands	r2, r3
 8010514:	697b      	ldr	r3, [r7, #20]
 8010516:	409a      	lsls	r2, r3
 8010518:	0013      	movs	r3, r2
 801051a:	693a      	ldr	r2, [r7, #16]
 801051c:	4313      	orrs	r3, r2
 801051e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	693a      	ldr	r2, [r7, #16]
 8010524:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8010526:	683b      	ldr	r3, [r7, #0]
 8010528:	685b      	ldr	r3, [r3, #4]
 801052a:	2203      	movs	r2, #3
 801052c:	4013      	ands	r3, r2
 801052e:	2b03      	cmp	r3, #3
 8010530:	d017      	beq.n	8010562 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	68db      	ldr	r3, [r3, #12]
 8010536:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8010538:	697b      	ldr	r3, [r7, #20]
 801053a:	005b      	lsls	r3, r3, #1
 801053c:	2203      	movs	r2, #3
 801053e:	409a      	lsls	r2, r3
 8010540:	0013      	movs	r3, r2
 8010542:	43da      	mvns	r2, r3
 8010544:	693b      	ldr	r3, [r7, #16]
 8010546:	4013      	ands	r3, r2
 8010548:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 801054a:	683b      	ldr	r3, [r7, #0]
 801054c:	689a      	ldr	r2, [r3, #8]
 801054e:	697b      	ldr	r3, [r7, #20]
 8010550:	005b      	lsls	r3, r3, #1
 8010552:	409a      	lsls	r2, r3
 8010554:	0013      	movs	r3, r2
 8010556:	693a      	ldr	r2, [r7, #16]
 8010558:	4313      	orrs	r3, r2
 801055a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	693a      	ldr	r2, [r7, #16]
 8010560:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8010562:	683b      	ldr	r3, [r7, #0]
 8010564:	685b      	ldr	r3, [r3, #4]
 8010566:	2203      	movs	r2, #3
 8010568:	4013      	ands	r3, r2
 801056a:	2b02      	cmp	r3, #2
 801056c:	d123      	bne.n	80105b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 801056e:	697b      	ldr	r3, [r7, #20]
 8010570:	08da      	lsrs	r2, r3, #3
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	3208      	adds	r2, #8
 8010576:	0092      	lsls	r2, r2, #2
 8010578:	58d3      	ldr	r3, [r2, r3]
 801057a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 801057c:	697b      	ldr	r3, [r7, #20]
 801057e:	2207      	movs	r2, #7
 8010580:	4013      	ands	r3, r2
 8010582:	009b      	lsls	r3, r3, #2
 8010584:	220f      	movs	r2, #15
 8010586:	409a      	lsls	r2, r3
 8010588:	0013      	movs	r3, r2
 801058a:	43da      	mvns	r2, r3
 801058c:	693b      	ldr	r3, [r7, #16]
 801058e:	4013      	ands	r3, r2
 8010590:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8010592:	683b      	ldr	r3, [r7, #0]
 8010594:	691a      	ldr	r2, [r3, #16]
 8010596:	697b      	ldr	r3, [r7, #20]
 8010598:	2107      	movs	r1, #7
 801059a:	400b      	ands	r3, r1
 801059c:	009b      	lsls	r3, r3, #2
 801059e:	409a      	lsls	r2, r3
 80105a0:	0013      	movs	r3, r2
 80105a2:	693a      	ldr	r2, [r7, #16]
 80105a4:	4313      	orrs	r3, r2
 80105a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80105a8:	697b      	ldr	r3, [r7, #20]
 80105aa:	08da      	lsrs	r2, r3, #3
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	3208      	adds	r2, #8
 80105b0:	0092      	lsls	r2, r2, #2
 80105b2:	6939      	ldr	r1, [r7, #16]
 80105b4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80105bc:	697b      	ldr	r3, [r7, #20]
 80105be:	005b      	lsls	r3, r3, #1
 80105c0:	2203      	movs	r2, #3
 80105c2:	409a      	lsls	r2, r3
 80105c4:	0013      	movs	r3, r2
 80105c6:	43da      	mvns	r2, r3
 80105c8:	693b      	ldr	r3, [r7, #16]
 80105ca:	4013      	ands	r3, r2
 80105cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80105ce:	683b      	ldr	r3, [r7, #0]
 80105d0:	685b      	ldr	r3, [r3, #4]
 80105d2:	2203      	movs	r2, #3
 80105d4:	401a      	ands	r2, r3
 80105d6:	697b      	ldr	r3, [r7, #20]
 80105d8:	005b      	lsls	r3, r3, #1
 80105da:	409a      	lsls	r2, r3
 80105dc:	0013      	movs	r3, r2
 80105de:	693a      	ldr	r2, [r7, #16]
 80105e0:	4313      	orrs	r3, r2
 80105e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	693a      	ldr	r2, [r7, #16]
 80105e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80105ea:	683b      	ldr	r3, [r7, #0]
 80105ec:	685a      	ldr	r2, [r3, #4]
 80105ee:	23c0      	movs	r3, #192	@ 0xc0
 80105f0:	029b      	lsls	r3, r3, #10
 80105f2:	4013      	ands	r3, r2
 80105f4:	d100      	bne.n	80105f8 <HAL_GPIO_Init+0x174>
 80105f6:	e09e      	b.n	8010736 <HAL_GPIO_Init+0x2b2>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80105f8:	4a56      	ldr	r2, [pc, #344]	@ (8010754 <HAL_GPIO_Init+0x2d0>)
 80105fa:	697b      	ldr	r3, [r7, #20]
 80105fc:	089b      	lsrs	r3, r3, #2
 80105fe:	3318      	adds	r3, #24
 8010600:	009b      	lsls	r3, r3, #2
 8010602:	589b      	ldr	r3, [r3, r2]
 8010604:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8010606:	697b      	ldr	r3, [r7, #20]
 8010608:	2203      	movs	r2, #3
 801060a:	4013      	ands	r3, r2
 801060c:	00db      	lsls	r3, r3, #3
 801060e:	220f      	movs	r2, #15
 8010610:	409a      	lsls	r2, r3
 8010612:	0013      	movs	r3, r2
 8010614:	43da      	mvns	r2, r3
 8010616:	693b      	ldr	r3, [r7, #16]
 8010618:	4013      	ands	r3, r2
 801061a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 801061c:	687a      	ldr	r2, [r7, #4]
 801061e:	23a0      	movs	r3, #160	@ 0xa0
 8010620:	05db      	lsls	r3, r3, #23
 8010622:	429a      	cmp	r2, r3
 8010624:	d01f      	beq.n	8010666 <HAL_GPIO_Init+0x1e2>
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	4a4b      	ldr	r2, [pc, #300]	@ (8010758 <HAL_GPIO_Init+0x2d4>)
 801062a:	4293      	cmp	r3, r2
 801062c:	d019      	beq.n	8010662 <HAL_GPIO_Init+0x1de>
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	4a4a      	ldr	r2, [pc, #296]	@ (801075c <HAL_GPIO_Init+0x2d8>)
 8010632:	4293      	cmp	r3, r2
 8010634:	d013      	beq.n	801065e <HAL_GPIO_Init+0x1da>
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	4a49      	ldr	r2, [pc, #292]	@ (8010760 <HAL_GPIO_Init+0x2dc>)
 801063a:	4293      	cmp	r3, r2
 801063c:	d00d      	beq.n	801065a <HAL_GPIO_Init+0x1d6>
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	4a48      	ldr	r2, [pc, #288]	@ (8010764 <HAL_GPIO_Init+0x2e0>)
 8010642:	4293      	cmp	r3, r2
 8010644:	d007      	beq.n	8010656 <HAL_GPIO_Init+0x1d2>
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	4a47      	ldr	r2, [pc, #284]	@ (8010768 <HAL_GPIO_Init+0x2e4>)
 801064a:	4293      	cmp	r3, r2
 801064c:	d101      	bne.n	8010652 <HAL_GPIO_Init+0x1ce>
 801064e:	2305      	movs	r3, #5
 8010650:	e00a      	b.n	8010668 <HAL_GPIO_Init+0x1e4>
 8010652:	2306      	movs	r3, #6
 8010654:	e008      	b.n	8010668 <HAL_GPIO_Init+0x1e4>
 8010656:	2304      	movs	r3, #4
 8010658:	e006      	b.n	8010668 <HAL_GPIO_Init+0x1e4>
 801065a:	2303      	movs	r3, #3
 801065c:	e004      	b.n	8010668 <HAL_GPIO_Init+0x1e4>
 801065e:	2302      	movs	r3, #2
 8010660:	e002      	b.n	8010668 <HAL_GPIO_Init+0x1e4>
 8010662:	2301      	movs	r3, #1
 8010664:	e000      	b.n	8010668 <HAL_GPIO_Init+0x1e4>
 8010666:	2300      	movs	r3, #0
 8010668:	697a      	ldr	r2, [r7, #20]
 801066a:	2103      	movs	r1, #3
 801066c:	400a      	ands	r2, r1
 801066e:	00d2      	lsls	r2, r2, #3
 8010670:	4093      	lsls	r3, r2
 8010672:	693a      	ldr	r2, [r7, #16]
 8010674:	4313      	orrs	r3, r2
 8010676:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8010678:	4936      	ldr	r1, [pc, #216]	@ (8010754 <HAL_GPIO_Init+0x2d0>)
 801067a:	697b      	ldr	r3, [r7, #20]
 801067c:	089b      	lsrs	r3, r3, #2
 801067e:	3318      	adds	r3, #24
 8010680:	009b      	lsls	r3, r3, #2
 8010682:	693a      	ldr	r2, [r7, #16]
 8010684:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8010686:	4b33      	ldr	r3, [pc, #204]	@ (8010754 <HAL_GPIO_Init+0x2d0>)
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	43da      	mvns	r2, r3
 8010690:	693b      	ldr	r3, [r7, #16]
 8010692:	4013      	ands	r3, r2
 8010694:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8010696:	683b      	ldr	r3, [r7, #0]
 8010698:	685a      	ldr	r2, [r3, #4]
 801069a:	2380      	movs	r3, #128	@ 0x80
 801069c:	035b      	lsls	r3, r3, #13
 801069e:	4013      	ands	r3, r2
 80106a0:	d003      	beq.n	80106aa <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80106a2:	693a      	ldr	r2, [r7, #16]
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	4313      	orrs	r3, r2
 80106a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80106aa:	4b2a      	ldr	r3, [pc, #168]	@ (8010754 <HAL_GPIO_Init+0x2d0>)
 80106ac:	693a      	ldr	r2, [r7, #16]
 80106ae:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80106b0:	4b28      	ldr	r3, [pc, #160]	@ (8010754 <HAL_GPIO_Init+0x2d0>)
 80106b2:	685b      	ldr	r3, [r3, #4]
 80106b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80106b6:	68fb      	ldr	r3, [r7, #12]
 80106b8:	43da      	mvns	r2, r3
 80106ba:	693b      	ldr	r3, [r7, #16]
 80106bc:	4013      	ands	r3, r2
 80106be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80106c0:	683b      	ldr	r3, [r7, #0]
 80106c2:	685a      	ldr	r2, [r3, #4]
 80106c4:	2380      	movs	r3, #128	@ 0x80
 80106c6:	039b      	lsls	r3, r3, #14
 80106c8:	4013      	ands	r3, r2
 80106ca:	d003      	beq.n	80106d4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80106cc:	693a      	ldr	r2, [r7, #16]
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	4313      	orrs	r3, r2
 80106d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80106d4:	4b1f      	ldr	r3, [pc, #124]	@ (8010754 <HAL_GPIO_Init+0x2d0>)
 80106d6:	693a      	ldr	r2, [r7, #16]
 80106d8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80106da:	4a1e      	ldr	r2, [pc, #120]	@ (8010754 <HAL_GPIO_Init+0x2d0>)
 80106dc:	2384      	movs	r3, #132	@ 0x84
 80106de:	58d3      	ldr	r3, [r2, r3]
 80106e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80106e2:	68fb      	ldr	r3, [r7, #12]
 80106e4:	43da      	mvns	r2, r3
 80106e6:	693b      	ldr	r3, [r7, #16]
 80106e8:	4013      	ands	r3, r2
 80106ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80106ec:	683b      	ldr	r3, [r7, #0]
 80106ee:	685a      	ldr	r2, [r3, #4]
 80106f0:	2380      	movs	r3, #128	@ 0x80
 80106f2:	029b      	lsls	r3, r3, #10
 80106f4:	4013      	ands	r3, r2
 80106f6:	d003      	beq.n	8010700 <HAL_GPIO_Init+0x27c>
        {
          temp |= iocurrent;
 80106f8:	693a      	ldr	r2, [r7, #16]
 80106fa:	68fb      	ldr	r3, [r7, #12]
 80106fc:	4313      	orrs	r3, r2
 80106fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8010700:	4914      	ldr	r1, [pc, #80]	@ (8010754 <HAL_GPIO_Init+0x2d0>)
 8010702:	2284      	movs	r2, #132	@ 0x84
 8010704:	693b      	ldr	r3, [r7, #16]
 8010706:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8010708:	4a12      	ldr	r2, [pc, #72]	@ (8010754 <HAL_GPIO_Init+0x2d0>)
 801070a:	2380      	movs	r3, #128	@ 0x80
 801070c:	58d3      	ldr	r3, [r2, r3]
 801070e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8010710:	68fb      	ldr	r3, [r7, #12]
 8010712:	43da      	mvns	r2, r3
 8010714:	693b      	ldr	r3, [r7, #16]
 8010716:	4013      	ands	r3, r2
 8010718:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 801071a:	683b      	ldr	r3, [r7, #0]
 801071c:	685a      	ldr	r2, [r3, #4]
 801071e:	2380      	movs	r3, #128	@ 0x80
 8010720:	025b      	lsls	r3, r3, #9
 8010722:	4013      	ands	r3, r2
 8010724:	d003      	beq.n	801072e <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8010726:	693a      	ldr	r2, [r7, #16]
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	4313      	orrs	r3, r2
 801072c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 801072e:	4909      	ldr	r1, [pc, #36]	@ (8010754 <HAL_GPIO_Init+0x2d0>)
 8010730:	2280      	movs	r2, #128	@ 0x80
 8010732:	693b      	ldr	r3, [r7, #16]
 8010734:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8010736:	697b      	ldr	r3, [r7, #20]
 8010738:	3301      	adds	r3, #1
 801073a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 801073c:	683b      	ldr	r3, [r7, #0]
 801073e:	681a      	ldr	r2, [r3, #0]
 8010740:	697b      	ldr	r3, [r7, #20]
 8010742:	40da      	lsrs	r2, r3
 8010744:	1e13      	subs	r3, r2, #0
 8010746:	d000      	beq.n	801074a <HAL_GPIO_Init+0x2c6>
 8010748:	e6a4      	b.n	8010494 <HAL_GPIO_Init+0x10>
  }
}
 801074a:	46c0      	nop			@ (mov r8, r8)
 801074c:	46c0      	nop			@ (mov r8, r8)
 801074e:	46bd      	mov	sp, r7
 8010750:	b006      	add	sp, #24
 8010752:	bd80      	pop	{r7, pc}
 8010754:	40021800 	.word	0x40021800
 8010758:	50000400 	.word	0x50000400
 801075c:	50000800 	.word	0x50000800
 8010760:	50000c00 	.word	0x50000c00
 8010764:	50001000 	.word	0x50001000
 8010768:	50001400 	.word	0x50001400

0801076c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 801076c:	b580      	push	{r7, lr}
 801076e:	b084      	sub	sp, #16
 8010770:	af00      	add	r7, sp, #0
 8010772:	6078      	str	r0, [r7, #4]
 8010774:	000a      	movs	r2, r1
 8010776:	1cbb      	adds	r3, r7, #2
 8010778:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	691b      	ldr	r3, [r3, #16]
 801077e:	1cba      	adds	r2, r7, #2
 8010780:	8812      	ldrh	r2, [r2, #0]
 8010782:	4013      	ands	r3, r2
 8010784:	d004      	beq.n	8010790 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8010786:	230f      	movs	r3, #15
 8010788:	18fb      	adds	r3, r7, r3
 801078a:	2201      	movs	r2, #1
 801078c:	701a      	strb	r2, [r3, #0]
 801078e:	e003      	b.n	8010798 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8010790:	230f      	movs	r3, #15
 8010792:	18fb      	adds	r3, r7, r3
 8010794:	2200      	movs	r2, #0
 8010796:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8010798:	230f      	movs	r3, #15
 801079a:	18fb      	adds	r3, r7, r3
 801079c:	781b      	ldrb	r3, [r3, #0]
}
 801079e:	0018      	movs	r0, r3
 80107a0:	46bd      	mov	sp, r7
 80107a2:	b004      	add	sp, #16
 80107a4:	bd80      	pop	{r7, pc}

080107a6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80107a6:	b580      	push	{r7, lr}
 80107a8:	b082      	sub	sp, #8
 80107aa:	af00      	add	r7, sp, #0
 80107ac:	6078      	str	r0, [r7, #4]
 80107ae:	0008      	movs	r0, r1
 80107b0:	0011      	movs	r1, r2
 80107b2:	1cbb      	adds	r3, r7, #2
 80107b4:	1c02      	adds	r2, r0, #0
 80107b6:	801a      	strh	r2, [r3, #0]
 80107b8:	1c7b      	adds	r3, r7, #1
 80107ba:	1c0a      	adds	r2, r1, #0
 80107bc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80107be:	1c7b      	adds	r3, r7, #1
 80107c0:	781b      	ldrb	r3, [r3, #0]
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	d004      	beq.n	80107d0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80107c6:	1cbb      	adds	r3, r7, #2
 80107c8:	881a      	ldrh	r2, [r3, #0]
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80107ce:	e003      	b.n	80107d8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80107d0:	1cbb      	adds	r3, r7, #2
 80107d2:	881a      	ldrh	r2, [r3, #0]
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80107d8:	46c0      	nop			@ (mov r8, r8)
 80107da:	46bd      	mov	sp, r7
 80107dc:	b002      	add	sp, #8
 80107de:	bd80      	pop	{r7, pc}

080107e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80107e0:	b580      	push	{r7, lr}
 80107e2:	b082      	sub	sp, #8
 80107e4:	af00      	add	r7, sp, #0
 80107e6:	0002      	movs	r2, r0
 80107e8:	1dbb      	adds	r3, r7, #6
 80107ea:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80107ec:	4b10      	ldr	r3, [pc, #64]	@ (8010830 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80107ee:	68db      	ldr	r3, [r3, #12]
 80107f0:	1dba      	adds	r2, r7, #6
 80107f2:	8812      	ldrh	r2, [r2, #0]
 80107f4:	4013      	ands	r3, r2
 80107f6:	d008      	beq.n	801080a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80107f8:	4b0d      	ldr	r3, [pc, #52]	@ (8010830 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80107fa:	1dba      	adds	r2, r7, #6
 80107fc:	8812      	ldrh	r2, [r2, #0]
 80107fe:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8010800:	1dbb      	adds	r3, r7, #6
 8010802:	881b      	ldrh	r3, [r3, #0]
 8010804:	0018      	movs	r0, r3
 8010806:	f000 f815 	bl	8010834 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 801080a:	4b09      	ldr	r3, [pc, #36]	@ (8010830 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 801080c:	691b      	ldr	r3, [r3, #16]
 801080e:	1dba      	adds	r2, r7, #6
 8010810:	8812      	ldrh	r2, [r2, #0]
 8010812:	4013      	ands	r3, r2
 8010814:	d008      	beq.n	8010828 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8010816:	4b06      	ldr	r3, [pc, #24]	@ (8010830 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8010818:	1dba      	adds	r2, r7, #6
 801081a:	8812      	ldrh	r2, [r2, #0]
 801081c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 801081e:	1dbb      	adds	r3, r7, #6
 8010820:	881b      	ldrh	r3, [r3, #0]
 8010822:	0018      	movs	r0, r3
 8010824:	f000 f810 	bl	8010848 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8010828:	46c0      	nop			@ (mov r8, r8)
 801082a:	46bd      	mov	sp, r7
 801082c:	b002      	add	sp, #8
 801082e:	bd80      	pop	{r7, pc}
 8010830:	40021800 	.word	0x40021800

08010834 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8010834:	b580      	push	{r7, lr}
 8010836:	b082      	sub	sp, #8
 8010838:	af00      	add	r7, sp, #0
 801083a:	0002      	movs	r2, r0
 801083c:	1dbb      	adds	r3, r7, #6
 801083e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8010840:	46c0      	nop			@ (mov r8, r8)
 8010842:	46bd      	mov	sp, r7
 8010844:	b002      	add	sp, #8
 8010846:	bd80      	pop	{r7, pc}

08010848 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8010848:	b580      	push	{r7, lr}
 801084a:	b082      	sub	sp, #8
 801084c:	af00      	add	r7, sp, #0
 801084e:	0002      	movs	r2, r0
 8010850:	1dbb      	adds	r3, r7, #6
 8010852:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8010854:	46c0      	nop			@ (mov r8, r8)
 8010856:	46bd      	mov	sp, r7
 8010858:	b002      	add	sp, #8
 801085a:	bd80      	pop	{r7, pc}

0801085c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 801085c:	b580      	push	{r7, lr}
 801085e:	b082      	sub	sp, #8
 8010860:	af00      	add	r7, sp, #0
 8010862:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	2b00      	cmp	r3, #0
 8010868:	d101      	bne.n	801086e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 801086a:	2301      	movs	r3, #1
 801086c:	e08f      	b.n	801098e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	2241      	movs	r2, #65	@ 0x41
 8010872:	5c9b      	ldrb	r3, [r3, r2]
 8010874:	b2db      	uxtb	r3, r3
 8010876:	2b00      	cmp	r3, #0
 8010878:	d107      	bne.n	801088a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	2240      	movs	r2, #64	@ 0x40
 801087e:	2100      	movs	r1, #0
 8010880:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	0018      	movs	r0, r3
 8010886:	f7f4 f8a1 	bl	80049cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	2241      	movs	r2, #65	@ 0x41
 801088e:	2124      	movs	r1, #36	@ 0x24
 8010890:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	681b      	ldr	r3, [r3, #0]
 8010896:	681a      	ldr	r2, [r3, #0]
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	2101      	movs	r1, #1
 801089e:	438a      	bics	r2, r1
 80108a0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	685a      	ldr	r2, [r3, #4]
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	493b      	ldr	r1, [pc, #236]	@ (8010998 <HAL_I2C_Init+0x13c>)
 80108ac:	400a      	ands	r2, r1
 80108ae:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	689a      	ldr	r2, [r3, #8]
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	4938      	ldr	r1, [pc, #224]	@ (801099c <HAL_I2C_Init+0x140>)
 80108bc:	400a      	ands	r2, r1
 80108be:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	68db      	ldr	r3, [r3, #12]
 80108c4:	2b01      	cmp	r3, #1
 80108c6:	d108      	bne.n	80108da <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	689a      	ldr	r2, [r3, #8]
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	2180      	movs	r1, #128	@ 0x80
 80108d2:	0209      	lsls	r1, r1, #8
 80108d4:	430a      	orrs	r2, r1
 80108d6:	609a      	str	r2, [r3, #8]
 80108d8:	e007      	b.n	80108ea <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	689a      	ldr	r2, [r3, #8]
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	681b      	ldr	r3, [r3, #0]
 80108e2:	2184      	movs	r1, #132	@ 0x84
 80108e4:	0209      	lsls	r1, r1, #8
 80108e6:	430a      	orrs	r2, r1
 80108e8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	68db      	ldr	r3, [r3, #12]
 80108ee:	2b02      	cmp	r3, #2
 80108f0:	d109      	bne.n	8010906 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	681b      	ldr	r3, [r3, #0]
 80108f6:	685a      	ldr	r2, [r3, #4]
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	2180      	movs	r1, #128	@ 0x80
 80108fe:	0109      	lsls	r1, r1, #4
 8010900:	430a      	orrs	r2, r1
 8010902:	605a      	str	r2, [r3, #4]
 8010904:	e007      	b.n	8010916 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	681b      	ldr	r3, [r3, #0]
 801090a:	685a      	ldr	r2, [r3, #4]
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	4923      	ldr	r1, [pc, #140]	@ (80109a0 <HAL_I2C_Init+0x144>)
 8010912:	400a      	ands	r2, r1
 8010914:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	685a      	ldr	r2, [r3, #4]
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	4920      	ldr	r1, [pc, #128]	@ (80109a4 <HAL_I2C_Init+0x148>)
 8010922:	430a      	orrs	r2, r1
 8010924:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	681b      	ldr	r3, [r3, #0]
 801092a:	68da      	ldr	r2, [r3, #12]
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	681b      	ldr	r3, [r3, #0]
 8010930:	491a      	ldr	r1, [pc, #104]	@ (801099c <HAL_I2C_Init+0x140>)
 8010932:	400a      	ands	r2, r1
 8010934:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	691a      	ldr	r2, [r3, #16]
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	695b      	ldr	r3, [r3, #20]
 801093e:	431a      	orrs	r2, r3
 8010940:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	699b      	ldr	r3, [r3, #24]
 8010946:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	430a      	orrs	r2, r1
 801094e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	69d9      	ldr	r1, [r3, #28]
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	6a1a      	ldr	r2, [r3, #32]
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	681b      	ldr	r3, [r3, #0]
 801095c:	430a      	orrs	r2, r1
 801095e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	681a      	ldr	r2, [r3, #0]
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	681b      	ldr	r3, [r3, #0]
 801096a:	2101      	movs	r1, #1
 801096c:	430a      	orrs	r2, r1
 801096e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	2200      	movs	r2, #0
 8010974:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	2241      	movs	r2, #65	@ 0x41
 801097a:	2120      	movs	r1, #32
 801097c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	2200      	movs	r2, #0
 8010982:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	2242      	movs	r2, #66	@ 0x42
 8010988:	2100      	movs	r1, #0
 801098a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801098c:	2300      	movs	r3, #0
}
 801098e:	0018      	movs	r0, r3
 8010990:	46bd      	mov	sp, r7
 8010992:	b002      	add	sp, #8
 8010994:	bd80      	pop	{r7, pc}
 8010996:	46c0      	nop			@ (mov r8, r8)
 8010998:	f0ffffff 	.word	0xf0ffffff
 801099c:	ffff7fff 	.word	0xffff7fff
 80109a0:	fffff7ff 	.word	0xfffff7ff
 80109a4:	02008000 	.word	0x02008000

080109a8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80109a8:	b590      	push	{r4, r7, lr}
 80109aa:	b089      	sub	sp, #36	@ 0x24
 80109ac:	af02      	add	r7, sp, #8
 80109ae:	60f8      	str	r0, [r7, #12]
 80109b0:	000c      	movs	r4, r1
 80109b2:	0010      	movs	r0, r2
 80109b4:	0019      	movs	r1, r3
 80109b6:	230a      	movs	r3, #10
 80109b8:	18fb      	adds	r3, r7, r3
 80109ba:	1c22      	adds	r2, r4, #0
 80109bc:	801a      	strh	r2, [r3, #0]
 80109be:	2308      	movs	r3, #8
 80109c0:	18fb      	adds	r3, r7, r3
 80109c2:	1c02      	adds	r2, r0, #0
 80109c4:	801a      	strh	r2, [r3, #0]
 80109c6:	1dbb      	adds	r3, r7, #6
 80109c8:	1c0a      	adds	r2, r1, #0
 80109ca:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	2241      	movs	r2, #65	@ 0x41
 80109d0:	5c9b      	ldrb	r3, [r3, r2]
 80109d2:	b2db      	uxtb	r3, r3
 80109d4:	2b20      	cmp	r3, #32
 80109d6:	d000      	beq.n	80109da <HAL_I2C_Mem_Write+0x32>
 80109d8:	e10c      	b.n	8010bf4 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80109da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d004      	beq.n	80109ea <HAL_I2C_Mem_Write+0x42>
 80109e0:	232c      	movs	r3, #44	@ 0x2c
 80109e2:	18fb      	adds	r3, r7, r3
 80109e4:	881b      	ldrh	r3, [r3, #0]
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d105      	bne.n	80109f6 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80109ea:	68fb      	ldr	r3, [r7, #12]
 80109ec:	2280      	movs	r2, #128	@ 0x80
 80109ee:	0092      	lsls	r2, r2, #2
 80109f0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80109f2:	2301      	movs	r3, #1
 80109f4:	e0ff      	b.n	8010bf6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	2240      	movs	r2, #64	@ 0x40
 80109fa:	5c9b      	ldrb	r3, [r3, r2]
 80109fc:	2b01      	cmp	r3, #1
 80109fe:	d101      	bne.n	8010a04 <HAL_I2C_Mem_Write+0x5c>
 8010a00:	2302      	movs	r3, #2
 8010a02:	e0f8      	b.n	8010bf6 <HAL_I2C_Mem_Write+0x24e>
 8010a04:	68fb      	ldr	r3, [r7, #12]
 8010a06:	2240      	movs	r2, #64	@ 0x40
 8010a08:	2101      	movs	r1, #1
 8010a0a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8010a0c:	f7fd fa62 	bl	800ded4 <HAL_GetTick>
 8010a10:	0003      	movs	r3, r0
 8010a12:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8010a14:	2380      	movs	r3, #128	@ 0x80
 8010a16:	0219      	lsls	r1, r3, #8
 8010a18:	68f8      	ldr	r0, [r7, #12]
 8010a1a:	697b      	ldr	r3, [r7, #20]
 8010a1c:	9300      	str	r3, [sp, #0]
 8010a1e:	2319      	movs	r3, #25
 8010a20:	2201      	movs	r2, #1
 8010a22:	f000 fb0b 	bl	801103c <I2C_WaitOnFlagUntilTimeout>
 8010a26:	1e03      	subs	r3, r0, #0
 8010a28:	d001      	beq.n	8010a2e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8010a2a:	2301      	movs	r3, #1
 8010a2c:	e0e3      	b.n	8010bf6 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8010a2e:	68fb      	ldr	r3, [r7, #12]
 8010a30:	2241      	movs	r2, #65	@ 0x41
 8010a32:	2121      	movs	r1, #33	@ 0x21
 8010a34:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	2242      	movs	r2, #66	@ 0x42
 8010a3a:	2140      	movs	r1, #64	@ 0x40
 8010a3c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8010a3e:	68fb      	ldr	r3, [r7, #12]
 8010a40:	2200      	movs	r2, #0
 8010a42:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8010a44:	68fb      	ldr	r3, [r7, #12]
 8010a46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010a48:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	222c      	movs	r2, #44	@ 0x2c
 8010a4e:	18ba      	adds	r2, r7, r2
 8010a50:	8812      	ldrh	r2, [r2, #0]
 8010a52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8010a54:	68fb      	ldr	r3, [r7, #12]
 8010a56:	2200      	movs	r2, #0
 8010a58:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8010a5a:	1dbb      	adds	r3, r7, #6
 8010a5c:	881c      	ldrh	r4, [r3, #0]
 8010a5e:	2308      	movs	r3, #8
 8010a60:	18fb      	adds	r3, r7, r3
 8010a62:	881a      	ldrh	r2, [r3, #0]
 8010a64:	230a      	movs	r3, #10
 8010a66:	18fb      	adds	r3, r7, r3
 8010a68:	8819      	ldrh	r1, [r3, #0]
 8010a6a:	68f8      	ldr	r0, [r7, #12]
 8010a6c:	697b      	ldr	r3, [r7, #20]
 8010a6e:	9301      	str	r3, [sp, #4]
 8010a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a72:	9300      	str	r3, [sp, #0]
 8010a74:	0023      	movs	r3, r4
 8010a76:	f000 f9f9 	bl	8010e6c <I2C_RequestMemoryWrite>
 8010a7a:	1e03      	subs	r3, r0, #0
 8010a7c:	d005      	beq.n	8010a8a <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	2240      	movs	r2, #64	@ 0x40
 8010a82:	2100      	movs	r1, #0
 8010a84:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8010a86:	2301      	movs	r3, #1
 8010a88:	e0b5      	b.n	8010bf6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010a8a:	68fb      	ldr	r3, [r7, #12]
 8010a8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010a8e:	b29b      	uxth	r3, r3
 8010a90:	2bff      	cmp	r3, #255	@ 0xff
 8010a92:	d911      	bls.n	8010ab8 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8010a94:	68fb      	ldr	r3, [r7, #12]
 8010a96:	22ff      	movs	r2, #255	@ 0xff
 8010a98:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8010a9a:	68fb      	ldr	r3, [r7, #12]
 8010a9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010a9e:	b2da      	uxtb	r2, r3
 8010aa0:	2380      	movs	r3, #128	@ 0x80
 8010aa2:	045c      	lsls	r4, r3, #17
 8010aa4:	230a      	movs	r3, #10
 8010aa6:	18fb      	adds	r3, r7, r3
 8010aa8:	8819      	ldrh	r1, [r3, #0]
 8010aaa:	68f8      	ldr	r0, [r7, #12]
 8010aac:	2300      	movs	r3, #0
 8010aae:	9300      	str	r3, [sp, #0]
 8010ab0:	0023      	movs	r3, r4
 8010ab2:	f000 fc9d 	bl	80113f0 <I2C_TransferConfig>
 8010ab6:	e012      	b.n	8010ade <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010abc:	b29a      	uxth	r2, r3
 8010abe:	68fb      	ldr	r3, [r7, #12]
 8010ac0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010ac6:	b2da      	uxtb	r2, r3
 8010ac8:	2380      	movs	r3, #128	@ 0x80
 8010aca:	049c      	lsls	r4, r3, #18
 8010acc:	230a      	movs	r3, #10
 8010ace:	18fb      	adds	r3, r7, r3
 8010ad0:	8819      	ldrh	r1, [r3, #0]
 8010ad2:	68f8      	ldr	r0, [r7, #12]
 8010ad4:	2300      	movs	r3, #0
 8010ad6:	9300      	str	r3, [sp, #0]
 8010ad8:	0023      	movs	r3, r4
 8010ada:	f000 fc89 	bl	80113f0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8010ade:	697a      	ldr	r2, [r7, #20]
 8010ae0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	0018      	movs	r0, r3
 8010ae6:	f000 fb01 	bl	80110ec <I2C_WaitOnTXISFlagUntilTimeout>
 8010aea:	1e03      	subs	r3, r0, #0
 8010aec:	d001      	beq.n	8010af2 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8010aee:	2301      	movs	r3, #1
 8010af0:	e081      	b.n	8010bf6 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8010af2:	68fb      	ldr	r3, [r7, #12]
 8010af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010af6:	781a      	ldrb	r2, [r3, #0]
 8010af8:	68fb      	ldr	r3, [r7, #12]
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8010afe:	68fb      	ldr	r3, [r7, #12]
 8010b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b02:	1c5a      	adds	r2, r3, #1
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8010b08:	68fb      	ldr	r3, [r7, #12]
 8010b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010b0c:	b29b      	uxth	r3, r3
 8010b0e:	3b01      	subs	r3, #1
 8010b10:	b29a      	uxth	r2, r3
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8010b16:	68fb      	ldr	r3, [r7, #12]
 8010b18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010b1a:	3b01      	subs	r3, #1
 8010b1c:	b29a      	uxth	r2, r3
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010b26:	b29b      	uxth	r3, r3
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d03a      	beq.n	8010ba2 <HAL_I2C_Mem_Write+0x1fa>
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d136      	bne.n	8010ba2 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8010b34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010b36:	68f8      	ldr	r0, [r7, #12]
 8010b38:	697b      	ldr	r3, [r7, #20]
 8010b3a:	9300      	str	r3, [sp, #0]
 8010b3c:	0013      	movs	r3, r2
 8010b3e:	2200      	movs	r2, #0
 8010b40:	2180      	movs	r1, #128	@ 0x80
 8010b42:	f000 fa7b 	bl	801103c <I2C_WaitOnFlagUntilTimeout>
 8010b46:	1e03      	subs	r3, r0, #0
 8010b48:	d001      	beq.n	8010b4e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8010b4a:	2301      	movs	r3, #1
 8010b4c:	e053      	b.n	8010bf6 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010b52:	b29b      	uxth	r3, r3
 8010b54:	2bff      	cmp	r3, #255	@ 0xff
 8010b56:	d911      	bls.n	8010b7c <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8010b58:	68fb      	ldr	r3, [r7, #12]
 8010b5a:	22ff      	movs	r2, #255	@ 0xff
 8010b5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010b62:	b2da      	uxtb	r2, r3
 8010b64:	2380      	movs	r3, #128	@ 0x80
 8010b66:	045c      	lsls	r4, r3, #17
 8010b68:	230a      	movs	r3, #10
 8010b6a:	18fb      	adds	r3, r7, r3
 8010b6c:	8819      	ldrh	r1, [r3, #0]
 8010b6e:	68f8      	ldr	r0, [r7, #12]
 8010b70:	2300      	movs	r3, #0
 8010b72:	9300      	str	r3, [sp, #0]
 8010b74:	0023      	movs	r3, r4
 8010b76:	f000 fc3b 	bl	80113f0 <I2C_TransferConfig>
 8010b7a:	e012      	b.n	8010ba2 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8010b7c:	68fb      	ldr	r3, [r7, #12]
 8010b7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010b80:	b29a      	uxth	r2, r3
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010b8a:	b2da      	uxtb	r2, r3
 8010b8c:	2380      	movs	r3, #128	@ 0x80
 8010b8e:	049c      	lsls	r4, r3, #18
 8010b90:	230a      	movs	r3, #10
 8010b92:	18fb      	adds	r3, r7, r3
 8010b94:	8819      	ldrh	r1, [r3, #0]
 8010b96:	68f8      	ldr	r0, [r7, #12]
 8010b98:	2300      	movs	r3, #0
 8010b9a:	9300      	str	r3, [sp, #0]
 8010b9c:	0023      	movs	r3, r4
 8010b9e:	f000 fc27 	bl	80113f0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8010ba2:	68fb      	ldr	r3, [r7, #12]
 8010ba4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010ba6:	b29b      	uxth	r3, r3
 8010ba8:	2b00      	cmp	r3, #0
 8010baa:	d198      	bne.n	8010ade <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8010bac:	697a      	ldr	r2, [r7, #20]
 8010bae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	0018      	movs	r0, r3
 8010bb4:	f000 fae0 	bl	8011178 <I2C_WaitOnSTOPFlagUntilTimeout>
 8010bb8:	1e03      	subs	r3, r0, #0
 8010bba:	d001      	beq.n	8010bc0 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8010bbc:	2301      	movs	r3, #1
 8010bbe:	e01a      	b.n	8010bf6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010bc0:	68fb      	ldr	r3, [r7, #12]
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	2220      	movs	r2, #32
 8010bc6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8010bc8:	68fb      	ldr	r3, [r7, #12]
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	685a      	ldr	r2, [r3, #4]
 8010bce:	68fb      	ldr	r3, [r7, #12]
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	490b      	ldr	r1, [pc, #44]	@ (8010c00 <HAL_I2C_Mem_Write+0x258>)
 8010bd4:	400a      	ands	r2, r1
 8010bd6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	2241      	movs	r2, #65	@ 0x41
 8010bdc:	2120      	movs	r1, #32
 8010bde:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8010be0:	68fb      	ldr	r3, [r7, #12]
 8010be2:	2242      	movs	r2, #66	@ 0x42
 8010be4:	2100      	movs	r1, #0
 8010be6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8010be8:	68fb      	ldr	r3, [r7, #12]
 8010bea:	2240      	movs	r2, #64	@ 0x40
 8010bec:	2100      	movs	r1, #0
 8010bee:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8010bf0:	2300      	movs	r3, #0
 8010bf2:	e000      	b.n	8010bf6 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8010bf4:	2302      	movs	r3, #2
  }
}
 8010bf6:	0018      	movs	r0, r3
 8010bf8:	46bd      	mov	sp, r7
 8010bfa:	b007      	add	sp, #28
 8010bfc:	bd90      	pop	{r4, r7, pc}
 8010bfe:	46c0      	nop			@ (mov r8, r8)
 8010c00:	fe00e800 	.word	0xfe00e800

08010c04 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010c04:	b590      	push	{r4, r7, lr}
 8010c06:	b089      	sub	sp, #36	@ 0x24
 8010c08:	af02      	add	r7, sp, #8
 8010c0a:	60f8      	str	r0, [r7, #12]
 8010c0c:	000c      	movs	r4, r1
 8010c0e:	0010      	movs	r0, r2
 8010c10:	0019      	movs	r1, r3
 8010c12:	230a      	movs	r3, #10
 8010c14:	18fb      	adds	r3, r7, r3
 8010c16:	1c22      	adds	r2, r4, #0
 8010c18:	801a      	strh	r2, [r3, #0]
 8010c1a:	2308      	movs	r3, #8
 8010c1c:	18fb      	adds	r3, r7, r3
 8010c1e:	1c02      	adds	r2, r0, #0
 8010c20:	801a      	strh	r2, [r3, #0]
 8010c22:	1dbb      	adds	r3, r7, #6
 8010c24:	1c0a      	adds	r2, r1, #0
 8010c26:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8010c28:	68fb      	ldr	r3, [r7, #12]
 8010c2a:	2241      	movs	r2, #65	@ 0x41
 8010c2c:	5c9b      	ldrb	r3, [r3, r2]
 8010c2e:	b2db      	uxtb	r3, r3
 8010c30:	2b20      	cmp	r3, #32
 8010c32:	d000      	beq.n	8010c36 <HAL_I2C_Mem_Read+0x32>
 8010c34:	e110      	b.n	8010e58 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8010c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d004      	beq.n	8010c46 <HAL_I2C_Mem_Read+0x42>
 8010c3c:	232c      	movs	r3, #44	@ 0x2c
 8010c3e:	18fb      	adds	r3, r7, r3
 8010c40:	881b      	ldrh	r3, [r3, #0]
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d105      	bne.n	8010c52 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	2280      	movs	r2, #128	@ 0x80
 8010c4a:	0092      	lsls	r2, r2, #2
 8010c4c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8010c4e:	2301      	movs	r3, #1
 8010c50:	e103      	b.n	8010e5a <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8010c52:	68fb      	ldr	r3, [r7, #12]
 8010c54:	2240      	movs	r2, #64	@ 0x40
 8010c56:	5c9b      	ldrb	r3, [r3, r2]
 8010c58:	2b01      	cmp	r3, #1
 8010c5a:	d101      	bne.n	8010c60 <HAL_I2C_Mem_Read+0x5c>
 8010c5c:	2302      	movs	r3, #2
 8010c5e:	e0fc      	b.n	8010e5a <HAL_I2C_Mem_Read+0x256>
 8010c60:	68fb      	ldr	r3, [r7, #12]
 8010c62:	2240      	movs	r2, #64	@ 0x40
 8010c64:	2101      	movs	r1, #1
 8010c66:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8010c68:	f7fd f934 	bl	800ded4 <HAL_GetTick>
 8010c6c:	0003      	movs	r3, r0
 8010c6e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8010c70:	2380      	movs	r3, #128	@ 0x80
 8010c72:	0219      	lsls	r1, r3, #8
 8010c74:	68f8      	ldr	r0, [r7, #12]
 8010c76:	697b      	ldr	r3, [r7, #20]
 8010c78:	9300      	str	r3, [sp, #0]
 8010c7a:	2319      	movs	r3, #25
 8010c7c:	2201      	movs	r2, #1
 8010c7e:	f000 f9dd 	bl	801103c <I2C_WaitOnFlagUntilTimeout>
 8010c82:	1e03      	subs	r3, r0, #0
 8010c84:	d001      	beq.n	8010c8a <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8010c86:	2301      	movs	r3, #1
 8010c88:	e0e7      	b.n	8010e5a <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8010c8a:	68fb      	ldr	r3, [r7, #12]
 8010c8c:	2241      	movs	r2, #65	@ 0x41
 8010c8e:	2122      	movs	r1, #34	@ 0x22
 8010c90:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	2242      	movs	r2, #66	@ 0x42
 8010c96:	2140      	movs	r1, #64	@ 0x40
 8010c98:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8010c9a:	68fb      	ldr	r3, [r7, #12]
 8010c9c:	2200      	movs	r2, #0
 8010c9e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010ca4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	222c      	movs	r2, #44	@ 0x2c
 8010caa:	18ba      	adds	r2, r7, r2
 8010cac:	8812      	ldrh	r2, [r2, #0]
 8010cae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	2200      	movs	r2, #0
 8010cb4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8010cb6:	1dbb      	adds	r3, r7, #6
 8010cb8:	881c      	ldrh	r4, [r3, #0]
 8010cba:	2308      	movs	r3, #8
 8010cbc:	18fb      	adds	r3, r7, r3
 8010cbe:	881a      	ldrh	r2, [r3, #0]
 8010cc0:	230a      	movs	r3, #10
 8010cc2:	18fb      	adds	r3, r7, r3
 8010cc4:	8819      	ldrh	r1, [r3, #0]
 8010cc6:	68f8      	ldr	r0, [r7, #12]
 8010cc8:	697b      	ldr	r3, [r7, #20]
 8010cca:	9301      	str	r3, [sp, #4]
 8010ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cce:	9300      	str	r3, [sp, #0]
 8010cd0:	0023      	movs	r3, r4
 8010cd2:	f000 f92f 	bl	8010f34 <I2C_RequestMemoryRead>
 8010cd6:	1e03      	subs	r3, r0, #0
 8010cd8:	d005      	beq.n	8010ce6 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	2240      	movs	r2, #64	@ 0x40
 8010cde:	2100      	movs	r1, #0
 8010ce0:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8010ce2:	2301      	movs	r3, #1
 8010ce4:	e0b9      	b.n	8010e5a <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010cea:	b29b      	uxth	r3, r3
 8010cec:	2bff      	cmp	r3, #255	@ 0xff
 8010cee:	d911      	bls.n	8010d14 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	22ff      	movs	r2, #255	@ 0xff
 8010cf4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8010cf6:	68fb      	ldr	r3, [r7, #12]
 8010cf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010cfa:	b2da      	uxtb	r2, r3
 8010cfc:	2380      	movs	r3, #128	@ 0x80
 8010cfe:	045c      	lsls	r4, r3, #17
 8010d00:	230a      	movs	r3, #10
 8010d02:	18fb      	adds	r3, r7, r3
 8010d04:	8819      	ldrh	r1, [r3, #0]
 8010d06:	68f8      	ldr	r0, [r7, #12]
 8010d08:	4b56      	ldr	r3, [pc, #344]	@ (8010e64 <HAL_I2C_Mem_Read+0x260>)
 8010d0a:	9300      	str	r3, [sp, #0]
 8010d0c:	0023      	movs	r3, r4
 8010d0e:	f000 fb6f 	bl	80113f0 <I2C_TransferConfig>
 8010d12:	e012      	b.n	8010d3a <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010d18:	b29a      	uxth	r2, r3
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010d1e:	68fb      	ldr	r3, [r7, #12]
 8010d20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010d22:	b2da      	uxtb	r2, r3
 8010d24:	2380      	movs	r3, #128	@ 0x80
 8010d26:	049c      	lsls	r4, r3, #18
 8010d28:	230a      	movs	r3, #10
 8010d2a:	18fb      	adds	r3, r7, r3
 8010d2c:	8819      	ldrh	r1, [r3, #0]
 8010d2e:	68f8      	ldr	r0, [r7, #12]
 8010d30:	4b4c      	ldr	r3, [pc, #304]	@ (8010e64 <HAL_I2C_Mem_Read+0x260>)
 8010d32:	9300      	str	r3, [sp, #0]
 8010d34:	0023      	movs	r3, r4
 8010d36:	f000 fb5b 	bl	80113f0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8010d3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d3c:	68f8      	ldr	r0, [r7, #12]
 8010d3e:	697b      	ldr	r3, [r7, #20]
 8010d40:	9300      	str	r3, [sp, #0]
 8010d42:	0013      	movs	r3, r2
 8010d44:	2200      	movs	r2, #0
 8010d46:	2104      	movs	r1, #4
 8010d48:	f000 f978 	bl	801103c <I2C_WaitOnFlagUntilTimeout>
 8010d4c:	1e03      	subs	r3, r0, #0
 8010d4e:	d001      	beq.n	8010d54 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8010d50:	2301      	movs	r3, #1
 8010d52:	e082      	b.n	8010e5a <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8010d54:	68fb      	ldr	r3, [r7, #12]
 8010d56:	681b      	ldr	r3, [r3, #0]
 8010d58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010d5a:	68fb      	ldr	r3, [r7, #12]
 8010d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d5e:	b2d2      	uxtb	r2, r2
 8010d60:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8010d62:	68fb      	ldr	r3, [r7, #12]
 8010d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d66:	1c5a      	adds	r2, r3, #1
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8010d6c:	68fb      	ldr	r3, [r7, #12]
 8010d6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010d70:	3b01      	subs	r3, #1
 8010d72:	b29a      	uxth	r2, r3
 8010d74:	68fb      	ldr	r3, [r7, #12]
 8010d76:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8010d78:	68fb      	ldr	r3, [r7, #12]
 8010d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010d7c:	b29b      	uxth	r3, r3
 8010d7e:	3b01      	subs	r3, #1
 8010d80:	b29a      	uxth	r2, r3
 8010d82:	68fb      	ldr	r3, [r7, #12]
 8010d84:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010d8a:	b29b      	uxth	r3, r3
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d03a      	beq.n	8010e06 <HAL_I2C_Mem_Read+0x202>
 8010d90:	68fb      	ldr	r3, [r7, #12]
 8010d92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d136      	bne.n	8010e06 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8010d98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d9a:	68f8      	ldr	r0, [r7, #12]
 8010d9c:	697b      	ldr	r3, [r7, #20]
 8010d9e:	9300      	str	r3, [sp, #0]
 8010da0:	0013      	movs	r3, r2
 8010da2:	2200      	movs	r2, #0
 8010da4:	2180      	movs	r1, #128	@ 0x80
 8010da6:	f000 f949 	bl	801103c <I2C_WaitOnFlagUntilTimeout>
 8010daa:	1e03      	subs	r3, r0, #0
 8010dac:	d001      	beq.n	8010db2 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8010dae:	2301      	movs	r3, #1
 8010db0:	e053      	b.n	8010e5a <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010db2:	68fb      	ldr	r3, [r7, #12]
 8010db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010db6:	b29b      	uxth	r3, r3
 8010db8:	2bff      	cmp	r3, #255	@ 0xff
 8010dba:	d911      	bls.n	8010de0 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8010dbc:	68fb      	ldr	r3, [r7, #12]
 8010dbe:	22ff      	movs	r2, #255	@ 0xff
 8010dc0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8010dc2:	68fb      	ldr	r3, [r7, #12]
 8010dc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010dc6:	b2da      	uxtb	r2, r3
 8010dc8:	2380      	movs	r3, #128	@ 0x80
 8010dca:	045c      	lsls	r4, r3, #17
 8010dcc:	230a      	movs	r3, #10
 8010dce:	18fb      	adds	r3, r7, r3
 8010dd0:	8819      	ldrh	r1, [r3, #0]
 8010dd2:	68f8      	ldr	r0, [r7, #12]
 8010dd4:	2300      	movs	r3, #0
 8010dd6:	9300      	str	r3, [sp, #0]
 8010dd8:	0023      	movs	r3, r4
 8010dda:	f000 fb09 	bl	80113f0 <I2C_TransferConfig>
 8010dde:	e012      	b.n	8010e06 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8010de0:	68fb      	ldr	r3, [r7, #12]
 8010de2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010de4:	b29a      	uxth	r2, r3
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010dea:	68fb      	ldr	r3, [r7, #12]
 8010dec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010dee:	b2da      	uxtb	r2, r3
 8010df0:	2380      	movs	r3, #128	@ 0x80
 8010df2:	049c      	lsls	r4, r3, #18
 8010df4:	230a      	movs	r3, #10
 8010df6:	18fb      	adds	r3, r7, r3
 8010df8:	8819      	ldrh	r1, [r3, #0]
 8010dfa:	68f8      	ldr	r0, [r7, #12]
 8010dfc:	2300      	movs	r3, #0
 8010dfe:	9300      	str	r3, [sp, #0]
 8010e00:	0023      	movs	r3, r4
 8010e02:	f000 faf5 	bl	80113f0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8010e06:	68fb      	ldr	r3, [r7, #12]
 8010e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010e0a:	b29b      	uxth	r3, r3
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d194      	bne.n	8010d3a <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8010e10:	697a      	ldr	r2, [r7, #20]
 8010e12:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010e14:	68fb      	ldr	r3, [r7, #12]
 8010e16:	0018      	movs	r0, r3
 8010e18:	f000 f9ae 	bl	8011178 <I2C_WaitOnSTOPFlagUntilTimeout>
 8010e1c:	1e03      	subs	r3, r0, #0
 8010e1e:	d001      	beq.n	8010e24 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8010e20:	2301      	movs	r3, #1
 8010e22:	e01a      	b.n	8010e5a <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010e24:	68fb      	ldr	r3, [r7, #12]
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	2220      	movs	r2, #32
 8010e2a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8010e2c:	68fb      	ldr	r3, [r7, #12]
 8010e2e:	681b      	ldr	r3, [r3, #0]
 8010e30:	685a      	ldr	r2, [r3, #4]
 8010e32:	68fb      	ldr	r3, [r7, #12]
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	490c      	ldr	r1, [pc, #48]	@ (8010e68 <HAL_I2C_Mem_Read+0x264>)
 8010e38:	400a      	ands	r2, r1
 8010e3a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	2241      	movs	r2, #65	@ 0x41
 8010e40:	2120      	movs	r1, #32
 8010e42:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8010e44:	68fb      	ldr	r3, [r7, #12]
 8010e46:	2242      	movs	r2, #66	@ 0x42
 8010e48:	2100      	movs	r1, #0
 8010e4a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	2240      	movs	r2, #64	@ 0x40
 8010e50:	2100      	movs	r1, #0
 8010e52:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8010e54:	2300      	movs	r3, #0
 8010e56:	e000      	b.n	8010e5a <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8010e58:	2302      	movs	r3, #2
  }
}
 8010e5a:	0018      	movs	r0, r3
 8010e5c:	46bd      	mov	sp, r7
 8010e5e:	b007      	add	sp, #28
 8010e60:	bd90      	pop	{r4, r7, pc}
 8010e62:	46c0      	nop			@ (mov r8, r8)
 8010e64:	80002400 	.word	0x80002400
 8010e68:	fe00e800 	.word	0xfe00e800

08010e6c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8010e6c:	b5b0      	push	{r4, r5, r7, lr}
 8010e6e:	b086      	sub	sp, #24
 8010e70:	af02      	add	r7, sp, #8
 8010e72:	60f8      	str	r0, [r7, #12]
 8010e74:	000c      	movs	r4, r1
 8010e76:	0010      	movs	r0, r2
 8010e78:	0019      	movs	r1, r3
 8010e7a:	250a      	movs	r5, #10
 8010e7c:	197b      	adds	r3, r7, r5
 8010e7e:	1c22      	adds	r2, r4, #0
 8010e80:	801a      	strh	r2, [r3, #0]
 8010e82:	2308      	movs	r3, #8
 8010e84:	18fb      	adds	r3, r7, r3
 8010e86:	1c02      	adds	r2, r0, #0
 8010e88:	801a      	strh	r2, [r3, #0]
 8010e8a:	1dbb      	adds	r3, r7, #6
 8010e8c:	1c0a      	adds	r2, r1, #0
 8010e8e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8010e90:	1dbb      	adds	r3, r7, #6
 8010e92:	881b      	ldrh	r3, [r3, #0]
 8010e94:	b2da      	uxtb	r2, r3
 8010e96:	2380      	movs	r3, #128	@ 0x80
 8010e98:	045c      	lsls	r4, r3, #17
 8010e9a:	197b      	adds	r3, r7, r5
 8010e9c:	8819      	ldrh	r1, [r3, #0]
 8010e9e:	68f8      	ldr	r0, [r7, #12]
 8010ea0:	4b23      	ldr	r3, [pc, #140]	@ (8010f30 <I2C_RequestMemoryWrite+0xc4>)
 8010ea2:	9300      	str	r3, [sp, #0]
 8010ea4:	0023      	movs	r3, r4
 8010ea6:	f000 faa3 	bl	80113f0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8010eaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010eac:	6a39      	ldr	r1, [r7, #32]
 8010eae:	68fb      	ldr	r3, [r7, #12]
 8010eb0:	0018      	movs	r0, r3
 8010eb2:	f000 f91b 	bl	80110ec <I2C_WaitOnTXISFlagUntilTimeout>
 8010eb6:	1e03      	subs	r3, r0, #0
 8010eb8:	d001      	beq.n	8010ebe <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8010eba:	2301      	movs	r3, #1
 8010ebc:	e033      	b.n	8010f26 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8010ebe:	1dbb      	adds	r3, r7, #6
 8010ec0:	881b      	ldrh	r3, [r3, #0]
 8010ec2:	2b01      	cmp	r3, #1
 8010ec4:	d107      	bne.n	8010ed6 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8010ec6:	2308      	movs	r3, #8
 8010ec8:	18fb      	adds	r3, r7, r3
 8010eca:	881b      	ldrh	r3, [r3, #0]
 8010ecc:	b2da      	uxtb	r2, r3
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	629a      	str	r2, [r3, #40]	@ 0x28
 8010ed4:	e019      	b.n	8010f0a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8010ed6:	2308      	movs	r3, #8
 8010ed8:	18fb      	adds	r3, r7, r3
 8010eda:	881b      	ldrh	r3, [r3, #0]
 8010edc:	0a1b      	lsrs	r3, r3, #8
 8010ede:	b29b      	uxth	r3, r3
 8010ee0:	b2da      	uxtb	r2, r3
 8010ee2:	68fb      	ldr	r3, [r7, #12]
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8010ee8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010eea:	6a39      	ldr	r1, [r7, #32]
 8010eec:	68fb      	ldr	r3, [r7, #12]
 8010eee:	0018      	movs	r0, r3
 8010ef0:	f000 f8fc 	bl	80110ec <I2C_WaitOnTXISFlagUntilTimeout>
 8010ef4:	1e03      	subs	r3, r0, #0
 8010ef6:	d001      	beq.n	8010efc <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8010ef8:	2301      	movs	r3, #1
 8010efa:	e014      	b.n	8010f26 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8010efc:	2308      	movs	r3, #8
 8010efe:	18fb      	adds	r3, r7, r3
 8010f00:	881b      	ldrh	r3, [r3, #0]
 8010f02:	b2da      	uxtb	r2, r3
 8010f04:	68fb      	ldr	r3, [r7, #12]
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8010f0a:	6a3a      	ldr	r2, [r7, #32]
 8010f0c:	68f8      	ldr	r0, [r7, #12]
 8010f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f10:	9300      	str	r3, [sp, #0]
 8010f12:	0013      	movs	r3, r2
 8010f14:	2200      	movs	r2, #0
 8010f16:	2180      	movs	r1, #128	@ 0x80
 8010f18:	f000 f890 	bl	801103c <I2C_WaitOnFlagUntilTimeout>
 8010f1c:	1e03      	subs	r3, r0, #0
 8010f1e:	d001      	beq.n	8010f24 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8010f20:	2301      	movs	r3, #1
 8010f22:	e000      	b.n	8010f26 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8010f24:	2300      	movs	r3, #0
}
 8010f26:	0018      	movs	r0, r3
 8010f28:	46bd      	mov	sp, r7
 8010f2a:	b004      	add	sp, #16
 8010f2c:	bdb0      	pop	{r4, r5, r7, pc}
 8010f2e:	46c0      	nop			@ (mov r8, r8)
 8010f30:	80002000 	.word	0x80002000

08010f34 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8010f34:	b5b0      	push	{r4, r5, r7, lr}
 8010f36:	b086      	sub	sp, #24
 8010f38:	af02      	add	r7, sp, #8
 8010f3a:	60f8      	str	r0, [r7, #12]
 8010f3c:	000c      	movs	r4, r1
 8010f3e:	0010      	movs	r0, r2
 8010f40:	0019      	movs	r1, r3
 8010f42:	250a      	movs	r5, #10
 8010f44:	197b      	adds	r3, r7, r5
 8010f46:	1c22      	adds	r2, r4, #0
 8010f48:	801a      	strh	r2, [r3, #0]
 8010f4a:	2308      	movs	r3, #8
 8010f4c:	18fb      	adds	r3, r7, r3
 8010f4e:	1c02      	adds	r2, r0, #0
 8010f50:	801a      	strh	r2, [r3, #0]
 8010f52:	1dbb      	adds	r3, r7, #6
 8010f54:	1c0a      	adds	r2, r1, #0
 8010f56:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8010f58:	1dbb      	adds	r3, r7, #6
 8010f5a:	881b      	ldrh	r3, [r3, #0]
 8010f5c:	b2da      	uxtb	r2, r3
 8010f5e:	197b      	adds	r3, r7, r5
 8010f60:	8819      	ldrh	r1, [r3, #0]
 8010f62:	68f8      	ldr	r0, [r7, #12]
 8010f64:	4b23      	ldr	r3, [pc, #140]	@ (8010ff4 <I2C_RequestMemoryRead+0xc0>)
 8010f66:	9300      	str	r3, [sp, #0]
 8010f68:	2300      	movs	r3, #0
 8010f6a:	f000 fa41 	bl	80113f0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8010f6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010f70:	6a39      	ldr	r1, [r7, #32]
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	0018      	movs	r0, r3
 8010f76:	f000 f8b9 	bl	80110ec <I2C_WaitOnTXISFlagUntilTimeout>
 8010f7a:	1e03      	subs	r3, r0, #0
 8010f7c:	d001      	beq.n	8010f82 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8010f7e:	2301      	movs	r3, #1
 8010f80:	e033      	b.n	8010fea <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8010f82:	1dbb      	adds	r3, r7, #6
 8010f84:	881b      	ldrh	r3, [r3, #0]
 8010f86:	2b01      	cmp	r3, #1
 8010f88:	d107      	bne.n	8010f9a <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8010f8a:	2308      	movs	r3, #8
 8010f8c:	18fb      	adds	r3, r7, r3
 8010f8e:	881b      	ldrh	r3, [r3, #0]
 8010f90:	b2da      	uxtb	r2, r3
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	681b      	ldr	r3, [r3, #0]
 8010f96:	629a      	str	r2, [r3, #40]	@ 0x28
 8010f98:	e019      	b.n	8010fce <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8010f9a:	2308      	movs	r3, #8
 8010f9c:	18fb      	adds	r3, r7, r3
 8010f9e:	881b      	ldrh	r3, [r3, #0]
 8010fa0:	0a1b      	lsrs	r3, r3, #8
 8010fa2:	b29b      	uxth	r3, r3
 8010fa4:	b2da      	uxtb	r2, r3
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8010fac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010fae:	6a39      	ldr	r1, [r7, #32]
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	0018      	movs	r0, r3
 8010fb4:	f000 f89a 	bl	80110ec <I2C_WaitOnTXISFlagUntilTimeout>
 8010fb8:	1e03      	subs	r3, r0, #0
 8010fba:	d001      	beq.n	8010fc0 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8010fbc:	2301      	movs	r3, #1
 8010fbe:	e014      	b.n	8010fea <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8010fc0:	2308      	movs	r3, #8
 8010fc2:	18fb      	adds	r3, r7, r3
 8010fc4:	881b      	ldrh	r3, [r3, #0]
 8010fc6:	b2da      	uxtb	r2, r3
 8010fc8:	68fb      	ldr	r3, [r7, #12]
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8010fce:	6a3a      	ldr	r2, [r7, #32]
 8010fd0:	68f8      	ldr	r0, [r7, #12]
 8010fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fd4:	9300      	str	r3, [sp, #0]
 8010fd6:	0013      	movs	r3, r2
 8010fd8:	2200      	movs	r2, #0
 8010fda:	2140      	movs	r1, #64	@ 0x40
 8010fdc:	f000 f82e 	bl	801103c <I2C_WaitOnFlagUntilTimeout>
 8010fe0:	1e03      	subs	r3, r0, #0
 8010fe2:	d001      	beq.n	8010fe8 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8010fe4:	2301      	movs	r3, #1
 8010fe6:	e000      	b.n	8010fea <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8010fe8:	2300      	movs	r3, #0
}
 8010fea:	0018      	movs	r0, r3
 8010fec:	46bd      	mov	sp, r7
 8010fee:	b004      	add	sp, #16
 8010ff0:	bdb0      	pop	{r4, r5, r7, pc}
 8010ff2:	46c0      	nop			@ (mov r8, r8)
 8010ff4:	80002000 	.word	0x80002000

08010ff8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8010ff8:	b580      	push	{r7, lr}
 8010ffa:	b082      	sub	sp, #8
 8010ffc:	af00      	add	r7, sp, #0
 8010ffe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	699b      	ldr	r3, [r3, #24]
 8011006:	2202      	movs	r2, #2
 8011008:	4013      	ands	r3, r2
 801100a:	2b02      	cmp	r3, #2
 801100c:	d103      	bne.n	8011016 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	2200      	movs	r2, #0
 8011014:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	681b      	ldr	r3, [r3, #0]
 801101a:	699b      	ldr	r3, [r3, #24]
 801101c:	2201      	movs	r2, #1
 801101e:	4013      	ands	r3, r2
 8011020:	2b01      	cmp	r3, #1
 8011022:	d007      	beq.n	8011034 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	699a      	ldr	r2, [r3, #24]
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	2101      	movs	r1, #1
 8011030:	430a      	orrs	r2, r1
 8011032:	619a      	str	r2, [r3, #24]
  }
}
 8011034:	46c0      	nop			@ (mov r8, r8)
 8011036:	46bd      	mov	sp, r7
 8011038:	b002      	add	sp, #8
 801103a:	bd80      	pop	{r7, pc}

0801103c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 801103c:	b580      	push	{r7, lr}
 801103e:	b084      	sub	sp, #16
 8011040:	af00      	add	r7, sp, #0
 8011042:	60f8      	str	r0, [r7, #12]
 8011044:	60b9      	str	r1, [r7, #8]
 8011046:	603b      	str	r3, [r7, #0]
 8011048:	1dfb      	adds	r3, r7, #7
 801104a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 801104c:	e03a      	b.n	80110c4 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801104e:	69ba      	ldr	r2, [r7, #24]
 8011050:	6839      	ldr	r1, [r7, #0]
 8011052:	68fb      	ldr	r3, [r7, #12]
 8011054:	0018      	movs	r0, r3
 8011056:	f000 f8d3 	bl	8011200 <I2C_IsErrorOccurred>
 801105a:	1e03      	subs	r3, r0, #0
 801105c:	d001      	beq.n	8011062 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 801105e:	2301      	movs	r3, #1
 8011060:	e040      	b.n	80110e4 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011062:	683b      	ldr	r3, [r7, #0]
 8011064:	3301      	adds	r3, #1
 8011066:	d02d      	beq.n	80110c4 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011068:	f7fc ff34 	bl	800ded4 <HAL_GetTick>
 801106c:	0002      	movs	r2, r0
 801106e:	69bb      	ldr	r3, [r7, #24]
 8011070:	1ad3      	subs	r3, r2, r3
 8011072:	683a      	ldr	r2, [r7, #0]
 8011074:	429a      	cmp	r2, r3
 8011076:	d302      	bcc.n	801107e <I2C_WaitOnFlagUntilTimeout+0x42>
 8011078:	683b      	ldr	r3, [r7, #0]
 801107a:	2b00      	cmp	r3, #0
 801107c:	d122      	bne.n	80110c4 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 801107e:	68fb      	ldr	r3, [r7, #12]
 8011080:	681b      	ldr	r3, [r3, #0]
 8011082:	699b      	ldr	r3, [r3, #24]
 8011084:	68ba      	ldr	r2, [r7, #8]
 8011086:	4013      	ands	r3, r2
 8011088:	68ba      	ldr	r2, [r7, #8]
 801108a:	1ad3      	subs	r3, r2, r3
 801108c:	425a      	negs	r2, r3
 801108e:	4153      	adcs	r3, r2
 8011090:	b2db      	uxtb	r3, r3
 8011092:	001a      	movs	r2, r3
 8011094:	1dfb      	adds	r3, r7, #7
 8011096:	781b      	ldrb	r3, [r3, #0]
 8011098:	429a      	cmp	r2, r3
 801109a:	d113      	bne.n	80110c4 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 801109c:	68fb      	ldr	r3, [r7, #12]
 801109e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80110a0:	2220      	movs	r2, #32
 80110a2:	431a      	orrs	r2, r3
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80110a8:	68fb      	ldr	r3, [r7, #12]
 80110aa:	2241      	movs	r2, #65	@ 0x41
 80110ac:	2120      	movs	r1, #32
 80110ae:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80110b0:	68fb      	ldr	r3, [r7, #12]
 80110b2:	2242      	movs	r2, #66	@ 0x42
 80110b4:	2100      	movs	r1, #0
 80110b6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80110b8:	68fb      	ldr	r3, [r7, #12]
 80110ba:	2240      	movs	r2, #64	@ 0x40
 80110bc:	2100      	movs	r1, #0
 80110be:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80110c0:	2301      	movs	r3, #1
 80110c2:	e00f      	b.n	80110e4 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80110c4:	68fb      	ldr	r3, [r7, #12]
 80110c6:	681b      	ldr	r3, [r3, #0]
 80110c8:	699b      	ldr	r3, [r3, #24]
 80110ca:	68ba      	ldr	r2, [r7, #8]
 80110cc:	4013      	ands	r3, r2
 80110ce:	68ba      	ldr	r2, [r7, #8]
 80110d0:	1ad3      	subs	r3, r2, r3
 80110d2:	425a      	negs	r2, r3
 80110d4:	4153      	adcs	r3, r2
 80110d6:	b2db      	uxtb	r3, r3
 80110d8:	001a      	movs	r2, r3
 80110da:	1dfb      	adds	r3, r7, #7
 80110dc:	781b      	ldrb	r3, [r3, #0]
 80110de:	429a      	cmp	r2, r3
 80110e0:	d0b5      	beq.n	801104e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80110e2:	2300      	movs	r3, #0
}
 80110e4:	0018      	movs	r0, r3
 80110e6:	46bd      	mov	sp, r7
 80110e8:	b004      	add	sp, #16
 80110ea:	bd80      	pop	{r7, pc}

080110ec <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80110ec:	b580      	push	{r7, lr}
 80110ee:	b084      	sub	sp, #16
 80110f0:	af00      	add	r7, sp, #0
 80110f2:	60f8      	str	r0, [r7, #12]
 80110f4:	60b9      	str	r1, [r7, #8]
 80110f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80110f8:	e032      	b.n	8011160 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80110fa:	687a      	ldr	r2, [r7, #4]
 80110fc:	68b9      	ldr	r1, [r7, #8]
 80110fe:	68fb      	ldr	r3, [r7, #12]
 8011100:	0018      	movs	r0, r3
 8011102:	f000 f87d 	bl	8011200 <I2C_IsErrorOccurred>
 8011106:	1e03      	subs	r3, r0, #0
 8011108:	d001      	beq.n	801110e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801110a:	2301      	movs	r3, #1
 801110c:	e030      	b.n	8011170 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801110e:	68bb      	ldr	r3, [r7, #8]
 8011110:	3301      	adds	r3, #1
 8011112:	d025      	beq.n	8011160 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011114:	f7fc fede 	bl	800ded4 <HAL_GetTick>
 8011118:	0002      	movs	r2, r0
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	1ad3      	subs	r3, r2, r3
 801111e:	68ba      	ldr	r2, [r7, #8]
 8011120:	429a      	cmp	r2, r3
 8011122:	d302      	bcc.n	801112a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8011124:	68bb      	ldr	r3, [r7, #8]
 8011126:	2b00      	cmp	r3, #0
 8011128:	d11a      	bne.n	8011160 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	681b      	ldr	r3, [r3, #0]
 801112e:	699b      	ldr	r3, [r3, #24]
 8011130:	2202      	movs	r2, #2
 8011132:	4013      	ands	r3, r2
 8011134:	2b02      	cmp	r3, #2
 8011136:	d013      	beq.n	8011160 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8011138:	68fb      	ldr	r3, [r7, #12]
 801113a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801113c:	2220      	movs	r2, #32
 801113e:	431a      	orrs	r2, r3
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8011144:	68fb      	ldr	r3, [r7, #12]
 8011146:	2241      	movs	r2, #65	@ 0x41
 8011148:	2120      	movs	r1, #32
 801114a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 801114c:	68fb      	ldr	r3, [r7, #12]
 801114e:	2242      	movs	r2, #66	@ 0x42
 8011150:	2100      	movs	r1, #0
 8011152:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8011154:	68fb      	ldr	r3, [r7, #12]
 8011156:	2240      	movs	r2, #64	@ 0x40
 8011158:	2100      	movs	r1, #0
 801115a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 801115c:	2301      	movs	r3, #1
 801115e:	e007      	b.n	8011170 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8011160:	68fb      	ldr	r3, [r7, #12]
 8011162:	681b      	ldr	r3, [r3, #0]
 8011164:	699b      	ldr	r3, [r3, #24]
 8011166:	2202      	movs	r2, #2
 8011168:	4013      	ands	r3, r2
 801116a:	2b02      	cmp	r3, #2
 801116c:	d1c5      	bne.n	80110fa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 801116e:	2300      	movs	r3, #0
}
 8011170:	0018      	movs	r0, r3
 8011172:	46bd      	mov	sp, r7
 8011174:	b004      	add	sp, #16
 8011176:	bd80      	pop	{r7, pc}

08011178 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8011178:	b580      	push	{r7, lr}
 801117a:	b084      	sub	sp, #16
 801117c:	af00      	add	r7, sp, #0
 801117e:	60f8      	str	r0, [r7, #12]
 8011180:	60b9      	str	r1, [r7, #8]
 8011182:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8011184:	e02f      	b.n	80111e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8011186:	687a      	ldr	r2, [r7, #4]
 8011188:	68b9      	ldr	r1, [r7, #8]
 801118a:	68fb      	ldr	r3, [r7, #12]
 801118c:	0018      	movs	r0, r3
 801118e:	f000 f837 	bl	8011200 <I2C_IsErrorOccurred>
 8011192:	1e03      	subs	r3, r0, #0
 8011194:	d001      	beq.n	801119a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8011196:	2301      	movs	r3, #1
 8011198:	e02d      	b.n	80111f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801119a:	f7fc fe9b 	bl	800ded4 <HAL_GetTick>
 801119e:	0002      	movs	r2, r0
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	1ad3      	subs	r3, r2, r3
 80111a4:	68ba      	ldr	r2, [r7, #8]
 80111a6:	429a      	cmp	r2, r3
 80111a8:	d302      	bcc.n	80111b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80111aa:	68bb      	ldr	r3, [r7, #8]
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	d11a      	bne.n	80111e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80111b0:	68fb      	ldr	r3, [r7, #12]
 80111b2:	681b      	ldr	r3, [r3, #0]
 80111b4:	699b      	ldr	r3, [r3, #24]
 80111b6:	2220      	movs	r2, #32
 80111b8:	4013      	ands	r3, r2
 80111ba:	2b20      	cmp	r3, #32
 80111bc:	d013      	beq.n	80111e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80111be:	68fb      	ldr	r3, [r7, #12]
 80111c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80111c2:	2220      	movs	r2, #32
 80111c4:	431a      	orrs	r2, r3
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80111ca:	68fb      	ldr	r3, [r7, #12]
 80111cc:	2241      	movs	r2, #65	@ 0x41
 80111ce:	2120      	movs	r1, #32
 80111d0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	2242      	movs	r2, #66	@ 0x42
 80111d6:	2100      	movs	r1, #0
 80111d8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80111da:	68fb      	ldr	r3, [r7, #12]
 80111dc:	2240      	movs	r2, #64	@ 0x40
 80111de:	2100      	movs	r1, #0
 80111e0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80111e2:	2301      	movs	r3, #1
 80111e4:	e007      	b.n	80111f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	681b      	ldr	r3, [r3, #0]
 80111ea:	699b      	ldr	r3, [r3, #24]
 80111ec:	2220      	movs	r2, #32
 80111ee:	4013      	ands	r3, r2
 80111f0:	2b20      	cmp	r3, #32
 80111f2:	d1c8      	bne.n	8011186 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80111f4:	2300      	movs	r3, #0
}
 80111f6:	0018      	movs	r0, r3
 80111f8:	46bd      	mov	sp, r7
 80111fa:	b004      	add	sp, #16
 80111fc:	bd80      	pop	{r7, pc}
	...

08011200 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8011200:	b580      	push	{r7, lr}
 8011202:	b08a      	sub	sp, #40	@ 0x28
 8011204:	af00      	add	r7, sp, #0
 8011206:	60f8      	str	r0, [r7, #12]
 8011208:	60b9      	str	r1, [r7, #8]
 801120a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801120c:	2327      	movs	r3, #39	@ 0x27
 801120e:	18fb      	adds	r3, r7, r3
 8011210:	2200      	movs	r2, #0
 8011212:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8011214:	68fb      	ldr	r3, [r7, #12]
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	699b      	ldr	r3, [r3, #24]
 801121a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 801121c:	2300      	movs	r3, #0
 801121e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8011224:	69bb      	ldr	r3, [r7, #24]
 8011226:	2210      	movs	r2, #16
 8011228:	4013      	ands	r3, r2
 801122a:	d100      	bne.n	801122e <I2C_IsErrorOccurred+0x2e>
 801122c:	e079      	b.n	8011322 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801122e:	68fb      	ldr	r3, [r7, #12]
 8011230:	681b      	ldr	r3, [r3, #0]
 8011232:	2210      	movs	r2, #16
 8011234:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8011236:	e057      	b.n	80112e8 <I2C_IsErrorOccurred+0xe8>
 8011238:	2227      	movs	r2, #39	@ 0x27
 801123a:	18bb      	adds	r3, r7, r2
 801123c:	18ba      	adds	r2, r7, r2
 801123e:	7812      	ldrb	r2, [r2, #0]
 8011240:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8011242:	68bb      	ldr	r3, [r7, #8]
 8011244:	3301      	adds	r3, #1
 8011246:	d04f      	beq.n	80112e8 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8011248:	f7fc fe44 	bl	800ded4 <HAL_GetTick>
 801124c:	0002      	movs	r2, r0
 801124e:	69fb      	ldr	r3, [r7, #28]
 8011250:	1ad3      	subs	r3, r2, r3
 8011252:	68ba      	ldr	r2, [r7, #8]
 8011254:	429a      	cmp	r2, r3
 8011256:	d302      	bcc.n	801125e <I2C_IsErrorOccurred+0x5e>
 8011258:	68bb      	ldr	r3, [r7, #8]
 801125a:	2b00      	cmp	r3, #0
 801125c:	d144      	bne.n	80112e8 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 801125e:	68fb      	ldr	r3, [r7, #12]
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	685a      	ldr	r2, [r3, #4]
 8011264:	2380      	movs	r3, #128	@ 0x80
 8011266:	01db      	lsls	r3, r3, #7
 8011268:	4013      	ands	r3, r2
 801126a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 801126c:	2013      	movs	r0, #19
 801126e:	183b      	adds	r3, r7, r0
 8011270:	68fa      	ldr	r2, [r7, #12]
 8011272:	2142      	movs	r1, #66	@ 0x42
 8011274:	5c52      	ldrb	r2, [r2, r1]
 8011276:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8011278:	68fb      	ldr	r3, [r7, #12]
 801127a:	681b      	ldr	r3, [r3, #0]
 801127c:	699a      	ldr	r2, [r3, #24]
 801127e:	2380      	movs	r3, #128	@ 0x80
 8011280:	021b      	lsls	r3, r3, #8
 8011282:	401a      	ands	r2, r3
 8011284:	2380      	movs	r3, #128	@ 0x80
 8011286:	021b      	lsls	r3, r3, #8
 8011288:	429a      	cmp	r2, r3
 801128a:	d126      	bne.n	80112da <I2C_IsErrorOccurred+0xda>
 801128c:	697a      	ldr	r2, [r7, #20]
 801128e:	2380      	movs	r3, #128	@ 0x80
 8011290:	01db      	lsls	r3, r3, #7
 8011292:	429a      	cmp	r2, r3
 8011294:	d021      	beq.n	80112da <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8011296:	183b      	adds	r3, r7, r0
 8011298:	781b      	ldrb	r3, [r3, #0]
 801129a:	2b20      	cmp	r3, #32
 801129c:	d01d      	beq.n	80112da <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 801129e:	68fb      	ldr	r3, [r7, #12]
 80112a0:	681b      	ldr	r3, [r3, #0]
 80112a2:	685a      	ldr	r2, [r3, #4]
 80112a4:	68fb      	ldr	r3, [r7, #12]
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	2180      	movs	r1, #128	@ 0x80
 80112aa:	01c9      	lsls	r1, r1, #7
 80112ac:	430a      	orrs	r2, r1
 80112ae:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80112b0:	f7fc fe10 	bl	800ded4 <HAL_GetTick>
 80112b4:	0003      	movs	r3, r0
 80112b6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80112b8:	e00f      	b.n	80112da <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80112ba:	f7fc fe0b 	bl	800ded4 <HAL_GetTick>
 80112be:	0002      	movs	r2, r0
 80112c0:	69fb      	ldr	r3, [r7, #28]
 80112c2:	1ad3      	subs	r3, r2, r3
 80112c4:	2b19      	cmp	r3, #25
 80112c6:	d908      	bls.n	80112da <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80112c8:	6a3b      	ldr	r3, [r7, #32]
 80112ca:	2220      	movs	r2, #32
 80112cc:	4313      	orrs	r3, r2
 80112ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80112d0:	2327      	movs	r3, #39	@ 0x27
 80112d2:	18fb      	adds	r3, r7, r3
 80112d4:	2201      	movs	r2, #1
 80112d6:	701a      	strb	r2, [r3, #0]

              break;
 80112d8:	e006      	b.n	80112e8 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80112da:	68fb      	ldr	r3, [r7, #12]
 80112dc:	681b      	ldr	r3, [r3, #0]
 80112de:	699b      	ldr	r3, [r3, #24]
 80112e0:	2220      	movs	r2, #32
 80112e2:	4013      	ands	r3, r2
 80112e4:	2b20      	cmp	r3, #32
 80112e6:	d1e8      	bne.n	80112ba <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80112e8:	68fb      	ldr	r3, [r7, #12]
 80112ea:	681b      	ldr	r3, [r3, #0]
 80112ec:	699b      	ldr	r3, [r3, #24]
 80112ee:	2220      	movs	r2, #32
 80112f0:	4013      	ands	r3, r2
 80112f2:	2b20      	cmp	r3, #32
 80112f4:	d004      	beq.n	8011300 <I2C_IsErrorOccurred+0x100>
 80112f6:	2327      	movs	r3, #39	@ 0x27
 80112f8:	18fb      	adds	r3, r7, r3
 80112fa:	781b      	ldrb	r3, [r3, #0]
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	d09b      	beq.n	8011238 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8011300:	2327      	movs	r3, #39	@ 0x27
 8011302:	18fb      	adds	r3, r7, r3
 8011304:	781b      	ldrb	r3, [r3, #0]
 8011306:	2b00      	cmp	r3, #0
 8011308:	d103      	bne.n	8011312 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 801130a:	68fb      	ldr	r3, [r7, #12]
 801130c:	681b      	ldr	r3, [r3, #0]
 801130e:	2220      	movs	r2, #32
 8011310:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8011312:	6a3b      	ldr	r3, [r7, #32]
 8011314:	2204      	movs	r2, #4
 8011316:	4313      	orrs	r3, r2
 8011318:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 801131a:	2327      	movs	r3, #39	@ 0x27
 801131c:	18fb      	adds	r3, r7, r3
 801131e:	2201      	movs	r2, #1
 8011320:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8011322:	68fb      	ldr	r3, [r7, #12]
 8011324:	681b      	ldr	r3, [r3, #0]
 8011326:	699b      	ldr	r3, [r3, #24]
 8011328:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 801132a:	69ba      	ldr	r2, [r7, #24]
 801132c:	2380      	movs	r3, #128	@ 0x80
 801132e:	005b      	lsls	r3, r3, #1
 8011330:	4013      	ands	r3, r2
 8011332:	d00c      	beq.n	801134e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8011334:	6a3b      	ldr	r3, [r7, #32]
 8011336:	2201      	movs	r2, #1
 8011338:	4313      	orrs	r3, r2
 801133a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 801133c:	68fb      	ldr	r3, [r7, #12]
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	2280      	movs	r2, #128	@ 0x80
 8011342:	0052      	lsls	r2, r2, #1
 8011344:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8011346:	2327      	movs	r3, #39	@ 0x27
 8011348:	18fb      	adds	r3, r7, r3
 801134a:	2201      	movs	r2, #1
 801134c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 801134e:	69ba      	ldr	r2, [r7, #24]
 8011350:	2380      	movs	r3, #128	@ 0x80
 8011352:	00db      	lsls	r3, r3, #3
 8011354:	4013      	ands	r3, r2
 8011356:	d00c      	beq.n	8011372 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8011358:	6a3b      	ldr	r3, [r7, #32]
 801135a:	2208      	movs	r2, #8
 801135c:	4313      	orrs	r3, r2
 801135e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	681b      	ldr	r3, [r3, #0]
 8011364:	2280      	movs	r2, #128	@ 0x80
 8011366:	00d2      	lsls	r2, r2, #3
 8011368:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 801136a:	2327      	movs	r3, #39	@ 0x27
 801136c:	18fb      	adds	r3, r7, r3
 801136e:	2201      	movs	r2, #1
 8011370:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8011372:	69ba      	ldr	r2, [r7, #24]
 8011374:	2380      	movs	r3, #128	@ 0x80
 8011376:	009b      	lsls	r3, r3, #2
 8011378:	4013      	ands	r3, r2
 801137a:	d00c      	beq.n	8011396 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 801137c:	6a3b      	ldr	r3, [r7, #32]
 801137e:	2202      	movs	r2, #2
 8011380:	4313      	orrs	r3, r2
 8011382:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8011384:	68fb      	ldr	r3, [r7, #12]
 8011386:	681b      	ldr	r3, [r3, #0]
 8011388:	2280      	movs	r2, #128	@ 0x80
 801138a:	0092      	lsls	r2, r2, #2
 801138c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 801138e:	2327      	movs	r3, #39	@ 0x27
 8011390:	18fb      	adds	r3, r7, r3
 8011392:	2201      	movs	r2, #1
 8011394:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8011396:	2327      	movs	r3, #39	@ 0x27
 8011398:	18fb      	adds	r3, r7, r3
 801139a:	781b      	ldrb	r3, [r3, #0]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d01d      	beq.n	80113dc <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80113a0:	68fb      	ldr	r3, [r7, #12]
 80113a2:	0018      	movs	r0, r3
 80113a4:	f7ff fe28 	bl	8010ff8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	681b      	ldr	r3, [r3, #0]
 80113ac:	685a      	ldr	r2, [r3, #4]
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	681b      	ldr	r3, [r3, #0]
 80113b2:	490e      	ldr	r1, [pc, #56]	@ (80113ec <I2C_IsErrorOccurred+0x1ec>)
 80113b4:	400a      	ands	r2, r1
 80113b6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80113b8:	68fb      	ldr	r3, [r7, #12]
 80113ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80113bc:	6a3b      	ldr	r3, [r7, #32]
 80113be:	431a      	orrs	r2, r3
 80113c0:	68fb      	ldr	r3, [r7, #12]
 80113c2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	2241      	movs	r2, #65	@ 0x41
 80113c8:	2120      	movs	r1, #32
 80113ca:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80113cc:	68fb      	ldr	r3, [r7, #12]
 80113ce:	2242      	movs	r2, #66	@ 0x42
 80113d0:	2100      	movs	r1, #0
 80113d2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	2240      	movs	r2, #64	@ 0x40
 80113d8:	2100      	movs	r1, #0
 80113da:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80113dc:	2327      	movs	r3, #39	@ 0x27
 80113de:	18fb      	adds	r3, r7, r3
 80113e0:	781b      	ldrb	r3, [r3, #0]
}
 80113e2:	0018      	movs	r0, r3
 80113e4:	46bd      	mov	sp, r7
 80113e6:	b00a      	add	sp, #40	@ 0x28
 80113e8:	bd80      	pop	{r7, pc}
 80113ea:	46c0      	nop			@ (mov r8, r8)
 80113ec:	fe00e800 	.word	0xfe00e800

080113f0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80113f0:	b590      	push	{r4, r7, lr}
 80113f2:	b087      	sub	sp, #28
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	60f8      	str	r0, [r7, #12]
 80113f8:	0008      	movs	r0, r1
 80113fa:	0011      	movs	r1, r2
 80113fc:	607b      	str	r3, [r7, #4]
 80113fe:	240a      	movs	r4, #10
 8011400:	193b      	adds	r3, r7, r4
 8011402:	1c02      	adds	r2, r0, #0
 8011404:	801a      	strh	r2, [r3, #0]
 8011406:	2009      	movs	r0, #9
 8011408:	183b      	adds	r3, r7, r0
 801140a:	1c0a      	adds	r2, r1, #0
 801140c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801140e:	193b      	adds	r3, r7, r4
 8011410:	881b      	ldrh	r3, [r3, #0]
 8011412:	059b      	lsls	r3, r3, #22
 8011414:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8011416:	183b      	adds	r3, r7, r0
 8011418:	781b      	ldrb	r3, [r3, #0]
 801141a:	0419      	lsls	r1, r3, #16
 801141c:	23ff      	movs	r3, #255	@ 0xff
 801141e:	041b      	lsls	r3, r3, #16
 8011420:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8011422:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8011428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801142a:	4313      	orrs	r3, r2
 801142c:	005b      	lsls	r3, r3, #1
 801142e:	085b      	lsrs	r3, r3, #1
 8011430:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8011432:	68fb      	ldr	r3, [r7, #12]
 8011434:	681b      	ldr	r3, [r3, #0]
 8011436:	685b      	ldr	r3, [r3, #4]
 8011438:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801143a:	0d51      	lsrs	r1, r2, #21
 801143c:	2280      	movs	r2, #128	@ 0x80
 801143e:	00d2      	lsls	r2, r2, #3
 8011440:	400a      	ands	r2, r1
 8011442:	4907      	ldr	r1, [pc, #28]	@ (8011460 <I2C_TransferConfig+0x70>)
 8011444:	430a      	orrs	r2, r1
 8011446:	43d2      	mvns	r2, r2
 8011448:	401a      	ands	r2, r3
 801144a:	0011      	movs	r1, r2
 801144c:	68fb      	ldr	r3, [r7, #12]
 801144e:	681b      	ldr	r3, [r3, #0]
 8011450:	697a      	ldr	r2, [r7, #20]
 8011452:	430a      	orrs	r2, r1
 8011454:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8011456:	46c0      	nop			@ (mov r8, r8)
 8011458:	46bd      	mov	sp, r7
 801145a:	b007      	add	sp, #28
 801145c:	bd90      	pop	{r4, r7, pc}
 801145e:	46c0      	nop			@ (mov r8, r8)
 8011460:	03ff63ff 	.word	0x03ff63ff

08011464 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8011464:	b580      	push	{r7, lr}
 8011466:	b082      	sub	sp, #8
 8011468:	af00      	add	r7, sp, #0
 801146a:	6078      	str	r0, [r7, #4]
 801146c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	2241      	movs	r2, #65	@ 0x41
 8011472:	5c9b      	ldrb	r3, [r3, r2]
 8011474:	b2db      	uxtb	r3, r3
 8011476:	2b20      	cmp	r3, #32
 8011478:	d138      	bne.n	80114ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	2240      	movs	r2, #64	@ 0x40
 801147e:	5c9b      	ldrb	r3, [r3, r2]
 8011480:	2b01      	cmp	r3, #1
 8011482:	d101      	bne.n	8011488 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8011484:	2302      	movs	r3, #2
 8011486:	e032      	b.n	80114ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	2240      	movs	r2, #64	@ 0x40
 801148c:	2101      	movs	r1, #1
 801148e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	2241      	movs	r2, #65	@ 0x41
 8011494:	2124      	movs	r1, #36	@ 0x24
 8011496:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	681a      	ldr	r2, [r3, #0]
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	2101      	movs	r1, #1
 80114a4:	438a      	bics	r2, r1
 80114a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	681a      	ldr	r2, [r3, #0]
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	681b      	ldr	r3, [r3, #0]
 80114b2:	4911      	ldr	r1, [pc, #68]	@ (80114f8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80114b4:	400a      	ands	r2, r1
 80114b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	6819      	ldr	r1, [r3, #0]
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	683a      	ldr	r2, [r7, #0]
 80114c4:	430a      	orrs	r2, r1
 80114c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	681a      	ldr	r2, [r3, #0]
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	2101      	movs	r1, #1
 80114d4:	430a      	orrs	r2, r1
 80114d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	2241      	movs	r2, #65	@ 0x41
 80114dc:	2120      	movs	r1, #32
 80114de:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	2240      	movs	r2, #64	@ 0x40
 80114e4:	2100      	movs	r1, #0
 80114e6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80114e8:	2300      	movs	r3, #0
 80114ea:	e000      	b.n	80114ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80114ec:	2302      	movs	r3, #2
  }
}
 80114ee:	0018      	movs	r0, r3
 80114f0:	46bd      	mov	sp, r7
 80114f2:	b002      	add	sp, #8
 80114f4:	bd80      	pop	{r7, pc}
 80114f6:	46c0      	nop			@ (mov r8, r8)
 80114f8:	ffffefff 	.word	0xffffefff

080114fc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80114fc:	b580      	push	{r7, lr}
 80114fe:	b084      	sub	sp, #16
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]
 8011504:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	2241      	movs	r2, #65	@ 0x41
 801150a:	5c9b      	ldrb	r3, [r3, r2]
 801150c:	b2db      	uxtb	r3, r3
 801150e:	2b20      	cmp	r3, #32
 8011510:	d139      	bne.n	8011586 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	2240      	movs	r2, #64	@ 0x40
 8011516:	5c9b      	ldrb	r3, [r3, r2]
 8011518:	2b01      	cmp	r3, #1
 801151a:	d101      	bne.n	8011520 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 801151c:	2302      	movs	r3, #2
 801151e:	e033      	b.n	8011588 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	2240      	movs	r2, #64	@ 0x40
 8011524:	2101      	movs	r1, #1
 8011526:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	2241      	movs	r2, #65	@ 0x41
 801152c:	2124      	movs	r1, #36	@ 0x24
 801152e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	681a      	ldr	r2, [r3, #0]
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	2101      	movs	r1, #1
 801153c:	438a      	bics	r2, r1
 801153e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	681b      	ldr	r3, [r3, #0]
 8011544:	681b      	ldr	r3, [r3, #0]
 8011546:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	4a11      	ldr	r2, [pc, #68]	@ (8011590 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 801154c:	4013      	ands	r3, r2
 801154e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8011550:	683b      	ldr	r3, [r7, #0]
 8011552:	021b      	lsls	r3, r3, #8
 8011554:	68fa      	ldr	r2, [r7, #12]
 8011556:	4313      	orrs	r3, r2
 8011558:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	681b      	ldr	r3, [r3, #0]
 801155e:	68fa      	ldr	r2, [r7, #12]
 8011560:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	681b      	ldr	r3, [r3, #0]
 8011566:	681a      	ldr	r2, [r3, #0]
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	681b      	ldr	r3, [r3, #0]
 801156c:	2101      	movs	r1, #1
 801156e:	430a      	orrs	r2, r1
 8011570:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	2241      	movs	r2, #65	@ 0x41
 8011576:	2120      	movs	r1, #32
 8011578:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	2240      	movs	r2, #64	@ 0x40
 801157e:	2100      	movs	r1, #0
 8011580:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8011582:	2300      	movs	r3, #0
 8011584:	e000      	b.n	8011588 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8011586:	2302      	movs	r3, #2
  }
}
 8011588:	0018      	movs	r0, r3
 801158a:	46bd      	mov	sp, r7
 801158c:	b004      	add	sp, #16
 801158e:	bd80      	pop	{r7, pc}
 8011590:	fffff0ff 	.word	0xfffff0ff

08011594 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8011594:	b580      	push	{r7, lr}
 8011596:	b084      	sub	sp, #16
 8011598:	af00      	add	r7, sp, #0
 801159a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d101      	bne.n	80115a6 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 80115a2:	2301      	movs	r3, #1
 80115a4:	e137      	b.n	8011816 <HAL_LPTIM_Init+0x282>
  }
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	2252      	movs	r2, #82	@ 0x52
 80115aa:	5c9b      	ldrb	r3, [r3, r2]
 80115ac:	b2db      	uxtb	r3, r3
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d107      	bne.n	80115c2 <HAL_LPTIM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	2251      	movs	r2, #81	@ 0x51
 80115b6:	2100      	movs	r1, #0
 80115b8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	0018      	movs	r0, r3
 80115be:	f7f3 fa67 	bl	8004a90 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	2252      	movs	r2, #82	@ 0x52
 80115c6:	2102      	movs	r1, #2
 80115c8:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	681b      	ldr	r3, [r3, #0]
 80115ce:	691a      	ldr	r2, [r3, #16]
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	2101      	movs	r1, #1
 80115d6:	430a      	orrs	r2, r1
 80115d8:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 80115da:	687b      	ldr	r3, [r7, #4]
 80115dc:	681b      	ldr	r3, [r3, #0]
 80115de:	2280      	movs	r2, #128	@ 0x80
 80115e0:	0052      	lsls	r2, r2, #1
 80115e2:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	687a      	ldr	r2, [r7, #4]
 80115ea:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80115ec:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 80115ee:	2380      	movs	r3, #128	@ 0x80
 80115f0:	005a      	lsls	r2, r3, #1
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	0011      	movs	r1, r2
 80115f6:	0018      	movs	r0, r3
 80115f8:	f001 f82c 	bl	8012654 <LPTIM_WaitForFlag>
 80115fc:	0003      	movs	r3, r0
 80115fe:	2b03      	cmp	r3, #3
 8011600:	d101      	bne.n	8011606 <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 8011602:	2303      	movs	r3, #3
 8011604:	e107      	b.n	8011816 <HAL_LPTIM_Init+0x282>
  }


  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	2210      	movs	r2, #16
 801160c:	605a      	str	r2, [r3, #4]

  /* Set LPTIM Period */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, hlptim->Init.Period);
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	681b      	ldr	r3, [r3, #0]
 8011612:	687a      	ldr	r2, [r7, #4]
 8011614:	6a12      	ldr	r2, [r2, #32]
 8011616:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	2110      	movs	r1, #16
 801161c:	0018      	movs	r0, r3
 801161e:	f001 f819 	bl	8012654 <LPTIM_WaitForFlag>
 8011622:	0003      	movs	r3, r0
 8011624:	2b03      	cmp	r3, #3
 8011626:	d101      	bne.n	801162c <HAL_LPTIM_Init+0x98>
  {
    return HAL_TIMEOUT;
 8011628:	2303      	movs	r3, #3
 801162a:	e0f4      	b.n	8011816 <HAL_LPTIM_Init+0x282>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	681b      	ldr	r3, [r3, #0]
 8011630:	4a7b      	ldr	r2, [pc, #492]	@ (8011820 <HAL_LPTIM_Init+0x28c>)
 8011632:	4293      	cmp	r3, r2
 8011634:	d004      	beq.n	8011640 <HAL_LPTIM_Init+0xac>
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	681b      	ldr	r3, [r3, #0]
 801163a:	4a7a      	ldr	r2, [pc, #488]	@ (8011824 <HAL_LPTIM_Init+0x290>)
 801163c:	4293      	cmp	r3, r2
 801163e:	d101      	bne.n	8011644 <HAL_LPTIM_Init+0xb0>
 8011640:	2301      	movs	r3, #1
 8011642:	e000      	b.n	8011646 <HAL_LPTIM_Init+0xb2>
 8011644:	2300      	movs	r3, #0
 8011646:	2b01      	cmp	r3, #1
 8011648:	d122      	bne.n	8011690 <HAL_LPTIM_Init+0xfc>
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	681b      	ldr	r3, [r3, #0]
 801164e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011650:	2202      	movs	r2, #2
 8011652:	4013      	ands	r3, r2
 8011654:	d14e      	bne.n	80116f4 <HAL_LPTIM_Init+0x160>
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	681b      	ldr	r3, [r3, #0]
 801165a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801165c:	2380      	movs	r3, #128	@ 0x80
 801165e:	029b      	lsls	r3, r3, #10
 8011660:	4013      	ands	r3, r2
 8011662:	d147      	bne.n	80116f4 <HAL_LPTIM_Init+0x160>
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801166a:	2202      	movs	r2, #2
 801166c:	4013      	ands	r3, r2
 801166e:	d141      	bne.n	80116f4 <HAL_LPTIM_Init+0x160>
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	681b      	ldr	r3, [r3, #0]
 8011674:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011676:	2380      	movs	r3, #128	@ 0x80
 8011678:	029b      	lsls	r3, r3, #10
 801167a:	4013      	ands	r3, r2
 801167c:	d13a      	bne.n	80116f4 <HAL_LPTIM_Init+0x160>
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	681b      	ldr	r3, [r3, #0]
 8011682:	691a      	ldr	r2, [r3, #16]
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	681b      	ldr	r3, [r3, #0]
 8011688:	2101      	movs	r1, #1
 801168a:	438a      	bics	r2, r1
 801168c:	611a      	str	r2, [r3, #16]
 801168e:	e031      	b.n	80116f4 <HAL_LPTIM_Init+0x160>
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	681b      	ldr	r3, [r3, #0]
 8011694:	4a62      	ldr	r2, [pc, #392]	@ (8011820 <HAL_LPTIM_Init+0x28c>)
 8011696:	4293      	cmp	r3, r2
 8011698:	d009      	beq.n	80116ae <HAL_LPTIM_Init+0x11a>
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	681b      	ldr	r3, [r3, #0]
 801169e:	4a62      	ldr	r2, [pc, #392]	@ (8011828 <HAL_LPTIM_Init+0x294>)
 80116a0:	4293      	cmp	r3, r2
 80116a2:	d004      	beq.n	80116ae <HAL_LPTIM_Init+0x11a>
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	4a5e      	ldr	r2, [pc, #376]	@ (8011824 <HAL_LPTIM_Init+0x290>)
 80116aa:	4293      	cmp	r3, r2
 80116ac:	d101      	bne.n	80116b2 <HAL_LPTIM_Init+0x11e>
 80116ae:	2301      	movs	r3, #1
 80116b0:	e000      	b.n	80116b4 <HAL_LPTIM_Init+0x120>
 80116b2:	2300      	movs	r3, #0
 80116b4:	2b01      	cmp	r3, #1
 80116b6:	d115      	bne.n	80116e4 <HAL_LPTIM_Init+0x150>
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80116be:	2202      	movs	r2, #2
 80116c0:	4013      	ands	r3, r2
 80116c2:	d117      	bne.n	80116f4 <HAL_LPTIM_Init+0x160>
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	681b      	ldr	r3, [r3, #0]
 80116c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80116ca:	2380      	movs	r3, #128	@ 0x80
 80116cc:	029b      	lsls	r3, r3, #10
 80116ce:	4013      	ands	r3, r2
 80116d0:	d110      	bne.n	80116f4 <HAL_LPTIM_Init+0x160>
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	681b      	ldr	r3, [r3, #0]
 80116d6:	691a      	ldr	r2, [r3, #16]
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	2101      	movs	r1, #1
 80116de:	438a      	bics	r2, r1
 80116e0:	611a      	str	r2, [r3, #16]
 80116e2:	e007      	b.n	80116f4 <HAL_LPTIM_Init+0x160>
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	691a      	ldr	r2, [r3, #16]
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	681b      	ldr	r3, [r3, #0]
 80116ee:	2101      	movs	r1, #1
 80116f0:	438a      	bics	r2, r1
 80116f2:	611a      	str	r2, [r3, #16]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	681b      	ldr	r3, [r3, #0]
 80116f8:	68db      	ldr	r3, [r3, #12]
 80116fa:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80116fc:	687b      	ldr	r3, [r7, #4]
 80116fe:	685b      	ldr	r3, [r3, #4]
 8011700:	2b01      	cmp	r3, #1
 8011702:	d005      	beq.n	8011710 <HAL_LPTIM_Init+0x17c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011708:	2380      	movs	r3, #128	@ 0x80
 801170a:	041b      	lsls	r3, r3, #16
 801170c:	429a      	cmp	r2, r3
 801170e:	d103      	bne.n	8011718 <HAL_LPTIM_Init+0x184>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8011710:	68fb      	ldr	r3, [r7, #12]
 8011712:	221e      	movs	r2, #30
 8011714:	4393      	bics	r3, r2
 8011716:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	695b      	ldr	r3, [r3, #20]
 801171c:	4a43      	ldr	r2, [pc, #268]	@ (801182c <HAL_LPTIM_Init+0x298>)
 801171e:	4293      	cmp	r3, r2
 8011720:	d003      	beq.n	801172a <HAL_LPTIM_Init+0x196>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8011722:	68fb      	ldr	r3, [r7, #12]
 8011724:	4a42      	ldr	r2, [pc, #264]	@ (8011830 <HAL_LPTIM_Init+0x29c>)
 8011726:	4013      	ands	r3, r2
 8011728:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 801172a:	68fb      	ldr	r3, [r7, #12]
 801172c:	4a41      	ldr	r2, [pc, #260]	@ (8011834 <HAL_LPTIM_Init+0x2a0>)
 801172e:	4013      	ands	r3, r2
 8011730:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 801173a:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.Clock.Prescaler |
 8011740:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8011746:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8011748:	68fa      	ldr	r2, [r7, #12]
 801174a:	4313      	orrs	r3, r2
 801174c:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	685b      	ldr	r3, [r3, #4]
 8011752:	2b00      	cmp	r3, #0
 8011754:	d107      	bne.n	8011766 <HAL_LPTIM_Init+0x1d2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 801175e:	4313      	orrs	r3, r2
 8011760:	68fa      	ldr	r2, [r7, #12]
 8011762:	4313      	orrs	r3, r2
 8011764:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	685b      	ldr	r3, [r3, #4]
 801176a:	2b01      	cmp	r3, #1
 801176c:	d005      	beq.n	801177a <HAL_LPTIM_Init+0x1e6>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011772:	2380      	movs	r3, #128	@ 0x80
 8011774:	041b      	lsls	r3, r3, #16
 8011776:	429a      	cmp	r2, r3
 8011778:	d107      	bne.n	801178a <HAL_LPTIM_Init+0x1f6>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8011782:	4313      	orrs	r3, r2
 8011784:	68fa      	ldr	r2, [r7, #12]
 8011786:	4313      	orrs	r3, r2
 8011788:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	695b      	ldr	r3, [r3, #20]
 801178e:	4a27      	ldr	r2, [pc, #156]	@ (801182c <HAL_LPTIM_Init+0x298>)
 8011790:	4293      	cmp	r3, r2
 8011792:	d00a      	beq.n	80117aa <HAL_LPTIM_Init+0x216>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 801179c:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 80117a2:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80117a4:	68fa      	ldr	r2, [r7, #12]
 80117a6:	4313      	orrs	r3, r2
 80117a8:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	681b      	ldr	r3, [r3, #0]
 80117ae:	68fa      	ldr	r2, [r7, #12]
 80117b0:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
#if defined(LPTIM3)
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM3))
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	681b      	ldr	r3, [r3, #0]
 80117b6:	4a1a      	ldr	r2, [pc, #104]	@ (8011820 <HAL_LPTIM_Init+0x28c>)
 80117b8:	4293      	cmp	r3, r2
 80117ba:	d004      	beq.n	80117c6 <HAL_LPTIM_Init+0x232>
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	4a18      	ldr	r2, [pc, #96]	@ (8011824 <HAL_LPTIM_Init+0x290>)
 80117c2:	4293      	cmp	r3, r2
 80117c4:	d108      	bne.n	80117d8 <HAL_LPTIM_Init+0x244>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	681b      	ldr	r3, [r3, #0]
 80117d2:	430a      	orrs	r2, r1
 80117d4:	625a      	str	r2, [r3, #36]	@ 0x24
 80117d6:	e009      	b.n	80117ec <HAL_LPTIM_Init+0x258>
  }
  else
  {
    if (hlptim->Instance == LPTIM2)
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	4a12      	ldr	r2, [pc, #72]	@ (8011828 <HAL_LPTIM_Init+0x294>)
 80117de:	4293      	cmp	r3, r2
 80117e0:	d104      	bne.n	80117ec <HAL_LPTIM_Init+0x258>
    {
      /* Check LPTIM Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	687a      	ldr	r2, [r7, #4]
 80117e8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80117ea:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Initialize the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_READY);
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	2253      	movs	r2, #83	@ 0x53
 80117f0:	2101      	movs	r1, #1
 80117f2:	5499      	strb	r1, [r3, r2]
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	2254      	movs	r2, #84	@ 0x54
 80117f8:	2101      	movs	r1, #1
 80117fa:	5499      	strb	r1, [r3, r2]
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	2255      	movs	r2, #85	@ 0x55
 8011800:	2101      	movs	r1, #1
 8011802:	5499      	strb	r1, [r3, r2]
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	2256      	movs	r2, #86	@ 0x56
 8011808:	2101      	movs	r1, #1
 801180a:	5499      	strb	r1, [r3, r2]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	2252      	movs	r2, #82	@ 0x52
 8011810:	2101      	movs	r1, #1
 8011812:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8011814:	2300      	movs	r3, #0
}
 8011816:	0018      	movs	r0, r3
 8011818:	46bd      	mov	sp, r7
 801181a:	b004      	add	sp, #16
 801181c:	bd80      	pop	{r7, pc}
 801181e:	46c0      	nop			@ (mov r8, r8)
 8011820:	40007c00 	.word	0x40007c00
 8011824:	40009000 	.word	0x40009000
 8011828:	40009400 	.word	0x40009400
 801182c:	0000ffff 	.word	0x0000ffff
 8011830:	ffff1f3f 	.word	0xffff1f3f
 8011834:	ff39f1fe 	.word	0xff39f1fe

08011838 <HAL_LPTIM_DeInit>:
  * @brief  DeInitialize the LPTIM peripheral.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_DeInit(LPTIM_HandleTypeDef *hlptim)
{
 8011838:	b580      	push	{r7, lr}
 801183a:	b082      	sub	sp, #8
 801183c:	af00      	add	r7, sp, #0
 801183e:	6078      	str	r0, [r7, #4]
  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	2b00      	cmp	r3, #0
 8011844:	d101      	bne.n	801184a <HAL_LPTIM_DeInit+0x12>
  {
    return HAL_ERROR;
 8011846:	2301      	movs	r3, #1
 8011848:	e135      	b.n	8011ab6 <HAL_LPTIM_DeInit+0x27e>
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	2252      	movs	r2, #82	@ 0x52
 801184e:	2102      	movs	r1, #2
 8011850:	5499      	strb	r1, [r3, r2]

  __HAL_LPTIM_ENABLE(hlptim);
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	681b      	ldr	r3, [r3, #0]
 8011856:	691a      	ldr	r2, [r3, #16]
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	2101      	movs	r1, #1
 801185e:	430a      	orrs	r2, r1
 8011860:	611a      	str	r2, [r3, #16]
  if (IS_LPTIM_CC2_INSTANCE(hlptim->Instance))
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	4a96      	ldr	r2, [pc, #600]	@ (8011ac0 <HAL_LPTIM_DeInit+0x288>)
 8011868:	4293      	cmp	r3, r2
 801186a:	d009      	beq.n	8011880 <HAL_LPTIM_DeInit+0x48>
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	4a94      	ldr	r2, [pc, #592]	@ (8011ac4 <HAL_LPTIM_DeInit+0x28c>)
 8011872:	4293      	cmp	r3, r2
 8011874:	d004      	beq.n	8011880 <HAL_LPTIM_DeInit+0x48>
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	681b      	ldr	r3, [r3, #0]
 801187a:	4a93      	ldr	r2, [pc, #588]	@ (8011ac8 <HAL_LPTIM_DeInit+0x290>)
 801187c:	4293      	cmp	r3, r2
 801187e:	d103      	bne.n	8011888 <HAL_LPTIM_DeInit+0x50>
  {
    hlptim->Instance->CCMR1 = 0;
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	2200      	movs	r2, #0
 8011886:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	681b      	ldr	r3, [r3, #0]
 801188c:	2208      	movs	r2, #8
 801188e:	605a      	str	r2, [r3, #4]

  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_1, 0);
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	681b      	ldr	r3, [r3, #0]
 8011894:	2200      	movs	r2, #0
 8011896:	615a      	str	r2, [r3, #20]
  /* Wait for the completion of the write operation to the LPTIM_CCR1 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP1OK) == HAL_TIMEOUT)
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	2108      	movs	r1, #8
 801189c:	0018      	movs	r0, r3
 801189e:	f000 fed9 	bl	8012654 <LPTIM_WaitForFlag>
 80118a2:	0003      	movs	r3, r0
 80118a4:	2b03      	cmp	r3, #3
 80118a6:	d101      	bne.n	80118ac <HAL_LPTIM_DeInit+0x74>
  {
    return HAL_TIMEOUT;
 80118a8:	2303      	movs	r3, #3
 80118aa:	e104      	b.n	8011ab6 <HAL_LPTIM_DeInit+0x27e>
  }

  if (IS_LPTIM_CC2_INSTANCE(hlptim->Instance))
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	681b      	ldr	r3, [r3, #0]
 80118b0:	4a83      	ldr	r2, [pc, #524]	@ (8011ac0 <HAL_LPTIM_DeInit+0x288>)
 80118b2:	4293      	cmp	r3, r2
 80118b4:	d009      	beq.n	80118ca <HAL_LPTIM_DeInit+0x92>
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	4a82      	ldr	r2, [pc, #520]	@ (8011ac4 <HAL_LPTIM_DeInit+0x28c>)
 80118bc:	4293      	cmp	r3, r2
 80118be:	d004      	beq.n	80118ca <HAL_LPTIM_DeInit+0x92>
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	681b      	ldr	r3, [r3, #0]
 80118c4:	4a80      	ldr	r2, [pc, #512]	@ (8011ac8 <HAL_LPTIM_DeInit+0x290>)
 80118c6:	4293      	cmp	r3, r2
 80118c8:	d114      	bne.n	80118f4 <HAL_LPTIM_DeInit+0xbc>
  {
    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	681b      	ldr	r3, [r3, #0]
 80118ce:	2280      	movs	r2, #128	@ 0x80
 80118d0:	0312      	lsls	r2, r2, #12
 80118d2:	605a      	str	r2, [r3, #4]

    __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_2, 0);
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	2200      	movs	r2, #0
 80118da:	635a      	str	r2, [r3, #52]	@ 0x34
    /* Wait for the completion of the write operation to the LPTIM_CCR2 register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP2OK) == HAL_TIMEOUT)
 80118dc:	2380      	movs	r3, #128	@ 0x80
 80118de:	031a      	lsls	r2, r3, #12
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	0011      	movs	r1, r2
 80118e4:	0018      	movs	r0, r3
 80118e6:	f000 feb5 	bl	8012654 <LPTIM_WaitForFlag>
 80118ea:	0003      	movs	r3, r0
 80118ec:	2b03      	cmp	r3, #3
 80118ee:	d101      	bne.n	80118f4 <HAL_LPTIM_DeInit+0xbc>
    {
      return HAL_TIMEOUT;
 80118f0:	2303      	movs	r3, #3
 80118f2:	e0e0      	b.n	8011ab6 <HAL_LPTIM_DeInit+0x27e>
    }
  }

  if (IS_LPTIM_CC3_INSTANCE(hlptim->Instance))
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	4a71      	ldr	r2, [pc, #452]	@ (8011ac0 <HAL_LPTIM_DeInit+0x288>)
 80118fa:	4293      	cmp	r3, r2
 80118fc:	d004      	beq.n	8011908 <HAL_LPTIM_DeInit+0xd0>
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	4a71      	ldr	r2, [pc, #452]	@ (8011ac8 <HAL_LPTIM_DeInit+0x290>)
 8011904:	4293      	cmp	r3, r2
 8011906:	d118      	bne.n	801193a <HAL_LPTIM_DeInit+0x102>
  {
    hlptim->Instance->CCMR2 = 0;
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	681b      	ldr	r3, [r3, #0]
 801190c:	2200      	movs	r2, #0
 801190e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP3OK);
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	2280      	movs	r2, #128	@ 0x80
 8011916:	0352      	lsls	r2, r2, #13
 8011918:	605a      	str	r2, [r3, #4]

    __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_3, 0);
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	681b      	ldr	r3, [r3, #0]
 801191e:	2200      	movs	r2, #0
 8011920:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Wait for the completion of the write operation to the LPTIM_CCR3 register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP3OK) == HAL_TIMEOUT)
 8011922:	2380      	movs	r3, #128	@ 0x80
 8011924:	035a      	lsls	r2, r3, #13
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	0011      	movs	r1, r2
 801192a:	0018      	movs	r0, r3
 801192c:	f000 fe92 	bl	8012654 <LPTIM_WaitForFlag>
 8011930:	0003      	movs	r3, r0
 8011932:	2b03      	cmp	r3, #3
 8011934:	d101      	bne.n	801193a <HAL_LPTIM_DeInit+0x102>
    {
      return HAL_TIMEOUT;
 8011936:	2303      	movs	r3, #3
 8011938:	e0bd      	b.n	8011ab6 <HAL_LPTIM_DeInit+0x27e>
    }
  }

  if (IS_LPTIM_CC4_INSTANCE(hlptim->Instance))
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	681b      	ldr	r3, [r3, #0]
 801193e:	4a60      	ldr	r2, [pc, #384]	@ (8011ac0 <HAL_LPTIM_DeInit+0x288>)
 8011940:	4293      	cmp	r3, r2
 8011942:	d004      	beq.n	801194e <HAL_LPTIM_DeInit+0x116>
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	681b      	ldr	r3, [r3, #0]
 8011948:	4a5f      	ldr	r2, [pc, #380]	@ (8011ac8 <HAL_LPTIM_DeInit+0x290>)
 801194a:	4293      	cmp	r3, r2
 801194c:	d118      	bne.n	8011980 <HAL_LPTIM_DeInit+0x148>
  {
    hlptim->Instance->CCMR2 = 0;
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	681b      	ldr	r3, [r3, #0]
 8011952:	2200      	movs	r2, #0
 8011954:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP4OK);
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	2280      	movs	r2, #128	@ 0x80
 801195c:	0392      	lsls	r2, r2, #14
 801195e:	605a      	str	r2, [r3, #4]

    __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_4, 0);
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	2200      	movs	r2, #0
 8011966:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Wait for the completion of the write operation to the LPTIM_CCR4 register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP4OK) == HAL_TIMEOUT)
 8011968:	2380      	movs	r3, #128	@ 0x80
 801196a:	039a      	lsls	r2, r3, #14
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	0011      	movs	r1, r2
 8011970:	0018      	movs	r0, r3
 8011972:	f000 fe6f 	bl	8012654 <LPTIM_WaitForFlag>
 8011976:	0003      	movs	r3, r0
 8011978:	2b03      	cmp	r3, #3
 801197a:	d101      	bne.n	8011980 <HAL_LPTIM_DeInit+0x148>
    {
      return HAL_TIMEOUT;
 801197c:	2303      	movs	r3, #3
 801197e:	e09a      	b.n	8011ab6 <HAL_LPTIM_DeInit+0x27e>
    }
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	681b      	ldr	r3, [r3, #0]
 8011984:	2210      	movs	r2, #16
 8011986:	605a      	str	r2, [r3, #4]

  __HAL_LPTIM_AUTORELOAD_SET(hlptim, 0);
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	2200      	movs	r2, #0
 801198e:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	2110      	movs	r1, #16
 8011994:	0018      	movs	r0, r3
 8011996:	f000 fe5d 	bl	8012654 <LPTIM_WaitForFlag>
 801199a:	0003      	movs	r3, r0
 801199c:	2b03      	cmp	r3, #3
 801199e:	d101      	bne.n	80119a4 <HAL_LPTIM_DeInit+0x16c>
  {
    return HAL_TIMEOUT;
 80119a0:	2303      	movs	r3, #3
 80119a2:	e088      	b.n	8011ab6 <HAL_LPTIM_DeInit+0x27e>
  }

  /* Disable the LPTIM Peripheral Clock */
  __HAL_LPTIM_DISABLE(hlptim);
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	681b      	ldr	r3, [r3, #0]
 80119a8:	4a45      	ldr	r2, [pc, #276]	@ (8011ac0 <HAL_LPTIM_DeInit+0x288>)
 80119aa:	4293      	cmp	r3, r2
 80119ac:	d004      	beq.n	80119b8 <HAL_LPTIM_DeInit+0x180>
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	681b      	ldr	r3, [r3, #0]
 80119b2:	4a45      	ldr	r2, [pc, #276]	@ (8011ac8 <HAL_LPTIM_DeInit+0x290>)
 80119b4:	4293      	cmp	r3, r2
 80119b6:	d101      	bne.n	80119bc <HAL_LPTIM_DeInit+0x184>
 80119b8:	2301      	movs	r3, #1
 80119ba:	e000      	b.n	80119be <HAL_LPTIM_DeInit+0x186>
 80119bc:	2300      	movs	r3, #0
 80119be:	2b01      	cmp	r3, #1
 80119c0:	d122      	bne.n	8011a08 <HAL_LPTIM_DeInit+0x1d0>
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119c8:	2202      	movs	r2, #2
 80119ca:	4013      	ands	r3, r2
 80119cc:	d14e      	bne.n	8011a6c <HAL_LPTIM_DeInit+0x234>
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	681b      	ldr	r3, [r3, #0]
 80119d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119d4:	2380      	movs	r3, #128	@ 0x80
 80119d6:	029b      	lsls	r3, r3, #10
 80119d8:	4013      	ands	r3, r2
 80119da:	d147      	bne.n	8011a6c <HAL_LPTIM_DeInit+0x234>
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	681b      	ldr	r3, [r3, #0]
 80119e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80119e2:	2202      	movs	r2, #2
 80119e4:	4013      	ands	r3, r2
 80119e6:	d141      	bne.n	8011a6c <HAL_LPTIM_DeInit+0x234>
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80119ee:	2380      	movs	r3, #128	@ 0x80
 80119f0:	029b      	lsls	r3, r3, #10
 80119f2:	4013      	ands	r3, r2
 80119f4:	d13a      	bne.n	8011a6c <HAL_LPTIM_DeInit+0x234>
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	681b      	ldr	r3, [r3, #0]
 80119fa:	691a      	ldr	r2, [r3, #16]
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	2101      	movs	r1, #1
 8011a02:	438a      	bics	r2, r1
 8011a04:	611a      	str	r2, [r3, #16]
 8011a06:	e031      	b.n	8011a6c <HAL_LPTIM_DeInit+0x234>
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	681b      	ldr	r3, [r3, #0]
 8011a0c:	4a2c      	ldr	r2, [pc, #176]	@ (8011ac0 <HAL_LPTIM_DeInit+0x288>)
 8011a0e:	4293      	cmp	r3, r2
 8011a10:	d009      	beq.n	8011a26 <HAL_LPTIM_DeInit+0x1ee>
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	4a2b      	ldr	r2, [pc, #172]	@ (8011ac4 <HAL_LPTIM_DeInit+0x28c>)
 8011a18:	4293      	cmp	r3, r2
 8011a1a:	d004      	beq.n	8011a26 <HAL_LPTIM_DeInit+0x1ee>
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	4a29      	ldr	r2, [pc, #164]	@ (8011ac8 <HAL_LPTIM_DeInit+0x290>)
 8011a22:	4293      	cmp	r3, r2
 8011a24:	d101      	bne.n	8011a2a <HAL_LPTIM_DeInit+0x1f2>
 8011a26:	2301      	movs	r3, #1
 8011a28:	e000      	b.n	8011a2c <HAL_LPTIM_DeInit+0x1f4>
 8011a2a:	2300      	movs	r3, #0
 8011a2c:	2b01      	cmp	r3, #1
 8011a2e:	d115      	bne.n	8011a5c <HAL_LPTIM_DeInit+0x224>
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	681b      	ldr	r3, [r3, #0]
 8011a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a36:	2202      	movs	r2, #2
 8011a38:	4013      	ands	r3, r2
 8011a3a:	d117      	bne.n	8011a6c <HAL_LPTIM_DeInit+0x234>
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	681b      	ldr	r3, [r3, #0]
 8011a40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a42:	2380      	movs	r3, #128	@ 0x80
 8011a44:	029b      	lsls	r3, r3, #10
 8011a46:	4013      	ands	r3, r2
 8011a48:	d110      	bne.n	8011a6c <HAL_LPTIM_DeInit+0x234>
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	681b      	ldr	r3, [r3, #0]
 8011a4e:	691a      	ldr	r2, [r3, #16]
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	681b      	ldr	r3, [r3, #0]
 8011a54:	2101      	movs	r1, #1
 8011a56:	438a      	bics	r2, r1
 8011a58:	611a      	str	r2, [r3, #16]
 8011a5a:	e007      	b.n	8011a6c <HAL_LPTIM_DeInit+0x234>
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	681b      	ldr	r3, [r3, #0]
 8011a60:	691a      	ldr	r2, [r3, #16]
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	681b      	ldr	r3, [r3, #0]
 8011a66:	2101      	movs	r1, #1
 8011a68:	438a      	bics	r2, r1
 8011a6a:	611a      	str	r2, [r3, #16]

  hlptim->Instance->CFGR = 0;
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	681b      	ldr	r3, [r3, #0]
 8011a70:	2200      	movs	r2, #0
 8011a72:	60da      	str	r2, [r3, #12]
  hlptim->Instance->CFGR2 = 0;
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	681b      	ldr	r3, [r3, #0]
 8011a78:	2200      	movs	r2, #0
 8011a7a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* DeInit the low level hardware: CLOCK, NVIC.*/
  hlptim->MspDeInitCallback(hlptim);
#else
  /* DeInit the low level hardware: CLOCK, NVIC.*/
  HAL_LPTIM_MspDeInit(hlptim);
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	0018      	movs	r0, r3
 8011a80:	f7f3 f882 	bl	8004b88 <HAL_LPTIM_MspDeInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */

  /* Change the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_RESET);
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	2253      	movs	r2, #83	@ 0x53
 8011a88:	2100      	movs	r1, #0
 8011a8a:	5499      	strb	r1, [r3, r2]
 8011a8c:	687b      	ldr	r3, [r7, #4]
 8011a8e:	2254      	movs	r2, #84	@ 0x54
 8011a90:	2100      	movs	r1, #0
 8011a92:	5499      	strb	r1, [r3, r2]
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	2255      	movs	r2, #85	@ 0x55
 8011a98:	2100      	movs	r1, #0
 8011a9a:	5499      	strb	r1, [r3, r2]
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	2256      	movs	r2, #86	@ 0x56
 8011aa0:	2100      	movs	r1, #0
 8011aa2:	5499      	strb	r1, [r3, r2]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_RESET;
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	2252      	movs	r2, #82	@ 0x52
 8011aa8:	2100      	movs	r1, #0
 8011aaa:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hlptim);
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	2251      	movs	r2, #81	@ 0x51
 8011ab0:	2100      	movs	r1, #0
 8011ab2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8011ab4:	2300      	movs	r3, #0
}
 8011ab6:	0018      	movs	r0, r3
 8011ab8:	46bd      	mov	sp, r7
 8011aba:	b002      	add	sp, #8
 8011abc:	bd80      	pop	{r7, pc}
 8011abe:	46c0      	nop			@ (mov r8, r8)
 8011ac0:	40007c00 	.word	0x40007c00
 8011ac4:	40009400 	.word	0x40009400
 8011ac8:	40009000 	.word	0x40009000

08011acc <HAL_LPTIM_PWM_Start_IT>:
  *            @arg LPTIM_CHANNEL_3: LPTIM Channel 3 selected
  *            @arg LPTIM_CHANNEL_4: LPTIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Channel)
{
 8011acc:	b580      	push	{r7, lr}
 8011ace:	b082      	sub	sp, #8
 8011ad0:	af00      	add	r7, sp, #0
 8011ad2:	6078      	str	r0, [r7, #4]
 8011ad4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_CCX_INSTANCE(hlptim->Instance, Channel));

  /* Check LPTIM channel state */
  if (LPTIM_CHANNEL_STATE_GET(hlptim, Channel) != HAL_LPTIM_CHANNEL_STATE_READY)
 8011ad6:	683b      	ldr	r3, [r7, #0]
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d108      	bne.n	8011aee <HAL_LPTIM_PWM_Start_IT+0x22>
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	2253      	movs	r2, #83	@ 0x53
 8011ae0:	5c9b      	ldrb	r3, [r3, r2]
 8011ae2:	b2db      	uxtb	r3, r3
 8011ae4:	3b01      	subs	r3, #1
 8011ae6:	1e5a      	subs	r2, r3, #1
 8011ae8:	4193      	sbcs	r3, r2
 8011aea:	b2db      	uxtb	r3, r3
 8011aec:	e01f      	b.n	8011b2e <HAL_LPTIM_PWM_Start_IT+0x62>
 8011aee:	683b      	ldr	r3, [r7, #0]
 8011af0:	2b01      	cmp	r3, #1
 8011af2:	d108      	bne.n	8011b06 <HAL_LPTIM_PWM_Start_IT+0x3a>
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	2254      	movs	r2, #84	@ 0x54
 8011af8:	5c9b      	ldrb	r3, [r3, r2]
 8011afa:	b2db      	uxtb	r3, r3
 8011afc:	3b01      	subs	r3, #1
 8011afe:	1e5a      	subs	r2, r3, #1
 8011b00:	4193      	sbcs	r3, r2
 8011b02:	b2db      	uxtb	r3, r3
 8011b04:	e013      	b.n	8011b2e <HAL_LPTIM_PWM_Start_IT+0x62>
 8011b06:	683b      	ldr	r3, [r7, #0]
 8011b08:	2b02      	cmp	r3, #2
 8011b0a:	d108      	bne.n	8011b1e <HAL_LPTIM_PWM_Start_IT+0x52>
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	2255      	movs	r2, #85	@ 0x55
 8011b10:	5c9b      	ldrb	r3, [r3, r2]
 8011b12:	b2db      	uxtb	r3, r3
 8011b14:	3b01      	subs	r3, #1
 8011b16:	1e5a      	subs	r2, r3, #1
 8011b18:	4193      	sbcs	r3, r2
 8011b1a:	b2db      	uxtb	r3, r3
 8011b1c:	e007      	b.n	8011b2e <HAL_LPTIM_PWM_Start_IT+0x62>
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	2256      	movs	r2, #86	@ 0x56
 8011b22:	5c9b      	ldrb	r3, [r3, r2]
 8011b24:	b2db      	uxtb	r3, r3
 8011b26:	3b01      	subs	r3, #1
 8011b28:	1e5a      	subs	r2, r3, #1
 8011b2a:	4193      	sbcs	r3, r2
 8011b2c:	b2db      	uxtb	r3, r3
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	d001      	beq.n	8011b36 <HAL_LPTIM_PWM_Start_IT+0x6a>
  {
    return HAL_ERROR;
 8011b32:	2301      	movs	r3, #1
 8011b34:	e0dc      	b.n	8011cf0 <HAL_LPTIM_PWM_Start_IT+0x224>
  }

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	2252      	movs	r2, #82	@ 0x52
 8011b3a:	2102      	movs	r1, #2
 8011b3c:	5499      	strb	r1, [r3, r2]

  /* Set the LPTIM channel state */
  LPTIM_CHANNEL_STATE_SET(hlptim, Channel, HAL_LPTIM_CHANNEL_STATE_BUSY);
 8011b3e:	683b      	ldr	r3, [r7, #0]
 8011b40:	2b00      	cmp	r3, #0
 8011b42:	d104      	bne.n	8011b4e <HAL_LPTIM_PWM_Start_IT+0x82>
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	2253      	movs	r2, #83	@ 0x53
 8011b48:	2102      	movs	r1, #2
 8011b4a:	5499      	strb	r1, [r3, r2]
 8011b4c:	e013      	b.n	8011b76 <HAL_LPTIM_PWM_Start_IT+0xaa>
 8011b4e:	683b      	ldr	r3, [r7, #0]
 8011b50:	2b01      	cmp	r3, #1
 8011b52:	d104      	bne.n	8011b5e <HAL_LPTIM_PWM_Start_IT+0x92>
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	2254      	movs	r2, #84	@ 0x54
 8011b58:	2102      	movs	r1, #2
 8011b5a:	5499      	strb	r1, [r3, r2]
 8011b5c:	e00b      	b.n	8011b76 <HAL_LPTIM_PWM_Start_IT+0xaa>
 8011b5e:	683b      	ldr	r3, [r7, #0]
 8011b60:	2b02      	cmp	r3, #2
 8011b62:	d104      	bne.n	8011b6e <HAL_LPTIM_PWM_Start_IT+0xa2>
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	2255      	movs	r2, #85	@ 0x55
 8011b68:	2102      	movs	r1, #2
 8011b6a:	5499      	strb	r1, [r3, r2]
 8011b6c:	e003      	b.n	8011b76 <HAL_LPTIM_PWM_Start_IT+0xaa>
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	2256      	movs	r2, #86	@ 0x56
 8011b72:	2102      	movs	r1, #2
 8011b74:	5499      	strb	r1, [r3, r2]

  /* Reset WAVE bit to set PWM mode */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	68da      	ldr	r2, [r3, #12]
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	495d      	ldr	r1, [pc, #372]	@ (8011cf8 <HAL_LPTIM_PWM_Start_IT+0x22c>)
 8011b82:	400a      	ands	r2, r1
 8011b84:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	691a      	ldr	r2, [r3, #16]
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	681b      	ldr	r3, [r3, #0]
 8011b90:	2101      	movs	r1, #1
 8011b92:	430a      	orrs	r2, r1
 8011b94:	611a      	str	r2, [r3, #16]
  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	681b      	ldr	r3, [r3, #0]
 8011b9a:	2280      	movs	r2, #128	@ 0x80
 8011b9c:	0452      	lsls	r2, r2, #17
 8011b9e:	605a      	str	r2, [r3, #4]

  switch (Channel)
 8011ba0:	683b      	ldr	r3, [r7, #0]
 8011ba2:	2b03      	cmp	r3, #3
 8011ba4:	d02b      	beq.n	8011bfe <HAL_LPTIM_PWM_Start_IT+0x132>
 8011ba6:	683b      	ldr	r3, [r7, #0]
 8011ba8:	2b03      	cmp	r3, #3
 8011baa:	d831      	bhi.n	8011c10 <HAL_LPTIM_PWM_Start_IT+0x144>
 8011bac:	683b      	ldr	r3, [r7, #0]
 8011bae:	2b02      	cmp	r3, #2
 8011bb0:	d01c      	beq.n	8011bec <HAL_LPTIM_PWM_Start_IT+0x120>
 8011bb2:	683b      	ldr	r3, [r7, #0]
 8011bb4:	2b02      	cmp	r3, #2
 8011bb6:	d82b      	bhi.n	8011c10 <HAL_LPTIM_PWM_Start_IT+0x144>
 8011bb8:	683b      	ldr	r3, [r7, #0]
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	d003      	beq.n	8011bc6 <HAL_LPTIM_PWM_Start_IT+0xfa>
 8011bbe:	683b      	ldr	r3, [r7, #0]
 8011bc0:	2b01      	cmp	r3, #1
 8011bc2:	d00a      	beq.n	8011bda <HAL_LPTIM_PWM_Start_IT+0x10e>
      /* Enable interrupt */
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
                            LPTIM_IT_UPDATE);
      break;
    default:
      break;
 8011bc4:	e024      	b.n	8011c10 <HAL_LPTIM_PWM_Start_IT+0x144>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP1OK | LPTIM_IT_CC1 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	681b      	ldr	r3, [r3, #0]
 8011bca:	689a      	ldr	r2, [r3, #8]
 8011bcc:	687b      	ldr	r3, [r7, #4]
 8011bce:	681b      	ldr	r3, [r3, #0]
 8011bd0:	219c      	movs	r1, #156	@ 0x9c
 8011bd2:	31ff      	adds	r1, #255	@ 0xff
 8011bd4:	430a      	orrs	r2, r1
 8011bd6:	609a      	str	r2, [r3, #8]
      break;
 8011bd8:	e01b      	b.n	8011c12 <HAL_LPTIM_PWM_Start_IT+0x146>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP2OK | LPTIM_IT_CC2 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	681b      	ldr	r3, [r3, #0]
 8011bde:	689a      	ldr	r2, [r3, #8]
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	681b      	ldr	r3, [r3, #0]
 8011be4:	4945      	ldr	r1, [pc, #276]	@ (8011cfc <HAL_LPTIM_PWM_Start_IT+0x230>)
 8011be6:	430a      	orrs	r2, r1
 8011be8:	609a      	str	r2, [r3, #8]
      break;
 8011bea:	e012      	b.n	8011c12 <HAL_LPTIM_PWM_Start_IT+0x146>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP3OK | LPTIM_IT_CC3 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	689a      	ldr	r2, [r3, #8]
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	681b      	ldr	r3, [r3, #0]
 8011bf6:	4942      	ldr	r1, [pc, #264]	@ (8011d00 <HAL_LPTIM_PWM_Start_IT+0x234>)
 8011bf8:	430a      	orrs	r2, r1
 8011bfa:	609a      	str	r2, [r3, #8]
      break;
 8011bfc:	e009      	b.n	8011c12 <HAL_LPTIM_PWM_Start_IT+0x146>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	681b      	ldr	r3, [r3, #0]
 8011c02:	689a      	ldr	r2, [r3, #8]
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	493e      	ldr	r1, [pc, #248]	@ (8011d04 <HAL_LPTIM_PWM_Start_IT+0x238>)
 8011c0a:	430a      	orrs	r2, r1
 8011c0c:	609a      	str	r2, [r3, #8]
      break;
 8011c0e:	e000      	b.n	8011c12 <HAL_LPTIM_PWM_Start_IT+0x146>
      break;
 8011c10:	46c0      	nop			@ (mov r8, r8)
  }

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 8011c12:	2380      	movs	r3, #128	@ 0x80
 8011c14:	045a      	lsls	r2, r3, #17
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	0011      	movs	r1, r2
 8011c1a:	0018      	movs	r0, r3
 8011c1c:	f000 fd1a 	bl	8012654 <LPTIM_WaitForFlag>
 8011c20:	0003      	movs	r3, r0
 8011c22:	2b03      	cmp	r3, #3
 8011c24:	d101      	bne.n	8011c2a <HAL_LPTIM_PWM_Start_IT+0x15e>
  {
    return HAL_TIMEOUT;
 8011c26:	2303      	movs	r3, #3
 8011c28:	e062      	b.n	8011cf0 <HAL_LPTIM_PWM_Start_IT+0x224>
  }

  /* If external trigger source is used, then enable external trigger interrupt */
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	695b      	ldr	r3, [r3, #20]
 8011c2e:	4a36      	ldr	r2, [pc, #216]	@ (8011d08 <HAL_LPTIM_PWM_Start_IT+0x23c>)
 8011c30:	4293      	cmp	r3, r2
 8011c32:	d018      	beq.n	8011c66 <HAL_LPTIM_PWM_Start_IT+0x19a>
  {
    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	2280      	movs	r2, #128	@ 0x80
 8011c3a:	0452      	lsls	r2, r2, #17
 8011c3c:	605a      	str	r2, [r3, #4]

    /* Enable external trigger interrupt */
    __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	689a      	ldr	r2, [r3, #8]
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	2104      	movs	r1, #4
 8011c4a:	430a      	orrs	r2, r1
 8011c4c:	609a      	str	r2, [r3, #8]

    /* Wait for the completion of the write operation to the LPTIM_DIER register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 8011c4e:	2380      	movs	r3, #128	@ 0x80
 8011c50:	045a      	lsls	r2, r3, #17
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	0011      	movs	r1, r2
 8011c56:	0018      	movs	r0, r3
 8011c58:	f000 fcfc 	bl	8012654 <LPTIM_WaitForFlag>
 8011c5c:	0003      	movs	r3, r0
 8011c5e:	2b03      	cmp	r3, #3
 8011c60:	d101      	bne.n	8011c66 <HAL_LPTIM_PWM_Start_IT+0x19a>
    {
      return HAL_TIMEOUT;
 8011c62:	2303      	movs	r3, #3
 8011c64:	e044      	b.n	8011cf0 <HAL_LPTIM_PWM_Start_IT+0x224>
    }
  }

  __HAL_LPTIM_CAPTURE_COMPARE_ENABLE(hlptim, Channel);
 8011c66:	683b      	ldr	r3, [r7, #0]
 8011c68:	2b03      	cmp	r3, #3
 8011c6a:	d02b      	beq.n	8011cc4 <HAL_LPTIM_PWM_Start_IT+0x1f8>
 8011c6c:	683b      	ldr	r3, [r7, #0]
 8011c6e:	2b03      	cmp	r3, #3
 8011c70:	d831      	bhi.n	8011cd6 <HAL_LPTIM_PWM_Start_IT+0x20a>
 8011c72:	683b      	ldr	r3, [r7, #0]
 8011c74:	2b02      	cmp	r3, #2
 8011c76:	d01c      	beq.n	8011cb2 <HAL_LPTIM_PWM_Start_IT+0x1e6>
 8011c78:	683b      	ldr	r3, [r7, #0]
 8011c7a:	2b02      	cmp	r3, #2
 8011c7c:	d82b      	bhi.n	8011cd6 <HAL_LPTIM_PWM_Start_IT+0x20a>
 8011c7e:	683b      	ldr	r3, [r7, #0]
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d003      	beq.n	8011c8c <HAL_LPTIM_PWM_Start_IT+0x1c0>
 8011c84:	683b      	ldr	r3, [r7, #0]
 8011c86:	2b01      	cmp	r3, #1
 8011c88:	d009      	beq.n	8011c9e <HAL_LPTIM_PWM_Start_IT+0x1d2>
 8011c8a:	e024      	b.n	8011cd6 <HAL_LPTIM_PWM_Start_IT+0x20a>
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	681b      	ldr	r3, [r3, #0]
 8011c90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	2102      	movs	r1, #2
 8011c98:	430a      	orrs	r2, r1
 8011c9a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8011c9c:	e01b      	b.n	8011cd6 <HAL_LPTIM_PWM_Start_IT+0x20a>
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	681b      	ldr	r3, [r3, #0]
 8011ca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ca4:	687b      	ldr	r3, [r7, #4]
 8011ca6:	681b      	ldr	r3, [r3, #0]
 8011ca8:	2180      	movs	r1, #128	@ 0x80
 8011caa:	0289      	lsls	r1, r1, #10
 8011cac:	430a      	orrs	r2, r1
 8011cae:	62da      	str	r2, [r3, #44]	@ 0x2c
 8011cb0:	e011      	b.n	8011cd6 <HAL_LPTIM_PWM_Start_IT+0x20a>
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	681b      	ldr	r3, [r3, #0]
 8011cb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	681b      	ldr	r3, [r3, #0]
 8011cbc:	2102      	movs	r1, #2
 8011cbe:	430a      	orrs	r2, r1
 8011cc0:	631a      	str	r2, [r3, #48]	@ 0x30
 8011cc2:	e008      	b.n	8011cd6 <HAL_LPTIM_PWM_Start_IT+0x20a>
 8011cc4:	687b      	ldr	r3, [r7, #4]
 8011cc6:	681b      	ldr	r3, [r3, #0]
 8011cc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	681b      	ldr	r3, [r3, #0]
 8011cce:	2180      	movs	r1, #128	@ 0x80
 8011cd0:	0289      	lsls	r1, r1, #10
 8011cd2:	430a      	orrs	r2, r1
 8011cd4:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	681b      	ldr	r3, [r3, #0]
 8011cda:	691a      	ldr	r2, [r3, #16]
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	681b      	ldr	r3, [r3, #0]
 8011ce0:	2104      	movs	r1, #4
 8011ce2:	430a      	orrs	r2, r1
 8011ce4:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	2252      	movs	r2, #82	@ 0x52
 8011cea:	2101      	movs	r1, #1
 8011cec:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8011cee:	2300      	movs	r3, #0
}
 8011cf0:	0018      	movs	r0, r3
 8011cf2:	46bd      	mov	sp, r7
 8011cf4:	b002      	add	sp, #8
 8011cf6:	bd80      	pop	{r7, pc}
 8011cf8:	ffefffff 	.word	0xffefffff
 8011cfc:	00080392 	.word	0x00080392
 8011d00:	00100592 	.word	0x00100592
 8011d04:	00200992 	.word	0x00200992
 8011d08:	0000ffff 	.word	0x0000ffff

08011d0c <HAL_LPTIM_PWM_Stop_IT>:
  *            @arg LPTIM_CHANNEL_3: LPTIM Channel 3 selected
  *            @arg LPTIM_CHANNEL_4: LPTIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Stop_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Channel)
{
 8011d0c:	b580      	push	{r7, lr}
 8011d0e:	b082      	sub	sp, #8
 8011d10:	af00      	add	r7, sp, #0
 8011d12:	6078      	str	r0, [r7, #4]
 8011d14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_CCX_INSTANCE(hlptim->Instance, Channel));

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	2252      	movs	r2, #82	@ 0x52
 8011d1a:	2102      	movs	r1, #2
 8011d1c:	5499      	strb	r1, [r3, r2]

  /* Disable LPTIM signal from the corresponding output pin */
  __HAL_LPTIM_CAPTURE_COMPARE_DISABLE(hlptim, Channel);
 8011d1e:	683b      	ldr	r3, [r7, #0]
 8011d20:	2b03      	cmp	r3, #3
 8011d22:	d02a      	beq.n	8011d7a <HAL_LPTIM_PWM_Stop_IT+0x6e>
 8011d24:	683b      	ldr	r3, [r7, #0]
 8011d26:	2b03      	cmp	r3, #3
 8011d28:	d82f      	bhi.n	8011d8a <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8011d2a:	683b      	ldr	r3, [r7, #0]
 8011d2c:	2b02      	cmp	r3, #2
 8011d2e:	d01b      	beq.n	8011d68 <HAL_LPTIM_PWM_Stop_IT+0x5c>
 8011d30:	683b      	ldr	r3, [r7, #0]
 8011d32:	2b02      	cmp	r3, #2
 8011d34:	d829      	bhi.n	8011d8a <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8011d36:	683b      	ldr	r3, [r7, #0]
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d003      	beq.n	8011d44 <HAL_LPTIM_PWM_Stop_IT+0x38>
 8011d3c:	683b      	ldr	r3, [r7, #0]
 8011d3e:	2b01      	cmp	r3, #1
 8011d40:	d009      	beq.n	8011d56 <HAL_LPTIM_PWM_Stop_IT+0x4a>
 8011d42:	e022      	b.n	8011d8a <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	681b      	ldr	r3, [r3, #0]
 8011d48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	681b      	ldr	r3, [r3, #0]
 8011d4e:	2102      	movs	r1, #2
 8011d50:	438a      	bics	r2, r1
 8011d52:	62da      	str	r2, [r3, #44]	@ 0x2c
 8011d54:	e019      	b.n	8011d8a <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	681b      	ldr	r3, [r3, #0]
 8011d5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	681b      	ldr	r3, [r3, #0]
 8011d60:	49b8      	ldr	r1, [pc, #736]	@ (8012044 <HAL_LPTIM_PWM_Stop_IT+0x338>)
 8011d62:	400a      	ands	r2, r1
 8011d64:	62da      	str	r2, [r3, #44]	@ 0x2c
 8011d66:	e010      	b.n	8011d8a <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	681b      	ldr	r3, [r3, #0]
 8011d6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	2102      	movs	r1, #2
 8011d74:	438a      	bics	r2, r1
 8011d76:	631a      	str	r2, [r3, #48]	@ 0x30
 8011d78:	e007      	b.n	8011d8a <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	681b      	ldr	r3, [r3, #0]
 8011d7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	49af      	ldr	r1, [pc, #700]	@ (8012044 <HAL_LPTIM_PWM_Stop_IT+0x338>)
 8011d86:	400a      	ands	r2, r1
 8011d88:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	4aae      	ldr	r2, [pc, #696]	@ (8012048 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 8011d90:	4293      	cmp	r3, r2
 8011d92:	d004      	beq.n	8011d9e <HAL_LPTIM_PWM_Stop_IT+0x92>
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	681b      	ldr	r3, [r3, #0]
 8011d98:	4aac      	ldr	r2, [pc, #688]	@ (801204c <HAL_LPTIM_PWM_Stop_IT+0x340>)
 8011d9a:	4293      	cmp	r3, r2
 8011d9c:	d101      	bne.n	8011da2 <HAL_LPTIM_PWM_Stop_IT+0x96>
 8011d9e:	2301      	movs	r3, #1
 8011da0:	e000      	b.n	8011da4 <HAL_LPTIM_PWM_Stop_IT+0x98>
 8011da2:	2300      	movs	r3, #0
 8011da4:	2b01      	cmp	r3, #1
 8011da6:	d122      	bne.n	8011dee <HAL_LPTIM_PWM_Stop_IT+0xe2>
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	681b      	ldr	r3, [r3, #0]
 8011dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011dae:	2202      	movs	r2, #2
 8011db0:	4013      	ands	r3, r2
 8011db2:	d14e      	bne.n	8011e52 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	681b      	ldr	r3, [r3, #0]
 8011db8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011dba:	2380      	movs	r3, #128	@ 0x80
 8011dbc:	029b      	lsls	r3, r3, #10
 8011dbe:	4013      	ands	r3, r2
 8011dc0:	d147      	bne.n	8011e52 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011dc8:	2202      	movs	r2, #2
 8011dca:	4013      	ands	r3, r2
 8011dcc:	d141      	bne.n	8011e52 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	681b      	ldr	r3, [r3, #0]
 8011dd2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011dd4:	2380      	movs	r3, #128	@ 0x80
 8011dd6:	029b      	lsls	r3, r3, #10
 8011dd8:	4013      	ands	r3, r2
 8011dda:	d13a      	bne.n	8011e52 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	691a      	ldr	r2, [r3, #16]
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	2101      	movs	r1, #1
 8011de8:	438a      	bics	r2, r1
 8011dea:	611a      	str	r2, [r3, #16]
 8011dec:	e031      	b.n	8011e52 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	681b      	ldr	r3, [r3, #0]
 8011df2:	4a95      	ldr	r2, [pc, #596]	@ (8012048 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 8011df4:	4293      	cmp	r3, r2
 8011df6:	d009      	beq.n	8011e0c <HAL_LPTIM_PWM_Stop_IT+0x100>
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	681b      	ldr	r3, [r3, #0]
 8011dfc:	4a94      	ldr	r2, [pc, #592]	@ (8012050 <HAL_LPTIM_PWM_Stop_IT+0x344>)
 8011dfe:	4293      	cmp	r3, r2
 8011e00:	d004      	beq.n	8011e0c <HAL_LPTIM_PWM_Stop_IT+0x100>
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	681b      	ldr	r3, [r3, #0]
 8011e06:	4a91      	ldr	r2, [pc, #580]	@ (801204c <HAL_LPTIM_PWM_Stop_IT+0x340>)
 8011e08:	4293      	cmp	r3, r2
 8011e0a:	d101      	bne.n	8011e10 <HAL_LPTIM_PWM_Stop_IT+0x104>
 8011e0c:	2301      	movs	r3, #1
 8011e0e:	e000      	b.n	8011e12 <HAL_LPTIM_PWM_Stop_IT+0x106>
 8011e10:	2300      	movs	r3, #0
 8011e12:	2b01      	cmp	r3, #1
 8011e14:	d115      	bne.n	8011e42 <HAL_LPTIM_PWM_Stop_IT+0x136>
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	681b      	ldr	r3, [r3, #0]
 8011e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e1c:	2202      	movs	r2, #2
 8011e1e:	4013      	ands	r3, r2
 8011e20:	d117      	bne.n	8011e52 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011e28:	2380      	movs	r3, #128	@ 0x80
 8011e2a:	029b      	lsls	r3, r3, #10
 8011e2c:	4013      	ands	r3, r2
 8011e2e:	d110      	bne.n	8011e52 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	681b      	ldr	r3, [r3, #0]
 8011e34:	691a      	ldr	r2, [r3, #16]
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	2101      	movs	r1, #1
 8011e3c:	438a      	bics	r2, r1
 8011e3e:	611a      	str	r2, [r3, #16]
 8011e40:	e007      	b.n	8011e52 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	681b      	ldr	r3, [r3, #0]
 8011e46:	691a      	ldr	r2, [r3, #16]
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	681b      	ldr	r3, [r3, #0]
 8011e4c:	2101      	movs	r1, #1
 8011e4e:	438a      	bics	r2, r1
 8011e50:	611a      	str	r2, [r3, #16]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	681b      	ldr	r3, [r3, #0]
 8011e56:	691a      	ldr	r2, [r3, #16]
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	2101      	movs	r1, #1
 8011e5e:	430a      	orrs	r2, r1
 8011e60:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	681b      	ldr	r3, [r3, #0]
 8011e66:	2280      	movs	r2, #128	@ 0x80
 8011e68:	0452      	lsls	r2, r2, #17
 8011e6a:	605a      	str	r2, [r3, #4]

  switch (Channel)
 8011e6c:	683b      	ldr	r3, [r7, #0]
 8011e6e:	2b03      	cmp	r3, #3
 8011e70:	d02a      	beq.n	8011ec8 <HAL_LPTIM_PWM_Stop_IT+0x1bc>
 8011e72:	683b      	ldr	r3, [r7, #0]
 8011e74:	2b03      	cmp	r3, #3
 8011e76:	d830      	bhi.n	8011eda <HAL_LPTIM_PWM_Stop_IT+0x1ce>
 8011e78:	683b      	ldr	r3, [r7, #0]
 8011e7a:	2b02      	cmp	r3, #2
 8011e7c:	d01b      	beq.n	8011eb6 <HAL_LPTIM_PWM_Stop_IT+0x1aa>
 8011e7e:	683b      	ldr	r3, [r7, #0]
 8011e80:	2b02      	cmp	r3, #2
 8011e82:	d82a      	bhi.n	8011eda <HAL_LPTIM_PWM_Stop_IT+0x1ce>
 8011e84:	683b      	ldr	r3, [r7, #0]
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	d003      	beq.n	8011e92 <HAL_LPTIM_PWM_Stop_IT+0x186>
 8011e8a:	683b      	ldr	r3, [r7, #0]
 8011e8c:	2b01      	cmp	r3, #1
 8011e8e:	d009      	beq.n	8011ea4 <HAL_LPTIM_PWM_Stop_IT+0x198>
      /* Disable interrupt */
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
                             LPTIM_IT_UPDATE);
      break;
    default:
      break;
 8011e90:	e023      	b.n	8011eda <HAL_LPTIM_PWM_Stop_IT+0x1ce>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP1OK | LPTIM_IT_CC1 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8011e92:	687b      	ldr	r3, [r7, #4]
 8011e94:	681b      	ldr	r3, [r3, #0]
 8011e96:	689a      	ldr	r2, [r3, #8]
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	681b      	ldr	r3, [r3, #0]
 8011e9c:	496d      	ldr	r1, [pc, #436]	@ (8012054 <HAL_LPTIM_PWM_Stop_IT+0x348>)
 8011e9e:	400a      	ands	r2, r1
 8011ea0:	609a      	str	r2, [r3, #8]
      break;
 8011ea2:	e01b      	b.n	8011edc <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP2OK | LPTIM_IT_CC2 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	681b      	ldr	r3, [r3, #0]
 8011ea8:	689a      	ldr	r2, [r3, #8]
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	681b      	ldr	r3, [r3, #0]
 8011eae:	496a      	ldr	r1, [pc, #424]	@ (8012058 <HAL_LPTIM_PWM_Stop_IT+0x34c>)
 8011eb0:	400a      	ands	r2, r1
 8011eb2:	609a      	str	r2, [r3, #8]
      break;
 8011eb4:	e012      	b.n	8011edc <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP3OK | LPTIM_IT_CC3 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	681b      	ldr	r3, [r3, #0]
 8011eba:	689a      	ldr	r2, [r3, #8]
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	4966      	ldr	r1, [pc, #408]	@ (801205c <HAL_LPTIM_PWM_Stop_IT+0x350>)
 8011ec2:	400a      	ands	r2, r1
 8011ec4:	609a      	str	r2, [r3, #8]
      break;
 8011ec6:	e009      	b.n	8011edc <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	681b      	ldr	r3, [r3, #0]
 8011ecc:	689a      	ldr	r2, [r3, #8]
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	681b      	ldr	r3, [r3, #0]
 8011ed2:	4963      	ldr	r1, [pc, #396]	@ (8012060 <HAL_LPTIM_PWM_Stop_IT+0x354>)
 8011ed4:	400a      	ands	r2, r1
 8011ed6:	609a      	str	r2, [r3, #8]
      break;
 8011ed8:	e000      	b.n	8011edc <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      break;
 8011eda:	46c0      	nop			@ (mov r8, r8)
  }

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 8011edc:	2380      	movs	r3, #128	@ 0x80
 8011ede:	045a      	lsls	r2, r3, #17
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	0011      	movs	r1, r2
 8011ee4:	0018      	movs	r0, r3
 8011ee6:	f000 fbb5 	bl	8012654 <LPTIM_WaitForFlag>
 8011eea:	0003      	movs	r3, r0
 8011eec:	2b03      	cmp	r3, #3
 8011eee:	d101      	bne.n	8011ef4 <HAL_LPTIM_PWM_Stop_IT+0x1e8>
  {
    return HAL_TIMEOUT;
 8011ef0:	2303      	movs	r3, #3
 8011ef2:	e0a2      	b.n	801203a <HAL_LPTIM_PWM_Stop_IT+0x32e>
  }

  /* If external trigger source is used, then enable external trigger interrupt */
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	695b      	ldr	r3, [r3, #20]
 8011ef8:	4a5a      	ldr	r2, [pc, #360]	@ (8012064 <HAL_LPTIM_PWM_Stop_IT+0x358>)
 8011efa:	4293      	cmp	r3, r2
 8011efc:	d018      	beq.n	8011f30 <HAL_LPTIM_PWM_Stop_IT+0x224>
  {
    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	2280      	movs	r2, #128	@ 0x80
 8011f04:	0452      	lsls	r2, r2, #17
 8011f06:	605a      	str	r2, [r3, #4]

    /* Enable external trigger interrupt */
    __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	681b      	ldr	r3, [r3, #0]
 8011f0c:	689a      	ldr	r2, [r3, #8]
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	681b      	ldr	r3, [r3, #0]
 8011f12:	2104      	movs	r1, #4
 8011f14:	438a      	bics	r2, r1
 8011f16:	609a      	str	r2, [r3, #8]

    /* Wait for the completion of the write operation to the LPTIM_DIER register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 8011f18:	2380      	movs	r3, #128	@ 0x80
 8011f1a:	045a      	lsls	r2, r3, #17
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	0011      	movs	r1, r2
 8011f20:	0018      	movs	r0, r3
 8011f22:	f000 fb97 	bl	8012654 <LPTIM_WaitForFlag>
 8011f26:	0003      	movs	r3, r0
 8011f28:	2b03      	cmp	r3, #3
 8011f2a:	d101      	bne.n	8011f30 <HAL_LPTIM_PWM_Stop_IT+0x224>
    {
      return HAL_TIMEOUT;
 8011f2c:	2303      	movs	r3, #3
 8011f2e:	e084      	b.n	801203a <HAL_LPTIM_PWM_Stop_IT+0x32e>
    }
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	681b      	ldr	r3, [r3, #0]
 8011f34:	4a44      	ldr	r2, [pc, #272]	@ (8012048 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 8011f36:	4293      	cmp	r3, r2
 8011f38:	d004      	beq.n	8011f44 <HAL_LPTIM_PWM_Stop_IT+0x238>
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	681b      	ldr	r3, [r3, #0]
 8011f3e:	4a43      	ldr	r2, [pc, #268]	@ (801204c <HAL_LPTIM_PWM_Stop_IT+0x340>)
 8011f40:	4293      	cmp	r3, r2
 8011f42:	d101      	bne.n	8011f48 <HAL_LPTIM_PWM_Stop_IT+0x23c>
 8011f44:	2301      	movs	r3, #1
 8011f46:	e000      	b.n	8011f4a <HAL_LPTIM_PWM_Stop_IT+0x23e>
 8011f48:	2300      	movs	r3, #0
 8011f4a:	2b01      	cmp	r3, #1
 8011f4c:	d122      	bne.n	8011f94 <HAL_LPTIM_PWM_Stop_IT+0x288>
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	681b      	ldr	r3, [r3, #0]
 8011f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f54:	2202      	movs	r2, #2
 8011f56:	4013      	ands	r3, r2
 8011f58:	d14e      	bne.n	8011ff8 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	681b      	ldr	r3, [r3, #0]
 8011f5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f60:	2380      	movs	r3, #128	@ 0x80
 8011f62:	029b      	lsls	r3, r3, #10
 8011f64:	4013      	ands	r3, r2
 8011f66:	d147      	bne.n	8011ff8 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	681b      	ldr	r3, [r3, #0]
 8011f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011f6e:	2202      	movs	r2, #2
 8011f70:	4013      	ands	r3, r2
 8011f72:	d141      	bne.n	8011ff8 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	681b      	ldr	r3, [r3, #0]
 8011f78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011f7a:	2380      	movs	r3, #128	@ 0x80
 8011f7c:	029b      	lsls	r3, r3, #10
 8011f7e:	4013      	ands	r3, r2
 8011f80:	d13a      	bne.n	8011ff8 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	681b      	ldr	r3, [r3, #0]
 8011f86:	691a      	ldr	r2, [r3, #16]
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	681b      	ldr	r3, [r3, #0]
 8011f8c:	2101      	movs	r1, #1
 8011f8e:	438a      	bics	r2, r1
 8011f90:	611a      	str	r2, [r3, #16]
 8011f92:	e031      	b.n	8011ff8 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	681b      	ldr	r3, [r3, #0]
 8011f98:	4a2b      	ldr	r2, [pc, #172]	@ (8012048 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 8011f9a:	4293      	cmp	r3, r2
 8011f9c:	d009      	beq.n	8011fb2 <HAL_LPTIM_PWM_Stop_IT+0x2a6>
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	681b      	ldr	r3, [r3, #0]
 8011fa2:	4a2b      	ldr	r2, [pc, #172]	@ (8012050 <HAL_LPTIM_PWM_Stop_IT+0x344>)
 8011fa4:	4293      	cmp	r3, r2
 8011fa6:	d004      	beq.n	8011fb2 <HAL_LPTIM_PWM_Stop_IT+0x2a6>
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	681b      	ldr	r3, [r3, #0]
 8011fac:	4a27      	ldr	r2, [pc, #156]	@ (801204c <HAL_LPTIM_PWM_Stop_IT+0x340>)
 8011fae:	4293      	cmp	r3, r2
 8011fb0:	d101      	bne.n	8011fb6 <HAL_LPTIM_PWM_Stop_IT+0x2aa>
 8011fb2:	2301      	movs	r3, #1
 8011fb4:	e000      	b.n	8011fb8 <HAL_LPTIM_PWM_Stop_IT+0x2ac>
 8011fb6:	2300      	movs	r3, #0
 8011fb8:	2b01      	cmp	r3, #1
 8011fba:	d115      	bne.n	8011fe8 <HAL_LPTIM_PWM_Stop_IT+0x2dc>
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	681b      	ldr	r3, [r3, #0]
 8011fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fc2:	2202      	movs	r2, #2
 8011fc4:	4013      	ands	r3, r2
 8011fc6:	d117      	bne.n	8011ff8 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	681b      	ldr	r3, [r3, #0]
 8011fcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011fce:	2380      	movs	r3, #128	@ 0x80
 8011fd0:	029b      	lsls	r3, r3, #10
 8011fd2:	4013      	ands	r3, r2
 8011fd4:	d110      	bne.n	8011ff8 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	691a      	ldr	r2, [r3, #16]
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	2101      	movs	r1, #1
 8011fe2:	438a      	bics	r2, r1
 8011fe4:	611a      	str	r2, [r3, #16]
 8011fe6:	e007      	b.n	8011ff8 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	681b      	ldr	r3, [r3, #0]
 8011fec:	691a      	ldr	r2, [r3, #16]
 8011fee:	687b      	ldr	r3, [r7, #4]
 8011ff0:	681b      	ldr	r3, [r3, #0]
 8011ff2:	2101      	movs	r1, #1
 8011ff4:	438a      	bics	r2, r1
 8011ff6:	611a      	str	r2, [r3, #16]

  /* Set the LPTIM channel state */
  LPTIM_CHANNEL_STATE_SET(hlptim, Channel, HAL_LPTIM_CHANNEL_STATE_READY);
 8011ff8:	683b      	ldr	r3, [r7, #0]
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d104      	bne.n	8012008 <HAL_LPTIM_PWM_Stop_IT+0x2fc>
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	2253      	movs	r2, #83	@ 0x53
 8012002:	2101      	movs	r1, #1
 8012004:	5499      	strb	r1, [r3, r2]
 8012006:	e013      	b.n	8012030 <HAL_LPTIM_PWM_Stop_IT+0x324>
 8012008:	683b      	ldr	r3, [r7, #0]
 801200a:	2b01      	cmp	r3, #1
 801200c:	d104      	bne.n	8012018 <HAL_LPTIM_PWM_Stop_IT+0x30c>
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	2254      	movs	r2, #84	@ 0x54
 8012012:	2101      	movs	r1, #1
 8012014:	5499      	strb	r1, [r3, r2]
 8012016:	e00b      	b.n	8012030 <HAL_LPTIM_PWM_Stop_IT+0x324>
 8012018:	683b      	ldr	r3, [r7, #0]
 801201a:	2b02      	cmp	r3, #2
 801201c:	d104      	bne.n	8012028 <HAL_LPTIM_PWM_Stop_IT+0x31c>
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	2255      	movs	r2, #85	@ 0x55
 8012022:	2101      	movs	r1, #1
 8012024:	5499      	strb	r1, [r3, r2]
 8012026:	e003      	b.n	8012030 <HAL_LPTIM_PWM_Stop_IT+0x324>
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	2256      	movs	r2, #86	@ 0x56
 801202c:	2101      	movs	r1, #1
 801202e:	5499      	strb	r1, [r3, r2]

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8012030:	687b      	ldr	r3, [r7, #4]
 8012032:	2252      	movs	r2, #82	@ 0x52
 8012034:	2101      	movs	r1, #1
 8012036:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8012038:	2300      	movs	r3, #0
}
 801203a:	0018      	movs	r0, r3
 801203c:	46bd      	mov	sp, r7
 801203e:	b002      	add	sp, #8
 8012040:	bd80      	pop	{r7, pc}
 8012042:	46c0      	nop			@ (mov r8, r8)
 8012044:	fffdffff 	.word	0xfffdffff
 8012048:	40007c00 	.word	0x40007c00
 801204c:	40009000 	.word	0x40009000
 8012050:	40009400 	.word	0x40009400
 8012054:	fffffe64 	.word	0xfffffe64
 8012058:	fff7fc6d 	.word	0xfff7fc6d
 801205c:	ffeffa6d 	.word	0xffeffa6d
 8012060:	ffdff66d 	.word	0xffdff66d
 8012064:	0000ffff 	.word	0x0000ffff

08012068 <HAL_LPTIM_OC_ConfigChannel>:
  *         this delay, leads to unpredictable results.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_OC_ConfigChannel(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig,
                                             uint32_t Channel)
{
 8012068:	b5b0      	push	{r4, r5, r7, lr}
 801206a:	b086      	sub	sp, #24
 801206c:	af00      	add	r7, sp, #0
 801206e:	60f8      	str	r0, [r7, #12]
 8012070:	60b9      	str	r1, [r7, #8]
 8012072:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_CCX_INSTANCE(hlptim->Instance, Channel));
  assert_param(IS_LPTIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_LPTIM_PULSE(sConfig->Pulse));

  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8012074:	68fb      	ldr	r3, [r7, #12]
 8012076:	2252      	movs	r2, #82	@ 0x52
 8012078:	2102      	movs	r1, #2
 801207a:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	2b03      	cmp	r3, #3
 8012080:	d042      	beq.n	8012108 <HAL_LPTIM_OC_ConfigChannel+0xa0>
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	2b03      	cmp	r3, #3
 8012086:	d850      	bhi.n	801212a <HAL_LPTIM_OC_ConfigChannel+0xc2>
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	2b02      	cmp	r3, #2
 801208c:	d02b      	beq.n	80120e6 <HAL_LPTIM_OC_ConfigChannel+0x7e>
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	2b02      	cmp	r3, #2
 8012092:	d84a      	bhi.n	801212a <HAL_LPTIM_OC_ConfigChannel+0xc2>
 8012094:	687b      	ldr	r3, [r7, #4]
 8012096:	2b00      	cmp	r3, #0
 8012098:	d003      	beq.n	80120a2 <HAL_LPTIM_OC_ConfigChannel+0x3a>
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	2b01      	cmp	r3, #1
 801209e:	d011      	beq.n	80120c4 <HAL_LPTIM_OC_ConfigChannel+0x5c>
        return status;
      }
      break;
    }
    default:
      break;
 80120a0:	e043      	b.n	801212a <HAL_LPTIM_OC_ConfigChannel+0xc2>
      status = LPTIM_OC1_SetConfig(hlptim, sConfig);
 80120a2:	2517      	movs	r5, #23
 80120a4:	197c      	adds	r4, r7, r5
 80120a6:	68ba      	ldr	r2, [r7, #8]
 80120a8:	68fb      	ldr	r3, [r7, #12]
 80120aa:	0011      	movs	r1, r2
 80120ac:	0018      	movs	r0, r3
 80120ae:	f000 fb09 	bl	80126c4 <LPTIM_OC1_SetConfig>
 80120b2:	0003      	movs	r3, r0
 80120b4:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 80120b6:	197b      	adds	r3, r7, r5
 80120b8:	781b      	ldrb	r3, [r3, #0]
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	d037      	beq.n	801212e <HAL_LPTIM_OC_ConfigChannel+0xc6>
        return status;
 80120be:	197b      	adds	r3, r7, r5
 80120c0:	781b      	ldrb	r3, [r3, #0]
 80120c2:	e040      	b.n	8012146 <HAL_LPTIM_OC_ConfigChannel+0xde>
      status = LPTIM_OC2_SetConfig(hlptim, sConfig);
 80120c4:	2517      	movs	r5, #23
 80120c6:	197c      	adds	r4, r7, r5
 80120c8:	68ba      	ldr	r2, [r7, #8]
 80120ca:	68fb      	ldr	r3, [r7, #12]
 80120cc:	0011      	movs	r1, r2
 80120ce:	0018      	movs	r0, r3
 80120d0:	f000 fb9a 	bl	8012808 <LPTIM_OC2_SetConfig>
 80120d4:	0003      	movs	r3, r0
 80120d6:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 80120d8:	197b      	adds	r3, r7, r5
 80120da:	781b      	ldrb	r3, [r3, #0]
 80120dc:	2b00      	cmp	r3, #0
 80120de:	d028      	beq.n	8012132 <HAL_LPTIM_OC_ConfigChannel+0xca>
        return status;
 80120e0:	197b      	adds	r3, r7, r5
 80120e2:	781b      	ldrb	r3, [r3, #0]
 80120e4:	e02f      	b.n	8012146 <HAL_LPTIM_OC_ConfigChannel+0xde>
      status = LPTIM_OC3_SetConfig(hlptim, sConfig);
 80120e6:	2517      	movs	r5, #23
 80120e8:	197c      	adds	r4, r7, r5
 80120ea:	68ba      	ldr	r2, [r7, #8]
 80120ec:	68fb      	ldr	r3, [r7, #12]
 80120ee:	0011      	movs	r1, r2
 80120f0:	0018      	movs	r0, r3
 80120f2:	f000 fc2f 	bl	8012954 <LPTIM_OC3_SetConfig>
 80120f6:	0003      	movs	r3, r0
 80120f8:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 80120fa:	197b      	adds	r3, r7, r5
 80120fc:	781b      	ldrb	r3, [r3, #0]
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d019      	beq.n	8012136 <HAL_LPTIM_OC_ConfigChannel+0xce>
        return status;
 8012102:	197b      	adds	r3, r7, r5
 8012104:	781b      	ldrb	r3, [r3, #0]
 8012106:	e01e      	b.n	8012146 <HAL_LPTIM_OC_ConfigChannel+0xde>
      status = LPTIM_OC4_SetConfig(hlptim, sConfig);
 8012108:	2517      	movs	r5, #23
 801210a:	197c      	adds	r4, r7, r5
 801210c:	68ba      	ldr	r2, [r7, #8]
 801210e:	68fb      	ldr	r3, [r7, #12]
 8012110:	0011      	movs	r1, r2
 8012112:	0018      	movs	r0, r3
 8012114:	f000 fcc2 	bl	8012a9c <LPTIM_OC4_SetConfig>
 8012118:	0003      	movs	r3, r0
 801211a:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 801211c:	197b      	adds	r3, r7, r5
 801211e:	781b      	ldrb	r3, [r3, #0]
 8012120:	2b00      	cmp	r3, #0
 8012122:	d00a      	beq.n	801213a <HAL_LPTIM_OC_ConfigChannel+0xd2>
        return status;
 8012124:	197b      	adds	r3, r7, r5
 8012126:	781b      	ldrb	r3, [r3, #0]
 8012128:	e00d      	b.n	8012146 <HAL_LPTIM_OC_ConfigChannel+0xde>
      break;
 801212a:	46c0      	nop			@ (mov r8, r8)
 801212c:	e006      	b.n	801213c <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 801212e:	46c0      	nop			@ (mov r8, r8)
 8012130:	e004      	b.n	801213c <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 8012132:	46c0      	nop			@ (mov r8, r8)
 8012134:	e002      	b.n	801213c <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 8012136:	46c0      	nop			@ (mov r8, r8)
 8012138:	e000      	b.n	801213c <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 801213a:	46c0      	nop			@ (mov r8, r8)
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 801213c:	68fb      	ldr	r3, [r7, #12]
 801213e:	2252      	movs	r2, #82	@ 0x52
 8012140:	2101      	movs	r1, #1
 8012142:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8012144:	2300      	movs	r3, #0
}
 8012146:	0018      	movs	r0, r3
 8012148:	46bd      	mov	sp, r7
 801214a:	b006      	add	sp, #24
 801214c:	bdb0      	pop	{r4, r5, r7, pc}

0801214e <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 801214e:	b580      	push	{r7, lr}
 8012150:	b082      	sub	sp, #8
 8012152:	af00      	add	r7, sp, #0
 8012154:	6078      	str	r0, [r7, #4]
  /* Capture Compare 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1) != RESET)
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	681b      	ldr	r3, [r3, #0]
 801215a:	681b      	ldr	r3, [r3, #0]
 801215c:	2201      	movs	r2, #1
 801215e:	4013      	ands	r3, r2
 8012160:	2b01      	cmp	r3, #1
 8012162:	d121      	bne.n	80121a8 <HAL_LPTIM_IRQHandler+0x5a>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1) != RESET)
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	681b      	ldr	r3, [r3, #0]
 8012168:	689b      	ldr	r3, [r3, #8]
 801216a:	2201      	movs	r2, #1
 801216c:	4013      	ands	r3, r2
 801216e:	2b01      	cmp	r3, #1
 8012170:	d11a      	bne.n	80121a8 <HAL_LPTIM_IRQHandler+0x5a>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1);
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	681b      	ldr	r3, [r3, #0]
 8012176:	2201      	movs	r2, #1
 8012178:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	2238      	movs	r2, #56	@ 0x38
 801217e:	2101      	movs	r1, #1
 8012180:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC1SEL) != 0x00U)
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012188:	2201      	movs	r2, #1
 801218a:	4013      	ands	r3, r2
 801218c:	d004      	beq.n	8012198 <HAL_LPTIM_IRQHandler+0x4a>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	0018      	movs	r0, r3
 8012192:	f000 fa4f 	bl	8012634 <HAL_LPTIM_IC_CaptureCallback>
 8012196:	e003      	b.n	80121a0 <HAL_LPTIM_IRQHandler+0x52>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	0018      	movs	r0, r3
 801219c:	f000 fa0a 	bl	80125b4 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	2238      	movs	r2, #56	@ 0x38
 80121a4:	2100      	movs	r1, #0
 80121a6:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2) != RESET)
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	681a      	ldr	r2, [r3, #0]
 80121ae:	2380      	movs	r3, #128	@ 0x80
 80121b0:	009b      	lsls	r3, r3, #2
 80121b2:	401a      	ands	r2, r3
 80121b4:	2380      	movs	r3, #128	@ 0x80
 80121b6:	009b      	lsls	r3, r3, #2
 80121b8:	429a      	cmp	r2, r3
 80121ba:	d126      	bne.n	801220a <HAL_LPTIM_IRQHandler+0xbc>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2) != RESET)
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	689a      	ldr	r2, [r3, #8]
 80121c2:	2380      	movs	r3, #128	@ 0x80
 80121c4:	009b      	lsls	r3, r3, #2
 80121c6:	401a      	ands	r2, r3
 80121c8:	2380      	movs	r3, #128	@ 0x80
 80121ca:	009b      	lsls	r3, r3, #2
 80121cc:	429a      	cmp	r2, r3
 80121ce:	d11c      	bne.n	801220a <HAL_LPTIM_IRQHandler+0xbc>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2);
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	681b      	ldr	r3, [r3, #0]
 80121d4:	2280      	movs	r2, #128	@ 0x80
 80121d6:	0092      	lsls	r2, r2, #2
 80121d8:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	2238      	movs	r2, #56	@ 0x38
 80121de:	2102      	movs	r1, #2
 80121e0:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC2SEL) != 0x00U)
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	681b      	ldr	r3, [r3, #0]
 80121e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121e8:	2380      	movs	r3, #128	@ 0x80
 80121ea:	025b      	lsls	r3, r3, #9
 80121ec:	4013      	ands	r3, r2
 80121ee:	d004      	beq.n	80121fa <HAL_LPTIM_IRQHandler+0xac>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	0018      	movs	r0, r3
 80121f4:	f000 fa1e 	bl	8012634 <HAL_LPTIM_IC_CaptureCallback>
 80121f8:	e003      	b.n	8012202 <HAL_LPTIM_IRQHandler+0xb4>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	0018      	movs	r0, r3
 80121fe:	f000 f9d9 	bl	80125b4 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	2238      	movs	r2, #56	@ 0x38
 8012206:	2100      	movs	r1, #0
 8012208:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 3 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC3) != RESET)
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	681b      	ldr	r3, [r3, #0]
 801220e:	681a      	ldr	r2, [r3, #0]
 8012210:	2380      	movs	r3, #128	@ 0x80
 8012212:	00db      	lsls	r3, r3, #3
 8012214:	401a      	ands	r2, r3
 8012216:	2380      	movs	r3, #128	@ 0x80
 8012218:	00db      	lsls	r3, r3, #3
 801221a:	429a      	cmp	r2, r3
 801221c:	d125      	bne.n	801226a <HAL_LPTIM_IRQHandler+0x11c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC3) != RESET)
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	681b      	ldr	r3, [r3, #0]
 8012222:	689a      	ldr	r2, [r3, #8]
 8012224:	2380      	movs	r3, #128	@ 0x80
 8012226:	00db      	lsls	r3, r3, #3
 8012228:	401a      	ands	r2, r3
 801222a:	2380      	movs	r3, #128	@ 0x80
 801222c:	00db      	lsls	r3, r3, #3
 801222e:	429a      	cmp	r2, r3
 8012230:	d11b      	bne.n	801226a <HAL_LPTIM_IRQHandler+0x11c>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC3);
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	681b      	ldr	r3, [r3, #0]
 8012236:	2280      	movs	r2, #128	@ 0x80
 8012238:	00d2      	lsls	r2, r2, #3
 801223a:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_3;
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	2238      	movs	r2, #56	@ 0x38
 8012240:	2104      	movs	r1, #4
 8012242:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR2 & LPTIM_CCMR2_CC3SEL) != 0x00U)
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	681b      	ldr	r3, [r3, #0]
 8012248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801224a:	2201      	movs	r2, #1
 801224c:	4013      	ands	r3, r2
 801224e:	d004      	beq.n	801225a <HAL_LPTIM_IRQHandler+0x10c>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	0018      	movs	r0, r3
 8012254:	f000 f9ee 	bl	8012634 <HAL_LPTIM_IC_CaptureCallback>
 8012258:	e003      	b.n	8012262 <HAL_LPTIM_IRQHandler+0x114>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	0018      	movs	r0, r3
 801225e:	f000 f9a9 	bl	80125b4 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	2238      	movs	r2, #56	@ 0x38
 8012266:	2100      	movs	r1, #0
 8012268:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 4 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC4) != RESET)
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	681b      	ldr	r3, [r3, #0]
 801226e:	681a      	ldr	r2, [r3, #0]
 8012270:	2380      	movs	r3, #128	@ 0x80
 8012272:	011b      	lsls	r3, r3, #4
 8012274:	401a      	ands	r2, r3
 8012276:	2380      	movs	r3, #128	@ 0x80
 8012278:	011b      	lsls	r3, r3, #4
 801227a:	429a      	cmp	r2, r3
 801227c:	d126      	bne.n	80122cc <HAL_LPTIM_IRQHandler+0x17e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC4) != RESET)
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	681b      	ldr	r3, [r3, #0]
 8012282:	689a      	ldr	r2, [r3, #8]
 8012284:	2380      	movs	r3, #128	@ 0x80
 8012286:	011b      	lsls	r3, r3, #4
 8012288:	401a      	ands	r2, r3
 801228a:	2380      	movs	r3, #128	@ 0x80
 801228c:	011b      	lsls	r3, r3, #4
 801228e:	429a      	cmp	r2, r3
 8012290:	d11c      	bne.n	80122cc <HAL_LPTIM_IRQHandler+0x17e>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC4);
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	2280      	movs	r2, #128	@ 0x80
 8012298:	0112      	lsls	r2, r2, #4
 801229a:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_4;
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	2238      	movs	r2, #56	@ 0x38
 80122a0:	2108      	movs	r1, #8
 80122a2:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR2 & LPTIM_CCMR2_CC4SEL) != 0x00U)
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	681b      	ldr	r3, [r3, #0]
 80122a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80122aa:	2380      	movs	r3, #128	@ 0x80
 80122ac:	025b      	lsls	r3, r3, #9
 80122ae:	4013      	ands	r3, r2
 80122b0:	d004      	beq.n	80122bc <HAL_LPTIM_IRQHandler+0x16e>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	0018      	movs	r0, r3
 80122b6:	f000 f9bd 	bl	8012634 <HAL_LPTIM_IC_CaptureCallback>
 80122ba:	e003      	b.n	80122c4 <HAL_LPTIM_IRQHandler+0x176>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	0018      	movs	r0, r3
 80122c0:	f000 f978 	bl	80125b4 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	2238      	movs	r2, #56	@ 0x38
 80122c8:	2100      	movs	r1, #0
 80122ca:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1O) != RESET)
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	681b      	ldr	r3, [r3, #0]
 80122d0:	681a      	ldr	r2, [r3, #0]
 80122d2:	2380      	movs	r3, #128	@ 0x80
 80122d4:	015b      	lsls	r3, r3, #5
 80122d6:	401a      	ands	r2, r3
 80122d8:	2380      	movs	r3, #128	@ 0x80
 80122da:	015b      	lsls	r3, r3, #5
 80122dc:	429a      	cmp	r2, r3
 80122de:	d11a      	bne.n	8012316 <HAL_LPTIM_IRQHandler+0x1c8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1O) != RESET)
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	681b      	ldr	r3, [r3, #0]
 80122e4:	689a      	ldr	r2, [r3, #8]
 80122e6:	2380      	movs	r3, #128	@ 0x80
 80122e8:	015b      	lsls	r3, r3, #5
 80122ea:	401a      	ands	r2, r3
 80122ec:	2380      	movs	r3, #128	@ 0x80
 80122ee:	015b      	lsls	r3, r3, #5
 80122f0:	429a      	cmp	r2, r3
 80122f2:	d110      	bne.n	8012316 <HAL_LPTIM_IRQHandler+0x1c8>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1O);
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	681b      	ldr	r3, [r3, #0]
 80122f8:	2280      	movs	r2, #128	@ 0x80
 80122fa:	0152      	lsls	r2, r2, #5
 80122fc:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 80122fe:	687b      	ldr	r3, [r7, #4]
 8012300:	2238      	movs	r2, #56	@ 0x38
 8012302:	2101      	movs	r1, #1
 8012304:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	0018      	movs	r0, r3
 801230a:	f000 f99b 	bl	8012644 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	2238      	movs	r2, #56	@ 0x38
 8012312:	2100      	movs	r1, #0
 8012314:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2O) != RESET)
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	681b      	ldr	r3, [r3, #0]
 801231a:	681a      	ldr	r2, [r3, #0]
 801231c:	2380      	movs	r3, #128	@ 0x80
 801231e:	019b      	lsls	r3, r3, #6
 8012320:	401a      	ands	r2, r3
 8012322:	2380      	movs	r3, #128	@ 0x80
 8012324:	019b      	lsls	r3, r3, #6
 8012326:	429a      	cmp	r2, r3
 8012328:	d11a      	bne.n	8012360 <HAL_LPTIM_IRQHandler+0x212>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2O) != RESET)
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	681b      	ldr	r3, [r3, #0]
 801232e:	689a      	ldr	r2, [r3, #8]
 8012330:	2380      	movs	r3, #128	@ 0x80
 8012332:	019b      	lsls	r3, r3, #6
 8012334:	401a      	ands	r2, r3
 8012336:	2380      	movs	r3, #128	@ 0x80
 8012338:	019b      	lsls	r3, r3, #6
 801233a:	429a      	cmp	r2, r3
 801233c:	d110      	bne.n	8012360 <HAL_LPTIM_IRQHandler+0x212>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2O);
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	681b      	ldr	r3, [r3, #0]
 8012342:	2280      	movs	r2, #128	@ 0x80
 8012344:	0192      	lsls	r2, r2, #6
 8012346:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	2238      	movs	r2, #56	@ 0x38
 801234c:	2102      	movs	r1, #2
 801234e:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	0018      	movs	r0, r3
 8012354:	f000 f976 	bl	8012644 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	2238      	movs	r2, #56	@ 0x38
 801235c:	2100      	movs	r1, #0
 801235e:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 3 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC3O) != RESET)
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	681b      	ldr	r3, [r3, #0]
 8012364:	681a      	ldr	r2, [r3, #0]
 8012366:	2380      	movs	r3, #128	@ 0x80
 8012368:	01db      	lsls	r3, r3, #7
 801236a:	401a      	ands	r2, r3
 801236c:	2380      	movs	r3, #128	@ 0x80
 801236e:	01db      	lsls	r3, r3, #7
 8012370:	429a      	cmp	r2, r3
 8012372:	d11a      	bne.n	80123aa <HAL_LPTIM_IRQHandler+0x25c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC3O) != RESET)
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	681b      	ldr	r3, [r3, #0]
 8012378:	689a      	ldr	r2, [r3, #8]
 801237a:	2380      	movs	r3, #128	@ 0x80
 801237c:	01db      	lsls	r3, r3, #7
 801237e:	401a      	ands	r2, r3
 8012380:	2380      	movs	r3, #128	@ 0x80
 8012382:	01db      	lsls	r3, r3, #7
 8012384:	429a      	cmp	r2, r3
 8012386:	d110      	bne.n	80123aa <HAL_LPTIM_IRQHandler+0x25c>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC3O);
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	2280      	movs	r2, #128	@ 0x80
 801238e:	01d2      	lsls	r2, r2, #7
 8012390:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_3;
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	2238      	movs	r2, #56	@ 0x38
 8012396:	2104      	movs	r1, #4
 8012398:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	0018      	movs	r0, r3
 801239e:	f000 f951 	bl	8012644 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	2238      	movs	r2, #56	@ 0x38
 80123a6:	2100      	movs	r1, #0
 80123a8:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 4 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC4O) != RESET)
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	681b      	ldr	r3, [r3, #0]
 80123ae:	681a      	ldr	r2, [r3, #0]
 80123b0:	2380      	movs	r3, #128	@ 0x80
 80123b2:	021b      	lsls	r3, r3, #8
 80123b4:	401a      	ands	r2, r3
 80123b6:	2380      	movs	r3, #128	@ 0x80
 80123b8:	021b      	lsls	r3, r3, #8
 80123ba:	429a      	cmp	r2, r3
 80123bc:	d11a      	bne.n	80123f4 <HAL_LPTIM_IRQHandler+0x2a6>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC4O) != RESET)
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	681b      	ldr	r3, [r3, #0]
 80123c2:	689a      	ldr	r2, [r3, #8]
 80123c4:	2380      	movs	r3, #128	@ 0x80
 80123c6:	021b      	lsls	r3, r3, #8
 80123c8:	401a      	ands	r2, r3
 80123ca:	2380      	movs	r3, #128	@ 0x80
 80123cc:	021b      	lsls	r3, r3, #8
 80123ce:	429a      	cmp	r2, r3
 80123d0:	d110      	bne.n	80123f4 <HAL_LPTIM_IRQHandler+0x2a6>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC4O);
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	681b      	ldr	r3, [r3, #0]
 80123d6:	2280      	movs	r2, #128	@ 0x80
 80123d8:	0212      	lsls	r2, r2, #8
 80123da:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_4;
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	2238      	movs	r2, #56	@ 0x38
 80123e0:	2108      	movs	r1, #8
 80123e2:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	0018      	movs	r0, r3
 80123e8:	f000 f92c 	bl	8012644 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80123ec:	687b      	ldr	r3, [r7, #4]
 80123ee:	2238      	movs	r2, #56	@ 0x38
 80123f0:	2100      	movs	r1, #0
 80123f2:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	681b      	ldr	r3, [r3, #0]
 80123fa:	2202      	movs	r2, #2
 80123fc:	4013      	ands	r3, r2
 80123fe:	2b02      	cmp	r3, #2
 8012400:	d10e      	bne.n	8012420 <HAL_LPTIM_IRQHandler+0x2d2>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	681b      	ldr	r3, [r3, #0]
 8012406:	689b      	ldr	r3, [r3, #8]
 8012408:	2202      	movs	r2, #2
 801240a:	4013      	ands	r3, r2
 801240c:	2b02      	cmp	r3, #2
 801240e:	d107      	bne.n	8012420 <HAL_LPTIM_IRQHandler+0x2d2>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	681b      	ldr	r3, [r3, #0]
 8012414:	2202      	movs	r2, #2
 8012416:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	0018      	movs	r0, r3
 801241c:	f7f9 fa30 	bl	800b880 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	681b      	ldr	r3, [r3, #0]
 8012424:	681b      	ldr	r3, [r3, #0]
 8012426:	2204      	movs	r2, #4
 8012428:	4013      	ands	r3, r2
 801242a:	2b04      	cmp	r3, #4
 801242c:	d10e      	bne.n	801244c <HAL_LPTIM_IRQHandler+0x2fe>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	681b      	ldr	r3, [r3, #0]
 8012432:	689b      	ldr	r3, [r3, #8]
 8012434:	2204      	movs	r2, #4
 8012436:	4013      	ands	r3, r2
 8012438:	2b04      	cmp	r3, #4
 801243a:	d107      	bne.n	801244c <HAL_LPTIM_IRQHandler+0x2fe>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	2204      	movs	r2, #4
 8012442:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	0018      	movs	r0, r3
 8012448:	f000 f8bc 	bl	80125c4 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP1OK) != RESET)
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	681b      	ldr	r3, [r3, #0]
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	2208      	movs	r2, #8
 8012454:	4013      	ands	r3, r2
 8012456:	2b08      	cmp	r3, #8
 8012458:	d112      	bne.n	8012480 <HAL_LPTIM_IRQHandler+0x332>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP1OK) != RESET)
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	681b      	ldr	r3, [r3, #0]
 801245e:	689b      	ldr	r3, [r3, #8]
 8012460:	2208      	movs	r2, #8
 8012462:	4013      	ands	r3, r2
 8012464:	2b08      	cmp	r3, #8
 8012466:	d10b      	bne.n	8012480 <HAL_LPTIM_IRQHandler+0x332>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	681b      	ldr	r3, [r3, #0]
 801246c:	2208      	movs	r2, #8
 801246e:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	2238      	movs	r2, #56	@ 0x38
 8012474:	2101      	movs	r1, #1
 8012476:	5499      	strb	r1, [r3, r2]
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8012478:	687b      	ldr	r3, [r7, #4]
 801247a:	0018      	movs	r0, r3
 801247c:	f000 f8aa 	bl	80125d4 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP2OK) != RESET)
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	681b      	ldr	r3, [r3, #0]
 8012484:	681a      	ldr	r2, [r3, #0]
 8012486:	2380      	movs	r3, #128	@ 0x80
 8012488:	031b      	lsls	r3, r3, #12
 801248a:	401a      	ands	r2, r3
 801248c:	2380      	movs	r3, #128	@ 0x80
 801248e:	031b      	lsls	r3, r3, #12
 8012490:	429a      	cmp	r2, r3
 8012492:	d116      	bne.n	80124c2 <HAL_LPTIM_IRQHandler+0x374>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP2OK) != RESET)
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	681b      	ldr	r3, [r3, #0]
 8012498:	689a      	ldr	r2, [r3, #8]
 801249a:	2380      	movs	r3, #128	@ 0x80
 801249c:	031b      	lsls	r3, r3, #12
 801249e:	401a      	ands	r2, r3
 80124a0:	2380      	movs	r3, #128	@ 0x80
 80124a2:	031b      	lsls	r3, r3, #12
 80124a4:	429a      	cmp	r2, r3
 80124a6:	d10c      	bne.n	80124c2 <HAL_LPTIM_IRQHandler+0x374>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	2280      	movs	r2, #128	@ 0x80
 80124ae:	0312      	lsls	r2, r2, #12
 80124b0:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	2238      	movs	r2, #56	@ 0x38
 80124b6:	2102      	movs	r1, #2
 80124b8:	5499      	strb	r1, [r3, r2]
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	0018      	movs	r0, r3
 80124be:	f000 f889 	bl	80125d4 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	681b      	ldr	r3, [r3, #0]
 80124c6:	681b      	ldr	r3, [r3, #0]
 80124c8:	2210      	movs	r2, #16
 80124ca:	4013      	ands	r3, r2
 80124cc:	2b10      	cmp	r3, #16
 80124ce:	d10e      	bne.n	80124ee <HAL_LPTIM_IRQHandler+0x3a0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 80124d0:	687b      	ldr	r3, [r7, #4]
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	689b      	ldr	r3, [r3, #8]
 80124d6:	2210      	movs	r2, #16
 80124d8:	4013      	ands	r3, r2
 80124da:	2b10      	cmp	r3, #16
 80124dc:	d107      	bne.n	80124ee <HAL_LPTIM_IRQHandler+0x3a0>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	681b      	ldr	r3, [r3, #0]
 80124e2:	2210      	movs	r2, #16
 80124e4:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	0018      	movs	r0, r3
 80124ea:	f000 f87b 	bl	80125e4 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	681b      	ldr	r3, [r3, #0]
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	2220      	movs	r2, #32
 80124f6:	4013      	ands	r3, r2
 80124f8:	2b20      	cmp	r3, #32
 80124fa:	d10e      	bne.n	801251a <HAL_LPTIM_IRQHandler+0x3cc>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	681b      	ldr	r3, [r3, #0]
 8012500:	689b      	ldr	r3, [r3, #8]
 8012502:	2220      	movs	r2, #32
 8012504:	4013      	ands	r3, r2
 8012506:	2b20      	cmp	r3, #32
 8012508:	d107      	bne.n	801251a <HAL_LPTIM_IRQHandler+0x3cc>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	681b      	ldr	r3, [r3, #0]
 801250e:	2220      	movs	r2, #32
 8012510:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	0018      	movs	r0, r3
 8012516:	f000 f86d 	bl	80125f4 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	681b      	ldr	r3, [r3, #0]
 801251e:	681b      	ldr	r3, [r3, #0]
 8012520:	2240      	movs	r2, #64	@ 0x40
 8012522:	4013      	ands	r3, r2
 8012524:	2b40      	cmp	r3, #64	@ 0x40
 8012526:	d10e      	bne.n	8012546 <HAL_LPTIM_IRQHandler+0x3f8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	681b      	ldr	r3, [r3, #0]
 801252c:	689b      	ldr	r3, [r3, #8]
 801252e:	2240      	movs	r2, #64	@ 0x40
 8012530:	4013      	ands	r3, r2
 8012532:	2b40      	cmp	r3, #64	@ 0x40
 8012534:	d107      	bne.n	8012546 <HAL_LPTIM_IRQHandler+0x3f8>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	2240      	movs	r2, #64	@ 0x40
 801253c:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	0018      	movs	r0, r3
 8012542:	f000 f85f 	bl	8012604 <HAL_LPTIM_DirectionDownCallback>
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	681b      	ldr	r3, [r3, #0]
 801254a:	681b      	ldr	r3, [r3, #0]
 801254c:	2280      	movs	r2, #128	@ 0x80
 801254e:	4013      	ands	r3, r2
 8012550:	2b80      	cmp	r3, #128	@ 0x80
 8012552:	d10e      	bne.n	8012572 <HAL_LPTIM_IRQHandler+0x424>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	689b      	ldr	r3, [r3, #8]
 801255a:	2280      	movs	r2, #128	@ 0x80
 801255c:	4013      	ands	r3, r2
 801255e:	2b80      	cmp	r3, #128	@ 0x80
 8012560:	d107      	bne.n	8012572 <HAL_LPTIM_IRQHandler+0x424>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 8012562:	687b      	ldr	r3, [r7, #4]
 8012564:	681b      	ldr	r3, [r3, #0]
 8012566:	2280      	movs	r2, #128	@ 0x80
 8012568:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	0018      	movs	r0, r3
 801256e:	f000 f851 	bl	8012614 <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 8012572:	687b      	ldr	r3, [r7, #4]
 8012574:	681b      	ldr	r3, [r3, #0]
 8012576:	681a      	ldr	r2, [r3, #0]
 8012578:	2380      	movs	r3, #128	@ 0x80
 801257a:	005b      	lsls	r3, r3, #1
 801257c:	401a      	ands	r2, r3
 801257e:	2380      	movs	r3, #128	@ 0x80
 8012580:	005b      	lsls	r3, r3, #1
 8012582:	429a      	cmp	r2, r3
 8012584:	d112      	bne.n	80125ac <HAL_LPTIM_IRQHandler+0x45e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	681b      	ldr	r3, [r3, #0]
 801258a:	689a      	ldr	r2, [r3, #8]
 801258c:	2380      	movs	r3, #128	@ 0x80
 801258e:	005b      	lsls	r3, r3, #1
 8012590:	401a      	ands	r2, r3
 8012592:	2380      	movs	r3, #128	@ 0x80
 8012594:	005b      	lsls	r3, r3, #1
 8012596:	429a      	cmp	r2, r3
 8012598:	d108      	bne.n	80125ac <HAL_LPTIM_IRQHandler+0x45e>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 801259a:	687b      	ldr	r3, [r7, #4]
 801259c:	681b      	ldr	r3, [r3, #0]
 801259e:	2280      	movs	r2, #128	@ 0x80
 80125a0:	0052      	lsls	r2, r2, #1
 80125a2:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	0018      	movs	r0, r3
 80125a8:	f000 f83c 	bl	8012624 <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 80125ac:	46c0      	nop			@ (mov r8, r8)
 80125ae:	46bd      	mov	sp, r7
 80125b0:	b002      	add	sp, #8
 80125b2:	bd80      	pop	{r7, pc}

080125b4 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80125b4:	b580      	push	{r7, lr}
 80125b6:	b082      	sub	sp, #8
 80125b8:	af00      	add	r7, sp, #0
 80125ba:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 80125bc:	46c0      	nop			@ (mov r8, r8)
 80125be:	46bd      	mov	sp, r7
 80125c0:	b002      	add	sp, #8
 80125c2:	bd80      	pop	{r7, pc}

080125c4 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 80125c4:	b580      	push	{r7, lr}
 80125c6:	b082      	sub	sp, #8
 80125c8:	af00      	add	r7, sp, #0
 80125ca:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 80125cc:	46c0      	nop			@ (mov r8, r8)
 80125ce:	46bd      	mov	sp, r7
 80125d0:	b002      	add	sp, #8
 80125d2:	bd80      	pop	{r7, pc}

080125d4 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80125d4:	b580      	push	{r7, lr}
 80125d6:	b082      	sub	sp, #8
 80125d8:	af00      	add	r7, sp, #0
 80125da:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 80125dc:	46c0      	nop			@ (mov r8, r8)
 80125de:	46bd      	mov	sp, r7
 80125e0:	b002      	add	sp, #8
 80125e2:	bd80      	pop	{r7, pc}

080125e4 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80125e4:	b580      	push	{r7, lr}
 80125e6:	b082      	sub	sp, #8
 80125e8:	af00      	add	r7, sp, #0
 80125ea:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 80125ec:	46c0      	nop			@ (mov r8, r8)
 80125ee:	46bd      	mov	sp, r7
 80125f0:	b002      	add	sp, #8
 80125f2:	bd80      	pop	{r7, pc}

080125f4 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 80125f4:	b580      	push	{r7, lr}
 80125f6:	b082      	sub	sp, #8
 80125f8:	af00      	add	r7, sp, #0
 80125fa:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 80125fc:	46c0      	nop			@ (mov r8, r8)
 80125fe:	46bd      	mov	sp, r7
 8012600:	b002      	add	sp, #8
 8012602:	bd80      	pop	{r7, pc}

08012604 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012604:	b580      	push	{r7, lr}
 8012606:	b082      	sub	sp, #8
 8012608:	af00      	add	r7, sp, #0
 801260a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 801260c:	46c0      	nop			@ (mov r8, r8)
 801260e:	46bd      	mov	sp, r7
 8012610:	b002      	add	sp, #8
 8012612:	bd80      	pop	{r7, pc}

08012614 <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012614:	b580      	push	{r7, lr}
 8012616:	b082      	sub	sp, #8
 8012618:	af00      	add	r7, sp, #0
 801261a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 801261c:	46c0      	nop			@ (mov r8, r8)
 801261e:	46bd      	mov	sp, r7
 8012620:	b002      	add	sp, #8
 8012622:	bd80      	pop	{r7, pc}

08012624 <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012624:	b580      	push	{r7, lr}
 8012626:	b082      	sub	sp, #8
 8012628:	af00      	add	r7, sp, #0
 801262a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 801262c:	46c0      	nop			@ (mov r8, r8)
 801262e:	46bd      	mov	sp, r7
 8012630:	b002      	add	sp, #8
 8012632:	bd80      	pop	{r7, pc}

08012634 <HAL_LPTIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_CaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012634:	b580      	push	{r7, lr}
 8012636:	b082      	sub	sp, #8
 8012638:	af00      	add	r7, sp, #0
 801263a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801263c:	46c0      	nop			@ (mov r8, r8)
 801263e:	46bd      	mov	sp, r7
 8012640:	b002      	add	sp, #8
 8012642:	bd80      	pop	{r7, pc}

08012644 <HAL_LPTIM_IC_OverCaptureCallback>:
  * @brief  Over Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_OverCaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012644:	b580      	push	{r7, lr}
 8012646:	b082      	sub	sp, #8
 8012648:	af00      	add	r7, sp, #0
 801264a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_OverCaptureCallback could be implemented in the user file
   */
}
 801264c:	46c0      	nop			@ (mov r8, r8)
 801264e:	46bd      	mov	sp, r7
 8012650:	b002      	add	sp, #8
 8012652:	bd80      	pop	{r7, pc}

08012654 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8012654:	b580      	push	{r7, lr}
 8012656:	b084      	sub	sp, #16
 8012658:	af00      	add	r7, sp, #0
 801265a:	6078      	str	r0, [r7, #4]
 801265c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 801265e:	230f      	movs	r3, #15
 8012660:	18fb      	adds	r3, r7, r3
 8012662:	2200      	movs	r2, #0
 8012664:	701a      	strb	r2, [r3, #0]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8012666:	4b15      	ldr	r3, [pc, #84]	@ (80126bc <LPTIM_WaitForFlag+0x68>)
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	4915      	ldr	r1, [pc, #84]	@ (80126c0 <LPTIM_WaitForFlag+0x6c>)
 801266c:	0018      	movs	r0, r3
 801266e:	f7ed fd71 	bl	8000154 <__udivsi3>
 8012672:	0003      	movs	r3, r0
 8012674:	001a      	movs	r2, r3
 8012676:	0013      	movs	r3, r2
 8012678:	015b      	lsls	r3, r3, #5
 801267a:	1a9b      	subs	r3, r3, r2
 801267c:	009b      	lsls	r3, r3, #2
 801267e:	189b      	adds	r3, r3, r2
 8012680:	00db      	lsls	r3, r3, #3
 8012682:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8012684:	68bb      	ldr	r3, [r7, #8]
 8012686:	3b01      	subs	r3, #1
 8012688:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 801268a:	68bb      	ldr	r3, [r7, #8]
 801268c:	2b00      	cmp	r3, #0
 801268e:	d103      	bne.n	8012698 <LPTIM_WaitForFlag+0x44>
    {
      result = HAL_TIMEOUT;
 8012690:	230f      	movs	r3, #15
 8012692:	18fb      	adds	r3, r7, r3
 8012694:	2203      	movs	r2, #3
 8012696:	701a      	strb	r2, [r3, #0]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	681b      	ldr	r3, [r3, #0]
 801269c:	681b      	ldr	r3, [r3, #0]
 801269e:	683a      	ldr	r2, [r7, #0]
 80126a0:	4013      	ands	r3, r2
 80126a2:	683a      	ldr	r2, [r7, #0]
 80126a4:	429a      	cmp	r2, r3
 80126a6:	d002      	beq.n	80126ae <LPTIM_WaitForFlag+0x5a>
 80126a8:	68bb      	ldr	r3, [r7, #8]
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d1ea      	bne.n	8012684 <LPTIM_WaitForFlag+0x30>

  return result;
 80126ae:	230f      	movs	r3, #15
 80126b0:	18fb      	adds	r3, r7, r3
 80126b2:	781b      	ldrb	r3, [r3, #0]
}
 80126b4:	0018      	movs	r0, r3
 80126b6:	46bd      	mov	sp, r7
 80126b8:	b004      	add	sp, #16
 80126ba:	bd80      	pop	{r7, pc}
 80126bc:	20000000 	.word	0x20000000
 80126c0:	00004e20 	.word	0x00004e20

080126c4 <LPTIM_OC1_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC1_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 80126c4:	b580      	push	{r7, lr}
 80126c6:	b084      	sub	sp, #16
 80126c8:	af00      	add	r7, sp, #0
 80126ca:	6078      	str	r0, [r7, #4]
 80126cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1;

  tmpccmr1 = hlptim->Instance->CCMR1;
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	681b      	ldr	r3, [r3, #0]
 80126d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80126d4:	60fb      	str	r3, [r7, #12]
  tmpccmr1 &= ~(LPTIM_CCMR1_CC1P_Msk | LPTIM_CCMR1_CC1SEL_Msk);
 80126d6:	68fb      	ldr	r3, [r7, #12]
 80126d8:	220d      	movs	r2, #13
 80126da:	4393      	bics	r3, r2
 80126dc:	60fb      	str	r3, [r7, #12]

  tmpccmr1 |= sConfig->OCPolarity << LPTIM_CCMR1_CC1P_Pos;
 80126de:	683b      	ldr	r3, [r7, #0]
 80126e0:	685b      	ldr	r3, [r3, #4]
 80126e2:	009b      	lsls	r3, r3, #2
 80126e4:	68fa      	ldr	r2, [r7, #12]
 80126e6:	4313      	orrs	r3, r2
 80126e8:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	681b      	ldr	r3, [r3, #0]
 80126ee:	691a      	ldr	r2, [r3, #16]
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	681b      	ldr	r3, [r3, #0]
 80126f4:	2101      	movs	r1, #1
 80126f6:	430a      	orrs	r2, r1
 80126f8:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	2208      	movs	r2, #8
 8012700:	605a      	str	r2, [r3, #4]

  /* Write to CCR1 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_1, sConfig->Pulse);
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	681b      	ldr	r3, [r3, #0]
 8012706:	683a      	ldr	r2, [r7, #0]
 8012708:	6812      	ldr	r2, [r2, #0]
 801270a:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CCR1 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP1OK) == HAL_TIMEOUT)
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	2108      	movs	r1, #8
 8012710:	0018      	movs	r0, r3
 8012712:	f7ff ff9f 	bl	8012654 <LPTIM_WaitForFlag>
 8012716:	0003      	movs	r3, r0
 8012718:	2b03      	cmp	r3, #3
 801271a:	d101      	bne.n	8012720 <LPTIM_OC1_SetConfig+0x5c>
  {
    return HAL_TIMEOUT;
 801271c:	2303      	movs	r3, #3
 801271e:	e068      	b.n	80127f2 <LPTIM_OC1_SetConfig+0x12e>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	681b      	ldr	r3, [r3, #0]
 8012724:	4a35      	ldr	r2, [pc, #212]	@ (80127fc <LPTIM_OC1_SetConfig+0x138>)
 8012726:	4293      	cmp	r3, r2
 8012728:	d004      	beq.n	8012734 <LPTIM_OC1_SetConfig+0x70>
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	681b      	ldr	r3, [r3, #0]
 801272e:	4a34      	ldr	r2, [pc, #208]	@ (8012800 <LPTIM_OC1_SetConfig+0x13c>)
 8012730:	4293      	cmp	r3, r2
 8012732:	d101      	bne.n	8012738 <LPTIM_OC1_SetConfig+0x74>
 8012734:	2301      	movs	r3, #1
 8012736:	e000      	b.n	801273a <LPTIM_OC1_SetConfig+0x76>
 8012738:	2300      	movs	r3, #0
 801273a:	2b01      	cmp	r3, #1
 801273c:	d122      	bne.n	8012784 <LPTIM_OC1_SetConfig+0xc0>
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	681b      	ldr	r3, [r3, #0]
 8012742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012744:	2202      	movs	r2, #2
 8012746:	4013      	ands	r3, r2
 8012748:	d14e      	bne.n	80127e8 <LPTIM_OC1_SetConfig+0x124>
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012750:	2380      	movs	r3, #128	@ 0x80
 8012752:	029b      	lsls	r3, r3, #10
 8012754:	4013      	ands	r3, r2
 8012756:	d147      	bne.n	80127e8 <LPTIM_OC1_SetConfig+0x124>
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	681b      	ldr	r3, [r3, #0]
 801275c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801275e:	2202      	movs	r2, #2
 8012760:	4013      	ands	r3, r2
 8012762:	d141      	bne.n	80127e8 <LPTIM_OC1_SetConfig+0x124>
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801276a:	2380      	movs	r3, #128	@ 0x80
 801276c:	029b      	lsls	r3, r3, #10
 801276e:	4013      	ands	r3, r2
 8012770:	d13a      	bne.n	80127e8 <LPTIM_OC1_SetConfig+0x124>
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	681b      	ldr	r3, [r3, #0]
 8012776:	691a      	ldr	r2, [r3, #16]
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	2101      	movs	r1, #1
 801277e:	438a      	bics	r2, r1
 8012780:	611a      	str	r2, [r3, #16]
 8012782:	e031      	b.n	80127e8 <LPTIM_OC1_SetConfig+0x124>
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	4a1c      	ldr	r2, [pc, #112]	@ (80127fc <LPTIM_OC1_SetConfig+0x138>)
 801278a:	4293      	cmp	r3, r2
 801278c:	d009      	beq.n	80127a2 <LPTIM_OC1_SetConfig+0xde>
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	681b      	ldr	r3, [r3, #0]
 8012792:	4a1c      	ldr	r2, [pc, #112]	@ (8012804 <LPTIM_OC1_SetConfig+0x140>)
 8012794:	4293      	cmp	r3, r2
 8012796:	d004      	beq.n	80127a2 <LPTIM_OC1_SetConfig+0xde>
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	681b      	ldr	r3, [r3, #0]
 801279c:	4a18      	ldr	r2, [pc, #96]	@ (8012800 <LPTIM_OC1_SetConfig+0x13c>)
 801279e:	4293      	cmp	r3, r2
 80127a0:	d101      	bne.n	80127a6 <LPTIM_OC1_SetConfig+0xe2>
 80127a2:	2301      	movs	r3, #1
 80127a4:	e000      	b.n	80127a8 <LPTIM_OC1_SetConfig+0xe4>
 80127a6:	2300      	movs	r3, #0
 80127a8:	2b01      	cmp	r3, #1
 80127aa:	d115      	bne.n	80127d8 <LPTIM_OC1_SetConfig+0x114>
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80127b2:	2202      	movs	r2, #2
 80127b4:	4013      	ands	r3, r2
 80127b6:	d117      	bne.n	80127e8 <LPTIM_OC1_SetConfig+0x124>
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	681b      	ldr	r3, [r3, #0]
 80127bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80127be:	2380      	movs	r3, #128	@ 0x80
 80127c0:	029b      	lsls	r3, r3, #10
 80127c2:	4013      	ands	r3, r2
 80127c4:	d110      	bne.n	80127e8 <LPTIM_OC1_SetConfig+0x124>
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	691a      	ldr	r2, [r3, #16]
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	2101      	movs	r1, #1
 80127d2:	438a      	bics	r2, r1
 80127d4:	611a      	str	r2, [r3, #16]
 80127d6:	e007      	b.n	80127e8 <LPTIM_OC1_SetConfig+0x124>
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	681b      	ldr	r3, [r3, #0]
 80127dc:	691a      	ldr	r2, [r3, #16]
 80127de:	687b      	ldr	r3, [r7, #4]
 80127e0:	681b      	ldr	r3, [r3, #0]
 80127e2:	2101      	movs	r1, #1
 80127e4:	438a      	bics	r2, r1
 80127e6:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR1 = tmpccmr1;
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	681b      	ldr	r3, [r3, #0]
 80127ec:	68fa      	ldr	r2, [r7, #12]
 80127ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80127f0:	2300      	movs	r3, #0
}
 80127f2:	0018      	movs	r0, r3
 80127f4:	46bd      	mov	sp, r7
 80127f6:	b004      	add	sp, #16
 80127f8:	bd80      	pop	{r7, pc}
 80127fa:	46c0      	nop			@ (mov r8, r8)
 80127fc:	40007c00 	.word	0x40007c00
 8012800:	40009000 	.word	0x40009000
 8012804:	40009400 	.word	0x40009400

08012808 <LPTIM_OC2_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC2_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 8012808:	b580      	push	{r7, lr}
 801280a:	b084      	sub	sp, #16
 801280c:	af00      	add	r7, sp, #0
 801280e:	6078      	str	r0, [r7, #4]
 8012810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1;

  tmpccmr1 = hlptim->Instance->CCMR1;
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	681b      	ldr	r3, [r3, #0]
 8012816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012818:	60fb      	str	r3, [r7, #12]
  tmpccmr1 &= ~(LPTIM_CCMR1_CC2P_Msk | LPTIM_CCMR1_CC2SEL_Msk);
 801281a:	68fb      	ldr	r3, [r7, #12]
 801281c:	4a49      	ldr	r2, [pc, #292]	@ (8012944 <LPTIM_OC2_SetConfig+0x13c>)
 801281e:	4013      	ands	r3, r2
 8012820:	60fb      	str	r3, [r7, #12]
  tmpccmr1 |= sConfig->OCPolarity << LPTIM_CCMR1_CC2P_Pos;
 8012822:	683b      	ldr	r3, [r7, #0]
 8012824:	685b      	ldr	r3, [r3, #4]
 8012826:	049b      	lsls	r3, r3, #18
 8012828:	68fa      	ldr	r2, [r7, #12]
 801282a:	4313      	orrs	r3, r2
 801282c:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	681b      	ldr	r3, [r3, #0]
 8012832:	691a      	ldr	r2, [r3, #16]
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	2101      	movs	r1, #1
 801283a:	430a      	orrs	r2, r1
 801283c:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	681b      	ldr	r3, [r3, #0]
 8012842:	2280      	movs	r2, #128	@ 0x80
 8012844:	0312      	lsls	r2, r2, #12
 8012846:	605a      	str	r2, [r3, #4]

  /* Write to CCR2 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_2, sConfig->Pulse);
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	681b      	ldr	r3, [r3, #0]
 801284c:	683a      	ldr	r2, [r7, #0]
 801284e:	6812      	ldr	r2, [r2, #0]
 8012850:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Wait for the completion of the write operation to the LPTIM_CCR2 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP2OK) != HAL_OK)
 8012852:	2380      	movs	r3, #128	@ 0x80
 8012854:	031a      	lsls	r2, r3, #12
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	0011      	movs	r1, r2
 801285a:	0018      	movs	r0, r3
 801285c:	f7ff fefa 	bl	8012654 <LPTIM_WaitForFlag>
 8012860:	1e03      	subs	r3, r0, #0
 8012862:	d001      	beq.n	8012868 <LPTIM_OC2_SetConfig+0x60>
  {
    return HAL_TIMEOUT;
 8012864:	2303      	movs	r3, #3
 8012866:	e068      	b.n	801293a <LPTIM_OC2_SetConfig+0x132>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	681b      	ldr	r3, [r3, #0]
 801286c:	4a36      	ldr	r2, [pc, #216]	@ (8012948 <LPTIM_OC2_SetConfig+0x140>)
 801286e:	4293      	cmp	r3, r2
 8012870:	d004      	beq.n	801287c <LPTIM_OC2_SetConfig+0x74>
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	681b      	ldr	r3, [r3, #0]
 8012876:	4a35      	ldr	r2, [pc, #212]	@ (801294c <LPTIM_OC2_SetConfig+0x144>)
 8012878:	4293      	cmp	r3, r2
 801287a:	d101      	bne.n	8012880 <LPTIM_OC2_SetConfig+0x78>
 801287c:	2301      	movs	r3, #1
 801287e:	e000      	b.n	8012882 <LPTIM_OC2_SetConfig+0x7a>
 8012880:	2300      	movs	r3, #0
 8012882:	2b01      	cmp	r3, #1
 8012884:	d122      	bne.n	80128cc <LPTIM_OC2_SetConfig+0xc4>
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801288c:	2202      	movs	r2, #2
 801288e:	4013      	ands	r3, r2
 8012890:	d14e      	bne.n	8012930 <LPTIM_OC2_SetConfig+0x128>
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012898:	2380      	movs	r3, #128	@ 0x80
 801289a:	029b      	lsls	r3, r3, #10
 801289c:	4013      	ands	r3, r2
 801289e:	d147      	bne.n	8012930 <LPTIM_OC2_SetConfig+0x128>
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80128a6:	2202      	movs	r2, #2
 80128a8:	4013      	ands	r3, r2
 80128aa:	d141      	bne.n	8012930 <LPTIM_OC2_SetConfig+0x128>
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80128b2:	2380      	movs	r3, #128	@ 0x80
 80128b4:	029b      	lsls	r3, r3, #10
 80128b6:	4013      	ands	r3, r2
 80128b8:	d13a      	bne.n	8012930 <LPTIM_OC2_SetConfig+0x128>
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	681b      	ldr	r3, [r3, #0]
 80128be:	691a      	ldr	r2, [r3, #16]
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	681b      	ldr	r3, [r3, #0]
 80128c4:	2101      	movs	r1, #1
 80128c6:	438a      	bics	r2, r1
 80128c8:	611a      	str	r2, [r3, #16]
 80128ca:	e031      	b.n	8012930 <LPTIM_OC2_SetConfig+0x128>
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	681b      	ldr	r3, [r3, #0]
 80128d0:	4a1d      	ldr	r2, [pc, #116]	@ (8012948 <LPTIM_OC2_SetConfig+0x140>)
 80128d2:	4293      	cmp	r3, r2
 80128d4:	d009      	beq.n	80128ea <LPTIM_OC2_SetConfig+0xe2>
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	4a1d      	ldr	r2, [pc, #116]	@ (8012950 <LPTIM_OC2_SetConfig+0x148>)
 80128dc:	4293      	cmp	r3, r2
 80128de:	d004      	beq.n	80128ea <LPTIM_OC2_SetConfig+0xe2>
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	681b      	ldr	r3, [r3, #0]
 80128e4:	4a19      	ldr	r2, [pc, #100]	@ (801294c <LPTIM_OC2_SetConfig+0x144>)
 80128e6:	4293      	cmp	r3, r2
 80128e8:	d101      	bne.n	80128ee <LPTIM_OC2_SetConfig+0xe6>
 80128ea:	2301      	movs	r3, #1
 80128ec:	e000      	b.n	80128f0 <LPTIM_OC2_SetConfig+0xe8>
 80128ee:	2300      	movs	r3, #0
 80128f0:	2b01      	cmp	r3, #1
 80128f2:	d115      	bne.n	8012920 <LPTIM_OC2_SetConfig+0x118>
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	681b      	ldr	r3, [r3, #0]
 80128f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128fa:	2202      	movs	r2, #2
 80128fc:	4013      	ands	r3, r2
 80128fe:	d117      	bne.n	8012930 <LPTIM_OC2_SetConfig+0x128>
 8012900:	687b      	ldr	r3, [r7, #4]
 8012902:	681b      	ldr	r3, [r3, #0]
 8012904:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012906:	2380      	movs	r3, #128	@ 0x80
 8012908:	029b      	lsls	r3, r3, #10
 801290a:	4013      	ands	r3, r2
 801290c:	d110      	bne.n	8012930 <LPTIM_OC2_SetConfig+0x128>
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	681b      	ldr	r3, [r3, #0]
 8012912:	691a      	ldr	r2, [r3, #16]
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	681b      	ldr	r3, [r3, #0]
 8012918:	2101      	movs	r1, #1
 801291a:	438a      	bics	r2, r1
 801291c:	611a      	str	r2, [r3, #16]
 801291e:	e007      	b.n	8012930 <LPTIM_OC2_SetConfig+0x128>
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	691a      	ldr	r2, [r3, #16]
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	681b      	ldr	r3, [r3, #0]
 801292a:	2101      	movs	r1, #1
 801292c:	438a      	bics	r2, r1
 801292e:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR1 = tmpccmr1;
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	681b      	ldr	r3, [r3, #0]
 8012934:	68fa      	ldr	r2, [r7, #12]
 8012936:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8012938:	2300      	movs	r3, #0
}
 801293a:	0018      	movs	r0, r3
 801293c:	46bd      	mov	sp, r7
 801293e:	b004      	add	sp, #16
 8012940:	bd80      	pop	{r7, pc}
 8012942:	46c0      	nop			@ (mov r8, r8)
 8012944:	fff2ffff 	.word	0xfff2ffff
 8012948:	40007c00 	.word	0x40007c00
 801294c:	40009000 	.word	0x40009000
 8012950:	40009400 	.word	0x40009400

08012954 <LPTIM_OC3_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC3_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 8012954:	b580      	push	{r7, lr}
 8012956:	b084      	sub	sp, #16
 8012958:	af00      	add	r7, sp, #0
 801295a:	6078      	str	r0, [r7, #4]
 801295c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2;

  tmpccmr2 = hlptim->Instance->CCMR2;
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	681b      	ldr	r3, [r3, #0]
 8012962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012964:	60fb      	str	r3, [r7, #12]
  tmpccmr2 &= ~(LPTIM_CCMR2_CC3P_Msk | LPTIM_CCMR2_CC3SEL_Msk);
 8012966:	68fb      	ldr	r3, [r7, #12]
 8012968:	220d      	movs	r2, #13
 801296a:	4393      	bics	r3, r2
 801296c:	60fb      	str	r3, [r7, #12]

  tmpccmr2 |= sConfig->OCPolarity << LPTIM_CCMR2_CC3P_Pos;
 801296e:	683b      	ldr	r3, [r7, #0]
 8012970:	685b      	ldr	r3, [r3, #4]
 8012972:	009b      	lsls	r3, r3, #2
 8012974:	68fa      	ldr	r2, [r7, #12]
 8012976:	4313      	orrs	r3, r2
 8012978:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	681b      	ldr	r3, [r3, #0]
 801297e:	691a      	ldr	r2, [r3, #16]
 8012980:	687b      	ldr	r3, [r7, #4]
 8012982:	681b      	ldr	r3, [r3, #0]
 8012984:	2101      	movs	r1, #1
 8012986:	430a      	orrs	r2, r1
 8012988:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP3OK);
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	681b      	ldr	r3, [r3, #0]
 801298e:	2280      	movs	r2, #128	@ 0x80
 8012990:	0352      	lsls	r2, r2, #13
 8012992:	605a      	str	r2, [r3, #4]

  /* Write to CCR3 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_3, sConfig->Pulse);
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	681b      	ldr	r3, [r3, #0]
 8012998:	683a      	ldr	r2, [r7, #0]
 801299a:	6812      	ldr	r2, [r2, #0]
 801299c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Wait for the completion of the write operation to the LPTIM_CCR3 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP3OK) == HAL_TIMEOUT)
 801299e:	2380      	movs	r3, #128	@ 0x80
 80129a0:	035a      	lsls	r2, r3, #13
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	0011      	movs	r1, r2
 80129a6:	0018      	movs	r0, r3
 80129a8:	f7ff fe54 	bl	8012654 <LPTIM_WaitForFlag>
 80129ac:	0003      	movs	r3, r0
 80129ae:	2b03      	cmp	r3, #3
 80129b0:	d101      	bne.n	80129b6 <LPTIM_OC3_SetConfig+0x62>
  {
    return HAL_TIMEOUT;
 80129b2:	2303      	movs	r3, #3
 80129b4:	e068      	b.n	8012a88 <LPTIM_OC3_SetConfig+0x134>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	681b      	ldr	r3, [r3, #0]
 80129ba:	4a35      	ldr	r2, [pc, #212]	@ (8012a90 <LPTIM_OC3_SetConfig+0x13c>)
 80129bc:	4293      	cmp	r3, r2
 80129be:	d004      	beq.n	80129ca <LPTIM_OC3_SetConfig+0x76>
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	681b      	ldr	r3, [r3, #0]
 80129c4:	4a33      	ldr	r2, [pc, #204]	@ (8012a94 <LPTIM_OC3_SetConfig+0x140>)
 80129c6:	4293      	cmp	r3, r2
 80129c8:	d101      	bne.n	80129ce <LPTIM_OC3_SetConfig+0x7a>
 80129ca:	2301      	movs	r3, #1
 80129cc:	e000      	b.n	80129d0 <LPTIM_OC3_SetConfig+0x7c>
 80129ce:	2300      	movs	r3, #0
 80129d0:	2b01      	cmp	r3, #1
 80129d2:	d122      	bne.n	8012a1a <LPTIM_OC3_SetConfig+0xc6>
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	681b      	ldr	r3, [r3, #0]
 80129d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80129da:	2202      	movs	r2, #2
 80129dc:	4013      	ands	r3, r2
 80129de:	d14e      	bne.n	8012a7e <LPTIM_OC3_SetConfig+0x12a>
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	681b      	ldr	r3, [r3, #0]
 80129e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80129e6:	2380      	movs	r3, #128	@ 0x80
 80129e8:	029b      	lsls	r3, r3, #10
 80129ea:	4013      	ands	r3, r2
 80129ec:	d147      	bne.n	8012a7e <LPTIM_OC3_SetConfig+0x12a>
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	681b      	ldr	r3, [r3, #0]
 80129f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80129f4:	2202      	movs	r2, #2
 80129f6:	4013      	ands	r3, r2
 80129f8:	d141      	bne.n	8012a7e <LPTIM_OC3_SetConfig+0x12a>
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	681b      	ldr	r3, [r3, #0]
 80129fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012a00:	2380      	movs	r3, #128	@ 0x80
 8012a02:	029b      	lsls	r3, r3, #10
 8012a04:	4013      	ands	r3, r2
 8012a06:	d13a      	bne.n	8012a7e <LPTIM_OC3_SetConfig+0x12a>
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	691a      	ldr	r2, [r3, #16]
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	681b      	ldr	r3, [r3, #0]
 8012a12:	2101      	movs	r1, #1
 8012a14:	438a      	bics	r2, r1
 8012a16:	611a      	str	r2, [r3, #16]
 8012a18:	e031      	b.n	8012a7e <LPTIM_OC3_SetConfig+0x12a>
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	681b      	ldr	r3, [r3, #0]
 8012a1e:	4a1c      	ldr	r2, [pc, #112]	@ (8012a90 <LPTIM_OC3_SetConfig+0x13c>)
 8012a20:	4293      	cmp	r3, r2
 8012a22:	d009      	beq.n	8012a38 <LPTIM_OC3_SetConfig+0xe4>
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	681b      	ldr	r3, [r3, #0]
 8012a28:	4a1b      	ldr	r2, [pc, #108]	@ (8012a98 <LPTIM_OC3_SetConfig+0x144>)
 8012a2a:	4293      	cmp	r3, r2
 8012a2c:	d004      	beq.n	8012a38 <LPTIM_OC3_SetConfig+0xe4>
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	681b      	ldr	r3, [r3, #0]
 8012a32:	4a18      	ldr	r2, [pc, #96]	@ (8012a94 <LPTIM_OC3_SetConfig+0x140>)
 8012a34:	4293      	cmp	r3, r2
 8012a36:	d101      	bne.n	8012a3c <LPTIM_OC3_SetConfig+0xe8>
 8012a38:	2301      	movs	r3, #1
 8012a3a:	e000      	b.n	8012a3e <LPTIM_OC3_SetConfig+0xea>
 8012a3c:	2300      	movs	r3, #0
 8012a3e:	2b01      	cmp	r3, #1
 8012a40:	d115      	bne.n	8012a6e <LPTIM_OC3_SetConfig+0x11a>
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	681b      	ldr	r3, [r3, #0]
 8012a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a48:	2202      	movs	r2, #2
 8012a4a:	4013      	ands	r3, r2
 8012a4c:	d117      	bne.n	8012a7e <LPTIM_OC3_SetConfig+0x12a>
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	681b      	ldr	r3, [r3, #0]
 8012a52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a54:	2380      	movs	r3, #128	@ 0x80
 8012a56:	029b      	lsls	r3, r3, #10
 8012a58:	4013      	ands	r3, r2
 8012a5a:	d110      	bne.n	8012a7e <LPTIM_OC3_SetConfig+0x12a>
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	681b      	ldr	r3, [r3, #0]
 8012a60:	691a      	ldr	r2, [r3, #16]
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	681b      	ldr	r3, [r3, #0]
 8012a66:	2101      	movs	r1, #1
 8012a68:	438a      	bics	r2, r1
 8012a6a:	611a      	str	r2, [r3, #16]
 8012a6c:	e007      	b.n	8012a7e <LPTIM_OC3_SetConfig+0x12a>
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	681b      	ldr	r3, [r3, #0]
 8012a72:	691a      	ldr	r2, [r3, #16]
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	681b      	ldr	r3, [r3, #0]
 8012a78:	2101      	movs	r1, #1
 8012a7a:	438a      	bics	r2, r1
 8012a7c:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR2 = tmpccmr2;
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	68fa      	ldr	r2, [r7, #12]
 8012a84:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8012a86:	2300      	movs	r3, #0
}
 8012a88:	0018      	movs	r0, r3
 8012a8a:	46bd      	mov	sp, r7
 8012a8c:	b004      	add	sp, #16
 8012a8e:	bd80      	pop	{r7, pc}
 8012a90:	40007c00 	.word	0x40007c00
 8012a94:	40009000 	.word	0x40009000
 8012a98:	40009400 	.word	0x40009400

08012a9c <LPTIM_OC4_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC4_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 8012a9c:	b580      	push	{r7, lr}
 8012a9e:	b084      	sub	sp, #16
 8012aa0:	af00      	add	r7, sp, #0
 8012aa2:	6078      	str	r0, [r7, #4]
 8012aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2;

  tmpccmr2 = hlptim->Instance->CCMR2;
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	681b      	ldr	r3, [r3, #0]
 8012aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012aac:	60fb      	str	r3, [r7, #12]
  tmpccmr2 &= ~(LPTIM_CCMR2_CC4P_Msk | LPTIM_CCMR2_CC4SEL_Msk);
 8012aae:	68fb      	ldr	r3, [r7, #12]
 8012ab0:	4a49      	ldr	r2, [pc, #292]	@ (8012bd8 <LPTIM_OC4_SetConfig+0x13c>)
 8012ab2:	4013      	ands	r3, r2
 8012ab4:	60fb      	str	r3, [r7, #12]

  tmpccmr2 |= sConfig->OCPolarity << LPTIM_CCMR2_CC4P_Pos;
 8012ab6:	683b      	ldr	r3, [r7, #0]
 8012ab8:	685b      	ldr	r3, [r3, #4]
 8012aba:	049b      	lsls	r3, r3, #18
 8012abc:	68fa      	ldr	r2, [r7, #12]
 8012abe:	4313      	orrs	r3, r2
 8012ac0:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	681b      	ldr	r3, [r3, #0]
 8012ac6:	691a      	ldr	r2, [r3, #16]
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	681b      	ldr	r3, [r3, #0]
 8012acc:	2101      	movs	r1, #1
 8012ace:	430a      	orrs	r2, r1
 8012ad0:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP4OK);
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	681b      	ldr	r3, [r3, #0]
 8012ad6:	2280      	movs	r2, #128	@ 0x80
 8012ad8:	0392      	lsls	r2, r2, #14
 8012ada:	605a      	str	r2, [r3, #4]

  /* Write to CCR4 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_4, sConfig->Pulse);
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	681b      	ldr	r3, [r3, #0]
 8012ae0:	683a      	ldr	r2, [r7, #0]
 8012ae2:	6812      	ldr	r2, [r2, #0]
 8012ae4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Wait for the completion of the write operation to the LPTIM_CCR4 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP4OK) == HAL_TIMEOUT)
 8012ae6:	2380      	movs	r3, #128	@ 0x80
 8012ae8:	039a      	lsls	r2, r3, #14
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	0011      	movs	r1, r2
 8012aee:	0018      	movs	r0, r3
 8012af0:	f7ff fdb0 	bl	8012654 <LPTIM_WaitForFlag>
 8012af4:	0003      	movs	r3, r0
 8012af6:	2b03      	cmp	r3, #3
 8012af8:	d101      	bne.n	8012afe <LPTIM_OC4_SetConfig+0x62>
  {
    return HAL_TIMEOUT;
 8012afa:	2303      	movs	r3, #3
 8012afc:	e068      	b.n	8012bd0 <LPTIM_OC4_SetConfig+0x134>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	681b      	ldr	r3, [r3, #0]
 8012b02:	4a36      	ldr	r2, [pc, #216]	@ (8012bdc <LPTIM_OC4_SetConfig+0x140>)
 8012b04:	4293      	cmp	r3, r2
 8012b06:	d004      	beq.n	8012b12 <LPTIM_OC4_SetConfig+0x76>
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	681b      	ldr	r3, [r3, #0]
 8012b0c:	4a34      	ldr	r2, [pc, #208]	@ (8012be0 <LPTIM_OC4_SetConfig+0x144>)
 8012b0e:	4293      	cmp	r3, r2
 8012b10:	d101      	bne.n	8012b16 <LPTIM_OC4_SetConfig+0x7a>
 8012b12:	2301      	movs	r3, #1
 8012b14:	e000      	b.n	8012b18 <LPTIM_OC4_SetConfig+0x7c>
 8012b16:	2300      	movs	r3, #0
 8012b18:	2b01      	cmp	r3, #1
 8012b1a:	d122      	bne.n	8012b62 <LPTIM_OC4_SetConfig+0xc6>
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b22:	2202      	movs	r2, #2
 8012b24:	4013      	ands	r3, r2
 8012b26:	d14e      	bne.n	8012bc6 <LPTIM_OC4_SetConfig+0x12a>
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	681b      	ldr	r3, [r3, #0]
 8012b2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b2e:	2380      	movs	r3, #128	@ 0x80
 8012b30:	029b      	lsls	r3, r3, #10
 8012b32:	4013      	ands	r3, r2
 8012b34:	d147      	bne.n	8012bc6 <LPTIM_OC4_SetConfig+0x12a>
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	681b      	ldr	r3, [r3, #0]
 8012b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012b3c:	2202      	movs	r2, #2
 8012b3e:	4013      	ands	r3, r2
 8012b40:	d141      	bne.n	8012bc6 <LPTIM_OC4_SetConfig+0x12a>
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	681b      	ldr	r3, [r3, #0]
 8012b46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012b48:	2380      	movs	r3, #128	@ 0x80
 8012b4a:	029b      	lsls	r3, r3, #10
 8012b4c:	4013      	ands	r3, r2
 8012b4e:	d13a      	bne.n	8012bc6 <LPTIM_OC4_SetConfig+0x12a>
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	681b      	ldr	r3, [r3, #0]
 8012b54:	691a      	ldr	r2, [r3, #16]
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	681b      	ldr	r3, [r3, #0]
 8012b5a:	2101      	movs	r1, #1
 8012b5c:	438a      	bics	r2, r1
 8012b5e:	611a      	str	r2, [r3, #16]
 8012b60:	e031      	b.n	8012bc6 <LPTIM_OC4_SetConfig+0x12a>
 8012b62:	687b      	ldr	r3, [r7, #4]
 8012b64:	681b      	ldr	r3, [r3, #0]
 8012b66:	4a1d      	ldr	r2, [pc, #116]	@ (8012bdc <LPTIM_OC4_SetConfig+0x140>)
 8012b68:	4293      	cmp	r3, r2
 8012b6a:	d009      	beq.n	8012b80 <LPTIM_OC4_SetConfig+0xe4>
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	681b      	ldr	r3, [r3, #0]
 8012b70:	4a1c      	ldr	r2, [pc, #112]	@ (8012be4 <LPTIM_OC4_SetConfig+0x148>)
 8012b72:	4293      	cmp	r3, r2
 8012b74:	d004      	beq.n	8012b80 <LPTIM_OC4_SetConfig+0xe4>
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	681b      	ldr	r3, [r3, #0]
 8012b7a:	4a19      	ldr	r2, [pc, #100]	@ (8012be0 <LPTIM_OC4_SetConfig+0x144>)
 8012b7c:	4293      	cmp	r3, r2
 8012b7e:	d101      	bne.n	8012b84 <LPTIM_OC4_SetConfig+0xe8>
 8012b80:	2301      	movs	r3, #1
 8012b82:	e000      	b.n	8012b86 <LPTIM_OC4_SetConfig+0xea>
 8012b84:	2300      	movs	r3, #0
 8012b86:	2b01      	cmp	r3, #1
 8012b88:	d115      	bne.n	8012bb6 <LPTIM_OC4_SetConfig+0x11a>
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	681b      	ldr	r3, [r3, #0]
 8012b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b90:	2202      	movs	r2, #2
 8012b92:	4013      	ands	r3, r2
 8012b94:	d117      	bne.n	8012bc6 <LPTIM_OC4_SetConfig+0x12a>
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	681b      	ldr	r3, [r3, #0]
 8012b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b9c:	2380      	movs	r3, #128	@ 0x80
 8012b9e:	029b      	lsls	r3, r3, #10
 8012ba0:	4013      	ands	r3, r2
 8012ba2:	d110      	bne.n	8012bc6 <LPTIM_OC4_SetConfig+0x12a>
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	681b      	ldr	r3, [r3, #0]
 8012ba8:	691a      	ldr	r2, [r3, #16]
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	681b      	ldr	r3, [r3, #0]
 8012bae:	2101      	movs	r1, #1
 8012bb0:	438a      	bics	r2, r1
 8012bb2:	611a      	str	r2, [r3, #16]
 8012bb4:	e007      	b.n	8012bc6 <LPTIM_OC4_SetConfig+0x12a>
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	681b      	ldr	r3, [r3, #0]
 8012bba:	691a      	ldr	r2, [r3, #16]
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	681b      	ldr	r3, [r3, #0]
 8012bc0:	2101      	movs	r1, #1
 8012bc2:	438a      	bics	r2, r1
 8012bc4:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR2 = tmpccmr2;
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	681b      	ldr	r3, [r3, #0]
 8012bca:	68fa      	ldr	r2, [r7, #12]
 8012bcc:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8012bce:	2300      	movs	r3, #0
}
 8012bd0:	0018      	movs	r0, r3
 8012bd2:	46bd      	mov	sp, r7
 8012bd4:	b004      	add	sp, #16
 8012bd6:	bd80      	pop	{r7, pc}
 8012bd8:	fff2ffff 	.word	0xfff2ffff
 8012bdc:	40007c00 	.word	0x40007c00
 8012be0:	40009000 	.word	0x40009000
 8012be4:	40009400 	.word	0x40009400

08012be8 <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8012be8:	b580      	push	{r7, lr}
 8012bea:	b084      	sub	sp, #16
 8012bec:	af00      	add	r7, sp, #0
 8012bee:	6078      	str	r0, [r7, #4]
 8012bf0:	000a      	movs	r2, r1
 8012bf2:	1cbb      	adds	r3, r7, #2
 8012bf4:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8012bf6:	230a      	movs	r3, #10
 8012bf8:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8012bfa:	e002      	b.n	8012c02 <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 8012bfc:	68fb      	ldr	r3, [r7, #12]
 8012bfe:	3b01      	subs	r3, #1
 8012c00:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8012c02:	68fb      	ldr	r3, [r7, #12]
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d1f9      	bne.n	8012bfc <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8012c08:	1cbb      	adds	r3, r7, #2
 8012c0a:	881b      	ldrh	r3, [r3, #0]
 8012c0c:	00db      	lsls	r3, r3, #3
 8012c0e:	4a06      	ldr	r2, [pc, #24]	@ (8012c28 <PCD_GET_EP_RX_CNT+0x40>)
 8012c10:	4694      	mov	ip, r2
 8012c12:	4463      	add	r3, ip
 8012c14:	685b      	ldr	r3, [r3, #4]
 8012c16:	0c1b      	lsrs	r3, r3, #16
 8012c18:	b29b      	uxth	r3, r3
 8012c1a:	059b      	lsls	r3, r3, #22
 8012c1c:	0d9b      	lsrs	r3, r3, #22
 8012c1e:	b29b      	uxth	r3, r3
}
 8012c20:	0018      	movs	r0, r3
 8012c22:	46bd      	mov	sp, r7
 8012c24:	b004      	add	sp, #16
 8012c26:	bd80      	pop	{r7, pc}
 8012c28:	40009800 	.word	0x40009800

08012c2c <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8012c2c:	b580      	push	{r7, lr}
 8012c2e:	b084      	sub	sp, #16
 8012c30:	af00      	add	r7, sp, #0
 8012c32:	6078      	str	r0, [r7, #4]
 8012c34:	000a      	movs	r2, r1
 8012c36:	1cbb      	adds	r3, r7, #2
 8012c38:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8012c3a:	230a      	movs	r3, #10
 8012c3c:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8012c3e:	e002      	b.n	8012c46 <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 8012c40:	68fb      	ldr	r3, [r7, #12]
 8012c42:	3b01      	subs	r3, #1
 8012c44:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8012c46:	68fb      	ldr	r3, [r7, #12]
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	d1f9      	bne.n	8012c40 <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8012c4c:	1cbb      	adds	r3, r7, #2
 8012c4e:	881b      	ldrh	r3, [r3, #0]
 8012c50:	00db      	lsls	r3, r3, #3
 8012c52:	4a06      	ldr	r2, [pc, #24]	@ (8012c6c <PCD_GET_EP_DBUF0_CNT+0x40>)
 8012c54:	4694      	mov	ip, r2
 8012c56:	4463      	add	r3, ip
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	0c1b      	lsrs	r3, r3, #16
 8012c5c:	b29b      	uxth	r3, r3
 8012c5e:	059b      	lsls	r3, r3, #22
 8012c60:	0d9b      	lsrs	r3, r3, #22
 8012c62:	b29b      	uxth	r3, r3
}
 8012c64:	0018      	movs	r0, r3
 8012c66:	46bd      	mov	sp, r7
 8012c68:	b004      	add	sp, #16
 8012c6a:	bd80      	pop	{r7, pc}
 8012c6c:	40009800 	.word	0x40009800

08012c70 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8012c70:	b580      	push	{r7, lr}
 8012c72:	b084      	sub	sp, #16
 8012c74:	af00      	add	r7, sp, #0
 8012c76:	6078      	str	r0, [r7, #4]
 8012c78:	000a      	movs	r2, r1
 8012c7a:	1cbb      	adds	r3, r7, #2
 8012c7c:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8012c7e:	230a      	movs	r3, #10
 8012c80:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8012c82:	e002      	b.n	8012c8a <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 8012c84:	68fb      	ldr	r3, [r7, #12]
 8012c86:	3b01      	subs	r3, #1
 8012c88:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8012c8a:	68fb      	ldr	r3, [r7, #12]
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	d1f9      	bne.n	8012c84 <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 8012c90:	1cbb      	adds	r3, r7, #2
 8012c92:	881b      	ldrh	r3, [r3, #0]
 8012c94:	00db      	lsls	r3, r3, #3
 8012c96:	4a06      	ldr	r2, [pc, #24]	@ (8012cb0 <PCD_GET_EP_DBUF1_CNT+0x40>)
 8012c98:	4694      	mov	ip, r2
 8012c9a:	4463      	add	r3, ip
 8012c9c:	685b      	ldr	r3, [r3, #4]
 8012c9e:	0c1b      	lsrs	r3, r3, #16
 8012ca0:	b29b      	uxth	r3, r3
 8012ca2:	059b      	lsls	r3, r3, #22
 8012ca4:	0d9b      	lsrs	r3, r3, #22
 8012ca6:	b29b      	uxth	r3, r3
}
 8012ca8:	0018      	movs	r0, r3
 8012caa:	46bd      	mov	sp, r7
 8012cac:	b004      	add	sp, #16
 8012cae:	bd80      	pop	{r7, pc}
 8012cb0:	40009800 	.word	0x40009800

08012cb4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8012cb4:	b590      	push	{r4, r7, lr}
 8012cb6:	b085      	sub	sp, #20
 8012cb8:	af00      	add	r7, sp, #0
 8012cba:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	2b00      	cmp	r3, #0
 8012cc0:	d101      	bne.n	8012cc6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8012cc2:	2301      	movs	r3, #1
 8012cc4:	e0e4      	b.n	8012e90 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	4a73      	ldr	r2, [pc, #460]	@ (8012e98 <HAL_PCD_Init+0x1e4>)
 8012cca:	5c9b      	ldrb	r3, [r3, r2]
 8012ccc:	b2db      	uxtb	r3, r3
 8012cce:	2b00      	cmp	r3, #0
 8012cd0:	d108      	bne.n	8012ce4 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8012cd2:	687a      	ldr	r2, [r7, #4]
 8012cd4:	23a4      	movs	r3, #164	@ 0xa4
 8012cd6:	009b      	lsls	r3, r3, #2
 8012cd8:	2100      	movs	r1, #0
 8012cda:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8012cdc:	687b      	ldr	r3, [r7, #4]
 8012cde:	0018      	movs	r0, r3
 8012ce0:	f7f2 f916 	bl	8004f10 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	4a6c      	ldr	r2, [pc, #432]	@ (8012e98 <HAL_PCD_Init+0x1e4>)
 8012ce8:	2103      	movs	r1, #3
 8012cea:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	681b      	ldr	r3, [r3, #0]
 8012cf0:	0018      	movs	r0, r3
 8012cf2:	f006 fbbb 	bl	801946c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8012cf6:	230f      	movs	r3, #15
 8012cf8:	18fb      	adds	r3, r7, r3
 8012cfa:	2200      	movs	r2, #0
 8012cfc:	701a      	strb	r2, [r3, #0]
 8012cfe:	e047      	b.n	8012d90 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8012d00:	200f      	movs	r0, #15
 8012d02:	183b      	adds	r3, r7, r0
 8012d04:	781a      	ldrb	r2, [r3, #0]
 8012d06:	6879      	ldr	r1, [r7, #4]
 8012d08:	0013      	movs	r3, r2
 8012d0a:	009b      	lsls	r3, r3, #2
 8012d0c:	189b      	adds	r3, r3, r2
 8012d0e:	00db      	lsls	r3, r3, #3
 8012d10:	18cb      	adds	r3, r1, r3
 8012d12:	3311      	adds	r3, #17
 8012d14:	2201      	movs	r2, #1
 8012d16:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8012d18:	183b      	adds	r3, r7, r0
 8012d1a:	781a      	ldrb	r2, [r3, #0]
 8012d1c:	6879      	ldr	r1, [r7, #4]
 8012d1e:	0013      	movs	r3, r2
 8012d20:	009b      	lsls	r3, r3, #2
 8012d22:	189b      	adds	r3, r3, r2
 8012d24:	00db      	lsls	r3, r3, #3
 8012d26:	18cb      	adds	r3, r1, r3
 8012d28:	3310      	adds	r3, #16
 8012d2a:	183a      	adds	r2, r7, r0
 8012d2c:	7812      	ldrb	r2, [r2, #0]
 8012d2e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8012d30:	183b      	adds	r3, r7, r0
 8012d32:	781a      	ldrb	r2, [r3, #0]
 8012d34:	6879      	ldr	r1, [r7, #4]
 8012d36:	0013      	movs	r3, r2
 8012d38:	009b      	lsls	r3, r3, #2
 8012d3a:	189b      	adds	r3, r3, r2
 8012d3c:	00db      	lsls	r3, r3, #3
 8012d3e:	18cb      	adds	r3, r1, r3
 8012d40:	3313      	adds	r3, #19
 8012d42:	2200      	movs	r2, #0
 8012d44:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8012d46:	183b      	adds	r3, r7, r0
 8012d48:	781a      	ldrb	r2, [r3, #0]
 8012d4a:	6879      	ldr	r1, [r7, #4]
 8012d4c:	0013      	movs	r3, r2
 8012d4e:	009b      	lsls	r3, r3, #2
 8012d50:	189b      	adds	r3, r3, r2
 8012d52:	00db      	lsls	r3, r3, #3
 8012d54:	18cb      	adds	r3, r1, r3
 8012d56:	3320      	adds	r3, #32
 8012d58:	2200      	movs	r2, #0
 8012d5a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8012d5c:	183b      	adds	r3, r7, r0
 8012d5e:	781a      	ldrb	r2, [r3, #0]
 8012d60:	6879      	ldr	r1, [r7, #4]
 8012d62:	0013      	movs	r3, r2
 8012d64:	009b      	lsls	r3, r3, #2
 8012d66:	189b      	adds	r3, r3, r2
 8012d68:	00db      	lsls	r3, r3, #3
 8012d6a:	18cb      	adds	r3, r1, r3
 8012d6c:	3324      	adds	r3, #36	@ 0x24
 8012d6e:	2200      	movs	r2, #0
 8012d70:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8012d72:	183b      	adds	r3, r7, r0
 8012d74:	781b      	ldrb	r3, [r3, #0]
 8012d76:	6879      	ldr	r1, [r7, #4]
 8012d78:	1c5a      	adds	r2, r3, #1
 8012d7a:	0013      	movs	r3, r2
 8012d7c:	009b      	lsls	r3, r3, #2
 8012d7e:	189b      	adds	r3, r3, r2
 8012d80:	00db      	lsls	r3, r3, #3
 8012d82:	2200      	movs	r2, #0
 8012d84:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8012d86:	183b      	adds	r3, r7, r0
 8012d88:	781a      	ldrb	r2, [r3, #0]
 8012d8a:	183b      	adds	r3, r7, r0
 8012d8c:	3201      	adds	r2, #1
 8012d8e:	701a      	strb	r2, [r3, #0]
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	791b      	ldrb	r3, [r3, #4]
 8012d94:	210f      	movs	r1, #15
 8012d96:	187a      	adds	r2, r7, r1
 8012d98:	7812      	ldrb	r2, [r2, #0]
 8012d9a:	429a      	cmp	r2, r3
 8012d9c:	d3b0      	bcc.n	8012d00 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8012d9e:	187b      	adds	r3, r7, r1
 8012da0:	2200      	movs	r2, #0
 8012da2:	701a      	strb	r2, [r3, #0]
 8012da4:	e056      	b.n	8012e54 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8012da6:	240f      	movs	r4, #15
 8012da8:	193b      	adds	r3, r7, r4
 8012daa:	781a      	ldrb	r2, [r3, #0]
 8012dac:	6878      	ldr	r0, [r7, #4]
 8012dae:	2352      	movs	r3, #82	@ 0x52
 8012db0:	33ff      	adds	r3, #255	@ 0xff
 8012db2:	0019      	movs	r1, r3
 8012db4:	0013      	movs	r3, r2
 8012db6:	009b      	lsls	r3, r3, #2
 8012db8:	189b      	adds	r3, r3, r2
 8012dba:	00db      	lsls	r3, r3, #3
 8012dbc:	18c3      	adds	r3, r0, r3
 8012dbe:	185b      	adds	r3, r3, r1
 8012dc0:	2200      	movs	r2, #0
 8012dc2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8012dc4:	193b      	adds	r3, r7, r4
 8012dc6:	781a      	ldrb	r2, [r3, #0]
 8012dc8:	6878      	ldr	r0, [r7, #4]
 8012dca:	23a8      	movs	r3, #168	@ 0xa8
 8012dcc:	0059      	lsls	r1, r3, #1
 8012dce:	0013      	movs	r3, r2
 8012dd0:	009b      	lsls	r3, r3, #2
 8012dd2:	189b      	adds	r3, r3, r2
 8012dd4:	00db      	lsls	r3, r3, #3
 8012dd6:	18c3      	adds	r3, r0, r3
 8012dd8:	185b      	adds	r3, r3, r1
 8012dda:	193a      	adds	r2, r7, r4
 8012ddc:	7812      	ldrb	r2, [r2, #0]
 8012dde:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8012de0:	193b      	adds	r3, r7, r4
 8012de2:	781a      	ldrb	r2, [r3, #0]
 8012de4:	6878      	ldr	r0, [r7, #4]
 8012de6:	2354      	movs	r3, #84	@ 0x54
 8012de8:	33ff      	adds	r3, #255	@ 0xff
 8012dea:	0019      	movs	r1, r3
 8012dec:	0013      	movs	r3, r2
 8012dee:	009b      	lsls	r3, r3, #2
 8012df0:	189b      	adds	r3, r3, r2
 8012df2:	00db      	lsls	r3, r3, #3
 8012df4:	18c3      	adds	r3, r0, r3
 8012df6:	185b      	adds	r3, r3, r1
 8012df8:	2200      	movs	r2, #0
 8012dfa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8012dfc:	193b      	adds	r3, r7, r4
 8012dfe:	781a      	ldrb	r2, [r3, #0]
 8012e00:	6878      	ldr	r0, [r7, #4]
 8012e02:	23b0      	movs	r3, #176	@ 0xb0
 8012e04:	0059      	lsls	r1, r3, #1
 8012e06:	0013      	movs	r3, r2
 8012e08:	009b      	lsls	r3, r3, #2
 8012e0a:	189b      	adds	r3, r3, r2
 8012e0c:	00db      	lsls	r3, r3, #3
 8012e0e:	18c3      	adds	r3, r0, r3
 8012e10:	185b      	adds	r3, r3, r1
 8012e12:	2200      	movs	r2, #0
 8012e14:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8012e16:	193b      	adds	r3, r7, r4
 8012e18:	781a      	ldrb	r2, [r3, #0]
 8012e1a:	6878      	ldr	r0, [r7, #4]
 8012e1c:	23b2      	movs	r3, #178	@ 0xb2
 8012e1e:	0059      	lsls	r1, r3, #1
 8012e20:	0013      	movs	r3, r2
 8012e22:	009b      	lsls	r3, r3, #2
 8012e24:	189b      	adds	r3, r3, r2
 8012e26:	00db      	lsls	r3, r3, #3
 8012e28:	18c3      	adds	r3, r0, r3
 8012e2a:	185b      	adds	r3, r3, r1
 8012e2c:	2200      	movs	r2, #0
 8012e2e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8012e30:	193b      	adds	r3, r7, r4
 8012e32:	781a      	ldrb	r2, [r3, #0]
 8012e34:	6878      	ldr	r0, [r7, #4]
 8012e36:	23b4      	movs	r3, #180	@ 0xb4
 8012e38:	0059      	lsls	r1, r3, #1
 8012e3a:	0013      	movs	r3, r2
 8012e3c:	009b      	lsls	r3, r3, #2
 8012e3e:	189b      	adds	r3, r3, r2
 8012e40:	00db      	lsls	r3, r3, #3
 8012e42:	18c3      	adds	r3, r0, r3
 8012e44:	185b      	adds	r3, r3, r1
 8012e46:	2200      	movs	r2, #0
 8012e48:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8012e4a:	193b      	adds	r3, r7, r4
 8012e4c:	781a      	ldrb	r2, [r3, #0]
 8012e4e:	193b      	adds	r3, r7, r4
 8012e50:	3201      	adds	r2, #1
 8012e52:	701a      	strb	r2, [r3, #0]
 8012e54:	687b      	ldr	r3, [r7, #4]
 8012e56:	791b      	ldrb	r3, [r3, #4]
 8012e58:	220f      	movs	r2, #15
 8012e5a:	18ba      	adds	r2, r7, r2
 8012e5c:	7812      	ldrb	r2, [r2, #0]
 8012e5e:	429a      	cmp	r2, r3
 8012e60:	d3a1      	bcc.n	8012da6 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	6818      	ldr	r0, [r3, #0]
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	6859      	ldr	r1, [r3, #4]
 8012e6a:	689a      	ldr	r2, [r3, #8]
 8012e6c:	f006 fb2a 	bl	80194c4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	2200      	movs	r2, #0
 8012e74:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	4a07      	ldr	r2, [pc, #28]	@ (8012e98 <HAL_PCD_Init+0x1e4>)
 8012e7a:	2101      	movs	r1, #1
 8012e7c:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8012e7e:	687b      	ldr	r3, [r7, #4]
 8012e80:	7a9b      	ldrb	r3, [r3, #10]
 8012e82:	2b01      	cmp	r3, #1
 8012e84:	d103      	bne.n	8012e8e <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	0018      	movs	r0, r3
 8012e8a:	f001 fc6d 	bl	8014768 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8012e8e:	2300      	movs	r3, #0
}
 8012e90:	0018      	movs	r0, r3
 8012e92:	46bd      	mov	sp, r7
 8012e94:	b005      	add	sp, #20
 8012e96:	bd90      	pop	{r4, r7, pc}
 8012e98:	00000291 	.word	0x00000291

08012e9c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8012e9c:	b580      	push	{r7, lr}
 8012e9e:	b082      	sub	sp, #8
 8012ea0:	af00      	add	r7, sp, #0
 8012ea2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8012ea4:	687a      	ldr	r2, [r7, #4]
 8012ea6:	23a4      	movs	r3, #164	@ 0xa4
 8012ea8:	009b      	lsls	r3, r3, #2
 8012eaa:	5cd3      	ldrb	r3, [r2, r3]
 8012eac:	2b01      	cmp	r3, #1
 8012eae:	d101      	bne.n	8012eb4 <HAL_PCD_Start+0x18>
 8012eb0:	2302      	movs	r3, #2
 8012eb2:	e014      	b.n	8012ede <HAL_PCD_Start+0x42>
 8012eb4:	687a      	ldr	r2, [r7, #4]
 8012eb6:	23a4      	movs	r3, #164	@ 0xa4
 8012eb8:	009b      	lsls	r3, r3, #2
 8012eba:	2101      	movs	r1, #1
 8012ebc:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	681b      	ldr	r3, [r3, #0]
 8012ec2:	0018      	movs	r0, r3
 8012ec4:	f006 fabe 	bl	8019444 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	681b      	ldr	r3, [r3, #0]
 8012ecc:	0018      	movs	r0, r3
 8012ece:	f007 ffda 	bl	801ae86 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8012ed2:	687a      	ldr	r2, [r7, #4]
 8012ed4:	23a4      	movs	r3, #164	@ 0xa4
 8012ed6:	009b      	lsls	r3, r3, #2
 8012ed8:	2100      	movs	r1, #0
 8012eda:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8012edc:	2300      	movs	r3, #0
}
 8012ede:	0018      	movs	r0, r3
 8012ee0:	46bd      	mov	sp, r7
 8012ee2:	b002      	add	sp, #8
 8012ee4:	bd80      	pop	{r7, pc}

08012ee6 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 8012ee6:	b580      	push	{r7, lr}
 8012ee8:	b082      	sub	sp, #8
 8012eea:	af00      	add	r7, sp, #0
 8012eec:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8012eee:	687a      	ldr	r2, [r7, #4]
 8012ef0:	23a4      	movs	r3, #164	@ 0xa4
 8012ef2:	009b      	lsls	r3, r3, #2
 8012ef4:	5cd3      	ldrb	r3, [r2, r3]
 8012ef6:	2b01      	cmp	r3, #1
 8012ef8:	d101      	bne.n	8012efe <HAL_PCD_Stop+0x18>
 8012efa:	2302      	movs	r3, #2
 8012efc:	e014      	b.n	8012f28 <HAL_PCD_Stop+0x42>
 8012efe:	687a      	ldr	r2, [r7, #4]
 8012f00:	23a4      	movs	r3, #164	@ 0xa4
 8012f02:	009b      	lsls	r3, r3, #2
 8012f04:	2101      	movs	r1, #1
 8012f06:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_DISABLE(hpcd);
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	681b      	ldr	r3, [r3, #0]
 8012f0c:	0018      	movs	r0, r3
 8012f0e:	f006 faad 	bl	801946c <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	681b      	ldr	r3, [r3, #0]
 8012f16:	0018      	movs	r0, r3
 8012f18:	f007 ffc6 	bl	801aea8 <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd);
 8012f1c:	687a      	ldr	r2, [r7, #4]
 8012f1e:	23a4      	movs	r3, #164	@ 0xa4
 8012f20:	009b      	lsls	r3, r3, #2
 8012f22:	2100      	movs	r1, #0
 8012f24:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8012f26:	2300      	movs	r3, #0
}
 8012f28:	0018      	movs	r0, r3
 8012f2a:	46bd      	mov	sp, r7
 8012f2c:	b002      	add	sp, #8
 8012f2e:	bd80      	pop	{r7, pc}

08012f30 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8012f30:	b580      	push	{r7, lr}
 8012f32:	b084      	sub	sp, #16
 8012f34:	af00      	add	r7, sp, #0
 8012f36:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	681b      	ldr	r3, [r3, #0]
 8012f3c:	0018      	movs	r0, r3
 8012f3e:	f007 ffc5 	bl	801aecc <USB_ReadInterrupts>
 8012f42:	0003      	movs	r3, r0
 8012f44:	60fb      	str	r3, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8012f46:	68fa      	ldr	r2, [r7, #12]
 8012f48:	2380      	movs	r3, #128	@ 0x80
 8012f4a:	021b      	lsls	r3, r3, #8
 8012f4c:	4013      	ands	r3, r2
 8012f4e:	d004      	beq.n	8012f5a <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	0018      	movs	r0, r3
 8012f54:	f000 fb94 	bl	8013680 <PCD_EP_ISR_Handler>

    return;
 8012f58:	e0e3      	b.n	8013122 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8012f5a:	68fa      	ldr	r2, [r7, #12]
 8012f5c:	2380      	movs	r3, #128	@ 0x80
 8012f5e:	00db      	lsls	r3, r3, #3
 8012f60:	4013      	ands	r3, r2
 8012f62:	d011      	beq.n	8012f88 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	681b      	ldr	r3, [r3, #0]
 8012f68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	681b      	ldr	r3, [r3, #0]
 8012f6e:	496e      	ldr	r1, [pc, #440]	@ (8013128 <HAL_PCD_IRQHandler+0x1f8>)
 8012f70:	400a      	ands	r2, r1
 8012f72:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	0018      	movs	r0, r3
 8012f78:	f00b fa0a 	bl	801e390 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8012f7c:	687b      	ldr	r3, [r7, #4]
 8012f7e:	2100      	movs	r1, #0
 8012f80:	0018      	movs	r0, r3
 8012f82:	f000 f8e1 	bl	8013148 <HAL_PCD_SetAddress>

    return;
 8012f86:	e0cc      	b.n	8013122 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8012f88:	68fa      	ldr	r2, [r7, #12]
 8012f8a:	2380      	movs	r3, #128	@ 0x80
 8012f8c:	01db      	lsls	r3, r3, #7
 8012f8e:	4013      	ands	r3, r2
 8012f90:	d008      	beq.n	8012fa4 <HAL_PCD_IRQHandler+0x74>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	681b      	ldr	r3, [r3, #0]
 8012f96:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	4963      	ldr	r1, [pc, #396]	@ (801312c <HAL_PCD_IRQHandler+0x1fc>)
 8012f9e:	400a      	ands	r2, r1
 8012fa0:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8012fa2:	e0be      	b.n	8013122 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8012fa4:	68fa      	ldr	r2, [r7, #12]
 8012fa6:	2380      	movs	r3, #128	@ 0x80
 8012fa8:	019b      	lsls	r3, r3, #6
 8012faa:	4013      	ands	r3, r2
 8012fac:	d008      	beq.n	8012fc0 <HAL_PCD_IRQHandler+0x90>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	681b      	ldr	r3, [r3, #0]
 8012fb2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	681b      	ldr	r3, [r3, #0]
 8012fb8:	495d      	ldr	r1, [pc, #372]	@ (8013130 <HAL_PCD_IRQHandler+0x200>)
 8012fba:	400a      	ands	r2, r1
 8012fbc:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8012fbe:	e0b0      	b.n	8013122 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8012fc0:	68fa      	ldr	r2, [r7, #12]
 8012fc2:	2380      	movs	r3, #128	@ 0x80
 8012fc4:	015b      	lsls	r3, r3, #5
 8012fc6:	4013      	ands	r3, r2
 8012fc8:	d02c      	beq.n	8013024 <HAL_PCD_IRQHandler+0xf4>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	681b      	ldr	r3, [r3, #0]
 8012fce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	681b      	ldr	r3, [r3, #0]
 8012fd4:	2104      	movs	r1, #4
 8012fd6:	438a      	bics	r2, r1
 8012fd8:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	681b      	ldr	r3, [r3, #0]
 8012fde:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	681b      	ldr	r3, [r3, #0]
 8012fe4:	2108      	movs	r1, #8
 8012fe6:	438a      	bics	r2, r1
 8012fe8:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8012fea:	687a      	ldr	r2, [r7, #4]
 8012fec:	23b2      	movs	r3, #178	@ 0xb2
 8012fee:	009b      	lsls	r3, r3, #2
 8012ff0:	5cd3      	ldrb	r3, [r2, r3]
 8012ff2:	2b01      	cmp	r3, #1
 8012ff4:	d109      	bne.n	801300a <HAL_PCD_IRQHandler+0xda>
    {
      hpcd->LPM_State = LPM_L0;
 8012ff6:	687a      	ldr	r2, [r7, #4]
 8012ff8:	23b2      	movs	r3, #178	@ 0xb2
 8012ffa:	009b      	lsls	r3, r3, #2
 8012ffc:	2100      	movs	r1, #0
 8012ffe:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	2100      	movs	r1, #0
 8013004:	0018      	movs	r0, r3
 8013006:	f001 fbd1 	bl	80147ac <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	0018      	movs	r0, r3
 801300e:	f00b fa01 	bl	801e414 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8013012:	687b      	ldr	r3, [r7, #4]
 8013014:	681b      	ldr	r3, [r3, #0]
 8013016:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	681b      	ldr	r3, [r3, #0]
 801301c:	4945      	ldr	r1, [pc, #276]	@ (8013134 <HAL_PCD_IRQHandler+0x204>)
 801301e:	400a      	ands	r2, r1
 8013020:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8013022:	e07e      	b.n	8013122 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8013024:	68fa      	ldr	r2, [r7, #12]
 8013026:	2380      	movs	r3, #128	@ 0x80
 8013028:	011b      	lsls	r3, r3, #4
 801302a:	4013      	ands	r3, r2
 801302c:	d01c      	beq.n	8013068 <HAL_PCD_IRQHandler+0x138>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	681b      	ldr	r3, [r3, #0]
 8013032:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	681b      	ldr	r3, [r3, #0]
 8013038:	2108      	movs	r1, #8
 801303a:	430a      	orrs	r2, r1
 801303c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 801303e:	687b      	ldr	r3, [r7, #4]
 8013040:	681b      	ldr	r3, [r3, #0]
 8013042:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	681b      	ldr	r3, [r3, #0]
 8013048:	493b      	ldr	r1, [pc, #236]	@ (8013138 <HAL_PCD_IRQHandler+0x208>)
 801304a:	400a      	ands	r2, r1
 801304c:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 801304e:	687b      	ldr	r3, [r7, #4]
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	2104      	movs	r1, #4
 801305a:	430a      	orrs	r2, r1
 801305c:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	0018      	movs	r0, r3
 8013062:	f00b f9bf 	bl	801e3e4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8013066:	e05c      	b.n	8013122 <HAL_PCD_IRQHandler+0x1f2>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8013068:	68fb      	ldr	r3, [r7, #12]
 801306a:	2280      	movs	r2, #128	@ 0x80
 801306c:	4013      	ands	r3, r2
 801306e:	d038      	beq.n	80130e2 <HAL_PCD_IRQHandler+0x1b2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	681b      	ldr	r3, [r3, #0]
 8013074:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	681b      	ldr	r3, [r3, #0]
 801307a:	4930      	ldr	r1, [pc, #192]	@ (801313c <HAL_PCD_IRQHandler+0x20c>)
 801307c:	400a      	ands	r2, r1
 801307e:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8013080:	687a      	ldr	r2, [r7, #4]
 8013082:	23b2      	movs	r3, #178	@ 0xb2
 8013084:	009b      	lsls	r3, r3, #2
 8013086:	5cd3      	ldrb	r3, [r2, r3]
 8013088:	2b00      	cmp	r3, #0
 801308a:	d125      	bne.n	80130d8 <HAL_PCD_IRQHandler+0x1a8>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	681b      	ldr	r3, [r3, #0]
 8013090:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	681b      	ldr	r3, [r3, #0]
 8013096:	2104      	movs	r1, #4
 8013098:	430a      	orrs	r2, r1
 801309a:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	681b      	ldr	r3, [r3, #0]
 80130a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	681b      	ldr	r3, [r3, #0]
 80130a6:	2108      	movs	r1, #8
 80130a8:	430a      	orrs	r2, r1
 80130aa:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80130ac:	687a      	ldr	r2, [r7, #4]
 80130ae:	23b2      	movs	r3, #178	@ 0xb2
 80130b0:	009b      	lsls	r3, r3, #2
 80130b2:	2101      	movs	r1, #1
 80130b4:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	681b      	ldr	r3, [r3, #0]
 80130ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80130bc:	089b      	lsrs	r3, r3, #2
 80130be:	223c      	movs	r2, #60	@ 0x3c
 80130c0:	4013      	ands	r3, r2
 80130c2:	0019      	movs	r1, r3
 80130c4:	687a      	ldr	r2, [r7, #4]
 80130c6:	23b3      	movs	r3, #179	@ 0xb3
 80130c8:	009b      	lsls	r3, r3, #2
 80130ca:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	2101      	movs	r1, #1
 80130d0:	0018      	movs	r0, r3
 80130d2:	f001 fb6b 	bl	80147ac <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80130d6:	e024      	b.n	8013122 <HAL_PCD_IRQHandler+0x1f2>
      HAL_PCD_SuspendCallback(hpcd);
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	0018      	movs	r0, r3
 80130dc:	f00b f982 	bl	801e3e4 <HAL_PCD_SuspendCallback>
    return;
 80130e0:	e01f      	b.n	8013122 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80130e2:	68fa      	ldr	r2, [r7, #12]
 80130e4:	2380      	movs	r3, #128	@ 0x80
 80130e6:	009b      	lsls	r3, r3, #2
 80130e8:	4013      	ands	r3, r2
 80130ea:	d00c      	beq.n	8013106 <HAL_PCD_IRQHandler+0x1d6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	681b      	ldr	r3, [r3, #0]
 80130f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	681b      	ldr	r3, [r3, #0]
 80130f6:	4912      	ldr	r1, [pc, #72]	@ (8013140 <HAL_PCD_IRQHandler+0x210>)
 80130f8:	400a      	ands	r2, r1
 80130fa:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	0018      	movs	r0, r3
 8013100:	f00b f9a0 	bl	801e444 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8013104:	e00d      	b.n	8013122 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8013106:	68fa      	ldr	r2, [r7, #12]
 8013108:	2380      	movs	r3, #128	@ 0x80
 801310a:	005b      	lsls	r3, r3, #1
 801310c:	4013      	ands	r3, r2
 801310e:	d008      	beq.n	8013122 <HAL_PCD_IRQHandler+0x1f2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	681b      	ldr	r3, [r3, #0]
 8013114:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	681b      	ldr	r3, [r3, #0]
 801311a:	490a      	ldr	r1, [pc, #40]	@ (8013144 <HAL_PCD_IRQHandler+0x214>)
 801311c:	400a      	ands	r2, r1
 801311e:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8013120:	46c0      	nop			@ (mov r8, r8)
  }
}
 8013122:	46bd      	mov	sp, r7
 8013124:	b004      	add	sp, #16
 8013126:	bd80      	pop	{r7, pc}
 8013128:	0000fbff 	.word	0x0000fbff
 801312c:	0000bfff 	.word	0x0000bfff
 8013130:	0000dfff 	.word	0x0000dfff
 8013134:	0000efff 	.word	0x0000efff
 8013138:	0000f7ff 	.word	0x0000f7ff
 801313c:	0000ff7f 	.word	0x0000ff7f
 8013140:	0000fdff 	.word	0x0000fdff
 8013144:	0000feff 	.word	0x0000feff

08013148 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8013148:	b580      	push	{r7, lr}
 801314a:	b082      	sub	sp, #8
 801314c:	af00      	add	r7, sp, #0
 801314e:	6078      	str	r0, [r7, #4]
 8013150:	000a      	movs	r2, r1
 8013152:	1cfb      	adds	r3, r7, #3
 8013154:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8013156:	687a      	ldr	r2, [r7, #4]
 8013158:	23a4      	movs	r3, #164	@ 0xa4
 801315a:	009b      	lsls	r3, r3, #2
 801315c:	5cd3      	ldrb	r3, [r2, r3]
 801315e:	2b01      	cmp	r3, #1
 8013160:	d101      	bne.n	8013166 <HAL_PCD_SetAddress+0x1e>
 8013162:	2302      	movs	r3, #2
 8013164:	e016      	b.n	8013194 <HAL_PCD_SetAddress+0x4c>
 8013166:	687a      	ldr	r2, [r7, #4]
 8013168:	23a4      	movs	r3, #164	@ 0xa4
 801316a:	009b      	lsls	r3, r3, #2
 801316c:	2101      	movs	r1, #1
 801316e:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	1cfa      	adds	r2, r7, #3
 8013174:	7812      	ldrb	r2, [r2, #0]
 8013176:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8013178:	687b      	ldr	r3, [r7, #4]
 801317a:	681a      	ldr	r2, [r3, #0]
 801317c:	1cfb      	adds	r3, r7, #3
 801317e:	781b      	ldrb	r3, [r3, #0]
 8013180:	0019      	movs	r1, r3
 8013182:	0010      	movs	r0, r2
 8013184:	f007 fe6c 	bl	801ae60 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8013188:	687a      	ldr	r2, [r7, #4]
 801318a:	23a4      	movs	r3, #164	@ 0xa4
 801318c:	009b      	lsls	r3, r3, #2
 801318e:	2100      	movs	r1, #0
 8013190:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8013192:	2300      	movs	r3, #0
}
 8013194:	0018      	movs	r0, r3
 8013196:	46bd      	mov	sp, r7
 8013198:	b002      	add	sp, #8
 801319a:	bd80      	pop	{r7, pc}

0801319c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 801319c:	b590      	push	{r4, r7, lr}
 801319e:	b085      	sub	sp, #20
 80131a0:	af00      	add	r7, sp, #0
 80131a2:	6078      	str	r0, [r7, #4]
 80131a4:	000c      	movs	r4, r1
 80131a6:	0010      	movs	r0, r2
 80131a8:	0019      	movs	r1, r3
 80131aa:	1cfb      	adds	r3, r7, #3
 80131ac:	1c22      	adds	r2, r4, #0
 80131ae:	701a      	strb	r2, [r3, #0]
 80131b0:	003b      	movs	r3, r7
 80131b2:	1c02      	adds	r2, r0, #0
 80131b4:	801a      	strh	r2, [r3, #0]
 80131b6:	1cbb      	adds	r3, r7, #2
 80131b8:	1c0a      	adds	r2, r1, #0
 80131ba:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80131bc:	230b      	movs	r3, #11
 80131be:	18fb      	adds	r3, r7, r3
 80131c0:	2200      	movs	r2, #0
 80131c2:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80131c4:	1cfb      	adds	r3, r7, #3
 80131c6:	781b      	ldrb	r3, [r3, #0]
 80131c8:	b25b      	sxtb	r3, r3
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	da0f      	bge.n	80131ee <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80131ce:	1cfb      	adds	r3, r7, #3
 80131d0:	781b      	ldrb	r3, [r3, #0]
 80131d2:	2207      	movs	r2, #7
 80131d4:	401a      	ands	r2, r3
 80131d6:	0013      	movs	r3, r2
 80131d8:	009b      	lsls	r3, r3, #2
 80131da:	189b      	adds	r3, r3, r2
 80131dc:	00db      	lsls	r3, r3, #3
 80131de:	3310      	adds	r3, #16
 80131e0:	687a      	ldr	r2, [r7, #4]
 80131e2:	18d3      	adds	r3, r2, r3
 80131e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	2201      	movs	r2, #1
 80131ea:	705a      	strb	r2, [r3, #1]
 80131ec:	e00f      	b.n	801320e <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80131ee:	1cfb      	adds	r3, r7, #3
 80131f0:	781b      	ldrb	r3, [r3, #0]
 80131f2:	2207      	movs	r2, #7
 80131f4:	401a      	ands	r2, r3
 80131f6:	0013      	movs	r3, r2
 80131f8:	009b      	lsls	r3, r3, #2
 80131fa:	189b      	adds	r3, r3, r2
 80131fc:	00db      	lsls	r3, r3, #3
 80131fe:	3351      	adds	r3, #81	@ 0x51
 8013200:	33ff      	adds	r3, #255	@ 0xff
 8013202:	687a      	ldr	r2, [r7, #4]
 8013204:	18d3      	adds	r3, r2, r3
 8013206:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8013208:	68fb      	ldr	r3, [r7, #12]
 801320a:	2200      	movs	r2, #0
 801320c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 801320e:	1cfb      	adds	r3, r7, #3
 8013210:	781b      	ldrb	r3, [r3, #0]
 8013212:	2207      	movs	r2, #7
 8013214:	4013      	ands	r3, r2
 8013216:	b2da      	uxtb	r2, r3
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 801321c:	003b      	movs	r3, r7
 801321e:	881b      	ldrh	r3, [r3, #0]
 8013220:	055b      	lsls	r3, r3, #21
 8013222:	0d5a      	lsrs	r2, r3, #21
 8013224:	68fb      	ldr	r3, [r7, #12]
 8013226:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8013228:	68fb      	ldr	r3, [r7, #12]
 801322a:	1cba      	adds	r2, r7, #2
 801322c:	7812      	ldrb	r2, [r2, #0]
 801322e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8013230:	1cbb      	adds	r3, r7, #2
 8013232:	781b      	ldrb	r3, [r3, #0]
 8013234:	2b02      	cmp	r3, #2
 8013236:	d102      	bne.n	801323e <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 8013238:	68fb      	ldr	r3, [r7, #12]
 801323a:	2200      	movs	r2, #0
 801323c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 801323e:	687a      	ldr	r2, [r7, #4]
 8013240:	23a4      	movs	r3, #164	@ 0xa4
 8013242:	009b      	lsls	r3, r3, #2
 8013244:	5cd3      	ldrb	r3, [r2, r3]
 8013246:	2b01      	cmp	r3, #1
 8013248:	d101      	bne.n	801324e <HAL_PCD_EP_Open+0xb2>
 801324a:	2302      	movs	r3, #2
 801324c:	e013      	b.n	8013276 <HAL_PCD_EP_Open+0xda>
 801324e:	687a      	ldr	r2, [r7, #4]
 8013250:	23a4      	movs	r3, #164	@ 0xa4
 8013252:	009b      	lsls	r3, r3, #2
 8013254:	2101      	movs	r1, #1
 8013256:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8013258:	687b      	ldr	r3, [r7, #4]
 801325a:	681b      	ldr	r3, [r3, #0]
 801325c:	68fa      	ldr	r2, [r7, #12]
 801325e:	0011      	movs	r1, r2
 8013260:	0018      	movs	r0, r3
 8013262:	f006 f965 	bl	8019530 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8013266:	687a      	ldr	r2, [r7, #4]
 8013268:	23a4      	movs	r3, #164	@ 0xa4
 801326a:	009b      	lsls	r3, r3, #2
 801326c:	2100      	movs	r1, #0
 801326e:	54d1      	strb	r1, [r2, r3]

  return ret;
 8013270:	230b      	movs	r3, #11
 8013272:	18fb      	adds	r3, r7, r3
 8013274:	781b      	ldrb	r3, [r3, #0]
}
 8013276:	0018      	movs	r0, r3
 8013278:	46bd      	mov	sp, r7
 801327a:	b005      	add	sp, #20
 801327c:	bd90      	pop	{r4, r7, pc}

0801327e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 801327e:	b580      	push	{r7, lr}
 8013280:	b084      	sub	sp, #16
 8013282:	af00      	add	r7, sp, #0
 8013284:	6078      	str	r0, [r7, #4]
 8013286:	000a      	movs	r2, r1
 8013288:	1cfb      	adds	r3, r7, #3
 801328a:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 801328c:	1cfb      	adds	r3, r7, #3
 801328e:	781b      	ldrb	r3, [r3, #0]
 8013290:	b25b      	sxtb	r3, r3
 8013292:	2b00      	cmp	r3, #0
 8013294:	da0f      	bge.n	80132b6 <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8013296:	1cfb      	adds	r3, r7, #3
 8013298:	781b      	ldrb	r3, [r3, #0]
 801329a:	2207      	movs	r2, #7
 801329c:	401a      	ands	r2, r3
 801329e:	0013      	movs	r3, r2
 80132a0:	009b      	lsls	r3, r3, #2
 80132a2:	189b      	adds	r3, r3, r2
 80132a4:	00db      	lsls	r3, r3, #3
 80132a6:	3310      	adds	r3, #16
 80132a8:	687a      	ldr	r2, [r7, #4]
 80132aa:	18d3      	adds	r3, r2, r3
 80132ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	2201      	movs	r2, #1
 80132b2:	705a      	strb	r2, [r3, #1]
 80132b4:	e00f      	b.n	80132d6 <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80132b6:	1cfb      	adds	r3, r7, #3
 80132b8:	781b      	ldrb	r3, [r3, #0]
 80132ba:	2207      	movs	r2, #7
 80132bc:	401a      	ands	r2, r3
 80132be:	0013      	movs	r3, r2
 80132c0:	009b      	lsls	r3, r3, #2
 80132c2:	189b      	adds	r3, r3, r2
 80132c4:	00db      	lsls	r3, r3, #3
 80132c6:	3351      	adds	r3, #81	@ 0x51
 80132c8:	33ff      	adds	r3, #255	@ 0xff
 80132ca:	687a      	ldr	r2, [r7, #4]
 80132cc:	18d3      	adds	r3, r2, r3
 80132ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80132d0:	68fb      	ldr	r3, [r7, #12]
 80132d2:	2200      	movs	r2, #0
 80132d4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80132d6:	1cfb      	adds	r3, r7, #3
 80132d8:	781b      	ldrb	r3, [r3, #0]
 80132da:	2207      	movs	r2, #7
 80132dc:	4013      	ands	r3, r2
 80132de:	b2da      	uxtb	r2, r3
 80132e0:	68fb      	ldr	r3, [r7, #12]
 80132e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80132e4:	687a      	ldr	r2, [r7, #4]
 80132e6:	23a4      	movs	r3, #164	@ 0xa4
 80132e8:	009b      	lsls	r3, r3, #2
 80132ea:	5cd3      	ldrb	r3, [r2, r3]
 80132ec:	2b01      	cmp	r3, #1
 80132ee:	d101      	bne.n	80132f4 <HAL_PCD_EP_Close+0x76>
 80132f0:	2302      	movs	r3, #2
 80132f2:	e011      	b.n	8013318 <HAL_PCD_EP_Close+0x9a>
 80132f4:	687a      	ldr	r2, [r7, #4]
 80132f6:	23a4      	movs	r3, #164	@ 0xa4
 80132f8:	009b      	lsls	r3, r3, #2
 80132fa:	2101      	movs	r1, #1
 80132fc:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80132fe:	687b      	ldr	r3, [r7, #4]
 8013300:	681b      	ldr	r3, [r3, #0]
 8013302:	68fa      	ldr	r2, [r7, #12]
 8013304:	0011      	movs	r1, r2
 8013306:	0018      	movs	r0, r3
 8013308:	f006 fd78 	bl	8019dfc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 801330c:	687a      	ldr	r2, [r7, #4]
 801330e:	23a4      	movs	r3, #164	@ 0xa4
 8013310:	009b      	lsls	r3, r3, #2
 8013312:	2100      	movs	r1, #0
 8013314:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8013316:	2300      	movs	r3, #0
}
 8013318:	0018      	movs	r0, r3
 801331a:	46bd      	mov	sp, r7
 801331c:	b004      	add	sp, #16
 801331e:	bd80      	pop	{r7, pc}

08013320 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8013320:	b580      	push	{r7, lr}
 8013322:	b086      	sub	sp, #24
 8013324:	af00      	add	r7, sp, #0
 8013326:	60f8      	str	r0, [r7, #12]
 8013328:	607a      	str	r2, [r7, #4]
 801332a:	603b      	str	r3, [r7, #0]
 801332c:	200b      	movs	r0, #11
 801332e:	183b      	adds	r3, r7, r0
 8013330:	1c0a      	adds	r2, r1, #0
 8013332:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8013334:	0001      	movs	r1, r0
 8013336:	187b      	adds	r3, r7, r1
 8013338:	781b      	ldrb	r3, [r3, #0]
 801333a:	2207      	movs	r2, #7
 801333c:	401a      	ands	r2, r3
 801333e:	0013      	movs	r3, r2
 8013340:	009b      	lsls	r3, r3, #2
 8013342:	189b      	adds	r3, r3, r2
 8013344:	00db      	lsls	r3, r3, #3
 8013346:	3351      	adds	r3, #81	@ 0x51
 8013348:	33ff      	adds	r3, #255	@ 0xff
 801334a:	68fa      	ldr	r2, [r7, #12]
 801334c:	18d3      	adds	r3, r2, r3
 801334e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8013350:	697b      	ldr	r3, [r7, #20]
 8013352:	687a      	ldr	r2, [r7, #4]
 8013354:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8013356:	697b      	ldr	r3, [r7, #20]
 8013358:	683a      	ldr	r2, [r7, #0]
 801335a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 801335c:	697b      	ldr	r3, [r7, #20]
 801335e:	2200      	movs	r2, #0
 8013360:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8013362:	697b      	ldr	r3, [r7, #20]
 8013364:	2200      	movs	r2, #0
 8013366:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8013368:	187b      	adds	r3, r7, r1
 801336a:	781b      	ldrb	r3, [r3, #0]
 801336c:	2207      	movs	r2, #7
 801336e:	4013      	ands	r3, r2
 8013370:	b2da      	uxtb	r2, r3
 8013372:	697b      	ldr	r3, [r7, #20]
 8013374:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8013376:	68fb      	ldr	r3, [r7, #12]
 8013378:	681b      	ldr	r3, [r3, #0]
 801337a:	697a      	ldr	r2, [r7, #20]
 801337c:	0011      	movs	r1, r2
 801337e:	0018      	movs	r0, r3
 8013380:	f006 fea2 	bl	801a0c8 <USB_EPStartXfer>

  return HAL_OK;
 8013384:	2300      	movs	r3, #0
}
 8013386:	0018      	movs	r0, r3
 8013388:	46bd      	mov	sp, r7
 801338a:	b006      	add	sp, #24
 801338c:	bd80      	pop	{r7, pc}

0801338e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 801338e:	b580      	push	{r7, lr}
 8013390:	b082      	sub	sp, #8
 8013392:	af00      	add	r7, sp, #0
 8013394:	6078      	str	r0, [r7, #4]
 8013396:	000a      	movs	r2, r1
 8013398:	1cfb      	adds	r3, r7, #3
 801339a:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 801339c:	1cfb      	adds	r3, r7, #3
 801339e:	781b      	ldrb	r3, [r3, #0]
 80133a0:	2207      	movs	r2, #7
 80133a2:	401a      	ands	r2, r3
 80133a4:	6878      	ldr	r0, [r7, #4]
 80133a6:	23b6      	movs	r3, #182	@ 0xb6
 80133a8:	0059      	lsls	r1, r3, #1
 80133aa:	0013      	movs	r3, r2
 80133ac:	009b      	lsls	r3, r3, #2
 80133ae:	189b      	adds	r3, r3, r2
 80133b0:	00db      	lsls	r3, r3, #3
 80133b2:	18c3      	adds	r3, r0, r3
 80133b4:	185b      	adds	r3, r3, r1
 80133b6:	681b      	ldr	r3, [r3, #0]
}
 80133b8:	0018      	movs	r0, r3
 80133ba:	46bd      	mov	sp, r7
 80133bc:	b002      	add	sp, #8
 80133be:	bd80      	pop	{r7, pc}

080133c0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80133c0:	b580      	push	{r7, lr}
 80133c2:	b086      	sub	sp, #24
 80133c4:	af00      	add	r7, sp, #0
 80133c6:	60f8      	str	r0, [r7, #12]
 80133c8:	607a      	str	r2, [r7, #4]
 80133ca:	603b      	str	r3, [r7, #0]
 80133cc:	200b      	movs	r0, #11
 80133ce:	183b      	adds	r3, r7, r0
 80133d0:	1c0a      	adds	r2, r1, #0
 80133d2:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80133d4:	183b      	adds	r3, r7, r0
 80133d6:	781b      	ldrb	r3, [r3, #0]
 80133d8:	2207      	movs	r2, #7
 80133da:	401a      	ands	r2, r3
 80133dc:	0013      	movs	r3, r2
 80133de:	009b      	lsls	r3, r3, #2
 80133e0:	189b      	adds	r3, r3, r2
 80133e2:	00db      	lsls	r3, r3, #3
 80133e4:	3310      	adds	r3, #16
 80133e6:	68fa      	ldr	r2, [r7, #12]
 80133e8:	18d3      	adds	r3, r2, r3
 80133ea:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80133ec:	697b      	ldr	r3, [r7, #20]
 80133ee:	687a      	ldr	r2, [r7, #4]
 80133f0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80133f2:	697b      	ldr	r3, [r7, #20]
 80133f4:	683a      	ldr	r2, [r7, #0]
 80133f6:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80133f8:	697b      	ldr	r3, [r7, #20]
 80133fa:	2224      	movs	r2, #36	@ 0x24
 80133fc:	2101      	movs	r1, #1
 80133fe:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8013400:	697b      	ldr	r3, [r7, #20]
 8013402:	683a      	ldr	r2, [r7, #0]
 8013404:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8013406:	697b      	ldr	r3, [r7, #20]
 8013408:	2200      	movs	r2, #0
 801340a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 801340c:	697b      	ldr	r3, [r7, #20]
 801340e:	2201      	movs	r2, #1
 8013410:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8013412:	183b      	adds	r3, r7, r0
 8013414:	781b      	ldrb	r3, [r3, #0]
 8013416:	2207      	movs	r2, #7
 8013418:	4013      	ands	r3, r2
 801341a:	b2da      	uxtb	r2, r3
 801341c:	697b      	ldr	r3, [r7, #20]
 801341e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8013420:	68fb      	ldr	r3, [r7, #12]
 8013422:	681b      	ldr	r3, [r3, #0]
 8013424:	697a      	ldr	r2, [r7, #20]
 8013426:	0011      	movs	r1, r2
 8013428:	0018      	movs	r0, r3
 801342a:	f006 fe4d 	bl	801a0c8 <USB_EPStartXfer>

  return HAL_OK;
 801342e:	2300      	movs	r3, #0
}
 8013430:	0018      	movs	r0, r3
 8013432:	46bd      	mov	sp, r7
 8013434:	b006      	add	sp, #24
 8013436:	bd80      	pop	{r7, pc}

08013438 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8013438:	b580      	push	{r7, lr}
 801343a:	b084      	sub	sp, #16
 801343c:	af00      	add	r7, sp, #0
 801343e:	6078      	str	r0, [r7, #4]
 8013440:	000a      	movs	r2, r1
 8013442:	1cfb      	adds	r3, r7, #3
 8013444:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8013446:	1cfb      	adds	r3, r7, #3
 8013448:	781b      	ldrb	r3, [r3, #0]
 801344a:	2207      	movs	r2, #7
 801344c:	4013      	ands	r3, r2
 801344e:	687a      	ldr	r2, [r7, #4]
 8013450:	7912      	ldrb	r2, [r2, #4]
 8013452:	4293      	cmp	r3, r2
 8013454:	d901      	bls.n	801345a <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8013456:	2301      	movs	r3, #1
 8013458:	e046      	b.n	80134e8 <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 801345a:	1cfb      	adds	r3, r7, #3
 801345c:	781b      	ldrb	r3, [r3, #0]
 801345e:	b25b      	sxtb	r3, r3
 8013460:	2b00      	cmp	r3, #0
 8013462:	da0f      	bge.n	8013484 <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8013464:	1cfb      	adds	r3, r7, #3
 8013466:	781b      	ldrb	r3, [r3, #0]
 8013468:	2207      	movs	r2, #7
 801346a:	401a      	ands	r2, r3
 801346c:	0013      	movs	r3, r2
 801346e:	009b      	lsls	r3, r3, #2
 8013470:	189b      	adds	r3, r3, r2
 8013472:	00db      	lsls	r3, r3, #3
 8013474:	3310      	adds	r3, #16
 8013476:	687a      	ldr	r2, [r7, #4]
 8013478:	18d3      	adds	r3, r2, r3
 801347a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 801347c:	68fb      	ldr	r3, [r7, #12]
 801347e:	2201      	movs	r2, #1
 8013480:	705a      	strb	r2, [r3, #1]
 8013482:	e00d      	b.n	80134a0 <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8013484:	1cfb      	adds	r3, r7, #3
 8013486:	781a      	ldrb	r2, [r3, #0]
 8013488:	0013      	movs	r3, r2
 801348a:	009b      	lsls	r3, r3, #2
 801348c:	189b      	adds	r3, r3, r2
 801348e:	00db      	lsls	r3, r3, #3
 8013490:	3351      	adds	r3, #81	@ 0x51
 8013492:	33ff      	adds	r3, #255	@ 0xff
 8013494:	687a      	ldr	r2, [r7, #4]
 8013496:	18d3      	adds	r3, r2, r3
 8013498:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 801349a:	68fb      	ldr	r3, [r7, #12]
 801349c:	2200      	movs	r2, #0
 801349e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80134a0:	68fb      	ldr	r3, [r7, #12]
 80134a2:	2201      	movs	r2, #1
 80134a4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80134a6:	1cfb      	adds	r3, r7, #3
 80134a8:	781b      	ldrb	r3, [r3, #0]
 80134aa:	2207      	movs	r2, #7
 80134ac:	4013      	ands	r3, r2
 80134ae:	b2da      	uxtb	r2, r3
 80134b0:	68fb      	ldr	r3, [r7, #12]
 80134b2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80134b4:	687a      	ldr	r2, [r7, #4]
 80134b6:	23a4      	movs	r3, #164	@ 0xa4
 80134b8:	009b      	lsls	r3, r3, #2
 80134ba:	5cd3      	ldrb	r3, [r2, r3]
 80134bc:	2b01      	cmp	r3, #1
 80134be:	d101      	bne.n	80134c4 <HAL_PCD_EP_SetStall+0x8c>
 80134c0:	2302      	movs	r3, #2
 80134c2:	e011      	b.n	80134e8 <HAL_PCD_EP_SetStall+0xb0>
 80134c4:	687a      	ldr	r2, [r7, #4]
 80134c6:	23a4      	movs	r3, #164	@ 0xa4
 80134c8:	009b      	lsls	r3, r3, #2
 80134ca:	2101      	movs	r1, #1
 80134cc:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	681b      	ldr	r3, [r3, #0]
 80134d2:	68fa      	ldr	r2, [r7, #12]
 80134d4:	0011      	movs	r1, r2
 80134d6:	0018      	movs	r0, r3
 80134d8:	f007 fb7c 	bl	801abd4 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80134dc:	687a      	ldr	r2, [r7, #4]
 80134de:	23a4      	movs	r3, #164	@ 0xa4
 80134e0:	009b      	lsls	r3, r3, #2
 80134e2:	2100      	movs	r1, #0
 80134e4:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80134e6:	2300      	movs	r3, #0
}
 80134e8:	0018      	movs	r0, r3
 80134ea:	46bd      	mov	sp, r7
 80134ec:	b004      	add	sp, #16
 80134ee:	bd80      	pop	{r7, pc}

080134f0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80134f0:	b580      	push	{r7, lr}
 80134f2:	b084      	sub	sp, #16
 80134f4:	af00      	add	r7, sp, #0
 80134f6:	6078      	str	r0, [r7, #4]
 80134f8:	000a      	movs	r2, r1
 80134fa:	1cfb      	adds	r3, r7, #3
 80134fc:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80134fe:	1cfb      	adds	r3, r7, #3
 8013500:	781b      	ldrb	r3, [r3, #0]
 8013502:	220f      	movs	r2, #15
 8013504:	4013      	ands	r3, r2
 8013506:	687a      	ldr	r2, [r7, #4]
 8013508:	7912      	ldrb	r2, [r2, #4]
 801350a:	4293      	cmp	r3, r2
 801350c:	d901      	bls.n	8013512 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 801350e:	2301      	movs	r3, #1
 8013510:	e048      	b.n	80135a4 <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8013512:	1cfb      	adds	r3, r7, #3
 8013514:	781b      	ldrb	r3, [r3, #0]
 8013516:	b25b      	sxtb	r3, r3
 8013518:	2b00      	cmp	r3, #0
 801351a:	da0f      	bge.n	801353c <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 801351c:	1cfb      	adds	r3, r7, #3
 801351e:	781b      	ldrb	r3, [r3, #0]
 8013520:	2207      	movs	r2, #7
 8013522:	401a      	ands	r2, r3
 8013524:	0013      	movs	r3, r2
 8013526:	009b      	lsls	r3, r3, #2
 8013528:	189b      	adds	r3, r3, r2
 801352a:	00db      	lsls	r3, r3, #3
 801352c:	3310      	adds	r3, #16
 801352e:	687a      	ldr	r2, [r7, #4]
 8013530:	18d3      	adds	r3, r2, r3
 8013532:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8013534:	68fb      	ldr	r3, [r7, #12]
 8013536:	2201      	movs	r2, #1
 8013538:	705a      	strb	r2, [r3, #1]
 801353a:	e00f      	b.n	801355c <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 801353c:	1cfb      	adds	r3, r7, #3
 801353e:	781b      	ldrb	r3, [r3, #0]
 8013540:	2207      	movs	r2, #7
 8013542:	401a      	ands	r2, r3
 8013544:	0013      	movs	r3, r2
 8013546:	009b      	lsls	r3, r3, #2
 8013548:	189b      	adds	r3, r3, r2
 801354a:	00db      	lsls	r3, r3, #3
 801354c:	3351      	adds	r3, #81	@ 0x51
 801354e:	33ff      	adds	r3, #255	@ 0xff
 8013550:	687a      	ldr	r2, [r7, #4]
 8013552:	18d3      	adds	r3, r2, r3
 8013554:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8013556:	68fb      	ldr	r3, [r7, #12]
 8013558:	2200      	movs	r2, #0
 801355a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 801355c:	68fb      	ldr	r3, [r7, #12]
 801355e:	2200      	movs	r2, #0
 8013560:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8013562:	1cfb      	adds	r3, r7, #3
 8013564:	781b      	ldrb	r3, [r3, #0]
 8013566:	2207      	movs	r2, #7
 8013568:	4013      	ands	r3, r2
 801356a:	b2da      	uxtb	r2, r3
 801356c:	68fb      	ldr	r3, [r7, #12]
 801356e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8013570:	687a      	ldr	r2, [r7, #4]
 8013572:	23a4      	movs	r3, #164	@ 0xa4
 8013574:	009b      	lsls	r3, r3, #2
 8013576:	5cd3      	ldrb	r3, [r2, r3]
 8013578:	2b01      	cmp	r3, #1
 801357a:	d101      	bne.n	8013580 <HAL_PCD_EP_ClrStall+0x90>
 801357c:	2302      	movs	r3, #2
 801357e:	e011      	b.n	80135a4 <HAL_PCD_EP_ClrStall+0xb4>
 8013580:	687a      	ldr	r2, [r7, #4]
 8013582:	23a4      	movs	r3, #164	@ 0xa4
 8013584:	009b      	lsls	r3, r3, #2
 8013586:	2101      	movs	r1, #1
 8013588:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 801358a:	687b      	ldr	r3, [r7, #4]
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	68fa      	ldr	r2, [r7, #12]
 8013590:	0011      	movs	r1, r2
 8013592:	0018      	movs	r0, r3
 8013594:	f007 fb60 	bl	801ac58 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8013598:	687a      	ldr	r2, [r7, #4]
 801359a:	23a4      	movs	r3, #164	@ 0xa4
 801359c:	009b      	lsls	r3, r3, #2
 801359e:	2100      	movs	r1, #0
 80135a0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80135a2:	2300      	movs	r3, #0
}
 80135a4:	0018      	movs	r0, r3
 80135a6:	46bd      	mov	sp, r7
 80135a8:	b004      	add	sp, #16
 80135aa:	bd80      	pop	{r7, pc}

080135ac <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80135ac:	b5b0      	push	{r4, r5, r7, lr}
 80135ae:	b084      	sub	sp, #16
 80135b0:	af00      	add	r7, sp, #0
 80135b2:	6078      	str	r0, [r7, #4]
 80135b4:	000a      	movs	r2, r1
 80135b6:	1cfb      	adds	r3, r7, #3
 80135b8:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80135ba:	1cfb      	adds	r3, r7, #3
 80135bc:	781b      	ldrb	r3, [r3, #0]
 80135be:	b25b      	sxtb	r3, r3
 80135c0:	2b00      	cmp	r3, #0
 80135c2:	da0c      	bge.n	80135de <HAL_PCD_EP_Abort+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80135c4:	1cfb      	adds	r3, r7, #3
 80135c6:	781b      	ldrb	r3, [r3, #0]
 80135c8:	2207      	movs	r2, #7
 80135ca:	401a      	ands	r2, r3
 80135cc:	0013      	movs	r3, r2
 80135ce:	009b      	lsls	r3, r3, #2
 80135d0:	189b      	adds	r3, r3, r2
 80135d2:	00db      	lsls	r3, r3, #3
 80135d4:	3310      	adds	r3, #16
 80135d6:	687a      	ldr	r2, [r7, #4]
 80135d8:	18d3      	adds	r3, r2, r3
 80135da:	60fb      	str	r3, [r7, #12]
 80135dc:	e00c      	b.n	80135f8 <HAL_PCD_EP_Abort+0x4c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80135de:	1cfb      	adds	r3, r7, #3
 80135e0:	781b      	ldrb	r3, [r3, #0]
 80135e2:	2207      	movs	r2, #7
 80135e4:	401a      	ands	r2, r3
 80135e6:	0013      	movs	r3, r2
 80135e8:	009b      	lsls	r3, r3, #2
 80135ea:	189b      	adds	r3, r3, r2
 80135ec:	00db      	lsls	r3, r3, #3
 80135ee:	3351      	adds	r3, #81	@ 0x51
 80135f0:	33ff      	adds	r3, #255	@ 0xff
 80135f2:	687a      	ldr	r2, [r7, #4]
 80135f4:	18d3      	adds	r3, r2, r3
 80135f6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	681b      	ldr	r3, [r3, #0]
 80135fc:	250b      	movs	r5, #11
 80135fe:	197c      	adds	r4, r7, r5
 8013600:	68fa      	ldr	r2, [r7, #12]
 8013602:	0011      	movs	r1, r2
 8013604:	0018      	movs	r0, r3
 8013606:	f007 fbb3 	bl	801ad70 <USB_EPStopXfer>
 801360a:	0003      	movs	r3, r0
 801360c:	7023      	strb	r3, [r4, #0]

  return ret;
 801360e:	197b      	adds	r3, r7, r5
 8013610:	781b      	ldrb	r3, [r3, #0]
}
 8013612:	0018      	movs	r0, r3
 8013614:	46bd      	mov	sp, r7
 8013616:	b004      	add	sp, #16
 8013618:	bdb0      	pop	{r4, r5, r7, pc}

0801361a <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 801361a:	b580      	push	{r7, lr}
 801361c:	b082      	sub	sp, #8
 801361e:	af00      	add	r7, sp, #0
 8013620:	6078      	str	r0, [r7, #4]
 8013622:	000a      	movs	r2, r1
 8013624:	1cfb      	adds	r3, r7, #3
 8013626:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8013628:	687a      	ldr	r2, [r7, #4]
 801362a:	23a4      	movs	r3, #164	@ 0xa4
 801362c:	009b      	lsls	r3, r3, #2
 801362e:	5cd3      	ldrb	r3, [r2, r3]
 8013630:	2b01      	cmp	r3, #1
 8013632:	d101      	bne.n	8013638 <HAL_PCD_EP_Flush+0x1e>
 8013634:	2302      	movs	r3, #2
 8013636:	e01f      	b.n	8013678 <HAL_PCD_EP_Flush+0x5e>
 8013638:	687a      	ldr	r2, [r7, #4]
 801363a:	23a4      	movs	r3, #164	@ 0xa4
 801363c:	009b      	lsls	r3, r3, #2
 801363e:	2101      	movs	r1, #1
 8013640:	54d1      	strb	r1, [r2, r3]

  if ((ep_addr & 0x80U) == 0x80U)
 8013642:	1cfb      	adds	r3, r7, #3
 8013644:	781b      	ldrb	r3, [r3, #0]
 8013646:	b25b      	sxtb	r3, r3
 8013648:	2b00      	cmp	r3, #0
 801364a:	da0a      	bge.n	8013662 <HAL_PCD_EP_Flush+0x48>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	681a      	ldr	r2, [r3, #0]
 8013650:	1cfb      	adds	r3, r7, #3
 8013652:	781b      	ldrb	r3, [r3, #0]
 8013654:	2107      	movs	r1, #7
 8013656:	400b      	ands	r3, r1
 8013658:	0019      	movs	r1, r3
 801365a:	0010      	movs	r0, r2
 801365c:	f005 ff55 	bl	801950a <USB_FlushTxFifo>
 8013660:	e004      	b.n	801366c <HAL_PCD_EP_Flush+0x52>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8013662:	687b      	ldr	r3, [r7, #4]
 8013664:	681b      	ldr	r3, [r3, #0]
 8013666:	0018      	movs	r0, r3
 8013668:	f005 ff59 	bl	801951e <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 801366c:	687a      	ldr	r2, [r7, #4]
 801366e:	23a4      	movs	r3, #164	@ 0xa4
 8013670:	009b      	lsls	r3, r3, #2
 8013672:	2100      	movs	r1, #0
 8013674:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8013676:	2300      	movs	r3, #0
}
 8013678:	0018      	movs	r0, r3
 801367a:	46bd      	mov	sp, r7
 801367c:	b002      	add	sp, #8
 801367e:	bd80      	pop	{r7, pc}

08013680 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8013680:	b5b0      	push	{r4, r5, r7, lr}
 8013682:	b08e      	sub	sp, #56	@ 0x38
 8013684:	af00      	add	r7, sp, #0
 8013686:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8013688:	e316      	b.n	8013cb8 <PCD_EP_ISR_Handler+0x638>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 801368a:	687b      	ldr	r3, [r7, #4]
 801368c:	681b      	ldr	r3, [r3, #0]
 801368e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013690:	201a      	movs	r0, #26
 8013692:	183b      	adds	r3, r7, r0
 8013694:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 8013696:	183b      	adds	r3, r7, r0
 8013698:	881b      	ldrh	r3, [r3, #0]
 801369a:	b2da      	uxtb	r2, r3
 801369c:	2419      	movs	r4, #25
 801369e:	193b      	adds	r3, r7, r4
 80136a0:	210f      	movs	r1, #15
 80136a2:	400a      	ands	r2, r1
 80136a4:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 80136a6:	193b      	adds	r3, r7, r4
 80136a8:	781b      	ldrb	r3, [r3, #0]
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d000      	beq.n	80136b0 <PCD_EP_ISR_Handler+0x30>
 80136ae:	e0eb      	b.n	8013888 <PCD_EP_ISR_Handler+0x208>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80136b0:	183b      	adds	r3, r7, r0
 80136b2:	881b      	ldrh	r3, [r3, #0]
 80136b4:	2210      	movs	r2, #16
 80136b6:	4013      	ands	r3, r2
 80136b8:	d140      	bne.n	801373c <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	681b      	ldr	r3, [r3, #0]
 80136be:	681b      	ldr	r3, [r3, #0]
 80136c0:	4ae1      	ldr	r2, [pc, #900]	@ (8013a48 <PCD_EP_ISR_Handler+0x3c8>)
 80136c2:	4013      	ands	r3, r2
 80136c4:	60fb      	str	r3, [r7, #12]
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	681b      	ldr	r3, [r3, #0]
 80136ca:	68fa      	ldr	r2, [r7, #12]
 80136cc:	2180      	movs	r1, #128	@ 0x80
 80136ce:	0209      	lsls	r1, r1, #8
 80136d0:	430a      	orrs	r2, r1
 80136d2:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	3310      	adds	r3, #16
 80136d8:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80136da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80136dc:	781b      	ldrb	r3, [r3, #0]
 80136de:	00db      	lsls	r3, r3, #3
 80136e0:	4ada      	ldr	r2, [pc, #872]	@ (8013a4c <PCD_EP_ISR_Handler+0x3cc>)
 80136e2:	4694      	mov	ip, r2
 80136e4:	4463      	add	r3, ip
 80136e6:	681b      	ldr	r3, [r3, #0]
 80136e8:	0c1b      	lsrs	r3, r3, #16
 80136ea:	059b      	lsls	r3, r3, #22
 80136ec:	0d9a      	lsrs	r2, r3, #22
 80136ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80136f0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80136f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80136f4:	695a      	ldr	r2, [r3, #20]
 80136f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80136f8:	69db      	ldr	r3, [r3, #28]
 80136fa:	18d2      	adds	r2, r2, r3
 80136fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80136fe:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8013700:	687b      	ldr	r3, [r7, #4]
 8013702:	2100      	movs	r1, #0
 8013704:	0018      	movs	r0, r3
 8013706:	f00a fceb 	bl	801e0e0 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	7b1b      	ldrb	r3, [r3, #12]
 801370e:	b2db      	uxtb	r3, r3
 8013710:	2b00      	cmp	r3, #0
 8013712:	d100      	bne.n	8013716 <PCD_EP_ISR_Handler+0x96>
 8013714:	e2d0      	b.n	8013cb8 <PCD_EP_ISR_Handler+0x638>
 8013716:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013718:	699b      	ldr	r3, [r3, #24]
 801371a:	2b00      	cmp	r3, #0
 801371c:	d000      	beq.n	8013720 <PCD_EP_ISR_Handler+0xa0>
 801371e:	e2cb      	b.n	8013cb8 <PCD_EP_ISR_Handler+0x638>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	7b1b      	ldrb	r3, [r3, #12]
 8013724:	b2db      	uxtb	r3, r3
 8013726:	2280      	movs	r2, #128	@ 0x80
 8013728:	4252      	negs	r2, r2
 801372a:	4313      	orrs	r3, r2
 801372c:	b2da      	uxtb	r2, r3
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	681b      	ldr	r3, [r3, #0]
 8013732:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	2200      	movs	r2, #0
 8013738:	731a      	strb	r2, [r3, #12]
 801373a:	e2bd      	b.n	8013cb8 <PCD_EP_ISR_Handler+0x638>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 801373c:	687b      	ldr	r3, [r7, #4]
 801373e:	3351      	adds	r3, #81	@ 0x51
 8013740:	33ff      	adds	r3, #255	@ 0xff
 8013742:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	681b      	ldr	r3, [r3, #0]
 8013748:	681a      	ldr	r2, [r3, #0]
 801374a:	2132      	movs	r1, #50	@ 0x32
 801374c:	187b      	adds	r3, r7, r1
 801374e:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8013750:	187b      	adds	r3, r7, r1
 8013752:	881a      	ldrh	r2, [r3, #0]
 8013754:	2380      	movs	r3, #128	@ 0x80
 8013756:	011b      	lsls	r3, r3, #4
 8013758:	4013      	ands	r3, r2
 801375a:	d029      	beq.n	80137b0 <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	681a      	ldr	r2, [r3, #0]
 8013760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013762:	781b      	ldrb	r3, [r3, #0]
 8013764:	0019      	movs	r1, r3
 8013766:	0010      	movs	r0, r2
 8013768:	f7ff fa3e 	bl	8012be8 <PCD_GET_EP_RX_CNT>
 801376c:	0003      	movs	r3, r0
 801376e:	001a      	movs	r2, r3
 8013770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013772:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	6818      	ldr	r0, [r3, #0]
 8013778:	687b      	ldr	r3, [r7, #4]
 801377a:	22a6      	movs	r2, #166	@ 0xa6
 801377c:	0092      	lsls	r2, r2, #2
 801377e:	1899      	adds	r1, r3, r2
 8013780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013782:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8013784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013786:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8013788:	b29b      	uxth	r3, r3
 801378a:	f007 fc21 	bl	801afd0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	681b      	ldr	r3, [r3, #0]
 8013792:	681b      	ldr	r3, [r3, #0]
 8013794:	4aae      	ldr	r2, [pc, #696]	@ (8013a50 <PCD_EP_ISR_Handler+0x3d0>)
 8013796:	4013      	ands	r3, r2
 8013798:	613b      	str	r3, [r7, #16]
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	681b      	ldr	r3, [r3, #0]
 801379e:	693a      	ldr	r2, [r7, #16]
 80137a0:	2180      	movs	r1, #128	@ 0x80
 80137a2:	430a      	orrs	r2, r1
 80137a4:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	0018      	movs	r0, r3
 80137aa:	f00a fc0d 	bl	801dfc8 <HAL_PCD_SetupStageCallback>
 80137ae:	e283      	b.n	8013cb8 <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 80137b0:	2332      	movs	r3, #50	@ 0x32
 80137b2:	18fb      	adds	r3, r7, r3
 80137b4:	2200      	movs	r2, #0
 80137b6:	5e9b      	ldrsh	r3, [r3, r2]
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	db00      	blt.n	80137be <PCD_EP_ISR_Handler+0x13e>
 80137bc:	e27c      	b.n	8013cb8 <PCD_EP_ISR_Handler+0x638>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80137be:	687b      	ldr	r3, [r7, #4]
 80137c0:	681b      	ldr	r3, [r3, #0]
 80137c2:	681b      	ldr	r3, [r3, #0]
 80137c4:	4aa2      	ldr	r2, [pc, #648]	@ (8013a50 <PCD_EP_ISR_Handler+0x3d0>)
 80137c6:	4013      	ands	r3, r2
 80137c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	681b      	ldr	r3, [r3, #0]
 80137ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80137d0:	2180      	movs	r1, #128	@ 0x80
 80137d2:	430a      	orrs	r2, r1
 80137d4:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	681a      	ldr	r2, [r3, #0]
 80137da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80137dc:	781b      	ldrb	r3, [r3, #0]
 80137de:	0019      	movs	r1, r3
 80137e0:	0010      	movs	r0, r2
 80137e2:	f7ff fa01 	bl	8012be8 <PCD_GET_EP_RX_CNT>
 80137e6:	0003      	movs	r3, r0
 80137e8:	001a      	movs	r2, r3
 80137ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80137ec:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80137ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80137f0:	69db      	ldr	r3, [r3, #28]
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	d01a      	beq.n	801382c <PCD_EP_ISR_Handler+0x1ac>
 80137f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80137f8:	695b      	ldr	r3, [r3, #20]
 80137fa:	2b00      	cmp	r3, #0
 80137fc:	d016      	beq.n	801382c <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	6818      	ldr	r0, [r3, #0]
 8013802:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013804:	6959      	ldr	r1, [r3, #20]
 8013806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013808:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 801380a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801380c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 801380e:	b29b      	uxth	r3, r3
 8013810:	f007 fbde 	bl	801afd0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8013814:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013816:	695a      	ldr	r2, [r3, #20]
 8013818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801381a:	69db      	ldr	r3, [r3, #28]
 801381c:	18d2      	adds	r2, r2, r3
 801381e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013820:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8013822:	687b      	ldr	r3, [r7, #4]
 8013824:	2100      	movs	r1, #0
 8013826:	0018      	movs	r0, r3
 8013828:	f00a fd20 	bl	801e26c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 801382c:	687b      	ldr	r3, [r7, #4]
 801382e:	681b      	ldr	r3, [r3, #0]
 8013830:	681a      	ldr	r2, [r3, #0]
 8013832:	2132      	movs	r1, #50	@ 0x32
 8013834:	187b      	adds	r3, r7, r1
 8013836:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8013838:	187b      	adds	r3, r7, r1
 801383a:	881a      	ldrh	r2, [r3, #0]
 801383c:	2380      	movs	r3, #128	@ 0x80
 801383e:	011b      	lsls	r3, r3, #4
 8013840:	4013      	ands	r3, r2
 8013842:	d000      	beq.n	8013846 <PCD_EP_ISR_Handler+0x1c6>
 8013844:	e238      	b.n	8013cb8 <PCD_EP_ISR_Handler+0x638>
 8013846:	187b      	adds	r3, r7, r1
 8013848:	881a      	ldrh	r2, [r3, #0]
 801384a:	23c0      	movs	r3, #192	@ 0xc0
 801384c:	019b      	lsls	r3, r3, #6
 801384e:	401a      	ands	r2, r3
 8013850:	23c0      	movs	r3, #192	@ 0xc0
 8013852:	019b      	lsls	r3, r3, #6
 8013854:	429a      	cmp	r2, r3
 8013856:	d100      	bne.n	801385a <PCD_EP_ISR_Handler+0x1da>
 8013858:	e22e      	b.n	8013cb8 <PCD_EP_ISR_Handler+0x638>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	681b      	ldr	r3, [r3, #0]
 801385e:	681b      	ldr	r3, [r3, #0]
 8013860:	4a7c      	ldr	r2, [pc, #496]	@ (8013a54 <PCD_EP_ISR_Handler+0x3d4>)
 8013862:	4013      	ands	r3, r2
 8013864:	617b      	str	r3, [r7, #20]
 8013866:	697b      	ldr	r3, [r7, #20]
 8013868:	2280      	movs	r2, #128	@ 0x80
 801386a:	0152      	lsls	r2, r2, #5
 801386c:	4053      	eors	r3, r2
 801386e:	617b      	str	r3, [r7, #20]
 8013870:	697b      	ldr	r3, [r7, #20]
 8013872:	2280      	movs	r2, #128	@ 0x80
 8013874:	0192      	lsls	r2, r2, #6
 8013876:	4053      	eors	r3, r2
 8013878:	617b      	str	r3, [r7, #20]
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	681b      	ldr	r3, [r3, #0]
 801387e:	697a      	ldr	r2, [r7, #20]
 8013880:	4975      	ldr	r1, [pc, #468]	@ (8013a58 <PCD_EP_ISR_Handler+0x3d8>)
 8013882:	430a      	orrs	r2, r1
 8013884:	601a      	str	r2, [r3, #0]
 8013886:	e217      	b.n	8013cb8 <PCD_EP_ISR_Handler+0x638>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	681b      	ldr	r3, [r3, #0]
 801388c:	001a      	movs	r2, r3
 801388e:	2119      	movs	r1, #25
 8013890:	187b      	adds	r3, r7, r1
 8013892:	781b      	ldrb	r3, [r3, #0]
 8013894:	009b      	lsls	r3, r3, #2
 8013896:	18d3      	adds	r3, r2, r3
 8013898:	681a      	ldr	r2, [r3, #0]
 801389a:	2032      	movs	r0, #50	@ 0x32
 801389c:	183b      	adds	r3, r7, r0
 801389e:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 80138a0:	183b      	adds	r3, r7, r0
 80138a2:	2200      	movs	r2, #0
 80138a4:	5e9b      	ldrsh	r3, [r3, r2]
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	db00      	blt.n	80138ac <PCD_EP_ISR_Handler+0x22c>
 80138aa:	e0e2      	b.n	8013a72 <PCD_EP_ISR_Handler+0x3f2>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	681b      	ldr	r3, [r3, #0]
 80138b0:	001a      	movs	r2, r3
 80138b2:	187b      	adds	r3, r7, r1
 80138b4:	781b      	ldrb	r3, [r3, #0]
 80138b6:	009b      	lsls	r3, r3, #2
 80138b8:	18d3      	adds	r3, r2, r3
 80138ba:	681b      	ldr	r3, [r3, #0]
 80138bc:	4a64      	ldr	r2, [pc, #400]	@ (8013a50 <PCD_EP_ISR_Handler+0x3d0>)
 80138be:	4013      	ands	r3, r2
 80138c0:	623b      	str	r3, [r7, #32]
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	681b      	ldr	r3, [r3, #0]
 80138c6:	001a      	movs	r2, r3
 80138c8:	0008      	movs	r0, r1
 80138ca:	187b      	adds	r3, r7, r1
 80138cc:	781b      	ldrb	r3, [r3, #0]
 80138ce:	009b      	lsls	r3, r3, #2
 80138d0:	18d3      	adds	r3, r2, r3
 80138d2:	6a3a      	ldr	r2, [r7, #32]
 80138d4:	2180      	movs	r1, #128	@ 0x80
 80138d6:	430a      	orrs	r2, r1
 80138d8:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80138da:	183b      	adds	r3, r7, r0
 80138dc:	781a      	ldrb	r2, [r3, #0]
 80138de:	0013      	movs	r3, r2
 80138e0:	009b      	lsls	r3, r3, #2
 80138e2:	189b      	adds	r3, r3, r2
 80138e4:	00db      	lsls	r3, r3, #3
 80138e6:	3351      	adds	r3, #81	@ 0x51
 80138e8:	33ff      	adds	r3, #255	@ 0xff
 80138ea:	687a      	ldr	r2, [r7, #4]
 80138ec:	18d3      	adds	r3, r2, r3
 80138ee:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80138f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80138f2:	7b1b      	ldrb	r3, [r3, #12]
 80138f4:	2b00      	cmp	r3, #0
 80138f6:	d11c      	bne.n	8013932 <PCD_EP_ISR_Handler+0x2b2>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	681a      	ldr	r2, [r3, #0]
 80138fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80138fe:	781b      	ldrb	r3, [r3, #0]
 8013900:	2528      	movs	r5, #40	@ 0x28
 8013902:	197c      	adds	r4, r7, r5
 8013904:	0019      	movs	r1, r3
 8013906:	0010      	movs	r0, r2
 8013908:	f7ff f96e 	bl	8012be8 <PCD_GET_EP_RX_CNT>
 801390c:	0003      	movs	r3, r0
 801390e:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 8013910:	002c      	movs	r4, r5
 8013912:	193b      	adds	r3, r7, r4
 8013914:	881b      	ldrh	r3, [r3, #0]
 8013916:	2b00      	cmp	r3, #0
 8013918:	d100      	bne.n	801391c <PCD_EP_ISR_Handler+0x29c>
 801391a:	e074      	b.n	8013a06 <PCD_EP_ISR_Handler+0x386>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	6818      	ldr	r0, [r3, #0]
 8013920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013922:	6959      	ldr	r1, [r3, #20]
 8013924:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013926:	88da      	ldrh	r2, [r3, #6]
 8013928:	193b      	adds	r3, r7, r4
 801392a:	881b      	ldrh	r3, [r3, #0]
 801392c:	f007 fb50 	bl	801afd0 <USB_ReadPMA>
 8013930:	e069      	b.n	8013a06 <PCD_EP_ISR_Handler+0x386>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8013932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013934:	78db      	ldrb	r3, [r3, #3]
 8013936:	2b02      	cmp	r3, #2
 8013938:	d10c      	bne.n	8013954 <PCD_EP_ISR_Handler+0x2d4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 801393a:	2328      	movs	r3, #40	@ 0x28
 801393c:	18fc      	adds	r4, r7, r3
 801393e:	2332      	movs	r3, #50	@ 0x32
 8013940:	18fb      	adds	r3, r7, r3
 8013942:	881a      	ldrh	r2, [r3, #0]
 8013944:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	0018      	movs	r0, r3
 801394a:	f000 f9c7 	bl	8013cdc <HAL_PCD_EP_DB_Receive>
 801394e:	0003      	movs	r3, r0
 8013950:	8023      	strh	r3, [r4, #0]
 8013952:	e058      	b.n	8013a06 <PCD_EP_ISR_Handler+0x386>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	681b      	ldr	r3, [r3, #0]
 8013958:	001a      	movs	r2, r3
 801395a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801395c:	781b      	ldrb	r3, [r3, #0]
 801395e:	009b      	lsls	r3, r3, #2
 8013960:	18d3      	adds	r3, r2, r3
 8013962:	681b      	ldr	r3, [r3, #0]
 8013964:	4a3d      	ldr	r2, [pc, #244]	@ (8013a5c <PCD_EP_ISR_Handler+0x3dc>)
 8013966:	4013      	ands	r3, r2
 8013968:	61fb      	str	r3, [r7, #28]
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	681b      	ldr	r3, [r3, #0]
 801396e:	001a      	movs	r2, r3
 8013970:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013972:	781b      	ldrb	r3, [r3, #0]
 8013974:	009b      	lsls	r3, r3, #2
 8013976:	18d3      	adds	r3, r2, r3
 8013978:	69fa      	ldr	r2, [r7, #28]
 801397a:	4939      	ldr	r1, [pc, #228]	@ (8013a60 <PCD_EP_ISR_Handler+0x3e0>)
 801397c:	430a      	orrs	r2, r1
 801397e:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	681b      	ldr	r3, [r3, #0]
 8013984:	001a      	movs	r2, r3
 8013986:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013988:	781b      	ldrb	r3, [r3, #0]
 801398a:	009b      	lsls	r3, r3, #2
 801398c:	18d3      	adds	r3, r2, r3
 801398e:	681a      	ldr	r2, [r3, #0]
 8013990:	2380      	movs	r3, #128	@ 0x80
 8013992:	01db      	lsls	r3, r3, #7
 8013994:	4013      	ands	r3, r2
 8013996:	d01b      	beq.n	80139d0 <PCD_EP_ISR_Handler+0x350>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	681a      	ldr	r2, [r3, #0]
 801399c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801399e:	781b      	ldrb	r3, [r3, #0]
 80139a0:	2528      	movs	r5, #40	@ 0x28
 80139a2:	197c      	adds	r4, r7, r5
 80139a4:	0019      	movs	r1, r3
 80139a6:	0010      	movs	r0, r2
 80139a8:	f7ff f940 	bl	8012c2c <PCD_GET_EP_DBUF0_CNT>
 80139ac:	0003      	movs	r3, r0
 80139ae:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 80139b0:	002c      	movs	r4, r5
 80139b2:	193b      	adds	r3, r7, r4
 80139b4:	881b      	ldrh	r3, [r3, #0]
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	d025      	beq.n	8013a06 <PCD_EP_ISR_Handler+0x386>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	6818      	ldr	r0, [r3, #0]
 80139be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80139c0:	6959      	ldr	r1, [r3, #20]
 80139c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80139c4:	891a      	ldrh	r2, [r3, #8]
 80139c6:	193b      	adds	r3, r7, r4
 80139c8:	881b      	ldrh	r3, [r3, #0]
 80139ca:	f007 fb01 	bl	801afd0 <USB_ReadPMA>
 80139ce:	e01a      	b.n	8013a06 <PCD_EP_ISR_Handler+0x386>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	681a      	ldr	r2, [r3, #0]
 80139d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80139d6:	781b      	ldrb	r3, [r3, #0]
 80139d8:	2528      	movs	r5, #40	@ 0x28
 80139da:	197c      	adds	r4, r7, r5
 80139dc:	0019      	movs	r1, r3
 80139de:	0010      	movs	r0, r2
 80139e0:	f7ff f946 	bl	8012c70 <PCD_GET_EP_DBUF1_CNT>
 80139e4:	0003      	movs	r3, r0
 80139e6:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 80139e8:	002c      	movs	r4, r5
 80139ea:	193b      	adds	r3, r7, r4
 80139ec:	881b      	ldrh	r3, [r3, #0]
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	d009      	beq.n	8013a06 <PCD_EP_ISR_Handler+0x386>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	6818      	ldr	r0, [r3, #0]
 80139f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80139f8:	6959      	ldr	r1, [r3, #20]
 80139fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80139fc:	895a      	ldrh	r2, [r3, #10]
 80139fe:	193b      	adds	r3, r7, r4
 8013a00:	881b      	ldrh	r3, [r3, #0]
 8013a02:	f007 fae5 	bl	801afd0 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8013a06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a08:	69da      	ldr	r2, [r3, #28]
 8013a0a:	2128      	movs	r1, #40	@ 0x28
 8013a0c:	187b      	adds	r3, r7, r1
 8013a0e:	881b      	ldrh	r3, [r3, #0]
 8013a10:	18d2      	adds	r2, r2, r3
 8013a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a14:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8013a16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a18:	695a      	ldr	r2, [r3, #20]
 8013a1a:	187b      	adds	r3, r7, r1
 8013a1c:	881b      	ldrh	r3, [r3, #0]
 8013a1e:	18d2      	adds	r2, r2, r3
 8013a20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a22:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8013a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a26:	699b      	ldr	r3, [r3, #24]
 8013a28:	2b00      	cmp	r3, #0
 8013a2a:	d005      	beq.n	8013a38 <PCD_EP_ISR_Handler+0x3b8>
 8013a2c:	187b      	adds	r3, r7, r1
 8013a2e:	881a      	ldrh	r2, [r3, #0]
 8013a30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a32:	691b      	ldr	r3, [r3, #16]
 8013a34:	429a      	cmp	r2, r3
 8013a36:	d215      	bcs.n	8013a64 <PCD_EP_ISR_Handler+0x3e4>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8013a38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a3a:	781a      	ldrb	r2, [r3, #0]
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	0011      	movs	r1, r2
 8013a40:	0018      	movs	r0, r3
 8013a42:	f00a fc13 	bl	801e26c <HAL_PCD_DataOutStageCallback>
 8013a46:	e014      	b.n	8013a72 <PCD_EP_ISR_Handler+0x3f2>
 8013a48:	07ff8f0f 	.word	0x07ff8f0f
 8013a4c:	40009800 	.word	0x40009800
 8013a50:	07ff0f8f 	.word	0x07ff0f8f
 8013a54:	07ffbf8f 	.word	0x07ffbf8f
 8013a58:	00008080 	.word	0x00008080
 8013a5c:	07ff8f8f 	.word	0x07ff8f8f
 8013a60:	000080c0 	.word	0x000080c0
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8013a64:	687b      	ldr	r3, [r7, #4]
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013a6a:	0011      	movs	r1, r2
 8013a6c:	0018      	movs	r0, r3
 8013a6e:	f006 fb2b 	bl	801a0c8 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 8013a72:	2032      	movs	r0, #50	@ 0x32
 8013a74:	183b      	adds	r3, r7, r0
 8013a76:	881b      	ldrh	r3, [r3, #0]
 8013a78:	2280      	movs	r2, #128	@ 0x80
 8013a7a:	4013      	ands	r3, r2
 8013a7c:	d100      	bne.n	8013a80 <PCD_EP_ISR_Handler+0x400>
 8013a7e:	e11b      	b.n	8013cb8 <PCD_EP_ISR_Handler+0x638>
      {
        ep = &hpcd->IN_ep[epindex];
 8013a80:	2119      	movs	r1, #25
 8013a82:	187b      	adds	r3, r7, r1
 8013a84:	781a      	ldrb	r2, [r3, #0]
 8013a86:	0013      	movs	r3, r2
 8013a88:	009b      	lsls	r3, r3, #2
 8013a8a:	189b      	adds	r3, r3, r2
 8013a8c:	00db      	lsls	r3, r3, #3
 8013a8e:	3310      	adds	r3, #16
 8013a90:	687a      	ldr	r2, [r7, #4]
 8013a92:	18d3      	adds	r3, r2, r3
 8013a94:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8013a96:	687b      	ldr	r3, [r7, #4]
 8013a98:	681b      	ldr	r3, [r3, #0]
 8013a9a:	001a      	movs	r2, r3
 8013a9c:	187b      	adds	r3, r7, r1
 8013a9e:	781b      	ldrb	r3, [r3, #0]
 8013aa0:	009b      	lsls	r3, r3, #2
 8013aa2:	18d3      	adds	r3, r2, r3
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	4a8b      	ldr	r2, [pc, #556]	@ (8013cd4 <PCD_EP_ISR_Handler+0x654>)
 8013aa8:	4013      	ands	r3, r2
 8013aaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	681b      	ldr	r3, [r3, #0]
 8013ab0:	001a      	movs	r2, r3
 8013ab2:	187b      	adds	r3, r7, r1
 8013ab4:	781b      	ldrb	r3, [r3, #0]
 8013ab6:	009b      	lsls	r3, r3, #2
 8013ab8:	18d3      	adds	r3, r2, r3
 8013aba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013abc:	2180      	movs	r1, #128	@ 0x80
 8013abe:	0209      	lsls	r1, r1, #8
 8013ac0:	430a      	orrs	r2, r1
 8013ac2:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 8013ac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ac6:	78db      	ldrb	r3, [r3, #3]
 8013ac8:	2b01      	cmp	r3, #1
 8013aca:	d000      	beq.n	8013ace <PCD_EP_ISR_Handler+0x44e>
 8013acc:	e0a3      	b.n	8013c16 <PCD_EP_ISR_Handler+0x596>
        {
          ep->xfer_len = 0U;
 8013ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ad0:	2200      	movs	r2, #0
 8013ad2:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8013ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ad6:	7b1b      	ldrb	r3, [r3, #12]
 8013ad8:	2b00      	cmp	r3, #0
 8013ada:	d100      	bne.n	8013ade <PCD_EP_ISR_Handler+0x45e>
 8013adc:	e093      	b.n	8013c06 <PCD_EP_ISR_Handler+0x586>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8013ade:	183b      	adds	r3, r7, r0
 8013ae0:	881b      	ldrh	r3, [r3, #0]
 8013ae2:	2240      	movs	r2, #64	@ 0x40
 8013ae4:	4013      	ands	r3, r2
 8013ae6:	d047      	beq.n	8013b78 <PCD_EP_ISR_Handler+0x4f8>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8013ae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013aea:	785b      	ldrb	r3, [r3, #1]
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d121      	bne.n	8013b34 <PCD_EP_ISR_Handler+0x4b4>
 8013af0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013af2:	781b      	ldrb	r3, [r3, #0]
 8013af4:	00db      	lsls	r3, r3, #3
 8013af6:	4a78      	ldr	r2, [pc, #480]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013af8:	4694      	mov	ip, r2
 8013afa:	4463      	add	r3, ip
 8013afc:	681a      	ldr	r2, [r3, #0]
 8013afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b00:	781b      	ldrb	r3, [r3, #0]
 8013b02:	00db      	lsls	r3, r3, #3
 8013b04:	4974      	ldr	r1, [pc, #464]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013b06:	468c      	mov	ip, r1
 8013b08:	4463      	add	r3, ip
 8013b0a:	0192      	lsls	r2, r2, #6
 8013b0c:	0992      	lsrs	r2, r2, #6
 8013b0e:	601a      	str	r2, [r3, #0]
 8013b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b12:	781b      	ldrb	r3, [r3, #0]
 8013b14:	00db      	lsls	r3, r3, #3
 8013b16:	4a70      	ldr	r2, [pc, #448]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013b18:	4694      	mov	ip, r2
 8013b1a:	4463      	add	r3, ip
 8013b1c:	681a      	ldr	r2, [r3, #0]
 8013b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b20:	781b      	ldrb	r3, [r3, #0]
 8013b22:	00db      	lsls	r3, r3, #3
 8013b24:	496c      	ldr	r1, [pc, #432]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013b26:	468c      	mov	ip, r1
 8013b28:	4463      	add	r3, ip
 8013b2a:	2180      	movs	r1, #128	@ 0x80
 8013b2c:	0609      	lsls	r1, r1, #24
 8013b2e:	430a      	orrs	r2, r1
 8013b30:	601a      	str	r2, [r3, #0]
 8013b32:	e068      	b.n	8013c06 <PCD_EP_ISR_Handler+0x586>
 8013b34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b36:	785b      	ldrb	r3, [r3, #1]
 8013b38:	2b01      	cmp	r3, #1
 8013b3a:	d164      	bne.n	8013c06 <PCD_EP_ISR_Handler+0x586>
 8013b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b3e:	781b      	ldrb	r3, [r3, #0]
 8013b40:	00db      	lsls	r3, r3, #3
 8013b42:	4a65      	ldr	r2, [pc, #404]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013b44:	4694      	mov	ip, r2
 8013b46:	4463      	add	r3, ip
 8013b48:	681a      	ldr	r2, [r3, #0]
 8013b4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b4c:	781b      	ldrb	r3, [r3, #0]
 8013b4e:	00db      	lsls	r3, r3, #3
 8013b50:	4961      	ldr	r1, [pc, #388]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013b52:	468c      	mov	ip, r1
 8013b54:	4463      	add	r3, ip
 8013b56:	0412      	lsls	r2, r2, #16
 8013b58:	0c12      	lsrs	r2, r2, #16
 8013b5a:	601a      	str	r2, [r3, #0]
 8013b5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b5e:	781b      	ldrb	r3, [r3, #0]
 8013b60:	00db      	lsls	r3, r3, #3
 8013b62:	4a5d      	ldr	r2, [pc, #372]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013b64:	189a      	adds	r2, r3, r2
 8013b66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b68:	781b      	ldrb	r3, [r3, #0]
 8013b6a:	00db      	lsls	r3, r3, #3
 8013b6c:	495a      	ldr	r1, [pc, #360]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013b6e:	468c      	mov	ip, r1
 8013b70:	4463      	add	r3, ip
 8013b72:	6812      	ldr	r2, [r2, #0]
 8013b74:	601a      	str	r2, [r3, #0]
 8013b76:	e046      	b.n	8013c06 <PCD_EP_ISR_Handler+0x586>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8013b78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b7a:	785b      	ldrb	r3, [r3, #1]
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d121      	bne.n	8013bc4 <PCD_EP_ISR_Handler+0x544>
 8013b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b82:	781b      	ldrb	r3, [r3, #0]
 8013b84:	00db      	lsls	r3, r3, #3
 8013b86:	4a54      	ldr	r2, [pc, #336]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013b88:	4694      	mov	ip, r2
 8013b8a:	4463      	add	r3, ip
 8013b8c:	685a      	ldr	r2, [r3, #4]
 8013b8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b90:	781b      	ldrb	r3, [r3, #0]
 8013b92:	00db      	lsls	r3, r3, #3
 8013b94:	4950      	ldr	r1, [pc, #320]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013b96:	468c      	mov	ip, r1
 8013b98:	4463      	add	r3, ip
 8013b9a:	0192      	lsls	r2, r2, #6
 8013b9c:	0992      	lsrs	r2, r2, #6
 8013b9e:	605a      	str	r2, [r3, #4]
 8013ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ba2:	781b      	ldrb	r3, [r3, #0]
 8013ba4:	00db      	lsls	r3, r3, #3
 8013ba6:	4a4c      	ldr	r2, [pc, #304]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013ba8:	4694      	mov	ip, r2
 8013baa:	4463      	add	r3, ip
 8013bac:	685a      	ldr	r2, [r3, #4]
 8013bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bb0:	781b      	ldrb	r3, [r3, #0]
 8013bb2:	00db      	lsls	r3, r3, #3
 8013bb4:	4948      	ldr	r1, [pc, #288]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013bb6:	468c      	mov	ip, r1
 8013bb8:	4463      	add	r3, ip
 8013bba:	2180      	movs	r1, #128	@ 0x80
 8013bbc:	0609      	lsls	r1, r1, #24
 8013bbe:	430a      	orrs	r2, r1
 8013bc0:	605a      	str	r2, [r3, #4]
 8013bc2:	e020      	b.n	8013c06 <PCD_EP_ISR_Handler+0x586>
 8013bc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bc6:	785b      	ldrb	r3, [r3, #1]
 8013bc8:	2b01      	cmp	r3, #1
 8013bca:	d11c      	bne.n	8013c06 <PCD_EP_ISR_Handler+0x586>
 8013bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bce:	781b      	ldrb	r3, [r3, #0]
 8013bd0:	00db      	lsls	r3, r3, #3
 8013bd2:	4a41      	ldr	r2, [pc, #260]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013bd4:	4694      	mov	ip, r2
 8013bd6:	4463      	add	r3, ip
 8013bd8:	685a      	ldr	r2, [r3, #4]
 8013bda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bdc:	781b      	ldrb	r3, [r3, #0]
 8013bde:	00db      	lsls	r3, r3, #3
 8013be0:	493d      	ldr	r1, [pc, #244]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013be2:	468c      	mov	ip, r1
 8013be4:	4463      	add	r3, ip
 8013be6:	0412      	lsls	r2, r2, #16
 8013be8:	0c12      	lsrs	r2, r2, #16
 8013bea:	605a      	str	r2, [r3, #4]
 8013bec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bee:	781b      	ldrb	r3, [r3, #0]
 8013bf0:	00db      	lsls	r3, r3, #3
 8013bf2:	4a39      	ldr	r2, [pc, #228]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013bf4:	189a      	adds	r2, r3, r2
 8013bf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bf8:	781b      	ldrb	r3, [r3, #0]
 8013bfa:	00db      	lsls	r3, r3, #3
 8013bfc:	4936      	ldr	r1, [pc, #216]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013bfe:	468c      	mov	ip, r1
 8013c00:	4463      	add	r3, ip
 8013c02:	6852      	ldr	r2, [r2, #4]
 8013c04:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8013c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c08:	781a      	ldrb	r2, [r3, #0]
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	0011      	movs	r1, r2
 8013c0e:	0018      	movs	r0, r3
 8013c10:	f00a fa66 	bl	801e0e0 <HAL_PCD_DataInStageCallback>
 8013c14:	e050      	b.n	8013cb8 <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8013c16:	2332      	movs	r3, #50	@ 0x32
 8013c18:	18fb      	adds	r3, r7, r3
 8013c1a:	881a      	ldrh	r2, [r3, #0]
 8013c1c:	2380      	movs	r3, #128	@ 0x80
 8013c1e:	005b      	lsls	r3, r3, #1
 8013c20:	4013      	ands	r3, r2
 8013c22:	d141      	bne.n	8013ca8 <PCD_EP_ISR_Handler+0x628>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8013c24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c26:	781b      	ldrb	r3, [r3, #0]
 8013c28:	00db      	lsls	r3, r3, #3
 8013c2a:	4a2b      	ldr	r2, [pc, #172]	@ (8013cd8 <PCD_EP_ISR_Handler+0x658>)
 8013c2c:	4694      	mov	ip, r2
 8013c2e:	4463      	add	r3, ip
 8013c30:	681b      	ldr	r3, [r3, #0]
 8013c32:	0c1b      	lsrs	r3, r3, #16
 8013c34:	b29a      	uxth	r2, r3
 8013c36:	212a      	movs	r1, #42	@ 0x2a
 8013c38:	187b      	adds	r3, r7, r1
 8013c3a:	0592      	lsls	r2, r2, #22
 8013c3c:	0d92      	lsrs	r2, r2, #22
 8013c3e:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 8013c40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c42:	699a      	ldr	r2, [r3, #24]
 8013c44:	187b      	adds	r3, r7, r1
 8013c46:	881b      	ldrh	r3, [r3, #0]
 8013c48:	429a      	cmp	r2, r3
 8013c4a:	d907      	bls.n	8013c5c <PCD_EP_ISR_Handler+0x5dc>
            {
              ep->xfer_len -= TxPctSize;
 8013c4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c4e:	699a      	ldr	r2, [r3, #24]
 8013c50:	187b      	adds	r3, r7, r1
 8013c52:	881b      	ldrh	r3, [r3, #0]
 8013c54:	1ad2      	subs	r2, r2, r3
 8013c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c58:	619a      	str	r2, [r3, #24]
 8013c5a:	e002      	b.n	8013c62 <PCD_EP_ISR_Handler+0x5e2>
            }
            else
            {
              ep->xfer_len = 0U;
 8013c5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c5e:	2200      	movs	r2, #0
 8013c60:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8013c62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c64:	699b      	ldr	r3, [r3, #24]
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d107      	bne.n	8013c7a <PCD_EP_ISR_Handler+0x5fa>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8013c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c6c:	781a      	ldrb	r2, [r3, #0]
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	0011      	movs	r1, r2
 8013c72:	0018      	movs	r0, r3
 8013c74:	f00a fa34 	bl	801e0e0 <HAL_PCD_DataInStageCallback>
 8013c78:	e01e      	b.n	8013cb8 <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8013c7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c7c:	695a      	ldr	r2, [r3, #20]
 8013c7e:	212a      	movs	r1, #42	@ 0x2a
 8013c80:	187b      	adds	r3, r7, r1
 8013c82:	881b      	ldrh	r3, [r3, #0]
 8013c84:	18d2      	adds	r2, r2, r3
 8013c86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c88:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8013c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c8c:	69da      	ldr	r2, [r3, #28]
 8013c8e:	187b      	adds	r3, r7, r1
 8013c90:	881b      	ldrh	r3, [r3, #0]
 8013c92:	18d2      	adds	r2, r2, r3
 8013c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c96:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	681b      	ldr	r3, [r3, #0]
 8013c9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013c9e:	0011      	movs	r1, r2
 8013ca0:	0018      	movs	r0, r3
 8013ca2:	f006 fa11 	bl	801a0c8 <USB_EPStartXfer>
 8013ca6:	e007      	b.n	8013cb8 <PCD_EP_ISR_Handler+0x638>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8013ca8:	2332      	movs	r3, #50	@ 0x32
 8013caa:	18fb      	adds	r3, r7, r3
 8013cac:	881a      	ldrh	r2, [r3, #0]
 8013cae:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8013cb0:	687b      	ldr	r3, [r7, #4]
 8013cb2:	0018      	movs	r0, r3
 8013cb4:	f000 f8fc 	bl	8013eb0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	681b      	ldr	r3, [r3, #0]
 8013cbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013cbe:	2380      	movs	r3, #128	@ 0x80
 8013cc0:	021b      	lsls	r3, r3, #8
 8013cc2:	4013      	ands	r3, r2
 8013cc4:	d000      	beq.n	8013cc8 <PCD_EP_ISR_Handler+0x648>
 8013cc6:	e4e0      	b.n	801368a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8013cc8:	2300      	movs	r3, #0
}
 8013cca:	0018      	movs	r0, r3
 8013ccc:	46bd      	mov	sp, r7
 8013cce:	b00e      	add	sp, #56	@ 0x38
 8013cd0:	bdb0      	pop	{r4, r5, r7, pc}
 8013cd2:	46c0      	nop			@ (mov r8, r8)
 8013cd4:	07ff8f0f 	.word	0x07ff8f0f
 8013cd8:	40009800 	.word	0x40009800

08013cdc <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8013cdc:	b5b0      	push	{r4, r5, r7, lr}
 8013cde:	b08a      	sub	sp, #40	@ 0x28
 8013ce0:	af00      	add	r7, sp, #0
 8013ce2:	60f8      	str	r0, [r7, #12]
 8013ce4:	60b9      	str	r1, [r7, #8]
 8013ce6:	1dbb      	adds	r3, r7, #6
 8013ce8:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8013cea:	1dbb      	adds	r3, r7, #6
 8013cec:	881a      	ldrh	r2, [r3, #0]
 8013cee:	2380      	movs	r3, #128	@ 0x80
 8013cf0:	01db      	lsls	r3, r3, #7
 8013cf2:	4013      	ands	r3, r2
 8013cf4:	d067      	beq.n	8013dc6 <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8013cf6:	68fb      	ldr	r3, [r7, #12]
 8013cf8:	681a      	ldr	r2, [r3, #0]
 8013cfa:	68bb      	ldr	r3, [r7, #8]
 8013cfc:	781b      	ldrb	r3, [r3, #0]
 8013cfe:	251e      	movs	r5, #30
 8013d00:	197c      	adds	r4, r7, r5
 8013d02:	0019      	movs	r1, r3
 8013d04:	0010      	movs	r0, r2
 8013d06:	f7fe ff91 	bl	8012c2c <PCD_GET_EP_DBUF0_CNT>
 8013d0a:	0003      	movs	r3, r0
 8013d0c:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8013d0e:	68bb      	ldr	r3, [r7, #8]
 8013d10:	699a      	ldr	r2, [r3, #24]
 8013d12:	197b      	adds	r3, r7, r5
 8013d14:	881b      	ldrh	r3, [r3, #0]
 8013d16:	429a      	cmp	r2, r3
 8013d18:	d307      	bcc.n	8013d2a <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 8013d1a:	68bb      	ldr	r3, [r7, #8]
 8013d1c:	699a      	ldr	r2, [r3, #24]
 8013d1e:	197b      	adds	r3, r7, r5
 8013d20:	881b      	ldrh	r3, [r3, #0]
 8013d22:	1ad2      	subs	r2, r2, r3
 8013d24:	68bb      	ldr	r3, [r7, #8]
 8013d26:	619a      	str	r2, [r3, #24]
 8013d28:	e002      	b.n	8013d30 <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 8013d2a:	68bb      	ldr	r3, [r7, #8]
 8013d2c:	2200      	movs	r2, #0
 8013d2e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8013d30:	68bb      	ldr	r3, [r7, #8]
 8013d32:	699b      	ldr	r3, [r3, #24]
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d11a      	bne.n	8013d6e <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8013d38:	68fb      	ldr	r3, [r7, #12]
 8013d3a:	681b      	ldr	r3, [r3, #0]
 8013d3c:	001a      	movs	r2, r3
 8013d3e:	68bb      	ldr	r3, [r7, #8]
 8013d40:	781b      	ldrb	r3, [r3, #0]
 8013d42:	009b      	lsls	r3, r3, #2
 8013d44:	18d3      	adds	r3, r2, r3
 8013d46:	681b      	ldr	r3, [r3, #0]
 8013d48:	4a55      	ldr	r2, [pc, #340]	@ (8013ea0 <HAL_PCD_EP_DB_Receive+0x1c4>)
 8013d4a:	4013      	ands	r3, r2
 8013d4c:	61bb      	str	r3, [r7, #24]
 8013d4e:	69bb      	ldr	r3, [r7, #24]
 8013d50:	2280      	movs	r2, #128	@ 0x80
 8013d52:	0192      	lsls	r2, r2, #6
 8013d54:	4053      	eors	r3, r2
 8013d56:	61bb      	str	r3, [r7, #24]
 8013d58:	68fb      	ldr	r3, [r7, #12]
 8013d5a:	681b      	ldr	r3, [r3, #0]
 8013d5c:	001a      	movs	r2, r3
 8013d5e:	68bb      	ldr	r3, [r7, #8]
 8013d60:	781b      	ldrb	r3, [r3, #0]
 8013d62:	009b      	lsls	r3, r3, #2
 8013d64:	18d3      	adds	r3, r2, r3
 8013d66:	69ba      	ldr	r2, [r7, #24]
 8013d68:	494e      	ldr	r1, [pc, #312]	@ (8013ea4 <HAL_PCD_EP_DB_Receive+0x1c8>)
 8013d6a:	430a      	orrs	r2, r1
 8013d6c:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8013d6e:	1dbb      	adds	r3, r7, #6
 8013d70:	881b      	ldrh	r3, [r3, #0]
 8013d72:	2240      	movs	r2, #64	@ 0x40
 8013d74:	4013      	ands	r3, r2
 8013d76:	d015      	beq.n	8013da4 <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8013d78:	68fb      	ldr	r3, [r7, #12]
 8013d7a:	681b      	ldr	r3, [r3, #0]
 8013d7c:	001a      	movs	r2, r3
 8013d7e:	68bb      	ldr	r3, [r7, #8]
 8013d80:	781b      	ldrb	r3, [r3, #0]
 8013d82:	009b      	lsls	r3, r3, #2
 8013d84:	18d3      	adds	r3, r2, r3
 8013d86:	681b      	ldr	r3, [r3, #0]
 8013d88:	4a47      	ldr	r2, [pc, #284]	@ (8013ea8 <HAL_PCD_EP_DB_Receive+0x1cc>)
 8013d8a:	4013      	ands	r3, r2
 8013d8c:	617b      	str	r3, [r7, #20]
 8013d8e:	68fb      	ldr	r3, [r7, #12]
 8013d90:	681b      	ldr	r3, [r3, #0]
 8013d92:	001a      	movs	r2, r3
 8013d94:	68bb      	ldr	r3, [r7, #8]
 8013d96:	781b      	ldrb	r3, [r3, #0]
 8013d98:	009b      	lsls	r3, r3, #2
 8013d9a:	18d3      	adds	r3, r2, r3
 8013d9c:	697a      	ldr	r2, [r7, #20]
 8013d9e:	4943      	ldr	r1, [pc, #268]	@ (8013eac <HAL_PCD_EP_DB_Receive+0x1d0>)
 8013da0:	430a      	orrs	r2, r1
 8013da2:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8013da4:	241e      	movs	r4, #30
 8013da6:	193b      	adds	r3, r7, r4
 8013da8:	881b      	ldrh	r3, [r3, #0]
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	d100      	bne.n	8013db0 <HAL_PCD_EP_DB_Receive+0xd4>
 8013dae:	e070      	b.n	8013e92 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8013db0:	68fb      	ldr	r3, [r7, #12]
 8013db2:	6818      	ldr	r0, [r3, #0]
 8013db4:	68bb      	ldr	r3, [r7, #8]
 8013db6:	6959      	ldr	r1, [r3, #20]
 8013db8:	68bb      	ldr	r3, [r7, #8]
 8013dba:	891a      	ldrh	r2, [r3, #8]
 8013dbc:	193b      	adds	r3, r7, r4
 8013dbe:	881b      	ldrh	r3, [r3, #0]
 8013dc0:	f007 f906 	bl	801afd0 <USB_ReadPMA>
 8013dc4:	e065      	b.n	8013e92 <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8013dc6:	68fb      	ldr	r3, [r7, #12]
 8013dc8:	681a      	ldr	r2, [r3, #0]
 8013dca:	68bb      	ldr	r3, [r7, #8]
 8013dcc:	781b      	ldrb	r3, [r3, #0]
 8013dce:	251e      	movs	r5, #30
 8013dd0:	197c      	adds	r4, r7, r5
 8013dd2:	0019      	movs	r1, r3
 8013dd4:	0010      	movs	r0, r2
 8013dd6:	f7fe ff4b 	bl	8012c70 <PCD_GET_EP_DBUF1_CNT>
 8013dda:	0003      	movs	r3, r0
 8013ddc:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8013dde:	68bb      	ldr	r3, [r7, #8]
 8013de0:	699a      	ldr	r2, [r3, #24]
 8013de2:	197b      	adds	r3, r7, r5
 8013de4:	881b      	ldrh	r3, [r3, #0]
 8013de6:	429a      	cmp	r2, r3
 8013de8:	d307      	bcc.n	8013dfa <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 8013dea:	68bb      	ldr	r3, [r7, #8]
 8013dec:	699a      	ldr	r2, [r3, #24]
 8013dee:	197b      	adds	r3, r7, r5
 8013df0:	881b      	ldrh	r3, [r3, #0]
 8013df2:	1ad2      	subs	r2, r2, r3
 8013df4:	68bb      	ldr	r3, [r7, #8]
 8013df6:	619a      	str	r2, [r3, #24]
 8013df8:	e002      	b.n	8013e00 <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 8013dfa:	68bb      	ldr	r3, [r7, #8]
 8013dfc:	2200      	movs	r2, #0
 8013dfe:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8013e00:	68bb      	ldr	r3, [r7, #8]
 8013e02:	699b      	ldr	r3, [r3, #24]
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	d11a      	bne.n	8013e3e <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8013e08:	68fb      	ldr	r3, [r7, #12]
 8013e0a:	681b      	ldr	r3, [r3, #0]
 8013e0c:	001a      	movs	r2, r3
 8013e0e:	68bb      	ldr	r3, [r7, #8]
 8013e10:	781b      	ldrb	r3, [r3, #0]
 8013e12:	009b      	lsls	r3, r3, #2
 8013e14:	18d3      	adds	r3, r2, r3
 8013e16:	681b      	ldr	r3, [r3, #0]
 8013e18:	4a21      	ldr	r2, [pc, #132]	@ (8013ea0 <HAL_PCD_EP_DB_Receive+0x1c4>)
 8013e1a:	4013      	ands	r3, r2
 8013e1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8013e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e20:	2280      	movs	r2, #128	@ 0x80
 8013e22:	0192      	lsls	r2, r2, #6
 8013e24:	4053      	eors	r3, r2
 8013e26:	627b      	str	r3, [r7, #36]	@ 0x24
 8013e28:	68fb      	ldr	r3, [r7, #12]
 8013e2a:	681b      	ldr	r3, [r3, #0]
 8013e2c:	001a      	movs	r2, r3
 8013e2e:	68bb      	ldr	r3, [r7, #8]
 8013e30:	781b      	ldrb	r3, [r3, #0]
 8013e32:	009b      	lsls	r3, r3, #2
 8013e34:	18d3      	adds	r3, r2, r3
 8013e36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013e38:	491a      	ldr	r1, [pc, #104]	@ (8013ea4 <HAL_PCD_EP_DB_Receive+0x1c8>)
 8013e3a:	430a      	orrs	r2, r1
 8013e3c:	601a      	str	r2, [r3, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8013e3e:	1dbb      	adds	r3, r7, #6
 8013e40:	881b      	ldrh	r3, [r3, #0]
 8013e42:	2240      	movs	r2, #64	@ 0x40
 8013e44:	4013      	ands	r3, r2
 8013e46:	d115      	bne.n	8013e74 <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8013e48:	68fb      	ldr	r3, [r7, #12]
 8013e4a:	681b      	ldr	r3, [r3, #0]
 8013e4c:	001a      	movs	r2, r3
 8013e4e:	68bb      	ldr	r3, [r7, #8]
 8013e50:	781b      	ldrb	r3, [r3, #0]
 8013e52:	009b      	lsls	r3, r3, #2
 8013e54:	18d3      	adds	r3, r2, r3
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	4a13      	ldr	r2, [pc, #76]	@ (8013ea8 <HAL_PCD_EP_DB_Receive+0x1cc>)
 8013e5a:	4013      	ands	r3, r2
 8013e5c:	623b      	str	r3, [r7, #32]
 8013e5e:	68fb      	ldr	r3, [r7, #12]
 8013e60:	681b      	ldr	r3, [r3, #0]
 8013e62:	001a      	movs	r2, r3
 8013e64:	68bb      	ldr	r3, [r7, #8]
 8013e66:	781b      	ldrb	r3, [r3, #0]
 8013e68:	009b      	lsls	r3, r3, #2
 8013e6a:	18d3      	adds	r3, r2, r3
 8013e6c:	6a3a      	ldr	r2, [r7, #32]
 8013e6e:	490f      	ldr	r1, [pc, #60]	@ (8013eac <HAL_PCD_EP_DB_Receive+0x1d0>)
 8013e70:	430a      	orrs	r2, r1
 8013e72:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8013e74:	241e      	movs	r4, #30
 8013e76:	193b      	adds	r3, r7, r4
 8013e78:	881b      	ldrh	r3, [r3, #0]
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	d009      	beq.n	8013e92 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8013e7e:	68fb      	ldr	r3, [r7, #12]
 8013e80:	6818      	ldr	r0, [r3, #0]
 8013e82:	68bb      	ldr	r3, [r7, #8]
 8013e84:	6959      	ldr	r1, [r3, #20]
 8013e86:	68bb      	ldr	r3, [r7, #8]
 8013e88:	895a      	ldrh	r2, [r3, #10]
 8013e8a:	193b      	adds	r3, r7, r4
 8013e8c:	881b      	ldrh	r3, [r3, #0]
 8013e8e:	f007 f89f 	bl	801afd0 <USB_ReadPMA>
    }
  }

  return count;
 8013e92:	231e      	movs	r3, #30
 8013e94:	18fb      	adds	r3, r7, r3
 8013e96:	881b      	ldrh	r3, [r3, #0]
}
 8013e98:	0018      	movs	r0, r3
 8013e9a:	46bd      	mov	sp, r7
 8013e9c:	b00a      	add	sp, #40	@ 0x28
 8013e9e:	bdb0      	pop	{r4, r5, r7, pc}
 8013ea0:	07ffbf8f 	.word	0x07ffbf8f
 8013ea4:	00008080 	.word	0x00008080
 8013ea8:	07ff8f8f 	.word	0x07ff8f8f
 8013eac:	000080c0 	.word	0x000080c0

08013eb0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8013eb0:	b5b0      	push	{r4, r5, r7, lr}
 8013eb2:	b090      	sub	sp, #64	@ 0x40
 8013eb4:	af00      	add	r7, sp, #0
 8013eb6:	60f8      	str	r0, [r7, #12]
 8013eb8:	60b9      	str	r1, [r7, #8]
 8013eba:	1dbb      	adds	r3, r7, #6
 8013ebc:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8013ebe:	1dbb      	adds	r3, r7, #6
 8013ec0:	881b      	ldrh	r3, [r3, #0]
 8013ec2:	2240      	movs	r2, #64	@ 0x40
 8013ec4:	4013      	ands	r3, r2
 8013ec6:	d100      	bne.n	8013eca <HAL_PCD_EP_DB_Transmit+0x1a>
 8013ec8:	e1ec      	b.n	80142a4 <HAL_PCD_EP_DB_Transmit+0x3f4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8013eca:	68fb      	ldr	r3, [r7, #12]
 8013ecc:	681a      	ldr	r2, [r3, #0]
 8013ece:	68bb      	ldr	r3, [r7, #8]
 8013ed0:	781b      	ldrb	r3, [r3, #0]
 8013ed2:	251e      	movs	r5, #30
 8013ed4:	197c      	adds	r4, r7, r5
 8013ed6:	0019      	movs	r1, r3
 8013ed8:	0010      	movs	r0, r2
 8013eda:	f7fe fea7 	bl	8012c2c <PCD_GET_EP_DBUF0_CNT>
 8013ede:	0003      	movs	r3, r0
 8013ee0:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 8013ee2:	68bb      	ldr	r3, [r7, #8]
 8013ee4:	699a      	ldr	r2, [r3, #24]
 8013ee6:	197b      	adds	r3, r7, r5
 8013ee8:	881b      	ldrh	r3, [r3, #0]
 8013eea:	429a      	cmp	r2, r3
 8013eec:	d907      	bls.n	8013efe <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 8013eee:	68bb      	ldr	r3, [r7, #8]
 8013ef0:	699a      	ldr	r2, [r3, #24]
 8013ef2:	197b      	adds	r3, r7, r5
 8013ef4:	881b      	ldrh	r3, [r3, #0]
 8013ef6:	1ad2      	subs	r2, r2, r3
 8013ef8:	68bb      	ldr	r3, [r7, #8]
 8013efa:	619a      	str	r2, [r3, #24]
 8013efc:	e002      	b.n	8013f04 <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 8013efe:	68bb      	ldr	r3, [r7, #8]
 8013f00:	2200      	movs	r2, #0
 8013f02:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8013f04:	68bb      	ldr	r3, [r7, #8]
 8013f06:	699b      	ldr	r3, [r3, #24]
 8013f08:	2b00      	cmp	r3, #0
 8013f0a:	d000      	beq.n	8013f0e <HAL_PCD_EP_DB_Transmit+0x5e>
 8013f0c:	e0d0      	b.n	80140b0 <HAL_PCD_EP_DB_Transmit+0x200>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8013f0e:	68bb      	ldr	r3, [r7, #8]
 8013f10:	785b      	ldrb	r3, [r3, #1]
 8013f12:	2b00      	cmp	r3, #0
 8013f14:	d121      	bne.n	8013f5a <HAL_PCD_EP_DB_Transmit+0xaa>
 8013f16:	68bb      	ldr	r3, [r7, #8]
 8013f18:	781b      	ldrb	r3, [r3, #0]
 8013f1a:	00db      	lsls	r3, r3, #3
 8013f1c:	4adc      	ldr	r2, [pc, #880]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8013f1e:	4694      	mov	ip, r2
 8013f20:	4463      	add	r3, ip
 8013f22:	681a      	ldr	r2, [r3, #0]
 8013f24:	68bb      	ldr	r3, [r7, #8]
 8013f26:	781b      	ldrb	r3, [r3, #0]
 8013f28:	00db      	lsls	r3, r3, #3
 8013f2a:	49d9      	ldr	r1, [pc, #868]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8013f2c:	468c      	mov	ip, r1
 8013f2e:	4463      	add	r3, ip
 8013f30:	0192      	lsls	r2, r2, #6
 8013f32:	0992      	lsrs	r2, r2, #6
 8013f34:	601a      	str	r2, [r3, #0]
 8013f36:	68bb      	ldr	r3, [r7, #8]
 8013f38:	781b      	ldrb	r3, [r3, #0]
 8013f3a:	00db      	lsls	r3, r3, #3
 8013f3c:	4ad4      	ldr	r2, [pc, #848]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8013f3e:	4694      	mov	ip, r2
 8013f40:	4463      	add	r3, ip
 8013f42:	681a      	ldr	r2, [r3, #0]
 8013f44:	68bb      	ldr	r3, [r7, #8]
 8013f46:	781b      	ldrb	r3, [r3, #0]
 8013f48:	00db      	lsls	r3, r3, #3
 8013f4a:	49d1      	ldr	r1, [pc, #836]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8013f4c:	468c      	mov	ip, r1
 8013f4e:	4463      	add	r3, ip
 8013f50:	2180      	movs	r1, #128	@ 0x80
 8013f52:	0609      	lsls	r1, r1, #24
 8013f54:	430a      	orrs	r2, r1
 8013f56:	601a      	str	r2, [r3, #0]
 8013f58:	e020      	b.n	8013f9c <HAL_PCD_EP_DB_Transmit+0xec>
 8013f5a:	68bb      	ldr	r3, [r7, #8]
 8013f5c:	785b      	ldrb	r3, [r3, #1]
 8013f5e:	2b01      	cmp	r3, #1
 8013f60:	d11c      	bne.n	8013f9c <HAL_PCD_EP_DB_Transmit+0xec>
 8013f62:	68bb      	ldr	r3, [r7, #8]
 8013f64:	781b      	ldrb	r3, [r3, #0]
 8013f66:	00db      	lsls	r3, r3, #3
 8013f68:	4ac9      	ldr	r2, [pc, #804]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8013f6a:	4694      	mov	ip, r2
 8013f6c:	4463      	add	r3, ip
 8013f6e:	681a      	ldr	r2, [r3, #0]
 8013f70:	68bb      	ldr	r3, [r7, #8]
 8013f72:	781b      	ldrb	r3, [r3, #0]
 8013f74:	00db      	lsls	r3, r3, #3
 8013f76:	49c6      	ldr	r1, [pc, #792]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8013f78:	468c      	mov	ip, r1
 8013f7a:	4463      	add	r3, ip
 8013f7c:	0412      	lsls	r2, r2, #16
 8013f7e:	0c12      	lsrs	r2, r2, #16
 8013f80:	601a      	str	r2, [r3, #0]
 8013f82:	68bb      	ldr	r3, [r7, #8]
 8013f84:	781b      	ldrb	r3, [r3, #0]
 8013f86:	00db      	lsls	r3, r3, #3
 8013f88:	4ac1      	ldr	r2, [pc, #772]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8013f8a:	189a      	adds	r2, r3, r2
 8013f8c:	68bb      	ldr	r3, [r7, #8]
 8013f8e:	781b      	ldrb	r3, [r3, #0]
 8013f90:	00db      	lsls	r3, r3, #3
 8013f92:	49bf      	ldr	r1, [pc, #764]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8013f94:	468c      	mov	ip, r1
 8013f96:	4463      	add	r3, ip
 8013f98:	6812      	ldr	r2, [r2, #0]
 8013f9a:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8013f9c:	68bb      	ldr	r3, [r7, #8]
 8013f9e:	785b      	ldrb	r3, [r3, #1]
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	d121      	bne.n	8013fe8 <HAL_PCD_EP_DB_Transmit+0x138>
 8013fa4:	68bb      	ldr	r3, [r7, #8]
 8013fa6:	781b      	ldrb	r3, [r3, #0]
 8013fa8:	00db      	lsls	r3, r3, #3
 8013faa:	4ab9      	ldr	r2, [pc, #740]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8013fac:	4694      	mov	ip, r2
 8013fae:	4463      	add	r3, ip
 8013fb0:	685a      	ldr	r2, [r3, #4]
 8013fb2:	68bb      	ldr	r3, [r7, #8]
 8013fb4:	781b      	ldrb	r3, [r3, #0]
 8013fb6:	00db      	lsls	r3, r3, #3
 8013fb8:	49b5      	ldr	r1, [pc, #724]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8013fba:	468c      	mov	ip, r1
 8013fbc:	4463      	add	r3, ip
 8013fbe:	0192      	lsls	r2, r2, #6
 8013fc0:	0992      	lsrs	r2, r2, #6
 8013fc2:	605a      	str	r2, [r3, #4]
 8013fc4:	68bb      	ldr	r3, [r7, #8]
 8013fc6:	781b      	ldrb	r3, [r3, #0]
 8013fc8:	00db      	lsls	r3, r3, #3
 8013fca:	4ab1      	ldr	r2, [pc, #708]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8013fcc:	4694      	mov	ip, r2
 8013fce:	4463      	add	r3, ip
 8013fd0:	685a      	ldr	r2, [r3, #4]
 8013fd2:	68bb      	ldr	r3, [r7, #8]
 8013fd4:	781b      	ldrb	r3, [r3, #0]
 8013fd6:	00db      	lsls	r3, r3, #3
 8013fd8:	49ad      	ldr	r1, [pc, #692]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8013fda:	468c      	mov	ip, r1
 8013fdc:	4463      	add	r3, ip
 8013fde:	2180      	movs	r1, #128	@ 0x80
 8013fe0:	0609      	lsls	r1, r1, #24
 8013fe2:	430a      	orrs	r2, r1
 8013fe4:	605a      	str	r2, [r3, #4]
 8013fe6:	e020      	b.n	801402a <HAL_PCD_EP_DB_Transmit+0x17a>
 8013fe8:	68bb      	ldr	r3, [r7, #8]
 8013fea:	785b      	ldrb	r3, [r3, #1]
 8013fec:	2b01      	cmp	r3, #1
 8013fee:	d11c      	bne.n	801402a <HAL_PCD_EP_DB_Transmit+0x17a>
 8013ff0:	68bb      	ldr	r3, [r7, #8]
 8013ff2:	781b      	ldrb	r3, [r3, #0]
 8013ff4:	00db      	lsls	r3, r3, #3
 8013ff6:	4aa6      	ldr	r2, [pc, #664]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8013ff8:	4694      	mov	ip, r2
 8013ffa:	4463      	add	r3, ip
 8013ffc:	685a      	ldr	r2, [r3, #4]
 8013ffe:	68bb      	ldr	r3, [r7, #8]
 8014000:	781b      	ldrb	r3, [r3, #0]
 8014002:	00db      	lsls	r3, r3, #3
 8014004:	49a2      	ldr	r1, [pc, #648]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014006:	468c      	mov	ip, r1
 8014008:	4463      	add	r3, ip
 801400a:	0412      	lsls	r2, r2, #16
 801400c:	0c12      	lsrs	r2, r2, #16
 801400e:	605a      	str	r2, [r3, #4]
 8014010:	68bb      	ldr	r3, [r7, #8]
 8014012:	781b      	ldrb	r3, [r3, #0]
 8014014:	00db      	lsls	r3, r3, #3
 8014016:	4a9e      	ldr	r2, [pc, #632]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014018:	189a      	adds	r2, r3, r2
 801401a:	68bb      	ldr	r3, [r7, #8]
 801401c:	781b      	ldrb	r3, [r3, #0]
 801401e:	00db      	lsls	r3, r3, #3
 8014020:	499b      	ldr	r1, [pc, #620]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014022:	468c      	mov	ip, r1
 8014024:	4463      	add	r3, ip
 8014026:	6852      	ldr	r2, [r2, #4]
 8014028:	605a      	str	r2, [r3, #4]

      if (ep->type == EP_TYPE_BULK)
 801402a:	68bb      	ldr	r3, [r7, #8]
 801402c:	78db      	ldrb	r3, [r3, #3]
 801402e:	2b02      	cmp	r3, #2
 8014030:	d119      	bne.n	8014066 <HAL_PCD_EP_DB_Transmit+0x1b6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8014032:	68fb      	ldr	r3, [r7, #12]
 8014034:	681b      	ldr	r3, [r3, #0]
 8014036:	001a      	movs	r2, r3
 8014038:	68bb      	ldr	r3, [r7, #8]
 801403a:	781b      	ldrb	r3, [r3, #0]
 801403c:	009b      	lsls	r3, r3, #2
 801403e:	18d3      	adds	r3, r2, r3
 8014040:	681b      	ldr	r3, [r3, #0]
 8014042:	4a94      	ldr	r2, [pc, #592]	@ (8014294 <HAL_PCD_EP_DB_Transmit+0x3e4>)
 8014044:	4013      	ands	r3, r2
 8014046:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014048:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801404a:	2220      	movs	r2, #32
 801404c:	4053      	eors	r3, r2
 801404e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014050:	68fb      	ldr	r3, [r7, #12]
 8014052:	681b      	ldr	r3, [r3, #0]
 8014054:	001a      	movs	r2, r3
 8014056:	68bb      	ldr	r3, [r7, #8]
 8014058:	781b      	ldrb	r3, [r3, #0]
 801405a:	009b      	lsls	r3, r3, #2
 801405c:	18d3      	adds	r3, r2, r3
 801405e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014060:	498d      	ldr	r1, [pc, #564]	@ (8014298 <HAL_PCD_EP_DB_Transmit+0x3e8>)
 8014062:	430a      	orrs	r2, r1
 8014064:	601a      	str	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8014066:	68bb      	ldr	r3, [r7, #8]
 8014068:	781a      	ldrb	r2, [r3, #0]
 801406a:	68fb      	ldr	r3, [r7, #12]
 801406c:	0011      	movs	r1, r2
 801406e:	0018      	movs	r0, r3
 8014070:	f00a f836 	bl	801e0e0 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8014074:	1dbb      	adds	r3, r7, #6
 8014076:	881a      	ldrh	r2, [r3, #0]
 8014078:	2380      	movs	r3, #128	@ 0x80
 801407a:	01db      	lsls	r3, r3, #7
 801407c:	4013      	ands	r3, r2
 801407e:	d015      	beq.n	80140ac <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8014080:	68fb      	ldr	r3, [r7, #12]
 8014082:	681b      	ldr	r3, [r3, #0]
 8014084:	001a      	movs	r2, r3
 8014086:	68bb      	ldr	r3, [r7, #8]
 8014088:	781b      	ldrb	r3, [r3, #0]
 801408a:	009b      	lsls	r3, r3, #2
 801408c:	18d3      	adds	r3, r2, r3
 801408e:	681b      	ldr	r3, [r3, #0]
 8014090:	4a82      	ldr	r2, [pc, #520]	@ (801429c <HAL_PCD_EP_DB_Transmit+0x3ec>)
 8014092:	4013      	ands	r3, r2
 8014094:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014096:	68fb      	ldr	r3, [r7, #12]
 8014098:	681b      	ldr	r3, [r3, #0]
 801409a:	001a      	movs	r2, r3
 801409c:	68bb      	ldr	r3, [r7, #8]
 801409e:	781b      	ldrb	r3, [r3, #0]
 80140a0:	009b      	lsls	r3, r3, #2
 80140a2:	18d3      	adds	r3, r2, r3
 80140a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80140a6:	497e      	ldr	r1, [pc, #504]	@ (80142a0 <HAL_PCD_EP_DB_Transmit+0x3f0>)
 80140a8:	430a      	orrs	r2, r1
 80140aa:	601a      	str	r2, [r3, #0]
      }

      return HAL_OK;
 80140ac:	2300      	movs	r3, #0
 80140ae:	e303      	b.n	80146b8 <HAL_PCD_EP_DB_Transmit+0x808>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80140b0:	1dbb      	adds	r3, r7, #6
 80140b2:	881a      	ldrh	r2, [r3, #0]
 80140b4:	2380      	movs	r3, #128	@ 0x80
 80140b6:	01db      	lsls	r3, r3, #7
 80140b8:	4013      	ands	r3, r2
 80140ba:	d015      	beq.n	80140e8 <HAL_PCD_EP_DB_Transmit+0x238>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80140bc:	68fb      	ldr	r3, [r7, #12]
 80140be:	681b      	ldr	r3, [r3, #0]
 80140c0:	001a      	movs	r2, r3
 80140c2:	68bb      	ldr	r3, [r7, #8]
 80140c4:	781b      	ldrb	r3, [r3, #0]
 80140c6:	009b      	lsls	r3, r3, #2
 80140c8:	18d3      	adds	r3, r2, r3
 80140ca:	681b      	ldr	r3, [r3, #0]
 80140cc:	4a73      	ldr	r2, [pc, #460]	@ (801429c <HAL_PCD_EP_DB_Transmit+0x3ec>)
 80140ce:	4013      	ands	r3, r2
 80140d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80140d2:	68fb      	ldr	r3, [r7, #12]
 80140d4:	681b      	ldr	r3, [r3, #0]
 80140d6:	001a      	movs	r2, r3
 80140d8:	68bb      	ldr	r3, [r7, #8]
 80140da:	781b      	ldrb	r3, [r3, #0]
 80140dc:	009b      	lsls	r3, r3, #2
 80140de:	18d3      	adds	r3, r2, r3
 80140e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80140e2:	496f      	ldr	r1, [pc, #444]	@ (80142a0 <HAL_PCD_EP_DB_Transmit+0x3f0>)
 80140e4:	430a      	orrs	r2, r1
 80140e6:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80140e8:	68bb      	ldr	r3, [r7, #8]
 80140ea:	2224      	movs	r2, #36	@ 0x24
 80140ec:	5c9b      	ldrb	r3, [r3, r2]
 80140ee:	2b01      	cmp	r3, #1
 80140f0:	d000      	beq.n	80140f4 <HAL_PCD_EP_DB_Transmit+0x244>
 80140f2:	e2c2      	b.n	801467a <HAL_PCD_EP_DB_Transmit+0x7ca>
      {
        ep->xfer_buff += TxPctSize;
 80140f4:	68bb      	ldr	r3, [r7, #8]
 80140f6:	695a      	ldr	r2, [r3, #20]
 80140f8:	211e      	movs	r1, #30
 80140fa:	187b      	adds	r3, r7, r1
 80140fc:	881b      	ldrh	r3, [r3, #0]
 80140fe:	18d2      	adds	r2, r2, r3
 8014100:	68bb      	ldr	r3, [r7, #8]
 8014102:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8014104:	68bb      	ldr	r3, [r7, #8]
 8014106:	69da      	ldr	r2, [r3, #28]
 8014108:	187b      	adds	r3, r7, r1
 801410a:	881b      	ldrh	r3, [r3, #0]
 801410c:	18d2      	adds	r2, r2, r3
 801410e:	68bb      	ldr	r3, [r7, #8]
 8014110:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8014112:	68bb      	ldr	r3, [r7, #8]
 8014114:	6a1a      	ldr	r2, [r3, #32]
 8014116:	68bb      	ldr	r3, [r7, #8]
 8014118:	691b      	ldr	r3, [r3, #16]
 801411a:	429a      	cmp	r2, r3
 801411c:	d309      	bcc.n	8014132 <HAL_PCD_EP_DB_Transmit+0x282>
        {
          len = ep->maxpacket;
 801411e:	68bb      	ldr	r3, [r7, #8]
 8014120:	691b      	ldr	r3, [r3, #16]
 8014122:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db -= len;
 8014124:	68bb      	ldr	r3, [r7, #8]
 8014126:	6a1a      	ldr	r2, [r3, #32]
 8014128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801412a:	1ad2      	subs	r2, r2, r3
 801412c:	68bb      	ldr	r3, [r7, #8]
 801412e:	621a      	str	r2, [r3, #32]
 8014130:	e016      	b.n	8014160 <HAL_PCD_EP_DB_Transmit+0x2b0>
        }
        else if (ep->xfer_len_db == 0U)
 8014132:	68bb      	ldr	r3, [r7, #8]
 8014134:	6a1b      	ldr	r3, [r3, #32]
 8014136:	2b00      	cmp	r3, #0
 8014138:	d108      	bne.n	801414c <HAL_PCD_EP_DB_Transmit+0x29c>
        {
          len = TxPctSize;
 801413a:	231e      	movs	r3, #30
 801413c:	18fb      	adds	r3, r7, r3
 801413e:	881b      	ldrh	r3, [r3, #0]
 8014140:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_fill_db = 0U;
 8014142:	68bb      	ldr	r3, [r7, #8]
 8014144:	2224      	movs	r2, #36	@ 0x24
 8014146:	2100      	movs	r1, #0
 8014148:	5499      	strb	r1, [r3, r2]
 801414a:	e009      	b.n	8014160 <HAL_PCD_EP_DB_Transmit+0x2b0>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 801414c:	68bb      	ldr	r3, [r7, #8]
 801414e:	2224      	movs	r2, #36	@ 0x24
 8014150:	2100      	movs	r1, #0
 8014152:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8014154:	68bb      	ldr	r3, [r7, #8]
 8014156:	6a1b      	ldr	r3, [r3, #32]
 8014158:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db = 0U;
 801415a:	68bb      	ldr	r3, [r7, #8]
 801415c:	2200      	movs	r2, #0
 801415e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8014160:	68bb      	ldr	r3, [r7, #8]
 8014162:	785b      	ldrb	r3, [r3, #1]
 8014164:	2b00      	cmp	r3, #0
 8014166:	d162      	bne.n	801422e <HAL_PCD_EP_DB_Transmit+0x37e>
 8014168:	68bb      	ldr	r3, [r7, #8]
 801416a:	781b      	ldrb	r3, [r3, #0]
 801416c:	00db      	lsls	r3, r3, #3
 801416e:	4a48      	ldr	r2, [pc, #288]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014170:	4694      	mov	ip, r2
 8014172:	4463      	add	r3, ip
 8014174:	681a      	ldr	r2, [r3, #0]
 8014176:	68bb      	ldr	r3, [r7, #8]
 8014178:	781b      	ldrb	r3, [r3, #0]
 801417a:	00db      	lsls	r3, r3, #3
 801417c:	4944      	ldr	r1, [pc, #272]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801417e:	468c      	mov	ip, r1
 8014180:	4463      	add	r3, ip
 8014182:	0192      	lsls	r2, r2, #6
 8014184:	0992      	lsrs	r2, r2, #6
 8014186:	601a      	str	r2, [r3, #0]
 8014188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801418a:	2b00      	cmp	r3, #0
 801418c:	d111      	bne.n	80141b2 <HAL_PCD_EP_DB_Transmit+0x302>
 801418e:	68bb      	ldr	r3, [r7, #8]
 8014190:	781b      	ldrb	r3, [r3, #0]
 8014192:	00db      	lsls	r3, r3, #3
 8014194:	4a3e      	ldr	r2, [pc, #248]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014196:	4694      	mov	ip, r2
 8014198:	4463      	add	r3, ip
 801419a:	681a      	ldr	r2, [r3, #0]
 801419c:	68bb      	ldr	r3, [r7, #8]
 801419e:	781b      	ldrb	r3, [r3, #0]
 80141a0:	00db      	lsls	r3, r3, #3
 80141a2:	493b      	ldr	r1, [pc, #236]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80141a4:	468c      	mov	ip, r1
 80141a6:	4463      	add	r3, ip
 80141a8:	2180      	movs	r1, #128	@ 0x80
 80141aa:	0609      	lsls	r1, r1, #24
 80141ac:	430a      	orrs	r2, r1
 80141ae:	601a      	str	r2, [r3, #0]
 80141b0:	e062      	b.n	8014278 <HAL_PCD_EP_DB_Transmit+0x3c8>
 80141b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141b4:	2b3e      	cmp	r3, #62	@ 0x3e
 80141b6:	d81b      	bhi.n	80141f0 <HAL_PCD_EP_DB_Transmit+0x340>
 80141b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141ba:	085b      	lsrs	r3, r3, #1
 80141bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80141be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141c0:	2201      	movs	r2, #1
 80141c2:	4013      	ands	r3, r2
 80141c4:	d002      	beq.n	80141cc <HAL_PCD_EP_DB_Transmit+0x31c>
 80141c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141c8:	3301      	adds	r3, #1
 80141ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80141cc:	68bb      	ldr	r3, [r7, #8]
 80141ce:	781b      	ldrb	r3, [r3, #0]
 80141d0:	00db      	lsls	r3, r3, #3
 80141d2:	4a2f      	ldr	r2, [pc, #188]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80141d4:	4694      	mov	ip, r2
 80141d6:	4463      	add	r3, ip
 80141d8:	6819      	ldr	r1, [r3, #0]
 80141da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80141dc:	069a      	lsls	r2, r3, #26
 80141de:	68bb      	ldr	r3, [r7, #8]
 80141e0:	781b      	ldrb	r3, [r3, #0]
 80141e2:	00db      	lsls	r3, r3, #3
 80141e4:	482a      	ldr	r0, [pc, #168]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80141e6:	4684      	mov	ip, r0
 80141e8:	4463      	add	r3, ip
 80141ea:	430a      	orrs	r2, r1
 80141ec:	601a      	str	r2, [r3, #0]
 80141ee:	e043      	b.n	8014278 <HAL_PCD_EP_DB_Transmit+0x3c8>
 80141f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141f2:	095b      	lsrs	r3, r3, #5
 80141f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80141f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141f8:	221f      	movs	r2, #31
 80141fa:	4013      	ands	r3, r2
 80141fc:	d102      	bne.n	8014204 <HAL_PCD_EP_DB_Transmit+0x354>
 80141fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014200:	3b01      	subs	r3, #1
 8014202:	633b      	str	r3, [r7, #48]	@ 0x30
 8014204:	68bb      	ldr	r3, [r7, #8]
 8014206:	781b      	ldrb	r3, [r3, #0]
 8014208:	00db      	lsls	r3, r3, #3
 801420a:	4a21      	ldr	r2, [pc, #132]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801420c:	4694      	mov	ip, r2
 801420e:	4463      	add	r3, ip
 8014210:	681a      	ldr	r2, [r3, #0]
 8014212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014214:	069b      	lsls	r3, r3, #26
 8014216:	431a      	orrs	r2, r3
 8014218:	68bb      	ldr	r3, [r7, #8]
 801421a:	781b      	ldrb	r3, [r3, #0]
 801421c:	00db      	lsls	r3, r3, #3
 801421e:	491c      	ldr	r1, [pc, #112]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014220:	468c      	mov	ip, r1
 8014222:	4463      	add	r3, ip
 8014224:	2180      	movs	r1, #128	@ 0x80
 8014226:	0609      	lsls	r1, r1, #24
 8014228:	430a      	orrs	r2, r1
 801422a:	601a      	str	r2, [r3, #0]
 801422c:	e024      	b.n	8014278 <HAL_PCD_EP_DB_Transmit+0x3c8>
 801422e:	68bb      	ldr	r3, [r7, #8]
 8014230:	785b      	ldrb	r3, [r3, #1]
 8014232:	2b01      	cmp	r3, #1
 8014234:	d120      	bne.n	8014278 <HAL_PCD_EP_DB_Transmit+0x3c8>
 8014236:	68bb      	ldr	r3, [r7, #8]
 8014238:	781b      	ldrb	r3, [r3, #0]
 801423a:	00db      	lsls	r3, r3, #3
 801423c:	4a14      	ldr	r2, [pc, #80]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801423e:	4694      	mov	ip, r2
 8014240:	4463      	add	r3, ip
 8014242:	681a      	ldr	r2, [r3, #0]
 8014244:	68bb      	ldr	r3, [r7, #8]
 8014246:	781b      	ldrb	r3, [r3, #0]
 8014248:	00db      	lsls	r3, r3, #3
 801424a:	4911      	ldr	r1, [pc, #68]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801424c:	468c      	mov	ip, r1
 801424e:	4463      	add	r3, ip
 8014250:	0412      	lsls	r2, r2, #16
 8014252:	0c12      	lsrs	r2, r2, #16
 8014254:	601a      	str	r2, [r3, #0]
 8014256:	68bb      	ldr	r3, [r7, #8]
 8014258:	781b      	ldrb	r3, [r3, #0]
 801425a:	00db      	lsls	r3, r3, #3
 801425c:	4a0c      	ldr	r2, [pc, #48]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801425e:	4694      	mov	ip, r2
 8014260:	4463      	add	r3, ip
 8014262:	6819      	ldr	r1, [r3, #0]
 8014264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014266:	041a      	lsls	r2, r3, #16
 8014268:	68bb      	ldr	r3, [r7, #8]
 801426a:	781b      	ldrb	r3, [r3, #0]
 801426c:	00db      	lsls	r3, r3, #3
 801426e:	4808      	ldr	r0, [pc, #32]	@ (8014290 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014270:	4684      	mov	ip, r0
 8014272:	4463      	add	r3, ip
 8014274:	430a      	orrs	r2, r1
 8014276:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8014278:	68fb      	ldr	r3, [r7, #12]
 801427a:	6818      	ldr	r0, [r3, #0]
 801427c:	68bb      	ldr	r3, [r7, #8]
 801427e:	6959      	ldr	r1, [r3, #20]
 8014280:	68bb      	ldr	r3, [r7, #8]
 8014282:	891a      	ldrh	r2, [r3, #8]
 8014284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014286:	b29b      	uxth	r3, r3
 8014288:	f006 fe2c 	bl	801aee4 <USB_WritePMA>
 801428c:	e1f5      	b.n	801467a <HAL_PCD_EP_DB_Transmit+0x7ca>
 801428e:	46c0      	nop			@ (mov r8, r8)
 8014290:	40009800 	.word	0x40009800
 8014294:	07ff8fbf 	.word	0x07ff8fbf
 8014298:	00008080 	.word	0x00008080
 801429c:	07ff8f8f 	.word	0x07ff8f8f
 80142a0:	0000c080 	.word	0x0000c080
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80142a4:	68fb      	ldr	r3, [r7, #12]
 80142a6:	681a      	ldr	r2, [r3, #0]
 80142a8:	68bb      	ldr	r3, [r7, #8]
 80142aa:	781b      	ldrb	r3, [r3, #0]
 80142ac:	251e      	movs	r5, #30
 80142ae:	197c      	adds	r4, r7, r5
 80142b0:	0019      	movs	r1, r3
 80142b2:	0010      	movs	r0, r2
 80142b4:	f7fe fcdc 	bl	8012c70 <PCD_GET_EP_DBUF1_CNT>
 80142b8:	0003      	movs	r3, r0
 80142ba:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 80142bc:	68bb      	ldr	r3, [r7, #8]
 80142be:	699a      	ldr	r2, [r3, #24]
 80142c0:	197b      	adds	r3, r7, r5
 80142c2:	881b      	ldrh	r3, [r3, #0]
 80142c4:	429a      	cmp	r2, r3
 80142c6:	d307      	bcc.n	80142d8 <HAL_PCD_EP_DB_Transmit+0x428>
    {
      ep->xfer_len -= TxPctSize;
 80142c8:	68bb      	ldr	r3, [r7, #8]
 80142ca:	699a      	ldr	r2, [r3, #24]
 80142cc:	197b      	adds	r3, r7, r5
 80142ce:	881b      	ldrh	r3, [r3, #0]
 80142d0:	1ad2      	subs	r2, r2, r3
 80142d2:	68bb      	ldr	r3, [r7, #8]
 80142d4:	619a      	str	r2, [r3, #24]
 80142d6:	e002      	b.n	80142de <HAL_PCD_EP_DB_Transmit+0x42e>
    }
    else
    {
      ep->xfer_len = 0U;
 80142d8:	68bb      	ldr	r3, [r7, #8]
 80142da:	2200      	movs	r2, #0
 80142dc:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80142de:	68bb      	ldr	r3, [r7, #8]
 80142e0:	699b      	ldr	r3, [r3, #24]
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	d000      	beq.n	80142e8 <HAL_PCD_EP_DB_Transmit+0x438>
 80142e6:	e0d0      	b.n	801448a <HAL_PCD_EP_DB_Transmit+0x5da>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80142e8:	68bb      	ldr	r3, [r7, #8]
 80142ea:	785b      	ldrb	r3, [r3, #1]
 80142ec:	2b00      	cmp	r3, #0
 80142ee:	d121      	bne.n	8014334 <HAL_PCD_EP_DB_Transmit+0x484>
 80142f0:	68bb      	ldr	r3, [r7, #8]
 80142f2:	781b      	ldrb	r3, [r3, #0]
 80142f4:	00db      	lsls	r3, r3, #3
 80142f6:	4ac4      	ldr	r2, [pc, #784]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 80142f8:	4694      	mov	ip, r2
 80142fa:	4463      	add	r3, ip
 80142fc:	681a      	ldr	r2, [r3, #0]
 80142fe:	68bb      	ldr	r3, [r7, #8]
 8014300:	781b      	ldrb	r3, [r3, #0]
 8014302:	00db      	lsls	r3, r3, #3
 8014304:	49c0      	ldr	r1, [pc, #768]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014306:	468c      	mov	ip, r1
 8014308:	4463      	add	r3, ip
 801430a:	0192      	lsls	r2, r2, #6
 801430c:	0992      	lsrs	r2, r2, #6
 801430e:	601a      	str	r2, [r3, #0]
 8014310:	68bb      	ldr	r3, [r7, #8]
 8014312:	781b      	ldrb	r3, [r3, #0]
 8014314:	00db      	lsls	r3, r3, #3
 8014316:	4abc      	ldr	r2, [pc, #752]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014318:	4694      	mov	ip, r2
 801431a:	4463      	add	r3, ip
 801431c:	681a      	ldr	r2, [r3, #0]
 801431e:	68bb      	ldr	r3, [r7, #8]
 8014320:	781b      	ldrb	r3, [r3, #0]
 8014322:	00db      	lsls	r3, r3, #3
 8014324:	49b8      	ldr	r1, [pc, #736]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014326:	468c      	mov	ip, r1
 8014328:	4463      	add	r3, ip
 801432a:	2180      	movs	r1, #128	@ 0x80
 801432c:	0609      	lsls	r1, r1, #24
 801432e:	430a      	orrs	r2, r1
 8014330:	601a      	str	r2, [r3, #0]
 8014332:	e020      	b.n	8014376 <HAL_PCD_EP_DB_Transmit+0x4c6>
 8014334:	68bb      	ldr	r3, [r7, #8]
 8014336:	785b      	ldrb	r3, [r3, #1]
 8014338:	2b01      	cmp	r3, #1
 801433a:	d11c      	bne.n	8014376 <HAL_PCD_EP_DB_Transmit+0x4c6>
 801433c:	68bb      	ldr	r3, [r7, #8]
 801433e:	781b      	ldrb	r3, [r3, #0]
 8014340:	00db      	lsls	r3, r3, #3
 8014342:	4ab1      	ldr	r2, [pc, #708]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014344:	4694      	mov	ip, r2
 8014346:	4463      	add	r3, ip
 8014348:	681a      	ldr	r2, [r3, #0]
 801434a:	68bb      	ldr	r3, [r7, #8]
 801434c:	781b      	ldrb	r3, [r3, #0]
 801434e:	00db      	lsls	r3, r3, #3
 8014350:	49ad      	ldr	r1, [pc, #692]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014352:	468c      	mov	ip, r1
 8014354:	4463      	add	r3, ip
 8014356:	0412      	lsls	r2, r2, #16
 8014358:	0c12      	lsrs	r2, r2, #16
 801435a:	601a      	str	r2, [r3, #0]
 801435c:	68bb      	ldr	r3, [r7, #8]
 801435e:	781b      	ldrb	r3, [r3, #0]
 8014360:	00db      	lsls	r3, r3, #3
 8014362:	4aa9      	ldr	r2, [pc, #676]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014364:	189a      	adds	r2, r3, r2
 8014366:	68bb      	ldr	r3, [r7, #8]
 8014368:	781b      	ldrb	r3, [r3, #0]
 801436a:	00db      	lsls	r3, r3, #3
 801436c:	49a6      	ldr	r1, [pc, #664]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 801436e:	468c      	mov	ip, r1
 8014370:	4463      	add	r3, ip
 8014372:	6812      	ldr	r2, [r2, #0]
 8014374:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8014376:	68bb      	ldr	r3, [r7, #8]
 8014378:	785b      	ldrb	r3, [r3, #1]
 801437a:	2b00      	cmp	r3, #0
 801437c:	d121      	bne.n	80143c2 <HAL_PCD_EP_DB_Transmit+0x512>
 801437e:	68bb      	ldr	r3, [r7, #8]
 8014380:	781b      	ldrb	r3, [r3, #0]
 8014382:	00db      	lsls	r3, r3, #3
 8014384:	4aa0      	ldr	r2, [pc, #640]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014386:	4694      	mov	ip, r2
 8014388:	4463      	add	r3, ip
 801438a:	685a      	ldr	r2, [r3, #4]
 801438c:	68bb      	ldr	r3, [r7, #8]
 801438e:	781b      	ldrb	r3, [r3, #0]
 8014390:	00db      	lsls	r3, r3, #3
 8014392:	499d      	ldr	r1, [pc, #628]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014394:	468c      	mov	ip, r1
 8014396:	4463      	add	r3, ip
 8014398:	0192      	lsls	r2, r2, #6
 801439a:	0992      	lsrs	r2, r2, #6
 801439c:	605a      	str	r2, [r3, #4]
 801439e:	68bb      	ldr	r3, [r7, #8]
 80143a0:	781b      	ldrb	r3, [r3, #0]
 80143a2:	00db      	lsls	r3, r3, #3
 80143a4:	4a98      	ldr	r2, [pc, #608]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 80143a6:	4694      	mov	ip, r2
 80143a8:	4463      	add	r3, ip
 80143aa:	685a      	ldr	r2, [r3, #4]
 80143ac:	68bb      	ldr	r3, [r7, #8]
 80143ae:	781b      	ldrb	r3, [r3, #0]
 80143b0:	00db      	lsls	r3, r3, #3
 80143b2:	4995      	ldr	r1, [pc, #596]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 80143b4:	468c      	mov	ip, r1
 80143b6:	4463      	add	r3, ip
 80143b8:	2180      	movs	r1, #128	@ 0x80
 80143ba:	0609      	lsls	r1, r1, #24
 80143bc:	430a      	orrs	r2, r1
 80143be:	605a      	str	r2, [r3, #4]
 80143c0:	e020      	b.n	8014404 <HAL_PCD_EP_DB_Transmit+0x554>
 80143c2:	68bb      	ldr	r3, [r7, #8]
 80143c4:	785b      	ldrb	r3, [r3, #1]
 80143c6:	2b01      	cmp	r3, #1
 80143c8:	d11c      	bne.n	8014404 <HAL_PCD_EP_DB_Transmit+0x554>
 80143ca:	68bb      	ldr	r3, [r7, #8]
 80143cc:	781b      	ldrb	r3, [r3, #0]
 80143ce:	00db      	lsls	r3, r3, #3
 80143d0:	4a8d      	ldr	r2, [pc, #564]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 80143d2:	4694      	mov	ip, r2
 80143d4:	4463      	add	r3, ip
 80143d6:	685a      	ldr	r2, [r3, #4]
 80143d8:	68bb      	ldr	r3, [r7, #8]
 80143da:	781b      	ldrb	r3, [r3, #0]
 80143dc:	00db      	lsls	r3, r3, #3
 80143de:	498a      	ldr	r1, [pc, #552]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 80143e0:	468c      	mov	ip, r1
 80143e2:	4463      	add	r3, ip
 80143e4:	0412      	lsls	r2, r2, #16
 80143e6:	0c12      	lsrs	r2, r2, #16
 80143e8:	605a      	str	r2, [r3, #4]
 80143ea:	68bb      	ldr	r3, [r7, #8]
 80143ec:	781b      	ldrb	r3, [r3, #0]
 80143ee:	00db      	lsls	r3, r3, #3
 80143f0:	4a85      	ldr	r2, [pc, #532]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 80143f2:	189a      	adds	r2, r3, r2
 80143f4:	68bb      	ldr	r3, [r7, #8]
 80143f6:	781b      	ldrb	r3, [r3, #0]
 80143f8:	00db      	lsls	r3, r3, #3
 80143fa:	4983      	ldr	r1, [pc, #524]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 80143fc:	468c      	mov	ip, r1
 80143fe:	4463      	add	r3, ip
 8014400:	6852      	ldr	r2, [r2, #4]
 8014402:	605a      	str	r2, [r3, #4]

      if (ep->type == EP_TYPE_BULK)
 8014404:	68bb      	ldr	r3, [r7, #8]
 8014406:	78db      	ldrb	r3, [r3, #3]
 8014408:	2b02      	cmp	r3, #2
 801440a:	d119      	bne.n	8014440 <HAL_PCD_EP_DB_Transmit+0x590>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 801440c:	68fb      	ldr	r3, [r7, #12]
 801440e:	681b      	ldr	r3, [r3, #0]
 8014410:	001a      	movs	r2, r3
 8014412:	68bb      	ldr	r3, [r7, #8]
 8014414:	781b      	ldrb	r3, [r3, #0]
 8014416:	009b      	lsls	r3, r3, #2
 8014418:	18d3      	adds	r3, r2, r3
 801441a:	681b      	ldr	r3, [r3, #0]
 801441c:	4a7b      	ldr	r2, [pc, #492]	@ (801460c <HAL_PCD_EP_DB_Transmit+0x75c>)
 801441e:	4013      	ands	r3, r2
 8014420:	627b      	str	r3, [r7, #36]	@ 0x24
 8014422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014424:	2220      	movs	r2, #32
 8014426:	4053      	eors	r3, r2
 8014428:	627b      	str	r3, [r7, #36]	@ 0x24
 801442a:	68fb      	ldr	r3, [r7, #12]
 801442c:	681b      	ldr	r3, [r3, #0]
 801442e:	001a      	movs	r2, r3
 8014430:	68bb      	ldr	r3, [r7, #8]
 8014432:	781b      	ldrb	r3, [r3, #0]
 8014434:	009b      	lsls	r3, r3, #2
 8014436:	18d3      	adds	r3, r2, r3
 8014438:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801443a:	4975      	ldr	r1, [pc, #468]	@ (8014610 <HAL_PCD_EP_DB_Transmit+0x760>)
 801443c:	430a      	orrs	r2, r1
 801443e:	601a      	str	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8014440:	68bb      	ldr	r3, [r7, #8]
 8014442:	781a      	ldrb	r2, [r3, #0]
 8014444:	68fb      	ldr	r3, [r7, #12]
 8014446:	0011      	movs	r1, r2
 8014448:	0018      	movs	r0, r3
 801444a:	f009 fe49 	bl	801e0e0 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 801444e:	1dbb      	adds	r3, r7, #6
 8014450:	881a      	ldrh	r2, [r3, #0]
 8014452:	2380      	movs	r3, #128	@ 0x80
 8014454:	01db      	lsls	r3, r3, #7
 8014456:	4013      	ands	r3, r2
 8014458:	d115      	bne.n	8014486 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 801445a:	68fb      	ldr	r3, [r7, #12]
 801445c:	681b      	ldr	r3, [r3, #0]
 801445e:	001a      	movs	r2, r3
 8014460:	68bb      	ldr	r3, [r7, #8]
 8014462:	781b      	ldrb	r3, [r3, #0]
 8014464:	009b      	lsls	r3, r3, #2
 8014466:	18d3      	adds	r3, r2, r3
 8014468:	681b      	ldr	r3, [r3, #0]
 801446a:	4a6a      	ldr	r2, [pc, #424]	@ (8014614 <HAL_PCD_EP_DB_Transmit+0x764>)
 801446c:	4013      	ands	r3, r2
 801446e:	623b      	str	r3, [r7, #32]
 8014470:	68fb      	ldr	r3, [r7, #12]
 8014472:	681b      	ldr	r3, [r3, #0]
 8014474:	001a      	movs	r2, r3
 8014476:	68bb      	ldr	r3, [r7, #8]
 8014478:	781b      	ldrb	r3, [r3, #0]
 801447a:	009b      	lsls	r3, r3, #2
 801447c:	18d3      	adds	r3, r2, r3
 801447e:	6a3a      	ldr	r2, [r7, #32]
 8014480:	4965      	ldr	r1, [pc, #404]	@ (8014618 <HAL_PCD_EP_DB_Transmit+0x768>)
 8014482:	430a      	orrs	r2, r1
 8014484:	601a      	str	r2, [r3, #0]
      }

      return HAL_OK;
 8014486:	2300      	movs	r3, #0
 8014488:	e116      	b.n	80146b8 <HAL_PCD_EP_DB_Transmit+0x808>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 801448a:	1dbb      	adds	r3, r7, #6
 801448c:	881a      	ldrh	r2, [r3, #0]
 801448e:	2380      	movs	r3, #128	@ 0x80
 8014490:	01db      	lsls	r3, r3, #7
 8014492:	4013      	ands	r3, r2
 8014494:	d115      	bne.n	80144c2 <HAL_PCD_EP_DB_Transmit+0x612>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8014496:	68fb      	ldr	r3, [r7, #12]
 8014498:	681b      	ldr	r3, [r3, #0]
 801449a:	001a      	movs	r2, r3
 801449c:	68bb      	ldr	r3, [r7, #8]
 801449e:	781b      	ldrb	r3, [r3, #0]
 80144a0:	009b      	lsls	r3, r3, #2
 80144a2:	18d3      	adds	r3, r2, r3
 80144a4:	681b      	ldr	r3, [r3, #0]
 80144a6:	4a5b      	ldr	r2, [pc, #364]	@ (8014614 <HAL_PCD_EP_DB_Transmit+0x764>)
 80144a8:	4013      	ands	r3, r2
 80144aa:	617b      	str	r3, [r7, #20]
 80144ac:	68fb      	ldr	r3, [r7, #12]
 80144ae:	681b      	ldr	r3, [r3, #0]
 80144b0:	001a      	movs	r2, r3
 80144b2:	68bb      	ldr	r3, [r7, #8]
 80144b4:	781b      	ldrb	r3, [r3, #0]
 80144b6:	009b      	lsls	r3, r3, #2
 80144b8:	18d3      	adds	r3, r2, r3
 80144ba:	697a      	ldr	r2, [r7, #20]
 80144bc:	4956      	ldr	r1, [pc, #344]	@ (8014618 <HAL_PCD_EP_DB_Transmit+0x768>)
 80144be:	430a      	orrs	r2, r1
 80144c0:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80144c2:	68bb      	ldr	r3, [r7, #8]
 80144c4:	2224      	movs	r2, #36	@ 0x24
 80144c6:	5c9b      	ldrb	r3, [r3, r2]
 80144c8:	2b01      	cmp	r3, #1
 80144ca:	d000      	beq.n	80144ce <HAL_PCD_EP_DB_Transmit+0x61e>
 80144cc:	e0d5      	b.n	801467a <HAL_PCD_EP_DB_Transmit+0x7ca>
      {
        ep->xfer_buff += TxPctSize;
 80144ce:	68bb      	ldr	r3, [r7, #8]
 80144d0:	695a      	ldr	r2, [r3, #20]
 80144d2:	211e      	movs	r1, #30
 80144d4:	187b      	adds	r3, r7, r1
 80144d6:	881b      	ldrh	r3, [r3, #0]
 80144d8:	18d2      	adds	r2, r2, r3
 80144da:	68bb      	ldr	r3, [r7, #8]
 80144dc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80144de:	68bb      	ldr	r3, [r7, #8]
 80144e0:	69da      	ldr	r2, [r3, #28]
 80144e2:	187b      	adds	r3, r7, r1
 80144e4:	881b      	ldrh	r3, [r3, #0]
 80144e6:	18d2      	adds	r2, r2, r3
 80144e8:	68bb      	ldr	r3, [r7, #8]
 80144ea:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80144ec:	68bb      	ldr	r3, [r7, #8]
 80144ee:	6a1a      	ldr	r2, [r3, #32]
 80144f0:	68bb      	ldr	r3, [r7, #8]
 80144f2:	691b      	ldr	r3, [r3, #16]
 80144f4:	429a      	cmp	r2, r3
 80144f6:	d309      	bcc.n	801450c <HAL_PCD_EP_DB_Transmit+0x65c>
        {
          len = ep->maxpacket;
 80144f8:	68bb      	ldr	r3, [r7, #8]
 80144fa:	691b      	ldr	r3, [r3, #16]
 80144fc:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db -= len;
 80144fe:	68bb      	ldr	r3, [r7, #8]
 8014500:	6a1a      	ldr	r2, [r3, #32]
 8014502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014504:	1ad2      	subs	r2, r2, r3
 8014506:	68bb      	ldr	r3, [r7, #8]
 8014508:	621a      	str	r2, [r3, #32]
 801450a:	e016      	b.n	801453a <HAL_PCD_EP_DB_Transmit+0x68a>
        }
        else if (ep->xfer_len_db == 0U)
 801450c:	68bb      	ldr	r3, [r7, #8]
 801450e:	6a1b      	ldr	r3, [r3, #32]
 8014510:	2b00      	cmp	r3, #0
 8014512:	d108      	bne.n	8014526 <HAL_PCD_EP_DB_Transmit+0x676>
        {
          len = TxPctSize;
 8014514:	231e      	movs	r3, #30
 8014516:	18fb      	adds	r3, r7, r3
 8014518:	881b      	ldrh	r3, [r3, #0]
 801451a:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_fill_db = 0U;
 801451c:	68bb      	ldr	r3, [r7, #8]
 801451e:	2224      	movs	r2, #36	@ 0x24
 8014520:	2100      	movs	r1, #0
 8014522:	5499      	strb	r1, [r3, r2]
 8014524:	e009      	b.n	801453a <HAL_PCD_EP_DB_Transmit+0x68a>
        }
        else
        {
          len = ep->xfer_len_db;
 8014526:	68bb      	ldr	r3, [r7, #8]
 8014528:	6a1b      	ldr	r3, [r3, #32]
 801452a:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db = 0U;
 801452c:	68bb      	ldr	r3, [r7, #8]
 801452e:	2200      	movs	r2, #0
 8014530:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8014532:	68bb      	ldr	r3, [r7, #8]
 8014534:	2224      	movs	r2, #36	@ 0x24
 8014536:	2100      	movs	r1, #0
 8014538:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 801453a:	68bb      	ldr	r3, [r7, #8]
 801453c:	785b      	ldrb	r3, [r3, #1]
 801453e:	2b00      	cmp	r3, #0
 8014540:	d16c      	bne.n	801461c <HAL_PCD_EP_DB_Transmit+0x76c>
 8014542:	68bb      	ldr	r3, [r7, #8]
 8014544:	781b      	ldrb	r3, [r3, #0]
 8014546:	00db      	lsls	r3, r3, #3
 8014548:	4a2f      	ldr	r2, [pc, #188]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 801454a:	4694      	mov	ip, r2
 801454c:	4463      	add	r3, ip
 801454e:	685a      	ldr	r2, [r3, #4]
 8014550:	68bb      	ldr	r3, [r7, #8]
 8014552:	781b      	ldrb	r3, [r3, #0]
 8014554:	00db      	lsls	r3, r3, #3
 8014556:	492c      	ldr	r1, [pc, #176]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014558:	468c      	mov	ip, r1
 801455a:	4463      	add	r3, ip
 801455c:	0192      	lsls	r2, r2, #6
 801455e:	0992      	lsrs	r2, r2, #6
 8014560:	605a      	str	r2, [r3, #4]
 8014562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014564:	2b00      	cmp	r3, #0
 8014566:	d111      	bne.n	801458c <HAL_PCD_EP_DB_Transmit+0x6dc>
 8014568:	68bb      	ldr	r3, [r7, #8]
 801456a:	781b      	ldrb	r3, [r3, #0]
 801456c:	00db      	lsls	r3, r3, #3
 801456e:	4a26      	ldr	r2, [pc, #152]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 8014570:	4694      	mov	ip, r2
 8014572:	4463      	add	r3, ip
 8014574:	685a      	ldr	r2, [r3, #4]
 8014576:	68bb      	ldr	r3, [r7, #8]
 8014578:	781b      	ldrb	r3, [r3, #0]
 801457a:	00db      	lsls	r3, r3, #3
 801457c:	4922      	ldr	r1, [pc, #136]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 801457e:	468c      	mov	ip, r1
 8014580:	4463      	add	r3, ip
 8014582:	2180      	movs	r1, #128	@ 0x80
 8014584:	0609      	lsls	r1, r1, #24
 8014586:	430a      	orrs	r2, r1
 8014588:	605a      	str	r2, [r3, #4]
 801458a:	e06c      	b.n	8014666 <HAL_PCD_EP_DB_Transmit+0x7b6>
 801458c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801458e:	2b3e      	cmp	r3, #62	@ 0x3e
 8014590:	d81b      	bhi.n	80145ca <HAL_PCD_EP_DB_Transmit+0x71a>
 8014592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014594:	085b      	lsrs	r3, r3, #1
 8014596:	61bb      	str	r3, [r7, #24]
 8014598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801459a:	2201      	movs	r2, #1
 801459c:	4013      	ands	r3, r2
 801459e:	d002      	beq.n	80145a6 <HAL_PCD_EP_DB_Transmit+0x6f6>
 80145a0:	69bb      	ldr	r3, [r7, #24]
 80145a2:	3301      	adds	r3, #1
 80145a4:	61bb      	str	r3, [r7, #24]
 80145a6:	68bb      	ldr	r3, [r7, #8]
 80145a8:	781b      	ldrb	r3, [r3, #0]
 80145aa:	00db      	lsls	r3, r3, #3
 80145ac:	4a16      	ldr	r2, [pc, #88]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 80145ae:	4694      	mov	ip, r2
 80145b0:	4463      	add	r3, ip
 80145b2:	6859      	ldr	r1, [r3, #4]
 80145b4:	69bb      	ldr	r3, [r7, #24]
 80145b6:	069a      	lsls	r2, r3, #26
 80145b8:	68bb      	ldr	r3, [r7, #8]
 80145ba:	781b      	ldrb	r3, [r3, #0]
 80145bc:	00db      	lsls	r3, r3, #3
 80145be:	4812      	ldr	r0, [pc, #72]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 80145c0:	4684      	mov	ip, r0
 80145c2:	4463      	add	r3, ip
 80145c4:	430a      	orrs	r2, r1
 80145c6:	605a      	str	r2, [r3, #4]
 80145c8:	e04d      	b.n	8014666 <HAL_PCD_EP_DB_Transmit+0x7b6>
 80145ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145cc:	095b      	lsrs	r3, r3, #5
 80145ce:	61bb      	str	r3, [r7, #24]
 80145d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145d2:	221f      	movs	r2, #31
 80145d4:	4013      	ands	r3, r2
 80145d6:	d102      	bne.n	80145de <HAL_PCD_EP_DB_Transmit+0x72e>
 80145d8:	69bb      	ldr	r3, [r7, #24]
 80145da:	3b01      	subs	r3, #1
 80145dc:	61bb      	str	r3, [r7, #24]
 80145de:	68bb      	ldr	r3, [r7, #8]
 80145e0:	781b      	ldrb	r3, [r3, #0]
 80145e2:	00db      	lsls	r3, r3, #3
 80145e4:	4a08      	ldr	r2, [pc, #32]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 80145e6:	4694      	mov	ip, r2
 80145e8:	4463      	add	r3, ip
 80145ea:	685a      	ldr	r2, [r3, #4]
 80145ec:	69bb      	ldr	r3, [r7, #24]
 80145ee:	069b      	lsls	r3, r3, #26
 80145f0:	431a      	orrs	r2, r3
 80145f2:	68bb      	ldr	r3, [r7, #8]
 80145f4:	781b      	ldrb	r3, [r3, #0]
 80145f6:	00db      	lsls	r3, r3, #3
 80145f8:	4903      	ldr	r1, [pc, #12]	@ (8014608 <HAL_PCD_EP_DB_Transmit+0x758>)
 80145fa:	468c      	mov	ip, r1
 80145fc:	4463      	add	r3, ip
 80145fe:	2180      	movs	r1, #128	@ 0x80
 8014600:	0609      	lsls	r1, r1, #24
 8014602:	430a      	orrs	r2, r1
 8014604:	605a      	str	r2, [r3, #4]
 8014606:	e02e      	b.n	8014666 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8014608:	40009800 	.word	0x40009800
 801460c:	07ff8fbf 	.word	0x07ff8fbf
 8014610:	00008080 	.word	0x00008080
 8014614:	07ff8f8f 	.word	0x07ff8f8f
 8014618:	0000c080 	.word	0x0000c080
 801461c:	68bb      	ldr	r3, [r7, #8]
 801461e:	785b      	ldrb	r3, [r3, #1]
 8014620:	2b01      	cmp	r3, #1
 8014622:	d120      	bne.n	8014666 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8014624:	68bb      	ldr	r3, [r7, #8]
 8014626:	781b      	ldrb	r3, [r3, #0]
 8014628:	00db      	lsls	r3, r3, #3
 801462a:	4a25      	ldr	r2, [pc, #148]	@ (80146c0 <HAL_PCD_EP_DB_Transmit+0x810>)
 801462c:	4694      	mov	ip, r2
 801462e:	4463      	add	r3, ip
 8014630:	685a      	ldr	r2, [r3, #4]
 8014632:	68bb      	ldr	r3, [r7, #8]
 8014634:	781b      	ldrb	r3, [r3, #0]
 8014636:	00db      	lsls	r3, r3, #3
 8014638:	4921      	ldr	r1, [pc, #132]	@ (80146c0 <HAL_PCD_EP_DB_Transmit+0x810>)
 801463a:	468c      	mov	ip, r1
 801463c:	4463      	add	r3, ip
 801463e:	0412      	lsls	r2, r2, #16
 8014640:	0c12      	lsrs	r2, r2, #16
 8014642:	605a      	str	r2, [r3, #4]
 8014644:	68bb      	ldr	r3, [r7, #8]
 8014646:	781b      	ldrb	r3, [r3, #0]
 8014648:	00db      	lsls	r3, r3, #3
 801464a:	4a1d      	ldr	r2, [pc, #116]	@ (80146c0 <HAL_PCD_EP_DB_Transmit+0x810>)
 801464c:	4694      	mov	ip, r2
 801464e:	4463      	add	r3, ip
 8014650:	6859      	ldr	r1, [r3, #4]
 8014652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014654:	041a      	lsls	r2, r3, #16
 8014656:	68bb      	ldr	r3, [r7, #8]
 8014658:	781b      	ldrb	r3, [r3, #0]
 801465a:	00db      	lsls	r3, r3, #3
 801465c:	4818      	ldr	r0, [pc, #96]	@ (80146c0 <HAL_PCD_EP_DB_Transmit+0x810>)
 801465e:	4684      	mov	ip, r0
 8014660:	4463      	add	r3, ip
 8014662:	430a      	orrs	r2, r1
 8014664:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8014666:	68fb      	ldr	r3, [r7, #12]
 8014668:	6818      	ldr	r0, [r3, #0]
 801466a:	68bb      	ldr	r3, [r7, #8]
 801466c:	6959      	ldr	r1, [r3, #20]
 801466e:	68bb      	ldr	r3, [r7, #8]
 8014670:	895a      	ldrh	r2, [r3, #10]
 8014672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014674:	b29b      	uxth	r3, r3
 8014676:	f006 fc35 	bl	801aee4 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 801467a:	68fb      	ldr	r3, [r7, #12]
 801467c:	681b      	ldr	r3, [r3, #0]
 801467e:	001a      	movs	r2, r3
 8014680:	68bb      	ldr	r3, [r7, #8]
 8014682:	781b      	ldrb	r3, [r3, #0]
 8014684:	009b      	lsls	r3, r3, #2
 8014686:	18d3      	adds	r3, r2, r3
 8014688:	681b      	ldr	r3, [r3, #0]
 801468a:	4a0e      	ldr	r2, [pc, #56]	@ (80146c4 <HAL_PCD_EP_DB_Transmit+0x814>)
 801468c:	4013      	ands	r3, r2
 801468e:	637b      	str	r3, [r7, #52]	@ 0x34
 8014690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014692:	2210      	movs	r2, #16
 8014694:	4053      	eors	r3, r2
 8014696:	637b      	str	r3, [r7, #52]	@ 0x34
 8014698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801469a:	2220      	movs	r2, #32
 801469c:	4053      	eors	r3, r2
 801469e:	637b      	str	r3, [r7, #52]	@ 0x34
 80146a0:	68fb      	ldr	r3, [r7, #12]
 80146a2:	681b      	ldr	r3, [r3, #0]
 80146a4:	001a      	movs	r2, r3
 80146a6:	68bb      	ldr	r3, [r7, #8]
 80146a8:	781b      	ldrb	r3, [r3, #0]
 80146aa:	009b      	lsls	r3, r3, #2
 80146ac:	18d3      	adds	r3, r2, r3
 80146ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80146b0:	4905      	ldr	r1, [pc, #20]	@ (80146c8 <HAL_PCD_EP_DB_Transmit+0x818>)
 80146b2:	430a      	orrs	r2, r1
 80146b4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80146b6:	2300      	movs	r3, #0
}
 80146b8:	0018      	movs	r0, r3
 80146ba:	46bd      	mov	sp, r7
 80146bc:	b010      	add	sp, #64	@ 0x40
 80146be:	bdb0      	pop	{r4, r5, r7, pc}
 80146c0:	40009800 	.word	0x40009800
 80146c4:	07ff8fbf 	.word	0x07ff8fbf
 80146c8:	00008080 	.word	0x00008080

080146cc <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80146cc:	b590      	push	{r4, r7, lr}
 80146ce:	b087      	sub	sp, #28
 80146d0:	af00      	add	r7, sp, #0
 80146d2:	60f8      	str	r0, [r7, #12]
 80146d4:	0008      	movs	r0, r1
 80146d6:	0011      	movs	r1, r2
 80146d8:	607b      	str	r3, [r7, #4]
 80146da:	240a      	movs	r4, #10
 80146dc:	193b      	adds	r3, r7, r4
 80146de:	1c02      	adds	r2, r0, #0
 80146e0:	801a      	strh	r2, [r3, #0]
 80146e2:	2308      	movs	r3, #8
 80146e4:	18fb      	adds	r3, r7, r3
 80146e6:	1c0a      	adds	r2, r1, #0
 80146e8:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80146ea:	0021      	movs	r1, r4
 80146ec:	187b      	adds	r3, r7, r1
 80146ee:	881b      	ldrh	r3, [r3, #0]
 80146f0:	2280      	movs	r2, #128	@ 0x80
 80146f2:	4013      	ands	r3, r2
 80146f4:	b29b      	uxth	r3, r3
 80146f6:	2b00      	cmp	r3, #0
 80146f8:	d00c      	beq.n	8014714 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80146fa:	187b      	adds	r3, r7, r1
 80146fc:	881b      	ldrh	r3, [r3, #0]
 80146fe:	2207      	movs	r2, #7
 8014700:	401a      	ands	r2, r3
 8014702:	0013      	movs	r3, r2
 8014704:	009b      	lsls	r3, r3, #2
 8014706:	189b      	adds	r3, r3, r2
 8014708:	00db      	lsls	r3, r3, #3
 801470a:	3310      	adds	r3, #16
 801470c:	68fa      	ldr	r2, [r7, #12]
 801470e:	18d3      	adds	r3, r2, r3
 8014710:	617b      	str	r3, [r7, #20]
 8014712:	e00b      	b.n	801472c <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8014714:	230a      	movs	r3, #10
 8014716:	18fb      	adds	r3, r7, r3
 8014718:	881a      	ldrh	r2, [r3, #0]
 801471a:	0013      	movs	r3, r2
 801471c:	009b      	lsls	r3, r3, #2
 801471e:	189b      	adds	r3, r3, r2
 8014720:	00db      	lsls	r3, r3, #3
 8014722:	3351      	adds	r3, #81	@ 0x51
 8014724:	33ff      	adds	r3, #255	@ 0xff
 8014726:	68fa      	ldr	r2, [r7, #12]
 8014728:	18d3      	adds	r3, r2, r3
 801472a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 801472c:	2308      	movs	r3, #8
 801472e:	18fb      	adds	r3, r7, r3
 8014730:	881b      	ldrh	r3, [r3, #0]
 8014732:	2b00      	cmp	r3, #0
 8014734:	d107      	bne.n	8014746 <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8014736:	697b      	ldr	r3, [r7, #20]
 8014738:	2200      	movs	r2, #0
 801473a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 801473c:	687b      	ldr	r3, [r7, #4]
 801473e:	b29a      	uxth	r2, r3
 8014740:	697b      	ldr	r3, [r7, #20]
 8014742:	80da      	strh	r2, [r3, #6]
 8014744:	e00b      	b.n	801475e <HAL_PCDEx_PMAConfig+0x92>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8014746:	697b      	ldr	r3, [r7, #20]
 8014748:	2201      	movs	r2, #1
 801474a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	b29a      	uxth	r2, r3
 8014750:	697b      	ldr	r3, [r7, #20]
 8014752:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8014754:	687b      	ldr	r3, [r7, #4]
 8014756:	0c1b      	lsrs	r3, r3, #16
 8014758:	b29a      	uxth	r2, r3
 801475a:	697b      	ldr	r3, [r7, #20]
 801475c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 801475e:	2300      	movs	r3, #0
}
 8014760:	0018      	movs	r0, r3
 8014762:	46bd      	mov	sp, r7
 8014764:	b007      	add	sp, #28
 8014766:	bd90      	pop	{r4, r7, pc}

08014768 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8014768:	b580      	push	{r7, lr}
 801476a:	b084      	sub	sp, #16
 801476c:	af00      	add	r7, sp, #0
 801476e:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 8014770:	687b      	ldr	r3, [r7, #4]
 8014772:	681b      	ldr	r3, [r3, #0]
 8014774:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8014776:	687a      	ldr	r2, [r7, #4]
 8014778:	23b4      	movs	r3, #180	@ 0xb4
 801477a:	009b      	lsls	r3, r3, #2
 801477c:	2101      	movs	r1, #1
 801477e:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8014780:	687a      	ldr	r2, [r7, #4]
 8014782:	23b2      	movs	r3, #178	@ 0xb2
 8014784:	009b      	lsls	r3, r3, #2
 8014786:	2100      	movs	r1, #0
 8014788:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 801478a:	68fb      	ldr	r3, [r7, #12]
 801478c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801478e:	2201      	movs	r2, #1
 8014790:	431a      	orrs	r2, r3
 8014792:	68fb      	ldr	r3, [r7, #12]
 8014794:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8014796:	68fb      	ldr	r3, [r7, #12]
 8014798:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801479a:	2202      	movs	r2, #2
 801479c:	431a      	orrs	r2, r3
 801479e:	68fb      	ldr	r3, [r7, #12]
 80147a0:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80147a2:	2300      	movs	r3, #0
}
 80147a4:	0018      	movs	r0, r3
 80147a6:	46bd      	mov	sp, r7
 80147a8:	b004      	add	sp, #16
 80147aa:	bd80      	pop	{r7, pc}

080147ac <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80147ac:	b580      	push	{r7, lr}
 80147ae:	b082      	sub	sp, #8
 80147b0:	af00      	add	r7, sp, #0
 80147b2:	6078      	str	r0, [r7, #4]
 80147b4:	000a      	movs	r2, r1
 80147b6:	1cfb      	adds	r3, r7, #3
 80147b8:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80147ba:	46c0      	nop			@ (mov r8, r8)
 80147bc:	46bd      	mov	sp, r7
 80147be:	b002      	add	sp, #8
 80147c0:	bd80      	pop	{r7, pc}
	...

080147c4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80147c4:	b580      	push	{r7, lr}
 80147c6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80147c8:	4b04      	ldr	r3, [pc, #16]	@ (80147dc <HAL_PWR_EnableBkUpAccess+0x18>)
 80147ca:	681a      	ldr	r2, [r3, #0]
 80147cc:	4b03      	ldr	r3, [pc, #12]	@ (80147dc <HAL_PWR_EnableBkUpAccess+0x18>)
 80147ce:	2180      	movs	r1, #128	@ 0x80
 80147d0:	0049      	lsls	r1, r1, #1
 80147d2:	430a      	orrs	r2, r1
 80147d4:	601a      	str	r2, [r3, #0]
}
 80147d6:	46c0      	nop			@ (mov r8, r8)
 80147d8:	46bd      	mov	sp, r7
 80147da:	bd80      	pop	{r7, pc}
 80147dc:	40007000 	.word	0x40007000

080147e0 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80147e0:	b580      	push	{r7, lr}
 80147e2:	b082      	sub	sp, #8
 80147e4:	af00      	add	r7, sp, #0
 80147e6:	6078      	str	r0, [r7, #4]
 80147e8:	000a      	movs	r2, r1
 80147ea:	1cfb      	adds	r3, r7, #3
 80147ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 80147ee:	687b      	ldr	r3, [r7, #4]
 80147f0:	2b00      	cmp	r3, #0
 80147f2:	d10d      	bne.n	8014810 <HAL_PWR_EnterSLEEPMode+0x30>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 80147f4:	4b15      	ldr	r3, [pc, #84]	@ (801484c <HAL_PWR_EnterSLEEPMode+0x6c>)
 80147f6:	695a      	ldr	r2, [r3, #20]
 80147f8:	2380      	movs	r3, #128	@ 0x80
 80147fa:	009b      	lsls	r3, r3, #2
 80147fc:	401a      	ands	r2, r3
 80147fe:	2380      	movs	r3, #128	@ 0x80
 8014800:	009b      	lsls	r3, r3, #2
 8014802:	429a      	cmp	r2, r3
 8014804:	d10f      	bne.n	8014826 <HAL_PWR_EnterSLEEPMode+0x46>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8014806:	f000 f89f 	bl	8014948 <HAL_PWREx_DisableLowPowerRunMode>
 801480a:	1e03      	subs	r3, r0, #0
 801480c:	d00b      	beq.n	8014826 <HAL_PWR_EnterSLEEPMode+0x46>
      {
        return ;
 801480e:	e019      	b.n	8014844 <HAL_PWR_EnterSLEEPMode+0x64>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8014810:	4b0e      	ldr	r3, [pc, #56]	@ (801484c <HAL_PWR_EnterSLEEPMode+0x6c>)
 8014812:	695a      	ldr	r2, [r3, #20]
 8014814:	2380      	movs	r3, #128	@ 0x80
 8014816:	009b      	lsls	r3, r3, #2
 8014818:	401a      	ands	r2, r3
 801481a:	2380      	movs	r3, #128	@ 0x80
 801481c:	009b      	lsls	r3, r3, #2
 801481e:	429a      	cmp	r2, r3
 8014820:	d001      	beq.n	8014826 <HAL_PWR_EnterSLEEPMode+0x46>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8014822:	f000 f883 	bl	801492c <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8014826:	4b0a      	ldr	r3, [pc, #40]	@ (8014850 <HAL_PWR_EnterSLEEPMode+0x70>)
 8014828:	691a      	ldr	r2, [r3, #16]
 801482a:	4b09      	ldr	r3, [pc, #36]	@ (8014850 <HAL_PWR_EnterSLEEPMode+0x70>)
 801482c:	2104      	movs	r1, #4
 801482e:	438a      	bics	r2, r1
 8014830:	611a      	str	r2, [r3, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8014832:	1cfb      	adds	r3, r7, #3
 8014834:	781b      	ldrb	r3, [r3, #0]
 8014836:	2b01      	cmp	r3, #1
 8014838:	d101      	bne.n	801483e <HAL_PWR_EnterSLEEPMode+0x5e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 801483a:	bf30      	wfi
 801483c:	e002      	b.n	8014844 <HAL_PWR_EnterSLEEPMode+0x64>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 801483e:	bf40      	sev
    __WFE();
 8014840:	bf20      	wfe
    __WFE();
 8014842:	bf20      	wfe
  }
}
 8014844:	46bd      	mov	sp, r7
 8014846:	b002      	add	sp, #8
 8014848:	bd80      	pop	{r7, pc}
 801484a:	46c0      	nop			@ (mov r8, r8)
 801484c:	40007000 	.word	0x40007000
 8014850:	e000ed00 	.word	0xe000ed00

08014854 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8014854:	b580      	push	{r7, lr}
 8014856:	b084      	sub	sp, #16
 8014858:	af00      	add	r7, sp, #0
 801485a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 801485c:	687a      	ldr	r2, [r7, #4]
 801485e:	2380      	movs	r3, #128	@ 0x80
 8014860:	009b      	lsls	r3, r3, #2
 8014862:	429a      	cmp	r2, r3
 8014864:	d137      	bne.n	80148d6 <HAL_PWREx_ControlVoltageScaling+0x82>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8014866:	4b27      	ldr	r3, [pc, #156]	@ (8014904 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8014868:	681a      	ldr	r2, [r3, #0]
 801486a:	23c0      	movs	r3, #192	@ 0xc0
 801486c:	00db      	lsls	r3, r3, #3
 801486e:	401a      	ands	r2, r3
 8014870:	2380      	movs	r3, #128	@ 0x80
 8014872:	009b      	lsls	r3, r3, #2
 8014874:	429a      	cmp	r2, r3
 8014876:	d040      	beq.n	80148fa <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8014878:	4b22      	ldr	r3, [pc, #136]	@ (8014904 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 801487a:	681b      	ldr	r3, [r3, #0]
 801487c:	4a22      	ldr	r2, [pc, #136]	@ (8014908 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 801487e:	401a      	ands	r2, r3
 8014880:	4b20      	ldr	r3, [pc, #128]	@ (8014904 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8014882:	2180      	movs	r1, #128	@ 0x80
 8014884:	0089      	lsls	r1, r1, #2
 8014886:	430a      	orrs	r2, r1
 8014888:	601a      	str	r2, [r3, #0]
      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 801488a:	4b20      	ldr	r3, [pc, #128]	@ (801490c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 801488c:	681b      	ldr	r3, [r3, #0]
 801488e:	2232      	movs	r2, #50	@ 0x32
 8014890:	4353      	muls	r3, r2
 8014892:	491f      	ldr	r1, [pc, #124]	@ (8014910 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8014894:	0018      	movs	r0, r3
 8014896:	f7eb fc5d 	bl	8000154 <__udivsi3>
 801489a:	0003      	movs	r3, r0
 801489c:	3301      	adds	r3, #1
 801489e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80148a0:	e002      	b.n	80148a8 <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        wait_loop_index--;
 80148a2:	68fb      	ldr	r3, [r7, #12]
 80148a4:	3b01      	subs	r3, #1
 80148a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80148a8:	4b16      	ldr	r3, [pc, #88]	@ (8014904 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80148aa:	695a      	ldr	r2, [r3, #20]
 80148ac:	2380      	movs	r3, #128	@ 0x80
 80148ae:	00db      	lsls	r3, r3, #3
 80148b0:	401a      	ands	r2, r3
 80148b2:	2380      	movs	r3, #128	@ 0x80
 80148b4:	00db      	lsls	r3, r3, #3
 80148b6:	429a      	cmp	r2, r3
 80148b8:	d102      	bne.n	80148c0 <HAL_PWREx_ControlVoltageScaling+0x6c>
 80148ba:	68fb      	ldr	r3, [r7, #12]
 80148bc:	2b00      	cmp	r3, #0
 80148be:	d1f0      	bne.n	80148a2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80148c0:	4b10      	ldr	r3, [pc, #64]	@ (8014904 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80148c2:	695a      	ldr	r2, [r3, #20]
 80148c4:	2380      	movs	r3, #128	@ 0x80
 80148c6:	00db      	lsls	r3, r3, #3
 80148c8:	401a      	ands	r2, r3
 80148ca:	2380      	movs	r3, #128	@ 0x80
 80148cc:	00db      	lsls	r3, r3, #3
 80148ce:	429a      	cmp	r2, r3
 80148d0:	d113      	bne.n	80148fa <HAL_PWREx_ControlVoltageScaling+0xa6>
      {
        return HAL_TIMEOUT;
 80148d2:	2303      	movs	r3, #3
 80148d4:	e012      	b.n	80148fc <HAL_PWREx_ControlVoltageScaling+0xa8>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80148d6:	4b0b      	ldr	r3, [pc, #44]	@ (8014904 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80148d8:	681a      	ldr	r2, [r3, #0]
 80148da:	23c0      	movs	r3, #192	@ 0xc0
 80148dc:	00db      	lsls	r3, r3, #3
 80148de:	401a      	ands	r2, r3
 80148e0:	2380      	movs	r3, #128	@ 0x80
 80148e2:	00db      	lsls	r3, r3, #3
 80148e4:	429a      	cmp	r2, r3
 80148e6:	d008      	beq.n	80148fa <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80148e8:	4b06      	ldr	r3, [pc, #24]	@ (8014904 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80148ea:	681b      	ldr	r3, [r3, #0]
 80148ec:	4a06      	ldr	r2, [pc, #24]	@ (8014908 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80148ee:	401a      	ands	r2, r3
 80148f0:	4b04      	ldr	r3, [pc, #16]	@ (8014904 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80148f2:	2180      	movs	r1, #128	@ 0x80
 80148f4:	00c9      	lsls	r1, r1, #3
 80148f6:	430a      	orrs	r2, r1
 80148f8:	601a      	str	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 80148fa:	2300      	movs	r3, #0
}
 80148fc:	0018      	movs	r0, r3
 80148fe:	46bd      	mov	sp, r7
 8014900:	b004      	add	sp, #16
 8014902:	bd80      	pop	{r7, pc}
 8014904:	40007000 	.word	0x40007000
 8014908:	fffff9ff 	.word	0xfffff9ff
 801490c:	20000000 	.word	0x20000000
 8014910:	000f4240 	.word	0x000f4240

08014914 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8014914:	b580      	push	{r7, lr}
 8014916:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8014918:	4b03      	ldr	r3, [pc, #12]	@ (8014928 <HAL_PWREx_GetVoltageRange+0x14>)
 801491a:	681a      	ldr	r2, [r3, #0]
 801491c:	23c0      	movs	r3, #192	@ 0xc0
 801491e:	00db      	lsls	r3, r3, #3
 8014920:	4013      	ands	r3, r2
}
 8014922:	0018      	movs	r0, r3
 8014924:	46bd      	mov	sp, r7
 8014926:	bd80      	pop	{r7, pc}
 8014928:	40007000 	.word	0x40007000

0801492c <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 801492c:	b580      	push	{r7, lr}
 801492e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8014930:	4b04      	ldr	r3, [pc, #16]	@ (8014944 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8014932:	681a      	ldr	r2, [r3, #0]
 8014934:	4b03      	ldr	r3, [pc, #12]	@ (8014944 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8014936:	2180      	movs	r1, #128	@ 0x80
 8014938:	01c9      	lsls	r1, r1, #7
 801493a:	430a      	orrs	r2, r1
 801493c:	601a      	str	r2, [r3, #0]
}
 801493e:	46c0      	nop			@ (mov r8, r8)
 8014940:	46bd      	mov	sp, r7
 8014942:	bd80      	pop	{r7, pc}
 8014944:	40007000 	.word	0x40007000

08014948 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8014948:	b580      	push	{r7, lr}
 801494a:	b082      	sub	sp, #8
 801494c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 801494e:	4b18      	ldr	r3, [pc, #96]	@ (80149b0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8014950:	681a      	ldr	r2, [r3, #0]
 8014952:	4b17      	ldr	r3, [pc, #92]	@ (80149b0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8014954:	4917      	ldr	r1, [pc, #92]	@ (80149b4 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8014956:	400a      	ands	r2, r1
 8014958:	601a      	str	r2, [r3, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 801495a:	4b17      	ldr	r3, [pc, #92]	@ (80149b8 <HAL_PWREx_DisableLowPowerRunMode+0x70>)
 801495c:	681b      	ldr	r3, [r3, #0]
 801495e:	2232      	movs	r2, #50	@ 0x32
 8014960:	4353      	muls	r3, r2
 8014962:	4916      	ldr	r1, [pc, #88]	@ (80149bc <HAL_PWREx_DisableLowPowerRunMode+0x74>)
 8014964:	0018      	movs	r0, r3
 8014966:	f7eb fbf5 	bl	8000154 <__udivsi3>
 801496a:	0003      	movs	r3, r0
 801496c:	3301      	adds	r3, #1
 801496e:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8014970:	e002      	b.n	8014978 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 8014972:	687b      	ldr	r3, [r7, #4]
 8014974:	3b01      	subs	r3, #1
 8014976:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8014978:	4b0d      	ldr	r3, [pc, #52]	@ (80149b0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 801497a:	695a      	ldr	r2, [r3, #20]
 801497c:	2380      	movs	r3, #128	@ 0x80
 801497e:	009b      	lsls	r3, r3, #2
 8014980:	401a      	ands	r2, r3
 8014982:	2380      	movs	r3, #128	@ 0x80
 8014984:	009b      	lsls	r3, r3, #2
 8014986:	429a      	cmp	r2, r3
 8014988:	d102      	bne.n	8014990 <HAL_PWREx_DisableLowPowerRunMode+0x48>
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	2b00      	cmp	r3, #0
 801498e:	d1f0      	bne.n	8014972 <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8014990:	4b07      	ldr	r3, [pc, #28]	@ (80149b0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8014992:	695a      	ldr	r2, [r3, #20]
 8014994:	2380      	movs	r3, #128	@ 0x80
 8014996:	009b      	lsls	r3, r3, #2
 8014998:	401a      	ands	r2, r3
 801499a:	2380      	movs	r3, #128	@ 0x80
 801499c:	009b      	lsls	r3, r3, #2
 801499e:	429a      	cmp	r2, r3
 80149a0:	d101      	bne.n	80149a6 <HAL_PWREx_DisableLowPowerRunMode+0x5e>
  {
    return HAL_TIMEOUT;
 80149a2:	2303      	movs	r3, #3
 80149a4:	e000      	b.n	80149a8 <HAL_PWREx_DisableLowPowerRunMode+0x60>
  }

  return HAL_OK;
 80149a6:	2300      	movs	r3, #0
}
 80149a8:	0018      	movs	r0, r3
 80149aa:	46bd      	mov	sp, r7
 80149ac:	b002      	add	sp, #8
 80149ae:	bd80      	pop	{r7, pc}
 80149b0:	40007000 	.word	0x40007000
 80149b4:	ffffbfff 	.word	0xffffbfff
 80149b8:	20000000 	.word	0x20000000
 80149bc:	000f4240 	.word	0x000f4240

080149c0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80149c0:	b580      	push	{r7, lr}
 80149c2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80149c4:	4b04      	ldr	r3, [pc, #16]	@ (80149d8 <HAL_PWREx_EnableVddUSB+0x18>)
 80149c6:	685a      	ldr	r2, [r3, #4]
 80149c8:	4b03      	ldr	r3, [pc, #12]	@ (80149d8 <HAL_PWREx_EnableVddUSB+0x18>)
 80149ca:	2180      	movs	r1, #128	@ 0x80
 80149cc:	00c9      	lsls	r1, r1, #3
 80149ce:	430a      	orrs	r2, r1
 80149d0:	605a      	str	r2, [r3, #4]
}
 80149d2:	46c0      	nop			@ (mov r8, r8)
 80149d4:	46bd      	mov	sp, r7
 80149d6:	bd80      	pop	{r7, pc}
 80149d8:	40007000 	.word	0x40007000

080149dc <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval None
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 80149dc:	b580      	push	{r7, lr}
 80149de:	b082      	sub	sp, #8
 80149e0:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get start tick*/
  tickstart = HAL_GetTick();
 80149e2:	f7f9 fa77 	bl	800ded4 <HAL_GetTick>
 80149e6:	0003      	movs	r3, r0
 80149e8:	607b      	str	r3, [r7, #4]

  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80149ea:	4b44      	ldr	r3, [pc, #272]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 80149ec:	681a      	ldr	r2, [r3, #0]
 80149ee:	4b43      	ldr	r3, [pc, #268]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 80149f0:	2101      	movs	r1, #1
 80149f2:	430a      	orrs	r2, r1
 80149f4:	601a      	str	r2, [r3, #0]

  /* Insure MSIRDY bit is set before writing default MSISRANGE value */
  while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80149f6:	e008      	b.n	8014a0a <HAL_RCC_DeInit+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 80149f8:	f7f9 fa6c 	bl	800ded4 <HAL_GetTick>
 80149fc:	0002      	movs	r2, r0
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	1ad3      	subs	r3, r2, r3
 8014a02:	2b02      	cmp	r3, #2
 8014a04:	d901      	bls.n	8014a0a <HAL_RCC_DeInit+0x2e>
    {
      return HAL_TIMEOUT;
 8014a06:	2303      	movs	r3, #3
 8014a08:	e074      	b.n	8014af4 <HAL_RCC_DeInit+0x118>
  while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8014a0a:	4b3c      	ldr	r3, [pc, #240]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014a0c:	681b      	ldr	r3, [r3, #0]
 8014a0e:	2202      	movs	r2, #2
 8014a10:	4013      	ands	r3, r2
 8014a12:	d0f1      	beq.n	80149f8 <HAL_RCC_DeInit+0x1c>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
 8014a14:	4b39      	ldr	r3, [pc, #228]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014a16:	681b      	ldr	r3, [r3, #0]
 8014a18:	22f0      	movs	r2, #240	@ 0xf0
 8014a1a:	4393      	bics	r3, r2
 8014a1c:	001a      	movs	r2, r3
 8014a1e:	4b37      	ldr	r3, [pc, #220]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014a20:	2160      	movs	r1, #96	@ 0x60
 8014a22:	430a      	orrs	r2, r1
 8014a24:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR);
 8014a26:	4b35      	ldr	r3, [pc, #212]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014a28:	2200      	movs	r2, #0
 8014a2a:	609a      	str	r2, [r3, #8]

  /* Update the SystemCoreClock global variable for MSI as system clock source */
  SystemCoreClock = MSI_VALUE;
 8014a2c:	4b34      	ldr	r3, [pc, #208]	@ (8014b00 <HAL_RCC_DeInit+0x124>)
 8014a2e:	4a35      	ldr	r2, [pc, #212]	@ (8014b04 <HAL_RCC_DeInit+0x128>)
 8014a30:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clock settings  */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8014a32:	4b35      	ldr	r3, [pc, #212]	@ (8014b08 <HAL_RCC_DeInit+0x12c>)
 8014a34:	681b      	ldr	r3, [r3, #0]
 8014a36:	0018      	movs	r0, r3
 8014a38:	f7f9 f9f0 	bl	800de1c <HAL_InitTick>
 8014a3c:	1e03      	subs	r3, r0, #0
 8014a3e:	d001      	beq.n	8014a44 <HAL_RCC_DeInit+0x68>
  {
    return HAL_ERROR;
 8014a40:	2301      	movs	r3, #1
 8014a42:	e057      	b.n	8014af4 <HAL_RCC_DeInit+0x118>
  }

  /* Insure MSI selected as system clock source */
  /* Get start tick */
  tickstart = HAL_GetTick();
 8014a44:	f7f9 fa46 	bl	800ded4 <HAL_GetTick>
 8014a48:	0003      	movs	r3, r0
 8014a4a:	607b      	str	r3, [r7, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 8014a4c:	e009      	b.n	8014a62 <HAL_RCC_DeInit+0x86>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8014a4e:	f7f9 fa41 	bl	800ded4 <HAL_GetTick>
 8014a52:	0002      	movs	r2, r0
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	1ad3      	subs	r3, r2, r3
 8014a58:	4a2c      	ldr	r2, [pc, #176]	@ (8014b0c <HAL_RCC_DeInit+0x130>)
 8014a5a:	4293      	cmp	r3, r2
 8014a5c:	d901      	bls.n	8014a62 <HAL_RCC_DeInit+0x86>
    {
      return HAL_TIMEOUT;
 8014a5e:	2303      	movs	r3, #3
 8014a60:	e048      	b.n	8014af4 <HAL_RCC_DeInit+0x118>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 8014a62:	4b26      	ldr	r3, [pc, #152]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014a64:	689b      	ldr	r3, [r3, #8]
 8014a66:	2238      	movs	r2, #56	@ 0x38
 8014a68:	4013      	ands	r3, r2
 8014a6a:	d1f0      	bne.n	8014a4e <HAL_RCC_DeInit+0x72>
    }
  }

  /* Reset HSION, HSIKERON, HSIASFS, HSEON, HSECSSON, PLLON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON);
 8014a6c:	4b23      	ldr	r3, [pc, #140]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014a6e:	681a      	ldr	r2, [r3, #0]
 8014a70:	4b22      	ldr	r3, [pc, #136]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014a72:	4927      	ldr	r1, [pc, #156]	@ (8014b10 <HAL_RCC_DeInit+0x134>)
 8014a74:	400a      	ands	r2, r1
 8014a76:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8014a78:	4b20      	ldr	r3, [pc, #128]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014a7a:	681a      	ldr	r2, [r3, #0]
 8014a7c:	4b1f      	ldr	r3, [pc, #124]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014a7e:	4925      	ldr	r1, [pc, #148]	@ (8014b14 <HAL_RCC_DeInit+0x138>)
 8014a80:	400a      	ands	r2, r1
 8014a82:	601a      	str	r2, [r3, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8014a84:	f7f9 fa26 	bl	800ded4 <HAL_GetTick>
 8014a88:	0003      	movs	r3, r0
 8014a8a:	607b      	str	r3, [r7, #4]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8014a8c:	e008      	b.n	8014aa0 <HAL_RCC_DeInit+0xc4>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8014a8e:	f7f9 fa21 	bl	800ded4 <HAL_GetTick>
 8014a92:	0002      	movs	r2, r0
 8014a94:	687b      	ldr	r3, [r7, #4]
 8014a96:	1ad3      	subs	r3, r2, r3
 8014a98:	2b02      	cmp	r3, #2
 8014a9a:	d901      	bls.n	8014aa0 <HAL_RCC_DeInit+0xc4>
    {
      return HAL_TIMEOUT;
 8014a9c:	2303      	movs	r3, #3
 8014a9e:	e029      	b.n	8014af4 <HAL_RCC_DeInit+0x118>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8014aa0:	4b16      	ldr	r3, [pc, #88]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014aa2:	681a      	ldr	r2, [r3, #0]
 8014aa4:	2380      	movs	r3, #128	@ 0x80
 8014aa6:	049b      	lsls	r3, r3, #18
 8014aa8:	4013      	ands	r3, r2
 8014aaa:	d1f0      	bne.n	8014a8e <HAL_RCC_DeInit+0xb2>
    }
  }

  /* Reset PLLCFGR register */
  CLEAR_REG(RCC->PLLCFGR);
 8014aac:	4b13      	ldr	r3, [pc, #76]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014aae:	2200      	movs	r2, #0
 8014ab0:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4);
 8014ab2:	4b12      	ldr	r3, [pc, #72]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014ab4:	68da      	ldr	r2, [r3, #12]
 8014ab6:	4b11      	ldr	r3, [pc, #68]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014ab8:	2180      	movs	r1, #128	@ 0x80
 8014aba:	0149      	lsls	r1, r1, #5
 8014abc:	430a      	orrs	r2, r1
 8014abe:	60da      	str	r2, [r3, #12]

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 8014ac0:	4b0e      	ldr	r3, [pc, #56]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014ac2:	2200      	movs	r2, #0
 8014ac4:	619a      	str	r2, [r3, #24]

  /* Clear all interrupts flags */
  CLEAR_REG(RCC->CICR);
 8014ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014ac8:	2200      	movs	r2, #0
 8014aca:	621a      	str	r2, [r3, #32]

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8014acc:	4a0b      	ldr	r2, [pc, #44]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014ace:	2394      	movs	r3, #148	@ 0x94
 8014ad0:	58d3      	ldr	r3, [r2, r3]
 8014ad2:	490a      	ldr	r1, [pc, #40]	@ (8014afc <HAL_RCC_DeInit+0x120>)
 8014ad4:	2280      	movs	r2, #128	@ 0x80
 8014ad6:	0412      	lsls	r2, r2, #16
 8014ad8:	4313      	orrs	r3, r2
 8014ada:	2294      	movs	r2, #148	@ 0x94
 8014adc:	508b      	str	r3, [r1, r2]

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 8014ade:	4b08      	ldr	r3, [pc, #32]	@ (8014b00 <HAL_RCC_DeInit+0x124>)
 8014ae0:	4a08      	ldr	r2, [pc, #32]	@ (8014b04 <HAL_RCC_DeInit+0x128>)
 8014ae2:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8014ae4:	2003      	movs	r0, #3
 8014ae6:	f7f9 f999 	bl	800de1c <HAL_InitTick>
 8014aea:	1e03      	subs	r3, r0, #0
 8014aec:	d001      	beq.n	8014af2 <HAL_RCC_DeInit+0x116>
  {
    return HAL_ERROR;
 8014aee:	2301      	movs	r3, #1
 8014af0:	e000      	b.n	8014af4 <HAL_RCC_DeInit+0x118>
  }
  else
  {
    return HAL_OK;
 8014af2:	2300      	movs	r3, #0
  }
}
 8014af4:	0018      	movs	r0, r3
 8014af6:	46bd      	mov	sp, r7
 8014af8:	b002      	add	sp, #8
 8014afa:	bd80      	pop	{r7, pc}
 8014afc:	40021000 	.word	0x40021000
 8014b00:	20000000 	.word	0x20000000
 8014b04:	003d0900 	.word	0x003d0900
 8014b08:	20000020 	.word	0x20000020
 8014b0c:	00001388 	.word	0x00001388
 8014b10:	fef6f4ff 	.word	0xfef6f4ff
 8014b14:	fffbffff 	.word	0xfffbffff

08014b18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8014b18:	b5b0      	push	{r4, r5, r7, lr}
 8014b1a:	b088      	sub	sp, #32
 8014b1c:	af00      	add	r7, sp, #0
 8014b1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8014b20:	4bc9      	ldr	r3, [pc, #804]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014b22:	689b      	ldr	r3, [r3, #8]
 8014b24:	2238      	movs	r2, #56	@ 0x38
 8014b26:	4013      	ands	r3, r2
 8014b28:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8014b2a:	4bc7      	ldr	r3, [pc, #796]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014b2c:	68db      	ldr	r3, [r3, #12]
 8014b2e:	2203      	movs	r2, #3
 8014b30:	4013      	ands	r3, r2
 8014b32:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8014b34:	687b      	ldr	r3, [r7, #4]
 8014b36:	681b      	ldr	r3, [r3, #0]
 8014b38:	2210      	movs	r2, #16
 8014b3a:	4013      	ands	r3, r2
 8014b3c:	d100      	bne.n	8014b40 <HAL_RCC_OscConfig+0x28>
 8014b3e:	e0ef      	b.n	8014d20 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8014b40:	69bb      	ldr	r3, [r7, #24]
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d007      	beq.n	8014b56 <HAL_RCC_OscConfig+0x3e>
 8014b46:	69bb      	ldr	r3, [r7, #24]
 8014b48:	2b18      	cmp	r3, #24
 8014b4a:	d000      	beq.n	8014b4e <HAL_RCC_OscConfig+0x36>
 8014b4c:	e093      	b.n	8014c76 <HAL_RCC_OscConfig+0x15e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8014b4e:	697b      	ldr	r3, [r7, #20]
 8014b50:	2b01      	cmp	r3, #1
 8014b52:	d000      	beq.n	8014b56 <HAL_RCC_OscConfig+0x3e>
 8014b54:	e08f      	b.n	8014c76 <HAL_RCC_OscConfig+0x15e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8014b56:	4bbc      	ldr	r3, [pc, #752]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014b58:	681b      	ldr	r3, [r3, #0]
 8014b5a:	2202      	movs	r2, #2
 8014b5c:	4013      	ands	r3, r2
 8014b5e:	d006      	beq.n	8014b6e <HAL_RCC_OscConfig+0x56>
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	69db      	ldr	r3, [r3, #28]
 8014b64:	2b00      	cmp	r3, #0
 8014b66:	d102      	bne.n	8014b6e <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 8014b68:	2301      	movs	r3, #1
 8014b6a:	f000 fbf2 	bl	8015352 <HAL_RCC_OscConfig+0x83a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014b72:	4bb5      	ldr	r3, [pc, #724]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014b74:	681b      	ldr	r3, [r3, #0]
 8014b76:	2108      	movs	r1, #8
 8014b78:	400b      	ands	r3, r1
 8014b7a:	d004      	beq.n	8014b86 <HAL_RCC_OscConfig+0x6e>
 8014b7c:	4bb2      	ldr	r3, [pc, #712]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014b7e:	681b      	ldr	r3, [r3, #0]
 8014b80:	21f0      	movs	r1, #240	@ 0xf0
 8014b82:	400b      	ands	r3, r1
 8014b84:	e005      	b.n	8014b92 <HAL_RCC_OscConfig+0x7a>
 8014b86:	49b0      	ldr	r1, [pc, #704]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014b88:	2394      	movs	r3, #148	@ 0x94
 8014b8a:	58cb      	ldr	r3, [r1, r3]
 8014b8c:	091b      	lsrs	r3, r3, #4
 8014b8e:	21f0      	movs	r1, #240	@ 0xf0
 8014b90:	400b      	ands	r3, r1
 8014b92:	4293      	cmp	r3, r2
 8014b94:	d225      	bcs.n	8014be2 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8014b96:	687b      	ldr	r3, [r7, #4]
 8014b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014b9a:	0018      	movs	r0, r3
 8014b9c:	f000 fd6e 	bl	801567c <RCC_SetFlashLatencyFromMSIRange>
 8014ba0:	1e03      	subs	r3, r0, #0
 8014ba2:	d002      	beq.n	8014baa <HAL_RCC_OscConfig+0x92>
          {
            return HAL_ERROR;
 8014ba4:	2301      	movs	r3, #1
 8014ba6:	f000 fbd4 	bl	8015352 <HAL_RCC_OscConfig+0x83a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8014baa:	4ba7      	ldr	r3, [pc, #668]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014bac:	681a      	ldr	r2, [r3, #0]
 8014bae:	4ba6      	ldr	r3, [pc, #664]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014bb0:	2108      	movs	r1, #8
 8014bb2:	430a      	orrs	r2, r1
 8014bb4:	601a      	str	r2, [r3, #0]
 8014bb6:	4ba4      	ldr	r3, [pc, #656]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014bb8:	681b      	ldr	r3, [r3, #0]
 8014bba:	22f0      	movs	r2, #240	@ 0xf0
 8014bbc:	4393      	bics	r3, r2
 8014bbe:	0019      	movs	r1, r3
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014bc4:	4ba0      	ldr	r3, [pc, #640]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014bc6:	430a      	orrs	r2, r1
 8014bc8:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8014bca:	4b9f      	ldr	r3, [pc, #636]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014bcc:	685b      	ldr	r3, [r3, #4]
 8014bce:	4a9f      	ldr	r2, [pc, #636]	@ (8014e4c <HAL_RCC_OscConfig+0x334>)
 8014bd0:	4013      	ands	r3, r2
 8014bd2:	0019      	movs	r1, r3
 8014bd4:	687b      	ldr	r3, [r7, #4]
 8014bd6:	6a1b      	ldr	r3, [r3, #32]
 8014bd8:	021a      	lsls	r2, r3, #8
 8014bda:	4b9b      	ldr	r3, [pc, #620]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014bdc:	430a      	orrs	r2, r1
 8014bde:	605a      	str	r2, [r3, #4]
 8014be0:	e027      	b.n	8014c32 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8014be2:	4b99      	ldr	r3, [pc, #612]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014be4:	681a      	ldr	r2, [r3, #0]
 8014be6:	4b98      	ldr	r3, [pc, #608]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014be8:	2108      	movs	r1, #8
 8014bea:	430a      	orrs	r2, r1
 8014bec:	601a      	str	r2, [r3, #0]
 8014bee:	4b96      	ldr	r3, [pc, #600]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014bf0:	681b      	ldr	r3, [r3, #0]
 8014bf2:	22f0      	movs	r2, #240	@ 0xf0
 8014bf4:	4393      	bics	r3, r2
 8014bf6:	0019      	movs	r1, r3
 8014bf8:	687b      	ldr	r3, [r7, #4]
 8014bfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014bfc:	4b92      	ldr	r3, [pc, #584]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014bfe:	430a      	orrs	r2, r1
 8014c00:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8014c02:	4b91      	ldr	r3, [pc, #580]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014c04:	685b      	ldr	r3, [r3, #4]
 8014c06:	4a91      	ldr	r2, [pc, #580]	@ (8014e4c <HAL_RCC_OscConfig+0x334>)
 8014c08:	4013      	ands	r3, r2
 8014c0a:	0019      	movs	r1, r3
 8014c0c:	687b      	ldr	r3, [r7, #4]
 8014c0e:	6a1b      	ldr	r3, [r3, #32]
 8014c10:	021a      	lsls	r2, r3, #8
 8014c12:	4b8d      	ldr	r3, [pc, #564]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014c14:	430a      	orrs	r2, r1
 8014c16:	605a      	str	r2, [r3, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8014c18:	69bb      	ldr	r3, [r7, #24]
 8014c1a:	2b00      	cmp	r3, #0
 8014c1c:	d109      	bne.n	8014c32 <HAL_RCC_OscConfig+0x11a>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8014c1e:	687b      	ldr	r3, [r7, #4]
 8014c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014c22:	0018      	movs	r0, r3
 8014c24:	f000 fd2a 	bl	801567c <RCC_SetFlashLatencyFromMSIRange>
 8014c28:	1e03      	subs	r3, r0, #0
 8014c2a:	d002      	beq.n	8014c32 <HAL_RCC_OscConfig+0x11a>
            {
              return HAL_ERROR;
 8014c2c:	2301      	movs	r3, #1
 8014c2e:	f000 fb90 	bl	8015352 <HAL_RCC_OscConfig+0x83a>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8014c32:	f000 fc87 	bl	8015544 <HAL_RCC_GetSysClockFreq>
 8014c36:	0001      	movs	r1, r0
 8014c38:	4b83      	ldr	r3, [pc, #524]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014c3a:	689b      	ldr	r3, [r3, #8]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8014c3c:	0a1b      	lsrs	r3, r3, #8
 8014c3e:	220f      	movs	r2, #15
 8014c40:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8014c42:	4a83      	ldr	r2, [pc, #524]	@ (8014e50 <HAL_RCC_OscConfig+0x338>)
 8014c44:	5cd3      	ldrb	r3, [r2, r3]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8014c46:	001a      	movs	r2, r3
 8014c48:	231f      	movs	r3, #31
 8014c4a:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8014c4c:	000a      	movs	r2, r1
 8014c4e:	40da      	lsrs	r2, r3
 8014c50:	4b80      	ldr	r3, [pc, #512]	@ (8014e54 <HAL_RCC_OscConfig+0x33c>)
 8014c52:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8014c54:	4b80      	ldr	r3, [pc, #512]	@ (8014e58 <HAL_RCC_OscConfig+0x340>)
 8014c56:	681b      	ldr	r3, [r3, #0]
 8014c58:	250f      	movs	r5, #15
 8014c5a:	197c      	adds	r4, r7, r5
 8014c5c:	0018      	movs	r0, r3
 8014c5e:	f7f9 f8dd 	bl	800de1c <HAL_InitTick>
 8014c62:	0003      	movs	r3, r0
 8014c64:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 8014c66:	197b      	adds	r3, r7, r5
 8014c68:	781b      	ldrb	r3, [r3, #0]
 8014c6a:	2b00      	cmp	r3, #0
 8014c6c:	d057      	beq.n	8014d1e <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8014c6e:	197b      	adds	r3, r7, r5
 8014c70:	781b      	ldrb	r3, [r3, #0]
 8014c72:	f000 fb6e 	bl	8015352 <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8014c76:	687b      	ldr	r3, [r7, #4]
 8014c78:	69db      	ldr	r3, [r3, #28]
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	d035      	beq.n	8014cea <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8014c7e:	4b72      	ldr	r3, [pc, #456]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014c80:	681a      	ldr	r2, [r3, #0]
 8014c82:	4b71      	ldr	r3, [pc, #452]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014c84:	2101      	movs	r1, #1
 8014c86:	430a      	orrs	r2, r1
 8014c88:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8014c8a:	f7f9 f923 	bl	800ded4 <HAL_GetTick>
 8014c8e:	0003      	movs	r3, r0
 8014c90:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8014c92:	e009      	b.n	8014ca8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8014c94:	f7f9 f91e 	bl	800ded4 <HAL_GetTick>
 8014c98:	0002      	movs	r2, r0
 8014c9a:	693b      	ldr	r3, [r7, #16]
 8014c9c:	1ad3      	subs	r3, r2, r3
 8014c9e:	2b02      	cmp	r3, #2
 8014ca0:	d902      	bls.n	8014ca8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8014ca2:	2303      	movs	r3, #3
 8014ca4:	f000 fb55 	bl	8015352 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8014ca8:	4b67      	ldr	r3, [pc, #412]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014caa:	681b      	ldr	r3, [r3, #0]
 8014cac:	2202      	movs	r2, #2
 8014cae:	4013      	ands	r3, r2
 8014cb0:	d0f0      	beq.n	8014c94 <HAL_RCC_OscConfig+0x17c>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8014cb2:	4b65      	ldr	r3, [pc, #404]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014cb4:	681a      	ldr	r2, [r3, #0]
 8014cb6:	4b64      	ldr	r3, [pc, #400]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014cb8:	2108      	movs	r1, #8
 8014cba:	430a      	orrs	r2, r1
 8014cbc:	601a      	str	r2, [r3, #0]
 8014cbe:	4b62      	ldr	r3, [pc, #392]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014cc0:	681b      	ldr	r3, [r3, #0]
 8014cc2:	22f0      	movs	r2, #240	@ 0xf0
 8014cc4:	4393      	bics	r3, r2
 8014cc6:	0019      	movs	r1, r3
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014ccc:	4b5e      	ldr	r3, [pc, #376]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014cce:	430a      	orrs	r2, r1
 8014cd0:	601a      	str	r2, [r3, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8014cd2:	4b5d      	ldr	r3, [pc, #372]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014cd4:	685b      	ldr	r3, [r3, #4]
 8014cd6:	4a5d      	ldr	r2, [pc, #372]	@ (8014e4c <HAL_RCC_OscConfig+0x334>)
 8014cd8:	4013      	ands	r3, r2
 8014cda:	0019      	movs	r1, r3
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	6a1b      	ldr	r3, [r3, #32]
 8014ce0:	021a      	lsls	r2, r3, #8
 8014ce2:	4b59      	ldr	r3, [pc, #356]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014ce4:	430a      	orrs	r2, r1
 8014ce6:	605a      	str	r2, [r3, #4]
 8014ce8:	e01a      	b.n	8014d20 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8014cea:	4b57      	ldr	r3, [pc, #348]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014cec:	681a      	ldr	r2, [r3, #0]
 8014cee:	4b56      	ldr	r3, [pc, #344]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014cf0:	2101      	movs	r1, #1
 8014cf2:	438a      	bics	r2, r1
 8014cf4:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8014cf6:	f7f9 f8ed 	bl	800ded4 <HAL_GetTick>
 8014cfa:	0003      	movs	r3, r0
 8014cfc:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8014cfe:	e008      	b.n	8014d12 <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8014d00:	f7f9 f8e8 	bl	800ded4 <HAL_GetTick>
 8014d04:	0002      	movs	r2, r0
 8014d06:	693b      	ldr	r3, [r7, #16]
 8014d08:	1ad3      	subs	r3, r2, r3
 8014d0a:	2b02      	cmp	r3, #2
 8014d0c:	d901      	bls.n	8014d12 <HAL_RCC_OscConfig+0x1fa>
          {
            return HAL_TIMEOUT;
 8014d0e:	2303      	movs	r3, #3
 8014d10:	e31f      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8014d12:	4b4d      	ldr	r3, [pc, #308]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014d14:	681b      	ldr	r3, [r3, #0]
 8014d16:	2202      	movs	r2, #2
 8014d18:	4013      	ands	r3, r2
 8014d1a:	d1f1      	bne.n	8014d00 <HAL_RCC_OscConfig+0x1e8>
 8014d1c:	e000      	b.n	8014d20 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8014d1e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	681b      	ldr	r3, [r3, #0]
 8014d24:	2201      	movs	r2, #1
 8014d26:	4013      	ands	r3, r2
 8014d28:	d100      	bne.n	8014d2c <HAL_RCC_OscConfig+0x214>
 8014d2a:	e065      	b.n	8014df8 <HAL_RCC_OscConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8014d2c:	69bb      	ldr	r3, [r7, #24]
 8014d2e:	2b10      	cmp	r3, #16
 8014d30:	d005      	beq.n	8014d3e <HAL_RCC_OscConfig+0x226>
 8014d32:	69bb      	ldr	r3, [r7, #24]
 8014d34:	2b18      	cmp	r3, #24
 8014d36:	d10e      	bne.n	8014d56 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8014d38:	697b      	ldr	r3, [r7, #20]
 8014d3a:	2b03      	cmp	r3, #3
 8014d3c:	d10b      	bne.n	8014d56 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8014d3e:	4b42      	ldr	r3, [pc, #264]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014d40:	681a      	ldr	r2, [r3, #0]
 8014d42:	2380      	movs	r3, #128	@ 0x80
 8014d44:	029b      	lsls	r3, r3, #10
 8014d46:	4013      	ands	r3, r2
 8014d48:	d055      	beq.n	8014df6 <HAL_RCC_OscConfig+0x2de>
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	685b      	ldr	r3, [r3, #4]
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	d151      	bne.n	8014df6 <HAL_RCC_OscConfig+0x2de>
      {
        return HAL_ERROR;
 8014d52:	2301      	movs	r3, #1
 8014d54:	e2fd      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8014d56:	687b      	ldr	r3, [r7, #4]
 8014d58:	685a      	ldr	r2, [r3, #4]
 8014d5a:	2380      	movs	r3, #128	@ 0x80
 8014d5c:	025b      	lsls	r3, r3, #9
 8014d5e:	429a      	cmp	r2, r3
 8014d60:	d107      	bne.n	8014d72 <HAL_RCC_OscConfig+0x25a>
 8014d62:	4b39      	ldr	r3, [pc, #228]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014d64:	681a      	ldr	r2, [r3, #0]
 8014d66:	4b38      	ldr	r3, [pc, #224]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014d68:	2180      	movs	r1, #128	@ 0x80
 8014d6a:	0249      	lsls	r1, r1, #9
 8014d6c:	430a      	orrs	r2, r1
 8014d6e:	601a      	str	r2, [r3, #0]
 8014d70:	e013      	b.n	8014d9a <HAL_RCC_OscConfig+0x282>
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	685a      	ldr	r2, [r3, #4]
 8014d76:	23a0      	movs	r3, #160	@ 0xa0
 8014d78:	02db      	lsls	r3, r3, #11
 8014d7a:	429a      	cmp	r2, r3
 8014d7c:	d107      	bne.n	8014d8e <HAL_RCC_OscConfig+0x276>
 8014d7e:	4b32      	ldr	r3, [pc, #200]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014d80:	681a      	ldr	r2, [r3, #0]
 8014d82:	4b31      	ldr	r3, [pc, #196]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014d84:	21a0      	movs	r1, #160	@ 0xa0
 8014d86:	02c9      	lsls	r1, r1, #11
 8014d88:	430a      	orrs	r2, r1
 8014d8a:	601a      	str	r2, [r3, #0]
 8014d8c:	e005      	b.n	8014d9a <HAL_RCC_OscConfig+0x282>
 8014d8e:	4b2e      	ldr	r3, [pc, #184]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014d90:	681a      	ldr	r2, [r3, #0]
 8014d92:	4b2d      	ldr	r3, [pc, #180]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014d94:	4931      	ldr	r1, [pc, #196]	@ (8014e5c <HAL_RCC_OscConfig+0x344>)
 8014d96:	400a      	ands	r2, r1
 8014d98:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	685b      	ldr	r3, [r3, #4]
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	d014      	beq.n	8014dcc <HAL_RCC_OscConfig+0x2b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014da2:	f7f9 f897 	bl	800ded4 <HAL_GetTick>
 8014da6:	0003      	movs	r3, r0
 8014da8:	613b      	str	r3, [r7, #16]
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8014daa:	e008      	b.n	8014dbe <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8014dac:	f7f9 f892 	bl	800ded4 <HAL_GetTick>
 8014db0:	0002      	movs	r2, r0
 8014db2:	693b      	ldr	r3, [r7, #16]
 8014db4:	1ad3      	subs	r3, r2, r3
 8014db6:	2b64      	cmp	r3, #100	@ 0x64
 8014db8:	d901      	bls.n	8014dbe <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8014dba:	2303      	movs	r3, #3
 8014dbc:	e2c9      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8014dbe:	4b22      	ldr	r3, [pc, #136]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014dc0:	681a      	ldr	r2, [r3, #0]
 8014dc2:	2380      	movs	r3, #128	@ 0x80
 8014dc4:	029b      	lsls	r3, r3, #10
 8014dc6:	4013      	ands	r3, r2
 8014dc8:	d0f0      	beq.n	8014dac <HAL_RCC_OscConfig+0x294>
 8014dca:	e015      	b.n	8014df8 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014dcc:	f7f9 f882 	bl	800ded4 <HAL_GetTick>
 8014dd0:	0003      	movs	r3, r0
 8014dd2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8014dd4:	e008      	b.n	8014de8 <HAL_RCC_OscConfig+0x2d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8014dd6:	f7f9 f87d 	bl	800ded4 <HAL_GetTick>
 8014dda:	0002      	movs	r2, r0
 8014ddc:	693b      	ldr	r3, [r7, #16]
 8014dde:	1ad3      	subs	r3, r2, r3
 8014de0:	2b64      	cmp	r3, #100	@ 0x64
 8014de2:	d901      	bls.n	8014de8 <HAL_RCC_OscConfig+0x2d0>
          {
            return HAL_TIMEOUT;
 8014de4:	2303      	movs	r3, #3
 8014de6:	e2b4      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8014de8:	4b17      	ldr	r3, [pc, #92]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014dea:	681a      	ldr	r2, [r3, #0]
 8014dec:	2380      	movs	r3, #128	@ 0x80
 8014dee:	029b      	lsls	r3, r3, #10
 8014df0:	4013      	ands	r3, r2
 8014df2:	d1f0      	bne.n	8014dd6 <HAL_RCC_OscConfig+0x2be>
 8014df4:	e000      	b.n	8014df8 <HAL_RCC_OscConfig+0x2e0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8014df6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	681b      	ldr	r3, [r3, #0]
 8014dfc:	2202      	movs	r2, #2
 8014dfe:	4013      	ands	r3, r2
 8014e00:	d100      	bne.n	8014e04 <HAL_RCC_OscConfig+0x2ec>
 8014e02:	e074      	b.n	8014eee <HAL_RCC_OscConfig+0x3d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8014e04:	69bb      	ldr	r3, [r7, #24]
 8014e06:	2b08      	cmp	r3, #8
 8014e08:	d005      	beq.n	8014e16 <HAL_RCC_OscConfig+0x2fe>
 8014e0a:	69bb      	ldr	r3, [r7, #24]
 8014e0c:	2b18      	cmp	r3, #24
 8014e0e:	d129      	bne.n	8014e64 <HAL_RCC_OscConfig+0x34c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8014e10:	697b      	ldr	r3, [r7, #20]
 8014e12:	2b02      	cmp	r3, #2
 8014e14:	d126      	bne.n	8014e64 <HAL_RCC_OscConfig+0x34c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8014e16:	4b0c      	ldr	r3, [pc, #48]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014e18:	681a      	ldr	r2, [r3, #0]
 8014e1a:	2380      	movs	r3, #128	@ 0x80
 8014e1c:	00db      	lsls	r3, r3, #3
 8014e1e:	4013      	ands	r3, r2
 8014e20:	d005      	beq.n	8014e2e <HAL_RCC_OscConfig+0x316>
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	68db      	ldr	r3, [r3, #12]
 8014e26:	2b00      	cmp	r3, #0
 8014e28:	d101      	bne.n	8014e2e <HAL_RCC_OscConfig+0x316>
      {
        return HAL_ERROR;
 8014e2a:	2301      	movs	r3, #1
 8014e2c:	e291      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8014e2e:	4b06      	ldr	r3, [pc, #24]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014e30:	685b      	ldr	r3, [r3, #4]
 8014e32:	4a0b      	ldr	r2, [pc, #44]	@ (8014e60 <HAL_RCC_OscConfig+0x348>)
 8014e34:	4013      	ands	r3, r2
 8014e36:	0019      	movs	r1, r3
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	691b      	ldr	r3, [r3, #16]
 8014e3c:	061a      	lsls	r2, r3, #24
 8014e3e:	4b02      	ldr	r3, [pc, #8]	@ (8014e48 <HAL_RCC_OscConfig+0x330>)
 8014e40:	430a      	orrs	r2, r1
 8014e42:	605a      	str	r2, [r3, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8014e44:	e053      	b.n	8014eee <HAL_RCC_OscConfig+0x3d6>
 8014e46:	46c0      	nop			@ (mov r8, r8)
 8014e48:	40021000 	.word	0x40021000
 8014e4c:	ffff00ff 	.word	0xffff00ff
 8014e50:	080269ec 	.word	0x080269ec
 8014e54:	20000000 	.word	0x20000000
 8014e58:	20000020 	.word	0x20000020
 8014e5c:	fffaffff 	.word	0xfffaffff
 8014e60:	80ffffff 	.word	0x80ffffff
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8014e64:	687b      	ldr	r3, [r7, #4]
 8014e66:	68db      	ldr	r3, [r3, #12]
 8014e68:	2b00      	cmp	r3, #0
 8014e6a:	d026      	beq.n	8014eba <HAL_RCC_OscConfig+0x3a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8014e6c:	4bc7      	ldr	r3, [pc, #796]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014e6e:	681a      	ldr	r2, [r3, #0]
 8014e70:	4bc6      	ldr	r3, [pc, #792]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014e72:	2180      	movs	r1, #128	@ 0x80
 8014e74:	0049      	lsls	r1, r1, #1
 8014e76:	430a      	orrs	r2, r1
 8014e78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014e7a:	f7f9 f82b 	bl	800ded4 <HAL_GetTick>
 8014e7e:	0003      	movs	r3, r0
 8014e80:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8014e82:	e008      	b.n	8014e96 <HAL_RCC_OscConfig+0x37e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8014e84:	f7f9 f826 	bl	800ded4 <HAL_GetTick>
 8014e88:	0002      	movs	r2, r0
 8014e8a:	693b      	ldr	r3, [r7, #16]
 8014e8c:	1ad3      	subs	r3, r2, r3
 8014e8e:	2b02      	cmp	r3, #2
 8014e90:	d901      	bls.n	8014e96 <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 8014e92:	2303      	movs	r3, #3
 8014e94:	e25d      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8014e96:	4bbd      	ldr	r3, [pc, #756]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014e98:	681a      	ldr	r2, [r3, #0]
 8014e9a:	2380      	movs	r3, #128	@ 0x80
 8014e9c:	00db      	lsls	r3, r3, #3
 8014e9e:	4013      	ands	r3, r2
 8014ea0:	d0f0      	beq.n	8014e84 <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8014ea2:	4bba      	ldr	r3, [pc, #744]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014ea4:	685b      	ldr	r3, [r3, #4]
 8014ea6:	4aba      	ldr	r2, [pc, #744]	@ (8015190 <HAL_RCC_OscConfig+0x678>)
 8014ea8:	4013      	ands	r3, r2
 8014eaa:	0019      	movs	r1, r3
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	691b      	ldr	r3, [r3, #16]
 8014eb0:	061a      	lsls	r2, r3, #24
 8014eb2:	4bb6      	ldr	r3, [pc, #728]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014eb4:	430a      	orrs	r2, r1
 8014eb6:	605a      	str	r2, [r3, #4]
 8014eb8:	e019      	b.n	8014eee <HAL_RCC_OscConfig+0x3d6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8014eba:	4bb4      	ldr	r3, [pc, #720]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014ebc:	681a      	ldr	r2, [r3, #0]
 8014ebe:	4bb3      	ldr	r3, [pc, #716]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014ec0:	49b4      	ldr	r1, [pc, #720]	@ (8015194 <HAL_RCC_OscConfig+0x67c>)
 8014ec2:	400a      	ands	r2, r1
 8014ec4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014ec6:	f7f9 f805 	bl	800ded4 <HAL_GetTick>
 8014eca:	0003      	movs	r3, r0
 8014ecc:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8014ece:	e008      	b.n	8014ee2 <HAL_RCC_OscConfig+0x3ca>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8014ed0:	f7f9 f800 	bl	800ded4 <HAL_GetTick>
 8014ed4:	0002      	movs	r2, r0
 8014ed6:	693b      	ldr	r3, [r7, #16]
 8014ed8:	1ad3      	subs	r3, r2, r3
 8014eda:	2b02      	cmp	r3, #2
 8014edc:	d901      	bls.n	8014ee2 <HAL_RCC_OscConfig+0x3ca>
          {
            return HAL_TIMEOUT;
 8014ede:	2303      	movs	r3, #3
 8014ee0:	e237      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8014ee2:	4baa      	ldr	r3, [pc, #680]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014ee4:	681a      	ldr	r2, [r3, #0]
 8014ee6:	2380      	movs	r3, #128	@ 0x80
 8014ee8:	00db      	lsls	r3, r3, #3
 8014eea:	4013      	ands	r3, r2
 8014eec:	d1f0      	bne.n	8014ed0 <HAL_RCC_OscConfig+0x3b8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8014eee:	687b      	ldr	r3, [r7, #4]
 8014ef0:	681b      	ldr	r3, [r3, #0]
 8014ef2:	2208      	movs	r2, #8
 8014ef4:	4013      	ands	r3, r2
 8014ef6:	d051      	beq.n	8014f9c <HAL_RCC_OscConfig+0x484>
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	695b      	ldr	r3, [r3, #20]
 8014efc:	2b00      	cmp	r3, #0
 8014efe:	d031      	beq.n	8014f64 <HAL_RCC_OscConfig+0x44c>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8014f00:	687b      	ldr	r3, [r7, #4]
 8014f02:	699b      	ldr	r3, [r3, #24]
 8014f04:	2b00      	cmp	r3, #0
 8014f06:	d108      	bne.n	8014f1a <HAL_RCC_OscConfig+0x402>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8014f08:	4aa0      	ldr	r2, [pc, #640]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014f0a:	2394      	movs	r3, #148	@ 0x94
 8014f0c:	58d3      	ldr	r3, [r2, r3]
 8014f0e:	499f      	ldr	r1, [pc, #636]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014f10:	2204      	movs	r2, #4
 8014f12:	4393      	bics	r3, r2
 8014f14:	2294      	movs	r2, #148	@ 0x94
 8014f16:	508b      	str	r3, [r1, r2]
 8014f18:	e007      	b.n	8014f2a <HAL_RCC_OscConfig+0x412>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8014f1a:	4a9c      	ldr	r2, [pc, #624]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014f1c:	2394      	movs	r3, #148	@ 0x94
 8014f1e:	58d3      	ldr	r3, [r2, r3]
 8014f20:	499a      	ldr	r1, [pc, #616]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014f22:	2204      	movs	r2, #4
 8014f24:	4313      	orrs	r3, r2
 8014f26:	2294      	movs	r2, #148	@ 0x94
 8014f28:	508b      	str	r3, [r1, r2]
      }
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8014f2a:	4a98      	ldr	r2, [pc, #608]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014f2c:	2394      	movs	r3, #148	@ 0x94
 8014f2e:	58d3      	ldr	r3, [r2, r3]
 8014f30:	4996      	ldr	r1, [pc, #600]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014f32:	2201      	movs	r2, #1
 8014f34:	4313      	orrs	r3, r2
 8014f36:	2294      	movs	r2, #148	@ 0x94
 8014f38:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8014f3a:	f7f8 ffcb 	bl	800ded4 <HAL_GetTick>
 8014f3e:	0003      	movs	r3, r0
 8014f40:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8014f42:	e008      	b.n	8014f56 <HAL_RCC_OscConfig+0x43e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8014f44:	f7f8 ffc6 	bl	800ded4 <HAL_GetTick>
 8014f48:	0002      	movs	r2, r0
 8014f4a:	693b      	ldr	r3, [r7, #16]
 8014f4c:	1ad3      	subs	r3, r2, r3
 8014f4e:	2b11      	cmp	r3, #17
 8014f50:	d901      	bls.n	8014f56 <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 8014f52:	2303      	movs	r3, #3
 8014f54:	e1fd      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8014f56:	4a8d      	ldr	r2, [pc, #564]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014f58:	2394      	movs	r3, #148	@ 0x94
 8014f5a:	58d3      	ldr	r3, [r2, r3]
 8014f5c:	2202      	movs	r2, #2
 8014f5e:	4013      	ands	r3, r2
 8014f60:	d0f0      	beq.n	8014f44 <HAL_RCC_OscConfig+0x42c>
 8014f62:	e01b      	b.n	8014f9c <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8014f64:	4a89      	ldr	r2, [pc, #548]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014f66:	2394      	movs	r3, #148	@ 0x94
 8014f68:	58d3      	ldr	r3, [r2, r3]
 8014f6a:	4988      	ldr	r1, [pc, #544]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014f6c:	2201      	movs	r2, #1
 8014f6e:	4393      	bics	r3, r2
 8014f70:	2294      	movs	r2, #148	@ 0x94
 8014f72:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8014f74:	f7f8 ffae 	bl	800ded4 <HAL_GetTick>
 8014f78:	0003      	movs	r3, r0
 8014f7a:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8014f7c:	e008      	b.n	8014f90 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8014f7e:	f7f8 ffa9 	bl	800ded4 <HAL_GetTick>
 8014f82:	0002      	movs	r2, r0
 8014f84:	693b      	ldr	r3, [r7, #16]
 8014f86:	1ad3      	subs	r3, r2, r3
 8014f88:	2b11      	cmp	r3, #17
 8014f8a:	d901      	bls.n	8014f90 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8014f8c:	2303      	movs	r3, #3
 8014f8e:	e1e0      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8014f90:	4a7e      	ldr	r2, [pc, #504]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014f92:	2394      	movs	r3, #148	@ 0x94
 8014f94:	58d3      	ldr	r3, [r2, r3]
 8014f96:	2202      	movs	r2, #2
 8014f98:	4013      	ands	r3, r2
 8014f9a:	d1f0      	bne.n	8014f7e <HAL_RCC_OscConfig+0x466>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8014f9c:	687b      	ldr	r3, [r7, #4]
 8014f9e:	681b      	ldr	r3, [r3, #0]
 8014fa0:	2204      	movs	r2, #4
 8014fa2:	4013      	ands	r3, r2
 8014fa4:	d100      	bne.n	8014fa8 <HAL_RCC_OscConfig+0x490>
 8014fa6:	e10d      	b.n	80151c4 <HAL_RCC_OscConfig+0x6ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 8014fa8:	201f      	movs	r0, #31
 8014faa:	183b      	adds	r3, r7, r0
 8014fac:	2200      	movs	r2, #0
 8014fae:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 8014fb0:	4b76      	ldr	r3, [pc, #472]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014fb2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8014fb4:	2380      	movs	r3, #128	@ 0x80
 8014fb6:	055b      	lsls	r3, r3, #21
 8014fb8:	4013      	ands	r3, r2
 8014fba:	d110      	bne.n	8014fde <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8014fbc:	4b73      	ldr	r3, [pc, #460]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014fbe:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8014fc0:	4b72      	ldr	r3, [pc, #456]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014fc2:	2180      	movs	r1, #128	@ 0x80
 8014fc4:	0549      	lsls	r1, r1, #21
 8014fc6:	430a      	orrs	r2, r1
 8014fc8:	659a      	str	r2, [r3, #88]	@ 0x58
 8014fca:	4b70      	ldr	r3, [pc, #448]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8014fcc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8014fce:	2380      	movs	r3, #128	@ 0x80
 8014fd0:	055b      	lsls	r3, r3, #21
 8014fd2:	4013      	ands	r3, r2
 8014fd4:	60bb      	str	r3, [r7, #8]
 8014fd6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8014fd8:	183b      	adds	r3, r7, r0
 8014fda:	2201      	movs	r2, #1
 8014fdc:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8014fde:	4b6e      	ldr	r3, [pc, #440]	@ (8015198 <HAL_RCC_OscConfig+0x680>)
 8014fe0:	681a      	ldr	r2, [r3, #0]
 8014fe2:	2380      	movs	r3, #128	@ 0x80
 8014fe4:	005b      	lsls	r3, r3, #1
 8014fe6:	4013      	ands	r3, r2
 8014fe8:	d11a      	bne.n	8015020 <HAL_RCC_OscConfig+0x508>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8014fea:	4b6b      	ldr	r3, [pc, #428]	@ (8015198 <HAL_RCC_OscConfig+0x680>)
 8014fec:	681a      	ldr	r2, [r3, #0]
 8014fee:	4b6a      	ldr	r3, [pc, #424]	@ (8015198 <HAL_RCC_OscConfig+0x680>)
 8014ff0:	2180      	movs	r1, #128	@ 0x80
 8014ff2:	0049      	lsls	r1, r1, #1
 8014ff4:	430a      	orrs	r2, r1
 8014ff6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8014ff8:	f7f8 ff6c 	bl	800ded4 <HAL_GetTick>
 8014ffc:	0003      	movs	r3, r0
 8014ffe:	613b      	str	r3, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8015000:	e008      	b.n	8015014 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8015002:	f7f8 ff67 	bl	800ded4 <HAL_GetTick>
 8015006:	0002      	movs	r2, r0
 8015008:	693b      	ldr	r3, [r7, #16]
 801500a:	1ad3      	subs	r3, r2, r3
 801500c:	2b02      	cmp	r3, #2
 801500e:	d901      	bls.n	8015014 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8015010:	2303      	movs	r3, #3
 8015012:	e19e      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8015014:	4b60      	ldr	r3, [pc, #384]	@ (8015198 <HAL_RCC_OscConfig+0x680>)
 8015016:	681a      	ldr	r2, [r3, #0]
 8015018:	2380      	movs	r3, #128	@ 0x80
 801501a:	005b      	lsls	r3, r3, #1
 801501c:	4013      	ands	r3, r2
 801501e:	d0f0      	beq.n	8015002 <HAL_RCC_OscConfig+0x4ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	689b      	ldr	r3, [r3, #8]
 8015024:	2201      	movs	r2, #1
 8015026:	4013      	ands	r3, r2
 8015028:	d01e      	beq.n	8015068 <HAL_RCC_OscConfig+0x550>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 801502a:	687b      	ldr	r3, [r7, #4]
 801502c:	689b      	ldr	r3, [r3, #8]
 801502e:	2204      	movs	r2, #4
 8015030:	4013      	ands	r3, r2
 8015032:	d010      	beq.n	8015056 <HAL_RCC_OscConfig+0x53e>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8015034:	4a55      	ldr	r2, [pc, #340]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8015036:	2390      	movs	r3, #144	@ 0x90
 8015038:	58d3      	ldr	r3, [r2, r3]
 801503a:	4954      	ldr	r1, [pc, #336]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 801503c:	2204      	movs	r2, #4
 801503e:	4313      	orrs	r3, r2
 8015040:	2290      	movs	r2, #144	@ 0x90
 8015042:	508b      	str	r3, [r1, r2]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8015044:	4a51      	ldr	r2, [pc, #324]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8015046:	2390      	movs	r3, #144	@ 0x90
 8015048:	58d3      	ldr	r3, [r2, r3]
 801504a:	4950      	ldr	r1, [pc, #320]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 801504c:	2201      	movs	r2, #1
 801504e:	4313      	orrs	r3, r2
 8015050:	2290      	movs	r2, #144	@ 0x90
 8015052:	508b      	str	r3, [r1, r2]
 8015054:	e018      	b.n	8015088 <HAL_RCC_OscConfig+0x570>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8015056:	4a4d      	ldr	r2, [pc, #308]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8015058:	2390      	movs	r3, #144	@ 0x90
 801505a:	58d3      	ldr	r3, [r2, r3]
 801505c:	494b      	ldr	r1, [pc, #300]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 801505e:	2201      	movs	r2, #1
 8015060:	4313      	orrs	r3, r2
 8015062:	2290      	movs	r2, #144	@ 0x90
 8015064:	508b      	str	r3, [r1, r2]
 8015066:	e00f      	b.n	8015088 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8015068:	4a48      	ldr	r2, [pc, #288]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 801506a:	2390      	movs	r3, #144	@ 0x90
 801506c:	58d3      	ldr	r3, [r2, r3]
 801506e:	4947      	ldr	r1, [pc, #284]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8015070:	2201      	movs	r2, #1
 8015072:	4393      	bics	r3, r2
 8015074:	2290      	movs	r2, #144	@ 0x90
 8015076:	508b      	str	r3, [r1, r2]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8015078:	4a44      	ldr	r2, [pc, #272]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 801507a:	2390      	movs	r3, #144	@ 0x90
 801507c:	58d3      	ldr	r3, [r2, r3]
 801507e:	4943      	ldr	r1, [pc, #268]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8015080:	2204      	movs	r2, #4
 8015082:	4393      	bics	r3, r2
 8015084:	2290      	movs	r2, #144	@ 0x90
 8015086:	508b      	str	r3, [r1, r2]
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8015088:	687b      	ldr	r3, [r7, #4]
 801508a:	689b      	ldr	r3, [r3, #8]
 801508c:	2b00      	cmp	r3, #0
 801508e:	d04f      	beq.n	8015130 <HAL_RCC_OscConfig+0x618>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8015090:	f7f8 ff20 	bl	800ded4 <HAL_GetTick>
 8015094:	0003      	movs	r3, r0
 8015096:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8015098:	e009      	b.n	80150ae <HAL_RCC_OscConfig+0x596>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801509a:	f7f8 ff1b 	bl	800ded4 <HAL_GetTick>
 801509e:	0002      	movs	r2, r0
 80150a0:	693b      	ldr	r3, [r7, #16]
 80150a2:	1ad3      	subs	r3, r2, r3
 80150a4:	4a3d      	ldr	r2, [pc, #244]	@ (801519c <HAL_RCC_OscConfig+0x684>)
 80150a6:	4293      	cmp	r3, r2
 80150a8:	d901      	bls.n	80150ae <HAL_RCC_OscConfig+0x596>
        {
          return HAL_TIMEOUT;
 80150aa:	2303      	movs	r3, #3
 80150ac:	e151      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80150ae:	4a37      	ldr	r2, [pc, #220]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 80150b0:	2390      	movs	r3, #144	@ 0x90
 80150b2:	58d3      	ldr	r3, [r2, r3]
 80150b4:	2202      	movs	r2, #2
 80150b6:	4013      	ands	r3, r2
 80150b8:	d0ef      	beq.n	801509a <HAL_RCC_OscConfig+0x582>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80150ba:	687b      	ldr	r3, [r7, #4]
 80150bc:	689b      	ldr	r3, [r3, #8]
 80150be:	2280      	movs	r2, #128	@ 0x80
 80150c0:	4013      	ands	r3, r2
 80150c2:	d01a      	beq.n	80150fa <HAL_RCC_OscConfig+0x5e2>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80150c4:	4a31      	ldr	r2, [pc, #196]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 80150c6:	2390      	movs	r3, #144	@ 0x90
 80150c8:	58d3      	ldr	r3, [r2, r3]
 80150ca:	4930      	ldr	r1, [pc, #192]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 80150cc:	2280      	movs	r2, #128	@ 0x80
 80150ce:	4313      	orrs	r3, r2
 80150d0:	2290      	movs	r2, #144	@ 0x90
 80150d2:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80150d4:	e009      	b.n	80150ea <HAL_RCC_OscConfig+0x5d2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80150d6:	f7f8 fefd 	bl	800ded4 <HAL_GetTick>
 80150da:	0002      	movs	r2, r0
 80150dc:	693b      	ldr	r3, [r7, #16]
 80150de:	1ad3      	subs	r3, r2, r3
 80150e0:	4a2e      	ldr	r2, [pc, #184]	@ (801519c <HAL_RCC_OscConfig+0x684>)
 80150e2:	4293      	cmp	r3, r2
 80150e4:	d901      	bls.n	80150ea <HAL_RCC_OscConfig+0x5d2>
          {
            return HAL_TIMEOUT;
 80150e6:	2303      	movs	r3, #3
 80150e8:	e133      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80150ea:	4a28      	ldr	r2, [pc, #160]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 80150ec:	2390      	movs	r3, #144	@ 0x90
 80150ee:	58d2      	ldr	r2, [r2, r3]
 80150f0:	2380      	movs	r3, #128	@ 0x80
 80150f2:	011b      	lsls	r3, r3, #4
 80150f4:	4013      	ands	r3, r2
 80150f6:	d0ee      	beq.n	80150d6 <HAL_RCC_OscConfig+0x5be>
 80150f8:	e059      	b.n	80151ae <HAL_RCC_OscConfig+0x696>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80150fa:	4a24      	ldr	r2, [pc, #144]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 80150fc:	2390      	movs	r3, #144	@ 0x90
 80150fe:	58d3      	ldr	r3, [r2, r3]
 8015100:	4922      	ldr	r1, [pc, #136]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8015102:	2280      	movs	r2, #128	@ 0x80
 8015104:	4393      	bics	r3, r2
 8015106:	2290      	movs	r2, #144	@ 0x90
 8015108:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 801510a:	e009      	b.n	8015120 <HAL_RCC_OscConfig+0x608>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801510c:	f7f8 fee2 	bl	800ded4 <HAL_GetTick>
 8015110:	0002      	movs	r2, r0
 8015112:	693b      	ldr	r3, [r7, #16]
 8015114:	1ad3      	subs	r3, r2, r3
 8015116:	4a21      	ldr	r2, [pc, #132]	@ (801519c <HAL_RCC_OscConfig+0x684>)
 8015118:	4293      	cmp	r3, r2
 801511a:	d901      	bls.n	8015120 <HAL_RCC_OscConfig+0x608>
          {
            return HAL_TIMEOUT;
 801511c:	2303      	movs	r3, #3
 801511e:	e118      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8015120:	4a1a      	ldr	r2, [pc, #104]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8015122:	2390      	movs	r3, #144	@ 0x90
 8015124:	58d2      	ldr	r2, [r2, r3]
 8015126:	2380      	movs	r3, #128	@ 0x80
 8015128:	011b      	lsls	r3, r3, #4
 801512a:	4013      	ands	r3, r2
 801512c:	d1ee      	bne.n	801510c <HAL_RCC_OscConfig+0x5f4>
 801512e:	e03e      	b.n	80151ae <HAL_RCC_OscConfig+0x696>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8015130:	f7f8 fed0 	bl	800ded4 <HAL_GetTick>
 8015134:	0003      	movs	r3, r0
 8015136:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8015138:	e009      	b.n	801514e <HAL_RCC_OscConfig+0x636>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801513a:	f7f8 fecb 	bl	800ded4 <HAL_GetTick>
 801513e:	0002      	movs	r2, r0
 8015140:	693b      	ldr	r3, [r7, #16]
 8015142:	1ad3      	subs	r3, r2, r3
 8015144:	4a15      	ldr	r2, [pc, #84]	@ (801519c <HAL_RCC_OscConfig+0x684>)
 8015146:	4293      	cmp	r3, r2
 8015148:	d901      	bls.n	801514e <HAL_RCC_OscConfig+0x636>
        {
          return HAL_TIMEOUT;
 801514a:	2303      	movs	r3, #3
 801514c:	e101      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 801514e:	4a0f      	ldr	r2, [pc, #60]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8015150:	2390      	movs	r3, #144	@ 0x90
 8015152:	58d3      	ldr	r3, [r2, r3]
 8015154:	2202      	movs	r2, #2
 8015156:	4013      	ands	r3, r2
 8015158:	d1ef      	bne.n	801513a <HAL_RCC_OscConfig+0x622>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 801515a:	4a0c      	ldr	r2, [pc, #48]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 801515c:	2390      	movs	r3, #144	@ 0x90
 801515e:	58d3      	ldr	r3, [r2, r3]
 8015160:	2280      	movs	r2, #128	@ 0x80
 8015162:	4013      	ands	r3, r2
 8015164:	d023      	beq.n	80151ae <HAL_RCC_OscConfig+0x696>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8015166:	4a09      	ldr	r2, [pc, #36]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 8015168:	2390      	movs	r3, #144	@ 0x90
 801516a:	58d3      	ldr	r3, [r2, r3]
 801516c:	4907      	ldr	r1, [pc, #28]	@ (801518c <HAL_RCC_OscConfig+0x674>)
 801516e:	2280      	movs	r2, #128	@ 0x80
 8015170:	4393      	bics	r3, r2
 8015172:	2290      	movs	r2, #144	@ 0x90
 8015174:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8015176:	e013      	b.n	80151a0 <HAL_RCC_OscConfig+0x688>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8015178:	f7f8 feac 	bl	800ded4 <HAL_GetTick>
 801517c:	0002      	movs	r2, r0
 801517e:	693b      	ldr	r3, [r7, #16]
 8015180:	1ad3      	subs	r3, r2, r3
 8015182:	4a06      	ldr	r2, [pc, #24]	@ (801519c <HAL_RCC_OscConfig+0x684>)
 8015184:	4293      	cmp	r3, r2
 8015186:	d90b      	bls.n	80151a0 <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 8015188:	2303      	movs	r3, #3
 801518a:	e0e2      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
 801518c:	40021000 	.word	0x40021000
 8015190:	80ffffff 	.word	0x80ffffff
 8015194:	fffffeff 	.word	0xfffffeff
 8015198:	40007000 	.word	0x40007000
 801519c:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80151a0:	4a6e      	ldr	r2, [pc, #440]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 80151a2:	2390      	movs	r3, #144	@ 0x90
 80151a4:	58d2      	ldr	r2, [r2, r3]
 80151a6:	2380      	movs	r3, #128	@ 0x80
 80151a8:	011b      	lsls	r3, r3, #4
 80151aa:	4013      	ands	r3, r2
 80151ac:	d1e4      	bne.n	8015178 <HAL_RCC_OscConfig+0x660>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80151ae:	231f      	movs	r3, #31
 80151b0:	18fb      	adds	r3, r7, r3
 80151b2:	781b      	ldrb	r3, [r3, #0]
 80151b4:	2b01      	cmp	r3, #1
 80151b6:	d105      	bne.n	80151c4 <HAL_RCC_OscConfig+0x6ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80151b8:	4b68      	ldr	r3, [pc, #416]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 80151ba:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80151bc:	4b67      	ldr	r3, [pc, #412]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 80151be:	4968      	ldr	r1, [pc, #416]	@ (8015360 <HAL_RCC_OscConfig+0x848>)
 80151c0:	400a      	ands	r2, r1
 80151c2:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }
#if defined(RCC_CRRCR_HSI48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	681b      	ldr	r3, [r3, #0]
 80151c8:	2220      	movs	r2, #32
 80151ca:	4013      	ands	r3, r2
 80151cc:	d03c      	beq.n	8015248 <HAL_RCC_OscConfig+0x730>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80151ce:	687b      	ldr	r3, [r7, #4]
 80151d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80151d2:	2b00      	cmp	r3, #0
 80151d4:	d01c      	beq.n	8015210 <HAL_RCC_OscConfig+0x6f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80151d6:	4a61      	ldr	r2, [pc, #388]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 80151d8:	2398      	movs	r3, #152	@ 0x98
 80151da:	58d3      	ldr	r3, [r2, r3]
 80151dc:	495f      	ldr	r1, [pc, #380]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 80151de:	2201      	movs	r2, #1
 80151e0:	4313      	orrs	r3, r2
 80151e2:	2298      	movs	r2, #152	@ 0x98
 80151e4:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80151e6:	f7f8 fe75 	bl	800ded4 <HAL_GetTick>
 80151ea:	0003      	movs	r3, r0
 80151ec:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80151ee:	e008      	b.n	8015202 <HAL_RCC_OscConfig+0x6ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80151f0:	f7f8 fe70 	bl	800ded4 <HAL_GetTick>
 80151f4:	0002      	movs	r2, r0
 80151f6:	693b      	ldr	r3, [r7, #16]
 80151f8:	1ad3      	subs	r3, r2, r3
 80151fa:	2b02      	cmp	r3, #2
 80151fc:	d901      	bls.n	8015202 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_TIMEOUT;
 80151fe:	2303      	movs	r3, #3
 8015200:	e0a7      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8015202:	4a56      	ldr	r2, [pc, #344]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 8015204:	2398      	movs	r3, #152	@ 0x98
 8015206:	58d3      	ldr	r3, [r2, r3]
 8015208:	2202      	movs	r2, #2
 801520a:	4013      	ands	r3, r2
 801520c:	d0f0      	beq.n	80151f0 <HAL_RCC_OscConfig+0x6d8>
 801520e:	e01b      	b.n	8015248 <HAL_RCC_OscConfig+0x730>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8015210:	4a52      	ldr	r2, [pc, #328]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 8015212:	2398      	movs	r3, #152	@ 0x98
 8015214:	58d3      	ldr	r3, [r2, r3]
 8015216:	4951      	ldr	r1, [pc, #324]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 8015218:	2201      	movs	r2, #1
 801521a:	4393      	bics	r3, r2
 801521c:	2298      	movs	r2, #152	@ 0x98
 801521e:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8015220:	f7f8 fe58 	bl	800ded4 <HAL_GetTick>
 8015224:	0003      	movs	r3, r0
 8015226:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8015228:	e008      	b.n	801523c <HAL_RCC_OscConfig+0x724>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 801522a:	f7f8 fe53 	bl	800ded4 <HAL_GetTick>
 801522e:	0002      	movs	r2, r0
 8015230:	693b      	ldr	r3, [r7, #16]
 8015232:	1ad3      	subs	r3, r2, r3
 8015234:	2b02      	cmp	r3, #2
 8015236:	d901      	bls.n	801523c <HAL_RCC_OscConfig+0x724>
        {
          return HAL_TIMEOUT;
 8015238:	2303      	movs	r3, #3
 801523a:	e08a      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 801523c:	4a47      	ldr	r2, [pc, #284]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 801523e:	2398      	movs	r3, #152	@ 0x98
 8015240:	58d3      	ldr	r3, [r2, r3]
 8015242:	2202      	movs	r2, #2
 8015244:	4013      	ands	r3, r2
 8015246:	d1f0      	bne.n	801522a <HAL_RCC_OscConfig+0x712>
#endif /* RCC_CRRCR_HSI48ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8015248:	687b      	ldr	r3, [r7, #4]
 801524a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801524c:	2b00      	cmp	r3, #0
 801524e:	d100      	bne.n	8015252 <HAL_RCC_OscConfig+0x73a>
 8015250:	e07e      	b.n	8015350 <HAL_RCC_OscConfig+0x838>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8015252:	4b42      	ldr	r3, [pc, #264]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 8015254:	689b      	ldr	r3, [r3, #8]
 8015256:	2238      	movs	r2, #56	@ 0x38
 8015258:	4013      	ands	r3, r2
 801525a:	2b18      	cmp	r3, #24
 801525c:	d100      	bne.n	8015260 <HAL_RCC_OscConfig+0x748>
 801525e:	e075      	b.n	801534c <HAL_RCC_OscConfig+0x834>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8015260:	687b      	ldr	r3, [r7, #4]
 8015262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015264:	2b02      	cmp	r3, #2
 8015266:	d156      	bne.n	8015316 <HAL_RCC_OscConfig+0x7fe>
        assert_param(IS_RCC_PLL_DIVP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL_DIVQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8015268:	4b3c      	ldr	r3, [pc, #240]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 801526a:	681a      	ldr	r2, [r3, #0]
 801526c:	4b3b      	ldr	r3, [pc, #236]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 801526e:	493d      	ldr	r1, [pc, #244]	@ (8015364 <HAL_RCC_OscConfig+0x84c>)
 8015270:	400a      	ands	r2, r1
 8015272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015274:	f7f8 fe2e 	bl	800ded4 <HAL_GetTick>
 8015278:	0003      	movs	r3, r0
 801527a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801527c:	e008      	b.n	8015290 <HAL_RCC_OscConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801527e:	f7f8 fe29 	bl	800ded4 <HAL_GetTick>
 8015282:	0002      	movs	r2, r0
 8015284:	693b      	ldr	r3, [r7, #16]
 8015286:	1ad3      	subs	r3, r2, r3
 8015288:	2b02      	cmp	r3, #2
 801528a:	d901      	bls.n	8015290 <HAL_RCC_OscConfig+0x778>
          {
            return HAL_TIMEOUT;
 801528c:	2303      	movs	r3, #3
 801528e:	e060      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8015290:	4b32      	ldr	r3, [pc, #200]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 8015292:	681a      	ldr	r2, [r3, #0]
 8015294:	2380      	movs	r3, #128	@ 0x80
 8015296:	049b      	lsls	r3, r3, #18
 8015298:	4013      	ands	r3, r2
 801529a:	d1f0      	bne.n	801527e <HAL_RCC_OscConfig+0x766>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 801529c:	4b2f      	ldr	r3, [pc, #188]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 801529e:	68db      	ldr	r3, [r3, #12]
 80152a0:	4a31      	ldr	r2, [pc, #196]	@ (8015368 <HAL_RCC_OscConfig+0x850>)
 80152a2:	4013      	ands	r3, r2
 80152a4:	0019      	movs	r1, r3
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80152aa:	687b      	ldr	r3, [r7, #4]
 80152ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80152ae:	431a      	orrs	r2, r3
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80152b4:	021b      	lsls	r3, r3, #8
 80152b6:	431a      	orrs	r2, r3
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80152bc:	431a      	orrs	r2, r3
 80152be:	687b      	ldr	r3, [r7, #4]
 80152c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80152c2:	431a      	orrs	r2, r3
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80152c8:	431a      	orrs	r2, r3
 80152ca:	4b24      	ldr	r3, [pc, #144]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 80152cc:	430a      	orrs	r2, r1
 80152ce:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 80152d0:	4b22      	ldr	r3, [pc, #136]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 80152d2:	68da      	ldr	r2, [r3, #12]
 80152d4:	4b21      	ldr	r3, [pc, #132]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 80152d6:	2180      	movs	r1, #128	@ 0x80
 80152d8:	0549      	lsls	r1, r1, #21
 80152da:	430a      	orrs	r2, r1
 80152dc:	60da      	str	r2, [r3, #12]

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80152de:	4b1f      	ldr	r3, [pc, #124]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 80152e0:	681a      	ldr	r2, [r3, #0]
 80152e2:	4b1e      	ldr	r3, [pc, #120]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 80152e4:	2180      	movs	r1, #128	@ 0x80
 80152e6:	0449      	lsls	r1, r1, #17
 80152e8:	430a      	orrs	r2, r1
 80152ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80152ec:	f7f8 fdf2 	bl	800ded4 <HAL_GetTick>
 80152f0:	0003      	movs	r3, r0
 80152f2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80152f4:	e008      	b.n	8015308 <HAL_RCC_OscConfig+0x7f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80152f6:	f7f8 fded 	bl	800ded4 <HAL_GetTick>
 80152fa:	0002      	movs	r2, r0
 80152fc:	693b      	ldr	r3, [r7, #16]
 80152fe:	1ad3      	subs	r3, r2, r3
 8015300:	2b02      	cmp	r3, #2
 8015302:	d901      	bls.n	8015308 <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 8015304:	2303      	movs	r3, #3
 8015306:	e024      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8015308:	4b14      	ldr	r3, [pc, #80]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 801530a:	681a      	ldr	r2, [r3, #0]
 801530c:	2380      	movs	r3, #128	@ 0x80
 801530e:	049b      	lsls	r3, r3, #18
 8015310:	4013      	ands	r3, r2
 8015312:	d0f0      	beq.n	80152f6 <HAL_RCC_OscConfig+0x7de>
 8015314:	e01c      	b.n	8015350 <HAL_RCC_OscConfig+0x838>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8015316:	4b11      	ldr	r3, [pc, #68]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 8015318:	681a      	ldr	r2, [r3, #0]
 801531a:	4b10      	ldr	r3, [pc, #64]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 801531c:	4911      	ldr	r1, [pc, #68]	@ (8015364 <HAL_RCC_OscConfig+0x84c>)
 801531e:	400a      	ands	r2, r1
 8015320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015322:	f7f8 fdd7 	bl	800ded4 <HAL_GetTick>
 8015326:	0003      	movs	r3, r0
 8015328:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801532a:	e008      	b.n	801533e <HAL_RCC_OscConfig+0x826>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801532c:	f7f8 fdd2 	bl	800ded4 <HAL_GetTick>
 8015330:	0002      	movs	r2, r0
 8015332:	693b      	ldr	r3, [r7, #16]
 8015334:	1ad3      	subs	r3, r2, r3
 8015336:	2b02      	cmp	r3, #2
 8015338:	d901      	bls.n	801533e <HAL_RCC_OscConfig+0x826>
          {
            return HAL_TIMEOUT;
 801533a:	2303      	movs	r3, #3
 801533c:	e009      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801533e:	4b07      	ldr	r3, [pc, #28]	@ (801535c <HAL_RCC_OscConfig+0x844>)
 8015340:	681a      	ldr	r2, [r3, #0]
 8015342:	2380      	movs	r3, #128	@ 0x80
 8015344:	049b      	lsls	r3, r3, #18
 8015346:	4013      	ands	r3, r2
 8015348:	d1f0      	bne.n	801532c <HAL_RCC_OscConfig+0x814>
 801534a:	e001      	b.n	8015350 <HAL_RCC_OscConfig+0x838>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 801534c:	2301      	movs	r3, #1
 801534e:	e000      	b.n	8015352 <HAL_RCC_OscConfig+0x83a>
    }
  }
  return HAL_OK;
 8015350:	2300      	movs	r3, #0
}
 8015352:	0018      	movs	r0, r3
 8015354:	46bd      	mov	sp, r7
 8015356:	b008      	add	sp, #32
 8015358:	bdb0      	pop	{r4, r5, r7, pc}
 801535a:	46c0      	nop			@ (mov r8, r8)
 801535c:	40021000 	.word	0x40021000
 8015360:	efffffff 	.word	0xefffffff
 8015364:	feffffff 	.word	0xfeffffff
 8015368:	11c1808c 	.word	0x11c1808c

0801536c <HAL_RCC_ClockConfig>:

HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *const RCC_ClkInitStruct, uint32_t FLatency)
{
 801536c:	b5b0      	push	{r4, r5, r7, lr}
 801536e:	b084      	sub	sp, #16
 8015370:	af00      	add	r7, sp, #0
 8015372:	6078      	str	r0, [r7, #4]
 8015374:	6039      	str	r1, [r7, #0]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8015376:	4b6c      	ldr	r3, [pc, #432]	@ (8015528 <HAL_RCC_ClockConfig+0x1bc>)
 8015378:	681b      	ldr	r3, [r3, #0]
 801537a:	2207      	movs	r2, #7
 801537c:	4013      	ands	r3, r2
 801537e:	683a      	ldr	r2, [r7, #0]
 8015380:	429a      	cmp	r2, r3
 8015382:	d911      	bls.n	80153a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8015384:	4b68      	ldr	r3, [pc, #416]	@ (8015528 <HAL_RCC_ClockConfig+0x1bc>)
 8015386:	681b      	ldr	r3, [r3, #0]
 8015388:	2207      	movs	r2, #7
 801538a:	4393      	bics	r3, r2
 801538c:	0019      	movs	r1, r3
 801538e:	4b66      	ldr	r3, [pc, #408]	@ (8015528 <HAL_RCC_ClockConfig+0x1bc>)
 8015390:	683a      	ldr	r2, [r7, #0]
 8015392:	430a      	orrs	r2, r1
 8015394:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8015396:	4b64      	ldr	r3, [pc, #400]	@ (8015528 <HAL_RCC_ClockConfig+0x1bc>)
 8015398:	681b      	ldr	r3, [r3, #0]
 801539a:	2207      	movs	r2, #7
 801539c:	4013      	ands	r3, r2
 801539e:	683a      	ldr	r2, [r7, #0]
 80153a0:	429a      	cmp	r2, r3
 80153a2:	d001      	beq.n	80153a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80153a4:	2301      	movs	r3, #1
 80153a6:	e0bb      	b.n	8015520 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	681b      	ldr	r3, [r3, #0]
 80153ac:	2201      	movs	r2, #1
 80153ae:	4013      	ands	r3, r2
 80153b0:	d100      	bne.n	80153b4 <HAL_RCC_ClockConfig+0x48>
 80153b2:	e064      	b.n	801547e <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80153b4:	687b      	ldr	r3, [r7, #4]
 80153b6:	685b      	ldr	r3, [r3, #4]
 80153b8:	2b03      	cmp	r3, #3
 80153ba:	d107      	bne.n	80153cc <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80153bc:	4b5b      	ldr	r3, [pc, #364]	@ (801552c <HAL_RCC_ClockConfig+0x1c0>)
 80153be:	681a      	ldr	r2, [r3, #0]
 80153c0:	2380      	movs	r3, #128	@ 0x80
 80153c2:	049b      	lsls	r3, r3, #18
 80153c4:	4013      	ands	r3, r2
 80153c6:	d138      	bne.n	801543a <HAL_RCC_ClockConfig+0xce>
      {
        return HAL_ERROR;
 80153c8:	2301      	movs	r3, #1
 80153ca:	e0a9      	b.n	8015520 <HAL_RCC_ClockConfig+0x1b4>
      }
    }
    else
    {
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	685b      	ldr	r3, [r3, #4]
 80153d0:	2b02      	cmp	r3, #2
 80153d2:	d107      	bne.n	80153e4 <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80153d4:	4b55      	ldr	r3, [pc, #340]	@ (801552c <HAL_RCC_ClockConfig+0x1c0>)
 80153d6:	681a      	ldr	r2, [r3, #0]
 80153d8:	2380      	movs	r3, #128	@ 0x80
 80153da:	029b      	lsls	r3, r3, #10
 80153dc:	4013      	ands	r3, r2
 80153de:	d12c      	bne.n	801543a <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80153e0:	2301      	movs	r3, #1
 80153e2:	e09d      	b.n	8015520 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	685b      	ldr	r3, [r3, #4]
 80153e8:	2b00      	cmp	r3, #0
 80153ea:	d106      	bne.n	80153fa <HAL_RCC_ClockConfig+0x8e>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80153ec:	4b4f      	ldr	r3, [pc, #316]	@ (801552c <HAL_RCC_ClockConfig+0x1c0>)
 80153ee:	681b      	ldr	r3, [r3, #0]
 80153f0:	2202      	movs	r2, #2
 80153f2:	4013      	ands	r3, r2
 80153f4:	d121      	bne.n	801543a <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80153f6:	2301      	movs	r3, #1
 80153f8:	e092      	b.n	8015520 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* HSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80153fa:	687b      	ldr	r3, [r7, #4]
 80153fc:	685b      	ldr	r3, [r3, #4]
 80153fe:	2b01      	cmp	r3, #1
 8015400:	d107      	bne.n	8015412 <HAL_RCC_ClockConfig+0xa6>
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8015402:	4b4a      	ldr	r3, [pc, #296]	@ (801552c <HAL_RCC_ClockConfig+0x1c0>)
 8015404:	681a      	ldr	r2, [r3, #0]
 8015406:	2380      	movs	r3, #128	@ 0x80
 8015408:	00db      	lsls	r3, r3, #3
 801540a:	4013      	ands	r3, r2
 801540c:	d115      	bne.n	801543a <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 801540e:	2301      	movs	r3, #1
 8015410:	e086      	b.n	8015520 <HAL_RCC_ClockConfig+0x1b4>
        }
      }

      /* LSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8015412:	687b      	ldr	r3, [r7, #4]
 8015414:	685b      	ldr	r3, [r3, #4]
 8015416:	2b04      	cmp	r3, #4
 8015418:	d107      	bne.n	801542a <HAL_RCC_ClockConfig+0xbe>
      {
        /* Check the LSI ready flag */
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 801541a:	4a44      	ldr	r2, [pc, #272]	@ (801552c <HAL_RCC_ClockConfig+0x1c0>)
 801541c:	2394      	movs	r3, #148	@ 0x94
 801541e:	58d3      	ldr	r3, [r2, r3]
 8015420:	2202      	movs	r2, #2
 8015422:	4013      	ands	r3, r2
 8015424:	d109      	bne.n	801543a <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8015426:	2301      	movs	r3, #1
 8015428:	e07a      	b.n	8015520 <HAL_RCC_ClockConfig+0x1b4>

      /* LSE is selected as System Clock Source */
      else
      {
        /* Check the LSE ready flag */
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801542a:	4a40      	ldr	r2, [pc, #256]	@ (801552c <HAL_RCC_ClockConfig+0x1c0>)
 801542c:	2390      	movs	r3, #144	@ 0x90
 801542e:	58d3      	ldr	r3, [r2, r3]
 8015430:	2202      	movs	r2, #2
 8015432:	4013      	ands	r3, r2
 8015434:	d101      	bne.n	801543a <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8015436:	2301      	movs	r3, #1
 8015438:	e072      	b.n	8015520 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 801543a:	4b3c      	ldr	r3, [pc, #240]	@ (801552c <HAL_RCC_ClockConfig+0x1c0>)
 801543c:	689b      	ldr	r3, [r3, #8]
 801543e:	2207      	movs	r2, #7
 8015440:	4393      	bics	r3, r2
 8015442:	0019      	movs	r1, r3
 8015444:	687b      	ldr	r3, [r7, #4]
 8015446:	685a      	ldr	r2, [r3, #4]
 8015448:	4b38      	ldr	r3, [pc, #224]	@ (801552c <HAL_RCC_ClockConfig+0x1c0>)
 801544a:	430a      	orrs	r2, r1
 801544c:	609a      	str	r2, [r3, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 801544e:	f7f8 fd41 	bl	800ded4 <HAL_GetTick>
 8015452:	0003      	movs	r3, r0
 8015454:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8015456:	e009      	b.n	801546c <HAL_RCC_ClockConfig+0x100>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8015458:	f7f8 fd3c 	bl	800ded4 <HAL_GetTick>
 801545c:	0002      	movs	r2, r0
 801545e:	68fb      	ldr	r3, [r7, #12]
 8015460:	1ad3      	subs	r3, r2, r3
 8015462:	4a33      	ldr	r2, [pc, #204]	@ (8015530 <HAL_RCC_ClockConfig+0x1c4>)
 8015464:	4293      	cmp	r3, r2
 8015466:	d901      	bls.n	801546c <HAL_RCC_ClockConfig+0x100>
      {
        return HAL_TIMEOUT;
 8015468:	2303      	movs	r3, #3
 801546a:	e059      	b.n	8015520 <HAL_RCC_ClockConfig+0x1b4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801546c:	4b2f      	ldr	r3, [pc, #188]	@ (801552c <HAL_RCC_ClockConfig+0x1c0>)
 801546e:	689b      	ldr	r3, [r3, #8]
 8015470:	2238      	movs	r2, #56	@ 0x38
 8015472:	401a      	ands	r2, r3
 8015474:	687b      	ldr	r3, [r7, #4]
 8015476:	685b      	ldr	r3, [r3, #4]
 8015478:	00db      	lsls	r3, r3, #3
 801547a:	429a      	cmp	r2, r3
 801547c:	d1ec      	bne.n	8015458 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801547e:	687b      	ldr	r3, [r7, #4]
 8015480:	681b      	ldr	r3, [r3, #0]
 8015482:	2202      	movs	r2, #2
 8015484:	4013      	ands	r3, r2
 8015486:	d009      	beq.n	801549c <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8015488:	4b28      	ldr	r3, [pc, #160]	@ (801552c <HAL_RCC_ClockConfig+0x1c0>)
 801548a:	689b      	ldr	r3, [r3, #8]
 801548c:	4a29      	ldr	r2, [pc, #164]	@ (8015534 <HAL_RCC_ClockConfig+0x1c8>)
 801548e:	4013      	ands	r3, r2
 8015490:	0019      	movs	r1, r3
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	689a      	ldr	r2, [r3, #8]
 8015496:	4b25      	ldr	r3, [pc, #148]	@ (801552c <HAL_RCC_ClockConfig+0x1c0>)
 8015498:	430a      	orrs	r2, r1
 801549a:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 801549c:	4b22      	ldr	r3, [pc, #136]	@ (8015528 <HAL_RCC_ClockConfig+0x1bc>)
 801549e:	681b      	ldr	r3, [r3, #0]
 80154a0:	2207      	movs	r2, #7
 80154a2:	4013      	ands	r3, r2
 80154a4:	683a      	ldr	r2, [r7, #0]
 80154a6:	429a      	cmp	r2, r3
 80154a8:	d211      	bcs.n	80154ce <HAL_RCC_ClockConfig+0x162>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80154aa:	4b1f      	ldr	r3, [pc, #124]	@ (8015528 <HAL_RCC_ClockConfig+0x1bc>)
 80154ac:	681b      	ldr	r3, [r3, #0]
 80154ae:	2207      	movs	r2, #7
 80154b0:	4393      	bics	r3, r2
 80154b2:	0019      	movs	r1, r3
 80154b4:	4b1c      	ldr	r3, [pc, #112]	@ (8015528 <HAL_RCC_ClockConfig+0x1bc>)
 80154b6:	683a      	ldr	r2, [r7, #0]
 80154b8:	430a      	orrs	r2, r1
 80154ba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80154bc:	4b1a      	ldr	r3, [pc, #104]	@ (8015528 <HAL_RCC_ClockConfig+0x1bc>)
 80154be:	681b      	ldr	r3, [r3, #0]
 80154c0:	2207      	movs	r2, #7
 80154c2:	4013      	ands	r3, r2
 80154c4:	683a      	ldr	r2, [r7, #0]
 80154c6:	429a      	cmp	r2, r3
 80154c8:	d001      	beq.n	80154ce <HAL_RCC_ClockConfig+0x162>
    {
      return HAL_ERROR;
 80154ca:	2301      	movs	r3, #1
 80154cc:	e028      	b.n	8015520 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*-------------------------- PCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80154ce:	687b      	ldr	r3, [r7, #4]
 80154d0:	681b      	ldr	r3, [r3, #0]
 80154d2:	2204      	movs	r2, #4
 80154d4:	4013      	ands	r3, r2
 80154d6:	d009      	beq.n	80154ec <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80154d8:	4b14      	ldr	r3, [pc, #80]	@ (801552c <HAL_RCC_ClockConfig+0x1c0>)
 80154da:	689b      	ldr	r3, [r3, #8]
 80154dc:	4a16      	ldr	r2, [pc, #88]	@ (8015538 <HAL_RCC_ClockConfig+0x1cc>)
 80154de:	4013      	ands	r3, r2
 80154e0:	0019      	movs	r1, r3
 80154e2:	687b      	ldr	r3, [r7, #4]
 80154e4:	68da      	ldr	r2, [r3, #12]
 80154e6:	4b11      	ldr	r3, [pc, #68]	@ (801552c <HAL_RCC_ClockConfig+0x1c0>)
 80154e8:	430a      	orrs	r2, r1
 80154ea:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 80154ec:	f000 f82a 	bl	8015544 <HAL_RCC_GetSysClockFreq>
 80154f0:	0001      	movs	r1, r0
 80154f2:	4b0e      	ldr	r3, [pc, #56]	@ (801552c <HAL_RCC_ClockConfig+0x1c0>)
 80154f4:	689b      	ldr	r3, [r3, #8]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80154f6:	0a1b      	lsrs	r3, r3, #8
 80154f8:	220f      	movs	r2, #15
 80154fa:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 80154fc:	4a0f      	ldr	r2, [pc, #60]	@ (801553c <HAL_RCC_ClockConfig+0x1d0>)
 80154fe:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8015500:	001a      	movs	r2, r3
 8015502:	231f      	movs	r3, #31
 8015504:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8015506:	000a      	movs	r2, r1
 8015508:	40da      	lsrs	r2, r3
 801550a:	4b0d      	ldr	r3, [pc, #52]	@ (8015540 <HAL_RCC_ClockConfig+0x1d4>)
 801550c:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 801550e:	250b      	movs	r5, #11
 8015510:	197c      	adds	r4, r7, r5
 8015512:	2003      	movs	r0, #3
 8015514:	f7f8 fc82 	bl	800de1c <HAL_InitTick>
 8015518:	0003      	movs	r3, r0
 801551a:	7023      	strb	r3, [r4, #0]

  return halstatus;
 801551c:	197b      	adds	r3, r7, r5
 801551e:	781b      	ldrb	r3, [r3, #0]
}
 8015520:	0018      	movs	r0, r3
 8015522:	46bd      	mov	sp, r7
 8015524:	b004      	add	sp, #16
 8015526:	bdb0      	pop	{r4, r5, r7, pc}
 8015528:	40022000 	.word	0x40022000
 801552c:	40021000 	.word	0x40021000
 8015530:	00001388 	.word	0x00001388
 8015534:	fffff0ff 	.word	0xfffff0ff
 8015538:	ffff8fff 	.word	0xffff8fff
 801553c:	080269ec 	.word	0x080269ec
 8015540:	20000000 	.word	0x20000000

08015544 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8015544:	b580      	push	{r7, lr}
 8015546:	b08a      	sub	sp, #40	@ 0x28
 8015548:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 801554a:	2300      	movs	r3, #0
 801554c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 801554e:	2300      	movs	r3, #0
 8015550:	623b      	str	r3, [r7, #32]
  uint32_t pllm;
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  uint32_t pllsourcefreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8015552:	4b46      	ldr	r3, [pc, #280]	@ (801566c <HAL_RCC_GetSysClockFreq+0x128>)
 8015554:	689b      	ldr	r3, [r3, #8]
 8015556:	2238      	movs	r2, #56	@ 0x38
 8015558:	4013      	ands	r3, r2
 801555a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 801555c:	4b43      	ldr	r3, [pc, #268]	@ (801566c <HAL_RCC_GetSysClockFreq+0x128>)
 801555e:	68db      	ldr	r3, [r3, #12]
 8015560:	2203      	movs	r2, #3
 8015562:	4013      	ands	r3, r2
 8015564:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8015566:	69bb      	ldr	r3, [r7, #24]
 8015568:	2b00      	cmp	r3, #0
 801556a:	d005      	beq.n	8015578 <HAL_RCC_GetSysClockFreq+0x34>
 801556c:	69bb      	ldr	r3, [r7, #24]
 801556e:	2b18      	cmp	r3, #24
 8015570:	d125      	bne.n	80155be <HAL_RCC_GetSysClockFreq+0x7a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8015572:	697b      	ldr	r3, [r7, #20]
 8015574:	2b01      	cmp	r3, #1
 8015576:	d122      	bne.n	80155be <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8015578:	4b3c      	ldr	r3, [pc, #240]	@ (801566c <HAL_RCC_GetSysClockFreq+0x128>)
 801557a:	681b      	ldr	r3, [r3, #0]
 801557c:	2208      	movs	r2, #8
 801557e:	4013      	ands	r3, r2
 8015580:	d107      	bne.n	8015592 <HAL_RCC_GetSysClockFreq+0x4e>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 8015582:	4a3a      	ldr	r2, [pc, #232]	@ (801566c <HAL_RCC_GetSysClockFreq+0x128>)
 8015584:	2394      	movs	r3, #148	@ 0x94
 8015586:	58d3      	ldr	r3, [r2, r3]
 8015588:	0a1b      	lsrs	r3, r3, #8
 801558a:	220f      	movs	r2, #15
 801558c:	4013      	ands	r3, r2
 801558e:	627b      	str	r3, [r7, #36]	@ 0x24
 8015590:	e005      	b.n	801559e <HAL_RCC_GetSysClockFreq+0x5a>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8015592:	4b36      	ldr	r3, [pc, #216]	@ (801566c <HAL_RCC_GetSysClockFreq+0x128>)
 8015594:	681b      	ldr	r3, [r3, #0]
 8015596:	091b      	lsrs	r3, r3, #4
 8015598:	220f      	movs	r2, #15
 801559a:	4013      	ands	r3, r2
 801559c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    if (msirange > 11U)
 801559e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155a0:	2b0b      	cmp	r3, #11
 80155a2:	d901      	bls.n	80155a8 <HAL_RCC_GetSysClockFreq+0x64>
    {
      msirange = 0U;
 80155a4:	2300      	movs	r3, #0
 80155a6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    msirange = MSIRangeTable[msirange];
 80155a8:	4b31      	ldr	r3, [pc, #196]	@ (8015670 <HAL_RCC_GetSysClockFreq+0x12c>)
 80155aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80155ac:	0092      	lsls	r2, r2, #2
 80155ae:	58d3      	ldr	r3, [r2, r3]
 80155b0:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80155b2:	69bb      	ldr	r3, [r7, #24]
 80155b4:	2b00      	cmp	r3, #0
 80155b6:	d11b      	bne.n	80155f0 <HAL_RCC_GetSysClockFreq+0xac>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80155b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155ba:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80155bc:	e018      	b.n	80155f0 <HAL_RCC_GetSysClockFreq+0xac>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80155be:	69bb      	ldr	r3, [r7, #24]
 80155c0:	2b08      	cmp	r3, #8
 80155c2:	d102      	bne.n	80155ca <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80155c4:	4b2b      	ldr	r3, [pc, #172]	@ (8015674 <HAL_RCC_GetSysClockFreq+0x130>)
 80155c6:	623b      	str	r3, [r7, #32]
 80155c8:	e012      	b.n	80155f0 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80155ca:	69bb      	ldr	r3, [r7, #24]
 80155cc:	2b10      	cmp	r3, #16
 80155ce:	d102      	bne.n	80155d6 <HAL_RCC_GetSysClockFreq+0x92>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80155d0:	4b29      	ldr	r3, [pc, #164]	@ (8015678 <HAL_RCC_GetSysClockFreq+0x134>)
 80155d2:	623b      	str	r3, [r7, #32]
 80155d4:	e00c      	b.n	80155f0 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 80155d6:	69bb      	ldr	r3, [r7, #24]
 80155d8:	2b20      	cmp	r3, #32
 80155da:	d103      	bne.n	80155e4 <HAL_RCC_GetSysClockFreq+0xa0>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80155dc:	23fa      	movs	r3, #250	@ 0xfa
 80155de:	01db      	lsls	r3, r3, #7
 80155e0:	623b      	str	r3, [r7, #32]
 80155e2:	e005      	b.n	80155f0 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 80155e4:	69bb      	ldr	r3, [r7, #24]
 80155e6:	2b28      	cmp	r3, #40	@ 0x28
 80155e8:	d102      	bne.n	80155f0 <HAL_RCC_GetSysClockFreq+0xac>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80155ea:	2380      	movs	r3, #128	@ 0x80
 80155ec:	021b      	lsls	r3, r3, #8
 80155ee:	623b      	str	r3, [r7, #32]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80155f0:	69bb      	ldr	r3, [r7, #24]
 80155f2:	2b18      	cmp	r3, #24
 80155f4:	d135      	bne.n	8015662 <HAL_RCC_GetSysClockFreq+0x11e>
    /* PLL used as system clock  source */
    /* The allowed input (pllinput/M) frequency range is from 2.66 to 16 MHZ */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80155f6:	4b1d      	ldr	r3, [pc, #116]	@ (801566c <HAL_RCC_GetSysClockFreq+0x128>)
 80155f8:	68db      	ldr	r3, [r3, #12]
 80155fa:	2203      	movs	r2, #3
 80155fc:	4013      	ands	r3, r2
 80155fe:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8015600:	4b1a      	ldr	r3, [pc, #104]	@ (801566c <HAL_RCC_GetSysClockFreq+0x128>)
 8015602:	68db      	ldr	r3, [r3, #12]
 8015604:	091b      	lsrs	r3, r3, #4
 8015606:	2207      	movs	r2, #7
 8015608:	4013      	ands	r3, r2
 801560a:	3301      	adds	r3, #1
 801560c:	60fb      	str	r3, [r7, #12]

    switch (pllsource)
 801560e:	693b      	ldr	r3, [r7, #16]
 8015610:	2b02      	cmp	r3, #2
 8015612:	d003      	beq.n	801561c <HAL_RCC_GetSysClockFreq+0xd8>
 8015614:	693b      	ldr	r3, [r7, #16]
 8015616:	2b03      	cmp	r3, #3
 8015618:	d003      	beq.n	8015622 <HAL_RCC_GetSysClockFreq+0xde>
 801561a:	e005      	b.n	8015628 <HAL_RCC_GetSysClockFreq+0xe4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllsourcefreq = HSI_VALUE;
 801561c:	4b15      	ldr	r3, [pc, #84]	@ (8015674 <HAL_RCC_GetSysClockFreq+0x130>)
 801561e:	61fb      	str	r3, [r7, #28]
        break;
 8015620:	e005      	b.n	801562e <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllsourcefreq = HSE_VALUE;
 8015622:	4b15      	ldr	r3, [pc, #84]	@ (8015678 <HAL_RCC_GetSysClockFreq+0x134>)
 8015624:	61fb      	str	r3, [r7, #28]
        break;
 8015626:	e002      	b.n	801562e <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllsourcefreq = msirange;
 8015628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801562a:	61fb      	str	r3, [r7, #28]
        break;
 801562c:	46c0      	nop			@ (mov r8, r8)
    }
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 801562e:	4b0f      	ldr	r3, [pc, #60]	@ (801566c <HAL_RCC_GetSysClockFreq+0x128>)
 8015630:	68db      	ldr	r3, [r3, #12]
 8015632:	0a1b      	lsrs	r3, r3, #8
 8015634:	227f      	movs	r2, #127	@ 0x7f
 8015636:	4013      	ands	r3, r2
 8015638:	69fa      	ldr	r2, [r7, #28]
 801563a:	4353      	muls	r3, r2
 801563c:	68f9      	ldr	r1, [r7, #12]
 801563e:	0018      	movs	r0, r3
 8015640:	f7ea fd88 	bl	8000154 <__udivsi3>
 8015644:	0003      	movs	r3, r0
 8015646:	60bb      	str	r3, [r7, #8]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8015648:	4b08      	ldr	r3, [pc, #32]	@ (801566c <HAL_RCC_GetSysClockFreq+0x128>)
 801564a:	68db      	ldr	r3, [r3, #12]
 801564c:	0f5b      	lsrs	r3, r3, #29
 801564e:	2207      	movs	r2, #7
 8015650:	4013      	ands	r3, r2
 8015652:	3301      	adds	r3, #1
 8015654:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8015656:	6879      	ldr	r1, [r7, #4]
 8015658:	68b8      	ldr	r0, [r7, #8]
 801565a:	f7ea fd7b 	bl	8000154 <__udivsi3>
 801565e:	0003      	movs	r3, r0
 8015660:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8015662:	6a3b      	ldr	r3, [r7, #32]
}
 8015664:	0018      	movs	r0, r3
 8015666:	46bd      	mov	sp, r7
 8015668:	b00a      	add	sp, #40	@ 0x28
 801566a:	bd80      	pop	{r7, pc}
 801566c:	40021000 	.word	0x40021000
 8015670:	080269fc 	.word	0x080269fc
 8015674:	00f42400 	.word	0x00f42400
 8015678:	003d0900 	.word	0x003d0900

0801567c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSISRANGE_0 to RCC_MSISRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 801567c:	b580      	push	{r7, lr}
 801567e:	b086      	sub	sp, #24
 8015680:	af00      	add	r7, sp, #0
 8015682:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8015684:	2300      	movs	r3, #0
 8015686:	613b      	str	r3, [r7, #16]

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8015688:	4b2f      	ldr	r3, [pc, #188]	@ (8015748 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 801568a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801568c:	2380      	movs	r3, #128	@ 0x80
 801568e:	055b      	lsls	r3, r3, #21
 8015690:	4013      	ands	r3, r2
 8015692:	d004      	beq.n	801569e <RCC_SetFlashLatencyFromMSIRange+0x22>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8015694:	f7ff f93e 	bl	8014914 <HAL_PWREx_GetVoltageRange>
 8015698:	0003      	movs	r3, r0
 801569a:	617b      	str	r3, [r7, #20]
 801569c:	e017      	b.n	80156ce <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 801569e:	4b2a      	ldr	r3, [pc, #168]	@ (8015748 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80156a0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80156a2:	4b29      	ldr	r3, [pc, #164]	@ (8015748 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80156a4:	2180      	movs	r1, #128	@ 0x80
 80156a6:	0549      	lsls	r1, r1, #21
 80156a8:	430a      	orrs	r2, r1
 80156aa:	659a      	str	r2, [r3, #88]	@ 0x58
 80156ac:	4b26      	ldr	r3, [pc, #152]	@ (8015748 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80156ae:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80156b0:	2380      	movs	r3, #128	@ 0x80
 80156b2:	055b      	lsls	r3, r3, #21
 80156b4:	4013      	ands	r3, r2
 80156b6:	60fb      	str	r3, [r7, #12]
 80156b8:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80156ba:	f7ff f92b 	bl	8014914 <HAL_PWREx_GetVoltageRange>
 80156be:	0003      	movs	r3, r0
 80156c0:	617b      	str	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80156c2:	4b21      	ldr	r3, [pc, #132]	@ (8015748 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80156c4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80156c6:	4b20      	ldr	r3, [pc, #128]	@ (8015748 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80156c8:	4920      	ldr	r1, [pc, #128]	@ (801574c <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 80156ca:	400a      	ands	r2, r1
 80156cc:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80156ce:	697a      	ldr	r2, [r7, #20]
 80156d0:	2380      	movs	r3, #128	@ 0x80
 80156d2:	009b      	lsls	r3, r3, #2
 80156d4:	429a      	cmp	r2, r3
 80156d6:	d111      	bne.n	80156fc <RCC_SetFlashLatencyFromMSIRange+0x80>
  {
    if (msirange > RCC_MSIRANGE_8)
 80156d8:	687b      	ldr	r3, [r7, #4]
 80156da:	2b80      	cmp	r3, #128	@ 0x80
 80156dc:	d91c      	bls.n	8015718 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
 80156de:	687b      	ldr	r3, [r7, #4]
 80156e0:	2bb0      	cmp	r3, #176	@ 0xb0
 80156e2:	d902      	bls.n	80156ea <RCC_SetFlashLatencyFromMSIRange+0x6e>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80156e4:	2302      	movs	r3, #2
 80156e6:	613b      	str	r3, [r7, #16]
 80156e8:	e016      	b.n	8015718 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else if (msirange > RCC_MSIRANGE_9)
 80156ea:	687b      	ldr	r3, [r7, #4]
 80156ec:	2b90      	cmp	r3, #144	@ 0x90
 80156ee:	d902      	bls.n	80156f6 <RCC_SetFlashLatencyFromMSIRange+0x7a>
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80156f0:	2301      	movs	r3, #1
 80156f2:	613b      	str	r3, [r7, #16]
 80156f4:	e010      	b.n	8015718 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_0; /* 0WS */
 80156f6:	2300      	movs	r3, #0
 80156f8:	613b      	str	r3, [r7, #16]
 80156fa:	e00d      	b.n	8015718 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 80156fc:	687b      	ldr	r3, [r7, #4]
 80156fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8015700:	d902      	bls.n	8015708 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_2; /* 3WS */
 8015702:	2302      	movs	r3, #2
 8015704:	613b      	str	r3, [r7, #16]
 8015706:	e007      	b.n	8015718 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else if (msirange == RCC_MSIRANGE_7)
 8015708:	687b      	ldr	r3, [r7, #4]
 801570a:	2b70      	cmp	r3, #112	@ 0x70
 801570c:	d102      	bne.n	8015714 <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      /* MSI 8Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 801570e:	2301      	movs	r3, #1
 8015710:	613b      	str	r3, [r7, #16]
 8015712:	e001      	b.n	8015718 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else
    {
      /* MSI 16Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8015714:	2300      	movs	r3, #0
 8015716:	613b      	str	r3, [r7, #16]
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8015718:	4b0d      	ldr	r3, [pc, #52]	@ (8015750 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 801571a:	681b      	ldr	r3, [r3, #0]
 801571c:	2207      	movs	r2, #7
 801571e:	4393      	bics	r3, r2
 8015720:	0019      	movs	r1, r3
 8015722:	4b0b      	ldr	r3, [pc, #44]	@ (8015750 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8015724:	693a      	ldr	r2, [r7, #16]
 8015726:	430a      	orrs	r2, r1
 8015728:	601a      	str	r2, [r3, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 801572a:	4b09      	ldr	r3, [pc, #36]	@ (8015750 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 801572c:	681b      	ldr	r3, [r3, #0]
 801572e:	2207      	movs	r2, #7
 8015730:	4013      	ands	r3, r2
 8015732:	693a      	ldr	r2, [r7, #16]
 8015734:	429a      	cmp	r2, r3
 8015736:	d001      	beq.n	801573c <RCC_SetFlashLatencyFromMSIRange+0xc0>
  {
    return HAL_ERROR;
 8015738:	2301      	movs	r3, #1
 801573a:	e000      	b.n	801573e <RCC_SetFlashLatencyFromMSIRange+0xc2>
  }

  return HAL_OK;
 801573c:	2300      	movs	r3, #0
}
 801573e:	0018      	movs	r0, r3
 8015740:	46bd      	mov	sp, r7
 8015742:	b006      	add	sp, #24
 8015744:	bd80      	pop	{r7, pc}
 8015746:	46c0      	nop			@ (mov r8, r8)
 8015748:	40021000 	.word	0x40021000
 801574c:	efffffff 	.word	0xefffffff
 8015750:	40022000 	.word	0x40022000

08015754 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8015754:	b580      	push	{r7, lr}
 8015756:	b086      	sub	sp, #24
 8015758:	af00      	add	r7, sp, #0
 801575a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 801575c:	2313      	movs	r3, #19
 801575e:	18fb      	adds	r3, r7, r3
 8015760:	2200      	movs	r2, #0
 8015762:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8015764:	2312      	movs	r3, #18
 8015766:	18fb      	adds	r3, r7, r3
 8015768:	2200      	movs	r2, #0
 801576a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 801576c:	687b      	ldr	r3, [r7, #4]
 801576e:	681a      	ldr	r2, [r3, #0]
 8015770:	2380      	movs	r3, #128	@ 0x80
 8015772:	021b      	lsls	r3, r3, #8
 8015774:	4013      	ands	r3, r2
 8015776:	d100      	bne.n	801577a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8015778:	e0b7      	b.n	80158ea <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    FlagStatus       pwrclkchanged = RESET;
 801577a:	2011      	movs	r0, #17
 801577c:	183b      	adds	r3, r7, r0
 801577e:	2200      	movs	r2, #0
 8015780:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8015782:	4b4c      	ldr	r3, [pc, #304]	@ (80158b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015784:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8015786:	2380      	movs	r3, #128	@ 0x80
 8015788:	055b      	lsls	r3, r3, #21
 801578a:	4013      	ands	r3, r2
 801578c:	d110      	bne.n	80157b0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801578e:	4b49      	ldr	r3, [pc, #292]	@ (80158b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015790:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8015792:	4b48      	ldr	r3, [pc, #288]	@ (80158b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015794:	2180      	movs	r1, #128	@ 0x80
 8015796:	0549      	lsls	r1, r1, #21
 8015798:	430a      	orrs	r2, r1
 801579a:	659a      	str	r2, [r3, #88]	@ 0x58
 801579c:	4b45      	ldr	r3, [pc, #276]	@ (80158b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801579e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80157a0:	2380      	movs	r3, #128	@ 0x80
 80157a2:	055b      	lsls	r3, r3, #21
 80157a4:	4013      	ands	r3, r2
 80157a6:	60bb      	str	r3, [r7, #8]
 80157a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80157aa:	183b      	adds	r3, r7, r0
 80157ac:	2201      	movs	r2, #1
 80157ae:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80157b0:	4b41      	ldr	r3, [pc, #260]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80157b2:	681a      	ldr	r2, [r3, #0]
 80157b4:	4b40      	ldr	r3, [pc, #256]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80157b6:	2180      	movs	r1, #128	@ 0x80
 80157b8:	0049      	lsls	r1, r1, #1
 80157ba:	430a      	orrs	r2, r1
 80157bc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80157be:	f7f8 fb89 	bl	800ded4 <HAL_GetTick>
 80157c2:	0003      	movs	r3, r0
 80157c4:	60fb      	str	r3, [r7, #12]

    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80157c6:	e00b      	b.n	80157e0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80157c8:	f7f8 fb84 	bl	800ded4 <HAL_GetTick>
 80157cc:	0002      	movs	r2, r0
 80157ce:	68fb      	ldr	r3, [r7, #12]
 80157d0:	1ad3      	subs	r3, r2, r3
 80157d2:	2b02      	cmp	r3, #2
 80157d4:	d904      	bls.n	80157e0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80157d6:	2313      	movs	r3, #19
 80157d8:	18fb      	adds	r3, r7, r3
 80157da:	2203      	movs	r2, #3
 80157dc:	701a      	strb	r2, [r3, #0]
        break;
 80157de:	e005      	b.n	80157ec <HAL_RCCEx_PeriphCLKConfig+0x98>
    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80157e0:	4b35      	ldr	r3, [pc, #212]	@ (80158b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80157e2:	681a      	ldr	r2, [r3, #0]
 80157e4:	2380      	movs	r3, #128	@ 0x80
 80157e6:	005b      	lsls	r3, r3, #1
 80157e8:	4013      	ands	r3, r2
 80157ea:	d0ed      	beq.n	80157c8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80157ec:	2313      	movs	r3, #19
 80157ee:	18fb      	adds	r3, r7, r3
 80157f0:	781b      	ldrb	r3, [r3, #0]
 80157f2:	2b00      	cmp	r3, #0
 80157f4:	d168      	bne.n	80158c8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80157f6:	4a2f      	ldr	r2, [pc, #188]	@ (80158b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80157f8:	2390      	movs	r3, #144	@ 0x90
 80157fa:	58d2      	ldr	r2, [r2, r3]
 80157fc:	23c0      	movs	r3, #192	@ 0xc0
 80157fe:	009b      	lsls	r3, r3, #2
 8015800:	4013      	ands	r3, r2
 8015802:	617b      	str	r3, [r7, #20]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8015804:	697b      	ldr	r3, [r7, #20]
 8015806:	2b00      	cmp	r3, #0
 8015808:	d01f      	beq.n	801584a <HAL_RCCEx_PeriphCLKConfig+0xf6>
 801580a:	687b      	ldr	r3, [r7, #4]
 801580c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801580e:	697a      	ldr	r2, [r7, #20]
 8015810:	429a      	cmp	r2, r3
 8015812:	d01a      	beq.n	801584a <HAL_RCCEx_PeriphCLKConfig+0xf6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8015814:	4a27      	ldr	r2, [pc, #156]	@ (80158b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015816:	2390      	movs	r3, #144	@ 0x90
 8015818:	58d3      	ldr	r3, [r2, r3]
 801581a:	4a28      	ldr	r2, [pc, #160]	@ (80158bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 801581c:	4013      	ands	r3, r2
 801581e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8015820:	4a24      	ldr	r2, [pc, #144]	@ (80158b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015822:	2390      	movs	r3, #144	@ 0x90
 8015824:	58d3      	ldr	r3, [r2, r3]
 8015826:	4923      	ldr	r1, [pc, #140]	@ (80158b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015828:	2280      	movs	r2, #128	@ 0x80
 801582a:	0252      	lsls	r2, r2, #9
 801582c:	4313      	orrs	r3, r2
 801582e:	2290      	movs	r2, #144	@ 0x90
 8015830:	508b      	str	r3, [r1, r2]
        __HAL_RCC_BACKUPRESET_RELEASE();
 8015832:	4a20      	ldr	r2, [pc, #128]	@ (80158b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015834:	2390      	movs	r3, #144	@ 0x90
 8015836:	58d3      	ldr	r3, [r2, r3]
 8015838:	491e      	ldr	r1, [pc, #120]	@ (80158b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801583a:	4a21      	ldr	r2, [pc, #132]	@ (80158c0 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 801583c:	4013      	ands	r3, r2
 801583e:	2290      	movs	r2, #144	@ 0x90
 8015840:	508b      	str	r3, [r1, r2]
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8015842:	491c      	ldr	r1, [pc, #112]	@ (80158b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015844:	2290      	movs	r2, #144	@ 0x90
 8015846:	697b      	ldr	r3, [r7, #20]
 8015848:	508b      	str	r3, [r1, r2]
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 801584a:	697b      	ldr	r3, [r7, #20]
 801584c:	2201      	movs	r2, #1
 801584e:	4013      	ands	r3, r2
 8015850:	d017      	beq.n	8015882 <HAL_RCCEx_PeriphCLKConfig+0x12e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015852:	f7f8 fb3f 	bl	800ded4 <HAL_GetTick>
 8015856:	0003      	movs	r3, r0
 8015858:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801585a:	e00c      	b.n	8015876 <HAL_RCCEx_PeriphCLKConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801585c:	f7f8 fb3a 	bl	800ded4 <HAL_GetTick>
 8015860:	0002      	movs	r2, r0
 8015862:	68fb      	ldr	r3, [r7, #12]
 8015864:	1ad3      	subs	r3, r2, r3
 8015866:	4a17      	ldr	r2, [pc, #92]	@ (80158c4 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8015868:	4293      	cmp	r3, r2
 801586a:	d904      	bls.n	8015876 <HAL_RCCEx_PeriphCLKConfig+0x122>
          {
            ret = HAL_TIMEOUT;
 801586c:	2313      	movs	r3, #19
 801586e:	18fb      	adds	r3, r7, r3
 8015870:	2203      	movs	r2, #3
 8015872:	701a      	strb	r2, [r3, #0]
            break;
 8015874:	e005      	b.n	8015882 <HAL_RCCEx_PeriphCLKConfig+0x12e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8015876:	4a0f      	ldr	r2, [pc, #60]	@ (80158b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015878:	2390      	movs	r3, #144	@ 0x90
 801587a:	58d3      	ldr	r3, [r2, r3]
 801587c:	2202      	movs	r2, #2
 801587e:	4013      	ands	r3, r2
 8015880:	d0ec      	beq.n	801585c <HAL_RCCEx_PeriphCLKConfig+0x108>
          }
        }
      }

      if (ret == HAL_OK)
 8015882:	2313      	movs	r3, #19
 8015884:	18fb      	adds	r3, r7, r3
 8015886:	781b      	ldrb	r3, [r3, #0]
 8015888:	2b00      	cmp	r3, #0
 801588a:	d10b      	bne.n	80158a4 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 801588c:	4a09      	ldr	r2, [pc, #36]	@ (80158b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801588e:	2390      	movs	r3, #144	@ 0x90
 8015890:	58d3      	ldr	r3, [r2, r3]
 8015892:	4a0a      	ldr	r2, [pc, #40]	@ (80158bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8015894:	401a      	ands	r2, r3
 8015896:	687b      	ldr	r3, [r7, #4]
 8015898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801589a:	4906      	ldr	r1, [pc, #24]	@ (80158b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801589c:	4313      	orrs	r3, r2
 801589e:	2290      	movs	r2, #144	@ 0x90
 80158a0:	508b      	str	r3, [r1, r2]
 80158a2:	e017      	b.n	80158d4 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80158a4:	2312      	movs	r3, #18
 80158a6:	18fb      	adds	r3, r7, r3
 80158a8:	2213      	movs	r2, #19
 80158aa:	18ba      	adds	r2, r7, r2
 80158ac:	7812      	ldrb	r2, [r2, #0]
 80158ae:	701a      	strb	r2, [r3, #0]
 80158b0:	e010      	b.n	80158d4 <HAL_RCCEx_PeriphCLKConfig+0x180>
 80158b2:	46c0      	nop			@ (mov r8, r8)
 80158b4:	40021000 	.word	0x40021000
 80158b8:	40007000 	.word	0x40007000
 80158bc:	fffffcff 	.word	0xfffffcff
 80158c0:	fffeffff 	.word	0xfffeffff
 80158c4:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80158c8:	2312      	movs	r3, #18
 80158ca:	18fb      	adds	r3, r7, r3
 80158cc:	2213      	movs	r2, #19
 80158ce:	18ba      	adds	r2, r7, r2
 80158d0:	7812      	ldrb	r2, [r2, #0]
 80158d2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80158d4:	2311      	movs	r3, #17
 80158d6:	18fb      	adds	r3, r7, r3
 80158d8:	781b      	ldrb	r3, [r3, #0]
 80158da:	2b01      	cmp	r3, #1
 80158dc:	d105      	bne.n	80158ea <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80158de:	4ba4      	ldr	r3, [pc, #656]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80158e0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80158e2:	4ba3      	ldr	r3, [pc, #652]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80158e4:	49a3      	ldr	r1, [pc, #652]	@ (8015b74 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 80158e6:	400a      	ands	r2, r1
 80158e8:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80158ea:	687b      	ldr	r3, [r7, #4]
 80158ec:	681b      	ldr	r3, [r3, #0]
 80158ee:	2201      	movs	r2, #1
 80158f0:	4013      	ands	r3, r2
 80158f2:	d00b      	beq.n	801590c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80158f4:	4a9e      	ldr	r2, [pc, #632]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80158f6:	2388      	movs	r3, #136	@ 0x88
 80158f8:	58d3      	ldr	r3, [r2, r3]
 80158fa:	2203      	movs	r2, #3
 80158fc:	4393      	bics	r3, r2
 80158fe:	001a      	movs	r2, r3
 8015900:	687b      	ldr	r3, [r7, #4]
 8015902:	685b      	ldr	r3, [r3, #4]
 8015904:	499a      	ldr	r1, [pc, #616]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015906:	4313      	orrs	r3, r2
 8015908:	2288      	movs	r2, #136	@ 0x88
 801590a:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 801590c:	687b      	ldr	r3, [r7, #4]
 801590e:	681b      	ldr	r3, [r3, #0]
 8015910:	2202      	movs	r2, #2
 8015912:	4013      	ands	r3, r2
 8015914:	d00b      	beq.n	801592e <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8015916:	4a96      	ldr	r2, [pc, #600]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015918:	2388      	movs	r3, #136	@ 0x88
 801591a:	58d3      	ldr	r3, [r2, r3]
 801591c:	220c      	movs	r2, #12
 801591e:	4393      	bics	r3, r2
 8015920:	001a      	movs	r2, r3
 8015922:	687b      	ldr	r3, [r7, #4]
 8015924:	689b      	ldr	r3, [r3, #8]
 8015926:	4992      	ldr	r1, [pc, #584]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015928:	4313      	orrs	r3, r2
 801592a:	2288      	movs	r2, #136	@ 0x88
 801592c:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	681b      	ldr	r3, [r3, #0]
 8015932:	2210      	movs	r2, #16
 8015934:	4013      	ands	r3, r2
 8015936:	d00a      	beq.n	801594e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8015938:	4a8d      	ldr	r2, [pc, #564]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801593a:	2388      	movs	r3, #136	@ 0x88
 801593c:	58d3      	ldr	r3, [r2, r3]
 801593e:	4a8e      	ldr	r2, [pc, #568]	@ (8015b78 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8015940:	401a      	ands	r2, r3
 8015942:	687b      	ldr	r3, [r7, #4]
 8015944:	695b      	ldr	r3, [r3, #20]
 8015946:	498a      	ldr	r1, [pc, #552]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015948:	4313      	orrs	r3, r2
 801594a:	2288      	movs	r2, #136	@ 0x88
 801594c:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 801594e:	687b      	ldr	r3, [r7, #4]
 8015950:	681b      	ldr	r3, [r3, #0]
 8015952:	2208      	movs	r2, #8
 8015954:	4013      	ands	r3, r2
 8015956:	d00a      	beq.n	801596e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART2 clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8015958:	4a85      	ldr	r2, [pc, #532]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801595a:	2388      	movs	r3, #136	@ 0x88
 801595c:	58d3      	ldr	r3, [r2, r3]
 801595e:	4a87      	ldr	r2, [pc, #540]	@ (8015b7c <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8015960:	401a      	ands	r2, r3
 8015962:	687b      	ldr	r3, [r7, #4]
 8015964:	691b      	ldr	r3, [r3, #16]
 8015966:	4982      	ldr	r1, [pc, #520]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015968:	4313      	orrs	r3, r2
 801596a:	2288      	movs	r2, #136	@ 0x88
 801596c:	508b      	str	r3, [r1, r2]
  }
#if defined (LPUART3)
  /*-------------------------- LPUART3 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART3) == RCC_PERIPHCLK_LPUART3)
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	681b      	ldr	r3, [r3, #0]
 8015972:	2204      	movs	r2, #4
 8015974:	4013      	ands	r3, r2
 8015976:	d00b      	beq.n	8015990 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART3CLKSOURCE(PeriphClkInit->Lpuart3ClockSelection));

    /* Configure the LPUART3 clock source */
    __HAL_RCC_LPUART3_CONFIG(PeriphClkInit->Lpuart3ClockSelection);
 8015978:	4a7d      	ldr	r2, [pc, #500]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801597a:	2388      	movs	r3, #136	@ 0x88
 801597c:	58d3      	ldr	r3, [r2, r3]
 801597e:	22c0      	movs	r2, #192	@ 0xc0
 8015980:	4393      	bics	r3, r2
 8015982:	001a      	movs	r2, r3
 8015984:	687b      	ldr	r3, [r7, #4]
 8015986:	68db      	ldr	r3, [r3, #12]
 8015988:	4979      	ldr	r1, [pc, #484]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801598a:	4313      	orrs	r3, r2
 801598c:	2288      	movs	r2, #136	@ 0x88
 801598e:	508b      	str	r3, [r1, r2]
  }
#endif /* LPUART3 */
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	681b      	ldr	r3, [r3, #0]
 8015994:	2220      	movs	r2, #32
 8015996:	4013      	ands	r3, r2
 8015998:	d00a      	beq.n	80159b0 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 801599a:	4a75      	ldr	r2, [pc, #468]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801599c:	2388      	movs	r3, #136	@ 0x88
 801599e:	58d3      	ldr	r3, [r2, r3]
 80159a0:	4a77      	ldr	r2, [pc, #476]	@ (8015b80 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80159a2:	401a      	ands	r2, r3
 80159a4:	687b      	ldr	r3, [r7, #4]
 80159a6:	699b      	ldr	r3, [r3, #24]
 80159a8:	4971      	ldr	r1, [pc, #452]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80159aa:	4313      	orrs	r3, r2
 80159ac:	2288      	movs	r2, #136	@ 0x88
 80159ae:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80159b0:	687b      	ldr	r3, [r7, #4]
 80159b2:	681b      	ldr	r3, [r3, #0]
 80159b4:	2240      	movs	r2, #64	@ 0x40
 80159b6:	4013      	ands	r3, r2
 80159b8:	d00a      	beq.n	80159d0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80159ba:	4a6d      	ldr	r2, [pc, #436]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80159bc:	2388      	movs	r3, #136	@ 0x88
 80159be:	58d3      	ldr	r3, [r2, r3]
 80159c0:	4a70      	ldr	r2, [pc, #448]	@ (8015b84 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 80159c2:	401a      	ands	r2, r3
 80159c4:	687b      	ldr	r3, [r7, #4]
 80159c6:	69db      	ldr	r3, [r3, #28]
 80159c8:	4969      	ldr	r1, [pc, #420]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80159ca:	4313      	orrs	r3, r2
 80159cc:	2288      	movs	r2, #136	@ 0x88
 80159ce:	508b      	str	r3, [r1, r2]
  }

  /*----------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80159d0:	687b      	ldr	r3, [r7, #4]
 80159d2:	681b      	ldr	r3, [r3, #0]
 80159d4:	2280      	movs	r2, #128	@ 0x80
 80159d6:	4013      	ands	r3, r2
 80159d8:	d00a      	beq.n	80159f0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80159da:	4a65      	ldr	r2, [pc, #404]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80159dc:	2388      	movs	r3, #136	@ 0x88
 80159de:	58d3      	ldr	r3, [r2, r3]
 80159e0:	4a69      	ldr	r2, [pc, #420]	@ (8015b88 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80159e2:	401a      	ands	r2, r3
 80159e4:	687b      	ldr	r3, [r7, #4]
 80159e6:	6a1b      	ldr	r3, [r3, #32]
 80159e8:	4961      	ldr	r1, [pc, #388]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80159ea:	4313      	orrs	r3, r2
 80159ec:	2288      	movs	r2, #136	@ 0x88
 80159ee:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80159f0:	687b      	ldr	r3, [r7, #4]
 80159f2:	681a      	ldr	r2, [r3, #0]
 80159f4:	2380      	movs	r3, #128	@ 0x80
 80159f6:	005b      	lsls	r3, r3, #1
 80159f8:	4013      	ands	r3, r2
 80159fa:	d00a      	beq.n	8015a12 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80159fc:	4a5c      	ldr	r2, [pc, #368]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80159fe:	2388      	movs	r3, #136	@ 0x88
 8015a00:	58d3      	ldr	r3, [r2, r3]
 8015a02:	4a62      	ldr	r2, [pc, #392]	@ (8015b8c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8015a04:	401a      	ands	r2, r3
 8015a06:	687b      	ldr	r3, [r7, #4]
 8015a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015a0a:	4959      	ldr	r1, [pc, #356]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015a0c:	4313      	orrs	r3, r2
 8015a0e:	2288      	movs	r2, #136	@ 0x88
 8015a10:	508b      	str	r3, [r1, r2]
  }
#if defined (LPTIM3)
  /*----------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8015a12:	687b      	ldr	r3, [r7, #4]
 8015a14:	681a      	ldr	r2, [r3, #0]
 8015a16:	2380      	movs	r3, #128	@ 0x80
 8015a18:	009b      	lsls	r3, r3, #2
 8015a1a:	4013      	ands	r3, r2
 8015a1c:	d00a      	beq.n	8015a34 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8015a1e:	4a54      	ldr	r2, [pc, #336]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015a20:	2388      	movs	r3, #136	@ 0x88
 8015a22:	58d3      	ldr	r3, [r2, r3]
 8015a24:	4a5a      	ldr	r2, [pc, #360]	@ (8015b90 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 8015a26:	401a      	ands	r2, r3
 8015a28:	687b      	ldr	r3, [r7, #4]
 8015a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015a2c:	4950      	ldr	r1, [pc, #320]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015a2e:	4313      	orrs	r3, r2
 8015a30:	2288      	movs	r2, #136	@ 0x88
 8015a32:	508b      	str	r3, [r1, r2]
  }
#endif /* LPTIM3 */
  /*-------------------------- ADC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8015a34:	687b      	ldr	r3, [r7, #4]
 8015a36:	681a      	ldr	r2, [r3, #0]
 8015a38:	2380      	movs	r3, #128	@ 0x80
 8015a3a:	01db      	lsls	r3, r3, #7
 8015a3c:	4013      	ands	r3, r2
 8015a3e:	d017      	beq.n	8015a70 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLP)
 8015a40:	687b      	ldr	r3, [r7, #4]
 8015a42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015a44:	2380      	movs	r3, #128	@ 0x80
 8015a46:	055b      	lsls	r3, r3, #21
 8015a48:	429a      	cmp	r2, r3
 8015a4a:	d106      	bne.n	8015a5a <HAL_RCCEx_PeriphCLKConfig+0x306>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
 8015a4c:	4b48      	ldr	r3, [pc, #288]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015a4e:	68da      	ldr	r2, [r3, #12]
 8015a50:	4b47      	ldr	r3, [pc, #284]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015a52:	2180      	movs	r1, #128	@ 0x80
 8015a54:	0249      	lsls	r1, r1, #9
 8015a56:	430a      	orrs	r2, r1
 8015a58:	60da      	str	r2, [r3, #12]
    }
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8015a5a:	4a45      	ldr	r2, [pc, #276]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015a5c:	2388      	movs	r3, #136	@ 0x88
 8015a5e:	58d3      	ldr	r3, [r2, r3]
 8015a60:	4a4c      	ldr	r2, [pc, #304]	@ (8015b94 <HAL_RCCEx_PeriphCLKConfig+0x440>)
 8015a62:	401a      	ands	r2, r3
 8015a64:	687b      	ldr	r3, [r7, #4]
 8015a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015a68:	4941      	ldr	r1, [pc, #260]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015a6a:	4313      	orrs	r3, r2
 8015a6c:	2288      	movs	r2, #136	@ 0x88
 8015a6e:	508b      	str	r3, [r1, r2]
  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	681a      	ldr	r2, [r3, #0]
 8015a74:	2380      	movs	r3, #128	@ 0x80
 8015a76:	015b      	lsls	r3, r3, #5
 8015a78:	4013      	ands	r3, r2
 8015a7a:	d017      	beq.n	8015aac <HAL_RCCEx_PeriphCLKConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLQ)
 8015a7c:	687b      	ldr	r3, [r7, #4]
 8015a7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015a80:	2380      	movs	r3, #128	@ 0x80
 8015a82:	051b      	lsls	r3, r3, #20
 8015a84:	429a      	cmp	r2, r3
 8015a86:	d106      	bne.n	8015a96 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8015a88:	4b39      	ldr	r3, [pc, #228]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015a8a:	68da      	ldr	r2, [r3, #12]
 8015a8c:	4b38      	ldr	r3, [pc, #224]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015a8e:	2180      	movs	r1, #128	@ 0x80
 8015a90:	0449      	lsls	r1, r1, #17
 8015a92:	430a      	orrs	r2, r1
 8015a94:	60da      	str	r2, [r3, #12]
    }
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8015a96:	4a36      	ldr	r2, [pc, #216]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015a98:	2388      	movs	r3, #136	@ 0x88
 8015a9a:	58d3      	ldr	r3, [r2, r3]
 8015a9c:	4a3e      	ldr	r2, [pc, #248]	@ (8015b98 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8015a9e:	401a      	ands	r2, r3
 8015aa0:	687b      	ldr	r3, [r7, #4]
 8015aa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015aa4:	4932      	ldr	r1, [pc, #200]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015aa6:	4313      	orrs	r3, r2
 8015aa8:	2288      	movs	r2, #136	@ 0x88
 8015aaa:	508b      	str	r3, [r1, r2]

  }
#endif /* USB_DRD_FS */
  /*-------------------------- RNG clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8015aac:	687b      	ldr	r3, [r7, #4]
 8015aae:	681a      	ldr	r2, [r3, #0]
 8015ab0:	2380      	movs	r3, #128	@ 0x80
 8015ab2:	019b      	lsls	r3, r3, #6
 8015ab4:	4013      	ands	r3, r2
 8015ab6:	d017      	beq.n	8015ae8 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLQ)
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015abc:	2380      	movs	r3, #128	@ 0x80
 8015abe:	051b      	lsls	r3, r3, #20
 8015ac0:	429a      	cmp	r2, r3
 8015ac2:	d106      	bne.n	8015ad2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8015ac4:	4b2a      	ldr	r3, [pc, #168]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015ac6:	68da      	ldr	r2, [r3, #12]
 8015ac8:	4b29      	ldr	r3, [pc, #164]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015aca:	2180      	movs	r1, #128	@ 0x80
 8015acc:	0449      	lsls	r1, r1, #17
 8015ace:	430a      	orrs	r2, r1
 8015ad0:	60da      	str	r2, [r3, #12]
    }
    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8015ad2:	4a27      	ldr	r2, [pc, #156]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015ad4:	2388      	movs	r3, #136	@ 0x88
 8015ad6:	58d3      	ldr	r3, [r2, r3]
 8015ad8:	4a2f      	ldr	r2, [pc, #188]	@ (8015b98 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8015ada:	401a      	ands	r2, r3
 8015adc:	687b      	ldr	r3, [r7, #4]
 8015ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015ae0:	4923      	ldr	r1, [pc, #140]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015ae2:	4313      	orrs	r3, r2
 8015ae4:	2288      	movs	r2, #136	@ 0x88
 8015ae6:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8015ae8:	687b      	ldr	r3, [r7, #4]
 8015aea:	681a      	ldr	r2, [r3, #0]
 8015aec:	2380      	movs	r3, #128	@ 0x80
 8015aee:	00db      	lsls	r3, r3, #3
 8015af0:	4013      	ands	r3, r2
 8015af2:	d017      	beq.n	8015b24 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLLQ)
 8015af4:	687b      	ldr	r3, [r7, #4]
 8015af6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015af8:	2380      	movs	r3, #128	@ 0x80
 8015afa:	045b      	lsls	r3, r3, #17
 8015afc:	429a      	cmp	r2, r3
 8015afe:	d106      	bne.n	8015b0e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8015b00:	4b1b      	ldr	r3, [pc, #108]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b02:	68da      	ldr	r2, [r3, #12]
 8015b04:	4b1a      	ldr	r3, [pc, #104]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b06:	2180      	movs	r1, #128	@ 0x80
 8015b08:	0449      	lsls	r1, r1, #17
 8015b0a:	430a      	orrs	r2, r1
 8015b0c:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8015b0e:	4a18      	ldr	r2, [pc, #96]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b10:	2388      	movs	r3, #136	@ 0x88
 8015b12:	58d3      	ldr	r3, [r2, r3]
 8015b14:	4a21      	ldr	r2, [pc, #132]	@ (8015b9c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8015b16:	401a      	ands	r2, r3
 8015b18:	687b      	ldr	r3, [r7, #4]
 8015b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b1c:	4914      	ldr	r1, [pc, #80]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b1e:	4313      	orrs	r3, r2
 8015b20:	2288      	movs	r2, #136	@ 0x88
 8015b22:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM15 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8015b24:	687b      	ldr	r3, [r7, #4]
 8015b26:	681a      	ldr	r2, [r3, #0]
 8015b28:	2380      	movs	r3, #128	@ 0x80
 8015b2a:	011b      	lsls	r3, r3, #4
 8015b2c:	4013      	ands	r3, r2
 8015b2e:	d017      	beq.n	8015b60 <HAL_RCCEx_PeriphCLKConfig+0x40c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLLQ)
 8015b30:	687b      	ldr	r3, [r7, #4]
 8015b32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015b34:	2380      	movs	r3, #128	@ 0x80
 8015b36:	049b      	lsls	r3, r3, #18
 8015b38:	429a      	cmp	r2, r3
 8015b3a:	d106      	bne.n	8015b4a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8015b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b3e:	68da      	ldr	r2, [r3, #12]
 8015b40:	4b0b      	ldr	r3, [pc, #44]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b42:	2180      	movs	r1, #128	@ 0x80
 8015b44:	0449      	lsls	r1, r1, #17
 8015b46:	430a      	orrs	r2, r1
 8015b48:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8015b4a:	4a09      	ldr	r2, [pc, #36]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b4c:	2388      	movs	r3, #136	@ 0x88
 8015b4e:	58d3      	ldr	r3, [r2, r3]
 8015b50:	4a12      	ldr	r2, [pc, #72]	@ (8015b9c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8015b52:	401a      	ands	r2, r3
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015b58:	4905      	ldr	r1, [pc, #20]	@ (8015b70 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8015b5a:	4313      	orrs	r3, r2
 8015b5c:	2288      	movs	r2, #136	@ 0x88
 8015b5e:	508b      	str	r3, [r1, r2]

  }

  return status;
 8015b60:	2312      	movs	r3, #18
 8015b62:	18fb      	adds	r3, r7, r3
 8015b64:	781b      	ldrb	r3, [r3, #0]
}
 8015b66:	0018      	movs	r0, r3
 8015b68:	46bd      	mov	sp, r7
 8015b6a:	b006      	add	sp, #24
 8015b6c:	bd80      	pop	{r7, pc}
 8015b6e:	46c0      	nop			@ (mov r8, r8)
 8015b70:	40021000 	.word	0x40021000
 8015b74:	efffffff 	.word	0xefffffff
 8015b78:	fffff3ff 	.word	0xfffff3ff
 8015b7c:	fffffcff 	.word	0xfffffcff
 8015b80:	ffffcfff 	.word	0xffffcfff
 8015b84:	fffcffff 	.word	0xfffcffff
 8015b88:	fff3ffff 	.word	0xfff3ffff
 8015b8c:	ffcfffff 	.word	0xffcfffff
 8015b90:	ff3fffff 	.word	0xff3fffff
 8015b94:	cfffffff 	.word	0xcfffffff
 8015b98:	f3ffffff 	.word	0xf3ffffff
 8015b9c:	feffffff 	.word	0xfeffffff

08015ba0 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(const RCC_CRSInitTypeDef *const pInit)
{
 8015ba0:	b580      	push	{r7, lr}
 8015ba2:	b084      	sub	sp, #16
 8015ba4:	af00      	add	r7, sp, #0
 8015ba6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 8015ba8:	4b1c      	ldr	r3, [pc, #112]	@ (8015c1c <HAL_RCCEx_CRSConfig+0x7c>)
 8015baa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015bac:	4b1b      	ldr	r3, [pc, #108]	@ (8015c1c <HAL_RCCEx_CRSConfig+0x7c>)
 8015bae:	2180      	movs	r1, #128	@ 0x80
 8015bb0:	0249      	lsls	r1, r1, #9
 8015bb2:	430a      	orrs	r2, r1
 8015bb4:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_RCC_CRS_RELEASE_RESET();
 8015bb6:	4b19      	ldr	r3, [pc, #100]	@ (8015c1c <HAL_RCCEx_CRSConfig+0x7c>)
 8015bb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015bba:	4b18      	ldr	r3, [pc, #96]	@ (8015c1c <HAL_RCCEx_CRSConfig+0x7c>)
 8015bbc:	4918      	ldr	r1, [pc, #96]	@ (8015c20 <HAL_RCCEx_CRSConfig+0x80>)
 8015bbe:	400a      	ands	r2, r1
 8015bc0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 8015bc2:	687b      	ldr	r3, [r7, #4]
 8015bc4:	681a      	ldr	r2, [r3, #0]
 8015bc6:	687b      	ldr	r3, [r7, #4]
 8015bc8:	685b      	ldr	r3, [r3, #4]
 8015bca:	431a      	orrs	r2, r3
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	689b      	ldr	r3, [r3, #8]
 8015bd0:	4313      	orrs	r3, r2
 8015bd2:	60fb      	str	r3, [r7, #12]
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 8015bd4:	687b      	ldr	r3, [r7, #4]
 8015bd6:	68db      	ldr	r3, [r3, #12]
 8015bd8:	68fa      	ldr	r2, [r7, #12]
 8015bda:	4313      	orrs	r3, r2
 8015bdc:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	691b      	ldr	r3, [r3, #16]
 8015be2:	041b      	lsls	r3, r3, #16
 8015be4:	68fa      	ldr	r2, [r7, #12]
 8015be6:	4313      	orrs	r3, r2
 8015be8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 8015bea:	4b0e      	ldr	r3, [pc, #56]	@ (8015c24 <HAL_RCCEx_CRSConfig+0x84>)
 8015bec:	68fa      	ldr	r2, [r7, #12]
 8015bee:	605a      	str	r2, [r3, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[6:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 8015bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8015c24 <HAL_RCCEx_CRSConfig+0x84>)
 8015bf2:	681b      	ldr	r3, [r3, #0]
 8015bf4:	4a0c      	ldr	r2, [pc, #48]	@ (8015c28 <HAL_RCCEx_CRSConfig+0x88>)
 8015bf6:	4013      	ands	r3, r2
 8015bf8:	0019      	movs	r1, r3
 8015bfa:	687b      	ldr	r3, [r7, #4]
 8015bfc:	695b      	ldr	r3, [r3, #20]
 8015bfe:	021a      	lsls	r2, r3, #8
 8015c00:	4b08      	ldr	r3, [pc, #32]	@ (8015c24 <HAL_RCCEx_CRSConfig+0x84>)
 8015c02:	430a      	orrs	r2, r1
 8015c04:	601a      	str	r2, [r3, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 8015c06:	4b07      	ldr	r3, [pc, #28]	@ (8015c24 <HAL_RCCEx_CRSConfig+0x84>)
 8015c08:	681a      	ldr	r2, [r3, #0]
 8015c0a:	4b06      	ldr	r3, [pc, #24]	@ (8015c24 <HAL_RCCEx_CRSConfig+0x84>)
 8015c0c:	2160      	movs	r1, #96	@ 0x60
 8015c0e:	430a      	orrs	r2, r1
 8015c10:	601a      	str	r2, [r3, #0]
}
 8015c12:	46c0      	nop			@ (mov r8, r8)
 8015c14:	46bd      	mov	sp, r7
 8015c16:	b004      	add	sp, #16
 8015c18:	bd80      	pop	{r7, pc}
 8015c1a:	46c0      	nop			@ (mov r8, r8)
 8015c1c:	40021000 	.word	0x40021000
 8015c20:	fffeffff 	.word	0xfffeffff
 8015c24:	40006c00 	.word	0x40006c00
 8015c28:	ffffc0ff 	.word	0xffffc0ff

08015c2c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8015c2c:	b580      	push	{r7, lr}
 8015c2e:	b084      	sub	sp, #16
 8015c30:	af00      	add	r7, sp, #0
 8015c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8015c34:	687b      	ldr	r3, [r7, #4]
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	d101      	bne.n	8015c3e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8015c3a:	2301      	movs	r3, #1
 8015c3c:	e091      	b.n	8015d62 <HAL_RNG_Init+0x136>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	7a5b      	ldrb	r3, [r3, #9]
 8015c42:	b2db      	uxtb	r3, r3
 8015c44:	2b00      	cmp	r3, #0
 8015c46:	d106      	bne.n	8015c56 <HAL_RNG_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	2200      	movs	r2, #0
 8015c4c:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8015c4e:	687b      	ldr	r3, [r7, #4]
 8015c50:	0018      	movs	r0, r3
 8015c52:	f7ee ffb5 	bl	8004bc0 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8015c56:	687b      	ldr	r3, [r7, #4]
 8015c58:	2202      	movs	r2, #2
 8015c5a:	725a      	strb	r2, [r3, #9]

  /* Disable RNG */
  __HAL_RNG_DISABLE(hrng);
 8015c5c:	687b      	ldr	r3, [r7, #4]
 8015c5e:	681b      	ldr	r3, [r3, #0]
 8015c60:	681a      	ldr	r2, [r3, #0]
 8015c62:	687b      	ldr	r3, [r7, #4]
 8015c64:	681b      	ldr	r3, [r3, #0]
 8015c66:	2104      	movs	r1, #4
 8015c68:	438a      	bics	r2, r1
 8015c6a:	601a      	str	r2, [r3, #0]

  /* Clock Error Detection Configuration when CONDRT bit is set to 1 */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED | RNG_CR_CONDRST, hrng->Init.ClockErrorDetection | RNG_CR_CONDRST);
 8015c6c:	687b      	ldr	r3, [r7, #4]
 8015c6e:	681b      	ldr	r3, [r3, #0]
 8015c70:	681b      	ldr	r3, [r3, #0]
 8015c72:	4a3e      	ldr	r2, [pc, #248]	@ (8015d6c <HAL_RNG_Init+0x140>)
 8015c74:	401a      	ands	r2, r3
 8015c76:	687b      	ldr	r3, [r7, #4]
 8015c78:	685b      	ldr	r3, [r3, #4]
 8015c7a:	431a      	orrs	r2, r3
 8015c7c:	687b      	ldr	r3, [r7, #4]
 8015c7e:	681b      	ldr	r3, [r3, #0]
 8015c80:	2180      	movs	r1, #128	@ 0x80
 8015c82:	05c9      	lsls	r1, r1, #23
 8015c84:	430a      	orrs	r2, r1
 8015c86:	601a      	str	r2, [r3, #0]

  /* Writing bit CONDRST=0 */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	681b      	ldr	r3, [r3, #0]
 8015c8c:	681a      	ldr	r2, [r3, #0]
 8015c8e:	687b      	ldr	r3, [r7, #4]
 8015c90:	681b      	ldr	r3, [r3, #0]
 8015c92:	4937      	ldr	r1, [pc, #220]	@ (8015d70 <HAL_RNG_Init+0x144>)
 8015c94:	400a      	ands	r2, r1
 8015c96:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8015c98:	f7f8 f91c 	bl	800ded4 <HAL_GetTick>
 8015c9c:	0003      	movs	r3, r0
 8015c9e:	60fb      	str	r3, [r7, #12]

  /* Wait for conditioning reset process to be completed */
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 8015ca0:	e018      	b.n	8015cd4 <HAL_RNG_Init+0xa8>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8015ca2:	f7f8 f917 	bl	800ded4 <HAL_GetTick>
 8015ca6:	0002      	movs	r2, r0
 8015ca8:	68fb      	ldr	r3, [r7, #12]
 8015caa:	1ad3      	subs	r3, r2, r3
 8015cac:	2b04      	cmp	r3, #4
 8015cae:	d911      	bls.n	8015cd4 <HAL_RNG_Init+0xa8>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 8015cb0:	687b      	ldr	r3, [r7, #4]
 8015cb2:	681b      	ldr	r3, [r3, #0]
 8015cb4:	681a      	ldr	r2, [r3, #0]
 8015cb6:	2380      	movs	r3, #128	@ 0x80
 8015cb8:	05db      	lsls	r3, r3, #23
 8015cba:	401a      	ands	r2, r3
 8015cbc:	2380      	movs	r3, #128	@ 0x80
 8015cbe:	05db      	lsls	r3, r3, #23
 8015cc0:	429a      	cmp	r2, r3
 8015cc2:	d107      	bne.n	8015cd4 <HAL_RNG_Init+0xa8>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8015cc4:	687b      	ldr	r3, [r7, #4]
 8015cc6:	2201      	movs	r2, #1
 8015cc8:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8015cca:	687b      	ldr	r3, [r7, #4]
 8015ccc:	2202      	movs	r2, #2
 8015cce:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 8015cd0:	2301      	movs	r3, #1
 8015cd2:	e046      	b.n	8015d62 <HAL_RNG_Init+0x136>
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 8015cd4:	687b      	ldr	r3, [r7, #4]
 8015cd6:	681b      	ldr	r3, [r3, #0]
 8015cd8:	681a      	ldr	r2, [r3, #0]
 8015cda:	2380      	movs	r3, #128	@ 0x80
 8015cdc:	05db      	lsls	r3, r3, #23
 8015cde:	401a      	ands	r2, r3
 8015ce0:	2380      	movs	r3, #128	@ 0x80
 8015ce2:	05db      	lsls	r3, r3, #23
 8015ce4:	429a      	cmp	r2, r3
 8015ce6:	d0dc      	beq.n	8015ca2 <HAL_RNG_Init+0x76>
      }
    }
  }

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8015ce8:	687b      	ldr	r3, [r7, #4]
 8015cea:	681b      	ldr	r3, [r3, #0]
 8015cec:	681a      	ldr	r2, [r3, #0]
 8015cee:	687b      	ldr	r3, [r7, #4]
 8015cf0:	681b      	ldr	r3, [r3, #0]
 8015cf2:	2104      	movs	r1, #4
 8015cf4:	430a      	orrs	r2, r1
 8015cf6:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8015cf8:	687b      	ldr	r3, [r7, #4]
 8015cfa:	681b      	ldr	r3, [r3, #0]
 8015cfc:	685b      	ldr	r3, [r3, #4]
 8015cfe:	2240      	movs	r2, #64	@ 0x40
 8015d00:	4013      	ands	r3, r2
 8015d02:	2b40      	cmp	r3, #64	@ 0x40
 8015d04:	d104      	bne.n	8015d10 <HAL_RNG_Init+0xe4>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8015d06:	687b      	ldr	r3, [r7, #4]
 8015d08:	2204      	movs	r2, #4
 8015d0a:	725a      	strb	r2, [r3, #9]
    return HAL_ERROR;
 8015d0c:	2301      	movs	r3, #1
 8015d0e:	e028      	b.n	8015d62 <HAL_RNG_Init+0x136>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8015d10:	f7f8 f8e0 	bl	800ded4 <HAL_GetTick>
 8015d14:	0003      	movs	r3, r0
 8015d16:	60fb      	str	r3, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8015d18:	e015      	b.n	8015d46 <HAL_RNG_Init+0x11a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8015d1a:	f7f8 f8db 	bl	800ded4 <HAL_GetTick>
 8015d1e:	0002      	movs	r2, r0
 8015d20:	68fb      	ldr	r3, [r7, #12]
 8015d22:	1ad3      	subs	r3, r2, r3
 8015d24:	2b04      	cmp	r3, #4
 8015d26:	d90e      	bls.n	8015d46 <HAL_RNG_Init+0x11a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8015d28:	687b      	ldr	r3, [r7, #4]
 8015d2a:	681b      	ldr	r3, [r3, #0]
 8015d2c:	685b      	ldr	r3, [r3, #4]
 8015d2e:	2201      	movs	r2, #1
 8015d30:	4013      	ands	r3, r2
 8015d32:	2b01      	cmp	r3, #1
 8015d34:	d007      	beq.n	8015d46 <HAL_RNG_Init+0x11a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 8015d36:	687b      	ldr	r3, [r7, #4]
 8015d38:	2204      	movs	r2, #4
 8015d3a:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8015d3c:	687b      	ldr	r3, [r7, #4]
 8015d3e:	2202      	movs	r2, #2
 8015d40:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 8015d42:	2301      	movs	r3, #1
 8015d44:	e00d      	b.n	8015d62 <HAL_RNG_Init+0x136>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8015d46:	687b      	ldr	r3, [r7, #4]
 8015d48:	681b      	ldr	r3, [r3, #0]
 8015d4a:	685b      	ldr	r3, [r3, #4]
 8015d4c:	2201      	movs	r2, #1
 8015d4e:	4013      	ands	r3, r2
 8015d50:	2b01      	cmp	r3, #1
 8015d52:	d1e2      	bne.n	8015d1a <HAL_RNG_Init+0xee>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8015d54:	687b      	ldr	r3, [r7, #4]
 8015d56:	2201      	movs	r2, #1
 8015d58:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8015d5a:	687b      	ldr	r3, [r7, #4]
 8015d5c:	2200      	movs	r2, #0
 8015d5e:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 8015d60:	2300      	movs	r3, #0
}
 8015d62:	0018      	movs	r0, r3
 8015d64:	46bd      	mov	sp, r7
 8015d66:	b004      	add	sp, #16
 8015d68:	bd80      	pop	{r7, pc}
 8015d6a:	46c0      	nop			@ (mov r8, r8)
 8015d6c:	bfffffdf 	.word	0xbfffffdf
 8015d70:	bfffffff 	.word	0xbfffffff

08015d74 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8015d74:	b5b0      	push	{r4, r5, r7, lr}
 8015d76:	b084      	sub	sp, #16
 8015d78:	af00      	add	r7, sp, #0
 8015d7a:	6078      	str	r0, [r7, #4]
 8015d7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8015d7e:	230f      	movs	r3, #15
 8015d80:	18fb      	adds	r3, r7, r3
 8015d82:	2200      	movs	r2, #0
 8015d84:	701a      	strb	r2, [r3, #0]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8015d86:	687b      	ldr	r3, [r7, #4]
 8015d88:	7a1b      	ldrb	r3, [r3, #8]
 8015d8a:	2b01      	cmp	r3, #1
 8015d8c:	d101      	bne.n	8015d92 <HAL_RNG_GenerateRandomNumber+0x1e>
 8015d8e:	2302      	movs	r3, #2
 8015d90:	e071      	b.n	8015e76 <HAL_RNG_GenerateRandomNumber+0x102>
 8015d92:	687b      	ldr	r3, [r7, #4]
 8015d94:	2201      	movs	r2, #1
 8015d96:	721a      	strb	r2, [r3, #8]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8015d98:	687b      	ldr	r3, [r7, #4]
 8015d9a:	7a5b      	ldrb	r3, [r3, #9]
 8015d9c:	b2db      	uxtb	r3, r3
 8015d9e:	2b01      	cmp	r3, #1
 8015da0:	d15c      	bne.n	8015e5c <HAL_RNG_GenerateRandomNumber+0xe8>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8015da2:	687b      	ldr	r3, [r7, #4]
 8015da4:	2202      	movs	r2, #2
 8015da6:	725a      	strb	r2, [r3, #9]
    /* Check if there is a seed error */
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8015da8:	687b      	ldr	r3, [r7, #4]
 8015daa:	681b      	ldr	r3, [r3, #0]
 8015dac:	685b      	ldr	r3, [r3, #4]
 8015dae:	2240      	movs	r2, #64	@ 0x40
 8015db0:	4013      	ands	r3, r2
 8015db2:	2b40      	cmp	r3, #64	@ 0x40
 8015db4:	d111      	bne.n	8015dda <HAL_RNG_GenerateRandomNumber+0x66>
    {
      /* Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8015db6:	687b      	ldr	r3, [r7, #4]
 8015db8:	2208      	movs	r2, #8
 8015dba:	60da      	str	r2, [r3, #12]
      /* Reset from seed error */
      status = RNG_RecoverSeedError(hrng);
 8015dbc:	250f      	movs	r5, #15
 8015dbe:	197c      	adds	r4, r7, r5
 8015dc0:	687b      	ldr	r3, [r7, #4]
 8015dc2:	0018      	movs	r0, r3
 8015dc4:	f000 f864 	bl	8015e90 <RNG_RecoverSeedError>
 8015dc8:	0003      	movs	r3, r0
 8015dca:	7023      	strb	r3, [r4, #0]
      if (status == HAL_ERROR)
 8015dcc:	197b      	adds	r3, r7, r5
 8015dce:	781b      	ldrb	r3, [r3, #0]
 8015dd0:	2b01      	cmp	r3, #1
 8015dd2:	d102      	bne.n	8015dda <HAL_RNG_GenerateRandomNumber+0x66>
      {
        return status;
 8015dd4:	197b      	adds	r3, r7, r5
 8015dd6:	781b      	ldrb	r3, [r3, #0]
 8015dd8:	e04d      	b.n	8015e76 <HAL_RNG_GenerateRandomNumber+0x102>
      }
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 8015dda:	f7f8 f87b 	bl	800ded4 <HAL_GetTick>
 8015dde:	0003      	movs	r3, r0
 8015de0:	60bb      	str	r3, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8015de2:	e018      	b.n	8015e16 <HAL_RNG_GenerateRandomNumber+0xa2>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8015de4:	f7f8 f876 	bl	800ded4 <HAL_GetTick>
 8015de8:	0002      	movs	r2, r0
 8015dea:	68bb      	ldr	r3, [r7, #8]
 8015dec:	1ad3      	subs	r3, r2, r3
 8015dee:	2b04      	cmp	r3, #4
 8015df0:	d911      	bls.n	8015e16 <HAL_RNG_GenerateRandomNumber+0xa2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8015df2:	687b      	ldr	r3, [r7, #4]
 8015df4:	681b      	ldr	r3, [r3, #0]
 8015df6:	685b      	ldr	r3, [r3, #4]
 8015df8:	2201      	movs	r2, #1
 8015dfa:	4013      	ands	r3, r2
 8015dfc:	2b01      	cmp	r3, #1
 8015dfe:	d00a      	beq.n	8015e16 <HAL_RNG_GenerateRandomNumber+0xa2>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	2201      	movs	r2, #1
 8015e04:	725a      	strb	r2, [r3, #9]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8015e06:	687b      	ldr	r3, [r7, #4]
 8015e08:	2202      	movs	r2, #2
 8015e0a:	60da      	str	r2, [r3, #12]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	2200      	movs	r2, #0
 8015e10:	721a      	strb	r2, [r3, #8]
          return HAL_ERROR;
 8015e12:	2301      	movs	r3, #1
 8015e14:	e02f      	b.n	8015e76 <HAL_RNG_GenerateRandomNumber+0x102>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8015e16:	687b      	ldr	r3, [r7, #4]
 8015e18:	681b      	ldr	r3, [r3, #0]
 8015e1a:	685b      	ldr	r3, [r3, #4]
 8015e1c:	2201      	movs	r2, #1
 8015e1e:	4013      	ands	r3, r2
 8015e20:	2b01      	cmp	r3, #1
 8015e22:	d1df      	bne.n	8015de4 <HAL_RNG_GenerateRandomNumber+0x70>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	681b      	ldr	r3, [r3, #0]
 8015e28:	689a      	ldr	r2, [r3, #8]
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	611a      	str	r2, [r3, #16]
    /* In case of seed error, the value available in the RNG_DR register must not
       be used as it may not have enough entropy */
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8015e2e:	687b      	ldr	r3, [r7, #4]
 8015e30:	681b      	ldr	r3, [r3, #0]
 8015e32:	685b      	ldr	r3, [r3, #4]
 8015e34:	2240      	movs	r2, #64	@ 0x40
 8015e36:	4013      	ands	r3, r2
 8015e38:	2b40      	cmp	r3, #64	@ 0x40
 8015e3a:	d107      	bne.n	8015e4c <HAL_RNG_GenerateRandomNumber+0xd8>
    {
      /* Update the error code and status */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8015e3c:	687b      	ldr	r3, [r7, #4]
 8015e3e:	2208      	movs	r2, #8
 8015e40:	60da      	str	r2, [r3, #12]
      status = HAL_ERROR;
 8015e42:	230f      	movs	r3, #15
 8015e44:	18fb      	adds	r3, r7, r3
 8015e46:	2201      	movs	r2, #1
 8015e48:	701a      	strb	r2, [r3, #0]
 8015e4a:	e003      	b.n	8015e54 <HAL_RNG_GenerateRandomNumber+0xe0>
    }
    else /* No seed error */
    {
      *random32bit = hrng->RandomNumber;
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	691a      	ldr	r2, [r3, #16]
 8015e50:	683b      	ldr	r3, [r7, #0]
 8015e52:	601a      	str	r2, [r3, #0]
    }
    hrng->State = HAL_RNG_STATE_READY;
 8015e54:	687b      	ldr	r3, [r7, #4]
 8015e56:	2201      	movs	r2, #1
 8015e58:	725a      	strb	r2, [r3, #9]
 8015e5a:	e006      	b.n	8015e6a <HAL_RNG_GenerateRandomNumber+0xf6>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8015e5c:	687b      	ldr	r3, [r7, #4]
 8015e5e:	2204      	movs	r2, #4
 8015e60:	60da      	str	r2, [r3, #12]
    status = HAL_ERROR;
 8015e62:	230f      	movs	r3, #15
 8015e64:	18fb      	adds	r3, r7, r3
 8015e66:	2201      	movs	r2, #1
 8015e68:	701a      	strb	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8015e6a:	687b      	ldr	r3, [r7, #4]
 8015e6c:	2200      	movs	r2, #0
 8015e6e:	721a      	strb	r2, [r3, #8]

  return status;
 8015e70:	230f      	movs	r3, #15
 8015e72:	18fb      	adds	r3, r7, r3
 8015e74:	781b      	ldrb	r3, [r3, #0]
}
 8015e76:	0018      	movs	r0, r3
 8015e78:	46bd      	mov	sp, r7
 8015e7a:	b004      	add	sp, #16
 8015e7c:	bdb0      	pop	{r4, r5, r7, pc}

08015e7e <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8015e7e:	b580      	push	{r7, lr}
 8015e80:	b082      	sub	sp, #8
 8015e82:	af00      	add	r7, sp, #0
 8015e84:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 8015e86:	46c0      	nop			@ (mov r8, r8)
 8015e88:	46bd      	mov	sp, r7
 8015e8a:	b002      	add	sp, #8
 8015e8c:	bd80      	pop	{r7, pc}
	...

08015e90 <RNG_RecoverSeedError>:
  * @brief  RNG sequence to recover from a seed error
  * @param  hrng pointer to a RNG_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef RNG_RecoverSeedError(RNG_HandleTypeDef *hrng)
{
 8015e90:	b580      	push	{r7, lr}
 8015e92:	b084      	sub	sp, #16
 8015e94:	af00      	add	r7, sp, #0
 8015e96:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015e98:	2300      	movs	r3, #0
 8015e9a:	60fb      	str	r3, [r7, #12]

  /*Check if seed error current status (SECS)is set */
  if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) == RESET)
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	681b      	ldr	r3, [r3, #0]
 8015ea0:	685b      	ldr	r3, [r3, #4]
 8015ea2:	2204      	movs	r2, #4
 8015ea4:	4013      	ands	r3, r2
 8015ea6:	2b04      	cmp	r3, #4
 8015ea8:	d008      	beq.n	8015ebc <RNG_RecoverSeedError+0x2c>
  {
    /* RNG performed the reset automatically (auto-reset) */
    /* Clear bit SEIS */
    CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 8015eaa:	687b      	ldr	r3, [r7, #4]
 8015eac:	681b      	ldr	r3, [r3, #0]
 8015eae:	685a      	ldr	r2, [r3, #4]
 8015eb0:	687b      	ldr	r3, [r7, #4]
 8015eb2:	681b      	ldr	r3, [r3, #0]
 8015eb4:	2140      	movs	r1, #64	@ 0x40
 8015eb6:	438a      	bics	r2, r1
 8015eb8:	605a      	str	r2, [r3, #4]
 8015eba:	e064      	b.n	8015f86 <RNG_RecoverSeedError+0xf6>
  }
  else  /* Sequence to fully recover from a seed error*/
  {
    /* Writing bit CONDRST=1*/
    SET_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 8015ebc:	687b      	ldr	r3, [r7, #4]
 8015ebe:	681b      	ldr	r3, [r3, #0]
 8015ec0:	681a      	ldr	r2, [r3, #0]
 8015ec2:	687b      	ldr	r3, [r7, #4]
 8015ec4:	681b      	ldr	r3, [r3, #0]
 8015ec6:	2180      	movs	r1, #128	@ 0x80
 8015ec8:	05c9      	lsls	r1, r1, #23
 8015eca:	430a      	orrs	r2, r1
 8015ecc:	601a      	str	r2, [r3, #0]
    /* Writing bit CONDRST=0*/
    CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 8015ece:	687b      	ldr	r3, [r7, #4]
 8015ed0:	681b      	ldr	r3, [r3, #0]
 8015ed2:	681a      	ldr	r2, [r3, #0]
 8015ed4:	687b      	ldr	r3, [r7, #4]
 8015ed6:	681b      	ldr	r3, [r3, #0]
 8015ed8:	4931      	ldr	r1, [pc, #196]	@ (8015fa0 <RNG_RecoverSeedError+0x110>)
 8015eda:	400a      	ands	r2, r1
 8015edc:	601a      	str	r2, [r3, #0]

    /* Wait for conditioning reset process to be completed */
    count = RNG_TIMEOUT_VALUE;
 8015ede:	2304      	movs	r3, #4
 8015ee0:	60fb      	str	r3, [r7, #12]
    do
    {
      count-- ;
 8015ee2:	68fb      	ldr	r3, [r7, #12]
 8015ee4:	3b01      	subs	r3, #1
 8015ee6:	60fb      	str	r3, [r7, #12]
      if (count == 0U)
 8015ee8:	68fb      	ldr	r3, [r7, #12]
 8015eea:	2b00      	cmp	r3, #0
 8015eec:	d111      	bne.n	8015f12 <RNG_RecoverSeedError+0x82>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8015eee:	687b      	ldr	r3, [r7, #4]
 8015ef0:	2201      	movs	r2, #1
 8015ef2:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	68db      	ldr	r3, [r3, #12]
 8015ef8:	2202      	movs	r2, #2
 8015efa:	431a      	orrs	r2, r3
 8015efc:	687b      	ldr	r3, [r7, #4]
 8015efe:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8015f00:	687b      	ldr	r3, [r7, #4]
 8015f02:	2200      	movs	r2, #0
 8015f04:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
        /* Call registered Error callback */
        hrng->ErrorCallback(hrng);
#else
        /* Call legacy weak Error callback */
        HAL_RNG_ErrorCallback(hrng);
 8015f06:	687b      	ldr	r3, [r7, #4]
 8015f08:	0018      	movs	r0, r3
 8015f0a:	f7ff ffb8 	bl	8015e7e <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
        return HAL_ERROR;
 8015f0e:	2301      	movs	r3, #1
 8015f10:	e041      	b.n	8015f96 <RNG_RecoverSeedError+0x106>
      }
    } while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST));
 8015f12:	687b      	ldr	r3, [r7, #4]
 8015f14:	681b      	ldr	r3, [r3, #0]
 8015f16:	681a      	ldr	r2, [r3, #0]
 8015f18:	2380      	movs	r3, #128	@ 0x80
 8015f1a:	05db      	lsls	r3, r3, #23
 8015f1c:	401a      	ands	r2, r3
 8015f1e:	2380      	movs	r3, #128	@ 0x80
 8015f20:	05db      	lsls	r3, r3, #23
 8015f22:	429a      	cmp	r2, r3
 8015f24:	d0dd      	beq.n	8015ee2 <RNG_RecoverSeedError+0x52>

    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8015f26:	687b      	ldr	r3, [r7, #4]
 8015f28:	681b      	ldr	r3, [r3, #0]
 8015f2a:	685b      	ldr	r3, [r3, #4]
 8015f2c:	2240      	movs	r2, #64	@ 0x40
 8015f2e:	4013      	ands	r3, r2
 8015f30:	2b40      	cmp	r3, #64	@ 0x40
 8015f32:	d107      	bne.n	8015f44 <RNG_RecoverSeedError+0xb4>
    {
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 8015f34:	687b      	ldr	r3, [r7, #4]
 8015f36:	681b      	ldr	r3, [r3, #0]
 8015f38:	685a      	ldr	r2, [r3, #4]
 8015f3a:	687b      	ldr	r3, [r7, #4]
 8015f3c:	681b      	ldr	r3, [r3, #0]
 8015f3e:	2140      	movs	r1, #64	@ 0x40
 8015f40:	438a      	bics	r2, r1
 8015f42:	605a      	str	r2, [r3, #4]
    }

    /* Wait for SECS to be cleared */
    count = RNG_TIMEOUT_VALUE;
 8015f44:	2304      	movs	r3, #4
 8015f46:	60fb      	str	r3, [r7, #12]
    do
    {
      count-- ;
 8015f48:	68fb      	ldr	r3, [r7, #12]
 8015f4a:	3b01      	subs	r3, #1
 8015f4c:	60fb      	str	r3, [r7, #12]
      if (count == 0U)
 8015f4e:	68fb      	ldr	r3, [r7, #12]
 8015f50:	2b00      	cmp	r3, #0
 8015f52:	d111      	bne.n	8015f78 <RNG_RecoverSeedError+0xe8>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8015f54:	687b      	ldr	r3, [r7, #4]
 8015f56:	2201      	movs	r2, #1
 8015f58:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 8015f5a:	687b      	ldr	r3, [r7, #4]
 8015f5c:	68db      	ldr	r3, [r3, #12]
 8015f5e:	2202      	movs	r2, #2
 8015f60:	431a      	orrs	r2, r3
 8015f62:	687b      	ldr	r3, [r7, #4]
 8015f64:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	2200      	movs	r2, #0
 8015f6a:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
        /* Call registered Error callback */
        hrng->ErrorCallback(hrng);
#else
        /* Call legacy weak Error callback */
        HAL_RNG_ErrorCallback(hrng);
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	0018      	movs	r0, r3
 8015f70:	f7ff ff85 	bl	8015e7e <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
        return HAL_ERROR;
 8015f74:	2301      	movs	r3, #1
 8015f76:	e00e      	b.n	8015f96 <RNG_RecoverSeedError+0x106>
      }
    } while (HAL_IS_BIT_SET(hrng->Instance->SR, RNG_FLAG_SECS));
 8015f78:	687b      	ldr	r3, [r7, #4]
 8015f7a:	681b      	ldr	r3, [r3, #0]
 8015f7c:	685b      	ldr	r3, [r3, #4]
 8015f7e:	2204      	movs	r2, #4
 8015f80:	4013      	ands	r3, r2
 8015f82:	2b04      	cmp	r3, #4
 8015f84:	d0e0      	beq.n	8015f48 <RNG_RecoverSeedError+0xb8>
  }
  /* Update the error code */
  hrng->ErrorCode &= ~ HAL_RNG_ERROR_SEED;
 8015f86:	687b      	ldr	r3, [r7, #4]
 8015f88:	68db      	ldr	r3, [r3, #12]
 8015f8a:	2208      	movs	r2, #8
 8015f8c:	4393      	bics	r3, r2
 8015f8e:	001a      	movs	r2, r3
 8015f90:	687b      	ldr	r3, [r7, #4]
 8015f92:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 8015f94:	2300      	movs	r3, #0
}
 8015f96:	0018      	movs	r0, r3
 8015f98:	46bd      	mov	sp, r7
 8015f9a:	b004      	add	sp, #16
 8015f9c:	bd80      	pop	{r7, pc}
 8015f9e:	46c0      	nop			@ (mov r8, r8)
 8015fa0:	bfffffff 	.word	0xbfffffff

08015fa4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8015fa4:	b580      	push	{r7, lr}
 8015fa6:	b084      	sub	sp, #16
 8015fa8:	af00      	add	r7, sp, #0
 8015faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8015fac:	210f      	movs	r1, #15
 8015fae:	187b      	adds	r3, r7, r1
 8015fb0:	2201      	movs	r2, #1
 8015fb2:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8015fb4:	687b      	ldr	r3, [r7, #4]
 8015fb6:	2b00      	cmp	r3, #0
 8015fb8:	d100      	bne.n	8015fbc <HAL_RTC_Init+0x18>
 8015fba:	e08b      	b.n	80160d4 <HAL_RTC_Init+0x130>
  {
    status = HAL_OK;
 8015fbc:	187b      	adds	r3, r7, r1
 8015fbe:	2200      	movs	r2, #0
 8015fc0:	701a      	strb	r2, [r3, #0]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8015fc2:	687b      	ldr	r3, [r7, #4]
 8015fc4:	222d      	movs	r2, #45	@ 0x2d
 8015fc6:	5c9b      	ldrb	r3, [r3, r2]
 8015fc8:	b2db      	uxtb	r3, r3
 8015fca:	2b00      	cmp	r3, #0
 8015fcc:	d107      	bne.n	8015fde <HAL_RTC_Init+0x3a>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8015fce:	687b      	ldr	r3, [r7, #4]
 8015fd0:	222c      	movs	r2, #44	@ 0x2c
 8015fd2:	2100      	movs	r1, #0
 8015fd4:	5499      	strb	r1, [r3, r2]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8015fd6:	687b      	ldr	r3, [r7, #4]
 8015fd8:	0018      	movs	r0, r3
 8015fda:	f7ee fe29 	bl	8004c30 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8015fde:	687b      	ldr	r3, [r7, #4]
 8015fe0:	222d      	movs	r2, #45	@ 0x2d
 8015fe2:	2102      	movs	r1, #2
 8015fe4:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8015fe6:	4b3f      	ldr	r3, [pc, #252]	@ (80160e4 <HAL_RTC_Init+0x140>)
 8015fe8:	22ca      	movs	r2, #202	@ 0xca
 8015fea:	625a      	str	r2, [r3, #36]	@ 0x24
 8015fec:	4b3d      	ldr	r3, [pc, #244]	@ (80160e4 <HAL_RTC_Init+0x140>)
 8015fee:	2253      	movs	r2, #83	@ 0x53
 8015ff0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	0018      	movs	r0, r3
 8015ff6:	f000 fc37 	bl	8016868 <RTC_EnterInitMode>
 8015ffa:	1e03      	subs	r3, r0, #0
 8015ffc:	d00b      	beq.n	8016016 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8015ffe:	4b39      	ldr	r3, [pc, #228]	@ (80160e4 <HAL_RTC_Init+0x140>)
 8016000:	22ff      	movs	r2, #255	@ 0xff
 8016002:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8016004:	687b      	ldr	r3, [r7, #4]
 8016006:	222d      	movs	r2, #45	@ 0x2d
 8016008:	2104      	movs	r1, #4
 801600a:	5499      	strb	r1, [r3, r2]

      status = HAL_ERROR;
 801600c:	230f      	movs	r3, #15
 801600e:	18fb      	adds	r3, r7, r3
 8016010:	2201      	movs	r2, #1
 8016012:	701a      	strb	r2, [r3, #0]
 8016014:	e05e      	b.n	80160d4 <HAL_RTC_Init+0x130>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8016016:	4b33      	ldr	r3, [pc, #204]	@ (80160e4 <HAL_RTC_Init+0x140>)
 8016018:	699a      	ldr	r2, [r3, #24]
 801601a:	4b32      	ldr	r3, [pc, #200]	@ (80160e4 <HAL_RTC_Init+0x140>)
 801601c:	4932      	ldr	r1, [pc, #200]	@ (80160e8 <HAL_RTC_Init+0x144>)
 801601e:	400a      	ands	r2, r1
 8016020:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8016022:	4b30      	ldr	r3, [pc, #192]	@ (80160e4 <HAL_RTC_Init+0x140>)
 8016024:	6999      	ldr	r1, [r3, #24]
 8016026:	687b      	ldr	r3, [r7, #4]
 8016028:	685a      	ldr	r2, [r3, #4]
 801602a:	687b      	ldr	r3, [r7, #4]
 801602c:	691b      	ldr	r3, [r3, #16]
 801602e:	431a      	orrs	r2, r3
 8016030:	687b      	ldr	r3, [r7, #4]
 8016032:	699b      	ldr	r3, [r3, #24]
 8016034:	431a      	orrs	r2, r3
 8016036:	4b2b      	ldr	r3, [pc, #172]	@ (80160e4 <HAL_RTC_Init+0x140>)
 8016038:	430a      	orrs	r2, r1
 801603a:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 801603c:	687b      	ldr	r3, [r7, #4]
 801603e:	68d9      	ldr	r1, [r3, #12]
 8016040:	687b      	ldr	r3, [r7, #4]
 8016042:	689b      	ldr	r3, [r3, #8]
 8016044:	041a      	lsls	r2, r3, #16
 8016046:	4b27      	ldr	r3, [pc, #156]	@ (80160e4 <HAL_RTC_Init+0x140>)
 8016048:	430a      	orrs	r2, r1
 801604a:	611a      	str	r2, [r3, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 801604c:	4b25      	ldr	r3, [pc, #148]	@ (80160e4 <HAL_RTC_Init+0x140>)
 801604e:	68db      	ldr	r3, [r3, #12]
 8016050:	4a26      	ldr	r2, [pc, #152]	@ (80160ec <HAL_RTC_Init+0x148>)
 8016052:	4013      	ands	r3, r2
 8016054:	0019      	movs	r1, r3
 8016056:	687b      	ldr	r3, [r7, #4]
 8016058:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801605a:	687b      	ldr	r3, [r7, #4]
 801605c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801605e:	431a      	orrs	r2, r3
 8016060:	4b20      	ldr	r3, [pc, #128]	@ (80160e4 <HAL_RTC_Init+0x140>)
 8016062:	430a      	orrs	r2, r1
 8016064:	60da      	str	r2, [r3, #12]

      /* Exit Initialization mode */
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8016066:	4b1f      	ldr	r3, [pc, #124]	@ (80160e4 <HAL_RTC_Init+0x140>)
 8016068:	68da      	ldr	r2, [r3, #12]
 801606a:	4b1e      	ldr	r3, [pc, #120]	@ (80160e4 <HAL_RTC_Init+0x140>)
 801606c:	2180      	movs	r1, #128	@ 0x80
 801606e:	438a      	bics	r2, r1
 8016070:	60da      	str	r2, [r3, #12]

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8016072:	4b1c      	ldr	r3, [pc, #112]	@ (80160e4 <HAL_RTC_Init+0x140>)
 8016074:	699b      	ldr	r3, [r3, #24]
 8016076:	2220      	movs	r2, #32
 8016078:	4013      	ands	r3, r2
 801607a:	d110      	bne.n	801609e <HAL_RTC_Init+0xfa>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 801607c:	687b      	ldr	r3, [r7, #4]
 801607e:	0018      	movs	r0, r3
 8016080:	f000 fbcc 	bl	801681c <HAL_RTC_WaitForSynchro>
 8016084:	1e03      	subs	r3, r0, #0
 8016086:	d00a      	beq.n	801609e <HAL_RTC_Init+0xfa>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016088:	4b16      	ldr	r3, [pc, #88]	@ (80160e4 <HAL_RTC_Init+0x140>)
 801608a:	22ff      	movs	r2, #255	@ 0xff
 801608c:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	222d      	movs	r2, #45	@ 0x2d
 8016092:	2104      	movs	r1, #4
 8016094:	5499      	strb	r1, [r3, r2]
          status = HAL_ERROR;
 8016096:	230f      	movs	r3, #15
 8016098:	18fb      	adds	r3, r7, r3
 801609a:	2201      	movs	r2, #1
 801609c:	701a      	strb	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 801609e:	230f      	movs	r3, #15
 80160a0:	18fb      	adds	r3, r7, r3
 80160a2:	781b      	ldrb	r3, [r3, #0]
 80160a4:	2b00      	cmp	r3, #0
 80160a6:	d115      	bne.n	80160d4 <HAL_RTC_Init+0x130>
      {
        MODIFY_REG(RTC->CR, \
 80160a8:	4b0e      	ldr	r3, [pc, #56]	@ (80160e4 <HAL_RTC_Init+0x140>)
 80160aa:	699b      	ldr	r3, [r3, #24]
 80160ac:	00db      	lsls	r3, r3, #3
 80160ae:	08d9      	lsrs	r1, r3, #3
 80160b0:	687b      	ldr	r3, [r7, #4]
 80160b2:	6a1a      	ldr	r2, [r3, #32]
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	69db      	ldr	r3, [r3, #28]
 80160b8:	431a      	orrs	r2, r3
 80160ba:	687b      	ldr	r3, [r7, #4]
 80160bc:	695b      	ldr	r3, [r3, #20]
 80160be:	431a      	orrs	r2, r3
 80160c0:	4b08      	ldr	r3, [pc, #32]	@ (80160e4 <HAL_RTC_Init+0x140>)
 80160c2:	430a      	orrs	r2, r1
 80160c4:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80160c6:	4b07      	ldr	r3, [pc, #28]	@ (80160e4 <HAL_RTC_Init+0x140>)
 80160c8:	22ff      	movs	r2, #255	@ 0xff
 80160ca:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 80160cc:	687b      	ldr	r3, [r7, #4]
 80160ce:	222d      	movs	r2, #45	@ 0x2d
 80160d0:	2101      	movs	r1, #1
 80160d2:	5499      	strb	r1, [r3, r2]
      }
    }
  }

  return status;
 80160d4:	230f      	movs	r3, #15
 80160d6:	18fb      	adds	r3, r7, r3
 80160d8:	781b      	ldrb	r3, [r3, #0]
}
 80160da:	0018      	movs	r0, r3
 80160dc:	46bd      	mov	sp, r7
 80160de:	b004      	add	sp, #16
 80160e0:	bd80      	pop	{r7, pc}
 80160e2:	46c0      	nop			@ (mov r8, r8)
 80160e4:	40002800 	.word	0x40002800
 80160e8:	fb8fffbf 	.word	0xfb8fffbf
 80160ec:	ffffe0ff 	.word	0xffffe0ff

080160f0 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80160f0:	b590      	push	{r4, r7, lr}
 80160f2:	b087      	sub	sp, #28
 80160f4:	af00      	add	r7, sp, #0
 80160f6:	60f8      	str	r0, [r7, #12]
 80160f8:	60b9      	str	r1, [r7, #8]
 80160fa:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80160fc:	68fb      	ldr	r3, [r7, #12]
 80160fe:	222c      	movs	r2, #44	@ 0x2c
 8016100:	5c9b      	ldrb	r3, [r3, r2]
 8016102:	2b01      	cmp	r3, #1
 8016104:	d101      	bne.n	801610a <HAL_RTC_SetTime+0x1a>
 8016106:	2302      	movs	r3, #2
 8016108:	e0a7      	b.n	801625a <HAL_RTC_SetTime+0x16a>
 801610a:	68fb      	ldr	r3, [r7, #12]
 801610c:	222c      	movs	r2, #44	@ 0x2c
 801610e:	2101      	movs	r1, #1
 8016110:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8016112:	68fb      	ldr	r3, [r7, #12]
 8016114:	222d      	movs	r2, #45	@ 0x2d
 8016116:	2102      	movs	r1, #2
 8016118:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801611a:	4b52      	ldr	r3, [pc, #328]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 801611c:	22ca      	movs	r2, #202	@ 0xca
 801611e:	625a      	str	r2, [r3, #36]	@ 0x24
 8016120:	4b50      	ldr	r3, [pc, #320]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 8016122:	2253      	movs	r2, #83	@ 0x53
 8016124:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8016126:	68fb      	ldr	r3, [r7, #12]
 8016128:	0018      	movs	r0, r3
 801612a:	f000 fb9d 	bl	8016868 <RTC_EnterInitMode>
 801612e:	1e03      	subs	r3, r0, #0
 8016130:	d00c      	beq.n	801614c <HAL_RTC_SetTime+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016132:	4b4c      	ldr	r3, [pc, #304]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 8016134:	22ff      	movs	r2, #255	@ 0xff
 8016136:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8016138:	68fb      	ldr	r3, [r7, #12]
 801613a:	222d      	movs	r2, #45	@ 0x2d
 801613c:	2104      	movs	r1, #4
 801613e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8016140:	68fb      	ldr	r3, [r7, #12]
 8016142:	222c      	movs	r2, #44	@ 0x2c
 8016144:	2100      	movs	r1, #0
 8016146:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8016148:	2301      	movs	r3, #1
 801614a:	e086      	b.n	801625a <HAL_RTC_SetTime+0x16a>
  }
  else
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 801614c:	4b45      	ldr	r3, [pc, #276]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 801614e:	68da      	ldr	r2, [r3, #12]
 8016150:	23c0      	movs	r3, #192	@ 0xc0
 8016152:	009b      	lsls	r3, r3, #2
 8016154:	401a      	ands	r2, r3
 8016156:	2380      	movs	r3, #128	@ 0x80
 8016158:	005b      	lsls	r3, r3, #1
 801615a:	429a      	cmp	r2, r3
 801615c:	d053      	beq.n	8016206 <HAL_RTC_SetTime+0x116>
    {
      if (Format == RTC_FORMAT_BIN)
 801615e:	687b      	ldr	r3, [r7, #4]
 8016160:	2b00      	cmp	r3, #0
 8016162:	d124      	bne.n	80161ae <HAL_RTC_SetTime+0xbe>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8016164:	4b3f      	ldr	r3, [pc, #252]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 8016166:	699b      	ldr	r3, [r3, #24]
 8016168:	2240      	movs	r2, #64	@ 0x40
 801616a:	4013      	ands	r3, r2
 801616c:	d102      	bne.n	8016174 <HAL_RTC_SetTime+0x84>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 801616e:	68bb      	ldr	r3, [r7, #8]
 8016170:	2200      	movs	r2, #0
 8016172:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8016174:	68bb      	ldr	r3, [r7, #8]
 8016176:	781b      	ldrb	r3, [r3, #0]
 8016178:	0018      	movs	r0, r3
 801617a:	f000 fba1 	bl	80168c0 <RTC_ByteToBcd2>
 801617e:	0003      	movs	r3, r0
 8016180:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8016182:	68bb      	ldr	r3, [r7, #8]
 8016184:	785b      	ldrb	r3, [r3, #1]
 8016186:	0018      	movs	r0, r3
 8016188:	f000 fb9a 	bl	80168c0 <RTC_ByteToBcd2>
 801618c:	0003      	movs	r3, r0
 801618e:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8016190:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8016192:	68bb      	ldr	r3, [r7, #8]
 8016194:	789b      	ldrb	r3, [r3, #2]
 8016196:	0018      	movs	r0, r3
 8016198:	f000 fb92 	bl	80168c0 <RTC_ByteToBcd2>
 801619c:	0003      	movs	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 801619e:	0022      	movs	r2, r4
 80161a0:	431a      	orrs	r2, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80161a2:	68bb      	ldr	r3, [r7, #8]
 80161a4:	78db      	ldrb	r3, [r3, #3]
 80161a6:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80161a8:	4313      	orrs	r3, r2
 80161aa:	617b      	str	r3, [r7, #20]
 80161ac:	e016      	b.n	80161dc <HAL_RTC_SetTime+0xec>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80161ae:	4b2d      	ldr	r3, [pc, #180]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 80161b0:	699b      	ldr	r3, [r3, #24]
 80161b2:	2240      	movs	r2, #64	@ 0x40
 80161b4:	4013      	ands	r3, r2
 80161b6:	d102      	bne.n	80161be <HAL_RTC_SetTime+0xce>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 80161b8:	68bb      	ldr	r3, [r7, #8]
 80161ba:	2200      	movs	r2, #0
 80161bc:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80161be:	68bb      	ldr	r3, [r7, #8]
 80161c0:	781b      	ldrb	r3, [r3, #0]
 80161c2:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80161c4:	68bb      	ldr	r3, [r7, #8]
 80161c6:	785b      	ldrb	r3, [r3, #1]
 80161c8:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80161ca:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80161cc:	68ba      	ldr	r2, [r7, #8]
 80161ce:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80161d0:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80161d2:	68bb      	ldr	r3, [r7, #8]
 80161d4:	78db      	ldrb	r3, [r3, #3]
 80161d6:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80161d8:	4313      	orrs	r3, r2
 80161da:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 80161dc:	4b21      	ldr	r3, [pc, #132]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 80161de:	697a      	ldr	r2, [r7, #20]
 80161e0:	4921      	ldr	r1, [pc, #132]	@ (8016268 <HAL_RTC_SetTime+0x178>)
 80161e2:	400a      	ands	r2, r1
 80161e4:	601a      	str	r2, [r3, #0]

      /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 80161e6:	4b1f      	ldr	r3, [pc, #124]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 80161e8:	699a      	ldr	r2, [r3, #24]
 80161ea:	4b1e      	ldr	r3, [pc, #120]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 80161ec:	491f      	ldr	r1, [pc, #124]	@ (801626c <HAL_RTC_SetTime+0x17c>)
 80161ee:	400a      	ands	r2, r1
 80161f0:	619a      	str	r2, [r3, #24]

      /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 80161f2:	4b1c      	ldr	r3, [pc, #112]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 80161f4:	6999      	ldr	r1, [r3, #24]
 80161f6:	68bb      	ldr	r3, [r7, #8]
 80161f8:	68da      	ldr	r2, [r3, #12]
 80161fa:	68bb      	ldr	r3, [r7, #8]
 80161fc:	691b      	ldr	r3, [r3, #16]
 80161fe:	431a      	orrs	r2, r3
 8016200:	4b18      	ldr	r3, [pc, #96]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 8016202:	430a      	orrs	r2, r1
 8016204:	619a      	str	r2, [r3, #24]
    }

    /* Exit Initialization mode */
    CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8016206:	4b17      	ldr	r3, [pc, #92]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 8016208:	68da      	ldr	r2, [r3, #12]
 801620a:	4b16      	ldr	r3, [pc, #88]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 801620c:	2180      	movs	r1, #128	@ 0x80
 801620e:	438a      	bics	r2, r1
 8016210:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8016212:	4b14      	ldr	r3, [pc, #80]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 8016214:	699b      	ldr	r3, [r3, #24]
 8016216:	2220      	movs	r2, #32
 8016218:	4013      	ands	r3, r2
 801621a:	d112      	bne.n	8016242 <HAL_RTC_SetTime+0x152>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 801621c:	68fb      	ldr	r3, [r7, #12]
 801621e:	0018      	movs	r0, r3
 8016220:	f000 fafc 	bl	801681c <HAL_RTC_WaitForSynchro>
 8016224:	1e03      	subs	r3, r0, #0
 8016226:	d00c      	beq.n	8016242 <HAL_RTC_SetTime+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016228:	4b0e      	ldr	r3, [pc, #56]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 801622a:	22ff      	movs	r2, #255	@ 0xff
 801622c:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 801622e:	68fb      	ldr	r3, [r7, #12]
 8016230:	222d      	movs	r2, #45	@ 0x2d
 8016232:	2104      	movs	r1, #4
 8016234:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8016236:	68fb      	ldr	r3, [r7, #12]
 8016238:	222c      	movs	r2, #44	@ 0x2c
 801623a:	2100      	movs	r1, #0
 801623c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 801623e:	2301      	movs	r3, #1
 8016240:	e00b      	b.n	801625a <HAL_RTC_SetTime+0x16a>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016242:	4b08      	ldr	r3, [pc, #32]	@ (8016264 <HAL_RTC_SetTime+0x174>)
 8016244:	22ff      	movs	r2, #255	@ 0xff
 8016246:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8016248:	68fb      	ldr	r3, [r7, #12]
 801624a:	222d      	movs	r2, #45	@ 0x2d
 801624c:	2101      	movs	r1, #1
 801624e:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 8016250:	68fb      	ldr	r3, [r7, #12]
 8016252:	222c      	movs	r2, #44	@ 0x2c
 8016254:	2100      	movs	r1, #0
 8016256:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8016258:	2300      	movs	r3, #0
  }
}
 801625a:	0018      	movs	r0, r3
 801625c:	46bd      	mov	sp, r7
 801625e:	b007      	add	sp, #28
 8016260:	bd90      	pop	{r4, r7, pc}
 8016262:	46c0      	nop			@ (mov r8, r8)
 8016264:	40002800 	.word	0x40002800
 8016268:	007f7f7f 	.word	0x007f7f7f
 801626c:	fffbffff 	.word	0xfffbffff

08016270 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8016270:	b580      	push	{r7, lr}
 8016272:	b086      	sub	sp, #24
 8016274:	af00      	add	r7, sp, #0
 8016276:	60f8      	str	r0, [r7, #12]
 8016278:	60b9      	str	r1, [r7, #8]
 801627a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = READ_REG(RTC->SSR);
 801627c:	4b2c      	ldr	r3, [pc, #176]	@ (8016330 <HAL_RTC_GetTime+0xc0>)
 801627e:	689a      	ldr	r2, [r3, #8]
 8016280:	68bb      	ldr	r3, [r7, #8]
 8016282:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8016284:	4b2a      	ldr	r3, [pc, #168]	@ (8016330 <HAL_RTC_GetTime+0xc0>)
 8016286:	68da      	ldr	r2, [r3, #12]
 8016288:	23c0      	movs	r3, #192	@ 0xc0
 801628a:	009b      	lsls	r3, r3, #2
 801628c:	401a      	ands	r2, r3
 801628e:	2380      	movs	r3, #128	@ 0x80
 8016290:	005b      	lsls	r3, r3, #1
 8016292:	429a      	cmp	r2, r3
 8016294:	d047      	beq.n	8016326 <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field */
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 8016296:	4b26      	ldr	r3, [pc, #152]	@ (8016330 <HAL_RTC_GetTime+0xc0>)
 8016298:	691b      	ldr	r3, [r3, #16]
 801629a:	045b      	lsls	r3, r3, #17
 801629c:	0c5a      	lsrs	r2, r3, #17
 801629e:	68bb      	ldr	r3, [r7, #8]
 80162a0:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 80162a2:	4b23      	ldr	r3, [pc, #140]	@ (8016330 <HAL_RTC_GetTime+0xc0>)
 80162a4:	681b      	ldr	r3, [r3, #0]
 80162a6:	4a23      	ldr	r2, [pc, #140]	@ (8016334 <HAL_RTC_GetTime+0xc4>)
 80162a8:	4013      	ands	r3, r2
 80162aa:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80162ac:	697b      	ldr	r3, [r7, #20]
 80162ae:	0c1b      	lsrs	r3, r3, #16
 80162b0:	b2db      	uxtb	r3, r3
 80162b2:	223f      	movs	r2, #63	@ 0x3f
 80162b4:	4013      	ands	r3, r2
 80162b6:	b2da      	uxtb	r2, r3
 80162b8:	68bb      	ldr	r3, [r7, #8]
 80162ba:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80162bc:	697b      	ldr	r3, [r7, #20]
 80162be:	0a1b      	lsrs	r3, r3, #8
 80162c0:	b2db      	uxtb	r3, r3
 80162c2:	227f      	movs	r2, #127	@ 0x7f
 80162c4:	4013      	ands	r3, r2
 80162c6:	b2da      	uxtb	r2, r3
 80162c8:	68bb      	ldr	r3, [r7, #8]
 80162ca:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80162cc:	697b      	ldr	r3, [r7, #20]
 80162ce:	b2db      	uxtb	r3, r3
 80162d0:	227f      	movs	r2, #127	@ 0x7f
 80162d2:	4013      	ands	r3, r2
 80162d4:	b2da      	uxtb	r2, r3
 80162d6:	68bb      	ldr	r3, [r7, #8]
 80162d8:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80162da:	697b      	ldr	r3, [r7, #20]
 80162dc:	0d9b      	lsrs	r3, r3, #22
 80162de:	b2db      	uxtb	r3, r3
 80162e0:	2201      	movs	r2, #1
 80162e2:	4013      	ands	r3, r2
 80162e4:	b2da      	uxtb	r2, r3
 80162e6:	68bb      	ldr	r3, [r7, #8]
 80162e8:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 80162ea:	687b      	ldr	r3, [r7, #4]
 80162ec:	2b00      	cmp	r3, #0
 80162ee:	d11a      	bne.n	8016326 <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80162f0:	68bb      	ldr	r3, [r7, #8]
 80162f2:	781b      	ldrb	r3, [r3, #0]
 80162f4:	0018      	movs	r0, r3
 80162f6:	f000 fb0b 	bl	8016910 <RTC_Bcd2ToByte>
 80162fa:	0003      	movs	r3, r0
 80162fc:	001a      	movs	r2, r3
 80162fe:	68bb      	ldr	r3, [r7, #8]
 8016300:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8016302:	68bb      	ldr	r3, [r7, #8]
 8016304:	785b      	ldrb	r3, [r3, #1]
 8016306:	0018      	movs	r0, r3
 8016308:	f000 fb02 	bl	8016910 <RTC_Bcd2ToByte>
 801630c:	0003      	movs	r3, r0
 801630e:	001a      	movs	r2, r3
 8016310:	68bb      	ldr	r3, [r7, #8]
 8016312:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8016314:	68bb      	ldr	r3, [r7, #8]
 8016316:	789b      	ldrb	r3, [r3, #2]
 8016318:	0018      	movs	r0, r3
 801631a:	f000 faf9 	bl	8016910 <RTC_Bcd2ToByte>
 801631e:	0003      	movs	r3, r0
 8016320:	001a      	movs	r2, r3
 8016322:	68bb      	ldr	r3, [r7, #8]
 8016324:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 8016326:	2300      	movs	r3, #0
}
 8016328:	0018      	movs	r0, r3
 801632a:	46bd      	mov	sp, r7
 801632c:	b006      	add	sp, #24
 801632e:	bd80      	pop	{r7, pc}
 8016330:	40002800 	.word	0x40002800
 8016334:	007f7f7f 	.word	0x007f7f7f

08016338 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8016338:	b590      	push	{r4, r7, lr}
 801633a:	b087      	sub	sp, #28
 801633c:	af00      	add	r7, sp, #0
 801633e:	60f8      	str	r0, [r7, #12]
 8016340:	60b9      	str	r1, [r7, #8]
 8016342:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8016344:	68fb      	ldr	r3, [r7, #12]
 8016346:	222c      	movs	r2, #44	@ 0x2c
 8016348:	5c9b      	ldrb	r3, [r3, r2]
 801634a:	2b01      	cmp	r3, #1
 801634c:	d101      	bne.n	8016352 <HAL_RTC_SetDate+0x1a>
 801634e:	2302      	movs	r3, #2
 8016350:	e090      	b.n	8016474 <HAL_RTC_SetDate+0x13c>
 8016352:	68fb      	ldr	r3, [r7, #12]
 8016354:	222c      	movs	r2, #44	@ 0x2c
 8016356:	2101      	movs	r1, #1
 8016358:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 801635a:	68fb      	ldr	r3, [r7, #12]
 801635c:	222d      	movs	r2, #45	@ 0x2d
 801635e:	2102      	movs	r1, #2
 8016360:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8016362:	687b      	ldr	r3, [r7, #4]
 8016364:	2b00      	cmp	r3, #0
 8016366:	d10e      	bne.n	8016386 <HAL_RTC_SetDate+0x4e>
 8016368:	68bb      	ldr	r3, [r7, #8]
 801636a:	785b      	ldrb	r3, [r3, #1]
 801636c:	001a      	movs	r2, r3
 801636e:	2310      	movs	r3, #16
 8016370:	4013      	ands	r3, r2
 8016372:	d008      	beq.n	8016386 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8016374:	68bb      	ldr	r3, [r7, #8]
 8016376:	785b      	ldrb	r3, [r3, #1]
 8016378:	2210      	movs	r2, #16
 801637a:	4393      	bics	r3, r2
 801637c:	b2db      	uxtb	r3, r3
 801637e:	330a      	adds	r3, #10
 8016380:	b2da      	uxtb	r2, r3
 8016382:	68bb      	ldr	r3, [r7, #8]
 8016384:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8016386:	687b      	ldr	r3, [r7, #4]
 8016388:	2b00      	cmp	r3, #0
 801638a:	d11c      	bne.n	80163c6 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 801638c:	68bb      	ldr	r3, [r7, #8]
 801638e:	78db      	ldrb	r3, [r3, #3]
 8016390:	0018      	movs	r0, r3
 8016392:	f000 fa95 	bl	80168c0 <RTC_ByteToBcd2>
 8016396:	0003      	movs	r3, r0
 8016398:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 801639a:	68bb      	ldr	r3, [r7, #8]
 801639c:	785b      	ldrb	r3, [r3, #1]
 801639e:	0018      	movs	r0, r3
 80163a0:	f000 fa8e 	bl	80168c0 <RTC_ByteToBcd2>
 80163a4:	0003      	movs	r3, r0
 80163a6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80163a8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80163aa:	68bb      	ldr	r3, [r7, #8]
 80163ac:	789b      	ldrb	r3, [r3, #2]
 80163ae:	0018      	movs	r0, r3
 80163b0:	f000 fa86 	bl	80168c0 <RTC_ByteToBcd2>
 80163b4:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80163b6:	0022      	movs	r2, r4
 80163b8:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80163ba:	68bb      	ldr	r3, [r7, #8]
 80163bc:	781b      	ldrb	r3, [r3, #0]
 80163be:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80163c0:	4313      	orrs	r3, r2
 80163c2:	617b      	str	r3, [r7, #20]
 80163c4:	e00e      	b.n	80163e4 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80163c6:	68bb      	ldr	r3, [r7, #8]
 80163c8:	78db      	ldrb	r3, [r3, #3]
 80163ca:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80163cc:	68bb      	ldr	r3, [r7, #8]
 80163ce:	785b      	ldrb	r3, [r3, #1]
 80163d0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80163d2:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80163d4:	68ba      	ldr	r2, [r7, #8]
 80163d6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80163d8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80163da:	68bb      	ldr	r3, [r7, #8]
 80163dc:	781b      	ldrb	r3, [r3, #0]
 80163de:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80163e0:	4313      	orrs	r3, r2
 80163e2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80163e4:	4b25      	ldr	r3, [pc, #148]	@ (801647c <HAL_RTC_SetDate+0x144>)
 80163e6:	22ca      	movs	r2, #202	@ 0xca
 80163e8:	625a      	str	r2, [r3, #36]	@ 0x24
 80163ea:	4b24      	ldr	r3, [pc, #144]	@ (801647c <HAL_RTC_SetDate+0x144>)
 80163ec:	2253      	movs	r2, #83	@ 0x53
 80163ee:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80163f0:	68fb      	ldr	r3, [r7, #12]
 80163f2:	0018      	movs	r0, r3
 80163f4:	f000 fa38 	bl	8016868 <RTC_EnterInitMode>
 80163f8:	1e03      	subs	r3, r0, #0
 80163fa:	d00c      	beq.n	8016416 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80163fc:	4b1f      	ldr	r3, [pc, #124]	@ (801647c <HAL_RTC_SetDate+0x144>)
 80163fe:	22ff      	movs	r2, #255	@ 0xff
 8016400:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8016402:	68fb      	ldr	r3, [r7, #12]
 8016404:	222d      	movs	r2, #45	@ 0x2d
 8016406:	2104      	movs	r1, #4
 8016408:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 801640a:	68fb      	ldr	r3, [r7, #12]
 801640c:	222c      	movs	r2, #44	@ 0x2c
 801640e:	2100      	movs	r1, #0
 8016410:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8016412:	2301      	movs	r3, #1
 8016414:	e02e      	b.n	8016474 <HAL_RTC_SetDate+0x13c>
  }
  else
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8016416:	4b19      	ldr	r3, [pc, #100]	@ (801647c <HAL_RTC_SetDate+0x144>)
 8016418:	697a      	ldr	r2, [r7, #20]
 801641a:	4919      	ldr	r1, [pc, #100]	@ (8016480 <HAL_RTC_SetDate+0x148>)
 801641c:	400a      	ands	r2, r1
 801641e:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8016420:	4b16      	ldr	r3, [pc, #88]	@ (801647c <HAL_RTC_SetDate+0x144>)
 8016422:	68da      	ldr	r2, [r3, #12]
 8016424:	4b15      	ldr	r3, [pc, #84]	@ (801647c <HAL_RTC_SetDate+0x144>)
 8016426:	2180      	movs	r1, #128	@ 0x80
 8016428:	438a      	bics	r2, r1
 801642a:	60da      	str	r2, [r3, #12]

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 801642c:	4b13      	ldr	r3, [pc, #76]	@ (801647c <HAL_RTC_SetDate+0x144>)
 801642e:	699b      	ldr	r3, [r3, #24]
 8016430:	2220      	movs	r2, #32
 8016432:	4013      	ands	r3, r2
 8016434:	d112      	bne.n	801645c <HAL_RTC_SetDate+0x124>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8016436:	68fb      	ldr	r3, [r7, #12]
 8016438:	0018      	movs	r0, r3
 801643a:	f000 f9ef 	bl	801681c <HAL_RTC_WaitForSynchro>
 801643e:	1e03      	subs	r3, r0, #0
 8016440:	d00c      	beq.n	801645c <HAL_RTC_SetDate+0x124>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016442:	4b0e      	ldr	r3, [pc, #56]	@ (801647c <HAL_RTC_SetDate+0x144>)
 8016444:	22ff      	movs	r2, #255	@ 0xff
 8016446:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8016448:	68fb      	ldr	r3, [r7, #12]
 801644a:	222d      	movs	r2, #45	@ 0x2d
 801644c:	2104      	movs	r1, #4
 801644e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8016450:	68fb      	ldr	r3, [r7, #12]
 8016452:	222c      	movs	r2, #44	@ 0x2c
 8016454:	2100      	movs	r1, #0
 8016456:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8016458:	2301      	movs	r3, #1
 801645a:	e00b      	b.n	8016474 <HAL_RTC_SetDate+0x13c>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801645c:	4b07      	ldr	r3, [pc, #28]	@ (801647c <HAL_RTC_SetDate+0x144>)
 801645e:	22ff      	movs	r2, #255	@ 0xff
 8016460:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8016462:	68fb      	ldr	r3, [r7, #12]
 8016464:	222d      	movs	r2, #45	@ 0x2d
 8016466:	2101      	movs	r1, #1
 8016468:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 801646a:	68fb      	ldr	r3, [r7, #12]
 801646c:	222c      	movs	r2, #44	@ 0x2c
 801646e:	2100      	movs	r1, #0
 8016470:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8016472:	2300      	movs	r3, #0
  }
}
 8016474:	0018      	movs	r0, r3
 8016476:	46bd      	mov	sp, r7
 8016478:	b007      	add	sp, #28
 801647a:	bd90      	pop	{r4, r7, pc}
 801647c:	40002800 	.word	0x40002800
 8016480:	00ffff3f 	.word	0x00ffff3f

08016484 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8016484:	b580      	push	{r7, lr}
 8016486:	b086      	sub	sp, #24
 8016488:	af00      	add	r7, sp, #0
 801648a:	60f8      	str	r0, [r7, #12]
 801648c:	60b9      	str	r1, [r7, #8]
 801648e:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 8016490:	4b21      	ldr	r3, [pc, #132]	@ (8016518 <HAL_RTC_GetDate+0x94>)
 8016492:	685b      	ldr	r3, [r3, #4]
 8016494:	4a21      	ldr	r2, [pc, #132]	@ (801651c <HAL_RTC_GetDate+0x98>)
 8016496:	4013      	ands	r3, r2
 8016498:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 801649a:	697b      	ldr	r3, [r7, #20]
 801649c:	0c1b      	lsrs	r3, r3, #16
 801649e:	b2da      	uxtb	r2, r3
 80164a0:	68bb      	ldr	r3, [r7, #8]
 80164a2:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80164a4:	697b      	ldr	r3, [r7, #20]
 80164a6:	0a1b      	lsrs	r3, r3, #8
 80164a8:	b2db      	uxtb	r3, r3
 80164aa:	221f      	movs	r2, #31
 80164ac:	4013      	ands	r3, r2
 80164ae:	b2da      	uxtb	r2, r3
 80164b0:	68bb      	ldr	r3, [r7, #8]
 80164b2:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80164b4:	697b      	ldr	r3, [r7, #20]
 80164b6:	b2db      	uxtb	r3, r3
 80164b8:	223f      	movs	r2, #63	@ 0x3f
 80164ba:	4013      	ands	r3, r2
 80164bc:	b2da      	uxtb	r2, r3
 80164be:	68bb      	ldr	r3, [r7, #8]
 80164c0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80164c2:	697b      	ldr	r3, [r7, #20]
 80164c4:	0b5b      	lsrs	r3, r3, #13
 80164c6:	b2db      	uxtb	r3, r3
 80164c8:	2207      	movs	r2, #7
 80164ca:	4013      	ands	r3, r2
 80164cc:	b2da      	uxtb	r2, r3
 80164ce:	68bb      	ldr	r3, [r7, #8]
 80164d0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80164d2:	687b      	ldr	r3, [r7, #4]
 80164d4:	2b00      	cmp	r3, #0
 80164d6:	d11a      	bne.n	801650e <HAL_RTC_GetDate+0x8a>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80164d8:	68bb      	ldr	r3, [r7, #8]
 80164da:	78db      	ldrb	r3, [r3, #3]
 80164dc:	0018      	movs	r0, r3
 80164de:	f000 fa17 	bl	8016910 <RTC_Bcd2ToByte>
 80164e2:	0003      	movs	r3, r0
 80164e4:	001a      	movs	r2, r3
 80164e6:	68bb      	ldr	r3, [r7, #8]
 80164e8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80164ea:	68bb      	ldr	r3, [r7, #8]
 80164ec:	785b      	ldrb	r3, [r3, #1]
 80164ee:	0018      	movs	r0, r3
 80164f0:	f000 fa0e 	bl	8016910 <RTC_Bcd2ToByte>
 80164f4:	0003      	movs	r3, r0
 80164f6:	001a      	movs	r2, r3
 80164f8:	68bb      	ldr	r3, [r7, #8]
 80164fa:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80164fc:	68bb      	ldr	r3, [r7, #8]
 80164fe:	789b      	ldrb	r3, [r3, #2]
 8016500:	0018      	movs	r0, r3
 8016502:	f000 fa05 	bl	8016910 <RTC_Bcd2ToByte>
 8016506:	0003      	movs	r3, r0
 8016508:	001a      	movs	r2, r3
 801650a:	68bb      	ldr	r3, [r7, #8]
 801650c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 801650e:	2300      	movs	r3, #0
}
 8016510:	0018      	movs	r0, r3
 8016512:	46bd      	mov	sp, r7
 8016514:	b006      	add	sp, #24
 8016516:	bd80      	pop	{r7, pc}
 8016518:	40002800 	.word	0x40002800
 801651c:	00ffff3f 	.word	0x00ffff3f

08016520 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8016520:	b590      	push	{r4, r7, lr}
 8016522:	b087      	sub	sp, #28
 8016524:	af00      	add	r7, sp, #0
 8016526:	60f8      	str	r0, [r7, #12]
 8016528:	60b9      	str	r1, [r7, #8]
 801652a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 801652c:	2300      	movs	r3, #0
 801652e:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8016530:	68fb      	ldr	r3, [r7, #12]
 8016532:	222c      	movs	r2, #44	@ 0x2c
 8016534:	5c9b      	ldrb	r3, [r3, r2]
 8016536:	2b01      	cmp	r3, #1
 8016538:	d101      	bne.n	801653e <HAL_RTC_SetAlarm_IT+0x1e>
 801653a:	2302      	movs	r3, #2
 801653c:	e0f1      	b.n	8016722 <HAL_RTC_SetAlarm_IT+0x202>
 801653e:	68fb      	ldr	r3, [r7, #12]
 8016540:	222c      	movs	r2, #44	@ 0x2c
 8016542:	2101      	movs	r1, #1
 8016544:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8016546:	68fb      	ldr	r3, [r7, #12]
 8016548:	222d      	movs	r2, #45	@ 0x2d
 801654a:	2102      	movs	r1, #2
 801654c:	5499      	strb	r1, [r3, r2]
                 (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif /* USE_FULL_ASSERT */

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 801654e:	4b77      	ldr	r3, [pc, #476]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016550:	68da      	ldr	r2, [r3, #12]
 8016552:	23c0      	movs	r3, #192	@ 0xc0
 8016554:	009b      	lsls	r3, r3, #2
 8016556:	4013      	ands	r3, r2
 8016558:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 801655a:	693a      	ldr	r2, [r7, #16]
 801655c:	2380      	movs	r3, #128	@ 0x80
 801655e:	005b      	lsls	r3, r3, #1
 8016560:	429a      	cmp	r2, r3
 8016562:	d05a      	beq.n	801661a <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 8016564:	687b      	ldr	r3, [r7, #4]
 8016566:	2b00      	cmp	r3, #0
 8016568:	d135      	bne.n	80165d6 <HAL_RTC_SetAlarm_IT+0xb6>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 801656a:	4b70      	ldr	r3, [pc, #448]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 801656c:	699b      	ldr	r3, [r3, #24]
 801656e:	2240      	movs	r2, #64	@ 0x40
 8016570:	4013      	ands	r3, r2
 8016572:	d102      	bne.n	801657a <HAL_RTC_SetAlarm_IT+0x5a>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8016574:	68bb      	ldr	r3, [r7, #8]
 8016576:	2200      	movs	r2, #0
 8016578:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 801657a:	68bb      	ldr	r3, [r7, #8]
 801657c:	781b      	ldrb	r3, [r3, #0]
 801657e:	0018      	movs	r0, r3
 8016580:	f000 f99e 	bl	80168c0 <RTC_ByteToBcd2>
 8016584:	0003      	movs	r3, r0
 8016586:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8016588:	68bb      	ldr	r3, [r7, #8]
 801658a:	785b      	ldrb	r3, [r3, #1]
 801658c:	0018      	movs	r0, r3
 801658e:	f000 f997 	bl	80168c0 <RTC_ByteToBcd2>
 8016592:	0003      	movs	r3, r0
 8016594:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8016596:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8016598:	68bb      	ldr	r3, [r7, #8]
 801659a:	789b      	ldrb	r3, [r3, #2]
 801659c:	0018      	movs	r0, r3
 801659e:	f000 f98f 	bl	80168c0 <RTC_ByteToBcd2>
 80165a2:	0003      	movs	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80165a4:	0022      	movs	r2, r4
 80165a6:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80165a8:	68bb      	ldr	r3, [r7, #8]
 80165aa:	78db      	ldrb	r3, [r3, #3]
 80165ac:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80165ae:	431a      	orrs	r2, r3
 80165b0:	0014      	movs	r4, r2
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80165b2:	68bb      	ldr	r3, [r7, #8]
 80165b4:	2224      	movs	r2, #36	@ 0x24
 80165b6:	5c9b      	ldrb	r3, [r3, r2]
 80165b8:	0018      	movs	r0, r3
 80165ba:	f000 f981 	bl	80168c0 <RTC_ByteToBcd2>
 80165be:	0003      	movs	r3, r0
 80165c0:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80165c2:	0022      	movs	r2, r4
 80165c4:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80165c6:	68bb      	ldr	r3, [r7, #8]
 80165c8:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80165ca:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80165cc:	68bb      	ldr	r3, [r7, #8]
 80165ce:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80165d0:	4313      	orrs	r3, r2
 80165d2:	617b      	str	r3, [r7, #20]
 80165d4:	e021      	b.n	801661a <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80165d6:	4b55      	ldr	r3, [pc, #340]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 80165d8:	699b      	ldr	r3, [r3, #24]
 80165da:	2240      	movs	r2, #64	@ 0x40
 80165dc:	4013      	ands	r3, r2
 80165de:	d102      	bne.n	80165e6 <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80165e0:	68bb      	ldr	r3, [r7, #8]
 80165e2:	2200      	movs	r2, #0
 80165e4:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80165e6:	68bb      	ldr	r3, [r7, #8]
 80165e8:	781b      	ldrb	r3, [r3, #0]
 80165ea:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80165ec:	68bb      	ldr	r3, [r7, #8]
 80165ee:	785b      	ldrb	r3, [r3, #1]
 80165f0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80165f2:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80165f4:	68ba      	ldr	r2, [r7, #8]
 80165f6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80165f8:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80165fa:	68bb      	ldr	r3, [r7, #8]
 80165fc:	78db      	ldrb	r3, [r3, #3]
 80165fe:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8016600:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8016602:	68bb      	ldr	r3, [r7, #8]
 8016604:	2124      	movs	r1, #36	@ 0x24
 8016606:	5c5b      	ldrb	r3, [r3, r1]
 8016608:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 801660a:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 801660c:	68bb      	ldr	r3, [r7, #8]
 801660e:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8016610:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8016612:	68bb      	ldr	r3, [r7, #8]
 8016614:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8016616:	4313      	orrs	r3, r2
 8016618:	617b      	str	r3, [r7, #20]

    }
  }

  /* Configure the Alarm registers */
  if (sAlarm->Alarm == RTC_ALARM_A)
 801661a:	68bb      	ldr	r3, [r7, #8]
 801661c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801661e:	2380      	movs	r3, #128	@ 0x80
 8016620:	005b      	lsls	r3, r3, #1
 8016622:	429a      	cmp	r2, r3
 8016624:	d13a      	bne.n	801669c <HAL_RTC_SetAlarm_IT+0x17c>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8016626:	4b41      	ldr	r3, [pc, #260]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016628:	699a      	ldr	r2, [r3, #24]
 801662a:	4b40      	ldr	r3, [pc, #256]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 801662c:	4940      	ldr	r1, [pc, #256]	@ (8016730 <HAL_RTC_SetAlarm_IT+0x210>)
 801662e:	400a      	ands	r2, r1
 8016630:	619a      	str	r2, [r3, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8016632:	4b3e      	ldr	r3, [pc, #248]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016634:	2201      	movs	r2, #1
 8016636:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8016638:	693a      	ldr	r2, [r7, #16]
 801663a:	2380      	movs	r3, #128	@ 0x80
 801663c:	005b      	lsls	r3, r3, #1
 801663e:	429a      	cmp	r2, r3
 8016640:	d107      	bne.n	8016652 <HAL_RTC_SetAlarm_IT+0x132>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8016642:	68bb      	ldr	r3, [r7, #8]
 8016644:	6999      	ldr	r1, [r3, #24]
 8016646:	68bb      	ldr	r3, [r7, #8]
 8016648:	69da      	ldr	r2, [r3, #28]
 801664a:	4b38      	ldr	r3, [pc, #224]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 801664c:	430a      	orrs	r2, r1
 801664e:	645a      	str	r2, [r3, #68]	@ 0x44
 8016650:	e006      	b.n	8016660 <HAL_RTC_SetAlarm_IT+0x140>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8016652:	4b36      	ldr	r3, [pc, #216]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016654:	697a      	ldr	r2, [r7, #20]
 8016656:	641a      	str	r2, [r3, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8016658:	4a34      	ldr	r2, [pc, #208]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 801665a:	68bb      	ldr	r3, [r7, #8]
 801665c:	699b      	ldr	r3, [r3, #24]
 801665e:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8016660:	4a32      	ldr	r2, [pc, #200]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016662:	68bb      	ldr	r3, [r7, #8]
 8016664:	685b      	ldr	r3, [r3, #4]
 8016666:	6713      	str	r3, [r2, #112]	@ 0x70

    if (sAlarm->FlagAutoClr == ALARM_FLAG_AUTOCLR_ENABLE)
 8016668:	68bb      	ldr	r3, [r7, #8]
 801666a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801666c:	2b01      	cmp	r3, #1
 801666e:	d107      	bne.n	8016680 <HAL_RTC_SetAlarm_IT+0x160>
    {
      /* Configure the  Alarm A output clear */
      SET_BIT(RTC->CR, RTC_CR_ALRAFCLR);
 8016670:	4b2e      	ldr	r3, [pc, #184]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016672:	699a      	ldr	r2, [r3, #24]
 8016674:	4b2d      	ldr	r3, [pc, #180]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016676:	2180      	movs	r1, #128	@ 0x80
 8016678:	0509      	lsls	r1, r1, #20
 801667a:	430a      	orrs	r2, r1
 801667c:	619a      	str	r2, [r3, #24]
 801667e:	e005      	b.n	801668c <HAL_RTC_SetAlarm_IT+0x16c>
    }
    else
    {
      /* Disable the  Alarm A output clear*/
      CLEAR_BIT(RTC->CR, RTC_CR_ALRAFCLR);
 8016680:	4b2a      	ldr	r3, [pc, #168]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016682:	699a      	ldr	r2, [r3, #24]
 8016684:	4b29      	ldr	r3, [pc, #164]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016686:	492b      	ldr	r1, [pc, #172]	@ (8016734 <HAL_RTC_SetAlarm_IT+0x214>)
 8016688:	400a      	ands	r2, r1
 801668a:	619a      	str	r2, [r3, #24]
    }

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 801668c:	4b27      	ldr	r3, [pc, #156]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 801668e:	699a      	ldr	r2, [r3, #24]
 8016690:	4b26      	ldr	r3, [pc, #152]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016692:	2188      	movs	r1, #136	@ 0x88
 8016694:	0149      	lsls	r1, r1, #5
 8016696:	430a      	orrs	r2, r1
 8016698:	619a      	str	r2, [r3, #24]
 801669a:	e039      	b.n	8016710 <HAL_RTC_SetAlarm_IT+0x1f0>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 801669c:	4b23      	ldr	r3, [pc, #140]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 801669e:	699a      	ldr	r2, [r3, #24]
 80166a0:	4b22      	ldr	r3, [pc, #136]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 80166a2:	4925      	ldr	r1, [pc, #148]	@ (8016738 <HAL_RTC_SetAlarm_IT+0x218>)
 80166a4:	400a      	ands	r2, r1
 80166a6:	619a      	str	r2, [r3, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80166a8:	4b20      	ldr	r3, [pc, #128]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 80166aa:	2202      	movs	r2, #2
 80166ac:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80166ae:	693a      	ldr	r2, [r7, #16]
 80166b0:	2380      	movs	r3, #128	@ 0x80
 80166b2:	005b      	lsls	r3, r3, #1
 80166b4:	429a      	cmp	r2, r3
 80166b6:	d107      	bne.n	80166c8 <HAL_RTC_SetAlarm_IT+0x1a8>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80166b8:	68bb      	ldr	r3, [r7, #8]
 80166ba:	6999      	ldr	r1, [r3, #24]
 80166bc:	68bb      	ldr	r3, [r7, #8]
 80166be:	69da      	ldr	r2, [r3, #28]
 80166c0:	4b1a      	ldr	r3, [pc, #104]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 80166c2:	430a      	orrs	r2, r1
 80166c4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80166c6:	e006      	b.n	80166d6 <HAL_RTC_SetAlarm_IT+0x1b6>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80166c8:	4b18      	ldr	r3, [pc, #96]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 80166ca:	697a      	ldr	r2, [r7, #20]
 80166cc:	649a      	str	r2, [r3, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80166ce:	4a17      	ldr	r2, [pc, #92]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 80166d0:	68bb      	ldr	r3, [r7, #8]
 80166d2:	699b      	ldr	r3, [r3, #24]
 80166d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 80166d6:	4a15      	ldr	r2, [pc, #84]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 80166d8:	68bb      	ldr	r3, [r7, #8]
 80166da:	685b      	ldr	r3, [r3, #4]
 80166dc:	6753      	str	r3, [r2, #116]	@ 0x74

    if (sAlarm->FlagAutoClr == ALARM_FLAG_AUTOCLR_ENABLE)
 80166de:	68bb      	ldr	r3, [r7, #8]
 80166e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80166e2:	2b01      	cmp	r3, #1
 80166e4:	d107      	bne.n	80166f6 <HAL_RTC_SetAlarm_IT+0x1d6>
    {
      /* Configure the  Alarm B Output clear */
      SET_BIT(RTC->CR, RTC_CR_ALRBFCLR);
 80166e6:	4b11      	ldr	r3, [pc, #68]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 80166e8:	699a      	ldr	r2, [r3, #24]
 80166ea:	4b10      	ldr	r3, [pc, #64]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 80166ec:	2180      	movs	r1, #128	@ 0x80
 80166ee:	0549      	lsls	r1, r1, #21
 80166f0:	430a      	orrs	r2, r1
 80166f2:	619a      	str	r2, [r3, #24]
 80166f4:	e005      	b.n	8016702 <HAL_RTC_SetAlarm_IT+0x1e2>

    }
    else
    {
      /* Disable the  Alarm B Output clear */
      CLEAR_BIT(RTC->CR, RTC_CR_ALRBFCLR);
 80166f6:	4b0d      	ldr	r3, [pc, #52]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 80166f8:	699a      	ldr	r2, [r3, #24]
 80166fa:	4b0c      	ldr	r3, [pc, #48]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 80166fc:	490f      	ldr	r1, [pc, #60]	@ (801673c <HAL_RTC_SetAlarm_IT+0x21c>)
 80166fe:	400a      	ands	r2, r1
 8016700:	619a      	str	r2, [r3, #24]
    }

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8016702:	4b0a      	ldr	r3, [pc, #40]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016704:	699a      	ldr	r2, [r3, #24]
 8016706:	4b09      	ldr	r3, [pc, #36]	@ (801672c <HAL_RTC_SetAlarm_IT+0x20c>)
 8016708:	2188      	movs	r1, #136	@ 0x88
 801670a:	0189      	lsls	r1, r1, #6
 801670c:	430a      	orrs	r2, r1
 801670e:	619a      	str	r2, [r3, #24]
  }

  hrtc->State = HAL_RTC_STATE_READY;
 8016710:	68fb      	ldr	r3, [r7, #12]
 8016712:	222d      	movs	r2, #45	@ 0x2d
 8016714:	2101      	movs	r1, #1
 8016716:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8016718:	68fb      	ldr	r3, [r7, #12]
 801671a:	222c      	movs	r2, #44	@ 0x2c
 801671c:	2100      	movs	r1, #0
 801671e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8016720:	2300      	movs	r3, #0
}
 8016722:	0018      	movs	r0, r3
 8016724:	46bd      	mov	sp, r7
 8016726:	b007      	add	sp, #28
 8016728:	bd90      	pop	{r4, r7, pc}
 801672a:	46c0      	nop			@ (mov r8, r8)
 801672c:	40002800 	.word	0x40002800
 8016730:	ffffeeff 	.word	0xffffeeff
 8016734:	f7ffffff 	.word	0xf7ffffff
 8016738:	ffffddff 	.word	0xffffddff
 801673c:	efffffff 	.word	0xefffffff

08016740 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8016740:	b580      	push	{r7, lr}
 8016742:	b082      	sub	sp, #8
 8016744:	af00      	add	r7, sp, #0
 8016746:	6078      	str	r0, [r7, #4]
 8016748:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 801674a:	687b      	ldr	r3, [r7, #4]
 801674c:	222c      	movs	r2, #44	@ 0x2c
 801674e:	5c9b      	ldrb	r3, [r3, r2]
 8016750:	2b01      	cmp	r3, #1
 8016752:	d101      	bne.n	8016758 <HAL_RTC_DeactivateAlarm+0x18>
 8016754:	2302      	movs	r3, #2
 8016756:	e02e      	b.n	80167b6 <HAL_RTC_DeactivateAlarm+0x76>
 8016758:	687b      	ldr	r3, [r7, #4]
 801675a:	222c      	movs	r2, #44	@ 0x2c
 801675c:	2101      	movs	r1, #1
 801675e:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8016760:	687b      	ldr	r3, [r7, #4]
 8016762:	222d      	movs	r2, #45	@ 0x2d
 8016764:	2102      	movs	r1, #2
 8016766:	5499      	strb	r1, [r3, r2]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  if (Alarm == RTC_ALARM_A)
 8016768:	683a      	ldr	r2, [r7, #0]
 801676a:	2380      	movs	r3, #128	@ 0x80
 801676c:	005b      	lsls	r3, r3, #1
 801676e:	429a      	cmp	r2, r3
 8016770:	d10c      	bne.n	801678c <HAL_RTC_DeactivateAlarm+0x4c>
  {
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8016772:	4b13      	ldr	r3, [pc, #76]	@ (80167c0 <HAL_RTC_DeactivateAlarm+0x80>)
 8016774:	699a      	ldr	r2, [r3, #24]
 8016776:	4b12      	ldr	r3, [pc, #72]	@ (80167c0 <HAL_RTC_DeactivateAlarm+0x80>)
 8016778:	4912      	ldr	r1, [pc, #72]	@ (80167c4 <HAL_RTC_DeactivateAlarm+0x84>)
 801677a:	400a      	ands	r2, r1
 801677c:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 801677e:	4b10      	ldr	r3, [pc, #64]	@ (80167c0 <HAL_RTC_DeactivateAlarm+0x80>)
 8016780:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016782:	4b0f      	ldr	r3, [pc, #60]	@ (80167c0 <HAL_RTC_DeactivateAlarm+0x80>)
 8016784:	0052      	lsls	r2, r2, #1
 8016786:	0852      	lsrs	r2, r2, #1
 8016788:	645a      	str	r2, [r3, #68]	@ 0x44
 801678a:	e00b      	b.n	80167a4 <HAL_RTC_DeactivateAlarm+0x64>
  }
  else
  {
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 801678c:	4b0c      	ldr	r3, [pc, #48]	@ (80167c0 <HAL_RTC_DeactivateAlarm+0x80>)
 801678e:	699a      	ldr	r2, [r3, #24]
 8016790:	4b0b      	ldr	r3, [pc, #44]	@ (80167c0 <HAL_RTC_DeactivateAlarm+0x80>)
 8016792:	490d      	ldr	r1, [pc, #52]	@ (80167c8 <HAL_RTC_DeactivateAlarm+0x88>)
 8016794:	400a      	ands	r2, r1
 8016796:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8016798:	4b09      	ldr	r3, [pc, #36]	@ (80167c0 <HAL_RTC_DeactivateAlarm+0x80>)
 801679a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801679c:	4b08      	ldr	r3, [pc, #32]	@ (80167c0 <HAL_RTC_DeactivateAlarm+0x80>)
 801679e:	0052      	lsls	r2, r2, #1
 80167a0:	0852      	lsrs	r2, r2, #1
 80167a2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  hrtc->State = HAL_RTC_STATE_READY;
 80167a4:	687b      	ldr	r3, [r7, #4]
 80167a6:	222d      	movs	r2, #45	@ 0x2d
 80167a8:	2101      	movs	r1, #1
 80167aa:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80167ac:	687b      	ldr	r3, [r7, #4]
 80167ae:	222c      	movs	r2, #44	@ 0x2c
 80167b0:	2100      	movs	r1, #0
 80167b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80167b4:	2300      	movs	r3, #0
}
 80167b6:	0018      	movs	r0, r3
 80167b8:	46bd      	mov	sp, r7
 80167ba:	b002      	add	sp, #8
 80167bc:	bd80      	pop	{r7, pc}
 80167be:	46c0      	nop			@ (mov r8, r8)
 80167c0:	40002800 	.word	0x40002800
 80167c4:	ffffeeff 	.word	0xffffeeff
 80167c8:	ffffddff 	.word	0xffffddff

080167cc <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80167cc:	b580      	push	{r7, lr}
 80167ce:	b084      	sub	sp, #16
 80167d0:	af00      	add	r7, sp, #0
 80167d2:	6078      	str	r0, [r7, #4]
  /* Get interrupt status */
  uint32_t tmp = READ_REG(RTC->MISR);
 80167d4:	4b10      	ldr	r3, [pc, #64]	@ (8016818 <HAL_RTC_AlarmIRQHandler+0x4c>)
 80167d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80167d8:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 80167da:	68fb      	ldr	r3, [r7, #12]
 80167dc:	2201      	movs	r2, #1
 80167de:	4013      	ands	r3, r2
 80167e0:	d006      	beq.n	80167f0 <HAL_RTC_AlarmIRQHandler+0x24>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80167e2:	4b0d      	ldr	r3, [pc, #52]	@ (8016818 <HAL_RTC_AlarmIRQHandler+0x4c>)
 80167e4:	2201      	movs	r2, #1
 80167e6:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 80167e8:	687b      	ldr	r3, [r7, #4]
 80167ea:	0018      	movs	r0, r3
 80167ec:	f7f7 f9d2 	bl	800db94 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 80167f0:	68fb      	ldr	r3, [r7, #12]
 80167f2:	2202      	movs	r2, #2
 80167f4:	4013      	ands	r3, r2
 80167f6:	d006      	beq.n	8016806 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80167f8:	4b07      	ldr	r3, [pc, #28]	@ (8016818 <HAL_RTC_AlarmIRQHandler+0x4c>)
 80167fa:	2202      	movs	r2, #2
 80167fc:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 80167fe:	687b      	ldr	r3, [r7, #4]
 8016800:	0018      	movs	r0, r3
 8016802:	f000 f8a2 	bl	801694a <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8016806:	687b      	ldr	r3, [r7, #4]
 8016808:	222d      	movs	r2, #45	@ 0x2d
 801680a:	2101      	movs	r1, #1
 801680c:	5499      	strb	r1, [r3, r2]
}
 801680e:	46c0      	nop			@ (mov r8, r8)
 8016810:	46bd      	mov	sp, r7
 8016812:	b004      	add	sp, #16
 8016814:	bd80      	pop	{r7, pc}
 8016816:	46c0      	nop			@ (mov r8, r8)
 8016818:	40002800 	.word	0x40002800

0801681c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 801681c:	b580      	push	{r7, lr}
 801681e:	b084      	sub	sp, #16
 8016820:	af00      	add	r7, sp, #0
 8016822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8016824:	4b0f      	ldr	r3, [pc, #60]	@ (8016864 <HAL_RTC_WaitForSynchro+0x48>)
 8016826:	68da      	ldr	r2, [r3, #12]
 8016828:	4b0e      	ldr	r3, [pc, #56]	@ (8016864 <HAL_RTC_WaitForSynchro+0x48>)
 801682a:	2120      	movs	r1, #32
 801682c:	438a      	bics	r2, r1
 801682e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8016830:	f7f7 fb50 	bl	800ded4 <HAL_GetTick>
 8016834:	0003      	movs	r3, r0
 8016836:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8016838:	e00a      	b.n	8016850 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 801683a:	f7f7 fb4b 	bl	800ded4 <HAL_GetTick>
 801683e:	0002      	movs	r2, r0
 8016840:	68fb      	ldr	r3, [r7, #12]
 8016842:	1ad2      	subs	r2, r2, r3
 8016844:	23fa      	movs	r3, #250	@ 0xfa
 8016846:	009b      	lsls	r3, r3, #2
 8016848:	429a      	cmp	r2, r3
 801684a:	d901      	bls.n	8016850 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 801684c:	2303      	movs	r3, #3
 801684e:	e005      	b.n	801685c <HAL_RTC_WaitForSynchro+0x40>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8016850:	4b04      	ldr	r3, [pc, #16]	@ (8016864 <HAL_RTC_WaitForSynchro+0x48>)
 8016852:	68db      	ldr	r3, [r3, #12]
 8016854:	2220      	movs	r2, #32
 8016856:	4013      	ands	r3, r2
 8016858:	d0ef      	beq.n	801683a <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 801685a:	2300      	movs	r3, #0
}
 801685c:	0018      	movs	r0, r3
 801685e:	46bd      	mov	sp, r7
 8016860:	b004      	add	sp, #16
 8016862:	bd80      	pop	{r7, pc}
 8016864:	40002800 	.word	0x40002800

08016868 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(const RTC_HandleTypeDef *hrtc)
{
 8016868:	b580      	push	{r7, lr}
 801686a:	b084      	sub	sp, #16
 801686c:	af00      	add	r7, sp, #0
 801686e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8016870:	4b12      	ldr	r3, [pc, #72]	@ (80168bc <RTC_EnterInitMode+0x54>)
 8016872:	68db      	ldr	r3, [r3, #12]
 8016874:	2240      	movs	r2, #64	@ 0x40
 8016876:	4013      	ands	r3, r2
 8016878:	d11a      	bne.n	80168b0 <RTC_EnterInitMode+0x48>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 801687a:	4b10      	ldr	r3, [pc, #64]	@ (80168bc <RTC_EnterInitMode+0x54>)
 801687c:	68da      	ldr	r2, [r3, #12]
 801687e:	4b0f      	ldr	r3, [pc, #60]	@ (80168bc <RTC_EnterInitMode+0x54>)
 8016880:	2180      	movs	r1, #128	@ 0x80
 8016882:	430a      	orrs	r2, r1
 8016884:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8016886:	f7f7 fb25 	bl	800ded4 <HAL_GetTick>
 801688a:	0003      	movs	r3, r0
 801688c:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 801688e:	e00a      	b.n	80168a6 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8016890:	f7f7 fb20 	bl	800ded4 <HAL_GetTick>
 8016894:	0002      	movs	r2, r0
 8016896:	68fb      	ldr	r3, [r7, #12]
 8016898:	1ad2      	subs	r2, r2, r3
 801689a:	23fa      	movs	r3, #250	@ 0xfa
 801689c:	009b      	lsls	r3, r3, #2
 801689e:	429a      	cmp	r2, r3
 80168a0:	d901      	bls.n	80168a6 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 80168a2:	2303      	movs	r3, #3
 80168a4:	e005      	b.n	80168b2 <RTC_EnterInitMode+0x4a>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80168a6:	4b05      	ldr	r3, [pc, #20]	@ (80168bc <RTC_EnterInitMode+0x54>)
 80168a8:	68db      	ldr	r3, [r3, #12]
 80168aa:	2240      	movs	r2, #64	@ 0x40
 80168ac:	4013      	ands	r3, r2
 80168ae:	d0ef      	beq.n	8016890 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 80168b0:	2300      	movs	r3, #0
}
 80168b2:	0018      	movs	r0, r3
 80168b4:	46bd      	mov	sp, r7
 80168b6:	b004      	add	sp, #16
 80168b8:	bd80      	pop	{r7, pc}
 80168ba:	46c0      	nop			@ (mov r8, r8)
 80168bc:	40002800 	.word	0x40002800

080168c0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80168c0:	b580      	push	{r7, lr}
 80168c2:	b084      	sub	sp, #16
 80168c4:	af00      	add	r7, sp, #0
 80168c6:	0002      	movs	r2, r0
 80168c8:	1dfb      	adds	r3, r7, #7
 80168ca:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80168cc:	2300      	movs	r3, #0
 80168ce:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80168d0:	230b      	movs	r3, #11
 80168d2:	18fb      	adds	r3, r7, r3
 80168d4:	1dfa      	adds	r2, r7, #7
 80168d6:	7812      	ldrb	r2, [r2, #0]
 80168d8:	701a      	strb	r2, [r3, #0]

  while (tmp_Value >= 10U)
 80168da:	e008      	b.n	80168ee <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80168dc:	68fb      	ldr	r3, [r7, #12]
 80168de:	3301      	adds	r3, #1
 80168e0:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 80168e2:	220b      	movs	r2, #11
 80168e4:	18bb      	adds	r3, r7, r2
 80168e6:	18ba      	adds	r2, r7, r2
 80168e8:	7812      	ldrb	r2, [r2, #0]
 80168ea:	3a0a      	subs	r2, #10
 80168ec:	701a      	strb	r2, [r3, #0]
  while (tmp_Value >= 10U)
 80168ee:	210b      	movs	r1, #11
 80168f0:	187b      	adds	r3, r7, r1
 80168f2:	781b      	ldrb	r3, [r3, #0]
 80168f4:	2b09      	cmp	r3, #9
 80168f6:	d8f1      	bhi.n	80168dc <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 80168f8:	68fb      	ldr	r3, [r7, #12]
 80168fa:	b2db      	uxtb	r3, r3
 80168fc:	011b      	lsls	r3, r3, #4
 80168fe:	b2da      	uxtb	r2, r3
 8016900:	187b      	adds	r3, r7, r1
 8016902:	781b      	ldrb	r3, [r3, #0]
 8016904:	4313      	orrs	r3, r2
 8016906:	b2db      	uxtb	r3, r3
}
 8016908:	0018      	movs	r0, r3
 801690a:	46bd      	mov	sp, r7
 801690c:	b004      	add	sp, #16
 801690e:	bd80      	pop	{r7, pc}

08016910 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8016910:	b580      	push	{r7, lr}
 8016912:	b084      	sub	sp, #16
 8016914:	af00      	add	r7, sp, #0
 8016916:	0002      	movs	r2, r0
 8016918:	1dfb      	adds	r3, r7, #7
 801691a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 801691c:	1dfb      	adds	r3, r7, #7
 801691e:	781b      	ldrb	r3, [r3, #0]
 8016920:	091b      	lsrs	r3, r3, #4
 8016922:	b2db      	uxtb	r3, r3
 8016924:	001a      	movs	r2, r3
 8016926:	0013      	movs	r3, r2
 8016928:	009b      	lsls	r3, r3, #2
 801692a:	189b      	adds	r3, r3, r2
 801692c:	005b      	lsls	r3, r3, #1
 801692e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8016930:	68fb      	ldr	r3, [r7, #12]
 8016932:	b2da      	uxtb	r2, r3
 8016934:	1dfb      	adds	r3, r7, #7
 8016936:	781b      	ldrb	r3, [r3, #0]
 8016938:	210f      	movs	r1, #15
 801693a:	400b      	ands	r3, r1
 801693c:	b2db      	uxtb	r3, r3
 801693e:	18d3      	adds	r3, r2, r3
 8016940:	b2db      	uxtb	r3, r3
}
 8016942:	0018      	movs	r0, r3
 8016944:	46bd      	mov	sp, r7
 8016946:	b004      	add	sp, #16
 8016948:	bd80      	pop	{r7, pc}

0801694a <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 801694a:	b580      	push	{r7, lr}
 801694c:	b082      	sub	sp, #8
 801694e:	af00      	add	r7, sp, #0
 8016950:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8016952:	46c0      	nop			@ (mov r8, r8)
 8016954:	46bd      	mov	sp, r7
 8016956:	b002      	add	sp, #8
 8016958:	bd80      	pop	{r7, pc}

0801695a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 801695a:	b580      	push	{r7, lr}
 801695c:	b084      	sub	sp, #16
 801695e:	af00      	add	r7, sp, #0
 8016960:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8016962:	687b      	ldr	r3, [r7, #4]
 8016964:	2b00      	cmp	r3, #0
 8016966:	d101      	bne.n	801696c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8016968:	2301      	movs	r3, #1
 801696a:	e0a0      	b.n	8016aae <HAL_SPI_Init+0x154>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 801696c:	687b      	ldr	r3, [r7, #4]
 801696e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016970:	2b00      	cmp	r3, #0
 8016972:	d109      	bne.n	8016988 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8016974:	687b      	ldr	r3, [r7, #4]
 8016976:	685a      	ldr	r2, [r3, #4]
 8016978:	2382      	movs	r3, #130	@ 0x82
 801697a:	005b      	lsls	r3, r3, #1
 801697c:	429a      	cmp	r2, r3
 801697e:	d009      	beq.n	8016994 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8016980:	687b      	ldr	r3, [r7, #4]
 8016982:	2200      	movs	r2, #0
 8016984:	61da      	str	r2, [r3, #28]
 8016986:	e005      	b.n	8016994 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8016988:	687b      	ldr	r3, [r7, #4]
 801698a:	2200      	movs	r2, #0
 801698c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 801698e:	687b      	ldr	r3, [r7, #4]
 8016990:	2200      	movs	r2, #0
 8016992:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8016994:	687b      	ldr	r3, [r7, #4]
 8016996:	2200      	movs	r2, #0
 8016998:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801699a:	687b      	ldr	r3, [r7, #4]
 801699c:	225d      	movs	r2, #93	@ 0x5d
 801699e:	5c9b      	ldrb	r3, [r3, r2]
 80169a0:	b2db      	uxtb	r3, r3
 80169a2:	2b00      	cmp	r3, #0
 80169a4:	d107      	bne.n	80169b6 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80169a6:	687b      	ldr	r3, [r7, #4]
 80169a8:	225c      	movs	r2, #92	@ 0x5c
 80169aa:	2100      	movs	r1, #0
 80169ac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80169ae:	687b      	ldr	r3, [r7, #4]
 80169b0:	0018      	movs	r0, r3
 80169b2:	f7ee f985 	bl	8004cc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80169b6:	687b      	ldr	r3, [r7, #4]
 80169b8:	225d      	movs	r2, #93	@ 0x5d
 80169ba:	2102      	movs	r1, #2
 80169bc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80169be:	687b      	ldr	r3, [r7, #4]
 80169c0:	681b      	ldr	r3, [r3, #0]
 80169c2:	681a      	ldr	r2, [r3, #0]
 80169c4:	687b      	ldr	r3, [r7, #4]
 80169c6:	681b      	ldr	r3, [r3, #0]
 80169c8:	2140      	movs	r1, #64	@ 0x40
 80169ca:	438a      	bics	r2, r1
 80169cc:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80169ce:	687b      	ldr	r3, [r7, #4]
 80169d0:	68da      	ldr	r2, [r3, #12]
 80169d2:	23e0      	movs	r3, #224	@ 0xe0
 80169d4:	00db      	lsls	r3, r3, #3
 80169d6:	429a      	cmp	r2, r3
 80169d8:	d902      	bls.n	80169e0 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80169da:	2300      	movs	r3, #0
 80169dc:	60fb      	str	r3, [r7, #12]
 80169de:	e002      	b.n	80169e6 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80169e0:	2380      	movs	r3, #128	@ 0x80
 80169e2:	015b      	lsls	r3, r3, #5
 80169e4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80169e6:	687b      	ldr	r3, [r7, #4]
 80169e8:	68da      	ldr	r2, [r3, #12]
 80169ea:	23f0      	movs	r3, #240	@ 0xf0
 80169ec:	011b      	lsls	r3, r3, #4
 80169ee:	429a      	cmp	r2, r3
 80169f0:	d008      	beq.n	8016a04 <HAL_SPI_Init+0xaa>
 80169f2:	687b      	ldr	r3, [r7, #4]
 80169f4:	68da      	ldr	r2, [r3, #12]
 80169f6:	23e0      	movs	r3, #224	@ 0xe0
 80169f8:	00db      	lsls	r3, r3, #3
 80169fa:	429a      	cmp	r2, r3
 80169fc:	d002      	beq.n	8016a04 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80169fe:	687b      	ldr	r3, [r7, #4]
 8016a00:	2200      	movs	r2, #0
 8016a02:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	685a      	ldr	r2, [r3, #4]
 8016a08:	2382      	movs	r3, #130	@ 0x82
 8016a0a:	005b      	lsls	r3, r3, #1
 8016a0c:	401a      	ands	r2, r3
 8016a0e:	687b      	ldr	r3, [r7, #4]
 8016a10:	6899      	ldr	r1, [r3, #8]
 8016a12:	2384      	movs	r3, #132	@ 0x84
 8016a14:	021b      	lsls	r3, r3, #8
 8016a16:	400b      	ands	r3, r1
 8016a18:	431a      	orrs	r2, r3
 8016a1a:	687b      	ldr	r3, [r7, #4]
 8016a1c:	691b      	ldr	r3, [r3, #16]
 8016a1e:	2102      	movs	r1, #2
 8016a20:	400b      	ands	r3, r1
 8016a22:	431a      	orrs	r2, r3
 8016a24:	687b      	ldr	r3, [r7, #4]
 8016a26:	695b      	ldr	r3, [r3, #20]
 8016a28:	2101      	movs	r1, #1
 8016a2a:	400b      	ands	r3, r1
 8016a2c:	431a      	orrs	r2, r3
 8016a2e:	687b      	ldr	r3, [r7, #4]
 8016a30:	6999      	ldr	r1, [r3, #24]
 8016a32:	2380      	movs	r3, #128	@ 0x80
 8016a34:	009b      	lsls	r3, r3, #2
 8016a36:	400b      	ands	r3, r1
 8016a38:	431a      	orrs	r2, r3
 8016a3a:	687b      	ldr	r3, [r7, #4]
 8016a3c:	69db      	ldr	r3, [r3, #28]
 8016a3e:	2138      	movs	r1, #56	@ 0x38
 8016a40:	400b      	ands	r3, r1
 8016a42:	431a      	orrs	r2, r3
 8016a44:	687b      	ldr	r3, [r7, #4]
 8016a46:	6a1b      	ldr	r3, [r3, #32]
 8016a48:	2180      	movs	r1, #128	@ 0x80
 8016a4a:	400b      	ands	r3, r1
 8016a4c:	431a      	orrs	r2, r3
 8016a4e:	0011      	movs	r1, r2
 8016a50:	687b      	ldr	r3, [r7, #4]
 8016a52:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8016a54:	2380      	movs	r3, #128	@ 0x80
 8016a56:	019b      	lsls	r3, r3, #6
 8016a58:	401a      	ands	r2, r3
 8016a5a:	687b      	ldr	r3, [r7, #4]
 8016a5c:	681b      	ldr	r3, [r3, #0]
 8016a5e:	430a      	orrs	r2, r1
 8016a60:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8016a62:	687b      	ldr	r3, [r7, #4]
 8016a64:	699b      	ldr	r3, [r3, #24]
 8016a66:	0c1b      	lsrs	r3, r3, #16
 8016a68:	2204      	movs	r2, #4
 8016a6a:	401a      	ands	r2, r3
 8016a6c:	687b      	ldr	r3, [r7, #4]
 8016a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016a70:	2110      	movs	r1, #16
 8016a72:	400b      	ands	r3, r1
 8016a74:	431a      	orrs	r2, r3
 8016a76:	687b      	ldr	r3, [r7, #4]
 8016a78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016a7a:	2108      	movs	r1, #8
 8016a7c:	400b      	ands	r3, r1
 8016a7e:	431a      	orrs	r2, r3
 8016a80:	687b      	ldr	r3, [r7, #4]
 8016a82:	68d9      	ldr	r1, [r3, #12]
 8016a84:	23f0      	movs	r3, #240	@ 0xf0
 8016a86:	011b      	lsls	r3, r3, #4
 8016a88:	400b      	ands	r3, r1
 8016a8a:	431a      	orrs	r2, r3
 8016a8c:	0011      	movs	r1, r2
 8016a8e:	68fa      	ldr	r2, [r7, #12]
 8016a90:	2380      	movs	r3, #128	@ 0x80
 8016a92:	015b      	lsls	r3, r3, #5
 8016a94:	401a      	ands	r2, r3
 8016a96:	687b      	ldr	r3, [r7, #4]
 8016a98:	681b      	ldr	r3, [r3, #0]
 8016a9a:	430a      	orrs	r2, r1
 8016a9c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8016a9e:	687b      	ldr	r3, [r7, #4]
 8016aa0:	2200      	movs	r2, #0
 8016aa2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8016aa4:	687b      	ldr	r3, [r7, #4]
 8016aa6:	225d      	movs	r2, #93	@ 0x5d
 8016aa8:	2101      	movs	r1, #1
 8016aaa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8016aac:	2300      	movs	r3, #0
}
 8016aae:	0018      	movs	r0, r3
 8016ab0:	46bd      	mov	sp, r7
 8016ab2:	b004      	add	sp, #16
 8016ab4:	bd80      	pop	{r7, pc}
	...

08016ab8 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8016ab8:	b590      	push	{r4, r7, lr}
 8016aba:	b085      	sub	sp, #20
 8016abc:	af00      	add	r7, sp, #0
 8016abe:	60f8      	str	r0, [r7, #12]
 8016ac0:	60b9      	str	r1, [r7, #8]
 8016ac2:	1dbb      	adds	r3, r7, #6
 8016ac4:	801a      	strh	r2, [r3, #0]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 8016ac6:	68fb      	ldr	r3, [r7, #12]
 8016ac8:	225d      	movs	r2, #93	@ 0x5d
 8016aca:	5c9b      	ldrb	r3, [r3, r2]
 8016acc:	b2db      	uxtb	r3, r3
 8016ace:	2b01      	cmp	r3, #1
 8016ad0:	d001      	beq.n	8016ad6 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 8016ad2:	2302      	movs	r3, #2
 8016ad4:	e10f      	b.n	8016cf6 <HAL_SPI_Receive_DMA+0x23e>
  }

  if ((pData == NULL) || (Size == 0U))
 8016ad6:	68bb      	ldr	r3, [r7, #8]
 8016ad8:	2b00      	cmp	r3, #0
 8016ada:	d003      	beq.n	8016ae4 <HAL_SPI_Receive_DMA+0x2c>
 8016adc:	1dbb      	adds	r3, r7, #6
 8016ade:	881b      	ldrh	r3, [r3, #0]
 8016ae0:	2b00      	cmp	r3, #0
 8016ae2:	d101      	bne.n	8016ae8 <HAL_SPI_Receive_DMA+0x30>
  {
    return HAL_ERROR;
 8016ae4:	2301      	movs	r3, #1
 8016ae6:	e106      	b.n	8016cf6 <HAL_SPI_Receive_DMA+0x23e>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8016ae8:	68fb      	ldr	r3, [r7, #12]
 8016aea:	689b      	ldr	r3, [r3, #8]
 8016aec:	2b00      	cmp	r3, #0
 8016aee:	d112      	bne.n	8016b16 <HAL_SPI_Receive_DMA+0x5e>
 8016af0:	68fb      	ldr	r3, [r7, #12]
 8016af2:	685a      	ldr	r2, [r3, #4]
 8016af4:	2382      	movs	r3, #130	@ 0x82
 8016af6:	005b      	lsls	r3, r3, #1
 8016af8:	429a      	cmp	r2, r3
 8016afa:	d10c      	bne.n	8016b16 <HAL_SPI_Receive_DMA+0x5e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8016afc:	68fb      	ldr	r3, [r7, #12]
 8016afe:	225d      	movs	r2, #93	@ 0x5d
 8016b00:	2104      	movs	r1, #4
 8016b02:	5499      	strb	r1, [r3, r2]

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8016b04:	1dbb      	adds	r3, r7, #6
 8016b06:	881b      	ldrh	r3, [r3, #0]
 8016b08:	68ba      	ldr	r2, [r7, #8]
 8016b0a:	68b9      	ldr	r1, [r7, #8]
 8016b0c:	68f8      	ldr	r0, [r7, #12]
 8016b0e:	f000 f903 	bl	8016d18 <HAL_SPI_TransmitReceive_DMA>
 8016b12:	0003      	movs	r3, r0
 8016b14:	e0ef      	b.n	8016cf6 <HAL_SPI_Receive_DMA+0x23e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8016b16:	68fb      	ldr	r3, [r7, #12]
 8016b18:	225c      	movs	r2, #92	@ 0x5c
 8016b1a:	5c9b      	ldrb	r3, [r3, r2]
 8016b1c:	2b01      	cmp	r3, #1
 8016b1e:	d101      	bne.n	8016b24 <HAL_SPI_Receive_DMA+0x6c>
 8016b20:	2302      	movs	r3, #2
 8016b22:	e0e8      	b.n	8016cf6 <HAL_SPI_Receive_DMA+0x23e>
 8016b24:	68fb      	ldr	r3, [r7, #12]
 8016b26:	225c      	movs	r2, #92	@ 0x5c
 8016b28:	2101      	movs	r1, #1
 8016b2a:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8016b2c:	68fb      	ldr	r3, [r7, #12]
 8016b2e:	225d      	movs	r2, #93	@ 0x5d
 8016b30:	2104      	movs	r1, #4
 8016b32:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8016b34:	68fb      	ldr	r3, [r7, #12]
 8016b36:	2200      	movs	r2, #0
 8016b38:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8016b3a:	68fb      	ldr	r3, [r7, #12]
 8016b3c:	68ba      	ldr	r2, [r7, #8]
 8016b3e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8016b40:	68fb      	ldr	r3, [r7, #12]
 8016b42:	1dba      	adds	r2, r7, #6
 8016b44:	2144      	movs	r1, #68	@ 0x44
 8016b46:	8812      	ldrh	r2, [r2, #0]
 8016b48:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8016b4a:	68fb      	ldr	r3, [r7, #12]
 8016b4c:	1dba      	adds	r2, r7, #6
 8016b4e:	2146      	movs	r1, #70	@ 0x46
 8016b50:	8812      	ldrh	r2, [r2, #0]
 8016b52:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8016b54:	68fb      	ldr	r3, [r7, #12]
 8016b56:	2200      	movs	r2, #0
 8016b58:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8016b5a:	68fb      	ldr	r3, [r7, #12]
 8016b5c:	2200      	movs	r2, #0
 8016b5e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->TxXferSize  = 0U;
 8016b60:	68fb      	ldr	r3, [r7, #12]
 8016b62:	2200      	movs	r2, #0
 8016b64:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8016b66:	68fb      	ldr	r3, [r7, #12]
 8016b68:	2200      	movs	r2, #0
 8016b6a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8016b6c:	68fb      	ldr	r3, [r7, #12]
 8016b6e:	689a      	ldr	r2, [r3, #8]
 8016b70:	2380      	movs	r3, #128	@ 0x80
 8016b72:	021b      	lsls	r3, r3, #8
 8016b74:	429a      	cmp	r2, r3
 8016b76:	d10f      	bne.n	8016b98 <HAL_SPI_Receive_DMA+0xe0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8016b78:	68fb      	ldr	r3, [r7, #12]
 8016b7a:	681b      	ldr	r3, [r3, #0]
 8016b7c:	681a      	ldr	r2, [r3, #0]
 8016b7e:	68fb      	ldr	r3, [r7, #12]
 8016b80:	681b      	ldr	r3, [r3, #0]
 8016b82:	2140      	movs	r1, #64	@ 0x40
 8016b84:	438a      	bics	r2, r1
 8016b86:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8016b88:	68fb      	ldr	r3, [r7, #12]
 8016b8a:	681b      	ldr	r3, [r3, #0]
 8016b8c:	681a      	ldr	r2, [r3, #0]
 8016b8e:	68fb      	ldr	r3, [r7, #12]
 8016b90:	681b      	ldr	r3, [r3, #0]
 8016b92:	495b      	ldr	r1, [pc, #364]	@ (8016d00 <HAL_SPI_Receive_DMA+0x248>)
 8016b94:	400a      	ands	r2, r1
 8016b96:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8016b98:	68fb      	ldr	r3, [r7, #12]
 8016b9a:	681b      	ldr	r3, [r3, #0]
 8016b9c:	685a      	ldr	r2, [r3, #4]
 8016b9e:	68fb      	ldr	r3, [r7, #12]
 8016ba0:	681b      	ldr	r3, [r3, #0]
 8016ba2:	4958      	ldr	r1, [pc, #352]	@ (8016d04 <HAL_SPI_Receive_DMA+0x24c>)
 8016ba4:	400a      	ands	r2, r1
 8016ba6:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8016ba8:	68fb      	ldr	r3, [r7, #12]
 8016baa:	68da      	ldr	r2, [r3, #12]
 8016bac:	23e0      	movs	r3, #224	@ 0xe0
 8016bae:	00db      	lsls	r3, r3, #3
 8016bb0:	429a      	cmp	r2, r3
 8016bb2:	d908      	bls.n	8016bc6 <HAL_SPI_Receive_DMA+0x10e>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8016bb4:	68fb      	ldr	r3, [r7, #12]
 8016bb6:	681b      	ldr	r3, [r3, #0]
 8016bb8:	685a      	ldr	r2, [r3, #4]
 8016bba:	68fb      	ldr	r3, [r7, #12]
 8016bbc:	681b      	ldr	r3, [r3, #0]
 8016bbe:	4952      	ldr	r1, [pc, #328]	@ (8016d08 <HAL_SPI_Receive_DMA+0x250>)
 8016bc0:	400a      	ands	r2, r1
 8016bc2:	605a      	str	r2, [r3, #4]
 8016bc4:	e045      	b.n	8016c52 <HAL_SPI_Receive_DMA+0x19a>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8016bc6:	68fb      	ldr	r3, [r7, #12]
 8016bc8:	681b      	ldr	r3, [r3, #0]
 8016bca:	685a      	ldr	r2, [r3, #4]
 8016bcc:	68fb      	ldr	r3, [r7, #12]
 8016bce:	681b      	ldr	r3, [r3, #0]
 8016bd0:	2180      	movs	r1, #128	@ 0x80
 8016bd2:	0149      	lsls	r1, r1, #5
 8016bd4:	430a      	orrs	r2, r1
 8016bd6:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8016bd8:	68fb      	ldr	r3, [r7, #12]
 8016bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016bdc:	699a      	ldr	r2, [r3, #24]
 8016bde:	2380      	movs	r3, #128	@ 0x80
 8016be0:	00db      	lsls	r3, r3, #3
 8016be2:	429a      	cmp	r2, r3
 8016be4:	d135      	bne.n	8016c52 <HAL_SPI_Receive_DMA+0x19a>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8016be6:	68fb      	ldr	r3, [r7, #12]
 8016be8:	681b      	ldr	r3, [r3, #0]
 8016bea:	685a      	ldr	r2, [r3, #4]
 8016bec:	68fb      	ldr	r3, [r7, #12]
 8016bee:	681b      	ldr	r3, [r3, #0]
 8016bf0:	4945      	ldr	r1, [pc, #276]	@ (8016d08 <HAL_SPI_Receive_DMA+0x250>)
 8016bf2:	400a      	ands	r2, r1
 8016bf4:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8016bf6:	68fb      	ldr	r3, [r7, #12]
 8016bf8:	2246      	movs	r2, #70	@ 0x46
 8016bfa:	5a9b      	ldrh	r3, [r3, r2]
 8016bfc:	b29b      	uxth	r3, r3
 8016bfe:	001a      	movs	r2, r3
 8016c00:	2301      	movs	r3, #1
 8016c02:	4013      	ands	r3, r2
 8016c04:	d111      	bne.n	8016c2a <HAL_SPI_Receive_DMA+0x172>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8016c06:	68fb      	ldr	r3, [r7, #12]
 8016c08:	681b      	ldr	r3, [r3, #0]
 8016c0a:	685a      	ldr	r2, [r3, #4]
 8016c0c:	68fb      	ldr	r3, [r7, #12]
 8016c0e:	681b      	ldr	r3, [r3, #0]
 8016c10:	493c      	ldr	r1, [pc, #240]	@ (8016d04 <HAL_SPI_Receive_DMA+0x24c>)
 8016c12:	400a      	ands	r2, r1
 8016c14:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8016c16:	68fb      	ldr	r3, [r7, #12]
 8016c18:	2246      	movs	r2, #70	@ 0x46
 8016c1a:	5a9b      	ldrh	r3, [r3, r2]
 8016c1c:	b29b      	uxth	r3, r3
 8016c1e:	085b      	lsrs	r3, r3, #1
 8016c20:	b299      	uxth	r1, r3
 8016c22:	68fb      	ldr	r3, [r7, #12]
 8016c24:	2246      	movs	r2, #70	@ 0x46
 8016c26:	5299      	strh	r1, [r3, r2]
 8016c28:	e013      	b.n	8016c52 <HAL_SPI_Receive_DMA+0x19a>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8016c2a:	68fb      	ldr	r3, [r7, #12]
 8016c2c:	681b      	ldr	r3, [r3, #0]
 8016c2e:	685a      	ldr	r2, [r3, #4]
 8016c30:	68fb      	ldr	r3, [r7, #12]
 8016c32:	681b      	ldr	r3, [r3, #0]
 8016c34:	2180      	movs	r1, #128	@ 0x80
 8016c36:	0189      	lsls	r1, r1, #6
 8016c38:	430a      	orrs	r2, r1
 8016c3a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8016c3c:	68fb      	ldr	r3, [r7, #12]
 8016c3e:	2246      	movs	r2, #70	@ 0x46
 8016c40:	5a9b      	ldrh	r3, [r3, r2]
 8016c42:	b29b      	uxth	r3, r3
 8016c44:	085b      	lsrs	r3, r3, #1
 8016c46:	b29b      	uxth	r3, r3
 8016c48:	3301      	adds	r3, #1
 8016c4a:	b299      	uxth	r1, r3
 8016c4c:	68fb      	ldr	r3, [r7, #12]
 8016c4e:	2246      	movs	r2, #70	@ 0x46
 8016c50:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8016c52:	68fb      	ldr	r3, [r7, #12]
 8016c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016c56:	4a2d      	ldr	r2, [pc, #180]	@ (8016d0c <HAL_SPI_Receive_DMA+0x254>)
 8016c58:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8016c5a:	68fb      	ldr	r3, [r7, #12]
 8016c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016c5e:	4a2c      	ldr	r2, [pc, #176]	@ (8016d10 <HAL_SPI_Receive_DMA+0x258>)
 8016c60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8016c62:	68fb      	ldr	r3, [r7, #12]
 8016c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016c66:	4a2b      	ldr	r2, [pc, #172]	@ (8016d14 <HAL_SPI_Receive_DMA+0x25c>)
 8016c68:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8016c6a:	68fb      	ldr	r3, [r7, #12]
 8016c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016c6e:	2200      	movs	r2, #0
 8016c70:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8016c72:	68fb      	ldr	r3, [r7, #12]
 8016c74:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8016c76:	68fb      	ldr	r3, [r7, #12]
 8016c78:	681b      	ldr	r3, [r3, #0]
 8016c7a:	330c      	adds	r3, #12
 8016c7c:	0019      	movs	r1, r3
 8016c7e:	68fb      	ldr	r3, [r7, #12]
 8016c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016c82:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8016c84:	68fb      	ldr	r3, [r7, #12]
 8016c86:	2246      	movs	r2, #70	@ 0x46
 8016c88:	5a9b      	ldrh	r3, [r3, r2]
 8016c8a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8016c8c:	0022      	movs	r2, r4
 8016c8e:	f7f8 ff9d 	bl	800fbcc <HAL_DMA_Start_IT>
 8016c92:	1e03      	subs	r3, r0, #0
 8016c94:	d00b      	beq.n	8016cae <HAL_SPI_Receive_DMA+0x1f6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8016c96:	68fb      	ldr	r3, [r7, #12]
 8016c98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8016c9a:	2210      	movs	r2, #16
 8016c9c:	431a      	orrs	r2, r3
 8016c9e:	68fb      	ldr	r3, [r7, #12]
 8016ca0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8016ca2:	68fb      	ldr	r3, [r7, #12]
 8016ca4:	225c      	movs	r2, #92	@ 0x5c
 8016ca6:	2100      	movs	r1, #0
 8016ca8:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8016caa:	2301      	movs	r3, #1
 8016cac:	e023      	b.n	8016cf6 <HAL_SPI_Receive_DMA+0x23e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8016cae:	68fb      	ldr	r3, [r7, #12]
 8016cb0:	681b      	ldr	r3, [r3, #0]
 8016cb2:	681b      	ldr	r3, [r3, #0]
 8016cb4:	2240      	movs	r2, #64	@ 0x40
 8016cb6:	4013      	ands	r3, r2
 8016cb8:	2b40      	cmp	r3, #64	@ 0x40
 8016cba:	d007      	beq.n	8016ccc <HAL_SPI_Receive_DMA+0x214>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8016cbc:	68fb      	ldr	r3, [r7, #12]
 8016cbe:	681b      	ldr	r3, [r3, #0]
 8016cc0:	681a      	ldr	r2, [r3, #0]
 8016cc2:	68fb      	ldr	r3, [r7, #12]
 8016cc4:	681b      	ldr	r3, [r3, #0]
 8016cc6:	2140      	movs	r1, #64	@ 0x40
 8016cc8:	430a      	orrs	r2, r1
 8016cca:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8016ccc:	68fb      	ldr	r3, [r7, #12]
 8016cce:	225c      	movs	r2, #92	@ 0x5c
 8016cd0:	2100      	movs	r1, #0
 8016cd2:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8016cd4:	68fb      	ldr	r3, [r7, #12]
 8016cd6:	681b      	ldr	r3, [r3, #0]
 8016cd8:	685a      	ldr	r2, [r3, #4]
 8016cda:	68fb      	ldr	r3, [r7, #12]
 8016cdc:	681b      	ldr	r3, [r3, #0]
 8016cde:	2120      	movs	r1, #32
 8016ce0:	430a      	orrs	r2, r1
 8016ce2:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8016ce4:	68fb      	ldr	r3, [r7, #12]
 8016ce6:	681b      	ldr	r3, [r3, #0]
 8016ce8:	685a      	ldr	r2, [r3, #4]
 8016cea:	68fb      	ldr	r3, [r7, #12]
 8016cec:	681b      	ldr	r3, [r3, #0]
 8016cee:	2101      	movs	r1, #1
 8016cf0:	430a      	orrs	r2, r1
 8016cf2:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8016cf4:	2300      	movs	r3, #0
}
 8016cf6:	0018      	movs	r0, r3
 8016cf8:	46bd      	mov	sp, r7
 8016cfa:	b005      	add	sp, #20
 8016cfc:	bd90      	pop	{r4, r7, pc}
 8016cfe:	46c0      	nop			@ (mov r8, r8)
 8016d00:	ffffbfff 	.word	0xffffbfff
 8016d04:	ffffdfff 	.word	0xffffdfff
 8016d08:	ffffefff 	.word	0xffffefff
 8016d0c:	08017627 	.word	0x08017627
 8016d10:	080174e1 	.word	0x080174e1
 8016d14:	08017663 	.word	0x08017663

08016d18 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8016d18:	b590      	push	{r4, r7, lr}
 8016d1a:	b087      	sub	sp, #28
 8016d1c:	af00      	add	r7, sp, #0
 8016d1e:	60f8      	str	r0, [r7, #12]
 8016d20:	60b9      	str	r1, [r7, #8]
 8016d22:	607a      	str	r2, [r7, #4]
 8016d24:	001a      	movs	r2, r3
 8016d26:	1cbb      	adds	r3, r7, #2
 8016d28:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8016d2a:	2017      	movs	r0, #23
 8016d2c:	183b      	adds	r3, r7, r0
 8016d2e:	68fa      	ldr	r2, [r7, #12]
 8016d30:	215d      	movs	r1, #93	@ 0x5d
 8016d32:	5c52      	ldrb	r2, [r2, r1]
 8016d34:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8016d36:	68fb      	ldr	r3, [r7, #12]
 8016d38:	685b      	ldr	r3, [r3, #4]
 8016d3a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8016d3c:	0001      	movs	r1, r0
 8016d3e:	187b      	adds	r3, r7, r1
 8016d40:	781b      	ldrb	r3, [r3, #0]
 8016d42:	2b01      	cmp	r3, #1
 8016d44:	d00e      	beq.n	8016d64 <HAL_SPI_TransmitReceive_DMA+0x4c>
 8016d46:	693a      	ldr	r2, [r7, #16]
 8016d48:	2382      	movs	r3, #130	@ 0x82
 8016d4a:	005b      	lsls	r3, r3, #1
 8016d4c:	429a      	cmp	r2, r3
 8016d4e:	d107      	bne.n	8016d60 <HAL_SPI_TransmitReceive_DMA+0x48>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8016d50:	68fb      	ldr	r3, [r7, #12]
 8016d52:	689b      	ldr	r3, [r3, #8]
 8016d54:	2b00      	cmp	r3, #0
 8016d56:	d103      	bne.n	8016d60 <HAL_SPI_TransmitReceive_DMA+0x48>
 8016d58:	187b      	adds	r3, r7, r1
 8016d5a:	781b      	ldrb	r3, [r3, #0]
 8016d5c:	2b04      	cmp	r3, #4
 8016d5e:	d001      	beq.n	8016d64 <HAL_SPI_TransmitReceive_DMA+0x4c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8016d60:	2302      	movs	r3, #2
 8016d62:	e162      	b.n	801702a <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8016d64:	68bb      	ldr	r3, [r7, #8]
 8016d66:	2b00      	cmp	r3, #0
 8016d68:	d006      	beq.n	8016d78 <HAL_SPI_TransmitReceive_DMA+0x60>
 8016d6a:	687b      	ldr	r3, [r7, #4]
 8016d6c:	2b00      	cmp	r3, #0
 8016d6e:	d003      	beq.n	8016d78 <HAL_SPI_TransmitReceive_DMA+0x60>
 8016d70:	1cbb      	adds	r3, r7, #2
 8016d72:	881b      	ldrh	r3, [r3, #0]
 8016d74:	2b00      	cmp	r3, #0
 8016d76:	d101      	bne.n	8016d7c <HAL_SPI_TransmitReceive_DMA+0x64>
  {
    return HAL_ERROR;
 8016d78:	2301      	movs	r3, #1
 8016d7a:	e156      	b.n	801702a <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8016d7c:	68fb      	ldr	r3, [r7, #12]
 8016d7e:	225c      	movs	r2, #92	@ 0x5c
 8016d80:	5c9b      	ldrb	r3, [r3, r2]
 8016d82:	2b01      	cmp	r3, #1
 8016d84:	d101      	bne.n	8016d8a <HAL_SPI_TransmitReceive_DMA+0x72>
 8016d86:	2302      	movs	r3, #2
 8016d88:	e14f      	b.n	801702a <HAL_SPI_TransmitReceive_DMA+0x312>
 8016d8a:	68fb      	ldr	r3, [r7, #12]
 8016d8c:	225c      	movs	r2, #92	@ 0x5c
 8016d8e:	2101      	movs	r1, #1
 8016d90:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8016d92:	68fb      	ldr	r3, [r7, #12]
 8016d94:	225d      	movs	r2, #93	@ 0x5d
 8016d96:	5c9b      	ldrb	r3, [r3, r2]
 8016d98:	b2db      	uxtb	r3, r3
 8016d9a:	2b04      	cmp	r3, #4
 8016d9c:	d003      	beq.n	8016da6 <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8016d9e:	68fb      	ldr	r3, [r7, #12]
 8016da0:	225d      	movs	r2, #93	@ 0x5d
 8016da2:	2105      	movs	r1, #5
 8016da4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8016da6:	68fb      	ldr	r3, [r7, #12]
 8016da8:	2200      	movs	r2, #0
 8016daa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8016dac:	68fb      	ldr	r3, [r7, #12]
 8016dae:	68ba      	ldr	r2, [r7, #8]
 8016db0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8016db2:	68fb      	ldr	r3, [r7, #12]
 8016db4:	1cba      	adds	r2, r7, #2
 8016db6:	8812      	ldrh	r2, [r2, #0]
 8016db8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8016dba:	68fb      	ldr	r3, [r7, #12]
 8016dbc:	1cba      	adds	r2, r7, #2
 8016dbe:	8812      	ldrh	r2, [r2, #0]
 8016dc0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8016dc2:	68fb      	ldr	r3, [r7, #12]
 8016dc4:	687a      	ldr	r2, [r7, #4]
 8016dc6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8016dc8:	68fb      	ldr	r3, [r7, #12]
 8016dca:	1cba      	adds	r2, r7, #2
 8016dcc:	2144      	movs	r1, #68	@ 0x44
 8016dce:	8812      	ldrh	r2, [r2, #0]
 8016dd0:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8016dd2:	68fb      	ldr	r3, [r7, #12]
 8016dd4:	1cba      	adds	r2, r7, #2
 8016dd6:	2146      	movs	r1, #70	@ 0x46
 8016dd8:	8812      	ldrh	r2, [r2, #0]
 8016dda:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8016ddc:	68fb      	ldr	r3, [r7, #12]
 8016dde:	2200      	movs	r2, #0
 8016de0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8016de2:	68fb      	ldr	r3, [r7, #12]
 8016de4:	2200      	movs	r2, #0
 8016de6:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8016de8:	68fb      	ldr	r3, [r7, #12]
 8016dea:	681b      	ldr	r3, [r3, #0]
 8016dec:	685a      	ldr	r2, [r3, #4]
 8016dee:	68fb      	ldr	r3, [r7, #12]
 8016df0:	681b      	ldr	r3, [r3, #0]
 8016df2:	4990      	ldr	r1, [pc, #576]	@ (8017034 <HAL_SPI_TransmitReceive_DMA+0x31c>)
 8016df4:	400a      	ands	r2, r1
 8016df6:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8016df8:	68fb      	ldr	r3, [r7, #12]
 8016dfa:	68da      	ldr	r2, [r3, #12]
 8016dfc:	23e0      	movs	r3, #224	@ 0xe0
 8016dfe:	00db      	lsls	r3, r3, #3
 8016e00:	429a      	cmp	r2, r3
 8016e02:	d908      	bls.n	8016e16 <HAL_SPI_TransmitReceive_DMA+0xfe>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8016e04:	68fb      	ldr	r3, [r7, #12]
 8016e06:	681b      	ldr	r3, [r3, #0]
 8016e08:	685a      	ldr	r2, [r3, #4]
 8016e0a:	68fb      	ldr	r3, [r7, #12]
 8016e0c:	681b      	ldr	r3, [r3, #0]
 8016e0e:	498a      	ldr	r1, [pc, #552]	@ (8017038 <HAL_SPI_TransmitReceive_DMA+0x320>)
 8016e10:	400a      	ands	r2, r1
 8016e12:	605a      	str	r2, [r3, #4]
 8016e14:	e074      	b.n	8016f00 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8016e16:	68fb      	ldr	r3, [r7, #12]
 8016e18:	681b      	ldr	r3, [r3, #0]
 8016e1a:	685a      	ldr	r2, [r3, #4]
 8016e1c:	68fb      	ldr	r3, [r7, #12]
 8016e1e:	681b      	ldr	r3, [r3, #0]
 8016e20:	2180      	movs	r1, #128	@ 0x80
 8016e22:	0149      	lsls	r1, r1, #5
 8016e24:	430a      	orrs	r2, r1
 8016e26:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8016e28:	68fb      	ldr	r3, [r7, #12]
 8016e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016e2c:	699a      	ldr	r2, [r3, #24]
 8016e2e:	2380      	movs	r3, #128	@ 0x80
 8016e30:	00db      	lsls	r3, r3, #3
 8016e32:	429a      	cmp	r2, r3
 8016e34:	d127      	bne.n	8016e86 <HAL_SPI_TransmitReceive_DMA+0x16e>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8016e36:	68fb      	ldr	r3, [r7, #12]
 8016e38:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8016e3a:	001a      	movs	r2, r3
 8016e3c:	2301      	movs	r3, #1
 8016e3e:	4013      	ands	r3, r2
 8016e40:	d10f      	bne.n	8016e62 <HAL_SPI_TransmitReceive_DMA+0x14a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8016e42:	68fb      	ldr	r3, [r7, #12]
 8016e44:	681b      	ldr	r3, [r3, #0]
 8016e46:	685a      	ldr	r2, [r3, #4]
 8016e48:	68fb      	ldr	r3, [r7, #12]
 8016e4a:	681b      	ldr	r3, [r3, #0]
 8016e4c:	497b      	ldr	r1, [pc, #492]	@ (801703c <HAL_SPI_TransmitReceive_DMA+0x324>)
 8016e4e:	400a      	ands	r2, r1
 8016e50:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8016e52:	68fb      	ldr	r3, [r7, #12]
 8016e54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8016e56:	b29b      	uxth	r3, r3
 8016e58:	085b      	lsrs	r3, r3, #1
 8016e5a:	b29a      	uxth	r2, r3
 8016e5c:	68fb      	ldr	r3, [r7, #12]
 8016e5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8016e60:	e011      	b.n	8016e86 <HAL_SPI_TransmitReceive_DMA+0x16e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8016e62:	68fb      	ldr	r3, [r7, #12]
 8016e64:	681b      	ldr	r3, [r3, #0]
 8016e66:	685a      	ldr	r2, [r3, #4]
 8016e68:	68fb      	ldr	r3, [r7, #12]
 8016e6a:	681b      	ldr	r3, [r3, #0]
 8016e6c:	2180      	movs	r1, #128	@ 0x80
 8016e6e:	01c9      	lsls	r1, r1, #7
 8016e70:	430a      	orrs	r2, r1
 8016e72:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8016e74:	68fb      	ldr	r3, [r7, #12]
 8016e76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8016e78:	b29b      	uxth	r3, r3
 8016e7a:	085b      	lsrs	r3, r3, #1
 8016e7c:	b29b      	uxth	r3, r3
 8016e7e:	3301      	adds	r3, #1
 8016e80:	b29a      	uxth	r2, r3
 8016e82:	68fb      	ldr	r3, [r7, #12]
 8016e84:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8016e86:	68fb      	ldr	r3, [r7, #12]
 8016e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016e8a:	699a      	ldr	r2, [r3, #24]
 8016e8c:	2380      	movs	r3, #128	@ 0x80
 8016e8e:	00db      	lsls	r3, r3, #3
 8016e90:	429a      	cmp	r2, r3
 8016e92:	d135      	bne.n	8016f00 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8016e94:	68fb      	ldr	r3, [r7, #12]
 8016e96:	681b      	ldr	r3, [r3, #0]
 8016e98:	685a      	ldr	r2, [r3, #4]
 8016e9a:	68fb      	ldr	r3, [r7, #12]
 8016e9c:	681b      	ldr	r3, [r3, #0]
 8016e9e:	4966      	ldr	r1, [pc, #408]	@ (8017038 <HAL_SPI_TransmitReceive_DMA+0x320>)
 8016ea0:	400a      	ands	r2, r1
 8016ea2:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8016ea4:	68fb      	ldr	r3, [r7, #12]
 8016ea6:	2246      	movs	r2, #70	@ 0x46
 8016ea8:	5a9b      	ldrh	r3, [r3, r2]
 8016eaa:	b29b      	uxth	r3, r3
 8016eac:	001a      	movs	r2, r3
 8016eae:	2301      	movs	r3, #1
 8016eb0:	4013      	ands	r3, r2
 8016eb2:	d111      	bne.n	8016ed8 <HAL_SPI_TransmitReceive_DMA+0x1c0>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8016eb4:	68fb      	ldr	r3, [r7, #12]
 8016eb6:	681b      	ldr	r3, [r3, #0]
 8016eb8:	685a      	ldr	r2, [r3, #4]
 8016eba:	68fb      	ldr	r3, [r7, #12]
 8016ebc:	681b      	ldr	r3, [r3, #0]
 8016ebe:	4960      	ldr	r1, [pc, #384]	@ (8017040 <HAL_SPI_TransmitReceive_DMA+0x328>)
 8016ec0:	400a      	ands	r2, r1
 8016ec2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8016ec4:	68fb      	ldr	r3, [r7, #12]
 8016ec6:	2246      	movs	r2, #70	@ 0x46
 8016ec8:	5a9b      	ldrh	r3, [r3, r2]
 8016eca:	b29b      	uxth	r3, r3
 8016ecc:	085b      	lsrs	r3, r3, #1
 8016ece:	b299      	uxth	r1, r3
 8016ed0:	68fb      	ldr	r3, [r7, #12]
 8016ed2:	2246      	movs	r2, #70	@ 0x46
 8016ed4:	5299      	strh	r1, [r3, r2]
 8016ed6:	e013      	b.n	8016f00 <HAL_SPI_TransmitReceive_DMA+0x1e8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8016ed8:	68fb      	ldr	r3, [r7, #12]
 8016eda:	681b      	ldr	r3, [r3, #0]
 8016edc:	685a      	ldr	r2, [r3, #4]
 8016ede:	68fb      	ldr	r3, [r7, #12]
 8016ee0:	681b      	ldr	r3, [r3, #0]
 8016ee2:	2180      	movs	r1, #128	@ 0x80
 8016ee4:	0189      	lsls	r1, r1, #6
 8016ee6:	430a      	orrs	r2, r1
 8016ee8:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8016eea:	68fb      	ldr	r3, [r7, #12]
 8016eec:	2246      	movs	r2, #70	@ 0x46
 8016eee:	5a9b      	ldrh	r3, [r3, r2]
 8016ef0:	b29b      	uxth	r3, r3
 8016ef2:	085b      	lsrs	r3, r3, #1
 8016ef4:	b29b      	uxth	r3, r3
 8016ef6:	3301      	adds	r3, #1
 8016ef8:	b299      	uxth	r1, r3
 8016efa:	68fb      	ldr	r3, [r7, #12]
 8016efc:	2246      	movs	r2, #70	@ 0x46
 8016efe:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8016f00:	68fb      	ldr	r3, [r7, #12]
 8016f02:	225d      	movs	r2, #93	@ 0x5d
 8016f04:	5c9b      	ldrb	r3, [r3, r2]
 8016f06:	b2db      	uxtb	r3, r3
 8016f08:	2b04      	cmp	r3, #4
 8016f0a:	d108      	bne.n	8016f1e <HAL_SPI_TransmitReceive_DMA+0x206>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8016f0c:	68fb      	ldr	r3, [r7, #12]
 8016f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016f10:	4a4c      	ldr	r2, [pc, #304]	@ (8017044 <HAL_SPI_TransmitReceive_DMA+0x32c>)
 8016f12:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8016f14:	68fb      	ldr	r3, [r7, #12]
 8016f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016f18:	4a4b      	ldr	r2, [pc, #300]	@ (8017048 <HAL_SPI_TransmitReceive_DMA+0x330>)
 8016f1a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8016f1c:	e007      	b.n	8016f2e <HAL_SPI_TransmitReceive_DMA+0x216>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8016f1e:	68fb      	ldr	r3, [r7, #12]
 8016f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016f22:	4a4a      	ldr	r2, [pc, #296]	@ (801704c <HAL_SPI_TransmitReceive_DMA+0x334>)
 8016f24:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8016f26:	68fb      	ldr	r3, [r7, #12]
 8016f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016f2a:	4a49      	ldr	r2, [pc, #292]	@ (8017050 <HAL_SPI_TransmitReceive_DMA+0x338>)
 8016f2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8016f2e:	68fb      	ldr	r3, [r7, #12]
 8016f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016f32:	4a48      	ldr	r2, [pc, #288]	@ (8017054 <HAL_SPI_TransmitReceive_DMA+0x33c>)
 8016f34:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8016f36:	68fb      	ldr	r3, [r7, #12]
 8016f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016f3a:	2200      	movs	r2, #0
 8016f3c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8016f3e:	68fb      	ldr	r3, [r7, #12]
 8016f40:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8016f42:	68fb      	ldr	r3, [r7, #12]
 8016f44:	681b      	ldr	r3, [r3, #0]
 8016f46:	330c      	adds	r3, #12
 8016f48:	0019      	movs	r1, r3
 8016f4a:	68fb      	ldr	r3, [r7, #12]
 8016f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016f4e:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8016f50:	68fb      	ldr	r3, [r7, #12]
 8016f52:	2246      	movs	r2, #70	@ 0x46
 8016f54:	5a9b      	ldrh	r3, [r3, r2]
 8016f56:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8016f58:	0022      	movs	r2, r4
 8016f5a:	f7f8 fe37 	bl	800fbcc <HAL_DMA_Start_IT>
 8016f5e:	1e03      	subs	r3, r0, #0
 8016f60:	d00b      	beq.n	8016f7a <HAL_SPI_TransmitReceive_DMA+0x262>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8016f62:	68fb      	ldr	r3, [r7, #12]
 8016f64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8016f66:	2210      	movs	r2, #16
 8016f68:	431a      	orrs	r2, r3
 8016f6a:	68fb      	ldr	r3, [r7, #12]
 8016f6c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8016f6e:	68fb      	ldr	r3, [r7, #12]
 8016f70:	225c      	movs	r2, #92	@ 0x5c
 8016f72:	2100      	movs	r1, #0
 8016f74:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8016f76:	2301      	movs	r3, #1
 8016f78:	e057      	b.n	801702a <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8016f7a:	68fb      	ldr	r3, [r7, #12]
 8016f7c:	681b      	ldr	r3, [r3, #0]
 8016f7e:	685a      	ldr	r2, [r3, #4]
 8016f80:	68fb      	ldr	r3, [r7, #12]
 8016f82:	681b      	ldr	r3, [r3, #0]
 8016f84:	2101      	movs	r1, #1
 8016f86:	430a      	orrs	r2, r1
 8016f88:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8016f8a:	68fb      	ldr	r3, [r7, #12]
 8016f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016f8e:	2200      	movs	r2, #0
 8016f90:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8016f92:	68fb      	ldr	r3, [r7, #12]
 8016f94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016f96:	2200      	movs	r2, #0
 8016f98:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8016f9a:	68fb      	ldr	r3, [r7, #12]
 8016f9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016f9e:	2200      	movs	r2, #0
 8016fa0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8016fa2:	68fb      	ldr	r3, [r7, #12]
 8016fa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016fa6:	2200      	movs	r2, #0
 8016fa8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8016faa:	68fb      	ldr	r3, [r7, #12]
 8016fac:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8016fae:	68fb      	ldr	r3, [r7, #12]
 8016fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016fb2:	0019      	movs	r1, r3
 8016fb4:	68fb      	ldr	r3, [r7, #12]
 8016fb6:	681b      	ldr	r3, [r3, #0]
 8016fb8:	330c      	adds	r3, #12
 8016fba:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8016fbc:	68fb      	ldr	r3, [r7, #12]
 8016fbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8016fc0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8016fc2:	f7f8 fe03 	bl	800fbcc <HAL_DMA_Start_IT>
 8016fc6:	1e03      	subs	r3, r0, #0
 8016fc8:	d00b      	beq.n	8016fe2 <HAL_SPI_TransmitReceive_DMA+0x2ca>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8016fca:	68fb      	ldr	r3, [r7, #12]
 8016fcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8016fce:	2210      	movs	r2, #16
 8016fd0:	431a      	orrs	r2, r3
 8016fd2:	68fb      	ldr	r3, [r7, #12]
 8016fd4:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8016fd6:	68fb      	ldr	r3, [r7, #12]
 8016fd8:	225c      	movs	r2, #92	@ 0x5c
 8016fda:	2100      	movs	r1, #0
 8016fdc:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8016fde:	2301      	movs	r3, #1
 8016fe0:	e023      	b.n	801702a <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8016fe2:	68fb      	ldr	r3, [r7, #12]
 8016fe4:	681b      	ldr	r3, [r3, #0]
 8016fe6:	681b      	ldr	r3, [r3, #0]
 8016fe8:	2240      	movs	r2, #64	@ 0x40
 8016fea:	4013      	ands	r3, r2
 8016fec:	2b40      	cmp	r3, #64	@ 0x40
 8016fee:	d007      	beq.n	8017000 <HAL_SPI_TransmitReceive_DMA+0x2e8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8016ff0:	68fb      	ldr	r3, [r7, #12]
 8016ff2:	681b      	ldr	r3, [r3, #0]
 8016ff4:	681a      	ldr	r2, [r3, #0]
 8016ff6:	68fb      	ldr	r3, [r7, #12]
 8016ff8:	681b      	ldr	r3, [r3, #0]
 8016ffa:	2140      	movs	r1, #64	@ 0x40
 8016ffc:	430a      	orrs	r2, r1
 8016ffe:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8017000:	68fb      	ldr	r3, [r7, #12]
 8017002:	225c      	movs	r2, #92	@ 0x5c
 8017004:	2100      	movs	r1, #0
 8017006:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8017008:	68fb      	ldr	r3, [r7, #12]
 801700a:	681b      	ldr	r3, [r3, #0]
 801700c:	685a      	ldr	r2, [r3, #4]
 801700e:	68fb      	ldr	r3, [r7, #12]
 8017010:	681b      	ldr	r3, [r3, #0]
 8017012:	2120      	movs	r1, #32
 8017014:	430a      	orrs	r2, r1
 8017016:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8017018:	68fb      	ldr	r3, [r7, #12]
 801701a:	681b      	ldr	r3, [r3, #0]
 801701c:	685a      	ldr	r2, [r3, #4]
 801701e:	68fb      	ldr	r3, [r7, #12]
 8017020:	681b      	ldr	r3, [r3, #0]
 8017022:	2102      	movs	r1, #2
 8017024:	430a      	orrs	r2, r1
 8017026:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8017028:	2300      	movs	r3, #0
}
 801702a:	0018      	movs	r0, r3
 801702c:	46bd      	mov	sp, r7
 801702e:	b007      	add	sp, #28
 8017030:	bd90      	pop	{r4, r7, pc}
 8017032:	46c0      	nop			@ (mov r8, r8)
 8017034:	ffff9fff 	.word	0xffff9fff
 8017038:	ffffefff 	.word	0xffffefff
 801703c:	ffffbfff 	.word	0xffffbfff
 8017040:	ffffdfff 	.word	0xffffdfff
 8017044:	08017627 	.word	0x08017627
 8017048:	080174e1 	.word	0x080174e1
 801704c:	08017645 	.word	0x08017645
 8017050:	08017591 	.word	0x08017591
 8017054:	08017663 	.word	0x08017663

08017058 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8017058:	b580      	push	{r7, lr}
 801705a:	b08a      	sub	sp, #40	@ 0x28
 801705c:	af02      	add	r7, sp, #8
 801705e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8017060:	231f      	movs	r3, #31
 8017062:	18fb      	adds	r3, r7, r3
 8017064:	2200      	movs	r2, #0
 8017066:	701a      	strb	r2, [r3, #0]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8017068:	4b88      	ldr	r3, [pc, #544]	@ (801728c <HAL_SPI_Abort+0x234>)
 801706a:	681b      	ldr	r3, [r3, #0]
 801706c:	4988      	ldr	r1, [pc, #544]	@ (8017290 <HAL_SPI_Abort+0x238>)
 801706e:	0018      	movs	r0, r3
 8017070:	f7e9 f870 	bl	8000154 <__udivsi3>
 8017074:	0003      	movs	r3, r0
 8017076:	001a      	movs	r2, r3
 8017078:	2364      	movs	r3, #100	@ 0x64
 801707a:	4353      	muls	r3, r2
 801707c:	617b      	str	r3, [r7, #20]
  count = resetcount;
 801707e:	697b      	ldr	r3, [r7, #20]
 8017080:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8017082:	687b      	ldr	r3, [r7, #4]
 8017084:	681b      	ldr	r3, [r3, #0]
 8017086:	685a      	ldr	r2, [r3, #4]
 8017088:	687b      	ldr	r3, [r7, #4]
 801708a:	681b      	ldr	r3, [r3, #0]
 801708c:	2120      	movs	r1, #32
 801708e:	438a      	bics	r2, r1
 8017090:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8017092:	687b      	ldr	r3, [r7, #4]
 8017094:	681b      	ldr	r3, [r3, #0]
 8017096:	685b      	ldr	r3, [r3, #4]
 8017098:	2280      	movs	r2, #128	@ 0x80
 801709a:	4013      	ands	r3, r2
 801709c:	2b80      	cmp	r3, #128	@ 0x80
 801709e:	d117      	bne.n	80170d0 <HAL_SPI_Abort+0x78>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 80170a0:	687b      	ldr	r3, [r7, #4]
 80170a2:	4a7c      	ldr	r2, [pc, #496]	@ (8017294 <HAL_SPI_Abort+0x23c>)
 80170a4:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 80170a6:	69bb      	ldr	r3, [r7, #24]
 80170a8:	2b00      	cmp	r3, #0
 80170aa:	d106      	bne.n	80170ba <HAL_SPI_Abort+0x62>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80170ac:	687b      	ldr	r3, [r7, #4]
 80170ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80170b0:	2240      	movs	r2, #64	@ 0x40
 80170b2:	431a      	orrs	r2, r3
 80170b4:	687b      	ldr	r3, [r7, #4]
 80170b6:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80170b8:	e008      	b.n	80170cc <HAL_SPI_Abort+0x74>
      }
      count--;
 80170ba:	69bb      	ldr	r3, [r7, #24]
 80170bc:	3b01      	subs	r3, #1
 80170be:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80170c0:	687b      	ldr	r3, [r7, #4]
 80170c2:	225d      	movs	r2, #93	@ 0x5d
 80170c4:	5c9b      	ldrb	r3, [r3, r2]
 80170c6:	b2db      	uxtb	r3, r3
 80170c8:	2b07      	cmp	r3, #7
 80170ca:	d1ec      	bne.n	80170a6 <HAL_SPI_Abort+0x4e>
    /* Reset Timeout Counter */
    count = resetcount;
 80170cc:	697b      	ldr	r3, [r7, #20]
 80170ce:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 80170d0:	687b      	ldr	r3, [r7, #4]
 80170d2:	681b      	ldr	r3, [r3, #0]
 80170d4:	685b      	ldr	r3, [r3, #4]
 80170d6:	2240      	movs	r2, #64	@ 0x40
 80170d8:	4013      	ands	r3, r2
 80170da:	2b40      	cmp	r3, #64	@ 0x40
 80170dc:	d117      	bne.n	801710e <HAL_SPI_Abort+0xb6>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 80170de:	687b      	ldr	r3, [r7, #4]
 80170e0:	4a6d      	ldr	r2, [pc, #436]	@ (8017298 <HAL_SPI_Abort+0x240>)
 80170e2:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 80170e4:	69bb      	ldr	r3, [r7, #24]
 80170e6:	2b00      	cmp	r3, #0
 80170e8:	d106      	bne.n	80170f8 <HAL_SPI_Abort+0xa0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80170ea:	687b      	ldr	r3, [r7, #4]
 80170ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80170ee:	2240      	movs	r2, #64	@ 0x40
 80170f0:	431a      	orrs	r2, r3
 80170f2:	687b      	ldr	r3, [r7, #4]
 80170f4:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80170f6:	e008      	b.n	801710a <HAL_SPI_Abort+0xb2>
      }
      count--;
 80170f8:	69bb      	ldr	r3, [r7, #24]
 80170fa:	3b01      	subs	r3, #1
 80170fc:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80170fe:	687b      	ldr	r3, [r7, #4]
 8017100:	225d      	movs	r2, #93	@ 0x5d
 8017102:	5c9b      	ldrb	r3, [r3, r2]
 8017104:	b2db      	uxtb	r3, r3
 8017106:	2b07      	cmp	r3, #7
 8017108:	d1ec      	bne.n	80170e4 <HAL_SPI_Abort+0x8c>
    /* Reset Timeout Counter */
    count = resetcount;
 801710a:	697b      	ldr	r3, [r7, #20]
 801710c:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 801710e:	687b      	ldr	r3, [r7, #4]
 8017110:	681b      	ldr	r3, [r3, #0]
 8017112:	685b      	ldr	r3, [r3, #4]
 8017114:	2202      	movs	r2, #2
 8017116:	4013      	ands	r3, r2
 8017118:	2b02      	cmp	r3, #2
 801711a:	d13e      	bne.n	801719a <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 801711c:	687b      	ldr	r3, [r7, #4]
 801711e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017120:	2b00      	cmp	r3, #0
 8017122:	d03a      	beq.n	801719a <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 8017124:	687b      	ldr	r3, [r7, #4]
 8017126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017128:	2200      	movs	r2, #0
 801712a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 801712c:	687b      	ldr	r3, [r7, #4]
 801712e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017130:	0018      	movs	r0, r3
 8017132:	f7f8 fdd1 	bl	800fcd8 <HAL_DMA_Abort>
 8017136:	1e03      	subs	r3, r0, #0
 8017138:	d002      	beq.n	8017140 <HAL_SPI_Abort+0xe8>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801713a:	687b      	ldr	r3, [r7, #4]
 801713c:	2240      	movs	r2, #64	@ 0x40
 801713e:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8017140:	687b      	ldr	r3, [r7, #4]
 8017142:	681b      	ldr	r3, [r3, #0]
 8017144:	685a      	ldr	r2, [r3, #4]
 8017146:	687b      	ldr	r3, [r7, #4]
 8017148:	681b      	ldr	r3, [r3, #0]
 801714a:	2102      	movs	r1, #2
 801714c:	438a      	bics	r2, r1
 801714e:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8017150:	f7f6 fec0 	bl	800ded4 <HAL_GetTick>
 8017154:	0002      	movs	r2, r0
 8017156:	687b      	ldr	r3, [r7, #4]
 8017158:	2164      	movs	r1, #100	@ 0x64
 801715a:	0018      	movs	r0, r3
 801715c:	f000 fc46 	bl	80179ec <SPI_EndRxTxTransaction>
 8017160:	1e03      	subs	r3, r0, #0
 8017162:	d002      	beq.n	801716a <HAL_SPI_Abort+0x112>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017164:	687b      	ldr	r3, [r7, #4]
 8017166:	2240      	movs	r2, #64	@ 0x40
 8017168:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 801716a:	687b      	ldr	r3, [r7, #4]
 801716c:	681b      	ldr	r3, [r3, #0]
 801716e:	681a      	ldr	r2, [r3, #0]
 8017170:	687b      	ldr	r3, [r7, #4]
 8017172:	681b      	ldr	r3, [r3, #0]
 8017174:	2140      	movs	r1, #64	@ 0x40
 8017176:	438a      	bics	r2, r1
 8017178:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 801717a:	f7f6 feab 	bl	800ded4 <HAL_GetTick>
 801717e:	0003      	movs	r3, r0
 8017180:	22c0      	movs	r2, #192	@ 0xc0
 8017182:	00d1      	lsls	r1, r2, #3
 8017184:	6878      	ldr	r0, [r7, #4]
 8017186:	9300      	str	r3, [sp, #0]
 8017188:	2364      	movs	r3, #100	@ 0x64
 801718a:	2200      	movs	r2, #0
 801718c:	f000 fb2e 	bl	80177ec <SPI_WaitFifoStateUntilTimeout>
 8017190:	1e03      	subs	r3, r0, #0
 8017192:	d002      	beq.n	801719a <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017194:	687b      	ldr	r3, [r7, #4]
 8017196:	2240      	movs	r2, #64	@ 0x40
 8017198:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 801719a:	687b      	ldr	r3, [r7, #4]
 801719c:	681b      	ldr	r3, [r3, #0]
 801719e:	685b      	ldr	r3, [r3, #4]
 80171a0:	2201      	movs	r2, #1
 80171a2:	4013      	ands	r3, r2
 80171a4:	2b01      	cmp	r3, #1
 80171a6:	d140      	bne.n	801722a <HAL_SPI_Abort+0x1d2>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 80171a8:	687b      	ldr	r3, [r7, #4]
 80171aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80171ac:	2b00      	cmp	r3, #0
 80171ae:	d03c      	beq.n	801722a <HAL_SPI_Abort+0x1d2>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 80171b0:	687b      	ldr	r3, [r7, #4]
 80171b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80171b4:	2200      	movs	r2, #0
 80171b6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 80171b8:	687b      	ldr	r3, [r7, #4]
 80171ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80171bc:	0018      	movs	r0, r3
 80171be:	f7f8 fd8b 	bl	800fcd8 <HAL_DMA_Abort>
 80171c2:	1e03      	subs	r3, r0, #0
 80171c4:	d002      	beq.n	80171cc <HAL_SPI_Abort+0x174>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80171c6:	687b      	ldr	r3, [r7, #4]
 80171c8:	2240      	movs	r2, #64	@ 0x40
 80171ca:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 80171cc:	687b      	ldr	r3, [r7, #4]
 80171ce:	681b      	ldr	r3, [r3, #0]
 80171d0:	681a      	ldr	r2, [r3, #0]
 80171d2:	687b      	ldr	r3, [r7, #4]
 80171d4:	681b      	ldr	r3, [r3, #0]
 80171d6:	2140      	movs	r1, #64	@ 0x40
 80171d8:	438a      	bics	r2, r1
 80171da:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80171dc:	f7f6 fe7a 	bl	800ded4 <HAL_GetTick>
 80171e0:	0003      	movs	r3, r0
 80171e2:	6878      	ldr	r0, [r7, #4]
 80171e4:	9300      	str	r3, [sp, #0]
 80171e6:	2364      	movs	r3, #100	@ 0x64
 80171e8:	2200      	movs	r2, #0
 80171ea:	2180      	movs	r1, #128	@ 0x80
 80171ec:	f000 fa70 	bl	80176d0 <SPI_WaitFlagStateUntilTimeout>
 80171f0:	1e03      	subs	r3, r0, #0
 80171f2:	d002      	beq.n	80171fa <HAL_SPI_Abort+0x1a2>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80171f4:	687b      	ldr	r3, [r7, #4]
 80171f6:	2240      	movs	r2, #64	@ 0x40
 80171f8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80171fa:	f7f6 fe6b 	bl	800ded4 <HAL_GetTick>
 80171fe:	0003      	movs	r3, r0
 8017200:	22c0      	movs	r2, #192	@ 0xc0
 8017202:	00d1      	lsls	r1, r2, #3
 8017204:	6878      	ldr	r0, [r7, #4]
 8017206:	9300      	str	r3, [sp, #0]
 8017208:	2364      	movs	r3, #100	@ 0x64
 801720a:	2200      	movs	r2, #0
 801720c:	f000 faee 	bl	80177ec <SPI_WaitFifoStateUntilTimeout>
 8017210:	1e03      	subs	r3, r0, #0
 8017212:	d002      	beq.n	801721a <HAL_SPI_Abort+0x1c2>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017214:	687b      	ldr	r3, [r7, #4]
 8017216:	2240      	movs	r2, #64	@ 0x40
 8017218:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 801721a:	687b      	ldr	r3, [r7, #4]
 801721c:	681b      	ldr	r3, [r3, #0]
 801721e:	685a      	ldr	r2, [r3, #4]
 8017220:	687b      	ldr	r3, [r7, #4]
 8017222:	681b      	ldr	r3, [r3, #0]
 8017224:	2101      	movs	r1, #1
 8017226:	438a      	bics	r2, r1
 8017228:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 801722a:	687b      	ldr	r3, [r7, #4]
 801722c:	2246      	movs	r2, #70	@ 0x46
 801722e:	2100      	movs	r1, #0
 8017230:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8017232:	687b      	ldr	r3, [r7, #4]
 8017234:	2200      	movs	r2, #0
 8017236:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8017238:	687b      	ldr	r3, [r7, #4]
 801723a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801723c:	2b40      	cmp	r3, #64	@ 0x40
 801723e:	d104      	bne.n	801724a <HAL_SPI_Abort+0x1f2>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8017240:	231f      	movs	r3, #31
 8017242:	18fb      	adds	r3, r7, r3
 8017244:	2201      	movs	r2, #1
 8017246:	701a      	strb	r2, [r3, #0]
 8017248:	e002      	b.n	8017250 <HAL_SPI_Abort+0x1f8>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801724a:	687b      	ldr	r3, [r7, #4]
 801724c:	2200      	movs	r2, #0
 801724e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8017250:	2300      	movs	r3, #0
 8017252:	613b      	str	r3, [r7, #16]
 8017254:	687b      	ldr	r3, [r7, #4]
 8017256:	681b      	ldr	r3, [r3, #0]
 8017258:	68db      	ldr	r3, [r3, #12]
 801725a:	613b      	str	r3, [r7, #16]
 801725c:	687b      	ldr	r3, [r7, #4]
 801725e:	681b      	ldr	r3, [r3, #0]
 8017260:	689b      	ldr	r3, [r3, #8]
 8017262:	613b      	str	r3, [r7, #16]
 8017264:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8017266:	2300      	movs	r3, #0
 8017268:	60fb      	str	r3, [r7, #12]
 801726a:	687b      	ldr	r3, [r7, #4]
 801726c:	681b      	ldr	r3, [r3, #0]
 801726e:	689b      	ldr	r3, [r3, #8]
 8017270:	60fb      	str	r3, [r7, #12]
 8017272:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 8017274:	687b      	ldr	r3, [r7, #4]
 8017276:	225d      	movs	r2, #93	@ 0x5d
 8017278:	2101      	movs	r1, #1
 801727a:	5499      	strb	r1, [r3, r2]

  return errorcode;
 801727c:	231f      	movs	r3, #31
 801727e:	18fb      	adds	r3, r7, r3
 8017280:	781b      	ldrb	r3, [r3, #0]
}
 8017282:	0018      	movs	r0, r3
 8017284:	46bd      	mov	sp, r7
 8017286:	b008      	add	sp, #32
 8017288:	bd80      	pop	{r7, pc}
 801728a:	46c0      	nop			@ (mov r8, r8)
 801728c:	20000000 	.word	0x20000000
 8017290:	00005dc0 	.word	0x00005dc0
 8017294:	08017b35 	.word	0x08017b35
 8017298:	08017a79 	.word	0x08017a79

0801729c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 801729c:	b580      	push	{r7, lr}
 801729e:	b088      	sub	sp, #32
 80172a0:	af00      	add	r7, sp, #0
 80172a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80172a4:	687b      	ldr	r3, [r7, #4]
 80172a6:	681b      	ldr	r3, [r3, #0]
 80172a8:	685b      	ldr	r3, [r3, #4]
 80172aa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80172ac:	687b      	ldr	r3, [r7, #4]
 80172ae:	681b      	ldr	r3, [r3, #0]
 80172b0:	689b      	ldr	r3, [r3, #8]
 80172b2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80172b4:	69bb      	ldr	r3, [r7, #24]
 80172b6:	099b      	lsrs	r3, r3, #6
 80172b8:	001a      	movs	r2, r3
 80172ba:	2301      	movs	r3, #1
 80172bc:	4013      	ands	r3, r2
 80172be:	d10f      	bne.n	80172e0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80172c0:	69bb      	ldr	r3, [r7, #24]
 80172c2:	2201      	movs	r2, #1
 80172c4:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80172c6:	d00b      	beq.n	80172e0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80172c8:	69fb      	ldr	r3, [r7, #28]
 80172ca:	099b      	lsrs	r3, r3, #6
 80172cc:	001a      	movs	r2, r3
 80172ce:	2301      	movs	r3, #1
 80172d0:	4013      	ands	r3, r2
 80172d2:	d005      	beq.n	80172e0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80172d4:	687b      	ldr	r3, [r7, #4]
 80172d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80172d8:	687a      	ldr	r2, [r7, #4]
 80172da:	0010      	movs	r0, r2
 80172dc:	4798      	blx	r3
    return;
 80172de:	e0d5      	b.n	801748c <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80172e0:	69bb      	ldr	r3, [r7, #24]
 80172e2:	085b      	lsrs	r3, r3, #1
 80172e4:	001a      	movs	r2, r3
 80172e6:	2301      	movs	r3, #1
 80172e8:	4013      	ands	r3, r2
 80172ea:	d00b      	beq.n	8017304 <HAL_SPI_IRQHandler+0x68>
 80172ec:	69fb      	ldr	r3, [r7, #28]
 80172ee:	09db      	lsrs	r3, r3, #7
 80172f0:	001a      	movs	r2, r3
 80172f2:	2301      	movs	r3, #1
 80172f4:	4013      	ands	r3, r2
 80172f6:	d005      	beq.n	8017304 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 80172f8:	687b      	ldr	r3, [r7, #4]
 80172fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80172fc:	687a      	ldr	r2, [r7, #4]
 80172fe:	0010      	movs	r0, r2
 8017300:	4798      	blx	r3
    return;
 8017302:	e0c3      	b.n	801748c <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8017304:	69bb      	ldr	r3, [r7, #24]
 8017306:	095b      	lsrs	r3, r3, #5
 8017308:	001a      	movs	r2, r3
 801730a:	2301      	movs	r3, #1
 801730c:	4013      	ands	r3, r2
 801730e:	d10c      	bne.n	801732a <HAL_SPI_IRQHandler+0x8e>
 8017310:	69bb      	ldr	r3, [r7, #24]
 8017312:	099b      	lsrs	r3, r3, #6
 8017314:	001a      	movs	r2, r3
 8017316:	2301      	movs	r3, #1
 8017318:	4013      	ands	r3, r2
 801731a:	d106      	bne.n	801732a <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 801731c:	69bb      	ldr	r3, [r7, #24]
 801731e:	0a1b      	lsrs	r3, r3, #8
 8017320:	001a      	movs	r2, r3
 8017322:	2301      	movs	r3, #1
 8017324:	4013      	ands	r3, r2
 8017326:	d100      	bne.n	801732a <HAL_SPI_IRQHandler+0x8e>
 8017328:	e0b0      	b.n	801748c <HAL_SPI_IRQHandler+0x1f0>
 801732a:	69fb      	ldr	r3, [r7, #28]
 801732c:	095b      	lsrs	r3, r3, #5
 801732e:	001a      	movs	r2, r3
 8017330:	2301      	movs	r3, #1
 8017332:	4013      	ands	r3, r2
 8017334:	d100      	bne.n	8017338 <HAL_SPI_IRQHandler+0x9c>
 8017336:	e0a9      	b.n	801748c <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8017338:	69bb      	ldr	r3, [r7, #24]
 801733a:	099b      	lsrs	r3, r3, #6
 801733c:	001a      	movs	r2, r3
 801733e:	2301      	movs	r3, #1
 8017340:	4013      	ands	r3, r2
 8017342:	d023      	beq.n	801738c <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8017344:	687b      	ldr	r3, [r7, #4]
 8017346:	225d      	movs	r2, #93	@ 0x5d
 8017348:	5c9b      	ldrb	r3, [r3, r2]
 801734a:	b2db      	uxtb	r3, r3
 801734c:	2b03      	cmp	r3, #3
 801734e:	d011      	beq.n	8017374 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8017350:	687b      	ldr	r3, [r7, #4]
 8017352:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017354:	2204      	movs	r2, #4
 8017356:	431a      	orrs	r2, r3
 8017358:	687b      	ldr	r3, [r7, #4]
 801735a:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801735c:	2300      	movs	r3, #0
 801735e:	617b      	str	r3, [r7, #20]
 8017360:	687b      	ldr	r3, [r7, #4]
 8017362:	681b      	ldr	r3, [r3, #0]
 8017364:	68db      	ldr	r3, [r3, #12]
 8017366:	617b      	str	r3, [r7, #20]
 8017368:	687b      	ldr	r3, [r7, #4]
 801736a:	681b      	ldr	r3, [r3, #0]
 801736c:	689b      	ldr	r3, [r3, #8]
 801736e:	617b      	str	r3, [r7, #20]
 8017370:	697b      	ldr	r3, [r7, #20]
 8017372:	e00b      	b.n	801738c <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8017374:	2300      	movs	r3, #0
 8017376:	613b      	str	r3, [r7, #16]
 8017378:	687b      	ldr	r3, [r7, #4]
 801737a:	681b      	ldr	r3, [r3, #0]
 801737c:	68db      	ldr	r3, [r3, #12]
 801737e:	613b      	str	r3, [r7, #16]
 8017380:	687b      	ldr	r3, [r7, #4]
 8017382:	681b      	ldr	r3, [r3, #0]
 8017384:	689b      	ldr	r3, [r3, #8]
 8017386:	613b      	str	r3, [r7, #16]
 8017388:	693b      	ldr	r3, [r7, #16]
        return;
 801738a:	e07f      	b.n	801748c <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 801738c:	69bb      	ldr	r3, [r7, #24]
 801738e:	095b      	lsrs	r3, r3, #5
 8017390:	001a      	movs	r2, r3
 8017392:	2301      	movs	r3, #1
 8017394:	4013      	ands	r3, r2
 8017396:	d014      	beq.n	80173c2 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8017398:	687b      	ldr	r3, [r7, #4]
 801739a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801739c:	2201      	movs	r2, #1
 801739e:	431a      	orrs	r2, r3
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80173a4:	2300      	movs	r3, #0
 80173a6:	60fb      	str	r3, [r7, #12]
 80173a8:	687b      	ldr	r3, [r7, #4]
 80173aa:	681b      	ldr	r3, [r3, #0]
 80173ac:	689b      	ldr	r3, [r3, #8]
 80173ae:	60fb      	str	r3, [r7, #12]
 80173b0:	687b      	ldr	r3, [r7, #4]
 80173b2:	681b      	ldr	r3, [r3, #0]
 80173b4:	681a      	ldr	r2, [r3, #0]
 80173b6:	687b      	ldr	r3, [r7, #4]
 80173b8:	681b      	ldr	r3, [r3, #0]
 80173ba:	2140      	movs	r1, #64	@ 0x40
 80173bc:	438a      	bics	r2, r1
 80173be:	601a      	str	r2, [r3, #0]
 80173c0:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80173c2:	69bb      	ldr	r3, [r7, #24]
 80173c4:	0a1b      	lsrs	r3, r3, #8
 80173c6:	001a      	movs	r2, r3
 80173c8:	2301      	movs	r3, #1
 80173ca:	4013      	ands	r3, r2
 80173cc:	d00c      	beq.n	80173e8 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80173ce:	687b      	ldr	r3, [r7, #4]
 80173d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80173d2:	2208      	movs	r2, #8
 80173d4:	431a      	orrs	r2, r3
 80173d6:	687b      	ldr	r3, [r7, #4]
 80173d8:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80173da:	2300      	movs	r3, #0
 80173dc:	60bb      	str	r3, [r7, #8]
 80173de:	687b      	ldr	r3, [r7, #4]
 80173e0:	681b      	ldr	r3, [r3, #0]
 80173e2:	689b      	ldr	r3, [r3, #8]
 80173e4:	60bb      	str	r3, [r7, #8]
 80173e6:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80173e8:	687b      	ldr	r3, [r7, #4]
 80173ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80173ec:	2b00      	cmp	r3, #0
 80173ee:	d04c      	beq.n	801748a <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80173f0:	687b      	ldr	r3, [r7, #4]
 80173f2:	681b      	ldr	r3, [r3, #0]
 80173f4:	685a      	ldr	r2, [r3, #4]
 80173f6:	687b      	ldr	r3, [r7, #4]
 80173f8:	681b      	ldr	r3, [r3, #0]
 80173fa:	21e0      	movs	r1, #224	@ 0xe0
 80173fc:	438a      	bics	r2, r1
 80173fe:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	225d      	movs	r2, #93	@ 0x5d
 8017404:	2101      	movs	r1, #1
 8017406:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8017408:	69fb      	ldr	r3, [r7, #28]
 801740a:	2202      	movs	r2, #2
 801740c:	4013      	ands	r3, r2
 801740e:	d103      	bne.n	8017418 <HAL_SPI_IRQHandler+0x17c>
 8017410:	69fb      	ldr	r3, [r7, #28]
 8017412:	2201      	movs	r2, #1
 8017414:	4013      	ands	r3, r2
 8017416:	d032      	beq.n	801747e <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8017418:	687b      	ldr	r3, [r7, #4]
 801741a:	681b      	ldr	r3, [r3, #0]
 801741c:	685a      	ldr	r2, [r3, #4]
 801741e:	687b      	ldr	r3, [r7, #4]
 8017420:	681b      	ldr	r3, [r3, #0]
 8017422:	2103      	movs	r1, #3
 8017424:	438a      	bics	r2, r1
 8017426:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8017428:	687b      	ldr	r3, [r7, #4]
 801742a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801742c:	2b00      	cmp	r3, #0
 801742e:	d010      	beq.n	8017452 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8017430:	687b      	ldr	r3, [r7, #4]
 8017432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017434:	4a17      	ldr	r2, [pc, #92]	@ (8017494 <HAL_SPI_IRQHandler+0x1f8>)
 8017436:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8017438:	687b      	ldr	r3, [r7, #4]
 801743a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801743c:	0018      	movs	r0, r3
 801743e:	f7f8 fcab 	bl	800fd98 <HAL_DMA_Abort_IT>
 8017442:	1e03      	subs	r3, r0, #0
 8017444:	d005      	beq.n	8017452 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8017446:	687b      	ldr	r3, [r7, #4]
 8017448:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801744a:	2240      	movs	r2, #64	@ 0x40
 801744c:	431a      	orrs	r2, r3
 801744e:	687b      	ldr	r3, [r7, #4]
 8017450:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8017452:	687b      	ldr	r3, [r7, #4]
 8017454:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017456:	2b00      	cmp	r3, #0
 8017458:	d016      	beq.n	8017488 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 801745a:	687b      	ldr	r3, [r7, #4]
 801745c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801745e:	4a0d      	ldr	r2, [pc, #52]	@ (8017494 <HAL_SPI_IRQHandler+0x1f8>)
 8017460:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8017462:	687b      	ldr	r3, [r7, #4]
 8017464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017466:	0018      	movs	r0, r3
 8017468:	f7f8 fc96 	bl	800fd98 <HAL_DMA_Abort_IT>
 801746c:	1e03      	subs	r3, r0, #0
 801746e:	d00b      	beq.n	8017488 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8017470:	687b      	ldr	r3, [r7, #4]
 8017472:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017474:	2240      	movs	r2, #64	@ 0x40
 8017476:	431a      	orrs	r2, r3
 8017478:	687b      	ldr	r3, [r7, #4]
 801747a:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 801747c:	e004      	b.n	8017488 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 801747e:	687b      	ldr	r3, [r7, #4]
 8017480:	0018      	movs	r0, r3
 8017482:	f7f5 fd61 	bl	800cf48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8017486:	e000      	b.n	801748a <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8017488:	46c0      	nop			@ (mov r8, r8)
    return;
 801748a:	46c0      	nop			@ (mov r8, r8)
  }
}
 801748c:	46bd      	mov	sp, r7
 801748e:	b008      	add	sp, #32
 8017490:	bd80      	pop	{r7, pc}
 8017492:	46c0      	nop			@ (mov r8, r8)
 8017494:	080176a5 	.word	0x080176a5

08017498 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8017498:	b580      	push	{r7, lr}
 801749a:	b082      	sub	sp, #8
 801749c:	af00      	add	r7, sp, #0
 801749e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80174a0:	46c0      	nop			@ (mov r8, r8)
 80174a2:	46bd      	mov	sp, r7
 80174a4:	b002      	add	sp, #8
 80174a6:	bd80      	pop	{r7, pc}

080174a8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80174a8:	b580      	push	{r7, lr}
 80174aa:	b082      	sub	sp, #8
 80174ac:	af00      	add	r7, sp, #0
 80174ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80174b0:	46c0      	nop			@ (mov r8, r8)
 80174b2:	46bd      	mov	sp, r7
 80174b4:	b002      	add	sp, #8
 80174b6:	bd80      	pop	{r7, pc}

080174b8 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80174b8:	b580      	push	{r7, lr}
 80174ba:	b082      	sub	sp, #8
 80174bc:	af00      	add	r7, sp, #0
 80174be:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80174c0:	46c0      	nop			@ (mov r8, r8)
 80174c2:	46bd      	mov	sp, r7
 80174c4:	b002      	add	sp, #8
 80174c6:	bd80      	pop	{r7, pc}

080174c8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80174c8:	b580      	push	{r7, lr}
 80174ca:	b082      	sub	sp, #8
 80174cc:	af00      	add	r7, sp, #0
 80174ce:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80174d0:	687b      	ldr	r3, [r7, #4]
 80174d2:	225d      	movs	r2, #93	@ 0x5d
 80174d4:	5c9b      	ldrb	r3, [r3, r2]
 80174d6:	b2db      	uxtb	r3, r3
}
 80174d8:	0018      	movs	r0, r3
 80174da:	46bd      	mov	sp, r7
 80174dc:	b002      	add	sp, #8
 80174de:	bd80      	pop	{r7, pc}

080174e0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80174e0:	b580      	push	{r7, lr}
 80174e2:	b084      	sub	sp, #16
 80174e4:	af00      	add	r7, sp, #0
 80174e6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80174e8:	687b      	ldr	r3, [r7, #4]
 80174ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80174ec:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80174ee:	f7f6 fcf1 	bl	800ded4 <HAL_GetTick>
 80174f2:	0003      	movs	r3, r0
 80174f4:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80174f6:	687b      	ldr	r3, [r7, #4]
 80174f8:	681b      	ldr	r3, [r3, #0]
 80174fa:	681b      	ldr	r3, [r3, #0]
 80174fc:	2220      	movs	r2, #32
 80174fe:	4013      	ands	r3, r2
 8017500:	2b20      	cmp	r3, #32
 8017502:	d03e      	beq.n	8017582 <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8017504:	68fb      	ldr	r3, [r7, #12]
 8017506:	681b      	ldr	r3, [r3, #0]
 8017508:	685a      	ldr	r2, [r3, #4]
 801750a:	68fb      	ldr	r3, [r7, #12]
 801750c:	681b      	ldr	r3, [r3, #0]
 801750e:	2120      	movs	r1, #32
 8017510:	438a      	bics	r2, r1
 8017512:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8017514:	68fb      	ldr	r3, [r7, #12]
 8017516:	689b      	ldr	r3, [r3, #8]
 8017518:	2b00      	cmp	r3, #0
 801751a:	d10e      	bne.n	801753a <SPI_DMAReceiveCplt+0x5a>
 801751c:	68fb      	ldr	r3, [r7, #12]
 801751e:	685a      	ldr	r2, [r3, #4]
 8017520:	2382      	movs	r3, #130	@ 0x82
 8017522:	005b      	lsls	r3, r3, #1
 8017524:	429a      	cmp	r2, r3
 8017526:	d108      	bne.n	801753a <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8017528:	68fb      	ldr	r3, [r7, #12]
 801752a:	681b      	ldr	r3, [r3, #0]
 801752c:	685a      	ldr	r2, [r3, #4]
 801752e:	68fb      	ldr	r3, [r7, #12]
 8017530:	681b      	ldr	r3, [r3, #0]
 8017532:	2103      	movs	r1, #3
 8017534:	438a      	bics	r2, r1
 8017536:	605a      	str	r2, [r3, #4]
 8017538:	e007      	b.n	801754a <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 801753a:	68fb      	ldr	r3, [r7, #12]
 801753c:	681b      	ldr	r3, [r3, #0]
 801753e:	685a      	ldr	r2, [r3, #4]
 8017540:	68fb      	ldr	r3, [r7, #12]
 8017542:	681b      	ldr	r3, [r3, #0]
 8017544:	2101      	movs	r1, #1
 8017546:	438a      	bics	r2, r1
 8017548:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 801754a:	68ba      	ldr	r2, [r7, #8]
 801754c:	68fb      	ldr	r3, [r7, #12]
 801754e:	2164      	movs	r1, #100	@ 0x64
 8017550:	0018      	movs	r0, r3
 8017552:	f000 f9ed 	bl	8017930 <SPI_EndRxTransaction>
 8017556:	1e03      	subs	r3, r0, #0
 8017558:	d002      	beq.n	8017560 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801755a:	68fb      	ldr	r3, [r7, #12]
 801755c:	2220      	movs	r2, #32
 801755e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8017560:	68fb      	ldr	r3, [r7, #12]
 8017562:	2246      	movs	r2, #70	@ 0x46
 8017564:	2100      	movs	r1, #0
 8017566:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8017568:	68fb      	ldr	r3, [r7, #12]
 801756a:	225d      	movs	r2, #93	@ 0x5d
 801756c:	2101      	movs	r1, #1
 801756e:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8017570:	68fb      	ldr	r3, [r7, #12]
 8017572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017574:	2b00      	cmp	r3, #0
 8017576:	d004      	beq.n	8017582 <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8017578:	68fb      	ldr	r3, [r7, #12]
 801757a:	0018      	movs	r0, r3
 801757c:	f7f5 fce4 	bl	800cf48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8017580:	e003      	b.n	801758a <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8017582:	68fb      	ldr	r3, [r7, #12]
 8017584:	0018      	movs	r0, r3
 8017586:	f7f5 fccb 	bl	800cf20 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801758a:	46bd      	mov	sp, r7
 801758c:	b004      	add	sp, #16
 801758e:	bd80      	pop	{r7, pc}

08017590 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8017590:	b580      	push	{r7, lr}
 8017592:	b084      	sub	sp, #16
 8017594:	af00      	add	r7, sp, #0
 8017596:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8017598:	687b      	ldr	r3, [r7, #4]
 801759a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801759c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801759e:	f7f6 fc99 	bl	800ded4 <HAL_GetTick>
 80175a2:	0003      	movs	r3, r0
 80175a4:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80175a6:	687b      	ldr	r3, [r7, #4]
 80175a8:	681b      	ldr	r3, [r3, #0]
 80175aa:	681b      	ldr	r3, [r3, #0]
 80175ac:	2220      	movs	r2, #32
 80175ae:	4013      	ands	r3, r2
 80175b0:	2b20      	cmp	r3, #32
 80175b2:	d031      	beq.n	8017618 <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80175b4:	68fb      	ldr	r3, [r7, #12]
 80175b6:	681b      	ldr	r3, [r3, #0]
 80175b8:	685a      	ldr	r2, [r3, #4]
 80175ba:	68fb      	ldr	r3, [r7, #12]
 80175bc:	681b      	ldr	r3, [r3, #0]
 80175be:	2120      	movs	r1, #32
 80175c0:	438a      	bics	r2, r1
 80175c2:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80175c4:	68ba      	ldr	r2, [r7, #8]
 80175c6:	68fb      	ldr	r3, [r7, #12]
 80175c8:	2164      	movs	r1, #100	@ 0x64
 80175ca:	0018      	movs	r0, r3
 80175cc:	f000 fa0e 	bl	80179ec <SPI_EndRxTxTransaction>
 80175d0:	1e03      	subs	r3, r0, #0
 80175d2:	d005      	beq.n	80175e0 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80175d4:	68fb      	ldr	r3, [r7, #12]
 80175d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80175d8:	2220      	movs	r2, #32
 80175da:	431a      	orrs	r2, r3
 80175dc:	68fb      	ldr	r3, [r7, #12]
 80175de:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80175e0:	68fb      	ldr	r3, [r7, #12]
 80175e2:	681b      	ldr	r3, [r3, #0]
 80175e4:	685a      	ldr	r2, [r3, #4]
 80175e6:	68fb      	ldr	r3, [r7, #12]
 80175e8:	681b      	ldr	r3, [r3, #0]
 80175ea:	2103      	movs	r1, #3
 80175ec:	438a      	bics	r2, r1
 80175ee:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80175f0:	68fb      	ldr	r3, [r7, #12]
 80175f2:	2200      	movs	r2, #0
 80175f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 80175f6:	68fb      	ldr	r3, [r7, #12]
 80175f8:	2246      	movs	r2, #70	@ 0x46
 80175fa:	2100      	movs	r1, #0
 80175fc:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 80175fe:	68fb      	ldr	r3, [r7, #12]
 8017600:	225d      	movs	r2, #93	@ 0x5d
 8017602:	2101      	movs	r1, #1
 8017604:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8017606:	68fb      	ldr	r3, [r7, #12]
 8017608:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801760a:	2b00      	cmp	r3, #0
 801760c:	d004      	beq.n	8017618 <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 801760e:	68fb      	ldr	r3, [r7, #12]
 8017610:	0018      	movs	r0, r3
 8017612:	f7f5 fc99 	bl	800cf48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8017616:	e003      	b.n	8017620 <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8017618:	68fb      	ldr	r3, [r7, #12]
 801761a:	0018      	movs	r0, r3
 801761c:	f7ff ff3c 	bl	8017498 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8017620:	46bd      	mov	sp, r7
 8017622:	b004      	add	sp, #16
 8017624:	bd80      	pop	{r7, pc}

08017626 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8017626:	b580      	push	{r7, lr}
 8017628:	b084      	sub	sp, #16
 801762a:	af00      	add	r7, sp, #0
 801762c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801762e:	687b      	ldr	r3, [r7, #4]
 8017630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017632:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8017634:	68fb      	ldr	r3, [r7, #12]
 8017636:	0018      	movs	r0, r3
 8017638:	f7ff ff36 	bl	80174a8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801763c:	46c0      	nop			@ (mov r8, r8)
 801763e:	46bd      	mov	sp, r7
 8017640:	b004      	add	sp, #16
 8017642:	bd80      	pop	{r7, pc}

08017644 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8017644:	b580      	push	{r7, lr}
 8017646:	b084      	sub	sp, #16
 8017648:	af00      	add	r7, sp, #0
 801764a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801764c:	687b      	ldr	r3, [r7, #4]
 801764e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017650:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8017652:	68fb      	ldr	r3, [r7, #12]
 8017654:	0018      	movs	r0, r3
 8017656:	f7ff ff2f 	bl	80174b8 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801765a:	46c0      	nop			@ (mov r8, r8)
 801765c:	46bd      	mov	sp, r7
 801765e:	b004      	add	sp, #16
 8017660:	bd80      	pop	{r7, pc}

08017662 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8017662:	b580      	push	{r7, lr}
 8017664:	b084      	sub	sp, #16
 8017666:	af00      	add	r7, sp, #0
 8017668:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801766a:	687b      	ldr	r3, [r7, #4]
 801766c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801766e:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8017670:	68fb      	ldr	r3, [r7, #12]
 8017672:	681b      	ldr	r3, [r3, #0]
 8017674:	685a      	ldr	r2, [r3, #4]
 8017676:	68fb      	ldr	r3, [r7, #12]
 8017678:	681b      	ldr	r3, [r3, #0]
 801767a:	2103      	movs	r1, #3
 801767c:	438a      	bics	r2, r1
 801767e:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8017680:	68fb      	ldr	r3, [r7, #12]
 8017682:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017684:	2210      	movs	r2, #16
 8017686:	431a      	orrs	r2, r3
 8017688:	68fb      	ldr	r3, [r7, #12]
 801768a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 801768c:	68fb      	ldr	r3, [r7, #12]
 801768e:	225d      	movs	r2, #93	@ 0x5d
 8017690:	2101      	movs	r1, #1
 8017692:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8017694:	68fb      	ldr	r3, [r7, #12]
 8017696:	0018      	movs	r0, r3
 8017698:	f7f5 fc56 	bl	800cf48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801769c:	46c0      	nop			@ (mov r8, r8)
 801769e:	46bd      	mov	sp, r7
 80176a0:	b004      	add	sp, #16
 80176a2:	bd80      	pop	{r7, pc}

080176a4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80176a4:	b580      	push	{r7, lr}
 80176a6:	b084      	sub	sp, #16
 80176a8:	af00      	add	r7, sp, #0
 80176aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80176ac:	687b      	ldr	r3, [r7, #4]
 80176ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80176b0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80176b2:	68fb      	ldr	r3, [r7, #12]
 80176b4:	2246      	movs	r2, #70	@ 0x46
 80176b6:	2100      	movs	r1, #0
 80176b8:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 80176ba:	68fb      	ldr	r3, [r7, #12]
 80176bc:	2200      	movs	r2, #0
 80176be:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80176c0:	68fb      	ldr	r3, [r7, #12]
 80176c2:	0018      	movs	r0, r3
 80176c4:	f7f5 fc40 	bl	800cf48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80176c8:	46c0      	nop			@ (mov r8, r8)
 80176ca:	46bd      	mov	sp, r7
 80176cc:	b004      	add	sp, #16
 80176ce:	bd80      	pop	{r7, pc}

080176d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80176d0:	b580      	push	{r7, lr}
 80176d2:	b088      	sub	sp, #32
 80176d4:	af00      	add	r7, sp, #0
 80176d6:	60f8      	str	r0, [r7, #12]
 80176d8:	60b9      	str	r1, [r7, #8]
 80176da:	603b      	str	r3, [r7, #0]
 80176dc:	1dfb      	adds	r3, r7, #7
 80176de:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80176e0:	f7f6 fbf8 	bl	800ded4 <HAL_GetTick>
 80176e4:	0002      	movs	r2, r0
 80176e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80176e8:	1a9b      	subs	r3, r3, r2
 80176ea:	683a      	ldr	r2, [r7, #0]
 80176ec:	18d3      	adds	r3, r2, r3
 80176ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80176f0:	f7f6 fbf0 	bl	800ded4 <HAL_GetTick>
 80176f4:	0003      	movs	r3, r0
 80176f6:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80176f8:	4b3a      	ldr	r3, [pc, #232]	@ (80177e4 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80176fa:	681b      	ldr	r3, [r3, #0]
 80176fc:	015b      	lsls	r3, r3, #5
 80176fe:	0d1b      	lsrs	r3, r3, #20
 8017700:	69fa      	ldr	r2, [r7, #28]
 8017702:	4353      	muls	r3, r2
 8017704:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8017706:	e059      	b.n	80177bc <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 8017708:	683b      	ldr	r3, [r7, #0]
 801770a:	3301      	adds	r3, #1
 801770c:	d056      	beq.n	80177bc <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 801770e:	f7f6 fbe1 	bl	800ded4 <HAL_GetTick>
 8017712:	0002      	movs	r2, r0
 8017714:	69bb      	ldr	r3, [r7, #24]
 8017716:	1ad3      	subs	r3, r2, r3
 8017718:	69fa      	ldr	r2, [r7, #28]
 801771a:	429a      	cmp	r2, r3
 801771c:	d902      	bls.n	8017724 <SPI_WaitFlagStateUntilTimeout+0x54>
 801771e:	69fb      	ldr	r3, [r7, #28]
 8017720:	2b00      	cmp	r3, #0
 8017722:	d142      	bne.n	80177aa <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8017724:	68fb      	ldr	r3, [r7, #12]
 8017726:	681b      	ldr	r3, [r3, #0]
 8017728:	685a      	ldr	r2, [r3, #4]
 801772a:	68fb      	ldr	r3, [r7, #12]
 801772c:	681b      	ldr	r3, [r3, #0]
 801772e:	21e0      	movs	r1, #224	@ 0xe0
 8017730:	438a      	bics	r2, r1
 8017732:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8017734:	68fb      	ldr	r3, [r7, #12]
 8017736:	685a      	ldr	r2, [r3, #4]
 8017738:	2382      	movs	r3, #130	@ 0x82
 801773a:	005b      	lsls	r3, r3, #1
 801773c:	429a      	cmp	r2, r3
 801773e:	d113      	bne.n	8017768 <SPI_WaitFlagStateUntilTimeout+0x98>
 8017740:	68fb      	ldr	r3, [r7, #12]
 8017742:	689a      	ldr	r2, [r3, #8]
 8017744:	2380      	movs	r3, #128	@ 0x80
 8017746:	021b      	lsls	r3, r3, #8
 8017748:	429a      	cmp	r2, r3
 801774a:	d005      	beq.n	8017758 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801774c:	68fb      	ldr	r3, [r7, #12]
 801774e:	689a      	ldr	r2, [r3, #8]
 8017750:	2380      	movs	r3, #128	@ 0x80
 8017752:	00db      	lsls	r3, r3, #3
 8017754:	429a      	cmp	r2, r3
 8017756:	d107      	bne.n	8017768 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8017758:	68fb      	ldr	r3, [r7, #12]
 801775a:	681b      	ldr	r3, [r3, #0]
 801775c:	681a      	ldr	r2, [r3, #0]
 801775e:	68fb      	ldr	r3, [r7, #12]
 8017760:	681b      	ldr	r3, [r3, #0]
 8017762:	2140      	movs	r1, #64	@ 0x40
 8017764:	438a      	bics	r2, r1
 8017766:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8017768:	68fb      	ldr	r3, [r7, #12]
 801776a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801776c:	2380      	movs	r3, #128	@ 0x80
 801776e:	019b      	lsls	r3, r3, #6
 8017770:	429a      	cmp	r2, r3
 8017772:	d110      	bne.n	8017796 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8017774:	68fb      	ldr	r3, [r7, #12]
 8017776:	681b      	ldr	r3, [r3, #0]
 8017778:	681a      	ldr	r2, [r3, #0]
 801777a:	68fb      	ldr	r3, [r7, #12]
 801777c:	681b      	ldr	r3, [r3, #0]
 801777e:	491a      	ldr	r1, [pc, #104]	@ (80177e8 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8017780:	400a      	ands	r2, r1
 8017782:	601a      	str	r2, [r3, #0]
 8017784:	68fb      	ldr	r3, [r7, #12]
 8017786:	681b      	ldr	r3, [r3, #0]
 8017788:	681a      	ldr	r2, [r3, #0]
 801778a:	68fb      	ldr	r3, [r7, #12]
 801778c:	681b      	ldr	r3, [r3, #0]
 801778e:	2180      	movs	r1, #128	@ 0x80
 8017790:	0189      	lsls	r1, r1, #6
 8017792:	430a      	orrs	r2, r1
 8017794:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8017796:	68fb      	ldr	r3, [r7, #12]
 8017798:	225d      	movs	r2, #93	@ 0x5d
 801779a:	2101      	movs	r1, #1
 801779c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801779e:	68fb      	ldr	r3, [r7, #12]
 80177a0:	225c      	movs	r2, #92	@ 0x5c
 80177a2:	2100      	movs	r1, #0
 80177a4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80177a6:	2303      	movs	r3, #3
 80177a8:	e018      	b.n	80177dc <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80177aa:	697b      	ldr	r3, [r7, #20]
 80177ac:	2b00      	cmp	r3, #0
 80177ae:	d102      	bne.n	80177b6 <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 80177b0:	2300      	movs	r3, #0
 80177b2:	61fb      	str	r3, [r7, #28]
 80177b4:	e002      	b.n	80177bc <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 80177b6:	697b      	ldr	r3, [r7, #20]
 80177b8:	3b01      	subs	r3, #1
 80177ba:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80177bc:	68fb      	ldr	r3, [r7, #12]
 80177be:	681b      	ldr	r3, [r3, #0]
 80177c0:	689b      	ldr	r3, [r3, #8]
 80177c2:	68ba      	ldr	r2, [r7, #8]
 80177c4:	4013      	ands	r3, r2
 80177c6:	68ba      	ldr	r2, [r7, #8]
 80177c8:	1ad3      	subs	r3, r2, r3
 80177ca:	425a      	negs	r2, r3
 80177cc:	4153      	adcs	r3, r2
 80177ce:	b2db      	uxtb	r3, r3
 80177d0:	001a      	movs	r2, r3
 80177d2:	1dfb      	adds	r3, r7, #7
 80177d4:	781b      	ldrb	r3, [r3, #0]
 80177d6:	429a      	cmp	r2, r3
 80177d8:	d196      	bne.n	8017708 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80177da:	2300      	movs	r3, #0
}
 80177dc:	0018      	movs	r0, r3
 80177de:	46bd      	mov	sp, r7
 80177e0:	b008      	add	sp, #32
 80177e2:	bd80      	pop	{r7, pc}
 80177e4:	20000000 	.word	0x20000000
 80177e8:	ffffdfff 	.word	0xffffdfff

080177ec <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80177ec:	b580      	push	{r7, lr}
 80177ee:	b08a      	sub	sp, #40	@ 0x28
 80177f0:	af00      	add	r7, sp, #0
 80177f2:	60f8      	str	r0, [r7, #12]
 80177f4:	60b9      	str	r1, [r7, #8]
 80177f6:	607a      	str	r2, [r7, #4]
 80177f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80177fa:	2317      	movs	r3, #23
 80177fc:	18fb      	adds	r3, r7, r3
 80177fe:	2200      	movs	r2, #0
 8017800:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8017802:	f7f6 fb67 	bl	800ded4 <HAL_GetTick>
 8017806:	0002      	movs	r2, r0
 8017808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801780a:	1a9b      	subs	r3, r3, r2
 801780c:	683a      	ldr	r2, [r7, #0]
 801780e:	18d3      	adds	r3, r2, r3
 8017810:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8017812:	f7f6 fb5f 	bl	800ded4 <HAL_GetTick>
 8017816:	0003      	movs	r3, r0
 8017818:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 801781a:	68fb      	ldr	r3, [r7, #12]
 801781c:	681b      	ldr	r3, [r3, #0]
 801781e:	330c      	adds	r3, #12
 8017820:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8017822:	4b41      	ldr	r3, [pc, #260]	@ (8017928 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8017824:	681a      	ldr	r2, [r3, #0]
 8017826:	0013      	movs	r3, r2
 8017828:	009b      	lsls	r3, r3, #2
 801782a:	189b      	adds	r3, r3, r2
 801782c:	00da      	lsls	r2, r3, #3
 801782e:	1ad3      	subs	r3, r2, r3
 8017830:	0d1b      	lsrs	r3, r3, #20
 8017832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017834:	4353      	muls	r3, r2
 8017836:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8017838:	e069      	b.n	801790e <SPI_WaitFifoStateUntilTimeout+0x122>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 801783a:	68ba      	ldr	r2, [r7, #8]
 801783c:	23c0      	movs	r3, #192	@ 0xc0
 801783e:	00db      	lsls	r3, r3, #3
 8017840:	429a      	cmp	r2, r3
 8017842:	d10a      	bne.n	801785a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8017844:	687b      	ldr	r3, [r7, #4]
 8017846:	2b00      	cmp	r3, #0
 8017848:	d107      	bne.n	801785a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 801784a:	69fb      	ldr	r3, [r7, #28]
 801784c:	781b      	ldrb	r3, [r3, #0]
 801784e:	b2da      	uxtb	r2, r3
 8017850:	2117      	movs	r1, #23
 8017852:	187b      	adds	r3, r7, r1
 8017854:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8017856:	187b      	adds	r3, r7, r1
 8017858:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 801785a:	683b      	ldr	r3, [r7, #0]
 801785c:	3301      	adds	r3, #1
 801785e:	d056      	beq.n	801790e <SPI_WaitFifoStateUntilTimeout+0x122>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8017860:	f7f6 fb38 	bl	800ded4 <HAL_GetTick>
 8017864:	0002      	movs	r2, r0
 8017866:	6a3b      	ldr	r3, [r7, #32]
 8017868:	1ad3      	subs	r3, r2, r3
 801786a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801786c:	429a      	cmp	r2, r3
 801786e:	d902      	bls.n	8017876 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8017870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017872:	2b00      	cmp	r3, #0
 8017874:	d142      	bne.n	80178fc <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8017876:	68fb      	ldr	r3, [r7, #12]
 8017878:	681b      	ldr	r3, [r3, #0]
 801787a:	685a      	ldr	r2, [r3, #4]
 801787c:	68fb      	ldr	r3, [r7, #12]
 801787e:	681b      	ldr	r3, [r3, #0]
 8017880:	21e0      	movs	r1, #224	@ 0xe0
 8017882:	438a      	bics	r2, r1
 8017884:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8017886:	68fb      	ldr	r3, [r7, #12]
 8017888:	685a      	ldr	r2, [r3, #4]
 801788a:	2382      	movs	r3, #130	@ 0x82
 801788c:	005b      	lsls	r3, r3, #1
 801788e:	429a      	cmp	r2, r3
 8017890:	d113      	bne.n	80178ba <SPI_WaitFifoStateUntilTimeout+0xce>
 8017892:	68fb      	ldr	r3, [r7, #12]
 8017894:	689a      	ldr	r2, [r3, #8]
 8017896:	2380      	movs	r3, #128	@ 0x80
 8017898:	021b      	lsls	r3, r3, #8
 801789a:	429a      	cmp	r2, r3
 801789c:	d005      	beq.n	80178aa <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801789e:	68fb      	ldr	r3, [r7, #12]
 80178a0:	689a      	ldr	r2, [r3, #8]
 80178a2:	2380      	movs	r3, #128	@ 0x80
 80178a4:	00db      	lsls	r3, r3, #3
 80178a6:	429a      	cmp	r2, r3
 80178a8:	d107      	bne.n	80178ba <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80178aa:	68fb      	ldr	r3, [r7, #12]
 80178ac:	681b      	ldr	r3, [r3, #0]
 80178ae:	681a      	ldr	r2, [r3, #0]
 80178b0:	68fb      	ldr	r3, [r7, #12]
 80178b2:	681b      	ldr	r3, [r3, #0]
 80178b4:	2140      	movs	r1, #64	@ 0x40
 80178b6:	438a      	bics	r2, r1
 80178b8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80178ba:	68fb      	ldr	r3, [r7, #12]
 80178bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80178be:	2380      	movs	r3, #128	@ 0x80
 80178c0:	019b      	lsls	r3, r3, #6
 80178c2:	429a      	cmp	r2, r3
 80178c4:	d110      	bne.n	80178e8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80178c6:	68fb      	ldr	r3, [r7, #12]
 80178c8:	681b      	ldr	r3, [r3, #0]
 80178ca:	681a      	ldr	r2, [r3, #0]
 80178cc:	68fb      	ldr	r3, [r7, #12]
 80178ce:	681b      	ldr	r3, [r3, #0]
 80178d0:	4916      	ldr	r1, [pc, #88]	@ (801792c <SPI_WaitFifoStateUntilTimeout+0x140>)
 80178d2:	400a      	ands	r2, r1
 80178d4:	601a      	str	r2, [r3, #0]
 80178d6:	68fb      	ldr	r3, [r7, #12]
 80178d8:	681b      	ldr	r3, [r3, #0]
 80178da:	681a      	ldr	r2, [r3, #0]
 80178dc:	68fb      	ldr	r3, [r7, #12]
 80178de:	681b      	ldr	r3, [r3, #0]
 80178e0:	2180      	movs	r1, #128	@ 0x80
 80178e2:	0189      	lsls	r1, r1, #6
 80178e4:	430a      	orrs	r2, r1
 80178e6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80178e8:	68fb      	ldr	r3, [r7, #12]
 80178ea:	225d      	movs	r2, #93	@ 0x5d
 80178ec:	2101      	movs	r1, #1
 80178ee:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80178f0:	68fb      	ldr	r3, [r7, #12]
 80178f2:	225c      	movs	r2, #92	@ 0x5c
 80178f4:	2100      	movs	r1, #0
 80178f6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80178f8:	2303      	movs	r3, #3
 80178fa:	e011      	b.n	8017920 <SPI_WaitFifoStateUntilTimeout+0x134>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80178fc:	69bb      	ldr	r3, [r7, #24]
 80178fe:	2b00      	cmp	r3, #0
 8017900:	d102      	bne.n	8017908 <SPI_WaitFifoStateUntilTimeout+0x11c>
      {
        tmp_timeout = 0U;
 8017902:	2300      	movs	r3, #0
 8017904:	627b      	str	r3, [r7, #36]	@ 0x24
 8017906:	e002      	b.n	801790e <SPI_WaitFifoStateUntilTimeout+0x122>
      }
      else
      {
        count--;
 8017908:	69bb      	ldr	r3, [r7, #24]
 801790a:	3b01      	subs	r3, #1
 801790c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 801790e:	68fb      	ldr	r3, [r7, #12]
 8017910:	681b      	ldr	r3, [r3, #0]
 8017912:	689b      	ldr	r3, [r3, #8]
 8017914:	68ba      	ldr	r2, [r7, #8]
 8017916:	4013      	ands	r3, r2
 8017918:	687a      	ldr	r2, [r7, #4]
 801791a:	429a      	cmp	r2, r3
 801791c:	d18d      	bne.n	801783a <SPI_WaitFifoStateUntilTimeout+0x4e>
      }
    }
  }

  return HAL_OK;
 801791e:	2300      	movs	r3, #0
}
 8017920:	0018      	movs	r0, r3
 8017922:	46bd      	mov	sp, r7
 8017924:	b00a      	add	sp, #40	@ 0x28
 8017926:	bd80      	pop	{r7, pc}
 8017928:	20000000 	.word	0x20000000
 801792c:	ffffdfff 	.word	0xffffdfff

08017930 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8017930:	b580      	push	{r7, lr}
 8017932:	b086      	sub	sp, #24
 8017934:	af02      	add	r7, sp, #8
 8017936:	60f8      	str	r0, [r7, #12]
 8017938:	60b9      	str	r1, [r7, #8]
 801793a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801793c:	68fb      	ldr	r3, [r7, #12]
 801793e:	685a      	ldr	r2, [r3, #4]
 8017940:	2382      	movs	r3, #130	@ 0x82
 8017942:	005b      	lsls	r3, r3, #1
 8017944:	429a      	cmp	r2, r3
 8017946:	d113      	bne.n	8017970 <SPI_EndRxTransaction+0x40>
 8017948:	68fb      	ldr	r3, [r7, #12]
 801794a:	689a      	ldr	r2, [r3, #8]
 801794c:	2380      	movs	r3, #128	@ 0x80
 801794e:	021b      	lsls	r3, r3, #8
 8017950:	429a      	cmp	r2, r3
 8017952:	d005      	beq.n	8017960 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8017954:	68fb      	ldr	r3, [r7, #12]
 8017956:	689a      	ldr	r2, [r3, #8]
 8017958:	2380      	movs	r3, #128	@ 0x80
 801795a:	00db      	lsls	r3, r3, #3
 801795c:	429a      	cmp	r2, r3
 801795e:	d107      	bne.n	8017970 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8017960:	68fb      	ldr	r3, [r7, #12]
 8017962:	681b      	ldr	r3, [r3, #0]
 8017964:	681a      	ldr	r2, [r3, #0]
 8017966:	68fb      	ldr	r3, [r7, #12]
 8017968:	681b      	ldr	r3, [r3, #0]
 801796a:	2140      	movs	r1, #64	@ 0x40
 801796c:	438a      	bics	r2, r1
 801796e:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8017970:	68ba      	ldr	r2, [r7, #8]
 8017972:	68f8      	ldr	r0, [r7, #12]
 8017974:	687b      	ldr	r3, [r7, #4]
 8017976:	9300      	str	r3, [sp, #0]
 8017978:	0013      	movs	r3, r2
 801797a:	2200      	movs	r2, #0
 801797c:	2180      	movs	r1, #128	@ 0x80
 801797e:	f7ff fea7 	bl	80176d0 <SPI_WaitFlagStateUntilTimeout>
 8017982:	1e03      	subs	r3, r0, #0
 8017984:	d007      	beq.n	8017996 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8017986:	68fb      	ldr	r3, [r7, #12]
 8017988:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801798a:	2220      	movs	r2, #32
 801798c:	431a      	orrs	r2, r3
 801798e:	68fb      	ldr	r3, [r7, #12]
 8017990:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8017992:	2303      	movs	r3, #3
 8017994:	e026      	b.n	80179e4 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8017996:	68fb      	ldr	r3, [r7, #12]
 8017998:	685a      	ldr	r2, [r3, #4]
 801799a:	2382      	movs	r3, #130	@ 0x82
 801799c:	005b      	lsls	r3, r3, #1
 801799e:	429a      	cmp	r2, r3
 80179a0:	d11f      	bne.n	80179e2 <SPI_EndRxTransaction+0xb2>
 80179a2:	68fb      	ldr	r3, [r7, #12]
 80179a4:	689a      	ldr	r2, [r3, #8]
 80179a6:	2380      	movs	r3, #128	@ 0x80
 80179a8:	021b      	lsls	r3, r3, #8
 80179aa:	429a      	cmp	r2, r3
 80179ac:	d005      	beq.n	80179ba <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80179ae:	68fb      	ldr	r3, [r7, #12]
 80179b0:	689a      	ldr	r2, [r3, #8]
 80179b2:	2380      	movs	r3, #128	@ 0x80
 80179b4:	00db      	lsls	r3, r3, #3
 80179b6:	429a      	cmp	r2, r3
 80179b8:	d113      	bne.n	80179e2 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80179ba:	68ba      	ldr	r2, [r7, #8]
 80179bc:	23c0      	movs	r3, #192	@ 0xc0
 80179be:	00d9      	lsls	r1, r3, #3
 80179c0:	68f8      	ldr	r0, [r7, #12]
 80179c2:	687b      	ldr	r3, [r7, #4]
 80179c4:	9300      	str	r3, [sp, #0]
 80179c6:	0013      	movs	r3, r2
 80179c8:	2200      	movs	r2, #0
 80179ca:	f7ff ff0f 	bl	80177ec <SPI_WaitFifoStateUntilTimeout>
 80179ce:	1e03      	subs	r3, r0, #0
 80179d0:	d007      	beq.n	80179e2 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80179d2:	68fb      	ldr	r3, [r7, #12]
 80179d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80179d6:	2220      	movs	r2, #32
 80179d8:	431a      	orrs	r2, r3
 80179da:	68fb      	ldr	r3, [r7, #12]
 80179dc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80179de:	2303      	movs	r3, #3
 80179e0:	e000      	b.n	80179e4 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80179e2:	2300      	movs	r3, #0
}
 80179e4:	0018      	movs	r0, r3
 80179e6:	46bd      	mov	sp, r7
 80179e8:	b004      	add	sp, #16
 80179ea:	bd80      	pop	{r7, pc}

080179ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80179ec:	b580      	push	{r7, lr}
 80179ee:	b086      	sub	sp, #24
 80179f0:	af02      	add	r7, sp, #8
 80179f2:	60f8      	str	r0, [r7, #12]
 80179f4:	60b9      	str	r1, [r7, #8]
 80179f6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80179f8:	68ba      	ldr	r2, [r7, #8]
 80179fa:	23c0      	movs	r3, #192	@ 0xc0
 80179fc:	0159      	lsls	r1, r3, #5
 80179fe:	68f8      	ldr	r0, [r7, #12]
 8017a00:	687b      	ldr	r3, [r7, #4]
 8017a02:	9300      	str	r3, [sp, #0]
 8017a04:	0013      	movs	r3, r2
 8017a06:	2200      	movs	r2, #0
 8017a08:	f7ff fef0 	bl	80177ec <SPI_WaitFifoStateUntilTimeout>
 8017a0c:	1e03      	subs	r3, r0, #0
 8017a0e:	d007      	beq.n	8017a20 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8017a10:	68fb      	ldr	r3, [r7, #12]
 8017a12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017a14:	2220      	movs	r2, #32
 8017a16:	431a      	orrs	r2, r3
 8017a18:	68fb      	ldr	r3, [r7, #12]
 8017a1a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8017a1c:	2303      	movs	r3, #3
 8017a1e:	e027      	b.n	8017a70 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8017a20:	68ba      	ldr	r2, [r7, #8]
 8017a22:	68f8      	ldr	r0, [r7, #12]
 8017a24:	687b      	ldr	r3, [r7, #4]
 8017a26:	9300      	str	r3, [sp, #0]
 8017a28:	0013      	movs	r3, r2
 8017a2a:	2200      	movs	r2, #0
 8017a2c:	2180      	movs	r1, #128	@ 0x80
 8017a2e:	f7ff fe4f 	bl	80176d0 <SPI_WaitFlagStateUntilTimeout>
 8017a32:	1e03      	subs	r3, r0, #0
 8017a34:	d007      	beq.n	8017a46 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8017a36:	68fb      	ldr	r3, [r7, #12]
 8017a38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017a3a:	2220      	movs	r2, #32
 8017a3c:	431a      	orrs	r2, r3
 8017a3e:	68fb      	ldr	r3, [r7, #12]
 8017a40:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8017a42:	2303      	movs	r3, #3
 8017a44:	e014      	b.n	8017a70 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8017a46:	68ba      	ldr	r2, [r7, #8]
 8017a48:	23c0      	movs	r3, #192	@ 0xc0
 8017a4a:	00d9      	lsls	r1, r3, #3
 8017a4c:	68f8      	ldr	r0, [r7, #12]
 8017a4e:	687b      	ldr	r3, [r7, #4]
 8017a50:	9300      	str	r3, [sp, #0]
 8017a52:	0013      	movs	r3, r2
 8017a54:	2200      	movs	r2, #0
 8017a56:	f7ff fec9 	bl	80177ec <SPI_WaitFifoStateUntilTimeout>
 8017a5a:	1e03      	subs	r3, r0, #0
 8017a5c:	d007      	beq.n	8017a6e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8017a5e:	68fb      	ldr	r3, [r7, #12]
 8017a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017a62:	2220      	movs	r2, #32
 8017a64:	431a      	orrs	r2, r3
 8017a66:	68fb      	ldr	r3, [r7, #12]
 8017a68:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8017a6a:	2303      	movs	r3, #3
 8017a6c:	e000      	b.n	8017a70 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8017a6e:	2300      	movs	r3, #0
}
 8017a70:	0018      	movs	r0, r3
 8017a72:	46bd      	mov	sp, r7
 8017a74:	b004      	add	sp, #16
 8017a76:	bd80      	pop	{r7, pc}

08017a78 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8017a78:	b580      	push	{r7, lr}
 8017a7a:	b086      	sub	sp, #24
 8017a7c:	af02      	add	r7, sp, #8
 8017a7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8017a80:	687b      	ldr	r3, [r7, #4]
 8017a82:	681b      	ldr	r3, [r3, #0]
 8017a84:	681a      	ldr	r2, [r3, #0]
 8017a86:	687b      	ldr	r3, [r7, #4]
 8017a88:	681b      	ldr	r3, [r3, #0]
 8017a8a:	2140      	movs	r1, #64	@ 0x40
 8017a8c:	438a      	bics	r2, r1
 8017a8e:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8017a90:	4b26      	ldr	r3, [pc, #152]	@ (8017b2c <SPI_AbortRx_ISR+0xb4>)
 8017a92:	681b      	ldr	r3, [r3, #0]
 8017a94:	4926      	ldr	r1, [pc, #152]	@ (8017b30 <SPI_AbortRx_ISR+0xb8>)
 8017a96:	0018      	movs	r0, r3
 8017a98:	f7e8 fb5c 	bl	8000154 <__udivsi3>
 8017a9c:	0003      	movs	r3, r0
 8017a9e:	001a      	movs	r2, r3
 8017aa0:	2364      	movs	r3, #100	@ 0x64
 8017aa2:	4353      	muls	r3, r2
 8017aa4:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8017aa6:	687b      	ldr	r3, [r7, #4]
 8017aa8:	681b      	ldr	r3, [r3, #0]
 8017aaa:	685a      	ldr	r2, [r3, #4]
 8017aac:	687b      	ldr	r3, [r7, #4]
 8017aae:	681b      	ldr	r3, [r3, #0]
 8017ab0:	2140      	movs	r1, #64	@ 0x40
 8017ab2:	438a      	bics	r2, r1
 8017ab4:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 8017ab6:	68fb      	ldr	r3, [r7, #12]
 8017ab8:	2b00      	cmp	r3, #0
 8017aba:	d106      	bne.n	8017aca <SPI_AbortRx_ISR+0x52>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8017abc:	687b      	ldr	r3, [r7, #4]
 8017abe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017ac0:	2240      	movs	r2, #64	@ 0x40
 8017ac2:	431a      	orrs	r2, r3
 8017ac4:	687b      	ldr	r3, [r7, #4]
 8017ac6:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8017ac8:	e009      	b.n	8017ade <SPI_AbortRx_ISR+0x66>
    }
    count--;
 8017aca:	68fb      	ldr	r3, [r7, #12]
 8017acc:	3b01      	subs	r3, #1
 8017ace:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8017ad0:	687b      	ldr	r3, [r7, #4]
 8017ad2:	681b      	ldr	r3, [r3, #0]
 8017ad4:	685b      	ldr	r3, [r3, #4]
 8017ad6:	2240      	movs	r2, #64	@ 0x40
 8017ad8:	4013      	ands	r3, r2
 8017ada:	2b40      	cmp	r3, #64	@ 0x40
 8017adc:	d0eb      	beq.n	8017ab6 <SPI_AbortRx_ISR+0x3e>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8017ade:	f7f6 f9f9 	bl	800ded4 <HAL_GetTick>
 8017ae2:	0003      	movs	r3, r0
 8017ae4:	6878      	ldr	r0, [r7, #4]
 8017ae6:	9300      	str	r3, [sp, #0]
 8017ae8:	2364      	movs	r3, #100	@ 0x64
 8017aea:	2200      	movs	r2, #0
 8017aec:	2180      	movs	r1, #128	@ 0x80
 8017aee:	f7ff fdef 	bl	80176d0 <SPI_WaitFlagStateUntilTimeout>
 8017af2:	1e03      	subs	r3, r0, #0
 8017af4:	d002      	beq.n	8017afc <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017af6:	687b      	ldr	r3, [r7, #4]
 8017af8:	2240      	movs	r2, #64	@ 0x40
 8017afa:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8017afc:	f7f6 f9ea 	bl	800ded4 <HAL_GetTick>
 8017b00:	0003      	movs	r3, r0
 8017b02:	22c0      	movs	r2, #192	@ 0xc0
 8017b04:	00d1      	lsls	r1, r2, #3
 8017b06:	6878      	ldr	r0, [r7, #4]
 8017b08:	9300      	str	r3, [sp, #0]
 8017b0a:	2364      	movs	r3, #100	@ 0x64
 8017b0c:	2200      	movs	r2, #0
 8017b0e:	f7ff fe6d 	bl	80177ec <SPI_WaitFifoStateUntilTimeout>
 8017b12:	1e03      	subs	r3, r0, #0
 8017b14:	d002      	beq.n	8017b1c <SPI_AbortRx_ISR+0xa4>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017b16:	687b      	ldr	r3, [r7, #4]
 8017b18:	2240      	movs	r2, #64	@ 0x40
 8017b1a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 8017b1c:	687b      	ldr	r3, [r7, #4]
 8017b1e:	225d      	movs	r2, #93	@ 0x5d
 8017b20:	2107      	movs	r1, #7
 8017b22:	5499      	strb	r1, [r3, r2]
}
 8017b24:	46c0      	nop			@ (mov r8, r8)
 8017b26:	46bd      	mov	sp, r7
 8017b28:	b004      	add	sp, #16
 8017b2a:	bd80      	pop	{r7, pc}
 8017b2c:	20000000 	.word	0x20000000
 8017b30:	00005dc0 	.word	0x00005dc0

08017b34 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8017b34:	b580      	push	{r7, lr}
 8017b36:	b086      	sub	sp, #24
 8017b38:	af02      	add	r7, sp, #8
 8017b3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8017b3c:	4b4a      	ldr	r3, [pc, #296]	@ (8017c68 <SPI_AbortTx_ISR+0x134>)
 8017b3e:	681b      	ldr	r3, [r3, #0]
 8017b40:	494a      	ldr	r1, [pc, #296]	@ (8017c6c <SPI_AbortTx_ISR+0x138>)
 8017b42:	0018      	movs	r0, r3
 8017b44:	f7e8 fb06 	bl	8000154 <__udivsi3>
 8017b48:	0003      	movs	r3, r0
 8017b4a:	001a      	movs	r2, r3
 8017b4c:	2364      	movs	r3, #100	@ 0x64
 8017b4e:	4353      	muls	r3, r2
 8017b50:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8017b52:	687b      	ldr	r3, [r7, #4]
 8017b54:	681b      	ldr	r3, [r3, #0]
 8017b56:	685a      	ldr	r2, [r3, #4]
 8017b58:	687b      	ldr	r3, [r7, #4]
 8017b5a:	681b      	ldr	r3, [r3, #0]
 8017b5c:	2180      	movs	r1, #128	@ 0x80
 8017b5e:	438a      	bics	r2, r1
 8017b60:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 8017b62:	68fb      	ldr	r3, [r7, #12]
 8017b64:	2b00      	cmp	r3, #0
 8017b66:	d106      	bne.n	8017b76 <SPI_AbortTx_ISR+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8017b68:	687b      	ldr	r3, [r7, #4]
 8017b6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017b6c:	2240      	movs	r2, #64	@ 0x40
 8017b6e:	431a      	orrs	r2, r3
 8017b70:	687b      	ldr	r3, [r7, #4]
 8017b72:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8017b74:	e009      	b.n	8017b8a <SPI_AbortTx_ISR+0x56>
    }
    count--;
 8017b76:	68fb      	ldr	r3, [r7, #12]
 8017b78:	3b01      	subs	r3, #1
 8017b7a:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 8017b7c:	687b      	ldr	r3, [r7, #4]
 8017b7e:	681b      	ldr	r3, [r3, #0]
 8017b80:	685b      	ldr	r3, [r3, #4]
 8017b82:	2280      	movs	r2, #128	@ 0x80
 8017b84:	4013      	ands	r3, r2
 8017b86:	2b80      	cmp	r3, #128	@ 0x80
 8017b88:	d0eb      	beq.n	8017b62 <SPI_AbortTx_ISR+0x2e>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8017b8a:	f7f6 f9a3 	bl	800ded4 <HAL_GetTick>
 8017b8e:	0002      	movs	r2, r0
 8017b90:	687b      	ldr	r3, [r7, #4]
 8017b92:	2164      	movs	r1, #100	@ 0x64
 8017b94:	0018      	movs	r0, r3
 8017b96:	f7ff ff29 	bl	80179ec <SPI_EndRxTxTransaction>
 8017b9a:	1e03      	subs	r3, r0, #0
 8017b9c:	d002      	beq.n	8017ba4 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017b9e:	687b      	ldr	r3, [r7, #4]
 8017ba0:	2240      	movs	r2, #64	@ 0x40
 8017ba2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8017ba4:	687b      	ldr	r3, [r7, #4]
 8017ba6:	681b      	ldr	r3, [r3, #0]
 8017ba8:	681a      	ldr	r2, [r3, #0]
 8017baa:	687b      	ldr	r3, [r7, #4]
 8017bac:	681b      	ldr	r3, [r3, #0]
 8017bae:	2140      	movs	r1, #64	@ 0x40
 8017bb0:	438a      	bics	r2, r1
 8017bb2:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8017bb4:	f7f6 f98e 	bl	800ded4 <HAL_GetTick>
 8017bb8:	0003      	movs	r3, r0
 8017bba:	22c0      	movs	r2, #192	@ 0xc0
 8017bbc:	00d1      	lsls	r1, r2, #3
 8017bbe:	6878      	ldr	r0, [r7, #4]
 8017bc0:	9300      	str	r3, [sp, #0]
 8017bc2:	2364      	movs	r3, #100	@ 0x64
 8017bc4:	2200      	movs	r2, #0
 8017bc6:	f7ff fe11 	bl	80177ec <SPI_WaitFifoStateUntilTimeout>
 8017bca:	1e03      	subs	r3, r0, #0
 8017bcc:	d002      	beq.n	8017bd4 <SPI_AbortTx_ISR+0xa0>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017bce:	687b      	ldr	r3, [r7, #4]
 8017bd0:	2240      	movs	r2, #64	@ 0x40
 8017bd2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8017bd4:	687b      	ldr	r3, [r7, #4]
 8017bd6:	681b      	ldr	r3, [r3, #0]
 8017bd8:	685b      	ldr	r3, [r3, #4]
 8017bda:	2240      	movs	r2, #64	@ 0x40
 8017bdc:	4013      	ands	r3, r2
 8017bde:	2b40      	cmp	r3, #64	@ 0x40
 8017be0:	d13a      	bne.n	8017c58 <SPI_AbortTx_ISR+0x124>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8017be2:	687b      	ldr	r3, [r7, #4]
 8017be4:	681b      	ldr	r3, [r3, #0]
 8017be6:	685a      	ldr	r2, [r3, #4]
 8017be8:	687b      	ldr	r3, [r7, #4]
 8017bea:	681b      	ldr	r3, [r3, #0]
 8017bec:	2140      	movs	r1, #64	@ 0x40
 8017bee:	438a      	bics	r2, r1
 8017bf0:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 8017bf2:	68fb      	ldr	r3, [r7, #12]
 8017bf4:	2b00      	cmp	r3, #0
 8017bf6:	d106      	bne.n	8017c06 <SPI_AbortTx_ISR+0xd2>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8017bf8:	687b      	ldr	r3, [r7, #4]
 8017bfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017bfc:	2240      	movs	r2, #64	@ 0x40
 8017bfe:	431a      	orrs	r2, r3
 8017c00:	687b      	ldr	r3, [r7, #4]
 8017c02:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8017c04:	e009      	b.n	8017c1a <SPI_AbortTx_ISR+0xe6>
      }
      count--;
 8017c06:	68fb      	ldr	r3, [r7, #12]
 8017c08:	3b01      	subs	r3, #1
 8017c0a:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8017c0c:	687b      	ldr	r3, [r7, #4]
 8017c0e:	681b      	ldr	r3, [r3, #0]
 8017c10:	685b      	ldr	r3, [r3, #4]
 8017c12:	2240      	movs	r2, #64	@ 0x40
 8017c14:	4013      	ands	r3, r2
 8017c16:	2b40      	cmp	r3, #64	@ 0x40
 8017c18:	d0eb      	beq.n	8017bf2 <SPI_AbortTx_ISR+0xbe>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8017c1a:	f7f6 f95b 	bl	800ded4 <HAL_GetTick>
 8017c1e:	0003      	movs	r3, r0
 8017c20:	6878      	ldr	r0, [r7, #4]
 8017c22:	9300      	str	r3, [sp, #0]
 8017c24:	2364      	movs	r3, #100	@ 0x64
 8017c26:	2200      	movs	r2, #0
 8017c28:	2180      	movs	r1, #128	@ 0x80
 8017c2a:	f7ff fd51 	bl	80176d0 <SPI_WaitFlagStateUntilTimeout>
 8017c2e:	1e03      	subs	r3, r0, #0
 8017c30:	d002      	beq.n	8017c38 <SPI_AbortTx_ISR+0x104>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017c32:	687b      	ldr	r3, [r7, #4]
 8017c34:	2240      	movs	r2, #64	@ 0x40
 8017c36:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8017c38:	f7f6 f94c 	bl	800ded4 <HAL_GetTick>
 8017c3c:	0003      	movs	r3, r0
 8017c3e:	22c0      	movs	r2, #192	@ 0xc0
 8017c40:	00d1      	lsls	r1, r2, #3
 8017c42:	6878      	ldr	r0, [r7, #4]
 8017c44:	9300      	str	r3, [sp, #0]
 8017c46:	2364      	movs	r3, #100	@ 0x64
 8017c48:	2200      	movs	r2, #0
 8017c4a:	f7ff fdcf 	bl	80177ec <SPI_WaitFifoStateUntilTimeout>
 8017c4e:	1e03      	subs	r3, r0, #0
 8017c50:	d002      	beq.n	8017c58 <SPI_AbortTx_ISR+0x124>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017c52:	687b      	ldr	r3, [r7, #4]
 8017c54:	2240      	movs	r2, #64	@ 0x40
 8017c56:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 8017c58:	687b      	ldr	r3, [r7, #4]
 8017c5a:	225d      	movs	r2, #93	@ 0x5d
 8017c5c:	2107      	movs	r1, #7
 8017c5e:	5499      	strb	r1, [r3, r2]
}
 8017c60:	46c0      	nop			@ (mov r8, r8)
 8017c62:	46bd      	mov	sp, r7
 8017c64:	b004      	add	sp, #16
 8017c66:	bd80      	pop	{r7, pc}
 8017c68:	20000000 	.word	0x20000000
 8017c6c:	00005dc0 	.word	0x00005dc0

08017c70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8017c70:	b580      	push	{r7, lr}
 8017c72:	b082      	sub	sp, #8
 8017c74:	af00      	add	r7, sp, #0
 8017c76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8017c78:	687b      	ldr	r3, [r7, #4]
 8017c7a:	2b00      	cmp	r3, #0
 8017c7c:	d101      	bne.n	8017c82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8017c7e:	2301      	movs	r3, #1
 8017c80:	e04a      	b.n	8017d18 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8017c82:	687b      	ldr	r3, [r7, #4]
 8017c84:	223d      	movs	r2, #61	@ 0x3d
 8017c86:	5c9b      	ldrb	r3, [r3, r2]
 8017c88:	b2db      	uxtb	r3, r3
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	d107      	bne.n	8017c9e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8017c8e:	687b      	ldr	r3, [r7, #4]
 8017c90:	223c      	movs	r2, #60	@ 0x3c
 8017c92:	2100      	movs	r1, #0
 8017c94:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8017c96:	687b      	ldr	r3, [r7, #4]
 8017c98:	0018      	movs	r0, r3
 8017c9a:	f7ed f8a9 	bl	8004df0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8017c9e:	687b      	ldr	r3, [r7, #4]
 8017ca0:	223d      	movs	r2, #61	@ 0x3d
 8017ca2:	2102      	movs	r1, #2
 8017ca4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8017ca6:	687b      	ldr	r3, [r7, #4]
 8017ca8:	681a      	ldr	r2, [r3, #0]
 8017caa:	687b      	ldr	r3, [r7, #4]
 8017cac:	3304      	adds	r3, #4
 8017cae:	0019      	movs	r1, r3
 8017cb0:	0010      	movs	r0, r2
 8017cb2:	f000 ff67 	bl	8018b84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8017cb6:	687b      	ldr	r3, [r7, #4]
 8017cb8:	2248      	movs	r2, #72	@ 0x48
 8017cba:	2101      	movs	r1, #1
 8017cbc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8017cbe:	687b      	ldr	r3, [r7, #4]
 8017cc0:	223e      	movs	r2, #62	@ 0x3e
 8017cc2:	2101      	movs	r1, #1
 8017cc4:	5499      	strb	r1, [r3, r2]
 8017cc6:	687b      	ldr	r3, [r7, #4]
 8017cc8:	223f      	movs	r2, #63	@ 0x3f
 8017cca:	2101      	movs	r1, #1
 8017ccc:	5499      	strb	r1, [r3, r2]
 8017cce:	687b      	ldr	r3, [r7, #4]
 8017cd0:	2240      	movs	r2, #64	@ 0x40
 8017cd2:	2101      	movs	r1, #1
 8017cd4:	5499      	strb	r1, [r3, r2]
 8017cd6:	687b      	ldr	r3, [r7, #4]
 8017cd8:	2241      	movs	r2, #65	@ 0x41
 8017cda:	2101      	movs	r1, #1
 8017cdc:	5499      	strb	r1, [r3, r2]
 8017cde:	687b      	ldr	r3, [r7, #4]
 8017ce0:	2242      	movs	r2, #66	@ 0x42
 8017ce2:	2101      	movs	r1, #1
 8017ce4:	5499      	strb	r1, [r3, r2]
 8017ce6:	687b      	ldr	r3, [r7, #4]
 8017ce8:	2243      	movs	r2, #67	@ 0x43
 8017cea:	2101      	movs	r1, #1
 8017cec:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8017cee:	687b      	ldr	r3, [r7, #4]
 8017cf0:	2244      	movs	r2, #68	@ 0x44
 8017cf2:	2101      	movs	r1, #1
 8017cf4:	5499      	strb	r1, [r3, r2]
 8017cf6:	687b      	ldr	r3, [r7, #4]
 8017cf8:	2245      	movs	r2, #69	@ 0x45
 8017cfa:	2101      	movs	r1, #1
 8017cfc:	5499      	strb	r1, [r3, r2]
 8017cfe:	687b      	ldr	r3, [r7, #4]
 8017d00:	2246      	movs	r2, #70	@ 0x46
 8017d02:	2101      	movs	r1, #1
 8017d04:	5499      	strb	r1, [r3, r2]
 8017d06:	687b      	ldr	r3, [r7, #4]
 8017d08:	2247      	movs	r2, #71	@ 0x47
 8017d0a:	2101      	movs	r1, #1
 8017d0c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8017d0e:	687b      	ldr	r3, [r7, #4]
 8017d10:	223d      	movs	r2, #61	@ 0x3d
 8017d12:	2101      	movs	r1, #1
 8017d14:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8017d16:	2300      	movs	r3, #0
}
 8017d18:	0018      	movs	r0, r3
 8017d1a:	46bd      	mov	sp, r7
 8017d1c:	b002      	add	sp, #8
 8017d1e:	bd80      	pop	{r7, pc}

08017d20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8017d20:	b580      	push	{r7, lr}
 8017d22:	b082      	sub	sp, #8
 8017d24:	af00      	add	r7, sp, #0
 8017d26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8017d28:	687b      	ldr	r3, [r7, #4]
 8017d2a:	2b00      	cmp	r3, #0
 8017d2c:	d101      	bne.n	8017d32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8017d2e:	2301      	movs	r3, #1
 8017d30:	e04a      	b.n	8017dc8 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8017d32:	687b      	ldr	r3, [r7, #4]
 8017d34:	223d      	movs	r2, #61	@ 0x3d
 8017d36:	5c9b      	ldrb	r3, [r3, r2]
 8017d38:	b2db      	uxtb	r3, r3
 8017d3a:	2b00      	cmp	r3, #0
 8017d3c:	d107      	bne.n	8017d4e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8017d3e:	687b      	ldr	r3, [r7, #4]
 8017d40:	223c      	movs	r2, #60	@ 0x3c
 8017d42:	2100      	movs	r1, #0
 8017d44:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8017d46:	687b      	ldr	r3, [r7, #4]
 8017d48:	0018      	movs	r0, r3
 8017d4a:	f000 f841 	bl	8017dd0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8017d4e:	687b      	ldr	r3, [r7, #4]
 8017d50:	223d      	movs	r2, #61	@ 0x3d
 8017d52:	2102      	movs	r1, #2
 8017d54:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8017d56:	687b      	ldr	r3, [r7, #4]
 8017d58:	681a      	ldr	r2, [r3, #0]
 8017d5a:	687b      	ldr	r3, [r7, #4]
 8017d5c:	3304      	adds	r3, #4
 8017d5e:	0019      	movs	r1, r3
 8017d60:	0010      	movs	r0, r2
 8017d62:	f000 ff0f 	bl	8018b84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8017d66:	687b      	ldr	r3, [r7, #4]
 8017d68:	2248      	movs	r2, #72	@ 0x48
 8017d6a:	2101      	movs	r1, #1
 8017d6c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8017d6e:	687b      	ldr	r3, [r7, #4]
 8017d70:	223e      	movs	r2, #62	@ 0x3e
 8017d72:	2101      	movs	r1, #1
 8017d74:	5499      	strb	r1, [r3, r2]
 8017d76:	687b      	ldr	r3, [r7, #4]
 8017d78:	223f      	movs	r2, #63	@ 0x3f
 8017d7a:	2101      	movs	r1, #1
 8017d7c:	5499      	strb	r1, [r3, r2]
 8017d7e:	687b      	ldr	r3, [r7, #4]
 8017d80:	2240      	movs	r2, #64	@ 0x40
 8017d82:	2101      	movs	r1, #1
 8017d84:	5499      	strb	r1, [r3, r2]
 8017d86:	687b      	ldr	r3, [r7, #4]
 8017d88:	2241      	movs	r2, #65	@ 0x41
 8017d8a:	2101      	movs	r1, #1
 8017d8c:	5499      	strb	r1, [r3, r2]
 8017d8e:	687b      	ldr	r3, [r7, #4]
 8017d90:	2242      	movs	r2, #66	@ 0x42
 8017d92:	2101      	movs	r1, #1
 8017d94:	5499      	strb	r1, [r3, r2]
 8017d96:	687b      	ldr	r3, [r7, #4]
 8017d98:	2243      	movs	r2, #67	@ 0x43
 8017d9a:	2101      	movs	r1, #1
 8017d9c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8017d9e:	687b      	ldr	r3, [r7, #4]
 8017da0:	2244      	movs	r2, #68	@ 0x44
 8017da2:	2101      	movs	r1, #1
 8017da4:	5499      	strb	r1, [r3, r2]
 8017da6:	687b      	ldr	r3, [r7, #4]
 8017da8:	2245      	movs	r2, #69	@ 0x45
 8017daa:	2101      	movs	r1, #1
 8017dac:	5499      	strb	r1, [r3, r2]
 8017dae:	687b      	ldr	r3, [r7, #4]
 8017db0:	2246      	movs	r2, #70	@ 0x46
 8017db2:	2101      	movs	r1, #1
 8017db4:	5499      	strb	r1, [r3, r2]
 8017db6:	687b      	ldr	r3, [r7, #4]
 8017db8:	2247      	movs	r2, #71	@ 0x47
 8017dba:	2101      	movs	r1, #1
 8017dbc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8017dbe:	687b      	ldr	r3, [r7, #4]
 8017dc0:	223d      	movs	r2, #61	@ 0x3d
 8017dc2:	2101      	movs	r1, #1
 8017dc4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8017dc6:	2300      	movs	r3, #0
}
 8017dc8:	0018      	movs	r0, r3
 8017dca:	46bd      	mov	sp, r7
 8017dcc:	b002      	add	sp, #8
 8017dce:	bd80      	pop	{r7, pc}

08017dd0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8017dd0:	b580      	push	{r7, lr}
 8017dd2:	b082      	sub	sp, #8
 8017dd4:	af00      	add	r7, sp, #0
 8017dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8017dd8:	46c0      	nop			@ (mov r8, r8)
 8017dda:	46bd      	mov	sp, r7
 8017ddc:	b002      	add	sp, #8
 8017dde:	bd80      	pop	{r7, pc}

08017de0 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8017de0:	b580      	push	{r7, lr}
 8017de2:	b086      	sub	sp, #24
 8017de4:	af00      	add	r7, sp, #0
 8017de6:	60f8      	str	r0, [r7, #12]
 8017de8:	60b9      	str	r1, [r7, #8]
 8017dea:	607a      	str	r2, [r7, #4]
 8017dec:	001a      	movs	r2, r3
 8017dee:	1cbb      	adds	r3, r7, #2
 8017df0:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8017df2:	2317      	movs	r3, #23
 8017df4:	18fb      	adds	r3, r7, r3
 8017df6:	2200      	movs	r2, #0
 8017df8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8017dfa:	68bb      	ldr	r3, [r7, #8]
 8017dfc:	2b00      	cmp	r3, #0
 8017dfe:	d108      	bne.n	8017e12 <HAL_TIM_PWM_Start_DMA+0x32>
 8017e00:	68fb      	ldr	r3, [r7, #12]
 8017e02:	223e      	movs	r2, #62	@ 0x3e
 8017e04:	5c9b      	ldrb	r3, [r3, r2]
 8017e06:	b2db      	uxtb	r3, r3
 8017e08:	3b02      	subs	r3, #2
 8017e0a:	425a      	negs	r2, r3
 8017e0c:	4153      	adcs	r3, r2
 8017e0e:	b2db      	uxtb	r3, r3
 8017e10:	e037      	b.n	8017e82 <HAL_TIM_PWM_Start_DMA+0xa2>
 8017e12:	68bb      	ldr	r3, [r7, #8]
 8017e14:	2b04      	cmp	r3, #4
 8017e16:	d108      	bne.n	8017e2a <HAL_TIM_PWM_Start_DMA+0x4a>
 8017e18:	68fb      	ldr	r3, [r7, #12]
 8017e1a:	223f      	movs	r2, #63	@ 0x3f
 8017e1c:	5c9b      	ldrb	r3, [r3, r2]
 8017e1e:	b2db      	uxtb	r3, r3
 8017e20:	3b02      	subs	r3, #2
 8017e22:	425a      	negs	r2, r3
 8017e24:	4153      	adcs	r3, r2
 8017e26:	b2db      	uxtb	r3, r3
 8017e28:	e02b      	b.n	8017e82 <HAL_TIM_PWM_Start_DMA+0xa2>
 8017e2a:	68bb      	ldr	r3, [r7, #8]
 8017e2c:	2b08      	cmp	r3, #8
 8017e2e:	d108      	bne.n	8017e42 <HAL_TIM_PWM_Start_DMA+0x62>
 8017e30:	68fb      	ldr	r3, [r7, #12]
 8017e32:	2240      	movs	r2, #64	@ 0x40
 8017e34:	5c9b      	ldrb	r3, [r3, r2]
 8017e36:	b2db      	uxtb	r3, r3
 8017e38:	3b02      	subs	r3, #2
 8017e3a:	425a      	negs	r2, r3
 8017e3c:	4153      	adcs	r3, r2
 8017e3e:	b2db      	uxtb	r3, r3
 8017e40:	e01f      	b.n	8017e82 <HAL_TIM_PWM_Start_DMA+0xa2>
 8017e42:	68bb      	ldr	r3, [r7, #8]
 8017e44:	2b0c      	cmp	r3, #12
 8017e46:	d108      	bne.n	8017e5a <HAL_TIM_PWM_Start_DMA+0x7a>
 8017e48:	68fb      	ldr	r3, [r7, #12]
 8017e4a:	2241      	movs	r2, #65	@ 0x41
 8017e4c:	5c9b      	ldrb	r3, [r3, r2]
 8017e4e:	b2db      	uxtb	r3, r3
 8017e50:	3b02      	subs	r3, #2
 8017e52:	425a      	negs	r2, r3
 8017e54:	4153      	adcs	r3, r2
 8017e56:	b2db      	uxtb	r3, r3
 8017e58:	e013      	b.n	8017e82 <HAL_TIM_PWM_Start_DMA+0xa2>
 8017e5a:	68bb      	ldr	r3, [r7, #8]
 8017e5c:	2b10      	cmp	r3, #16
 8017e5e:	d108      	bne.n	8017e72 <HAL_TIM_PWM_Start_DMA+0x92>
 8017e60:	68fb      	ldr	r3, [r7, #12]
 8017e62:	2242      	movs	r2, #66	@ 0x42
 8017e64:	5c9b      	ldrb	r3, [r3, r2]
 8017e66:	b2db      	uxtb	r3, r3
 8017e68:	3b02      	subs	r3, #2
 8017e6a:	425a      	negs	r2, r3
 8017e6c:	4153      	adcs	r3, r2
 8017e6e:	b2db      	uxtb	r3, r3
 8017e70:	e007      	b.n	8017e82 <HAL_TIM_PWM_Start_DMA+0xa2>
 8017e72:	68fb      	ldr	r3, [r7, #12]
 8017e74:	2243      	movs	r2, #67	@ 0x43
 8017e76:	5c9b      	ldrb	r3, [r3, r2]
 8017e78:	b2db      	uxtb	r3, r3
 8017e7a:	3b02      	subs	r3, #2
 8017e7c:	425a      	negs	r2, r3
 8017e7e:	4153      	adcs	r3, r2
 8017e80:	b2db      	uxtb	r3, r3
 8017e82:	2b00      	cmp	r3, #0
 8017e84:	d001      	beq.n	8017e8a <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 8017e86:	2302      	movs	r3, #2
 8017e88:	e18e      	b.n	80181a8 <HAL_TIM_PWM_Start_DMA+0x3c8>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8017e8a:	68bb      	ldr	r3, [r7, #8]
 8017e8c:	2b00      	cmp	r3, #0
 8017e8e:	d108      	bne.n	8017ea2 <HAL_TIM_PWM_Start_DMA+0xc2>
 8017e90:	68fb      	ldr	r3, [r7, #12]
 8017e92:	223e      	movs	r2, #62	@ 0x3e
 8017e94:	5c9b      	ldrb	r3, [r3, r2]
 8017e96:	b2db      	uxtb	r3, r3
 8017e98:	3b01      	subs	r3, #1
 8017e9a:	425a      	negs	r2, r3
 8017e9c:	4153      	adcs	r3, r2
 8017e9e:	b2db      	uxtb	r3, r3
 8017ea0:	e037      	b.n	8017f12 <HAL_TIM_PWM_Start_DMA+0x132>
 8017ea2:	68bb      	ldr	r3, [r7, #8]
 8017ea4:	2b04      	cmp	r3, #4
 8017ea6:	d108      	bne.n	8017eba <HAL_TIM_PWM_Start_DMA+0xda>
 8017ea8:	68fb      	ldr	r3, [r7, #12]
 8017eaa:	223f      	movs	r2, #63	@ 0x3f
 8017eac:	5c9b      	ldrb	r3, [r3, r2]
 8017eae:	b2db      	uxtb	r3, r3
 8017eb0:	3b01      	subs	r3, #1
 8017eb2:	425a      	negs	r2, r3
 8017eb4:	4153      	adcs	r3, r2
 8017eb6:	b2db      	uxtb	r3, r3
 8017eb8:	e02b      	b.n	8017f12 <HAL_TIM_PWM_Start_DMA+0x132>
 8017eba:	68bb      	ldr	r3, [r7, #8]
 8017ebc:	2b08      	cmp	r3, #8
 8017ebe:	d108      	bne.n	8017ed2 <HAL_TIM_PWM_Start_DMA+0xf2>
 8017ec0:	68fb      	ldr	r3, [r7, #12]
 8017ec2:	2240      	movs	r2, #64	@ 0x40
 8017ec4:	5c9b      	ldrb	r3, [r3, r2]
 8017ec6:	b2db      	uxtb	r3, r3
 8017ec8:	3b01      	subs	r3, #1
 8017eca:	425a      	negs	r2, r3
 8017ecc:	4153      	adcs	r3, r2
 8017ece:	b2db      	uxtb	r3, r3
 8017ed0:	e01f      	b.n	8017f12 <HAL_TIM_PWM_Start_DMA+0x132>
 8017ed2:	68bb      	ldr	r3, [r7, #8]
 8017ed4:	2b0c      	cmp	r3, #12
 8017ed6:	d108      	bne.n	8017eea <HAL_TIM_PWM_Start_DMA+0x10a>
 8017ed8:	68fb      	ldr	r3, [r7, #12]
 8017eda:	2241      	movs	r2, #65	@ 0x41
 8017edc:	5c9b      	ldrb	r3, [r3, r2]
 8017ede:	b2db      	uxtb	r3, r3
 8017ee0:	3b01      	subs	r3, #1
 8017ee2:	425a      	negs	r2, r3
 8017ee4:	4153      	adcs	r3, r2
 8017ee6:	b2db      	uxtb	r3, r3
 8017ee8:	e013      	b.n	8017f12 <HAL_TIM_PWM_Start_DMA+0x132>
 8017eea:	68bb      	ldr	r3, [r7, #8]
 8017eec:	2b10      	cmp	r3, #16
 8017eee:	d108      	bne.n	8017f02 <HAL_TIM_PWM_Start_DMA+0x122>
 8017ef0:	68fb      	ldr	r3, [r7, #12]
 8017ef2:	2242      	movs	r2, #66	@ 0x42
 8017ef4:	5c9b      	ldrb	r3, [r3, r2]
 8017ef6:	b2db      	uxtb	r3, r3
 8017ef8:	3b01      	subs	r3, #1
 8017efa:	425a      	negs	r2, r3
 8017efc:	4153      	adcs	r3, r2
 8017efe:	b2db      	uxtb	r3, r3
 8017f00:	e007      	b.n	8017f12 <HAL_TIM_PWM_Start_DMA+0x132>
 8017f02:	68fb      	ldr	r3, [r7, #12]
 8017f04:	2243      	movs	r2, #67	@ 0x43
 8017f06:	5c9b      	ldrb	r3, [r3, r2]
 8017f08:	b2db      	uxtb	r3, r3
 8017f0a:	3b01      	subs	r3, #1
 8017f0c:	425a      	negs	r2, r3
 8017f0e:	4153      	adcs	r3, r2
 8017f10:	b2db      	uxtb	r3, r3
 8017f12:	2b00      	cmp	r3, #0
 8017f14:	d035      	beq.n	8017f82 <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 8017f16:	687b      	ldr	r3, [r7, #4]
 8017f18:	2b00      	cmp	r3, #0
 8017f1a:	d003      	beq.n	8017f24 <HAL_TIM_PWM_Start_DMA+0x144>
 8017f1c:	1cbb      	adds	r3, r7, #2
 8017f1e:	881b      	ldrh	r3, [r3, #0]
 8017f20:	2b00      	cmp	r3, #0
 8017f22:	d101      	bne.n	8017f28 <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 8017f24:	2301      	movs	r3, #1
 8017f26:	e13f      	b.n	80181a8 <HAL_TIM_PWM_Start_DMA+0x3c8>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8017f28:	68bb      	ldr	r3, [r7, #8]
 8017f2a:	2b00      	cmp	r3, #0
 8017f2c:	d104      	bne.n	8017f38 <HAL_TIM_PWM_Start_DMA+0x158>
 8017f2e:	68fb      	ldr	r3, [r7, #12]
 8017f30:	223e      	movs	r2, #62	@ 0x3e
 8017f32:	2102      	movs	r1, #2
 8017f34:	5499      	strb	r1, [r3, r2]
 8017f36:	e026      	b.n	8017f86 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8017f38:	68bb      	ldr	r3, [r7, #8]
 8017f3a:	2b04      	cmp	r3, #4
 8017f3c:	d104      	bne.n	8017f48 <HAL_TIM_PWM_Start_DMA+0x168>
 8017f3e:	68fb      	ldr	r3, [r7, #12]
 8017f40:	223f      	movs	r2, #63	@ 0x3f
 8017f42:	2102      	movs	r1, #2
 8017f44:	5499      	strb	r1, [r3, r2]
 8017f46:	e01e      	b.n	8017f86 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8017f48:	68bb      	ldr	r3, [r7, #8]
 8017f4a:	2b08      	cmp	r3, #8
 8017f4c:	d104      	bne.n	8017f58 <HAL_TIM_PWM_Start_DMA+0x178>
 8017f4e:	68fb      	ldr	r3, [r7, #12]
 8017f50:	2240      	movs	r2, #64	@ 0x40
 8017f52:	2102      	movs	r1, #2
 8017f54:	5499      	strb	r1, [r3, r2]
 8017f56:	e016      	b.n	8017f86 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8017f58:	68bb      	ldr	r3, [r7, #8]
 8017f5a:	2b0c      	cmp	r3, #12
 8017f5c:	d104      	bne.n	8017f68 <HAL_TIM_PWM_Start_DMA+0x188>
 8017f5e:	68fb      	ldr	r3, [r7, #12]
 8017f60:	2241      	movs	r2, #65	@ 0x41
 8017f62:	2102      	movs	r1, #2
 8017f64:	5499      	strb	r1, [r3, r2]
 8017f66:	e00e      	b.n	8017f86 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8017f68:	68bb      	ldr	r3, [r7, #8]
 8017f6a:	2b10      	cmp	r3, #16
 8017f6c:	d104      	bne.n	8017f78 <HAL_TIM_PWM_Start_DMA+0x198>
 8017f6e:	68fb      	ldr	r3, [r7, #12]
 8017f70:	2242      	movs	r2, #66	@ 0x42
 8017f72:	2102      	movs	r1, #2
 8017f74:	5499      	strb	r1, [r3, r2]
 8017f76:	e006      	b.n	8017f86 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8017f78:	68fb      	ldr	r3, [r7, #12]
 8017f7a:	2243      	movs	r2, #67	@ 0x43
 8017f7c:	2102      	movs	r1, #2
 8017f7e:	5499      	strb	r1, [r3, r2]
 8017f80:	e001      	b.n	8017f86 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 8017f82:	2301      	movs	r3, #1
 8017f84:	e110      	b.n	80181a8 <HAL_TIM_PWM_Start_DMA+0x3c8>
  }

  switch (Channel)
 8017f86:	68bb      	ldr	r3, [r7, #8]
 8017f88:	2b0c      	cmp	r3, #12
 8017f8a:	d100      	bne.n	8017f8e <HAL_TIM_PWM_Start_DMA+0x1ae>
 8017f8c:	e080      	b.n	8018090 <HAL_TIM_PWM_Start_DMA+0x2b0>
 8017f8e:	68bb      	ldr	r3, [r7, #8]
 8017f90:	2b0c      	cmp	r3, #12
 8017f92:	d900      	bls.n	8017f96 <HAL_TIM_PWM_Start_DMA+0x1b6>
 8017f94:	e0a1      	b.n	80180da <HAL_TIM_PWM_Start_DMA+0x2fa>
 8017f96:	68bb      	ldr	r3, [r7, #8]
 8017f98:	2b08      	cmp	r3, #8
 8017f9a:	d054      	beq.n	8018046 <HAL_TIM_PWM_Start_DMA+0x266>
 8017f9c:	68bb      	ldr	r3, [r7, #8]
 8017f9e:	2b08      	cmp	r3, #8
 8017fa0:	d900      	bls.n	8017fa4 <HAL_TIM_PWM_Start_DMA+0x1c4>
 8017fa2:	e09a      	b.n	80180da <HAL_TIM_PWM_Start_DMA+0x2fa>
 8017fa4:	68bb      	ldr	r3, [r7, #8]
 8017fa6:	2b00      	cmp	r3, #0
 8017fa8:	d003      	beq.n	8017fb2 <HAL_TIM_PWM_Start_DMA+0x1d2>
 8017faa:	68bb      	ldr	r3, [r7, #8]
 8017fac:	2b04      	cmp	r3, #4
 8017fae:	d025      	beq.n	8017ffc <HAL_TIM_PWM_Start_DMA+0x21c>
 8017fb0:	e093      	b.n	80180da <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8017fb2:	68fb      	ldr	r3, [r7, #12]
 8017fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017fb6:	4a7e      	ldr	r2, [pc, #504]	@ (80181b0 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 8017fb8:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8017fba:	68fb      	ldr	r3, [r7, #12]
 8017fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017fbe:	4a7d      	ldr	r2, [pc, #500]	@ (80181b4 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8017fc0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8017fc2:	68fb      	ldr	r3, [r7, #12]
 8017fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017fc6:	4a7c      	ldr	r2, [pc, #496]	@ (80181b8 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8017fc8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8017fca:	68fb      	ldr	r3, [r7, #12]
 8017fcc:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8017fce:	6879      	ldr	r1, [r7, #4]
 8017fd0:	68fb      	ldr	r3, [r7, #12]
 8017fd2:	681b      	ldr	r3, [r3, #0]
 8017fd4:	3334      	adds	r3, #52	@ 0x34
 8017fd6:	001a      	movs	r2, r3
 8017fd8:	1cbb      	adds	r3, r7, #2
 8017fda:	881b      	ldrh	r3, [r3, #0]
 8017fdc:	f7f7 fdf6 	bl	800fbcc <HAL_DMA_Start_IT>
 8017fe0:	1e03      	subs	r3, r0, #0
 8017fe2:	d001      	beq.n	8017fe8 <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8017fe4:	2301      	movs	r3, #1
 8017fe6:	e0df      	b.n	80181a8 <HAL_TIM_PWM_Start_DMA+0x3c8>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8017fe8:	68fb      	ldr	r3, [r7, #12]
 8017fea:	681b      	ldr	r3, [r3, #0]
 8017fec:	68da      	ldr	r2, [r3, #12]
 8017fee:	68fb      	ldr	r3, [r7, #12]
 8017ff0:	681b      	ldr	r3, [r3, #0]
 8017ff2:	2180      	movs	r1, #128	@ 0x80
 8017ff4:	0089      	lsls	r1, r1, #2
 8017ff6:	430a      	orrs	r2, r1
 8017ff8:	60da      	str	r2, [r3, #12]
      break;
 8017ffa:	e073      	b.n	80180e4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8017ffc:	68fb      	ldr	r3, [r7, #12]
 8017ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018000:	4a6b      	ldr	r2, [pc, #428]	@ (80181b0 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 8018002:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8018004:	68fb      	ldr	r3, [r7, #12]
 8018006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018008:	4a6a      	ldr	r2, [pc, #424]	@ (80181b4 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 801800a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 801800c:	68fb      	ldr	r3, [r7, #12]
 801800e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018010:	4a69      	ldr	r2, [pc, #420]	@ (80181b8 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8018012:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8018014:	68fb      	ldr	r3, [r7, #12]
 8018016:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8018018:	6879      	ldr	r1, [r7, #4]
 801801a:	68fb      	ldr	r3, [r7, #12]
 801801c:	681b      	ldr	r3, [r3, #0]
 801801e:	3338      	adds	r3, #56	@ 0x38
 8018020:	001a      	movs	r2, r3
 8018022:	1cbb      	adds	r3, r7, #2
 8018024:	881b      	ldrh	r3, [r3, #0]
 8018026:	f7f7 fdd1 	bl	800fbcc <HAL_DMA_Start_IT>
 801802a:	1e03      	subs	r3, r0, #0
 801802c:	d001      	beq.n	8018032 <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801802e:	2301      	movs	r3, #1
 8018030:	e0ba      	b.n	80181a8 <HAL_TIM_PWM_Start_DMA+0x3c8>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8018032:	68fb      	ldr	r3, [r7, #12]
 8018034:	681b      	ldr	r3, [r3, #0]
 8018036:	68da      	ldr	r2, [r3, #12]
 8018038:	68fb      	ldr	r3, [r7, #12]
 801803a:	681b      	ldr	r3, [r3, #0]
 801803c:	2180      	movs	r1, #128	@ 0x80
 801803e:	00c9      	lsls	r1, r1, #3
 8018040:	430a      	orrs	r2, r1
 8018042:	60da      	str	r2, [r3, #12]
      break;
 8018044:	e04e      	b.n	80180e4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8018046:	68fb      	ldr	r3, [r7, #12]
 8018048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801804a:	4a59      	ldr	r2, [pc, #356]	@ (80181b0 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 801804c:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 801804e:	68fb      	ldr	r3, [r7, #12]
 8018050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018052:	4a58      	ldr	r2, [pc, #352]	@ (80181b4 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8018054:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8018056:	68fb      	ldr	r3, [r7, #12]
 8018058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801805a:	4a57      	ldr	r2, [pc, #348]	@ (80181b8 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 801805c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 801805e:	68fb      	ldr	r3, [r7, #12]
 8018060:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8018062:	6879      	ldr	r1, [r7, #4]
 8018064:	68fb      	ldr	r3, [r7, #12]
 8018066:	681b      	ldr	r3, [r3, #0]
 8018068:	333c      	adds	r3, #60	@ 0x3c
 801806a:	001a      	movs	r2, r3
 801806c:	1cbb      	adds	r3, r7, #2
 801806e:	881b      	ldrh	r3, [r3, #0]
 8018070:	f7f7 fdac 	bl	800fbcc <HAL_DMA_Start_IT>
 8018074:	1e03      	subs	r3, r0, #0
 8018076:	d001      	beq.n	801807c <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8018078:	2301      	movs	r3, #1
 801807a:	e095      	b.n	80181a8 <HAL_TIM_PWM_Start_DMA+0x3c8>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 801807c:	68fb      	ldr	r3, [r7, #12]
 801807e:	681b      	ldr	r3, [r3, #0]
 8018080:	68da      	ldr	r2, [r3, #12]
 8018082:	68fb      	ldr	r3, [r7, #12]
 8018084:	681b      	ldr	r3, [r3, #0]
 8018086:	2180      	movs	r1, #128	@ 0x80
 8018088:	0109      	lsls	r1, r1, #4
 801808a:	430a      	orrs	r2, r1
 801808c:	60da      	str	r2, [r3, #12]
      break;
 801808e:	e029      	b.n	80180e4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8018090:	68fb      	ldr	r3, [r7, #12]
 8018092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018094:	4a46      	ldr	r2, [pc, #280]	@ (80181b0 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 8018096:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8018098:	68fb      	ldr	r3, [r7, #12]
 801809a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801809c:	4a45      	ldr	r2, [pc, #276]	@ (80181b4 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 801809e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80180a0:	68fb      	ldr	r3, [r7, #12]
 80180a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80180a4:	4a44      	ldr	r2, [pc, #272]	@ (80181b8 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 80180a6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80180a8:	68fb      	ldr	r3, [r7, #12]
 80180aa:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80180ac:	6879      	ldr	r1, [r7, #4]
 80180ae:	68fb      	ldr	r3, [r7, #12]
 80180b0:	681b      	ldr	r3, [r3, #0]
 80180b2:	3340      	adds	r3, #64	@ 0x40
 80180b4:	001a      	movs	r2, r3
 80180b6:	1cbb      	adds	r3, r7, #2
 80180b8:	881b      	ldrh	r3, [r3, #0]
 80180ba:	f7f7 fd87 	bl	800fbcc <HAL_DMA_Start_IT>
 80180be:	1e03      	subs	r3, r0, #0
 80180c0:	d001      	beq.n	80180c6 <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80180c2:	2301      	movs	r3, #1
 80180c4:	e070      	b.n	80181a8 <HAL_TIM_PWM_Start_DMA+0x3c8>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80180c6:	68fb      	ldr	r3, [r7, #12]
 80180c8:	681b      	ldr	r3, [r3, #0]
 80180ca:	68da      	ldr	r2, [r3, #12]
 80180cc:	68fb      	ldr	r3, [r7, #12]
 80180ce:	681b      	ldr	r3, [r3, #0]
 80180d0:	2180      	movs	r1, #128	@ 0x80
 80180d2:	0149      	lsls	r1, r1, #5
 80180d4:	430a      	orrs	r2, r1
 80180d6:	60da      	str	r2, [r3, #12]
      break;
 80180d8:	e004      	b.n	80180e4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 80180da:	2317      	movs	r3, #23
 80180dc:	18fb      	adds	r3, r7, r3
 80180de:	2201      	movs	r2, #1
 80180e0:	701a      	strb	r2, [r3, #0]
      break;
 80180e2:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 80180e4:	2317      	movs	r3, #23
 80180e6:	18fb      	adds	r3, r7, r3
 80180e8:	781b      	ldrb	r3, [r3, #0]
 80180ea:	2b00      	cmp	r3, #0
 80180ec:	d159      	bne.n	80181a2 <HAL_TIM_PWM_Start_DMA+0x3c2>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80180ee:	68fb      	ldr	r3, [r7, #12]
 80180f0:	681b      	ldr	r3, [r3, #0]
 80180f2:	68b9      	ldr	r1, [r7, #8]
 80180f4:	2201      	movs	r2, #1
 80180f6:	0018      	movs	r0, r3
 80180f8:	f001 f8fa 	bl	80192f0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80180fc:	68fb      	ldr	r3, [r7, #12]
 80180fe:	681b      	ldr	r3, [r3, #0]
 8018100:	4a2e      	ldr	r2, [pc, #184]	@ (80181bc <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8018102:	4293      	cmp	r3, r2
 8018104:	d009      	beq.n	801811a <HAL_TIM_PWM_Start_DMA+0x33a>
 8018106:	68fb      	ldr	r3, [r7, #12]
 8018108:	681b      	ldr	r3, [r3, #0]
 801810a:	4a2d      	ldr	r2, [pc, #180]	@ (80181c0 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 801810c:	4293      	cmp	r3, r2
 801810e:	d004      	beq.n	801811a <HAL_TIM_PWM_Start_DMA+0x33a>
 8018110:	68fb      	ldr	r3, [r7, #12]
 8018112:	681b      	ldr	r3, [r3, #0]
 8018114:	4a2b      	ldr	r2, [pc, #172]	@ (80181c4 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8018116:	4293      	cmp	r3, r2
 8018118:	d101      	bne.n	801811e <HAL_TIM_PWM_Start_DMA+0x33e>
 801811a:	2301      	movs	r3, #1
 801811c:	e000      	b.n	8018120 <HAL_TIM_PWM_Start_DMA+0x340>
 801811e:	2300      	movs	r3, #0
 8018120:	2b00      	cmp	r3, #0
 8018122:	d008      	beq.n	8018136 <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8018124:	68fb      	ldr	r3, [r7, #12]
 8018126:	681b      	ldr	r3, [r3, #0]
 8018128:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801812a:	68fb      	ldr	r3, [r7, #12]
 801812c:	681b      	ldr	r3, [r3, #0]
 801812e:	2180      	movs	r1, #128	@ 0x80
 8018130:	0209      	lsls	r1, r1, #8
 8018132:	430a      	orrs	r2, r1
 8018134:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8018136:	68fb      	ldr	r3, [r7, #12]
 8018138:	681b      	ldr	r3, [r3, #0]
 801813a:	4a20      	ldr	r2, [pc, #128]	@ (80181bc <HAL_TIM_PWM_Start_DMA+0x3dc>)
 801813c:	4293      	cmp	r3, r2
 801813e:	d00f      	beq.n	8018160 <HAL_TIM_PWM_Start_DMA+0x380>
 8018140:	68fb      	ldr	r3, [r7, #12]
 8018142:	681a      	ldr	r2, [r3, #0]
 8018144:	2380      	movs	r3, #128	@ 0x80
 8018146:	05db      	lsls	r3, r3, #23
 8018148:	429a      	cmp	r2, r3
 801814a:	d009      	beq.n	8018160 <HAL_TIM_PWM_Start_DMA+0x380>
 801814c:	68fb      	ldr	r3, [r7, #12]
 801814e:	681b      	ldr	r3, [r3, #0]
 8018150:	4a1d      	ldr	r2, [pc, #116]	@ (80181c8 <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8018152:	4293      	cmp	r3, r2
 8018154:	d004      	beq.n	8018160 <HAL_TIM_PWM_Start_DMA+0x380>
 8018156:	68fb      	ldr	r3, [r7, #12]
 8018158:	681b      	ldr	r3, [r3, #0]
 801815a:	4a19      	ldr	r2, [pc, #100]	@ (80181c0 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 801815c:	4293      	cmp	r3, r2
 801815e:	d116      	bne.n	801818e <HAL_TIM_PWM_Start_DMA+0x3ae>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8018160:	68fb      	ldr	r3, [r7, #12]
 8018162:	681b      	ldr	r3, [r3, #0]
 8018164:	689b      	ldr	r3, [r3, #8]
 8018166:	4a19      	ldr	r2, [pc, #100]	@ (80181cc <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8018168:	4013      	ands	r3, r2
 801816a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801816c:	693b      	ldr	r3, [r7, #16]
 801816e:	2b06      	cmp	r3, #6
 8018170:	d016      	beq.n	80181a0 <HAL_TIM_PWM_Start_DMA+0x3c0>
 8018172:	693a      	ldr	r2, [r7, #16]
 8018174:	2380      	movs	r3, #128	@ 0x80
 8018176:	025b      	lsls	r3, r3, #9
 8018178:	429a      	cmp	r2, r3
 801817a:	d011      	beq.n	80181a0 <HAL_TIM_PWM_Start_DMA+0x3c0>
      {
        __HAL_TIM_ENABLE(htim);
 801817c:	68fb      	ldr	r3, [r7, #12]
 801817e:	681b      	ldr	r3, [r3, #0]
 8018180:	681a      	ldr	r2, [r3, #0]
 8018182:	68fb      	ldr	r3, [r7, #12]
 8018184:	681b      	ldr	r3, [r3, #0]
 8018186:	2101      	movs	r1, #1
 8018188:	430a      	orrs	r2, r1
 801818a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801818c:	e008      	b.n	80181a0 <HAL_TIM_PWM_Start_DMA+0x3c0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 801818e:	68fb      	ldr	r3, [r7, #12]
 8018190:	681b      	ldr	r3, [r3, #0]
 8018192:	681a      	ldr	r2, [r3, #0]
 8018194:	68fb      	ldr	r3, [r7, #12]
 8018196:	681b      	ldr	r3, [r3, #0]
 8018198:	2101      	movs	r1, #1
 801819a:	430a      	orrs	r2, r1
 801819c:	601a      	str	r2, [r3, #0]
 801819e:	e000      	b.n	80181a2 <HAL_TIM_PWM_Start_DMA+0x3c2>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80181a0:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 80181a2:	2317      	movs	r3, #23
 80181a4:	18fb      	adds	r3, r7, r3
 80181a6:	781b      	ldrb	r3, [r3, #0]
}
 80181a8:	0018      	movs	r0, r3
 80181aa:	46bd      	mov	sp, r7
 80181ac:	b006      	add	sp, #24
 80181ae:	bd80      	pop	{r7, pc}
 80181b0:	08018a71 	.word	0x08018a71
 80181b4:	08018b1b 	.word	0x08018b1b
 80181b8:	080189dd 	.word	0x080189dd
 80181bc:	40012c00 	.word	0x40012c00
 80181c0:	40014000 	.word	0x40014000
 80181c4:	40014400 	.word	0x40014400
 80181c8:	40000400 	.word	0x40000400
 80181cc:	00010007 	.word	0x00010007

080181d0 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80181d0:	b580      	push	{r7, lr}
 80181d2:	b084      	sub	sp, #16
 80181d4:	af00      	add	r7, sp, #0
 80181d6:	6078      	str	r0, [r7, #4]
 80181d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80181da:	230f      	movs	r3, #15
 80181dc:	18fb      	adds	r3, r7, r3
 80181de:	2200      	movs	r2, #0
 80181e0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 80181e2:	683b      	ldr	r3, [r7, #0]
 80181e4:	2b0c      	cmp	r3, #12
 80181e6:	d039      	beq.n	801825c <HAL_TIM_PWM_Stop_DMA+0x8c>
 80181e8:	683b      	ldr	r3, [r7, #0]
 80181ea:	2b0c      	cmp	r3, #12
 80181ec:	d844      	bhi.n	8018278 <HAL_TIM_PWM_Stop_DMA+0xa8>
 80181ee:	683b      	ldr	r3, [r7, #0]
 80181f0:	2b08      	cmp	r3, #8
 80181f2:	d025      	beq.n	8018240 <HAL_TIM_PWM_Stop_DMA+0x70>
 80181f4:	683b      	ldr	r3, [r7, #0]
 80181f6:	2b08      	cmp	r3, #8
 80181f8:	d83e      	bhi.n	8018278 <HAL_TIM_PWM_Stop_DMA+0xa8>
 80181fa:	683b      	ldr	r3, [r7, #0]
 80181fc:	2b00      	cmp	r3, #0
 80181fe:	d003      	beq.n	8018208 <HAL_TIM_PWM_Stop_DMA+0x38>
 8018200:	683b      	ldr	r3, [r7, #0]
 8018202:	2b04      	cmp	r3, #4
 8018204:	d00e      	beq.n	8018224 <HAL_TIM_PWM_Stop_DMA+0x54>
 8018206:	e037      	b.n	8018278 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8018208:	687b      	ldr	r3, [r7, #4]
 801820a:	681b      	ldr	r3, [r3, #0]
 801820c:	68da      	ldr	r2, [r3, #12]
 801820e:	687b      	ldr	r3, [r7, #4]
 8018210:	681b      	ldr	r3, [r3, #0]
 8018212:	495a      	ldr	r1, [pc, #360]	@ (801837c <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 8018214:	400a      	ands	r2, r1
 8018216:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8018218:	687b      	ldr	r3, [r7, #4]
 801821a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801821c:	0018      	movs	r0, r3
 801821e:	f7f7 fdbb 	bl	800fd98 <HAL_DMA_Abort_IT>
      break;
 8018222:	e02e      	b.n	8018282 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8018224:	687b      	ldr	r3, [r7, #4]
 8018226:	681b      	ldr	r3, [r3, #0]
 8018228:	68da      	ldr	r2, [r3, #12]
 801822a:	687b      	ldr	r3, [r7, #4]
 801822c:	681b      	ldr	r3, [r3, #0]
 801822e:	4954      	ldr	r1, [pc, #336]	@ (8018380 <HAL_TIM_PWM_Stop_DMA+0x1b0>)
 8018230:	400a      	ands	r2, r1
 8018232:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8018234:	687b      	ldr	r3, [r7, #4]
 8018236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018238:	0018      	movs	r0, r3
 801823a:	f7f7 fdad 	bl	800fd98 <HAL_DMA_Abort_IT>
      break;
 801823e:	e020      	b.n	8018282 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8018240:	687b      	ldr	r3, [r7, #4]
 8018242:	681b      	ldr	r3, [r3, #0]
 8018244:	68da      	ldr	r2, [r3, #12]
 8018246:	687b      	ldr	r3, [r7, #4]
 8018248:	681b      	ldr	r3, [r3, #0]
 801824a:	494e      	ldr	r1, [pc, #312]	@ (8018384 <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 801824c:	400a      	ands	r2, r1
 801824e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8018250:	687b      	ldr	r3, [r7, #4]
 8018252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018254:	0018      	movs	r0, r3
 8018256:	f7f7 fd9f 	bl	800fd98 <HAL_DMA_Abort_IT>
      break;
 801825a:	e012      	b.n	8018282 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 801825c:	687b      	ldr	r3, [r7, #4]
 801825e:	681b      	ldr	r3, [r3, #0]
 8018260:	68da      	ldr	r2, [r3, #12]
 8018262:	687b      	ldr	r3, [r7, #4]
 8018264:	681b      	ldr	r3, [r3, #0]
 8018266:	4948      	ldr	r1, [pc, #288]	@ (8018388 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 8018268:	400a      	ands	r2, r1
 801826a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 801826c:	687b      	ldr	r3, [r7, #4]
 801826e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018270:	0018      	movs	r0, r3
 8018272:	f7f7 fd91 	bl	800fd98 <HAL_DMA_Abort_IT>
      break;
 8018276:	e004      	b.n	8018282 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 8018278:	230f      	movs	r3, #15
 801827a:	18fb      	adds	r3, r7, r3
 801827c:	2201      	movs	r2, #1
 801827e:	701a      	strb	r2, [r3, #0]
      break;
 8018280:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8018282:	230f      	movs	r3, #15
 8018284:	18fb      	adds	r3, r7, r3
 8018286:	781b      	ldrb	r3, [r3, #0]
 8018288:	2b00      	cmp	r3, #0
 801828a:	d000      	beq.n	801828e <HAL_TIM_PWM_Stop_DMA+0xbe>
 801828c:	e06e      	b.n	801836c <HAL_TIM_PWM_Stop_DMA+0x19c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 801828e:	687b      	ldr	r3, [r7, #4]
 8018290:	681b      	ldr	r3, [r3, #0]
 8018292:	6839      	ldr	r1, [r7, #0]
 8018294:	2200      	movs	r2, #0
 8018296:	0018      	movs	r0, r3
 8018298:	f001 f82a 	bl	80192f0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801829c:	687b      	ldr	r3, [r7, #4]
 801829e:	681b      	ldr	r3, [r3, #0]
 80182a0:	4a3a      	ldr	r2, [pc, #232]	@ (801838c <HAL_TIM_PWM_Stop_DMA+0x1bc>)
 80182a2:	4293      	cmp	r3, r2
 80182a4:	d009      	beq.n	80182ba <HAL_TIM_PWM_Stop_DMA+0xea>
 80182a6:	687b      	ldr	r3, [r7, #4]
 80182a8:	681b      	ldr	r3, [r3, #0]
 80182aa:	4a39      	ldr	r2, [pc, #228]	@ (8018390 <HAL_TIM_PWM_Stop_DMA+0x1c0>)
 80182ac:	4293      	cmp	r3, r2
 80182ae:	d004      	beq.n	80182ba <HAL_TIM_PWM_Stop_DMA+0xea>
 80182b0:	687b      	ldr	r3, [r7, #4]
 80182b2:	681b      	ldr	r3, [r3, #0]
 80182b4:	4a37      	ldr	r2, [pc, #220]	@ (8018394 <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 80182b6:	4293      	cmp	r3, r2
 80182b8:	d101      	bne.n	80182be <HAL_TIM_PWM_Stop_DMA+0xee>
 80182ba:	2301      	movs	r3, #1
 80182bc:	e000      	b.n	80182c0 <HAL_TIM_PWM_Stop_DMA+0xf0>
 80182be:	2300      	movs	r3, #0
 80182c0:	2b00      	cmp	r3, #0
 80182c2:	d013      	beq.n	80182ec <HAL_TIM_PWM_Stop_DMA+0x11c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80182c4:	687b      	ldr	r3, [r7, #4]
 80182c6:	681b      	ldr	r3, [r3, #0]
 80182c8:	6a1b      	ldr	r3, [r3, #32]
 80182ca:	4a33      	ldr	r2, [pc, #204]	@ (8018398 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 80182cc:	4013      	ands	r3, r2
 80182ce:	d10d      	bne.n	80182ec <HAL_TIM_PWM_Stop_DMA+0x11c>
 80182d0:	687b      	ldr	r3, [r7, #4]
 80182d2:	681b      	ldr	r3, [r3, #0]
 80182d4:	6a1b      	ldr	r3, [r3, #32]
 80182d6:	4a31      	ldr	r2, [pc, #196]	@ (801839c <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 80182d8:	4013      	ands	r3, r2
 80182da:	d107      	bne.n	80182ec <HAL_TIM_PWM_Stop_DMA+0x11c>
 80182dc:	687b      	ldr	r3, [r7, #4]
 80182de:	681b      	ldr	r3, [r3, #0]
 80182e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80182e2:	687b      	ldr	r3, [r7, #4]
 80182e4:	681b      	ldr	r3, [r3, #0]
 80182e6:	492e      	ldr	r1, [pc, #184]	@ (80183a0 <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 80182e8:	400a      	ands	r2, r1
 80182ea:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80182ec:	687b      	ldr	r3, [r7, #4]
 80182ee:	681b      	ldr	r3, [r3, #0]
 80182f0:	6a1b      	ldr	r3, [r3, #32]
 80182f2:	4a29      	ldr	r2, [pc, #164]	@ (8018398 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 80182f4:	4013      	ands	r3, r2
 80182f6:	d10d      	bne.n	8018314 <HAL_TIM_PWM_Stop_DMA+0x144>
 80182f8:	687b      	ldr	r3, [r7, #4]
 80182fa:	681b      	ldr	r3, [r3, #0]
 80182fc:	6a1b      	ldr	r3, [r3, #32]
 80182fe:	4a27      	ldr	r2, [pc, #156]	@ (801839c <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8018300:	4013      	ands	r3, r2
 8018302:	d107      	bne.n	8018314 <HAL_TIM_PWM_Stop_DMA+0x144>
 8018304:	687b      	ldr	r3, [r7, #4]
 8018306:	681b      	ldr	r3, [r3, #0]
 8018308:	681a      	ldr	r2, [r3, #0]
 801830a:	687b      	ldr	r3, [r7, #4]
 801830c:	681b      	ldr	r3, [r3, #0]
 801830e:	2101      	movs	r1, #1
 8018310:	438a      	bics	r2, r1
 8018312:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8018314:	683b      	ldr	r3, [r7, #0]
 8018316:	2b00      	cmp	r3, #0
 8018318:	d104      	bne.n	8018324 <HAL_TIM_PWM_Stop_DMA+0x154>
 801831a:	687b      	ldr	r3, [r7, #4]
 801831c:	223e      	movs	r2, #62	@ 0x3e
 801831e:	2101      	movs	r1, #1
 8018320:	5499      	strb	r1, [r3, r2]
 8018322:	e023      	b.n	801836c <HAL_TIM_PWM_Stop_DMA+0x19c>
 8018324:	683b      	ldr	r3, [r7, #0]
 8018326:	2b04      	cmp	r3, #4
 8018328:	d104      	bne.n	8018334 <HAL_TIM_PWM_Stop_DMA+0x164>
 801832a:	687b      	ldr	r3, [r7, #4]
 801832c:	223f      	movs	r2, #63	@ 0x3f
 801832e:	2101      	movs	r1, #1
 8018330:	5499      	strb	r1, [r3, r2]
 8018332:	e01b      	b.n	801836c <HAL_TIM_PWM_Stop_DMA+0x19c>
 8018334:	683b      	ldr	r3, [r7, #0]
 8018336:	2b08      	cmp	r3, #8
 8018338:	d104      	bne.n	8018344 <HAL_TIM_PWM_Stop_DMA+0x174>
 801833a:	687b      	ldr	r3, [r7, #4]
 801833c:	2240      	movs	r2, #64	@ 0x40
 801833e:	2101      	movs	r1, #1
 8018340:	5499      	strb	r1, [r3, r2]
 8018342:	e013      	b.n	801836c <HAL_TIM_PWM_Stop_DMA+0x19c>
 8018344:	683b      	ldr	r3, [r7, #0]
 8018346:	2b0c      	cmp	r3, #12
 8018348:	d104      	bne.n	8018354 <HAL_TIM_PWM_Stop_DMA+0x184>
 801834a:	687b      	ldr	r3, [r7, #4]
 801834c:	2241      	movs	r2, #65	@ 0x41
 801834e:	2101      	movs	r1, #1
 8018350:	5499      	strb	r1, [r3, r2]
 8018352:	e00b      	b.n	801836c <HAL_TIM_PWM_Stop_DMA+0x19c>
 8018354:	683b      	ldr	r3, [r7, #0]
 8018356:	2b10      	cmp	r3, #16
 8018358:	d104      	bne.n	8018364 <HAL_TIM_PWM_Stop_DMA+0x194>
 801835a:	687b      	ldr	r3, [r7, #4]
 801835c:	2242      	movs	r2, #66	@ 0x42
 801835e:	2101      	movs	r1, #1
 8018360:	5499      	strb	r1, [r3, r2]
 8018362:	e003      	b.n	801836c <HAL_TIM_PWM_Stop_DMA+0x19c>
 8018364:	687b      	ldr	r3, [r7, #4]
 8018366:	2243      	movs	r2, #67	@ 0x43
 8018368:	2101      	movs	r1, #1
 801836a:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 801836c:	230f      	movs	r3, #15
 801836e:	18fb      	adds	r3, r7, r3
 8018370:	781b      	ldrb	r3, [r3, #0]
}
 8018372:	0018      	movs	r0, r3
 8018374:	46bd      	mov	sp, r7
 8018376:	b004      	add	sp, #16
 8018378:	bd80      	pop	{r7, pc}
 801837a:	46c0      	nop			@ (mov r8, r8)
 801837c:	fffffdff 	.word	0xfffffdff
 8018380:	fffffbff 	.word	0xfffffbff
 8018384:	fffff7ff 	.word	0xfffff7ff
 8018388:	ffffefff 	.word	0xffffefff
 801838c:	40012c00 	.word	0x40012c00
 8018390:	40014000 	.word	0x40014000
 8018394:	40014400 	.word	0x40014400
 8018398:	00001111 	.word	0x00001111
 801839c:	00000444 	.word	0x00000444
 80183a0:	ffff7fff 	.word	0xffff7fff

080183a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80183a4:	b580      	push	{r7, lr}
 80183a6:	b084      	sub	sp, #16
 80183a8:	af00      	add	r7, sp, #0
 80183aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80183ac:	687b      	ldr	r3, [r7, #4]
 80183ae:	681b      	ldr	r3, [r3, #0]
 80183b0:	68db      	ldr	r3, [r3, #12]
 80183b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80183b4:	687b      	ldr	r3, [r7, #4]
 80183b6:	681b      	ldr	r3, [r3, #0]
 80183b8:	691b      	ldr	r3, [r3, #16]
 80183ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80183bc:	68bb      	ldr	r3, [r7, #8]
 80183be:	2202      	movs	r2, #2
 80183c0:	4013      	ands	r3, r2
 80183c2:	d021      	beq.n	8018408 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80183c4:	68fb      	ldr	r3, [r7, #12]
 80183c6:	2202      	movs	r2, #2
 80183c8:	4013      	ands	r3, r2
 80183ca:	d01d      	beq.n	8018408 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80183cc:	687b      	ldr	r3, [r7, #4]
 80183ce:	681b      	ldr	r3, [r3, #0]
 80183d0:	2203      	movs	r2, #3
 80183d2:	4252      	negs	r2, r2
 80183d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80183d6:	687b      	ldr	r3, [r7, #4]
 80183d8:	2201      	movs	r2, #1
 80183da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80183dc:	687b      	ldr	r3, [r7, #4]
 80183de:	681b      	ldr	r3, [r3, #0]
 80183e0:	699b      	ldr	r3, [r3, #24]
 80183e2:	2203      	movs	r2, #3
 80183e4:	4013      	ands	r3, r2
 80183e6:	d004      	beq.n	80183f2 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80183e8:	687b      	ldr	r3, [r7, #4]
 80183ea:	0018      	movs	r0, r3
 80183ec:	f000 face 	bl	801898c <HAL_TIM_IC_CaptureCallback>
 80183f0:	e007      	b.n	8018402 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80183f2:	687b      	ldr	r3, [r7, #4]
 80183f4:	0018      	movs	r0, r3
 80183f6:	f000 fac1 	bl	801897c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80183fa:	687b      	ldr	r3, [r7, #4]
 80183fc:	0018      	movs	r0, r3
 80183fe:	f000 facd 	bl	801899c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018402:	687b      	ldr	r3, [r7, #4]
 8018404:	2200      	movs	r2, #0
 8018406:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8018408:	68bb      	ldr	r3, [r7, #8]
 801840a:	2204      	movs	r2, #4
 801840c:	4013      	ands	r3, r2
 801840e:	d022      	beq.n	8018456 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8018410:	68fb      	ldr	r3, [r7, #12]
 8018412:	2204      	movs	r2, #4
 8018414:	4013      	ands	r3, r2
 8018416:	d01e      	beq.n	8018456 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8018418:	687b      	ldr	r3, [r7, #4]
 801841a:	681b      	ldr	r3, [r3, #0]
 801841c:	2205      	movs	r2, #5
 801841e:	4252      	negs	r2, r2
 8018420:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8018422:	687b      	ldr	r3, [r7, #4]
 8018424:	2202      	movs	r2, #2
 8018426:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8018428:	687b      	ldr	r3, [r7, #4]
 801842a:	681b      	ldr	r3, [r3, #0]
 801842c:	699a      	ldr	r2, [r3, #24]
 801842e:	23c0      	movs	r3, #192	@ 0xc0
 8018430:	009b      	lsls	r3, r3, #2
 8018432:	4013      	ands	r3, r2
 8018434:	d004      	beq.n	8018440 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8018436:	687b      	ldr	r3, [r7, #4]
 8018438:	0018      	movs	r0, r3
 801843a:	f000 faa7 	bl	801898c <HAL_TIM_IC_CaptureCallback>
 801843e:	e007      	b.n	8018450 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8018440:	687b      	ldr	r3, [r7, #4]
 8018442:	0018      	movs	r0, r3
 8018444:	f000 fa9a 	bl	801897c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8018448:	687b      	ldr	r3, [r7, #4]
 801844a:	0018      	movs	r0, r3
 801844c:	f000 faa6 	bl	801899c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018450:	687b      	ldr	r3, [r7, #4]
 8018452:	2200      	movs	r2, #0
 8018454:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8018456:	68bb      	ldr	r3, [r7, #8]
 8018458:	2208      	movs	r2, #8
 801845a:	4013      	ands	r3, r2
 801845c:	d021      	beq.n	80184a2 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801845e:	68fb      	ldr	r3, [r7, #12]
 8018460:	2208      	movs	r2, #8
 8018462:	4013      	ands	r3, r2
 8018464:	d01d      	beq.n	80184a2 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8018466:	687b      	ldr	r3, [r7, #4]
 8018468:	681b      	ldr	r3, [r3, #0]
 801846a:	2209      	movs	r2, #9
 801846c:	4252      	negs	r2, r2
 801846e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8018470:	687b      	ldr	r3, [r7, #4]
 8018472:	2204      	movs	r2, #4
 8018474:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8018476:	687b      	ldr	r3, [r7, #4]
 8018478:	681b      	ldr	r3, [r3, #0]
 801847a:	69db      	ldr	r3, [r3, #28]
 801847c:	2203      	movs	r2, #3
 801847e:	4013      	ands	r3, r2
 8018480:	d004      	beq.n	801848c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8018482:	687b      	ldr	r3, [r7, #4]
 8018484:	0018      	movs	r0, r3
 8018486:	f000 fa81 	bl	801898c <HAL_TIM_IC_CaptureCallback>
 801848a:	e007      	b.n	801849c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801848c:	687b      	ldr	r3, [r7, #4]
 801848e:	0018      	movs	r0, r3
 8018490:	f000 fa74 	bl	801897c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8018494:	687b      	ldr	r3, [r7, #4]
 8018496:	0018      	movs	r0, r3
 8018498:	f000 fa80 	bl	801899c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801849c:	687b      	ldr	r3, [r7, #4]
 801849e:	2200      	movs	r2, #0
 80184a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80184a2:	68bb      	ldr	r3, [r7, #8]
 80184a4:	2210      	movs	r2, #16
 80184a6:	4013      	ands	r3, r2
 80184a8:	d022      	beq.n	80184f0 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80184aa:	68fb      	ldr	r3, [r7, #12]
 80184ac:	2210      	movs	r2, #16
 80184ae:	4013      	ands	r3, r2
 80184b0:	d01e      	beq.n	80184f0 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80184b2:	687b      	ldr	r3, [r7, #4]
 80184b4:	681b      	ldr	r3, [r3, #0]
 80184b6:	2211      	movs	r2, #17
 80184b8:	4252      	negs	r2, r2
 80184ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80184bc:	687b      	ldr	r3, [r7, #4]
 80184be:	2208      	movs	r2, #8
 80184c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80184c2:	687b      	ldr	r3, [r7, #4]
 80184c4:	681b      	ldr	r3, [r3, #0]
 80184c6:	69da      	ldr	r2, [r3, #28]
 80184c8:	23c0      	movs	r3, #192	@ 0xc0
 80184ca:	009b      	lsls	r3, r3, #2
 80184cc:	4013      	ands	r3, r2
 80184ce:	d004      	beq.n	80184da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80184d0:	687b      	ldr	r3, [r7, #4]
 80184d2:	0018      	movs	r0, r3
 80184d4:	f000 fa5a 	bl	801898c <HAL_TIM_IC_CaptureCallback>
 80184d8:	e007      	b.n	80184ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80184da:	687b      	ldr	r3, [r7, #4]
 80184dc:	0018      	movs	r0, r3
 80184de:	f000 fa4d 	bl	801897c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80184e2:	687b      	ldr	r3, [r7, #4]
 80184e4:	0018      	movs	r0, r3
 80184e6:	f000 fa59 	bl	801899c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80184ea:	687b      	ldr	r3, [r7, #4]
 80184ec:	2200      	movs	r2, #0
 80184ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80184f0:	68bb      	ldr	r3, [r7, #8]
 80184f2:	2201      	movs	r2, #1
 80184f4:	4013      	ands	r3, r2
 80184f6:	d00c      	beq.n	8018512 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80184f8:	68fb      	ldr	r3, [r7, #12]
 80184fa:	2201      	movs	r2, #1
 80184fc:	4013      	ands	r3, r2
 80184fe:	d008      	beq.n	8018512 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8018500:	687b      	ldr	r3, [r7, #4]
 8018502:	681b      	ldr	r3, [r3, #0]
 8018504:	2202      	movs	r2, #2
 8018506:	4252      	negs	r2, r2
 8018508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801850a:	687b      	ldr	r3, [r7, #4]
 801850c:	0018      	movs	r0, r3
 801850e:	f000 fa2d 	bl	801896c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8018512:	68bb      	ldr	r3, [r7, #8]
 8018514:	2280      	movs	r2, #128	@ 0x80
 8018516:	4013      	ands	r3, r2
 8018518:	d104      	bne.n	8018524 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 801851a:	68ba      	ldr	r2, [r7, #8]
 801851c:	2380      	movs	r3, #128	@ 0x80
 801851e:	019b      	lsls	r3, r3, #6
 8018520:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8018522:	d00b      	beq.n	801853c <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8018524:	68fb      	ldr	r3, [r7, #12]
 8018526:	2280      	movs	r2, #128	@ 0x80
 8018528:	4013      	ands	r3, r2
 801852a:	d007      	beq.n	801853c <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801852c:	687b      	ldr	r3, [r7, #4]
 801852e:	681b      	ldr	r3, [r3, #0]
 8018530:	4a1e      	ldr	r2, [pc, #120]	@ (80185ac <HAL_TIM_IRQHandler+0x208>)
 8018532:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8018534:	687b      	ldr	r3, [r7, #4]
 8018536:	0018      	movs	r0, r3
 8018538:	f000 ff74 	bl	8019424 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801853c:	68ba      	ldr	r2, [r7, #8]
 801853e:	2380      	movs	r3, #128	@ 0x80
 8018540:	005b      	lsls	r3, r3, #1
 8018542:	4013      	ands	r3, r2
 8018544:	d00b      	beq.n	801855e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8018546:	68fb      	ldr	r3, [r7, #12]
 8018548:	2280      	movs	r2, #128	@ 0x80
 801854a:	4013      	ands	r3, r2
 801854c:	d007      	beq.n	801855e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801854e:	687b      	ldr	r3, [r7, #4]
 8018550:	681b      	ldr	r3, [r3, #0]
 8018552:	4a17      	ldr	r2, [pc, #92]	@ (80185b0 <HAL_TIM_IRQHandler+0x20c>)
 8018554:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8018556:	687b      	ldr	r3, [r7, #4]
 8018558:	0018      	movs	r0, r3
 801855a:	f000 ff6b 	bl	8019434 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801855e:	68bb      	ldr	r3, [r7, #8]
 8018560:	2240      	movs	r2, #64	@ 0x40
 8018562:	4013      	ands	r3, r2
 8018564:	d00c      	beq.n	8018580 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8018566:	68fb      	ldr	r3, [r7, #12]
 8018568:	2240      	movs	r2, #64	@ 0x40
 801856a:	4013      	ands	r3, r2
 801856c:	d008      	beq.n	8018580 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801856e:	687b      	ldr	r3, [r7, #4]
 8018570:	681b      	ldr	r3, [r3, #0]
 8018572:	2241      	movs	r2, #65	@ 0x41
 8018574:	4252      	negs	r2, r2
 8018576:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8018578:	687b      	ldr	r3, [r7, #4]
 801857a:	0018      	movs	r0, r3
 801857c:	f000 fa1e 	bl	80189bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8018580:	68bb      	ldr	r3, [r7, #8]
 8018582:	2220      	movs	r2, #32
 8018584:	4013      	ands	r3, r2
 8018586:	d00c      	beq.n	80185a2 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8018588:	68fb      	ldr	r3, [r7, #12]
 801858a:	2220      	movs	r2, #32
 801858c:	4013      	ands	r3, r2
 801858e:	d008      	beq.n	80185a2 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8018590:	687b      	ldr	r3, [r7, #4]
 8018592:	681b      	ldr	r3, [r3, #0]
 8018594:	2221      	movs	r2, #33	@ 0x21
 8018596:	4252      	negs	r2, r2
 8018598:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801859a:	687b      	ldr	r3, [r7, #4]
 801859c:	0018      	movs	r0, r3
 801859e:	f000 ff39 	bl	8019414 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80185a2:	46c0      	nop			@ (mov r8, r8)
 80185a4:	46bd      	mov	sp, r7
 80185a6:	b004      	add	sp, #16
 80185a8:	bd80      	pop	{r7, pc}
 80185aa:	46c0      	nop			@ (mov r8, r8)
 80185ac:	ffffdf7f 	.word	0xffffdf7f
 80185b0:	fffffeff 	.word	0xfffffeff

080185b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80185b4:	b580      	push	{r7, lr}
 80185b6:	b086      	sub	sp, #24
 80185b8:	af00      	add	r7, sp, #0
 80185ba:	60f8      	str	r0, [r7, #12]
 80185bc:	60b9      	str	r1, [r7, #8]
 80185be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80185c0:	2317      	movs	r3, #23
 80185c2:	18fb      	adds	r3, r7, r3
 80185c4:	2200      	movs	r2, #0
 80185c6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80185c8:	68fb      	ldr	r3, [r7, #12]
 80185ca:	223c      	movs	r2, #60	@ 0x3c
 80185cc:	5c9b      	ldrb	r3, [r3, r2]
 80185ce:	2b01      	cmp	r3, #1
 80185d0:	d101      	bne.n	80185d6 <HAL_TIM_PWM_ConfigChannel+0x22>
 80185d2:	2302      	movs	r3, #2
 80185d4:	e0e5      	b.n	80187a2 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80185d6:	68fb      	ldr	r3, [r7, #12]
 80185d8:	223c      	movs	r2, #60	@ 0x3c
 80185da:	2101      	movs	r1, #1
 80185dc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80185de:	687b      	ldr	r3, [r7, #4]
 80185e0:	2b14      	cmp	r3, #20
 80185e2:	d900      	bls.n	80185e6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80185e4:	e0d1      	b.n	801878a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80185e6:	687b      	ldr	r3, [r7, #4]
 80185e8:	009a      	lsls	r2, r3, #2
 80185ea:	4b70      	ldr	r3, [pc, #448]	@ (80187ac <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80185ec:	18d3      	adds	r3, r2, r3
 80185ee:	681b      	ldr	r3, [r3, #0]
 80185f0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80185f2:	68fb      	ldr	r3, [r7, #12]
 80185f4:	681b      	ldr	r3, [r3, #0]
 80185f6:	68ba      	ldr	r2, [r7, #8]
 80185f8:	0011      	movs	r1, r2
 80185fa:	0018      	movs	r0, r3
 80185fc:	f000 fb40 	bl	8018c80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8018600:	68fb      	ldr	r3, [r7, #12]
 8018602:	681b      	ldr	r3, [r3, #0]
 8018604:	699a      	ldr	r2, [r3, #24]
 8018606:	68fb      	ldr	r3, [r7, #12]
 8018608:	681b      	ldr	r3, [r3, #0]
 801860a:	2108      	movs	r1, #8
 801860c:	430a      	orrs	r2, r1
 801860e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8018610:	68fb      	ldr	r3, [r7, #12]
 8018612:	681b      	ldr	r3, [r3, #0]
 8018614:	699a      	ldr	r2, [r3, #24]
 8018616:	68fb      	ldr	r3, [r7, #12]
 8018618:	681b      	ldr	r3, [r3, #0]
 801861a:	2104      	movs	r1, #4
 801861c:	438a      	bics	r2, r1
 801861e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8018620:	68fb      	ldr	r3, [r7, #12]
 8018622:	681b      	ldr	r3, [r3, #0]
 8018624:	6999      	ldr	r1, [r3, #24]
 8018626:	68bb      	ldr	r3, [r7, #8]
 8018628:	691a      	ldr	r2, [r3, #16]
 801862a:	68fb      	ldr	r3, [r7, #12]
 801862c:	681b      	ldr	r3, [r3, #0]
 801862e:	430a      	orrs	r2, r1
 8018630:	619a      	str	r2, [r3, #24]
      break;
 8018632:	e0af      	b.n	8018794 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8018634:	68fb      	ldr	r3, [r7, #12]
 8018636:	681b      	ldr	r3, [r3, #0]
 8018638:	68ba      	ldr	r2, [r7, #8]
 801863a:	0011      	movs	r1, r2
 801863c:	0018      	movs	r0, r3
 801863e:	f000 fb9f 	bl	8018d80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8018642:	68fb      	ldr	r3, [r7, #12]
 8018644:	681b      	ldr	r3, [r3, #0]
 8018646:	699a      	ldr	r2, [r3, #24]
 8018648:	68fb      	ldr	r3, [r7, #12]
 801864a:	681b      	ldr	r3, [r3, #0]
 801864c:	2180      	movs	r1, #128	@ 0x80
 801864e:	0109      	lsls	r1, r1, #4
 8018650:	430a      	orrs	r2, r1
 8018652:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8018654:	68fb      	ldr	r3, [r7, #12]
 8018656:	681b      	ldr	r3, [r3, #0]
 8018658:	699a      	ldr	r2, [r3, #24]
 801865a:	68fb      	ldr	r3, [r7, #12]
 801865c:	681b      	ldr	r3, [r3, #0]
 801865e:	4954      	ldr	r1, [pc, #336]	@ (80187b0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8018660:	400a      	ands	r2, r1
 8018662:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8018664:	68fb      	ldr	r3, [r7, #12]
 8018666:	681b      	ldr	r3, [r3, #0]
 8018668:	6999      	ldr	r1, [r3, #24]
 801866a:	68bb      	ldr	r3, [r7, #8]
 801866c:	691b      	ldr	r3, [r3, #16]
 801866e:	021a      	lsls	r2, r3, #8
 8018670:	68fb      	ldr	r3, [r7, #12]
 8018672:	681b      	ldr	r3, [r3, #0]
 8018674:	430a      	orrs	r2, r1
 8018676:	619a      	str	r2, [r3, #24]
      break;
 8018678:	e08c      	b.n	8018794 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801867a:	68fb      	ldr	r3, [r7, #12]
 801867c:	681b      	ldr	r3, [r3, #0]
 801867e:	68ba      	ldr	r2, [r7, #8]
 8018680:	0011      	movs	r1, r2
 8018682:	0018      	movs	r0, r3
 8018684:	f000 fbfa 	bl	8018e7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8018688:	68fb      	ldr	r3, [r7, #12]
 801868a:	681b      	ldr	r3, [r3, #0]
 801868c:	69da      	ldr	r2, [r3, #28]
 801868e:	68fb      	ldr	r3, [r7, #12]
 8018690:	681b      	ldr	r3, [r3, #0]
 8018692:	2108      	movs	r1, #8
 8018694:	430a      	orrs	r2, r1
 8018696:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8018698:	68fb      	ldr	r3, [r7, #12]
 801869a:	681b      	ldr	r3, [r3, #0]
 801869c:	69da      	ldr	r2, [r3, #28]
 801869e:	68fb      	ldr	r3, [r7, #12]
 80186a0:	681b      	ldr	r3, [r3, #0]
 80186a2:	2104      	movs	r1, #4
 80186a4:	438a      	bics	r2, r1
 80186a6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80186a8:	68fb      	ldr	r3, [r7, #12]
 80186aa:	681b      	ldr	r3, [r3, #0]
 80186ac:	69d9      	ldr	r1, [r3, #28]
 80186ae:	68bb      	ldr	r3, [r7, #8]
 80186b0:	691a      	ldr	r2, [r3, #16]
 80186b2:	68fb      	ldr	r3, [r7, #12]
 80186b4:	681b      	ldr	r3, [r3, #0]
 80186b6:	430a      	orrs	r2, r1
 80186b8:	61da      	str	r2, [r3, #28]
      break;
 80186ba:	e06b      	b.n	8018794 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80186bc:	68fb      	ldr	r3, [r7, #12]
 80186be:	681b      	ldr	r3, [r3, #0]
 80186c0:	68ba      	ldr	r2, [r7, #8]
 80186c2:	0011      	movs	r1, r2
 80186c4:	0018      	movs	r0, r3
 80186c6:	f000 fc5b 	bl	8018f80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80186ca:	68fb      	ldr	r3, [r7, #12]
 80186cc:	681b      	ldr	r3, [r3, #0]
 80186ce:	69da      	ldr	r2, [r3, #28]
 80186d0:	68fb      	ldr	r3, [r7, #12]
 80186d2:	681b      	ldr	r3, [r3, #0]
 80186d4:	2180      	movs	r1, #128	@ 0x80
 80186d6:	0109      	lsls	r1, r1, #4
 80186d8:	430a      	orrs	r2, r1
 80186da:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80186dc:	68fb      	ldr	r3, [r7, #12]
 80186de:	681b      	ldr	r3, [r3, #0]
 80186e0:	69da      	ldr	r2, [r3, #28]
 80186e2:	68fb      	ldr	r3, [r7, #12]
 80186e4:	681b      	ldr	r3, [r3, #0]
 80186e6:	4932      	ldr	r1, [pc, #200]	@ (80187b0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80186e8:	400a      	ands	r2, r1
 80186ea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80186ec:	68fb      	ldr	r3, [r7, #12]
 80186ee:	681b      	ldr	r3, [r3, #0]
 80186f0:	69d9      	ldr	r1, [r3, #28]
 80186f2:	68bb      	ldr	r3, [r7, #8]
 80186f4:	691b      	ldr	r3, [r3, #16]
 80186f6:	021a      	lsls	r2, r3, #8
 80186f8:	68fb      	ldr	r3, [r7, #12]
 80186fa:	681b      	ldr	r3, [r3, #0]
 80186fc:	430a      	orrs	r2, r1
 80186fe:	61da      	str	r2, [r3, #28]
      break;
 8018700:	e048      	b.n	8018794 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8018702:	68fb      	ldr	r3, [r7, #12]
 8018704:	681b      	ldr	r3, [r3, #0]
 8018706:	68ba      	ldr	r2, [r7, #8]
 8018708:	0011      	movs	r1, r2
 801870a:	0018      	movs	r0, r3
 801870c:	f000 fc9c 	bl	8019048 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8018710:	68fb      	ldr	r3, [r7, #12]
 8018712:	681b      	ldr	r3, [r3, #0]
 8018714:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018716:	68fb      	ldr	r3, [r7, #12]
 8018718:	681b      	ldr	r3, [r3, #0]
 801871a:	2108      	movs	r1, #8
 801871c:	430a      	orrs	r2, r1
 801871e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8018720:	68fb      	ldr	r3, [r7, #12]
 8018722:	681b      	ldr	r3, [r3, #0]
 8018724:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018726:	68fb      	ldr	r3, [r7, #12]
 8018728:	681b      	ldr	r3, [r3, #0]
 801872a:	2104      	movs	r1, #4
 801872c:	438a      	bics	r2, r1
 801872e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8018730:	68fb      	ldr	r3, [r7, #12]
 8018732:	681b      	ldr	r3, [r3, #0]
 8018734:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8018736:	68bb      	ldr	r3, [r7, #8]
 8018738:	691a      	ldr	r2, [r3, #16]
 801873a:	68fb      	ldr	r3, [r7, #12]
 801873c:	681b      	ldr	r3, [r3, #0]
 801873e:	430a      	orrs	r2, r1
 8018740:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8018742:	e027      	b.n	8018794 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8018744:	68fb      	ldr	r3, [r7, #12]
 8018746:	681b      	ldr	r3, [r3, #0]
 8018748:	68ba      	ldr	r2, [r7, #8]
 801874a:	0011      	movs	r1, r2
 801874c:	0018      	movs	r0, r3
 801874e:	f000 fcd5 	bl	80190fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8018752:	68fb      	ldr	r3, [r7, #12]
 8018754:	681b      	ldr	r3, [r3, #0]
 8018756:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018758:	68fb      	ldr	r3, [r7, #12]
 801875a:	681b      	ldr	r3, [r3, #0]
 801875c:	2180      	movs	r1, #128	@ 0x80
 801875e:	0109      	lsls	r1, r1, #4
 8018760:	430a      	orrs	r2, r1
 8018762:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8018764:	68fb      	ldr	r3, [r7, #12]
 8018766:	681b      	ldr	r3, [r3, #0]
 8018768:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801876a:	68fb      	ldr	r3, [r7, #12]
 801876c:	681b      	ldr	r3, [r3, #0]
 801876e:	4910      	ldr	r1, [pc, #64]	@ (80187b0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8018770:	400a      	ands	r2, r1
 8018772:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8018774:	68fb      	ldr	r3, [r7, #12]
 8018776:	681b      	ldr	r3, [r3, #0]
 8018778:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801877a:	68bb      	ldr	r3, [r7, #8]
 801877c:	691b      	ldr	r3, [r3, #16]
 801877e:	021a      	lsls	r2, r3, #8
 8018780:	68fb      	ldr	r3, [r7, #12]
 8018782:	681b      	ldr	r3, [r3, #0]
 8018784:	430a      	orrs	r2, r1
 8018786:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8018788:	e004      	b.n	8018794 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 801878a:	2317      	movs	r3, #23
 801878c:	18fb      	adds	r3, r7, r3
 801878e:	2201      	movs	r2, #1
 8018790:	701a      	strb	r2, [r3, #0]
      break;
 8018792:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8018794:	68fb      	ldr	r3, [r7, #12]
 8018796:	223c      	movs	r2, #60	@ 0x3c
 8018798:	2100      	movs	r1, #0
 801879a:	5499      	strb	r1, [r3, r2]

  return status;
 801879c:	2317      	movs	r3, #23
 801879e:	18fb      	adds	r3, r7, r3
 80187a0:	781b      	ldrb	r3, [r3, #0]
}
 80187a2:	0018      	movs	r0, r3
 80187a4:	46bd      	mov	sp, r7
 80187a6:	b006      	add	sp, #24
 80187a8:	bd80      	pop	{r7, pc}
 80187aa:	46c0      	nop			@ (mov r8, r8)
 80187ac:	08026c3c 	.word	0x08026c3c
 80187b0:	fffffbff 	.word	0xfffffbff

080187b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80187b4:	b580      	push	{r7, lr}
 80187b6:	b084      	sub	sp, #16
 80187b8:	af00      	add	r7, sp, #0
 80187ba:	6078      	str	r0, [r7, #4]
 80187bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80187be:	230f      	movs	r3, #15
 80187c0:	18fb      	adds	r3, r7, r3
 80187c2:	2200      	movs	r2, #0
 80187c4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80187c6:	687b      	ldr	r3, [r7, #4]
 80187c8:	223c      	movs	r2, #60	@ 0x3c
 80187ca:	5c9b      	ldrb	r3, [r3, r2]
 80187cc:	2b01      	cmp	r3, #1
 80187ce:	d101      	bne.n	80187d4 <HAL_TIM_ConfigClockSource+0x20>
 80187d0:	2302      	movs	r3, #2
 80187d2:	e0c0      	b.n	8018956 <HAL_TIM_ConfigClockSource+0x1a2>
 80187d4:	687b      	ldr	r3, [r7, #4]
 80187d6:	223c      	movs	r2, #60	@ 0x3c
 80187d8:	2101      	movs	r1, #1
 80187da:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80187dc:	687b      	ldr	r3, [r7, #4]
 80187de:	223d      	movs	r2, #61	@ 0x3d
 80187e0:	2102      	movs	r1, #2
 80187e2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80187e4:	687b      	ldr	r3, [r7, #4]
 80187e6:	681b      	ldr	r3, [r3, #0]
 80187e8:	689b      	ldr	r3, [r3, #8]
 80187ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80187ec:	68bb      	ldr	r3, [r7, #8]
 80187ee:	4a5c      	ldr	r2, [pc, #368]	@ (8018960 <HAL_TIM_ConfigClockSource+0x1ac>)
 80187f0:	4013      	ands	r3, r2
 80187f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80187f4:	68bb      	ldr	r3, [r7, #8]
 80187f6:	4a5b      	ldr	r2, [pc, #364]	@ (8018964 <HAL_TIM_ConfigClockSource+0x1b0>)
 80187f8:	4013      	ands	r3, r2
 80187fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80187fc:	687b      	ldr	r3, [r7, #4]
 80187fe:	681b      	ldr	r3, [r3, #0]
 8018800:	68ba      	ldr	r2, [r7, #8]
 8018802:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8018804:	683b      	ldr	r3, [r7, #0]
 8018806:	681b      	ldr	r3, [r3, #0]
 8018808:	4a57      	ldr	r2, [pc, #348]	@ (8018968 <HAL_TIM_ConfigClockSource+0x1b4>)
 801880a:	4293      	cmp	r3, r2
 801880c:	d100      	bne.n	8018810 <HAL_TIM_ConfigClockSource+0x5c>
 801880e:	e088      	b.n	8018922 <HAL_TIM_ConfigClockSource+0x16e>
 8018810:	4a55      	ldr	r2, [pc, #340]	@ (8018968 <HAL_TIM_ConfigClockSource+0x1b4>)
 8018812:	4293      	cmp	r3, r2
 8018814:	d900      	bls.n	8018818 <HAL_TIM_ConfigClockSource+0x64>
 8018816:	e08d      	b.n	8018934 <HAL_TIM_ConfigClockSource+0x180>
 8018818:	2280      	movs	r2, #128	@ 0x80
 801881a:	0192      	lsls	r2, r2, #6
 801881c:	4293      	cmp	r3, r2
 801881e:	d03c      	beq.n	801889a <HAL_TIM_ConfigClockSource+0xe6>
 8018820:	2280      	movs	r2, #128	@ 0x80
 8018822:	0192      	lsls	r2, r2, #6
 8018824:	4293      	cmp	r3, r2
 8018826:	d900      	bls.n	801882a <HAL_TIM_ConfigClockSource+0x76>
 8018828:	e084      	b.n	8018934 <HAL_TIM_ConfigClockSource+0x180>
 801882a:	2280      	movs	r2, #128	@ 0x80
 801882c:	0152      	lsls	r2, r2, #5
 801882e:	4293      	cmp	r3, r2
 8018830:	d100      	bne.n	8018834 <HAL_TIM_ConfigClockSource+0x80>
 8018832:	e084      	b.n	801893e <HAL_TIM_ConfigClockSource+0x18a>
 8018834:	2280      	movs	r2, #128	@ 0x80
 8018836:	0152      	lsls	r2, r2, #5
 8018838:	4293      	cmp	r3, r2
 801883a:	d900      	bls.n	801883e <HAL_TIM_ConfigClockSource+0x8a>
 801883c:	e07a      	b.n	8018934 <HAL_TIM_ConfigClockSource+0x180>
 801883e:	2b70      	cmp	r3, #112	@ 0x70
 8018840:	d014      	beq.n	801886c <HAL_TIM_ConfigClockSource+0xb8>
 8018842:	d900      	bls.n	8018846 <HAL_TIM_ConfigClockSource+0x92>
 8018844:	e076      	b.n	8018934 <HAL_TIM_ConfigClockSource+0x180>
 8018846:	2b60      	cmp	r3, #96	@ 0x60
 8018848:	d04b      	beq.n	80188e2 <HAL_TIM_ConfigClockSource+0x12e>
 801884a:	d900      	bls.n	801884e <HAL_TIM_ConfigClockSource+0x9a>
 801884c:	e072      	b.n	8018934 <HAL_TIM_ConfigClockSource+0x180>
 801884e:	2b50      	cmp	r3, #80	@ 0x50
 8018850:	d037      	beq.n	80188c2 <HAL_TIM_ConfigClockSource+0x10e>
 8018852:	d900      	bls.n	8018856 <HAL_TIM_ConfigClockSource+0xa2>
 8018854:	e06e      	b.n	8018934 <HAL_TIM_ConfigClockSource+0x180>
 8018856:	2b40      	cmp	r3, #64	@ 0x40
 8018858:	d053      	beq.n	8018902 <HAL_TIM_ConfigClockSource+0x14e>
 801885a:	d86b      	bhi.n	8018934 <HAL_TIM_ConfigClockSource+0x180>
 801885c:	2b20      	cmp	r3, #32
 801885e:	d060      	beq.n	8018922 <HAL_TIM_ConfigClockSource+0x16e>
 8018860:	d868      	bhi.n	8018934 <HAL_TIM_ConfigClockSource+0x180>
 8018862:	2b00      	cmp	r3, #0
 8018864:	d05d      	beq.n	8018922 <HAL_TIM_ConfigClockSource+0x16e>
 8018866:	2b10      	cmp	r3, #16
 8018868:	d05b      	beq.n	8018922 <HAL_TIM_ConfigClockSource+0x16e>
 801886a:	e063      	b.n	8018934 <HAL_TIM_ConfigClockSource+0x180>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801886c:	687b      	ldr	r3, [r7, #4]
 801886e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8018870:	683b      	ldr	r3, [r7, #0]
 8018872:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8018874:	683b      	ldr	r3, [r7, #0]
 8018876:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8018878:	683b      	ldr	r3, [r7, #0]
 801887a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801887c:	f000 fd18 	bl	80192b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8018880:	687b      	ldr	r3, [r7, #4]
 8018882:	681b      	ldr	r3, [r3, #0]
 8018884:	689b      	ldr	r3, [r3, #8]
 8018886:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8018888:	68bb      	ldr	r3, [r7, #8]
 801888a:	2277      	movs	r2, #119	@ 0x77
 801888c:	4313      	orrs	r3, r2
 801888e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8018890:	687b      	ldr	r3, [r7, #4]
 8018892:	681b      	ldr	r3, [r3, #0]
 8018894:	68ba      	ldr	r2, [r7, #8]
 8018896:	609a      	str	r2, [r3, #8]
      break;
 8018898:	e052      	b.n	8018940 <HAL_TIM_ConfigClockSource+0x18c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801889a:	687b      	ldr	r3, [r7, #4]
 801889c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801889e:	683b      	ldr	r3, [r7, #0]
 80188a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80188a2:	683b      	ldr	r3, [r7, #0]
 80188a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80188a6:	683b      	ldr	r3, [r7, #0]
 80188a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80188aa:	f000 fd01 	bl	80192b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80188ae:	687b      	ldr	r3, [r7, #4]
 80188b0:	681b      	ldr	r3, [r3, #0]
 80188b2:	689a      	ldr	r2, [r3, #8]
 80188b4:	687b      	ldr	r3, [r7, #4]
 80188b6:	681b      	ldr	r3, [r3, #0]
 80188b8:	2180      	movs	r1, #128	@ 0x80
 80188ba:	01c9      	lsls	r1, r1, #7
 80188bc:	430a      	orrs	r2, r1
 80188be:	609a      	str	r2, [r3, #8]
      break;
 80188c0:	e03e      	b.n	8018940 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80188c2:	687b      	ldr	r3, [r7, #4]
 80188c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80188c6:	683b      	ldr	r3, [r7, #0]
 80188c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80188ca:	683b      	ldr	r3, [r7, #0]
 80188cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80188ce:	001a      	movs	r2, r3
 80188d0:	f000 fc72 	bl	80191b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80188d4:	687b      	ldr	r3, [r7, #4]
 80188d6:	681b      	ldr	r3, [r3, #0]
 80188d8:	2150      	movs	r1, #80	@ 0x50
 80188da:	0018      	movs	r0, r3
 80188dc:	f000 fccc 	bl	8019278 <TIM_ITRx_SetConfig>
      break;
 80188e0:	e02e      	b.n	8018940 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80188e2:	687b      	ldr	r3, [r7, #4]
 80188e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80188e6:	683b      	ldr	r3, [r7, #0]
 80188e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80188ea:	683b      	ldr	r3, [r7, #0]
 80188ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80188ee:	001a      	movs	r2, r3
 80188f0:	f000 fc90 	bl	8019214 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80188f4:	687b      	ldr	r3, [r7, #4]
 80188f6:	681b      	ldr	r3, [r3, #0]
 80188f8:	2160      	movs	r1, #96	@ 0x60
 80188fa:	0018      	movs	r0, r3
 80188fc:	f000 fcbc 	bl	8019278 <TIM_ITRx_SetConfig>
      break;
 8018900:	e01e      	b.n	8018940 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8018902:	687b      	ldr	r3, [r7, #4]
 8018904:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8018906:	683b      	ldr	r3, [r7, #0]
 8018908:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801890a:	683b      	ldr	r3, [r7, #0]
 801890c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801890e:	001a      	movs	r2, r3
 8018910:	f000 fc52 	bl	80191b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8018914:	687b      	ldr	r3, [r7, #4]
 8018916:	681b      	ldr	r3, [r3, #0]
 8018918:	2140      	movs	r1, #64	@ 0x40
 801891a:	0018      	movs	r0, r3
 801891c:	f000 fcac 	bl	8019278 <TIM_ITRx_SetConfig>
      break;
 8018920:	e00e      	b.n	8018940 <HAL_TIM_ConfigClockSource+0x18c>
    case TIM_CLOCKSOURCE_ITR7:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8018922:	687b      	ldr	r3, [r7, #4]
 8018924:	681a      	ldr	r2, [r3, #0]
 8018926:	683b      	ldr	r3, [r7, #0]
 8018928:	681b      	ldr	r3, [r3, #0]
 801892a:	0019      	movs	r1, r3
 801892c:	0010      	movs	r0, r2
 801892e:	f000 fca3 	bl	8019278 <TIM_ITRx_SetConfig>
      break;
 8018932:	e005      	b.n	8018940 <HAL_TIM_ConfigClockSource+0x18c>
    }

    default:
      status = HAL_ERROR;
 8018934:	230f      	movs	r3, #15
 8018936:	18fb      	adds	r3, r7, r3
 8018938:	2201      	movs	r2, #1
 801893a:	701a      	strb	r2, [r3, #0]
      break;
 801893c:	e000      	b.n	8018940 <HAL_TIM_ConfigClockSource+0x18c>
      break;
 801893e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8018940:	687b      	ldr	r3, [r7, #4]
 8018942:	223d      	movs	r2, #61	@ 0x3d
 8018944:	2101      	movs	r1, #1
 8018946:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8018948:	687b      	ldr	r3, [r7, #4]
 801894a:	223c      	movs	r2, #60	@ 0x3c
 801894c:	2100      	movs	r1, #0
 801894e:	5499      	strb	r1, [r3, r2]

  return status;
 8018950:	230f      	movs	r3, #15
 8018952:	18fb      	adds	r3, r7, r3
 8018954:	781b      	ldrb	r3, [r3, #0]
}
 8018956:	0018      	movs	r0, r3
 8018958:	46bd      	mov	sp, r7
 801895a:	b004      	add	sp, #16
 801895c:	bd80      	pop	{r7, pc}
 801895e:	46c0      	nop			@ (mov r8, r8)
 8018960:	ffceff88 	.word	0xffceff88
 8018964:	ffff00ff 	.word	0xffff00ff
 8018968:	00100030 	.word	0x00100030

0801896c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 801896c:	b580      	push	{r7, lr}
 801896e:	b082      	sub	sp, #8
 8018970:	af00      	add	r7, sp, #0
 8018972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8018974:	46c0      	nop			@ (mov r8, r8)
 8018976:	46bd      	mov	sp, r7
 8018978:	b002      	add	sp, #8
 801897a:	bd80      	pop	{r7, pc}

0801897c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801897c:	b580      	push	{r7, lr}
 801897e:	b082      	sub	sp, #8
 8018980:	af00      	add	r7, sp, #0
 8018982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8018984:	46c0      	nop			@ (mov r8, r8)
 8018986:	46bd      	mov	sp, r7
 8018988:	b002      	add	sp, #8
 801898a:	bd80      	pop	{r7, pc}

0801898c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801898c:	b580      	push	{r7, lr}
 801898e:	b082      	sub	sp, #8
 8018990:	af00      	add	r7, sp, #0
 8018992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8018994:	46c0      	nop			@ (mov r8, r8)
 8018996:	46bd      	mov	sp, r7
 8018998:	b002      	add	sp, #8
 801899a:	bd80      	pop	{r7, pc}

0801899c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801899c:	b580      	push	{r7, lr}
 801899e:	b082      	sub	sp, #8
 80189a0:	af00      	add	r7, sp, #0
 80189a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80189a4:	46c0      	nop			@ (mov r8, r8)
 80189a6:	46bd      	mov	sp, r7
 80189a8:	b002      	add	sp, #8
 80189aa:	bd80      	pop	{r7, pc}

080189ac <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80189ac:	b580      	push	{r7, lr}
 80189ae:	b082      	sub	sp, #8
 80189b0:	af00      	add	r7, sp, #0
 80189b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80189b4:	46c0      	nop			@ (mov r8, r8)
 80189b6:	46bd      	mov	sp, r7
 80189b8:	b002      	add	sp, #8
 80189ba:	bd80      	pop	{r7, pc}

080189bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80189bc:	b580      	push	{r7, lr}
 80189be:	b082      	sub	sp, #8
 80189c0:	af00      	add	r7, sp, #0
 80189c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80189c4:	46c0      	nop			@ (mov r8, r8)
 80189c6:	46bd      	mov	sp, r7
 80189c8:	b002      	add	sp, #8
 80189ca:	bd80      	pop	{r7, pc}

080189cc <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80189cc:	b580      	push	{r7, lr}
 80189ce:	b082      	sub	sp, #8
 80189d0:	af00      	add	r7, sp, #0
 80189d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80189d4:	46c0      	nop			@ (mov r8, r8)
 80189d6:	46bd      	mov	sp, r7
 80189d8:	b002      	add	sp, #8
 80189da:	bd80      	pop	{r7, pc}

080189dc <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80189dc:	b580      	push	{r7, lr}
 80189de:	b084      	sub	sp, #16
 80189e0:	af00      	add	r7, sp, #0
 80189e2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80189e4:	687b      	ldr	r3, [r7, #4]
 80189e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80189e8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80189ea:	68fb      	ldr	r3, [r7, #12]
 80189ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80189ee:	687a      	ldr	r2, [r7, #4]
 80189f0:	429a      	cmp	r2, r3
 80189f2:	d107      	bne.n	8018a04 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80189f4:	68fb      	ldr	r3, [r7, #12]
 80189f6:	2201      	movs	r2, #1
 80189f8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80189fa:	68fb      	ldr	r3, [r7, #12]
 80189fc:	223e      	movs	r2, #62	@ 0x3e
 80189fe:	2101      	movs	r1, #1
 8018a00:	5499      	strb	r1, [r3, r2]
 8018a02:	e02a      	b.n	8018a5a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8018a04:	68fb      	ldr	r3, [r7, #12]
 8018a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018a08:	687a      	ldr	r2, [r7, #4]
 8018a0a:	429a      	cmp	r2, r3
 8018a0c:	d107      	bne.n	8018a1e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8018a0e:	68fb      	ldr	r3, [r7, #12]
 8018a10:	2202      	movs	r2, #2
 8018a12:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8018a14:	68fb      	ldr	r3, [r7, #12]
 8018a16:	223f      	movs	r2, #63	@ 0x3f
 8018a18:	2101      	movs	r1, #1
 8018a1a:	5499      	strb	r1, [r3, r2]
 8018a1c:	e01d      	b.n	8018a5a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8018a1e:	68fb      	ldr	r3, [r7, #12]
 8018a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018a22:	687a      	ldr	r2, [r7, #4]
 8018a24:	429a      	cmp	r2, r3
 8018a26:	d107      	bne.n	8018a38 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8018a28:	68fb      	ldr	r3, [r7, #12]
 8018a2a:	2204      	movs	r2, #4
 8018a2c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8018a2e:	68fb      	ldr	r3, [r7, #12]
 8018a30:	2240      	movs	r2, #64	@ 0x40
 8018a32:	2101      	movs	r1, #1
 8018a34:	5499      	strb	r1, [r3, r2]
 8018a36:	e010      	b.n	8018a5a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8018a38:	68fb      	ldr	r3, [r7, #12]
 8018a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018a3c:	687a      	ldr	r2, [r7, #4]
 8018a3e:	429a      	cmp	r2, r3
 8018a40:	d107      	bne.n	8018a52 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8018a42:	68fb      	ldr	r3, [r7, #12]
 8018a44:	2208      	movs	r2, #8
 8018a46:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8018a48:	68fb      	ldr	r3, [r7, #12]
 8018a4a:	2241      	movs	r2, #65	@ 0x41
 8018a4c:	2101      	movs	r1, #1
 8018a4e:	5499      	strb	r1, [r3, r2]
 8018a50:	e003      	b.n	8018a5a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8018a52:	68fb      	ldr	r3, [r7, #12]
 8018a54:	223d      	movs	r2, #61	@ 0x3d
 8018a56:	2101      	movs	r1, #1
 8018a58:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8018a5a:	68fb      	ldr	r3, [r7, #12]
 8018a5c:	0018      	movs	r0, r3
 8018a5e:	f7ff ffb5 	bl	80189cc <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018a62:	68fb      	ldr	r3, [r7, #12]
 8018a64:	2200      	movs	r2, #0
 8018a66:	771a      	strb	r2, [r3, #28]
}
 8018a68:	46c0      	nop			@ (mov r8, r8)
 8018a6a:	46bd      	mov	sp, r7
 8018a6c:	b004      	add	sp, #16
 8018a6e:	bd80      	pop	{r7, pc}

08018a70 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8018a70:	b580      	push	{r7, lr}
 8018a72:	b084      	sub	sp, #16
 8018a74:	af00      	add	r7, sp, #0
 8018a76:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8018a78:	687b      	ldr	r3, [r7, #4]
 8018a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018a7c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8018a7e:	68fb      	ldr	r3, [r7, #12]
 8018a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018a82:	687a      	ldr	r2, [r7, #4]
 8018a84:	429a      	cmp	r2, r3
 8018a86:	d10b      	bne.n	8018aa0 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8018a88:	68fb      	ldr	r3, [r7, #12]
 8018a8a:	2201      	movs	r2, #1
 8018a8c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8018a8e:	687b      	ldr	r3, [r7, #4]
 8018a90:	69db      	ldr	r3, [r3, #28]
 8018a92:	2b00      	cmp	r3, #0
 8018a94:	d136      	bne.n	8018b04 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8018a96:	68fb      	ldr	r3, [r7, #12]
 8018a98:	223e      	movs	r2, #62	@ 0x3e
 8018a9a:	2101      	movs	r1, #1
 8018a9c:	5499      	strb	r1, [r3, r2]
 8018a9e:	e031      	b.n	8018b04 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8018aa0:	68fb      	ldr	r3, [r7, #12]
 8018aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018aa4:	687a      	ldr	r2, [r7, #4]
 8018aa6:	429a      	cmp	r2, r3
 8018aa8:	d10b      	bne.n	8018ac2 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8018aaa:	68fb      	ldr	r3, [r7, #12]
 8018aac:	2202      	movs	r2, #2
 8018aae:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8018ab0:	687b      	ldr	r3, [r7, #4]
 8018ab2:	69db      	ldr	r3, [r3, #28]
 8018ab4:	2b00      	cmp	r3, #0
 8018ab6:	d125      	bne.n	8018b04 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8018ab8:	68fb      	ldr	r3, [r7, #12]
 8018aba:	223f      	movs	r2, #63	@ 0x3f
 8018abc:	2101      	movs	r1, #1
 8018abe:	5499      	strb	r1, [r3, r2]
 8018ac0:	e020      	b.n	8018b04 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8018ac2:	68fb      	ldr	r3, [r7, #12]
 8018ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018ac6:	687a      	ldr	r2, [r7, #4]
 8018ac8:	429a      	cmp	r2, r3
 8018aca:	d10b      	bne.n	8018ae4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8018acc:	68fb      	ldr	r3, [r7, #12]
 8018ace:	2204      	movs	r2, #4
 8018ad0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8018ad2:	687b      	ldr	r3, [r7, #4]
 8018ad4:	69db      	ldr	r3, [r3, #28]
 8018ad6:	2b00      	cmp	r3, #0
 8018ad8:	d114      	bne.n	8018b04 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8018ada:	68fb      	ldr	r3, [r7, #12]
 8018adc:	2240      	movs	r2, #64	@ 0x40
 8018ade:	2101      	movs	r1, #1
 8018ae0:	5499      	strb	r1, [r3, r2]
 8018ae2:	e00f      	b.n	8018b04 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8018ae4:	68fb      	ldr	r3, [r7, #12]
 8018ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018ae8:	687a      	ldr	r2, [r7, #4]
 8018aea:	429a      	cmp	r2, r3
 8018aec:	d10a      	bne.n	8018b04 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8018aee:	68fb      	ldr	r3, [r7, #12]
 8018af0:	2208      	movs	r2, #8
 8018af2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8018af4:	687b      	ldr	r3, [r7, #4]
 8018af6:	69db      	ldr	r3, [r3, #28]
 8018af8:	2b00      	cmp	r3, #0
 8018afa:	d103      	bne.n	8018b04 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8018afc:	68fb      	ldr	r3, [r7, #12]
 8018afe:	2241      	movs	r2, #65	@ 0x41
 8018b00:	2101      	movs	r1, #1
 8018b02:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8018b04:	68fb      	ldr	r3, [r7, #12]
 8018b06:	0018      	movs	r0, r3
 8018b08:	f7ff ff48 	bl	801899c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018b0c:	68fb      	ldr	r3, [r7, #12]
 8018b0e:	2200      	movs	r2, #0
 8018b10:	771a      	strb	r2, [r3, #28]
}
 8018b12:	46c0      	nop			@ (mov r8, r8)
 8018b14:	46bd      	mov	sp, r7
 8018b16:	b004      	add	sp, #16
 8018b18:	bd80      	pop	{r7, pc}

08018b1a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8018b1a:	b580      	push	{r7, lr}
 8018b1c:	b084      	sub	sp, #16
 8018b1e:	af00      	add	r7, sp, #0
 8018b20:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8018b22:	687b      	ldr	r3, [r7, #4]
 8018b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018b26:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8018b28:	68fb      	ldr	r3, [r7, #12]
 8018b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018b2c:	687a      	ldr	r2, [r7, #4]
 8018b2e:	429a      	cmp	r2, r3
 8018b30:	d103      	bne.n	8018b3a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8018b32:	68fb      	ldr	r3, [r7, #12]
 8018b34:	2201      	movs	r2, #1
 8018b36:	771a      	strb	r2, [r3, #28]
 8018b38:	e019      	b.n	8018b6e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8018b3a:	68fb      	ldr	r3, [r7, #12]
 8018b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018b3e:	687a      	ldr	r2, [r7, #4]
 8018b40:	429a      	cmp	r2, r3
 8018b42:	d103      	bne.n	8018b4c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8018b44:	68fb      	ldr	r3, [r7, #12]
 8018b46:	2202      	movs	r2, #2
 8018b48:	771a      	strb	r2, [r3, #28]
 8018b4a:	e010      	b.n	8018b6e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8018b4c:	68fb      	ldr	r3, [r7, #12]
 8018b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018b50:	687a      	ldr	r2, [r7, #4]
 8018b52:	429a      	cmp	r2, r3
 8018b54:	d103      	bne.n	8018b5e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8018b56:	68fb      	ldr	r3, [r7, #12]
 8018b58:	2204      	movs	r2, #4
 8018b5a:	771a      	strb	r2, [r3, #28]
 8018b5c:	e007      	b.n	8018b6e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8018b5e:	68fb      	ldr	r3, [r7, #12]
 8018b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018b62:	687a      	ldr	r2, [r7, #4]
 8018b64:	429a      	cmp	r2, r3
 8018b66:	d102      	bne.n	8018b6e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8018b68:	68fb      	ldr	r3, [r7, #12]
 8018b6a:	2208      	movs	r2, #8
 8018b6c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8018b6e:	68fb      	ldr	r3, [r7, #12]
 8018b70:	0018      	movs	r0, r3
 8018b72:	f7ff ff1b 	bl	80189ac <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018b76:	68fb      	ldr	r3, [r7, #12]
 8018b78:	2200      	movs	r2, #0
 8018b7a:	771a      	strb	r2, [r3, #28]
}
 8018b7c:	46c0      	nop			@ (mov r8, r8)
 8018b7e:	46bd      	mov	sp, r7
 8018b80:	b004      	add	sp, #16
 8018b82:	bd80      	pop	{r7, pc}

08018b84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8018b84:	b580      	push	{r7, lr}
 8018b86:	b084      	sub	sp, #16
 8018b88:	af00      	add	r7, sp, #0
 8018b8a:	6078      	str	r0, [r7, #4]
 8018b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8018b8e:	687b      	ldr	r3, [r7, #4]
 8018b90:	681b      	ldr	r3, [r3, #0]
 8018b92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8018b94:	687b      	ldr	r3, [r7, #4]
 8018b96:	4a35      	ldr	r2, [pc, #212]	@ (8018c6c <TIM_Base_SetConfig+0xe8>)
 8018b98:	4293      	cmp	r3, r2
 8018b9a:	d008      	beq.n	8018bae <TIM_Base_SetConfig+0x2a>
 8018b9c:	687a      	ldr	r2, [r7, #4]
 8018b9e:	2380      	movs	r3, #128	@ 0x80
 8018ba0:	05db      	lsls	r3, r3, #23
 8018ba2:	429a      	cmp	r2, r3
 8018ba4:	d003      	beq.n	8018bae <TIM_Base_SetConfig+0x2a>
 8018ba6:	687b      	ldr	r3, [r7, #4]
 8018ba8:	4a31      	ldr	r2, [pc, #196]	@ (8018c70 <TIM_Base_SetConfig+0xec>)
 8018baa:	4293      	cmp	r3, r2
 8018bac:	d108      	bne.n	8018bc0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8018bae:	68fb      	ldr	r3, [r7, #12]
 8018bb0:	2270      	movs	r2, #112	@ 0x70
 8018bb2:	4393      	bics	r3, r2
 8018bb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8018bb6:	683b      	ldr	r3, [r7, #0]
 8018bb8:	685b      	ldr	r3, [r3, #4]
 8018bba:	68fa      	ldr	r2, [r7, #12]
 8018bbc:	4313      	orrs	r3, r2
 8018bbe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8018bc0:	687b      	ldr	r3, [r7, #4]
 8018bc2:	4a2a      	ldr	r2, [pc, #168]	@ (8018c6c <TIM_Base_SetConfig+0xe8>)
 8018bc4:	4293      	cmp	r3, r2
 8018bc6:	d010      	beq.n	8018bea <TIM_Base_SetConfig+0x66>
 8018bc8:	687a      	ldr	r2, [r7, #4]
 8018bca:	2380      	movs	r3, #128	@ 0x80
 8018bcc:	05db      	lsls	r3, r3, #23
 8018bce:	429a      	cmp	r2, r3
 8018bd0:	d00b      	beq.n	8018bea <TIM_Base_SetConfig+0x66>
 8018bd2:	687b      	ldr	r3, [r7, #4]
 8018bd4:	4a26      	ldr	r2, [pc, #152]	@ (8018c70 <TIM_Base_SetConfig+0xec>)
 8018bd6:	4293      	cmp	r3, r2
 8018bd8:	d007      	beq.n	8018bea <TIM_Base_SetConfig+0x66>
 8018bda:	687b      	ldr	r3, [r7, #4]
 8018bdc:	4a25      	ldr	r2, [pc, #148]	@ (8018c74 <TIM_Base_SetConfig+0xf0>)
 8018bde:	4293      	cmp	r3, r2
 8018be0:	d003      	beq.n	8018bea <TIM_Base_SetConfig+0x66>
 8018be2:	687b      	ldr	r3, [r7, #4]
 8018be4:	4a24      	ldr	r2, [pc, #144]	@ (8018c78 <TIM_Base_SetConfig+0xf4>)
 8018be6:	4293      	cmp	r3, r2
 8018be8:	d108      	bne.n	8018bfc <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8018bea:	68fb      	ldr	r3, [r7, #12]
 8018bec:	4a23      	ldr	r2, [pc, #140]	@ (8018c7c <TIM_Base_SetConfig+0xf8>)
 8018bee:	4013      	ands	r3, r2
 8018bf0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8018bf2:	683b      	ldr	r3, [r7, #0]
 8018bf4:	68db      	ldr	r3, [r3, #12]
 8018bf6:	68fa      	ldr	r2, [r7, #12]
 8018bf8:	4313      	orrs	r3, r2
 8018bfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8018bfc:	68fb      	ldr	r3, [r7, #12]
 8018bfe:	2280      	movs	r2, #128	@ 0x80
 8018c00:	4393      	bics	r3, r2
 8018c02:	001a      	movs	r2, r3
 8018c04:	683b      	ldr	r3, [r7, #0]
 8018c06:	695b      	ldr	r3, [r3, #20]
 8018c08:	4313      	orrs	r3, r2
 8018c0a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8018c0c:	687b      	ldr	r3, [r7, #4]
 8018c0e:	68fa      	ldr	r2, [r7, #12]
 8018c10:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8018c12:	683b      	ldr	r3, [r7, #0]
 8018c14:	689a      	ldr	r2, [r3, #8]
 8018c16:	687b      	ldr	r3, [r7, #4]
 8018c18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8018c1a:	683b      	ldr	r3, [r7, #0]
 8018c1c:	681a      	ldr	r2, [r3, #0]
 8018c1e:	687b      	ldr	r3, [r7, #4]
 8018c20:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8018c22:	687b      	ldr	r3, [r7, #4]
 8018c24:	4a11      	ldr	r2, [pc, #68]	@ (8018c6c <TIM_Base_SetConfig+0xe8>)
 8018c26:	4293      	cmp	r3, r2
 8018c28:	d007      	beq.n	8018c3a <TIM_Base_SetConfig+0xb6>
 8018c2a:	687b      	ldr	r3, [r7, #4]
 8018c2c:	4a11      	ldr	r2, [pc, #68]	@ (8018c74 <TIM_Base_SetConfig+0xf0>)
 8018c2e:	4293      	cmp	r3, r2
 8018c30:	d003      	beq.n	8018c3a <TIM_Base_SetConfig+0xb6>
 8018c32:	687b      	ldr	r3, [r7, #4]
 8018c34:	4a10      	ldr	r2, [pc, #64]	@ (8018c78 <TIM_Base_SetConfig+0xf4>)
 8018c36:	4293      	cmp	r3, r2
 8018c38:	d103      	bne.n	8018c42 <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8018c3a:	683b      	ldr	r3, [r7, #0]
 8018c3c:	691a      	ldr	r2, [r3, #16]
 8018c3e:	687b      	ldr	r3, [r7, #4]
 8018c40:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8018c42:	687b      	ldr	r3, [r7, #4]
 8018c44:	2201      	movs	r2, #1
 8018c46:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8018c48:	687b      	ldr	r3, [r7, #4]
 8018c4a:	691b      	ldr	r3, [r3, #16]
 8018c4c:	2201      	movs	r2, #1
 8018c4e:	4013      	ands	r3, r2
 8018c50:	2b01      	cmp	r3, #1
 8018c52:	d106      	bne.n	8018c62 <TIM_Base_SetConfig+0xde>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8018c54:	687b      	ldr	r3, [r7, #4]
 8018c56:	691b      	ldr	r3, [r3, #16]
 8018c58:	2201      	movs	r2, #1
 8018c5a:	4393      	bics	r3, r2
 8018c5c:	001a      	movs	r2, r3
 8018c5e:	687b      	ldr	r3, [r7, #4]
 8018c60:	611a      	str	r2, [r3, #16]
  }
}
 8018c62:	46c0      	nop			@ (mov r8, r8)
 8018c64:	46bd      	mov	sp, r7
 8018c66:	b004      	add	sp, #16
 8018c68:	bd80      	pop	{r7, pc}
 8018c6a:	46c0      	nop			@ (mov r8, r8)
 8018c6c:	40012c00 	.word	0x40012c00
 8018c70:	40000400 	.word	0x40000400
 8018c74:	40014000 	.word	0x40014000
 8018c78:	40014400 	.word	0x40014400
 8018c7c:	fffffcff 	.word	0xfffffcff

08018c80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8018c80:	b580      	push	{r7, lr}
 8018c82:	b086      	sub	sp, #24
 8018c84:	af00      	add	r7, sp, #0
 8018c86:	6078      	str	r0, [r7, #4]
 8018c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018c8a:	687b      	ldr	r3, [r7, #4]
 8018c8c:	6a1b      	ldr	r3, [r3, #32]
 8018c8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8018c90:	687b      	ldr	r3, [r7, #4]
 8018c92:	6a1b      	ldr	r3, [r3, #32]
 8018c94:	2201      	movs	r2, #1
 8018c96:	4393      	bics	r3, r2
 8018c98:	001a      	movs	r2, r3
 8018c9a:	687b      	ldr	r3, [r7, #4]
 8018c9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018c9e:	687b      	ldr	r3, [r7, #4]
 8018ca0:	685b      	ldr	r3, [r3, #4]
 8018ca2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8018ca4:	687b      	ldr	r3, [r7, #4]
 8018ca6:	699b      	ldr	r3, [r3, #24]
 8018ca8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8018caa:	68fb      	ldr	r3, [r7, #12]
 8018cac:	4a2e      	ldr	r2, [pc, #184]	@ (8018d68 <TIM_OC1_SetConfig+0xe8>)
 8018cae:	4013      	ands	r3, r2
 8018cb0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8018cb2:	68fb      	ldr	r3, [r7, #12]
 8018cb4:	2203      	movs	r2, #3
 8018cb6:	4393      	bics	r3, r2
 8018cb8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8018cba:	683b      	ldr	r3, [r7, #0]
 8018cbc:	681b      	ldr	r3, [r3, #0]
 8018cbe:	68fa      	ldr	r2, [r7, #12]
 8018cc0:	4313      	orrs	r3, r2
 8018cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8018cc4:	697b      	ldr	r3, [r7, #20]
 8018cc6:	2202      	movs	r2, #2
 8018cc8:	4393      	bics	r3, r2
 8018cca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8018ccc:	683b      	ldr	r3, [r7, #0]
 8018cce:	689b      	ldr	r3, [r3, #8]
 8018cd0:	697a      	ldr	r2, [r7, #20]
 8018cd2:	4313      	orrs	r3, r2
 8018cd4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8018cd6:	687b      	ldr	r3, [r7, #4]
 8018cd8:	4a24      	ldr	r2, [pc, #144]	@ (8018d6c <TIM_OC1_SetConfig+0xec>)
 8018cda:	4293      	cmp	r3, r2
 8018cdc:	d007      	beq.n	8018cee <TIM_OC1_SetConfig+0x6e>
 8018cde:	687b      	ldr	r3, [r7, #4]
 8018ce0:	4a23      	ldr	r2, [pc, #140]	@ (8018d70 <TIM_OC1_SetConfig+0xf0>)
 8018ce2:	4293      	cmp	r3, r2
 8018ce4:	d003      	beq.n	8018cee <TIM_OC1_SetConfig+0x6e>
 8018ce6:	687b      	ldr	r3, [r7, #4]
 8018ce8:	4a22      	ldr	r2, [pc, #136]	@ (8018d74 <TIM_OC1_SetConfig+0xf4>)
 8018cea:	4293      	cmp	r3, r2
 8018cec:	d10c      	bne.n	8018d08 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8018cee:	697b      	ldr	r3, [r7, #20]
 8018cf0:	2208      	movs	r2, #8
 8018cf2:	4393      	bics	r3, r2
 8018cf4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8018cf6:	683b      	ldr	r3, [r7, #0]
 8018cf8:	68db      	ldr	r3, [r3, #12]
 8018cfa:	697a      	ldr	r2, [r7, #20]
 8018cfc:	4313      	orrs	r3, r2
 8018cfe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8018d00:	697b      	ldr	r3, [r7, #20]
 8018d02:	2204      	movs	r2, #4
 8018d04:	4393      	bics	r3, r2
 8018d06:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018d08:	687b      	ldr	r3, [r7, #4]
 8018d0a:	4a18      	ldr	r2, [pc, #96]	@ (8018d6c <TIM_OC1_SetConfig+0xec>)
 8018d0c:	4293      	cmp	r3, r2
 8018d0e:	d007      	beq.n	8018d20 <TIM_OC1_SetConfig+0xa0>
 8018d10:	687b      	ldr	r3, [r7, #4]
 8018d12:	4a17      	ldr	r2, [pc, #92]	@ (8018d70 <TIM_OC1_SetConfig+0xf0>)
 8018d14:	4293      	cmp	r3, r2
 8018d16:	d003      	beq.n	8018d20 <TIM_OC1_SetConfig+0xa0>
 8018d18:	687b      	ldr	r3, [r7, #4]
 8018d1a:	4a16      	ldr	r2, [pc, #88]	@ (8018d74 <TIM_OC1_SetConfig+0xf4>)
 8018d1c:	4293      	cmp	r3, r2
 8018d1e:	d111      	bne.n	8018d44 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8018d20:	693b      	ldr	r3, [r7, #16]
 8018d22:	4a15      	ldr	r2, [pc, #84]	@ (8018d78 <TIM_OC1_SetConfig+0xf8>)
 8018d24:	4013      	ands	r3, r2
 8018d26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8018d28:	693b      	ldr	r3, [r7, #16]
 8018d2a:	4a14      	ldr	r2, [pc, #80]	@ (8018d7c <TIM_OC1_SetConfig+0xfc>)
 8018d2c:	4013      	ands	r3, r2
 8018d2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8018d30:	683b      	ldr	r3, [r7, #0]
 8018d32:	695b      	ldr	r3, [r3, #20]
 8018d34:	693a      	ldr	r2, [r7, #16]
 8018d36:	4313      	orrs	r3, r2
 8018d38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8018d3a:	683b      	ldr	r3, [r7, #0]
 8018d3c:	699b      	ldr	r3, [r3, #24]
 8018d3e:	693a      	ldr	r2, [r7, #16]
 8018d40:	4313      	orrs	r3, r2
 8018d42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8018d44:	687b      	ldr	r3, [r7, #4]
 8018d46:	693a      	ldr	r2, [r7, #16]
 8018d48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8018d4a:	687b      	ldr	r3, [r7, #4]
 8018d4c:	68fa      	ldr	r2, [r7, #12]
 8018d4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8018d50:	683b      	ldr	r3, [r7, #0]
 8018d52:	685a      	ldr	r2, [r3, #4]
 8018d54:	687b      	ldr	r3, [r7, #4]
 8018d56:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8018d58:	687b      	ldr	r3, [r7, #4]
 8018d5a:	697a      	ldr	r2, [r7, #20]
 8018d5c:	621a      	str	r2, [r3, #32]
}
 8018d5e:	46c0      	nop			@ (mov r8, r8)
 8018d60:	46bd      	mov	sp, r7
 8018d62:	b006      	add	sp, #24
 8018d64:	bd80      	pop	{r7, pc}
 8018d66:	46c0      	nop			@ (mov r8, r8)
 8018d68:	fffeff8f 	.word	0xfffeff8f
 8018d6c:	40012c00 	.word	0x40012c00
 8018d70:	40014000 	.word	0x40014000
 8018d74:	40014400 	.word	0x40014400
 8018d78:	fffffeff 	.word	0xfffffeff
 8018d7c:	fffffdff 	.word	0xfffffdff

08018d80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8018d80:	b580      	push	{r7, lr}
 8018d82:	b086      	sub	sp, #24
 8018d84:	af00      	add	r7, sp, #0
 8018d86:	6078      	str	r0, [r7, #4]
 8018d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018d8a:	687b      	ldr	r3, [r7, #4]
 8018d8c:	6a1b      	ldr	r3, [r3, #32]
 8018d8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8018d90:	687b      	ldr	r3, [r7, #4]
 8018d92:	6a1b      	ldr	r3, [r3, #32]
 8018d94:	2210      	movs	r2, #16
 8018d96:	4393      	bics	r3, r2
 8018d98:	001a      	movs	r2, r3
 8018d9a:	687b      	ldr	r3, [r7, #4]
 8018d9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018d9e:	687b      	ldr	r3, [r7, #4]
 8018da0:	685b      	ldr	r3, [r3, #4]
 8018da2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8018da4:	687b      	ldr	r3, [r7, #4]
 8018da6:	699b      	ldr	r3, [r3, #24]
 8018da8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8018daa:	68fb      	ldr	r3, [r7, #12]
 8018dac:	4a2c      	ldr	r2, [pc, #176]	@ (8018e60 <TIM_OC2_SetConfig+0xe0>)
 8018dae:	4013      	ands	r3, r2
 8018db0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8018db2:	68fb      	ldr	r3, [r7, #12]
 8018db4:	4a2b      	ldr	r2, [pc, #172]	@ (8018e64 <TIM_OC2_SetConfig+0xe4>)
 8018db6:	4013      	ands	r3, r2
 8018db8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8018dba:	683b      	ldr	r3, [r7, #0]
 8018dbc:	681b      	ldr	r3, [r3, #0]
 8018dbe:	021b      	lsls	r3, r3, #8
 8018dc0:	68fa      	ldr	r2, [r7, #12]
 8018dc2:	4313      	orrs	r3, r2
 8018dc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8018dc6:	697b      	ldr	r3, [r7, #20]
 8018dc8:	2220      	movs	r2, #32
 8018dca:	4393      	bics	r3, r2
 8018dcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8018dce:	683b      	ldr	r3, [r7, #0]
 8018dd0:	689b      	ldr	r3, [r3, #8]
 8018dd2:	011b      	lsls	r3, r3, #4
 8018dd4:	697a      	ldr	r2, [r7, #20]
 8018dd6:	4313      	orrs	r3, r2
 8018dd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8018dda:	687b      	ldr	r3, [r7, #4]
 8018ddc:	4a22      	ldr	r2, [pc, #136]	@ (8018e68 <TIM_OC2_SetConfig+0xe8>)
 8018dde:	4293      	cmp	r3, r2
 8018de0:	d10d      	bne.n	8018dfe <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8018de2:	697b      	ldr	r3, [r7, #20]
 8018de4:	2280      	movs	r2, #128	@ 0x80
 8018de6:	4393      	bics	r3, r2
 8018de8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8018dea:	683b      	ldr	r3, [r7, #0]
 8018dec:	68db      	ldr	r3, [r3, #12]
 8018dee:	011b      	lsls	r3, r3, #4
 8018df0:	697a      	ldr	r2, [r7, #20]
 8018df2:	4313      	orrs	r3, r2
 8018df4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8018df6:	697b      	ldr	r3, [r7, #20]
 8018df8:	2240      	movs	r2, #64	@ 0x40
 8018dfa:	4393      	bics	r3, r2
 8018dfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018dfe:	687b      	ldr	r3, [r7, #4]
 8018e00:	4a19      	ldr	r2, [pc, #100]	@ (8018e68 <TIM_OC2_SetConfig+0xe8>)
 8018e02:	4293      	cmp	r3, r2
 8018e04:	d007      	beq.n	8018e16 <TIM_OC2_SetConfig+0x96>
 8018e06:	687b      	ldr	r3, [r7, #4]
 8018e08:	4a18      	ldr	r2, [pc, #96]	@ (8018e6c <TIM_OC2_SetConfig+0xec>)
 8018e0a:	4293      	cmp	r3, r2
 8018e0c:	d003      	beq.n	8018e16 <TIM_OC2_SetConfig+0x96>
 8018e0e:	687b      	ldr	r3, [r7, #4]
 8018e10:	4a17      	ldr	r2, [pc, #92]	@ (8018e70 <TIM_OC2_SetConfig+0xf0>)
 8018e12:	4293      	cmp	r3, r2
 8018e14:	d113      	bne.n	8018e3e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8018e16:	693b      	ldr	r3, [r7, #16]
 8018e18:	4a16      	ldr	r2, [pc, #88]	@ (8018e74 <TIM_OC2_SetConfig+0xf4>)
 8018e1a:	4013      	ands	r3, r2
 8018e1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8018e1e:	693b      	ldr	r3, [r7, #16]
 8018e20:	4a15      	ldr	r2, [pc, #84]	@ (8018e78 <TIM_OC2_SetConfig+0xf8>)
 8018e22:	4013      	ands	r3, r2
 8018e24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8018e26:	683b      	ldr	r3, [r7, #0]
 8018e28:	695b      	ldr	r3, [r3, #20]
 8018e2a:	009b      	lsls	r3, r3, #2
 8018e2c:	693a      	ldr	r2, [r7, #16]
 8018e2e:	4313      	orrs	r3, r2
 8018e30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8018e32:	683b      	ldr	r3, [r7, #0]
 8018e34:	699b      	ldr	r3, [r3, #24]
 8018e36:	009b      	lsls	r3, r3, #2
 8018e38:	693a      	ldr	r2, [r7, #16]
 8018e3a:	4313      	orrs	r3, r2
 8018e3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8018e3e:	687b      	ldr	r3, [r7, #4]
 8018e40:	693a      	ldr	r2, [r7, #16]
 8018e42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8018e44:	687b      	ldr	r3, [r7, #4]
 8018e46:	68fa      	ldr	r2, [r7, #12]
 8018e48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8018e4a:	683b      	ldr	r3, [r7, #0]
 8018e4c:	685a      	ldr	r2, [r3, #4]
 8018e4e:	687b      	ldr	r3, [r7, #4]
 8018e50:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8018e52:	687b      	ldr	r3, [r7, #4]
 8018e54:	697a      	ldr	r2, [r7, #20]
 8018e56:	621a      	str	r2, [r3, #32]
}
 8018e58:	46c0      	nop			@ (mov r8, r8)
 8018e5a:	46bd      	mov	sp, r7
 8018e5c:	b006      	add	sp, #24
 8018e5e:	bd80      	pop	{r7, pc}
 8018e60:	feff8fff 	.word	0xfeff8fff
 8018e64:	fffffcff 	.word	0xfffffcff
 8018e68:	40012c00 	.word	0x40012c00
 8018e6c:	40014000 	.word	0x40014000
 8018e70:	40014400 	.word	0x40014400
 8018e74:	fffffbff 	.word	0xfffffbff
 8018e78:	fffff7ff 	.word	0xfffff7ff

08018e7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8018e7c:	b580      	push	{r7, lr}
 8018e7e:	b086      	sub	sp, #24
 8018e80:	af00      	add	r7, sp, #0
 8018e82:	6078      	str	r0, [r7, #4]
 8018e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018e86:	687b      	ldr	r3, [r7, #4]
 8018e88:	6a1b      	ldr	r3, [r3, #32]
 8018e8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8018e8c:	687b      	ldr	r3, [r7, #4]
 8018e8e:	6a1b      	ldr	r3, [r3, #32]
 8018e90:	4a31      	ldr	r2, [pc, #196]	@ (8018f58 <TIM_OC3_SetConfig+0xdc>)
 8018e92:	401a      	ands	r2, r3
 8018e94:	687b      	ldr	r3, [r7, #4]
 8018e96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018e98:	687b      	ldr	r3, [r7, #4]
 8018e9a:	685b      	ldr	r3, [r3, #4]
 8018e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8018e9e:	687b      	ldr	r3, [r7, #4]
 8018ea0:	69db      	ldr	r3, [r3, #28]
 8018ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8018ea4:	68fb      	ldr	r3, [r7, #12]
 8018ea6:	4a2d      	ldr	r2, [pc, #180]	@ (8018f5c <TIM_OC3_SetConfig+0xe0>)
 8018ea8:	4013      	ands	r3, r2
 8018eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8018eac:	68fb      	ldr	r3, [r7, #12]
 8018eae:	2203      	movs	r2, #3
 8018eb0:	4393      	bics	r3, r2
 8018eb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8018eb4:	683b      	ldr	r3, [r7, #0]
 8018eb6:	681b      	ldr	r3, [r3, #0]
 8018eb8:	68fa      	ldr	r2, [r7, #12]
 8018eba:	4313      	orrs	r3, r2
 8018ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8018ebe:	697b      	ldr	r3, [r7, #20]
 8018ec0:	4a27      	ldr	r2, [pc, #156]	@ (8018f60 <TIM_OC3_SetConfig+0xe4>)
 8018ec2:	4013      	ands	r3, r2
 8018ec4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8018ec6:	683b      	ldr	r3, [r7, #0]
 8018ec8:	689b      	ldr	r3, [r3, #8]
 8018eca:	021b      	lsls	r3, r3, #8
 8018ecc:	697a      	ldr	r2, [r7, #20]
 8018ece:	4313      	orrs	r3, r2
 8018ed0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8018ed2:	687b      	ldr	r3, [r7, #4]
 8018ed4:	4a23      	ldr	r2, [pc, #140]	@ (8018f64 <TIM_OC3_SetConfig+0xe8>)
 8018ed6:	4293      	cmp	r3, r2
 8018ed8:	d10d      	bne.n	8018ef6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8018eda:	697b      	ldr	r3, [r7, #20]
 8018edc:	4a22      	ldr	r2, [pc, #136]	@ (8018f68 <TIM_OC3_SetConfig+0xec>)
 8018ede:	4013      	ands	r3, r2
 8018ee0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8018ee2:	683b      	ldr	r3, [r7, #0]
 8018ee4:	68db      	ldr	r3, [r3, #12]
 8018ee6:	021b      	lsls	r3, r3, #8
 8018ee8:	697a      	ldr	r2, [r7, #20]
 8018eea:	4313      	orrs	r3, r2
 8018eec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8018eee:	697b      	ldr	r3, [r7, #20]
 8018ef0:	4a1e      	ldr	r2, [pc, #120]	@ (8018f6c <TIM_OC3_SetConfig+0xf0>)
 8018ef2:	4013      	ands	r3, r2
 8018ef4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018ef6:	687b      	ldr	r3, [r7, #4]
 8018ef8:	4a1a      	ldr	r2, [pc, #104]	@ (8018f64 <TIM_OC3_SetConfig+0xe8>)
 8018efa:	4293      	cmp	r3, r2
 8018efc:	d007      	beq.n	8018f0e <TIM_OC3_SetConfig+0x92>
 8018efe:	687b      	ldr	r3, [r7, #4]
 8018f00:	4a1b      	ldr	r2, [pc, #108]	@ (8018f70 <TIM_OC3_SetConfig+0xf4>)
 8018f02:	4293      	cmp	r3, r2
 8018f04:	d003      	beq.n	8018f0e <TIM_OC3_SetConfig+0x92>
 8018f06:	687b      	ldr	r3, [r7, #4]
 8018f08:	4a1a      	ldr	r2, [pc, #104]	@ (8018f74 <TIM_OC3_SetConfig+0xf8>)
 8018f0a:	4293      	cmp	r3, r2
 8018f0c:	d113      	bne.n	8018f36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8018f0e:	693b      	ldr	r3, [r7, #16]
 8018f10:	4a19      	ldr	r2, [pc, #100]	@ (8018f78 <TIM_OC3_SetConfig+0xfc>)
 8018f12:	4013      	ands	r3, r2
 8018f14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8018f16:	693b      	ldr	r3, [r7, #16]
 8018f18:	4a18      	ldr	r2, [pc, #96]	@ (8018f7c <TIM_OC3_SetConfig+0x100>)
 8018f1a:	4013      	ands	r3, r2
 8018f1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8018f1e:	683b      	ldr	r3, [r7, #0]
 8018f20:	695b      	ldr	r3, [r3, #20]
 8018f22:	011b      	lsls	r3, r3, #4
 8018f24:	693a      	ldr	r2, [r7, #16]
 8018f26:	4313      	orrs	r3, r2
 8018f28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8018f2a:	683b      	ldr	r3, [r7, #0]
 8018f2c:	699b      	ldr	r3, [r3, #24]
 8018f2e:	011b      	lsls	r3, r3, #4
 8018f30:	693a      	ldr	r2, [r7, #16]
 8018f32:	4313      	orrs	r3, r2
 8018f34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8018f36:	687b      	ldr	r3, [r7, #4]
 8018f38:	693a      	ldr	r2, [r7, #16]
 8018f3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8018f3c:	687b      	ldr	r3, [r7, #4]
 8018f3e:	68fa      	ldr	r2, [r7, #12]
 8018f40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8018f42:	683b      	ldr	r3, [r7, #0]
 8018f44:	685a      	ldr	r2, [r3, #4]
 8018f46:	687b      	ldr	r3, [r7, #4]
 8018f48:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8018f4a:	687b      	ldr	r3, [r7, #4]
 8018f4c:	697a      	ldr	r2, [r7, #20]
 8018f4e:	621a      	str	r2, [r3, #32]
}
 8018f50:	46c0      	nop			@ (mov r8, r8)
 8018f52:	46bd      	mov	sp, r7
 8018f54:	b006      	add	sp, #24
 8018f56:	bd80      	pop	{r7, pc}
 8018f58:	fffffeff 	.word	0xfffffeff
 8018f5c:	fffeff8f 	.word	0xfffeff8f
 8018f60:	fffffdff 	.word	0xfffffdff
 8018f64:	40012c00 	.word	0x40012c00
 8018f68:	fffff7ff 	.word	0xfffff7ff
 8018f6c:	fffffbff 	.word	0xfffffbff
 8018f70:	40014000 	.word	0x40014000
 8018f74:	40014400 	.word	0x40014400
 8018f78:	ffffefff 	.word	0xffffefff
 8018f7c:	ffffdfff 	.word	0xffffdfff

08018f80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8018f80:	b580      	push	{r7, lr}
 8018f82:	b086      	sub	sp, #24
 8018f84:	af00      	add	r7, sp, #0
 8018f86:	6078      	str	r0, [r7, #4]
 8018f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8018f8a:	687b      	ldr	r3, [r7, #4]
 8018f8c:	6a1b      	ldr	r3, [r3, #32]
 8018f8e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8018f90:	687b      	ldr	r3, [r7, #4]
 8018f92:	6a1b      	ldr	r3, [r3, #32]
 8018f94:	4a24      	ldr	r2, [pc, #144]	@ (8019028 <TIM_OC4_SetConfig+0xa8>)
 8018f96:	401a      	ands	r2, r3
 8018f98:	687b      	ldr	r3, [r7, #4]
 8018f9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8018f9c:	687b      	ldr	r3, [r7, #4]
 8018f9e:	685b      	ldr	r3, [r3, #4]
 8018fa0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8018fa2:	687b      	ldr	r3, [r7, #4]
 8018fa4:	69db      	ldr	r3, [r3, #28]
 8018fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8018fa8:	68fb      	ldr	r3, [r7, #12]
 8018faa:	4a20      	ldr	r2, [pc, #128]	@ (801902c <TIM_OC4_SetConfig+0xac>)
 8018fac:	4013      	ands	r3, r2
 8018fae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8018fb0:	68fb      	ldr	r3, [r7, #12]
 8018fb2:	4a1f      	ldr	r2, [pc, #124]	@ (8019030 <TIM_OC4_SetConfig+0xb0>)
 8018fb4:	4013      	ands	r3, r2
 8018fb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8018fb8:	683b      	ldr	r3, [r7, #0]
 8018fba:	681b      	ldr	r3, [r3, #0]
 8018fbc:	021b      	lsls	r3, r3, #8
 8018fbe:	68fa      	ldr	r2, [r7, #12]
 8018fc0:	4313      	orrs	r3, r2
 8018fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8018fc4:	693b      	ldr	r3, [r7, #16]
 8018fc6:	4a1b      	ldr	r2, [pc, #108]	@ (8019034 <TIM_OC4_SetConfig+0xb4>)
 8018fc8:	4013      	ands	r3, r2
 8018fca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8018fcc:	683b      	ldr	r3, [r7, #0]
 8018fce:	689b      	ldr	r3, [r3, #8]
 8018fd0:	031b      	lsls	r3, r3, #12
 8018fd2:	693a      	ldr	r2, [r7, #16]
 8018fd4:	4313      	orrs	r3, r2
 8018fd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8018fd8:	687b      	ldr	r3, [r7, #4]
 8018fda:	4a17      	ldr	r2, [pc, #92]	@ (8019038 <TIM_OC4_SetConfig+0xb8>)
 8018fdc:	4293      	cmp	r3, r2
 8018fde:	d007      	beq.n	8018ff0 <TIM_OC4_SetConfig+0x70>
 8018fe0:	687b      	ldr	r3, [r7, #4]
 8018fe2:	4a16      	ldr	r2, [pc, #88]	@ (801903c <TIM_OC4_SetConfig+0xbc>)
 8018fe4:	4293      	cmp	r3, r2
 8018fe6:	d003      	beq.n	8018ff0 <TIM_OC4_SetConfig+0x70>
 8018fe8:	687b      	ldr	r3, [r7, #4]
 8018fea:	4a15      	ldr	r2, [pc, #84]	@ (8019040 <TIM_OC4_SetConfig+0xc0>)
 8018fec:	4293      	cmp	r3, r2
 8018fee:	d109      	bne.n	8019004 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8018ff0:	697b      	ldr	r3, [r7, #20]
 8018ff2:	4a14      	ldr	r2, [pc, #80]	@ (8019044 <TIM_OC4_SetConfig+0xc4>)
 8018ff4:	4013      	ands	r3, r2
 8018ff6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8018ff8:	683b      	ldr	r3, [r7, #0]
 8018ffa:	695b      	ldr	r3, [r3, #20]
 8018ffc:	019b      	lsls	r3, r3, #6
 8018ffe:	697a      	ldr	r2, [r7, #20]
 8019000:	4313      	orrs	r3, r2
 8019002:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8019004:	687b      	ldr	r3, [r7, #4]
 8019006:	697a      	ldr	r2, [r7, #20]
 8019008:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801900a:	687b      	ldr	r3, [r7, #4]
 801900c:	68fa      	ldr	r2, [r7, #12]
 801900e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8019010:	683b      	ldr	r3, [r7, #0]
 8019012:	685a      	ldr	r2, [r3, #4]
 8019014:	687b      	ldr	r3, [r7, #4]
 8019016:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8019018:	687b      	ldr	r3, [r7, #4]
 801901a:	693a      	ldr	r2, [r7, #16]
 801901c:	621a      	str	r2, [r3, #32]
}
 801901e:	46c0      	nop			@ (mov r8, r8)
 8019020:	46bd      	mov	sp, r7
 8019022:	b006      	add	sp, #24
 8019024:	bd80      	pop	{r7, pc}
 8019026:	46c0      	nop			@ (mov r8, r8)
 8019028:	ffffefff 	.word	0xffffefff
 801902c:	feff8fff 	.word	0xfeff8fff
 8019030:	fffffcff 	.word	0xfffffcff
 8019034:	ffffdfff 	.word	0xffffdfff
 8019038:	40012c00 	.word	0x40012c00
 801903c:	40014000 	.word	0x40014000
 8019040:	40014400 	.word	0x40014400
 8019044:	ffffbfff 	.word	0xffffbfff

08019048 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8019048:	b580      	push	{r7, lr}
 801904a:	b086      	sub	sp, #24
 801904c:	af00      	add	r7, sp, #0
 801904e:	6078      	str	r0, [r7, #4]
 8019050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8019052:	687b      	ldr	r3, [r7, #4]
 8019054:	6a1b      	ldr	r3, [r3, #32]
 8019056:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8019058:	687b      	ldr	r3, [r7, #4]
 801905a:	6a1b      	ldr	r3, [r3, #32]
 801905c:	4a21      	ldr	r2, [pc, #132]	@ (80190e4 <TIM_OC5_SetConfig+0x9c>)
 801905e:	401a      	ands	r2, r3
 8019060:	687b      	ldr	r3, [r7, #4]
 8019062:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8019064:	687b      	ldr	r3, [r7, #4]
 8019066:	685b      	ldr	r3, [r3, #4]
 8019068:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801906a:	687b      	ldr	r3, [r7, #4]
 801906c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801906e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8019070:	68fb      	ldr	r3, [r7, #12]
 8019072:	4a1d      	ldr	r2, [pc, #116]	@ (80190e8 <TIM_OC5_SetConfig+0xa0>)
 8019074:	4013      	ands	r3, r2
 8019076:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8019078:	683b      	ldr	r3, [r7, #0]
 801907a:	681b      	ldr	r3, [r3, #0]
 801907c:	68fa      	ldr	r2, [r7, #12]
 801907e:	4313      	orrs	r3, r2
 8019080:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8019082:	693b      	ldr	r3, [r7, #16]
 8019084:	4a19      	ldr	r2, [pc, #100]	@ (80190ec <TIM_OC5_SetConfig+0xa4>)
 8019086:	4013      	ands	r3, r2
 8019088:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 801908a:	683b      	ldr	r3, [r7, #0]
 801908c:	689b      	ldr	r3, [r3, #8]
 801908e:	041b      	lsls	r3, r3, #16
 8019090:	693a      	ldr	r2, [r7, #16]
 8019092:	4313      	orrs	r3, r2
 8019094:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8019096:	687b      	ldr	r3, [r7, #4]
 8019098:	4a15      	ldr	r2, [pc, #84]	@ (80190f0 <TIM_OC5_SetConfig+0xa8>)
 801909a:	4293      	cmp	r3, r2
 801909c:	d007      	beq.n	80190ae <TIM_OC5_SetConfig+0x66>
 801909e:	687b      	ldr	r3, [r7, #4]
 80190a0:	4a14      	ldr	r2, [pc, #80]	@ (80190f4 <TIM_OC5_SetConfig+0xac>)
 80190a2:	4293      	cmp	r3, r2
 80190a4:	d003      	beq.n	80190ae <TIM_OC5_SetConfig+0x66>
 80190a6:	687b      	ldr	r3, [r7, #4]
 80190a8:	4a13      	ldr	r2, [pc, #76]	@ (80190f8 <TIM_OC5_SetConfig+0xb0>)
 80190aa:	4293      	cmp	r3, r2
 80190ac:	d109      	bne.n	80190c2 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80190ae:	697b      	ldr	r3, [r7, #20]
 80190b0:	4a0c      	ldr	r2, [pc, #48]	@ (80190e4 <TIM_OC5_SetConfig+0x9c>)
 80190b2:	4013      	ands	r3, r2
 80190b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80190b6:	683b      	ldr	r3, [r7, #0]
 80190b8:	695b      	ldr	r3, [r3, #20]
 80190ba:	021b      	lsls	r3, r3, #8
 80190bc:	697a      	ldr	r2, [r7, #20]
 80190be:	4313      	orrs	r3, r2
 80190c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80190c2:	687b      	ldr	r3, [r7, #4]
 80190c4:	697a      	ldr	r2, [r7, #20]
 80190c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80190c8:	687b      	ldr	r3, [r7, #4]
 80190ca:	68fa      	ldr	r2, [r7, #12]
 80190cc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80190ce:	683b      	ldr	r3, [r7, #0]
 80190d0:	685a      	ldr	r2, [r3, #4]
 80190d2:	687b      	ldr	r3, [r7, #4]
 80190d4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80190d6:	687b      	ldr	r3, [r7, #4]
 80190d8:	693a      	ldr	r2, [r7, #16]
 80190da:	621a      	str	r2, [r3, #32]
}
 80190dc:	46c0      	nop			@ (mov r8, r8)
 80190de:	46bd      	mov	sp, r7
 80190e0:	b006      	add	sp, #24
 80190e2:	bd80      	pop	{r7, pc}
 80190e4:	fffeffff 	.word	0xfffeffff
 80190e8:	fffeff8f 	.word	0xfffeff8f
 80190ec:	fffdffff 	.word	0xfffdffff
 80190f0:	40012c00 	.word	0x40012c00
 80190f4:	40014000 	.word	0x40014000
 80190f8:	40014400 	.word	0x40014400

080190fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80190fc:	b580      	push	{r7, lr}
 80190fe:	b086      	sub	sp, #24
 8019100:	af00      	add	r7, sp, #0
 8019102:	6078      	str	r0, [r7, #4]
 8019104:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8019106:	687b      	ldr	r3, [r7, #4]
 8019108:	6a1b      	ldr	r3, [r3, #32]
 801910a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 801910c:	687b      	ldr	r3, [r7, #4]
 801910e:	6a1b      	ldr	r3, [r3, #32]
 8019110:	4a22      	ldr	r2, [pc, #136]	@ (801919c <TIM_OC6_SetConfig+0xa0>)
 8019112:	401a      	ands	r2, r3
 8019114:	687b      	ldr	r3, [r7, #4]
 8019116:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8019118:	687b      	ldr	r3, [r7, #4]
 801911a:	685b      	ldr	r3, [r3, #4]
 801911c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801911e:	687b      	ldr	r3, [r7, #4]
 8019120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8019122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8019124:	68fb      	ldr	r3, [r7, #12]
 8019126:	4a1e      	ldr	r2, [pc, #120]	@ (80191a0 <TIM_OC6_SetConfig+0xa4>)
 8019128:	4013      	ands	r3, r2
 801912a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801912c:	683b      	ldr	r3, [r7, #0]
 801912e:	681b      	ldr	r3, [r3, #0]
 8019130:	021b      	lsls	r3, r3, #8
 8019132:	68fa      	ldr	r2, [r7, #12]
 8019134:	4313      	orrs	r3, r2
 8019136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8019138:	693b      	ldr	r3, [r7, #16]
 801913a:	4a1a      	ldr	r2, [pc, #104]	@ (80191a4 <TIM_OC6_SetConfig+0xa8>)
 801913c:	4013      	ands	r3, r2
 801913e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8019140:	683b      	ldr	r3, [r7, #0]
 8019142:	689b      	ldr	r3, [r3, #8]
 8019144:	051b      	lsls	r3, r3, #20
 8019146:	693a      	ldr	r2, [r7, #16]
 8019148:	4313      	orrs	r3, r2
 801914a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801914c:	687b      	ldr	r3, [r7, #4]
 801914e:	4a16      	ldr	r2, [pc, #88]	@ (80191a8 <TIM_OC6_SetConfig+0xac>)
 8019150:	4293      	cmp	r3, r2
 8019152:	d007      	beq.n	8019164 <TIM_OC6_SetConfig+0x68>
 8019154:	687b      	ldr	r3, [r7, #4]
 8019156:	4a15      	ldr	r2, [pc, #84]	@ (80191ac <TIM_OC6_SetConfig+0xb0>)
 8019158:	4293      	cmp	r3, r2
 801915a:	d003      	beq.n	8019164 <TIM_OC6_SetConfig+0x68>
 801915c:	687b      	ldr	r3, [r7, #4]
 801915e:	4a14      	ldr	r2, [pc, #80]	@ (80191b0 <TIM_OC6_SetConfig+0xb4>)
 8019160:	4293      	cmp	r3, r2
 8019162:	d109      	bne.n	8019178 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8019164:	697b      	ldr	r3, [r7, #20]
 8019166:	4a13      	ldr	r2, [pc, #76]	@ (80191b4 <TIM_OC6_SetConfig+0xb8>)
 8019168:	4013      	ands	r3, r2
 801916a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 801916c:	683b      	ldr	r3, [r7, #0]
 801916e:	695b      	ldr	r3, [r3, #20]
 8019170:	029b      	lsls	r3, r3, #10
 8019172:	697a      	ldr	r2, [r7, #20]
 8019174:	4313      	orrs	r3, r2
 8019176:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8019178:	687b      	ldr	r3, [r7, #4]
 801917a:	697a      	ldr	r2, [r7, #20]
 801917c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801917e:	687b      	ldr	r3, [r7, #4]
 8019180:	68fa      	ldr	r2, [r7, #12]
 8019182:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8019184:	683b      	ldr	r3, [r7, #0]
 8019186:	685a      	ldr	r2, [r3, #4]
 8019188:	687b      	ldr	r3, [r7, #4]
 801918a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801918c:	687b      	ldr	r3, [r7, #4]
 801918e:	693a      	ldr	r2, [r7, #16]
 8019190:	621a      	str	r2, [r3, #32]
}
 8019192:	46c0      	nop			@ (mov r8, r8)
 8019194:	46bd      	mov	sp, r7
 8019196:	b006      	add	sp, #24
 8019198:	bd80      	pop	{r7, pc}
 801919a:	46c0      	nop			@ (mov r8, r8)
 801919c:	ffefffff 	.word	0xffefffff
 80191a0:	feff8fff 	.word	0xfeff8fff
 80191a4:	ffdfffff 	.word	0xffdfffff
 80191a8:	40012c00 	.word	0x40012c00
 80191ac:	40014000 	.word	0x40014000
 80191b0:	40014400 	.word	0x40014400
 80191b4:	fffbffff 	.word	0xfffbffff

080191b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80191b8:	b580      	push	{r7, lr}
 80191ba:	b086      	sub	sp, #24
 80191bc:	af00      	add	r7, sp, #0
 80191be:	60f8      	str	r0, [r7, #12]
 80191c0:	60b9      	str	r1, [r7, #8]
 80191c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80191c4:	68fb      	ldr	r3, [r7, #12]
 80191c6:	6a1b      	ldr	r3, [r3, #32]
 80191c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80191ca:	68fb      	ldr	r3, [r7, #12]
 80191cc:	6a1b      	ldr	r3, [r3, #32]
 80191ce:	2201      	movs	r2, #1
 80191d0:	4393      	bics	r3, r2
 80191d2:	001a      	movs	r2, r3
 80191d4:	68fb      	ldr	r3, [r7, #12]
 80191d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80191d8:	68fb      	ldr	r3, [r7, #12]
 80191da:	699b      	ldr	r3, [r3, #24]
 80191dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80191de:	693b      	ldr	r3, [r7, #16]
 80191e0:	22f0      	movs	r2, #240	@ 0xf0
 80191e2:	4393      	bics	r3, r2
 80191e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80191e6:	687b      	ldr	r3, [r7, #4]
 80191e8:	011b      	lsls	r3, r3, #4
 80191ea:	693a      	ldr	r2, [r7, #16]
 80191ec:	4313      	orrs	r3, r2
 80191ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80191f0:	697b      	ldr	r3, [r7, #20]
 80191f2:	220a      	movs	r2, #10
 80191f4:	4393      	bics	r3, r2
 80191f6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80191f8:	697a      	ldr	r2, [r7, #20]
 80191fa:	68bb      	ldr	r3, [r7, #8]
 80191fc:	4313      	orrs	r3, r2
 80191fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8019200:	68fb      	ldr	r3, [r7, #12]
 8019202:	693a      	ldr	r2, [r7, #16]
 8019204:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8019206:	68fb      	ldr	r3, [r7, #12]
 8019208:	697a      	ldr	r2, [r7, #20]
 801920a:	621a      	str	r2, [r3, #32]
}
 801920c:	46c0      	nop			@ (mov r8, r8)
 801920e:	46bd      	mov	sp, r7
 8019210:	b006      	add	sp, #24
 8019212:	bd80      	pop	{r7, pc}

08019214 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8019214:	b580      	push	{r7, lr}
 8019216:	b086      	sub	sp, #24
 8019218:	af00      	add	r7, sp, #0
 801921a:	60f8      	str	r0, [r7, #12]
 801921c:	60b9      	str	r1, [r7, #8]
 801921e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8019220:	68fb      	ldr	r3, [r7, #12]
 8019222:	6a1b      	ldr	r3, [r3, #32]
 8019224:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8019226:	68fb      	ldr	r3, [r7, #12]
 8019228:	6a1b      	ldr	r3, [r3, #32]
 801922a:	2210      	movs	r2, #16
 801922c:	4393      	bics	r3, r2
 801922e:	001a      	movs	r2, r3
 8019230:	68fb      	ldr	r3, [r7, #12]
 8019232:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8019234:	68fb      	ldr	r3, [r7, #12]
 8019236:	699b      	ldr	r3, [r3, #24]
 8019238:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801923a:	693b      	ldr	r3, [r7, #16]
 801923c:	4a0d      	ldr	r2, [pc, #52]	@ (8019274 <TIM_TI2_ConfigInputStage+0x60>)
 801923e:	4013      	ands	r3, r2
 8019240:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8019242:	687b      	ldr	r3, [r7, #4]
 8019244:	031b      	lsls	r3, r3, #12
 8019246:	693a      	ldr	r2, [r7, #16]
 8019248:	4313      	orrs	r3, r2
 801924a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801924c:	697b      	ldr	r3, [r7, #20]
 801924e:	22a0      	movs	r2, #160	@ 0xa0
 8019250:	4393      	bics	r3, r2
 8019252:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8019254:	68bb      	ldr	r3, [r7, #8]
 8019256:	011b      	lsls	r3, r3, #4
 8019258:	697a      	ldr	r2, [r7, #20]
 801925a:	4313      	orrs	r3, r2
 801925c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801925e:	68fb      	ldr	r3, [r7, #12]
 8019260:	693a      	ldr	r2, [r7, #16]
 8019262:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8019264:	68fb      	ldr	r3, [r7, #12]
 8019266:	697a      	ldr	r2, [r7, #20]
 8019268:	621a      	str	r2, [r3, #32]
}
 801926a:	46c0      	nop			@ (mov r8, r8)
 801926c:	46bd      	mov	sp, r7
 801926e:	b006      	add	sp, #24
 8019270:	bd80      	pop	{r7, pc}
 8019272:	46c0      	nop			@ (mov r8, r8)
 8019274:	ffff0fff 	.word	0xffff0fff

08019278 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8019278:	b580      	push	{r7, lr}
 801927a:	b084      	sub	sp, #16
 801927c:	af00      	add	r7, sp, #0
 801927e:	6078      	str	r0, [r7, #4]
 8019280:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8019282:	687b      	ldr	r3, [r7, #4]
 8019284:	689b      	ldr	r3, [r3, #8]
 8019286:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8019288:	68fb      	ldr	r3, [r7, #12]
 801928a:	4a08      	ldr	r2, [pc, #32]	@ (80192ac <TIM_ITRx_SetConfig+0x34>)
 801928c:	4013      	ands	r3, r2
 801928e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8019290:	683a      	ldr	r2, [r7, #0]
 8019292:	68fb      	ldr	r3, [r7, #12]
 8019294:	4313      	orrs	r3, r2
 8019296:	2207      	movs	r2, #7
 8019298:	4313      	orrs	r3, r2
 801929a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801929c:	687b      	ldr	r3, [r7, #4]
 801929e:	68fa      	ldr	r2, [r7, #12]
 80192a0:	609a      	str	r2, [r3, #8]
}
 80192a2:	46c0      	nop			@ (mov r8, r8)
 80192a4:	46bd      	mov	sp, r7
 80192a6:	b004      	add	sp, #16
 80192a8:	bd80      	pop	{r7, pc}
 80192aa:	46c0      	nop			@ (mov r8, r8)
 80192ac:	ffcfff8f 	.word	0xffcfff8f

080192b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80192b0:	b580      	push	{r7, lr}
 80192b2:	b086      	sub	sp, #24
 80192b4:	af00      	add	r7, sp, #0
 80192b6:	60f8      	str	r0, [r7, #12]
 80192b8:	60b9      	str	r1, [r7, #8]
 80192ba:	607a      	str	r2, [r7, #4]
 80192bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80192be:	68fb      	ldr	r3, [r7, #12]
 80192c0:	689b      	ldr	r3, [r3, #8]
 80192c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80192c4:	697b      	ldr	r3, [r7, #20]
 80192c6:	4a09      	ldr	r2, [pc, #36]	@ (80192ec <TIM_ETR_SetConfig+0x3c>)
 80192c8:	4013      	ands	r3, r2
 80192ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80192cc:	683b      	ldr	r3, [r7, #0]
 80192ce:	021a      	lsls	r2, r3, #8
 80192d0:	687b      	ldr	r3, [r7, #4]
 80192d2:	431a      	orrs	r2, r3
 80192d4:	68bb      	ldr	r3, [r7, #8]
 80192d6:	4313      	orrs	r3, r2
 80192d8:	697a      	ldr	r2, [r7, #20]
 80192da:	4313      	orrs	r3, r2
 80192dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80192de:	68fb      	ldr	r3, [r7, #12]
 80192e0:	697a      	ldr	r2, [r7, #20]
 80192e2:	609a      	str	r2, [r3, #8]
}
 80192e4:	46c0      	nop			@ (mov r8, r8)
 80192e6:	46bd      	mov	sp, r7
 80192e8:	b006      	add	sp, #24
 80192ea:	bd80      	pop	{r7, pc}
 80192ec:	ffff00ff 	.word	0xffff00ff

080192f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80192f0:	b580      	push	{r7, lr}
 80192f2:	b086      	sub	sp, #24
 80192f4:	af00      	add	r7, sp, #0
 80192f6:	60f8      	str	r0, [r7, #12]
 80192f8:	60b9      	str	r1, [r7, #8]
 80192fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80192fc:	68bb      	ldr	r3, [r7, #8]
 80192fe:	221f      	movs	r2, #31
 8019300:	4013      	ands	r3, r2
 8019302:	2201      	movs	r2, #1
 8019304:	409a      	lsls	r2, r3
 8019306:	0013      	movs	r3, r2
 8019308:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801930a:	68fb      	ldr	r3, [r7, #12]
 801930c:	6a1b      	ldr	r3, [r3, #32]
 801930e:	697a      	ldr	r2, [r7, #20]
 8019310:	43d2      	mvns	r2, r2
 8019312:	401a      	ands	r2, r3
 8019314:	68fb      	ldr	r3, [r7, #12]
 8019316:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8019318:	68fb      	ldr	r3, [r7, #12]
 801931a:	6a1a      	ldr	r2, [r3, #32]
 801931c:	68bb      	ldr	r3, [r7, #8]
 801931e:	211f      	movs	r1, #31
 8019320:	400b      	ands	r3, r1
 8019322:	6879      	ldr	r1, [r7, #4]
 8019324:	4099      	lsls	r1, r3
 8019326:	000b      	movs	r3, r1
 8019328:	431a      	orrs	r2, r3
 801932a:	68fb      	ldr	r3, [r7, #12]
 801932c:	621a      	str	r2, [r3, #32]
}
 801932e:	46c0      	nop			@ (mov r8, r8)
 8019330:	46bd      	mov	sp, r7
 8019332:	b006      	add	sp, #24
 8019334:	bd80      	pop	{r7, pc}
	...

08019338 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8019338:	b580      	push	{r7, lr}
 801933a:	b084      	sub	sp, #16
 801933c:	af00      	add	r7, sp, #0
 801933e:	6078      	str	r0, [r7, #4]
 8019340:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8019342:	687b      	ldr	r3, [r7, #4]
 8019344:	223c      	movs	r2, #60	@ 0x3c
 8019346:	5c9b      	ldrb	r3, [r3, r2]
 8019348:	2b01      	cmp	r3, #1
 801934a:	d101      	bne.n	8019350 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801934c:	2302      	movs	r3, #2
 801934e:	e055      	b.n	80193fc <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8019350:	687b      	ldr	r3, [r7, #4]
 8019352:	223c      	movs	r2, #60	@ 0x3c
 8019354:	2101      	movs	r1, #1
 8019356:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8019358:	687b      	ldr	r3, [r7, #4]
 801935a:	223d      	movs	r2, #61	@ 0x3d
 801935c:	2102      	movs	r1, #2
 801935e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8019360:	687b      	ldr	r3, [r7, #4]
 8019362:	681b      	ldr	r3, [r3, #0]
 8019364:	685b      	ldr	r3, [r3, #4]
 8019366:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8019368:	687b      	ldr	r3, [r7, #4]
 801936a:	681b      	ldr	r3, [r3, #0]
 801936c:	689b      	ldr	r3, [r3, #8]
 801936e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8019370:	687b      	ldr	r3, [r7, #4]
 8019372:	681b      	ldr	r3, [r3, #0]
 8019374:	4a23      	ldr	r2, [pc, #140]	@ (8019404 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8019376:	4293      	cmp	r3, r2
 8019378:	d108      	bne.n	801938c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801937a:	68fb      	ldr	r3, [r7, #12]
 801937c:	4a22      	ldr	r2, [pc, #136]	@ (8019408 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 801937e:	4013      	ands	r3, r2
 8019380:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8019382:	683b      	ldr	r3, [r7, #0]
 8019384:	685b      	ldr	r3, [r3, #4]
 8019386:	68fa      	ldr	r2, [r7, #12]
 8019388:	4313      	orrs	r3, r2
 801938a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801938c:	68fb      	ldr	r3, [r7, #12]
 801938e:	2270      	movs	r2, #112	@ 0x70
 8019390:	4393      	bics	r3, r2
 8019392:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8019394:	683b      	ldr	r3, [r7, #0]
 8019396:	681b      	ldr	r3, [r3, #0]
 8019398:	68fa      	ldr	r2, [r7, #12]
 801939a:	4313      	orrs	r3, r2
 801939c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801939e:	687b      	ldr	r3, [r7, #4]
 80193a0:	681b      	ldr	r3, [r3, #0]
 80193a2:	68fa      	ldr	r2, [r7, #12]
 80193a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80193a6:	687b      	ldr	r3, [r7, #4]
 80193a8:	681b      	ldr	r3, [r3, #0]
 80193aa:	4a16      	ldr	r2, [pc, #88]	@ (8019404 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80193ac:	4293      	cmp	r3, r2
 80193ae:	d00f      	beq.n	80193d0 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80193b0:	687b      	ldr	r3, [r7, #4]
 80193b2:	681a      	ldr	r2, [r3, #0]
 80193b4:	2380      	movs	r3, #128	@ 0x80
 80193b6:	05db      	lsls	r3, r3, #23
 80193b8:	429a      	cmp	r2, r3
 80193ba:	d009      	beq.n	80193d0 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80193bc:	687b      	ldr	r3, [r7, #4]
 80193be:	681b      	ldr	r3, [r3, #0]
 80193c0:	4a12      	ldr	r2, [pc, #72]	@ (801940c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80193c2:	4293      	cmp	r3, r2
 80193c4:	d004      	beq.n	80193d0 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80193c6:	687b      	ldr	r3, [r7, #4]
 80193c8:	681b      	ldr	r3, [r3, #0]
 80193ca:	4a11      	ldr	r2, [pc, #68]	@ (8019410 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80193cc:	4293      	cmp	r3, r2
 80193ce:	d10c      	bne.n	80193ea <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80193d0:	68bb      	ldr	r3, [r7, #8]
 80193d2:	2280      	movs	r2, #128	@ 0x80
 80193d4:	4393      	bics	r3, r2
 80193d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80193d8:	683b      	ldr	r3, [r7, #0]
 80193da:	689b      	ldr	r3, [r3, #8]
 80193dc:	68ba      	ldr	r2, [r7, #8]
 80193de:	4313      	orrs	r3, r2
 80193e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80193e2:	687b      	ldr	r3, [r7, #4]
 80193e4:	681b      	ldr	r3, [r3, #0]
 80193e6:	68ba      	ldr	r2, [r7, #8]
 80193e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80193ea:	687b      	ldr	r3, [r7, #4]
 80193ec:	223d      	movs	r2, #61	@ 0x3d
 80193ee:	2101      	movs	r1, #1
 80193f0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80193f2:	687b      	ldr	r3, [r7, #4]
 80193f4:	223c      	movs	r2, #60	@ 0x3c
 80193f6:	2100      	movs	r1, #0
 80193f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80193fa:	2300      	movs	r3, #0
}
 80193fc:	0018      	movs	r0, r3
 80193fe:	46bd      	mov	sp, r7
 8019400:	b004      	add	sp, #16
 8019402:	bd80      	pop	{r7, pc}
 8019404:	40012c00 	.word	0x40012c00
 8019408:	ff0fffff 	.word	0xff0fffff
 801940c:	40000400 	.word	0x40000400
 8019410:	40014000 	.word	0x40014000

08019414 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8019414:	b580      	push	{r7, lr}
 8019416:	b082      	sub	sp, #8
 8019418:	af00      	add	r7, sp, #0
 801941a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801941c:	46c0      	nop			@ (mov r8, r8)
 801941e:	46bd      	mov	sp, r7
 8019420:	b002      	add	sp, #8
 8019422:	bd80      	pop	{r7, pc}

08019424 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8019424:	b580      	push	{r7, lr}
 8019426:	b082      	sub	sp, #8
 8019428:	af00      	add	r7, sp, #0
 801942a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801942c:	46c0      	nop			@ (mov r8, r8)
 801942e:	46bd      	mov	sp, r7
 8019430:	b002      	add	sp, #8
 8019432:	bd80      	pop	{r7, pc}

08019434 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8019434:	b580      	push	{r7, lr}
 8019436:	b082      	sub	sp, #8
 8019438:	af00      	add	r7, sp, #0
 801943a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 801943c:	46c0      	nop			@ (mov r8, r8)
 801943e:	46bd      	mov	sp, r7
 8019440:	b002      	add	sp, #8
 8019442:	bd80      	pop	{r7, pc}

08019444 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8019444:	b580      	push	{r7, lr}
 8019446:	b084      	sub	sp, #16
 8019448:	af00      	add	r7, sp, #0
 801944a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 801944c:	687b      	ldr	r3, [r7, #4]
 801944e:	2200      	movs	r2, #0
 8019450:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8019452:	4b05      	ldr	r3, [pc, #20]	@ (8019468 <USB_EnableGlobalInt+0x24>)
 8019454:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 8019456:	687b      	ldr	r3, [r7, #4]
 8019458:	68fa      	ldr	r2, [r7, #12]
 801945a:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801945c:	2300      	movs	r3, #0
}
 801945e:	0018      	movs	r0, r3
 8019460:	46bd      	mov	sp, r7
 8019462:	b004      	add	sp, #16
 8019464:	bd80      	pop	{r7, pc}
 8019466:	46c0      	nop			@ (mov r8, r8)
 8019468:	0000bf80 	.word	0x0000bf80

0801946c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 801946c:	b580      	push	{r7, lr}
 801946e:	b084      	sub	sp, #16
 8019470:	af00      	add	r7, sp, #0
 8019472:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8019474:	4b06      	ldr	r3, [pc, #24]	@ (8019490 <USB_DisableGlobalInt+0x24>)
 8019476:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8019478:	687b      	ldr	r3, [r7, #4]
 801947a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801947c:	68fa      	ldr	r2, [r7, #12]
 801947e:	43d2      	mvns	r2, r2
 8019480:	401a      	ands	r2, r3
 8019482:	687b      	ldr	r3, [r7, #4]
 8019484:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8019486:	2300      	movs	r3, #0
}
 8019488:	0018      	movs	r0, r3
 801948a:	46bd      	mov	sp, r7
 801948c:	b004      	add	sp, #16
 801948e:	bd80      	pop	{r7, pc}
 8019490:	0000bf80 	.word	0x0000bf80

08019494 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 8019494:	b580      	push	{r7, lr}
 8019496:	b082      	sub	sp, #8
 8019498:	af00      	add	r7, sp, #0
 801949a:	6078      	str	r0, [r7, #4]
 801949c:	000a      	movs	r2, r1
 801949e:	1cfb      	adds	r3, r7, #3
 80194a0:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 80194a2:	1cfb      	adds	r3, r7, #3
 80194a4:	781b      	ldrb	r3, [r3, #0]
 80194a6:	2b00      	cmp	r3, #0
 80194a8:	d107      	bne.n	80194ba <USB_SetCurrentMode+0x26>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 80194aa:	687b      	ldr	r3, [r7, #4]
 80194ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80194ae:	005b      	lsls	r3, r3, #1
 80194b0:	085a      	lsrs	r2, r3, #1
 80194b2:	687b      	ldr	r3, [r7, #4]
 80194b4:	641a      	str	r2, [r3, #64]	@ 0x40
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80194b6:	2300      	movs	r3, #0
 80194b8:	e000      	b.n	80194bc <USB_SetCurrentMode+0x28>
    return HAL_ERROR;
 80194ba:	2301      	movs	r3, #1
}
 80194bc:	0018      	movs	r0, r3
 80194be:	46bd      	mov	sp, r7
 80194c0:	b002      	add	sp, #8
 80194c2:	bd80      	pop	{r7, pc}

080194c4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 80194c4:	b5b0      	push	{r4, r5, r7, lr}
 80194c6:	b086      	sub	sp, #24
 80194c8:	af00      	add	r7, sp, #0
 80194ca:	60f8      	str	r0, [r7, #12]
 80194cc:	1d3b      	adds	r3, r7, #4
 80194ce:	6019      	str	r1, [r3, #0]
 80194d0:	605a      	str	r2, [r3, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 80194d2:	68fb      	ldr	r3, [r7, #12]
 80194d4:	2201      	movs	r2, #1
 80194d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 80194d8:	68fb      	ldr	r3, [r7, #12]
 80194da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80194dc:	2201      	movs	r2, #1
 80194de:	4393      	bics	r3, r2
 80194e0:	001a      	movs	r2, r3
 80194e2:	68fb      	ldr	r3, [r7, #12]
 80194e4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 80194e6:	2517      	movs	r5, #23
 80194e8:	197c      	adds	r4, r7, r5
 80194ea:	68fb      	ldr	r3, [r7, #12]
 80194ec:	2100      	movs	r1, #0
 80194ee:	0018      	movs	r0, r3
 80194f0:	f7ff ffd0 	bl	8019494 <USB_SetCurrentMode>
 80194f4:	0003      	movs	r3, r0
 80194f6:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80194f8:	68fb      	ldr	r3, [r7, #12]
 80194fa:	2200      	movs	r2, #0
 80194fc:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 80194fe:	197b      	adds	r3, r7, r5
 8019500:	781b      	ldrb	r3, [r3, #0]
}
 8019502:	0018      	movs	r0, r3
 8019504:	46bd      	mov	sp, r7
 8019506:	b006      	add	sp, #24
 8019508:	bdb0      	pop	{r4, r5, r7, pc}

0801950a <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_DRD_TypeDef const *USBx, uint32_t num)
{
 801950a:	b580      	push	{r7, lr}
 801950c:	b082      	sub	sp, #8
 801950e:	af00      	add	r7, sp, #0
 8019510:	6078      	str	r0, [r7, #4]
 8019512:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8019514:	2300      	movs	r3, #0
}
 8019516:	0018      	movs	r0, r3
 8019518:	46bd      	mov	sp, r7
 801951a:	b002      	add	sp, #8
 801951c:	bd80      	pop	{r7, pc}

0801951e <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_DRD_TypeDef const *USBx)
{
 801951e:	b580      	push	{r7, lr}
 8019520:	b082      	sub	sp, #8
 8019522:	af00      	add	r7, sp, #0
 8019524:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8019526:	2300      	movs	r3, #0
}
 8019528:	0018      	movs	r0, r3
 801952a:	46bd      	mov	sp, r7
 801952c:	b002      	add	sp, #8
 801952e:	bd80      	pop	{r7, pc}

08019530 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8019530:	b580      	push	{r7, lr}
 8019532:	b0a0      	sub	sp, #128	@ 0x80
 8019534:	af00      	add	r7, sp, #0
 8019536:	6078      	str	r0, [r7, #4]
 8019538:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 801953a:	237f      	movs	r3, #127	@ 0x7f
 801953c:	18fb      	adds	r3, r7, r3
 801953e:	2200      	movs	r2, #0
 8019540:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8019542:	687a      	ldr	r2, [r7, #4]
 8019544:	683b      	ldr	r3, [r7, #0]
 8019546:	781b      	ldrb	r3, [r3, #0]
 8019548:	009b      	lsls	r3, r3, #2
 801954a:	18d3      	adds	r3, r2, r3
 801954c:	681b      	ldr	r3, [r3, #0]
 801954e:	4adc      	ldr	r2, [pc, #880]	@ (80198c0 <USB_ActivateEndpoint+0x390>)
 8019550:	4013      	ands	r3, r2
 8019552:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* initialize Endpoint */
  switch (ep->type)
 8019554:	683b      	ldr	r3, [r7, #0]
 8019556:	78db      	ldrb	r3, [r3, #3]
 8019558:	2b03      	cmp	r3, #3
 801955a:	d00e      	beq.n	801957a <USB_ActivateEndpoint+0x4a>
 801955c:	dc19      	bgt.n	8019592 <USB_ActivateEndpoint+0x62>
 801955e:	2b02      	cmp	r3, #2
 8019560:	d01c      	beq.n	801959c <USB_ActivateEndpoint+0x6c>
 8019562:	dc16      	bgt.n	8019592 <USB_ActivateEndpoint+0x62>
 8019564:	2b00      	cmp	r3, #0
 8019566:	d002      	beq.n	801956e <USB_ActivateEndpoint+0x3e>
 8019568:	2b01      	cmp	r3, #1
 801956a:	d00c      	beq.n	8019586 <USB_ActivateEndpoint+0x56>
 801956c:	e011      	b.n	8019592 <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 801956e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8019570:	2280      	movs	r2, #128	@ 0x80
 8019572:	0092      	lsls	r2, r2, #2
 8019574:	4313      	orrs	r3, r2
 8019576:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 8019578:	e011      	b.n	801959e <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 801957a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801957c:	22c0      	movs	r2, #192	@ 0xc0
 801957e:	00d2      	lsls	r2, r2, #3
 8019580:	4313      	orrs	r3, r2
 8019582:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 8019584:	e00b      	b.n	801959e <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8019586:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8019588:	2280      	movs	r2, #128	@ 0x80
 801958a:	00d2      	lsls	r2, r2, #3
 801958c:	4313      	orrs	r3, r2
 801958e:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 8019590:	e005      	b.n	801959e <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 8019592:	237f      	movs	r3, #127	@ 0x7f
 8019594:	18fb      	adds	r3, r7, r3
 8019596:	2201      	movs	r2, #1
 8019598:	701a      	strb	r2, [r3, #0]
      break;
 801959a:	e000      	b.n	801959e <USB_ActivateEndpoint+0x6e>
      break;
 801959c:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 801959e:	687a      	ldr	r2, [r7, #4]
 80195a0:	683b      	ldr	r3, [r7, #0]
 80195a2:	781b      	ldrb	r3, [r3, #0]
 80195a4:	009b      	lsls	r3, r3, #2
 80195a6:	18d3      	adds	r3, r2, r3
 80195a8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80195aa:	49c6      	ldr	r1, [pc, #792]	@ (80198c4 <USB_ActivateEndpoint+0x394>)
 80195ac:	430a      	orrs	r2, r1
 80195ae:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80195b0:	687a      	ldr	r2, [r7, #4]
 80195b2:	683b      	ldr	r3, [r7, #0]
 80195b4:	781b      	ldrb	r3, [r3, #0]
 80195b6:	009b      	lsls	r3, r3, #2
 80195b8:	18d3      	adds	r3, r2, r3
 80195ba:	681b      	ldr	r3, [r3, #0]
 80195bc:	4ac2      	ldr	r2, [pc, #776]	@ (80198c8 <USB_ActivateEndpoint+0x398>)
 80195be:	4013      	ands	r3, r2
 80195c0:	683a      	ldr	r2, [r7, #0]
 80195c2:	7812      	ldrb	r2, [r2, #0]
 80195c4:	4313      	orrs	r3, r2
 80195c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80195c8:	687a      	ldr	r2, [r7, #4]
 80195ca:	683b      	ldr	r3, [r7, #0]
 80195cc:	781b      	ldrb	r3, [r3, #0]
 80195ce:	009b      	lsls	r3, r3, #2
 80195d0:	18d3      	adds	r3, r2, r3
 80195d2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80195d4:	49bb      	ldr	r1, [pc, #748]	@ (80198c4 <USB_ActivateEndpoint+0x394>)
 80195d6:	430a      	orrs	r2, r1
 80195d8:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 80195da:	683b      	ldr	r3, [r7, #0]
 80195dc:	7b1b      	ldrb	r3, [r3, #12]
 80195de:	2b00      	cmp	r3, #0
 80195e0:	d000      	beq.n	80195e4 <USB_ActivateEndpoint+0xb4>
 80195e2:	e155      	b.n	8019890 <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 80195e4:	683b      	ldr	r3, [r7, #0]
 80195e6:	785b      	ldrb	r3, [r3, #1]
 80195e8:	2b00      	cmp	r3, #0
 80195ea:	d06e      	beq.n	80196ca <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80195ec:	683b      	ldr	r3, [r7, #0]
 80195ee:	781b      	ldrb	r3, [r3, #0]
 80195f0:	00db      	lsls	r3, r3, #3
 80195f2:	4ab6      	ldr	r2, [pc, #728]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 80195f4:	4694      	mov	ip, r2
 80195f6:	4463      	add	r3, ip
 80195f8:	681a      	ldr	r2, [r3, #0]
 80195fa:	683b      	ldr	r3, [r7, #0]
 80195fc:	781b      	ldrb	r3, [r3, #0]
 80195fe:	00db      	lsls	r3, r3, #3
 8019600:	49b2      	ldr	r1, [pc, #712]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 8019602:	468c      	mov	ip, r1
 8019604:	4463      	add	r3, ip
 8019606:	0c12      	lsrs	r2, r2, #16
 8019608:	0412      	lsls	r2, r2, #16
 801960a:	601a      	str	r2, [r3, #0]
 801960c:	683b      	ldr	r3, [r7, #0]
 801960e:	781b      	ldrb	r3, [r3, #0]
 8019610:	00db      	lsls	r3, r3, #3
 8019612:	4aae      	ldr	r2, [pc, #696]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 8019614:	4694      	mov	ip, r2
 8019616:	4463      	add	r3, ip
 8019618:	6819      	ldr	r1, [r3, #0]
 801961a:	683b      	ldr	r3, [r7, #0]
 801961c:	88db      	ldrh	r3, [r3, #6]
 801961e:	089b      	lsrs	r3, r3, #2
 8019620:	b29b      	uxth	r3, r3
 8019622:	009a      	lsls	r2, r3, #2
 8019624:	683b      	ldr	r3, [r7, #0]
 8019626:	781b      	ldrb	r3, [r3, #0]
 8019628:	00db      	lsls	r3, r3, #3
 801962a:	48a8      	ldr	r0, [pc, #672]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 801962c:	4684      	mov	ip, r0
 801962e:	4463      	add	r3, ip
 8019630:	430a      	orrs	r2, r1
 8019632:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8019634:	687a      	ldr	r2, [r7, #4]
 8019636:	683b      	ldr	r3, [r7, #0]
 8019638:	781b      	ldrb	r3, [r3, #0]
 801963a:	009b      	lsls	r3, r3, #2
 801963c:	18d3      	adds	r3, r2, r3
 801963e:	681b      	ldr	r3, [r3, #0]
 8019640:	61bb      	str	r3, [r7, #24]
 8019642:	69bb      	ldr	r3, [r7, #24]
 8019644:	2240      	movs	r2, #64	@ 0x40
 8019646:	4013      	ands	r3, r2
 8019648:	d011      	beq.n	801966e <USB_ActivateEndpoint+0x13e>
 801964a:	687a      	ldr	r2, [r7, #4]
 801964c:	683b      	ldr	r3, [r7, #0]
 801964e:	781b      	ldrb	r3, [r3, #0]
 8019650:	009b      	lsls	r3, r3, #2
 8019652:	18d3      	adds	r3, r2, r3
 8019654:	681b      	ldr	r3, [r3, #0]
 8019656:	4a9c      	ldr	r2, [pc, #624]	@ (80198c8 <USB_ActivateEndpoint+0x398>)
 8019658:	4013      	ands	r3, r2
 801965a:	617b      	str	r3, [r7, #20]
 801965c:	687a      	ldr	r2, [r7, #4]
 801965e:	683b      	ldr	r3, [r7, #0]
 8019660:	781b      	ldrb	r3, [r3, #0]
 8019662:	009b      	lsls	r3, r3, #2
 8019664:	18d3      	adds	r3, r2, r3
 8019666:	697a      	ldr	r2, [r7, #20]
 8019668:	4999      	ldr	r1, [pc, #612]	@ (80198d0 <USB_ActivateEndpoint+0x3a0>)
 801966a:	430a      	orrs	r2, r1
 801966c:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 801966e:	683b      	ldr	r3, [r7, #0]
 8019670:	78db      	ldrb	r3, [r3, #3]
 8019672:	2b01      	cmp	r3, #1
 8019674:	d016      	beq.n	80196a4 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8019676:	687a      	ldr	r2, [r7, #4]
 8019678:	683b      	ldr	r3, [r7, #0]
 801967a:	781b      	ldrb	r3, [r3, #0]
 801967c:	009b      	lsls	r3, r3, #2
 801967e:	18d3      	adds	r3, r2, r3
 8019680:	681b      	ldr	r3, [r3, #0]
 8019682:	4a94      	ldr	r2, [pc, #592]	@ (80198d4 <USB_ActivateEndpoint+0x3a4>)
 8019684:	4013      	ands	r3, r2
 8019686:	60fb      	str	r3, [r7, #12]
 8019688:	68fb      	ldr	r3, [r7, #12]
 801968a:	2220      	movs	r2, #32
 801968c:	4053      	eors	r3, r2
 801968e:	60fb      	str	r3, [r7, #12]
 8019690:	687a      	ldr	r2, [r7, #4]
 8019692:	683b      	ldr	r3, [r7, #0]
 8019694:	781b      	ldrb	r3, [r3, #0]
 8019696:	009b      	lsls	r3, r3, #2
 8019698:	18d3      	adds	r3, r2, r3
 801969a:	68fa      	ldr	r2, [r7, #12]
 801969c:	4989      	ldr	r1, [pc, #548]	@ (80198c4 <USB_ActivateEndpoint+0x394>)
 801969e:	430a      	orrs	r2, r1
 80196a0:	601a      	str	r2, [r3, #0]
 80196a2:	e396      	b.n	8019dd2 <USB_ActivateEndpoint+0x8a2>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80196a4:	687a      	ldr	r2, [r7, #4]
 80196a6:	683b      	ldr	r3, [r7, #0]
 80196a8:	781b      	ldrb	r3, [r3, #0]
 80196aa:	009b      	lsls	r3, r3, #2
 80196ac:	18d3      	adds	r3, r2, r3
 80196ae:	681b      	ldr	r3, [r3, #0]
 80196b0:	4a88      	ldr	r2, [pc, #544]	@ (80198d4 <USB_ActivateEndpoint+0x3a4>)
 80196b2:	4013      	ands	r3, r2
 80196b4:	613b      	str	r3, [r7, #16]
 80196b6:	687a      	ldr	r2, [r7, #4]
 80196b8:	683b      	ldr	r3, [r7, #0]
 80196ba:	781b      	ldrb	r3, [r3, #0]
 80196bc:	009b      	lsls	r3, r3, #2
 80196be:	18d3      	adds	r3, r2, r3
 80196c0:	693a      	ldr	r2, [r7, #16]
 80196c2:	4980      	ldr	r1, [pc, #512]	@ (80198c4 <USB_ActivateEndpoint+0x394>)
 80196c4:	430a      	orrs	r2, r1
 80196c6:	601a      	str	r2, [r3, #0]
 80196c8:	e383      	b.n	8019dd2 <USB_ActivateEndpoint+0x8a2>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80196ca:	683b      	ldr	r3, [r7, #0]
 80196cc:	781b      	ldrb	r3, [r3, #0]
 80196ce:	00db      	lsls	r3, r3, #3
 80196d0:	4a7e      	ldr	r2, [pc, #504]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 80196d2:	4694      	mov	ip, r2
 80196d4:	4463      	add	r3, ip
 80196d6:	685a      	ldr	r2, [r3, #4]
 80196d8:	683b      	ldr	r3, [r7, #0]
 80196da:	781b      	ldrb	r3, [r3, #0]
 80196dc:	00db      	lsls	r3, r3, #3
 80196de:	497b      	ldr	r1, [pc, #492]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 80196e0:	468c      	mov	ip, r1
 80196e2:	4463      	add	r3, ip
 80196e4:	0c12      	lsrs	r2, r2, #16
 80196e6:	0412      	lsls	r2, r2, #16
 80196e8:	605a      	str	r2, [r3, #4]
 80196ea:	683b      	ldr	r3, [r7, #0]
 80196ec:	781b      	ldrb	r3, [r3, #0]
 80196ee:	00db      	lsls	r3, r3, #3
 80196f0:	4a76      	ldr	r2, [pc, #472]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 80196f2:	4694      	mov	ip, r2
 80196f4:	4463      	add	r3, ip
 80196f6:	6859      	ldr	r1, [r3, #4]
 80196f8:	683b      	ldr	r3, [r7, #0]
 80196fa:	88db      	ldrh	r3, [r3, #6]
 80196fc:	089b      	lsrs	r3, r3, #2
 80196fe:	b29b      	uxth	r3, r3
 8019700:	009a      	lsls	r2, r3, #2
 8019702:	683b      	ldr	r3, [r7, #0]
 8019704:	781b      	ldrb	r3, [r3, #0]
 8019706:	00db      	lsls	r3, r3, #3
 8019708:	4870      	ldr	r0, [pc, #448]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 801970a:	4684      	mov	ip, r0
 801970c:	4463      	add	r3, ip
 801970e:	430a      	orrs	r2, r1
 8019710:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8019712:	683b      	ldr	r3, [r7, #0]
 8019714:	781b      	ldrb	r3, [r3, #0]
 8019716:	00db      	lsls	r3, r3, #3
 8019718:	4a6c      	ldr	r2, [pc, #432]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 801971a:	4694      	mov	ip, r2
 801971c:	4463      	add	r3, ip
 801971e:	685a      	ldr	r2, [r3, #4]
 8019720:	683b      	ldr	r3, [r7, #0]
 8019722:	781b      	ldrb	r3, [r3, #0]
 8019724:	00db      	lsls	r3, r3, #3
 8019726:	4969      	ldr	r1, [pc, #420]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 8019728:	468c      	mov	ip, r1
 801972a:	4463      	add	r3, ip
 801972c:	0192      	lsls	r2, r2, #6
 801972e:	0992      	lsrs	r2, r2, #6
 8019730:	605a      	str	r2, [r3, #4]
 8019732:	683b      	ldr	r3, [r7, #0]
 8019734:	691b      	ldr	r3, [r3, #16]
 8019736:	2b00      	cmp	r3, #0
 8019738:	d111      	bne.n	801975e <USB_ActivateEndpoint+0x22e>
 801973a:	683b      	ldr	r3, [r7, #0]
 801973c:	781b      	ldrb	r3, [r3, #0]
 801973e:	00db      	lsls	r3, r3, #3
 8019740:	4a62      	ldr	r2, [pc, #392]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 8019742:	4694      	mov	ip, r2
 8019744:	4463      	add	r3, ip
 8019746:	685a      	ldr	r2, [r3, #4]
 8019748:	683b      	ldr	r3, [r7, #0]
 801974a:	781b      	ldrb	r3, [r3, #0]
 801974c:	00db      	lsls	r3, r3, #3
 801974e:	495f      	ldr	r1, [pc, #380]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 8019750:	468c      	mov	ip, r1
 8019752:	4463      	add	r3, ip
 8019754:	2180      	movs	r1, #128	@ 0x80
 8019756:	0609      	lsls	r1, r1, #24
 8019758:	430a      	orrs	r2, r1
 801975a:	605a      	str	r2, [r3, #4]
 801975c:	e041      	b.n	80197e2 <USB_ActivateEndpoint+0x2b2>
 801975e:	683b      	ldr	r3, [r7, #0]
 8019760:	691b      	ldr	r3, [r3, #16]
 8019762:	2b3e      	cmp	r3, #62	@ 0x3e
 8019764:	d81d      	bhi.n	80197a2 <USB_ActivateEndpoint+0x272>
 8019766:	683b      	ldr	r3, [r7, #0]
 8019768:	691b      	ldr	r3, [r3, #16]
 801976a:	085b      	lsrs	r3, r3, #1
 801976c:	677b      	str	r3, [r7, #116]	@ 0x74
 801976e:	683b      	ldr	r3, [r7, #0]
 8019770:	691b      	ldr	r3, [r3, #16]
 8019772:	2201      	movs	r2, #1
 8019774:	4013      	ands	r3, r2
 8019776:	d002      	beq.n	801977e <USB_ActivateEndpoint+0x24e>
 8019778:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801977a:	3301      	adds	r3, #1
 801977c:	677b      	str	r3, [r7, #116]	@ 0x74
 801977e:	683b      	ldr	r3, [r7, #0]
 8019780:	781b      	ldrb	r3, [r3, #0]
 8019782:	00db      	lsls	r3, r3, #3
 8019784:	4a51      	ldr	r2, [pc, #324]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 8019786:	4694      	mov	ip, r2
 8019788:	4463      	add	r3, ip
 801978a:	6859      	ldr	r1, [r3, #4]
 801978c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801978e:	069a      	lsls	r2, r3, #26
 8019790:	683b      	ldr	r3, [r7, #0]
 8019792:	781b      	ldrb	r3, [r3, #0]
 8019794:	00db      	lsls	r3, r3, #3
 8019796:	484d      	ldr	r0, [pc, #308]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 8019798:	4684      	mov	ip, r0
 801979a:	4463      	add	r3, ip
 801979c:	430a      	orrs	r2, r1
 801979e:	605a      	str	r2, [r3, #4]
 80197a0:	e01f      	b.n	80197e2 <USB_ActivateEndpoint+0x2b2>
 80197a2:	683b      	ldr	r3, [r7, #0]
 80197a4:	691b      	ldr	r3, [r3, #16]
 80197a6:	095b      	lsrs	r3, r3, #5
 80197a8:	677b      	str	r3, [r7, #116]	@ 0x74
 80197aa:	683b      	ldr	r3, [r7, #0]
 80197ac:	691b      	ldr	r3, [r3, #16]
 80197ae:	221f      	movs	r2, #31
 80197b0:	4013      	ands	r3, r2
 80197b2:	d102      	bne.n	80197ba <USB_ActivateEndpoint+0x28a>
 80197b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80197b6:	3b01      	subs	r3, #1
 80197b8:	677b      	str	r3, [r7, #116]	@ 0x74
 80197ba:	683b      	ldr	r3, [r7, #0]
 80197bc:	781b      	ldrb	r3, [r3, #0]
 80197be:	00db      	lsls	r3, r3, #3
 80197c0:	4a42      	ldr	r2, [pc, #264]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 80197c2:	4694      	mov	ip, r2
 80197c4:	4463      	add	r3, ip
 80197c6:	685a      	ldr	r2, [r3, #4]
 80197c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80197ca:	069b      	lsls	r3, r3, #26
 80197cc:	431a      	orrs	r2, r3
 80197ce:	683b      	ldr	r3, [r7, #0]
 80197d0:	781b      	ldrb	r3, [r3, #0]
 80197d2:	00db      	lsls	r3, r3, #3
 80197d4:	493d      	ldr	r1, [pc, #244]	@ (80198cc <USB_ActivateEndpoint+0x39c>)
 80197d6:	468c      	mov	ip, r1
 80197d8:	4463      	add	r3, ip
 80197da:	2180      	movs	r1, #128	@ 0x80
 80197dc:	0609      	lsls	r1, r1, #24
 80197de:	430a      	orrs	r2, r1
 80197e0:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80197e2:	687a      	ldr	r2, [r7, #4]
 80197e4:	683b      	ldr	r3, [r7, #0]
 80197e6:	781b      	ldrb	r3, [r3, #0]
 80197e8:	009b      	lsls	r3, r3, #2
 80197ea:	18d3      	adds	r3, r2, r3
 80197ec:	681b      	ldr	r3, [r3, #0]
 80197ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80197f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80197f2:	2380      	movs	r3, #128	@ 0x80
 80197f4:	01db      	lsls	r3, r3, #7
 80197f6:	4013      	ands	r3, r2
 80197f8:	d011      	beq.n	801981e <USB_ActivateEndpoint+0x2ee>
 80197fa:	687a      	ldr	r2, [r7, #4]
 80197fc:	683b      	ldr	r3, [r7, #0]
 80197fe:	781b      	ldrb	r3, [r3, #0]
 8019800:	009b      	lsls	r3, r3, #2
 8019802:	18d3      	adds	r3, r2, r3
 8019804:	681b      	ldr	r3, [r3, #0]
 8019806:	4a30      	ldr	r2, [pc, #192]	@ (80198c8 <USB_ActivateEndpoint+0x398>)
 8019808:	4013      	ands	r3, r2
 801980a:	627b      	str	r3, [r7, #36]	@ 0x24
 801980c:	687a      	ldr	r2, [r7, #4]
 801980e:	683b      	ldr	r3, [r7, #0]
 8019810:	781b      	ldrb	r3, [r3, #0]
 8019812:	009b      	lsls	r3, r3, #2
 8019814:	18d3      	adds	r3, r2, r3
 8019816:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019818:	492f      	ldr	r1, [pc, #188]	@ (80198d8 <USB_ActivateEndpoint+0x3a8>)
 801981a:	430a      	orrs	r2, r1
 801981c:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 801981e:	683b      	ldr	r3, [r7, #0]
 8019820:	781b      	ldrb	r3, [r3, #0]
 8019822:	2b00      	cmp	r3, #0
 8019824:	d11c      	bne.n	8019860 <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8019826:	687a      	ldr	r2, [r7, #4]
 8019828:	683b      	ldr	r3, [r7, #0]
 801982a:	781b      	ldrb	r3, [r3, #0]
 801982c:	009b      	lsls	r3, r3, #2
 801982e:	18d3      	adds	r3, r2, r3
 8019830:	681b      	ldr	r3, [r3, #0]
 8019832:	4a2a      	ldr	r2, [pc, #168]	@ (80198dc <USB_ActivateEndpoint+0x3ac>)
 8019834:	4013      	ands	r3, r2
 8019836:	61fb      	str	r3, [r7, #28]
 8019838:	69fb      	ldr	r3, [r7, #28]
 801983a:	2280      	movs	r2, #128	@ 0x80
 801983c:	0152      	lsls	r2, r2, #5
 801983e:	4053      	eors	r3, r2
 8019840:	61fb      	str	r3, [r7, #28]
 8019842:	69fb      	ldr	r3, [r7, #28]
 8019844:	2280      	movs	r2, #128	@ 0x80
 8019846:	0192      	lsls	r2, r2, #6
 8019848:	4053      	eors	r3, r2
 801984a:	61fb      	str	r3, [r7, #28]
 801984c:	687a      	ldr	r2, [r7, #4]
 801984e:	683b      	ldr	r3, [r7, #0]
 8019850:	781b      	ldrb	r3, [r3, #0]
 8019852:	009b      	lsls	r3, r3, #2
 8019854:	18d3      	adds	r3, r2, r3
 8019856:	69fa      	ldr	r2, [r7, #28]
 8019858:	491a      	ldr	r1, [pc, #104]	@ (80198c4 <USB_ActivateEndpoint+0x394>)
 801985a:	430a      	orrs	r2, r1
 801985c:	601a      	str	r2, [r3, #0]
 801985e:	e2b8      	b.n	8019dd2 <USB_ActivateEndpoint+0x8a2>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8019860:	687a      	ldr	r2, [r7, #4]
 8019862:	683b      	ldr	r3, [r7, #0]
 8019864:	781b      	ldrb	r3, [r3, #0]
 8019866:	009b      	lsls	r3, r3, #2
 8019868:	18d3      	adds	r3, r2, r3
 801986a:	681b      	ldr	r3, [r3, #0]
 801986c:	4a1b      	ldr	r2, [pc, #108]	@ (80198dc <USB_ActivateEndpoint+0x3ac>)
 801986e:	4013      	ands	r3, r2
 8019870:	623b      	str	r3, [r7, #32]
 8019872:	6a3b      	ldr	r3, [r7, #32]
 8019874:	2280      	movs	r2, #128	@ 0x80
 8019876:	0192      	lsls	r2, r2, #6
 8019878:	4053      	eors	r3, r2
 801987a:	623b      	str	r3, [r7, #32]
 801987c:	687a      	ldr	r2, [r7, #4]
 801987e:	683b      	ldr	r3, [r7, #0]
 8019880:	781b      	ldrb	r3, [r3, #0]
 8019882:	009b      	lsls	r3, r3, #2
 8019884:	18d3      	adds	r3, r2, r3
 8019886:	6a3a      	ldr	r2, [r7, #32]
 8019888:	490e      	ldr	r1, [pc, #56]	@ (80198c4 <USB_ActivateEndpoint+0x394>)
 801988a:	430a      	orrs	r2, r1
 801988c:	601a      	str	r2, [r3, #0]
 801988e:	e2a0      	b.n	8019dd2 <USB_ActivateEndpoint+0x8a2>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8019890:	683b      	ldr	r3, [r7, #0]
 8019892:	78db      	ldrb	r3, [r3, #3]
 8019894:	2b02      	cmp	r3, #2
 8019896:	d125      	bne.n	80198e4 <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8019898:	687a      	ldr	r2, [r7, #4]
 801989a:	683b      	ldr	r3, [r7, #0]
 801989c:	781b      	ldrb	r3, [r3, #0]
 801989e:	009b      	lsls	r3, r3, #2
 80198a0:	18d3      	adds	r3, r2, r3
 80198a2:	681b      	ldr	r3, [r3, #0]
 80198a4:	4a08      	ldr	r2, [pc, #32]	@ (80198c8 <USB_ActivateEndpoint+0x398>)
 80198a6:	4013      	ands	r3, r2
 80198a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80198aa:	687a      	ldr	r2, [r7, #4]
 80198ac:	683b      	ldr	r3, [r7, #0]
 80198ae:	781b      	ldrb	r3, [r3, #0]
 80198b0:	009b      	lsls	r3, r3, #2
 80198b2:	18d3      	adds	r3, r2, r3
 80198b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80198b6:	490a      	ldr	r1, [pc, #40]	@ (80198e0 <USB_ActivateEndpoint+0x3b0>)
 80198b8:	430a      	orrs	r2, r1
 80198ba:	601a      	str	r2, [r3, #0]
 80198bc:	e024      	b.n	8019908 <USB_ActivateEndpoint+0x3d8>
 80198be:	46c0      	nop			@ (mov r8, r8)
 80198c0:	07ff898f 	.word	0x07ff898f
 80198c4:	00008080 	.word	0x00008080
 80198c8:	07ff8f8f 	.word	0x07ff8f8f
 80198cc:	40009800 	.word	0x40009800
 80198d0:	000080c0 	.word	0x000080c0
 80198d4:	07ff8fbf 	.word	0x07ff8fbf
 80198d8:	0000c080 	.word	0x0000c080
 80198dc:	07ffbf8f 	.word	0x07ffbf8f
 80198e0:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80198e4:	687a      	ldr	r2, [r7, #4]
 80198e6:	683b      	ldr	r3, [r7, #0]
 80198e8:	781b      	ldrb	r3, [r3, #0]
 80198ea:	009b      	lsls	r3, r3, #2
 80198ec:	18d3      	adds	r3, r2, r3
 80198ee:	681b      	ldr	r3, [r3, #0]
 80198f0:	4aca      	ldr	r2, [pc, #808]	@ (8019c1c <USB_ActivateEndpoint+0x6ec>)
 80198f2:	4013      	ands	r3, r2
 80198f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80198f6:	687a      	ldr	r2, [r7, #4]
 80198f8:	683b      	ldr	r3, [r7, #0]
 80198fa:	781b      	ldrb	r3, [r3, #0]
 80198fc:	009b      	lsls	r3, r3, #2
 80198fe:	18d3      	adds	r3, r2, r3
 8019900:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8019902:	49c7      	ldr	r1, [pc, #796]	@ (8019c20 <USB_ActivateEndpoint+0x6f0>)
 8019904:	430a      	orrs	r2, r1
 8019906:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8019908:	683b      	ldr	r3, [r7, #0]
 801990a:	781b      	ldrb	r3, [r3, #0]
 801990c:	00db      	lsls	r3, r3, #3
 801990e:	4ac5      	ldr	r2, [pc, #788]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019910:	4694      	mov	ip, r2
 8019912:	4463      	add	r3, ip
 8019914:	681a      	ldr	r2, [r3, #0]
 8019916:	683b      	ldr	r3, [r7, #0]
 8019918:	781b      	ldrb	r3, [r3, #0]
 801991a:	00db      	lsls	r3, r3, #3
 801991c:	49c1      	ldr	r1, [pc, #772]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 801991e:	468c      	mov	ip, r1
 8019920:	4463      	add	r3, ip
 8019922:	0c12      	lsrs	r2, r2, #16
 8019924:	0412      	lsls	r2, r2, #16
 8019926:	601a      	str	r2, [r3, #0]
 8019928:	683b      	ldr	r3, [r7, #0]
 801992a:	781b      	ldrb	r3, [r3, #0]
 801992c:	00db      	lsls	r3, r3, #3
 801992e:	4abd      	ldr	r2, [pc, #756]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019930:	4694      	mov	ip, r2
 8019932:	4463      	add	r3, ip
 8019934:	6819      	ldr	r1, [r3, #0]
 8019936:	683b      	ldr	r3, [r7, #0]
 8019938:	891b      	ldrh	r3, [r3, #8]
 801993a:	089b      	lsrs	r3, r3, #2
 801993c:	b29b      	uxth	r3, r3
 801993e:	009a      	lsls	r2, r3, #2
 8019940:	683b      	ldr	r3, [r7, #0]
 8019942:	781b      	ldrb	r3, [r3, #0]
 8019944:	00db      	lsls	r3, r3, #3
 8019946:	48b7      	ldr	r0, [pc, #732]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019948:	4684      	mov	ip, r0
 801994a:	4463      	add	r3, ip
 801994c:	430a      	orrs	r2, r1
 801994e:	601a      	str	r2, [r3, #0]
 8019950:	683b      	ldr	r3, [r7, #0]
 8019952:	781b      	ldrb	r3, [r3, #0]
 8019954:	00db      	lsls	r3, r3, #3
 8019956:	4ab3      	ldr	r2, [pc, #716]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019958:	4694      	mov	ip, r2
 801995a:	4463      	add	r3, ip
 801995c:	685a      	ldr	r2, [r3, #4]
 801995e:	683b      	ldr	r3, [r7, #0]
 8019960:	781b      	ldrb	r3, [r3, #0]
 8019962:	00db      	lsls	r3, r3, #3
 8019964:	49af      	ldr	r1, [pc, #700]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019966:	468c      	mov	ip, r1
 8019968:	4463      	add	r3, ip
 801996a:	0c12      	lsrs	r2, r2, #16
 801996c:	0412      	lsls	r2, r2, #16
 801996e:	605a      	str	r2, [r3, #4]
 8019970:	683b      	ldr	r3, [r7, #0]
 8019972:	781b      	ldrb	r3, [r3, #0]
 8019974:	00db      	lsls	r3, r3, #3
 8019976:	4aab      	ldr	r2, [pc, #684]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019978:	4694      	mov	ip, r2
 801997a:	4463      	add	r3, ip
 801997c:	6859      	ldr	r1, [r3, #4]
 801997e:	683b      	ldr	r3, [r7, #0]
 8019980:	895b      	ldrh	r3, [r3, #10]
 8019982:	089b      	lsrs	r3, r3, #2
 8019984:	b29b      	uxth	r3, r3
 8019986:	009a      	lsls	r2, r3, #2
 8019988:	683b      	ldr	r3, [r7, #0]
 801998a:	781b      	ldrb	r3, [r3, #0]
 801998c:	00db      	lsls	r3, r3, #3
 801998e:	48a5      	ldr	r0, [pc, #660]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019990:	4684      	mov	ip, r0
 8019992:	4463      	add	r3, ip
 8019994:	430a      	orrs	r2, r1
 8019996:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 8019998:	683b      	ldr	r3, [r7, #0]
 801999a:	785b      	ldrb	r3, [r3, #1]
 801999c:	2b00      	cmp	r3, #0
 801999e:	d000      	beq.n	80199a2 <USB_ActivateEndpoint+0x472>
 80199a0:	e19d      	b.n	8019cde <USB_ActivateEndpoint+0x7ae>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80199a2:	687a      	ldr	r2, [r7, #4]
 80199a4:	683b      	ldr	r3, [r7, #0]
 80199a6:	781b      	ldrb	r3, [r3, #0]
 80199a8:	009b      	lsls	r3, r3, #2
 80199aa:	18d3      	adds	r3, r2, r3
 80199ac:	681b      	ldr	r3, [r3, #0]
 80199ae:	643b      	str	r3, [r7, #64]	@ 0x40
 80199b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80199b2:	2380      	movs	r3, #128	@ 0x80
 80199b4:	01db      	lsls	r3, r3, #7
 80199b6:	4013      	ands	r3, r2
 80199b8:	d011      	beq.n	80199de <USB_ActivateEndpoint+0x4ae>
 80199ba:	687a      	ldr	r2, [r7, #4]
 80199bc:	683b      	ldr	r3, [r7, #0]
 80199be:	781b      	ldrb	r3, [r3, #0]
 80199c0:	009b      	lsls	r3, r3, #2
 80199c2:	18d3      	adds	r3, r2, r3
 80199c4:	681b      	ldr	r3, [r3, #0]
 80199c6:	4a98      	ldr	r2, [pc, #608]	@ (8019c28 <USB_ActivateEndpoint+0x6f8>)
 80199c8:	4013      	ands	r3, r2
 80199ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80199cc:	687a      	ldr	r2, [r7, #4]
 80199ce:	683b      	ldr	r3, [r7, #0]
 80199d0:	781b      	ldrb	r3, [r3, #0]
 80199d2:	009b      	lsls	r3, r3, #2
 80199d4:	18d3      	adds	r3, r2, r3
 80199d6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80199d8:	4994      	ldr	r1, [pc, #592]	@ (8019c2c <USB_ActivateEndpoint+0x6fc>)
 80199da:	430a      	orrs	r2, r1
 80199dc:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80199de:	687a      	ldr	r2, [r7, #4]
 80199e0:	683b      	ldr	r3, [r7, #0]
 80199e2:	781b      	ldrb	r3, [r3, #0]
 80199e4:	009b      	lsls	r3, r3, #2
 80199e6:	18d3      	adds	r3, r2, r3
 80199e8:	681b      	ldr	r3, [r3, #0]
 80199ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80199ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80199ee:	2240      	movs	r2, #64	@ 0x40
 80199f0:	4013      	ands	r3, r2
 80199f2:	d011      	beq.n	8019a18 <USB_ActivateEndpoint+0x4e8>
 80199f4:	687a      	ldr	r2, [r7, #4]
 80199f6:	683b      	ldr	r3, [r7, #0]
 80199f8:	781b      	ldrb	r3, [r3, #0]
 80199fa:	009b      	lsls	r3, r3, #2
 80199fc:	18d3      	adds	r3, r2, r3
 80199fe:	681b      	ldr	r3, [r3, #0]
 8019a00:	4a89      	ldr	r2, [pc, #548]	@ (8019c28 <USB_ActivateEndpoint+0x6f8>)
 8019a02:	4013      	ands	r3, r2
 8019a04:	637b      	str	r3, [r7, #52]	@ 0x34
 8019a06:	687a      	ldr	r2, [r7, #4]
 8019a08:	683b      	ldr	r3, [r7, #0]
 8019a0a:	781b      	ldrb	r3, [r3, #0]
 8019a0c:	009b      	lsls	r3, r3, #2
 8019a0e:	18d3      	adds	r3, r2, r3
 8019a10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019a12:	4987      	ldr	r1, [pc, #540]	@ (8019c30 <USB_ActivateEndpoint+0x700>)
 8019a14:	430a      	orrs	r2, r1
 8019a16:	601a      	str	r2, [r3, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8019a18:	683b      	ldr	r3, [r7, #0]
 8019a1a:	785b      	ldrb	r3, [r3, #1]
 8019a1c:	2b00      	cmp	r3, #0
 8019a1e:	d168      	bne.n	8019af2 <USB_ActivateEndpoint+0x5c2>
 8019a20:	683b      	ldr	r3, [r7, #0]
 8019a22:	781b      	ldrb	r3, [r3, #0]
 8019a24:	00db      	lsls	r3, r3, #3
 8019a26:	4a7f      	ldr	r2, [pc, #508]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019a28:	4694      	mov	ip, r2
 8019a2a:	4463      	add	r3, ip
 8019a2c:	681a      	ldr	r2, [r3, #0]
 8019a2e:	683b      	ldr	r3, [r7, #0]
 8019a30:	781b      	ldrb	r3, [r3, #0]
 8019a32:	00db      	lsls	r3, r3, #3
 8019a34:	497b      	ldr	r1, [pc, #492]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019a36:	468c      	mov	ip, r1
 8019a38:	4463      	add	r3, ip
 8019a3a:	0192      	lsls	r2, r2, #6
 8019a3c:	0992      	lsrs	r2, r2, #6
 8019a3e:	601a      	str	r2, [r3, #0]
 8019a40:	683b      	ldr	r3, [r7, #0]
 8019a42:	691b      	ldr	r3, [r3, #16]
 8019a44:	2b00      	cmp	r3, #0
 8019a46:	d111      	bne.n	8019a6c <USB_ActivateEndpoint+0x53c>
 8019a48:	683b      	ldr	r3, [r7, #0]
 8019a4a:	781b      	ldrb	r3, [r3, #0]
 8019a4c:	00db      	lsls	r3, r3, #3
 8019a4e:	4a75      	ldr	r2, [pc, #468]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019a50:	4694      	mov	ip, r2
 8019a52:	4463      	add	r3, ip
 8019a54:	681a      	ldr	r2, [r3, #0]
 8019a56:	683b      	ldr	r3, [r7, #0]
 8019a58:	781b      	ldrb	r3, [r3, #0]
 8019a5a:	00db      	lsls	r3, r3, #3
 8019a5c:	4971      	ldr	r1, [pc, #452]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019a5e:	468c      	mov	ip, r1
 8019a60:	4463      	add	r3, ip
 8019a62:	2180      	movs	r1, #128	@ 0x80
 8019a64:	0609      	lsls	r1, r1, #24
 8019a66:	430a      	orrs	r2, r1
 8019a68:	601a      	str	r2, [r3, #0]
 8019a6a:	e068      	b.n	8019b3e <USB_ActivateEndpoint+0x60e>
 8019a6c:	683b      	ldr	r3, [r7, #0]
 8019a6e:	691b      	ldr	r3, [r3, #16]
 8019a70:	2b3e      	cmp	r3, #62	@ 0x3e
 8019a72:	d81d      	bhi.n	8019ab0 <USB_ActivateEndpoint+0x580>
 8019a74:	683b      	ldr	r3, [r7, #0]
 8019a76:	691b      	ldr	r3, [r3, #16]
 8019a78:	085b      	lsrs	r3, r3, #1
 8019a7a:	673b      	str	r3, [r7, #112]	@ 0x70
 8019a7c:	683b      	ldr	r3, [r7, #0]
 8019a7e:	691b      	ldr	r3, [r3, #16]
 8019a80:	2201      	movs	r2, #1
 8019a82:	4013      	ands	r3, r2
 8019a84:	d002      	beq.n	8019a8c <USB_ActivateEndpoint+0x55c>
 8019a86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019a88:	3301      	adds	r3, #1
 8019a8a:	673b      	str	r3, [r7, #112]	@ 0x70
 8019a8c:	683b      	ldr	r3, [r7, #0]
 8019a8e:	781b      	ldrb	r3, [r3, #0]
 8019a90:	00db      	lsls	r3, r3, #3
 8019a92:	4a64      	ldr	r2, [pc, #400]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019a94:	4694      	mov	ip, r2
 8019a96:	4463      	add	r3, ip
 8019a98:	6819      	ldr	r1, [r3, #0]
 8019a9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019a9c:	069a      	lsls	r2, r3, #26
 8019a9e:	683b      	ldr	r3, [r7, #0]
 8019aa0:	781b      	ldrb	r3, [r3, #0]
 8019aa2:	00db      	lsls	r3, r3, #3
 8019aa4:	485f      	ldr	r0, [pc, #380]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019aa6:	4684      	mov	ip, r0
 8019aa8:	4463      	add	r3, ip
 8019aaa:	430a      	orrs	r2, r1
 8019aac:	601a      	str	r2, [r3, #0]
 8019aae:	e046      	b.n	8019b3e <USB_ActivateEndpoint+0x60e>
 8019ab0:	683b      	ldr	r3, [r7, #0]
 8019ab2:	691b      	ldr	r3, [r3, #16]
 8019ab4:	095b      	lsrs	r3, r3, #5
 8019ab6:	673b      	str	r3, [r7, #112]	@ 0x70
 8019ab8:	683b      	ldr	r3, [r7, #0]
 8019aba:	691b      	ldr	r3, [r3, #16]
 8019abc:	221f      	movs	r2, #31
 8019abe:	4013      	ands	r3, r2
 8019ac0:	d102      	bne.n	8019ac8 <USB_ActivateEndpoint+0x598>
 8019ac2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019ac4:	3b01      	subs	r3, #1
 8019ac6:	673b      	str	r3, [r7, #112]	@ 0x70
 8019ac8:	683b      	ldr	r3, [r7, #0]
 8019aca:	781b      	ldrb	r3, [r3, #0]
 8019acc:	00db      	lsls	r3, r3, #3
 8019ace:	4a55      	ldr	r2, [pc, #340]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019ad0:	4694      	mov	ip, r2
 8019ad2:	4463      	add	r3, ip
 8019ad4:	681a      	ldr	r2, [r3, #0]
 8019ad6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019ad8:	069b      	lsls	r3, r3, #26
 8019ada:	431a      	orrs	r2, r3
 8019adc:	683b      	ldr	r3, [r7, #0]
 8019ade:	781b      	ldrb	r3, [r3, #0]
 8019ae0:	00db      	lsls	r3, r3, #3
 8019ae2:	4950      	ldr	r1, [pc, #320]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019ae4:	468c      	mov	ip, r1
 8019ae6:	4463      	add	r3, ip
 8019ae8:	2180      	movs	r1, #128	@ 0x80
 8019aea:	0609      	lsls	r1, r1, #24
 8019aec:	430a      	orrs	r2, r1
 8019aee:	601a      	str	r2, [r3, #0]
 8019af0:	e025      	b.n	8019b3e <USB_ActivateEndpoint+0x60e>
 8019af2:	683b      	ldr	r3, [r7, #0]
 8019af4:	785b      	ldrb	r3, [r3, #1]
 8019af6:	2b01      	cmp	r3, #1
 8019af8:	d121      	bne.n	8019b3e <USB_ActivateEndpoint+0x60e>
 8019afa:	683b      	ldr	r3, [r7, #0]
 8019afc:	781b      	ldrb	r3, [r3, #0]
 8019afe:	00db      	lsls	r3, r3, #3
 8019b00:	4a48      	ldr	r2, [pc, #288]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019b02:	4694      	mov	ip, r2
 8019b04:	4463      	add	r3, ip
 8019b06:	681a      	ldr	r2, [r3, #0]
 8019b08:	683b      	ldr	r3, [r7, #0]
 8019b0a:	781b      	ldrb	r3, [r3, #0]
 8019b0c:	00db      	lsls	r3, r3, #3
 8019b0e:	4945      	ldr	r1, [pc, #276]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019b10:	468c      	mov	ip, r1
 8019b12:	4463      	add	r3, ip
 8019b14:	0412      	lsls	r2, r2, #16
 8019b16:	0c12      	lsrs	r2, r2, #16
 8019b18:	601a      	str	r2, [r3, #0]
 8019b1a:	683b      	ldr	r3, [r7, #0]
 8019b1c:	781b      	ldrb	r3, [r3, #0]
 8019b1e:	00db      	lsls	r3, r3, #3
 8019b20:	4a40      	ldr	r2, [pc, #256]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019b22:	4694      	mov	ip, r2
 8019b24:	4463      	add	r3, ip
 8019b26:	6819      	ldr	r1, [r3, #0]
 8019b28:	683b      	ldr	r3, [r7, #0]
 8019b2a:	691b      	ldr	r3, [r3, #16]
 8019b2c:	041a      	lsls	r2, r3, #16
 8019b2e:	683b      	ldr	r3, [r7, #0]
 8019b30:	781b      	ldrb	r3, [r3, #0]
 8019b32:	00db      	lsls	r3, r3, #3
 8019b34:	483b      	ldr	r0, [pc, #236]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019b36:	4684      	mov	ip, r0
 8019b38:	4463      	add	r3, ip
 8019b3a:	430a      	orrs	r2, r1
 8019b3c:	601a      	str	r2, [r3, #0]
 8019b3e:	683b      	ldr	r3, [r7, #0]
 8019b40:	785b      	ldrb	r3, [r3, #1]
 8019b42:	2b00      	cmp	r3, #0
 8019b44:	d000      	beq.n	8019b48 <USB_ActivateEndpoint+0x618>
 8019b46:	e075      	b.n	8019c34 <USB_ActivateEndpoint+0x704>
 8019b48:	683b      	ldr	r3, [r7, #0]
 8019b4a:	781b      	ldrb	r3, [r3, #0]
 8019b4c:	00db      	lsls	r3, r3, #3
 8019b4e:	4a35      	ldr	r2, [pc, #212]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019b50:	4694      	mov	ip, r2
 8019b52:	4463      	add	r3, ip
 8019b54:	685a      	ldr	r2, [r3, #4]
 8019b56:	683b      	ldr	r3, [r7, #0]
 8019b58:	781b      	ldrb	r3, [r3, #0]
 8019b5a:	00db      	lsls	r3, r3, #3
 8019b5c:	4931      	ldr	r1, [pc, #196]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019b5e:	468c      	mov	ip, r1
 8019b60:	4463      	add	r3, ip
 8019b62:	0192      	lsls	r2, r2, #6
 8019b64:	0992      	lsrs	r2, r2, #6
 8019b66:	605a      	str	r2, [r3, #4]
 8019b68:	683b      	ldr	r3, [r7, #0]
 8019b6a:	691b      	ldr	r3, [r3, #16]
 8019b6c:	2b00      	cmp	r3, #0
 8019b6e:	d111      	bne.n	8019b94 <USB_ActivateEndpoint+0x664>
 8019b70:	683b      	ldr	r3, [r7, #0]
 8019b72:	781b      	ldrb	r3, [r3, #0]
 8019b74:	00db      	lsls	r3, r3, #3
 8019b76:	4a2b      	ldr	r2, [pc, #172]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019b78:	4694      	mov	ip, r2
 8019b7a:	4463      	add	r3, ip
 8019b7c:	685a      	ldr	r2, [r3, #4]
 8019b7e:	683b      	ldr	r3, [r7, #0]
 8019b80:	781b      	ldrb	r3, [r3, #0]
 8019b82:	00db      	lsls	r3, r3, #3
 8019b84:	4927      	ldr	r1, [pc, #156]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019b86:	468c      	mov	ip, r1
 8019b88:	4463      	add	r3, ip
 8019b8a:	2180      	movs	r1, #128	@ 0x80
 8019b8c:	0609      	lsls	r1, r1, #24
 8019b8e:	430a      	orrs	r2, r1
 8019b90:	605a      	str	r2, [r3, #4]
 8019b92:	e075      	b.n	8019c80 <USB_ActivateEndpoint+0x750>
 8019b94:	683b      	ldr	r3, [r7, #0]
 8019b96:	691b      	ldr	r3, [r3, #16]
 8019b98:	2b3e      	cmp	r3, #62	@ 0x3e
 8019b9a:	d81d      	bhi.n	8019bd8 <USB_ActivateEndpoint+0x6a8>
 8019b9c:	683b      	ldr	r3, [r7, #0]
 8019b9e:	691b      	ldr	r3, [r3, #16]
 8019ba0:	085b      	lsrs	r3, r3, #1
 8019ba2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8019ba4:	683b      	ldr	r3, [r7, #0]
 8019ba6:	691b      	ldr	r3, [r3, #16]
 8019ba8:	2201      	movs	r2, #1
 8019baa:	4013      	ands	r3, r2
 8019bac:	d002      	beq.n	8019bb4 <USB_ActivateEndpoint+0x684>
 8019bae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8019bb0:	3301      	adds	r3, #1
 8019bb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8019bb4:	683b      	ldr	r3, [r7, #0]
 8019bb6:	781b      	ldrb	r3, [r3, #0]
 8019bb8:	00db      	lsls	r3, r3, #3
 8019bba:	4a1a      	ldr	r2, [pc, #104]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019bbc:	4694      	mov	ip, r2
 8019bbe:	4463      	add	r3, ip
 8019bc0:	6859      	ldr	r1, [r3, #4]
 8019bc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8019bc4:	069a      	lsls	r2, r3, #26
 8019bc6:	683b      	ldr	r3, [r7, #0]
 8019bc8:	781b      	ldrb	r3, [r3, #0]
 8019bca:	00db      	lsls	r3, r3, #3
 8019bcc:	4815      	ldr	r0, [pc, #84]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019bce:	4684      	mov	ip, r0
 8019bd0:	4463      	add	r3, ip
 8019bd2:	430a      	orrs	r2, r1
 8019bd4:	605a      	str	r2, [r3, #4]
 8019bd6:	e053      	b.n	8019c80 <USB_ActivateEndpoint+0x750>
 8019bd8:	683b      	ldr	r3, [r7, #0]
 8019bda:	691b      	ldr	r3, [r3, #16]
 8019bdc:	095b      	lsrs	r3, r3, #5
 8019bde:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8019be0:	683b      	ldr	r3, [r7, #0]
 8019be2:	691b      	ldr	r3, [r3, #16]
 8019be4:	221f      	movs	r2, #31
 8019be6:	4013      	ands	r3, r2
 8019be8:	d102      	bne.n	8019bf0 <USB_ActivateEndpoint+0x6c0>
 8019bea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8019bec:	3b01      	subs	r3, #1
 8019bee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8019bf0:	683b      	ldr	r3, [r7, #0]
 8019bf2:	781b      	ldrb	r3, [r3, #0]
 8019bf4:	00db      	lsls	r3, r3, #3
 8019bf6:	4a0b      	ldr	r2, [pc, #44]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019bf8:	4694      	mov	ip, r2
 8019bfa:	4463      	add	r3, ip
 8019bfc:	685a      	ldr	r2, [r3, #4]
 8019bfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8019c00:	069b      	lsls	r3, r3, #26
 8019c02:	431a      	orrs	r2, r3
 8019c04:	683b      	ldr	r3, [r7, #0]
 8019c06:	781b      	ldrb	r3, [r3, #0]
 8019c08:	00db      	lsls	r3, r3, #3
 8019c0a:	4906      	ldr	r1, [pc, #24]	@ (8019c24 <USB_ActivateEndpoint+0x6f4>)
 8019c0c:	468c      	mov	ip, r1
 8019c0e:	4463      	add	r3, ip
 8019c10:	2180      	movs	r1, #128	@ 0x80
 8019c12:	0609      	lsls	r1, r1, #24
 8019c14:	430a      	orrs	r2, r1
 8019c16:	605a      	str	r2, [r3, #4]
 8019c18:	e032      	b.n	8019c80 <USB_ActivateEndpoint+0x750>
 8019c1a:	46c0      	nop			@ (mov r8, r8)
 8019c1c:	07ff8e8f 	.word	0x07ff8e8f
 8019c20:	00008080 	.word	0x00008080
 8019c24:	40009800 	.word	0x40009800
 8019c28:	07ff8f8f 	.word	0x07ff8f8f
 8019c2c:	0000c080 	.word	0x0000c080
 8019c30:	000080c0 	.word	0x000080c0
 8019c34:	683b      	ldr	r3, [r7, #0]
 8019c36:	785b      	ldrb	r3, [r3, #1]
 8019c38:	2b01      	cmp	r3, #1
 8019c3a:	d121      	bne.n	8019c80 <USB_ActivateEndpoint+0x750>
 8019c3c:	683b      	ldr	r3, [r7, #0]
 8019c3e:	781b      	ldrb	r3, [r3, #0]
 8019c40:	00db      	lsls	r3, r3, #3
 8019c42:	4a67      	ldr	r2, [pc, #412]	@ (8019de0 <USB_ActivateEndpoint+0x8b0>)
 8019c44:	4694      	mov	ip, r2
 8019c46:	4463      	add	r3, ip
 8019c48:	685a      	ldr	r2, [r3, #4]
 8019c4a:	683b      	ldr	r3, [r7, #0]
 8019c4c:	781b      	ldrb	r3, [r3, #0]
 8019c4e:	00db      	lsls	r3, r3, #3
 8019c50:	4963      	ldr	r1, [pc, #396]	@ (8019de0 <USB_ActivateEndpoint+0x8b0>)
 8019c52:	468c      	mov	ip, r1
 8019c54:	4463      	add	r3, ip
 8019c56:	0412      	lsls	r2, r2, #16
 8019c58:	0c12      	lsrs	r2, r2, #16
 8019c5a:	605a      	str	r2, [r3, #4]
 8019c5c:	683b      	ldr	r3, [r7, #0]
 8019c5e:	781b      	ldrb	r3, [r3, #0]
 8019c60:	00db      	lsls	r3, r3, #3
 8019c62:	4a5f      	ldr	r2, [pc, #380]	@ (8019de0 <USB_ActivateEndpoint+0x8b0>)
 8019c64:	4694      	mov	ip, r2
 8019c66:	4463      	add	r3, ip
 8019c68:	6859      	ldr	r1, [r3, #4]
 8019c6a:	683b      	ldr	r3, [r7, #0]
 8019c6c:	691b      	ldr	r3, [r3, #16]
 8019c6e:	041a      	lsls	r2, r3, #16
 8019c70:	683b      	ldr	r3, [r7, #0]
 8019c72:	781b      	ldrb	r3, [r3, #0]
 8019c74:	00db      	lsls	r3, r3, #3
 8019c76:	485a      	ldr	r0, [pc, #360]	@ (8019de0 <USB_ActivateEndpoint+0x8b0>)
 8019c78:	4684      	mov	ip, r0
 8019c7a:	4463      	add	r3, ip
 8019c7c:	430a      	orrs	r2, r1
 8019c7e:	605a      	str	r2, [r3, #4]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8019c80:	687a      	ldr	r2, [r7, #4]
 8019c82:	683b      	ldr	r3, [r7, #0]
 8019c84:	781b      	ldrb	r3, [r3, #0]
 8019c86:	009b      	lsls	r3, r3, #2
 8019c88:	18d3      	adds	r3, r2, r3
 8019c8a:	681b      	ldr	r3, [r3, #0]
 8019c8c:	4a55      	ldr	r2, [pc, #340]	@ (8019de4 <USB_ActivateEndpoint+0x8b4>)
 8019c8e:	4013      	ands	r3, r2
 8019c90:	633b      	str	r3, [r7, #48]	@ 0x30
 8019c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019c94:	2280      	movs	r2, #128	@ 0x80
 8019c96:	0152      	lsls	r2, r2, #5
 8019c98:	4053      	eors	r3, r2
 8019c9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8019c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019c9e:	2280      	movs	r2, #128	@ 0x80
 8019ca0:	0192      	lsls	r2, r2, #6
 8019ca2:	4053      	eors	r3, r2
 8019ca4:	633b      	str	r3, [r7, #48]	@ 0x30
 8019ca6:	687a      	ldr	r2, [r7, #4]
 8019ca8:	683b      	ldr	r3, [r7, #0]
 8019caa:	781b      	ldrb	r3, [r3, #0]
 8019cac:	009b      	lsls	r3, r3, #2
 8019cae:	18d3      	adds	r3, r2, r3
 8019cb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019cb2:	494d      	ldr	r1, [pc, #308]	@ (8019de8 <USB_ActivateEndpoint+0x8b8>)
 8019cb4:	430a      	orrs	r2, r1
 8019cb6:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8019cb8:	687a      	ldr	r2, [r7, #4]
 8019cba:	683b      	ldr	r3, [r7, #0]
 8019cbc:	781b      	ldrb	r3, [r3, #0]
 8019cbe:	009b      	lsls	r3, r3, #2
 8019cc0:	18d3      	adds	r3, r2, r3
 8019cc2:	681b      	ldr	r3, [r3, #0]
 8019cc4:	4a49      	ldr	r2, [pc, #292]	@ (8019dec <USB_ActivateEndpoint+0x8bc>)
 8019cc6:	4013      	ands	r3, r2
 8019cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019cca:	687a      	ldr	r2, [r7, #4]
 8019ccc:	683b      	ldr	r3, [r7, #0]
 8019cce:	781b      	ldrb	r3, [r3, #0]
 8019cd0:	009b      	lsls	r3, r3, #2
 8019cd2:	18d3      	adds	r3, r2, r3
 8019cd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019cd6:	4944      	ldr	r1, [pc, #272]	@ (8019de8 <USB_ActivateEndpoint+0x8b8>)
 8019cd8:	430a      	orrs	r2, r1
 8019cda:	601a      	str	r2, [r3, #0]
 8019cdc:	e079      	b.n	8019dd2 <USB_ActivateEndpoint+0x8a2>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8019cde:	687a      	ldr	r2, [r7, #4]
 8019ce0:	683b      	ldr	r3, [r7, #0]
 8019ce2:	781b      	ldrb	r3, [r3, #0]
 8019ce4:	009b      	lsls	r3, r3, #2
 8019ce6:	18d3      	adds	r3, r2, r3
 8019ce8:	681b      	ldr	r3, [r3, #0]
 8019cea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8019cec:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8019cee:	2380      	movs	r3, #128	@ 0x80
 8019cf0:	01db      	lsls	r3, r3, #7
 8019cf2:	4013      	ands	r3, r2
 8019cf4:	d011      	beq.n	8019d1a <USB_ActivateEndpoint+0x7ea>
 8019cf6:	687a      	ldr	r2, [r7, #4]
 8019cf8:	683b      	ldr	r3, [r7, #0]
 8019cfa:	781b      	ldrb	r3, [r3, #0]
 8019cfc:	009b      	lsls	r3, r3, #2
 8019cfe:	18d3      	adds	r3, r2, r3
 8019d00:	681b      	ldr	r3, [r3, #0]
 8019d02:	4a3b      	ldr	r2, [pc, #236]	@ (8019df0 <USB_ActivateEndpoint+0x8c0>)
 8019d04:	4013      	ands	r3, r2
 8019d06:	65bb      	str	r3, [r7, #88]	@ 0x58
 8019d08:	687a      	ldr	r2, [r7, #4]
 8019d0a:	683b      	ldr	r3, [r7, #0]
 8019d0c:	781b      	ldrb	r3, [r3, #0]
 8019d0e:	009b      	lsls	r3, r3, #2
 8019d10:	18d3      	adds	r3, r2, r3
 8019d12:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8019d14:	4937      	ldr	r1, [pc, #220]	@ (8019df4 <USB_ActivateEndpoint+0x8c4>)
 8019d16:	430a      	orrs	r2, r1
 8019d18:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8019d1a:	687a      	ldr	r2, [r7, #4]
 8019d1c:	683b      	ldr	r3, [r7, #0]
 8019d1e:	781b      	ldrb	r3, [r3, #0]
 8019d20:	009b      	lsls	r3, r3, #2
 8019d22:	18d3      	adds	r3, r2, r3
 8019d24:	681b      	ldr	r3, [r3, #0]
 8019d26:	657b      	str	r3, [r7, #84]	@ 0x54
 8019d28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8019d2a:	2240      	movs	r2, #64	@ 0x40
 8019d2c:	4013      	ands	r3, r2
 8019d2e:	d011      	beq.n	8019d54 <USB_ActivateEndpoint+0x824>
 8019d30:	687a      	ldr	r2, [r7, #4]
 8019d32:	683b      	ldr	r3, [r7, #0]
 8019d34:	781b      	ldrb	r3, [r3, #0]
 8019d36:	009b      	lsls	r3, r3, #2
 8019d38:	18d3      	adds	r3, r2, r3
 8019d3a:	681b      	ldr	r3, [r3, #0]
 8019d3c:	4a2c      	ldr	r2, [pc, #176]	@ (8019df0 <USB_ActivateEndpoint+0x8c0>)
 8019d3e:	4013      	ands	r3, r2
 8019d40:	653b      	str	r3, [r7, #80]	@ 0x50
 8019d42:	687a      	ldr	r2, [r7, #4]
 8019d44:	683b      	ldr	r3, [r7, #0]
 8019d46:	781b      	ldrb	r3, [r3, #0]
 8019d48:	009b      	lsls	r3, r3, #2
 8019d4a:	18d3      	adds	r3, r2, r3
 8019d4c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8019d4e:	492a      	ldr	r1, [pc, #168]	@ (8019df8 <USB_ActivateEndpoint+0x8c8>)
 8019d50:	430a      	orrs	r2, r1
 8019d52:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8019d54:	683b      	ldr	r3, [r7, #0]
 8019d56:	78db      	ldrb	r3, [r3, #3]
 8019d58:	2b01      	cmp	r3, #1
 8019d5a:	d016      	beq.n	8019d8a <USB_ActivateEndpoint+0x85a>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8019d5c:	687a      	ldr	r2, [r7, #4]
 8019d5e:	683b      	ldr	r3, [r7, #0]
 8019d60:	781b      	ldrb	r3, [r3, #0]
 8019d62:	009b      	lsls	r3, r3, #2
 8019d64:	18d3      	adds	r3, r2, r3
 8019d66:	681b      	ldr	r3, [r3, #0]
 8019d68:	4a20      	ldr	r2, [pc, #128]	@ (8019dec <USB_ActivateEndpoint+0x8bc>)
 8019d6a:	4013      	ands	r3, r2
 8019d6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8019d6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019d70:	2220      	movs	r2, #32
 8019d72:	4053      	eors	r3, r2
 8019d74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8019d76:	687a      	ldr	r2, [r7, #4]
 8019d78:	683b      	ldr	r3, [r7, #0]
 8019d7a:	781b      	ldrb	r3, [r3, #0]
 8019d7c:	009b      	lsls	r3, r3, #2
 8019d7e:	18d3      	adds	r3, r2, r3
 8019d80:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8019d82:	4919      	ldr	r1, [pc, #100]	@ (8019de8 <USB_ActivateEndpoint+0x8b8>)
 8019d84:	430a      	orrs	r2, r1
 8019d86:	601a      	str	r2, [r3, #0]
 8019d88:	e011      	b.n	8019dae <USB_ActivateEndpoint+0x87e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8019d8a:	687a      	ldr	r2, [r7, #4]
 8019d8c:	683b      	ldr	r3, [r7, #0]
 8019d8e:	781b      	ldrb	r3, [r3, #0]
 8019d90:	009b      	lsls	r3, r3, #2
 8019d92:	18d3      	adds	r3, r2, r3
 8019d94:	681b      	ldr	r3, [r3, #0]
 8019d96:	4a15      	ldr	r2, [pc, #84]	@ (8019dec <USB_ActivateEndpoint+0x8bc>)
 8019d98:	4013      	ands	r3, r2
 8019d9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8019d9c:	687a      	ldr	r2, [r7, #4]
 8019d9e:	683b      	ldr	r3, [r7, #0]
 8019da0:	781b      	ldrb	r3, [r3, #0]
 8019da2:	009b      	lsls	r3, r3, #2
 8019da4:	18d3      	adds	r3, r2, r3
 8019da6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8019da8:	490f      	ldr	r1, [pc, #60]	@ (8019de8 <USB_ActivateEndpoint+0x8b8>)
 8019daa:	430a      	orrs	r2, r1
 8019dac:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8019dae:	687a      	ldr	r2, [r7, #4]
 8019db0:	683b      	ldr	r3, [r7, #0]
 8019db2:	781b      	ldrb	r3, [r3, #0]
 8019db4:	009b      	lsls	r3, r3, #2
 8019db6:	18d3      	adds	r3, r2, r3
 8019db8:	681b      	ldr	r3, [r3, #0]
 8019dba:	4a0a      	ldr	r2, [pc, #40]	@ (8019de4 <USB_ActivateEndpoint+0x8b4>)
 8019dbc:	4013      	ands	r3, r2
 8019dbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8019dc0:	687a      	ldr	r2, [r7, #4]
 8019dc2:	683b      	ldr	r3, [r7, #0]
 8019dc4:	781b      	ldrb	r3, [r3, #0]
 8019dc6:	009b      	lsls	r3, r3, #2
 8019dc8:	18d3      	adds	r3, r2, r3
 8019dca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8019dcc:	4906      	ldr	r1, [pc, #24]	@ (8019de8 <USB_ActivateEndpoint+0x8b8>)
 8019dce:	430a      	orrs	r2, r1
 8019dd0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8019dd2:	237f      	movs	r3, #127	@ 0x7f
 8019dd4:	18fb      	adds	r3, r7, r3
 8019dd6:	781b      	ldrb	r3, [r3, #0]
}
 8019dd8:	0018      	movs	r0, r3
 8019dda:	46bd      	mov	sp, r7
 8019ddc:	b020      	add	sp, #128	@ 0x80
 8019dde:	bd80      	pop	{r7, pc}
 8019de0:	40009800 	.word	0x40009800
 8019de4:	07ffbf8f 	.word	0x07ffbf8f
 8019de8:	00008080 	.word	0x00008080
 8019dec:	07ff8fbf 	.word	0x07ff8fbf
 8019df0:	07ff8f8f 	.word	0x07ff8f8f
 8019df4:	0000c080 	.word	0x0000c080
 8019df8:	000080c0 	.word	0x000080c0

08019dfc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8019dfc:	b580      	push	{r7, lr}
 8019dfe:	b096      	sub	sp, #88	@ 0x58
 8019e00:	af00      	add	r7, sp, #0
 8019e02:	6078      	str	r0, [r7, #4]
 8019e04:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8019e06:	683b      	ldr	r3, [r7, #0]
 8019e08:	7b1b      	ldrb	r3, [r3, #12]
 8019e0a:	2b00      	cmp	r3, #0
 8019e0c:	d164      	bne.n	8019ed8 <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 8019e0e:	683b      	ldr	r3, [r7, #0]
 8019e10:	785b      	ldrb	r3, [r3, #1]
 8019e12:	2b00      	cmp	r3, #0
 8019e14:	d02f      	beq.n	8019e76 <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8019e16:	687a      	ldr	r2, [r7, #4]
 8019e18:	683b      	ldr	r3, [r7, #0]
 8019e1a:	781b      	ldrb	r3, [r3, #0]
 8019e1c:	009b      	lsls	r3, r3, #2
 8019e1e:	18d3      	adds	r3, r2, r3
 8019e20:	681b      	ldr	r3, [r3, #0]
 8019e22:	613b      	str	r3, [r7, #16]
 8019e24:	693b      	ldr	r3, [r7, #16]
 8019e26:	2240      	movs	r2, #64	@ 0x40
 8019e28:	4013      	ands	r3, r2
 8019e2a:	d011      	beq.n	8019e50 <USB_DeactivateEndpoint+0x54>
 8019e2c:	687a      	ldr	r2, [r7, #4]
 8019e2e:	683b      	ldr	r3, [r7, #0]
 8019e30:	781b      	ldrb	r3, [r3, #0]
 8019e32:	009b      	lsls	r3, r3, #2
 8019e34:	18d3      	adds	r3, r2, r3
 8019e36:	681b      	ldr	r3, [r3, #0]
 8019e38:	4a9d      	ldr	r2, [pc, #628]	@ (801a0b0 <USB_DeactivateEndpoint+0x2b4>)
 8019e3a:	4013      	ands	r3, r2
 8019e3c:	60fb      	str	r3, [r7, #12]
 8019e3e:	687a      	ldr	r2, [r7, #4]
 8019e40:	683b      	ldr	r3, [r7, #0]
 8019e42:	781b      	ldrb	r3, [r3, #0]
 8019e44:	009b      	lsls	r3, r3, #2
 8019e46:	18d3      	adds	r3, r2, r3
 8019e48:	68fa      	ldr	r2, [r7, #12]
 8019e4a:	499a      	ldr	r1, [pc, #616]	@ (801a0b4 <USB_DeactivateEndpoint+0x2b8>)
 8019e4c:	430a      	orrs	r2, r1
 8019e4e:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8019e50:	687a      	ldr	r2, [r7, #4]
 8019e52:	683b      	ldr	r3, [r7, #0]
 8019e54:	781b      	ldrb	r3, [r3, #0]
 8019e56:	009b      	lsls	r3, r3, #2
 8019e58:	18d3      	adds	r3, r2, r3
 8019e5a:	681b      	ldr	r3, [r3, #0]
 8019e5c:	4a96      	ldr	r2, [pc, #600]	@ (801a0b8 <USB_DeactivateEndpoint+0x2bc>)
 8019e5e:	4013      	ands	r3, r2
 8019e60:	60bb      	str	r3, [r7, #8]
 8019e62:	687a      	ldr	r2, [r7, #4]
 8019e64:	683b      	ldr	r3, [r7, #0]
 8019e66:	781b      	ldrb	r3, [r3, #0]
 8019e68:	009b      	lsls	r3, r3, #2
 8019e6a:	18d3      	adds	r3, r2, r3
 8019e6c:	68ba      	ldr	r2, [r7, #8]
 8019e6e:	4993      	ldr	r1, [pc, #588]	@ (801a0bc <USB_DeactivateEndpoint+0x2c0>)
 8019e70:	430a      	orrs	r2, r1
 8019e72:	601a      	str	r2, [r3, #0]
 8019e74:	e117      	b.n	801a0a6 <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8019e76:	687a      	ldr	r2, [r7, #4]
 8019e78:	683b      	ldr	r3, [r7, #0]
 8019e7a:	781b      	ldrb	r3, [r3, #0]
 8019e7c:	009b      	lsls	r3, r3, #2
 8019e7e:	18d3      	adds	r3, r2, r3
 8019e80:	681b      	ldr	r3, [r3, #0]
 8019e82:	61fb      	str	r3, [r7, #28]
 8019e84:	69fa      	ldr	r2, [r7, #28]
 8019e86:	2380      	movs	r3, #128	@ 0x80
 8019e88:	01db      	lsls	r3, r3, #7
 8019e8a:	4013      	ands	r3, r2
 8019e8c:	d011      	beq.n	8019eb2 <USB_DeactivateEndpoint+0xb6>
 8019e8e:	687a      	ldr	r2, [r7, #4]
 8019e90:	683b      	ldr	r3, [r7, #0]
 8019e92:	781b      	ldrb	r3, [r3, #0]
 8019e94:	009b      	lsls	r3, r3, #2
 8019e96:	18d3      	adds	r3, r2, r3
 8019e98:	681b      	ldr	r3, [r3, #0]
 8019e9a:	4a85      	ldr	r2, [pc, #532]	@ (801a0b0 <USB_DeactivateEndpoint+0x2b4>)
 8019e9c:	4013      	ands	r3, r2
 8019e9e:	61bb      	str	r3, [r7, #24]
 8019ea0:	687a      	ldr	r2, [r7, #4]
 8019ea2:	683b      	ldr	r3, [r7, #0]
 8019ea4:	781b      	ldrb	r3, [r3, #0]
 8019ea6:	009b      	lsls	r3, r3, #2
 8019ea8:	18d3      	adds	r3, r2, r3
 8019eaa:	69ba      	ldr	r2, [r7, #24]
 8019eac:	4984      	ldr	r1, [pc, #528]	@ (801a0c0 <USB_DeactivateEndpoint+0x2c4>)
 8019eae:	430a      	orrs	r2, r1
 8019eb0:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8019eb2:	687a      	ldr	r2, [r7, #4]
 8019eb4:	683b      	ldr	r3, [r7, #0]
 8019eb6:	781b      	ldrb	r3, [r3, #0]
 8019eb8:	009b      	lsls	r3, r3, #2
 8019eba:	18d3      	adds	r3, r2, r3
 8019ebc:	681b      	ldr	r3, [r3, #0]
 8019ebe:	4a81      	ldr	r2, [pc, #516]	@ (801a0c4 <USB_DeactivateEndpoint+0x2c8>)
 8019ec0:	4013      	ands	r3, r2
 8019ec2:	617b      	str	r3, [r7, #20]
 8019ec4:	687a      	ldr	r2, [r7, #4]
 8019ec6:	683b      	ldr	r3, [r7, #0]
 8019ec8:	781b      	ldrb	r3, [r3, #0]
 8019eca:	009b      	lsls	r3, r3, #2
 8019ecc:	18d3      	adds	r3, r2, r3
 8019ece:	697a      	ldr	r2, [r7, #20]
 8019ed0:	497a      	ldr	r1, [pc, #488]	@ (801a0bc <USB_DeactivateEndpoint+0x2c0>)
 8019ed2:	430a      	orrs	r2, r1
 8019ed4:	601a      	str	r2, [r3, #0]
 8019ed6:	e0e6      	b.n	801a0a6 <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8019ed8:	683b      	ldr	r3, [r7, #0]
 8019eda:	785b      	ldrb	r3, [r3, #1]
 8019edc:	2b00      	cmp	r3, #0
 8019ede:	d171      	bne.n	8019fc4 <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8019ee0:	687a      	ldr	r2, [r7, #4]
 8019ee2:	683b      	ldr	r3, [r7, #0]
 8019ee4:	781b      	ldrb	r3, [r3, #0]
 8019ee6:	009b      	lsls	r3, r3, #2
 8019ee8:	18d3      	adds	r3, r2, r3
 8019eea:	681b      	ldr	r3, [r3, #0]
 8019eec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8019eee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8019ef0:	2380      	movs	r3, #128	@ 0x80
 8019ef2:	01db      	lsls	r3, r3, #7
 8019ef4:	4013      	ands	r3, r2
 8019ef6:	d011      	beq.n	8019f1c <USB_DeactivateEndpoint+0x120>
 8019ef8:	687a      	ldr	r2, [r7, #4]
 8019efa:	683b      	ldr	r3, [r7, #0]
 8019efc:	781b      	ldrb	r3, [r3, #0]
 8019efe:	009b      	lsls	r3, r3, #2
 8019f00:	18d3      	adds	r3, r2, r3
 8019f02:	681b      	ldr	r3, [r3, #0]
 8019f04:	4a6a      	ldr	r2, [pc, #424]	@ (801a0b0 <USB_DeactivateEndpoint+0x2b4>)
 8019f06:	4013      	ands	r3, r2
 8019f08:	637b      	str	r3, [r7, #52]	@ 0x34
 8019f0a:	687a      	ldr	r2, [r7, #4]
 8019f0c:	683b      	ldr	r3, [r7, #0]
 8019f0e:	781b      	ldrb	r3, [r3, #0]
 8019f10:	009b      	lsls	r3, r3, #2
 8019f12:	18d3      	adds	r3, r2, r3
 8019f14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019f16:	496a      	ldr	r1, [pc, #424]	@ (801a0c0 <USB_DeactivateEndpoint+0x2c4>)
 8019f18:	430a      	orrs	r2, r1
 8019f1a:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8019f1c:	687a      	ldr	r2, [r7, #4]
 8019f1e:	683b      	ldr	r3, [r7, #0]
 8019f20:	781b      	ldrb	r3, [r3, #0]
 8019f22:	009b      	lsls	r3, r3, #2
 8019f24:	18d3      	adds	r3, r2, r3
 8019f26:	681b      	ldr	r3, [r3, #0]
 8019f28:	633b      	str	r3, [r7, #48]	@ 0x30
 8019f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019f2c:	2240      	movs	r2, #64	@ 0x40
 8019f2e:	4013      	ands	r3, r2
 8019f30:	d011      	beq.n	8019f56 <USB_DeactivateEndpoint+0x15a>
 8019f32:	687a      	ldr	r2, [r7, #4]
 8019f34:	683b      	ldr	r3, [r7, #0]
 8019f36:	781b      	ldrb	r3, [r3, #0]
 8019f38:	009b      	lsls	r3, r3, #2
 8019f3a:	18d3      	adds	r3, r2, r3
 8019f3c:	681b      	ldr	r3, [r3, #0]
 8019f3e:	4a5c      	ldr	r2, [pc, #368]	@ (801a0b0 <USB_DeactivateEndpoint+0x2b4>)
 8019f40:	4013      	ands	r3, r2
 8019f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019f44:	687a      	ldr	r2, [r7, #4]
 8019f46:	683b      	ldr	r3, [r7, #0]
 8019f48:	781b      	ldrb	r3, [r3, #0]
 8019f4a:	009b      	lsls	r3, r3, #2
 8019f4c:	18d3      	adds	r3, r2, r3
 8019f4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019f50:	4958      	ldr	r1, [pc, #352]	@ (801a0b4 <USB_DeactivateEndpoint+0x2b8>)
 8019f52:	430a      	orrs	r2, r1
 8019f54:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8019f56:	687a      	ldr	r2, [r7, #4]
 8019f58:	683b      	ldr	r3, [r7, #0]
 8019f5a:	781b      	ldrb	r3, [r3, #0]
 8019f5c:	009b      	lsls	r3, r3, #2
 8019f5e:	18d3      	adds	r3, r2, r3
 8019f60:	681b      	ldr	r3, [r3, #0]
 8019f62:	4a53      	ldr	r2, [pc, #332]	@ (801a0b0 <USB_DeactivateEndpoint+0x2b4>)
 8019f64:	4013      	ands	r3, r2
 8019f66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019f68:	687a      	ldr	r2, [r7, #4]
 8019f6a:	683b      	ldr	r3, [r7, #0]
 8019f6c:	781b      	ldrb	r3, [r3, #0]
 8019f6e:	009b      	lsls	r3, r3, #2
 8019f70:	18d3      	adds	r3, r2, r3
 8019f72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8019f74:	494f      	ldr	r1, [pc, #316]	@ (801a0b4 <USB_DeactivateEndpoint+0x2b8>)
 8019f76:	430a      	orrs	r2, r1
 8019f78:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8019f7a:	687a      	ldr	r2, [r7, #4]
 8019f7c:	683b      	ldr	r3, [r7, #0]
 8019f7e:	781b      	ldrb	r3, [r3, #0]
 8019f80:	009b      	lsls	r3, r3, #2
 8019f82:	18d3      	adds	r3, r2, r3
 8019f84:	681b      	ldr	r3, [r3, #0]
 8019f86:	4a4f      	ldr	r2, [pc, #316]	@ (801a0c4 <USB_DeactivateEndpoint+0x2c8>)
 8019f88:	4013      	ands	r3, r2
 8019f8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8019f8c:	687a      	ldr	r2, [r7, #4]
 8019f8e:	683b      	ldr	r3, [r7, #0]
 8019f90:	781b      	ldrb	r3, [r3, #0]
 8019f92:	009b      	lsls	r3, r3, #2
 8019f94:	18d3      	adds	r3, r2, r3
 8019f96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019f98:	4948      	ldr	r1, [pc, #288]	@ (801a0bc <USB_DeactivateEndpoint+0x2c0>)
 8019f9a:	430a      	orrs	r2, r1
 8019f9c:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8019f9e:	687a      	ldr	r2, [r7, #4]
 8019fa0:	683b      	ldr	r3, [r7, #0]
 8019fa2:	781b      	ldrb	r3, [r3, #0]
 8019fa4:	009b      	lsls	r3, r3, #2
 8019fa6:	18d3      	adds	r3, r2, r3
 8019fa8:	681b      	ldr	r3, [r3, #0]
 8019faa:	4a43      	ldr	r2, [pc, #268]	@ (801a0b8 <USB_DeactivateEndpoint+0x2bc>)
 8019fac:	4013      	ands	r3, r2
 8019fae:	623b      	str	r3, [r7, #32]
 8019fb0:	687a      	ldr	r2, [r7, #4]
 8019fb2:	683b      	ldr	r3, [r7, #0]
 8019fb4:	781b      	ldrb	r3, [r3, #0]
 8019fb6:	009b      	lsls	r3, r3, #2
 8019fb8:	18d3      	adds	r3, r2, r3
 8019fba:	6a3a      	ldr	r2, [r7, #32]
 8019fbc:	493f      	ldr	r1, [pc, #252]	@ (801a0bc <USB_DeactivateEndpoint+0x2c0>)
 8019fbe:	430a      	orrs	r2, r1
 8019fc0:	601a      	str	r2, [r3, #0]
 8019fc2:	e070      	b.n	801a0a6 <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8019fc4:	687a      	ldr	r2, [r7, #4]
 8019fc6:	683b      	ldr	r3, [r7, #0]
 8019fc8:	781b      	ldrb	r3, [r3, #0]
 8019fca:	009b      	lsls	r3, r3, #2
 8019fcc:	18d3      	adds	r3, r2, r3
 8019fce:	681b      	ldr	r3, [r3, #0]
 8019fd0:	657b      	str	r3, [r7, #84]	@ 0x54
 8019fd2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8019fd4:	2380      	movs	r3, #128	@ 0x80
 8019fd6:	01db      	lsls	r3, r3, #7
 8019fd8:	4013      	ands	r3, r2
 8019fda:	d011      	beq.n	801a000 <USB_DeactivateEndpoint+0x204>
 8019fdc:	687a      	ldr	r2, [r7, #4]
 8019fde:	683b      	ldr	r3, [r7, #0]
 8019fe0:	781b      	ldrb	r3, [r3, #0]
 8019fe2:	009b      	lsls	r3, r3, #2
 8019fe4:	18d3      	adds	r3, r2, r3
 8019fe6:	681b      	ldr	r3, [r3, #0]
 8019fe8:	4a31      	ldr	r2, [pc, #196]	@ (801a0b0 <USB_DeactivateEndpoint+0x2b4>)
 8019fea:	4013      	ands	r3, r2
 8019fec:	653b      	str	r3, [r7, #80]	@ 0x50
 8019fee:	687a      	ldr	r2, [r7, #4]
 8019ff0:	683b      	ldr	r3, [r7, #0]
 8019ff2:	781b      	ldrb	r3, [r3, #0]
 8019ff4:	009b      	lsls	r3, r3, #2
 8019ff6:	18d3      	adds	r3, r2, r3
 8019ff8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8019ffa:	4931      	ldr	r1, [pc, #196]	@ (801a0c0 <USB_DeactivateEndpoint+0x2c4>)
 8019ffc:	430a      	orrs	r2, r1
 8019ffe:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801a000:	687a      	ldr	r2, [r7, #4]
 801a002:	683b      	ldr	r3, [r7, #0]
 801a004:	781b      	ldrb	r3, [r3, #0]
 801a006:	009b      	lsls	r3, r3, #2
 801a008:	18d3      	adds	r3, r2, r3
 801a00a:	681b      	ldr	r3, [r3, #0]
 801a00c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801a00e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a010:	2240      	movs	r2, #64	@ 0x40
 801a012:	4013      	ands	r3, r2
 801a014:	d011      	beq.n	801a03a <USB_DeactivateEndpoint+0x23e>
 801a016:	687a      	ldr	r2, [r7, #4]
 801a018:	683b      	ldr	r3, [r7, #0]
 801a01a:	781b      	ldrb	r3, [r3, #0]
 801a01c:	009b      	lsls	r3, r3, #2
 801a01e:	18d3      	adds	r3, r2, r3
 801a020:	681b      	ldr	r3, [r3, #0]
 801a022:	4a23      	ldr	r2, [pc, #140]	@ (801a0b0 <USB_DeactivateEndpoint+0x2b4>)
 801a024:	4013      	ands	r3, r2
 801a026:	64bb      	str	r3, [r7, #72]	@ 0x48
 801a028:	687a      	ldr	r2, [r7, #4]
 801a02a:	683b      	ldr	r3, [r7, #0]
 801a02c:	781b      	ldrb	r3, [r3, #0]
 801a02e:	009b      	lsls	r3, r3, #2
 801a030:	18d3      	adds	r3, r2, r3
 801a032:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801a034:	491f      	ldr	r1, [pc, #124]	@ (801a0b4 <USB_DeactivateEndpoint+0x2b8>)
 801a036:	430a      	orrs	r2, r1
 801a038:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 801a03a:	687a      	ldr	r2, [r7, #4]
 801a03c:	683b      	ldr	r3, [r7, #0]
 801a03e:	781b      	ldrb	r3, [r3, #0]
 801a040:	009b      	lsls	r3, r3, #2
 801a042:	18d3      	adds	r3, r2, r3
 801a044:	681b      	ldr	r3, [r3, #0]
 801a046:	4a1a      	ldr	r2, [pc, #104]	@ (801a0b0 <USB_DeactivateEndpoint+0x2b4>)
 801a048:	4013      	ands	r3, r2
 801a04a:	647b      	str	r3, [r7, #68]	@ 0x44
 801a04c:	687a      	ldr	r2, [r7, #4]
 801a04e:	683b      	ldr	r3, [r7, #0]
 801a050:	781b      	ldrb	r3, [r3, #0]
 801a052:	009b      	lsls	r3, r3, #2
 801a054:	18d3      	adds	r3, r2, r3
 801a056:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801a058:	4919      	ldr	r1, [pc, #100]	@ (801a0c0 <USB_DeactivateEndpoint+0x2c4>)
 801a05a:	430a      	orrs	r2, r1
 801a05c:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801a05e:	687a      	ldr	r2, [r7, #4]
 801a060:	683b      	ldr	r3, [r7, #0]
 801a062:	781b      	ldrb	r3, [r3, #0]
 801a064:	009b      	lsls	r3, r3, #2
 801a066:	18d3      	adds	r3, r2, r3
 801a068:	681b      	ldr	r3, [r3, #0]
 801a06a:	4a13      	ldr	r2, [pc, #76]	@ (801a0b8 <USB_DeactivateEndpoint+0x2bc>)
 801a06c:	4013      	ands	r3, r2
 801a06e:	643b      	str	r3, [r7, #64]	@ 0x40
 801a070:	687a      	ldr	r2, [r7, #4]
 801a072:	683b      	ldr	r3, [r7, #0]
 801a074:	781b      	ldrb	r3, [r3, #0]
 801a076:	009b      	lsls	r3, r3, #2
 801a078:	18d3      	adds	r3, r2, r3
 801a07a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801a07c:	490f      	ldr	r1, [pc, #60]	@ (801a0bc <USB_DeactivateEndpoint+0x2c0>)
 801a07e:	430a      	orrs	r2, r1
 801a080:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801a082:	687a      	ldr	r2, [r7, #4]
 801a084:	683b      	ldr	r3, [r7, #0]
 801a086:	781b      	ldrb	r3, [r3, #0]
 801a088:	009b      	lsls	r3, r3, #2
 801a08a:	18d3      	adds	r3, r2, r3
 801a08c:	681b      	ldr	r3, [r3, #0]
 801a08e:	4a0d      	ldr	r2, [pc, #52]	@ (801a0c4 <USB_DeactivateEndpoint+0x2c8>)
 801a090:	4013      	ands	r3, r2
 801a092:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a094:	687a      	ldr	r2, [r7, #4]
 801a096:	683b      	ldr	r3, [r7, #0]
 801a098:	781b      	ldrb	r3, [r3, #0]
 801a09a:	009b      	lsls	r3, r3, #2
 801a09c:	18d3      	adds	r3, r2, r3
 801a09e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a0a0:	4906      	ldr	r1, [pc, #24]	@ (801a0bc <USB_DeactivateEndpoint+0x2c0>)
 801a0a2:	430a      	orrs	r2, r1
 801a0a4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 801a0a6:	2300      	movs	r3, #0
}
 801a0a8:	0018      	movs	r0, r3
 801a0aa:	46bd      	mov	sp, r7
 801a0ac:	b016      	add	sp, #88	@ 0x58
 801a0ae:	bd80      	pop	{r7, pc}
 801a0b0:	07ff8f8f 	.word	0x07ff8f8f
 801a0b4:	000080c0 	.word	0x000080c0
 801a0b8:	07ff8fbf 	.word	0x07ff8fbf
 801a0bc:	00008080 	.word	0x00008080
 801a0c0:	0000c080 	.word	0x0000c080
 801a0c4:	07ffbf8f 	.word	0x07ffbf8f

0801a0c8 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801a0c8:	b590      	push	{r4, r7, lr}
 801a0ca:	b093      	sub	sp, #76	@ 0x4c
 801a0cc:	af00      	add	r7, sp, #0
 801a0ce:	6078      	str	r0, [r7, #4]
 801a0d0:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 801a0d2:	683b      	ldr	r3, [r7, #0]
 801a0d4:	785b      	ldrb	r3, [r3, #1]
 801a0d6:	2b01      	cmp	r3, #1
 801a0d8:	d001      	beq.n	801a0de <USB_EPStartXfer+0x16>
 801a0da:	f000 fcc1 	bl	801aa60 <USB_EPStartXfer+0x998>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 801a0de:	683b      	ldr	r3, [r7, #0]
 801a0e0:	699a      	ldr	r2, [r3, #24]
 801a0e2:	683b      	ldr	r3, [r7, #0]
 801a0e4:	691b      	ldr	r3, [r3, #16]
 801a0e6:	429a      	cmp	r2, r3
 801a0e8:	d903      	bls.n	801a0f2 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 801a0ea:	683b      	ldr	r3, [r7, #0]
 801a0ec:	691b      	ldr	r3, [r3, #16]
 801a0ee:	647b      	str	r3, [r7, #68]	@ 0x44
 801a0f0:	e002      	b.n	801a0f8 <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 801a0f2:	683b      	ldr	r3, [r7, #0]
 801a0f4:	699b      	ldr	r3, [r3, #24]
 801a0f6:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 801a0f8:	683b      	ldr	r3, [r7, #0]
 801a0fa:	7b1b      	ldrb	r3, [r3, #12]
 801a0fc:	2b00      	cmp	r3, #0
 801a0fe:	d12b      	bne.n	801a158 <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 801a100:	683b      	ldr	r3, [r7, #0]
 801a102:	6959      	ldr	r1, [r3, #20]
 801a104:	683b      	ldr	r3, [r7, #0]
 801a106:	88da      	ldrh	r2, [r3, #6]
 801a108:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a10a:	b29b      	uxth	r3, r3
 801a10c:	6878      	ldr	r0, [r7, #4]
 801a10e:	f000 fee9 	bl	801aee4 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 801a112:	683b      	ldr	r3, [r7, #0]
 801a114:	781b      	ldrb	r3, [r3, #0]
 801a116:	00db      	lsls	r3, r3, #3
 801a118:	4ae3      	ldr	r2, [pc, #908]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a11a:	4694      	mov	ip, r2
 801a11c:	4463      	add	r3, ip
 801a11e:	681a      	ldr	r2, [r3, #0]
 801a120:	683b      	ldr	r3, [r7, #0]
 801a122:	781b      	ldrb	r3, [r3, #0]
 801a124:	00db      	lsls	r3, r3, #3
 801a126:	49e0      	ldr	r1, [pc, #896]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a128:	468c      	mov	ip, r1
 801a12a:	4463      	add	r3, ip
 801a12c:	0412      	lsls	r2, r2, #16
 801a12e:	0c12      	lsrs	r2, r2, #16
 801a130:	601a      	str	r2, [r3, #0]
 801a132:	683b      	ldr	r3, [r7, #0]
 801a134:	781b      	ldrb	r3, [r3, #0]
 801a136:	00db      	lsls	r3, r3, #3
 801a138:	4adb      	ldr	r2, [pc, #876]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a13a:	4694      	mov	ip, r2
 801a13c:	4463      	add	r3, ip
 801a13e:	6819      	ldr	r1, [r3, #0]
 801a140:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a142:	041a      	lsls	r2, r3, #16
 801a144:	683b      	ldr	r3, [r7, #0]
 801a146:	781b      	ldrb	r3, [r3, #0]
 801a148:	00db      	lsls	r3, r3, #3
 801a14a:	48d7      	ldr	r0, [pc, #860]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a14c:	4684      	mov	ip, r0
 801a14e:	4463      	add	r3, ip
 801a150:	430a      	orrs	r2, r1
 801a152:	601a      	str	r2, [r3, #0]
 801a154:	f000 fc69 	bl	801aa2a <USB_EPStartXfer+0x962>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 801a158:	683b      	ldr	r3, [r7, #0]
 801a15a:	78db      	ldrb	r3, [r3, #3]
 801a15c:	2b02      	cmp	r3, #2
 801a15e:	d000      	beq.n	801a162 <USB_EPStartXfer+0x9a>
 801a160:	e315      	b.n	801a78e <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 801a162:	683b      	ldr	r3, [r7, #0]
 801a164:	6a1a      	ldr	r2, [r3, #32]
 801a166:	683b      	ldr	r3, [r7, #0]
 801a168:	691b      	ldr	r3, [r3, #16]
 801a16a:	429a      	cmp	r2, r3
 801a16c:	d800      	bhi.n	801a170 <USB_EPStartXfer+0xa8>
 801a16e:	e2c8      	b.n	801a702 <USB_EPStartXfer+0x63a>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801a170:	687a      	ldr	r2, [r7, #4]
 801a172:	683b      	ldr	r3, [r7, #0]
 801a174:	781b      	ldrb	r3, [r3, #0]
 801a176:	009b      	lsls	r3, r3, #2
 801a178:	18d3      	adds	r3, r2, r3
 801a17a:	681b      	ldr	r3, [r3, #0]
 801a17c:	4acb      	ldr	r2, [pc, #812]	@ (801a4ac <USB_EPStartXfer+0x3e4>)
 801a17e:	4013      	ands	r3, r2
 801a180:	60fb      	str	r3, [r7, #12]
 801a182:	687a      	ldr	r2, [r7, #4]
 801a184:	683b      	ldr	r3, [r7, #0]
 801a186:	781b      	ldrb	r3, [r3, #0]
 801a188:	009b      	lsls	r3, r3, #2
 801a18a:	18d3      	adds	r3, r2, r3
 801a18c:	68fa      	ldr	r2, [r7, #12]
 801a18e:	49c8      	ldr	r1, [pc, #800]	@ (801a4b0 <USB_EPStartXfer+0x3e8>)
 801a190:	430a      	orrs	r2, r1
 801a192:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 801a194:	683b      	ldr	r3, [r7, #0]
 801a196:	6a1a      	ldr	r2, [r3, #32]
 801a198:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a19a:	1ad2      	subs	r2, r2, r3
 801a19c:	683b      	ldr	r3, [r7, #0]
 801a19e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801a1a0:	687a      	ldr	r2, [r7, #4]
 801a1a2:	683b      	ldr	r3, [r7, #0]
 801a1a4:	781b      	ldrb	r3, [r3, #0]
 801a1a6:	009b      	lsls	r3, r3, #2
 801a1a8:	18d3      	adds	r3, r2, r3
 801a1aa:	681b      	ldr	r3, [r3, #0]
 801a1ac:	2240      	movs	r2, #64	@ 0x40
 801a1ae:	4013      	ands	r3, r2
 801a1b0:	d100      	bne.n	801a1b4 <USB_EPStartXfer+0xec>
 801a1b2:	e14f      	b.n	801a454 <USB_EPStartXfer+0x38c>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801a1b4:	683b      	ldr	r3, [r7, #0]
 801a1b6:	785b      	ldrb	r3, [r3, #1]
 801a1b8:	2b00      	cmp	r3, #0
 801a1ba:	d162      	bne.n	801a282 <USB_EPStartXfer+0x1ba>
 801a1bc:	683b      	ldr	r3, [r7, #0]
 801a1be:	781b      	ldrb	r3, [r3, #0]
 801a1c0:	00db      	lsls	r3, r3, #3
 801a1c2:	4ab9      	ldr	r2, [pc, #740]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a1c4:	4694      	mov	ip, r2
 801a1c6:	4463      	add	r3, ip
 801a1c8:	685a      	ldr	r2, [r3, #4]
 801a1ca:	683b      	ldr	r3, [r7, #0]
 801a1cc:	781b      	ldrb	r3, [r3, #0]
 801a1ce:	00db      	lsls	r3, r3, #3
 801a1d0:	49b5      	ldr	r1, [pc, #724]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a1d2:	468c      	mov	ip, r1
 801a1d4:	4463      	add	r3, ip
 801a1d6:	0192      	lsls	r2, r2, #6
 801a1d8:	0992      	lsrs	r2, r2, #6
 801a1da:	605a      	str	r2, [r3, #4]
 801a1dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a1de:	2b00      	cmp	r3, #0
 801a1e0:	d111      	bne.n	801a206 <USB_EPStartXfer+0x13e>
 801a1e2:	683b      	ldr	r3, [r7, #0]
 801a1e4:	781b      	ldrb	r3, [r3, #0]
 801a1e6:	00db      	lsls	r3, r3, #3
 801a1e8:	4aaf      	ldr	r2, [pc, #700]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a1ea:	4694      	mov	ip, r2
 801a1ec:	4463      	add	r3, ip
 801a1ee:	685a      	ldr	r2, [r3, #4]
 801a1f0:	683b      	ldr	r3, [r7, #0]
 801a1f2:	781b      	ldrb	r3, [r3, #0]
 801a1f4:	00db      	lsls	r3, r3, #3
 801a1f6:	49ac      	ldr	r1, [pc, #688]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a1f8:	468c      	mov	ip, r1
 801a1fa:	4463      	add	r3, ip
 801a1fc:	2180      	movs	r1, #128	@ 0x80
 801a1fe:	0609      	lsls	r1, r1, #24
 801a200:	430a      	orrs	r2, r1
 801a202:	605a      	str	r2, [r3, #4]
 801a204:	e062      	b.n	801a2cc <USB_EPStartXfer+0x204>
 801a206:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a208:	2b3e      	cmp	r3, #62	@ 0x3e
 801a20a:	d81b      	bhi.n	801a244 <USB_EPStartXfer+0x17c>
 801a20c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a20e:	085b      	lsrs	r3, r3, #1
 801a210:	643b      	str	r3, [r7, #64]	@ 0x40
 801a212:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a214:	2201      	movs	r2, #1
 801a216:	4013      	ands	r3, r2
 801a218:	d002      	beq.n	801a220 <USB_EPStartXfer+0x158>
 801a21a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a21c:	3301      	adds	r3, #1
 801a21e:	643b      	str	r3, [r7, #64]	@ 0x40
 801a220:	683b      	ldr	r3, [r7, #0]
 801a222:	781b      	ldrb	r3, [r3, #0]
 801a224:	00db      	lsls	r3, r3, #3
 801a226:	4aa0      	ldr	r2, [pc, #640]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a228:	4694      	mov	ip, r2
 801a22a:	4463      	add	r3, ip
 801a22c:	6859      	ldr	r1, [r3, #4]
 801a22e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a230:	069a      	lsls	r2, r3, #26
 801a232:	683b      	ldr	r3, [r7, #0]
 801a234:	781b      	ldrb	r3, [r3, #0]
 801a236:	00db      	lsls	r3, r3, #3
 801a238:	489b      	ldr	r0, [pc, #620]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a23a:	4684      	mov	ip, r0
 801a23c:	4463      	add	r3, ip
 801a23e:	430a      	orrs	r2, r1
 801a240:	605a      	str	r2, [r3, #4]
 801a242:	e043      	b.n	801a2cc <USB_EPStartXfer+0x204>
 801a244:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a246:	095b      	lsrs	r3, r3, #5
 801a248:	643b      	str	r3, [r7, #64]	@ 0x40
 801a24a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a24c:	221f      	movs	r2, #31
 801a24e:	4013      	ands	r3, r2
 801a250:	d102      	bne.n	801a258 <USB_EPStartXfer+0x190>
 801a252:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a254:	3b01      	subs	r3, #1
 801a256:	643b      	str	r3, [r7, #64]	@ 0x40
 801a258:	683b      	ldr	r3, [r7, #0]
 801a25a:	781b      	ldrb	r3, [r3, #0]
 801a25c:	00db      	lsls	r3, r3, #3
 801a25e:	4a92      	ldr	r2, [pc, #584]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a260:	4694      	mov	ip, r2
 801a262:	4463      	add	r3, ip
 801a264:	685a      	ldr	r2, [r3, #4]
 801a266:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a268:	069b      	lsls	r3, r3, #26
 801a26a:	431a      	orrs	r2, r3
 801a26c:	683b      	ldr	r3, [r7, #0]
 801a26e:	781b      	ldrb	r3, [r3, #0]
 801a270:	00db      	lsls	r3, r3, #3
 801a272:	498d      	ldr	r1, [pc, #564]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a274:	468c      	mov	ip, r1
 801a276:	4463      	add	r3, ip
 801a278:	2180      	movs	r1, #128	@ 0x80
 801a27a:	0609      	lsls	r1, r1, #24
 801a27c:	430a      	orrs	r2, r1
 801a27e:	605a      	str	r2, [r3, #4]
 801a280:	e024      	b.n	801a2cc <USB_EPStartXfer+0x204>
 801a282:	683b      	ldr	r3, [r7, #0]
 801a284:	785b      	ldrb	r3, [r3, #1]
 801a286:	2b01      	cmp	r3, #1
 801a288:	d120      	bne.n	801a2cc <USB_EPStartXfer+0x204>
 801a28a:	683b      	ldr	r3, [r7, #0]
 801a28c:	781b      	ldrb	r3, [r3, #0]
 801a28e:	00db      	lsls	r3, r3, #3
 801a290:	4a85      	ldr	r2, [pc, #532]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a292:	4694      	mov	ip, r2
 801a294:	4463      	add	r3, ip
 801a296:	685a      	ldr	r2, [r3, #4]
 801a298:	683b      	ldr	r3, [r7, #0]
 801a29a:	781b      	ldrb	r3, [r3, #0]
 801a29c:	00db      	lsls	r3, r3, #3
 801a29e:	4982      	ldr	r1, [pc, #520]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a2a0:	468c      	mov	ip, r1
 801a2a2:	4463      	add	r3, ip
 801a2a4:	0412      	lsls	r2, r2, #16
 801a2a6:	0c12      	lsrs	r2, r2, #16
 801a2a8:	605a      	str	r2, [r3, #4]
 801a2aa:	683b      	ldr	r3, [r7, #0]
 801a2ac:	781b      	ldrb	r3, [r3, #0]
 801a2ae:	00db      	lsls	r3, r3, #3
 801a2b0:	4a7d      	ldr	r2, [pc, #500]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a2b2:	4694      	mov	ip, r2
 801a2b4:	4463      	add	r3, ip
 801a2b6:	6859      	ldr	r1, [r3, #4]
 801a2b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a2ba:	041a      	lsls	r2, r3, #16
 801a2bc:	683b      	ldr	r3, [r7, #0]
 801a2be:	781b      	ldrb	r3, [r3, #0]
 801a2c0:	00db      	lsls	r3, r3, #3
 801a2c2:	4879      	ldr	r0, [pc, #484]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a2c4:	4684      	mov	ip, r0
 801a2c6:	4463      	add	r3, ip
 801a2c8:	430a      	orrs	r2, r1
 801a2ca:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 801a2cc:	2016      	movs	r0, #22
 801a2ce:	183b      	adds	r3, r7, r0
 801a2d0:	683a      	ldr	r2, [r7, #0]
 801a2d2:	8952      	ldrh	r2, [r2, #10]
 801a2d4:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801a2d6:	683b      	ldr	r3, [r7, #0]
 801a2d8:	6959      	ldr	r1, [r3, #20]
 801a2da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a2dc:	b29c      	uxth	r4, r3
 801a2de:	183b      	adds	r3, r7, r0
 801a2e0:	881a      	ldrh	r2, [r3, #0]
 801a2e2:	6878      	ldr	r0, [r7, #4]
 801a2e4:	0023      	movs	r3, r4
 801a2e6:	f000 fdfd 	bl	801aee4 <USB_WritePMA>
            ep->xfer_buff += len;
 801a2ea:	683b      	ldr	r3, [r7, #0]
 801a2ec:	695a      	ldr	r2, [r3, #20]
 801a2ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a2f0:	18d2      	adds	r2, r2, r3
 801a2f2:	683b      	ldr	r3, [r7, #0]
 801a2f4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801a2f6:	683b      	ldr	r3, [r7, #0]
 801a2f8:	6a1a      	ldr	r2, [r3, #32]
 801a2fa:	683b      	ldr	r3, [r7, #0]
 801a2fc:	691b      	ldr	r3, [r3, #16]
 801a2fe:	429a      	cmp	r2, r3
 801a300:	d906      	bls.n	801a310 <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 801a302:	683b      	ldr	r3, [r7, #0]
 801a304:	6a1a      	ldr	r2, [r3, #32]
 801a306:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a308:	1ad2      	subs	r2, r2, r3
 801a30a:	683b      	ldr	r3, [r7, #0]
 801a30c:	621a      	str	r2, [r3, #32]
 801a30e:	e005      	b.n	801a31c <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 801a310:	683b      	ldr	r3, [r7, #0]
 801a312:	6a1b      	ldr	r3, [r3, #32]
 801a314:	647b      	str	r3, [r7, #68]	@ 0x44
              ep->xfer_len_db = 0U;
 801a316:	683b      	ldr	r3, [r7, #0]
 801a318:	2200      	movs	r2, #0
 801a31a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801a31c:	683b      	ldr	r3, [r7, #0]
 801a31e:	785b      	ldrb	r3, [r3, #1]
 801a320:	2b00      	cmp	r3, #0
 801a322:	d162      	bne.n	801a3ea <USB_EPStartXfer+0x322>
 801a324:	683b      	ldr	r3, [r7, #0]
 801a326:	781b      	ldrb	r3, [r3, #0]
 801a328:	00db      	lsls	r3, r3, #3
 801a32a:	4a5f      	ldr	r2, [pc, #380]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a32c:	4694      	mov	ip, r2
 801a32e:	4463      	add	r3, ip
 801a330:	681a      	ldr	r2, [r3, #0]
 801a332:	683b      	ldr	r3, [r7, #0]
 801a334:	781b      	ldrb	r3, [r3, #0]
 801a336:	00db      	lsls	r3, r3, #3
 801a338:	495b      	ldr	r1, [pc, #364]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a33a:	468c      	mov	ip, r1
 801a33c:	4463      	add	r3, ip
 801a33e:	0192      	lsls	r2, r2, #6
 801a340:	0992      	lsrs	r2, r2, #6
 801a342:	601a      	str	r2, [r3, #0]
 801a344:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a346:	2b00      	cmp	r3, #0
 801a348:	d111      	bne.n	801a36e <USB_EPStartXfer+0x2a6>
 801a34a:	683b      	ldr	r3, [r7, #0]
 801a34c:	781b      	ldrb	r3, [r3, #0]
 801a34e:	00db      	lsls	r3, r3, #3
 801a350:	4a55      	ldr	r2, [pc, #340]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a352:	4694      	mov	ip, r2
 801a354:	4463      	add	r3, ip
 801a356:	681a      	ldr	r2, [r3, #0]
 801a358:	683b      	ldr	r3, [r7, #0]
 801a35a:	781b      	ldrb	r3, [r3, #0]
 801a35c:	00db      	lsls	r3, r3, #3
 801a35e:	4952      	ldr	r1, [pc, #328]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a360:	468c      	mov	ip, r1
 801a362:	4463      	add	r3, ip
 801a364:	2180      	movs	r1, #128	@ 0x80
 801a366:	0609      	lsls	r1, r1, #24
 801a368:	430a      	orrs	r2, r1
 801a36a:	601a      	str	r2, [r3, #0]
 801a36c:	e062      	b.n	801a434 <USB_EPStartXfer+0x36c>
 801a36e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a370:	2b3e      	cmp	r3, #62	@ 0x3e
 801a372:	d81b      	bhi.n	801a3ac <USB_EPStartXfer+0x2e4>
 801a374:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a376:	085b      	lsrs	r3, r3, #1
 801a378:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a37a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a37c:	2201      	movs	r2, #1
 801a37e:	4013      	ands	r3, r2
 801a380:	d002      	beq.n	801a388 <USB_EPStartXfer+0x2c0>
 801a382:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a384:	3301      	adds	r3, #1
 801a386:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a388:	683b      	ldr	r3, [r7, #0]
 801a38a:	781b      	ldrb	r3, [r3, #0]
 801a38c:	00db      	lsls	r3, r3, #3
 801a38e:	4a46      	ldr	r2, [pc, #280]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a390:	4694      	mov	ip, r2
 801a392:	4463      	add	r3, ip
 801a394:	6819      	ldr	r1, [r3, #0]
 801a396:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a398:	069a      	lsls	r2, r3, #26
 801a39a:	683b      	ldr	r3, [r7, #0]
 801a39c:	781b      	ldrb	r3, [r3, #0]
 801a39e:	00db      	lsls	r3, r3, #3
 801a3a0:	4841      	ldr	r0, [pc, #260]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a3a2:	4684      	mov	ip, r0
 801a3a4:	4463      	add	r3, ip
 801a3a6:	430a      	orrs	r2, r1
 801a3a8:	601a      	str	r2, [r3, #0]
 801a3aa:	e043      	b.n	801a434 <USB_EPStartXfer+0x36c>
 801a3ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a3ae:	095b      	lsrs	r3, r3, #5
 801a3b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a3b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a3b4:	221f      	movs	r2, #31
 801a3b6:	4013      	ands	r3, r2
 801a3b8:	d102      	bne.n	801a3c0 <USB_EPStartXfer+0x2f8>
 801a3ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a3bc:	3b01      	subs	r3, #1
 801a3be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a3c0:	683b      	ldr	r3, [r7, #0]
 801a3c2:	781b      	ldrb	r3, [r3, #0]
 801a3c4:	00db      	lsls	r3, r3, #3
 801a3c6:	4a38      	ldr	r2, [pc, #224]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a3c8:	4694      	mov	ip, r2
 801a3ca:	4463      	add	r3, ip
 801a3cc:	681a      	ldr	r2, [r3, #0]
 801a3ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a3d0:	069b      	lsls	r3, r3, #26
 801a3d2:	431a      	orrs	r2, r3
 801a3d4:	683b      	ldr	r3, [r7, #0]
 801a3d6:	781b      	ldrb	r3, [r3, #0]
 801a3d8:	00db      	lsls	r3, r3, #3
 801a3da:	4933      	ldr	r1, [pc, #204]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a3dc:	468c      	mov	ip, r1
 801a3de:	4463      	add	r3, ip
 801a3e0:	2180      	movs	r1, #128	@ 0x80
 801a3e2:	0609      	lsls	r1, r1, #24
 801a3e4:	430a      	orrs	r2, r1
 801a3e6:	601a      	str	r2, [r3, #0]
 801a3e8:	e024      	b.n	801a434 <USB_EPStartXfer+0x36c>
 801a3ea:	683b      	ldr	r3, [r7, #0]
 801a3ec:	785b      	ldrb	r3, [r3, #1]
 801a3ee:	2b01      	cmp	r3, #1
 801a3f0:	d120      	bne.n	801a434 <USB_EPStartXfer+0x36c>
 801a3f2:	683b      	ldr	r3, [r7, #0]
 801a3f4:	781b      	ldrb	r3, [r3, #0]
 801a3f6:	00db      	lsls	r3, r3, #3
 801a3f8:	4a2b      	ldr	r2, [pc, #172]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a3fa:	4694      	mov	ip, r2
 801a3fc:	4463      	add	r3, ip
 801a3fe:	681a      	ldr	r2, [r3, #0]
 801a400:	683b      	ldr	r3, [r7, #0]
 801a402:	781b      	ldrb	r3, [r3, #0]
 801a404:	00db      	lsls	r3, r3, #3
 801a406:	4928      	ldr	r1, [pc, #160]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a408:	468c      	mov	ip, r1
 801a40a:	4463      	add	r3, ip
 801a40c:	0412      	lsls	r2, r2, #16
 801a40e:	0c12      	lsrs	r2, r2, #16
 801a410:	601a      	str	r2, [r3, #0]
 801a412:	683b      	ldr	r3, [r7, #0]
 801a414:	781b      	ldrb	r3, [r3, #0]
 801a416:	00db      	lsls	r3, r3, #3
 801a418:	4a23      	ldr	r2, [pc, #140]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a41a:	4694      	mov	ip, r2
 801a41c:	4463      	add	r3, ip
 801a41e:	6819      	ldr	r1, [r3, #0]
 801a420:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a422:	041a      	lsls	r2, r3, #16
 801a424:	683b      	ldr	r3, [r7, #0]
 801a426:	781b      	ldrb	r3, [r3, #0]
 801a428:	00db      	lsls	r3, r3, #3
 801a42a:	481f      	ldr	r0, [pc, #124]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a42c:	4684      	mov	ip, r0
 801a42e:	4463      	add	r3, ip
 801a430:	430a      	orrs	r2, r1
 801a432:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801a434:	2016      	movs	r0, #22
 801a436:	183b      	adds	r3, r7, r0
 801a438:	683a      	ldr	r2, [r7, #0]
 801a43a:	8912      	ldrh	r2, [r2, #8]
 801a43c:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801a43e:	683b      	ldr	r3, [r7, #0]
 801a440:	6959      	ldr	r1, [r3, #20]
 801a442:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a444:	b29c      	uxth	r4, r3
 801a446:	183b      	adds	r3, r7, r0
 801a448:	881a      	ldrh	r2, [r3, #0]
 801a44a:	6878      	ldr	r0, [r7, #4]
 801a44c:	0023      	movs	r3, r4
 801a44e:	f000 fd49 	bl	801aee4 <USB_WritePMA>
 801a452:	e2ea      	b.n	801aa2a <USB_EPStartXfer+0x962>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801a454:	683b      	ldr	r3, [r7, #0]
 801a456:	785b      	ldrb	r3, [r3, #1]
 801a458:	2b00      	cmp	r3, #0
 801a45a:	d169      	bne.n	801a530 <USB_EPStartXfer+0x468>
 801a45c:	683b      	ldr	r3, [r7, #0]
 801a45e:	781b      	ldrb	r3, [r3, #0]
 801a460:	00db      	lsls	r3, r3, #3
 801a462:	4a11      	ldr	r2, [pc, #68]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a464:	4694      	mov	ip, r2
 801a466:	4463      	add	r3, ip
 801a468:	681a      	ldr	r2, [r3, #0]
 801a46a:	683b      	ldr	r3, [r7, #0]
 801a46c:	781b      	ldrb	r3, [r3, #0]
 801a46e:	00db      	lsls	r3, r3, #3
 801a470:	490d      	ldr	r1, [pc, #52]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a472:	468c      	mov	ip, r1
 801a474:	4463      	add	r3, ip
 801a476:	0192      	lsls	r2, r2, #6
 801a478:	0992      	lsrs	r2, r2, #6
 801a47a:	601a      	str	r2, [r3, #0]
 801a47c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a47e:	2b00      	cmp	r3, #0
 801a480:	d118      	bne.n	801a4b4 <USB_EPStartXfer+0x3ec>
 801a482:	683b      	ldr	r3, [r7, #0]
 801a484:	781b      	ldrb	r3, [r3, #0]
 801a486:	00db      	lsls	r3, r3, #3
 801a488:	4a07      	ldr	r2, [pc, #28]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a48a:	4694      	mov	ip, r2
 801a48c:	4463      	add	r3, ip
 801a48e:	681a      	ldr	r2, [r3, #0]
 801a490:	683b      	ldr	r3, [r7, #0]
 801a492:	781b      	ldrb	r3, [r3, #0]
 801a494:	00db      	lsls	r3, r3, #3
 801a496:	4904      	ldr	r1, [pc, #16]	@ (801a4a8 <USB_EPStartXfer+0x3e0>)
 801a498:	468c      	mov	ip, r1
 801a49a:	4463      	add	r3, ip
 801a49c:	2180      	movs	r1, #128	@ 0x80
 801a49e:	0609      	lsls	r1, r1, #24
 801a4a0:	430a      	orrs	r2, r1
 801a4a2:	601a      	str	r2, [r3, #0]
 801a4a4:	e069      	b.n	801a57a <USB_EPStartXfer+0x4b2>
 801a4a6:	46c0      	nop			@ (mov r8, r8)
 801a4a8:	40009800 	.word	0x40009800
 801a4ac:	07ff8f8f 	.word	0x07ff8f8f
 801a4b0:	00008180 	.word	0x00008180
 801a4b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a4b6:	2b3e      	cmp	r3, #62	@ 0x3e
 801a4b8:	d81b      	bhi.n	801a4f2 <USB_EPStartXfer+0x42a>
 801a4ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a4bc:	085b      	lsrs	r3, r3, #1
 801a4be:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a4c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a4c2:	2201      	movs	r2, #1
 801a4c4:	4013      	ands	r3, r2
 801a4c6:	d002      	beq.n	801a4ce <USB_EPStartXfer+0x406>
 801a4c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a4ca:	3301      	adds	r3, #1
 801a4cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a4ce:	683b      	ldr	r3, [r7, #0]
 801a4d0:	781b      	ldrb	r3, [r3, #0]
 801a4d2:	00db      	lsls	r3, r3, #3
 801a4d4:	4ada      	ldr	r2, [pc, #872]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a4d6:	4694      	mov	ip, r2
 801a4d8:	4463      	add	r3, ip
 801a4da:	6819      	ldr	r1, [r3, #0]
 801a4dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a4de:	069a      	lsls	r2, r3, #26
 801a4e0:	683b      	ldr	r3, [r7, #0]
 801a4e2:	781b      	ldrb	r3, [r3, #0]
 801a4e4:	00db      	lsls	r3, r3, #3
 801a4e6:	48d6      	ldr	r0, [pc, #856]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a4e8:	4684      	mov	ip, r0
 801a4ea:	4463      	add	r3, ip
 801a4ec:	430a      	orrs	r2, r1
 801a4ee:	601a      	str	r2, [r3, #0]
 801a4f0:	e043      	b.n	801a57a <USB_EPStartXfer+0x4b2>
 801a4f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a4f4:	095b      	lsrs	r3, r3, #5
 801a4f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a4f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a4fa:	221f      	movs	r2, #31
 801a4fc:	4013      	ands	r3, r2
 801a4fe:	d102      	bne.n	801a506 <USB_EPStartXfer+0x43e>
 801a500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a502:	3b01      	subs	r3, #1
 801a504:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a506:	683b      	ldr	r3, [r7, #0]
 801a508:	781b      	ldrb	r3, [r3, #0]
 801a50a:	00db      	lsls	r3, r3, #3
 801a50c:	4acc      	ldr	r2, [pc, #816]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a50e:	4694      	mov	ip, r2
 801a510:	4463      	add	r3, ip
 801a512:	681a      	ldr	r2, [r3, #0]
 801a514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a516:	069b      	lsls	r3, r3, #26
 801a518:	431a      	orrs	r2, r3
 801a51a:	683b      	ldr	r3, [r7, #0]
 801a51c:	781b      	ldrb	r3, [r3, #0]
 801a51e:	00db      	lsls	r3, r3, #3
 801a520:	49c7      	ldr	r1, [pc, #796]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a522:	468c      	mov	ip, r1
 801a524:	4463      	add	r3, ip
 801a526:	2180      	movs	r1, #128	@ 0x80
 801a528:	0609      	lsls	r1, r1, #24
 801a52a:	430a      	orrs	r2, r1
 801a52c:	601a      	str	r2, [r3, #0]
 801a52e:	e024      	b.n	801a57a <USB_EPStartXfer+0x4b2>
 801a530:	683b      	ldr	r3, [r7, #0]
 801a532:	785b      	ldrb	r3, [r3, #1]
 801a534:	2b01      	cmp	r3, #1
 801a536:	d120      	bne.n	801a57a <USB_EPStartXfer+0x4b2>
 801a538:	683b      	ldr	r3, [r7, #0]
 801a53a:	781b      	ldrb	r3, [r3, #0]
 801a53c:	00db      	lsls	r3, r3, #3
 801a53e:	4ac0      	ldr	r2, [pc, #768]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a540:	4694      	mov	ip, r2
 801a542:	4463      	add	r3, ip
 801a544:	681a      	ldr	r2, [r3, #0]
 801a546:	683b      	ldr	r3, [r7, #0]
 801a548:	781b      	ldrb	r3, [r3, #0]
 801a54a:	00db      	lsls	r3, r3, #3
 801a54c:	49bc      	ldr	r1, [pc, #752]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a54e:	468c      	mov	ip, r1
 801a550:	4463      	add	r3, ip
 801a552:	0412      	lsls	r2, r2, #16
 801a554:	0c12      	lsrs	r2, r2, #16
 801a556:	601a      	str	r2, [r3, #0]
 801a558:	683b      	ldr	r3, [r7, #0]
 801a55a:	781b      	ldrb	r3, [r3, #0]
 801a55c:	00db      	lsls	r3, r3, #3
 801a55e:	4ab8      	ldr	r2, [pc, #736]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a560:	4694      	mov	ip, r2
 801a562:	4463      	add	r3, ip
 801a564:	6819      	ldr	r1, [r3, #0]
 801a566:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a568:	041a      	lsls	r2, r3, #16
 801a56a:	683b      	ldr	r3, [r7, #0]
 801a56c:	781b      	ldrb	r3, [r3, #0]
 801a56e:	00db      	lsls	r3, r3, #3
 801a570:	48b3      	ldr	r0, [pc, #716]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a572:	4684      	mov	ip, r0
 801a574:	4463      	add	r3, ip
 801a576:	430a      	orrs	r2, r1
 801a578:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801a57a:	2016      	movs	r0, #22
 801a57c:	183b      	adds	r3, r7, r0
 801a57e:	683a      	ldr	r2, [r7, #0]
 801a580:	8912      	ldrh	r2, [r2, #8]
 801a582:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801a584:	683b      	ldr	r3, [r7, #0]
 801a586:	6959      	ldr	r1, [r3, #20]
 801a588:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a58a:	b29c      	uxth	r4, r3
 801a58c:	183b      	adds	r3, r7, r0
 801a58e:	881a      	ldrh	r2, [r3, #0]
 801a590:	6878      	ldr	r0, [r7, #4]
 801a592:	0023      	movs	r3, r4
 801a594:	f000 fca6 	bl	801aee4 <USB_WritePMA>
            ep->xfer_buff += len;
 801a598:	683b      	ldr	r3, [r7, #0]
 801a59a:	695a      	ldr	r2, [r3, #20]
 801a59c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a59e:	18d2      	adds	r2, r2, r3
 801a5a0:	683b      	ldr	r3, [r7, #0]
 801a5a2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801a5a4:	683b      	ldr	r3, [r7, #0]
 801a5a6:	6a1a      	ldr	r2, [r3, #32]
 801a5a8:	683b      	ldr	r3, [r7, #0]
 801a5aa:	691b      	ldr	r3, [r3, #16]
 801a5ac:	429a      	cmp	r2, r3
 801a5ae:	d906      	bls.n	801a5be <USB_EPStartXfer+0x4f6>
            {
              ep->xfer_len_db -= len;
 801a5b0:	683b      	ldr	r3, [r7, #0]
 801a5b2:	6a1a      	ldr	r2, [r3, #32]
 801a5b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a5b6:	1ad2      	subs	r2, r2, r3
 801a5b8:	683b      	ldr	r3, [r7, #0]
 801a5ba:	621a      	str	r2, [r3, #32]
 801a5bc:	e005      	b.n	801a5ca <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 801a5be:	683b      	ldr	r3, [r7, #0]
 801a5c0:	6a1b      	ldr	r3, [r3, #32]
 801a5c2:	647b      	str	r3, [r7, #68]	@ 0x44
              ep->xfer_len_db = 0U;
 801a5c4:	683b      	ldr	r3, [r7, #0]
 801a5c6:	2200      	movs	r2, #0
 801a5c8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801a5ca:	683b      	ldr	r3, [r7, #0]
 801a5cc:	785b      	ldrb	r3, [r3, #1]
 801a5ce:	2b00      	cmp	r3, #0
 801a5d0:	d162      	bne.n	801a698 <USB_EPStartXfer+0x5d0>
 801a5d2:	683b      	ldr	r3, [r7, #0]
 801a5d4:	781b      	ldrb	r3, [r3, #0]
 801a5d6:	00db      	lsls	r3, r3, #3
 801a5d8:	4a99      	ldr	r2, [pc, #612]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a5da:	4694      	mov	ip, r2
 801a5dc:	4463      	add	r3, ip
 801a5de:	685a      	ldr	r2, [r3, #4]
 801a5e0:	683b      	ldr	r3, [r7, #0]
 801a5e2:	781b      	ldrb	r3, [r3, #0]
 801a5e4:	00db      	lsls	r3, r3, #3
 801a5e6:	4996      	ldr	r1, [pc, #600]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a5e8:	468c      	mov	ip, r1
 801a5ea:	4463      	add	r3, ip
 801a5ec:	0192      	lsls	r2, r2, #6
 801a5ee:	0992      	lsrs	r2, r2, #6
 801a5f0:	605a      	str	r2, [r3, #4]
 801a5f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a5f4:	2b00      	cmp	r3, #0
 801a5f6:	d111      	bne.n	801a61c <USB_EPStartXfer+0x554>
 801a5f8:	683b      	ldr	r3, [r7, #0]
 801a5fa:	781b      	ldrb	r3, [r3, #0]
 801a5fc:	00db      	lsls	r3, r3, #3
 801a5fe:	4a90      	ldr	r2, [pc, #576]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a600:	4694      	mov	ip, r2
 801a602:	4463      	add	r3, ip
 801a604:	685a      	ldr	r2, [r3, #4]
 801a606:	683b      	ldr	r3, [r7, #0]
 801a608:	781b      	ldrb	r3, [r3, #0]
 801a60a:	00db      	lsls	r3, r3, #3
 801a60c:	498c      	ldr	r1, [pc, #560]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a60e:	468c      	mov	ip, r1
 801a610:	4463      	add	r3, ip
 801a612:	2180      	movs	r1, #128	@ 0x80
 801a614:	0609      	lsls	r1, r1, #24
 801a616:	430a      	orrs	r2, r1
 801a618:	605a      	str	r2, [r3, #4]
 801a61a:	e062      	b.n	801a6e2 <USB_EPStartXfer+0x61a>
 801a61c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a61e:	2b3e      	cmp	r3, #62	@ 0x3e
 801a620:	d81b      	bhi.n	801a65a <USB_EPStartXfer+0x592>
 801a622:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a624:	085b      	lsrs	r3, r3, #1
 801a626:	637b      	str	r3, [r7, #52]	@ 0x34
 801a628:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a62a:	2201      	movs	r2, #1
 801a62c:	4013      	ands	r3, r2
 801a62e:	d002      	beq.n	801a636 <USB_EPStartXfer+0x56e>
 801a630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a632:	3301      	adds	r3, #1
 801a634:	637b      	str	r3, [r7, #52]	@ 0x34
 801a636:	683b      	ldr	r3, [r7, #0]
 801a638:	781b      	ldrb	r3, [r3, #0]
 801a63a:	00db      	lsls	r3, r3, #3
 801a63c:	4a80      	ldr	r2, [pc, #512]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a63e:	4694      	mov	ip, r2
 801a640:	4463      	add	r3, ip
 801a642:	6859      	ldr	r1, [r3, #4]
 801a644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a646:	069a      	lsls	r2, r3, #26
 801a648:	683b      	ldr	r3, [r7, #0]
 801a64a:	781b      	ldrb	r3, [r3, #0]
 801a64c:	00db      	lsls	r3, r3, #3
 801a64e:	487c      	ldr	r0, [pc, #496]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a650:	4684      	mov	ip, r0
 801a652:	4463      	add	r3, ip
 801a654:	430a      	orrs	r2, r1
 801a656:	605a      	str	r2, [r3, #4]
 801a658:	e043      	b.n	801a6e2 <USB_EPStartXfer+0x61a>
 801a65a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a65c:	095b      	lsrs	r3, r3, #5
 801a65e:	637b      	str	r3, [r7, #52]	@ 0x34
 801a660:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a662:	221f      	movs	r2, #31
 801a664:	4013      	ands	r3, r2
 801a666:	d102      	bne.n	801a66e <USB_EPStartXfer+0x5a6>
 801a668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a66a:	3b01      	subs	r3, #1
 801a66c:	637b      	str	r3, [r7, #52]	@ 0x34
 801a66e:	683b      	ldr	r3, [r7, #0]
 801a670:	781b      	ldrb	r3, [r3, #0]
 801a672:	00db      	lsls	r3, r3, #3
 801a674:	4a72      	ldr	r2, [pc, #456]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a676:	4694      	mov	ip, r2
 801a678:	4463      	add	r3, ip
 801a67a:	685a      	ldr	r2, [r3, #4]
 801a67c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a67e:	069b      	lsls	r3, r3, #26
 801a680:	431a      	orrs	r2, r3
 801a682:	683b      	ldr	r3, [r7, #0]
 801a684:	781b      	ldrb	r3, [r3, #0]
 801a686:	00db      	lsls	r3, r3, #3
 801a688:	496d      	ldr	r1, [pc, #436]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a68a:	468c      	mov	ip, r1
 801a68c:	4463      	add	r3, ip
 801a68e:	2180      	movs	r1, #128	@ 0x80
 801a690:	0609      	lsls	r1, r1, #24
 801a692:	430a      	orrs	r2, r1
 801a694:	605a      	str	r2, [r3, #4]
 801a696:	e024      	b.n	801a6e2 <USB_EPStartXfer+0x61a>
 801a698:	683b      	ldr	r3, [r7, #0]
 801a69a:	785b      	ldrb	r3, [r3, #1]
 801a69c:	2b01      	cmp	r3, #1
 801a69e:	d120      	bne.n	801a6e2 <USB_EPStartXfer+0x61a>
 801a6a0:	683b      	ldr	r3, [r7, #0]
 801a6a2:	781b      	ldrb	r3, [r3, #0]
 801a6a4:	00db      	lsls	r3, r3, #3
 801a6a6:	4a66      	ldr	r2, [pc, #408]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a6a8:	4694      	mov	ip, r2
 801a6aa:	4463      	add	r3, ip
 801a6ac:	685a      	ldr	r2, [r3, #4]
 801a6ae:	683b      	ldr	r3, [r7, #0]
 801a6b0:	781b      	ldrb	r3, [r3, #0]
 801a6b2:	00db      	lsls	r3, r3, #3
 801a6b4:	4962      	ldr	r1, [pc, #392]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a6b6:	468c      	mov	ip, r1
 801a6b8:	4463      	add	r3, ip
 801a6ba:	0412      	lsls	r2, r2, #16
 801a6bc:	0c12      	lsrs	r2, r2, #16
 801a6be:	605a      	str	r2, [r3, #4]
 801a6c0:	683b      	ldr	r3, [r7, #0]
 801a6c2:	781b      	ldrb	r3, [r3, #0]
 801a6c4:	00db      	lsls	r3, r3, #3
 801a6c6:	4a5e      	ldr	r2, [pc, #376]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a6c8:	4694      	mov	ip, r2
 801a6ca:	4463      	add	r3, ip
 801a6cc:	6859      	ldr	r1, [r3, #4]
 801a6ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a6d0:	041a      	lsls	r2, r3, #16
 801a6d2:	683b      	ldr	r3, [r7, #0]
 801a6d4:	781b      	ldrb	r3, [r3, #0]
 801a6d6:	00db      	lsls	r3, r3, #3
 801a6d8:	4859      	ldr	r0, [pc, #356]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a6da:	4684      	mov	ip, r0
 801a6dc:	4463      	add	r3, ip
 801a6de:	430a      	orrs	r2, r1
 801a6e0:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 801a6e2:	2016      	movs	r0, #22
 801a6e4:	183b      	adds	r3, r7, r0
 801a6e6:	683a      	ldr	r2, [r7, #0]
 801a6e8:	8952      	ldrh	r2, [r2, #10]
 801a6ea:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801a6ec:	683b      	ldr	r3, [r7, #0]
 801a6ee:	6959      	ldr	r1, [r3, #20]
 801a6f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a6f2:	b29c      	uxth	r4, r3
 801a6f4:	183b      	adds	r3, r7, r0
 801a6f6:	881a      	ldrh	r2, [r3, #0]
 801a6f8:	6878      	ldr	r0, [r7, #4]
 801a6fa:	0023      	movs	r3, r4
 801a6fc:	f000 fbf2 	bl	801aee4 <USB_WritePMA>
 801a700:	e193      	b.n	801aa2a <USB_EPStartXfer+0x962>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 801a702:	683b      	ldr	r3, [r7, #0]
 801a704:	6a1b      	ldr	r3, [r3, #32]
 801a706:	647b      	str	r3, [r7, #68]	@ 0x44

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 801a708:	687a      	ldr	r2, [r7, #4]
 801a70a:	683b      	ldr	r3, [r7, #0]
 801a70c:	781b      	ldrb	r3, [r3, #0]
 801a70e:	009b      	lsls	r3, r3, #2
 801a710:	18d3      	adds	r3, r2, r3
 801a712:	681b      	ldr	r3, [r3, #0]
 801a714:	4a4b      	ldr	r2, [pc, #300]	@ (801a844 <USB_EPStartXfer+0x77c>)
 801a716:	4013      	ands	r3, r2
 801a718:	613b      	str	r3, [r7, #16]
 801a71a:	687a      	ldr	r2, [r7, #4]
 801a71c:	683b      	ldr	r3, [r7, #0]
 801a71e:	781b      	ldrb	r3, [r3, #0]
 801a720:	009b      	lsls	r3, r3, #2
 801a722:	18d3      	adds	r3, r2, r3
 801a724:	693a      	ldr	r2, [r7, #16]
 801a726:	4948      	ldr	r1, [pc, #288]	@ (801a848 <USB_EPStartXfer+0x780>)
 801a728:	430a      	orrs	r2, r1
 801a72a:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 801a72c:	683b      	ldr	r3, [r7, #0]
 801a72e:	781b      	ldrb	r3, [r3, #0]
 801a730:	00db      	lsls	r3, r3, #3
 801a732:	4a43      	ldr	r2, [pc, #268]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a734:	4694      	mov	ip, r2
 801a736:	4463      	add	r3, ip
 801a738:	681a      	ldr	r2, [r3, #0]
 801a73a:	683b      	ldr	r3, [r7, #0]
 801a73c:	781b      	ldrb	r3, [r3, #0]
 801a73e:	00db      	lsls	r3, r3, #3
 801a740:	493f      	ldr	r1, [pc, #252]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a742:	468c      	mov	ip, r1
 801a744:	4463      	add	r3, ip
 801a746:	0412      	lsls	r2, r2, #16
 801a748:	0c12      	lsrs	r2, r2, #16
 801a74a:	601a      	str	r2, [r3, #0]
 801a74c:	683b      	ldr	r3, [r7, #0]
 801a74e:	781b      	ldrb	r3, [r3, #0]
 801a750:	00db      	lsls	r3, r3, #3
 801a752:	4a3b      	ldr	r2, [pc, #236]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a754:	4694      	mov	ip, r2
 801a756:	4463      	add	r3, ip
 801a758:	6819      	ldr	r1, [r3, #0]
 801a75a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a75c:	041a      	lsls	r2, r3, #16
 801a75e:	683b      	ldr	r3, [r7, #0]
 801a760:	781b      	ldrb	r3, [r3, #0]
 801a762:	00db      	lsls	r3, r3, #3
 801a764:	4836      	ldr	r0, [pc, #216]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a766:	4684      	mov	ip, r0
 801a768:	4463      	add	r3, ip
 801a76a:	430a      	orrs	r2, r1
 801a76c:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801a76e:	2016      	movs	r0, #22
 801a770:	183b      	adds	r3, r7, r0
 801a772:	683a      	ldr	r2, [r7, #0]
 801a774:	8912      	ldrh	r2, [r2, #8]
 801a776:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801a778:	683b      	ldr	r3, [r7, #0]
 801a77a:	6959      	ldr	r1, [r3, #20]
 801a77c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a77e:	b29c      	uxth	r4, r3
 801a780:	183b      	adds	r3, r7, r0
 801a782:	881a      	ldrh	r2, [r3, #0]
 801a784:	6878      	ldr	r0, [r7, #4]
 801a786:	0023      	movs	r3, r4
 801a788:	f000 fbac 	bl	801aee4 <USB_WritePMA>
 801a78c:	e14d      	b.n	801aa2a <USB_EPStartXfer+0x962>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 801a78e:	683b      	ldr	r3, [r7, #0]
 801a790:	6a1a      	ldr	r2, [r3, #32]
 801a792:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a794:	1ad2      	subs	r2, r2, r3
 801a796:	683b      	ldr	r3, [r7, #0]
 801a798:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801a79a:	687a      	ldr	r2, [r7, #4]
 801a79c:	683b      	ldr	r3, [r7, #0]
 801a79e:	781b      	ldrb	r3, [r3, #0]
 801a7a0:	009b      	lsls	r3, r3, #2
 801a7a2:	18d3      	adds	r3, r2, r3
 801a7a4:	681b      	ldr	r3, [r3, #0]
 801a7a6:	2240      	movs	r2, #64	@ 0x40
 801a7a8:	4013      	ands	r3, r2
 801a7aa:	d100      	bne.n	801a7ae <USB_EPStartXfer+0x6e6>
 801a7ac:	e0a2      	b.n	801a8f4 <USB_EPStartXfer+0x82c>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801a7ae:	683b      	ldr	r3, [r7, #0]
 801a7b0:	785b      	ldrb	r3, [r3, #1]
 801a7b2:	2b00      	cmp	r3, #0
 801a7b4:	d169      	bne.n	801a88a <USB_EPStartXfer+0x7c2>
 801a7b6:	683b      	ldr	r3, [r7, #0]
 801a7b8:	781b      	ldrb	r3, [r3, #0]
 801a7ba:	00db      	lsls	r3, r3, #3
 801a7bc:	4a20      	ldr	r2, [pc, #128]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a7be:	4694      	mov	ip, r2
 801a7c0:	4463      	add	r3, ip
 801a7c2:	685a      	ldr	r2, [r3, #4]
 801a7c4:	683b      	ldr	r3, [r7, #0]
 801a7c6:	781b      	ldrb	r3, [r3, #0]
 801a7c8:	00db      	lsls	r3, r3, #3
 801a7ca:	491d      	ldr	r1, [pc, #116]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a7cc:	468c      	mov	ip, r1
 801a7ce:	4463      	add	r3, ip
 801a7d0:	0192      	lsls	r2, r2, #6
 801a7d2:	0992      	lsrs	r2, r2, #6
 801a7d4:	605a      	str	r2, [r3, #4]
 801a7d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a7d8:	2b00      	cmp	r3, #0
 801a7da:	d111      	bne.n	801a800 <USB_EPStartXfer+0x738>
 801a7dc:	683b      	ldr	r3, [r7, #0]
 801a7de:	781b      	ldrb	r3, [r3, #0]
 801a7e0:	00db      	lsls	r3, r3, #3
 801a7e2:	4a17      	ldr	r2, [pc, #92]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a7e4:	4694      	mov	ip, r2
 801a7e6:	4463      	add	r3, ip
 801a7e8:	685a      	ldr	r2, [r3, #4]
 801a7ea:	683b      	ldr	r3, [r7, #0]
 801a7ec:	781b      	ldrb	r3, [r3, #0]
 801a7ee:	00db      	lsls	r3, r3, #3
 801a7f0:	4913      	ldr	r1, [pc, #76]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a7f2:	468c      	mov	ip, r1
 801a7f4:	4463      	add	r3, ip
 801a7f6:	2180      	movs	r1, #128	@ 0x80
 801a7f8:	0609      	lsls	r1, r1, #24
 801a7fa:	430a      	orrs	r2, r1
 801a7fc:	605a      	str	r2, [r3, #4]
 801a7fe:	e069      	b.n	801a8d4 <USB_EPStartXfer+0x80c>
 801a800:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a802:	2b3e      	cmp	r3, #62	@ 0x3e
 801a804:	d822      	bhi.n	801a84c <USB_EPStartXfer+0x784>
 801a806:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a808:	085b      	lsrs	r3, r3, #1
 801a80a:	633b      	str	r3, [r7, #48]	@ 0x30
 801a80c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a80e:	2201      	movs	r2, #1
 801a810:	4013      	ands	r3, r2
 801a812:	d002      	beq.n	801a81a <USB_EPStartXfer+0x752>
 801a814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a816:	3301      	adds	r3, #1
 801a818:	633b      	str	r3, [r7, #48]	@ 0x30
 801a81a:	683b      	ldr	r3, [r7, #0]
 801a81c:	781b      	ldrb	r3, [r3, #0]
 801a81e:	00db      	lsls	r3, r3, #3
 801a820:	4a07      	ldr	r2, [pc, #28]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a822:	4694      	mov	ip, r2
 801a824:	4463      	add	r3, ip
 801a826:	6859      	ldr	r1, [r3, #4]
 801a828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a82a:	069a      	lsls	r2, r3, #26
 801a82c:	683b      	ldr	r3, [r7, #0]
 801a82e:	781b      	ldrb	r3, [r3, #0]
 801a830:	00db      	lsls	r3, r3, #3
 801a832:	4803      	ldr	r0, [pc, #12]	@ (801a840 <USB_EPStartXfer+0x778>)
 801a834:	4684      	mov	ip, r0
 801a836:	4463      	add	r3, ip
 801a838:	430a      	orrs	r2, r1
 801a83a:	605a      	str	r2, [r3, #4]
 801a83c:	e04a      	b.n	801a8d4 <USB_EPStartXfer+0x80c>
 801a83e:	46c0      	nop			@ (mov r8, r8)
 801a840:	40009800 	.word	0x40009800
 801a844:	07ff8e8f 	.word	0x07ff8e8f
 801a848:	00008080 	.word	0x00008080
 801a84c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a84e:	095b      	lsrs	r3, r3, #5
 801a850:	633b      	str	r3, [r7, #48]	@ 0x30
 801a852:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a854:	221f      	movs	r2, #31
 801a856:	4013      	ands	r3, r2
 801a858:	d102      	bne.n	801a860 <USB_EPStartXfer+0x798>
 801a85a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a85c:	3b01      	subs	r3, #1
 801a85e:	633b      	str	r3, [r7, #48]	@ 0x30
 801a860:	683b      	ldr	r3, [r7, #0]
 801a862:	781b      	ldrb	r3, [r3, #0]
 801a864:	00db      	lsls	r3, r3, #3
 801a866:	4ad3      	ldr	r2, [pc, #844]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a868:	4694      	mov	ip, r2
 801a86a:	4463      	add	r3, ip
 801a86c:	685a      	ldr	r2, [r3, #4]
 801a86e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a870:	069b      	lsls	r3, r3, #26
 801a872:	431a      	orrs	r2, r3
 801a874:	683b      	ldr	r3, [r7, #0]
 801a876:	781b      	ldrb	r3, [r3, #0]
 801a878:	00db      	lsls	r3, r3, #3
 801a87a:	49ce      	ldr	r1, [pc, #824]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a87c:	468c      	mov	ip, r1
 801a87e:	4463      	add	r3, ip
 801a880:	2180      	movs	r1, #128	@ 0x80
 801a882:	0609      	lsls	r1, r1, #24
 801a884:	430a      	orrs	r2, r1
 801a886:	605a      	str	r2, [r3, #4]
 801a888:	e024      	b.n	801a8d4 <USB_EPStartXfer+0x80c>
 801a88a:	683b      	ldr	r3, [r7, #0]
 801a88c:	785b      	ldrb	r3, [r3, #1]
 801a88e:	2b01      	cmp	r3, #1
 801a890:	d120      	bne.n	801a8d4 <USB_EPStartXfer+0x80c>
 801a892:	683b      	ldr	r3, [r7, #0]
 801a894:	781b      	ldrb	r3, [r3, #0]
 801a896:	00db      	lsls	r3, r3, #3
 801a898:	4ac6      	ldr	r2, [pc, #792]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a89a:	4694      	mov	ip, r2
 801a89c:	4463      	add	r3, ip
 801a89e:	685a      	ldr	r2, [r3, #4]
 801a8a0:	683b      	ldr	r3, [r7, #0]
 801a8a2:	781b      	ldrb	r3, [r3, #0]
 801a8a4:	00db      	lsls	r3, r3, #3
 801a8a6:	49c3      	ldr	r1, [pc, #780]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a8a8:	468c      	mov	ip, r1
 801a8aa:	4463      	add	r3, ip
 801a8ac:	0412      	lsls	r2, r2, #16
 801a8ae:	0c12      	lsrs	r2, r2, #16
 801a8b0:	605a      	str	r2, [r3, #4]
 801a8b2:	683b      	ldr	r3, [r7, #0]
 801a8b4:	781b      	ldrb	r3, [r3, #0]
 801a8b6:	00db      	lsls	r3, r3, #3
 801a8b8:	4abe      	ldr	r2, [pc, #760]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a8ba:	4694      	mov	ip, r2
 801a8bc:	4463      	add	r3, ip
 801a8be:	6859      	ldr	r1, [r3, #4]
 801a8c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a8c2:	041a      	lsls	r2, r3, #16
 801a8c4:	683b      	ldr	r3, [r7, #0]
 801a8c6:	781b      	ldrb	r3, [r3, #0]
 801a8c8:	00db      	lsls	r3, r3, #3
 801a8ca:	48ba      	ldr	r0, [pc, #744]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a8cc:	4684      	mov	ip, r0
 801a8ce:	4463      	add	r3, ip
 801a8d0:	430a      	orrs	r2, r1
 801a8d2:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 801a8d4:	2016      	movs	r0, #22
 801a8d6:	183b      	adds	r3, r7, r0
 801a8d8:	683a      	ldr	r2, [r7, #0]
 801a8da:	8952      	ldrh	r2, [r2, #10]
 801a8dc:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801a8de:	683b      	ldr	r3, [r7, #0]
 801a8e0:	6959      	ldr	r1, [r3, #20]
 801a8e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a8e4:	b29c      	uxth	r4, r3
 801a8e6:	183b      	adds	r3, r7, r0
 801a8e8:	881a      	ldrh	r2, [r3, #0]
 801a8ea:	6878      	ldr	r0, [r7, #4]
 801a8ec:	0023      	movs	r3, r4
 801a8ee:	f000 faf9 	bl	801aee4 <USB_WritePMA>
 801a8f2:	e09a      	b.n	801aa2a <USB_EPStartXfer+0x962>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801a8f4:	683b      	ldr	r3, [r7, #0]
 801a8f6:	785b      	ldrb	r3, [r3, #1]
 801a8f8:	2b00      	cmp	r3, #0
 801a8fa:	d162      	bne.n	801a9c2 <USB_EPStartXfer+0x8fa>
 801a8fc:	683b      	ldr	r3, [r7, #0]
 801a8fe:	781b      	ldrb	r3, [r3, #0]
 801a900:	00db      	lsls	r3, r3, #3
 801a902:	4aac      	ldr	r2, [pc, #688]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a904:	4694      	mov	ip, r2
 801a906:	4463      	add	r3, ip
 801a908:	681a      	ldr	r2, [r3, #0]
 801a90a:	683b      	ldr	r3, [r7, #0]
 801a90c:	781b      	ldrb	r3, [r3, #0]
 801a90e:	00db      	lsls	r3, r3, #3
 801a910:	49a8      	ldr	r1, [pc, #672]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a912:	468c      	mov	ip, r1
 801a914:	4463      	add	r3, ip
 801a916:	0192      	lsls	r2, r2, #6
 801a918:	0992      	lsrs	r2, r2, #6
 801a91a:	601a      	str	r2, [r3, #0]
 801a91c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a91e:	2b00      	cmp	r3, #0
 801a920:	d111      	bne.n	801a946 <USB_EPStartXfer+0x87e>
 801a922:	683b      	ldr	r3, [r7, #0]
 801a924:	781b      	ldrb	r3, [r3, #0]
 801a926:	00db      	lsls	r3, r3, #3
 801a928:	4aa2      	ldr	r2, [pc, #648]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a92a:	4694      	mov	ip, r2
 801a92c:	4463      	add	r3, ip
 801a92e:	681a      	ldr	r2, [r3, #0]
 801a930:	683b      	ldr	r3, [r7, #0]
 801a932:	781b      	ldrb	r3, [r3, #0]
 801a934:	00db      	lsls	r3, r3, #3
 801a936:	499f      	ldr	r1, [pc, #636]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a938:	468c      	mov	ip, r1
 801a93a:	4463      	add	r3, ip
 801a93c:	2180      	movs	r1, #128	@ 0x80
 801a93e:	0609      	lsls	r1, r1, #24
 801a940:	430a      	orrs	r2, r1
 801a942:	601a      	str	r2, [r3, #0]
 801a944:	e062      	b.n	801aa0c <USB_EPStartXfer+0x944>
 801a946:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a948:	2b3e      	cmp	r3, #62	@ 0x3e
 801a94a:	d81b      	bhi.n	801a984 <USB_EPStartXfer+0x8bc>
 801a94c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a94e:	085b      	lsrs	r3, r3, #1
 801a950:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a952:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a954:	2201      	movs	r2, #1
 801a956:	4013      	ands	r3, r2
 801a958:	d002      	beq.n	801a960 <USB_EPStartXfer+0x898>
 801a95a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a95c:	3301      	adds	r3, #1
 801a95e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a960:	683b      	ldr	r3, [r7, #0]
 801a962:	781b      	ldrb	r3, [r3, #0]
 801a964:	00db      	lsls	r3, r3, #3
 801a966:	4a93      	ldr	r2, [pc, #588]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a968:	4694      	mov	ip, r2
 801a96a:	4463      	add	r3, ip
 801a96c:	6819      	ldr	r1, [r3, #0]
 801a96e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a970:	069a      	lsls	r2, r3, #26
 801a972:	683b      	ldr	r3, [r7, #0]
 801a974:	781b      	ldrb	r3, [r3, #0]
 801a976:	00db      	lsls	r3, r3, #3
 801a978:	488e      	ldr	r0, [pc, #568]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a97a:	4684      	mov	ip, r0
 801a97c:	4463      	add	r3, ip
 801a97e:	430a      	orrs	r2, r1
 801a980:	601a      	str	r2, [r3, #0]
 801a982:	e043      	b.n	801aa0c <USB_EPStartXfer+0x944>
 801a984:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a986:	095b      	lsrs	r3, r3, #5
 801a988:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a98a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a98c:	221f      	movs	r2, #31
 801a98e:	4013      	ands	r3, r2
 801a990:	d102      	bne.n	801a998 <USB_EPStartXfer+0x8d0>
 801a992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a994:	3b01      	subs	r3, #1
 801a996:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a998:	683b      	ldr	r3, [r7, #0]
 801a99a:	781b      	ldrb	r3, [r3, #0]
 801a99c:	00db      	lsls	r3, r3, #3
 801a99e:	4a85      	ldr	r2, [pc, #532]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a9a0:	4694      	mov	ip, r2
 801a9a2:	4463      	add	r3, ip
 801a9a4:	681a      	ldr	r2, [r3, #0]
 801a9a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a9a8:	069b      	lsls	r3, r3, #26
 801a9aa:	431a      	orrs	r2, r3
 801a9ac:	683b      	ldr	r3, [r7, #0]
 801a9ae:	781b      	ldrb	r3, [r3, #0]
 801a9b0:	00db      	lsls	r3, r3, #3
 801a9b2:	4980      	ldr	r1, [pc, #512]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a9b4:	468c      	mov	ip, r1
 801a9b6:	4463      	add	r3, ip
 801a9b8:	2180      	movs	r1, #128	@ 0x80
 801a9ba:	0609      	lsls	r1, r1, #24
 801a9bc:	430a      	orrs	r2, r1
 801a9be:	601a      	str	r2, [r3, #0]
 801a9c0:	e024      	b.n	801aa0c <USB_EPStartXfer+0x944>
 801a9c2:	683b      	ldr	r3, [r7, #0]
 801a9c4:	785b      	ldrb	r3, [r3, #1]
 801a9c6:	2b01      	cmp	r3, #1
 801a9c8:	d120      	bne.n	801aa0c <USB_EPStartXfer+0x944>
 801a9ca:	683b      	ldr	r3, [r7, #0]
 801a9cc:	781b      	ldrb	r3, [r3, #0]
 801a9ce:	00db      	lsls	r3, r3, #3
 801a9d0:	4a78      	ldr	r2, [pc, #480]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a9d2:	4694      	mov	ip, r2
 801a9d4:	4463      	add	r3, ip
 801a9d6:	681a      	ldr	r2, [r3, #0]
 801a9d8:	683b      	ldr	r3, [r7, #0]
 801a9da:	781b      	ldrb	r3, [r3, #0]
 801a9dc:	00db      	lsls	r3, r3, #3
 801a9de:	4975      	ldr	r1, [pc, #468]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a9e0:	468c      	mov	ip, r1
 801a9e2:	4463      	add	r3, ip
 801a9e4:	0412      	lsls	r2, r2, #16
 801a9e6:	0c12      	lsrs	r2, r2, #16
 801a9e8:	601a      	str	r2, [r3, #0]
 801a9ea:	683b      	ldr	r3, [r7, #0]
 801a9ec:	781b      	ldrb	r3, [r3, #0]
 801a9ee:	00db      	lsls	r3, r3, #3
 801a9f0:	4a70      	ldr	r2, [pc, #448]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801a9f2:	4694      	mov	ip, r2
 801a9f4:	4463      	add	r3, ip
 801a9f6:	6819      	ldr	r1, [r3, #0]
 801a9f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a9fa:	041a      	lsls	r2, r3, #16
 801a9fc:	683b      	ldr	r3, [r7, #0]
 801a9fe:	781b      	ldrb	r3, [r3, #0]
 801aa00:	00db      	lsls	r3, r3, #3
 801aa02:	486c      	ldr	r0, [pc, #432]	@ (801abb4 <USB_EPStartXfer+0xaec>)
 801aa04:	4684      	mov	ip, r0
 801aa06:	4463      	add	r3, ip
 801aa08:	430a      	orrs	r2, r1
 801aa0a:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801aa0c:	2016      	movs	r0, #22
 801aa0e:	183b      	adds	r3, r7, r0
 801aa10:	683a      	ldr	r2, [r7, #0]
 801aa12:	8912      	ldrh	r2, [r2, #8]
 801aa14:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801aa16:	683b      	ldr	r3, [r7, #0]
 801aa18:	6959      	ldr	r1, [r3, #20]
 801aa1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aa1c:	b29c      	uxth	r4, r3
 801aa1e:	183b      	adds	r3, r7, r0
 801aa20:	881a      	ldrh	r2, [r3, #0]
 801aa22:	6878      	ldr	r0, [r7, #4]
 801aa24:	0023      	movs	r3, r4
 801aa26:	f000 fa5d 	bl	801aee4 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 801aa2a:	687a      	ldr	r2, [r7, #4]
 801aa2c:	683b      	ldr	r3, [r7, #0]
 801aa2e:	781b      	ldrb	r3, [r3, #0]
 801aa30:	009b      	lsls	r3, r3, #2
 801aa32:	18d3      	adds	r3, r2, r3
 801aa34:	681b      	ldr	r3, [r3, #0]
 801aa36:	4a60      	ldr	r2, [pc, #384]	@ (801abb8 <USB_EPStartXfer+0xaf0>)
 801aa38:	4013      	ands	r3, r2
 801aa3a:	60bb      	str	r3, [r7, #8]
 801aa3c:	68bb      	ldr	r3, [r7, #8]
 801aa3e:	2210      	movs	r2, #16
 801aa40:	4053      	eors	r3, r2
 801aa42:	60bb      	str	r3, [r7, #8]
 801aa44:	68bb      	ldr	r3, [r7, #8]
 801aa46:	2220      	movs	r2, #32
 801aa48:	4053      	eors	r3, r2
 801aa4a:	60bb      	str	r3, [r7, #8]
 801aa4c:	687a      	ldr	r2, [r7, #4]
 801aa4e:	683b      	ldr	r3, [r7, #0]
 801aa50:	781b      	ldrb	r3, [r3, #0]
 801aa52:	009b      	lsls	r3, r3, #2
 801aa54:	18d3      	adds	r3, r2, r3
 801aa56:	68ba      	ldr	r2, [r7, #8]
 801aa58:	4958      	ldr	r1, [pc, #352]	@ (801abbc <USB_EPStartXfer+0xaf4>)
 801aa5a:	430a      	orrs	r2, r1
 801aa5c:	601a      	str	r2, [r3, #0]
 801aa5e:	e0a3      	b.n	801aba8 <USB_EPStartXfer+0xae0>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 801aa60:	683b      	ldr	r3, [r7, #0]
 801aa62:	7b1b      	ldrb	r3, [r3, #12]
 801aa64:	2b00      	cmp	r3, #0
 801aa66:	d13e      	bne.n	801aae6 <USB_EPStartXfer+0xa1e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 801aa68:	683b      	ldr	r3, [r7, #0]
 801aa6a:	699b      	ldr	r3, [r3, #24]
 801aa6c:	2b00      	cmp	r3, #0
 801aa6e:	d116      	bne.n	801aa9e <USB_EPStartXfer+0x9d6>
 801aa70:	683b      	ldr	r3, [r7, #0]
 801aa72:	78db      	ldrb	r3, [r3, #3]
 801aa74:	2b00      	cmp	r3, #0
 801aa76:	d112      	bne.n	801aa9e <USB_EPStartXfer+0x9d6>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 801aa78:	687a      	ldr	r2, [r7, #4]
 801aa7a:	683b      	ldr	r3, [r7, #0]
 801aa7c:	781b      	ldrb	r3, [r3, #0]
 801aa7e:	009b      	lsls	r3, r3, #2
 801aa80:	18d3      	adds	r3, r2, r3
 801aa82:	681b      	ldr	r3, [r3, #0]
 801aa84:	4a4e      	ldr	r2, [pc, #312]	@ (801abc0 <USB_EPStartXfer+0xaf8>)
 801aa86:	4013      	ands	r3, r2
 801aa88:	623b      	str	r3, [r7, #32]
 801aa8a:	687a      	ldr	r2, [r7, #4]
 801aa8c:	683b      	ldr	r3, [r7, #0]
 801aa8e:	781b      	ldrb	r3, [r3, #0]
 801aa90:	009b      	lsls	r3, r3, #2
 801aa92:	18d3      	adds	r3, r2, r3
 801aa94:	6a3a      	ldr	r2, [r7, #32]
 801aa96:	494b      	ldr	r1, [pc, #300]	@ (801abc4 <USB_EPStartXfer+0xafc>)
 801aa98:	430a      	orrs	r2, r1
 801aa9a:	601a      	str	r2, [r3, #0]
 801aa9c:	e011      	b.n	801aac2 <USB_EPStartXfer+0x9fa>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 801aa9e:	687a      	ldr	r2, [r7, #4]
 801aaa0:	683b      	ldr	r3, [r7, #0]
 801aaa2:	781b      	ldrb	r3, [r3, #0]
 801aaa4:	009b      	lsls	r3, r3, #2
 801aaa6:	18d3      	adds	r3, r2, r3
 801aaa8:	681b      	ldr	r3, [r3, #0]
 801aaaa:	4a47      	ldr	r2, [pc, #284]	@ (801abc8 <USB_EPStartXfer+0xb00>)
 801aaac:	4013      	ands	r3, r2
 801aaae:	61fb      	str	r3, [r7, #28]
 801aab0:	687a      	ldr	r2, [r7, #4]
 801aab2:	683b      	ldr	r3, [r7, #0]
 801aab4:	781b      	ldrb	r3, [r3, #0]
 801aab6:	009b      	lsls	r3, r3, #2
 801aab8:	18d3      	adds	r3, r2, r3
 801aaba:	69fa      	ldr	r2, [r7, #28]
 801aabc:	493f      	ldr	r1, [pc, #252]	@ (801abbc <USB_EPStartXfer+0xaf4>)
 801aabe:	430a      	orrs	r2, r1
 801aac0:	601a      	str	r2, [r3, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 801aac2:	683b      	ldr	r3, [r7, #0]
 801aac4:	699a      	ldr	r2, [r3, #24]
 801aac6:	683b      	ldr	r3, [r7, #0]
 801aac8:	691b      	ldr	r3, [r3, #16]
 801aaca:	429a      	cmp	r2, r3
 801aacc:	d907      	bls.n	801aade <USB_EPStartXfer+0xa16>
      {
        ep->xfer_len -= ep->maxpacket;
 801aace:	683b      	ldr	r3, [r7, #0]
 801aad0:	699a      	ldr	r2, [r3, #24]
 801aad2:	683b      	ldr	r3, [r7, #0]
 801aad4:	691b      	ldr	r3, [r3, #16]
 801aad6:	1ad2      	subs	r2, r2, r3
 801aad8:	683b      	ldr	r3, [r7, #0]
 801aada:	619a      	str	r2, [r3, #24]
 801aadc:	e048      	b.n	801ab70 <USB_EPStartXfer+0xaa8>
      }
      else
      {
        ep->xfer_len = 0U;
 801aade:	683b      	ldr	r3, [r7, #0]
 801aae0:	2200      	movs	r2, #0
 801aae2:	619a      	str	r2, [r3, #24]
 801aae4:	e044      	b.n	801ab70 <USB_EPStartXfer+0xaa8>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 801aae6:	683b      	ldr	r3, [r7, #0]
 801aae8:	78db      	ldrb	r3, [r3, #3]
 801aaea:	2b02      	cmp	r3, #2
 801aaec:	d136      	bne.n	801ab5c <USB_EPStartXfer+0xa94>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 801aaee:	683b      	ldr	r3, [r7, #0]
 801aaf0:	69db      	ldr	r3, [r3, #28]
 801aaf2:	2b00      	cmp	r3, #0
 801aaf4:	d03c      	beq.n	801ab70 <USB_EPStartXfer+0xaa8>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 801aaf6:	687a      	ldr	r2, [r7, #4]
 801aaf8:	683b      	ldr	r3, [r7, #0]
 801aafa:	781b      	ldrb	r3, [r3, #0]
 801aafc:	009b      	lsls	r3, r3, #2
 801aafe:	18d3      	adds	r3, r2, r3
 801ab00:	681a      	ldr	r2, [r3, #0]
 801ab02:	212a      	movs	r1, #42	@ 0x2a
 801ab04:	187b      	adds	r3, r7, r1
 801ab06:	801a      	strh	r2, [r3, #0]

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 801ab08:	187b      	adds	r3, r7, r1
 801ab0a:	881a      	ldrh	r2, [r3, #0]
 801ab0c:	2380      	movs	r3, #128	@ 0x80
 801ab0e:	01db      	lsls	r3, r3, #7
 801ab10:	4013      	ands	r3, r2
 801ab12:	d004      	beq.n	801ab1e <USB_EPStartXfer+0xa56>
 801ab14:	187b      	adds	r3, r7, r1
 801ab16:	881b      	ldrh	r3, [r3, #0]
 801ab18:	2240      	movs	r2, #64	@ 0x40
 801ab1a:	4013      	ands	r3, r2
 801ab1c:	d10b      	bne.n	801ab36 <USB_EPStartXfer+0xa6e>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 801ab1e:	212a      	movs	r1, #42	@ 0x2a
 801ab20:	187b      	adds	r3, r7, r1
 801ab22:	881a      	ldrh	r2, [r3, #0]
 801ab24:	2380      	movs	r3, #128	@ 0x80
 801ab26:	01db      	lsls	r3, r3, #7
 801ab28:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 801ab2a:	d121      	bne.n	801ab70 <USB_EPStartXfer+0xaa8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 801ab2c:	187b      	adds	r3, r7, r1
 801ab2e:	881b      	ldrh	r3, [r3, #0]
 801ab30:	2240      	movs	r2, #64	@ 0x40
 801ab32:	4013      	ands	r3, r2
 801ab34:	d11c      	bne.n	801ab70 <USB_EPStartXfer+0xaa8>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 801ab36:	687a      	ldr	r2, [r7, #4]
 801ab38:	683b      	ldr	r3, [r7, #0]
 801ab3a:	781b      	ldrb	r3, [r3, #0]
 801ab3c:	009b      	lsls	r3, r3, #2
 801ab3e:	18d3      	adds	r3, r2, r3
 801ab40:	681b      	ldr	r3, [r3, #0]
 801ab42:	4a1f      	ldr	r2, [pc, #124]	@ (801abc0 <USB_EPStartXfer+0xaf8>)
 801ab44:	4013      	ands	r3, r2
 801ab46:	627b      	str	r3, [r7, #36]	@ 0x24
 801ab48:	687a      	ldr	r2, [r7, #4]
 801ab4a:	683b      	ldr	r3, [r7, #0]
 801ab4c:	781b      	ldrb	r3, [r3, #0]
 801ab4e:	009b      	lsls	r3, r3, #2
 801ab50:	18d3      	adds	r3, r2, r3
 801ab52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ab54:	491d      	ldr	r1, [pc, #116]	@ (801abcc <USB_EPStartXfer+0xb04>)
 801ab56:	430a      	orrs	r2, r1
 801ab58:	601a      	str	r2, [r3, #0]
 801ab5a:	e009      	b.n	801ab70 <USB_EPStartXfer+0xaa8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 801ab5c:	683b      	ldr	r3, [r7, #0]
 801ab5e:	78db      	ldrb	r3, [r3, #3]
 801ab60:	2b01      	cmp	r3, #1
 801ab62:	d103      	bne.n	801ab6c <USB_EPStartXfer+0xaa4>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 801ab64:	683b      	ldr	r3, [r7, #0]
 801ab66:	2200      	movs	r2, #0
 801ab68:	619a      	str	r2, [r3, #24]
 801ab6a:	e001      	b.n	801ab70 <USB_EPStartXfer+0xaa8>
      }
      else
      {
        return HAL_ERROR;
 801ab6c:	2301      	movs	r3, #1
 801ab6e:	e01c      	b.n	801abaa <USB_EPStartXfer+0xae2>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801ab70:	687a      	ldr	r2, [r7, #4]
 801ab72:	683b      	ldr	r3, [r7, #0]
 801ab74:	781b      	ldrb	r3, [r3, #0]
 801ab76:	009b      	lsls	r3, r3, #2
 801ab78:	18d3      	adds	r3, r2, r3
 801ab7a:	681b      	ldr	r3, [r3, #0]
 801ab7c:	4a14      	ldr	r2, [pc, #80]	@ (801abd0 <USB_EPStartXfer+0xb08>)
 801ab7e:	4013      	ands	r3, r2
 801ab80:	61bb      	str	r3, [r7, #24]
 801ab82:	69bb      	ldr	r3, [r7, #24]
 801ab84:	2280      	movs	r2, #128	@ 0x80
 801ab86:	0152      	lsls	r2, r2, #5
 801ab88:	4053      	eors	r3, r2
 801ab8a:	61bb      	str	r3, [r7, #24]
 801ab8c:	69bb      	ldr	r3, [r7, #24]
 801ab8e:	2280      	movs	r2, #128	@ 0x80
 801ab90:	0192      	lsls	r2, r2, #6
 801ab92:	4053      	eors	r3, r2
 801ab94:	61bb      	str	r3, [r7, #24]
 801ab96:	687a      	ldr	r2, [r7, #4]
 801ab98:	683b      	ldr	r3, [r7, #0]
 801ab9a:	781b      	ldrb	r3, [r3, #0]
 801ab9c:	009b      	lsls	r3, r3, #2
 801ab9e:	18d3      	adds	r3, r2, r3
 801aba0:	69ba      	ldr	r2, [r7, #24]
 801aba2:	4906      	ldr	r1, [pc, #24]	@ (801abbc <USB_EPStartXfer+0xaf4>)
 801aba4:	430a      	orrs	r2, r1
 801aba6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801aba8:	2300      	movs	r3, #0
}
 801abaa:	0018      	movs	r0, r3
 801abac:	46bd      	mov	sp, r7
 801abae:	b013      	add	sp, #76	@ 0x4c
 801abb0:	bd90      	pop	{r4, r7, pc}
 801abb2:	46c0      	nop			@ (mov r8, r8)
 801abb4:	40009800 	.word	0x40009800
 801abb8:	07ff8fbf 	.word	0x07ff8fbf
 801abbc:	00008080 	.word	0x00008080
 801abc0:	07ff8f8f 	.word	0x07ff8f8f
 801abc4:	00008180 	.word	0x00008180
 801abc8:	07ff8e8f 	.word	0x07ff8e8f
 801abcc:	000080c0 	.word	0x000080c0
 801abd0:	07ffbf8f 	.word	0x07ffbf8f

0801abd4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801abd4:	b580      	push	{r7, lr}
 801abd6:	b084      	sub	sp, #16
 801abd8:	af00      	add	r7, sp, #0
 801abda:	6078      	str	r0, [r7, #4]
 801abdc:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801abde:	683b      	ldr	r3, [r7, #0]
 801abe0:	785b      	ldrb	r3, [r3, #1]
 801abe2:	2b00      	cmp	r3, #0
 801abe4:	d016      	beq.n	801ac14 <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 801abe6:	687a      	ldr	r2, [r7, #4]
 801abe8:	683b      	ldr	r3, [r7, #0]
 801abea:	781b      	ldrb	r3, [r3, #0]
 801abec:	009b      	lsls	r3, r3, #2
 801abee:	18d3      	adds	r3, r2, r3
 801abf0:	681b      	ldr	r3, [r3, #0]
 801abf2:	4a16      	ldr	r2, [pc, #88]	@ (801ac4c <USB_EPSetStall+0x78>)
 801abf4:	4013      	ands	r3, r2
 801abf6:	60bb      	str	r3, [r7, #8]
 801abf8:	68bb      	ldr	r3, [r7, #8]
 801abfa:	2210      	movs	r2, #16
 801abfc:	4053      	eors	r3, r2
 801abfe:	60bb      	str	r3, [r7, #8]
 801ac00:	687a      	ldr	r2, [r7, #4]
 801ac02:	683b      	ldr	r3, [r7, #0]
 801ac04:	781b      	ldrb	r3, [r3, #0]
 801ac06:	009b      	lsls	r3, r3, #2
 801ac08:	18d3      	adds	r3, r2, r3
 801ac0a:	68ba      	ldr	r2, [r7, #8]
 801ac0c:	4910      	ldr	r1, [pc, #64]	@ (801ac50 <USB_EPSetStall+0x7c>)
 801ac0e:	430a      	orrs	r2, r1
 801ac10:	601a      	str	r2, [r3, #0]
 801ac12:	e016      	b.n	801ac42 <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 801ac14:	687a      	ldr	r2, [r7, #4]
 801ac16:	683b      	ldr	r3, [r7, #0]
 801ac18:	781b      	ldrb	r3, [r3, #0]
 801ac1a:	009b      	lsls	r3, r3, #2
 801ac1c:	18d3      	adds	r3, r2, r3
 801ac1e:	681b      	ldr	r3, [r3, #0]
 801ac20:	4a0c      	ldr	r2, [pc, #48]	@ (801ac54 <USB_EPSetStall+0x80>)
 801ac22:	4013      	ands	r3, r2
 801ac24:	60fb      	str	r3, [r7, #12]
 801ac26:	68fb      	ldr	r3, [r7, #12]
 801ac28:	2280      	movs	r2, #128	@ 0x80
 801ac2a:	0152      	lsls	r2, r2, #5
 801ac2c:	4053      	eors	r3, r2
 801ac2e:	60fb      	str	r3, [r7, #12]
 801ac30:	687a      	ldr	r2, [r7, #4]
 801ac32:	683b      	ldr	r3, [r7, #0]
 801ac34:	781b      	ldrb	r3, [r3, #0]
 801ac36:	009b      	lsls	r3, r3, #2
 801ac38:	18d3      	adds	r3, r2, r3
 801ac3a:	68fa      	ldr	r2, [r7, #12]
 801ac3c:	4904      	ldr	r1, [pc, #16]	@ (801ac50 <USB_EPSetStall+0x7c>)
 801ac3e:	430a      	orrs	r2, r1
 801ac40:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801ac42:	2300      	movs	r3, #0
}
 801ac44:	0018      	movs	r0, r3
 801ac46:	46bd      	mov	sp, r7
 801ac48:	b004      	add	sp, #16
 801ac4a:	bd80      	pop	{r7, pc}
 801ac4c:	07ff8fbf 	.word	0x07ff8fbf
 801ac50:	00008080 	.word	0x00008080
 801ac54:	07ffbf8f 	.word	0x07ffbf8f

0801ac58 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801ac58:	b580      	push	{r7, lr}
 801ac5a:	b088      	sub	sp, #32
 801ac5c:	af00      	add	r7, sp, #0
 801ac5e:	6078      	str	r0, [r7, #4]
 801ac60:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801ac62:	683b      	ldr	r3, [r7, #0]
 801ac64:	785b      	ldrb	r3, [r3, #1]
 801ac66:	2b00      	cmp	r3, #0
 801ac68:	d037      	beq.n	801acda <USB_EPClearStall+0x82>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801ac6a:	687a      	ldr	r2, [r7, #4]
 801ac6c:	683b      	ldr	r3, [r7, #0]
 801ac6e:	781b      	ldrb	r3, [r3, #0]
 801ac70:	009b      	lsls	r3, r3, #2
 801ac72:	18d3      	adds	r3, r2, r3
 801ac74:	681b      	ldr	r3, [r3, #0]
 801ac76:	613b      	str	r3, [r7, #16]
 801ac78:	693b      	ldr	r3, [r7, #16]
 801ac7a:	2240      	movs	r2, #64	@ 0x40
 801ac7c:	4013      	ands	r3, r2
 801ac7e:	d011      	beq.n	801aca4 <USB_EPClearStall+0x4c>
 801ac80:	687a      	ldr	r2, [r7, #4]
 801ac82:	683b      	ldr	r3, [r7, #0]
 801ac84:	781b      	ldrb	r3, [r3, #0]
 801ac86:	009b      	lsls	r3, r3, #2
 801ac88:	18d3      	adds	r3, r2, r3
 801ac8a:	681b      	ldr	r3, [r3, #0]
 801ac8c:	4a32      	ldr	r2, [pc, #200]	@ (801ad58 <USB_EPClearStall+0x100>)
 801ac8e:	4013      	ands	r3, r2
 801ac90:	60fb      	str	r3, [r7, #12]
 801ac92:	687a      	ldr	r2, [r7, #4]
 801ac94:	683b      	ldr	r3, [r7, #0]
 801ac96:	781b      	ldrb	r3, [r3, #0]
 801ac98:	009b      	lsls	r3, r3, #2
 801ac9a:	18d3      	adds	r3, r2, r3
 801ac9c:	68fa      	ldr	r2, [r7, #12]
 801ac9e:	492f      	ldr	r1, [pc, #188]	@ (801ad5c <USB_EPClearStall+0x104>)
 801aca0:	430a      	orrs	r2, r1
 801aca2:	601a      	str	r2, [r3, #0]

    if (ep->type != EP_TYPE_ISOC)
 801aca4:	683b      	ldr	r3, [r7, #0]
 801aca6:	78db      	ldrb	r3, [r3, #3]
 801aca8:	2b01      	cmp	r3, #1
 801acaa:	d050      	beq.n	801ad4e <USB_EPClearStall+0xf6>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801acac:	687a      	ldr	r2, [r7, #4]
 801acae:	683b      	ldr	r3, [r7, #0]
 801acb0:	781b      	ldrb	r3, [r3, #0]
 801acb2:	009b      	lsls	r3, r3, #2
 801acb4:	18d3      	adds	r3, r2, r3
 801acb6:	681b      	ldr	r3, [r3, #0]
 801acb8:	4a29      	ldr	r2, [pc, #164]	@ (801ad60 <USB_EPClearStall+0x108>)
 801acba:	4013      	ands	r3, r2
 801acbc:	60bb      	str	r3, [r7, #8]
 801acbe:	68bb      	ldr	r3, [r7, #8]
 801acc0:	2220      	movs	r2, #32
 801acc2:	4053      	eors	r3, r2
 801acc4:	60bb      	str	r3, [r7, #8]
 801acc6:	687a      	ldr	r2, [r7, #4]
 801acc8:	683b      	ldr	r3, [r7, #0]
 801acca:	781b      	ldrb	r3, [r3, #0]
 801accc:	009b      	lsls	r3, r3, #2
 801acce:	18d3      	adds	r3, r2, r3
 801acd0:	68ba      	ldr	r2, [r7, #8]
 801acd2:	4924      	ldr	r1, [pc, #144]	@ (801ad64 <USB_EPClearStall+0x10c>)
 801acd4:	430a      	orrs	r2, r1
 801acd6:	601a      	str	r2, [r3, #0]
 801acd8:	e039      	b.n	801ad4e <USB_EPClearStall+0xf6>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801acda:	687a      	ldr	r2, [r7, #4]
 801acdc:	683b      	ldr	r3, [r7, #0]
 801acde:	781b      	ldrb	r3, [r3, #0]
 801ace0:	009b      	lsls	r3, r3, #2
 801ace2:	18d3      	adds	r3, r2, r3
 801ace4:	681b      	ldr	r3, [r3, #0]
 801ace6:	61fb      	str	r3, [r7, #28]
 801ace8:	69fa      	ldr	r2, [r7, #28]
 801acea:	2380      	movs	r3, #128	@ 0x80
 801acec:	01db      	lsls	r3, r3, #7
 801acee:	4013      	ands	r3, r2
 801acf0:	d011      	beq.n	801ad16 <USB_EPClearStall+0xbe>
 801acf2:	687a      	ldr	r2, [r7, #4]
 801acf4:	683b      	ldr	r3, [r7, #0]
 801acf6:	781b      	ldrb	r3, [r3, #0]
 801acf8:	009b      	lsls	r3, r3, #2
 801acfa:	18d3      	adds	r3, r2, r3
 801acfc:	681b      	ldr	r3, [r3, #0]
 801acfe:	4a16      	ldr	r2, [pc, #88]	@ (801ad58 <USB_EPClearStall+0x100>)
 801ad00:	4013      	ands	r3, r2
 801ad02:	61bb      	str	r3, [r7, #24]
 801ad04:	687a      	ldr	r2, [r7, #4]
 801ad06:	683b      	ldr	r3, [r7, #0]
 801ad08:	781b      	ldrb	r3, [r3, #0]
 801ad0a:	009b      	lsls	r3, r3, #2
 801ad0c:	18d3      	adds	r3, r2, r3
 801ad0e:	69ba      	ldr	r2, [r7, #24]
 801ad10:	4915      	ldr	r1, [pc, #84]	@ (801ad68 <USB_EPClearStall+0x110>)
 801ad12:	430a      	orrs	r2, r1
 801ad14:	601a      	str	r2, [r3, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801ad16:	687a      	ldr	r2, [r7, #4]
 801ad18:	683b      	ldr	r3, [r7, #0]
 801ad1a:	781b      	ldrb	r3, [r3, #0]
 801ad1c:	009b      	lsls	r3, r3, #2
 801ad1e:	18d3      	adds	r3, r2, r3
 801ad20:	681b      	ldr	r3, [r3, #0]
 801ad22:	4a12      	ldr	r2, [pc, #72]	@ (801ad6c <USB_EPClearStall+0x114>)
 801ad24:	4013      	ands	r3, r2
 801ad26:	617b      	str	r3, [r7, #20]
 801ad28:	697b      	ldr	r3, [r7, #20]
 801ad2a:	2280      	movs	r2, #128	@ 0x80
 801ad2c:	0152      	lsls	r2, r2, #5
 801ad2e:	4053      	eors	r3, r2
 801ad30:	617b      	str	r3, [r7, #20]
 801ad32:	697b      	ldr	r3, [r7, #20]
 801ad34:	2280      	movs	r2, #128	@ 0x80
 801ad36:	0192      	lsls	r2, r2, #6
 801ad38:	4053      	eors	r3, r2
 801ad3a:	617b      	str	r3, [r7, #20]
 801ad3c:	687a      	ldr	r2, [r7, #4]
 801ad3e:	683b      	ldr	r3, [r7, #0]
 801ad40:	781b      	ldrb	r3, [r3, #0]
 801ad42:	009b      	lsls	r3, r3, #2
 801ad44:	18d3      	adds	r3, r2, r3
 801ad46:	697a      	ldr	r2, [r7, #20]
 801ad48:	4906      	ldr	r1, [pc, #24]	@ (801ad64 <USB_EPClearStall+0x10c>)
 801ad4a:	430a      	orrs	r2, r1
 801ad4c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801ad4e:	2300      	movs	r3, #0
}
 801ad50:	0018      	movs	r0, r3
 801ad52:	46bd      	mov	sp, r7
 801ad54:	b008      	add	sp, #32
 801ad56:	bd80      	pop	{r7, pc}
 801ad58:	07ff8f8f 	.word	0x07ff8f8f
 801ad5c:	000080c0 	.word	0x000080c0
 801ad60:	07ff8fbf 	.word	0x07ff8fbf
 801ad64:	00008080 	.word	0x00008080
 801ad68:	0000c080 	.word	0x0000c080
 801ad6c:	07ffbf8f 	.word	0x07ffbf8f

0801ad70 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801ad70:	b580      	push	{r7, lr}
 801ad72:	b086      	sub	sp, #24
 801ad74:	af00      	add	r7, sp, #0
 801ad76:	6078      	str	r0, [r7, #4]
 801ad78:	6039      	str	r1, [r7, #0]
  /* IN endpoint */
  if (ep->is_in == 1U)
 801ad7a:	683b      	ldr	r3, [r7, #0]
 801ad7c:	785b      	ldrb	r3, [r3, #1]
 801ad7e:	2b01      	cmp	r3, #1
 801ad80:	d131      	bne.n	801ade6 <USB_EPStopXfer+0x76>
  {
    if (ep->doublebuffer == 0U)
 801ad82:	683b      	ldr	r3, [r7, #0]
 801ad84:	7b1b      	ldrb	r3, [r3, #12]
 801ad86:	2b00      	cmp	r3, #0
 801ad88:	d15f      	bne.n	801ae4a <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 801ad8a:	683b      	ldr	r3, [r7, #0]
 801ad8c:	78db      	ldrb	r3, [r3, #3]
 801ad8e:	2b01      	cmp	r3, #1
 801ad90:	d016      	beq.n	801adc0 <USB_EPStopXfer+0x50>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801ad92:	687a      	ldr	r2, [r7, #4]
 801ad94:	683b      	ldr	r3, [r7, #0]
 801ad96:	781b      	ldrb	r3, [r3, #0]
 801ad98:	009b      	lsls	r3, r3, #2
 801ad9a:	18d3      	adds	r3, r2, r3
 801ad9c:	681b      	ldr	r3, [r3, #0]
 801ad9e:	4a2d      	ldr	r2, [pc, #180]	@ (801ae54 <USB_EPStopXfer+0xe4>)
 801ada0:	4013      	ands	r3, r2
 801ada2:	60bb      	str	r3, [r7, #8]
 801ada4:	68bb      	ldr	r3, [r7, #8]
 801ada6:	2220      	movs	r2, #32
 801ada8:	4053      	eors	r3, r2
 801adaa:	60bb      	str	r3, [r7, #8]
 801adac:	687a      	ldr	r2, [r7, #4]
 801adae:	683b      	ldr	r3, [r7, #0]
 801adb0:	781b      	ldrb	r3, [r3, #0]
 801adb2:	009b      	lsls	r3, r3, #2
 801adb4:	18d3      	adds	r3, r2, r3
 801adb6:	68ba      	ldr	r2, [r7, #8]
 801adb8:	4927      	ldr	r1, [pc, #156]	@ (801ae58 <USB_EPStopXfer+0xe8>)
 801adba:	430a      	orrs	r2, r1
 801adbc:	601a      	str	r2, [r3, #0]
 801adbe:	e044      	b.n	801ae4a <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801adc0:	687a      	ldr	r2, [r7, #4]
 801adc2:	683b      	ldr	r3, [r7, #0]
 801adc4:	781b      	ldrb	r3, [r3, #0]
 801adc6:	009b      	lsls	r3, r3, #2
 801adc8:	18d3      	adds	r3, r2, r3
 801adca:	681b      	ldr	r3, [r3, #0]
 801adcc:	4a21      	ldr	r2, [pc, #132]	@ (801ae54 <USB_EPStopXfer+0xe4>)
 801adce:	4013      	ands	r3, r2
 801add0:	60fb      	str	r3, [r7, #12]
 801add2:	687a      	ldr	r2, [r7, #4]
 801add4:	683b      	ldr	r3, [r7, #0]
 801add6:	781b      	ldrb	r3, [r3, #0]
 801add8:	009b      	lsls	r3, r3, #2
 801adda:	18d3      	adds	r3, r2, r3
 801addc:	68fa      	ldr	r2, [r7, #12]
 801adde:	491e      	ldr	r1, [pc, #120]	@ (801ae58 <USB_EPStopXfer+0xe8>)
 801ade0:	430a      	orrs	r2, r1
 801ade2:	601a      	str	r2, [r3, #0]
 801ade4:	e031      	b.n	801ae4a <USB_EPStopXfer+0xda>
      }
    }
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 801ade6:	683b      	ldr	r3, [r7, #0]
 801ade8:	7b1b      	ldrb	r3, [r3, #12]
 801adea:	2b00      	cmp	r3, #0
 801adec:	d12d      	bne.n	801ae4a <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 801adee:	683b      	ldr	r3, [r7, #0]
 801adf0:	78db      	ldrb	r3, [r3, #3]
 801adf2:	2b01      	cmp	r3, #1
 801adf4:	d017      	beq.n	801ae26 <USB_EPStopXfer+0xb6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 801adf6:	687a      	ldr	r2, [r7, #4]
 801adf8:	683b      	ldr	r3, [r7, #0]
 801adfa:	781b      	ldrb	r3, [r3, #0]
 801adfc:	009b      	lsls	r3, r3, #2
 801adfe:	18d3      	adds	r3, r2, r3
 801ae00:	681b      	ldr	r3, [r3, #0]
 801ae02:	4a16      	ldr	r2, [pc, #88]	@ (801ae5c <USB_EPStopXfer+0xec>)
 801ae04:	4013      	ands	r3, r2
 801ae06:	613b      	str	r3, [r7, #16]
 801ae08:	693b      	ldr	r3, [r7, #16]
 801ae0a:	2280      	movs	r2, #128	@ 0x80
 801ae0c:	0192      	lsls	r2, r2, #6
 801ae0e:	4053      	eors	r3, r2
 801ae10:	613b      	str	r3, [r7, #16]
 801ae12:	687a      	ldr	r2, [r7, #4]
 801ae14:	683b      	ldr	r3, [r7, #0]
 801ae16:	781b      	ldrb	r3, [r3, #0]
 801ae18:	009b      	lsls	r3, r3, #2
 801ae1a:	18d3      	adds	r3, r2, r3
 801ae1c:	693a      	ldr	r2, [r7, #16]
 801ae1e:	490e      	ldr	r1, [pc, #56]	@ (801ae58 <USB_EPStopXfer+0xe8>)
 801ae20:	430a      	orrs	r2, r1
 801ae22:	601a      	str	r2, [r3, #0]
 801ae24:	e011      	b.n	801ae4a <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure RX Endpoint to disabled state */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801ae26:	687a      	ldr	r2, [r7, #4]
 801ae28:	683b      	ldr	r3, [r7, #0]
 801ae2a:	781b      	ldrb	r3, [r3, #0]
 801ae2c:	009b      	lsls	r3, r3, #2
 801ae2e:	18d3      	adds	r3, r2, r3
 801ae30:	681b      	ldr	r3, [r3, #0]
 801ae32:	4a0a      	ldr	r2, [pc, #40]	@ (801ae5c <USB_EPStopXfer+0xec>)
 801ae34:	4013      	ands	r3, r2
 801ae36:	617b      	str	r3, [r7, #20]
 801ae38:	687a      	ldr	r2, [r7, #4]
 801ae3a:	683b      	ldr	r3, [r7, #0]
 801ae3c:	781b      	ldrb	r3, [r3, #0]
 801ae3e:	009b      	lsls	r3, r3, #2
 801ae40:	18d3      	adds	r3, r2, r3
 801ae42:	697a      	ldr	r2, [r7, #20]
 801ae44:	4904      	ldr	r1, [pc, #16]	@ (801ae58 <USB_EPStopXfer+0xe8>)
 801ae46:	430a      	orrs	r2, r1
 801ae48:	601a      	str	r2, [r3, #0]
      }
    }
  }

  return HAL_OK;
 801ae4a:	2300      	movs	r3, #0
}
 801ae4c:	0018      	movs	r0, r3
 801ae4e:	46bd      	mov	sp, r7
 801ae50:	b006      	add	sp, #24
 801ae52:	bd80      	pop	{r7, pc}
 801ae54:	07ff8fbf 	.word	0x07ff8fbf
 801ae58:	00008080 	.word	0x00008080
 801ae5c:	07ffbf8f 	.word	0x07ffbf8f

0801ae60 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 801ae60:	b580      	push	{r7, lr}
 801ae62:	b082      	sub	sp, #8
 801ae64:	af00      	add	r7, sp, #0
 801ae66:	6078      	str	r0, [r7, #4]
 801ae68:	000a      	movs	r2, r1
 801ae6a:	1cfb      	adds	r3, r7, #3
 801ae6c:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 801ae6e:	1cfb      	adds	r3, r7, #3
 801ae70:	781b      	ldrb	r3, [r3, #0]
 801ae72:	2b00      	cmp	r3, #0
 801ae74:	d102      	bne.n	801ae7c <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 801ae76:	687b      	ldr	r3, [r7, #4]
 801ae78:	2280      	movs	r2, #128	@ 0x80
 801ae7a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 801ae7c:	2300      	movs	r3, #0
}
 801ae7e:	0018      	movs	r0, r3
 801ae80:	46bd      	mov	sp, r7
 801ae82:	b002      	add	sp, #8
 801ae84:	bd80      	pop	{r7, pc}

0801ae86 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 801ae86:	b580      	push	{r7, lr}
 801ae88:	b082      	sub	sp, #8
 801ae8a:	af00      	add	r7, sp, #0
 801ae8c:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 801ae8e:	687b      	ldr	r3, [r7, #4]
 801ae90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801ae92:	2280      	movs	r2, #128	@ 0x80
 801ae94:	0212      	lsls	r2, r2, #8
 801ae96:	431a      	orrs	r2, r3
 801ae98:	687b      	ldr	r3, [r7, #4]
 801ae9a:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 801ae9c:	2300      	movs	r3, #0
}
 801ae9e:	0018      	movs	r0, r3
 801aea0:	46bd      	mov	sp, r7
 801aea2:	b002      	add	sp, #8
 801aea4:	bd80      	pop	{r7, pc}
	...

0801aea8 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_DRD_TypeDef *USBx)
{
 801aea8:	b580      	push	{r7, lr}
 801aeaa:	b082      	sub	sp, #8
 801aeac:	af00      	add	r7, sp, #0
 801aeae:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 801aeb0:	687b      	ldr	r3, [r7, #4]
 801aeb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801aeb4:	4a04      	ldr	r2, [pc, #16]	@ (801aec8 <USB_DevDisconnect+0x20>)
 801aeb6:	401a      	ands	r2, r3
 801aeb8:	687b      	ldr	r3, [r7, #4]
 801aeba:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 801aebc:	2300      	movs	r3, #0
}
 801aebe:	0018      	movs	r0, r3
 801aec0:	46bd      	mov	sp, r7
 801aec2:	b002      	add	sp, #8
 801aec4:	bd80      	pop	{r7, pc}
 801aec6:	46c0      	nop			@ (mov r8, r8)
 801aec8:	ffff7fff 	.word	0xffff7fff

0801aecc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 801aecc:	b580      	push	{r7, lr}
 801aece:	b084      	sub	sp, #16
 801aed0:	af00      	add	r7, sp, #0
 801aed2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 801aed4:	687b      	ldr	r3, [r7, #4]
 801aed6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801aed8:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 801aeda:	68fb      	ldr	r3, [r7, #12]
}
 801aedc:	0018      	movs	r0, r3
 801aede:	46bd      	mov	sp, r7
 801aee0:	b004      	add	sp, #16
 801aee2:	bd80      	pop	{r7, pc}

0801aee4 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801aee4:	b580      	push	{r7, lr}
 801aee6:	b08a      	sub	sp, #40	@ 0x28
 801aee8:	af00      	add	r7, sp, #0
 801aeea:	60f8      	str	r0, [r7, #12]
 801aeec:	60b9      	str	r1, [r7, #8]
 801aeee:	0019      	movs	r1, r3
 801aef0:	1dbb      	adds	r3, r7, #6
 801aef2:	801a      	strh	r2, [r3, #0]
 801aef4:	1d3b      	adds	r3, r7, #4
 801aef6:	1c0a      	adds	r2, r1, #0
 801aef8:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 801aefa:	1d3b      	adds	r3, r7, #4
 801aefc:	881b      	ldrh	r3, [r3, #0]
 801aefe:	3303      	adds	r3, #3
 801af00:	089b      	lsrs	r3, r3, #2
 801af02:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 801af04:	2016      	movs	r0, #22
 801af06:	183b      	adds	r3, r7, r0
 801af08:	1d3a      	adds	r2, r7, #4
 801af0a:	8812      	ldrh	r2, [r2, #0]
 801af0c:	2103      	movs	r1, #3
 801af0e:	400a      	ands	r2, r1
 801af10:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 801af12:	68bb      	ldr	r3, [r7, #8]
 801af14:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 801af16:	183b      	adds	r3, r7, r0
 801af18:	881b      	ldrh	r3, [r3, #0]
 801af1a:	2b00      	cmp	r3, #0
 801af1c:	d002      	beq.n	801af24 <USB_WritePMA+0x40>
  {
    NbWords--;
 801af1e:	69bb      	ldr	r3, [r7, #24]
 801af20:	3b01      	subs	r3, #1
 801af22:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 801af24:	1dbb      	adds	r3, r7, #6
 801af26:	881b      	ldrh	r3, [r3, #0]
 801af28:	4a28      	ldr	r2, [pc, #160]	@ (801afcc <USB_WritePMA+0xe8>)
 801af2a:	4694      	mov	ip, r2
 801af2c:	4463      	add	r3, ip
 801af2e:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 801af30:	69bb      	ldr	r3, [r7, #24]
 801af32:	623b      	str	r3, [r7, #32]
 801af34:	e01f      	b.n	801af76 <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 801af36:	693b      	ldr	r3, [r7, #16]
 801af38:	781a      	ldrb	r2, [r3, #0]
 801af3a:	7859      	ldrb	r1, [r3, #1]
 801af3c:	0209      	lsls	r1, r1, #8
 801af3e:	430a      	orrs	r2, r1
 801af40:	7899      	ldrb	r1, [r3, #2]
 801af42:	0409      	lsls	r1, r1, #16
 801af44:	430a      	orrs	r2, r1
 801af46:	78db      	ldrb	r3, [r3, #3]
 801af48:	061b      	lsls	r3, r3, #24
 801af4a:	4313      	orrs	r3, r2
 801af4c:	001a      	movs	r2, r3
 801af4e:	69fb      	ldr	r3, [r7, #28]
 801af50:	601a      	str	r2, [r3, #0]
    pdwVal++;
 801af52:	69fb      	ldr	r3, [r7, #28]
 801af54:	3304      	adds	r3, #4
 801af56:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 801af58:	693b      	ldr	r3, [r7, #16]
 801af5a:	3301      	adds	r3, #1
 801af5c:	613b      	str	r3, [r7, #16]
    pBuf++;
 801af5e:	693b      	ldr	r3, [r7, #16]
 801af60:	3301      	adds	r3, #1
 801af62:	613b      	str	r3, [r7, #16]
    pBuf++;
 801af64:	693b      	ldr	r3, [r7, #16]
 801af66:	3301      	adds	r3, #1
 801af68:	613b      	str	r3, [r7, #16]
    pBuf++;
 801af6a:	693b      	ldr	r3, [r7, #16]
 801af6c:	3301      	adds	r3, #1
 801af6e:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 801af70:	6a3b      	ldr	r3, [r7, #32]
 801af72:	3b01      	subs	r3, #1
 801af74:	623b      	str	r3, [r7, #32]
 801af76:	6a3b      	ldr	r3, [r7, #32]
 801af78:	2b00      	cmp	r3, #0
 801af7a:	d1dc      	bne.n	801af36 <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 801af7c:	2316      	movs	r3, #22
 801af7e:	18fb      	adds	r3, r7, r3
 801af80:	881b      	ldrh	r3, [r3, #0]
 801af82:	2b00      	cmp	r3, #0
 801af84:	d01e      	beq.n	801afc4 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 801af86:	2300      	movs	r3, #0
 801af88:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 801af8a:	693b      	ldr	r3, [r7, #16]
 801af8c:	781b      	ldrb	r3, [r3, #0]
 801af8e:	001a      	movs	r2, r3
 801af90:	6a3b      	ldr	r3, [r7, #32]
 801af92:	00db      	lsls	r3, r3, #3
 801af94:	409a      	lsls	r2, r3
 801af96:	0013      	movs	r3, r2
 801af98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801af9a:	4313      	orrs	r3, r2
 801af9c:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 801af9e:	6a3b      	ldr	r3, [r7, #32]
 801afa0:	3301      	adds	r3, #1
 801afa2:	623b      	str	r3, [r7, #32]
      pBuf++;
 801afa4:	693b      	ldr	r3, [r7, #16]
 801afa6:	3301      	adds	r3, #1
 801afa8:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 801afaa:	2116      	movs	r1, #22
 801afac:	187b      	adds	r3, r7, r1
 801afae:	881a      	ldrh	r2, [r3, #0]
 801afb0:	187b      	adds	r3, r7, r1
 801afb2:	3a01      	subs	r2, #1
 801afb4:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 801afb6:	187b      	adds	r3, r7, r1
 801afb8:	881b      	ldrh	r3, [r3, #0]
 801afba:	2b00      	cmp	r3, #0
 801afbc:	d1e5      	bne.n	801af8a <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 801afbe:	69fb      	ldr	r3, [r7, #28]
 801afc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801afc2:	601a      	str	r2, [r3, #0]
  }
}
 801afc4:	46c0      	nop			@ (mov r8, r8)
 801afc6:	46bd      	mov	sp, r7
 801afc8:	b00a      	add	sp, #40	@ 0x28
 801afca:	bd80      	pop	{r7, pc}
 801afcc:	40009800 	.word	0x40009800

0801afd0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801afd0:	b590      	push	{r4, r7, lr}
 801afd2:	b08b      	sub	sp, #44	@ 0x2c
 801afd4:	af00      	add	r7, sp, #0
 801afd6:	60f8      	str	r0, [r7, #12]
 801afd8:	60b9      	str	r1, [r7, #8]
 801afda:	0019      	movs	r1, r3
 801afdc:	1dbb      	adds	r3, r7, #6
 801afde:	801a      	strh	r2, [r3, #0]
 801afe0:	1d3b      	adds	r3, r7, #4
 801afe2:	1c0a      	adds	r2, r1, #0
 801afe4:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 801afe6:	1d3b      	adds	r3, r7, #4
 801afe8:	881b      	ldrh	r3, [r3, #0]
 801afea:	3303      	adds	r3, #3
 801afec:	089b      	lsrs	r3, r3, #2
 801afee:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 801aff0:	201a      	movs	r0, #26
 801aff2:	183b      	adds	r3, r7, r0
 801aff4:	1d3a      	adds	r2, r7, #4
 801aff6:	8812      	ldrh	r2, [r2, #0]
 801aff8:	2103      	movs	r1, #3
 801affa:	400a      	ands	r2, r1
 801affc:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 801affe:	68bb      	ldr	r3, [r7, #8]
 801b000:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 801b002:	1dbb      	adds	r3, r7, #6
 801b004:	881b      	ldrh	r3, [r3, #0]
 801b006:	4a39      	ldr	r2, [pc, #228]	@ (801b0ec <USB_ReadPMA+0x11c>)
 801b008:	4694      	mov	ip, r2
 801b00a:	4463      	add	r3, ip
 801b00c:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 801b00e:	183b      	adds	r3, r7, r0
 801b010:	881b      	ldrh	r3, [r3, #0]
 801b012:	2b00      	cmp	r3, #0
 801b014:	d002      	beq.n	801b01c <USB_ReadPMA+0x4c>
  {
    NbWords--;
 801b016:	69fb      	ldr	r3, [r7, #28]
 801b018:	3b01      	subs	r3, #1
 801b01a:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 801b01c:	69fb      	ldr	r3, [r7, #28]
 801b01e:	627b      	str	r3, [r7, #36]	@ 0x24
 801b020:	e03c      	b.n	801b09c <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 801b022:	6a3b      	ldr	r3, [r7, #32]
 801b024:	681a      	ldr	r2, [r3, #0]
 801b026:	697b      	ldr	r3, [r7, #20]
 801b028:	21ff      	movs	r1, #255	@ 0xff
 801b02a:	4011      	ands	r1, r2
 801b02c:	000c      	movs	r4, r1
 801b02e:	7819      	ldrb	r1, [r3, #0]
 801b030:	2000      	movs	r0, #0
 801b032:	4001      	ands	r1, r0
 801b034:	1c08      	adds	r0, r1, #0
 801b036:	1c21      	adds	r1, r4, #0
 801b038:	4301      	orrs	r1, r0
 801b03a:	7019      	strb	r1, [r3, #0]
 801b03c:	0a11      	lsrs	r1, r2, #8
 801b03e:	20ff      	movs	r0, #255	@ 0xff
 801b040:	4001      	ands	r1, r0
 801b042:	000c      	movs	r4, r1
 801b044:	7859      	ldrb	r1, [r3, #1]
 801b046:	2000      	movs	r0, #0
 801b048:	4001      	ands	r1, r0
 801b04a:	1c08      	adds	r0, r1, #0
 801b04c:	1c21      	adds	r1, r4, #0
 801b04e:	4301      	orrs	r1, r0
 801b050:	7059      	strb	r1, [r3, #1]
 801b052:	0c11      	lsrs	r1, r2, #16
 801b054:	20ff      	movs	r0, #255	@ 0xff
 801b056:	4001      	ands	r1, r0
 801b058:	000c      	movs	r4, r1
 801b05a:	7899      	ldrb	r1, [r3, #2]
 801b05c:	2000      	movs	r0, #0
 801b05e:	4001      	ands	r1, r0
 801b060:	1c08      	adds	r0, r1, #0
 801b062:	1c21      	adds	r1, r4, #0
 801b064:	4301      	orrs	r1, r0
 801b066:	7099      	strb	r1, [r3, #2]
 801b068:	0e10      	lsrs	r0, r2, #24
 801b06a:	78da      	ldrb	r2, [r3, #3]
 801b06c:	2100      	movs	r1, #0
 801b06e:	400a      	ands	r2, r1
 801b070:	1c11      	adds	r1, r2, #0
 801b072:	1c02      	adds	r2, r0, #0
 801b074:	430a      	orrs	r2, r1
 801b076:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 801b078:	6a3b      	ldr	r3, [r7, #32]
 801b07a:	3304      	adds	r3, #4
 801b07c:	623b      	str	r3, [r7, #32]
    pBuf++;
 801b07e:	697b      	ldr	r3, [r7, #20]
 801b080:	3301      	adds	r3, #1
 801b082:	617b      	str	r3, [r7, #20]
    pBuf++;
 801b084:	697b      	ldr	r3, [r7, #20]
 801b086:	3301      	adds	r3, #1
 801b088:	617b      	str	r3, [r7, #20]
    pBuf++;
 801b08a:	697b      	ldr	r3, [r7, #20]
 801b08c:	3301      	adds	r3, #1
 801b08e:	617b      	str	r3, [r7, #20]
    pBuf++;
 801b090:	697b      	ldr	r3, [r7, #20]
 801b092:	3301      	adds	r3, #1
 801b094:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 801b096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b098:	3b01      	subs	r3, #1
 801b09a:	627b      	str	r3, [r7, #36]	@ 0x24
 801b09c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b09e:	2b00      	cmp	r3, #0
 801b0a0:	d1bf      	bne.n	801b022 <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 801b0a2:	231a      	movs	r3, #26
 801b0a4:	18fb      	adds	r3, r7, r3
 801b0a6:	881b      	ldrh	r3, [r3, #0]
 801b0a8:	2b00      	cmp	r3, #0
 801b0aa:	d01b      	beq.n	801b0e4 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 801b0ac:	6a3b      	ldr	r3, [r7, #32]
 801b0ae:	681b      	ldr	r3, [r3, #0]
 801b0b0:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 801b0b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b0b4:	b2db      	uxtb	r3, r3
 801b0b6:	00db      	lsls	r3, r3, #3
 801b0b8:	693a      	ldr	r2, [r7, #16]
 801b0ba:	40da      	lsrs	r2, r3
 801b0bc:	0013      	movs	r3, r2
 801b0be:	b2da      	uxtb	r2, r3
 801b0c0:	697b      	ldr	r3, [r7, #20]
 801b0c2:	701a      	strb	r2, [r3, #0]
      count++;
 801b0c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b0c6:	3301      	adds	r3, #1
 801b0c8:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 801b0ca:	697b      	ldr	r3, [r7, #20]
 801b0cc:	3301      	adds	r3, #1
 801b0ce:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 801b0d0:	211a      	movs	r1, #26
 801b0d2:	187b      	adds	r3, r7, r1
 801b0d4:	881a      	ldrh	r2, [r3, #0]
 801b0d6:	187b      	adds	r3, r7, r1
 801b0d8:	3a01      	subs	r2, #1
 801b0da:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 801b0dc:	187b      	adds	r3, r7, r1
 801b0de:	881b      	ldrh	r3, [r3, #0]
 801b0e0:	2b00      	cmp	r3, #0
 801b0e2:	d1e6      	bne.n	801b0b2 <USB_ReadPMA+0xe2>
  }
}
 801b0e4:	46c0      	nop			@ (mov r8, r8)
 801b0e6:	46bd      	mov	sp, r7
 801b0e8:	b00b      	add	sp, #44	@ 0x2c
 801b0ea:	bd90      	pop	{r4, r7, pc}
 801b0ec:	40009800 	.word	0x40009800

0801b0f0 <_ux_device_stack_alternate_setting_get>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_get(ULONG interface_value)
{
 801b0f0:	b580      	push	{r7, lr}
 801b0f2:	b088      	sub	sp, #32
 801b0f4:	af00      	add	r7, sp, #0
 801b0f6:	6078      	str	r0, [r7, #4]
                                
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_GET, interface_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b0f8:	4b1c      	ldr	r3, [pc, #112]	@ (801b16c <_ux_device_stack_alternate_setting_get+0x7c>)
 801b0fa:	681b      	ldr	r3, [r3, #0]
 801b0fc:	3324      	adds	r3, #36	@ 0x24
 801b0fe:	61bb      	str	r3, [r7, #24]

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801b100:	69bb      	ldr	r3, [r7, #24]
 801b102:	681b      	ldr	r3, [r3, #0]
 801b104:	2b03      	cmp	r3, #3
 801b106:	d12b      	bne.n	801b160 <_ux_device_stack_alternate_setting_get+0x70>
    {

        /* Obtain the pointer to the first interface attached.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801b108:	69bb      	ldr	r3, [r7, #24]
 801b10a:	2290      	movs	r2, #144	@ 0x90
 801b10c:	589b      	ldr	r3, [r3, r2]
 801b10e:	61fb      	str	r3, [r7, #28]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Start parsing each interface.  */
        while (interface_ptr != UX_NULL)
 801b110:	e023      	b.n	801b15a <_ux_device_stack_alternate_setting_get+0x6a>
        if (interface_ptr != UX_NULL)
#endif
        {

            /* Check if this is the interface we have an inquiry for.  */
            if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801b112:	69fb      	ldr	r3, [r7, #28]
 801b114:	7b9b      	ldrb	r3, [r3, #14]
 801b116:	001a      	movs	r2, r3
 801b118:	687b      	ldr	r3, [r7, #4]
 801b11a:	4293      	cmp	r3, r2
 801b11c:	d11a      	bne.n	801b154 <_ux_device_stack_alternate_setting_get+0x64>
            {

                /* Get the control endpoint of the device.  */                
                endpoint =  &device -> ux_slave_device_control_endpoint;
 801b11e:	69bb      	ldr	r3, [r7, #24]
 801b120:	3318      	adds	r3, #24
 801b122:	617b      	str	r3, [r7, #20]

                /* Get the pointer to the transfer request associated with the endpoint.  */
                transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801b124:	697b      	ldr	r3, [r7, #20]
 801b126:	3320      	adds	r3, #32
 801b128:	613b      	str	r3, [r7, #16]

                /* Set the value of the alternate setting in the buffer.  */
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b12a:	693b      	ldr	r3, [r7, #16]
 801b12c:	68db      	ldr	r3, [r3, #12]
                            (UCHAR) interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting;
 801b12e:	69fa      	ldr	r2, [r7, #28]
 801b130:	7bd2      	ldrb	r2, [r2, #15]
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b132:	701a      	strb	r2, [r3, #0]

                /* Setup the length appropriately.  */
                transfer_request -> ux_slave_transfer_request_requested_length =  1;
 801b134:	693b      	ldr	r3, [r7, #16]
 801b136:	2201      	movs	r2, #1
 801b138:	615a      	str	r2, [r3, #20]

                /* Set the phase of the transfer to data out.  */
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801b13a:	693b      	ldr	r3, [r7, #16]
 801b13c:	2203      	movs	r2, #3
 801b13e:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Send the descriptor with the appropriate length to the host.  */
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801b140:	693b      	ldr	r3, [r7, #16]
 801b142:	2201      	movs	r2, #1
 801b144:	2101      	movs	r1, #1
 801b146:	0018      	movs	r0, r3
 801b148:	f001 fd4b 	bl	801cbe2 <_ux_device_stack_transfer_request>
 801b14c:	0003      	movs	r3, r0
 801b14e:	60fb      	str	r3, [r7, #12]

                /* Return the function status.  */
                return(status);
 801b150:	68fb      	ldr	r3, [r7, #12]
 801b152:	e006      	b.n	801b162 <_ux_device_stack_alternate_setting_get+0x72>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801b154:	69fb      	ldr	r3, [r7, #28]
 801b156:	699b      	ldr	r3, [r3, #24]
 801b158:	61fb      	str	r3, [r7, #28]
        while (interface_ptr != UX_NULL)
 801b15a:	69fb      	ldr	r3, [r7, #28]
 801b15c:	2b00      	cmp	r3, #0
 801b15e:	d1d8      	bne.n	801b112 <_ux_device_stack_alternate_setting_get+0x22>
#endif
        }
    }

    /* Return error completion. */
    return(UX_ERROR);
 801b160:	23ff      	movs	r3, #255	@ 0xff
}
 801b162:	0018      	movs	r0, r3
 801b164:	46bd      	mov	sp, r7
 801b166:	b008      	add	sp, #32
 801b168:	bd80      	pop	{r7, pc}
 801b16a:	46c0      	nop			@ (mov r8, r8)
 801b16c:	20003b20 	.word	0x20003b20

0801b170 <_ux_device_stack_alternate_setting_set>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_set(ULONG interface_value, ULONG alternate_setting_value)
{
 801b170:	b590      	push	{r4, r7, lr}
 801b172:	b0a5      	sub	sp, #148	@ 0x94
 801b174:	af00      	add	r7, sp, #0
 801b176:	6078      	str	r0, [r7, #4]
 801b178:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_SET, interface_value, alternate_setting_value, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b17a:	4bd8      	ldr	r3, [pc, #864]	@ (801b4dc <_ux_device_stack_alternate_setting_set+0x36c>)
 801b17c:	681b      	ldr	r3, [r3, #0]
 801b17e:	3324      	adds	r3, #36	@ 0x24
 801b180:	673b      	str	r3, [r7, #112]	@ 0x70

    /* Protocol error must be reported when it's unconfigured */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 801b182:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b184:	681b      	ldr	r3, [r3, #0]
 801b186:	2b03      	cmp	r3, #3
 801b188:	d001      	beq.n	801b18e <_ux_device_stack_alternate_setting_set+0x1e>
        return(UX_FUNCTION_NOT_SUPPORTED);
 801b18a:	2354      	movs	r3, #84	@ 0x54
 801b18c:	e222      	b.n	801b5d4 <_ux_device_stack_alternate_setting_set+0x464>

    /* Find the current interface.  */
    interface_ptr =  device -> ux_slave_device_first_interface;
 801b18e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b190:	2290      	movs	r2, #144	@ 0x90
 801b192:	589b      	ldr	r3, [r3, r2]
 801b194:	228c      	movs	r2, #140	@ 0x8c
 801b196:	18ba      	adds	r2, r7, r2
 801b198:	6013      	str	r3, [r2, #0]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    /* Scan all interfaces if any. */
    while (interface_ptr != UX_NULL)
 801b19a:	e00c      	b.n	801b1b6 <_ux_device_stack_alternate_setting_set+0x46>
    {

        if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801b19c:	218c      	movs	r1, #140	@ 0x8c
 801b19e:	187b      	adds	r3, r7, r1
 801b1a0:	681b      	ldr	r3, [r3, #0]
 801b1a2:	7b9b      	ldrb	r3, [r3, #14]
 801b1a4:	001a      	movs	r2, r3
 801b1a6:	687b      	ldr	r3, [r7, #4]
 801b1a8:	4293      	cmp	r3, r2
 801b1aa:	d00a      	beq.n	801b1c2 <_ux_device_stack_alternate_setting_set+0x52>
            break;
        else
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801b1ac:	187b      	adds	r3, r7, r1
 801b1ae:	681b      	ldr	r3, [r3, #0]
 801b1b0:	699b      	ldr	r3, [r3, #24]
 801b1b2:	187a      	adds	r2, r7, r1
 801b1b4:	6013      	str	r3, [r2, #0]
    while (interface_ptr != UX_NULL)
 801b1b6:	238c      	movs	r3, #140	@ 0x8c
 801b1b8:	18fb      	adds	r3, r7, r3
 801b1ba:	681b      	ldr	r3, [r3, #0]
 801b1bc:	2b00      	cmp	r3, #0
 801b1be:	d1ed      	bne.n	801b19c <_ux_device_stack_alternate_setting_set+0x2c>
 801b1c0:	e000      	b.n	801b1c4 <_ux_device_stack_alternate_setting_set+0x54>
            break;
 801b1c2:	46c0      	nop			@ (mov r8, r8)
        interface_ptr = UX_NULL;
#endif

    /* We must have found the interface pointer for the interface value
       requested by the caller.  */
    if (interface_ptr == UX_NULL)
 801b1c4:	238c      	movs	r3, #140	@ 0x8c
 801b1c6:	18fb      	adds	r3, r7, r3
 801b1c8:	681b      	ldr	r3, [r3, #0]
 801b1ca:	2b00      	cmp	r3, #0
 801b1cc:	d106      	bne.n	801b1dc <_ux_device_stack_alternate_setting_set+0x6c>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_INTERFACE_HANDLE_UNKNOWN);
 801b1ce:	2252      	movs	r2, #82	@ 0x52
 801b1d0:	2107      	movs	r1, #7
 801b1d2:	2002      	movs	r0, #2
 801b1d4:	f001 fdd0 	bl	801cd78 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_INTERFACE_HANDLE_UNKNOWN);
 801b1d8:	2352      	movs	r3, #82	@ 0x52
 801b1da:	e1fb      	b.n	801b5d4 <_ux_device_stack_alternate_setting_set+0x464>
    }

    /* If the host is requesting a change of alternate setting to the current one,
       we do not need to do any work.  */
    if (interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting == alternate_setting_value)
 801b1dc:	238c      	movs	r3, #140	@ 0x8c
 801b1de:	18fb      	adds	r3, r7, r3
 801b1e0:	681b      	ldr	r3, [r3, #0]
 801b1e2:	7bdb      	ldrb	r3, [r3, #15]
 801b1e4:	001a      	movs	r2, r3
 801b1e6:	683b      	ldr	r3, [r7, #0]
 801b1e8:	4293      	cmp	r3, r2
 801b1ea:	d101      	bne.n	801b1f0 <_ux_device_stack_alternate_setting_set+0x80>
        return(UX_SUCCESS);       
 801b1ec:	2300      	movs	r3, #0
 801b1ee:	e1f1      	b.n	801b5d4 <_ux_device_stack_alternate_setting_set+0x464>

    return(UX_FUNCTION_NOT_SUPPORTED);
#else

    /* Get the pointer to the DCD. */
    dcd =  &_ux_system_slave->ux_system_slave_dcd;
 801b1f0:	4bba      	ldr	r3, [pc, #744]	@ (801b4dc <_ux_device_stack_alternate_setting_set+0x36c>)
 801b1f2:	681b      	ldr	r3, [r3, #0]
 801b1f4:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* We may have multiple configurations!  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801b1f6:	4bb9      	ldr	r3, [pc, #740]	@ (801b4dc <_ux_device_stack_alternate_setting_set+0x36c>)
 801b1f8:	681b      	ldr	r3, [r3, #0]
 801b1fa:	22cc      	movs	r2, #204	@ 0xcc
 801b1fc:	589b      	ldr	r3, [r3, r2]
 801b1fe:	2288      	movs	r2, #136	@ 0x88
 801b200:	18ba      	adds	r2, r7, r2
 801b202:	6013      	str	r3, [r2, #0]
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801b204:	4bb5      	ldr	r3, [pc, #724]	@ (801b4dc <_ux_device_stack_alternate_setting_set+0x36c>)
 801b206:	681b      	ldr	r3, [r3, #0]
 801b208:	22d0      	movs	r2, #208	@ 0xd0
 801b20a:	589b      	ldr	r3, [r3, r2]
 801b20c:	2284      	movs	r2, #132	@ 0x84
 801b20e:	18ba      	adds	r2, r7, r2
 801b210:	6013      	str	r3, [r2, #0]

    /* Parse the device framework and locate a configuration descriptor. */
    while (device_framework_length != 0)
 801b212:	e1d8      	b.n	801b5c6 <_ux_device_stack_alternate_setting_set+0x456>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801b214:	2088      	movs	r0, #136	@ 0x88
 801b216:	183b      	adds	r3, r7, r0
 801b218:	681b      	ldr	r3, [r3, #0]
 801b21a:	781b      	ldrb	r3, [r3, #0]
 801b21c:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* And its length.  */
        descriptor_type =*  (device_framework + 1);
 801b21e:	2167      	movs	r1, #103	@ 0x67
 801b220:	187b      	adds	r3, r7, r1
 801b222:	183a      	adds	r2, r7, r0
 801b224:	6812      	ldr	r2, [r2, #0]
 801b226:	7852      	ldrb	r2, [r2, #1]
 801b228:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is a configuration descriptor. */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801b22a:	187b      	adds	r3, r7, r1
 801b22c:	781b      	ldrb	r3, [r3, #0]
 801b22e:	2b02      	cmp	r3, #2
 801b230:	d000      	beq.n	801b234 <_ux_device_stack_alternate_setting_set+0xc4>
 801b232:	e1ba      	b.n	801b5aa <_ux_device_stack_alternate_setting_set+0x43a>
        {

            /* Parse the descriptor in something more readable. */
            _ux_utility_descriptor_parse(device_framework,
 801b234:	2444      	movs	r4, #68	@ 0x44
 801b236:	193b      	adds	r3, r7, r4
 801b238:	49a9      	ldr	r1, [pc, #676]	@ (801b4e0 <_ux_device_stack_alternate_setting_set+0x370>)
 801b23a:	183a      	adds	r2, r7, r0
 801b23c:	6810      	ldr	r0, [r2, #0]
 801b23e:	2208      	movs	r2, #8
 801b240:	f001 fe6e 	bl	801cf20 <_ux_utility_descriptor_parse>
                        _ux_system_configuration_descriptor_structure,
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value.  */
            if (configuration_descriptor.bConfigurationValue == device -> ux_slave_device_configuration_selected)
 801b244:	0020      	movs	r0, r4
 801b246:	183b      	adds	r3, r7, r0
 801b248:	795b      	ldrb	r3, [r3, #5]
 801b24a:	0019      	movs	r1, r3
 801b24c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b24e:	2280      	movs	r2, #128	@ 0x80
 801b250:	589b      	ldr	r3, [r3, r2]
 801b252:	4299      	cmp	r1, r3
 801b254:	d000      	beq.n	801b258 <_ux_device_stack_alternate_setting_set+0xe8>
 801b256:	e1a8      	b.n	801b5aa <_ux_device_stack_alternate_setting_set+0x43a>
            {

                /* Limit the search in current configuration descriptor. */
                device_framework_length = configuration_descriptor.wTotalLength;
 801b258:	183b      	adds	r3, r7, r0
 801b25a:	885b      	ldrh	r3, [r3, #2]
 801b25c:	2284      	movs	r2, #132	@ 0x84
 801b25e:	18ba      	adds	r2, r7, r2
 801b260:	6013      	str	r3, [r2, #0]

                /* We have found the configuration value that was selected by the host   
                   We need to scan all the interface descriptors following this
                   configuration descriptor and locate the interface for which the alternate
                   setting must be changed. */
                while (device_framework_length != 0)
 801b262:	e19b      	b.n	801b59c <_ux_device_stack_alternate_setting_set+0x42c>
                {

                    /* Get the length of the current descriptor.  */
                    descriptor_length =  (ULONG) *device_framework;
 801b264:	2088      	movs	r0, #136	@ 0x88
 801b266:	183b      	adds	r3, r7, r0
 801b268:	681b      	ldr	r3, [r3, #0]
 801b26a:	781b      	ldrb	r3, [r3, #0]
 801b26c:	66bb      	str	r3, [r7, #104]	@ 0x68

                    /* And its type.  */
                    descriptor_type = *(device_framework + 1); 
 801b26e:	2167      	movs	r1, #103	@ 0x67
 801b270:	187b      	adds	r3, r7, r1
 801b272:	183a      	adds	r2, r7, r0
 801b274:	6812      	ldr	r2, [r2, #0]
 801b276:	7852      	ldrb	r2, [r2, #1]
 801b278:	701a      	strb	r2, [r3, #0]
                
                    /* Check if this is an interface descriptor. */
                    if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801b27a:	187b      	adds	r3, r7, r1
 801b27c:	781b      	ldrb	r3, [r3, #0]
 801b27e:	2b04      	cmp	r3, #4
 801b280:	d000      	beq.n	801b284 <_ux_device_stack_alternate_setting_set+0x114>
 801b282:	e17d      	b.n	801b580 <_ux_device_stack_alternate_setting_set+0x410>
                    {

                        /* Parse the descriptor in something more readable. */
                        _ux_utility_descriptor_parse(device_framework,
 801b284:	2438      	movs	r4, #56	@ 0x38
 801b286:	193b      	adds	r3, r7, r4
 801b288:	4996      	ldr	r1, [pc, #600]	@ (801b4e4 <_ux_device_stack_alternate_setting_set+0x374>)
 801b28a:	183a      	adds	r2, r7, r0
 801b28c:	6810      	ldr	r0, [r2, #0]
 801b28e:	2209      	movs	r2, #9
 801b290:	f001 fe46 	bl	801cf20 <_ux_utility_descriptor_parse>
                                    _ux_system_interface_descriptor_structure,
                                    UX_INTERFACE_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &interface_descriptor);

                        /* Check if this is the interface we are searching. */
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 801b294:	193b      	adds	r3, r7, r4
 801b296:	789b      	ldrb	r3, [r3, #2]
 801b298:	001a      	movs	r2, r3
 801b29a:	687b      	ldr	r3, [r7, #4]
 801b29c:	4293      	cmp	r3, r2
 801b29e:	d000      	beq.n	801b2a2 <_ux_device_stack_alternate_setting_set+0x132>
 801b2a0:	e16e      	b.n	801b580 <_ux_device_stack_alternate_setting_set+0x410>
                            interface_descriptor.bAlternateSetting == alternate_setting_value)
 801b2a2:	193b      	adds	r3, r7, r4
 801b2a4:	78db      	ldrb	r3, [r3, #3]
 801b2a6:	001a      	movs	r2, r3
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 801b2a8:	683b      	ldr	r3, [r7, #0]
 801b2aa:	4293      	cmp	r3, r2
 801b2ac:	d000      	beq.n	801b2b0 <_ux_device_stack_alternate_setting_set+0x140>
 801b2ae:	e167      	b.n	801b580 <_ux_device_stack_alternate_setting_set+0x410>
                        {

                            /* We have found the right interface and alternate setting. Before
                               we mount all the endpoints for this interface, we need to
                               unmount the endpoints associated with the previous alternate setting.  */
                            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 801b2b0:	238c      	movs	r3, #140	@ 0x8c
 801b2b2:	18fb      	adds	r3, r7, r3
 801b2b4:	681b      	ldr	r3, [r3, #0]
 801b2b6:	69db      	ldr	r3, [r3, #28]
 801b2b8:	2280      	movs	r2, #128	@ 0x80
 801b2ba:	18ba      	adds	r2, r7, r2
 801b2bc:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 801b2be:	e029      	b.n	801b314 <_ux_device_stack_alternate_setting_set+0x1a4>
                            {

                                /* Abort any pending transfer.  */
                                _ux_device_stack_transfer_all_request_abort(endpoint, UX_TRANSFER_BUS_RESET);
 801b2c0:	2480      	movs	r4, #128	@ 0x80
 801b2c2:	193b      	adds	r3, r7, r4
 801b2c4:	681b      	ldr	r3, [r3, #0]
 801b2c6:	2126      	movs	r1, #38	@ 0x26
 801b2c8:	0018      	movs	r0, r3
 801b2ca:	f001 fc77 	bl	801cbbc <_ux_device_stack_transfer_all_request_abort>

                                /* The device controller must be called to destroy the endpoint.  */
                                dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 801b2ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801b2d0:	699b      	ldr	r3, [r3, #24]
 801b2d2:	193a      	adds	r2, r7, r4
 801b2d4:	6812      	ldr	r2, [r2, #0]
 801b2d6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801b2d8:	210f      	movs	r1, #15
 801b2da:	4798      	blx	r3

                                /* Get the next endpoint.  */
                                next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801b2dc:	193b      	adds	r3, r7, r4
 801b2de:	681b      	ldr	r3, [r3, #0]
 801b2e0:	695b      	ldr	r3, [r3, #20]
 801b2e2:	653b      	str	r3, [r7, #80]	@ 0x50
                
                                /* Free the endpoint.  */
                                endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801b2e4:	0021      	movs	r1, r4
 801b2e6:	187b      	adds	r3, r7, r1
 801b2e8:	681b      	ldr	r3, [r3, #0]
 801b2ea:	2200      	movs	r2, #0
 801b2ec:	601a      	str	r2, [r3, #0]
                        
                                /* Make sure the endpoint instance is now cleaned up.  */
                                endpoint -> ux_slave_endpoint_state =  0;
 801b2ee:	187b      	adds	r3, r7, r1
 801b2f0:	681b      	ldr	r3, [r3, #0]
 801b2f2:	2200      	movs	r2, #0
 801b2f4:	605a      	str	r2, [r3, #4]
                                endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 801b2f6:	187b      	adds	r3, r7, r1
 801b2f8:	681b      	ldr	r3, [r3, #0]
 801b2fa:	2200      	movs	r2, #0
 801b2fc:	615a      	str	r2, [r3, #20]
                                endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 801b2fe:	187b      	adds	r3, r7, r1
 801b300:	681b      	ldr	r3, [r3, #0]
 801b302:	2200      	movs	r2, #0
 801b304:	619a      	str	r2, [r3, #24]
                                endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801b306:	187b      	adds	r3, r7, r1
 801b308:	681b      	ldr	r3, [r3, #0]
 801b30a:	2200      	movs	r2, #0
 801b30c:	61da      	str	r2, [r3, #28]
                                                        
                                /* Now we refresh the endpoint pointer.  */
                                endpoint =  next_endpoint;
 801b30e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b310:	187a      	adds	r2, r7, r1
 801b312:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 801b314:	2380      	movs	r3, #128	@ 0x80
 801b316:	18fb      	adds	r3, r7, r3
 801b318:	681b      	ldr	r3, [r3, #0]
 801b31a:	2b00      	cmp	r3, #0
 801b31c:	d1d0      	bne.n	801b2c0 <_ux_device_stack_alternate_setting_set+0x150>
                            }

                            /* Now clear the interface endpoint entry.  */
                            interface_ptr -> ux_slave_interface_first_endpoint = UX_NULL;
 801b31e:	238c      	movs	r3, #140	@ 0x8c
 801b320:	18fb      	adds	r3, r7, r3
 801b322:	681b      	ldr	r3, [r3, #0]
 801b324:	2200      	movs	r2, #0
 801b326:	61da      	str	r2, [r3, #28]

                            /* Point beyond the interface descriptor.  */
                            device_framework_length -=  (ULONG) *device_framework;
 801b328:	2188      	movs	r1, #136	@ 0x88
 801b32a:	187b      	adds	r3, r7, r1
 801b32c:	681b      	ldr	r3, [r3, #0]
 801b32e:	781b      	ldrb	r3, [r3, #0]
 801b330:	001a      	movs	r2, r3
 801b332:	2084      	movs	r0, #132	@ 0x84
 801b334:	183b      	adds	r3, r7, r0
 801b336:	681b      	ldr	r3, [r3, #0]
 801b338:	1a9b      	subs	r3, r3, r2
 801b33a:	183a      	adds	r2, r7, r0
 801b33c:	6013      	str	r3, [r2, #0]
                            device_framework +=  (ULONG) *device_framework;
 801b33e:	187b      	adds	r3, r7, r1
 801b340:	681b      	ldr	r3, [r3, #0]
 801b342:	781b      	ldrb	r3, [r3, #0]
 801b344:	001a      	movs	r2, r3
 801b346:	187b      	adds	r3, r7, r1
 801b348:	681b      	ldr	r3, [r3, #0]
 801b34a:	189b      	adds	r3, r3, r2
 801b34c:	187a      	adds	r2, r7, r1
 801b34e:	6013      	str	r3, [r2, #0]
                        
                            /* Parse the device framework and locate endpoint descriptor(s).  */
                            while (device_framework_length != 0)
 801b350:	e0db      	b.n	801b50a <_ux_device_stack_alternate_setting_set+0x39a>
                            {
                        
                                /* Get the length of the current descriptor.  */
                                descriptor_length =  (ULONG) *device_framework;
 801b352:	2288      	movs	r2, #136	@ 0x88
 801b354:	18bb      	adds	r3, r7, r2
 801b356:	681b      	ldr	r3, [r3, #0]
 801b358:	781b      	ldrb	r3, [r3, #0]
 801b35a:	66bb      	str	r3, [r7, #104]	@ 0x68
                        
                                /* And its type.  */
                                descriptor_type =  *(device_framework + 1);
 801b35c:	2167      	movs	r1, #103	@ 0x67
 801b35e:	187b      	adds	r3, r7, r1
 801b360:	18ba      	adds	r2, r7, r2
 801b362:	6812      	ldr	r2, [r2, #0]
 801b364:	7852      	ldrb	r2, [r2, #1]
 801b366:	701a      	strb	r2, [r3, #0]
                                        
                                /* Check if this is an endpoint descriptor.  */
                                switch(descriptor_type)
 801b368:	187b      	adds	r3, r7, r1
 801b36a:	781b      	ldrb	r3, [r3, #0]
 801b36c:	2b05      	cmp	r3, #5
 801b36e:	d008      	beq.n	801b382 <_ux_device_stack_alternate_setting_set+0x212>
 801b370:	dd00      	ble.n	801b374 <_ux_device_stack_alternate_setting_set+0x204>
 801b372:	e0bb      	b.n	801b4ec <_ux_device_stack_alternate_setting_set+0x37c>
 801b374:	2b02      	cmp	r3, #2
 801b376:	d100      	bne.n	801b37a <_ux_device_stack_alternate_setting_set+0x20a>
 801b378:	e0ab      	b.n	801b4d2 <_ux_device_stack_alternate_setting_set+0x362>
 801b37a:	2b04      	cmp	r3, #4
 801b37c:	d100      	bne.n	801b380 <_ux_device_stack_alternate_setting_set+0x210>
 801b37e:	e0a8      	b.n	801b4d2 <_ux_device_stack_alternate_setting_set+0x362>


                                default:
                                
                                    /* We have found another descriptor embedded in the interface. Ignore it.  */
                                    break;
 801b380:	e0b4      	b.n	801b4ec <_ux_device_stack_alternate_setting_set+0x37c>
                                    endpoint = device -> ux_slave_device_endpoints_pool;
 801b382:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b384:	229c      	movs	r2, #156	@ 0x9c
 801b386:	589b      	ldr	r3, [r3, r2]
 801b388:	2280      	movs	r2, #128	@ 0x80
 801b38a:	18ba      	adds	r2, r7, r2
 801b38c:	6013      	str	r3, [r2, #0]
                                    endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 801b38e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b390:	22a0      	movs	r2, #160	@ 0xa0
 801b392:	589b      	ldr	r3, [r3, r2]
 801b394:	67bb      	str	r3, [r7, #120]	@ 0x78
                                    while (endpoints_pool_number != 0)
 801b396:	e013      	b.n	801b3c0 <_ux_device_stack_alternate_setting_set+0x250>
                                        if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 801b398:	2280      	movs	r2, #128	@ 0x80
 801b39a:	18bb      	adds	r3, r7, r2
 801b39c:	681b      	ldr	r3, [r3, #0]
 801b39e:	681b      	ldr	r3, [r3, #0]
 801b3a0:	2b00      	cmp	r3, #0
 801b3a2:	d104      	bne.n	801b3ae <_ux_device_stack_alternate_setting_set+0x23e>
                                            endpoint ->    ux_slave_endpoint_status = UX_USED;
 801b3a4:	18bb      	adds	r3, r7, r2
 801b3a6:	681b      	ldr	r3, [r3, #0]
 801b3a8:	2201      	movs	r2, #1
 801b3aa:	601a      	str	r2, [r3, #0]
                                            break;
 801b3ac:	e00b      	b.n	801b3c6 <_ux_device_stack_alternate_setting_set+0x256>
                                        endpoint++;
 801b3ae:	2280      	movs	r2, #128	@ 0x80
 801b3b0:	18bb      	adds	r3, r7, r2
 801b3b2:	681b      	ldr	r3, [r3, #0]
 801b3b4:	3368      	adds	r3, #104	@ 0x68
 801b3b6:	18ba      	adds	r2, r7, r2
 801b3b8:	6013      	str	r3, [r2, #0]
                                       endpoints_pool_number--; 
 801b3ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801b3bc:	3b01      	subs	r3, #1
 801b3be:	67bb      	str	r3, [r7, #120]	@ 0x78
                                    while (endpoints_pool_number != 0)
 801b3c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801b3c2:	2b00      	cmp	r3, #0
 801b3c4:	d1e8      	bne.n	801b398 <_ux_device_stack_alternate_setting_set+0x228>
                                    if (endpoints_pool_number == 0)
 801b3c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801b3c8:	2b00      	cmp	r3, #0
 801b3ca:	d101      	bne.n	801b3d0 <_ux_device_stack_alternate_setting_set+0x260>
                                        return(UX_MEMORY_INSUFFICIENT);
 801b3cc:	2312      	movs	r3, #18
 801b3ce:	e101      	b.n	801b5d4 <_ux_device_stack_alternate_setting_set+0x464>
                                                    (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 801b3d0:	2480      	movs	r4, #128	@ 0x80
 801b3d2:	193b      	adds	r3, r7, r4
 801b3d4:	681b      	ldr	r3, [r3, #0]
 801b3d6:	330c      	adds	r3, #12
                                    _ux_utility_descriptor_parse(device_framework,
 801b3d8:	4943      	ldr	r1, [pc, #268]	@ (801b4e8 <_ux_device_stack_alternate_setting_set+0x378>)
 801b3da:	2288      	movs	r2, #136	@ 0x88
 801b3dc:	18ba      	adds	r2, r7, r2
 801b3de:	6810      	ldr	r0, [r2, #0]
 801b3e0:	2206      	movs	r2, #6
 801b3e2:	f001 fd9d 	bl	801cf20 <_ux_utility_descriptor_parse>
                                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801b3e6:	0021      	movs	r1, r4
 801b3e8:	187b      	adds	r3, r7, r1
 801b3ea:	681b      	ldr	r3, [r3, #0]
 801b3ec:	3320      	adds	r3, #32
 801b3ee:	65bb      	str	r3, [r7, #88]	@ 0x58
                                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801b3f0:	187b      	adds	r3, r7, r1
 801b3f2:	681b      	ldr	r3, [r3, #0]
 801b3f4:	8a1b      	ldrh	r3, [r3, #16]
                                    max_transfer_length =
 801b3f6:	055b      	lsls	r3, r3, #21
 801b3f8:	0d5b      	lsrs	r3, r3, #21
 801b3fa:	677b      	str	r3, [r7, #116]	@ 0x74
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801b3fc:	4b37      	ldr	r3, [pc, #220]	@ (801b4dc <_ux_device_stack_alternate_setting_set+0x36c>)
 801b3fe:	681a      	ldr	r2, [r3, #0]
 801b400:	23a0      	movs	r3, #160	@ 0xa0
 801b402:	005b      	lsls	r3, r3, #1
 801b404:	58d3      	ldr	r3, [r2, r3]
 801b406:	2b02      	cmp	r3, #2
 801b408:	d11b      	bne.n	801b442 <_ux_device_stack_alternate_setting_set+0x2d2>
                                        (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 801b40a:	187b      	adds	r3, r7, r1
 801b40c:	681b      	ldr	r3, [r3, #0]
 801b40e:	7bdb      	ldrb	r3, [r3, #15]
 801b410:	001a      	movs	r2, r3
 801b412:	2301      	movs	r3, #1
 801b414:	4013      	ands	r3, r2
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801b416:	d014      	beq.n	801b442 <_ux_device_stack_alternate_setting_set+0x2d2>
                                        n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801b418:	187b      	adds	r3, r7, r1
 801b41a:	681b      	ldr	r3, [r3, #0]
 801b41c:	8a1b      	ldrh	r3, [r3, #16]
 801b41e:	001a      	movs	r2, r3
 801b420:	23c0      	movs	r3, #192	@ 0xc0
 801b422:	015b      	lsls	r3, r3, #5
 801b424:	4013      	ands	r3, r2
 801b426:	657b      	str	r3, [r7, #84]	@ 0x54
                                        if (n_trans)
 801b428:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b42a:	2b00      	cmp	r3, #0
 801b42c:	d009      	beq.n	801b442 <_ux_device_stack_alternate_setting_set+0x2d2>
                                            n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 801b42e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b430:	0adb      	lsrs	r3, r3, #11
 801b432:	657b      	str	r3, [r7, #84]	@ 0x54
                                            n_trans ++;
 801b434:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b436:	3301      	adds	r3, #1
 801b438:	657b      	str	r3, [r7, #84]	@ 0x54
                                            max_transfer_length *= n_trans;
 801b43a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801b43c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801b43e:	4353      	muls	r3, r2
 801b440:	677b      	str	r3, [r7, #116]	@ 0x74
                                    transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801b442:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b444:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801b446:	621a      	str	r2, [r3, #32]
                                    transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 801b448:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b44a:	2480      	movs	r4, #128	@ 0x80
 801b44c:	193a      	adds	r2, r7, r4
 801b44e:	6812      	ldr	r2, [r2, #0]
 801b450:	609a      	str	r2, [r3, #8]
                                    transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 801b452:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b454:	2201      	movs	r2, #1
 801b456:	4252      	negs	r2, r2
 801b458:	635a      	str	r2, [r3, #52]	@ 0x34
                                    endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 801b45a:	193b      	adds	r3, r7, r4
 801b45c:	681b      	ldr	r3, [r3, #0]
 801b45e:	228c      	movs	r2, #140	@ 0x8c
 801b460:	18ba      	adds	r2, r7, r2
 801b462:	6812      	ldr	r2, [r2, #0]
 801b464:	619a      	str	r2, [r3, #24]
                                    endpoint -> ux_slave_endpoint_device =  device;
 801b466:	193b      	adds	r3, r7, r4
 801b468:	681b      	ldr	r3, [r3, #0]
 801b46a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801b46c:	61da      	str	r2, [r3, #28]
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801b46e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801b470:	699b      	ldr	r3, [r3, #24]
 801b472:	193a      	adds	r2, r7, r4
 801b474:	6812      	ldr	r2, [r2, #0]
 801b476:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801b478:	210e      	movs	r1, #14
 801b47a:	4798      	blx	r3
 801b47c:	0003      	movs	r3, r0
 801b47e:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                    if (status != UX_SUCCESS)
 801b480:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b482:	2b00      	cmp	r3, #0
 801b484:	d005      	beq.n	801b492 <_ux_device_stack_alternate_setting_set+0x322>
                                        endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 801b486:	193b      	adds	r3, r7, r4
 801b488:	681b      	ldr	r3, [r3, #0]
 801b48a:	2200      	movs	r2, #0
 801b48c:	601a      	str	r2, [r3, #0]
                                        return(status);
 801b48e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b490:	e0a0      	b.n	801b5d4 <_ux_device_stack_alternate_setting_set+0x464>
                                    if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 801b492:	228c      	movs	r2, #140	@ 0x8c
 801b494:	18bb      	adds	r3, r7, r2
 801b496:	681b      	ldr	r3, [r3, #0]
 801b498:	69db      	ldr	r3, [r3, #28]
 801b49a:	2b00      	cmp	r3, #0
 801b49c:	d106      	bne.n	801b4ac <_ux_device_stack_alternate_setting_set+0x33c>
                                        interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 801b49e:	18bb      	adds	r3, r7, r2
 801b4a0:	681b      	ldr	r3, [r3, #0]
 801b4a2:	2280      	movs	r2, #128	@ 0x80
 801b4a4:	18ba      	adds	r2, r7, r2
 801b4a6:	6812      	ldr	r2, [r2, #0]
 801b4a8:	61da      	str	r2, [r3, #28]
                                    break;
 801b4aa:	e020      	b.n	801b4ee <_ux_device_stack_alternate_setting_set+0x37e>
                                        endpoint_link =  interface_ptr -> ux_slave_interface_first_endpoint;
 801b4ac:	238c      	movs	r3, #140	@ 0x8c
 801b4ae:	18fb      	adds	r3, r7, r3
 801b4b0:	681b      	ldr	r3, [r3, #0]
 801b4b2:	69db      	ldr	r3, [r3, #28]
 801b4b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801b4b6:	e002      	b.n	801b4be <_ux_device_stack_alternate_setting_set+0x34e>
                                            endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 801b4b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801b4ba:	695b      	ldr	r3, [r3, #20]
 801b4bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801b4be:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801b4c0:	695b      	ldr	r3, [r3, #20]
 801b4c2:	2b00      	cmp	r3, #0
 801b4c4:	d1f8      	bne.n	801b4b8 <_ux_device_stack_alternate_setting_set+0x348>
                                        endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 801b4c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801b4c8:	2280      	movs	r2, #128	@ 0x80
 801b4ca:	18ba      	adds	r2, r7, r2
 801b4cc:	6812      	ldr	r2, [r2, #0]
 801b4ce:	615a      	str	r2, [r3, #20]
                                    break;
 801b4d0:	e00d      	b.n	801b4ee <_ux_device_stack_alternate_setting_set+0x37e>
                                    device_framework_length =  descriptor_length;
 801b4d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b4d4:	2284      	movs	r2, #132	@ 0x84
 801b4d6:	18ba      	adds	r2, r7, r2
 801b4d8:	6013      	str	r3, [r2, #0]
                                    break;
 801b4da:	e008      	b.n	801b4ee <_ux_device_stack_alternate_setting_set+0x37e>
 801b4dc:	20003b20 	.word	0x20003b20
 801b4e0:	20000058 	.word	0x20000058
 801b4e4:	20000060 	.word	0x20000060
 801b4e8:	20000040 	.word	0x20000040
                                    break;
 801b4ec:	46c0      	nop			@ (mov r8, r8)
                                }
                        
                                /* Adjust what is left of the device framework.  */
                                device_framework_length -=  descriptor_length;
 801b4ee:	2184      	movs	r1, #132	@ 0x84
 801b4f0:	187b      	adds	r3, r7, r1
 801b4f2:	681a      	ldr	r2, [r3, #0]
 801b4f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b4f6:	1ad3      	subs	r3, r2, r3
 801b4f8:	187a      	adds	r2, r7, r1
 801b4fa:	6013      	str	r3, [r2, #0]
                        
                                /* Point to the next descriptor.  */
                                device_framework +=  descriptor_length;
 801b4fc:	2188      	movs	r1, #136	@ 0x88
 801b4fe:	187b      	adds	r3, r7, r1
 801b500:	681a      	ldr	r2, [r3, #0]
 801b502:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b504:	18d3      	adds	r3, r2, r3
 801b506:	187a      	adds	r2, r7, r1
 801b508:	6013      	str	r3, [r2, #0]
                            while (device_framework_length != 0)
 801b50a:	2384      	movs	r3, #132	@ 0x84
 801b50c:	18fb      	adds	r3, r7, r3
 801b50e:	681b      	ldr	r3, [r3, #0]
 801b510:	2b00      	cmp	r3, #0
 801b512:	d000      	beq.n	801b516 <_ux_device_stack_alternate_setting_set+0x3a6>
 801b514:	e71d      	b.n	801b352 <_ux_device_stack_alternate_setting_set+0x1e2>
                            }

                            /* The interface descriptor in the current class must be changed to the new alternate setting.  */
                            _ux_utility_memory_copy(&interface_ptr -> ux_slave_interface_descriptor, &interface_descriptor, sizeof(UX_INTERFACE_DESCRIPTOR)); /* Use case of memcpy is verified. */
 801b516:	248c      	movs	r4, #140	@ 0x8c
 801b518:	193b      	adds	r3, r7, r4
 801b51a:	681b      	ldr	r3, [r3, #0]
 801b51c:	330c      	adds	r3, #12
 801b51e:	2238      	movs	r2, #56	@ 0x38
 801b520:	18b9      	adds	r1, r7, r2
 801b522:	220c      	movs	r2, #12
 801b524:	0018      	movs	r0, r3
 801b526:	f001 ffa5 	bl	801d474 <_ux_utility_memory_copy>
                            
                            /* Get the class for the interface.  */
                            class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 801b52a:	4b2c      	ldr	r3, [pc, #176]	@ (801b5dc <_ux_device_stack_alternate_setting_set+0x46c>)
 801b52c:	681b      	ldr	r3, [r3, #0]
 801b52e:	193a      	adds	r2, r7, r4
 801b530:	6812      	ldr	r2, [r2, #0]
 801b532:	7b92      	ldrb	r2, [r2, #14]
 801b534:	3240      	adds	r2, #64	@ 0x40
 801b536:	0092      	lsls	r2, r2, #2
 801b538:	58d3      	ldr	r3, [r2, r3]
 801b53a:	663b      	str	r3, [r7, #96]	@ 0x60

                            /* Check if class driver is available. */
                            if (class_ptr == UX_NULL || class_ptr -> ux_slave_class_status == UX_UNUSED)
 801b53c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801b53e:	2b00      	cmp	r3, #0
 801b540:	d003      	beq.n	801b54a <_ux_device_stack_alternate_setting_set+0x3da>
 801b542:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801b544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b546:	2b00      	cmp	r3, #0
 801b548:	d101      	bne.n	801b54e <_ux_device_stack_alternate_setting_set+0x3de>
                            {

                                return (UX_NO_CLASS_MATCH);
 801b54a:	2357      	movs	r3, #87	@ 0x57
 801b54c:	e042      	b.n	801b5d4 <_ux_device_stack_alternate_setting_set+0x464>
                            }
                        
                            /* The interface attached to this configuration must be changed at the class
                               level.  */
                            class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_CHANGE;
 801b54e:	210c      	movs	r1, #12
 801b550:	187b      	adds	r3, r7, r1
 801b552:	2206      	movs	r2, #6
 801b554:	601a      	str	r2, [r3, #0]
                            class_command.ux_slave_class_command_interface =   (VOID *) interface_ptr;
 801b556:	187b      	adds	r3, r7, r1
 801b558:	208c      	movs	r0, #140	@ 0x8c
 801b55a:	183a      	adds	r2, r7, r0
 801b55c:	6812      	ldr	r2, [r2, #0]
 801b55e:	609a      	str	r2, [r3, #8]

                            /* And store it.  */
                            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 801b560:	187b      	adds	r3, r7, r1
 801b562:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801b564:	621a      	str	r2, [r3, #32]
                            
                            /* We can now memorize the interface pointer associated with this class.  */
                            class_ptr -> ux_slave_class_interface = interface_ptr;
 801b566:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801b568:	183a      	adds	r2, r7, r0
 801b56a:	6812      	ldr	r2, [r2, #0]
 801b56c:	661a      	str	r2, [r3, #96]	@ 0x60
                            
                            /* We have found a potential candidate. Call this registered class entry function to change the alternate setting.  */
                            status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801b56e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801b570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b572:	187a      	adds	r2, r7, r1
 801b574:	0010      	movs	r0, r2
 801b576:	4798      	blx	r3
 801b578:	0003      	movs	r3, r0
 801b57a:	65fb      	str	r3, [r7, #92]	@ 0x5c

                            /* We are done here.  */
                            return(status); 
 801b57c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b57e:	e029      	b.n	801b5d4 <_ux_device_stack_alternate_setting_set+0x464>
                        }
                    }               

                    /* Adjust what is left of the device framework.  */
                    device_framework_length -=  descriptor_length;
 801b580:	2184      	movs	r1, #132	@ 0x84
 801b582:	187b      	adds	r3, r7, r1
 801b584:	681a      	ldr	r2, [r3, #0]
 801b586:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b588:	1ad3      	subs	r3, r2, r3
 801b58a:	187a      	adds	r2, r7, r1
 801b58c:	6013      	str	r3, [r2, #0]

                    /* Point to the next descriptor.  */
                    device_framework +=  descriptor_length;
 801b58e:	2188      	movs	r1, #136	@ 0x88
 801b590:	187b      	adds	r3, r7, r1
 801b592:	681a      	ldr	r2, [r3, #0]
 801b594:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b596:	18d3      	adds	r3, r2, r3
 801b598:	187a      	adds	r2, r7, r1
 801b59a:	6013      	str	r3, [r2, #0]
                while (device_framework_length != 0)
 801b59c:	2384      	movs	r3, #132	@ 0x84
 801b59e:	18fb      	adds	r3, r7, r3
 801b5a0:	681b      	ldr	r3, [r3, #0]
 801b5a2:	2b00      	cmp	r3, #0
 801b5a4:	d000      	beq.n	801b5a8 <_ux_device_stack_alternate_setting_set+0x438>
 801b5a6:	e65d      	b.n	801b264 <_ux_device_stack_alternate_setting_set+0xf4>
                }

                /* In case alter setting not found, report protocol error. */
                break;
 801b5a8:	e013      	b.n	801b5d2 <_ux_device_stack_alternate_setting_set+0x462>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801b5aa:	2184      	movs	r1, #132	@ 0x84
 801b5ac:	187b      	adds	r3, r7, r1
 801b5ae:	681a      	ldr	r2, [r3, #0]
 801b5b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b5b2:	1ad3      	subs	r3, r2, r3
 801b5b4:	187a      	adds	r2, r7, r1
 801b5b6:	6013      	str	r3, [r2, #0]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801b5b8:	2188      	movs	r1, #136	@ 0x88
 801b5ba:	187b      	adds	r3, r7, r1
 801b5bc:	681a      	ldr	r2, [r3, #0]
 801b5be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b5c0:	18d3      	adds	r3, r2, r3
 801b5c2:	187a      	adds	r2, r7, r1
 801b5c4:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 801b5c6:	2384      	movs	r3, #132	@ 0x84
 801b5c8:	18fb      	adds	r3, r7, r3
 801b5ca:	681b      	ldr	r3, [r3, #0]
 801b5cc:	2b00      	cmp	r3, #0
 801b5ce:	d000      	beq.n	801b5d2 <_ux_device_stack_alternate_setting_set+0x462>
 801b5d0:	e620      	b.n	801b214 <_ux_device_stack_alternate_setting_set+0xa4>
    }

    /* Return error completion.  */
    return(UX_ERROR);
 801b5d2:	23ff      	movs	r3, #255	@ 0xff
#endif
}
 801b5d4:	0018      	movs	r0, r3
 801b5d6:	46bd      	mov	sp, r7
 801b5d8:	b025      	add	sp, #148	@ 0x94
 801b5da:	bd90      	pop	{r4, r7, pc}
 801b5dc:	20003b20 	.word	0x20003b20

0801b5e0 <_ux_device_stack_class_register>:
UINT  _ux_device_stack_class_register(UCHAR *class_name,
                        UINT (*class_entry_function)(struct UX_SLAVE_CLASS_COMMAND_STRUCT *),
                        ULONG configuration_number,
                        ULONG interface_number,
                        VOID *parameter)
{
 801b5e0:	b580      	push	{r7, lr}
 801b5e2:	b092      	sub	sp, #72	@ 0x48
 801b5e4:	af00      	add	r7, sp, #0
 801b5e6:	60f8      	str	r0, [r7, #12]
 801b5e8:	60b9      	str	r1, [r7, #8]
 801b5ea:	607a      	str	r2, [r7, #4]
 801b5ec:	603b      	str	r3, [r7, #0]

UX_SLAVE_CLASS              *class_inst;
UINT                        status;
UX_SLAVE_CLASS_COMMAND      command;
UINT                        class_name_length =  0;
 801b5ee:	2300      	movs	r3, #0
 801b5f0:	613b      	str	r3, [r7, #16]
ULONG                       class_index;
#endif


    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 801b5f2:	2310      	movs	r3, #16
 801b5f4:	18f9      	adds	r1, r7, r3
 801b5f6:	68fb      	ldr	r3, [r7, #12]
 801b5f8:	223f      	movs	r2, #63	@ 0x3f
 801b5fa:	0018      	movs	r0, r3
 801b5fc:	f001 fff2 	bl	801d5e4 <_ux_utility_string_length_check>
 801b600:	0003      	movs	r3, r0
 801b602:	647b      	str	r3, [r7, #68]	@ 0x44
    if (status)
 801b604:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b606:	2b00      	cmp	r3, #0
 801b608:	d001      	beq.n	801b60e <_ux_device_stack_class_register+0x2e>
        return(status);
 801b60a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b60c:	e036      	b.n	801b67c <_ux_device_stack_class_register+0x9c>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLASS_REGISTER, class_name, interface_number, parameter, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get first class.  */
    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801b60e:	4b1d      	ldr	r3, [pc, #116]	@ (801b684 <_ux_device_stack_class_register+0xa4>)
 801b610:	681b      	ldr	r3, [r3, #0]
 801b612:	22fc      	movs	r2, #252	@ 0xfc
 801b614:	589b      	ldr	r3, [r3, r2]
 801b616:	643b      	str	r3, [r7, #64]	@ 0x40
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
    {
#endif

        /* Check if this class is already used.  */
        if (class_inst -> ux_slave_class_status == UX_UNUSED)
 801b618:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b61a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b61c:	2b00      	cmp	r3, #0
 801b61e:	d12c      	bne.n	801b67a <_ux_device_stack_class_register+0x9a>

#if defined(UX_NAME_REFERENCED_BY_POINTER)
            class_inst -> ux_slave_class_name = (const UCHAR *)class_name;
#else
            /* We have found a free container for the class. Copy the name (with null-terminator).  */
            _ux_utility_memory_copy(class_inst -> ux_slave_class_name, class_name, class_name_length + 1); /* Use case of memcpy is verified. */
 801b620:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 801b622:	693b      	ldr	r3, [r7, #16]
 801b624:	1c5a      	adds	r2, r3, #1
 801b626:	68fb      	ldr	r3, [r7, #12]
 801b628:	0019      	movs	r1, r3
 801b62a:	f001 ff23 	bl	801d474 <_ux_utility_memory_copy>
#endif
            
            /* Memorize the entry function of this class.  */
            class_inst -> ux_slave_class_entry_function =  class_entry_function;
 801b62e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b630:	68ba      	ldr	r2, [r7, #8]
 801b632:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Memorize the pointer to the application parameter.  */
            class_inst -> ux_slave_class_interface_parameter =  parameter;
 801b634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b636:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801b638:	655a      	str	r2, [r3, #84]	@ 0x54
            
            /* Memorize the configuration number on which this instance will be called.  */
            class_inst -> ux_slave_class_configuration_number =  configuration_number;
 801b63a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b63c:	687a      	ldr	r2, [r7, #4]
 801b63e:	65da      	str	r2, [r3, #92]	@ 0x5c
            
            /* Memorize the interface number on which this instance will be called.  */
            class_inst -> ux_slave_class_interface_number =  interface_number;
 801b640:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b642:	683a      	ldr	r2, [r7, #0]
 801b644:	659a      	str	r2, [r3, #88]	@ 0x58
            
            /* Build all the fields of the Class Command to initialize the class.  */
            command.ux_slave_class_command_request    =  UX_SLAVE_CLASS_COMMAND_INITIALIZE;
 801b646:	2114      	movs	r1, #20
 801b648:	187b      	adds	r3, r7, r1
 801b64a:	2205      	movs	r2, #5
 801b64c:	601a      	str	r2, [r3, #0]
            command.ux_slave_class_command_parameter  =  parameter;
 801b64e:	187b      	adds	r3, r7, r1
 801b650:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801b652:	625a      	str	r2, [r3, #36]	@ 0x24
            command.ux_slave_class_command_class_ptr  =  class_inst;
 801b654:	187b      	adds	r3, r7, r1
 801b656:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801b658:	621a      	str	r2, [r3, #32]

            /* Call the class initialization routine.  */
            status = class_entry_function(&command);
 801b65a:	187a      	adds	r2, r7, r1
 801b65c:	68bb      	ldr	r3, [r7, #8]
 801b65e:	0010      	movs	r0, r2
 801b660:	4798      	blx	r3
 801b662:	0003      	movs	r3, r0
 801b664:	647b      	str	r3, [r7, #68]	@ 0x44
            
            /* Check the status.  */
            if (status != UX_SUCCESS)
 801b666:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b668:	2b00      	cmp	r3, #0
 801b66a:	d001      	beq.n	801b670 <_ux_device_stack_class_register+0x90>
                return(status);
 801b66c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b66e:	e005      	b.n	801b67c <_ux_device_stack_class_register+0x9c>
            
            /* Make this class used now.  */
            class_inst -> ux_slave_class_status = UX_USED;
 801b670:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b672:	2201      	movs	r2, #1
 801b674:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Return successful completion.  */
            return(UX_SUCCESS);
 801b676:	2300      	movs	r3, #0
 801b678:	e000      	b.n	801b67c <_ux_device_stack_class_register+0x9c>
        class_inst ++;
    }    
#endif

    /* No more entries in the class table.  */
    return(UX_MEMORY_INSUFFICIENT);
 801b67a:	2312      	movs	r3, #18
}
 801b67c:	0018      	movs	r0, r3
 801b67e:	46bd      	mov	sp, r7
 801b680:	b012      	add	sp, #72	@ 0x48
 801b682:	bd80      	pop	{r7, pc}
 801b684:	20003b20 	.word	0x20003b20

0801b688 <_ux_device_stack_clear_feature>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_clear_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 801b688:	b580      	push	{r7, lr}
 801b68a:	b08a      	sub	sp, #40	@ 0x28
 801b68c:	af00      	add	r7, sp, #0
 801b68e:	60f8      	str	r0, [r7, #12]
 801b690:	60b9      	str	r1, [r7, #8]
 801b692:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLEAR_FEATURE, request_type, request_value, request_index, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801b694:	4b2b      	ldr	r3, [pc, #172]	@ (801b744 <_ux_device_stack_clear_feature+0xbc>)
 801b696:	681b      	ldr	r3, [r3, #0]
 801b698:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b69a:	4b2a      	ldr	r3, [pc, #168]	@ (801b744 <_ux_device_stack_clear_feature+0xbc>)
 801b69c:	681b      	ldr	r3, [r3, #0]
 801b69e:	3324      	adds	r3, #36	@ 0x24
 801b6a0:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801b6a2:	69bb      	ldr	r3, [r7, #24]
 801b6a4:	3318      	adds	r3, #24
 801b6a6:	617b      	str	r3, [r7, #20]

    /* The request can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801b6a8:	68fb      	ldr	r3, [r7, #12]
 801b6aa:	2203      	movs	r2, #3
 801b6ac:	4013      	ands	r3, r2
 801b6ae:	d002      	beq.n	801b6b6 <_ux_device_stack_clear_feature+0x2e>
 801b6b0:	2b02      	cmp	r3, #2
 801b6b2:	d013      	beq.n	801b6dc <_ux_device_stack_clear_feature+0x54>
 801b6b4:	e038      	b.n	801b728 <_ux_device_stack_clear_feature+0xa0>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801b6b6:	68bb      	ldr	r3, [r7, #8]
 801b6b8:	2b01      	cmp	r3, #1
 801b6ba:	d13d      	bne.n	801b738 <_ux_device_stack_clear_feature+0xb0>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 801b6bc:	4b21      	ldr	r3, [pc, #132]	@ (801b744 <_ux_device_stack_clear_feature+0xbc>)
 801b6be:	681a      	ldr	r2, [r3, #0]
 801b6c0:	23a4      	movs	r3, #164	@ 0xa4
 801b6c2:	005b      	lsls	r3, r3, #1
 801b6c4:	58d3      	ldr	r3, [r2, r3]
 801b6c6:	2b00      	cmp	r3, #0
 801b6c8:	d006      	beq.n	801b6d8 <_ux_device_stack_clear_feature+0x50>
            {

                /* Disable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_FALSE;
 801b6ca:	4b1e      	ldr	r3, [pc, #120]	@ (801b744 <_ux_device_stack_clear_feature+0xbc>)
 801b6cc:	681a      	ldr	r2, [r3, #0]
 801b6ce:	23a6      	movs	r3, #166	@ 0xa6
 801b6d0:	005b      	lsls	r3, r3, #1
 801b6d2:	2100      	movs	r1, #0
 801b6d4:	50d1      	str	r1, [r2, r3]

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
        }

        break;
 801b6d6:	e02f      	b.n	801b738 <_ux_device_stack_clear_feature+0xb0>
                return (UX_FUNCTION_NOT_SUPPORTED);
 801b6d8:	2354      	movs	r3, #84	@ 0x54
 801b6da:	e02f      	b.n	801b73c <_ux_device_stack_clear_feature+0xb4>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only clear feature for endpoint is ENDPOINT_STALL. This clears
           the endpoint of the stall situation and resets its data toggle. 
           We need to find the endpoint through the interface(s). */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801b6dc:	69bb      	ldr	r3, [r7, #24]
 801b6de:	2290      	movs	r2, #144	@ 0x90
 801b6e0:	589b      	ldr	r3, [r3, r2]
 801b6e2:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface_ptr != UX_NULL)
 801b6e4:	e01d      	b.n	801b722 <_ux_device_stack_clear_feature+0x9a>
        {
#endif

            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 801b6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b6e8:	69db      	ldr	r3, [r3, #28]
 801b6ea:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 801b6ec:	e013      	b.n	801b716 <_ux_device_stack_clear_feature+0x8e>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 801b6ee:	6a3b      	ldr	r3, [r7, #32]
 801b6f0:	7b9b      	ldrb	r3, [r3, #14]
 801b6f2:	001a      	movs	r2, r3
 801b6f4:	687b      	ldr	r3, [r7, #4]
 801b6f6:	4293      	cmp	r3, r2
 801b6f8:	d10a      	bne.n	801b710 <_ux_device_stack_clear_feature+0x88>
                {

                    /* Reset the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_RESET_ENDPOINT, endpoint_target);
 801b6fa:	69fb      	ldr	r3, [r7, #28]
 801b6fc:	699b      	ldr	r3, [r3, #24]
 801b6fe:	6a3a      	ldr	r2, [r7, #32]
 801b700:	69f8      	ldr	r0, [r7, #28]
 801b702:	2110      	movs	r1, #16
 801b704:	4798      	blx	r3
                    
                    /* Mark its state now.  */
                    endpoint_target -> ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 801b706:	6a3b      	ldr	r3, [r7, #32]
 801b708:	2200      	movs	r2, #0
 801b70a:	605a      	str	r2, [r3, #4]

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 801b70c:	2300      	movs	r3, #0
 801b70e:	e015      	b.n	801b73c <_ux_device_stack_clear_feature+0xb4>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 801b710:	6a3b      	ldr	r3, [r7, #32]
 801b712:	695b      	ldr	r3, [r3, #20]
 801b714:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 801b716:	6a3b      	ldr	r3, [r7, #32]
 801b718:	2b00      	cmp	r3, #0
 801b71a:	d1e8      	bne.n	801b6ee <_ux_device_stack_clear_feature+0x66>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801b71c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b71e:	699b      	ldr	r3, [r3, #24]
 801b720:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface_ptr != UX_NULL)
 801b722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b724:	2b00      	cmp	r3, #0
 801b726:	d1de      	bne.n	801b6e6 <_ux_device_stack_clear_feature+0x5e>

    /* We get here when the endpoint is wrong. Should not happen though.  */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801b728:	69fb      	ldr	r3, [r7, #28]
 801b72a:	699b      	ldr	r3, [r3, #24]
 801b72c:	697a      	ldr	r2, [r7, #20]
 801b72e:	69f8      	ldr	r0, [r7, #28]
 801b730:	2114      	movs	r1, #20
 801b732:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801b734:	2300      	movs	r3, #0
 801b736:	e001      	b.n	801b73c <_ux_device_stack_clear_feature+0xb4>
        break;
 801b738:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the function status.  */
    return(UX_SUCCESS);
 801b73a:	2300      	movs	r3, #0
}
 801b73c:	0018      	movs	r0, r3
 801b73e:	46bd      	mov	sp, r7
 801b740:	b00a      	add	sp, #40	@ 0x28
 801b742:	bd80      	pop	{r7, pc}
 801b744:	20003b20 	.word	0x20003b20

0801b748 <_ux_device_stack_configuration_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_get(VOID)
{
 801b748:	b580      	push	{r7, lr}
 801b74a:	b084      	sub	sp, #16
 801b74c:	af00      	add	r7, sp, #0
UX_SLAVE_DEVICE         *device;
UX_SLAVE_ENDPOINT       *endpoint;
UINT                    status;

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b74e:	4b10      	ldr	r3, [pc, #64]	@ (801b790 <_ux_device_stack_configuration_get+0x48>)
 801b750:	681b      	ldr	r3, [r3, #0]
 801b752:	3324      	adds	r3, #36	@ 0x24
 801b754:	60fb      	str	r3, [r7, #12]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801b756:	68fb      	ldr	r3, [r7, #12]
 801b758:	3318      	adds	r3, #24
 801b75a:	60bb      	str	r3, [r7, #8]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801b75c:	68bb      	ldr	r3, [r7, #8]
 801b75e:	3320      	adds	r3, #32
 801b760:	607b      	str	r3, [r7, #4]

    /* Set the value of the configuration in the buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =
                (UCHAR) device -> ux_slave_device_configuration_selected;
 801b762:	68fb      	ldr	r3, [r7, #12]
 801b764:	2280      	movs	r2, #128	@ 0x80
 801b766:	589a      	ldr	r2, [r3, r2]
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b768:	687b      	ldr	r3, [r7, #4]
 801b76a:	68db      	ldr	r3, [r3, #12]
                (UCHAR) device -> ux_slave_device_configuration_selected;
 801b76c:	b2d2      	uxtb	r2, r2
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b76e:	701a      	strb	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_GET, device -> ux_slave_device_configuration_selected, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801b770:	687b      	ldr	r3, [r7, #4]
 801b772:	2203      	movs	r2, #3
 801b774:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801b776:	687b      	ldr	r3, [r7, #4]
 801b778:	2201      	movs	r2, #1
 801b77a:	2101      	movs	r1, #1
 801b77c:	0018      	movs	r0, r3
 801b77e:	f001 fa30 	bl	801cbe2 <_ux_device_stack_transfer_request>
 801b782:	0003      	movs	r3, r0
 801b784:	603b      	str	r3, [r7, #0]

    /* Return the function status.  */
    return(status);
 801b786:	683b      	ldr	r3, [r7, #0]
}
 801b788:	0018      	movs	r0, r3
 801b78a:	46bd      	mov	sp, r7
 801b78c:	b004      	add	sp, #16
 801b78e:	bd80      	pop	{r7, pc}
 801b790:	20003b20 	.word	0x20003b20

0801b794 <_ux_device_stack_configuration_set>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_set(ULONG configuration_value)
{
 801b794:	b590      	push	{r4, r7, lr}
 801b796:	b0a1      	sub	sp, #132	@ 0x84
 801b798:	af00      	add	r7, sp, #0
 801b79a:	6078      	str	r0, [r7, #4]
UX_SLAVE_DCD                    *dcd;
UCHAR *                         device_framework;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
UCHAR                           descriptor_type;
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 801b79c:	2340      	movs	r3, #64	@ 0x40
 801b79e:	18fb      	adds	r3, r7, r3
 801b7a0:	0018      	movs	r0, r3
 801b7a2:	230c      	movs	r3, #12
 801b7a4:	001a      	movs	r2, r3
 801b7a6:	2100      	movs	r1, #0
 801b7a8:	f005 fab0 	bl	8020d0c <memset>
UX_SLAVE_INTERFACE              *interface_ptr; 
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE              *next_interface; 
#endif
UX_SLAVE_CLASS                  *class_inst;
UX_SLAVE_CLASS                  *current_class =  UX_NULL;
 801b7ac:	2300      	movs	r3, #0
 801b7ae:	673b      	str	r3, [r7, #112]	@ 0x70
UX_SLAVE_CLASS_COMMAND          class_command;
UX_SLAVE_DEVICE                 *device;
ULONG                           iad_flag;
ULONG                           iad_first_interface =  0;
 801b7b0:	2300      	movs	r3, #0
 801b7b2:	66bb      	str	r3, [r7, #104]	@ 0x68
ULONG                           iad_number_interfaces =  0;
 801b7b4:	2300      	movs	r3, #0
 801b7b6:	667b      	str	r3, [r7, #100]	@ 0x64

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_SET, configuration_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801b7b8:	4ba8      	ldr	r3, [pc, #672]	@ (801ba5c <_ux_device_stack_configuration_set+0x2c8>)
 801b7ba:	681b      	ldr	r3, [r3, #0]
 801b7bc:	663b      	str	r3, [r7, #96]	@ 0x60

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b7be:	4ba7      	ldr	r3, [pc, #668]	@ (801ba5c <_ux_device_stack_configuration_set+0x2c8>)
 801b7c0:	681b      	ldr	r3, [r3, #0]
 801b7c2:	3324      	adds	r3, #36	@ 0x24
 801b7c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Reset the IAD flag.  */
    iad_flag =  UX_FALSE;
 801b7c6:	2300      	movs	r3, #0
 801b7c8:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If the configuration value is already selected, keep it.  */
    if (device -> ux_slave_device_configuration_selected == configuration_value)
 801b7ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b7cc:	2280      	movs	r2, #128	@ 0x80
 801b7ce:	589b      	ldr	r3, [r3, r2]
 801b7d0:	687a      	ldr	r2, [r7, #4]
 801b7d2:	429a      	cmp	r2, r3
 801b7d4:	d101      	bne.n	801b7da <_ux_device_stack_configuration_set+0x46>
        return(UX_SUCCESS);
 801b7d6:	2300      	movs	r3, #0
 801b7d8:	e13c      	b.n	801ba54 <_ux_device_stack_configuration_set+0x2c0>

    /* We may have multiple configurations !, the index will tell us what
       configuration descriptor we need to return.  */
    device_framework = _ux_system_slave -> ux_system_slave_device_framework;
 801b7da:	4ba0      	ldr	r3, [pc, #640]	@ (801ba5c <_ux_device_stack_configuration_set+0x2c8>)
 801b7dc:	681b      	ldr	r3, [r3, #0]
 801b7de:	22cc      	movs	r2, #204	@ 0xcc
 801b7e0:	589b      	ldr	r3, [r3, r2]
 801b7e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801b7e4:	4b9d      	ldr	r3, [pc, #628]	@ (801ba5c <_ux_device_stack_configuration_set+0x2c8>)
 801b7e6:	681b      	ldr	r3, [r3, #0]
 801b7e8:	22d0      	movs	r2, #208	@ 0xd0
 801b7ea:	589b      	ldr	r3, [r3, r2]
 801b7ec:	67bb      	str	r3, [r7, #120]	@ 0x78

    /* Parse the device framework and locate a configuration descriptor.  */
    while (device_framework_length != 0)
 801b7ee:	e020      	b.n	801b832 <_ux_device_stack_configuration_set+0x9e>
    {
        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801b7f0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801b7f2:	781b      	ldrb	r3, [r3, #0]
 801b7f4:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801b7f6:	2157      	movs	r1, #87	@ 0x57
 801b7f8:	187b      	adds	r3, r7, r1
 801b7fa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801b7fc:	7852      	ldrb	r2, [r2, #1]
 801b7fe:	701a      	strb	r2, [r3, #0]

        /* Check if this is a configuration descriptor.  */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801b800:	187b      	adds	r3, r7, r1
 801b802:	781b      	ldrb	r3, [r3, #0]
 801b804:	2b02      	cmp	r3, #2
 801b806:	d10c      	bne.n	801b822 <_ux_device_stack_configuration_set+0x8e>
        {
            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 801b808:	2440      	movs	r4, #64	@ 0x40
 801b80a:	193b      	adds	r3, r7, r4
 801b80c:	4994      	ldr	r1, [pc, #592]	@ (801ba60 <_ux_device_stack_configuration_set+0x2cc>)
 801b80e:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 801b810:	2208      	movs	r2, #8
 801b812:	f001 fb85 	bl	801cf20 <_ux_utility_descriptor_parse>
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value. It has
               to be the same as the one specified in the setup function.  */
            if (configuration_descriptor.bConfigurationValue == configuration_value)
 801b816:	193b      	adds	r3, r7, r4
 801b818:	795b      	ldrb	r3, [r3, #5]
 801b81a:	001a      	movs	r2, r3
 801b81c:	687b      	ldr	r3, [r7, #4]
 801b81e:	4293      	cmp	r3, r2
 801b820:	d00b      	beq.n	801b83a <_ux_device_stack_configuration_set+0xa6>
                /* The configuration is found. */
                break;
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -= descriptor_length;
 801b822:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801b824:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b826:	1ad3      	subs	r3, r2, r3
 801b828:	67bb      	str	r3, [r7, #120]	@ 0x78
        /* Point to the next descriptor.  */
        device_framework += descriptor_length;
 801b82a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801b82c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b82e:	18d3      	adds	r3, r2, r3
 801b830:	67fb      	str	r3, [r7, #124]	@ 0x7c
    while (device_framework_length != 0)
 801b832:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801b834:	2b00      	cmp	r3, #0
 801b836:	d1db      	bne.n	801b7f0 <_ux_device_stack_configuration_set+0x5c>
 801b838:	e000      	b.n	801b83c <_ux_device_stack_configuration_set+0xa8>
                break;
 801b83a:	46c0      	nop			@ (mov r8, r8)
    }

    /* Configuration not found. */
    if (device_framework_length == 0 && configuration_value != 0)
 801b83c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801b83e:	2b00      	cmp	r3, #0
 801b840:	d104      	bne.n	801b84c <_ux_device_stack_configuration_set+0xb8>
 801b842:	687b      	ldr	r3, [r7, #4]
 801b844:	2b00      	cmp	r3, #0
 801b846:	d001      	beq.n	801b84c <_ux_device_stack_configuration_set+0xb8>
        return(UX_ERROR);
 801b848:	23ff      	movs	r3, #255	@ 0xff
 801b84a:	e103      	b.n	801ba54 <_ux_device_stack_configuration_set+0x2c0>

    /* We unmount the configuration if there is previous configuration selected. */
    if (device -> ux_slave_device_configuration_selected)
 801b84c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b84e:	2280      	movs	r2, #128	@ 0x80
 801b850:	589b      	ldr	r3, [r3, r2]
 801b852:	2b00      	cmp	r3, #0
 801b854:	d025      	beq.n	801b8a2 <_ux_device_stack_configuration_set+0x10e>
    {

        /* Get the pointer to the first interface.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801b856:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b858:	2290      	movs	r2, #144	@ 0x90
 801b85a:	589b      	ldr	r3, [r3, r2]
 801b85c:	677b      	str	r3, [r7, #116]	@ 0x74

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Deactivate all the interfaces if any.  */
        while (interface_ptr != UX_NULL)
 801b85e:	e01d      	b.n	801b89c <_ux_device_stack_configuration_set+0x108>
        {
#endif
            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 801b860:	2108      	movs	r1, #8
 801b862:	187b      	adds	r3, r7, r1
 801b864:	2203      	movs	r2, #3
 801b866:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 801b868:	187b      	adds	r3, r7, r1
 801b86a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801b86c:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class_inst =  interface_ptr -> ux_slave_interface_class;
 801b86e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801b870:	685b      	ldr	r3, [r3, #4]
 801b872:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_inst;
 801b874:	187b      	adds	r3, r7, r1
 801b876:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801b878:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class_inst != UX_NULL)
 801b87a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b87c:	2b00      	cmp	r3, #0
 801b87e:	d004      	beq.n	801b88a <_ux_device_stack_configuration_set+0xf6>

                /* Call the class with the DEACTIVATE signal.  */
                class_inst -> ux_slave_class_entry_function(&class_command);
 801b880:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b882:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b884:	187a      	adds	r2, r7, r1
 801b886:	0010      	movs	r0, r2
 801b888:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 801b88a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801b88c:	699b      	ldr	r3, [r3, #24]
 801b88e:	64fb      	str	r3, [r7, #76]	@ 0x4c
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface_ptr);
 801b890:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801b892:	0018      	movs	r0, r3
 801b894:	f000 ff0a 	bl	801c6ac <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface_ptr =  next_interface;
 801b898:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801b89a:	677b      	str	r3, [r7, #116]	@ 0x74
        while (interface_ptr != UX_NULL)
 801b89c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801b89e:	2b00      	cmp	r3, #0
 801b8a0:	d1de      	bne.n	801b860 <_ux_device_stack_configuration_set+0xcc>
#endif

    }

    /* No configuration is selected.  */
    device -> ux_slave_device_configuration_selected =  0;
 801b8a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b8a4:	2280      	movs	r2, #128	@ 0x80
 801b8a6:	2100      	movs	r1, #0
 801b8a8:	5099      	str	r1, [r3, r2]

    /* Mark the device as attached now. */
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801b8aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b8ac:	2201      	movs	r2, #1
 801b8ae:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 801b8b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801b8b2:	699b      	ldr	r3, [r3, #24]
 801b8b4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801b8b6:	2201      	movs	r2, #1
 801b8b8:	2113      	movs	r1, #19
 801b8ba:	4798      	blx	r3

    /* If the host tries to unconfigure, we are done. */
    if (configuration_value == 0)
 801b8bc:	687b      	ldr	r3, [r7, #4]
 801b8be:	2b00      	cmp	r3, #0
 801b8c0:	d101      	bne.n	801b8c6 <_ux_device_stack_configuration_set+0x132>
        return(UX_SUCCESS);
 801b8c2:	2300      	movs	r3, #0
 801b8c4:	e0c6      	b.n	801ba54 <_ux_device_stack_configuration_set+0x2c0>

    /* Memorize the configuration selected.  */
    device -> ux_slave_device_configuration_selected =  configuration_value;
 801b8c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b8c8:	2180      	movs	r1, #128	@ 0x80
 801b8ca:	687a      	ldr	r2, [r7, #4]
 801b8cc:	505a      	str	r2, [r3, r1]
    /* We have found the configuration value requested by the host.
       Create the configuration descriptor and attach it to the device.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_configuration_descriptor_structure,
                UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                (UCHAR *) &device -> ux_slave_device_configuration_descriptor);
 801b8ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b8d0:	3384      	adds	r3, #132	@ 0x84
    _ux_utility_descriptor_parse(device_framework,
 801b8d2:	4963      	ldr	r1, [pc, #396]	@ (801ba60 <_ux_device_stack_configuration_set+0x2cc>)
 801b8d4:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 801b8d6:	2208      	movs	r2, #8
 801b8d8:	f001 fb22 	bl	801cf20 <_ux_utility_descriptor_parse>

    /* Configuration character D6 is for Self-powered */
    _ux_system_slave -> ux_system_slave_power_state = (configuration_descriptor.bmAttributes & 0x40) ? UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 801b8dc:	2340      	movs	r3, #64	@ 0x40
 801b8de:	18fb      	adds	r3, r7, r3
 801b8e0:	79db      	ldrb	r3, [r3, #7]
 801b8e2:	001a      	movs	r2, r3
 801b8e4:	2340      	movs	r3, #64	@ 0x40
 801b8e6:	4013      	ands	r3, r2
 801b8e8:	d001      	beq.n	801b8ee <_ux_device_stack_configuration_set+0x15a>
 801b8ea:	2202      	movs	r2, #2
 801b8ec:	e000      	b.n	801b8f0 <_ux_device_stack_configuration_set+0x15c>
 801b8ee:	2201      	movs	r2, #1
 801b8f0:	4b5a      	ldr	r3, [pc, #360]	@ (801ba5c <_ux_device_stack_configuration_set+0x2c8>)
 801b8f2:	6819      	ldr	r1, [r3, #0]
 801b8f4:	23a2      	movs	r3, #162	@ 0xa2
 801b8f6:	005b      	lsls	r3, r3, #1
 801b8f8:	50ca      	str	r2, [r1, r3]

    /* Configuration character D5 is for Remote Wakeup */
    _ux_system_slave -> ux_system_slave_remote_wakeup_capability = (configuration_descriptor.bmAttributes & 0x20) ? UX_TRUE : UX_FALSE;
 801b8fa:	2040      	movs	r0, #64	@ 0x40
 801b8fc:	183b      	adds	r3, r7, r0
 801b8fe:	79db      	ldrb	r3, [r3, #7]
 801b900:	115b      	asrs	r3, r3, #5
 801b902:	0019      	movs	r1, r3
 801b904:	4b55      	ldr	r3, [pc, #340]	@ (801ba5c <_ux_device_stack_configuration_set+0x2c8>)
 801b906:	681a      	ldr	r2, [r3, #0]
 801b908:	2301      	movs	r3, #1
 801b90a:	4019      	ands	r1, r3
 801b90c:	23a4      	movs	r3, #164	@ 0xa4
 801b90e:	005b      	lsls	r3, r3, #1
 801b910:	50d1      	str	r1, [r2, r3]

    /* Search only in current configuration */
    device_framework_length =  configuration_descriptor.wTotalLength;
 801b912:	183b      	adds	r3, r7, r0
 801b914:	885b      	ldrh	r3, [r3, #2]
 801b916:	67bb      	str	r3, [r7, #120]	@ 0x78

    /*  We need to scan all the interface descriptors following this
        configuration descriptor and enable all endpoints associated
        with the default alternate setting of each interface.  */
    while (device_framework_length != 0)
 801b918:	e08e      	b.n	801ba38 <_ux_device_stack_configuration_set+0x2a4>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801b91a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801b91c:	781b      	ldrb	r3, [r3, #0]
 801b91e:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801b920:	2157      	movs	r1, #87	@ 0x57
 801b922:	187b      	adds	r3, r7, r1
 801b924:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801b926:	7852      	ldrb	r2, [r2, #1]
 801b928:	701a      	strb	r2, [r3, #0]

        /* Check if this is an interface association descriptor.  */
        if(descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 801b92a:	187b      	adds	r3, r7, r1
 801b92c:	781b      	ldrb	r3, [r3, #0]
 801b92e:	2b0b      	cmp	r3, #11
 801b930:	d109      	bne.n	801b946 <_ux_device_stack_configuration_set+0x1b2>
        {

            /* Set the IAD flag.  */
            iad_flag = UX_TRUE;
 801b932:	2301      	movs	r3, #1
 801b934:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Get the first interface we have in the IAD. */
            iad_first_interface = (ULONG)  *(device_framework + 2);
 801b936:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801b938:	3302      	adds	r3, #2
 801b93a:	781b      	ldrb	r3, [r3, #0]
 801b93c:	66bb      	str	r3, [r7, #104]	@ 0x68

            /* Get the number of interfaces we have in the IAD. */
            iad_number_interfaces = (ULONG)  *(device_framework + 3);
 801b93e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801b940:	3303      	adds	r3, #3
 801b942:	781b      	ldrb	r3, [r3, #0]
 801b944:	667b      	str	r3, [r7, #100]	@ 0x64
        }

        /* Check if this is an interface descriptor.  */
        if(descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801b946:	2357      	movs	r3, #87	@ 0x57
 801b948:	18fb      	adds	r3, r7, r3
 801b94a:	781b      	ldrb	r3, [r3, #0]
 801b94c:	2b04      	cmp	r3, #4
 801b94e:	d000      	beq.n	801b952 <_ux_device_stack_configuration_set+0x1be>
 801b950:	e06a      	b.n	801ba28 <_ux_device_stack_configuration_set+0x294>
        {

            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 801b952:	2434      	movs	r4, #52	@ 0x34
 801b954:	193b      	adds	r3, r7, r4
 801b956:	4943      	ldr	r1, [pc, #268]	@ (801ba64 <_ux_device_stack_configuration_set+0x2d0>)
 801b958:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 801b95a:	2209      	movs	r2, #9
 801b95c:	f001 fae0 	bl	801cf20 <_ux_utility_descriptor_parse>
                        UX_INTERFACE_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &interface_descriptor);

            /* If the alternate setting is 0 for this interface, we need to
               memorize its class association and start it.  */
            if (interface_descriptor.bAlternateSetting == 0)
 801b960:	0021      	movs	r1, r4
 801b962:	187b      	adds	r3, r7, r1
 801b964:	78db      	ldrb	r3, [r3, #3]
 801b966:	2b00      	cmp	r3, #0
 801b968:	d15e      	bne.n	801ba28 <_ux_device_stack_configuration_set+0x294>
            {

                /* Are we in a IAD scenario ? */
                if (iad_flag == UX_TRUE)
 801b96a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801b96c:	2b01      	cmp	r3, #1
 801b96e:	d137      	bne.n	801b9e0 <_ux_device_stack_configuration_set+0x24c>
                {

                    /* Check if this is the first interface from the IAD. In this case,
                       we need to match a class to this interface.  */
                    if (interface_descriptor.bInterfaceNumber == iad_first_interface)
 801b970:	187b      	adds	r3, r7, r1
 801b972:	789b      	ldrb	r3, [r3, #2]
 801b974:	001a      	movs	r2, r3
 801b976:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b978:	4293      	cmp	r3, r2
 801b97a:	d11f      	bne.n	801b9bc <_ux_device_stack_configuration_set+0x228>
                    {

                        /* First interface. Scan the list of classes to find a match.  */
                        class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801b97c:	4b37      	ldr	r3, [pc, #220]	@ (801ba5c <_ux_device_stack_configuration_set+0x2c8>)
 801b97e:	681b      	ldr	r3, [r3, #0]
 801b980:	22fc      	movs	r2, #252	@ 0xfc
 801b982:	589b      	ldr	r3, [r3, r2]
 801b984:	653b      	str	r3, [r7, #80]	@ 0x50
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
                        {
#endif

                            /* Check if this class driver is used.  */
                            if (class_inst -> ux_slave_class_status == UX_USED)
 801b986:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b98a:	2b01      	cmp	r3, #1
 801b98c:	d11f      	bne.n	801b9ce <_ux_device_stack_configuration_set+0x23a>
                            {

                                /* Check if this is the same interface for the same configuration. */
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801b98e:	187b      	adds	r3, r7, r1
 801b990:	789b      	ldrb	r3, [r3, #2]
 801b992:	001a      	movs	r2, r3
 801b994:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b996:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801b998:	429a      	cmp	r2, r3
 801b99a:	d118      	bne.n	801b9ce <_ux_device_stack_configuration_set+0x23a>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 801b99c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b99e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801b9a0:	687a      	ldr	r2, [r7, #4]
 801b9a2:	429a      	cmp	r2, r3
 801b9a4:	d113      	bne.n	801b9ce <_ux_device_stack_configuration_set+0x23a>
                                {

                                    /* Memorize the class in the class/interface array.  */
                                    _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 801b9a6:	4b2d      	ldr	r3, [pc, #180]	@ (801ba5c <_ux_device_stack_configuration_set+0x2c8>)
 801b9a8:	681b      	ldr	r3, [r3, #0]
 801b9aa:	187a      	adds	r2, r7, r1
 801b9ac:	7892      	ldrb	r2, [r2, #2]
 801b9ae:	3240      	adds	r2, #64	@ 0x40
 801b9b0:	0092      	lsls	r2, r2, #2
 801b9b2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801b9b4:	50d1      	str	r1, [r2, r3]

                                    /* And again as the current class.  */
                                    current_class = class_inst;
 801b9b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b9b8:	673b      	str	r3, [r7, #112]	@ 0x70
 801b9ba:	e008      	b.n	801b9ce <_ux_device_stack_configuration_set+0x23a>
#endif
                    }
                    else

                        /* Memorize the class in the class/interface array.  We use the current class. */
                        _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = current_class;
 801b9bc:	4b27      	ldr	r3, [pc, #156]	@ (801ba5c <_ux_device_stack_configuration_set+0x2c8>)
 801b9be:	681b      	ldr	r3, [r3, #0]
 801b9c0:	2234      	movs	r2, #52	@ 0x34
 801b9c2:	18ba      	adds	r2, r7, r2
 801b9c4:	7892      	ldrb	r2, [r2, #2]
 801b9c6:	3240      	adds	r2, #64	@ 0x40
 801b9c8:	0092      	lsls	r2, r2, #2
 801b9ca:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 801b9cc:	50d1      	str	r1, [r2, r3]

                    /* Decrement the number of interfaces found in the same IAD.  */
                    iad_number_interfaces--;
 801b9ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801b9d0:	3b01      	subs	r3, #1
 801b9d2:	667b      	str	r3, [r7, #100]	@ 0x64

                    /* If none are left, get out of the IAD state machine.  */
                    if (iad_number_interfaces == 0)
 801b9d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801b9d6:	2b00      	cmp	r3, #0
 801b9d8:	d120      	bne.n	801ba1c <_ux_device_stack_configuration_set+0x288>

                        /* We have exhausted the interfaces within the IAD.  */
                        iad_flag = UX_FALSE;
 801b9da:	2300      	movs	r3, #0
 801b9dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801b9de:	e01d      	b.n	801ba1c <_ux_device_stack_configuration_set+0x288>
                }
                else
                {

                    /* First interface. Scan the list of classes to find a match.  */
                    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801b9e0:	4b1e      	ldr	r3, [pc, #120]	@ (801ba5c <_ux_device_stack_configuration_set+0x2c8>)
 801b9e2:	681b      	ldr	r3, [r3, #0]
 801b9e4:	22fc      	movs	r2, #252	@ 0xfc
 801b9e6:	589b      	ldr	r3, [r3, r2]
 801b9e8:	653b      	str	r3, [r7, #80]	@ 0x50
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
                    {
#endif

                        /* Check if this class driver is used.  */
                        if (class_inst -> ux_slave_class_status == UX_USED)
 801b9ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b9ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b9ee:	2b01      	cmp	r3, #1
 801b9f0:	d114      	bne.n	801ba1c <_ux_device_stack_configuration_set+0x288>
                        {

                            /* Check if this is the same interface for the same configuration. */
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801b9f2:	2134      	movs	r1, #52	@ 0x34
 801b9f4:	187b      	adds	r3, r7, r1
 801b9f6:	789b      	ldrb	r3, [r3, #2]
 801b9f8:	001a      	movs	r2, r3
 801b9fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b9fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801b9fe:	429a      	cmp	r2, r3
 801ba00:	d10c      	bne.n	801ba1c <_ux_device_stack_configuration_set+0x288>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 801ba02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801ba04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801ba06:	687a      	ldr	r2, [r7, #4]
 801ba08:	429a      	cmp	r2, r3
 801ba0a:	d107      	bne.n	801ba1c <_ux_device_stack_configuration_set+0x288>
                            {

                                /* Memorize the class in the class/interface array.  */
                                _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 801ba0c:	4b13      	ldr	r3, [pc, #76]	@ (801ba5c <_ux_device_stack_configuration_set+0x2c8>)
 801ba0e:	681b      	ldr	r3, [r3, #0]
 801ba10:	187a      	adds	r2, r7, r1
 801ba12:	7892      	ldrb	r2, [r2, #2]
 801ba14:	3240      	adds	r2, #64	@ 0x40
 801ba16:	0092      	lsls	r2, r2, #2
 801ba18:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801ba1a:	50d1      	str	r1, [r2, r3]
                    }
#endif
                }

                /* Set the interface.  */
                _ux_device_stack_interface_set(device_framework, device_framework_length, 0);
 801ba1c:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 801ba1e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801ba20:	2200      	movs	r2, #0
 801ba22:	0018      	movs	r0, r3
 801ba24:	f000 fe8a 	bl	801c73c <_ux_device_stack_interface_set>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801ba28:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801ba2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801ba2c:	1ad3      	subs	r3, r2, r3
 801ba2e:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801ba30:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801ba32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801ba34:	18d3      	adds	r3, r2, r3
 801ba36:	67fb      	str	r3, [r7, #124]	@ 0x7c
    while (device_framework_length != 0)
 801ba38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801ba3a:	2b00      	cmp	r3, #0
 801ba3c:	d000      	beq.n	801ba40 <_ux_device_stack_configuration_set+0x2ac>
 801ba3e:	e76c      	b.n	801b91a <_ux_device_stack_configuration_set+0x186>
    }

    /* Mark the device as configured now. */
    device -> ux_slave_device_state =  UX_DEVICE_CONFIGURED;
 801ba40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801ba42:	2203      	movs	r2, #3
 801ba44:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);
 801ba46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801ba48:	699b      	ldr	r3, [r3, #24]
 801ba4a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801ba4c:	2203      	movs	r2, #3
 801ba4e:	2113      	movs	r1, #19
 801ba50:	4798      	blx	r3

    /* Configuration mounted. */
    return(UX_SUCCESS);
 801ba52:	2300      	movs	r3, #0
}
 801ba54:	0018      	movs	r0, r3
 801ba56:	46bd      	mov	sp, r7
 801ba58:	b021      	add	sp, #132	@ 0x84
 801ba5a:	bd90      	pop	{r4, r7, pc}
 801ba5c:	20003b20 	.word	0x20003b20
 801ba60:	20000058 	.word	0x20000058
 801ba64:	20000060 	.word	0x20000060

0801ba68 <_ux_device_stack_control_request_process>:
/*                                            process with print class,   */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_control_request_process(UX_SLAVE_TRANSFER *transfer_request)
{
 801ba68:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ba6a:	b09d      	sub	sp, #116	@ 0x74
 801ba6c:	af02      	add	r7, sp, #8
 801ba6e:	6078      	str	r0, [r7, #4]
ULONG                       request;
ULONG                       request_value;
ULONG                       request_index;
ULONG                       request_length;
ULONG                       class_index;
UINT                        status =  UX_ERROR;
 801ba70:	23ff      	movs	r3, #255	@ 0xff
 801ba72:	65fb      	str	r3, [r7, #92]	@ 0x5c
UX_SLAVE_ENDPOINT           *endpoint;
ULONG                       application_data_length;

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801ba74:	4ba6      	ldr	r3, [pc, #664]	@ (801bd10 <_ux_device_stack_control_request_process+0x2a8>)
 801ba76:	681b      	ldr	r3, [r3, #0]
 801ba78:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801ba7a:	4ba5      	ldr	r3, [pc, #660]	@ (801bd10 <_ux_device_stack_control_request_process+0x2a8>)
 801ba7c:	681b      	ldr	r3, [r3, #0]
 801ba7e:	3324      	adds	r3, #36	@ 0x24
 801ba80:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Ensure that the Setup request has been received correctly.  */
    if (transfer_request -> ux_slave_transfer_request_completion_code == UX_SUCCESS)
 801ba82:	687b      	ldr	r3, [r7, #4]
 801ba84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ba86:	2b00      	cmp	r3, #0
 801ba88:	d000      	beq.n	801ba8c <_ux_device_stack_control_request_process+0x24>
 801ba8a:	e13b      	b.n	801bd04 <_ux_device_stack_control_request_process+0x29c>
    {

        /* Seems so far, the Setup request is valid. Extract all fields of
           the request.  */
        request_type   =   *transfer_request -> ux_slave_transfer_request_setup;
 801ba8c:	687b      	ldr	r3, [r7, #4]
 801ba8e:	223c      	movs	r2, #60	@ 0x3c
 801ba90:	5c9b      	ldrb	r3, [r3, r2]
 801ba92:	667b      	str	r3, [r7, #100]	@ 0x64
        request        =   *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 801ba94:	687b      	ldr	r3, [r7, #4]
 801ba96:	223d      	movs	r2, #61	@ 0x3d
 801ba98:	5c9b      	ldrb	r3, [r3, r2]
 801ba9a:	653b      	str	r3, [r7, #80]	@ 0x50
        request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 801ba9c:	687b      	ldr	r3, [r7, #4]
 801ba9e:	333c      	adds	r3, #60	@ 0x3c
 801baa0:	3302      	adds	r3, #2
 801baa2:	0018      	movs	r0, r3
 801baa4:	f001 fd84 	bl	801d5b0 <_ux_utility_short_get>
 801baa8:	0003      	movs	r3, r0
 801baaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
        request_index  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX);
 801baac:	687b      	ldr	r3, [r7, #4]
 801baae:	333c      	adds	r3, #60	@ 0x3c
 801bab0:	3304      	adds	r3, #4
 801bab2:	0018      	movs	r0, r3
 801bab4:	f001 fd7c 	bl	801d5b0 <_ux_utility_short_get>
 801bab8:	0003      	movs	r3, r0
 801baba:	64bb      	str	r3, [r7, #72]	@ 0x48
        request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 801babc:	687b      	ldr	r3, [r7, #4]
 801babe:	333c      	adds	r3, #60	@ 0x3c
 801bac0:	3306      	adds	r3, #6
 801bac2:	0018      	movs	r0, r3
 801bac4:	f001 fd74 	bl	801d5b0 <_ux_utility_short_get>
 801bac8:	0003      	movs	r3, r0
 801baca:	647b      	str	r3, [r7, #68]	@ 0x44

        /* Filter for GET_DESCRIPTOR/SET_DESCRIPTOR commands. If the descriptor to be returned is not a standard descriptor,
           treat the command as a CLASS command.  */
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 801bacc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bace:	2b06      	cmp	r3, #6
 801bad0:	d002      	beq.n	801bad8 <_ux_device_stack_control_request_process+0x70>
 801bad2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bad4:	2b07      	cmp	r3, #7
 801bad6:	d10c      	bne.n	801baf2 <_ux_device_stack_control_request_process+0x8a>
 801bad8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bada:	0a1b      	lsrs	r3, r3, #8
 801badc:	2260      	movs	r2, #96	@ 0x60
 801bade:	4013      	ands	r3, r2
 801bae0:	d007      	beq.n	801baf2 <_ux_device_stack_control_request_process+0x8a>
        {        

            /* This request is to be handled by the class layer.  */
            request_type &=  (UINT)~UX_REQUEST_TYPE;
 801bae2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bae4:	2260      	movs	r2, #96	@ 0x60
 801bae6:	4393      	bics	r3, r2
 801bae8:	667b      	str	r3, [r7, #100]	@ 0x64
            request_type |= UX_REQUEST_TYPE_CLASS;
 801baea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801baec:	2220      	movs	r2, #32
 801baee:	4313      	orrs	r3, r2
 801baf0:	667b      	str	r3, [r7, #100]	@ 0x64
        }                   

        /* Check if there is a vendor registered function at the application layer.  If the request
           is VENDOR and the request match, pass the request to the application.  */
        if ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR)
 801baf2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801baf4:	2260      	movs	r2, #96	@ 0x60
 801baf6:	4013      	ands	r3, r2
 801baf8:	2b40      	cmp	r3, #64	@ 0x40
 801bafa:	d140      	bne.n	801bb7e <_ux_device_stack_control_request_process+0x116>
        {

            /* Check the request demanded and compare it to the application registered one.  */
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 801bafc:	4b84      	ldr	r3, [pc, #528]	@ (801bd10 <_ux_device_stack_control_request_process+0x2a8>)
 801bafe:	681a      	ldr	r2, [r3, #0]
 801bb00:	23b6      	movs	r3, #182	@ 0xb6
 801bb02:	005b      	lsls	r3, r3, #1
 801bb04:	58d3      	ldr	r3, [r2, r3]
 801bb06:	2b00      	cmp	r3, #0
 801bb08:	d039      	beq.n	801bb7e <_ux_device_stack_control_request_process+0x116>
                request == _ux_system_slave -> ux_system_slave_device_vendor_request)
 801bb0a:	4b81      	ldr	r3, [pc, #516]	@ (801bd10 <_ux_device_stack_control_request_process+0x2a8>)
 801bb0c:	681a      	ldr	r2, [r3, #0]
 801bb0e:	23b4      	movs	r3, #180	@ 0xb4
 801bb10:	005b      	lsls	r3, r3, #1
 801bb12:	58d3      	ldr	r3, [r2, r3]
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 801bb14:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801bb16:	429a      	cmp	r2, r3
 801bb18:	d131      	bne.n	801bb7e <_ux_device_stack_control_request_process+0x116>
            {

                /* This is a Microsoft extended function. It happens before the device is configured. 
                   The request is passed to the application directly.  */
                application_data_length = UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 801bb1a:	2380      	movs	r3, #128	@ 0x80
 801bb1c:	005b      	lsls	r3, r3, #1
 801bb1e:	60fb      	str	r3, [r7, #12]
                status = _ux_system_slave -> ux_system_slave_device_vendor_request_function(request, request_value, 
 801bb20:	4b7b      	ldr	r3, [pc, #492]	@ (801bd10 <_ux_device_stack_control_request_process+0x2a8>)
 801bb22:	681a      	ldr	r2, [r3, #0]
 801bb24:	23b6      	movs	r3, #182	@ 0xb6
 801bb26:	005b      	lsls	r3, r3, #1
 801bb28:	58d4      	ldr	r4, [r2, r3]
 801bb2a:	687b      	ldr	r3, [r7, #4]
 801bb2c:	68db      	ldr	r3, [r3, #12]
 801bb2e:	6c7e      	ldr	r6, [r7, #68]	@ 0x44
 801bb30:	6cbd      	ldr	r5, [r7, #72]	@ 0x48
 801bb32:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801bb34:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 801bb36:	220c      	movs	r2, #12
 801bb38:	18ba      	adds	r2, r7, r2
 801bb3a:	9201      	str	r2, [sp, #4]
 801bb3c:	9300      	str	r3, [sp, #0]
 801bb3e:	0033      	movs	r3, r6
 801bb40:	002a      	movs	r2, r5
 801bb42:	47a0      	blx	r4
 801bb44:	0003      	movs	r3, r0
 801bb46:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                                                                            request_index, request_length, 
                                                                                            transfer_request -> ux_slave_transfer_request_data_pointer,
                                                                                            &application_data_length);

                /* Check the status from the application.  */
                if (status == UX_SUCCESS)
 801bb48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bb4a:	2b00      	cmp	r3, #0
 801bb4c:	d110      	bne.n	801bb70 <_ux_device_stack_control_request_process+0x108>
                {
                
                    /* Get the control endpoint associated with the device.  */
                    endpoint =  &device -> ux_slave_device_control_endpoint;
 801bb4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801bb50:	3318      	adds	r3, #24
 801bb52:	643b      	str	r3, [r7, #64]	@ 0x40
    
                    /* Get the pointer to the transfer request associated with the control endpoint.  */
                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801bb54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801bb56:	3320      	adds	r3, #32
 801bb58:	607b      	str	r3, [r7, #4]
    
                    /* Set the direction to OUT.  */
                    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801bb5a:	687b      	ldr	r3, [r7, #4]
 801bb5c:	2203      	movs	r2, #3
 801bb5e:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Perform the data transfer.  */
                    _ux_device_stack_transfer_request(transfer_request, application_data_length, request_length);
 801bb60:	68f9      	ldr	r1, [r7, #12]
 801bb62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801bb64:	687b      	ldr	r3, [r7, #4]
 801bb66:	0018      	movs	r0, r3
 801bb68:	f001 f83b 	bl	801cbe2 <_ux_device_stack_transfer_request>

                    /* We are done here.  */
                    return(UX_SUCCESS);
 801bb6c:	2300      	movs	r3, #0
 801bb6e:	e0ca      	b.n	801bd06 <_ux_device_stack_control_request_process+0x29e>
                }
                else
                {

                    /* The application did not like the vendor command format, stall the control endpoint.  */
                    _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801bb70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801bb72:	3318      	adds	r3, #24
 801bb74:	0018      	movs	r0, r3
 801bb76:	f000 fb45 	bl	801c204 <_ux_device_stack_endpoint_stall>
                    
                    /* We are done here.  */
                    return(UX_SUCCESS);
 801bb7a:	2300      	movs	r3, #0
 801bb7c:	e0c3      	b.n	801bd06 <_ux_device_stack_control_request_process+0x29e>
            }
        }

        /* Check the destination of the request. If the request is of type CLASS or VENDOR_SPECIFIC,
           the function has to be passed to the class layer.  */
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 801bb7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bb80:	2260      	movs	r2, #96	@ 0x60
 801bb82:	4013      	ands	r3, r2
 801bb84:	2b20      	cmp	r3, #32
 801bb86:	d004      	beq.n	801bb92 <_ux_device_stack_control_request_process+0x12a>
            ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR))
 801bb88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bb8a:	2260      	movs	r2, #96	@ 0x60
 801bb8c:	4013      	ands	r3, r2
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 801bb8e:	2b40      	cmp	r3, #64	@ 0x40
 801bb90:	d152      	bne.n	801bc38 <_ux_device_stack_control_request_process+0x1d0>
        {

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_REQUEST;
 801bb92:	2310      	movs	r3, #16
 801bb94:	18fb      	adds	r3, r7, r3
 801bb96:	2204      	movs	r2, #4
 801bb98:	601a      	str	r2, [r3, #0]

            /* We need to find which class this request is for.  */
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 801bb9a:	2300      	movs	r3, #0
 801bb9c:	663b      	str	r3, [r7, #96]	@ 0x60
 801bb9e:	e03c      	b.n	801bc1a <_ux_device_stack_control_request_process+0x1b2>
            {

                /* Get the class for the interface.  */
                class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[class_index];
 801bba0:	4b5b      	ldr	r3, [pc, #364]	@ (801bd10 <_ux_device_stack_control_request_process+0x2a8>)
 801bba2:	681b      	ldr	r3, [r3, #0]
 801bba4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801bba6:	3240      	adds	r2, #64	@ 0x40
 801bba8:	0092      	lsls	r2, r2, #2
 801bbaa:	58d3      	ldr	r3, [r2, r3]
 801bbac:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* If class is not ready, try next.  */
                if (class_ptr == UX_NULL)
 801bbae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801bbb0:	2b00      	cmp	r3, #0
 801bbb2:	d02c      	beq.n	801bc0e <_ux_device_stack_control_request_process+0x1a6>
                    continue;

                /* Is the request target to an interface?  */
                if ((request_type & UX_REQUEST_TARGET) == UX_REQUEST_TARGET_INTERFACE)
 801bbb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bbb6:	2203      	movs	r2, #3
 801bbb8:	4013      	ands	r3, r2
 801bbba:	2b01      	cmp	r3, #1
 801bbbc:	d118      	bne.n	801bbf0 <_ux_device_stack_control_request_process+0x188>
                       the request index, we should go to the next one.  */
                    /* For printer class (0x07) GET_DEVICE_ID (0x00) the high byte of 
                       wIndex is interface index (for recommended index sequence the interface
                       number is same as interface index inside configuration).
                     */
                    if ((request_type == 0xA1) && (request == 0x00) &&
 801bbbe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bbc0:	2ba1      	cmp	r3, #161	@ 0xa1
 801bbc2:	d10f      	bne.n	801bbe4 <_ux_device_stack_control_request_process+0x17c>
 801bbc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bbc6:	2b00      	cmp	r3, #0
 801bbc8:	d10c      	bne.n	801bbe4 <_ux_device_stack_control_request_process+0x17c>
                        (class_ptr -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07))
 801bbca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801bbcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801bbce:	7c5b      	ldrb	r3, [r3, #17]
                    if ((request_type == 0xA1) && (request == 0x00) &&
 801bbd0:	2b07      	cmp	r3, #7
 801bbd2:	d107      	bne.n	801bbe4 <_ux_device_stack_control_request_process+0x17c>
                    {

                        /* Check wIndex high byte.  */
                        if(*(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX + 1) != class_index)
 801bbd4:	687b      	ldr	r3, [r7, #4]
 801bbd6:	2241      	movs	r2, #65	@ 0x41
 801bbd8:	5c9b      	ldrb	r3, [r3, r2]
 801bbda:	001a      	movs	r2, r3
 801bbdc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bbde:	4293      	cmp	r3, r2
 801bbe0:	d006      	beq.n	801bbf0 <_ux_device_stack_control_request_process+0x188>
                            continue;
 801bbe2:	e017      	b.n	801bc14 <_ux_device_stack_control_request_process+0x1ac>
                    }
                    else
                    {

                        /* Check wIndex low.  */
                        if ((request_index & 0xFF) != class_index)
 801bbe4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801bbe6:	22ff      	movs	r2, #255	@ 0xff
 801bbe8:	4013      	ands	r3, r2
 801bbea:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801bbec:	429a      	cmp	r2, r3
 801bbee:	d110      	bne.n	801bc12 <_ux_device_stack_control_request_process+0x1aa>
                            continue;
                    }
                }

                /* Memorize the class in the command.  */
                class_command.ux_slave_class_command_class_ptr = class_ptr;
 801bbf0:	2110      	movs	r1, #16
 801bbf2:	187b      	adds	r3, r7, r1
 801bbf4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801bbf6:	621a      	str	r2, [r3, #32]

                /* We have found a potential candidate. Call this registered class entry function.  */
                status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801bbf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801bbfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801bbfc:	187a      	adds	r2, r7, r1
 801bbfe:	0010      	movs	r0, r2
 801bc00:	4798      	blx	r3
 801bc02:	0003      	movs	r3, r0
 801bc04:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* The status simply tells us if the registered class handled the 
                   command - if there was an issue processing the command, it would've 
                   stalled the control endpoint, notifying the host (and not us).  */
                if (status == UX_SUCCESS)
 801bc06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bc08:	2b00      	cmp	r3, #0
 801bc0a:	d00a      	beq.n	801bc22 <_ux_device_stack_control_request_process+0x1ba>
 801bc0c:	e002      	b.n	801bc14 <_ux_device_stack_control_request_process+0x1ac>
                    continue;
 801bc0e:	46c0      	nop			@ (mov r8, r8)
 801bc10:	e000      	b.n	801bc14 <_ux_device_stack_control_request_process+0x1ac>
                            continue;
 801bc12:	46c0      	nop			@ (mov r8, r8)
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 801bc14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bc16:	3301      	adds	r3, #1
 801bc18:	663b      	str	r3, [r7, #96]	@ 0x60
 801bc1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bc1c:	2b0f      	cmp	r3, #15
 801bc1e:	d9bf      	bls.n	801bba0 <_ux_device_stack_control_request_process+0x138>
 801bc20:	e000      	b.n	801bc24 <_ux_device_stack_control_request_process+0x1bc>

                    /* We are done, break the loop!  */
                    break;
 801bc22:	46c0      	nop			@ (mov r8, r8)

                /* Not handled, try next.  */
            }

            /* If no class handled the command, then we have an error here.  */
            if (status != UX_SUCCESS)
 801bc24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bc26:	2b00      	cmp	r3, #0
 801bc28:	d004      	beq.n	801bc34 <_ux_device_stack_control_request_process+0x1cc>

                /* We stall the command (request not supported).  */
                _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801bc2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801bc2c:	3318      	adds	r3, #24
 801bc2e:	0018      	movs	r0, r3
 801bc30:	f000 fae8 	bl	801c204 <_ux_device_stack_endpoint_stall>

            /* We are done for class/vendor request.  */
            return(status);
 801bc34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bc36:	e066      	b.n	801bd06 <_ux_device_stack_control_request_process+0x29e>
        }

        /* At this point, the request must be a standard request that the device stack should handle.  */
        switch (request)
 801bc38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bc3a:	2b0c      	cmp	r3, #12
 801bc3c:	d857      	bhi.n	801bcee <_ux_device_stack_control_request_process+0x286>
 801bc3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bc40:	009a      	lsls	r2, r3, #2
 801bc42:	4b34      	ldr	r3, [pc, #208]	@ (801bd14 <_ux_device_stack_control_request_process+0x2ac>)
 801bc44:	18d3      	adds	r3, r2, r3
 801bc46:	681b      	ldr	r3, [r3, #0]
 801bc48:	469f      	mov	pc, r3
        {

        case UX_GET_STATUS:

            status =  _ux_device_stack_get_status(request_type, request_index, request_length);
 801bc4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801bc4c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801bc4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bc50:	0018      	movs	r0, r3
 801bc52:	f000 fb09 	bl	801c268 <_ux_device_stack_get_status>
 801bc56:	0003      	movs	r3, r0
 801bc58:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bc5a:	e04b      	b.n	801bcf4 <_ux_device_stack_control_request_process+0x28c>

        case UX_CLEAR_FEATURE:

            status =  _ux_device_stack_clear_feature(request_type, request_value, request_index);
 801bc5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801bc5e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801bc60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bc62:	0018      	movs	r0, r3
 801bc64:	f7ff fd10 	bl	801b688 <_ux_device_stack_clear_feature>
 801bc68:	0003      	movs	r3, r0
 801bc6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bc6c:	e042      	b.n	801bcf4 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_FEATURE:

            status =  _ux_device_stack_set_feature(request_type, request_value, request_index);
 801bc6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801bc70:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801bc72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bc74:	0018      	movs	r0, r3
 801bc76:	f000 fedb 	bl	801ca30 <_ux_device_stack_set_feature>
 801bc7a:	0003      	movs	r3, r0
 801bc7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bc7e:	e039      	b.n	801bcf4 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_ADDRESS:
        
            /* Memorize the address. Some controllers memorize the address here. Some don't.  */
            dcd -> ux_slave_dcd_device_address =  request_value;
 801bc80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801bc82:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801bc84:	615a      	str	r2, [r3, #20]

            /* Force the new address.  */
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_SET_DEVICE_ADDRESS, (VOID *) (ALIGN_TYPE) request_value);
 801bc86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801bc88:	699b      	ldr	r3, [r3, #24]
 801bc8a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801bc8c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801bc8e:	2111      	movs	r1, #17
 801bc90:	4798      	blx	r3
 801bc92:	0003      	movs	r3, r0
 801bc94:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bc96:	e02d      	b.n	801bcf4 <_ux_device_stack_control_request_process+0x28c>

        case UX_GET_DESCRIPTOR:

            status =  _ux_device_stack_descriptor_send(request_value, request_index, request_length);
 801bc98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801bc9a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801bc9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bc9e:	0018      	movs	r0, r3
 801bca0:	f000 f83a 	bl	801bd18 <_ux_device_stack_descriptor_send>
 801bca4:	0003      	movs	r3, r0
 801bca6:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bca8:	e024      	b.n	801bcf4 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_DESCRIPTOR:

            status = UX_FUNCTION_NOT_SUPPORTED;
 801bcaa:	2354      	movs	r3, #84	@ 0x54
 801bcac:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bcae:	e021      	b.n	801bcf4 <_ux_device_stack_control_request_process+0x28c>

        case UX_GET_CONFIGURATION:

            status =  _ux_device_stack_configuration_get();
 801bcb0:	f7ff fd4a 	bl	801b748 <_ux_device_stack_configuration_get>
 801bcb4:	0003      	movs	r3, r0
 801bcb6:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bcb8:	e01c      	b.n	801bcf4 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_CONFIGURATION:

            status =  _ux_device_stack_configuration_set(request_value);
 801bcba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bcbc:	0018      	movs	r0, r3
 801bcbe:	f7ff fd69 	bl	801b794 <_ux_device_stack_configuration_set>
 801bcc2:	0003      	movs	r3, r0
 801bcc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bcc6:	e015      	b.n	801bcf4 <_ux_device_stack_control_request_process+0x28c>

        case UX_GET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_get(request_index);
 801bcc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801bcca:	0018      	movs	r0, r3
 801bccc:	f7ff fa10 	bl	801b0f0 <_ux_device_stack_alternate_setting_get>
 801bcd0:	0003      	movs	r3, r0
 801bcd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bcd4:	e00e      	b.n	801bcf4 <_ux_device_stack_control_request_process+0x28c>
                
        case UX_SET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_set(request_index,request_value);
 801bcd6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801bcd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801bcda:	0011      	movs	r1, r2
 801bcdc:	0018      	movs	r0, r3
 801bcde:	f7ff fa47 	bl	801b170 <_ux_device_stack_alternate_setting_set>
 801bce2:	0003      	movs	r3, r0
 801bce4:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bce6:	e005      	b.n	801bcf4 <_ux_device_stack_control_request_process+0x28c>
                

        case UX_SYNCH_FRAME:

            status = UX_SUCCESS;
 801bce8:	2300      	movs	r3, #0
 801bcea:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bcec:	e002      	b.n	801bcf4 <_ux_device_stack_control_request_process+0x28c>

        default :

            status = UX_FUNCTION_NOT_SUPPORTED;
 801bcee:	2354      	movs	r3, #84	@ 0x54
 801bcf0:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bcf2:	46c0      	nop			@ (mov r8, r8)
        }

        if (status != UX_SUCCESS)
 801bcf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bcf6:	2b00      	cmp	r3, #0
 801bcf8:	d004      	beq.n	801bd04 <_ux_device_stack_control_request_process+0x29c>

            /* Stall the control endpoint to issue protocol error. */
            _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801bcfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801bcfc:	3318      	adds	r3, #24
 801bcfe:	0018      	movs	r0, r3
 801bd00:	f000 fa80 	bl	801c204 <_ux_device_stack_endpoint_stall>
    }

    /* Return the function status.  */
    return(status);
 801bd04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 801bd06:	0018      	movs	r0, r3
 801bd08:	46bd      	mov	sp, r7
 801bd0a:	b01b      	add	sp, #108	@ 0x6c
 801bd0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801bd0e:	46c0      	nop			@ (mov r8, r8)
 801bd10:	20003b20 	.word	0x20003b20
 801bd14:	08026c90 	.word	0x08026c90

0801bd18 <_ux_device_stack_descriptor_send>:
/*                                            requests with zero wIndex,  */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_descriptor_send(ULONG descriptor_type, ULONG request_index, ULONG host_length)
{
 801bd18:	b590      	push	{r4, r7, lr}
 801bd1a:	b09b      	sub	sp, #108	@ 0x6c
 801bd1c:	af00      	add	r7, sp, #0
 801bd1e:	60f8      	str	r0, [r7, #12]
 801bd20:	60b9      	str	r1, [r7, #8]
 801bd22:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT               *endpoint;
UCHAR                           *device_framework;
UCHAR                           *device_framework_end;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
ULONG                           target_descriptor_length = 0;
 801bd24:	2300      	movs	r3, #0
 801bd26:	657b      	str	r3, [r7, #84]	@ 0x54
UINT                            status =  UX_ERROR;
 801bd28:	23ff      	movs	r3, #255	@ 0xff
 801bd2a:	653b      	str	r3, [r7, #80]	@ 0x50

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_DESCRIPTOR_SEND, descriptor_type, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801bd2c:	4bcd      	ldr	r3, [pc, #820]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801bd2e:	681b      	ldr	r3, [r3, #0]
 801bd30:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801bd32:	4bcc      	ldr	r3, [pc, #816]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801bd34:	681b      	ldr	r3, [r3, #0]
 801bd36:	3324      	adds	r3, #36	@ 0x24
 801bd38:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801bd3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801bd3c:	3318      	adds	r3, #24
 801bd3e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801bd40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bd42:	3320      	adds	r3, #32
 801bd44:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801bd46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd48:	2203      	movs	r2, #3
 801bd4a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Isolate the descriptor index.  */
    descriptor_index =  descriptor_type & 0xff;
 801bd4c:	68fb      	ldr	r3, [r7, #12]
 801bd4e:	22ff      	movs	r2, #255	@ 0xff
 801bd50:	4013      	ands	r3, r2
 801bd52:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Reset the parsed index.  */
    parsed_descriptor_index =  0;
 801bd54:	2300      	movs	r3, #0
 801bd56:	667b      	str	r3, [r7, #100]	@ 0x64

    /* Shift the descriptor type in the low byte field.  */
    descriptor_type =  (UCHAR) ((descriptor_type >> 8) & 0xff);
 801bd58:	68fb      	ldr	r3, [r7, #12]
 801bd5a:	0a1b      	lsrs	r3, r3, #8
 801bd5c:	b2db      	uxtb	r3, r3
 801bd5e:	60fb      	str	r3, [r7, #12]

    /* Default descriptor length is host length.  */
    length =  host_length;
 801bd60:	687b      	ldr	r3, [r7, #4]
 801bd62:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* What type of descriptor do we need to return?  */
    switch (descriptor_type)
 801bd64:	68fb      	ldr	r3, [r7, #12]
 801bd66:	2b0f      	cmp	r3, #15
 801bd68:	d900      	bls.n	801bd6c <_ux_device_stack_descriptor_send+0x54>
 801bd6a:	e1d8      	b.n	801c11e <_ux_device_stack_descriptor_send+0x406>
 801bd6c:	68fb      	ldr	r3, [r7, #12]
 801bd6e:	009a      	lsls	r2, r3, #2
 801bd70:	4bbd      	ldr	r3, [pc, #756]	@ (801c068 <_ux_device_stack_descriptor_send+0x350>)
 801bd72:	18d3      	adds	r3, r2, r3
 801bd74:	681b      	ldr	r3, [r3, #0]
 801bd76:	469f      	mov	pc, r3
    {

    case UX_DEVICE_DESCRIPTOR_ITEM:

		/* Setup device descriptor length.  */
        if (host_length > UX_DEVICE_DESCRIPTOR_LENGTH)
 801bd78:	687b      	ldr	r3, [r7, #4]
 801bd7a:	2b12      	cmp	r3, #18
 801bd7c:	d901      	bls.n	801bd82 <_ux_device_stack_descriptor_send+0x6a>
            length =  UX_DEVICE_DESCRIPTOR_LENGTH;
 801bd7e:	2312      	movs	r3, #18
 801bd80:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Fall through.  */
    case UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM:

        /* Setup qualifier descriptor length.  */
        if (descriptor_type == UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM &&
 801bd82:	68fb      	ldr	r3, [r7, #12]
 801bd84:	2b06      	cmp	r3, #6
 801bd86:	d104      	bne.n	801bd92 <_ux_device_stack_descriptor_send+0x7a>
 801bd88:	687b      	ldr	r3, [r7, #4]
 801bd8a:	2b0a      	cmp	r3, #10
 801bd8c:	d901      	bls.n	801bd92 <_ux_device_stack_descriptor_send+0x7a>
            host_length > UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH)
            length =  UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH;
 801bd8e:	230a      	movs	r3, #10
 801bd90:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Fall through.  */
    case UX_OTG_DESCRIPTOR_ITEM:

        /* Setup OTG descriptor length.  */
        if (descriptor_type == UX_OTG_DESCRIPTOR_ITEM &&
 801bd92:	68fb      	ldr	r3, [r7, #12]
 801bd94:	2b09      	cmp	r3, #9
 801bd96:	d104      	bne.n	801bda2 <_ux_device_stack_descriptor_send+0x8a>
 801bd98:	687b      	ldr	r3, [r7, #4]
 801bd9a:	2b05      	cmp	r3, #5
 801bd9c:	d901      	bls.n	801bda2 <_ux_device_stack_descriptor_send+0x8a>
            host_length > UX_OTG_DESCRIPTOR_LENGTH)
            length =  UX_OTG_DESCRIPTOR_LENGTH;
 801bd9e:	2305      	movs	r3, #5
 801bda0:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* We may or may not have a device qualifier descriptor.  */
        device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801bda2:	4bb0      	ldr	r3, [pc, #704]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801bda4:	681b      	ldr	r3, [r3, #0]
 801bda6:	22cc      	movs	r2, #204	@ 0xcc
 801bda8:	589b      	ldr	r3, [r3, r2]
 801bdaa:	663b      	str	r3, [r7, #96]	@ 0x60
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801bdac:	4bad      	ldr	r3, [pc, #692]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801bdae:	681b      	ldr	r3, [r3, #0]
 801bdb0:	22d0      	movs	r2, #208	@ 0xd0
 801bdb2:	589b      	ldr	r3, [r3, r2]
 801bdb4:	65bb      	str	r3, [r7, #88]	@ 0x58
        device_framework_end = device_framework + device_framework_length;
 801bdb6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801bdb8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801bdba:	18d3      	adds	r3, r2, r3
 801bdbc:	65fb      	str	r3, [r7, #92]	@ 0x5c

        /* Parse the device framework and locate a device qualifier descriptor.  */
        while (device_framework < device_framework_end)
 801bdbe:	e022      	b.n	801be06 <_ux_device_stack_descriptor_send+0xee>
        {

            /* Get descriptor length.  */
            descriptor_length =  (ULONG) *device_framework;
 801bdc0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bdc2:	781b      	ldrb	r3, [r3, #0]
 801bdc4:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Check if this is a descriptor expected.  */
            if (*(device_framework + 1) == descriptor_type)
 801bdc6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bdc8:	3301      	adds	r3, #1
 801bdca:	781b      	ldrb	r3, [r3, #0]
 801bdcc:	001a      	movs	r2, r3
 801bdce:	68fb      	ldr	r3, [r7, #12]
 801bdd0:	4293      	cmp	r3, r2
 801bdd2:	d110      	bne.n	801bdf6 <_ux_device_stack_descriptor_send+0xde>
            {

                /* Copy the device descriptor into the transfer request memory.  */
                _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 801bdd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bdd6:	68db      	ldr	r3, [r3, #12]
 801bdd8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801bdda:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801bddc:	0018      	movs	r0, r3
 801bdde:	f001 fb49 	bl	801d474 <_ux_utility_memory_copy>
                                                device_framework, length); /* Use case of memcpy is verified. */

                /* Perform the data transfer.  */
                status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801bde2:	687a      	ldr	r2, [r7, #4]
 801bde4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801bde6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bde8:	0018      	movs	r0, r3
 801bdea:	f000 fefa 	bl	801cbe2 <_ux_device_stack_transfer_request>
 801bdee:	0003      	movs	r3, r0
 801bdf0:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 801bdf2:	46c0      	nop			@ (mov r8, r8)
            device_framework_length -=  descriptor_length;

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
        }
        break;
 801bdf4:	e19e      	b.n	801c134 <_ux_device_stack_descriptor_send+0x41c>
            device_framework_length -=  descriptor_length;
 801bdf6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801bdf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bdfa:	1ad3      	subs	r3, r2, r3
 801bdfc:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework +=  descriptor_length;
 801bdfe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801be00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801be02:	18d3      	adds	r3, r2, r3
 801be04:	663b      	str	r3, [r7, #96]	@ 0x60
        while (device_framework < device_framework_end)
 801be06:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801be08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801be0a:	429a      	cmp	r2, r3
 801be0c:	d3d8      	bcc.n	801bdc0 <_ux_device_stack_descriptor_send+0xa8>
        break;
 801be0e:	e191      	b.n	801c134 <_ux_device_stack_descriptor_send+0x41c>
#endif
    case UX_OTHER_SPEED_DESCRIPTOR_ITEM:
        /* Fall through.  */
    case UX_CONFIGURATION_DESCRIPTOR_ITEM:

        if (descriptor_type == UX_OTHER_SPEED_DESCRIPTOR_ITEM)
 801be10:	68fb      	ldr	r3, [r7, #12]
 801be12:	2b07      	cmp	r3, #7
 801be14:	d10e      	bne.n	801be34 <_ux_device_stack_descriptor_send+0x11c>
        {

            /* This request is used by the host to find out the capability of this device
            if it was running at full speed. The behavior is the same as in a GET_CONFIGURATIOn descriptor
            but we do not use the current device framework but rather the full speed framework. */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801be16:	4b93      	ldr	r3, [pc, #588]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801be18:	681b      	ldr	r3, [r3, #0]
 801be1a:	22d4      	movs	r2, #212	@ 0xd4
 801be1c:	589b      	ldr	r3, [r3, r2]
 801be1e:	663b      	str	r3, [r7, #96]	@ 0x60
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801be20:	4b90      	ldr	r3, [pc, #576]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801be22:	681b      	ldr	r3, [r3, #0]
 801be24:	22d8      	movs	r2, #216	@ 0xd8
 801be26:	589b      	ldr	r3, [r3, r2]
 801be28:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework_end = device_framework + device_framework_length;
 801be2a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801be2c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801be2e:	18d3      	adds	r3, r2, r3
 801be30:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801be32:	e047      	b.n	801bec4 <_ux_device_stack_descriptor_send+0x1ac>
        else
        {

            /* We may have multiple configurations !, the index will tell us what
            configuration descriptor we need to return.  */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801be34:	4b8b      	ldr	r3, [pc, #556]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801be36:	681b      	ldr	r3, [r3, #0]
 801be38:	22cc      	movs	r2, #204	@ 0xcc
 801be3a:	589b      	ldr	r3, [r3, r2]
 801be3c:	663b      	str	r3, [r7, #96]	@ 0x60
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801be3e:	4b89      	ldr	r3, [pc, #548]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801be40:	681b      	ldr	r3, [r3, #0]
 801be42:	22d0      	movs	r2, #208	@ 0xd0
 801be44:	589b      	ldr	r3, [r3, r2]
 801be46:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework_end = device_framework + device_framework_length;
 801be48:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801be4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801be4c:	18d3      	adds	r3, r2, r3
 801be4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
        }

        /* Parse the device framework and locate a configuration descriptor.  */
        while (device_framework < device_framework_end)
 801be50:	e038      	b.n	801bec4 <_ux_device_stack_descriptor_send+0x1ac>
        {

            /* Get descriptor length. */
            descriptor_length =  (ULONG) *device_framework;
 801be52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801be54:	781b      	ldrb	r3, [r3, #0]
 801be56:	627b      	str	r3, [r7, #36]	@ 0x24

#ifndef UX_BOS_SUPPORT_DISABLE

            /* Check if we are finding BOS descriptor.  */
            if (descriptor_type == UX_BOS_DESCRIPTOR_ITEM)
 801be58:	68fb      	ldr	r3, [r7, #12]
 801be5a:	2b0f      	cmp	r3, #15
 801be5c:	d111      	bne.n	801be82 <_ux_device_stack_descriptor_send+0x16a>
            {
                if (*(device_framework + 1) == UX_BOS_DESCRIPTOR_ITEM)
 801be5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801be60:	3301      	adds	r3, #1
 801be62:	781b      	ldrb	r3, [r3, #0]
 801be64:	2b0f      	cmp	r3, #15
 801be66:	d125      	bne.n	801beb4 <_ux_device_stack_descriptor_send+0x19c>
                {

                    /* Parse the BOS descriptor.  */
                    _ux_utility_descriptor_parse(device_framework,
 801be68:	2410      	movs	r4, #16
 801be6a:	193b      	adds	r3, r7, r4
 801be6c:	497f      	ldr	r1, [pc, #508]	@ (801c06c <_ux_device_stack_descriptor_send+0x354>)
 801be6e:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801be70:	2204      	movs	r2, #4
 801be72:	f001 f855 	bl	801cf20 <_ux_utility_descriptor_parse>
                                _ux_system_bos_descriptor_structure,
                                UX_BOS_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &bos_descriptor);

                    /* Get the length of entire BOS descriptor.  */
                    target_descriptor_length = bos_descriptor.wTotalLength;
 801be76:	193b      	adds	r3, r7, r4
 801be78:	885b      	ldrh	r3, [r3, #2]
 801be7a:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Descriptor is found.  */
                    status = UX_SUCCESS;
 801be7c:	2300      	movs	r3, #0
 801be7e:	653b      	str	r3, [r7, #80]	@ 0x50
                    break;
 801be80:	e024      	b.n	801becc <_ux_device_stack_descriptor_send+0x1b4>

                /* Check if this is a configuration descriptor.  We are cheating here. Instead of creating
                a OTHER SPEED descriptor, we simply scan the configuration descriptor for the Full Speed
                framework and return this configuration after we manually changed the configuration descriptor
                item into a Other Speed Descriptor. */
                if (*(device_framework + 1) == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801be82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801be84:	3301      	adds	r3, #1
 801be86:	781b      	ldrb	r3, [r3, #0]
 801be88:	2b02      	cmp	r3, #2
 801be8a:	d113      	bne.n	801beb4 <_ux_device_stack_descriptor_send+0x19c>
                {

                    /* Check the index. It must be the same as the one requested.  */
                    if (parsed_descriptor_index == descriptor_index)
 801be8c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801be8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be90:	429a      	cmp	r2, r3
 801be92:	d10c      	bne.n	801beae <_ux_device_stack_descriptor_send+0x196>
                    {

                        /* Parse the configuration descriptor. */
                        _ux_utility_descriptor_parse(device_framework,
 801be94:	2418      	movs	r4, #24
 801be96:	193b      	adds	r3, r7, r4
 801be98:	4975      	ldr	r1, [pc, #468]	@ (801c070 <_ux_device_stack_descriptor_send+0x358>)
 801be9a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801be9c:	2208      	movs	r2, #8
 801be9e:	f001 f83f 	bl	801cf20 <_ux_utility_descriptor_parse>
                                    _ux_system_configuration_descriptor_structure,
                                    UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &configuration_descriptor);

                        /* Get the length of entire configuration descriptor.  */
                        target_descriptor_length = configuration_descriptor.wTotalLength;
 801bea2:	193b      	adds	r3, r7, r4
 801bea4:	885b      	ldrh	r3, [r3, #2]
 801bea6:	657b      	str	r3, [r7, #84]	@ 0x54

                        /* Descriptor is found.  */
                        status = UX_SUCCESS;
 801bea8:	2300      	movs	r3, #0
 801beaa:	653b      	str	r3, [r7, #80]	@ 0x50
                        break;
 801beac:	e00e      	b.n	801becc <_ux_device_stack_descriptor_send+0x1b4>
                    }
                    else
                    {

                        /* There may be more configuration descriptors in this framework.  */
                        parsed_descriptor_index++;
 801beae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801beb0:	3301      	adds	r3, #1
 801beb2:	667b      	str	r3, [r7, #100]	@ 0x64
                    }
                }
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 801beb4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801beb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801beb8:	1ad3      	subs	r3, r2, r3
 801beba:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801bebc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801bebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bec0:	18d3      	adds	r3, r2, r3
 801bec2:	663b      	str	r3, [r7, #96]	@ 0x60
        while (device_framework < device_framework_end)
 801bec4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801bec6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bec8:	429a      	cmp	r2, r3
 801beca:	d3c2      	bcc.n	801be52 <_ux_device_stack_descriptor_send+0x13a>
        }

        /* Send the descriptor.  */
        if (status == UX_SUCCESS)
 801becc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bece:	2b00      	cmp	r3, #0
 801bed0:	d000      	beq.n	801bed4 <_ux_device_stack_descriptor_send+0x1bc>
 801bed2:	e12c      	b.n	801c12e <_ux_device_stack_descriptor_send+0x416>
        {

            /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
                and do not return more than what is allowed.  */
            if (target_descriptor_length < host_length)
 801bed4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801bed6:	687b      	ldr	r3, [r7, #4]
 801bed8:	429a      	cmp	r2, r3
 801beda:	d202      	bcs.n	801bee2 <_ux_device_stack_descriptor_send+0x1ca>
                length =  target_descriptor_length;
 801bedc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801bede:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801bee0:	e001      	b.n	801bee6 <_ux_device_stack_descriptor_send+0x1ce>
            else
                length =  host_length;
 801bee2:	687b      	ldr	r3, [r7, #4]
 801bee4:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Check buffer length, since total descriptors length may exceed buffer...  */
            if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801bee6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801bee8:	2380      	movs	r3, #128	@ 0x80
 801beea:	005b      	lsls	r3, r3, #1
 801beec:	429a      	cmp	r2, r3
 801beee:	d90d      	bls.n	801bf0c <_ux_device_stack_descriptor_send+0x1f4>
            {
                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801bef0:	2212      	movs	r2, #18
 801bef2:	2109      	movs	r1, #9
 801bef4:	2002      	movs	r0, #2
 801bef6:	f000 ff3f 	bl	801cd78 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801befa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801befc:	699b      	ldr	r3, [r3, #24]
 801befe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801bf00:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801bf02:	2114      	movs	r1, #20
 801bf04:	4798      	blx	r3
 801bf06:	0003      	movs	r3, r0
 801bf08:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 801bf0a:	e113      	b.n	801c134 <_ux_device_stack_descriptor_send+0x41c>
            }

            /* Copy the device descriptor into the transfer request memory.  */
            _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 801bf0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bf0e:	68db      	ldr	r3, [r3, #12]
 801bf10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801bf12:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801bf14:	0018      	movs	r0, r3
 801bf16:	f001 faad 	bl	801d474 <_ux_utility_memory_copy>
                                device_framework, length); /* Use case of memcpy is verified. */

            /* Now we need to hack the found descriptor because this request expect a requested
                descriptor type instead of the regular descriptor.  */
            *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) = (UCHAR)descriptor_type;
 801bf1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bf1c:	68db      	ldr	r3, [r3, #12]
 801bf1e:	3301      	adds	r3, #1
 801bf20:	68fa      	ldr	r2, [r7, #12]
 801bf22:	b2d2      	uxtb	r2, r2
 801bf24:	701a      	strb	r2, [r3, #0]

            /* We can return the configuration descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801bf26:	687a      	ldr	r2, [r7, #4]
 801bf28:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801bf2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bf2c:	0018      	movs	r0, r3
 801bf2e:	f000 fe58 	bl	801cbe2 <_ux_device_stack_transfer_request>
 801bf32:	0003      	movs	r3, r0
 801bf34:	653b      	str	r3, [r7, #80]	@ 0x50
        }
        break;
 801bf36:	e0fa      	b.n	801c12e <_ux_device_stack_descriptor_send+0x416>

    case UX_STRING_DESCRIPTOR_ITEM:

        /* We need to filter for the index 0 which is the language ID string.  */
        if (descriptor_index == 0)
 801bf38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bf3a:	2b00      	cmp	r3, #0
 801bf3c:	d14d      	bne.n	801bfda <_ux_device_stack_descriptor_send+0x2c2>
        {

            /* We need to check request buffer size in case it's possible exceed. */
            if (_ux_system_slave -> ux_system_slave_language_id_framework_length + 2 > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801bf3e:	4b49      	ldr	r3, [pc, #292]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801bf40:	681b      	ldr	r3, [r3, #0]
 801bf42:	22f0      	movs	r2, #240	@ 0xf0
 801bf44:	589b      	ldr	r3, [r3, r2]
 801bf46:	1c9a      	adds	r2, r3, #2
 801bf48:	2380      	movs	r3, #128	@ 0x80
 801bf4a:	005b      	lsls	r3, r3, #1
 801bf4c:	429a      	cmp	r2, r3
 801bf4e:	d90d      	bls.n	801bf6c <_ux_device_stack_descriptor_send+0x254>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801bf50:	2212      	movs	r2, #18
 801bf52:	2109      	movs	r1, #9
 801bf54:	2002      	movs	r0, #2
 801bf56:	f000 ff0f 	bl	801cd78 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801bf5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801bf5c:	699b      	ldr	r3, [r3, #24]
 801bf5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801bf60:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801bf62:	2114      	movs	r1, #20
 801bf64:	4798      	blx	r3
 801bf66:	0003      	movs	r3, r0
 801bf68:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 801bf6a:	e0e3      	b.n	801c134 <_ux_device_stack_descriptor_send+0x41c>
            }

            /* We have a request to send back the language ID list. Use the transfer request buffer.  */
            string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801bf6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bf6e:	68db      	ldr	r3, [r3, #12]
 801bf70:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Store the total length of the response.  */
            *string_memory =  (UCHAR)(_ux_system_slave -> ux_system_slave_language_id_framework_length + 2);
 801bf72:	4b3c      	ldr	r3, [pc, #240]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801bf74:	681b      	ldr	r3, [r3, #0]
 801bf76:	22f0      	movs	r2, #240	@ 0xf0
 801bf78:	589b      	ldr	r3, [r3, r2]
 801bf7a:	b2db      	uxtb	r3, r3
 801bf7c:	3302      	adds	r3, #2
 801bf7e:	b2da      	uxtb	r2, r3
 801bf80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf82:	701a      	strb	r2, [r3, #0]

            /* Store the descriptor type.  */
            *(string_memory +1) =  UX_STRING_DESCRIPTOR_ITEM;
 801bf84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf86:	3301      	adds	r3, #1
 801bf88:	2203      	movs	r2, #3
 801bf8a:	701a      	strb	r2, [r3, #0]

            /* Store the language ID into the buffer.  */
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 801bf8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf8e:	1c98      	adds	r0, r3, #2
 801bf90:	4b34      	ldr	r3, [pc, #208]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801bf92:	681b      	ldr	r3, [r3, #0]
 801bf94:	22ec      	movs	r2, #236	@ 0xec
 801bf96:	5899      	ldr	r1, [r3, r2]
                                                        _ux_system_slave -> ux_system_slave_language_id_framework_length); /* Use case of memcpy is verified. */
 801bf98:	4b32      	ldr	r3, [pc, #200]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801bf9a:	681b      	ldr	r3, [r3, #0]
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 801bf9c:	22f0      	movs	r2, #240	@ 0xf0
 801bf9e:	589b      	ldr	r3, [r3, r2]
 801bfa0:	001a      	movs	r2, r3
 801bfa2:	f001 fa67 	bl	801d474 <_ux_utility_memory_copy>

            /* Filter the length asked/required.  */
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 801bfa6:	4b2f      	ldr	r3, [pc, #188]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801bfa8:	681b      	ldr	r3, [r3, #0]
 801bfaa:	22f0      	movs	r2, #240	@ 0xf0
 801bfac:	589b      	ldr	r3, [r3, r2]
 801bfae:	3302      	adds	r3, #2
 801bfb0:	687a      	ldr	r2, [r7, #4]
 801bfb2:	429a      	cmp	r2, r3
 801bfb4:	d906      	bls.n	801bfc4 <_ux_device_stack_descriptor_send+0x2ac>
                length =  _ux_system_slave -> ux_system_slave_language_id_framework_length + 2;
 801bfb6:	4b2b      	ldr	r3, [pc, #172]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801bfb8:	681b      	ldr	r3, [r3, #0]
 801bfba:	22f0      	movs	r2, #240	@ 0xf0
 801bfbc:	589b      	ldr	r3, [r3, r2]
 801bfbe:	3302      	adds	r3, #2
 801bfc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801bfc2:	e001      	b.n	801bfc8 <_ux_device_stack_descriptor_send+0x2b0>
            else
                length =  host_length;
 801bfc4:	687b      	ldr	r3, [r7, #4]
 801bfc6:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* We can return the string language ID descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801bfc8:	687a      	ldr	r2, [r7, #4]
 801bfca:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801bfcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bfce:	0018      	movs	r0, r3
 801bfd0:	f000 fe07 	bl	801cbe2 <_ux_device_stack_transfer_request>
 801bfd4:	0003      	movs	r3, r0
 801bfd6:	653b      	str	r3, [r7, #80]	@ 0x50
                /* Could not find the required string index. Stall the endpoint.  */
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
                return(UX_ERROR);
            }
        }
        break;
 801bfd8:	e0ab      	b.n	801c132 <_ux_device_stack_descriptor_send+0x41a>
            string_framework =  _ux_system_slave -> ux_system_slave_string_framework;
 801bfda:	4b22      	ldr	r3, [pc, #136]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801bfdc:	681b      	ldr	r3, [r3, #0]
 801bfde:	22e4      	movs	r2, #228	@ 0xe4
 801bfe0:	589b      	ldr	r3, [r3, r2]
 801bfe2:	64bb      	str	r3, [r7, #72]	@ 0x48
            string_framework_length =  _ux_system_slave -> ux_system_slave_string_framework_length;
 801bfe4:	4b1f      	ldr	r3, [pc, #124]	@ (801c064 <_ux_device_stack_descriptor_send+0x34c>)
 801bfe6:	681b      	ldr	r3, [r3, #0]
 801bfe8:	22e8      	movs	r2, #232	@ 0xe8
 801bfea:	589b      	ldr	r3, [r3, r2]
 801bfec:	647b      	str	r3, [r7, #68]	@ 0x44
            while (string_framework_length != 0)
 801bfee:	e087      	b.n	801c100 <_ux_device_stack_descriptor_send+0x3e8>
                if (_ux_utility_short_get(string_framework) == request_index)
 801bff0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801bff2:	0018      	movs	r0, r3
 801bff4:	f001 fadc 	bl	801d5b0 <_ux_utility_short_get>
 801bff8:	0002      	movs	r2, r0
 801bffa:	68bb      	ldr	r3, [r7, #8]
 801bffc:	4293      	cmp	r3, r2
 801bffe:	d170      	bne.n	801c0e2 <_ux_device_stack_descriptor_send+0x3ca>
                    if (*(string_framework + 2) == descriptor_index)
 801c000:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c002:	3302      	adds	r3, #2
 801c004:	781b      	ldrb	r3, [r3, #0]
 801c006:	001a      	movs	r2, r3
 801c008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c00a:	4293      	cmp	r3, r2
 801c00c:	d169      	bne.n	801c0e2 <_ux_device_stack_descriptor_send+0x3ca>
                        if (((*(string_framework + 3)*2) + 2) > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801c00e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c010:	3303      	adds	r3, #3
 801c012:	781b      	ldrb	r3, [r3, #0]
 801c014:	3301      	adds	r3, #1
 801c016:	005a      	lsls	r2, r3, #1
 801c018:	2380      	movs	r3, #128	@ 0x80
 801c01a:	005b      	lsls	r3, r3, #1
 801c01c:	429a      	cmp	r2, r3
 801c01e:	dd0d      	ble.n	801c03c <_ux_device_stack_descriptor_send+0x324>
                            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801c020:	2212      	movs	r2, #18
 801c022:	2109      	movs	r1, #9
 801c024:	2002      	movs	r0, #2
 801c026:	f000 fea7 	bl	801cd78 <_ux_system_error_handler>
                            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c02a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c02c:	699b      	ldr	r3, [r3, #24]
 801c02e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c030:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c032:	2114      	movs	r1, #20
 801c034:	4798      	blx	r3
 801c036:	0003      	movs	r3, r0
 801c038:	653b      	str	r3, [r7, #80]	@ 0x50
                            break;
 801c03a:	e065      	b.n	801c108 <_ux_device_stack_descriptor_send+0x3f0>
                        string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801c03c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c03e:	68db      	ldr	r3, [r3, #12]
 801c040:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *string_memory =  (UCHAR)((*(string_framework + 3)*2) + 2);
 801c042:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c044:	3303      	adds	r3, #3
 801c046:	781b      	ldrb	r3, [r3, #0]
 801c048:	3301      	adds	r3, #1
 801c04a:	b2db      	uxtb	r3, r3
 801c04c:	18db      	adds	r3, r3, r3
 801c04e:	b2da      	uxtb	r2, r3
 801c050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c052:	701a      	strb	r2, [r3, #0]
                        *(string_memory + 1) =  UX_STRING_DESCRIPTOR_ITEM;
 801c054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c056:	3301      	adds	r3, #1
 801c058:	2203      	movs	r2, #3
 801c05a:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 801c05c:	2300      	movs	r3, #0
 801c05e:	643b      	str	r3, [r7, #64]	@ 0x40
 801c060:	e01d      	b.n	801c09e <_ux_device_stack_descriptor_send+0x386>
 801c062:	46c0      	nop			@ (mov r8, r8)
 801c064:	20003b20 	.word	0x20003b20
 801c068:	08026cc4 	.word	0x08026cc4
 801c06c:	2000006c 	.word	0x2000006c
 801c070:	20000058 	.word	0x20000058
                            *(string_memory + 2 + (string_length * 2)) =  *(string_framework + 4 + string_length);
 801c074:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c076:	3304      	adds	r3, #4
 801c078:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801c07a:	18d2      	adds	r2, r2, r3
 801c07c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c07e:	3301      	adds	r3, #1
 801c080:	005b      	lsls	r3, r3, #1
 801c082:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801c084:	18cb      	adds	r3, r1, r3
 801c086:	7812      	ldrb	r2, [r2, #0]
 801c088:	701a      	strb	r2, [r3, #0]
                            *(string_memory + 2 + (string_length * 2) + 1) =  0;
 801c08a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c08c:	005b      	lsls	r3, r3, #1
 801c08e:	3303      	adds	r3, #3
 801c090:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801c092:	18d3      	adds	r3, r2, r3
 801c094:	2200      	movs	r2, #0
 801c096:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 801c098:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c09a:	3301      	adds	r3, #1
 801c09c:	643b      	str	r3, [r7, #64]	@ 0x40
 801c09e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c0a0:	3303      	adds	r3, #3
 801c0a2:	781b      	ldrb	r3, [r3, #0]
 801c0a4:	001a      	movs	r2, r3
 801c0a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c0a8:	4293      	cmp	r3, r2
 801c0aa:	d3e3      	bcc.n	801c074 <_ux_device_stack_descriptor_send+0x35c>
                        if (host_length > (UINT)((*(string_framework + 3)*2) + 2))
 801c0ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c0ae:	3303      	adds	r3, #3
 801c0b0:	781b      	ldrb	r3, [r3, #0]
 801c0b2:	3301      	adds	r3, #1
 801c0b4:	005b      	lsls	r3, r3, #1
 801c0b6:	001a      	movs	r2, r3
 801c0b8:	687b      	ldr	r3, [r7, #4]
 801c0ba:	4293      	cmp	r3, r2
 801c0bc:	d906      	bls.n	801c0cc <_ux_device_stack_descriptor_send+0x3b4>
                            length =  (ULONG)((*(string_framework + 3)*2) + 2);
 801c0be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c0c0:	3303      	adds	r3, #3
 801c0c2:	781b      	ldrb	r3, [r3, #0]
 801c0c4:	3301      	adds	r3, #1
 801c0c6:	005b      	lsls	r3, r3, #1
 801c0c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801c0ca:	e001      	b.n	801c0d0 <_ux_device_stack_descriptor_send+0x3b8>
                            length =  host_length;
 801c0cc:	687b      	ldr	r3, [r7, #4]
 801c0ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c0d0:	687a      	ldr	r2, [r7, #4]
 801c0d2:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c0d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c0d6:	0018      	movs	r0, r3
 801c0d8:	f000 fd83 	bl	801cbe2 <_ux_device_stack_transfer_request>
 801c0dc:	0003      	movs	r3, r0
 801c0de:	653b      	str	r3, [r7, #80]	@ 0x50
                        break;
 801c0e0:	e012      	b.n	801c108 <_ux_device_stack_descriptor_send+0x3f0>
                string_framework_length -=  (ULONG) *(string_framework + 3) + 4;
 801c0e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c0e4:	3303      	adds	r3, #3
 801c0e6:	781b      	ldrb	r3, [r3, #0]
 801c0e8:	001a      	movs	r2, r3
 801c0ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c0ec:	1a9b      	subs	r3, r3, r2
 801c0ee:	3b04      	subs	r3, #4
 801c0f0:	647b      	str	r3, [r7, #68]	@ 0x44
                string_framework +=  (ULONG) *(string_framework + 3) + 4;
 801c0f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c0f4:	3303      	adds	r3, #3
 801c0f6:	781b      	ldrb	r3, [r3, #0]
 801c0f8:	3304      	adds	r3, #4
 801c0fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801c0fc:	18d3      	adds	r3, r2, r3
 801c0fe:	64bb      	str	r3, [r7, #72]	@ 0x48
            while (string_framework_length != 0)
 801c100:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c102:	2b00      	cmp	r3, #0
 801c104:	d000      	beq.n	801c108 <_ux_device_stack_descriptor_send+0x3f0>
 801c106:	e773      	b.n	801bff0 <_ux_device_stack_descriptor_send+0x2d8>
            if (string_framework_length == 0)
 801c108:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c10a:	2b00      	cmp	r3, #0
 801c10c:	d111      	bne.n	801c132 <_ux_device_stack_descriptor_send+0x41a>
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c10e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c110:	699b      	ldr	r3, [r3, #24]
 801c112:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c114:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c116:	2114      	movs	r1, #20
 801c118:	4798      	blx	r3
                return(UX_ERROR);
 801c11a:	23ff      	movs	r3, #255	@ 0xff
 801c11c:	e00b      	b.n	801c136 <_ux_device_stack_descriptor_send+0x41e>

    default:

        /* Stall the endpoint.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c11e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c120:	699b      	ldr	r3, [r3, #24]
 801c122:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c124:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c126:	2114      	movs	r1, #20
 801c128:	4798      	blx	r3
        return(UX_ERROR);
 801c12a:	23ff      	movs	r3, #255	@ 0xff
 801c12c:	e003      	b.n	801c136 <_ux_device_stack_descriptor_send+0x41e>
        break;
 801c12e:	46c0      	nop			@ (mov r8, r8)
 801c130:	e000      	b.n	801c134 <_ux_device_stack_descriptor_send+0x41c>
        break;
 801c132:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the status to the caller.  */
    return(status);
 801c134:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 801c136:	0018      	movs	r0, r3
 801c138:	46bd      	mov	sp, r7
 801c13a:	b01b      	add	sp, #108	@ 0x6c
 801c13c:	bd90      	pop	{r4, r7, pc}
 801c13e:	46c0      	nop			@ (mov r8, r8)

0801c140 <_ux_device_stack_disconnect>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_disconnect(VOID)
{
 801c140:	b580      	push	{r7, lr}
 801c142:	b092      	sub	sp, #72	@ 0x48
 801c144:	af00      	add	r7, sp, #0
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE          *next_interface; 
#endif
UX_SLAVE_CLASS              *class_ptr;
UX_SLAVE_CLASS_COMMAND      class_command;
UINT                        status = UX_ERROR;
 801c146:	23ff      	movs	r3, #255	@ 0xff
 801c148:	643b      	str	r3, [r7, #64]	@ 0x40
                        
    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c14a:	4b2d      	ldr	r3, [pc, #180]	@ (801c200 <_ux_device_stack_disconnect+0xc0>)
 801c14c:	681b      	ldr	r3, [r3, #0]
 801c14e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c150:	4b2b      	ldr	r3, [pc, #172]	@ (801c200 <_ux_device_stack_disconnect+0xc0>)
 801c152:	681b      	ldr	r3, [r3, #0]
 801c154:	3324      	adds	r3, #36	@ 0x24
 801c156:	63bb      	str	r3, [r7, #56]	@ 0x38
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801c158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c15a:	681b      	ldr	r3, [r3, #0]
 801c15c:	2b03      	cmp	r3, #3
 801c15e:	d127      	bne.n	801c1b0 <_ux_device_stack_disconnect+0x70>
    {
        /* Get the pointer to the first interface.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801c160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c162:	2290      	movs	r2, #144	@ 0x90
 801c164:	589b      	ldr	r3, [r3, r2]
 801c166:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Parse all the interfaces if any.  */
        while (interface_ptr != UX_NULL)
 801c168:	e01c      	b.n	801c1a4 <_ux_device_stack_disconnect+0x64>
        {
#endif

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 801c16a:	1d3b      	adds	r3, r7, #4
 801c16c:	2203      	movs	r2, #3
 801c16e:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 801c170:	1d3b      	adds	r3, r7, #4
 801c172:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c174:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class_ptr =  interface_ptr -> ux_slave_interface_class;
 801c176:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c178:	685b      	ldr	r3, [r3, #4]
 801c17a:	637b      	str	r3, [r7, #52]	@ 0x34
            
            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 801c17c:	1d3b      	adds	r3, r7, #4
 801c17e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c180:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class_ptr != UX_NULL)
 801c182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c184:	2b00      	cmp	r3, #0
 801c186:	d004      	beq.n	801c192 <_ux_device_stack_disconnect+0x52>
            
                /* Call the class with the DEACTIVATE signal.  */
                class_ptr -> ux_slave_class_entry_function(&class_command);
 801c188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c18a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c18c:	1d3a      	adds	r2, r7, #4
 801c18e:	0010      	movs	r0, r2
 801c190:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 801c192:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c194:	699b      	ldr	r3, [r3, #24]
 801c196:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface_ptr);
 801c198:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c19a:	0018      	movs	r0, r3
 801c19c:	f000 fa86 	bl	801c6ac <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface_ptr =  next_interface;
 801c1a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c1a2:	647b      	str	r3, [r7, #68]	@ 0x44
        while (interface_ptr != UX_NULL)
 801c1a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c1a6:	2b00      	cmp	r3, #0
 801c1a8:	d1df      	bne.n	801c16a <_ux_device_stack_disconnect+0x2a>
        }
#endif

        /* Mark the device as attached now.  */
        device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801c1aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c1ac:	2201      	movs	r2, #1
 801c1ae:	601a      	str	r2, [r3, #0]
    }

    /* If the device was attached, we need to destroy the control endpoint.  */
    if (device -> ux_slave_device_state == UX_DEVICE_ATTACHED)
 801c1b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c1b2:	681b      	ldr	r3, [r3, #0]
 801c1b4:	2b01      	cmp	r3, #1
 801c1b6:	d108      	bne.n	801c1ca <_ux_device_stack_disconnect+0x8a>

        /* Now we can destroy the default control endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 801c1b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c1ba:	699b      	ldr	r3, [r3, #24]
                                (VOID *) &device -> ux_slave_device_control_endpoint);
 801c1bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c1be:	3218      	adds	r2, #24
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 801c1c0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c1c2:	210f      	movs	r1, #15
 801c1c4:	4798      	blx	r3
 801c1c6:	0003      	movs	r3, r0
 801c1c8:	643b      	str	r3, [r7, #64]	@ 0x40

    /* We are reverting to configuration 0.  */
    device -> ux_slave_device_configuration_selected =  0;
 801c1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c1cc:	2280      	movs	r2, #128	@ 0x80
 801c1ce:	2100      	movs	r1, #0
 801c1d0:	5099      	str	r1, [r3, r2]

    /* Set the device to be non attached.  */
    device -> ux_slave_device_state =  UX_DEVICE_RESET;
 801c1d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c1d4:	2200      	movs	r2, #0
 801c1d6:	601a      	str	r2, [r3, #0]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801c1d8:	4b09      	ldr	r3, [pc, #36]	@ (801c200 <_ux_device_stack_disconnect+0xc0>)
 801c1da:	681a      	ldr	r2, [r3, #0]
 801c1dc:	23b2      	movs	r3, #178	@ 0xb2
 801c1de:	005b      	lsls	r3, r3, #1
 801c1e0:	58d3      	ldr	r3, [r2, r3]
 801c1e2:	2b00      	cmp	r3, #0
 801c1e4:	d006      	beq.n	801c1f4 <_ux_device_stack_disconnect+0xb4>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_REMOVED);
 801c1e6:	4b06      	ldr	r3, [pc, #24]	@ (801c200 <_ux_device_stack_disconnect+0xc0>)
 801c1e8:	681a      	ldr	r2, [r3, #0]
 801c1ea:	23b2      	movs	r3, #178	@ 0xb2
 801c1ec:	005b      	lsls	r3, r3, #1
 801c1ee:	58d3      	ldr	r3, [r2, r3]
 801c1f0:	200a      	movs	r0, #10
 801c1f2:	4798      	blx	r3
    }

    /* Return the status to the caller.  */
    return(status);
 801c1f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 801c1f6:	0018      	movs	r0, r3
 801c1f8:	46bd      	mov	sp, r7
 801c1fa:	b012      	add	sp, #72	@ 0x48
 801c1fc:	bd80      	pop	{r7, pc}
 801c1fe:	46c0      	nop			@ (mov r8, r8)
 801c200:	20003b20 	.word	0x20003b20

0801c204 <_ux_device_stack_endpoint_stall>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_endpoint_stall(UX_SLAVE_ENDPOINT *endpoint)
{
 801c204:	b580      	push	{r7, lr}
 801c206:	b086      	sub	sp, #24
 801c208:	af00      	add	r7, sp, #0
 801c20a:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ENDPOINT_STALL, endpoint, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c20c:	4b15      	ldr	r3, [pc, #84]	@ (801c264 <_ux_device_stack_endpoint_stall+0x60>)
 801c20e:	681b      	ldr	r3, [r3, #0]
 801c210:	613b      	str	r3, [r7, #16]

    /* Assume device is in an invalid state here in order to reduce code in following 
       section where interrupts are disabled.  */
    status =  UX_ERROR;
 801c212:	23ff      	movs	r3, #255	@ 0xff
 801c214:	617b      	str	r3, [r7, #20]

    /* Ensure we don't change the endpoint's state after disconnection routine
       resets it.  */
    UX_DISABLE
 801c216:	f002 fd41 	bl	801ec9c <_ux_utility_interrupt_disable>
 801c21a:	0003      	movs	r3, r0
 801c21c:	60fb      	str	r3, [r7, #12]

    /* Check if the device is in a valid state; as soon as the device is out 
       of the RESET state, transfers occur and thus endpoints may be stalled. */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 801c21e:	4b11      	ldr	r3, [pc, #68]	@ (801c264 <_ux_device_stack_endpoint_stall+0x60>)
 801c220:	681b      	ldr	r3, [r3, #0]
 801c222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c224:	2b00      	cmp	r3, #0
 801c226:	d014      	beq.n	801c252 <_ux_device_stack_endpoint_stall+0x4e>
        endpoint -> ux_slave_endpoint_state != UX_ENDPOINT_HALTED)
 801c228:	687b      	ldr	r3, [r7, #4]
 801c22a:	685b      	ldr	r3, [r3, #4]
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 801c22c:	2b02      	cmp	r3, #2
 801c22e:	d010      	beq.n	801c252 <_ux_device_stack_endpoint_stall+0x4e>
    {

        /* Stall the endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c230:	693b      	ldr	r3, [r7, #16]
 801c232:	699b      	ldr	r3, [r3, #24]
 801c234:	687a      	ldr	r2, [r7, #4]
 801c236:	6938      	ldr	r0, [r7, #16]
 801c238:	2114      	movs	r1, #20
 801c23a:	4798      	blx	r3
 801c23c:	0003      	movs	r3, r0
 801c23e:	617b      	str	r3, [r7, #20]

        /* Mark the endpoint state.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) !=
 801c240:	687b      	ldr	r3, [r7, #4]
 801c242:	7bdb      	ldrb	r3, [r3, #15]
 801c244:	001a      	movs	r2, r3
 801c246:	2303      	movs	r3, #3
 801c248:	4013      	ands	r3, r2
 801c24a:	d002      	beq.n	801c252 <_ux_device_stack_endpoint_stall+0x4e>
            UX_CONTROL_ENDPOINT)
            endpoint -> ux_slave_endpoint_state =  UX_ENDPOINT_HALTED;
 801c24c:	687b      	ldr	r3, [r7, #4]
 801c24e:	2202      	movs	r2, #2
 801c250:	605a      	str	r2, [r3, #4]
    }

    /* Restore interrupts.  */
    UX_RESTORE
 801c252:	68fb      	ldr	r3, [r7, #12]
 801c254:	0018      	movs	r0, r3
 801c256:	f002 fd30 	bl	801ecba <_ux_utility_interrupt_restore>

    /* Return completion status.  */
    return(status);       
 801c25a:	697b      	ldr	r3, [r7, #20]
}
 801c25c:	0018      	movs	r0, r3
 801c25e:	46bd      	mov	sp, r7
 801c260:	b006      	add	sp, #24
 801c262:	bd80      	pop	{r7, pc}
 801c264:	20003b20 	.word	0x20003b20

0801c268 <_ux_device_stack_get_status>:
/*                                            supported bi-dir-endpoints, */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_get_status(ULONG request_type, ULONG request_index, ULONG request_length)
{
 801c268:	b580      	push	{r7, lr}
 801c26a:	b08a      	sub	sp, #40	@ 0x28
 801c26c:	af00      	add	r7, sp, #0
 801c26e:	60f8      	str	r0, [r7, #12]
 801c270:	60b9      	str	r1, [r7, #8]
 801c272:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_GET_STATUS, request_type, request_index, request_length, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c274:	4b3c      	ldr	r3, [pc, #240]	@ (801c368 <_ux_device_stack_get_status+0x100>)
 801c276:	681b      	ldr	r3, [r3, #0]
 801c278:	623b      	str	r3, [r7, #32]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c27a:	4b3b      	ldr	r3, [pc, #236]	@ (801c368 <_ux_device_stack_get_status+0x100>)
 801c27c:	681b      	ldr	r3, [r3, #0]
 801c27e:	3324      	adds	r3, #36	@ 0x24
 801c280:	61fb      	str	r3, [r7, #28]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801c282:	69fb      	ldr	r3, [r7, #28]
 801c284:	3318      	adds	r3, #24
 801c286:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801c288:	69bb      	ldr	r3, [r7, #24]
 801c28a:	3320      	adds	r3, #32
 801c28c:	617b      	str	r3, [r7, #20]

    /* Reset the status buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =  0;
 801c28e:	697b      	ldr	r3, [r7, #20]
 801c290:	68db      	ldr	r3, [r3, #12]
 801c292:	2200      	movs	r2, #0
 801c294:	701a      	strb	r2, [r3, #0]
    *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) =  0;
 801c296:	697b      	ldr	r3, [r7, #20]
 801c298:	68db      	ldr	r3, [r3, #12]
 801c29a:	3301      	adds	r3, #1
 801c29c:	2200      	movs	r2, #0
 801c29e:	701a      	strb	r2, [r3, #0]
    
    /* The default length for GET_STATUS is 2, except for OTG get Status.  */
    data_length = 2;
 801c2a0:	2302      	movs	r3, #2
 801c2a2:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* The status can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801c2a4:	68fb      	ldr	r3, [r7, #12]
 801c2a6:	2203      	movs	r2, #3
 801c2a8:	4013      	ands	r3, r2
 801c2aa:	d002      	beq.n	801c2b2 <_ux_device_stack_get_status+0x4a>
 801c2ac:	2b02      	cmp	r3, #2
 801c2ae:	d024      	beq.n	801c2fa <_ux_device_stack_get_status+0x92>
 801c2b0:	e03e      	b.n	801c330 <_ux_device_stack_get_status+0xc8>
    
    case UX_REQUEST_TARGET_DEVICE:

        /* When the device is probed, it is either for the power/remote capabilities or OTG role swap.  
           We differentiate with the Windex, 0 or OTG status Selector.  */
        if (request_index == UX_OTG_STATUS_SELECTOR)
 801c2b2:	68ba      	ldr	r2, [r7, #8]
 801c2b4:	23f0      	movs	r3, #240	@ 0xf0
 801c2b6:	021b      	lsls	r3, r3, #8
 801c2b8:	429a      	cmp	r2, r3
 801c2ba:	d102      	bne.n	801c2c2 <_ux_device_stack_get_status+0x5a>
        {

            /* Set the data length to 1.  */
            data_length = 1;
 801c2bc:	2301      	movs	r3, #1
 801c2be:	627b      	str	r3, [r7, #36]	@ 0x24

            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
        }
        
        break;
 801c2c0:	e03e      	b.n	801c340 <_ux_device_stack_get_status+0xd8>
            if (_ux_system_slave -> ux_system_slave_power_state == UX_DEVICE_SELF_POWERED)
 801c2c2:	4b29      	ldr	r3, [pc, #164]	@ (801c368 <_ux_device_stack_get_status+0x100>)
 801c2c4:	681a      	ldr	r2, [r3, #0]
 801c2c6:	23a2      	movs	r3, #162	@ 0xa2
 801c2c8:	005b      	lsls	r3, r3, #1
 801c2ca:	58d3      	ldr	r3, [r2, r3]
 801c2cc:	2b02      	cmp	r3, #2
 801c2ce:	d103      	bne.n	801c2d8 <_ux_device_stack_get_status+0x70>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 801c2d0:	697b      	ldr	r3, [r7, #20]
 801c2d2:	68db      	ldr	r3, [r3, #12]
 801c2d4:	2201      	movs	r2, #1
 801c2d6:	701a      	strb	r2, [r3, #0]
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
 801c2d8:	4b23      	ldr	r3, [pc, #140]	@ (801c368 <_ux_device_stack_get_status+0x100>)
 801c2da:	681a      	ldr	r2, [r3, #0]
 801c2dc:	23a6      	movs	r3, #166	@ 0xa6
 801c2de:	005b      	lsls	r3, r3, #1
 801c2e0:	58d3      	ldr	r3, [r2, r3]
 801c2e2:	2b00      	cmp	r3, #0
 801c2e4:	d02c      	beq.n	801c340 <_ux_device_stack_get_status+0xd8>
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
 801c2e6:	697b      	ldr	r3, [r7, #20]
 801c2e8:	68db      	ldr	r3, [r3, #12]
 801c2ea:	781a      	ldrb	r2, [r3, #0]
 801c2ec:	697b      	ldr	r3, [r7, #20]
 801c2ee:	68db      	ldr	r3, [r3, #12]
 801c2f0:	2102      	movs	r1, #2
 801c2f2:	430a      	orrs	r2, r1
 801c2f4:	b2d2      	uxtb	r2, r2
 801c2f6:	701a      	strb	r2, [r3, #0]
        break;
 801c2f8:	e022      	b.n	801c340 <_ux_device_stack_get_status+0xd8>
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index & (UINT)~UX_ENDPOINT_DIRECTION));
#else

        /* This feature returns the halt state of a specific endpoint.  The endpoint address
           is used to retrieve the endpoint container.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index));
 801c2fa:	6a3b      	ldr	r3, [r7, #32]
 801c2fc:	699b      	ldr	r3, [r3, #24]
 801c2fe:	68ba      	ldr	r2, [r7, #8]
 801c300:	6a38      	ldr	r0, [r7, #32]
 801c302:	2115      	movs	r1, #21
 801c304:	4798      	blx	r3
 801c306:	0003      	movs	r3, r0
 801c308:	613b      	str	r3, [r7, #16]
#endif

        /* Check the status. We may have a unknown endpoint.  */
        if (status != UX_ERROR)
 801c30a:	693b      	ldr	r3, [r7, #16]
 801c30c:	2bff      	cmp	r3, #255	@ 0xff
 801c30e:	d007      	beq.n	801c320 <_ux_device_stack_get_status+0xb8>
        {

            if (status == UX_TRUE)
 801c310:	693b      	ldr	r3, [r7, #16]
 801c312:	2b01      	cmp	r3, #1
 801c314:	d116      	bne.n	801c344 <_ux_device_stack_get_status+0xdc>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 801c316:	697b      	ldr	r3, [r7, #20]
 801c318:	68db      	ldr	r3, [r3, #12]
 801c31a:	2201      	movs	r2, #1
 801c31c:	701a      	strb	r2, [r3, #0]
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
    
            /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
            return(UX_SUCCESS);            
        }
        break;
 801c31e:	e011      	b.n	801c344 <_ux_device_stack_get_status+0xdc>
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c320:	6a3b      	ldr	r3, [r7, #32]
 801c322:	699b      	ldr	r3, [r3, #24]
 801c324:	69ba      	ldr	r2, [r7, #24]
 801c326:	6a38      	ldr	r0, [r7, #32]
 801c328:	2114      	movs	r1, #20
 801c32a:	4798      	blx	r3
            return(UX_SUCCESS);            
 801c32c:	2300      	movs	r3, #0
 801c32e:	e016      	b.n	801c35e <_ux_device_stack_get_status+0xf6>

    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c330:	6a3b      	ldr	r3, [r7, #32]
 801c332:	699b      	ldr	r3, [r3, #24]
 801c334:	69ba      	ldr	r2, [r7, #24]
 801c336:	6a38      	ldr	r0, [r7, #32]
 801c338:	2114      	movs	r1, #20
 801c33a:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801c33c:	2300      	movs	r3, #0
 801c33e:	e00e      	b.n	801c35e <_ux_device_stack_get_status+0xf6>
        break;
 801c340:	46c0      	nop			@ (mov r8, r8)
 801c342:	e000      	b.n	801c346 <_ux_device_stack_get_status+0xde>
        break;
 801c344:	46c0      	nop			@ (mov r8, r8)
    }
    
    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801c346:	697b      	ldr	r3, [r7, #20]
 801c348:	2203      	movs	r2, #3
 801c34a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, data_length, data_length);
 801c34c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c34e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801c350:	697b      	ldr	r3, [r7, #20]
 801c352:	0018      	movs	r0, r3
 801c354:	f000 fc45 	bl	801cbe2 <_ux_device_stack_transfer_request>
 801c358:	0003      	movs	r3, r0
 801c35a:	613b      	str	r3, [r7, #16]

    /* Return the function status.  */
    return(status);
 801c35c:	693b      	ldr	r3, [r7, #16]
}
 801c35e:	0018      	movs	r0, r3
 801c360:	46bd      	mov	sp, r7
 801c362:	b00a      	add	sp, #40	@ 0x28
 801c364:	bd80      	pop	{r7, pc}
 801c366:	46c0      	nop			@ (mov r8, r8)
 801c368:	20003b20 	.word	0x20003b20

0801c36c <_ux_device_stack_initialize>:
UINT  _ux_device_stack_initialize(UCHAR * device_framework_high_speed, ULONG device_framework_length_high_speed,
                                  UCHAR * device_framework_full_speed, ULONG device_framework_length_full_speed,
                                  UCHAR * string_framework, ULONG string_framework_length,
                                  UCHAR * language_id_framework, ULONG language_id_framework_length,
                                  UINT (*ux_system_slave_change_function)(ULONG))
{
 801c36c:	b580      	push	{r7, lr}
 801c36e:	b094      	sub	sp, #80	@ 0x50
 801c370:	af00      	add	r7, sp, #0
 801c372:	60f8      	str	r0, [r7, #12]
 801c374:	60b9      	str	r1, [r7, #8]
 801c376:	607a      	str	r2, [r7, #4]
 801c378:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INITIALIZE, 0, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c37a:	4bcb      	ldr	r3, [pc, #812]	@ (801c6a8 <_ux_device_stack_initialize+0x33c>)
 801c37c:	681b      	ldr	r3, [r3, #0]
 801c37e:	3324      	adds	r3, #36	@ 0x24
 801c380:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Store the high speed device framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_high_speed =             device_framework_high_speed;
 801c382:	4bc9      	ldr	r3, [pc, #804]	@ (801c6a8 <_ux_device_stack_initialize+0x33c>)
 801c384:	681b      	ldr	r3, [r3, #0]
 801c386:	21dc      	movs	r1, #220	@ 0xdc
 801c388:	68fa      	ldr	r2, [r7, #12]
 801c38a:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_device_framework_length_high_speed =      device_framework_length_high_speed;
 801c38c:	4bc6      	ldr	r3, [pc, #792]	@ (801c6a8 <_ux_device_stack_initialize+0x33c>)
 801c38e:	681b      	ldr	r3, [r3, #0]
 801c390:	21e0      	movs	r1, #224	@ 0xe0
 801c392:	68ba      	ldr	r2, [r7, #8]
 801c394:	505a      	str	r2, [r3, r1]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_full_speed =             device_framework_full_speed;
 801c396:	4bc4      	ldr	r3, [pc, #784]	@ (801c6a8 <_ux_device_stack_initialize+0x33c>)
 801c398:	681b      	ldr	r3, [r3, #0]
 801c39a:	21d4      	movs	r1, #212	@ 0xd4
 801c39c:	687a      	ldr	r2, [r7, #4]
 801c39e:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_device_framework_length_full_speed =      device_framework_length_full_speed;
 801c3a0:	4bc1      	ldr	r3, [pc, #772]	@ (801c6a8 <_ux_device_stack_initialize+0x33c>)
 801c3a2:	681b      	ldr	r3, [r3, #0]
 801c3a4:	21d8      	movs	r1, #216	@ 0xd8
 801c3a6:	683a      	ldr	r2, [r7, #0]
 801c3a8:	505a      	str	r2, [r3, r1]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_string_framework =                         string_framework;
 801c3aa:	4bbf      	ldr	r3, [pc, #764]	@ (801c6a8 <_ux_device_stack_initialize+0x33c>)
 801c3ac:	681b      	ldr	r3, [r3, #0]
 801c3ae:	21e4      	movs	r1, #228	@ 0xe4
 801c3b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801c3b2:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_string_framework_length =                  string_framework_length;
 801c3b4:	4bbc      	ldr	r3, [pc, #752]	@ (801c6a8 <_ux_device_stack_initialize+0x33c>)
 801c3b6:	681b      	ldr	r3, [r3, #0]
 801c3b8:	21e8      	movs	r1, #232	@ 0xe8
 801c3ba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801c3bc:	505a      	str	r2, [r3, r1]

    /* Store the language ID list in the project structure.  */
    _ux_system_slave -> ux_system_slave_language_id_framework =                 language_id_framework;
 801c3be:	4bba      	ldr	r3, [pc, #744]	@ (801c6a8 <_ux_device_stack_initialize+0x33c>)
 801c3c0:	681b      	ldr	r3, [r3, #0]
 801c3c2:	21ec      	movs	r1, #236	@ 0xec
 801c3c4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c3c6:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_language_id_framework_length =          language_id_framework_length;
 801c3c8:	4bb7      	ldr	r3, [pc, #732]	@ (801c6a8 <_ux_device_stack_initialize+0x33c>)
 801c3ca:	681b      	ldr	r3, [r3, #0]
 801c3cc:	21f0      	movs	r1, #240	@ 0xf0
 801c3ce:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801c3d0:	505a      	str	r2, [r3, r1]

    /* Store the max number of slave class drivers in the project structure.  */
    UX_SYSTEM_DEVICE_MAX_CLASS_SET(UX_MAX_SLAVE_CLASS_DRIVER);
    
    /* Store the device state change function callback.  */
    _ux_system_slave -> ux_system_slave_change_function =  ux_system_slave_change_function;
 801c3d2:	4bb5      	ldr	r3, [pc, #724]	@ (801c6a8 <_ux_device_stack_initialize+0x33c>)
 801c3d4:	681a      	ldr	r2, [r3, #0]
 801c3d6:	23b2      	movs	r3, #178	@ 0xb2
 801c3d8:	005b      	lsls	r3, r3, #1
 801c3da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801c3dc:	50d1      	str	r1, [r2, r3]

    /* Allocate memory for the classes.
     * sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER) overflow is checked
     * outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
 801c3de:	2264      	movs	r2, #100	@ 0x64
 801c3e0:	2100      	movs	r1, #0
 801c3e2:	2000      	movs	r0, #0
 801c3e4:	f000 fe36 	bl	801d054 <_ux_utility_memory_allocate>
 801c3e8:	0003      	movs	r3, r0
 801c3ea:	623b      	str	r3, [r7, #32]
    if (memory == UX_NULL)
 801c3ec:	6a3b      	ldr	r3, [r7, #32]
 801c3ee:	2b00      	cmp	r3, #0
 801c3f0:	d101      	bne.n	801c3f6 <_ux_device_stack_initialize+0x8a>
        return(UX_MEMORY_INSUFFICIENT);
 801c3f2:	2312      	movs	r3, #18
 801c3f4:	e154      	b.n	801c6a0 <_ux_device_stack_initialize+0x334>
    
    /* Save this memory allocation in the USBX project.  */
    _ux_system_slave -> ux_system_slave_class_array =  (UX_SLAVE_CLASS *) ((void *) memory);
 801c3f6:	4bac      	ldr	r3, [pc, #688]	@ (801c6a8 <_ux_device_stack_initialize+0x33c>)
 801c3f8:	681b      	ldr	r3, [r3, #0]
 801c3fa:	21fc      	movs	r1, #252	@ 0xfc
 801c3fc:	6a3a      	ldr	r2, [r7, #32]
 801c3fe:	505a      	str	r2, [r3, r1]

    /* Allocate some memory for the Control Endpoint.  First get the address of the transfer request for the 
       control endpoint. */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801c400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c402:	3338      	adds	r3, #56	@ 0x38
 801c404:	61fb      	str	r3, [r7, #28]

    /* Acquire a buffer for the size of the endpoint.  */
    transfer_request -> ux_slave_transfer_request_data_pointer =
          _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH);
 801c406:	2380      	movs	r3, #128	@ 0x80
 801c408:	005b      	lsls	r3, r3, #1
 801c40a:	001a      	movs	r2, r3
 801c40c:	2101      	movs	r1, #1
 801c40e:	2000      	movs	r0, #0
 801c410:	f000 fe20 	bl	801d054 <_ux_utility_memory_allocate>
 801c414:	0002      	movs	r2, r0
    transfer_request -> ux_slave_transfer_request_data_pointer =
 801c416:	69fb      	ldr	r3, [r7, #28]
 801c418:	60da      	str	r2, [r3, #12]

    /* Ensure we have enough memory.  */
    if (transfer_request -> ux_slave_transfer_request_data_pointer == UX_NULL)
 801c41a:	69fb      	ldr	r3, [r7, #28]
 801c41c:	68db      	ldr	r3, [r3, #12]
 801c41e:	2b00      	cmp	r3, #0
 801c420:	d102      	bne.n	801c428 <_ux_device_stack_initialize+0xbc>
        status = UX_MEMORY_INSUFFICIENT;
 801c422:	2312      	movs	r3, #18
 801c424:	64bb      	str	r3, [r7, #72]	@ 0x48
 801c426:	e001      	b.n	801c42c <_ux_device_stack_initialize+0xc0>
    else
        status = UX_SUCCESS;
 801c428:	2300      	movs	r3, #0
 801c42a:	64bb      	str	r3, [r7, #72]	@ 0x48
    interfaces_found = UX_MAX_SLAVE_INTERFACES;
    endpoints_found = UX_MAX_DEVICE_ENDPOINTS;
#else

    /* Reset all values we are using during the scanning of the framework.  */
    interfaces_found                   =  0;
 801c42c:	2300      	movs	r3, #0
 801c42e:	647b      	str	r3, [r7, #68]	@ 0x44
    endpoints_found                    =  0;
 801c430:	2300      	movs	r3, #0
 801c432:	643b      	str	r3, [r7, #64]	@ 0x40
    max_interface_number               =  0;
 801c434:	2300      	movs	r3, #0
 801c436:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Go on to scan interfaces if no error.  */
    if (status == UX_SUCCESS)
 801c438:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c43a:	2b00      	cmp	r3, #0
 801c43c:	d000      	beq.n	801c440 <_ux_device_stack_initialize+0xd4>
 801c43e:	e092      	b.n	801c566 <_ux_device_stack_initialize+0x1fa>
    {

        /* We need to determine the maximum number of interfaces and endpoints declared in the device framework.  
        This mechanism requires that both framework behave the same way regarding the number of interfaces
        and endpoints.  */
        device_framework        =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801c440:	4b99      	ldr	r3, [pc, #612]	@ (801c6a8 <_ux_device_stack_initialize+0x33c>)
 801c442:	681b      	ldr	r3, [r3, #0]
 801c444:	22d4      	movs	r2, #212	@ 0xd4
 801c446:	589b      	ldr	r3, [r3, r2]
 801c448:	62fb      	str	r3, [r7, #44]	@ 0x2c
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801c44a:	4b97      	ldr	r3, [pc, #604]	@ (801c6a8 <_ux_device_stack_initialize+0x33c>)
 801c44c:	681b      	ldr	r3, [r3, #0]
 801c44e:	22d8      	movs	r2, #216	@ 0xd8
 801c450:	589b      	ldr	r3, [r3, r2]
 801c452:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Reset all values we are using during the scanning of the framework.  */
        local_interfaces_found             =  0;
 801c454:	2300      	movs	r3, #0
 801c456:	63bb      	str	r3, [r7, #56]	@ 0x38
        local_endpoints_found              =  0;
 801c458:	2300      	movs	r3, #0
 801c45a:	637b      	str	r3, [r7, #52]	@ 0x34
        endpoints_in_interface_found       =  0;
 801c45c:	2300      	movs	r3, #0
 801c45e:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Parse the device framework and locate interfaces and endpoint descriptor(s).  */
        while (device_framework_length != 0)
 801c460:	e057      	b.n	801c512 <_ux_device_stack_initialize+0x1a6>
        {

            /* Get the length of this descriptor.  */
            descriptor_length =  (ULONG) *device_framework;
 801c462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c464:	781b      	ldrb	r3, [r3, #0]
 801c466:	61bb      	str	r3, [r7, #24]
        
            /* And its type.  */
            descriptor_type =  *(device_framework + 1);
 801c468:	2117      	movs	r1, #23
 801c46a:	187b      	adds	r3, r7, r1
 801c46c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c46e:	7852      	ldrb	r2, [r2, #1]
 801c470:	701a      	strb	r2, [r3, #0]
                    
            /* Check if this is an endpoint descriptor.  */
            switch(descriptor_type)
 801c472:	187b      	adds	r3, r7, r1
 801c474:	781b      	ldrb	r3, [r3, #0]
 801c476:	2b02      	cmp	r3, #2
 801c478:	d029      	beq.n	801c4ce <_ux_device_stack_initialize+0x162>
 801c47a:	2b04      	cmp	r3, #4
 801c47c:	d13e      	bne.n	801c4fc <_ux_device_stack_initialize+0x190>

            case UX_INTERFACE_DESCRIPTOR_ITEM:

                /* Check if this is alternate setting 0. If not, do not add another interface found.  
                If this is alternate setting 0, reset the endpoints count for this interface.  */
                if (*(device_framework + 3) == 0)
 801c47e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c480:	3303      	adds	r3, #3
 801c482:	781b      	ldrb	r3, [r3, #0]
 801c484:	2b00      	cmp	r3, #0
 801c486:	d10b      	bne.n	801c4a0 <_ux_device_stack_initialize+0x134>
                {

                    /* Add the cumulated number of endpoints in the previous interface.  */
                    local_endpoints_found += endpoints_in_interface_found;
 801c488:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c48a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c48c:	18d3      	adds	r3, r2, r3
 801c48e:	637b      	str	r3, [r7, #52]	@ 0x34

                    /* Read the number of endpoints for this alternate setting.  */
                    endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 801c490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c492:	3304      	adds	r3, #4
 801c494:	781b      	ldrb	r3, [r3, #0]
 801c496:	633b      	str	r3, [r7, #48]	@ 0x30
                    
                    /* Increment the number of interfaces found in the current configuration.  */
                    local_interfaces_found++;
 801c498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c49a:	3301      	adds	r3, #1
 801c49c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801c49e:	e00a      	b.n	801c4b6 <_ux_device_stack_initialize+0x14a>
                }                
                else
                {

                    /* Compare the number of endpoints found in this non 0 alternate setting.  */
                    if (endpoints_in_interface_found < (ULONG) *(device_framework + 4))
 801c4a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c4a2:	3304      	adds	r3, #4
 801c4a4:	781b      	ldrb	r3, [r3, #0]
 801c4a6:	001a      	movs	r2, r3
 801c4a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c4aa:	4293      	cmp	r3, r2
 801c4ac:	d203      	bcs.n	801c4b6 <_ux_device_stack_initialize+0x14a>
                    
                        /* Adjust the number of maximum endpoints in this interface.  */
                        endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 801c4ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c4b0:	3304      	adds	r3, #4
 801c4b2:	781b      	ldrb	r3, [r3, #0]
 801c4b4:	633b      	str	r3, [r7, #48]	@ 0x30
                }

                /* Check and update max interface number.  */
                if (*(device_framework + 2) > max_interface_number)
 801c4b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c4b8:	3302      	adds	r3, #2
 801c4ba:	781b      	ldrb	r3, [r3, #0]
 801c4bc:	001a      	movs	r2, r3
 801c4be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c4c0:	4293      	cmp	r3, r2
 801c4c2:	d21d      	bcs.n	801c500 <_ux_device_stack_initialize+0x194>
                    max_interface_number = *(device_framework + 2);
 801c4c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c4c6:	3302      	adds	r3, #2
 801c4c8:	781b      	ldrb	r3, [r3, #0]
 801c4ca:	63fb      	str	r3, [r7, #60]	@ 0x3c

                break;
 801c4cc:	e018      	b.n	801c500 <_ux_device_stack_initialize+0x194>

            case UX_CONFIGURATION_DESCRIPTOR_ITEM:

                /* Check if the number of interfaces found in this configuration is the maximum so far. */
                if (local_interfaces_found > interfaces_found)
 801c4ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c4d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c4d2:	429a      	cmp	r2, r3
 801c4d4:	d901      	bls.n	801c4da <_ux_device_stack_initialize+0x16e>
                    
                    /* We need to adjust the number of maximum interfaces.  */
                    interfaces_found =  local_interfaces_found;
 801c4d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c4d8:	647b      	str	r3, [r7, #68]	@ 0x44

                /* We have a new configuration. We need to reset the number of local interfaces. */
                local_interfaces_found =  0;
 801c4da:	2300      	movs	r3, #0
 801c4dc:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Add the cumulated number of endpoints in the previous interface.  */
                local_endpoints_found += endpoints_in_interface_found;
 801c4de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c4e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c4e2:	18d3      	adds	r3, r2, r3
 801c4e4:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Check if the number of endpoints found in the previous configuration is the maximum so far. */
                if (local_endpoints_found > endpoints_found)
 801c4e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c4e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c4ea:	429a      	cmp	r2, r3
 801c4ec:	d901      	bls.n	801c4f2 <_ux_device_stack_initialize+0x186>
                    
                    /* We need to adjust the number of maximum endpoints.  */
                    endpoints_found =  local_endpoints_found;
 801c4ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c4f0:	643b      	str	r3, [r7, #64]	@ 0x40

                /* We have a new configuration. We need to reset the number of local endpoints. */
                local_endpoints_found         =  0;
 801c4f2:	2300      	movs	r3, #0
 801c4f4:	637b      	str	r3, [r7, #52]	@ 0x34
                endpoints_in_interface_found  =  0;
 801c4f6:	2300      	movs	r3, #0
 801c4f8:	633b      	str	r3, [r7, #48]	@ 0x30

                break;
 801c4fa:	e002      	b.n	801c502 <_ux_device_stack_initialize+0x196>

            default:
                break;
 801c4fc:	46c0      	nop			@ (mov r8, r8)
 801c4fe:	e000      	b.n	801c502 <_ux_device_stack_initialize+0x196>
                break;
 801c500:	46c0      	nop			@ (mov r8, r8)
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 801c502:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801c504:	69bb      	ldr	r3, [r7, #24]
 801c506:	1ad3      	subs	r3, r2, r3
 801c508:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801c50a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c50c:	69bb      	ldr	r3, [r7, #24]
 801c50e:	18d3      	adds	r3, r2, r3
 801c510:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (device_framework_length != 0)
 801c512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c514:	2b00      	cmp	r3, #0
 801c516:	d1a4      	bne.n	801c462 <_ux_device_stack_initialize+0xf6>
        }
        
        /* Add the cumulated number of endpoints in the previous interface.  */
        local_endpoints_found += endpoints_in_interface_found;
 801c518:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c51a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c51c:	18d3      	adds	r3, r2, r3
 801c51e:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check if the number of endpoints found in the previous interface is the maximum so far. */
        if (local_endpoints_found > endpoints_found)
 801c520:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c522:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c524:	429a      	cmp	r2, r3
 801c526:	d901      	bls.n	801c52c <_ux_device_stack_initialize+0x1c0>
                    
            /* We need to adjust the number of maximum endpoints.  */
            endpoints_found =  local_endpoints_found;
 801c528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c52a:	643b      	str	r3, [r7, #64]	@ 0x40


        /* Check if the number of interfaces found in this configuration is the maximum so far. */
        if (local_interfaces_found > interfaces_found)
 801c52c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c52e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c530:	429a      	cmp	r2, r3
 801c532:	d901      	bls.n	801c538 <_ux_device_stack_initialize+0x1cc>
            
            /* We need to adjust the number of maximum interfaces.  */
            interfaces_found =  local_interfaces_found;
 801c534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c536:	647b      	str	r3, [r7, #68]	@ 0x44

        /* We do a sanity check on the finding. At least there must be one interface but endpoints are
        not necessary.  */
        if (interfaces_found == 0)
 801c538:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c53a:	2b00      	cmp	r3, #0
 801c53c:	d106      	bne.n	801c54c <_ux_device_stack_initialize+0x1e0>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_DESCRIPTOR_CORRUPTED);
 801c53e:	2242      	movs	r2, #66	@ 0x42
 801c540:	2103      	movs	r1, #3
 801c542:	2002      	movs	r0, #2
 801c544:	f000 fc18 	bl	801cd78 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_DESCRIPTOR_CORRUPTED;
 801c548:	2342      	movs	r3, #66	@ 0x42
 801c54a:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /* We do a sanity check on the finding. Max interface number should not exceed limit.  */
        if (status == UX_SUCCESS &&
 801c54c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c54e:	2b00      	cmp	r3, #0
 801c550:	d109      	bne.n	801c566 <_ux_device_stack_initialize+0x1fa>
 801c552:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c554:	2b0f      	cmp	r3, #15
 801c556:	d906      	bls.n	801c566 <_ux_device_stack_initialize+0x1fa>
            max_interface_number >= UX_MAX_SLAVE_INTERFACES)
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_MEMORY_INSUFFICIENT);
 801c558:	2212      	movs	r2, #18
 801c55a:	2103      	movs	r1, #3
 801c55c:	2002      	movs	r0, #2
 801c55e:	f000 fc0b 	bl	801cd78 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_MEMORY_INSUFFICIENT;
 801c562:	2312      	movs	r3, #18
 801c564:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }
#endif

    /* Go on to allocate interfaces pool if no error.  */
    if (status == UX_SUCCESS)
 801c566:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c568:	2b00      	cmp	r3, #0
 801c56a:	d119      	bne.n	801c5a0 <_ux_device_stack_initialize+0x234>
    {

        /* Memorize both pool sizes.  */
        device -> ux_slave_device_interfaces_pool_number = interfaces_found;
 801c56c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c56e:	2198      	movs	r1, #152	@ 0x98
 801c570:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c572:	505a      	str	r2, [r3, r1]
        device -> ux_slave_device_endpoints_pool_number  = endpoints_found;
 801c574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c576:	21a0      	movs	r1, #160	@ 0xa0
 801c578:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801c57a:	505a      	str	r2, [r3, r1]

        /* We assign a pool for the interfaces.  */
        interfaces_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, interfaces_found, sizeof(UX_SLAVE_INTERFACE));
 801c57c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c57e:	2320      	movs	r3, #32
 801c580:	2100      	movs	r1, #0
 801c582:	2000      	movs	r0, #0
 801c584:	f000 fe4c 	bl	801d220 <_ux_utility_memory_allocate_mulc_safe>
 801c588:	0003      	movs	r3, r0
 801c58a:	613b      	str	r3, [r7, #16]
        if (interfaces_pool == UX_NULL)
 801c58c:	693b      	ldr	r3, [r7, #16]
 801c58e:	2b00      	cmp	r3, #0
 801c590:	d102      	bne.n	801c598 <_ux_device_stack_initialize+0x22c>
            status = UX_MEMORY_INSUFFICIENT;
 801c592:	2312      	movs	r3, #18
 801c594:	64bb      	str	r3, [r7, #72]	@ 0x48
 801c596:	e003      	b.n	801c5a0 <_ux_device_stack_initialize+0x234>
        else

            /* Save the interface pool address in the device container.  */
            device -> ux_slave_device_interfaces_pool =  interfaces_pool;
 801c598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c59a:	2194      	movs	r1, #148	@ 0x94
 801c59c:	693a      	ldr	r2, [r7, #16]
 801c59e:	505a      	str	r2, [r3, r1]
    }

    /* Do we need an endpoint pool ?  */
    if (endpoints_found != 0 && status == UX_SUCCESS)
 801c5a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c5a2:	2b00      	cmp	r3, #0
 801c5a4:	d03d      	beq.n	801c622 <_ux_device_stack_initialize+0x2b6>
 801c5a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c5a8:	2b00      	cmp	r3, #0
 801c5aa:	d13a      	bne.n	801c622 <_ux_device_stack_initialize+0x2b6>
    {

        /* We assign a pool for the endpoints.  */
        endpoints_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, endpoints_found, sizeof(UX_SLAVE_ENDPOINT));
 801c5ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801c5ae:	2368      	movs	r3, #104	@ 0x68
 801c5b0:	2100      	movs	r1, #0
 801c5b2:	2000      	movs	r0, #0
 801c5b4:	f000 fe34 	bl	801d220 <_ux_utility_memory_allocate_mulc_safe>
 801c5b8:	0003      	movs	r3, r0
 801c5ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (endpoints_pool == UX_NULL)
 801c5bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c5be:	2b00      	cmp	r3, #0
 801c5c0:	d102      	bne.n	801c5c8 <_ux_device_stack_initialize+0x25c>
            status = UX_MEMORY_INSUFFICIENT;
 801c5c2:	2312      	movs	r3, #18
 801c5c4:	64bb      	str	r3, [r7, #72]	@ 0x48
        if (endpoints_pool == UX_NULL)
 801c5c6:	e02e      	b.n	801c626 <_ux_device_stack_initialize+0x2ba>
        else
        {

            /* Save the endpoint pool address in the device container.  */
            device -> ux_slave_device_endpoints_pool =  endpoints_pool;
 801c5c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5ca:	219c      	movs	r1, #156	@ 0x9c
 801c5cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c5ce:	505a      	str	r2, [r3, r1]

            /* We need to assign a transfer buffer to each endpoint. Each endpoint is assigned the
            maximum buffer size.  We also assign the semaphore used by the endpoint to synchronize transfer
            completion. */
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801c5d0:	e01b      	b.n	801c60a <_ux_device_stack_initialize+0x29e>

#if UX_DEVICE_ENDPOINT_BUFFER_OWNER == 0

                /* Obtain some memory.  */
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
                                _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_DATA_MAX_LENGTH);
 801c5d2:	2380      	movs	r3, #128	@ 0x80
 801c5d4:	011b      	lsls	r3, r3, #4
 801c5d6:	001a      	movs	r2, r3
 801c5d8:	2101      	movs	r1, #1
 801c5da:	2000      	movs	r0, #0
 801c5dc:	f000 fd3a 	bl	801d054 <_ux_utility_memory_allocate>
 801c5e0:	0002      	movs	r2, r0
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
 801c5e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c5e4:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Ensure we could allocate memory.  */
                if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer == UX_NULL)
 801c5e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c5e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c5ea:	2b00      	cmp	r3, #0
 801c5ec:	d102      	bne.n	801c5f4 <_ux_device_stack_initialize+0x288>
                {
                    status = UX_MEMORY_INSUFFICIENT;
 801c5ee:	2312      	movs	r3, #18
 801c5f0:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 801c5f2:	e015      	b.n	801c620 <_ux_device_stack_initialize+0x2b4>
                }
#endif

                /* Create the semaphore for the endpoint.  */
                status =  _ux_device_semaphore_create(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore,
 801c5f4:	2300      	movs	r3, #0
 801c5f6:	64bb      	str	r3, [r7, #72]	@ 0x48
                                                    "ux_transfer_request_semaphore", 0);

                /* Check completion status.  */
                if (status != UX_SUCCESS)
 801c5f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c5fa:	2b00      	cmp	r3, #0
 801c5fc:	d002      	beq.n	801c604 <_ux_device_stack_initialize+0x298>
                {
                    status = UX_SEMAPHORE_ERROR;
 801c5fe:	2315      	movs	r3, #21
 801c600:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 801c602:	e00d      	b.n	801c620 <_ux_device_stack_initialize+0x2b4>
                }
        
                /* Next endpoint.  */
                endpoints_pool++;
 801c604:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c606:	3368      	adds	r3, #104	@ 0x68
 801c608:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801c60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c60c:	229c      	movs	r2, #156	@ 0x9c
 801c60e:	589a      	ldr	r2, [r3, r2]
 801c610:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c612:	2168      	movs	r1, #104	@ 0x68
 801c614:	434b      	muls	r3, r1
 801c616:	18d3      	adds	r3, r2, r3
 801c618:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c61a:	429a      	cmp	r2, r3
 801c61c:	d3d9      	bcc.n	801c5d2 <_ux_device_stack_initialize+0x266>
        if (endpoints_pool == UX_NULL)
 801c61e:	e002      	b.n	801c626 <_ux_device_stack_initialize+0x2ba>
 801c620:	e001      	b.n	801c626 <_ux_device_stack_initialize+0x2ba>
            }
        }
    }
    else
        endpoints_pool = UX_NULL;
 801c622:	2300      	movs	r3, #0
 801c624:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Return successful completion.  */
    if (status == UX_SUCCESS)
 801c626:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c628:	2b00      	cmp	r3, #0
 801c62a:	d101      	bne.n	801c630 <_ux_device_stack_initialize+0x2c4>
        return(UX_SUCCESS);
 801c62c:	2300      	movs	r3, #0
 801c62e:	e037      	b.n	801c6a0 <_ux_device_stack_initialize+0x334>
    
    /* Free resources when there is error.  */

    /* Free device -> ux_slave_device_endpoints_pool.  */
    if (endpoints_pool)
 801c630:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c632:	2b00      	cmp	r3, #0
 801c634:	d018      	beq.n	801c668 <_ux_device_stack_initialize+0x2fc>
    {

        /* In error cases creating endpoint resources, endpoints_pool is endpoint that failed.
         * Previously allocated things should be freed.  */
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 801c636:	e00b      	b.n	801c650 <_ux_device_stack_initialize+0x2e4>
                _ux_device_semaphore_delete(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);

#if UX_DEVICE_ENDPOINT_BUFFER_OWNER == 0

            /* Free ux_slave_transfer_request_data_pointer buffer.  */
            if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 801c638:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c63a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c63c:	2b00      	cmp	r3, #0
 801c63e:	d004      	beq.n	801c64a <_ux_device_stack_initialize+0x2de>
                _ux_utility_memory_free(endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 801c640:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c644:	0018      	movs	r0, r3
 801c646:	f000 ff31 	bl	801d4ac <_ux_utility_memory_free>
#endif

            /* Move to previous endpoint.  */
            endpoints_pool --;
 801c64a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c64c:	3b68      	subs	r3, #104	@ 0x68
 801c64e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 801c650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c652:	229c      	movs	r2, #156	@ 0x9c
 801c654:	589b      	ldr	r3, [r3, r2]
 801c656:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c658:	429a      	cmp	r2, r3
 801c65a:	d2ed      	bcs.n	801c638 <_ux_device_stack_initialize+0x2cc>
        }

        _ux_utility_memory_free(device -> ux_slave_device_endpoints_pool);
 801c65c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c65e:	229c      	movs	r2, #156	@ 0x9c
 801c660:	589b      	ldr	r3, [r3, r2]
 801c662:	0018      	movs	r0, r3
 801c664:	f000 ff22 	bl	801d4ac <_ux_utility_memory_free>
    }

    /* Free device -> ux_slave_device_interfaces_pool.  */
    if (device -> ux_slave_device_interfaces_pool)
 801c668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c66a:	2294      	movs	r2, #148	@ 0x94
 801c66c:	589b      	ldr	r3, [r3, r2]
 801c66e:	2b00      	cmp	r3, #0
 801c670:	d005      	beq.n	801c67e <_ux_device_stack_initialize+0x312>
        _ux_utility_memory_free(device -> ux_slave_device_interfaces_pool);
 801c672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c674:	2294      	movs	r2, #148	@ 0x94
 801c676:	589b      	ldr	r3, [r3, r2]
 801c678:	0018      	movs	r0, r3
 801c67a:	f000 ff17 	bl	801d4ac <_ux_utility_memory_free>

    /* Free device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer.  */
    if (device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 801c67e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c682:	2b00      	cmp	r3, #0
 801c684:	d004      	beq.n	801c690 <_ux_device_stack_initialize+0x324>
        _ux_utility_memory_free(device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 801c686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c68a:	0018      	movs	r0, r3
 801c68c:	f000 ff0e 	bl	801d4ac <_ux_utility_memory_free>

    /* Free _ux_system_slave -> ux_system_slave_class_array.  */
    _ux_utility_memory_free(_ux_system_slave -> ux_system_slave_class_array);
 801c690:	4b05      	ldr	r3, [pc, #20]	@ (801c6a8 <_ux_device_stack_initialize+0x33c>)
 801c692:	681b      	ldr	r3, [r3, #0]
 801c694:	22fc      	movs	r2, #252	@ 0xfc
 801c696:	589b      	ldr	r3, [r3, r2]
 801c698:	0018      	movs	r0, r3
 801c69a:	f000 ff07 	bl	801d4ac <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 801c69e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 801c6a0:	0018      	movs	r0, r3
 801c6a2:	46bd      	mov	sp, r7
 801c6a4:	b014      	add	sp, #80	@ 0x50
 801c6a6:	bd80      	pop	{r7, pc}
 801c6a8:	20003b20 	.word	0x20003b20

0801c6ac <_ux_device_stack_interface_delete>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_delete(UX_SLAVE_INTERFACE *interface_ptr)
{
 801c6ac:	b580      	push	{r7, lr}
 801c6ae:	b086      	sub	sp, #24
 801c6b0:	af00      	add	r7, sp, #0
 801c6b2:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_DELETE, interface_ptr, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c6b4:	4b20      	ldr	r3, [pc, #128]	@ (801c738 <_ux_device_stack_interface_delete+0x8c>)
 801c6b6:	681b      	ldr	r3, [r3, #0]
 801c6b8:	3324      	adds	r3, #36	@ 0x24
 801c6ba:	613b      	str	r3, [r7, #16]

    /* Find the first endpoints associated with this interface.  */    
    next_endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;        
 801c6bc:	687b      	ldr	r3, [r7, #4]
 801c6be:	69db      	ldr	r3, [r3, #28]
 801c6c0:	617b      	str	r3, [r7, #20]
    
    /* Parse all the endpoints.  */    
    while (next_endpoint != UX_NULL)
 801c6c2:	e01c      	b.n	801c6fe <_ux_device_stack_interface_delete+0x52>
    {

        /* Save this endpoint.  */
        endpoint =  next_endpoint;
 801c6c4:	697b      	ldr	r3, [r7, #20]
 801c6c6:	60fb      	str	r3, [r7, #12]
        
        /* Find the next endpoint.  */
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801c6c8:	68fb      	ldr	r3, [r7, #12]
 801c6ca:	695b      	ldr	r3, [r3, #20]
 801c6cc:	617b      	str	r3, [r7, #20]
        
        /* Get the pointer to the DCD.  */
        dcd =  &_ux_system_slave->ux_system_slave_dcd;
 801c6ce:	4b1a      	ldr	r3, [pc, #104]	@ (801c738 <_ux_device_stack_interface_delete+0x8c>)
 801c6d0:	681b      	ldr	r3, [r3, #0]
 801c6d2:	60bb      	str	r3, [r7, #8]

        /* The endpoint must be destroyed.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);
 801c6d4:	68bb      	ldr	r3, [r7, #8]
 801c6d6:	699b      	ldr	r3, [r3, #24]
 801c6d8:	68fa      	ldr	r2, [r7, #12]
 801c6da:	68b8      	ldr	r0, [r7, #8]
 801c6dc:	210f      	movs	r1, #15
 801c6de:	4798      	blx	r3

        /* Free the endpoint.  */
        endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801c6e0:	68fb      	ldr	r3, [r7, #12]
 801c6e2:	2200      	movs	r2, #0
 801c6e4:	601a      	str	r2, [r3, #0]

        /* Make sure the endpoint instance is now cleaned up.  */
        endpoint -> ux_slave_endpoint_state =  0;
 801c6e6:	68fb      	ldr	r3, [r7, #12]
 801c6e8:	2200      	movs	r2, #0
 801c6ea:	605a      	str	r2, [r3, #4]
        endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 801c6ec:	68fb      	ldr	r3, [r7, #12]
 801c6ee:	2200      	movs	r2, #0
 801c6f0:	615a      	str	r2, [r3, #20]
        endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 801c6f2:	68fb      	ldr	r3, [r7, #12]
 801c6f4:	2200      	movs	r2, #0
 801c6f6:	619a      	str	r2, [r3, #24]
        endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801c6f8:	68fb      	ldr	r3, [r7, #12]
 801c6fa:	2200      	movs	r2, #0
 801c6fc:	61da      	str	r2, [r3, #28]
    while (next_endpoint != UX_NULL)
 801c6fe:	697b      	ldr	r3, [r7, #20]
 801c700:	2b00      	cmp	r3, #0
 801c702:	d1df      	bne.n	801c6c4 <_ux_device_stack_interface_delete+0x18>
    }        

    /* It's always from first one (to delete).  */
    /* Rebuild the first link.  */
    device -> ux_slave_device_first_interface =  interface_ptr -> ux_slave_interface_next_interface;
 801c704:	687b      	ldr	r3, [r7, #4]
 801c706:	699a      	ldr	r2, [r3, #24]
 801c708:	693b      	ldr	r3, [r7, #16]
 801c70a:	2190      	movs	r1, #144	@ 0x90
 801c70c:	505a      	str	r2, [r3, r1]

    /* The interface is removed from the link, its memory must be cleaned and returned to the pool.  */
    interface_ptr -> ux_slave_interface_class          =  UX_NULL;
 801c70e:	687b      	ldr	r3, [r7, #4]
 801c710:	2200      	movs	r2, #0
 801c712:	605a      	str	r2, [r3, #4]
    interface_ptr -> ux_slave_interface_class_instance =  UX_NULL;
 801c714:	687b      	ldr	r3, [r7, #4]
 801c716:	2200      	movs	r2, #0
 801c718:	609a      	str	r2, [r3, #8]
    interface_ptr -> ux_slave_interface_next_interface =  UX_NULL;
 801c71a:	687b      	ldr	r3, [r7, #4]
 801c71c:	2200      	movs	r2, #0
 801c71e:	619a      	str	r2, [r3, #24]
    interface_ptr -> ux_slave_interface_first_endpoint =  UX_NULL;
 801c720:	687b      	ldr	r3, [r7, #4]
 801c722:	2200      	movs	r2, #0
 801c724:	61da      	str	r2, [r3, #28]
    interface_ptr -> ux_slave_interface_status         =  UX_UNUSED;
 801c726:	687b      	ldr	r3, [r7, #4]
 801c728:	2200      	movs	r2, #0
 801c72a:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */    
    return(UX_SUCCESS);       
 801c72c:	2300      	movs	r3, #0
}
 801c72e:	0018      	movs	r0, r3
 801c730:	46bd      	mov	sp, r7
 801c732:	b006      	add	sp, #24
 801c734:	bd80      	pop	{r7, pc}
 801c736:	46c0      	nop			@ (mov r8, r8)
 801c738:	20003b20 	.word	0x20003b20

0801c73c <_ux_device_stack_interface_set>:
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_set(UCHAR * device_framework, ULONG device_framework_length,
                                                    ULONG alternate_setting_value)
{
 801c73c:	b580      	push	{r7, lr}
 801c73e:	b092      	sub	sp, #72	@ 0x48
 801c740:	af00      	add	r7, sp, #0
 801c742:	60f8      	str	r0, [r7, #12]
 801c744:	60b9      	str	r1, [r7, #8]
 801c746:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_SET, alternate_setting_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c748:	4b87      	ldr	r3, [pc, #540]	@ (801c968 <_ux_device_stack_interface_set+0x22c>)
 801c74a:	681b      	ldr	r3, [r3, #0]
 801c74c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c74e:	4b86      	ldr	r3, [pc, #536]	@ (801c968 <_ux_device_stack_interface_set+0x22c>)
 801c750:	681b      	ldr	r3, [r3, #0]
 801c752:	3324      	adds	r3, #36	@ 0x24
 801c754:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Find a free interface in the pool and hook it to the 
       existing interface.  */
    interface_ptr = device -> ux_slave_device_interfaces_pool;
 801c756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c758:	2294      	movs	r2, #148	@ 0x94
 801c75a:	589b      	ldr	r3, [r3, r2]
 801c75c:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    interfaces_pool_number = device -> ux_slave_device_interfaces_pool_number;
 801c75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c760:	2298      	movs	r2, #152	@ 0x98
 801c762:	589b      	ldr	r3, [r3, r2]
 801c764:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 801c766:	e009      	b.n	801c77c <_ux_device_stack_interface_set+0x40>
    {
        /* Check if this interface is free.  */
        if (interface_ptr -> ux_slave_interface_status == UX_UNUSED)
 801c768:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c76a:	681b      	ldr	r3, [r3, #0]
 801c76c:	2b00      	cmp	r3, #0
 801c76e:	d009      	beq.n	801c784 <_ux_device_stack_interface_set+0x48>
            break;
    
        /* Try the next interface.  */
        interface_ptr++;
 801c770:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c772:	3320      	adds	r3, #32
 801c774:	647b      	str	r3, [r7, #68]	@ 0x44
        
        /* Decrement the number of interfaces left to scan in the pool.  */
        interfaces_pool_number--;
 801c776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c778:	3b01      	subs	r3, #1
 801c77a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 801c77c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c77e:	2b00      	cmp	r3, #0
 801c780:	d1f2      	bne.n	801c768 <_ux_device_stack_interface_set+0x2c>
 801c782:	e000      	b.n	801c786 <_ux_device_stack_interface_set+0x4a>
            break;
 801c784:	46c0      	nop			@ (mov r8, r8)
    }

    /* Did we find a free interface ?  */
    if (interfaces_pool_number == 0)
 801c786:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c788:	2b00      	cmp	r3, #0
 801c78a:	d101      	bne.n	801c790 <_ux_device_stack_interface_set+0x54>
        return(UX_MEMORY_INSUFFICIENT);
 801c78c:	2312      	movs	r3, #18
 801c78e:	e0e6      	b.n	801c95e <_ux_device_stack_interface_set+0x222>
        return(UX_MEMORY_INSUFFICIENT);
    
#endif

    /* Mark this interface as used now.  */
    interface_ptr -> ux_slave_interface_status = UX_USED;
 801c790:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c792:	2201      	movs	r2, #1
 801c794:	601a      	str	r2, [r3, #0]

    /* Parse the descriptor in something more readable.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_interface_descriptor_structure,
                UX_INTERFACE_DESCRIPTOR_ENTRIES,
                (UCHAR *) &interface_ptr -> ux_slave_interface_descriptor);
 801c796:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c798:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(device_framework,
 801c79a:	4974      	ldr	r1, [pc, #464]	@ (801c96c <_ux_device_stack_interface_set+0x230>)
 801c79c:	68f8      	ldr	r0, [r7, #12]
 801c79e:	2209      	movs	r2, #9
 801c7a0:	f000 fbbe 	bl	801cf20 <_ux_utility_descriptor_parse>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1

    /* Attach this interface to the end of the interface chain.  */
    if (device -> ux_slave_device_first_interface == UX_NULL)
 801c7a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c7a6:	2290      	movs	r2, #144	@ 0x90
 801c7a8:	589b      	ldr	r3, [r3, r2]
 801c7aa:	2b00      	cmp	r3, #0
 801c7ac:	d104      	bne.n	801c7b8 <_ux_device_stack_interface_set+0x7c>
    {

        device -> ux_slave_device_first_interface =  interface_ptr;
 801c7ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c7b0:	2190      	movs	r1, #144	@ 0x90
 801c7b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c7b4:	505a      	str	r2, [r3, r1]
 801c7b6:	e00e      	b.n	801c7d6 <_ux_device_stack_interface_set+0x9a>
    }
    else
    {
        /* Multiple interfaces exist, so find the end of the chain.  */
        interface_link =  device -> ux_slave_device_first_interface;
 801c7b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c7ba:	2290      	movs	r2, #144	@ 0x90
 801c7bc:	589b      	ldr	r3, [r3, r2]
 801c7be:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 801c7c0:	e002      	b.n	801c7c8 <_ux_device_stack_interface_set+0x8c>
            interface_link =  interface_link -> ux_slave_interface_next_interface;
 801c7c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c7c4:	699b      	ldr	r3, [r3, #24]
 801c7c6:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 801c7c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c7ca:	699b      	ldr	r3, [r3, #24]
 801c7cc:	2b00      	cmp	r3, #0
 801c7ce:	d1f8      	bne.n	801c7c2 <_ux_device_stack_interface_set+0x86>
        interface_link -> ux_slave_interface_next_interface =  interface_ptr;
 801c7d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c7d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c7d4:	619a      	str	r2, [r3, #24]
    /* It must be very first one.  */
    device -> ux_slave_device_first_interface = interface_ptr;
#endif

    /* Point beyond the interface descriptor.  */
    device_framework_length -=  (ULONG) *device_framework;
 801c7d6:	68fb      	ldr	r3, [r7, #12]
 801c7d8:	781b      	ldrb	r3, [r3, #0]
 801c7da:	001a      	movs	r2, r3
 801c7dc:	68bb      	ldr	r3, [r7, #8]
 801c7de:	1a9b      	subs	r3, r3, r2
 801c7e0:	60bb      	str	r3, [r7, #8]
    device_framework +=  (ULONG) *device_framework;
 801c7e2:	68fb      	ldr	r3, [r7, #12]
 801c7e4:	781b      	ldrb	r3, [r3, #0]
 801c7e6:	001a      	movs	r2, r3
 801c7e8:	68fb      	ldr	r3, [r7, #12]
 801c7ea:	189b      	adds	r3, r3, r2
 801c7ec:	60fb      	str	r3, [r7, #12]

    /* Parse the device framework and locate endpoint descriptor(s).  */
    while (device_framework_length != 0)
 801c7ee:	e0ab      	b.n	801c948 <_ux_device_stack_interface_set+0x20c>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801c7f0:	68fb      	ldr	r3, [r7, #12]
 801c7f2:	781b      	ldrb	r3, [r3, #0]
 801c7f4:	61fb      	str	r3, [r7, #28]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801c7f6:	211b      	movs	r1, #27
 801c7f8:	187b      	adds	r3, r7, r1
 801c7fa:	68fa      	ldr	r2, [r7, #12]
 801c7fc:	7852      	ldrb	r2, [r2, #1]
 801c7fe:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is an endpoint descriptor.  */
        switch(descriptor_type)
 801c800:	187b      	adds	r3, r7, r1
 801c802:	781b      	ldrb	r3, [r3, #0]
 801c804:	2b05      	cmp	r3, #5
 801c806:	d008      	beq.n	801c81a <_ux_device_stack_interface_set+0xde>
 801c808:	dd00      	ble.n	801c80c <_ux_device_stack_interface_set+0xd0>
 801c80a:	e094      	b.n	801c936 <_ux_device_stack_interface_set+0x1fa>
 801c80c:	2b02      	cmp	r3, #2
 801c80e:	d100      	bne.n	801c812 <_ux_device_stack_interface_set+0xd6>
 801c810:	e089      	b.n	801c926 <_ux_device_stack_interface_set+0x1ea>
 801c812:	2b04      	cmp	r3, #4
 801c814:	d100      	bne.n	801c818 <_ux_device_stack_interface_set+0xdc>
 801c816:	e086      	b.n	801c926 <_ux_device_stack_interface_set+0x1ea>

            /* Return the status to the caller.  */
            return(status);

        default:
            break;
 801c818:	e08d      	b.n	801c936 <_ux_device_stack_interface_set+0x1fa>
            endpoint = device -> ux_slave_device_endpoints_pool;
 801c81a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c81c:	229c      	movs	r2, #156	@ 0x9c
 801c81e:	589b      	ldr	r3, [r3, r2]
 801c820:	63bb      	str	r3, [r7, #56]	@ 0x38
            endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 801c822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c824:	22a0      	movs	r2, #160	@ 0xa0
 801c826:	589b      	ldr	r3, [r3, r2]
 801c828:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 801c82a:	e00d      	b.n	801c848 <_ux_device_stack_interface_set+0x10c>
                if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 801c82c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c82e:	681b      	ldr	r3, [r3, #0]
 801c830:	2b00      	cmp	r3, #0
 801c832:	d103      	bne.n	801c83c <_ux_device_stack_interface_set+0x100>
                    endpoint ->    ux_slave_endpoint_status = UX_USED;
 801c834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c836:	2201      	movs	r2, #1
 801c838:	601a      	str	r2, [r3, #0]
                    break;
 801c83a:	e008      	b.n	801c84e <_ux_device_stack_interface_set+0x112>
                endpoint++;
 801c83c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c83e:	3368      	adds	r3, #104	@ 0x68
 801c840:	63bb      	str	r3, [r7, #56]	@ 0x38
               endpoints_pool_number--; 
 801c842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c844:	3b01      	subs	r3, #1
 801c846:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 801c848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c84a:	2b00      	cmp	r3, #0
 801c84c:	d1ee      	bne.n	801c82c <_ux_device_stack_interface_set+0xf0>
            if (endpoints_pool_number == 0)
 801c84e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c850:	2b00      	cmp	r3, #0
 801c852:	d101      	bne.n	801c858 <_ux_device_stack_interface_set+0x11c>
                return(UX_MEMORY_INSUFFICIENT);
 801c854:	2312      	movs	r3, #18
 801c856:	e082      	b.n	801c95e <_ux_device_stack_interface_set+0x222>
                            (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 801c858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c85a:	330c      	adds	r3, #12
            _ux_utility_descriptor_parse(device_framework,
 801c85c:	4944      	ldr	r1, [pc, #272]	@ (801c970 <_ux_device_stack_interface_set+0x234>)
 801c85e:	68f8      	ldr	r0, [r7, #12]
 801c860:	2206      	movs	r2, #6
 801c862:	f000 fb5d 	bl	801cf20 <_ux_utility_descriptor_parse>
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801c866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c868:	3320      	adds	r3, #32
 801c86a:	617b      	str	r3, [r7, #20]
                    endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801c86c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c86e:	8a1b      	ldrh	r3, [r3, #16]
            max_transfer_length =
 801c870:	055b      	lsls	r3, r3, #21
 801c872:	0d5b      	lsrs	r3, r3, #21
 801c874:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801c876:	4b3c      	ldr	r3, [pc, #240]	@ (801c968 <_ux_device_stack_interface_set+0x22c>)
 801c878:	681a      	ldr	r2, [r3, #0]
 801c87a:	23a0      	movs	r3, #160	@ 0xa0
 801c87c:	005b      	lsls	r3, r3, #1
 801c87e:	58d3      	ldr	r3, [r2, r3]
 801c880:	2b02      	cmp	r3, #2
 801c882:	d119      	bne.n	801c8b8 <_ux_device_stack_interface_set+0x17c>
                (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 801c884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c886:	7bdb      	ldrb	r3, [r3, #15]
 801c888:	001a      	movs	r2, r3
 801c88a:	2301      	movs	r3, #1
 801c88c:	4013      	ands	r3, r2
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801c88e:	d013      	beq.n	801c8b8 <_ux_device_stack_interface_set+0x17c>
                n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801c890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c892:	8a1b      	ldrh	r3, [r3, #16]
 801c894:	001a      	movs	r2, r3
 801c896:	23c0      	movs	r3, #192	@ 0xc0
 801c898:	015b      	lsls	r3, r3, #5
 801c89a:	4013      	ands	r3, r2
 801c89c:	613b      	str	r3, [r7, #16]
                if (n_trans)
 801c89e:	693b      	ldr	r3, [r7, #16]
 801c8a0:	2b00      	cmp	r3, #0
 801c8a2:	d009      	beq.n	801c8b8 <_ux_device_stack_interface_set+0x17c>
                    n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 801c8a4:	693b      	ldr	r3, [r7, #16]
 801c8a6:	0adb      	lsrs	r3, r3, #11
 801c8a8:	613b      	str	r3, [r7, #16]
                    n_trans ++;
 801c8aa:	693b      	ldr	r3, [r7, #16]
 801c8ac:	3301      	adds	r3, #1
 801c8ae:	613b      	str	r3, [r7, #16]
                    max_transfer_length *= n_trans;
 801c8b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8b2:	693a      	ldr	r2, [r7, #16]
 801c8b4:	4353      	muls	r3, r2
 801c8b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801c8b8:	697b      	ldr	r3, [r7, #20]
 801c8ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c8bc:	621a      	str	r2, [r3, #32]
            transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 801c8be:	697b      	ldr	r3, [r7, #20]
 801c8c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c8c2:	609a      	str	r2, [r3, #8]
            transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 801c8c4:	697b      	ldr	r3, [r7, #20]
 801c8c6:	2201      	movs	r2, #1
 801c8c8:	4252      	negs	r2, r2
 801c8ca:	635a      	str	r2, [r3, #52]	@ 0x34
            endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 801c8cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c8ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c8d0:	619a      	str	r2, [r3, #24]
            endpoint -> ux_slave_endpoint_device =  device;
 801c8d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c8d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c8d6:	61da      	str	r2, [r3, #28]
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801c8d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c8da:	699b      	ldr	r3, [r3, #24]
 801c8dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c8de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c8e0:	210e      	movs	r1, #14
 801c8e2:	4798      	blx	r3
 801c8e4:	0003      	movs	r3, r0
 801c8e6:	623b      	str	r3, [r7, #32]
            if (status != UX_SUCCESS)
 801c8e8:	6a3b      	ldr	r3, [r7, #32]
 801c8ea:	2b00      	cmp	r3, #0
 801c8ec:	d004      	beq.n	801c8f8 <_ux_device_stack_interface_set+0x1bc>
                endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 801c8ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c8f0:	2200      	movs	r2, #0
 801c8f2:	601a      	str	r2, [r3, #0]
                return(status);
 801c8f4:	6a3b      	ldr	r3, [r7, #32]
 801c8f6:	e032      	b.n	801c95e <_ux_device_stack_interface_set+0x222>
            if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 801c8f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c8fa:	69db      	ldr	r3, [r3, #28]
 801c8fc:	2b00      	cmp	r3, #0
 801c8fe:	d103      	bne.n	801c908 <_ux_device_stack_interface_set+0x1cc>
                interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 801c900:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c902:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c904:	61da      	str	r2, [r3, #28]
            break;
 801c906:	e017      	b.n	801c938 <_ux_device_stack_interface_set+0x1fc>
                endpoint_link =  interface_ptr -> ux_slave_interface_first_endpoint;
 801c908:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c90a:	69db      	ldr	r3, [r3, #28]
 801c90c:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801c90e:	e002      	b.n	801c916 <_ux_device_stack_interface_set+0x1da>
                    endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 801c910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c912:	695b      	ldr	r3, [r3, #20]
 801c914:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801c916:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c918:	695b      	ldr	r3, [r3, #20]
 801c91a:	2b00      	cmp	r3, #0
 801c91c:	d1f8      	bne.n	801c910 <_ux_device_stack_interface_set+0x1d4>
                endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 801c91e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c920:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c922:	615a      	str	r2, [r3, #20]
            break;
 801c924:	e008      	b.n	801c938 <_ux_device_stack_interface_set+0x1fc>
            status =  _ux_device_stack_interface_start(interface_ptr);
 801c926:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c928:	0018      	movs	r0, r3
 801c92a:	f000 f823 	bl	801c974 <_ux_device_stack_interface_start>
 801c92e:	0003      	movs	r3, r0
 801c930:	623b      	str	r3, [r7, #32]
            return(status);
 801c932:	6a3b      	ldr	r3, [r7, #32]
 801c934:	e013      	b.n	801c95e <_ux_device_stack_interface_set+0x222>
            break;
 801c936:	46c0      	nop			@ (mov r8, r8)
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801c938:	68ba      	ldr	r2, [r7, #8]
 801c93a:	69fb      	ldr	r3, [r7, #28]
 801c93c:	1ad3      	subs	r3, r2, r3
 801c93e:	60bb      	str	r3, [r7, #8]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801c940:	68fa      	ldr	r2, [r7, #12]
 801c942:	69fb      	ldr	r3, [r7, #28]
 801c944:	18d3      	adds	r3, r2, r3
 801c946:	60fb      	str	r3, [r7, #12]
    while (device_framework_length != 0)
 801c948:	68bb      	ldr	r3, [r7, #8]
 801c94a:	2b00      	cmp	r3, #0
 801c94c:	d000      	beq.n	801c950 <_ux_device_stack_interface_set+0x214>
 801c94e:	e74f      	b.n	801c7f0 <_ux_device_stack_interface_set+0xb4>
    }

    /* The interface attached to this configuration must be started at the class
       level.  */
    status =  _ux_device_stack_interface_start(interface_ptr);
 801c950:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c952:	0018      	movs	r0, r3
 801c954:	f000 f80e 	bl	801c974 <_ux_device_stack_interface_start>
 801c958:	0003      	movs	r3, r0
 801c95a:	623b      	str	r3, [r7, #32]

    /* Return the status to the caller.  */
    return(status);
 801c95c:	6a3b      	ldr	r3, [r7, #32]
}
 801c95e:	0018      	movs	r0, r3
 801c960:	46bd      	mov	sp, r7
 801c962:	b012      	add	sp, #72	@ 0x48
 801c964:	bd80      	pop	{r7, pc}
 801c966:	46c0      	nop			@ (mov r8, r8)
 801c968:	20003b20 	.word	0x20003b20
 801c96c:	20000060 	.word	0x20000060
 801c970:	20000040 	.word	0x20000040

0801c974 <_ux_device_stack_interface_start>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_start(UX_SLAVE_INTERFACE *interface_ptr)
{
 801c974:	b590      	push	{r4, r7, lr}
 801c976:	b091      	sub	sp, #68	@ 0x44
 801c978:	af00      	add	r7, sp, #0
 801c97a:	6078      	str	r0, [r7, #4]
UINT                        status;
UX_SLAVE_CLASS_COMMAND      class_command;


    /* Get the class for the interface.  */
    class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 801c97c:	4b2b      	ldr	r3, [pc, #172]	@ (801ca2c <_ux_device_stack_interface_start+0xb8>)
 801c97e:	681b      	ldr	r3, [r3, #0]
 801c980:	687a      	ldr	r2, [r7, #4]
 801c982:	7b92      	ldrb	r2, [r2, #14]
 801c984:	3240      	adds	r2, #64	@ 0x40
 801c986:	0092      	lsls	r2, r2, #2
 801c988:	58d3      	ldr	r3, [r2, r3]
 801c98a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check if class driver is available. */
    if (class_ptr == UX_NULL)
 801c98c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c98e:	2b00      	cmp	r3, #0
 801c990:	d101      	bne.n	801c996 <_ux_device_stack_interface_start+0x22>

        /* There is no class driver supported. */
        return (UX_NO_CLASS_MATCH);
 801c992:	2357      	movs	r3, #87	@ 0x57
 801c994:	e046      	b.n	801ca24 <_ux_device_stack_interface_start+0xb0>

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c996:	4b25      	ldr	r3, [pc, #148]	@ (801ca2c <_ux_device_stack_interface_start+0xb8>)
 801c998:	681b      	ldr	r3, [r3, #0]
 801c99a:	3324      	adds	r3, #36	@ 0x24
 801c99c:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Build all the fields of the Class Command.  */
    class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_QUERY;
 801c99e:	2408      	movs	r4, #8
 801c9a0:	193b      	adds	r3, r7, r4
 801c9a2:	2201      	movs	r2, #1
 801c9a4:	601a      	str	r2, [r3, #0]
    class_command.ux_slave_class_command_interface =   (VOID *)interface_ptr;
 801c9a6:	193b      	adds	r3, r7, r4
 801c9a8:	687a      	ldr	r2, [r7, #4]
 801c9aa:	609a      	str	r2, [r3, #8]
    class_command.ux_slave_class_command_class     =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceClass;
 801c9ac:	687b      	ldr	r3, [r7, #4]
 801c9ae:	7c5b      	ldrb	r3, [r3, #17]
 801c9b0:	001a      	movs	r2, r3
 801c9b2:	193b      	adds	r3, r7, r4
 801c9b4:	615a      	str	r2, [r3, #20]
    class_command.ux_slave_class_command_subclass  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceSubClass;
 801c9b6:	687b      	ldr	r3, [r7, #4]
 801c9b8:	7c9b      	ldrb	r3, [r3, #18]
 801c9ba:	001a      	movs	r2, r3
 801c9bc:	193b      	adds	r3, r7, r4
 801c9be:	619a      	str	r2, [r3, #24]
    class_command.ux_slave_class_command_protocol  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceProtocol;
 801c9c0:	687b      	ldr	r3, [r7, #4]
 801c9c2:	7cdb      	ldrb	r3, [r3, #19]
 801c9c4:	001a      	movs	r2, r3
 801c9c6:	193b      	adds	r3, r7, r4
 801c9c8:	61da      	str	r2, [r3, #28]
    class_command.ux_slave_class_command_vid       =   device -> ux_slave_device_descriptor.idVendor;
 801c9ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c9cc:	899b      	ldrh	r3, [r3, #12]
 801c9ce:	001a      	movs	r2, r3
 801c9d0:	193b      	adds	r3, r7, r4
 801c9d2:	611a      	str	r2, [r3, #16]
    class_command.ux_slave_class_command_pid       =   device -> ux_slave_device_descriptor.idProduct;
 801c9d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c9d6:	89db      	ldrh	r3, [r3, #14]
 801c9d8:	001a      	movs	r2, r3
 801c9da:	193b      	adds	r3, r7, r4
 801c9dc:	60da      	str	r2, [r3, #12]

    /* We can now memorize the interface pointer associated with this class.  */
    class_ptr -> ux_slave_class_interface = interface_ptr;
 801c9de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c9e0:	687a      	ldr	r2, [r7, #4]
 801c9e2:	661a      	str	r2, [r3, #96]	@ 0x60
    
    /* We have found a potential candidate. Call this registered class entry function.  */
    status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801c9e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c9e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c9e8:	193a      	adds	r2, r7, r4
 801c9ea:	0010      	movs	r0, r2
 801c9ec:	4798      	blx	r3
 801c9ee:	0003      	movs	r3, r0
 801c9f0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* The status tells us if the registered class wants to own this class.  */
    if (status == UX_SUCCESS)
 801c9f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c9f4:	2b00      	cmp	r3, #0
 801c9f6:	d114      	bne.n	801ca22 <_ux_device_stack_interface_start+0xae>
    {

        /* Store the class container. */
        class_command.ux_slave_class_command_class_ptr =  class_ptr;
 801c9f8:	193b      	adds	r3, r7, r4
 801c9fa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c9fc:	621a      	str	r2, [r3, #32]
        
        /* Store the command.  */
        class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_ACTIVATE;
 801c9fe:	193b      	adds	r3, r7, r4
 801ca00:	2202      	movs	r2, #2
 801ca02:	601a      	str	r2, [r3, #0]
        
        /* Activate the class.  */
        status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801ca04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ca06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801ca08:	193a      	adds	r2, r7, r4
 801ca0a:	0010      	movs	r0, r2
 801ca0c:	4798      	blx	r3
 801ca0e:	0003      	movs	r3, r0
 801ca10:	637b      	str	r3, [r7, #52]	@ 0x34

        /* If the class was successfully activated, set the class for the interface.  */
        if(status == UX_SUCCESS)
 801ca12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ca14:	2b00      	cmp	r3, #0
 801ca16:	d102      	bne.n	801ca1e <_ux_device_stack_interface_start+0xaa>
            interface_ptr -> ux_slave_interface_class =  class_ptr;
 801ca18:	687b      	ldr	r3, [r7, #4]
 801ca1a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801ca1c:	605a      	str	r2, [r3, #4]

        return(status); 
 801ca1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ca20:	e000      	b.n	801ca24 <_ux_device_stack_interface_start+0xb0>
    }

    /* There is no driver who want to own this class!  */
    return(UX_NO_CLASS_MATCH);
 801ca22:	2357      	movs	r3, #87	@ 0x57
}
 801ca24:	0018      	movs	r0, r3
 801ca26:	46bd      	mov	sp, r7
 801ca28:	b011      	add	sp, #68	@ 0x44
 801ca2a:	bd90      	pop	{r4, r7, pc}
 801ca2c:	20003b20 	.word	0x20003b20

0801ca30 <_ux_device_stack_set_feature>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_set_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 801ca30:	b580      	push	{r7, lr}
 801ca32:	b08a      	sub	sp, #40	@ 0x28
 801ca34:	af00      	add	r7, sp, #0
 801ca36:	60f8      	str	r0, [r7, #12]
 801ca38:	60b9      	str	r1, [r7, #8]
 801ca3a:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_SET_FEATURE, request_value, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801ca3c:	4b2a      	ldr	r3, [pc, #168]	@ (801cae8 <_ux_device_stack_set_feature+0xb8>)
 801ca3e:	681b      	ldr	r3, [r3, #0]
 801ca40:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801ca42:	4b29      	ldr	r3, [pc, #164]	@ (801cae8 <_ux_device_stack_set_feature+0xb8>)
 801ca44:	681b      	ldr	r3, [r3, #0]
 801ca46:	3324      	adds	r3, #36	@ 0x24
 801ca48:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801ca4a:	69bb      	ldr	r3, [r7, #24]
 801ca4c:	3318      	adds	r3, #24
 801ca4e:	617b      	str	r3, [r7, #20]

    /* The feature can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801ca50:	68fb      	ldr	r3, [r7, #12]
 801ca52:	2203      	movs	r2, #3
 801ca54:	4013      	ands	r3, r2
 801ca56:	d002      	beq.n	801ca5e <_ux_device_stack_set_feature+0x2e>
 801ca58:	2b02      	cmp	r3, #2
 801ca5a:	d016      	beq.n	801ca8a <_ux_device_stack_set_feature+0x5a>
 801ca5c:	e038      	b.n	801cad0 <_ux_device_stack_set_feature+0xa0>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801ca5e:	68bb      	ldr	r3, [r7, #8]
 801ca60:	2b01      	cmp	r3, #1
 801ca62:	d110      	bne.n	801ca86 <_ux_device_stack_set_feature+0x56>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 801ca64:	4b20      	ldr	r3, [pc, #128]	@ (801cae8 <_ux_device_stack_set_feature+0xb8>)
 801ca66:	681a      	ldr	r2, [r3, #0]
 801ca68:	23a4      	movs	r3, #164	@ 0xa4
 801ca6a:	005b      	lsls	r3, r3, #1
 801ca6c:	58d3      	ldr	r3, [r2, r3]
 801ca6e:	2b00      	cmp	r3, #0
 801ca70:	d007      	beq.n	801ca82 <_ux_device_stack_set_feature+0x52>
            {

                /* Enable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_TRUE;
 801ca72:	4b1d      	ldr	r3, [pc, #116]	@ (801cae8 <_ux_device_stack_set_feature+0xb8>)
 801ca74:	681a      	ldr	r2, [r3, #0]
 801ca76:	23a6      	movs	r3, #166	@ 0xa6
 801ca78:	005b      	lsls	r3, r3, #1
 801ca7a:	2101      	movs	r1, #1
 801ca7c:	50d1      	str	r1, [r2, r3]

                /* OK. */
                return (UX_SUCCESS);
 801ca7e:	2300      	movs	r3, #0
 801ca80:	e02d      	b.n	801cade <_ux_device_stack_set_feature+0xae>
            }
            else

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
 801ca82:	2354      	movs	r3, #84	@ 0x54
 801ca84:	e02b      	b.n	801cade <_ux_device_stack_set_feature+0xae>
            return(UX_SUCCESS);
        }
#endif

        /* Request value not supported.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 801ca86:	2354      	movs	r3, #84	@ 0x54
 801ca88:	e029      	b.n	801cade <_ux_device_stack_set_feature+0xae>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only set feature for endpoint is ENDPOINT_STALL. This forces
           the endpoint to the stall situation.
           We need to find the endpoint through the interface(s). */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801ca8a:	69bb      	ldr	r3, [r7, #24]
 801ca8c:	2290      	movs	r2, #144	@ 0x90
 801ca8e:	589b      	ldr	r3, [r3, r2]
 801ca90:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface_ptr != UX_NULL)
 801ca92:	e01a      	b.n	801caca <_ux_device_stack_set_feature+0x9a>
        {
#endif
            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 801ca94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ca96:	69db      	ldr	r3, [r3, #28]
 801ca98:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 801ca9a:	e010      	b.n	801cabe <_ux_device_stack_set_feature+0x8e>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 801ca9c:	6a3b      	ldr	r3, [r7, #32]
 801ca9e:	7b9b      	ldrb	r3, [r3, #14]
 801caa0:	001a      	movs	r2, r3
 801caa2:	687b      	ldr	r3, [r7, #4]
 801caa4:	4293      	cmp	r3, r2
 801caa6:	d107      	bne.n	801cab8 <_ux_device_stack_set_feature+0x88>
                {

                    /* Stall the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint_target);
 801caa8:	69fb      	ldr	r3, [r7, #28]
 801caaa:	699b      	ldr	r3, [r3, #24]
 801caac:	6a3a      	ldr	r2, [r7, #32]
 801caae:	69f8      	ldr	r0, [r7, #28]
 801cab0:	2114      	movs	r1, #20
 801cab2:	4798      	blx	r3

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 801cab4:	2300      	movs	r3, #0
 801cab6:	e012      	b.n	801cade <_ux_device_stack_set_feature+0xae>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 801cab8:	6a3b      	ldr	r3, [r7, #32]
 801caba:	695b      	ldr	r3, [r3, #20]
 801cabc:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 801cabe:	6a3b      	ldr	r3, [r7, #32]
 801cac0:	2b00      	cmp	r3, #0
 801cac2:	d1eb      	bne.n	801ca9c <_ux_device_stack_set_feature+0x6c>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801cac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cac6:	699b      	ldr	r3, [r3, #24]
 801cac8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface_ptr != UX_NULL)
 801caca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cacc:	2b00      	cmp	r3, #0
 801cace:	d1e1      	bne.n	801ca94 <_ux_device_stack_set_feature+0x64>
        /* Intentionally fall through into the default case. */
        /* fall through */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801cad0:	69fb      	ldr	r3, [r7, #28]
 801cad2:	699b      	ldr	r3, [r3, #24]
 801cad4:	697a      	ldr	r2, [r7, #20]
 801cad6:	69f8      	ldr	r0, [r7, #28]
 801cad8:	2114      	movs	r1, #20
 801cada:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801cadc:	2300      	movs	r3, #0
    }
}
 801cade:	0018      	movs	r0, r3
 801cae0:	46bd      	mov	sp, r7
 801cae2:	b00a      	add	sp, #40	@ 0x28
 801cae4:	bd80      	pop	{r7, pc}
 801cae6:	46c0      	nop			@ (mov r8, r8)
 801cae8:	20003b20 	.word	0x20003b20

0801caec <_ux_device_stack_tasks_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_tasks_run(VOID)
{
 801caec:	b580      	push	{r7, lr}
 801caee:	b084      	sub	sp, #16
 801caf0:	af00      	add	r7, sp, #0
UX_SLAVE_CLASS              *class_instance;
ULONG                       class_index;
UINT                        status;


    status = UX_STATE_RESET;
 801caf2:	2300      	movs	r3, #0
 801caf4:	607b      	str	r3, [r7, #4]

    /* Run all DCD tasks (pending ISR handle).  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 801caf6:	4b1a      	ldr	r3, [pc, #104]	@ (801cb60 <_ux_device_stack_tasks_run+0x74>)
 801caf8:	681b      	ldr	r3, [r3, #0]
 801cafa:	603b      	str	r3, [r7, #0]
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_TASKS_RUN, UX_NULL);
 801cafc:	683b      	ldr	r3, [r7, #0]
 801cafe:	699b      	ldr	r3, [r3, #24]
 801cb00:	6838      	ldr	r0, [r7, #0]
 801cb02:	2200      	movs	r2, #0
 801cb04:	2112      	movs	r1, #18
 801cb06:	4798      	blx	r3

    /* Run all Class instance tasks.  */
    class_instance =  _ux_system_slave -> ux_system_slave_class_array;
 801cb08:	4b15      	ldr	r3, [pc, #84]	@ (801cb60 <_ux_device_stack_tasks_run+0x74>)
 801cb0a:	681b      	ldr	r3, [r3, #0]
 801cb0c:	22fc      	movs	r2, #252	@ 0xfc
 801cb0e:	589b      	ldr	r3, [r3, r2]
 801cb10:	60fb      	str	r3, [r7, #12]
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 801cb12:	2300      	movs	r3, #0
 801cb14:	60bb      	str	r3, [r7, #8]
 801cb16:	e01b      	b.n	801cb50 <_ux_device_stack_tasks_run+0x64>
    {

        /* Skip classes not used.  */
        if (class_instance -> ux_slave_class_status == UX_UNUSED)
 801cb18:	68fb      	ldr	r3, [r7, #12]
 801cb1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801cb1c:	2b00      	cmp	r3, #0
 801cb1e:	d011      	beq.n	801cb44 <_ux_device_stack_tasks_run+0x58>
            continue;

        /* Skip classes has no task function.  */
        if (class_instance -> ux_slave_class_task_function == UX_NULL)
 801cb20:	68fb      	ldr	r3, [r7, #12]
 801cb22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801cb24:	2b00      	cmp	r3, #0
 801cb26:	d00f      	beq.n	801cb48 <_ux_device_stack_tasks_run+0x5c>
            continue;

        /* Invoke task function.  */
        status |= class_instance -> ux_slave_class_task_function(class_instance -> ux_slave_class_instance);
 801cb28:	68fb      	ldr	r3, [r7, #12]
 801cb2a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801cb2c:	68fb      	ldr	r3, [r7, #12]
 801cb2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801cb30:	0018      	movs	r0, r3
 801cb32:	4790      	blx	r2
 801cb34:	0002      	movs	r2, r0
 801cb36:	687b      	ldr	r3, [r7, #4]
 801cb38:	4313      	orrs	r3, r2
 801cb3a:	607b      	str	r3, [r7, #4]

        /* Move to the next class.  */
        class_instance ++;
 801cb3c:	68fb      	ldr	r3, [r7, #12]
 801cb3e:	3364      	adds	r3, #100	@ 0x64
 801cb40:	60fb      	str	r3, [r7, #12]
 801cb42:	e002      	b.n	801cb4a <_ux_device_stack_tasks_run+0x5e>
            continue;
 801cb44:	46c0      	nop			@ (mov r8, r8)
 801cb46:	e000      	b.n	801cb4a <_ux_device_stack_tasks_run+0x5e>
            continue;
 801cb48:	46c0      	nop			@ (mov r8, r8)
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 801cb4a:	68bb      	ldr	r3, [r7, #8]
 801cb4c:	3301      	adds	r3, #1
 801cb4e:	60bb      	str	r3, [r7, #8]
 801cb50:	68bb      	ldr	r3, [r7, #8]
 801cb52:	2b00      	cmp	r3, #0
 801cb54:	d0e0      	beq.n	801cb18 <_ux_device_stack_tasks_run+0x2c>
    }

    /* Return overall status.  */
    return(status);
 801cb56:	687b      	ldr	r3, [r7, #4]
}
 801cb58:	0018      	movs	r0, r3
 801cb5a:	46bd      	mov	sp, r7
 801cb5c:	b004      	add	sp, #16
 801cb5e:	bd80      	pop	{r7, pc}
 801cb60:	20003b20 	.word	0x20003b20

0801cb64 <_ux_device_stack_transfer_abort>:
/*                                            assigned aborting code,     */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_abort(UX_SLAVE_TRANSFER *transfer_request, ULONG completion_code)
{
 801cb64:	b580      	push	{r7, lr}
 801cb66:	b084      	sub	sp, #16
 801cb68:	af00      	add	r7, sp, #0
 801cb6a:	6078      	str	r0, [r7, #4]
 801cb6c:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ABORT, transfer_request, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801cb6e:	4b12      	ldr	r3, [pc, #72]	@ (801cbb8 <_ux_device_stack_transfer_abort+0x54>)
 801cb70:	681b      	ldr	r3, [r3, #0]
 801cb72:	60fb      	str	r3, [r7, #12]

    /* Sets the completion code due to bus reset.  */
    transfer_request -> ux_slave_transfer_request_completion_code = completion_code;
 801cb74:	687b      	ldr	r3, [r7, #4]
 801cb76:	683a      	ldr	r2, [r7, #0]
 801cb78:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Ensure we're not preempted by the transfer completion ISR.  */
    UX_DISABLE
 801cb7a:	f002 f88f 	bl	801ec9c <_ux_utility_interrupt_disable>
 801cb7e:	0003      	movs	r3, r0
 801cb80:	60bb      	str	r3, [r7, #8]

    /* It's possible the transfer already completed. Ensure it hasn't before doing the abort.  */
    if (transfer_request -> ux_slave_transfer_request_status == UX_TRANSFER_STATUS_PENDING)
 801cb82:	687b      	ldr	r3, [r7, #4]
 801cb84:	681b      	ldr	r3, [r3, #0]
 801cb86:	2b01      	cmp	r3, #1
 801cb88:	d10d      	bne.n	801cba6 <_ux_device_stack_transfer_abort+0x42>
    {

        /* Call the DCD if necessary for cleaning up the pending transfer.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_ABORT, (VOID *) transfer_request);
 801cb8a:	68fb      	ldr	r3, [r7, #12]
 801cb8c:	699b      	ldr	r3, [r3, #24]
 801cb8e:	687a      	ldr	r2, [r7, #4]
 801cb90:	68f8      	ldr	r0, [r7, #12]
 801cb92:	210d      	movs	r1, #13
 801cb94:	4798      	blx	r3

        /* Restore interrupts. Note that the transfer request should not be modified now.  */
        UX_RESTORE
 801cb96:	68bb      	ldr	r3, [r7, #8]
 801cb98:	0018      	movs	r0, r3
 801cb9a:	f002 f88e 	bl	801ecba <_ux_utility_interrupt_restore>

        /* We need to set the completion code for the transfer to aborted. Note
           that the transfer request function cannot simultaneously modify this 
           because if the transfer was pending, then the transfer's thread is 
           currently waiting for it to complete.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_ABORT;
 801cb9e:	687b      	ldr	r3, [r7, #4]
 801cba0:	2204      	movs	r2, #4
 801cba2:	601a      	str	r2, [r3, #0]
 801cba4:	e003      	b.n	801cbae <_ux_device_stack_transfer_abort+0x4a>
    }
    else
    {

        /* Restore interrupts.  */
        UX_RESTORE
 801cba6:	68bb      	ldr	r3, [r7, #8]
 801cba8:	0018      	movs	r0, r3
 801cbaa:	f002 f886 	bl	801ecba <_ux_utility_interrupt_restore>
    }

    /* This function never fails.  */
    return(UX_SUCCESS);       
 801cbae:	2300      	movs	r3, #0
}
 801cbb0:	0018      	movs	r0, r3
 801cbb2:	46bd      	mov	sp, r7
 801cbb4:	b004      	add	sp, #16
 801cbb6:	bd80      	pop	{r7, pc}
 801cbb8:	20003b20 	.word	0x20003b20

0801cbbc <_ux_device_stack_transfer_all_request_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_all_request_abort(UX_SLAVE_ENDPOINT *endpoint, ULONG completion_code)
{
 801cbbc:	b580      	push	{r7, lr}
 801cbbe:	b084      	sub	sp, #16
 801cbc0:	af00      	add	r7, sp, #0
 801cbc2:	6078      	str	r0, [r7, #4]
 801cbc4:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ALL_REQUEST_ABORT, endpoint, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the transfer request for this endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801cbc6:	687b      	ldr	r3, [r7, #4]
 801cbc8:	3320      	adds	r3, #32
 801cbca:	60fb      	str	r3, [r7, #12]
    
    /* Abort this request.  */
    _ux_device_stack_transfer_abort(transfer_request, completion_code);
 801cbcc:	683a      	ldr	r2, [r7, #0]
 801cbce:	68fb      	ldr	r3, [r7, #12]
 801cbd0:	0011      	movs	r1, r2
 801cbd2:	0018      	movs	r0, r3
 801cbd4:	f7ff ffc6 	bl	801cb64 <_ux_device_stack_transfer_abort>

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801cbd8:	2300      	movs	r3, #0
}
 801cbda:	0018      	movs	r0, r3
 801cbdc:	46bd      	mov	sp, r7
 801cbde:	b004      	add	sp, #16
 801cbe0:	bd80      	pop	{r7, pc}

0801cbe2 <_ux_device_stack_transfer_request>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_request(UX_SLAVE_TRANSFER *transfer_request, 
                                            ULONG slave_length, 
                                            ULONG host_length)
{
 801cbe2:	b580      	push	{r7, lr}
 801cbe4:	b086      	sub	sp, #24
 801cbe6:	af00      	add	r7, sp, #0
 801cbe8:	60f8      	str	r0, [r7, #12]
 801cbea:	60b9      	str	r1, [r7, #8]
 801cbec:	607a      	str	r2, [r7, #4]
#if defined(UX_DEVICE_STANDALONE)
UINT            status;

    /* Start a transfer request without waiting it end.  */
    UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801cbee:	68fb      	ldr	r3, [r7, #12]
 801cbf0:	2200      	movs	r2, #0
 801cbf2:	631a      	str	r2, [r3, #48]	@ 0x30
    status = _ux_device_stack_transfer_run(transfer_request, slave_length, host_length);
 801cbf4:	687a      	ldr	r2, [r7, #4]
 801cbf6:	68b9      	ldr	r1, [r7, #8]
 801cbf8:	68fb      	ldr	r3, [r7, #12]
 801cbfa:	0018      	movs	r0, r3
 801cbfc:	f000 f812 	bl	801cc24 <_ux_device_stack_transfer_run>
 801cc00:	0003      	movs	r3, r0
 801cc02:	617b      	str	r3, [r7, #20]
    if (status == UX_STATE_LOCK)
 801cc04:	697b      	ldr	r3, [r7, #20]
 801cc06:	2b06      	cmp	r3, #6
 801cc08:	d101      	bne.n	801cc0e <_ux_device_stack_transfer_request+0x2c>
        return(UX_BUSY);
 801cc0a:	23fe      	movs	r3, #254	@ 0xfe
 801cc0c:	e006      	b.n	801cc1c <_ux_device_stack_transfer_request+0x3a>
    if (status < UX_STATE_NEXT)
 801cc0e:	697b      	ldr	r3, [r7, #20]
 801cc10:	2b03      	cmp	r3, #3
 801cc12:	d802      	bhi.n	801cc1a <_ux_device_stack_transfer_request+0x38>
        return(transfer_request -> ux_slave_transfer_request_completion_code);
 801cc14:	68fb      	ldr	r3, [r7, #12]
 801cc16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cc18:	e000      	b.n	801cc1c <_ux_device_stack_transfer_request+0x3a>

    /* Started/done, things will be done in BG  */
    return(UX_SUCCESS);
 801cc1a:	2300      	movs	r3, #0

    /* And return the status.  */
    return(status);

#endif
}
 801cc1c:	0018      	movs	r0, r3
 801cc1e:	46bd      	mov	sp, r7
 801cc20:	b006      	add	sp, #24
 801cc22:	bd80      	pop	{r7, pc}

0801cc24 <_ux_device_stack_transfer_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_run(UX_SLAVE_TRANSFER *transfer_request, ULONG slave_length, ULONG host_length)
{
 801cc24:	b580      	push	{r7, lr}
 801cc26:	b08a      	sub	sp, #40	@ 0x28
 801cc28:	af00      	add	r7, sp, #0
 801cc2a:	60f8      	str	r0, [r7, #12]
 801cc2c:	60b9      	str	r1, [r7, #8]
 801cc2e:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT       *endpoint;
ULONG                   device_state;


    /* Do we have to skip this transfer?  */
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 801cc30:	68fb      	ldr	r3, [r7, #12]
 801cc32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801cc34:	2b01      	cmp	r3, #1
 801cc36:	d107      	bne.n	801cc48 <_ux_device_stack_transfer_run+0x24>
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_SUCCESS;
 801cc38:	68fb      	ldr	r3, [r7, #12]
 801cc3a:	2200      	movs	r2, #0
 801cc3c:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_NEXT;
 801cc3e:	68fb      	ldr	r3, [r7, #12]
 801cc40:	2204      	movs	r2, #4
 801cc42:	631a      	str	r2, [r3, #48]	@ 0x30
        return(UX_STATE_NEXT);
 801cc44:	2304      	movs	r3, #4
 801cc46:	e091      	b.n	801cd6c <_ux_device_stack_transfer_run+0x148>
    }

    /* Get the device state.  */
    device_state =  _ux_system_slave -> ux_system_slave_device.ux_slave_device_state;
 801cc48:	4b4a      	ldr	r3, [pc, #296]	@ (801cd74 <_ux_device_stack_transfer_run+0x150>)
 801cc4a:	681b      	ldr	r3, [r3, #0]
 801cc4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cc4e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if (!(device_state == UX_DEVICE_ATTACHED) &&
 801cc50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc52:	2b01      	cmp	r3, #1
 801cc54:	d00d      	beq.n	801cc72 <_ux_device_stack_transfer_run+0x4e>
 801cc56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc58:	2b02      	cmp	r3, #2
 801cc5a:	d00a      	beq.n	801cc72 <_ux_device_stack_transfer_run+0x4e>
        !(device_state == UX_DEVICE_ADDRESSED) &&
 801cc5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc5e:	2b03      	cmp	r3, #3
 801cc60:	d007      	beq.n	801cc72 <_ux_device_stack_transfer_run+0x4e>
        !(device_state == UX_DEVICE_CONFIGURED))
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_NOT_READY;
 801cc62:	68fb      	ldr	r3, [r7, #12]
 801cc64:	2225      	movs	r2, #37	@ 0x25
 801cc66:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 801cc68:	68fb      	ldr	r3, [r7, #12]
 801cc6a:	2200      	movs	r2, #0
 801cc6c:	631a      	str	r2, [r3, #48]	@ 0x30
        return(UX_STATE_EXIT);
 801cc6e:	2301      	movs	r3, #1
 801cc70:	e07c      	b.n	801cd6c <_ux_device_stack_transfer_run+0x148>
    }

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801cc72:	4b40      	ldr	r3, [pc, #256]	@ (801cd74 <_ux_device_stack_transfer_run+0x150>)
 801cc74:	681b      	ldr	r3, [r3, #0]
 801cc76:	623b      	str	r3, [r7, #32]

    /* Get the endpoint associated with this transaction.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801cc78:	68fb      	ldr	r3, [r7, #12]
 801cc7a:	689b      	ldr	r3, [r3, #8]
 801cc7c:	61fb      	str	r3, [r7, #28]

    /* Process states.  */
    state = transfer_request -> ux_slave_transfer_request_state;
 801cc7e:	68fb      	ldr	r3, [r7, #12]
 801cc80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801cc82:	61bb      	str	r3, [r7, #24]
    switch(state)
 801cc84:	69bb      	ldr	r3, [r7, #24]
 801cc86:	2b21      	cmp	r3, #33	@ 0x21
 801cc88:	d05a      	beq.n	801cd40 <_ux_device_stack_transfer_run+0x11c>
 801cc8a:	69bb      	ldr	r3, [r7, #24]
 801cc8c:	2b21      	cmp	r3, #33	@ 0x21
 801cc8e:	d900      	bls.n	801cc92 <_ux_device_stack_transfer_run+0x6e>
 801cc90:	e065      	b.n	801cd5e <_ux_device_stack_transfer_run+0x13a>
 801cc92:	69bb      	ldr	r3, [r7, #24]
 801cc94:	2b00      	cmp	r3, #0
 801cc96:	d003      	beq.n	801cca0 <_ux_device_stack_transfer_run+0x7c>
 801cc98:	69bb      	ldr	r3, [r7, #24]
 801cc9a:	2b20      	cmp	r3, #32
 801cc9c:	d041      	beq.n	801cd22 <_ux_device_stack_transfer_run+0xfe>
 801cc9e:	e05e      	b.n	801cd5e <_ux_device_stack_transfer_run+0x13a>
    case UX_STATE_RESET:

        /* Prepare transfer parameters.  */

        /* If the endpoint is non Control, check the endpoint direction and set the data phase direction.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 801cca0:	69fb      	ldr	r3, [r7, #28]
 801cca2:	7bdb      	ldrb	r3, [r3, #15]
 801cca4:	001a      	movs	r2, r3
 801cca6:	2303      	movs	r3, #3
 801cca8:	4013      	ands	r3, r2
 801ccaa:	d00b      	beq.n	801ccc4 <_ux_device_stack_transfer_run+0xa0>
        {

            /* Isolate the direction from the endpoint address.  */
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
 801ccac:	69fb      	ldr	r3, [r7, #28]
 801ccae:	7b9b      	ldrb	r3, [r3, #14]
 801ccb0:	b25b      	sxtb	r3, r3
 801ccb2:	2b00      	cmp	r3, #0
 801ccb4:	da03      	bge.n	801ccbe <_ux_device_stack_transfer_run+0x9a>
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801ccb6:	68fb      	ldr	r3, [r7, #12]
 801ccb8:	2203      	movs	r2, #3
 801ccba:	629a      	str	r2, [r3, #40]	@ 0x28
 801ccbc:	e002      	b.n	801ccc4 <_ux_device_stack_transfer_run+0xa0>
            else
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_IN;
 801ccbe:	68fb      	ldr	r3, [r7, #12]
 801ccc0:	2202      	movs	r2, #2
 801ccc2:	629a      	str	r2, [r3, #40]	@ 0x28

        /* See if we need to force a zero length packet at the end of the transfer.
           This happens on a DATA IN and when the host requested length is not met
           and the last packet is on a boundary. If slave_length is zero, then it is
           a explicit ZLP request, no need to force ZLP.  */
        if ((transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT) &&
 801ccc4:	68fb      	ldr	r3, [r7, #12]
 801ccc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ccc8:	2b03      	cmp	r3, #3
 801ccca:	d114      	bne.n	801ccf6 <_ux_device_stack_transfer_run+0xd2>
 801cccc:	68bb      	ldr	r3, [r7, #8]
 801ccce:	2b00      	cmp	r3, #0
 801ccd0:	d011      	beq.n	801ccf6 <_ux_device_stack_transfer_run+0xd2>
            (slave_length != 0) && (host_length != slave_length) &&
 801ccd2:	687a      	ldr	r2, [r7, #4]
 801ccd4:	68bb      	ldr	r3, [r7, #8]
 801ccd6:	429a      	cmp	r2, r3
 801ccd8:	d00d      	beq.n	801ccf6 <_ux_device_stack_transfer_run+0xd2>
            (slave_length % endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) == 0)
 801ccda:	69fb      	ldr	r3, [r7, #28]
 801ccdc:	8a1b      	ldrh	r3, [r3, #16]
 801ccde:	001a      	movs	r2, r3
 801cce0:	68bb      	ldr	r3, [r7, #8]
 801cce2:	0011      	movs	r1, r2
 801cce4:	0018      	movs	r0, r3
 801cce6:	f7e3 fabb 	bl	8000260 <__aeabi_uidivmod>
 801ccea:	1e0b      	subs	r3, r1, #0
            (slave_length != 0) && (host_length != slave_length) &&
 801ccec:	d103      	bne.n	801ccf6 <_ux_device_stack_transfer_run+0xd2>
        {

            /* If so force Zero Length Packet.  */
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_TRUE;
 801ccee:	68fb      	ldr	r3, [r7, #12]
 801ccf0:	2201      	movs	r2, #1
 801ccf2:	639a      	str	r2, [r3, #56]	@ 0x38
 801ccf4:	e002      	b.n	801ccfc <_ux_device_stack_transfer_run+0xd8>
        }
        else
        {

            /* Condition is not met, do not force a Zero Length Packet.  */
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801ccf6:	68fb      	ldr	r3, [r7, #12]
 801ccf8:	2200      	movs	r2, #0
 801ccfa:	639a      	str	r2, [r3, #56]	@ 0x38
        }

        /* Reset the number of bytes sent/received.  */
        transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801ccfc:	68fb      	ldr	r3, [r7, #12]
 801ccfe:	2200      	movs	r2, #0
 801cd00:	619a      	str	r2, [r3, #24]

        /* Determine how many bytes to send in this transaction.  We keep track of the original
           length and have a working length.  */
        transfer_request -> ux_slave_transfer_request_requested_length =    slave_length;
 801cd02:	68fb      	ldr	r3, [r7, #12]
 801cd04:	68ba      	ldr	r2, [r7, #8]
 801cd06:	615a      	str	r2, [r3, #20]
        transfer_request -> ux_slave_transfer_request_in_transfer_length =  slave_length;
 801cd08:	68fb      	ldr	r3, [r7, #12]
 801cd0a:	68ba      	ldr	r2, [r7, #8]
 801cd0c:	61da      	str	r2, [r3, #28]

        /* Save the buffer pointer.  */
        transfer_request -> ux_slave_transfer_request_current_data_pointer =
                                transfer_request -> ux_slave_transfer_request_data_pointer;
 801cd0e:	68fb      	ldr	r3, [r7, #12]
 801cd10:	68da      	ldr	r2, [r3, #12]
        transfer_request -> ux_slave_transfer_request_current_data_pointer =
 801cd12:	68fb      	ldr	r3, [r7, #12]
 801cd14:	611a      	str	r2, [r3, #16]

        /* Set the transfer to pending.  */
        transfer_request -> ux_slave_transfer_request_status = UX_TRANSFER_STATUS_PENDING;
 801cd16:	68fb      	ldr	r3, [r7, #12]
 801cd18:	2201      	movs	r2, #1
 801cd1a:	601a      	str	r2, [r3, #0]

        /* Next state.  */
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_HALT_WAIT;
 801cd1c:	68fb      	ldr	r3, [r7, #12]
 801cd1e:	2220      	movs	r2, #32
 801cd20:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Fall through.  */
    case UX_DEVICE_STACK_TRANSFER_STATE_HALT_WAIT:

        /* If the endpoint is non Control, check the endpoint direction and set the data phase direction.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 801cd22:	69fb      	ldr	r3, [r7, #28]
 801cd24:	7bdb      	ldrb	r3, [r3, #15]
 801cd26:	001a      	movs	r2, r3
 801cd28:	2303      	movs	r3, #3
 801cd2a:	4013      	ands	r3, r2
 801cd2c:	d005      	beq.n	801cd3a <_ux_device_stack_transfer_run+0x116>
        {

            /* Return WAIT until halt cleared.  */
            if (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)
 801cd2e:	69fb      	ldr	r3, [r7, #28]
 801cd30:	685b      	ldr	r3, [r3, #4]
 801cd32:	2b02      	cmp	r3, #2
 801cd34:	d101      	bne.n	801cd3a <_ux_device_stack_transfer_run+0x116>
                return(UX_STATE_WAIT);
 801cd36:	2305      	movs	r3, #5
 801cd38:	e018      	b.n	801cd6c <_ux_device_stack_transfer_run+0x148>

        }

        /* Next state.  */
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_TRAN_WAIT;
 801cd3a:	68fb      	ldr	r3, [r7, #12]
 801cd3c:	2221      	movs	r2, #33	@ 0x21
 801cd3e:	631a      	str	r2, [r3, #48]	@ 0x30
        /* Fall through.  */
    case UX_DEVICE_STACK_TRANSFER_STATE_TRAN_WAIT:

        /* Call the DCD driver transfer function.   */
        /* Transfer state is adjusted inside DCD driver.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_RUN, transfer_request);
 801cd40:	6a3b      	ldr	r3, [r7, #32]
 801cd42:	699b      	ldr	r3, [r3, #24]
 801cd44:	68fa      	ldr	r2, [r7, #12]
 801cd46:	6a38      	ldr	r0, [r7, #32]
 801cd48:	210c      	movs	r1, #12
 801cd4a:	4798      	blx	r3
 801cd4c:	0003      	movs	r3, r0
 801cd4e:	617b      	str	r3, [r7, #20]

        /* Any error case or normal end: reset state for next transfer.  */
        if (status < UX_STATE_WAIT)
 801cd50:	697b      	ldr	r3, [r7, #20]
 801cd52:	2b04      	cmp	r3, #4
 801cd54:	d808      	bhi.n	801cd68 <_ux_device_stack_transfer_run+0x144>
        {
            UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801cd56:	68fb      	ldr	r3, [r7, #12]
 801cd58:	2200      	movs	r2, #0
 801cd5a:	631a      	str	r2, [r3, #48]	@ 0x30
        }
        break;
 801cd5c:	e004      	b.n	801cd68 <_ux_device_stack_transfer_run+0x144>

    default: /* Error case, return EXIT.  */
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 801cd5e:	68fb      	ldr	r3, [r7, #12]
 801cd60:	2200      	movs	r2, #0
 801cd62:	631a      	str	r2, [r3, #48]	@ 0x30
        return(UX_STATE_EXIT);
 801cd64:	2301      	movs	r3, #1
 801cd66:	e001      	b.n	801cd6c <_ux_device_stack_transfer_run+0x148>
        break;
 801cd68:	46c0      	nop			@ (mov r8, r8)
    }

    /* And return the status.  */
    return(status);
 801cd6a:	697b      	ldr	r3, [r7, #20]
}
 801cd6c:	0018      	movs	r0, r3
 801cd6e:	46bd      	mov	sp, r7
 801cd70:	b00a      	add	sp, #40	@ 0x28
 801cd72:	bd80      	pop	{r7, pc}
 801cd74:	20003b20 	.word	0x20003b20

0801cd78 <_ux_system_error_handler>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{
 801cd78:	b580      	push	{r7, lr}
 801cd7a:	b084      	sub	sp, #16
 801cd7c:	af00      	add	r7, sp, #0
 801cd7e:	60f8      	str	r0, [r7, #12]
 801cd80:	60b9      	str	r1, [r7, #8]
 801cd82:	607a      	str	r2, [r7, #4]

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 801cd84:	4b0c      	ldr	r3, [pc, #48]	@ (801cdb8 <_ux_system_error_handler+0x40>)
 801cd86:	681b      	ldr	r3, [r3, #0]
 801cd88:	687a      	ldr	r2, [r7, #4]
 801cd8a:	60da      	str	r2, [r3, #12]
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 801cd8c:	4b0a      	ldr	r3, [pc, #40]	@ (801cdb8 <_ux_system_error_handler+0x40>)
 801cd8e:	681b      	ldr	r3, [r3, #0]
 801cd90:	691a      	ldr	r2, [r3, #16]
 801cd92:	3201      	adds	r2, #1
 801cd94:	611a      	str	r2, [r3, #16]

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 801cd96:	4b08      	ldr	r3, [pc, #32]	@ (801cdb8 <_ux_system_error_handler+0x40>)
 801cd98:	681b      	ldr	r3, [r3, #0]
 801cd9a:	695b      	ldr	r3, [r3, #20]
 801cd9c:	2b00      	cmp	r3, #0
 801cd9e:	d006      	beq.n	801cdae <_ux_system_error_handler+0x36>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 801cda0:	4b05      	ldr	r3, [pc, #20]	@ (801cdb8 <_ux_system_error_handler+0x40>)
 801cda2:	681b      	ldr	r3, [r3, #0]
 801cda4:	695b      	ldr	r3, [r3, #20]
 801cda6:	687a      	ldr	r2, [r7, #4]
 801cda8:	68b9      	ldr	r1, [r7, #8]
 801cdaa:	68f8      	ldr	r0, [r7, #12]
 801cdac:	4798      	blx	r3
    }
}
 801cdae:	46c0      	nop			@ (mov r8, r8)
 801cdb0:	46bd      	mov	sp, r7
 801cdb2:	b004      	add	sp, #16
 801cdb4:	bd80      	pop	{r7, pc}
 801cdb6:	46c0      	nop			@ (mov r8, r8)
 801cdb8:	20003b24 	.word	0x20003b24

0801cdbc <_ux_system_initialize>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size,
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 801cdbc:	b580      	push	{r7, lr}
 801cdbe:	b08a      	sub	sp, #40	@ 0x28
 801cdc0:	af00      	add	r7, sp, #0
 801cdc2:	60f8      	str	r0, [r7, #12]
 801cdc4:	60b9      	str	r1, [r7, #8]
 801cdc6:	607a      	str	r2, [r7, #4]
 801cdc8:	603b      	str	r3, [r7, #0]
UINT                status;
#endif
ULONG               pool_size;

    /* Check if the regular memory pool is valid.  */
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 801cdca:	68fb      	ldr	r3, [r7, #12]
 801cdcc:	2b00      	cmp	r3, #0
 801cdce:	d002      	beq.n	801cdd6 <_ux_system_initialize+0x1a>
 801cdd0:	68bb      	ldr	r3, [r7, #8]
 801cdd2:	2b00      	cmp	r3, #0
 801cdd4:	d101      	bne.n	801cdda <_ux_system_initialize+0x1e>
        return(UX_INVALID_PARAMETER);
 801cdd6:	23fa      	movs	r3, #250	@ 0xfa
 801cdd8:	e07f      	b.n	801ceda <_ux_system_initialize+0x11e>

    /* Reset memory block */
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 801cdda:	68ba      	ldr	r2, [r7, #8]
 801cddc:	68fb      	ldr	r3, [r7, #12]
 801cdde:	2100      	movs	r1, #0
 801cde0:	0018      	movs	r0, r3
 801cde2:	f000 fbc9 	bl	801d578 <_ux_utility_memory_set>

    /* Set the _ux_system structure at the start of our regular memory */
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 801cde6:	4b3f      	ldr	r3, [pc, #252]	@ (801cee4 <_ux_system_initialize+0x128>)
 801cde8:	68fa      	ldr	r2, [r7, #12]
 801cdea:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset = sizeof(UX_SYSTEM);
 801cdec:	2318      	movs	r3, #24
 801cdee:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

#ifndef UX_HOST_SIDE_ONLY

    /* Set the _ux_system_slave structure.  */
    _ux_system_slave =  (UX_SYSTEM_SLAVE *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801cdf0:	68fa      	ldr	r2, [r7, #12]
 801cdf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cdf4:	18d2      	adds	r2, r2, r3
 801cdf6:	4b3c      	ldr	r3, [pc, #240]	@ (801cee8 <_ux_system_initialize+0x12c>)
 801cdf8:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_SLAVE);
 801cdfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cdfc:	3371      	adds	r3, #113	@ 0x71
 801cdfe:	33ff      	adds	r3, #255	@ 0xff
 801ce00:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif

    /* Set the regular memory pool structure.  */
    _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801ce02:	4b38      	ldr	r3, [pc, #224]	@ (801cee4 <_ux_system_initialize+0x128>)
 801ce04:	681b      	ldr	r3, [r3, #0]
 801ce06:	68f9      	ldr	r1, [r7, #12]
 801ce08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ce0a:	188a      	adds	r2, r1, r2
 801ce0c:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_MEMORY_BYTE_POOL);
 801ce0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce10:	3314      	adds	r3, #20
 801ce12:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check if the cache save memory pool is valid.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
 801ce14:	687b      	ldr	r3, [r7, #4]
 801ce16:	2b00      	cmp	r3, #0
 801ce18:	d00c      	beq.n	801ce34 <_ux_system_initialize+0x78>
 801ce1a:	683b      	ldr	r3, [r7, #0]
 801ce1c:	2b00      	cmp	r3, #0
 801ce1e:	d009      	beq.n	801ce34 <_ux_system_initialize+0x78>
    {

        /* Set the cache safe memory pool structure.  */
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801ce20:	4b30      	ldr	r3, [pc, #192]	@ (801cee4 <_ux_system_initialize+0x128>)
 801ce22:	681b      	ldr	r3, [r3, #0]
 801ce24:	68f9      	ldr	r1, [r7, #12]
 801ce26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ce28:	188a      	adds	r2, r1, r2
 801ce2a:	605a      	str	r2, [r3, #4]

        /* Add to the memory offset the size of the allocated block.  */
        memory_pool_offset += (ULONG)sizeof(UX_MEMORY_BYTE_POOL);
 801ce2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce2e:	3314      	adds	r3, #20
 801ce30:	627b      	str	r3, [r7, #36]	@ 0x24
 801ce32:	e005      	b.n	801ce40 <_ux_system_initialize+0x84>
    }
    else
    {

        /* Set the cache safe memory pool structure to regular pool. */
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 801ce34:	4b2b      	ldr	r3, [pc, #172]	@ (801cee4 <_ux_system_initialize+0x128>)
 801ce36:	681a      	ldr	r2, [r3, #0]
 801ce38:	4b2a      	ldr	r3, [pc, #168]	@ (801cee4 <_ux_system_initialize+0x128>)
 801ce3a:	681b      	ldr	r3, [r3, #0]
 801ce3c:	6812      	ldr	r2, [r2, #0]
 801ce3e:	605a      	str	r2, [r3, #4]
    }

    /* Make sure the regular memory pool is aligned properly */
    int_memory_pool_start = (ALIGN_TYPE) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801ce40:	68fa      	ldr	r2, [r7, #12]
 801ce42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce44:	18d3      	adds	r3, r2, r3
 801ce46:	623b      	str	r3, [r7, #32]
    int_memory_pool_start += UX_ALIGN_MIN;
 801ce48:	6a3b      	ldr	r3, [r7, #32]
 801ce4a:	3307      	adds	r3, #7
 801ce4c:	623b      	str	r3, [r7, #32]
    int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);
 801ce4e:	6a3b      	ldr	r3, [r7, #32]
 801ce50:	2207      	movs	r2, #7
 801ce52:	4393      	bics	r3, r2
 801ce54:	623b      	str	r3, [r7, #32]

    /* Set the end of the regular memory pool.  */
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 801ce56:	68fa      	ldr	r2, [r7, #12]
 801ce58:	68bb      	ldr	r3, [r7, #8]
 801ce5a:	18d3      	adds	r3, r2, r3
 801ce5c:	61fb      	str	r3, [r7, #28]

    /* Check if we have memory available.  */
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 801ce5e:	69fb      	ldr	r3, [r7, #28]
 801ce60:	6a3a      	ldr	r2, [r7, #32]
 801ce62:	429a      	cmp	r2, r3
 801ce64:	d301      	bcc.n	801ce6a <_ux_system_initialize+0xae>
    {

        /* No memory available.  */
        return(UX_MEMORY_INSUFFICIENT);
 801ce66:	2312      	movs	r3, #18
 801ce68:	e037      	b.n	801ceda <_ux_system_initialize+0x11e>
    }

    /* get the regular memory pool size.  */
    pool_size = (ULONG) (((ALIGN_TYPE) regular_memory_pool_end) - int_memory_pool_start);
 801ce6a:	69fa      	ldr	r2, [r7, #28]
 801ce6c:	6a3b      	ldr	r3, [r7, #32]
 801ce6e:	1ad3      	subs	r3, r2, r3
 801ce70:	61bb      	str	r3, [r7, #24]

    /* Create the regular memory pool.  */
    _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR],
 801ce72:	4b1c      	ldr	r3, [pc, #112]	@ (801cee4 <_ux_system_initialize+0x128>)
 801ce74:	681b      	ldr	r3, [r3, #0]
 801ce76:	681b      	ldr	r3, [r3, #0]
 801ce78:	6a39      	ldr	r1, [r7, #32]
 801ce7a:	69ba      	ldr	r2, [r7, #24]
 801ce7c:	0018      	movs	r0, r3
 801ce7e:	f000 fa0d 	bl	801d29c <_ux_utility_memory_byte_pool_create>
                                        (UX_MEMORY_BYTE_POOL *)int_memory_pool_start,
                                        pool_size);

    /* Check the definition of the cache safe pool. If the application or controller do not require any cache safe memory,
       define the cached safe memory region as the regular memory region.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
 801ce82:	687b      	ldr	r3, [r7, #4]
 801ce84:	2b00      	cmp	r3, #0
 801ce86:	d027      	beq.n	801ced8 <_ux_system_initialize+0x11c>
 801ce88:	683b      	ldr	r3, [r7, #0]
 801ce8a:	2b00      	cmp	r3, #0
 801ce8c:	d024      	beq.n	801ced8 <_ux_system_initialize+0x11c>
    {

        /* Reset this memory block */
        _ux_utility_memory_set(cache_safe_memory_pool_start, 0, cache_safe_memory_size); /* Use case of memset is verified. */
 801ce8e:	683a      	ldr	r2, [r7, #0]
 801ce90:	687b      	ldr	r3, [r7, #4]
 801ce92:	2100      	movs	r1, #0
 801ce94:	0018      	movs	r0, r3
 801ce96:	f000 fb6f 	bl	801d578 <_ux_utility_memory_set>

        /* Make sure the cache safe memory pool is aligned properly */
        int_memory_pool_start =   (ALIGN_TYPE) cache_safe_memory_pool_start;
 801ce9a:	687b      	ldr	r3, [r7, #4]
 801ce9c:	623b      	str	r3, [r7, #32]
        int_memory_pool_start +=  UX_ALIGN_MIN;
 801ce9e:	6a3b      	ldr	r3, [r7, #32]
 801cea0:	3307      	adds	r3, #7
 801cea2:	623b      	str	r3, [r7, #32]
        int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 801cea4:	6a3b      	ldr	r3, [r7, #32]
 801cea6:	2207      	movs	r2, #7
 801cea8:	4393      	bics	r3, r2
 801ceaa:	623b      	str	r3, [r7, #32]

        cache_safe_memory_pool_end =  (void *) (((UCHAR *) cache_safe_memory_pool_start) + cache_safe_memory_size);
 801ceac:	687a      	ldr	r2, [r7, #4]
 801ceae:	683b      	ldr	r3, [r7, #0]
 801ceb0:	18d3      	adds	r3, r2, r3
 801ceb2:	617b      	str	r3, [r7, #20]

        /* Check if we have memory available.  */
        if (int_memory_pool_start >= (ALIGN_TYPE) cache_safe_memory_pool_end)
 801ceb4:	697b      	ldr	r3, [r7, #20]
 801ceb6:	6a3a      	ldr	r2, [r7, #32]
 801ceb8:	429a      	cmp	r2, r3
 801ceba:	d301      	bcc.n	801cec0 <_ux_system_initialize+0x104>
        {

            /* No memory available.  */
            return(UX_MEMORY_INSUFFICIENT);
 801cebc:	2312      	movs	r3, #18
 801cebe:	e00c      	b.n	801ceda <_ux_system_initialize+0x11e>
        }

        pool_size = (ULONG) (((ALIGN_TYPE) cache_safe_memory_pool_end) - int_memory_pool_start);
 801cec0:	697a      	ldr	r2, [r7, #20]
 801cec2:	6a3b      	ldr	r3, [r7, #32]
 801cec4:	1ad3      	subs	r3, r2, r3
 801cec6:	61bb      	str	r3, [r7, #24]

        _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE],
 801cec8:	4b06      	ldr	r3, [pc, #24]	@ (801cee4 <_ux_system_initialize+0x128>)
 801ceca:	681b      	ldr	r3, [r3, #0]
 801cecc:	685b      	ldr	r3, [r3, #4]
 801cece:	6a39      	ldr	r1, [r7, #32]
 801ced0:	69ba      	ldr	r2, [r7, #24]
 801ced2:	0018      	movs	r0, r3
 801ced4:	f000 f9e2 	bl	801d29c <_ux_utility_memory_byte_pool_create>
    status =  _ux_system_mutex_create(&_ux_system -> ux_system_mutex, "ux_system_mutex");
    if(status != UX_SUCCESS)
        return(UX_MUTEX_ERROR);
#endif

    return(UX_SUCCESS);
 801ced8:	2300      	movs	r3, #0
}
 801ceda:	0018      	movs	r0, r3
 801cedc:	46bd      	mov	sp, r7
 801cede:	b00a      	add	sp, #40	@ 0x28
 801cee0:	bd80      	pop	{r7, pc}
 801cee2:	46c0      	nop			@ (mov r8, r8)
 801cee4:	20003b24 	.word	0x20003b24
 801cee8:	20003b20 	.word	0x20003b20

0801ceec <_uxe_system_initialize>:
/*  10-31-2023     Chaoqiong Xiao           Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UINT  _uxe_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size,
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 801ceec:	b580      	push	{r7, lr}
 801ceee:	b084      	sub	sp, #16
 801cef0:	af00      	add	r7, sp, #0
 801cef2:	60f8      	str	r0, [r7, #12]
 801cef4:	60b9      	str	r1, [r7, #8]
 801cef6:	607a      	str	r2, [r7, #4]
 801cef8:	603b      	str	r3, [r7, #0]
    UX_ASSERT((_ux_utility_descriptor_parse_size(_ux_system_usb_2_0_extension_descriptor_structure, UX_USB_2_0_EXTENSION_DESCRIPTOR_ENTRIES, 0x3u)) == sizeof(UX_USB_2_0_EXTENSION_DESCRIPTOR));
    UX_ASSERT((_ux_utility_descriptor_parse_size(_ux_system_container_id_descriptor_structure, UX_CONTAINER_ID_DESCRIPTOR_ENTRIES, 0x3u)) == sizeof(UX_CONTAINER_ID_DESCRIPTOR));


    /* Sanity check.  */
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 801cefa:	68fb      	ldr	r3, [r7, #12]
 801cefc:	2b00      	cmp	r3, #0
 801cefe:	d002      	beq.n	801cf06 <_uxe_system_initialize+0x1a>
 801cf00:	68bb      	ldr	r3, [r7, #8]
 801cf02:	2b00      	cmp	r3, #0
 801cf04:	d101      	bne.n	801cf0a <_uxe_system_initialize+0x1e>
            return(UX_INVALID_PARAMETER);
 801cf06:	23fa      	movs	r3, #250	@ 0xfa
 801cf08:	e006      	b.n	801cf18 <_uxe_system_initialize+0x2c>

    /* Invoke system initialization function.  */
    return(_ux_system_initialize(regular_memory_pool_start, regular_memory_size,
 801cf0a:	683b      	ldr	r3, [r7, #0]
 801cf0c:	687a      	ldr	r2, [r7, #4]
 801cf0e:	68b9      	ldr	r1, [r7, #8]
 801cf10:	68f8      	ldr	r0, [r7, #12]
 801cf12:	f7ff ff53 	bl	801cdbc <_ux_system_initialize>
 801cf16:	0003      	movs	r3, r0
                                 cache_safe_memory_pool_start, cache_safe_memory_size));
}
 801cf18:	0018      	movs	r0, r3
 801cf1a:	46bd      	mov	sp, r7
 801cf1c:	b004      	add	sp, #16
 801cf1e:	bd80      	pop	{r7, pc}

0801cf20 <_ux_utility_descriptor_parse>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{
 801cf20:	b580      	push	{r7, lr}
 801cf22:	b084      	sub	sp, #16
 801cf24:	af00      	add	r7, sp, #0
 801cf26:	60f8      	str	r0, [r7, #12]
 801cf28:	60b9      	str	r1, [r7, #8]
 801cf2a:	607a      	str	r2, [r7, #4]
 801cf2c:	603b      	str	r3, [r7, #0]

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 801cf2e:	e041      	b.n	801cfb4 <_ux_utility_descriptor_parse+0x94>
    {

        /* Get the length of that component.  */
        switch(*descriptor_structure++)
 801cf30:	68bb      	ldr	r3, [r7, #8]
 801cf32:	1c5a      	adds	r2, r3, #1
 801cf34:	60ba      	str	r2, [r7, #8]
 801cf36:	781b      	ldrb	r3, [r3, #0]
 801cf38:	2b02      	cmp	r3, #2
 801cf3a:	d01e      	beq.n	801cf7a <_ux_utility_descriptor_parse+0x5a>
 801cf3c:	2b04      	cmp	r3, #4
 801cf3e:	d12f      	bne.n	801cfa0 <_ux_utility_descriptor_parse+0x80>
        /* Check the size then build the component from the source and
           insert it into the target descriptor.  */
        case 4:

            /* Padding zeros so address is aligned.  */
            while((ALIGN_TYPE) descriptor & 3u)
 801cf40:	e004      	b.n	801cf4c <_ux_utility_descriptor_parse+0x2c>
                *descriptor++ =  0;
 801cf42:	683b      	ldr	r3, [r7, #0]
 801cf44:	1c5a      	adds	r2, r3, #1
 801cf46:	603a      	str	r2, [r7, #0]
 801cf48:	2200      	movs	r2, #0
 801cf4a:	701a      	strb	r2, [r3, #0]
            while((ALIGN_TYPE) descriptor & 3u)
 801cf4c:	683b      	ldr	r3, [r7, #0]
 801cf4e:	2203      	movs	r2, #3
 801cf50:	4013      	ands	r3, r2
 801cf52:	d1f6      	bne.n	801cf42 <_ux_utility_descriptor_parse+0x22>

            /* Save the DW.  */
            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 801cf54:	68fb      	ldr	r3, [r7, #12]
 801cf56:	0018      	movs	r0, r3
 801cf58:	f000 f835 	bl	801cfc6 <_ux_utility_long_get>
 801cf5c:	0002      	movs	r2, r0
 801cf5e:	683b      	ldr	r3, [r7, #0]
 801cf60:	601a      	str	r2, [r3, #0]
            raw_descriptor +=  4;
 801cf62:	68fb      	ldr	r3, [r7, #12]
 801cf64:	3304      	adds	r3, #4
 801cf66:	60fb      	str	r3, [r7, #12]
            descriptor += 4;
 801cf68:	683b      	ldr	r3, [r7, #0]
 801cf6a:	3304      	adds	r3, #4
 801cf6c:	603b      	str	r3, [r7, #0]
            break;
 801cf6e:	e021      	b.n	801cfb4 <_ux_utility_descriptor_parse+0x94>

        case 2:

            /* Padding zeros so address is aligned.  */
            while((ALIGN_TYPE) descriptor & 1u)
                *descriptor++ =  0;
 801cf70:	683b      	ldr	r3, [r7, #0]
 801cf72:	1c5a      	adds	r2, r3, #1
 801cf74:	603a      	str	r2, [r7, #0]
 801cf76:	2200      	movs	r2, #0
 801cf78:	701a      	strb	r2, [r3, #0]
            while((ALIGN_TYPE) descriptor & 1u)
 801cf7a:	683b      	ldr	r3, [r7, #0]
 801cf7c:	2201      	movs	r2, #1
 801cf7e:	4013      	ands	r3, r2
 801cf80:	d1f6      	bne.n	801cf70 <_ux_utility_descriptor_parse+0x50>

            /* Save the word.  */
            *((USHORT *) descriptor) = (USHORT) _ux_utility_short_get(raw_descriptor);
 801cf82:	68fb      	ldr	r3, [r7, #12]
 801cf84:	0018      	movs	r0, r3
 801cf86:	f000 fb13 	bl	801d5b0 <_ux_utility_short_get>
 801cf8a:	0003      	movs	r3, r0
 801cf8c:	b29a      	uxth	r2, r3
 801cf8e:	683b      	ldr	r3, [r7, #0]
 801cf90:	801a      	strh	r2, [r3, #0]
            raw_descriptor += 2;
 801cf92:	68fb      	ldr	r3, [r7, #12]
 801cf94:	3302      	adds	r3, #2
 801cf96:	60fb      	str	r3, [r7, #12]
            descriptor += 2;
 801cf98:	683b      	ldr	r3, [r7, #0]
 801cf9a:	3302      	adds	r3, #2
 801cf9c:	603b      	str	r3, [r7, #0]
            break;
 801cf9e:	e009      	b.n	801cfb4 <_ux_utility_descriptor_parse+0x94>

        default:

            /* Save the byte.  */
            *((UCHAR *) descriptor) =  (UCHAR) *raw_descriptor;
 801cfa0:	68fb      	ldr	r3, [r7, #12]
 801cfa2:	781a      	ldrb	r2, [r3, #0]
 801cfa4:	683b      	ldr	r3, [r7, #0]
 801cfa6:	701a      	strb	r2, [r3, #0]
            raw_descriptor++;
 801cfa8:	68fb      	ldr	r3, [r7, #12]
 801cfaa:	3301      	adds	r3, #1
 801cfac:	60fb      	str	r3, [r7, #12]
            descriptor ++;
 801cfae:	683b      	ldr	r3, [r7, #0]
 801cfb0:	3301      	adds	r3, #1
 801cfb2:	603b      	str	r3, [r7, #0]
    while(descriptor_entries--)
 801cfb4:	687b      	ldr	r3, [r7, #4]
 801cfb6:	1e5a      	subs	r2, r3, #1
 801cfb8:	607a      	str	r2, [r7, #4]
 801cfba:	2b00      	cmp	r3, #0
 801cfbc:	d1b8      	bne.n	801cf30 <_ux_utility_descriptor_parse+0x10>
        }
    }

    /* Return to caller.  */
    return;
 801cfbe:	46c0      	nop			@ (mov r8, r8)
}
 801cfc0:	46bd      	mov	sp, r7
 801cfc2:	b004      	add	sp, #16
 801cfc4:	bd80      	pop	{r7, pc}

0801cfc6 <_ux_utility_long_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get(UCHAR * address)
{
 801cfc6:	b580      	push	{r7, lr}
 801cfc8:	b084      	sub	sp, #16
 801cfca:	af00      	add	r7, sp, #0
 801cfcc:	6078      	str	r0, [r7, #4]
ULONG    value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =   (ULONG) *address++;
 801cfce:	687b      	ldr	r3, [r7, #4]
 801cfd0:	1c5a      	adds	r2, r3, #1
 801cfd2:	607a      	str	r2, [r7, #4]
 801cfd4:	781b      	ldrb	r3, [r3, #0]
 801cfd6:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 8;
 801cfd8:	687b      	ldr	r3, [r7, #4]
 801cfda:	1c5a      	adds	r2, r3, #1
 801cfdc:	607a      	str	r2, [r7, #4]
 801cfde:	781b      	ldrb	r3, [r3, #0]
 801cfe0:	021b      	lsls	r3, r3, #8
 801cfe2:	68fa      	ldr	r2, [r7, #12]
 801cfe4:	4313      	orrs	r3, r2
 801cfe6:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 16;
 801cfe8:	687b      	ldr	r3, [r7, #4]
 801cfea:	1c5a      	adds	r2, r3, #1
 801cfec:	607a      	str	r2, [r7, #4]
 801cfee:	781b      	ldrb	r3, [r3, #0]
 801cff0:	041b      	lsls	r3, r3, #16
 801cff2:	68fa      	ldr	r2, [r7, #12]
 801cff4:	4313      	orrs	r3, r2
 801cff6:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address << 24;
 801cff8:	687b      	ldr	r3, [r7, #4]
 801cffa:	781b      	ldrb	r3, [r3, #0]
 801cffc:	061b      	lsls	r3, r3, #24
 801cffe:	68fa      	ldr	r2, [r7, #12]
 801d000:	4313      	orrs	r3, r2
 801d002:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 801d004:	68fb      	ldr	r3, [r7, #12]
}
 801d006:	0018      	movs	r0, r3
 801d008:	46bd      	mov	sp, r7
 801d00a:	b004      	add	sp, #16
 801d00c:	bd80      	pop	{r7, pc}

0801d00e <_ux_utility_long_put>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_long_put(UCHAR * address, ULONG value)
{
 801d00e:	b580      	push	{r7, lr}
 801d010:	b082      	sub	sp, #8
 801d012:	af00      	add	r7, sp, #0
 801d014:	6078      	str	r0, [r7, #4]
 801d016:	6039      	str	r1, [r7, #0]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
 801d018:	687b      	ldr	r3, [r7, #4]
 801d01a:	1c5a      	adds	r2, r3, #1
 801d01c:	607a      	str	r2, [r7, #4]
 801d01e:	683a      	ldr	r2, [r7, #0]
 801d020:	b2d2      	uxtb	r2, r2
 801d022:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 801d024:	683b      	ldr	r3, [r7, #0]
 801d026:	0a19      	lsrs	r1, r3, #8
 801d028:	687b      	ldr	r3, [r7, #4]
 801d02a:	1c5a      	adds	r2, r3, #1
 801d02c:	607a      	str	r2, [r7, #4]
 801d02e:	b2ca      	uxtb	r2, r1
 801d030:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 16) & 0xff);
 801d032:	683b      	ldr	r3, [r7, #0]
 801d034:	0c19      	lsrs	r1, r3, #16
 801d036:	687b      	ldr	r3, [r7, #4]
 801d038:	1c5a      	adds	r2, r3, #1
 801d03a:	607a      	str	r2, [r7, #4]
 801d03c:	b2ca      	uxtb	r2, r1
 801d03e:	701a      	strb	r2, [r3, #0]
    *address =    (UCHAR) ((value >> 24) & 0xff);
 801d040:	683b      	ldr	r3, [r7, #0]
 801d042:	0e1b      	lsrs	r3, r3, #24
 801d044:	b2da      	uxtb	r2, r3
 801d046:	687b      	ldr	r3, [r7, #4]
 801d048:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 801d04a:	46c0      	nop			@ (mov r8, r8)
}
 801d04c:	46bd      	mov	sp, r7
 801d04e:	b002      	add	sp, #8
 801d050:	bd80      	pop	{r7, pc}
	...

0801d054 <_ux_utility_memory_allocate>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 801d054:	b580      	push	{r7, lr}
 801d056:	b08e      	sub	sp, #56	@ 0x38
 801d058:	af00      	add	r7, sp, #0
 801d05a:	60f8      	str	r0, [r7, #12]
 801d05c:	60b9      	str	r1, [r7, #8]
 801d05e:	607a      	str	r2, [r7, #4]
#ifdef UX_ENABLE_MEMORY_STATISTICS
UINT                index;
#endif

    /* Get the pool ptr */
    if (memory_cache_flag == UX_REGULAR_MEMORY)
 801d060:	68bb      	ldr	r3, [r7, #8]
 801d062:	2b00      	cmp	r3, #0
 801d064:	d104      	bne.n	801d070 <_ux_utility_memory_allocate+0x1c>
    {
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 801d066:	4b6c      	ldr	r3, [pc, #432]	@ (801d218 <_ux_utility_memory_allocate+0x1c4>)
 801d068:	681b      	ldr	r3, [r3, #0]
 801d06a:	681b      	ldr	r3, [r3, #0]
 801d06c:	637b      	str	r3, [r7, #52]	@ 0x34
 801d06e:	e009      	b.n	801d084 <_ux_utility_memory_allocate+0x30>
    }
    else if (memory_cache_flag == UX_CACHE_SAFE_MEMORY)
 801d070:	68bb      	ldr	r3, [r7, #8]
 801d072:	2b01      	cmp	r3, #1
 801d074:	d104      	bne.n	801d080 <_ux_utility_memory_allocate+0x2c>
    {
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE];
 801d076:	4b68      	ldr	r3, [pc, #416]	@ (801d218 <_ux_utility_memory_allocate+0x1c4>)
 801d078:	681b      	ldr	r3, [r3, #0]
 801d07a:	685b      	ldr	r3, [r3, #4]
 801d07c:	637b      	str	r3, [r7, #52]	@ 0x34
 801d07e:	e001      	b.n	801d084 <_ux_utility_memory_allocate+0x30>
    }
    else
    {
        return(UX_NULL);
 801d080:	2300      	movs	r3, #0
 801d082:	e0c4      	b.n	801d20e <_ux_utility_memory_allocate+0x1ba>
    }

    /* Check if pool_ptr is NX_NULL */
    if (pool_ptr == UX_NULL)
 801d084:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d086:	2b00      	cmp	r3, #0
 801d088:	d101      	bne.n	801d08e <_ux_utility_memory_allocate+0x3a>
    {
        return(UX_NULL);
 801d08a:	2300      	movs	r3, #0
 801d08c:	e0bf      	b.n	801d20e <_ux_utility_memory_allocate+0x1ba>
    }

    /* Check if the memory size requested is 0.  */
    if (memory_size_requested == 0)
 801d08e:	687b      	ldr	r3, [r7, #4]
 801d090:	2b00      	cmp	r3, #0
 801d092:	d101      	bne.n	801d098 <_ux_utility_memory_allocate+0x44>
    {
        return(UX_NULL);
 801d094:	2300      	movs	r3, #0
 801d096:	e0ba      	b.n	801d20e <_ux_utility_memory_allocate+0x1ba>
    }

#else

    /* Check if safe alignment requested, in this case switch to UX_NO_ALIGN.  */
    if (memory_alignment == UX_SAFE_ALIGN)
 801d098:	68fb      	ldr	r3, [r7, #12]
 801d09a:	3301      	adds	r3, #1
 801d09c:	d101      	bne.n	801d0a2 <_ux_utility_memory_allocate+0x4e>
        memory_alignment = UX_NO_ALIGN;
 801d09e:	2300      	movs	r3, #0
 801d0a0:	60fb      	str	r3, [r7, #12]

#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 801d0a2:	68fb      	ldr	r3, [r7, #12]
 801d0a4:	2b06      	cmp	r3, #6
 801d0a6:	d801      	bhi.n	801d0ac <_ux_utility_memory_allocate+0x58>
        memory_alignment =  UX_ALIGN_MIN;
 801d0a8:	2307      	movs	r3, #7
 801d0aa:	60fb      	str	r3, [r7, #12]
       now is that the memory block might not be a size that is a multiple of 8, so we need
       to add the amount of memory required such that the memory buffer after the block has
       the correct alignment. For example, if the memory block has a size of 12, then we need
       to make sure it is placed on an 8-byte alignment that is after a 8-byte alignment so
       that the memory right after the memory block is 8-byte aligned (16).  */
    memory_size_requested =  (memory_size_requested + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 801d0ac:	687b      	ldr	r3, [r7, #4]
 801d0ae:	3307      	adds	r3, #7
 801d0b0:	2207      	movs	r2, #7
 801d0b2:	4393      	bics	r3, r2
 801d0b4:	607b      	str	r3, [r7, #4]
    memory_size_requested += (((ULONG)(UX_MEMORY_BLOCK_HEADER_SIZE + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN)) - (ULONG)UX_MEMORY_BLOCK_HEADER_SIZE);

    if (memory_alignment <= UX_ALIGN_MIN)
 801d0b6:	68fb      	ldr	r3, [r7, #12]
 801d0b8:	2b07      	cmp	r3, #7
 801d0ba:	d808      	bhi.n	801d0ce <_ux_utility_memory_allocate+0x7a>
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested);
 801d0bc:	687a      	ldr	r2, [r7, #4]
 801d0be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d0c0:	0011      	movs	r1, r2
 801d0c2:	0018      	movs	r0, r3
 801d0c4:	f000 f93c 	bl	801d340 <_ux_utility_memory_byte_pool_search>
 801d0c8:	0003      	movs	r3, r0
 801d0ca:	633b      	str	r3, [r7, #48]	@ 0x30
 801d0cc:	e009      	b.n	801d0e2 <_ux_utility_memory_allocate+0x8e>
    else
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested + memory_alignment);
 801d0ce:	687a      	ldr	r2, [r7, #4]
 801d0d0:	68fb      	ldr	r3, [r7, #12]
 801d0d2:	18d2      	adds	r2, r2, r3
 801d0d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d0d6:	0011      	movs	r1, r2
 801d0d8:	0018      	movs	r0, r3
 801d0da:	f000 f931 	bl	801d340 <_ux_utility_memory_byte_pool_search>
 801d0de:	0003      	movs	r3, r0
 801d0e0:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if we found a memory block.  */
    if (current_ptr == UX_NULL)
 801d0e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d0e4:	2b00      	cmp	r3, #0
 801d0e6:	d106      	bne.n	801d0f6 <_ux_utility_memory_allocate+0xa2>
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, memory_size_requested, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 801d0e8:	2212      	movs	r2, #18
 801d0ea:	2108      	movs	r1, #8
 801d0ec:	2002      	movs	r0, #2
 801d0ee:	f7ff fe43 	bl	801cd78 <_ux_system_error_handler>

        return(UX_NULL);
 801d0f2:	2300      	movs	r3, #0
 801d0f4:	e08b      	b.n	801d20e <_ux_utility_memory_allocate+0x1ba>
    }

    /* Pickup the next block's pointer.  */
    this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801d0f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d0f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    next_ptr =             *this_block_link_ptr;
 801d0fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d0fc:	681b      	ldr	r3, [r3, #0]
 801d0fe:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Calculate the number of bytes available in this block.  */
    available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 801d100:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d104:	1ad3      	subs	r3, r2, r3
 801d106:	62fb      	str	r3, [r7, #44]	@ 0x2c
    available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 801d108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d10a:	3b08      	subs	r3, #8
 801d10c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) (UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE));
 801d10e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d110:	3308      	adds	r3, #8
 801d112:	623b      	str	r3, [r7, #32]

    /* In case we are not aligned  */
    if ((int_memory_buffer & memory_alignment) != 0)
 801d114:	6a3b      	ldr	r3, [r7, #32]
 801d116:	68fa      	ldr	r2, [r7, #12]
 801d118:	4013      	ands	r3, r2
 801d11a:	d02f      	beq.n	801d17c <_ux_utility_memory_allocate+0x128>
    {

        /* No, we need to align the memory buffer.  */
        int_memory_buffer += (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
 801d11c:	6a3b      	ldr	r3, [r7, #32]
 801d11e:	3308      	adds	r3, #8
 801d120:	623b      	str	r3, [r7, #32]
        int_memory_buffer += memory_alignment;
 801d122:	6a3a      	ldr	r2, [r7, #32]
 801d124:	68fb      	ldr	r3, [r7, #12]
 801d126:	18d3      	adds	r3, r2, r3
 801d128:	623b      	str	r3, [r7, #32]
        int_memory_buffer &=  ~((ALIGN_TYPE) memory_alignment);
 801d12a:	68fb      	ldr	r3, [r7, #12]
 801d12c:	43da      	mvns	r2, r3
 801d12e:	6a3b      	ldr	r3, [r7, #32]
 801d130:	4013      	ands	r3, r2
 801d132:	623b      	str	r3, [r7, #32]
        int_memory_buffer -= (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
 801d134:	6a3b      	ldr	r3, [r7, #32]
 801d136:	3b08      	subs	r3, #8
 801d138:	623b      	str	r3, [r7, #32]

        /* Setup the new free block.  */
        next_ptr = (UCHAR *)int_memory_buffer;
 801d13a:	6a3b      	ldr	r3, [r7, #32]
 801d13c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Setup the new free block.  */
        next_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801d13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d140:	61fb      	str	r3, [r7, #28]
        *next_block_link_ptr =  *this_block_link_ptr;
 801d142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d144:	681a      	ldr	r2, [r3, #0]
 801d146:	69fb      	ldr	r3, [r7, #28]
 801d148:	601a      	str	r2, [r3, #0]
        work_ptr =              UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 801d14a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d14c:	3304      	adds	r3, #4
 801d14e:	61bb      	str	r3, [r7, #24]
        free_ptr =              UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 801d150:	69bb      	ldr	r3, [r7, #24]
 801d152:	617b      	str	r3, [r7, #20]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 801d154:	697b      	ldr	r3, [r7, #20]
 801d156:	4a31      	ldr	r2, [pc, #196]	@ (801d21c <_ux_utility_memory_allocate+0x1c8>)
 801d158:	601a      	str	r2, [r3, #0]

        /* Increase the total fragment counter.  */
        pool_ptr -> ux_byte_pool_fragments++;
 801d15a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d15c:	685b      	ldr	r3, [r3, #4]
 801d15e:	1c5a      	adds	r2, r3, #1
 801d160:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d162:	605a      	str	r2, [r3, #4]

        /* Update the current pointer to point at the newly created block.  */
        *this_block_link_ptr =  next_ptr;
 801d164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d166:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d168:	601a      	str	r2, [r3, #0]

        /* Calculate the available bytes.  */
        available_bytes -=  UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 801d16a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d16c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d16e:	1ad3      	subs	r3, r2, r3
 801d170:	001a      	movs	r2, r3
 801d172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d174:	1a9b      	subs	r3, r3, r2
 801d176:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Set Current pointer to the aligned memory buffer.  */
        current_ptr = next_ptr;
 801d178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d17a:	633b      	str	r3, [r7, #48]	@ 0x30
    }

    /* Now we are aligned, determine if we need to split this block.  */
    if ((available_bytes - memory_size_requested) >= ((ULONG) UX_BYTE_BLOCK_MIN))
 801d17c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d17e:	687b      	ldr	r3, [r7, #4]
 801d180:	1ad3      	subs	r3, r2, r3
 801d182:	2b13      	cmp	r3, #19
 801d184:	d91e      	bls.n	801d1c4 <_ux_utility_memory_allocate+0x170>
    {

        /* Split the block.  */
        next_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (memory_size_requested + UX_MEMORY_BLOCK_HEADER_SIZE));
 801d186:	687b      	ldr	r3, [r7, #4]
 801d188:	3308      	adds	r3, #8
 801d18a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d18c:	18d3      	adds	r3, r2, r3
 801d18e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Setup the new free block.  */
        next_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801d190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d192:	61fb      	str	r3, [r7, #28]
        this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801d194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d196:	62bb      	str	r3, [r7, #40]	@ 0x28
        *next_block_link_ptr =  *this_block_link_ptr;
 801d198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d19a:	681a      	ldr	r2, [r3, #0]
 801d19c:	69fb      	ldr	r3, [r7, #28]
 801d19e:	601a      	str	r2, [r3, #0]
        work_ptr =              UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 801d1a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d1a2:	3304      	adds	r3, #4
 801d1a4:	61bb      	str	r3, [r7, #24]
        free_ptr =              UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 801d1a6:	69bb      	ldr	r3, [r7, #24]
 801d1a8:	617b      	str	r3, [r7, #20]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 801d1aa:	697b      	ldr	r3, [r7, #20]
 801d1ac:	4a1b      	ldr	r2, [pc, #108]	@ (801d21c <_ux_utility_memory_allocate+0x1c8>)
 801d1ae:	601a      	str	r2, [r3, #0]

        /* Increase the total fragment counter.  */
        pool_ptr -> ux_byte_pool_fragments++;
 801d1b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d1b2:	685b      	ldr	r3, [r3, #4]
 801d1b4:	1c5a      	adds	r2, r3, #1
 801d1b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d1b8:	605a      	str	r2, [r3, #4]

        /* Update the current pointer to point at the newly created block.  */
        *this_block_link_ptr =  next_ptr;
 801d1ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d1bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d1be:	601a      	str	r2, [r3, #0]

        /* Set available equal to memory size for subsequent calculation.  */
        available_bytes =  memory_size_requested;
 801d1c0:	687b      	ldr	r3, [r7, #4]
 801d1c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* In any case, mark the current block as allocated.  */
    work_ptr =              UX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 801d1c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d1c6:	3304      	adds	r3, #4
 801d1c8:	61bb      	str	r3, [r7, #24]
    this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 801d1ca:	69bb      	ldr	r3, [r7, #24]
 801d1cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    *this_block_link_ptr =  UX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 801d1ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d1d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801d1d2:	601a      	str	r2, [r3, #0]

    /* Reduce the number of available bytes in the pool.  */
    pool_ptr -> ux_byte_pool_available =  pool_ptr -> ux_byte_pool_available - (available_bytes + UX_MEMORY_BLOCK_HEADER_SIZE);
 801d1d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d1d6:	681a      	ldr	r2, [r3, #0]
 801d1d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d1da:	1ad3      	subs	r3, r2, r3
 801d1dc:	3b08      	subs	r3, #8
 801d1de:	001a      	movs	r2, r3
 801d1e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d1e2:	601a      	str	r2, [r3, #0]

    /* Determine if the search pointer needs to be updated. This is only done
        if the search pointer matches the block to be returned.  */
    if (current_ptr == pool_ptr -> ux_byte_pool_search)
 801d1e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d1e6:	689b      	ldr	r3, [r3, #8]
 801d1e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d1ea:	429a      	cmp	r2, r3
 801d1ec:	d105      	bne.n	801d1fa <_ux_utility_memory_allocate+0x1a6>
    {

        /* Yes, update the search pointer to the next block.  */
        this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801d1ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d1f0:	62bb      	str	r3, [r7, #40]	@ 0x28
        pool_ptr -> ux_byte_pool_search =  *this_block_link_ptr;
 801d1f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d1f4:	681a      	ldr	r2, [r3, #0]
 801d1f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d1f8:	609a      	str	r2, [r3, #8]
    }

    /* Adjust the pointer for the application.  */
    work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 801d1fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d1fc:	3308      	adds	r3, #8
 801d1fe:	61bb      	str	r3, [r7, #24]

    /* Clear the memory block.  */
    _ux_utility_memory_set(work_ptr, 0, available_bytes); /* Use case of memset is verified. */
 801d200:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d202:	69bb      	ldr	r3, [r7, #24]
 801d204:	2100      	movs	r1, #0
 801d206:	0018      	movs	r0, r3
 801d208:	f000 f9b6 	bl	801d578 <_ux_utility_memory_set>
#endif

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

    return(work_ptr);
 801d20c:	69bb      	ldr	r3, [r7, #24]
}
 801d20e:	0018      	movs	r0, r3
 801d210:	46bd      	mov	sp, r7
 801d212:	b00e      	add	sp, #56	@ 0x38
 801d214:	bd80      	pop	{r7, pc}
 801d216:	46c0      	nop			@ (mov r8, r8)
 801d218:	20003b24 	.word	0x20003b24
 801d21c:	ffffeeee 	.word	0xffffeeee

0801d220 <_ux_utility_memory_allocate_mulc_safe>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID* _ux_utility_memory_allocate_mulc_safe(ULONG align,ULONG cache,ULONG size_mul_v,ULONG size_mul_c)
{
 801d220:	b5f0      	push	{r4, r5, r6, r7, lr}
 801d222:	b085      	sub	sp, #20
 801d224:	af00      	add	r7, sp, #0
 801d226:	60f8      	str	r0, [r7, #12]
 801d228:	60b9      	str	r1, [r7, #8]
 801d22a:	607a      	str	r2, [r7, #4]
 801d22c:	603b      	str	r3, [r7, #0]
    return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 801d22e:	683b      	ldr	r3, [r7, #0]
 801d230:	2b00      	cmp	r3, #0
 801d232:	d024      	beq.n	801d27e <_ux_utility_memory_allocate_mulc_safe+0x5e>
 801d234:	2000      	movs	r0, #0
 801d236:	687b      	ldr	r3, [r7, #4]
 801d238:	0c19      	lsrs	r1, r3, #16
 801d23a:	687b      	ldr	r3, [r7, #4]
 801d23c:	1c1e      	adds	r6, r3, #0
 801d23e:	683b      	ldr	r3, [r7, #0]
 801d240:	0c1b      	lsrs	r3, r3, #16
 801d242:	683a      	ldr	r2, [r7, #0]
 801d244:	1c15      	adds	r5, r2, #0
 801d246:	b28a      	uxth	r2, r1
 801d248:	2a00      	cmp	r2, #0
 801d24a:	d105      	bne.n	801d258 <_ux_utility_memory_allocate_mulc_safe+0x38>
 801d24c:	b29a      	uxth	r2, r3
 801d24e:	2a00      	cmp	r2, #0
 801d250:	d013      	beq.n	801d27a <_ux_utility_memory_allocate_mulc_safe+0x5a>
 801d252:	1c19      	adds	r1, r3, #0
 801d254:	1c34      	adds	r4, r6, #0
 801d256:	e003      	b.n	801d260 <_ux_utility_memory_allocate_mulc_safe+0x40>
 801d258:	b29b      	uxth	r3, r3
 801d25a:	2b00      	cmp	r3, #0
 801d25c:	d10c      	bne.n	801d278 <_ux_utility_memory_allocate_mulc_safe+0x58>
 801d25e:	1c2c      	adds	r4, r5, #0
 801d260:	b2b3      	uxth	r3, r6
 801d262:	b2aa      	uxth	r2, r5
 801d264:	435a      	muls	r2, r3
 801d266:	b2a3      	uxth	r3, r4
 801d268:	b289      	uxth	r1, r1
 801d26a:	434b      	muls	r3, r1
 801d26c:	0c12      	lsrs	r2, r2, #16
 801d26e:	189b      	adds	r3, r3, r2
 801d270:	141b      	asrs	r3, r3, #16
 801d272:	b29b      	uxth	r3, r3
 801d274:	2b00      	cmp	r3, #0
 801d276:	d000      	beq.n	801d27a <_ux_utility_memory_allocate_mulc_safe+0x5a>
 801d278:	2001      	movs	r0, #1
 801d27a:	1e03      	subs	r3, r0, #0
 801d27c:	d109      	bne.n	801d292 <_ux_utility_memory_allocate_mulc_safe+0x72>
 801d27e:	687b      	ldr	r3, [r7, #4]
 801d280:	683a      	ldr	r2, [r7, #0]
 801d282:	435a      	muls	r2, r3
 801d284:	68b9      	ldr	r1, [r7, #8]
 801d286:	68fb      	ldr	r3, [r7, #12]
 801d288:	0018      	movs	r0, r3
 801d28a:	f7ff fee3 	bl	801d054 <_ux_utility_memory_allocate>
 801d28e:	0003      	movs	r3, r0
 801d290:	e000      	b.n	801d294 <_ux_utility_memory_allocate_mulc_safe+0x74>
 801d292:	2300      	movs	r3, #0
}
 801d294:	0018      	movs	r0, r3
 801d296:	46bd      	mov	sp, r7
 801d298:	b005      	add	sp, #20
 801d29a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801d29c <_ux_utility_memory_byte_pool_create>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_memory_byte_pool_create(UX_MEMORY_BYTE_POOL *pool_ptr, VOID *pool_start, ULONG pool_size)
{
 801d29c:	b580      	push	{r7, lr}
 801d29e:	b088      	sub	sp, #32
 801d2a0:	af00      	add	r7, sp, #0
 801d2a2:	60f8      	str	r0, [r7, #12]
 801d2a4:	60b9      	str	r1, [r7, #8]
 801d2a6:	607a      	str	r2, [r7, #4]
UCHAR               *temp_ptr;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    _ux_utility_memory_set((UCHAR *)pool_ptr, 0, sizeof(UX_MEMORY_BYTE_POOL)); /* Use case of memset is verified. */
 801d2a8:	68fb      	ldr	r3, [r7, #12]
 801d2aa:	2214      	movs	r2, #20
 801d2ac:	2100      	movs	r1, #0
 801d2ae:	0018      	movs	r0, r3
 801d2b0:	f000 f962 	bl	801d578 <_ux_utility_memory_set>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 801d2b4:	687b      	ldr	r3, [r7, #4]
 801d2b6:	2203      	movs	r2, #3
 801d2b8:	4393      	bics	r3, r2
 801d2ba:	607b      	str	r3, [r7, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> ux_byte_pool_start =   UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801d2bc:	68fb      	ldr	r3, [r7, #12]
 801d2be:	68ba      	ldr	r2, [r7, #8]
 801d2c0:	60da      	str	r2, [r3, #12]
    pool_ptr -> ux_byte_pool_size =    pool_size;
 801d2c2:	68fb      	ldr	r3, [r7, #12]
 801d2c4:	687a      	ldr	r2, [r7, #4]
 801d2c6:	611a      	str	r2, [r3, #16]
    pool_ptr -> ux_byte_pool_search =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801d2c8:	68fb      	ldr	r3, [r7, #12]
 801d2ca:	68ba      	ldr	r2, [r7, #8]
 801d2cc:	609a      	str	r2, [r3, #8]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> ux_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 801d2ce:	687b      	ldr	r3, [r7, #4]
 801d2d0:	3b08      	subs	r3, #8
 801d2d2:	001a      	movs	r2, r3
 801d2d4:	68fb      	ldr	r3, [r7, #12]
 801d2d6:	601a      	str	r2, [r3, #0]
    pool_ptr -> ux_byte_pool_fragments =   ((UINT) 2);
 801d2d8:	68fb      	ldr	r3, [r7, #12]
 801d2da:	2202      	movs	r2, #2
 801d2dc:	605a      	str	r2, [r3, #4]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant UX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801d2de:	68bb      	ldr	r3, [r7, #8]
 801d2e0:	61fb      	str	r3, [r7, #28]
    block_ptr =  UX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 801d2e2:	69fa      	ldr	r2, [r7, #28]
 801d2e4:	687b      	ldr	r3, [r7, #4]
 801d2e6:	18d3      	adds	r3, r2, r3
 801d2e8:	61fb      	str	r3, [r7, #28]

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  UX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 801d2ea:	69fb      	ldr	r3, [r7, #28]
 801d2ec:	3b04      	subs	r3, #4
 801d2ee:	61fb      	str	r3, [r7, #28]

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             UX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 801d2f0:	68fb      	ldr	r3, [r7, #12]
 801d2f2:	61bb      	str	r3, [r7, #24]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 801d2f4:	69fb      	ldr	r3, [r7, #28]
 801d2f6:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  temp_ptr;
 801d2f8:	697b      	ldr	r3, [r7, #20]
 801d2fa:	69ba      	ldr	r2, [r7, #24]
 801d2fc:	601a      	str	r2, [r3, #0]

    block_ptr =            UX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 801d2fe:	69fb      	ldr	r3, [r7, #28]
 801d300:	3b04      	subs	r3, #4
 801d302:	61fb      	str	r3, [r7, #28]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 801d304:	69fb      	ldr	r3, [r7, #28]
 801d306:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801d308:	697b      	ldr	r3, [r7, #20]
 801d30a:	68ba      	ldr	r2, [r7, #8]
 801d30c:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801d30e:	68bb      	ldr	r3, [r7, #8]
 801d310:	61bb      	str	r3, [r7, #24]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 801d312:	69bb      	ldr	r3, [r7, #24]
 801d314:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  block_ptr;
 801d316:	697b      	ldr	r3, [r7, #20]
 801d318:	69fa      	ldr	r2, [r7, #28]
 801d31a:	601a      	str	r2, [r3, #0]
    block_ptr =            UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801d31c:	68bb      	ldr	r3, [r7, #8]
 801d31e:	61fb      	str	r3, [r7, #28]
    block_ptr =            UX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 801d320:	69fb      	ldr	r3, [r7, #28]
 801d322:	3304      	adds	r3, #4
 801d324:	61fb      	str	r3, [r7, #28]
    free_ptr =             UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 801d326:	69fb      	ldr	r3, [r7, #28]
 801d328:	613b      	str	r3, [r7, #16]
    *free_ptr =            UX_BYTE_BLOCK_FREE;
 801d32a:	693b      	ldr	r3, [r7, #16]
 801d32c:	4a03      	ldr	r2, [pc, #12]	@ (801d33c <_ux_utility_memory_byte_pool_create+0xa0>)
 801d32e:	601a      	str	r2, [r3, #0]

    /* Return UX_SUCCESS.  */
    return(UX_SUCCESS);
 801d330:	2300      	movs	r3, #0
}
 801d332:	0018      	movs	r0, r3
 801d334:	46bd      	mov	sp, r7
 801d336:	b008      	add	sp, #32
 801d338:	bd80      	pop	{r7, pc}
 801d33a:	46c0      	nop			@ (mov r8, r8)
 801d33c:	ffffeeee 	.word	0xffffeeee

0801d340 <_ux_utility_memory_byte_pool_search>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UCHAR  *_ux_utility_memory_byte_pool_search(UX_MEMORY_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 801d340:	b580      	push	{r7, lr}
 801d342:	b08c      	sub	sp, #48	@ 0x30
 801d344:	af00      	add	r7, sp, #0
 801d346:	6078      	str	r0, [r7, #4]
 801d348:	6039      	str	r1, [r7, #0]
UCHAR               *next_ptr;
UCHAR               **this_block_link_ptr;
UCHAR               **next_block_link_ptr;
ULONG               available_bytes;
UINT                examine_blocks;
UINT                first_free_block_found =  UX_FALSE;
 801d34a:	2300      	movs	r3, #0
 801d34c:	623b      	str	r3, [r7, #32]
UCHAR               *work_ptr;
ULONG               total_theoretical_available;

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> ux_byte_pool_available + ((pool_ptr -> ux_byte_pool_fragments - 2) * UX_MEMORY_BLOCK_HEADER_SIZE);
 801d34e:	687b      	ldr	r3, [r7, #4]
 801d350:	681a      	ldr	r2, [r3, #0]
 801d352:	687b      	ldr	r3, [r7, #4]
 801d354:	685b      	ldr	r3, [r3, #4]
 801d356:	3b02      	subs	r3, #2
 801d358:	00db      	lsls	r3, r3, #3
 801d35a:	18d3      	adds	r3, r2, r3
 801d35c:	61fb      	str	r3, [r7, #28]
    if (memory_size >= total_theoretical_available)
 801d35e:	683a      	ldr	r2, [r7, #0]
 801d360:	69fb      	ldr	r3, [r7, #28]
 801d362:	429a      	cmp	r2, r3
 801d364:	d301      	bcc.n	801d36a <_ux_utility_memory_byte_pool_search+0x2a>
    {

        /* Not enough memory, return a NULL pointer.  */
        return(UX_NULL);
 801d366:	2300      	movs	r3, #0
 801d368:	e07d      	b.n	801d466 <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Check if the search pointer is valid.  */
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 801d36a:	687b      	ldr	r3, [r7, #4]
 801d36c:	689a      	ldr	r2, [r3, #8]
 801d36e:	687b      	ldr	r3, [r7, #4]
 801d370:	68db      	ldr	r3, [r3, #12]
 801d372:	429a      	cmp	r2, r3
 801d374:	d308      	bcc.n	801d388 <_ux_utility_memory_byte_pool_search+0x48>
        (pool_ptr -> ux_byte_pool_search > pool_ptr -> ux_byte_pool_start + pool_ptr -> ux_byte_pool_size))
 801d376:	687b      	ldr	r3, [r7, #4]
 801d378:	689a      	ldr	r2, [r3, #8]
 801d37a:	687b      	ldr	r3, [r7, #4]
 801d37c:	68d9      	ldr	r1, [r3, #12]
 801d37e:	687b      	ldr	r3, [r7, #4]
 801d380:	691b      	ldr	r3, [r3, #16]
 801d382:	18cb      	adds	r3, r1, r3
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 801d384:	429a      	cmp	r2, r3
 801d386:	d901      	bls.n	801d38c <_ux_utility_memory_byte_pool_search+0x4c>
    {

        /* Return a NULL pointer.  */
        return(UX_NULL);
 801d388:	2300      	movs	r3, #0
 801d38a:	e06c      	b.n	801d466 <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Walk through the memory pool in search for a large enough block.  */
    current_ptr =      pool_ptr -> ux_byte_pool_search;
 801d38c:	687b      	ldr	r3, [r7, #4]
 801d38e:	689b      	ldr	r3, [r3, #8]
 801d390:	62fb      	str	r3, [r7, #44]	@ 0x2c
    examine_blocks =   pool_ptr -> ux_byte_pool_fragments + ((UINT) 1);
 801d392:	687b      	ldr	r3, [r7, #4]
 801d394:	685b      	ldr	r3, [r3, #4]
 801d396:	3301      	adds	r3, #1
 801d398:	627b      	str	r3, [r7, #36]	@ 0x24
    available_bytes =  ((ULONG) 0);
 801d39a:	2300      	movs	r3, #0
 801d39c:	62bb      	str	r3, [r7, #40]	@ 0x28
    do
    {
        /* Check to see if this block is free.  */
        work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 801d39e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3a0:	3304      	adds	r3, #4
 801d3a2:	61bb      	str	r3, [r7, #24]
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 801d3a4:	69bb      	ldr	r3, [r7, #24]
 801d3a6:	617b      	str	r3, [r7, #20]
        if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 801d3a8:	697b      	ldr	r3, [r7, #20]
 801d3aa:	681b      	ldr	r3, [r3, #0]
 801d3ac:	4a30      	ldr	r2, [pc, #192]	@ (801d470 <_ux_utility_memory_byte_pool_search+0x130>)
 801d3ae:	4293      	cmp	r3, r2
 801d3b0:	d143      	bne.n	801d43a <_ux_utility_memory_byte_pool_search+0xfa>
        {

            /* Determine if this is the first free block.  */
            if (first_free_block_found == UX_FALSE)
 801d3b2:	6a3b      	ldr	r3, [r7, #32]
 801d3b4:	2b00      	cmp	r3, #0
 801d3b6:	d104      	bne.n	801d3c2 <_ux_utility_memory_byte_pool_search+0x82>
            {
                /* This is the first free block.  */
                pool_ptr->ux_byte_pool_search =  current_ptr;
 801d3b8:	687b      	ldr	r3, [r7, #4]
 801d3ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d3bc:	609a      	str	r2, [r3, #8]

                /* Set the flag to indicate we have found the first free
                    block.  */
                first_free_block_found =  UX_TRUE;
 801d3be:	2301      	movs	r3, #1
 801d3c0:	623b      	str	r3, [r7, #32]
            }

            /* Block is free, see if it is large enough.  */

            /* Pickup the next block's pointer.  */
            this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801d3c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3c4:	613b      	str	r3, [r7, #16]
            next_ptr =             *this_block_link_ptr;
 801d3c6:	693b      	ldr	r3, [r7, #16]
 801d3c8:	681b      	ldr	r3, [r3, #0]
 801d3ca:	60fb      	str	r3, [r7, #12]

            /* Calculate the number of bytes available in this block.  */
            available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 801d3cc:	68fa      	ldr	r2, [r7, #12]
 801d3ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3d0:	1ad3      	subs	r3, r2, r3
 801d3d2:	62bb      	str	r3, [r7, #40]	@ 0x28
            available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 801d3d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d3d6:	3b08      	subs	r3, #8
 801d3d8:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* If this is large enough, we are done because our first-fit algorithm
                has been satisfied!  */
            if (available_bytes >= memory_size)
 801d3da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801d3dc:	683b      	ldr	r3, [r7, #0]
 801d3de:	429a      	cmp	r2, r3
 801d3e0:	d23a      	bcs.n	801d458 <_ux_utility_memory_byte_pool_search+0x118>
            }
            else
            {

                /* Clear the available bytes variable.  */
                available_bytes =  ((ULONG) 0);
 801d3e2:	2300      	movs	r3, #0
 801d3e4:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Not enough memory, check to see if the neighbor is
                    free and can be merged.  */
                work_ptr =  UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 801d3e6:	68fb      	ldr	r3, [r7, #12]
 801d3e8:	3304      	adds	r3, #4
 801d3ea:	61bb      	str	r3, [r7, #24]
                free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 801d3ec:	69bb      	ldr	r3, [r7, #24]
 801d3ee:	617b      	str	r3, [r7, #20]
                if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 801d3f0:	697b      	ldr	r3, [r7, #20]
 801d3f2:	681b      	ldr	r3, [r3, #0]
 801d3f4:	4a1e      	ldr	r2, [pc, #120]	@ (801d470 <_ux_utility_memory_byte_pool_search+0x130>)
 801d3f6:	4293      	cmp	r3, r2
 801d3f8:	d113      	bne.n	801d422 <_ux_utility_memory_byte_pool_search+0xe2>
                {

                    /* Yes, neighbor block can be merged!  This is quickly accomplished
                        by updating the current block with the next blocks pointer.  */
                    next_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801d3fa:	68fb      	ldr	r3, [r7, #12]
 801d3fc:	60bb      	str	r3, [r7, #8]
                    *this_block_link_ptr =  *next_block_link_ptr;
 801d3fe:	68bb      	ldr	r3, [r7, #8]
 801d400:	681a      	ldr	r2, [r3, #0]
 801d402:	693b      	ldr	r3, [r7, #16]
 801d404:	601a      	str	r2, [r3, #0]

                    /* Reduce the fragment total.  We don't need to increase the bytes
                        available because all free headers are also included in the available
                        count.  */
                    pool_ptr -> ux_byte_pool_fragments--;
 801d406:	687b      	ldr	r3, [r7, #4]
 801d408:	685b      	ldr	r3, [r3, #4]
 801d40a:	1e5a      	subs	r2, r3, #1
 801d40c:	687b      	ldr	r3, [r7, #4]
 801d40e:	605a      	str	r2, [r3, #4]

                    /* See if the search pointer is affected.  */
                    if (pool_ptr -> ux_byte_pool_search ==  next_ptr)
 801d410:	687b      	ldr	r3, [r7, #4]
 801d412:	689b      	ldr	r3, [r3, #8]
 801d414:	68fa      	ldr	r2, [r7, #12]
 801d416:	429a      	cmp	r2, r3
 801d418:	d114      	bne.n	801d444 <_ux_utility_memory_byte_pool_search+0x104>
                    {
                        /* Yes, update the search pointer.   */
                        pool_ptr -> ux_byte_pool_search =  current_ptr;
 801d41a:	687b      	ldr	r3, [r7, #4]
 801d41c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d41e:	609a      	str	r2, [r3, #8]
 801d420:	e010      	b.n	801d444 <_ux_utility_memory_byte_pool_search+0x104>
                    }
                }
                else
                {
                    /* Neighbor is not free so we can skip over it!  */
                    next_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801d422:	68fb      	ldr	r3, [r7, #12]
 801d424:	60bb      	str	r3, [r7, #8]
                    current_ptr =  *next_block_link_ptr;
 801d426:	68bb      	ldr	r3, [r7, #8]
 801d428:	681b      	ldr	r3, [r3, #0]
 801d42a:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* Decrement the examined block count to account for this one.  */
                    if (examine_blocks != ((UINT) 0))
 801d42c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d42e:	2b00      	cmp	r3, #0
 801d430:	d008      	beq.n	801d444 <_ux_utility_memory_byte_pool_search+0x104>
                    {
                        examine_blocks--;
 801d432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d434:	3b01      	subs	r3, #1
 801d436:	627b      	str	r3, [r7, #36]	@ 0x24
 801d438:	e004      	b.n	801d444 <_ux_utility_memory_byte_pool_search+0x104>
        }
        else
        {

            /* Block is not free, move to next block.  */
            this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801d43a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d43c:	613b      	str	r3, [r7, #16]
            current_ptr =  *this_block_link_ptr;
 801d43e:	693b      	ldr	r3, [r7, #16]
 801d440:	681b      	ldr	r3, [r3, #0]
 801d442:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        /* Another block has been searched... decrement counter.  */
        if (examine_blocks != ((UINT) 0))
 801d444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d446:	2b00      	cmp	r3, #0
 801d448:	d002      	beq.n	801d450 <_ux_utility_memory_byte_pool_search+0x110>
        {

            examine_blocks--;
 801d44a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d44c:	3b01      	subs	r3, #1
 801d44e:	627b      	str	r3, [r7, #36]	@ 0x24
        }

    } while(examine_blocks != ((UINT) 0));
 801d450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d452:	2b00      	cmp	r3, #0
 801d454:	d1a3      	bne.n	801d39e <_ux_utility_memory_byte_pool_search+0x5e>
 801d456:	e000      	b.n	801d45a <_ux_utility_memory_byte_pool_search+0x11a>
                break;
 801d458:	46c0      	nop			@ (mov r8, r8)

    /* If a block was found, just return. */
    if (available_bytes == ((ULONG) 0))
 801d45a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d45c:	2b00      	cmp	r3, #0
 801d45e:	d101      	bne.n	801d464 <_ux_utility_memory_byte_pool_search+0x124>
    {
        return(UX_NULL);
 801d460:	2300      	movs	r3, #0
 801d462:	e000      	b.n	801d466 <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Return the search pointer.  */
    return(current_ptr);
 801d464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 801d466:	0018      	movs	r0, r3
 801d468:	46bd      	mov	sp, r7
 801d46a:	b00c      	add	sp, #48	@ 0x30
 801d46c:	bd80      	pop	{r7, pc}
 801d46e:	46c0      	nop			@ (mov r8, r8)
 801d470:	ffffeeee 	.word	0xffffeeee

0801d474 <_ux_utility_memory_copy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_copy(VOID *memory_destination, VOID *memory_source, ULONG length)
{
 801d474:	b580      	push	{r7, lr}
 801d476:	b086      	sub	sp, #24
 801d478:	af00      	add	r7, sp, #0
 801d47a:	60f8      	str	r0, [r7, #12]
 801d47c:	60b9      	str	r1, [r7, #8]
 801d47e:	607a      	str	r2, [r7, #4]

UCHAR *   source;
UCHAR *   destination;

    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
 801d480:	68bb      	ldr	r3, [r7, #8]
 801d482:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 801d484:	68fb      	ldr	r3, [r7, #12]
 801d486:	613b      	str	r3, [r7, #16]

    /* Loop to perform the copy.  */
    while(length--)
 801d488:	e007      	b.n	801d49a <_ux_utility_memory_copy+0x26>
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 801d48a:	697a      	ldr	r2, [r7, #20]
 801d48c:	1c53      	adds	r3, r2, #1
 801d48e:	617b      	str	r3, [r7, #20]
 801d490:	693b      	ldr	r3, [r7, #16]
 801d492:	1c59      	adds	r1, r3, #1
 801d494:	6139      	str	r1, [r7, #16]
 801d496:	7812      	ldrb	r2, [r2, #0]
 801d498:	701a      	strb	r2, [r3, #0]
    while(length--)
 801d49a:	687b      	ldr	r3, [r7, #4]
 801d49c:	1e5a      	subs	r2, r3, #1
 801d49e:	607a      	str	r2, [r7, #4]
 801d4a0:	2b00      	cmp	r3, #0
 801d4a2:	d1f2      	bne.n	801d48a <_ux_utility_memory_copy+0x16>
    }

    /* Return to caller.  */
    return; 
 801d4a4:	46c0      	nop			@ (mov r8, r8)
}
 801d4a6:	46bd      	mov	sp, r7
 801d4a8:	b006      	add	sp, #24
 801d4aa:	bd80      	pop	{r7, pc}

0801d4ac <_ux_utility_memory_free>:
/*                                            refined memory management,  */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_free(VOID *memory)
{
 801d4ac:	b580      	push	{r7, lr}
 801d4ae:	b08a      	sub	sp, #40	@ 0x28
 801d4b0:	af00      	add	r7, sp, #0
 801d4b2:	6078      	str	r0, [r7, #4]
        return;
    }
#endif

    /* Set the pool pointer to NULL.  */
    pool_ptr =  UX_NULL;
 801d4b4:	2300      	movs	r3, #0
 801d4b6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Determine if the memory pointer is valid.  */
    work_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(memory);
 801d4b8:	687b      	ldr	r3, [r7, #4]
 801d4ba:	623b      	str	r3, [r7, #32]
    if (work_ptr != UX_NULL)
 801d4bc:	6a3b      	ldr	r3, [r7, #32]
 801d4be:	2b00      	cmp	r3, #0
 801d4c0:	d02f      	beq.n	801d522 <_ux_utility_memory_free+0x76>
    {

        /* Back off the memory pointer to pickup its header.  */
        work_ptr =  UX_UCHAR_POINTER_SUB(work_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 801d4c2:	6a3b      	ldr	r3, [r7, #32]
 801d4c4:	3b08      	subs	r3, #8
 801d4c6:	623b      	str	r3, [r7, #32]

        /* There is a pointer, pickup the pool pointer address.  */
        temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 801d4c8:	6a3b      	ldr	r3, [r7, #32]
 801d4ca:	3304      	adds	r3, #4
 801d4cc:	61fb      	str	r3, [r7, #28]
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 801d4ce:	69fb      	ldr	r3, [r7, #28]
 801d4d0:	61bb      	str	r3, [r7, #24]
        if ((*free_ptr) != UX_BYTE_BLOCK_FREE)
 801d4d2:	69bb      	ldr	r3, [r7, #24]
 801d4d4:	681b      	ldr	r3, [r3, #0]
 801d4d6:	4a26      	ldr	r2, [pc, #152]	@ (801d570 <_ux_utility_memory_free+0xc4>)
 801d4d8:	4293      	cmp	r3, r2
 801d4da:	d01c      	beq.n	801d516 <_ux_utility_memory_free+0x6a>
        {

            /* Pickup the pool pointer.  */
            temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 801d4dc:	6a3b      	ldr	r3, [r7, #32]
 801d4de:	3304      	adds	r3, #4
 801d4e0:	61fb      	str	r3, [r7, #28]
            byte_pool_ptr = UX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr);
 801d4e2:	69fb      	ldr	r3, [r7, #28]
 801d4e4:	617b      	str	r3, [r7, #20]
            pool_ptr = *byte_pool_ptr;
 801d4e6:	697b      	ldr	r3, [r7, #20]
 801d4e8:	681b      	ldr	r3, [r3, #0]
 801d4ea:	627b      	str	r3, [r7, #36]	@ 0x24

            /* See if we have a valid pool pointer.  */
            if ((pool_ptr == UX_NULL) ||
 801d4ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d4ee:	2b00      	cmp	r3, #0
 801d4f0:	d00b      	beq.n	801d50a <_ux_utility_memory_free+0x5e>
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 801d4f2:	4b20      	ldr	r3, [pc, #128]	@ (801d574 <_ux_utility_memory_free+0xc8>)
 801d4f4:	681b      	ldr	r3, [r3, #0]
 801d4f6:	681b      	ldr	r3, [r3, #0]
            if ((pool_ptr == UX_NULL) ||
 801d4f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d4fa:	429a      	cmp	r2, r3
 801d4fc:	d017      	beq.n	801d52e <_ux_utility_memory_free+0x82>
                (pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE])))
 801d4fe:	4b1d      	ldr	r3, [pc, #116]	@ (801d574 <_ux_utility_memory_free+0xc8>)
 801d500:	681b      	ldr	r3, [r3, #0]
 801d502:	685b      	ldr	r3, [r3, #4]
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 801d504:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d506:	429a      	cmp	r2, r3
 801d508:	d011      	beq.n	801d52e <_ux_utility_memory_free+0x82>

                /* Release the protection.  */
                _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

                /* Error trap: maybe double free/memory issue here!  */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 801d50a:	2219      	movs	r2, #25
 801d50c:	2108      	movs	r1, #8
 801d50e:	2002      	movs	r0, #2
 801d510:	f7ff fc32 	bl	801cd78 <_ux_system_error_handler>
                                         UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

                /* Return to caller.  */
                return;
 801d514:	e029      	b.n	801d56a <_ux_utility_memory_free+0xbe>
        {
            /* Release the protection.  */
            _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

            /* Error trap: maybe double free/memory issue here!  */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 801d516:	2219      	movs	r2, #25
 801d518:	2108      	movs	r1, #8
 801d51a:	2002      	movs	r0, #2
 801d51c:	f7ff fc2c 	bl	801cd78 <_ux_system_error_handler>
                                     UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

            /* Return to caller.  */
            return;
 801d520:	e023      	b.n	801d56a <_ux_utility_memory_free+0xbe>

        /* Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

        /* Error trap: maybe double free/bad flow here!  */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 801d522:	2219      	movs	r2, #25
 801d524:	2108      	movs	r1, #8
 801d526:	2002      	movs	r0, #2
 801d528:	f7ff fc26 	bl	801cd78 <_ux_system_error_handler>
                                    UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

        /* Return to caller.  */
        return;
 801d52c:	e01d      	b.n	801d56a <_ux_utility_memory_free+0xbe>
    }

    /* At this point, we know that the pool pointer is valid.  */

    /* Release the memory.  */
    temp_ptr =   UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 801d52e:	6a3b      	ldr	r3, [r7, #32]
 801d530:	3304      	adds	r3, #4
 801d532:	61fb      	str	r3, [r7, #28]
    free_ptr =   UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 801d534:	69fb      	ldr	r3, [r7, #28]
 801d536:	61bb      	str	r3, [r7, #24]
    *free_ptr =  UX_BYTE_BLOCK_FREE;
 801d538:	69bb      	ldr	r3, [r7, #24]
 801d53a:	4a0d      	ldr	r2, [pc, #52]	@ (801d570 <_ux_utility_memory_free+0xc4>)
 801d53c:	601a      	str	r2, [r3, #0]

    /* Update the number of available bytes in the pool.  */
    block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 801d53e:	6a3b      	ldr	r3, [r7, #32]
 801d540:	613b      	str	r3, [r7, #16]
    next_block_ptr =  *block_link_ptr;
 801d542:	693b      	ldr	r3, [r7, #16]
 801d544:	681b      	ldr	r3, [r3, #0]
 801d546:	60fb      	str	r3, [r7, #12]
    pool_ptr -> ux_byte_pool_available =
        pool_ptr -> ux_byte_pool_available + UX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 801d548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d54a:	681b      	ldr	r3, [r3, #0]
 801d54c:	68f9      	ldr	r1, [r7, #12]
 801d54e:	6a3a      	ldr	r2, [r7, #32]
 801d550:	1a8a      	subs	r2, r1, r2
 801d552:	189a      	adds	r2, r3, r2
    pool_ptr -> ux_byte_pool_available =
 801d554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d556:	601a      	str	r2, [r3, #0]

    /* Determine if the free block is prior to current search pointer.  */
    if (work_ptr < (pool_ptr -> ux_byte_pool_search))
 801d558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d55a:	689b      	ldr	r3, [r3, #8]
 801d55c:	6a3a      	ldr	r2, [r7, #32]
 801d55e:	429a      	cmp	r2, r3
 801d560:	d202      	bcs.n	801d568 <_ux_utility_memory_free+0xbc>
    {

        /* Yes, update the search pointer to the released block.  */
        pool_ptr -> ux_byte_pool_search =  work_ptr;
 801d562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d564:	6a3a      	ldr	r2, [r7, #32]
 801d566:	609a      	str	r2, [r3, #8]

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

    /* Return to caller.  */
    return;
 801d568:	46c0      	nop			@ (mov r8, r8)
}
 801d56a:	46bd      	mov	sp, r7
 801d56c:	b00a      	add	sp, #40	@ 0x28
 801d56e:	bd80      	pop	{r7, pc}
 801d570:	ffffeeee 	.word	0xffffeeee
 801d574:	20003b24 	.word	0x20003b24

0801d578 <_ux_utility_memory_set>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_set(VOID *destination, UCHAR value, ULONG length)
{
 801d578:	b580      	push	{r7, lr}
 801d57a:	b086      	sub	sp, #24
 801d57c:	af00      	add	r7, sp, #0
 801d57e:	60f8      	str	r0, [r7, #12]
 801d580:	607a      	str	r2, [r7, #4]
 801d582:	230b      	movs	r3, #11
 801d584:	18fb      	adds	r3, r7, r3
 801d586:	1c0a      	adds	r2, r1, #0
 801d588:	701a      	strb	r2, [r3, #0]

UCHAR *    work_ptr;


    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;
 801d58a:	68fb      	ldr	r3, [r7, #12]
 801d58c:	617b      	str	r3, [r7, #20]

    /* Loop to set the memory.  */
    while(length--)
 801d58e:	e006      	b.n	801d59e <_ux_utility_memory_set+0x26>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 801d590:	697b      	ldr	r3, [r7, #20]
 801d592:	1c5a      	adds	r2, r3, #1
 801d594:	617a      	str	r2, [r7, #20]
 801d596:	220b      	movs	r2, #11
 801d598:	18ba      	adds	r2, r7, r2
 801d59a:	7812      	ldrb	r2, [r2, #0]
 801d59c:	701a      	strb	r2, [r3, #0]
    while(length--)
 801d59e:	687b      	ldr	r3, [r7, #4]
 801d5a0:	1e5a      	subs	r2, r3, #1
 801d5a2:	607a      	str	r2, [r7, #4]
 801d5a4:	2b00      	cmp	r3, #0
 801d5a6:	d1f3      	bne.n	801d590 <_ux_utility_memory_set+0x18>
    }

    /* Return to caller.  */
    return; 
 801d5a8:	46c0      	nop			@ (mov r8, r8)
}
 801d5aa:	46bd      	mov	sp, r7
 801d5ac:	b006      	add	sp, #24
 801d5ae:	bd80      	pop	{r7, pc}

0801d5b0 <_ux_utility_short_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_short_get(UCHAR * address)
{
 801d5b0:	b580      	push	{r7, lr}
 801d5b2:	b084      	sub	sp, #16
 801d5b4:	af00      	add	r7, sp, #0
 801d5b6:	6078      	str	r0, [r7, #4]
USHORT   value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =  (USHORT) *address++;
 801d5b8:	687b      	ldr	r3, [r7, #4]
 801d5ba:	1c5a      	adds	r2, r3, #1
 801d5bc:	607a      	str	r2, [r7, #4]
 801d5be:	781a      	ldrb	r2, [r3, #0]
 801d5c0:	200e      	movs	r0, #14
 801d5c2:	183b      	adds	r3, r7, r0
 801d5c4:	801a      	strh	r2, [r3, #0]
    value |=  (USHORT)(*address << 8);
 801d5c6:	687b      	ldr	r3, [r7, #4]
 801d5c8:	781b      	ldrb	r3, [r3, #0]
 801d5ca:	021b      	lsls	r3, r3, #8
 801d5cc:	b299      	uxth	r1, r3
 801d5ce:	183b      	adds	r3, r7, r0
 801d5d0:	183a      	adds	r2, r7, r0
 801d5d2:	8812      	ldrh	r2, [r2, #0]
 801d5d4:	430a      	orrs	r2, r1
 801d5d6:	801a      	strh	r2, [r3, #0]

    /* Return to caller.  */
    return((ULONG) value);
 801d5d8:	183b      	adds	r3, r7, r0
 801d5da:	881b      	ldrh	r3, [r3, #0]
}
 801d5dc:	0018      	movs	r0, r3
 801d5de:	46bd      	mov	sp, r7
 801d5e0:	b004      	add	sp, #16
 801d5e2:	bd80      	pop	{r7, pc}

0801d5e4 <_ux_utility_string_length_check>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_string_length_check(UCHAR *string, UINT *string_length_ptr, UINT max_string_length)
{
 801d5e4:	b580      	push	{r7, lr}
 801d5e6:	b086      	sub	sp, #24
 801d5e8:	af00      	add	r7, sp, #0
 801d5ea:	60f8      	str	r0, [r7, #12]
 801d5ec:	60b9      	str	r1, [r7, #8]
 801d5ee:	607a      	str	r2, [r7, #4]

UINT    string_length;


    if (string == UX_NULL)
 801d5f0:	68fb      	ldr	r3, [r7, #12]
 801d5f2:	2b00      	cmp	r3, #0
 801d5f4:	d101      	bne.n	801d5fa <_ux_utility_string_length_check+0x16>
        return(UX_ERROR);
 801d5f6:	23ff      	movs	r3, #255	@ 0xff
 801d5f8:	e01d      	b.n	801d636 <_ux_utility_string_length_check+0x52>

    string_length = 0;
 801d5fa:	2300      	movs	r3, #0
 801d5fc:	617b      	str	r3, [r7, #20]

    while (1)
    {

        if (string[string_length] == '\0')
 801d5fe:	68fa      	ldr	r2, [r7, #12]
 801d600:	697b      	ldr	r3, [r7, #20]
 801d602:	18d3      	adds	r3, r2, r3
 801d604:	781b      	ldrb	r3, [r3, #0]
 801d606:	2b00      	cmp	r3, #0
 801d608:	d00d      	beq.n	801d626 <_ux_utility_string_length_check+0x42>
            break;

        string_length++;
 801d60a:	697b      	ldr	r3, [r7, #20]
 801d60c:	3301      	adds	r3, #1
 801d60e:	617b      	str	r3, [r7, #20]
        if (string_length > max_string_length)
 801d610:	697a      	ldr	r2, [r7, #20]
 801d612:	687b      	ldr	r3, [r7, #4]
 801d614:	429a      	cmp	r2, r3
 801d616:	d9f2      	bls.n	801d5fe <_ux_utility_string_length_check+0x1a>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 801d618:	22ff      	movs	r2, #255	@ 0xff
 801d61a:	2108      	movs	r1, #8
 801d61c:	2002      	movs	r0, #2
 801d61e:	f7ff fbab 	bl	801cd78 <_ux_system_error_handler>

            return(UX_ERROR);
 801d622:	23ff      	movs	r3, #255	@ 0xff
 801d624:	e007      	b.n	801d636 <_ux_utility_string_length_check+0x52>
            break;
 801d626:	46c0      	nop			@ (mov r8, r8)
        }
    }

    if (string_length_ptr)
 801d628:	68bb      	ldr	r3, [r7, #8]
 801d62a:	2b00      	cmp	r3, #0
 801d62c:	d002      	beq.n	801d634 <_ux_utility_string_length_check+0x50>
        *string_length_ptr = string_length;
 801d62e:	68bb      	ldr	r3, [r7, #8]
 801d630:	697a      	ldr	r2, [r7, #20]
 801d632:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS); 
 801d634:	2300      	movs	r3, #0
}
 801d636:	0018      	movs	r0, r3
 801d638:	46bd      	mov	sp, r7
 801d63a:	b006      	add	sp, #24
 801d63c:	bd80      	pop	{r7, pc}

0801d63e <_ux_device_class_cdc_acm_activate>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_activate(UX_SLAVE_CLASS_COMMAND *command)
{
 801d63e:	b580      	push	{r7, lr}
 801d640:	b086      	sub	sp, #24
 801d642:	af00      	add	r7, sp, #0
 801d644:	6078      	str	r0, [r7, #4]
UX_SLAVE_INTERFACE                      *interface_ptr;         
UX_SLAVE_CLASS                          *class_ptr;
UX_SLAVE_CLASS_CDC_ACM                  *cdc_acm;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801d646:	687b      	ldr	r3, [r7, #4]
 801d648:	6a1b      	ldr	r3, [r3, #32]
 801d64a:	617b      	str	r3, [r7, #20]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 801d64c:	697b      	ldr	r3, [r7, #20]
 801d64e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801d650:	613b      	str	r3, [r7, #16]

    /* Get the interface that owns this instance.  */
    interface_ptr =  (UX_SLAVE_INTERFACE  *) command -> ux_slave_class_command_interface;
 801d652:	687b      	ldr	r3, [r7, #4]
 801d654:	689b      	ldr	r3, [r3, #8]
 801d656:	60fb      	str	r3, [r7, #12]
    
    /* Store the class instance into the interface.  */
    interface_ptr -> ux_slave_interface_class_instance =  (VOID *)cdc_acm;
 801d658:	68fb      	ldr	r3, [r7, #12]
 801d65a:	693a      	ldr	r2, [r7, #16]
 801d65c:	609a      	str	r2, [r3, #8]
         
    /* Now the opposite, store the interface in the class instance.  */
    cdc_acm -> ux_slave_class_cdc_acm_interface =  interface_ptr;
 801d65e:	693b      	ldr	r3, [r7, #16]
 801d660:	68fa      	ldr	r2, [r7, #12]
 801d662:	601a      	str	r2, [r3, #0]

    /* If there is a activate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate != UX_NULL)
 801d664:	693b      	ldr	r3, [r7, #16]
 801d666:	685b      	ldr	r3, [r3, #4]
 801d668:	2b00      	cmp	r3, #0
 801d66a:	d004      	beq.n	801d676 <_ux_device_class_cdc_acm_activate+0x38>
    {        
        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate(cdc_acm);
 801d66c:	693b      	ldr	r3, [r7, #16]
 801d66e:	685b      	ldr	r3, [r3, #4]
 801d670:	693a      	ldr	r2, [r7, #16]
 801d672:	0010      	movs	r0, r2
 801d674:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, cdc_acm, 0, 0, 0)

    /* Return completion status.  */
    return(UX_SUCCESS);
 801d676:	2300      	movs	r3, #0
}
 801d678:	0018      	movs	r0, r3
 801d67a:	46bd      	mov	sp, r7
 801d67c:	b006      	add	sp, #24
 801d67e:	bd80      	pop	{r7, pc}

0801d680 <_ux_device_class_cdc_acm_control_request>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_control_request(UX_SLAVE_CLASS_COMMAND *command)
{
 801d680:	b580      	push	{r7, lr}
 801d682:	b08a      	sub	sp, #40	@ 0x28
 801d684:	af00      	add	r7, sp, #0
 801d686:	6078      	str	r0, [r7, #4]
ULONG                                   value;
ULONG                                   request_length;
ULONG                                   transmit_length;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801d688:	687b      	ldr	r3, [r7, #4]
 801d68a:	6a1b      	ldr	r3, [r3, #32]
 801d68c:	623b      	str	r3, [r7, #32]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 801d68e:	6a3b      	ldr	r3, [r7, #32]
 801d690:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801d692:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801d694:	4b53      	ldr	r3, [pc, #332]	@ (801d7e4 <_ux_device_class_cdc_acm_control_request+0x164>)
 801d696:	681b      	ldr	r3, [r3, #0]
 801d698:	3324      	adds	r3, #36	@ 0x24
 801d69a:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the control endpoint.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801d69c:	69bb      	ldr	r3, [r7, #24]
 801d69e:	3338      	adds	r3, #56	@ 0x38
 801d6a0:	617b      	str	r3, [r7, #20]

    /* Extract all necessary fields of the request.  */
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 801d6a2:	697b      	ldr	r3, [r7, #20]
 801d6a4:	223d      	movs	r2, #61	@ 0x3d
 801d6a6:	5c9b      	ldrb	r3, [r3, r2]
 801d6a8:	613b      	str	r3, [r7, #16]

    /* Extract all necessary fields of the value.  */
    value =  _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 801d6aa:	697b      	ldr	r3, [r7, #20]
 801d6ac:	333c      	adds	r3, #60	@ 0x3c
 801d6ae:	3302      	adds	r3, #2
 801d6b0:	0018      	movs	r0, r3
 801d6b2:	f7ff ff7d 	bl	801d5b0 <_ux_utility_short_get>
 801d6b6:	0003      	movs	r3, r0
 801d6b8:	60fb      	str	r3, [r7, #12]

    /* Pickup the request length.  */
    request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 801d6ba:	697b      	ldr	r3, [r7, #20]
 801d6bc:	333c      	adds	r3, #60	@ 0x3c
 801d6be:	3306      	adds	r3, #6
 801d6c0:	0018      	movs	r0, r3
 801d6c2:	f7ff ff75 	bl	801d5b0 <_ux_utility_short_get>
 801d6c6:	0003      	movs	r3, r0
 801d6c8:	60bb      	str	r3, [r7, #8]

    transmit_length = request_length ;
 801d6ca:	68bb      	ldr	r3, [r7, #8]
 801d6cc:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* Here we proceed only the standard request we know of at the device level.  */
    switch (request)
 801d6ce:	693b      	ldr	r3, [r7, #16]
 801d6d0:	2b22      	cmp	r3, #34	@ 0x22
 801d6d2:	d00a      	beq.n	801d6ea <_ux_device_class_cdc_acm_control_request+0x6a>
 801d6d4:	693b      	ldr	r3, [r7, #16]
 801d6d6:	2b22      	cmp	r3, #34	@ 0x22
 801d6d8:	d900      	bls.n	801d6dc <_ux_device_class_cdc_acm_control_request+0x5c>
 801d6da:	e078      	b.n	801d7ce <_ux_device_class_cdc_acm_control_request+0x14e>
 801d6dc:	693b      	ldr	r3, [r7, #16]
 801d6de:	2b20      	cmp	r3, #32
 801d6e0:	d051      	beq.n	801d786 <_ux_device_class_cdc_acm_control_request+0x106>
 801d6e2:	693b      	ldr	r3, [r7, #16]
 801d6e4:	2b21      	cmp	r3, #33	@ 0x21
 801d6e6:	d022      	beq.n	801d72e <_ux_device_class_cdc_acm_control_request+0xae>
 801d6e8:	e071      	b.n	801d7ce <_ux_device_class_cdc_acm_control_request+0x14e>
    {

        case UX_SLAVE_CLASS_CDC_ACM_SET_CONTROL_LINE_STATE:

            /* Reset current line state values. */
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = 0;
 801d6ea:	69fb      	ldr	r3, [r7, #28]
 801d6ec:	224b      	movs	r2, #75	@ 0x4b
 801d6ee:	2100      	movs	r1, #0
 801d6f0:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = 0;
 801d6f2:	69fb      	ldr	r3, [r7, #28]
 801d6f4:	224c      	movs	r2, #76	@ 0x4c
 801d6f6:	2100      	movs	r1, #0
 801d6f8:	5499      	strb	r1, [r3, r2]

            /* Get the line state parameters from the host.  DTR signal. */
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_DTR)
 801d6fa:	68fb      	ldr	r3, [r7, #12]
 801d6fc:	2201      	movs	r2, #1
 801d6fe:	4013      	ands	r3, r2
 801d700:	d003      	beq.n	801d70a <_ux_device_class_cdc_acm_control_request+0x8a>
                cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = UX_TRUE;               
 801d702:	69fb      	ldr	r3, [r7, #28]
 801d704:	224b      	movs	r2, #75	@ 0x4b
 801d706:	2101      	movs	r1, #1
 801d708:	5499      	strb	r1, [r3, r2]

            /* Get the line state parameters from the host.  RTS signal. */
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_RTS)
 801d70a:	68fb      	ldr	r3, [r7, #12]
 801d70c:	2202      	movs	r2, #2
 801d70e:	4013      	ands	r3, r2
 801d710:	d003      	beq.n	801d71a <_ux_device_class_cdc_acm_control_request+0x9a>
                cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = UX_TRUE;               
 801d712:	69fb      	ldr	r3, [r7, #28]
 801d714:	224c      	movs	r2, #76	@ 0x4c
 801d716:	2101      	movs	r1, #1
 801d718:	5499      	strb	r1, [r3, r2]
                
            /* If there is a parameter change function call it.  */
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 801d71a:	69fb      	ldr	r3, [r7, #28]
 801d71c:	68db      	ldr	r3, [r3, #12]
 801d71e:	2b00      	cmp	r3, #0
 801d720:	d057      	beq.n	801d7d2 <_ux_device_class_cdc_acm_control_request+0x152>
            {        
        
                /* Invoke the application.  */
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 801d722:	69fb      	ldr	r3, [r7, #28]
 801d724:	68db      	ldr	r3, [r3, #12]
 801d726:	69fa      	ldr	r2, [r7, #28]
 801d728:	0010      	movs	r0, r2
 801d72a:	4798      	blx	r3
            }

            break ;
 801d72c:	e051      	b.n	801d7d2 <_ux_device_class_cdc_acm_control_request+0x152>

        case UX_SLAVE_CLASS_CDC_ACM_GET_LINE_CODING:

            /* Setup the length appropriately.  */
            if (request_length >  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_RESPONSE_SIZE) 
 801d72e:	68bb      	ldr	r3, [r7, #8]
 801d730:	2b07      	cmp	r3, #7
 801d732:	d901      	bls.n	801d738 <_ux_device_class_cdc_acm_control_request+0xb8>
                transmit_length = UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_RESPONSE_SIZE;
 801d734:	2307      	movs	r3, #7
 801d736:	627b      	str	r3, [r7, #36]	@ 0x24
    
            /* Send the line coding default parameters back to the host.  */
            _ux_utility_long_put(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT, 
 801d738:	697b      	ldr	r3, [r7, #20]
 801d73a:	68da      	ldr	r2, [r3, #12]
 801d73c:	69fb      	ldr	r3, [r7, #28]
 801d73e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801d740:	0019      	movs	r1, r3
 801d742:	0010      	movs	r0, r2
 801d744:	f7ff fc63 	bl	801d00e <_ux_utility_long_put>
                                    cdc_acm -> ux_slave_class_cdc_acm_baudrate);
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 801d748:	697b      	ldr	r3, [r7, #20]
 801d74a:	68db      	ldr	r3, [r3, #12]
 801d74c:	3304      	adds	r3, #4
 801d74e:	69fa      	ldr	r2, [r7, #28]
 801d750:	2148      	movs	r1, #72	@ 0x48
 801d752:	5c52      	ldrb	r2, [r2, r1]
 801d754:	701a      	strb	r2, [r3, #0]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT)   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 801d756:	697b      	ldr	r3, [r7, #20]
 801d758:	68db      	ldr	r3, [r3, #12]
 801d75a:	3305      	adds	r3, #5
 801d75c:	69fa      	ldr	r2, [r7, #28]
 801d75e:	2149      	movs	r1, #73	@ 0x49
 801d760:	5c52      	ldrb	r2, [r2, r1]
 801d762:	701a      	strb	r2, [r3, #0]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 801d764:	697b      	ldr	r3, [r7, #20]
 801d766:	68db      	ldr	r3, [r3, #12]
 801d768:	3306      	adds	r3, #6
 801d76a:	69fa      	ldr	r2, [r7, #28]
 801d76c:	214a      	movs	r1, #74	@ 0x4a
 801d76e:	5c52      	ldrb	r2, [r2, r1]
 801d770:	701a      	strb	r2, [r3, #0]

            /* Set the phase of the transfer to data out.  */
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801d772:	697b      	ldr	r3, [r7, #20]
 801d774:	2203      	movs	r2, #3
 801d776:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Perform the data transfer.  */
            _ux_device_stack_transfer_request(transfer_request, transmit_length, request_length);
 801d778:	68ba      	ldr	r2, [r7, #8]
 801d77a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801d77c:	697b      	ldr	r3, [r7, #20]
 801d77e:	0018      	movs	r0, r3
 801d780:	f7ff fa2f 	bl	801cbe2 <_ux_device_stack_transfer_request>
            break; 
 801d784:	e028      	b.n	801d7d8 <_ux_device_class_cdc_acm_control_request+0x158>
            
        case UX_SLAVE_CLASS_CDC_ACM_SET_LINE_CODING:

            /* Get the line coding parameters from the host.  */
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  = _ux_utility_long_get(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT);
 801d786:	697b      	ldr	r3, [r7, #20]
 801d788:	68db      	ldr	r3, [r3, #12]
 801d78a:	0018      	movs	r0, r3
 801d78c:	f7ff fc1b 	bl	801cfc6 <_ux_utility_long_get>
 801d790:	0002      	movs	r2, r0
 801d792:	69fb      	ldr	r3, [r7, #28]
 801d794:	645a      	str	r2, [r3, #68]	@ 0x44
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT);
 801d796:	697b      	ldr	r3, [r7, #20]
 801d798:	68db      	ldr	r3, [r3, #12]
 801d79a:	7919      	ldrb	r1, [r3, #4]
 801d79c:	69fb      	ldr	r3, [r7, #28]
 801d79e:	2248      	movs	r2, #72	@ 0x48
 801d7a0:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_parity    = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT);
 801d7a2:	697b      	ldr	r3, [r7, #20]
 801d7a4:	68db      	ldr	r3, [r3, #12]
 801d7a6:	7959      	ldrb	r1, [r3, #5]
 801d7a8:	69fb      	ldr	r3, [r7, #28]
 801d7aa:	2249      	movs	r2, #73	@ 0x49
 801d7ac:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT);
 801d7ae:	697b      	ldr	r3, [r7, #20]
 801d7b0:	68db      	ldr	r3, [r3, #12]
 801d7b2:	7999      	ldrb	r1, [r3, #6]
 801d7b4:	69fb      	ldr	r3, [r7, #28]
 801d7b6:	224a      	movs	r2, #74	@ 0x4a
 801d7b8:	5499      	strb	r1, [r3, r2]

            /* If there is a parameter change function call it.  */
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 801d7ba:	69fb      	ldr	r3, [r7, #28]
 801d7bc:	68db      	ldr	r3, [r3, #12]
 801d7be:	2b00      	cmp	r3, #0
 801d7c0:	d009      	beq.n	801d7d6 <_ux_device_class_cdc_acm_control_request+0x156>
            {        
        
                /* Invoke the application.  */
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 801d7c2:	69fb      	ldr	r3, [r7, #28]
 801d7c4:	68db      	ldr	r3, [r3, #12]
 801d7c6:	69fa      	ldr	r2, [r7, #28]
 801d7c8:	0010      	movs	r0, r2
 801d7ca:	4798      	blx	r3
            }

            break ;
 801d7cc:	e003      	b.n	801d7d6 <_ux_device_class_cdc_acm_control_request+0x156>

        default:

            /* Unknown function. It's not handled.  */
            return(UX_ERROR);
 801d7ce:	23ff      	movs	r3, #255	@ 0xff
 801d7d0:	e003      	b.n	801d7da <_ux_device_class_cdc_acm_control_request+0x15a>
            break ;
 801d7d2:	46c0      	nop			@ (mov r8, r8)
 801d7d4:	e000      	b.n	801d7d8 <_ux_device_class_cdc_acm_control_request+0x158>
            break ;
 801d7d6:	46c0      	nop			@ (mov r8, r8)
    }

    /* It's handled.  */
    return(UX_SUCCESS);
 801d7d8:	2300      	movs	r3, #0
}
 801d7da:	0018      	movs	r0, r3
 801d7dc:	46bd      	mov	sp, r7
 801d7de:	b00a      	add	sp, #40	@ 0x28
 801d7e0:	bd80      	pop	{r7, pc}
 801d7e2:	46c0      	nop			@ (mov r8, r8)
 801d7e4:	20003b20 	.word	0x20003b20

0801d7e8 <_ux_device_class_cdc_acm_deactivate>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_deactivate(UX_SLAVE_CLASS_COMMAND *command)
{
 801d7e8:	b580      	push	{r7, lr}
 801d7ea:	b088      	sub	sp, #32
 801d7ec:	af00      	add	r7, sp, #0
 801d7ee:	6078      	str	r0, [r7, #4]
UX_SLAVE_CLASS_CDC_ACM      *cdc_acm;
UX_SLAVE_ENDPOINT           *endpoint_in;
UX_SLAVE_ENDPOINT           *endpoint_out;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801d7f0:	687b      	ldr	r3, [r7, #4]
 801d7f2:	6a1b      	ldr	r3, [r3, #32]
 801d7f4:	617b      	str	r3, [r7, #20]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 801d7f6:	697b      	ldr	r3, [r7, #20]
 801d7f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801d7fa:	613b      	str	r3, [r7, #16]

    /* We need the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 801d7fc:	693b      	ldr	r3, [r7, #16]
 801d7fe:	681b      	ldr	r3, [r3, #0]
 801d800:	60fb      	str	r3, [r7, #12]
    
    /* Locate the endpoints.  */
    endpoint_in =  interface_ptr -> ux_slave_interface_first_endpoint;
 801d802:	68fb      	ldr	r3, [r7, #12]
 801d804:	69db      	ldr	r3, [r3, #28]
 801d806:	61fb      	str	r3, [r7, #28]
    
    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801d808:	69fb      	ldr	r3, [r7, #28]
 801d80a:	7b9b      	ldrb	r3, [r3, #14]
 801d80c:	b25b      	sxtb	r3, r3
 801d80e:	2b00      	cmp	r3, #0
 801d810:	db05      	blt.n	801d81e <_ux_device_class_cdc_acm_deactivate+0x36>
    {

        /* Wrong direction, we found the OUT endpoint first.  */
        endpoint_out =  endpoint_in;
 801d812:	69fb      	ldr	r3, [r7, #28]
 801d814:	61bb      	str	r3, [r7, #24]
            
        /* So the next endpoint has to be the IN endpoint.  */
        endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 801d816:	69bb      	ldr	r3, [r7, #24]
 801d818:	695b      	ldr	r3, [r3, #20]
 801d81a:	61fb      	str	r3, [r7, #28]
 801d81c:	e002      	b.n	801d824 <_ux_device_class_cdc_acm_deactivate+0x3c>
    }
    else
    {

        /* We found the endpoint IN first, so next endpoint is OUT.  */
        endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 801d81e:	69fb      	ldr	r3, [r7, #28]
 801d820:	695b      	ldr	r3, [r3, #20]
 801d822:	61bb      	str	r3, [r7, #24]
    }
        
    /* Terminate the transactions pending on the endpoints.  */
    _ux_device_stack_transfer_all_request_abort(endpoint_in, UX_TRANSFER_BUS_RESET);
 801d824:	69fb      	ldr	r3, [r7, #28]
 801d826:	2126      	movs	r1, #38	@ 0x26
 801d828:	0018      	movs	r0, r3
 801d82a:	f7ff f9c7 	bl	801cbbc <_ux_device_stack_transfer_all_request_abort>
    _ux_device_stack_transfer_all_request_abort(endpoint_out, UX_TRANSFER_BUS_RESET);
 801d82e:	69bb      	ldr	r3, [r7, #24]
 801d830:	2126      	movs	r1, #38	@ 0x26
 801d832:	0018      	movs	r0, r3
 801d834:	f7ff f9c2 	bl	801cbbc <_ux_device_stack_transfer_all_request_abort>

    /* Terminate transmission and free resources.  */
    _ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_TRANSMISSION_STOP, UX_NULL);
 801d838:	693b      	ldr	r3, [r7, #16]
 801d83a:	2200      	movs	r2, #0
 801d83c:	2107      	movs	r1, #7
 801d83e:	0018      	movs	r0, r3
 801d840:	f000 f894 	bl	801d96c <_ux_device_class_cdc_acm_ioctl>

    /* If there is a deactivate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate != UX_NULL)
 801d844:	693b      	ldr	r3, [r7, #16]
 801d846:	689b      	ldr	r3, [r3, #8]
 801d848:	2b00      	cmp	r3, #0
 801d84a:	d004      	beq.n	801d856 <_ux_device_class_cdc_acm_deactivate+0x6e>
    {

        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate(cdc_acm);
 801d84c:	693b      	ldr	r3, [r7, #16]
 801d84e:	689b      	ldr	r3, [r3, #8]
 801d850:	693a      	ldr	r2, [r7, #16]
 801d852:	0010      	movs	r0, r2
 801d854:	4798      	blx	r3
    }

    /* We need to reset the DTR and RTS values so they do not carry over to the 
       next connection.  */
    cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state =  0;
 801d856:	693b      	ldr	r3, [r7, #16]
 801d858:	224b      	movs	r2, #75	@ 0x4b
 801d85a:	2100      	movs	r1, #0
 801d85c:	5499      	strb	r1, [r3, r2]
    cdc_acm -> ux_slave_class_cdc_acm_data_rts_state =  0;
 801d85e:	693b      	ldr	r3, [r7, #16]
 801d860:	224c      	movs	r2, #76	@ 0x4c
 801d862:	2100      	movs	r1, #0
 801d864:	5499      	strb	r1, [r3, r2]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(cdc_acm);

    /* Return completion status.  */
    return(UX_SUCCESS);
 801d866:	2300      	movs	r3, #0
}
 801d868:	0018      	movs	r0, r3
 801d86a:	46bd      	mov	sp, r7
 801d86c:	b008      	add	sp, #32
 801d86e:	bd80      	pop	{r7, pc}

0801d870 <_ux_device_class_cdc_acm_entry>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_entry(UX_SLAVE_CLASS_COMMAND *command)
{
 801d870:	b580      	push	{r7, lr}
 801d872:	b084      	sub	sp, #16
 801d874:	af00      	add	r7, sp, #0
 801d876:	6078      	str	r0, [r7, #4]
UINT        status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_slave_class_command_request)
 801d878:	687b      	ldr	r3, [r7, #4]
 801d87a:	681b      	ldr	r3, [r3, #0]
 801d87c:	2b07      	cmp	r3, #7
 801d87e:	d834      	bhi.n	801d8ea <_ux_device_class_cdc_acm_entry+0x7a>
 801d880:	009a      	lsls	r2, r3, #2
 801d882:	4b1c      	ldr	r3, [pc, #112]	@ (801d8f4 <_ux_device_class_cdc_acm_entry+0x84>)
 801d884:	18d3      	adds	r3, r2, r3
 801d886:	681b      	ldr	r3, [r3, #0]
 801d888:	469f      	mov	pc, r3
    {

    case UX_SLAVE_CLASS_COMMAND_INITIALIZE:

        /* Call the init function of the CDC ACM class.  */
        status =  _ux_device_class_cdc_acm_initialize(command);
 801d88a:	687b      	ldr	r3, [r7, #4]
 801d88c:	0018      	movs	r0, r3
 801d88e:	f000 f833 	bl	801d8f8 <_ux_device_class_cdc_acm_initialize>
 801d892:	0003      	movs	r3, r0
 801d894:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801d896:	68fb      	ldr	r3, [r7, #12]
 801d898:	e028      	b.n	801d8ec <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_UNINITIALIZE:

        /* Call the init function of the CDC ACM class.  */
        status =  _ux_device_class_cdc_acm_uninitialize(command);
 801d89a:	687b      	ldr	r3, [r7, #4]
 801d89c:	0018      	movs	r0, r3
 801d89e:	f000 f9ef 	bl	801dc80 <_ux_device_class_cdc_acm_uninitialize>
 801d8a2:	0003      	movs	r3, r0
 801d8a4:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801d8a6:	68fb      	ldr	r3, [r7, #12]
 801d8a8:	e020      	b.n	801d8ec <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_QUERY:

        /* Check the CLASS definition in the interface descriptor. */
        if (command -> ux_slave_class_command_class == UX_SLAVE_CLASS_CDC_ACM_CLASS)
 801d8aa:	687b      	ldr	r3, [r7, #4]
 801d8ac:	695b      	ldr	r3, [r3, #20]
 801d8ae:	2b0a      	cmp	r3, #10
 801d8b0:	d101      	bne.n	801d8b6 <_ux_device_class_cdc_acm_entry+0x46>
            return(UX_SUCCESS);
 801d8b2:	2300      	movs	r3, #0
 801d8b4:	e01a      	b.n	801d8ec <_ux_device_class_cdc_acm_entry+0x7c>
        else
            return(UX_NO_CLASS_MATCH);
 801d8b6:	2357      	movs	r3, #87	@ 0x57
 801d8b8:	e018      	b.n	801d8ec <_ux_device_class_cdc_acm_entry+0x7c>
    case UX_SLAVE_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the host has sent a SET_CONFIGURATION command
           and this interface has to be mounted. Both Bulk endpoints have to be mounted
           and the cdc_acm thread needs to be activated.  */
        status =  _ux_device_class_cdc_acm_activate(command);
 801d8ba:	687b      	ldr	r3, [r7, #4]
 801d8bc:	0018      	movs	r0, r3
 801d8be:	f7ff febe 	bl	801d63e <_ux_device_class_cdc_acm_activate>
 801d8c2:	0003      	movs	r3, r0
 801d8c4:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 801d8c6:	68fb      	ldr	r3, [r7, #12]
 801d8c8:	e010      	b.n	801d8ec <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted.
           The device endpoints have to be dismounted and the cdc_acm thread canceled.  */
        status =  _ux_device_class_cdc_acm_deactivate(command);
 801d8ca:	687b      	ldr	r3, [r7, #4]
 801d8cc:	0018      	movs	r0, r3
 801d8ce:	f7ff ff8b 	bl	801d7e8 <_ux_device_class_cdc_acm_deactivate>
 801d8d2:	0003      	movs	r3, r0
 801d8d4:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801d8d6:	68fb      	ldr	r3, [r7, #12]
 801d8d8:	e008      	b.n	801d8ec <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_REQUEST:

        /* The request command is used when the host sends a command on the control endpoint.  */
        status = _ux_device_class_cdc_acm_control_request(command);
 801d8da:	687b      	ldr	r3, [r7, #4]
 801d8dc:	0018      	movs	r0, r3
 801d8de:	f7ff fecf 	bl	801d680 <_ux_device_class_cdc_acm_control_request>
 801d8e2:	0003      	movs	r3, r0
 801d8e4:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 801d8e6:	68fb      	ldr	r3, [r7, #12]
 801d8e8:	e000      	b.n	801d8ec <_ux_device_class_cdc_acm_entry+0x7c>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return an error.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 801d8ea:	2354      	movs	r3, #84	@ 0x54
    }   
}
 801d8ec:	0018      	movs	r0, r3
 801d8ee:	46bd      	mov	sp, r7
 801d8f0:	b004      	add	sp, #16
 801d8f2:	bd80      	pop	{r7, pc}
 801d8f4:	08026d04 	.word	0x08026d04

0801d8f8 <_ux_device_class_cdc_acm_initialize>:
/*                                            endpoint buffer in classes, */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_initialize(UX_SLAVE_CLASS_COMMAND *command)
{
 801d8f8:	b580      	push	{r7, lr}
 801d8fa:	b086      	sub	sp, #24
 801d8fc:	af00      	add	r7, sp, #0
 801d8fe:	6078      	str	r0, [r7, #4]
#if !defined(UX_DEVICE_STANDALONE)
UINT                                    status;
#endif

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801d900:	687b      	ldr	r3, [r7, #4]
 801d902:	6a1b      	ldr	r3, [r3, #32]
 801d904:	617b      	str	r3, [r7, #20]

    /* Create an instance of the device cdc_acm class.  */
    cdc_acm =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_CDC_ACM));
 801d906:	2250      	movs	r2, #80	@ 0x50
 801d908:	2100      	movs	r1, #0
 801d90a:	2000      	movs	r0, #0
 801d90c:	f7ff fba2 	bl	801d054 <_ux_utility_memory_allocate>
 801d910:	0003      	movs	r3, r0
 801d912:	613b      	str	r3, [r7, #16]

    /* Check for successful allocation.  */
    if (cdc_acm == UX_NULL)
 801d914:	693b      	ldr	r3, [r7, #16]
 801d916:	2b00      	cmp	r3, #0
 801d918:	d101      	bne.n	801d91e <_ux_device_class_cdc_acm_initialize+0x26>
        return(UX_MEMORY_INSUFFICIENT);
 801d91a:	2312      	movs	r3, #18
 801d91c:	e022      	b.n	801d964 <_ux_device_class_cdc_acm_initialize+0x6c>

    /* Save the address of the CDC instance inside the CDC container.  */
    class_ptr -> ux_slave_class_instance = (VOID *) cdc_acm;
 801d91e:	697b      	ldr	r3, [r7, #20]
 801d920:	693a      	ldr	r2, [r7, #16]
 801d922:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Get the pointer to the application parameters for the cdc_acm class.  */
    cdc_acm_parameter =  command -> ux_slave_class_command_parameter;
 801d924:	687b      	ldr	r3, [r7, #4]
 801d926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d928:	60fb      	str	r3, [r7, #12]

    /* Store the start and stop signals if needed by the application.  */
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_activate;
 801d92a:	68fb      	ldr	r3, [r7, #12]
 801d92c:	681a      	ldr	r2, [r3, #0]
 801d92e:	693b      	ldr	r3, [r7, #16]
 801d930:	605a      	str	r2, [r3, #4]
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_deactivate;
 801d932:	68fb      	ldr	r3, [r7, #12]
 801d934:	685a      	ldr	r2, [r3, #4]
 801d936:	693b      	ldr	r3, [r7, #16]
 801d938:	609a      	str	r2, [r3, #8]
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change = cdc_acm_parameter -> ux_slave_class_cdc_acm_parameter_change;
 801d93a:	68fb      	ldr	r3, [r7, #12]
 801d93c:	689a      	ldr	r2, [r3, #8]
 801d93e:	693b      	ldr	r3, [r7, #16]
 801d940:	60da      	str	r2, [r3, #12]
    }        

#endif

    /* Update the line coding fields with default values.  */
    cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE;
 801d942:	693b      	ldr	r3, [r7, #16]
 801d944:	22e1      	movs	r2, #225	@ 0xe1
 801d946:	0252      	lsls	r2, r2, #9
 801d948:	645a      	str	r2, [r3, #68]	@ 0x44
    cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT;
 801d94a:	693b      	ldr	r3, [r7, #16]
 801d94c:	2248      	movs	r2, #72	@ 0x48
 801d94e:	2101      	movs	r1, #1
 801d950:	5499      	strb	r1, [r3, r2]
    cdc_acm -> ux_slave_class_cdc_acm_parity    =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY;
 801d952:	693b      	ldr	r3, [r7, #16]
 801d954:	2249      	movs	r2, #73	@ 0x49
 801d956:	2100      	movs	r1, #0
 801d958:	5499      	strb	r1, [r3, r2]
    cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT;
 801d95a:	693b      	ldr	r3, [r7, #16]
 801d95c:	224a      	movs	r2, #74	@ 0x4a
 801d95e:	2108      	movs	r1, #8
 801d960:	5499      	strb	r1, [r3, r2]

#endif
#endif

    /* Return completion status.  */
    return(UX_SUCCESS);
 801d962:	2300      	movs	r3, #0
}
 801d964:	0018      	movs	r0, r3
 801d966:	46bd      	mov	sp, r7
 801d968:	b006      	add	sp, #24
 801d96a:	bd80      	pop	{r7, pc}

0801d96c <_ux_device_class_cdc_acm_ioctl>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_ioctl(UX_SLAVE_CLASS_CDC_ACM *cdc_acm, ULONG ioctl_function,
                                    VOID *parameter)
{
 801d96c:	b580      	push	{r7, lr}
 801d96e:	b08a      	sub	sp, #40	@ 0x28
 801d970:	af00      	add	r7, sp, #0
 801d972:	60f8      	str	r0, [r7, #12]
 801d974:	60b9      	str	r1, [r7, #8]
 801d976:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT                                   *endpoint;
UX_SLAVE_INTERFACE                                  *interface_ptr;
UX_SLAVE_TRANSFER                                   *transfer_request;

    /* Let's be optimist ! */
    status = UX_SUCCESS;
 801d978:	2300      	movs	r3, #0
 801d97a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* The command request will tell us what we need to do here.  */
    switch (ioctl_function)
 801d97c:	68bb      	ldr	r3, [r7, #8]
 801d97e:	2b09      	cmp	r3, #9
 801d980:	d900      	bls.n	801d984 <_ux_device_class_cdc_acm_ioctl+0x18>
 801d982:	e0a6      	b.n	801dad2 <_ux_device_class_cdc_acm_ioctl+0x166>
 801d984:	68bb      	ldr	r3, [r7, #8]
 801d986:	009a      	lsls	r2, r3, #2
 801d988:	4b58      	ldr	r3, [pc, #352]	@ (801daec <_ux_device_class_cdc_acm_ioctl+0x180>)
 801d98a:	18d3      	adds	r3, r2, r3
 801d98c:	681b      	ldr	r3, [r3, #0]
 801d98e:	469f      	mov	pc, r3
    {

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_LINE_CODING:
    
            /* Properly cast the parameter pointer.  */
            line_coding = (UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARAMETER *) parameter;
 801d990:	687b      	ldr	r3, [r7, #4]
 801d992:	613b      	str	r3, [r7, #16]
    
            /* Save the parameters in the cdc_acm function.  */
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  line_coding -> ux_slave_class_cdc_acm_parameter_baudrate;
 801d994:	693b      	ldr	r3, [r7, #16]
 801d996:	681a      	ldr	r2, [r3, #0]
 801d998:	68fb      	ldr	r3, [r7, #12]
 801d99a:	645a      	str	r2, [r3, #68]	@ 0x44
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit;
 801d99c:	693b      	ldr	r3, [r7, #16]
 801d99e:	7919      	ldrb	r1, [r3, #4]
 801d9a0:	68fb      	ldr	r3, [r7, #12]
 801d9a2:	2248      	movs	r2, #72	@ 0x48
 801d9a4:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_parity    =  line_coding -> ux_slave_class_cdc_acm_parameter_parity;
 801d9a6:	693b      	ldr	r3, [r7, #16]
 801d9a8:	7959      	ldrb	r1, [r3, #5]
 801d9aa:	68fb      	ldr	r3, [r7, #12]
 801d9ac:	2249      	movs	r2, #73	@ 0x49
 801d9ae:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_data_bit;
 801d9b0:	693b      	ldr	r3, [r7, #16]
 801d9b2:	7999      	ldrb	r1, [r3, #6]
 801d9b4:	68fb      	ldr	r3, [r7, #12]
 801d9b6:	224a      	movs	r2, #74	@ 0x4a
 801d9b8:	5499      	strb	r1, [r3, r2]
            
            break;
 801d9ba:	e091      	b.n	801dae0 <_ux_device_class_cdc_acm_ioctl+0x174>
            
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_GET_LINE_CODING:
    
            /* Properly cast the parameter pointer.  */
            line_coding = (UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARAMETER *) parameter;
 801d9bc:	687b      	ldr	r3, [r7, #4]
 801d9be:	613b      	str	r3, [r7, #16]
    
            /* Save the parameters in the cdc_acm function.  */
            line_coding -> ux_slave_class_cdc_acm_parameter_baudrate = cdc_acm -> ux_slave_class_cdc_acm_baudrate;
 801d9c0:	68fb      	ldr	r3, [r7, #12]
 801d9c2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801d9c4:	693b      	ldr	r3, [r7, #16]
 801d9c6:	601a      	str	r2, [r3, #0]
            line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 801d9c8:	68fb      	ldr	r3, [r7, #12]
 801d9ca:	2248      	movs	r2, #72	@ 0x48
 801d9cc:	5c9a      	ldrb	r2, [r3, r2]
 801d9ce:	693b      	ldr	r3, [r7, #16]
 801d9d0:	711a      	strb	r2, [r3, #4]
            line_coding -> ux_slave_class_cdc_acm_parameter_parity   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 801d9d2:	68fb      	ldr	r3, [r7, #12]
 801d9d4:	2249      	movs	r2, #73	@ 0x49
 801d9d6:	5c9a      	ldrb	r2, [r3, r2]
 801d9d8:	693b      	ldr	r3, [r7, #16]
 801d9da:	715a      	strb	r2, [r3, #5]
            line_coding -> ux_slave_class_cdc_acm_parameter_data_bit = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 801d9dc:	68fb      	ldr	r3, [r7, #12]
 801d9de:	224a      	movs	r2, #74	@ 0x4a
 801d9e0:	5c9a      	ldrb	r2, [r3, r2]
 801d9e2:	693b      	ldr	r3, [r7, #16]
 801d9e4:	719a      	strb	r2, [r3, #6]
            
            break;
 801d9e6:	e07b      	b.n	801dae0 <_ux_device_class_cdc_acm_ioctl+0x174>
            

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_GET_LINE_STATE:
        
            /* Properly cast the parameter pointer.  */
            line_state = (UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_PARAMETER *) parameter;
 801d9e8:	687b      	ldr	r3, [r7, #4]
 801d9ea:	617b      	str	r3, [r7, #20]
    
            /* Return the DTR/RTS signals.  */
            line_state -> ux_slave_class_cdc_acm_parameter_rts = cdc_acm -> ux_slave_class_cdc_acm_data_rts_state;
 801d9ec:	68fb      	ldr	r3, [r7, #12]
 801d9ee:	224c      	movs	r2, #76	@ 0x4c
 801d9f0:	5c9a      	ldrb	r2, [r3, r2]
 801d9f2:	697b      	ldr	r3, [r7, #20]
 801d9f4:	701a      	strb	r2, [r3, #0]
            line_state -> ux_slave_class_cdc_acm_parameter_dtr = cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state;
 801d9f6:	68fb      	ldr	r3, [r7, #12]
 801d9f8:	224b      	movs	r2, #75	@ 0x4b
 801d9fa:	5c9a      	ldrb	r2, [r3, r2]
 801d9fc:	697b      	ldr	r3, [r7, #20]
 801d9fe:	705a      	strb	r2, [r3, #1]
            
            break;
 801da00:	e06e      	b.n	801dae0 <_ux_device_class_cdc_acm_ioctl+0x174>
            
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_LINE_STATE:
        
            /* Properly cast the parameter pointer.  */
            line_state = (UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_PARAMETER *) parameter;
 801da02:	687b      	ldr	r3, [r7, #4]
 801da04:	617b      	str	r3, [r7, #20]
    
            /* Set the DTR/RTS signals.  */
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = line_state -> ux_slave_class_cdc_acm_parameter_rts;
 801da06:	697b      	ldr	r3, [r7, #20]
 801da08:	7819      	ldrb	r1, [r3, #0]
 801da0a:	68fb      	ldr	r3, [r7, #12]
 801da0c:	224c      	movs	r2, #76	@ 0x4c
 801da0e:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = line_state -> ux_slave_class_cdc_acm_parameter_dtr;
 801da10:	697b      	ldr	r3, [r7, #20]
 801da12:	7859      	ldrb	r1, [r3, #1]
 801da14:	68fb      	ldr	r3, [r7, #12]
 801da16:	224b      	movs	r2, #75	@ 0x4b
 801da18:	5499      	strb	r1, [r3, r2]
            
            break;
 801da1a:	e061      	b.n	801dae0 <_ux_device_class_cdc_acm_ioctl+0x174>
            

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_ABORT_PIPE:

            /* Get the interface from the instance.  */
            interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 801da1c:	68fb      	ldr	r3, [r7, #12]
 801da1e:	681b      	ldr	r3, [r3, #0]
 801da20:	61fb      	str	r3, [r7, #28]
    
            /* Locate the endpoints.  */
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 801da22:	69fb      	ldr	r3, [r7, #28]
 801da24:	69db      	ldr	r3, [r3, #28]
 801da26:	623b      	str	r3, [r7, #32]
            
            /* What direction ?  */
            switch( (ULONG) (ALIGN_TYPE) parameter)
 801da28:	687b      	ldr	r3, [r7, #4]
 801da2a:	2b01      	cmp	r3, #1
 801da2c:	d002      	beq.n	801da34 <_ux_device_class_cdc_acm_ioctl+0xc8>
 801da2e:	2b02      	cmp	r3, #2
 801da30:	d009      	beq.n	801da46 <_ux_device_class_cdc_acm_ioctl+0xda>
 801da32:	e011      	b.n	801da58 <_ux_device_class_cdc_acm_ioctl+0xec>
            {
                case UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_XMIT : 
    
                /* Check the endpoint direction, if IN we have the correct endpoint.  */
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801da34:	6a3b      	ldr	r3, [r7, #32]
 801da36:	7b9b      	ldrb	r3, [r3, #14]
 801da38:	b25b      	sxtb	r3, r3
 801da3a:	2b00      	cmp	r3, #0
 801da3c:	db0f      	blt.n	801da5e <_ux_device_class_cdc_acm_ioctl+0xf2>
                {

                    /* So the next endpoint has to be the XMIT endpoint.  */
                    endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801da3e:	6a3b      	ldr	r3, [r7, #32]
 801da40:	695b      	ldr	r3, [r3, #20]
 801da42:	623b      	str	r3, [r7, #32]
                }
                break;
 801da44:	e00b      	b.n	801da5e <_ux_device_class_cdc_acm_ioctl+0xf2>
                
                case UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_RCV : 
    
                /* Check the endpoint direction, if OUT we have the correct endpoint.  */
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 801da46:	6a3b      	ldr	r3, [r7, #32]
 801da48:	7b9b      	ldrb	r3, [r3, #14]
 801da4a:	b25b      	sxtb	r3, r3
 801da4c:	2b00      	cmp	r3, #0
 801da4e:	da08      	bge.n	801da62 <_ux_device_class_cdc_acm_ioctl+0xf6>
                {

                    /* So the next endpoint has to be the RCV endpoint.  */
                    endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801da50:	6a3b      	ldr	r3, [r7, #32]
 801da52:	695b      	ldr	r3, [r3, #20]
 801da54:	623b      	str	r3, [r7, #32]
                }
                break;
 801da56:	e004      	b.n	801da62 <_ux_device_class_cdc_acm_ioctl+0xf6>


                default :
                
                /* Parameter not supported. Return an error.  */
                status =  UX_ENDPOINT_HANDLE_UNKNOWN;
 801da58:	2353      	movs	r3, #83	@ 0x53
 801da5a:	627b      	str	r3, [r7, #36]	@ 0x24
 801da5c:	e002      	b.n	801da64 <_ux_device_class_cdc_acm_ioctl+0xf8>
                break;
 801da5e:	46c0      	nop			@ (mov r8, r8)
 801da60:	e000      	b.n	801da64 <_ux_device_class_cdc_acm_ioctl+0xf8>
                break;
 801da62:	46c0      	nop			@ (mov r8, r8)
            }

            /* Get the transfer request associated with the endpoint.  */
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801da64:	6a3b      	ldr	r3, [r7, #32]
 801da66:	3320      	adds	r3, #32
 801da68:	61bb      	str	r3, [r7, #24]

#if defined(UX_DEVICE_STANDALONE)

            /* Abort the transfer.  */
            _ux_device_stack_transfer_abort(transfer_request, UX_TRANSFER_STATUS_ABORT);
 801da6a:	69bb      	ldr	r3, [r7, #24]
 801da6c:	2104      	movs	r1, #4
 801da6e:	0018      	movs	r0, r3
 801da70:	f7ff f878 	bl	801cb64 <_ux_device_stack_transfer_abort>
            if ((ULONG) (ALIGN_TYPE) parameter == UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_XMIT)
 801da74:	687b      	ldr	r3, [r7, #4]
 801da76:	2b01      	cmp	r3, #1
 801da78:	d103      	bne.n	801da82 <_ux_device_class_cdc_acm_ioctl+0x116>
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801da7a:	68fb      	ldr	r3, [r7, #12]
 801da7c:	2200      	movs	r2, #0
 801da7e:	641a      	str	r2, [r3, #64]	@ 0x40
                /* Abort the transfer.  */
            _ux_device_stack_transfer_abort(transfer_request, UX_ABORTED);

            }
#endif
            break;
 801da80:	e02e      	b.n	801dae0 <_ux_device_class_cdc_acm_ioctl+0x174>
                cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801da82:	68fb      	ldr	r3, [r7, #12]
 801da84:	2200      	movs	r2, #0
 801da86:	621a      	str	r2, [r3, #32]
            break;
 801da88:	e02a      	b.n	801dae0 <_ux_device_class_cdc_acm_ioctl+0x174>

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_READ_TIMEOUT:
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_WRITE_TIMEOUT:

            /* Get the interface from the instance.  */
            interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 801da8a:	68fb      	ldr	r3, [r7, #12]
 801da8c:	681b      	ldr	r3, [r3, #0]
 801da8e:	61fb      	str	r3, [r7, #28]

            /* Locate the endpoints.  */
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 801da90:	69fb      	ldr	r3, [r7, #28]
 801da92:	69db      	ldr	r3, [r3, #28]
 801da94:	623b      	str	r3, [r7, #32]

            /* If it's reading timeout but endpoint is OUT, it should be the next one.  */
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
 801da96:	6a3b      	ldr	r3, [r7, #32]
 801da98:	7b9b      	ldrb	r3, [r3, #14]
 801da9a:	001a      	movs	r2, r3
 801da9c:	2380      	movs	r3, #128	@ 0x80
 801da9e:	401a      	ands	r2, r3
                (ULONG)((ioctl_function == UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_READ_TIMEOUT) ? UX_ENDPOINT_OUT : UX_ENDPOINT_IN))
 801daa0:	68bb      	ldr	r3, [r7, #8]
 801daa2:	2b08      	cmp	r3, #8
 801daa4:	d101      	bne.n	801daaa <_ux_device_class_cdc_acm_ioctl+0x13e>
 801daa6:	2300      	movs	r3, #0
 801daa8:	e000      	b.n	801daac <_ux_device_class_cdc_acm_ioctl+0x140>
 801daaa:	2380      	movs	r3, #128	@ 0x80
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
 801daac:	4293      	cmp	r3, r2
 801daae:	d002      	beq.n	801dab6 <_ux_device_class_cdc_acm_ioctl+0x14a>
                endpoint = endpoint -> ux_slave_endpoint_next_endpoint;
 801dab0:	6a3b      	ldr	r3, [r7, #32]
 801dab2:	695b      	ldr	r3, [r3, #20]
 801dab4:	623b      	str	r3, [r7, #32]

            /* Get the transfer request associated with the endpoint.  */
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801dab6:	6a3b      	ldr	r3, [r7, #32]
 801dab8:	3320      	adds	r3, #32
 801daba:	61bb      	str	r3, [r7, #24]

            /* Check the status of the transfer.  */ 
            if (transfer_request -> ux_slave_transfer_request_status ==  UX_TRANSFER_STATUS_PENDING)
 801dabc:	69bb      	ldr	r3, [r7, #24]
 801dabe:	681b      	ldr	r3, [r3, #0]
 801dac0:	2b01      	cmp	r3, #1
 801dac2:	d102      	bne.n	801daca <_ux_device_class_cdc_acm_ioctl+0x15e>
                status = UX_ERROR;
 801dac4:	23ff      	movs	r3, #255	@ 0xff
 801dac6:	627b      	str	r3, [r7, #36]	@ 0x24
            else
                transfer_request -> ux_slave_transfer_request_timeout = (ULONG) (ALIGN_TYPE) parameter;

            break;
 801dac8:	e00a      	b.n	801dae0 <_ux_device_class_cdc_acm_ioctl+0x174>
                transfer_request -> ux_slave_transfer_request_timeout = (ULONG) (ALIGN_TYPE) parameter;
 801daca:	687a      	ldr	r2, [r7, #4]
 801dacc:	69bb      	ldr	r3, [r7, #24]
 801dace:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 801dad0:	e006      	b.n	801dae0 <_ux_device_class_cdc_acm_ioctl+0x174>
#endif

        default: 

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_FUNCTION_NOT_SUPPORTED);
 801dad2:	2254      	movs	r2, #84	@ 0x54
 801dad4:	2107      	movs	r1, #7
 801dad6:	2002      	movs	r0, #2
 801dad8:	f7ff f94e 	bl	801cd78 <_ux_system_error_handler>
    
            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
            /* Function not supported. Return an error.  */
            status =  UX_FUNCTION_NOT_SUPPORTED;
 801dadc:	2354      	movs	r3, #84	@ 0x54
 801dade:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Return status to caller.  */
    return(status);
 801dae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

}
 801dae2:	0018      	movs	r0, r3
 801dae4:	46bd      	mov	sp, r7
 801dae6:	b00a      	add	sp, #40	@ 0x28
 801dae8:	bd80      	pop	{r7, pc}
 801daea:	46c0      	nop			@ (mov r8, r8)
 801daec:	08026d24 	.word	0x08026d24

0801daf0 <_ux_device_class_cdc_acm_read_run>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_read_run(UX_SLAVE_CLASS_CDC_ACM *cdc_acm,
                    UCHAR *buffer, ULONG requested_length, ULONG *actual_length)
{
 801daf0:	b580      	push	{r7, lr}
 801daf2:	b08a      	sub	sp, #40	@ 0x28
 801daf4:	af00      	add	r7, sp, #0
 801daf6:	60f8      	str	r0, [r7, #12]
 801daf8:	60b9      	str	r1, [r7, #8]
 801dafa:	607a      	str	r2, [r7, #4]
 801dafc:	603b      	str	r3, [r7, #0]
UX_SLAVE_ENDPOINT           *endpoint;
UX_SLAVE_DEVICE             *device;
UX_SLAVE_INTERFACE          *class_interface;
UX_SLAVE_TRANSFER           *transfer_request;
ULONG                       max_transfer_length;
UINT                        status = UX_SUCCESS;
 801dafe:	2300      	movs	r3, #0
 801db00:	623b      	str	r3, [r7, #32]
        /* Not allowed. */
        return(UX_STATE_ERROR);
#endif

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801db02:	4b5e      	ldr	r3, [pc, #376]	@ (801dc7c <_ux_device_class_cdc_acm_read_run+0x18c>)
 801db04:	681b      	ldr	r3, [r3, #0]
 801db06:	3324      	adds	r3, #36	@ 0x24
 801db08:	61fb      	str	r3, [r7, #28]

    /* As long as the device is in the CONFIGURED state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 801db0a:	69fb      	ldr	r3, [r7, #28]
 801db0c:	681b      	ldr	r3, [r3, #0]
 801db0e:	2b03      	cmp	r3, #3
 801db10:	d00c      	beq.n	801db2c <_ux_device_class_cdc_acm_read_run+0x3c>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 801db12:	2251      	movs	r2, #81	@ 0x51
 801db14:	2107      	movs	r1, #7
 801db16:	2002      	movs	r0, #2
 801db18:	f7ff f92e 	bl	801cd78 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Cannot proceed with command, the interface is down.  */
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801db1c:	68fb      	ldr	r3, [r7, #12]
 801db1e:	2200      	movs	r2, #0
 801db20:	621a      	str	r2, [r3, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 801db22:	68fb      	ldr	r3, [r7, #12]
 801db24:	2251      	movs	r2, #81	@ 0x51
 801db26:	625a      	str	r2, [r3, #36]	@ 0x24

        return(UX_STATE_EXIT);
 801db28:	2301      	movs	r3, #1
 801db2a:	e0a3      	b.n	801dc74 <_ux_device_class_cdc_acm_read_run+0x184>
    }

    /* This is the first time we are activated. We need the interface to the class.  */
    class_interface =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 801db2c:	68fb      	ldr	r3, [r7, #12]
 801db2e:	681b      	ldr	r3, [r3, #0]
 801db30:	61bb      	str	r3, [r7, #24]

    /* Locate the endpoints.  */
    endpoint =  class_interface -> ux_slave_interface_first_endpoint;
 801db32:	69bb      	ldr	r3, [r7, #24]
 801db34:	69db      	ldr	r3, [r3, #28]
 801db36:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check the endpoint direction, if OUT we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 801db38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801db3a:	7b9b      	ldrb	r3, [r3, #14]
 801db3c:	b25b      	sxtb	r3, r3
 801db3e:	2b00      	cmp	r3, #0
 801db40:	da02      	bge.n	801db48 <_ux_device_class_cdc_acm_read_run+0x58>
    {

        /* So the next endpoint has to be the OUT endpoint.  */
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801db42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801db44:	695b      	ldr	r3, [r3, #20]
 801db46:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* All CDC reading  are on the endpoint OUT, from the host.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801db48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801db4a:	3320      	adds	r3, #32
 801db4c:	617b      	str	r3, [r7, #20]

    return(status);
#else

    /* Handle state cases.  */
    switch(cdc_acm -> ux_device_class_cdc_acm_read_state)
 801db4e:	68fb      	ldr	r3, [r7, #12]
 801db50:	6a1b      	ldr	r3, [r3, #32]
 801db52:	2b22      	cmp	r3, #34	@ 0x22
 801db54:	d03e      	beq.n	801dbd4 <_ux_device_class_cdc_acm_read_run+0xe4>
 801db56:	d900      	bls.n	801db5a <_ux_device_class_cdc_acm_read_run+0x6a>
 801db58:	e084      	b.n	801dc64 <_ux_device_class_cdc_acm_read_run+0x174>
 801db5a:	2b00      	cmp	r3, #0
 801db5c:	d002      	beq.n	801db64 <_ux_device_class_cdc_acm_read_run+0x74>
 801db5e:	2b21      	cmp	r3, #33	@ 0x21
 801db60:	d00f      	beq.n	801db82 <_ux_device_class_cdc_acm_read_run+0x92>
 801db62:	e07f      	b.n	801dc64 <_ux_device_class_cdc_acm_read_run+0x174>
    case UX_STATE_RESET:

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_CDC_ACM_READ, cdc_acm, buffer, requested_length, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_START;
 801db64:	68fb      	ldr	r3, [r7, #12]
 801db66:	2221      	movs	r2, #33	@ 0x21
 801db68:	621a      	str	r2, [r3, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_TRANSFER_NO_ANSWER;
 801db6a:	68fb      	ldr	r3, [r7, #12]
 801db6c:	2222      	movs	r2, #34	@ 0x22
 801db6e:	625a      	str	r2, [r3, #36]	@ 0x24
        cdc_acm -> ux_device_class_cdc_acm_read_buffer = buffer;
 801db70:	68fb      	ldr	r3, [r7, #12]
 801db72:	68ba      	ldr	r2, [r7, #8]
 801db74:	611a      	str	r2, [r3, #16]
        cdc_acm -> ux_device_class_cdc_acm_read_requested_length = requested_length;
 801db76:	68fb      	ldr	r3, [r7, #12]
 801db78:	687a      	ldr	r2, [r7, #4]
 801db7a:	615a      	str	r2, [r3, #20]
        cdc_acm -> ux_device_class_cdc_acm_read_actual_length = 0;
 801db7c:	68fb      	ldr	r3, [r7, #12]
 801db7e:	2200      	movs	r2, #0
 801db80:	61da      	str	r2, [r3, #28]

        /* Fall through. */
    case UX_DEVICE_CLASS_CDC_ACM_READ_START:

        /* Get remaining transfer length.  */
        requested_length = cdc_acm -> ux_device_class_cdc_acm_read_requested_length -
 801db82:	68fb      	ldr	r3, [r7, #12]
 801db84:	695a      	ldr	r2, [r3, #20]
                        cdc_acm -> ux_device_class_cdc_acm_read_actual_length;
 801db86:	68fb      	ldr	r3, [r7, #12]
 801db88:	69db      	ldr	r3, [r3, #28]
        requested_length = cdc_acm -> ux_device_class_cdc_acm_read_requested_length -
 801db8a:	1ad3      	subs	r3, r2, r3
 801db8c:	607b      	str	r3, [r7, #4]

        /* There is nothing remaining, it's done.  */
        if (requested_length == 0)
 801db8e:	687b      	ldr	r3, [r7, #4]
 801db90:	2b00      	cmp	r3, #0
 801db92:	d10b      	bne.n	801dbac <_ux_device_class_cdc_acm_read_run+0xbc>
        {
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_read_actual_length;
 801db94:	68fb      	ldr	r3, [r7, #12]
 801db96:	69da      	ldr	r2, [r3, #28]
 801db98:	683b      	ldr	r3, [r7, #0]
 801db9a:	601a      	str	r2, [r3, #0]
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801db9c:	68fb      	ldr	r3, [r7, #12]
 801db9e:	2200      	movs	r2, #0
 801dba0:	621a      	str	r2, [r3, #32]
            cdc_acm -> ux_device_class_cdc_acm_read_status = UX_SUCCESS;
 801dba2:	68fb      	ldr	r3, [r7, #12]
 801dba4:	2200      	movs	r2, #0
 801dba6:	625a      	str	r2, [r3, #36]	@ 0x24
            return(UX_STATE_NEXT);
 801dba8:	2304      	movs	r3, #4
 801dbaa:	e063      	b.n	801dc74 <_ux_device_class_cdc_acm_read_run+0x184>
        }

        /* Check if we have enough in the local buffer.  */
        /* Use wMaxPacketSize for faster action, UX_DEVICE_CLASS_CDC_ACM_READ_BUFFER_SIZE for better performance.  */
        max_transfer_length = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801dbac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dbae:	8a1b      	ldrh	r3, [r3, #16]
 801dbb0:	613b      	str	r3, [r7, #16]
        if (requested_length > max_transfer_length)
 801dbb2:	687a      	ldr	r2, [r7, #4]
 801dbb4:	693b      	ldr	r3, [r7, #16]
 801dbb6:	429a      	cmp	r2, r3
 801dbb8:	d903      	bls.n	801dbc2 <_ux_device_class_cdc_acm_read_run+0xd2>
        {
            cdc_acm -> ux_device_class_cdc_acm_read_transfer_length = max_transfer_length;
 801dbba:	68fb      	ldr	r3, [r7, #12]
 801dbbc:	693a      	ldr	r2, [r7, #16]
 801dbbe:	619a      	str	r2, [r3, #24]
 801dbc0:	e002      	b.n	801dbc8 <_ux_device_class_cdc_acm_read_run+0xd8>
        }
        else
        {
            cdc_acm -> ux_device_class_cdc_acm_read_transfer_length = requested_length;
 801dbc2:	68fb      	ldr	r3, [r7, #12]
 801dbc4:	687a      	ldr	r2, [r7, #4]
 801dbc6:	619a      	str	r2, [r3, #24]
        }

        /* Next state.  */
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_WAIT;
 801dbc8:	68fb      	ldr	r3, [r7, #12]
 801dbca:	2222      	movs	r2, #34	@ 0x22
 801dbcc:	621a      	str	r2, [r3, #32]
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801dbce:	697b      	ldr	r3, [r7, #20]
 801dbd0:	2200      	movs	r2, #0
 801dbd2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_READ_WAIT:

        /* Run the transfer state machine.  */
        status = _ux_device_stack_transfer_run(transfer_request,
 801dbd4:	68fb      	ldr	r3, [r7, #12]
 801dbd6:	6999      	ldr	r1, [r3, #24]
 801dbd8:	68fb      	ldr	r3, [r7, #12]
 801dbda:	699a      	ldr	r2, [r3, #24]
 801dbdc:	697b      	ldr	r3, [r7, #20]
 801dbde:	0018      	movs	r0, r3
 801dbe0:	f7ff f820 	bl	801cc24 <_ux_device_stack_transfer_run>
 801dbe4:	0003      	movs	r3, r0
 801dbe6:	623b      	str	r3, [r7, #32]
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length,
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length);

        /* Error case.  */
        if (status < UX_STATE_NEXT)
 801dbe8:	6a3b      	ldr	r3, [r7, #32]
 801dbea:	2b03      	cmp	r3, #3
 801dbec:	d808      	bhi.n	801dc00 <_ux_device_class_cdc_acm_read_run+0x110>
        {
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801dbee:	68fb      	ldr	r3, [r7, #12]
 801dbf0:	2200      	movs	r2, #0
 801dbf2:	621a      	str	r2, [r3, #32]
            cdc_acm -> ux_device_class_cdc_acm_read_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 801dbf4:	697b      	ldr	r3, [r7, #20]
 801dbf6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_read_status =
 801dbf8:	68fb      	ldr	r3, [r7, #12]
 801dbfa:	625a      	str	r2, [r3, #36]	@ 0x24
            return(UX_STATE_ERROR);
 801dbfc:	2303      	movs	r3, #3
 801dbfe:	e039      	b.n	801dc74 <_ux_device_class_cdc_acm_read_run+0x184>
        }

        /* Success case.  */
        if (status == UX_STATE_NEXT)
 801dc00:	6a3b      	ldr	r3, [r7, #32]
 801dc02:	2b04      	cmp	r3, #4
 801dc04:	d12c      	bne.n	801dc60 <_ux_device_class_cdc_acm_read_run+0x170>
        {

            /* We need to copy the buffer locally.  */
            _ux_utility_memory_copy(cdc_acm -> ux_device_class_cdc_acm_read_buffer,
 801dc06:	68fb      	ldr	r3, [r7, #12]
 801dc08:	6918      	ldr	r0, [r3, #16]
                    transfer_request -> ux_slave_transfer_request_data_pointer,
 801dc0a:	697b      	ldr	r3, [r7, #20]
 801dc0c:	68d9      	ldr	r1, [r3, #12]
            _ux_utility_memory_copy(cdc_acm -> ux_device_class_cdc_acm_read_buffer,
 801dc0e:	68fb      	ldr	r3, [r7, #12]
 801dc10:	699b      	ldr	r3, [r3, #24]
 801dc12:	001a      	movs	r2, r3
 801dc14:	f7ff fc2e 	bl	801d474 <_ux_utility_memory_copy>
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length); /* Use case of memcpy is verified. */

            /* Next buffer address.  */
            cdc_acm -> ux_device_class_cdc_acm_read_buffer +=
 801dc18:	68fb      	ldr	r3, [r7, #12]
 801dc1a:	691a      	ldr	r2, [r3, #16]
                    transfer_request -> ux_slave_transfer_request_actual_length;
 801dc1c:	697b      	ldr	r3, [r7, #20]
 801dc1e:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_read_buffer +=
 801dc20:	18d2      	adds	r2, r2, r3
 801dc22:	68fb      	ldr	r3, [r7, #12]
 801dc24:	611a      	str	r2, [r3, #16]

            /* Set the length actually received. */
            cdc_acm -> ux_device_class_cdc_acm_read_actual_length +=
 801dc26:	68fb      	ldr	r3, [r7, #12]
 801dc28:	69da      	ldr	r2, [r3, #28]
                    transfer_request -> ux_slave_transfer_request_actual_length;
 801dc2a:	697b      	ldr	r3, [r7, #20]
 801dc2c:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_read_actual_length +=
 801dc2e:	18d2      	adds	r2, r2, r3
 801dc30:	68fb      	ldr	r3, [r7, #12]
 801dc32:	61da      	str	r2, [r3, #28]

            /* Last transfer status.  */
            cdc_acm -> ux_device_class_cdc_acm_read_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 801dc34:	697b      	ldr	r3, [r7, #20]
 801dc36:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_read_status =
 801dc38:	68fb      	ldr	r3, [r7, #12]
 801dc3a:	625a      	str	r2, [r3, #36]	@ 0x24

            /* Update actual length.  */
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_read_actual_length;
 801dc3c:	68fb      	ldr	r3, [r7, #12]
 801dc3e:	69da      	ldr	r2, [r3, #28]
 801dc40:	683b      	ldr	r3, [r7, #0]
 801dc42:	601a      	str	r2, [r3, #0]

            /* Check short packet.  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <
 801dc44:	697b      	ldr	r3, [r7, #20]
 801dc46:	699a      	ldr	r2, [r3, #24]
                transfer_request -> ux_slave_transfer_request_requested_length)
 801dc48:	697b      	ldr	r3, [r7, #20]
 801dc4a:	695b      	ldr	r3, [r3, #20]
            if (transfer_request -> ux_slave_transfer_request_actual_length <
 801dc4c:	429a      	cmp	r2, r3
 801dc4e:	d204      	bcs.n	801dc5a <_ux_device_class_cdc_acm_read_run+0x16a>
            {

                /* It's done.  */
                cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801dc50:	68fb      	ldr	r3, [r7, #12]
 801dc52:	2200      	movs	r2, #0
 801dc54:	621a      	str	r2, [r3, #32]
                return(UX_STATE_NEXT);
 801dc56:	2304      	movs	r3, #4
 801dc58:	e00c      	b.n	801dc74 <_ux_device_class_cdc_acm_read_run+0x184>
            }

            /* Next state.  */
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_START;
 801dc5a:	68fb      	ldr	r3, [r7, #12]
 801dc5c:	2221      	movs	r2, #33	@ 0x21
 801dc5e:	621a      	str	r2, [r3, #32]
        }

        /* Keep waiting.  */
        return(UX_STATE_WAIT);
 801dc60:	2305      	movs	r3, #5
 801dc62:	e007      	b.n	801dc74 <_ux_device_class_cdc_acm_read_run+0x184>

    default: /* Error.  */
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801dc64:	68fb      	ldr	r3, [r7, #12]
 801dc66:	2200      	movs	r2, #0
 801dc68:	621a      	str	r2, [r3, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_INVALID_STATE;
 801dc6a:	68fb      	ldr	r3, [r7, #12]
 801dc6c:	22fb      	movs	r2, #251	@ 0xfb
 801dc6e:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 801dc70:	46c0      	nop			@ (mov r8, r8)
    }
    

    /* Error cases.  */
    return(UX_STATE_EXIT);
 801dc72:	2301      	movs	r3, #1
#endif
}
 801dc74:	0018      	movs	r0, r3
 801dc76:	46bd      	mov	sp, r7
 801dc78:	b00a      	add	sp, #40	@ 0x28
 801dc7a:	bd80      	pop	{r7, pc}
 801dc7c:	20003b20 	.word	0x20003b20

0801dc80 <_ux_device_class_cdc_acm_uninitialize>:
/*                                            endpoint buffer in classes, */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_uninitialize(UX_SLAVE_CLASS_COMMAND *command)
{
 801dc80:	b580      	push	{r7, lr}
 801dc82:	b084      	sub	sp, #16
 801dc84:	af00      	add	r7, sp, #0
 801dc86:	6078      	str	r0, [r7, #4]
                                          
UX_SLAVE_CLASS_CDC_ACM      *cdc_acm;
UX_SLAVE_CLASS              *class_ptr;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801dc88:	687b      	ldr	r3, [r7, #4]
 801dc8a:	6a1b      	ldr	r3, [r3, #32]
 801dc8c:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 801dc8e:	68fb      	ldr	r3, [r7, #12]
 801dc90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801dc92:	60bb      	str	r3, [r7, #8]

    /* Sanity check.  */
    if (cdc_acm != UX_NULL)
 801dc94:	68bb      	ldr	r3, [r7, #8]
 801dc96:	2b00      	cmp	r3, #0
 801dc98:	d003      	beq.n	801dca2 <_ux_device_class_cdc_acm_uninitialize+0x22>
        /* Free the buffer for bulk endpoints.  */
        _ux_utility_memory_free(cdc_acm -> ux_device_class_cdc_acm_endpoint_buffer);
#endif

        /* Free the resources.  */
        _ux_utility_memory_free(cdc_acm);
 801dc9a:	68bb      	ldr	r3, [r7, #8]
 801dc9c:	0018      	movs	r0, r3
 801dc9e:	f7ff fc05 	bl	801d4ac <_ux_utility_memory_free>

    }
            
    /* Return completion status.  */
    return(UX_SUCCESS);
 801dca2:	2300      	movs	r3, #0
}
 801dca4:	0018      	movs	r0, r3
 801dca6:	46bd      	mov	sp, r7
 801dca8:	b004      	add	sp, #16
 801dcaa:	bd80      	pop	{r7, pc}

0801dcac <_ux_device_class_cdc_acm_write_run>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_write_run(UX_SLAVE_CLASS_CDC_ACM *cdc_acm,
    UCHAR *buffer, ULONG requested_length, ULONG *actual_length)
{
 801dcac:	b580      	push	{r7, lr}
 801dcae:	b08a      	sub	sp, #40	@ 0x28
 801dcb0:	af00      	add	r7, sp, #0
 801dcb2:	60f8      	str	r0, [r7, #12]
 801dcb4:	60b9      	str	r1, [r7, #8]
 801dcb6:	607a      	str	r2, [r7, #4]
 801dcb8:	603b      	str	r3, [r7, #0]

UX_SLAVE_ENDPOINT           *endpoint;
UX_SLAVE_DEVICE             *device;
UX_SLAVE_INTERFACE          *interface_ptr;
UX_SLAVE_TRANSFER           *transfer_request;
UINT                        status = 0;
 801dcba:	2300      	movs	r3, #0
 801dcbc:	61fb      	str	r3, [r7, #28]
#if (UX_DEVICE_ENDPOINT_BUFFER_OWNER != 1) || !defined(UX_DEVICE_CLASS_CDC_ACM_ZERO_COPY)
UINT                        zlp = UX_FALSE;
 801dcbe:	2300      	movs	r3, #0
 801dcc0:	623b      	str	r3, [r7, #32]
        /* Not allowed. */
        return(UX_STATE_ERROR);
#endif

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801dcc2:	4b63      	ldr	r3, [pc, #396]	@ (801de50 <_ux_device_class_cdc_acm_write_run+0x1a4>)
 801dcc4:	681b      	ldr	r3, [r3, #0]
 801dcc6:	3324      	adds	r3, #36	@ 0x24
 801dcc8:	61bb      	str	r3, [r7, #24]

    /* As long as the device is in the CONFIGURED state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 801dcca:	69bb      	ldr	r3, [r7, #24]
 801dccc:	681b      	ldr	r3, [r3, #0]
 801dcce:	2b03      	cmp	r3, #3
 801dcd0:	d00c      	beq.n	801dcec <_ux_device_class_cdc_acm_write_run+0x40>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 801dcd2:	2251      	movs	r2, #81	@ 0x51
 801dcd4:	2107      	movs	r1, #7
 801dcd6:	2002      	movs	r0, #2
 801dcd8:	f7ff f84e 	bl	801cd78 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Cannot proceed with command, the interface is down.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801dcdc:	68fb      	ldr	r3, [r7, #12]
 801dcde:	2200      	movs	r2, #0
 801dce0:	641a      	str	r2, [r3, #64]	@ 0x40
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 801dce2:	68fb      	ldr	r3, [r7, #12]
 801dce4:	2251      	movs	r2, #81	@ 0x51
 801dce6:	63da      	str	r2, [r3, #60]	@ 0x3c

        return(UX_STATE_EXIT);
 801dce8:	2301      	movs	r3, #1
 801dcea:	e0ac      	b.n	801de46 <_ux_device_class_cdc_acm_write_run+0x19a>
    }

    /* We need the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 801dcec:	68fb      	ldr	r3, [r7, #12]
 801dcee:	681b      	ldr	r3, [r3, #0]
 801dcf0:	617b      	str	r3, [r7, #20]

    /* Locate the endpoints.  */
    endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 801dcf2:	697b      	ldr	r3, [r7, #20]
 801dcf4:	69db      	ldr	r3, [r3, #28]
 801dcf6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801dcf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dcfa:	7b9b      	ldrb	r3, [r3, #14]
 801dcfc:	b25b      	sxtb	r3, r3
 801dcfe:	2b00      	cmp	r3, #0
 801dd00:	db02      	blt.n	801dd08 <_ux_device_class_cdc_acm_write_run+0x5c>
    {

        /* So the next endpoint has to be the IN endpoint.  */
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801dd02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dd04:	695b      	ldr	r3, [r3, #20]
 801dd06:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* We are writing to the IN endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801dd08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dd0a:	3320      	adds	r3, #32
 801dd0c:	613b      	str	r3, [r7, #16]

    return(status);
#else

    /* Handle state cases.  */
    switch(cdc_acm -> ux_device_class_cdc_acm_write_state)
 801dd0e:	68fb      	ldr	r3, [r7, #12]
 801dd10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801dd12:	2b22      	cmp	r3, #34	@ 0x22
 801dd14:	d055      	beq.n	801ddc2 <_ux_device_class_cdc_acm_write_run+0x116>
 801dd16:	d900      	bls.n	801dd1a <_ux_device_class_cdc_acm_write_run+0x6e>
 801dd18:	e090      	b.n	801de3c <_ux_device_class_cdc_acm_write_run+0x190>
 801dd1a:	2b00      	cmp	r3, #0
 801dd1c:	d002      	beq.n	801dd24 <_ux_device_class_cdc_acm_write_run+0x78>
 801dd1e:	2b21      	cmp	r3, #33	@ 0x21
 801dd20:	d018      	beq.n	801dd54 <_ux_device_class_cdc_acm_write_run+0xa8>
 801dd22:	e08b      	b.n	801de3c <_ux_device_class_cdc_acm_write_run+0x190>
    {
    case UX_STATE_RESET:
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 801dd24:	68fb      	ldr	r3, [r7, #12]
 801dd26:	2221      	movs	r2, #33	@ 0x21
 801dd28:	641a      	str	r2, [r3, #64]	@ 0x40
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_TRANSFER_NO_ANSWER;
 801dd2a:	68fb      	ldr	r3, [r7, #12]
 801dd2c:	2222      	movs	r2, #34	@ 0x22
 801dd2e:	63da      	str	r2, [r3, #60]	@ 0x3c
        cdc_acm -> ux_device_class_cdc_acm_write_buffer = buffer;
 801dd30:	68fb      	ldr	r3, [r7, #12]
 801dd32:	68ba      	ldr	r2, [r7, #8]
 801dd34:	635a      	str	r2, [r3, #52]	@ 0x34
        cdc_acm -> ux_device_class_cdc_acm_write_requested_length = requested_length;
 801dd36:	68fb      	ldr	r3, [r7, #12]
 801dd38:	687a      	ldr	r2, [r7, #4]
 801dd3a:	639a      	str	r2, [r3, #56]	@ 0x38
        cdc_acm -> ux_device_class_cdc_acm_write_actual_length = 0;
 801dd3c:	68fb      	ldr	r3, [r7, #12]
 801dd3e:	2200      	movs	r2, #0
 801dd40:	631a      	str	r2, [r3, #48]	@ 0x30
        cdc_acm -> ux_device_class_cdc_acm_write_host_length = UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE;
 801dd42:	68fb      	ldr	r3, [r7, #12]
 801dd44:	2280      	movs	r2, #128	@ 0x80
 801dd46:	0112      	lsls	r2, r2, #4
 801dd48:	62da      	str	r2, [r3, #44]	@ 0x2c
        if (requested_length == 0)
 801dd4a:	687b      	ldr	r3, [r7, #4]
 801dd4c:	2b00      	cmp	r3, #0
 801dd4e:	d101      	bne.n	801dd54 <_ux_device_class_cdc_acm_write_run+0xa8>
            zlp = UX_TRUE;
 801dd50:	2301      	movs	r3, #1
 801dd52:	623b      	str	r3, [r7, #32]

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_WRITE_START:

        /* Get remaining requested length.  */
        requested_length = cdc_acm -> ux_device_class_cdc_acm_write_requested_length -
 801dd54:	68fb      	ldr	r3, [r7, #12]
 801dd56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
                        cdc_acm -> ux_device_class_cdc_acm_write_actual_length;
 801dd58:	68fb      	ldr	r3, [r7, #12]
 801dd5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        requested_length = cdc_acm -> ux_device_class_cdc_acm_write_requested_length -
 801dd5c:	1ad3      	subs	r3, r2, r3
 801dd5e:	607b      	str	r3, [r7, #4]

        /* There is no remaining, we are done.  */
        if (requested_length == 0 && !zlp)
 801dd60:	687b      	ldr	r3, [r7, #4]
 801dd62:	2b00      	cmp	r3, #0
 801dd64:	d10e      	bne.n	801dd84 <_ux_device_class_cdc_acm_write_run+0xd8>
 801dd66:	6a3b      	ldr	r3, [r7, #32]
 801dd68:	2b00      	cmp	r3, #0
 801dd6a:	d10b      	bne.n	801dd84 <_ux_device_class_cdc_acm_write_run+0xd8>
        {
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_write_actual_length;
 801dd6c:	68fb      	ldr	r3, [r7, #12]
 801dd6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801dd70:	683b      	ldr	r3, [r7, #0]
 801dd72:	601a      	str	r2, [r3, #0]
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801dd74:	68fb      	ldr	r3, [r7, #12]
 801dd76:	2200      	movs	r2, #0
 801dd78:	641a      	str	r2, [r3, #64]	@ 0x40
            cdc_acm -> ux_device_class_cdc_acm_write_status = UX_SUCCESS;
 801dd7a:	68fb      	ldr	r3, [r7, #12]
 801dd7c:	2200      	movs	r2, #0
 801dd7e:	63da      	str	r2, [r3, #60]	@ 0x3c
            return(UX_STATE_NEXT);
 801dd80:	2304      	movs	r3, #4
 801dd82:	e060      	b.n	801de46 <_ux_device_class_cdc_acm_write_run+0x19a>
        }

        /* Check if we have enough in the local buffer.  */
        if (requested_length > UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE)
 801dd84:	687a      	ldr	r2, [r7, #4]
 801dd86:	2380      	movs	r3, #128	@ 0x80
 801dd88:	011b      	lsls	r3, r3, #4
 801dd8a:	429a      	cmp	r2, r3
 801dd8c:	d904      	bls.n	801dd98 <_ux_device_class_cdc_acm_write_run+0xec>

            /* We have too much to transfer.  */
            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length =
 801dd8e:	68fb      	ldr	r3, [r7, #12]
 801dd90:	2280      	movs	r2, #128	@ 0x80
 801dd92:	0112      	lsls	r2, r2, #4
 801dd94:	629a      	str	r2, [r3, #40]	@ 0x28
 801dd96:	e005      	b.n	801dda4 <_ux_device_class_cdc_acm_write_run+0xf8>

        else
        {

            /* We can proceed with the demanded length.  */
            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length = requested_length;
 801dd98:	68fb      	ldr	r3, [r7, #12]
 801dd9a:	687a      	ldr	r2, [r7, #4]
 801dd9c:	629a      	str	r2, [r3, #40]	@ 0x28

#if !defined(UX_DEVICE_CLASS_CDC_ACM_WRITE_AUTO_ZLP)

            /* Assume expected length and transfer length match.  */
            cdc_acm -> ux_device_class_cdc_acm_write_host_length = requested_length;
 801dd9e:	68fb      	ldr	r3, [r7, #12]
 801dda0:	687a      	ldr	r2, [r7, #4]
 801dda2:	62da      	str	r2, [r3, #44]	@ 0x2c
        }


        /* On a out, we copy the buffer to the caller. Not very efficient but it makes the API
           easier.  */
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 801dda4:	693b      	ldr	r3, [r7, #16]
 801dda6:	68d8      	ldr	r0, [r3, #12]
                            cdc_acm -> ux_device_class_cdc_acm_write_buffer,
 801dda8:	68fb      	ldr	r3, [r7, #12]
 801ddaa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 801ddac:	68fb      	ldr	r3, [r7, #12]
 801ddae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ddb0:	001a      	movs	r2, r3
 801ddb2:	f7ff fb5f 	bl	801d474 <_ux_utility_memory_copy>
                            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length); /* Use case of memcpy is verified. */

        /* Next state.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_WAIT;
 801ddb6:	68fb      	ldr	r3, [r7, #12]
 801ddb8:	2222      	movs	r2, #34	@ 0x22
 801ddba:	641a      	str	r2, [r3, #64]	@ 0x40
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801ddbc:	693b      	ldr	r3, [r7, #16]
 801ddbe:	2200      	movs	r2, #0
 801ddc0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_WRITE_WAIT:

        /* Send the request to the device controller.  */
        status =  _ux_device_stack_transfer_run(transfer_request,
 801ddc2:	68fb      	ldr	r3, [r7, #12]
 801ddc4:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 801ddc6:	68fb      	ldr	r3, [r7, #12]
 801ddc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801ddca:	693b      	ldr	r3, [r7, #16]
 801ddcc:	0018      	movs	r0, r3
 801ddce:	f7fe ff29 	bl	801cc24 <_ux_device_stack_transfer_run>
 801ddd2:	0003      	movs	r3, r0
 801ddd4:	61fb      	str	r3, [r7, #28]
                            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length,
                            cdc_acm -> ux_device_class_cdc_acm_write_host_length);

        /* Error case.  */
        if (status < UX_STATE_NEXT)
 801ddd6:	69fb      	ldr	r3, [r7, #28]
 801ddd8:	2b03      	cmp	r3, #3
 801ddda:	d808      	bhi.n	801ddee <_ux_device_class_cdc_acm_write_run+0x142>
        {

            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801dddc:	68fb      	ldr	r3, [r7, #12]
 801ddde:	2200      	movs	r2, #0
 801dde0:	641a      	str	r2, [r3, #64]	@ 0x40
            cdc_acm -> ux_device_class_cdc_acm_write_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 801dde2:	693b      	ldr	r3, [r7, #16]
 801dde4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_write_status =
 801dde6:	68fb      	ldr	r3, [r7, #12]
 801dde8:	63da      	str	r2, [r3, #60]	@ 0x3c
            return(UX_STATE_ERROR);
 801ddea:	2303      	movs	r3, #3
 801ddec:	e02b      	b.n	801de46 <_ux_device_class_cdc_acm_write_run+0x19a>
        }

        /* Success case.  */
        if (status == UX_STATE_NEXT)
 801ddee:	69fb      	ldr	r3, [r7, #28]
 801ddf0:	2b04      	cmp	r3, #4
 801ddf2:	d121      	bne.n	801de38 <_ux_device_class_cdc_acm_write_run+0x18c>
        {

            /* Next buffer address.  */
            cdc_acm -> ux_device_class_cdc_acm_write_buffer +=
 801ddf4:	68fb      	ldr	r3, [r7, #12]
 801ddf6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
                    transfer_request -> ux_slave_transfer_request_actual_length;
 801ddf8:	693b      	ldr	r3, [r7, #16]
 801ddfa:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_write_buffer +=
 801ddfc:	18d2      	adds	r2, r2, r3
 801ddfe:	68fb      	ldr	r3, [r7, #12]
 801de00:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Set the length actually received. */
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 801de02:	68fb      	ldr	r3, [r7, #12]
 801de04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                    transfer_request -> ux_slave_transfer_request_actual_length;
 801de06:	693b      	ldr	r3, [r7, #16]
 801de08:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 801de0a:	18d2      	adds	r2, r2, r3
 801de0c:	68fb      	ldr	r3, [r7, #12]
 801de0e:	631a      	str	r2, [r3, #48]	@ 0x30

            /* Last transfer status.  */
            cdc_acm -> ux_device_class_cdc_acm_write_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 801de10:	693b      	ldr	r3, [r7, #16]
 801de12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_write_status =
 801de14:	68fb      	ldr	r3, [r7, #12]
 801de16:	63da      	str	r2, [r3, #60]	@ 0x3c

            /* Update actual done length.  */
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_write_actual_length;
 801de18:	68fb      	ldr	r3, [r7, #12]
 801de1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801de1c:	683b      	ldr	r3, [r7, #0]
 801de1e:	601a      	str	r2, [r3, #0]

            /* Check ZLP case.  */
            if (cdc_acm -> ux_device_class_cdc_acm_write_requested_length == 0)
 801de20:	68fb      	ldr	r3, [r7, #12]
 801de22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801de24:	2b00      	cmp	r3, #0
 801de26:	d104      	bne.n	801de32 <_ux_device_class_cdc_acm_write_run+0x186>
            {
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801de28:	68fb      	ldr	r3, [r7, #12]
 801de2a:	2200      	movs	r2, #0
 801de2c:	641a      	str	r2, [r3, #64]	@ 0x40
                return(UX_STATE_NEXT);
 801de2e:	2304      	movs	r3, #4
 801de30:	e009      	b.n	801de46 <_ux_device_class_cdc_acm_write_run+0x19a>
            }

            /* Next state.  */
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 801de32:	68fb      	ldr	r3, [r7, #12]
 801de34:	2221      	movs	r2, #33	@ 0x21
 801de36:	641a      	str	r2, [r3, #64]	@ 0x40
        }

        /* Keep waiting.  */
        return(UX_STATE_WAIT);
 801de38:	2305      	movs	r3, #5
 801de3a:	e004      	b.n	801de46 <_ux_device_class_cdc_acm_write_run+0x19a>

    default: /* Error.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801de3c:	68fb      	ldr	r3, [r7, #12]
 801de3e:	2200      	movs	r2, #0
 801de40:	641a      	str	r2, [r3, #64]	@ 0x40
        break;
 801de42:	46c0      	nop			@ (mov r8, r8)
    }

    /* Error case.  */
    return(UX_STATE_EXIT);
 801de44:	2301      	movs	r3, #1
#endif
}
 801de46:	0018      	movs	r0, r3
 801de48:	46bd      	mov	sp, r7
 801de4a:	b00a      	add	sp, #40	@ 0x28
 801de4c:	bd80      	pop	{r7, pc}
 801de4e:	46c0      	nop			@ (mov r8, r8)
 801de50:	20003b20 	.word	0x20003b20

0801de54 <_ux_dcd_stm32_setup_in>:
#include "ux_device_stack.h"
#include "ux_utility.h"


static inline void _ux_dcd_stm32_setup_in(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request)
{
 801de54:	b580      	push	{r7, lr}
 801de56:	b082      	sub	sp, #8
 801de58:	af00      	add	r7, sp, #0
 801de5a:	6078      	str	r0, [r7, #4]
 801de5c:	6039      	str	r1, [r7, #0]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801de5e:	687b      	ldr	r3, [r7, #4]
 801de60:	2280      	movs	r2, #128	@ 0x80
 801de62:	729a      	strb	r2, [r3, #10]

    /* Set the state to TX.  */
    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_TX;
 801de64:	687b      	ldr	r3, [r7, #4]
 801de66:	2201      	movs	r2, #1
 801de68:	721a      	strb	r2, [r3, #8]

    /* Call the Control Transfer dispatcher.  */
    _ux_device_stack_control_request_process(transfer_request);
 801de6a:	683b      	ldr	r3, [r7, #0]
 801de6c:	0018      	movs	r0, r3
 801de6e:	f7fd fdfb 	bl	801ba68 <_ux_device_stack_control_request_process>
}
 801de72:	46c0      	nop			@ (mov r8, r8)
 801de74:	46bd      	mov	sp, r7
 801de76:	b002      	add	sp, #8
 801de78:	bd80      	pop	{r7, pc}

0801de7a <_ux_dcd_stm32_setup_out>:

static inline void _ux_dcd_stm32_setup_out(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                           PCD_HandleTypeDef *hpcd)
{
 801de7a:	b580      	push	{r7, lr}
 801de7c:	b084      	sub	sp, #16
 801de7e:	af00      	add	r7, sp, #0
 801de80:	60f8      	str	r0, [r7, #12]
 801de82:	60b9      	str	r1, [r7, #8]
 801de84:	607a      	str	r2, [r7, #4]

    /* Set the completion code to no error.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801de86:	68bb      	ldr	r3, [r7, #8]
 801de88:	2200      	movs	r2, #0
 801de8a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801de8c:	68fb      	ldr	r3, [r7, #12]
 801de8e:	2280      	movs	r2, #128	@ 0x80
 801de90:	729a      	strb	r2, [r3, #10]

    /* We are using a Control endpoint on a OUT transaction and there was a payload.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 801de92:	68bb      	ldr	r3, [r7, #8]
 801de94:	0018      	movs	r0, r3
 801de96:	f7fd fde7 	bl	801ba68 <_ux_device_stack_control_request_process>
 801de9a:	1e03      	subs	r3, r0, #0
 801de9c:	d108      	bne.n	801deb0 <_ux_dcd_stm32_setup_out+0x36>
    {

        /* Set the state to STATUS phase TX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_TX;
 801de9e:	68fb      	ldr	r3, [r7, #12]
 801dea0:	2203      	movs	r2, #3
 801dea2:	721a      	strb	r2, [r3, #8]

        /* Arm the status transfer.  */
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 801dea4:	6878      	ldr	r0, [r7, #4]
 801dea6:	2300      	movs	r3, #0
 801dea8:	2200      	movs	r2, #0
 801deaa:	2100      	movs	r1, #0
 801deac:	f7f5 fa88 	bl	80133c0 <HAL_PCD_EP_Transmit>
    }
}
 801deb0:	46c0      	nop			@ (mov r8, r8)
 801deb2:	46bd      	mov	sp, r7
 801deb4:	b004      	add	sp, #16
 801deb6:	bd80      	pop	{r7, pc}

0801deb8 <_ux_dcd_stm32_setup_status>:

static inline void _ux_dcd_stm32_setup_status(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                              PCD_HandleTypeDef *hpcd)
{
 801deb8:	b580      	push	{r7, lr}
 801deba:	b084      	sub	sp, #16
 801debc:	af00      	add	r7, sp, #0
 801debe:	60f8      	str	r0, [r7, #12]
 801dec0:	60b9      	str	r1, [r7, #8]
 801dec2:	607a      	str	r2, [r7, #4]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
            in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801dec4:	68fb      	ldr	r3, [r7, #12]
 801dec6:	2280      	movs	r2, #128	@ 0x80
 801dec8:	729a      	strb	r2, [r3, #10]

    /* Call the Control Transfer dispatcher.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 801deca:	68bb      	ldr	r3, [r7, #8]
 801decc:	0018      	movs	r0, r3
 801dece:	f7fd fdcb 	bl	801ba68 <_ux_device_stack_control_request_process>
 801ded2:	1e03      	subs	r3, r0, #0
 801ded4:	d108      	bne.n	801dee8 <_ux_dcd_stm32_setup_status+0x30>
    {

        /* Set the state to STATUS RX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 801ded6:	68fb      	ldr	r3, [r7, #12]
 801ded8:	2204      	movs	r2, #4
 801deda:	721a      	strb	r2, [r3, #8]
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 801dedc:	6878      	ldr	r0, [r7, #4]
 801dede:	2300      	movs	r3, #0
 801dee0:	2200      	movs	r2, #0
 801dee2:	2100      	movs	r1, #0
 801dee4:	f7f5 fa6c 	bl	80133c0 <HAL_PCD_EP_Transmit>
    }
}
 801dee8:	46c0      	nop			@ (mov r8, r8)
 801deea:	46bd      	mov	sp, r7
 801deec:	b004      	add	sp, #16
 801deee:	bd80      	pop	{r7, pc}

0801def0 <_ux_dcd_stm32_setup_isr_pending>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
VOID     _ux_dcd_stm32_setup_isr_pending(UX_DCD_STM32 *dcd_stm32)
{
 801def0:	b580      	push	{r7, lr}
 801def2:	b086      	sub	sp, #24
 801def4:	af00      	add	r7, sp, #0
 801def6:	6078      	str	r0, [r7, #4]
UX_DCD_STM32_ED         *ed;
UX_SLAVE_TRANSFER       *transfer_request;
ULONG                   ed_status;

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];
 801def8:	687b      	ldr	r3, [r7, #4]
 801defa:	3304      	adds	r3, #4
 801defc:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 801defe:	697b      	ldr	r3, [r7, #20]
 801df00:	681b      	ldr	r3, [r3, #0]
 801df02:	3320      	adds	r3, #32
 801df04:	613b      	str	r3, [r7, #16]

    UX_DISABLE
 801df06:	f000 fec9 	bl	801ec9c <_ux_utility_interrupt_disable>
 801df0a:	0003      	movs	r3, r0
 801df0c:	60fb      	str	r3, [r7, #12]

    /* Get the ED status.  */
    ed_status = ed -> ux_dcd_stm32_ed_status;
 801df0e:	697b      	ldr	r3, [r7, #20]
 801df10:	685b      	ldr	r3, [r3, #4]
 801df12:	60bb      	str	r3, [r7, #8]

    /* Check if Task is pending to avoid re-entry.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_TASK_PENDING)
 801df14:	68ba      	ldr	r2, [r7, #8]
 801df16:	2380      	movs	r3, #128	@ 0x80
 801df18:	00db      	lsls	r3, r3, #3
 801df1a:	4013      	ands	r3, r2
 801df1c:	d004      	beq.n	801df28 <_ux_dcd_stm32_setup_isr_pending+0x38>
    {
        UX_RESTORE
 801df1e:	68fb      	ldr	r3, [r7, #12]
 801df20:	0018      	movs	r0, r3
 801df22:	f000 feca 	bl	801ecba <_ux_utility_interrupt_restore>
        return;
 801df26:	e047      	b.n	801dfb8 <_ux_dcd_stm32_setup_isr_pending+0xc8>
    }

    /* Check if SETUP ISR is pending.  */
    ed_status &= UX_DCD_STM32_ED_STATUS_SETUP;
 801df28:	68ba      	ldr	r2, [r7, #8]
 801df2a:	23c0      	movs	r3, #192	@ 0xc0
 801df2c:	009b      	lsls	r3, r3, #2
 801df2e:	4013      	ands	r3, r2
 801df30:	60bb      	str	r3, [r7, #8]
    if (ed_status == 0)
 801df32:	68bb      	ldr	r3, [r7, #8]
 801df34:	2b00      	cmp	r3, #0
 801df36:	d104      	bne.n	801df42 <_ux_dcd_stm32_setup_isr_pending+0x52>
    {
        UX_RESTORE
 801df38:	68fb      	ldr	r3, [r7, #12]
 801df3a:	0018      	movs	r0, r3
 801df3c:	f000 febd 	bl	801ecba <_ux_utility_interrupt_restore>
        return;
 801df40:	e03a      	b.n	801dfb8 <_ux_dcd_stm32_setup_isr_pending+0xc8>
    }
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_SETUP;
 801df42:	697b      	ldr	r3, [r7, #20]
 801df44:	685b      	ldr	r3, [r3, #4]
 801df46:	4a1e      	ldr	r2, [pc, #120]	@ (801dfc0 <_ux_dcd_stm32_setup_isr_pending+0xd0>)
 801df48:	401a      	ands	r2, r3
 801df4a:	697b      	ldr	r3, [r7, #20]
 801df4c:	605a      	str	r2, [r3, #4]
    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 801df4e:	697b      	ldr	r3, [r7, #20]
 801df50:	685b      	ldr	r3, [r3, #4]
 801df52:	2280      	movs	r2, #128	@ 0x80
 801df54:	00d2      	lsls	r2, r2, #3
 801df56:	431a      	orrs	r2, r3
 801df58:	697b      	ldr	r3, [r7, #20]
 801df5a:	605a      	str	r2, [r3, #4]
    UX_RESTORE
 801df5c:	68fb      	ldr	r3, [r7, #12]
 801df5e:	0018      	movs	r0, r3
 801df60:	f000 feab 	bl	801ecba <_ux_utility_interrupt_restore>

    /* Handle different SETUP cases.  */
    switch(ed_status)
 801df64:	68ba      	ldr	r2, [r7, #8]
 801df66:	2380      	movs	r3, #128	@ 0x80
 801df68:	005b      	lsls	r3, r3, #1
 801df6a:	429a      	cmp	r2, r3
 801df6c:	d005      	beq.n	801df7a <_ux_dcd_stm32_setup_isr_pending+0x8a>
 801df6e:	68ba      	ldr	r2, [r7, #8]
 801df70:	23c0      	movs	r3, #192	@ 0xc0
 801df72:	009b      	lsls	r3, r3, #2
 801df74:	429a      	cmp	r2, r3
 801df76:	d007      	beq.n	801df88 <_ux_dcd_stm32_setup_isr_pending+0x98>
 801df78:	e00f      	b.n	801df9a <_ux_dcd_stm32_setup_isr_pending+0xaa>
    {
    case UX_DCD_STM32_ED_STATUS_SETUP_IN:
        _ux_dcd_stm32_setup_in(ed, transfer_request);
 801df7a:	693a      	ldr	r2, [r7, #16]
 801df7c:	697b      	ldr	r3, [r7, #20]
 801df7e:	0011      	movs	r1, r2
 801df80:	0018      	movs	r0, r3
 801df82:	f7ff ff67 	bl	801de54 <_ux_dcd_stm32_setup_in>
        break;
 801df86:	e011      	b.n	801dfac <_ux_dcd_stm32_setup_isr_pending+0xbc>

    case UX_DCD_STM32_ED_STATUS_SETUP_OUT:
        _ux_dcd_stm32_setup_out(ed, transfer_request, dcd_stm32 -> pcd_handle);
 801df88:	687b      	ldr	r3, [r7, #4]
 801df8a:	2294      	movs	r2, #148	@ 0x94
 801df8c:	589a      	ldr	r2, [r3, r2]
 801df8e:	6939      	ldr	r1, [r7, #16]
 801df90:	697b      	ldr	r3, [r7, #20]
 801df92:	0018      	movs	r0, r3
 801df94:	f7ff ff71 	bl	801de7a <_ux_dcd_stm32_setup_out>
        break;
 801df98:	e008      	b.n	801dfac <_ux_dcd_stm32_setup_isr_pending+0xbc>

    default: /* UX_DCD_STM32_ED_STATUS_SETUP_STATUS  */
        _ux_dcd_stm32_setup_status(ed, transfer_request, dcd_stm32 -> pcd_handle);
 801df9a:	687b      	ldr	r3, [r7, #4]
 801df9c:	2294      	movs	r2, #148	@ 0x94
 801df9e:	589a      	ldr	r2, [r3, r2]
 801dfa0:	6939      	ldr	r1, [r7, #16]
 801dfa2:	697b      	ldr	r3, [r7, #20]
 801dfa4:	0018      	movs	r0, r3
 801dfa6:	f7ff ff87 	bl	801deb8 <_ux_dcd_stm32_setup_status>
        break;
 801dfaa:	46c0      	nop			@ (mov r8, r8)
    }

    /* Task is done.  */
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 801dfac:	697b      	ldr	r3, [r7, #20]
 801dfae:	685b      	ldr	r3, [r3, #4]
 801dfb0:	4a04      	ldr	r2, [pc, #16]	@ (801dfc4 <_ux_dcd_stm32_setup_isr_pending+0xd4>)
 801dfb2:	401a      	ands	r2, r3
 801dfb4:	697b      	ldr	r3, [r7, #20]
 801dfb6:	605a      	str	r2, [r3, #4]
}
 801dfb8:	46bd      	mov	sp, r7
 801dfba:	b006      	add	sp, #24
 801dfbc:	bd80      	pop	{r7, pc}
 801dfbe:	46c0      	nop			@ (mov r8, r8)
 801dfc0:	fffffcff 	.word	0xfffffcff
 801dfc4:	fffffbff 	.word	0xfffffbff

0801dfc8 <HAL_PCD_SetupStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 801dfc8:	b580      	push	{r7, lr}
 801dfca:	b088      	sub	sp, #32
 801dfcc:	af00      	add	r7, sp, #0
 801dfce:	6078      	str	r0, [r7, #4]
UX_SLAVE_TRANSFER       *transfer_request;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801dfd0:	4b42      	ldr	r3, [pc, #264]	@ (801e0dc <HAL_PCD_SetupStageCallback+0x114>)
 801dfd2:	681b      	ldr	r3, [r3, #0]
 801dfd4:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801dfd6:	69fb      	ldr	r3, [r7, #28]
 801dfd8:	69db      	ldr	r3, [r3, #28]
 801dfda:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];
 801dfdc:	69bb      	ldr	r3, [r7, #24]
 801dfde:	3304      	adds	r3, #4
 801dfe0:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 801dfe2:	697b      	ldr	r3, [r7, #20]
 801dfe4:	681b      	ldr	r3, [r3, #0]
 801dfe6:	3320      	adds	r3, #32
 801dfe8:	613b      	str	r3, [r7, #16]

    /* Copy setup data to transfer request.  */
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 801dfea:	693b      	ldr	r3, [r7, #16]
 801dfec:	333c      	adds	r3, #60	@ 0x3c
 801dfee:	0018      	movs	r0, r3
 801dff0:	687b      	ldr	r3, [r7, #4]
 801dff2:	22a6      	movs	r2, #166	@ 0xa6
 801dff4:	0092      	lsls	r2, r2, #2
 801dff6:	4694      	mov	ip, r2
 801dff8:	4463      	add	r3, ip
 801dffa:	2208      	movs	r2, #8
 801dffc:	0019      	movs	r1, r3
 801dffe:	f7ff fa39 	bl	801d474 <_ux_utility_memory_copy>

    /* Clear the length of the data received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801e002:	693b      	ldr	r3, [r7, #16]
 801e004:	2200      	movs	r2, #0
 801e006:	619a      	str	r2, [r3, #24]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 801e008:	693b      	ldr	r3, [r7, #16]
 801e00a:	2201      	movs	r2, #1
 801e00c:	605a      	str	r2, [r3, #4]

    /* Mark the transfer as successful.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801e00e:	693b      	ldr	r3, [r7, #16]
 801e010:	2200      	movs	r2, #0
 801e012:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 801e014:	697b      	ldr	r3, [r7, #20]
 801e016:	685b      	ldr	r3, [r3, #4]
 801e018:	220e      	movs	r2, #14
 801e01a:	4393      	bics	r3, r2
 801e01c:	001a      	movs	r2, r3
 801e01e:	697b      	ldr	r3, [r7, #20]
 801e020:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_TRANSFER |
                                      UX_DCD_STM32_ED_STATUS_DONE);

    /* Check if the transaction is IN.  */
    if (*transfer_request -> ux_slave_transfer_request_setup & UX_REQUEST_IN)
 801e022:	693b      	ldr	r3, [r7, #16]
 801e024:	223c      	movs	r2, #60	@ 0x3c
 801e026:	5c9b      	ldrb	r3, [r3, r2]
 801e028:	b25b      	sxtb	r3, r3
 801e02a:	2b00      	cmp	r3, #0
 801e02c:	da07      	bge.n	801e03e <HAL_PCD_SetupStageCallback+0x76>
    {
#if defined(UX_DEVICE_STANDALONE)
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_IN;
 801e02e:	697b      	ldr	r3, [r7, #20]
 801e030:	685b      	ldr	r3, [r3, #4]
 801e032:	2280      	movs	r2, #128	@ 0x80
 801e034:	0052      	lsls	r2, r2, #1
 801e036:	431a      	orrs	r2, r3
 801e038:	697b      	ldr	r3, [r7, #20]
 801e03a:	605a      	str	r2, [r3, #4]
 801e03c:	e04a      	b.n	801e0d4 <HAL_PCD_SetupStageCallback+0x10c>
    else
    {

        /* The endpoint is OUT.  This is important to memorize the direction for the control endpoint
           in case of a STALL. */
        ed -> ux_dcd_stm32_ed_direction  = UX_ENDPOINT_OUT;
 801e03e:	697b      	ldr	r3, [r7, #20]
 801e040:	2200      	movs	r2, #0
 801e042:	729a      	strb	r2, [r3, #10]

        /* We are in a OUT transaction. Check if there is a data payload. If so, wait for the payload
           to be delivered.  */
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 801e044:	693b      	ldr	r3, [r7, #16]
 801e046:	2242      	movs	r2, #66	@ 0x42
 801e048:	5c9b      	ldrb	r3, [r3, r2]
 801e04a:	2b00      	cmp	r3, #0
 801e04c:	d10c      	bne.n	801e068 <HAL_PCD_SetupStageCallback+0xa0>
            *(transfer_request -> ux_slave_transfer_request_setup + 7) == 0)
 801e04e:	693b      	ldr	r3, [r7, #16]
 801e050:	2243      	movs	r2, #67	@ 0x43
 801e052:	5c9b      	ldrb	r3, [r3, r2]
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 801e054:	2b00      	cmp	r3, #0
 801e056:	d107      	bne.n	801e068 <HAL_PCD_SetupStageCallback+0xa0>
        {
#if defined(UX_DEVICE_STANDALONE)
            ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 801e058:	697b      	ldr	r3, [r7, #20]
 801e05a:	685b      	ldr	r3, [r3, #4]
 801e05c:	2280      	movs	r2, #128	@ 0x80
 801e05e:	0092      	lsls	r2, r2, #2
 801e060:	431a      	orrs	r2, r3
 801e062:	697b      	ldr	r3, [r7, #20]
 801e064:	605a      	str	r2, [r3, #4]
 801e066:	e035      	b.n	801e0d4 <HAL_PCD_SetupStageCallback+0x10c>
        }
        else
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801e068:	693b      	ldr	r3, [r7, #16]
 801e06a:	689b      	ldr	r3, [r3, #8]
 801e06c:	60fb      	str	r3, [r7, #12]

            /* Get the length we expect from the SETUP packet.  */
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 801e06e:	693b      	ldr	r3, [r7, #16]
 801e070:	333c      	adds	r3, #60	@ 0x3c
 801e072:	3306      	adds	r3, #6
 801e074:	0018      	movs	r0, r3
 801e076:	f7ff fa9b 	bl	801d5b0 <_ux_utility_short_get>
 801e07a:	0002      	movs	r2, r0
 801e07c:	693b      	ldr	r3, [r7, #16]
 801e07e:	615a      	str	r2, [r3, #20]

            /* Check if we have enough space for the request.  */
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801e080:	693b      	ldr	r3, [r7, #16]
 801e082:	695a      	ldr	r2, [r3, #20]
 801e084:	2380      	movs	r3, #128	@ 0x80
 801e086:	005b      	lsls	r3, r3, #1
 801e088:	429a      	cmp	r2, r3
 801e08a:	d910      	bls.n	801e0ae <HAL_PCD_SetupStageCallback+0xe6>
            {

                /* No space available, stall the endpoint.  */
                _ux_dcd_stm32_endpoint_stall(dcd_stm32, endpoint);
 801e08c:	68fa      	ldr	r2, [r7, #12]
 801e08e:	69bb      	ldr	r3, [r7, #24]
 801e090:	0011      	movs	r1, r2
 801e092:	0018      	movs	r0, r3
 801e094:	f000 fabc 	bl	801e610 <_ux_dcd_stm32_endpoint_stall>

                /* Next phase is a SETUP.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 801e098:	697b      	ldr	r3, [r7, #20]
 801e09a:	2200      	movs	r2, #0
 801e09c:	721a      	strb	r2, [r3, #8]

#if defined(UX_DEVICE_STANDALONE)
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 801e09e:	697b      	ldr	r3, [r7, #20]
 801e0a0:	685b      	ldr	r3, [r3, #4]
 801e0a2:	2280      	movs	r2, #128	@ 0x80
 801e0a4:	0092      	lsls	r2, r2, #2
 801e0a6:	431a      	orrs	r2, r3
 801e0a8:	697b      	ldr	r3, [r7, #20]
 801e0aa:	605a      	str	r2, [r3, #4]
#endif

                /* We are done.  */
                return;
 801e0ac:	e012      	b.n	801e0d4 <HAL_PCD_SetupStageCallback+0x10c>
            }
            else
            {

                /* Reset what we have received so far.  */
                transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801e0ae:	693b      	ldr	r3, [r7, #16]
 801e0b0:	2200      	movs	r2, #0
 801e0b2:	619a      	str	r2, [r3, #24]

                /* And reprogram the current buffer address to the beginning of the buffer.  */
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801e0b4:	693b      	ldr	r3, [r7, #16]
 801e0b6:	68da      	ldr	r2, [r3, #12]
 801e0b8:	693b      	ldr	r3, [r7, #16]
 801e0ba:	611a      	str	r2, [r3, #16]

                /* Receive data.  */
                HAL_PCD_EP_Receive(hpcd,
 801e0bc:	68fb      	ldr	r3, [r7, #12]
 801e0be:	7b99      	ldrb	r1, [r3, #14]
                            endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request -> ux_slave_transfer_request_current_data_pointer,
 801e0c0:	693b      	ldr	r3, [r7, #16]
 801e0c2:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Receive(hpcd,
 801e0c4:	693b      	ldr	r3, [r7, #16]
 801e0c6:	695b      	ldr	r3, [r3, #20]
 801e0c8:	6878      	ldr	r0, [r7, #4]
 801e0ca:	f7f5 f929 	bl	8013320 <HAL_PCD_EP_Receive>
                            transfer_request -> ux_slave_transfer_request_requested_length);

                /* Set the state to RX.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_DATA_RX;
 801e0ce:	697b      	ldr	r3, [r7, #20]
 801e0d0:	2202      	movs	r2, #2
 801e0d2:	721a      	strb	r2, [r3, #8]
            }
        }
    }
}
 801e0d4:	46bd      	mov	sp, r7
 801e0d6:	b008      	add	sp, #32
 801e0d8:	bd80      	pop	{r7, pc}
 801e0da:	46c0      	nop			@ (mov r8, r8)
 801e0dc:	20003b20 	.word	0x20003b20

0801e0e0 <HAL_PCD_DataInStageCallback>:
/*                                            fixed transmit ZLP issue,   */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 801e0e0:	b580      	push	{r7, lr}
 801e0e2:	b088      	sub	sp, #32
 801e0e4:	af00      	add	r7, sp, #0
 801e0e6:	6078      	str	r0, [r7, #4]
 801e0e8:	000a      	movs	r2, r1
 801e0ea:	1cfb      	adds	r3, r7, #3
 801e0ec:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801e0ee:	4b5e      	ldr	r3, [pc, #376]	@ (801e268 <HAL_PCD_DataInStageCallback+0x188>)
 801e0f0:	681b      	ldr	r3, [r3, #0]
 801e0f2:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801e0f4:	697b      	ldr	r3, [r7, #20]
 801e0f6:	69db      	ldr	r3, [r3, #28]
 801e0f8:	613b      	str	r3, [r7, #16]

    /* Fetch the address of the physical endpoint.  */
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if ((epnum & 0xF) != 0)
 801e0fa:	1cfb      	adds	r3, r7, #3
 801e0fc:	781b      	ldrb	r3, [r3, #0]
 801e0fe:	220f      	movs	r2, #15
 801e100:	4013      	ands	r3, r2
 801e102:	d00d      	beq.n	801e120 <HAL_PCD_DataInStageCallback+0x40>
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
 801e104:	1cfb      	adds	r3, r7, #3
 801e106:	781b      	ldrb	r3, [r3, #0]
 801e108:	220f      	movs	r2, #15
 801e10a:	401a      	ands	r2, r3
 801e10c:	0013      	movs	r3, r2
 801e10e:	005b      	lsls	r3, r3, #1
 801e110:	189b      	adds	r3, r3, r2
 801e112:	009b      	lsls	r3, r3, #2
 801e114:	3348      	adds	r3, #72	@ 0x48
 801e116:	693a      	ldr	r2, [r7, #16]
 801e118:	18d3      	adds	r3, r2, r3
 801e11a:	3304      	adds	r3, #4
 801e11c:	61fb      	str	r3, [r7, #28]
 801e11e:	e00b      	b.n	801e138 <HAL_PCD_DataInStageCallback+0x58>
    else
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 801e120:	1cfb      	adds	r3, r7, #3
 801e122:	781b      	ldrb	r3, [r3, #0]
 801e124:	220f      	movs	r2, #15
 801e126:	401a      	ands	r2, r3
 801e128:	0013      	movs	r3, r2
 801e12a:	005b      	lsls	r3, r3, #1
 801e12c:	189b      	adds	r3, r3, r2
 801e12e:	009b      	lsls	r3, r3, #2
 801e130:	693a      	ldr	r2, [r7, #16]
 801e132:	18d3      	adds	r3, r2, r3
 801e134:	3304      	adds	r3, #4
 801e136:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 801e138:	69fb      	ldr	r3, [r7, #28]
 801e13a:	681b      	ldr	r3, [r3, #0]
 801e13c:	3320      	adds	r3, #32
 801e13e:	60fb      	str	r3, [r7, #12]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 801e140:	1cfb      	adds	r3, r7, #3
 801e142:	781b      	ldrb	r3, [r3, #0]
 801e144:	2b00      	cmp	r3, #0
 801e146:	d164      	bne.n	801e212 <HAL_PCD_DataInStageCallback+0x132>
    {

        /* Get the pointer to the logical endpoint from the transfer request.  */
        endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801e148:	68fb      	ldr	r3, [r7, #12]
 801e14a:	689b      	ldr	r3, [r3, #8]
 801e14c:	60bb      	str	r3, [r7, #8]

        /* Check if we need to send data again on control endpoint. */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_TX)
 801e14e:	69fb      	ldr	r3, [r7, #28]
 801e150:	7a1b      	ldrb	r3, [r3, #8]
 801e152:	2b01      	cmp	r3, #1
 801e154:	d000      	beq.n	801e158 <HAL_PCD_DataInStageCallback+0x78>
 801e156:	e082      	b.n	801e25e <HAL_PCD_DataInStageCallback+0x17e>
        {

            /* Arm Status transfer.  */
            HAL_PCD_EP_Receive(hpcd, 0, 0, 0);
 801e158:	6878      	ldr	r0, [r7, #4]
 801e15a:	2300      	movs	r3, #0
 801e15c:	2200      	movs	r2, #0
 801e15e:	2100      	movs	r1, #0
 801e160:	f7f5 f8de 	bl	8013320 <HAL_PCD_EP_Receive>

            /* Are we done with this transfer ? */
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 801e164:	68fb      	ldr	r3, [r7, #12]
 801e166:	69db      	ldr	r3, [r3, #28]
                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 801e168:	68ba      	ldr	r2, [r7, #8]
 801e16a:	8a12      	ldrh	r2, [r2, #16]
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 801e16c:	4293      	cmp	r3, r2
 801e16e:	d82b      	bhi.n	801e1c8 <HAL_PCD_DataInStageCallback+0xe8>
            {

                /* There is no data to send but we may need to send a Zero Length Packet.  */
                if (transfer_request -> ux_slave_transfer_request_force_zlp ==  UX_TRUE)
 801e170:	68fb      	ldr	r3, [r7, #12]
 801e172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e174:	2b01      	cmp	r3, #1
 801e176:	d10a      	bne.n	801e18e <HAL_PCD_DataInStageCallback+0xae>
                {

                    /* Arm a ZLP packet on IN.  */
                    HAL_PCD_EP_Transmit(hpcd,
 801e178:	68bb      	ldr	r3, [r7, #8]
 801e17a:	7b99      	ldrb	r1, [r3, #14]
 801e17c:	6878      	ldr	r0, [r7, #4]
 801e17e:	2300      	movs	r3, #0
 801e180:	2200      	movs	r2, #0
 801e182:	f7f5 f91d 	bl	80133c0 <HAL_PCD_EP_Transmit>
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress, 0, 0);

                    /* Reset the ZLP condition.  */
                    transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801e186:	68fb      	ldr	r3, [r7, #12]
 801e188:	2200      	movs	r2, #0
 801e18a:	639a      	str	r2, [r3, #56]	@ 0x38
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif /* defined(UX_DEVICE_STANDALONE) */
        }
    }
}
 801e18c:	e067      	b.n	801e25e <HAL_PCD_DataInStageCallback+0x17e>
                    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801e18e:	68fb      	ldr	r3, [r7, #12]
 801e190:	2200      	movs	r2, #0
 801e192:	625a      	str	r2, [r3, #36]	@ 0x24
                    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801e194:	68fb      	ldr	r3, [r7, #12]
 801e196:	2202      	movs	r2, #2
 801e198:	601a      	str	r2, [r3, #0]
                        transfer_request -> ux_slave_transfer_request_requested_length;
 801e19a:	68fb      	ldr	r3, [r7, #12]
 801e19c:	695a      	ldr	r2, [r3, #20]
                    transfer_request -> ux_slave_transfer_request_actual_length =
 801e19e:	68fb      	ldr	r3, [r7, #12]
 801e1a0:	619a      	str	r2, [r3, #24]
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 801e1a2:	69fb      	ldr	r3, [r7, #28]
 801e1a4:	685b      	ldr	r3, [r3, #4]
 801e1a6:	2208      	movs	r2, #8
 801e1a8:	431a      	orrs	r2, r3
 801e1aa:	69fb      	ldr	r3, [r7, #28]
 801e1ac:	605a      	str	r2, [r3, #4]
                    if (transfer_request -> ux_slave_transfer_request_completion_function)
 801e1ae:	68fb      	ldr	r3, [r7, #12]
 801e1b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801e1b2:	2b00      	cmp	r3, #0
 801e1b4:	d004      	beq.n	801e1c0 <HAL_PCD_DataInStageCallback+0xe0>
                        transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 801e1b6:	68fb      	ldr	r3, [r7, #12]
 801e1b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801e1ba:	68fa      	ldr	r2, [r7, #12]
 801e1bc:	0010      	movs	r0, r2
 801e1be:	4798      	blx	r3
                    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 801e1c0:	69fb      	ldr	r3, [r7, #28]
 801e1c2:	2204      	movs	r2, #4
 801e1c4:	721a      	strb	r2, [r3, #8]
}
 801e1c6:	e04a      	b.n	801e25e <HAL_PCD_DataInStageCallback+0x17e>
                transfer_length = transfer_request -> ux_slave_transfer_request_in_transfer_length - endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801e1c8:	68fb      	ldr	r3, [r7, #12]
 801e1ca:	69db      	ldr	r3, [r3, #28]
 801e1cc:	68ba      	ldr	r2, [r7, #8]
 801e1ce:	8a12      	ldrh	r2, [r2, #16]
 801e1d0:	1a9b      	subs	r3, r3, r2
 801e1d2:	61bb      	str	r3, [r7, #24]
                if (transfer_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 801e1d4:	68bb      	ldr	r3, [r7, #8]
 801e1d6:	8a1b      	ldrh	r3, [r3, #16]
 801e1d8:	001a      	movs	r2, r3
 801e1da:	69bb      	ldr	r3, [r7, #24]
 801e1dc:	4293      	cmp	r3, r2
 801e1de:	d902      	bls.n	801e1e6 <HAL_PCD_DataInStageCallback+0x106>
                    transfer_length =  endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801e1e0:	68bb      	ldr	r3, [r7, #8]
 801e1e2:	8a1b      	ldrh	r3, [r3, #16]
 801e1e4:	61bb      	str	r3, [r7, #24]
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801e1e6:	68fb      	ldr	r3, [r7, #12]
 801e1e8:	691b      	ldr	r3, [r3, #16]
 801e1ea:	68ba      	ldr	r2, [r7, #8]
 801e1ec:	8a12      	ldrh	r2, [r2, #16]
 801e1ee:	189a      	adds	r2, r3, r2
 801e1f0:	68fb      	ldr	r3, [r7, #12]
 801e1f2:	611a      	str	r2, [r3, #16]
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
 801e1f4:	68fb      	ldr	r3, [r7, #12]
 801e1f6:	69da      	ldr	r2, [r3, #28]
 801e1f8:	69bb      	ldr	r3, [r7, #24]
 801e1fa:	1ad2      	subs	r2, r2, r3
 801e1fc:	68fb      	ldr	r3, [r7, #12]
 801e1fe:	61da      	str	r2, [r3, #28]
                HAL_PCD_EP_Transmit(hpcd,
 801e200:	68bb      	ldr	r3, [r7, #8]
 801e202:	7b99      	ldrb	r1, [r3, #14]
                            transfer_request->ux_slave_transfer_request_current_data_pointer,
 801e204:	68fb      	ldr	r3, [r7, #12]
 801e206:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Transmit(hpcd,
 801e208:	69bb      	ldr	r3, [r7, #24]
 801e20a:	6878      	ldr	r0, [r7, #4]
 801e20c:	f7f5 f8d8 	bl	80133c0 <HAL_PCD_EP_Transmit>
}
 801e210:	e025      	b.n	801e25e <HAL_PCD_DataInStageCallback+0x17e>
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 801e212:	68fb      	ldr	r3, [r7, #12]
 801e214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e216:	2b00      	cmp	r3, #0
 801e218:	d011      	beq.n	801e23e <HAL_PCD_DataInStageCallback+0x15e>
            transfer_request -> ux_slave_transfer_request_requested_length)
 801e21a:	68fb      	ldr	r3, [r7, #12]
 801e21c:	695b      	ldr	r3, [r3, #20]
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 801e21e:	2b00      	cmp	r3, #0
 801e220:	d00d      	beq.n	801e23e <HAL_PCD_DataInStageCallback+0x15e>
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801e222:	68fb      	ldr	r3, [r7, #12]
 801e224:	2200      	movs	r2, #0
 801e226:	639a      	str	r2, [r3, #56]	@ 0x38
            transfer_request -> ux_slave_transfer_request_in_transfer_length = 0;
 801e228:	68fb      	ldr	r3, [r7, #12]
 801e22a:	2200      	movs	r2, #0
 801e22c:	61da      	str	r2, [r3, #28]
            HAL_PCD_EP_Transmit(hpcd, epnum, 0, 0);
 801e22e:	1cfb      	adds	r3, r7, #3
 801e230:	7819      	ldrb	r1, [r3, #0]
 801e232:	6878      	ldr	r0, [r7, #4]
 801e234:	2300      	movs	r3, #0
 801e236:	2200      	movs	r2, #0
 801e238:	f7f5 f8c2 	bl	80133c0 <HAL_PCD_EP_Transmit>
}
 801e23c:	e00f      	b.n	801e25e <HAL_PCD_DataInStageCallback+0x17e>
            transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801e23e:	68fb      	ldr	r3, [r7, #12]
 801e240:	2200      	movs	r2, #0
 801e242:	625a      	str	r2, [r3, #36]	@ 0x24
            transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801e244:	68fb      	ldr	r3, [r7, #12]
 801e246:	2202      	movs	r2, #2
 801e248:	601a      	str	r2, [r3, #0]
                transfer_request -> ux_slave_transfer_request_requested_length;
 801e24a:	68fb      	ldr	r3, [r7, #12]
 801e24c:	695a      	ldr	r2, [r3, #20]
            transfer_request -> ux_slave_transfer_request_actual_length =
 801e24e:	68fb      	ldr	r3, [r7, #12]
 801e250:	619a      	str	r2, [r3, #24]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 801e252:	69fb      	ldr	r3, [r7, #28]
 801e254:	685b      	ldr	r3, [r3, #4]
 801e256:	2208      	movs	r2, #8
 801e258:	431a      	orrs	r2, r3
 801e25a:	69fb      	ldr	r3, [r7, #28]
 801e25c:	605a      	str	r2, [r3, #4]
}
 801e25e:	46c0      	nop			@ (mov r8, r8)
 801e260:	46bd      	mov	sp, r7
 801e262:	b008      	add	sp, #32
 801e264:	bd80      	pop	{r7, pc}
 801e266:	46c0      	nop			@ (mov r8, r8)
 801e268:	20003b20 	.word	0x20003b20

0801e26c <HAL_PCD_DataOutStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 801e26c:	b580      	push	{r7, lr}
 801e26e:	b088      	sub	sp, #32
 801e270:	af00      	add	r7, sp, #0
 801e272:	6078      	str	r0, [r7, #4]
 801e274:	000a      	movs	r2, r1
 801e276:	1cfb      	adds	r3, r7, #3
 801e278:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 801e27a:	4b44      	ldr	r3, [pc, #272]	@ (801e38c <HAL_PCD_DataOutStageCallback+0x120>)
 801e27c:	681b      	ldr	r3, [r3, #0]
 801e27e:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801e280:	69fb      	ldr	r3, [r7, #28]
 801e282:	69db      	ldr	r3, [r3, #28]
 801e284:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed = &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 801e286:	1cfb      	adds	r3, r7, #3
 801e288:	781b      	ldrb	r3, [r3, #0]
 801e28a:	220f      	movs	r2, #15
 801e28c:	401a      	ands	r2, r3
 801e28e:	0013      	movs	r3, r2
 801e290:	005b      	lsls	r3, r3, #1
 801e292:	189b      	adds	r3, r3, r2
 801e294:	009b      	lsls	r3, r3, #2
 801e296:	69ba      	ldr	r2, [r7, #24]
 801e298:	18d3      	adds	r3, r2, r3
 801e29a:	3304      	adds	r3, #4
 801e29c:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request = &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 801e29e:	697b      	ldr	r3, [r7, #20]
 801e2a0:	681b      	ldr	r3, [r3, #0]
 801e2a2:	3320      	adds	r3, #32
 801e2a4:	613b      	str	r3, [r7, #16]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 801e2a6:	1cfb      	adds	r3, r7, #3
 801e2a8:	781b      	ldrb	r3, [r3, #0]
 801e2aa:	2b00      	cmp	r3, #0
 801e2ac:	d153      	bne.n	801e356 <HAL_PCD_DataOutStageCallback+0xea>
    {

        /* Check if we have received something on endpoint 0 during data phase .  */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_RX)
 801e2ae:	697b      	ldr	r3, [r7, #20]
 801e2b0:	7a1b      	ldrb	r3, [r3, #8]
 801e2b2:	2b02      	cmp	r3, #2
 801e2b4:	d165      	bne.n	801e382 <HAL_PCD_DataOutStageCallback+0x116>
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint = transfer_request -> ux_slave_transfer_request_endpoint;
 801e2b6:	693b      	ldr	r3, [r7, #16]
 801e2b8:	689b      	ldr	r3, [r3, #8]
 801e2ba:	60fb      	str	r3, [r7, #12]

            /* Read the received data length for the Control endpoint.  */
            transfer_length = HAL_PCD_EP_GetRxCount(hpcd, epnum);
 801e2bc:	1cfb      	adds	r3, r7, #3
 801e2be:	781a      	ldrb	r2, [r3, #0]
 801e2c0:	687b      	ldr	r3, [r7, #4]
 801e2c2:	0011      	movs	r1, r2
 801e2c4:	0018      	movs	r0, r3
 801e2c6:	f7f5 f862 	bl	801338e <HAL_PCD_EP_GetRxCount>
 801e2ca:	0003      	movs	r3, r0
 801e2cc:	60bb      	str	r3, [r7, #8]

            /* Update the length of the data received.  */
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
 801e2ce:	693b      	ldr	r3, [r7, #16]
 801e2d0:	699a      	ldr	r2, [r3, #24]
 801e2d2:	68bb      	ldr	r3, [r7, #8]
 801e2d4:	18d2      	adds	r2, r2, r3
 801e2d6:	693b      	ldr	r3, [r7, #16]
 801e2d8:	619a      	str	r2, [r3, #24]

            /* Can we accept this much?  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 801e2da:	693b      	ldr	r3, [r7, #16]
 801e2dc:	699a      	ldr	r2, [r3, #24]
                transfer_request -> ux_slave_transfer_request_requested_length)
 801e2de:	693b      	ldr	r3, [r7, #16]
 801e2e0:	695b      	ldr	r3, [r3, #20]
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 801e2e2:	429a      	cmp	r2, r3
 801e2e4:	d824      	bhi.n	801e330 <HAL_PCD_DataOutStageCallback+0xc4>
            {

                /* Are we done with this transfer ? */
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 801e2e6:	693b      	ldr	r3, [r7, #16]
 801e2e8:	699a      	ldr	r2, [r3, #24]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 801e2ea:	693b      	ldr	r3, [r7, #16]
 801e2ec:	695b      	ldr	r3, [r3, #20]
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 801e2ee:	429a      	cmp	r2, r3
 801e2f0:	d005      	beq.n	801e2fe <HAL_PCD_DataOutStageCallback+0x92>
                    (transfer_length != endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize))
 801e2f2:	68fb      	ldr	r3, [r7, #12]
 801e2f4:	8a1b      	ldrh	r3, [r3, #16]
 801e2f6:	001a      	movs	r2, r3
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 801e2f8:	68bb      	ldr	r3, [r7, #8]
 801e2fa:	4293      	cmp	r3, r2
 801e2fc:	d007      	beq.n	801e30e <HAL_PCD_DataOutStageCallback+0xa2>
                {
#if defined(UX_DEVICE_STANDALONE)
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_OUT;
 801e2fe:	697b      	ldr	r3, [r7, #20]
 801e300:	685b      	ldr	r3, [r3, #4]
 801e302:	22c0      	movs	r2, #192	@ 0xc0
 801e304:	0092      	lsls	r2, r2, #2
 801e306:	431a      	orrs	r2, r3
 801e308:	697b      	ldr	r3, [r7, #20]
 801e30a:	605a      	str	r2, [r3, #4]
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif
    }

}
 801e30c:	e039      	b.n	801e382 <HAL_PCD_DataOutStageCallback+0x116>
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801e30e:	693b      	ldr	r3, [r7, #16]
 801e310:	691b      	ldr	r3, [r3, #16]
 801e312:	68fa      	ldr	r2, [r7, #12]
 801e314:	8a12      	ldrh	r2, [r2, #16]
 801e316:	189a      	adds	r2, r3, r2
 801e318:	693b      	ldr	r3, [r7, #16]
 801e31a:	611a      	str	r2, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 801e31c:	68fb      	ldr	r3, [r7, #12]
 801e31e:	7b99      	ldrb	r1, [r3, #14]
                                transfer_request -> ux_slave_transfer_request_current_data_pointer,
 801e320:	693b      	ldr	r3, [r7, #16]
 801e322:	691a      	ldr	r2, [r3, #16]
                                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize);
 801e324:	68fb      	ldr	r3, [r7, #12]
 801e326:	8a1b      	ldrh	r3, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 801e328:	6878      	ldr	r0, [r7, #4]
 801e32a:	f7f4 fff9 	bl	8013320 <HAL_PCD_EP_Receive>
}
 801e32e:	e028      	b.n	801e382 <HAL_PCD_DataOutStageCallback+0x116>
                transfer_request -> ux_slave_transfer_request_completion_code =  UX_TRANSFER_BUFFER_OVERFLOW;
 801e330:	693b      	ldr	r3, [r7, #16]
 801e332:	2227      	movs	r2, #39	@ 0x27
 801e334:	625a      	str	r2, [r3, #36]	@ 0x24
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 801e336:	697b      	ldr	r3, [r7, #20]
 801e338:	685b      	ldr	r3, [r3, #4]
 801e33a:	2208      	movs	r2, #8
 801e33c:	431a      	orrs	r2, r3
 801e33e:	697b      	ldr	r3, [r7, #20]
 801e340:	605a      	str	r2, [r3, #4]
                if (transfer_request -> ux_slave_transfer_request_completion_function)
 801e342:	693b      	ldr	r3, [r7, #16]
 801e344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801e346:	2b00      	cmp	r3, #0
 801e348:	d01b      	beq.n	801e382 <HAL_PCD_DataOutStageCallback+0x116>
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 801e34a:	693b      	ldr	r3, [r7, #16]
 801e34c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801e34e:	693a      	ldr	r2, [r7, #16]
 801e350:	0010      	movs	r0, r2
 801e352:	4798      	blx	r3
}
 801e354:	e015      	b.n	801e382 <HAL_PCD_DataOutStageCallback+0x116>
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
 801e356:	1cfb      	adds	r3, r7, #3
 801e358:	781a      	ldrb	r2, [r3, #0]
 801e35a:	687b      	ldr	r3, [r7, #4]
 801e35c:	0011      	movs	r1, r2
 801e35e:	0018      	movs	r0, r3
 801e360:	f7f5 f815 	bl	801338e <HAL_PCD_EP_GetRxCount>
 801e364:	0002      	movs	r2, r0
 801e366:	693b      	ldr	r3, [r7, #16]
 801e368:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801e36a:	693b      	ldr	r3, [r7, #16]
 801e36c:	2200      	movs	r2, #0
 801e36e:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801e370:	693b      	ldr	r3, [r7, #16]
 801e372:	2202      	movs	r2, #2
 801e374:	601a      	str	r2, [r3, #0]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 801e376:	697b      	ldr	r3, [r7, #20]
 801e378:	685b      	ldr	r3, [r3, #4]
 801e37a:	2208      	movs	r2, #8
 801e37c:	431a      	orrs	r2, r3
 801e37e:	697b      	ldr	r3, [r7, #20]
 801e380:	605a      	str	r2, [r3, #4]
}
 801e382:	46c0      	nop			@ (mov r8, r8)
 801e384:	46bd      	mov	sp, r7
 801e386:	b008      	add	sp, #32
 801e388:	bd80      	pop	{r7, pc}
 801e38a:	46c0      	nop			@ (mov r8, r8)
 801e38c:	20003b20 	.word	0x20003b20

0801e390 <HAL_PCD_ResetCallback>:
/*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 801e390:	b580      	push	{r7, lr}
 801e392:	b082      	sub	sp, #8
 801e394:	af00      	add	r7, sp, #0
 801e396:	6078      	str	r0, [r7, #4]

    /* If the device is attached or configured, we need to disconnect it.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
 801e398:	4b11      	ldr	r3, [pc, #68]	@ (801e3e0 <HAL_PCD_ResetCallback+0x50>)
 801e39a:	681b      	ldr	r3, [r3, #0]
 801e39c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801e39e:	2b00      	cmp	r3, #0
 801e3a0:	d001      	beq.n	801e3a6 <HAL_PCD_ResetCallback+0x16>
    {

        /* Disconnect the device.  */
        _ux_device_stack_disconnect();
 801e3a2:	f7fd fecd 	bl	801c140 <_ux_device_stack_disconnect>
    }

    /* Set USB Current Speed */
    switch(hpcd -> Init.speed)
 801e3a6:	687b      	ldr	r3, [r7, #4]
 801e3a8:	795b      	ldrb	r3, [r3, #5]
 801e3aa:	2b02      	cmp	r3, #2
 801e3ac:	d106      	bne.n	801e3bc <HAL_PCD_ResetCallback+0x2c>
        break;
#endif
    case PCD_SPEED_FULL:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 801e3ae:	4b0c      	ldr	r3, [pc, #48]	@ (801e3e0 <HAL_PCD_ResetCallback+0x50>)
 801e3b0:	681a      	ldr	r2, [r3, #0]
 801e3b2:	23a0      	movs	r3, #160	@ 0xa0
 801e3b4:	005b      	lsls	r3, r3, #1
 801e3b6:	2101      	movs	r1, #1
 801e3b8:	50d1      	str	r1, [r2, r3]
        break;
 801e3ba:	e006      	b.n	801e3ca <HAL_PCD_ResetCallback+0x3a>

    default:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 801e3bc:	4b08      	ldr	r3, [pc, #32]	@ (801e3e0 <HAL_PCD_ResetCallback+0x50>)
 801e3be:	681a      	ldr	r2, [r3, #0]
 801e3c0:	23a0      	movs	r3, #160	@ 0xa0
 801e3c2:	005b      	lsls	r3, r3, #1
 801e3c4:	2101      	movs	r1, #1
 801e3c6:	50d1      	str	r1, [r2, r3]
        break;
 801e3c8:	46c0      	nop			@ (mov r8, r8)
    }

    /* Complete the device initialization.  */
    _ux_dcd_stm32_initialize_complete();
 801e3ca:	f000 fa63 	bl	801e894 <_ux_dcd_stm32_initialize_complete>

    /* Mark the device as attached now.  */
    _ux_system_slave -> ux_system_slave_device.ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801e3ce:	4b04      	ldr	r3, [pc, #16]	@ (801e3e0 <HAL_PCD_ResetCallback+0x50>)
 801e3d0:	681b      	ldr	r3, [r3, #0]
 801e3d2:	2201      	movs	r2, #1
 801e3d4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 801e3d6:	46c0      	nop			@ (mov r8, r8)
 801e3d8:	46bd      	mov	sp, r7
 801e3da:	b002      	add	sp, #8
 801e3dc:	bd80      	pop	{r7, pc}
 801e3de:	46c0      	nop			@ (mov r8, r8)
 801e3e0:	20003b20 	.word	0x20003b20

0801e3e4 <HAL_PCD_SuspendCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 801e3e4:	b580      	push	{r7, lr}
 801e3e6:	b082      	sub	sp, #8
 801e3e8:	af00      	add	r7, sp, #0
 801e3ea:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801e3ec:	4b08      	ldr	r3, [pc, #32]	@ (801e410 <HAL_PCD_SuspendCallback+0x2c>)
 801e3ee:	681a      	ldr	r2, [r3, #0]
 801e3f0:	23b2      	movs	r3, #178	@ 0xb2
 801e3f2:	005b      	lsls	r3, r3, #1
 801e3f4:	58d3      	ldr	r3, [r2, r3]
 801e3f6:	2b00      	cmp	r3, #0
 801e3f8:	d006      	beq.n	801e408 <HAL_PCD_SuspendCallback+0x24>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_SUSPENDED);
 801e3fa:	4b05      	ldr	r3, [pc, #20]	@ (801e410 <HAL_PCD_SuspendCallback+0x2c>)
 801e3fc:	681a      	ldr	r2, [r3, #0]
 801e3fe:	23b2      	movs	r3, #178	@ 0xb2
 801e400:	005b      	lsls	r3, r3, #1
 801e402:	58d3      	ldr	r3, [r2, r3]
 801e404:	20f4      	movs	r0, #244	@ 0xf4
 801e406:	4798      	blx	r3
    }
}
 801e408:	46c0      	nop			@ (mov r8, r8)
 801e40a:	46bd      	mov	sp, r7
 801e40c:	b002      	add	sp, #8
 801e40e:	bd80      	pop	{r7, pc}
 801e410:	20003b20 	.word	0x20003b20

0801e414 <HAL_PCD_ResumeCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 801e414:	b580      	push	{r7, lr}
 801e416:	b082      	sub	sp, #8
 801e418:	af00      	add	r7, sp, #0
 801e41a:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801e41c:	4b08      	ldr	r3, [pc, #32]	@ (801e440 <HAL_PCD_ResumeCallback+0x2c>)
 801e41e:	681a      	ldr	r2, [r3, #0]
 801e420:	23b2      	movs	r3, #178	@ 0xb2
 801e422:	005b      	lsls	r3, r3, #1
 801e424:	58d3      	ldr	r3, [r2, r3]
 801e426:	2b00      	cmp	r3, #0
 801e428:	d006      	beq.n	801e438 <HAL_PCD_ResumeCallback+0x24>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_RESUMED);
 801e42a:	4b05      	ldr	r3, [pc, #20]	@ (801e440 <HAL_PCD_ResumeCallback+0x2c>)
 801e42c:	681a      	ldr	r2, [r3, #0]
 801e42e:	23b2      	movs	r3, #178	@ 0xb2
 801e430:	005b      	lsls	r3, r3, #1
 801e432:	58d3      	ldr	r3, [r2, r3]
 801e434:	20f3      	movs	r0, #243	@ 0xf3
 801e436:	4798      	blx	r3
    }
}
 801e438:	46c0      	nop			@ (mov r8, r8)
 801e43a:	46bd      	mov	sp, r7
 801e43c:	b002      	add	sp, #8
 801e43e:	bd80      	pop	{r7, pc}
 801e440:	20003b20 	.word	0x20003b20

0801e444 <HAL_PCD_SOFCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 801e444:	b580      	push	{r7, lr}
 801e446:	b082      	sub	sp, #8
 801e448:	af00      	add	r7, sp, #0
 801e44a:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801e44c:	4b08      	ldr	r3, [pc, #32]	@ (801e470 <HAL_PCD_SOFCallback+0x2c>)
 801e44e:	681a      	ldr	r2, [r3, #0]
 801e450:	23b2      	movs	r3, #178	@ 0xb2
 801e452:	005b      	lsls	r3, r3, #1
 801e454:	58d3      	ldr	r3, [r2, r3]
 801e456:	2b00      	cmp	r3, #0
 801e458:	d006      	beq.n	801e468 <HAL_PCD_SOFCallback+0x24>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_SOF_RECEIVED);
 801e45a:	4b05      	ldr	r3, [pc, #20]	@ (801e470 <HAL_PCD_SOFCallback+0x2c>)
 801e45c:	681a      	ldr	r2, [r3, #0]
 801e45e:	23b2      	movs	r3, #178	@ 0xb2
 801e460:	005b      	lsls	r3, r3, #1
 801e462:	58d3      	ldr	r3, [r2, r3]
 801e464:	20f0      	movs	r0, #240	@ 0xf0
 801e466:	4798      	blx	r3
    }
}
 801e468:	46c0      	nop			@ (mov r8, r8)
 801e46a:	46bd      	mov	sp, r7
 801e46c:	b002      	add	sp, #8
 801e46e:	bd80      	pop	{r7, pc}
 801e470:	20003b20 	.word	0x20003b20

0801e474 <_stm32_ed_get>:
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    PCD_HandleTypeDef   *pcd_handle;
} UX_DCD_STM32;

static inline struct UX_DCD_STM32_ED_STRUCT *_stm32_ed_get(UX_DCD_STM32 *dcd_stm32, ULONG ep_addr)
{
 801e474:	b580      	push	{r7, lr}
 801e476:	b084      	sub	sp, #16
 801e478:	af00      	add	r7, sp, #0
 801e47a:	6078      	str	r0, [r7, #4]
 801e47c:	6039      	str	r1, [r7, #0]
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
ULONG ep_dir = ep_addr & 0x80u;
 801e47e:	683b      	ldr	r3, [r7, #0]
 801e480:	2280      	movs	r2, #128	@ 0x80
 801e482:	4013      	ands	r3, r2
 801e484:	60fb      	str	r3, [r7, #12]
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
ULONG ep_num = ep_addr & 0x7Fu;
 801e486:	683b      	ldr	r3, [r7, #0]
 801e488:	227f      	movs	r2, #127	@ 0x7f
 801e48a:	4013      	ands	r3, r2
 801e48c:	60bb      	str	r3, [r7, #8]

    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801e48e:	68bb      	ldr	r3, [r7, #8]
 801e490:	2b05      	cmp	r3, #5
 801e492:	d807      	bhi.n	801e4a4 <_stm32_ed_get+0x30>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 801e494:	687b      	ldr	r3, [r7, #4]
 801e496:	2294      	movs	r2, #148	@ 0x94
 801e498:	589b      	ldr	r3, [r3, r2]
 801e49a:	791b      	ldrb	r3, [r3, #4]
 801e49c:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801e49e:	68bb      	ldr	r3, [r7, #8]
 801e4a0:	4293      	cmp	r3, r2
 801e4a2:	d301      	bcc.n	801e4a8 <_stm32_ed_get+0x34>
        return(UX_NULL);
 801e4a4:	2300      	movs	r3, #0
 801e4a6:	e014      	b.n	801e4d2 <_stm32_ed_get+0x5e>

#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if (ep_dir)
 801e4a8:	68fb      	ldr	r3, [r7, #12]
 801e4aa:	2b00      	cmp	r3, #0
 801e4ac:	d009      	beq.n	801e4c2 <_stm32_ed_get+0x4e>
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 801e4ae:	68ba      	ldr	r2, [r7, #8]
 801e4b0:	0013      	movs	r3, r2
 801e4b2:	005b      	lsls	r3, r3, #1
 801e4b4:	189b      	adds	r3, r3, r2
 801e4b6:	009b      	lsls	r3, r3, #2
 801e4b8:	3348      	adds	r3, #72	@ 0x48
 801e4ba:	687a      	ldr	r2, [r7, #4]
 801e4bc:	18d3      	adds	r3, r2, r3
 801e4be:	3304      	adds	r3, #4
 801e4c0:	e007      	b.n	801e4d2 <_stm32_ed_get+0x5e>
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */

    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 801e4c2:	68ba      	ldr	r2, [r7, #8]
 801e4c4:	0013      	movs	r3, r2
 801e4c6:	005b      	lsls	r3, r3, #1
 801e4c8:	189b      	adds	r3, r3, r2
 801e4ca:	009b      	lsls	r3, r3, #2
 801e4cc:	687a      	ldr	r2, [r7, #4]
 801e4ce:	18d3      	adds	r3, r2, r3
 801e4d0:	3304      	adds	r3, #4
}
 801e4d2:	0018      	movs	r0, r3
 801e4d4:	46bd      	mov	sp, r7
 801e4d6:	b004      	add	sp, #16
 801e4d8:	bd80      	pop	{r7, pc}

0801e4da <_ux_dcd_stm32_endpoint_create>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_create(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801e4da:	b590      	push	{r4, r7, lr}
 801e4dc:	b085      	sub	sp, #20
 801e4de:	af00      	add	r7, sp, #0
 801e4e0:	6078      	str	r0, [r7, #4]
 801e4e2:	6039      	str	r1, [r7, #0]
UX_DCD_STM32_ED     *ed;
ULONG               stm32_endpoint_index;


    /* The endpoint index in the array of the STM32 must match the endpoint number.  */
    stm32_endpoint_index =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & ~UX_ENDPOINT_DIRECTION;
 801e4e4:	683b      	ldr	r3, [r7, #0]
 801e4e6:	7b9b      	ldrb	r3, [r3, #14]
 801e4e8:	001a      	movs	r2, r3
 801e4ea:	2380      	movs	r3, #128	@ 0x80
 801e4ec:	439a      	bics	r2, r3
 801e4ee:	0013      	movs	r3, r2
 801e4f0:	60fb      	str	r3, [r7, #12]

    /* Get STM32 ED.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 801e4f2:	683b      	ldr	r3, [r7, #0]
 801e4f4:	7b9b      	ldrb	r3, [r3, #14]
 801e4f6:	001a      	movs	r2, r3
 801e4f8:	687b      	ldr	r3, [r7, #4]
 801e4fa:	0011      	movs	r1, r2
 801e4fc:	0018      	movs	r0, r3
 801e4fe:	f7ff ffb9 	bl	801e474 <_stm32_ed_get>
 801e502:	0003      	movs	r3, r0
 801e504:	60bb      	str	r3, [r7, #8]

    if (ed == UX_NULL)
 801e506:	68bb      	ldr	r3, [r7, #8]
 801e508:	2b00      	cmp	r3, #0
 801e50a:	d101      	bne.n	801e510 <_ux_dcd_stm32_endpoint_create+0x36>
        return(UX_NO_ED_AVAILABLE);
 801e50c:	2314      	movs	r3, #20
 801e50e:	e02f      	b.n	801e570 <_ux_dcd_stm32_endpoint_create+0x96>

    /* Check the endpoint status, if it is free, reserve it. If not reject this endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 801e510:	68bb      	ldr	r3, [r7, #8]
 801e512:	685b      	ldr	r3, [r3, #4]
 801e514:	2201      	movs	r2, #1
 801e516:	4013      	ands	r3, r2
 801e518:	d129      	bne.n	801e56e <_ux_dcd_stm32_endpoint_create+0x94>
    {

        /* We can use this endpoint.  */
        ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_USED;
 801e51a:	68bb      	ldr	r3, [r7, #8]
 801e51c:	685b      	ldr	r3, [r3, #4]
 801e51e:	2201      	movs	r2, #1
 801e520:	431a      	orrs	r2, r3
 801e522:	68bb      	ldr	r3, [r7, #8]
 801e524:	605a      	str	r2, [r3, #4]

        /* Keep the physical endpoint address in the endpoint container.  */
        endpoint -> ux_slave_endpoint_ed =  (VOID *) ed;
 801e526:	683b      	ldr	r3, [r7, #0]
 801e528:	68ba      	ldr	r2, [r7, #8]
 801e52a:	609a      	str	r2, [r3, #8]

        /* Save the endpoint pointer.  */
        ed -> ux_dcd_stm32_ed_endpoint =  endpoint;
 801e52c:	68bb      	ldr	r3, [r7, #8]
 801e52e:	683a      	ldr	r2, [r7, #0]
 801e530:	601a      	str	r2, [r3, #0]

        /* And its index.  */
        ed -> ux_dcd_stm32_ed_index =  stm32_endpoint_index;
 801e532:	68fb      	ldr	r3, [r7, #12]
 801e534:	b2da      	uxtb	r2, r3
 801e536:	68bb      	ldr	r3, [r7, #8]
 801e538:	725a      	strb	r2, [r3, #9]

        /* And its direction.  */
        ed -> ux_dcd_stm32_ed_direction =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION;
 801e53a:	683b      	ldr	r3, [r7, #0]
 801e53c:	7b9b      	ldrb	r3, [r3, #14]
 801e53e:	227f      	movs	r2, #127	@ 0x7f
 801e540:	4393      	bics	r3, r2
 801e542:	b2da      	uxtb	r2, r3
 801e544:	68bb      	ldr	r3, [r7, #8]
 801e546:	729a      	strb	r2, [r3, #10]

        /* Check if it is non-control endpoint.  */
        if (stm32_endpoint_index != 0)
 801e548:	68fb      	ldr	r3, [r7, #12]
 801e54a:	2b00      	cmp	r3, #0
 801e54c:	d00d      	beq.n	801e56a <_ux_dcd_stm32_endpoint_create+0x90>
        {

            /* Open the endpoint.  */
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801e54e:	687b      	ldr	r3, [r7, #4]
 801e550:	2294      	movs	r2, #148	@ 0x94
 801e552:	5898      	ldr	r0, [r3, r2]
 801e554:	683b      	ldr	r3, [r7, #0]
 801e556:	7b99      	ldrb	r1, [r3, #14]
 801e558:	683b      	ldr	r3, [r7, #0]
 801e55a:	8a1a      	ldrh	r2, [r3, #16]
                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize,
                            endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE);
 801e55c:	683b      	ldr	r3, [r7, #0]
 801e55e:	7bdb      	ldrb	r3, [r3, #15]
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801e560:	2403      	movs	r4, #3
 801e562:	4023      	ands	r3, r4
 801e564:	b2db      	uxtb	r3, r3
 801e566:	f7f4 fe19 	bl	801319c <HAL_PCD_EP_Open>
        }

        /* Return successful completion.  */
        return(UX_SUCCESS);
 801e56a:	2300      	movs	r3, #0
 801e56c:	e000      	b.n	801e570 <_ux_dcd_stm32_endpoint_create+0x96>
    }

    /* Return an error.  */
    return(UX_NO_ED_AVAILABLE);
 801e56e:	2314      	movs	r3, #20
}
 801e570:	0018      	movs	r0, r3
 801e572:	46bd      	mov	sp, r7
 801e574:	b005      	add	sp, #20
 801e576:	bd90      	pop	{r4, r7, pc}

0801e578 <_ux_dcd_stm32_endpoint_destroy>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_destroy(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801e578:	b580      	push	{r7, lr}
 801e57a:	b084      	sub	sp, #16
 801e57c:	af00      	add	r7, sp, #0
 801e57e:	6078      	str	r0, [r7, #4]
 801e580:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Keep the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801e582:	683b      	ldr	r3, [r7, #0]
 801e584:	689b      	ldr	r3, [r3, #8]
 801e586:	60fb      	str	r3, [r7, #12]

    /* We can free this endpoint.  */
    ed -> ux_dcd_stm32_ed_status =  UX_DCD_STM32_ED_STATUS_UNUSED;
 801e588:	68fb      	ldr	r3, [r7, #12]
 801e58a:	2200      	movs	r2, #0
 801e58c:	605a      	str	r2, [r3, #4]

    /* Deactivate the endpoint.  */
    HAL_PCD_EP_Close(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801e58e:	687b      	ldr	r3, [r7, #4]
 801e590:	2294      	movs	r2, #148	@ 0x94
 801e592:	589a      	ldr	r2, [r3, r2]
 801e594:	683b      	ldr	r3, [r7, #0]
 801e596:	7b9b      	ldrb	r3, [r3, #14]
 801e598:	0019      	movs	r1, r3
 801e59a:	0010      	movs	r0, r2
 801e59c:	f7f4 fe6f 	bl	801327e <HAL_PCD_EP_Close>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801e5a0:	2300      	movs	r3, #0
}
 801e5a2:	0018      	movs	r0, r3
 801e5a4:	46bd      	mov	sp, r7
 801e5a6:	b004      	add	sp, #16
 801e5a8:	bd80      	pop	{r7, pc}
	...

0801e5ac <_ux_dcd_stm32_endpoint_reset>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_reset(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801e5ac:	b580      	push	{r7, lr}
 801e5ae:	b084      	sub	sp, #16
 801e5b0:	af00      	add	r7, sp, #0
 801e5b2:	6078      	str	r0, [r7, #4]
 801e5b4:	6039      	str	r1, [r7, #0]
UX_INTERRUPT_SAVE_AREA
UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801e5b6:	683b      	ldr	r3, [r7, #0]
 801e5b8:	689b      	ldr	r3, [r3, #8]
 801e5ba:	60fb      	str	r3, [r7, #12]

    UX_DISABLE
 801e5bc:	f000 fb6e 	bl	801ec9c <_ux_utility_interrupt_disable>
 801e5c0:	0003      	movs	r3, r0
 801e5c2:	60bb      	str	r3, [r7, #8]

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 801e5c4:	68fb      	ldr	r3, [r7, #12]
 801e5c6:	685b      	ldr	r3, [r3, #4]
 801e5c8:	4a10      	ldr	r2, [pc, #64]	@ (801e60c <_ux_dcd_stm32_endpoint_reset+0x60>)
 801e5ca:	401a      	ands	r2, r3
 801e5cc:	68fb      	ldr	r3, [r7, #12]
 801e5ce:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_DONE |
                                      UX_DCD_STM32_ED_STATUS_SETUP);

    /* Set the state of the endpoint to IDLE.  */
    ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 801e5d0:	68fb      	ldr	r3, [r7, #12]
 801e5d2:	2200      	movs	r2, #0
 801e5d4:	721a      	strb	r2, [r3, #8]

    /* Clear STALL condition.  */
    HAL_PCD_EP_ClrStall(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 801e5d6:	687b      	ldr	r3, [r7, #4]
 801e5d8:	2294      	movs	r2, #148	@ 0x94
 801e5da:	589a      	ldr	r2, [r3, r2]
 801e5dc:	683b      	ldr	r3, [r7, #0]
 801e5de:	7b9b      	ldrb	r3, [r3, #14]
 801e5e0:	0019      	movs	r1, r3
 801e5e2:	0010      	movs	r0, r2
 801e5e4:	f7f4 ff84 	bl	80134f0 <HAL_PCD_EP_ClrStall>

    /* Flush buffer.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801e5e8:	687b      	ldr	r3, [r7, #4]
 801e5ea:	2294      	movs	r2, #148	@ 0x94
 801e5ec:	589a      	ldr	r2, [r3, r2]
 801e5ee:	683b      	ldr	r3, [r7, #0]
 801e5f0:	7b9b      	ldrb	r3, [r3, #14]
 801e5f2:	0019      	movs	r1, r3
 801e5f4:	0010      	movs	r0, r2
 801e5f6:	f7f5 f810 	bl	801361a <HAL_PCD_EP_Flush>
    /* Wakeup pending thread.  */
    if (endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore.tx_semaphore_suspended_count)
        _ux_utility_semaphore_put(&endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);
#endif

    UX_RESTORE
 801e5fa:	68bb      	ldr	r3, [r7, #8]
 801e5fc:	0018      	movs	r0, r3
 801e5fe:	f000 fb5c 	bl	801ecba <_ux_utility_interrupt_restore>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801e602:	2300      	movs	r3, #0
}
 801e604:	0018      	movs	r0, r3
 801e606:	46bd      	mov	sp, r7
 801e608:	b004      	add	sp, #16
 801e60a:	bd80      	pop	{r7, pc}
 801e60c:	fffffcf3 	.word	0xfffffcf3

0801e610 <_ux_dcd_stm32_endpoint_stall>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_stall(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801e610:	b580      	push	{r7, lr}
 801e612:	b084      	sub	sp, #16
 801e614:	af00      	add	r7, sp, #0
 801e616:	6078      	str	r0, [r7, #4]
 801e618:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801e61a:	683b      	ldr	r3, [r7, #0]
 801e61c:	689b      	ldr	r3, [r3, #8]
 801e61e:	60fb      	str	r3, [r7, #12]

    /* Set the endpoint to stall.  */
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
 801e620:	68fb      	ldr	r3, [r7, #12]
 801e622:	685b      	ldr	r3, [r3, #4]
 801e624:	2204      	movs	r2, #4
 801e626:	431a      	orrs	r2, r3
 801e628:	68fb      	ldr	r3, [r7, #12]
 801e62a:	605a      	str	r2, [r3, #4]

    /* Stall the endpoint.  */
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 801e62c:	687b      	ldr	r3, [r7, #4]
 801e62e:	2294      	movs	r2, #148	@ 0x94
 801e630:	5898      	ldr	r0, [r3, r2]
 801e632:	683b      	ldr	r3, [r7, #0]
 801e634:	7b9a      	ldrb	r2, [r3, #14]
 801e636:	68fb      	ldr	r3, [r7, #12]
 801e638:	7a9b      	ldrb	r3, [r3, #10]
 801e63a:	4313      	orrs	r3, r2
 801e63c:	b2db      	uxtb	r3, r3
 801e63e:	0019      	movs	r1, r3
 801e640:	f7f4 fefa 	bl	8013438 <HAL_PCD_EP_SetStall>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801e644:	2300      	movs	r3, #0
}
 801e646:	0018      	movs	r0, r3
 801e648:	46bd      	mov	sp, r7
 801e64a:	b004      	add	sp, #16
 801e64c:	bd80      	pop	{r7, pc}

0801e64e <_stm32_ed_get>:
{
 801e64e:	b580      	push	{r7, lr}
 801e650:	b084      	sub	sp, #16
 801e652:	af00      	add	r7, sp, #0
 801e654:	6078      	str	r0, [r7, #4]
 801e656:	6039      	str	r1, [r7, #0]
ULONG ep_dir = ep_addr & 0x80u;
 801e658:	683b      	ldr	r3, [r7, #0]
 801e65a:	2280      	movs	r2, #128	@ 0x80
 801e65c:	4013      	ands	r3, r2
 801e65e:	60fb      	str	r3, [r7, #12]
ULONG ep_num = ep_addr & 0x7Fu;
 801e660:	683b      	ldr	r3, [r7, #0]
 801e662:	227f      	movs	r2, #127	@ 0x7f
 801e664:	4013      	ands	r3, r2
 801e666:	60bb      	str	r3, [r7, #8]
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801e668:	68bb      	ldr	r3, [r7, #8]
 801e66a:	2b05      	cmp	r3, #5
 801e66c:	d807      	bhi.n	801e67e <_stm32_ed_get+0x30>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 801e66e:	687b      	ldr	r3, [r7, #4]
 801e670:	2294      	movs	r2, #148	@ 0x94
 801e672:	589b      	ldr	r3, [r3, r2]
 801e674:	791b      	ldrb	r3, [r3, #4]
 801e676:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801e678:	68bb      	ldr	r3, [r7, #8]
 801e67a:	4293      	cmp	r3, r2
 801e67c:	d301      	bcc.n	801e682 <_stm32_ed_get+0x34>
        return(UX_NULL);
 801e67e:	2300      	movs	r3, #0
 801e680:	e014      	b.n	801e6ac <_stm32_ed_get+0x5e>
    if (ep_dir)
 801e682:	68fb      	ldr	r3, [r7, #12]
 801e684:	2b00      	cmp	r3, #0
 801e686:	d009      	beq.n	801e69c <_stm32_ed_get+0x4e>
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 801e688:	68ba      	ldr	r2, [r7, #8]
 801e68a:	0013      	movs	r3, r2
 801e68c:	005b      	lsls	r3, r3, #1
 801e68e:	189b      	adds	r3, r3, r2
 801e690:	009b      	lsls	r3, r3, #2
 801e692:	3348      	adds	r3, #72	@ 0x48
 801e694:	687a      	ldr	r2, [r7, #4]
 801e696:	18d3      	adds	r3, r2, r3
 801e698:	3304      	adds	r3, #4
 801e69a:	e007      	b.n	801e6ac <_stm32_ed_get+0x5e>
    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 801e69c:	68ba      	ldr	r2, [r7, #8]
 801e69e:	0013      	movs	r3, r2
 801e6a0:	005b      	lsls	r3, r3, #1
 801e6a2:	189b      	adds	r3, r3, r2
 801e6a4:	009b      	lsls	r3, r3, #2
 801e6a6:	687a      	ldr	r2, [r7, #4]
 801e6a8:	18d3      	adds	r3, r2, r3
 801e6aa:	3304      	adds	r3, #4
}
 801e6ac:	0018      	movs	r0, r3
 801e6ae:	46bd      	mov	sp, r7
 801e6b0:	b004      	add	sp, #16
 801e6b2:	bd80      	pop	{r7, pc}

0801e6b4 <_ux_dcd_stm32_endpoint_status>:
/*                                            added bi-dir EP support,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_status(UX_DCD_STM32 *dcd_stm32, ULONG endpoint_index)
{
 801e6b4:	b580      	push	{r7, lr}
 801e6b6:	b084      	sub	sp, #16
 801e6b8:	af00      	add	r7, sp, #0
 801e6ba:	6078      	str	r0, [r7, #4]
 801e6bc:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED      *ed;


    /* Fetch the address of the physical endpoint.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint_index);
 801e6be:	683a      	ldr	r2, [r7, #0]
 801e6c0:	687b      	ldr	r3, [r7, #4]
 801e6c2:	0011      	movs	r1, r2
 801e6c4:	0018      	movs	r0, r3
 801e6c6:	f7ff ffc2 	bl	801e64e <_stm32_ed_get>
 801e6ca:	0003      	movs	r3, r0
 801e6cc:	60fb      	str	r3, [r7, #12]

    /* Check the endpoint status, if it is free, we have a illegal endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 801e6ce:	68fb      	ldr	r3, [r7, #12]
 801e6d0:	685b      	ldr	r3, [r3, #4]
 801e6d2:	2201      	movs	r2, #1
 801e6d4:	4013      	ands	r3, r2
 801e6d6:	d101      	bne.n	801e6dc <_ux_dcd_stm32_endpoint_status+0x28>
        return(UX_ERROR);
 801e6d8:	23ff      	movs	r3, #255	@ 0xff
 801e6da:	e007      	b.n	801e6ec <_ux_dcd_stm32_endpoint_status+0x38>

    /* Check if the endpoint is stalled.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_STALLED) == 0)
 801e6dc:	68fb      	ldr	r3, [r7, #12]
 801e6de:	685b      	ldr	r3, [r3, #4]
 801e6e0:	2204      	movs	r2, #4
 801e6e2:	4013      	ands	r3, r2
 801e6e4:	d101      	bne.n	801e6ea <_ux_dcd_stm32_endpoint_status+0x36>
        return(UX_FALSE);
 801e6e6:	2300      	movs	r3, #0
 801e6e8:	e000      	b.n	801e6ec <_ux_dcd_stm32_endpoint_status+0x38>
    else
        return(UX_TRUE);
 801e6ea:	2301      	movs	r3, #1
}
 801e6ec:	0018      	movs	r0, r3
 801e6ee:	46bd      	mov	sp, r7
 801e6f0:	b004      	add	sp, #16
 801e6f2:	bd80      	pop	{r7, pc}

0801e6f4 <_ux_dcd_stm32_frame_number_get>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_frame_number_get(UX_DCD_STM32 *dcd_stm32, ULONG *frame_number)
{
 801e6f4:	b580      	push	{r7, lr}
 801e6f6:	b082      	sub	sp, #8
 801e6f8:	af00      	add	r7, sp, #0
 801e6fa:	6078      	str	r0, [r7, #4]
 801e6fc:	6039      	str	r1, [r7, #0]

    /* This function never fails. */
    return(UX_SUCCESS);
 801e6fe:	2300      	movs	r3, #0
}
 801e700:	0018      	movs	r0, r3
 801e702:	46bd      	mov	sp, r7
 801e704:	b002      	add	sp, #8
 801e706:	bd80      	pop	{r7, pc}

0801e708 <_ux_dcd_stm32_function>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_function(UX_SLAVE_DCD *dcd, UINT function, VOID *parameter)
{
 801e708:	b580      	push	{r7, lr}
 801e70a:	b086      	sub	sp, #24
 801e70c:	af00      	add	r7, sp, #0
 801e70e:	60f8      	str	r0, [r7, #12]
 801e710:	60b9      	str	r1, [r7, #8]
 801e712:	607a      	str	r2, [r7, #4]
UINT             status;
UX_DCD_STM32     *dcd_stm32;


    /* Check the status of the controller.  */
    if (dcd -> ux_slave_dcd_status == UX_UNUSED)
 801e714:	68fb      	ldr	r3, [r7, #12]
 801e716:	681b      	ldr	r3, [r3, #0]
 801e718:	2b00      	cmp	r3, #0
 801e71a:	d106      	bne.n	801e72a <_ux_dcd_stm32_function+0x22>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_CONTROLLER_UNKNOWN);
 801e71c:	2255      	movs	r2, #85	@ 0x55
 801e71e:	2102      	movs	r1, #2
 801e720:	2002      	movs	r0, #2
 801e722:	f7fe fb29 	bl	801cd78 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONTROLLER_UNKNOWN, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_CONTROLLER_UNKNOWN);
 801e726:	2355      	movs	r3, #85	@ 0x55
 801e728:	e07e      	b.n	801e828 <_ux_dcd_stm32_function+0x120>
    }

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 =  (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801e72a:	68fb      	ldr	r3, [r7, #12]
 801e72c:	69db      	ldr	r3, [r3, #28]
 801e72e:	613b      	str	r3, [r7, #16]

    /* Look at the function and route it.  */
    switch(function)
 801e730:	68bb      	ldr	r3, [r7, #8]
 801e732:	3b0a      	subs	r3, #10
 801e734:	2b0b      	cmp	r3, #11
 801e736:	d86e      	bhi.n	801e816 <_ux_dcd_stm32_function+0x10e>
 801e738:	009a      	lsls	r2, r3, #2
 801e73a:	4b3d      	ldr	r3, [pc, #244]	@ (801e830 <_ux_dcd_stm32_function+0x128>)
 801e73c:	18d3      	adds	r3, r2, r3
 801e73e:	681b      	ldr	r3, [r3, #0]
 801e740:	469f      	mov	pc, r3
    {

    case UX_DCD_GET_FRAME_NUMBER:

        status =  _ux_dcd_stm32_frame_number_get(dcd_stm32, (ULONG *) parameter);
 801e742:	687a      	ldr	r2, [r7, #4]
 801e744:	693b      	ldr	r3, [r7, #16]
 801e746:	0011      	movs	r1, r2
 801e748:	0018      	movs	r0, r3
 801e74a:	f7ff ffd3 	bl	801e6f4 <_ux_dcd_stm32_frame_number_get>
 801e74e:	0003      	movs	r3, r0
 801e750:	617b      	str	r3, [r7, #20]
        break;
 801e752:	e068      	b.n	801e826 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_TRANSFER_REQUEST:

#if defined(UX_DEVICE_STANDALONE)
        status =  _ux_dcd_stm32_transfer_run(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
 801e754:	687a      	ldr	r2, [r7, #4]
 801e756:	693b      	ldr	r3, [r7, #16]
 801e758:	0011      	movs	r1, r2
 801e75a:	0018      	movs	r0, r3
 801e75c:	f000 f98c 	bl	801ea78 <_ux_dcd_stm32_transfer_run>
 801e760:	0003      	movs	r3, r0
 801e762:	617b      	str	r3, [r7, #20]
#else
        status =  _ux_dcd_stm32_transfer_request(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
#endif /* defined(UX_DEVICE_STANDALONE) */
        break;
 801e764:	e05f      	b.n	801e826 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_TRANSFER_ABORT:
        status = _ux_dcd_stm32_transfer_abort(dcd_stm32, parameter);
 801e766:	687a      	ldr	r2, [r7, #4]
 801e768:	693b      	ldr	r3, [r7, #16]
 801e76a:	0011      	movs	r1, r2
 801e76c:	0018      	movs	r0, r3
 801e76e:	f000 f963 	bl	801ea38 <_ux_dcd_stm32_transfer_abort>
 801e772:	0003      	movs	r3, r0
 801e774:	617b      	str	r3, [r7, #20]
        break;
 801e776:	e056      	b.n	801e826 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_CREATE_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_create(dcd_stm32, parameter);
 801e778:	687a      	ldr	r2, [r7, #4]
 801e77a:	693b      	ldr	r3, [r7, #16]
 801e77c:	0011      	movs	r1, r2
 801e77e:	0018      	movs	r0, r3
 801e780:	f7ff feab 	bl	801e4da <_ux_dcd_stm32_endpoint_create>
 801e784:	0003      	movs	r3, r0
 801e786:	617b      	str	r3, [r7, #20]
        break;
 801e788:	e04d      	b.n	801e826 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_DESTROY_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_destroy(dcd_stm32, parameter);
 801e78a:	687a      	ldr	r2, [r7, #4]
 801e78c:	693b      	ldr	r3, [r7, #16]
 801e78e:	0011      	movs	r1, r2
 801e790:	0018      	movs	r0, r3
 801e792:	f7ff fef1 	bl	801e578 <_ux_dcd_stm32_endpoint_destroy>
 801e796:	0003      	movs	r3, r0
 801e798:	617b      	str	r3, [r7, #20]
        break;
 801e79a:	e044      	b.n	801e826 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_RESET_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_reset(dcd_stm32, parameter);
 801e79c:	687a      	ldr	r2, [r7, #4]
 801e79e:	693b      	ldr	r3, [r7, #16]
 801e7a0:	0011      	movs	r1, r2
 801e7a2:	0018      	movs	r0, r3
 801e7a4:	f7ff ff02 	bl	801e5ac <_ux_dcd_stm32_endpoint_reset>
 801e7a8:	0003      	movs	r3, r0
 801e7aa:	617b      	str	r3, [r7, #20]
        break;
 801e7ac:	e03b      	b.n	801e826 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_STALL_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_stall(dcd_stm32, parameter);
 801e7ae:	687a      	ldr	r2, [r7, #4]
 801e7b0:	693b      	ldr	r3, [r7, #16]
 801e7b2:	0011      	movs	r1, r2
 801e7b4:	0018      	movs	r0, r3
 801e7b6:	f7ff ff2b 	bl	801e610 <_ux_dcd_stm32_endpoint_stall>
 801e7ba:	0003      	movs	r3, r0
 801e7bc:	617b      	str	r3, [r7, #20]
        break;
 801e7be:	e032      	b.n	801e826 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_SET_DEVICE_ADDRESS:

        status =  HAL_PCD_SetAddress(dcd_stm32 -> pcd_handle, (uint8_t)(ULONG) parameter);
 801e7c0:	693b      	ldr	r3, [r7, #16]
 801e7c2:	2294      	movs	r2, #148	@ 0x94
 801e7c4:	589b      	ldr	r3, [r3, r2]
 801e7c6:	687a      	ldr	r2, [r7, #4]
 801e7c8:	b2d2      	uxtb	r2, r2
 801e7ca:	0011      	movs	r1, r2
 801e7cc:	0018      	movs	r0, r3
 801e7ce:	f7f4 fcbb 	bl	8013148 <HAL_PCD_SetAddress>
 801e7d2:	0003      	movs	r3, r0
 801e7d4:	617b      	str	r3, [r7, #20]
        break;
 801e7d6:	e026      	b.n	801e826 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_CHANGE_STATE:

        if ((ULONG) parameter == UX_DEVICE_FORCE_DISCONNECT)
 801e7d8:	687b      	ldr	r3, [r7, #4]
 801e7da:	2b0b      	cmp	r3, #11
 801e7dc:	d108      	bne.n	801e7f0 <_ux_dcd_stm32_function+0xe8>
        {
          /* Disconnect the USB device */
          status =  HAL_PCD_Stop(dcd_stm32 -> pcd_handle);
 801e7de:	693b      	ldr	r3, [r7, #16]
 801e7e0:	2294      	movs	r2, #148	@ 0x94
 801e7e2:	589b      	ldr	r3, [r3, r2]
 801e7e4:	0018      	movs	r0, r3
 801e7e6:	f7f4 fb7e 	bl	8012ee6 <HAL_PCD_Stop>
 801e7ea:	0003      	movs	r3, r0
 801e7ec:	617b      	str	r3, [r7, #20]
        else
        {
          status = UX_SUCCESS;
        }

        break;
 801e7ee:	e01a      	b.n	801e826 <_ux_dcd_stm32_function+0x11e>
          status = UX_SUCCESS;
 801e7f0:	2300      	movs	r3, #0
 801e7f2:	617b      	str	r3, [r7, #20]
        break;
 801e7f4:	e017      	b.n	801e826 <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_ENDPOINT_STATUS:

        status =  _ux_dcd_stm32_endpoint_status(dcd_stm32, (ULONG) parameter);
 801e7f6:	687a      	ldr	r2, [r7, #4]
 801e7f8:	693b      	ldr	r3, [r7, #16]
 801e7fa:	0011      	movs	r1, r2
 801e7fc:	0018      	movs	r0, r3
 801e7fe:	f7ff ff59 	bl	801e6b4 <_ux_dcd_stm32_endpoint_status>
 801e802:	0003      	movs	r3, r0
 801e804:	617b      	str	r3, [r7, #20]
        break;
 801e806:	e00e      	b.n	801e826 <_ux_dcd_stm32_function+0x11e>

#if defined(UX_DEVICE_STANDALONE)
    case UX_DCD_ISR_PENDING:

        _ux_dcd_stm32_setup_isr_pending(dcd_stm32);
 801e808:	693b      	ldr	r3, [r7, #16]
 801e80a:	0018      	movs	r0, r3
 801e80c:	f7ff fb70 	bl	801def0 <_ux_dcd_stm32_setup_isr_pending>
        status = UX_SUCCESS;
 801e810:	2300      	movs	r3, #0
 801e812:	617b      	str	r3, [r7, #20]
        break;
 801e814:	e007      	b.n	801e826 <_ux_dcd_stm32_function+0x11e>
#endif /* defined(UX_DEVICE_STANDALONE) */

    default:

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_FUNCTION_NOT_SUPPORTED);
 801e816:	2254      	movs	r2, #84	@ 0x54
 801e818:	2102      	movs	r1, #2
 801e81a:	2002      	movs	r0, #2
 801e81c:	f7fe faac 	bl	801cd78 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        status =  UX_FUNCTION_NOT_SUPPORTED;
 801e820:	2354      	movs	r3, #84	@ 0x54
 801e822:	617b      	str	r3, [r7, #20]
        break;
 801e824:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return completion status.  */
    return(status);
 801e826:	697b      	ldr	r3, [r7, #20]
}
 801e828:	0018      	movs	r0, r3
 801e82a:	46bd      	mov	sp, r7
 801e82c:	b006      	add	sp, #24
 801e82e:	bd80      	pop	{r7, pc}
 801e830:	08026d4c 	.word	0x08026d4c

0801e834 <_ux_dcd_stm32_initialize>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize(ULONG dcd_io, ULONG parameter)
{
 801e834:	b580      	push	{r7, lr}
 801e836:	b084      	sub	sp, #16
 801e838:	af00      	add	r7, sp, #0
 801e83a:	6078      	str	r0, [r7, #4]
 801e83c:	6039      	str	r1, [r7, #0]


    UX_PARAMETER_NOT_USED(dcd_io);

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801e83e:	4b13      	ldr	r3, [pc, #76]	@ (801e88c <_ux_dcd_stm32_initialize+0x58>)
 801e840:	681b      	ldr	r3, [r3, #0]
 801e842:	60fb      	str	r3, [r7, #12]

    /* The controller initialized here is of STM32 type.  */
    dcd -> ux_slave_dcd_controller_type =  UX_DCD_STM32_SLAVE_CONTROLLER;
 801e844:	68fb      	ldr	r3, [r7, #12]
 801e846:	2280      	movs	r2, #128	@ 0x80
 801e848:	605a      	str	r2, [r3, #4]

    /* Allocate memory for this STM32 DCD instance.  */
    dcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DCD_STM32));
 801e84a:	2298      	movs	r2, #152	@ 0x98
 801e84c:	2100      	movs	r1, #0
 801e84e:	2000      	movs	r0, #0
 801e850:	f7fe fc00 	bl	801d054 <_ux_utility_memory_allocate>
 801e854:	0003      	movs	r3, r0
 801e856:	60bb      	str	r3, [r7, #8]

    /* Check if memory was properly allocated.  */
    if(dcd_stm32 == UX_NULL)
 801e858:	68bb      	ldr	r3, [r7, #8]
 801e85a:	2b00      	cmp	r3, #0
 801e85c:	d101      	bne.n	801e862 <_ux_dcd_stm32_initialize+0x2e>
        return(UX_MEMORY_INSUFFICIENT);
 801e85e:	2312      	movs	r3, #18
 801e860:	e010      	b.n	801e884 <_ux_dcd_stm32_initialize+0x50>

    /* Set the pointer to the STM32 DCD.  */
    dcd -> ux_slave_dcd_controller_hardware =  (VOID *) dcd_stm32;
 801e862:	68fb      	ldr	r3, [r7, #12]
 801e864:	68ba      	ldr	r2, [r7, #8]
 801e866:	61da      	str	r2, [r3, #28]

    /* Set the generic DCD owner for the STM32 DCD.  */
    dcd_stm32 -> ux_dcd_stm32_dcd_owner =  dcd;
 801e868:	68bb      	ldr	r3, [r7, #8]
 801e86a:	68fa      	ldr	r2, [r7, #12]
 801e86c:	601a      	str	r2, [r3, #0]

    /* Initialize the function collector for this DCD.  */
    dcd -> ux_slave_dcd_function =  _ux_dcd_stm32_function;
 801e86e:	68fb      	ldr	r3, [r7, #12]
 801e870:	4a07      	ldr	r2, [pc, #28]	@ (801e890 <_ux_dcd_stm32_initialize+0x5c>)
 801e872:	619a      	str	r2, [r3, #24]

    dcd_stm32 -> pcd_handle = (PCD_HandleTypeDef *)parameter;
 801e874:	683a      	ldr	r2, [r7, #0]
 801e876:	68bb      	ldr	r3, [r7, #8]
 801e878:	2194      	movs	r1, #148	@ 0x94
 801e87a:	505a      	str	r2, [r3, r1]

    /* Set the state of the controller to OPERATIONAL now.  */
    dcd -> ux_slave_dcd_status =  UX_DCD_STATUS_OPERATIONAL;
 801e87c:	68fb      	ldr	r3, [r7, #12]
 801e87e:	2201      	movs	r2, #1
 801e880:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801e882:	2300      	movs	r3, #0
}
 801e884:	0018      	movs	r0, r3
 801e886:	46bd      	mov	sp, r7
 801e888:	b004      	add	sp, #16
 801e88a:	bd80      	pop	{r7, pc}
 801e88c:	20003b20 	.word	0x20003b20
 801e890:	0801e709 	.word	0x0801e709

0801e894 <_ux_dcd_stm32_initialize_complete>:
/*                                            drive the controller,       */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize_complete(VOID)
{
 801e894:	b580      	push	{r7, lr}
 801e896:	b086      	sub	sp, #24
 801e898:	af00      	add	r7, sp, #0
UCHAR                     *device_framework;
UX_SLAVE_TRANSFER       *transfer_request;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801e89a:	4b64      	ldr	r3, [pc, #400]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e89c:	681b      	ldr	r3, [r3, #0]
 801e89e:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801e8a0:	697b      	ldr	r3, [r7, #20]
 801e8a2:	69db      	ldr	r3, [r3, #28]
 801e8a4:	613b      	str	r3, [r7, #16]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801e8a6:	4b61      	ldr	r3, [pc, #388]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e8a8:	681b      	ldr	r3, [r3, #0]
 801e8aa:	3324      	adds	r3, #36	@ 0x24
 801e8ac:	60fb      	str	r3, [r7, #12]

    /* Are we in DFU mode ? If so, check if we are in a Reset mode.  */
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
 801e8ae:	4b5f      	ldr	r3, [pc, #380]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e8b0:	681a      	ldr	r2, [r3, #0]
 801e8b2:	23ae      	movs	r3, #174	@ 0xae
 801e8b4:	005b      	lsls	r3, r3, #1
 801e8b6:	58d3      	ldr	r3, [r2, r3]
 801e8b8:	2b01      	cmp	r3, #1
 801e8ba:	d110      	bne.n	801e8de <_ux_dcd_stm32_initialize_complete+0x4a>
    {

        /* The device is now in DFU reset mode. Switch to the DFU device framework.  */
        _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_dfu_framework;
 801e8bc:	4b5b      	ldr	r3, [pc, #364]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e8be:	681a      	ldr	r2, [r3, #0]
 801e8c0:	4b5a      	ldr	r3, [pc, #360]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e8c2:	681b      	ldr	r3, [r3, #0]
 801e8c4:	21f4      	movs	r1, #244	@ 0xf4
 801e8c6:	5852      	ldr	r2, [r2, r1]
 801e8c8:	21cc      	movs	r1, #204	@ 0xcc
 801e8ca:	505a      	str	r2, [r3, r1]
        _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_dfu_framework_length;
 801e8cc:	4b57      	ldr	r3, [pc, #348]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e8ce:	681a      	ldr	r2, [r3, #0]
 801e8d0:	4b56      	ldr	r3, [pc, #344]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e8d2:	681b      	ldr	r3, [r3, #0]
 801e8d4:	21f8      	movs	r1, #248	@ 0xf8
 801e8d6:	5852      	ldr	r2, [r2, r1]
 801e8d8:	21d0      	movs	r1, #208	@ 0xd0
 801e8da:	505a      	str	r2, [r3, r1]
 801e8dc:	e02d      	b.n	801e93a <_ux_dcd_stm32_initialize_complete+0xa6>
    }
    else
    {

        /* Set State to App Idle. */
        _ux_system_slave -> ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
 801e8de:	4b53      	ldr	r3, [pc, #332]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e8e0:	681a      	ldr	r2, [r3, #0]
 801e8e2:	23ae      	movs	r3, #174	@ 0xae
 801e8e4:	005b      	lsls	r3, r3, #1
 801e8e6:	2100      	movs	r1, #0
 801e8e8:	50d1      	str	r1, [r2, r3]

        /* Check the speed and set the correct descriptor.  */
        if (_ux_system_slave -> ux_system_slave_speed ==  UX_FULL_SPEED_DEVICE)
 801e8ea:	4b50      	ldr	r3, [pc, #320]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e8ec:	681a      	ldr	r2, [r3, #0]
 801e8ee:	23a0      	movs	r3, #160	@ 0xa0
 801e8f0:	005b      	lsls	r3, r3, #1
 801e8f2:	58d3      	ldr	r3, [r2, r3]
 801e8f4:	2b01      	cmp	r3, #1
 801e8f6:	d110      	bne.n	801e91a <_ux_dcd_stm32_initialize_complete+0x86>
        {

            /* The device is operating at full speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801e8f8:	4b4c      	ldr	r3, [pc, #304]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e8fa:	681a      	ldr	r2, [r3, #0]
 801e8fc:	4b4b      	ldr	r3, [pc, #300]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e8fe:	681b      	ldr	r3, [r3, #0]
 801e900:	21d4      	movs	r1, #212	@ 0xd4
 801e902:	5852      	ldr	r2, [r2, r1]
 801e904:	21cc      	movs	r1, #204	@ 0xcc
 801e906:	505a      	str	r2, [r3, r1]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801e908:	4b48      	ldr	r3, [pc, #288]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e90a:	681a      	ldr	r2, [r3, #0]
 801e90c:	4b47      	ldr	r3, [pc, #284]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e90e:	681b      	ldr	r3, [r3, #0]
 801e910:	21d8      	movs	r1, #216	@ 0xd8
 801e912:	5852      	ldr	r2, [r2, r1]
 801e914:	21d0      	movs	r1, #208	@ 0xd0
 801e916:	505a      	str	r2, [r3, r1]
 801e918:	e00f      	b.n	801e93a <_ux_dcd_stm32_initialize_complete+0xa6>
        }
        else
        {

            /* The device is operating at high speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_high_speed;
 801e91a:	4b44      	ldr	r3, [pc, #272]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e91c:	681a      	ldr	r2, [r3, #0]
 801e91e:	4b43      	ldr	r3, [pc, #268]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e920:	681b      	ldr	r3, [r3, #0]
 801e922:	21dc      	movs	r1, #220	@ 0xdc
 801e924:	5852      	ldr	r2, [r2, r1]
 801e926:	21cc      	movs	r1, #204	@ 0xcc
 801e928:	505a      	str	r2, [r3, r1]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_high_speed;
 801e92a:	4b40      	ldr	r3, [pc, #256]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e92c:	681a      	ldr	r2, [r3, #0]
 801e92e:	4b3f      	ldr	r3, [pc, #252]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e930:	681b      	ldr	r3, [r3, #0]
 801e932:	21e0      	movs	r1, #224	@ 0xe0
 801e934:	5852      	ldr	r2, [r2, r1]
 801e936:	21d0      	movs	r1, #208	@ 0xd0
 801e938:	505a      	str	r2, [r3, r1]
        }
    }

    /* Get the device framework pointer.  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801e93a:	4b3c      	ldr	r3, [pc, #240]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801e93c:	681b      	ldr	r3, [r3, #0]
 801e93e:	22cc      	movs	r2, #204	@ 0xcc
 801e940:	589b      	ldr	r3, [r3, r2]
 801e942:	60bb      	str	r3, [r7, #8]

    /* And create the decompressed device descriptor structure.  */
    _ux_utility_descriptor_parse(device_framework,
                                _ux_system_device_descriptor_structure,
                                UX_DEVICE_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &device -> ux_slave_device_descriptor);
 801e944:	68fb      	ldr	r3, [r7, #12]
 801e946:	3304      	adds	r3, #4
    _ux_utility_descriptor_parse(device_framework,
 801e948:	4939      	ldr	r1, [pc, #228]	@ (801ea30 <_ux_dcd_stm32_initialize_complete+0x19c>)
 801e94a:	68b8      	ldr	r0, [r7, #8]
 801e94c:	220e      	movs	r2, #14
 801e94e:	f7fe fae7 	bl	801cf20 <_ux_utility_descriptor_parse>

    /* Now we create a transfer request to accept the first SETUP packet
       and get the ball running. First get the address of the endpoint
       transfer request container.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801e952:	68fb      	ldr	r3, [r7, #12]
 801e954:	3338      	adds	r3, #56	@ 0x38
 801e956:	607b      	str	r3, [r7, #4]

    /* Set the timeout to be for Control Endpoint.  */
    transfer_request -> ux_slave_transfer_request_timeout =  UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
 801e958:	687b      	ldr	r3, [r7, #4]
 801e95a:	4a36      	ldr	r2, [pc, #216]	@ (801ea34 <_ux_dcd_stm32_initialize_complete+0x1a0>)
 801e95c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Adjust the current data pointer as well.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
                            transfer_request -> ux_slave_transfer_request_data_pointer;
 801e95e:	687b      	ldr	r3, [r7, #4]
 801e960:	68da      	ldr	r2, [r3, #12]
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
 801e962:	687b      	ldr	r3, [r7, #4]
 801e964:	611a      	str	r2, [r3, #16]

    /* Update the transfer request endpoint pointer with the default endpoint.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 801e966:	68fb      	ldr	r3, [r7, #12]
 801e968:	3318      	adds	r3, #24
 801e96a:	001a      	movs	r2, r3
 801e96c:	687b      	ldr	r3, [r7, #4]
 801e96e:	609a      	str	r2, [r3, #8]

    /* The control endpoint max packet size needs to be filled manually in its descriptor.  */
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 801e970:	68fb      	ldr	r3, [r7, #12]
 801e972:	7ada      	ldrb	r2, [r3, #11]
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
 801e974:	687b      	ldr	r3, [r7, #4]
 801e976:	689b      	ldr	r3, [r3, #8]
 801e978:	821a      	strh	r2, [r3, #16]

    /* On the control endpoint, always expect the maximum.  */
    transfer_request -> ux_slave_transfer_request_requested_length =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 801e97a:	68fb      	ldr	r3, [r7, #12]
 801e97c:	7adb      	ldrb	r3, [r3, #11]
 801e97e:	001a      	movs	r2, r3
    transfer_request -> ux_slave_transfer_request_requested_length =
 801e980:	687b      	ldr	r3, [r7, #4]
 801e982:	615a      	str	r2, [r3, #20]

    /* Attach the control endpoint to the transfer request.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 801e984:	68fb      	ldr	r3, [r7, #12]
 801e986:	3318      	adds	r3, #24
 801e988:	001a      	movs	r2, r3
 801e98a:	687b      	ldr	r3, [r7, #4]
 801e98c:	609a      	str	r2, [r3, #8]

    /* Create the default control endpoint attached to the device.
       Once this endpoint is enabled, the host can then send a setup packet
       The device controller will receive it and will call the setup function
       module.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 801e98e:	697b      	ldr	r3, [r7, #20]
 801e990:	699b      	ldr	r3, [r3, #24]
                                    (VOID *) &device -> ux_slave_device_control_endpoint);
 801e992:	68fa      	ldr	r2, [r7, #12]
 801e994:	3218      	adds	r2, #24
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 801e996:	6978      	ldr	r0, [r7, #20]
 801e998:	210e      	movs	r1, #14
 801e99a:	4798      	blx	r3

    /* Open Control OUT endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x00U);
 801e99c:	693b      	ldr	r3, [r7, #16]
 801e99e:	2294      	movs	r2, #148	@ 0x94
 801e9a0:	589b      	ldr	r3, [r3, r2]
 801e9a2:	2100      	movs	r1, #0
 801e9a4:	0018      	movs	r0, r3
 801e9a6:	f7f4 fe38 	bl	801361a <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x00U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 801e9aa:	693b      	ldr	r3, [r7, #16]
 801e9ac:	2294      	movs	r2, #148	@ 0x94
 801e9ae:	5898      	ldr	r0, [r3, r2]
 801e9b0:	68fb      	ldr	r3, [r7, #12]
 801e9b2:	7adb      	ldrb	r3, [r3, #11]
 801e9b4:	001a      	movs	r2, r3
 801e9b6:	2300      	movs	r3, #0
 801e9b8:	2100      	movs	r1, #0
 801e9ba:	f7f4 fbef 	bl	801319c <HAL_PCD_EP_Open>

    /* Open Control IN endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x80U);
 801e9be:	693b      	ldr	r3, [r7, #16]
 801e9c0:	2294      	movs	r2, #148	@ 0x94
 801e9c2:	589b      	ldr	r3, [r3, r2]
 801e9c4:	2180      	movs	r1, #128	@ 0x80
 801e9c6:	0018      	movs	r0, r3
 801e9c8:	f7f4 fe27 	bl	801361a <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x80U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 801e9cc:	693b      	ldr	r3, [r7, #16]
 801e9ce:	2294      	movs	r2, #148	@ 0x94
 801e9d0:	5898      	ldr	r0, [r3, r2]
 801e9d2:	68fb      	ldr	r3, [r7, #12]
 801e9d4:	7adb      	ldrb	r3, [r3, #11]
 801e9d6:	001a      	movs	r2, r3
 801e9d8:	2300      	movs	r3, #0
 801e9da:	2180      	movs	r1, #128	@ 0x80
 801e9dc:	f7f4 fbde 	bl	801319c <HAL_PCD_EP_Open>

    /* Ensure the control endpoint is properly reset.  */
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 801e9e0:	68fb      	ldr	r3, [r7, #12]
 801e9e2:	2200      	movs	r2, #0
 801e9e4:	61da      	str	r2, [r3, #28]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 801e9e6:	687b      	ldr	r3, [r7, #4]
 801e9e8:	2201      	movs	r2, #1
 801e9ea:	605a      	str	r2, [r3, #4]

    /* Mark this transfer request as pending.  */
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;
 801e9ec:	687b      	ldr	r3, [r7, #4]
 801e9ee:	2201      	movs	r2, #1
 801e9f0:	601a      	str	r2, [r3, #0]

    /* Ask for 8 bytes of the SETUP packet.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
 801e9f2:	687b      	ldr	r3, [r7, #4]
 801e9f4:	2208      	movs	r2, #8
 801e9f6:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  UX_SETUP_SIZE;
 801e9f8:	687b      	ldr	r3, [r7, #4]
 801e9fa:	2208      	movs	r2, #8
 801e9fc:	61da      	str	r2, [r3, #28]

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801e9fe:	687b      	ldr	r3, [r7, #4]
 801ea00:	2200      	movs	r2, #0
 801ea02:	619a      	str	r2, [r3, #24]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801ea04:	4b09      	ldr	r3, [pc, #36]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801ea06:	681a      	ldr	r2, [r3, #0]
 801ea08:	23b2      	movs	r3, #178	@ 0xb2
 801ea0a:	005b      	lsls	r3, r3, #1
 801ea0c:	58d3      	ldr	r3, [r2, r3]
 801ea0e:	2b00      	cmp	r3, #0
 801ea10:	d006      	beq.n	801ea20 <_ux_dcd_stm32_initialize_complete+0x18c>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_ATTACHED);
 801ea12:	4b06      	ldr	r3, [pc, #24]	@ (801ea2c <_ux_dcd_stm32_initialize_complete+0x198>)
 801ea14:	681a      	ldr	r2, [r3, #0]
 801ea16:	23b2      	movs	r3, #178	@ 0xb2
 801ea18:	005b      	lsls	r3, r3, #1
 801ea1a:	58d3      	ldr	r3, [r2, r3]
 801ea1c:	2001      	movs	r0, #1
 801ea1e:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_DEVICE, device, 0, 0, 0)

    /* We are now ready for the USB device to accept the first packet when connected.  */
    return(UX_SUCCESS);
 801ea20:	2300      	movs	r3, #0
}
 801ea22:	0018      	movs	r0, r3
 801ea24:	46bd      	mov	sp, r7
 801ea26:	b006      	add	sp, #24
 801ea28:	bd80      	pop	{r7, pc}
 801ea2a:	46c0      	nop			@ (mov r8, r8)
 801ea2c:	20003b20 	.word	0x20003b20
 801ea30:	20000048 	.word	0x20000048
 801ea34:	00002710 	.word	0x00002710

0801ea38 <_ux_dcd_stm32_transfer_abort>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_abort(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 801ea38:	b580      	push	{r7, lr}
 801ea3a:	b084      	sub	sp, #16
 801ea3c:	af00      	add	r7, sp, #0
 801ea3e:	6078      	str	r0, [r7, #4]
 801ea40:	6039      	str	r1, [r7, #0]

   UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801ea42:	683b      	ldr	r3, [r7, #0]
 801ea44:	689b      	ldr	r3, [r3, #8]
 801ea46:	60fb      	str	r3, [r7, #12]

    HAL_PCD_EP_Abort(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801ea48:	687b      	ldr	r3, [r7, #4]
 801ea4a:	2294      	movs	r2, #148	@ 0x94
 801ea4c:	589a      	ldr	r2, [r3, r2]
 801ea4e:	68fb      	ldr	r3, [r7, #12]
 801ea50:	7b9b      	ldrb	r3, [r3, #14]
 801ea52:	0019      	movs	r1, r3
 801ea54:	0010      	movs	r0, r2
 801ea56:	f7f4 fda9 	bl	80135ac <HAL_PCD_EP_Abort>
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801ea5a:	687b      	ldr	r3, [r7, #4]
 801ea5c:	2294      	movs	r2, #148	@ 0x94
 801ea5e:	589a      	ldr	r2, [r3, r2]
 801ea60:	68fb      	ldr	r3, [r7, #12]
 801ea62:	7b9b      	ldrb	r3, [r3, #14]
 801ea64:	0019      	movs	r1, r3
 801ea66:	0010      	movs	r0, r2
 801ea68:	f7f4 fdd7 	bl	801361a <HAL_PCD_EP_Flush>

    /* No semaphore put here since it's already done in stack.  */
#endif /* USBD_HAL_TRANSFER_ABORT_NOT_SUPPORTED */

    /* Return to caller with success.  */
    return(UX_SUCCESS);
 801ea6c:	2300      	movs	r3, #0
}
 801ea6e:	0018      	movs	r0, r3
 801ea70:	46bd      	mov	sp, r7
 801ea72:	b004      	add	sp, #16
 801ea74:	bd80      	pop	{r7, pc}
	...

0801ea78 <_ux_dcd_stm32_transfer_run>:
/*                                            controller,                 */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_run(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 801ea78:	b580      	push	{r7, lr}
 801ea7a:	b086      	sub	sp, #24
 801ea7c:	af00      	add	r7, sp, #0
 801ea7e:	6078      	str	r0, [r7, #4]
 801ea80:	6039      	str	r1, [r7, #0]
UX_DCD_STM32_ED         *ed;
ULONG                   ed_status;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801ea82:	683b      	ldr	r3, [r7, #0]
 801ea84:	689b      	ldr	r3, [r3, #8]
 801ea86:	617b      	str	r3, [r7, #20]

    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801ea88:	697b      	ldr	r3, [r7, #20]
 801ea8a:	689b      	ldr	r3, [r3, #8]
 801ea8c:	613b      	str	r3, [r7, #16]

    UX_DISABLE
 801ea8e:	f000 f905 	bl	801ec9c <_ux_utility_interrupt_disable>
 801ea92:	0003      	movs	r3, r0
 801ea94:	60fb      	str	r3, [r7, #12]

    /* Get current ED status.  */
    ed_status = ed -> ux_dcd_stm32_ed_status;
 801ea96:	693b      	ldr	r3, [r7, #16]
 801ea98:	685b      	ldr	r3, [r3, #4]
 801ea9a:	60bb      	str	r3, [r7, #8]

    /* Invalid state.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state == UX_DEVICE_RESET)
 801ea9c:	4b2f      	ldr	r3, [pc, #188]	@ (801eb5c <_ux_dcd_stm32_transfer_run+0xe4>)
 801ea9e:	681b      	ldr	r3, [r3, #0]
 801eaa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801eaa2:	2b00      	cmp	r3, #0
 801eaa4:	d108      	bne.n	801eab8 <_ux_dcd_stm32_transfer_run+0x40>
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_BUS_RESET;
 801eaa6:	683b      	ldr	r3, [r7, #0]
 801eaa8:	2226      	movs	r2, #38	@ 0x26
 801eaaa:	625a      	str	r2, [r3, #36]	@ 0x24
        UX_RESTORE
 801eaac:	68fb      	ldr	r3, [r7, #12]
 801eaae:	0018      	movs	r0, r3
 801eab0:	f000 f903 	bl	801ecba <_ux_utility_interrupt_restore>
        return(UX_STATE_EXIT);
 801eab4:	2301      	movs	r3, #1
 801eab6:	e04c      	b.n	801eb52 <_ux_dcd_stm32_transfer_run+0xda>
    }

    /* ED stalled.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_STALLED)
 801eab8:	68bb      	ldr	r3, [r7, #8]
 801eaba:	2204      	movs	r2, #4
 801eabc:	4013      	ands	r3, r2
 801eabe:	d008      	beq.n	801ead2 <_ux_dcd_stm32_transfer_run+0x5a>
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_STALLED;
 801eac0:	683b      	ldr	r3, [r7, #0]
 801eac2:	2221      	movs	r2, #33	@ 0x21
 801eac4:	625a      	str	r2, [r3, #36]	@ 0x24
        UX_RESTORE
 801eac6:	68fb      	ldr	r3, [r7, #12]
 801eac8:	0018      	movs	r0, r3
 801eaca:	f000 f8f6 	bl	801ecba <_ux_utility_interrupt_restore>
        return(UX_STATE_NEXT);
 801eace:	2304      	movs	r3, #4
 801ead0:	e03f      	b.n	801eb52 <_ux_dcd_stm32_transfer_run+0xda>
    }

    /* ED transfer in progress.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_TRANSFER)
 801ead2:	68bb      	ldr	r3, [r7, #8]
 801ead4:	2202      	movs	r2, #2
 801ead6:	4013      	ands	r3, r2
 801ead8:	d015      	beq.n	801eb06 <_ux_dcd_stm32_transfer_run+0x8e>
    {
        if (ed_status & UX_DCD_STM32_ED_STATUS_DONE)
 801eada:	68bb      	ldr	r3, [r7, #8]
 801eadc:	2208      	movs	r2, #8
 801eade:	4013      	ands	r3, r2
 801eae0:	d00b      	beq.n	801eafa <_ux_dcd_stm32_transfer_run+0x82>
        {

            /* Keep used, stall and task pending bits.  */
            ed -> ux_dcd_stm32_ed_status &= (UX_DCD_STM32_ED_STATUS_USED |
 801eae2:	693b      	ldr	r3, [r7, #16]
 801eae4:	685b      	ldr	r3, [r3, #4]
 801eae6:	4a1e      	ldr	r2, [pc, #120]	@ (801eb60 <_ux_dcd_stm32_transfer_run+0xe8>)
 801eae8:	401a      	ands	r2, r3
 801eaea:	693b      	ldr	r3, [r7, #16]
 801eaec:	605a      	str	r2, [r3, #4]
                                        UX_DCD_STM32_ED_STATUS_STALLED |
                                        UX_DCD_STM32_ED_STATUS_TASK_PENDING);
            UX_RESTORE
 801eaee:	68fb      	ldr	r3, [r7, #12]
 801eaf0:	0018      	movs	r0, r3
 801eaf2:	f000 f8e2 	bl	801ecba <_ux_utility_interrupt_restore>
            return(UX_STATE_NEXT);
 801eaf6:	2304      	movs	r3, #4
 801eaf8:	e02b      	b.n	801eb52 <_ux_dcd_stm32_transfer_run+0xda>
        }
        UX_RESTORE
 801eafa:	68fb      	ldr	r3, [r7, #12]
 801eafc:	0018      	movs	r0, r3
 801eafe:	f000 f8dc 	bl	801ecba <_ux_utility_interrupt_restore>
        return(UX_STATE_WAIT);
 801eb02:	2305      	movs	r3, #5
 801eb04:	e025      	b.n	801eb52 <_ux_dcd_stm32_transfer_run+0xda>
    }


    /* Start transfer.  */
    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_TRANSFER;
 801eb06:	693b      	ldr	r3, [r7, #16]
 801eb08:	685b      	ldr	r3, [r3, #4]
 801eb0a:	2202      	movs	r2, #2
 801eb0c:	431a      	orrs	r2, r3
 801eb0e:	693b      	ldr	r3, [r7, #16]
 801eb10:	605a      	str	r2, [r3, #4]

    /* Check for transfer direction.  Is this a IN endpoint ? */
    if (transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT)
 801eb12:	683b      	ldr	r3, [r7, #0]
 801eb14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801eb16:	2b03      	cmp	r3, #3
 801eb18:	d10b      	bne.n	801eb32 <_ux_dcd_stm32_transfer_run+0xba>
    {

        /* Transmit data.  */
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 801eb1a:	687b      	ldr	r3, [r7, #4]
 801eb1c:	2294      	movs	r2, #148	@ 0x94
 801eb1e:	5898      	ldr	r0, [r3, r2]
 801eb20:	697b      	ldr	r3, [r7, #20]
 801eb22:	7b99      	ldrb	r1, [r3, #14]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request->ux_slave_transfer_request_data_pointer,
 801eb24:	683b      	ldr	r3, [r7, #0]
 801eb26:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 801eb28:	683b      	ldr	r3, [r7, #0]
 801eb2a:	695b      	ldr	r3, [r3, #20]
 801eb2c:	f7f4 fc48 	bl	80133c0 <HAL_PCD_EP_Transmit>
 801eb30:	e00a      	b.n	801eb48 <_ux_dcd_stm32_transfer_run+0xd0>
    else
    {

        /* We have a request for a SETUP or OUT Endpoint.  */
        /* Receive data.  */
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 801eb32:	687b      	ldr	r3, [r7, #4]
 801eb34:	2294      	movs	r2, #148	@ 0x94
 801eb36:	5898      	ldr	r0, [r3, r2]
 801eb38:	697b      	ldr	r3, [r7, #20]
 801eb3a:	7b99      	ldrb	r1, [r3, #14]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request->ux_slave_transfer_request_data_pointer,
 801eb3c:	683b      	ldr	r3, [r7, #0]
 801eb3e:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 801eb40:	683b      	ldr	r3, [r7, #0]
 801eb42:	695b      	ldr	r3, [r3, #20]
 801eb44:	f7f4 fbec 	bl	8013320 <HAL_PCD_EP_Receive>
                            transfer_request->ux_slave_transfer_request_requested_length);
    }

    /* Return to caller with WAIT.  */
    UX_RESTORE
 801eb48:	68fb      	ldr	r3, [r7, #12]
 801eb4a:	0018      	movs	r0, r3
 801eb4c:	f000 f8b5 	bl	801ecba <_ux_utility_interrupt_restore>
    return(UX_STATE_WAIT);
 801eb50:	2305      	movs	r3, #5
}
 801eb52:	0018      	movs	r0, r3
 801eb54:	46bd      	mov	sp, r7
 801eb56:	b006      	add	sp, #24
 801eb58:	bd80      	pop	{r7, pc}
 801eb5a:	46c0      	nop			@ (mov r8, r8)
 801eb5c:	20003b20 	.word	0x20003b20
 801eb60:	00000405 	.word	0x00000405

0801eb64 <MX_USBX_Device_Init>:
  * @param  none
  * @retval status
  */

UINT MX_USBX_Device_Init(VOID)
{
 801eb64:	b5f0      	push	{r4, r5, r6, r7, lr}
 801eb66:	b091      	sub	sp, #68	@ 0x44
 801eb68:	af06      	add	r7, sp, #24
   UINT ret = UX_SUCCESS;
 801eb6a:	2300      	movs	r3, #0
 801eb6c:	627b      	str	r3, [r7, #36]	@ 0x24
  UCHAR *pointer;

  /* USER CODE BEGIN MX_USBX_Device_Init0 */

  /* USER CODE END MX_USBX_Device_Init0 */
  pointer = ux_device_byte_pool_buffer;
 801eb6e:	4b3f      	ldr	r3, [pc, #252]	@ (801ec6c <MX_USBX_Device_Init+0x108>)
 801eb70:	623b      	str	r3, [r7, #32]

  /* Initialize USBX Memory */
  if (ux_system_initialize(pointer, USBX_DEVICE_MEMORY_STACK_SIZE, UX_NULL, 0) != UX_SUCCESS)
 801eb72:	23a0      	movs	r3, #160	@ 0xa0
 801eb74:	0199      	lsls	r1, r3, #6
 801eb76:	6a38      	ldr	r0, [r7, #32]
 801eb78:	2300      	movs	r3, #0
 801eb7a:	2200      	movs	r2, #0
 801eb7c:	f7fe f9b6 	bl	801ceec <_uxe_system_initialize>
 801eb80:	1e03      	subs	r3, r0, #0
 801eb82:	d001      	beq.n	801eb88 <MX_USBX_Device_Init+0x24>
  {
    /* USER CODE BEGIN USBX_SYSTEM_INITIALIZE_ERROR */
    return UX_ERROR;
 801eb84:	23ff      	movs	r3, #255	@ 0xff
 801eb86:	e06d      	b.n	801ec64 <MX_USBX_Device_Init+0x100>
    /* USER CODE END USBX_SYSTEM_INITIALIZE_ERROR */
  }

  /* Get Device Framework High Speed and get the length */
  device_framework_high_speed = USBD_Get_Device_Framework_Speed(USBD_HIGH_SPEED,
 801eb88:	230c      	movs	r3, #12
 801eb8a:	18fb      	adds	r3, r7, r3
 801eb8c:	0019      	movs	r1, r3
 801eb8e:	2001      	movs	r0, #1
 801eb90:	f000 f958 	bl	801ee44 <USBD_Get_Device_Framework_Speed>
 801eb94:	0003      	movs	r3, r0
 801eb96:	61fb      	str	r3, [r7, #28]
                                                                &device_framework_hs_length);

  /* Get Device Framework Full Speed and get the length */
  device_framework_full_speed = USBD_Get_Device_Framework_Speed(USBD_FULL_SPEED,
 801eb98:	2308      	movs	r3, #8
 801eb9a:	18fb      	adds	r3, r7, r3
 801eb9c:	0019      	movs	r1, r3
 801eb9e:	2000      	movs	r0, #0
 801eba0:	f000 f950 	bl	801ee44 <USBD_Get_Device_Framework_Speed>
 801eba4:	0003      	movs	r3, r0
 801eba6:	61bb      	str	r3, [r7, #24]
                                                                &device_framework_fs_length);

  /* Get String Framework and get the length */
  string_framework = USBD_Get_String_Framework(&string_framework_length);
 801eba8:	1d3b      	adds	r3, r7, #4
 801ebaa:	0018      	movs	r0, r3
 801ebac:	f000 f994 	bl	801eed8 <USBD_Get_String_Framework>
 801ebb0:	0003      	movs	r3, r0
 801ebb2:	617b      	str	r3, [r7, #20]

  /* Get Language Id Framework and get the length */
  language_id_framework = USBD_Get_Language_Id_Framework(&language_id_framework_length);
 801ebb4:	003b      	movs	r3, r7
 801ebb6:	0018      	movs	r0, r3
 801ebb8:	f000 fa30 	bl	801f01c <USBD_Get_Language_Id_Framework>
 801ebbc:	0003      	movs	r3, r0
 801ebbe:	613b      	str	r3, [r7, #16]

  /* Install the device portion of USBX */
  if (ux_device_stack_initialize(device_framework_high_speed,
 801ebc0:	68fc      	ldr	r4, [r7, #12]
 801ebc2:	68be      	ldr	r6, [r7, #8]
 801ebc4:	687b      	ldr	r3, [r7, #4]
 801ebc6:	683a      	ldr	r2, [r7, #0]
 801ebc8:	69bd      	ldr	r5, [r7, #24]
 801ebca:	69f8      	ldr	r0, [r7, #28]
 801ebcc:	4928      	ldr	r1, [pc, #160]	@ (801ec70 <MX_USBX_Device_Init+0x10c>)
 801ebce:	9104      	str	r1, [sp, #16]
 801ebd0:	9203      	str	r2, [sp, #12]
 801ebd2:	693a      	ldr	r2, [r7, #16]
 801ebd4:	9202      	str	r2, [sp, #8]
 801ebd6:	9301      	str	r3, [sp, #4]
 801ebd8:	697b      	ldr	r3, [r7, #20]
 801ebda:	9300      	str	r3, [sp, #0]
 801ebdc:	0033      	movs	r3, r6
 801ebde:	002a      	movs	r2, r5
 801ebe0:	0021      	movs	r1, r4
 801ebe2:	f7fd fbc3 	bl	801c36c <_ux_device_stack_initialize>
 801ebe6:	1e03      	subs	r3, r0, #0
 801ebe8:	d001      	beq.n	801ebee <MX_USBX_Device_Init+0x8a>
                                 language_id_framework,
                                 language_id_framework_length,
                                 USBD_ChangeFunction) != UX_SUCCESS)
  {
    /* USER CODE BEGIN USBX_DEVICE_INITIALIZE_ERROR */
    return UX_ERROR;
 801ebea:	23ff      	movs	r3, #255	@ 0xff
 801ebec:	e03a      	b.n	801ec64 <MX_USBX_Device_Init+0x100>
    /* USER CODE END USBX_DEVICE_INITIALIZE_ERROR */
  }

  /* Initialize the cdc acm class parameters for the device */
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate   = USBD_CDC_ACM_Activate;
 801ebee:	4b21      	ldr	r3, [pc, #132]	@ (801ec74 <MX_USBX_Device_Init+0x110>)
 801ebf0:	4a21      	ldr	r2, [pc, #132]	@ (801ec78 <MX_USBX_Device_Init+0x114>)
 801ebf2:	601a      	str	r2, [r3, #0]
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = USBD_CDC_ACM_Deactivate;
 801ebf4:	4b1f      	ldr	r3, [pc, #124]	@ (801ec74 <MX_USBX_Device_Init+0x110>)
 801ebf6:	4a21      	ldr	r2, [pc, #132]	@ (801ec7c <MX_USBX_Device_Init+0x118>)
 801ebf8:	605a      	str	r2, [r3, #4]
  cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change    = USBD_CDC_ACM_ParameterChange;
 801ebfa:	4b1e      	ldr	r3, [pc, #120]	@ (801ec74 <MX_USBX_Device_Init+0x110>)
 801ebfc:	4a20      	ldr	r2, [pc, #128]	@ (801ec80 <MX_USBX_Device_Init+0x11c>)
 801ebfe:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CDC_ACM_PARAMETER */

  /* USER CODE END CDC_ACM_PARAMETER */

  /* Get cdc acm configuration number */
  cdc_acm_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_CDC_ACM, 0);
 801ec00:	2100      	movs	r1, #0
 801ec02:	2002      	movs	r0, #2
 801ec04:	f000 fa82 	bl	801f10c <USBD_Get_Configuration_Number>
 801ec08:	0003      	movs	r3, r0
 801ec0a:	001a      	movs	r2, r3
 801ec0c:	4b1d      	ldr	r3, [pc, #116]	@ (801ec84 <MX_USBX_Device_Init+0x120>)
 801ec0e:	601a      	str	r2, [r3, #0]

  /* Find cdc acm interface number */
  cdc_acm_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_CDC_ACM, 0);
 801ec10:	2100      	movs	r1, #0
 801ec12:	2002      	movs	r0, #2
 801ec14:	f000 fa2a 	bl	801f06c <USBD_Get_Interface_Number>
 801ec18:	0003      	movs	r3, r0
 801ec1a:	001a      	movs	r2, r3
 801ec1c:	4b1a      	ldr	r3, [pc, #104]	@ (801ec88 <MX_USBX_Device_Init+0x124>)
 801ec1e:	601a      	str	r2, [r3, #0]

  /* Initialize the device cdc acm class */
  if (ux_device_stack_class_register(_ux_system_slave_class_cdc_acm_name,
 801ec20:	4b18      	ldr	r3, [pc, #96]	@ (801ec84 <MX_USBX_Device_Init+0x120>)
 801ec22:	681a      	ldr	r2, [r3, #0]
 801ec24:	4b18      	ldr	r3, [pc, #96]	@ (801ec88 <MX_USBX_Device_Init+0x124>)
 801ec26:	681c      	ldr	r4, [r3, #0]
 801ec28:	4918      	ldr	r1, [pc, #96]	@ (801ec8c <MX_USBX_Device_Init+0x128>)
 801ec2a:	4819      	ldr	r0, [pc, #100]	@ (801ec90 <MX_USBX_Device_Init+0x12c>)
 801ec2c:	4b11      	ldr	r3, [pc, #68]	@ (801ec74 <MX_USBX_Device_Init+0x110>)
 801ec2e:	9300      	str	r3, [sp, #0]
 801ec30:	0023      	movs	r3, r4
 801ec32:	f7fc fcd5 	bl	801b5e0 <_ux_device_stack_class_register>
 801ec36:	1e03      	subs	r3, r0, #0
 801ec38:	d001      	beq.n	801ec3e <MX_USBX_Device_Init+0xda>
                                     cdc_acm_configuration_number,
                                     cdc_acm_interface_number,
                                     &cdc_acm_parameter) != UX_SUCCESS)
  {
    /* USER CODE BEGIN USBX_DEVICE_CDC_ACM_REGISTER_ERROR */
    return UX_ERROR;
 801ec3a:	23ff      	movs	r3, #255	@ 0xff
 801ec3c:	e012      	b.n	801ec64 <MX_USBX_Device_Init+0x100>
    /* USER CODE END USBX_DEVICE_CDC_ACM_REGISTER_ERROR */
  }

  /* USER CODE BEGIN MX_USBX_Device_Init1 */
  /* Connect USBX to STM32 PCD and start the USB peripheral only AFTER stack is ready */
  if (_ux_dcd_stm32_initialize((ULONG)USB_DRD_FS, (ULONG)&hpcd_USB_DRD_FS) != UX_SUCCESS)
 801ec3e:	4b15      	ldr	r3, [pc, #84]	@ (801ec94 <MX_USBX_Device_Init+0x130>)
 801ec40:	4a15      	ldr	r2, [pc, #84]	@ (801ec98 <MX_USBX_Device_Init+0x134>)
 801ec42:	0019      	movs	r1, r3
 801ec44:	0010      	movs	r0, r2
 801ec46:	f7ff fdf5 	bl	801e834 <_ux_dcd_stm32_initialize>
 801ec4a:	1e03      	subs	r3, r0, #0
 801ec4c:	d001      	beq.n	801ec52 <MX_USBX_Device_Init+0xee>
  {
    return UX_ERROR;
 801ec4e:	23ff      	movs	r3, #255	@ 0xff
 801ec50:	e008      	b.n	801ec64 <MX_USBX_Device_Init+0x100>
  }

  if (HAL_PCD_Start(&hpcd_USB_DRD_FS) != HAL_OK)
 801ec52:	4b10      	ldr	r3, [pc, #64]	@ (801ec94 <MX_USBX_Device_Init+0x130>)
 801ec54:	0018      	movs	r0, r3
 801ec56:	f7f4 f921 	bl	8012e9c <HAL_PCD_Start>
 801ec5a:	1e03      	subs	r3, r0, #0
 801ec5c:	d001      	beq.n	801ec62 <MX_USBX_Device_Init+0xfe>
  {
    return UX_ERROR;
 801ec5e:	23ff      	movs	r3, #255	@ 0xff
 801ec60:	e000      	b.n	801ec64 <MX_USBX_Device_Init+0x100>
  }
  /* USER CODE END MX_USBX_Device_Init1 */

  return ret;
 801ec62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801ec64:	0018      	movs	r0, r3
 801ec66:	46bd      	mov	sp, r7
 801ec68:	b00b      	add	sp, #44	@ 0x2c
 801ec6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ec6c:	20003b28 	.word	0x20003b28
 801ec70:	0801ecf5 	.word	0x0801ecf5
 801ec74:	20006330 	.word	0x20006330
 801ec78:	0801ed49 	.word	0x0801ed49
 801ec7c:	0801ed65 	.word	0x0801ed65
 801ec80:	0801ed81 	.word	0x0801ed81
 801ec84:	2000632c 	.word	0x2000632c
 801ec88:	20006328 	.word	0x20006328
 801ec8c:	0801d871 	.word	0x0801d871
 801ec90:	20000028 	.word	0x20000028
 801ec94:	200005b8 	.word	0x200005b8
 801ec98:	40005c00 	.word	0x40005c00

0801ec9c <_ux_utility_interrupt_disable>:
  *         USB utility interrupt disable.
  * @param  none
  * @retval none
  */
ALIGN_TYPE _ux_utility_interrupt_disable(VOID)
{
 801ec9c:	b580      	push	{r7, lr}
 801ec9e:	b082      	sub	sp, #8
 801eca0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801eca2:	f3ef 8310 	mrs	r3, PRIMASK
 801eca6:	603b      	str	r3, [r7, #0]
  return(result);
 801eca8:	683b      	ldr	r3, [r7, #0]
  UINT interrupt_save;
  /* USER CODE BEGIN _ux_utility_interrupt_disable */
  interrupt_save = __get_PRIMASK();
 801ecaa:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 801ecac:	b672      	cpsid	i
}
 801ecae:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();
  /* USER CODE END _ux_utility_interrupt_disable */

  return interrupt_save;
 801ecb0:	687b      	ldr	r3, [r7, #4]
}
 801ecb2:	0018      	movs	r0, r3
 801ecb4:	46bd      	mov	sp, r7
 801ecb6:	b002      	add	sp, #8
 801ecb8:	bd80      	pop	{r7, pc}

0801ecba <_ux_utility_interrupt_restore>:
  *         USB utility interrupt restore.
  * @param  flags
  * @retval none
  */
VOID _ux_utility_interrupt_restore(ALIGN_TYPE flags)
{
 801ecba:	b580      	push	{r7, lr}
 801ecbc:	b084      	sub	sp, #16
 801ecbe:	af00      	add	r7, sp, #0
 801ecc0:	6078      	str	r0, [r7, #4]
 801ecc2:	687b      	ldr	r3, [r7, #4]
 801ecc4:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ecc6:	68fb      	ldr	r3, [r7, #12]
 801ecc8:	f383 8810 	msr	PRIMASK, r3
}
 801eccc:	46c0      	nop			@ (mov r8, r8)

  /* USER CODE BEGIN _ux_utility_interrupt_restore */
  __set_PRIMASK(flags);
  /* USER CODE END _ux_utility_interrupt_restore */
}
 801ecce:	46c0      	nop			@ (mov r8, r8)
 801ecd0:	46bd      	mov	sp, r7
 801ecd2:	b004      	add	sp, #16
 801ecd4:	bd80      	pop	{r7, pc}

0801ecd6 <_ux_utility_time_get>:
  *         Get Time Tick for host timing.
  * @param  none
  * @retval time tick
  */
ULONG _ux_utility_time_get(VOID)
{
 801ecd6:	b580      	push	{r7, lr}
 801ecd8:	b082      	sub	sp, #8
 801ecda:	af00      	add	r7, sp, #0
  ULONG time_tick = 0U;
 801ecdc:	2300      	movs	r3, #0
 801ecde:	607b      	str	r3, [r7, #4]

  /* USER CODE BEGIN _ux_utility_time_get */
time_tick = HAL_GetTick();
 801ece0:	f7ef f8f8 	bl	800ded4 <HAL_GetTick>
 801ece4:	0003      	movs	r3, r0
 801ece6:	607b      	str	r3, [r7, #4]
  /* USER CODE END _ux_utility_time_get */

  return time_tick;
 801ece8:	687b      	ldr	r3, [r7, #4]
}
 801ecea:	0018      	movs	r0, r3
 801ecec:	46bd      	mov	sp, r7
 801ecee:	b002      	add	sp, #8
 801ecf0:	bd80      	pop	{r7, pc}
	...

0801ecf4 <USBD_ChangeFunction>:
  *         This function is called when the device state changes.
  * @param  Device_State: USB Device State
  * @retval status
  */
static UINT USBD_ChangeFunction(ULONG Device_State)
{
 801ecf4:	b580      	push	{r7, lr}
 801ecf6:	b084      	sub	sp, #16
 801ecf8:	af00      	add	r7, sp, #0
 801ecfa:	6078      	str	r0, [r7, #4]
   UINT status = UX_SUCCESS;
 801ecfc:	2300      	movs	r3, #0
 801ecfe:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN USBD_ChangeFunction0 */

  /* USER CODE END USBD_ChangeFunction0 */

  switch (Device_State)
 801ed00:	687b      	ldr	r3, [r7, #4]
 801ed02:	2bf4      	cmp	r3, #244	@ 0xf4
 801ed04:	d812      	bhi.n	801ed2c <USBD_ChangeFunction+0x38>
 801ed06:	687b      	ldr	r3, [r7, #4]
 801ed08:	2bf0      	cmp	r3, #240	@ 0xf0
 801ed0a:	d206      	bcs.n	801ed1a <USBD_ChangeFunction+0x26>
 801ed0c:	687b      	ldr	r3, [r7, #4]
 801ed0e:	2b01      	cmp	r3, #1
 801ed10:	d00e      	beq.n	801ed30 <USBD_ChangeFunction+0x3c>
 801ed12:	687b      	ldr	r3, [r7, #4]
 801ed14:	2b0a      	cmp	r3, #10
 801ed16:	d00d      	beq.n	801ed34 <USBD_ChangeFunction+0x40>

      /* USER CODE BEGIN DEFAULT */

      /* USER CODE END DEFAULT */

      break;
 801ed18:	e008      	b.n	801ed2c <USBD_ChangeFunction+0x38>
  switch (Device_State)
 801ed1a:	687b      	ldr	r3, [r7, #4]
 801ed1c:	3bf0      	subs	r3, #240	@ 0xf0
 801ed1e:	2b04      	cmp	r3, #4
 801ed20:	d804      	bhi.n	801ed2c <USBD_ChangeFunction+0x38>
 801ed22:	009a      	lsls	r2, r3, #2
 801ed24:	4b07      	ldr	r3, [pc, #28]	@ (801ed44 <USBD_ChangeFunction+0x50>)
 801ed26:	18d3      	adds	r3, r2, r3
 801ed28:	681b      	ldr	r3, [r3, #0]
 801ed2a:	469f      	mov	pc, r3
      break;
 801ed2c:	46c0      	nop			@ (mov r8, r8)
 801ed2e:	e004      	b.n	801ed3a <USBD_ChangeFunction+0x46>
      break;
 801ed30:	46c0      	nop			@ (mov r8, r8)
 801ed32:	e002      	b.n	801ed3a <USBD_ChangeFunction+0x46>
      break;
 801ed34:	46c0      	nop			@ (mov r8, r8)
 801ed36:	e000      	b.n	801ed3a <USBD_ChangeFunction+0x46>
      break;
 801ed38:	46c0      	nop			@ (mov r8, r8)

  /* USER CODE BEGIN USBD_ChangeFunction1 */

  /* USER CODE END USBD_ChangeFunction1 */

  return status;
 801ed3a:	68fb      	ldr	r3, [r7, #12]
}
 801ed3c:	0018      	movs	r0, r3
 801ed3e:	46bd      	mov	sp, r7
 801ed40:	b004      	add	sp, #16
 801ed42:	bd80      	pop	{r7, pc}
 801ed44:	08026d7c 	.word	0x08026d7c

0801ed48 <USBD_CDC_ACM_Activate>:
  *         This function is called when insertion of a CDC ACM device.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_Activate(VOID *cdc_acm_instance)
{
 801ed48:	b580      	push	{r7, lr}
 801ed4a:	b082      	sub	sp, #8
 801ed4c:	af00      	add	r7, sp, #0
 801ed4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_Activate */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
  cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *)cdc_acm_instance;
 801ed50:	4b03      	ldr	r3, [pc, #12]	@ (801ed60 <USBD_CDC_ACM_Activate+0x18>)
 801ed52:	687a      	ldr	r2, [r7, #4]
 801ed54:	601a      	str	r2, [r3, #0]
  /* USER CODE END USBD_CDC_ACM_Activate */

  return;
 801ed56:	46c0      	nop			@ (mov r8, r8)
}
 801ed58:	46bd      	mov	sp, r7
 801ed5a:	b002      	add	sp, #8
 801ed5c:	bd80      	pop	{r7, pc}
 801ed5e:	46c0      	nop			@ (mov r8, r8)
 801ed60:	2000633c 	.word	0x2000633c

0801ed64 <USBD_CDC_ACM_Deactivate>:
  *         This function is called when extraction of a CDC ACM device.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_Deactivate(VOID *cdc_acm_instance)
{
 801ed64:	b580      	push	{r7, lr}
 801ed66:	b082      	sub	sp, #8
 801ed68:	af00      	add	r7, sp, #0
 801ed6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_Deactivate */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
  cdc_acm = UX_NULL;
 801ed6c:	4b03      	ldr	r3, [pc, #12]	@ (801ed7c <USBD_CDC_ACM_Deactivate+0x18>)
 801ed6e:	2200      	movs	r2, #0
 801ed70:	601a      	str	r2, [r3, #0]
  /* USER CODE END USBD_CDC_ACM_Deactivate */

  return;
 801ed72:	46c0      	nop			@ (mov r8, r8)
}
 801ed74:	46bd      	mov	sp, r7
 801ed76:	b002      	add	sp, #8
 801ed78:	bd80      	pop	{r7, pc}
 801ed7a:	46c0      	nop			@ (mov r8, r8)
 801ed7c:	2000633c 	.word	0x2000633c

0801ed80 <USBD_CDC_ACM_ParameterChange>:
  *         This function is invoked to manage the CDC ACM class requests.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_ParameterChange(VOID *cdc_acm_instance)
{
 801ed80:	b580      	push	{r7, lr}
 801ed82:	b082      	sub	sp, #8
 801ed84:	af00      	add	r7, sp, #0
 801ed86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_ParameterChange */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
  /* USER CODE END USBD_CDC_ACM_ParameterChange */

  return;
 801ed88:	46c0      	nop			@ (mov r8, r8)
}
 801ed8a:	46bd      	mov	sp, r7
 801ed8c:	b002      	add	sp, #8
 801ed8e:	bd80      	pop	{r7, pc}

0801ed90 <USBD_CDC_ACM_Transmit>:

/* USER CODE BEGIN 1 */
uint32_t USBD_CDC_ACM_Transmit(uint8_t* buffer, uint32_t size, uint32_t* sent)
{
 801ed90:	b580      	push	{r7, lr}
 801ed92:	b086      	sub	sp, #24
 801ed94:	af00      	add	r7, sp, #0
 801ed96:	60f8      	str	r0, [r7, #12]
 801ed98:	60b9      	str	r1, [r7, #8]
 801ed9a:	607a      	str	r2, [r7, #4]
    if (sent) *sent = 0;
 801ed9c:	687b      	ldr	r3, [r7, #4]
 801ed9e:	2b00      	cmp	r3, #0
 801eda0:	d002      	beq.n	801eda8 <USBD_CDC_ACM_Transmit+0x18>
 801eda2:	687b      	ldr	r3, [r7, #4]
 801eda4:	2200      	movs	r2, #0
 801eda6:	601a      	str	r2, [r3, #0]
    if (cdc_acm == NULL)
 801eda8:	4b15      	ldr	r3, [pc, #84]	@ (801ee00 <USBD_CDC_ACM_Transmit+0x70>)
 801edaa:	681b      	ldr	r3, [r3, #0]
 801edac:	2b00      	cmp	r3, #0
 801edae:	d101      	bne.n	801edb4 <USBD_CDC_ACM_Transmit+0x24>
    {
        return 1; /* not connected */
 801edb0:	2301      	movs	r3, #1
 801edb2:	e021      	b.n	801edf8 <USBD_CDC_ACM_Transmit+0x68>
    }

    /* Non-blocking with timeout: never hang the firmware if host isn't reading. */
    ULONG start = _ux_utility_time_get();
 801edb4:	f7ff ff8f 	bl	801ecd6 <_ux_utility_time_get>
 801edb8:	0003      	movs	r3, r0
 801edba:	617b      	str	r3, [r7, #20]
    UINT retVal;

    do
    {
        retVal = ux_device_class_cdc_acm_write_run(cdc_acm, buffer, size, sent);
 801edbc:	4b10      	ldr	r3, [pc, #64]	@ (801ee00 <USBD_CDC_ACM_Transmit+0x70>)
 801edbe:	6818      	ldr	r0, [r3, #0]
 801edc0:	687b      	ldr	r3, [r7, #4]
 801edc2:	68ba      	ldr	r2, [r7, #8]
 801edc4:	68f9      	ldr	r1, [r7, #12]
 801edc6:	f7fe ff71 	bl	801dcac <_ux_device_class_cdc_acm_write_run>
 801edca:	0003      	movs	r3, r0
 801edcc:	613b      	str	r3, [r7, #16]

        if (retVal == UX_STATE_NEXT)
 801edce:	693b      	ldr	r3, [r7, #16]
 801edd0:	2b04      	cmp	r3, #4
 801edd2:	d101      	bne.n	801edd8 <USBD_CDC_ACM_Transmit+0x48>
        {
            return 0; /* sent OK */
 801edd4:	2300      	movs	r3, #0
 801edd6:	e00f      	b.n	801edf8 <USBD_CDC_ACM_Transmit+0x68>
        }

        /* If class wants us to try again later, don't spin forever. */
        if ((_ux_utility_time_get() - start) > 20U)
 801edd8:	f7ff ff7d 	bl	801ecd6 <_ux_utility_time_get>
 801eddc:	0002      	movs	r2, r0
 801edde:	697b      	ldr	r3, [r7, #20]
 801ede0:	1ad3      	subs	r3, r2, r3
 801ede2:	2b14      	cmp	r3, #20
 801ede4:	d901      	bls.n	801edea <USBD_CDC_ACM_Transmit+0x5a>
        {
            return 2; /* busy/timeout */
 801ede6:	2302      	movs	r3, #2
 801ede8:	e006      	b.n	801edf8 <USBD_CDC_ACM_Transmit+0x68>
        }

    } while (retVal == UX_STATE_WAIT || retVal == UX_STATE_LOCK);
 801edea:	693b      	ldr	r3, [r7, #16]
 801edec:	2b05      	cmp	r3, #5
 801edee:	d0e5      	beq.n	801edbc <USBD_CDC_ACM_Transmit+0x2c>
 801edf0:	693b      	ldr	r3, [r7, #16]
 801edf2:	2b06      	cmp	r3, #6
 801edf4:	d0e2      	beq.n	801edbc <USBD_CDC_ACM_Transmit+0x2c>

    /* Any other code is treated as an error / not ready. */
    return 2;
 801edf6:	2302      	movs	r3, #2
}
 801edf8:	0018      	movs	r0, r3
 801edfa:	46bd      	mov	sp, r7
 801edfc:	b006      	add	sp, #24
 801edfe:	bd80      	pop	{r7, pc}
 801ee00:	2000633c 	.word	0x2000633c

0801ee04 <USBD_CDC_ACM_Receive>:

uint32_t USBD_CDC_ACM_Receive(uint8_t* buffer, uint32_t size, uint32_t* received)
{
 801ee04:	b580      	push	{r7, lr}
 801ee06:	b084      	sub	sp, #16
 801ee08:	af00      	add	r7, sp, #0
 801ee0a:	60f8      	str	r0, [r7, #12]
 801ee0c:	60b9      	str	r1, [r7, #8]
 801ee0e:	607a      	str	r2, [r7, #4]
  if (received) *received = 0;
 801ee10:	687b      	ldr	r3, [r7, #4]
 801ee12:	2b00      	cmp	r3, #0
 801ee14:	d002      	beq.n	801ee1c <USBD_CDC_ACM_Receive+0x18>
 801ee16:	687b      	ldr	r3, [r7, #4]
 801ee18:	2200      	movs	r2, #0
 801ee1a:	601a      	str	r2, [r3, #0]
  if (cdc_acm!=NULL){
 801ee1c:	4b08      	ldr	r3, [pc, #32]	@ (801ee40 <USBD_CDC_ACM_Receive+0x3c>)
 801ee1e:	681b      	ldr	r3, [r3, #0]
 801ee20:	2b00      	cmp	r3, #0
 801ee22:	d008      	beq.n	801ee36 <USBD_CDC_ACM_Receive+0x32>
    ux_device_class_cdc_acm_read_run(cdc_acm,buffer,size,received);
 801ee24:	4b06      	ldr	r3, [pc, #24]	@ (801ee40 <USBD_CDC_ACM_Receive+0x3c>)
 801ee26:	6818      	ldr	r0, [r3, #0]
 801ee28:	687b      	ldr	r3, [r7, #4]
 801ee2a:	68ba      	ldr	r2, [r7, #8]
 801ee2c:	68f9      	ldr	r1, [r7, #12]
 801ee2e:	f7fe fe5f 	bl	801daf0 <_ux_device_class_cdc_acm_read_run>
    return 0;
 801ee32:	2300      	movs	r3, #0
 801ee34:	e000      	b.n	801ee38 <USBD_CDC_ACM_Receive+0x34>
  }else{
   return 1;
 801ee36:	2301      	movs	r3, #1
  }

}
 801ee38:	0018      	movs	r0, r3
 801ee3a:	46bd      	mov	sp, r7
 801ee3c:	b004      	add	sp, #16
 801ee3e:	bd80      	pop	{r7, pc}
 801ee40:	2000633c 	.word	0x2000633c

0801ee44 <USBD_Get_Device_Framework_Speed>:
  * @param  Speed : HIGH or FULL SPEED flag
  * @param  length : length of HIGH or FULL SPEED array
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_Get_Device_Framework_Speed(uint8_t Speed, ULONG *Length)
{
 801ee44:	b580      	push	{r7, lr}
 801ee46:	b084      	sub	sp, #16
 801ee48:	af00      	add	r7, sp, #0
 801ee4a:	0002      	movs	r2, r0
 801ee4c:	6039      	str	r1, [r7, #0]
 801ee4e:	1dfb      	adds	r3, r7, #7
 801ee50:	701a      	strb	r2, [r3, #0]
  uint8_t *pFrameWork = NULL;
 801ee52:	2300      	movs	r3, #0
 801ee54:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN Device_Framework0 */

  /* USER CODE END Device_Framework0 */

  if (USBD_FULL_SPEED == Speed)
 801ee56:	1dfb      	adds	r3, r7, #7
 801ee58:	781b      	ldrb	r3, [r3, #0]
 801ee5a:	2b00      	cmp	r3, #0
 801ee5c:	d116      	bne.n	801ee8c <USBD_Get_Device_Framework_Speed+0x48>
  {
    USBD_Device_Framework_Builder(&USBD_Device_FS, pDevFrameWorkDesc_FS,
 801ee5e:	4b19      	ldr	r3, [pc, #100]	@ (801eec4 <USBD_Get_Device_Framework_Speed+0x80>)
 801ee60:	6819      	ldr	r1, [r3, #0]
 801ee62:	1dfb      	adds	r3, r7, #7
 801ee64:	781b      	ldrb	r3, [r3, #0]
 801ee66:	4a18      	ldr	r2, [pc, #96]	@ (801eec8 <USBD_Get_Device_Framework_Speed+0x84>)
 801ee68:	4818      	ldr	r0, [pc, #96]	@ (801eecc <USBD_Get_Device_Framework_Speed+0x88>)
 801ee6a:	f000 f9bd 	bl	801f1e8 <USBD_Device_Framework_Builder>
                                  UserClassInstance, Speed);

    /* Get the length of USBD_device_framework_full_speed */
    *Length = (ULONG)(USBD_Device_FS.CurrDevDescSz + USBD_Device_FS.CurrConfDescSz);
 801ee6e:	4a17      	ldr	r2, [pc, #92]	@ (801eecc <USBD_Get_Device_Framework_Speed+0x88>)
 801ee70:	2390      	movs	r3, #144	@ 0x90
 801ee72:	005b      	lsls	r3, r3, #1
 801ee74:	58d2      	ldr	r2, [r2, r3]
 801ee76:	4915      	ldr	r1, [pc, #84]	@ (801eecc <USBD_Get_Device_Framework_Speed+0x88>)
 801ee78:	2392      	movs	r3, #146	@ 0x92
 801ee7a:	005b      	lsls	r3, r3, #1
 801ee7c:	58cb      	ldr	r3, [r1, r3]
 801ee7e:	18d2      	adds	r2, r2, r3
 801ee80:	683b      	ldr	r3, [r7, #0]
 801ee82:	601a      	str	r2, [r3, #0]

    pFrameWork = pDevFrameWorkDesc_FS;
 801ee84:	4b0f      	ldr	r3, [pc, #60]	@ (801eec4 <USBD_Get_Device_Framework_Speed+0x80>)
 801ee86:	681b      	ldr	r3, [r3, #0]
 801ee88:	60fb      	str	r3, [r7, #12]
 801ee8a:	e015      	b.n	801eeb8 <USBD_Get_Device_Framework_Speed+0x74>
  }
  else
  {
    USBD_Device_Framework_Builder(&USBD_Device_HS, pDevFrameWorkDesc_HS,
 801ee8c:	4b10      	ldr	r3, [pc, #64]	@ (801eed0 <USBD_Get_Device_Framework_Speed+0x8c>)
 801ee8e:	6819      	ldr	r1, [r3, #0]
 801ee90:	1dfb      	adds	r3, r7, #7
 801ee92:	781b      	ldrb	r3, [r3, #0]
 801ee94:	4a0c      	ldr	r2, [pc, #48]	@ (801eec8 <USBD_Get_Device_Framework_Speed+0x84>)
 801ee96:	480f      	ldr	r0, [pc, #60]	@ (801eed4 <USBD_Get_Device_Framework_Speed+0x90>)
 801ee98:	f000 f9a6 	bl	801f1e8 <USBD_Device_Framework_Builder>
                                  UserClassInstance, Speed);

    /* Get the length of USBD_device_framework_high_speed */
    *Length = (ULONG)(USBD_Device_HS.CurrDevDescSz + USBD_Device_HS.CurrConfDescSz);
 801ee9c:	4a0d      	ldr	r2, [pc, #52]	@ (801eed4 <USBD_Get_Device_Framework_Speed+0x90>)
 801ee9e:	2390      	movs	r3, #144	@ 0x90
 801eea0:	005b      	lsls	r3, r3, #1
 801eea2:	58d2      	ldr	r2, [r2, r3]
 801eea4:	490b      	ldr	r1, [pc, #44]	@ (801eed4 <USBD_Get_Device_Framework_Speed+0x90>)
 801eea6:	2392      	movs	r3, #146	@ 0x92
 801eea8:	005b      	lsls	r3, r3, #1
 801eeaa:	58cb      	ldr	r3, [r1, r3]
 801eeac:	18d2      	adds	r2, r2, r3
 801eeae:	683b      	ldr	r3, [r7, #0]
 801eeb0:	601a      	str	r2, [r3, #0]

    pFrameWork = pDevFrameWorkDesc_HS;
 801eeb2:	4b07      	ldr	r3, [pc, #28]	@ (801eed0 <USBD_Get_Device_Framework_Speed+0x8c>)
 801eeb4:	681b      	ldr	r3, [r3, #0]
 801eeb6:	60fb      	str	r3, [r7, #12]
  }
  /* USER CODE BEGIN Device_Framework1 */

  /* USER CODE END Device_Framework1 */
  return pFrameWork;
 801eeb8:	68fb      	ldr	r3, [r7, #12]
}
 801eeba:	0018      	movs	r0, r3
 801eebc:	46bd      	mov	sp, r7
 801eebe:	b004      	add	sp, #16
 801eec0:	bd80      	pop	{r7, pc}
 801eec2:	46c0      	nop			@ (mov r8, r8)
 801eec4:	2000007c 	.word	0x2000007c
 801eec8:	20000070 	.word	0x20000070
 801eecc:	20006340 	.word	0x20006340
 801eed0:	20000080 	.word	0x20000080
 801eed4:	20006468 	.word	0x20006468

0801eed8 <USBD_Get_String_Framework>:
  *         Return the language_id_framework
  * @param  Length : Length of String_Framework
  * @retval Pointer to language_id_framework buffer
  */
uint8_t *USBD_Get_String_Framework(ULONG *Length)
{
 801eed8:	b5b0      	push	{r4, r5, r7, lr}
 801eeda:	b084      	sub	sp, #16
 801eedc:	af00      	add	r7, sp, #0
 801eede:	6078      	str	r0, [r7, #4]
  uint16_t len = 0U;
 801eee0:	250c      	movs	r5, #12
 801eee2:	197b      	adds	r3, r7, r5
 801eee4:	2200      	movs	r2, #0
 801eee6:	801a      	strh	r2, [r3, #0]
  uint8_t count = 0U;
 801eee8:	240f      	movs	r4, #15
 801eeea:	193b      	adds	r3, r7, r4
 801eeec:	2200      	movs	r2, #0
 801eeee:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN String_Framework0 */

  /* USER CODE END String_Framework0 */

  /* Set the Manufacturer language Id and index in USBD_string_framework */
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801eef0:	193b      	adds	r3, r7, r4
 801eef2:	781b      	ldrb	r3, [r3, #0]
 801eef4:	193a      	adds	r2, r7, r4
 801eef6:	1c59      	adds	r1, r3, #1
 801eef8:	7011      	strb	r1, [r2, #0]
 801eefa:	001a      	movs	r2, r3
 801eefc:	4b43      	ldr	r3, [pc, #268]	@ (801f00c <USBD_Get_String_Framework+0x134>)
 801eefe:	2109      	movs	r1, #9
 801ef00:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801ef02:	193b      	adds	r3, r7, r4
 801ef04:	781b      	ldrb	r3, [r3, #0]
 801ef06:	193a      	adds	r2, r7, r4
 801ef08:	1c59      	adds	r1, r3, #1
 801ef0a:	7011      	strb	r1, [r2, #0]
 801ef0c:	001a      	movs	r2, r3
 801ef0e:	4b3f      	ldr	r3, [pc, #252]	@ (801f00c <USBD_Get_String_Framework+0x134>)
 801ef10:	2104      	movs	r1, #4
 801ef12:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_MFC_STR;
 801ef14:	193b      	adds	r3, r7, r4
 801ef16:	781b      	ldrb	r3, [r3, #0]
 801ef18:	193a      	adds	r2, r7, r4
 801ef1a:	1c59      	adds	r1, r3, #1
 801ef1c:	7011      	strb	r1, [r2, #0]
 801ef1e:	001a      	movs	r2, r3
 801ef20:	4b3a      	ldr	r3, [pc, #232]	@ (801f00c <USBD_Get_String_Framework+0x134>)
 801ef22:	2101      	movs	r1, #1
 801ef24:	5499      	strb	r1, [r3, r2]

  /* Set the Manufacturer string in string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_string_framework + count, &len);
 801ef26:	193b      	adds	r3, r7, r4
 801ef28:	781a      	ldrb	r2, [r3, #0]
 801ef2a:	4b38      	ldr	r3, [pc, #224]	@ (801f00c <USBD_Get_String_Framework+0x134>)
 801ef2c:	18d1      	adds	r1, r2, r3
 801ef2e:	197a      	adds	r2, r7, r5
 801ef30:	4b37      	ldr	r3, [pc, #220]	@ (801f010 <USBD_Get_String_Framework+0x138>)
 801ef32:	0018      	movs	r0, r3
 801ef34:	f000 f8fe 	bl	801f134 <USBD_Desc_GetString>

  /* Set the Product language Id and index in USBD_string_framework */
  count += len + 1;
 801ef38:	197b      	adds	r3, r7, r5
 801ef3a:	881b      	ldrh	r3, [r3, #0]
 801ef3c:	b2da      	uxtb	r2, r3
 801ef3e:	193b      	adds	r3, r7, r4
 801ef40:	781b      	ldrb	r3, [r3, #0]
 801ef42:	18d3      	adds	r3, r2, r3
 801ef44:	b2da      	uxtb	r2, r3
 801ef46:	193b      	adds	r3, r7, r4
 801ef48:	3201      	adds	r2, #1
 801ef4a:	701a      	strb	r2, [r3, #0]
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801ef4c:	193b      	adds	r3, r7, r4
 801ef4e:	781b      	ldrb	r3, [r3, #0]
 801ef50:	193a      	adds	r2, r7, r4
 801ef52:	1c59      	adds	r1, r3, #1
 801ef54:	7011      	strb	r1, [r2, #0]
 801ef56:	001a      	movs	r2, r3
 801ef58:	4b2c      	ldr	r3, [pc, #176]	@ (801f00c <USBD_Get_String_Framework+0x134>)
 801ef5a:	2109      	movs	r1, #9
 801ef5c:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801ef5e:	193b      	adds	r3, r7, r4
 801ef60:	781b      	ldrb	r3, [r3, #0]
 801ef62:	193a      	adds	r2, r7, r4
 801ef64:	1c59      	adds	r1, r3, #1
 801ef66:	7011      	strb	r1, [r2, #0]
 801ef68:	001a      	movs	r2, r3
 801ef6a:	4b28      	ldr	r3, [pc, #160]	@ (801f00c <USBD_Get_String_Framework+0x134>)
 801ef6c:	2104      	movs	r1, #4
 801ef6e:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_PRODUCT_STR;
 801ef70:	193b      	adds	r3, r7, r4
 801ef72:	781b      	ldrb	r3, [r3, #0]
 801ef74:	193a      	adds	r2, r7, r4
 801ef76:	1c59      	adds	r1, r3, #1
 801ef78:	7011      	strb	r1, [r2, #0]
 801ef7a:	001a      	movs	r2, r3
 801ef7c:	4b23      	ldr	r3, [pc, #140]	@ (801f00c <USBD_Get_String_Framework+0x134>)
 801ef7e:	2102      	movs	r1, #2
 801ef80:	5499      	strb	r1, [r3, r2]

  /* Set the Product string in USBD_string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_string_framework + count, &len);
 801ef82:	193b      	adds	r3, r7, r4
 801ef84:	781a      	ldrb	r2, [r3, #0]
 801ef86:	4b21      	ldr	r3, [pc, #132]	@ (801f00c <USBD_Get_String_Framework+0x134>)
 801ef88:	18d1      	adds	r1, r2, r3
 801ef8a:	197a      	adds	r2, r7, r5
 801ef8c:	4b21      	ldr	r3, [pc, #132]	@ (801f014 <USBD_Get_String_Framework+0x13c>)
 801ef8e:	0018      	movs	r0, r3
 801ef90:	f000 f8d0 	bl	801f134 <USBD_Desc_GetString>

  /* Set Serial language Id and index in string_framework */
  count += len + 1;
 801ef94:	197b      	adds	r3, r7, r5
 801ef96:	881b      	ldrh	r3, [r3, #0]
 801ef98:	b2da      	uxtb	r2, r3
 801ef9a:	193b      	adds	r3, r7, r4
 801ef9c:	781b      	ldrb	r3, [r3, #0]
 801ef9e:	18d3      	adds	r3, r2, r3
 801efa0:	b2da      	uxtb	r2, r3
 801efa2:	193b      	adds	r3, r7, r4
 801efa4:	3201      	adds	r2, #1
 801efa6:	701a      	strb	r2, [r3, #0]
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801efa8:	193b      	adds	r3, r7, r4
 801efaa:	781b      	ldrb	r3, [r3, #0]
 801efac:	0020      	movs	r0, r4
 801efae:	193a      	adds	r2, r7, r4
 801efb0:	1c59      	adds	r1, r3, #1
 801efb2:	7011      	strb	r1, [r2, #0]
 801efb4:	001a      	movs	r2, r3
 801efb6:	4b15      	ldr	r3, [pc, #84]	@ (801f00c <USBD_Get_String_Framework+0x134>)
 801efb8:	2109      	movs	r1, #9
 801efba:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801efbc:	183b      	adds	r3, r7, r0
 801efbe:	781b      	ldrb	r3, [r3, #0]
 801efc0:	183a      	adds	r2, r7, r0
 801efc2:	1c59      	adds	r1, r3, #1
 801efc4:	7011      	strb	r1, [r2, #0]
 801efc6:	001a      	movs	r2, r3
 801efc8:	4b10      	ldr	r3, [pc, #64]	@ (801f00c <USBD_Get_String_Framework+0x134>)
 801efca:	2104      	movs	r1, #4
 801efcc:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 801efce:	183b      	adds	r3, r7, r0
 801efd0:	781b      	ldrb	r3, [r3, #0]
 801efd2:	183a      	adds	r2, r7, r0
 801efd4:	1c59      	adds	r1, r3, #1
 801efd6:	7011      	strb	r1, [r2, #0]
 801efd8:	001a      	movs	r2, r3
 801efda:	4b0c      	ldr	r3, [pc, #48]	@ (801f00c <USBD_Get_String_Framework+0x134>)
 801efdc:	2103      	movs	r1, #3
 801efde:	5499      	strb	r1, [r3, r2]

  /* Set the Serial number in USBD_string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_SERIAL_NUMBER, USBD_string_framework + count, &len);
 801efe0:	183b      	adds	r3, r7, r0
 801efe2:	781a      	ldrb	r2, [r3, #0]
 801efe4:	4b09      	ldr	r3, [pc, #36]	@ (801f00c <USBD_Get_String_Framework+0x134>)
 801efe6:	18d1      	adds	r1, r2, r3
 801efe8:	197a      	adds	r2, r7, r5
 801efea:	4b0b      	ldr	r3, [pc, #44]	@ (801f018 <USBD_Get_String_Framework+0x140>)
 801efec:	0018      	movs	r0, r3
 801efee:	f000 f8a1 	bl	801f134 <USBD_Desc_GetString>
  /* USER CODE BEGIN String_Framework1 */

  /* USER CODE END String_Framework1 */

  /* Get the length of USBD_string_framework */
  *Length = strlen((const char *)USBD_string_framework);
 801eff2:	4b06      	ldr	r3, [pc, #24]	@ (801f00c <USBD_Get_String_Framework+0x134>)
 801eff4:	0018      	movs	r0, r3
 801eff6:	f7e1 f891 	bl	800011c <strlen>
 801effa:	0002      	movs	r2, r0
 801effc:	687b      	ldr	r3, [r7, #4]
 801effe:	601a      	str	r2, [r3, #0]

  return USBD_string_framework;
 801f000:	4b02      	ldr	r3, [pc, #8]	@ (801f00c <USBD_Get_String_Framework+0x134>)
}
 801f002:	0018      	movs	r0, r3
 801f004:	46bd      	mov	sp, r7
 801f006:	b004      	add	sp, #16
 801f008:	bdb0      	pop	{r4, r5, r7, pc}
 801f00a:	46c0      	nop			@ (mov r8, r8)
 801f00c:	20006720 	.word	0x20006720
 801f010:	080268ec 	.word	0x080268ec
 801f014:	08026900 	.word	0x08026900
 801f018:	08026914 	.word	0x08026914

0801f01c <USBD_Get_Language_Id_Framework>:
  *         Return the language_id_framework
  * @param  Length : Length of Language_Id_Framework
  * @retval Pointer to language_id_framework buffer
  */
uint8_t *USBD_Get_Language_Id_Framework(ULONG *Length)
{
 801f01c:	b580      	push	{r7, lr}
 801f01e:	b084      	sub	sp, #16
 801f020:	af00      	add	r7, sp, #0
 801f022:	6078      	str	r0, [r7, #4]
  uint8_t count = 0U;
 801f024:	200f      	movs	r0, #15
 801f026:	183b      	adds	r3, r7, r0
 801f028:	2200      	movs	r2, #0
 801f02a:	701a      	strb	r2, [r3, #0]

  /* Set the language Id in USBD_language_id_framework */
  USBD_language_id_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801f02c:	183b      	adds	r3, r7, r0
 801f02e:	781b      	ldrb	r3, [r3, #0]
 801f030:	183a      	adds	r2, r7, r0
 801f032:	1c59      	adds	r1, r3, #1
 801f034:	7011      	strb	r1, [r2, #0]
 801f036:	001a      	movs	r2, r3
 801f038:	4b0b      	ldr	r3, [pc, #44]	@ (801f068 <USBD_Get_Language_Id_Framework+0x4c>)
 801f03a:	2109      	movs	r1, #9
 801f03c:	5499      	strb	r1, [r3, r2]
  USBD_language_id_framework[count++] = USBD_LANGID_STRING >> 8;
 801f03e:	183b      	adds	r3, r7, r0
 801f040:	781b      	ldrb	r3, [r3, #0]
 801f042:	183a      	adds	r2, r7, r0
 801f044:	1c59      	adds	r1, r3, #1
 801f046:	7011      	strb	r1, [r2, #0]
 801f048:	001a      	movs	r2, r3
 801f04a:	4b07      	ldr	r3, [pc, #28]	@ (801f068 <USBD_Get_Language_Id_Framework+0x4c>)
 801f04c:	2104      	movs	r1, #4
 801f04e:	5499      	strb	r1, [r3, r2]

  /* Get the length of USBD_language_id_framework */
  *Length = strlen((const char *)USBD_language_id_framework);
 801f050:	4b05      	ldr	r3, [pc, #20]	@ (801f068 <USBD_Get_Language_Id_Framework+0x4c>)
 801f052:	0018      	movs	r0, r3
 801f054:	f7e1 f862 	bl	800011c <strlen>
 801f058:	0002      	movs	r2, r0
 801f05a:	687b      	ldr	r3, [r7, #4]
 801f05c:	601a      	str	r2, [r3, #0]

  return USBD_language_id_framework;
 801f05e:	4b02      	ldr	r3, [pc, #8]	@ (801f068 <USBD_Get_Language_Id_Framework+0x4c>)
}
 801f060:	0018      	movs	r0, r3
 801f062:	46bd      	mov	sp, r7
 801f064:	b004      	add	sp, #16
 801f066:	bd80      	pop	{r7, pc}
 801f068:	20006820 	.word	0x20006820

0801f06c <USBD_Get_Interface_Number>:
  * @param  class_type : Device class type
  * @param  interface_type : Device interface type
  * @retval interface number
  */
uint16_t USBD_Get_Interface_Number(uint8_t class_type, uint8_t interface_type)
{
 801f06c:	b590      	push	{r4, r7, lr}
 801f06e:	b085      	sub	sp, #20
 801f070:	af00      	add	r7, sp, #0
 801f072:	0002      	movs	r2, r0
 801f074:	1dfb      	adds	r3, r7, #7
 801f076:	701a      	strb	r2, [r3, #0]
 801f078:	1dbb      	adds	r3, r7, #6
 801f07a:	1c0a      	adds	r2, r1, #0
 801f07c:	701a      	strb	r2, [r3, #0]
  uint8_t itf_num = 0U;
 801f07e:	230f      	movs	r3, #15
 801f080:	18fb      	adds	r3, r7, r3
 801f082:	2200      	movs	r2, #0
 801f084:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0U;
 801f086:	210e      	movs	r1, #14
 801f088:	187b      	adds	r3, r7, r1
 801f08a:	2200      	movs	r2, #0
 801f08c:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN USBD_Get_Interface_Number0 */

  /* USER CODE END USBD_Get_Interface_Number0 */

  for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 801f08e:	187b      	adds	r3, r7, r1
 801f090:	2200      	movs	r2, #0
 801f092:	701a      	strb	r2, [r3, #0]
 801f094:	e02a      	b.n	801f0ec <USBD_Get_Interface_Number+0x80>
  {
    if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 801f096:	200e      	movs	r0, #14
 801f098:	183b      	adds	r3, r7, r0
 801f09a:	781b      	ldrb	r3, [r3, #0]
 801f09c:	4a1a      	ldr	r2, [pc, #104]	@ (801f108 <USBD_Get_Interface_Number+0x9c>)
 801f09e:	215c      	movs	r1, #92	@ 0x5c
 801f0a0:	434b      	muls	r3, r1
 801f0a2:	18d3      	adds	r3, r2, r3
 801f0a4:	330c      	adds	r3, #12
 801f0a6:	781b      	ldrb	r3, [r3, #0]
 801f0a8:	1dfa      	adds	r2, r7, #7
 801f0aa:	7812      	ldrb	r2, [r2, #0]
 801f0ac:	429a      	cmp	r2, r3
 801f0ae:	d117      	bne.n	801f0e0 <USBD_Get_Interface_Number+0x74>
        (USBD_Device_FS.tclasslist[idx].InterfaceType == interface_type))
 801f0b0:	183b      	adds	r3, r7, r0
 801f0b2:	781b      	ldrb	r3, [r3, #0]
 801f0b4:	4a14      	ldr	r2, [pc, #80]	@ (801f108 <USBD_Get_Interface_Number+0x9c>)
 801f0b6:	215c      	movs	r1, #92	@ 0x5c
 801f0b8:	434b      	muls	r3, r1
 801f0ba:	18d3      	adds	r3, r2, r3
 801f0bc:	3314      	adds	r3, #20
 801f0be:	781b      	ldrb	r3, [r3, #0]
    if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 801f0c0:	1dba      	adds	r2, r7, #6
 801f0c2:	7812      	ldrb	r2, [r2, #0]
 801f0c4:	429a      	cmp	r2, r3
 801f0c6:	d10b      	bne.n	801f0e0 <USBD_Get_Interface_Number+0x74>
    {
      itf_num = USBD_Device_FS.tclasslist[idx].Ifs[0];
 801f0c8:	183b      	adds	r3, r7, r0
 801f0ca:	781a      	ldrb	r2, [r3, #0]
 801f0cc:	230f      	movs	r3, #15
 801f0ce:	18fb      	adds	r3, r7, r3
 801f0d0:	490d      	ldr	r1, [pc, #52]	@ (801f108 <USBD_Get_Interface_Number+0x9c>)
 801f0d2:	205a      	movs	r0, #90	@ 0x5a
 801f0d4:	245c      	movs	r4, #92	@ 0x5c
 801f0d6:	4362      	muls	r2, r4
 801f0d8:	188a      	adds	r2, r1, r2
 801f0da:	1812      	adds	r2, r2, r0
 801f0dc:	7812      	ldrb	r2, [r2, #0]
 801f0de:	701a      	strb	r2, [r3, #0]
  for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 801f0e0:	210e      	movs	r1, #14
 801f0e2:	187b      	adds	r3, r7, r1
 801f0e4:	781a      	ldrb	r2, [r3, #0]
 801f0e6:	187b      	adds	r3, r7, r1
 801f0e8:	3201      	adds	r2, #1
 801f0ea:	701a      	strb	r2, [r3, #0]
 801f0ec:	230e      	movs	r3, #14
 801f0ee:	18fb      	adds	r3, r7, r3
 801f0f0:	781b      	ldrb	r3, [r3, #0]
 801f0f2:	2b02      	cmp	r3, #2
 801f0f4:	d9cf      	bls.n	801f096 <USBD_Get_Interface_Number+0x2a>

  /* USER CODE BEGIN USBD_Get_Interface_Number1 */

  /* USER CODE END USBD_Get_Interface_Number1 */

  return itf_num;
 801f0f6:	230f      	movs	r3, #15
 801f0f8:	18fb      	adds	r3, r7, r3
 801f0fa:	781b      	ldrb	r3, [r3, #0]
 801f0fc:	b29b      	uxth	r3, r3
}
 801f0fe:	0018      	movs	r0, r3
 801f100:	46bd      	mov	sp, r7
 801f102:	b005      	add	sp, #20
 801f104:	bd90      	pop	{r4, r7, pc}
 801f106:	46c0      	nop			@ (mov r8, r8)
 801f108:	20006340 	.word	0x20006340

0801f10c <USBD_Get_Configuration_Number>:
  * @param  class_type : Device class type
  * @param  interface_type : Device interface type
  * @retval configuration number
  */
uint16_t USBD_Get_Configuration_Number(uint8_t class_type, uint8_t interface_type)
{
 801f10c:	b580      	push	{r7, lr}
 801f10e:	b084      	sub	sp, #16
 801f110:	af00      	add	r7, sp, #0
 801f112:	0002      	movs	r2, r0
 801f114:	1dfb      	adds	r3, r7, #7
 801f116:	701a      	strb	r2, [r3, #0]
 801f118:	1dbb      	adds	r3, r7, #6
 801f11a:	1c0a      	adds	r2, r1, #0
 801f11c:	701a      	strb	r2, [r3, #0]
  uint8_t cfg_num = 1U;
 801f11e:	210f      	movs	r1, #15
 801f120:	187b      	adds	r3, r7, r1
 801f122:	2201      	movs	r2, #1
 801f124:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN USBD_Get_CONFIGURATION_Number1 */

  /* USER CODE END USBD_Get_CONFIGURATION_Number1 */

  return cfg_num;
 801f126:	187b      	adds	r3, r7, r1
 801f128:	781b      	ldrb	r3, [r3, #0]
 801f12a:	b29b      	uxth	r3, r3
}
 801f12c:	0018      	movs	r0, r3
 801f12e:	46bd      	mov	sp, r7
 801f130:	b004      	add	sp, #16
 801f132:	bd80      	pop	{r7, pc}

0801f134 <USBD_Desc_GetString>:
  * @param  Unicode : Formatted string buffer (Unicode)
  * @param  len : descriptor length
  * @retval None
  */
static void USBD_Desc_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801f134:	b590      	push	{r4, r7, lr}
 801f136:	b087      	sub	sp, #28
 801f138:	af00      	add	r7, sp, #0
 801f13a:	60f8      	str	r0, [r7, #12]
 801f13c:	60b9      	str	r1, [r7, #8]
 801f13e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801f140:	2417      	movs	r4, #23
 801f142:	193b      	adds	r3, r7, r4
 801f144:	2200      	movs	r2, #0
 801f146:	701a      	strb	r2, [r3, #0]
  uint8_t *pdesc;

  if (desc == NULL)
 801f148:	68fb      	ldr	r3, [r7, #12]
 801f14a:	2b00      	cmp	r3, #0
 801f14c:	d029      	beq.n	801f1a2 <USBD_Desc_GetString+0x6e>
  {
    return;
  }

  pdesc = desc;
 801f14e:	68fb      	ldr	r3, [r7, #12]
 801f150:	613b      	str	r3, [r7, #16]
  *len = (uint16_t)USBD_Desc_GetLen(pdesc);
 801f152:	693b      	ldr	r3, [r7, #16]
 801f154:	0018      	movs	r0, r3
 801f156:	f000 f828 	bl	801f1aa <USBD_Desc_GetLen>
 801f15a:	0003      	movs	r3, r0
 801f15c:	001a      	movs	r2, r3
 801f15e:	687b      	ldr	r3, [r7, #4]
 801f160:	801a      	strh	r2, [r3, #0]

  unicode[idx++] = *(uint8_t *)len;
 801f162:	193b      	adds	r3, r7, r4
 801f164:	781b      	ldrb	r3, [r3, #0]
 801f166:	193a      	adds	r2, r7, r4
 801f168:	1c59      	adds	r1, r3, #1
 801f16a:	7011      	strb	r1, [r2, #0]
 801f16c:	001a      	movs	r2, r3
 801f16e:	68bb      	ldr	r3, [r7, #8]
 801f170:	189b      	adds	r3, r3, r2
 801f172:	687a      	ldr	r2, [r7, #4]
 801f174:	7812      	ldrb	r2, [r2, #0]
 801f176:	701a      	strb	r2, [r3, #0]

  while (*pdesc != (uint8_t)'\0')
 801f178:	e00e      	b.n	801f198 <USBD_Desc_GetString+0x64>
  {
    unicode[idx++] = *pdesc;
 801f17a:	2217      	movs	r2, #23
 801f17c:	18bb      	adds	r3, r7, r2
 801f17e:	781b      	ldrb	r3, [r3, #0]
 801f180:	18ba      	adds	r2, r7, r2
 801f182:	1c59      	adds	r1, r3, #1
 801f184:	7011      	strb	r1, [r2, #0]
 801f186:	001a      	movs	r2, r3
 801f188:	68bb      	ldr	r3, [r7, #8]
 801f18a:	189b      	adds	r3, r3, r2
 801f18c:	693a      	ldr	r2, [r7, #16]
 801f18e:	7812      	ldrb	r2, [r2, #0]
 801f190:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801f192:	693b      	ldr	r3, [r7, #16]
 801f194:	3301      	adds	r3, #1
 801f196:	613b      	str	r3, [r7, #16]
  while (*pdesc != (uint8_t)'\0')
 801f198:	693b      	ldr	r3, [r7, #16]
 801f19a:	781b      	ldrb	r3, [r3, #0]
 801f19c:	2b00      	cmp	r3, #0
 801f19e:	d1ec      	bne.n	801f17a <USBD_Desc_GetString+0x46>
 801f1a0:	e000      	b.n	801f1a4 <USBD_Desc_GetString+0x70>
    return;
 801f1a2:	46c0      	nop			@ (mov r8, r8)
  }
}
 801f1a4:	46bd      	mov	sp, r7
 801f1a6:	b007      	add	sp, #28
 801f1a8:	bd90      	pop	{r4, r7, pc}

0801f1aa <USBD_Desc_GetLen>:
  *         return the string length
  * @param  buf : pointer to the ASCII string buffer
  * @retval string length
  */
static uint8_t USBD_Desc_GetLen(uint8_t *buf)
{
 801f1aa:	b580      	push	{r7, lr}
 801f1ac:	b084      	sub	sp, #16
 801f1ae:	af00      	add	r7, sp, #0
 801f1b0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801f1b2:	230f      	movs	r3, #15
 801f1b4:	18fb      	adds	r3, r7, r3
 801f1b6:	2200      	movs	r2, #0
 801f1b8:	701a      	strb	r2, [r3, #0]
  uint8_t *pbuff = buf;
 801f1ba:	687b      	ldr	r3, [r7, #4]
 801f1bc:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801f1be:	e008      	b.n	801f1d2 <USBD_Desc_GetLen+0x28>
  {
    len++;
 801f1c0:	210f      	movs	r1, #15
 801f1c2:	187b      	adds	r3, r7, r1
 801f1c4:	781a      	ldrb	r2, [r3, #0]
 801f1c6:	187b      	adds	r3, r7, r1
 801f1c8:	3201      	adds	r2, #1
 801f1ca:	701a      	strb	r2, [r3, #0]
    pbuff++;
 801f1cc:	68bb      	ldr	r3, [r7, #8]
 801f1ce:	3301      	adds	r3, #1
 801f1d0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801f1d2:	68bb      	ldr	r3, [r7, #8]
 801f1d4:	781b      	ldrb	r3, [r3, #0]
 801f1d6:	2b00      	cmp	r3, #0
 801f1d8:	d1f2      	bne.n	801f1c0 <USBD_Desc_GetLen+0x16>
  }

  return len;
 801f1da:	230f      	movs	r3, #15
 801f1dc:	18fb      	adds	r3, r7, r3
 801f1de:	781b      	ldrb	r3, [r3, #0]
}
 801f1e0:	0018      	movs	r0, r3
 801f1e2:	46bd      	mov	sp, r7
 801f1e4:	b004      	add	sp, #16
 801f1e6:	bd80      	pop	{r7, pc}

0801f1e8 <USBD_Device_Framework_Builder>:
  */
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
                                              uint8_t *pDevFrameWorkDesc,
                                              uint8_t *UserClassInstance,
                                              uint8_t Speed)
{
 801f1e8:	b580      	push	{r7, lr}
 801f1ea:	b088      	sub	sp, #32
 801f1ec:	af02      	add	r7, sp, #8
 801f1ee:	60f8      	str	r0, [r7, #12]
 801f1f0:	60b9      	str	r1, [r7, #8]
 801f1f2:	607a      	str	r2, [r7, #4]
 801f1f4:	001a      	movs	r2, r3
 801f1f6:	1cfb      	adds	r3, r7, #3
 801f1f8:	701a      	strb	r2, [r3, #0]
  static USBD_DeviceDescTypedef   *pDevDesc;
  static USBD_DevQualiDescTypedef *pDevQualDesc;
  uint8_t Idx_Instance = 0U;
 801f1fa:	2317      	movs	r3, #23
 801f1fc:	18fb      	adds	r3, r7, r3
 801f1fe:	2200      	movs	r2, #0
 801f200:	701a      	strb	r2, [r3, #0]

  /* Set Dev and conf descriptors size to 0 */
  pdev->CurrConfDescSz = 0U;
 801f202:	68fa      	ldr	r2, [r7, #12]
 801f204:	2392      	movs	r3, #146	@ 0x92
 801f206:	005b      	lsls	r3, r3, #1
 801f208:	2100      	movs	r1, #0
 801f20a:	50d1      	str	r1, [r2, r3]
  pdev->CurrDevDescSz = 0U;
 801f20c:	68fa      	ldr	r2, [r7, #12]
 801f20e:	2390      	movs	r3, #144	@ 0x90
 801f210:	005b      	lsls	r3, r3, #1
 801f212:	2100      	movs	r1, #0
 801f214:	50d1      	str	r1, [r2, r3]

  /* Set the pointer to the device descriptor area*/
  pDevDesc = (USBD_DeviceDescTypedef *)pDevFrameWorkDesc;
 801f216:	4b89      	ldr	r3, [pc, #548]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f218:	68ba      	ldr	r2, [r7, #8]
 801f21a:	601a      	str	r2, [r3, #0]

  /* Start building the generic device descriptor common part */
  pDevDesc->bLength = (uint8_t)sizeof(USBD_DeviceDescTypedef);
 801f21c:	4b87      	ldr	r3, [pc, #540]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f21e:	681b      	ldr	r3, [r3, #0]
 801f220:	2212      	movs	r2, #18
 801f222:	701a      	strb	r2, [r3, #0]
  pDevDesc->bDescriptorType = UX_DEVICE_DESCRIPTOR_ITEM;
 801f224:	4b85      	ldr	r3, [pc, #532]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f226:	681b      	ldr	r3, [r3, #0]
 801f228:	2201      	movs	r2, #1
 801f22a:	705a      	strb	r2, [r3, #1]
  pDevDesc->bcdUSB = USB_BCDUSB;
 801f22c:	4b83      	ldr	r3, [pc, #524]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f22e:	681b      	ldr	r3, [r3, #0]
 801f230:	789a      	ldrb	r2, [r3, #2]
 801f232:	2100      	movs	r1, #0
 801f234:	400a      	ands	r2, r1
 801f236:	709a      	strb	r2, [r3, #2]
 801f238:	78da      	ldrb	r2, [r3, #3]
 801f23a:	2100      	movs	r1, #0
 801f23c:	400a      	ands	r2, r1
 801f23e:	1c11      	adds	r1, r2, #0
 801f240:	2202      	movs	r2, #2
 801f242:	430a      	orrs	r2, r1
 801f244:	70da      	strb	r2, [r3, #3]
  pDevDesc->bDeviceClass = 0x00;
 801f246:	4b7d      	ldr	r3, [pc, #500]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f248:	681b      	ldr	r3, [r3, #0]
 801f24a:	2200      	movs	r2, #0
 801f24c:	711a      	strb	r2, [r3, #4]
  pDevDesc->bDeviceSubClass = 0x00;
 801f24e:	4b7b      	ldr	r3, [pc, #492]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f250:	681b      	ldr	r3, [r3, #0]
 801f252:	2200      	movs	r2, #0
 801f254:	715a      	strb	r2, [r3, #5]
  pDevDesc->bDeviceProtocol = 0x00;
 801f256:	4b79      	ldr	r3, [pc, #484]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f258:	681b      	ldr	r3, [r3, #0]
 801f25a:	2200      	movs	r2, #0
 801f25c:	719a      	strb	r2, [r3, #6]
  pDevDesc->bMaxPacketSize = USBD_MAX_EP0_SIZE;
 801f25e:	4b77      	ldr	r3, [pc, #476]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f260:	681b      	ldr	r3, [r3, #0]
 801f262:	2240      	movs	r2, #64	@ 0x40
 801f264:	71da      	strb	r2, [r3, #7]
  pDevDesc->idVendor = USBD_VID;
 801f266:	4b75      	ldr	r3, [pc, #468]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f268:	681b      	ldr	r3, [r3, #0]
 801f26a:	7a1a      	ldrb	r2, [r3, #8]
 801f26c:	2100      	movs	r1, #0
 801f26e:	400a      	ands	r2, r1
 801f270:	1c11      	adds	r1, r2, #0
 801f272:	227d      	movs	r2, #125	@ 0x7d
 801f274:	4252      	negs	r2, r2
 801f276:	430a      	orrs	r2, r1
 801f278:	721a      	strb	r2, [r3, #8]
 801f27a:	7a5a      	ldrb	r2, [r3, #9]
 801f27c:	2100      	movs	r1, #0
 801f27e:	400a      	ands	r2, r1
 801f280:	1c11      	adds	r1, r2, #0
 801f282:	2204      	movs	r2, #4
 801f284:	430a      	orrs	r2, r1
 801f286:	725a      	strb	r2, [r3, #9]
  pDevDesc->idProduct = USBD_PID;
 801f288:	4b6c      	ldr	r3, [pc, #432]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f28a:	681b      	ldr	r3, [r3, #0]
 801f28c:	7a9a      	ldrb	r2, [r3, #10]
 801f28e:	2100      	movs	r1, #0
 801f290:	400a      	ands	r2, r1
 801f292:	1c11      	adds	r1, r2, #0
 801f294:	2210      	movs	r2, #16
 801f296:	430a      	orrs	r2, r1
 801f298:	729a      	strb	r2, [r3, #10]
 801f29a:	7ada      	ldrb	r2, [r3, #11]
 801f29c:	2100      	movs	r1, #0
 801f29e:	400a      	ands	r2, r1
 801f2a0:	1c11      	adds	r1, r2, #0
 801f2a2:	2257      	movs	r2, #87	@ 0x57
 801f2a4:	430a      	orrs	r2, r1
 801f2a6:	72da      	strb	r2, [r3, #11]
  pDevDesc->bcdDevice = 0x0200;
 801f2a8:	4b64      	ldr	r3, [pc, #400]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f2aa:	681b      	ldr	r3, [r3, #0]
 801f2ac:	7b1a      	ldrb	r2, [r3, #12]
 801f2ae:	2100      	movs	r1, #0
 801f2b0:	400a      	ands	r2, r1
 801f2b2:	731a      	strb	r2, [r3, #12]
 801f2b4:	7b5a      	ldrb	r2, [r3, #13]
 801f2b6:	2100      	movs	r1, #0
 801f2b8:	400a      	ands	r2, r1
 801f2ba:	1c11      	adds	r1, r2, #0
 801f2bc:	2202      	movs	r2, #2
 801f2be:	430a      	orrs	r2, r1
 801f2c0:	735a      	strb	r2, [r3, #13]
  pDevDesc->iManufacturer = USBD_IDX_MFC_STR;
 801f2c2:	4b5e      	ldr	r3, [pc, #376]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f2c4:	681b      	ldr	r3, [r3, #0]
 801f2c6:	2201      	movs	r2, #1
 801f2c8:	739a      	strb	r2, [r3, #14]
  pDevDesc->iProduct = USBD_IDX_PRODUCT_STR;
 801f2ca:	4b5c      	ldr	r3, [pc, #368]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f2cc:	681b      	ldr	r3, [r3, #0]
 801f2ce:	2202      	movs	r2, #2
 801f2d0:	73da      	strb	r2, [r3, #15]
  pDevDesc->iSerialNumber = USBD_IDX_SERIAL_STR;
 801f2d2:	4b5a      	ldr	r3, [pc, #360]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f2d4:	681b      	ldr	r3, [r3, #0]
 801f2d6:	2203      	movs	r2, #3
 801f2d8:	741a      	strb	r2, [r3, #16]
  pDevDesc->bNumConfigurations = USBD_MAX_NUM_CONFIGURATION;
 801f2da:	4b58      	ldr	r3, [pc, #352]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f2dc:	681b      	ldr	r3, [r3, #0]
 801f2de:	2201      	movs	r2, #1
 801f2e0:	745a      	strb	r2, [r3, #17]
  pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DeviceDescTypedef);
 801f2e2:	68fa      	ldr	r2, [r7, #12]
 801f2e4:	2390      	movs	r3, #144	@ 0x90
 801f2e6:	005b      	lsls	r3, r3, #1
 801f2e8:	58d3      	ldr	r3, [r2, r3]
 801f2ea:	3312      	adds	r3, #18
 801f2ec:	0019      	movs	r1, r3
 801f2ee:	68fa      	ldr	r2, [r7, #12]
 801f2f0:	2390      	movs	r3, #144	@ 0x90
 801f2f2:	005b      	lsls	r3, r3, #1
 801f2f4:	50d1      	str	r1, [r2, r3]

  /* Check if USBx is in high speed mode to add qualifier descriptor */
  if (Speed == USBD_HIGH_SPEED)
 801f2f6:	1cfb      	adds	r3, r7, #3
 801f2f8:	781b      	ldrb	r3, [r3, #0]
 801f2fa:	2b01      	cmp	r3, #1
 801f2fc:	d172      	bne.n	801f3e4 <USBD_Device_Framework_Builder+0x1fc>
  {
    pDevQualDesc = (USBD_DevQualiDescTypedef *)(pDevFrameWorkDesc + pdev->CurrDevDescSz);
 801f2fe:	68fa      	ldr	r2, [r7, #12]
 801f300:	2390      	movs	r3, #144	@ 0x90
 801f302:	005b      	lsls	r3, r3, #1
 801f304:	58d3      	ldr	r3, [r2, r3]
 801f306:	68ba      	ldr	r2, [r7, #8]
 801f308:	18d2      	adds	r2, r2, r3
 801f30a:	4b4d      	ldr	r3, [pc, #308]	@ (801f440 <USBD_Device_Framework_Builder+0x258>)
 801f30c:	601a      	str	r2, [r3, #0]
    pDevQualDesc->bLength = (uint8_t)sizeof(USBD_DevQualiDescTypedef);
 801f30e:	4b4c      	ldr	r3, [pc, #304]	@ (801f440 <USBD_Device_Framework_Builder+0x258>)
 801f310:	681b      	ldr	r3, [r3, #0]
 801f312:	220a      	movs	r2, #10
 801f314:	701a      	strb	r2, [r3, #0]
    pDevQualDesc->bDescriptorType = UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM;
 801f316:	4b4a      	ldr	r3, [pc, #296]	@ (801f440 <USBD_Device_Framework_Builder+0x258>)
 801f318:	681b      	ldr	r3, [r3, #0]
 801f31a:	2206      	movs	r2, #6
 801f31c:	705a      	strb	r2, [r3, #1]
    pDevQualDesc->bcdDevice = 0x0200;
 801f31e:	4b48      	ldr	r3, [pc, #288]	@ (801f440 <USBD_Device_Framework_Builder+0x258>)
 801f320:	681b      	ldr	r3, [r3, #0]
 801f322:	789a      	ldrb	r2, [r3, #2]
 801f324:	2100      	movs	r1, #0
 801f326:	400a      	ands	r2, r1
 801f328:	709a      	strb	r2, [r3, #2]
 801f32a:	78da      	ldrb	r2, [r3, #3]
 801f32c:	2100      	movs	r1, #0
 801f32e:	400a      	ands	r2, r1
 801f330:	1c11      	adds	r1, r2, #0
 801f332:	2202      	movs	r2, #2
 801f334:	430a      	orrs	r2, r1
 801f336:	70da      	strb	r2, [r3, #3]
    pDevQualDesc->Class = 0x00;
 801f338:	4b41      	ldr	r3, [pc, #260]	@ (801f440 <USBD_Device_Framework_Builder+0x258>)
 801f33a:	681b      	ldr	r3, [r3, #0]
 801f33c:	2200      	movs	r2, #0
 801f33e:	711a      	strb	r2, [r3, #4]
    pDevQualDesc->SubClass = 0x00;
 801f340:	4b3f      	ldr	r3, [pc, #252]	@ (801f440 <USBD_Device_Framework_Builder+0x258>)
 801f342:	681b      	ldr	r3, [r3, #0]
 801f344:	2200      	movs	r2, #0
 801f346:	715a      	strb	r2, [r3, #5]
    pDevQualDesc->Protocol = 0x00;
 801f348:	4b3d      	ldr	r3, [pc, #244]	@ (801f440 <USBD_Device_Framework_Builder+0x258>)
 801f34a:	681b      	ldr	r3, [r3, #0]
 801f34c:	2200      	movs	r2, #0
 801f34e:	719a      	strb	r2, [r3, #6]
    pDevQualDesc->bMaxPacketSize = 0x40;
 801f350:	4b3b      	ldr	r3, [pc, #236]	@ (801f440 <USBD_Device_Framework_Builder+0x258>)
 801f352:	681b      	ldr	r3, [r3, #0]
 801f354:	2240      	movs	r2, #64	@ 0x40
 801f356:	71da      	strb	r2, [r3, #7]
    pDevQualDesc->bNumConfigurations = 0x01;
 801f358:	4b39      	ldr	r3, [pc, #228]	@ (801f440 <USBD_Device_Framework_Builder+0x258>)
 801f35a:	681b      	ldr	r3, [r3, #0]
 801f35c:	2201      	movs	r2, #1
 801f35e:	721a      	strb	r2, [r3, #8]
    pDevQualDesc->bReserved = 0x00;
 801f360:	4b37      	ldr	r3, [pc, #220]	@ (801f440 <USBD_Device_Framework_Builder+0x258>)
 801f362:	681b      	ldr	r3, [r3, #0]
 801f364:	2200      	movs	r2, #0
 801f366:	725a      	strb	r2, [r3, #9]
    pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DevQualiDescTypedef);
 801f368:	68fa      	ldr	r2, [r7, #12]
 801f36a:	2390      	movs	r3, #144	@ 0x90
 801f36c:	005b      	lsls	r3, r3, #1
 801f36e:	58d3      	ldr	r3, [r2, r3]
 801f370:	330a      	adds	r3, #10
 801f372:	0019      	movs	r1, r3
 801f374:	68fa      	ldr	r2, [r7, #12]
 801f376:	2390      	movs	r3, #144	@ 0x90
 801f378:	005b      	lsls	r3, r3, #1
 801f37a:	50d1      	str	r1, [r2, r3]
  }

  /* Build the device framework */
  while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801f37c:	e032      	b.n	801f3e4 <USBD_Device_Framework_Builder+0x1fc>
  {
    if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801f37e:	68fb      	ldr	r3, [r7, #12]
 801f380:	685b      	ldr	r3, [r3, #4]
 801f382:	2b02      	cmp	r3, #2
 801f384:	d828      	bhi.n	801f3d8 <USBD_Device_Framework_Builder+0x1f0>
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 801f386:	68fb      	ldr	r3, [r7, #12]
 801f388:	689b      	ldr	r3, [r3, #8]
    if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801f38a:	2b02      	cmp	r3, #2
 801f38c:	d824      	bhi.n	801f3d8 <USBD_Device_Framework_Builder+0x1f0>
        (UserClassInstance[Idx_Instance] != CLASS_TYPE_NONE))
 801f38e:	2117      	movs	r1, #23
 801f390:	187b      	adds	r3, r7, r1
 801f392:	781b      	ldrb	r3, [r3, #0]
 801f394:	687a      	ldr	r2, [r7, #4]
 801f396:	18d3      	adds	r3, r2, r3
 801f398:	781b      	ldrb	r3, [r3, #0]
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 801f39a:	2b00      	cmp	r3, #0
 801f39c:	d01c      	beq.n	801f3d8 <USBD_Device_Framework_Builder+0x1f0>
    {
      /* Call the composite class builder */
      (void)USBD_FrameWork_AddClass(pdev,
                                    (USBD_CompositeClassTypeDef)UserClassInstance[Idx_Instance],
 801f39e:	187b      	adds	r3, r7, r1
 801f3a0:	781b      	ldrb	r3, [r3, #0]
 801f3a2:	687a      	ldr	r2, [r7, #4]
 801f3a4:	18d3      	adds	r3, r2, r3
      (void)USBD_FrameWork_AddClass(pdev,
 801f3a6:	7819      	ldrb	r1, [r3, #0]
                                    0, Speed,
                                    (pDevFrameWorkDesc + pdev->CurrDevDescSz));
 801f3a8:	68fa      	ldr	r2, [r7, #12]
 801f3aa:	2390      	movs	r3, #144	@ 0x90
 801f3ac:	005b      	lsls	r3, r3, #1
 801f3ae:	58d3      	ldr	r3, [r2, r3]
      (void)USBD_FrameWork_AddClass(pdev,
 801f3b0:	68ba      	ldr	r2, [r7, #8]
 801f3b2:	18d3      	adds	r3, r2, r3
 801f3b4:	1cfa      	adds	r2, r7, #3
 801f3b6:	7812      	ldrb	r2, [r2, #0]
 801f3b8:	68f8      	ldr	r0, [r7, #12]
 801f3ba:	9300      	str	r3, [sp, #0]
 801f3bc:	0013      	movs	r3, r2
 801f3be:	2200      	movs	r2, #0
 801f3c0:	f000 f840 	bl	801f444 <USBD_FrameWork_AddClass>

      /* Increment the ClassId for the next occurrence */
      pdev->classId ++;
 801f3c4:	68fb      	ldr	r3, [r7, #12]
 801f3c6:	685b      	ldr	r3, [r3, #4]
 801f3c8:	1c5a      	adds	r2, r3, #1
 801f3ca:	68fb      	ldr	r3, [r7, #12]
 801f3cc:	605a      	str	r2, [r3, #4]
      pdev->NumClasses ++;
 801f3ce:	68fb      	ldr	r3, [r7, #12]
 801f3d0:	689b      	ldr	r3, [r3, #8]
 801f3d2:	1c5a      	adds	r2, r3, #1
 801f3d4:	68fb      	ldr	r3, [r7, #12]
 801f3d6:	609a      	str	r2, [r3, #8]
    }

    Idx_Instance++;
 801f3d8:	2117      	movs	r1, #23
 801f3da:	187b      	adds	r3, r7, r1
 801f3dc:	781a      	ldrb	r2, [r3, #0]
 801f3de:	187b      	adds	r3, r7, r1
 801f3e0:	3201      	adds	r2, #1
 801f3e2:	701a      	strb	r2, [r3, #0]
  while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801f3e4:	2317      	movs	r3, #23
 801f3e6:	18fb      	adds	r3, r7, r3
 801f3e8:	781b      	ldrb	r3, [r3, #0]
 801f3ea:	2b02      	cmp	r3, #2
 801f3ec:	d9c7      	bls.n	801f37e <USBD_Device_Framework_Builder+0x196>
  }

  /* Check if there is a composite class and update device class */
  if (pdev->NumClasses > 1)
 801f3ee:	68fb      	ldr	r3, [r7, #12]
 801f3f0:	689b      	ldr	r3, [r3, #8]
 801f3f2:	2b01      	cmp	r3, #1
 801f3f4:	d90c      	bls.n	801f410 <USBD_Device_Framework_Builder+0x228>
  {
    pDevDesc->bDeviceClass = 0xEF;
 801f3f6:	4b11      	ldr	r3, [pc, #68]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f3f8:	681b      	ldr	r3, [r3, #0]
 801f3fa:	22ef      	movs	r2, #239	@ 0xef
 801f3fc:	711a      	strb	r2, [r3, #4]
    pDevDesc->bDeviceSubClass = 0x02;
 801f3fe:	4b0f      	ldr	r3, [pc, #60]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f400:	681b      	ldr	r3, [r3, #0]
 801f402:	2202      	movs	r2, #2
 801f404:	715a      	strb	r2, [r3, #5]
    pDevDesc->bDeviceProtocol = 0x01;
 801f406:	4b0d      	ldr	r3, [pc, #52]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f408:	681b      	ldr	r3, [r3, #0]
 801f40a:	2201      	movs	r2, #1
 801f40c:	719a      	strb	r2, [r3, #6]
 801f40e:	e00f      	b.n	801f430 <USBD_Device_Framework_Builder+0x248>
  }
  else
  {
    /* Check if the CDC ACM class is set and update device class */
    if (UserClassInstance[0] == CLASS_TYPE_CDC_ACM)
 801f410:	687b      	ldr	r3, [r7, #4]
 801f412:	781b      	ldrb	r3, [r3, #0]
 801f414:	2b02      	cmp	r3, #2
 801f416:	d10b      	bne.n	801f430 <USBD_Device_Framework_Builder+0x248>
    {
      pDevDesc->bDeviceClass = 0x02;
 801f418:	4b08      	ldr	r3, [pc, #32]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f41a:	681b      	ldr	r3, [r3, #0]
 801f41c:	2202      	movs	r2, #2
 801f41e:	711a      	strb	r2, [r3, #4]
      pDevDesc->bDeviceSubClass = 0x02;
 801f420:	4b06      	ldr	r3, [pc, #24]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f422:	681b      	ldr	r3, [r3, #0]
 801f424:	2202      	movs	r2, #2
 801f426:	715a      	strb	r2, [r3, #5]
      pDevDesc->bDeviceProtocol = 0x00;
 801f428:	4b04      	ldr	r3, [pc, #16]	@ (801f43c <USBD_Device_Framework_Builder+0x254>)
 801f42a:	681b      	ldr	r3, [r3, #0]
 801f42c:	2200      	movs	r2, #0
 801f42e:	719a      	strb	r2, [r3, #6]
    }
  }

  return pDevFrameWorkDesc;
 801f430:	68bb      	ldr	r3, [r7, #8]
}
 801f432:	0018      	movs	r0, r3
 801f434:	46bd      	mov	sp, r7
 801f436:	b006      	add	sp, #24
 801f438:	bd80      	pop	{r7, pc}
 801f43a:	46c0      	nop			@ (mov r8, r8)
 801f43c:	20006824 	.word	0x20006824
 801f440:	20006828 	.word	0x20006828

0801f444 <USBD_FrameWork_AddClass>:
  */
uint8_t  USBD_FrameWork_AddClass(USBD_DevClassHandleTypeDef *pdev,
                                 USBD_CompositeClassTypeDef class,
                                 uint8_t cfgidx, uint8_t Speed,
                                 uint8_t *pCmpstConfDesc)
{
 801f444:	b590      	push	{r4, r7, lr}
 801f446:	b083      	sub	sp, #12
 801f448:	af00      	add	r7, sp, #0
 801f44a:	6078      	str	r0, [r7, #4]
 801f44c:	000c      	movs	r4, r1
 801f44e:	0010      	movs	r0, r2
 801f450:	0019      	movs	r1, r3
 801f452:	1cfb      	adds	r3, r7, #3
 801f454:	1c22      	adds	r2, r4, #0
 801f456:	701a      	strb	r2, [r3, #0]
 801f458:	1cbb      	adds	r3, r7, #2
 801f45a:	1c02      	adds	r2, r0, #0
 801f45c:	701a      	strb	r2, [r3, #0]
 801f45e:	1c7b      	adds	r3, r7, #1
 801f460:	1c0a      	adds	r2, r1, #0
 801f462:	701a      	strb	r2, [r3, #0]

  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801f464:	687b      	ldr	r3, [r7, #4]
 801f466:	685b      	ldr	r3, [r3, #4]
 801f468:	2b02      	cmp	r3, #2
 801f46a:	d831      	bhi.n	801f4d0 <USBD_FrameWork_AddClass+0x8c>
      (pdev->tclasslist[pdev->classId].Active == 0U))
 801f46c:	687b      	ldr	r3, [r7, #4]
 801f46e:	685b      	ldr	r3, [r3, #4]
 801f470:	687a      	ldr	r2, [r7, #4]
 801f472:	215c      	movs	r1, #92	@ 0x5c
 801f474:	434b      	muls	r3, r1
 801f476:	18d3      	adds	r3, r2, r3
 801f478:	3318      	adds	r3, #24
 801f47a:	681b      	ldr	r3, [r3, #0]
  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801f47c:	2b00      	cmp	r3, #0
 801f47e:	d127      	bne.n	801f4d0 <USBD_FrameWork_AddClass+0x8c>
  {
    /* Store the class parameters in the global tab */
    pdev->tclasslist[pdev->classId].ClassId = pdev->classId;
 801f480:	687b      	ldr	r3, [r7, #4]
 801f482:	6858      	ldr	r0, [r3, #4]
 801f484:	687b      	ldr	r3, [r7, #4]
 801f486:	685a      	ldr	r2, [r3, #4]
 801f488:	6879      	ldr	r1, [r7, #4]
 801f48a:	235c      	movs	r3, #92	@ 0x5c
 801f48c:	4343      	muls	r3, r0
 801f48e:	18cb      	adds	r3, r1, r3
 801f490:	3310      	adds	r3, #16
 801f492:	601a      	str	r2, [r3, #0]
    pdev->tclasslist[pdev->classId].Active = 1U;
 801f494:	687b      	ldr	r3, [r7, #4]
 801f496:	685b      	ldr	r3, [r3, #4]
 801f498:	687a      	ldr	r2, [r7, #4]
 801f49a:	215c      	movs	r1, #92	@ 0x5c
 801f49c:	434b      	muls	r3, r1
 801f49e:	18d3      	adds	r3, r2, r3
 801f4a0:	3318      	adds	r3, #24
 801f4a2:	2201      	movs	r2, #1
 801f4a4:	601a      	str	r2, [r3, #0]
    pdev->tclasslist[pdev->classId].ClassType = class;
 801f4a6:	687b      	ldr	r3, [r7, #4]
 801f4a8:	685b      	ldr	r3, [r3, #4]
 801f4aa:	687a      	ldr	r2, [r7, #4]
 801f4ac:	215c      	movs	r1, #92	@ 0x5c
 801f4ae:	434b      	muls	r3, r1
 801f4b0:	18d3      	adds	r3, r2, r3
 801f4b2:	330c      	adds	r3, #12
 801f4b4:	1cfa      	adds	r2, r7, #3
 801f4b6:	7812      	ldrb	r2, [r2, #0]
 801f4b8:	701a      	strb	r2, [r3, #0]

    /* Call configuration descriptor builder and endpoint configuration builder */
    if (USBD_FrameWork_AddToConfDesc(pdev, Speed, pCmpstConfDesc) != UX_SUCCESS)
 801f4ba:	69ba      	ldr	r2, [r7, #24]
 801f4bc:	1c7b      	adds	r3, r7, #1
 801f4be:	7819      	ldrb	r1, [r3, #0]
 801f4c0:	687b      	ldr	r3, [r7, #4]
 801f4c2:	0018      	movs	r0, r3
 801f4c4:	f000 f809 	bl	801f4da <USBD_FrameWork_AddToConfDesc>
 801f4c8:	1e03      	subs	r3, r0, #0
 801f4ca:	d001      	beq.n	801f4d0 <USBD_FrameWork_AddClass+0x8c>
    {
      return UX_ERROR;
 801f4cc:	23ff      	movs	r3, #255	@ 0xff
 801f4ce:	e000      	b.n	801f4d2 <USBD_FrameWork_AddClass+0x8e>
    }
  }

  UNUSED(cfgidx);

  return UX_SUCCESS;
 801f4d0:	2300      	movs	r3, #0
}
 801f4d2:	0018      	movs	r0, r3
 801f4d4:	46bd      	mov	sp, r7
 801f4d6:	b003      	add	sp, #12
 801f4d8:	bd90      	pop	{r4, r7, pc}

0801f4da <USBD_FrameWork_AddToConfDesc>:
  * @param  pCmpstConfDesc: to composite device configuration descriptor
  * @retval status
  */
uint8_t  USBD_FrameWork_AddToConfDesc(USBD_DevClassHandleTypeDef *pdev, uint8_t Speed,
                                      uint8_t *pCmpstConfDesc)
{
 801f4da:	b5b0      	push	{r4, r5, r7, lr}
 801f4dc:	b086      	sub	sp, #24
 801f4de:	af00      	add	r7, sp, #0
 801f4e0:	60f8      	str	r0, [r7, #12]
 801f4e2:	607a      	str	r2, [r7, #4]
 801f4e4:	200b      	movs	r0, #11
 801f4e6:	183b      	adds	r3, r7, r0
 801f4e8:	1c0a      	adds	r2, r1, #0
 801f4ea:	701a      	strb	r2, [r3, #0]
  uint8_t interface = 0U;
 801f4ec:	2317      	movs	r3, #23
 801f4ee:	18fb      	adds	r3, r7, r3
 801f4f0:	2200      	movs	r2, #0
 801f4f2:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN FrameWork_AddToConfDesc_0 */

  /* USER CODE END FrameWork_AddToConfDesc_0 */

  /* The USB drivers do not set the speed value, so set it here before starting */
  pdev->Speed = Speed;
 801f4f4:	68fb      	ldr	r3, [r7, #12]
 801f4f6:	183a      	adds	r2, r7, r0
 801f4f8:	7812      	ldrb	r2, [r2, #0]
 801f4fa:	701a      	strb	r2, [r3, #0]

  /* start building the config descriptor common part */
  if (pdev->classId == 0U)
 801f4fc:	68fb      	ldr	r3, [r7, #12]
 801f4fe:	685b      	ldr	r3, [r3, #4]
 801f500:	2b00      	cmp	r3, #0
 801f502:	d107      	bne.n	801f514 <USBD_FrameWork_AddToConfDesc+0x3a>
  {
    /* Add configuration and IAD descriptors */
    USBD_FrameWork_AddConfDesc((uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801f504:	687a      	ldr	r2, [r7, #4]
 801f506:	68fb      	ldr	r3, [r7, #12]
 801f508:	3325      	adds	r3, #37	@ 0x25
 801f50a:	33ff      	adds	r3, #255	@ 0xff
 801f50c:	0019      	movs	r1, r3
 801f50e:	0010      	movs	r0, r2
 801f510:	f000 f8a3 	bl	801f65a <USBD_FrameWork_AddConfDesc>
  }

  switch (pdev->tclasslist[pdev->classId].ClassType)
 801f514:	68fb      	ldr	r3, [r7, #12]
 801f516:	685b      	ldr	r3, [r3, #4]
 801f518:	68fa      	ldr	r2, [r7, #12]
 801f51a:	215c      	movs	r1, #92	@ 0x5c
 801f51c:	434b      	muls	r3, r1
 801f51e:	18d3      	adds	r3, r2, r3
 801f520:	330c      	adds	r3, #12
 801f522:	781b      	ldrb	r3, [r3, #0]
 801f524:	2b02      	cmp	r3, #2
 801f526:	d168      	bne.n	801f5fa <USBD_FrameWork_AddToConfDesc+0x120>
#if USBD_CDC_ACM_CLASS_ACTIVATED == 1

    case CLASS_TYPE_CDC_ACM:

      /* Find the first available interface slot and Assign number of interfaces */
      interface = USBD_FrameWork_FindFreeIFNbr(pdev);
 801f528:	2517      	movs	r5, #23
 801f52a:	197c      	adds	r4, r7, r5
 801f52c:	68fb      	ldr	r3, [r7, #12]
 801f52e:	0018      	movs	r0, r3
 801f530:	f000 f869 	bl	801f606 <USBD_FrameWork_FindFreeIFNbr>
 801f534:	0003      	movs	r3, r0
 801f536:	7023      	strb	r3, [r4, #0]
      pdev->tclasslist[pdev->classId].NumIf = 2U;
 801f538:	68fb      	ldr	r3, [r7, #12]
 801f53a:	685b      	ldr	r3, [r3, #4]
 801f53c:	68fa      	ldr	r2, [r7, #12]
 801f53e:	215c      	movs	r1, #92	@ 0x5c
 801f540:	434b      	muls	r3, r1
 801f542:	18d3      	adds	r3, r2, r3
 801f544:	3320      	adds	r3, #32
 801f546:	2202      	movs	r2, #2
 801f548:	601a      	str	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 801f54a:	68fb      	ldr	r3, [r7, #12]
 801f54c:	685b      	ldr	r3, [r3, #4]
 801f54e:	68fa      	ldr	r2, [r7, #12]
 801f550:	215a      	movs	r1, #90	@ 0x5a
 801f552:	205c      	movs	r0, #92	@ 0x5c
 801f554:	4343      	muls	r3, r0
 801f556:	18d3      	adds	r3, r2, r3
 801f558:	185b      	adds	r3, r3, r1
 801f55a:	197a      	adds	r2, r7, r5
 801f55c:	7812      	ldrb	r2, [r2, #0]
 801f55e:	701a      	strb	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[1] = (uint8_t)(interface + 1U);
 801f560:	68fb      	ldr	r3, [r7, #12]
 801f562:	685b      	ldr	r3, [r3, #4]
 801f564:	197a      	adds	r2, r7, r5
 801f566:	7812      	ldrb	r2, [r2, #0]
 801f568:	3201      	adds	r2, #1
 801f56a:	b2d4      	uxtb	r4, r2
 801f56c:	68fa      	ldr	r2, [r7, #12]
 801f56e:	215b      	movs	r1, #91	@ 0x5b
 801f570:	205c      	movs	r0, #92	@ 0x5c
 801f572:	4343      	muls	r3, r0
 801f574:	18d3      	adds	r3, r2, r3
 801f576:	185b      	adds	r3, r3, r1
 801f578:	1c22      	adds	r2, r4, #0
 801f57a:	701a      	strb	r2, [r3, #0]

      /* Assign endpoint numbers */
      pdev->tclasslist[pdev->classId].NumEps = 3U;  /* EP_IN, EP_OUT, CMD_EP */
 801f57c:	68fb      	ldr	r3, [r7, #12]
 801f57e:	685b      	ldr	r3, [r3, #4]
 801f580:	68fa      	ldr	r2, [r7, #12]
 801f582:	215c      	movs	r1, #92	@ 0x5c
 801f584:	434b      	muls	r3, r1
 801f586:	18d3      	adds	r3, r2, r3
 801f588:	331c      	adds	r3, #28
 801f58a:	2203      	movs	r2, #3
 801f58c:	601a      	str	r2, [r3, #0]

      /* Check the current speed to assign endpoints */
      if (Speed == USBD_HIGH_SPEED)
 801f58e:	230b      	movs	r3, #11
 801f590:	18fb      	adds	r3, r7, r3
 801f592:	781b      	ldrb	r3, [r3, #0]
 801f594:	2b01      	cmp	r3, #1
 801f596:	d114      	bne.n	801f5c2 <USBD_FrameWork_AddToConfDesc+0xe8>
      {
        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 801f598:	2380      	movs	r3, #128	@ 0x80
 801f59a:	009b      	lsls	r3, r3, #2
 801f59c:	68f8      	ldr	r0, [r7, #12]
 801f59e:	2202      	movs	r2, #2
 801f5a0:	2103      	movs	r1, #3
 801f5a2:	f000 f889 	bl	801f6b8 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPOUT_HS_MPS);

        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 801f5a6:	2380      	movs	r3, #128	@ 0x80
 801f5a8:	009b      	lsls	r3, r3, #2
 801f5aa:	68f8      	ldr	r0, [r7, #12]
 801f5ac:	2202      	movs	r2, #2
 801f5ae:	2182      	movs	r1, #130	@ 0x82
 801f5b0:	f000 f882 	bl	801f6b8 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPIN_HS_MPS);

        /* Assign CMD Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 801f5b4:	68f8      	ldr	r0, [r7, #12]
 801f5b6:	2308      	movs	r3, #8
 801f5b8:	2203      	movs	r2, #3
 801f5ba:	2181      	movs	r1, #129	@ 0x81
 801f5bc:	f000 f87c 	bl	801f6b8 <USBD_FrameWork_AssignEp>
 801f5c0:	e011      	b.n	801f5e6 <USBD_FrameWork_AddToConfDesc+0x10c>
                                USBD_EP_TYPE_INTR, USBD_CDCACM_EPINCMD_HS_MPS);
      }
      else
      {
        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 801f5c2:	68f8      	ldr	r0, [r7, #12]
 801f5c4:	2340      	movs	r3, #64	@ 0x40
 801f5c6:	2202      	movs	r2, #2
 801f5c8:	2103      	movs	r1, #3
 801f5ca:	f000 f875 	bl	801f6b8 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPOUT_FS_MPS);

        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 801f5ce:	68f8      	ldr	r0, [r7, #12]
 801f5d0:	2340      	movs	r3, #64	@ 0x40
 801f5d2:	2202      	movs	r2, #2
 801f5d4:	2182      	movs	r1, #130	@ 0x82
 801f5d6:	f000 f86f 	bl	801f6b8 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPIN_FS_MPS);

        /* Assign CMD Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 801f5da:	68f8      	ldr	r0, [r7, #12]
 801f5dc:	2308      	movs	r3, #8
 801f5de:	2203      	movs	r2, #3
 801f5e0:	2181      	movs	r1, #129	@ 0x81
 801f5e2:	f000 f869 	bl	801f6b8 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_INTR, USBD_CDCACM_EPINCMD_FS_MPS);
      }

      /* Configure and Append the Descriptor */
      USBD_FrameWork_CDCDesc(pdev, (uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801f5e6:	6879      	ldr	r1, [r7, #4]
 801f5e8:	68fb      	ldr	r3, [r7, #12]
 801f5ea:	3325      	adds	r3, #37	@ 0x25
 801f5ec:	33ff      	adds	r3, #255	@ 0xff
 801f5ee:	001a      	movs	r2, r3
 801f5f0:	68fb      	ldr	r3, [r7, #12]
 801f5f2:	0018      	movs	r0, r3
 801f5f4:	f000 f8da 	bl	801f7ac <USBD_FrameWork_CDCDesc>

      break;
 801f5f8:	e000      	b.n	801f5fc <USBD_FrameWork_AddToConfDesc+0x122>

    default:
      /* USER CODE BEGIN FrameWork_AddToConfDesc_2 */

      /* USER CODE END FrameWork_AddToConfDesc_2 */
      break;
 801f5fa:	46c0      	nop			@ (mov r8, r8)
  }

  return UX_SUCCESS;
 801f5fc:	2300      	movs	r3, #0
}
 801f5fe:	0018      	movs	r0, r3
 801f600:	46bd      	mov	sp, r7
 801f602:	b006      	add	sp, #24
 801f604:	bdb0      	pop	{r4, r5, r7, pc}

0801f606 <USBD_FrameWork_FindFreeIFNbr>:
  *         Find the first interface available slot
  * @param  pdev: device instance
  * @retval The interface number to be used
  */
static uint8_t USBD_FrameWork_FindFreeIFNbr(USBD_DevClassHandleTypeDef *pdev)
{
 801f606:	b580      	push	{r7, lr}
 801f608:	b086      	sub	sp, #24
 801f60a:	af00      	add	r7, sp, #0
 801f60c:	6078      	str	r0, [r7, #4]
  uint32_t idx = 0U;
 801f60e:	2300      	movs	r3, #0
 801f610:	617b      	str	r3, [r7, #20]

  /* Unroll all already activated classes */
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 801f612:	2300      	movs	r3, #0
 801f614:	613b      	str	r3, [r7, #16]
 801f616:	e015      	b.n	801f644 <USBD_FrameWork_FindFreeIFNbr+0x3e>
  {
    /* Unroll each class interfaces */
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 801f618:	2300      	movs	r3, #0
 801f61a:	60fb      	str	r3, [r7, #12]
 801f61c:	e005      	b.n	801f62a <USBD_FrameWork_FindFreeIFNbr+0x24>
    {
      /* Increment the interface counter index */
      idx++;
 801f61e:	697b      	ldr	r3, [r7, #20]
 801f620:	3301      	adds	r3, #1
 801f622:	617b      	str	r3, [r7, #20]
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 801f624:	68fb      	ldr	r3, [r7, #12]
 801f626:	3301      	adds	r3, #1
 801f628:	60fb      	str	r3, [r7, #12]
 801f62a:	687a      	ldr	r2, [r7, #4]
 801f62c:	693b      	ldr	r3, [r7, #16]
 801f62e:	215c      	movs	r1, #92	@ 0x5c
 801f630:	434b      	muls	r3, r1
 801f632:	18d3      	adds	r3, r2, r3
 801f634:	3320      	adds	r3, #32
 801f636:	681b      	ldr	r3, [r3, #0]
 801f638:	68fa      	ldr	r2, [r7, #12]
 801f63a:	429a      	cmp	r2, r3
 801f63c:	d3ef      	bcc.n	801f61e <USBD_FrameWork_FindFreeIFNbr+0x18>
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 801f63e:	693b      	ldr	r3, [r7, #16]
 801f640:	3301      	adds	r3, #1
 801f642:	613b      	str	r3, [r7, #16]
 801f644:	687b      	ldr	r3, [r7, #4]
 801f646:	689b      	ldr	r3, [r3, #8]
 801f648:	693a      	ldr	r2, [r7, #16]
 801f64a:	429a      	cmp	r2, r3
 801f64c:	d3e4      	bcc.n	801f618 <USBD_FrameWork_FindFreeIFNbr+0x12>
    }
  }

  /* Return the first available interface slot */
  return (uint8_t)idx;
 801f64e:	697b      	ldr	r3, [r7, #20]
 801f650:	b2db      	uxtb	r3, r3
}
 801f652:	0018      	movs	r0, r3
 801f654:	46bd      	mov	sp, r7
 801f656:	b006      	add	sp, #24
 801f658:	bd80      	pop	{r7, pc}

0801f65a <USBD_FrameWork_AddConfDesc>:
  * @param  Conf: configuration descriptor
  * @param  pSze: pointer to the configuration descriptor size
  * @retval none
  */
static void  USBD_FrameWork_AddConfDesc(uint32_t Conf, uint32_t *pSze)
{
 801f65a:	b580      	push	{r7, lr}
 801f65c:	b084      	sub	sp, #16
 801f65e:	af00      	add	r7, sp, #0
 801f660:	6078      	str	r0, [r7, #4]
 801f662:	6039      	str	r1, [r7, #0]
  /* Intermediate variable to comply with MISRA-C Rule 11.3 */
  USBD_ConfigDescTypedef *ptr = (USBD_ConfigDescTypedef *)Conf;
 801f664:	687b      	ldr	r3, [r7, #4]
 801f666:	60fb      	str	r3, [r7, #12]

  ptr->bLength = (uint8_t)sizeof(USBD_ConfigDescTypedef);
 801f668:	68fb      	ldr	r3, [r7, #12]
 801f66a:	2209      	movs	r2, #9
 801f66c:	701a      	strb	r2, [r3, #0]
  ptr->bDescriptorType = USB_DESC_TYPE_CONFIGURATION;
 801f66e:	68fb      	ldr	r3, [r7, #12]
 801f670:	2202      	movs	r2, #2
 801f672:	705a      	strb	r2, [r3, #1]
  ptr->wDescriptorLength = 0U;
 801f674:	68fb      	ldr	r3, [r7, #12]
 801f676:	789a      	ldrb	r2, [r3, #2]
 801f678:	2100      	movs	r1, #0
 801f67a:	400a      	ands	r2, r1
 801f67c:	709a      	strb	r2, [r3, #2]
 801f67e:	78da      	ldrb	r2, [r3, #3]
 801f680:	2100      	movs	r1, #0
 801f682:	400a      	ands	r2, r1
 801f684:	70da      	strb	r2, [r3, #3]
  ptr->bNumInterfaces = 0U;
 801f686:	68fb      	ldr	r3, [r7, #12]
 801f688:	2200      	movs	r2, #0
 801f68a:	711a      	strb	r2, [r3, #4]
  ptr->bConfigurationValue = 1U;
 801f68c:	68fb      	ldr	r3, [r7, #12]
 801f68e:	2201      	movs	r2, #1
 801f690:	715a      	strb	r2, [r3, #5]
  ptr->iConfiguration = USBD_CONFIG_STR_DESC_IDX;
 801f692:	68fb      	ldr	r3, [r7, #12]
 801f694:	2200      	movs	r2, #0
 801f696:	719a      	strb	r2, [r3, #6]
  ptr->bmAttributes = USBD_CONFIG_BMATTRIBUTES;
 801f698:	68fb      	ldr	r3, [r7, #12]
 801f69a:	22c0      	movs	r2, #192	@ 0xc0
 801f69c:	71da      	strb	r2, [r3, #7]
  ptr->bMaxPower = USBD_CONFIG_MAXPOWER;
 801f69e:	68fb      	ldr	r3, [r7, #12]
 801f6a0:	2219      	movs	r2, #25
 801f6a2:	721a      	strb	r2, [r3, #8]
  *pSze += sizeof(USBD_ConfigDescTypedef);
 801f6a4:	683b      	ldr	r3, [r7, #0]
 801f6a6:	681b      	ldr	r3, [r3, #0]
 801f6a8:	3309      	adds	r3, #9
 801f6aa:	001a      	movs	r2, r3
 801f6ac:	683b      	ldr	r3, [r7, #0]
 801f6ae:	601a      	str	r2, [r3, #0]
}
 801f6b0:	46c0      	nop			@ (mov r8, r8)
 801f6b2:	46bd      	mov	sp, r7
 801f6b4:	b004      	add	sp, #16
 801f6b6:	bd80      	pop	{r7, pc}

0801f6b8 <USBD_FrameWork_AssignEp>:
  * @param  Sze: Endpoint max packet size
  * @retval none
  */
static void  USBD_FrameWork_AssignEp(USBD_DevClassHandleTypeDef *pdev,
                                     uint8_t Add, uint8_t Type, uint32_t Sze)
{
 801f6b8:	b590      	push	{r4, r7, lr}
 801f6ba:	b087      	sub	sp, #28
 801f6bc:	af00      	add	r7, sp, #0
 801f6be:	60f8      	str	r0, [r7, #12]
 801f6c0:	0008      	movs	r0, r1
 801f6c2:	0011      	movs	r1, r2
 801f6c4:	607b      	str	r3, [r7, #4]
 801f6c6:	230b      	movs	r3, #11
 801f6c8:	18fb      	adds	r3, r7, r3
 801f6ca:	1c02      	adds	r2, r0, #0
 801f6cc:	701a      	strb	r2, [r3, #0]
 801f6ce:	230a      	movs	r3, #10
 801f6d0:	18fb      	adds	r3, r7, r3
 801f6d2:	1c0a      	adds	r2, r1, #0
 801f6d4:	701a      	strb	r2, [r3, #0]
  uint32_t idx = 0U;
 801f6d6:	2300      	movs	r3, #0
 801f6d8:	617b      	str	r3, [r7, #20]

  /* Find the first available endpoint slot */
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801f6da:	e002      	b.n	801f6e2 <USBD_FrameWork_AssignEp+0x2a>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
  {
    /* Increment the index */
    idx++;
 801f6dc:	697b      	ldr	r3, [r7, #20]
 801f6de:	3301      	adds	r3, #1
 801f6e0:	617b      	str	r3, [r7, #20]
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801f6e2:	68fb      	ldr	r3, [r7, #12]
 801f6e4:	685b      	ldr	r3, [r3, #4]
 801f6e6:	68fa      	ldr	r2, [r7, #12]
 801f6e8:	215c      	movs	r1, #92	@ 0x5c
 801f6ea:	434b      	muls	r3, r1
 801f6ec:	18d3      	adds	r3, r2, r3
 801f6ee:	331c      	adds	r3, #28
 801f6f0:	681b      	ldr	r3, [r3, #0]
 801f6f2:	697a      	ldr	r2, [r7, #20]
 801f6f4:	429a      	cmp	r2, r3
 801f6f6:	d210      	bcs.n	801f71a <USBD_FrameWork_AssignEp+0x62>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
 801f6f8:	68fb      	ldr	r3, [r7, #12]
 801f6fa:	6858      	ldr	r0, [r3, #4]
 801f6fc:	68f9      	ldr	r1, [r7, #12]
 801f6fe:	697a      	ldr	r2, [r7, #20]
 801f700:	2428      	movs	r4, #40	@ 0x28
 801f702:	0013      	movs	r3, r2
 801f704:	005b      	lsls	r3, r3, #1
 801f706:	189b      	adds	r3, r3, r2
 801f708:	005b      	lsls	r3, r3, #1
 801f70a:	225c      	movs	r2, #92	@ 0x5c
 801f70c:	4342      	muls	r2, r0
 801f70e:	189b      	adds	r3, r3, r2
 801f710:	18cb      	adds	r3, r1, r3
 801f712:	191b      	adds	r3, r3, r4
 801f714:	781b      	ldrb	r3, [r3, #0]
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801f716:	2b00      	cmp	r3, #0
 801f718:	d1e0      	bne.n	801f6dc <USBD_FrameWork_AssignEp+0x24>
  }

  /* Configure the endpoint */
  pdev->tclasslist[pdev->classId].Eps[idx].add = Add;
 801f71a:	68fb      	ldr	r3, [r7, #12]
 801f71c:	6858      	ldr	r0, [r3, #4]
 801f71e:	68f9      	ldr	r1, [r7, #12]
 801f720:	697a      	ldr	r2, [r7, #20]
 801f722:	2424      	movs	r4, #36	@ 0x24
 801f724:	0013      	movs	r3, r2
 801f726:	005b      	lsls	r3, r3, #1
 801f728:	189b      	adds	r3, r3, r2
 801f72a:	005b      	lsls	r3, r3, #1
 801f72c:	225c      	movs	r2, #92	@ 0x5c
 801f72e:	4342      	muls	r2, r0
 801f730:	189b      	adds	r3, r3, r2
 801f732:	18cb      	adds	r3, r1, r3
 801f734:	191b      	adds	r3, r3, r4
 801f736:	220b      	movs	r2, #11
 801f738:	18ba      	adds	r2, r7, r2
 801f73a:	7812      	ldrb	r2, [r2, #0]
 801f73c:	701a      	strb	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].type = Type;
 801f73e:	68fb      	ldr	r3, [r7, #12]
 801f740:	6858      	ldr	r0, [r3, #4]
 801f742:	68f9      	ldr	r1, [r7, #12]
 801f744:	697a      	ldr	r2, [r7, #20]
 801f746:	2425      	movs	r4, #37	@ 0x25
 801f748:	0013      	movs	r3, r2
 801f74a:	005b      	lsls	r3, r3, #1
 801f74c:	189b      	adds	r3, r3, r2
 801f74e:	005b      	lsls	r3, r3, #1
 801f750:	225c      	movs	r2, #92	@ 0x5c
 801f752:	4342      	muls	r2, r0
 801f754:	189b      	adds	r3, r3, r2
 801f756:	18cb      	adds	r3, r1, r3
 801f758:	191b      	adds	r3, r3, r4
 801f75a:	220a      	movs	r2, #10
 801f75c:	18ba      	adds	r2, r7, r2
 801f75e:	7812      	ldrb	r2, [r2, #0]
 801f760:	701a      	strb	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].size = (uint16_t) Sze;
 801f762:	68fb      	ldr	r3, [r7, #12]
 801f764:	6858      	ldr	r0, [r3, #4]
 801f766:	687b      	ldr	r3, [r7, #4]
 801f768:	b29c      	uxth	r4, r3
 801f76a:	68f9      	ldr	r1, [r7, #12]
 801f76c:	697a      	ldr	r2, [r7, #20]
 801f76e:	0013      	movs	r3, r2
 801f770:	005b      	lsls	r3, r3, #1
 801f772:	189b      	adds	r3, r3, r2
 801f774:	005b      	lsls	r3, r3, #1
 801f776:	225c      	movs	r2, #92	@ 0x5c
 801f778:	4342      	muls	r2, r0
 801f77a:	189b      	adds	r3, r3, r2
 801f77c:	18cb      	adds	r3, r1, r3
 801f77e:	3326      	adds	r3, #38	@ 0x26
 801f780:	1c22      	adds	r2, r4, #0
 801f782:	801a      	strh	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].is_used = 1U;
 801f784:	68fb      	ldr	r3, [r7, #12]
 801f786:	6858      	ldr	r0, [r3, #4]
 801f788:	68f9      	ldr	r1, [r7, #12]
 801f78a:	697a      	ldr	r2, [r7, #20]
 801f78c:	2428      	movs	r4, #40	@ 0x28
 801f78e:	0013      	movs	r3, r2
 801f790:	005b      	lsls	r3, r3, #1
 801f792:	189b      	adds	r3, r3, r2
 801f794:	005b      	lsls	r3, r3, #1
 801f796:	225c      	movs	r2, #92	@ 0x5c
 801f798:	4342      	muls	r2, r0
 801f79a:	189b      	adds	r3, r3, r2
 801f79c:	18cb      	adds	r3, r1, r3
 801f79e:	191b      	adds	r3, r3, r4
 801f7a0:	2201      	movs	r2, #1
 801f7a2:	701a      	strb	r2, [r3, #0]
}
 801f7a4:	46c0      	nop			@ (mov r8, r8)
 801f7a6:	46bd      	mov	sp, r7
 801f7a8:	b007      	add	sp, #28
 801f7aa:	bd90      	pop	{r4, r7, pc}

0801f7ac <USBD_FrameWork_CDCDesc>:
  * @param  Sze: pointer to the current configuration descriptor size
  * @retval None
  */
static void USBD_FrameWork_CDCDesc(USBD_DevClassHandleTypeDef *pdev,
                                   uint32_t pConf, uint32_t *Sze)
{
 801f7ac:	b590      	push	{r4, r7, lr}
 801f7ae:	b085      	sub	sp, #20
 801f7b0:	af00      	add	r7, sp, #0
 801f7b2:	60f8      	str	r0, [r7, #12]
 801f7b4:	60b9      	str	r1, [r7, #8]
 801f7b6:	607a      	str	r2, [r7, #4]
#if USBD_COMPOSITE_USE_IAD == 1
  static USBD_IadDescTypedef              *pIadDesc;
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

#if USBD_COMPOSITE_USE_IAD == 1
  pIadDesc = ((USBD_IadDescTypedef *)(pConf + *Sze));
 801f7b8:	687b      	ldr	r3, [r7, #4]
 801f7ba:	681a      	ldr	r2, [r3, #0]
 801f7bc:	68bb      	ldr	r3, [r7, #8]
 801f7be:	18d3      	adds	r3, r2, r3
 801f7c0:	001a      	movs	r2, r3
 801f7c2:	4be9      	ldr	r3, [pc, #932]	@ (801fb68 <USBD_FrameWork_CDCDesc+0x3bc>)
 801f7c4:	601a      	str	r2, [r3, #0]
  pIadDesc->bLength = (uint8_t)sizeof(USBD_IadDescTypedef);
 801f7c6:	4be8      	ldr	r3, [pc, #928]	@ (801fb68 <USBD_FrameWork_CDCDesc+0x3bc>)
 801f7c8:	681b      	ldr	r3, [r3, #0]
 801f7ca:	2208      	movs	r2, #8
 801f7cc:	701a      	strb	r2, [r3, #0]
  pIadDesc->bDescriptorType = USB_DESC_TYPE_IAD; /* IAD descriptor */
 801f7ce:	4be6      	ldr	r3, [pc, #920]	@ (801fb68 <USBD_FrameWork_CDCDesc+0x3bc>)
 801f7d0:	681b      	ldr	r3, [r3, #0]
 801f7d2:	220b      	movs	r2, #11
 801f7d4:	705a      	strb	r2, [r3, #1]
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 801f7d6:	68fb      	ldr	r3, [r7, #12]
 801f7d8:	685a      	ldr	r2, [r3, #4]
 801f7da:	4be3      	ldr	r3, [pc, #908]	@ (801fb68 <USBD_FrameWork_CDCDesc+0x3bc>)
 801f7dc:	681b      	ldr	r3, [r3, #0]
 801f7de:	68f9      	ldr	r1, [r7, #12]
 801f7e0:	205a      	movs	r0, #90	@ 0x5a
 801f7e2:	245c      	movs	r4, #92	@ 0x5c
 801f7e4:	4362      	muls	r2, r4
 801f7e6:	188a      	adds	r2, r1, r2
 801f7e8:	1812      	adds	r2, r2, r0
 801f7ea:	7812      	ldrb	r2, [r2, #0]
 801f7ec:	709a      	strb	r2, [r3, #2]
  pIadDesc->bInterfaceCount = 2U;    /* 2 interfaces */
 801f7ee:	4bde      	ldr	r3, [pc, #888]	@ (801fb68 <USBD_FrameWork_CDCDesc+0x3bc>)
 801f7f0:	681b      	ldr	r3, [r3, #0]
 801f7f2:	2202      	movs	r2, #2
 801f7f4:	70da      	strb	r2, [r3, #3]
  pIadDesc->bFunctionClass = 0x02U;
 801f7f6:	4bdc      	ldr	r3, [pc, #880]	@ (801fb68 <USBD_FrameWork_CDCDesc+0x3bc>)
 801f7f8:	681b      	ldr	r3, [r3, #0]
 801f7fa:	2202      	movs	r2, #2
 801f7fc:	711a      	strb	r2, [r3, #4]
  pIadDesc->bFunctionSubClass = 0x02U;
 801f7fe:	4bda      	ldr	r3, [pc, #872]	@ (801fb68 <USBD_FrameWork_CDCDesc+0x3bc>)
 801f800:	681b      	ldr	r3, [r3, #0]
 801f802:	2202      	movs	r2, #2
 801f804:	715a      	strb	r2, [r3, #5]
  pIadDesc->bFunctionProtocol = 0x01U;
 801f806:	4bd8      	ldr	r3, [pc, #864]	@ (801fb68 <USBD_FrameWork_CDCDesc+0x3bc>)
 801f808:	681b      	ldr	r3, [r3, #0]
 801f80a:	2201      	movs	r2, #1
 801f80c:	719a      	strb	r2, [r3, #6]
  pIadDesc->iFunction = 0; /* String Index */
 801f80e:	4bd6      	ldr	r3, [pc, #856]	@ (801fb68 <USBD_FrameWork_CDCDesc+0x3bc>)
 801f810:	681b      	ldr	r3, [r3, #0]
 801f812:	2200      	movs	r2, #0
 801f814:	71da      	strb	r2, [r3, #7]
  *Sze += (uint32_t)sizeof(USBD_IadDescTypedef);
 801f816:	687b      	ldr	r3, [r7, #4]
 801f818:	681b      	ldr	r3, [r3, #0]
 801f81a:	3308      	adds	r3, #8
 801f81c:	001a      	movs	r2, r3
 801f81e:	687b      	ldr	r3, [r7, #4]
 801f820:	601a      	str	r2, [r3, #0]
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

  /* Control Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U, 1U, 0x02,
 801f822:	687b      	ldr	r3, [r7, #4]
 801f824:	681a      	ldr	r2, [r3, #0]
 801f826:	68bb      	ldr	r3, [r7, #8]
 801f828:	18d3      	adds	r3, r2, r3
 801f82a:	001a      	movs	r2, r3
 801f82c:	4bcf      	ldr	r3, [pc, #828]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801f82e:	601a      	str	r2, [r3, #0]
 801f830:	4bce      	ldr	r3, [pc, #824]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801f832:	681b      	ldr	r3, [r3, #0]
 801f834:	2209      	movs	r2, #9
 801f836:	701a      	strb	r2, [r3, #0]
 801f838:	4bcc      	ldr	r3, [pc, #816]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801f83a:	681b      	ldr	r3, [r3, #0]
 801f83c:	2204      	movs	r2, #4
 801f83e:	705a      	strb	r2, [r3, #1]
 801f840:	68fb      	ldr	r3, [r7, #12]
 801f842:	685a      	ldr	r2, [r3, #4]
 801f844:	4bc9      	ldr	r3, [pc, #804]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801f846:	681b      	ldr	r3, [r3, #0]
 801f848:	68f9      	ldr	r1, [r7, #12]
 801f84a:	205a      	movs	r0, #90	@ 0x5a
 801f84c:	245c      	movs	r4, #92	@ 0x5c
 801f84e:	4362      	muls	r2, r4
 801f850:	188a      	adds	r2, r1, r2
 801f852:	1812      	adds	r2, r2, r0
 801f854:	7812      	ldrb	r2, [r2, #0]
 801f856:	709a      	strb	r2, [r3, #2]
 801f858:	4bc4      	ldr	r3, [pc, #784]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801f85a:	681b      	ldr	r3, [r3, #0]
 801f85c:	2200      	movs	r2, #0
 801f85e:	70da      	strb	r2, [r3, #3]
 801f860:	4bc2      	ldr	r3, [pc, #776]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801f862:	681b      	ldr	r3, [r3, #0]
 801f864:	2201      	movs	r2, #1
 801f866:	711a      	strb	r2, [r3, #4]
 801f868:	4bc0      	ldr	r3, [pc, #768]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801f86a:	681b      	ldr	r3, [r3, #0]
 801f86c:	2202      	movs	r2, #2
 801f86e:	715a      	strb	r2, [r3, #5]
 801f870:	4bbe      	ldr	r3, [pc, #760]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801f872:	681b      	ldr	r3, [r3, #0]
 801f874:	2202      	movs	r2, #2
 801f876:	719a      	strb	r2, [r3, #6]
 801f878:	4bbc      	ldr	r3, [pc, #752]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801f87a:	681b      	ldr	r3, [r3, #0]
 801f87c:	2201      	movs	r2, #1
 801f87e:	71da      	strb	r2, [r3, #7]
 801f880:	4bba      	ldr	r3, [pc, #744]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801f882:	681b      	ldr	r3, [r3, #0]
 801f884:	2200      	movs	r2, #0
 801f886:	721a      	strb	r2, [r3, #8]
 801f888:	687b      	ldr	r3, [r7, #4]
 801f88a:	681b      	ldr	r3, [r3, #0]
 801f88c:	3309      	adds	r3, #9
 801f88e:	001a      	movs	r2, r3
 801f890:	687b      	ldr	r3, [r7, #4]
 801f892:	601a      	str	r2, [r3, #0]
                          0x02U, 0x01U, 0U);

  /* Control interface headers */
  pHeadDesc = ((USBD_CDCHeaderFuncDescTypedef *)((uint32_t)pConf + *Sze));
 801f894:	687b      	ldr	r3, [r7, #4]
 801f896:	681a      	ldr	r2, [r3, #0]
 801f898:	68bb      	ldr	r3, [r7, #8]
 801f89a:	18d3      	adds	r3, r2, r3
 801f89c:	001a      	movs	r2, r3
 801f89e:	4bb4      	ldr	r3, [pc, #720]	@ (801fb70 <USBD_FrameWork_CDCDesc+0x3c4>)
 801f8a0:	601a      	str	r2, [r3, #0]
  /* Header Functional Descriptor*/
  pHeadDesc->bLength = 0x05U;
 801f8a2:	4bb3      	ldr	r3, [pc, #716]	@ (801fb70 <USBD_FrameWork_CDCDesc+0x3c4>)
 801f8a4:	681b      	ldr	r3, [r3, #0]
 801f8a6:	2205      	movs	r2, #5
 801f8a8:	701a      	strb	r2, [r3, #0]
  pHeadDesc->bDescriptorType = 0x24U;
 801f8aa:	4bb1      	ldr	r3, [pc, #708]	@ (801fb70 <USBD_FrameWork_CDCDesc+0x3c4>)
 801f8ac:	681b      	ldr	r3, [r3, #0]
 801f8ae:	2224      	movs	r2, #36	@ 0x24
 801f8b0:	705a      	strb	r2, [r3, #1]
  pHeadDesc->bDescriptorSubtype = 0x00U;
 801f8b2:	4baf      	ldr	r3, [pc, #700]	@ (801fb70 <USBD_FrameWork_CDCDesc+0x3c4>)
 801f8b4:	681b      	ldr	r3, [r3, #0]
 801f8b6:	2200      	movs	r2, #0
 801f8b8:	709a      	strb	r2, [r3, #2]
  pHeadDesc->bcdCDC = 0x0110;
 801f8ba:	4bad      	ldr	r3, [pc, #692]	@ (801fb70 <USBD_FrameWork_CDCDesc+0x3c4>)
 801f8bc:	681b      	ldr	r3, [r3, #0]
 801f8be:	3303      	adds	r3, #3
 801f8c0:	781a      	ldrb	r2, [r3, #0]
 801f8c2:	2100      	movs	r1, #0
 801f8c4:	400a      	ands	r2, r1
 801f8c6:	1c11      	adds	r1, r2, #0
 801f8c8:	2210      	movs	r2, #16
 801f8ca:	430a      	orrs	r2, r1
 801f8cc:	701a      	strb	r2, [r3, #0]
 801f8ce:	785a      	ldrb	r2, [r3, #1]
 801f8d0:	2100      	movs	r1, #0
 801f8d2:	400a      	ands	r2, r1
 801f8d4:	1c11      	adds	r1, r2, #0
 801f8d6:	2201      	movs	r2, #1
 801f8d8:	430a      	orrs	r2, r1
 801f8da:	705a      	strb	r2, [r3, #1]
  *Sze += (uint32_t)sizeof(USBD_CDCHeaderFuncDescTypedef);
 801f8dc:	687b      	ldr	r3, [r7, #4]
 801f8de:	681b      	ldr	r3, [r3, #0]
 801f8e0:	1d5a      	adds	r2, r3, #5
 801f8e2:	687b      	ldr	r3, [r7, #4]
 801f8e4:	601a      	str	r2, [r3, #0]

  /* Call Management Functional Descriptor*/
  pCallMgmDesc = ((USBD_CDCCallMgmFuncDescTypedef *)((uint32_t)pConf + *Sze));
 801f8e6:	687b      	ldr	r3, [r7, #4]
 801f8e8:	681a      	ldr	r2, [r3, #0]
 801f8ea:	68bb      	ldr	r3, [r7, #8]
 801f8ec:	18d3      	adds	r3, r2, r3
 801f8ee:	001a      	movs	r2, r3
 801f8f0:	4ba0      	ldr	r3, [pc, #640]	@ (801fb74 <USBD_FrameWork_CDCDesc+0x3c8>)
 801f8f2:	601a      	str	r2, [r3, #0]
  pCallMgmDesc->bLength = 0x05U;
 801f8f4:	4b9f      	ldr	r3, [pc, #636]	@ (801fb74 <USBD_FrameWork_CDCDesc+0x3c8>)
 801f8f6:	681b      	ldr	r3, [r3, #0]
 801f8f8:	2205      	movs	r2, #5
 801f8fa:	701a      	strb	r2, [r3, #0]
  pCallMgmDesc->bDescriptorType = 0x24U;
 801f8fc:	4b9d      	ldr	r3, [pc, #628]	@ (801fb74 <USBD_FrameWork_CDCDesc+0x3c8>)
 801f8fe:	681b      	ldr	r3, [r3, #0]
 801f900:	2224      	movs	r2, #36	@ 0x24
 801f902:	705a      	strb	r2, [r3, #1]
  pCallMgmDesc->bDescriptorSubtype = 0x01U;
 801f904:	4b9b      	ldr	r3, [pc, #620]	@ (801fb74 <USBD_FrameWork_CDCDesc+0x3c8>)
 801f906:	681b      	ldr	r3, [r3, #0]
 801f908:	2201      	movs	r2, #1
 801f90a:	709a      	strb	r2, [r3, #2]
  pCallMgmDesc->bmCapabilities = 0x00U;
 801f90c:	4b99      	ldr	r3, [pc, #612]	@ (801fb74 <USBD_FrameWork_CDCDesc+0x3c8>)
 801f90e:	681b      	ldr	r3, [r3, #0]
 801f910:	2200      	movs	r2, #0
 801f912:	70da      	strb	r2, [r3, #3]
  pCallMgmDesc->bDataInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 801f914:	68fb      	ldr	r3, [r7, #12]
 801f916:	685a      	ldr	r2, [r3, #4]
 801f918:	4b96      	ldr	r3, [pc, #600]	@ (801fb74 <USBD_FrameWork_CDCDesc+0x3c8>)
 801f91a:	681b      	ldr	r3, [r3, #0]
 801f91c:	68f9      	ldr	r1, [r7, #12]
 801f91e:	205b      	movs	r0, #91	@ 0x5b
 801f920:	245c      	movs	r4, #92	@ 0x5c
 801f922:	4362      	muls	r2, r4
 801f924:	188a      	adds	r2, r1, r2
 801f926:	1812      	adds	r2, r2, r0
 801f928:	7812      	ldrb	r2, [r2, #0]
 801f92a:	711a      	strb	r2, [r3, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCCallMgmFuncDescTypedef);
 801f92c:	687b      	ldr	r3, [r7, #4]
 801f92e:	681b      	ldr	r3, [r3, #0]
 801f930:	1d5a      	adds	r2, r3, #5
 801f932:	687b      	ldr	r3, [r7, #4]
 801f934:	601a      	str	r2, [r3, #0]

  /* ACM Functional Descriptor*/
  pACMDesc = ((USBD_CDCACMFuncDescTypedef *)((uint32_t)pConf + *Sze));
 801f936:	687b      	ldr	r3, [r7, #4]
 801f938:	681a      	ldr	r2, [r3, #0]
 801f93a:	68bb      	ldr	r3, [r7, #8]
 801f93c:	18d3      	adds	r3, r2, r3
 801f93e:	001a      	movs	r2, r3
 801f940:	4b8d      	ldr	r3, [pc, #564]	@ (801fb78 <USBD_FrameWork_CDCDesc+0x3cc>)
 801f942:	601a      	str	r2, [r3, #0]
  pACMDesc->bLength = 0x04U;
 801f944:	4b8c      	ldr	r3, [pc, #560]	@ (801fb78 <USBD_FrameWork_CDCDesc+0x3cc>)
 801f946:	681b      	ldr	r3, [r3, #0]
 801f948:	2204      	movs	r2, #4
 801f94a:	701a      	strb	r2, [r3, #0]
  pACMDesc->bDescriptorType = 0x24U;
 801f94c:	4b8a      	ldr	r3, [pc, #552]	@ (801fb78 <USBD_FrameWork_CDCDesc+0x3cc>)
 801f94e:	681b      	ldr	r3, [r3, #0]
 801f950:	2224      	movs	r2, #36	@ 0x24
 801f952:	705a      	strb	r2, [r3, #1]
  pACMDesc->bDescriptorSubtype = 0x02U;
 801f954:	4b88      	ldr	r3, [pc, #544]	@ (801fb78 <USBD_FrameWork_CDCDesc+0x3cc>)
 801f956:	681b      	ldr	r3, [r3, #0]
 801f958:	2202      	movs	r2, #2
 801f95a:	709a      	strb	r2, [r3, #2]
  pACMDesc->bmCapabilities = 0x02;
 801f95c:	4b86      	ldr	r3, [pc, #536]	@ (801fb78 <USBD_FrameWork_CDCDesc+0x3cc>)
 801f95e:	681b      	ldr	r3, [r3, #0]
 801f960:	2202      	movs	r2, #2
 801f962:	70da      	strb	r2, [r3, #3]
  *Sze += (uint32_t)sizeof(USBD_CDCACMFuncDescTypedef);
 801f964:	687b      	ldr	r3, [r7, #4]
 801f966:	681b      	ldr	r3, [r3, #0]
 801f968:	1d1a      	adds	r2, r3, #4
 801f96a:	687b      	ldr	r3, [r7, #4]
 801f96c:	601a      	str	r2, [r3, #0]

  /* Union Functional Descriptor*/
  pUnionDesc = ((USBD_CDCUnionFuncDescTypedef *)((uint32_t)pConf + *Sze));
 801f96e:	687b      	ldr	r3, [r7, #4]
 801f970:	681a      	ldr	r2, [r3, #0]
 801f972:	68bb      	ldr	r3, [r7, #8]
 801f974:	18d3      	adds	r3, r2, r3
 801f976:	001a      	movs	r2, r3
 801f978:	4b80      	ldr	r3, [pc, #512]	@ (801fb7c <USBD_FrameWork_CDCDesc+0x3d0>)
 801f97a:	601a      	str	r2, [r3, #0]
  pUnionDesc->bLength = 0x05U;
 801f97c:	4b7f      	ldr	r3, [pc, #508]	@ (801fb7c <USBD_FrameWork_CDCDesc+0x3d0>)
 801f97e:	681b      	ldr	r3, [r3, #0]
 801f980:	2205      	movs	r2, #5
 801f982:	701a      	strb	r2, [r3, #0]
  pUnionDesc->bDescriptorType = 0x24U;
 801f984:	4b7d      	ldr	r3, [pc, #500]	@ (801fb7c <USBD_FrameWork_CDCDesc+0x3d0>)
 801f986:	681b      	ldr	r3, [r3, #0]
 801f988:	2224      	movs	r2, #36	@ 0x24
 801f98a:	705a      	strb	r2, [r3, #1]
  pUnionDesc->bDescriptorSubtype = 0x06U;
 801f98c:	4b7b      	ldr	r3, [pc, #492]	@ (801fb7c <USBD_FrameWork_CDCDesc+0x3d0>)
 801f98e:	681b      	ldr	r3, [r3, #0]
 801f990:	2206      	movs	r2, #6
 801f992:	709a      	strb	r2, [r3, #2]
  pUnionDesc->bMasterInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 801f994:	68fb      	ldr	r3, [r7, #12]
 801f996:	685a      	ldr	r2, [r3, #4]
 801f998:	4b78      	ldr	r3, [pc, #480]	@ (801fb7c <USBD_FrameWork_CDCDesc+0x3d0>)
 801f99a:	681b      	ldr	r3, [r3, #0]
 801f99c:	68f9      	ldr	r1, [r7, #12]
 801f99e:	205a      	movs	r0, #90	@ 0x5a
 801f9a0:	245c      	movs	r4, #92	@ 0x5c
 801f9a2:	4362      	muls	r2, r4
 801f9a4:	188a      	adds	r2, r1, r2
 801f9a6:	1812      	adds	r2, r2, r0
 801f9a8:	7812      	ldrb	r2, [r2, #0]
 801f9aa:	70da      	strb	r2, [r3, #3]
  pUnionDesc->bSlaveInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 801f9ac:	68fb      	ldr	r3, [r7, #12]
 801f9ae:	685a      	ldr	r2, [r3, #4]
 801f9b0:	4b72      	ldr	r3, [pc, #456]	@ (801fb7c <USBD_FrameWork_CDCDesc+0x3d0>)
 801f9b2:	681b      	ldr	r3, [r3, #0]
 801f9b4:	68f9      	ldr	r1, [r7, #12]
 801f9b6:	205b      	movs	r0, #91	@ 0x5b
 801f9b8:	245c      	movs	r4, #92	@ 0x5c
 801f9ba:	4362      	muls	r2, r4
 801f9bc:	188a      	adds	r2, r1, r2
 801f9be:	1812      	adds	r2, r2, r0
 801f9c0:	7812      	ldrb	r2, [r2, #0]
 801f9c2:	711a      	strb	r2, [r3, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCUnionFuncDescTypedef);
 801f9c4:	687b      	ldr	r3, [r7, #4]
 801f9c6:	681b      	ldr	r3, [r3, #0]
 801f9c8:	1d5a      	adds	r2, r3, #5
 801f9ca:	687b      	ldr	r3, [r7, #4]
 801f9cc:	601a      	str	r2, [r3, #0]

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 801f9ce:	687b      	ldr	r3, [r7, #4]
 801f9d0:	681a      	ldr	r2, [r3, #0]
 801f9d2:	68bb      	ldr	r3, [r7, #8]
 801f9d4:	18d3      	adds	r3, r2, r3
 801f9d6:	001a      	movs	r2, r3
 801f9d8:	4b69      	ldr	r3, [pc, #420]	@ (801fb80 <USBD_FrameWork_CDCDesc+0x3d4>)
 801f9da:	601a      	str	r2, [r3, #0]
 801f9dc:	4b68      	ldr	r3, [pc, #416]	@ (801fb80 <USBD_FrameWork_CDCDesc+0x3d4>)
 801f9de:	681b      	ldr	r3, [r3, #0]
 801f9e0:	2207      	movs	r2, #7
 801f9e2:	701a      	strb	r2, [r3, #0]
 801f9e4:	4b66      	ldr	r3, [pc, #408]	@ (801fb80 <USBD_FrameWork_CDCDesc+0x3d4>)
 801f9e6:	681b      	ldr	r3, [r3, #0]
 801f9e8:	2205      	movs	r2, #5
 801f9ea:	705a      	strb	r2, [r3, #1]
 801f9ec:	68fb      	ldr	r3, [r7, #12]
 801f9ee:	685a      	ldr	r2, [r3, #4]
 801f9f0:	4b63      	ldr	r3, [pc, #396]	@ (801fb80 <USBD_FrameWork_CDCDesc+0x3d4>)
 801f9f2:	681b      	ldr	r3, [r3, #0]
 801f9f4:	68f9      	ldr	r1, [r7, #12]
 801f9f6:	2030      	movs	r0, #48	@ 0x30
 801f9f8:	245c      	movs	r4, #92	@ 0x5c
 801f9fa:	4362      	muls	r2, r4
 801f9fc:	188a      	adds	r2, r1, r2
 801f9fe:	1812      	adds	r2, r2, r0
 801fa00:	7812      	ldrb	r2, [r2, #0]
 801fa02:	709a      	strb	r2, [r3, #2]
 801fa04:	4b5e      	ldr	r3, [pc, #376]	@ (801fb80 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fa06:	681b      	ldr	r3, [r3, #0]
 801fa08:	2203      	movs	r2, #3
 801fa0a:	70da      	strb	r2, [r3, #3]
 801fa0c:	68fb      	ldr	r3, [r7, #12]
 801fa0e:	685a      	ldr	r2, [r3, #4]
 801fa10:	4b5b      	ldr	r3, [pc, #364]	@ (801fb80 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fa12:	681b      	ldr	r3, [r3, #0]
 801fa14:	68f9      	ldr	r1, [r7, #12]
 801fa16:	205c      	movs	r0, #92	@ 0x5c
 801fa18:	4342      	muls	r2, r0
 801fa1a:	188a      	adds	r2, r1, r2
 801fa1c:	3232      	adds	r2, #50	@ 0x32
 801fa1e:	8812      	ldrh	r2, [r2, #0]
 801fa20:	21ff      	movs	r1, #255	@ 0xff
 801fa22:	4011      	ands	r1, r2
 801fa24:	000c      	movs	r4, r1
 801fa26:	7919      	ldrb	r1, [r3, #4]
 801fa28:	2000      	movs	r0, #0
 801fa2a:	4001      	ands	r1, r0
 801fa2c:	1c08      	adds	r0, r1, #0
 801fa2e:	1c21      	adds	r1, r4, #0
 801fa30:	4301      	orrs	r1, r0
 801fa32:	7119      	strb	r1, [r3, #4]
 801fa34:	0a12      	lsrs	r2, r2, #8
 801fa36:	b290      	uxth	r0, r2
 801fa38:	795a      	ldrb	r2, [r3, #5]
 801fa3a:	2100      	movs	r1, #0
 801fa3c:	400a      	ands	r2, r1
 801fa3e:	1c11      	adds	r1, r2, #0
 801fa40:	1c02      	adds	r2, r0, #0
 801fa42:	430a      	orrs	r2, r1
 801fa44:	715a      	strb	r2, [r3, #5]
 801fa46:	68fb      	ldr	r3, [r7, #12]
 801fa48:	781b      	ldrb	r3, [r3, #0]
 801fa4a:	2b01      	cmp	r3, #1
 801fa4c:	d104      	bne.n	801fa58 <USBD_FrameWork_CDCDesc+0x2ac>
 801fa4e:	4b4c      	ldr	r3, [pc, #304]	@ (801fb80 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fa50:	681b      	ldr	r3, [r3, #0]
 801fa52:	2205      	movs	r2, #5
 801fa54:	719a      	strb	r2, [r3, #6]
 801fa56:	e003      	b.n	801fa60 <USBD_FrameWork_CDCDesc+0x2b4>
 801fa58:	4b49      	ldr	r3, [pc, #292]	@ (801fb80 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fa5a:	681b      	ldr	r3, [r3, #0]
 801fa5c:	2205      	movs	r2, #5
 801fa5e:	719a      	strb	r2, [r3, #6]
 801fa60:	687b      	ldr	r3, [r7, #4]
 801fa62:	681b      	ldr	r3, [r3, #0]
 801fa64:	1dda      	adds	r2, r3, #7
 801fa66:	687b      	ldr	r3, [r7, #4]
 801fa68:	601a      	str	r2, [r3, #0]
                          (uint16_t)pdev->tclasslist[pdev->classId].Eps[2].size,
                          USBD_CDCACM_EPINCMD_HS_BINTERVAL,
                          USBD_CDCACM_EPINCMD_FS_BINTERVAL);

  /* Data Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 801fa6a:	687b      	ldr	r3, [r7, #4]
 801fa6c:	681a      	ldr	r2, [r3, #0]
 801fa6e:	68bb      	ldr	r3, [r7, #8]
 801fa70:	18d3      	adds	r3, r2, r3
 801fa72:	001a      	movs	r2, r3
 801fa74:	4b3d      	ldr	r3, [pc, #244]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fa76:	601a      	str	r2, [r3, #0]
 801fa78:	4b3c      	ldr	r3, [pc, #240]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fa7a:	681b      	ldr	r3, [r3, #0]
 801fa7c:	2209      	movs	r2, #9
 801fa7e:	701a      	strb	r2, [r3, #0]
 801fa80:	4b3a      	ldr	r3, [pc, #232]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fa82:	681b      	ldr	r3, [r3, #0]
 801fa84:	2204      	movs	r2, #4
 801fa86:	705a      	strb	r2, [r3, #1]
 801fa88:	68fb      	ldr	r3, [r7, #12]
 801fa8a:	685a      	ldr	r2, [r3, #4]
 801fa8c:	4b37      	ldr	r3, [pc, #220]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fa8e:	681b      	ldr	r3, [r3, #0]
 801fa90:	68f9      	ldr	r1, [r7, #12]
 801fa92:	205b      	movs	r0, #91	@ 0x5b
 801fa94:	245c      	movs	r4, #92	@ 0x5c
 801fa96:	4362      	muls	r2, r4
 801fa98:	188a      	adds	r2, r1, r2
 801fa9a:	1812      	adds	r2, r2, r0
 801fa9c:	7812      	ldrb	r2, [r2, #0]
 801fa9e:	709a      	strb	r2, [r3, #2]
 801faa0:	4b32      	ldr	r3, [pc, #200]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801faa2:	681b      	ldr	r3, [r3, #0]
 801faa4:	2200      	movs	r2, #0
 801faa6:	70da      	strb	r2, [r3, #3]
 801faa8:	4b30      	ldr	r3, [pc, #192]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801faaa:	681b      	ldr	r3, [r3, #0]
 801faac:	2202      	movs	r2, #2
 801faae:	711a      	strb	r2, [r3, #4]
 801fab0:	4b2e      	ldr	r3, [pc, #184]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fab2:	681b      	ldr	r3, [r3, #0]
 801fab4:	220a      	movs	r2, #10
 801fab6:	715a      	strb	r2, [r3, #5]
 801fab8:	4b2c      	ldr	r3, [pc, #176]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801faba:	681b      	ldr	r3, [r3, #0]
 801fabc:	2200      	movs	r2, #0
 801fabe:	719a      	strb	r2, [r3, #6]
 801fac0:	4b2a      	ldr	r3, [pc, #168]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801fac2:	681b      	ldr	r3, [r3, #0]
 801fac4:	2200      	movs	r2, #0
 801fac6:	71da      	strb	r2, [r3, #7]
 801fac8:	4b28      	ldr	r3, [pc, #160]	@ (801fb6c <USBD_FrameWork_CDCDesc+0x3c0>)
 801faca:	681b      	ldr	r3, [r3, #0]
 801facc:	2200      	movs	r2, #0
 801face:	721a      	strb	r2, [r3, #8]
 801fad0:	687b      	ldr	r3, [r7, #4]
 801fad2:	681b      	ldr	r3, [r3, #0]
 801fad4:	3309      	adds	r3, #9
 801fad6:	001a      	movs	r2, r3
 801fad8:	687b      	ldr	r3, [r7, #4]
 801fada:	601a      	str	r2, [r3, #0]
                          0U, 0U, 0U);

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 801fadc:	687b      	ldr	r3, [r7, #4]
 801fade:	681a      	ldr	r2, [r3, #0]
 801fae0:	68bb      	ldr	r3, [r7, #8]
 801fae2:	18d3      	adds	r3, r2, r3
 801fae4:	001a      	movs	r2, r3
 801fae6:	4b26      	ldr	r3, [pc, #152]	@ (801fb80 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fae8:	601a      	str	r2, [r3, #0]
 801faea:	4b25      	ldr	r3, [pc, #148]	@ (801fb80 <USBD_FrameWork_CDCDesc+0x3d4>)
 801faec:	681b      	ldr	r3, [r3, #0]
 801faee:	2207      	movs	r2, #7
 801faf0:	701a      	strb	r2, [r3, #0]
 801faf2:	4b23      	ldr	r3, [pc, #140]	@ (801fb80 <USBD_FrameWork_CDCDesc+0x3d4>)
 801faf4:	681b      	ldr	r3, [r3, #0]
 801faf6:	2205      	movs	r2, #5
 801faf8:	705a      	strb	r2, [r3, #1]
 801fafa:	68fb      	ldr	r3, [r7, #12]
 801fafc:	685a      	ldr	r2, [r3, #4]
 801fafe:	4b20      	ldr	r3, [pc, #128]	@ (801fb80 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fb00:	681b      	ldr	r3, [r3, #0]
 801fb02:	68f9      	ldr	r1, [r7, #12]
 801fb04:	2024      	movs	r0, #36	@ 0x24
 801fb06:	245c      	movs	r4, #92	@ 0x5c
 801fb08:	4362      	muls	r2, r4
 801fb0a:	188a      	adds	r2, r1, r2
 801fb0c:	1812      	adds	r2, r2, r0
 801fb0e:	7812      	ldrb	r2, [r2, #0]
 801fb10:	709a      	strb	r2, [r3, #2]
 801fb12:	4b1b      	ldr	r3, [pc, #108]	@ (801fb80 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fb14:	681b      	ldr	r3, [r3, #0]
 801fb16:	2202      	movs	r2, #2
 801fb18:	70da      	strb	r2, [r3, #3]
 801fb1a:	68fb      	ldr	r3, [r7, #12]
 801fb1c:	685a      	ldr	r2, [r3, #4]
 801fb1e:	4b18      	ldr	r3, [pc, #96]	@ (801fb80 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fb20:	681b      	ldr	r3, [r3, #0]
 801fb22:	68f9      	ldr	r1, [r7, #12]
 801fb24:	205c      	movs	r0, #92	@ 0x5c
 801fb26:	4342      	muls	r2, r0
 801fb28:	188a      	adds	r2, r1, r2
 801fb2a:	3226      	adds	r2, #38	@ 0x26
 801fb2c:	8812      	ldrh	r2, [r2, #0]
 801fb2e:	21ff      	movs	r1, #255	@ 0xff
 801fb30:	4011      	ands	r1, r2
 801fb32:	000c      	movs	r4, r1
 801fb34:	7919      	ldrb	r1, [r3, #4]
 801fb36:	2000      	movs	r0, #0
 801fb38:	4001      	ands	r1, r0
 801fb3a:	1c08      	adds	r0, r1, #0
 801fb3c:	1c21      	adds	r1, r4, #0
 801fb3e:	4301      	orrs	r1, r0
 801fb40:	7119      	strb	r1, [r3, #4]
 801fb42:	0a12      	lsrs	r2, r2, #8
 801fb44:	b290      	uxth	r0, r2
 801fb46:	795a      	ldrb	r2, [r3, #5]
 801fb48:	2100      	movs	r1, #0
 801fb4a:	400a      	ands	r2, r1
 801fb4c:	1c11      	adds	r1, r2, #0
 801fb4e:	1c02      	adds	r2, r0, #0
 801fb50:	430a      	orrs	r2, r1
 801fb52:	715a      	strb	r2, [r3, #5]
 801fb54:	68fb      	ldr	r3, [r7, #12]
 801fb56:	781b      	ldrb	r3, [r3, #0]
 801fb58:	2b01      	cmp	r3, #1
 801fb5a:	d113      	bne.n	801fb84 <USBD_FrameWork_CDCDesc+0x3d8>
 801fb5c:	4b08      	ldr	r3, [pc, #32]	@ (801fb80 <USBD_FrameWork_CDCDesc+0x3d4>)
 801fb5e:	681b      	ldr	r3, [r3, #0]
 801fb60:	2200      	movs	r2, #0
 801fb62:	719a      	strb	r2, [r3, #6]
 801fb64:	e012      	b.n	801fb8c <USBD_FrameWork_CDCDesc+0x3e0>
 801fb66:	46c0      	nop			@ (mov r8, r8)
 801fb68:	2000682c 	.word	0x2000682c
 801fb6c:	20006830 	.word	0x20006830
 801fb70:	20006834 	.word	0x20006834
 801fb74:	20006838 	.word	0x20006838
 801fb78:	2000683c 	.word	0x2000683c
 801fb7c:	20006840 	.word	0x20006840
 801fb80:	20006844 	.word	0x20006844
 801fb84:	4b3b      	ldr	r3, [pc, #236]	@ (801fc74 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fb86:	681b      	ldr	r3, [r3, #0]
 801fb88:	2200      	movs	r2, #0
 801fb8a:	719a      	strb	r2, [r3, #6]
 801fb8c:	687b      	ldr	r3, [r7, #4]
 801fb8e:	681b      	ldr	r3, [r3, #0]
 801fb90:	1dda      	adds	r2, r3, #7
 801fb92:	687b      	ldr	r3, [r7, #4]
 801fb94:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[0].size),
                          (0x00U), (0x00U));

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add), \
 801fb96:	687b      	ldr	r3, [r7, #4]
 801fb98:	681a      	ldr	r2, [r3, #0]
 801fb9a:	68bb      	ldr	r3, [r7, #8]
 801fb9c:	18d3      	adds	r3, r2, r3
 801fb9e:	001a      	movs	r2, r3
 801fba0:	4b34      	ldr	r3, [pc, #208]	@ (801fc74 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fba2:	601a      	str	r2, [r3, #0]
 801fba4:	4b33      	ldr	r3, [pc, #204]	@ (801fc74 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fba6:	681b      	ldr	r3, [r3, #0]
 801fba8:	2207      	movs	r2, #7
 801fbaa:	701a      	strb	r2, [r3, #0]
 801fbac:	4b31      	ldr	r3, [pc, #196]	@ (801fc74 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fbae:	681b      	ldr	r3, [r3, #0]
 801fbb0:	2205      	movs	r2, #5
 801fbb2:	705a      	strb	r2, [r3, #1]
 801fbb4:	68fb      	ldr	r3, [r7, #12]
 801fbb6:	685a      	ldr	r2, [r3, #4]
 801fbb8:	4b2e      	ldr	r3, [pc, #184]	@ (801fc74 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fbba:	681b      	ldr	r3, [r3, #0]
 801fbbc:	68f9      	ldr	r1, [r7, #12]
 801fbbe:	202a      	movs	r0, #42	@ 0x2a
 801fbc0:	245c      	movs	r4, #92	@ 0x5c
 801fbc2:	4362      	muls	r2, r4
 801fbc4:	188a      	adds	r2, r1, r2
 801fbc6:	1812      	adds	r2, r2, r0
 801fbc8:	7812      	ldrb	r2, [r2, #0]
 801fbca:	709a      	strb	r2, [r3, #2]
 801fbcc:	4b29      	ldr	r3, [pc, #164]	@ (801fc74 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fbce:	681b      	ldr	r3, [r3, #0]
 801fbd0:	2202      	movs	r2, #2
 801fbd2:	70da      	strb	r2, [r3, #3]
 801fbd4:	68fb      	ldr	r3, [r7, #12]
 801fbd6:	685a      	ldr	r2, [r3, #4]
 801fbd8:	4b26      	ldr	r3, [pc, #152]	@ (801fc74 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fbda:	681b      	ldr	r3, [r3, #0]
 801fbdc:	68f9      	ldr	r1, [r7, #12]
 801fbde:	205c      	movs	r0, #92	@ 0x5c
 801fbe0:	4342      	muls	r2, r0
 801fbe2:	188a      	adds	r2, r1, r2
 801fbe4:	322c      	adds	r2, #44	@ 0x2c
 801fbe6:	8812      	ldrh	r2, [r2, #0]
 801fbe8:	21ff      	movs	r1, #255	@ 0xff
 801fbea:	4011      	ands	r1, r2
 801fbec:	000c      	movs	r4, r1
 801fbee:	7919      	ldrb	r1, [r3, #4]
 801fbf0:	2000      	movs	r0, #0
 801fbf2:	4001      	ands	r1, r0
 801fbf4:	1c08      	adds	r0, r1, #0
 801fbf6:	1c21      	adds	r1, r4, #0
 801fbf8:	4301      	orrs	r1, r0
 801fbfa:	7119      	strb	r1, [r3, #4]
 801fbfc:	0a12      	lsrs	r2, r2, #8
 801fbfe:	b290      	uxth	r0, r2
 801fc00:	795a      	ldrb	r2, [r3, #5]
 801fc02:	2100      	movs	r1, #0
 801fc04:	400a      	ands	r2, r1
 801fc06:	1c11      	adds	r1, r2, #0
 801fc08:	1c02      	adds	r2, r0, #0
 801fc0a:	430a      	orrs	r2, r1
 801fc0c:	715a      	strb	r2, [r3, #5]
 801fc0e:	68fb      	ldr	r3, [r7, #12]
 801fc10:	781b      	ldrb	r3, [r3, #0]
 801fc12:	2b01      	cmp	r3, #1
 801fc14:	d104      	bne.n	801fc20 <USBD_FrameWork_CDCDesc+0x474>
 801fc16:	4b17      	ldr	r3, [pc, #92]	@ (801fc74 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fc18:	681b      	ldr	r3, [r3, #0]
 801fc1a:	2200      	movs	r2, #0
 801fc1c:	719a      	strb	r2, [r3, #6]
 801fc1e:	e003      	b.n	801fc28 <USBD_FrameWork_CDCDesc+0x47c>
 801fc20:	4b14      	ldr	r3, [pc, #80]	@ (801fc74 <USBD_FrameWork_CDCDesc+0x4c8>)
 801fc22:	681b      	ldr	r3, [r3, #0]
 801fc24:	2200      	movs	r2, #0
 801fc26:	719a      	strb	r2, [r3, #6]
 801fc28:	687b      	ldr	r3, [r7, #4]
 801fc2a:	681b      	ldr	r3, [r3, #0]
 801fc2c:	1dda      	adds	r2, r3, #7
 801fc2e:	687b      	ldr	r3, [r7, #4]
 801fc30:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[1].size),
                          (0x00U), (0x00U));

  /* Update Config Descriptor and IAD descriptor */
  ((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 2U;
 801fc32:	68bb      	ldr	r3, [r7, #8]
 801fc34:	791a      	ldrb	r2, [r3, #4]
 801fc36:	68bb      	ldr	r3, [r7, #8]
 801fc38:	3202      	adds	r2, #2
 801fc3a:	b2d2      	uxtb	r2, r2
 801fc3c:	711a      	strb	r2, [r3, #4]
  ((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 801fc3e:	687b      	ldr	r3, [r7, #4]
 801fc40:	681a      	ldr	r2, [r3, #0]
 801fc42:	68bb      	ldr	r3, [r7, #8]
 801fc44:	b292      	uxth	r2, r2
 801fc46:	21ff      	movs	r1, #255	@ 0xff
 801fc48:	4011      	ands	r1, r2
 801fc4a:	000c      	movs	r4, r1
 801fc4c:	7899      	ldrb	r1, [r3, #2]
 801fc4e:	2000      	movs	r0, #0
 801fc50:	4001      	ands	r1, r0
 801fc52:	1c08      	adds	r0, r1, #0
 801fc54:	1c21      	adds	r1, r4, #0
 801fc56:	4301      	orrs	r1, r0
 801fc58:	7099      	strb	r1, [r3, #2]
 801fc5a:	0a12      	lsrs	r2, r2, #8
 801fc5c:	b290      	uxth	r0, r2
 801fc5e:	78da      	ldrb	r2, [r3, #3]
 801fc60:	2100      	movs	r1, #0
 801fc62:	400a      	ands	r2, r1
 801fc64:	1c11      	adds	r1, r2, #0
 801fc66:	1c02      	adds	r2, r0, #0
 801fc68:	430a      	orrs	r2, r1
 801fc6a:	70da      	strb	r2, [r3, #3]
}
 801fc6c:	46c0      	nop			@ (mov r8, r8)
 801fc6e:	46bd      	mov	sp, r7
 801fc70:	b005      	add	sp, #20
 801fc72:	bd90      	pop	{r4, r7, pc}
 801fc74:	20006844 	.word	0x20006844

0801fc78 <__cvt>:
 801fc78:	b5f0      	push	{r4, r5, r6, r7, lr}
 801fc7a:	001f      	movs	r7, r3
 801fc7c:	2300      	movs	r3, #0
 801fc7e:	0016      	movs	r6, r2
 801fc80:	b08b      	sub	sp, #44	@ 0x2c
 801fc82:	429f      	cmp	r7, r3
 801fc84:	da04      	bge.n	801fc90 <__cvt+0x18>
 801fc86:	2180      	movs	r1, #128	@ 0x80
 801fc88:	0609      	lsls	r1, r1, #24
 801fc8a:	187b      	adds	r3, r7, r1
 801fc8c:	001f      	movs	r7, r3
 801fc8e:	232d      	movs	r3, #45	@ 0x2d
 801fc90:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801fc92:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 801fc94:	7013      	strb	r3, [r2, #0]
 801fc96:	2320      	movs	r3, #32
 801fc98:	2203      	movs	r2, #3
 801fc9a:	439d      	bics	r5, r3
 801fc9c:	2d46      	cmp	r5, #70	@ 0x46
 801fc9e:	d007      	beq.n	801fcb0 <__cvt+0x38>
 801fca0:	002b      	movs	r3, r5
 801fca2:	3b45      	subs	r3, #69	@ 0x45
 801fca4:	4259      	negs	r1, r3
 801fca6:	414b      	adcs	r3, r1
 801fca8:	9910      	ldr	r1, [sp, #64]	@ 0x40
 801fcaa:	3a01      	subs	r2, #1
 801fcac:	18cb      	adds	r3, r1, r3
 801fcae:	9310      	str	r3, [sp, #64]	@ 0x40
 801fcb0:	ab09      	add	r3, sp, #36	@ 0x24
 801fcb2:	9304      	str	r3, [sp, #16]
 801fcb4:	ab08      	add	r3, sp, #32
 801fcb6:	9303      	str	r3, [sp, #12]
 801fcb8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801fcba:	9200      	str	r2, [sp, #0]
 801fcbc:	9302      	str	r3, [sp, #8]
 801fcbe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801fcc0:	0032      	movs	r2, r6
 801fcc2:	9301      	str	r3, [sp, #4]
 801fcc4:	003b      	movs	r3, r7
 801fcc6:	f001 f98d 	bl	8020fe4 <_dtoa_r>
 801fcca:	0004      	movs	r4, r0
 801fccc:	2d47      	cmp	r5, #71	@ 0x47
 801fcce:	d11b      	bne.n	801fd08 <__cvt+0x90>
 801fcd0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801fcd2:	07db      	lsls	r3, r3, #31
 801fcd4:	d511      	bpl.n	801fcfa <__cvt+0x82>
 801fcd6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801fcd8:	18c3      	adds	r3, r0, r3
 801fcda:	9307      	str	r3, [sp, #28]
 801fcdc:	2200      	movs	r2, #0
 801fcde:	2300      	movs	r3, #0
 801fce0:	0030      	movs	r0, r6
 801fce2:	0039      	movs	r1, r7
 801fce4:	f7e0 fbbc 	bl	8000460 <__aeabi_dcmpeq>
 801fce8:	2800      	cmp	r0, #0
 801fcea:	d001      	beq.n	801fcf0 <__cvt+0x78>
 801fcec:	9b07      	ldr	r3, [sp, #28]
 801fcee:	9309      	str	r3, [sp, #36]	@ 0x24
 801fcf0:	2230      	movs	r2, #48	@ 0x30
 801fcf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fcf4:	9907      	ldr	r1, [sp, #28]
 801fcf6:	428b      	cmp	r3, r1
 801fcf8:	d320      	bcc.n	801fd3c <__cvt+0xc4>
 801fcfa:	0020      	movs	r0, r4
 801fcfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fcfe:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801fd00:	1b1b      	subs	r3, r3, r4
 801fd02:	6013      	str	r3, [r2, #0]
 801fd04:	b00b      	add	sp, #44	@ 0x2c
 801fd06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801fd08:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801fd0a:	18c3      	adds	r3, r0, r3
 801fd0c:	9307      	str	r3, [sp, #28]
 801fd0e:	2d46      	cmp	r5, #70	@ 0x46
 801fd10:	d1e4      	bne.n	801fcdc <__cvt+0x64>
 801fd12:	7803      	ldrb	r3, [r0, #0]
 801fd14:	2b30      	cmp	r3, #48	@ 0x30
 801fd16:	d10c      	bne.n	801fd32 <__cvt+0xba>
 801fd18:	2200      	movs	r2, #0
 801fd1a:	2300      	movs	r3, #0
 801fd1c:	0030      	movs	r0, r6
 801fd1e:	0039      	movs	r1, r7
 801fd20:	f7e0 fb9e 	bl	8000460 <__aeabi_dcmpeq>
 801fd24:	2800      	cmp	r0, #0
 801fd26:	d104      	bne.n	801fd32 <__cvt+0xba>
 801fd28:	2301      	movs	r3, #1
 801fd2a:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801fd2c:	1a9b      	subs	r3, r3, r2
 801fd2e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801fd30:	6013      	str	r3, [r2, #0]
 801fd32:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801fd34:	9a07      	ldr	r2, [sp, #28]
 801fd36:	681b      	ldr	r3, [r3, #0]
 801fd38:	18d3      	adds	r3, r2, r3
 801fd3a:	e7ce      	b.n	801fcda <__cvt+0x62>
 801fd3c:	1c59      	adds	r1, r3, #1
 801fd3e:	9109      	str	r1, [sp, #36]	@ 0x24
 801fd40:	701a      	strb	r2, [r3, #0]
 801fd42:	e7d6      	b.n	801fcf2 <__cvt+0x7a>

0801fd44 <__exponent>:
 801fd44:	b5f0      	push	{r4, r5, r6, r7, lr}
 801fd46:	232b      	movs	r3, #43	@ 0x2b
 801fd48:	b085      	sub	sp, #20
 801fd4a:	0005      	movs	r5, r0
 801fd4c:	1e0c      	subs	r4, r1, #0
 801fd4e:	7002      	strb	r2, [r0, #0]
 801fd50:	da01      	bge.n	801fd56 <__exponent+0x12>
 801fd52:	424c      	negs	r4, r1
 801fd54:	3302      	adds	r3, #2
 801fd56:	706b      	strb	r3, [r5, #1]
 801fd58:	2c09      	cmp	r4, #9
 801fd5a:	dd2c      	ble.n	801fdb6 <__exponent+0x72>
 801fd5c:	ab02      	add	r3, sp, #8
 801fd5e:	1dde      	adds	r6, r3, #7
 801fd60:	0020      	movs	r0, r4
 801fd62:	210a      	movs	r1, #10
 801fd64:	f7e0 fb66 	bl	8000434 <__aeabi_idivmod>
 801fd68:	0037      	movs	r7, r6
 801fd6a:	3130      	adds	r1, #48	@ 0x30
 801fd6c:	3e01      	subs	r6, #1
 801fd6e:	0020      	movs	r0, r4
 801fd70:	7031      	strb	r1, [r6, #0]
 801fd72:	210a      	movs	r1, #10
 801fd74:	9401      	str	r4, [sp, #4]
 801fd76:	f7e0 fa77 	bl	8000268 <__divsi3>
 801fd7a:	9b01      	ldr	r3, [sp, #4]
 801fd7c:	0004      	movs	r4, r0
 801fd7e:	2b63      	cmp	r3, #99	@ 0x63
 801fd80:	dcee      	bgt.n	801fd60 <__exponent+0x1c>
 801fd82:	1eba      	subs	r2, r7, #2
 801fd84:	1ca8      	adds	r0, r5, #2
 801fd86:	0001      	movs	r1, r0
 801fd88:	0013      	movs	r3, r2
 801fd8a:	3430      	adds	r4, #48	@ 0x30
 801fd8c:	7014      	strb	r4, [r2, #0]
 801fd8e:	ac02      	add	r4, sp, #8
 801fd90:	3407      	adds	r4, #7
 801fd92:	429c      	cmp	r4, r3
 801fd94:	d80a      	bhi.n	801fdac <__exponent+0x68>
 801fd96:	2300      	movs	r3, #0
 801fd98:	4294      	cmp	r4, r2
 801fd9a:	d303      	bcc.n	801fda4 <__exponent+0x60>
 801fd9c:	3309      	adds	r3, #9
 801fd9e:	aa02      	add	r2, sp, #8
 801fda0:	189b      	adds	r3, r3, r2
 801fda2:	1bdb      	subs	r3, r3, r7
 801fda4:	18c0      	adds	r0, r0, r3
 801fda6:	1b40      	subs	r0, r0, r5
 801fda8:	b005      	add	sp, #20
 801fdaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801fdac:	781c      	ldrb	r4, [r3, #0]
 801fdae:	3301      	adds	r3, #1
 801fdb0:	700c      	strb	r4, [r1, #0]
 801fdb2:	3101      	adds	r1, #1
 801fdb4:	e7eb      	b.n	801fd8e <__exponent+0x4a>
 801fdb6:	2330      	movs	r3, #48	@ 0x30
 801fdb8:	18e4      	adds	r4, r4, r3
 801fdba:	70ab      	strb	r3, [r5, #2]
 801fdbc:	1d28      	adds	r0, r5, #4
 801fdbe:	70ec      	strb	r4, [r5, #3]
 801fdc0:	e7f1      	b.n	801fda6 <__exponent+0x62>
	...

0801fdc4 <_printf_float>:
 801fdc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 801fdc6:	b097      	sub	sp, #92	@ 0x5c
 801fdc8:	000d      	movs	r5, r1
 801fdca:	920a      	str	r2, [sp, #40]	@ 0x28
 801fdcc:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 801fdce:	930b      	str	r3, [sp, #44]	@ 0x2c
 801fdd0:	9009      	str	r0, [sp, #36]	@ 0x24
 801fdd2:	f000 ffe9 	bl	8020da8 <_localeconv_r>
 801fdd6:	6803      	ldr	r3, [r0, #0]
 801fdd8:	0018      	movs	r0, r3
 801fdda:	930d      	str	r3, [sp, #52]	@ 0x34
 801fddc:	f7e0 f99e 	bl	800011c <strlen>
 801fde0:	2300      	movs	r3, #0
 801fde2:	900f      	str	r0, [sp, #60]	@ 0x3c
 801fde4:	9314      	str	r3, [sp, #80]	@ 0x50
 801fde6:	7e2b      	ldrb	r3, [r5, #24]
 801fde8:	2207      	movs	r2, #7
 801fdea:	930c      	str	r3, [sp, #48]	@ 0x30
 801fdec:	682b      	ldr	r3, [r5, #0]
 801fdee:	930e      	str	r3, [sp, #56]	@ 0x38
 801fdf0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801fdf2:	6823      	ldr	r3, [r4, #0]
 801fdf4:	05c9      	lsls	r1, r1, #23
 801fdf6:	d545      	bpl.n	801fe84 <_printf_float+0xc0>
 801fdf8:	189b      	adds	r3, r3, r2
 801fdfa:	4393      	bics	r3, r2
 801fdfc:	001a      	movs	r2, r3
 801fdfe:	3208      	adds	r2, #8
 801fe00:	6022      	str	r2, [r4, #0]
 801fe02:	2201      	movs	r2, #1
 801fe04:	681e      	ldr	r6, [r3, #0]
 801fe06:	685f      	ldr	r7, [r3, #4]
 801fe08:	007b      	lsls	r3, r7, #1
 801fe0a:	085b      	lsrs	r3, r3, #1
 801fe0c:	9311      	str	r3, [sp, #68]	@ 0x44
 801fe0e:	9610      	str	r6, [sp, #64]	@ 0x40
 801fe10:	64ae      	str	r6, [r5, #72]	@ 0x48
 801fe12:	64ef      	str	r7, [r5, #76]	@ 0x4c
 801fe14:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801fe16:	9911      	ldr	r1, [sp, #68]	@ 0x44
 801fe18:	4ba7      	ldr	r3, [pc, #668]	@ (80200b8 <_printf_float+0x2f4>)
 801fe1a:	4252      	negs	r2, r2
 801fe1c:	f7e3 fcf6 	bl	800380c <__aeabi_dcmpun>
 801fe20:	2800      	cmp	r0, #0
 801fe22:	d131      	bne.n	801fe88 <_printf_float+0xc4>
 801fe24:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801fe26:	9911      	ldr	r1, [sp, #68]	@ 0x44
 801fe28:	2201      	movs	r2, #1
 801fe2a:	4ba3      	ldr	r3, [pc, #652]	@ (80200b8 <_printf_float+0x2f4>)
 801fe2c:	4252      	negs	r2, r2
 801fe2e:	f7e0 fb27 	bl	8000480 <__aeabi_dcmple>
 801fe32:	2800      	cmp	r0, #0
 801fe34:	d128      	bne.n	801fe88 <_printf_float+0xc4>
 801fe36:	2200      	movs	r2, #0
 801fe38:	2300      	movs	r3, #0
 801fe3a:	0030      	movs	r0, r6
 801fe3c:	0039      	movs	r1, r7
 801fe3e:	f7e0 fb15 	bl	800046c <__aeabi_dcmplt>
 801fe42:	2800      	cmp	r0, #0
 801fe44:	d003      	beq.n	801fe4e <_printf_float+0x8a>
 801fe46:	002b      	movs	r3, r5
 801fe48:	222d      	movs	r2, #45	@ 0x2d
 801fe4a:	3343      	adds	r3, #67	@ 0x43
 801fe4c:	701a      	strb	r2, [r3, #0]
 801fe4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801fe50:	4f9a      	ldr	r7, [pc, #616]	@ (80200bc <_printf_float+0x2f8>)
 801fe52:	2b47      	cmp	r3, #71	@ 0x47
 801fe54:	d800      	bhi.n	801fe58 <_printf_float+0x94>
 801fe56:	4f9a      	ldr	r7, [pc, #616]	@ (80200c0 <_printf_float+0x2fc>)
 801fe58:	2303      	movs	r3, #3
 801fe5a:	2400      	movs	r4, #0
 801fe5c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801fe5e:	612b      	str	r3, [r5, #16]
 801fe60:	3301      	adds	r3, #1
 801fe62:	439a      	bics	r2, r3
 801fe64:	602a      	str	r2, [r5, #0]
 801fe66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801fe68:	0029      	movs	r1, r5
 801fe6a:	9300      	str	r3, [sp, #0]
 801fe6c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801fe6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801fe70:	aa15      	add	r2, sp, #84	@ 0x54
 801fe72:	f000 f9e5 	bl	8020240 <_printf_common>
 801fe76:	3001      	adds	r0, #1
 801fe78:	d000      	beq.n	801fe7c <_printf_float+0xb8>
 801fe7a:	e09e      	b.n	801ffba <_printf_float+0x1f6>
 801fe7c:	2001      	movs	r0, #1
 801fe7e:	4240      	negs	r0, r0
 801fe80:	b017      	add	sp, #92	@ 0x5c
 801fe82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801fe84:	3307      	adds	r3, #7
 801fe86:	e7b8      	b.n	801fdfa <_printf_float+0x36>
 801fe88:	0032      	movs	r2, r6
 801fe8a:	003b      	movs	r3, r7
 801fe8c:	0030      	movs	r0, r6
 801fe8e:	0039      	movs	r1, r7
 801fe90:	f7e3 fcbc 	bl	800380c <__aeabi_dcmpun>
 801fe94:	2800      	cmp	r0, #0
 801fe96:	d00b      	beq.n	801feb0 <_printf_float+0xec>
 801fe98:	2f00      	cmp	r7, #0
 801fe9a:	da03      	bge.n	801fea4 <_printf_float+0xe0>
 801fe9c:	002b      	movs	r3, r5
 801fe9e:	222d      	movs	r2, #45	@ 0x2d
 801fea0:	3343      	adds	r3, #67	@ 0x43
 801fea2:	701a      	strb	r2, [r3, #0]
 801fea4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801fea6:	4f87      	ldr	r7, [pc, #540]	@ (80200c4 <_printf_float+0x300>)
 801fea8:	2b47      	cmp	r3, #71	@ 0x47
 801feaa:	d8d5      	bhi.n	801fe58 <_printf_float+0x94>
 801feac:	4f86      	ldr	r7, [pc, #536]	@ (80200c8 <_printf_float+0x304>)
 801feae:	e7d3      	b.n	801fe58 <_printf_float+0x94>
 801feb0:	2220      	movs	r2, #32
 801feb2:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 801feb4:	686b      	ldr	r3, [r5, #4]
 801feb6:	4394      	bics	r4, r2
 801feb8:	1c5a      	adds	r2, r3, #1
 801feba:	d146      	bne.n	801ff4a <_printf_float+0x186>
 801febc:	3307      	adds	r3, #7
 801febe:	606b      	str	r3, [r5, #4]
 801fec0:	2380      	movs	r3, #128	@ 0x80
 801fec2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801fec4:	00db      	lsls	r3, r3, #3
 801fec6:	4313      	orrs	r3, r2
 801fec8:	2200      	movs	r2, #0
 801feca:	602b      	str	r3, [r5, #0]
 801fecc:	9206      	str	r2, [sp, #24]
 801fece:	aa14      	add	r2, sp, #80	@ 0x50
 801fed0:	9205      	str	r2, [sp, #20]
 801fed2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801fed4:	a90a      	add	r1, sp, #40	@ 0x28
 801fed6:	9204      	str	r2, [sp, #16]
 801fed8:	aa13      	add	r2, sp, #76	@ 0x4c
 801feda:	9203      	str	r2, [sp, #12]
 801fedc:	2223      	movs	r2, #35	@ 0x23
 801fede:	1852      	adds	r2, r2, r1
 801fee0:	9202      	str	r2, [sp, #8]
 801fee2:	9301      	str	r3, [sp, #4]
 801fee4:	686b      	ldr	r3, [r5, #4]
 801fee6:	0032      	movs	r2, r6
 801fee8:	9300      	str	r3, [sp, #0]
 801feea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801feec:	003b      	movs	r3, r7
 801feee:	f7ff fec3 	bl	801fc78 <__cvt>
 801fef2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801fef4:	0007      	movs	r7, r0
 801fef6:	2c47      	cmp	r4, #71	@ 0x47
 801fef8:	d12d      	bne.n	801ff56 <_printf_float+0x192>
 801fefa:	1cd3      	adds	r3, r2, #3
 801fefc:	db02      	blt.n	801ff04 <_printf_float+0x140>
 801fefe:	686b      	ldr	r3, [r5, #4]
 801ff00:	429a      	cmp	r2, r3
 801ff02:	dd47      	ble.n	801ff94 <_printf_float+0x1d0>
 801ff04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801ff06:	3b02      	subs	r3, #2
 801ff08:	b2db      	uxtb	r3, r3
 801ff0a:	930c      	str	r3, [sp, #48]	@ 0x30
 801ff0c:	0028      	movs	r0, r5
 801ff0e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801ff10:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801ff12:	3901      	subs	r1, #1
 801ff14:	3050      	adds	r0, #80	@ 0x50
 801ff16:	9113      	str	r1, [sp, #76]	@ 0x4c
 801ff18:	f7ff ff14 	bl	801fd44 <__exponent>
 801ff1c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801ff1e:	0004      	movs	r4, r0
 801ff20:	1813      	adds	r3, r2, r0
 801ff22:	612b      	str	r3, [r5, #16]
 801ff24:	2a01      	cmp	r2, #1
 801ff26:	dc02      	bgt.n	801ff2e <_printf_float+0x16a>
 801ff28:	682a      	ldr	r2, [r5, #0]
 801ff2a:	07d2      	lsls	r2, r2, #31
 801ff2c:	d501      	bpl.n	801ff32 <_printf_float+0x16e>
 801ff2e:	3301      	adds	r3, #1
 801ff30:	612b      	str	r3, [r5, #16]
 801ff32:	2323      	movs	r3, #35	@ 0x23
 801ff34:	aa0a      	add	r2, sp, #40	@ 0x28
 801ff36:	189b      	adds	r3, r3, r2
 801ff38:	781b      	ldrb	r3, [r3, #0]
 801ff3a:	2b00      	cmp	r3, #0
 801ff3c:	d100      	bne.n	801ff40 <_printf_float+0x17c>
 801ff3e:	e792      	b.n	801fe66 <_printf_float+0xa2>
 801ff40:	002b      	movs	r3, r5
 801ff42:	222d      	movs	r2, #45	@ 0x2d
 801ff44:	3343      	adds	r3, #67	@ 0x43
 801ff46:	701a      	strb	r2, [r3, #0]
 801ff48:	e78d      	b.n	801fe66 <_printf_float+0xa2>
 801ff4a:	2c47      	cmp	r4, #71	@ 0x47
 801ff4c:	d1b8      	bne.n	801fec0 <_printf_float+0xfc>
 801ff4e:	2b00      	cmp	r3, #0
 801ff50:	d1b6      	bne.n	801fec0 <_printf_float+0xfc>
 801ff52:	3301      	adds	r3, #1
 801ff54:	e7b3      	b.n	801febe <_printf_float+0xfa>
 801ff56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801ff58:	2b65      	cmp	r3, #101	@ 0x65
 801ff5a:	d9d7      	bls.n	801ff0c <_printf_float+0x148>
 801ff5c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801ff5e:	2b66      	cmp	r3, #102	@ 0x66
 801ff60:	d11a      	bne.n	801ff98 <_printf_float+0x1d4>
 801ff62:	686b      	ldr	r3, [r5, #4]
 801ff64:	2a00      	cmp	r2, #0
 801ff66:	dd09      	ble.n	801ff7c <_printf_float+0x1b8>
 801ff68:	612a      	str	r2, [r5, #16]
 801ff6a:	2b00      	cmp	r3, #0
 801ff6c:	d102      	bne.n	801ff74 <_printf_float+0x1b0>
 801ff6e:	6829      	ldr	r1, [r5, #0]
 801ff70:	07c9      	lsls	r1, r1, #31
 801ff72:	d50b      	bpl.n	801ff8c <_printf_float+0x1c8>
 801ff74:	3301      	adds	r3, #1
 801ff76:	189b      	adds	r3, r3, r2
 801ff78:	612b      	str	r3, [r5, #16]
 801ff7a:	e007      	b.n	801ff8c <_printf_float+0x1c8>
 801ff7c:	2b00      	cmp	r3, #0
 801ff7e:	d103      	bne.n	801ff88 <_printf_float+0x1c4>
 801ff80:	2201      	movs	r2, #1
 801ff82:	6829      	ldr	r1, [r5, #0]
 801ff84:	4211      	tst	r1, r2
 801ff86:	d000      	beq.n	801ff8a <_printf_float+0x1c6>
 801ff88:	1c9a      	adds	r2, r3, #2
 801ff8a:	612a      	str	r2, [r5, #16]
 801ff8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801ff8e:	2400      	movs	r4, #0
 801ff90:	65ab      	str	r3, [r5, #88]	@ 0x58
 801ff92:	e7ce      	b.n	801ff32 <_printf_float+0x16e>
 801ff94:	2367      	movs	r3, #103	@ 0x67
 801ff96:	930c      	str	r3, [sp, #48]	@ 0x30
 801ff98:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801ff9a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801ff9c:	4299      	cmp	r1, r3
 801ff9e:	db06      	blt.n	801ffae <_printf_float+0x1ea>
 801ffa0:	682b      	ldr	r3, [r5, #0]
 801ffa2:	6129      	str	r1, [r5, #16]
 801ffa4:	07db      	lsls	r3, r3, #31
 801ffa6:	d5f1      	bpl.n	801ff8c <_printf_float+0x1c8>
 801ffa8:	3101      	adds	r1, #1
 801ffaa:	6129      	str	r1, [r5, #16]
 801ffac:	e7ee      	b.n	801ff8c <_printf_float+0x1c8>
 801ffae:	2201      	movs	r2, #1
 801ffb0:	2900      	cmp	r1, #0
 801ffb2:	dce0      	bgt.n	801ff76 <_printf_float+0x1b2>
 801ffb4:	1892      	adds	r2, r2, r2
 801ffb6:	1a52      	subs	r2, r2, r1
 801ffb8:	e7dd      	b.n	801ff76 <_printf_float+0x1b2>
 801ffba:	682a      	ldr	r2, [r5, #0]
 801ffbc:	0553      	lsls	r3, r2, #21
 801ffbe:	d408      	bmi.n	801ffd2 <_printf_float+0x20e>
 801ffc0:	692b      	ldr	r3, [r5, #16]
 801ffc2:	003a      	movs	r2, r7
 801ffc4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801ffc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ffc8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801ffca:	47a0      	blx	r4
 801ffcc:	3001      	adds	r0, #1
 801ffce:	d129      	bne.n	8020024 <_printf_float+0x260>
 801ffd0:	e754      	b.n	801fe7c <_printf_float+0xb8>
 801ffd2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801ffd4:	2b65      	cmp	r3, #101	@ 0x65
 801ffd6:	d800      	bhi.n	801ffda <_printf_float+0x216>
 801ffd8:	e0db      	b.n	8020192 <_printf_float+0x3ce>
 801ffda:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 801ffdc:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 801ffde:	2200      	movs	r2, #0
 801ffe0:	2300      	movs	r3, #0
 801ffe2:	f7e0 fa3d 	bl	8000460 <__aeabi_dcmpeq>
 801ffe6:	2800      	cmp	r0, #0
 801ffe8:	d033      	beq.n	8020052 <_printf_float+0x28e>
 801ffea:	2301      	movs	r3, #1
 801ffec:	4a37      	ldr	r2, [pc, #220]	@ (80200cc <_printf_float+0x308>)
 801ffee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801fff0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801fff2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801fff4:	47a0      	blx	r4
 801fff6:	3001      	adds	r0, #1
 801fff8:	d100      	bne.n	801fffc <_printf_float+0x238>
 801fffa:	e73f      	b.n	801fe7c <_printf_float+0xb8>
 801fffc:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 801fffe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020000:	42b3      	cmp	r3, r6
 8020002:	db02      	blt.n	802000a <_printf_float+0x246>
 8020004:	682b      	ldr	r3, [r5, #0]
 8020006:	07db      	lsls	r3, r3, #31
 8020008:	d50c      	bpl.n	8020024 <_printf_float+0x260>
 802000a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 802000c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802000e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8020010:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020012:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020014:	47a0      	blx	r4
 8020016:	2400      	movs	r4, #0
 8020018:	3001      	adds	r0, #1
 802001a:	d100      	bne.n	802001e <_printf_float+0x25a>
 802001c:	e72e      	b.n	801fe7c <_printf_float+0xb8>
 802001e:	1e73      	subs	r3, r6, #1
 8020020:	42a3      	cmp	r3, r4
 8020022:	dc0a      	bgt.n	802003a <_printf_float+0x276>
 8020024:	682b      	ldr	r3, [r5, #0]
 8020026:	079b      	lsls	r3, r3, #30
 8020028:	d500      	bpl.n	802002c <_printf_float+0x268>
 802002a:	e106      	b.n	802023a <_printf_float+0x476>
 802002c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 802002e:	68e8      	ldr	r0, [r5, #12]
 8020030:	4298      	cmp	r0, r3
 8020032:	db00      	blt.n	8020036 <_printf_float+0x272>
 8020034:	e724      	b.n	801fe80 <_printf_float+0xbc>
 8020036:	0018      	movs	r0, r3
 8020038:	e722      	b.n	801fe80 <_printf_float+0xbc>
 802003a:	002a      	movs	r2, r5
 802003c:	2301      	movs	r3, #1
 802003e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020040:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020042:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8020044:	321a      	adds	r2, #26
 8020046:	47b8      	blx	r7
 8020048:	3001      	adds	r0, #1
 802004a:	d100      	bne.n	802004e <_printf_float+0x28a>
 802004c:	e716      	b.n	801fe7c <_printf_float+0xb8>
 802004e:	3401      	adds	r4, #1
 8020050:	e7e5      	b.n	802001e <_printf_float+0x25a>
 8020052:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020054:	2b00      	cmp	r3, #0
 8020056:	dc3b      	bgt.n	80200d0 <_printf_float+0x30c>
 8020058:	2301      	movs	r3, #1
 802005a:	4a1c      	ldr	r2, [pc, #112]	@ (80200cc <_printf_float+0x308>)
 802005c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802005e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020060:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8020062:	47a0      	blx	r4
 8020064:	3001      	adds	r0, #1
 8020066:	d100      	bne.n	802006a <_printf_float+0x2a6>
 8020068:	e708      	b.n	801fe7c <_printf_float+0xb8>
 802006a:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 802006c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 802006e:	4333      	orrs	r3, r6
 8020070:	d102      	bne.n	8020078 <_printf_float+0x2b4>
 8020072:	682b      	ldr	r3, [r5, #0]
 8020074:	07db      	lsls	r3, r3, #31
 8020076:	d5d5      	bpl.n	8020024 <_printf_float+0x260>
 8020078:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802007a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 802007c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802007e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020080:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8020082:	47a0      	blx	r4
 8020084:	2300      	movs	r3, #0
 8020086:	3001      	adds	r0, #1
 8020088:	d100      	bne.n	802008c <_printf_float+0x2c8>
 802008a:	e6f7      	b.n	801fe7c <_printf_float+0xb8>
 802008c:	930c      	str	r3, [sp, #48]	@ 0x30
 802008e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020090:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8020092:	425b      	negs	r3, r3
 8020094:	4293      	cmp	r3, r2
 8020096:	dc01      	bgt.n	802009c <_printf_float+0x2d8>
 8020098:	0033      	movs	r3, r6
 802009a:	e792      	b.n	801ffc2 <_printf_float+0x1fe>
 802009c:	002a      	movs	r2, r5
 802009e:	2301      	movs	r3, #1
 80200a0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80200a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80200a4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80200a6:	321a      	adds	r2, #26
 80200a8:	47a0      	blx	r4
 80200aa:	3001      	adds	r0, #1
 80200ac:	d100      	bne.n	80200b0 <_printf_float+0x2ec>
 80200ae:	e6e5      	b.n	801fe7c <_printf_float+0xb8>
 80200b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80200b2:	3301      	adds	r3, #1
 80200b4:	e7ea      	b.n	802008c <_printf_float+0x2c8>
 80200b6:	46c0      	nop			@ (mov r8, r8)
 80200b8:	7fefffff 	.word	0x7fefffff
 80200bc:	08026e95 	.word	0x08026e95
 80200c0:	08026e91 	.word	0x08026e91
 80200c4:	08026e9d 	.word	0x08026e9d
 80200c8:	08026e99 	.word	0x08026e99
 80200cc:	08026fd7 	.word	0x08026fd7
 80200d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80200d2:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80200d4:	930c      	str	r3, [sp, #48]	@ 0x30
 80200d6:	429e      	cmp	r6, r3
 80200d8:	dd00      	ble.n	80200dc <_printf_float+0x318>
 80200da:	001e      	movs	r6, r3
 80200dc:	2e00      	cmp	r6, #0
 80200de:	dc31      	bgt.n	8020144 <_printf_float+0x380>
 80200e0:	43f3      	mvns	r3, r6
 80200e2:	2400      	movs	r4, #0
 80200e4:	17db      	asrs	r3, r3, #31
 80200e6:	4033      	ands	r3, r6
 80200e8:	930e      	str	r3, [sp, #56]	@ 0x38
 80200ea:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80200ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80200ee:	1af3      	subs	r3, r6, r3
 80200f0:	42a3      	cmp	r3, r4
 80200f2:	dc30      	bgt.n	8020156 <_printf_float+0x392>
 80200f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80200f6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80200f8:	429a      	cmp	r2, r3
 80200fa:	dc38      	bgt.n	802016e <_printf_float+0x3aa>
 80200fc:	682b      	ldr	r3, [r5, #0]
 80200fe:	07db      	lsls	r3, r3, #31
 8020100:	d435      	bmi.n	802016e <_printf_float+0x3aa>
 8020102:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8020104:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020106:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8020108:	1b9b      	subs	r3, r3, r6
 802010a:	1b14      	subs	r4, r2, r4
 802010c:	429c      	cmp	r4, r3
 802010e:	dd00      	ble.n	8020112 <_printf_float+0x34e>
 8020110:	001c      	movs	r4, r3
 8020112:	2c00      	cmp	r4, #0
 8020114:	dc34      	bgt.n	8020180 <_printf_float+0x3bc>
 8020116:	43e3      	mvns	r3, r4
 8020118:	2600      	movs	r6, #0
 802011a:	17db      	asrs	r3, r3, #31
 802011c:	401c      	ands	r4, r3
 802011e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020120:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8020122:	1ad3      	subs	r3, r2, r3
 8020124:	1b1b      	subs	r3, r3, r4
 8020126:	42b3      	cmp	r3, r6
 8020128:	dc00      	bgt.n	802012c <_printf_float+0x368>
 802012a:	e77b      	b.n	8020024 <_printf_float+0x260>
 802012c:	002a      	movs	r2, r5
 802012e:	2301      	movs	r3, #1
 8020130:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020132:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020134:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8020136:	321a      	adds	r2, #26
 8020138:	47b8      	blx	r7
 802013a:	3001      	adds	r0, #1
 802013c:	d100      	bne.n	8020140 <_printf_float+0x37c>
 802013e:	e69d      	b.n	801fe7c <_printf_float+0xb8>
 8020140:	3601      	adds	r6, #1
 8020142:	e7ec      	b.n	802011e <_printf_float+0x35a>
 8020144:	0033      	movs	r3, r6
 8020146:	003a      	movs	r2, r7
 8020148:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802014a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802014c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 802014e:	47a0      	blx	r4
 8020150:	3001      	adds	r0, #1
 8020152:	d1c5      	bne.n	80200e0 <_printf_float+0x31c>
 8020154:	e692      	b.n	801fe7c <_printf_float+0xb8>
 8020156:	002a      	movs	r2, r5
 8020158:	2301      	movs	r3, #1
 802015a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802015c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802015e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8020160:	321a      	adds	r2, #26
 8020162:	47b0      	blx	r6
 8020164:	3001      	adds	r0, #1
 8020166:	d100      	bne.n	802016a <_printf_float+0x3a6>
 8020168:	e688      	b.n	801fe7c <_printf_float+0xb8>
 802016a:	3401      	adds	r4, #1
 802016c:	e7bd      	b.n	80200ea <_printf_float+0x326>
 802016e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020170:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8020172:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020174:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020176:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8020178:	47a0      	blx	r4
 802017a:	3001      	adds	r0, #1
 802017c:	d1c1      	bne.n	8020102 <_printf_float+0x33e>
 802017e:	e67d      	b.n	801fe7c <_printf_float+0xb8>
 8020180:	19ba      	adds	r2, r7, r6
 8020182:	0023      	movs	r3, r4
 8020184:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020186:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020188:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 802018a:	47b0      	blx	r6
 802018c:	3001      	adds	r0, #1
 802018e:	d1c2      	bne.n	8020116 <_printf_float+0x352>
 8020190:	e674      	b.n	801fe7c <_printf_float+0xb8>
 8020192:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8020194:	930c      	str	r3, [sp, #48]	@ 0x30
 8020196:	2b01      	cmp	r3, #1
 8020198:	dc02      	bgt.n	80201a0 <_printf_float+0x3dc>
 802019a:	2301      	movs	r3, #1
 802019c:	421a      	tst	r2, r3
 802019e:	d039      	beq.n	8020214 <_printf_float+0x450>
 80201a0:	2301      	movs	r3, #1
 80201a2:	003a      	movs	r2, r7
 80201a4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80201a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80201a8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80201aa:	47b0      	blx	r6
 80201ac:	3001      	adds	r0, #1
 80201ae:	d100      	bne.n	80201b2 <_printf_float+0x3ee>
 80201b0:	e664      	b.n	801fe7c <_printf_float+0xb8>
 80201b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80201b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80201b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80201b8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80201ba:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80201bc:	47b0      	blx	r6
 80201be:	3001      	adds	r0, #1
 80201c0:	d100      	bne.n	80201c4 <_printf_float+0x400>
 80201c2:	e65b      	b.n	801fe7c <_printf_float+0xb8>
 80201c4:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80201c6:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80201c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80201ca:	2200      	movs	r2, #0
 80201cc:	3b01      	subs	r3, #1
 80201ce:	930c      	str	r3, [sp, #48]	@ 0x30
 80201d0:	2300      	movs	r3, #0
 80201d2:	f7e0 f945 	bl	8000460 <__aeabi_dcmpeq>
 80201d6:	2800      	cmp	r0, #0
 80201d8:	d11a      	bne.n	8020210 <_printf_float+0x44c>
 80201da:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80201dc:	1c7a      	adds	r2, r7, #1
 80201de:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80201e0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80201e2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80201e4:	47b0      	blx	r6
 80201e6:	3001      	adds	r0, #1
 80201e8:	d10e      	bne.n	8020208 <_printf_float+0x444>
 80201ea:	e647      	b.n	801fe7c <_printf_float+0xb8>
 80201ec:	002a      	movs	r2, r5
 80201ee:	2301      	movs	r3, #1
 80201f0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80201f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80201f4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80201f6:	321a      	adds	r2, #26
 80201f8:	47b8      	blx	r7
 80201fa:	3001      	adds	r0, #1
 80201fc:	d100      	bne.n	8020200 <_printf_float+0x43c>
 80201fe:	e63d      	b.n	801fe7c <_printf_float+0xb8>
 8020200:	3601      	adds	r6, #1
 8020202:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020204:	429e      	cmp	r6, r3
 8020206:	dbf1      	blt.n	80201ec <_printf_float+0x428>
 8020208:	002a      	movs	r2, r5
 802020a:	0023      	movs	r3, r4
 802020c:	3250      	adds	r2, #80	@ 0x50
 802020e:	e6d9      	b.n	801ffc4 <_printf_float+0x200>
 8020210:	2600      	movs	r6, #0
 8020212:	e7f6      	b.n	8020202 <_printf_float+0x43e>
 8020214:	003a      	movs	r2, r7
 8020216:	e7e2      	b.n	80201de <_printf_float+0x41a>
 8020218:	002a      	movs	r2, r5
 802021a:	2301      	movs	r3, #1
 802021c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802021e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020220:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8020222:	3219      	adds	r2, #25
 8020224:	47b0      	blx	r6
 8020226:	3001      	adds	r0, #1
 8020228:	d100      	bne.n	802022c <_printf_float+0x468>
 802022a:	e627      	b.n	801fe7c <_printf_float+0xb8>
 802022c:	3401      	adds	r4, #1
 802022e:	68eb      	ldr	r3, [r5, #12]
 8020230:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8020232:	1a9b      	subs	r3, r3, r2
 8020234:	42a3      	cmp	r3, r4
 8020236:	dcef      	bgt.n	8020218 <_printf_float+0x454>
 8020238:	e6f8      	b.n	802002c <_printf_float+0x268>
 802023a:	2400      	movs	r4, #0
 802023c:	e7f7      	b.n	802022e <_printf_float+0x46a>
 802023e:	46c0      	nop			@ (mov r8, r8)

08020240 <_printf_common>:
 8020240:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020242:	0016      	movs	r6, r2
 8020244:	9301      	str	r3, [sp, #4]
 8020246:	688a      	ldr	r2, [r1, #8]
 8020248:	690b      	ldr	r3, [r1, #16]
 802024a:	000c      	movs	r4, r1
 802024c:	9000      	str	r0, [sp, #0]
 802024e:	4293      	cmp	r3, r2
 8020250:	da00      	bge.n	8020254 <_printf_common+0x14>
 8020252:	0013      	movs	r3, r2
 8020254:	0022      	movs	r2, r4
 8020256:	6033      	str	r3, [r6, #0]
 8020258:	3243      	adds	r2, #67	@ 0x43
 802025a:	7812      	ldrb	r2, [r2, #0]
 802025c:	2a00      	cmp	r2, #0
 802025e:	d001      	beq.n	8020264 <_printf_common+0x24>
 8020260:	3301      	adds	r3, #1
 8020262:	6033      	str	r3, [r6, #0]
 8020264:	6823      	ldr	r3, [r4, #0]
 8020266:	069b      	lsls	r3, r3, #26
 8020268:	d502      	bpl.n	8020270 <_printf_common+0x30>
 802026a:	6833      	ldr	r3, [r6, #0]
 802026c:	3302      	adds	r3, #2
 802026e:	6033      	str	r3, [r6, #0]
 8020270:	6822      	ldr	r2, [r4, #0]
 8020272:	2306      	movs	r3, #6
 8020274:	0015      	movs	r5, r2
 8020276:	401d      	ands	r5, r3
 8020278:	421a      	tst	r2, r3
 802027a:	d027      	beq.n	80202cc <_printf_common+0x8c>
 802027c:	0023      	movs	r3, r4
 802027e:	3343      	adds	r3, #67	@ 0x43
 8020280:	781b      	ldrb	r3, [r3, #0]
 8020282:	1e5a      	subs	r2, r3, #1
 8020284:	4193      	sbcs	r3, r2
 8020286:	6822      	ldr	r2, [r4, #0]
 8020288:	0692      	lsls	r2, r2, #26
 802028a:	d430      	bmi.n	80202ee <_printf_common+0xae>
 802028c:	0022      	movs	r2, r4
 802028e:	9901      	ldr	r1, [sp, #4]
 8020290:	9800      	ldr	r0, [sp, #0]
 8020292:	9d08      	ldr	r5, [sp, #32]
 8020294:	3243      	adds	r2, #67	@ 0x43
 8020296:	47a8      	blx	r5
 8020298:	3001      	adds	r0, #1
 802029a:	d025      	beq.n	80202e8 <_printf_common+0xa8>
 802029c:	2206      	movs	r2, #6
 802029e:	6823      	ldr	r3, [r4, #0]
 80202a0:	2500      	movs	r5, #0
 80202a2:	4013      	ands	r3, r2
 80202a4:	2b04      	cmp	r3, #4
 80202a6:	d105      	bne.n	80202b4 <_printf_common+0x74>
 80202a8:	6833      	ldr	r3, [r6, #0]
 80202aa:	68e5      	ldr	r5, [r4, #12]
 80202ac:	1aed      	subs	r5, r5, r3
 80202ae:	43eb      	mvns	r3, r5
 80202b0:	17db      	asrs	r3, r3, #31
 80202b2:	401d      	ands	r5, r3
 80202b4:	68a3      	ldr	r3, [r4, #8]
 80202b6:	6922      	ldr	r2, [r4, #16]
 80202b8:	4293      	cmp	r3, r2
 80202ba:	dd01      	ble.n	80202c0 <_printf_common+0x80>
 80202bc:	1a9b      	subs	r3, r3, r2
 80202be:	18ed      	adds	r5, r5, r3
 80202c0:	2600      	movs	r6, #0
 80202c2:	42b5      	cmp	r5, r6
 80202c4:	d120      	bne.n	8020308 <_printf_common+0xc8>
 80202c6:	2000      	movs	r0, #0
 80202c8:	e010      	b.n	80202ec <_printf_common+0xac>
 80202ca:	3501      	adds	r5, #1
 80202cc:	68e3      	ldr	r3, [r4, #12]
 80202ce:	6832      	ldr	r2, [r6, #0]
 80202d0:	1a9b      	subs	r3, r3, r2
 80202d2:	42ab      	cmp	r3, r5
 80202d4:	ddd2      	ble.n	802027c <_printf_common+0x3c>
 80202d6:	0022      	movs	r2, r4
 80202d8:	2301      	movs	r3, #1
 80202da:	9901      	ldr	r1, [sp, #4]
 80202dc:	9800      	ldr	r0, [sp, #0]
 80202de:	9f08      	ldr	r7, [sp, #32]
 80202e0:	3219      	adds	r2, #25
 80202e2:	47b8      	blx	r7
 80202e4:	3001      	adds	r0, #1
 80202e6:	d1f0      	bne.n	80202ca <_printf_common+0x8a>
 80202e8:	2001      	movs	r0, #1
 80202ea:	4240      	negs	r0, r0
 80202ec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80202ee:	2030      	movs	r0, #48	@ 0x30
 80202f0:	18e1      	adds	r1, r4, r3
 80202f2:	3143      	adds	r1, #67	@ 0x43
 80202f4:	7008      	strb	r0, [r1, #0]
 80202f6:	0021      	movs	r1, r4
 80202f8:	1c5a      	adds	r2, r3, #1
 80202fa:	3145      	adds	r1, #69	@ 0x45
 80202fc:	7809      	ldrb	r1, [r1, #0]
 80202fe:	18a2      	adds	r2, r4, r2
 8020300:	3243      	adds	r2, #67	@ 0x43
 8020302:	3302      	adds	r3, #2
 8020304:	7011      	strb	r1, [r2, #0]
 8020306:	e7c1      	b.n	802028c <_printf_common+0x4c>
 8020308:	0022      	movs	r2, r4
 802030a:	2301      	movs	r3, #1
 802030c:	9901      	ldr	r1, [sp, #4]
 802030e:	9800      	ldr	r0, [sp, #0]
 8020310:	9f08      	ldr	r7, [sp, #32]
 8020312:	321a      	adds	r2, #26
 8020314:	47b8      	blx	r7
 8020316:	3001      	adds	r0, #1
 8020318:	d0e6      	beq.n	80202e8 <_printf_common+0xa8>
 802031a:	3601      	adds	r6, #1
 802031c:	e7d1      	b.n	80202c2 <_printf_common+0x82>
	...

08020320 <_printf_i>:
 8020320:	b5f0      	push	{r4, r5, r6, r7, lr}
 8020322:	b08b      	sub	sp, #44	@ 0x2c
 8020324:	9206      	str	r2, [sp, #24]
 8020326:	000a      	movs	r2, r1
 8020328:	3243      	adds	r2, #67	@ 0x43
 802032a:	9307      	str	r3, [sp, #28]
 802032c:	9005      	str	r0, [sp, #20]
 802032e:	9203      	str	r2, [sp, #12]
 8020330:	7e0a      	ldrb	r2, [r1, #24]
 8020332:	000c      	movs	r4, r1
 8020334:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8020336:	2a78      	cmp	r2, #120	@ 0x78
 8020338:	d809      	bhi.n	802034e <_printf_i+0x2e>
 802033a:	2a62      	cmp	r2, #98	@ 0x62
 802033c:	d80b      	bhi.n	8020356 <_printf_i+0x36>
 802033e:	2a00      	cmp	r2, #0
 8020340:	d100      	bne.n	8020344 <_printf_i+0x24>
 8020342:	e0ba      	b.n	80204ba <_printf_i+0x19a>
 8020344:	497a      	ldr	r1, [pc, #488]	@ (8020530 <_printf_i+0x210>)
 8020346:	9104      	str	r1, [sp, #16]
 8020348:	2a58      	cmp	r2, #88	@ 0x58
 802034a:	d100      	bne.n	802034e <_printf_i+0x2e>
 802034c:	e08e      	b.n	802046c <_printf_i+0x14c>
 802034e:	0025      	movs	r5, r4
 8020350:	3542      	adds	r5, #66	@ 0x42
 8020352:	702a      	strb	r2, [r5, #0]
 8020354:	e022      	b.n	802039c <_printf_i+0x7c>
 8020356:	0010      	movs	r0, r2
 8020358:	3863      	subs	r0, #99	@ 0x63
 802035a:	2815      	cmp	r0, #21
 802035c:	d8f7      	bhi.n	802034e <_printf_i+0x2e>
 802035e:	f7df feef 	bl	8000140 <__gnu_thumb1_case_shi>
 8020362:	0016      	.short	0x0016
 8020364:	fff6001f 	.word	0xfff6001f
 8020368:	fff6fff6 	.word	0xfff6fff6
 802036c:	001ffff6 	.word	0x001ffff6
 8020370:	fff6fff6 	.word	0xfff6fff6
 8020374:	fff6fff6 	.word	0xfff6fff6
 8020378:	0036009f 	.word	0x0036009f
 802037c:	fff6007e 	.word	0xfff6007e
 8020380:	00b0fff6 	.word	0x00b0fff6
 8020384:	0036fff6 	.word	0x0036fff6
 8020388:	fff6fff6 	.word	0xfff6fff6
 802038c:	0082      	.short	0x0082
 802038e:	0025      	movs	r5, r4
 8020390:	681a      	ldr	r2, [r3, #0]
 8020392:	3542      	adds	r5, #66	@ 0x42
 8020394:	1d11      	adds	r1, r2, #4
 8020396:	6019      	str	r1, [r3, #0]
 8020398:	6813      	ldr	r3, [r2, #0]
 802039a:	702b      	strb	r3, [r5, #0]
 802039c:	2301      	movs	r3, #1
 802039e:	e09e      	b.n	80204de <_printf_i+0x1be>
 80203a0:	6818      	ldr	r0, [r3, #0]
 80203a2:	6809      	ldr	r1, [r1, #0]
 80203a4:	1d02      	adds	r2, r0, #4
 80203a6:	060d      	lsls	r5, r1, #24
 80203a8:	d50b      	bpl.n	80203c2 <_printf_i+0xa2>
 80203aa:	6806      	ldr	r6, [r0, #0]
 80203ac:	601a      	str	r2, [r3, #0]
 80203ae:	2e00      	cmp	r6, #0
 80203b0:	da03      	bge.n	80203ba <_printf_i+0x9a>
 80203b2:	232d      	movs	r3, #45	@ 0x2d
 80203b4:	9a03      	ldr	r2, [sp, #12]
 80203b6:	4276      	negs	r6, r6
 80203b8:	7013      	strb	r3, [r2, #0]
 80203ba:	4b5d      	ldr	r3, [pc, #372]	@ (8020530 <_printf_i+0x210>)
 80203bc:	270a      	movs	r7, #10
 80203be:	9304      	str	r3, [sp, #16]
 80203c0:	e018      	b.n	80203f4 <_printf_i+0xd4>
 80203c2:	6806      	ldr	r6, [r0, #0]
 80203c4:	601a      	str	r2, [r3, #0]
 80203c6:	0649      	lsls	r1, r1, #25
 80203c8:	d5f1      	bpl.n	80203ae <_printf_i+0x8e>
 80203ca:	b236      	sxth	r6, r6
 80203cc:	e7ef      	b.n	80203ae <_printf_i+0x8e>
 80203ce:	6808      	ldr	r0, [r1, #0]
 80203d0:	6819      	ldr	r1, [r3, #0]
 80203d2:	c940      	ldmia	r1!, {r6}
 80203d4:	0605      	lsls	r5, r0, #24
 80203d6:	d402      	bmi.n	80203de <_printf_i+0xbe>
 80203d8:	0640      	lsls	r0, r0, #25
 80203da:	d500      	bpl.n	80203de <_printf_i+0xbe>
 80203dc:	b2b6      	uxth	r6, r6
 80203de:	6019      	str	r1, [r3, #0]
 80203e0:	4b53      	ldr	r3, [pc, #332]	@ (8020530 <_printf_i+0x210>)
 80203e2:	270a      	movs	r7, #10
 80203e4:	9304      	str	r3, [sp, #16]
 80203e6:	2a6f      	cmp	r2, #111	@ 0x6f
 80203e8:	d100      	bne.n	80203ec <_printf_i+0xcc>
 80203ea:	3f02      	subs	r7, #2
 80203ec:	0023      	movs	r3, r4
 80203ee:	2200      	movs	r2, #0
 80203f0:	3343      	adds	r3, #67	@ 0x43
 80203f2:	701a      	strb	r2, [r3, #0]
 80203f4:	6863      	ldr	r3, [r4, #4]
 80203f6:	60a3      	str	r3, [r4, #8]
 80203f8:	2b00      	cmp	r3, #0
 80203fa:	db06      	blt.n	802040a <_printf_i+0xea>
 80203fc:	2104      	movs	r1, #4
 80203fe:	6822      	ldr	r2, [r4, #0]
 8020400:	9d03      	ldr	r5, [sp, #12]
 8020402:	438a      	bics	r2, r1
 8020404:	6022      	str	r2, [r4, #0]
 8020406:	4333      	orrs	r3, r6
 8020408:	d00c      	beq.n	8020424 <_printf_i+0x104>
 802040a:	9d03      	ldr	r5, [sp, #12]
 802040c:	0030      	movs	r0, r6
 802040e:	0039      	movs	r1, r7
 8020410:	f7df ff26 	bl	8000260 <__aeabi_uidivmod>
 8020414:	9b04      	ldr	r3, [sp, #16]
 8020416:	3d01      	subs	r5, #1
 8020418:	5c5b      	ldrb	r3, [r3, r1]
 802041a:	702b      	strb	r3, [r5, #0]
 802041c:	0033      	movs	r3, r6
 802041e:	0006      	movs	r6, r0
 8020420:	429f      	cmp	r7, r3
 8020422:	d9f3      	bls.n	802040c <_printf_i+0xec>
 8020424:	2f08      	cmp	r7, #8
 8020426:	d109      	bne.n	802043c <_printf_i+0x11c>
 8020428:	6823      	ldr	r3, [r4, #0]
 802042a:	07db      	lsls	r3, r3, #31
 802042c:	d506      	bpl.n	802043c <_printf_i+0x11c>
 802042e:	6862      	ldr	r2, [r4, #4]
 8020430:	6923      	ldr	r3, [r4, #16]
 8020432:	429a      	cmp	r2, r3
 8020434:	dc02      	bgt.n	802043c <_printf_i+0x11c>
 8020436:	2330      	movs	r3, #48	@ 0x30
 8020438:	3d01      	subs	r5, #1
 802043a:	702b      	strb	r3, [r5, #0]
 802043c:	9b03      	ldr	r3, [sp, #12]
 802043e:	1b5b      	subs	r3, r3, r5
 8020440:	6123      	str	r3, [r4, #16]
 8020442:	9b07      	ldr	r3, [sp, #28]
 8020444:	0021      	movs	r1, r4
 8020446:	9300      	str	r3, [sp, #0]
 8020448:	9805      	ldr	r0, [sp, #20]
 802044a:	9b06      	ldr	r3, [sp, #24]
 802044c:	aa09      	add	r2, sp, #36	@ 0x24
 802044e:	f7ff fef7 	bl	8020240 <_printf_common>
 8020452:	3001      	adds	r0, #1
 8020454:	d148      	bne.n	80204e8 <_printf_i+0x1c8>
 8020456:	2001      	movs	r0, #1
 8020458:	4240      	negs	r0, r0
 802045a:	b00b      	add	sp, #44	@ 0x2c
 802045c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802045e:	2220      	movs	r2, #32
 8020460:	6809      	ldr	r1, [r1, #0]
 8020462:	430a      	orrs	r2, r1
 8020464:	6022      	str	r2, [r4, #0]
 8020466:	2278      	movs	r2, #120	@ 0x78
 8020468:	4932      	ldr	r1, [pc, #200]	@ (8020534 <_printf_i+0x214>)
 802046a:	9104      	str	r1, [sp, #16]
 802046c:	0021      	movs	r1, r4
 802046e:	3145      	adds	r1, #69	@ 0x45
 8020470:	700a      	strb	r2, [r1, #0]
 8020472:	6819      	ldr	r1, [r3, #0]
 8020474:	6822      	ldr	r2, [r4, #0]
 8020476:	c940      	ldmia	r1!, {r6}
 8020478:	0610      	lsls	r0, r2, #24
 802047a:	d402      	bmi.n	8020482 <_printf_i+0x162>
 802047c:	0650      	lsls	r0, r2, #25
 802047e:	d500      	bpl.n	8020482 <_printf_i+0x162>
 8020480:	b2b6      	uxth	r6, r6
 8020482:	6019      	str	r1, [r3, #0]
 8020484:	07d3      	lsls	r3, r2, #31
 8020486:	d502      	bpl.n	802048e <_printf_i+0x16e>
 8020488:	2320      	movs	r3, #32
 802048a:	4313      	orrs	r3, r2
 802048c:	6023      	str	r3, [r4, #0]
 802048e:	2e00      	cmp	r6, #0
 8020490:	d001      	beq.n	8020496 <_printf_i+0x176>
 8020492:	2710      	movs	r7, #16
 8020494:	e7aa      	b.n	80203ec <_printf_i+0xcc>
 8020496:	2220      	movs	r2, #32
 8020498:	6823      	ldr	r3, [r4, #0]
 802049a:	4393      	bics	r3, r2
 802049c:	6023      	str	r3, [r4, #0]
 802049e:	e7f8      	b.n	8020492 <_printf_i+0x172>
 80204a0:	681a      	ldr	r2, [r3, #0]
 80204a2:	680d      	ldr	r5, [r1, #0]
 80204a4:	1d10      	adds	r0, r2, #4
 80204a6:	6949      	ldr	r1, [r1, #20]
 80204a8:	6018      	str	r0, [r3, #0]
 80204aa:	6813      	ldr	r3, [r2, #0]
 80204ac:	062e      	lsls	r6, r5, #24
 80204ae:	d501      	bpl.n	80204b4 <_printf_i+0x194>
 80204b0:	6019      	str	r1, [r3, #0]
 80204b2:	e002      	b.n	80204ba <_printf_i+0x19a>
 80204b4:	066d      	lsls	r5, r5, #25
 80204b6:	d5fb      	bpl.n	80204b0 <_printf_i+0x190>
 80204b8:	8019      	strh	r1, [r3, #0]
 80204ba:	2300      	movs	r3, #0
 80204bc:	9d03      	ldr	r5, [sp, #12]
 80204be:	6123      	str	r3, [r4, #16]
 80204c0:	e7bf      	b.n	8020442 <_printf_i+0x122>
 80204c2:	681a      	ldr	r2, [r3, #0]
 80204c4:	1d11      	adds	r1, r2, #4
 80204c6:	6019      	str	r1, [r3, #0]
 80204c8:	6815      	ldr	r5, [r2, #0]
 80204ca:	2100      	movs	r1, #0
 80204cc:	0028      	movs	r0, r5
 80204ce:	6862      	ldr	r2, [r4, #4]
 80204d0:	f000 fce9 	bl	8020ea6 <memchr>
 80204d4:	2800      	cmp	r0, #0
 80204d6:	d001      	beq.n	80204dc <_printf_i+0x1bc>
 80204d8:	1b40      	subs	r0, r0, r5
 80204da:	6060      	str	r0, [r4, #4]
 80204dc:	6863      	ldr	r3, [r4, #4]
 80204de:	6123      	str	r3, [r4, #16]
 80204e0:	2300      	movs	r3, #0
 80204e2:	9a03      	ldr	r2, [sp, #12]
 80204e4:	7013      	strb	r3, [r2, #0]
 80204e6:	e7ac      	b.n	8020442 <_printf_i+0x122>
 80204e8:	002a      	movs	r2, r5
 80204ea:	6923      	ldr	r3, [r4, #16]
 80204ec:	9906      	ldr	r1, [sp, #24]
 80204ee:	9805      	ldr	r0, [sp, #20]
 80204f0:	9d07      	ldr	r5, [sp, #28]
 80204f2:	47a8      	blx	r5
 80204f4:	3001      	adds	r0, #1
 80204f6:	d0ae      	beq.n	8020456 <_printf_i+0x136>
 80204f8:	6823      	ldr	r3, [r4, #0]
 80204fa:	079b      	lsls	r3, r3, #30
 80204fc:	d415      	bmi.n	802052a <_printf_i+0x20a>
 80204fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020500:	68e0      	ldr	r0, [r4, #12]
 8020502:	4298      	cmp	r0, r3
 8020504:	daa9      	bge.n	802045a <_printf_i+0x13a>
 8020506:	0018      	movs	r0, r3
 8020508:	e7a7      	b.n	802045a <_printf_i+0x13a>
 802050a:	0022      	movs	r2, r4
 802050c:	2301      	movs	r3, #1
 802050e:	9906      	ldr	r1, [sp, #24]
 8020510:	9805      	ldr	r0, [sp, #20]
 8020512:	9e07      	ldr	r6, [sp, #28]
 8020514:	3219      	adds	r2, #25
 8020516:	47b0      	blx	r6
 8020518:	3001      	adds	r0, #1
 802051a:	d09c      	beq.n	8020456 <_printf_i+0x136>
 802051c:	3501      	adds	r5, #1
 802051e:	68e3      	ldr	r3, [r4, #12]
 8020520:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020522:	1a9b      	subs	r3, r3, r2
 8020524:	42ab      	cmp	r3, r5
 8020526:	dcf0      	bgt.n	802050a <_printf_i+0x1ea>
 8020528:	e7e9      	b.n	80204fe <_printf_i+0x1de>
 802052a:	2500      	movs	r5, #0
 802052c:	e7f7      	b.n	802051e <_printf_i+0x1fe>
 802052e:	46c0      	nop			@ (mov r8, r8)
 8020530:	08026ea1 	.word	0x08026ea1
 8020534:	08026eb2 	.word	0x08026eb2

08020538 <_scanf_float>:
 8020538:	b5f0      	push	{r4, r5, r6, r7, lr}
 802053a:	b08b      	sub	sp, #44	@ 0x2c
 802053c:	0016      	movs	r6, r2
 802053e:	9003      	str	r0, [sp, #12]
 8020540:	22ae      	movs	r2, #174	@ 0xae
 8020542:	2000      	movs	r0, #0
 8020544:	9307      	str	r3, [sp, #28]
 8020546:	688b      	ldr	r3, [r1, #8]
 8020548:	000c      	movs	r4, r1
 802054a:	1e59      	subs	r1, r3, #1
 802054c:	0052      	lsls	r2, r2, #1
 802054e:	9006      	str	r0, [sp, #24]
 8020550:	4291      	cmp	r1, r2
 8020552:	d905      	bls.n	8020560 <_scanf_float+0x28>
 8020554:	3b5e      	subs	r3, #94	@ 0x5e
 8020556:	3bff      	subs	r3, #255	@ 0xff
 8020558:	9306      	str	r3, [sp, #24]
 802055a:	235e      	movs	r3, #94	@ 0x5e
 802055c:	33ff      	adds	r3, #255	@ 0xff
 802055e:	60a3      	str	r3, [r4, #8]
 8020560:	23f0      	movs	r3, #240	@ 0xf0
 8020562:	6822      	ldr	r2, [r4, #0]
 8020564:	00db      	lsls	r3, r3, #3
 8020566:	4313      	orrs	r3, r2
 8020568:	6023      	str	r3, [r4, #0]
 802056a:	0023      	movs	r3, r4
 802056c:	2500      	movs	r5, #0
 802056e:	331c      	adds	r3, #28
 8020570:	001f      	movs	r7, r3
 8020572:	9304      	str	r3, [sp, #16]
 8020574:	9502      	str	r5, [sp, #8]
 8020576:	9509      	str	r5, [sp, #36]	@ 0x24
 8020578:	9508      	str	r5, [sp, #32]
 802057a:	9501      	str	r5, [sp, #4]
 802057c:	9505      	str	r5, [sp, #20]
 802057e:	68a2      	ldr	r2, [r4, #8]
 8020580:	2a00      	cmp	r2, #0
 8020582:	d00a      	beq.n	802059a <_scanf_float+0x62>
 8020584:	6833      	ldr	r3, [r6, #0]
 8020586:	781b      	ldrb	r3, [r3, #0]
 8020588:	2b4e      	cmp	r3, #78	@ 0x4e
 802058a:	d844      	bhi.n	8020616 <_scanf_float+0xde>
 802058c:	0018      	movs	r0, r3
 802058e:	2b40      	cmp	r3, #64	@ 0x40
 8020590:	d82c      	bhi.n	80205ec <_scanf_float+0xb4>
 8020592:	382b      	subs	r0, #43	@ 0x2b
 8020594:	b2c1      	uxtb	r1, r0
 8020596:	290e      	cmp	r1, #14
 8020598:	d92a      	bls.n	80205f0 <_scanf_float+0xb8>
 802059a:	9b01      	ldr	r3, [sp, #4]
 802059c:	2b00      	cmp	r3, #0
 802059e:	d003      	beq.n	80205a8 <_scanf_float+0x70>
 80205a0:	6823      	ldr	r3, [r4, #0]
 80205a2:	4aa6      	ldr	r2, [pc, #664]	@ (802083c <_scanf_float+0x304>)
 80205a4:	4013      	ands	r3, r2
 80205a6:	6023      	str	r3, [r4, #0]
 80205a8:	9b02      	ldr	r3, [sp, #8]
 80205aa:	3b01      	subs	r3, #1
 80205ac:	2b01      	cmp	r3, #1
 80205ae:	d900      	bls.n	80205b2 <_scanf_float+0x7a>
 80205b0:	e0fe      	b.n	80207b0 <_scanf_float+0x278>
 80205b2:	25be      	movs	r5, #190	@ 0xbe
 80205b4:	006d      	lsls	r5, r5, #1
 80205b6:	9b04      	ldr	r3, [sp, #16]
 80205b8:	429f      	cmp	r7, r3
 80205ba:	d900      	bls.n	80205be <_scanf_float+0x86>
 80205bc:	e0ee      	b.n	802079c <_scanf_float+0x264>
 80205be:	2001      	movs	r0, #1
 80205c0:	b00b      	add	sp, #44	@ 0x2c
 80205c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80205c4:	0018      	movs	r0, r3
 80205c6:	3861      	subs	r0, #97	@ 0x61
 80205c8:	280d      	cmp	r0, #13
 80205ca:	d8e6      	bhi.n	802059a <_scanf_float+0x62>
 80205cc:	f7df fdb8 	bl	8000140 <__gnu_thumb1_case_shi>
 80205d0:	ffe50089 	.word	0xffe50089
 80205d4:	ffe5ffe5 	.word	0xffe5ffe5
 80205d8:	00a700bb 	.word	0x00a700bb
 80205dc:	ffe5ffe5 	.word	0xffe5ffe5
 80205e0:	ffe5008f 	.word	0xffe5008f
 80205e4:	ffe5ffe5 	.word	0xffe5ffe5
 80205e8:	006bffe5 	.word	0x006bffe5
 80205ec:	3841      	subs	r0, #65	@ 0x41
 80205ee:	e7eb      	b.n	80205c8 <_scanf_float+0x90>
 80205f0:	280e      	cmp	r0, #14
 80205f2:	d8d2      	bhi.n	802059a <_scanf_float+0x62>
 80205f4:	f7df fda4 	bl	8000140 <__gnu_thumb1_case_shi>
 80205f8:	ffd1004f 	.word	0xffd1004f
 80205fc:	009d004f 	.word	0x009d004f
 8020600:	0021ffd1 	.word	0x0021ffd1
 8020604:	00410041 	.word	0x00410041
 8020608:	00410041 	.word	0x00410041
 802060c:	00410041 	.word	0x00410041
 8020610:	00410041 	.word	0x00410041
 8020614:	0041      	.short	0x0041
 8020616:	2b6e      	cmp	r3, #110	@ 0x6e
 8020618:	d80a      	bhi.n	8020630 <_scanf_float+0xf8>
 802061a:	2b60      	cmp	r3, #96	@ 0x60
 802061c:	d8d2      	bhi.n	80205c4 <_scanf_float+0x8c>
 802061e:	2b54      	cmp	r3, #84	@ 0x54
 8020620:	d100      	bne.n	8020624 <_scanf_float+0xec>
 8020622:	e081      	b.n	8020728 <_scanf_float+0x1f0>
 8020624:	2b59      	cmp	r3, #89	@ 0x59
 8020626:	d1b8      	bne.n	802059a <_scanf_float+0x62>
 8020628:	2d07      	cmp	r5, #7
 802062a:	d1b6      	bne.n	802059a <_scanf_float+0x62>
 802062c:	2508      	movs	r5, #8
 802062e:	e02f      	b.n	8020690 <_scanf_float+0x158>
 8020630:	2b74      	cmp	r3, #116	@ 0x74
 8020632:	d079      	beq.n	8020728 <_scanf_float+0x1f0>
 8020634:	2b79      	cmp	r3, #121	@ 0x79
 8020636:	d0f7      	beq.n	8020628 <_scanf_float+0xf0>
 8020638:	e7af      	b.n	802059a <_scanf_float+0x62>
 802063a:	6821      	ldr	r1, [r4, #0]
 802063c:	05c8      	lsls	r0, r1, #23
 802063e:	d51c      	bpl.n	802067a <_scanf_float+0x142>
 8020640:	2380      	movs	r3, #128	@ 0x80
 8020642:	4399      	bics	r1, r3
 8020644:	9b01      	ldr	r3, [sp, #4]
 8020646:	6021      	str	r1, [r4, #0]
 8020648:	3301      	adds	r3, #1
 802064a:	9301      	str	r3, [sp, #4]
 802064c:	9b06      	ldr	r3, [sp, #24]
 802064e:	2b00      	cmp	r3, #0
 8020650:	d003      	beq.n	802065a <_scanf_float+0x122>
 8020652:	3b01      	subs	r3, #1
 8020654:	3201      	adds	r2, #1
 8020656:	9306      	str	r3, [sp, #24]
 8020658:	60a2      	str	r2, [r4, #8]
 802065a:	68a3      	ldr	r3, [r4, #8]
 802065c:	3b01      	subs	r3, #1
 802065e:	60a3      	str	r3, [r4, #8]
 8020660:	6923      	ldr	r3, [r4, #16]
 8020662:	3301      	adds	r3, #1
 8020664:	6123      	str	r3, [r4, #16]
 8020666:	6873      	ldr	r3, [r6, #4]
 8020668:	3b01      	subs	r3, #1
 802066a:	6073      	str	r3, [r6, #4]
 802066c:	2b00      	cmp	r3, #0
 802066e:	dc00      	bgt.n	8020672 <_scanf_float+0x13a>
 8020670:	e08a      	b.n	8020788 <_scanf_float+0x250>
 8020672:	6833      	ldr	r3, [r6, #0]
 8020674:	3301      	adds	r3, #1
 8020676:	6033      	str	r3, [r6, #0]
 8020678:	e781      	b.n	802057e <_scanf_float+0x46>
 802067a:	9a02      	ldr	r2, [sp, #8]
 802067c:	1951      	adds	r1, r2, r5
 802067e:	2900      	cmp	r1, #0
 8020680:	d000      	beq.n	8020684 <_scanf_float+0x14c>
 8020682:	e78a      	b.n	802059a <_scanf_float+0x62>
 8020684:	000d      	movs	r5, r1
 8020686:	6822      	ldr	r2, [r4, #0]
 8020688:	486d      	ldr	r0, [pc, #436]	@ (8020840 <_scanf_float+0x308>)
 802068a:	9102      	str	r1, [sp, #8]
 802068c:	4002      	ands	r2, r0
 802068e:	6022      	str	r2, [r4, #0]
 8020690:	703b      	strb	r3, [r7, #0]
 8020692:	3701      	adds	r7, #1
 8020694:	e7e1      	b.n	802065a <_scanf_float+0x122>
 8020696:	2180      	movs	r1, #128	@ 0x80
 8020698:	6822      	ldr	r2, [r4, #0]
 802069a:	420a      	tst	r2, r1
 802069c:	d100      	bne.n	80206a0 <_scanf_float+0x168>
 802069e:	e77c      	b.n	802059a <_scanf_float+0x62>
 80206a0:	438a      	bics	r2, r1
 80206a2:	6022      	str	r2, [r4, #0]
 80206a4:	e7f4      	b.n	8020690 <_scanf_float+0x158>
 80206a6:	9a02      	ldr	r2, [sp, #8]
 80206a8:	2a00      	cmp	r2, #0
 80206aa:	d10f      	bne.n	80206cc <_scanf_float+0x194>
 80206ac:	9a01      	ldr	r2, [sp, #4]
 80206ae:	2a00      	cmp	r2, #0
 80206b0:	d10f      	bne.n	80206d2 <_scanf_float+0x19a>
 80206b2:	6822      	ldr	r2, [r4, #0]
 80206b4:	21e0      	movs	r1, #224	@ 0xe0
 80206b6:	0010      	movs	r0, r2
 80206b8:	00c9      	lsls	r1, r1, #3
 80206ba:	4008      	ands	r0, r1
 80206bc:	4288      	cmp	r0, r1
 80206be:	d108      	bne.n	80206d2 <_scanf_float+0x19a>
 80206c0:	4960      	ldr	r1, [pc, #384]	@ (8020844 <_scanf_float+0x30c>)
 80206c2:	400a      	ands	r2, r1
 80206c4:	6022      	str	r2, [r4, #0]
 80206c6:	2201      	movs	r2, #1
 80206c8:	9202      	str	r2, [sp, #8]
 80206ca:	e7e1      	b.n	8020690 <_scanf_float+0x158>
 80206cc:	9a02      	ldr	r2, [sp, #8]
 80206ce:	2a02      	cmp	r2, #2
 80206d0:	d058      	beq.n	8020784 <_scanf_float+0x24c>
 80206d2:	2d01      	cmp	r5, #1
 80206d4:	d002      	beq.n	80206dc <_scanf_float+0x1a4>
 80206d6:	2d04      	cmp	r5, #4
 80206d8:	d000      	beq.n	80206dc <_scanf_float+0x1a4>
 80206da:	e75e      	b.n	802059a <_scanf_float+0x62>
 80206dc:	3501      	adds	r5, #1
 80206de:	b2ed      	uxtb	r5, r5
 80206e0:	e7d6      	b.n	8020690 <_scanf_float+0x158>
 80206e2:	9a02      	ldr	r2, [sp, #8]
 80206e4:	2a01      	cmp	r2, #1
 80206e6:	d000      	beq.n	80206ea <_scanf_float+0x1b2>
 80206e8:	e757      	b.n	802059a <_scanf_float+0x62>
 80206ea:	2202      	movs	r2, #2
 80206ec:	e7ec      	b.n	80206c8 <_scanf_float+0x190>
 80206ee:	2d00      	cmp	r5, #0
 80206f0:	d110      	bne.n	8020714 <_scanf_float+0x1dc>
 80206f2:	9a01      	ldr	r2, [sp, #4]
 80206f4:	2a00      	cmp	r2, #0
 80206f6:	d000      	beq.n	80206fa <_scanf_float+0x1c2>
 80206f8:	e752      	b.n	80205a0 <_scanf_float+0x68>
 80206fa:	6822      	ldr	r2, [r4, #0]
 80206fc:	21e0      	movs	r1, #224	@ 0xe0
 80206fe:	0010      	movs	r0, r2
 8020700:	00c9      	lsls	r1, r1, #3
 8020702:	4008      	ands	r0, r1
 8020704:	4288      	cmp	r0, r1
 8020706:	d000      	beq.n	802070a <_scanf_float+0x1d2>
 8020708:	e11b      	b.n	8020942 <_scanf_float+0x40a>
 802070a:	494e      	ldr	r1, [pc, #312]	@ (8020844 <_scanf_float+0x30c>)
 802070c:	3501      	adds	r5, #1
 802070e:	400a      	ands	r2, r1
 8020710:	6022      	str	r2, [r4, #0]
 8020712:	e7bd      	b.n	8020690 <_scanf_float+0x158>
 8020714:	21fd      	movs	r1, #253	@ 0xfd
 8020716:	1eea      	subs	r2, r5, #3
 8020718:	420a      	tst	r2, r1
 802071a:	d0df      	beq.n	80206dc <_scanf_float+0x1a4>
 802071c:	e73d      	b.n	802059a <_scanf_float+0x62>
 802071e:	2d02      	cmp	r5, #2
 8020720:	d000      	beq.n	8020724 <_scanf_float+0x1ec>
 8020722:	e73a      	b.n	802059a <_scanf_float+0x62>
 8020724:	2503      	movs	r5, #3
 8020726:	e7b3      	b.n	8020690 <_scanf_float+0x158>
 8020728:	2d06      	cmp	r5, #6
 802072a:	d000      	beq.n	802072e <_scanf_float+0x1f6>
 802072c:	e735      	b.n	802059a <_scanf_float+0x62>
 802072e:	2507      	movs	r5, #7
 8020730:	e7ae      	b.n	8020690 <_scanf_float+0x158>
 8020732:	6822      	ldr	r2, [r4, #0]
 8020734:	0591      	lsls	r1, r2, #22
 8020736:	d400      	bmi.n	802073a <_scanf_float+0x202>
 8020738:	e72f      	b.n	802059a <_scanf_float+0x62>
 802073a:	4943      	ldr	r1, [pc, #268]	@ (8020848 <_scanf_float+0x310>)
 802073c:	400a      	ands	r2, r1
 802073e:	6022      	str	r2, [r4, #0]
 8020740:	9a01      	ldr	r2, [sp, #4]
 8020742:	9205      	str	r2, [sp, #20]
 8020744:	e7a4      	b.n	8020690 <_scanf_float+0x158>
 8020746:	21a0      	movs	r1, #160	@ 0xa0
 8020748:	2080      	movs	r0, #128	@ 0x80
 802074a:	6822      	ldr	r2, [r4, #0]
 802074c:	00c9      	lsls	r1, r1, #3
 802074e:	4011      	ands	r1, r2
 8020750:	00c0      	lsls	r0, r0, #3
 8020752:	4281      	cmp	r1, r0
 8020754:	d006      	beq.n	8020764 <_scanf_float+0x22c>
 8020756:	4202      	tst	r2, r0
 8020758:	d100      	bne.n	802075c <_scanf_float+0x224>
 802075a:	e71e      	b.n	802059a <_scanf_float+0x62>
 802075c:	9901      	ldr	r1, [sp, #4]
 802075e:	2900      	cmp	r1, #0
 8020760:	d100      	bne.n	8020764 <_scanf_float+0x22c>
 8020762:	e0ee      	b.n	8020942 <_scanf_float+0x40a>
 8020764:	0591      	lsls	r1, r2, #22
 8020766:	d404      	bmi.n	8020772 <_scanf_float+0x23a>
 8020768:	9901      	ldr	r1, [sp, #4]
 802076a:	9805      	ldr	r0, [sp, #20]
 802076c:	9709      	str	r7, [sp, #36]	@ 0x24
 802076e:	1a09      	subs	r1, r1, r0
 8020770:	9108      	str	r1, [sp, #32]
 8020772:	4934      	ldr	r1, [pc, #208]	@ (8020844 <_scanf_float+0x30c>)
 8020774:	400a      	ands	r2, r1
 8020776:	21c0      	movs	r1, #192	@ 0xc0
 8020778:	0049      	lsls	r1, r1, #1
 802077a:	430a      	orrs	r2, r1
 802077c:	6022      	str	r2, [r4, #0]
 802077e:	2200      	movs	r2, #0
 8020780:	9201      	str	r2, [sp, #4]
 8020782:	e785      	b.n	8020690 <_scanf_float+0x158>
 8020784:	2203      	movs	r2, #3
 8020786:	e79f      	b.n	80206c8 <_scanf_float+0x190>
 8020788:	23c0      	movs	r3, #192	@ 0xc0
 802078a:	005b      	lsls	r3, r3, #1
 802078c:	0031      	movs	r1, r6
 802078e:	58e3      	ldr	r3, [r4, r3]
 8020790:	9803      	ldr	r0, [sp, #12]
 8020792:	4798      	blx	r3
 8020794:	2800      	cmp	r0, #0
 8020796:	d100      	bne.n	802079a <_scanf_float+0x262>
 8020798:	e6f1      	b.n	802057e <_scanf_float+0x46>
 802079a:	e6fe      	b.n	802059a <_scanf_float+0x62>
 802079c:	3f01      	subs	r7, #1
 802079e:	5963      	ldr	r3, [r4, r5]
 80207a0:	0032      	movs	r2, r6
 80207a2:	7839      	ldrb	r1, [r7, #0]
 80207a4:	9803      	ldr	r0, [sp, #12]
 80207a6:	4798      	blx	r3
 80207a8:	6923      	ldr	r3, [r4, #16]
 80207aa:	3b01      	subs	r3, #1
 80207ac:	6123      	str	r3, [r4, #16]
 80207ae:	e702      	b.n	80205b6 <_scanf_float+0x7e>
 80207b0:	1e6b      	subs	r3, r5, #1
 80207b2:	2b06      	cmp	r3, #6
 80207b4:	d80e      	bhi.n	80207d4 <_scanf_float+0x29c>
 80207b6:	9702      	str	r7, [sp, #8]
 80207b8:	2d02      	cmp	r5, #2
 80207ba:	d920      	bls.n	80207fe <_scanf_float+0x2c6>
 80207bc:	1beb      	subs	r3, r5, r7
 80207be:	b2db      	uxtb	r3, r3
 80207c0:	9306      	str	r3, [sp, #24]
 80207c2:	9b02      	ldr	r3, [sp, #8]
 80207c4:	9a06      	ldr	r2, [sp, #24]
 80207c6:	189b      	adds	r3, r3, r2
 80207c8:	b2db      	uxtb	r3, r3
 80207ca:	2b03      	cmp	r3, #3
 80207cc:	d127      	bne.n	802081e <_scanf_float+0x2e6>
 80207ce:	3d03      	subs	r5, #3
 80207d0:	b2ed      	uxtb	r5, r5
 80207d2:	1b7f      	subs	r7, r7, r5
 80207d4:	6823      	ldr	r3, [r4, #0]
 80207d6:	05da      	lsls	r2, r3, #23
 80207d8:	d553      	bpl.n	8020882 <_scanf_float+0x34a>
 80207da:	055b      	lsls	r3, r3, #21
 80207dc:	d536      	bpl.n	802084c <_scanf_float+0x314>
 80207de:	25be      	movs	r5, #190	@ 0xbe
 80207e0:	006d      	lsls	r5, r5, #1
 80207e2:	9b04      	ldr	r3, [sp, #16]
 80207e4:	429f      	cmp	r7, r3
 80207e6:	d800      	bhi.n	80207ea <_scanf_float+0x2b2>
 80207e8:	e6e9      	b.n	80205be <_scanf_float+0x86>
 80207ea:	3f01      	subs	r7, #1
 80207ec:	5963      	ldr	r3, [r4, r5]
 80207ee:	0032      	movs	r2, r6
 80207f0:	7839      	ldrb	r1, [r7, #0]
 80207f2:	9803      	ldr	r0, [sp, #12]
 80207f4:	4798      	blx	r3
 80207f6:	6923      	ldr	r3, [r4, #16]
 80207f8:	3b01      	subs	r3, #1
 80207fa:	6123      	str	r3, [r4, #16]
 80207fc:	e7f1      	b.n	80207e2 <_scanf_float+0x2aa>
 80207fe:	25be      	movs	r5, #190	@ 0xbe
 8020800:	006d      	lsls	r5, r5, #1
 8020802:	9b04      	ldr	r3, [sp, #16]
 8020804:	429f      	cmp	r7, r3
 8020806:	d800      	bhi.n	802080a <_scanf_float+0x2d2>
 8020808:	e6d9      	b.n	80205be <_scanf_float+0x86>
 802080a:	3f01      	subs	r7, #1
 802080c:	5963      	ldr	r3, [r4, r5]
 802080e:	0032      	movs	r2, r6
 8020810:	7839      	ldrb	r1, [r7, #0]
 8020812:	9803      	ldr	r0, [sp, #12]
 8020814:	4798      	blx	r3
 8020816:	6923      	ldr	r3, [r4, #16]
 8020818:	3b01      	subs	r3, #1
 802081a:	6123      	str	r3, [r4, #16]
 802081c:	e7f1      	b.n	8020802 <_scanf_float+0x2ca>
 802081e:	9b02      	ldr	r3, [sp, #8]
 8020820:	0032      	movs	r2, r6
 8020822:	3b01      	subs	r3, #1
 8020824:	7819      	ldrb	r1, [r3, #0]
 8020826:	9302      	str	r3, [sp, #8]
 8020828:	23be      	movs	r3, #190	@ 0xbe
 802082a:	005b      	lsls	r3, r3, #1
 802082c:	58e3      	ldr	r3, [r4, r3]
 802082e:	9803      	ldr	r0, [sp, #12]
 8020830:	4798      	blx	r3
 8020832:	6923      	ldr	r3, [r4, #16]
 8020834:	3b01      	subs	r3, #1
 8020836:	6123      	str	r3, [r4, #16]
 8020838:	e7c3      	b.n	80207c2 <_scanf_float+0x28a>
 802083a:	46c0      	nop			@ (mov r8, r8)
 802083c:	fffffeff 	.word	0xfffffeff
 8020840:	fffffe7f 	.word	0xfffffe7f
 8020844:	fffff87f 	.word	0xfffff87f
 8020848:	fffffd7f 	.word	0xfffffd7f
 802084c:	6923      	ldr	r3, [r4, #16]
 802084e:	1e7d      	subs	r5, r7, #1
 8020850:	7829      	ldrb	r1, [r5, #0]
 8020852:	3b01      	subs	r3, #1
 8020854:	6123      	str	r3, [r4, #16]
 8020856:	2965      	cmp	r1, #101	@ 0x65
 8020858:	d00c      	beq.n	8020874 <_scanf_float+0x33c>
 802085a:	2945      	cmp	r1, #69	@ 0x45
 802085c:	d00a      	beq.n	8020874 <_scanf_float+0x33c>
 802085e:	23be      	movs	r3, #190	@ 0xbe
 8020860:	005b      	lsls	r3, r3, #1
 8020862:	58e3      	ldr	r3, [r4, r3]
 8020864:	0032      	movs	r2, r6
 8020866:	9803      	ldr	r0, [sp, #12]
 8020868:	4798      	blx	r3
 802086a:	6923      	ldr	r3, [r4, #16]
 802086c:	1ebd      	subs	r5, r7, #2
 802086e:	3b01      	subs	r3, #1
 8020870:	7829      	ldrb	r1, [r5, #0]
 8020872:	6123      	str	r3, [r4, #16]
 8020874:	23be      	movs	r3, #190	@ 0xbe
 8020876:	005b      	lsls	r3, r3, #1
 8020878:	0032      	movs	r2, r6
 802087a:	58e3      	ldr	r3, [r4, r3]
 802087c:	9803      	ldr	r0, [sp, #12]
 802087e:	4798      	blx	r3
 8020880:	002f      	movs	r7, r5
 8020882:	6821      	ldr	r1, [r4, #0]
 8020884:	2310      	movs	r3, #16
 8020886:	000a      	movs	r2, r1
 8020888:	401a      	ands	r2, r3
 802088a:	4219      	tst	r1, r3
 802088c:	d001      	beq.n	8020892 <_scanf_float+0x35a>
 802088e:	2000      	movs	r0, #0
 8020890:	e696      	b.n	80205c0 <_scanf_float+0x88>
 8020892:	21c0      	movs	r1, #192	@ 0xc0
 8020894:	703a      	strb	r2, [r7, #0]
 8020896:	6823      	ldr	r3, [r4, #0]
 8020898:	00c9      	lsls	r1, r1, #3
 802089a:	400b      	ands	r3, r1
 802089c:	2180      	movs	r1, #128	@ 0x80
 802089e:	00c9      	lsls	r1, r1, #3
 80208a0:	428b      	cmp	r3, r1
 80208a2:	d126      	bne.n	80208f2 <_scanf_float+0x3ba>
 80208a4:	9b05      	ldr	r3, [sp, #20]
 80208a6:	9a01      	ldr	r2, [sp, #4]
 80208a8:	4293      	cmp	r3, r2
 80208aa:	d00c      	beq.n	80208c6 <_scanf_float+0x38e>
 80208ac:	1a9a      	subs	r2, r3, r2
 80208ae:	0023      	movs	r3, r4
 80208b0:	3370      	adds	r3, #112	@ 0x70
 80208b2:	33ff      	adds	r3, #255	@ 0xff
 80208b4:	429f      	cmp	r7, r3
 80208b6:	d302      	bcc.n	80208be <_scanf_float+0x386>
 80208b8:	0027      	movs	r7, r4
 80208ba:	376f      	adds	r7, #111	@ 0x6f
 80208bc:	37ff      	adds	r7, #255	@ 0xff
 80208be:	0038      	movs	r0, r7
 80208c0:	4921      	ldr	r1, [pc, #132]	@ (8020948 <_scanf_float+0x410>)
 80208c2:	f000 f94f 	bl	8020b64 <siprintf>
 80208c6:	2200      	movs	r2, #0
 80208c8:	9904      	ldr	r1, [sp, #16]
 80208ca:	9803      	ldr	r0, [sp, #12]
 80208cc:	f002 fd58 	bl	8023380 <_strtod_r>
 80208d0:	9b07      	ldr	r3, [sp, #28]
 80208d2:	6822      	ldr	r2, [r4, #0]
 80208d4:	0006      	movs	r6, r0
 80208d6:	000f      	movs	r7, r1
 80208d8:	681b      	ldr	r3, [r3, #0]
 80208da:	0791      	lsls	r1, r2, #30
 80208dc:	d516      	bpl.n	802090c <_scanf_float+0x3d4>
 80208de:	9907      	ldr	r1, [sp, #28]
 80208e0:	1d1a      	adds	r2, r3, #4
 80208e2:	600a      	str	r2, [r1, #0]
 80208e4:	681b      	ldr	r3, [r3, #0]
 80208e6:	601e      	str	r6, [r3, #0]
 80208e8:	605f      	str	r7, [r3, #4]
 80208ea:	68e3      	ldr	r3, [r4, #12]
 80208ec:	3301      	adds	r3, #1
 80208ee:	60e3      	str	r3, [r4, #12]
 80208f0:	e7cd      	b.n	802088e <_scanf_float+0x356>
 80208f2:	9b08      	ldr	r3, [sp, #32]
 80208f4:	2b00      	cmp	r3, #0
 80208f6:	d0e6      	beq.n	80208c6 <_scanf_float+0x38e>
 80208f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80208fa:	9803      	ldr	r0, [sp, #12]
 80208fc:	1c59      	adds	r1, r3, #1
 80208fe:	230a      	movs	r3, #10
 8020900:	f002 fdd0 	bl	80234a4 <_strtol_r>
 8020904:	9b08      	ldr	r3, [sp, #32]
 8020906:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8020908:	1ac2      	subs	r2, r0, r3
 802090a:	e7d0      	b.n	80208ae <_scanf_float+0x376>
 802090c:	1d19      	adds	r1, r3, #4
 802090e:	0752      	lsls	r2, r2, #29
 8020910:	d502      	bpl.n	8020918 <_scanf_float+0x3e0>
 8020912:	9a07      	ldr	r2, [sp, #28]
 8020914:	6011      	str	r1, [r2, #0]
 8020916:	e7e5      	b.n	80208e4 <_scanf_float+0x3ac>
 8020918:	9a07      	ldr	r2, [sp, #28]
 802091a:	0030      	movs	r0, r6
 802091c:	6011      	str	r1, [r2, #0]
 802091e:	681d      	ldr	r5, [r3, #0]
 8020920:	0032      	movs	r2, r6
 8020922:	003b      	movs	r3, r7
 8020924:	0039      	movs	r1, r7
 8020926:	f7e2 ff71 	bl	800380c <__aeabi_dcmpun>
 802092a:	2800      	cmp	r0, #0
 802092c:	d004      	beq.n	8020938 <_scanf_float+0x400>
 802092e:	4807      	ldr	r0, [pc, #28]	@ (802094c <_scanf_float+0x414>)
 8020930:	f000 face 	bl	8020ed0 <nanf>
 8020934:	6028      	str	r0, [r5, #0]
 8020936:	e7d8      	b.n	80208ea <_scanf_float+0x3b2>
 8020938:	0030      	movs	r0, r6
 802093a:	0039      	movs	r1, r7
 802093c:	f7e3 f85e 	bl	80039fc <__aeabi_d2f>
 8020940:	e7f8      	b.n	8020934 <_scanf_float+0x3fc>
 8020942:	2300      	movs	r3, #0
 8020944:	9301      	str	r3, [sp, #4]
 8020946:	e62f      	b.n	80205a8 <_scanf_float+0x70>
 8020948:	08026ec3 	.word	0x08026ec3
 802094c:	0802701f 	.word	0x0802701f

08020950 <std>:
 8020950:	2300      	movs	r3, #0
 8020952:	b510      	push	{r4, lr}
 8020954:	0004      	movs	r4, r0
 8020956:	6003      	str	r3, [r0, #0]
 8020958:	6043      	str	r3, [r0, #4]
 802095a:	6083      	str	r3, [r0, #8]
 802095c:	8181      	strh	r1, [r0, #12]
 802095e:	6643      	str	r3, [r0, #100]	@ 0x64
 8020960:	81c2      	strh	r2, [r0, #14]
 8020962:	6103      	str	r3, [r0, #16]
 8020964:	6143      	str	r3, [r0, #20]
 8020966:	6183      	str	r3, [r0, #24]
 8020968:	0019      	movs	r1, r3
 802096a:	2208      	movs	r2, #8
 802096c:	305c      	adds	r0, #92	@ 0x5c
 802096e:	f000 f9cd 	bl	8020d0c <memset>
 8020972:	4b0b      	ldr	r3, [pc, #44]	@ (80209a0 <std+0x50>)
 8020974:	6224      	str	r4, [r4, #32]
 8020976:	6263      	str	r3, [r4, #36]	@ 0x24
 8020978:	4b0a      	ldr	r3, [pc, #40]	@ (80209a4 <std+0x54>)
 802097a:	62a3      	str	r3, [r4, #40]	@ 0x28
 802097c:	4b0a      	ldr	r3, [pc, #40]	@ (80209a8 <std+0x58>)
 802097e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8020980:	4b0a      	ldr	r3, [pc, #40]	@ (80209ac <std+0x5c>)
 8020982:	6323      	str	r3, [r4, #48]	@ 0x30
 8020984:	4b0a      	ldr	r3, [pc, #40]	@ (80209b0 <std+0x60>)
 8020986:	429c      	cmp	r4, r3
 8020988:	d005      	beq.n	8020996 <std+0x46>
 802098a:	4b0a      	ldr	r3, [pc, #40]	@ (80209b4 <std+0x64>)
 802098c:	429c      	cmp	r4, r3
 802098e:	d002      	beq.n	8020996 <std+0x46>
 8020990:	4b09      	ldr	r3, [pc, #36]	@ (80209b8 <std+0x68>)
 8020992:	429c      	cmp	r4, r3
 8020994:	d103      	bne.n	802099e <std+0x4e>
 8020996:	0020      	movs	r0, r4
 8020998:	3058      	adds	r0, #88	@ 0x58
 802099a:	f000 fa81 	bl	8020ea0 <__retarget_lock_init_recursive>
 802099e:	bd10      	pop	{r4, pc}
 80209a0:	08020bfd 	.word	0x08020bfd
 80209a4:	08020c29 	.word	0x08020c29
 80209a8:	08020c61 	.word	0x08020c61
 80209ac:	08020c8d 	.word	0x08020c8d
 80209b0:	20006848 	.word	0x20006848
 80209b4:	200068b0 	.word	0x200068b0
 80209b8:	20006918 	.word	0x20006918

080209bc <stdio_exit_handler>:
 80209bc:	b510      	push	{r4, lr}
 80209be:	4a03      	ldr	r2, [pc, #12]	@ (80209cc <stdio_exit_handler+0x10>)
 80209c0:	4903      	ldr	r1, [pc, #12]	@ (80209d0 <stdio_exit_handler+0x14>)
 80209c2:	4804      	ldr	r0, [pc, #16]	@ (80209d4 <stdio_exit_handler+0x18>)
 80209c4:	f000 f86c 	bl	8020aa0 <_fwalk_sglue>
 80209c8:	bd10      	pop	{r4, pc}
 80209ca:	46c0      	nop			@ (mov r8, r8)
 80209cc:	20000084 	.word	0x20000084
 80209d0:	0802413d 	.word	0x0802413d
 80209d4:	20000094 	.word	0x20000094

080209d8 <cleanup_stdio>:
 80209d8:	6841      	ldr	r1, [r0, #4]
 80209da:	4b0b      	ldr	r3, [pc, #44]	@ (8020a08 <cleanup_stdio+0x30>)
 80209dc:	b510      	push	{r4, lr}
 80209de:	0004      	movs	r4, r0
 80209e0:	4299      	cmp	r1, r3
 80209e2:	d001      	beq.n	80209e8 <cleanup_stdio+0x10>
 80209e4:	f003 fbaa 	bl	802413c <_fflush_r>
 80209e8:	68a1      	ldr	r1, [r4, #8]
 80209ea:	4b08      	ldr	r3, [pc, #32]	@ (8020a0c <cleanup_stdio+0x34>)
 80209ec:	4299      	cmp	r1, r3
 80209ee:	d002      	beq.n	80209f6 <cleanup_stdio+0x1e>
 80209f0:	0020      	movs	r0, r4
 80209f2:	f003 fba3 	bl	802413c <_fflush_r>
 80209f6:	68e1      	ldr	r1, [r4, #12]
 80209f8:	4b05      	ldr	r3, [pc, #20]	@ (8020a10 <cleanup_stdio+0x38>)
 80209fa:	4299      	cmp	r1, r3
 80209fc:	d002      	beq.n	8020a04 <cleanup_stdio+0x2c>
 80209fe:	0020      	movs	r0, r4
 8020a00:	f003 fb9c 	bl	802413c <_fflush_r>
 8020a04:	bd10      	pop	{r4, pc}
 8020a06:	46c0      	nop			@ (mov r8, r8)
 8020a08:	20006848 	.word	0x20006848
 8020a0c:	200068b0 	.word	0x200068b0
 8020a10:	20006918 	.word	0x20006918

08020a14 <global_stdio_init.part.0>:
 8020a14:	b510      	push	{r4, lr}
 8020a16:	4b09      	ldr	r3, [pc, #36]	@ (8020a3c <global_stdio_init.part.0+0x28>)
 8020a18:	4a09      	ldr	r2, [pc, #36]	@ (8020a40 <global_stdio_init.part.0+0x2c>)
 8020a1a:	2104      	movs	r1, #4
 8020a1c:	601a      	str	r2, [r3, #0]
 8020a1e:	4809      	ldr	r0, [pc, #36]	@ (8020a44 <global_stdio_init.part.0+0x30>)
 8020a20:	2200      	movs	r2, #0
 8020a22:	f7ff ff95 	bl	8020950 <std>
 8020a26:	2201      	movs	r2, #1
 8020a28:	2109      	movs	r1, #9
 8020a2a:	4807      	ldr	r0, [pc, #28]	@ (8020a48 <global_stdio_init.part.0+0x34>)
 8020a2c:	f7ff ff90 	bl	8020950 <std>
 8020a30:	2202      	movs	r2, #2
 8020a32:	2112      	movs	r1, #18
 8020a34:	4805      	ldr	r0, [pc, #20]	@ (8020a4c <global_stdio_init.part.0+0x38>)
 8020a36:	f7ff ff8b 	bl	8020950 <std>
 8020a3a:	bd10      	pop	{r4, pc}
 8020a3c:	20006980 	.word	0x20006980
 8020a40:	080209bd 	.word	0x080209bd
 8020a44:	20006848 	.word	0x20006848
 8020a48:	200068b0 	.word	0x200068b0
 8020a4c:	20006918 	.word	0x20006918

08020a50 <__sfp_lock_acquire>:
 8020a50:	b510      	push	{r4, lr}
 8020a52:	4802      	ldr	r0, [pc, #8]	@ (8020a5c <__sfp_lock_acquire+0xc>)
 8020a54:	f000 fa25 	bl	8020ea2 <__retarget_lock_acquire_recursive>
 8020a58:	bd10      	pop	{r4, pc}
 8020a5a:	46c0      	nop			@ (mov r8, r8)
 8020a5c:	20006989 	.word	0x20006989

08020a60 <__sfp_lock_release>:
 8020a60:	b510      	push	{r4, lr}
 8020a62:	4802      	ldr	r0, [pc, #8]	@ (8020a6c <__sfp_lock_release+0xc>)
 8020a64:	f000 fa1e 	bl	8020ea4 <__retarget_lock_release_recursive>
 8020a68:	bd10      	pop	{r4, pc}
 8020a6a:	46c0      	nop			@ (mov r8, r8)
 8020a6c:	20006989 	.word	0x20006989

08020a70 <__sinit>:
 8020a70:	b510      	push	{r4, lr}
 8020a72:	0004      	movs	r4, r0
 8020a74:	f7ff ffec 	bl	8020a50 <__sfp_lock_acquire>
 8020a78:	6a23      	ldr	r3, [r4, #32]
 8020a7a:	2b00      	cmp	r3, #0
 8020a7c:	d002      	beq.n	8020a84 <__sinit+0x14>
 8020a7e:	f7ff ffef 	bl	8020a60 <__sfp_lock_release>
 8020a82:	bd10      	pop	{r4, pc}
 8020a84:	4b04      	ldr	r3, [pc, #16]	@ (8020a98 <__sinit+0x28>)
 8020a86:	6223      	str	r3, [r4, #32]
 8020a88:	4b04      	ldr	r3, [pc, #16]	@ (8020a9c <__sinit+0x2c>)
 8020a8a:	681b      	ldr	r3, [r3, #0]
 8020a8c:	2b00      	cmp	r3, #0
 8020a8e:	d1f6      	bne.n	8020a7e <__sinit+0xe>
 8020a90:	f7ff ffc0 	bl	8020a14 <global_stdio_init.part.0>
 8020a94:	e7f3      	b.n	8020a7e <__sinit+0xe>
 8020a96:	46c0      	nop			@ (mov r8, r8)
 8020a98:	080209d9 	.word	0x080209d9
 8020a9c:	20006980 	.word	0x20006980

08020aa0 <_fwalk_sglue>:
 8020aa0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020aa2:	0014      	movs	r4, r2
 8020aa4:	2600      	movs	r6, #0
 8020aa6:	9000      	str	r0, [sp, #0]
 8020aa8:	9101      	str	r1, [sp, #4]
 8020aaa:	68a5      	ldr	r5, [r4, #8]
 8020aac:	6867      	ldr	r7, [r4, #4]
 8020aae:	3f01      	subs	r7, #1
 8020ab0:	d504      	bpl.n	8020abc <_fwalk_sglue+0x1c>
 8020ab2:	6824      	ldr	r4, [r4, #0]
 8020ab4:	2c00      	cmp	r4, #0
 8020ab6:	d1f8      	bne.n	8020aaa <_fwalk_sglue+0xa>
 8020ab8:	0030      	movs	r0, r6
 8020aba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8020abc:	89ab      	ldrh	r3, [r5, #12]
 8020abe:	2b01      	cmp	r3, #1
 8020ac0:	d908      	bls.n	8020ad4 <_fwalk_sglue+0x34>
 8020ac2:	220e      	movs	r2, #14
 8020ac4:	5eab      	ldrsh	r3, [r5, r2]
 8020ac6:	3301      	adds	r3, #1
 8020ac8:	d004      	beq.n	8020ad4 <_fwalk_sglue+0x34>
 8020aca:	0029      	movs	r1, r5
 8020acc:	9800      	ldr	r0, [sp, #0]
 8020ace:	9b01      	ldr	r3, [sp, #4]
 8020ad0:	4798      	blx	r3
 8020ad2:	4306      	orrs	r6, r0
 8020ad4:	3568      	adds	r5, #104	@ 0x68
 8020ad6:	e7ea      	b.n	8020aae <_fwalk_sglue+0xe>

08020ad8 <iprintf>:
 8020ad8:	b40f      	push	{r0, r1, r2, r3}
 8020ada:	b507      	push	{r0, r1, r2, lr}
 8020adc:	4905      	ldr	r1, [pc, #20]	@ (8020af4 <iprintf+0x1c>)
 8020ade:	ab04      	add	r3, sp, #16
 8020ae0:	6808      	ldr	r0, [r1, #0]
 8020ae2:	cb04      	ldmia	r3!, {r2}
 8020ae4:	6881      	ldr	r1, [r0, #8]
 8020ae6:	9301      	str	r3, [sp, #4]
 8020ae8:	f003 f826 	bl	8023b38 <_vfiprintf_r>
 8020aec:	b003      	add	sp, #12
 8020aee:	bc08      	pop	{r3}
 8020af0:	b004      	add	sp, #16
 8020af2:	4718      	bx	r3
 8020af4:	20000090 	.word	0x20000090

08020af8 <sniprintf>:
 8020af8:	b40c      	push	{r2, r3}
 8020afa:	b530      	push	{r4, r5, lr}
 8020afc:	4b18      	ldr	r3, [pc, #96]	@ (8020b60 <sniprintf+0x68>)
 8020afe:	000c      	movs	r4, r1
 8020b00:	681d      	ldr	r5, [r3, #0]
 8020b02:	b09d      	sub	sp, #116	@ 0x74
 8020b04:	2900      	cmp	r1, #0
 8020b06:	da08      	bge.n	8020b1a <sniprintf+0x22>
 8020b08:	238b      	movs	r3, #139	@ 0x8b
 8020b0a:	2001      	movs	r0, #1
 8020b0c:	602b      	str	r3, [r5, #0]
 8020b0e:	4240      	negs	r0, r0
 8020b10:	b01d      	add	sp, #116	@ 0x74
 8020b12:	bc30      	pop	{r4, r5}
 8020b14:	bc08      	pop	{r3}
 8020b16:	b002      	add	sp, #8
 8020b18:	4718      	bx	r3
 8020b1a:	2382      	movs	r3, #130	@ 0x82
 8020b1c:	466a      	mov	r2, sp
 8020b1e:	009b      	lsls	r3, r3, #2
 8020b20:	8293      	strh	r3, [r2, #20]
 8020b22:	2300      	movs	r3, #0
 8020b24:	9002      	str	r0, [sp, #8]
 8020b26:	931b      	str	r3, [sp, #108]	@ 0x6c
 8020b28:	9006      	str	r0, [sp, #24]
 8020b2a:	4299      	cmp	r1, r3
 8020b2c:	d000      	beq.n	8020b30 <sniprintf+0x38>
 8020b2e:	1e4b      	subs	r3, r1, #1
 8020b30:	9304      	str	r3, [sp, #16]
 8020b32:	9307      	str	r3, [sp, #28]
 8020b34:	2301      	movs	r3, #1
 8020b36:	466a      	mov	r2, sp
 8020b38:	425b      	negs	r3, r3
 8020b3a:	82d3      	strh	r3, [r2, #22]
 8020b3c:	0028      	movs	r0, r5
 8020b3e:	ab21      	add	r3, sp, #132	@ 0x84
 8020b40:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8020b42:	a902      	add	r1, sp, #8
 8020b44:	9301      	str	r3, [sp, #4]
 8020b46:	f002 fd11 	bl	802356c <_svfiprintf_r>
 8020b4a:	1c43      	adds	r3, r0, #1
 8020b4c:	da01      	bge.n	8020b52 <sniprintf+0x5a>
 8020b4e:	238b      	movs	r3, #139	@ 0x8b
 8020b50:	602b      	str	r3, [r5, #0]
 8020b52:	2c00      	cmp	r4, #0
 8020b54:	d0dc      	beq.n	8020b10 <sniprintf+0x18>
 8020b56:	2200      	movs	r2, #0
 8020b58:	9b02      	ldr	r3, [sp, #8]
 8020b5a:	701a      	strb	r2, [r3, #0]
 8020b5c:	e7d8      	b.n	8020b10 <sniprintf+0x18>
 8020b5e:	46c0      	nop			@ (mov r8, r8)
 8020b60:	20000090 	.word	0x20000090

08020b64 <siprintf>:
 8020b64:	b40e      	push	{r1, r2, r3}
 8020b66:	b510      	push	{r4, lr}
 8020b68:	2400      	movs	r4, #0
 8020b6a:	490c      	ldr	r1, [pc, #48]	@ (8020b9c <siprintf+0x38>)
 8020b6c:	b09d      	sub	sp, #116	@ 0x74
 8020b6e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8020b70:	9002      	str	r0, [sp, #8]
 8020b72:	9006      	str	r0, [sp, #24]
 8020b74:	9107      	str	r1, [sp, #28]
 8020b76:	9104      	str	r1, [sp, #16]
 8020b78:	4809      	ldr	r0, [pc, #36]	@ (8020ba0 <siprintf+0x3c>)
 8020b7a:	490a      	ldr	r1, [pc, #40]	@ (8020ba4 <siprintf+0x40>)
 8020b7c:	cb04      	ldmia	r3!, {r2}
 8020b7e:	9105      	str	r1, [sp, #20]
 8020b80:	6800      	ldr	r0, [r0, #0]
 8020b82:	a902      	add	r1, sp, #8
 8020b84:	9301      	str	r3, [sp, #4]
 8020b86:	941b      	str	r4, [sp, #108]	@ 0x6c
 8020b88:	f002 fcf0 	bl	802356c <_svfiprintf_r>
 8020b8c:	9b02      	ldr	r3, [sp, #8]
 8020b8e:	701c      	strb	r4, [r3, #0]
 8020b90:	b01d      	add	sp, #116	@ 0x74
 8020b92:	bc10      	pop	{r4}
 8020b94:	bc08      	pop	{r3}
 8020b96:	b003      	add	sp, #12
 8020b98:	4718      	bx	r3
 8020b9a:	46c0      	nop			@ (mov r8, r8)
 8020b9c:	7fffffff 	.word	0x7fffffff
 8020ba0:	20000090 	.word	0x20000090
 8020ba4:	ffff0208 	.word	0xffff0208

08020ba8 <siscanf>:
 8020ba8:	b40e      	push	{r1, r2, r3}
 8020baa:	b570      	push	{r4, r5, r6, lr}
 8020bac:	2381      	movs	r3, #129	@ 0x81
 8020bae:	b09d      	sub	sp, #116	@ 0x74
 8020bb0:	466a      	mov	r2, sp
 8020bb2:	2500      	movs	r5, #0
 8020bb4:	ac21      	add	r4, sp, #132	@ 0x84
 8020bb6:	009b      	lsls	r3, r3, #2
 8020bb8:	cc40      	ldmia	r4!, {r6}
 8020bba:	8293      	strh	r3, [r2, #20]
 8020bbc:	951b      	str	r5, [sp, #108]	@ 0x6c
 8020bbe:	9002      	str	r0, [sp, #8]
 8020bc0:	9006      	str	r0, [sp, #24]
 8020bc2:	f7df faab 	bl	800011c <strlen>
 8020bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8020bf4 <siscanf+0x4c>)
 8020bc8:	466a      	mov	r2, sp
 8020bca:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020bcc:	2301      	movs	r3, #1
 8020bce:	9003      	str	r0, [sp, #12]
 8020bd0:	9007      	str	r0, [sp, #28]
 8020bd2:	4809      	ldr	r0, [pc, #36]	@ (8020bf8 <siscanf+0x50>)
 8020bd4:	425b      	negs	r3, r3
 8020bd6:	82d3      	strh	r3, [r2, #22]
 8020bd8:	a902      	add	r1, sp, #8
 8020bda:	0023      	movs	r3, r4
 8020bdc:	0032      	movs	r2, r6
 8020bde:	6800      	ldr	r0, [r0, #0]
 8020be0:	950f      	str	r5, [sp, #60]	@ 0x3c
 8020be2:	9514      	str	r5, [sp, #80]	@ 0x50
 8020be4:	9401      	str	r4, [sp, #4]
 8020be6:	f002 fe1b 	bl	8023820 <__ssvfiscanf_r>
 8020bea:	b01d      	add	sp, #116	@ 0x74
 8020bec:	bc70      	pop	{r4, r5, r6}
 8020bee:	bc08      	pop	{r3}
 8020bf0:	b003      	add	sp, #12
 8020bf2:	4718      	bx	r3
 8020bf4:	08020c25 	.word	0x08020c25
 8020bf8:	20000090 	.word	0x20000090

08020bfc <__sread>:
 8020bfc:	b570      	push	{r4, r5, r6, lr}
 8020bfe:	000c      	movs	r4, r1
 8020c00:	250e      	movs	r5, #14
 8020c02:	5f49      	ldrsh	r1, [r1, r5]
 8020c04:	f000 f8fa 	bl	8020dfc <_read_r>
 8020c08:	2800      	cmp	r0, #0
 8020c0a:	db03      	blt.n	8020c14 <__sread+0x18>
 8020c0c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8020c0e:	181b      	adds	r3, r3, r0
 8020c10:	6563      	str	r3, [r4, #84]	@ 0x54
 8020c12:	bd70      	pop	{r4, r5, r6, pc}
 8020c14:	89a3      	ldrh	r3, [r4, #12]
 8020c16:	4a02      	ldr	r2, [pc, #8]	@ (8020c20 <__sread+0x24>)
 8020c18:	4013      	ands	r3, r2
 8020c1a:	81a3      	strh	r3, [r4, #12]
 8020c1c:	e7f9      	b.n	8020c12 <__sread+0x16>
 8020c1e:	46c0      	nop			@ (mov r8, r8)
 8020c20:	ffffefff 	.word	0xffffefff

08020c24 <__seofread>:
 8020c24:	2000      	movs	r0, #0
 8020c26:	4770      	bx	lr

08020c28 <__swrite>:
 8020c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020c2a:	001f      	movs	r7, r3
 8020c2c:	898b      	ldrh	r3, [r1, #12]
 8020c2e:	0005      	movs	r5, r0
 8020c30:	000c      	movs	r4, r1
 8020c32:	0016      	movs	r6, r2
 8020c34:	05db      	lsls	r3, r3, #23
 8020c36:	d505      	bpl.n	8020c44 <__swrite+0x1c>
 8020c38:	230e      	movs	r3, #14
 8020c3a:	5ec9      	ldrsh	r1, [r1, r3]
 8020c3c:	2200      	movs	r2, #0
 8020c3e:	2302      	movs	r3, #2
 8020c40:	f000 f8c8 	bl	8020dd4 <_lseek_r>
 8020c44:	89a3      	ldrh	r3, [r4, #12]
 8020c46:	4a05      	ldr	r2, [pc, #20]	@ (8020c5c <__swrite+0x34>)
 8020c48:	0028      	movs	r0, r5
 8020c4a:	4013      	ands	r3, r2
 8020c4c:	81a3      	strh	r3, [r4, #12]
 8020c4e:	0032      	movs	r2, r6
 8020c50:	230e      	movs	r3, #14
 8020c52:	5ee1      	ldrsh	r1, [r4, r3]
 8020c54:	003b      	movs	r3, r7
 8020c56:	f000 f8e5 	bl	8020e24 <_write_r>
 8020c5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020c5c:	ffffefff 	.word	0xffffefff

08020c60 <__sseek>:
 8020c60:	b570      	push	{r4, r5, r6, lr}
 8020c62:	000c      	movs	r4, r1
 8020c64:	250e      	movs	r5, #14
 8020c66:	5f49      	ldrsh	r1, [r1, r5]
 8020c68:	f000 f8b4 	bl	8020dd4 <_lseek_r>
 8020c6c:	89a3      	ldrh	r3, [r4, #12]
 8020c6e:	1c42      	adds	r2, r0, #1
 8020c70:	d103      	bne.n	8020c7a <__sseek+0x1a>
 8020c72:	4a05      	ldr	r2, [pc, #20]	@ (8020c88 <__sseek+0x28>)
 8020c74:	4013      	ands	r3, r2
 8020c76:	81a3      	strh	r3, [r4, #12]
 8020c78:	bd70      	pop	{r4, r5, r6, pc}
 8020c7a:	2280      	movs	r2, #128	@ 0x80
 8020c7c:	0152      	lsls	r2, r2, #5
 8020c7e:	4313      	orrs	r3, r2
 8020c80:	81a3      	strh	r3, [r4, #12]
 8020c82:	6560      	str	r0, [r4, #84]	@ 0x54
 8020c84:	e7f8      	b.n	8020c78 <__sseek+0x18>
 8020c86:	46c0      	nop			@ (mov r8, r8)
 8020c88:	ffffefff 	.word	0xffffefff

08020c8c <__sclose>:
 8020c8c:	b510      	push	{r4, lr}
 8020c8e:	230e      	movs	r3, #14
 8020c90:	5ec9      	ldrsh	r1, [r1, r3]
 8020c92:	f000 f88d 	bl	8020db0 <_close_r>
 8020c96:	bd10      	pop	{r4, pc}

08020c98 <_vsniprintf_r>:
 8020c98:	b530      	push	{r4, r5, lr}
 8020c9a:	0005      	movs	r5, r0
 8020c9c:	0014      	movs	r4, r2
 8020c9e:	0008      	movs	r0, r1
 8020ca0:	001a      	movs	r2, r3
 8020ca2:	b09b      	sub	sp, #108	@ 0x6c
 8020ca4:	2c00      	cmp	r4, #0
 8020ca6:	da05      	bge.n	8020cb4 <_vsniprintf_r+0x1c>
 8020ca8:	238b      	movs	r3, #139	@ 0x8b
 8020caa:	2001      	movs	r0, #1
 8020cac:	602b      	str	r3, [r5, #0]
 8020cae:	4240      	negs	r0, r0
 8020cb0:	b01b      	add	sp, #108	@ 0x6c
 8020cb2:	bd30      	pop	{r4, r5, pc}
 8020cb4:	2382      	movs	r3, #130	@ 0x82
 8020cb6:	4669      	mov	r1, sp
 8020cb8:	009b      	lsls	r3, r3, #2
 8020cba:	818b      	strh	r3, [r1, #12]
 8020cbc:	2100      	movs	r1, #0
 8020cbe:	9000      	str	r0, [sp, #0]
 8020cc0:	9119      	str	r1, [sp, #100]	@ 0x64
 8020cc2:	9004      	str	r0, [sp, #16]
 8020cc4:	428c      	cmp	r4, r1
 8020cc6:	d000      	beq.n	8020cca <_vsniprintf_r+0x32>
 8020cc8:	1e61      	subs	r1, r4, #1
 8020cca:	2301      	movs	r3, #1
 8020ccc:	9102      	str	r1, [sp, #8]
 8020cce:	9105      	str	r1, [sp, #20]
 8020cd0:	4669      	mov	r1, sp
 8020cd2:	425b      	negs	r3, r3
 8020cd4:	81cb      	strh	r3, [r1, #14]
 8020cd6:	0028      	movs	r0, r5
 8020cd8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8020cda:	f002 fc47 	bl	802356c <_svfiprintf_r>
 8020cde:	1c43      	adds	r3, r0, #1
 8020ce0:	da01      	bge.n	8020ce6 <_vsniprintf_r+0x4e>
 8020ce2:	238b      	movs	r3, #139	@ 0x8b
 8020ce4:	602b      	str	r3, [r5, #0]
 8020ce6:	2c00      	cmp	r4, #0
 8020ce8:	d0e2      	beq.n	8020cb0 <_vsniprintf_r+0x18>
 8020cea:	2200      	movs	r2, #0
 8020cec:	9b00      	ldr	r3, [sp, #0]
 8020cee:	701a      	strb	r2, [r3, #0]
 8020cf0:	e7de      	b.n	8020cb0 <_vsniprintf_r+0x18>
	...

08020cf4 <vsniprintf>:
 8020cf4:	b513      	push	{r0, r1, r4, lr}
 8020cf6:	4c04      	ldr	r4, [pc, #16]	@ (8020d08 <vsniprintf+0x14>)
 8020cf8:	9300      	str	r3, [sp, #0]
 8020cfa:	0013      	movs	r3, r2
 8020cfc:	000a      	movs	r2, r1
 8020cfe:	0001      	movs	r1, r0
 8020d00:	6820      	ldr	r0, [r4, #0]
 8020d02:	f7ff ffc9 	bl	8020c98 <_vsniprintf_r>
 8020d06:	bd16      	pop	{r1, r2, r4, pc}
 8020d08:	20000090 	.word	0x20000090

08020d0c <memset>:
 8020d0c:	0003      	movs	r3, r0
 8020d0e:	1882      	adds	r2, r0, r2
 8020d10:	4293      	cmp	r3, r2
 8020d12:	d100      	bne.n	8020d16 <memset+0xa>
 8020d14:	4770      	bx	lr
 8020d16:	7019      	strb	r1, [r3, #0]
 8020d18:	3301      	adds	r3, #1
 8020d1a:	e7f9      	b.n	8020d10 <memset+0x4>

08020d1c <strncmp>:
 8020d1c:	b530      	push	{r4, r5, lr}
 8020d1e:	0005      	movs	r5, r0
 8020d20:	1e10      	subs	r0, r2, #0
 8020d22:	d00b      	beq.n	8020d3c <strncmp+0x20>
 8020d24:	2400      	movs	r4, #0
 8020d26:	3a01      	subs	r2, #1
 8020d28:	5d2b      	ldrb	r3, [r5, r4]
 8020d2a:	5d08      	ldrb	r0, [r1, r4]
 8020d2c:	4283      	cmp	r3, r0
 8020d2e:	d104      	bne.n	8020d3a <strncmp+0x1e>
 8020d30:	4294      	cmp	r4, r2
 8020d32:	d002      	beq.n	8020d3a <strncmp+0x1e>
 8020d34:	3401      	adds	r4, #1
 8020d36:	2b00      	cmp	r3, #0
 8020d38:	d1f6      	bne.n	8020d28 <strncmp+0xc>
 8020d3a:	1a18      	subs	r0, r3, r0
 8020d3c:	bd30      	pop	{r4, r5, pc}

08020d3e <strncpy>:
 8020d3e:	0003      	movs	r3, r0
 8020d40:	b530      	push	{r4, r5, lr}
 8020d42:	001d      	movs	r5, r3
 8020d44:	2a00      	cmp	r2, #0
 8020d46:	d006      	beq.n	8020d56 <strncpy+0x18>
 8020d48:	780c      	ldrb	r4, [r1, #0]
 8020d4a:	3a01      	subs	r2, #1
 8020d4c:	3301      	adds	r3, #1
 8020d4e:	702c      	strb	r4, [r5, #0]
 8020d50:	3101      	adds	r1, #1
 8020d52:	2c00      	cmp	r4, #0
 8020d54:	d1f5      	bne.n	8020d42 <strncpy+0x4>
 8020d56:	2100      	movs	r1, #0
 8020d58:	189a      	adds	r2, r3, r2
 8020d5a:	4293      	cmp	r3, r2
 8020d5c:	d100      	bne.n	8020d60 <strncpy+0x22>
 8020d5e:	bd30      	pop	{r4, r5, pc}
 8020d60:	7019      	strb	r1, [r3, #0]
 8020d62:	3301      	adds	r3, #1
 8020d64:	e7f9      	b.n	8020d5a <strncpy+0x1c>

08020d66 <strnlen>:
 8020d66:	0003      	movs	r3, r0
 8020d68:	1841      	adds	r1, r0, r1
 8020d6a:	428b      	cmp	r3, r1
 8020d6c:	d002      	beq.n	8020d74 <strnlen+0xe>
 8020d6e:	781a      	ldrb	r2, [r3, #0]
 8020d70:	2a00      	cmp	r2, #0
 8020d72:	d101      	bne.n	8020d78 <strnlen+0x12>
 8020d74:	1a18      	subs	r0, r3, r0
 8020d76:	4770      	bx	lr
 8020d78:	3301      	adds	r3, #1
 8020d7a:	e7f6      	b.n	8020d6a <strnlen+0x4>

08020d7c <strstr>:
 8020d7c:	780a      	ldrb	r2, [r1, #0]
 8020d7e:	b530      	push	{r4, r5, lr}
 8020d80:	2a00      	cmp	r2, #0
 8020d82:	d10c      	bne.n	8020d9e <strstr+0x22>
 8020d84:	bd30      	pop	{r4, r5, pc}
 8020d86:	429a      	cmp	r2, r3
 8020d88:	d108      	bne.n	8020d9c <strstr+0x20>
 8020d8a:	2301      	movs	r3, #1
 8020d8c:	5ccc      	ldrb	r4, [r1, r3]
 8020d8e:	2c00      	cmp	r4, #0
 8020d90:	d0f8      	beq.n	8020d84 <strstr+0x8>
 8020d92:	5cc5      	ldrb	r5, [r0, r3]
 8020d94:	42a5      	cmp	r5, r4
 8020d96:	d101      	bne.n	8020d9c <strstr+0x20>
 8020d98:	3301      	adds	r3, #1
 8020d9a:	e7f7      	b.n	8020d8c <strstr+0x10>
 8020d9c:	3001      	adds	r0, #1
 8020d9e:	7803      	ldrb	r3, [r0, #0]
 8020da0:	2b00      	cmp	r3, #0
 8020da2:	d1f0      	bne.n	8020d86 <strstr+0xa>
 8020da4:	0018      	movs	r0, r3
 8020da6:	e7ed      	b.n	8020d84 <strstr+0x8>

08020da8 <_localeconv_r>:
 8020da8:	4800      	ldr	r0, [pc, #0]	@ (8020dac <_localeconv_r+0x4>)
 8020daa:	4770      	bx	lr
 8020dac:	200001d0 	.word	0x200001d0

08020db0 <_close_r>:
 8020db0:	2300      	movs	r3, #0
 8020db2:	b570      	push	{r4, r5, r6, lr}
 8020db4:	4d06      	ldr	r5, [pc, #24]	@ (8020dd0 <_close_r+0x20>)
 8020db6:	0004      	movs	r4, r0
 8020db8:	0008      	movs	r0, r1
 8020dba:	602b      	str	r3, [r5, #0]
 8020dbc:	f7e4 f9ca 	bl	8005154 <_close>
 8020dc0:	1c43      	adds	r3, r0, #1
 8020dc2:	d103      	bne.n	8020dcc <_close_r+0x1c>
 8020dc4:	682b      	ldr	r3, [r5, #0]
 8020dc6:	2b00      	cmp	r3, #0
 8020dc8:	d000      	beq.n	8020dcc <_close_r+0x1c>
 8020dca:	6023      	str	r3, [r4, #0]
 8020dcc:	bd70      	pop	{r4, r5, r6, pc}
 8020dce:	46c0      	nop			@ (mov r8, r8)
 8020dd0:	20006984 	.word	0x20006984

08020dd4 <_lseek_r>:
 8020dd4:	b570      	push	{r4, r5, r6, lr}
 8020dd6:	0004      	movs	r4, r0
 8020dd8:	0008      	movs	r0, r1
 8020dda:	0011      	movs	r1, r2
 8020ddc:	001a      	movs	r2, r3
 8020dde:	2300      	movs	r3, #0
 8020de0:	4d05      	ldr	r5, [pc, #20]	@ (8020df8 <_lseek_r+0x24>)
 8020de2:	602b      	str	r3, [r5, #0]
 8020de4:	f7e4 f9d7 	bl	8005196 <_lseek>
 8020de8:	1c43      	adds	r3, r0, #1
 8020dea:	d103      	bne.n	8020df4 <_lseek_r+0x20>
 8020dec:	682b      	ldr	r3, [r5, #0]
 8020dee:	2b00      	cmp	r3, #0
 8020df0:	d000      	beq.n	8020df4 <_lseek_r+0x20>
 8020df2:	6023      	str	r3, [r4, #0]
 8020df4:	bd70      	pop	{r4, r5, r6, pc}
 8020df6:	46c0      	nop			@ (mov r8, r8)
 8020df8:	20006984 	.word	0x20006984

08020dfc <_read_r>:
 8020dfc:	b570      	push	{r4, r5, r6, lr}
 8020dfe:	0004      	movs	r4, r0
 8020e00:	0008      	movs	r0, r1
 8020e02:	0011      	movs	r1, r2
 8020e04:	001a      	movs	r2, r3
 8020e06:	2300      	movs	r3, #0
 8020e08:	4d05      	ldr	r5, [pc, #20]	@ (8020e20 <_read_r+0x24>)
 8020e0a:	602b      	str	r3, [r5, #0]
 8020e0c:	f7e4 f969 	bl	80050e2 <_read>
 8020e10:	1c43      	adds	r3, r0, #1
 8020e12:	d103      	bne.n	8020e1c <_read_r+0x20>
 8020e14:	682b      	ldr	r3, [r5, #0]
 8020e16:	2b00      	cmp	r3, #0
 8020e18:	d000      	beq.n	8020e1c <_read_r+0x20>
 8020e1a:	6023      	str	r3, [r4, #0]
 8020e1c:	bd70      	pop	{r4, r5, r6, pc}
 8020e1e:	46c0      	nop			@ (mov r8, r8)
 8020e20:	20006984 	.word	0x20006984

08020e24 <_write_r>:
 8020e24:	b570      	push	{r4, r5, r6, lr}
 8020e26:	0004      	movs	r4, r0
 8020e28:	0008      	movs	r0, r1
 8020e2a:	0011      	movs	r1, r2
 8020e2c:	001a      	movs	r2, r3
 8020e2e:	2300      	movs	r3, #0
 8020e30:	4d05      	ldr	r5, [pc, #20]	@ (8020e48 <_write_r+0x24>)
 8020e32:	602b      	str	r3, [r5, #0]
 8020e34:	f7e4 f972 	bl	800511c <_write>
 8020e38:	1c43      	adds	r3, r0, #1
 8020e3a:	d103      	bne.n	8020e44 <_write_r+0x20>
 8020e3c:	682b      	ldr	r3, [r5, #0]
 8020e3e:	2b00      	cmp	r3, #0
 8020e40:	d000      	beq.n	8020e44 <_write_r+0x20>
 8020e42:	6023      	str	r3, [r4, #0]
 8020e44:	bd70      	pop	{r4, r5, r6, pc}
 8020e46:	46c0      	nop			@ (mov r8, r8)
 8020e48:	20006984 	.word	0x20006984

08020e4c <__errno>:
 8020e4c:	4b01      	ldr	r3, [pc, #4]	@ (8020e54 <__errno+0x8>)
 8020e4e:	6818      	ldr	r0, [r3, #0]
 8020e50:	4770      	bx	lr
 8020e52:	46c0      	nop			@ (mov r8, r8)
 8020e54:	20000090 	.word	0x20000090

08020e58 <__libc_init_array>:
 8020e58:	b570      	push	{r4, r5, r6, lr}
 8020e5a:	2600      	movs	r6, #0
 8020e5c:	4c0c      	ldr	r4, [pc, #48]	@ (8020e90 <__libc_init_array+0x38>)
 8020e5e:	4d0d      	ldr	r5, [pc, #52]	@ (8020e94 <__libc_init_array+0x3c>)
 8020e60:	1b64      	subs	r4, r4, r5
 8020e62:	10a4      	asrs	r4, r4, #2
 8020e64:	42a6      	cmp	r6, r4
 8020e66:	d109      	bne.n	8020e7c <__libc_init_array+0x24>
 8020e68:	2600      	movs	r6, #0
 8020e6a:	f004 fafb 	bl	8025464 <_init>
 8020e6e:	4c0a      	ldr	r4, [pc, #40]	@ (8020e98 <__libc_init_array+0x40>)
 8020e70:	4d0a      	ldr	r5, [pc, #40]	@ (8020e9c <__libc_init_array+0x44>)
 8020e72:	1b64      	subs	r4, r4, r5
 8020e74:	10a4      	asrs	r4, r4, #2
 8020e76:	42a6      	cmp	r6, r4
 8020e78:	d105      	bne.n	8020e86 <__libc_init_array+0x2e>
 8020e7a:	bd70      	pop	{r4, r5, r6, pc}
 8020e7c:	00b3      	lsls	r3, r6, #2
 8020e7e:	58eb      	ldr	r3, [r5, r3]
 8020e80:	4798      	blx	r3
 8020e82:	3601      	adds	r6, #1
 8020e84:	e7ee      	b.n	8020e64 <__libc_init_array+0xc>
 8020e86:	00b3      	lsls	r3, r6, #2
 8020e88:	58eb      	ldr	r3, [r5, r3]
 8020e8a:	4798      	blx	r3
 8020e8c:	3601      	adds	r6, #1
 8020e8e:	e7f2      	b.n	8020e76 <__libc_init_array+0x1e>
 8020e90:	080271e8 	.word	0x080271e8
 8020e94:	080271e8 	.word	0x080271e8
 8020e98:	080271ec 	.word	0x080271ec
 8020e9c:	080271e8 	.word	0x080271e8

08020ea0 <__retarget_lock_init_recursive>:
 8020ea0:	4770      	bx	lr

08020ea2 <__retarget_lock_acquire_recursive>:
 8020ea2:	4770      	bx	lr

08020ea4 <__retarget_lock_release_recursive>:
 8020ea4:	4770      	bx	lr

08020ea6 <memchr>:
 8020ea6:	b2c9      	uxtb	r1, r1
 8020ea8:	1882      	adds	r2, r0, r2
 8020eaa:	4290      	cmp	r0, r2
 8020eac:	d101      	bne.n	8020eb2 <memchr+0xc>
 8020eae:	2000      	movs	r0, #0
 8020eb0:	4770      	bx	lr
 8020eb2:	7803      	ldrb	r3, [r0, #0]
 8020eb4:	428b      	cmp	r3, r1
 8020eb6:	d0fb      	beq.n	8020eb0 <memchr+0xa>
 8020eb8:	3001      	adds	r0, #1
 8020eba:	e7f6      	b.n	8020eaa <memchr+0x4>

08020ebc <memcpy>:
 8020ebc:	2300      	movs	r3, #0
 8020ebe:	b510      	push	{r4, lr}
 8020ec0:	429a      	cmp	r2, r3
 8020ec2:	d100      	bne.n	8020ec6 <memcpy+0xa>
 8020ec4:	bd10      	pop	{r4, pc}
 8020ec6:	5ccc      	ldrb	r4, [r1, r3]
 8020ec8:	54c4      	strb	r4, [r0, r3]
 8020eca:	3301      	adds	r3, #1
 8020ecc:	e7f8      	b.n	8020ec0 <memcpy+0x4>
	...

08020ed0 <nanf>:
 8020ed0:	4800      	ldr	r0, [pc, #0]	@ (8020ed4 <nanf+0x4>)
 8020ed2:	4770      	bx	lr
 8020ed4:	7fc00000 	.word	0x7fc00000

08020ed8 <quorem>:
 8020ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8020eda:	6903      	ldr	r3, [r0, #16]
 8020edc:	690c      	ldr	r4, [r1, #16]
 8020ede:	b089      	sub	sp, #36	@ 0x24
 8020ee0:	9003      	str	r0, [sp, #12]
 8020ee2:	9106      	str	r1, [sp, #24]
 8020ee4:	2000      	movs	r0, #0
 8020ee6:	42a3      	cmp	r3, r4
 8020ee8:	db63      	blt.n	8020fb2 <quorem+0xda>
 8020eea:	000b      	movs	r3, r1
 8020eec:	3c01      	subs	r4, #1
 8020eee:	3314      	adds	r3, #20
 8020ef0:	00a5      	lsls	r5, r4, #2
 8020ef2:	9304      	str	r3, [sp, #16]
 8020ef4:	195b      	adds	r3, r3, r5
 8020ef6:	9305      	str	r3, [sp, #20]
 8020ef8:	9b03      	ldr	r3, [sp, #12]
 8020efa:	3314      	adds	r3, #20
 8020efc:	9301      	str	r3, [sp, #4]
 8020efe:	195d      	adds	r5, r3, r5
 8020f00:	9b05      	ldr	r3, [sp, #20]
 8020f02:	682f      	ldr	r7, [r5, #0]
 8020f04:	681e      	ldr	r6, [r3, #0]
 8020f06:	0038      	movs	r0, r7
 8020f08:	3601      	adds	r6, #1
 8020f0a:	0031      	movs	r1, r6
 8020f0c:	f7df f922 	bl	8000154 <__udivsi3>
 8020f10:	9002      	str	r0, [sp, #8]
 8020f12:	42b7      	cmp	r7, r6
 8020f14:	d327      	bcc.n	8020f66 <quorem+0x8e>
 8020f16:	9b04      	ldr	r3, [sp, #16]
 8020f18:	2700      	movs	r7, #0
 8020f1a:	469c      	mov	ip, r3
 8020f1c:	9e01      	ldr	r6, [sp, #4]
 8020f1e:	9707      	str	r7, [sp, #28]
 8020f20:	4662      	mov	r2, ip
 8020f22:	ca08      	ldmia	r2!, {r3}
 8020f24:	6830      	ldr	r0, [r6, #0]
 8020f26:	4694      	mov	ip, r2
 8020f28:	9a02      	ldr	r2, [sp, #8]
 8020f2a:	b299      	uxth	r1, r3
 8020f2c:	4351      	muls	r1, r2
 8020f2e:	0c1b      	lsrs	r3, r3, #16
 8020f30:	4353      	muls	r3, r2
 8020f32:	19c9      	adds	r1, r1, r7
 8020f34:	0c0a      	lsrs	r2, r1, #16
 8020f36:	189b      	adds	r3, r3, r2
 8020f38:	b289      	uxth	r1, r1
 8020f3a:	b282      	uxth	r2, r0
 8020f3c:	1a52      	subs	r2, r2, r1
 8020f3e:	9907      	ldr	r1, [sp, #28]
 8020f40:	0c1f      	lsrs	r7, r3, #16
 8020f42:	1852      	adds	r2, r2, r1
 8020f44:	0c00      	lsrs	r0, r0, #16
 8020f46:	b29b      	uxth	r3, r3
 8020f48:	1411      	asrs	r1, r2, #16
 8020f4a:	1ac3      	subs	r3, r0, r3
 8020f4c:	185b      	adds	r3, r3, r1
 8020f4e:	1419      	asrs	r1, r3, #16
 8020f50:	b292      	uxth	r2, r2
 8020f52:	041b      	lsls	r3, r3, #16
 8020f54:	431a      	orrs	r2, r3
 8020f56:	9b05      	ldr	r3, [sp, #20]
 8020f58:	9107      	str	r1, [sp, #28]
 8020f5a:	c604      	stmia	r6!, {r2}
 8020f5c:	4563      	cmp	r3, ip
 8020f5e:	d2df      	bcs.n	8020f20 <quorem+0x48>
 8020f60:	682b      	ldr	r3, [r5, #0]
 8020f62:	2b00      	cmp	r3, #0
 8020f64:	d02b      	beq.n	8020fbe <quorem+0xe6>
 8020f66:	9906      	ldr	r1, [sp, #24]
 8020f68:	9803      	ldr	r0, [sp, #12]
 8020f6a:	f001 fa03 	bl	8022374 <__mcmp>
 8020f6e:	2800      	cmp	r0, #0
 8020f70:	db1e      	blt.n	8020fb0 <quorem+0xd8>
 8020f72:	2600      	movs	r6, #0
 8020f74:	9d01      	ldr	r5, [sp, #4]
 8020f76:	9904      	ldr	r1, [sp, #16]
 8020f78:	c901      	ldmia	r1!, {r0}
 8020f7a:	682b      	ldr	r3, [r5, #0]
 8020f7c:	b287      	uxth	r7, r0
 8020f7e:	b29a      	uxth	r2, r3
 8020f80:	1bd2      	subs	r2, r2, r7
 8020f82:	1992      	adds	r2, r2, r6
 8020f84:	0c00      	lsrs	r0, r0, #16
 8020f86:	0c1b      	lsrs	r3, r3, #16
 8020f88:	1a1b      	subs	r3, r3, r0
 8020f8a:	1410      	asrs	r0, r2, #16
 8020f8c:	181b      	adds	r3, r3, r0
 8020f8e:	141e      	asrs	r6, r3, #16
 8020f90:	b292      	uxth	r2, r2
 8020f92:	041b      	lsls	r3, r3, #16
 8020f94:	431a      	orrs	r2, r3
 8020f96:	9b05      	ldr	r3, [sp, #20]
 8020f98:	c504      	stmia	r5!, {r2}
 8020f9a:	428b      	cmp	r3, r1
 8020f9c:	d2ec      	bcs.n	8020f78 <quorem+0xa0>
 8020f9e:	9a01      	ldr	r2, [sp, #4]
 8020fa0:	00a3      	lsls	r3, r4, #2
 8020fa2:	18d3      	adds	r3, r2, r3
 8020fa4:	681a      	ldr	r2, [r3, #0]
 8020fa6:	2a00      	cmp	r2, #0
 8020fa8:	d014      	beq.n	8020fd4 <quorem+0xfc>
 8020faa:	9b02      	ldr	r3, [sp, #8]
 8020fac:	3301      	adds	r3, #1
 8020fae:	9302      	str	r3, [sp, #8]
 8020fb0:	9802      	ldr	r0, [sp, #8]
 8020fb2:	b009      	add	sp, #36	@ 0x24
 8020fb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020fb6:	682b      	ldr	r3, [r5, #0]
 8020fb8:	2b00      	cmp	r3, #0
 8020fba:	d104      	bne.n	8020fc6 <quorem+0xee>
 8020fbc:	3c01      	subs	r4, #1
 8020fbe:	9b01      	ldr	r3, [sp, #4]
 8020fc0:	3d04      	subs	r5, #4
 8020fc2:	42ab      	cmp	r3, r5
 8020fc4:	d3f7      	bcc.n	8020fb6 <quorem+0xde>
 8020fc6:	9b03      	ldr	r3, [sp, #12]
 8020fc8:	611c      	str	r4, [r3, #16]
 8020fca:	e7cc      	b.n	8020f66 <quorem+0x8e>
 8020fcc:	681a      	ldr	r2, [r3, #0]
 8020fce:	2a00      	cmp	r2, #0
 8020fd0:	d104      	bne.n	8020fdc <quorem+0x104>
 8020fd2:	3c01      	subs	r4, #1
 8020fd4:	9a01      	ldr	r2, [sp, #4]
 8020fd6:	3b04      	subs	r3, #4
 8020fd8:	429a      	cmp	r2, r3
 8020fda:	d3f7      	bcc.n	8020fcc <quorem+0xf4>
 8020fdc:	9b03      	ldr	r3, [sp, #12]
 8020fde:	611c      	str	r4, [r3, #16]
 8020fe0:	e7e3      	b.n	8020faa <quorem+0xd2>
	...

08020fe4 <_dtoa_r>:
 8020fe4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8020fe6:	0014      	movs	r4, r2
 8020fe8:	001d      	movs	r5, r3
 8020fea:	69c6      	ldr	r6, [r0, #28]
 8020fec:	b09d      	sub	sp, #116	@ 0x74
 8020fee:	940a      	str	r4, [sp, #40]	@ 0x28
 8020ff0:	950b      	str	r5, [sp, #44]	@ 0x2c
 8020ff2:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8020ff4:	9003      	str	r0, [sp, #12]
 8020ff6:	2e00      	cmp	r6, #0
 8020ff8:	d10f      	bne.n	802101a <_dtoa_r+0x36>
 8020ffa:	2010      	movs	r0, #16
 8020ffc:	f000 fe2c 	bl	8021c58 <malloc>
 8021000:	9b03      	ldr	r3, [sp, #12]
 8021002:	1e02      	subs	r2, r0, #0
 8021004:	61d8      	str	r0, [r3, #28]
 8021006:	d104      	bne.n	8021012 <_dtoa_r+0x2e>
 8021008:	21ef      	movs	r1, #239	@ 0xef
 802100a:	4bc7      	ldr	r3, [pc, #796]	@ (8021328 <_dtoa_r+0x344>)
 802100c:	48c7      	ldr	r0, [pc, #796]	@ (802132c <_dtoa_r+0x348>)
 802100e:	f003 fa01 	bl	8024414 <__assert_func>
 8021012:	6046      	str	r6, [r0, #4]
 8021014:	6086      	str	r6, [r0, #8]
 8021016:	6006      	str	r6, [r0, #0]
 8021018:	60c6      	str	r6, [r0, #12]
 802101a:	9b03      	ldr	r3, [sp, #12]
 802101c:	69db      	ldr	r3, [r3, #28]
 802101e:	6819      	ldr	r1, [r3, #0]
 8021020:	2900      	cmp	r1, #0
 8021022:	d00b      	beq.n	802103c <_dtoa_r+0x58>
 8021024:	685a      	ldr	r2, [r3, #4]
 8021026:	2301      	movs	r3, #1
 8021028:	4093      	lsls	r3, r2
 802102a:	604a      	str	r2, [r1, #4]
 802102c:	608b      	str	r3, [r1, #8]
 802102e:	9803      	ldr	r0, [sp, #12]
 8021030:	f000 ff12 	bl	8021e58 <_Bfree>
 8021034:	2200      	movs	r2, #0
 8021036:	9b03      	ldr	r3, [sp, #12]
 8021038:	69db      	ldr	r3, [r3, #28]
 802103a:	601a      	str	r2, [r3, #0]
 802103c:	2d00      	cmp	r5, #0
 802103e:	da1e      	bge.n	802107e <_dtoa_r+0x9a>
 8021040:	2301      	movs	r3, #1
 8021042:	603b      	str	r3, [r7, #0]
 8021044:	006b      	lsls	r3, r5, #1
 8021046:	085b      	lsrs	r3, r3, #1
 8021048:	930b      	str	r3, [sp, #44]	@ 0x2c
 802104a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 802104c:	4bb8      	ldr	r3, [pc, #736]	@ (8021330 <_dtoa_r+0x34c>)
 802104e:	4ab8      	ldr	r2, [pc, #736]	@ (8021330 <_dtoa_r+0x34c>)
 8021050:	403b      	ands	r3, r7
 8021052:	4293      	cmp	r3, r2
 8021054:	d116      	bne.n	8021084 <_dtoa_r+0xa0>
 8021056:	4bb7      	ldr	r3, [pc, #732]	@ (8021334 <_dtoa_r+0x350>)
 8021058:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 802105a:	6013      	str	r3, [r2, #0]
 802105c:	033b      	lsls	r3, r7, #12
 802105e:	0b1b      	lsrs	r3, r3, #12
 8021060:	4323      	orrs	r3, r4
 8021062:	d101      	bne.n	8021068 <_dtoa_r+0x84>
 8021064:	f000 fd80 	bl	8021b68 <_dtoa_r+0xb84>
 8021068:	4bb3      	ldr	r3, [pc, #716]	@ (8021338 <_dtoa_r+0x354>)
 802106a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 802106c:	9308      	str	r3, [sp, #32]
 802106e:	2a00      	cmp	r2, #0
 8021070:	d002      	beq.n	8021078 <_dtoa_r+0x94>
 8021072:	4bb2      	ldr	r3, [pc, #712]	@ (802133c <_dtoa_r+0x358>)
 8021074:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8021076:	6013      	str	r3, [r2, #0]
 8021078:	9808      	ldr	r0, [sp, #32]
 802107a:	b01d      	add	sp, #116	@ 0x74
 802107c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802107e:	2300      	movs	r3, #0
 8021080:	603b      	str	r3, [r7, #0]
 8021082:	e7e2      	b.n	802104a <_dtoa_r+0x66>
 8021084:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8021086:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8021088:	9212      	str	r2, [sp, #72]	@ 0x48
 802108a:	9313      	str	r3, [sp, #76]	@ 0x4c
 802108c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 802108e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8021090:	2200      	movs	r2, #0
 8021092:	2300      	movs	r3, #0
 8021094:	f7df f9e4 	bl	8000460 <__aeabi_dcmpeq>
 8021098:	1e06      	subs	r6, r0, #0
 802109a:	d00b      	beq.n	80210b4 <_dtoa_r+0xd0>
 802109c:	2301      	movs	r3, #1
 802109e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80210a0:	6013      	str	r3, [r2, #0]
 80210a2:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80210a4:	2b00      	cmp	r3, #0
 80210a6:	d002      	beq.n	80210ae <_dtoa_r+0xca>
 80210a8:	4ba5      	ldr	r3, [pc, #660]	@ (8021340 <_dtoa_r+0x35c>)
 80210aa:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80210ac:	6013      	str	r3, [r2, #0]
 80210ae:	4ba5      	ldr	r3, [pc, #660]	@ (8021344 <_dtoa_r+0x360>)
 80210b0:	9308      	str	r3, [sp, #32]
 80210b2:	e7e1      	b.n	8021078 <_dtoa_r+0x94>
 80210b4:	ab1a      	add	r3, sp, #104	@ 0x68
 80210b6:	9301      	str	r3, [sp, #4]
 80210b8:	ab1b      	add	r3, sp, #108	@ 0x6c
 80210ba:	9300      	str	r3, [sp, #0]
 80210bc:	9803      	ldr	r0, [sp, #12]
 80210be:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80210c0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80210c2:	f001 fa79 	bl	80225b8 <__d2b>
 80210c6:	007a      	lsls	r2, r7, #1
 80210c8:	9005      	str	r0, [sp, #20]
 80210ca:	0d52      	lsrs	r2, r2, #21
 80210cc:	d100      	bne.n	80210d0 <_dtoa_r+0xec>
 80210ce:	e07b      	b.n	80211c8 <_dtoa_r+0x1e4>
 80210d0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80210d2:	9618      	str	r6, [sp, #96]	@ 0x60
 80210d4:	0319      	lsls	r1, r3, #12
 80210d6:	4b9c      	ldr	r3, [pc, #624]	@ (8021348 <_dtoa_r+0x364>)
 80210d8:	0b09      	lsrs	r1, r1, #12
 80210da:	430b      	orrs	r3, r1
 80210dc:	499b      	ldr	r1, [pc, #620]	@ (802134c <_dtoa_r+0x368>)
 80210de:	1857      	adds	r7, r2, r1
 80210e0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80210e2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80210e4:	0019      	movs	r1, r3
 80210e6:	2200      	movs	r2, #0
 80210e8:	4b99      	ldr	r3, [pc, #612]	@ (8021350 <_dtoa_r+0x36c>)
 80210ea:	f7e1 ff85 	bl	8002ff8 <__aeabi_dsub>
 80210ee:	4a99      	ldr	r2, [pc, #612]	@ (8021354 <_dtoa_r+0x370>)
 80210f0:	4b99      	ldr	r3, [pc, #612]	@ (8021358 <_dtoa_r+0x374>)
 80210f2:	f7e1 fc9b 	bl	8002a2c <__aeabi_dmul>
 80210f6:	4a99      	ldr	r2, [pc, #612]	@ (802135c <_dtoa_r+0x378>)
 80210f8:	4b99      	ldr	r3, [pc, #612]	@ (8021360 <_dtoa_r+0x37c>)
 80210fa:	f7e0 fc97 	bl	8001a2c <__aeabi_dadd>
 80210fe:	0004      	movs	r4, r0
 8021100:	0038      	movs	r0, r7
 8021102:	000d      	movs	r5, r1
 8021104:	f7e2 fbe0 	bl	80038c8 <__aeabi_i2d>
 8021108:	4a96      	ldr	r2, [pc, #600]	@ (8021364 <_dtoa_r+0x380>)
 802110a:	4b97      	ldr	r3, [pc, #604]	@ (8021368 <_dtoa_r+0x384>)
 802110c:	f7e1 fc8e 	bl	8002a2c <__aeabi_dmul>
 8021110:	0002      	movs	r2, r0
 8021112:	000b      	movs	r3, r1
 8021114:	0020      	movs	r0, r4
 8021116:	0029      	movs	r1, r5
 8021118:	f7e0 fc88 	bl	8001a2c <__aeabi_dadd>
 802111c:	0004      	movs	r4, r0
 802111e:	000d      	movs	r5, r1
 8021120:	f7e2 fb96 	bl	8003850 <__aeabi_d2iz>
 8021124:	2200      	movs	r2, #0
 8021126:	9004      	str	r0, [sp, #16]
 8021128:	2300      	movs	r3, #0
 802112a:	0020      	movs	r0, r4
 802112c:	0029      	movs	r1, r5
 802112e:	f7df f99d 	bl	800046c <__aeabi_dcmplt>
 8021132:	2800      	cmp	r0, #0
 8021134:	d00b      	beq.n	802114e <_dtoa_r+0x16a>
 8021136:	9804      	ldr	r0, [sp, #16]
 8021138:	f7e2 fbc6 	bl	80038c8 <__aeabi_i2d>
 802113c:	002b      	movs	r3, r5
 802113e:	0022      	movs	r2, r4
 8021140:	f7df f98e 	bl	8000460 <__aeabi_dcmpeq>
 8021144:	4243      	negs	r3, r0
 8021146:	4158      	adcs	r0, r3
 8021148:	9b04      	ldr	r3, [sp, #16]
 802114a:	1a1b      	subs	r3, r3, r0
 802114c:	9304      	str	r3, [sp, #16]
 802114e:	2301      	movs	r3, #1
 8021150:	9315      	str	r3, [sp, #84]	@ 0x54
 8021152:	9b04      	ldr	r3, [sp, #16]
 8021154:	2b16      	cmp	r3, #22
 8021156:	d810      	bhi.n	802117a <_dtoa_r+0x196>
 8021158:	9812      	ldr	r0, [sp, #72]	@ 0x48
 802115a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 802115c:	9a04      	ldr	r2, [sp, #16]
 802115e:	4b83      	ldr	r3, [pc, #524]	@ (802136c <_dtoa_r+0x388>)
 8021160:	00d2      	lsls	r2, r2, #3
 8021162:	189b      	adds	r3, r3, r2
 8021164:	681a      	ldr	r2, [r3, #0]
 8021166:	685b      	ldr	r3, [r3, #4]
 8021168:	f7df f980 	bl	800046c <__aeabi_dcmplt>
 802116c:	2800      	cmp	r0, #0
 802116e:	d047      	beq.n	8021200 <_dtoa_r+0x21c>
 8021170:	9b04      	ldr	r3, [sp, #16]
 8021172:	3b01      	subs	r3, #1
 8021174:	9304      	str	r3, [sp, #16]
 8021176:	2300      	movs	r3, #0
 8021178:	9315      	str	r3, [sp, #84]	@ 0x54
 802117a:	2200      	movs	r2, #0
 802117c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 802117e:	9206      	str	r2, [sp, #24]
 8021180:	1bdb      	subs	r3, r3, r7
 8021182:	1e5a      	subs	r2, r3, #1
 8021184:	d53e      	bpl.n	8021204 <_dtoa_r+0x220>
 8021186:	2201      	movs	r2, #1
 8021188:	1ad3      	subs	r3, r2, r3
 802118a:	9306      	str	r3, [sp, #24]
 802118c:	2300      	movs	r3, #0
 802118e:	930d      	str	r3, [sp, #52]	@ 0x34
 8021190:	9b04      	ldr	r3, [sp, #16]
 8021192:	2b00      	cmp	r3, #0
 8021194:	db38      	blt.n	8021208 <_dtoa_r+0x224>
 8021196:	9a04      	ldr	r2, [sp, #16]
 8021198:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 802119a:	4694      	mov	ip, r2
 802119c:	4463      	add	r3, ip
 802119e:	930d      	str	r3, [sp, #52]	@ 0x34
 80211a0:	2300      	movs	r3, #0
 80211a2:	9214      	str	r2, [sp, #80]	@ 0x50
 80211a4:	930f      	str	r3, [sp, #60]	@ 0x3c
 80211a6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80211a8:	2401      	movs	r4, #1
 80211aa:	2b09      	cmp	r3, #9
 80211ac:	d862      	bhi.n	8021274 <_dtoa_r+0x290>
 80211ae:	2b05      	cmp	r3, #5
 80211b0:	dd02      	ble.n	80211b8 <_dtoa_r+0x1d4>
 80211b2:	2400      	movs	r4, #0
 80211b4:	3b04      	subs	r3, #4
 80211b6:	9322      	str	r3, [sp, #136]	@ 0x88
 80211b8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80211ba:	1e98      	subs	r0, r3, #2
 80211bc:	2803      	cmp	r0, #3
 80211be:	d863      	bhi.n	8021288 <_dtoa_r+0x2a4>
 80211c0:	f7de ffb4 	bl	800012c <__gnu_thumb1_case_uqi>
 80211c4:	2b385654 	.word	0x2b385654
 80211c8:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80211ca:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80211cc:	18f6      	adds	r6, r6, r3
 80211ce:	4b68      	ldr	r3, [pc, #416]	@ (8021370 <_dtoa_r+0x38c>)
 80211d0:	18f2      	adds	r2, r6, r3
 80211d2:	2a20      	cmp	r2, #32
 80211d4:	dd0f      	ble.n	80211f6 <_dtoa_r+0x212>
 80211d6:	2340      	movs	r3, #64	@ 0x40
 80211d8:	1a9b      	subs	r3, r3, r2
 80211da:	409f      	lsls	r7, r3
 80211dc:	4b65      	ldr	r3, [pc, #404]	@ (8021374 <_dtoa_r+0x390>)
 80211de:	0038      	movs	r0, r7
 80211e0:	18f3      	adds	r3, r6, r3
 80211e2:	40dc      	lsrs	r4, r3
 80211e4:	4320      	orrs	r0, r4
 80211e6:	f7e2 fb9d 	bl	8003924 <__aeabi_ui2d>
 80211ea:	2201      	movs	r2, #1
 80211ec:	4b62      	ldr	r3, [pc, #392]	@ (8021378 <_dtoa_r+0x394>)
 80211ee:	1e77      	subs	r7, r6, #1
 80211f0:	18cb      	adds	r3, r1, r3
 80211f2:	9218      	str	r2, [sp, #96]	@ 0x60
 80211f4:	e776      	b.n	80210e4 <_dtoa_r+0x100>
 80211f6:	2320      	movs	r3, #32
 80211f8:	0020      	movs	r0, r4
 80211fa:	1a9b      	subs	r3, r3, r2
 80211fc:	4098      	lsls	r0, r3
 80211fe:	e7f2      	b.n	80211e6 <_dtoa_r+0x202>
 8021200:	9015      	str	r0, [sp, #84]	@ 0x54
 8021202:	e7ba      	b.n	802117a <_dtoa_r+0x196>
 8021204:	920d      	str	r2, [sp, #52]	@ 0x34
 8021206:	e7c3      	b.n	8021190 <_dtoa_r+0x1ac>
 8021208:	9b06      	ldr	r3, [sp, #24]
 802120a:	9a04      	ldr	r2, [sp, #16]
 802120c:	1a9b      	subs	r3, r3, r2
 802120e:	9306      	str	r3, [sp, #24]
 8021210:	4253      	negs	r3, r2
 8021212:	930f      	str	r3, [sp, #60]	@ 0x3c
 8021214:	2300      	movs	r3, #0
 8021216:	9314      	str	r3, [sp, #80]	@ 0x50
 8021218:	e7c5      	b.n	80211a6 <_dtoa_r+0x1c2>
 802121a:	2301      	movs	r3, #1
 802121c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 802121e:	9310      	str	r3, [sp, #64]	@ 0x40
 8021220:	4694      	mov	ip, r2
 8021222:	9b04      	ldr	r3, [sp, #16]
 8021224:	4463      	add	r3, ip
 8021226:	930e      	str	r3, [sp, #56]	@ 0x38
 8021228:	3301      	adds	r3, #1
 802122a:	9309      	str	r3, [sp, #36]	@ 0x24
 802122c:	2b00      	cmp	r3, #0
 802122e:	dc08      	bgt.n	8021242 <_dtoa_r+0x25e>
 8021230:	2301      	movs	r3, #1
 8021232:	e006      	b.n	8021242 <_dtoa_r+0x25e>
 8021234:	2301      	movs	r3, #1
 8021236:	9310      	str	r3, [sp, #64]	@ 0x40
 8021238:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 802123a:	2b00      	cmp	r3, #0
 802123c:	dd28      	ble.n	8021290 <_dtoa_r+0x2ac>
 802123e:	930e      	str	r3, [sp, #56]	@ 0x38
 8021240:	9309      	str	r3, [sp, #36]	@ 0x24
 8021242:	9a03      	ldr	r2, [sp, #12]
 8021244:	2100      	movs	r1, #0
 8021246:	69d0      	ldr	r0, [r2, #28]
 8021248:	2204      	movs	r2, #4
 802124a:	0015      	movs	r5, r2
 802124c:	3514      	adds	r5, #20
 802124e:	429d      	cmp	r5, r3
 8021250:	d923      	bls.n	802129a <_dtoa_r+0x2b6>
 8021252:	6041      	str	r1, [r0, #4]
 8021254:	9803      	ldr	r0, [sp, #12]
 8021256:	f000 fdbb 	bl	8021dd0 <_Balloc>
 802125a:	9008      	str	r0, [sp, #32]
 802125c:	2800      	cmp	r0, #0
 802125e:	d11f      	bne.n	80212a0 <_dtoa_r+0x2bc>
 8021260:	21b0      	movs	r1, #176	@ 0xb0
 8021262:	4b46      	ldr	r3, [pc, #280]	@ (802137c <_dtoa_r+0x398>)
 8021264:	4831      	ldr	r0, [pc, #196]	@ (802132c <_dtoa_r+0x348>)
 8021266:	9a08      	ldr	r2, [sp, #32]
 8021268:	31ff      	adds	r1, #255	@ 0xff
 802126a:	e6d0      	b.n	802100e <_dtoa_r+0x2a>
 802126c:	2300      	movs	r3, #0
 802126e:	e7e2      	b.n	8021236 <_dtoa_r+0x252>
 8021270:	2300      	movs	r3, #0
 8021272:	e7d3      	b.n	802121c <_dtoa_r+0x238>
 8021274:	2300      	movs	r3, #0
 8021276:	9410      	str	r4, [sp, #64]	@ 0x40
 8021278:	9322      	str	r3, [sp, #136]	@ 0x88
 802127a:	3b01      	subs	r3, #1
 802127c:	2200      	movs	r2, #0
 802127e:	930e      	str	r3, [sp, #56]	@ 0x38
 8021280:	9309      	str	r3, [sp, #36]	@ 0x24
 8021282:	3313      	adds	r3, #19
 8021284:	9223      	str	r2, [sp, #140]	@ 0x8c
 8021286:	e7dc      	b.n	8021242 <_dtoa_r+0x25e>
 8021288:	2301      	movs	r3, #1
 802128a:	9310      	str	r3, [sp, #64]	@ 0x40
 802128c:	3b02      	subs	r3, #2
 802128e:	e7f5      	b.n	802127c <_dtoa_r+0x298>
 8021290:	2301      	movs	r3, #1
 8021292:	001a      	movs	r2, r3
 8021294:	930e      	str	r3, [sp, #56]	@ 0x38
 8021296:	9309      	str	r3, [sp, #36]	@ 0x24
 8021298:	e7f4      	b.n	8021284 <_dtoa_r+0x2a0>
 802129a:	3101      	adds	r1, #1
 802129c:	0052      	lsls	r2, r2, #1
 802129e:	e7d4      	b.n	802124a <_dtoa_r+0x266>
 80212a0:	9b03      	ldr	r3, [sp, #12]
 80212a2:	9a08      	ldr	r2, [sp, #32]
 80212a4:	69db      	ldr	r3, [r3, #28]
 80212a6:	601a      	str	r2, [r3, #0]
 80212a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80212aa:	2b0e      	cmp	r3, #14
 80212ac:	d900      	bls.n	80212b0 <_dtoa_r+0x2cc>
 80212ae:	e0d6      	b.n	802145e <_dtoa_r+0x47a>
 80212b0:	2c00      	cmp	r4, #0
 80212b2:	d100      	bne.n	80212b6 <_dtoa_r+0x2d2>
 80212b4:	e0d3      	b.n	802145e <_dtoa_r+0x47a>
 80212b6:	9b04      	ldr	r3, [sp, #16]
 80212b8:	2b00      	cmp	r3, #0
 80212ba:	dd63      	ble.n	8021384 <_dtoa_r+0x3a0>
 80212bc:	210f      	movs	r1, #15
 80212be:	9a04      	ldr	r2, [sp, #16]
 80212c0:	4b2a      	ldr	r3, [pc, #168]	@ (802136c <_dtoa_r+0x388>)
 80212c2:	400a      	ands	r2, r1
 80212c4:	00d2      	lsls	r2, r2, #3
 80212c6:	189b      	adds	r3, r3, r2
 80212c8:	681e      	ldr	r6, [r3, #0]
 80212ca:	685f      	ldr	r7, [r3, #4]
 80212cc:	9b04      	ldr	r3, [sp, #16]
 80212ce:	2402      	movs	r4, #2
 80212d0:	111d      	asrs	r5, r3, #4
 80212d2:	05db      	lsls	r3, r3, #23
 80212d4:	d50a      	bpl.n	80212ec <_dtoa_r+0x308>
 80212d6:	4b2a      	ldr	r3, [pc, #168]	@ (8021380 <_dtoa_r+0x39c>)
 80212d8:	400d      	ands	r5, r1
 80212da:	6a1a      	ldr	r2, [r3, #32]
 80212dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80212de:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80212e0:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80212e2:	f7e0 ff69 	bl	80021b8 <__aeabi_ddiv>
 80212e6:	900a      	str	r0, [sp, #40]	@ 0x28
 80212e8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80212ea:	3401      	adds	r4, #1
 80212ec:	4b24      	ldr	r3, [pc, #144]	@ (8021380 <_dtoa_r+0x39c>)
 80212ee:	930c      	str	r3, [sp, #48]	@ 0x30
 80212f0:	2d00      	cmp	r5, #0
 80212f2:	d108      	bne.n	8021306 <_dtoa_r+0x322>
 80212f4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80212f6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80212f8:	0032      	movs	r2, r6
 80212fa:	003b      	movs	r3, r7
 80212fc:	f7e0 ff5c 	bl	80021b8 <__aeabi_ddiv>
 8021300:	900a      	str	r0, [sp, #40]	@ 0x28
 8021302:	910b      	str	r1, [sp, #44]	@ 0x2c
 8021304:	e059      	b.n	80213ba <_dtoa_r+0x3d6>
 8021306:	2301      	movs	r3, #1
 8021308:	421d      	tst	r5, r3
 802130a:	d009      	beq.n	8021320 <_dtoa_r+0x33c>
 802130c:	18e4      	adds	r4, r4, r3
 802130e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021310:	0030      	movs	r0, r6
 8021312:	681a      	ldr	r2, [r3, #0]
 8021314:	685b      	ldr	r3, [r3, #4]
 8021316:	0039      	movs	r1, r7
 8021318:	f7e1 fb88 	bl	8002a2c <__aeabi_dmul>
 802131c:	0006      	movs	r6, r0
 802131e:	000f      	movs	r7, r1
 8021320:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021322:	106d      	asrs	r5, r5, #1
 8021324:	3308      	adds	r3, #8
 8021326:	e7e2      	b.n	80212ee <_dtoa_r+0x30a>
 8021328:	08026ed5 	.word	0x08026ed5
 802132c:	08026eec 	.word	0x08026eec
 8021330:	7ff00000 	.word	0x7ff00000
 8021334:	0000270f 	.word	0x0000270f
 8021338:	08026ed1 	.word	0x08026ed1
 802133c:	08026ed4 	.word	0x08026ed4
 8021340:	08026fd8 	.word	0x08026fd8
 8021344:	08026fd7 	.word	0x08026fd7
 8021348:	3ff00000 	.word	0x3ff00000
 802134c:	fffffc01 	.word	0xfffffc01
 8021350:	3ff80000 	.word	0x3ff80000
 8021354:	636f4361 	.word	0x636f4361
 8021358:	3fd287a7 	.word	0x3fd287a7
 802135c:	8b60c8b3 	.word	0x8b60c8b3
 8021360:	3fc68a28 	.word	0x3fc68a28
 8021364:	509f79fb 	.word	0x509f79fb
 8021368:	3fd34413 	.word	0x3fd34413
 802136c:	080270b8 	.word	0x080270b8
 8021370:	00000432 	.word	0x00000432
 8021374:	00000412 	.word	0x00000412
 8021378:	fe100000 	.word	0xfe100000
 802137c:	08026f44 	.word	0x08026f44
 8021380:	08027090 	.word	0x08027090
 8021384:	9b04      	ldr	r3, [sp, #16]
 8021386:	2402      	movs	r4, #2
 8021388:	2b00      	cmp	r3, #0
 802138a:	d016      	beq.n	80213ba <_dtoa_r+0x3d6>
 802138c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 802138e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8021390:	220f      	movs	r2, #15
 8021392:	425d      	negs	r5, r3
 8021394:	402a      	ands	r2, r5
 8021396:	4bd5      	ldr	r3, [pc, #852]	@ (80216ec <_dtoa_r+0x708>)
 8021398:	00d2      	lsls	r2, r2, #3
 802139a:	189b      	adds	r3, r3, r2
 802139c:	681a      	ldr	r2, [r3, #0]
 802139e:	685b      	ldr	r3, [r3, #4]
 80213a0:	f7e1 fb44 	bl	8002a2c <__aeabi_dmul>
 80213a4:	2701      	movs	r7, #1
 80213a6:	2300      	movs	r3, #0
 80213a8:	900a      	str	r0, [sp, #40]	@ 0x28
 80213aa:	910b      	str	r1, [sp, #44]	@ 0x2c
 80213ac:	4ed0      	ldr	r6, [pc, #832]	@ (80216f0 <_dtoa_r+0x70c>)
 80213ae:	112d      	asrs	r5, r5, #4
 80213b0:	2d00      	cmp	r5, #0
 80213b2:	d000      	beq.n	80213b6 <_dtoa_r+0x3d2>
 80213b4:	e095      	b.n	80214e2 <_dtoa_r+0x4fe>
 80213b6:	2b00      	cmp	r3, #0
 80213b8:	d1a2      	bne.n	8021300 <_dtoa_r+0x31c>
 80213ba:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80213bc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80213be:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80213c0:	2b00      	cmp	r3, #0
 80213c2:	d100      	bne.n	80213c6 <_dtoa_r+0x3e2>
 80213c4:	e098      	b.n	80214f8 <_dtoa_r+0x514>
 80213c6:	2200      	movs	r2, #0
 80213c8:	0030      	movs	r0, r6
 80213ca:	0039      	movs	r1, r7
 80213cc:	4bc9      	ldr	r3, [pc, #804]	@ (80216f4 <_dtoa_r+0x710>)
 80213ce:	f7df f84d 	bl	800046c <__aeabi_dcmplt>
 80213d2:	2800      	cmp	r0, #0
 80213d4:	d100      	bne.n	80213d8 <_dtoa_r+0x3f4>
 80213d6:	e08f      	b.n	80214f8 <_dtoa_r+0x514>
 80213d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80213da:	2b00      	cmp	r3, #0
 80213dc:	d100      	bne.n	80213e0 <_dtoa_r+0x3fc>
 80213de:	e08b      	b.n	80214f8 <_dtoa_r+0x514>
 80213e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80213e2:	2b00      	cmp	r3, #0
 80213e4:	dd37      	ble.n	8021456 <_dtoa_r+0x472>
 80213e6:	9b04      	ldr	r3, [sp, #16]
 80213e8:	2200      	movs	r2, #0
 80213ea:	3b01      	subs	r3, #1
 80213ec:	930c      	str	r3, [sp, #48]	@ 0x30
 80213ee:	0030      	movs	r0, r6
 80213f0:	4bc1      	ldr	r3, [pc, #772]	@ (80216f8 <_dtoa_r+0x714>)
 80213f2:	0039      	movs	r1, r7
 80213f4:	f7e1 fb1a 	bl	8002a2c <__aeabi_dmul>
 80213f8:	900a      	str	r0, [sp, #40]	@ 0x28
 80213fa:	910b      	str	r1, [sp, #44]	@ 0x2c
 80213fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80213fe:	3401      	adds	r4, #1
 8021400:	0020      	movs	r0, r4
 8021402:	9311      	str	r3, [sp, #68]	@ 0x44
 8021404:	f7e2 fa60 	bl	80038c8 <__aeabi_i2d>
 8021408:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 802140a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 802140c:	f7e1 fb0e 	bl	8002a2c <__aeabi_dmul>
 8021410:	4bba      	ldr	r3, [pc, #744]	@ (80216fc <_dtoa_r+0x718>)
 8021412:	2200      	movs	r2, #0
 8021414:	f7e0 fb0a 	bl	8001a2c <__aeabi_dadd>
 8021418:	4bb9      	ldr	r3, [pc, #740]	@ (8021700 <_dtoa_r+0x71c>)
 802141a:	0006      	movs	r6, r0
 802141c:	18cf      	adds	r7, r1, r3
 802141e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021420:	2b00      	cmp	r3, #0
 8021422:	d16d      	bne.n	8021500 <_dtoa_r+0x51c>
 8021424:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8021426:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8021428:	2200      	movs	r2, #0
 802142a:	4bb6      	ldr	r3, [pc, #728]	@ (8021704 <_dtoa_r+0x720>)
 802142c:	f7e1 fde4 	bl	8002ff8 <__aeabi_dsub>
 8021430:	0032      	movs	r2, r6
 8021432:	003b      	movs	r3, r7
 8021434:	0004      	movs	r4, r0
 8021436:	000d      	movs	r5, r1
 8021438:	f7df f82c 	bl	8000494 <__aeabi_dcmpgt>
 802143c:	2800      	cmp	r0, #0
 802143e:	d000      	beq.n	8021442 <_dtoa_r+0x45e>
 8021440:	e2b6      	b.n	80219b0 <_dtoa_r+0x9cc>
 8021442:	2180      	movs	r1, #128	@ 0x80
 8021444:	0609      	lsls	r1, r1, #24
 8021446:	187b      	adds	r3, r7, r1
 8021448:	0032      	movs	r2, r6
 802144a:	0020      	movs	r0, r4
 802144c:	0029      	movs	r1, r5
 802144e:	f7df f80d 	bl	800046c <__aeabi_dcmplt>
 8021452:	2800      	cmp	r0, #0
 8021454:	d128      	bne.n	80214a8 <_dtoa_r+0x4c4>
 8021456:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8021458:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 802145a:	930a      	str	r3, [sp, #40]	@ 0x28
 802145c:	940b      	str	r4, [sp, #44]	@ 0x2c
 802145e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8021460:	2b00      	cmp	r3, #0
 8021462:	da00      	bge.n	8021466 <_dtoa_r+0x482>
 8021464:	e174      	b.n	8021750 <_dtoa_r+0x76c>
 8021466:	9a04      	ldr	r2, [sp, #16]
 8021468:	2a0e      	cmp	r2, #14
 802146a:	dd00      	ble.n	802146e <_dtoa_r+0x48a>
 802146c:	e170      	b.n	8021750 <_dtoa_r+0x76c>
 802146e:	4b9f      	ldr	r3, [pc, #636]	@ (80216ec <_dtoa_r+0x708>)
 8021470:	00d2      	lsls	r2, r2, #3
 8021472:	189b      	adds	r3, r3, r2
 8021474:	685c      	ldr	r4, [r3, #4]
 8021476:	681b      	ldr	r3, [r3, #0]
 8021478:	9306      	str	r3, [sp, #24]
 802147a:	9407      	str	r4, [sp, #28]
 802147c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 802147e:	2b00      	cmp	r3, #0
 8021480:	db00      	blt.n	8021484 <_dtoa_r+0x4a0>
 8021482:	e0e7      	b.n	8021654 <_dtoa_r+0x670>
 8021484:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021486:	2b00      	cmp	r3, #0
 8021488:	dd00      	ble.n	802148c <_dtoa_r+0x4a8>
 802148a:	e0e3      	b.n	8021654 <_dtoa_r+0x670>
 802148c:	d10c      	bne.n	80214a8 <_dtoa_r+0x4c4>
 802148e:	9806      	ldr	r0, [sp, #24]
 8021490:	9907      	ldr	r1, [sp, #28]
 8021492:	2200      	movs	r2, #0
 8021494:	4b9b      	ldr	r3, [pc, #620]	@ (8021704 <_dtoa_r+0x720>)
 8021496:	f7e1 fac9 	bl	8002a2c <__aeabi_dmul>
 802149a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 802149c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 802149e:	f7df f803 	bl	80004a8 <__aeabi_dcmpge>
 80214a2:	2800      	cmp	r0, #0
 80214a4:	d100      	bne.n	80214a8 <_dtoa_r+0x4c4>
 80214a6:	e286      	b.n	80219b6 <_dtoa_r+0x9d2>
 80214a8:	2600      	movs	r6, #0
 80214aa:	0037      	movs	r7, r6
 80214ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80214ae:	9c08      	ldr	r4, [sp, #32]
 80214b0:	43db      	mvns	r3, r3
 80214b2:	930c      	str	r3, [sp, #48]	@ 0x30
 80214b4:	9704      	str	r7, [sp, #16]
 80214b6:	2700      	movs	r7, #0
 80214b8:	0031      	movs	r1, r6
 80214ba:	9803      	ldr	r0, [sp, #12]
 80214bc:	f000 fccc 	bl	8021e58 <_Bfree>
 80214c0:	9b04      	ldr	r3, [sp, #16]
 80214c2:	2b00      	cmp	r3, #0
 80214c4:	d100      	bne.n	80214c8 <_dtoa_r+0x4e4>
 80214c6:	e0bb      	b.n	8021640 <_dtoa_r+0x65c>
 80214c8:	2f00      	cmp	r7, #0
 80214ca:	d005      	beq.n	80214d8 <_dtoa_r+0x4f4>
 80214cc:	429f      	cmp	r7, r3
 80214ce:	d003      	beq.n	80214d8 <_dtoa_r+0x4f4>
 80214d0:	0039      	movs	r1, r7
 80214d2:	9803      	ldr	r0, [sp, #12]
 80214d4:	f000 fcc0 	bl	8021e58 <_Bfree>
 80214d8:	9904      	ldr	r1, [sp, #16]
 80214da:	9803      	ldr	r0, [sp, #12]
 80214dc:	f000 fcbc 	bl	8021e58 <_Bfree>
 80214e0:	e0ae      	b.n	8021640 <_dtoa_r+0x65c>
 80214e2:	423d      	tst	r5, r7
 80214e4:	d005      	beq.n	80214f2 <_dtoa_r+0x50e>
 80214e6:	6832      	ldr	r2, [r6, #0]
 80214e8:	6873      	ldr	r3, [r6, #4]
 80214ea:	f7e1 fa9f 	bl	8002a2c <__aeabi_dmul>
 80214ee:	003b      	movs	r3, r7
 80214f0:	3401      	adds	r4, #1
 80214f2:	106d      	asrs	r5, r5, #1
 80214f4:	3608      	adds	r6, #8
 80214f6:	e75b      	b.n	80213b0 <_dtoa_r+0x3cc>
 80214f8:	9b04      	ldr	r3, [sp, #16]
 80214fa:	930c      	str	r3, [sp, #48]	@ 0x30
 80214fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80214fe:	e77f      	b.n	8021400 <_dtoa_r+0x41c>
 8021500:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8021502:	4b7a      	ldr	r3, [pc, #488]	@ (80216ec <_dtoa_r+0x708>)
 8021504:	3a01      	subs	r2, #1
 8021506:	00d2      	lsls	r2, r2, #3
 8021508:	9910      	ldr	r1, [sp, #64]	@ 0x40
 802150a:	189b      	adds	r3, r3, r2
 802150c:	681a      	ldr	r2, [r3, #0]
 802150e:	685b      	ldr	r3, [r3, #4]
 8021510:	2900      	cmp	r1, #0
 8021512:	d04c      	beq.n	80215ae <_dtoa_r+0x5ca>
 8021514:	2000      	movs	r0, #0
 8021516:	497c      	ldr	r1, [pc, #496]	@ (8021708 <_dtoa_r+0x724>)
 8021518:	f7e0 fe4e 	bl	80021b8 <__aeabi_ddiv>
 802151c:	0032      	movs	r2, r6
 802151e:	003b      	movs	r3, r7
 8021520:	f7e1 fd6a 	bl	8002ff8 <__aeabi_dsub>
 8021524:	9a08      	ldr	r2, [sp, #32]
 8021526:	0006      	movs	r6, r0
 8021528:	4694      	mov	ip, r2
 802152a:	000f      	movs	r7, r1
 802152c:	9b08      	ldr	r3, [sp, #32]
 802152e:	9316      	str	r3, [sp, #88]	@ 0x58
 8021530:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021532:	4463      	add	r3, ip
 8021534:	9311      	str	r3, [sp, #68]	@ 0x44
 8021536:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8021538:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 802153a:	f7e2 f989 	bl	8003850 <__aeabi_d2iz>
 802153e:	0005      	movs	r5, r0
 8021540:	f7e2 f9c2 	bl	80038c8 <__aeabi_i2d>
 8021544:	0002      	movs	r2, r0
 8021546:	000b      	movs	r3, r1
 8021548:	980a      	ldr	r0, [sp, #40]	@ 0x28
 802154a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 802154c:	f7e1 fd54 	bl	8002ff8 <__aeabi_dsub>
 8021550:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8021552:	3530      	adds	r5, #48	@ 0x30
 8021554:	1c5c      	adds	r4, r3, #1
 8021556:	701d      	strb	r5, [r3, #0]
 8021558:	0032      	movs	r2, r6
 802155a:	003b      	movs	r3, r7
 802155c:	900a      	str	r0, [sp, #40]	@ 0x28
 802155e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8021560:	f7de ff84 	bl	800046c <__aeabi_dcmplt>
 8021564:	2800      	cmp	r0, #0
 8021566:	d16b      	bne.n	8021640 <_dtoa_r+0x65c>
 8021568:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 802156a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 802156c:	2000      	movs	r0, #0
 802156e:	4961      	ldr	r1, [pc, #388]	@ (80216f4 <_dtoa_r+0x710>)
 8021570:	f7e1 fd42 	bl	8002ff8 <__aeabi_dsub>
 8021574:	0032      	movs	r2, r6
 8021576:	003b      	movs	r3, r7
 8021578:	f7de ff78 	bl	800046c <__aeabi_dcmplt>
 802157c:	2800      	cmp	r0, #0
 802157e:	d000      	beq.n	8021582 <_dtoa_r+0x59e>
 8021580:	e0c6      	b.n	8021710 <_dtoa_r+0x72c>
 8021582:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021584:	42a3      	cmp	r3, r4
 8021586:	d100      	bne.n	802158a <_dtoa_r+0x5a6>
 8021588:	e765      	b.n	8021456 <_dtoa_r+0x472>
 802158a:	2200      	movs	r2, #0
 802158c:	0030      	movs	r0, r6
 802158e:	0039      	movs	r1, r7
 8021590:	4b59      	ldr	r3, [pc, #356]	@ (80216f8 <_dtoa_r+0x714>)
 8021592:	f7e1 fa4b 	bl	8002a2c <__aeabi_dmul>
 8021596:	2200      	movs	r2, #0
 8021598:	0006      	movs	r6, r0
 802159a:	000f      	movs	r7, r1
 802159c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 802159e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80215a0:	4b55      	ldr	r3, [pc, #340]	@ (80216f8 <_dtoa_r+0x714>)
 80215a2:	f7e1 fa43 	bl	8002a2c <__aeabi_dmul>
 80215a6:	9416      	str	r4, [sp, #88]	@ 0x58
 80215a8:	900a      	str	r0, [sp, #40]	@ 0x28
 80215aa:	910b      	str	r1, [sp, #44]	@ 0x2c
 80215ac:	e7c3      	b.n	8021536 <_dtoa_r+0x552>
 80215ae:	0030      	movs	r0, r6
 80215b0:	0039      	movs	r1, r7
 80215b2:	f7e1 fa3b 	bl	8002a2c <__aeabi_dmul>
 80215b6:	9d08      	ldr	r5, [sp, #32]
 80215b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80215ba:	002b      	movs	r3, r5
 80215bc:	4694      	mov	ip, r2
 80215be:	9016      	str	r0, [sp, #88]	@ 0x58
 80215c0:	9117      	str	r1, [sp, #92]	@ 0x5c
 80215c2:	4463      	add	r3, ip
 80215c4:	9319      	str	r3, [sp, #100]	@ 0x64
 80215c6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80215c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80215ca:	f7e2 f941 	bl	8003850 <__aeabi_d2iz>
 80215ce:	0004      	movs	r4, r0
 80215d0:	f7e2 f97a 	bl	80038c8 <__aeabi_i2d>
 80215d4:	000b      	movs	r3, r1
 80215d6:	0002      	movs	r2, r0
 80215d8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80215da:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80215dc:	f7e1 fd0c 	bl	8002ff8 <__aeabi_dsub>
 80215e0:	3430      	adds	r4, #48	@ 0x30
 80215e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80215e4:	702c      	strb	r4, [r5, #0]
 80215e6:	3501      	adds	r5, #1
 80215e8:	0006      	movs	r6, r0
 80215ea:	000f      	movs	r7, r1
 80215ec:	42ab      	cmp	r3, r5
 80215ee:	d12a      	bne.n	8021646 <_dtoa_r+0x662>
 80215f0:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80215f2:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 80215f4:	9b08      	ldr	r3, [sp, #32]
 80215f6:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80215f8:	469c      	mov	ip, r3
 80215fa:	2200      	movs	r2, #0
 80215fc:	4b42      	ldr	r3, [pc, #264]	@ (8021708 <_dtoa_r+0x724>)
 80215fe:	4464      	add	r4, ip
 8021600:	f7e0 fa14 	bl	8001a2c <__aeabi_dadd>
 8021604:	0002      	movs	r2, r0
 8021606:	000b      	movs	r3, r1
 8021608:	0030      	movs	r0, r6
 802160a:	0039      	movs	r1, r7
 802160c:	f7de ff42 	bl	8000494 <__aeabi_dcmpgt>
 8021610:	2800      	cmp	r0, #0
 8021612:	d000      	beq.n	8021616 <_dtoa_r+0x632>
 8021614:	e07c      	b.n	8021710 <_dtoa_r+0x72c>
 8021616:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8021618:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 802161a:	2000      	movs	r0, #0
 802161c:	493a      	ldr	r1, [pc, #232]	@ (8021708 <_dtoa_r+0x724>)
 802161e:	f7e1 fceb 	bl	8002ff8 <__aeabi_dsub>
 8021622:	0002      	movs	r2, r0
 8021624:	000b      	movs	r3, r1
 8021626:	0030      	movs	r0, r6
 8021628:	0039      	movs	r1, r7
 802162a:	f7de ff1f 	bl	800046c <__aeabi_dcmplt>
 802162e:	2800      	cmp	r0, #0
 8021630:	d100      	bne.n	8021634 <_dtoa_r+0x650>
 8021632:	e710      	b.n	8021456 <_dtoa_r+0x472>
 8021634:	0023      	movs	r3, r4
 8021636:	3c01      	subs	r4, #1
 8021638:	7822      	ldrb	r2, [r4, #0]
 802163a:	2a30      	cmp	r2, #48	@ 0x30
 802163c:	d0fa      	beq.n	8021634 <_dtoa_r+0x650>
 802163e:	001c      	movs	r4, r3
 8021640:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021642:	9304      	str	r3, [sp, #16]
 8021644:	e042      	b.n	80216cc <_dtoa_r+0x6e8>
 8021646:	2200      	movs	r2, #0
 8021648:	4b2b      	ldr	r3, [pc, #172]	@ (80216f8 <_dtoa_r+0x714>)
 802164a:	f7e1 f9ef 	bl	8002a2c <__aeabi_dmul>
 802164e:	900a      	str	r0, [sp, #40]	@ 0x28
 8021650:	910b      	str	r1, [sp, #44]	@ 0x2c
 8021652:	e7b8      	b.n	80215c6 <_dtoa_r+0x5e2>
 8021654:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021656:	9d08      	ldr	r5, [sp, #32]
 8021658:	3b01      	subs	r3, #1
 802165a:	195b      	adds	r3, r3, r5
 802165c:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 802165e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8021660:	930a      	str	r3, [sp, #40]	@ 0x28
 8021662:	9a06      	ldr	r2, [sp, #24]
 8021664:	9b07      	ldr	r3, [sp, #28]
 8021666:	0030      	movs	r0, r6
 8021668:	0039      	movs	r1, r7
 802166a:	f7e0 fda5 	bl	80021b8 <__aeabi_ddiv>
 802166e:	f7e2 f8ef 	bl	8003850 <__aeabi_d2iz>
 8021672:	9009      	str	r0, [sp, #36]	@ 0x24
 8021674:	f7e2 f928 	bl	80038c8 <__aeabi_i2d>
 8021678:	9a06      	ldr	r2, [sp, #24]
 802167a:	9b07      	ldr	r3, [sp, #28]
 802167c:	f7e1 f9d6 	bl	8002a2c <__aeabi_dmul>
 8021680:	0002      	movs	r2, r0
 8021682:	000b      	movs	r3, r1
 8021684:	0030      	movs	r0, r6
 8021686:	0039      	movs	r1, r7
 8021688:	f7e1 fcb6 	bl	8002ff8 <__aeabi_dsub>
 802168c:	002b      	movs	r3, r5
 802168e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8021690:	3501      	adds	r5, #1
 8021692:	3230      	adds	r2, #48	@ 0x30
 8021694:	701a      	strb	r2, [r3, #0]
 8021696:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8021698:	002c      	movs	r4, r5
 802169a:	429a      	cmp	r2, r3
 802169c:	d14b      	bne.n	8021736 <_dtoa_r+0x752>
 802169e:	0002      	movs	r2, r0
 80216a0:	000b      	movs	r3, r1
 80216a2:	f7e0 f9c3 	bl	8001a2c <__aeabi_dadd>
 80216a6:	9a06      	ldr	r2, [sp, #24]
 80216a8:	9b07      	ldr	r3, [sp, #28]
 80216aa:	0006      	movs	r6, r0
 80216ac:	000f      	movs	r7, r1
 80216ae:	f7de fef1 	bl	8000494 <__aeabi_dcmpgt>
 80216b2:	2800      	cmp	r0, #0
 80216b4:	d12a      	bne.n	802170c <_dtoa_r+0x728>
 80216b6:	9a06      	ldr	r2, [sp, #24]
 80216b8:	9b07      	ldr	r3, [sp, #28]
 80216ba:	0030      	movs	r0, r6
 80216bc:	0039      	movs	r1, r7
 80216be:	f7de fecf 	bl	8000460 <__aeabi_dcmpeq>
 80216c2:	2800      	cmp	r0, #0
 80216c4:	d002      	beq.n	80216cc <_dtoa_r+0x6e8>
 80216c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80216c8:	07dd      	lsls	r5, r3, #31
 80216ca:	d41f      	bmi.n	802170c <_dtoa_r+0x728>
 80216cc:	9905      	ldr	r1, [sp, #20]
 80216ce:	9803      	ldr	r0, [sp, #12]
 80216d0:	f000 fbc2 	bl	8021e58 <_Bfree>
 80216d4:	2300      	movs	r3, #0
 80216d6:	7023      	strb	r3, [r4, #0]
 80216d8:	9b04      	ldr	r3, [sp, #16]
 80216da:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80216dc:	3301      	adds	r3, #1
 80216de:	6013      	str	r3, [r2, #0]
 80216e0:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80216e2:	2b00      	cmp	r3, #0
 80216e4:	d100      	bne.n	80216e8 <_dtoa_r+0x704>
 80216e6:	e4c7      	b.n	8021078 <_dtoa_r+0x94>
 80216e8:	601c      	str	r4, [r3, #0]
 80216ea:	e4c5      	b.n	8021078 <_dtoa_r+0x94>
 80216ec:	080270b8 	.word	0x080270b8
 80216f0:	08027090 	.word	0x08027090
 80216f4:	3ff00000 	.word	0x3ff00000
 80216f8:	40240000 	.word	0x40240000
 80216fc:	401c0000 	.word	0x401c0000
 8021700:	fcc00000 	.word	0xfcc00000
 8021704:	40140000 	.word	0x40140000
 8021708:	3fe00000 	.word	0x3fe00000
 802170c:	9b04      	ldr	r3, [sp, #16]
 802170e:	930c      	str	r3, [sp, #48]	@ 0x30
 8021710:	0023      	movs	r3, r4
 8021712:	001c      	movs	r4, r3
 8021714:	3b01      	subs	r3, #1
 8021716:	781a      	ldrb	r2, [r3, #0]
 8021718:	2a39      	cmp	r2, #57	@ 0x39
 802171a:	d108      	bne.n	802172e <_dtoa_r+0x74a>
 802171c:	9a08      	ldr	r2, [sp, #32]
 802171e:	429a      	cmp	r2, r3
 8021720:	d1f7      	bne.n	8021712 <_dtoa_r+0x72e>
 8021722:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8021724:	9908      	ldr	r1, [sp, #32]
 8021726:	3201      	adds	r2, #1
 8021728:	920c      	str	r2, [sp, #48]	@ 0x30
 802172a:	2230      	movs	r2, #48	@ 0x30
 802172c:	700a      	strb	r2, [r1, #0]
 802172e:	781a      	ldrb	r2, [r3, #0]
 8021730:	3201      	adds	r2, #1
 8021732:	701a      	strb	r2, [r3, #0]
 8021734:	e784      	b.n	8021640 <_dtoa_r+0x65c>
 8021736:	2200      	movs	r2, #0
 8021738:	4bc6      	ldr	r3, [pc, #792]	@ (8021a54 <_dtoa_r+0xa70>)
 802173a:	f7e1 f977 	bl	8002a2c <__aeabi_dmul>
 802173e:	2200      	movs	r2, #0
 8021740:	2300      	movs	r3, #0
 8021742:	0006      	movs	r6, r0
 8021744:	000f      	movs	r7, r1
 8021746:	f7de fe8b 	bl	8000460 <__aeabi_dcmpeq>
 802174a:	2800      	cmp	r0, #0
 802174c:	d089      	beq.n	8021662 <_dtoa_r+0x67e>
 802174e:	e7bd      	b.n	80216cc <_dtoa_r+0x6e8>
 8021750:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8021752:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8021754:	9c06      	ldr	r4, [sp, #24]
 8021756:	2f00      	cmp	r7, #0
 8021758:	d014      	beq.n	8021784 <_dtoa_r+0x7a0>
 802175a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 802175c:	2a01      	cmp	r2, #1
 802175e:	dd00      	ble.n	8021762 <_dtoa_r+0x77e>
 8021760:	e0e4      	b.n	802192c <_dtoa_r+0x948>
 8021762:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8021764:	2a00      	cmp	r2, #0
 8021766:	d100      	bne.n	802176a <_dtoa_r+0x786>
 8021768:	e0da      	b.n	8021920 <_dtoa_r+0x93c>
 802176a:	4abb      	ldr	r2, [pc, #748]	@ (8021a58 <_dtoa_r+0xa74>)
 802176c:	189b      	adds	r3, r3, r2
 802176e:	9a06      	ldr	r2, [sp, #24]
 8021770:	2101      	movs	r1, #1
 8021772:	18d2      	adds	r2, r2, r3
 8021774:	9206      	str	r2, [sp, #24]
 8021776:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8021778:	9803      	ldr	r0, [sp, #12]
 802177a:	18d3      	adds	r3, r2, r3
 802177c:	930d      	str	r3, [sp, #52]	@ 0x34
 802177e:	f000 fc6f 	bl	8022060 <__i2b>
 8021782:	0007      	movs	r7, r0
 8021784:	2c00      	cmp	r4, #0
 8021786:	d00e      	beq.n	80217a6 <_dtoa_r+0x7c2>
 8021788:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 802178a:	2b00      	cmp	r3, #0
 802178c:	dd0b      	ble.n	80217a6 <_dtoa_r+0x7c2>
 802178e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8021790:	0023      	movs	r3, r4
 8021792:	4294      	cmp	r4, r2
 8021794:	dd00      	ble.n	8021798 <_dtoa_r+0x7b4>
 8021796:	0013      	movs	r3, r2
 8021798:	9a06      	ldr	r2, [sp, #24]
 802179a:	1ae4      	subs	r4, r4, r3
 802179c:	1ad2      	subs	r2, r2, r3
 802179e:	9206      	str	r2, [sp, #24]
 80217a0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80217a2:	1ad3      	subs	r3, r2, r3
 80217a4:	930d      	str	r3, [sp, #52]	@ 0x34
 80217a6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80217a8:	2b00      	cmp	r3, #0
 80217aa:	d021      	beq.n	80217f0 <_dtoa_r+0x80c>
 80217ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80217ae:	2b00      	cmp	r3, #0
 80217b0:	d100      	bne.n	80217b4 <_dtoa_r+0x7d0>
 80217b2:	e0d3      	b.n	802195c <_dtoa_r+0x978>
 80217b4:	9e05      	ldr	r6, [sp, #20]
 80217b6:	2d00      	cmp	r5, #0
 80217b8:	d014      	beq.n	80217e4 <_dtoa_r+0x800>
 80217ba:	0039      	movs	r1, r7
 80217bc:	002a      	movs	r2, r5
 80217be:	9803      	ldr	r0, [sp, #12]
 80217c0:	f000 fd10 	bl	80221e4 <__pow5mult>
 80217c4:	9a05      	ldr	r2, [sp, #20]
 80217c6:	0001      	movs	r1, r0
 80217c8:	0007      	movs	r7, r0
 80217ca:	9803      	ldr	r0, [sp, #12]
 80217cc:	f000 fc60 	bl	8022090 <__multiply>
 80217d0:	0006      	movs	r6, r0
 80217d2:	9905      	ldr	r1, [sp, #20]
 80217d4:	9803      	ldr	r0, [sp, #12]
 80217d6:	f000 fb3f 	bl	8021e58 <_Bfree>
 80217da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80217dc:	9605      	str	r6, [sp, #20]
 80217de:	1b5b      	subs	r3, r3, r5
 80217e0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80217e2:	d005      	beq.n	80217f0 <_dtoa_r+0x80c>
 80217e4:	0031      	movs	r1, r6
 80217e6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80217e8:	9803      	ldr	r0, [sp, #12]
 80217ea:	f000 fcfb 	bl	80221e4 <__pow5mult>
 80217ee:	9005      	str	r0, [sp, #20]
 80217f0:	2101      	movs	r1, #1
 80217f2:	9803      	ldr	r0, [sp, #12]
 80217f4:	f000 fc34 	bl	8022060 <__i2b>
 80217f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80217fa:	0006      	movs	r6, r0
 80217fc:	2b00      	cmp	r3, #0
 80217fe:	d100      	bne.n	8021802 <_dtoa_r+0x81e>
 8021800:	e1bc      	b.n	8021b7c <_dtoa_r+0xb98>
 8021802:	001a      	movs	r2, r3
 8021804:	0001      	movs	r1, r0
 8021806:	9803      	ldr	r0, [sp, #12]
 8021808:	f000 fcec 	bl	80221e4 <__pow5mult>
 802180c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 802180e:	0006      	movs	r6, r0
 8021810:	2500      	movs	r5, #0
 8021812:	2b01      	cmp	r3, #1
 8021814:	dc16      	bgt.n	8021844 <_dtoa_r+0x860>
 8021816:	2500      	movs	r5, #0
 8021818:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802181a:	42ab      	cmp	r3, r5
 802181c:	d10e      	bne.n	802183c <_dtoa_r+0x858>
 802181e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8021820:	031b      	lsls	r3, r3, #12
 8021822:	42ab      	cmp	r3, r5
 8021824:	d10a      	bne.n	802183c <_dtoa_r+0x858>
 8021826:	4b8d      	ldr	r3, [pc, #564]	@ (8021a5c <_dtoa_r+0xa78>)
 8021828:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 802182a:	4213      	tst	r3, r2
 802182c:	d006      	beq.n	802183c <_dtoa_r+0x858>
 802182e:	9b06      	ldr	r3, [sp, #24]
 8021830:	3501      	adds	r5, #1
 8021832:	3301      	adds	r3, #1
 8021834:	9306      	str	r3, [sp, #24]
 8021836:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021838:	3301      	adds	r3, #1
 802183a:	930d      	str	r3, [sp, #52]	@ 0x34
 802183c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 802183e:	2001      	movs	r0, #1
 8021840:	2b00      	cmp	r3, #0
 8021842:	d008      	beq.n	8021856 <_dtoa_r+0x872>
 8021844:	6933      	ldr	r3, [r6, #16]
 8021846:	3303      	adds	r3, #3
 8021848:	009b      	lsls	r3, r3, #2
 802184a:	18f3      	adds	r3, r6, r3
 802184c:	6858      	ldr	r0, [r3, #4]
 802184e:	f000 fbb7 	bl	8021fc0 <__hi0bits>
 8021852:	2320      	movs	r3, #32
 8021854:	1a18      	subs	r0, r3, r0
 8021856:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021858:	1818      	adds	r0, r3, r0
 802185a:	0002      	movs	r2, r0
 802185c:	231f      	movs	r3, #31
 802185e:	401a      	ands	r2, r3
 8021860:	4218      	tst	r0, r3
 8021862:	d100      	bne.n	8021866 <_dtoa_r+0x882>
 8021864:	e081      	b.n	802196a <_dtoa_r+0x986>
 8021866:	3301      	adds	r3, #1
 8021868:	1a9b      	subs	r3, r3, r2
 802186a:	2b04      	cmp	r3, #4
 802186c:	dd79      	ble.n	8021962 <_dtoa_r+0x97e>
 802186e:	231c      	movs	r3, #28
 8021870:	1a9b      	subs	r3, r3, r2
 8021872:	9a06      	ldr	r2, [sp, #24]
 8021874:	18e4      	adds	r4, r4, r3
 8021876:	18d2      	adds	r2, r2, r3
 8021878:	9206      	str	r2, [sp, #24]
 802187a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 802187c:	18d3      	adds	r3, r2, r3
 802187e:	930d      	str	r3, [sp, #52]	@ 0x34
 8021880:	9b06      	ldr	r3, [sp, #24]
 8021882:	2b00      	cmp	r3, #0
 8021884:	dd05      	ble.n	8021892 <_dtoa_r+0x8ae>
 8021886:	001a      	movs	r2, r3
 8021888:	9905      	ldr	r1, [sp, #20]
 802188a:	9803      	ldr	r0, [sp, #12]
 802188c:	f000 fd06 	bl	802229c <__lshift>
 8021890:	9005      	str	r0, [sp, #20]
 8021892:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021894:	2b00      	cmp	r3, #0
 8021896:	dd05      	ble.n	80218a4 <_dtoa_r+0x8c0>
 8021898:	0031      	movs	r1, r6
 802189a:	001a      	movs	r2, r3
 802189c:	9803      	ldr	r0, [sp, #12]
 802189e:	f000 fcfd 	bl	802229c <__lshift>
 80218a2:	0006      	movs	r6, r0
 80218a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80218a6:	2b00      	cmp	r3, #0
 80218a8:	d061      	beq.n	802196e <_dtoa_r+0x98a>
 80218aa:	0031      	movs	r1, r6
 80218ac:	9805      	ldr	r0, [sp, #20]
 80218ae:	f000 fd61 	bl	8022374 <__mcmp>
 80218b2:	2800      	cmp	r0, #0
 80218b4:	da5b      	bge.n	802196e <_dtoa_r+0x98a>
 80218b6:	9b04      	ldr	r3, [sp, #16]
 80218b8:	220a      	movs	r2, #10
 80218ba:	3b01      	subs	r3, #1
 80218bc:	930c      	str	r3, [sp, #48]	@ 0x30
 80218be:	9905      	ldr	r1, [sp, #20]
 80218c0:	2300      	movs	r3, #0
 80218c2:	9803      	ldr	r0, [sp, #12]
 80218c4:	f000 faec 	bl	8021ea0 <__multadd>
 80218c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80218ca:	9005      	str	r0, [sp, #20]
 80218cc:	2b00      	cmp	r3, #0
 80218ce:	d100      	bne.n	80218d2 <_dtoa_r+0x8ee>
 80218d0:	e15b      	b.n	8021b8a <_dtoa_r+0xba6>
 80218d2:	2300      	movs	r3, #0
 80218d4:	0039      	movs	r1, r7
 80218d6:	220a      	movs	r2, #10
 80218d8:	9803      	ldr	r0, [sp, #12]
 80218da:	f000 fae1 	bl	8021ea0 <__multadd>
 80218de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80218e0:	0007      	movs	r7, r0
 80218e2:	2b00      	cmp	r3, #0
 80218e4:	dc4d      	bgt.n	8021982 <_dtoa_r+0x99e>
 80218e6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80218e8:	2b02      	cmp	r3, #2
 80218ea:	dd46      	ble.n	802197a <_dtoa_r+0x996>
 80218ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80218ee:	2b00      	cmp	r3, #0
 80218f0:	d000      	beq.n	80218f4 <_dtoa_r+0x910>
 80218f2:	e5db      	b.n	80214ac <_dtoa_r+0x4c8>
 80218f4:	0031      	movs	r1, r6
 80218f6:	2205      	movs	r2, #5
 80218f8:	9803      	ldr	r0, [sp, #12]
 80218fa:	f000 fad1 	bl	8021ea0 <__multadd>
 80218fe:	0006      	movs	r6, r0
 8021900:	0001      	movs	r1, r0
 8021902:	9805      	ldr	r0, [sp, #20]
 8021904:	f000 fd36 	bl	8022374 <__mcmp>
 8021908:	2800      	cmp	r0, #0
 802190a:	dc00      	bgt.n	802190e <_dtoa_r+0x92a>
 802190c:	e5ce      	b.n	80214ac <_dtoa_r+0x4c8>
 802190e:	9b08      	ldr	r3, [sp, #32]
 8021910:	9a08      	ldr	r2, [sp, #32]
 8021912:	1c5c      	adds	r4, r3, #1
 8021914:	2331      	movs	r3, #49	@ 0x31
 8021916:	7013      	strb	r3, [r2, #0]
 8021918:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802191a:	3301      	adds	r3, #1
 802191c:	930c      	str	r3, [sp, #48]	@ 0x30
 802191e:	e5c9      	b.n	80214b4 <_dtoa_r+0x4d0>
 8021920:	2336      	movs	r3, #54	@ 0x36
 8021922:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8021924:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8021926:	1a9b      	subs	r3, r3, r2
 8021928:	9c06      	ldr	r4, [sp, #24]
 802192a:	e720      	b.n	802176e <_dtoa_r+0x78a>
 802192c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802192e:	1e5d      	subs	r5, r3, #1
 8021930:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021932:	42ab      	cmp	r3, r5
 8021934:	db08      	blt.n	8021948 <_dtoa_r+0x964>
 8021936:	1b5d      	subs	r5, r3, r5
 8021938:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802193a:	2b00      	cmp	r3, #0
 802193c:	daf4      	bge.n	8021928 <_dtoa_r+0x944>
 802193e:	9b06      	ldr	r3, [sp, #24]
 8021940:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8021942:	1a9c      	subs	r4, r3, r2
 8021944:	2300      	movs	r3, #0
 8021946:	e712      	b.n	802176e <_dtoa_r+0x78a>
 8021948:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802194a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 802194c:	1aeb      	subs	r3, r5, r3
 802194e:	18d3      	adds	r3, r2, r3
 8021950:	9314      	str	r3, [sp, #80]	@ 0x50
 8021952:	950f      	str	r5, [sp, #60]	@ 0x3c
 8021954:	9c06      	ldr	r4, [sp, #24]
 8021956:	2500      	movs	r5, #0
 8021958:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802195a:	e708      	b.n	802176e <_dtoa_r+0x78a>
 802195c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 802195e:	9905      	ldr	r1, [sp, #20]
 8021960:	e742      	b.n	80217e8 <_dtoa_r+0x804>
 8021962:	2b04      	cmp	r3, #4
 8021964:	d08c      	beq.n	8021880 <_dtoa_r+0x89c>
 8021966:	331c      	adds	r3, #28
 8021968:	e783      	b.n	8021872 <_dtoa_r+0x88e>
 802196a:	0013      	movs	r3, r2
 802196c:	e7fb      	b.n	8021966 <_dtoa_r+0x982>
 802196e:	9b04      	ldr	r3, [sp, #16]
 8021970:	930c      	str	r3, [sp, #48]	@ 0x30
 8021972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021974:	930e      	str	r3, [sp, #56]	@ 0x38
 8021976:	2b00      	cmp	r3, #0
 8021978:	ddb5      	ble.n	80218e6 <_dtoa_r+0x902>
 802197a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 802197c:	2b00      	cmp	r3, #0
 802197e:	d100      	bne.n	8021982 <_dtoa_r+0x99e>
 8021980:	e107      	b.n	8021b92 <_dtoa_r+0xbae>
 8021982:	2c00      	cmp	r4, #0
 8021984:	dd05      	ble.n	8021992 <_dtoa_r+0x9ae>
 8021986:	0039      	movs	r1, r7
 8021988:	0022      	movs	r2, r4
 802198a:	9803      	ldr	r0, [sp, #12]
 802198c:	f000 fc86 	bl	802229c <__lshift>
 8021990:	0007      	movs	r7, r0
 8021992:	9704      	str	r7, [sp, #16]
 8021994:	2d00      	cmp	r5, #0
 8021996:	d020      	beq.n	80219da <_dtoa_r+0x9f6>
 8021998:	6879      	ldr	r1, [r7, #4]
 802199a:	9803      	ldr	r0, [sp, #12]
 802199c:	f000 fa18 	bl	8021dd0 <_Balloc>
 80219a0:	1e04      	subs	r4, r0, #0
 80219a2:	d10c      	bne.n	80219be <_dtoa_r+0x9da>
 80219a4:	0022      	movs	r2, r4
 80219a6:	4b2e      	ldr	r3, [pc, #184]	@ (8021a60 <_dtoa_r+0xa7c>)
 80219a8:	482e      	ldr	r0, [pc, #184]	@ (8021a64 <_dtoa_r+0xa80>)
 80219aa:	492f      	ldr	r1, [pc, #188]	@ (8021a68 <_dtoa_r+0xa84>)
 80219ac:	f7ff fb2f 	bl	802100e <_dtoa_r+0x2a>
 80219b0:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 80219b2:	0037      	movs	r7, r6
 80219b4:	e7ab      	b.n	802190e <_dtoa_r+0x92a>
 80219b6:	9b04      	ldr	r3, [sp, #16]
 80219b8:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80219ba:	930c      	str	r3, [sp, #48]	@ 0x30
 80219bc:	e7f9      	b.n	80219b2 <_dtoa_r+0x9ce>
 80219be:	0039      	movs	r1, r7
 80219c0:	693a      	ldr	r2, [r7, #16]
 80219c2:	310c      	adds	r1, #12
 80219c4:	3202      	adds	r2, #2
 80219c6:	0092      	lsls	r2, r2, #2
 80219c8:	300c      	adds	r0, #12
 80219ca:	f7ff fa77 	bl	8020ebc <memcpy>
 80219ce:	2201      	movs	r2, #1
 80219d0:	0021      	movs	r1, r4
 80219d2:	9803      	ldr	r0, [sp, #12]
 80219d4:	f000 fc62 	bl	802229c <__lshift>
 80219d8:	9004      	str	r0, [sp, #16]
 80219da:	9b08      	ldr	r3, [sp, #32]
 80219dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80219de:	9306      	str	r3, [sp, #24]
 80219e0:	3b01      	subs	r3, #1
 80219e2:	189b      	adds	r3, r3, r2
 80219e4:	2201      	movs	r2, #1
 80219e6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80219e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80219ea:	4013      	ands	r3, r2
 80219ec:	930e      	str	r3, [sp, #56]	@ 0x38
 80219ee:	0031      	movs	r1, r6
 80219f0:	9805      	ldr	r0, [sp, #20]
 80219f2:	f7ff fa71 	bl	8020ed8 <quorem>
 80219f6:	0039      	movs	r1, r7
 80219f8:	0005      	movs	r5, r0
 80219fa:	900a      	str	r0, [sp, #40]	@ 0x28
 80219fc:	9805      	ldr	r0, [sp, #20]
 80219fe:	f000 fcb9 	bl	8022374 <__mcmp>
 8021a02:	9a04      	ldr	r2, [sp, #16]
 8021a04:	900d      	str	r0, [sp, #52]	@ 0x34
 8021a06:	0031      	movs	r1, r6
 8021a08:	9803      	ldr	r0, [sp, #12]
 8021a0a:	f000 fccf 	bl	80223ac <__mdiff>
 8021a0e:	2201      	movs	r2, #1
 8021a10:	68c3      	ldr	r3, [r0, #12]
 8021a12:	0004      	movs	r4, r0
 8021a14:	3530      	adds	r5, #48	@ 0x30
 8021a16:	9209      	str	r2, [sp, #36]	@ 0x24
 8021a18:	2b00      	cmp	r3, #0
 8021a1a:	d104      	bne.n	8021a26 <_dtoa_r+0xa42>
 8021a1c:	0001      	movs	r1, r0
 8021a1e:	9805      	ldr	r0, [sp, #20]
 8021a20:	f000 fca8 	bl	8022374 <__mcmp>
 8021a24:	9009      	str	r0, [sp, #36]	@ 0x24
 8021a26:	0021      	movs	r1, r4
 8021a28:	9803      	ldr	r0, [sp, #12]
 8021a2a:	f000 fa15 	bl	8021e58 <_Bfree>
 8021a2e:	9b06      	ldr	r3, [sp, #24]
 8021a30:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8021a32:	1c5c      	adds	r4, r3, #1
 8021a34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021a36:	4313      	orrs	r3, r2
 8021a38:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021a3a:	4313      	orrs	r3, r2
 8021a3c:	d116      	bne.n	8021a6c <_dtoa_r+0xa88>
 8021a3e:	2d39      	cmp	r5, #57	@ 0x39
 8021a40:	d02f      	beq.n	8021aa2 <_dtoa_r+0xabe>
 8021a42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021a44:	2b00      	cmp	r3, #0
 8021a46:	dd01      	ble.n	8021a4c <_dtoa_r+0xa68>
 8021a48:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8021a4a:	3531      	adds	r5, #49	@ 0x31
 8021a4c:	9b06      	ldr	r3, [sp, #24]
 8021a4e:	701d      	strb	r5, [r3, #0]
 8021a50:	e532      	b.n	80214b8 <_dtoa_r+0x4d4>
 8021a52:	46c0      	nop			@ (mov r8, r8)
 8021a54:	40240000 	.word	0x40240000
 8021a58:	00000433 	.word	0x00000433
 8021a5c:	7ff00000 	.word	0x7ff00000
 8021a60:	08026f44 	.word	0x08026f44
 8021a64:	08026eec 	.word	0x08026eec
 8021a68:	000002ef 	.word	0x000002ef
 8021a6c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021a6e:	2b00      	cmp	r3, #0
 8021a70:	db04      	blt.n	8021a7c <_dtoa_r+0xa98>
 8021a72:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8021a74:	4313      	orrs	r3, r2
 8021a76:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021a78:	4313      	orrs	r3, r2
 8021a7a:	d11e      	bne.n	8021aba <_dtoa_r+0xad6>
 8021a7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021a7e:	2b00      	cmp	r3, #0
 8021a80:	dde4      	ble.n	8021a4c <_dtoa_r+0xa68>
 8021a82:	9905      	ldr	r1, [sp, #20]
 8021a84:	2201      	movs	r2, #1
 8021a86:	9803      	ldr	r0, [sp, #12]
 8021a88:	f000 fc08 	bl	802229c <__lshift>
 8021a8c:	0031      	movs	r1, r6
 8021a8e:	9005      	str	r0, [sp, #20]
 8021a90:	f000 fc70 	bl	8022374 <__mcmp>
 8021a94:	2800      	cmp	r0, #0
 8021a96:	dc02      	bgt.n	8021a9e <_dtoa_r+0xaba>
 8021a98:	d1d8      	bne.n	8021a4c <_dtoa_r+0xa68>
 8021a9a:	07eb      	lsls	r3, r5, #31
 8021a9c:	d5d6      	bpl.n	8021a4c <_dtoa_r+0xa68>
 8021a9e:	2d39      	cmp	r5, #57	@ 0x39
 8021aa0:	d1d2      	bne.n	8021a48 <_dtoa_r+0xa64>
 8021aa2:	2339      	movs	r3, #57	@ 0x39
 8021aa4:	9a06      	ldr	r2, [sp, #24]
 8021aa6:	7013      	strb	r3, [r2, #0]
 8021aa8:	0023      	movs	r3, r4
 8021aaa:	001c      	movs	r4, r3
 8021aac:	3b01      	subs	r3, #1
 8021aae:	781a      	ldrb	r2, [r3, #0]
 8021ab0:	2a39      	cmp	r2, #57	@ 0x39
 8021ab2:	d050      	beq.n	8021b56 <_dtoa_r+0xb72>
 8021ab4:	3201      	adds	r2, #1
 8021ab6:	701a      	strb	r2, [r3, #0]
 8021ab8:	e4fe      	b.n	80214b8 <_dtoa_r+0x4d4>
 8021aba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021abc:	2b00      	cmp	r3, #0
 8021abe:	dd03      	ble.n	8021ac8 <_dtoa_r+0xae4>
 8021ac0:	2d39      	cmp	r5, #57	@ 0x39
 8021ac2:	d0ee      	beq.n	8021aa2 <_dtoa_r+0xabe>
 8021ac4:	3501      	adds	r5, #1
 8021ac6:	e7c1      	b.n	8021a4c <_dtoa_r+0xa68>
 8021ac8:	9b06      	ldr	r3, [sp, #24]
 8021aca:	9a06      	ldr	r2, [sp, #24]
 8021acc:	701d      	strb	r5, [r3, #0]
 8021ace:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021ad0:	4293      	cmp	r3, r2
 8021ad2:	d02b      	beq.n	8021b2c <_dtoa_r+0xb48>
 8021ad4:	2300      	movs	r3, #0
 8021ad6:	220a      	movs	r2, #10
 8021ad8:	9905      	ldr	r1, [sp, #20]
 8021ada:	9803      	ldr	r0, [sp, #12]
 8021adc:	f000 f9e0 	bl	8021ea0 <__multadd>
 8021ae0:	9b04      	ldr	r3, [sp, #16]
 8021ae2:	9005      	str	r0, [sp, #20]
 8021ae4:	429f      	cmp	r7, r3
 8021ae6:	d109      	bne.n	8021afc <_dtoa_r+0xb18>
 8021ae8:	0039      	movs	r1, r7
 8021aea:	2300      	movs	r3, #0
 8021aec:	220a      	movs	r2, #10
 8021aee:	9803      	ldr	r0, [sp, #12]
 8021af0:	f000 f9d6 	bl	8021ea0 <__multadd>
 8021af4:	0007      	movs	r7, r0
 8021af6:	9004      	str	r0, [sp, #16]
 8021af8:	9406      	str	r4, [sp, #24]
 8021afa:	e778      	b.n	80219ee <_dtoa_r+0xa0a>
 8021afc:	0039      	movs	r1, r7
 8021afe:	2300      	movs	r3, #0
 8021b00:	220a      	movs	r2, #10
 8021b02:	9803      	ldr	r0, [sp, #12]
 8021b04:	f000 f9cc 	bl	8021ea0 <__multadd>
 8021b08:	2300      	movs	r3, #0
 8021b0a:	0007      	movs	r7, r0
 8021b0c:	220a      	movs	r2, #10
 8021b0e:	9904      	ldr	r1, [sp, #16]
 8021b10:	9803      	ldr	r0, [sp, #12]
 8021b12:	f000 f9c5 	bl	8021ea0 <__multadd>
 8021b16:	9004      	str	r0, [sp, #16]
 8021b18:	e7ee      	b.n	8021af8 <_dtoa_r+0xb14>
 8021b1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021b1c:	2401      	movs	r4, #1
 8021b1e:	2b00      	cmp	r3, #0
 8021b20:	dd00      	ble.n	8021b24 <_dtoa_r+0xb40>
 8021b22:	001c      	movs	r4, r3
 8021b24:	9704      	str	r7, [sp, #16]
 8021b26:	2700      	movs	r7, #0
 8021b28:	9b08      	ldr	r3, [sp, #32]
 8021b2a:	191c      	adds	r4, r3, r4
 8021b2c:	9905      	ldr	r1, [sp, #20]
 8021b2e:	2201      	movs	r2, #1
 8021b30:	9803      	ldr	r0, [sp, #12]
 8021b32:	f000 fbb3 	bl	802229c <__lshift>
 8021b36:	0031      	movs	r1, r6
 8021b38:	9005      	str	r0, [sp, #20]
 8021b3a:	f000 fc1b 	bl	8022374 <__mcmp>
 8021b3e:	2800      	cmp	r0, #0
 8021b40:	dcb2      	bgt.n	8021aa8 <_dtoa_r+0xac4>
 8021b42:	d101      	bne.n	8021b48 <_dtoa_r+0xb64>
 8021b44:	07ed      	lsls	r5, r5, #31
 8021b46:	d4af      	bmi.n	8021aa8 <_dtoa_r+0xac4>
 8021b48:	0023      	movs	r3, r4
 8021b4a:	001c      	movs	r4, r3
 8021b4c:	3b01      	subs	r3, #1
 8021b4e:	781a      	ldrb	r2, [r3, #0]
 8021b50:	2a30      	cmp	r2, #48	@ 0x30
 8021b52:	d0fa      	beq.n	8021b4a <_dtoa_r+0xb66>
 8021b54:	e4b0      	b.n	80214b8 <_dtoa_r+0x4d4>
 8021b56:	9a08      	ldr	r2, [sp, #32]
 8021b58:	429a      	cmp	r2, r3
 8021b5a:	d1a6      	bne.n	8021aaa <_dtoa_r+0xac6>
 8021b5c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021b5e:	3301      	adds	r3, #1
 8021b60:	930c      	str	r3, [sp, #48]	@ 0x30
 8021b62:	2331      	movs	r3, #49	@ 0x31
 8021b64:	7013      	strb	r3, [r2, #0]
 8021b66:	e4a7      	b.n	80214b8 <_dtoa_r+0x4d4>
 8021b68:	4b14      	ldr	r3, [pc, #80]	@ (8021bbc <_dtoa_r+0xbd8>)
 8021b6a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8021b6c:	9308      	str	r3, [sp, #32]
 8021b6e:	4b14      	ldr	r3, [pc, #80]	@ (8021bc0 <_dtoa_r+0xbdc>)
 8021b70:	2a00      	cmp	r2, #0
 8021b72:	d001      	beq.n	8021b78 <_dtoa_r+0xb94>
 8021b74:	f7ff fa7e 	bl	8021074 <_dtoa_r+0x90>
 8021b78:	f7ff fa7e 	bl	8021078 <_dtoa_r+0x94>
 8021b7c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8021b7e:	2b01      	cmp	r3, #1
 8021b80:	dc00      	bgt.n	8021b84 <_dtoa_r+0xba0>
 8021b82:	e648      	b.n	8021816 <_dtoa_r+0x832>
 8021b84:	2001      	movs	r0, #1
 8021b86:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8021b88:	e665      	b.n	8021856 <_dtoa_r+0x872>
 8021b8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021b8c:	2b00      	cmp	r3, #0
 8021b8e:	dc00      	bgt.n	8021b92 <_dtoa_r+0xbae>
 8021b90:	e6a9      	b.n	80218e6 <_dtoa_r+0x902>
 8021b92:	2400      	movs	r4, #0
 8021b94:	0031      	movs	r1, r6
 8021b96:	9805      	ldr	r0, [sp, #20]
 8021b98:	f7ff f99e 	bl	8020ed8 <quorem>
 8021b9c:	9b08      	ldr	r3, [sp, #32]
 8021b9e:	3030      	adds	r0, #48	@ 0x30
 8021ba0:	5518      	strb	r0, [r3, r4]
 8021ba2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021ba4:	3401      	adds	r4, #1
 8021ba6:	0005      	movs	r5, r0
 8021ba8:	42a3      	cmp	r3, r4
 8021baa:	ddb6      	ble.n	8021b1a <_dtoa_r+0xb36>
 8021bac:	2300      	movs	r3, #0
 8021bae:	220a      	movs	r2, #10
 8021bb0:	9905      	ldr	r1, [sp, #20]
 8021bb2:	9803      	ldr	r0, [sp, #12]
 8021bb4:	f000 f974 	bl	8021ea0 <__multadd>
 8021bb8:	9005      	str	r0, [sp, #20]
 8021bba:	e7eb      	b.n	8021b94 <_dtoa_r+0xbb0>
 8021bbc:	08026ec8 	.word	0x08026ec8
 8021bc0:	08026ed0 	.word	0x08026ed0

08021bc4 <_free_r>:
 8021bc4:	b570      	push	{r4, r5, r6, lr}
 8021bc6:	0005      	movs	r5, r0
 8021bc8:	1e0c      	subs	r4, r1, #0
 8021bca:	d010      	beq.n	8021bee <_free_r+0x2a>
 8021bcc:	3c04      	subs	r4, #4
 8021bce:	6823      	ldr	r3, [r4, #0]
 8021bd0:	2b00      	cmp	r3, #0
 8021bd2:	da00      	bge.n	8021bd6 <_free_r+0x12>
 8021bd4:	18e4      	adds	r4, r4, r3
 8021bd6:	0028      	movs	r0, r5
 8021bd8:	f000 f8ea 	bl	8021db0 <__malloc_lock>
 8021bdc:	4a1d      	ldr	r2, [pc, #116]	@ (8021c54 <_free_r+0x90>)
 8021bde:	6813      	ldr	r3, [r2, #0]
 8021be0:	2b00      	cmp	r3, #0
 8021be2:	d105      	bne.n	8021bf0 <_free_r+0x2c>
 8021be4:	6063      	str	r3, [r4, #4]
 8021be6:	6014      	str	r4, [r2, #0]
 8021be8:	0028      	movs	r0, r5
 8021bea:	f000 f8e9 	bl	8021dc0 <__malloc_unlock>
 8021bee:	bd70      	pop	{r4, r5, r6, pc}
 8021bf0:	42a3      	cmp	r3, r4
 8021bf2:	d908      	bls.n	8021c06 <_free_r+0x42>
 8021bf4:	6820      	ldr	r0, [r4, #0]
 8021bf6:	1821      	adds	r1, r4, r0
 8021bf8:	428b      	cmp	r3, r1
 8021bfa:	d1f3      	bne.n	8021be4 <_free_r+0x20>
 8021bfc:	6819      	ldr	r1, [r3, #0]
 8021bfe:	685b      	ldr	r3, [r3, #4]
 8021c00:	1809      	adds	r1, r1, r0
 8021c02:	6021      	str	r1, [r4, #0]
 8021c04:	e7ee      	b.n	8021be4 <_free_r+0x20>
 8021c06:	001a      	movs	r2, r3
 8021c08:	685b      	ldr	r3, [r3, #4]
 8021c0a:	2b00      	cmp	r3, #0
 8021c0c:	d001      	beq.n	8021c12 <_free_r+0x4e>
 8021c0e:	42a3      	cmp	r3, r4
 8021c10:	d9f9      	bls.n	8021c06 <_free_r+0x42>
 8021c12:	6811      	ldr	r1, [r2, #0]
 8021c14:	1850      	adds	r0, r2, r1
 8021c16:	42a0      	cmp	r0, r4
 8021c18:	d10b      	bne.n	8021c32 <_free_r+0x6e>
 8021c1a:	6820      	ldr	r0, [r4, #0]
 8021c1c:	1809      	adds	r1, r1, r0
 8021c1e:	1850      	adds	r0, r2, r1
 8021c20:	6011      	str	r1, [r2, #0]
 8021c22:	4283      	cmp	r3, r0
 8021c24:	d1e0      	bne.n	8021be8 <_free_r+0x24>
 8021c26:	6818      	ldr	r0, [r3, #0]
 8021c28:	685b      	ldr	r3, [r3, #4]
 8021c2a:	1841      	adds	r1, r0, r1
 8021c2c:	6011      	str	r1, [r2, #0]
 8021c2e:	6053      	str	r3, [r2, #4]
 8021c30:	e7da      	b.n	8021be8 <_free_r+0x24>
 8021c32:	42a0      	cmp	r0, r4
 8021c34:	d902      	bls.n	8021c3c <_free_r+0x78>
 8021c36:	230c      	movs	r3, #12
 8021c38:	602b      	str	r3, [r5, #0]
 8021c3a:	e7d5      	b.n	8021be8 <_free_r+0x24>
 8021c3c:	6820      	ldr	r0, [r4, #0]
 8021c3e:	1821      	adds	r1, r4, r0
 8021c40:	428b      	cmp	r3, r1
 8021c42:	d103      	bne.n	8021c4c <_free_r+0x88>
 8021c44:	6819      	ldr	r1, [r3, #0]
 8021c46:	685b      	ldr	r3, [r3, #4]
 8021c48:	1809      	adds	r1, r1, r0
 8021c4a:	6021      	str	r1, [r4, #0]
 8021c4c:	6063      	str	r3, [r4, #4]
 8021c4e:	6054      	str	r4, [r2, #4]
 8021c50:	e7ca      	b.n	8021be8 <_free_r+0x24>
 8021c52:	46c0      	nop			@ (mov r8, r8)
 8021c54:	20006990 	.word	0x20006990

08021c58 <malloc>:
 8021c58:	b510      	push	{r4, lr}
 8021c5a:	4b03      	ldr	r3, [pc, #12]	@ (8021c68 <malloc+0x10>)
 8021c5c:	0001      	movs	r1, r0
 8021c5e:	6818      	ldr	r0, [r3, #0]
 8021c60:	f000 f826 	bl	8021cb0 <_malloc_r>
 8021c64:	bd10      	pop	{r4, pc}
 8021c66:	46c0      	nop			@ (mov r8, r8)
 8021c68:	20000090 	.word	0x20000090

08021c6c <sbrk_aligned>:
 8021c6c:	b570      	push	{r4, r5, r6, lr}
 8021c6e:	4e0f      	ldr	r6, [pc, #60]	@ (8021cac <sbrk_aligned+0x40>)
 8021c70:	000d      	movs	r5, r1
 8021c72:	6831      	ldr	r1, [r6, #0]
 8021c74:	0004      	movs	r4, r0
 8021c76:	2900      	cmp	r1, #0
 8021c78:	d102      	bne.n	8021c80 <sbrk_aligned+0x14>
 8021c7a:	f002 fbb3 	bl	80243e4 <_sbrk_r>
 8021c7e:	6030      	str	r0, [r6, #0]
 8021c80:	0029      	movs	r1, r5
 8021c82:	0020      	movs	r0, r4
 8021c84:	f002 fbae 	bl	80243e4 <_sbrk_r>
 8021c88:	1c43      	adds	r3, r0, #1
 8021c8a:	d103      	bne.n	8021c94 <sbrk_aligned+0x28>
 8021c8c:	2501      	movs	r5, #1
 8021c8e:	426d      	negs	r5, r5
 8021c90:	0028      	movs	r0, r5
 8021c92:	bd70      	pop	{r4, r5, r6, pc}
 8021c94:	2303      	movs	r3, #3
 8021c96:	1cc5      	adds	r5, r0, #3
 8021c98:	439d      	bics	r5, r3
 8021c9a:	42a8      	cmp	r0, r5
 8021c9c:	d0f8      	beq.n	8021c90 <sbrk_aligned+0x24>
 8021c9e:	1a29      	subs	r1, r5, r0
 8021ca0:	0020      	movs	r0, r4
 8021ca2:	f002 fb9f 	bl	80243e4 <_sbrk_r>
 8021ca6:	3001      	adds	r0, #1
 8021ca8:	d1f2      	bne.n	8021c90 <sbrk_aligned+0x24>
 8021caa:	e7ef      	b.n	8021c8c <sbrk_aligned+0x20>
 8021cac:	2000698c 	.word	0x2000698c

08021cb0 <_malloc_r>:
 8021cb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8021cb2:	2203      	movs	r2, #3
 8021cb4:	1ccb      	adds	r3, r1, #3
 8021cb6:	4393      	bics	r3, r2
 8021cb8:	3308      	adds	r3, #8
 8021cba:	0005      	movs	r5, r0
 8021cbc:	001f      	movs	r7, r3
 8021cbe:	2b0c      	cmp	r3, #12
 8021cc0:	d234      	bcs.n	8021d2c <_malloc_r+0x7c>
 8021cc2:	270c      	movs	r7, #12
 8021cc4:	42b9      	cmp	r1, r7
 8021cc6:	d833      	bhi.n	8021d30 <_malloc_r+0x80>
 8021cc8:	0028      	movs	r0, r5
 8021cca:	f000 f871 	bl	8021db0 <__malloc_lock>
 8021cce:	4e37      	ldr	r6, [pc, #220]	@ (8021dac <_malloc_r+0xfc>)
 8021cd0:	6833      	ldr	r3, [r6, #0]
 8021cd2:	001c      	movs	r4, r3
 8021cd4:	2c00      	cmp	r4, #0
 8021cd6:	d12f      	bne.n	8021d38 <_malloc_r+0x88>
 8021cd8:	0039      	movs	r1, r7
 8021cda:	0028      	movs	r0, r5
 8021cdc:	f7ff ffc6 	bl	8021c6c <sbrk_aligned>
 8021ce0:	0004      	movs	r4, r0
 8021ce2:	1c43      	adds	r3, r0, #1
 8021ce4:	d15f      	bne.n	8021da6 <_malloc_r+0xf6>
 8021ce6:	6834      	ldr	r4, [r6, #0]
 8021ce8:	9400      	str	r4, [sp, #0]
 8021cea:	9b00      	ldr	r3, [sp, #0]
 8021cec:	2b00      	cmp	r3, #0
 8021cee:	d14a      	bne.n	8021d86 <_malloc_r+0xd6>
 8021cf0:	2c00      	cmp	r4, #0
 8021cf2:	d052      	beq.n	8021d9a <_malloc_r+0xea>
 8021cf4:	6823      	ldr	r3, [r4, #0]
 8021cf6:	0028      	movs	r0, r5
 8021cf8:	18e3      	adds	r3, r4, r3
 8021cfa:	9900      	ldr	r1, [sp, #0]
 8021cfc:	9301      	str	r3, [sp, #4]
 8021cfe:	f002 fb71 	bl	80243e4 <_sbrk_r>
 8021d02:	9b01      	ldr	r3, [sp, #4]
 8021d04:	4283      	cmp	r3, r0
 8021d06:	d148      	bne.n	8021d9a <_malloc_r+0xea>
 8021d08:	6823      	ldr	r3, [r4, #0]
 8021d0a:	0028      	movs	r0, r5
 8021d0c:	1aff      	subs	r7, r7, r3
 8021d0e:	0039      	movs	r1, r7
 8021d10:	f7ff ffac 	bl	8021c6c <sbrk_aligned>
 8021d14:	3001      	adds	r0, #1
 8021d16:	d040      	beq.n	8021d9a <_malloc_r+0xea>
 8021d18:	6823      	ldr	r3, [r4, #0]
 8021d1a:	19db      	adds	r3, r3, r7
 8021d1c:	6023      	str	r3, [r4, #0]
 8021d1e:	6833      	ldr	r3, [r6, #0]
 8021d20:	685a      	ldr	r2, [r3, #4]
 8021d22:	2a00      	cmp	r2, #0
 8021d24:	d133      	bne.n	8021d8e <_malloc_r+0xde>
 8021d26:	9b00      	ldr	r3, [sp, #0]
 8021d28:	6033      	str	r3, [r6, #0]
 8021d2a:	e019      	b.n	8021d60 <_malloc_r+0xb0>
 8021d2c:	2b00      	cmp	r3, #0
 8021d2e:	dac9      	bge.n	8021cc4 <_malloc_r+0x14>
 8021d30:	230c      	movs	r3, #12
 8021d32:	602b      	str	r3, [r5, #0]
 8021d34:	2000      	movs	r0, #0
 8021d36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8021d38:	6821      	ldr	r1, [r4, #0]
 8021d3a:	1bc9      	subs	r1, r1, r7
 8021d3c:	d420      	bmi.n	8021d80 <_malloc_r+0xd0>
 8021d3e:	290b      	cmp	r1, #11
 8021d40:	d90a      	bls.n	8021d58 <_malloc_r+0xa8>
 8021d42:	19e2      	adds	r2, r4, r7
 8021d44:	6027      	str	r7, [r4, #0]
 8021d46:	42a3      	cmp	r3, r4
 8021d48:	d104      	bne.n	8021d54 <_malloc_r+0xa4>
 8021d4a:	6032      	str	r2, [r6, #0]
 8021d4c:	6863      	ldr	r3, [r4, #4]
 8021d4e:	6011      	str	r1, [r2, #0]
 8021d50:	6053      	str	r3, [r2, #4]
 8021d52:	e005      	b.n	8021d60 <_malloc_r+0xb0>
 8021d54:	605a      	str	r2, [r3, #4]
 8021d56:	e7f9      	b.n	8021d4c <_malloc_r+0x9c>
 8021d58:	6862      	ldr	r2, [r4, #4]
 8021d5a:	42a3      	cmp	r3, r4
 8021d5c:	d10e      	bne.n	8021d7c <_malloc_r+0xcc>
 8021d5e:	6032      	str	r2, [r6, #0]
 8021d60:	0028      	movs	r0, r5
 8021d62:	f000 f82d 	bl	8021dc0 <__malloc_unlock>
 8021d66:	0020      	movs	r0, r4
 8021d68:	2207      	movs	r2, #7
 8021d6a:	300b      	adds	r0, #11
 8021d6c:	1d23      	adds	r3, r4, #4
 8021d6e:	4390      	bics	r0, r2
 8021d70:	1ac2      	subs	r2, r0, r3
 8021d72:	4298      	cmp	r0, r3
 8021d74:	d0df      	beq.n	8021d36 <_malloc_r+0x86>
 8021d76:	1a1b      	subs	r3, r3, r0
 8021d78:	50a3      	str	r3, [r4, r2]
 8021d7a:	e7dc      	b.n	8021d36 <_malloc_r+0x86>
 8021d7c:	605a      	str	r2, [r3, #4]
 8021d7e:	e7ef      	b.n	8021d60 <_malloc_r+0xb0>
 8021d80:	0023      	movs	r3, r4
 8021d82:	6864      	ldr	r4, [r4, #4]
 8021d84:	e7a6      	b.n	8021cd4 <_malloc_r+0x24>
 8021d86:	9c00      	ldr	r4, [sp, #0]
 8021d88:	6863      	ldr	r3, [r4, #4]
 8021d8a:	9300      	str	r3, [sp, #0]
 8021d8c:	e7ad      	b.n	8021cea <_malloc_r+0x3a>
 8021d8e:	001a      	movs	r2, r3
 8021d90:	685b      	ldr	r3, [r3, #4]
 8021d92:	42a3      	cmp	r3, r4
 8021d94:	d1fb      	bne.n	8021d8e <_malloc_r+0xde>
 8021d96:	2300      	movs	r3, #0
 8021d98:	e7da      	b.n	8021d50 <_malloc_r+0xa0>
 8021d9a:	230c      	movs	r3, #12
 8021d9c:	0028      	movs	r0, r5
 8021d9e:	602b      	str	r3, [r5, #0]
 8021da0:	f000 f80e 	bl	8021dc0 <__malloc_unlock>
 8021da4:	e7c6      	b.n	8021d34 <_malloc_r+0x84>
 8021da6:	6007      	str	r7, [r0, #0]
 8021da8:	e7da      	b.n	8021d60 <_malloc_r+0xb0>
 8021daa:	46c0      	nop			@ (mov r8, r8)
 8021dac:	20006990 	.word	0x20006990

08021db0 <__malloc_lock>:
 8021db0:	b510      	push	{r4, lr}
 8021db2:	4802      	ldr	r0, [pc, #8]	@ (8021dbc <__malloc_lock+0xc>)
 8021db4:	f7ff f875 	bl	8020ea2 <__retarget_lock_acquire_recursive>
 8021db8:	bd10      	pop	{r4, pc}
 8021dba:	46c0      	nop			@ (mov r8, r8)
 8021dbc:	20006988 	.word	0x20006988

08021dc0 <__malloc_unlock>:
 8021dc0:	b510      	push	{r4, lr}
 8021dc2:	4802      	ldr	r0, [pc, #8]	@ (8021dcc <__malloc_unlock+0xc>)
 8021dc4:	f7ff f86e 	bl	8020ea4 <__retarget_lock_release_recursive>
 8021dc8:	bd10      	pop	{r4, pc}
 8021dca:	46c0      	nop			@ (mov r8, r8)
 8021dcc:	20006988 	.word	0x20006988

08021dd0 <_Balloc>:
 8021dd0:	b570      	push	{r4, r5, r6, lr}
 8021dd2:	69c5      	ldr	r5, [r0, #28]
 8021dd4:	0006      	movs	r6, r0
 8021dd6:	000c      	movs	r4, r1
 8021dd8:	2d00      	cmp	r5, #0
 8021dda:	d10e      	bne.n	8021dfa <_Balloc+0x2a>
 8021ddc:	2010      	movs	r0, #16
 8021dde:	f7ff ff3b 	bl	8021c58 <malloc>
 8021de2:	1e02      	subs	r2, r0, #0
 8021de4:	61f0      	str	r0, [r6, #28]
 8021de6:	d104      	bne.n	8021df2 <_Balloc+0x22>
 8021de8:	216b      	movs	r1, #107	@ 0x6b
 8021dea:	4b19      	ldr	r3, [pc, #100]	@ (8021e50 <_Balloc+0x80>)
 8021dec:	4819      	ldr	r0, [pc, #100]	@ (8021e54 <_Balloc+0x84>)
 8021dee:	f002 fb11 	bl	8024414 <__assert_func>
 8021df2:	6045      	str	r5, [r0, #4]
 8021df4:	6085      	str	r5, [r0, #8]
 8021df6:	6005      	str	r5, [r0, #0]
 8021df8:	60c5      	str	r5, [r0, #12]
 8021dfa:	69f5      	ldr	r5, [r6, #28]
 8021dfc:	68eb      	ldr	r3, [r5, #12]
 8021dfe:	2b00      	cmp	r3, #0
 8021e00:	d013      	beq.n	8021e2a <_Balloc+0x5a>
 8021e02:	69f3      	ldr	r3, [r6, #28]
 8021e04:	00a2      	lsls	r2, r4, #2
 8021e06:	68db      	ldr	r3, [r3, #12]
 8021e08:	189b      	adds	r3, r3, r2
 8021e0a:	6818      	ldr	r0, [r3, #0]
 8021e0c:	2800      	cmp	r0, #0
 8021e0e:	d118      	bne.n	8021e42 <_Balloc+0x72>
 8021e10:	2101      	movs	r1, #1
 8021e12:	000d      	movs	r5, r1
 8021e14:	40a5      	lsls	r5, r4
 8021e16:	1d6a      	adds	r2, r5, #5
 8021e18:	0030      	movs	r0, r6
 8021e1a:	0092      	lsls	r2, r2, #2
 8021e1c:	f002 fb18 	bl	8024450 <_calloc_r>
 8021e20:	2800      	cmp	r0, #0
 8021e22:	d00c      	beq.n	8021e3e <_Balloc+0x6e>
 8021e24:	6044      	str	r4, [r0, #4]
 8021e26:	6085      	str	r5, [r0, #8]
 8021e28:	e00d      	b.n	8021e46 <_Balloc+0x76>
 8021e2a:	2221      	movs	r2, #33	@ 0x21
 8021e2c:	2104      	movs	r1, #4
 8021e2e:	0030      	movs	r0, r6
 8021e30:	f002 fb0e 	bl	8024450 <_calloc_r>
 8021e34:	69f3      	ldr	r3, [r6, #28]
 8021e36:	60e8      	str	r0, [r5, #12]
 8021e38:	68db      	ldr	r3, [r3, #12]
 8021e3a:	2b00      	cmp	r3, #0
 8021e3c:	d1e1      	bne.n	8021e02 <_Balloc+0x32>
 8021e3e:	2000      	movs	r0, #0
 8021e40:	bd70      	pop	{r4, r5, r6, pc}
 8021e42:	6802      	ldr	r2, [r0, #0]
 8021e44:	601a      	str	r2, [r3, #0]
 8021e46:	2300      	movs	r3, #0
 8021e48:	6103      	str	r3, [r0, #16]
 8021e4a:	60c3      	str	r3, [r0, #12]
 8021e4c:	e7f8      	b.n	8021e40 <_Balloc+0x70>
 8021e4e:	46c0      	nop			@ (mov r8, r8)
 8021e50:	08026ed5 	.word	0x08026ed5
 8021e54:	08026f55 	.word	0x08026f55

08021e58 <_Bfree>:
 8021e58:	b570      	push	{r4, r5, r6, lr}
 8021e5a:	69c6      	ldr	r6, [r0, #28]
 8021e5c:	0005      	movs	r5, r0
 8021e5e:	000c      	movs	r4, r1
 8021e60:	2e00      	cmp	r6, #0
 8021e62:	d10e      	bne.n	8021e82 <_Bfree+0x2a>
 8021e64:	2010      	movs	r0, #16
 8021e66:	f7ff fef7 	bl	8021c58 <malloc>
 8021e6a:	1e02      	subs	r2, r0, #0
 8021e6c:	61e8      	str	r0, [r5, #28]
 8021e6e:	d104      	bne.n	8021e7a <_Bfree+0x22>
 8021e70:	218f      	movs	r1, #143	@ 0x8f
 8021e72:	4b09      	ldr	r3, [pc, #36]	@ (8021e98 <_Bfree+0x40>)
 8021e74:	4809      	ldr	r0, [pc, #36]	@ (8021e9c <_Bfree+0x44>)
 8021e76:	f002 facd 	bl	8024414 <__assert_func>
 8021e7a:	6046      	str	r6, [r0, #4]
 8021e7c:	6086      	str	r6, [r0, #8]
 8021e7e:	6006      	str	r6, [r0, #0]
 8021e80:	60c6      	str	r6, [r0, #12]
 8021e82:	2c00      	cmp	r4, #0
 8021e84:	d007      	beq.n	8021e96 <_Bfree+0x3e>
 8021e86:	69eb      	ldr	r3, [r5, #28]
 8021e88:	6862      	ldr	r2, [r4, #4]
 8021e8a:	68db      	ldr	r3, [r3, #12]
 8021e8c:	0092      	lsls	r2, r2, #2
 8021e8e:	189b      	adds	r3, r3, r2
 8021e90:	681a      	ldr	r2, [r3, #0]
 8021e92:	6022      	str	r2, [r4, #0]
 8021e94:	601c      	str	r4, [r3, #0]
 8021e96:	bd70      	pop	{r4, r5, r6, pc}
 8021e98:	08026ed5 	.word	0x08026ed5
 8021e9c:	08026f55 	.word	0x08026f55

08021ea0 <__multadd>:
 8021ea0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8021ea2:	000f      	movs	r7, r1
 8021ea4:	9001      	str	r0, [sp, #4]
 8021ea6:	000c      	movs	r4, r1
 8021ea8:	001e      	movs	r6, r3
 8021eaa:	2000      	movs	r0, #0
 8021eac:	690d      	ldr	r5, [r1, #16]
 8021eae:	3714      	adds	r7, #20
 8021eb0:	683b      	ldr	r3, [r7, #0]
 8021eb2:	3001      	adds	r0, #1
 8021eb4:	b299      	uxth	r1, r3
 8021eb6:	4351      	muls	r1, r2
 8021eb8:	0c1b      	lsrs	r3, r3, #16
 8021eba:	4353      	muls	r3, r2
 8021ebc:	1989      	adds	r1, r1, r6
 8021ebe:	0c0e      	lsrs	r6, r1, #16
 8021ec0:	199b      	adds	r3, r3, r6
 8021ec2:	0c1e      	lsrs	r6, r3, #16
 8021ec4:	b289      	uxth	r1, r1
 8021ec6:	041b      	lsls	r3, r3, #16
 8021ec8:	185b      	adds	r3, r3, r1
 8021eca:	c708      	stmia	r7!, {r3}
 8021ecc:	4285      	cmp	r5, r0
 8021ece:	dcef      	bgt.n	8021eb0 <__multadd+0x10>
 8021ed0:	2e00      	cmp	r6, #0
 8021ed2:	d022      	beq.n	8021f1a <__multadd+0x7a>
 8021ed4:	68a3      	ldr	r3, [r4, #8]
 8021ed6:	42ab      	cmp	r3, r5
 8021ed8:	dc19      	bgt.n	8021f0e <__multadd+0x6e>
 8021eda:	6861      	ldr	r1, [r4, #4]
 8021edc:	9801      	ldr	r0, [sp, #4]
 8021ede:	3101      	adds	r1, #1
 8021ee0:	f7ff ff76 	bl	8021dd0 <_Balloc>
 8021ee4:	1e07      	subs	r7, r0, #0
 8021ee6:	d105      	bne.n	8021ef4 <__multadd+0x54>
 8021ee8:	003a      	movs	r2, r7
 8021eea:	21ba      	movs	r1, #186	@ 0xba
 8021eec:	4b0c      	ldr	r3, [pc, #48]	@ (8021f20 <__multadd+0x80>)
 8021eee:	480d      	ldr	r0, [pc, #52]	@ (8021f24 <__multadd+0x84>)
 8021ef0:	f002 fa90 	bl	8024414 <__assert_func>
 8021ef4:	0021      	movs	r1, r4
 8021ef6:	6922      	ldr	r2, [r4, #16]
 8021ef8:	310c      	adds	r1, #12
 8021efa:	3202      	adds	r2, #2
 8021efc:	0092      	lsls	r2, r2, #2
 8021efe:	300c      	adds	r0, #12
 8021f00:	f7fe ffdc 	bl	8020ebc <memcpy>
 8021f04:	0021      	movs	r1, r4
 8021f06:	9801      	ldr	r0, [sp, #4]
 8021f08:	f7ff ffa6 	bl	8021e58 <_Bfree>
 8021f0c:	003c      	movs	r4, r7
 8021f0e:	1d2b      	adds	r3, r5, #4
 8021f10:	009b      	lsls	r3, r3, #2
 8021f12:	18e3      	adds	r3, r4, r3
 8021f14:	3501      	adds	r5, #1
 8021f16:	605e      	str	r6, [r3, #4]
 8021f18:	6125      	str	r5, [r4, #16]
 8021f1a:	0020      	movs	r0, r4
 8021f1c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8021f1e:	46c0      	nop			@ (mov r8, r8)
 8021f20:	08026f44 	.word	0x08026f44
 8021f24:	08026f55 	.word	0x08026f55

08021f28 <__s2b>:
 8021f28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8021f2a:	0007      	movs	r7, r0
 8021f2c:	0018      	movs	r0, r3
 8021f2e:	000c      	movs	r4, r1
 8021f30:	3008      	adds	r0, #8
 8021f32:	2109      	movs	r1, #9
 8021f34:	9301      	str	r3, [sp, #4]
 8021f36:	0015      	movs	r5, r2
 8021f38:	f7de f996 	bl	8000268 <__divsi3>
 8021f3c:	2301      	movs	r3, #1
 8021f3e:	2100      	movs	r1, #0
 8021f40:	4283      	cmp	r3, r0
 8021f42:	db0a      	blt.n	8021f5a <__s2b+0x32>
 8021f44:	0038      	movs	r0, r7
 8021f46:	f7ff ff43 	bl	8021dd0 <_Balloc>
 8021f4a:	1e01      	subs	r1, r0, #0
 8021f4c:	d108      	bne.n	8021f60 <__s2b+0x38>
 8021f4e:	000a      	movs	r2, r1
 8021f50:	4b19      	ldr	r3, [pc, #100]	@ (8021fb8 <__s2b+0x90>)
 8021f52:	481a      	ldr	r0, [pc, #104]	@ (8021fbc <__s2b+0x94>)
 8021f54:	31d3      	adds	r1, #211	@ 0xd3
 8021f56:	f002 fa5d 	bl	8024414 <__assert_func>
 8021f5a:	005b      	lsls	r3, r3, #1
 8021f5c:	3101      	adds	r1, #1
 8021f5e:	e7ef      	b.n	8021f40 <__s2b+0x18>
 8021f60:	9b08      	ldr	r3, [sp, #32]
 8021f62:	6143      	str	r3, [r0, #20]
 8021f64:	2301      	movs	r3, #1
 8021f66:	6103      	str	r3, [r0, #16]
 8021f68:	2d09      	cmp	r5, #9
 8021f6a:	dd18      	ble.n	8021f9e <__s2b+0x76>
 8021f6c:	0023      	movs	r3, r4
 8021f6e:	3309      	adds	r3, #9
 8021f70:	001e      	movs	r6, r3
 8021f72:	9300      	str	r3, [sp, #0]
 8021f74:	1964      	adds	r4, r4, r5
 8021f76:	7833      	ldrb	r3, [r6, #0]
 8021f78:	220a      	movs	r2, #10
 8021f7a:	0038      	movs	r0, r7
 8021f7c:	3b30      	subs	r3, #48	@ 0x30
 8021f7e:	f7ff ff8f 	bl	8021ea0 <__multadd>
 8021f82:	3601      	adds	r6, #1
 8021f84:	0001      	movs	r1, r0
 8021f86:	42a6      	cmp	r6, r4
 8021f88:	d1f5      	bne.n	8021f76 <__s2b+0x4e>
 8021f8a:	002c      	movs	r4, r5
 8021f8c:	9b00      	ldr	r3, [sp, #0]
 8021f8e:	3c08      	subs	r4, #8
 8021f90:	191c      	adds	r4, r3, r4
 8021f92:	002e      	movs	r6, r5
 8021f94:	9b01      	ldr	r3, [sp, #4]
 8021f96:	429e      	cmp	r6, r3
 8021f98:	db04      	blt.n	8021fa4 <__s2b+0x7c>
 8021f9a:	0008      	movs	r0, r1
 8021f9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8021f9e:	2509      	movs	r5, #9
 8021fa0:	340a      	adds	r4, #10
 8021fa2:	e7f6      	b.n	8021f92 <__s2b+0x6a>
 8021fa4:	1b63      	subs	r3, r4, r5
 8021fa6:	5d9b      	ldrb	r3, [r3, r6]
 8021fa8:	220a      	movs	r2, #10
 8021faa:	0038      	movs	r0, r7
 8021fac:	3b30      	subs	r3, #48	@ 0x30
 8021fae:	f7ff ff77 	bl	8021ea0 <__multadd>
 8021fb2:	3601      	adds	r6, #1
 8021fb4:	0001      	movs	r1, r0
 8021fb6:	e7ed      	b.n	8021f94 <__s2b+0x6c>
 8021fb8:	08026f44 	.word	0x08026f44
 8021fbc:	08026f55 	.word	0x08026f55

08021fc0 <__hi0bits>:
 8021fc0:	2280      	movs	r2, #128	@ 0x80
 8021fc2:	0003      	movs	r3, r0
 8021fc4:	0252      	lsls	r2, r2, #9
 8021fc6:	2000      	movs	r0, #0
 8021fc8:	4293      	cmp	r3, r2
 8021fca:	d201      	bcs.n	8021fd0 <__hi0bits+0x10>
 8021fcc:	041b      	lsls	r3, r3, #16
 8021fce:	3010      	adds	r0, #16
 8021fd0:	2280      	movs	r2, #128	@ 0x80
 8021fd2:	0452      	lsls	r2, r2, #17
 8021fd4:	4293      	cmp	r3, r2
 8021fd6:	d201      	bcs.n	8021fdc <__hi0bits+0x1c>
 8021fd8:	3008      	adds	r0, #8
 8021fda:	021b      	lsls	r3, r3, #8
 8021fdc:	2280      	movs	r2, #128	@ 0x80
 8021fde:	0552      	lsls	r2, r2, #21
 8021fe0:	4293      	cmp	r3, r2
 8021fe2:	d201      	bcs.n	8021fe8 <__hi0bits+0x28>
 8021fe4:	3004      	adds	r0, #4
 8021fe6:	011b      	lsls	r3, r3, #4
 8021fe8:	2280      	movs	r2, #128	@ 0x80
 8021fea:	05d2      	lsls	r2, r2, #23
 8021fec:	4293      	cmp	r3, r2
 8021fee:	d201      	bcs.n	8021ff4 <__hi0bits+0x34>
 8021ff0:	3002      	adds	r0, #2
 8021ff2:	009b      	lsls	r3, r3, #2
 8021ff4:	2b00      	cmp	r3, #0
 8021ff6:	db03      	blt.n	8022000 <__hi0bits+0x40>
 8021ff8:	3001      	adds	r0, #1
 8021ffa:	4213      	tst	r3, r2
 8021ffc:	d100      	bne.n	8022000 <__hi0bits+0x40>
 8021ffe:	2020      	movs	r0, #32
 8022000:	4770      	bx	lr

08022002 <__lo0bits>:
 8022002:	6803      	ldr	r3, [r0, #0]
 8022004:	0001      	movs	r1, r0
 8022006:	2207      	movs	r2, #7
 8022008:	0018      	movs	r0, r3
 802200a:	4010      	ands	r0, r2
 802200c:	4213      	tst	r3, r2
 802200e:	d00d      	beq.n	802202c <__lo0bits+0x2a>
 8022010:	3a06      	subs	r2, #6
 8022012:	2000      	movs	r0, #0
 8022014:	4213      	tst	r3, r2
 8022016:	d105      	bne.n	8022024 <__lo0bits+0x22>
 8022018:	3002      	adds	r0, #2
 802201a:	4203      	tst	r3, r0
 802201c:	d003      	beq.n	8022026 <__lo0bits+0x24>
 802201e:	40d3      	lsrs	r3, r2
 8022020:	0010      	movs	r0, r2
 8022022:	600b      	str	r3, [r1, #0]
 8022024:	4770      	bx	lr
 8022026:	089b      	lsrs	r3, r3, #2
 8022028:	600b      	str	r3, [r1, #0]
 802202a:	e7fb      	b.n	8022024 <__lo0bits+0x22>
 802202c:	b29a      	uxth	r2, r3
 802202e:	2a00      	cmp	r2, #0
 8022030:	d101      	bne.n	8022036 <__lo0bits+0x34>
 8022032:	2010      	movs	r0, #16
 8022034:	0c1b      	lsrs	r3, r3, #16
 8022036:	b2da      	uxtb	r2, r3
 8022038:	2a00      	cmp	r2, #0
 802203a:	d101      	bne.n	8022040 <__lo0bits+0x3e>
 802203c:	3008      	adds	r0, #8
 802203e:	0a1b      	lsrs	r3, r3, #8
 8022040:	071a      	lsls	r2, r3, #28
 8022042:	d101      	bne.n	8022048 <__lo0bits+0x46>
 8022044:	3004      	adds	r0, #4
 8022046:	091b      	lsrs	r3, r3, #4
 8022048:	079a      	lsls	r2, r3, #30
 802204a:	d101      	bne.n	8022050 <__lo0bits+0x4e>
 802204c:	3002      	adds	r0, #2
 802204e:	089b      	lsrs	r3, r3, #2
 8022050:	07da      	lsls	r2, r3, #31
 8022052:	d4e9      	bmi.n	8022028 <__lo0bits+0x26>
 8022054:	3001      	adds	r0, #1
 8022056:	085b      	lsrs	r3, r3, #1
 8022058:	d1e6      	bne.n	8022028 <__lo0bits+0x26>
 802205a:	2020      	movs	r0, #32
 802205c:	e7e2      	b.n	8022024 <__lo0bits+0x22>
	...

08022060 <__i2b>:
 8022060:	b510      	push	{r4, lr}
 8022062:	000c      	movs	r4, r1
 8022064:	2101      	movs	r1, #1
 8022066:	f7ff feb3 	bl	8021dd0 <_Balloc>
 802206a:	2800      	cmp	r0, #0
 802206c:	d107      	bne.n	802207e <__i2b+0x1e>
 802206e:	2146      	movs	r1, #70	@ 0x46
 8022070:	4c05      	ldr	r4, [pc, #20]	@ (8022088 <__i2b+0x28>)
 8022072:	0002      	movs	r2, r0
 8022074:	4b05      	ldr	r3, [pc, #20]	@ (802208c <__i2b+0x2c>)
 8022076:	0020      	movs	r0, r4
 8022078:	31ff      	adds	r1, #255	@ 0xff
 802207a:	f002 f9cb 	bl	8024414 <__assert_func>
 802207e:	2301      	movs	r3, #1
 8022080:	6144      	str	r4, [r0, #20]
 8022082:	6103      	str	r3, [r0, #16]
 8022084:	bd10      	pop	{r4, pc}
 8022086:	46c0      	nop			@ (mov r8, r8)
 8022088:	08026f55 	.word	0x08026f55
 802208c:	08026f44 	.word	0x08026f44

08022090 <__multiply>:
 8022090:	b5f0      	push	{r4, r5, r6, r7, lr}
 8022092:	0014      	movs	r4, r2
 8022094:	690a      	ldr	r2, [r1, #16]
 8022096:	6923      	ldr	r3, [r4, #16]
 8022098:	000d      	movs	r5, r1
 802209a:	b089      	sub	sp, #36	@ 0x24
 802209c:	429a      	cmp	r2, r3
 802209e:	db02      	blt.n	80220a6 <__multiply+0x16>
 80220a0:	0023      	movs	r3, r4
 80220a2:	000c      	movs	r4, r1
 80220a4:	001d      	movs	r5, r3
 80220a6:	6927      	ldr	r7, [r4, #16]
 80220a8:	692e      	ldr	r6, [r5, #16]
 80220aa:	6861      	ldr	r1, [r4, #4]
 80220ac:	19bb      	adds	r3, r7, r6
 80220ae:	9300      	str	r3, [sp, #0]
 80220b0:	68a3      	ldr	r3, [r4, #8]
 80220b2:	19ba      	adds	r2, r7, r6
 80220b4:	4293      	cmp	r3, r2
 80220b6:	da00      	bge.n	80220ba <__multiply+0x2a>
 80220b8:	3101      	adds	r1, #1
 80220ba:	f7ff fe89 	bl	8021dd0 <_Balloc>
 80220be:	4684      	mov	ip, r0
 80220c0:	2800      	cmp	r0, #0
 80220c2:	d106      	bne.n	80220d2 <__multiply+0x42>
 80220c4:	21b1      	movs	r1, #177	@ 0xb1
 80220c6:	4662      	mov	r2, ip
 80220c8:	4b44      	ldr	r3, [pc, #272]	@ (80221dc <__multiply+0x14c>)
 80220ca:	4845      	ldr	r0, [pc, #276]	@ (80221e0 <__multiply+0x150>)
 80220cc:	0049      	lsls	r1, r1, #1
 80220ce:	f002 f9a1 	bl	8024414 <__assert_func>
 80220d2:	0002      	movs	r2, r0
 80220d4:	19bb      	adds	r3, r7, r6
 80220d6:	3214      	adds	r2, #20
 80220d8:	009b      	lsls	r3, r3, #2
 80220da:	18d3      	adds	r3, r2, r3
 80220dc:	9301      	str	r3, [sp, #4]
 80220de:	2100      	movs	r1, #0
 80220e0:	0013      	movs	r3, r2
 80220e2:	9801      	ldr	r0, [sp, #4]
 80220e4:	4283      	cmp	r3, r0
 80220e6:	d328      	bcc.n	802213a <__multiply+0xaa>
 80220e8:	0023      	movs	r3, r4
 80220ea:	00bf      	lsls	r7, r7, #2
 80220ec:	3314      	adds	r3, #20
 80220ee:	9304      	str	r3, [sp, #16]
 80220f0:	3514      	adds	r5, #20
 80220f2:	19db      	adds	r3, r3, r7
 80220f4:	00b6      	lsls	r6, r6, #2
 80220f6:	9302      	str	r3, [sp, #8]
 80220f8:	19ab      	adds	r3, r5, r6
 80220fa:	9307      	str	r3, [sp, #28]
 80220fc:	2304      	movs	r3, #4
 80220fe:	9305      	str	r3, [sp, #20]
 8022100:	0023      	movs	r3, r4
 8022102:	9902      	ldr	r1, [sp, #8]
 8022104:	3315      	adds	r3, #21
 8022106:	4299      	cmp	r1, r3
 8022108:	d305      	bcc.n	8022116 <__multiply+0x86>
 802210a:	1b0c      	subs	r4, r1, r4
 802210c:	3c15      	subs	r4, #21
 802210e:	08a4      	lsrs	r4, r4, #2
 8022110:	3401      	adds	r4, #1
 8022112:	00a3      	lsls	r3, r4, #2
 8022114:	9305      	str	r3, [sp, #20]
 8022116:	9b07      	ldr	r3, [sp, #28]
 8022118:	429d      	cmp	r5, r3
 802211a:	d310      	bcc.n	802213e <__multiply+0xae>
 802211c:	9b00      	ldr	r3, [sp, #0]
 802211e:	2b00      	cmp	r3, #0
 8022120:	dd05      	ble.n	802212e <__multiply+0x9e>
 8022122:	9b01      	ldr	r3, [sp, #4]
 8022124:	3b04      	subs	r3, #4
 8022126:	9301      	str	r3, [sp, #4]
 8022128:	681b      	ldr	r3, [r3, #0]
 802212a:	2b00      	cmp	r3, #0
 802212c:	d052      	beq.n	80221d4 <__multiply+0x144>
 802212e:	4663      	mov	r3, ip
 8022130:	4660      	mov	r0, ip
 8022132:	9a00      	ldr	r2, [sp, #0]
 8022134:	611a      	str	r2, [r3, #16]
 8022136:	b009      	add	sp, #36	@ 0x24
 8022138:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802213a:	c302      	stmia	r3!, {r1}
 802213c:	e7d1      	b.n	80220e2 <__multiply+0x52>
 802213e:	682c      	ldr	r4, [r5, #0]
 8022140:	b2a4      	uxth	r4, r4
 8022142:	2c00      	cmp	r4, #0
 8022144:	d01f      	beq.n	8022186 <__multiply+0xf6>
 8022146:	2300      	movs	r3, #0
 8022148:	0017      	movs	r7, r2
 802214a:	9e04      	ldr	r6, [sp, #16]
 802214c:	9303      	str	r3, [sp, #12]
 802214e:	ce08      	ldmia	r6!, {r3}
 8022150:	6839      	ldr	r1, [r7, #0]
 8022152:	9306      	str	r3, [sp, #24]
 8022154:	466b      	mov	r3, sp
 8022156:	8b1b      	ldrh	r3, [r3, #24]
 8022158:	b288      	uxth	r0, r1
 802215a:	4363      	muls	r3, r4
 802215c:	181b      	adds	r3, r3, r0
 802215e:	9803      	ldr	r0, [sp, #12]
 8022160:	0c09      	lsrs	r1, r1, #16
 8022162:	181b      	adds	r3, r3, r0
 8022164:	9806      	ldr	r0, [sp, #24]
 8022166:	0c00      	lsrs	r0, r0, #16
 8022168:	4360      	muls	r0, r4
 802216a:	1840      	adds	r0, r0, r1
 802216c:	0c19      	lsrs	r1, r3, #16
 802216e:	1841      	adds	r1, r0, r1
 8022170:	0c08      	lsrs	r0, r1, #16
 8022172:	b29b      	uxth	r3, r3
 8022174:	0409      	lsls	r1, r1, #16
 8022176:	4319      	orrs	r1, r3
 8022178:	9b02      	ldr	r3, [sp, #8]
 802217a:	9003      	str	r0, [sp, #12]
 802217c:	c702      	stmia	r7!, {r1}
 802217e:	42b3      	cmp	r3, r6
 8022180:	d8e5      	bhi.n	802214e <__multiply+0xbe>
 8022182:	9b05      	ldr	r3, [sp, #20]
 8022184:	50d0      	str	r0, [r2, r3]
 8022186:	682c      	ldr	r4, [r5, #0]
 8022188:	0c24      	lsrs	r4, r4, #16
 802218a:	d020      	beq.n	80221ce <__multiply+0x13e>
 802218c:	2100      	movs	r1, #0
 802218e:	0010      	movs	r0, r2
 8022190:	6813      	ldr	r3, [r2, #0]
 8022192:	9e04      	ldr	r6, [sp, #16]
 8022194:	9103      	str	r1, [sp, #12]
 8022196:	6831      	ldr	r1, [r6, #0]
 8022198:	6807      	ldr	r7, [r0, #0]
 802219a:	b289      	uxth	r1, r1
 802219c:	4361      	muls	r1, r4
 802219e:	0c3f      	lsrs	r7, r7, #16
 80221a0:	19c9      	adds	r1, r1, r7
 80221a2:	9f03      	ldr	r7, [sp, #12]
 80221a4:	b29b      	uxth	r3, r3
 80221a6:	19c9      	adds	r1, r1, r7
 80221a8:	040f      	lsls	r7, r1, #16
 80221aa:	431f      	orrs	r7, r3
 80221ac:	6007      	str	r7, [r0, #0]
 80221ae:	ce80      	ldmia	r6!, {r7}
 80221b0:	6843      	ldr	r3, [r0, #4]
 80221b2:	0c3f      	lsrs	r7, r7, #16
 80221b4:	4367      	muls	r7, r4
 80221b6:	b29b      	uxth	r3, r3
 80221b8:	0c09      	lsrs	r1, r1, #16
 80221ba:	18fb      	adds	r3, r7, r3
 80221bc:	185b      	adds	r3, r3, r1
 80221be:	0c19      	lsrs	r1, r3, #16
 80221c0:	9103      	str	r1, [sp, #12]
 80221c2:	9902      	ldr	r1, [sp, #8]
 80221c4:	3004      	adds	r0, #4
 80221c6:	42b1      	cmp	r1, r6
 80221c8:	d8e5      	bhi.n	8022196 <__multiply+0x106>
 80221ca:	9905      	ldr	r1, [sp, #20]
 80221cc:	5053      	str	r3, [r2, r1]
 80221ce:	3504      	adds	r5, #4
 80221d0:	3204      	adds	r2, #4
 80221d2:	e7a0      	b.n	8022116 <__multiply+0x86>
 80221d4:	9b00      	ldr	r3, [sp, #0]
 80221d6:	3b01      	subs	r3, #1
 80221d8:	9300      	str	r3, [sp, #0]
 80221da:	e79f      	b.n	802211c <__multiply+0x8c>
 80221dc:	08026f44 	.word	0x08026f44
 80221e0:	08026f55 	.word	0x08026f55

080221e4 <__pow5mult>:
 80221e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80221e6:	2303      	movs	r3, #3
 80221e8:	0015      	movs	r5, r2
 80221ea:	0007      	movs	r7, r0
 80221ec:	000e      	movs	r6, r1
 80221ee:	401a      	ands	r2, r3
 80221f0:	421d      	tst	r5, r3
 80221f2:	d008      	beq.n	8022206 <__pow5mult+0x22>
 80221f4:	4925      	ldr	r1, [pc, #148]	@ (802228c <__pow5mult+0xa8>)
 80221f6:	3a01      	subs	r2, #1
 80221f8:	0092      	lsls	r2, r2, #2
 80221fa:	5852      	ldr	r2, [r2, r1]
 80221fc:	2300      	movs	r3, #0
 80221fe:	0031      	movs	r1, r6
 8022200:	f7ff fe4e 	bl	8021ea0 <__multadd>
 8022204:	0006      	movs	r6, r0
 8022206:	10ad      	asrs	r5, r5, #2
 8022208:	d03d      	beq.n	8022286 <__pow5mult+0xa2>
 802220a:	69fc      	ldr	r4, [r7, #28]
 802220c:	2c00      	cmp	r4, #0
 802220e:	d10f      	bne.n	8022230 <__pow5mult+0x4c>
 8022210:	2010      	movs	r0, #16
 8022212:	f7ff fd21 	bl	8021c58 <malloc>
 8022216:	1e02      	subs	r2, r0, #0
 8022218:	61f8      	str	r0, [r7, #28]
 802221a:	d105      	bne.n	8022228 <__pow5mult+0x44>
 802221c:	21b4      	movs	r1, #180	@ 0xb4
 802221e:	4b1c      	ldr	r3, [pc, #112]	@ (8022290 <__pow5mult+0xac>)
 8022220:	481c      	ldr	r0, [pc, #112]	@ (8022294 <__pow5mult+0xb0>)
 8022222:	31ff      	adds	r1, #255	@ 0xff
 8022224:	f002 f8f6 	bl	8024414 <__assert_func>
 8022228:	6044      	str	r4, [r0, #4]
 802222a:	6084      	str	r4, [r0, #8]
 802222c:	6004      	str	r4, [r0, #0]
 802222e:	60c4      	str	r4, [r0, #12]
 8022230:	69fb      	ldr	r3, [r7, #28]
 8022232:	689c      	ldr	r4, [r3, #8]
 8022234:	9301      	str	r3, [sp, #4]
 8022236:	2c00      	cmp	r4, #0
 8022238:	d108      	bne.n	802224c <__pow5mult+0x68>
 802223a:	0038      	movs	r0, r7
 802223c:	4916      	ldr	r1, [pc, #88]	@ (8022298 <__pow5mult+0xb4>)
 802223e:	f7ff ff0f 	bl	8022060 <__i2b>
 8022242:	9b01      	ldr	r3, [sp, #4]
 8022244:	0004      	movs	r4, r0
 8022246:	6098      	str	r0, [r3, #8]
 8022248:	2300      	movs	r3, #0
 802224a:	6003      	str	r3, [r0, #0]
 802224c:	2301      	movs	r3, #1
 802224e:	421d      	tst	r5, r3
 8022250:	d00a      	beq.n	8022268 <__pow5mult+0x84>
 8022252:	0031      	movs	r1, r6
 8022254:	0022      	movs	r2, r4
 8022256:	0038      	movs	r0, r7
 8022258:	f7ff ff1a 	bl	8022090 <__multiply>
 802225c:	0031      	movs	r1, r6
 802225e:	9001      	str	r0, [sp, #4]
 8022260:	0038      	movs	r0, r7
 8022262:	f7ff fdf9 	bl	8021e58 <_Bfree>
 8022266:	9e01      	ldr	r6, [sp, #4]
 8022268:	106d      	asrs	r5, r5, #1
 802226a:	d00c      	beq.n	8022286 <__pow5mult+0xa2>
 802226c:	6820      	ldr	r0, [r4, #0]
 802226e:	2800      	cmp	r0, #0
 8022270:	d107      	bne.n	8022282 <__pow5mult+0x9e>
 8022272:	0022      	movs	r2, r4
 8022274:	0021      	movs	r1, r4
 8022276:	0038      	movs	r0, r7
 8022278:	f7ff ff0a 	bl	8022090 <__multiply>
 802227c:	2300      	movs	r3, #0
 802227e:	6020      	str	r0, [r4, #0]
 8022280:	6003      	str	r3, [r0, #0]
 8022282:	0004      	movs	r4, r0
 8022284:	e7e2      	b.n	802224c <__pow5mult+0x68>
 8022286:	0030      	movs	r0, r6
 8022288:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 802228a:	46c0      	nop			@ (mov r8, r8)
 802228c:	08027080 	.word	0x08027080
 8022290:	08026ed5 	.word	0x08026ed5
 8022294:	08026f55 	.word	0x08026f55
 8022298:	00000271 	.word	0x00000271

0802229c <__lshift>:
 802229c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802229e:	000c      	movs	r4, r1
 80222a0:	0016      	movs	r6, r2
 80222a2:	6923      	ldr	r3, [r4, #16]
 80222a4:	1157      	asrs	r7, r2, #5
 80222a6:	b085      	sub	sp, #20
 80222a8:	18fb      	adds	r3, r7, r3
 80222aa:	9301      	str	r3, [sp, #4]
 80222ac:	3301      	adds	r3, #1
 80222ae:	9300      	str	r3, [sp, #0]
 80222b0:	6849      	ldr	r1, [r1, #4]
 80222b2:	68a3      	ldr	r3, [r4, #8]
 80222b4:	9002      	str	r0, [sp, #8]
 80222b6:	9a00      	ldr	r2, [sp, #0]
 80222b8:	4293      	cmp	r3, r2
 80222ba:	db10      	blt.n	80222de <__lshift+0x42>
 80222bc:	9802      	ldr	r0, [sp, #8]
 80222be:	f7ff fd87 	bl	8021dd0 <_Balloc>
 80222c2:	2300      	movs	r3, #0
 80222c4:	0001      	movs	r1, r0
 80222c6:	0005      	movs	r5, r0
 80222c8:	001a      	movs	r2, r3
 80222ca:	3114      	adds	r1, #20
 80222cc:	4298      	cmp	r0, r3
 80222ce:	d10c      	bne.n	80222ea <__lshift+0x4e>
 80222d0:	21ef      	movs	r1, #239	@ 0xef
 80222d2:	002a      	movs	r2, r5
 80222d4:	4b25      	ldr	r3, [pc, #148]	@ (802236c <__lshift+0xd0>)
 80222d6:	4826      	ldr	r0, [pc, #152]	@ (8022370 <__lshift+0xd4>)
 80222d8:	0049      	lsls	r1, r1, #1
 80222da:	f002 f89b 	bl	8024414 <__assert_func>
 80222de:	3101      	adds	r1, #1
 80222e0:	005b      	lsls	r3, r3, #1
 80222e2:	e7e8      	b.n	80222b6 <__lshift+0x1a>
 80222e4:	0098      	lsls	r0, r3, #2
 80222e6:	500a      	str	r2, [r1, r0]
 80222e8:	3301      	adds	r3, #1
 80222ea:	42bb      	cmp	r3, r7
 80222ec:	dbfa      	blt.n	80222e4 <__lshift+0x48>
 80222ee:	43fb      	mvns	r3, r7
 80222f0:	17db      	asrs	r3, r3, #31
 80222f2:	401f      	ands	r7, r3
 80222f4:	00bf      	lsls	r7, r7, #2
 80222f6:	0023      	movs	r3, r4
 80222f8:	201f      	movs	r0, #31
 80222fa:	19c9      	adds	r1, r1, r7
 80222fc:	0037      	movs	r7, r6
 80222fe:	6922      	ldr	r2, [r4, #16]
 8022300:	3314      	adds	r3, #20
 8022302:	0092      	lsls	r2, r2, #2
 8022304:	189a      	adds	r2, r3, r2
 8022306:	4007      	ands	r7, r0
 8022308:	4206      	tst	r6, r0
 802230a:	d029      	beq.n	8022360 <__lshift+0xc4>
 802230c:	3001      	adds	r0, #1
 802230e:	1bc0      	subs	r0, r0, r7
 8022310:	9003      	str	r0, [sp, #12]
 8022312:	468c      	mov	ip, r1
 8022314:	2000      	movs	r0, #0
 8022316:	681e      	ldr	r6, [r3, #0]
 8022318:	40be      	lsls	r6, r7
 802231a:	4306      	orrs	r6, r0
 802231c:	4660      	mov	r0, ip
 802231e:	c040      	stmia	r0!, {r6}
 8022320:	4684      	mov	ip, r0
 8022322:	9e03      	ldr	r6, [sp, #12]
 8022324:	cb01      	ldmia	r3!, {r0}
 8022326:	40f0      	lsrs	r0, r6
 8022328:	429a      	cmp	r2, r3
 802232a:	d8f4      	bhi.n	8022316 <__lshift+0x7a>
 802232c:	0026      	movs	r6, r4
 802232e:	3615      	adds	r6, #21
 8022330:	2304      	movs	r3, #4
 8022332:	42b2      	cmp	r2, r6
 8022334:	d304      	bcc.n	8022340 <__lshift+0xa4>
 8022336:	1b13      	subs	r3, r2, r4
 8022338:	3b15      	subs	r3, #21
 802233a:	089b      	lsrs	r3, r3, #2
 802233c:	3301      	adds	r3, #1
 802233e:	009b      	lsls	r3, r3, #2
 8022340:	50c8      	str	r0, [r1, r3]
 8022342:	2800      	cmp	r0, #0
 8022344:	d002      	beq.n	802234c <__lshift+0xb0>
 8022346:	9b01      	ldr	r3, [sp, #4]
 8022348:	3302      	adds	r3, #2
 802234a:	9300      	str	r3, [sp, #0]
 802234c:	9b00      	ldr	r3, [sp, #0]
 802234e:	9802      	ldr	r0, [sp, #8]
 8022350:	3b01      	subs	r3, #1
 8022352:	0021      	movs	r1, r4
 8022354:	612b      	str	r3, [r5, #16]
 8022356:	f7ff fd7f 	bl	8021e58 <_Bfree>
 802235a:	0028      	movs	r0, r5
 802235c:	b005      	add	sp, #20
 802235e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022360:	cb01      	ldmia	r3!, {r0}
 8022362:	c101      	stmia	r1!, {r0}
 8022364:	429a      	cmp	r2, r3
 8022366:	d8fb      	bhi.n	8022360 <__lshift+0xc4>
 8022368:	e7f0      	b.n	802234c <__lshift+0xb0>
 802236a:	46c0      	nop			@ (mov r8, r8)
 802236c:	08026f44 	.word	0x08026f44
 8022370:	08026f55 	.word	0x08026f55

08022374 <__mcmp>:
 8022374:	b530      	push	{r4, r5, lr}
 8022376:	690b      	ldr	r3, [r1, #16]
 8022378:	6904      	ldr	r4, [r0, #16]
 802237a:	0002      	movs	r2, r0
 802237c:	1ae0      	subs	r0, r4, r3
 802237e:	429c      	cmp	r4, r3
 8022380:	d10f      	bne.n	80223a2 <__mcmp+0x2e>
 8022382:	3214      	adds	r2, #20
 8022384:	009b      	lsls	r3, r3, #2
 8022386:	3114      	adds	r1, #20
 8022388:	0014      	movs	r4, r2
 802238a:	18c9      	adds	r1, r1, r3
 802238c:	18d2      	adds	r2, r2, r3
 802238e:	3a04      	subs	r2, #4
 8022390:	3904      	subs	r1, #4
 8022392:	6815      	ldr	r5, [r2, #0]
 8022394:	680b      	ldr	r3, [r1, #0]
 8022396:	429d      	cmp	r5, r3
 8022398:	d004      	beq.n	80223a4 <__mcmp+0x30>
 802239a:	2001      	movs	r0, #1
 802239c:	429d      	cmp	r5, r3
 802239e:	d200      	bcs.n	80223a2 <__mcmp+0x2e>
 80223a0:	3802      	subs	r0, #2
 80223a2:	bd30      	pop	{r4, r5, pc}
 80223a4:	4294      	cmp	r4, r2
 80223a6:	d3f2      	bcc.n	802238e <__mcmp+0x1a>
 80223a8:	e7fb      	b.n	80223a2 <__mcmp+0x2e>
	...

080223ac <__mdiff>:
 80223ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80223ae:	000c      	movs	r4, r1
 80223b0:	b087      	sub	sp, #28
 80223b2:	9000      	str	r0, [sp, #0]
 80223b4:	0011      	movs	r1, r2
 80223b6:	0020      	movs	r0, r4
 80223b8:	0017      	movs	r7, r2
 80223ba:	f7ff ffdb 	bl	8022374 <__mcmp>
 80223be:	1e05      	subs	r5, r0, #0
 80223c0:	d110      	bne.n	80223e4 <__mdiff+0x38>
 80223c2:	0001      	movs	r1, r0
 80223c4:	9800      	ldr	r0, [sp, #0]
 80223c6:	f7ff fd03 	bl	8021dd0 <_Balloc>
 80223ca:	1e02      	subs	r2, r0, #0
 80223cc:	d104      	bne.n	80223d8 <__mdiff+0x2c>
 80223ce:	4b40      	ldr	r3, [pc, #256]	@ (80224d0 <__mdiff+0x124>)
 80223d0:	4840      	ldr	r0, [pc, #256]	@ (80224d4 <__mdiff+0x128>)
 80223d2:	4941      	ldr	r1, [pc, #260]	@ (80224d8 <__mdiff+0x12c>)
 80223d4:	f002 f81e 	bl	8024414 <__assert_func>
 80223d8:	2301      	movs	r3, #1
 80223da:	6145      	str	r5, [r0, #20]
 80223dc:	6103      	str	r3, [r0, #16]
 80223de:	0010      	movs	r0, r2
 80223e0:	b007      	add	sp, #28
 80223e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80223e4:	2600      	movs	r6, #0
 80223e6:	42b0      	cmp	r0, r6
 80223e8:	da03      	bge.n	80223f2 <__mdiff+0x46>
 80223ea:	0023      	movs	r3, r4
 80223ec:	003c      	movs	r4, r7
 80223ee:	001f      	movs	r7, r3
 80223f0:	3601      	adds	r6, #1
 80223f2:	6861      	ldr	r1, [r4, #4]
 80223f4:	9800      	ldr	r0, [sp, #0]
 80223f6:	f7ff fceb 	bl	8021dd0 <_Balloc>
 80223fa:	1e02      	subs	r2, r0, #0
 80223fc:	d103      	bne.n	8022406 <__mdiff+0x5a>
 80223fe:	4b34      	ldr	r3, [pc, #208]	@ (80224d0 <__mdiff+0x124>)
 8022400:	4834      	ldr	r0, [pc, #208]	@ (80224d4 <__mdiff+0x128>)
 8022402:	4936      	ldr	r1, [pc, #216]	@ (80224dc <__mdiff+0x130>)
 8022404:	e7e6      	b.n	80223d4 <__mdiff+0x28>
 8022406:	6923      	ldr	r3, [r4, #16]
 8022408:	3414      	adds	r4, #20
 802240a:	9300      	str	r3, [sp, #0]
 802240c:	009b      	lsls	r3, r3, #2
 802240e:	18e3      	adds	r3, r4, r3
 8022410:	0021      	movs	r1, r4
 8022412:	9401      	str	r4, [sp, #4]
 8022414:	003c      	movs	r4, r7
 8022416:	9302      	str	r3, [sp, #8]
 8022418:	693b      	ldr	r3, [r7, #16]
 802241a:	3414      	adds	r4, #20
 802241c:	009b      	lsls	r3, r3, #2
 802241e:	18e3      	adds	r3, r4, r3
 8022420:	9303      	str	r3, [sp, #12]
 8022422:	0003      	movs	r3, r0
 8022424:	60c6      	str	r6, [r0, #12]
 8022426:	468c      	mov	ip, r1
 8022428:	2000      	movs	r0, #0
 802242a:	3314      	adds	r3, #20
 802242c:	9304      	str	r3, [sp, #16]
 802242e:	9305      	str	r3, [sp, #20]
 8022430:	4663      	mov	r3, ip
 8022432:	cb20      	ldmia	r3!, {r5}
 8022434:	b2a9      	uxth	r1, r5
 8022436:	000e      	movs	r6, r1
 8022438:	469c      	mov	ip, r3
 802243a:	cc08      	ldmia	r4!, {r3}
 802243c:	0c2d      	lsrs	r5, r5, #16
 802243e:	b299      	uxth	r1, r3
 8022440:	1a71      	subs	r1, r6, r1
 8022442:	1809      	adds	r1, r1, r0
 8022444:	0c1b      	lsrs	r3, r3, #16
 8022446:	1408      	asrs	r0, r1, #16
 8022448:	1aeb      	subs	r3, r5, r3
 802244a:	181b      	adds	r3, r3, r0
 802244c:	1418      	asrs	r0, r3, #16
 802244e:	b289      	uxth	r1, r1
 8022450:	041b      	lsls	r3, r3, #16
 8022452:	4319      	orrs	r1, r3
 8022454:	9b05      	ldr	r3, [sp, #20]
 8022456:	c302      	stmia	r3!, {r1}
 8022458:	9305      	str	r3, [sp, #20]
 802245a:	9b03      	ldr	r3, [sp, #12]
 802245c:	42a3      	cmp	r3, r4
 802245e:	d8e7      	bhi.n	8022430 <__mdiff+0x84>
 8022460:	0039      	movs	r1, r7
 8022462:	9c03      	ldr	r4, [sp, #12]
 8022464:	3115      	adds	r1, #21
 8022466:	2304      	movs	r3, #4
 8022468:	428c      	cmp	r4, r1
 802246a:	d304      	bcc.n	8022476 <__mdiff+0xca>
 802246c:	1be3      	subs	r3, r4, r7
 802246e:	3b15      	subs	r3, #21
 8022470:	089b      	lsrs	r3, r3, #2
 8022472:	3301      	adds	r3, #1
 8022474:	009b      	lsls	r3, r3, #2
 8022476:	9901      	ldr	r1, [sp, #4]
 8022478:	18cd      	adds	r5, r1, r3
 802247a:	9904      	ldr	r1, [sp, #16]
 802247c:	002e      	movs	r6, r5
 802247e:	18cb      	adds	r3, r1, r3
 8022480:	001f      	movs	r7, r3
 8022482:	9902      	ldr	r1, [sp, #8]
 8022484:	428e      	cmp	r6, r1
 8022486:	d311      	bcc.n	80224ac <__mdiff+0x100>
 8022488:	9c02      	ldr	r4, [sp, #8]
 802248a:	1ee9      	subs	r1, r5, #3
 802248c:	2000      	movs	r0, #0
 802248e:	428c      	cmp	r4, r1
 8022490:	d304      	bcc.n	802249c <__mdiff+0xf0>
 8022492:	0021      	movs	r1, r4
 8022494:	3103      	adds	r1, #3
 8022496:	1b49      	subs	r1, r1, r5
 8022498:	0889      	lsrs	r1, r1, #2
 802249a:	0088      	lsls	r0, r1, #2
 802249c:	181b      	adds	r3, r3, r0
 802249e:	3b04      	subs	r3, #4
 80224a0:	6819      	ldr	r1, [r3, #0]
 80224a2:	2900      	cmp	r1, #0
 80224a4:	d010      	beq.n	80224c8 <__mdiff+0x11c>
 80224a6:	9b00      	ldr	r3, [sp, #0]
 80224a8:	6113      	str	r3, [r2, #16]
 80224aa:	e798      	b.n	80223de <__mdiff+0x32>
 80224ac:	4684      	mov	ip, r0
 80224ae:	ce02      	ldmia	r6!, {r1}
 80224b0:	b288      	uxth	r0, r1
 80224b2:	4460      	add	r0, ip
 80224b4:	1400      	asrs	r0, r0, #16
 80224b6:	0c0c      	lsrs	r4, r1, #16
 80224b8:	1904      	adds	r4, r0, r4
 80224ba:	4461      	add	r1, ip
 80224bc:	1420      	asrs	r0, r4, #16
 80224be:	b289      	uxth	r1, r1
 80224c0:	0424      	lsls	r4, r4, #16
 80224c2:	4321      	orrs	r1, r4
 80224c4:	c702      	stmia	r7!, {r1}
 80224c6:	e7dc      	b.n	8022482 <__mdiff+0xd6>
 80224c8:	9900      	ldr	r1, [sp, #0]
 80224ca:	3901      	subs	r1, #1
 80224cc:	9100      	str	r1, [sp, #0]
 80224ce:	e7e6      	b.n	802249e <__mdiff+0xf2>
 80224d0:	08026f44 	.word	0x08026f44
 80224d4:	08026f55 	.word	0x08026f55
 80224d8:	00000237 	.word	0x00000237
 80224dc:	00000245 	.word	0x00000245

080224e0 <__ulp>:
 80224e0:	b510      	push	{r4, lr}
 80224e2:	2400      	movs	r4, #0
 80224e4:	4b0c      	ldr	r3, [pc, #48]	@ (8022518 <__ulp+0x38>)
 80224e6:	4a0d      	ldr	r2, [pc, #52]	@ (802251c <__ulp+0x3c>)
 80224e8:	400b      	ands	r3, r1
 80224ea:	189b      	adds	r3, r3, r2
 80224ec:	42a3      	cmp	r3, r4
 80224ee:	dc06      	bgt.n	80224fe <__ulp+0x1e>
 80224f0:	425b      	negs	r3, r3
 80224f2:	151a      	asrs	r2, r3, #20
 80224f4:	2a13      	cmp	r2, #19
 80224f6:	dc05      	bgt.n	8022504 <__ulp+0x24>
 80224f8:	2380      	movs	r3, #128	@ 0x80
 80224fa:	031b      	lsls	r3, r3, #12
 80224fc:	4113      	asrs	r3, r2
 80224fe:	0019      	movs	r1, r3
 8022500:	0020      	movs	r0, r4
 8022502:	bd10      	pop	{r4, pc}
 8022504:	3a14      	subs	r2, #20
 8022506:	2401      	movs	r4, #1
 8022508:	2a1e      	cmp	r2, #30
 802250a:	dc02      	bgt.n	8022512 <__ulp+0x32>
 802250c:	2480      	movs	r4, #128	@ 0x80
 802250e:	0624      	lsls	r4, r4, #24
 8022510:	40d4      	lsrs	r4, r2
 8022512:	2300      	movs	r3, #0
 8022514:	e7f3      	b.n	80224fe <__ulp+0x1e>
 8022516:	46c0      	nop			@ (mov r8, r8)
 8022518:	7ff00000 	.word	0x7ff00000
 802251c:	fcc00000 	.word	0xfcc00000

08022520 <__b2d>:
 8022520:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8022522:	0006      	movs	r6, r0
 8022524:	6903      	ldr	r3, [r0, #16]
 8022526:	3614      	adds	r6, #20
 8022528:	009b      	lsls	r3, r3, #2
 802252a:	18f3      	adds	r3, r6, r3
 802252c:	1f1d      	subs	r5, r3, #4
 802252e:	682c      	ldr	r4, [r5, #0]
 8022530:	000f      	movs	r7, r1
 8022532:	0020      	movs	r0, r4
 8022534:	9301      	str	r3, [sp, #4]
 8022536:	f7ff fd43 	bl	8021fc0 <__hi0bits>
 802253a:	2220      	movs	r2, #32
 802253c:	1a12      	subs	r2, r2, r0
 802253e:	603a      	str	r2, [r7, #0]
 8022540:	0003      	movs	r3, r0
 8022542:	4a1c      	ldr	r2, [pc, #112]	@ (80225b4 <__b2d+0x94>)
 8022544:	280a      	cmp	r0, #10
 8022546:	dc15      	bgt.n	8022574 <__b2d+0x54>
 8022548:	210b      	movs	r1, #11
 802254a:	0027      	movs	r7, r4
 802254c:	1a09      	subs	r1, r1, r0
 802254e:	40cf      	lsrs	r7, r1
 8022550:	433a      	orrs	r2, r7
 8022552:	468c      	mov	ip, r1
 8022554:	0011      	movs	r1, r2
 8022556:	2200      	movs	r2, #0
 8022558:	42ae      	cmp	r6, r5
 802255a:	d202      	bcs.n	8022562 <__b2d+0x42>
 802255c:	9a01      	ldr	r2, [sp, #4]
 802255e:	3a08      	subs	r2, #8
 8022560:	6812      	ldr	r2, [r2, #0]
 8022562:	3315      	adds	r3, #21
 8022564:	409c      	lsls	r4, r3
 8022566:	4663      	mov	r3, ip
 8022568:	0027      	movs	r7, r4
 802256a:	40da      	lsrs	r2, r3
 802256c:	4317      	orrs	r7, r2
 802256e:	0038      	movs	r0, r7
 8022570:	b003      	add	sp, #12
 8022572:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022574:	2700      	movs	r7, #0
 8022576:	42ae      	cmp	r6, r5
 8022578:	d202      	bcs.n	8022580 <__b2d+0x60>
 802257a:	9d01      	ldr	r5, [sp, #4]
 802257c:	3d08      	subs	r5, #8
 802257e:	682f      	ldr	r7, [r5, #0]
 8022580:	210b      	movs	r1, #11
 8022582:	4249      	negs	r1, r1
 8022584:	468c      	mov	ip, r1
 8022586:	449c      	add	ip, r3
 8022588:	2b0b      	cmp	r3, #11
 802258a:	d010      	beq.n	80225ae <__b2d+0x8e>
 802258c:	4661      	mov	r1, ip
 802258e:	2320      	movs	r3, #32
 8022590:	408c      	lsls	r4, r1
 8022592:	1a5b      	subs	r3, r3, r1
 8022594:	0039      	movs	r1, r7
 8022596:	40d9      	lsrs	r1, r3
 8022598:	430c      	orrs	r4, r1
 802259a:	4322      	orrs	r2, r4
 802259c:	0011      	movs	r1, r2
 802259e:	2200      	movs	r2, #0
 80225a0:	42b5      	cmp	r5, r6
 80225a2:	d901      	bls.n	80225a8 <__b2d+0x88>
 80225a4:	3d04      	subs	r5, #4
 80225a6:	682a      	ldr	r2, [r5, #0]
 80225a8:	4664      	mov	r4, ip
 80225aa:	40a7      	lsls	r7, r4
 80225ac:	e7dd      	b.n	802256a <__b2d+0x4a>
 80225ae:	4322      	orrs	r2, r4
 80225b0:	0011      	movs	r1, r2
 80225b2:	e7dc      	b.n	802256e <__b2d+0x4e>
 80225b4:	3ff00000 	.word	0x3ff00000

080225b8 <__d2b>:
 80225b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80225ba:	2101      	movs	r1, #1
 80225bc:	0016      	movs	r6, r2
 80225be:	001f      	movs	r7, r3
 80225c0:	f7ff fc06 	bl	8021dd0 <_Balloc>
 80225c4:	1e04      	subs	r4, r0, #0
 80225c6:	d105      	bne.n	80225d4 <__d2b+0x1c>
 80225c8:	0022      	movs	r2, r4
 80225ca:	4b25      	ldr	r3, [pc, #148]	@ (8022660 <__d2b+0xa8>)
 80225cc:	4825      	ldr	r0, [pc, #148]	@ (8022664 <__d2b+0xac>)
 80225ce:	4926      	ldr	r1, [pc, #152]	@ (8022668 <__d2b+0xb0>)
 80225d0:	f001 ff20 	bl	8024414 <__assert_func>
 80225d4:	033b      	lsls	r3, r7, #12
 80225d6:	007d      	lsls	r5, r7, #1
 80225d8:	0b1b      	lsrs	r3, r3, #12
 80225da:	0d6d      	lsrs	r5, r5, #21
 80225dc:	d002      	beq.n	80225e4 <__d2b+0x2c>
 80225de:	2280      	movs	r2, #128	@ 0x80
 80225e0:	0352      	lsls	r2, r2, #13
 80225e2:	4313      	orrs	r3, r2
 80225e4:	9301      	str	r3, [sp, #4]
 80225e6:	2e00      	cmp	r6, #0
 80225e8:	d025      	beq.n	8022636 <__d2b+0x7e>
 80225ea:	4668      	mov	r0, sp
 80225ec:	9600      	str	r6, [sp, #0]
 80225ee:	f7ff fd08 	bl	8022002 <__lo0bits>
 80225f2:	9b01      	ldr	r3, [sp, #4]
 80225f4:	9900      	ldr	r1, [sp, #0]
 80225f6:	2800      	cmp	r0, #0
 80225f8:	d01b      	beq.n	8022632 <__d2b+0x7a>
 80225fa:	2220      	movs	r2, #32
 80225fc:	001e      	movs	r6, r3
 80225fe:	1a12      	subs	r2, r2, r0
 8022600:	4096      	lsls	r6, r2
 8022602:	0032      	movs	r2, r6
 8022604:	40c3      	lsrs	r3, r0
 8022606:	430a      	orrs	r2, r1
 8022608:	6162      	str	r2, [r4, #20]
 802260a:	9301      	str	r3, [sp, #4]
 802260c:	9e01      	ldr	r6, [sp, #4]
 802260e:	61a6      	str	r6, [r4, #24]
 8022610:	1e73      	subs	r3, r6, #1
 8022612:	419e      	sbcs	r6, r3
 8022614:	3601      	adds	r6, #1
 8022616:	6126      	str	r6, [r4, #16]
 8022618:	2d00      	cmp	r5, #0
 802261a:	d014      	beq.n	8022646 <__d2b+0x8e>
 802261c:	2635      	movs	r6, #53	@ 0x35
 802261e:	4b13      	ldr	r3, [pc, #76]	@ (802266c <__d2b+0xb4>)
 8022620:	18ed      	adds	r5, r5, r3
 8022622:	9b08      	ldr	r3, [sp, #32]
 8022624:	182d      	adds	r5, r5, r0
 8022626:	601d      	str	r5, [r3, #0]
 8022628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802262a:	1a36      	subs	r6, r6, r0
 802262c:	601e      	str	r6, [r3, #0]
 802262e:	0020      	movs	r0, r4
 8022630:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8022632:	6161      	str	r1, [r4, #20]
 8022634:	e7ea      	b.n	802260c <__d2b+0x54>
 8022636:	a801      	add	r0, sp, #4
 8022638:	f7ff fce3 	bl	8022002 <__lo0bits>
 802263c:	9b01      	ldr	r3, [sp, #4]
 802263e:	2601      	movs	r6, #1
 8022640:	6163      	str	r3, [r4, #20]
 8022642:	3020      	adds	r0, #32
 8022644:	e7e7      	b.n	8022616 <__d2b+0x5e>
 8022646:	4b0a      	ldr	r3, [pc, #40]	@ (8022670 <__d2b+0xb8>)
 8022648:	18c0      	adds	r0, r0, r3
 802264a:	9b08      	ldr	r3, [sp, #32]
 802264c:	6018      	str	r0, [r3, #0]
 802264e:	4b09      	ldr	r3, [pc, #36]	@ (8022674 <__d2b+0xbc>)
 8022650:	18f3      	adds	r3, r6, r3
 8022652:	009b      	lsls	r3, r3, #2
 8022654:	18e3      	adds	r3, r4, r3
 8022656:	6958      	ldr	r0, [r3, #20]
 8022658:	f7ff fcb2 	bl	8021fc0 <__hi0bits>
 802265c:	0176      	lsls	r6, r6, #5
 802265e:	e7e3      	b.n	8022628 <__d2b+0x70>
 8022660:	08026f44 	.word	0x08026f44
 8022664:	08026f55 	.word	0x08026f55
 8022668:	0000030f 	.word	0x0000030f
 802266c:	fffffbcd 	.word	0xfffffbcd
 8022670:	fffffbce 	.word	0xfffffbce
 8022674:	3fffffff 	.word	0x3fffffff

08022678 <__ratio>:
 8022678:	b5f0      	push	{r4, r5, r6, r7, lr}
 802267a:	b087      	sub	sp, #28
 802267c:	000f      	movs	r7, r1
 802267e:	a904      	add	r1, sp, #16
 8022680:	0006      	movs	r6, r0
 8022682:	f7ff ff4d 	bl	8022520 <__b2d>
 8022686:	9000      	str	r0, [sp, #0]
 8022688:	9101      	str	r1, [sp, #4]
 802268a:	9b00      	ldr	r3, [sp, #0]
 802268c:	9c01      	ldr	r4, [sp, #4]
 802268e:	0038      	movs	r0, r7
 8022690:	a905      	add	r1, sp, #20
 8022692:	9302      	str	r3, [sp, #8]
 8022694:	9403      	str	r4, [sp, #12]
 8022696:	f7ff ff43 	bl	8022520 <__b2d>
 802269a:	000d      	movs	r5, r1
 802269c:	0002      	movs	r2, r0
 802269e:	000b      	movs	r3, r1
 80226a0:	6930      	ldr	r0, [r6, #16]
 80226a2:	6939      	ldr	r1, [r7, #16]
 80226a4:	9e04      	ldr	r6, [sp, #16]
 80226a6:	1a40      	subs	r0, r0, r1
 80226a8:	9905      	ldr	r1, [sp, #20]
 80226aa:	0140      	lsls	r0, r0, #5
 80226ac:	1a71      	subs	r1, r6, r1
 80226ae:	1841      	adds	r1, r0, r1
 80226b0:	0508      	lsls	r0, r1, #20
 80226b2:	2900      	cmp	r1, #0
 80226b4:	dd08      	ble.n	80226c8 <__ratio+0x50>
 80226b6:	9901      	ldr	r1, [sp, #4]
 80226b8:	1841      	adds	r1, r0, r1
 80226ba:	9103      	str	r1, [sp, #12]
 80226bc:	9802      	ldr	r0, [sp, #8]
 80226be:	9903      	ldr	r1, [sp, #12]
 80226c0:	f7df fd7a 	bl	80021b8 <__aeabi_ddiv>
 80226c4:	b007      	add	sp, #28
 80226c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80226c8:	1a2b      	subs	r3, r5, r0
 80226ca:	e7f7      	b.n	80226bc <__ratio+0x44>

080226cc <__copybits>:
 80226cc:	b570      	push	{r4, r5, r6, lr}
 80226ce:	0014      	movs	r4, r2
 80226d0:	0005      	movs	r5, r0
 80226d2:	3901      	subs	r1, #1
 80226d4:	6913      	ldr	r3, [r2, #16]
 80226d6:	1149      	asrs	r1, r1, #5
 80226d8:	3101      	adds	r1, #1
 80226da:	0089      	lsls	r1, r1, #2
 80226dc:	3414      	adds	r4, #20
 80226de:	009b      	lsls	r3, r3, #2
 80226e0:	1841      	adds	r1, r0, r1
 80226e2:	18e3      	adds	r3, r4, r3
 80226e4:	42a3      	cmp	r3, r4
 80226e6:	d80d      	bhi.n	8022704 <__copybits+0x38>
 80226e8:	0014      	movs	r4, r2
 80226ea:	3411      	adds	r4, #17
 80226ec:	2500      	movs	r5, #0
 80226ee:	42a3      	cmp	r3, r4
 80226f0:	d303      	bcc.n	80226fa <__copybits+0x2e>
 80226f2:	1a9b      	subs	r3, r3, r2
 80226f4:	3b11      	subs	r3, #17
 80226f6:	089b      	lsrs	r3, r3, #2
 80226f8:	009d      	lsls	r5, r3, #2
 80226fa:	2300      	movs	r3, #0
 80226fc:	1940      	adds	r0, r0, r5
 80226fe:	4281      	cmp	r1, r0
 8022700:	d803      	bhi.n	802270a <__copybits+0x3e>
 8022702:	bd70      	pop	{r4, r5, r6, pc}
 8022704:	cc40      	ldmia	r4!, {r6}
 8022706:	c540      	stmia	r5!, {r6}
 8022708:	e7ec      	b.n	80226e4 <__copybits+0x18>
 802270a:	c008      	stmia	r0!, {r3}
 802270c:	e7f7      	b.n	80226fe <__copybits+0x32>

0802270e <__any_on>:
 802270e:	0002      	movs	r2, r0
 8022710:	6900      	ldr	r0, [r0, #16]
 8022712:	b510      	push	{r4, lr}
 8022714:	3214      	adds	r2, #20
 8022716:	114b      	asrs	r3, r1, #5
 8022718:	4298      	cmp	r0, r3
 802271a:	db13      	blt.n	8022744 <__any_on+0x36>
 802271c:	dd0c      	ble.n	8022738 <__any_on+0x2a>
 802271e:	241f      	movs	r4, #31
 8022720:	0008      	movs	r0, r1
 8022722:	4020      	ands	r0, r4
 8022724:	4221      	tst	r1, r4
 8022726:	d007      	beq.n	8022738 <__any_on+0x2a>
 8022728:	0099      	lsls	r1, r3, #2
 802272a:	588c      	ldr	r4, [r1, r2]
 802272c:	0021      	movs	r1, r4
 802272e:	40c1      	lsrs	r1, r0
 8022730:	4081      	lsls	r1, r0
 8022732:	2001      	movs	r0, #1
 8022734:	428c      	cmp	r4, r1
 8022736:	d104      	bne.n	8022742 <__any_on+0x34>
 8022738:	009b      	lsls	r3, r3, #2
 802273a:	18d3      	adds	r3, r2, r3
 802273c:	4293      	cmp	r3, r2
 802273e:	d803      	bhi.n	8022748 <__any_on+0x3a>
 8022740:	2000      	movs	r0, #0
 8022742:	bd10      	pop	{r4, pc}
 8022744:	0003      	movs	r3, r0
 8022746:	e7f7      	b.n	8022738 <__any_on+0x2a>
 8022748:	3b04      	subs	r3, #4
 802274a:	6819      	ldr	r1, [r3, #0]
 802274c:	2900      	cmp	r1, #0
 802274e:	d0f5      	beq.n	802273c <__any_on+0x2e>
 8022750:	2001      	movs	r0, #1
 8022752:	e7f6      	b.n	8022742 <__any_on+0x34>

08022754 <sulp>:
 8022754:	b570      	push	{r4, r5, r6, lr}
 8022756:	0016      	movs	r6, r2
 8022758:	000d      	movs	r5, r1
 802275a:	f7ff fec1 	bl	80224e0 <__ulp>
 802275e:	2e00      	cmp	r6, #0
 8022760:	d00d      	beq.n	802277e <sulp+0x2a>
 8022762:	236b      	movs	r3, #107	@ 0x6b
 8022764:	006a      	lsls	r2, r5, #1
 8022766:	0d52      	lsrs	r2, r2, #21
 8022768:	1a9b      	subs	r3, r3, r2
 802276a:	2b00      	cmp	r3, #0
 802276c:	dd07      	ble.n	802277e <sulp+0x2a>
 802276e:	2400      	movs	r4, #0
 8022770:	4a03      	ldr	r2, [pc, #12]	@ (8022780 <sulp+0x2c>)
 8022772:	051b      	lsls	r3, r3, #20
 8022774:	189d      	adds	r5, r3, r2
 8022776:	002b      	movs	r3, r5
 8022778:	0022      	movs	r2, r4
 802277a:	f7e0 f957 	bl	8002a2c <__aeabi_dmul>
 802277e:	bd70      	pop	{r4, r5, r6, pc}
 8022780:	3ff00000 	.word	0x3ff00000

08022784 <_strtod_l>:
 8022784:	b5f0      	push	{r4, r5, r6, r7, lr}
 8022786:	b0a3      	sub	sp, #140	@ 0x8c
 8022788:	921b      	str	r2, [sp, #108]	@ 0x6c
 802278a:	2200      	movs	r2, #0
 802278c:	2600      	movs	r6, #0
 802278e:	2700      	movs	r7, #0
 8022790:	9005      	str	r0, [sp, #20]
 8022792:	9109      	str	r1, [sp, #36]	@ 0x24
 8022794:	921e      	str	r2, [sp, #120]	@ 0x78
 8022796:	911d      	str	r1, [sp, #116]	@ 0x74
 8022798:	780a      	ldrb	r2, [r1, #0]
 802279a:	2a2b      	cmp	r2, #43	@ 0x2b
 802279c:	d053      	beq.n	8022846 <_strtod_l+0xc2>
 802279e:	d83f      	bhi.n	8022820 <_strtod_l+0x9c>
 80227a0:	2a0d      	cmp	r2, #13
 80227a2:	d839      	bhi.n	8022818 <_strtod_l+0x94>
 80227a4:	2a08      	cmp	r2, #8
 80227a6:	d839      	bhi.n	802281c <_strtod_l+0x98>
 80227a8:	2a00      	cmp	r2, #0
 80227aa:	d042      	beq.n	8022832 <_strtod_l+0xae>
 80227ac:	2200      	movs	r2, #0
 80227ae:	9212      	str	r2, [sp, #72]	@ 0x48
 80227b0:	2100      	movs	r1, #0
 80227b2:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80227b4:	910c      	str	r1, [sp, #48]	@ 0x30
 80227b6:	782a      	ldrb	r2, [r5, #0]
 80227b8:	2a30      	cmp	r2, #48	@ 0x30
 80227ba:	d000      	beq.n	80227be <_strtod_l+0x3a>
 80227bc:	e083      	b.n	80228c6 <_strtod_l+0x142>
 80227be:	786a      	ldrb	r2, [r5, #1]
 80227c0:	3120      	adds	r1, #32
 80227c2:	438a      	bics	r2, r1
 80227c4:	2a58      	cmp	r2, #88	@ 0x58
 80227c6:	d000      	beq.n	80227ca <_strtod_l+0x46>
 80227c8:	e073      	b.n	80228b2 <_strtod_l+0x12e>
 80227ca:	9302      	str	r3, [sp, #8]
 80227cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80227ce:	4a9b      	ldr	r2, [pc, #620]	@ (8022a3c <_strtod_l+0x2b8>)
 80227d0:	9301      	str	r3, [sp, #4]
 80227d2:	ab1e      	add	r3, sp, #120	@ 0x78
 80227d4:	9300      	str	r3, [sp, #0]
 80227d6:	9805      	ldr	r0, [sp, #20]
 80227d8:	ab1f      	add	r3, sp, #124	@ 0x7c
 80227da:	a91d      	add	r1, sp, #116	@ 0x74
 80227dc:	f001 fece 	bl	802457c <__gethex>
 80227e0:	230f      	movs	r3, #15
 80227e2:	0002      	movs	r2, r0
 80227e4:	401a      	ands	r2, r3
 80227e6:	0004      	movs	r4, r0
 80227e8:	9206      	str	r2, [sp, #24]
 80227ea:	4218      	tst	r0, r3
 80227ec:	d005      	beq.n	80227fa <_strtod_l+0x76>
 80227ee:	2a06      	cmp	r2, #6
 80227f0:	d12b      	bne.n	802284a <_strtod_l+0xc6>
 80227f2:	2300      	movs	r3, #0
 80227f4:	3501      	adds	r5, #1
 80227f6:	951d      	str	r5, [sp, #116]	@ 0x74
 80227f8:	9312      	str	r3, [sp, #72]	@ 0x48
 80227fa:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80227fc:	2b00      	cmp	r3, #0
 80227fe:	d002      	beq.n	8022806 <_strtod_l+0x82>
 8022800:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022802:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8022804:	6013      	str	r3, [r2, #0]
 8022806:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8022808:	2b00      	cmp	r3, #0
 802280a:	d019      	beq.n	8022840 <_strtod_l+0xbc>
 802280c:	2380      	movs	r3, #128	@ 0x80
 802280e:	0030      	movs	r0, r6
 8022810:	061b      	lsls	r3, r3, #24
 8022812:	18f9      	adds	r1, r7, r3
 8022814:	b023      	add	sp, #140	@ 0x8c
 8022816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022818:	2a20      	cmp	r2, #32
 802281a:	d1c7      	bne.n	80227ac <_strtod_l+0x28>
 802281c:	3101      	adds	r1, #1
 802281e:	e7ba      	b.n	8022796 <_strtod_l+0x12>
 8022820:	2a2d      	cmp	r2, #45	@ 0x2d
 8022822:	d1c3      	bne.n	80227ac <_strtod_l+0x28>
 8022824:	3a2c      	subs	r2, #44	@ 0x2c
 8022826:	9212      	str	r2, [sp, #72]	@ 0x48
 8022828:	1c4a      	adds	r2, r1, #1
 802282a:	921d      	str	r2, [sp, #116]	@ 0x74
 802282c:	784a      	ldrb	r2, [r1, #1]
 802282e:	2a00      	cmp	r2, #0
 8022830:	d1be      	bne.n	80227b0 <_strtod_l+0x2c>
 8022832:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022834:	931d      	str	r3, [sp, #116]	@ 0x74
 8022836:	2300      	movs	r3, #0
 8022838:	9312      	str	r3, [sp, #72]	@ 0x48
 802283a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 802283c:	2b00      	cmp	r3, #0
 802283e:	d1df      	bne.n	8022800 <_strtod_l+0x7c>
 8022840:	0030      	movs	r0, r6
 8022842:	0039      	movs	r1, r7
 8022844:	e7e6      	b.n	8022814 <_strtod_l+0x90>
 8022846:	2200      	movs	r2, #0
 8022848:	e7ed      	b.n	8022826 <_strtod_l+0xa2>
 802284a:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 802284c:	2a00      	cmp	r2, #0
 802284e:	d007      	beq.n	8022860 <_strtod_l+0xdc>
 8022850:	2135      	movs	r1, #53	@ 0x35
 8022852:	a820      	add	r0, sp, #128	@ 0x80
 8022854:	f7ff ff3a 	bl	80226cc <__copybits>
 8022858:	991e      	ldr	r1, [sp, #120]	@ 0x78
 802285a:	9805      	ldr	r0, [sp, #20]
 802285c:	f7ff fafc 	bl	8021e58 <_Bfree>
 8022860:	9806      	ldr	r0, [sp, #24]
 8022862:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8022864:	3801      	subs	r0, #1
 8022866:	2804      	cmp	r0, #4
 8022868:	d806      	bhi.n	8022878 <_strtod_l+0xf4>
 802286a:	f7dd fc5f 	bl	800012c <__gnu_thumb1_case_uqi>
 802286e:	0312      	.short	0x0312
 8022870:	1e1c      	.short	0x1e1c
 8022872:	12          	.byte	0x12
 8022873:	00          	.byte	0x00
 8022874:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8022876:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8022878:	05e4      	lsls	r4, r4, #23
 802287a:	d502      	bpl.n	8022882 <_strtod_l+0xfe>
 802287c:	2380      	movs	r3, #128	@ 0x80
 802287e:	061b      	lsls	r3, r3, #24
 8022880:	431f      	orrs	r7, r3
 8022882:	4b6f      	ldr	r3, [pc, #444]	@ (8022a40 <_strtod_l+0x2bc>)
 8022884:	423b      	tst	r3, r7
 8022886:	d1b8      	bne.n	80227fa <_strtod_l+0x76>
 8022888:	f7fe fae0 	bl	8020e4c <__errno>
 802288c:	2322      	movs	r3, #34	@ 0x22
 802288e:	6003      	str	r3, [r0, #0]
 8022890:	e7b3      	b.n	80227fa <_strtod_l+0x76>
 8022892:	496c      	ldr	r1, [pc, #432]	@ (8022a44 <_strtod_l+0x2c0>)
 8022894:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8022896:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8022898:	400a      	ands	r2, r1
 802289a:	496b      	ldr	r1, [pc, #428]	@ (8022a48 <_strtod_l+0x2c4>)
 802289c:	185b      	adds	r3, r3, r1
 802289e:	051b      	lsls	r3, r3, #20
 80228a0:	431a      	orrs	r2, r3
 80228a2:	0017      	movs	r7, r2
 80228a4:	e7e8      	b.n	8022878 <_strtod_l+0xf4>
 80228a6:	4f66      	ldr	r7, [pc, #408]	@ (8022a40 <_strtod_l+0x2bc>)
 80228a8:	e7e6      	b.n	8022878 <_strtod_l+0xf4>
 80228aa:	2601      	movs	r6, #1
 80228ac:	4f67      	ldr	r7, [pc, #412]	@ (8022a4c <_strtod_l+0x2c8>)
 80228ae:	4276      	negs	r6, r6
 80228b0:	e7e2      	b.n	8022878 <_strtod_l+0xf4>
 80228b2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80228b4:	1c5a      	adds	r2, r3, #1
 80228b6:	921d      	str	r2, [sp, #116]	@ 0x74
 80228b8:	785b      	ldrb	r3, [r3, #1]
 80228ba:	2b30      	cmp	r3, #48	@ 0x30
 80228bc:	d0f9      	beq.n	80228b2 <_strtod_l+0x12e>
 80228be:	2b00      	cmp	r3, #0
 80228c0:	d09b      	beq.n	80227fa <_strtod_l+0x76>
 80228c2:	2301      	movs	r3, #1
 80228c4:	930c      	str	r3, [sp, #48]	@ 0x30
 80228c6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80228c8:	220a      	movs	r2, #10
 80228ca:	9313      	str	r3, [sp, #76]	@ 0x4c
 80228cc:	2300      	movs	r3, #0
 80228ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80228d0:	930d      	str	r3, [sp, #52]	@ 0x34
 80228d2:	9308      	str	r3, [sp, #32]
 80228d4:	981d      	ldr	r0, [sp, #116]	@ 0x74
 80228d6:	7804      	ldrb	r4, [r0, #0]
 80228d8:	0023      	movs	r3, r4
 80228da:	3b30      	subs	r3, #48	@ 0x30
 80228dc:	b2d9      	uxtb	r1, r3
 80228de:	2909      	cmp	r1, #9
 80228e0:	d927      	bls.n	8022932 <_strtod_l+0x1ae>
 80228e2:	2201      	movs	r2, #1
 80228e4:	495a      	ldr	r1, [pc, #360]	@ (8022a50 <_strtod_l+0x2cc>)
 80228e6:	f7fe fa19 	bl	8020d1c <strncmp>
 80228ea:	2800      	cmp	r0, #0
 80228ec:	d033      	beq.n	8022956 <_strtod_l+0x1d2>
 80228ee:	2000      	movs	r0, #0
 80228f0:	0023      	movs	r3, r4
 80228f2:	4684      	mov	ip, r0
 80228f4:	9a08      	ldr	r2, [sp, #32]
 80228f6:	900e      	str	r0, [sp, #56]	@ 0x38
 80228f8:	9206      	str	r2, [sp, #24]
 80228fa:	2220      	movs	r2, #32
 80228fc:	0019      	movs	r1, r3
 80228fe:	4391      	bics	r1, r2
 8022900:	000a      	movs	r2, r1
 8022902:	2100      	movs	r1, #0
 8022904:	9107      	str	r1, [sp, #28]
 8022906:	2a45      	cmp	r2, #69	@ 0x45
 8022908:	d000      	beq.n	802290c <_strtod_l+0x188>
 802290a:	e0cb      	b.n	8022aa4 <_strtod_l+0x320>
 802290c:	9b06      	ldr	r3, [sp, #24]
 802290e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8022910:	4303      	orrs	r3, r0
 8022912:	4313      	orrs	r3, r2
 8022914:	428b      	cmp	r3, r1
 8022916:	d08c      	beq.n	8022832 <_strtod_l+0xae>
 8022918:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 802291a:	9309      	str	r3, [sp, #36]	@ 0x24
 802291c:	3301      	adds	r3, #1
 802291e:	931d      	str	r3, [sp, #116]	@ 0x74
 8022920:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022922:	785b      	ldrb	r3, [r3, #1]
 8022924:	2b2b      	cmp	r3, #43	@ 0x2b
 8022926:	d07b      	beq.n	8022a20 <_strtod_l+0x29c>
 8022928:	000c      	movs	r4, r1
 802292a:	2b2d      	cmp	r3, #45	@ 0x2d
 802292c:	d17e      	bne.n	8022a2c <_strtod_l+0x2a8>
 802292e:	2401      	movs	r4, #1
 8022930:	e077      	b.n	8022a22 <_strtod_l+0x29e>
 8022932:	9908      	ldr	r1, [sp, #32]
 8022934:	2908      	cmp	r1, #8
 8022936:	dc09      	bgt.n	802294c <_strtod_l+0x1c8>
 8022938:	990d      	ldr	r1, [sp, #52]	@ 0x34
 802293a:	4351      	muls	r1, r2
 802293c:	185b      	adds	r3, r3, r1
 802293e:	930d      	str	r3, [sp, #52]	@ 0x34
 8022940:	9b08      	ldr	r3, [sp, #32]
 8022942:	3001      	adds	r0, #1
 8022944:	3301      	adds	r3, #1
 8022946:	9308      	str	r3, [sp, #32]
 8022948:	901d      	str	r0, [sp, #116]	@ 0x74
 802294a:	e7c3      	b.n	80228d4 <_strtod_l+0x150>
 802294c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 802294e:	4355      	muls	r5, r2
 8022950:	195b      	adds	r3, r3, r5
 8022952:	9310      	str	r3, [sp, #64]	@ 0x40
 8022954:	e7f4      	b.n	8022940 <_strtod_l+0x1bc>
 8022956:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022958:	1c5a      	adds	r2, r3, #1
 802295a:	921d      	str	r2, [sp, #116]	@ 0x74
 802295c:	9a08      	ldr	r2, [sp, #32]
 802295e:	785b      	ldrb	r3, [r3, #1]
 8022960:	2a00      	cmp	r2, #0
 8022962:	d03e      	beq.n	80229e2 <_strtod_l+0x25e>
 8022964:	900e      	str	r0, [sp, #56]	@ 0x38
 8022966:	9206      	str	r2, [sp, #24]
 8022968:	001a      	movs	r2, r3
 802296a:	3a30      	subs	r2, #48	@ 0x30
 802296c:	2a09      	cmp	r2, #9
 802296e:	d912      	bls.n	8022996 <_strtod_l+0x212>
 8022970:	2201      	movs	r2, #1
 8022972:	4694      	mov	ip, r2
 8022974:	e7c1      	b.n	80228fa <_strtod_l+0x176>
 8022976:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022978:	3001      	adds	r0, #1
 802297a:	1c5a      	adds	r2, r3, #1
 802297c:	921d      	str	r2, [sp, #116]	@ 0x74
 802297e:	785b      	ldrb	r3, [r3, #1]
 8022980:	2b30      	cmp	r3, #48	@ 0x30
 8022982:	d0f8      	beq.n	8022976 <_strtod_l+0x1f2>
 8022984:	001a      	movs	r2, r3
 8022986:	3a31      	subs	r2, #49	@ 0x31
 8022988:	2a08      	cmp	r2, #8
 802298a:	d844      	bhi.n	8022a16 <_strtod_l+0x292>
 802298c:	900e      	str	r0, [sp, #56]	@ 0x38
 802298e:	2000      	movs	r0, #0
 8022990:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8022992:	9006      	str	r0, [sp, #24]
 8022994:	9213      	str	r2, [sp, #76]	@ 0x4c
 8022996:	001c      	movs	r4, r3
 8022998:	1c42      	adds	r2, r0, #1
 802299a:	3c30      	subs	r4, #48	@ 0x30
 802299c:	2b30      	cmp	r3, #48	@ 0x30
 802299e:	d01a      	beq.n	80229d6 <_strtod_l+0x252>
 80229a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80229a2:	9906      	ldr	r1, [sp, #24]
 80229a4:	189b      	adds	r3, r3, r2
 80229a6:	930e      	str	r3, [sp, #56]	@ 0x38
 80229a8:	230a      	movs	r3, #10
 80229aa:	469c      	mov	ip, r3
 80229ac:	9d06      	ldr	r5, [sp, #24]
 80229ae:	1c4b      	adds	r3, r1, #1
 80229b0:	1b5d      	subs	r5, r3, r5
 80229b2:	42aa      	cmp	r2, r5
 80229b4:	dc17      	bgt.n	80229e6 <_strtod_l+0x262>
 80229b6:	43c3      	mvns	r3, r0
 80229b8:	9a06      	ldr	r2, [sp, #24]
 80229ba:	17db      	asrs	r3, r3, #31
 80229bc:	4003      	ands	r3, r0
 80229be:	18d1      	adds	r1, r2, r3
 80229c0:	3201      	adds	r2, #1
 80229c2:	18d3      	adds	r3, r2, r3
 80229c4:	9306      	str	r3, [sp, #24]
 80229c6:	2908      	cmp	r1, #8
 80229c8:	dc1c      	bgt.n	8022a04 <_strtod_l+0x280>
 80229ca:	230a      	movs	r3, #10
 80229cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80229ce:	4353      	muls	r3, r2
 80229d0:	2200      	movs	r2, #0
 80229d2:	18e3      	adds	r3, r4, r3
 80229d4:	930d      	str	r3, [sp, #52]	@ 0x34
 80229d6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80229d8:	0010      	movs	r0, r2
 80229da:	1c59      	adds	r1, r3, #1
 80229dc:	911d      	str	r1, [sp, #116]	@ 0x74
 80229de:	785b      	ldrb	r3, [r3, #1]
 80229e0:	e7c2      	b.n	8022968 <_strtod_l+0x1e4>
 80229e2:	9808      	ldr	r0, [sp, #32]
 80229e4:	e7cc      	b.n	8022980 <_strtod_l+0x1fc>
 80229e6:	2908      	cmp	r1, #8
 80229e8:	dc05      	bgt.n	80229f6 <_strtod_l+0x272>
 80229ea:	4665      	mov	r5, ip
 80229ec:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80229ee:	4369      	muls	r1, r5
 80229f0:	910d      	str	r1, [sp, #52]	@ 0x34
 80229f2:	0019      	movs	r1, r3
 80229f4:	e7da      	b.n	80229ac <_strtod_l+0x228>
 80229f6:	2b10      	cmp	r3, #16
 80229f8:	dcfb      	bgt.n	80229f2 <_strtod_l+0x26e>
 80229fa:	4661      	mov	r1, ip
 80229fc:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80229fe:	434d      	muls	r5, r1
 8022a00:	9510      	str	r5, [sp, #64]	@ 0x40
 8022a02:	e7f6      	b.n	80229f2 <_strtod_l+0x26e>
 8022a04:	2200      	movs	r2, #0
 8022a06:	290f      	cmp	r1, #15
 8022a08:	dce5      	bgt.n	80229d6 <_strtod_l+0x252>
 8022a0a:	230a      	movs	r3, #10
 8022a0c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8022a0e:	435d      	muls	r5, r3
 8022a10:	1963      	adds	r3, r4, r5
 8022a12:	9310      	str	r3, [sp, #64]	@ 0x40
 8022a14:	e7df      	b.n	80229d6 <_strtod_l+0x252>
 8022a16:	2200      	movs	r2, #0
 8022a18:	920e      	str	r2, [sp, #56]	@ 0x38
 8022a1a:	9206      	str	r2, [sp, #24]
 8022a1c:	3201      	adds	r2, #1
 8022a1e:	e7a8      	b.n	8022972 <_strtod_l+0x1ee>
 8022a20:	2400      	movs	r4, #0
 8022a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022a24:	3302      	adds	r3, #2
 8022a26:	931d      	str	r3, [sp, #116]	@ 0x74
 8022a28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022a2a:	789b      	ldrb	r3, [r3, #2]
 8022a2c:	001a      	movs	r2, r3
 8022a2e:	3a30      	subs	r2, #48	@ 0x30
 8022a30:	2a09      	cmp	r2, #9
 8022a32:	d913      	bls.n	8022a5c <_strtod_l+0x2d8>
 8022a34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022a36:	921d      	str	r2, [sp, #116]	@ 0x74
 8022a38:	2200      	movs	r2, #0
 8022a3a:	e032      	b.n	8022aa2 <_strtod_l+0x31e>
 8022a3c:	08027194 	.word	0x08027194
 8022a40:	7ff00000 	.word	0x7ff00000
 8022a44:	ffefffff 	.word	0xffefffff
 8022a48:	00000433 	.word	0x00000433
 8022a4c:	7fffffff 	.word	0x7fffffff
 8022a50:	08026fae 	.word	0x08026fae
 8022a54:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022a56:	1c5a      	adds	r2, r3, #1
 8022a58:	921d      	str	r2, [sp, #116]	@ 0x74
 8022a5a:	785b      	ldrb	r3, [r3, #1]
 8022a5c:	2b30      	cmp	r3, #48	@ 0x30
 8022a5e:	d0f9      	beq.n	8022a54 <_strtod_l+0x2d0>
 8022a60:	2200      	movs	r2, #0
 8022a62:	9207      	str	r2, [sp, #28]
 8022a64:	001a      	movs	r2, r3
 8022a66:	3a31      	subs	r2, #49	@ 0x31
 8022a68:	2a08      	cmp	r2, #8
 8022a6a:	d81b      	bhi.n	8022aa4 <_strtod_l+0x320>
 8022a6c:	3b30      	subs	r3, #48	@ 0x30
 8022a6e:	001a      	movs	r2, r3
 8022a70:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022a72:	9307      	str	r3, [sp, #28]
 8022a74:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022a76:	1c59      	adds	r1, r3, #1
 8022a78:	911d      	str	r1, [sp, #116]	@ 0x74
 8022a7a:	785b      	ldrb	r3, [r3, #1]
 8022a7c:	001d      	movs	r5, r3
 8022a7e:	3d30      	subs	r5, #48	@ 0x30
 8022a80:	2d09      	cmp	r5, #9
 8022a82:	d93a      	bls.n	8022afa <_strtod_l+0x376>
 8022a84:	9d07      	ldr	r5, [sp, #28]
 8022a86:	1b49      	subs	r1, r1, r5
 8022a88:	000d      	movs	r5, r1
 8022a8a:	49b3      	ldr	r1, [pc, #716]	@ (8022d58 <_strtod_l+0x5d4>)
 8022a8c:	9107      	str	r1, [sp, #28]
 8022a8e:	2d08      	cmp	r5, #8
 8022a90:	dc03      	bgt.n	8022a9a <_strtod_l+0x316>
 8022a92:	9207      	str	r2, [sp, #28]
 8022a94:	428a      	cmp	r2, r1
 8022a96:	dd00      	ble.n	8022a9a <_strtod_l+0x316>
 8022a98:	9107      	str	r1, [sp, #28]
 8022a9a:	2c00      	cmp	r4, #0
 8022a9c:	d002      	beq.n	8022aa4 <_strtod_l+0x320>
 8022a9e:	9a07      	ldr	r2, [sp, #28]
 8022aa0:	4252      	negs	r2, r2
 8022aa2:	9207      	str	r2, [sp, #28]
 8022aa4:	9a06      	ldr	r2, [sp, #24]
 8022aa6:	2a00      	cmp	r2, #0
 8022aa8:	d14b      	bne.n	8022b42 <_strtod_l+0x3be>
 8022aaa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8022aac:	4310      	orrs	r0, r2
 8022aae:	d000      	beq.n	8022ab2 <_strtod_l+0x32e>
 8022ab0:	e6a3      	b.n	80227fa <_strtod_l+0x76>
 8022ab2:	4662      	mov	r2, ip
 8022ab4:	2a00      	cmp	r2, #0
 8022ab6:	d000      	beq.n	8022aba <_strtod_l+0x336>
 8022ab8:	e6bb      	b.n	8022832 <_strtod_l+0xae>
 8022aba:	2b69      	cmp	r3, #105	@ 0x69
 8022abc:	d025      	beq.n	8022b0a <_strtod_l+0x386>
 8022abe:	dc21      	bgt.n	8022b04 <_strtod_l+0x380>
 8022ac0:	2b49      	cmp	r3, #73	@ 0x49
 8022ac2:	d022      	beq.n	8022b0a <_strtod_l+0x386>
 8022ac4:	2b4e      	cmp	r3, #78	@ 0x4e
 8022ac6:	d000      	beq.n	8022aca <_strtod_l+0x346>
 8022ac8:	e6b3      	b.n	8022832 <_strtod_l+0xae>
 8022aca:	49a4      	ldr	r1, [pc, #656]	@ (8022d5c <_strtod_l+0x5d8>)
 8022acc:	a81d      	add	r0, sp, #116	@ 0x74
 8022ace:	f001 ff8b 	bl	80249e8 <__match>
 8022ad2:	2800      	cmp	r0, #0
 8022ad4:	d100      	bne.n	8022ad8 <_strtod_l+0x354>
 8022ad6:	e6ac      	b.n	8022832 <_strtod_l+0xae>
 8022ad8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022ada:	781b      	ldrb	r3, [r3, #0]
 8022adc:	2b28      	cmp	r3, #40	@ 0x28
 8022ade:	d12a      	bne.n	8022b36 <_strtod_l+0x3b2>
 8022ae0:	499f      	ldr	r1, [pc, #636]	@ (8022d60 <_strtod_l+0x5dc>)
 8022ae2:	aa20      	add	r2, sp, #128	@ 0x80
 8022ae4:	a81d      	add	r0, sp, #116	@ 0x74
 8022ae6:	f001 ff93 	bl	8024a10 <__hexnan>
 8022aea:	2805      	cmp	r0, #5
 8022aec:	d123      	bne.n	8022b36 <_strtod_l+0x3b2>
 8022aee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8022af0:	4a9c      	ldr	r2, [pc, #624]	@ (8022d64 <_strtod_l+0x5e0>)
 8022af2:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8022af4:	431a      	orrs	r2, r3
 8022af6:	0017      	movs	r7, r2
 8022af8:	e67f      	b.n	80227fa <_strtod_l+0x76>
 8022afa:	210a      	movs	r1, #10
 8022afc:	434a      	muls	r2, r1
 8022afe:	18d2      	adds	r2, r2, r3
 8022b00:	3a30      	subs	r2, #48	@ 0x30
 8022b02:	e7b7      	b.n	8022a74 <_strtod_l+0x2f0>
 8022b04:	2b6e      	cmp	r3, #110	@ 0x6e
 8022b06:	d0e0      	beq.n	8022aca <_strtod_l+0x346>
 8022b08:	e693      	b.n	8022832 <_strtod_l+0xae>
 8022b0a:	4997      	ldr	r1, [pc, #604]	@ (8022d68 <_strtod_l+0x5e4>)
 8022b0c:	a81d      	add	r0, sp, #116	@ 0x74
 8022b0e:	f001 ff6b 	bl	80249e8 <__match>
 8022b12:	2800      	cmp	r0, #0
 8022b14:	d100      	bne.n	8022b18 <_strtod_l+0x394>
 8022b16:	e68c      	b.n	8022832 <_strtod_l+0xae>
 8022b18:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022b1a:	4994      	ldr	r1, [pc, #592]	@ (8022d6c <_strtod_l+0x5e8>)
 8022b1c:	3b01      	subs	r3, #1
 8022b1e:	a81d      	add	r0, sp, #116	@ 0x74
 8022b20:	931d      	str	r3, [sp, #116]	@ 0x74
 8022b22:	f001 ff61 	bl	80249e8 <__match>
 8022b26:	2800      	cmp	r0, #0
 8022b28:	d102      	bne.n	8022b30 <_strtod_l+0x3ac>
 8022b2a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8022b2c:	3301      	adds	r3, #1
 8022b2e:	931d      	str	r3, [sp, #116]	@ 0x74
 8022b30:	2600      	movs	r6, #0
 8022b32:	4f8c      	ldr	r7, [pc, #560]	@ (8022d64 <_strtod_l+0x5e0>)
 8022b34:	e661      	b.n	80227fa <_strtod_l+0x76>
 8022b36:	488e      	ldr	r0, [pc, #568]	@ (8022d70 <_strtod_l+0x5ec>)
 8022b38:	f001 fc66 	bl	8024408 <nan>
 8022b3c:	0006      	movs	r6, r0
 8022b3e:	000f      	movs	r7, r1
 8022b40:	e65b      	b.n	80227fa <_strtod_l+0x76>
 8022b42:	9b07      	ldr	r3, [sp, #28]
 8022b44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8022b46:	1a9b      	subs	r3, r3, r2
 8022b48:	930c      	str	r3, [sp, #48]	@ 0x30
 8022b4a:	9b08      	ldr	r3, [sp, #32]
 8022b4c:	2b00      	cmp	r3, #0
 8022b4e:	d101      	bne.n	8022b54 <_strtod_l+0x3d0>
 8022b50:	9b06      	ldr	r3, [sp, #24]
 8022b52:	9308      	str	r3, [sp, #32]
 8022b54:	9c06      	ldr	r4, [sp, #24]
 8022b56:	2c10      	cmp	r4, #16
 8022b58:	dd00      	ble.n	8022b5c <_strtod_l+0x3d8>
 8022b5a:	2410      	movs	r4, #16
 8022b5c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8022b5e:	f7e0 fee1 	bl	8003924 <__aeabi_ui2d>
 8022b62:	9b06      	ldr	r3, [sp, #24]
 8022b64:	0006      	movs	r6, r0
 8022b66:	000f      	movs	r7, r1
 8022b68:	2b09      	cmp	r3, #9
 8022b6a:	dc13      	bgt.n	8022b94 <_strtod_l+0x410>
 8022b6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022b6e:	2b00      	cmp	r3, #0
 8022b70:	d100      	bne.n	8022b74 <_strtod_l+0x3f0>
 8022b72:	e642      	b.n	80227fa <_strtod_l+0x76>
 8022b74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022b76:	2b00      	cmp	r3, #0
 8022b78:	dc00      	bgt.n	8022b7c <_strtod_l+0x3f8>
 8022b7a:	e07e      	b.n	8022c7a <_strtod_l+0x4f6>
 8022b7c:	2b16      	cmp	r3, #22
 8022b7e:	dc63      	bgt.n	8022c48 <_strtod_l+0x4c4>
 8022b80:	497c      	ldr	r1, [pc, #496]	@ (8022d74 <_strtod_l+0x5f0>)
 8022b82:	00db      	lsls	r3, r3, #3
 8022b84:	18c9      	adds	r1, r1, r3
 8022b86:	0032      	movs	r2, r6
 8022b88:	6808      	ldr	r0, [r1, #0]
 8022b8a:	6849      	ldr	r1, [r1, #4]
 8022b8c:	003b      	movs	r3, r7
 8022b8e:	f7df ff4d 	bl	8002a2c <__aeabi_dmul>
 8022b92:	e7d3      	b.n	8022b3c <_strtod_l+0x3b8>
 8022b94:	0022      	movs	r2, r4
 8022b96:	4b77      	ldr	r3, [pc, #476]	@ (8022d74 <_strtod_l+0x5f0>)
 8022b98:	3a09      	subs	r2, #9
 8022b9a:	00d2      	lsls	r2, r2, #3
 8022b9c:	189b      	adds	r3, r3, r2
 8022b9e:	681a      	ldr	r2, [r3, #0]
 8022ba0:	685b      	ldr	r3, [r3, #4]
 8022ba2:	f7df ff43 	bl	8002a2c <__aeabi_dmul>
 8022ba6:	0006      	movs	r6, r0
 8022ba8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8022baa:	000f      	movs	r7, r1
 8022bac:	f7e0 feba 	bl	8003924 <__aeabi_ui2d>
 8022bb0:	000b      	movs	r3, r1
 8022bb2:	0002      	movs	r2, r0
 8022bb4:	0039      	movs	r1, r7
 8022bb6:	0030      	movs	r0, r6
 8022bb8:	f7de ff38 	bl	8001a2c <__aeabi_dadd>
 8022bbc:	9b06      	ldr	r3, [sp, #24]
 8022bbe:	0006      	movs	r6, r0
 8022bc0:	000f      	movs	r7, r1
 8022bc2:	2b0f      	cmp	r3, #15
 8022bc4:	ddd2      	ble.n	8022b6c <_strtod_l+0x3e8>
 8022bc6:	9b06      	ldr	r3, [sp, #24]
 8022bc8:	1b1c      	subs	r4, r3, r4
 8022bca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022bcc:	18e4      	adds	r4, r4, r3
 8022bce:	2c00      	cmp	r4, #0
 8022bd0:	dc00      	bgt.n	8022bd4 <_strtod_l+0x450>
 8022bd2:	e09b      	b.n	8022d0c <_strtod_l+0x588>
 8022bd4:	220f      	movs	r2, #15
 8022bd6:	0023      	movs	r3, r4
 8022bd8:	4013      	ands	r3, r2
 8022bda:	4214      	tst	r4, r2
 8022bdc:	d00a      	beq.n	8022bf4 <_strtod_l+0x470>
 8022bde:	4965      	ldr	r1, [pc, #404]	@ (8022d74 <_strtod_l+0x5f0>)
 8022be0:	00db      	lsls	r3, r3, #3
 8022be2:	18c9      	adds	r1, r1, r3
 8022be4:	0032      	movs	r2, r6
 8022be6:	6808      	ldr	r0, [r1, #0]
 8022be8:	6849      	ldr	r1, [r1, #4]
 8022bea:	003b      	movs	r3, r7
 8022bec:	f7df ff1e 	bl	8002a2c <__aeabi_dmul>
 8022bf0:	0006      	movs	r6, r0
 8022bf2:	000f      	movs	r7, r1
 8022bf4:	230f      	movs	r3, #15
 8022bf6:	439c      	bics	r4, r3
 8022bf8:	d073      	beq.n	8022ce2 <_strtod_l+0x55e>
 8022bfa:	3326      	adds	r3, #38	@ 0x26
 8022bfc:	33ff      	adds	r3, #255	@ 0xff
 8022bfe:	429c      	cmp	r4, r3
 8022c00:	dd4b      	ble.n	8022c9a <_strtod_l+0x516>
 8022c02:	2300      	movs	r3, #0
 8022c04:	9306      	str	r3, [sp, #24]
 8022c06:	9307      	str	r3, [sp, #28]
 8022c08:	930d      	str	r3, [sp, #52]	@ 0x34
 8022c0a:	9308      	str	r3, [sp, #32]
 8022c0c:	2322      	movs	r3, #34	@ 0x22
 8022c0e:	2600      	movs	r6, #0
 8022c10:	9a05      	ldr	r2, [sp, #20]
 8022c12:	4f54      	ldr	r7, [pc, #336]	@ (8022d64 <_strtod_l+0x5e0>)
 8022c14:	6013      	str	r3, [r2, #0]
 8022c16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8022c18:	42b3      	cmp	r3, r6
 8022c1a:	d100      	bne.n	8022c1e <_strtod_l+0x49a>
 8022c1c:	e5ed      	b.n	80227fa <_strtod_l+0x76>
 8022c1e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8022c20:	9805      	ldr	r0, [sp, #20]
 8022c22:	f7ff f919 	bl	8021e58 <_Bfree>
 8022c26:	9908      	ldr	r1, [sp, #32]
 8022c28:	9805      	ldr	r0, [sp, #20]
 8022c2a:	f7ff f915 	bl	8021e58 <_Bfree>
 8022c2e:	9907      	ldr	r1, [sp, #28]
 8022c30:	9805      	ldr	r0, [sp, #20]
 8022c32:	f7ff f911 	bl	8021e58 <_Bfree>
 8022c36:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8022c38:	9805      	ldr	r0, [sp, #20]
 8022c3a:	f7ff f90d 	bl	8021e58 <_Bfree>
 8022c3e:	9906      	ldr	r1, [sp, #24]
 8022c40:	9805      	ldr	r0, [sp, #20]
 8022c42:	f7ff f909 	bl	8021e58 <_Bfree>
 8022c46:	e5d8      	b.n	80227fa <_strtod_l+0x76>
 8022c48:	2325      	movs	r3, #37	@ 0x25
 8022c4a:	9a06      	ldr	r2, [sp, #24]
 8022c4c:	1a9b      	subs	r3, r3, r2
 8022c4e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8022c50:	4293      	cmp	r3, r2
 8022c52:	dbb8      	blt.n	8022bc6 <_strtod_l+0x442>
 8022c54:	240f      	movs	r4, #15
 8022c56:	9b06      	ldr	r3, [sp, #24]
 8022c58:	4d46      	ldr	r5, [pc, #280]	@ (8022d74 <_strtod_l+0x5f0>)
 8022c5a:	1ae4      	subs	r4, r4, r3
 8022c5c:	00e1      	lsls	r1, r4, #3
 8022c5e:	1869      	adds	r1, r5, r1
 8022c60:	0032      	movs	r2, r6
 8022c62:	6808      	ldr	r0, [r1, #0]
 8022c64:	6849      	ldr	r1, [r1, #4]
 8022c66:	003b      	movs	r3, r7
 8022c68:	f7df fee0 	bl	8002a2c <__aeabi_dmul>
 8022c6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022c6e:	1b1c      	subs	r4, r3, r4
 8022c70:	00e4      	lsls	r4, r4, #3
 8022c72:	192d      	adds	r5, r5, r4
 8022c74:	682a      	ldr	r2, [r5, #0]
 8022c76:	686b      	ldr	r3, [r5, #4]
 8022c78:	e789      	b.n	8022b8e <_strtod_l+0x40a>
 8022c7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022c7c:	3316      	adds	r3, #22
 8022c7e:	dba2      	blt.n	8022bc6 <_strtod_l+0x442>
 8022c80:	9907      	ldr	r1, [sp, #28]
 8022c82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8022c84:	4b3b      	ldr	r3, [pc, #236]	@ (8022d74 <_strtod_l+0x5f0>)
 8022c86:	1a52      	subs	r2, r2, r1
 8022c88:	00d2      	lsls	r2, r2, #3
 8022c8a:	189b      	adds	r3, r3, r2
 8022c8c:	0030      	movs	r0, r6
 8022c8e:	681a      	ldr	r2, [r3, #0]
 8022c90:	685b      	ldr	r3, [r3, #4]
 8022c92:	0039      	movs	r1, r7
 8022c94:	f7df fa90 	bl	80021b8 <__aeabi_ddiv>
 8022c98:	e750      	b.n	8022b3c <_strtod_l+0x3b8>
 8022c9a:	2300      	movs	r3, #0
 8022c9c:	0030      	movs	r0, r6
 8022c9e:	0039      	movs	r1, r7
 8022ca0:	4d35      	ldr	r5, [pc, #212]	@ (8022d78 <_strtod_l+0x5f4>)
 8022ca2:	1124      	asrs	r4, r4, #4
 8022ca4:	9309      	str	r3, [sp, #36]	@ 0x24
 8022ca6:	2c01      	cmp	r4, #1
 8022ca8:	dc1e      	bgt.n	8022ce8 <_strtod_l+0x564>
 8022caa:	2b00      	cmp	r3, #0
 8022cac:	d001      	beq.n	8022cb2 <_strtod_l+0x52e>
 8022cae:	0006      	movs	r6, r0
 8022cb0:	000f      	movs	r7, r1
 8022cb2:	4b32      	ldr	r3, [pc, #200]	@ (8022d7c <_strtod_l+0x5f8>)
 8022cb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022cb6:	18ff      	adds	r7, r7, r3
 8022cb8:	4b2f      	ldr	r3, [pc, #188]	@ (8022d78 <_strtod_l+0x5f4>)
 8022cba:	00d5      	lsls	r5, r2, #3
 8022cbc:	195d      	adds	r5, r3, r5
 8022cbe:	0032      	movs	r2, r6
 8022cc0:	6828      	ldr	r0, [r5, #0]
 8022cc2:	6869      	ldr	r1, [r5, #4]
 8022cc4:	003b      	movs	r3, r7
 8022cc6:	f7df feb1 	bl	8002a2c <__aeabi_dmul>
 8022cca:	4b26      	ldr	r3, [pc, #152]	@ (8022d64 <_strtod_l+0x5e0>)
 8022ccc:	4a2c      	ldr	r2, [pc, #176]	@ (8022d80 <_strtod_l+0x5fc>)
 8022cce:	0006      	movs	r6, r0
 8022cd0:	400b      	ands	r3, r1
 8022cd2:	4293      	cmp	r3, r2
 8022cd4:	d895      	bhi.n	8022c02 <_strtod_l+0x47e>
 8022cd6:	4a2b      	ldr	r2, [pc, #172]	@ (8022d84 <_strtod_l+0x600>)
 8022cd8:	4293      	cmp	r3, r2
 8022cda:	d913      	bls.n	8022d04 <_strtod_l+0x580>
 8022cdc:	2601      	movs	r6, #1
 8022cde:	4f2a      	ldr	r7, [pc, #168]	@ (8022d88 <_strtod_l+0x604>)
 8022ce0:	4276      	negs	r6, r6
 8022ce2:	2300      	movs	r3, #0
 8022ce4:	9309      	str	r3, [sp, #36]	@ 0x24
 8022ce6:	e086      	b.n	8022df6 <_strtod_l+0x672>
 8022ce8:	2201      	movs	r2, #1
 8022cea:	4214      	tst	r4, r2
 8022cec:	d004      	beq.n	8022cf8 <_strtod_l+0x574>
 8022cee:	682a      	ldr	r2, [r5, #0]
 8022cf0:	686b      	ldr	r3, [r5, #4]
 8022cf2:	f7df fe9b 	bl	8002a2c <__aeabi_dmul>
 8022cf6:	2301      	movs	r3, #1
 8022cf8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022cfa:	1064      	asrs	r4, r4, #1
 8022cfc:	3201      	adds	r2, #1
 8022cfe:	9209      	str	r2, [sp, #36]	@ 0x24
 8022d00:	3508      	adds	r5, #8
 8022d02:	e7d0      	b.n	8022ca6 <_strtod_l+0x522>
 8022d04:	23d4      	movs	r3, #212	@ 0xd4
 8022d06:	049b      	lsls	r3, r3, #18
 8022d08:	18cf      	adds	r7, r1, r3
 8022d0a:	e7ea      	b.n	8022ce2 <_strtod_l+0x55e>
 8022d0c:	2c00      	cmp	r4, #0
 8022d0e:	d0e8      	beq.n	8022ce2 <_strtod_l+0x55e>
 8022d10:	4264      	negs	r4, r4
 8022d12:	230f      	movs	r3, #15
 8022d14:	0022      	movs	r2, r4
 8022d16:	401a      	ands	r2, r3
 8022d18:	421c      	tst	r4, r3
 8022d1a:	d00a      	beq.n	8022d32 <_strtod_l+0x5ae>
 8022d1c:	4b15      	ldr	r3, [pc, #84]	@ (8022d74 <_strtod_l+0x5f0>)
 8022d1e:	00d2      	lsls	r2, r2, #3
 8022d20:	189b      	adds	r3, r3, r2
 8022d22:	0030      	movs	r0, r6
 8022d24:	681a      	ldr	r2, [r3, #0]
 8022d26:	685b      	ldr	r3, [r3, #4]
 8022d28:	0039      	movs	r1, r7
 8022d2a:	f7df fa45 	bl	80021b8 <__aeabi_ddiv>
 8022d2e:	0006      	movs	r6, r0
 8022d30:	000f      	movs	r7, r1
 8022d32:	1124      	asrs	r4, r4, #4
 8022d34:	d0d5      	beq.n	8022ce2 <_strtod_l+0x55e>
 8022d36:	2c1f      	cmp	r4, #31
 8022d38:	dd28      	ble.n	8022d8c <_strtod_l+0x608>
 8022d3a:	2300      	movs	r3, #0
 8022d3c:	9306      	str	r3, [sp, #24]
 8022d3e:	9307      	str	r3, [sp, #28]
 8022d40:	930d      	str	r3, [sp, #52]	@ 0x34
 8022d42:	9308      	str	r3, [sp, #32]
 8022d44:	2322      	movs	r3, #34	@ 0x22
 8022d46:	9a05      	ldr	r2, [sp, #20]
 8022d48:	2600      	movs	r6, #0
 8022d4a:	6013      	str	r3, [r2, #0]
 8022d4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8022d4e:	2700      	movs	r7, #0
 8022d50:	2b00      	cmp	r3, #0
 8022d52:	d000      	beq.n	8022d56 <_strtod_l+0x5d2>
 8022d54:	e763      	b.n	8022c1e <_strtod_l+0x49a>
 8022d56:	e550      	b.n	80227fa <_strtod_l+0x76>
 8022d58:	00004e1f 	.word	0x00004e1f
 8022d5c:	08026e9e 	.word	0x08026e9e
 8022d60:	08027180 	.word	0x08027180
 8022d64:	7ff00000 	.word	0x7ff00000
 8022d68:	08026e96 	.word	0x08026e96
 8022d6c:	08026ecb 	.word	0x08026ecb
 8022d70:	0802701f 	.word	0x0802701f
 8022d74:	080270b8 	.word	0x080270b8
 8022d78:	08027090 	.word	0x08027090
 8022d7c:	fcb00000 	.word	0xfcb00000
 8022d80:	7ca00000 	.word	0x7ca00000
 8022d84:	7c900000 	.word	0x7c900000
 8022d88:	7fefffff 	.word	0x7fefffff
 8022d8c:	2310      	movs	r3, #16
 8022d8e:	0022      	movs	r2, r4
 8022d90:	401a      	ands	r2, r3
 8022d92:	9209      	str	r2, [sp, #36]	@ 0x24
 8022d94:	421c      	tst	r4, r3
 8022d96:	d001      	beq.n	8022d9c <_strtod_l+0x618>
 8022d98:	335a      	adds	r3, #90	@ 0x5a
 8022d9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8022d9c:	0030      	movs	r0, r6
 8022d9e:	0039      	movs	r1, r7
 8022da0:	2300      	movs	r3, #0
 8022da2:	4dc0      	ldr	r5, [pc, #768]	@ (80230a4 <_strtod_l+0x920>)
 8022da4:	2201      	movs	r2, #1
 8022da6:	4214      	tst	r4, r2
 8022da8:	d004      	beq.n	8022db4 <_strtod_l+0x630>
 8022daa:	682a      	ldr	r2, [r5, #0]
 8022dac:	686b      	ldr	r3, [r5, #4]
 8022dae:	f7df fe3d 	bl	8002a2c <__aeabi_dmul>
 8022db2:	2301      	movs	r3, #1
 8022db4:	1064      	asrs	r4, r4, #1
 8022db6:	3508      	adds	r5, #8
 8022db8:	2c00      	cmp	r4, #0
 8022dba:	d1f3      	bne.n	8022da4 <_strtod_l+0x620>
 8022dbc:	2b00      	cmp	r3, #0
 8022dbe:	d001      	beq.n	8022dc4 <_strtod_l+0x640>
 8022dc0:	0006      	movs	r6, r0
 8022dc2:	000f      	movs	r7, r1
 8022dc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022dc6:	2b00      	cmp	r3, #0
 8022dc8:	d00d      	beq.n	8022de6 <_strtod_l+0x662>
 8022dca:	236b      	movs	r3, #107	@ 0x6b
 8022dcc:	007a      	lsls	r2, r7, #1
 8022dce:	0d52      	lsrs	r2, r2, #21
 8022dd0:	0039      	movs	r1, r7
 8022dd2:	1a9b      	subs	r3, r3, r2
 8022dd4:	2b00      	cmp	r3, #0
 8022dd6:	dd06      	ble.n	8022de6 <_strtod_l+0x662>
 8022dd8:	2b1f      	cmp	r3, #31
 8022dda:	dd5c      	ble.n	8022e96 <_strtod_l+0x712>
 8022ddc:	2600      	movs	r6, #0
 8022dde:	2b34      	cmp	r3, #52	@ 0x34
 8022de0:	dd52      	ble.n	8022e88 <_strtod_l+0x704>
 8022de2:	27dc      	movs	r7, #220	@ 0xdc
 8022de4:	04bf      	lsls	r7, r7, #18
 8022de6:	2200      	movs	r2, #0
 8022de8:	2300      	movs	r3, #0
 8022dea:	0030      	movs	r0, r6
 8022dec:	0039      	movs	r1, r7
 8022dee:	f7dd fb37 	bl	8000460 <__aeabi_dcmpeq>
 8022df2:	2800      	cmp	r0, #0
 8022df4:	d1a1      	bne.n	8022d3a <_strtod_l+0x5b6>
 8022df6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8022df8:	9a08      	ldr	r2, [sp, #32]
 8022dfa:	9300      	str	r3, [sp, #0]
 8022dfc:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8022dfe:	9b06      	ldr	r3, [sp, #24]
 8022e00:	9805      	ldr	r0, [sp, #20]
 8022e02:	f7ff f891 	bl	8021f28 <__s2b>
 8022e06:	900d      	str	r0, [sp, #52]	@ 0x34
 8022e08:	2800      	cmp	r0, #0
 8022e0a:	d100      	bne.n	8022e0e <_strtod_l+0x68a>
 8022e0c:	e6f9      	b.n	8022c02 <_strtod_l+0x47e>
 8022e0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022e10:	9907      	ldr	r1, [sp, #28]
 8022e12:	43db      	mvns	r3, r3
 8022e14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8022e16:	17db      	asrs	r3, r3, #31
 8022e18:	1a52      	subs	r2, r2, r1
 8022e1a:	9214      	str	r2, [sp, #80]	@ 0x50
 8022e1c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8022e1e:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8022e20:	17d2      	asrs	r2, r2, #31
 8022e22:	4011      	ands	r1, r2
 8022e24:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8022e26:	9114      	str	r1, [sp, #80]	@ 0x50
 8022e28:	401a      	ands	r2, r3
 8022e2a:	2300      	movs	r3, #0
 8022e2c:	921a      	str	r2, [sp, #104]	@ 0x68
 8022e2e:	9306      	str	r3, [sp, #24]
 8022e30:	9307      	str	r3, [sp, #28]
 8022e32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8022e34:	9805      	ldr	r0, [sp, #20]
 8022e36:	6859      	ldr	r1, [r3, #4]
 8022e38:	f7fe ffca 	bl	8021dd0 <_Balloc>
 8022e3c:	9008      	str	r0, [sp, #32]
 8022e3e:	2800      	cmp	r0, #0
 8022e40:	d100      	bne.n	8022e44 <_strtod_l+0x6c0>
 8022e42:	e6e3      	b.n	8022c0c <_strtod_l+0x488>
 8022e44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8022e46:	300c      	adds	r0, #12
 8022e48:	0019      	movs	r1, r3
 8022e4a:	691a      	ldr	r2, [r3, #16]
 8022e4c:	310c      	adds	r1, #12
 8022e4e:	3202      	adds	r2, #2
 8022e50:	0092      	lsls	r2, r2, #2
 8022e52:	f7fe f833 	bl	8020ebc <memcpy>
 8022e56:	ab20      	add	r3, sp, #128	@ 0x80
 8022e58:	9301      	str	r3, [sp, #4]
 8022e5a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8022e5c:	9300      	str	r3, [sp, #0]
 8022e5e:	0032      	movs	r2, r6
 8022e60:	003b      	movs	r3, r7
 8022e62:	9805      	ldr	r0, [sp, #20]
 8022e64:	9610      	str	r6, [sp, #64]	@ 0x40
 8022e66:	9711      	str	r7, [sp, #68]	@ 0x44
 8022e68:	f7ff fba6 	bl	80225b8 <__d2b>
 8022e6c:	901e      	str	r0, [sp, #120]	@ 0x78
 8022e6e:	2800      	cmp	r0, #0
 8022e70:	d100      	bne.n	8022e74 <_strtod_l+0x6f0>
 8022e72:	e6cb      	b.n	8022c0c <_strtod_l+0x488>
 8022e74:	2101      	movs	r1, #1
 8022e76:	9805      	ldr	r0, [sp, #20]
 8022e78:	f7ff f8f2 	bl	8022060 <__i2b>
 8022e7c:	9007      	str	r0, [sp, #28]
 8022e7e:	2800      	cmp	r0, #0
 8022e80:	d10e      	bne.n	8022ea0 <_strtod_l+0x71c>
 8022e82:	2300      	movs	r3, #0
 8022e84:	9307      	str	r3, [sp, #28]
 8022e86:	e6c1      	b.n	8022c0c <_strtod_l+0x488>
 8022e88:	234b      	movs	r3, #75	@ 0x4b
 8022e8a:	1a9a      	subs	r2, r3, r2
 8022e8c:	3b4c      	subs	r3, #76	@ 0x4c
 8022e8e:	4093      	lsls	r3, r2
 8022e90:	4019      	ands	r1, r3
 8022e92:	000f      	movs	r7, r1
 8022e94:	e7a7      	b.n	8022de6 <_strtod_l+0x662>
 8022e96:	2201      	movs	r2, #1
 8022e98:	4252      	negs	r2, r2
 8022e9a:	409a      	lsls	r2, r3
 8022e9c:	4016      	ands	r6, r2
 8022e9e:	e7a2      	b.n	8022de6 <_strtod_l+0x662>
 8022ea0:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8022ea2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8022ea4:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8022ea6:	1ad4      	subs	r4, r2, r3
 8022ea8:	2b00      	cmp	r3, #0
 8022eaa:	db01      	blt.n	8022eb0 <_strtod_l+0x72c>
 8022eac:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8022eae:	195d      	adds	r5, r3, r5
 8022eb0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8022eb2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8022eb4:	1a5b      	subs	r3, r3, r1
 8022eb6:	2136      	movs	r1, #54	@ 0x36
 8022eb8:	189b      	adds	r3, r3, r2
 8022eba:	1a8a      	subs	r2, r1, r2
 8022ebc:	497a      	ldr	r1, [pc, #488]	@ (80230a8 <_strtod_l+0x924>)
 8022ebe:	2001      	movs	r0, #1
 8022ec0:	468c      	mov	ip, r1
 8022ec2:	2100      	movs	r1, #0
 8022ec4:	3b01      	subs	r3, #1
 8022ec6:	9115      	str	r1, [sp, #84]	@ 0x54
 8022ec8:	9016      	str	r0, [sp, #88]	@ 0x58
 8022eca:	4563      	cmp	r3, ip
 8022ecc:	da06      	bge.n	8022edc <_strtod_l+0x758>
 8022ece:	4661      	mov	r1, ip
 8022ed0:	1ac9      	subs	r1, r1, r3
 8022ed2:	1a52      	subs	r2, r2, r1
 8022ed4:	291f      	cmp	r1, #31
 8022ed6:	dc3f      	bgt.n	8022f58 <_strtod_l+0x7d4>
 8022ed8:	4088      	lsls	r0, r1
 8022eda:	9016      	str	r0, [sp, #88]	@ 0x58
 8022edc:	18ab      	adds	r3, r5, r2
 8022ede:	930e      	str	r3, [sp, #56]	@ 0x38
 8022ee0:	18a4      	adds	r4, r4, r2
 8022ee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022ee4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8022ee6:	191c      	adds	r4, r3, r4
 8022ee8:	002b      	movs	r3, r5
 8022eea:	4295      	cmp	r5, r2
 8022eec:	dd00      	ble.n	8022ef0 <_strtod_l+0x76c>
 8022eee:	0013      	movs	r3, r2
 8022ef0:	42a3      	cmp	r3, r4
 8022ef2:	dd00      	ble.n	8022ef6 <_strtod_l+0x772>
 8022ef4:	0023      	movs	r3, r4
 8022ef6:	2b00      	cmp	r3, #0
 8022ef8:	dd04      	ble.n	8022f04 <_strtod_l+0x780>
 8022efa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8022efc:	1ae4      	subs	r4, r4, r3
 8022efe:	1ad2      	subs	r2, r2, r3
 8022f00:	920e      	str	r2, [sp, #56]	@ 0x38
 8022f02:	1aed      	subs	r5, r5, r3
 8022f04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8022f06:	2b00      	cmp	r3, #0
 8022f08:	dd16      	ble.n	8022f38 <_strtod_l+0x7b4>
 8022f0a:	001a      	movs	r2, r3
 8022f0c:	9907      	ldr	r1, [sp, #28]
 8022f0e:	9805      	ldr	r0, [sp, #20]
 8022f10:	f7ff f968 	bl	80221e4 <__pow5mult>
 8022f14:	9007      	str	r0, [sp, #28]
 8022f16:	2800      	cmp	r0, #0
 8022f18:	d0b3      	beq.n	8022e82 <_strtod_l+0x6fe>
 8022f1a:	0001      	movs	r1, r0
 8022f1c:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8022f1e:	9805      	ldr	r0, [sp, #20]
 8022f20:	f7ff f8b6 	bl	8022090 <__multiply>
 8022f24:	9013      	str	r0, [sp, #76]	@ 0x4c
 8022f26:	2800      	cmp	r0, #0
 8022f28:	d100      	bne.n	8022f2c <_strtod_l+0x7a8>
 8022f2a:	e66f      	b.n	8022c0c <_strtod_l+0x488>
 8022f2c:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8022f2e:	9805      	ldr	r0, [sp, #20]
 8022f30:	f7fe ff92 	bl	8021e58 <_Bfree>
 8022f34:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8022f36:	931e      	str	r3, [sp, #120]	@ 0x78
 8022f38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8022f3a:	2b00      	cmp	r3, #0
 8022f3c:	dc12      	bgt.n	8022f64 <_strtod_l+0x7e0>
 8022f3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022f40:	2b00      	cmp	r3, #0
 8022f42:	dd18      	ble.n	8022f76 <_strtod_l+0x7f2>
 8022f44:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8022f46:	9908      	ldr	r1, [sp, #32]
 8022f48:	9805      	ldr	r0, [sp, #20]
 8022f4a:	f7ff f94b 	bl	80221e4 <__pow5mult>
 8022f4e:	9008      	str	r0, [sp, #32]
 8022f50:	2800      	cmp	r0, #0
 8022f52:	d110      	bne.n	8022f76 <_strtod_l+0x7f2>
 8022f54:	2300      	movs	r3, #0
 8022f56:	e658      	b.n	8022c0a <_strtod_l+0x486>
 8022f58:	4954      	ldr	r1, [pc, #336]	@ (80230ac <_strtod_l+0x928>)
 8022f5a:	1acb      	subs	r3, r1, r3
 8022f5c:	0001      	movs	r1, r0
 8022f5e:	4099      	lsls	r1, r3
 8022f60:	9115      	str	r1, [sp, #84]	@ 0x54
 8022f62:	e7ba      	b.n	8022eda <_strtod_l+0x756>
 8022f64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8022f66:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8022f68:	9805      	ldr	r0, [sp, #20]
 8022f6a:	f7ff f997 	bl	802229c <__lshift>
 8022f6e:	901e      	str	r0, [sp, #120]	@ 0x78
 8022f70:	2800      	cmp	r0, #0
 8022f72:	d1e4      	bne.n	8022f3e <_strtod_l+0x7ba>
 8022f74:	e64a      	b.n	8022c0c <_strtod_l+0x488>
 8022f76:	2c00      	cmp	r4, #0
 8022f78:	dd07      	ble.n	8022f8a <_strtod_l+0x806>
 8022f7a:	0022      	movs	r2, r4
 8022f7c:	9908      	ldr	r1, [sp, #32]
 8022f7e:	9805      	ldr	r0, [sp, #20]
 8022f80:	f7ff f98c 	bl	802229c <__lshift>
 8022f84:	9008      	str	r0, [sp, #32]
 8022f86:	2800      	cmp	r0, #0
 8022f88:	d0e4      	beq.n	8022f54 <_strtod_l+0x7d0>
 8022f8a:	2d00      	cmp	r5, #0
 8022f8c:	dd08      	ble.n	8022fa0 <_strtod_l+0x81c>
 8022f8e:	002a      	movs	r2, r5
 8022f90:	9907      	ldr	r1, [sp, #28]
 8022f92:	9805      	ldr	r0, [sp, #20]
 8022f94:	f7ff f982 	bl	802229c <__lshift>
 8022f98:	9007      	str	r0, [sp, #28]
 8022f9a:	2800      	cmp	r0, #0
 8022f9c:	d100      	bne.n	8022fa0 <_strtod_l+0x81c>
 8022f9e:	e635      	b.n	8022c0c <_strtod_l+0x488>
 8022fa0:	9a08      	ldr	r2, [sp, #32]
 8022fa2:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8022fa4:	9805      	ldr	r0, [sp, #20]
 8022fa6:	f7ff fa01 	bl	80223ac <__mdiff>
 8022faa:	9006      	str	r0, [sp, #24]
 8022fac:	2800      	cmp	r0, #0
 8022fae:	d100      	bne.n	8022fb2 <_strtod_l+0x82e>
 8022fb0:	e62c      	b.n	8022c0c <_strtod_l+0x488>
 8022fb2:	68c3      	ldr	r3, [r0, #12]
 8022fb4:	9907      	ldr	r1, [sp, #28]
 8022fb6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8022fb8:	2300      	movs	r3, #0
 8022fba:	60c3      	str	r3, [r0, #12]
 8022fbc:	f7ff f9da 	bl	8022374 <__mcmp>
 8022fc0:	2800      	cmp	r0, #0
 8022fc2:	da3b      	bge.n	802303c <_strtod_l+0x8b8>
 8022fc4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8022fc6:	4333      	orrs	r3, r6
 8022fc8:	d167      	bne.n	802309a <_strtod_l+0x916>
 8022fca:	033b      	lsls	r3, r7, #12
 8022fcc:	d165      	bne.n	802309a <_strtod_l+0x916>
 8022fce:	22d6      	movs	r2, #214	@ 0xd6
 8022fd0:	4b37      	ldr	r3, [pc, #220]	@ (80230b0 <_strtod_l+0x92c>)
 8022fd2:	04d2      	lsls	r2, r2, #19
 8022fd4:	403b      	ands	r3, r7
 8022fd6:	4293      	cmp	r3, r2
 8022fd8:	d95f      	bls.n	802309a <_strtod_l+0x916>
 8022fda:	9b06      	ldr	r3, [sp, #24]
 8022fdc:	695b      	ldr	r3, [r3, #20]
 8022fde:	2b00      	cmp	r3, #0
 8022fe0:	d103      	bne.n	8022fea <_strtod_l+0x866>
 8022fe2:	9b06      	ldr	r3, [sp, #24]
 8022fe4:	691b      	ldr	r3, [r3, #16]
 8022fe6:	2b01      	cmp	r3, #1
 8022fe8:	dd57      	ble.n	802309a <_strtod_l+0x916>
 8022fea:	9906      	ldr	r1, [sp, #24]
 8022fec:	2201      	movs	r2, #1
 8022fee:	9805      	ldr	r0, [sp, #20]
 8022ff0:	f7ff f954 	bl	802229c <__lshift>
 8022ff4:	9907      	ldr	r1, [sp, #28]
 8022ff6:	9006      	str	r0, [sp, #24]
 8022ff8:	f7ff f9bc 	bl	8022374 <__mcmp>
 8022ffc:	2800      	cmp	r0, #0
 8022ffe:	dd4c      	ble.n	802309a <_strtod_l+0x916>
 8023000:	4b2b      	ldr	r3, [pc, #172]	@ (80230b0 <_strtod_l+0x92c>)
 8023002:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8023004:	403b      	ands	r3, r7
 8023006:	2a00      	cmp	r2, #0
 8023008:	d074      	beq.n	80230f4 <_strtod_l+0x970>
 802300a:	22d6      	movs	r2, #214	@ 0xd6
 802300c:	04d2      	lsls	r2, r2, #19
 802300e:	4293      	cmp	r3, r2
 8023010:	d870      	bhi.n	80230f4 <_strtod_l+0x970>
 8023012:	22dc      	movs	r2, #220	@ 0xdc
 8023014:	0492      	lsls	r2, r2, #18
 8023016:	4293      	cmp	r3, r2
 8023018:	d800      	bhi.n	802301c <_strtod_l+0x898>
 802301a:	e693      	b.n	8022d44 <_strtod_l+0x5c0>
 802301c:	0030      	movs	r0, r6
 802301e:	0039      	movs	r1, r7
 8023020:	4b24      	ldr	r3, [pc, #144]	@ (80230b4 <_strtod_l+0x930>)
 8023022:	2200      	movs	r2, #0
 8023024:	f7df fd02 	bl	8002a2c <__aeabi_dmul>
 8023028:	4b21      	ldr	r3, [pc, #132]	@ (80230b0 <_strtod_l+0x92c>)
 802302a:	0006      	movs	r6, r0
 802302c:	000f      	movs	r7, r1
 802302e:	420b      	tst	r3, r1
 8023030:	d000      	beq.n	8023034 <_strtod_l+0x8b0>
 8023032:	e5f4      	b.n	8022c1e <_strtod_l+0x49a>
 8023034:	2322      	movs	r3, #34	@ 0x22
 8023036:	9a05      	ldr	r2, [sp, #20]
 8023038:	6013      	str	r3, [r2, #0]
 802303a:	e5f0      	b.n	8022c1e <_strtod_l+0x49a>
 802303c:	970e      	str	r7, [sp, #56]	@ 0x38
 802303e:	2800      	cmp	r0, #0
 8023040:	d175      	bne.n	802312e <_strtod_l+0x9aa>
 8023042:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8023044:	033b      	lsls	r3, r7, #12
 8023046:	0b1b      	lsrs	r3, r3, #12
 8023048:	2a00      	cmp	r2, #0
 802304a:	d039      	beq.n	80230c0 <_strtod_l+0x93c>
 802304c:	4a1a      	ldr	r2, [pc, #104]	@ (80230b8 <_strtod_l+0x934>)
 802304e:	4293      	cmp	r3, r2
 8023050:	d138      	bne.n	80230c4 <_strtod_l+0x940>
 8023052:	2101      	movs	r1, #1
 8023054:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023056:	4249      	negs	r1, r1
 8023058:	0032      	movs	r2, r6
 802305a:	0008      	movs	r0, r1
 802305c:	2b00      	cmp	r3, #0
 802305e:	d00b      	beq.n	8023078 <_strtod_l+0x8f4>
 8023060:	24d4      	movs	r4, #212	@ 0xd4
 8023062:	4b13      	ldr	r3, [pc, #76]	@ (80230b0 <_strtod_l+0x92c>)
 8023064:	0008      	movs	r0, r1
 8023066:	403b      	ands	r3, r7
 8023068:	04e4      	lsls	r4, r4, #19
 802306a:	42a3      	cmp	r3, r4
 802306c:	d804      	bhi.n	8023078 <_strtod_l+0x8f4>
 802306e:	306c      	adds	r0, #108	@ 0x6c
 8023070:	0d1b      	lsrs	r3, r3, #20
 8023072:	1ac3      	subs	r3, r0, r3
 8023074:	4099      	lsls	r1, r3
 8023076:	0008      	movs	r0, r1
 8023078:	4282      	cmp	r2, r0
 802307a:	d123      	bne.n	80230c4 <_strtod_l+0x940>
 802307c:	4b0f      	ldr	r3, [pc, #60]	@ (80230bc <_strtod_l+0x938>)
 802307e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8023080:	4299      	cmp	r1, r3
 8023082:	d102      	bne.n	802308a <_strtod_l+0x906>
 8023084:	3201      	adds	r2, #1
 8023086:	d100      	bne.n	802308a <_strtod_l+0x906>
 8023088:	e5c0      	b.n	8022c0c <_strtod_l+0x488>
 802308a:	4b09      	ldr	r3, [pc, #36]	@ (80230b0 <_strtod_l+0x92c>)
 802308c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802308e:	2600      	movs	r6, #0
 8023090:	401a      	ands	r2, r3
 8023092:	0013      	movs	r3, r2
 8023094:	2280      	movs	r2, #128	@ 0x80
 8023096:	0352      	lsls	r2, r2, #13
 8023098:	189f      	adds	r7, r3, r2
 802309a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802309c:	2b00      	cmp	r3, #0
 802309e:	d1bd      	bne.n	802301c <_strtod_l+0x898>
 80230a0:	e5bd      	b.n	8022c1e <_strtod_l+0x49a>
 80230a2:	46c0      	nop			@ (mov r8, r8)
 80230a4:	080271a8 	.word	0x080271a8
 80230a8:	fffffc02 	.word	0xfffffc02
 80230ac:	fffffbe2 	.word	0xfffffbe2
 80230b0:	7ff00000 	.word	0x7ff00000
 80230b4:	39500000 	.word	0x39500000
 80230b8:	000fffff 	.word	0x000fffff
 80230bc:	7fefffff 	.word	0x7fefffff
 80230c0:	4333      	orrs	r3, r6
 80230c2:	d09d      	beq.n	8023000 <_strtod_l+0x87c>
 80230c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80230c6:	2b00      	cmp	r3, #0
 80230c8:	d01c      	beq.n	8023104 <_strtod_l+0x980>
 80230ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80230cc:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80230ce:	4213      	tst	r3, r2
 80230d0:	d0e3      	beq.n	802309a <_strtod_l+0x916>
 80230d2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80230d4:	0030      	movs	r0, r6
 80230d6:	0039      	movs	r1, r7
 80230d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80230da:	2b00      	cmp	r3, #0
 80230dc:	d016      	beq.n	802310c <_strtod_l+0x988>
 80230de:	f7ff fb39 	bl	8022754 <sulp>
 80230e2:	0002      	movs	r2, r0
 80230e4:	000b      	movs	r3, r1
 80230e6:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80230e8:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80230ea:	f7de fc9f 	bl	8001a2c <__aeabi_dadd>
 80230ee:	0006      	movs	r6, r0
 80230f0:	000f      	movs	r7, r1
 80230f2:	e7d2      	b.n	802309a <_strtod_l+0x916>
 80230f4:	2601      	movs	r6, #1
 80230f6:	4a92      	ldr	r2, [pc, #584]	@ (8023340 <_strtod_l+0xbbc>)
 80230f8:	4276      	negs	r6, r6
 80230fa:	189b      	adds	r3, r3, r2
 80230fc:	4a91      	ldr	r2, [pc, #580]	@ (8023344 <_strtod_l+0xbc0>)
 80230fe:	431a      	orrs	r2, r3
 8023100:	0017      	movs	r7, r2
 8023102:	e7ca      	b.n	802309a <_strtod_l+0x916>
 8023104:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8023106:	4233      	tst	r3, r6
 8023108:	d0c7      	beq.n	802309a <_strtod_l+0x916>
 802310a:	e7e2      	b.n	80230d2 <_strtod_l+0x94e>
 802310c:	f7ff fb22 	bl	8022754 <sulp>
 8023110:	0002      	movs	r2, r0
 8023112:	000b      	movs	r3, r1
 8023114:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8023116:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8023118:	f7df ff6e 	bl	8002ff8 <__aeabi_dsub>
 802311c:	2200      	movs	r2, #0
 802311e:	2300      	movs	r3, #0
 8023120:	0006      	movs	r6, r0
 8023122:	000f      	movs	r7, r1
 8023124:	f7dd f99c 	bl	8000460 <__aeabi_dcmpeq>
 8023128:	2800      	cmp	r0, #0
 802312a:	d0b6      	beq.n	802309a <_strtod_l+0x916>
 802312c:	e60a      	b.n	8022d44 <_strtod_l+0x5c0>
 802312e:	9907      	ldr	r1, [sp, #28]
 8023130:	9806      	ldr	r0, [sp, #24]
 8023132:	f7ff faa1 	bl	8022678 <__ratio>
 8023136:	2380      	movs	r3, #128	@ 0x80
 8023138:	2200      	movs	r2, #0
 802313a:	05db      	lsls	r3, r3, #23
 802313c:	0004      	movs	r4, r0
 802313e:	000d      	movs	r5, r1
 8023140:	f7dd f99e 	bl	8000480 <__aeabi_dcmple>
 8023144:	2800      	cmp	r0, #0
 8023146:	d06c      	beq.n	8023222 <_strtod_l+0xa9e>
 8023148:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 802314a:	2b00      	cmp	r3, #0
 802314c:	d177      	bne.n	802323e <_strtod_l+0xaba>
 802314e:	2e00      	cmp	r6, #0
 8023150:	d157      	bne.n	8023202 <_strtod_l+0xa7e>
 8023152:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8023154:	031b      	lsls	r3, r3, #12
 8023156:	d15a      	bne.n	802320e <_strtod_l+0xa8a>
 8023158:	2200      	movs	r2, #0
 802315a:	0020      	movs	r0, r4
 802315c:	0029      	movs	r1, r5
 802315e:	4b7a      	ldr	r3, [pc, #488]	@ (8023348 <_strtod_l+0xbc4>)
 8023160:	f7dd f984 	bl	800046c <__aeabi_dcmplt>
 8023164:	2800      	cmp	r0, #0
 8023166:	d159      	bne.n	802321c <_strtod_l+0xa98>
 8023168:	0020      	movs	r0, r4
 802316a:	0029      	movs	r1, r5
 802316c:	2200      	movs	r2, #0
 802316e:	4b77      	ldr	r3, [pc, #476]	@ (802334c <_strtod_l+0xbc8>)
 8023170:	f7df fc5c 	bl	8002a2c <__aeabi_dmul>
 8023174:	0004      	movs	r4, r0
 8023176:	000d      	movs	r5, r1
 8023178:	2380      	movs	r3, #128	@ 0x80
 802317a:	061b      	lsls	r3, r3, #24
 802317c:	18eb      	adds	r3, r5, r3
 802317e:	940a      	str	r4, [sp, #40]	@ 0x28
 8023180:	930b      	str	r3, [sp, #44]	@ 0x2c
 8023182:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8023184:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8023186:	9216      	str	r2, [sp, #88]	@ 0x58
 8023188:	9317      	str	r3, [sp, #92]	@ 0x5c
 802318a:	4a71      	ldr	r2, [pc, #452]	@ (8023350 <_strtod_l+0xbcc>)
 802318c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802318e:	4013      	ands	r3, r2
 8023190:	9315      	str	r3, [sp, #84]	@ 0x54
 8023192:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8023194:	4b6f      	ldr	r3, [pc, #444]	@ (8023354 <_strtod_l+0xbd0>)
 8023196:	429a      	cmp	r2, r3
 8023198:	d000      	beq.n	802319c <_strtod_l+0xa18>
 802319a:	e087      	b.n	80232ac <_strtod_l+0xb28>
 802319c:	4a6e      	ldr	r2, [pc, #440]	@ (8023358 <_strtod_l+0xbd4>)
 802319e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80231a0:	4694      	mov	ip, r2
 80231a2:	4463      	add	r3, ip
 80231a4:	001f      	movs	r7, r3
 80231a6:	0030      	movs	r0, r6
 80231a8:	0019      	movs	r1, r3
 80231aa:	f7ff f999 	bl	80224e0 <__ulp>
 80231ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80231b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80231b2:	f7df fc3b 	bl	8002a2c <__aeabi_dmul>
 80231b6:	0032      	movs	r2, r6
 80231b8:	003b      	movs	r3, r7
 80231ba:	f7de fc37 	bl	8001a2c <__aeabi_dadd>
 80231be:	4a64      	ldr	r2, [pc, #400]	@ (8023350 <_strtod_l+0xbcc>)
 80231c0:	4b66      	ldr	r3, [pc, #408]	@ (802335c <_strtod_l+0xbd8>)
 80231c2:	0006      	movs	r6, r0
 80231c4:	400a      	ands	r2, r1
 80231c6:	429a      	cmp	r2, r3
 80231c8:	d940      	bls.n	802324c <_strtod_l+0xac8>
 80231ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80231cc:	4a64      	ldr	r2, [pc, #400]	@ (8023360 <_strtod_l+0xbdc>)
 80231ce:	4293      	cmp	r3, r2
 80231d0:	d103      	bne.n	80231da <_strtod_l+0xa56>
 80231d2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80231d4:	3301      	adds	r3, #1
 80231d6:	d100      	bne.n	80231da <_strtod_l+0xa56>
 80231d8:	e518      	b.n	8022c0c <_strtod_l+0x488>
 80231da:	2601      	movs	r6, #1
 80231dc:	4f60      	ldr	r7, [pc, #384]	@ (8023360 <_strtod_l+0xbdc>)
 80231de:	4276      	negs	r6, r6
 80231e0:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80231e2:	9805      	ldr	r0, [sp, #20]
 80231e4:	f7fe fe38 	bl	8021e58 <_Bfree>
 80231e8:	9908      	ldr	r1, [sp, #32]
 80231ea:	9805      	ldr	r0, [sp, #20]
 80231ec:	f7fe fe34 	bl	8021e58 <_Bfree>
 80231f0:	9907      	ldr	r1, [sp, #28]
 80231f2:	9805      	ldr	r0, [sp, #20]
 80231f4:	f7fe fe30 	bl	8021e58 <_Bfree>
 80231f8:	9906      	ldr	r1, [sp, #24]
 80231fa:	9805      	ldr	r0, [sp, #20]
 80231fc:	f7fe fe2c 	bl	8021e58 <_Bfree>
 8023200:	e617      	b.n	8022e32 <_strtod_l+0x6ae>
 8023202:	2e01      	cmp	r6, #1
 8023204:	d103      	bne.n	802320e <_strtod_l+0xa8a>
 8023206:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8023208:	2b00      	cmp	r3, #0
 802320a:	d100      	bne.n	802320e <_strtod_l+0xa8a>
 802320c:	e59a      	b.n	8022d44 <_strtod_l+0x5c0>
 802320e:	2300      	movs	r3, #0
 8023210:	4c54      	ldr	r4, [pc, #336]	@ (8023364 <_strtod_l+0xbe0>)
 8023212:	4d4d      	ldr	r5, [pc, #308]	@ (8023348 <_strtod_l+0xbc4>)
 8023214:	930a      	str	r3, [sp, #40]	@ 0x28
 8023216:	940b      	str	r4, [sp, #44]	@ 0x2c
 8023218:	2400      	movs	r4, #0
 802321a:	e7b2      	b.n	8023182 <_strtod_l+0x9fe>
 802321c:	2400      	movs	r4, #0
 802321e:	4d4b      	ldr	r5, [pc, #300]	@ (802334c <_strtod_l+0xbc8>)
 8023220:	e7aa      	b.n	8023178 <_strtod_l+0x9f4>
 8023222:	0020      	movs	r0, r4
 8023224:	0029      	movs	r1, r5
 8023226:	4b49      	ldr	r3, [pc, #292]	@ (802334c <_strtod_l+0xbc8>)
 8023228:	2200      	movs	r2, #0
 802322a:	f7df fbff 	bl	8002a2c <__aeabi_dmul>
 802322e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8023230:	0004      	movs	r4, r0
 8023232:	000d      	movs	r5, r1
 8023234:	2b00      	cmp	r3, #0
 8023236:	d09f      	beq.n	8023178 <_strtod_l+0x9f4>
 8023238:	940a      	str	r4, [sp, #40]	@ 0x28
 802323a:	950b      	str	r5, [sp, #44]	@ 0x2c
 802323c:	e7a1      	b.n	8023182 <_strtod_l+0x9fe>
 802323e:	2300      	movs	r3, #0
 8023240:	4c41      	ldr	r4, [pc, #260]	@ (8023348 <_strtod_l+0xbc4>)
 8023242:	0025      	movs	r5, r4
 8023244:	930a      	str	r3, [sp, #40]	@ 0x28
 8023246:	940b      	str	r4, [sp, #44]	@ 0x2c
 8023248:	001c      	movs	r4, r3
 802324a:	e79a      	b.n	8023182 <_strtod_l+0x9fe>
 802324c:	23d4      	movs	r3, #212	@ 0xd4
 802324e:	049b      	lsls	r3, r3, #18
 8023250:	18cf      	adds	r7, r1, r3
 8023252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023254:	9710      	str	r7, [sp, #64]	@ 0x40
 8023256:	2b00      	cmp	r3, #0
 8023258:	d1c2      	bne.n	80231e0 <_strtod_l+0xa5c>
 802325a:	4b3d      	ldr	r3, [pc, #244]	@ (8023350 <_strtod_l+0xbcc>)
 802325c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 802325e:	403b      	ands	r3, r7
 8023260:	429a      	cmp	r2, r3
 8023262:	d1bd      	bne.n	80231e0 <_strtod_l+0xa5c>
 8023264:	0020      	movs	r0, r4
 8023266:	0029      	movs	r1, r5
 8023268:	f7dd fa28 	bl	80006bc <__aeabi_d2lz>
 802326c:	f7dd fa94 	bl	8000798 <__aeabi_l2d>
 8023270:	0002      	movs	r2, r0
 8023272:	000b      	movs	r3, r1
 8023274:	0020      	movs	r0, r4
 8023276:	0029      	movs	r1, r5
 8023278:	f7df febe 	bl	8002ff8 <__aeabi_dsub>
 802327c:	033c      	lsls	r4, r7, #12
 802327e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8023280:	0b24      	lsrs	r4, r4, #12
 8023282:	4334      	orrs	r4, r6
 8023284:	900e      	str	r0, [sp, #56]	@ 0x38
 8023286:	910f      	str	r1, [sp, #60]	@ 0x3c
 8023288:	4a37      	ldr	r2, [pc, #220]	@ (8023368 <_strtod_l+0xbe4>)
 802328a:	431c      	orrs	r4, r3
 802328c:	d052      	beq.n	8023334 <_strtod_l+0xbb0>
 802328e:	4b37      	ldr	r3, [pc, #220]	@ (802336c <_strtod_l+0xbe8>)
 8023290:	f7dd f8ec 	bl	800046c <__aeabi_dcmplt>
 8023294:	2800      	cmp	r0, #0
 8023296:	d000      	beq.n	802329a <_strtod_l+0xb16>
 8023298:	e4c1      	b.n	8022c1e <_strtod_l+0x49a>
 802329a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 802329c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 802329e:	4a34      	ldr	r2, [pc, #208]	@ (8023370 <_strtod_l+0xbec>)
 80232a0:	4b2a      	ldr	r3, [pc, #168]	@ (802334c <_strtod_l+0xbc8>)
 80232a2:	f7dd f8f7 	bl	8000494 <__aeabi_dcmpgt>
 80232a6:	2800      	cmp	r0, #0
 80232a8:	d09a      	beq.n	80231e0 <_strtod_l+0xa5c>
 80232aa:	e4b8      	b.n	8022c1e <_strtod_l+0x49a>
 80232ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80232ae:	2b00      	cmp	r3, #0
 80232b0:	d02a      	beq.n	8023308 <_strtod_l+0xb84>
 80232b2:	23d4      	movs	r3, #212	@ 0xd4
 80232b4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80232b6:	04db      	lsls	r3, r3, #19
 80232b8:	429a      	cmp	r2, r3
 80232ba:	d825      	bhi.n	8023308 <_strtod_l+0xb84>
 80232bc:	0020      	movs	r0, r4
 80232be:	0029      	movs	r1, r5
 80232c0:	4a2c      	ldr	r2, [pc, #176]	@ (8023374 <_strtod_l+0xbf0>)
 80232c2:	4b2d      	ldr	r3, [pc, #180]	@ (8023378 <_strtod_l+0xbf4>)
 80232c4:	f7dd f8dc 	bl	8000480 <__aeabi_dcmple>
 80232c8:	2800      	cmp	r0, #0
 80232ca:	d016      	beq.n	80232fa <_strtod_l+0xb76>
 80232cc:	0020      	movs	r0, r4
 80232ce:	0029      	movs	r1, r5
 80232d0:	f7dd f9d6 	bl	8000680 <__aeabi_d2uiz>
 80232d4:	2800      	cmp	r0, #0
 80232d6:	d100      	bne.n	80232da <_strtod_l+0xb56>
 80232d8:	3001      	adds	r0, #1
 80232da:	f7e0 fb23 	bl	8003924 <__aeabi_ui2d>
 80232de:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80232e0:	0004      	movs	r4, r0
 80232e2:	000d      	movs	r5, r1
 80232e4:	2b00      	cmp	r3, #0
 80232e6:	d122      	bne.n	802332e <_strtod_l+0xbaa>
 80232e8:	2380      	movs	r3, #128	@ 0x80
 80232ea:	061b      	lsls	r3, r3, #24
 80232ec:	18cb      	adds	r3, r1, r3
 80232ee:	9018      	str	r0, [sp, #96]	@ 0x60
 80232f0:	9319      	str	r3, [sp, #100]	@ 0x64
 80232f2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80232f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80232f6:	9216      	str	r2, [sp, #88]	@ 0x58
 80232f8:	9317      	str	r3, [sp, #92]	@ 0x5c
 80232fa:	22d6      	movs	r2, #214	@ 0xd6
 80232fc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80232fe:	04d2      	lsls	r2, r2, #19
 8023300:	189b      	adds	r3, r3, r2
 8023302:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8023304:	1a9b      	subs	r3, r3, r2
 8023306:	9317      	str	r3, [sp, #92]	@ 0x5c
 8023308:	9810      	ldr	r0, [sp, #64]	@ 0x40
 802330a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 802330c:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 802330e:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 8023310:	f7ff f8e6 	bl	80224e0 <__ulp>
 8023314:	0002      	movs	r2, r0
 8023316:	000b      	movs	r3, r1
 8023318:	0030      	movs	r0, r6
 802331a:	0039      	movs	r1, r7
 802331c:	f7df fb86 	bl	8002a2c <__aeabi_dmul>
 8023320:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8023322:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8023324:	f7de fb82 	bl	8001a2c <__aeabi_dadd>
 8023328:	0006      	movs	r6, r0
 802332a:	000f      	movs	r7, r1
 802332c:	e791      	b.n	8023252 <_strtod_l+0xace>
 802332e:	9418      	str	r4, [sp, #96]	@ 0x60
 8023330:	9519      	str	r5, [sp, #100]	@ 0x64
 8023332:	e7de      	b.n	80232f2 <_strtod_l+0xb6e>
 8023334:	4b11      	ldr	r3, [pc, #68]	@ (802337c <_strtod_l+0xbf8>)
 8023336:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8023338:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 802333a:	f7dd f897 	bl	800046c <__aeabi_dcmplt>
 802333e:	e7b2      	b.n	80232a6 <_strtod_l+0xb22>
 8023340:	fff00000 	.word	0xfff00000
 8023344:	000fffff 	.word	0x000fffff
 8023348:	3ff00000 	.word	0x3ff00000
 802334c:	3fe00000 	.word	0x3fe00000
 8023350:	7ff00000 	.word	0x7ff00000
 8023354:	7fe00000 	.word	0x7fe00000
 8023358:	fcb00000 	.word	0xfcb00000
 802335c:	7c9fffff 	.word	0x7c9fffff
 8023360:	7fefffff 	.word	0x7fefffff
 8023364:	bff00000 	.word	0xbff00000
 8023368:	94a03595 	.word	0x94a03595
 802336c:	3fdfffff 	.word	0x3fdfffff
 8023370:	35afe535 	.word	0x35afe535
 8023374:	ffc00000 	.word	0xffc00000
 8023378:	41dfffff 	.word	0x41dfffff
 802337c:	3fcfffff 	.word	0x3fcfffff

08023380 <_strtod_r>:
 8023380:	b510      	push	{r4, lr}
 8023382:	4b02      	ldr	r3, [pc, #8]	@ (802338c <_strtod_r+0xc>)
 8023384:	f7ff f9fe 	bl	8022784 <_strtod_l>
 8023388:	bd10      	pop	{r4, pc}
 802338a:	46c0      	nop			@ (mov r8, r8)
 802338c:	200000e0 	.word	0x200000e0

08023390 <_strtol_l.isra.0>:
 8023390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023392:	b085      	sub	sp, #20
 8023394:	0017      	movs	r7, r2
 8023396:	001e      	movs	r6, r3
 8023398:	9003      	str	r0, [sp, #12]
 802339a:	9101      	str	r1, [sp, #4]
 802339c:	2b24      	cmp	r3, #36	@ 0x24
 802339e:	d823      	bhi.n	80233e8 <_strtol_l.isra.0+0x58>
 80233a0:	000c      	movs	r4, r1
 80233a2:	2b01      	cmp	r3, #1
 80233a4:	d020      	beq.n	80233e8 <_strtol_l.isra.0+0x58>
 80233a6:	4b3d      	ldr	r3, [pc, #244]	@ (802349c <_strtol_l.isra.0+0x10c>)
 80233a8:	2208      	movs	r2, #8
 80233aa:	469c      	mov	ip, r3
 80233ac:	0023      	movs	r3, r4
 80233ae:	4661      	mov	r1, ip
 80233b0:	781d      	ldrb	r5, [r3, #0]
 80233b2:	3401      	adds	r4, #1
 80233b4:	5d48      	ldrb	r0, [r1, r5]
 80233b6:	0001      	movs	r1, r0
 80233b8:	4011      	ands	r1, r2
 80233ba:	4210      	tst	r0, r2
 80233bc:	d1f6      	bne.n	80233ac <_strtol_l.isra.0+0x1c>
 80233be:	2d2d      	cmp	r5, #45	@ 0x2d
 80233c0:	d119      	bne.n	80233f6 <_strtol_l.isra.0+0x66>
 80233c2:	7825      	ldrb	r5, [r4, #0]
 80233c4:	1c9c      	adds	r4, r3, #2
 80233c6:	2301      	movs	r3, #1
 80233c8:	9300      	str	r3, [sp, #0]
 80233ca:	2210      	movs	r2, #16
 80233cc:	0033      	movs	r3, r6
 80233ce:	4393      	bics	r3, r2
 80233d0:	d11d      	bne.n	802340e <_strtol_l.isra.0+0x7e>
 80233d2:	2d30      	cmp	r5, #48	@ 0x30
 80233d4:	d115      	bne.n	8023402 <_strtol_l.isra.0+0x72>
 80233d6:	2120      	movs	r1, #32
 80233d8:	7823      	ldrb	r3, [r4, #0]
 80233da:	438b      	bics	r3, r1
 80233dc:	2b58      	cmp	r3, #88	@ 0x58
 80233de:	d110      	bne.n	8023402 <_strtol_l.isra.0+0x72>
 80233e0:	7865      	ldrb	r5, [r4, #1]
 80233e2:	3402      	adds	r4, #2
 80233e4:	2610      	movs	r6, #16
 80233e6:	e012      	b.n	802340e <_strtol_l.isra.0+0x7e>
 80233e8:	f7fd fd30 	bl	8020e4c <__errno>
 80233ec:	2316      	movs	r3, #22
 80233ee:	6003      	str	r3, [r0, #0]
 80233f0:	2000      	movs	r0, #0
 80233f2:	b005      	add	sp, #20
 80233f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80233f6:	9100      	str	r1, [sp, #0]
 80233f8:	2d2b      	cmp	r5, #43	@ 0x2b
 80233fa:	d1e6      	bne.n	80233ca <_strtol_l.isra.0+0x3a>
 80233fc:	7825      	ldrb	r5, [r4, #0]
 80233fe:	1c9c      	adds	r4, r3, #2
 8023400:	e7e3      	b.n	80233ca <_strtol_l.isra.0+0x3a>
 8023402:	2e00      	cmp	r6, #0
 8023404:	d1ee      	bne.n	80233e4 <_strtol_l.isra.0+0x54>
 8023406:	360a      	adds	r6, #10
 8023408:	2d30      	cmp	r5, #48	@ 0x30
 802340a:	d100      	bne.n	802340e <_strtol_l.isra.0+0x7e>
 802340c:	3e02      	subs	r6, #2
 802340e:	4a24      	ldr	r2, [pc, #144]	@ (80234a0 <_strtol_l.isra.0+0x110>)
 8023410:	9b00      	ldr	r3, [sp, #0]
 8023412:	4694      	mov	ip, r2
 8023414:	4463      	add	r3, ip
 8023416:	0031      	movs	r1, r6
 8023418:	0018      	movs	r0, r3
 802341a:	9302      	str	r3, [sp, #8]
 802341c:	f7dc ff20 	bl	8000260 <__aeabi_uidivmod>
 8023420:	2200      	movs	r2, #0
 8023422:	4684      	mov	ip, r0
 8023424:	0010      	movs	r0, r2
 8023426:	002b      	movs	r3, r5
 8023428:	3b30      	subs	r3, #48	@ 0x30
 802342a:	2b09      	cmp	r3, #9
 802342c:	d811      	bhi.n	8023452 <_strtol_l.isra.0+0xc2>
 802342e:	001d      	movs	r5, r3
 8023430:	42ae      	cmp	r6, r5
 8023432:	dd1d      	ble.n	8023470 <_strtol_l.isra.0+0xe0>
 8023434:	1c53      	adds	r3, r2, #1
 8023436:	d009      	beq.n	802344c <_strtol_l.isra.0+0xbc>
 8023438:	2201      	movs	r2, #1
 802343a:	4252      	negs	r2, r2
 802343c:	4584      	cmp	ip, r0
 802343e:	d305      	bcc.n	802344c <_strtol_l.isra.0+0xbc>
 8023440:	d101      	bne.n	8023446 <_strtol_l.isra.0+0xb6>
 8023442:	42a9      	cmp	r1, r5
 8023444:	db11      	blt.n	802346a <_strtol_l.isra.0+0xda>
 8023446:	2201      	movs	r2, #1
 8023448:	4370      	muls	r0, r6
 802344a:	1828      	adds	r0, r5, r0
 802344c:	7825      	ldrb	r5, [r4, #0]
 802344e:	3401      	adds	r4, #1
 8023450:	e7e9      	b.n	8023426 <_strtol_l.isra.0+0x96>
 8023452:	002b      	movs	r3, r5
 8023454:	3b41      	subs	r3, #65	@ 0x41
 8023456:	2b19      	cmp	r3, #25
 8023458:	d801      	bhi.n	802345e <_strtol_l.isra.0+0xce>
 802345a:	3d37      	subs	r5, #55	@ 0x37
 802345c:	e7e8      	b.n	8023430 <_strtol_l.isra.0+0xa0>
 802345e:	002b      	movs	r3, r5
 8023460:	3b61      	subs	r3, #97	@ 0x61
 8023462:	2b19      	cmp	r3, #25
 8023464:	d804      	bhi.n	8023470 <_strtol_l.isra.0+0xe0>
 8023466:	3d57      	subs	r5, #87	@ 0x57
 8023468:	e7e2      	b.n	8023430 <_strtol_l.isra.0+0xa0>
 802346a:	2201      	movs	r2, #1
 802346c:	4252      	negs	r2, r2
 802346e:	e7ed      	b.n	802344c <_strtol_l.isra.0+0xbc>
 8023470:	1c53      	adds	r3, r2, #1
 8023472:	d108      	bne.n	8023486 <_strtol_l.isra.0+0xf6>
 8023474:	2322      	movs	r3, #34	@ 0x22
 8023476:	9a03      	ldr	r2, [sp, #12]
 8023478:	9802      	ldr	r0, [sp, #8]
 802347a:	6013      	str	r3, [r2, #0]
 802347c:	2f00      	cmp	r7, #0
 802347e:	d0b8      	beq.n	80233f2 <_strtol_l.isra.0+0x62>
 8023480:	1e63      	subs	r3, r4, #1
 8023482:	9301      	str	r3, [sp, #4]
 8023484:	e007      	b.n	8023496 <_strtol_l.isra.0+0x106>
 8023486:	9b00      	ldr	r3, [sp, #0]
 8023488:	2b00      	cmp	r3, #0
 802348a:	d000      	beq.n	802348e <_strtol_l.isra.0+0xfe>
 802348c:	4240      	negs	r0, r0
 802348e:	2f00      	cmp	r7, #0
 8023490:	d0af      	beq.n	80233f2 <_strtol_l.isra.0+0x62>
 8023492:	2a00      	cmp	r2, #0
 8023494:	d1f4      	bne.n	8023480 <_strtol_l.isra.0+0xf0>
 8023496:	9b01      	ldr	r3, [sp, #4]
 8023498:	603b      	str	r3, [r7, #0]
 802349a:	e7aa      	b.n	80233f2 <_strtol_l.isra.0+0x62>
 802349c:	08026d91 	.word	0x08026d91
 80234a0:	7fffffff 	.word	0x7fffffff

080234a4 <_strtol_r>:
 80234a4:	b510      	push	{r4, lr}
 80234a6:	f7ff ff73 	bl	8023390 <_strtol_l.isra.0>
 80234aa:	bd10      	pop	{r4, pc}

080234ac <__ssputs_r>:
 80234ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80234ae:	688e      	ldr	r6, [r1, #8]
 80234b0:	b085      	sub	sp, #20
 80234b2:	001f      	movs	r7, r3
 80234b4:	000c      	movs	r4, r1
 80234b6:	680b      	ldr	r3, [r1, #0]
 80234b8:	9002      	str	r0, [sp, #8]
 80234ba:	9203      	str	r2, [sp, #12]
 80234bc:	42be      	cmp	r6, r7
 80234be:	d830      	bhi.n	8023522 <__ssputs_r+0x76>
 80234c0:	210c      	movs	r1, #12
 80234c2:	5e62      	ldrsh	r2, [r4, r1]
 80234c4:	2190      	movs	r1, #144	@ 0x90
 80234c6:	00c9      	lsls	r1, r1, #3
 80234c8:	420a      	tst	r2, r1
 80234ca:	d028      	beq.n	802351e <__ssputs_r+0x72>
 80234cc:	2003      	movs	r0, #3
 80234ce:	6921      	ldr	r1, [r4, #16]
 80234d0:	1a5b      	subs	r3, r3, r1
 80234d2:	9301      	str	r3, [sp, #4]
 80234d4:	6963      	ldr	r3, [r4, #20]
 80234d6:	4343      	muls	r3, r0
 80234d8:	9801      	ldr	r0, [sp, #4]
 80234da:	0fdd      	lsrs	r5, r3, #31
 80234dc:	18ed      	adds	r5, r5, r3
 80234de:	1c7b      	adds	r3, r7, #1
 80234e0:	181b      	adds	r3, r3, r0
 80234e2:	106d      	asrs	r5, r5, #1
 80234e4:	42ab      	cmp	r3, r5
 80234e6:	d900      	bls.n	80234ea <__ssputs_r+0x3e>
 80234e8:	001d      	movs	r5, r3
 80234ea:	0552      	lsls	r2, r2, #21
 80234ec:	d528      	bpl.n	8023540 <__ssputs_r+0x94>
 80234ee:	0029      	movs	r1, r5
 80234f0:	9802      	ldr	r0, [sp, #8]
 80234f2:	f7fe fbdd 	bl	8021cb0 <_malloc_r>
 80234f6:	1e06      	subs	r6, r0, #0
 80234f8:	d02c      	beq.n	8023554 <__ssputs_r+0xa8>
 80234fa:	9a01      	ldr	r2, [sp, #4]
 80234fc:	6921      	ldr	r1, [r4, #16]
 80234fe:	f7fd fcdd 	bl	8020ebc <memcpy>
 8023502:	89a2      	ldrh	r2, [r4, #12]
 8023504:	4b18      	ldr	r3, [pc, #96]	@ (8023568 <__ssputs_r+0xbc>)
 8023506:	401a      	ands	r2, r3
 8023508:	2380      	movs	r3, #128	@ 0x80
 802350a:	4313      	orrs	r3, r2
 802350c:	81a3      	strh	r3, [r4, #12]
 802350e:	9b01      	ldr	r3, [sp, #4]
 8023510:	6126      	str	r6, [r4, #16]
 8023512:	18f6      	adds	r6, r6, r3
 8023514:	6026      	str	r6, [r4, #0]
 8023516:	003e      	movs	r6, r7
 8023518:	6165      	str	r5, [r4, #20]
 802351a:	1aed      	subs	r5, r5, r3
 802351c:	60a5      	str	r5, [r4, #8]
 802351e:	42be      	cmp	r6, r7
 8023520:	d900      	bls.n	8023524 <__ssputs_r+0x78>
 8023522:	003e      	movs	r6, r7
 8023524:	0032      	movs	r2, r6
 8023526:	9903      	ldr	r1, [sp, #12]
 8023528:	6820      	ldr	r0, [r4, #0]
 802352a:	f000 ff49 	bl	80243c0 <memmove>
 802352e:	2000      	movs	r0, #0
 8023530:	68a3      	ldr	r3, [r4, #8]
 8023532:	1b9b      	subs	r3, r3, r6
 8023534:	60a3      	str	r3, [r4, #8]
 8023536:	6823      	ldr	r3, [r4, #0]
 8023538:	199b      	adds	r3, r3, r6
 802353a:	6023      	str	r3, [r4, #0]
 802353c:	b005      	add	sp, #20
 802353e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023540:	002a      	movs	r2, r5
 8023542:	9802      	ldr	r0, [sp, #8]
 8023544:	f001 fb1e 	bl	8024b84 <_realloc_r>
 8023548:	1e06      	subs	r6, r0, #0
 802354a:	d1e0      	bne.n	802350e <__ssputs_r+0x62>
 802354c:	6921      	ldr	r1, [r4, #16]
 802354e:	9802      	ldr	r0, [sp, #8]
 8023550:	f7fe fb38 	bl	8021bc4 <_free_r>
 8023554:	230c      	movs	r3, #12
 8023556:	2001      	movs	r0, #1
 8023558:	9a02      	ldr	r2, [sp, #8]
 802355a:	4240      	negs	r0, r0
 802355c:	6013      	str	r3, [r2, #0]
 802355e:	89a2      	ldrh	r2, [r4, #12]
 8023560:	3334      	adds	r3, #52	@ 0x34
 8023562:	4313      	orrs	r3, r2
 8023564:	81a3      	strh	r3, [r4, #12]
 8023566:	e7e9      	b.n	802353c <__ssputs_r+0x90>
 8023568:	fffffb7f 	.word	0xfffffb7f

0802356c <_svfiprintf_r>:
 802356c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802356e:	b0a1      	sub	sp, #132	@ 0x84
 8023570:	9003      	str	r0, [sp, #12]
 8023572:	001d      	movs	r5, r3
 8023574:	898b      	ldrh	r3, [r1, #12]
 8023576:	000f      	movs	r7, r1
 8023578:	0016      	movs	r6, r2
 802357a:	061b      	lsls	r3, r3, #24
 802357c:	d511      	bpl.n	80235a2 <_svfiprintf_r+0x36>
 802357e:	690b      	ldr	r3, [r1, #16]
 8023580:	2b00      	cmp	r3, #0
 8023582:	d10e      	bne.n	80235a2 <_svfiprintf_r+0x36>
 8023584:	2140      	movs	r1, #64	@ 0x40
 8023586:	f7fe fb93 	bl	8021cb0 <_malloc_r>
 802358a:	6038      	str	r0, [r7, #0]
 802358c:	6138      	str	r0, [r7, #16]
 802358e:	2800      	cmp	r0, #0
 8023590:	d105      	bne.n	802359e <_svfiprintf_r+0x32>
 8023592:	230c      	movs	r3, #12
 8023594:	9a03      	ldr	r2, [sp, #12]
 8023596:	6013      	str	r3, [r2, #0]
 8023598:	2001      	movs	r0, #1
 802359a:	4240      	negs	r0, r0
 802359c:	e0cf      	b.n	802373e <_svfiprintf_r+0x1d2>
 802359e:	2340      	movs	r3, #64	@ 0x40
 80235a0:	617b      	str	r3, [r7, #20]
 80235a2:	2300      	movs	r3, #0
 80235a4:	ac08      	add	r4, sp, #32
 80235a6:	6163      	str	r3, [r4, #20]
 80235a8:	3320      	adds	r3, #32
 80235aa:	7663      	strb	r3, [r4, #25]
 80235ac:	3310      	adds	r3, #16
 80235ae:	76a3      	strb	r3, [r4, #26]
 80235b0:	9507      	str	r5, [sp, #28]
 80235b2:	0035      	movs	r5, r6
 80235b4:	782b      	ldrb	r3, [r5, #0]
 80235b6:	2b00      	cmp	r3, #0
 80235b8:	d001      	beq.n	80235be <_svfiprintf_r+0x52>
 80235ba:	2b25      	cmp	r3, #37	@ 0x25
 80235bc:	d148      	bne.n	8023650 <_svfiprintf_r+0xe4>
 80235be:	1bab      	subs	r3, r5, r6
 80235c0:	9305      	str	r3, [sp, #20]
 80235c2:	42b5      	cmp	r5, r6
 80235c4:	d00b      	beq.n	80235de <_svfiprintf_r+0x72>
 80235c6:	0032      	movs	r2, r6
 80235c8:	0039      	movs	r1, r7
 80235ca:	9803      	ldr	r0, [sp, #12]
 80235cc:	f7ff ff6e 	bl	80234ac <__ssputs_r>
 80235d0:	3001      	adds	r0, #1
 80235d2:	d100      	bne.n	80235d6 <_svfiprintf_r+0x6a>
 80235d4:	e0ae      	b.n	8023734 <_svfiprintf_r+0x1c8>
 80235d6:	6963      	ldr	r3, [r4, #20]
 80235d8:	9a05      	ldr	r2, [sp, #20]
 80235da:	189b      	adds	r3, r3, r2
 80235dc:	6163      	str	r3, [r4, #20]
 80235de:	782b      	ldrb	r3, [r5, #0]
 80235e0:	2b00      	cmp	r3, #0
 80235e2:	d100      	bne.n	80235e6 <_svfiprintf_r+0x7a>
 80235e4:	e0a6      	b.n	8023734 <_svfiprintf_r+0x1c8>
 80235e6:	2201      	movs	r2, #1
 80235e8:	2300      	movs	r3, #0
 80235ea:	4252      	negs	r2, r2
 80235ec:	6062      	str	r2, [r4, #4]
 80235ee:	a904      	add	r1, sp, #16
 80235f0:	3254      	adds	r2, #84	@ 0x54
 80235f2:	1852      	adds	r2, r2, r1
 80235f4:	1c6e      	adds	r6, r5, #1
 80235f6:	6023      	str	r3, [r4, #0]
 80235f8:	60e3      	str	r3, [r4, #12]
 80235fa:	60a3      	str	r3, [r4, #8]
 80235fc:	7013      	strb	r3, [r2, #0]
 80235fe:	65a3      	str	r3, [r4, #88]	@ 0x58
 8023600:	4b54      	ldr	r3, [pc, #336]	@ (8023754 <_svfiprintf_r+0x1e8>)
 8023602:	2205      	movs	r2, #5
 8023604:	0018      	movs	r0, r3
 8023606:	7831      	ldrb	r1, [r6, #0]
 8023608:	9305      	str	r3, [sp, #20]
 802360a:	f7fd fc4c 	bl	8020ea6 <memchr>
 802360e:	1c75      	adds	r5, r6, #1
 8023610:	2800      	cmp	r0, #0
 8023612:	d11f      	bne.n	8023654 <_svfiprintf_r+0xe8>
 8023614:	6822      	ldr	r2, [r4, #0]
 8023616:	06d3      	lsls	r3, r2, #27
 8023618:	d504      	bpl.n	8023624 <_svfiprintf_r+0xb8>
 802361a:	2353      	movs	r3, #83	@ 0x53
 802361c:	a904      	add	r1, sp, #16
 802361e:	185b      	adds	r3, r3, r1
 8023620:	2120      	movs	r1, #32
 8023622:	7019      	strb	r1, [r3, #0]
 8023624:	0713      	lsls	r3, r2, #28
 8023626:	d504      	bpl.n	8023632 <_svfiprintf_r+0xc6>
 8023628:	2353      	movs	r3, #83	@ 0x53
 802362a:	a904      	add	r1, sp, #16
 802362c:	185b      	adds	r3, r3, r1
 802362e:	212b      	movs	r1, #43	@ 0x2b
 8023630:	7019      	strb	r1, [r3, #0]
 8023632:	7833      	ldrb	r3, [r6, #0]
 8023634:	2b2a      	cmp	r3, #42	@ 0x2a
 8023636:	d016      	beq.n	8023666 <_svfiprintf_r+0xfa>
 8023638:	0035      	movs	r5, r6
 802363a:	2100      	movs	r1, #0
 802363c:	200a      	movs	r0, #10
 802363e:	68e3      	ldr	r3, [r4, #12]
 8023640:	782a      	ldrb	r2, [r5, #0]
 8023642:	1c6e      	adds	r6, r5, #1
 8023644:	3a30      	subs	r2, #48	@ 0x30
 8023646:	2a09      	cmp	r2, #9
 8023648:	d950      	bls.n	80236ec <_svfiprintf_r+0x180>
 802364a:	2900      	cmp	r1, #0
 802364c:	d111      	bne.n	8023672 <_svfiprintf_r+0x106>
 802364e:	e017      	b.n	8023680 <_svfiprintf_r+0x114>
 8023650:	3501      	adds	r5, #1
 8023652:	e7af      	b.n	80235b4 <_svfiprintf_r+0x48>
 8023654:	9b05      	ldr	r3, [sp, #20]
 8023656:	6822      	ldr	r2, [r4, #0]
 8023658:	1ac0      	subs	r0, r0, r3
 802365a:	2301      	movs	r3, #1
 802365c:	4083      	lsls	r3, r0
 802365e:	4313      	orrs	r3, r2
 8023660:	002e      	movs	r6, r5
 8023662:	6023      	str	r3, [r4, #0]
 8023664:	e7cc      	b.n	8023600 <_svfiprintf_r+0x94>
 8023666:	9b07      	ldr	r3, [sp, #28]
 8023668:	1d19      	adds	r1, r3, #4
 802366a:	681b      	ldr	r3, [r3, #0]
 802366c:	9107      	str	r1, [sp, #28]
 802366e:	2b00      	cmp	r3, #0
 8023670:	db01      	blt.n	8023676 <_svfiprintf_r+0x10a>
 8023672:	930b      	str	r3, [sp, #44]	@ 0x2c
 8023674:	e004      	b.n	8023680 <_svfiprintf_r+0x114>
 8023676:	425b      	negs	r3, r3
 8023678:	60e3      	str	r3, [r4, #12]
 802367a:	2302      	movs	r3, #2
 802367c:	4313      	orrs	r3, r2
 802367e:	6023      	str	r3, [r4, #0]
 8023680:	782b      	ldrb	r3, [r5, #0]
 8023682:	2b2e      	cmp	r3, #46	@ 0x2e
 8023684:	d10c      	bne.n	80236a0 <_svfiprintf_r+0x134>
 8023686:	786b      	ldrb	r3, [r5, #1]
 8023688:	2b2a      	cmp	r3, #42	@ 0x2a
 802368a:	d134      	bne.n	80236f6 <_svfiprintf_r+0x18a>
 802368c:	9b07      	ldr	r3, [sp, #28]
 802368e:	3502      	adds	r5, #2
 8023690:	1d1a      	adds	r2, r3, #4
 8023692:	681b      	ldr	r3, [r3, #0]
 8023694:	9207      	str	r2, [sp, #28]
 8023696:	2b00      	cmp	r3, #0
 8023698:	da01      	bge.n	802369e <_svfiprintf_r+0x132>
 802369a:	2301      	movs	r3, #1
 802369c:	425b      	negs	r3, r3
 802369e:	9309      	str	r3, [sp, #36]	@ 0x24
 80236a0:	4e2d      	ldr	r6, [pc, #180]	@ (8023758 <_svfiprintf_r+0x1ec>)
 80236a2:	2203      	movs	r2, #3
 80236a4:	0030      	movs	r0, r6
 80236a6:	7829      	ldrb	r1, [r5, #0]
 80236a8:	f7fd fbfd 	bl	8020ea6 <memchr>
 80236ac:	2800      	cmp	r0, #0
 80236ae:	d006      	beq.n	80236be <_svfiprintf_r+0x152>
 80236b0:	2340      	movs	r3, #64	@ 0x40
 80236b2:	1b80      	subs	r0, r0, r6
 80236b4:	4083      	lsls	r3, r0
 80236b6:	6822      	ldr	r2, [r4, #0]
 80236b8:	3501      	adds	r5, #1
 80236ba:	4313      	orrs	r3, r2
 80236bc:	6023      	str	r3, [r4, #0]
 80236be:	7829      	ldrb	r1, [r5, #0]
 80236c0:	2206      	movs	r2, #6
 80236c2:	4826      	ldr	r0, [pc, #152]	@ (802375c <_svfiprintf_r+0x1f0>)
 80236c4:	1c6e      	adds	r6, r5, #1
 80236c6:	7621      	strb	r1, [r4, #24]
 80236c8:	f7fd fbed 	bl	8020ea6 <memchr>
 80236cc:	2800      	cmp	r0, #0
 80236ce:	d038      	beq.n	8023742 <_svfiprintf_r+0x1d6>
 80236d0:	4b23      	ldr	r3, [pc, #140]	@ (8023760 <_svfiprintf_r+0x1f4>)
 80236d2:	2b00      	cmp	r3, #0
 80236d4:	d122      	bne.n	802371c <_svfiprintf_r+0x1b0>
 80236d6:	2207      	movs	r2, #7
 80236d8:	9b07      	ldr	r3, [sp, #28]
 80236da:	3307      	adds	r3, #7
 80236dc:	4393      	bics	r3, r2
 80236de:	3308      	adds	r3, #8
 80236e0:	9307      	str	r3, [sp, #28]
 80236e2:	6963      	ldr	r3, [r4, #20]
 80236e4:	9a04      	ldr	r2, [sp, #16]
 80236e6:	189b      	adds	r3, r3, r2
 80236e8:	6163      	str	r3, [r4, #20]
 80236ea:	e762      	b.n	80235b2 <_svfiprintf_r+0x46>
 80236ec:	4343      	muls	r3, r0
 80236ee:	0035      	movs	r5, r6
 80236f0:	2101      	movs	r1, #1
 80236f2:	189b      	adds	r3, r3, r2
 80236f4:	e7a4      	b.n	8023640 <_svfiprintf_r+0xd4>
 80236f6:	2300      	movs	r3, #0
 80236f8:	200a      	movs	r0, #10
 80236fa:	0019      	movs	r1, r3
 80236fc:	3501      	adds	r5, #1
 80236fe:	6063      	str	r3, [r4, #4]
 8023700:	782a      	ldrb	r2, [r5, #0]
 8023702:	1c6e      	adds	r6, r5, #1
 8023704:	3a30      	subs	r2, #48	@ 0x30
 8023706:	2a09      	cmp	r2, #9
 8023708:	d903      	bls.n	8023712 <_svfiprintf_r+0x1a6>
 802370a:	2b00      	cmp	r3, #0
 802370c:	d0c8      	beq.n	80236a0 <_svfiprintf_r+0x134>
 802370e:	9109      	str	r1, [sp, #36]	@ 0x24
 8023710:	e7c6      	b.n	80236a0 <_svfiprintf_r+0x134>
 8023712:	4341      	muls	r1, r0
 8023714:	0035      	movs	r5, r6
 8023716:	2301      	movs	r3, #1
 8023718:	1889      	adds	r1, r1, r2
 802371a:	e7f1      	b.n	8023700 <_svfiprintf_r+0x194>
 802371c:	aa07      	add	r2, sp, #28
 802371e:	9200      	str	r2, [sp, #0]
 8023720:	0021      	movs	r1, r4
 8023722:	003a      	movs	r2, r7
 8023724:	4b0f      	ldr	r3, [pc, #60]	@ (8023764 <_svfiprintf_r+0x1f8>)
 8023726:	9803      	ldr	r0, [sp, #12]
 8023728:	f7fc fb4c 	bl	801fdc4 <_printf_float>
 802372c:	9004      	str	r0, [sp, #16]
 802372e:	9b04      	ldr	r3, [sp, #16]
 8023730:	3301      	adds	r3, #1
 8023732:	d1d6      	bne.n	80236e2 <_svfiprintf_r+0x176>
 8023734:	89bb      	ldrh	r3, [r7, #12]
 8023736:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8023738:	065b      	lsls	r3, r3, #25
 802373a:	d500      	bpl.n	802373e <_svfiprintf_r+0x1d2>
 802373c:	e72c      	b.n	8023598 <_svfiprintf_r+0x2c>
 802373e:	b021      	add	sp, #132	@ 0x84
 8023740:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023742:	aa07      	add	r2, sp, #28
 8023744:	9200      	str	r2, [sp, #0]
 8023746:	0021      	movs	r1, r4
 8023748:	003a      	movs	r2, r7
 802374a:	4b06      	ldr	r3, [pc, #24]	@ (8023764 <_svfiprintf_r+0x1f8>)
 802374c:	9803      	ldr	r0, [sp, #12]
 802374e:	f7fc fde7 	bl	8020320 <_printf_i>
 8023752:	e7eb      	b.n	802372c <_svfiprintf_r+0x1c0>
 8023754:	08026fb0 	.word	0x08026fb0
 8023758:	08026fb6 	.word	0x08026fb6
 802375c:	08026fba 	.word	0x08026fba
 8023760:	0801fdc5 	.word	0x0801fdc5
 8023764:	080234ad 	.word	0x080234ad

08023768 <_sungetc_r>:
 8023768:	b570      	push	{r4, r5, r6, lr}
 802376a:	0014      	movs	r4, r2
 802376c:	1c4b      	adds	r3, r1, #1
 802376e:	d103      	bne.n	8023778 <_sungetc_r+0x10>
 8023770:	2501      	movs	r5, #1
 8023772:	426d      	negs	r5, r5
 8023774:	0028      	movs	r0, r5
 8023776:	bd70      	pop	{r4, r5, r6, pc}
 8023778:	8993      	ldrh	r3, [r2, #12]
 802377a:	2220      	movs	r2, #32
 802377c:	4393      	bics	r3, r2
 802377e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8023780:	81a3      	strh	r3, [r4, #12]
 8023782:	b2ce      	uxtb	r6, r1
 8023784:	6863      	ldr	r3, [r4, #4]
 8023786:	b2cd      	uxtb	r5, r1
 8023788:	2a00      	cmp	r2, #0
 802378a:	d010      	beq.n	80237ae <_sungetc_r+0x46>
 802378c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 802378e:	429a      	cmp	r2, r3
 8023790:	dd07      	ble.n	80237a2 <_sungetc_r+0x3a>
 8023792:	6823      	ldr	r3, [r4, #0]
 8023794:	3b01      	subs	r3, #1
 8023796:	6023      	str	r3, [r4, #0]
 8023798:	701e      	strb	r6, [r3, #0]
 802379a:	6863      	ldr	r3, [r4, #4]
 802379c:	3301      	adds	r3, #1
 802379e:	6063      	str	r3, [r4, #4]
 80237a0:	e7e8      	b.n	8023774 <_sungetc_r+0xc>
 80237a2:	0021      	movs	r1, r4
 80237a4:	f000 fd2e 	bl	8024204 <__submore>
 80237a8:	2800      	cmp	r0, #0
 80237aa:	d0f2      	beq.n	8023792 <_sungetc_r+0x2a>
 80237ac:	e7e0      	b.n	8023770 <_sungetc_r+0x8>
 80237ae:	6921      	ldr	r1, [r4, #16]
 80237b0:	6822      	ldr	r2, [r4, #0]
 80237b2:	2900      	cmp	r1, #0
 80237b4:	d007      	beq.n	80237c6 <_sungetc_r+0x5e>
 80237b6:	4291      	cmp	r1, r2
 80237b8:	d205      	bcs.n	80237c6 <_sungetc_r+0x5e>
 80237ba:	1e51      	subs	r1, r2, #1
 80237bc:	7808      	ldrb	r0, [r1, #0]
 80237be:	42a8      	cmp	r0, r5
 80237c0:	d101      	bne.n	80237c6 <_sungetc_r+0x5e>
 80237c2:	6021      	str	r1, [r4, #0]
 80237c4:	e7ea      	b.n	802379c <_sungetc_r+0x34>
 80237c6:	6423      	str	r3, [r4, #64]	@ 0x40
 80237c8:	0023      	movs	r3, r4
 80237ca:	3344      	adds	r3, #68	@ 0x44
 80237cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80237ce:	2303      	movs	r3, #3
 80237d0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80237d2:	0023      	movs	r3, r4
 80237d4:	3346      	adds	r3, #70	@ 0x46
 80237d6:	63e2      	str	r2, [r4, #60]	@ 0x3c
 80237d8:	701e      	strb	r6, [r3, #0]
 80237da:	6023      	str	r3, [r4, #0]
 80237dc:	2301      	movs	r3, #1
 80237de:	e7de      	b.n	802379e <_sungetc_r+0x36>

080237e0 <__ssrefill_r>:
 80237e0:	b510      	push	{r4, lr}
 80237e2:	000c      	movs	r4, r1
 80237e4:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80237e6:	2900      	cmp	r1, #0
 80237e8:	d00e      	beq.n	8023808 <__ssrefill_r+0x28>
 80237ea:	0023      	movs	r3, r4
 80237ec:	3344      	adds	r3, #68	@ 0x44
 80237ee:	4299      	cmp	r1, r3
 80237f0:	d001      	beq.n	80237f6 <__ssrefill_r+0x16>
 80237f2:	f7fe f9e7 	bl	8021bc4 <_free_r>
 80237f6:	2000      	movs	r0, #0
 80237f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80237fa:	6360      	str	r0, [r4, #52]	@ 0x34
 80237fc:	6063      	str	r3, [r4, #4]
 80237fe:	4283      	cmp	r3, r0
 8023800:	d002      	beq.n	8023808 <__ssrefill_r+0x28>
 8023802:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8023804:	6023      	str	r3, [r4, #0]
 8023806:	bd10      	pop	{r4, pc}
 8023808:	6923      	ldr	r3, [r4, #16]
 802380a:	2001      	movs	r0, #1
 802380c:	6023      	str	r3, [r4, #0]
 802380e:	2300      	movs	r3, #0
 8023810:	89a2      	ldrh	r2, [r4, #12]
 8023812:	6063      	str	r3, [r4, #4]
 8023814:	3320      	adds	r3, #32
 8023816:	4313      	orrs	r3, r2
 8023818:	81a3      	strh	r3, [r4, #12]
 802381a:	4240      	negs	r0, r0
 802381c:	e7f3      	b.n	8023806 <__ssrefill_r+0x26>
	...

08023820 <__ssvfiscanf_r>:
 8023820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023822:	4cab      	ldr	r4, [pc, #684]	@ (8023ad0 <__ssvfiscanf_r+0x2b0>)
 8023824:	44a5      	add	sp, r4
 8023826:	000c      	movs	r4, r1
 8023828:	2100      	movs	r1, #0
 802382a:	9000      	str	r0, [sp, #0]
 802382c:	20be      	movs	r0, #190	@ 0xbe
 802382e:	9146      	str	r1, [sp, #280]	@ 0x118
 8023830:	9147      	str	r1, [sp, #284]	@ 0x11c
 8023832:	a903      	add	r1, sp, #12
 8023834:	9148      	str	r1, [sp, #288]	@ 0x120
 8023836:	49a7      	ldr	r1, [pc, #668]	@ (8023ad4 <__ssvfiscanf_r+0x2b4>)
 8023838:	0040      	lsls	r0, r0, #1
 802383a:	ad43      	add	r5, sp, #268	@ 0x10c
 802383c:	5029      	str	r1, [r5, r0]
 802383e:	49a6      	ldr	r1, [pc, #664]	@ (8023ad8 <__ssvfiscanf_r+0x2b8>)
 8023840:	3004      	adds	r0, #4
 8023842:	ad43      	add	r5, sp, #268	@ 0x10c
 8023844:	5029      	str	r1, [r5, r0]
 8023846:	9302      	str	r3, [sp, #8]
 8023848:	7816      	ldrb	r6, [r2, #0]
 802384a:	2e00      	cmp	r6, #0
 802384c:	d100      	bne.n	8023850 <__ssvfiscanf_r+0x30>
 802384e:	e13c      	b.n	8023aca <__ssvfiscanf_r+0x2aa>
 8023850:	2308      	movs	r3, #8
 8023852:	2008      	movs	r0, #8
 8023854:	4da1      	ldr	r5, [pc, #644]	@ (8023adc <__ssvfiscanf_r+0x2bc>)
 8023856:	1c57      	adds	r7, r2, #1
 8023858:	5da9      	ldrb	r1, [r5, r6]
 802385a:	400b      	ands	r3, r1
 802385c:	4201      	tst	r1, r0
 802385e:	d01d      	beq.n	802389c <__ssvfiscanf_r+0x7c>
 8023860:	0006      	movs	r6, r0
 8023862:	6863      	ldr	r3, [r4, #4]
 8023864:	2b00      	cmp	r3, #0
 8023866:	dd0f      	ble.n	8023888 <__ssvfiscanf_r+0x68>
 8023868:	6823      	ldr	r3, [r4, #0]
 802386a:	781a      	ldrb	r2, [r3, #0]
 802386c:	5caa      	ldrb	r2, [r5, r2]
 802386e:	4232      	tst	r2, r6
 8023870:	d101      	bne.n	8023876 <__ssvfiscanf_r+0x56>
 8023872:	003a      	movs	r2, r7
 8023874:	e7e8      	b.n	8023848 <__ssvfiscanf_r+0x28>
 8023876:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 8023878:	3301      	adds	r3, #1
 802387a:	3201      	adds	r2, #1
 802387c:	9247      	str	r2, [sp, #284]	@ 0x11c
 802387e:	6862      	ldr	r2, [r4, #4]
 8023880:	6023      	str	r3, [r4, #0]
 8023882:	3a01      	subs	r2, #1
 8023884:	6062      	str	r2, [r4, #4]
 8023886:	e7ec      	b.n	8023862 <__ssvfiscanf_r+0x42>
 8023888:	22c0      	movs	r2, #192	@ 0xc0
 802388a:	ab43      	add	r3, sp, #268	@ 0x10c
 802388c:	0052      	lsls	r2, r2, #1
 802388e:	0021      	movs	r1, r4
 8023890:	589b      	ldr	r3, [r3, r2]
 8023892:	9800      	ldr	r0, [sp, #0]
 8023894:	4798      	blx	r3
 8023896:	2800      	cmp	r0, #0
 8023898:	d0e6      	beq.n	8023868 <__ssvfiscanf_r+0x48>
 802389a:	e7ea      	b.n	8023872 <__ssvfiscanf_r+0x52>
 802389c:	2e25      	cmp	r6, #37	@ 0x25
 802389e:	d162      	bne.n	8023966 <__ssvfiscanf_r+0x146>
 80238a0:	9345      	str	r3, [sp, #276]	@ 0x114
 80238a2:	9343      	str	r3, [sp, #268]	@ 0x10c
 80238a4:	7853      	ldrb	r3, [r2, #1]
 80238a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80238a8:	d102      	bne.n	80238b0 <__ssvfiscanf_r+0x90>
 80238aa:	3b1a      	subs	r3, #26
 80238ac:	9343      	str	r3, [sp, #268]	@ 0x10c
 80238ae:	1c97      	adds	r7, r2, #2
 80238b0:	003d      	movs	r5, r7
 80238b2:	220a      	movs	r2, #10
 80238b4:	7829      	ldrb	r1, [r5, #0]
 80238b6:	1c6f      	adds	r7, r5, #1
 80238b8:	000b      	movs	r3, r1
 80238ba:	3b30      	subs	r3, #48	@ 0x30
 80238bc:	2b09      	cmp	r3, #9
 80238be:	d91f      	bls.n	8023900 <__ssvfiscanf_r+0xe0>
 80238c0:	4b87      	ldr	r3, [pc, #540]	@ (8023ae0 <__ssvfiscanf_r+0x2c0>)
 80238c2:	2203      	movs	r2, #3
 80238c4:	0018      	movs	r0, r3
 80238c6:	9301      	str	r3, [sp, #4]
 80238c8:	f7fd faed 	bl	8020ea6 <memchr>
 80238cc:	2800      	cmp	r0, #0
 80238ce:	d007      	beq.n	80238e0 <__ssvfiscanf_r+0xc0>
 80238d0:	9b01      	ldr	r3, [sp, #4]
 80238d2:	003d      	movs	r5, r7
 80238d4:	1ac0      	subs	r0, r0, r3
 80238d6:	2301      	movs	r3, #1
 80238d8:	4083      	lsls	r3, r0
 80238da:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80238dc:	4313      	orrs	r3, r2
 80238de:	9343      	str	r3, [sp, #268]	@ 0x10c
 80238e0:	782b      	ldrb	r3, [r5, #0]
 80238e2:	1c6f      	adds	r7, r5, #1
 80238e4:	2b78      	cmp	r3, #120	@ 0x78
 80238e6:	d806      	bhi.n	80238f6 <__ssvfiscanf_r+0xd6>
 80238e8:	2b57      	cmp	r3, #87	@ 0x57
 80238ea:	d810      	bhi.n	802390e <__ssvfiscanf_r+0xee>
 80238ec:	2b25      	cmp	r3, #37	@ 0x25
 80238ee:	d03a      	beq.n	8023966 <__ssvfiscanf_r+0x146>
 80238f0:	d834      	bhi.n	802395c <__ssvfiscanf_r+0x13c>
 80238f2:	2b00      	cmp	r3, #0
 80238f4:	d055      	beq.n	80239a2 <__ssvfiscanf_r+0x182>
 80238f6:	2303      	movs	r3, #3
 80238f8:	9349      	str	r3, [sp, #292]	@ 0x124
 80238fa:	3307      	adds	r3, #7
 80238fc:	9344      	str	r3, [sp, #272]	@ 0x110
 80238fe:	e069      	b.n	80239d4 <__ssvfiscanf_r+0x1b4>
 8023900:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8023902:	003d      	movs	r5, r7
 8023904:	4353      	muls	r3, r2
 8023906:	3b30      	subs	r3, #48	@ 0x30
 8023908:	185b      	adds	r3, r3, r1
 802390a:	9345      	str	r3, [sp, #276]	@ 0x114
 802390c:	e7d2      	b.n	80238b4 <__ssvfiscanf_r+0x94>
 802390e:	0018      	movs	r0, r3
 8023910:	3858      	subs	r0, #88	@ 0x58
 8023912:	2820      	cmp	r0, #32
 8023914:	d8ef      	bhi.n	80238f6 <__ssvfiscanf_r+0xd6>
 8023916:	f7dc fc13 	bl	8000140 <__gnu_thumb1_case_shi>
 802391a:	004b      	.short	0x004b
 802391c:	ffeeffee 	.word	0xffeeffee
 8023920:	ffee007d 	.word	0xffee007d
 8023924:	ffeeffee 	.word	0xffeeffee
 8023928:	ffeeffee 	.word	0xffeeffee
 802392c:	ffeeffee 	.word	0xffeeffee
 8023930:	007b0088 	.word	0x007b0088
 8023934:	00240024 	.word	0x00240024
 8023938:	ffee0024 	.word	0xffee0024
 802393c:	ffee0055 	.word	0xffee0055
 8023940:	ffeeffee 	.word	0xffeeffee
 8023944:	0090ffee 	.word	0x0090ffee
 8023948:	00470059 	.word	0x00470059
 802394c:	ffeeffee 	.word	0xffeeffee
 8023950:	ffee008e 	.word	0xffee008e
 8023954:	ffee007b 	.word	0xffee007b
 8023958:	004bffee 	.word	0x004bffee
 802395c:	3b45      	subs	r3, #69	@ 0x45
 802395e:	2b02      	cmp	r3, #2
 8023960:	d8c9      	bhi.n	80238f6 <__ssvfiscanf_r+0xd6>
 8023962:	2305      	movs	r3, #5
 8023964:	e035      	b.n	80239d2 <__ssvfiscanf_r+0x1b2>
 8023966:	6863      	ldr	r3, [r4, #4]
 8023968:	2b00      	cmp	r3, #0
 802396a:	dd0d      	ble.n	8023988 <__ssvfiscanf_r+0x168>
 802396c:	6823      	ldr	r3, [r4, #0]
 802396e:	781a      	ldrb	r2, [r3, #0]
 8023970:	42b2      	cmp	r2, r6
 8023972:	d000      	beq.n	8023976 <__ssvfiscanf_r+0x156>
 8023974:	e0a9      	b.n	8023aca <__ssvfiscanf_r+0x2aa>
 8023976:	3301      	adds	r3, #1
 8023978:	6862      	ldr	r2, [r4, #4]
 802397a:	6023      	str	r3, [r4, #0]
 802397c:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 802397e:	3a01      	subs	r2, #1
 8023980:	3301      	adds	r3, #1
 8023982:	6062      	str	r2, [r4, #4]
 8023984:	9347      	str	r3, [sp, #284]	@ 0x11c
 8023986:	e774      	b.n	8023872 <__ssvfiscanf_r+0x52>
 8023988:	23c0      	movs	r3, #192	@ 0xc0
 802398a:	aa43      	add	r2, sp, #268	@ 0x10c
 802398c:	005b      	lsls	r3, r3, #1
 802398e:	0021      	movs	r1, r4
 8023990:	58d3      	ldr	r3, [r2, r3]
 8023992:	9800      	ldr	r0, [sp, #0]
 8023994:	4798      	blx	r3
 8023996:	2800      	cmp	r0, #0
 8023998:	d0e8      	beq.n	802396c <__ssvfiscanf_r+0x14c>
 802399a:	9846      	ldr	r0, [sp, #280]	@ 0x118
 802399c:	2800      	cmp	r0, #0
 802399e:	d000      	beq.n	80239a2 <__ssvfiscanf_r+0x182>
 80239a0:	e08b      	b.n	8023aba <__ssvfiscanf_r+0x29a>
 80239a2:	2001      	movs	r0, #1
 80239a4:	4240      	negs	r0, r0
 80239a6:	e08c      	b.n	8023ac2 <__ssvfiscanf_r+0x2a2>
 80239a8:	2220      	movs	r2, #32
 80239aa:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 80239ac:	430a      	orrs	r2, r1
 80239ae:	9243      	str	r2, [sp, #268]	@ 0x10c
 80239b0:	2280      	movs	r2, #128	@ 0x80
 80239b2:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 80239b4:	0092      	lsls	r2, r2, #2
 80239b6:	430a      	orrs	r2, r1
 80239b8:	9243      	str	r2, [sp, #268]	@ 0x10c
 80239ba:	2210      	movs	r2, #16
 80239bc:	9244      	str	r2, [sp, #272]	@ 0x110
 80239be:	2b6e      	cmp	r3, #110	@ 0x6e
 80239c0:	d902      	bls.n	80239c8 <__ssvfiscanf_r+0x1a8>
 80239c2:	e005      	b.n	80239d0 <__ssvfiscanf_r+0x1b0>
 80239c4:	2300      	movs	r3, #0
 80239c6:	9344      	str	r3, [sp, #272]	@ 0x110
 80239c8:	2303      	movs	r3, #3
 80239ca:	e002      	b.n	80239d2 <__ssvfiscanf_r+0x1b2>
 80239cc:	2308      	movs	r3, #8
 80239ce:	9344      	str	r3, [sp, #272]	@ 0x110
 80239d0:	2304      	movs	r3, #4
 80239d2:	9349      	str	r3, [sp, #292]	@ 0x124
 80239d4:	6863      	ldr	r3, [r4, #4]
 80239d6:	2b00      	cmp	r3, #0
 80239d8:	dd3e      	ble.n	8023a58 <__ssvfiscanf_r+0x238>
 80239da:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80239dc:	065b      	lsls	r3, r3, #25
 80239de:	d408      	bmi.n	80239f2 <__ssvfiscanf_r+0x1d2>
 80239e0:	26c0      	movs	r6, #192	@ 0xc0
 80239e2:	2508      	movs	r5, #8
 80239e4:	0076      	lsls	r6, r6, #1
 80239e6:	6823      	ldr	r3, [r4, #0]
 80239e8:	493c      	ldr	r1, [pc, #240]	@ (8023adc <__ssvfiscanf_r+0x2bc>)
 80239ea:	781a      	ldrb	r2, [r3, #0]
 80239ec:	5c8a      	ldrb	r2, [r1, r2]
 80239ee:	422a      	tst	r2, r5
 80239f0:	d13c      	bne.n	8023a6c <__ssvfiscanf_r+0x24c>
 80239f2:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 80239f4:	2b02      	cmp	r3, #2
 80239f6:	dc4c      	bgt.n	8023a92 <__ssvfiscanf_r+0x272>
 80239f8:	0022      	movs	r2, r4
 80239fa:	9800      	ldr	r0, [sp, #0]
 80239fc:	ab02      	add	r3, sp, #8
 80239fe:	a943      	add	r1, sp, #268	@ 0x10c
 8023a00:	f000 f9b6 	bl	8023d70 <_scanf_chars>
 8023a04:	2801      	cmp	r0, #1
 8023a06:	d060      	beq.n	8023aca <__ssvfiscanf_r+0x2aa>
 8023a08:	2802      	cmp	r0, #2
 8023a0a:	d000      	beq.n	8023a0e <__ssvfiscanf_r+0x1ee>
 8023a0c:	e731      	b.n	8023872 <__ssvfiscanf_r+0x52>
 8023a0e:	e7c4      	b.n	802399a <__ssvfiscanf_r+0x17a>
 8023a10:	220a      	movs	r2, #10
 8023a12:	e7d3      	b.n	80239bc <__ssvfiscanf_r+0x19c>
 8023a14:	0039      	movs	r1, r7
 8023a16:	a803      	add	r0, sp, #12
 8023a18:	f000 fbbb 	bl	8024192 <__sccl>
 8023a1c:	2340      	movs	r3, #64	@ 0x40
 8023a1e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8023a20:	0007      	movs	r7, r0
 8023a22:	4313      	orrs	r3, r2
 8023a24:	9343      	str	r3, [sp, #268]	@ 0x10c
 8023a26:	2301      	movs	r3, #1
 8023a28:	e7d3      	b.n	80239d2 <__ssvfiscanf_r+0x1b2>
 8023a2a:	2340      	movs	r3, #64	@ 0x40
 8023a2c:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8023a2e:	4313      	orrs	r3, r2
 8023a30:	9343      	str	r3, [sp, #268]	@ 0x10c
 8023a32:	2300      	movs	r3, #0
 8023a34:	e7cd      	b.n	80239d2 <__ssvfiscanf_r+0x1b2>
 8023a36:	2302      	movs	r3, #2
 8023a38:	e7cb      	b.n	80239d2 <__ssvfiscanf_r+0x1b2>
 8023a3a:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8023a3c:	06d3      	lsls	r3, r2, #27
 8023a3e:	d500      	bpl.n	8023a42 <__ssvfiscanf_r+0x222>
 8023a40:	e717      	b.n	8023872 <__ssvfiscanf_r+0x52>
 8023a42:	9b02      	ldr	r3, [sp, #8]
 8023a44:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 8023a46:	1d18      	adds	r0, r3, #4
 8023a48:	9002      	str	r0, [sp, #8]
 8023a4a:	681b      	ldr	r3, [r3, #0]
 8023a4c:	07d5      	lsls	r5, r2, #31
 8023a4e:	d501      	bpl.n	8023a54 <__ssvfiscanf_r+0x234>
 8023a50:	8019      	strh	r1, [r3, #0]
 8023a52:	e70e      	b.n	8023872 <__ssvfiscanf_r+0x52>
 8023a54:	6019      	str	r1, [r3, #0]
 8023a56:	e70c      	b.n	8023872 <__ssvfiscanf_r+0x52>
 8023a58:	23c0      	movs	r3, #192	@ 0xc0
 8023a5a:	aa43      	add	r2, sp, #268	@ 0x10c
 8023a5c:	005b      	lsls	r3, r3, #1
 8023a5e:	0021      	movs	r1, r4
 8023a60:	58d3      	ldr	r3, [r2, r3]
 8023a62:	9800      	ldr	r0, [sp, #0]
 8023a64:	4798      	blx	r3
 8023a66:	2800      	cmp	r0, #0
 8023a68:	d0b7      	beq.n	80239da <__ssvfiscanf_r+0x1ba>
 8023a6a:	e796      	b.n	802399a <__ssvfiscanf_r+0x17a>
 8023a6c:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 8023a6e:	3201      	adds	r2, #1
 8023a70:	9247      	str	r2, [sp, #284]	@ 0x11c
 8023a72:	6862      	ldr	r2, [r4, #4]
 8023a74:	3a01      	subs	r2, #1
 8023a76:	6062      	str	r2, [r4, #4]
 8023a78:	2a00      	cmp	r2, #0
 8023a7a:	dd02      	ble.n	8023a82 <__ssvfiscanf_r+0x262>
 8023a7c:	3301      	adds	r3, #1
 8023a7e:	6023      	str	r3, [r4, #0]
 8023a80:	e7b1      	b.n	80239e6 <__ssvfiscanf_r+0x1c6>
 8023a82:	ab43      	add	r3, sp, #268	@ 0x10c
 8023a84:	0021      	movs	r1, r4
 8023a86:	599b      	ldr	r3, [r3, r6]
 8023a88:	9800      	ldr	r0, [sp, #0]
 8023a8a:	4798      	blx	r3
 8023a8c:	2800      	cmp	r0, #0
 8023a8e:	d0aa      	beq.n	80239e6 <__ssvfiscanf_r+0x1c6>
 8023a90:	e783      	b.n	802399a <__ssvfiscanf_r+0x17a>
 8023a92:	2b04      	cmp	r3, #4
 8023a94:	dc06      	bgt.n	8023aa4 <__ssvfiscanf_r+0x284>
 8023a96:	0022      	movs	r2, r4
 8023a98:	9800      	ldr	r0, [sp, #0]
 8023a9a:	ab02      	add	r3, sp, #8
 8023a9c:	a943      	add	r1, sp, #268	@ 0x10c
 8023a9e:	f000 f9c7 	bl	8023e30 <_scanf_i>
 8023aa2:	e7af      	b.n	8023a04 <__ssvfiscanf_r+0x1e4>
 8023aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8023ae4 <__ssvfiscanf_r+0x2c4>)
 8023aa6:	2b00      	cmp	r3, #0
 8023aa8:	d100      	bne.n	8023aac <__ssvfiscanf_r+0x28c>
 8023aaa:	e6e2      	b.n	8023872 <__ssvfiscanf_r+0x52>
 8023aac:	0022      	movs	r2, r4
 8023aae:	9800      	ldr	r0, [sp, #0]
 8023ab0:	ab02      	add	r3, sp, #8
 8023ab2:	a943      	add	r1, sp, #268	@ 0x10c
 8023ab4:	f7fc fd40 	bl	8020538 <_scanf_float>
 8023ab8:	e7a4      	b.n	8023a04 <__ssvfiscanf_r+0x1e4>
 8023aba:	89a3      	ldrh	r3, [r4, #12]
 8023abc:	065b      	lsls	r3, r3, #25
 8023abe:	d500      	bpl.n	8023ac2 <__ssvfiscanf_r+0x2a2>
 8023ac0:	e76f      	b.n	80239a2 <__ssvfiscanf_r+0x182>
 8023ac2:	23a5      	movs	r3, #165	@ 0xa5
 8023ac4:	009b      	lsls	r3, r3, #2
 8023ac6:	449d      	add	sp, r3
 8023ac8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023aca:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8023acc:	e7f9      	b.n	8023ac2 <__ssvfiscanf_r+0x2a2>
 8023ace:	46c0      	nop			@ (mov r8, r8)
 8023ad0:	fffffd6c 	.word	0xfffffd6c
 8023ad4:	08023769 	.word	0x08023769
 8023ad8:	080237e1 	.word	0x080237e1
 8023adc:	08026d91 	.word	0x08026d91
 8023ae0:	08026fb6 	.word	0x08026fb6
 8023ae4:	08020539 	.word	0x08020539

08023ae8 <__sfputc_r>:
 8023ae8:	6893      	ldr	r3, [r2, #8]
 8023aea:	b510      	push	{r4, lr}
 8023aec:	3b01      	subs	r3, #1
 8023aee:	6093      	str	r3, [r2, #8]
 8023af0:	2b00      	cmp	r3, #0
 8023af2:	da04      	bge.n	8023afe <__sfputc_r+0x16>
 8023af4:	6994      	ldr	r4, [r2, #24]
 8023af6:	42a3      	cmp	r3, r4
 8023af8:	db07      	blt.n	8023b0a <__sfputc_r+0x22>
 8023afa:	290a      	cmp	r1, #10
 8023afc:	d005      	beq.n	8023b0a <__sfputc_r+0x22>
 8023afe:	6813      	ldr	r3, [r2, #0]
 8023b00:	1c58      	adds	r0, r3, #1
 8023b02:	6010      	str	r0, [r2, #0]
 8023b04:	7019      	strb	r1, [r3, #0]
 8023b06:	0008      	movs	r0, r1
 8023b08:	bd10      	pop	{r4, pc}
 8023b0a:	f000 fbb9 	bl	8024280 <__swbuf_r>
 8023b0e:	0001      	movs	r1, r0
 8023b10:	e7f9      	b.n	8023b06 <__sfputc_r+0x1e>

08023b12 <__sfputs_r>:
 8023b12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023b14:	0006      	movs	r6, r0
 8023b16:	000f      	movs	r7, r1
 8023b18:	0014      	movs	r4, r2
 8023b1a:	18d5      	adds	r5, r2, r3
 8023b1c:	42ac      	cmp	r4, r5
 8023b1e:	d101      	bne.n	8023b24 <__sfputs_r+0x12>
 8023b20:	2000      	movs	r0, #0
 8023b22:	e007      	b.n	8023b34 <__sfputs_r+0x22>
 8023b24:	7821      	ldrb	r1, [r4, #0]
 8023b26:	003a      	movs	r2, r7
 8023b28:	0030      	movs	r0, r6
 8023b2a:	f7ff ffdd 	bl	8023ae8 <__sfputc_r>
 8023b2e:	3401      	adds	r4, #1
 8023b30:	1c43      	adds	r3, r0, #1
 8023b32:	d1f3      	bne.n	8023b1c <__sfputs_r+0xa>
 8023b34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08023b38 <_vfiprintf_r>:
 8023b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023b3a:	b0a1      	sub	sp, #132	@ 0x84
 8023b3c:	000f      	movs	r7, r1
 8023b3e:	0015      	movs	r5, r2
 8023b40:	001e      	movs	r6, r3
 8023b42:	9003      	str	r0, [sp, #12]
 8023b44:	2800      	cmp	r0, #0
 8023b46:	d004      	beq.n	8023b52 <_vfiprintf_r+0x1a>
 8023b48:	6a03      	ldr	r3, [r0, #32]
 8023b4a:	2b00      	cmp	r3, #0
 8023b4c:	d101      	bne.n	8023b52 <_vfiprintf_r+0x1a>
 8023b4e:	f7fc ff8f 	bl	8020a70 <__sinit>
 8023b52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8023b54:	07db      	lsls	r3, r3, #31
 8023b56:	d405      	bmi.n	8023b64 <_vfiprintf_r+0x2c>
 8023b58:	89bb      	ldrh	r3, [r7, #12]
 8023b5a:	059b      	lsls	r3, r3, #22
 8023b5c:	d402      	bmi.n	8023b64 <_vfiprintf_r+0x2c>
 8023b5e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8023b60:	f7fd f99f 	bl	8020ea2 <__retarget_lock_acquire_recursive>
 8023b64:	89bb      	ldrh	r3, [r7, #12]
 8023b66:	071b      	lsls	r3, r3, #28
 8023b68:	d502      	bpl.n	8023b70 <_vfiprintf_r+0x38>
 8023b6a:	693b      	ldr	r3, [r7, #16]
 8023b6c:	2b00      	cmp	r3, #0
 8023b6e:	d113      	bne.n	8023b98 <_vfiprintf_r+0x60>
 8023b70:	0039      	movs	r1, r7
 8023b72:	9803      	ldr	r0, [sp, #12]
 8023b74:	f000 fbc6 	bl	8024304 <__swsetup_r>
 8023b78:	2800      	cmp	r0, #0
 8023b7a:	d00d      	beq.n	8023b98 <_vfiprintf_r+0x60>
 8023b7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8023b7e:	07db      	lsls	r3, r3, #31
 8023b80:	d503      	bpl.n	8023b8a <_vfiprintf_r+0x52>
 8023b82:	2001      	movs	r0, #1
 8023b84:	4240      	negs	r0, r0
 8023b86:	b021      	add	sp, #132	@ 0x84
 8023b88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023b8a:	89bb      	ldrh	r3, [r7, #12]
 8023b8c:	059b      	lsls	r3, r3, #22
 8023b8e:	d4f8      	bmi.n	8023b82 <_vfiprintf_r+0x4a>
 8023b90:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8023b92:	f7fd f987 	bl	8020ea4 <__retarget_lock_release_recursive>
 8023b96:	e7f4      	b.n	8023b82 <_vfiprintf_r+0x4a>
 8023b98:	2300      	movs	r3, #0
 8023b9a:	ac08      	add	r4, sp, #32
 8023b9c:	6163      	str	r3, [r4, #20]
 8023b9e:	3320      	adds	r3, #32
 8023ba0:	7663      	strb	r3, [r4, #25]
 8023ba2:	3310      	adds	r3, #16
 8023ba4:	76a3      	strb	r3, [r4, #26]
 8023ba6:	9607      	str	r6, [sp, #28]
 8023ba8:	002e      	movs	r6, r5
 8023baa:	7833      	ldrb	r3, [r6, #0]
 8023bac:	2b00      	cmp	r3, #0
 8023bae:	d001      	beq.n	8023bb4 <_vfiprintf_r+0x7c>
 8023bb0:	2b25      	cmp	r3, #37	@ 0x25
 8023bb2:	d148      	bne.n	8023c46 <_vfiprintf_r+0x10e>
 8023bb4:	1b73      	subs	r3, r6, r5
 8023bb6:	9305      	str	r3, [sp, #20]
 8023bb8:	42ae      	cmp	r6, r5
 8023bba:	d00b      	beq.n	8023bd4 <_vfiprintf_r+0x9c>
 8023bbc:	002a      	movs	r2, r5
 8023bbe:	0039      	movs	r1, r7
 8023bc0:	9803      	ldr	r0, [sp, #12]
 8023bc2:	f7ff ffa6 	bl	8023b12 <__sfputs_r>
 8023bc6:	3001      	adds	r0, #1
 8023bc8:	d100      	bne.n	8023bcc <_vfiprintf_r+0x94>
 8023bca:	e0ae      	b.n	8023d2a <_vfiprintf_r+0x1f2>
 8023bcc:	6963      	ldr	r3, [r4, #20]
 8023bce:	9a05      	ldr	r2, [sp, #20]
 8023bd0:	189b      	adds	r3, r3, r2
 8023bd2:	6163      	str	r3, [r4, #20]
 8023bd4:	7833      	ldrb	r3, [r6, #0]
 8023bd6:	2b00      	cmp	r3, #0
 8023bd8:	d100      	bne.n	8023bdc <_vfiprintf_r+0xa4>
 8023bda:	e0a6      	b.n	8023d2a <_vfiprintf_r+0x1f2>
 8023bdc:	2201      	movs	r2, #1
 8023bde:	2300      	movs	r3, #0
 8023be0:	4252      	negs	r2, r2
 8023be2:	6062      	str	r2, [r4, #4]
 8023be4:	a904      	add	r1, sp, #16
 8023be6:	3254      	adds	r2, #84	@ 0x54
 8023be8:	1852      	adds	r2, r2, r1
 8023bea:	1c75      	adds	r5, r6, #1
 8023bec:	6023      	str	r3, [r4, #0]
 8023bee:	60e3      	str	r3, [r4, #12]
 8023bf0:	60a3      	str	r3, [r4, #8]
 8023bf2:	7013      	strb	r3, [r2, #0]
 8023bf4:	65a3      	str	r3, [r4, #88]	@ 0x58
 8023bf6:	4b59      	ldr	r3, [pc, #356]	@ (8023d5c <_vfiprintf_r+0x224>)
 8023bf8:	2205      	movs	r2, #5
 8023bfa:	0018      	movs	r0, r3
 8023bfc:	7829      	ldrb	r1, [r5, #0]
 8023bfe:	9305      	str	r3, [sp, #20]
 8023c00:	f7fd f951 	bl	8020ea6 <memchr>
 8023c04:	1c6e      	adds	r6, r5, #1
 8023c06:	2800      	cmp	r0, #0
 8023c08:	d11f      	bne.n	8023c4a <_vfiprintf_r+0x112>
 8023c0a:	6822      	ldr	r2, [r4, #0]
 8023c0c:	06d3      	lsls	r3, r2, #27
 8023c0e:	d504      	bpl.n	8023c1a <_vfiprintf_r+0xe2>
 8023c10:	2353      	movs	r3, #83	@ 0x53
 8023c12:	a904      	add	r1, sp, #16
 8023c14:	185b      	adds	r3, r3, r1
 8023c16:	2120      	movs	r1, #32
 8023c18:	7019      	strb	r1, [r3, #0]
 8023c1a:	0713      	lsls	r3, r2, #28
 8023c1c:	d504      	bpl.n	8023c28 <_vfiprintf_r+0xf0>
 8023c1e:	2353      	movs	r3, #83	@ 0x53
 8023c20:	a904      	add	r1, sp, #16
 8023c22:	185b      	adds	r3, r3, r1
 8023c24:	212b      	movs	r1, #43	@ 0x2b
 8023c26:	7019      	strb	r1, [r3, #0]
 8023c28:	782b      	ldrb	r3, [r5, #0]
 8023c2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8023c2c:	d016      	beq.n	8023c5c <_vfiprintf_r+0x124>
 8023c2e:	002e      	movs	r6, r5
 8023c30:	2100      	movs	r1, #0
 8023c32:	200a      	movs	r0, #10
 8023c34:	68e3      	ldr	r3, [r4, #12]
 8023c36:	7832      	ldrb	r2, [r6, #0]
 8023c38:	1c75      	adds	r5, r6, #1
 8023c3a:	3a30      	subs	r2, #48	@ 0x30
 8023c3c:	2a09      	cmp	r2, #9
 8023c3e:	d950      	bls.n	8023ce2 <_vfiprintf_r+0x1aa>
 8023c40:	2900      	cmp	r1, #0
 8023c42:	d111      	bne.n	8023c68 <_vfiprintf_r+0x130>
 8023c44:	e017      	b.n	8023c76 <_vfiprintf_r+0x13e>
 8023c46:	3601      	adds	r6, #1
 8023c48:	e7af      	b.n	8023baa <_vfiprintf_r+0x72>
 8023c4a:	9b05      	ldr	r3, [sp, #20]
 8023c4c:	6822      	ldr	r2, [r4, #0]
 8023c4e:	1ac0      	subs	r0, r0, r3
 8023c50:	2301      	movs	r3, #1
 8023c52:	4083      	lsls	r3, r0
 8023c54:	4313      	orrs	r3, r2
 8023c56:	0035      	movs	r5, r6
 8023c58:	6023      	str	r3, [r4, #0]
 8023c5a:	e7cc      	b.n	8023bf6 <_vfiprintf_r+0xbe>
 8023c5c:	9b07      	ldr	r3, [sp, #28]
 8023c5e:	1d19      	adds	r1, r3, #4
 8023c60:	681b      	ldr	r3, [r3, #0]
 8023c62:	9107      	str	r1, [sp, #28]
 8023c64:	2b00      	cmp	r3, #0
 8023c66:	db01      	blt.n	8023c6c <_vfiprintf_r+0x134>
 8023c68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8023c6a:	e004      	b.n	8023c76 <_vfiprintf_r+0x13e>
 8023c6c:	425b      	negs	r3, r3
 8023c6e:	60e3      	str	r3, [r4, #12]
 8023c70:	2302      	movs	r3, #2
 8023c72:	4313      	orrs	r3, r2
 8023c74:	6023      	str	r3, [r4, #0]
 8023c76:	7833      	ldrb	r3, [r6, #0]
 8023c78:	2b2e      	cmp	r3, #46	@ 0x2e
 8023c7a:	d10c      	bne.n	8023c96 <_vfiprintf_r+0x15e>
 8023c7c:	7873      	ldrb	r3, [r6, #1]
 8023c7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8023c80:	d134      	bne.n	8023cec <_vfiprintf_r+0x1b4>
 8023c82:	9b07      	ldr	r3, [sp, #28]
 8023c84:	3602      	adds	r6, #2
 8023c86:	1d1a      	adds	r2, r3, #4
 8023c88:	681b      	ldr	r3, [r3, #0]
 8023c8a:	9207      	str	r2, [sp, #28]
 8023c8c:	2b00      	cmp	r3, #0
 8023c8e:	da01      	bge.n	8023c94 <_vfiprintf_r+0x15c>
 8023c90:	2301      	movs	r3, #1
 8023c92:	425b      	negs	r3, r3
 8023c94:	9309      	str	r3, [sp, #36]	@ 0x24
 8023c96:	4d32      	ldr	r5, [pc, #200]	@ (8023d60 <_vfiprintf_r+0x228>)
 8023c98:	2203      	movs	r2, #3
 8023c9a:	0028      	movs	r0, r5
 8023c9c:	7831      	ldrb	r1, [r6, #0]
 8023c9e:	f7fd f902 	bl	8020ea6 <memchr>
 8023ca2:	2800      	cmp	r0, #0
 8023ca4:	d006      	beq.n	8023cb4 <_vfiprintf_r+0x17c>
 8023ca6:	2340      	movs	r3, #64	@ 0x40
 8023ca8:	1b40      	subs	r0, r0, r5
 8023caa:	4083      	lsls	r3, r0
 8023cac:	6822      	ldr	r2, [r4, #0]
 8023cae:	3601      	adds	r6, #1
 8023cb0:	4313      	orrs	r3, r2
 8023cb2:	6023      	str	r3, [r4, #0]
 8023cb4:	7831      	ldrb	r1, [r6, #0]
 8023cb6:	2206      	movs	r2, #6
 8023cb8:	482a      	ldr	r0, [pc, #168]	@ (8023d64 <_vfiprintf_r+0x22c>)
 8023cba:	1c75      	adds	r5, r6, #1
 8023cbc:	7621      	strb	r1, [r4, #24]
 8023cbe:	f7fd f8f2 	bl	8020ea6 <memchr>
 8023cc2:	2800      	cmp	r0, #0
 8023cc4:	d040      	beq.n	8023d48 <_vfiprintf_r+0x210>
 8023cc6:	4b28      	ldr	r3, [pc, #160]	@ (8023d68 <_vfiprintf_r+0x230>)
 8023cc8:	2b00      	cmp	r3, #0
 8023cca:	d122      	bne.n	8023d12 <_vfiprintf_r+0x1da>
 8023ccc:	2207      	movs	r2, #7
 8023cce:	9b07      	ldr	r3, [sp, #28]
 8023cd0:	3307      	adds	r3, #7
 8023cd2:	4393      	bics	r3, r2
 8023cd4:	3308      	adds	r3, #8
 8023cd6:	9307      	str	r3, [sp, #28]
 8023cd8:	6963      	ldr	r3, [r4, #20]
 8023cda:	9a04      	ldr	r2, [sp, #16]
 8023cdc:	189b      	adds	r3, r3, r2
 8023cde:	6163      	str	r3, [r4, #20]
 8023ce0:	e762      	b.n	8023ba8 <_vfiprintf_r+0x70>
 8023ce2:	4343      	muls	r3, r0
 8023ce4:	002e      	movs	r6, r5
 8023ce6:	2101      	movs	r1, #1
 8023ce8:	189b      	adds	r3, r3, r2
 8023cea:	e7a4      	b.n	8023c36 <_vfiprintf_r+0xfe>
 8023cec:	2300      	movs	r3, #0
 8023cee:	200a      	movs	r0, #10
 8023cf0:	0019      	movs	r1, r3
 8023cf2:	3601      	adds	r6, #1
 8023cf4:	6063      	str	r3, [r4, #4]
 8023cf6:	7832      	ldrb	r2, [r6, #0]
 8023cf8:	1c75      	adds	r5, r6, #1
 8023cfa:	3a30      	subs	r2, #48	@ 0x30
 8023cfc:	2a09      	cmp	r2, #9
 8023cfe:	d903      	bls.n	8023d08 <_vfiprintf_r+0x1d0>
 8023d00:	2b00      	cmp	r3, #0
 8023d02:	d0c8      	beq.n	8023c96 <_vfiprintf_r+0x15e>
 8023d04:	9109      	str	r1, [sp, #36]	@ 0x24
 8023d06:	e7c6      	b.n	8023c96 <_vfiprintf_r+0x15e>
 8023d08:	4341      	muls	r1, r0
 8023d0a:	002e      	movs	r6, r5
 8023d0c:	2301      	movs	r3, #1
 8023d0e:	1889      	adds	r1, r1, r2
 8023d10:	e7f1      	b.n	8023cf6 <_vfiprintf_r+0x1be>
 8023d12:	aa07      	add	r2, sp, #28
 8023d14:	9200      	str	r2, [sp, #0]
 8023d16:	0021      	movs	r1, r4
 8023d18:	003a      	movs	r2, r7
 8023d1a:	4b14      	ldr	r3, [pc, #80]	@ (8023d6c <_vfiprintf_r+0x234>)
 8023d1c:	9803      	ldr	r0, [sp, #12]
 8023d1e:	f7fc f851 	bl	801fdc4 <_printf_float>
 8023d22:	9004      	str	r0, [sp, #16]
 8023d24:	9b04      	ldr	r3, [sp, #16]
 8023d26:	3301      	adds	r3, #1
 8023d28:	d1d6      	bne.n	8023cd8 <_vfiprintf_r+0x1a0>
 8023d2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8023d2c:	07db      	lsls	r3, r3, #31
 8023d2e:	d405      	bmi.n	8023d3c <_vfiprintf_r+0x204>
 8023d30:	89bb      	ldrh	r3, [r7, #12]
 8023d32:	059b      	lsls	r3, r3, #22
 8023d34:	d402      	bmi.n	8023d3c <_vfiprintf_r+0x204>
 8023d36:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8023d38:	f7fd f8b4 	bl	8020ea4 <__retarget_lock_release_recursive>
 8023d3c:	89bb      	ldrh	r3, [r7, #12]
 8023d3e:	065b      	lsls	r3, r3, #25
 8023d40:	d500      	bpl.n	8023d44 <_vfiprintf_r+0x20c>
 8023d42:	e71e      	b.n	8023b82 <_vfiprintf_r+0x4a>
 8023d44:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8023d46:	e71e      	b.n	8023b86 <_vfiprintf_r+0x4e>
 8023d48:	aa07      	add	r2, sp, #28
 8023d4a:	9200      	str	r2, [sp, #0]
 8023d4c:	0021      	movs	r1, r4
 8023d4e:	003a      	movs	r2, r7
 8023d50:	4b06      	ldr	r3, [pc, #24]	@ (8023d6c <_vfiprintf_r+0x234>)
 8023d52:	9803      	ldr	r0, [sp, #12]
 8023d54:	f7fc fae4 	bl	8020320 <_printf_i>
 8023d58:	e7e3      	b.n	8023d22 <_vfiprintf_r+0x1ea>
 8023d5a:	46c0      	nop			@ (mov r8, r8)
 8023d5c:	08026fb0 	.word	0x08026fb0
 8023d60:	08026fb6 	.word	0x08026fb6
 8023d64:	08026fba 	.word	0x08026fba
 8023d68:	0801fdc5 	.word	0x0801fdc5
 8023d6c:	08023b13 	.word	0x08023b13

08023d70 <_scanf_chars>:
 8023d70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8023d72:	0015      	movs	r5, r2
 8023d74:	688a      	ldr	r2, [r1, #8]
 8023d76:	000c      	movs	r4, r1
 8023d78:	9001      	str	r0, [sp, #4]
 8023d7a:	2a00      	cmp	r2, #0
 8023d7c:	d104      	bne.n	8023d88 <_scanf_chars+0x18>
 8023d7e:	698a      	ldr	r2, [r1, #24]
 8023d80:	2a00      	cmp	r2, #0
 8023d82:	d117      	bne.n	8023db4 <_scanf_chars+0x44>
 8023d84:	3201      	adds	r2, #1
 8023d86:	60a2      	str	r2, [r4, #8]
 8023d88:	6822      	ldr	r2, [r4, #0]
 8023d8a:	06d2      	lsls	r2, r2, #27
 8023d8c:	d403      	bmi.n	8023d96 <_scanf_chars+0x26>
 8023d8e:	681a      	ldr	r2, [r3, #0]
 8023d90:	1d11      	adds	r1, r2, #4
 8023d92:	6019      	str	r1, [r3, #0]
 8023d94:	6817      	ldr	r7, [r2, #0]
 8023d96:	2600      	movs	r6, #0
 8023d98:	69a0      	ldr	r0, [r4, #24]
 8023d9a:	2800      	cmp	r0, #0
 8023d9c:	d016      	beq.n	8023dcc <_scanf_chars+0x5c>
 8023d9e:	2801      	cmp	r0, #1
 8023da0:	d10b      	bne.n	8023dba <_scanf_chars+0x4a>
 8023da2:	682b      	ldr	r3, [r5, #0]
 8023da4:	6962      	ldr	r2, [r4, #20]
 8023da6:	781b      	ldrb	r3, [r3, #0]
 8023da8:	5cd3      	ldrb	r3, [r2, r3]
 8023daa:	2b00      	cmp	r3, #0
 8023dac:	d10e      	bne.n	8023dcc <_scanf_chars+0x5c>
 8023dae:	2e00      	cmp	r6, #0
 8023db0:	d03b      	beq.n	8023e2a <_scanf_chars+0xba>
 8023db2:	e029      	b.n	8023e08 <_scanf_chars+0x98>
 8023db4:	2201      	movs	r2, #1
 8023db6:	4252      	negs	r2, r2
 8023db8:	e7e5      	b.n	8023d86 <_scanf_chars+0x16>
 8023dba:	2802      	cmp	r0, #2
 8023dbc:	d124      	bne.n	8023e08 <_scanf_chars+0x98>
 8023dbe:	682b      	ldr	r3, [r5, #0]
 8023dc0:	4a1a      	ldr	r2, [pc, #104]	@ (8023e2c <_scanf_chars+0xbc>)
 8023dc2:	781b      	ldrb	r3, [r3, #0]
 8023dc4:	5cd3      	ldrb	r3, [r2, r3]
 8023dc6:	2208      	movs	r2, #8
 8023dc8:	4213      	tst	r3, r2
 8023dca:	d11d      	bne.n	8023e08 <_scanf_chars+0x98>
 8023dcc:	2210      	movs	r2, #16
 8023dce:	6823      	ldr	r3, [r4, #0]
 8023dd0:	3601      	adds	r6, #1
 8023dd2:	4213      	tst	r3, r2
 8023dd4:	d103      	bne.n	8023dde <_scanf_chars+0x6e>
 8023dd6:	682b      	ldr	r3, [r5, #0]
 8023dd8:	781b      	ldrb	r3, [r3, #0]
 8023dda:	703b      	strb	r3, [r7, #0]
 8023ddc:	3701      	adds	r7, #1
 8023dde:	682a      	ldr	r2, [r5, #0]
 8023de0:	686b      	ldr	r3, [r5, #4]
 8023de2:	3201      	adds	r2, #1
 8023de4:	602a      	str	r2, [r5, #0]
 8023de6:	68a2      	ldr	r2, [r4, #8]
 8023de8:	3b01      	subs	r3, #1
 8023dea:	3a01      	subs	r2, #1
 8023dec:	606b      	str	r3, [r5, #4]
 8023dee:	60a2      	str	r2, [r4, #8]
 8023df0:	2a00      	cmp	r2, #0
 8023df2:	d009      	beq.n	8023e08 <_scanf_chars+0x98>
 8023df4:	2b00      	cmp	r3, #0
 8023df6:	dccf      	bgt.n	8023d98 <_scanf_chars+0x28>
 8023df8:	23c0      	movs	r3, #192	@ 0xc0
 8023dfa:	005b      	lsls	r3, r3, #1
 8023dfc:	0029      	movs	r1, r5
 8023dfe:	58e3      	ldr	r3, [r4, r3]
 8023e00:	9801      	ldr	r0, [sp, #4]
 8023e02:	4798      	blx	r3
 8023e04:	2800      	cmp	r0, #0
 8023e06:	d0c7      	beq.n	8023d98 <_scanf_chars+0x28>
 8023e08:	6822      	ldr	r2, [r4, #0]
 8023e0a:	2310      	movs	r3, #16
 8023e0c:	0011      	movs	r1, r2
 8023e0e:	4019      	ands	r1, r3
 8023e10:	421a      	tst	r2, r3
 8023e12:	d106      	bne.n	8023e22 <_scanf_chars+0xb2>
 8023e14:	68e3      	ldr	r3, [r4, #12]
 8023e16:	3301      	adds	r3, #1
 8023e18:	60e3      	str	r3, [r4, #12]
 8023e1a:	69a3      	ldr	r3, [r4, #24]
 8023e1c:	2b00      	cmp	r3, #0
 8023e1e:	d000      	beq.n	8023e22 <_scanf_chars+0xb2>
 8023e20:	7039      	strb	r1, [r7, #0]
 8023e22:	2000      	movs	r0, #0
 8023e24:	6923      	ldr	r3, [r4, #16]
 8023e26:	199b      	adds	r3, r3, r6
 8023e28:	6123      	str	r3, [r4, #16]
 8023e2a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8023e2c:	08026d91 	.word	0x08026d91

08023e30 <_scanf_i>:
 8023e30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023e32:	b08b      	sub	sp, #44	@ 0x2c
 8023e34:	9301      	str	r3, [sp, #4]
 8023e36:	4b78      	ldr	r3, [pc, #480]	@ (8024018 <_scanf_i+0x1e8>)
 8023e38:	0016      	movs	r6, r2
 8023e3a:	9004      	str	r0, [sp, #16]
 8023e3c:	aa07      	add	r2, sp, #28
 8023e3e:	cba1      	ldmia	r3!, {r0, r5, r7}
 8023e40:	c2a1      	stmia	r2!, {r0, r5, r7}
 8023e42:	4a76      	ldr	r2, [pc, #472]	@ (802401c <_scanf_i+0x1ec>)
 8023e44:	698b      	ldr	r3, [r1, #24]
 8023e46:	000c      	movs	r4, r1
 8023e48:	9205      	str	r2, [sp, #20]
 8023e4a:	2b03      	cmp	r3, #3
 8023e4c:	d101      	bne.n	8023e52 <_scanf_i+0x22>
 8023e4e:	4b74      	ldr	r3, [pc, #464]	@ (8024020 <_scanf_i+0x1f0>)
 8023e50:	9305      	str	r3, [sp, #20]
 8023e52:	22ae      	movs	r2, #174	@ 0xae
 8023e54:	2000      	movs	r0, #0
 8023e56:	68a3      	ldr	r3, [r4, #8]
 8023e58:	0052      	lsls	r2, r2, #1
 8023e5a:	1e59      	subs	r1, r3, #1
 8023e5c:	9003      	str	r0, [sp, #12]
 8023e5e:	4291      	cmp	r1, r2
 8023e60:	d905      	bls.n	8023e6e <_scanf_i+0x3e>
 8023e62:	3b5e      	subs	r3, #94	@ 0x5e
 8023e64:	3bff      	subs	r3, #255	@ 0xff
 8023e66:	9303      	str	r3, [sp, #12]
 8023e68:	235e      	movs	r3, #94	@ 0x5e
 8023e6a:	33ff      	adds	r3, #255	@ 0xff
 8023e6c:	60a3      	str	r3, [r4, #8]
 8023e6e:	0023      	movs	r3, r4
 8023e70:	331c      	adds	r3, #28
 8023e72:	9300      	str	r3, [sp, #0]
 8023e74:	23d0      	movs	r3, #208	@ 0xd0
 8023e76:	2700      	movs	r7, #0
 8023e78:	6822      	ldr	r2, [r4, #0]
 8023e7a:	011b      	lsls	r3, r3, #4
 8023e7c:	4313      	orrs	r3, r2
 8023e7e:	6023      	str	r3, [r4, #0]
 8023e80:	9b00      	ldr	r3, [sp, #0]
 8023e82:	9302      	str	r3, [sp, #8]
 8023e84:	6833      	ldr	r3, [r6, #0]
 8023e86:	a807      	add	r0, sp, #28
 8023e88:	7819      	ldrb	r1, [r3, #0]
 8023e8a:	00bb      	lsls	r3, r7, #2
 8023e8c:	2202      	movs	r2, #2
 8023e8e:	5818      	ldr	r0, [r3, r0]
 8023e90:	f7fd f809 	bl	8020ea6 <memchr>
 8023e94:	2800      	cmp	r0, #0
 8023e96:	d029      	beq.n	8023eec <_scanf_i+0xbc>
 8023e98:	2f01      	cmp	r7, #1
 8023e9a:	d15e      	bne.n	8023f5a <_scanf_i+0x12a>
 8023e9c:	6863      	ldr	r3, [r4, #4]
 8023e9e:	2b00      	cmp	r3, #0
 8023ea0:	d106      	bne.n	8023eb0 <_scanf_i+0x80>
 8023ea2:	3308      	adds	r3, #8
 8023ea4:	6822      	ldr	r2, [r4, #0]
 8023ea6:	6063      	str	r3, [r4, #4]
 8023ea8:	33f9      	adds	r3, #249	@ 0xf9
 8023eaa:	33ff      	adds	r3, #255	@ 0xff
 8023eac:	4313      	orrs	r3, r2
 8023eae:	6023      	str	r3, [r4, #0]
 8023eb0:	6823      	ldr	r3, [r4, #0]
 8023eb2:	4a5c      	ldr	r2, [pc, #368]	@ (8024024 <_scanf_i+0x1f4>)
 8023eb4:	4013      	ands	r3, r2
 8023eb6:	6023      	str	r3, [r4, #0]
 8023eb8:	68a3      	ldr	r3, [r4, #8]
 8023eba:	1e5a      	subs	r2, r3, #1
 8023ebc:	60a2      	str	r2, [r4, #8]
 8023ebe:	2b00      	cmp	r3, #0
 8023ec0:	d014      	beq.n	8023eec <_scanf_i+0xbc>
 8023ec2:	6833      	ldr	r3, [r6, #0]
 8023ec4:	1c5a      	adds	r2, r3, #1
 8023ec6:	6032      	str	r2, [r6, #0]
 8023ec8:	781b      	ldrb	r3, [r3, #0]
 8023eca:	9a02      	ldr	r2, [sp, #8]
 8023ecc:	7013      	strb	r3, [r2, #0]
 8023ece:	6873      	ldr	r3, [r6, #4]
 8023ed0:	1c55      	adds	r5, r2, #1
 8023ed2:	3b01      	subs	r3, #1
 8023ed4:	6073      	str	r3, [r6, #4]
 8023ed6:	2b00      	cmp	r3, #0
 8023ed8:	dc07      	bgt.n	8023eea <_scanf_i+0xba>
 8023eda:	23c0      	movs	r3, #192	@ 0xc0
 8023edc:	005b      	lsls	r3, r3, #1
 8023ede:	0031      	movs	r1, r6
 8023ee0:	58e3      	ldr	r3, [r4, r3]
 8023ee2:	9804      	ldr	r0, [sp, #16]
 8023ee4:	4798      	blx	r3
 8023ee6:	2800      	cmp	r0, #0
 8023ee8:	d17e      	bne.n	8023fe8 <_scanf_i+0x1b8>
 8023eea:	9502      	str	r5, [sp, #8]
 8023eec:	3701      	adds	r7, #1
 8023eee:	2f03      	cmp	r7, #3
 8023ef0:	d1c8      	bne.n	8023e84 <_scanf_i+0x54>
 8023ef2:	6863      	ldr	r3, [r4, #4]
 8023ef4:	2b00      	cmp	r3, #0
 8023ef6:	d101      	bne.n	8023efc <_scanf_i+0xcc>
 8023ef8:	330a      	adds	r3, #10
 8023efa:	6063      	str	r3, [r4, #4]
 8023efc:	2700      	movs	r7, #0
 8023efe:	6863      	ldr	r3, [r4, #4]
 8023f00:	4949      	ldr	r1, [pc, #292]	@ (8024028 <_scanf_i+0x1f8>)
 8023f02:	6960      	ldr	r0, [r4, #20]
 8023f04:	1ac9      	subs	r1, r1, r3
 8023f06:	f000 f944 	bl	8024192 <__sccl>
 8023f0a:	9d02      	ldr	r5, [sp, #8]
 8023f0c:	68a3      	ldr	r3, [r4, #8]
 8023f0e:	6820      	ldr	r0, [r4, #0]
 8023f10:	9302      	str	r3, [sp, #8]
 8023f12:	2b00      	cmp	r3, #0
 8023f14:	d03f      	beq.n	8023f96 <_scanf_i+0x166>
 8023f16:	6831      	ldr	r1, [r6, #0]
 8023f18:	6963      	ldr	r3, [r4, #20]
 8023f1a:	780a      	ldrb	r2, [r1, #0]
 8023f1c:	5c9b      	ldrb	r3, [r3, r2]
 8023f1e:	2b00      	cmp	r3, #0
 8023f20:	d039      	beq.n	8023f96 <_scanf_i+0x166>
 8023f22:	2a30      	cmp	r2, #48	@ 0x30
 8023f24:	d128      	bne.n	8023f78 <_scanf_i+0x148>
 8023f26:	2380      	movs	r3, #128	@ 0x80
 8023f28:	011b      	lsls	r3, r3, #4
 8023f2a:	4218      	tst	r0, r3
 8023f2c:	d024      	beq.n	8023f78 <_scanf_i+0x148>
 8023f2e:	9b03      	ldr	r3, [sp, #12]
 8023f30:	3701      	adds	r7, #1
 8023f32:	2b00      	cmp	r3, #0
 8023f34:	d005      	beq.n	8023f42 <_scanf_i+0x112>
 8023f36:	001a      	movs	r2, r3
 8023f38:	9b02      	ldr	r3, [sp, #8]
 8023f3a:	3a01      	subs	r2, #1
 8023f3c:	3301      	adds	r3, #1
 8023f3e:	9203      	str	r2, [sp, #12]
 8023f40:	60a3      	str	r3, [r4, #8]
 8023f42:	6873      	ldr	r3, [r6, #4]
 8023f44:	3b01      	subs	r3, #1
 8023f46:	6073      	str	r3, [r6, #4]
 8023f48:	2b00      	cmp	r3, #0
 8023f4a:	dd1c      	ble.n	8023f86 <_scanf_i+0x156>
 8023f4c:	6833      	ldr	r3, [r6, #0]
 8023f4e:	3301      	adds	r3, #1
 8023f50:	6033      	str	r3, [r6, #0]
 8023f52:	68a3      	ldr	r3, [r4, #8]
 8023f54:	3b01      	subs	r3, #1
 8023f56:	60a3      	str	r3, [r4, #8]
 8023f58:	e7d8      	b.n	8023f0c <_scanf_i+0xdc>
 8023f5a:	2f02      	cmp	r7, #2
 8023f5c:	d1ac      	bne.n	8023eb8 <_scanf_i+0x88>
 8023f5e:	23c0      	movs	r3, #192	@ 0xc0
 8023f60:	2180      	movs	r1, #128	@ 0x80
 8023f62:	6822      	ldr	r2, [r4, #0]
 8023f64:	00db      	lsls	r3, r3, #3
 8023f66:	4013      	ands	r3, r2
 8023f68:	0089      	lsls	r1, r1, #2
 8023f6a:	428b      	cmp	r3, r1
 8023f6c:	d1c1      	bne.n	8023ef2 <_scanf_i+0xc2>
 8023f6e:	2310      	movs	r3, #16
 8023f70:	6063      	str	r3, [r4, #4]
 8023f72:	33f0      	adds	r3, #240	@ 0xf0
 8023f74:	4313      	orrs	r3, r2
 8023f76:	e79e      	b.n	8023eb6 <_scanf_i+0x86>
 8023f78:	4b2c      	ldr	r3, [pc, #176]	@ (802402c <_scanf_i+0x1fc>)
 8023f7a:	4003      	ands	r3, r0
 8023f7c:	6023      	str	r3, [r4, #0]
 8023f7e:	780b      	ldrb	r3, [r1, #0]
 8023f80:	702b      	strb	r3, [r5, #0]
 8023f82:	3501      	adds	r5, #1
 8023f84:	e7dd      	b.n	8023f42 <_scanf_i+0x112>
 8023f86:	23c0      	movs	r3, #192	@ 0xc0
 8023f88:	005b      	lsls	r3, r3, #1
 8023f8a:	0031      	movs	r1, r6
 8023f8c:	58e3      	ldr	r3, [r4, r3]
 8023f8e:	9804      	ldr	r0, [sp, #16]
 8023f90:	4798      	blx	r3
 8023f92:	2800      	cmp	r0, #0
 8023f94:	d0dd      	beq.n	8023f52 <_scanf_i+0x122>
 8023f96:	6823      	ldr	r3, [r4, #0]
 8023f98:	05db      	lsls	r3, r3, #23
 8023f9a:	d50e      	bpl.n	8023fba <_scanf_i+0x18a>
 8023f9c:	9b00      	ldr	r3, [sp, #0]
 8023f9e:	429d      	cmp	r5, r3
 8023fa0:	d907      	bls.n	8023fb2 <_scanf_i+0x182>
 8023fa2:	23be      	movs	r3, #190	@ 0xbe
 8023fa4:	3d01      	subs	r5, #1
 8023fa6:	005b      	lsls	r3, r3, #1
 8023fa8:	0032      	movs	r2, r6
 8023faa:	7829      	ldrb	r1, [r5, #0]
 8023fac:	58e3      	ldr	r3, [r4, r3]
 8023fae:	9804      	ldr	r0, [sp, #16]
 8023fb0:	4798      	blx	r3
 8023fb2:	9b00      	ldr	r3, [sp, #0]
 8023fb4:	2001      	movs	r0, #1
 8023fb6:	429d      	cmp	r5, r3
 8023fb8:	d029      	beq.n	802400e <_scanf_i+0x1de>
 8023fba:	6821      	ldr	r1, [r4, #0]
 8023fbc:	2310      	movs	r3, #16
 8023fbe:	000a      	movs	r2, r1
 8023fc0:	401a      	ands	r2, r3
 8023fc2:	4219      	tst	r1, r3
 8023fc4:	d11c      	bne.n	8024000 <_scanf_i+0x1d0>
 8023fc6:	702a      	strb	r2, [r5, #0]
 8023fc8:	6863      	ldr	r3, [r4, #4]
 8023fca:	9900      	ldr	r1, [sp, #0]
 8023fcc:	9804      	ldr	r0, [sp, #16]
 8023fce:	9e05      	ldr	r6, [sp, #20]
 8023fd0:	47b0      	blx	r6
 8023fd2:	9b01      	ldr	r3, [sp, #4]
 8023fd4:	6822      	ldr	r2, [r4, #0]
 8023fd6:	681b      	ldr	r3, [r3, #0]
 8023fd8:	0691      	lsls	r1, r2, #26
 8023fda:	d507      	bpl.n	8023fec <_scanf_i+0x1bc>
 8023fdc:	9901      	ldr	r1, [sp, #4]
 8023fde:	1d1a      	adds	r2, r3, #4
 8023fe0:	600a      	str	r2, [r1, #0]
 8023fe2:	681b      	ldr	r3, [r3, #0]
 8023fe4:	6018      	str	r0, [r3, #0]
 8023fe6:	e008      	b.n	8023ffa <_scanf_i+0x1ca>
 8023fe8:	2700      	movs	r7, #0
 8023fea:	e7d4      	b.n	8023f96 <_scanf_i+0x166>
 8023fec:	1d19      	adds	r1, r3, #4
 8023fee:	07d6      	lsls	r6, r2, #31
 8023ff0:	d50f      	bpl.n	8024012 <_scanf_i+0x1e2>
 8023ff2:	9a01      	ldr	r2, [sp, #4]
 8023ff4:	6011      	str	r1, [r2, #0]
 8023ff6:	681b      	ldr	r3, [r3, #0]
 8023ff8:	8018      	strh	r0, [r3, #0]
 8023ffa:	68e3      	ldr	r3, [r4, #12]
 8023ffc:	3301      	adds	r3, #1
 8023ffe:	60e3      	str	r3, [r4, #12]
 8024000:	2000      	movs	r0, #0
 8024002:	9b00      	ldr	r3, [sp, #0]
 8024004:	1aed      	subs	r5, r5, r3
 8024006:	6923      	ldr	r3, [r4, #16]
 8024008:	19ed      	adds	r5, r5, r7
 802400a:	195b      	adds	r3, r3, r5
 802400c:	6123      	str	r3, [r4, #16]
 802400e:	b00b      	add	sp, #44	@ 0x2c
 8024010:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024012:	9a01      	ldr	r2, [sp, #4]
 8024014:	6011      	str	r1, [r2, #0]
 8024016:	e7e4      	b.n	8023fe2 <_scanf_i+0x1b2>
 8024018:	08026924 	.word	0x08026924
 802401c:	08024ce9 	.word	0x08024ce9
 8024020:	080234a5 	.word	0x080234a5
 8024024:	fffffaff 	.word	0xfffffaff
 8024028:	08026fd1 	.word	0x08026fd1
 802402c:	fffff6ff 	.word	0xfffff6ff

08024030 <__sflush_r>:
 8024030:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8024032:	220c      	movs	r2, #12
 8024034:	5e8b      	ldrsh	r3, [r1, r2]
 8024036:	0005      	movs	r5, r0
 8024038:	000c      	movs	r4, r1
 802403a:	071a      	lsls	r2, r3, #28
 802403c:	d456      	bmi.n	80240ec <__sflush_r+0xbc>
 802403e:	684a      	ldr	r2, [r1, #4]
 8024040:	2a00      	cmp	r2, #0
 8024042:	dc02      	bgt.n	802404a <__sflush_r+0x1a>
 8024044:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8024046:	2a00      	cmp	r2, #0
 8024048:	dd4e      	ble.n	80240e8 <__sflush_r+0xb8>
 802404a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 802404c:	2f00      	cmp	r7, #0
 802404e:	d04b      	beq.n	80240e8 <__sflush_r+0xb8>
 8024050:	2200      	movs	r2, #0
 8024052:	2080      	movs	r0, #128	@ 0x80
 8024054:	682e      	ldr	r6, [r5, #0]
 8024056:	602a      	str	r2, [r5, #0]
 8024058:	001a      	movs	r2, r3
 802405a:	0140      	lsls	r0, r0, #5
 802405c:	6a21      	ldr	r1, [r4, #32]
 802405e:	4002      	ands	r2, r0
 8024060:	4203      	tst	r3, r0
 8024062:	d033      	beq.n	80240cc <__sflush_r+0x9c>
 8024064:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8024066:	89a3      	ldrh	r3, [r4, #12]
 8024068:	075b      	lsls	r3, r3, #29
 802406a:	d506      	bpl.n	802407a <__sflush_r+0x4a>
 802406c:	6863      	ldr	r3, [r4, #4]
 802406e:	1ad2      	subs	r2, r2, r3
 8024070:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8024072:	2b00      	cmp	r3, #0
 8024074:	d001      	beq.n	802407a <__sflush_r+0x4a>
 8024076:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8024078:	1ad2      	subs	r2, r2, r3
 802407a:	2300      	movs	r3, #0
 802407c:	0028      	movs	r0, r5
 802407e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8024080:	6a21      	ldr	r1, [r4, #32]
 8024082:	47b8      	blx	r7
 8024084:	89a2      	ldrh	r2, [r4, #12]
 8024086:	1c43      	adds	r3, r0, #1
 8024088:	d106      	bne.n	8024098 <__sflush_r+0x68>
 802408a:	6829      	ldr	r1, [r5, #0]
 802408c:	291d      	cmp	r1, #29
 802408e:	d846      	bhi.n	802411e <__sflush_r+0xee>
 8024090:	4b29      	ldr	r3, [pc, #164]	@ (8024138 <__sflush_r+0x108>)
 8024092:	40cb      	lsrs	r3, r1
 8024094:	07db      	lsls	r3, r3, #31
 8024096:	d542      	bpl.n	802411e <__sflush_r+0xee>
 8024098:	2300      	movs	r3, #0
 802409a:	6063      	str	r3, [r4, #4]
 802409c:	6923      	ldr	r3, [r4, #16]
 802409e:	6023      	str	r3, [r4, #0]
 80240a0:	04d2      	lsls	r2, r2, #19
 80240a2:	d505      	bpl.n	80240b0 <__sflush_r+0x80>
 80240a4:	1c43      	adds	r3, r0, #1
 80240a6:	d102      	bne.n	80240ae <__sflush_r+0x7e>
 80240a8:	682b      	ldr	r3, [r5, #0]
 80240aa:	2b00      	cmp	r3, #0
 80240ac:	d100      	bne.n	80240b0 <__sflush_r+0x80>
 80240ae:	6560      	str	r0, [r4, #84]	@ 0x54
 80240b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80240b2:	602e      	str	r6, [r5, #0]
 80240b4:	2900      	cmp	r1, #0
 80240b6:	d017      	beq.n	80240e8 <__sflush_r+0xb8>
 80240b8:	0023      	movs	r3, r4
 80240ba:	3344      	adds	r3, #68	@ 0x44
 80240bc:	4299      	cmp	r1, r3
 80240be:	d002      	beq.n	80240c6 <__sflush_r+0x96>
 80240c0:	0028      	movs	r0, r5
 80240c2:	f7fd fd7f 	bl	8021bc4 <_free_r>
 80240c6:	2300      	movs	r3, #0
 80240c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80240ca:	e00d      	b.n	80240e8 <__sflush_r+0xb8>
 80240cc:	2301      	movs	r3, #1
 80240ce:	0028      	movs	r0, r5
 80240d0:	47b8      	blx	r7
 80240d2:	0002      	movs	r2, r0
 80240d4:	1c43      	adds	r3, r0, #1
 80240d6:	d1c6      	bne.n	8024066 <__sflush_r+0x36>
 80240d8:	682b      	ldr	r3, [r5, #0]
 80240da:	2b00      	cmp	r3, #0
 80240dc:	d0c3      	beq.n	8024066 <__sflush_r+0x36>
 80240de:	2b1d      	cmp	r3, #29
 80240e0:	d001      	beq.n	80240e6 <__sflush_r+0xb6>
 80240e2:	2b16      	cmp	r3, #22
 80240e4:	d11a      	bne.n	802411c <__sflush_r+0xec>
 80240e6:	602e      	str	r6, [r5, #0]
 80240e8:	2000      	movs	r0, #0
 80240ea:	e01e      	b.n	802412a <__sflush_r+0xfa>
 80240ec:	690e      	ldr	r6, [r1, #16]
 80240ee:	2e00      	cmp	r6, #0
 80240f0:	d0fa      	beq.n	80240e8 <__sflush_r+0xb8>
 80240f2:	680f      	ldr	r7, [r1, #0]
 80240f4:	600e      	str	r6, [r1, #0]
 80240f6:	1bba      	subs	r2, r7, r6
 80240f8:	9201      	str	r2, [sp, #4]
 80240fa:	2200      	movs	r2, #0
 80240fc:	079b      	lsls	r3, r3, #30
 80240fe:	d100      	bne.n	8024102 <__sflush_r+0xd2>
 8024100:	694a      	ldr	r2, [r1, #20]
 8024102:	60a2      	str	r2, [r4, #8]
 8024104:	9b01      	ldr	r3, [sp, #4]
 8024106:	2b00      	cmp	r3, #0
 8024108:	ddee      	ble.n	80240e8 <__sflush_r+0xb8>
 802410a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 802410c:	0032      	movs	r2, r6
 802410e:	001f      	movs	r7, r3
 8024110:	0028      	movs	r0, r5
 8024112:	9b01      	ldr	r3, [sp, #4]
 8024114:	6a21      	ldr	r1, [r4, #32]
 8024116:	47b8      	blx	r7
 8024118:	2800      	cmp	r0, #0
 802411a:	dc07      	bgt.n	802412c <__sflush_r+0xfc>
 802411c:	89a2      	ldrh	r2, [r4, #12]
 802411e:	2340      	movs	r3, #64	@ 0x40
 8024120:	2001      	movs	r0, #1
 8024122:	4313      	orrs	r3, r2
 8024124:	b21b      	sxth	r3, r3
 8024126:	81a3      	strh	r3, [r4, #12]
 8024128:	4240      	negs	r0, r0
 802412a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 802412c:	9b01      	ldr	r3, [sp, #4]
 802412e:	1836      	adds	r6, r6, r0
 8024130:	1a1b      	subs	r3, r3, r0
 8024132:	9301      	str	r3, [sp, #4]
 8024134:	e7e6      	b.n	8024104 <__sflush_r+0xd4>
 8024136:	46c0      	nop			@ (mov r8, r8)
 8024138:	20400001 	.word	0x20400001

0802413c <_fflush_r>:
 802413c:	690b      	ldr	r3, [r1, #16]
 802413e:	b570      	push	{r4, r5, r6, lr}
 8024140:	0005      	movs	r5, r0
 8024142:	000c      	movs	r4, r1
 8024144:	2b00      	cmp	r3, #0
 8024146:	d102      	bne.n	802414e <_fflush_r+0x12>
 8024148:	2500      	movs	r5, #0
 802414a:	0028      	movs	r0, r5
 802414c:	bd70      	pop	{r4, r5, r6, pc}
 802414e:	2800      	cmp	r0, #0
 8024150:	d004      	beq.n	802415c <_fflush_r+0x20>
 8024152:	6a03      	ldr	r3, [r0, #32]
 8024154:	2b00      	cmp	r3, #0
 8024156:	d101      	bne.n	802415c <_fflush_r+0x20>
 8024158:	f7fc fc8a 	bl	8020a70 <__sinit>
 802415c:	220c      	movs	r2, #12
 802415e:	5ea3      	ldrsh	r3, [r4, r2]
 8024160:	2b00      	cmp	r3, #0
 8024162:	d0f1      	beq.n	8024148 <_fflush_r+0xc>
 8024164:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8024166:	07d2      	lsls	r2, r2, #31
 8024168:	d404      	bmi.n	8024174 <_fflush_r+0x38>
 802416a:	059b      	lsls	r3, r3, #22
 802416c:	d402      	bmi.n	8024174 <_fflush_r+0x38>
 802416e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8024170:	f7fc fe97 	bl	8020ea2 <__retarget_lock_acquire_recursive>
 8024174:	0028      	movs	r0, r5
 8024176:	0021      	movs	r1, r4
 8024178:	f7ff ff5a 	bl	8024030 <__sflush_r>
 802417c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802417e:	0005      	movs	r5, r0
 8024180:	07db      	lsls	r3, r3, #31
 8024182:	d4e2      	bmi.n	802414a <_fflush_r+0xe>
 8024184:	89a3      	ldrh	r3, [r4, #12]
 8024186:	059b      	lsls	r3, r3, #22
 8024188:	d4df      	bmi.n	802414a <_fflush_r+0xe>
 802418a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802418c:	f7fc fe8a 	bl	8020ea4 <__retarget_lock_release_recursive>
 8024190:	e7db      	b.n	802414a <_fflush_r+0xe>

08024192 <__sccl>:
 8024192:	b570      	push	{r4, r5, r6, lr}
 8024194:	780b      	ldrb	r3, [r1, #0]
 8024196:	0004      	movs	r4, r0
 8024198:	2b5e      	cmp	r3, #94	@ 0x5e
 802419a:	d019      	beq.n	80241d0 <__sccl+0x3e>
 802419c:	1c4d      	adds	r5, r1, #1
 802419e:	2100      	movs	r1, #0
 80241a0:	0022      	movs	r2, r4
 80241a2:	1c60      	adds	r0, r4, #1
 80241a4:	30ff      	adds	r0, #255	@ 0xff
 80241a6:	7011      	strb	r1, [r2, #0]
 80241a8:	3201      	adds	r2, #1
 80241aa:	4282      	cmp	r2, r0
 80241ac:	d1fb      	bne.n	80241a6 <__sccl+0x14>
 80241ae:	1e68      	subs	r0, r5, #1
 80241b0:	2b00      	cmp	r3, #0
 80241b2:	d026      	beq.n	8024202 <__sccl+0x70>
 80241b4:	2601      	movs	r6, #1
 80241b6:	404e      	eors	r6, r1
 80241b8:	0028      	movs	r0, r5
 80241ba:	54e6      	strb	r6, [r4, r3]
 80241bc:	7801      	ldrb	r1, [r0, #0]
 80241be:	1c45      	adds	r5, r0, #1
 80241c0:	292d      	cmp	r1, #45	@ 0x2d
 80241c2:	d009      	beq.n	80241d8 <__sccl+0x46>
 80241c4:	295d      	cmp	r1, #93	@ 0x5d
 80241c6:	d01b      	beq.n	8024200 <__sccl+0x6e>
 80241c8:	2900      	cmp	r1, #0
 80241ca:	d01a      	beq.n	8024202 <__sccl+0x70>
 80241cc:	000b      	movs	r3, r1
 80241ce:	e7f3      	b.n	80241b8 <__sccl+0x26>
 80241d0:	784b      	ldrb	r3, [r1, #1]
 80241d2:	1c8d      	adds	r5, r1, #2
 80241d4:	2101      	movs	r1, #1
 80241d6:	e7e3      	b.n	80241a0 <__sccl+0xe>
 80241d8:	7842      	ldrb	r2, [r0, #1]
 80241da:	2a5d      	cmp	r2, #93	@ 0x5d
 80241dc:	d0f6      	beq.n	80241cc <__sccl+0x3a>
 80241de:	4293      	cmp	r3, r2
 80241e0:	dcf4      	bgt.n	80241cc <__sccl+0x3a>
 80241e2:	0019      	movs	r1, r3
 80241e4:	3002      	adds	r0, #2
 80241e6:	3101      	adds	r1, #1
 80241e8:	5466      	strb	r6, [r4, r1]
 80241ea:	428a      	cmp	r2, r1
 80241ec:	dcfb      	bgt.n	80241e6 <__sccl+0x54>
 80241ee:	1c59      	adds	r1, r3, #1
 80241f0:	4293      	cmp	r3, r2
 80241f2:	db02      	blt.n	80241fa <__sccl+0x68>
 80241f4:	2200      	movs	r2, #0
 80241f6:	188b      	adds	r3, r1, r2
 80241f8:	e7e0      	b.n	80241bc <__sccl+0x2a>
 80241fa:	1ad2      	subs	r2, r2, r3
 80241fc:	3a01      	subs	r2, #1
 80241fe:	e7fa      	b.n	80241f6 <__sccl+0x64>
 8024200:	0028      	movs	r0, r5
 8024202:	bd70      	pop	{r4, r5, r6, pc}

08024204 <__submore>:
 8024204:	000b      	movs	r3, r1
 8024206:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8024208:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 802420a:	3344      	adds	r3, #68	@ 0x44
 802420c:	000c      	movs	r4, r1
 802420e:	429d      	cmp	r5, r3
 8024210:	d11c      	bne.n	802424c <__submore+0x48>
 8024212:	2680      	movs	r6, #128	@ 0x80
 8024214:	00f6      	lsls	r6, r6, #3
 8024216:	0031      	movs	r1, r6
 8024218:	f7fd fd4a 	bl	8021cb0 <_malloc_r>
 802421c:	2800      	cmp	r0, #0
 802421e:	d102      	bne.n	8024226 <__submore+0x22>
 8024220:	2001      	movs	r0, #1
 8024222:	4240      	negs	r0, r0
 8024224:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8024226:	0023      	movs	r3, r4
 8024228:	6360      	str	r0, [r4, #52]	@ 0x34
 802422a:	63a6      	str	r6, [r4, #56]	@ 0x38
 802422c:	3346      	adds	r3, #70	@ 0x46
 802422e:	781a      	ldrb	r2, [r3, #0]
 8024230:	4b10      	ldr	r3, [pc, #64]	@ (8024274 <__submore+0x70>)
 8024232:	54c2      	strb	r2, [r0, r3]
 8024234:	0023      	movs	r3, r4
 8024236:	3345      	adds	r3, #69	@ 0x45
 8024238:	781a      	ldrb	r2, [r3, #0]
 802423a:	4b0f      	ldr	r3, [pc, #60]	@ (8024278 <__submore+0x74>)
 802423c:	54c2      	strb	r2, [r0, r3]
 802423e:	782a      	ldrb	r2, [r5, #0]
 8024240:	4b0e      	ldr	r3, [pc, #56]	@ (802427c <__submore+0x78>)
 8024242:	54c2      	strb	r2, [r0, r3]
 8024244:	18c0      	adds	r0, r0, r3
 8024246:	6020      	str	r0, [r4, #0]
 8024248:	2000      	movs	r0, #0
 802424a:	e7eb      	b.n	8024224 <__submore+0x20>
 802424c:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 802424e:	0029      	movs	r1, r5
 8024250:	0073      	lsls	r3, r6, #1
 8024252:	001a      	movs	r2, r3
 8024254:	9301      	str	r3, [sp, #4]
 8024256:	f000 fc95 	bl	8024b84 <_realloc_r>
 802425a:	1e05      	subs	r5, r0, #0
 802425c:	d0e0      	beq.n	8024220 <__submore+0x1c>
 802425e:	1987      	adds	r7, r0, r6
 8024260:	0001      	movs	r1, r0
 8024262:	0032      	movs	r2, r6
 8024264:	0038      	movs	r0, r7
 8024266:	f7fc fe29 	bl	8020ebc <memcpy>
 802426a:	9b01      	ldr	r3, [sp, #4]
 802426c:	6027      	str	r7, [r4, #0]
 802426e:	6365      	str	r5, [r4, #52]	@ 0x34
 8024270:	63a3      	str	r3, [r4, #56]	@ 0x38
 8024272:	e7e9      	b.n	8024248 <__submore+0x44>
 8024274:	000003ff 	.word	0x000003ff
 8024278:	000003fe 	.word	0x000003fe
 802427c:	000003fd 	.word	0x000003fd

08024280 <__swbuf_r>:
 8024280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024282:	0006      	movs	r6, r0
 8024284:	000d      	movs	r5, r1
 8024286:	0014      	movs	r4, r2
 8024288:	2800      	cmp	r0, #0
 802428a:	d004      	beq.n	8024296 <__swbuf_r+0x16>
 802428c:	6a03      	ldr	r3, [r0, #32]
 802428e:	2b00      	cmp	r3, #0
 8024290:	d101      	bne.n	8024296 <__swbuf_r+0x16>
 8024292:	f7fc fbed 	bl	8020a70 <__sinit>
 8024296:	69a3      	ldr	r3, [r4, #24]
 8024298:	60a3      	str	r3, [r4, #8]
 802429a:	89a3      	ldrh	r3, [r4, #12]
 802429c:	071b      	lsls	r3, r3, #28
 802429e:	d502      	bpl.n	80242a6 <__swbuf_r+0x26>
 80242a0:	6923      	ldr	r3, [r4, #16]
 80242a2:	2b00      	cmp	r3, #0
 80242a4:	d109      	bne.n	80242ba <__swbuf_r+0x3a>
 80242a6:	0021      	movs	r1, r4
 80242a8:	0030      	movs	r0, r6
 80242aa:	f000 f82b 	bl	8024304 <__swsetup_r>
 80242ae:	2800      	cmp	r0, #0
 80242b0:	d003      	beq.n	80242ba <__swbuf_r+0x3a>
 80242b2:	2501      	movs	r5, #1
 80242b4:	426d      	negs	r5, r5
 80242b6:	0028      	movs	r0, r5
 80242b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80242ba:	6923      	ldr	r3, [r4, #16]
 80242bc:	6820      	ldr	r0, [r4, #0]
 80242be:	b2ef      	uxtb	r7, r5
 80242c0:	1ac0      	subs	r0, r0, r3
 80242c2:	6963      	ldr	r3, [r4, #20]
 80242c4:	b2ed      	uxtb	r5, r5
 80242c6:	4283      	cmp	r3, r0
 80242c8:	dc05      	bgt.n	80242d6 <__swbuf_r+0x56>
 80242ca:	0021      	movs	r1, r4
 80242cc:	0030      	movs	r0, r6
 80242ce:	f7ff ff35 	bl	802413c <_fflush_r>
 80242d2:	2800      	cmp	r0, #0
 80242d4:	d1ed      	bne.n	80242b2 <__swbuf_r+0x32>
 80242d6:	68a3      	ldr	r3, [r4, #8]
 80242d8:	3001      	adds	r0, #1
 80242da:	3b01      	subs	r3, #1
 80242dc:	60a3      	str	r3, [r4, #8]
 80242de:	6823      	ldr	r3, [r4, #0]
 80242e0:	1c5a      	adds	r2, r3, #1
 80242e2:	6022      	str	r2, [r4, #0]
 80242e4:	701f      	strb	r7, [r3, #0]
 80242e6:	6963      	ldr	r3, [r4, #20]
 80242e8:	4283      	cmp	r3, r0
 80242ea:	d004      	beq.n	80242f6 <__swbuf_r+0x76>
 80242ec:	89a3      	ldrh	r3, [r4, #12]
 80242ee:	07db      	lsls	r3, r3, #31
 80242f0:	d5e1      	bpl.n	80242b6 <__swbuf_r+0x36>
 80242f2:	2d0a      	cmp	r5, #10
 80242f4:	d1df      	bne.n	80242b6 <__swbuf_r+0x36>
 80242f6:	0021      	movs	r1, r4
 80242f8:	0030      	movs	r0, r6
 80242fa:	f7ff ff1f 	bl	802413c <_fflush_r>
 80242fe:	2800      	cmp	r0, #0
 8024300:	d0d9      	beq.n	80242b6 <__swbuf_r+0x36>
 8024302:	e7d6      	b.n	80242b2 <__swbuf_r+0x32>

08024304 <__swsetup_r>:
 8024304:	4b2d      	ldr	r3, [pc, #180]	@ (80243bc <__swsetup_r+0xb8>)
 8024306:	b570      	push	{r4, r5, r6, lr}
 8024308:	0005      	movs	r5, r0
 802430a:	6818      	ldr	r0, [r3, #0]
 802430c:	000c      	movs	r4, r1
 802430e:	2800      	cmp	r0, #0
 8024310:	d004      	beq.n	802431c <__swsetup_r+0x18>
 8024312:	6a03      	ldr	r3, [r0, #32]
 8024314:	2b00      	cmp	r3, #0
 8024316:	d101      	bne.n	802431c <__swsetup_r+0x18>
 8024318:	f7fc fbaa 	bl	8020a70 <__sinit>
 802431c:	220c      	movs	r2, #12
 802431e:	5ea3      	ldrsh	r3, [r4, r2]
 8024320:	071a      	lsls	r2, r3, #28
 8024322:	d423      	bmi.n	802436c <__swsetup_r+0x68>
 8024324:	06da      	lsls	r2, r3, #27
 8024326:	d407      	bmi.n	8024338 <__swsetup_r+0x34>
 8024328:	2209      	movs	r2, #9
 802432a:	602a      	str	r2, [r5, #0]
 802432c:	2240      	movs	r2, #64	@ 0x40
 802432e:	2001      	movs	r0, #1
 8024330:	4313      	orrs	r3, r2
 8024332:	81a3      	strh	r3, [r4, #12]
 8024334:	4240      	negs	r0, r0
 8024336:	e03a      	b.n	80243ae <__swsetup_r+0xaa>
 8024338:	075b      	lsls	r3, r3, #29
 802433a:	d513      	bpl.n	8024364 <__swsetup_r+0x60>
 802433c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802433e:	2900      	cmp	r1, #0
 8024340:	d008      	beq.n	8024354 <__swsetup_r+0x50>
 8024342:	0023      	movs	r3, r4
 8024344:	3344      	adds	r3, #68	@ 0x44
 8024346:	4299      	cmp	r1, r3
 8024348:	d002      	beq.n	8024350 <__swsetup_r+0x4c>
 802434a:	0028      	movs	r0, r5
 802434c:	f7fd fc3a 	bl	8021bc4 <_free_r>
 8024350:	2300      	movs	r3, #0
 8024352:	6363      	str	r3, [r4, #52]	@ 0x34
 8024354:	2224      	movs	r2, #36	@ 0x24
 8024356:	89a3      	ldrh	r3, [r4, #12]
 8024358:	4393      	bics	r3, r2
 802435a:	81a3      	strh	r3, [r4, #12]
 802435c:	2300      	movs	r3, #0
 802435e:	6063      	str	r3, [r4, #4]
 8024360:	6923      	ldr	r3, [r4, #16]
 8024362:	6023      	str	r3, [r4, #0]
 8024364:	2308      	movs	r3, #8
 8024366:	89a2      	ldrh	r2, [r4, #12]
 8024368:	4313      	orrs	r3, r2
 802436a:	81a3      	strh	r3, [r4, #12]
 802436c:	6923      	ldr	r3, [r4, #16]
 802436e:	2b00      	cmp	r3, #0
 8024370:	d10b      	bne.n	802438a <__swsetup_r+0x86>
 8024372:	21a0      	movs	r1, #160	@ 0xa0
 8024374:	2280      	movs	r2, #128	@ 0x80
 8024376:	89a3      	ldrh	r3, [r4, #12]
 8024378:	0089      	lsls	r1, r1, #2
 802437a:	0092      	lsls	r2, r2, #2
 802437c:	400b      	ands	r3, r1
 802437e:	4293      	cmp	r3, r2
 8024380:	d003      	beq.n	802438a <__swsetup_r+0x86>
 8024382:	0021      	movs	r1, r4
 8024384:	0028      	movs	r0, r5
 8024386:	f000 fcfb 	bl	8024d80 <__smakebuf_r>
 802438a:	220c      	movs	r2, #12
 802438c:	5ea3      	ldrsh	r3, [r4, r2]
 802438e:	2101      	movs	r1, #1
 8024390:	001a      	movs	r2, r3
 8024392:	400a      	ands	r2, r1
 8024394:	420b      	tst	r3, r1
 8024396:	d00b      	beq.n	80243b0 <__swsetup_r+0xac>
 8024398:	2200      	movs	r2, #0
 802439a:	60a2      	str	r2, [r4, #8]
 802439c:	6962      	ldr	r2, [r4, #20]
 802439e:	4252      	negs	r2, r2
 80243a0:	61a2      	str	r2, [r4, #24]
 80243a2:	2000      	movs	r0, #0
 80243a4:	6922      	ldr	r2, [r4, #16]
 80243a6:	4282      	cmp	r2, r0
 80243a8:	d101      	bne.n	80243ae <__swsetup_r+0xaa>
 80243aa:	061a      	lsls	r2, r3, #24
 80243ac:	d4be      	bmi.n	802432c <__swsetup_r+0x28>
 80243ae:	bd70      	pop	{r4, r5, r6, pc}
 80243b0:	0799      	lsls	r1, r3, #30
 80243b2:	d400      	bmi.n	80243b6 <__swsetup_r+0xb2>
 80243b4:	6962      	ldr	r2, [r4, #20]
 80243b6:	60a2      	str	r2, [r4, #8]
 80243b8:	e7f3      	b.n	80243a2 <__swsetup_r+0x9e>
 80243ba:	46c0      	nop			@ (mov r8, r8)
 80243bc:	20000090 	.word	0x20000090

080243c0 <memmove>:
 80243c0:	b510      	push	{r4, lr}
 80243c2:	4288      	cmp	r0, r1
 80243c4:	d902      	bls.n	80243cc <memmove+0xc>
 80243c6:	188b      	adds	r3, r1, r2
 80243c8:	4298      	cmp	r0, r3
 80243ca:	d308      	bcc.n	80243de <memmove+0x1e>
 80243cc:	2300      	movs	r3, #0
 80243ce:	429a      	cmp	r2, r3
 80243d0:	d007      	beq.n	80243e2 <memmove+0x22>
 80243d2:	5ccc      	ldrb	r4, [r1, r3]
 80243d4:	54c4      	strb	r4, [r0, r3]
 80243d6:	3301      	adds	r3, #1
 80243d8:	e7f9      	b.n	80243ce <memmove+0xe>
 80243da:	5c8b      	ldrb	r3, [r1, r2]
 80243dc:	5483      	strb	r3, [r0, r2]
 80243de:	3a01      	subs	r2, #1
 80243e0:	d2fb      	bcs.n	80243da <memmove+0x1a>
 80243e2:	bd10      	pop	{r4, pc}

080243e4 <_sbrk_r>:
 80243e4:	2300      	movs	r3, #0
 80243e6:	b570      	push	{r4, r5, r6, lr}
 80243e8:	4d06      	ldr	r5, [pc, #24]	@ (8024404 <_sbrk_r+0x20>)
 80243ea:	0004      	movs	r4, r0
 80243ec:	0008      	movs	r0, r1
 80243ee:	602b      	str	r3, [r5, #0]
 80243f0:	f7e0 fedc 	bl	80051ac <_sbrk>
 80243f4:	1c43      	adds	r3, r0, #1
 80243f6:	d103      	bne.n	8024400 <_sbrk_r+0x1c>
 80243f8:	682b      	ldr	r3, [r5, #0]
 80243fa:	2b00      	cmp	r3, #0
 80243fc:	d000      	beq.n	8024400 <_sbrk_r+0x1c>
 80243fe:	6023      	str	r3, [r4, #0]
 8024400:	bd70      	pop	{r4, r5, r6, pc}
 8024402:	46c0      	nop			@ (mov r8, r8)
 8024404:	20006984 	.word	0x20006984

08024408 <nan>:
 8024408:	2000      	movs	r0, #0
 802440a:	4901      	ldr	r1, [pc, #4]	@ (8024410 <nan+0x8>)
 802440c:	4770      	bx	lr
 802440e:	46c0      	nop			@ (mov r8, r8)
 8024410:	7ff80000 	.word	0x7ff80000

08024414 <__assert_func>:
 8024414:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8024416:	0014      	movs	r4, r2
 8024418:	001a      	movs	r2, r3
 802441a:	4b09      	ldr	r3, [pc, #36]	@ (8024440 <__assert_func+0x2c>)
 802441c:	0005      	movs	r5, r0
 802441e:	681b      	ldr	r3, [r3, #0]
 8024420:	000e      	movs	r6, r1
 8024422:	68d8      	ldr	r0, [r3, #12]
 8024424:	4b07      	ldr	r3, [pc, #28]	@ (8024444 <__assert_func+0x30>)
 8024426:	2c00      	cmp	r4, #0
 8024428:	d101      	bne.n	802442e <__assert_func+0x1a>
 802442a:	4b07      	ldr	r3, [pc, #28]	@ (8024448 <__assert_func+0x34>)
 802442c:	001c      	movs	r4, r3
 802442e:	4907      	ldr	r1, [pc, #28]	@ (802444c <__assert_func+0x38>)
 8024430:	9301      	str	r3, [sp, #4]
 8024432:	9402      	str	r4, [sp, #8]
 8024434:	002b      	movs	r3, r5
 8024436:	9600      	str	r6, [sp, #0]
 8024438:	f000 fc68 	bl	8024d0c <fiprintf>
 802443c:	f000 fd06 	bl	8024e4c <abort>
 8024440:	20000090 	.word	0x20000090
 8024444:	08026fe4 	.word	0x08026fe4
 8024448:	0802701f 	.word	0x0802701f
 802444c:	08026ff1 	.word	0x08026ff1

08024450 <_calloc_r>:
 8024450:	b570      	push	{r4, r5, r6, lr}
 8024452:	0c0b      	lsrs	r3, r1, #16
 8024454:	0c15      	lsrs	r5, r2, #16
 8024456:	2b00      	cmp	r3, #0
 8024458:	d11e      	bne.n	8024498 <_calloc_r+0x48>
 802445a:	2d00      	cmp	r5, #0
 802445c:	d10c      	bne.n	8024478 <_calloc_r+0x28>
 802445e:	b289      	uxth	r1, r1
 8024460:	b294      	uxth	r4, r2
 8024462:	434c      	muls	r4, r1
 8024464:	0021      	movs	r1, r4
 8024466:	f7fd fc23 	bl	8021cb0 <_malloc_r>
 802446a:	1e05      	subs	r5, r0, #0
 802446c:	d01b      	beq.n	80244a6 <_calloc_r+0x56>
 802446e:	0022      	movs	r2, r4
 8024470:	2100      	movs	r1, #0
 8024472:	f7fc fc4b 	bl	8020d0c <memset>
 8024476:	e016      	b.n	80244a6 <_calloc_r+0x56>
 8024478:	1c2b      	adds	r3, r5, #0
 802447a:	1c0c      	adds	r4, r1, #0
 802447c:	b289      	uxth	r1, r1
 802447e:	b292      	uxth	r2, r2
 8024480:	434a      	muls	r2, r1
 8024482:	b29b      	uxth	r3, r3
 8024484:	b2a1      	uxth	r1, r4
 8024486:	4359      	muls	r1, r3
 8024488:	0c14      	lsrs	r4, r2, #16
 802448a:	190c      	adds	r4, r1, r4
 802448c:	0c23      	lsrs	r3, r4, #16
 802448e:	d107      	bne.n	80244a0 <_calloc_r+0x50>
 8024490:	0424      	lsls	r4, r4, #16
 8024492:	b292      	uxth	r2, r2
 8024494:	4314      	orrs	r4, r2
 8024496:	e7e5      	b.n	8024464 <_calloc_r+0x14>
 8024498:	2d00      	cmp	r5, #0
 802449a:	d101      	bne.n	80244a0 <_calloc_r+0x50>
 802449c:	1c14      	adds	r4, r2, #0
 802449e:	e7ed      	b.n	802447c <_calloc_r+0x2c>
 80244a0:	230c      	movs	r3, #12
 80244a2:	2500      	movs	r5, #0
 80244a4:	6003      	str	r3, [r0, #0]
 80244a6:	0028      	movs	r0, r5
 80244a8:	bd70      	pop	{r4, r5, r6, pc}

080244aa <rshift>:
 80244aa:	0002      	movs	r2, r0
 80244ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80244ae:	6904      	ldr	r4, [r0, #16]
 80244b0:	b085      	sub	sp, #20
 80244b2:	3214      	adds	r2, #20
 80244b4:	114b      	asrs	r3, r1, #5
 80244b6:	0016      	movs	r6, r2
 80244b8:	9302      	str	r3, [sp, #8]
 80244ba:	429c      	cmp	r4, r3
 80244bc:	dd31      	ble.n	8024522 <rshift+0x78>
 80244be:	261f      	movs	r6, #31
 80244c0:	000f      	movs	r7, r1
 80244c2:	009b      	lsls	r3, r3, #2
 80244c4:	00a5      	lsls	r5, r4, #2
 80244c6:	18d3      	adds	r3, r2, r3
 80244c8:	4037      	ands	r7, r6
 80244ca:	1955      	adds	r5, r2, r5
 80244cc:	9300      	str	r3, [sp, #0]
 80244ce:	9701      	str	r7, [sp, #4]
 80244d0:	4231      	tst	r1, r6
 80244d2:	d10d      	bne.n	80244f0 <rshift+0x46>
 80244d4:	0016      	movs	r6, r2
 80244d6:	0019      	movs	r1, r3
 80244d8:	428d      	cmp	r5, r1
 80244da:	d836      	bhi.n	802454a <rshift+0xa0>
 80244dc:	9b00      	ldr	r3, [sp, #0]
 80244de:	2600      	movs	r6, #0
 80244e0:	3b03      	subs	r3, #3
 80244e2:	429d      	cmp	r5, r3
 80244e4:	d302      	bcc.n	80244ec <rshift+0x42>
 80244e6:	9b02      	ldr	r3, [sp, #8]
 80244e8:	1ae4      	subs	r4, r4, r3
 80244ea:	00a6      	lsls	r6, r4, #2
 80244ec:	1996      	adds	r6, r2, r6
 80244ee:	e018      	b.n	8024522 <rshift+0x78>
 80244f0:	2120      	movs	r1, #32
 80244f2:	9e01      	ldr	r6, [sp, #4]
 80244f4:	9f01      	ldr	r7, [sp, #4]
 80244f6:	1b89      	subs	r1, r1, r6
 80244f8:	9e00      	ldr	r6, [sp, #0]
 80244fa:	9103      	str	r1, [sp, #12]
 80244fc:	ce02      	ldmia	r6!, {r1}
 80244fe:	4694      	mov	ip, r2
 8024500:	40f9      	lsrs	r1, r7
 8024502:	42b5      	cmp	r5, r6
 8024504:	d816      	bhi.n	8024534 <rshift+0x8a>
 8024506:	9b00      	ldr	r3, [sp, #0]
 8024508:	2600      	movs	r6, #0
 802450a:	3301      	adds	r3, #1
 802450c:	429d      	cmp	r5, r3
 802450e:	d303      	bcc.n	8024518 <rshift+0x6e>
 8024510:	9b02      	ldr	r3, [sp, #8]
 8024512:	1ae4      	subs	r4, r4, r3
 8024514:	00a6      	lsls	r6, r4, #2
 8024516:	3e04      	subs	r6, #4
 8024518:	1996      	adds	r6, r2, r6
 802451a:	6031      	str	r1, [r6, #0]
 802451c:	2900      	cmp	r1, #0
 802451e:	d000      	beq.n	8024522 <rshift+0x78>
 8024520:	3604      	adds	r6, #4
 8024522:	1ab1      	subs	r1, r6, r2
 8024524:	1089      	asrs	r1, r1, #2
 8024526:	6101      	str	r1, [r0, #16]
 8024528:	4296      	cmp	r6, r2
 802452a:	d101      	bne.n	8024530 <rshift+0x86>
 802452c:	2300      	movs	r3, #0
 802452e:	6143      	str	r3, [r0, #20]
 8024530:	b005      	add	sp, #20
 8024532:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024534:	6837      	ldr	r7, [r6, #0]
 8024536:	9b03      	ldr	r3, [sp, #12]
 8024538:	409f      	lsls	r7, r3
 802453a:	430f      	orrs	r7, r1
 802453c:	4661      	mov	r1, ip
 802453e:	c180      	stmia	r1!, {r7}
 8024540:	468c      	mov	ip, r1
 8024542:	9b01      	ldr	r3, [sp, #4]
 8024544:	ce02      	ldmia	r6!, {r1}
 8024546:	40d9      	lsrs	r1, r3
 8024548:	e7db      	b.n	8024502 <rshift+0x58>
 802454a:	c980      	ldmia	r1!, {r7}
 802454c:	c680      	stmia	r6!, {r7}
 802454e:	e7c3      	b.n	80244d8 <rshift+0x2e>

08024550 <__hexdig_fun>:
 8024550:	0002      	movs	r2, r0
 8024552:	3a30      	subs	r2, #48	@ 0x30
 8024554:	0003      	movs	r3, r0
 8024556:	2a09      	cmp	r2, #9
 8024558:	d802      	bhi.n	8024560 <__hexdig_fun+0x10>
 802455a:	3b20      	subs	r3, #32
 802455c:	b2d8      	uxtb	r0, r3
 802455e:	4770      	bx	lr
 8024560:	0002      	movs	r2, r0
 8024562:	3a61      	subs	r2, #97	@ 0x61
 8024564:	2a05      	cmp	r2, #5
 8024566:	d801      	bhi.n	802456c <__hexdig_fun+0x1c>
 8024568:	3b47      	subs	r3, #71	@ 0x47
 802456a:	e7f7      	b.n	802455c <__hexdig_fun+0xc>
 802456c:	001a      	movs	r2, r3
 802456e:	3a41      	subs	r2, #65	@ 0x41
 8024570:	2000      	movs	r0, #0
 8024572:	2a05      	cmp	r2, #5
 8024574:	d8f3      	bhi.n	802455e <__hexdig_fun+0xe>
 8024576:	3b27      	subs	r3, #39	@ 0x27
 8024578:	e7f0      	b.n	802455c <__hexdig_fun+0xc>
	...

0802457c <__gethex>:
 802457c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802457e:	b089      	sub	sp, #36	@ 0x24
 8024580:	9307      	str	r3, [sp, #28]
 8024582:	680b      	ldr	r3, [r1, #0]
 8024584:	9201      	str	r2, [sp, #4]
 8024586:	9003      	str	r0, [sp, #12]
 8024588:	9106      	str	r1, [sp, #24]
 802458a:	1c9a      	adds	r2, r3, #2
 802458c:	0011      	movs	r1, r2
 802458e:	3201      	adds	r2, #1
 8024590:	1e50      	subs	r0, r2, #1
 8024592:	7800      	ldrb	r0, [r0, #0]
 8024594:	2830      	cmp	r0, #48	@ 0x30
 8024596:	d0f9      	beq.n	802458c <__gethex+0x10>
 8024598:	1acb      	subs	r3, r1, r3
 802459a:	3b02      	subs	r3, #2
 802459c:	9305      	str	r3, [sp, #20]
 802459e:	9100      	str	r1, [sp, #0]
 80245a0:	f7ff ffd6 	bl	8024550 <__hexdig_fun>
 80245a4:	2300      	movs	r3, #0
 80245a6:	001d      	movs	r5, r3
 80245a8:	9302      	str	r3, [sp, #8]
 80245aa:	4298      	cmp	r0, r3
 80245ac:	d11e      	bne.n	80245ec <__gethex+0x70>
 80245ae:	2201      	movs	r2, #1
 80245b0:	49a6      	ldr	r1, [pc, #664]	@ (802484c <__gethex+0x2d0>)
 80245b2:	9800      	ldr	r0, [sp, #0]
 80245b4:	f7fc fbb2 	bl	8020d1c <strncmp>
 80245b8:	0007      	movs	r7, r0
 80245ba:	42a8      	cmp	r0, r5
 80245bc:	d000      	beq.n	80245c0 <__gethex+0x44>
 80245be:	e06a      	b.n	8024696 <__gethex+0x11a>
 80245c0:	9b00      	ldr	r3, [sp, #0]
 80245c2:	7858      	ldrb	r0, [r3, #1]
 80245c4:	1c5c      	adds	r4, r3, #1
 80245c6:	f7ff ffc3 	bl	8024550 <__hexdig_fun>
 80245ca:	2301      	movs	r3, #1
 80245cc:	9302      	str	r3, [sp, #8]
 80245ce:	42a8      	cmp	r0, r5
 80245d0:	d02f      	beq.n	8024632 <__gethex+0xb6>
 80245d2:	9400      	str	r4, [sp, #0]
 80245d4:	9b00      	ldr	r3, [sp, #0]
 80245d6:	7818      	ldrb	r0, [r3, #0]
 80245d8:	2830      	cmp	r0, #48	@ 0x30
 80245da:	d009      	beq.n	80245f0 <__gethex+0x74>
 80245dc:	f7ff ffb8 	bl	8024550 <__hexdig_fun>
 80245e0:	4242      	negs	r2, r0
 80245e2:	4142      	adcs	r2, r0
 80245e4:	2301      	movs	r3, #1
 80245e6:	0025      	movs	r5, r4
 80245e8:	9202      	str	r2, [sp, #8]
 80245ea:	9305      	str	r3, [sp, #20]
 80245ec:	9c00      	ldr	r4, [sp, #0]
 80245ee:	e004      	b.n	80245fa <__gethex+0x7e>
 80245f0:	9b00      	ldr	r3, [sp, #0]
 80245f2:	3301      	adds	r3, #1
 80245f4:	9300      	str	r3, [sp, #0]
 80245f6:	e7ed      	b.n	80245d4 <__gethex+0x58>
 80245f8:	3401      	adds	r4, #1
 80245fa:	7820      	ldrb	r0, [r4, #0]
 80245fc:	f7ff ffa8 	bl	8024550 <__hexdig_fun>
 8024600:	1e07      	subs	r7, r0, #0
 8024602:	d1f9      	bne.n	80245f8 <__gethex+0x7c>
 8024604:	2201      	movs	r2, #1
 8024606:	0020      	movs	r0, r4
 8024608:	4990      	ldr	r1, [pc, #576]	@ (802484c <__gethex+0x2d0>)
 802460a:	f7fc fb87 	bl	8020d1c <strncmp>
 802460e:	2800      	cmp	r0, #0
 8024610:	d10d      	bne.n	802462e <__gethex+0xb2>
 8024612:	2d00      	cmp	r5, #0
 8024614:	d106      	bne.n	8024624 <__gethex+0xa8>
 8024616:	3401      	adds	r4, #1
 8024618:	0025      	movs	r5, r4
 802461a:	7820      	ldrb	r0, [r4, #0]
 802461c:	f7ff ff98 	bl	8024550 <__hexdig_fun>
 8024620:	2800      	cmp	r0, #0
 8024622:	d102      	bne.n	802462a <__gethex+0xae>
 8024624:	1b2d      	subs	r5, r5, r4
 8024626:	00af      	lsls	r7, r5, #2
 8024628:	e003      	b.n	8024632 <__gethex+0xb6>
 802462a:	3401      	adds	r4, #1
 802462c:	e7f5      	b.n	802461a <__gethex+0x9e>
 802462e:	2d00      	cmp	r5, #0
 8024630:	d1f8      	bne.n	8024624 <__gethex+0xa8>
 8024632:	2220      	movs	r2, #32
 8024634:	7823      	ldrb	r3, [r4, #0]
 8024636:	0026      	movs	r6, r4
 8024638:	4393      	bics	r3, r2
 802463a:	2b50      	cmp	r3, #80	@ 0x50
 802463c:	d11d      	bne.n	802467a <__gethex+0xfe>
 802463e:	7863      	ldrb	r3, [r4, #1]
 8024640:	2b2b      	cmp	r3, #43	@ 0x2b
 8024642:	d02d      	beq.n	80246a0 <__gethex+0x124>
 8024644:	2b2d      	cmp	r3, #45	@ 0x2d
 8024646:	d02f      	beq.n	80246a8 <__gethex+0x12c>
 8024648:	2300      	movs	r3, #0
 802464a:	1c66      	adds	r6, r4, #1
 802464c:	9304      	str	r3, [sp, #16]
 802464e:	7830      	ldrb	r0, [r6, #0]
 8024650:	f7ff ff7e 	bl	8024550 <__hexdig_fun>
 8024654:	1e43      	subs	r3, r0, #1
 8024656:	b2db      	uxtb	r3, r3
 8024658:	0005      	movs	r5, r0
 802465a:	2b18      	cmp	r3, #24
 802465c:	d82a      	bhi.n	80246b4 <__gethex+0x138>
 802465e:	7870      	ldrb	r0, [r6, #1]
 8024660:	f7ff ff76 	bl	8024550 <__hexdig_fun>
 8024664:	1e43      	subs	r3, r0, #1
 8024666:	b2db      	uxtb	r3, r3
 8024668:	3601      	adds	r6, #1
 802466a:	3d10      	subs	r5, #16
 802466c:	2b18      	cmp	r3, #24
 802466e:	d91d      	bls.n	80246ac <__gethex+0x130>
 8024670:	9b04      	ldr	r3, [sp, #16]
 8024672:	2b00      	cmp	r3, #0
 8024674:	d000      	beq.n	8024678 <__gethex+0xfc>
 8024676:	426d      	negs	r5, r5
 8024678:	197f      	adds	r7, r7, r5
 802467a:	9b06      	ldr	r3, [sp, #24]
 802467c:	601e      	str	r6, [r3, #0]
 802467e:	9b02      	ldr	r3, [sp, #8]
 8024680:	2b00      	cmp	r3, #0
 8024682:	d019      	beq.n	80246b8 <__gethex+0x13c>
 8024684:	9b05      	ldr	r3, [sp, #20]
 8024686:	2606      	movs	r6, #6
 8024688:	425a      	negs	r2, r3
 802468a:	4153      	adcs	r3, r2
 802468c:	425b      	negs	r3, r3
 802468e:	401e      	ands	r6, r3
 8024690:	0030      	movs	r0, r6
 8024692:	b009      	add	sp, #36	@ 0x24
 8024694:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024696:	2301      	movs	r3, #1
 8024698:	2700      	movs	r7, #0
 802469a:	9c00      	ldr	r4, [sp, #0]
 802469c:	9302      	str	r3, [sp, #8]
 802469e:	e7c8      	b.n	8024632 <__gethex+0xb6>
 80246a0:	2300      	movs	r3, #0
 80246a2:	9304      	str	r3, [sp, #16]
 80246a4:	1ca6      	adds	r6, r4, #2
 80246a6:	e7d2      	b.n	802464e <__gethex+0xd2>
 80246a8:	2301      	movs	r3, #1
 80246aa:	e7fa      	b.n	80246a2 <__gethex+0x126>
 80246ac:	230a      	movs	r3, #10
 80246ae:	435d      	muls	r5, r3
 80246b0:	182d      	adds	r5, r5, r0
 80246b2:	e7d4      	b.n	802465e <__gethex+0xe2>
 80246b4:	0026      	movs	r6, r4
 80246b6:	e7e0      	b.n	802467a <__gethex+0xfe>
 80246b8:	9b00      	ldr	r3, [sp, #0]
 80246ba:	9902      	ldr	r1, [sp, #8]
 80246bc:	1ae3      	subs	r3, r4, r3
 80246be:	3b01      	subs	r3, #1
 80246c0:	2b07      	cmp	r3, #7
 80246c2:	dc0a      	bgt.n	80246da <__gethex+0x15e>
 80246c4:	9803      	ldr	r0, [sp, #12]
 80246c6:	f7fd fb83 	bl	8021dd0 <_Balloc>
 80246ca:	1e05      	subs	r5, r0, #0
 80246cc:	d108      	bne.n	80246e0 <__gethex+0x164>
 80246ce:	002a      	movs	r2, r5
 80246d0:	21e4      	movs	r1, #228	@ 0xe4
 80246d2:	4b5f      	ldr	r3, [pc, #380]	@ (8024850 <__gethex+0x2d4>)
 80246d4:	485f      	ldr	r0, [pc, #380]	@ (8024854 <__gethex+0x2d8>)
 80246d6:	f7ff fe9d 	bl	8024414 <__assert_func>
 80246da:	3101      	adds	r1, #1
 80246dc:	105b      	asrs	r3, r3, #1
 80246de:	e7ef      	b.n	80246c0 <__gethex+0x144>
 80246e0:	0003      	movs	r3, r0
 80246e2:	3314      	adds	r3, #20
 80246e4:	9302      	str	r3, [sp, #8]
 80246e6:	9305      	str	r3, [sp, #20]
 80246e8:	2300      	movs	r3, #0
 80246ea:	001e      	movs	r6, r3
 80246ec:	9304      	str	r3, [sp, #16]
 80246ee:	9b00      	ldr	r3, [sp, #0]
 80246f0:	42a3      	cmp	r3, r4
 80246f2:	d338      	bcc.n	8024766 <__gethex+0x1ea>
 80246f4:	9c05      	ldr	r4, [sp, #20]
 80246f6:	9b02      	ldr	r3, [sp, #8]
 80246f8:	c440      	stmia	r4!, {r6}
 80246fa:	1ae4      	subs	r4, r4, r3
 80246fc:	10a4      	asrs	r4, r4, #2
 80246fe:	0030      	movs	r0, r6
 8024700:	612c      	str	r4, [r5, #16]
 8024702:	f7fd fc5d 	bl	8021fc0 <__hi0bits>
 8024706:	9b01      	ldr	r3, [sp, #4]
 8024708:	0164      	lsls	r4, r4, #5
 802470a:	681b      	ldr	r3, [r3, #0]
 802470c:	1a26      	subs	r6, r4, r0
 802470e:	9300      	str	r3, [sp, #0]
 8024710:	429e      	cmp	r6, r3
 8024712:	dd52      	ble.n	80247ba <__gethex+0x23e>
 8024714:	1af6      	subs	r6, r6, r3
 8024716:	0031      	movs	r1, r6
 8024718:	0028      	movs	r0, r5
 802471a:	f7fd fff8 	bl	802270e <__any_on>
 802471e:	1e04      	subs	r4, r0, #0
 8024720:	d00f      	beq.n	8024742 <__gethex+0x1c6>
 8024722:	2401      	movs	r4, #1
 8024724:	211f      	movs	r1, #31
 8024726:	0020      	movs	r0, r4
 8024728:	1e73      	subs	r3, r6, #1
 802472a:	4019      	ands	r1, r3
 802472c:	4088      	lsls	r0, r1
 802472e:	0001      	movs	r1, r0
 8024730:	115a      	asrs	r2, r3, #5
 8024732:	9802      	ldr	r0, [sp, #8]
 8024734:	0092      	lsls	r2, r2, #2
 8024736:	5812      	ldr	r2, [r2, r0]
 8024738:	420a      	tst	r2, r1
 802473a:	d002      	beq.n	8024742 <__gethex+0x1c6>
 802473c:	42a3      	cmp	r3, r4
 802473e:	dc34      	bgt.n	80247aa <__gethex+0x22e>
 8024740:	2402      	movs	r4, #2
 8024742:	0031      	movs	r1, r6
 8024744:	0028      	movs	r0, r5
 8024746:	f7ff feb0 	bl	80244aa <rshift>
 802474a:	19bf      	adds	r7, r7, r6
 802474c:	9b01      	ldr	r3, [sp, #4]
 802474e:	689b      	ldr	r3, [r3, #8]
 8024750:	42bb      	cmp	r3, r7
 8024752:	da42      	bge.n	80247da <__gethex+0x25e>
 8024754:	0029      	movs	r1, r5
 8024756:	9803      	ldr	r0, [sp, #12]
 8024758:	f7fd fb7e 	bl	8021e58 <_Bfree>
 802475c:	2300      	movs	r3, #0
 802475e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8024760:	26a3      	movs	r6, #163	@ 0xa3
 8024762:	6013      	str	r3, [r2, #0]
 8024764:	e794      	b.n	8024690 <__gethex+0x114>
 8024766:	3c01      	subs	r4, #1
 8024768:	7823      	ldrb	r3, [r4, #0]
 802476a:	2b2e      	cmp	r3, #46	@ 0x2e
 802476c:	d012      	beq.n	8024794 <__gethex+0x218>
 802476e:	9b04      	ldr	r3, [sp, #16]
 8024770:	2b20      	cmp	r3, #32
 8024772:	d104      	bne.n	802477e <__gethex+0x202>
 8024774:	9b05      	ldr	r3, [sp, #20]
 8024776:	c340      	stmia	r3!, {r6}
 8024778:	2600      	movs	r6, #0
 802477a:	9305      	str	r3, [sp, #20]
 802477c:	9604      	str	r6, [sp, #16]
 802477e:	7820      	ldrb	r0, [r4, #0]
 8024780:	f7ff fee6 	bl	8024550 <__hexdig_fun>
 8024784:	230f      	movs	r3, #15
 8024786:	4018      	ands	r0, r3
 8024788:	9b04      	ldr	r3, [sp, #16]
 802478a:	4098      	lsls	r0, r3
 802478c:	3304      	adds	r3, #4
 802478e:	4306      	orrs	r6, r0
 8024790:	9304      	str	r3, [sp, #16]
 8024792:	e7ac      	b.n	80246ee <__gethex+0x172>
 8024794:	9b00      	ldr	r3, [sp, #0]
 8024796:	42a3      	cmp	r3, r4
 8024798:	d8e9      	bhi.n	802476e <__gethex+0x1f2>
 802479a:	2201      	movs	r2, #1
 802479c:	0020      	movs	r0, r4
 802479e:	492b      	ldr	r1, [pc, #172]	@ (802484c <__gethex+0x2d0>)
 80247a0:	f7fc fabc 	bl	8020d1c <strncmp>
 80247a4:	2800      	cmp	r0, #0
 80247a6:	d1e2      	bne.n	802476e <__gethex+0x1f2>
 80247a8:	e7a1      	b.n	80246ee <__gethex+0x172>
 80247aa:	0028      	movs	r0, r5
 80247ac:	1eb1      	subs	r1, r6, #2
 80247ae:	f7fd ffae 	bl	802270e <__any_on>
 80247b2:	2800      	cmp	r0, #0
 80247b4:	d0c4      	beq.n	8024740 <__gethex+0x1c4>
 80247b6:	2403      	movs	r4, #3
 80247b8:	e7c3      	b.n	8024742 <__gethex+0x1c6>
 80247ba:	9b00      	ldr	r3, [sp, #0]
 80247bc:	2400      	movs	r4, #0
 80247be:	429e      	cmp	r6, r3
 80247c0:	dac4      	bge.n	802474c <__gethex+0x1d0>
 80247c2:	1b9e      	subs	r6, r3, r6
 80247c4:	0029      	movs	r1, r5
 80247c6:	0032      	movs	r2, r6
 80247c8:	9803      	ldr	r0, [sp, #12]
 80247ca:	f7fd fd67 	bl	802229c <__lshift>
 80247ce:	0003      	movs	r3, r0
 80247d0:	3314      	adds	r3, #20
 80247d2:	0005      	movs	r5, r0
 80247d4:	1bbf      	subs	r7, r7, r6
 80247d6:	9302      	str	r3, [sp, #8]
 80247d8:	e7b8      	b.n	802474c <__gethex+0x1d0>
 80247da:	9b01      	ldr	r3, [sp, #4]
 80247dc:	685e      	ldr	r6, [r3, #4]
 80247de:	42be      	cmp	r6, r7
 80247e0:	dd6f      	ble.n	80248c2 <__gethex+0x346>
 80247e2:	9b00      	ldr	r3, [sp, #0]
 80247e4:	1bf6      	subs	r6, r6, r7
 80247e6:	42b3      	cmp	r3, r6
 80247e8:	dc36      	bgt.n	8024858 <__gethex+0x2dc>
 80247ea:	9b01      	ldr	r3, [sp, #4]
 80247ec:	68db      	ldr	r3, [r3, #12]
 80247ee:	2b02      	cmp	r3, #2
 80247f0:	d024      	beq.n	802483c <__gethex+0x2c0>
 80247f2:	2b03      	cmp	r3, #3
 80247f4:	d026      	beq.n	8024844 <__gethex+0x2c8>
 80247f6:	2b01      	cmp	r3, #1
 80247f8:	d117      	bne.n	802482a <__gethex+0x2ae>
 80247fa:	9b00      	ldr	r3, [sp, #0]
 80247fc:	42b3      	cmp	r3, r6
 80247fe:	d114      	bne.n	802482a <__gethex+0x2ae>
 8024800:	2b01      	cmp	r3, #1
 8024802:	d10b      	bne.n	802481c <__gethex+0x2a0>
 8024804:	9b01      	ldr	r3, [sp, #4]
 8024806:	9a07      	ldr	r2, [sp, #28]
 8024808:	685b      	ldr	r3, [r3, #4]
 802480a:	2662      	movs	r6, #98	@ 0x62
 802480c:	6013      	str	r3, [r2, #0]
 802480e:	2301      	movs	r3, #1
 8024810:	9a02      	ldr	r2, [sp, #8]
 8024812:	612b      	str	r3, [r5, #16]
 8024814:	6013      	str	r3, [r2, #0]
 8024816:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8024818:	601d      	str	r5, [r3, #0]
 802481a:	e739      	b.n	8024690 <__gethex+0x114>
 802481c:	9900      	ldr	r1, [sp, #0]
 802481e:	0028      	movs	r0, r5
 8024820:	3901      	subs	r1, #1
 8024822:	f7fd ff74 	bl	802270e <__any_on>
 8024826:	2800      	cmp	r0, #0
 8024828:	d1ec      	bne.n	8024804 <__gethex+0x288>
 802482a:	0029      	movs	r1, r5
 802482c:	9803      	ldr	r0, [sp, #12]
 802482e:	f7fd fb13 	bl	8021e58 <_Bfree>
 8024832:	2300      	movs	r3, #0
 8024834:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8024836:	2650      	movs	r6, #80	@ 0x50
 8024838:	6013      	str	r3, [r2, #0]
 802483a:	e729      	b.n	8024690 <__gethex+0x114>
 802483c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802483e:	2b00      	cmp	r3, #0
 8024840:	d1f3      	bne.n	802482a <__gethex+0x2ae>
 8024842:	e7df      	b.n	8024804 <__gethex+0x288>
 8024844:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8024846:	2b00      	cmp	r3, #0
 8024848:	d1dc      	bne.n	8024804 <__gethex+0x288>
 802484a:	e7ee      	b.n	802482a <__gethex+0x2ae>
 802484c:	08026fae 	.word	0x08026fae
 8024850:	08026f44 	.word	0x08026f44
 8024854:	08027020 	.word	0x08027020
 8024858:	1e77      	subs	r7, r6, #1
 802485a:	2c00      	cmp	r4, #0
 802485c:	d12f      	bne.n	80248be <__gethex+0x342>
 802485e:	2f00      	cmp	r7, #0
 8024860:	d004      	beq.n	802486c <__gethex+0x2f0>
 8024862:	0039      	movs	r1, r7
 8024864:	0028      	movs	r0, r5
 8024866:	f7fd ff52 	bl	802270e <__any_on>
 802486a:	0004      	movs	r4, r0
 802486c:	231f      	movs	r3, #31
 802486e:	117a      	asrs	r2, r7, #5
 8024870:	401f      	ands	r7, r3
 8024872:	3b1e      	subs	r3, #30
 8024874:	40bb      	lsls	r3, r7
 8024876:	9902      	ldr	r1, [sp, #8]
 8024878:	0092      	lsls	r2, r2, #2
 802487a:	5852      	ldr	r2, [r2, r1]
 802487c:	421a      	tst	r2, r3
 802487e:	d001      	beq.n	8024884 <__gethex+0x308>
 8024880:	2302      	movs	r3, #2
 8024882:	431c      	orrs	r4, r3
 8024884:	9b00      	ldr	r3, [sp, #0]
 8024886:	0031      	movs	r1, r6
 8024888:	1b9b      	subs	r3, r3, r6
 802488a:	2602      	movs	r6, #2
 802488c:	0028      	movs	r0, r5
 802488e:	9300      	str	r3, [sp, #0]
 8024890:	f7ff fe0b 	bl	80244aa <rshift>
 8024894:	9b01      	ldr	r3, [sp, #4]
 8024896:	685f      	ldr	r7, [r3, #4]
 8024898:	2c00      	cmp	r4, #0
 802489a:	d03f      	beq.n	802491c <__gethex+0x3a0>
 802489c:	9b01      	ldr	r3, [sp, #4]
 802489e:	68db      	ldr	r3, [r3, #12]
 80248a0:	2b02      	cmp	r3, #2
 80248a2:	d010      	beq.n	80248c6 <__gethex+0x34a>
 80248a4:	2b03      	cmp	r3, #3
 80248a6:	d012      	beq.n	80248ce <__gethex+0x352>
 80248a8:	2b01      	cmp	r3, #1
 80248aa:	d106      	bne.n	80248ba <__gethex+0x33e>
 80248ac:	07a2      	lsls	r2, r4, #30
 80248ae:	d504      	bpl.n	80248ba <__gethex+0x33e>
 80248b0:	9a02      	ldr	r2, [sp, #8]
 80248b2:	6812      	ldr	r2, [r2, #0]
 80248b4:	4314      	orrs	r4, r2
 80248b6:	421c      	tst	r4, r3
 80248b8:	d10c      	bne.n	80248d4 <__gethex+0x358>
 80248ba:	2310      	movs	r3, #16
 80248bc:	e02d      	b.n	802491a <__gethex+0x39e>
 80248be:	2401      	movs	r4, #1
 80248c0:	e7d4      	b.n	802486c <__gethex+0x2f0>
 80248c2:	2601      	movs	r6, #1
 80248c4:	e7e8      	b.n	8024898 <__gethex+0x31c>
 80248c6:	2301      	movs	r3, #1
 80248c8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80248ca:	1a9b      	subs	r3, r3, r2
 80248cc:	930f      	str	r3, [sp, #60]	@ 0x3c
 80248ce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80248d0:	2b00      	cmp	r3, #0
 80248d2:	d0f2      	beq.n	80248ba <__gethex+0x33e>
 80248d4:	692b      	ldr	r3, [r5, #16]
 80248d6:	2000      	movs	r0, #0
 80248d8:	9302      	str	r3, [sp, #8]
 80248da:	009b      	lsls	r3, r3, #2
 80248dc:	9304      	str	r3, [sp, #16]
 80248de:	002b      	movs	r3, r5
 80248e0:	9a04      	ldr	r2, [sp, #16]
 80248e2:	3314      	adds	r3, #20
 80248e4:	1899      	adds	r1, r3, r2
 80248e6:	681a      	ldr	r2, [r3, #0]
 80248e8:	1c54      	adds	r4, r2, #1
 80248ea:	d01c      	beq.n	8024926 <__gethex+0x3aa>
 80248ec:	3201      	adds	r2, #1
 80248ee:	601a      	str	r2, [r3, #0]
 80248f0:	002b      	movs	r3, r5
 80248f2:	3314      	adds	r3, #20
 80248f4:	2e02      	cmp	r6, #2
 80248f6:	d13f      	bne.n	8024978 <__gethex+0x3fc>
 80248f8:	9a01      	ldr	r2, [sp, #4]
 80248fa:	9900      	ldr	r1, [sp, #0]
 80248fc:	6812      	ldr	r2, [r2, #0]
 80248fe:	3a01      	subs	r2, #1
 8024900:	428a      	cmp	r2, r1
 8024902:	d109      	bne.n	8024918 <__gethex+0x39c>
 8024904:	000a      	movs	r2, r1
 8024906:	201f      	movs	r0, #31
 8024908:	4010      	ands	r0, r2
 802490a:	2201      	movs	r2, #1
 802490c:	4082      	lsls	r2, r0
 802490e:	1149      	asrs	r1, r1, #5
 8024910:	0089      	lsls	r1, r1, #2
 8024912:	58cb      	ldr	r3, [r1, r3]
 8024914:	4213      	tst	r3, r2
 8024916:	d13d      	bne.n	8024994 <__gethex+0x418>
 8024918:	2320      	movs	r3, #32
 802491a:	431e      	orrs	r6, r3
 802491c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802491e:	601d      	str	r5, [r3, #0]
 8024920:	9b07      	ldr	r3, [sp, #28]
 8024922:	601f      	str	r7, [r3, #0]
 8024924:	e6b4      	b.n	8024690 <__gethex+0x114>
 8024926:	c301      	stmia	r3!, {r0}
 8024928:	4299      	cmp	r1, r3
 802492a:	d8dc      	bhi.n	80248e6 <__gethex+0x36a>
 802492c:	68ab      	ldr	r3, [r5, #8]
 802492e:	9a02      	ldr	r2, [sp, #8]
 8024930:	429a      	cmp	r2, r3
 8024932:	db18      	blt.n	8024966 <__gethex+0x3ea>
 8024934:	6869      	ldr	r1, [r5, #4]
 8024936:	9803      	ldr	r0, [sp, #12]
 8024938:	3101      	adds	r1, #1
 802493a:	f7fd fa49 	bl	8021dd0 <_Balloc>
 802493e:	1e04      	subs	r4, r0, #0
 8024940:	d104      	bne.n	802494c <__gethex+0x3d0>
 8024942:	0022      	movs	r2, r4
 8024944:	2184      	movs	r1, #132	@ 0x84
 8024946:	4b1d      	ldr	r3, [pc, #116]	@ (80249bc <__gethex+0x440>)
 8024948:	481d      	ldr	r0, [pc, #116]	@ (80249c0 <__gethex+0x444>)
 802494a:	e6c4      	b.n	80246d6 <__gethex+0x15a>
 802494c:	0029      	movs	r1, r5
 802494e:	692a      	ldr	r2, [r5, #16]
 8024950:	310c      	adds	r1, #12
 8024952:	3202      	adds	r2, #2
 8024954:	0092      	lsls	r2, r2, #2
 8024956:	300c      	adds	r0, #12
 8024958:	f7fc fab0 	bl	8020ebc <memcpy>
 802495c:	0029      	movs	r1, r5
 802495e:	9803      	ldr	r0, [sp, #12]
 8024960:	f7fd fa7a 	bl	8021e58 <_Bfree>
 8024964:	0025      	movs	r5, r4
 8024966:	692b      	ldr	r3, [r5, #16]
 8024968:	1c5a      	adds	r2, r3, #1
 802496a:	612a      	str	r2, [r5, #16]
 802496c:	2201      	movs	r2, #1
 802496e:	3304      	adds	r3, #4
 8024970:	009b      	lsls	r3, r3, #2
 8024972:	18eb      	adds	r3, r5, r3
 8024974:	605a      	str	r2, [r3, #4]
 8024976:	e7bb      	b.n	80248f0 <__gethex+0x374>
 8024978:	692a      	ldr	r2, [r5, #16]
 802497a:	9902      	ldr	r1, [sp, #8]
 802497c:	428a      	cmp	r2, r1
 802497e:	dd0b      	ble.n	8024998 <__gethex+0x41c>
 8024980:	2101      	movs	r1, #1
 8024982:	0028      	movs	r0, r5
 8024984:	f7ff fd91 	bl	80244aa <rshift>
 8024988:	9b01      	ldr	r3, [sp, #4]
 802498a:	3701      	adds	r7, #1
 802498c:	689b      	ldr	r3, [r3, #8]
 802498e:	42bb      	cmp	r3, r7
 8024990:	da00      	bge.n	8024994 <__gethex+0x418>
 8024992:	e6df      	b.n	8024754 <__gethex+0x1d8>
 8024994:	2601      	movs	r6, #1
 8024996:	e7bf      	b.n	8024918 <__gethex+0x39c>
 8024998:	221f      	movs	r2, #31
 802499a:	9c00      	ldr	r4, [sp, #0]
 802499c:	9900      	ldr	r1, [sp, #0]
 802499e:	4014      	ands	r4, r2
 80249a0:	4211      	tst	r1, r2
 80249a2:	d0f7      	beq.n	8024994 <__gethex+0x418>
 80249a4:	9a04      	ldr	r2, [sp, #16]
 80249a6:	189b      	adds	r3, r3, r2
 80249a8:	3b04      	subs	r3, #4
 80249aa:	6818      	ldr	r0, [r3, #0]
 80249ac:	f7fd fb08 	bl	8021fc0 <__hi0bits>
 80249b0:	2320      	movs	r3, #32
 80249b2:	1b1b      	subs	r3, r3, r4
 80249b4:	4298      	cmp	r0, r3
 80249b6:	dbe3      	blt.n	8024980 <__gethex+0x404>
 80249b8:	e7ec      	b.n	8024994 <__gethex+0x418>
 80249ba:	46c0      	nop			@ (mov r8, r8)
 80249bc:	08026f44 	.word	0x08026f44
 80249c0:	08027020 	.word	0x08027020

080249c4 <L_shift>:
 80249c4:	2308      	movs	r3, #8
 80249c6:	b570      	push	{r4, r5, r6, lr}
 80249c8:	2520      	movs	r5, #32
 80249ca:	1a9a      	subs	r2, r3, r2
 80249cc:	0092      	lsls	r2, r2, #2
 80249ce:	1aad      	subs	r5, r5, r2
 80249d0:	6843      	ldr	r3, [r0, #4]
 80249d2:	6804      	ldr	r4, [r0, #0]
 80249d4:	001e      	movs	r6, r3
 80249d6:	40ae      	lsls	r6, r5
 80249d8:	40d3      	lsrs	r3, r2
 80249da:	4334      	orrs	r4, r6
 80249dc:	6004      	str	r4, [r0, #0]
 80249de:	6043      	str	r3, [r0, #4]
 80249e0:	3004      	adds	r0, #4
 80249e2:	4288      	cmp	r0, r1
 80249e4:	d3f4      	bcc.n	80249d0 <L_shift+0xc>
 80249e6:	bd70      	pop	{r4, r5, r6, pc}

080249e8 <__match>:
 80249e8:	b530      	push	{r4, r5, lr}
 80249ea:	6803      	ldr	r3, [r0, #0]
 80249ec:	780c      	ldrb	r4, [r1, #0]
 80249ee:	3301      	adds	r3, #1
 80249f0:	2c00      	cmp	r4, #0
 80249f2:	d102      	bne.n	80249fa <__match+0x12>
 80249f4:	6003      	str	r3, [r0, #0]
 80249f6:	2001      	movs	r0, #1
 80249f8:	bd30      	pop	{r4, r5, pc}
 80249fa:	781a      	ldrb	r2, [r3, #0]
 80249fc:	0015      	movs	r5, r2
 80249fe:	3d41      	subs	r5, #65	@ 0x41
 8024a00:	2d19      	cmp	r5, #25
 8024a02:	d800      	bhi.n	8024a06 <__match+0x1e>
 8024a04:	3220      	adds	r2, #32
 8024a06:	3101      	adds	r1, #1
 8024a08:	42a2      	cmp	r2, r4
 8024a0a:	d0ef      	beq.n	80249ec <__match+0x4>
 8024a0c:	2000      	movs	r0, #0
 8024a0e:	e7f3      	b.n	80249f8 <__match+0x10>

08024a10 <__hexnan>:
 8024a10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024a12:	680b      	ldr	r3, [r1, #0]
 8024a14:	b08b      	sub	sp, #44	@ 0x2c
 8024a16:	9201      	str	r2, [sp, #4]
 8024a18:	9901      	ldr	r1, [sp, #4]
 8024a1a:	115a      	asrs	r2, r3, #5
 8024a1c:	0092      	lsls	r2, r2, #2
 8024a1e:	188a      	adds	r2, r1, r2
 8024a20:	9202      	str	r2, [sp, #8]
 8024a22:	0019      	movs	r1, r3
 8024a24:	221f      	movs	r2, #31
 8024a26:	4011      	ands	r1, r2
 8024a28:	9008      	str	r0, [sp, #32]
 8024a2a:	9106      	str	r1, [sp, #24]
 8024a2c:	4213      	tst	r3, r2
 8024a2e:	d002      	beq.n	8024a36 <__hexnan+0x26>
 8024a30:	9b02      	ldr	r3, [sp, #8]
 8024a32:	3304      	adds	r3, #4
 8024a34:	9302      	str	r3, [sp, #8]
 8024a36:	9b02      	ldr	r3, [sp, #8]
 8024a38:	2500      	movs	r5, #0
 8024a3a:	1f1f      	subs	r7, r3, #4
 8024a3c:	003e      	movs	r6, r7
 8024a3e:	003c      	movs	r4, r7
 8024a40:	9b08      	ldr	r3, [sp, #32]
 8024a42:	603d      	str	r5, [r7, #0]
 8024a44:	681b      	ldr	r3, [r3, #0]
 8024a46:	9507      	str	r5, [sp, #28]
 8024a48:	9305      	str	r3, [sp, #20]
 8024a4a:	9503      	str	r5, [sp, #12]
 8024a4c:	9b05      	ldr	r3, [sp, #20]
 8024a4e:	3301      	adds	r3, #1
 8024a50:	9309      	str	r3, [sp, #36]	@ 0x24
 8024a52:	9b05      	ldr	r3, [sp, #20]
 8024a54:	785b      	ldrb	r3, [r3, #1]
 8024a56:	9304      	str	r3, [sp, #16]
 8024a58:	2b00      	cmp	r3, #0
 8024a5a:	d028      	beq.n	8024aae <__hexnan+0x9e>
 8024a5c:	9804      	ldr	r0, [sp, #16]
 8024a5e:	f7ff fd77 	bl	8024550 <__hexdig_fun>
 8024a62:	2800      	cmp	r0, #0
 8024a64:	d155      	bne.n	8024b12 <__hexnan+0x102>
 8024a66:	9b04      	ldr	r3, [sp, #16]
 8024a68:	2b20      	cmp	r3, #32
 8024a6a:	d819      	bhi.n	8024aa0 <__hexnan+0x90>
 8024a6c:	9b03      	ldr	r3, [sp, #12]
 8024a6e:	9a07      	ldr	r2, [sp, #28]
 8024a70:	4293      	cmp	r3, r2
 8024a72:	dd12      	ble.n	8024a9a <__hexnan+0x8a>
 8024a74:	42b4      	cmp	r4, r6
 8024a76:	d206      	bcs.n	8024a86 <__hexnan+0x76>
 8024a78:	2d07      	cmp	r5, #7
 8024a7a:	dc04      	bgt.n	8024a86 <__hexnan+0x76>
 8024a7c:	002a      	movs	r2, r5
 8024a7e:	0031      	movs	r1, r6
 8024a80:	0020      	movs	r0, r4
 8024a82:	f7ff ff9f 	bl	80249c4 <L_shift>
 8024a86:	9b01      	ldr	r3, [sp, #4]
 8024a88:	2508      	movs	r5, #8
 8024a8a:	429c      	cmp	r4, r3
 8024a8c:	d905      	bls.n	8024a9a <__hexnan+0x8a>
 8024a8e:	1f26      	subs	r6, r4, #4
 8024a90:	2500      	movs	r5, #0
 8024a92:	0034      	movs	r4, r6
 8024a94:	9b03      	ldr	r3, [sp, #12]
 8024a96:	6035      	str	r5, [r6, #0]
 8024a98:	9307      	str	r3, [sp, #28]
 8024a9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024a9c:	9305      	str	r3, [sp, #20]
 8024a9e:	e7d5      	b.n	8024a4c <__hexnan+0x3c>
 8024aa0:	9b04      	ldr	r3, [sp, #16]
 8024aa2:	2b29      	cmp	r3, #41	@ 0x29
 8024aa4:	d15a      	bne.n	8024b5c <__hexnan+0x14c>
 8024aa6:	9b05      	ldr	r3, [sp, #20]
 8024aa8:	9a08      	ldr	r2, [sp, #32]
 8024aaa:	3302      	adds	r3, #2
 8024aac:	6013      	str	r3, [r2, #0]
 8024aae:	9b03      	ldr	r3, [sp, #12]
 8024ab0:	2b00      	cmp	r3, #0
 8024ab2:	d053      	beq.n	8024b5c <__hexnan+0x14c>
 8024ab4:	42b4      	cmp	r4, r6
 8024ab6:	d206      	bcs.n	8024ac6 <__hexnan+0xb6>
 8024ab8:	2d07      	cmp	r5, #7
 8024aba:	dc04      	bgt.n	8024ac6 <__hexnan+0xb6>
 8024abc:	002a      	movs	r2, r5
 8024abe:	0031      	movs	r1, r6
 8024ac0:	0020      	movs	r0, r4
 8024ac2:	f7ff ff7f 	bl	80249c4 <L_shift>
 8024ac6:	9b01      	ldr	r3, [sp, #4]
 8024ac8:	429c      	cmp	r4, r3
 8024aca:	d936      	bls.n	8024b3a <__hexnan+0x12a>
 8024acc:	001a      	movs	r2, r3
 8024ace:	0023      	movs	r3, r4
 8024ad0:	cb02      	ldmia	r3!, {r1}
 8024ad2:	c202      	stmia	r2!, {r1}
 8024ad4:	429f      	cmp	r7, r3
 8024ad6:	d2fb      	bcs.n	8024ad0 <__hexnan+0xc0>
 8024ad8:	9b02      	ldr	r3, [sp, #8]
 8024ada:	1c62      	adds	r2, r4, #1
 8024adc:	1ed9      	subs	r1, r3, #3
 8024ade:	2304      	movs	r3, #4
 8024ae0:	4291      	cmp	r1, r2
 8024ae2:	d305      	bcc.n	8024af0 <__hexnan+0xe0>
 8024ae4:	9b02      	ldr	r3, [sp, #8]
 8024ae6:	3b04      	subs	r3, #4
 8024ae8:	1b1b      	subs	r3, r3, r4
 8024aea:	089b      	lsrs	r3, r3, #2
 8024aec:	3301      	adds	r3, #1
 8024aee:	009b      	lsls	r3, r3, #2
 8024af0:	9a01      	ldr	r2, [sp, #4]
 8024af2:	18d3      	adds	r3, r2, r3
 8024af4:	2200      	movs	r2, #0
 8024af6:	c304      	stmia	r3!, {r2}
 8024af8:	429f      	cmp	r7, r3
 8024afa:	d2fc      	bcs.n	8024af6 <__hexnan+0xe6>
 8024afc:	683b      	ldr	r3, [r7, #0]
 8024afe:	2b00      	cmp	r3, #0
 8024b00:	d104      	bne.n	8024b0c <__hexnan+0xfc>
 8024b02:	9b01      	ldr	r3, [sp, #4]
 8024b04:	429f      	cmp	r7, r3
 8024b06:	d127      	bne.n	8024b58 <__hexnan+0x148>
 8024b08:	2301      	movs	r3, #1
 8024b0a:	603b      	str	r3, [r7, #0]
 8024b0c:	2005      	movs	r0, #5
 8024b0e:	b00b      	add	sp, #44	@ 0x2c
 8024b10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024b12:	9b03      	ldr	r3, [sp, #12]
 8024b14:	3501      	adds	r5, #1
 8024b16:	3301      	adds	r3, #1
 8024b18:	9303      	str	r3, [sp, #12]
 8024b1a:	2d08      	cmp	r5, #8
 8024b1c:	dd06      	ble.n	8024b2c <__hexnan+0x11c>
 8024b1e:	9b01      	ldr	r3, [sp, #4]
 8024b20:	429c      	cmp	r4, r3
 8024b22:	d9ba      	bls.n	8024a9a <__hexnan+0x8a>
 8024b24:	2300      	movs	r3, #0
 8024b26:	2501      	movs	r5, #1
 8024b28:	3c04      	subs	r4, #4
 8024b2a:	6023      	str	r3, [r4, #0]
 8024b2c:	220f      	movs	r2, #15
 8024b2e:	6823      	ldr	r3, [r4, #0]
 8024b30:	4010      	ands	r0, r2
 8024b32:	011b      	lsls	r3, r3, #4
 8024b34:	4303      	orrs	r3, r0
 8024b36:	6023      	str	r3, [r4, #0]
 8024b38:	e7af      	b.n	8024a9a <__hexnan+0x8a>
 8024b3a:	9b06      	ldr	r3, [sp, #24]
 8024b3c:	2b00      	cmp	r3, #0
 8024b3e:	d0dd      	beq.n	8024afc <__hexnan+0xec>
 8024b40:	2320      	movs	r3, #32
 8024b42:	9a06      	ldr	r2, [sp, #24]
 8024b44:	9902      	ldr	r1, [sp, #8]
 8024b46:	1a9b      	subs	r3, r3, r2
 8024b48:	2201      	movs	r2, #1
 8024b4a:	4252      	negs	r2, r2
 8024b4c:	40da      	lsrs	r2, r3
 8024b4e:	3904      	subs	r1, #4
 8024b50:	680b      	ldr	r3, [r1, #0]
 8024b52:	4013      	ands	r3, r2
 8024b54:	600b      	str	r3, [r1, #0]
 8024b56:	e7d1      	b.n	8024afc <__hexnan+0xec>
 8024b58:	3f04      	subs	r7, #4
 8024b5a:	e7cf      	b.n	8024afc <__hexnan+0xec>
 8024b5c:	2004      	movs	r0, #4
 8024b5e:	e7d6      	b.n	8024b0e <__hexnan+0xfe>

08024b60 <__ascii_mbtowc>:
 8024b60:	b082      	sub	sp, #8
 8024b62:	2900      	cmp	r1, #0
 8024b64:	d100      	bne.n	8024b68 <__ascii_mbtowc+0x8>
 8024b66:	a901      	add	r1, sp, #4
 8024b68:	1e10      	subs	r0, r2, #0
 8024b6a:	d006      	beq.n	8024b7a <__ascii_mbtowc+0x1a>
 8024b6c:	2b00      	cmp	r3, #0
 8024b6e:	d006      	beq.n	8024b7e <__ascii_mbtowc+0x1e>
 8024b70:	7813      	ldrb	r3, [r2, #0]
 8024b72:	600b      	str	r3, [r1, #0]
 8024b74:	7810      	ldrb	r0, [r2, #0]
 8024b76:	1e43      	subs	r3, r0, #1
 8024b78:	4198      	sbcs	r0, r3
 8024b7a:	b002      	add	sp, #8
 8024b7c:	4770      	bx	lr
 8024b7e:	2002      	movs	r0, #2
 8024b80:	4240      	negs	r0, r0
 8024b82:	e7fa      	b.n	8024b7a <__ascii_mbtowc+0x1a>

08024b84 <_realloc_r>:
 8024b84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8024b86:	0006      	movs	r6, r0
 8024b88:	000c      	movs	r4, r1
 8024b8a:	0015      	movs	r5, r2
 8024b8c:	2900      	cmp	r1, #0
 8024b8e:	d105      	bne.n	8024b9c <_realloc_r+0x18>
 8024b90:	0011      	movs	r1, r2
 8024b92:	f7fd f88d 	bl	8021cb0 <_malloc_r>
 8024b96:	0004      	movs	r4, r0
 8024b98:	0020      	movs	r0, r4
 8024b9a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8024b9c:	2a00      	cmp	r2, #0
 8024b9e:	d103      	bne.n	8024ba8 <_realloc_r+0x24>
 8024ba0:	f7fd f810 	bl	8021bc4 <_free_r>
 8024ba4:	002c      	movs	r4, r5
 8024ba6:	e7f7      	b.n	8024b98 <_realloc_r+0x14>
 8024ba8:	f000 f957 	bl	8024e5a <_malloc_usable_size_r>
 8024bac:	0007      	movs	r7, r0
 8024bae:	4285      	cmp	r5, r0
 8024bb0:	d802      	bhi.n	8024bb8 <_realloc_r+0x34>
 8024bb2:	0843      	lsrs	r3, r0, #1
 8024bb4:	42ab      	cmp	r3, r5
 8024bb6:	d3ef      	bcc.n	8024b98 <_realloc_r+0x14>
 8024bb8:	0029      	movs	r1, r5
 8024bba:	0030      	movs	r0, r6
 8024bbc:	f7fd f878 	bl	8021cb0 <_malloc_r>
 8024bc0:	9001      	str	r0, [sp, #4]
 8024bc2:	2800      	cmp	r0, #0
 8024bc4:	d101      	bne.n	8024bca <_realloc_r+0x46>
 8024bc6:	9c01      	ldr	r4, [sp, #4]
 8024bc8:	e7e6      	b.n	8024b98 <_realloc_r+0x14>
 8024bca:	002a      	movs	r2, r5
 8024bcc:	42bd      	cmp	r5, r7
 8024bce:	d900      	bls.n	8024bd2 <_realloc_r+0x4e>
 8024bd0:	003a      	movs	r2, r7
 8024bd2:	0021      	movs	r1, r4
 8024bd4:	9801      	ldr	r0, [sp, #4]
 8024bd6:	f7fc f971 	bl	8020ebc <memcpy>
 8024bda:	0021      	movs	r1, r4
 8024bdc:	0030      	movs	r0, r6
 8024bde:	f7fc fff1 	bl	8021bc4 <_free_r>
 8024be2:	e7f0      	b.n	8024bc6 <_realloc_r+0x42>

08024be4 <_strtoul_l.isra.0>:
 8024be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024be6:	001e      	movs	r6, r3
 8024be8:	4b3e      	ldr	r3, [pc, #248]	@ (8024ce4 <_strtoul_l.isra.0+0x100>)
 8024bea:	0017      	movs	r7, r2
 8024bec:	000c      	movs	r4, r1
 8024bee:	469c      	mov	ip, r3
 8024bf0:	2208      	movs	r2, #8
 8024bf2:	b085      	sub	sp, #20
 8024bf4:	9003      	str	r0, [sp, #12]
 8024bf6:	9100      	str	r1, [sp, #0]
 8024bf8:	0023      	movs	r3, r4
 8024bfa:	4661      	mov	r1, ip
 8024bfc:	781d      	ldrb	r5, [r3, #0]
 8024bfe:	3401      	adds	r4, #1
 8024c00:	5d48      	ldrb	r0, [r1, r5]
 8024c02:	0001      	movs	r1, r0
 8024c04:	4011      	ands	r1, r2
 8024c06:	4210      	tst	r0, r2
 8024c08:	d1f6      	bne.n	8024bf8 <_strtoul_l.isra.0+0x14>
 8024c0a:	2d2d      	cmp	r5, #45	@ 0x2d
 8024c0c:	d112      	bne.n	8024c34 <_strtoul_l.isra.0+0x50>
 8024c0e:	7825      	ldrb	r5, [r4, #0]
 8024c10:	1c9c      	adds	r4, r3, #2
 8024c12:	2301      	movs	r3, #1
 8024c14:	9302      	str	r3, [sp, #8]
 8024c16:	2210      	movs	r2, #16
 8024c18:	0033      	movs	r3, r6
 8024c1a:	4393      	bics	r3, r2
 8024c1c:	d116      	bne.n	8024c4c <_strtoul_l.isra.0+0x68>
 8024c1e:	2d30      	cmp	r5, #48	@ 0x30
 8024c20:	d10e      	bne.n	8024c40 <_strtoul_l.isra.0+0x5c>
 8024c22:	2120      	movs	r1, #32
 8024c24:	7823      	ldrb	r3, [r4, #0]
 8024c26:	438b      	bics	r3, r1
 8024c28:	2b58      	cmp	r3, #88	@ 0x58
 8024c2a:	d109      	bne.n	8024c40 <_strtoul_l.isra.0+0x5c>
 8024c2c:	7865      	ldrb	r5, [r4, #1]
 8024c2e:	3402      	adds	r4, #2
 8024c30:	2610      	movs	r6, #16
 8024c32:	e00b      	b.n	8024c4c <_strtoul_l.isra.0+0x68>
 8024c34:	9102      	str	r1, [sp, #8]
 8024c36:	2d2b      	cmp	r5, #43	@ 0x2b
 8024c38:	d1ed      	bne.n	8024c16 <_strtoul_l.isra.0+0x32>
 8024c3a:	7825      	ldrb	r5, [r4, #0]
 8024c3c:	1c9c      	adds	r4, r3, #2
 8024c3e:	e7ea      	b.n	8024c16 <_strtoul_l.isra.0+0x32>
 8024c40:	2e00      	cmp	r6, #0
 8024c42:	d1f5      	bne.n	8024c30 <_strtoul_l.isra.0+0x4c>
 8024c44:	360a      	adds	r6, #10
 8024c46:	2d30      	cmp	r5, #48	@ 0x30
 8024c48:	d100      	bne.n	8024c4c <_strtoul_l.isra.0+0x68>
 8024c4a:	3e02      	subs	r6, #2
 8024c4c:	2001      	movs	r0, #1
 8024c4e:	0031      	movs	r1, r6
 8024c50:	4240      	negs	r0, r0
 8024c52:	f7db fa7f 	bl	8000154 <__udivsi3>
 8024c56:	9001      	str	r0, [sp, #4]
 8024c58:	2001      	movs	r0, #1
 8024c5a:	0031      	movs	r1, r6
 8024c5c:	4240      	negs	r0, r0
 8024c5e:	f7db faff 	bl	8000260 <__aeabi_uidivmod>
 8024c62:	2300      	movs	r3, #0
 8024c64:	2201      	movs	r2, #1
 8024c66:	0018      	movs	r0, r3
 8024c68:	4694      	mov	ip, r2
 8024c6a:	002a      	movs	r2, r5
 8024c6c:	3a30      	subs	r2, #48	@ 0x30
 8024c6e:	2a09      	cmp	r2, #9
 8024c70:	d812      	bhi.n	8024c98 <_strtoul_l.isra.0+0xb4>
 8024c72:	0015      	movs	r5, r2
 8024c74:	42ae      	cmp	r6, r5
 8024c76:	dd1e      	ble.n	8024cb6 <_strtoul_l.isra.0+0xd2>
 8024c78:	1c5a      	adds	r2, r3, #1
 8024c7a:	d00a      	beq.n	8024c92 <_strtoul_l.isra.0+0xae>
 8024c7c:	2301      	movs	r3, #1
 8024c7e:	9a01      	ldr	r2, [sp, #4]
 8024c80:	425b      	negs	r3, r3
 8024c82:	4282      	cmp	r2, r0
 8024c84:	d305      	bcc.n	8024c92 <_strtoul_l.isra.0+0xae>
 8024c86:	d101      	bne.n	8024c8c <_strtoul_l.isra.0+0xa8>
 8024c88:	42a9      	cmp	r1, r5
 8024c8a:	db11      	blt.n	8024cb0 <_strtoul_l.isra.0+0xcc>
 8024c8c:	4663      	mov	r3, ip
 8024c8e:	4370      	muls	r0, r6
 8024c90:	1828      	adds	r0, r5, r0
 8024c92:	7825      	ldrb	r5, [r4, #0]
 8024c94:	3401      	adds	r4, #1
 8024c96:	e7e8      	b.n	8024c6a <_strtoul_l.isra.0+0x86>
 8024c98:	002a      	movs	r2, r5
 8024c9a:	3a41      	subs	r2, #65	@ 0x41
 8024c9c:	2a19      	cmp	r2, #25
 8024c9e:	d801      	bhi.n	8024ca4 <_strtoul_l.isra.0+0xc0>
 8024ca0:	3d37      	subs	r5, #55	@ 0x37
 8024ca2:	e7e7      	b.n	8024c74 <_strtoul_l.isra.0+0x90>
 8024ca4:	002a      	movs	r2, r5
 8024ca6:	3a61      	subs	r2, #97	@ 0x61
 8024ca8:	2a19      	cmp	r2, #25
 8024caa:	d804      	bhi.n	8024cb6 <_strtoul_l.isra.0+0xd2>
 8024cac:	3d57      	subs	r5, #87	@ 0x57
 8024cae:	e7e1      	b.n	8024c74 <_strtoul_l.isra.0+0x90>
 8024cb0:	2301      	movs	r3, #1
 8024cb2:	425b      	negs	r3, r3
 8024cb4:	e7ed      	b.n	8024c92 <_strtoul_l.isra.0+0xae>
 8024cb6:	1c5a      	adds	r2, r3, #1
 8024cb8:	d107      	bne.n	8024cca <_strtoul_l.isra.0+0xe6>
 8024cba:	2222      	movs	r2, #34	@ 0x22
 8024cbc:	9903      	ldr	r1, [sp, #12]
 8024cbe:	0018      	movs	r0, r3
 8024cc0:	600a      	str	r2, [r1, #0]
 8024cc2:	2f00      	cmp	r7, #0
 8024cc4:	d109      	bne.n	8024cda <_strtoul_l.isra.0+0xf6>
 8024cc6:	b005      	add	sp, #20
 8024cc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024cca:	9a02      	ldr	r2, [sp, #8]
 8024ccc:	2a00      	cmp	r2, #0
 8024cce:	d000      	beq.n	8024cd2 <_strtoul_l.isra.0+0xee>
 8024cd0:	4240      	negs	r0, r0
 8024cd2:	2f00      	cmp	r7, #0
 8024cd4:	d0f7      	beq.n	8024cc6 <_strtoul_l.isra.0+0xe2>
 8024cd6:	2b00      	cmp	r3, #0
 8024cd8:	d001      	beq.n	8024cde <_strtoul_l.isra.0+0xfa>
 8024cda:	1e63      	subs	r3, r4, #1
 8024cdc:	9300      	str	r3, [sp, #0]
 8024cde:	9b00      	ldr	r3, [sp, #0]
 8024ce0:	603b      	str	r3, [r7, #0]
 8024ce2:	e7f0      	b.n	8024cc6 <_strtoul_l.isra.0+0xe2>
 8024ce4:	08026d91 	.word	0x08026d91

08024ce8 <_strtoul_r>:
 8024ce8:	b510      	push	{r4, lr}
 8024cea:	f7ff ff7b 	bl	8024be4 <_strtoul_l.isra.0>
 8024cee:	bd10      	pop	{r4, pc}

08024cf0 <__ascii_wctomb>:
 8024cf0:	0003      	movs	r3, r0
 8024cf2:	1e08      	subs	r0, r1, #0
 8024cf4:	d005      	beq.n	8024d02 <__ascii_wctomb+0x12>
 8024cf6:	2aff      	cmp	r2, #255	@ 0xff
 8024cf8:	d904      	bls.n	8024d04 <__ascii_wctomb+0x14>
 8024cfa:	228a      	movs	r2, #138	@ 0x8a
 8024cfc:	2001      	movs	r0, #1
 8024cfe:	601a      	str	r2, [r3, #0]
 8024d00:	4240      	negs	r0, r0
 8024d02:	4770      	bx	lr
 8024d04:	2001      	movs	r0, #1
 8024d06:	700a      	strb	r2, [r1, #0]
 8024d08:	e7fb      	b.n	8024d02 <__ascii_wctomb+0x12>
	...

08024d0c <fiprintf>:
 8024d0c:	b40e      	push	{r1, r2, r3}
 8024d0e:	b517      	push	{r0, r1, r2, r4, lr}
 8024d10:	4c05      	ldr	r4, [pc, #20]	@ (8024d28 <fiprintf+0x1c>)
 8024d12:	ab05      	add	r3, sp, #20
 8024d14:	cb04      	ldmia	r3!, {r2}
 8024d16:	0001      	movs	r1, r0
 8024d18:	6820      	ldr	r0, [r4, #0]
 8024d1a:	9301      	str	r3, [sp, #4]
 8024d1c:	f7fe ff0c 	bl	8023b38 <_vfiprintf_r>
 8024d20:	bc1e      	pop	{r1, r2, r3, r4}
 8024d22:	bc08      	pop	{r3}
 8024d24:	b003      	add	sp, #12
 8024d26:	4718      	bx	r3
 8024d28:	20000090 	.word	0x20000090

08024d2c <__swhatbuf_r>:
 8024d2c:	b570      	push	{r4, r5, r6, lr}
 8024d2e:	000e      	movs	r6, r1
 8024d30:	001d      	movs	r5, r3
 8024d32:	230e      	movs	r3, #14
 8024d34:	5ec9      	ldrsh	r1, [r1, r3]
 8024d36:	0014      	movs	r4, r2
 8024d38:	b096      	sub	sp, #88	@ 0x58
 8024d3a:	2900      	cmp	r1, #0
 8024d3c:	da0c      	bge.n	8024d58 <__swhatbuf_r+0x2c>
 8024d3e:	89b2      	ldrh	r2, [r6, #12]
 8024d40:	2380      	movs	r3, #128	@ 0x80
 8024d42:	0011      	movs	r1, r2
 8024d44:	4019      	ands	r1, r3
 8024d46:	421a      	tst	r2, r3
 8024d48:	d114      	bne.n	8024d74 <__swhatbuf_r+0x48>
 8024d4a:	2380      	movs	r3, #128	@ 0x80
 8024d4c:	00db      	lsls	r3, r3, #3
 8024d4e:	2000      	movs	r0, #0
 8024d50:	6029      	str	r1, [r5, #0]
 8024d52:	6023      	str	r3, [r4, #0]
 8024d54:	b016      	add	sp, #88	@ 0x58
 8024d56:	bd70      	pop	{r4, r5, r6, pc}
 8024d58:	466a      	mov	r2, sp
 8024d5a:	f000 f853 	bl	8024e04 <_fstat_r>
 8024d5e:	2800      	cmp	r0, #0
 8024d60:	dbed      	blt.n	8024d3e <__swhatbuf_r+0x12>
 8024d62:	23f0      	movs	r3, #240	@ 0xf0
 8024d64:	9901      	ldr	r1, [sp, #4]
 8024d66:	021b      	lsls	r3, r3, #8
 8024d68:	4019      	ands	r1, r3
 8024d6a:	4b04      	ldr	r3, [pc, #16]	@ (8024d7c <__swhatbuf_r+0x50>)
 8024d6c:	18c9      	adds	r1, r1, r3
 8024d6e:	424b      	negs	r3, r1
 8024d70:	4159      	adcs	r1, r3
 8024d72:	e7ea      	b.n	8024d4a <__swhatbuf_r+0x1e>
 8024d74:	2100      	movs	r1, #0
 8024d76:	2340      	movs	r3, #64	@ 0x40
 8024d78:	e7e9      	b.n	8024d4e <__swhatbuf_r+0x22>
 8024d7a:	46c0      	nop			@ (mov r8, r8)
 8024d7c:	ffffe000 	.word	0xffffe000

08024d80 <__smakebuf_r>:
 8024d80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024d82:	2602      	movs	r6, #2
 8024d84:	898b      	ldrh	r3, [r1, #12]
 8024d86:	0005      	movs	r5, r0
 8024d88:	000c      	movs	r4, r1
 8024d8a:	b085      	sub	sp, #20
 8024d8c:	4233      	tst	r3, r6
 8024d8e:	d007      	beq.n	8024da0 <__smakebuf_r+0x20>
 8024d90:	0023      	movs	r3, r4
 8024d92:	3347      	adds	r3, #71	@ 0x47
 8024d94:	6023      	str	r3, [r4, #0]
 8024d96:	6123      	str	r3, [r4, #16]
 8024d98:	2301      	movs	r3, #1
 8024d9a:	6163      	str	r3, [r4, #20]
 8024d9c:	b005      	add	sp, #20
 8024d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024da0:	ab03      	add	r3, sp, #12
 8024da2:	aa02      	add	r2, sp, #8
 8024da4:	f7ff ffc2 	bl	8024d2c <__swhatbuf_r>
 8024da8:	9f02      	ldr	r7, [sp, #8]
 8024daa:	9001      	str	r0, [sp, #4]
 8024dac:	0039      	movs	r1, r7
 8024dae:	0028      	movs	r0, r5
 8024db0:	f7fc ff7e 	bl	8021cb0 <_malloc_r>
 8024db4:	2800      	cmp	r0, #0
 8024db6:	d108      	bne.n	8024dca <__smakebuf_r+0x4a>
 8024db8:	220c      	movs	r2, #12
 8024dba:	5ea3      	ldrsh	r3, [r4, r2]
 8024dbc:	059a      	lsls	r2, r3, #22
 8024dbe:	d4ed      	bmi.n	8024d9c <__smakebuf_r+0x1c>
 8024dc0:	2203      	movs	r2, #3
 8024dc2:	4393      	bics	r3, r2
 8024dc4:	431e      	orrs	r6, r3
 8024dc6:	81a6      	strh	r6, [r4, #12]
 8024dc8:	e7e2      	b.n	8024d90 <__smakebuf_r+0x10>
 8024dca:	2380      	movs	r3, #128	@ 0x80
 8024dcc:	89a2      	ldrh	r2, [r4, #12]
 8024dce:	6020      	str	r0, [r4, #0]
 8024dd0:	4313      	orrs	r3, r2
 8024dd2:	81a3      	strh	r3, [r4, #12]
 8024dd4:	9b03      	ldr	r3, [sp, #12]
 8024dd6:	6120      	str	r0, [r4, #16]
 8024dd8:	6167      	str	r7, [r4, #20]
 8024dda:	2b00      	cmp	r3, #0
 8024ddc:	d00c      	beq.n	8024df8 <__smakebuf_r+0x78>
 8024dde:	0028      	movs	r0, r5
 8024de0:	230e      	movs	r3, #14
 8024de2:	5ee1      	ldrsh	r1, [r4, r3]
 8024de4:	f000 f820 	bl	8024e28 <_isatty_r>
 8024de8:	2800      	cmp	r0, #0
 8024dea:	d005      	beq.n	8024df8 <__smakebuf_r+0x78>
 8024dec:	2303      	movs	r3, #3
 8024dee:	89a2      	ldrh	r2, [r4, #12]
 8024df0:	439a      	bics	r2, r3
 8024df2:	3b02      	subs	r3, #2
 8024df4:	4313      	orrs	r3, r2
 8024df6:	81a3      	strh	r3, [r4, #12]
 8024df8:	89a3      	ldrh	r3, [r4, #12]
 8024dfa:	9a01      	ldr	r2, [sp, #4]
 8024dfc:	4313      	orrs	r3, r2
 8024dfe:	81a3      	strh	r3, [r4, #12]
 8024e00:	e7cc      	b.n	8024d9c <__smakebuf_r+0x1c>
	...

08024e04 <_fstat_r>:
 8024e04:	2300      	movs	r3, #0
 8024e06:	b570      	push	{r4, r5, r6, lr}
 8024e08:	4d06      	ldr	r5, [pc, #24]	@ (8024e24 <_fstat_r+0x20>)
 8024e0a:	0004      	movs	r4, r0
 8024e0c:	0008      	movs	r0, r1
 8024e0e:	0011      	movs	r1, r2
 8024e10:	602b      	str	r3, [r5, #0]
 8024e12:	f7e0 f9a9 	bl	8005168 <_fstat>
 8024e16:	1c43      	adds	r3, r0, #1
 8024e18:	d103      	bne.n	8024e22 <_fstat_r+0x1e>
 8024e1a:	682b      	ldr	r3, [r5, #0]
 8024e1c:	2b00      	cmp	r3, #0
 8024e1e:	d000      	beq.n	8024e22 <_fstat_r+0x1e>
 8024e20:	6023      	str	r3, [r4, #0]
 8024e22:	bd70      	pop	{r4, r5, r6, pc}
 8024e24:	20006984 	.word	0x20006984

08024e28 <_isatty_r>:
 8024e28:	2300      	movs	r3, #0
 8024e2a:	b570      	push	{r4, r5, r6, lr}
 8024e2c:	4d06      	ldr	r5, [pc, #24]	@ (8024e48 <_isatty_r+0x20>)
 8024e2e:	0004      	movs	r4, r0
 8024e30:	0008      	movs	r0, r1
 8024e32:	602b      	str	r3, [r5, #0]
 8024e34:	f7e0 f9a6 	bl	8005184 <_isatty>
 8024e38:	1c43      	adds	r3, r0, #1
 8024e3a:	d103      	bne.n	8024e44 <_isatty_r+0x1c>
 8024e3c:	682b      	ldr	r3, [r5, #0]
 8024e3e:	2b00      	cmp	r3, #0
 8024e40:	d000      	beq.n	8024e44 <_isatty_r+0x1c>
 8024e42:	6023      	str	r3, [r4, #0]
 8024e44:	bd70      	pop	{r4, r5, r6, pc}
 8024e46:	46c0      	nop			@ (mov r8, r8)
 8024e48:	20006984 	.word	0x20006984

08024e4c <abort>:
 8024e4c:	2006      	movs	r0, #6
 8024e4e:	b510      	push	{r4, lr}
 8024e50:	f000 f834 	bl	8024ebc <raise>
 8024e54:	2001      	movs	r0, #1
 8024e56:	f7e0 f937 	bl	80050c8 <_exit>

08024e5a <_malloc_usable_size_r>:
 8024e5a:	1f0b      	subs	r3, r1, #4
 8024e5c:	681b      	ldr	r3, [r3, #0]
 8024e5e:	1f18      	subs	r0, r3, #4
 8024e60:	2b00      	cmp	r3, #0
 8024e62:	da01      	bge.n	8024e68 <_malloc_usable_size_r+0xe>
 8024e64:	580b      	ldr	r3, [r1, r0]
 8024e66:	18c0      	adds	r0, r0, r3
 8024e68:	4770      	bx	lr

08024e6a <_raise_r>:
 8024e6a:	b570      	push	{r4, r5, r6, lr}
 8024e6c:	0004      	movs	r4, r0
 8024e6e:	000d      	movs	r5, r1
 8024e70:	291f      	cmp	r1, #31
 8024e72:	d904      	bls.n	8024e7e <_raise_r+0x14>
 8024e74:	2316      	movs	r3, #22
 8024e76:	6003      	str	r3, [r0, #0]
 8024e78:	2001      	movs	r0, #1
 8024e7a:	4240      	negs	r0, r0
 8024e7c:	bd70      	pop	{r4, r5, r6, pc}
 8024e7e:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8024e80:	2b00      	cmp	r3, #0
 8024e82:	d004      	beq.n	8024e8e <_raise_r+0x24>
 8024e84:	008a      	lsls	r2, r1, #2
 8024e86:	189b      	adds	r3, r3, r2
 8024e88:	681a      	ldr	r2, [r3, #0]
 8024e8a:	2a00      	cmp	r2, #0
 8024e8c:	d108      	bne.n	8024ea0 <_raise_r+0x36>
 8024e8e:	0020      	movs	r0, r4
 8024e90:	f000 f830 	bl	8024ef4 <_getpid_r>
 8024e94:	002a      	movs	r2, r5
 8024e96:	0001      	movs	r1, r0
 8024e98:	0020      	movs	r0, r4
 8024e9a:	f000 f819 	bl	8024ed0 <_kill_r>
 8024e9e:	e7ed      	b.n	8024e7c <_raise_r+0x12>
 8024ea0:	2a01      	cmp	r2, #1
 8024ea2:	d009      	beq.n	8024eb8 <_raise_r+0x4e>
 8024ea4:	1c51      	adds	r1, r2, #1
 8024ea6:	d103      	bne.n	8024eb0 <_raise_r+0x46>
 8024ea8:	2316      	movs	r3, #22
 8024eaa:	6003      	str	r3, [r0, #0]
 8024eac:	2001      	movs	r0, #1
 8024eae:	e7e5      	b.n	8024e7c <_raise_r+0x12>
 8024eb0:	2100      	movs	r1, #0
 8024eb2:	0028      	movs	r0, r5
 8024eb4:	6019      	str	r1, [r3, #0]
 8024eb6:	4790      	blx	r2
 8024eb8:	2000      	movs	r0, #0
 8024eba:	e7df      	b.n	8024e7c <_raise_r+0x12>

08024ebc <raise>:
 8024ebc:	b510      	push	{r4, lr}
 8024ebe:	4b03      	ldr	r3, [pc, #12]	@ (8024ecc <raise+0x10>)
 8024ec0:	0001      	movs	r1, r0
 8024ec2:	6818      	ldr	r0, [r3, #0]
 8024ec4:	f7ff ffd1 	bl	8024e6a <_raise_r>
 8024ec8:	bd10      	pop	{r4, pc}
 8024eca:	46c0      	nop			@ (mov r8, r8)
 8024ecc:	20000090 	.word	0x20000090

08024ed0 <_kill_r>:
 8024ed0:	2300      	movs	r3, #0
 8024ed2:	b570      	push	{r4, r5, r6, lr}
 8024ed4:	4d06      	ldr	r5, [pc, #24]	@ (8024ef0 <_kill_r+0x20>)
 8024ed6:	0004      	movs	r4, r0
 8024ed8:	0008      	movs	r0, r1
 8024eda:	0011      	movs	r1, r2
 8024edc:	602b      	str	r3, [r5, #0]
 8024ede:	f7e0 f8e3 	bl	80050a8 <_kill>
 8024ee2:	1c43      	adds	r3, r0, #1
 8024ee4:	d103      	bne.n	8024eee <_kill_r+0x1e>
 8024ee6:	682b      	ldr	r3, [r5, #0]
 8024ee8:	2b00      	cmp	r3, #0
 8024eea:	d000      	beq.n	8024eee <_kill_r+0x1e>
 8024eec:	6023      	str	r3, [r4, #0]
 8024eee:	bd70      	pop	{r4, r5, r6, pc}
 8024ef0:	20006984 	.word	0x20006984

08024ef4 <_getpid_r>:
 8024ef4:	b510      	push	{r4, lr}
 8024ef6:	f7e0 f8d1 	bl	800509c <_getpid>
 8024efa:	bd10      	pop	{r4, pc}

08024efc <sqrt>:
 8024efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024efe:	0004      	movs	r4, r0
 8024f00:	000d      	movs	r5, r1
 8024f02:	f000 f84d 	bl	8024fa0 <__ieee754_sqrt>
 8024f06:	0022      	movs	r2, r4
 8024f08:	0006      	movs	r6, r0
 8024f0a:	000f      	movs	r7, r1
 8024f0c:	002b      	movs	r3, r5
 8024f0e:	0020      	movs	r0, r4
 8024f10:	0029      	movs	r1, r5
 8024f12:	f7de fc7b 	bl	800380c <__aeabi_dcmpun>
 8024f16:	2800      	cmp	r0, #0
 8024f18:	d113      	bne.n	8024f42 <sqrt+0x46>
 8024f1a:	2200      	movs	r2, #0
 8024f1c:	2300      	movs	r3, #0
 8024f1e:	0020      	movs	r0, r4
 8024f20:	0029      	movs	r1, r5
 8024f22:	f7db faa3 	bl	800046c <__aeabi_dcmplt>
 8024f26:	2800      	cmp	r0, #0
 8024f28:	d00b      	beq.n	8024f42 <sqrt+0x46>
 8024f2a:	f7fb ff8f 	bl	8020e4c <__errno>
 8024f2e:	2321      	movs	r3, #33	@ 0x21
 8024f30:	2200      	movs	r2, #0
 8024f32:	6003      	str	r3, [r0, #0]
 8024f34:	2300      	movs	r3, #0
 8024f36:	0010      	movs	r0, r2
 8024f38:	0019      	movs	r1, r3
 8024f3a:	f7dd f93d 	bl	80021b8 <__aeabi_ddiv>
 8024f3e:	0006      	movs	r6, r0
 8024f40:	000f      	movs	r7, r1
 8024f42:	0030      	movs	r0, r6
 8024f44:	0039      	movs	r1, r7
 8024f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08024f48 <log10f>:
 8024f48:	b570      	push	{r4, r5, r6, lr}
 8024f4a:	1c05      	adds	r5, r0, #0
 8024f4c:	f000 f90c 	bl	8025168 <__ieee754_log10f>
 8024f50:	1c29      	adds	r1, r5, #0
 8024f52:	1c04      	adds	r4, r0, #0
 8024f54:	1c28      	adds	r0, r5, #0
 8024f56:	f7dc fc9d 	bl	8001894 <__aeabi_fcmpun>
 8024f5a:	2800      	cmp	r0, #0
 8024f5c:	d110      	bne.n	8024f80 <log10f+0x38>
 8024f5e:	2100      	movs	r1, #0
 8024f60:	1c28      	adds	r0, r5, #0
 8024f62:	f7db fac7 	bl	80004f4 <__aeabi_fcmple>
 8024f66:	2800      	cmp	r0, #0
 8024f68:	d00a      	beq.n	8024f80 <log10f+0x38>
 8024f6a:	2100      	movs	r1, #0
 8024f6c:	1c28      	adds	r0, r5, #0
 8024f6e:	f7db fab1 	bl	80004d4 <__aeabi_fcmpeq>
 8024f72:	2800      	cmp	r0, #0
 8024f74:	d006      	beq.n	8024f84 <log10f+0x3c>
 8024f76:	f7fb ff69 	bl	8020e4c <__errno>
 8024f7a:	2322      	movs	r3, #34	@ 0x22
 8024f7c:	4c06      	ldr	r4, [pc, #24]	@ (8024f98 <log10f+0x50>)
 8024f7e:	6003      	str	r3, [r0, #0]
 8024f80:	1c20      	adds	r0, r4, #0
 8024f82:	bd70      	pop	{r4, r5, r6, pc}
 8024f84:	f7fb ff62 	bl	8020e4c <__errno>
 8024f88:	2321      	movs	r3, #33	@ 0x21
 8024f8a:	6003      	str	r3, [r0, #0]
 8024f8c:	4803      	ldr	r0, [pc, #12]	@ (8024f9c <log10f+0x54>)
 8024f8e:	f7fb ff9f 	bl	8020ed0 <nanf>
 8024f92:	1c04      	adds	r4, r0, #0
 8024f94:	e7f4      	b.n	8024f80 <log10f+0x38>
 8024f96:	46c0      	nop			@ (mov r8, r8)
 8024f98:	ff800000 	.word	0xff800000
 8024f9c:	0802701f 	.word	0x0802701f

08024fa0 <__ieee754_sqrt>:
 8024fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024fa2:	000a      	movs	r2, r1
 8024fa4:	000d      	movs	r5, r1
 8024fa6:	496b      	ldr	r1, [pc, #428]	@ (8025154 <__ieee754_sqrt+0x1b4>)
 8024fa8:	0004      	movs	r4, r0
 8024faa:	0003      	movs	r3, r0
 8024fac:	0008      	movs	r0, r1
 8024fae:	b087      	sub	sp, #28
 8024fb0:	4028      	ands	r0, r5
 8024fb2:	4288      	cmp	r0, r1
 8024fb4:	d111      	bne.n	8024fda <__ieee754_sqrt+0x3a>
 8024fb6:	0022      	movs	r2, r4
 8024fb8:	002b      	movs	r3, r5
 8024fba:	0020      	movs	r0, r4
 8024fbc:	0029      	movs	r1, r5
 8024fbe:	f7dd fd35 	bl	8002a2c <__aeabi_dmul>
 8024fc2:	0002      	movs	r2, r0
 8024fc4:	000b      	movs	r3, r1
 8024fc6:	0020      	movs	r0, r4
 8024fc8:	0029      	movs	r1, r5
 8024fca:	f7dc fd2f 	bl	8001a2c <__aeabi_dadd>
 8024fce:	0004      	movs	r4, r0
 8024fd0:	000d      	movs	r5, r1
 8024fd2:	0020      	movs	r0, r4
 8024fd4:	0029      	movs	r1, r5
 8024fd6:	b007      	add	sp, #28
 8024fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024fda:	2d00      	cmp	r5, #0
 8024fdc:	dc11      	bgt.n	8025002 <__ieee754_sqrt+0x62>
 8024fde:	0069      	lsls	r1, r5, #1
 8024fe0:	0849      	lsrs	r1, r1, #1
 8024fe2:	4321      	orrs	r1, r4
 8024fe4:	d0f5      	beq.n	8024fd2 <__ieee754_sqrt+0x32>
 8024fe6:	2000      	movs	r0, #0
 8024fe8:	4285      	cmp	r5, r0
 8024fea:	d010      	beq.n	802500e <__ieee754_sqrt+0x6e>
 8024fec:	0022      	movs	r2, r4
 8024fee:	002b      	movs	r3, r5
 8024ff0:	0020      	movs	r0, r4
 8024ff2:	0029      	movs	r1, r5
 8024ff4:	f7de f800 	bl	8002ff8 <__aeabi_dsub>
 8024ff8:	0002      	movs	r2, r0
 8024ffa:	000b      	movs	r3, r1
 8024ffc:	f7dd f8dc 	bl	80021b8 <__aeabi_ddiv>
 8025000:	e7e5      	b.n	8024fce <__ieee754_sqrt+0x2e>
 8025002:	1528      	asrs	r0, r5, #20
 8025004:	d115      	bne.n	8025032 <__ieee754_sqrt+0x92>
 8025006:	2480      	movs	r4, #128	@ 0x80
 8025008:	2100      	movs	r1, #0
 802500a:	0364      	lsls	r4, r4, #13
 802500c:	e007      	b.n	802501e <__ieee754_sqrt+0x7e>
 802500e:	0ada      	lsrs	r2, r3, #11
 8025010:	3815      	subs	r0, #21
 8025012:	055b      	lsls	r3, r3, #21
 8025014:	2a00      	cmp	r2, #0
 8025016:	d0fa      	beq.n	802500e <__ieee754_sqrt+0x6e>
 8025018:	e7f5      	b.n	8025006 <__ieee754_sqrt+0x66>
 802501a:	0052      	lsls	r2, r2, #1
 802501c:	3101      	adds	r1, #1
 802501e:	4222      	tst	r2, r4
 8025020:	d0fb      	beq.n	802501a <__ieee754_sqrt+0x7a>
 8025022:	1e4c      	subs	r4, r1, #1
 8025024:	1b00      	subs	r0, r0, r4
 8025026:	2420      	movs	r4, #32
 8025028:	001d      	movs	r5, r3
 802502a:	1a64      	subs	r4, r4, r1
 802502c:	40e5      	lsrs	r5, r4
 802502e:	408b      	lsls	r3, r1
 8025030:	432a      	orrs	r2, r5
 8025032:	4949      	ldr	r1, [pc, #292]	@ (8025158 <__ieee754_sqrt+0x1b8>)
 8025034:	0312      	lsls	r2, r2, #12
 8025036:	1844      	adds	r4, r0, r1
 8025038:	2180      	movs	r1, #128	@ 0x80
 802503a:	0b12      	lsrs	r2, r2, #12
 802503c:	0349      	lsls	r1, r1, #13
 802503e:	4311      	orrs	r1, r2
 8025040:	07c0      	lsls	r0, r0, #31
 8025042:	d403      	bmi.n	802504c <__ieee754_sqrt+0xac>
 8025044:	0fda      	lsrs	r2, r3, #31
 8025046:	0049      	lsls	r1, r1, #1
 8025048:	1851      	adds	r1, r2, r1
 802504a:	005b      	lsls	r3, r3, #1
 802504c:	2500      	movs	r5, #0
 802504e:	1062      	asrs	r2, r4, #1
 8025050:	0049      	lsls	r1, r1, #1
 8025052:	2480      	movs	r4, #128	@ 0x80
 8025054:	9205      	str	r2, [sp, #20]
 8025056:	0fda      	lsrs	r2, r3, #31
 8025058:	1852      	adds	r2, r2, r1
 802505a:	2016      	movs	r0, #22
 802505c:	0029      	movs	r1, r5
 802505e:	005b      	lsls	r3, r3, #1
 8025060:	03a4      	lsls	r4, r4, #14
 8025062:	190e      	adds	r6, r1, r4
 8025064:	4296      	cmp	r6, r2
 8025066:	dc02      	bgt.n	802506e <__ieee754_sqrt+0xce>
 8025068:	1931      	adds	r1, r6, r4
 802506a:	1b92      	subs	r2, r2, r6
 802506c:	192d      	adds	r5, r5, r4
 802506e:	0fde      	lsrs	r6, r3, #31
 8025070:	0052      	lsls	r2, r2, #1
 8025072:	3801      	subs	r0, #1
 8025074:	1992      	adds	r2, r2, r6
 8025076:	005b      	lsls	r3, r3, #1
 8025078:	0864      	lsrs	r4, r4, #1
 802507a:	2800      	cmp	r0, #0
 802507c:	d1f1      	bne.n	8025062 <__ieee754_sqrt+0xc2>
 802507e:	2620      	movs	r6, #32
 8025080:	2780      	movs	r7, #128	@ 0x80
 8025082:	0004      	movs	r4, r0
 8025084:	9604      	str	r6, [sp, #16]
 8025086:	063f      	lsls	r7, r7, #24
 8025088:	183e      	adds	r6, r7, r0
 802508a:	46b4      	mov	ip, r6
 802508c:	428a      	cmp	r2, r1
 802508e:	dc02      	bgt.n	8025096 <__ieee754_sqrt+0xf6>
 8025090:	d114      	bne.n	80250bc <__ieee754_sqrt+0x11c>
 8025092:	429e      	cmp	r6, r3
 8025094:	d812      	bhi.n	80250bc <__ieee754_sqrt+0x11c>
 8025096:	4660      	mov	r0, ip
 8025098:	4666      	mov	r6, ip
 802509a:	19c0      	adds	r0, r0, r7
 802509c:	9100      	str	r1, [sp, #0]
 802509e:	2e00      	cmp	r6, #0
 80250a0:	da03      	bge.n	80250aa <__ieee754_sqrt+0x10a>
 80250a2:	43c6      	mvns	r6, r0
 80250a4:	0ff6      	lsrs	r6, r6, #31
 80250a6:	198e      	adds	r6, r1, r6
 80250a8:	9600      	str	r6, [sp, #0]
 80250aa:	1a52      	subs	r2, r2, r1
 80250ac:	4563      	cmp	r3, ip
 80250ae:	4189      	sbcs	r1, r1
 80250b0:	4249      	negs	r1, r1
 80250b2:	1a52      	subs	r2, r2, r1
 80250b4:	4661      	mov	r1, ip
 80250b6:	1a5b      	subs	r3, r3, r1
 80250b8:	9900      	ldr	r1, [sp, #0]
 80250ba:	19e4      	adds	r4, r4, r7
 80250bc:	0fde      	lsrs	r6, r3, #31
 80250be:	0052      	lsls	r2, r2, #1
 80250c0:	1992      	adds	r2, r2, r6
 80250c2:	9e04      	ldr	r6, [sp, #16]
 80250c4:	005b      	lsls	r3, r3, #1
 80250c6:	3e01      	subs	r6, #1
 80250c8:	087f      	lsrs	r7, r7, #1
 80250ca:	9604      	str	r6, [sp, #16]
 80250cc:	2e00      	cmp	r6, #0
 80250ce:	d1db      	bne.n	8025088 <__ieee754_sqrt+0xe8>
 80250d0:	431a      	orrs	r2, r3
 80250d2:	d01f      	beq.n	8025114 <__ieee754_sqrt+0x174>
 80250d4:	4e21      	ldr	r6, [pc, #132]	@ (802515c <__ieee754_sqrt+0x1bc>)
 80250d6:	4f22      	ldr	r7, [pc, #136]	@ (8025160 <__ieee754_sqrt+0x1c0>)
 80250d8:	6830      	ldr	r0, [r6, #0]
 80250da:	6871      	ldr	r1, [r6, #4]
 80250dc:	683a      	ldr	r2, [r7, #0]
 80250de:	687b      	ldr	r3, [r7, #4]
 80250e0:	9200      	str	r2, [sp, #0]
 80250e2:	9301      	str	r3, [sp, #4]
 80250e4:	6832      	ldr	r2, [r6, #0]
 80250e6:	6873      	ldr	r3, [r6, #4]
 80250e8:	9202      	str	r2, [sp, #8]
 80250ea:	9303      	str	r3, [sp, #12]
 80250ec:	9a00      	ldr	r2, [sp, #0]
 80250ee:	9b01      	ldr	r3, [sp, #4]
 80250f0:	f7dd ff82 	bl	8002ff8 <__aeabi_dsub>
 80250f4:	0002      	movs	r2, r0
 80250f6:	000b      	movs	r3, r1
 80250f8:	9802      	ldr	r0, [sp, #8]
 80250fa:	9903      	ldr	r1, [sp, #12]
 80250fc:	f7db f9c0 	bl	8000480 <__aeabi_dcmple>
 8025100:	2800      	cmp	r0, #0
 8025102:	d007      	beq.n	8025114 <__ieee754_sqrt+0x174>
 8025104:	6830      	ldr	r0, [r6, #0]
 8025106:	6871      	ldr	r1, [r6, #4]
 8025108:	683a      	ldr	r2, [r7, #0]
 802510a:	687b      	ldr	r3, [r7, #4]
 802510c:	1c67      	adds	r7, r4, #1
 802510e:	d10c      	bne.n	802512a <__ieee754_sqrt+0x18a>
 8025110:	9c04      	ldr	r4, [sp, #16]
 8025112:	3501      	adds	r5, #1
 8025114:	4a13      	ldr	r2, [pc, #76]	@ (8025164 <__ieee754_sqrt+0x1c4>)
 8025116:	106b      	asrs	r3, r5, #1
 8025118:	189b      	adds	r3, r3, r2
 802511a:	9a05      	ldr	r2, [sp, #20]
 802511c:	07ed      	lsls	r5, r5, #31
 802511e:	0864      	lsrs	r4, r4, #1
 8025120:	0512      	lsls	r2, r2, #20
 8025122:	4325      	orrs	r5, r4
 8025124:	0028      	movs	r0, r5
 8025126:	18d1      	adds	r1, r2, r3
 8025128:	e751      	b.n	8024fce <__ieee754_sqrt+0x2e>
 802512a:	f7dc fc7f 	bl	8001a2c <__aeabi_dadd>
 802512e:	6877      	ldr	r7, [r6, #4]
 8025130:	6836      	ldr	r6, [r6, #0]
 8025132:	0002      	movs	r2, r0
 8025134:	000b      	movs	r3, r1
 8025136:	0030      	movs	r0, r6
 8025138:	0039      	movs	r1, r7
 802513a:	f7db f997 	bl	800046c <__aeabi_dcmplt>
 802513e:	2800      	cmp	r0, #0
 8025140:	d004      	beq.n	802514c <__ieee754_sqrt+0x1ac>
 8025142:	3402      	adds	r4, #2
 8025144:	4263      	negs	r3, r4
 8025146:	4163      	adcs	r3, r4
 8025148:	18ed      	adds	r5, r5, r3
 802514a:	e7e3      	b.n	8025114 <__ieee754_sqrt+0x174>
 802514c:	2301      	movs	r3, #1
 802514e:	3401      	adds	r4, #1
 8025150:	439c      	bics	r4, r3
 8025152:	e7df      	b.n	8025114 <__ieee754_sqrt+0x174>
 8025154:	7ff00000 	.word	0x7ff00000
 8025158:	fffffc01 	.word	0xfffffc01
 802515c:	080271d8 	.word	0x080271d8
 8025160:	080271d0 	.word	0x080271d0
 8025164:	3fe00000 	.word	0x3fe00000

08025168 <__ieee754_log10f>:
 8025168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802516a:	0042      	lsls	r2, r0, #1
 802516c:	d105      	bne.n	802517a <__ieee754_log10f+0x12>
 802516e:	20cc      	movs	r0, #204	@ 0xcc
 8025170:	2100      	movs	r1, #0
 8025172:	0600      	lsls	r0, r0, #24
 8025174:	f7db fe02 	bl	8000d7c <__aeabi_fdiv>
 8025178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802517a:	1e02      	subs	r2, r0, #0
 802517c:	da04      	bge.n	8025188 <__ieee754_log10f+0x20>
 802517e:	1c01      	adds	r1, r0, #0
 8025180:	f7dc f924 	bl	80013cc <__aeabi_fsub>
 8025184:	2100      	movs	r1, #0
 8025186:	e7f5      	b.n	8025174 <__ieee754_log10f+0xc>
 8025188:	21ff      	movs	r1, #255	@ 0xff
 802518a:	05c9      	lsls	r1, r1, #23
 802518c:	4288      	cmp	r0, r1
 802518e:	db03      	blt.n	8025198 <__ieee754_log10f+0x30>
 8025190:	1c01      	adds	r1, r0, #0
 8025192:	f7db fc01 	bl	8000998 <__aeabi_fadd>
 8025196:	e7ef      	b.n	8025178 <__ieee754_log10f+0x10>
 8025198:	2380      	movs	r3, #128	@ 0x80
 802519a:	2100      	movs	r1, #0
 802519c:	041b      	lsls	r3, r3, #16
 802519e:	4298      	cmp	r0, r3
 80251a0:	da06      	bge.n	80251b0 <__ieee754_log10f+0x48>
 80251a2:	2198      	movs	r1, #152	@ 0x98
 80251a4:	05c9      	lsls	r1, r1, #23
 80251a6:	f7db ffb7 	bl	8001118 <__aeabi_fmul>
 80251aa:	2119      	movs	r1, #25
 80251ac:	0002      	movs	r2, r0
 80251ae:	4249      	negs	r1, r1
 80251b0:	15d3      	asrs	r3, r2, #23
 80251b2:	3b7f      	subs	r3, #127	@ 0x7f
 80251b4:	185b      	adds	r3, r3, r1
 80251b6:	0fdc      	lsrs	r4, r3, #31
 80251b8:	0252      	lsls	r2, r2, #9
 80251ba:	1918      	adds	r0, r3, r4
 80251bc:	0a55      	lsrs	r5, r2, #9
 80251be:	f7dc fb9f 	bl	8001900 <__aeabi_i2f>
 80251c2:	490c      	ldr	r1, [pc, #48]	@ (80251f4 <__ieee754_log10f+0x8c>)
 80251c4:	1c06      	adds	r6, r0, #0
 80251c6:	f7db ffa7 	bl	8001118 <__aeabi_fmul>
 80251ca:	1c07      	adds	r7, r0, #0
 80251cc:	207f      	movs	r0, #127	@ 0x7f
 80251ce:	1b00      	subs	r0, r0, r4
 80251d0:	05c0      	lsls	r0, r0, #23
 80251d2:	4328      	orrs	r0, r5
 80251d4:	f000 f814 	bl	8025200 <__ieee754_logf>
 80251d8:	4907      	ldr	r1, [pc, #28]	@ (80251f8 <__ieee754_log10f+0x90>)
 80251da:	f7db ff9d 	bl	8001118 <__aeabi_fmul>
 80251de:	1c39      	adds	r1, r7, #0
 80251e0:	f7db fbda 	bl	8000998 <__aeabi_fadd>
 80251e4:	4905      	ldr	r1, [pc, #20]	@ (80251fc <__ieee754_log10f+0x94>)
 80251e6:	1c04      	adds	r4, r0, #0
 80251e8:	1c30      	adds	r0, r6, #0
 80251ea:	f7db ff95 	bl	8001118 <__aeabi_fmul>
 80251ee:	1c01      	adds	r1, r0, #0
 80251f0:	1c20      	adds	r0, r4, #0
 80251f2:	e7ce      	b.n	8025192 <__ieee754_log10f+0x2a>
 80251f4:	355427db 	.word	0x355427db
 80251f8:	3ede5bd9 	.word	0x3ede5bd9
 80251fc:	3e9a2080 	.word	0x3e9a2080

08025200 <__ieee754_logf>:
 8025200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8025202:	0043      	lsls	r3, r0, #1
 8025204:	b085      	sub	sp, #20
 8025206:	2b00      	cmp	r3, #0
 8025208:	d106      	bne.n	8025218 <__ieee754_logf+0x18>
 802520a:	20cc      	movs	r0, #204	@ 0xcc
 802520c:	2100      	movs	r1, #0
 802520e:	0600      	lsls	r0, r0, #24
 8025210:	f7db fdb4 	bl	8000d7c <__aeabi_fdiv>
 8025214:	b005      	add	sp, #20
 8025216:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8025218:	1e03      	subs	r3, r0, #0
 802521a:	da04      	bge.n	8025226 <__ieee754_logf+0x26>
 802521c:	1c01      	adds	r1, r0, #0
 802521e:	f7dc f8d5 	bl	80013cc <__aeabi_fsub>
 8025222:	2100      	movs	r1, #0
 8025224:	e7f4      	b.n	8025210 <__ieee754_logf+0x10>
 8025226:	21ff      	movs	r1, #255	@ 0xff
 8025228:	05c9      	lsls	r1, r1, #23
 802522a:	4288      	cmp	r0, r1
 802522c:	db03      	blt.n	8025236 <__ieee754_logf+0x36>
 802522e:	1c01      	adds	r1, r0, #0
 8025230:	f7db fbb2 	bl	8000998 <__aeabi_fadd>
 8025234:	e7ee      	b.n	8025214 <__ieee754_logf+0x14>
 8025236:	2280      	movs	r2, #128	@ 0x80
 8025238:	2100      	movs	r1, #0
 802523a:	0412      	lsls	r2, r2, #16
 802523c:	4290      	cmp	r0, r2
 802523e:	da06      	bge.n	802524e <__ieee754_logf+0x4e>
 8025240:	2198      	movs	r1, #152	@ 0x98
 8025242:	05c9      	lsls	r1, r1, #23
 8025244:	f7db ff68 	bl	8001118 <__aeabi_fmul>
 8025248:	2119      	movs	r1, #25
 802524a:	0003      	movs	r3, r0
 802524c:	4249      	negs	r1, r1
 802524e:	15da      	asrs	r2, r3, #23
 8025250:	3a7f      	subs	r2, #127	@ 0x7f
 8025252:	1852      	adds	r2, r2, r1
 8025254:	2180      	movs	r1, #128	@ 0x80
 8025256:	025b      	lsls	r3, r3, #9
 8025258:	0a5e      	lsrs	r6, r3, #9
 802525a:	4b74      	ldr	r3, [pc, #464]	@ (802542c <__ieee754_logf+0x22c>)
 802525c:	20fe      	movs	r0, #254	@ 0xfe
 802525e:	0409      	lsls	r1, r1, #16
 8025260:	18f3      	adds	r3, r6, r3
 8025262:	400b      	ands	r3, r1
 8025264:	21fe      	movs	r1, #254	@ 0xfe
 8025266:	0580      	lsls	r0, r0, #22
 8025268:	4058      	eors	r0, r3
 802526a:	15dd      	asrs	r5, r3, #23
 802526c:	4330      	orrs	r0, r6
 802526e:	0589      	lsls	r1, r1, #22
 8025270:	18ad      	adds	r5, r5, r2
 8025272:	f7dc f8ab 	bl	80013cc <__aeabi_fsub>
 8025276:	0032      	movs	r2, r6
 8025278:	4b6d      	ldr	r3, [pc, #436]	@ (8025430 <__ieee754_logf+0x230>)
 802527a:	320f      	adds	r2, #15
 802527c:	1c04      	adds	r4, r0, #0
 802527e:	421a      	tst	r2, r3
 8025280:	d145      	bne.n	802530e <__ieee754_logf+0x10e>
 8025282:	2100      	movs	r1, #0
 8025284:	f7db f926 	bl	80004d4 <__aeabi_fcmpeq>
 8025288:	2800      	cmp	r0, #0
 802528a:	d011      	beq.n	80252b0 <__ieee754_logf+0xb0>
 802528c:	2000      	movs	r0, #0
 802528e:	2d00      	cmp	r5, #0
 8025290:	d0c0      	beq.n	8025214 <__ieee754_logf+0x14>
 8025292:	0028      	movs	r0, r5
 8025294:	f7dc fb34 	bl	8001900 <__aeabi_i2f>
 8025298:	4966      	ldr	r1, [pc, #408]	@ (8025434 <__ieee754_logf+0x234>)
 802529a:	1c04      	adds	r4, r0, #0
 802529c:	f7db ff3c 	bl	8001118 <__aeabi_fmul>
 80252a0:	4965      	ldr	r1, [pc, #404]	@ (8025438 <__ieee754_logf+0x238>)
 80252a2:	1c05      	adds	r5, r0, #0
 80252a4:	1c20      	adds	r0, r4, #0
 80252a6:	f7db ff37 	bl	8001118 <__aeabi_fmul>
 80252aa:	1c01      	adds	r1, r0, #0
 80252ac:	1c28      	adds	r0, r5, #0
 80252ae:	e7bf      	b.n	8025230 <__ieee754_logf+0x30>
 80252b0:	4962      	ldr	r1, [pc, #392]	@ (802543c <__ieee754_logf+0x23c>)
 80252b2:	1c20      	adds	r0, r4, #0
 80252b4:	f7db ff30 	bl	8001118 <__aeabi_fmul>
 80252b8:	1c01      	adds	r1, r0, #0
 80252ba:	20fc      	movs	r0, #252	@ 0xfc
 80252bc:	0580      	lsls	r0, r0, #22
 80252be:	f7dc f885 	bl	80013cc <__aeabi_fsub>
 80252c2:	1c21      	adds	r1, r4, #0
 80252c4:	1c06      	adds	r6, r0, #0
 80252c6:	1c20      	adds	r0, r4, #0
 80252c8:	f7db ff26 	bl	8001118 <__aeabi_fmul>
 80252cc:	1c01      	adds	r1, r0, #0
 80252ce:	1c30      	adds	r0, r6, #0
 80252d0:	f7db ff22 	bl	8001118 <__aeabi_fmul>
 80252d4:	1c06      	adds	r6, r0, #0
 80252d6:	2d00      	cmp	r5, #0
 80252d8:	d101      	bne.n	80252de <__ieee754_logf+0xde>
 80252da:	1c31      	adds	r1, r6, #0
 80252dc:	e079      	b.n	80253d2 <__ieee754_logf+0x1d2>
 80252de:	0028      	movs	r0, r5
 80252e0:	f7dc fb0e 	bl	8001900 <__aeabi_i2f>
 80252e4:	4953      	ldr	r1, [pc, #332]	@ (8025434 <__ieee754_logf+0x234>)
 80252e6:	1c05      	adds	r5, r0, #0
 80252e8:	f7db ff16 	bl	8001118 <__aeabi_fmul>
 80252ec:	4952      	ldr	r1, [pc, #328]	@ (8025438 <__ieee754_logf+0x238>)
 80252ee:	1c07      	adds	r7, r0, #0
 80252f0:	1c28      	adds	r0, r5, #0
 80252f2:	f7db ff11 	bl	8001118 <__aeabi_fmul>
 80252f6:	1c01      	adds	r1, r0, #0
 80252f8:	1c30      	adds	r0, r6, #0
 80252fa:	f7dc f867 	bl	80013cc <__aeabi_fsub>
 80252fe:	1c21      	adds	r1, r4, #0
 8025300:	f7dc f864 	bl	80013cc <__aeabi_fsub>
 8025304:	1c01      	adds	r1, r0, #0
 8025306:	1c38      	adds	r0, r7, #0
 8025308:	f7dc f860 	bl	80013cc <__aeabi_fsub>
 802530c:	e782      	b.n	8025214 <__ieee754_logf+0x14>
 802530e:	2180      	movs	r1, #128	@ 0x80
 8025310:	05c9      	lsls	r1, r1, #23
 8025312:	f7db fb41 	bl	8000998 <__aeabi_fadd>
 8025316:	1c01      	adds	r1, r0, #0
 8025318:	1c20      	adds	r0, r4, #0
 802531a:	f7db fd2f 	bl	8000d7c <__aeabi_fdiv>
 802531e:	9000      	str	r0, [sp, #0]
 8025320:	0028      	movs	r0, r5
 8025322:	f7dc faed 	bl	8001900 <__aeabi_i2f>
 8025326:	9900      	ldr	r1, [sp, #0]
 8025328:	9001      	str	r0, [sp, #4]
 802532a:	1c08      	adds	r0, r1, #0
 802532c:	f7db fef4 	bl	8001118 <__aeabi_fmul>
 8025330:	4b43      	ldr	r3, [pc, #268]	@ (8025440 <__ieee754_logf+0x240>)
 8025332:	1c01      	adds	r1, r0, #0
 8025334:	18f3      	adds	r3, r6, r3
 8025336:	9303      	str	r3, [sp, #12]
 8025338:	9002      	str	r0, [sp, #8]
 802533a:	f7db feed 	bl	8001118 <__aeabi_fmul>
 802533e:	4941      	ldr	r1, [pc, #260]	@ (8025444 <__ieee754_logf+0x244>)
 8025340:	1c07      	adds	r7, r0, #0
 8025342:	f7db fee9 	bl	8001118 <__aeabi_fmul>
 8025346:	4940      	ldr	r1, [pc, #256]	@ (8025448 <__ieee754_logf+0x248>)
 8025348:	f7db fb26 	bl	8000998 <__aeabi_fadd>
 802534c:	1c39      	adds	r1, r7, #0
 802534e:	f7db fee3 	bl	8001118 <__aeabi_fmul>
 8025352:	493e      	ldr	r1, [pc, #248]	@ (802544c <__ieee754_logf+0x24c>)
 8025354:	f7db fb20 	bl	8000998 <__aeabi_fadd>
 8025358:	1c39      	adds	r1, r7, #0
 802535a:	f7db fedd 	bl	8001118 <__aeabi_fmul>
 802535e:	493c      	ldr	r1, [pc, #240]	@ (8025450 <__ieee754_logf+0x250>)
 8025360:	f7db fb1a 	bl	8000998 <__aeabi_fadd>
 8025364:	9902      	ldr	r1, [sp, #8]
 8025366:	f7db fed7 	bl	8001118 <__aeabi_fmul>
 802536a:	493a      	ldr	r1, [pc, #232]	@ (8025454 <__ieee754_logf+0x254>)
 802536c:	9002      	str	r0, [sp, #8]
 802536e:	1c38      	adds	r0, r7, #0
 8025370:	f7db fed2 	bl	8001118 <__aeabi_fmul>
 8025374:	4938      	ldr	r1, [pc, #224]	@ (8025458 <__ieee754_logf+0x258>)
 8025376:	f7db fb0f 	bl	8000998 <__aeabi_fadd>
 802537a:	1c39      	adds	r1, r7, #0
 802537c:	f7db fecc 	bl	8001118 <__aeabi_fmul>
 8025380:	4936      	ldr	r1, [pc, #216]	@ (802545c <__ieee754_logf+0x25c>)
 8025382:	f7db fb09 	bl	8000998 <__aeabi_fadd>
 8025386:	1c39      	adds	r1, r7, #0
 8025388:	f7db fec6 	bl	8001118 <__aeabi_fmul>
 802538c:	1c01      	adds	r1, r0, #0
 802538e:	9802      	ldr	r0, [sp, #8]
 8025390:	f7db fb02 	bl	8000998 <__aeabi_fadd>
 8025394:	4b32      	ldr	r3, [pc, #200]	@ (8025460 <__ieee754_logf+0x260>)
 8025396:	9a03      	ldr	r2, [sp, #12]
 8025398:	1b9b      	subs	r3, r3, r6
 802539a:	1c07      	adds	r7, r0, #0
 802539c:	4313      	orrs	r3, r2
 802539e:	2b00      	cmp	r3, #0
 80253a0:	dd2f      	ble.n	8025402 <__ieee754_logf+0x202>
 80253a2:	21fc      	movs	r1, #252	@ 0xfc
 80253a4:	1c20      	adds	r0, r4, #0
 80253a6:	0589      	lsls	r1, r1, #22
 80253a8:	f7db feb6 	bl	8001118 <__aeabi_fmul>
 80253ac:	1c21      	adds	r1, r4, #0
 80253ae:	f7db feb3 	bl	8001118 <__aeabi_fmul>
 80253b2:	1c01      	adds	r1, r0, #0
 80253b4:	1c06      	adds	r6, r0, #0
 80253b6:	1c38      	adds	r0, r7, #0
 80253b8:	f7db faee 	bl	8000998 <__aeabi_fadd>
 80253bc:	9900      	ldr	r1, [sp, #0]
 80253be:	f7db feab 	bl	8001118 <__aeabi_fmul>
 80253c2:	1c07      	adds	r7, r0, #0
 80253c4:	2d00      	cmp	r5, #0
 80253c6:	d106      	bne.n	80253d6 <__ieee754_logf+0x1d6>
 80253c8:	1c01      	adds	r1, r0, #0
 80253ca:	1c30      	adds	r0, r6, #0
 80253cc:	f7db fffe 	bl	80013cc <__aeabi_fsub>
 80253d0:	1c01      	adds	r1, r0, #0
 80253d2:	1c20      	adds	r0, r4, #0
 80253d4:	e798      	b.n	8025308 <__ieee754_logf+0x108>
 80253d6:	4917      	ldr	r1, [pc, #92]	@ (8025434 <__ieee754_logf+0x234>)
 80253d8:	9801      	ldr	r0, [sp, #4]
 80253da:	f7db fe9d 	bl	8001118 <__aeabi_fmul>
 80253de:	4916      	ldr	r1, [pc, #88]	@ (8025438 <__ieee754_logf+0x238>)
 80253e0:	1c05      	adds	r5, r0, #0
 80253e2:	9801      	ldr	r0, [sp, #4]
 80253e4:	f7db fe98 	bl	8001118 <__aeabi_fmul>
 80253e8:	1c39      	adds	r1, r7, #0
 80253ea:	f7db fad5 	bl	8000998 <__aeabi_fadd>
 80253ee:	1c01      	adds	r1, r0, #0
 80253f0:	1c30      	adds	r0, r6, #0
 80253f2:	f7db ffeb 	bl	80013cc <__aeabi_fsub>
 80253f6:	1c21      	adds	r1, r4, #0
 80253f8:	f7db ffe8 	bl	80013cc <__aeabi_fsub>
 80253fc:	1c01      	adds	r1, r0, #0
 80253fe:	1c28      	adds	r0, r5, #0
 8025400:	e782      	b.n	8025308 <__ieee754_logf+0x108>
 8025402:	1c01      	adds	r1, r0, #0
 8025404:	1c20      	adds	r0, r4, #0
 8025406:	f7db ffe1 	bl	80013cc <__aeabi_fsub>
 802540a:	9900      	ldr	r1, [sp, #0]
 802540c:	f7db fe84 	bl	8001118 <__aeabi_fmul>
 8025410:	1c06      	adds	r6, r0, #0
 8025412:	2d00      	cmp	r5, #0
 8025414:	d100      	bne.n	8025418 <__ieee754_logf+0x218>
 8025416:	e760      	b.n	80252da <__ieee754_logf+0xda>
 8025418:	4906      	ldr	r1, [pc, #24]	@ (8025434 <__ieee754_logf+0x234>)
 802541a:	9801      	ldr	r0, [sp, #4]
 802541c:	f7db fe7c 	bl	8001118 <__aeabi_fmul>
 8025420:	4905      	ldr	r1, [pc, #20]	@ (8025438 <__ieee754_logf+0x238>)
 8025422:	1c05      	adds	r5, r0, #0
 8025424:	9801      	ldr	r0, [sp, #4]
 8025426:	f7db fe77 	bl	8001118 <__aeabi_fmul>
 802542a:	e7e0      	b.n	80253ee <__ieee754_logf+0x1ee>
 802542c:	004afb20 	.word	0x004afb20
 8025430:	007ffff0 	.word	0x007ffff0
 8025434:	3f317180 	.word	0x3f317180
 8025438:	3717f7d1 	.word	0x3717f7d1
 802543c:	3eaaaaab 	.word	0x3eaaaaab
 8025440:	ffcf5c30 	.word	0xffcf5c30
 8025444:	3e178897 	.word	0x3e178897
 8025448:	3e3a3325 	.word	0x3e3a3325
 802544c:	3e924925 	.word	0x3e924925
 8025450:	3f2aaaab 	.word	0x3f2aaaab
 8025454:	3e1cd04f 	.word	0x3e1cd04f
 8025458:	3e638e29 	.word	0x3e638e29
 802545c:	3ecccccd 	.word	0x3ecccccd
 8025460:	0035c288 	.word	0x0035c288

08025464 <_init>:
 8025464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025466:	46c0      	nop			@ (mov r8, r8)
 8025468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802546a:	bc08      	pop	{r3}
 802546c:	469e      	mov	lr, r3
 802546e:	4770      	bx	lr

08025470 <_fini>:
 8025470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025472:	46c0      	nop			@ (mov r8, r8)
 8025474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8025476:	bc08      	pop	{r3}
 8025478:	469e      	mov	lr, r3
 802547a:	4770      	bx	lr
 802547c:	0000      	movs	r0, r0
	...

08025480 <__FLASH_Program_Fast_veneer>:
 8025480:	b401      	push	{r0}
 8025482:	4802      	ldr	r0, [pc, #8]	@ (802548c <__FLASH_Program_Fast_veneer+0xc>)
 8025484:	4684      	mov	ip, r0
 8025486:	bc01      	pop	{r0}
 8025488:	4760      	bx	ip
 802548a:	bf00      	nop
 802548c:	2000024d 	.word	0x2000024d

Disassembly of section .data:

20000000 <SystemCoreClock>:
20000000:	003d0900                                ..=.

20000004 <g_err_line>:
20000004:	ffffffff                                ....

20000008 <g_slot>:
20000008:	00000001                                ....

2000000c <g_next_line>:
2000000c:	0000000a                                ....

20000010 <g_step>:
20000010:	0000000a                                ....

20000014 <s_vdda_actual>:
20000014:	40533333                                33S@

20000018 <bme280_addr>:
20000018:	000000ec                                ....

2000001c <s_last_dbfs>:
2000001c:	bf800000                                ....

20000020 <uwTickPrio>:
20000020:	00000004                                ....

20000024 <uwTickFreq>:
20000024:	00000001                                ....

20000028 <_ux_system_slave_class_cdc_acm_name>:
20000028:	735f7875 6576616c 616c635f 635f7373     ux_slave_class_c
20000038:	615f6364 00006d63                       dc_acm..

20000040 <_ux_system_endpoint_descriptor_structure>:
20000040:	01010101 00000102                       ........

20000048 <_ux_system_device_descriptor_structure>:
20000048:	01020101 02010101 01010202 00000101     ................

20000058 <_ux_system_configuration_descriptor_structure>:
20000058:	01020101 01010101                       ........

20000060 <_ux_system_interface_descriptor_structure>:
20000060:	01010101 01010101 00000001              ............

2000006c <_ux_system_bos_descriptor_structure>:
2000006c:	01020101                                ....

20000070 <UserClassInstance>:
20000070:	00000002 00000000 00000000              ............

2000007c <pDevFrameWorkDesc_FS>:
2000007c:	20006590                                .e. 

20000080 <pDevFrameWorkDesc_HS>:
20000080:	20006658                                Xf. 

20000084 <__sglue>:
20000084:	00000000 00000003 20006848              ........Hh. 

20000090 <_impure_ptr>:
20000090:	20000094                                ... 

20000094 <_impure_data>:
20000094:	00000000 20006848 200068b0 20006918     ....Hh. .h. .i. 
	...

200000e0 <__global_locale>:
200000e0:	00000043 00000000 00000000 00000000     C...............
	...
20000100:	00000043 00000000 00000000 00000000     C...............
	...
20000120:	00000043 00000000 00000000 00000000     C...............
	...
20000140:	00000043 00000000 00000000 00000000     C...............
	...
20000160:	00000043 00000000 00000000 00000000     C...............
	...
20000180:	00000043 00000000 00000000 00000000     C...............
	...
200001a0:	00000043 00000000 00000000 00000000     C...............
	...
200001c0:	08024cf1 08024b61 00000000 08026d90     .L..aK.......m..
200001d0:	08026fae 0802701f 0802701f 0802701f     .o...p...p...p..
200001e0:	0802701f 0802701f 0802701f 0802701f     .p...p...p...p..
200001f0:	0802701f 0802701f ffffffff ffffffff     .p...p..........
20000200:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20000228:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

2000024c <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
2000024c:	b580      	push	{r7, lr}
2000024e:	b088      	sub	sp, #32
20000250:	af00      	add	r7, sp, #0
20000252:	6078      	str	r0, [r7, #4]
20000254:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
20000256:	231f      	movs	r3, #31
20000258:	18fb      	adds	r3, r7, r3
2000025a:	2200      	movs	r2, #0
2000025c:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
2000025e:	687b      	ldr	r3, [r7, #4]
20000260:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
20000262:	683b      	ldr	r3, [r7, #0]
20000264:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20000266:	4b1a      	ldr	r3, [pc, #104]	@ (200002d0 <FLASH_Program_Fast+0x84>)
20000268:	695a      	ldr	r2, [r3, #20]
2000026a:	4b19      	ldr	r3, [pc, #100]	@ (200002d0 <FLASH_Program_Fast+0x84>)
2000026c:	2180      	movs	r1, #128	@ 0x80
2000026e:	02c9      	lsls	r1, r1, #11
20000270:	430a      	orrs	r2, r1
20000272:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20000274:	f3ef 8310 	mrs	r3, PRIMASK
20000278:	60fb      	str	r3, [r7, #12]
  return(result);
2000027a:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
2000027c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
2000027e:	b672      	cpsid	i
}
20000280:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000282:	e00f      	b.n	200002a4 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000284:	697a      	ldr	r2, [r7, #20]
20000286:	69bb      	ldr	r3, [r7, #24]
20000288:	6812      	ldr	r2, [r2, #0]
2000028a:	601a      	str	r2, [r3, #0]
    src += 4U;
2000028c:	697b      	ldr	r3, [r7, #20]
2000028e:	3304      	adds	r3, #4
20000290:	617b      	str	r3, [r7, #20]
    dest += 4U;
20000292:	69bb      	ldr	r3, [r7, #24]
20000294:	3304      	adds	r3, #4
20000296:	61bb      	str	r3, [r7, #24]
    index++;
20000298:	211f      	movs	r1, #31
2000029a:	187b      	adds	r3, r7, r1
2000029c:	781a      	ldrb	r2, [r3, #0]
2000029e:	187b      	adds	r3, r7, r1
200002a0:	3201      	adds	r2, #1
200002a2:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
200002a4:	231f      	movs	r3, #31
200002a6:	18fb      	adds	r3, r7, r3
200002a8:	781b      	ldrb	r3, [r3, #0]
200002aa:	2b3f      	cmp	r3, #63	@ 0x3f
200002ac:	d9ea      	bls.n	20000284 <FLASH_Program_Fast+0x38>
  }

  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
200002ae:	46c0      	nop			@ (mov r8, r8)
200002b0:	4b07      	ldr	r3, [pc, #28]	@ (200002d0 <FLASH_Program_Fast+0x84>)
200002b2:	691a      	ldr	r2, [r3, #16]
200002b4:	2380      	movs	r3, #128	@ 0x80
200002b6:	025b      	lsls	r3, r3, #9
200002b8:	4013      	ands	r3, r2
200002ba:	d1f9      	bne.n	200002b0 <FLASH_Program_Fast+0x64>
200002bc:	693b      	ldr	r3, [r7, #16]
200002be:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200002c0:	68bb      	ldr	r3, [r7, #8]
200002c2:	f383 8810 	msr	PRIMASK, r3
}
200002c6:	46c0      	nop			@ (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
200002c8:	46c0      	nop			@ (mov r8, r8)
200002ca:	46bd      	mov	sp, r7
200002cc:	b008      	add	sp, #32
200002ce:	bd80      	pop	{r7, pc}
200002d0:	40022000 	.word	0x40022000
