================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |  1,358       | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 18,947       | user unroll pragmas are applied                                                        |
|               | (2) simplification          |  5,100       | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |  4,731       | user inline pragmas are applied                                                        |
|               | (4) simplification          |  4,612       | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |    916       | user array partition pragmas are applied                                               |
|               | (2) simplification          |    916       | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |    916       | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |    948       | apply array reshape pragmas                                                            |
|               | (5) access patterns         |    900       | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |    900       | loop and instruction simplification                                                    |
|               | (2) parallelization         |    900       | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |    900       | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |    900       | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |    903       | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |    908       | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+--------------------------------------+-------------------------+--------------+---------------+--------------+-------------+---------------+
| Function                             | Location                | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+--------------------------------------+-------------------------+--------------+---------------+--------------+-------------+---------------+
| + encoder                            | encoder.cpp:6           | 1,358        | 4,612         | 900          | 900         | 908           |
|  + dense<ap_uint<1>, ap_fixed<1...   | nnet_dense.h:36         |  624         |               |              |             |               |
|   + dense_latency<ap_uint<1>, ap...  | nnet_dense_latency.h:13 |  622         |               |              |             |               |
|      product                         | nnet_mult.h:70          |  238         |               |              |             |               |
|      cast<ap_uint<1>, ap_fixed<16... | nnet_mult.h:105         |    3         |               |              |             |               |
|    relu<ap_fixed<16, 6, AP_TRN,...   | nnet_activation.h:39    |  177         |  143          | 113          |  97         |  98           |
|  + dense<ap_fixed<16, 6, AP_TRN...   | nnet_dense.h:36         |  533         |               |              |             |               |
|   + dense_latency<ap_fixed<16, 6...  | nnet_dense_latency.h:13 |  531         |               |              |             |               |
|      product                         | nnet_mult.h:70          |  137         |               |              |             |               |
|      cast<ap_fixed<16, 6, AP_TRN,... | nnet_mult.h:110         |    3         |               |              |             |               |
|    dense_latency<ap_uint<1>, ap...   | nnet_dense_latency.h:13 |              | 3,856         | 584          | 583         | 584           |
|    dense_latency<ap_fixed<16, 6...   | nnet_dense_latency.h:13 |              |  599          | 164          | 148         | 149           |
+--------------------------------------+-------------------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


