
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ifconfig_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a28 <.init>:
  401a28:	stp	x29, x30, [sp, #-16]!
  401a2c:	mov	x29, sp
  401a30:	bl	401f00 <ferror@plt+0x60>
  401a34:	ldp	x29, x30, [sp], #16
  401a38:	ret

Disassembly of section .plt:

0000000000401a40 <memcpy@plt-0x20>:
  401a40:	stp	x16, x30, [sp, #-16]!
  401a44:	adrp	x16, 423000 <argp_failure@@Base+0x16610>
  401a48:	ldr	x17, [x16, #4088]
  401a4c:	add	x16, x16, #0xff8
  401a50:	br	x17
  401a54:	nop
  401a58:	nop
  401a5c:	nop

0000000000401a60 <memcpy@plt>:
  401a60:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16]
  401a68:	add	x16, x16, #0x0
  401a6c:	br	x17

0000000000401a70 <memmove@plt>:
  401a70:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #8]
  401a78:	add	x16, x16, #0x8
  401a7c:	br	x17

0000000000401a80 <gai_strerror@plt>:
  401a80:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #16]
  401a88:	add	x16, x16, #0x10
  401a8c:	br	x17

0000000000401a90 <freeaddrinfo@plt>:
  401a90:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #24]
  401a98:	add	x16, x16, #0x18
  401a9c:	br	x17

0000000000401aa0 <fwrite_unlocked@plt>:
  401aa0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #32]
  401aa8:	add	x16, x16, #0x20
  401aac:	br	x17

0000000000401ab0 <strtoul@plt>:
  401ab0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #40]
  401ab8:	add	x16, x16, #0x28
  401abc:	br	x17

0000000000401ac0 <strlen@plt>:
  401ac0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #48]
  401ac8:	add	x16, x16, #0x30
  401acc:	br	x17

0000000000401ad0 <fputs@plt>:
  401ad0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #56]
  401ad8:	add	x16, x16, #0x38
  401adc:	br	x17

0000000000401ae0 <exit@plt>:
  401ae0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #64]
  401ae8:	add	x16, x16, #0x40
  401aec:	br	x17

0000000000401af0 <error@plt>:
  401af0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #72]
  401af8:	add	x16, x16, #0x48
  401afc:	br	x17

0000000000401b00 <flockfile@plt>:
  401b00:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #80]
  401b08:	add	x16, x16, #0x50
  401b0c:	br	x17

0000000000401b10 <getnameinfo@plt>:
  401b10:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #88]
  401b18:	add	x16, x16, #0x58
  401b1c:	br	x17

0000000000401b20 <putc@plt>:
  401b20:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #96]
  401b28:	add	x16, x16, #0x60
  401b2c:	br	x17

0000000000401b30 <fputc@plt>:
  401b30:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #104]
  401b38:	add	x16, x16, #0x68
  401b3c:	br	x17

0000000000401b40 <qsort@plt>:
  401b40:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #112]
  401b48:	add	x16, x16, #0x70
  401b4c:	br	x17

0000000000401b50 <inet_ntoa@plt>:
  401b50:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #120]
  401b58:	add	x16, x16, #0x78
  401b5c:	br	x17

0000000000401b60 <__ctype_tolower_loc@plt>:
  401b60:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #128]
  401b68:	add	x16, x16, #0x80
  401b6c:	br	x17

0000000000401b70 <fileno@plt>:
  401b70:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #136]
  401b78:	add	x16, x16, #0x88
  401b7c:	br	x17

0000000000401b80 <fclose@plt>:
  401b80:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #144]
  401b88:	add	x16, x16, #0x90
  401b8c:	br	x17

0000000000401b90 <fopen@plt>:
  401b90:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #152]
  401b98:	add	x16, x16, #0x98
  401b9c:	br	x17

0000000000401ba0 <malloc@plt>:
  401ba0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #160]
  401ba8:	add	x16, x16, #0xa0
  401bac:	br	x17

0000000000401bb0 <funlockfile@plt>:
  401bb0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #168]
  401bb8:	add	x16, x16, #0xa8
  401bbc:	br	x17

0000000000401bc0 <strncmp@plt>:
  401bc0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #176]
  401bc8:	add	x16, x16, #0xb0
  401bcc:	br	x17

0000000000401bd0 <__libc_start_main@plt>:
  401bd0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #184]
  401bd8:	add	x16, x16, #0xb8
  401bdc:	br	x17

0000000000401be0 <memset@plt>:
  401be0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #192]
  401be8:	add	x16, x16, #0xc0
  401bec:	br	x17

0000000000401bf0 <sleep@plt>:
  401bf0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #200]
  401bf8:	add	x16, x16, #0xc8
  401bfc:	br	x17

0000000000401c00 <strerror_r@plt>:
  401c00:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #208]
  401c08:	add	x16, x16, #0xd0
  401c0c:	br	x17

0000000000401c10 <calloc@plt>:
  401c10:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #216]
  401c18:	add	x16, x16, #0xd8
  401c1c:	br	x17

0000000000401c20 <strcasecmp@plt>:
  401c20:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #224]
  401c28:	add	x16, x16, #0xe0
  401c2c:	br	x17

0000000000401c30 <realloc@plt>:
  401c30:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #232]
  401c38:	add	x16, x16, #0xe8
  401c3c:	br	x17

0000000000401c40 <strdup@plt>:
  401c40:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #240]
  401c48:	add	x16, x16, #0xf0
  401c4c:	br	x17

0000000000401c50 <strerror@plt>:
  401c50:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #248]
  401c58:	add	x16, x16, #0xf8
  401c5c:	br	x17

0000000000401c60 <close@plt>:
  401c60:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #256]
  401c68:	add	x16, x16, #0x100
  401c6c:	br	x17

0000000000401c70 <strrchr@plt>:
  401c70:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #264]
  401c78:	add	x16, x16, #0x108
  401c7c:	br	x17

0000000000401c80 <__gmon_start__@plt>:
  401c80:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #272]
  401c88:	add	x16, x16, #0x110
  401c8c:	br	x17

0000000000401c90 <abort@plt>:
  401c90:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #280]
  401c98:	add	x16, x16, #0x118
  401c9c:	br	x17

0000000000401ca0 <__overflow@plt>:
  401ca0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #288]
  401ca8:	add	x16, x16, #0x120
  401cac:	br	x17

0000000000401cb0 <strcmp@plt>:
  401cb0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #296]
  401cb8:	add	x16, x16, #0x128
  401cbc:	br	x17

0000000000401cc0 <__ctype_b_loc@plt>:
  401cc0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #304]
  401cc8:	add	x16, x16, #0x130
  401ccc:	br	x17

0000000000401cd0 <strtol@plt>:
  401cd0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #312]
  401cd8:	add	x16, x16, #0x138
  401cdc:	br	x17

0000000000401ce0 <fread@plt>:
  401ce0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #320]
  401ce8:	add	x16, x16, #0x140
  401cec:	br	x17

0000000000401cf0 <free@plt>:
  401cf0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401cf4:	ldr	x17, [x16, #328]
  401cf8:	add	x16, x16, #0x148
  401cfc:	br	x17

0000000000401d00 <strncasecmp@plt>:
  401d00:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401d04:	ldr	x17, [x16, #336]
  401d08:	add	x16, x16, #0x150
  401d0c:	br	x17

0000000000401d10 <strndup@plt>:
  401d10:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401d14:	ldr	x17, [x16, #344]
  401d18:	add	x16, x16, #0x158
  401d1c:	br	x17

0000000000401d20 <strchr@plt>:
  401d20:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401d24:	ldr	x17, [x16, #352]
  401d28:	add	x16, x16, #0x160
  401d2c:	br	x17

0000000000401d30 <fwrite@plt>:
  401d30:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401d34:	ldr	x17, [x16, #360]
  401d38:	add	x16, x16, #0x168
  401d3c:	br	x17

0000000000401d40 <socket@plt>:
  401d40:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401d44:	ldr	x17, [x16, #368]
  401d48:	add	x16, x16, #0x170
  401d4c:	br	x17

0000000000401d50 <ftello@plt>:
  401d50:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401d54:	ldr	x17, [x16, #376]
  401d58:	add	x16, x16, #0x178
  401d5c:	br	x17

0000000000401d60 <strcpy@plt>:
  401d60:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401d64:	ldr	x17, [x16, #384]
  401d68:	add	x16, x16, #0x180
  401d6c:	br	x17

0000000000401d70 <getaddrinfo@plt>:
  401d70:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401d74:	ldr	x17, [x16, #392]
  401d78:	add	x16, x16, #0x188
  401d7c:	br	x17

0000000000401d80 <memchr@plt>:
  401d80:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401d84:	ldr	x17, [x16, #400]
  401d88:	add	x16, x16, #0x190
  401d8c:	br	x17

0000000000401d90 <inet_aton@plt>:
  401d90:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401d94:	ldr	x17, [x16, #408]
  401d98:	add	x16, x16, #0x198
  401d9c:	br	x17

0000000000401da0 <__fxstat@plt>:
  401da0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401da4:	ldr	x17, [x16, #416]
  401da8:	add	x16, x16, #0x1a0
  401dac:	br	x17

0000000000401db0 <if_nametoindex@plt>:
  401db0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401db4:	ldr	x17, [x16, #424]
  401db8:	add	x16, x16, #0x1a8
  401dbc:	br	x17

0000000000401dc0 <strchrnul@plt>:
  401dc0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401dc4:	ldr	x17, [x16, #432]
  401dc8:	add	x16, x16, #0x1b0
  401dcc:	br	x17

0000000000401dd0 <strstr@plt>:
  401dd0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401dd4:	ldr	x17, [x16, #440]
  401dd8:	add	x16, x16, #0x1b8
  401ddc:	br	x17

0000000000401de0 <__isoc99_sscanf@plt>:
  401de0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401de4:	ldr	x17, [x16, #448]
  401de8:	add	x16, x16, #0x1c0
  401dec:	br	x17

0000000000401df0 <vsnprintf@plt>:
  401df0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401df4:	ldr	x17, [x16, #456]
  401df8:	add	x16, x16, #0x1c8
  401dfc:	br	x17

0000000000401e00 <fputs_unlocked@plt>:
  401e00:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401e04:	ldr	x17, [x16, #464]
  401e08:	add	x16, x16, #0x1d0
  401e0c:	br	x17

0000000000401e10 <strncpy@plt>:
  401e10:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401e14:	ldr	x17, [x16, #472]
  401e18:	add	x16, x16, #0x1d8
  401e1c:	br	x17

0000000000401e20 <vfprintf@plt>:
  401e20:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401e24:	ldr	x17, [x16, #480]
  401e28:	add	x16, x16, #0x1e0
  401e2c:	br	x17

0000000000401e30 <printf@plt>:
  401e30:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401e34:	ldr	x17, [x16, #488]
  401e38:	add	x16, x16, #0x1e8
  401e3c:	br	x17

0000000000401e40 <__assert_fail@plt>:
  401e40:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401e44:	ldr	x17, [x16, #496]
  401e48:	add	x16, x16, #0x1f0
  401e4c:	br	x17

0000000000401e50 <__errno_location@plt>:
  401e50:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401e54:	ldr	x17, [x16, #504]
  401e58:	add	x16, x16, #0x1f8
  401e5c:	br	x17

0000000000401e60 <getenv@plt>:
  401e60:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401e64:	ldr	x17, [x16, #512]
  401e68:	add	x16, x16, #0x200
  401e6c:	br	x17

0000000000401e70 <__getdelim@plt>:
  401e70:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401e74:	ldr	x17, [x16, #520]
  401e78:	add	x16, x16, #0x208
  401e7c:	br	x17

0000000000401e80 <fprintf@plt>:
  401e80:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401e84:	ldr	x17, [x16, #528]
  401e88:	add	x16, x16, #0x210
  401e8c:	br	x17

0000000000401e90 <ioctl@plt>:
  401e90:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401e94:	ldr	x17, [x16, #536]
  401e98:	add	x16, x16, #0x218
  401e9c:	br	x17

0000000000401ea0 <ferror@plt>:
  401ea0:	adrp	x16, 424000 <memcpy@GLIBC_2.17>
  401ea4:	ldr	x17, [x16, #544]
  401ea8:	add	x16, x16, #0x220
  401eac:	br	x17

Disassembly of section .text:

0000000000401eb0 <argp_parse@@Base-0x72f8>:
  401eb0:	mov	x29, #0x0                   	// #0
  401eb4:	mov	x30, #0x0                   	// #0
  401eb8:	mov	x5, x0
  401ebc:	ldr	x1, [sp]
  401ec0:	add	x2, sp, #0x8
  401ec4:	mov	x6, sp
  401ec8:	movz	x0, #0x0, lsl #48
  401ecc:	movk	x0, #0x0, lsl #32
  401ed0:	movk	x0, #0x40, lsl #16
  401ed4:	movk	x0, #0x1fbc
  401ed8:	movz	x3, #0x0, lsl #48
  401edc:	movk	x3, #0x0, lsl #32
  401ee0:	movk	x3, #0x40, lsl #16
  401ee4:	movk	x3, #0xfda8
  401ee8:	movz	x4, #0x0, lsl #48
  401eec:	movk	x4, #0x0, lsl #32
  401ef0:	movk	x4, #0x40, lsl #16
  401ef4:	movk	x4, #0xfe28
  401ef8:	bl	401bd0 <__libc_start_main@plt>
  401efc:	bl	401c90 <abort@plt>
  401f00:	adrp	x0, 423000 <argp_failure@@Base+0x16610>
  401f04:	ldr	x0, [x0, #4064]
  401f08:	cbz	x0, 401f10 <ferror@plt+0x70>
  401f0c:	b	401c80 <__gmon_start__@plt>
  401f10:	ret
  401f14:	nop
  401f18:	adrp	x0, 425000 <argp_failure@@Base+0x18610>
  401f1c:	add	x0, x0, #0x460
  401f20:	adrp	x1, 425000 <argp_failure@@Base+0x18610>
  401f24:	add	x1, x1, #0x460
  401f28:	cmp	x1, x0
  401f2c:	b.eq	401f44 <ferror@plt+0xa4>  // b.none
  401f30:	adrp	x1, 40f000 <argp_failure@@Base+0x2610>
  401f34:	ldr	x1, [x1, #3656]
  401f38:	cbz	x1, 401f44 <ferror@plt+0xa4>
  401f3c:	mov	x16, x1
  401f40:	br	x16
  401f44:	ret
  401f48:	adrp	x0, 425000 <argp_failure@@Base+0x18610>
  401f4c:	add	x0, x0, #0x460
  401f50:	adrp	x1, 425000 <argp_failure@@Base+0x18610>
  401f54:	add	x1, x1, #0x460
  401f58:	sub	x1, x1, x0
  401f5c:	lsr	x2, x1, #63
  401f60:	add	x1, x2, x1, asr #3
  401f64:	cmp	xzr, x1, asr #1
  401f68:	asr	x1, x1, #1
  401f6c:	b.eq	401f84 <ferror@plt+0xe4>  // b.none
  401f70:	adrp	x2, 40f000 <argp_failure@@Base+0x2610>
  401f74:	ldr	x2, [x2, #3664]
  401f78:	cbz	x2, 401f84 <ferror@plt+0xe4>
  401f7c:	mov	x16, x2
  401f80:	br	x16
  401f84:	ret
  401f88:	stp	x29, x30, [sp, #-32]!
  401f8c:	mov	x29, sp
  401f90:	str	x19, [sp, #16]
  401f94:	adrp	x19, 425000 <argp_failure@@Base+0x18610>
  401f98:	ldrb	w0, [x19, #1152]
  401f9c:	cbnz	w0, 401fac <ferror@plt+0x10c>
  401fa0:	bl	401f18 <ferror@plt+0x78>
  401fa4:	mov	w0, #0x1                   	// #1
  401fa8:	strb	w0, [x19, #1152]
  401fac:	ldr	x19, [sp, #16]
  401fb0:	ldp	x29, x30, [sp], #32
  401fb4:	ret
  401fb8:	b	401f48 <ferror@plt+0xa8>
  401fbc:	stp	x29, x30, [sp, #-96]!
  401fc0:	stp	x28, x27, [sp, #16]
  401fc4:	stp	x26, x25, [sp, #32]
  401fc8:	stp	x24, x23, [sp, #48]
  401fcc:	stp	x22, x21, [sp, #64]
  401fd0:	stp	x20, x19, [sp, #80]
  401fd4:	ldr	x8, [x1]
  401fd8:	mov	w20, w0
  401fdc:	mov	x29, sp
  401fe0:	mov	x19, x1
  401fe4:	mov	x0, x8
  401fe8:	bl	40a2c8 <argp_parse@@Base+0x1120>
  401fec:	mov	w0, w20
  401ff0:	mov	x1, x19
  401ff4:	bl	4039e8 <ferror@plt+0x1b48>
  401ff8:	mov	w0, #0x2                   	// #2
  401ffc:	mov	w1, #0x1                   	// #1
  402000:	mov	w2, wzr
  402004:	bl	401d40 <socket@plt>
  402008:	tbnz	w0, #31, 4020f4 <ferror@plt+0x254>
  40200c:	adrp	x23, 425000 <argp_failure@@Base+0x18610>
  402010:	ldr	w8, [x23, #1432]
  402014:	mov	w19, w0
  402018:	cmp	w8, #0x1
  40201c:	b.lt	4020c8 <ferror@plt+0x228>  // b.tstop
  402020:	adrp	x26, 425000 <argp_failure@@Base+0x18610>
  402024:	ldr	x21, [x26, #1416]
  402028:	adrp	x22, 40f000 <argp_failure@@Base+0x2610>
  40202c:	mov	w20, wzr
  402030:	adrp	x24, 425000 <argp_failure@@Base+0x18610>
  402034:	mov	w27, #0x58                  	// #88
  402038:	add	x22, x22, #0xf99
  40203c:	adrp	x25, 425000 <argp_failure@@Base+0x18610>
  402040:	b	402070 <ferror@plt+0x1d0>
  402044:	mov	w0, w19
  402048:	mov	x1, x21
  40204c:	bl	402e08 <ferror@plt+0xf68>
  402050:	mov	w20, w0
  402054:	cbnz	w0, 4020ac <ferror@plt+0x20c>
  402058:	ldr	x8, [x26, #1416]
  40205c:	ldrsw	x9, [x23, #1432]
  402060:	add	x21, x21, #0x58
  402064:	madd	x8, x9, x27, x8
  402068:	cmp	x21, x8
  40206c:	b.cs	4020ac <ferror@plt+0x20c>  // b.hs, b.nlast
  402070:	ldr	w8, [x24, #1460]
  402074:	cbz	w8, 402044 <ferror@plt+0x1a4>
  402078:	ldr	x0, [x21]
  40207c:	bl	401db0 <if_nametoindex@plt>
  402080:	cbz	w0, 402058 <ferror@plt+0x1b8>
  402084:	add	w28, w20, #0x1
  402088:	cbz	w20, 402098 <ferror@plt+0x1f8>
  40208c:	ldr	x1, [x25, #1136]
  402090:	mov	w0, #0x20                  	// #32
  402094:	bl	401b20 <putc@plt>
  402098:	ldr	x1, [x21]
  40209c:	mov	x0, x22
  4020a0:	bl	401e30 <printf@plt>
  4020a4:	mov	w20, w28
  4020a8:	b	402058 <ferror@plt+0x1b8>
  4020ac:	cbz	w20, 4020cc <ferror@plt+0x22c>
  4020b0:	ldr	w8, [x24, #1460]
  4020b4:	cbz	w8, 4020cc <ferror@plt+0x22c>
  4020b8:	ldr	x1, [x25, #1136]
  4020bc:	mov	w0, #0xa                   	// #10
  4020c0:	bl	401b20 <putc@plt>
  4020c4:	b	4020cc <ferror@plt+0x22c>
  4020c8:	mov	w20, wzr
  4020cc:	mov	w0, w19
  4020d0:	bl	401c60 <close@plt>
  4020d4:	mov	w0, w20
  4020d8:	ldp	x20, x19, [sp, #80]
  4020dc:	ldp	x22, x21, [sp, #64]
  4020e0:	ldp	x24, x23, [sp, #48]
  4020e4:	ldp	x26, x25, [sp, #32]
  4020e8:	ldp	x28, x27, [sp, #16]
  4020ec:	ldp	x29, x30, [sp], #96
  4020f0:	ret
  4020f4:	bl	401e50 <__errno_location@plt>
  4020f8:	ldr	w1, [x0]
  4020fc:	adrp	x2, 40f000 <argp_failure@@Base+0x2610>
  402100:	add	x2, x2, #0xe58
  402104:	mov	w0, wzr
  402108:	bl	401af0 <error@plt>
  40210c:	mov	w0, #0x1                   	// #1
  402110:	bl	401ae0 <exit@plt>
  402114:	stp	x29, x30, [sp, #-96]!
  402118:	stp	x20, x19, [sp, #80]
  40211c:	adrp	x19, 424000 <argp_failure@@Base+0x17610>
  402120:	ldr	x8, [x19, #568]
  402124:	stp	x24, x23, [sp, #48]
  402128:	mov	x20, x0
  40212c:	mov	x24, xzr
  402130:	stp	x28, x27, [sp, #16]
  402134:	stp	x26, x25, [sp, #32]
  402138:	stp	x22, x21, [sp, #64]
  40213c:	mov	x29, sp
  402140:	cbz	x8, 402174 <ferror@plt+0x2d4>
  402144:	adrp	x21, 424000 <argp_failure@@Base+0x17610>
  402148:	add	x21, x21, #0x248
  40214c:	b	402158 <ferror@plt+0x2b8>
  402150:	ldr	x8, [x21], #16
  402154:	cbz	x8, 402174 <ferror@plt+0x2d4>
  402158:	ldur	w9, [x21, #-4]
  40215c:	cbnz	w9, 402150 <ferror@plt+0x2b0>
  402160:	mov	x0, x8
  402164:	bl	401ac0 <strlen@plt>
  402168:	add	x8, x24, x0
  40216c:	add	x24, x8, #0x1
  402170:	b	402150 <ferror@plt+0x2b0>
  402174:	add	x0, x24, #0xa0
  402178:	bl	40ac4c <argp_parse@@Base+0x1aa4>
  40217c:	ldr	x8, [x19, #568]
  402180:	mov	x19, x0
  402184:	mov	x21, xzr
  402188:	cbz	x8, 402228 <ferror@plt+0x388>
  40218c:	adrp	x26, 424000 <argp_failure@@Base+0x17610>
  402190:	adrp	x22, 40f000 <argp_failure@@Base+0x2610>
  402194:	add	x25, x19, #0xa0
  402198:	add	x26, x26, #0x238
  40219c:	mov	w27, #0x48                  	// #72
  4021a0:	add	x22, x22, #0xee8
  4021a4:	b	4021b8 <ferror@plt+0x318>
  4021a8:	strb	wzr, [x25], #1
  4021ac:	mov	x21, x28
  4021b0:	ldr	x8, [x26, #16]!
  4021b4:	cbz	x8, 402228 <ferror@plt+0x388>
  4021b8:	ldr	w8, [x26, #12]
  4021bc:	cbnz	w8, 4021b0 <ferror@plt+0x310>
  4021c0:	ldrb	w8, [x26, #8]
  4021c4:	tst	w8, w27
  4021c8:	b.ne	4021b0 <ferror@plt+0x310>  // b.any
  4021cc:	ldr	x23, [x26]
  4021d0:	mov	w2, #0x2                   	// #2
  4021d4:	mov	x1, x22
  4021d8:	add	x28, x21, #0x1
  4021dc:	mov	x0, x23
  4021e0:	str	x25, [x19, x21, lsl #3]
  4021e4:	bl	401bc0 <strncmp@plt>
  4021e8:	cmp	w0, #0x0
  4021ec:	cset	w8, eq  // eq = none
  4021f0:	lsl	x8, x8, #1
  4021f4:	ldrb	w21, [x23, x8]
  4021f8:	add	x8, x23, #0x2
  4021fc:	csel	x23, x8, x23, eq  // eq = none
  402200:	cbz	w21, 4021a8 <ferror@plt+0x308>
  402204:	bl	401b60 <__ctype_tolower_loc@plt>
  402208:	add	x8, x23, #0x1
  40220c:	ldr	x9, [x0]
  402210:	and	x10, x21, #0xff
  402214:	ldr	w9, [x9, x10, lsl #2]
  402218:	strb	w9, [x25], #1
  40221c:	ldrb	w21, [x8], #1
  402220:	cbnz	w21, 40220c <ferror@plt+0x36c>
  402224:	b	4021a8 <ferror@plt+0x308>
  402228:	adrp	x3, 402000 <ferror@plt+0x160>
  40222c:	add	x3, x3, #0x34c
  402230:	mov	w2, #0x8                   	// #8
  402234:	mov	x0, x19
  402238:	mov	x1, x21
  40223c:	bl	401b40 <qsort@plt>
  402240:	add	x22, x24, x21, lsl #1
  402244:	cbz	x20, 40227c <ferror@plt+0x3dc>
  402248:	mov	x0, x20
  40224c:	bl	401ac0 <strlen@plt>
  402250:	add	x8, x22, x0
  402254:	add	x0, x8, #0x24
  402258:	bl	40ac4c <argp_parse@@Base+0x1aa4>
  40225c:	mov	x1, x20
  402260:	mov	x22, x0
  402264:	bl	401d60 <strcpy@plt>
  402268:	mov	x0, x20
  40226c:	bl	401ac0 <strlen@plt>
  402270:	add	x20, x22, x0
  402274:	cbnz	x21, 402290 <ferror@plt+0x3f0>
  402278:	b	402304 <ferror@plt+0x464>
  40227c:	add	x0, x22, #0x24
  402280:	bl	40ac4c <argp_parse@@Base+0x1aa4>
  402284:	mov	x22, x0
  402288:	mov	x20, x0
  40228c:	cbz	x21, 402304 <ferror@plt+0x464>
  402290:	mov	x25, xzr
  402294:	mov	w26, #0x202c                	// #8236
  402298:	b	4022a8 <ferror@plt+0x408>
  40229c:	add	x25, x25, #0x1
  4022a0:	cmp	x25, x21
  4022a4:	b.eq	402304 <ferror@plt+0x464>  // b.none
  4022a8:	cbz	x25, 4022d4 <ferror@plt+0x434>
  4022ac:	add	x8, x19, x25, lsl #3
  4022b0:	ldp	x24, x23, [x8, #-8]
  4022b4:	mov	x0, x24
  4022b8:	bl	401ac0 <strlen@plt>
  4022bc:	mov	x2, x0
  4022c0:	mov	x0, x24
  4022c4:	mov	x1, x23
  4022c8:	bl	401bc0 <strncmp@plt>
  4022cc:	cbnz	w0, 4022d8 <ferror@plt+0x438>
  4022d0:	b	40229c <ferror@plt+0x3fc>
  4022d4:	ldr	x23, [x19]
  4022d8:	mov	x0, x20
  4022dc:	mov	x1, x23
  4022e0:	bl	401d60 <strcpy@plt>
  4022e4:	ldr	x0, [x19, x25, lsl #3]
  4022e8:	bl	401ac0 <strlen@plt>
  4022ec:	add	x25, x25, #0x1
  4022f0:	cmp	x25, x21
  4022f4:	add	x20, x20, x0
  4022f8:	b.cs	4022a0 <ferror@plt+0x400>  // b.hs, b.nlast
  4022fc:	strh	w26, [x20], #2
  402300:	b	4022a0 <ferror@plt+0x400>
  402304:	adrp	x8, 40f000 <argp_failure@@Base+0x2610>
  402308:	add	x8, x8, #0xeeb
  40230c:	ldp	q1, q0, [x8]
  402310:	mov	w8, #0x6365                	// #25445
  402314:	movk	w8, #0x2e74, lsl #16
  402318:	mov	x0, x19
  40231c:	stur	w8, [x20, #31]
  402320:	stp	q1, q0, [x20]
  402324:	strb	wzr, [x20, #35]
  402328:	bl	401cf0 <free@plt>
  40232c:	mov	x0, x22
  402330:	ldp	x20, x19, [sp, #80]
  402334:	ldp	x22, x21, [sp, #64]
  402338:	ldp	x24, x23, [sp, #48]
  40233c:	ldp	x26, x25, [sp, #32]
  402340:	ldp	x28, x27, [sp, #16]
  402344:	ldp	x29, x30, [sp], #96
  402348:	ret
  40234c:	ldr	x0, [x0]
  402350:	ldr	x1, [x1]
  402354:	b	401cb0 <strcmp@plt>
  402358:	stp	x29, x30, [sp, #-64]!
  40235c:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  402360:	stp	x22, x21, [sp, #32]
  402364:	ldr	x22, [x8, #568]
  402368:	stp	x24, x23, [sp, #16]
  40236c:	stp	x20, x19, [sp, #48]
  402370:	mov	x29, sp
  402374:	cbz	x22, 402400 <ferror@plt+0x560>
  402378:	adrp	x23, 424000 <argp_failure@@Base+0x17610>
  40237c:	mov	x19, x1
  402380:	add	x23, x23, #0x238
  402384:	b	402390 <ferror@plt+0x4f0>
  402388:	ldr	x22, [x23, #16]!
  40238c:	cbz	x22, 402400 <ferror@plt+0x560>
  402390:	ldr	w8, [x23, #8]
  402394:	cmp	w8, w0
  402398:	b.ne	402388 <ferror@plt+0x4e8>  // b.any
  40239c:	ldr	w8, [x23, #12]
  4023a0:	cbnz	w8, 402388 <ferror@plt+0x4e8>
  4023a4:	mov	x20, x22
  4023a8:	cbz	x19, 4023f4 <ferror@plt+0x554>
  4023ac:	mov	w24, #0x10                  	// #16
  4023b0:	mov	x20, x22
  4023b4:	mov	x0, x19
  4023b8:	mov	x1, x20
  4023bc:	bl	401dd0 <strstr@plt>
  4023c0:	cbz	x0, 4023f4 <ferror@plt+0x554>
  4023c4:	ldurb	w8, [x0, #-1]
  4023c8:	mov	x21, x0
  4023cc:	cmp	w8, #0x3a
  4023d0:	b.ne	4023f4 <ferror@plt+0x554>  // b.any
  4023d4:	mov	x0, x20
  4023d8:	bl	401ac0 <strlen@plt>
  4023dc:	ldrb	w8, [x21, x0]
  4023e0:	cmp	w8, #0x3a
  4023e4:	b.ne	4023f4 <ferror@plt+0x554>  // b.any
  4023e8:	ldr	x20, [x23, x24]
  4023ec:	add	x24, x24, #0x10
  4023f0:	cbnz	x20, 4023b4 <ferror@plt+0x514>
  4023f4:	cmp	x20, #0x0
  4023f8:	csel	x0, x22, x20, eq  // eq = none
  4023fc:	b	402404 <ferror@plt+0x564>
  402400:	mov	x0, xzr
  402404:	ldp	x20, x19, [sp, #48]
  402408:	ldp	x22, x21, [sp, #32]
  40240c:	ldp	x24, x23, [sp, #16]
  402410:	ldp	x29, x30, [sp], #64
  402414:	ret
  402418:	stp	x29, x30, [sp, #-64]!
  40241c:	str	x23, [sp, #16]
  402420:	stp	x22, x21, [sp, #32]
  402424:	stp	x20, x19, [sp, #48]
  402428:	mov	x19, x2
  40242c:	mov	x21, x1
  402430:	subs	x23, x1, #0x2
  402434:	mov	x20, x0
  402438:	mov	x29, sp
  40243c:	b.cc	40247c <ferror@plt+0x5dc>  // b.lo, b.ul, b.last
  402440:	ldrb	w8, [x20]
  402444:	cmp	w8, #0x2d
  402448:	b.ne	40245c <ferror@plt+0x5bc>  // b.any
  40244c:	add	x20, x20, #0x1
  402450:	sub	x21, x21, #0x1
  402454:	mov	w22, #0x1                   	// #1
  402458:	b	402480 <ferror@plt+0x5e0>
  40245c:	cmp	x21, #0x3
  402460:	b.cc	4024d4 <ferror@plt+0x634>  // b.lo, b.ul, b.last
  402464:	adrp	x1, 40f000 <argp_failure@@Base+0x2610>
  402468:	add	x1, x1, #0xee8
  40246c:	mov	w2, #0x2                   	// #2
  402470:	mov	x0, x20
  402474:	bl	401d00 <strncasecmp@plt>
  402478:	cbz	w0, 4024e0 <ferror@plt+0x640>
  40247c:	mov	w22, wzr
  402480:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  402484:	ldr	x0, [x8, #568]
  402488:	cbz	x0, 4024c0 <ferror@plt+0x620>
  40248c:	adrp	x23, 424000 <argp_failure@@Base+0x17610>
  402490:	add	x23, x23, #0x248
  402494:	mov	x1, x20
  402498:	mov	x2, x21
  40249c:	bl	401d00 <strncasecmp@plt>
  4024a0:	cbz	w0, 4024b0 <ferror@plt+0x610>
  4024a4:	ldr	x0, [x23], #16
  4024a8:	cbnz	x0, 402494 <ferror@plt+0x5f4>
  4024ac:	b	4024c0 <ferror@plt+0x620>
  4024b0:	ldur	w8, [x23, #-4]
  4024b4:	eor	w8, w8, w22
  4024b8:	str	w8, [x19]
  4024bc:	ldur	w0, [x23, #-8]
  4024c0:	ldp	x20, x19, [sp, #48]
  4024c4:	ldp	x22, x21, [sp, #32]
  4024c8:	ldr	x23, [sp, #16]
  4024cc:	ldp	x29, x30, [sp], #64
  4024d0:	ret
  4024d4:	mov	w22, wzr
  4024d8:	mov	w21, #0x2                   	// #2
  4024dc:	b	402480 <ferror@plt+0x5e0>
  4024e0:	add	x20, x20, #0x2
  4024e4:	mov	w22, #0x1                   	// #1
  4024e8:	mov	x21, x23
  4024ec:	b	402480 <ferror@plt+0x5e0>
  4024f0:	stp	x29, x30, [sp, #-64]!
  4024f4:	str	x23, [sp, #16]
  4024f8:	stp	x22, x21, [sp, #32]
  4024fc:	stp	x20, x19, [sp, #48]
  402500:	mov	x29, sp
  402504:	mov	x19, x1
  402508:	mov	x20, x0
  40250c:	bl	401ac0 <strlen@plt>
  402510:	mov	x21, x0
  402514:	subs	x23, x0, #0x2
  402518:	b.cc	402558 <ferror@plt+0x6b8>  // b.lo, b.ul, b.last
  40251c:	ldrb	w8, [x20]
  402520:	cmp	w8, #0x2d
  402524:	b.ne	402538 <ferror@plt+0x698>  // b.any
  402528:	add	x20, x20, #0x1
  40252c:	sub	x21, x21, #0x1
  402530:	mov	w22, #0x1                   	// #1
  402534:	b	40255c <ferror@plt+0x6bc>
  402538:	cmp	x21, #0x3
  40253c:	b.cc	4025b0 <ferror@plt+0x710>  // b.lo, b.ul, b.last
  402540:	adrp	x1, 40f000 <argp_failure@@Base+0x2610>
  402544:	add	x1, x1, #0xee8
  402548:	mov	w2, #0x2                   	// #2
  40254c:	mov	x0, x20
  402550:	bl	401d00 <strncasecmp@plt>
  402554:	cbz	w0, 4025bc <ferror@plt+0x71c>
  402558:	mov	w22, wzr
  40255c:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  402560:	ldr	x0, [x8, #568]
  402564:	cbz	x0, 40259c <ferror@plt+0x6fc>
  402568:	adrp	x23, 424000 <argp_failure@@Base+0x17610>
  40256c:	add	x23, x23, #0x248
  402570:	mov	x1, x20
  402574:	mov	x2, x21
  402578:	bl	401d00 <strncasecmp@plt>
  40257c:	cbz	w0, 40258c <ferror@plt+0x6ec>
  402580:	ldr	x0, [x23], #16
  402584:	cbnz	x0, 402570 <ferror@plt+0x6d0>
  402588:	b	40259c <ferror@plt+0x6fc>
  40258c:	ldur	w8, [x23, #-4]
  402590:	eor	w8, w8, w22
  402594:	str	w8, [x19]
  402598:	ldur	w0, [x23, #-8]
  40259c:	ldp	x20, x19, [sp, #48]
  4025a0:	ldp	x22, x21, [sp, #32]
  4025a4:	ldr	x23, [sp, #16]
  4025a8:	ldp	x29, x30, [sp], #64
  4025ac:	ret
  4025b0:	mov	w22, wzr
  4025b4:	mov	w21, #0x2                   	// #2
  4025b8:	b	40255c <ferror@plt+0x6bc>
  4025bc:	add	x20, x20, #0x2
  4025c0:	mov	w22, #0x1                   	// #1
  4025c4:	mov	x21, x23
  4025c8:	b	40255c <ferror@plt+0x6bc>
  4025cc:	subs	x8, x2, #0x1
  4025d0:	b.eq	402608 <ferror@plt+0x768>  // b.none
  4025d4:	adrp	x9, 40f000 <argp_failure@@Base+0x2610>
  4025d8:	add	x9, x9, #0xf18
  4025dc:	b	4025e8 <ferror@plt+0x748>
  4025e0:	add	x9, x9, #0x8
  4025e4:	cbz	x8, 402608 <ferror@plt+0x768>
  4025e8:	ldur	w10, [x9, #-4]
  4025ec:	cbz	w10, 402608 <ferror@plt+0x768>
  4025f0:	tst	w10, w0
  4025f4:	b.eq	4025e0 <ferror@plt+0x740>  // b.none
  4025f8:	ldr	w10, [x9]
  4025fc:	sub	x8, x8, #0x1
  402600:	strb	w10, [x1], #1
  402604:	b	4025e0 <ferror@plt+0x740>
  402608:	strb	wzr, [x1]
  40260c:	ret
  402610:	sub	sp, sp, #0x70
  402614:	stp	x29, x30, [sp, #16]
  402618:	stp	x28, x27, [sp, #32]
  40261c:	stp	x26, x25, [sp, #48]
  402620:	stp	x24, x23, [sp, #64]
  402624:	stp	x22, x21, [sp, #80]
  402628:	stp	x20, x19, [sp, #96]
  40262c:	add	x29, sp, #0x10
  402630:	cbz	w0, 402778 <ferror@plt+0x8d8>
  402634:	mov	x23, x1
  402638:	mov	w20, w0
  40263c:	and	w8, w2, #0xff
  402640:	mov	w27, wzr
  402644:	mov	w10, #0x1                   	// #1
  402648:	stur	w8, [x29, #-4]
  40264c:	str	w2, [sp, #8]
  402650:	cbz	x1, 402780 <ferror@plt+0x8e0>
  402654:	adrp	x19, 424000 <argp_failure@@Base+0x17610>
  402658:	adrp	x22, 424000 <argp_failure@@Base+0x17610>
  40265c:	add	x19, x19, #0x238
  402660:	mov	w21, #0x1                   	// #1
  402664:	tst	w20, w21
  402668:	b.eq	402738 <ferror@plt+0x898>  // b.none
  40266c:	ldr	x25, [x22, #568]
  402670:	cbz	x25, 402738 <ferror@plt+0x898>
  402674:	mov	x24, x19
  402678:	b	402684 <ferror@plt+0x7e4>
  40267c:	ldr	x25, [x24, #16]!
  402680:	cbz	x25, 402738 <ferror@plt+0x898>
  402684:	ldr	w8, [x24, #8]
  402688:	cmp	w8, w21
  40268c:	b.ne	40267c <ferror@plt+0x7dc>  // b.any
  402690:	ldr	w8, [x24, #12]
  402694:	cbnz	w8, 40267c <ferror@plt+0x7dc>
  402698:	mov	w19, w27
  40269c:	mov	w28, w10
  4026a0:	mov	w27, #0x10                  	// #16
  4026a4:	mov	x22, x25
  4026a8:	mov	x0, x23
  4026ac:	mov	x1, x22
  4026b0:	bl	401dd0 <strstr@plt>
  4026b4:	cbz	x0, 4026e8 <ferror@plt+0x848>
  4026b8:	ldurb	w8, [x0, #-1]
  4026bc:	mov	x26, x0
  4026c0:	cmp	w8, #0x3a
  4026c4:	b.ne	4026e8 <ferror@plt+0x848>  // b.any
  4026c8:	mov	x0, x22
  4026cc:	bl	401ac0 <strlen@plt>
  4026d0:	ldrb	w8, [x26, x0]
  4026d4:	cmp	w8, #0x3a
  4026d8:	b.ne	4026e8 <ferror@plt+0x848>  // b.any
  4026dc:	ldr	x22, [x24, x27]
  4026e0:	add	x27, x27, #0x10
  4026e4:	cbnz	x22, 4026a8 <ferror@plt+0x808>
  4026e8:	cmp	x22, #0x0
  4026ec:	csel	x25, x25, x22, eq  // eq = none
  4026f0:	cbz	x25, 402750 <ferror@plt+0x8b0>
  4026f4:	mov	w27, w19
  4026f8:	cbnz	w28, 402710 <ferror@plt+0x870>
  4026fc:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  402700:	ldr	x1, [x8, #1136]
  402704:	ldur	w0, [x29, #-4]
  402708:	bl	401b20 <putc@plt>
  40270c:	add	w27, w27, #0x1
  402710:	adrp	x0, 40f000 <argp_failure@@Base+0x2610>
  402714:	adrp	x19, 424000 <argp_failure@@Base+0x17610>
  402718:	add	x0, x0, #0xf99
  40271c:	mov	x1, x25
  402720:	adrp	x22, 424000 <argp_failure@@Base+0x17610>
  402724:	add	x19, x19, #0x238
  402728:	bl	401e30 <printf@plt>
  40272c:	mov	w10, wzr
  402730:	add	w27, w0, w27
  402734:	bic	w20, w20, w21
  402738:	cmp	w20, #0x0
  40273c:	lsl	w21, w21, #1
  402740:	cset	w8, ne  // ne = any
  402744:	cbz	w21, 402810 <ferror@plt+0x970>
  402748:	cbnz	w20, 402664 <ferror@plt+0x7c4>
  40274c:	b	402810 <ferror@plt+0x970>
  402750:	mov	w27, w19
  402754:	adrp	x19, 424000 <argp_failure@@Base+0x17610>
  402758:	mov	w10, w28
  40275c:	adrp	x22, 424000 <argp_failure@@Base+0x17610>
  402760:	add	x19, x19, #0x238
  402764:	cmp	w20, #0x0
  402768:	lsl	w21, w21, #1
  40276c:	cset	w8, ne  // ne = any
  402770:	cbnz	w21, 402748 <ferror@plt+0x8a8>
  402774:	b	402810 <ferror@plt+0x970>
  402778:	mov	w27, wzr
  40277c:	b	402844 <ferror@plt+0x9a4>
  402780:	adrp	x25, 424000 <argp_failure@@Base+0x17610>
  402784:	adrp	x23, 40f000 <argp_failure@@Base+0x2610>
  402788:	adrp	x21, 424000 <argp_failure@@Base+0x17610>
  40278c:	add	x25, x25, #0x248
  402790:	adrp	x26, 425000 <argp_failure@@Base+0x18610>
  402794:	add	x23, x23, #0xf99
  402798:	mov	w28, #0x1                   	// #1
  40279c:	tst	w20, w28
  4027a0:	b.eq	4027fc <ferror@plt+0x95c>  // b.none
  4027a4:	ldr	x24, [x21, #568]
  4027a8:	cbz	x24, 4027fc <ferror@plt+0x95c>
  4027ac:	mov	x8, x25
  4027b0:	b	4027bc <ferror@plt+0x91c>
  4027b4:	ldr	x24, [x8], #16
  4027b8:	cbz	x24, 4027fc <ferror@plt+0x95c>
  4027bc:	ldur	w9, [x8, #-8]
  4027c0:	cmp	w9, w28
  4027c4:	b.ne	4027b4 <ferror@plt+0x914>  // b.any
  4027c8:	ldur	w9, [x8, #-4]
  4027cc:	cbnz	w9, 4027b4 <ferror@plt+0x914>
  4027d0:	cbnz	w10, 4027e4 <ferror@plt+0x944>
  4027d4:	ldr	x1, [x26, #1136]
  4027d8:	ldur	w0, [x29, #-4]
  4027dc:	bl	401b20 <putc@plt>
  4027e0:	add	w27, w27, #0x1
  4027e4:	mov	x0, x23
  4027e8:	mov	x1, x24
  4027ec:	bl	401e30 <printf@plt>
  4027f0:	mov	w10, wzr
  4027f4:	add	w27, w0, w27
  4027f8:	bic	w20, w20, w28
  4027fc:	cmp	w20, #0x0
  402800:	lsl	w28, w28, #1
  402804:	cset	w8, ne  // ne = any
  402808:	cbz	w28, 402810 <ferror@plt+0x970>
  40280c:	cbnz	w20, 40279c <ferror@plt+0x8fc>
  402810:	cbz	w8, 402844 <ferror@plt+0x9a4>
  402814:	cbnz	w10, 402830 <ferror@plt+0x990>
  402818:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40281c:	ldr	x1, [x8, #1136]
  402820:	ldr	w8, [sp, #8]
  402824:	and	w0, w8, #0xff
  402828:	bl	401b20 <putc@plt>
  40282c:	add	w27, w27, #0x1
  402830:	adrp	x0, 40f000 <argp_failure@@Base+0x2610>
  402834:	add	x0, x0, #0xf0f
  402838:	mov	w1, w20
  40283c:	bl	401e30 <printf@plt>
  402840:	add	w27, w0, w27
  402844:	mov	w0, w27
  402848:	ldp	x20, x19, [sp, #96]
  40284c:	ldp	x22, x21, [sp, #80]
  402850:	ldp	x24, x23, [sp, #64]
  402854:	ldp	x26, x25, [sp, #48]
  402858:	ldp	x28, x27, [sp, #32]
  40285c:	ldp	x29, x30, [sp, #16]
  402860:	add	sp, sp, #0x70
  402864:	ret
  402868:	sub	sp, sp, #0x80
  40286c:	stp	x20, x19, [sp, #112]
  402870:	mov	x20, x2
  402874:	stp	x22, x21, [sp, #96]
  402878:	mov	x19, x1
  40287c:	mov	w21, w0
  402880:	movi	v0.2d, #0x0
  402884:	mov	w8, #0x2                   	// #2
  402888:	add	x2, sp, #0x10
  40288c:	add	x3, sp, #0x8
  402890:	mov	x0, x20
  402894:	mov	x1, xzr
  402898:	stp	x29, x30, [sp, #80]
  40289c:	add	x29, sp, #0x50
  4028a0:	stp	q0, q0, [sp, #16]
  4028a4:	str	q0, [sp, #48]
  4028a8:	str	w8, [sp, #20]
  4028ac:	bl	401d70 <getaddrinfo@plt>
  4028b0:	cbz	w0, 4028d8 <ferror@plt+0xa38>
  4028b4:	bl	401a80 <gai_strerror@plt>
  4028b8:	adrp	x2, 40f000 <argp_failure@@Base+0x2610>
  4028bc:	mov	x4, x0
  4028c0:	add	x2, x2, #0xf84
  4028c4:	mov	w0, wzr
  4028c8:	mov	w1, wzr
  4028cc:	mov	x3, x20
  4028d0:	bl	401af0 <error@plt>
  4028d4:	b	402914 <ferror@plt+0xa74>
  4028d8:	ldr	x8, [sp, #8]
  4028dc:	cbz	x8, 4028f4 <ferror@plt+0xa54>
  4028e0:	ldr	w9, [x8, #4]
  4028e4:	cmp	w9, #0x2
  4028e8:	b.eq	40292c <ferror@plt+0xa8c>  // b.none
  4028ec:	ldr	x8, [x8, #40]
  4028f0:	cbnz	x8, 4028e0 <ferror@plt+0xa40>
  4028f4:	adrp	x2, 40f000 <argp_failure@@Base+0x2610>
  4028f8:	add	x2, x2, #0xf9c
  4028fc:	mov	w0, wzr
  402900:	mov	w1, wzr
  402904:	mov	x3, x20
  402908:	bl	401af0 <error@plt>
  40290c:	ldr	x0, [sp, #8]
  402910:	bl	401a90 <freeaddrinfo@plt>
  402914:	mov	w0, #0xffffffff            	// #-1
  402918:	ldp	x20, x19, [sp, #112]
  40291c:	ldp	x22, x21, [sp, #96]
  402920:	ldp	x29, x30, [sp, #80]
  402924:	add	sp, sp, #0x80
  402928:	ret
  40292c:	ldr	x0, [x8, #24]
  402930:	ldr	w1, [x8, #16]
  402934:	sub	x2, x29, #0x10
  402938:	mov	w3, #0x10                  	// #16
  40293c:	mov	w6, #0x1                   	// #1
  402940:	mov	x4, xzr
  402944:	mov	w5, wzr
  402948:	bl	401b10 <getnameinfo@plt>
  40294c:	ldr	x8, [sp, #8]
  402950:	mov	w22, w0
  402954:	mov	x0, x8
  402958:	bl	401a90 <freeaddrinfo@plt>
  40295c:	cbz	w22, 402968 <ferror@plt+0xac8>
  402960:	mov	w0, w22
  402964:	b	4028b4 <ferror@plt+0xa14>
  402968:	mov	w8, #0x2                   	// #2
  40296c:	add	x1, x19, #0x14
  402970:	sub	x0, x29, #0x10
  402974:	strh	w8, [x19, #16]
  402978:	bl	401d90 <inet_aton@plt>
  40297c:	cbz	w0, 4029c4 <ferror@plt+0xb24>
  402980:	mov	w1, #0x8916                	// #35094
  402984:	mov	w0, w21
  402988:	mov	x2, x19
  40298c:	bl	40af78 <argp_parse@@Base+0x1dd0>
  402990:	tbnz	w0, #31, 4029d8 <ferror@plt+0xb38>
  402994:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  402998:	ldr	w8, [x8, #1456]
  40299c:	cbz	w8, 4029bc <ferror@plt+0xb1c>
  4029a0:	ldr	w0, [x19, #20]
  4029a4:	bl	401b50 <inet_ntoa@plt>
  4029a8:	mov	x2, x0
  4029ac:	adrp	x0, 40f000 <argp_failure@@Base+0x2610>
  4029b0:	add	x0, x0, #0xff5
  4029b4:	mov	x1, x19
  4029b8:	bl	401e30 <printf@plt>
  4029bc:	mov	w0, wzr
  4029c0:	b	402918 <ferror@plt+0xa78>
  4029c4:	adrp	x2, 40f000 <argp_failure@@Base+0x2610>
  4029c8:	add	x2, x2, #0xfc3
  4029cc:	sub	x3, x29, #0x10
  4029d0:	mov	w1, wzr
  4029d4:	b	4029f4 <ferror@plt+0xb54>
  4029d8:	bl	401e50 <__errno_location@plt>
  4029dc:	ldr	w1, [x0]
  4029e0:	adrp	x2, 40f000 <argp_failure@@Base+0x2610>
  4029e4:	adrp	x3, 40f000 <argp_failure@@Base+0x2610>
  4029e8:	add	x2, x2, #0xfdf
  4029ec:	add	x3, x3, #0xfe9
  4029f0:	mov	w0, wzr
  4029f4:	bl	401af0 <error@plt>
  4029f8:	b	402914 <ferror@plt+0xa74>
  4029fc:	stp	x29, x30, [sp, #-48]!
  402a00:	mov	w8, #0x2                   	// #2
  402a04:	str	x21, [sp, #16]
  402a08:	stp	x20, x19, [sp, #32]
  402a0c:	mov	x19, x1
  402a10:	mov	w21, w0
  402a14:	strh	w8, [x1, #16]
  402a18:	add	x1, x1, #0x14
  402a1c:	mov	x0, x2
  402a20:	mov	x29, sp
  402a24:	mov	x20, x2
  402a28:	bl	401d90 <inet_aton@plt>
  402a2c:	cbz	w0, 402a80 <ferror@plt+0xbe0>
  402a30:	mov	w1, #0x891c                	// #35100
  402a34:	mov	w0, w21
  402a38:	mov	x2, x19
  402a3c:	bl	40af78 <argp_parse@@Base+0x1dd0>
  402a40:	tbnz	w0, #31, 402a94 <ferror@plt+0xbf4>
  402a44:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  402a48:	ldr	w8, [x8, #1456]
  402a4c:	cbz	w8, 402a6c <ferror@plt+0xbcc>
  402a50:	ldr	w0, [x19, #20]
  402a54:	bl	401b50 <inet_ntoa@plt>
  402a58:	mov	x2, x0
  402a5c:	adrp	x0, 410000 <argp_failure@@Base+0x3610>
  402a60:	add	x0, x0, #0x2a
  402a64:	mov	x1, x19
  402a68:	bl	401e30 <printf@plt>
  402a6c:	mov	w0, wzr
  402a70:	ldp	x20, x19, [sp, #32]
  402a74:	ldr	x21, [sp, #16]
  402a78:	ldp	x29, x30, [sp], #48
  402a7c:	ret
  402a80:	adrp	x2, 40f000 <argp_failure@@Base+0x2610>
  402a84:	add	x2, x2, #0xfc3
  402a88:	mov	w1, wzr
  402a8c:	mov	x3, x20
  402a90:	b	402ab0 <ferror@plt+0xc10>
  402a94:	bl	401e50 <__errno_location@plt>
  402a98:	ldr	w1, [x0]
  402a9c:	adrp	x2, 40f000 <argp_failure@@Base+0x2610>
  402aa0:	adrp	x3, 410000 <argp_failure@@Base+0x3610>
  402aa4:	add	x2, x2, #0xfdf
  402aa8:	add	x3, x3, #0x1b
  402aac:	mov	w0, wzr
  402ab0:	bl	401af0 <error@plt>
  402ab4:	mov	w0, #0xffffffff            	// #-1
  402ab8:	ldp	x20, x19, [sp, #32]
  402abc:	ldr	x21, [sp, #16]
  402ac0:	ldp	x29, x30, [sp], #48
  402ac4:	ret
  402ac8:	stp	x29, x30, [sp, #-48]!
  402acc:	mov	w8, #0x2                   	// #2
  402ad0:	str	x21, [sp, #16]
  402ad4:	stp	x20, x19, [sp, #32]
  402ad8:	mov	x19, x1
  402adc:	mov	w21, w0
  402ae0:	strh	w8, [x1, #16]
  402ae4:	add	x1, x1, #0x14
  402ae8:	mov	x0, x2
  402aec:	mov	x29, sp
  402af0:	mov	x20, x2
  402af4:	bl	401d90 <inet_aton@plt>
  402af8:	cbz	w0, 402b4c <ferror@plt+0xcac>
  402afc:	mov	w1, #0x8918                	// #35096
  402b00:	mov	w0, w21
  402b04:	mov	x2, x19
  402b08:	bl	40af78 <argp_parse@@Base+0x1dd0>
  402b0c:	tbnz	w0, #31, 402b60 <ferror@plt+0xcc0>
  402b10:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  402b14:	ldr	w8, [x8, #1456]
  402b18:	cbz	w8, 402b38 <ferror@plt+0xc98>
  402b1c:	ldr	w0, [x19, #20]
  402b20:	bl	401b50 <inet_ntoa@plt>
  402b24:	mov	x2, x0
  402b28:	adrp	x0, 410000 <argp_failure@@Base+0x3610>
  402b2c:	add	x0, x0, #0x5f
  402b30:	mov	x1, x19
  402b34:	bl	401e30 <printf@plt>
  402b38:	mov	w0, wzr
  402b3c:	ldp	x20, x19, [sp, #32]
  402b40:	ldr	x21, [sp, #16]
  402b44:	ldp	x29, x30, [sp], #48
  402b48:	ret
  402b4c:	adrp	x2, 40f000 <argp_failure@@Base+0x2610>
  402b50:	add	x2, x2, #0xfc3
  402b54:	mov	w1, wzr
  402b58:	mov	x3, x20
  402b5c:	b	402b7c <ferror@plt+0xcdc>
  402b60:	bl	401e50 <__errno_location@plt>
  402b64:	ldr	w1, [x0]
  402b68:	adrp	x2, 40f000 <argp_failure@@Base+0x2610>
  402b6c:	adrp	x3, 410000 <argp_failure@@Base+0x3610>
  402b70:	add	x2, x2, #0xfdf
  402b74:	add	x3, x3, #0x50
  402b78:	mov	w0, wzr
  402b7c:	bl	401af0 <error@plt>
  402b80:	mov	w0, #0xffffffff            	// #-1
  402b84:	ldp	x20, x19, [sp, #32]
  402b88:	ldr	x21, [sp, #16]
  402b8c:	ldp	x29, x30, [sp], #48
  402b90:	ret
  402b94:	stp	x29, x30, [sp, #-48]!
  402b98:	mov	w8, #0x2                   	// #2
  402b9c:	str	x21, [sp, #16]
  402ba0:	stp	x20, x19, [sp, #32]
  402ba4:	mov	x19, x1
  402ba8:	mov	w21, w0
  402bac:	strh	w8, [x1, #16]
  402bb0:	add	x1, x1, #0x14
  402bb4:	mov	x0, x2
  402bb8:	mov	x29, sp
  402bbc:	mov	x20, x2
  402bc0:	bl	401d90 <inet_aton@plt>
  402bc4:	cbz	w0, 402c18 <ferror@plt+0xd78>
  402bc8:	mov	w1, #0x891a                	// #35098
  402bcc:	mov	w0, w21
  402bd0:	mov	x2, x19
  402bd4:	bl	40af78 <argp_parse@@Base+0x1dd0>
  402bd8:	tbnz	w0, #31, 402c2c <ferror@plt+0xd8c>
  402bdc:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  402be0:	ldr	w8, [x8, #1456]
  402be4:	cbz	w8, 402c04 <ferror@plt+0xd64>
  402be8:	ldr	w0, [x19, #20]
  402bec:	bl	401b50 <inet_ntoa@plt>
  402bf0:	mov	x2, x0
  402bf4:	adrp	x0, 410000 <argp_failure@@Base+0x3610>
  402bf8:	add	x0, x0, #0x99
  402bfc:	mov	x1, x19
  402c00:	bl	401e30 <printf@plt>
  402c04:	mov	w0, wzr
  402c08:	ldp	x20, x19, [sp, #32]
  402c0c:	ldr	x21, [sp, #16]
  402c10:	ldp	x29, x30, [sp], #48
  402c14:	ret
  402c18:	adrp	x2, 40f000 <argp_failure@@Base+0x2610>
  402c1c:	add	x2, x2, #0xfc3
  402c20:	mov	w1, wzr
  402c24:	mov	x3, x20
  402c28:	b	402c48 <ferror@plt+0xda8>
  402c2c:	bl	401e50 <__errno_location@plt>
  402c30:	ldr	w1, [x0]
  402c34:	adrp	x2, 40f000 <argp_failure@@Base+0x2610>
  402c38:	adrp	x3, 410000 <argp_failure@@Base+0x3610>
  402c3c:	add	x2, x2, #0xfdf
  402c40:	add	x3, x3, #0x8a
  402c44:	mov	w0, wzr
  402c48:	bl	401af0 <error@plt>
  402c4c:	mov	w0, #0xffffffff            	// #-1
  402c50:	ldp	x20, x19, [sp, #32]
  402c54:	ldr	x21, [sp, #16]
  402c58:	ldp	x29, x30, [sp], #48
  402c5c:	ret
  402c60:	stp	x29, x30, [sp, #-32]!
  402c64:	str	x19, [sp, #16]
  402c68:	mov	x19, x1
  402c6c:	str	w2, [x1, #16]
  402c70:	mov	w1, #0x8922                	// #35106
  402c74:	mov	x2, x19
  402c78:	mov	x29, sp
  402c7c:	bl	40af78 <argp_parse@@Base+0x1dd0>
  402c80:	tbnz	w0, #31, 402cb4 <ferror@plt+0xe14>
  402c84:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  402c88:	ldr	w8, [x8, #1456]
  402c8c:	cbz	w8, 402ca4 <ferror@plt+0xe04>
  402c90:	ldr	w2, [x19, #16]
  402c94:	adrp	x0, 410000 <argp_failure@@Base+0x3610>
  402c98:	add	x0, x0, #0xdb
  402c9c:	mov	x1, x19
  402ca0:	bl	401e30 <printf@plt>
  402ca4:	mov	w0, wzr
  402ca8:	ldr	x19, [sp, #16]
  402cac:	ldp	x29, x30, [sp], #32
  402cb0:	ret
  402cb4:	bl	401e50 <__errno_location@plt>
  402cb8:	ldr	w1, [x0]
  402cbc:	adrp	x2, 410000 <argp_failure@@Base+0x3610>
  402cc0:	add	x2, x2, #0xc9
  402cc4:	mov	w0, wzr
  402cc8:	bl	401af0 <error@plt>
  402ccc:	mov	w0, #0xffffffff            	// #-1
  402cd0:	ldr	x19, [sp, #16]
  402cd4:	ldp	x29, x30, [sp], #32
  402cd8:	ret
  402cdc:	stp	x29, x30, [sp, #-32]!
  402ce0:	str	x19, [sp, #16]
  402ce4:	mov	x19, x1
  402ce8:	str	w2, [x1, #16]
  402cec:	mov	w1, #0x891e                	// #35102
  402cf0:	mov	x2, x19
  402cf4:	mov	x29, sp
  402cf8:	bl	40af78 <argp_parse@@Base+0x1dd0>
  402cfc:	tbnz	w0, #31, 402d30 <ferror@plt+0xe90>
  402d00:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  402d04:	ldr	w8, [x8, #1456]
  402d08:	cbz	w8, 402d20 <ferror@plt+0xe80>
  402d0c:	ldr	w2, [x19, #16]
  402d10:	adrp	x0, 410000 <argp_failure@@Base+0x3610>
  402d14:	add	x0, x0, #0x110
  402d18:	mov	x1, x19
  402d1c:	bl	401e30 <printf@plt>
  402d20:	mov	w0, wzr
  402d24:	ldr	x19, [sp, #16]
  402d28:	ldp	x29, x30, [sp], #32
  402d2c:	ret
  402d30:	bl	401e50 <__errno_location@plt>
  402d34:	ldr	w1, [x0]
  402d38:	adrp	x2, 410000 <argp_failure@@Base+0x3610>
  402d3c:	add	x2, x2, #0xfb
  402d40:	mov	w0, wzr
  402d44:	bl	401af0 <error@plt>
  402d48:	mov	w0, #0xffffffff            	// #-1
  402d4c:	ldr	x19, [sp, #16]
  402d50:	ldp	x29, x30, [sp], #32
  402d54:	ret
  402d58:	sub	sp, sp, #0x60
  402d5c:	stp	x29, x30, [sp, #48]
  402d60:	stp	x22, x21, [sp, #64]
  402d64:	stp	x20, x19, [sp, #80]
  402d68:	ldr	x8, [x1, #32]
  402d6c:	ldp	q1, q0, [x1]
  402d70:	mov	w22, w2
  402d74:	mov	x19, x1
  402d78:	mov	x2, sp
  402d7c:	mov	w1, #0x8913                	// #35091
  402d80:	add	x29, sp, #0x30
  402d84:	mov	w21, w3
  402d88:	mov	w20, w0
  402d8c:	str	x8, [sp, #32]
  402d90:	stp	q1, q0, [sp]
  402d94:	bl	40af78 <argp_parse@@Base+0x1dd0>
  402d98:	tbnz	w0, #31, 402dc8 <ferror@plt+0xf28>
  402d9c:	ldrh	w8, [sp, #16]
  402da0:	mov	w1, #0x8914                	// #35092
  402da4:	mov	w0, w20
  402da8:	mov	x2, x19
  402dac:	orr	w8, w8, w22
  402db0:	bic	w8, w8, w21
  402db4:	strh	w8, [x19, #16]
  402db8:	bl	40af78 <argp_parse@@Base+0x1dd0>
  402dbc:	tbnz	w0, #31, 402dd4 <ferror@plt+0xf34>
  402dc0:	mov	w0, wzr
  402dc4:	b	402df4 <ferror@plt+0xf54>
  402dc8:	adrp	x19, 410000 <argp_failure@@Base+0x3610>
  402dcc:	add	x19, x19, #0x133
  402dd0:	b	402ddc <ferror@plt+0xf3c>
  402dd4:	adrp	x19, 410000 <argp_failure@@Base+0x3610>
  402dd8:	add	x19, x19, #0x147
  402ddc:	bl	401e50 <__errno_location@plt>
  402de0:	ldr	w1, [x0]
  402de4:	mov	w0, wzr
  402de8:	mov	x2, x19
  402dec:	bl	401af0 <error@plt>
  402df0:	mov	w0, #0xffffffff            	// #-1
  402df4:	ldp	x20, x19, [sp, #80]
  402df8:	ldp	x22, x21, [sp, #64]
  402dfc:	ldp	x29, x30, [sp, #48]
  402e00:	add	sp, sp, #0x60
  402e04:	ret
  402e08:	sub	sp, sp, #0x50
  402e0c:	movi	v0.2d, #0x0
  402e10:	stp	x29, x30, [sp, #48]
  402e14:	stp	x20, x19, [sp, #64]
  402e18:	str	xzr, [sp, #32]
  402e1c:	stp	q0, q0, [sp]
  402e20:	mov	x19, x1
  402e24:	ldr	x1, [x1]
  402e28:	mov	w20, w0
  402e2c:	mov	x0, sp
  402e30:	mov	w2, #0x10                  	// #16
  402e34:	add	x29, sp, #0x30
  402e38:	bl	401e10 <strncpy@plt>
  402e3c:	strb	wzr, [sp, #15]
  402e40:	ldr	w8, [x19, #8]
  402e44:	tbz	w8, #3, 402e70 <ferror@plt+0xfd0>
  402e48:	ldr	x2, [x19, #40]
  402e4c:	mov	x1, sp
  402e50:	mov	w0, w20
  402e54:	bl	402868 <ferror@plt+0x9c8>
  402e58:	cbz	w0, 402e6c <ferror@plt+0xfcc>
  402e5c:	ldp	x20, x19, [sp, #64]
  402e60:	ldp	x29, x30, [sp, #48]
  402e64:	add	sp, sp, #0x50
  402e68:	ret
  402e6c:	ldr	w8, [x19, #8]
  402e70:	tbz	w8, #4, 402e8c <ferror@plt+0xfec>
  402e74:	ldr	x2, [x19, #48]
  402e78:	mov	x1, sp
  402e7c:	mov	w0, w20
  402e80:	bl	4029fc <ferror@plt+0xb5c>
  402e84:	cbnz	w0, 402e5c <ferror@plt+0xfbc>
  402e88:	ldr	w8, [x19, #8]
  402e8c:	tbz	w8, #5, 402ea8 <ferror@plt+0x1008>
  402e90:	ldr	x2, [x19, #56]
  402e94:	mov	x1, sp
  402e98:	mov	w0, w20
  402e9c:	bl	402ac8 <ferror@plt+0xc28>
  402ea0:	cbnz	w0, 402e5c <ferror@plt+0xfbc>
  402ea4:	ldr	w8, [x19, #8]
  402ea8:	tbz	w8, #6, 402ec4 <ferror@plt+0x1024>
  402eac:	ldr	x2, [x19, #64]
  402eb0:	mov	x1, sp
  402eb4:	mov	w0, w20
  402eb8:	bl	402b94 <ferror@plt+0xcf4>
  402ebc:	cbnz	w0, 402e5c <ferror@plt+0xfbc>
  402ec0:	ldr	w8, [x19, #8]
  402ec4:	tbz	w8, #7, 402f04 <ferror@plt+0x1064>
  402ec8:	ldr	w8, [x19, #72]
  402ecc:	mov	x2, sp
  402ed0:	mov	w1, #0x8922                	// #35106
  402ed4:	mov	w0, w20
  402ed8:	str	w8, [sp, #16]
  402edc:	bl	40af78 <argp_parse@@Base+0x1dd0>
  402ee0:	tbnz	w0, #31, 402fb0 <ferror@plt+0x1110>
  402ee4:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  402ee8:	ldr	w8, [x8, #1456]
  402eec:	cbz	w8, 402f04 <ferror@plt+0x1064>
  402ef0:	ldr	w2, [sp, #16]
  402ef4:	adrp	x0, 410000 <argp_failure@@Base+0x3610>
  402ef8:	add	x0, x0, #0xdb
  402efc:	mov	x1, sp
  402f00:	bl	401e30 <printf@plt>
  402f04:	ldrb	w8, [x19, #9]
  402f08:	tbz	w8, #0, 402f48 <ferror@plt+0x10a8>
  402f0c:	ldr	w8, [x19, #76]
  402f10:	mov	x2, sp
  402f14:	mov	w1, #0x891e                	// #35102
  402f18:	mov	w0, w20
  402f1c:	str	w8, [sp, #16]
  402f20:	bl	40af78 <argp_parse@@Base+0x1dd0>
  402f24:	tbnz	w0, #31, 402fc4 <ferror@plt+0x1124>
  402f28:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  402f2c:	ldr	w8, [x8, #1456]
  402f30:	cbz	w8, 402f48 <ferror@plt+0x10a8>
  402f34:	ldr	w2, [sp, #16]
  402f38:	adrp	x0, 410000 <argp_failure@@Base+0x3610>
  402f3c:	add	x0, x0, #0x110
  402f40:	mov	x1, sp
  402f44:	bl	401e30 <printf@plt>
  402f48:	ldrb	w8, [x19, #8]
  402f4c:	tbz	w8, #0, 402f64 <ferror@plt+0x10c4>
  402f50:	ldr	x2, [x19, #16]
  402f54:	mov	x1, sp
  402f58:	mov	w0, w20
  402f5c:	bl	408dc0 <ferror@plt+0x6f20>
  402f60:	cbnz	w0, 402e5c <ferror@plt+0xfbc>
  402f64:	ldp	w2, w3, [x19, #80]
  402f68:	orr	w8, w2, w3
  402f6c:	cbz	w8, 402f80 <ferror@plt+0x10e0>
  402f70:	mov	x1, sp
  402f74:	mov	w0, w20
  402f78:	bl	402d58 <ferror@plt+0xeb8>
  402f7c:	cbnz	w0, 402e5c <ferror@plt+0xfbc>
  402f80:	ldrb	w8, [x19, #8]
  402f84:	tbz	w8, #1, 402f9c <ferror@plt+0x10fc>
  402f88:	ldr	x1, [x19]
  402f8c:	ldr	x3, [x19, #24]
  402f90:	mov	x2, sp
  402f94:	mov	w0, w20
  402f98:	bl	407664 <ferror@plt+0x57c4>
  402f9c:	mov	w0, wzr
  402fa0:	ldp	x20, x19, [sp, #64]
  402fa4:	ldp	x29, x30, [sp, #48]
  402fa8:	add	sp, sp, #0x50
  402fac:	ret
  402fb0:	bl	401e50 <__errno_location@plt>
  402fb4:	ldr	w1, [x0]
  402fb8:	adrp	x2, 410000 <argp_failure@@Base+0x3610>
  402fbc:	add	x2, x2, #0xc9
  402fc0:	b	402fd4 <ferror@plt+0x1134>
  402fc4:	bl	401e50 <__errno_location@plt>
  402fc8:	ldr	w1, [x0]
  402fcc:	adrp	x2, 410000 <argp_failure@@Base+0x3610>
  402fd0:	add	x2, x2, #0xfb
  402fd4:	mov	w0, wzr
  402fd8:	bl	401af0 <error@plt>
  402fdc:	mov	w0, #0xffffffff            	// #-1
  402fe0:	ldp	x20, x19, [sp, #64]
  402fe4:	ldp	x29, x30, [sp, #48]
  402fe8:	add	sp, sp, #0x50
  402fec:	ret
  402ff0:	stp	x29, x30, [sp, #-32]!
  402ff4:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  402ff8:	ldr	x8, [x8, #904]
  402ffc:	stp	x20, x19, [sp, #16]
  403000:	mov	x29, sp
  403004:	cbz	x8, 40302c <ferror@plt+0x118c>
  403008:	adrp	x19, 424000 <argp_failure@@Base+0x17610>
  40300c:	mov	x20, x0
  403010:	add	x19, x19, #0x388
  403014:	mov	x0, x8
  403018:	mov	x1, x20
  40301c:	bl	401cb0 <strcmp@plt>
  403020:	cbz	w0, 403030 <ferror@plt+0x1190>
  403024:	ldr	x8, [x19, #24]!
  403028:	cbnz	x8, 403014 <ferror@plt+0x1174>
  40302c:	mov	x19, xzr
  403030:	mov	x0, x19
  403034:	ldp	x20, x19, [sp, #16]
  403038:	ldp	x29, x30, [sp], #32
  40303c:	ret
  403040:	stp	x29, x30, [sp, #-48]!
  403044:	stp	x20, x19, [sp, #32]
  403048:	adrp	x20, 425000 <argp_failure@@Base+0x18610>
  40304c:	ldrsw	x10, [x20, #1432]
  403050:	str	x21, [sp, #16]
  403054:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  403058:	mov	x19, x0
  40305c:	ldr	x0, [x21, #1416]
  403060:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  403064:	mov	w9, #0x1                   	// #1
  403068:	mov	w11, #0x58                  	// #88
  40306c:	str	w9, [x8, #1452]
  403070:	add	x8, x10, #0x1
  403074:	mul	x1, x8, x11
  403078:	mov	x29, sp
  40307c:	str	w8, [x20, #1432]
  403080:	bl	401c30 <realloc@plt>
  403084:	str	x0, [x21, #1416]
  403088:	cbnz	x0, 4030a8 <ferror@plt+0x1208>
  40308c:	bl	401e50 <__errno_location@plt>
  403090:	ldr	w1, [x0]
  403094:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403098:	add	x2, x2, #0x120
  40309c:	mov	w0, #0x1                   	// #1
  4030a0:	bl	401af0 <error@plt>
  4030a4:	ldr	x0, [x21, #1416]
  4030a8:	ldrsw	x8, [x20, #1432]
  4030ac:	mov	w9, #0x58                  	// #88
  4030b0:	movi	v0.2d, #0x0
  4030b4:	ldr	x21, [sp, #16]
  4030b8:	madd	x0, x8, x9, x0
  4030bc:	str	x19, [x0, #-88]!
  4030c0:	stur	q0, [x0, #72]
  4030c4:	stur	q0, [x0, #56]
  4030c8:	stur	q0, [x0, #40]
  4030cc:	stur	q0, [x0, #24]
  4030d0:	stur	q0, [x0, #8]
  4030d4:	ldp	x20, x19, [sp, #32]
  4030d8:	ldp	x29, x30, [sp], #48
  4030dc:	ret
  4030e0:	stp	x29, x30, [sp, #-32]!
  4030e4:	stp	x20, x19, [sp, #16]
  4030e8:	mov	x20, x1
  4030ec:	mov	x19, x0
  4030f0:	mov	x29, sp
  4030f4:	cbz	x0, 40313c <ferror@plt+0x129c>
  4030f8:	ldr	w8, [x19, #8]
  4030fc:	tbz	w8, #3, 403124 <ferror@plt+0x1284>
  403100:	ldr	x4, [x19]
  403104:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403108:	adrp	x3, 40f000 <argp_failure@@Base+0x2610>
  40310c:	add	x2, x2, #0x170
  403110:	add	x3, x3, #0xfd7
  403114:	mov	w0, #0x1                   	// #1
  403118:	mov	w1, wzr
  40311c:	bl	401af0 <error@plt>
  403120:	ldr	w8, [x19, #8]
  403124:	orr	w8, w8, #0x8
  403128:	str	x20, [x19, #40]
  40312c:	str	w8, [x19, #8]
  403130:	ldp	x20, x19, [sp, #16]
  403134:	ldp	x29, x30, [sp], #32
  403138:	ret
  40313c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403140:	adrp	x3, 40f000 <argp_failure@@Base+0x2610>
  403144:	add	x2, x2, #0x14d
  403148:	add	x3, x3, #0xfd7
  40314c:	mov	w0, #0x1                   	// #1
  403150:	mov	w1, wzr
  403154:	mov	x4, x20
  403158:	bl	401af0 <error@plt>
  40315c:	ldr	w8, [x19, #8]
  403160:	tbnz	w8, #3, 403100 <ferror@plt+0x1260>
  403164:	b	403124 <ferror@plt+0x1284>
  403168:	stp	x29, x30, [sp, #-32]!
  40316c:	stp	x20, x19, [sp, #16]
  403170:	mov	x20, x1
  403174:	mov	x19, x0
  403178:	mov	x29, sp
  40317c:	cbz	x0, 4031c4 <ferror@plt+0x1324>
  403180:	ldr	w8, [x19, #8]
  403184:	tbz	w8, #4, 4031ac <ferror@plt+0x130c>
  403188:	ldr	x4, [x19]
  40318c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403190:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  403194:	add	x2, x2, #0x170
  403198:	add	x3, x3, #0x197
  40319c:	mov	w0, #0x1                   	// #1
  4031a0:	mov	w1, wzr
  4031a4:	bl	401af0 <error@plt>
  4031a8:	ldr	w8, [x19, #8]
  4031ac:	orr	w8, w8, #0x10
  4031b0:	str	x20, [x19, #48]
  4031b4:	str	w8, [x19, #8]
  4031b8:	ldp	x20, x19, [sp, #16]
  4031bc:	ldp	x29, x30, [sp], #32
  4031c0:	ret
  4031c4:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  4031c8:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  4031cc:	add	x2, x2, #0x14d
  4031d0:	add	x3, x3, #0x197
  4031d4:	mov	w0, #0x1                   	// #1
  4031d8:	mov	w1, wzr
  4031dc:	mov	x4, x20
  4031e0:	bl	401af0 <error@plt>
  4031e4:	ldr	w8, [x19, #8]
  4031e8:	tbnz	w8, #4, 403188 <ferror@plt+0x12e8>
  4031ec:	b	4031ac <ferror@plt+0x130c>
  4031f0:	stp	x29, x30, [sp, #-32]!
  4031f4:	stp	x20, x19, [sp, #16]
  4031f8:	mov	x20, x1
  4031fc:	mov	x19, x0
  403200:	mov	x29, sp
  403204:	cbz	x0, 40324c <ferror@plt+0x13ac>
  403208:	ldr	w8, [x19, #8]
  40320c:	tbz	w8, #5, 403234 <ferror@plt+0x1394>
  403210:	ldr	x4, [x19]
  403214:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403218:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  40321c:	add	x2, x2, #0x170
  403220:	add	x3, x3, #0x19f
  403224:	mov	w0, #0x1                   	// #1
  403228:	mov	w1, wzr
  40322c:	bl	401af0 <error@plt>
  403230:	ldr	w8, [x19, #8]
  403234:	orr	w8, w8, #0x20
  403238:	str	x20, [x19, #56]
  40323c:	str	w8, [x19, #8]
  403240:	ldp	x20, x19, [sp, #16]
  403244:	ldp	x29, x30, [sp], #32
  403248:	ret
  40324c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403250:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  403254:	add	x2, x2, #0x14d
  403258:	add	x3, x3, #0x19f
  40325c:	mov	w0, #0x1                   	// #1
  403260:	mov	w1, wzr
  403264:	mov	x4, x20
  403268:	bl	401af0 <error@plt>
  40326c:	ldr	w8, [x19, #8]
  403270:	tbnz	w8, #5, 403210 <ferror@plt+0x1370>
  403274:	b	403234 <ferror@plt+0x1394>
  403278:	stp	x29, x30, [sp, #-32]!
  40327c:	stp	x20, x19, [sp, #16]
  403280:	mov	x20, x1
  403284:	mov	x19, x0
  403288:	mov	x29, sp
  40328c:	cbz	x0, 4032d4 <ferror@plt+0x1434>
  403290:	ldr	w8, [x19, #8]
  403294:	tbz	w8, #6, 4032bc <ferror@plt+0x141c>
  403298:	ldr	x4, [x19]
  40329c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  4032a0:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  4032a4:	add	x2, x2, #0x170
  4032a8:	add	x3, x3, #0x1ba
  4032ac:	mov	w0, #0x1                   	// #1
  4032b0:	mov	w1, wzr
  4032b4:	bl	401af0 <error@plt>
  4032b8:	ldr	w8, [x19, #8]
  4032bc:	orr	w8, w8, #0x40
  4032c0:	str	x20, [x19, #64]
  4032c4:	str	w8, [x19, #8]
  4032c8:	ldp	x20, x19, [sp, #16]
  4032cc:	ldp	x29, x30, [sp], #32
  4032d0:	ret
  4032d4:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  4032d8:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  4032dc:	add	x2, x2, #0x14d
  4032e0:	add	x3, x3, #0x1ba
  4032e4:	mov	w0, #0x1                   	// #1
  4032e8:	mov	w1, wzr
  4032ec:	mov	x4, x20
  4032f0:	bl	401af0 <error@plt>
  4032f4:	ldr	w8, [x19, #8]
  4032f8:	tbnz	w8, #6, 403298 <ferror@plt+0x13f8>
  4032fc:	b	4032bc <ferror@plt+0x141c>
  403300:	sub	sp, sp, #0x30
  403304:	stp	x20, x19, [sp, #32]
  403308:	mov	x20, x1
  40330c:	mov	x19, x0
  403310:	stp	x29, x30, [sp, #16]
  403314:	add	x29, sp, #0x10
  403318:	cbz	x0, 4033a4 <ferror@plt+0x1504>
  40331c:	ldrb	w8, [x19, #8]
  403320:	tbz	w8, #7, 403344 <ferror@plt+0x14a4>
  403324:	ldr	x4, [x19]
  403328:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  40332c:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  403330:	add	x2, x2, #0x170
  403334:	add	x3, x3, #0x1f0
  403338:	mov	w0, #0x1                   	// #1
  40333c:	mov	w1, wzr
  403340:	bl	401af0 <error@plt>
  403344:	add	x1, sp, #0x8
  403348:	mov	x0, x20
  40334c:	mov	w2, wzr
  403350:	bl	401cd0 <strtol@plt>
  403354:	str	w0, [x19, #72]
  403358:	ldrb	w8, [x20]
  40335c:	cbz	w8, 40336c <ferror@plt+0x14cc>
  403360:	ldr	x8, [sp, #8]
  403364:	ldrb	w8, [x8]
  403368:	cbz	w8, 403388 <ferror@plt+0x14e8>
  40336c:	ldr	x4, [x19]
  403370:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403374:	add	x2, x2, #0x1fa
  403378:	mov	w0, #0x1                   	// #1
  40337c:	mov	w1, wzr
  403380:	mov	x3, x20
  403384:	bl	401af0 <error@plt>
  403388:	ldr	w8, [x19, #8]
  40338c:	orr	w8, w8, #0x80
  403390:	str	w8, [x19, #8]
  403394:	ldp	x20, x19, [sp, #32]
  403398:	ldp	x29, x30, [sp, #16]
  40339c:	add	sp, sp, #0x30
  4033a0:	ret
  4033a4:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  4033a8:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  4033ac:	add	x2, x2, #0x1cc
  4033b0:	add	x3, x3, #0x1f0
  4033b4:	mov	w0, #0x1                   	// #1
  4033b8:	mov	w1, wzr
  4033bc:	mov	x4, x20
  4033c0:	bl	401af0 <error@plt>
  4033c4:	ldrb	w8, [x19, #8]
  4033c8:	tbnz	w8, #7, 403324 <ferror@plt+0x1484>
  4033cc:	b	403344 <ferror@plt+0x14a4>
  4033d0:	sub	sp, sp, #0x30
  4033d4:	stp	x20, x19, [sp, #32]
  4033d8:	mov	x20, x1
  4033dc:	mov	x19, x0
  4033e0:	stp	x29, x30, [sp, #16]
  4033e4:	add	x29, sp, #0x10
  4033e8:	cbz	x0, 403474 <ferror@plt+0x15d4>
  4033ec:	ldrb	w8, [x19, #9]
  4033f0:	tbz	w8, #0, 403414 <ferror@plt+0x1574>
  4033f4:	ldr	x4, [x19]
  4033f8:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  4033fc:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  403400:	add	x2, x2, #0x170
  403404:	add	x3, x3, #0x22c
  403408:	mov	w0, #0x1                   	// #1
  40340c:	mov	w1, wzr
  403410:	bl	401af0 <error@plt>
  403414:	add	x1, sp, #0x8
  403418:	mov	x0, x20
  40341c:	mov	w2, wzr
  403420:	bl	401cd0 <strtol@plt>
  403424:	str	w0, [x19, #76]
  403428:	ldrb	w8, [x20]
  40342c:	cbz	w8, 40343c <ferror@plt+0x159c>
  403430:	ldr	x8, [sp, #8]
  403434:	ldrb	w8, [x8]
  403438:	cbz	w8, 403458 <ferror@plt+0x15b8>
  40343c:	ldr	x4, [x19]
  403440:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403444:	add	x2, x2, #0x1fa
  403448:	mov	w0, #0x1                   	// #1
  40344c:	mov	w1, wzr
  403450:	mov	x3, x20
  403454:	bl	401af0 <error@plt>
  403458:	ldr	w8, [x19, #8]
  40345c:	orr	w8, w8, #0x100
  403460:	str	w8, [x19, #8]
  403464:	ldp	x20, x19, [sp, #32]
  403468:	ldp	x29, x30, [sp, #16]
  40346c:	add	sp, sp, #0x30
  403470:	ret
  403474:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403478:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  40347c:	add	x2, x2, #0x1cc
  403480:	add	x3, x3, #0x22c
  403484:	mov	w0, #0x1                   	// #1
  403488:	mov	w1, wzr
  40348c:	mov	x4, x20
  403490:	bl	401af0 <error@plt>
  403494:	ldrb	w8, [x19, #9]
  403498:	tbnz	w8, #0, 4033f4 <ferror@plt+0x1554>
  40349c:	b	403414 <ferror@plt+0x1574>
  4034a0:	stp	x29, x30, [sp, #-32]!
  4034a4:	stp	x20, x19, [sp, #16]
  4034a8:	mov	x20, x1
  4034ac:	mov	x19, x0
  4034b0:	mov	x29, sp
  4034b4:	cbnz	x0, 4034d0 <ferror@plt+0x1630>
  4034b8:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  4034bc:	add	x2, x2, #0x239
  4034c0:	mov	w0, #0x1                   	// #1
  4034c4:	mov	w1, wzr
  4034c8:	mov	x3, x20
  4034cc:	bl	401af0 <error@plt>
  4034d0:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  4034d4:	add	x1, x1, #0x268
  4034d8:	mov	x0, x20
  4034dc:	bl	401c20 <strcasecmp@plt>
  4034e0:	cbz	w0, 403504 <ferror@plt+0x1664>
  4034e4:	ldr	x4, [x19]
  4034e8:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  4034ec:	add	x2, x2, #0x26d
  4034f0:	mov	w0, #0x1                   	// #1
  4034f4:	mov	w1, wzr
  4034f8:	mov	x3, x20
  4034fc:	bl	401af0 <error@plt>
  403500:	b	40350c <ferror@plt+0x166c>
  403504:	mov	w8, #0x2                   	// #2
  403508:	strh	w8, [x19, #32]
  40350c:	ldr	w8, [x19, #8]
  403510:	orr	w8, w8, #0x4
  403514:	str	w8, [x19, #8]
  403518:	ldp	x20, x19, [sp, #16]
  40351c:	ldp	x29, x30, [sp], #32
  403520:	ret
  403524:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  403528:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  40352c:	add	x8, x8, #0x590
  403530:	add	x9, x9, #0x594
  403534:	cmp	w2, #0x0
  403538:	csel	x10, x9, x8, eq  // eq = none
  40353c:	ldr	w11, [x10]
  403540:	csel	x8, x8, x9, eq  // eq = none
  403544:	orr	w9, w11, w1
  403548:	str	w9, [x10]
  40354c:	ldr	w9, [x8]
  403550:	bic	w9, w9, w1
  403554:	str	w9, [x8]
  403558:	ret
  40355c:	sub	sp, sp, #0x50
  403560:	stp	x29, x30, [sp, #16]
  403564:	stp	x24, x23, [sp, #32]
  403568:	stp	x22, x21, [sp, #48]
  40356c:	stp	x20, x19, [sp, #64]
  403570:	ldrb	w8, [x1]
  403574:	add	x29, sp, #0x10
  403578:	cbz	w8, 403640 <ferror@plt+0x17a0>
  40357c:	adrp	x20, 411000 <argp_failure@@Base+0x4610>
  403580:	mov	x19, x1
  403584:	add	x20, x20, #0x2ad
  403588:	adrp	x23, 425000 <argp_failure@@Base+0x18610>
  40358c:	adrp	x24, 425000 <argp_failure@@Base+0x18610>
  403590:	b	4035c4 <ferror@plt+0x1724>
  403594:	mov	w0, #0x1                   	// #1
  403598:	mov	w1, wzr
  40359c:	mov	x2, x20
  4035a0:	mov	w3, w22
  4035a4:	mov	w4, w22
  4035a8:	mov	x5, x19
  4035ac:	bl	401af0 <error@plt>
  4035b0:	add	x8, x19, x22
  4035b4:	cmp	x21, #0x0
  4035b8:	cinc	x19, x8, ne  // ne = any
  4035bc:	ldrb	w8, [x19]
  4035c0:	cbz	w8, 403640 <ferror@plt+0x17a0>
  4035c4:	mov	w1, #0x2c                  	// #44
  4035c8:	mov	x0, x19
  4035cc:	bl	401d20 <strchr@plt>
  4035d0:	mov	x21, x0
  4035d4:	cbz	x0, 4035e0 <ferror@plt+0x1740>
  4035d8:	sub	x22, x21, x19
  4035dc:	b	4035ec <ferror@plt+0x174c>
  4035e0:	mov	x0, x19
  4035e4:	bl	401ac0 <strlen@plt>
  4035e8:	mov	x22, x0
  4035ec:	sub	x2, x29, #0x4
  4035f0:	mov	x0, x19
  4035f4:	mov	x1, x22
  4035f8:	bl	402418 <ferror@plt+0x578>
  4035fc:	cbz	w0, 403594 <ferror@plt+0x16f4>
  403600:	ldur	w8, [x29, #-4]
  403604:	cbz	w8, 403624 <ferror@plt+0x1784>
  403608:	ldr	w8, [x24, #1424]
  40360c:	ldr	w9, [x23, #1428]
  403610:	orr	w8, w8, w0
  403614:	bic	w9, w9, w0
  403618:	str	w8, [x24, #1424]
  40361c:	str	w9, [x23, #1428]
  403620:	b	4035b0 <ferror@plt+0x1710>
  403624:	ldr	w8, [x23, #1428]
  403628:	ldr	w9, [x24, #1424]
  40362c:	orr	w8, w8, w0
  403630:	bic	w9, w9, w0
  403634:	str	w8, [x23, #1428]
  403638:	str	w9, [x24, #1424]
  40363c:	b	4035b0 <ferror@plt+0x1710>
  403640:	ldp	x20, x19, [sp, #64]
  403644:	ldp	x22, x21, [sp, #48]
  403648:	ldp	x24, x23, [sp, #32]
  40364c:	ldp	x29, x30, [sp, #16]
  403650:	add	sp, sp, #0x50
  403654:	ret
  403658:	stp	x29, x30, [sp, #-32]!
  40365c:	stp	x20, x19, [sp, #16]
  403660:	mov	x20, x1
  403664:	mov	x19, x0
  403668:	mov	x29, sp
  40366c:	cbz	x0, 4036d4 <ferror@plt+0x1834>
  403670:	ldr	w8, [x19, #8]
  403674:	tbz	w8, #5, 40369c <ferror@plt+0x17fc>
  403678:	ldr	x4, [x19]
  40367c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403680:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  403684:	add	x2, x2, #0x170
  403688:	add	x3, x3, #0x19f
  40368c:	mov	w0, #0x1                   	// #1
  403690:	mov	w1, wzr
  403694:	bl	401af0 <error@plt>
  403698:	ldr	w8, [x19, #8]
  40369c:	orr	w8, w8, #0x20
  4036a0:	str	x20, [x19, #56]
  4036a4:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  4036a8:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  4036ac:	str	w8, [x19, #8]
  4036b0:	ldr	w8, [x9, #1428]
  4036b4:	ldr	w11, [x10, #1424]
  4036b8:	ldp	x20, x19, [sp, #16]
  4036bc:	orr	w8, w8, #0x10
  4036c0:	and	w11, w11, #0xffffffef
  4036c4:	str	w8, [x9, #1428]
  4036c8:	str	w11, [x10, #1424]
  4036cc:	ldp	x29, x30, [sp], #32
  4036d0:	ret
  4036d4:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  4036d8:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  4036dc:	add	x2, x2, #0x14d
  4036e0:	add	x3, x3, #0x19f
  4036e4:	mov	w0, #0x1                   	// #1
  4036e8:	mov	w1, wzr
  4036ec:	mov	x4, x20
  4036f0:	bl	401af0 <error@plt>
  4036f4:	ldr	w8, [x19, #8]
  4036f8:	tbnz	w8, #5, 403678 <ferror@plt+0x17d8>
  4036fc:	b	40369c <ferror@plt+0x17fc>
  403700:	stp	x29, x30, [sp, #-32]!
  403704:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  403708:	ldr	x8, [x8, #840]
  40370c:	stp	x20, x19, [sp, #16]
  403710:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  403714:	add	x20, x20, #0x388
  403718:	adrp	x9, 410000 <argp_failure@@Base+0x3610>
  40371c:	ldr	x1, [x20]
  403720:	add	x9, x9, #0x1b3
  403724:	cmp	x8, #0x0
  403728:	csel	x8, x9, x8, eq  // eq = none
  40372c:	cmp	x0, #0x0
  403730:	csel	x19, x8, x0, eq  // eq = none
  403734:	mov	x29, sp
  403738:	cbz	x1, 403758 <ferror@plt+0x18b8>
  40373c:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  403740:	add	x20, x20, #0x388
  403744:	mov	x0, x19
  403748:	bl	401cb0 <strcmp@plt>
  40374c:	cbz	w0, 403758 <ferror@plt+0x18b8>
  403750:	ldr	x1, [x20, #24]!
  403754:	cbnz	x1, 403744 <ferror@plt+0x18a4>
  403758:	ldr	x8, [x20, #16]
  40375c:	cbnz	x8, 40377c <ferror@plt+0x18dc>
  403760:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403764:	add	x2, x2, #0x2c0
  403768:	mov	w0, #0x1                   	// #1
  40376c:	mov	w1, wzr
  403770:	mov	x3, x19
  403774:	bl	401af0 <error@plt>
  403778:	ldr	x8, [x20, #16]
  40377c:	ldp	x20, x19, [sp, #16]
  403780:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  403784:	str	x8, [x9, #1440]
  403788:	ldp	x29, x30, [sp], #32
  40378c:	ret
  403790:	sub	sp, sp, #0x50
  403794:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  403798:	add	x1, x1, #0x45b
  40379c:	stp	x29, x30, [sp, #16]
  4037a0:	stp	x24, x23, [sp, #32]
  4037a4:	stp	x22, x21, [sp, #48]
  4037a8:	stp	x20, x19, [sp, #64]
  4037ac:	add	x29, sp, #0x10
  4037b0:	mov	x20, x0
  4037b4:	stp	xzr, xzr, [sp]
  4037b8:	bl	401b90 <fopen@plt>
  4037bc:	mov	x19, x0
  4037c0:	cbnz	x0, 4037e0 <ferror@plt+0x1940>
  4037c4:	bl	401e50 <__errno_location@plt>
  4037c8:	ldr	w1, [x0]
  4037cc:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  4037d0:	add	x2, x2, #0x2da
  4037d4:	mov	w0, #0x1                   	// #1
  4037d8:	mov	x3, x20
  4037dc:	bl	401af0 <error@plt>
  4037e0:	adrp	x20, 425000 <argp_failure@@Base+0x18610>
  4037e4:	add	x20, x20, #0x488
  4037e8:	adrp	x3, 401000 <memcpy@plt-0xa60>
  4037ec:	adrp	x4, 401000 <memcpy@plt-0xa60>
  4037f0:	add	x3, x3, #0xba0
  4037f4:	add	x4, x4, #0xcf0
  4037f8:	mov	x0, x20
  4037fc:	mov	x1, xzr
  403800:	mov	x2, xzr
  403804:	bl	40b010 <_obstack_begin@@Base>
  403808:	add	x0, sp, #0x8
  40380c:	mov	x1, sp
  403810:	mov	w2, #0xa                   	// #10
  403814:	mov	x3, x19
  403818:	bl	401e70 <__getdelim@plt>
  40381c:	ldr	x21, [sp, #8]
  403820:	adrp	x23, 425000 <argp_failure@@Base+0x18610>
  403824:	cmp	x0, #0x1
  403828:	add	x23, x23, #0x4a0
  40382c:	b.lt	4038f0 <ferror@plt+0x1a50>  // b.tstop
  403830:	adrp	x24, 425000 <argp_failure@@Base+0x18610>
  403834:	b	403870 <ferror@plt+0x19d0>
  403838:	mov	x1, x21
  40383c:	mov	x2, x22
  403840:	bl	401a60 <memcpy@plt>
  403844:	ldr	x8, [x24, #1184]
  403848:	add	x8, x8, x22
  40384c:	str	x8, [x24, #1184]
  403850:	add	x0, sp, #0x8
  403854:	mov	x1, sp
  403858:	mov	w2, #0xa                   	// #10
  40385c:	mov	x3, x19
  403860:	bl	401e70 <__getdelim@plt>
  403864:	ldr	x21, [sp, #8]
  403868:	cmp	x0, #0x0
  40386c:	b.le	4038f0 <ferror@plt+0x1a50>
  403870:	mov	x0, x21
  403874:	bl	401ac0 <strlen@plt>
  403878:	cbz	x0, 403850 <ferror@plt+0x19b0>
  40387c:	sub	x8, x0, #0x1
  403880:	ldrb	w9, [x21, x8]
  403884:	mov	x22, x0
  403888:	cmp	w9, #0xa
  40388c:	b.ne	403898 <ferror@plt+0x19f8>  // b.any
  403890:	mov	x22, x8
  403894:	cbz	x8, 403850 <ferror@plt+0x19b0>
  403898:	mov	x8, xzr
  40389c:	b	4038ac <ferror@plt+0x1a0c>
  4038a0:	add	x8, x8, #0x1
  4038a4:	cmp	x22, x8
  4038a8:	b.eq	4038c8 <ferror@plt+0x1a28>  // b.none
  4038ac:	ldrb	w9, [x21, x8]
  4038b0:	cmp	w9, #0x9
  4038b4:	b.eq	4038a0 <ferror@plt+0x1a00>  // b.none
  4038b8:	cmp	w9, #0x20
  4038bc:	b.eq	4038a0 <ferror@plt+0x1a00>  // b.none
  4038c0:	cmp	w9, #0x23
  4038c4:	b.eq	403850 <ferror@plt+0x19b0>  // b.none
  4038c8:	ldp	x0, x8, [x23]
  4038cc:	sub	x8, x8, x0
  4038d0:	cmp	x8, x22
  4038d4:	b.cs	403838 <ferror@plt+0x1998>  // b.hs, b.nlast
  4038d8:	mov	x0, x20
  4038dc:	mov	x1, x22
  4038e0:	bl	40b16c <_obstack_newchunk@@Base>
  4038e4:	ldr	x0, [x20, #24]
  4038e8:	ldr	x21, [sp, #8]
  4038ec:	b	403838 <ferror@plt+0x1998>
  4038f0:	mov	x0, x21
  4038f4:	bl	401cf0 <free@plt>
  4038f8:	mov	x0, x19
  4038fc:	bl	401b80 <fclose@plt>
  403900:	ldp	x8, x9, [x23]
  403904:	cmp	x9, x8
  403908:	b.ne	40391c <ferror@plt+0x1a7c>  // b.any
  40390c:	mov	w1, #0x1                   	// #1
  403910:	mov	x0, x20
  403914:	bl	40b16c <_obstack_newchunk@@Base>
  403918:	ldr	x8, [x20, #24]
  40391c:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  403920:	add	x9, x8, #0x1
  403924:	add	x10, x10, #0x498
  403928:	str	x9, [x10, #8]
  40392c:	strb	wzr, [x8]
  403930:	ldp	x8, x9, [x10]
  403934:	cmp	x9, x8
  403938:	b.ne	40394c <ferror@plt+0x1aac>  // b.any
  40393c:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  403940:	ldrb	w11, [x10, #1240]
  403944:	orr	w11, w11, #0x2
  403948:	strb	w11, [x10, #1240]
  40394c:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  403950:	add	x10, x10, #0x490
  403954:	ldr	x11, [x10, #40]
  403958:	ldr	x12, [x10]
  40395c:	ldr	x13, [x10, #24]
  403960:	ldp	x20, x19, [sp, #64]
  403964:	add	x9, x11, x9
  403968:	bic	x9, x9, x11
  40396c:	sub	x15, x13, x12
  403970:	sub	x11, x9, x12
  403974:	ldp	x22, x21, [sp, #48]
  403978:	ldp	x24, x23, [sp, #32]
  40397c:	ldp	x29, x30, [sp, #16]
  403980:	cmp	x11, x15
  403984:	adrp	x14, 425000 <argp_failure@@Base+0x18610>
  403988:	csel	x9, x13, x9, hi  // hi = pmore
  40398c:	stp	x9, x9, [x10, #8]
  403990:	str	x8, [x14, #1440]
  403994:	add	sp, sp, #0x50
  403998:	ret
  40399c:	cbz	x0, 4039a8 <ferror@plt+0x1b08>
  4039a0:	ldr	w8, [x0, #8]
  4039a4:	cbz	w8, 4039ac <ferror@plt+0x1b0c>
  4039a8:	ret
  4039ac:	mov	w8, #0x2                   	// #2
  4039b0:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  4039b4:	str	w8, [x0, #8]
  4039b8:	ldr	x8, [x9, #1440]
  4039bc:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  4039c0:	str	x8, [x0, #24]
  4039c4:	ldr	w8, [x9, #1428]
  4039c8:	ldp	w9, w10, [x0, #80]
  4039cc:	orr	w8, w9, w8
  4039d0:	str	w8, [x0, #80]
  4039d4:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  4039d8:	ldr	w8, [x8, #1424]
  4039dc:	orr	w8, w10, w8
  4039e0:	str	w8, [x0, #84]
  4039e4:	ret
  4039e8:	sub	sp, sp, #0x60
  4039ec:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  4039f0:	stp	x24, x23, [sp, #48]
  4039f4:	adrp	x23, 424000 <argp_failure@@Base+0x17610>
  4039f8:	ldr	x8, [x8, #840]
  4039fc:	stp	x22, x21, [sp, #64]
  403a00:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  403a04:	add	x23, x23, #0x388
  403a08:	stp	x20, x19, [sp, #80]
  403a0c:	mov	x19, x1
  403a10:	ldr	x9, [x22, #1416]
  403a14:	ldr	x1, [x23]
  403a18:	adrp	x10, 410000 <argp_failure@@Base+0x3610>
  403a1c:	add	x10, x10, #0x1b3
  403a20:	cmp	x8, #0x0
  403a24:	mov	w20, w0
  403a28:	csel	x21, x10, x8, eq  // eq = none
  403a2c:	stp	x29, x30, [sp, #16]
  403a30:	str	x25, [sp, #32]
  403a34:	add	x29, sp, #0x10
  403a38:	str	x9, [sp, #8]
  403a3c:	cbz	x1, 403a5c <ferror@plt+0x1bbc>
  403a40:	adrp	x23, 424000 <argp_failure@@Base+0x17610>
  403a44:	add	x23, x23, #0x388
  403a48:	mov	x0, x21
  403a4c:	bl	401cb0 <strcmp@plt>
  403a50:	cbz	w0, 403a5c <ferror@plt+0x1bbc>
  403a54:	ldr	x1, [x23, #24]!
  403a58:	cbnz	x1, 403a48 <ferror@plt+0x1ba8>
  403a5c:	ldr	x8, [x23, #16]
  403a60:	cbnz	x8, 403a80 <ferror@plt+0x1be0>
  403a64:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403a68:	add	x2, x2, #0x2c0
  403a6c:	mov	w0, #0x1                   	// #1
  403a70:	mov	w1, wzr
  403a74:	mov	x3, x21
  403a78:	bl	401af0 <error@plt>
  403a7c:	ldr	x8, [x23, #16]
  403a80:	adrp	x10, 411000 <argp_failure@@Base+0x4610>
  403a84:	adrp	x0, 411000 <argp_failure@@Base+0x4610>
  403a88:	adrp	x1, 424000 <argp_failure@@Base+0x17610>
  403a8c:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  403a90:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  403a94:	add	x10, x10, #0x2f5
  403a98:	add	x0, x0, #0x30d
  403a9c:	add	x1, x1, #0x4a8
  403aa0:	str	x8, [x21, #1440]
  403aa4:	str	x10, [x9, #1504]
  403aa8:	bl	40a1e4 <argp_parse@@Base+0x103c>
  403aac:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  403ab0:	add	x8, x8, #0x390
  403ab4:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  403ab8:	ldp	q0, q1, [x8]
  403abc:	ldr	x8, [x10, #848]
  403ac0:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  403ac4:	adrp	x0, 424000 <argp_failure@@Base+0x17610>
  403ac8:	add	x9, x9, #0x4e0
  403acc:	add	x0, x0, #0x4b8
  403ad0:	add	x4, x29, #0x1c
  403ad4:	add	x5, sp, #0x8
  403ad8:	mov	w3, #0x8                   	// #8
  403adc:	mov	w1, w20
  403ae0:	mov	x2, x19
  403ae4:	str	x9, [x0, #32]
  403ae8:	stp	q0, q1, [x9]
  403aec:	str	x8, [x0, #16]
  403af0:	bl	4091a8 <argp_parse@@Base>
  403af4:	ldr	x8, [sp, #8]
  403af8:	cbz	x8, 403b04 <ferror@plt+0x1c64>
  403afc:	ldr	w9, [x8, #8]
  403b00:	cbz	w9, 403b14 <ferror@plt+0x1c74>
  403b04:	ldrsw	x8, [x29, #28]
  403b08:	cmp	w8, w20
  403b0c:	b.lt	403b54 <ferror@plt+0x1cb4>  // b.tstop
  403b10:	b	403b8c <ferror@plt+0x1cec>
  403b14:	mov	w9, #0x2                   	// #2
  403b18:	str	w9, [x8, #8]
  403b1c:	ldr	x9, [x21, #1440]
  403b20:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  403b24:	str	x9, [x8, #24]
  403b28:	ldr	w9, [x10, #1428]
  403b2c:	ldp	w10, w11, [x8, #80]
  403b30:	orr	w9, w10, w9
  403b34:	str	w9, [x8, #80]
  403b38:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  403b3c:	ldr	w9, [x9, #1424]
  403b40:	orr	w9, w11, w9
  403b44:	str	w9, [x8, #84]
  403b48:	ldrsw	x8, [x29, #28]
  403b4c:	cmp	w8, w20
  403b50:	b.ge	403b8c <ferror@plt+0x1cec>  // b.tcont
  403b54:	sub	w1, w20, w8
  403b58:	add	x2, x19, x8, lsl #3
  403b5c:	add	x0, sp, #0x8
  403b60:	bl	408a7c <ferror@plt+0x6bdc>
  403b64:	cbnz	w0, 403b7c <ferror@plt+0x1cdc>
  403b68:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403b6c:	add	x2, x2, #0x316
  403b70:	mov	w0, #0x1                   	// #1
  403b74:	mov	w1, wzr
  403b78:	bl	401af0 <error@plt>
  403b7c:	ldr	x8, [sp, #8]
  403b80:	cbz	x8, 403b8c <ferror@plt+0x1cec>
  403b84:	ldr	w9, [x8, #8]
  403b88:	cbz	w9, 403c84 <ferror@plt+0x1de4>
  403b8c:	ldr	x8, [x22, #1416]
  403b90:	cbnz	x8, 403c68 <ferror@plt+0x1dc8>
  403b94:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  403b98:	ldr	x8, [x8, #944]
  403b9c:	blr	x8
  403ba0:	mov	x19, x0
  403ba4:	cbnz	x0, 403bbc <ferror@plt+0x1d1c>
  403ba8:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403bac:	add	x2, x2, #0x328
  403bb0:	mov	w0, #0x1                   	// #1
  403bb4:	mov	w1, wzr
  403bb8:	bl	401af0 <error@plt>
  403bbc:	add	x23, x19, #0x8
  403bc0:	adrp	x19, 411000 <argp_failure@@Base+0x4610>
  403bc4:	adrp	x20, 425000 <argp_failure@@Base+0x18610>
  403bc8:	mov	w24, #0x58                  	// #88
  403bcc:	add	x19, x19, #0x120
  403bd0:	mov	w25, #0x2                   	// #2
  403bd4:	b	403c04 <ferror@plt+0x1d64>
  403bd8:	ldrsw	x8, [x20, #1432]
  403bdc:	movi	v0.2d, #0x0
  403be0:	madd	x8, x8, x24, x0
  403be4:	stp	q0, q0, [x8, #-32]
  403be8:	stp	q0, q0, [x8, #-64]
  403bec:	stur	q0, [x8, #-80]
  403bf0:	ldr	x9, [x23], #16
  403bf4:	stur	w25, [x8, #-80]
  403bf8:	stur	x9, [x8, #-88]
  403bfc:	ldr	x9, [x21, #1440]
  403c00:	stur	x9, [x8, #-64]
  403c04:	ldur	w8, [x23, #-8]
  403c08:	cbnz	w8, 403c14 <ferror@plt+0x1d74>
  403c0c:	ldr	x8, [x23]
  403c10:	cbz	x8, 403c50 <ferror@plt+0x1db0>
  403c14:	ldrsw	x8, [x20, #1432]
  403c18:	ldr	x0, [x22, #1416]
  403c1c:	add	x8, x8, #0x1
  403c20:	mul	x1, x8, x24
  403c24:	str	w8, [x20, #1432]
  403c28:	bl	401c30 <realloc@plt>
  403c2c:	str	x0, [x22, #1416]
  403c30:	cbnz	x0, 403bd8 <ferror@plt+0x1d38>
  403c34:	bl	401e50 <__errno_location@plt>
  403c38:	ldr	w1, [x0]
  403c3c:	mov	w0, #0x1                   	// #1
  403c40:	mov	x2, x19
  403c44:	bl	401af0 <error@plt>
  403c48:	ldr	x0, [x22, #1416]
  403c4c:	b	403bd8 <ferror@plt+0x1d38>
  403c50:	ldr	x0, [x22, #1416]
  403c54:	ldrsw	x1, [x20, #1432]
  403c58:	adrp	x3, 403000 <ferror@plt+0x1160>
  403c5c:	add	x3, x3, #0xcc4
  403c60:	mov	w2, #0x58                  	// #88
  403c64:	bl	401b40 <qsort@plt>
  403c68:	ldp	x20, x19, [sp, #80]
  403c6c:	ldp	x22, x21, [sp, #64]
  403c70:	ldp	x24, x23, [sp, #48]
  403c74:	ldr	x25, [sp, #32]
  403c78:	ldp	x29, x30, [sp, #16]
  403c7c:	add	sp, sp, #0x60
  403c80:	ret
  403c84:	mov	w9, #0x2                   	// #2
  403c88:	str	w9, [x8, #8]
  403c8c:	ldr	x9, [x21, #1440]
  403c90:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  403c94:	str	x9, [x8, #24]
  403c98:	ldr	w9, [x10, #1428]
  403c9c:	ldp	w10, w11, [x8, #80]
  403ca0:	orr	w9, w10, w9
  403ca4:	str	w9, [x8, #80]
  403ca8:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  403cac:	ldr	w9, [x9, #1424]
  403cb0:	orr	w9, w11, w9
  403cb4:	str	w9, [x8, #84]
  403cb8:	ldr	x8, [x22, #1416]
  403cbc:	cbnz	x8, 403c68 <ferror@plt+0x1dc8>
  403cc0:	b	403b94 <ferror@plt+0x1cf4>
  403cc4:	ldr	x0, [x0]
  403cc8:	ldr	x1, [x1]
  403ccc:	b	401cb0 <strcmp@plt>
  403cd0:	stp	x29, x30, [sp, #-48]!
  403cd4:	stp	x22, x21, [sp, #16]
  403cd8:	stp	x20, x19, [sp, #32]
  403cdc:	ldr	x9, [x2, #40]
  403ce0:	sub	w10, w0, #0x41
  403ce4:	mov	x21, x2
  403ce8:	mov	x19, x1
  403cec:	ldr	x20, [x9]
  403cf0:	mov	w8, w0
  403cf4:	cmp	w10, #0x35
  403cf8:	mov	w0, #0x7                   	// #7
  403cfc:	mov	x29, sp
  403d00:	b.hi	403d80 <ferror@plt+0x1ee0>  // b.pmore
  403d04:	adrp	x8, 410000 <argp_failure@@Base+0x3610>
  403d08:	add	x8, x8, #0x15b
  403d0c:	adr	x9, 403d1c <ferror@plt+0x1e7c>
  403d10:	ldrb	w11, [x8, x10]
  403d14:	add	x9, x9, x11, lsl #2
  403d18:	br	x9
  403d1c:	cbnz	x20, 403d40 <ferror@plt+0x1ea0>
  403d20:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403d24:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  403d28:	add	x2, x2, #0x14d
  403d2c:	add	x3, x3, #0x1ba
  403d30:	mov	w0, #0x1                   	// #1
  403d34:	mov	w1, wzr
  403d38:	mov	x4, x19
  403d3c:	bl	401af0 <error@plt>
  403d40:	ldr	w8, [x20, #8]
  403d44:	tbz	w8, #6, 403d6c <ferror@plt+0x1ecc>
  403d48:	ldr	x4, [x20]
  403d4c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403d50:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  403d54:	add	x2, x2, #0x170
  403d58:	add	x3, x3, #0x1ba
  403d5c:	mov	w0, #0x1                   	// #1
  403d60:	mov	w1, wzr
  403d64:	bl	401af0 <error@plt>
  403d68:	ldr	w8, [x20, #8]
  403d6c:	orr	w8, w8, #0x40
  403d70:	mov	w0, wzr
  403d74:	str	x19, [x20, #64]
  403d78:	str	w8, [x20, #8]
  403d7c:	b	403e70 <ferror@plt+0x1fd0>
  403d80:	sub	w10, w8, #0x100
  403d84:	cmp	w10, #0x3
  403d88:	b.hi	403e44 <ferror@plt+0x1fa4>  // b.pmore
  403d8c:	adrp	x8, 410000 <argp_failure@@Base+0x3610>
  403d90:	add	x8, x8, #0x191
  403d94:	adr	x9, 403da4 <ferror@plt+0x1f04>
  403d98:	ldrb	w11, [x8, x10]
  403d9c:	add	x9, x9, x11, lsl #2
  403da0:	br	x9
  403da4:	mov	x0, x20
  403da8:	mov	x1, x19
  403dac:	bl	4033d0 <ferror@plt+0x1530>
  403db0:	b	404124 <ferror@plt+0x2284>
  403db4:	cbnz	x20, 403dd8 <ferror@plt+0x1f38>
  403db8:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403dbc:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  403dc0:	add	x2, x2, #0x14d
  403dc4:	add	x3, x3, #0x19f
  403dc8:	mov	w0, #0x1                   	// #1
  403dcc:	mov	w1, wzr
  403dd0:	mov	x4, x19
  403dd4:	bl	401af0 <error@plt>
  403dd8:	ldr	w8, [x20, #8]
  403ddc:	tbz	w8, #5, 403e04 <ferror@plt+0x1f64>
  403de0:	ldr	x4, [x20]
  403de4:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403de8:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  403dec:	add	x2, x2, #0x170
  403df0:	add	x3, x3, #0x19f
  403df4:	mov	w0, #0x1                   	// #1
  403df8:	mov	w1, wzr
  403dfc:	bl	401af0 <error@plt>
  403e00:	ldr	w8, [x20, #8]
  403e04:	orr	w8, w8, #0x20
  403e08:	str	x19, [x20, #56]
  403e0c:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  403e10:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  403e14:	str	w8, [x20, #8]
  403e18:	ldr	w8, [x9, #1428]
  403e1c:	ldr	w11, [x10, #1424]
  403e20:	mov	w0, wzr
  403e24:	orr	w8, w8, #0x10
  403e28:	and	w11, w11, #0xffffffef
  403e2c:	str	w8, [x9, #1428]
  403e30:	str	w11, [x10, #1424]
  403e34:	ldp	x20, x19, [sp, #32]
  403e38:	ldp	x22, x21, [sp, #16]
  403e3c:	ldp	x29, x30, [sp], #48
  403e40:	ret
  403e44:	mov	w10, #0x3                   	// #3
  403e48:	movk	w10, #0x100, lsl #16
  403e4c:	cmp	w8, w10
  403e50:	b.ne	403e70 <ferror@plt+0x1fd0>  // b.any
  403e54:	ldr	x8, [x21, #48]
  403e58:	mov	w0, wzr
  403e5c:	str	x9, [x8]
  403e60:	ldp	x20, x19, [sp, #32]
  403e64:	ldp	x22, x21, [sp, #16]
  403e68:	ldp	x29, x30, [sp], #48
  403e6c:	ret
  403e70:	ldp	x20, x19, [sp, #32]
  403e74:	ldp	x22, x21, [sp, #16]
  403e78:	ldp	x29, x30, [sp], #48
  403e7c:	ret
  403e80:	cbnz	x20, 403ea4 <ferror@plt+0x2004>
  403e84:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403e88:	adrp	x3, 40f000 <argp_failure@@Base+0x2610>
  403e8c:	add	x2, x2, #0x14d
  403e90:	add	x3, x3, #0xfd7
  403e94:	mov	w0, #0x1                   	// #1
  403e98:	mov	w1, wzr
  403e9c:	mov	x4, x19
  403ea0:	bl	401af0 <error@plt>
  403ea4:	ldr	w8, [x20, #8]
  403ea8:	tbz	w8, #3, 403ed0 <ferror@plt+0x2030>
  403eac:	ldr	x4, [x20]
  403eb0:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403eb4:	adrp	x3, 40f000 <argp_failure@@Base+0x2610>
  403eb8:	add	x2, x2, #0x170
  403ebc:	add	x3, x3, #0xfd7
  403ec0:	mov	w0, #0x1                   	// #1
  403ec4:	mov	w1, wzr
  403ec8:	bl	401af0 <error@plt>
  403ecc:	ldr	w8, [x20, #8]
  403ed0:	orr	w8, w8, #0x8
  403ed4:	mov	w0, wzr
  403ed8:	str	x19, [x20, #40]
  403edc:	b	40407c <ferror@plt+0x21dc>
  403ee0:	mov	x1, x19
  403ee4:	bl	40355c <ferror@plt+0x16bc>
  403ee8:	b	404124 <ferror@plt+0x2284>
  403eec:	mov	x0, x20
  403ef0:	mov	x1, x19
  403ef4:	bl	403300 <ferror@plt+0x1460>
  403ef8:	b	404124 <ferror@plt+0x2284>
  403efc:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  403f00:	mov	w9, #0x1                   	// #1
  403f04:	mov	w0, wzr
  403f08:	str	w9, [x8, #1448]
  403f0c:	ldp	x20, x19, [sp, #32]
  403f10:	ldp	x22, x21, [sp, #16]
  403f14:	ldp	x29, x30, [sp], #48
  403f18:	ret
  403f1c:	cbz	x20, 403f60 <ferror@plt+0x20c0>
  403f20:	ldr	w8, [x20, #8]
  403f24:	cbnz	w8, 403f60 <ferror@plt+0x20c0>
  403f28:	mov	w8, #0x2                   	// #2
  403f2c:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  403f30:	str	w8, [x20, #8]
  403f34:	ldr	x8, [x9, #1440]
  403f38:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  403f3c:	str	x8, [x20, #24]
  403f40:	ldr	w8, [x9, #1428]
  403f44:	ldp	w9, w10, [x20, #80]
  403f48:	orr	w8, w9, w8
  403f4c:	str	w8, [x20, #80]
  403f50:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  403f54:	ldr	w8, [x8, #1424]
  403f58:	orr	w8, w10, w8
  403f5c:	str	w8, [x20, #84]
  403f60:	adrp	x20, 425000 <argp_failure@@Base+0x18610>
  403f64:	ldrsw	x10, [x20, #1432]
  403f68:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  403f6c:	ldr	x0, [x22, #1416]
  403f70:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  403f74:	mov	w9, #0x1                   	// #1
  403f78:	mov	w11, #0x58                  	// #88
  403f7c:	str	w9, [x8, #1452]
  403f80:	add	x8, x10, #0x1
  403f84:	mul	x1, x8, x11
  403f88:	str	w8, [x20, #1432]
  403f8c:	bl	401c30 <realloc@plt>
  403f90:	mov	x8, x0
  403f94:	str	x0, [x22, #1416]
  403f98:	cbnz	x0, 403fb8 <ferror@plt+0x2118>
  403f9c:	bl	401e50 <__errno_location@plt>
  403fa0:	ldr	w1, [x0]
  403fa4:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  403fa8:	add	x2, x2, #0x120
  403fac:	mov	w0, #0x1                   	// #1
  403fb0:	bl	401af0 <error@plt>
  403fb4:	ldr	x8, [x22, #1416]
  403fb8:	ldrsw	x9, [x20, #1432]
  403fbc:	mov	w10, #0x58                  	// #88
  403fc0:	movi	v0.2d, #0x0
  403fc4:	mov	w0, wzr
  403fc8:	madd	x8, x9, x10, x8
  403fcc:	str	x19, [x8, #-88]!
  403fd0:	stur	q0, [x8, #72]
  403fd4:	stur	q0, [x8, #56]
  403fd8:	stur	q0, [x8, #40]
  403fdc:	stur	q0, [x8, #24]
  403fe0:	stur	q0, [x8, #8]
  403fe4:	ldr	x9, [x21, #40]
  403fe8:	str	x8, [x9]
  403fec:	ldp	x20, x19, [sp, #32]
  403ff0:	ldp	x22, x21, [sp, #16]
  403ff4:	ldp	x29, x30, [sp], #48
  403ff8:	ret
  403ffc:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  404000:	ldr	w9, [x8, #1460]
  404004:	mov	w0, wzr
  404008:	add	w9, w9, #0x1
  40400c:	str	w9, [x8, #1460]
  404010:	ldp	x20, x19, [sp, #32]
  404014:	ldp	x22, x21, [sp, #16]
  404018:	ldp	x29, x30, [sp], #48
  40401c:	ret
  404020:	cbnz	x20, 404044 <ferror@plt+0x21a4>
  404024:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  404028:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  40402c:	add	x2, x2, #0x14d
  404030:	add	x3, x3, #0x197
  404034:	mov	w0, #0x1                   	// #1
  404038:	mov	w1, wzr
  40403c:	mov	x4, x19
  404040:	bl	401af0 <error@plt>
  404044:	ldr	w8, [x20, #8]
  404048:	tbz	w8, #4, 404070 <ferror@plt+0x21d0>
  40404c:	ldr	x4, [x20]
  404050:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  404054:	adrp	x3, 411000 <argp_failure@@Base+0x4610>
  404058:	add	x2, x2, #0x170
  40405c:	add	x3, x3, #0x197
  404060:	mov	w0, #0x1                   	// #1
  404064:	mov	w1, wzr
  404068:	bl	401af0 <error@plt>
  40406c:	ldr	w8, [x20, #8]
  404070:	orr	w8, w8, #0x10
  404074:	mov	w0, wzr
  404078:	str	x19, [x20, #48]
  40407c:	str	w8, [x20, #8]
  404080:	ldp	x20, x19, [sp, #32]
  404084:	ldp	x22, x21, [sp, #16]
  404088:	ldp	x29, x30, [sp], #48
  40408c:	ret
  404090:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  404094:	add	x20, x20, #0x388
  404098:	ldr	x1, [x20]
  40409c:	cbz	x1, 4040c4 <ferror@plt+0x2224>
  4040a0:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  4040a4:	adrp	x19, 410000 <argp_failure@@Base+0x3610>
  4040a8:	add	x20, x20, #0x388
  4040ac:	add	x19, x19, #0xa01
  4040b0:	mov	x0, x19
  4040b4:	bl	401cb0 <strcmp@plt>
  4040b8:	cbz	w0, 4040c4 <ferror@plt+0x2224>
  4040bc:	ldr	x1, [x20, #24]!
  4040c0:	cbnz	x1, 4040b0 <ferror@plt+0x2210>
  4040c4:	ldr	x8, [x20, #16]
  4040c8:	cbnz	x8, 404240 <ferror@plt+0x23a0>
  4040cc:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  4040d0:	adrp	x3, 410000 <argp_failure@@Base+0x3610>
  4040d4:	add	x2, x2, #0x2c0
  4040d8:	add	x3, x3, #0xa01
  4040dc:	mov	w0, #0x1                   	// #1
  4040e0:	mov	w1, wzr
  4040e4:	b	404238 <ferror@plt+0x2398>
  4040e8:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  4040ec:	ldr	w9, [x8, #1456]
  4040f0:	mov	w0, wzr
  4040f4:	add	w9, w9, #0x1
  4040f8:	str	w9, [x8, #1456]
  4040fc:	ldp	x20, x19, [sp, #32]
  404100:	ldp	x22, x21, [sp, #16]
  404104:	ldp	x29, x30, [sp], #48
  404108:	ret
  40410c:	cbz	x19, 4041a8 <ferror@plt+0x2308>
  404110:	ldrb	w8, [x19]
  404114:	cmp	w8, #0x40
  404118:	b.ne	4041f0 <ferror@plt+0x2350>  // b.any
  40411c:	add	x0, x19, #0x1
  404120:	bl	403790 <ferror@plt+0x18f0>
  404124:	mov	w0, wzr
  404128:	ldp	x20, x19, [sp, #32]
  40412c:	ldp	x22, x21, [sp, #16]
  404130:	ldp	x29, x30, [sp], #48
  404134:	ret
  404138:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40413c:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  404140:	ldr	w10, [x8, #1428]
  404144:	ldr	w11, [x9, #1424]
  404148:	mov	w12, #0x41                  	// #65
  40414c:	mov	w13, #0xffffffbe            	// #-66
  404150:	orr	w10, w10, w12
  404154:	and	w11, w11, w13
  404158:	mov	w0, wzr
  40415c:	str	w10, [x8, #1428]
  404160:	str	w11, [x9, #1424]
  404164:	ldp	x20, x19, [sp, #32]
  404168:	ldp	x22, x21, [sp, #16]
  40416c:	ldp	x29, x30, [sp], #48
  404170:	ret
  404174:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  404178:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  40417c:	ldr	w10, [x8, #1424]
  404180:	ldr	w11, [x9, #1428]
  404184:	mov	w0, wzr
  404188:	orr	w10, w10, #0x1
  40418c:	and	w11, w11, #0xfffffffe
  404190:	str	w10, [x8, #1424]
  404194:	str	w11, [x9, #1428]
  404198:	ldp	x20, x19, [sp, #32]
  40419c:	ldp	x22, x21, [sp, #16]
  4041a0:	ldp	x29, x30, [sp], #48
  4041a4:	ret
  4041a8:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  4041ac:	ldr	x8, [x8, #840]
  4041b0:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  4041b4:	add	x20, x20, #0x388
  4041b8:	ldr	x1, [x20]
  4041bc:	adrp	x9, 410000 <argp_failure@@Base+0x3610>
  4041c0:	add	x9, x9, #0x1b3
  4041c4:	cmp	x8, #0x0
  4041c8:	csel	x19, x9, x8, eq  // eq = none
  4041cc:	cbz	x1, 40421c <ferror@plt+0x237c>
  4041d0:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  4041d4:	add	x20, x20, #0x388
  4041d8:	mov	x0, x19
  4041dc:	bl	401cb0 <strcmp@plt>
  4041e0:	cbz	w0, 40421c <ferror@plt+0x237c>
  4041e4:	ldr	x1, [x20, #24]!
  4041e8:	cbnz	x1, 4041d8 <ferror@plt+0x2338>
  4041ec:	b	40421c <ferror@plt+0x237c>
  4041f0:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  4041f4:	add	x20, x20, #0x388
  4041f8:	ldr	x1, [x20]
  4041fc:	cbz	x1, 40421c <ferror@plt+0x237c>
  404200:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  404204:	add	x20, x20, #0x388
  404208:	mov	x0, x19
  40420c:	bl	401cb0 <strcmp@plt>
  404210:	cbz	w0, 40421c <ferror@plt+0x237c>
  404214:	ldr	x1, [x20, #24]!
  404218:	cbnz	x1, 404208 <ferror@plt+0x2368>
  40421c:	ldr	x8, [x20, #16]
  404220:	cbnz	x8, 404240 <ferror@plt+0x23a0>
  404224:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  404228:	add	x2, x2, #0x2c0
  40422c:	mov	w0, #0x1                   	// #1
  404230:	mov	w1, wzr
  404234:	mov	x3, x19
  404238:	bl	401af0 <error@plt>
  40423c:	ldr	x8, [x20, #16]
  404240:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  404244:	mov	w0, wzr
  404248:	str	x8, [x9, #1440]
  40424c:	ldp	x20, x19, [sp, #32]
  404250:	ldp	x22, x21, [sp, #16]
  404254:	ldp	x29, x30, [sp], #48
  404258:	ret
  40425c:	mov	w8, #0x4                   	// #4
  404260:	movk	w8, #0x200, lsl #16
  404264:	cmp	w0, w8
  404268:	b.ne	404278 <ferror@plt+0x23d8>  // b.any
  40426c:	adrp	x0, 411000 <argp_failure@@Base+0x4610>
  404270:	add	x0, x0, #0x59c
  404274:	b	402114 <ferror@plt+0x274>
  404278:	mov	x0, x1
  40427c:	ret
  404280:	ret
  404284:	stp	x29, x30, [sp, #-48]!
  404288:	cmp	w1, #0x1
  40428c:	str	x21, [sp, #16]
  404290:	stp	x20, x19, [sp, #32]
  404294:	mov	x29, sp
  404298:	b.lt	4042e4 <ferror@plt+0x2444>  // b.tstop
  40429c:	mov	x20, x0
  4042a0:	ldr	x0, [x2]
  4042a4:	mov	x19, x2
  4042a8:	mov	w21, w1
  4042ac:	bl	402ff0 <ferror@plt+0x1150>
  4042b0:	cmp	x0, #0x0
  4042b4:	mov	w8, #0x1                   	// #1
  4042b8:	cinc	w8, w8, eq  // eq = none
  4042bc:	cmp	w8, w21
  4042c0:	b.ge	4042e4 <ferror@plt+0x2444>  // b.tcont
  4042c4:	ldr	x8, [x19, w8, uxtw #3]
  4042c8:	mov	x0, x20
  4042cc:	ldr	x21, [sp, #16]
  4042d0:	mov	w1, wzr
  4042d4:	str	x8, [x20, #24]
  4042d8:	ldp	x20, x19, [sp, #32]
  4042dc:	ldp	x29, x30, [sp], #48
  4042e0:	b	406948 <ferror@plt+0x4aa8>
  4042e4:	ldp	x20, x19, [sp, #32]
  4042e8:	ldr	x21, [sp, #16]
  4042ec:	ldp	x29, x30, [sp], #48
  4042f0:	ret
  4042f4:	stp	x29, x30, [sp, #-64]!
  4042f8:	cmp	w1, #0x0
  4042fc:	stp	x22, x21, [sp, #32]
  404300:	stp	x20, x19, [sp, #48]
  404304:	csel	x8, x0, x2, eq  // eq = none
  404308:	ldr	x19, [x8]
  40430c:	str	x23, [sp, #16]
  404310:	mov	x29, sp
  404314:	mov	x0, x19
  404318:	bl	402ff0 <ferror@plt+0x1150>
  40431c:	mov	x20, x0
  404320:	cbz	x0, 404334 <ferror@plt+0x2494>
  404324:	ldr	x9, [x20, #8]
  404328:	ldrb	w8, [x9]
  40432c:	cbnz	w8, 40435c <ferror@plt+0x24bc>
  404330:	b	4043d8 <ferror@plt+0x2538>
  404334:	bl	401e50 <__errno_location@plt>
  404338:	ldr	w1, [x0]
  40433c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  404340:	add	x2, x2, #0x7e2
  404344:	mov	w0, #0x1                   	// #1
  404348:	mov	x3, x19
  40434c:	bl	401af0 <error@plt>
  404350:	ldr	x9, [x20, #8]
  404354:	ldrb	w8, [x9]
  404358:	cbz	w8, 4043d8 <ferror@plt+0x2538>
  40435c:	add	x19, x9, #0x1
  404360:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  404364:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  404368:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  40436c:	mov	w23, #0x1                   	// #1
  404370:	b	404398 <ferror@plt+0x24f8>
  404374:	ldr	x8, [x20, #2128]
  404378:	ldr	w9, [x8]
  40437c:	add	w9, w9, #0x1
  404380:	str	w9, [x8]
  404384:	ldr	x1, [x21, #1480]
  404388:	bl	401b20 <putc@plt>
  40438c:	str	w23, [x22, #1464]
  404390:	ldrb	w8, [x19], #1
  404394:	cbz	w8, 4043d8 <ferror@plt+0x2538>
  404398:	and	w0, w8, #0xff
  40439c:	cmp	w0, #0x9
  4043a0:	b.eq	4043b8 <ferror@plt+0x2518>  // b.none
  4043a4:	cmp	w0, #0xa
  4043a8:	b.ne	404374 <ferror@plt+0x24d4>  // b.any
  4043ac:	ldr	x8, [x20, #2128]
  4043b0:	str	wzr, [x8]
  4043b4:	b	404384 <ferror@plt+0x24e4>
  4043b8:	ldr	x8, [x20, #2128]
  4043bc:	ldr	w9, [x8]
  4043c0:	add	w10, w9, #0x7
  4043c4:	cmp	w9, #0x0
  4043c8:	csel	w9, w10, w9, lt  // lt = tstop
  4043cc:	and	w9, w9, #0xfffffff8
  4043d0:	add	w9, w9, #0x8
  4043d4:	b	404380 <ferror@plt+0x24e0>
  4043d8:	ldp	x20, x19, [sp, #48]
  4043dc:	ldp	x22, x21, [sp, #32]
  4043e0:	ldr	x23, [sp, #16]
  4043e4:	ldp	x29, x30, [sp], #64
  4043e8:	ret
  4043ec:	stp	x29, x30, [sp, #-64]!
  4043f0:	cmp	w1, #0x0
  4043f4:	stp	x22, x21, [sp, #32]
  4043f8:	stp	x20, x19, [sp, #48]
  4043fc:	csel	x8, x0, x2, eq  // eq = none
  404400:	ldr	x19, [x8]
  404404:	str	x23, [sp, #16]
  404408:	mov	x29, sp
  40440c:	mov	x0, x19
  404410:	bl	402ff0 <ferror@plt+0x1150>
  404414:	mov	x20, x0
  404418:	cbz	x0, 40442c <ferror@plt+0x258c>
  40441c:	ldr	x9, [x20, #16]
  404420:	ldrb	w8, [x9]
  404424:	cbnz	w8, 404454 <ferror@plt+0x25b4>
  404428:	b	4044d0 <ferror@plt+0x2630>
  40442c:	bl	401e50 <__errno_location@plt>
  404430:	ldr	w1, [x0]
  404434:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  404438:	add	x2, x2, #0x7e2
  40443c:	mov	w0, #0x1                   	// #1
  404440:	mov	x3, x19
  404444:	bl	401af0 <error@plt>
  404448:	ldr	x9, [x20, #16]
  40444c:	ldrb	w8, [x9]
  404450:	cbz	w8, 4044d0 <ferror@plt+0x2630>
  404454:	add	x19, x9, #0x1
  404458:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  40445c:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  404460:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  404464:	mov	w23, #0x1                   	// #1
  404468:	b	404490 <ferror@plt+0x25f0>
  40446c:	ldr	x8, [x20, #2128]
  404470:	ldr	w9, [x8]
  404474:	add	w9, w9, #0x1
  404478:	str	w9, [x8]
  40447c:	ldr	x1, [x21, #1480]
  404480:	bl	401b20 <putc@plt>
  404484:	str	w23, [x22, #1464]
  404488:	ldrb	w8, [x19], #1
  40448c:	cbz	w8, 4044d0 <ferror@plt+0x2630>
  404490:	and	w0, w8, #0xff
  404494:	cmp	w0, #0x9
  404498:	b.eq	4044b0 <ferror@plt+0x2610>  // b.none
  40449c:	cmp	w0, #0xa
  4044a0:	b.ne	40446c <ferror@plt+0x25cc>  // b.any
  4044a4:	ldr	x8, [x20, #2128]
  4044a8:	str	wzr, [x8]
  4044ac:	b	40447c <ferror@plt+0x25dc>
  4044b0:	ldr	x8, [x20, #2128]
  4044b4:	ldr	w9, [x8]
  4044b8:	add	w10, w9, #0x7
  4044bc:	cmp	w9, #0x0
  4044c0:	csel	w9, w10, w9, lt  // lt = tstop
  4044c4:	and	w9, w9, #0xfffffff8
  4044c8:	add	w9, w9, #0x8
  4044cc:	b	404478 <ferror@plt+0x25d8>
  4044d0:	ldp	x20, x19, [sp, #48]
  4044d4:	ldp	x22, x21, [sp, #32]
  4044d8:	ldr	x23, [sp, #16]
  4044dc:	ldp	x29, x30, [sp], #64
  4044e0:	ret
  4044e4:	cbz	w1, 40454c <ferror@plt+0x26ac>
  4044e8:	stp	x29, x30, [sp, #-48]!
  4044ec:	stp	x22, x21, [sp, #16]
  4044f0:	stp	x20, x19, [sp, #32]
  4044f4:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  4044f8:	ldr	x8, [x8, #904]
  4044fc:	ldr	x21, [x0]
  404500:	mov	x20, x0
  404504:	mov	x29, sp
  404508:	cbz	x8, 40453c <ferror@plt+0x269c>
  40450c:	adrp	x9, 424000 <argp_failure@@Base+0x17610>
  404510:	add	x9, x9, #0x388
  404514:	mov	x19, x2
  404518:	add	x22, x9, #0x18
  40451c:	str	x8, [x20]
  404520:	ldr	x8, [x19]
  404524:	mov	x0, x20
  404528:	mov	w1, wzr
  40452c:	str	x8, [x20, #24]
  404530:	bl	406948 <ferror@plt+0x4aa8>
  404534:	ldr	x8, [x22], #24
  404538:	cbnz	x8, 40451c <ferror@plt+0x267c>
  40453c:	str	x21, [x20]
  404540:	ldp	x20, x19, [sp, #32]
  404544:	ldp	x22, x21, [sp, #16]
  404548:	ldp	x29, x30, [sp], #48
  40454c:	ret
  404550:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  404554:	ldr	w8, [x8, #1456]
  404558:	cmp	w8, #0x0
  40455c:	cset	w9, eq  // eq = none
  404560:	cmp	w9, w1
  404564:	b.ge	404580 <ferror@plt+0x26e0>  // b.tcont
  404568:	cmp	w8, #0x0
  40456c:	cset	w8, eq  // eq = none
  404570:	ldr	x8, [x2, w8, uxtw #3]
  404574:	mov	w1, wzr
  404578:	str	x8, [x0, #24]
  40457c:	b	406948 <ferror@plt+0x4aa8>
  404580:	ret
  404584:	stp	x29, x30, [sp, #-16]!
  404588:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  40458c:	ldr	x8, [x8, #2128]
  404590:	mov	w0, #0xa                   	// #10
  404594:	mov	x29, sp
  404598:	str	wzr, [x8]
  40459c:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  4045a0:	ldr	x1, [x8, #1480]
  4045a4:	bl	401b20 <putc@plt>
  4045a8:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  4045ac:	mov	w9, #0x1                   	// #1
  4045b0:	str	w9, [x8, #1464]
  4045b4:	ldp	x29, x30, [sp], #16
  4045b8:	ret
  4045bc:	stp	x29, x30, [sp, #-16]!
  4045c0:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  4045c4:	ldr	x8, [x8, #2128]
  4045c8:	mov	w0, #0x9                   	// #9
  4045cc:	mov	x29, sp
  4045d0:	ldr	w9, [x8]
  4045d4:	add	w10, w9, #0x7
  4045d8:	cmp	w9, #0x0
  4045dc:	csel	w9, w10, w9, lt  // lt = tstop
  4045e0:	and	w9, w9, #0xfffffff8
  4045e4:	add	w9, w9, #0x8
  4045e8:	str	w9, [x8]
  4045ec:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  4045f0:	ldr	x1, [x8, #1480]
  4045f4:	bl	401b20 <putc@plt>
  4045f8:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  4045fc:	mov	w9, #0x1                   	// #1
  404600:	str	w9, [x8, #1464]
  404604:	ldp	x29, x30, [sp], #16
  404608:	ret
  40460c:	stp	x29, x30, [sp, #-48]!
  404610:	cmp	w1, #0x2
  404614:	str	x21, [sp, #16]
  404618:	stp	x20, x19, [sp, #32]
  40461c:	mov	x29, sp
  404620:	b.lt	404680 <ferror@plt+0x27e0>  // b.tstop
  404624:	mov	x20, x0
  404628:	ldr	x0, [x2]
  40462c:	mov	x19, x2
  404630:	add	x1, x29, #0x18
  404634:	mov	w2, #0xa                   	// #10
  404638:	bl	401ab0 <strtoul@plt>
  40463c:	ldr	x8, [x29, #24]
  404640:	mov	x21, x0
  404644:	ldrb	w8, [x8]
  404648:	cbz	w8, 404660 <ferror@plt+0x27c0>
  40464c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  404650:	add	x2, x2, #0x7f7
  404654:	mov	w0, #0x1                   	// #1
  404658:	mov	w1, wzr
  40465c:	bl	401af0 <error@plt>
  404660:	cbz	w21, 404680 <ferror@plt+0x27e0>
  404664:	ldr	x8, [x19, #8]
  404668:	mov	x0, x20
  40466c:	mov	w1, wzr
  404670:	sub	w21, w21, #0x1
  404674:	str	x8, [x20, #24]
  404678:	bl	406948 <ferror@plt+0x4aa8>
  40467c:	cbnz	w21, 404664 <ferror@plt+0x27c4>
  404680:	ldp	x20, x19, [sp, #32]
  404684:	ldr	x21, [sp, #16]
  404688:	ldp	x29, x30, [sp], #48
  40468c:	ret
  404690:	ldr	w8, [x0, #20]
  404694:	cmp	w8, #0x0
  404698:	cset	w9, eq  // eq = none
  40469c:	cmp	w9, w1
  4046a0:	b.ge	4046bc <ferror@plt+0x281c>  // b.tcont
  4046a4:	cmp	w8, #0x0
  4046a8:	cset	w8, eq  // eq = none
  4046ac:	ldr	x8, [x2, w8, uxtw #3]
  4046b0:	mov	w1, wzr
  4046b4:	str	x8, [x0, #24]
  4046b8:	b	406948 <ferror@plt+0x4aa8>
  4046bc:	ret
  4046c0:	sub	sp, sp, #0x40
  4046c4:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  4046c8:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  4046cc:	ldr	w8, [x8, #1448]
  4046d0:	ldr	w9, [x9, #1452]
  4046d4:	stp	x22, x21, [sp, #32]
  4046d8:	stp	x20, x19, [sp, #48]
  4046dc:	mov	x19, x2
  4046e0:	mov	w21, w1
  4046e4:	orr	w8, w9, w8
  4046e8:	mov	x20, x0
  4046ec:	stp	x29, x30, [sp, #16]
  4046f0:	add	x29, sp, #0x10
  4046f4:	cbz	w8, 40470c <ferror@plt+0x286c>
  4046f8:	mov	w8, #0x1                   	// #1
  4046fc:	eor	w8, w8, #0x1
  404700:	cmp	w8, w21
  404704:	b.ge	404760 <ferror@plt+0x28c0>  // b.tcont
  404708:	b	40474c <ferror@plt+0x28ac>
  40470c:	adrp	x0, 40f000 <argp_failure@@Base+0x2610>
  404710:	add	x0, x0, #0xe65
  404714:	sub	x1, x29, #0x4
  404718:	stur	wzr, [x29, #-4]
  40471c:	bl	4024f0 <ferror@plt+0x650>
  404720:	cbz	w0, 40473c <ferror@plt+0x289c>
  404724:	mov	w22, w0
  404728:	ldr	w0, [x20, #16]
  40472c:	ldr	x2, [x20, #8]
  404730:	mov	w1, #0x8913                	// #35091
  404734:	bl	40af78 <argp_parse@@Base+0x1dd0>
  404738:	cbz	w0, 404774 <ferror@plt+0x28d4>
  40473c:	mov	w8, wzr
  404740:	eor	w8, w8, #0x1
  404744:	cmp	w8, w21
  404748:	b.ge	404760 <ferror@plt+0x28c0>  // b.tcont
  40474c:	ldr	x8, [x19, w8, uxtw #3]
  404750:	mov	x0, x20
  404754:	mov	w1, wzr
  404758:	str	x8, [x20, #24]
  40475c:	bl	406948 <ferror@plt+0x4aa8>
  404760:	ldp	x20, x19, [sp, #48]
  404764:	ldp	x22, x21, [sp, #32]
  404768:	ldp	x29, x30, [sp, #16]
  40476c:	add	sp, sp, #0x40
  404770:	ret
  404774:	ldr	x8, [x20, #8]
  404778:	ldrh	w8, [x8, #16]
  40477c:	tst	w22, w8
  404780:	cset	w8, ne  // ne = any
  404784:	eor	w8, w8, #0x1
  404788:	cmp	w8, w21
  40478c:	b.ge	404760 <ferror@plt+0x28c0>  // b.tcont
  404790:	b	40474c <ferror@plt+0x28ac>
  404794:	stp	x29, x30, [sp, #-64]!
  404798:	str	x23, [sp, #16]
  40479c:	stp	x22, x21, [sp, #32]
  4047a0:	stp	x20, x19, [sp, #48]
  4047a4:	mov	x29, sp
  4047a8:	mov	x19, x2
  4047ac:	mov	w20, w1
  4047b0:	bl	401e50 <__errno_location@plt>
  4047b4:	cmp	w20, #0x1
  4047b8:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  4047bc:	str	wzr, [x0]
  4047c0:	b.lt	4047f4 <ferror@plt+0x2954>  // b.tstop
  4047c4:	ldr	x0, [x19]
  4047c8:	mov	x1, xzr
  4047cc:	mov	w2, wzr
  4047d0:	bl	401cd0 <strtol@plt>
  4047d4:	cmp	x0, #0x1
  4047d8:	b.lt	4047f4 <ferror@plt+0x2954>  // b.tstop
  4047dc:	ldr	x8, [x20, #2128]
  4047e0:	mov	x19, x0
  4047e4:	ldr	w9, [x8]
  4047e8:	cmp	x19, w9, sxtw
  4047ec:	b.gt	40481c <ferror@plt+0x297c>
  4047f0:	b	404850 <ferror@plt+0x29b0>
  4047f4:	ldr	x8, [x20, #2128]
  4047f8:	ldr	w9, [x8]
  4047fc:	add	w10, w9, #0x7
  404800:	cmp	w9, #0x0
  404804:	csel	w10, w10, w9, lt  // lt = tstop
  404808:	and	w10, w10, #0xfffffff8
  40480c:	add	w10, w10, #0x8
  404810:	sxtw	x19, w10
  404814:	cmp	x19, w9, sxtw
  404818:	b.le	404850 <ferror@plt+0x29b0>
  40481c:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  404820:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  404824:	mov	w23, #0x1                   	// #1
  404828:	add	w9, w9, #0x1
  40482c:	str	w9, [x8]
  404830:	ldr	x1, [x21, #1480]
  404834:	mov	w0, #0x20                  	// #32
  404838:	bl	401b20 <putc@plt>
  40483c:	ldr	x8, [x20, #2128]
  404840:	str	w23, [x22, #1464]
  404844:	ldrsw	x9, [x8]
  404848:	cmp	x19, x9
  40484c:	b.gt	404828 <ferror@plt+0x2988>
  404850:	ldp	x20, x19, [sp, #48]
  404854:	ldp	x22, x21, [sp, #32]
  404858:	ldr	x23, [sp, #16]
  40485c:	ldp	x29, x30, [sp], #64
  404860:	ret
  404864:	cmp	w1, #0x2
  404868:	b.lt	404980 <ferror@plt+0x2ae0>  // b.tstop
  40486c:	stp	x29, x30, [sp, #-96]!
  404870:	stp	x22, x21, [sp, #64]
  404874:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  404878:	str	x27, [sp, #16]
  40487c:	ldr	w27, [x21, #1464]
  404880:	stp	x26, x25, [sp, #32]
  404884:	stp	x24, x23, [sp, #48]
  404888:	stp	x20, x19, [sp, #80]
  40488c:	mov	x19, x2
  404890:	mov	x20, x0
  404894:	mov	w8, wzr
  404898:	mov	w22, w1
  40489c:	mov	w23, #0x1                   	// #1
  4048a0:	adrp	x24, 424000 <argp_failure@@Base+0x17610>
  4048a4:	adrp	x25, 425000 <argp_failure@@Base+0x18610>
  4048a8:	mov	w26, #0x1                   	// #1
  4048ac:	mov	x29, sp
  4048b0:	str	wzr, [x21, #1464]
  4048b4:	cbz	w8, 404938 <ferror@plt+0x2a98>
  4048b8:	ldr	x9, [x19]
  4048bc:	ldrb	w8, [x9]
  4048c0:	cbz	w8, 404930 <ferror@plt+0x2a90>
  4048c4:	add	x27, x9, #0x1
  4048c8:	b	4048f0 <ferror@plt+0x2a50>
  4048cc:	ldr	x8, [x24, #2128]
  4048d0:	ldr	w9, [x8]
  4048d4:	add	w9, w9, #0x1
  4048d8:	str	w9, [x8]
  4048dc:	ldr	x1, [x25, #1480]
  4048e0:	bl	401b20 <putc@plt>
  4048e4:	str	w23, [x21, #1464]
  4048e8:	ldrb	w8, [x27], #1
  4048ec:	cbz	w8, 404930 <ferror@plt+0x2a90>
  4048f0:	and	w0, w8, #0xff
  4048f4:	cmp	w0, #0x9
  4048f8:	b.eq	404910 <ferror@plt+0x2a70>  // b.none
  4048fc:	cmp	w0, #0xa
  404900:	b.ne	4048cc <ferror@plt+0x2a2c>  // b.any
  404904:	ldr	x8, [x24, #2128]
  404908:	str	wzr, [x8]
  40490c:	b	4048dc <ferror@plt+0x2a3c>
  404910:	ldr	x8, [x24, #2128]
  404914:	ldr	w9, [x8]
  404918:	add	w10, w9, #0x7
  40491c:	cmp	w9, #0x0
  404920:	csel	w9, w10, w9, lt  // lt = tstop
  404924:	and	w9, w9, #0xfffffff8
  404928:	add	w9, w9, #0x8
  40492c:	b	4048d8 <ferror@plt+0x2a38>
  404930:	mov	w27, #0x1                   	// #1
  404934:	str	wzr, [x21, #1464]
  404938:	ldr	x8, [x19, x26, lsl #3]
  40493c:	mov	x0, x20
  404940:	mov	w1, wzr
  404944:	str	x8, [x20, #24]
  404948:	bl	406948 <ferror@plt+0x4aa8>
  40494c:	add	x26, x26, #0x1
  404950:	cmp	x26, x22
  404954:	b.eq	404964 <ferror@plt+0x2ac4>  // b.none
  404958:	ldr	w8, [x21, #1464]
  40495c:	cbnz	w8, 4048b8 <ferror@plt+0x2a18>
  404960:	b	404938 <ferror@plt+0x2a98>
  404964:	str	w27, [x21, #1464]
  404968:	ldp	x20, x19, [sp, #80]
  40496c:	ldp	x22, x21, [sp, #64]
  404970:	ldp	x24, x23, [sp, #48]
  404974:	ldp	x26, x25, [sp, #32]
  404978:	ldr	x27, [sp, #16]
  40497c:	ldp	x29, x30, [sp], #96
  404980:	ret
  404984:	stp	x29, x30, [sp, #-64]!
  404988:	cmp	w1, #0x1
  40498c:	str	x23, [sp, #16]
  404990:	stp	x22, x21, [sp, #32]
  404994:	stp	x20, x19, [sp, #48]
  404998:	mov	x29, sp
  40499c:	b.lt	404a14 <ferror@plt+0x2b74>  // b.tstop
  4049a0:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  4049a4:	mov	x19, x0
  4049a8:	ldr	x0, [x8, #2136]
  4049ac:	mov	x20, x2
  4049b0:	mov	w21, w1
  4049b4:	cbz	x0, 4049d8 <ferror@plt+0x2b38>
  4049b8:	ldr	x22, [x20]
  4049bc:	adrp	x23, 424000 <argp_failure@@Base+0x17610>
  4049c0:	add	x23, x23, #0x868
  4049c4:	mov	x1, x22
  4049c8:	bl	401cb0 <strcmp@plt>
  4049cc:	cbz	w0, 4049e8 <ferror@plt+0x2b48>
  4049d0:	ldr	x0, [x23], #16
  4049d4:	cbnz	x0, 4049c4 <ferror@plt+0x2b24>
  4049d8:	cmp	w21, #0x3
  4049dc:	b.lt	404a14 <ferror@plt+0x2b74>  // b.tstop
  4049e0:	ldr	x8, [x20, #16]
  4049e4:	b	4049f4 <ferror@plt+0x2b54>
  4049e8:	cmp	w21, #0x2
  4049ec:	b.lt	404a14 <ferror@plt+0x2b74>  // b.tstop
  4049f0:	ldr	x8, [x20, #8]
  4049f4:	str	x8, [x19, #24]
  4049f8:	mov	x0, x19
  4049fc:	ldp	x20, x19, [sp, #48]
  404a00:	ldp	x22, x21, [sp, #32]
  404a04:	ldr	x23, [sp, #16]
  404a08:	mov	w1, wzr
  404a0c:	ldp	x29, x30, [sp], #64
  404a10:	b	406948 <ferror@plt+0x4aa8>
  404a14:	ldp	x20, x19, [sp, #48]
  404a18:	ldp	x22, x21, [sp, #32]
  404a1c:	ldr	x23, [sp, #16]
  404a20:	ldp	x29, x30, [sp], #64
  404a24:	ret
  404a28:	stp	x29, x30, [sp, #-48]!
  404a2c:	cmp	w1, #0x1
  404a30:	str	x21, [sp, #16]
  404a34:	stp	x20, x19, [sp, #32]
  404a38:	mov	x29, sp
  404a3c:	b.lt	404a64 <ferror@plt+0x2bc4>  // b.tstop
  404a40:	mov	x20, x2
  404a44:	mov	x19, x0
  404a48:	mov	w21, w1
  404a4c:	ldr	x0, [x20]
  404a50:	bl	402ff0 <ferror@plt+0x1150>
  404a54:	cbnz	x0, 404a74 <ferror@plt+0x2bd4>
  404a58:	subs	x21, x21, #0x1
  404a5c:	add	x20, x20, #0x8
  404a60:	b.ne	404a4c <ferror@plt+0x2bac>  // b.any
  404a64:	ldp	x20, x19, [sp, #32]
  404a68:	ldr	x21, [sp, #16]
  404a6c:	ldp	x29, x30, [sp], #48
  404a70:	ret
  404a74:	ldr	x8, [x0, #16]
  404a78:	mov	x0, x19
  404a7c:	ldr	x21, [sp, #16]
  404a80:	mov	w1, wzr
  404a84:	str	x8, [x19, #24]
  404a88:	ldp	x20, x19, [sp, #32]
  404a8c:	ldp	x29, x30, [sp], #48
  404a90:	b	406948 <ferror@plt+0x4aa8>
  404a94:	stp	x29, x30, [sp, #-80]!
  404a98:	stp	x22, x21, [sp, #48]
  404a9c:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  404aa0:	adrp	x22, 424000 <argp_failure@@Base+0x17610>
  404aa4:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  404aa8:	stp	x24, x23, [sp, #32]
  404aac:	ldr	x8, [x8, #1128]
  404ab0:	ldr	x24, [x21, #1480]
  404ab4:	ldr	x23, [x22, #2128]
  404ab8:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  404abc:	add	x9, x9, #0x5bc
  404ac0:	cmp	w1, #0x1
  404ac4:	str	x25, [sp, #16]
  404ac8:	stp	x20, x19, [sp, #64]
  404acc:	mov	x29, sp
  404ad0:	str	x8, [x21, #1480]
  404ad4:	str	x9, [x22, #2128]
  404ad8:	b.lt	404b04 <ferror@plt+0x2c64>  // b.tstop
  404adc:	mov	x19, x2
  404ae0:	mov	x20, x0
  404ae4:	mov	w25, w1
  404ae8:	ldr	x8, [x19], #8
  404aec:	mov	x0, x20
  404af0:	mov	w1, wzr
  404af4:	str	x8, [x20, #24]
  404af8:	bl	406948 <ferror@plt+0x4aa8>
  404afc:	subs	x25, x25, #0x1
  404b00:	b.ne	404ae8 <ferror@plt+0x2c48>  // b.any
  404b04:	str	x24, [x21, #1480]
  404b08:	str	x23, [x22, #2128]
  404b0c:	ldp	x20, x19, [sp, #64]
  404b10:	ldp	x22, x21, [sp, #48]
  404b14:	ldp	x24, x23, [sp, #32]
  404b18:	ldr	x25, [sp, #16]
  404b1c:	ldp	x29, x30, [sp], #80
  404b20:	ret
  404b24:	stp	x29, x30, [sp, #-64]!
  404b28:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  404b2c:	ldr	x9, [x8, #1352]
  404b30:	stp	x22, x21, [sp, #32]
  404b34:	stp	x20, x19, [sp, #48]
  404b38:	str	x23, [sp, #16]
  404b3c:	ldrb	w8, [x9]
  404b40:	mov	x29, sp
  404b44:	cbz	w8, 404bc4 <ferror@plt+0x2d24>
  404b48:	add	x19, x9, #0x1
  404b4c:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  404b50:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  404b54:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  404b58:	mov	w23, #0x1                   	// #1
  404b5c:	b	404b84 <ferror@plt+0x2ce4>
  404b60:	ldr	x8, [x20, #2128]
  404b64:	ldr	w9, [x8]
  404b68:	add	w9, w9, #0x1
  404b6c:	str	w9, [x8]
  404b70:	ldr	x1, [x21, #1480]
  404b74:	bl	401b20 <putc@plt>
  404b78:	str	w23, [x22, #1464]
  404b7c:	ldrb	w8, [x19], #1
  404b80:	cbz	w8, 404bc4 <ferror@plt+0x2d24>
  404b84:	and	w0, w8, #0xff
  404b88:	cmp	w0, #0x9
  404b8c:	b.eq	404ba4 <ferror@plt+0x2d04>  // b.none
  404b90:	cmp	w0, #0xa
  404b94:	b.ne	404b60 <ferror@plt+0x2cc0>  // b.any
  404b98:	ldr	x8, [x20, #2128]
  404b9c:	str	wzr, [x8]
  404ba0:	b	404b70 <ferror@plt+0x2cd0>
  404ba4:	ldr	x8, [x20, #2128]
  404ba8:	ldr	w9, [x8]
  404bac:	add	w10, w9, #0x7
  404bb0:	cmp	w9, #0x0
  404bb4:	csel	w9, w10, w9, lt  // lt = tstop
  404bb8:	and	w9, w9, #0xfffffff8
  404bbc:	add	w9, w9, #0x8
  404bc0:	b	404b6c <ferror@plt+0x2ccc>
  404bc4:	ldp	x20, x19, [sp, #48]
  404bc8:	ldp	x22, x21, [sp, #32]
  404bcc:	ldr	x23, [sp, #16]
  404bd0:	ldp	x29, x30, [sp], #64
  404bd4:	ret
  404bd8:	stp	x29, x30, [sp, #-16]!
  404bdc:	cmp	w1, #0x1
  404be0:	mov	x29, sp
  404be4:	b.lt	404bfc <ferror@plt+0x2d5c>  // b.tstop
  404be8:	ldr	x0, [x2]
  404bec:	mov	x1, xzr
  404bf0:	mov	w2, wzr
  404bf4:	bl	401ab0 <strtoul@plt>
  404bf8:	bl	401ae0 <exit@plt>
  404bfc:	mov	w0, wzr
  404c00:	bl	401ae0 <exit@plt>
  404c04:	stp	x29, x30, [sp, #-64]!
  404c08:	stp	x22, x21, [sp, #32]
  404c0c:	stp	x20, x19, [sp, #48]
  404c10:	ldr	x9, [x0]
  404c14:	str	x23, [sp, #16]
  404c18:	mov	x29, sp
  404c1c:	ldrb	w8, [x9]
  404c20:	cbz	w8, 404ca0 <ferror@plt+0x2e00>
  404c24:	add	x19, x9, #0x1
  404c28:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  404c2c:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  404c30:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  404c34:	mov	w23, #0x1                   	// #1
  404c38:	b	404c60 <ferror@plt+0x2dc0>
  404c3c:	ldr	x8, [x20, #2128]
  404c40:	ldr	w9, [x8]
  404c44:	add	w9, w9, #0x1
  404c48:	str	w9, [x8]
  404c4c:	ldr	x1, [x21, #1480]
  404c50:	bl	401b20 <putc@plt>
  404c54:	str	w23, [x22, #1464]
  404c58:	ldrb	w8, [x19], #1
  404c5c:	cbz	w8, 404ca0 <ferror@plt+0x2e00>
  404c60:	and	w0, w8, #0xff
  404c64:	cmp	w0, #0x9
  404c68:	b.eq	404c80 <ferror@plt+0x2de0>  // b.none
  404c6c:	cmp	w0, #0xa
  404c70:	b.ne	404c3c <ferror@plt+0x2d9c>  // b.any
  404c74:	ldr	x8, [x20, #2128]
  404c78:	str	wzr, [x8]
  404c7c:	b	404c4c <ferror@plt+0x2dac>
  404c80:	ldr	x8, [x20, #2128]
  404c84:	ldr	w9, [x8]
  404c88:	add	w10, w9, #0x7
  404c8c:	cmp	w9, #0x0
  404c90:	csel	w9, w10, w9, lt  // lt = tstop
  404c94:	and	w9, w9, #0xfffffff8
  404c98:	add	w9, w9, #0x8
  404c9c:	b	404c48 <ferror@plt+0x2da8>
  404ca0:	ldp	x20, x19, [sp, #48]
  404ca4:	ldp	x22, x21, [sp, #32]
  404ca8:	ldr	x23, [sp, #16]
  404cac:	ldp	x29, x30, [sp], #64
  404cb0:	ret
  404cb4:	stp	x29, x30, [sp, #-48]!
  404cb8:	stp	x20, x19, [sp, #32]
  404cbc:	mov	x19, x0
  404cc0:	ldr	x0, [x0]
  404cc4:	str	x21, [sp, #16]
  404cc8:	mov	x29, sp
  404ccc:	mov	x20, x2
  404cd0:	mov	w21, w1
  404cd4:	bl	401db0 <if_nametoindex@plt>
  404cd8:	cmp	w0, #0x0
  404cdc:	cset	w8, eq  // eq = none
  404ce0:	cmp	w8, w21
  404ce4:	b.ge	404d10 <ferror@plt+0x2e70>  // b.tcont
  404ce8:	cmp	w0, #0x0
  404cec:	cset	w8, eq  // eq = none
  404cf0:	ldr	x8, [x20, w8, uxtw #3]
  404cf4:	mov	x0, x19
  404cf8:	ldr	x21, [sp, #16]
  404cfc:	mov	w1, wzr
  404d00:	str	x8, [x19, #24]
  404d04:	ldp	x20, x19, [sp, #32]
  404d08:	ldp	x29, x30, [sp], #48
  404d0c:	b	406948 <ferror@plt+0x4aa8>
  404d10:	ldp	x20, x19, [sp, #32]
  404d14:	ldr	x21, [sp, #16]
  404d18:	ldp	x29, x30, [sp], #48
  404d1c:	ret
  404d20:	stp	x29, x30, [sp, #-32]!
  404d24:	stp	x20, x19, [sp, #16]
  404d28:	mov	x20, x0
  404d2c:	ldr	x0, [x0]
  404d30:	mov	x29, sp
  404d34:	bl	401db0 <if_nametoindex@plt>
  404d38:	mov	w19, w0
  404d3c:	cbnz	w0, 404d5c <ferror@plt+0x2ebc>
  404d40:	bl	401e50 <__errno_location@plt>
  404d44:	ldr	w1, [x0]
  404d48:	ldr	x3, [x20]
  404d4c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  404d50:	add	x2, x2, #0x80c
  404d54:	mov	w0, #0x1                   	// #1
  404d58:	bl	401af0 <error@plt>
  404d5c:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  404d60:	add	x0, x0, #0x1e1
  404d64:	mov	w1, w19
  404d68:	bl	401e30 <printf@plt>
  404d6c:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  404d70:	ldr	x8, [x8, #2128]
  404d74:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  404d78:	mov	w11, #0x1                   	// #1
  404d7c:	ldr	w9, [x8]
  404d80:	add	w9, w9, w0
  404d84:	str	w9, [x8]
  404d88:	ldp	x20, x19, [sp, #16]
  404d8c:	str	w11, [x10, #1464]
  404d90:	ldp	x29, x30, [sp], #32
  404d94:	ret
  404d98:	stp	x29, x30, [sp, #-48]!
  404d9c:	stp	x20, x19, [sp, #32]
  404da0:	mov	x19, x0
  404da4:	mov	x20, x2
  404da8:	ldr	w0, [x0, #16]
  404dac:	ldr	x2, [x19, #8]
  404db0:	str	x21, [sp, #16]
  404db4:	mov	w21, w1
  404db8:	mov	w1, #0x8915                	// #35093
  404dbc:	mov	x29, sp
  404dc0:	bl	40af78 <argp_parse@@Base+0x1dd0>
  404dc4:	tbnz	w0, #31, 404dd8 <ferror@plt+0x2f38>
  404dc8:	cmp	w21, #0x1
  404dcc:	b.lt	404e00 <ferror@plt+0x2f60>  // b.tstop
  404dd0:	ldr	x8, [x20]
  404dd4:	b	404de4 <ferror@plt+0x2f44>
  404dd8:	cmp	w21, #0x2
  404ddc:	b.lt	404e00 <ferror@plt+0x2f60>  // b.tstop
  404de0:	ldr	x8, [x20, #8]
  404de4:	str	x8, [x19, #24]
  404de8:	mov	x0, x19
  404dec:	ldp	x20, x19, [sp, #32]
  404df0:	ldr	x21, [sp, #16]
  404df4:	mov	w1, wzr
  404df8:	ldp	x29, x30, [sp], #48
  404dfc:	b	406948 <ferror@plt+0x4aa8>
  404e00:	ldp	x20, x19, [sp, #32]
  404e04:	ldr	x21, [sp, #16]
  404e08:	ldp	x29, x30, [sp], #48
  404e0c:	ret
  404e10:	stp	x29, x30, [sp, #-48]!
  404e14:	stp	x20, x19, [sp, #32]
  404e18:	mov	x19, x0
  404e1c:	mov	x20, x2
  404e20:	ldr	w0, [x0, #16]
  404e24:	ldr	x2, [x19, #8]
  404e28:	str	x21, [sp, #16]
  404e2c:	mov	w21, w1
  404e30:	mov	w1, #0x8915                	// #35093
  404e34:	mov	x29, sp
  404e38:	bl	40af78 <argp_parse@@Base+0x1dd0>
  404e3c:	tbnz	w0, #31, 404e60 <ferror@plt+0x2fc0>
  404e40:	ldr	x8, [x19, #8]
  404e44:	mov	w1, w21
  404e48:	mov	x2, x20
  404e4c:	ldp	x20, x19, [sp, #32]
  404e50:	ldr	x21, [sp, #16]
  404e54:	add	x3, x8, #0x10
  404e58:	ldp	x29, x30, [sp], #48
  404e5c:	b	406d94 <ferror@plt+0x4ef4>
  404e60:	bl	401e50 <__errno_location@plt>
  404e64:	ldr	w1, [x0]
  404e68:	ldr	x3, [x19, #8]
  404e6c:	ldp	x20, x19, [sp, #32]
  404e70:	ldr	x21, [sp, #16]
  404e74:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  404e78:	add	x2, x2, #0x835
  404e7c:	mov	w0, #0x1                   	// #1
  404e80:	ldp	x29, x30, [sp], #48
  404e84:	b	401af0 <error@plt>
  404e88:	stp	x29, x30, [sp, #-48]!
  404e8c:	stp	x20, x19, [sp, #32]
  404e90:	mov	x19, x0
  404e94:	mov	x20, x2
  404e98:	ldr	w0, [x0, #16]
  404e9c:	ldr	x2, [x19, #8]
  404ea0:	str	x21, [sp, #16]
  404ea4:	mov	w21, w1
  404ea8:	mov	w1, #0x891b                	// #35099
  404eac:	mov	x29, sp
  404eb0:	bl	40af78 <argp_parse@@Base+0x1dd0>
  404eb4:	tbnz	w0, #31, 404ec8 <ferror@plt+0x3028>
  404eb8:	cmp	w21, #0x1
  404ebc:	b.lt	404ef0 <ferror@plt+0x3050>  // b.tstop
  404ec0:	ldr	x8, [x20]
  404ec4:	b	404ed4 <ferror@plt+0x3034>
  404ec8:	cmp	w21, #0x2
  404ecc:	b.lt	404ef0 <ferror@plt+0x3050>  // b.tstop
  404ed0:	ldr	x8, [x20, #8]
  404ed4:	str	x8, [x19, #24]
  404ed8:	mov	x0, x19
  404edc:	ldp	x20, x19, [sp, #32]
  404ee0:	ldr	x21, [sp, #16]
  404ee4:	mov	w1, wzr
  404ee8:	ldp	x29, x30, [sp], #48
  404eec:	b	406948 <ferror@plt+0x4aa8>
  404ef0:	ldp	x20, x19, [sp, #32]
  404ef4:	ldr	x21, [sp, #16]
  404ef8:	ldp	x29, x30, [sp], #48
  404efc:	ret
  404f00:	stp	x29, x30, [sp, #-48]!
  404f04:	stp	x20, x19, [sp, #32]
  404f08:	mov	x19, x0
  404f0c:	mov	x20, x2
  404f10:	ldr	w0, [x0, #16]
  404f14:	ldr	x2, [x19, #8]
  404f18:	str	x21, [sp, #16]
  404f1c:	mov	w21, w1
  404f20:	mov	w1, #0x891b                	// #35099
  404f24:	mov	x29, sp
  404f28:	bl	40af78 <argp_parse@@Base+0x1dd0>
  404f2c:	tbnz	w0, #31, 404f50 <ferror@plt+0x30b0>
  404f30:	ldr	x8, [x19, #8]
  404f34:	mov	w1, w21
  404f38:	mov	x2, x20
  404f3c:	ldp	x20, x19, [sp, #32]
  404f40:	ldr	x21, [sp, #16]
  404f44:	add	x3, x8, #0x10
  404f48:	ldp	x29, x30, [sp], #48
  404f4c:	b	406d94 <ferror@plt+0x4ef4>
  404f50:	bl	401e50 <__errno_location@plt>
  404f54:	ldr	w1, [x0]
  404f58:	ldr	x3, [x19, #8]
  404f5c:	ldp	x20, x19, [sp, #32]
  404f60:	ldr	x21, [sp, #16]
  404f64:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  404f68:	add	x2, x2, #0x85b
  404f6c:	mov	w0, #0x1                   	// #1
  404f70:	ldp	x29, x30, [sp], #48
  404f74:	b	401af0 <error@plt>
  404f78:	stp	x29, x30, [sp, #-64]!
  404f7c:	stp	x22, x21, [sp, #32]
  404f80:	stp	x20, x19, [sp, #48]
  404f84:	ldr	x8, [x0, #8]
  404f88:	str	x23, [sp, #16]
  404f8c:	mov	x29, sp
  404f90:	mov	x19, x0
  404f94:	ldrh	w23, [x8, #16]
  404f98:	adrp	x0, 40f000 <argp_failure@@Base+0x2610>
  404f9c:	mov	w21, w1
  404fa0:	add	x0, x0, #0xe68
  404fa4:	add	x1, x29, #0x1c
  404fa8:	mov	x20, x2
  404fac:	bl	4024f0 <ferror@plt+0x650>
  404fb0:	cbz	w0, 404ff8 <ferror@plt+0x3158>
  404fb4:	mov	w22, w0
  404fb8:	ldr	w0, [x19, #16]
  404fbc:	ldr	x2, [x19, #8]
  404fc0:	mov	w1, #0x8913                	// #35091
  404fc4:	bl	40af78 <argp_parse@@Base+0x1dd0>
  404fc8:	tst	w22, w23
  404fcc:	b.eq	404ff8 <ferror@plt+0x3158>  // b.none
  404fd0:	tbnz	w0, #31, 404ff8 <ferror@plt+0x3158>
  404fd4:	ldr	w0, [x19, #16]
  404fd8:	ldr	x2, [x19, #8]
  404fdc:	mov	w1, #0x8919                	// #35097
  404fe0:	bl	40af78 <argp_parse@@Base+0x1dd0>
  404fe4:	tbnz	w0, #31, 404ff8 <ferror@plt+0x3158>
  404fe8:	cmp	w21, #0x1
  404fec:	b.lt	405014 <ferror@plt+0x3174>  // b.tstop
  404ff0:	ldr	x8, [x20]
  404ff4:	b	405004 <ferror@plt+0x3164>
  404ff8:	cmp	w21, #0x2
  404ffc:	b.lt	405014 <ferror@plt+0x3174>  // b.tstop
  405000:	ldr	x8, [x20, #8]
  405004:	mov	x0, x19
  405008:	mov	w1, wzr
  40500c:	str	x8, [x19, #24]
  405010:	bl	406948 <ferror@plt+0x4aa8>
  405014:	ldp	x20, x19, [sp, #48]
  405018:	ldp	x22, x21, [sp, #32]
  40501c:	ldr	x23, [sp, #16]
  405020:	ldp	x29, x30, [sp], #64
  405024:	ret
  405028:	stp	x29, x30, [sp, #-48]!
  40502c:	stp	x20, x19, [sp, #32]
  405030:	mov	x19, x0
  405034:	mov	x20, x2
  405038:	ldr	w0, [x0, #16]
  40503c:	ldr	x2, [x19, #8]
  405040:	str	x21, [sp, #16]
  405044:	mov	w21, w1
  405048:	mov	w1, #0x8919                	// #35097
  40504c:	mov	x29, sp
  405050:	bl	40af78 <argp_parse@@Base+0x1dd0>
  405054:	tbnz	w0, #31, 405078 <ferror@plt+0x31d8>
  405058:	ldr	x8, [x19, #8]
  40505c:	mov	w1, w21
  405060:	mov	x2, x20
  405064:	ldp	x20, x19, [sp, #32]
  405068:	ldr	x21, [sp, #16]
  40506c:	add	x3, x8, #0x10
  405070:	ldp	x29, x30, [sp], #48
  405074:	b	406d94 <ferror@plt+0x4ef4>
  405078:	bl	401e50 <__errno_location@plt>
  40507c:	ldr	w1, [x0]
  405080:	ldr	x3, [x19, #8]
  405084:	ldp	x20, x19, [sp, #32]
  405088:	ldr	x21, [sp, #16]
  40508c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  405090:	add	x2, x2, #0x884
  405094:	mov	w0, #0x1                   	// #1
  405098:	ldp	x29, x30, [sp], #48
  40509c:	b	401af0 <error@plt>
  4050a0:	stp	x29, x30, [sp, #-64]!
  4050a4:	stp	x22, x21, [sp, #32]
  4050a8:	stp	x20, x19, [sp, #48]
  4050ac:	ldr	x8, [x0, #8]
  4050b0:	str	x23, [sp, #16]
  4050b4:	mov	x29, sp
  4050b8:	mov	x19, x0
  4050bc:	ldrh	w23, [x8, #16]
  4050c0:	adrp	x0, 40f000 <argp_failure@@Base+0x2610>
  4050c4:	mov	w21, w1
  4050c8:	add	x0, x0, #0xe81
  4050cc:	add	x1, x29, #0x1c
  4050d0:	mov	x20, x2
  4050d4:	bl	4024f0 <ferror@plt+0x650>
  4050d8:	cbz	w0, 405120 <ferror@plt+0x3280>
  4050dc:	mov	w22, w0
  4050e0:	ldr	w0, [x19, #16]
  4050e4:	ldr	x2, [x19, #8]
  4050e8:	mov	w1, #0x8913                	// #35091
  4050ec:	bl	40af78 <argp_parse@@Base+0x1dd0>
  4050f0:	tst	w22, w23
  4050f4:	b.eq	405120 <ferror@plt+0x3280>  // b.none
  4050f8:	tbnz	w0, #31, 405120 <ferror@plt+0x3280>
  4050fc:	ldr	w0, [x19, #16]
  405100:	ldr	x2, [x19, #8]
  405104:	mov	w1, #0x8917                	// #35095
  405108:	bl	40af78 <argp_parse@@Base+0x1dd0>
  40510c:	tbnz	w0, #31, 405120 <ferror@plt+0x3280>
  405110:	cmp	w21, #0x1
  405114:	b.lt	40513c <ferror@plt+0x329c>  // b.tstop
  405118:	ldr	x8, [x20]
  40511c:	b	40512c <ferror@plt+0x328c>
  405120:	cmp	w21, #0x2
  405124:	b.lt	40513c <ferror@plt+0x329c>  // b.tstop
  405128:	ldr	x8, [x20, #8]
  40512c:	mov	x0, x19
  405130:	mov	w1, wzr
  405134:	str	x8, [x19, #24]
  405138:	bl	406948 <ferror@plt+0x4aa8>
  40513c:	ldp	x20, x19, [sp, #48]
  405140:	ldp	x22, x21, [sp, #32]
  405144:	ldr	x23, [sp, #16]
  405148:	ldp	x29, x30, [sp], #64
  40514c:	ret
  405150:	stp	x29, x30, [sp, #-48]!
  405154:	stp	x20, x19, [sp, #32]
  405158:	mov	x19, x0
  40515c:	mov	x20, x2
  405160:	ldr	w0, [x0, #16]
  405164:	ldr	x2, [x19, #8]
  405168:	str	x21, [sp, #16]
  40516c:	mov	w21, w1
  405170:	mov	w1, #0x8917                	// #35095
  405174:	mov	x29, sp
  405178:	bl	40af78 <argp_parse@@Base+0x1dd0>
  40517c:	tbnz	w0, #31, 4051a0 <ferror@plt+0x3300>
  405180:	ldr	x8, [x19, #8]
  405184:	mov	w1, w21
  405188:	mov	x2, x20
  40518c:	ldp	x20, x19, [sp, #32]
  405190:	ldr	x21, [sp, #16]
  405194:	add	x3, x8, #0x10
  405198:	ldp	x29, x30, [sp], #48
  40519c:	b	406d94 <ferror@plt+0x4ef4>
  4051a0:	bl	401e50 <__errno_location@plt>
  4051a4:	ldr	w1, [x0]
  4051a8:	ldr	x3, [x19, #8]
  4051ac:	ldp	x20, x19, [sp, #32]
  4051b0:	ldr	x21, [sp, #16]
  4051b4:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  4051b8:	add	x2, x2, #0x8ad
  4051bc:	mov	w0, #0x1                   	// #1
  4051c0:	ldp	x29, x30, [sp], #48
  4051c4:	b	401af0 <error@plt>
  4051c8:	stp	x29, x30, [sp, #-48]!
  4051cc:	stp	x20, x19, [sp, #32]
  4051d0:	mov	x19, x0
  4051d4:	mov	x20, x2
  4051d8:	ldr	w0, [x0, #16]
  4051dc:	ldr	x2, [x19, #8]
  4051e0:	str	x21, [sp, #16]
  4051e4:	mov	w21, w1
  4051e8:	mov	w1, #0x8913                	// #35091
  4051ec:	mov	x29, sp
  4051f0:	bl	40af78 <argp_parse@@Base+0x1dd0>
  4051f4:	tbnz	w0, #31, 405208 <ferror@plt+0x3368>
  4051f8:	cmp	w21, #0x1
  4051fc:	b.lt	405230 <ferror@plt+0x3390>  // b.tstop
  405200:	ldr	x8, [x20]
  405204:	b	405214 <ferror@plt+0x3374>
  405208:	cmp	w21, #0x2
  40520c:	b.lt	405230 <ferror@plt+0x3390>  // b.tstop
  405210:	ldr	x8, [x20, #8]
  405214:	str	x8, [x19, #24]
  405218:	mov	x0, x19
  40521c:	ldp	x20, x19, [sp, #32]
  405220:	ldr	x21, [sp, #16]
  405224:	mov	w1, wzr
  405228:	ldp	x29, x30, [sp], #48
  40522c:	b	406948 <ferror@plt+0x4aa8>
  405230:	ldp	x20, x19, [sp, #32]
  405234:	ldr	x21, [sp, #16]
  405238:	ldp	x29, x30, [sp], #48
  40523c:	ret
  405240:	sub	sp, sp, #0x50
  405244:	stp	x29, x30, [sp, #16]
  405248:	stp	x22, x21, [sp, #48]
  40524c:	stp	x20, x19, [sp, #64]
  405250:	mov	x19, x0
  405254:	mov	x20, x2
  405258:	ldr	w0, [x0, #16]
  40525c:	ldr	x2, [x19, #8]
  405260:	mov	w22, w1
  405264:	mov	w1, #0x8913                	// #35091
  405268:	str	x23, [sp, #32]
  40526c:	add	x29, sp, #0x10
  405270:	bl	40af78 <argp_parse@@Base+0x1dd0>
  405274:	tbnz	w0, #31, 4052d4 <ferror@plt+0x3434>
  405278:	ldr	x8, [x19, #8]
  40527c:	subs	w21, w22, #0x1
  405280:	ldrh	w19, [x8, #16]
  405284:	b.lt	405304 <ferror@plt+0x3464>  // b.tstop
  405288:	ldr	x23, [x20]
  40528c:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  405290:	add	x1, x1, #0x54
  405294:	mov	x0, x23
  405298:	bl	401cb0 <strcmp@plt>
  40529c:	cbz	w0, 405328 <ferror@plt+0x3488>
  4052a0:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  4052a4:	add	x1, x1, #0x582
  4052a8:	mov	x0, x23
  4052ac:	bl	401cb0 <strcmp@plt>
  4052b0:	cbz	w0, 4053e0 <ferror@plt+0x3540>
  4052b4:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  4052b8:	add	x1, x1, #0x94a
  4052bc:	mov	x0, x23
  4052c0:	bl	401cb0 <strcmp@plt>
  4052c4:	cbnz	w0, 4054b8 <ferror@plt+0x3618>
  4052c8:	add	x2, x20, #0x8
  4052cc:	mov	w1, w21
  4052d0:	b	40530c <ferror@plt+0x346c>
  4052d4:	bl	401e50 <__errno_location@plt>
  4052d8:	ldr	w1, [x0]
  4052dc:	ldr	x3, [x19, #8]
  4052e0:	ldp	x20, x19, [sp, #64]
  4052e4:	ldp	x22, x21, [sp, #48]
  4052e8:	ldr	x23, [sp, #32]
  4052ec:	ldp	x29, x30, [sp, #16]
  4052f0:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  4052f4:	add	x2, x2, #0x923
  4052f8:	mov	w0, #0x1                   	// #1
  4052fc:	add	sp, sp, #0x50
  405300:	b	401af0 <error@plt>
  405304:	mov	w1, w22
  405308:	mov	x2, x20
  40530c:	mov	w3, w19
  405310:	ldp	x20, x19, [sp, #64]
  405314:	ldp	x22, x21, [sp, #48]
  405318:	ldr	x23, [sp, #32]
  40531c:	ldp	x29, x30, [sp, #16]
  405320:	add	sp, sp, #0x50
  405324:	b	407010 <ferror@plt+0x5170>
  405328:	cmp	w22, #0x2
  40532c:	b.lt	4053d4 <ferror@plt+0x3534>  // b.tstop
  405330:	ldr	x8, [x20, #8]
  405334:	ldrb	w9, [x8]
  405338:	cmp	w9, #0x25
  40533c:	b.ne	4053d4 <ferror@plt+0x3534>  // b.any
  405340:	ldrb	w9, [x8, #1]!
  405344:	cmp	w9, #0x23
  405348:	cinc	x21, x8, eq  // eq = none
  40534c:	bl	401cc0 <__ctype_b_loc@plt>
  405350:	ldr	x8, [x0]
  405354:	ldrb	w9, [x21], #1
  405358:	ldrh	w10, [x8, x9, lsl #1]
  40535c:	tbnz	w10, #11, 405354 <ferror@plt+0x34b4>
  405360:	orr	w8, w9, #0x20
  405364:	cmp	w8, #0x68
  405368:	sub	x8, x21, #0x1
  40536c:	b.ne	405380 <ferror@plt+0x34e0>  // b.any
  405370:	ldrb	w9, [x21]
  405374:	cmp	w9, #0x0
  405378:	csel	x8, x8, x21, eq  // eq = none
  40537c:	ldrb	w9, [x8]
  405380:	sub	w10, w9, #0x48
  405384:	cmp	w10, #0x30
  405388:	mov	w9, #0x69                  	// #105
  40538c:	b.hi	405484 <ferror@plt+0x35e4>  // b.pmore
  405390:	mov	w11, #0x1                   	// #1
  405394:	lsl	x11, x11, x10
  405398:	mov	w12, #0x10001               	// #65537
  40539c:	tst	x11, x12
  4053a0:	b.ne	405478 <ferror@plt+0x35d8>  // b.any
  4053a4:	mov	w11, #0x1                   	// #1
  4053a8:	lsl	x11, x11, x10
  4053ac:	tst	x11, #0x8000000080
  4053b0:	b.ne	405480 <ferror@plt+0x35e0>  // b.any
  4053b4:	mov	w11, #0x1                   	// #1
  4053b8:	lsl	x10, x11, x10
  4053bc:	mov	x11, #0x100000000           	// #4294967296
  4053c0:	movk	x11, #0x1, lsl #48
  4053c4:	tst	x10, x11
  4053c8:	b.eq	405484 <ferror@plt+0x35e4>  // b.none
  4053cc:	mov	w9, #0x78                  	// #120
  4053d0:	b	405484 <ferror@plt+0x35e4>
  4053d4:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  4053d8:	add	x0, x0, #0x1e1
  4053dc:	b	405490 <ferror@plt+0x35f0>
  4053e0:	mov	x1, sp
  4053e4:	mov	w2, #0xf                   	// #15
  4053e8:	mov	w0, w19
  4053ec:	mov	x20, sp
  4053f0:	bl	4025cc <ferror@plt+0x72c>
  4053f4:	ldrb	w8, [sp]
  4053f8:	cbz	w8, 4054b8 <ferror@plt+0x3618>
  4053fc:	orr	x19, x20, #0x1
  405400:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  405404:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  405408:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  40540c:	mov	w23, #0x1                   	// #1
  405410:	b	405438 <ferror@plt+0x3598>
  405414:	ldr	x8, [x20, #2128]
  405418:	ldr	w9, [x8]
  40541c:	add	w9, w9, #0x1
  405420:	str	w9, [x8]
  405424:	ldr	x1, [x21, #1480]
  405428:	bl	401b20 <putc@plt>
  40542c:	str	w23, [x22, #1464]
  405430:	ldrb	w8, [x19], #1
  405434:	cbz	w8, 4054b8 <ferror@plt+0x3618>
  405438:	and	w0, w8, #0xff
  40543c:	cmp	w0, #0x9
  405440:	b.eq	405458 <ferror@plt+0x35b8>  // b.none
  405444:	cmp	w0, #0xa
  405448:	b.ne	405414 <ferror@plt+0x3574>  // b.any
  40544c:	ldr	x8, [x20, #2128]
  405450:	str	wzr, [x8]
  405454:	b	405424 <ferror@plt+0x3584>
  405458:	ldr	x8, [x20, #2128]
  40545c:	ldr	w9, [x8]
  405460:	add	w10, w9, #0x7
  405464:	cmp	w9, #0x0
  405468:	csel	w9, w10, w9, lt  // lt = tstop
  40546c:	and	w9, w9, #0xfffffff8
  405470:	add	w9, w9, #0x8
  405474:	b	405420 <ferror@plt+0x3580>
  405478:	mov	w9, #0x58                  	// #88
  40547c:	b	405484 <ferror@plt+0x35e4>
  405480:	mov	w9, #0x6f                  	// #111
  405484:	strb	w9, [x8]
  405488:	strb	wzr, [x8, #1]
  40548c:	ldr	x0, [x20, #8]
  405490:	mov	w1, w19
  405494:	bl	401e30 <printf@plt>
  405498:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  40549c:	ldr	x8, [x8, #2128]
  4054a0:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  4054a4:	mov	w11, #0x1                   	// #1
  4054a8:	ldr	w9, [x8]
  4054ac:	add	w9, w9, w0
  4054b0:	str	w9, [x8]
  4054b4:	str	w11, [x10, #1464]
  4054b8:	ldp	x20, x19, [sp, #64]
  4054bc:	ldp	x22, x21, [sp, #48]
  4054c0:	ldr	x23, [sp, #32]
  4054c4:	ldp	x29, x30, [sp, #16]
  4054c8:	add	sp, sp, #0x50
  4054cc:	ret
  4054d0:	stp	x29, x30, [sp, #-48]!
  4054d4:	stp	x20, x19, [sp, #32]
  4054d8:	mov	x19, x0
  4054dc:	mov	x20, x2
  4054e0:	ldr	w0, [x0, #16]
  4054e4:	ldr	x2, [x19, #8]
  4054e8:	str	x21, [sp, #16]
  4054ec:	mov	w21, w1
  4054f0:	mov	w1, #0x8921                	// #35105
  4054f4:	mov	x29, sp
  4054f8:	bl	40af78 <argp_parse@@Base+0x1dd0>
  4054fc:	tbnz	w0, #31, 405510 <ferror@plt+0x3670>
  405500:	cmp	w21, #0x1
  405504:	b.lt	405538 <ferror@plt+0x3698>  // b.tstop
  405508:	ldr	x8, [x20]
  40550c:	b	40551c <ferror@plt+0x367c>
  405510:	cmp	w21, #0x2
  405514:	b.lt	405538 <ferror@plt+0x3698>  // b.tstop
  405518:	ldr	x8, [x20, #8]
  40551c:	str	x8, [x19, #24]
  405520:	mov	x0, x19
  405524:	ldp	x20, x19, [sp, #32]
  405528:	ldr	x21, [sp, #16]
  40552c:	mov	w1, wzr
  405530:	ldp	x29, x30, [sp], #48
  405534:	b	406948 <ferror@plt+0x4aa8>
  405538:	ldp	x20, x19, [sp, #32]
  40553c:	ldr	x21, [sp, #16]
  405540:	ldp	x29, x30, [sp], #48
  405544:	ret
  405548:	stp	x29, x30, [sp, #-48]!
  40554c:	stp	x20, x19, [sp, #32]
  405550:	mov	x19, x0
  405554:	mov	x20, x2
  405558:	ldr	w0, [x0, #16]
  40555c:	ldr	x2, [x19, #8]
  405560:	str	x21, [sp, #16]
  405564:	mov	w21, w1
  405568:	mov	w1, #0x8921                	// #35105
  40556c:	mov	x29, sp
  405570:	bl	40af78 <argp_parse@@Base+0x1dd0>
  405574:	tbnz	w0, #31, 405638 <ferror@plt+0x3798>
  405578:	ldr	x8, [x19, #8]
  40557c:	cmp	w21, #0x1
  405580:	ldr	w19, [x8, #16]
  405584:	b.lt	40562c <ferror@plt+0x378c>  // b.tstop
  405588:	ldr	x8, [x20]
  40558c:	ldrb	w9, [x8]
  405590:	cmp	w9, #0x25
  405594:	b.ne	40562c <ferror@plt+0x378c>  // b.any
  405598:	ldrb	w9, [x8, #1]!
  40559c:	cmp	w9, #0x23
  4055a0:	cinc	x21, x8, eq  // eq = none
  4055a4:	bl	401cc0 <__ctype_b_loc@plt>
  4055a8:	ldr	x8, [x0]
  4055ac:	ldrb	w9, [x21], #1
  4055b0:	ldrh	w10, [x8, x9, lsl #1]
  4055b4:	tbnz	w10, #11, 4055ac <ferror@plt+0x370c>
  4055b8:	orr	w8, w9, #0x20
  4055bc:	cmp	w8, #0x68
  4055c0:	sub	x8, x21, #0x1
  4055c4:	b.ne	4055d8 <ferror@plt+0x3738>  // b.any
  4055c8:	ldrb	w9, [x21]
  4055cc:	cmp	w9, #0x0
  4055d0:	csel	x8, x8, x21, eq  // eq = none
  4055d4:	ldrb	w9, [x8]
  4055d8:	sub	w10, w9, #0x48
  4055dc:	cmp	w10, #0x30
  4055e0:	mov	w9, #0x69                  	// #105
  4055e4:	b.hi	40566c <ferror@plt+0x37cc>  // b.pmore
  4055e8:	mov	w11, #0x1                   	// #1
  4055ec:	lsl	x11, x11, x10
  4055f0:	mov	w12, #0x10001               	// #65537
  4055f4:	tst	x11, x12
  4055f8:	b.ne	405660 <ferror@plt+0x37c0>  // b.any
  4055fc:	mov	w11, #0x1                   	// #1
  405600:	lsl	x11, x11, x10
  405604:	tst	x11, #0x8000000080
  405608:	b.ne	405668 <ferror@plt+0x37c8>  // b.any
  40560c:	mov	w11, #0x1                   	// #1
  405610:	lsl	x10, x11, x10
  405614:	mov	x11, #0x100000000           	// #4294967296
  405618:	movk	x11, #0x1, lsl #48
  40561c:	tst	x10, x11
  405620:	b.eq	40566c <ferror@plt+0x37cc>  // b.none
  405624:	mov	w9, #0x78                  	// #120
  405628:	b	40566c <ferror@plt+0x37cc>
  40562c:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  405630:	add	x0, x0, #0x1e1
  405634:	b	405678 <ferror@plt+0x37d8>
  405638:	bl	401e50 <__errno_location@plt>
  40563c:	ldr	w1, [x0]
  405640:	ldr	x3, [x19, #8]
  405644:	ldp	x20, x19, [sp, #32]
  405648:	ldr	x21, [sp, #16]
  40564c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  405650:	add	x2, x2, #0x8d6
  405654:	mov	w0, #0x1                   	// #1
  405658:	ldp	x29, x30, [sp], #48
  40565c:	b	401af0 <error@plt>
  405660:	mov	w9, #0x58                  	// #88
  405664:	b	40566c <ferror@plt+0x37cc>
  405668:	mov	w9, #0x6f                  	// #111
  40566c:	strb	w9, [x8]
  405670:	strb	wzr, [x8, #1]
  405674:	ldr	x0, [x20]
  405678:	mov	w1, w19
  40567c:	bl	401e30 <printf@plt>
  405680:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  405684:	ldr	x8, [x8, #2128]
  405688:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  40568c:	mov	w11, #0x1                   	// #1
  405690:	ldr	x21, [sp, #16]
  405694:	ldr	w9, [x8]
  405698:	add	w9, w9, w0
  40569c:	str	w9, [x8]
  4056a0:	str	w11, [x10, #1464]
  4056a4:	ldp	x20, x19, [sp, #32]
  4056a8:	ldp	x29, x30, [sp], #48
  4056ac:	ret
  4056b0:	stp	x29, x30, [sp, #-48]!
  4056b4:	stp	x20, x19, [sp, #32]
  4056b8:	mov	x19, x0
  4056bc:	mov	x20, x2
  4056c0:	ldr	w0, [x0, #16]
  4056c4:	ldr	x2, [x19, #8]
  4056c8:	str	x21, [sp, #16]
  4056cc:	mov	w21, w1
  4056d0:	mov	w1, #0x891d                	// #35101
  4056d4:	mov	x29, sp
  4056d8:	bl	40af78 <argp_parse@@Base+0x1dd0>
  4056dc:	tbnz	w0, #31, 405700 <ferror@plt+0x3860>
  4056e0:	ldr	x8, [x19, #8]
  4056e4:	ldr	w8, [x8, #16]
  4056e8:	cmp	w8, #0x1
  4056ec:	b.lt	405700 <ferror@plt+0x3860>  // b.tstop
  4056f0:	cmp	w21, #0x1
  4056f4:	b.lt	405728 <ferror@plt+0x3888>  // b.tstop
  4056f8:	ldr	x8, [x20]
  4056fc:	b	40570c <ferror@plt+0x386c>
  405700:	cmp	w21, #0x1
  405704:	b.le	405728 <ferror@plt+0x3888>
  405708:	ldr	x8, [x20, #8]
  40570c:	str	x8, [x19, #24]
  405710:	mov	x0, x19
  405714:	ldp	x20, x19, [sp, #32]
  405718:	ldr	x21, [sp, #16]
  40571c:	mov	w1, wzr
  405720:	ldp	x29, x30, [sp], #48
  405724:	b	406948 <ferror@plt+0x4aa8>
  405728:	ldp	x20, x19, [sp, #32]
  40572c:	ldr	x21, [sp, #16]
  405730:	ldp	x29, x30, [sp], #48
  405734:	ret
  405738:	stp	x29, x30, [sp, #-48]!
  40573c:	stp	x20, x19, [sp, #32]
  405740:	mov	x19, x0
  405744:	mov	x20, x2
  405748:	ldr	w0, [x0, #16]
  40574c:	ldr	x2, [x19, #8]
  405750:	str	x21, [sp, #16]
  405754:	mov	w21, w1
  405758:	mov	w1, #0x891d                	// #35101
  40575c:	mov	x29, sp
  405760:	bl	40af78 <argp_parse@@Base+0x1dd0>
  405764:	tbnz	w0, #31, 405828 <ferror@plt+0x3988>
  405768:	ldr	x8, [x19, #8]
  40576c:	cmp	w21, #0x1
  405770:	ldr	w19, [x8, #16]
  405774:	b.lt	40581c <ferror@plt+0x397c>  // b.tstop
  405778:	ldr	x8, [x20]
  40577c:	ldrb	w9, [x8]
  405780:	cmp	w9, #0x25
  405784:	b.ne	40581c <ferror@plt+0x397c>  // b.any
  405788:	ldrb	w9, [x8, #1]!
  40578c:	cmp	w9, #0x23
  405790:	cinc	x21, x8, eq  // eq = none
  405794:	bl	401cc0 <__ctype_b_loc@plt>
  405798:	ldr	x8, [x0]
  40579c:	ldrb	w9, [x21], #1
  4057a0:	ldrh	w10, [x8, x9, lsl #1]
  4057a4:	tbnz	w10, #11, 40579c <ferror@plt+0x38fc>
  4057a8:	orr	w8, w9, #0x20
  4057ac:	cmp	w8, #0x68
  4057b0:	sub	x8, x21, #0x1
  4057b4:	b.ne	4057c8 <ferror@plt+0x3928>  // b.any
  4057b8:	ldrb	w9, [x21]
  4057bc:	cmp	w9, #0x0
  4057c0:	csel	x8, x8, x21, eq  // eq = none
  4057c4:	ldrb	w9, [x8]
  4057c8:	sub	w10, w9, #0x48
  4057cc:	cmp	w10, #0x30
  4057d0:	mov	w9, #0x69                  	// #105
  4057d4:	b.hi	40585c <ferror@plt+0x39bc>  // b.pmore
  4057d8:	mov	w11, #0x1                   	// #1
  4057dc:	lsl	x11, x11, x10
  4057e0:	mov	w12, #0x10001               	// #65537
  4057e4:	tst	x11, x12
  4057e8:	b.ne	405850 <ferror@plt+0x39b0>  // b.any
  4057ec:	mov	w11, #0x1                   	// #1
  4057f0:	lsl	x11, x11, x10
  4057f4:	tst	x11, #0x8000000080
  4057f8:	b.ne	405858 <ferror@plt+0x39b8>  // b.any
  4057fc:	mov	w11, #0x1                   	// #1
  405800:	lsl	x10, x11, x10
  405804:	mov	x11, #0x100000000           	// #4294967296
  405808:	movk	x11, #0x1, lsl #48
  40580c:	tst	x10, x11
  405810:	b.eq	40585c <ferror@plt+0x39bc>  // b.none
  405814:	mov	w9, #0x78                  	// #120
  405818:	b	40585c <ferror@plt+0x39bc>
  40581c:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  405820:	add	x0, x0, #0x1e1
  405824:	b	405868 <ferror@plt+0x39c8>
  405828:	bl	401e50 <__errno_location@plt>
  40582c:	ldr	w1, [x0]
  405830:	ldr	x3, [x19, #8]
  405834:	ldp	x20, x19, [sp, #32]
  405838:	ldr	x21, [sp, #16]
  40583c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  405840:	add	x2, x2, #0x8fb
  405844:	mov	w0, #0x1                   	// #1
  405848:	ldp	x29, x30, [sp], #48
  40584c:	b	401af0 <error@plt>
  405850:	mov	w9, #0x58                  	// #88
  405854:	b	40585c <ferror@plt+0x39bc>
  405858:	mov	w9, #0x6f                  	// #111
  40585c:	strb	w9, [x8]
  405860:	strb	wzr, [x8, #1]
  405864:	ldr	x0, [x20]
  405868:	mov	w1, w19
  40586c:	bl	401e30 <printf@plt>
  405870:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  405874:	ldr	x8, [x8, #2128]
  405878:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  40587c:	mov	w11, #0x1                   	// #1
  405880:	ldr	x21, [sp, #16]
  405884:	ldr	w9, [x8]
  405888:	add	w9, w9, w0
  40588c:	str	w9, [x8]
  405890:	str	w11, [x10, #1464]
  405894:	ldp	x20, x19, [sp, #32]
  405898:	ldp	x29, x30, [sp], #48
  40589c:	ret
  4058a0:	cmp	w1, #0x2
  4058a4:	b.lt	4058b8 <ferror@plt+0x3a18>  // b.tstop
  4058a8:	ldr	x8, [x2, #8]
  4058ac:	mov	w1, wzr
  4058b0:	str	x8, [x0, #24]
  4058b4:	b	406948 <ferror@plt+0x4aa8>
  4058b8:	ret
  4058bc:	stp	x29, x30, [sp, #-48]!
  4058c0:	stp	x20, x19, [sp, #32]
  4058c4:	adrp	x19, 424000 <argp_failure@@Base+0x17610>
  4058c8:	ldr	x8, [x19, #2128]
  4058cc:	stp	x22, x21, [sp, #16]
  4058d0:	adrp	x20, 425000 <argp_failure@@Base+0x18610>
  4058d4:	mov	w0, #0x28                  	// #40
  4058d8:	ldr	w9, [x8]
  4058dc:	mov	x29, sp
  4058e0:	add	w9, w9, #0x1
  4058e4:	str	w9, [x8]
  4058e8:	ldr	x1, [x20, #1480]
  4058ec:	bl	401b20 <putc@plt>
  4058f0:	ldr	x8, [x19, #2128]
  4058f4:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  4058f8:	mov	w22, #0x1                   	// #1
  4058fc:	str	w22, [x21, #1464]
  405900:	ldr	w9, [x8]
  405904:	mov	w0, #0x6e                  	// #110
  405908:	add	w9, w9, #0x1
  40590c:	str	w9, [x8]
  405910:	ldr	x1, [x20, #1480]
  405914:	bl	401b20 <putc@plt>
  405918:	ldr	x8, [x19, #2128]
  40591c:	str	w22, [x21, #1464]
  405920:	mov	w0, #0x6f                  	// #111
  405924:	ldr	w9, [x8]
  405928:	add	w9, w9, #0x1
  40592c:	str	w9, [x8]
  405930:	ldr	x1, [x20, #1480]
  405934:	bl	401b20 <putc@plt>
  405938:	ldr	x8, [x19, #2128]
  40593c:	str	w22, [x21, #1464]
  405940:	mov	w0, #0x74                  	// #116
  405944:	ldr	w9, [x8]
  405948:	add	w9, w9, #0x1
  40594c:	str	w9, [x8]
  405950:	ldr	x1, [x20, #1480]
  405954:	bl	401b20 <putc@plt>
  405958:	ldr	x8, [x19, #2128]
  40595c:	str	w22, [x21, #1464]
  405960:	mov	w0, #0x20                  	// #32
  405964:	ldr	w9, [x8]
  405968:	add	w9, w9, #0x1
  40596c:	str	w9, [x8]
  405970:	ldr	x1, [x20, #1480]
  405974:	bl	401b20 <putc@plt>
  405978:	ldr	x8, [x19, #2128]
  40597c:	str	w22, [x21, #1464]
  405980:	mov	w0, #0x6b                  	// #107
  405984:	ldr	w9, [x8]
  405988:	add	w9, w9, #0x1
  40598c:	str	w9, [x8]
  405990:	ldr	x1, [x20, #1480]
  405994:	bl	401b20 <putc@plt>
  405998:	ldr	x8, [x19, #2128]
  40599c:	str	w22, [x21, #1464]
  4059a0:	mov	w0, #0x6e                  	// #110
  4059a4:	ldr	w9, [x8]
  4059a8:	add	w9, w9, #0x1
  4059ac:	str	w9, [x8]
  4059b0:	ldr	x1, [x20, #1480]
  4059b4:	bl	401b20 <putc@plt>
  4059b8:	ldr	x8, [x19, #2128]
  4059bc:	str	w22, [x21, #1464]
  4059c0:	mov	w0, #0x6f                  	// #111
  4059c4:	ldr	w9, [x8]
  4059c8:	add	w9, w9, #0x1
  4059cc:	str	w9, [x8]
  4059d0:	ldr	x1, [x20, #1480]
  4059d4:	bl	401b20 <putc@plt>
  4059d8:	ldr	x8, [x19, #2128]
  4059dc:	str	w22, [x21, #1464]
  4059e0:	mov	w0, #0x77                  	// #119
  4059e4:	ldr	w9, [x8]
  4059e8:	add	w9, w9, #0x1
  4059ec:	str	w9, [x8]
  4059f0:	ldr	x1, [x20, #1480]
  4059f4:	bl	401b20 <putc@plt>
  4059f8:	ldr	x8, [x19, #2128]
  4059fc:	str	w22, [x21, #1464]
  405a00:	mov	w0, #0x6e                  	// #110
  405a04:	ldr	w9, [x8]
  405a08:	add	w9, w9, #0x1
  405a0c:	str	w9, [x8]
  405a10:	ldr	x1, [x20, #1480]
  405a14:	bl	401b20 <putc@plt>
  405a18:	ldr	x8, [x19, #2128]
  405a1c:	str	w22, [x21, #1464]
  405a20:	mov	w0, #0x29                  	// #41
  405a24:	ldr	w9, [x8]
  405a28:	add	w9, w9, #0x1
  405a2c:	str	w9, [x8]
  405a30:	ldr	x1, [x20, #1480]
  405a34:	bl	401b20 <putc@plt>
  405a38:	str	w22, [x21, #1464]
  405a3c:	ldp	x20, x19, [sp, #32]
  405a40:	ldp	x22, x21, [sp, #16]
  405a44:	ldp	x29, x30, [sp], #48
  405a48:	ret
  405a4c:	cmp	w1, #0x2
  405a50:	b.lt	405a64 <ferror@plt+0x3bc4>  // b.tstop
  405a54:	ldr	x8, [x2, #8]
  405a58:	mov	w1, wzr
  405a5c:	str	x8, [x0, #24]
  405a60:	b	406948 <ferror@plt+0x4aa8>
  405a64:	ret
  405a68:	stp	x29, x30, [sp, #-48]!
  405a6c:	stp	x20, x19, [sp, #32]
  405a70:	adrp	x19, 424000 <argp_failure@@Base+0x17610>
  405a74:	ldr	x8, [x19, #2128]
  405a78:	stp	x22, x21, [sp, #16]
  405a7c:	adrp	x20, 425000 <argp_failure@@Base+0x18610>
  405a80:	mov	w0, #0x28                  	// #40
  405a84:	ldr	w9, [x8]
  405a88:	mov	x29, sp
  405a8c:	add	w9, w9, #0x1
  405a90:	str	w9, [x8]
  405a94:	ldr	x1, [x20, #1480]
  405a98:	bl	401b20 <putc@plt>
  405a9c:	ldr	x8, [x19, #2128]
  405aa0:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  405aa4:	mov	w22, #0x1                   	// #1
  405aa8:	str	w22, [x21, #1464]
  405aac:	ldr	w9, [x8]
  405ab0:	mov	w0, #0x6e                  	// #110
  405ab4:	add	w9, w9, #0x1
  405ab8:	str	w9, [x8]
  405abc:	ldr	x1, [x20, #1480]
  405ac0:	bl	401b20 <putc@plt>
  405ac4:	ldr	x8, [x19, #2128]
  405ac8:	str	w22, [x21, #1464]
  405acc:	mov	w0, #0x6f                  	// #111
  405ad0:	ldr	w9, [x8]
  405ad4:	add	w9, w9, #0x1
  405ad8:	str	w9, [x8]
  405adc:	ldr	x1, [x20, #1480]
  405ae0:	bl	401b20 <putc@plt>
  405ae4:	ldr	x8, [x19, #2128]
  405ae8:	str	w22, [x21, #1464]
  405aec:	mov	w0, #0x74                  	// #116
  405af0:	ldr	w9, [x8]
  405af4:	add	w9, w9, #0x1
  405af8:	str	w9, [x8]
  405afc:	ldr	x1, [x20, #1480]
  405b00:	bl	401b20 <putc@plt>
  405b04:	ldr	x8, [x19, #2128]
  405b08:	str	w22, [x21, #1464]
  405b0c:	mov	w0, #0x20                  	// #32
  405b10:	ldr	w9, [x8]
  405b14:	add	w9, w9, #0x1
  405b18:	str	w9, [x8]
  405b1c:	ldr	x1, [x20, #1480]
  405b20:	bl	401b20 <putc@plt>
  405b24:	ldr	x8, [x19, #2128]
  405b28:	str	w22, [x21, #1464]
  405b2c:	mov	w0, #0x6b                  	// #107
  405b30:	ldr	w9, [x8]
  405b34:	add	w9, w9, #0x1
  405b38:	str	w9, [x8]
  405b3c:	ldr	x1, [x20, #1480]
  405b40:	bl	401b20 <putc@plt>
  405b44:	ldr	x8, [x19, #2128]
  405b48:	str	w22, [x21, #1464]
  405b4c:	mov	w0, #0x6e                  	// #110
  405b50:	ldr	w9, [x8]
  405b54:	add	w9, w9, #0x1
  405b58:	str	w9, [x8]
  405b5c:	ldr	x1, [x20, #1480]
  405b60:	bl	401b20 <putc@plt>
  405b64:	ldr	x8, [x19, #2128]
  405b68:	str	w22, [x21, #1464]
  405b6c:	mov	w0, #0x6f                  	// #111
  405b70:	ldr	w9, [x8]
  405b74:	add	w9, w9, #0x1
  405b78:	str	w9, [x8]
  405b7c:	ldr	x1, [x20, #1480]
  405b80:	bl	401b20 <putc@plt>
  405b84:	ldr	x8, [x19, #2128]
  405b88:	str	w22, [x21, #1464]
  405b8c:	mov	w0, #0x77                  	// #119
  405b90:	ldr	w9, [x8]
  405b94:	add	w9, w9, #0x1
  405b98:	str	w9, [x8]
  405b9c:	ldr	x1, [x20, #1480]
  405ba0:	bl	401b20 <putc@plt>
  405ba4:	ldr	x8, [x19, #2128]
  405ba8:	str	w22, [x21, #1464]
  405bac:	mov	w0, #0x6e                  	// #110
  405bb0:	ldr	w9, [x8]
  405bb4:	add	w9, w9, #0x1
  405bb8:	str	w9, [x8]
  405bbc:	ldr	x1, [x20, #1480]
  405bc0:	bl	401b20 <putc@plt>
  405bc4:	ldr	x8, [x19, #2128]
  405bc8:	str	w22, [x21, #1464]
  405bcc:	mov	w0, #0x29                  	// #41
  405bd0:	ldr	w9, [x8]
  405bd4:	add	w9, w9, #0x1
  405bd8:	str	w9, [x8]
  405bdc:	ldr	x1, [x20, #1480]
  405be0:	bl	401b20 <putc@plt>
  405be4:	str	w22, [x21, #1464]
  405be8:	ldp	x20, x19, [sp, #32]
  405bec:	ldp	x22, x21, [sp, #16]
  405bf0:	ldp	x29, x30, [sp], #48
  405bf4:	ret
  405bf8:	stp	x29, x30, [sp, #-48]!
  405bfc:	stp	x20, x19, [sp, #32]
  405c00:	mov	x19, x0
  405c04:	mov	x20, x2
  405c08:	ldr	w0, [x0, #16]
  405c0c:	ldr	x2, [x19, #8]
  405c10:	str	x21, [sp, #16]
  405c14:	mov	w21, w1
  405c18:	mov	w1, #0x8970                	// #35184
  405c1c:	mov	x29, sp
  405c20:	bl	40af78 <argp_parse@@Base+0x1dd0>
  405c24:	tbnz	w0, #31, 405c38 <ferror@plt+0x3d98>
  405c28:	cmp	w21, #0x1
  405c2c:	b.lt	405c60 <ferror@plt+0x3dc0>  // b.tstop
  405c30:	ldr	x8, [x20]
  405c34:	b	405c44 <ferror@plt+0x3da4>
  405c38:	cmp	w21, #0x2
  405c3c:	b.lt	405c60 <ferror@plt+0x3dc0>  // b.tstop
  405c40:	ldr	x8, [x20, #8]
  405c44:	str	x8, [x19, #24]
  405c48:	mov	x0, x19
  405c4c:	ldp	x20, x19, [sp, #32]
  405c50:	ldr	x21, [sp, #16]
  405c54:	mov	w1, wzr
  405c58:	ldp	x29, x30, [sp], #48
  405c5c:	b	406948 <ferror@plt+0x4aa8>
  405c60:	ldp	x20, x19, [sp, #32]
  405c64:	ldr	x21, [sp, #16]
  405c68:	ldp	x29, x30, [sp], #48
  405c6c:	ret
  405c70:	ldr	x8, [x0, #8]
  405c74:	ldrb	w8, [x8, #34]
  405c78:	cbz	w8, 405c94 <ferror@plt+0x3df4>
  405c7c:	cmp	w1, #0x1
  405c80:	b.lt	405cac <ferror@plt+0x3e0c>  // b.tstop
  405c84:	ldr	x8, [x2]
  405c88:	mov	w1, wzr
  405c8c:	str	x8, [x0, #24]
  405c90:	b	406948 <ferror@plt+0x4aa8>
  405c94:	cmp	w1, #0x2
  405c98:	b.lt	405cac <ferror@plt+0x3e0c>  // b.tstop
  405c9c:	ldr	x8, [x2, #8]
  405ca0:	mov	w1, wzr
  405ca4:	str	x8, [x0, #24]
  405ca8:	b	406948 <ferror@plt+0x4aa8>
  405cac:	ret
  405cb0:	stp	x29, x30, [sp, #-48]!
  405cb4:	stp	x20, x19, [sp, #32]
  405cb8:	ldr	x8, [x0, #8]
  405cbc:	cmp	w1, #0x1
  405cc0:	str	x21, [sp, #16]
  405cc4:	mov	x29, sp
  405cc8:	ldrb	w19, [x8, #34]
  405ccc:	b.lt	405d78 <ferror@plt+0x3ed8>  // b.tstop
  405cd0:	ldr	x8, [x2]
  405cd4:	mov	x20, x2
  405cd8:	ldrb	w9, [x8]
  405cdc:	cmp	w9, #0x25
  405ce0:	b.ne	405d78 <ferror@plt+0x3ed8>  // b.any
  405ce4:	ldrb	w9, [x8, #1]!
  405ce8:	cmp	w9, #0x23
  405cec:	cinc	x21, x8, eq  // eq = none
  405cf0:	bl	401cc0 <__ctype_b_loc@plt>
  405cf4:	ldr	x8, [x0]
  405cf8:	ldrb	w9, [x21], #1
  405cfc:	ldrh	w10, [x8, x9, lsl #1]
  405d00:	tbnz	w10, #11, 405cf8 <ferror@plt+0x3e58>
  405d04:	orr	w8, w9, #0x20
  405d08:	cmp	w8, #0x68
  405d0c:	sub	x8, x21, #0x1
  405d10:	b.ne	405d24 <ferror@plt+0x3e84>  // b.any
  405d14:	ldrb	w9, [x21]
  405d18:	cmp	w9, #0x0
  405d1c:	csel	x8, x8, x21, eq  // eq = none
  405d20:	ldrb	w9, [x8]
  405d24:	sub	w10, w9, #0x48
  405d28:	cmp	w10, #0x30
  405d2c:	mov	w9, #0x69                  	// #105
  405d30:	b.hi	405d90 <ferror@plt+0x3ef0>  // b.pmore
  405d34:	mov	w11, #0x1                   	// #1
  405d38:	lsl	x11, x11, x10
  405d3c:	mov	w12, #0x10001               	// #65537
  405d40:	tst	x11, x12
  405d44:	b.ne	405d84 <ferror@plt+0x3ee4>  // b.any
  405d48:	mov	w11, #0x1                   	// #1
  405d4c:	lsl	x11, x11, x10
  405d50:	tst	x11, #0x8000000080
  405d54:	b.ne	405d8c <ferror@plt+0x3eec>  // b.any
  405d58:	mov	w11, #0x1                   	// #1
  405d5c:	lsl	x10, x11, x10
  405d60:	mov	x11, #0x100000000           	// #4294967296
  405d64:	movk	x11, #0x1, lsl #48
  405d68:	tst	x10, x11
  405d6c:	b.eq	405d90 <ferror@plt+0x3ef0>  // b.none
  405d70:	mov	w9, #0x78                  	// #120
  405d74:	b	405d90 <ferror@plt+0x3ef0>
  405d78:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  405d7c:	add	x0, x0, #0x1e1
  405d80:	b	405d9c <ferror@plt+0x3efc>
  405d84:	mov	w9, #0x58                  	// #88
  405d88:	b	405d90 <ferror@plt+0x3ef0>
  405d8c:	mov	w9, #0x6f                  	// #111
  405d90:	strb	w9, [x8]
  405d94:	strb	wzr, [x8, #1]
  405d98:	ldr	x0, [x20]
  405d9c:	mov	w1, w19
  405da0:	bl	401e30 <printf@plt>
  405da4:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  405da8:	ldr	x8, [x8, #2128]
  405dac:	ldr	x21, [sp, #16]
  405db0:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  405db4:	mov	w11, #0x1                   	// #1
  405db8:	ldr	w9, [x8]
  405dbc:	add	w9, w9, w0
  405dc0:	str	w9, [x8]
  405dc4:	ldp	x20, x19, [sp, #32]
  405dc8:	str	w11, [x10, #1464]
  405dcc:	ldp	x29, x30, [sp], #48
  405dd0:	ret
  405dd4:	ldr	x8, [x0, #8]
  405dd8:	ldrh	w8, [x8, #32]
  405ddc:	cmp	w8, #0x100
  405de0:	b.cc	405dfc <ferror@plt+0x3f5c>  // b.lo, b.ul, b.last
  405de4:	cmp	w1, #0x1
  405de8:	b.lt	405e14 <ferror@plt+0x3f74>  // b.tstop
  405dec:	ldr	x8, [x2]
  405df0:	mov	w1, wzr
  405df4:	str	x8, [x0, #24]
  405df8:	b	406948 <ferror@plt+0x4aa8>
  405dfc:	cmp	w1, #0x2
  405e00:	b.lt	405e14 <ferror@plt+0x3f74>  // b.tstop
  405e04:	ldr	x8, [x2, #8]
  405e08:	mov	w1, wzr
  405e0c:	str	x8, [x0, #24]
  405e10:	b	406948 <ferror@plt+0x4aa8>
  405e14:	ret
  405e18:	stp	x29, x30, [sp, #-64]!
  405e1c:	stp	x24, x23, [sp, #16]
  405e20:	stp	x22, x21, [sp, #32]
  405e24:	stp	x20, x19, [sp, #48]
  405e28:	ldr	x8, [x0, #8]
  405e2c:	mov	x29, sp
  405e30:	ldrh	w19, [x8, #32]
  405e34:	cmp	w19, #0xff
  405e38:	b.ls	405eec <ferror@plt+0x404c>  // b.plast
  405e3c:	cmp	w1, #0x1
  405e40:	b.lt	405f7c <ferror@plt+0x40dc>  // b.tstop
  405e44:	ldr	x8, [x2]
  405e48:	mov	x20, x2
  405e4c:	ldrb	w9, [x8]
  405e50:	cmp	w9, #0x25
  405e54:	b.ne	405f7c <ferror@plt+0x40dc>  // b.any
  405e58:	ldrb	w9, [x8, #1]!
  405e5c:	cmp	w9, #0x23
  405e60:	cinc	x21, x8, eq  // eq = none
  405e64:	bl	401cc0 <__ctype_b_loc@plt>
  405e68:	ldr	x8, [x0]
  405e6c:	ldrb	w9, [x21], #1
  405e70:	ldrh	w10, [x8, x9, lsl #1]
  405e74:	tbnz	w10, #11, 405e6c <ferror@plt+0x3fcc>
  405e78:	orr	w8, w9, #0x20
  405e7c:	cmp	w8, #0x68
  405e80:	sub	x8, x21, #0x1
  405e84:	b.ne	405e98 <ferror@plt+0x3ff8>  // b.any
  405e88:	ldrb	w9, [x21]
  405e8c:	cmp	w9, #0x0
  405e90:	csel	x8, x8, x21, eq  // eq = none
  405e94:	ldrb	w9, [x8]
  405e98:	sub	w10, w9, #0x48
  405e9c:	cmp	w10, #0x30
  405ea0:	mov	w9, #0x69                  	// #105
  405ea4:	b.hi	405f94 <ferror@plt+0x40f4>  // b.pmore
  405ea8:	mov	w11, #0x1                   	// #1
  405eac:	lsl	x11, x11, x10
  405eb0:	mov	w12, #0x10001               	// #65537
  405eb4:	tst	x11, x12
  405eb8:	b.ne	405f90 <ferror@plt+0x40f0>  // b.any
  405ebc:	mov	w11, #0x1                   	// #1
  405ec0:	lsl	x11, x11, x10
  405ec4:	tst	x11, #0x8000000080
  405ec8:	b.ne	405f88 <ferror@plt+0x40e8>  // b.any
  405ecc:	mov	w11, #0x1                   	// #1
  405ed0:	lsl	x10, x11, x10
  405ed4:	mov	x11, #0x100000000           	// #4294967296
  405ed8:	movk	x11, #0x1, lsl #48
  405edc:	tst	x10, x11
  405ee0:	b.eq	405f94 <ferror@plt+0x40f4>  // b.none
  405ee4:	mov	w9, #0x78                  	// #120
  405ee8:	b	405f94 <ferror@plt+0x40f4>
  405eec:	adrp	x23, 411000 <argp_failure@@Base+0x4610>
  405ef0:	mov	w8, #0x28                  	// #40
  405ef4:	mov	w19, #0x1                   	// #1
  405ef8:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  405efc:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  405f00:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  405f04:	add	x23, x23, #0x951
  405f08:	mov	w24, #0x1                   	// #1
  405f0c:	b	405f3c <ferror@plt+0x409c>
  405f10:	ldr	x8, [x20, #2128]
  405f14:	ldr	w9, [x8]
  405f18:	add	w9, w9, #0x1
  405f1c:	str	w9, [x8]
  405f20:	ldr	x1, [x21, #1480]
  405f24:	bl	401b20 <putc@plt>
  405f28:	ldrb	w8, [x23, x24]
  405f2c:	add	x24, x24, #0x1
  405f30:	cmp	x24, #0x10
  405f34:	str	w19, [x22, #1464]
  405f38:	b.eq	405fc8 <ferror@plt+0x4128>  // b.none
  405f3c:	and	w0, w8, #0xff
  405f40:	cmp	w0, #0x9
  405f44:	b.eq	405f5c <ferror@plt+0x40bc>  // b.none
  405f48:	cmp	w0, #0xa
  405f4c:	b.ne	405f10 <ferror@plt+0x4070>  // b.any
  405f50:	ldr	x8, [x20, #2128]
  405f54:	str	wzr, [x8]
  405f58:	b	405f20 <ferror@plt+0x4080>
  405f5c:	ldr	x8, [x20, #2128]
  405f60:	ldr	w9, [x8]
  405f64:	add	w10, w9, #0x7
  405f68:	cmp	w9, #0x0
  405f6c:	csel	w9, w10, w9, lt  // lt = tstop
  405f70:	and	w9, w9, #0xfffffff8
  405f74:	add	w9, w9, #0x8
  405f78:	b	405f1c <ferror@plt+0x407c>
  405f7c:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  405f80:	add	x0, x0, #0x1e1
  405f84:	b	405fa0 <ferror@plt+0x4100>
  405f88:	mov	w9, #0x6f                  	// #111
  405f8c:	b	405f94 <ferror@plt+0x40f4>
  405f90:	mov	w9, #0x58                  	// #88
  405f94:	strb	w9, [x8]
  405f98:	strb	wzr, [x8, #1]
  405f9c:	ldr	x0, [x20]
  405fa0:	mov	w1, w19
  405fa4:	bl	401e30 <printf@plt>
  405fa8:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  405fac:	ldr	x8, [x8, #2128]
  405fb0:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  405fb4:	mov	w11, #0x1                   	// #1
  405fb8:	ldr	w9, [x8]
  405fbc:	add	w9, w9, w0
  405fc0:	str	w9, [x8]
  405fc4:	str	w11, [x10, #1464]
  405fc8:	ldp	x20, x19, [sp, #48]
  405fcc:	ldp	x22, x21, [sp, #32]
  405fd0:	ldp	x24, x23, [sp, #16]
  405fd4:	ldp	x29, x30, [sp], #64
  405fd8:	ret
  405fdc:	ldr	x8, [x0, #8]
  405fe0:	ldr	x8, [x8, #16]
  405fe4:	cbz	x8, 406000 <ferror@plt+0x4160>
  405fe8:	cmp	w1, #0x1
  405fec:	b.lt	406018 <ferror@plt+0x4178>  // b.tstop
  405ff0:	ldr	x8, [x2]
  405ff4:	mov	w1, wzr
  405ff8:	str	x8, [x0, #24]
  405ffc:	b	406948 <ferror@plt+0x4aa8>
  406000:	cmp	w1, #0x2
  406004:	b.lt	406018 <ferror@plt+0x4178>  // b.tstop
  406008:	ldr	x8, [x2, #8]
  40600c:	mov	w1, wzr
  406010:	str	x8, [x0, #24]
  406014:	b	406948 <ferror@plt+0x4aa8>
  406018:	ret
  40601c:	stp	x29, x30, [sp, #-64]!
  406020:	stp	x24, x23, [sp, #16]
  406024:	stp	x22, x21, [sp, #32]
  406028:	stp	x20, x19, [sp, #48]
  40602c:	ldr	x8, [x0, #8]
  406030:	mov	x29, sp
  406034:	ldr	x19, [x8, #16]
  406038:	cbz	x19, 4060f0 <ferror@plt+0x4250>
  40603c:	cmp	w1, #0x1
  406040:	b.lt	4060e4 <ferror@plt+0x4244>  // b.tstop
  406044:	ldr	x21, [x2]
  406048:	mov	x20, x2
  40604c:	ldrb	w8, [x21]
  406050:	cmp	w8, #0x25
  406054:	b.ne	4060e4 <ferror@plt+0x4244>  // b.any
  406058:	bl	401cc0 <__ctype_b_loc@plt>
  40605c:	ldr	x9, [x0]
  406060:	add	x8, x21, #0x1
  406064:	ldrb	w10, [x8], #1
  406068:	ldrh	w11, [x9, x10, lsl #1]
  40606c:	tbnz	w11, #11, 406064 <ferror@plt+0x41c4>
  406070:	sub	x9, x8, #0x1
  406074:	cmp	w10, #0x23
  406078:	csel	x8, x8, x9, eq  // eq = none
  40607c:	mov	x9, x8
  406080:	ldrb	w10, [x9], #1
  406084:	cmp	w10, #0x6c
  406088:	csel	x8, x9, x8, eq  // eq = none
  40608c:	ldrb	w9, [x8]
  406090:	sub	w10, w9, #0x48
  406094:	cmp	w10, #0x30
  406098:	mov	w9, #0x69                  	// #105
  40609c:	b.hi	40618c <ferror@plt+0x42ec>  // b.pmore
  4060a0:	mov	w11, #0x1                   	// #1
  4060a4:	lsl	x11, x11, x10
  4060a8:	mov	w12, #0x10001               	// #65537
  4060ac:	tst	x11, x12
  4060b0:	b.ne	406180 <ferror@plt+0x42e0>  // b.any
  4060b4:	mov	w11, #0x1                   	// #1
  4060b8:	lsl	x11, x11, x10
  4060bc:	tst	x11, #0x8000000080
  4060c0:	b.ne	406188 <ferror@plt+0x42e8>  // b.any
  4060c4:	mov	w11, #0x1                   	// #1
  4060c8:	lsl	x10, x11, x10
  4060cc:	mov	x11, #0x100000000           	// #4294967296
  4060d0:	movk	x11, #0x1, lsl #48
  4060d4:	tst	x10, x11
  4060d8:	b.eq	40618c <ferror@plt+0x42ec>  // b.none
  4060dc:	mov	w9, #0x78                  	// #120
  4060e0:	b	40618c <ferror@plt+0x42ec>
  4060e4:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  4060e8:	add	x0, x0, #0x2e7
  4060ec:	b	406198 <ferror@plt+0x42f8>
  4060f0:	adrp	x23, 411000 <argp_failure@@Base+0x4610>
  4060f4:	mov	w8, #0x28                  	// #40
  4060f8:	mov	w19, #0x1                   	// #1
  4060fc:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  406100:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  406104:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  406108:	add	x23, x23, #0x951
  40610c:	mov	w24, #0x1                   	// #1
  406110:	b	406140 <ferror@plt+0x42a0>
  406114:	ldr	x8, [x20, #2128]
  406118:	ldr	w9, [x8]
  40611c:	add	w9, w9, #0x1
  406120:	str	w9, [x8]
  406124:	ldr	x1, [x21, #1480]
  406128:	bl	401b20 <putc@plt>
  40612c:	ldrb	w8, [x23, x24]
  406130:	add	x24, x24, #0x1
  406134:	cmp	x24, #0x10
  406138:	str	w19, [x22, #1464]
  40613c:	b.eq	4061c0 <ferror@plt+0x4320>  // b.none
  406140:	and	w0, w8, #0xff
  406144:	cmp	w0, #0x9
  406148:	b.eq	406160 <ferror@plt+0x42c0>  // b.none
  40614c:	cmp	w0, #0xa
  406150:	b.ne	406114 <ferror@plt+0x4274>  // b.any
  406154:	ldr	x8, [x20, #2128]
  406158:	str	wzr, [x8]
  40615c:	b	406124 <ferror@plt+0x4284>
  406160:	ldr	x8, [x20, #2128]
  406164:	ldr	w9, [x8]
  406168:	add	w10, w9, #0x7
  40616c:	cmp	w9, #0x0
  406170:	csel	w9, w10, w9, lt  // lt = tstop
  406174:	and	w9, w9, #0xfffffff8
  406178:	add	w9, w9, #0x8
  40617c:	b	406120 <ferror@plt+0x4280>
  406180:	mov	w9, #0x58                  	// #88
  406184:	b	40618c <ferror@plt+0x42ec>
  406188:	mov	w9, #0x6f                  	// #111
  40618c:	strb	w9, [x8]
  406190:	strb	wzr, [x8, #1]
  406194:	ldr	x0, [x20]
  406198:	mov	x1, x19
  40619c:	bl	401e30 <printf@plt>
  4061a0:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  4061a4:	ldr	x8, [x8, #2128]
  4061a8:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  4061ac:	mov	w11, #0x1                   	// #1
  4061b0:	ldr	w9, [x8]
  4061b4:	add	w9, w9, w0
  4061b8:	str	w9, [x8]
  4061bc:	str	w11, [x10, #1464]
  4061c0:	ldp	x20, x19, [sp, #48]
  4061c4:	ldp	x22, x21, [sp, #32]
  4061c8:	ldp	x24, x23, [sp, #16]
  4061cc:	ldp	x29, x30, [sp], #64
  4061d0:	ret
  4061d4:	ldr	x8, [x0, #8]
  4061d8:	ldr	x8, [x8, #24]
  4061dc:	cbz	x8, 4061f8 <ferror@plt+0x4358>
  4061e0:	cmp	w1, #0x1
  4061e4:	b.lt	406210 <ferror@plt+0x4370>  // b.tstop
  4061e8:	ldr	x8, [x2]
  4061ec:	mov	w1, wzr
  4061f0:	str	x8, [x0, #24]
  4061f4:	b	406948 <ferror@plt+0x4aa8>
  4061f8:	cmp	w1, #0x2
  4061fc:	b.lt	406210 <ferror@plt+0x4370>  // b.tstop
  406200:	ldr	x8, [x2, #8]
  406204:	mov	w1, wzr
  406208:	str	x8, [x0, #24]
  40620c:	b	406948 <ferror@plt+0x4aa8>
  406210:	ret
  406214:	stp	x29, x30, [sp, #-64]!
  406218:	stp	x24, x23, [sp, #16]
  40621c:	stp	x22, x21, [sp, #32]
  406220:	stp	x20, x19, [sp, #48]
  406224:	ldr	x8, [x0, #8]
  406228:	mov	x29, sp
  40622c:	ldr	x19, [x8, #24]
  406230:	cbz	x19, 4062e8 <ferror@plt+0x4448>
  406234:	cmp	w1, #0x1
  406238:	b.lt	4062dc <ferror@plt+0x443c>  // b.tstop
  40623c:	ldr	x21, [x2]
  406240:	mov	x20, x2
  406244:	ldrb	w8, [x21]
  406248:	cmp	w8, #0x25
  40624c:	b.ne	4062dc <ferror@plt+0x443c>  // b.any
  406250:	bl	401cc0 <__ctype_b_loc@plt>
  406254:	ldr	x9, [x0]
  406258:	add	x8, x21, #0x1
  40625c:	ldrb	w10, [x8], #1
  406260:	ldrh	w11, [x9, x10, lsl #1]
  406264:	tbnz	w11, #11, 40625c <ferror@plt+0x43bc>
  406268:	sub	x9, x8, #0x1
  40626c:	cmp	w10, #0x23
  406270:	csel	x8, x8, x9, eq  // eq = none
  406274:	mov	x9, x8
  406278:	ldrb	w10, [x9], #1
  40627c:	cmp	w10, #0x6c
  406280:	csel	x8, x9, x8, eq  // eq = none
  406284:	ldrb	w9, [x8]
  406288:	sub	w10, w9, #0x48
  40628c:	cmp	w10, #0x30
  406290:	mov	w9, #0x69                  	// #105
  406294:	b.hi	406384 <ferror@plt+0x44e4>  // b.pmore
  406298:	mov	w11, #0x1                   	// #1
  40629c:	lsl	x11, x11, x10
  4062a0:	mov	w12, #0x10001               	// #65537
  4062a4:	tst	x11, x12
  4062a8:	b.ne	406378 <ferror@plt+0x44d8>  // b.any
  4062ac:	mov	w11, #0x1                   	// #1
  4062b0:	lsl	x11, x11, x10
  4062b4:	tst	x11, #0x8000000080
  4062b8:	b.ne	406380 <ferror@plt+0x44e0>  // b.any
  4062bc:	mov	w11, #0x1                   	// #1
  4062c0:	lsl	x10, x11, x10
  4062c4:	mov	x11, #0x100000000           	// #4294967296
  4062c8:	movk	x11, #0x1, lsl #48
  4062cc:	tst	x10, x11
  4062d0:	b.eq	406384 <ferror@plt+0x44e4>  // b.none
  4062d4:	mov	w9, #0x78                  	// #120
  4062d8:	b	406384 <ferror@plt+0x44e4>
  4062dc:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  4062e0:	add	x0, x0, #0x2e7
  4062e4:	b	406390 <ferror@plt+0x44f0>
  4062e8:	adrp	x23, 411000 <argp_failure@@Base+0x4610>
  4062ec:	mov	w8, #0x28                  	// #40
  4062f0:	mov	w19, #0x1                   	// #1
  4062f4:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  4062f8:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  4062fc:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  406300:	add	x23, x23, #0x951
  406304:	mov	w24, #0x1                   	// #1
  406308:	b	406338 <ferror@plt+0x4498>
  40630c:	ldr	x8, [x20, #2128]
  406310:	ldr	w9, [x8]
  406314:	add	w9, w9, #0x1
  406318:	str	w9, [x8]
  40631c:	ldr	x1, [x21, #1480]
  406320:	bl	401b20 <putc@plt>
  406324:	ldrb	w8, [x23, x24]
  406328:	add	x24, x24, #0x1
  40632c:	cmp	x24, #0x10
  406330:	str	w19, [x22, #1464]
  406334:	b.eq	4063b8 <ferror@plt+0x4518>  // b.none
  406338:	and	w0, w8, #0xff
  40633c:	cmp	w0, #0x9
  406340:	b.eq	406358 <ferror@plt+0x44b8>  // b.none
  406344:	cmp	w0, #0xa
  406348:	b.ne	40630c <ferror@plt+0x446c>  // b.any
  40634c:	ldr	x8, [x20, #2128]
  406350:	str	wzr, [x8]
  406354:	b	40631c <ferror@plt+0x447c>
  406358:	ldr	x8, [x20, #2128]
  40635c:	ldr	w9, [x8]
  406360:	add	w10, w9, #0x7
  406364:	cmp	w9, #0x0
  406368:	csel	w9, w10, w9, lt  // lt = tstop
  40636c:	and	w9, w9, #0xfffffff8
  406370:	add	w9, w9, #0x8
  406374:	b	406318 <ferror@plt+0x4478>
  406378:	mov	w9, #0x58                  	// #88
  40637c:	b	406384 <ferror@plt+0x44e4>
  406380:	mov	w9, #0x6f                  	// #111
  406384:	strb	w9, [x8]
  406388:	strb	wzr, [x8, #1]
  40638c:	ldr	x0, [x20]
  406390:	mov	x1, x19
  406394:	bl	401e30 <printf@plt>
  406398:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  40639c:	ldr	x8, [x8, #2128]
  4063a0:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  4063a4:	mov	w11, #0x1                   	// #1
  4063a8:	ldr	w9, [x8]
  4063ac:	add	w9, w9, w0
  4063b0:	str	w9, [x8]
  4063b4:	str	w11, [x10, #1464]
  4063b8:	ldp	x20, x19, [sp, #48]
  4063bc:	ldp	x22, x21, [sp, #32]
  4063c0:	ldp	x24, x23, [sp, #16]
  4063c4:	ldp	x29, x30, [sp], #64
  4063c8:	ret
  4063cc:	ldr	x8, [x0, #8]
  4063d0:	ldrb	w8, [x8, #35]
  4063d4:	cbz	w8, 4063f0 <ferror@plt+0x4550>
  4063d8:	cmp	w1, #0x1
  4063dc:	b.lt	406408 <ferror@plt+0x4568>  // b.tstop
  4063e0:	ldr	x8, [x2]
  4063e4:	mov	w1, wzr
  4063e8:	str	x8, [x0, #24]
  4063ec:	b	406948 <ferror@plt+0x4aa8>
  4063f0:	cmp	w1, #0x2
  4063f4:	b.lt	406408 <ferror@plt+0x4568>  // b.tstop
  4063f8:	ldr	x8, [x2, #8]
  4063fc:	mov	w1, wzr
  406400:	str	x8, [x0, #24]
  406404:	b	406948 <ferror@plt+0x4aa8>
  406408:	ret
  40640c:	stp	x29, x30, [sp, #-64]!
  406410:	stp	x24, x23, [sp, #16]
  406414:	stp	x22, x21, [sp, #32]
  406418:	stp	x20, x19, [sp, #48]
  40641c:	ldr	x8, [x0, #8]
  406420:	mov	x29, sp
  406424:	ldrb	w19, [x8, #35]
  406428:	cbz	w19, 4064e8 <ferror@plt+0x4648>
  40642c:	cmp	w1, #0x1
  406430:	b.lt	4064dc <ferror@plt+0x463c>  // b.tstop
  406434:	ldr	x8, [x2]
  406438:	mov	x20, x2
  40643c:	ldrb	w9, [x8]
  406440:	cmp	w9, #0x25
  406444:	b.ne	4064dc <ferror@plt+0x463c>  // b.any
  406448:	ldrb	w9, [x8, #1]!
  40644c:	cmp	w9, #0x23
  406450:	cinc	x21, x8, eq  // eq = none
  406454:	bl	401cc0 <__ctype_b_loc@plt>
  406458:	ldr	x8, [x0]
  40645c:	ldrb	w9, [x21], #1
  406460:	ldrh	w10, [x8, x9, lsl #1]
  406464:	tbnz	w10, #11, 40645c <ferror@plt+0x45bc>
  406468:	orr	w8, w9, #0x20
  40646c:	cmp	w8, #0x68
  406470:	sub	x8, x21, #0x1
  406474:	b.ne	406488 <ferror@plt+0x45e8>  // b.any
  406478:	ldrb	w9, [x21]
  40647c:	cmp	w9, #0x0
  406480:	csel	x8, x8, x21, eq  // eq = none
  406484:	ldrb	w9, [x8]
  406488:	sub	w10, w9, #0x48
  40648c:	cmp	w10, #0x30
  406490:	mov	w9, #0x69                  	// #105
  406494:	b.hi	406584 <ferror@plt+0x46e4>  // b.pmore
  406498:	mov	w11, #0x1                   	// #1
  40649c:	lsl	x11, x11, x10
  4064a0:	mov	w12, #0x10001               	// #65537
  4064a4:	tst	x11, x12
  4064a8:	b.ne	406578 <ferror@plt+0x46d8>  // b.any
  4064ac:	mov	w11, #0x1                   	// #1
  4064b0:	lsl	x11, x11, x10
  4064b4:	tst	x11, #0x8000000080
  4064b8:	b.ne	406580 <ferror@plt+0x46e0>  // b.any
  4064bc:	mov	w11, #0x1                   	// #1
  4064c0:	lsl	x10, x11, x10
  4064c4:	mov	x11, #0x100000000           	// #4294967296
  4064c8:	movk	x11, #0x1, lsl #48
  4064cc:	tst	x10, x11
  4064d0:	b.eq	406584 <ferror@plt+0x46e4>  // b.none
  4064d4:	mov	w9, #0x78                  	// #120
  4064d8:	b	406584 <ferror@plt+0x46e4>
  4064dc:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  4064e0:	add	x0, x0, #0x1e1
  4064e4:	b	406590 <ferror@plt+0x46f0>
  4064e8:	adrp	x23, 411000 <argp_failure@@Base+0x4610>
  4064ec:	mov	w8, #0x28                  	// #40
  4064f0:	mov	w19, #0x1                   	// #1
  4064f4:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  4064f8:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  4064fc:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  406500:	add	x23, x23, #0x951
  406504:	mov	w24, #0x1                   	// #1
  406508:	b	406538 <ferror@plt+0x4698>
  40650c:	ldr	x8, [x20, #2128]
  406510:	ldr	w9, [x8]
  406514:	add	w9, w9, #0x1
  406518:	str	w9, [x8]
  40651c:	ldr	x1, [x21, #1480]
  406520:	bl	401b20 <putc@plt>
  406524:	ldrb	w8, [x23, x24]
  406528:	add	x24, x24, #0x1
  40652c:	cmp	x24, #0x10
  406530:	str	w19, [x22, #1464]
  406534:	b.eq	4065b8 <ferror@plt+0x4718>  // b.none
  406538:	and	w0, w8, #0xff
  40653c:	cmp	w0, #0x9
  406540:	b.eq	406558 <ferror@plt+0x46b8>  // b.none
  406544:	cmp	w0, #0xa
  406548:	b.ne	40650c <ferror@plt+0x466c>  // b.any
  40654c:	ldr	x8, [x20, #2128]
  406550:	str	wzr, [x8]
  406554:	b	40651c <ferror@plt+0x467c>
  406558:	ldr	x8, [x20, #2128]
  40655c:	ldr	w9, [x8]
  406560:	add	w10, w9, #0x7
  406564:	cmp	w9, #0x0
  406568:	csel	w9, w10, w9, lt  // lt = tstop
  40656c:	and	w9, w9, #0xfffffff8
  406570:	add	w9, w9, #0x8
  406574:	b	406518 <ferror@plt+0x4678>
  406578:	mov	w9, #0x58                  	// #88
  40657c:	b	406584 <ferror@plt+0x46e4>
  406580:	mov	w9, #0x6f                  	// #111
  406584:	strb	w9, [x8]
  406588:	strb	wzr, [x8, #1]
  40658c:	ldr	x0, [x20]
  406590:	mov	w1, w19
  406594:	bl	401e30 <printf@plt>
  406598:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  40659c:	ldr	x8, [x8, #2128]
  4065a0:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  4065a4:	mov	w11, #0x1                   	// #1
  4065a8:	ldr	w9, [x8]
  4065ac:	add	w9, w9, w0
  4065b0:	str	w9, [x8]
  4065b4:	str	w11, [x10, #1464]
  4065b8:	ldp	x20, x19, [sp, #48]
  4065bc:	ldp	x22, x21, [sp, #32]
  4065c0:	ldp	x24, x23, [sp, #16]
  4065c4:	ldp	x29, x30, [sp], #64
  4065c8:	ret
  4065cc:	stp	x29, x30, [sp, #-16]!
  4065d0:	and	w0, w1, #0xff
  4065d4:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  4065d8:	cmp	w0, #0x9
  4065dc:	mov	x29, sp
  4065e0:	b.eq	4065f8 <ferror@plt+0x4758>  // b.none
  4065e4:	cmp	w0, #0xa
  4065e8:	b.ne	406618 <ferror@plt+0x4778>  // b.any
  4065ec:	ldr	x8, [x8, #2128]
  4065f0:	str	wzr, [x8]
  4065f4:	b	406628 <ferror@plt+0x4788>
  4065f8:	ldr	x8, [x8, #2128]
  4065fc:	ldr	w9, [x8]
  406600:	add	w10, w9, #0x7
  406604:	cmp	w9, #0x0
  406608:	csel	w9, w10, w9, lt  // lt = tstop
  40660c:	and	w9, w9, #0xfffffff8
  406610:	add	w9, w9, #0x8
  406614:	b	406624 <ferror@plt+0x4784>
  406618:	ldr	x8, [x8, #2128]
  40661c:	ldr	w9, [x8]
  406620:	add	w9, w9, #0x1
  406624:	str	w9, [x8]
  406628:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40662c:	ldr	x1, [x8, #1480]
  406630:	bl	401b20 <putc@plt>
  406634:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  406638:	mov	w9, #0x1                   	// #1
  40663c:	str	w9, [x8, #1464]
  406640:	ldp	x29, x30, [sp], #16
  406644:	ret
  406648:	stp	x29, x30, [sp, #-64]!
  40664c:	stp	x22, x21, [sp, #32]
  406650:	stp	x20, x19, [sp, #48]
  406654:	ldrb	w8, [x1]
  406658:	str	x23, [sp, #16]
  40665c:	mov	x29, sp
  406660:	cbz	w8, 4066e0 <ferror@plt+0x4840>
  406664:	add	x19, x1, #0x1
  406668:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  40666c:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  406670:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  406674:	mov	w23, #0x1                   	// #1
  406678:	b	4066a0 <ferror@plt+0x4800>
  40667c:	ldr	x8, [x20, #2128]
  406680:	ldr	w9, [x8]
  406684:	add	w9, w9, #0x1
  406688:	str	w9, [x8]
  40668c:	ldr	x1, [x21, #1480]
  406690:	bl	401b20 <putc@plt>
  406694:	str	w23, [x22, #1464]
  406698:	ldrb	w8, [x19], #1
  40669c:	cbz	w8, 4066e0 <ferror@plt+0x4840>
  4066a0:	and	w0, w8, #0xff
  4066a4:	cmp	w0, #0x9
  4066a8:	b.eq	4066c0 <ferror@plt+0x4820>  // b.none
  4066ac:	cmp	w0, #0xa
  4066b0:	b.ne	40667c <ferror@plt+0x47dc>  // b.any
  4066b4:	ldr	x8, [x20, #2128]
  4066b8:	str	wzr, [x8]
  4066bc:	b	40668c <ferror@plt+0x47ec>
  4066c0:	ldr	x8, [x20, #2128]
  4066c4:	ldr	w9, [x8]
  4066c8:	add	w10, w9, #0x7
  4066cc:	cmp	w9, #0x0
  4066d0:	csel	w9, w10, w9, lt  // lt = tstop
  4066d4:	and	w9, w9, #0xfffffff8
  4066d8:	add	w9, w9, #0x8
  4066dc:	b	406688 <ferror@plt+0x47e8>
  4066e0:	ldp	x20, x19, [sp, #48]
  4066e4:	ldp	x22, x21, [sp, #32]
  4066e8:	ldr	x23, [sp, #16]
  4066ec:	ldp	x29, x30, [sp], #64
  4066f0:	ret
  4066f4:	stp	x29, x30, [sp, #-48]!
  4066f8:	stp	x20, x19, [sp, #32]
  4066fc:	mov	w19, w3
  406700:	cmp	w1, #0x1
  406704:	str	x21, [sp, #16]
  406708:	mov	x29, sp
  40670c:	b.lt	4067b8 <ferror@plt+0x4918>  // b.tstop
  406710:	ldr	x8, [x2]
  406714:	mov	x20, x2
  406718:	ldrb	w9, [x8]
  40671c:	cmp	w9, #0x25
  406720:	b.ne	4067b8 <ferror@plt+0x4918>  // b.any
  406724:	ldrb	w9, [x8, #1]!
  406728:	cmp	w9, #0x23
  40672c:	cinc	x21, x8, eq  // eq = none
  406730:	bl	401cc0 <__ctype_b_loc@plt>
  406734:	ldr	x8, [x0]
  406738:	ldrb	w9, [x21], #1
  40673c:	ldrh	w10, [x8, x9, lsl #1]
  406740:	tbnz	w10, #11, 406738 <ferror@plt+0x4898>
  406744:	orr	w8, w9, #0x20
  406748:	cmp	w8, #0x68
  40674c:	sub	x8, x21, #0x1
  406750:	b.ne	406764 <ferror@plt+0x48c4>  // b.any
  406754:	ldrb	w9, [x21]
  406758:	cmp	w9, #0x0
  40675c:	csel	x8, x8, x21, eq  // eq = none
  406760:	ldrb	w9, [x8]
  406764:	sub	w10, w9, #0x48
  406768:	cmp	w10, #0x30
  40676c:	mov	w9, #0x69                  	// #105
  406770:	b.hi	4067d0 <ferror@plt+0x4930>  // b.pmore
  406774:	mov	w11, #0x1                   	// #1
  406778:	lsl	x11, x11, x10
  40677c:	mov	w12, #0x10001               	// #65537
  406780:	tst	x11, x12
  406784:	b.ne	4067c4 <ferror@plt+0x4924>  // b.any
  406788:	mov	w11, #0x1                   	// #1
  40678c:	lsl	x11, x11, x10
  406790:	tst	x11, #0x8000000080
  406794:	b.ne	4067cc <ferror@plt+0x492c>  // b.any
  406798:	mov	w11, #0x1                   	// #1
  40679c:	lsl	x10, x11, x10
  4067a0:	mov	x11, #0x100000000           	// #4294967296
  4067a4:	movk	x11, #0x1, lsl #48
  4067a8:	tst	x10, x11
  4067ac:	b.eq	4067d0 <ferror@plt+0x4930>  // b.none
  4067b0:	mov	w9, #0x78                  	// #120
  4067b4:	b	4067d0 <ferror@plt+0x4930>
  4067b8:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  4067bc:	add	x0, x0, #0x1e1
  4067c0:	b	4067dc <ferror@plt+0x493c>
  4067c4:	mov	w9, #0x58                  	// #88
  4067c8:	b	4067d0 <ferror@plt+0x4930>
  4067cc:	mov	w9, #0x6f                  	// #111
  4067d0:	strb	w9, [x8]
  4067d4:	strb	wzr, [x8, #1]
  4067d8:	ldr	x0, [x20]
  4067dc:	mov	w1, w19
  4067e0:	bl	401e30 <printf@plt>
  4067e4:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  4067e8:	ldr	x8, [x8, #2128]
  4067ec:	ldr	x21, [sp, #16]
  4067f0:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  4067f4:	mov	w11, #0x1                   	// #1
  4067f8:	ldr	w9, [x8]
  4067fc:	add	w9, w9, w0
  406800:	str	w9, [x8]
  406804:	ldp	x20, x19, [sp, #32]
  406808:	str	w11, [x10, #1464]
  40680c:	ldp	x29, x30, [sp], #48
  406810:	ret
  406814:	stp	x29, x30, [sp, #-48]!
  406818:	stp	x20, x19, [sp, #32]
  40681c:	mov	x19, x3
  406820:	cmp	w1, #0x1
  406824:	str	x21, [sp, #16]
  406828:	mov	x29, sp
  40682c:	b.lt	4068d0 <ferror@plt+0x4a30>  // b.tstop
  406830:	ldr	x21, [x2]
  406834:	mov	x20, x2
  406838:	ldrb	w8, [x21]
  40683c:	cmp	w8, #0x25
  406840:	b.ne	4068d0 <ferror@plt+0x4a30>  // b.any
  406844:	bl	401cc0 <__ctype_b_loc@plt>
  406848:	ldr	x9, [x0]
  40684c:	add	x8, x21, #0x1
  406850:	ldrb	w10, [x8], #1
  406854:	ldrh	w11, [x9, x10, lsl #1]
  406858:	tbnz	w11, #11, 406850 <ferror@plt+0x49b0>
  40685c:	sub	x9, x8, #0x1
  406860:	cmp	w10, #0x23
  406864:	csel	x8, x8, x9, eq  // eq = none
  406868:	mov	x9, x8
  40686c:	ldrb	w10, [x9], #1
  406870:	cmp	w10, #0x6c
  406874:	csel	x8, x9, x8, eq  // eq = none
  406878:	ldrb	w9, [x8]
  40687c:	sub	w10, w9, #0x48
  406880:	cmp	w10, #0x30
  406884:	mov	w9, #0x69                  	// #105
  406888:	b.hi	4068e8 <ferror@plt+0x4a48>  // b.pmore
  40688c:	mov	w11, #0x1                   	// #1
  406890:	lsl	x11, x11, x10
  406894:	mov	w12, #0x10001               	// #65537
  406898:	tst	x11, x12
  40689c:	b.ne	4068dc <ferror@plt+0x4a3c>  // b.any
  4068a0:	mov	w11, #0x1                   	// #1
  4068a4:	lsl	x11, x11, x10
  4068a8:	tst	x11, #0x8000000080
  4068ac:	b.ne	4068e4 <ferror@plt+0x4a44>  // b.any
  4068b0:	mov	w11, #0x1                   	// #1
  4068b4:	lsl	x10, x11, x10
  4068b8:	mov	x11, #0x100000000           	// #4294967296
  4068bc:	movk	x11, #0x1, lsl #48
  4068c0:	tst	x10, x11
  4068c4:	b.eq	4068e8 <ferror@plt+0x4a48>  // b.none
  4068c8:	mov	w9, #0x78                  	// #120
  4068cc:	b	4068e8 <ferror@plt+0x4a48>
  4068d0:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  4068d4:	add	x0, x0, #0x2e7
  4068d8:	b	4068f4 <ferror@plt+0x4a54>
  4068dc:	mov	w9, #0x58                  	// #88
  4068e0:	b	4068e8 <ferror@plt+0x4a48>
  4068e4:	mov	w9, #0x6f                  	// #111
  4068e8:	strb	w9, [x8]
  4068ec:	strb	wzr, [x8, #1]
  4068f0:	ldr	x0, [x20]
  4068f4:	mov	x1, x19
  4068f8:	bl	401e30 <printf@plt>
  4068fc:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  406900:	ldr	x8, [x8, #2128]
  406904:	ldr	x21, [sp, #16]
  406908:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  40690c:	mov	w11, #0x1                   	// #1
  406910:	ldr	w9, [x8]
  406914:	add	w9, w9, w0
  406918:	str	w9, [x8]
  40691c:	ldp	x20, x19, [sp, #32]
  406920:	str	w11, [x10, #1464]
  406924:	ldp	x29, x30, [sp], #48
  406928:	ret
  40692c:	cmp	w3, w1
  406930:	b.ge	406944 <ferror@plt+0x4aa4>  // b.tcont
  406934:	ldr	x8, [x2, w3, sxtw #3]
  406938:	mov	w1, wzr
  40693c:	str	x8, [x0, #24]
  406940:	b	406948 <ferror@plt+0x4aa8>
  406944:	ret
  406948:	stp	x29, x30, [sp, #-96]!
  40694c:	stp	x28, x27, [sp, #16]
  406950:	stp	x26, x25, [sp, #32]
  406954:	stp	x24, x23, [sp, #48]
  406958:	stp	x22, x21, [sp, #64]
  40695c:	stp	x20, x19, [sp, #80]
  406960:	mov	x29, sp
  406964:	sub	sp, sp, #0x20
  406968:	ldr	w10, [x0, #32]
  40696c:	ldr	x21, [x0, #24]
  406970:	mov	x19, x0
  406974:	add	w8, w10, #0x1
  406978:	str	w8, [x0, #32]
  40697c:	ldrb	w8, [x21]
  406980:	cbz	w8, 4069a0 <ferror@plt+0x4b00>
  406984:	cmp	w10, #0x0
  406988:	mov	w20, w1
  40698c:	cset	w9, gt
  406990:	cmp	w8, #0x7d
  406994:	b.ne	4069d0 <ferror@plt+0x4b30>  // b.any
  406998:	cmp	w10, #0x0
  40699c:	b.le	4069d0 <ferror@plt+0x4b30>
  4069a0:	ldr	w8, [x19, #32]
  4069a4:	str	x21, [x19, #24]
  4069a8:	sub	w8, w8, #0x1
  4069ac:	str	w8, [x19, #32]
  4069b0:	mov	sp, x29
  4069b4:	ldp	x20, x19, [sp, #80]
  4069b8:	ldp	x22, x21, [sp, #64]
  4069bc:	ldp	x24, x23, [sp, #48]
  4069c0:	ldp	x26, x25, [sp, #32]
  4069c4:	ldp	x28, x27, [sp, #16]
  4069c8:	ldp	x29, x30, [sp], #96
  4069cc:	ret
  4069d0:	adrp	x27, 424000 <argp_failure@@Base+0x17610>
  4069d4:	adrp	x28, 425000 <argp_failure@@Base+0x18610>
  4069d8:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  4069dc:	mov	w23, #0x1                   	// #1
  4069e0:	cbz	w20, 406a38 <ferror@plt+0x4b98>
  4069e4:	ands	w10, w8, #0xff
  4069e8:	b.eq	4069a0 <ferror@plt+0x4b00>  // b.none
  4069ec:	cmp	w10, #0x24
  4069f0:	b.eq	406a9c <ferror@plt+0x4bfc>  // b.none
  4069f4:	and	w8, w8, #0xff
  4069f8:	cmp	w8, #0x7d
  4069fc:	cset	w8, eq  // eq = none
  406a00:	and	w8, w8, w9
  406a04:	tbnz	w8, #0, 4069a0 <ferror@plt+0x4b00>
  406a08:	ldrb	w8, [x21, #1]!
  406a0c:	ands	w10, w8, #0xff
  406a10:	b.ne	4069ec <ferror@plt+0x4b4c>  // b.any
  406a14:	b	4069a0 <ferror@plt+0x4b00>
  406a18:	ldr	x8, [x27, #2128]
  406a1c:	ldr	w9, [x8]
  406a20:	add	w9, w9, #0x1
  406a24:	str	w9, [x8]
  406a28:	ldr	x1, [x28, #1480]
  406a2c:	bl	401b20 <putc@plt>
  406a30:	str	w23, [x22, #1464]
  406a34:	ldrb	w8, [x21, #1]!
  406a38:	ands	w9, w8, #0xff
  406a3c:	b.eq	4069a0 <ferror@plt+0x4b00>  // b.none
  406a40:	cmp	w9, #0x24
  406a44:	b.eq	406a9c <ferror@plt+0x4bfc>  // b.none
  406a48:	and	w0, w8, #0xff
  406a4c:	cmp	w0, #0x7d
  406a50:	b.ne	406a60 <ferror@plt+0x4bc0>  // b.any
  406a54:	ldr	w8, [x19, #32]
  406a58:	cmp	w8, #0x1
  406a5c:	b.gt	4069a0 <ferror@plt+0x4b00>
  406a60:	cmp	w0, #0xa
  406a64:	b.eq	406a90 <ferror@plt+0x4bf0>  // b.none
  406a68:	cmp	w0, #0x9
  406a6c:	b.ne	406a18 <ferror@plt+0x4b78>  // b.any
  406a70:	ldr	x8, [x27, #2128]
  406a74:	ldr	w9, [x8]
  406a78:	add	w10, w9, #0x7
  406a7c:	cmp	w9, #0x0
  406a80:	csel	w9, w10, w9, lt  // lt = tstop
  406a84:	and	w9, w9, #0xfffffff8
  406a88:	add	w9, w9, #0x8
  406a8c:	b	406a24 <ferror@plt+0x4b84>
  406a90:	ldr	x8, [x27, #2128]
  406a94:	str	wzr, [x8]
  406a98:	b	406a28 <ferror@plt+0x4b88>
  406a9c:	ldrb	w0, [x21, #1]
  406aa0:	cmp	w0, #0x24
  406aa4:	b.eq	406ab8 <ferror@plt+0x4c18>  // b.none
  406aa8:	cmp	w0, #0x7b
  406aac:	b.eq	406ac0 <ferror@plt+0x4c20>  // b.none
  406ab0:	cmp	w0, #0x7d
  406ab4:	b.ne	406b60 <ferror@plt+0x4cc0>  // b.any
  406ab8:	cbnz	w20, 406c54 <ferror@plt+0x4db4>
  406abc:	b	406b88 <ferror@plt+0x4ce8>
  406ac0:	add	x25, x21, #0x2
  406ac4:	mov	w1, #0x7d                  	// #125
  406ac8:	mov	x0, x25
  406acc:	bl	401d20 <strchr@plt>
  406ad0:	cbz	x0, 406ba4 <ferror@plt+0x4d04>
  406ad4:	sub	x21, x0, x25
  406ad8:	add	x8, x21, #0x10
  406adc:	and	x8, x8, #0xfffffffffffffff0
  406ae0:	mov	x9, sp
  406ae4:	mov	x24, x0
  406ae8:	sub	x26, x9, x8
  406aec:	mov	sp, x26
  406af0:	mov	x0, x26
  406af4:	mov	x1, x25
  406af8:	mov	x2, x21
  406afc:	bl	401a60 <memcpy@plt>
  406b00:	strb	wzr, [x26, x21]
  406b04:	add	x21, x24, #0x1
  406b08:	cbz	w20, 406c90 <ferror@plt+0x4df0>
  406b0c:	str	x21, [x19, #24]
  406b10:	ldrb	w8, [x21]
  406b14:	cmp	w8, #0x7b
  406b18:	b.eq	406b28 <ferror@plt+0x4c88>  // b.none
  406b1c:	b	406c5c <ferror@plt+0x4dbc>
  406b20:	cmp	w8, #0x7b
  406b24:	b.ne	406c58 <ferror@plt+0x4db8>  // b.any
  406b28:	add	x8, x21, #0x1
  406b2c:	mov	w1, #0x1                   	// #1
  406b30:	mov	x0, x19
  406b34:	str	x8, [x19, #24]
  406b38:	bl	406948 <ferror@plt+0x4aa8>
  406b3c:	ldr	x21, [x19, #24]
  406b40:	ldrb	w8, [x21]
  406b44:	cmp	w8, #0x7d
  406b48:	b.ne	406b20 <ferror@plt+0x4c80>  // b.any
  406b4c:	add	x9, x21, #0x1
  406b50:	str	x9, [x19, #24]
  406b54:	ldrb	w8, [x21, #1]
  406b58:	mov	x21, x9
  406b5c:	b	406b20 <ferror@plt+0x4c80>
  406b60:	cbnz	w20, 406c54 <ferror@plt+0x4db4>
  406b64:	ldr	x8, [x27, #2128]
  406b68:	mov	w0, #0x24                  	// #36
  406b6c:	ldr	w9, [x8]
  406b70:	add	w9, w9, #0x1
  406b74:	str	w9, [x8]
  406b78:	ldr	x1, [x28, #1480]
  406b7c:	bl	401b20 <putc@plt>
  406b80:	str	w23, [x22, #1464]
  406b84:	ldrb	w0, [x21, #1]
  406b88:	cmp	w0, #0x9
  406b8c:	b.eq	406c18 <ferror@plt+0x4d78>  // b.none
  406b90:	cmp	w0, #0xa
  406b94:	b.ne	406c38 <ferror@plt+0x4d98>  // b.any
  406b98:	ldr	x8, [x27, #2128]
  406b9c:	str	wzr, [x8]
  406ba0:	b	406c48 <ferror@plt+0x4da8>
  406ba4:	mov	w8, #0x24                  	// #36
  406ba8:	mov	w24, #0x1                   	// #1
  406bac:	b	406bd8 <ferror@plt+0x4d38>
  406bb0:	ldr	x8, [x27, #2128]
  406bb4:	ldr	w9, [x8]
  406bb8:	add	w9, w9, #0x1
  406bbc:	str	w9, [x8]
  406bc0:	ldr	x1, [x28, #1480]
  406bc4:	bl	401b20 <putc@plt>
  406bc8:	str	w23, [x22, #1464]
  406bcc:	ldrb	w8, [x21, x24]
  406bd0:	add	x24, x24, #0x1
  406bd4:	cbz	w8, 406c80 <ferror@plt+0x4de0>
  406bd8:	and	w0, w8, #0xff
  406bdc:	cmp	w0, #0x9
  406be0:	b.eq	406bf8 <ferror@plt+0x4d58>  // b.none
  406be4:	cmp	w0, #0xa
  406be8:	b.ne	406bb0 <ferror@plt+0x4d10>  // b.any
  406bec:	ldr	x8, [x27, #2128]
  406bf0:	str	wzr, [x8]
  406bf4:	b	406bc0 <ferror@plt+0x4d20>
  406bf8:	ldr	x8, [x27, #2128]
  406bfc:	ldr	w9, [x8]
  406c00:	add	w10, w9, #0x7
  406c04:	cmp	w9, #0x0
  406c08:	csel	w9, w10, w9, lt  // lt = tstop
  406c0c:	and	w9, w9, #0xfffffff8
  406c10:	add	w9, w9, #0x8
  406c14:	b	406bbc <ferror@plt+0x4d1c>
  406c18:	ldr	x8, [x27, #2128]
  406c1c:	ldr	w9, [x8]
  406c20:	add	w10, w9, #0x7
  406c24:	cmp	w9, #0x0
  406c28:	csel	w9, w10, w9, lt  // lt = tstop
  406c2c:	and	w9, w9, #0xfffffff8
  406c30:	add	w9, w9, #0x8
  406c34:	b	406c44 <ferror@plt+0x4da4>
  406c38:	ldr	x8, [x27, #2128]
  406c3c:	ldr	w9, [x8]
  406c40:	add	w9, w9, #0x1
  406c44:	str	w9, [x8]
  406c48:	ldr	x1, [x28, #1480]
  406c4c:	bl	401b20 <putc@plt>
  406c50:	str	w23, [x22, #1464]
  406c54:	add	x21, x21, #0x2
  406c58:	ldrb	w8, [x21]
  406c5c:	cbz	w8, 4069a0 <ferror@plt+0x4b00>
  406c60:	ldr	w10, [x19, #32]
  406c64:	cmp	w10, #0x1
  406c68:	cset	w9, gt
  406c6c:	cmp	w8, #0x7d
  406c70:	b.ne	4069e0 <ferror@plt+0x4b40>  // b.any
  406c74:	cmp	w10, #0x1
  406c78:	b.le	4069e0 <ferror@plt+0x4b40>
  406c7c:	b	4069a0 <ferror@plt+0x4b00>
  406c80:	mov	x0, x21
  406c84:	bl	401ac0 <strlen@plt>
  406c88:	add	x21, x21, x0
  406c8c:	b	406c58 <ferror@plt+0x4db8>
  406c90:	mov	x0, x24
  406c94:	bl	401ac0 <strlen@plt>
  406c98:	lsr	x8, x0, #1
  406c9c:	add	x8, x8, #0xf
  406ca0:	mov	x9, sp
  406ca4:	and	x8, x8, #0xfffffffffffffff0
  406ca8:	sub	x3, x9, x8
  406cac:	mov	sp, x3
  406cb0:	ldrb	w8, [x24, #1]
  406cb4:	cmp	w8, #0x7b
  406cb8:	b.ne	406d74 <ferror@plt+0x4ed4>  // b.any
  406cbc:	mov	x24, xzr
  406cc0:	stur	x26, [x29, #-24]
  406cc4:	stur	w20, [x29, #-12]
  406cc8:	stur	x3, [x29, #-8]
  406ccc:	add	x21, x21, #0x1
  406cd0:	mov	w1, #0x1                   	// #1
  406cd4:	mov	x0, x19
  406cd8:	str	x21, [x19, #24]
  406cdc:	bl	406948 <ferror@plt+0x4aa8>
  406ce0:	ldr	x20, [x19, #24]
  406ce4:	sub	x25, x20, x21
  406ce8:	add	x0, x25, #0x1
  406cec:	bl	40ac4c <argp_parse@@Base+0x1aa4>
  406cf0:	ldur	x8, [x29, #-8]
  406cf4:	mov	x1, x21
  406cf8:	mov	x2, x25
  406cfc:	mov	x26, x0
  406d00:	str	x0, [x8, x24, lsl #3]
  406d04:	bl	401a60 <memcpy@plt>
  406d08:	strb	wzr, [x26, x25]
  406d0c:	mov	x8, x20
  406d10:	ldrb	w9, [x8], #1
  406d14:	add	x24, x24, #0x1
  406d18:	cmp	w9, #0x7d
  406d1c:	csel	x9, x20, x8, ne  // ne = any
  406d20:	ldrb	w9, [x9]
  406d24:	csel	x21, x8, x20, eq  // eq = none
  406d28:	cmp	w9, #0x7b
  406d2c:	b.eq	406ccc <ferror@plt+0x4e2c>  // b.none
  406d30:	ldur	x20, [x29, #-8]
  406d34:	ldur	x0, [x29, #-24]
  406d38:	mov	x1, x19
  406d3c:	mov	w2, w24
  406d40:	mov	x3, x20
  406d44:	bl	407514 <ferror@plt+0x5674>
  406d48:	cmp	w24, #0x1
  406d4c:	str	x21, [x19, #24]
  406d50:	b.lt	406d8c <ferror@plt+0x4eec>  // b.tstop
  406d54:	sub	x25, x20, #0x8
  406d58:	ldur	w20, [x29, #-12]
  406d5c:	and	x24, x24, #0xffffffff
  406d60:	ldr	x0, [x25, x24, lsl #3]
  406d64:	bl	401cf0 <free@plt>
  406d68:	subs	x24, x24, #0x1
  406d6c:	b.gt	406d60 <ferror@plt+0x4ec0>
  406d70:	b	406c58 <ferror@plt+0x4db8>
  406d74:	mov	x0, x26
  406d78:	mov	x1, x19
  406d7c:	mov	w2, wzr
  406d80:	bl	407514 <ferror@plt+0x5674>
  406d84:	str	x21, [x19, #24]
  406d88:	b	406c58 <ferror@plt+0x4db8>
  406d8c:	ldur	w20, [x29, #-12]
  406d90:	b	406c58 <ferror@plt+0x4db8>
  406d94:	sub	sp, sp, #0x60
  406d98:	stp	x29, x30, [sp, #32]
  406d9c:	stp	x22, x21, [sp, #64]
  406da0:	stp	x20, x19, [sp, #80]
  406da4:	ldr	w0, [x3, #4]
  406da8:	str	x23, [sp, #48]
  406dac:	add	x29, sp, #0x20
  406db0:	mov	x20, x3
  406db4:	mov	x19, x2
  406db8:	mov	w21, w1
  406dbc:	bl	401b50 <inet_ntoa@plt>
  406dc0:	mov	w1, #0x2e                  	// #46
  406dc4:	mov	x22, x0
  406dc8:	bl	401d20 <strchr@plt>
  406dcc:	mov	x23, x0
  406dd0:	mov	x0, x22
  406dd4:	mov	x1, xzr
  406dd8:	mov	w2, wzr
  406ddc:	strb	wzr, [x23], #1
  406de0:	bl	401cd0 <strtol@plt>
  406de4:	str	x0, [sp]
  406de8:	mov	w1, #0x2e                  	// #46
  406dec:	mov	x0, x23
  406df0:	bl	401d20 <strchr@plt>
  406df4:	mov	x22, x0
  406df8:	mov	x0, x23
  406dfc:	mov	x1, xzr
  406e00:	mov	w2, wzr
  406e04:	strb	wzr, [x22], #1
  406e08:	bl	401cd0 <strtol@plt>
  406e0c:	str	x0, [sp, #8]
  406e10:	mov	w1, #0x2e                  	// #46
  406e14:	mov	x0, x22
  406e18:	bl	401d20 <strchr@plt>
  406e1c:	mov	x23, x0
  406e20:	mov	x0, x22
  406e24:	mov	x1, xzr
  406e28:	mov	w2, wzr
  406e2c:	strb	wzr, [x23], #1
  406e30:	bl	401cd0 <strtol@plt>
  406e34:	str	x0, [sp, #16]
  406e38:	mov	x0, x23
  406e3c:	mov	x1, xzr
  406e40:	mov	w2, wzr
  406e44:	bl	401cd0 <strtol@plt>
  406e48:	str	x0, [sp, #24]
  406e4c:	ldr	w0, [x20, #4]
  406e50:	bl	401b50 <inet_ntoa@plt>
  406e54:	cmp	w21, #0x1
  406e58:	b.lt	406f28 <ferror@plt+0x5088>  // b.tstop
  406e5c:	ldr	x0, [x19]
  406e60:	mov	x1, xzr
  406e64:	mov	w2, wzr
  406e68:	bl	401cd0 <strtol@plt>
  406e6c:	cmp	x0, #0x3
  406e70:	b.hi	406ff8 <ferror@plt+0x5158>  // b.pmore
  406e74:	mov	x8, sp
  406e78:	ldr	x20, [x8, x0, lsl #3]
  406e7c:	cmp	w21, #0x2
  406e80:	b.lt	406fac <ferror@plt+0x510c>  // b.tstop
  406e84:	ldr	x8, [x19, #8]
  406e88:	ldrb	w9, [x8]
  406e8c:	cmp	w9, #0x25
  406e90:	b.ne	406fac <ferror@plt+0x510c>  // b.any
  406e94:	ldrb	w9, [x8, #1]!
  406e98:	cmp	w9, #0x23
  406e9c:	cinc	x21, x8, eq  // eq = none
  406ea0:	bl	401cc0 <__ctype_b_loc@plt>
  406ea4:	ldr	x8, [x0]
  406ea8:	ldrb	w9, [x21], #1
  406eac:	ldrh	w10, [x8, x9, lsl #1]
  406eb0:	tbnz	w10, #11, 406ea8 <ferror@plt+0x5008>
  406eb4:	orr	w8, w9, #0x20
  406eb8:	cmp	w8, #0x68
  406ebc:	sub	x8, x21, #0x1
  406ec0:	b.ne	406ed4 <ferror@plt+0x5034>  // b.any
  406ec4:	ldrb	w9, [x21]
  406ec8:	cmp	w9, #0x0
  406ecc:	csel	x8, x8, x21, eq  // eq = none
  406ed0:	ldrb	w9, [x8]
  406ed4:	sub	w10, w9, #0x48
  406ed8:	cmp	w10, #0x30
  406edc:	mov	w9, #0x69                  	// #105
  406ee0:	b.hi	406fc4 <ferror@plt+0x5124>  // b.pmore
  406ee4:	mov	w11, #0x1                   	// #1
  406ee8:	lsl	x11, x11, x10
  406eec:	mov	w12, #0x10001               	// #65537
  406ef0:	tst	x11, x12
  406ef4:	b.ne	406fb8 <ferror@plt+0x5118>  // b.any
  406ef8:	mov	w11, #0x1                   	// #1
  406efc:	lsl	x11, x11, x10
  406f00:	tst	x11, #0x8000000080
  406f04:	b.ne	406fc0 <ferror@plt+0x5120>  // b.any
  406f08:	mov	w11, #0x1                   	// #1
  406f0c:	lsl	x10, x11, x10
  406f10:	mov	x11, #0x100000000           	// #4294967296
  406f14:	movk	x11, #0x1, lsl #48
  406f18:	tst	x10, x11
  406f1c:	b.eq	406fc4 <ferror@plt+0x5124>  // b.none
  406f20:	mov	w9, #0x78                  	// #120
  406f24:	b	406fc4 <ferror@plt+0x5124>
  406f28:	ldrb	w8, [x0]
  406f2c:	cbz	w8, 406ff8 <ferror@plt+0x5158>
  406f30:	add	x19, x0, #0x1
  406f34:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  406f38:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  406f3c:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  406f40:	mov	w23, #0x1                   	// #1
  406f44:	b	406f7c <ferror@plt+0x50dc>
  406f48:	ldr	x8, [x20, #2128]
  406f4c:	ldr	w9, [x8]
  406f50:	add	w10, w9, #0x7
  406f54:	cmp	w9, #0x0
  406f58:	csel	w9, w10, w9, lt  // lt = tstop
  406f5c:	and	w9, w9, #0xfffffff8
  406f60:	add	w9, w9, #0x8
  406f64:	str	w9, [x8]
  406f68:	ldr	x1, [x21, #1480]
  406f6c:	bl	401b20 <putc@plt>
  406f70:	str	w23, [x22, #1464]
  406f74:	ldrb	w8, [x19], #1
  406f78:	cbz	w8, 406ff8 <ferror@plt+0x5158>
  406f7c:	and	w0, w8, #0xff
  406f80:	cmp	w0, #0x9
  406f84:	b.eq	406f48 <ferror@plt+0x50a8>  // b.none
  406f88:	cmp	w0, #0xa
  406f8c:	b.ne	406f9c <ferror@plt+0x50fc>  // b.any
  406f90:	ldr	x8, [x20, #2128]
  406f94:	str	wzr, [x8]
  406f98:	b	406f68 <ferror@plt+0x50c8>
  406f9c:	ldr	x8, [x20, #2128]
  406fa0:	ldr	w9, [x8]
  406fa4:	add	w9, w9, #0x1
  406fa8:	b	406f64 <ferror@plt+0x50c4>
  406fac:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  406fb0:	add	x0, x0, #0x1e1
  406fb4:	b	406fd0 <ferror@plt+0x5130>
  406fb8:	mov	w9, #0x58                  	// #88
  406fbc:	b	406fc4 <ferror@plt+0x5124>
  406fc0:	mov	w9, #0x6f                  	// #111
  406fc4:	strb	w9, [x8]
  406fc8:	strb	wzr, [x8, #1]
  406fcc:	ldr	x0, [x19, #8]
  406fd0:	mov	w1, w20
  406fd4:	bl	401e30 <printf@plt>
  406fd8:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  406fdc:	ldr	x8, [x8, #2128]
  406fe0:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  406fe4:	mov	w11, #0x1                   	// #1
  406fe8:	ldr	w9, [x8]
  406fec:	add	w9, w9, w0
  406ff0:	str	w9, [x8]
  406ff4:	str	w11, [x10, #1464]
  406ff8:	ldp	x20, x19, [sp, #80]
  406ffc:	ldp	x22, x21, [sp, #64]
  407000:	ldr	x23, [sp, #48]
  407004:	ldp	x29, x30, [sp, #32]
  407008:	add	sp, sp, #0x60
  40700c:	ret
  407010:	stp	x29, x30, [sp, #-96]!
  407014:	stp	x28, x27, [sp, #16]
  407018:	stp	x26, x25, [sp, #32]
  40701c:	stp	x24, x23, [sp, #48]
  407020:	stp	x22, x21, [sp, #64]
  407024:	stp	x20, x19, [sp, #80]
  407028:	mov	x29, sp
  40702c:	cbz	w3, 407430 <ferror@plt+0x5590>
  407030:	mov	w19, w3
  407034:	mov	x20, x2
  407038:	mov	w21, w1
  40703c:	mov	w24, #0x1                   	// #1
  407040:	adrp	x25, 424000 <argp_failure@@Base+0x17610>
  407044:	adrp	x26, 425000 <argp_failure@@Base+0x18610>
  407048:	adrp	x27, 425000 <argp_failure@@Base+0x18610>
  40704c:	mov	w28, #0x1                   	// #1
  407050:	mov	w22, #0x1                   	// #1
  407054:	cmp	w1, #0x0
  407058:	b.le	407188 <ferror@plt+0x52e8>
  40705c:	tst	w19, w22
  407060:	b.eq	4070f8 <ferror@plt+0x5258>  // b.none
  407064:	mov	w0, w22
  407068:	mov	x1, xzr
  40706c:	bl	402358 <ferror@plt+0x4b8>
  407070:	cbz	x0, 4070f8 <ferror@plt+0x5258>
  407074:	mov	x23, x0
  407078:	cbz	w28, 407110 <ferror@plt+0x5270>
  40707c:	ldrb	w8, [x23]
  407080:	cbz	w8, 4070f0 <ferror@plt+0x5250>
  407084:	add	x23, x23, #0x1
  407088:	b	4070b0 <ferror@plt+0x5210>
  40708c:	ldr	x8, [x25, #2128]
  407090:	ldr	w9, [x8]
  407094:	add	w9, w9, #0x1
  407098:	str	w9, [x8]
  40709c:	ldr	x1, [x26, #1480]
  4070a0:	bl	401b20 <putc@plt>
  4070a4:	str	w24, [x27, #1464]
  4070a8:	ldrb	w8, [x23], #1
  4070ac:	cbz	w8, 4070f0 <ferror@plt+0x5250>
  4070b0:	and	w0, w8, #0xff
  4070b4:	cmp	w0, #0xa
  4070b8:	b.eq	4070e4 <ferror@plt+0x5244>  // b.none
  4070bc:	cmp	w0, #0x9
  4070c0:	b.ne	40708c <ferror@plt+0x51ec>  // b.any
  4070c4:	ldr	x8, [x25, #2128]
  4070c8:	ldr	w9, [x8]
  4070cc:	add	w10, w9, #0x7
  4070d0:	cmp	w9, #0x0
  4070d4:	csel	w9, w10, w9, lt  // lt = tstop
  4070d8:	and	w9, w9, #0xfffffff8
  4070dc:	add	w9, w9, #0x8
  4070e0:	b	407098 <ferror@plt+0x51f8>
  4070e4:	ldr	x8, [x25, #2128]
  4070e8:	str	wzr, [x8]
  4070ec:	b	40709c <ferror@plt+0x51fc>
  4070f0:	mov	w28, wzr
  4070f4:	bic	w19, w19, w22
  4070f8:	cmp	w19, #0x0
  4070fc:	lsl	w22, w22, #1
  407100:	cset	w8, ne  // ne = any
  407104:	cbz	w22, 407264 <ferror@plt+0x53c4>
  407108:	cbnz	w19, 40705c <ferror@plt+0x51bc>
  40710c:	b	407264 <ferror@plt+0x53c4>
  407110:	ldr	x9, [x20]
  407114:	ldrb	w8, [x9]
  407118:	cbz	w8, 40707c <ferror@plt+0x51dc>
  40711c:	add	x28, x9, #0x1
  407120:	b	407148 <ferror@plt+0x52a8>
  407124:	ldr	x8, [x25, #2128]
  407128:	ldr	w9, [x8]
  40712c:	add	w9, w9, #0x1
  407130:	str	w9, [x8]
  407134:	ldr	x1, [x26, #1480]
  407138:	bl	401b20 <putc@plt>
  40713c:	str	w24, [x27, #1464]
  407140:	ldrb	w8, [x28], #1
  407144:	cbz	w8, 40707c <ferror@plt+0x51dc>
  407148:	and	w0, w8, #0xff
  40714c:	cmp	w0, #0xa
  407150:	b.eq	40717c <ferror@plt+0x52dc>  // b.none
  407154:	cmp	w0, #0x9
  407158:	b.ne	407124 <ferror@plt+0x5284>  // b.any
  40715c:	ldr	x8, [x25, #2128]
  407160:	ldr	w9, [x8]
  407164:	add	w10, w9, #0x7
  407168:	cmp	w9, #0x0
  40716c:	csel	w9, w10, w9, lt  // lt = tstop
  407170:	and	w9, w9, #0xfffffff8
  407174:	add	w9, w9, #0x8
  407178:	b	407130 <ferror@plt+0x5290>
  40717c:	ldr	x8, [x25, #2128]
  407180:	str	wzr, [x8]
  407184:	b	407134 <ferror@plt+0x5294>
  407188:	tst	w19, w22
  40718c:	b.eq	407250 <ferror@plt+0x53b0>  // b.none
  407190:	mov	w0, w22
  407194:	mov	x1, xzr
  407198:	bl	402358 <ferror@plt+0x4b8>
  40719c:	cbz	x0, 407250 <ferror@plt+0x53b0>
  4071a0:	mov	x23, x0
  4071a4:	cbz	w28, 4071b4 <ferror@plt+0x5314>
  4071a8:	ldrb	w8, [x23]
  4071ac:	cbnz	w8, 4071dc <ferror@plt+0x533c>
  4071b0:	b	407248 <ferror@plt+0x53a8>
  4071b4:	ldr	x8, [x25, #2128]
  4071b8:	mov	w0, #0x20                  	// #32
  4071bc:	ldr	w9, [x8]
  4071c0:	add	w9, w9, #0x1
  4071c4:	str	w9, [x8]
  4071c8:	ldr	x1, [x26, #1480]
  4071cc:	bl	401b20 <putc@plt>
  4071d0:	str	w24, [x27, #1464]
  4071d4:	ldrb	w8, [x23]
  4071d8:	cbz	w8, 407248 <ferror@plt+0x53a8>
  4071dc:	add	x23, x23, #0x1
  4071e0:	b	407208 <ferror@plt+0x5368>
  4071e4:	ldr	x8, [x25, #2128]
  4071e8:	ldr	w9, [x8]
  4071ec:	add	w9, w9, #0x1
  4071f0:	str	w9, [x8]
  4071f4:	ldr	x1, [x26, #1480]
  4071f8:	bl	401b20 <putc@plt>
  4071fc:	str	w24, [x27, #1464]
  407200:	ldrb	w8, [x23], #1
  407204:	cbz	w8, 407248 <ferror@plt+0x53a8>
  407208:	and	w0, w8, #0xff
  40720c:	cmp	w0, #0x9
  407210:	b.eq	407228 <ferror@plt+0x5388>  // b.none
  407214:	cmp	w0, #0xa
  407218:	b.ne	4071e4 <ferror@plt+0x5344>  // b.any
  40721c:	ldr	x8, [x25, #2128]
  407220:	str	wzr, [x8]
  407224:	b	4071f4 <ferror@plt+0x5354>
  407228:	ldr	x8, [x25, #2128]
  40722c:	ldr	w9, [x8]
  407230:	add	w10, w9, #0x7
  407234:	cmp	w9, #0x0
  407238:	csel	w9, w10, w9, lt  // lt = tstop
  40723c:	and	w9, w9, #0xfffffff8
  407240:	add	w9, w9, #0x8
  407244:	b	4071f0 <ferror@plt+0x5350>
  407248:	mov	w28, wzr
  40724c:	bic	w19, w19, w22
  407250:	cmp	w19, #0x0
  407254:	lsl	w22, w22, #1
  407258:	cset	w8, ne  // ne = any
  40725c:	cbz	w22, 407264 <ferror@plt+0x53c4>
  407260:	cbnz	w19, 407188 <ferror@plt+0x52e8>
  407264:	cbz	w8, 407430 <ferror@plt+0x5590>
  407268:	cbz	w28, 407324 <ferror@plt+0x5484>
  40726c:	cmp	w21, #0x2
  407270:	b.lt	407318 <ferror@plt+0x5478>  // b.tstop
  407274:	ldr	x8, [x20, #8]
  407278:	ldrb	w9, [x8]
  40727c:	cmp	w9, #0x25
  407280:	b.ne	407318 <ferror@plt+0x5478>  // b.any
  407284:	ldrb	w9, [x8, #1]!
  407288:	cmp	w9, #0x23
  40728c:	cinc	x21, x8, eq  // eq = none
  407290:	bl	401cc0 <__ctype_b_loc@plt>
  407294:	ldr	x8, [x0]
  407298:	ldrb	w9, [x21], #1
  40729c:	ldrh	w10, [x8, x9, lsl #1]
  4072a0:	tbnz	w10, #11, 407298 <ferror@plt+0x53f8>
  4072a4:	orr	w8, w9, #0x20
  4072a8:	cmp	w8, #0x68
  4072ac:	sub	x8, x21, #0x1
  4072b0:	b.ne	4072c4 <ferror@plt+0x5424>  // b.any
  4072b4:	ldrb	w9, [x21]
  4072b8:	cmp	w9, #0x0
  4072bc:	csel	x8, x8, x21, eq  // eq = none
  4072c0:	ldrb	w9, [x8]
  4072c4:	sub	w10, w9, #0x48
  4072c8:	cmp	w10, #0x30
  4072cc:	mov	w9, #0x69                  	// #105
  4072d0:	b.hi	4073fc <ferror@plt+0x555c>  // b.pmore
  4072d4:	mov	w11, #0x1                   	// #1
  4072d8:	lsl	x11, x11, x10
  4072dc:	mov	w12, #0x10001               	// #65537
  4072e0:	tst	x11, x12
  4072e4:	b.ne	4073f0 <ferror@plt+0x5550>  // b.any
  4072e8:	mov	w11, #0x1                   	// #1
  4072ec:	lsl	x11, x11, x10
  4072f0:	tst	x11, #0x8000000080
  4072f4:	b.ne	4073f8 <ferror@plt+0x5558>  // b.any
  4072f8:	mov	w11, #0x1                   	// #1
  4072fc:	lsl	x10, x11, x10
  407300:	mov	x11, #0x100000000           	// #4294967296
  407304:	movk	x11, #0x1, lsl #48
  407308:	tst	x10, x11
  40730c:	b.eq	4073fc <ferror@plt+0x555c>  // b.none
  407310:	mov	w9, #0x78                  	// #120
  407314:	b	4073fc <ferror@plt+0x555c>
  407318:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  40731c:	add	x0, x0, #0x1e1
  407320:	b	407408 <ferror@plt+0x5568>
  407324:	cmp	w21, #0x1
  407328:	b.lt	4073b4 <ferror@plt+0x5514>  // b.tstop
  40732c:	ldr	x9, [x20]
  407330:	ldrb	w8, [x9]
  407334:	cbz	w8, 40726c <ferror@plt+0x53cc>
  407338:	add	x22, x9, #0x1
  40733c:	adrp	x23, 424000 <argp_failure@@Base+0x17610>
  407340:	adrp	x24, 425000 <argp_failure@@Base+0x18610>
  407344:	adrp	x25, 425000 <argp_failure@@Base+0x18610>
  407348:	mov	w26, #0x1                   	// #1
  40734c:	b	407374 <ferror@plt+0x54d4>
  407350:	ldr	x8, [x23, #2128]
  407354:	ldr	w9, [x8]
  407358:	add	w9, w9, #0x1
  40735c:	str	w9, [x8]
  407360:	ldr	x1, [x24, #1480]
  407364:	bl	401b20 <putc@plt>
  407368:	str	w26, [x25, #1464]
  40736c:	ldrb	w8, [x22], #1
  407370:	cbz	w8, 40726c <ferror@plt+0x53cc>
  407374:	and	w0, w8, #0xff
  407378:	cmp	w0, #0x9
  40737c:	b.eq	407394 <ferror@plt+0x54f4>  // b.none
  407380:	cmp	w0, #0xa
  407384:	b.ne	407350 <ferror@plt+0x54b0>  // b.any
  407388:	ldr	x8, [x23, #2128]
  40738c:	str	wzr, [x8]
  407390:	b	407360 <ferror@plt+0x54c0>
  407394:	ldr	x8, [x23, #2128]
  407398:	ldr	w9, [x8]
  40739c:	add	w10, w9, #0x7
  4073a0:	cmp	w9, #0x0
  4073a4:	csel	w9, w10, w9, lt  // lt = tstop
  4073a8:	and	w9, w9, #0xfffffff8
  4073ac:	add	w9, w9, #0x8
  4073b0:	b	40735c <ferror@plt+0x54bc>
  4073b4:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  4073b8:	ldr	x8, [x8, #2128]
  4073bc:	mov	w0, #0x20                  	// #32
  4073c0:	ldr	w9, [x8]
  4073c4:	add	w9, w9, #0x1
  4073c8:	str	w9, [x8]
  4073cc:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  4073d0:	ldr	x1, [x8, #1480]
  4073d4:	bl	401b20 <putc@plt>
  4073d8:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  4073dc:	mov	w9, #0x1                   	// #1
  4073e0:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  4073e4:	str	w9, [x8, #1464]
  4073e8:	add	x0, x0, #0x1e1
  4073ec:	b	407408 <ferror@plt+0x5568>
  4073f0:	mov	w9, #0x58                  	// #88
  4073f4:	b	4073fc <ferror@plt+0x555c>
  4073f8:	mov	w9, #0x6f                  	// #111
  4073fc:	strb	w9, [x8]
  407400:	strb	wzr, [x8, #1]
  407404:	ldr	x0, [x20, #8]
  407408:	mov	w1, w19
  40740c:	bl	401e30 <printf@plt>
  407410:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  407414:	ldr	x8, [x8, #2128]
  407418:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  40741c:	mov	w11, #0x1                   	// #1
  407420:	ldr	w9, [x8]
  407424:	add	w9, w9, w0
  407428:	str	w9, [x8]
  40742c:	str	w11, [x10, #1464]
  407430:	ldp	x20, x19, [sp, #80]
  407434:	ldp	x22, x21, [sp, #64]
  407438:	ldp	x24, x23, [sp, #48]
  40743c:	ldp	x26, x25, [sp, #32]
  407440:	ldp	x28, x27, [sp, #16]
  407444:	ldp	x29, x30, [sp], #96
  407448:	ret
  40744c:	sub	sp, sp, #0x50
  407450:	mov	w0, w3
  407454:	mov	x1, sp
  407458:	mov	w2, #0xf                   	// #15
  40745c:	stp	x29, x30, [sp, #16]
  407460:	str	x23, [sp, #32]
  407464:	stp	x22, x21, [sp, #48]
  407468:	stp	x20, x19, [sp, #64]
  40746c:	add	x29, sp, #0x10
  407470:	mov	x19, sp
  407474:	bl	4025cc <ferror@plt+0x72c>
  407478:	ldrb	w8, [sp]
  40747c:	cbz	w8, 4074fc <ferror@plt+0x565c>
  407480:	orr	x19, x19, #0x1
  407484:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  407488:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  40748c:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  407490:	mov	w23, #0x1                   	// #1
  407494:	b	4074bc <ferror@plt+0x561c>
  407498:	ldr	x8, [x20, #2128]
  40749c:	ldr	w9, [x8]
  4074a0:	add	w9, w9, #0x1
  4074a4:	str	w9, [x8]
  4074a8:	ldr	x1, [x21, #1480]
  4074ac:	bl	401b20 <putc@plt>
  4074b0:	str	w23, [x22, #1464]
  4074b4:	ldrb	w8, [x19], #1
  4074b8:	cbz	w8, 4074fc <ferror@plt+0x565c>
  4074bc:	and	w0, w8, #0xff
  4074c0:	cmp	w0, #0x9
  4074c4:	b.eq	4074dc <ferror@plt+0x563c>  // b.none
  4074c8:	cmp	w0, #0xa
  4074cc:	b.ne	407498 <ferror@plt+0x55f8>  // b.any
  4074d0:	ldr	x8, [x20, #2128]
  4074d4:	str	wzr, [x8]
  4074d8:	b	4074a8 <ferror@plt+0x5608>
  4074dc:	ldr	x8, [x20, #2128]
  4074e0:	ldr	w9, [x8]
  4074e4:	add	w10, w9, #0x7
  4074e8:	cmp	w9, #0x0
  4074ec:	csel	w9, w10, w9, lt  // lt = tstop
  4074f0:	and	w9, w9, #0xfffffff8
  4074f4:	add	w9, w9, #0x8
  4074f8:	b	4074a4 <ferror@plt+0x5604>
  4074fc:	ldp	x20, x19, [sp, #64]
  407500:	ldp	x22, x21, [sp, #48]
  407504:	ldr	x23, [sp, #32]
  407508:	ldp	x29, x30, [sp, #16]
  40750c:	add	sp, sp, #0x50
  407510:	ret
  407514:	stp	x29, x30, [sp, #-64]!
  407518:	stp	x22, x21, [sp, #32]
  40751c:	stp	x20, x19, [sp, #48]
  407520:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  407524:	ldr	x8, [x8, #2136]
  407528:	mov	x19, x0
  40752c:	str	x23, [sp, #16]
  407530:	mov	x29, sp
  407534:	cbz	x8, 407564 <ferror@plt+0x56c4>
  407538:	adrp	x23, 424000 <argp_failure@@Base+0x17610>
  40753c:	mov	x20, x3
  407540:	mov	w21, w2
  407544:	mov	x22, x1
  407548:	add	x23, x23, #0x868
  40754c:	mov	x0, x8
  407550:	mov	x1, x19
  407554:	bl	401cb0 <strcmp@plt>
  407558:	cbz	w0, 40763c <ferror@plt+0x579c>
  40755c:	ldr	x8, [x23], #16
  407560:	cbnz	x8, 40754c <ferror@plt+0x56ac>
  407564:	adrp	x0, 411000 <argp_failure@@Base+0x4610>
  407568:	add	x0, x0, #0x7e0
  40756c:	bl	401e30 <printf@plt>
  407570:	adrp	x20, 424000 <argp_failure@@Base+0x17610>
  407574:	ldr	x8, [x20, #2128]
  407578:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  40757c:	ldr	w9, [x8]
  407580:	add	w9, w9, w0
  407584:	str	w9, [x8]
  407588:	ldrb	w8, [x19]
  40758c:	cbz	w8, 407604 <ferror@plt+0x5764>
  407590:	add	x19, x19, #0x1
  407594:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  407598:	mov	w23, #0x1                   	// #1
  40759c:	b	4075c4 <ferror@plt+0x5724>
  4075a0:	ldr	x8, [x20, #2128]
  4075a4:	ldr	w9, [x8]
  4075a8:	add	w9, w9, #0x1
  4075ac:	str	w9, [x8]
  4075b0:	ldr	x1, [x22, #1480]
  4075b4:	bl	401b20 <putc@plt>
  4075b8:	str	w23, [x21, #1464]
  4075bc:	ldrb	w8, [x19], #1
  4075c0:	cbz	w8, 407604 <ferror@plt+0x5764>
  4075c4:	and	w0, w8, #0xff
  4075c8:	cmp	w0, #0x9
  4075cc:	b.eq	4075e4 <ferror@plt+0x5744>  // b.none
  4075d0:	cmp	w0, #0xa
  4075d4:	b.ne	4075a0 <ferror@plt+0x5700>  // b.any
  4075d8:	ldr	x8, [x20, #2128]
  4075dc:	str	wzr, [x8]
  4075e0:	b	4075b0 <ferror@plt+0x5710>
  4075e4:	ldr	x8, [x20, #2128]
  4075e8:	ldr	w9, [x8]
  4075ec:	add	w10, w9, #0x7
  4075f0:	cmp	w9, #0x0
  4075f4:	csel	w9, w10, w9, lt  // lt = tstop
  4075f8:	and	w9, w9, #0xfffffff8
  4075fc:	add	w9, w9, #0x8
  407600:	b	4075ac <ferror@plt+0x570c>
  407604:	adrp	x0, 411000 <argp_failure@@Base+0x4610>
  407608:	add	x0, x0, #0xd0d
  40760c:	bl	401e30 <printf@plt>
  407610:	ldr	x8, [x20, #2128]
  407614:	mov	w10, #0x1                   	// #1
  407618:	ldr	w9, [x8]
  40761c:	add	w9, w9, w0
  407620:	str	w9, [x8]
  407624:	str	w10, [x21, #1464]
  407628:	ldp	x20, x19, [sp, #48]
  40762c:	ldp	x22, x21, [sp, #32]
  407630:	ldr	x23, [sp, #16]
  407634:	ldp	x29, x30, [sp], #64
  407638:	ret
  40763c:	ldur	x3, [x23, #-8]
  407640:	cbz	x3, 407628 <ferror@plt+0x5788>
  407644:	mov	x0, x22
  407648:	mov	w1, w21
  40764c:	mov	x2, x20
  407650:	ldp	x20, x19, [sp, #48]
  407654:	ldp	x22, x21, [sp, #32]
  407658:	ldr	x23, [sp, #16]
  40765c:	ldp	x29, x30, [sp], #64
  407660:	br	x3
  407664:	sub	sp, sp, #0x40
  407668:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40766c:	ldr	x9, [x8, #1480]
  407670:	stp	x29, x30, [sp, #48]
  407674:	add	x29, sp, #0x30
  407678:	cbz	x9, 407690 <ferror@plt+0x57f0>
  40767c:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  407680:	ldrb	w9, [x8, #1312]
  407684:	tbz	w9, #0, 4076a8 <ferror@plt+0x5808>
  407688:	str	wzr, [sp, #28]
  40768c:	b	4076b4 <ferror@plt+0x5814>
  407690:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  407694:	ldr	x9, [x9, #1136]
  407698:	str	x9, [x8, #1480]
  40769c:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  4076a0:	ldrb	w9, [x8, #1312]
  4076a4:	tbnz	w9, #0, 407688 <ferror@plt+0x57e8>
  4076a8:	mov	w9, #0x1                   	// #1
  4076ac:	str	w9, [sp, #28]
  4076b0:	strb	w9, [x8, #1312]
  4076b4:	stp	x1, x2, [sp, #8]
  4076b8:	str	w0, [sp, #24]
  4076bc:	add	x0, sp, #0x8
  4076c0:	mov	w1, wzr
  4076c4:	str	x3, [sp, #32]
  4076c8:	str	wzr, [sp, #40]
  4076cc:	bl	406948 <ferror@plt+0x4aa8>
  4076d0:	ldp	x29, x30, [sp, #48]
  4076d4:	add	sp, sp, #0x40
  4076d8:	ret
  4076dc:	stp	x29, x30, [sp, #-32]!
  4076e0:	stp	x20, x19, [sp, #16]
  4076e4:	ldrb	w8, [x1]
  4076e8:	mov	x19, x1
  4076ec:	mov	x29, sp
  4076f0:	lsr	w1, w8, #1
  4076f4:	cmp	w1, #0x20
  4076f8:	b.eq	40777c <ferror@plt+0x58dc>  // b.none
  4076fc:	mov	x20, x0
  407700:	bl	4065cc <ferror@plt+0x472c>
  407704:	ldrb	w8, [x19, #1]
  407708:	lsr	w1, w8, #1
  40770c:	cmp	w1, #0x20
  407710:	b.eq	40777c <ferror@plt+0x58dc>  // b.none
  407714:	mov	x0, x20
  407718:	bl	4065cc <ferror@plt+0x472c>
  40771c:	ldrb	w8, [x19, #2]
  407720:	lsr	w1, w8, #1
  407724:	cmp	w1, #0x20
  407728:	b.eq	40777c <ferror@plt+0x58dc>  // b.none
  40772c:	mov	x0, x20
  407730:	bl	4065cc <ferror@plt+0x472c>
  407734:	ldrb	w8, [x19, #3]
  407738:	lsr	w1, w8, #1
  40773c:	cmp	w1, #0x20
  407740:	b.eq	40777c <ferror@plt+0x58dc>  // b.none
  407744:	mov	x0, x20
  407748:	bl	4065cc <ferror@plt+0x472c>
  40774c:	ldrb	w8, [x19, #4]
  407750:	lsr	w1, w8, #1
  407754:	cmp	w1, #0x20
  407758:	b.eq	40777c <ferror@plt+0x58dc>  // b.none
  40775c:	mov	x0, x20
  407760:	bl	4065cc <ferror@plt+0x472c>
  407764:	ldrb	w8, [x19, #5]
  407768:	lsr	w1, w8, #1
  40776c:	cmp	w1, #0x20
  407770:	b.eq	40777c <ferror@plt+0x58dc>  // b.none
  407774:	mov	x0, x20
  407778:	bl	4065cc <ferror@plt+0x472c>
  40777c:	ldrb	w8, [x19, #6]
  407780:	ubfx	w1, w8, #1, #4
  407784:	cbz	w1, 4077b4 <ferror@plt+0x5914>
  407788:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  40778c:	add	x0, x0, #0x1e0
  407790:	bl	401e30 <printf@plt>
  407794:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  407798:	ldr	x8, [x8, #2128]
  40779c:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  4077a0:	mov	w11, #0x1                   	// #1
  4077a4:	ldr	w9, [x8]
  4077a8:	add	w9, w9, w0
  4077ac:	str	w9, [x8]
  4077b0:	str	w11, [x10, #1464]
  4077b4:	ldp	x20, x19, [sp, #16]
  4077b8:	ldp	x29, x30, [sp], #32
  4077bc:	ret
  4077c0:	stp	x29, x30, [sp, #-16]!
  4077c4:	ldrb	w8, [x1]
  4077c8:	ldrb	w2, [x1, #1]
  4077cc:	ldrb	w3, [x1, #2]
  4077d0:	ldrb	w4, [x1, #3]
  4077d4:	ldrb	w5, [x1, #4]
  4077d8:	ldrb	w6, [x1, #5]
  4077dc:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  4077e0:	add	x0, x0, #0x1e4
  4077e4:	mov	w1, w8
  4077e8:	mov	x29, sp
  4077ec:	bl	401e30 <printf@plt>
  4077f0:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  4077f4:	ldr	x8, [x8, #2128]
  4077f8:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  4077fc:	mov	w11, #0x1                   	// #1
  407800:	ldr	w9, [x8]
  407804:	add	w9, w9, w0
  407808:	str	w9, [x8]
  40780c:	str	w11, [x10, #1464]
  407810:	ldp	x29, x30, [sp], #16
  407814:	ret
  407818:	stp	x29, x30, [sp, #-16]!
  40781c:	ldrb	w1, [x1]
  407820:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  407824:	add	x0, x0, #0x1fd
  407828:	mov	x29, sp
  40782c:	bl	401e30 <printf@plt>
  407830:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  407834:	ldr	x8, [x8, #2128]
  407838:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  40783c:	mov	w11, #0x1                   	// #1
  407840:	ldr	w9, [x8]
  407844:	add	w9, w9, w0
  407848:	str	w9, [x8]
  40784c:	str	w11, [x10, #1464]
  407850:	ldp	x29, x30, [sp], #16
  407854:	ret
  407858:	stp	x29, x30, [sp, #-16]!
  40785c:	ldrsh	w1, [x1]
  407860:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  407864:	add	x0, x0, #0x1e1
  407868:	mov	x29, sp
  40786c:	bl	401e30 <printf@plt>
  407870:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  407874:	ldr	x8, [x8, #2128]
  407878:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  40787c:	mov	w11, #0x1                   	// #1
  407880:	ldr	w9, [x8]
  407884:	add	w9, w9, w0
  407888:	str	w9, [x8]
  40788c:	str	w11, [x10, #1464]
  407890:	ldp	x29, x30, [sp], #16
  407894:	ret
  407898:	stp	x29, x30, [sp, #-16]!
  40789c:	ldrb	w8, [x1]
  4078a0:	ldrb	w2, [x1, #1]
  4078a4:	ldrb	w3, [x1, #2]
  4078a8:	ldrb	w4, [x1, #3]
  4078ac:	ldrb	w5, [x1, #4]
  4078b0:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  4078b4:	add	x0, x0, #0x202
  4078b8:	mov	w1, w8
  4078bc:	mov	x29, sp
  4078c0:	bl	401e30 <printf@plt>
  4078c4:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  4078c8:	ldr	x8, [x8, #2128]
  4078cc:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  4078d0:	mov	w11, #0x1                   	// #1
  4078d4:	ldr	w9, [x8]
  4078d8:	add	w9, w9, w0
  4078dc:	str	w9, [x8]
  4078e0:	str	w11, [x10, #1464]
  4078e4:	ldp	x29, x30, [sp], #16
  4078e8:	ret
  4078ec:	stp	x29, x30, [sp, #-16]!
  4078f0:	ldrb	w8, [x1, #3]
  4078f4:	ldrb	w2, [x1, #2]
  4078f8:	ldrb	w3, [x1, #1]
  4078fc:	ldrb	w4, [x1]
  407900:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  407904:	add	x0, x0, #0x1ee
  407908:	mov	w1, w8
  40790c:	mov	x29, sp
  407910:	bl	401e30 <printf@plt>
  407914:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  407918:	ldr	x8, [x8, #2128]
  40791c:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  407920:	mov	w11, #0x1                   	// #1
  407924:	ldr	w9, [x8]
  407928:	add	w9, w9, w0
  40792c:	str	w9, [x8]
  407930:	str	w11, [x10, #1464]
  407934:	ldp	x29, x30, [sp], #16
  407938:	ret
  40793c:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  407940:	ldr	x9, [x8, #3496]
  407944:	cbz	x9, 407968 <ferror@plt+0x5ac8>
  407948:	mov	w8, w0
  40794c:	adrp	x0, 424000 <argp_failure@@Base+0x17610>
  407950:	add	x0, x0, #0xda8
  407954:	ldr	w9, [x0, #16]
  407958:	cmp	w9, w8
  40795c:	b.eq	40796c <ferror@plt+0x5acc>  // b.none
  407960:	ldr	x9, [x0, #32]!
  407964:	cbnz	x9, 407954 <ferror@plt+0x5ab4>
  407968:	mov	x0, xzr
  40796c:	ret
  407970:	sub	sp, sp, #0x70
  407974:	stp	x26, x25, [sp, #48]
  407978:	adrp	x26, 425000 <argp_failure@@Base+0x18610>
  40797c:	ldrb	w8, [x26, #1316]
  407980:	stp	x20, x19, [sp, #96]
  407984:	mov	x19, x0
  407988:	stp	x29, x30, [sp, #16]
  40798c:	stp	x28, x27, [sp, #32]
  407990:	stp	x24, x23, [sp, #64]
  407994:	stp	x22, x21, [sp, #80]
  407998:	add	x29, sp, #0x10
  40799c:	tbnz	w8, #0, 407ba0 <ferror@plt+0x5d00>
  4079a0:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  4079a4:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  4079a8:	add	x0, x0, #0x217
  4079ac:	add	x1, x1, #0x45b
  4079b0:	stp	xzr, xzr, [sp]
  4079b4:	bl	401b90 <fopen@plt>
  4079b8:	cbz	x0, 407a34 <ferror@plt+0x5b94>
  4079bc:	mov	x20, x0
  4079c0:	add	x0, sp, #0x8
  4079c4:	mov	x1, sp
  4079c8:	mov	w2, #0xa                   	// #10
  4079cc:	mov	x3, x20
  4079d0:	bl	401e70 <__getdelim@plt>
  4079d4:	tbnz	x0, #63, 407a10 <ferror@plt+0x5b70>
  4079d8:	add	x0, sp, #0x8
  4079dc:	mov	x1, sp
  4079e0:	mov	w2, #0xa                   	// #10
  4079e4:	mov	x3, x20
  4079e8:	bl	401e70 <__getdelim@plt>
  4079ec:	tbnz	x0, #63, 407a10 <ferror@plt+0x5b70>
  4079f0:	ldr	x21, [sp, #8]
  4079f4:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  4079f8:	add	x1, x1, #0x649
  4079fc:	mov	x0, x21
  407a00:	bl	401dd0 <strstr@plt>
  407a04:	cbz	x0, 407a58 <ferror@plt+0x5bb8>
  407a08:	mov	w27, #0x2                   	// #2
  407a0c:	b	407a70 <ferror@plt+0x5bd0>
  407a10:	bl	401e50 <__errno_location@plt>
  407a14:	ldr	w1, [x0]
  407a18:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  407a1c:	adrp	x3, 412000 <argp_failure@@Base+0x5610>
  407a20:	add	x2, x2, #0x234
  407a24:	add	x3, x3, #0x217
  407a28:	mov	w0, wzr
  407a2c:	bl	401af0 <error@plt>
  407a30:	b	407b88 <ferror@plt+0x5ce8>
  407a34:	bl	401e50 <__errno_location@plt>
  407a38:	ldr	w1, [x0]
  407a3c:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  407a40:	adrp	x3, 412000 <argp_failure@@Base+0x5610>
  407a44:	add	x2, x2, #0x225
  407a48:	add	x3, x3, #0x217
  407a4c:	mov	w0, wzr
  407a50:	bl	401af0 <error@plt>
  407a54:	b	407b98 <ferror@plt+0x5cf8>
  407a58:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  407a5c:	add	x1, x1, #0x607
  407a60:	mov	x0, x21
  407a64:	bl	401dd0 <strstr@plt>
  407a68:	cmp	x0, #0x0
  407a6c:	cset	w27, ne  // ne = any
  407a70:	add	x0, sp, #0x8
  407a74:	mov	x1, sp
  407a78:	mov	w2, #0xa                   	// #10
  407a7c:	mov	x3, x20
  407a80:	bl	401e70 <__getdelim@plt>
  407a84:	cmp	x0, #0x1
  407a88:	b.lt	407b88 <ferror@plt+0x5ce8>  // b.tstop
  407a8c:	adrp	x28, 425000 <argp_failure@@Base+0x18610>
  407a90:	mov	w0, #0xc8                  	// #200
  407a94:	bl	40ae48 <argp_parse@@Base+0x1ca0>
  407a98:	ldr	x22, [sp, #8]
  407a9c:	mov	x21, x0
  407aa0:	ldrsb	w23, [x22]
  407aa4:	cmp	w23, #0x1
  407aa8:	b.lt	407acc <ferror@plt+0x5c2c>  // b.tstop
  407aac:	bl	401cc0 <__ctype_b_loc@plt>
  407ab0:	ldr	x8, [x0]
  407ab4:	and	x9, x23, #0xff
  407ab8:	ldrh	w9, [x8, x9, lsl #1]
  407abc:	tbz	w9, #13, 407acc <ferror@plt+0x5c2c>
  407ac0:	ldrsb	w23, [x22, #1]!
  407ac4:	cmp	w23, #0x0
  407ac8:	b.gt	407ab4 <ferror@plt+0x5c14>
  407acc:	mov	w1, #0x3a                  	// #58
  407ad0:	mov	x0, x22
  407ad4:	bl	401d20 <strchr@plt>
  407ad8:	cbz	x0, 407b60 <ferror@plt+0x5cc0>
  407adc:	sub	x24, x0, x22
  407ae0:	mov	x23, x0
  407ae4:	add	x0, x24, #0x1
  407ae8:	bl	40ac4c <argp_parse@@Base+0x1aa4>
  407aec:	mov	x1, x22
  407af0:	mov	x2, x24
  407af4:	mov	x25, x0
  407af8:	str	x0, [x21, #8]
  407afc:	bl	401a60 <memcpy@plt>
  407b00:	adrp	x8, 411000 <argp_failure@@Base+0x4610>
  407b04:	add	x8, x8, #0x978
  407b08:	ldr	x8, [x8, x27, lsl #3]
  407b0c:	add	x0, x23, #0x1
  407b10:	mov	x1, x21
  407b14:	strb	wzr, [x25, x24]
  407b18:	blr	x8
  407b1c:	cbz	w0, 407b60 <ferror@plt+0x5cc0>
  407b20:	ldr	x8, [x28, #1488]
  407b24:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  407b28:	add	x9, x9, #0x5d8
  407b2c:	add	x0, sp, #0x8
  407b30:	cmp	x8, #0x0
  407b34:	csel	x8, x9, x8, eq  // eq = none
  407b38:	mov	x1, sp
  407b3c:	mov	w2, #0xa                   	// #10
  407b40:	mov	x3, x20
  407b44:	str	xzr, [x21]
  407b48:	str	x21, [x8]
  407b4c:	str	x21, [x28, #1488]
  407b50:	bl	401e70 <__getdelim@plt>
  407b54:	cmp	x0, #0x0
  407b58:	b.gt	407a90 <ferror@plt+0x5bf0>
  407b5c:	b	407b88 <ferror@plt+0x5ce8>
  407b60:	bl	401e50 <__errno_location@plt>
  407b64:	ldr	w1, [x0]
  407b68:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  407b6c:	adrp	x3, 412000 <argp_failure@@Base+0x5610>
  407b70:	add	x2, x2, #0x234
  407b74:	add	x3, x3, #0x217
  407b78:	mov	w0, wzr
  407b7c:	bl	401af0 <error@plt>
  407b80:	mov	x0, x21
  407b84:	bl	401cf0 <free@plt>
  407b88:	mov	x0, x20
  407b8c:	bl	401b80 <fclose@plt>
  407b90:	ldr	x0, [sp, #8]
  407b94:	bl	401cf0 <free@plt>
  407b98:	mov	w8, #0x1                   	// #1
  407b9c:	strb	w8, [x26, #1316]
  407ba0:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  407ba4:	ldr	x20, [x8, #1496]
  407ba8:	cbz	x20, 407bc4 <ferror@plt+0x5d24>
  407bac:	ldr	x0, [x20, #8]
  407bb0:	mov	x1, x19
  407bb4:	bl	401cb0 <strcmp@plt>
  407bb8:	cbz	w0, 407bc4 <ferror@plt+0x5d24>
  407bbc:	ldr	x20, [x20]
  407bc0:	cbnz	x20, 407bac <ferror@plt+0x5d0c>
  407bc4:	mov	x0, x20
  407bc8:	ldp	x20, x19, [sp, #96]
  407bcc:	ldp	x22, x21, [sp, #80]
  407bd0:	ldp	x24, x23, [sp, #64]
  407bd4:	ldp	x26, x25, [sp, #48]
  407bd8:	ldp	x28, x27, [sp, #32]
  407bdc:	ldp	x29, x30, [sp, #16]
  407be0:	add	sp, sp, #0x70
  407be4:	ret
  407be8:	stp	x29, x30, [sp, #-48]!
  407bec:	stp	x20, x19, [sp, #32]
  407bf0:	mov	x20, x0
  407bf4:	ldr	x0, [x0, #8]
  407bf8:	str	x21, [sp, #16]
  407bfc:	mov	x29, sp
  407c00:	mov	x19, x2
  407c04:	mov	w21, w1
  407c08:	bl	407970 <ferror@plt+0x5ad0>
  407c0c:	cmp	x0, #0x0
  407c10:	mov	x0, x20
  407c14:	mov	w1, w21
  407c18:	mov	x2, x19
  407c1c:	ldp	x20, x19, [sp, #32]
  407c20:	ldr	x21, [sp, #16]
  407c24:	cset	w3, eq  // eq = none
  407c28:	ldp	x29, x30, [sp], #48
  407c2c:	b	40692c <ferror@plt+0x4a8c>
  407c30:	stp	x29, x30, [sp, #-48]!
  407c34:	stp	x20, x19, [sp, #32]
  407c38:	mov	x20, x0
  407c3c:	ldr	x0, [x0, #8]
  407c40:	str	x21, [sp, #16]
  407c44:	mov	x29, sp
  407c48:	mov	x19, x2
  407c4c:	mov	w21, w1
  407c50:	bl	407970 <ferror@plt+0x5ad0>
  407c54:	cbz	x0, 407c78 <ferror@plt+0x5dd8>
  407c58:	ldr	x3, [x0, #16]
  407c5c:	mov	x0, x20
  407c60:	mov	w1, w21
  407c64:	mov	x2, x19
  407c68:	ldp	x20, x19, [sp, #32]
  407c6c:	ldr	x21, [sp, #16]
  407c70:	ldp	x29, x30, [sp], #48
  407c74:	b	406814 <ferror@plt+0x4974>
  407c78:	mov	x0, x20
  407c7c:	ldp	x20, x19, [sp, #32]
  407c80:	ldr	x21, [sp, #16]
  407c84:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  407c88:	add	x1, x1, #0xc8a
  407c8c:	ldp	x29, x30, [sp], #48
  407c90:	b	406648 <ferror@plt+0x47a8>
  407c94:	stp	x29, x30, [sp, #-48]!
  407c98:	stp	x20, x19, [sp, #32]
  407c9c:	mov	x20, x0
  407ca0:	ldr	x0, [x0, #8]
  407ca4:	str	x21, [sp, #16]
  407ca8:	mov	x29, sp
  407cac:	mov	x19, x2
  407cb0:	mov	w21, w1
  407cb4:	bl	407970 <ferror@plt+0x5ad0>
  407cb8:	cbz	x0, 407cdc <ferror@plt+0x5e3c>
  407cbc:	ldr	x3, [x0, #24]
  407cc0:	mov	x0, x20
  407cc4:	mov	w1, w21
  407cc8:	mov	x2, x19
  407ccc:	ldp	x20, x19, [sp, #32]
  407cd0:	ldr	x21, [sp, #16]
  407cd4:	ldp	x29, x30, [sp], #48
  407cd8:	b	406814 <ferror@plt+0x4974>
  407cdc:	mov	x0, x20
  407ce0:	ldp	x20, x19, [sp, #32]
  407ce4:	ldr	x21, [sp, #16]
  407ce8:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  407cec:	add	x1, x1, #0xc9f
  407cf0:	ldp	x29, x30, [sp], #48
  407cf4:	b	406648 <ferror@plt+0x47a8>
  407cf8:	stp	x29, x30, [sp, #-48]!
  407cfc:	stp	x20, x19, [sp, #32]
  407d00:	mov	x20, x0
  407d04:	ldr	x0, [x0, #8]
  407d08:	str	x21, [sp, #16]
  407d0c:	mov	x29, sp
  407d10:	mov	x19, x2
  407d14:	mov	w21, w1
  407d18:	bl	407970 <ferror@plt+0x5ad0>
  407d1c:	cbz	x0, 407d40 <ferror@plt+0x5ea0>
  407d20:	ldr	x3, [x0, #32]
  407d24:	mov	x0, x20
  407d28:	mov	w1, w21
  407d2c:	mov	x2, x19
  407d30:	ldp	x20, x19, [sp, #32]
  407d34:	ldr	x21, [sp, #16]
  407d38:	ldp	x29, x30, [sp], #48
  407d3c:	b	406814 <ferror@plt+0x4974>
  407d40:	mov	x0, x20
  407d44:	ldp	x20, x19, [sp, #32]
  407d48:	ldr	x21, [sp, #16]
  407d4c:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  407d50:	add	x1, x1, #0xcb4
  407d54:	ldp	x29, x30, [sp], #48
  407d58:	b	406648 <ferror@plt+0x47a8>
  407d5c:	stp	x29, x30, [sp, #-48]!
  407d60:	stp	x20, x19, [sp, #32]
  407d64:	mov	x20, x0
  407d68:	ldr	x0, [x0, #8]
  407d6c:	str	x21, [sp, #16]
  407d70:	mov	x29, sp
  407d74:	mov	x19, x2
  407d78:	mov	w21, w1
  407d7c:	bl	407970 <ferror@plt+0x5ad0>
  407d80:	cbz	x0, 407da4 <ferror@plt+0x5f04>
  407d84:	ldr	x3, [x0, #40]
  407d88:	mov	x0, x20
  407d8c:	mov	w1, w21
  407d90:	mov	x2, x19
  407d94:	ldp	x20, x19, [sp, #32]
  407d98:	ldr	x21, [sp, #16]
  407d9c:	ldp	x29, x30, [sp], #48
  407da0:	b	406814 <ferror@plt+0x4974>
  407da4:	mov	x0, x20
  407da8:	ldp	x20, x19, [sp, #32]
  407dac:	ldr	x21, [sp, #16]
  407db0:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  407db4:	add	x1, x1, #0xcc7
  407db8:	ldp	x29, x30, [sp], #48
  407dbc:	b	406648 <ferror@plt+0x47a8>
  407dc0:	stp	x29, x30, [sp, #-48]!
  407dc4:	stp	x20, x19, [sp, #32]
  407dc8:	mov	x20, x0
  407dcc:	ldr	x0, [x0, #8]
  407dd0:	str	x21, [sp, #16]
  407dd4:	mov	x29, sp
  407dd8:	mov	x19, x2
  407ddc:	mov	w21, w1
  407de0:	bl	407970 <ferror@plt+0x5ad0>
  407de4:	cbz	x0, 407e08 <ferror@plt+0x5f68>
  407de8:	ldr	x3, [x0, #48]
  407dec:	mov	x0, x20
  407df0:	mov	w1, w21
  407df4:	mov	x2, x19
  407df8:	ldp	x20, x19, [sp, #32]
  407dfc:	ldr	x21, [sp, #16]
  407e00:	ldp	x29, x30, [sp], #48
  407e04:	b	406814 <ferror@plt+0x4974>
  407e08:	mov	x0, x20
  407e0c:	ldp	x20, x19, [sp, #32]
  407e10:	ldr	x21, [sp, #16]
  407e14:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  407e18:	add	x1, x1, #0xcda
  407e1c:	ldp	x29, x30, [sp], #48
  407e20:	b	406648 <ferror@plt+0x47a8>
  407e24:	stp	x29, x30, [sp, #-48]!
  407e28:	stp	x20, x19, [sp, #32]
  407e2c:	mov	x20, x0
  407e30:	ldr	x0, [x0, #8]
  407e34:	str	x21, [sp, #16]
  407e38:	mov	x29, sp
  407e3c:	mov	x19, x2
  407e40:	mov	w21, w1
  407e44:	bl	407970 <ferror@plt+0x5ad0>
  407e48:	cbz	x0, 407e6c <ferror@plt+0x5fcc>
  407e4c:	ldr	x3, [x0, #56]
  407e50:	mov	x0, x20
  407e54:	mov	w1, w21
  407e58:	mov	x2, x19
  407e5c:	ldp	x20, x19, [sp, #32]
  407e60:	ldr	x21, [sp, #16]
  407e64:	ldp	x29, x30, [sp], #48
  407e68:	b	406814 <ferror@plt+0x4974>
  407e6c:	mov	x0, x20
  407e70:	ldp	x20, x19, [sp, #32]
  407e74:	ldr	x21, [sp, #16]
  407e78:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  407e7c:	add	x1, x1, #0xcee
  407e80:	ldp	x29, x30, [sp], #48
  407e84:	b	406648 <ferror@plt+0x47a8>
  407e88:	stp	x29, x30, [sp, #-48]!
  407e8c:	stp	x20, x19, [sp, #32]
  407e90:	mov	x20, x0
  407e94:	ldr	x0, [x0, #8]
  407e98:	str	x21, [sp, #16]
  407e9c:	mov	x29, sp
  407ea0:	mov	x19, x2
  407ea4:	mov	w21, w1
  407ea8:	bl	407970 <ferror@plt+0x5ad0>
  407eac:	cbz	x0, 407ed0 <ferror@plt+0x6030>
  407eb0:	ldr	x3, [x0, #64]
  407eb4:	mov	x0, x20
  407eb8:	mov	w1, w21
  407ebc:	mov	x2, x19
  407ec0:	ldp	x20, x19, [sp, #32]
  407ec4:	ldr	x21, [sp, #16]
  407ec8:	ldp	x29, x30, [sp], #48
  407ecc:	b	406814 <ferror@plt+0x4974>
  407ed0:	mov	x0, x20
  407ed4:	ldp	x20, x19, [sp, #32]
  407ed8:	ldr	x21, [sp, #16]
  407edc:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  407ee0:	add	x1, x1, #0xd02
  407ee4:	ldp	x29, x30, [sp], #48
  407ee8:	b	406648 <ferror@plt+0x47a8>
  407eec:	stp	x29, x30, [sp, #-48]!
  407ef0:	stp	x20, x19, [sp, #32]
  407ef4:	mov	x20, x0
  407ef8:	ldr	x0, [x0, #8]
  407efc:	str	x21, [sp, #16]
  407f00:	mov	x29, sp
  407f04:	mov	x19, x2
  407f08:	mov	w21, w1
  407f0c:	bl	407970 <ferror@plt+0x5ad0>
  407f10:	cbz	x0, 407f34 <ferror@plt+0x6094>
  407f14:	ldr	x3, [x0, #72]
  407f18:	mov	x0, x20
  407f1c:	mov	w1, w21
  407f20:	mov	x2, x19
  407f24:	ldp	x20, x19, [sp, #32]
  407f28:	ldr	x21, [sp, #16]
  407f2c:	ldp	x29, x30, [sp], #48
  407f30:	b	406814 <ferror@plt+0x4974>
  407f34:	mov	x0, x20
  407f38:	ldp	x20, x19, [sp, #32]
  407f3c:	ldr	x21, [sp, #16]
  407f40:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  407f44:	add	x1, x1, #0xd17
  407f48:	ldp	x29, x30, [sp], #48
  407f4c:	b	406648 <ferror@plt+0x47a8>
  407f50:	stp	x29, x30, [sp, #-48]!
  407f54:	stp	x20, x19, [sp, #32]
  407f58:	mov	x20, x0
  407f5c:	ldr	x0, [x0, #8]
  407f60:	str	x21, [sp, #16]
  407f64:	mov	x29, sp
  407f68:	mov	x19, x2
  407f6c:	mov	w21, w1
  407f70:	bl	407970 <ferror@plt+0x5ad0>
  407f74:	cbz	x0, 407f98 <ferror@plt+0x60f8>
  407f78:	ldr	x3, [x0, #80]
  407f7c:	mov	x0, x20
  407f80:	mov	w1, w21
  407f84:	mov	x2, x19
  407f88:	ldp	x20, x19, [sp, #32]
  407f8c:	ldr	x21, [sp, #16]
  407f90:	ldp	x29, x30, [sp], #48
  407f94:	b	406814 <ferror@plt+0x4974>
  407f98:	mov	x0, x20
  407f9c:	ldp	x20, x19, [sp, #32]
  407fa0:	ldr	x21, [sp, #16]
  407fa4:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  407fa8:	add	x1, x1, #0xd2c
  407fac:	ldp	x29, x30, [sp], #48
  407fb0:	b	406648 <ferror@plt+0x47a8>
  407fb4:	stp	x29, x30, [sp, #-48]!
  407fb8:	stp	x20, x19, [sp, #32]
  407fbc:	mov	x20, x0
  407fc0:	ldr	x0, [x0, #8]
  407fc4:	str	x21, [sp, #16]
  407fc8:	mov	x29, sp
  407fcc:	mov	x19, x2
  407fd0:	mov	w21, w1
  407fd4:	bl	407970 <ferror@plt+0x5ad0>
  407fd8:	cbz	x0, 407ffc <ferror@plt+0x615c>
  407fdc:	ldr	x3, [x0, #88]
  407fe0:	mov	x0, x20
  407fe4:	mov	w1, w21
  407fe8:	mov	x2, x19
  407fec:	ldp	x20, x19, [sp, #32]
  407ff0:	ldr	x21, [sp, #16]
  407ff4:	ldp	x29, x30, [sp], #48
  407ff8:	b	406814 <ferror@plt+0x4974>
  407ffc:	mov	x0, x20
  408000:	ldp	x20, x19, [sp, #32]
  408004:	ldr	x21, [sp, #16]
  408008:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  40800c:	add	x1, x1, #0xd43
  408010:	ldp	x29, x30, [sp], #48
  408014:	b	406648 <ferror@plt+0x47a8>
  408018:	stp	x29, x30, [sp, #-48]!
  40801c:	stp	x20, x19, [sp, #32]
  408020:	mov	x20, x0
  408024:	ldr	x0, [x0, #8]
  408028:	str	x21, [sp, #16]
  40802c:	mov	x29, sp
  408030:	mov	x19, x2
  408034:	mov	w21, w1
  408038:	bl	407970 <ferror@plt+0x5ad0>
  40803c:	cbz	x0, 408060 <ferror@plt+0x61c0>
  408040:	ldr	x3, [x0, #96]
  408044:	mov	x0, x20
  408048:	mov	w1, w21
  40804c:	mov	x2, x19
  408050:	ldp	x20, x19, [sp, #32]
  408054:	ldr	x21, [sp, #16]
  408058:	ldp	x29, x30, [sp], #48
  40805c:	b	406814 <ferror@plt+0x4974>
  408060:	mov	x0, x20
  408064:	ldp	x20, x19, [sp, #32]
  408068:	ldr	x21, [sp, #16]
  40806c:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  408070:	add	x1, x1, #0xd5b
  408074:	ldp	x29, x30, [sp], #48
  408078:	b	406648 <ferror@plt+0x47a8>
  40807c:	stp	x29, x30, [sp, #-48]!
  408080:	stp	x20, x19, [sp, #32]
  408084:	mov	x20, x0
  408088:	ldr	x0, [x0, #8]
  40808c:	str	x21, [sp, #16]
  408090:	mov	x29, sp
  408094:	mov	x19, x2
  408098:	mov	w21, w1
  40809c:	bl	407970 <ferror@plt+0x5ad0>
  4080a0:	cbz	x0, 4080c4 <ferror@plt+0x6224>
  4080a4:	ldr	x3, [x0, #104]
  4080a8:	mov	x0, x20
  4080ac:	mov	w1, w21
  4080b0:	mov	x2, x19
  4080b4:	ldp	x20, x19, [sp, #32]
  4080b8:	ldr	x21, [sp, #16]
  4080bc:	ldp	x29, x30, [sp], #48
  4080c0:	b	406814 <ferror@plt+0x4974>
  4080c4:	mov	x0, x20
  4080c8:	ldp	x20, x19, [sp, #32]
  4080cc:	ldr	x21, [sp, #16]
  4080d0:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  4080d4:	add	x1, x1, #0xd73
  4080d8:	ldp	x29, x30, [sp], #48
  4080dc:	b	406648 <ferror@plt+0x47a8>
  4080e0:	stp	x29, x30, [sp, #-48]!
  4080e4:	stp	x20, x19, [sp, #32]
  4080e8:	mov	x20, x0
  4080ec:	ldr	x0, [x0, #8]
  4080f0:	str	x21, [sp, #16]
  4080f4:	mov	x29, sp
  4080f8:	mov	x19, x2
  4080fc:	mov	w21, w1
  408100:	bl	407970 <ferror@plt+0x5ad0>
  408104:	cbz	x0, 408128 <ferror@plt+0x6288>
  408108:	ldr	x3, [x0, #112]
  40810c:	mov	x0, x20
  408110:	mov	w1, w21
  408114:	mov	x2, x19
  408118:	ldp	x20, x19, [sp, #32]
  40811c:	ldr	x21, [sp, #16]
  408120:	ldp	x29, x30, [sp], #48
  408124:	b	406814 <ferror@plt+0x4974>
  408128:	mov	x0, x20
  40812c:	ldp	x20, x19, [sp, #32]
  408130:	ldr	x21, [sp, #16]
  408134:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  408138:	add	x1, x1, #0xd88
  40813c:	ldp	x29, x30, [sp], #48
  408140:	b	406648 <ferror@plt+0x47a8>
  408144:	stp	x29, x30, [sp, #-48]!
  408148:	stp	x20, x19, [sp, #32]
  40814c:	mov	x20, x0
  408150:	ldr	x0, [x0, #8]
  408154:	str	x21, [sp, #16]
  408158:	mov	x29, sp
  40815c:	mov	x19, x2
  408160:	mov	w21, w1
  408164:	bl	407970 <ferror@plt+0x5ad0>
  408168:	cbz	x0, 40818c <ferror@plt+0x62ec>
  40816c:	ldr	x3, [x0, #120]
  408170:	mov	x0, x20
  408174:	mov	w1, w21
  408178:	mov	x2, x19
  40817c:	ldp	x20, x19, [sp, #32]
  408180:	ldr	x21, [sp, #16]
  408184:	ldp	x29, x30, [sp], #48
  408188:	b	406814 <ferror@plt+0x4974>
  40818c:	mov	x0, x20
  408190:	ldp	x20, x19, [sp, #32]
  408194:	ldr	x21, [sp, #16]
  408198:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  40819c:	add	x1, x1, #0xda3
  4081a0:	ldp	x29, x30, [sp], #48
  4081a4:	b	406648 <ferror@plt+0x47a8>
  4081a8:	stp	x29, x30, [sp, #-48]!
  4081ac:	stp	x20, x19, [sp, #32]
  4081b0:	mov	x20, x0
  4081b4:	ldr	x0, [x0, #8]
  4081b8:	str	x21, [sp, #16]
  4081bc:	mov	x29, sp
  4081c0:	mov	x19, x2
  4081c4:	mov	w21, w1
  4081c8:	bl	407970 <ferror@plt+0x5ad0>
  4081cc:	cbz	x0, 4081f0 <ferror@plt+0x6350>
  4081d0:	ldr	x3, [x0, #128]
  4081d4:	mov	x0, x20
  4081d8:	mov	w1, w21
  4081dc:	mov	x2, x19
  4081e0:	ldp	x20, x19, [sp, #32]
  4081e4:	ldr	x21, [sp, #16]
  4081e8:	ldp	x29, x30, [sp], #48
  4081ec:	b	406814 <ferror@plt+0x4974>
  4081f0:	mov	x0, x20
  4081f4:	ldp	x20, x19, [sp, #32]
  4081f8:	ldr	x21, [sp, #16]
  4081fc:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  408200:	add	x1, x1, #0xdbc
  408204:	ldp	x29, x30, [sp], #48
  408208:	b	406648 <ferror@plt+0x47a8>
  40820c:	stp	x29, x30, [sp, #-48]!
  408210:	stp	x20, x19, [sp, #32]
  408214:	mov	x20, x0
  408218:	ldr	x0, [x0, #8]
  40821c:	str	x21, [sp, #16]
  408220:	mov	x29, sp
  408224:	mov	x19, x2
  408228:	mov	w21, w1
  40822c:	bl	407970 <ferror@plt+0x5ad0>
  408230:	cbz	x0, 408254 <ferror@plt+0x63b4>
  408234:	ldr	x3, [x0, #136]
  408238:	mov	x0, x20
  40823c:	mov	w1, w21
  408240:	mov	x2, x19
  408244:	ldp	x20, x19, [sp, #32]
  408248:	ldr	x21, [sp, #16]
  40824c:	ldp	x29, x30, [sp], #48
  408250:	b	406814 <ferror@plt+0x4974>
  408254:	mov	x0, x20
  408258:	ldp	x20, x19, [sp, #32]
  40825c:	ldr	x21, [sp, #16]
  408260:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  408264:	add	x1, x1, #0xdd4
  408268:	ldp	x29, x30, [sp], #48
  40826c:	b	406648 <ferror@plt+0x47a8>
  408270:	stp	x29, x30, [sp, #-48]!
  408274:	stp	x20, x19, [sp, #32]
  408278:	mov	x20, x0
  40827c:	ldr	x0, [x0, #8]
  408280:	str	x21, [sp, #16]
  408284:	mov	x29, sp
  408288:	mov	x19, x2
  40828c:	mov	w21, w1
  408290:	bl	407970 <ferror@plt+0x5ad0>
  408294:	cbz	x0, 4082b8 <ferror@plt+0x6418>
  408298:	ldr	x3, [x0, #144]
  40829c:	mov	x0, x20
  4082a0:	mov	w1, w21
  4082a4:	mov	x2, x19
  4082a8:	ldp	x20, x19, [sp, #32]
  4082ac:	ldr	x21, [sp, #16]
  4082b0:	ldp	x29, x30, [sp], #48
  4082b4:	b	406814 <ferror@plt+0x4974>
  4082b8:	mov	x0, x20
  4082bc:	ldp	x20, x19, [sp, #32]
  4082c0:	ldr	x21, [sp, #16]
  4082c4:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  4082c8:	add	x1, x1, #0xdee
  4082cc:	ldp	x29, x30, [sp], #48
  4082d0:	b	406648 <ferror@plt+0x47a8>
  4082d4:	stp	x29, x30, [sp, #-48]!
  4082d8:	stp	x20, x19, [sp, #32]
  4082dc:	mov	x20, x0
  4082e0:	ldr	x0, [x0, #8]
  4082e4:	str	x21, [sp, #16]
  4082e8:	mov	x29, sp
  4082ec:	mov	x19, x2
  4082f0:	mov	w21, w1
  4082f4:	bl	407970 <ferror@plt+0x5ad0>
  4082f8:	cbz	x0, 40831c <ferror@plt+0x647c>
  4082fc:	ldr	x3, [x0, #152]
  408300:	mov	x0, x20
  408304:	mov	w1, w21
  408308:	mov	x2, x19
  40830c:	ldp	x20, x19, [sp, #32]
  408310:	ldr	x21, [sp, #16]
  408314:	ldp	x29, x30, [sp], #48
  408318:	b	406814 <ferror@plt+0x4974>
  40831c:	mov	x0, x20
  408320:	ldp	x20, x19, [sp, #32]
  408324:	ldr	x21, [sp, #16]
  408328:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  40832c:	add	x1, x1, #0xe07
  408330:	ldp	x29, x30, [sp], #48
  408334:	b	406648 <ferror@plt+0x47a8>
  408338:	stp	x29, x30, [sp, #-48]!
  40833c:	stp	x20, x19, [sp, #32]
  408340:	mov	x20, x0
  408344:	ldr	x0, [x0, #8]
  408348:	str	x21, [sp, #16]
  40834c:	mov	x29, sp
  408350:	mov	x19, x2
  408354:	mov	w21, w1
  408358:	bl	407970 <ferror@plt+0x5ad0>
  40835c:	cbz	x0, 408380 <ferror@plt+0x64e0>
  408360:	ldr	x3, [x0, #160]
  408364:	mov	x0, x20
  408368:	mov	w1, w21
  40836c:	mov	x2, x19
  408370:	ldp	x20, x19, [sp, #32]
  408374:	ldr	x21, [sp, #16]
  408378:	ldp	x29, x30, [sp], #48
  40837c:	b	406814 <ferror@plt+0x4974>
  408380:	mov	x0, x20
  408384:	ldp	x20, x19, [sp, #32]
  408388:	ldr	x21, [sp, #16]
  40838c:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  408390:	add	x1, x1, #0xe22
  408394:	ldp	x29, x30, [sp], #48
  408398:	b	406648 <ferror@plt+0x47a8>
  40839c:	stp	x29, x30, [sp, #-48]!
  4083a0:	stp	x20, x19, [sp, #32]
  4083a4:	mov	x20, x0
  4083a8:	ldr	x0, [x0, #8]
  4083ac:	str	x21, [sp, #16]
  4083b0:	mov	x29, sp
  4083b4:	mov	x19, x2
  4083b8:	mov	w21, w1
  4083bc:	bl	407970 <ferror@plt+0x5ad0>
  4083c0:	cbz	x0, 4083e4 <ferror@plt+0x6544>
  4083c4:	ldr	x3, [x0, #168]
  4083c8:	mov	x0, x20
  4083cc:	mov	w1, w21
  4083d0:	mov	x2, x19
  4083d4:	ldp	x20, x19, [sp, #32]
  4083d8:	ldr	x21, [sp, #16]
  4083dc:	ldp	x29, x30, [sp], #48
  4083e0:	b	406814 <ferror@plt+0x4974>
  4083e4:	mov	x0, x20
  4083e8:	ldp	x20, x19, [sp, #32]
  4083ec:	ldr	x21, [sp, #16]
  4083f0:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  4083f4:	add	x1, x1, #0xe3e
  4083f8:	ldp	x29, x30, [sp], #48
  4083fc:	b	406648 <ferror@plt+0x47a8>
  408400:	stp	x29, x30, [sp, #-48]!
  408404:	stp	x20, x19, [sp, #32]
  408408:	mov	x20, x0
  40840c:	ldr	x0, [x0, #8]
  408410:	str	x21, [sp, #16]
  408414:	mov	x29, sp
  408418:	mov	x19, x2
  40841c:	mov	w21, w1
  408420:	bl	407970 <ferror@plt+0x5ad0>
  408424:	cbz	x0, 408448 <ferror@plt+0x65a8>
  408428:	ldr	x3, [x0, #176]
  40842c:	mov	x0, x20
  408430:	mov	w1, w21
  408434:	mov	x2, x19
  408438:	ldp	x20, x19, [sp, #32]
  40843c:	ldr	x21, [sp, #16]
  408440:	ldp	x29, x30, [sp], #48
  408444:	b	406814 <ferror@plt+0x4974>
  408448:	mov	x0, x20
  40844c:	ldp	x20, x19, [sp, #32]
  408450:	ldr	x21, [sp, #16]
  408454:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  408458:	add	x1, x1, #0xe5a
  40845c:	ldp	x29, x30, [sp], #48
  408460:	b	406648 <ferror@plt+0x47a8>
  408464:	stp	x29, x30, [sp, #-48]!
  408468:	stp	x20, x19, [sp, #32]
  40846c:	mov	x20, x0
  408470:	ldr	x0, [x0, #8]
  408474:	str	x21, [sp, #16]
  408478:	mov	x29, sp
  40847c:	mov	x19, x2
  408480:	mov	w21, w1
  408484:	bl	407970 <ferror@plt+0x5ad0>
  408488:	cbz	x0, 4084ac <ferror@plt+0x660c>
  40848c:	ldr	x3, [x0, #184]
  408490:	mov	x0, x20
  408494:	mov	w1, w21
  408498:	mov	x2, x19
  40849c:	ldp	x20, x19, [sp, #32]
  4084a0:	ldr	x21, [sp, #16]
  4084a4:	ldp	x29, x30, [sp], #48
  4084a8:	b	406814 <ferror@plt+0x4974>
  4084ac:	mov	x0, x20
  4084b0:	ldp	x20, x19, [sp, #32]
  4084b4:	ldr	x21, [sp, #16]
  4084b8:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  4084bc:	add	x1, x1, #0xe73
  4084c0:	ldp	x29, x30, [sp], #48
  4084c4:	b	406648 <ferror@plt+0x47a8>
  4084c8:	stp	x29, x30, [sp, #-48]!
  4084cc:	stp	x20, x19, [sp, #32]
  4084d0:	mov	x20, x0
  4084d4:	ldr	x0, [x0, #8]
  4084d8:	str	x21, [sp, #16]
  4084dc:	mov	x29, sp
  4084e0:	mov	x19, x2
  4084e4:	mov	w21, w1
  4084e8:	bl	407970 <ferror@plt+0x5ad0>
  4084ec:	cbz	x0, 408510 <ferror@plt+0x6670>
  4084f0:	ldr	x3, [x0, #192]
  4084f4:	mov	x0, x20
  4084f8:	mov	w1, w21
  4084fc:	mov	x2, x19
  408500:	ldp	x20, x19, [sp, #32]
  408504:	ldr	x21, [sp, #16]
  408508:	ldp	x29, x30, [sp], #48
  40850c:	b	406814 <ferror@plt+0x4974>
  408510:	mov	x0, x20
  408514:	ldp	x20, x19, [sp, #32]
  408518:	ldr	x21, [sp, #16]
  40851c:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  408520:	add	x1, x1, #0xe91
  408524:	ldp	x29, x30, [sp], #48
  408528:	b	406648 <ferror@plt+0x47a8>
  40852c:	stp	x29, x30, [sp, #-48]!
  408530:	stp	x20, x19, [sp, #32]
  408534:	mov	x20, x0
  408538:	mov	x19, x2
  40853c:	ldr	w0, [x0, #16]
  408540:	ldr	x2, [x20, #8]
  408544:	str	x21, [sp, #16]
  408548:	mov	w21, w1
  40854c:	mov	w1, #0x8927                	// #35111
  408550:	mov	x29, sp
  408554:	bl	40af78 <argp_parse@@Base+0x1dd0>
  408558:	tbnz	w0, #31, 40856c <ferror@plt+0x66cc>
  40855c:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  408560:	ldr	x8, [x8, #3496]
  408564:	cbnz	x8, 40858c <ferror@plt+0x66ec>
  408568:	b	4085b0 <ferror@plt+0x6710>
  40856c:	mov	w3, #0x1                   	// #1
  408570:	mov	x0, x20
  408574:	mov	w1, w21
  408578:	mov	x2, x19
  40857c:	bl	40692c <ferror@plt+0x4a8c>
  408580:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  408584:	ldr	x8, [x8, #3496]
  408588:	cbz	x8, 4085b0 <ferror@plt+0x6710>
  40858c:	ldr	x8, [x20, #8]
  408590:	ldrh	w9, [x8, #16]
  408594:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  408598:	add	x8, x8, #0xdc8
  40859c:	ldur	w10, [x8, #-16]
  4085a0:	cmp	w10, w9
  4085a4:	b.eq	4085b8 <ferror@plt+0x6718>  // b.none
  4085a8:	ldr	x10, [x8], #32
  4085ac:	cbnz	x10, 40859c <ferror@plt+0x66fc>
  4085b0:	mov	w3, #0x1                   	// #1
  4085b4:	b	4085c4 <ferror@plt+0x6724>
  4085b8:	ldur	x8, [x8, #-8]
  4085bc:	cmp	x8, #0x0
  4085c0:	cset	w3, eq  // eq = none
  4085c4:	mov	x0, x20
  4085c8:	mov	w1, w21
  4085cc:	mov	x2, x19
  4085d0:	ldp	x20, x19, [sp, #32]
  4085d4:	ldr	x21, [sp, #16]
  4085d8:	ldp	x29, x30, [sp], #48
  4085dc:	b	40692c <ferror@plt+0x4a8c>
  4085e0:	stp	x29, x30, [sp, #-32]!
  4085e4:	str	x19, [sp, #16]
  4085e8:	mov	x19, x0
  4085ec:	ldr	w0, [x0, #16]
  4085f0:	ldr	x2, [x19, #8]
  4085f4:	mov	w1, #0x8927                	// #35111
  4085f8:	mov	x29, sp
  4085fc:	bl	40af78 <argp_parse@@Base+0x1dd0>
  408600:	tbnz	w0, #31, 408638 <ferror@plt+0x6798>
  408604:	ldr	x8, [x19, #8]
  408608:	adrp	x10, 424000 <argp_failure@@Base+0x17610>
  40860c:	ldrh	w9, [x8, #16]!
  408610:	ldr	x10, [x10, #3496]
  408614:	cbz	x10, 408678 <ferror@plt+0x67d8>
  408618:	adrp	x10, 424000 <argp_failure@@Base+0x17610>
  40861c:	add	x10, x10, #0xdc8
  408620:	ldur	w11, [x10, #-16]
  408624:	cmp	w11, w9
  408628:	b.eq	40865c <ferror@plt+0x67bc>  // b.none
  40862c:	ldr	x11, [x10], #32
  408630:	cbnz	x11, 408620 <ferror@plt+0x6780>
  408634:	b	408678 <ferror@plt+0x67d8>
  408638:	bl	401e50 <__errno_location@plt>
  40863c:	ldr	w1, [x0]
  408640:	ldr	x3, [x19, #8]
  408644:	ldr	x19, [sp, #16]
  408648:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  40864c:	add	x2, x2, #0xeac
  408650:	mov	w0, #0x1                   	// #1
  408654:	ldp	x29, x30, [sp], #32
  408658:	b	401af0 <error@plt>
  40865c:	ldur	x2, [x10, #-8]
  408660:	cbz	x2, 408678 <ferror@plt+0x67d8>
  408664:	mov	x0, x19
  408668:	ldr	x19, [sp, #16]
  40866c:	add	x1, x8, #0x2
  408670:	ldp	x29, x30, [sp], #32
  408674:	br	x2
  408678:	mov	x0, x19
  40867c:	ldr	x19, [sp, #16]
  408680:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  408684:	add	x1, x1, #0xed4
  408688:	ldp	x29, x30, [sp], #32
  40868c:	b	406648 <ferror@plt+0x47a8>
  408690:	stp	x29, x30, [sp, #-48]!
  408694:	stp	x20, x19, [sp, #32]
  408698:	mov	x20, x0
  40869c:	mov	x19, x2
  4086a0:	ldr	w0, [x0, #16]
  4086a4:	ldr	x2, [x20, #8]
  4086a8:	str	x21, [sp, #16]
  4086ac:	mov	w21, w1
  4086b0:	mov	w1, #0x8927                	// #35111
  4086b4:	mov	x29, sp
  4086b8:	bl	40af78 <argp_parse@@Base+0x1dd0>
  4086bc:	lsr	w3, w0, #31
  4086c0:	mov	x0, x20
  4086c4:	mov	w1, w21
  4086c8:	mov	x2, x19
  4086cc:	ldp	x20, x19, [sp, #32]
  4086d0:	ldr	x21, [sp, #16]
  4086d4:	ldp	x29, x30, [sp], #48
  4086d8:	b	40692c <ferror@plt+0x4a8c>
  4086dc:	stp	x29, x30, [sp, #-32]!
  4086e0:	str	x19, [sp, #16]
  4086e4:	mov	x19, x0
  4086e8:	ldr	w0, [x0, #16]
  4086ec:	ldr	x2, [x19, #8]
  4086f0:	mov	w1, #0x8927                	// #35111
  4086f4:	mov	x29, sp
  4086f8:	bl	40af78 <argp_parse@@Base+0x1dd0>
  4086fc:	tbnz	w0, #31, 40874c <ferror@plt+0x68ac>
  408700:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  408704:	ldr	x8, [x8, #3496]
  408708:	cbz	x8, 408734 <ferror@plt+0x6894>
  40870c:	ldr	x8, [x19, #8]
  408710:	ldrh	w9, [x8, #16]
  408714:	adrp	x8, 424000 <argp_failure@@Base+0x17610>
  408718:	add	x8, x8, #0xdb8
  40871c:	ldr	w10, [x8]
  408720:	cmp	w10, w9
  408724:	b.eq	408770 <ferror@plt+0x68d0>  // b.none
  408728:	ldr	x10, [x8, #16]
  40872c:	add	x8, x8, #0x20
  408730:	cbnz	x10, 40871c <ferror@plt+0x687c>
  408734:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  408738:	add	x1, x1, #0xee5
  40873c:	mov	x0, x19
  408740:	ldr	x19, [sp, #16]
  408744:	ldp	x29, x30, [sp], #32
  408748:	b	406648 <ferror@plt+0x47a8>
  40874c:	bl	401e50 <__errno_location@plt>
  408750:	ldr	w1, [x0]
  408754:	ldr	x3, [x19, #8]
  408758:	ldr	x19, [sp, #16]
  40875c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  408760:	add	x2, x2, #0xeac
  408764:	mov	w0, #0x1                   	// #1
  408768:	ldp	x29, x30, [sp], #32
  40876c:	b	401af0 <error@plt>
  408770:	ldur	x1, [x8, #-8]
  408774:	mov	x0, x19
  408778:	ldr	x19, [sp, #16]
  40877c:	ldp	x29, x30, [sp], #32
  408780:	b	406648 <ferror@plt+0x47a8>
  408784:	stp	x29, x30, [sp, #-48]!
  408788:	stp	x20, x19, [sp, #32]
  40878c:	mov	x20, x0
  408790:	mov	x19, x2
  408794:	ldr	w0, [x0, #16]
  408798:	ldr	x2, [x20, #8]
  40879c:	str	x21, [sp, #16]
  4087a0:	mov	w21, w1
  4087a4:	mov	w1, #0x891d                	// #35101
  4087a8:	mov	x29, sp
  4087ac:	bl	40af78 <argp_parse@@Base+0x1dd0>
  4087b0:	lsr	w3, w0, #31
  4087b4:	mov	x0, x20
  4087b8:	mov	w1, w21
  4087bc:	mov	x2, x19
  4087c0:	ldp	x20, x19, [sp, #32]
  4087c4:	ldr	x21, [sp, #16]
  4087c8:	ldp	x29, x30, [sp], #48
  4087cc:	b	40692c <ferror@plt+0x4a8c>
  4087d0:	stp	x29, x30, [sp, #-48]!
  4087d4:	stp	x20, x19, [sp, #32]
  4087d8:	mov	x19, x0
  4087dc:	mov	x20, x2
  4087e0:	ldr	w0, [x0, #16]
  4087e4:	ldr	x2, [x19, #8]
  4087e8:	str	x21, [sp, #16]
  4087ec:	mov	w21, w1
  4087f0:	mov	w1, #0x891d                	// #35101
  4087f4:	mov	x29, sp
  4087f8:	bl	40af78 <argp_parse@@Base+0x1dd0>
  4087fc:	tbnz	w0, #31, 40882c <ferror@plt+0x698c>
  408800:	ldr	x8, [x19, #8]
  408804:	mov	x0, x19
  408808:	mov	w1, w21
  40880c:	mov	x2, x20
  408810:	ldr	w8, [x8, #16]
  408814:	ldp	x20, x19, [sp, #32]
  408818:	ldr	x21, [sp, #16]
  40881c:	cmp	w8, #0x0
  408820:	csinc	w3, w8, wzr, ne  // ne = any
  408824:	ldp	x29, x30, [sp], #48
  408828:	b	4066f4 <ferror@plt+0x4854>
  40882c:	bl	401e50 <__errno_location@plt>
  408830:	ldr	w1, [x0]
  408834:	ldr	x3, [x19, #8]
  408838:	ldp	x20, x19, [sp, #32]
  40883c:	ldr	x21, [sp, #16]
  408840:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  408844:	add	x2, x2, #0x8fb
  408848:	mov	w0, #0x1                   	// #1
  40884c:	ldp	x29, x30, [sp], #48
  408850:	b	401af0 <error@plt>
  408854:	stp	x29, x30, [sp, #-48]!
  408858:	stp	x20, x19, [sp, #32]
  40885c:	mov	x20, x0
  408860:	mov	x19, x2
  408864:	ldr	w0, [x0, #16]
  408868:	ldr	x2, [x20, #8]
  40886c:	str	x21, [sp, #16]
  408870:	mov	w21, w1
  408874:	mov	w1, #0x8942                	// #35138
  408878:	mov	x29, sp
  40887c:	bl	40af78 <argp_parse@@Base+0x1dd0>
  408880:	tbnz	w0, #31, 408894 <ferror@plt+0x69f4>
  408884:	ldr	x8, [x20, #8]
  408888:	ldr	w8, [x8, #16]
  40888c:	lsr	w3, w8, #31
  408890:	b	408898 <ferror@plt+0x69f8>
  408894:	mov	w3, #0x1                   	// #1
  408898:	mov	x0, x20
  40889c:	mov	w1, w21
  4088a0:	mov	x2, x19
  4088a4:	ldp	x20, x19, [sp, #32]
  4088a8:	ldr	x21, [sp, #16]
  4088ac:	ldp	x29, x30, [sp], #48
  4088b0:	b	40692c <ferror@plt+0x4a8c>
  4088b4:	stp	x29, x30, [sp, #-48]!
  4088b8:	stp	x20, x19, [sp, #32]
  4088bc:	mov	x19, x0
  4088c0:	mov	x20, x2
  4088c4:	ldr	w0, [x0, #16]
  4088c8:	ldr	x2, [x19, #8]
  4088cc:	str	x21, [sp, #16]
  4088d0:	mov	w21, w1
  4088d4:	mov	w1, #0x8942                	// #35138
  4088d8:	mov	x29, sp
  4088dc:	bl	40af78 <argp_parse@@Base+0x1dd0>
  4088e0:	tbnz	w0, #31, 408908 <ferror@plt+0x6a68>
  4088e4:	ldr	x8, [x19, #8]
  4088e8:	mov	x0, x19
  4088ec:	mov	w1, w21
  4088f0:	mov	x2, x20
  4088f4:	ldr	w3, [x8, #16]
  4088f8:	ldp	x20, x19, [sp, #32]
  4088fc:	ldr	x21, [sp, #16]
  408900:	ldp	x29, x30, [sp], #48
  408904:	b	4066f4 <ferror@plt+0x4854>
  408908:	bl	401e50 <__errno_location@plt>
  40890c:	ldr	w1, [x0]
  408910:	ldr	x3, [x19, #8]
  408914:	ldp	x20, x19, [sp, #32]
  408918:	ldr	x21, [sp, #16]
  40891c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  408920:	add	x2, x2, #0xef6
  408924:	mov	w0, #0x1                   	// #1
  408928:	ldp	x29, x30, [sp], #48
  40892c:	b	401af0 <error@plt>
  408930:	stp	x29, x30, [sp, #-48]!
  408934:	stp	x20, x19, [sp, #32]
  408938:	mov	x20, x1
  40893c:	mov	x19, x0
  408940:	str	x21, [sp, #16]
  408944:	mov	x29, sp
  408948:	cbz	x0, 40899c <ferror@plt+0x6afc>
  40894c:	ldr	w21, [x19, #8]
  408950:	tbnz	w21, #0, 4089bc <ferror@plt+0x6b1c>
  408954:	mov	w0, #0x8                   	// #8
  408958:	bl	401ba0 <malloc@plt>
  40895c:	str	x0, [x19, #16]
  408960:	cbnz	x0, 408984 <ferror@plt+0x6ae4>
  408964:	bl	401e50 <__errno_location@plt>
  408968:	ldr	w1, [x0]
  40896c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  408970:	add	x2, x2, #0xfc7
  408974:	mov	w0, #0x1                   	// #1
  408978:	bl	401af0 <error@plt>
  40897c:	ldr	x0, [x19, #16]
  408980:	ldr	w21, [x19, #8]
  408984:	orr	w8, w21, #0x1
  408988:	str	wzr, [x0]
  40898c:	str	w8, [x19, #8]
  408990:	ldrb	w8, [x0]
  408994:	tbnz	w8, #0, 4089c8 <ferror@plt+0x6b28>
  408998:	b	4089e0 <ferror@plt+0x6b40>
  40899c:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  4089a0:	add	x2, x2, #0xfa0
  4089a4:	mov	w0, #0x1                   	// #1
  4089a8:	mov	w1, wzr
  4089ac:	mov	x3, x20
  4089b0:	bl	401af0 <error@plt>
  4089b4:	ldr	w21, [x19, #8]
  4089b8:	tbz	w21, #0, 408954 <ferror@plt+0x6ab4>
  4089bc:	ldr	x0, [x19, #16]
  4089c0:	ldrb	w8, [x0]
  4089c4:	tbz	w8, #0, 4089e0 <ferror@plt+0x6b40>
  4089c8:	ldr	x3, [x19]
  4089cc:	adrp	x2, 411000 <argp_failure@@Base+0x4610>
  4089d0:	add	x2, x2, #0xffb
  4089d4:	mov	w0, #0x1                   	// #1
  4089d8:	mov	w1, wzr
  4089dc:	bl	401af0 <error@plt>
  4089e0:	add	x1, x29, #0x18
  4089e4:	mov	x0, x20
  4089e8:	mov	w2, wzr
  4089ec:	bl	401cd0 <strtol@plt>
  4089f0:	ldr	x8, [x19, #16]
  4089f4:	str	w0, [x8, #4]
  4089f8:	ldrb	w9, [x20]
  4089fc:	cbz	w9, 408a0c <ferror@plt+0x6b6c>
  408a00:	ldr	x9, [x29, #24]
  408a04:	ldrb	w9, [x9]
  408a08:	cbz	w9, 408a2c <ferror@plt+0x6b8c>
  408a0c:	ldr	x4, [x19]
  408a10:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  408a14:	add	x2, x2, #0x26
  408a18:	mov	w0, #0x1                   	// #1
  408a1c:	mov	w1, wzr
  408a20:	mov	x3, x20
  408a24:	bl	401af0 <error@plt>
  408a28:	ldr	x8, [x19, #16]
  408a2c:	ldr	w9, [x8]
  408a30:	ldr	x21, [sp, #16]
  408a34:	orr	w9, w9, #0x1
  408a38:	str	w9, [x8]
  408a3c:	ldp	x20, x19, [sp, #32]
  408a40:	ldp	x29, x30, [sp], #48
  408a44:	ret
  408a48:	and	w8, w1, #0xff
  408a4c:	cmp	w8, #0x54
  408a50:	b.ne	408a74 <ferror@plt+0x6bd4>  // b.any
  408a54:	stp	x29, x30, [sp, #-16]!
  408a58:	ldr	x0, [x0]
  408a5c:	mov	x1, x2
  408a60:	mov	x29, sp
  408a64:	bl	408930 <ferror@plt+0x6a90>
  408a68:	mov	w0, #0x1                   	// #1
  408a6c:	ldp	x29, x30, [sp], #16
  408a70:	ret
  408a74:	mov	w0, wzr
  408a78:	ret
  408a7c:	sub	sp, sp, #0x70
  408a80:	stp	x29, x30, [sp, #16]
  408a84:	stp	x28, x27, [sp, #32]
  408a88:	stp	x26, x25, [sp, #48]
  408a8c:	stp	x24, x23, [sp, #64]
  408a90:	stp	x22, x21, [sp, #80]
  408a94:	stp	x20, x19, [sp, #96]
  408a98:	ldr	x8, [x2]
  408a9c:	mov	x19, x0
  408aa0:	add	x29, sp, #0x10
  408aa4:	mov	x20, x2
  408aa8:	mov	x0, x8
  408aac:	mov	w21, w1
  408ab0:	bl	403040 <ferror@plt+0x11a0>
  408ab4:	cmp	w21, #0x2
  408ab8:	str	x0, [x19]
  408abc:	b.lt	408d08 <ferror@plt+0x6e68>  // b.tstop
  408ac0:	mov	w8, w21
  408ac4:	add	x27, x20, #0x8
  408ac8:	adrp	x26, 411000 <argp_failure@@Base+0x4610>
  408acc:	adrp	x20, 411000 <argp_failure@@Base+0x4610>
  408ad0:	adrp	x21, 412000 <argp_failure@@Base+0x5610>
  408ad4:	adrp	x22, 411000 <argp_failure@@Base+0x4610>
  408ad8:	adrp	x23, 411000 <argp_failure@@Base+0x4610>
  408adc:	adrp	x24, 412000 <argp_failure@@Base+0x5610>
  408ae0:	mov	w28, wzr
  408ae4:	add	x26, x26, #0x968
  408ae8:	add	x20, x20, #0x268
  408aec:	add	x21, x21, #0x72
  408af0:	add	x22, x22, #0x469
  408af4:	add	x23, x23, #0x42f
  408af8:	add	x24, x24, #0x9d
  408afc:	sub	x25, x8, #0x1
  408b00:	b	408b20 <ferror@plt+0x6c80>
  408b04:	ldr	x0, [x19]
  408b08:	ldr	x1, [x27]
  408b0c:	bl	408930 <ferror@plt+0x6a90>
  408b10:	mov	w28, #0x1                   	// #1
  408b14:	subs	x25, x25, #0x1
  408b18:	add	x27, x27, #0x8
  408b1c:	b.eq	408d10 <ferror@plt+0x6e70>  // b.none
  408b20:	cmp	w28, #0x7
  408b24:	b.hi	408b10 <ferror@plt+0x6c70>  // b.pmore
  408b28:	mov	w8, w28
  408b2c:	adr	x9, 408b04 <ferror@plt+0x6c64>
  408b30:	ldrb	w10, [x26, x8]
  408b34:	add	x9, x9, x10, lsl #2
  408b38:	br	x9
  408b3c:	ldr	x28, [x27]
  408b40:	mov	x1, x20
  408b44:	mov	x0, x28
  408b48:	bl	401cb0 <strcmp@plt>
  408b4c:	cbz	w0, 408b10 <ferror@plt+0x6c70>
  408b50:	mov	x0, x28
  408b54:	mov	x1, x21
  408b58:	bl	401cb0 <strcmp@plt>
  408b5c:	cbz	w0, 408da8 <ferror@plt+0x6f08>
  408b60:	mov	x0, x28
  408b64:	mov	x1, x22
  408b68:	bl	401cb0 <strcmp@plt>
  408b6c:	cbz	w0, 408c4c <ferror@plt+0x6dac>
  408b70:	mov	x0, x28
  408b74:	mov	x1, x23
  408b78:	bl	401cb0 <strcmp@plt>
  408b7c:	cbz	w0, 408ca4 <ferror@plt+0x6e04>
  408b80:	mov	x0, x28
  408b84:	mov	x1, x24
  408b88:	bl	401cb0 <strcmp@plt>
  408b8c:	cbz	w0, 408ca4 <ferror@plt+0x6e04>
  408b90:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  408b94:	mov	x0, x28
  408b98:	add	x1, x1, #0x197
  408b9c:	bl	401cb0 <strcmp@plt>
  408ba0:	cbz	w0, 408cac <ferror@plt+0x6e0c>
  408ba4:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  408ba8:	mov	x0, x28
  408bac:	add	x1, x1, #0x491
  408bb0:	bl	401cb0 <strcmp@plt>
  408bb4:	cbz	w0, 408cb4 <ferror@plt+0x6e14>
  408bb8:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  408bbc:	mov	x0, x28
  408bc0:	add	x1, x1, #0x473
  408bc4:	bl	401cb0 <strcmp@plt>
  408bc8:	cbz	w0, 408cbc <ferror@plt+0x6e1c>
  408bcc:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  408bd0:	mov	x0, x28
  408bd4:	add	x1, x1, #0xa9
  408bd8:	bl	401cb0 <strcmp@plt>
  408bdc:	cbz	w0, 408cc4 <ferror@plt+0x6e24>
  408be0:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  408be4:	mov	x0, x28
  408be8:	add	x1, x1, #0x4e9
  408bec:	bl	401cb0 <strcmp@plt>
  408bf0:	cbz	w0, 408ccc <ferror@plt+0x6e2c>
  408bf4:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  408bf8:	mov	x0, x28
  408bfc:	add	x1, x1, #0x534
  408c00:	bl	401cb0 <strcmp@plt>
  408c04:	cbz	w0, 408ce0 <ferror@plt+0x6e40>
  408c08:	sub	x1, x29, #0x4
  408c0c:	mov	x0, x28
  408c10:	bl	4024f0 <ferror@plt+0x650>
  408c14:	ldr	x8, [x19]
  408c18:	mov	w9, #0xffffffb7            	// #-73
  408c1c:	tst	w0, w9
  408c20:	b.eq	408cf8 <ferror@plt+0x6e58>  // b.none
  408c24:	ldur	w2, [x29, #-4]
  408c28:	mov	w1, w0
  408c2c:	mov	x0, x8
  408c30:	bl	403524 <ferror@plt+0x1684>
  408c34:	b	408b10 <ferror@plt+0x6c70>
  408c38:	ldr	x28, [x27]
  408c3c:	mov	x0, x28
  408c40:	mov	x1, x22
  408c44:	bl	401cb0 <strcmp@plt>
  408c48:	cbnz	w0, 408b70 <ferror@plt+0x6cd0>
  408c4c:	mov	w28, #0x2                   	// #2
  408c50:	b	408b14 <ferror@plt+0x6c74>
  408c54:	ldr	x0, [x19]
  408c58:	ldr	x1, [x27]
  408c5c:	bl	403278 <ferror@plt+0x13d8>
  408c60:	b	408b10 <ferror@plt+0x6c70>
  408c64:	ldr	x0, [x19]
  408c68:	ldr	x1, [x27]
  408c6c:	bl	403658 <ferror@plt+0x17b8>
  408c70:	b	408b10 <ferror@plt+0x6c70>
  408c74:	ldr	x0, [x19]
  408c78:	ldr	x1, [x27]
  408c7c:	bl	403168 <ferror@plt+0x12c8>
  408c80:	b	408b10 <ferror@plt+0x6c70>
  408c84:	ldr	x0, [x19]
  408c88:	ldr	x1, [x27]
  408c8c:	bl	403300 <ferror@plt+0x1460>
  408c90:	b	408b10 <ferror@plt+0x6c70>
  408c94:	ldr	x0, [x19]
  408c98:	ldr	x1, [x27]
  408c9c:	bl	4033d0 <ferror@plt+0x1530>
  408ca0:	b	408b10 <ferror@plt+0x6c70>
  408ca4:	mov	w28, #0x3                   	// #3
  408ca8:	b	408b14 <ferror@plt+0x6c74>
  408cac:	mov	w28, #0x4                   	// #4
  408cb0:	b	408b14 <ferror@plt+0x6c74>
  408cb4:	mov	w28, #0x6                   	// #6
  408cb8:	b	408b14 <ferror@plt+0x6c74>
  408cbc:	mov	w28, #0x5                   	// #5
  408cc0:	b	408b14 <ferror@plt+0x6c74>
  408cc4:	mov	w28, #0x7                   	// #7
  408cc8:	b	408b14 <ferror@plt+0x6c74>
  408ccc:	ldr	x0, [x19]
  408cd0:	mov	w1, #0x41                  	// #65
  408cd4:	mov	w2, wzr
  408cd8:	bl	403524 <ferror@plt+0x1684>
  408cdc:	b	408b10 <ferror@plt+0x6c70>
  408ce0:	ldr	x0, [x19]
  408ce4:	mov	w1, #0x1                   	// #1
  408ce8:	mov	w2, #0x1                   	// #1
  408cec:	mov	w28, #0x1                   	// #1
  408cf0:	bl	403524 <ferror@plt+0x1684>
  408cf4:	b	408b14 <ferror@plt+0x6c74>
  408cf8:	ldr	x1, [x27]
  408cfc:	mov	x0, x8
  408d00:	bl	4030e0 <ferror@plt+0x1240>
  408d04:	b	408b10 <ferror@plt+0x6c70>
  408d08:	mov	w28, #0x1                   	// #1
  408d0c:	b	408d84 <ferror@plt+0x6ee4>
  408d10:	sub	w8, w28, #0x1
  408d14:	cmp	w8, #0x6
  408d18:	b.hi	408d80 <ferror@plt+0x6ee0>  // b.pmore
  408d1c:	adrp	x9, 411000 <argp_failure@@Base+0x4610>
  408d20:	add	x9, x9, #0x970
  408d24:	adr	x10, 408d3c <ferror@plt+0x6e9c>
  408d28:	ldrb	w11, [x9, x8]
  408d2c:	add	x10, x10, x11, lsl #2
  408d30:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  408d34:	add	x2, x2, #0xb4
  408d38:	br	x10
  408d3c:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  408d40:	add	x2, x2, #0xdc
  408d44:	b	408d74 <ferror@plt+0x6ed4>
  408d48:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  408d4c:	add	x2, x2, #0x112
  408d50:	b	408d74 <ferror@plt+0x6ed4>
  408d54:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  408d58:	add	x2, x2, #0x15d
  408d5c:	b	408d74 <ferror@plt+0x6ed4>
  408d60:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  408d64:	add	x2, x2, #0x138
  408d68:	b	408d74 <ferror@plt+0x6ed4>
  408d6c:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  408d70:	add	x2, x2, #0x17f
  408d74:	mov	w0, wzr
  408d78:	mov	w1, wzr
  408d7c:	bl	401af0 <error@plt>
  408d80:	mov	w28, wzr
  408d84:	mov	w0, w28
  408d88:	ldp	x20, x19, [sp, #96]
  408d8c:	ldp	x22, x21, [sp, #80]
  408d90:	ldp	x24, x23, [sp, #64]
  408d94:	ldp	x26, x25, [sp, #48]
  408d98:	ldp	x28, x27, [sp, #32]
  408d9c:	ldp	x29, x30, [sp, #16]
  408da0:	add	sp, sp, #0x70
  408da4:	ret
  408da8:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  408dac:	add	x2, x2, #0x78
  408db0:	mov	w1, wzr
  408db4:	mov	x3, x28
  408db8:	bl	401af0 <error@plt>
  408dbc:	b	408d80 <ferror@plt+0x6ee0>
  408dc0:	stp	x29, x30, [sp, #-32]!
  408dc4:	ldrb	w8, [x2]
  408dc8:	str	x19, [sp, #16]
  408dcc:	mov	x29, sp
  408dd0:	tbz	w8, #0, 408e10 <ferror@plt+0x6f70>
  408dd4:	ldr	w8, [x2, #4]
  408dd8:	mov	x19, x1
  408ddc:	mov	x2, x19
  408de0:	str	w8, [x1, #16]
  408de4:	mov	w1, #0x8943                	// #35139
  408de8:	bl	40af78 <argp_parse@@Base+0x1dd0>
  408dec:	tbnz	w0, #31, 408e20 <ferror@plt+0x6f80>
  408df0:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  408df4:	ldr	w8, [x8, #1456]
  408df8:	cbz	w8, 408e10 <ferror@plt+0x6f70>
  408dfc:	ldr	w2, [x19, #16]
  408e00:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  408e04:	add	x0, x0, #0x1bd
  408e08:	mov	x1, x19
  408e0c:	bl	401e30 <printf@plt>
  408e10:	ldr	x19, [sp, #16]
  408e14:	mov	w0, wzr
  408e18:	ldp	x29, x30, [sp], #32
  408e1c:	ret
  408e20:	bl	401e50 <__errno_location@plt>
  408e24:	ldr	w1, [x0]
  408e28:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  408e2c:	add	x2, x2, #0x1a8
  408e30:	mov	w0, wzr
  408e34:	bl	401af0 <error@plt>
  408e38:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  408e3c:	ldr	w8, [x8, #1456]
  408e40:	cbnz	w8, 408dfc <ferror@plt+0x6f5c>
  408e44:	b	408e10 <ferror@plt+0x6f70>
  408e48:	sub	sp, sp, #0x80
  408e4c:	mov	w0, #0x2                   	// #2
  408e50:	mov	w1, #0x2                   	// #2
  408e54:	mov	w2, wzr
  408e58:	stp	x29, x30, [sp, #48]
  408e5c:	stp	x26, x25, [sp, #64]
  408e60:	stp	x24, x23, [sp, #80]
  408e64:	stp	x22, x21, [sp, #96]
  408e68:	stp	x20, x19, [sp, #112]
  408e6c:	add	x29, sp, #0x30
  408e70:	bl	401d40 <socket@plt>
  408e74:	tbnz	w0, #31, 408f78 <ferror@plt+0x70d8>
  408e78:	mov	w20, w0
  408e7c:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  408e80:	add	x0, x0, #0x217
  408e84:	sub	x1, x29, #0x8
  408e88:	bl	40a4e4 <argp_parse@@Base+0x133c>
  408e8c:	cbz	x0, 408f78 <ferror@plt+0x70d8>
  408e90:	ldur	x22, [x29, #-8]
  408e94:	mov	x19, x0
  408e98:	mov	x21, xzr
  408e9c:	add	x8, x0, #0x1
  408ea0:	sub	x9, x19, x0
  408ea4:	add	x2, x9, x22
  408ea8:	mov	w1, #0x3a                  	// #58
  408eac:	mov	x0, x8
  408eb0:	bl	401d80 <memchr@plt>
  408eb4:	add	x21, x21, #0x10
  408eb8:	cbnz	x0, 408e9c <ferror@plt+0x6ffc>
  408ebc:	mov	x0, x21
  408ec0:	bl	401ba0 <malloc@plt>
  408ec4:	mov	x21, x0
  408ec8:	cbz	x0, 408f80 <ferror@plt+0x70e0>
  408ecc:	mov	w1, #0x3a                  	// #58
  408ed0:	mov	x0, x19
  408ed4:	mov	x2, x22
  408ed8:	bl	401d80 <memchr@plt>
  408edc:	cbz	x0, 408fa0 <ferror@plt+0x7100>
  408ee0:	mov	x22, x0
  408ee4:	mov	x24, xzr
  408ee8:	mov	w25, #0xffffffff            	// #-1
  408eec:	mov	x0, x22
  408ef0:	strb	wzr, [x0], #1
  408ef4:	ldurb	w8, [x0, #-2]
  408ef8:	sub	x0, x0, #0x1
  408efc:	cmp	w8, #0x20
  408f00:	b.eq	408f0c <ferror@plt+0x706c>  // b.none
  408f04:	cmp	w8, #0xa
  408f08:	b.ne	408ef4 <ferror@plt+0x7054>  // b.any
  408f0c:	bl	401c40 <strdup@plt>
  408f10:	mov	x23, x0
  408f14:	add	x26, x21, x24, lsl #4
  408f18:	add	x24, x24, #0x1
  408f1c:	str	x0, [x26, #8]
  408f20:	mov	x0, sp
  408f24:	mov	x1, x23
  408f28:	str	w24, [x26]
  408f2c:	bl	401d60 <strcpy@plt>
  408f30:	mov	x2, sp
  408f34:	mov	w1, #0x8933                	// #35123
  408f38:	mov	w0, w20
  408f3c:	str	w25, [sp, #16]
  408f40:	bl	40af78 <argp_parse@@Base+0x1dd0>
  408f44:	tbnz	w0, #31, 408f50 <ferror@plt+0x70b0>
  408f48:	ldr	w8, [sp, #16]
  408f4c:	str	w8, [x26]
  408f50:	cbz	x23, 408fbc <ferror@plt+0x711c>
  408f54:	ldur	x8, [x29, #-8]
  408f58:	sub	x9, x19, x22
  408f5c:	mov	w1, #0x3a                  	// #58
  408f60:	mov	x0, x22
  408f64:	add	x2, x9, x8
  408f68:	bl	401d80 <memchr@plt>
  408f6c:	mov	x22, x0
  408f70:	cbnz	x0, 408eec <ferror@plt+0x704c>
  408f74:	b	408fa4 <ferror@plt+0x7104>
  408f78:	mov	x21, xzr
  408f7c:	b	408fe0 <ferror@plt+0x7140>
  408f80:	bl	401e50 <__errno_location@plt>
  408f84:	ldr	w23, [x0]
  408f88:	mov	x22, x0
  408f8c:	mov	w0, w20
  408f90:	bl	401c60 <close@plt>
  408f94:	mov	x0, x19
  408f98:	bl	401cf0 <free@plt>
  408f9c:	b	408fdc <ferror@plt+0x713c>
  408fa0:	mov	x24, xzr
  408fa4:	add	x8, x21, x24, lsl #4
  408fa8:	mov	x0, x19
  408fac:	str	wzr, [x8]
  408fb0:	str	xzr, [x8, #8]
  408fb4:	bl	401cf0 <free@plt>
  408fb8:	b	408fe0 <ferror@plt+0x7140>
  408fbc:	bl	401e50 <__errno_location@plt>
  408fc0:	ldr	w23, [x0]
  408fc4:	mov	x22, x0
  408fc8:	mov	w0, w20
  408fcc:	bl	401c60 <close@plt>
  408fd0:	mov	x0, x19
  408fd4:	bl	401cf0 <free@plt>
  408fd8:	mov	x21, xzr
  408fdc:	str	w23, [x22]
  408fe0:	mov	x0, x21
  408fe4:	ldp	x20, x19, [sp, #112]
  408fe8:	ldp	x22, x21, [sp, #96]
  408fec:	ldp	x24, x23, [sp, #80]
  408ff0:	ldp	x26, x25, [sp, #64]
  408ff4:	ldp	x29, x30, [sp, #48]
  408ff8:	add	sp, sp, #0x80
  408ffc:	ret
  409000:	sub	sp, sp, #0x50
  409004:	str	x19, [sp, #64]
  409008:	mov	x19, x1
  40900c:	add	x2, x1, #0x10
  409010:	add	x3, x1, #0x30
  409014:	add	x4, x1, #0x40
  409018:	add	x5, x1, #0x90
  40901c:	add	x6, x1, #0x88
  409020:	add	x7, x1, #0x18
  409024:	add	x8, x1, #0x38
  409028:	add	x9, x1, #0x48
  40902c:	add	x10, x1, #0xb0
  409030:	add	x11, x1, #0x68
  409034:	add	x12, x1, #0xa8
  409038:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40903c:	add	x1, x1, #0x241
  409040:	stp	x29, x30, [sp, #48]
  409044:	add	x29, sp, #0x30
  409048:	stp	x11, x12, [sp, #24]
  40904c:	stp	x9, x10, [sp, #8]
  409050:	str	x8, [sp]
  409054:	bl	401de0 <__isoc99_sscanf@plt>
  409058:	str	xzr, [x19, #80]
  40905c:	stp	xzr, xzr, [x19, #32]
  409060:	ldr	x19, [sp, #64]
  409064:	ldp	x29, x30, [sp, #48]
  409068:	cmp	w0, #0xb
  40906c:	cset	w0, eq  // eq = none
  409070:	add	sp, sp, #0x50
  409074:	ret
  409078:	sub	sp, sp, #0x60
  40907c:	str	x19, [sp, #80]
  409080:	mov	x19, x1
  409084:	add	x2, x1, #0x20
  409088:	add	x3, x1, #0x10
  40908c:	add	x4, x1, #0x30
  409090:	add	x5, x1, #0x40
  409094:	add	x6, x1, #0x90
  409098:	add	x7, x1, #0x88
  40909c:	add	x8, x1, #0x28
  4090a0:	add	x9, x1, #0x18
  4090a4:	add	x10, x1, #0x38
  4090a8:	add	x11, x1, #0x48
  4090ac:	add	x12, x1, #0xb0
  4090b0:	add	x13, x1, #0x68
  4090b4:	add	x14, x1, #0xa8
  4090b8:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  4090bc:	add	x1, x1, #0x26f
  4090c0:	stp	x29, x30, [sp, #64]
  4090c4:	add	x29, sp, #0x40
  4090c8:	stp	x13, x14, [sp, #40]
  4090cc:	stp	x11, x12, [sp, #24]
  4090d0:	stp	x9, x10, [sp, #8]
  4090d4:	str	x8, [sp]
  4090d8:	bl	401de0 <__isoc99_sscanf@plt>
  4090dc:	str	xzr, [x19, #80]
  4090e0:	ldr	x19, [sp, #80]
  4090e4:	ldp	x29, x30, [sp, #64]
  4090e8:	cmp	w0, #0xd
  4090ec:	cset	w0, eq  // eq = none
  4090f0:	add	sp, sp, #0x60
  4090f4:	ret
  4090f8:	sub	sp, sp, #0x60
  4090fc:	add	x2, x1, #0x20
  409100:	add	x3, x1, #0x10
  409104:	add	x4, x1, #0x30
  409108:	add	x5, x1, #0x40
  40910c:	add	x6, x1, #0x90
  409110:	add	x7, x1, #0x88
  409114:	add	x8, x1, #0x58
  409118:	add	x9, x1, #0x50
  40911c:	add	x10, x1, #0x28
  409120:	add	x11, x1, #0x18
  409124:	add	x12, x1, #0x38
  409128:	add	x13, x1, #0x48
  40912c:	add	x14, x1, #0xb0
  409130:	add	x15, x1, #0x68
  409134:	add	x16, x1, #0xa8
  409138:	add	x17, x1, #0x60
  40913c:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  409140:	add	x1, x1, #0x2a7
  409144:	stp	x29, x30, [sp, #80]
  409148:	add	x29, sp, #0x50
  40914c:	stp	x16, x17, [sp, #64]
  409150:	stp	x14, x15, [sp, #48]
  409154:	stp	x12, x13, [sp, #32]
  409158:	stp	x10, x11, [sp, #16]
  40915c:	stp	x8, x9, [sp]
  409160:	bl	401de0 <__isoc99_sscanf@plt>
  409164:	ldp	x29, x30, [sp, #80]
  409168:	cmp	w0, #0x10
  40916c:	cset	w0, eq  // eq = none
  409170:	add	sp, sp, #0x60
  409174:	ret
  409178:	cmp	w0, #0x54
  40917c:	b.ne	4091a0 <ferror@plt+0x7300>  // b.any
  409180:	stp	x29, x30, [sp, #-16]!
  409184:	ldr	x8, [x2, #40]
  409188:	mov	x29, sp
  40918c:	ldr	x0, [x8]
  409190:	bl	408930 <ferror@plt+0x6a90>
  409194:	mov	w0, wzr
  409198:	ldp	x29, x30, [sp], #16
  40919c:	ret
  4091a0:	mov	w0, #0x7                   	// #7
  4091a4:	ret

00000000004091a8 <argp_parse@@Base>:
  4091a8:	stp	x29, x30, [sp, #-96]!
  4091ac:	stp	x28, x27, [sp, #16]
  4091b0:	stp	x26, x25, [sp, #32]
  4091b4:	stp	x24, x23, [sp, #48]
  4091b8:	stp	x22, x21, [sp, #64]
  4091bc:	stp	x20, x19, [sp, #80]
  4091c0:	mov	x29, sp
  4091c4:	sub	sp, sp, #0x180
  4091c8:	mov	x19, sp
  4091cc:	mov	x28, x4
  4091d0:	mov	w24, w3
  4091d4:	mov	x21, x2
  4091d8:	mov	x25, x0
  4091dc:	str	x5, [x19, #16]
  4091e0:	str	w1, [x19, #28]
  4091e4:	tbnz	w3, #0, 409200 <argp_parse@@Base+0x58>
  4091e8:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  4091ec:	ldr	x9, [x8, #1120]
  4091f0:	cbz	x9, 409558 <argp_parse@@Base+0x3b0>
  4091f4:	adrp	x20, 425000 <argp_failure@@Base+0x18610>
  4091f8:	ldr	x8, [x20, #1144]
  4091fc:	cbz	x8, 40956c <argp_parse@@Base+0x3c4>
  409200:	add	x22, x19, #0x28
  409204:	tbnz	w24, #4, 409294 <argp_parse@@Base+0xec>
  409208:	mov	x10, sp
  40920c:	sub	x8, x10, #0x80
  409210:	mov	sp, x8
  409214:	mov	x11, sp
  409218:	sub	x9, x11, #0x40
  40921c:	mov	sp, x9
  409220:	movi	v0.2d, #0x0
  409224:	stur	xzr, [x11, #-16]
  409228:	stp	q0, q0, [x11, #-48]
  40922c:	stur	q0, [x11, #-64]
  409230:	stur	x8, [x11, #-32]
  409234:	stp	q0, q0, [x10, #-32]
  409238:	stp	q0, q0, [x10, #-64]
  40923c:	stp	q0, q0, [x10, #-96]
  409240:	stp	q0, q0, [x10, #-128]
  409244:	cbz	x25, 40924c <argp_parse@@Base+0xa4>
  409248:	str	x25, [x8], #32
  40924c:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  409250:	ldr	x10, [x10, #1512]
  409254:	adrp	x11, 412000 <argp_failure@@Base+0x5610>
  409258:	add	x11, x11, #0x310
  40925c:	str	x11, [x8]
  409260:	cbnz	x10, 409278 <argp_parse@@Base+0xd0>
  409264:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  409268:	ldr	x10, [x10, #1328]
  40926c:	cbnz	x10, 409278 <argp_parse@@Base+0xd0>
  409270:	mov	w10, #0x1                   	// #1
  409274:	b	409288 <argp_parse@@Base+0xe0>
  409278:	adrp	x10, 412000 <argp_failure@@Base+0x5610>
  40927c:	add	x10, x10, #0x348
  409280:	str	x10, [x8, #32]
  409284:	mov	w10, #0x2                   	// #2
  409288:	lsl	x10, x10, #5
  40928c:	mov	x25, x9
  409290:	str	xzr, [x8, x10]
  409294:	mov	w8, #0x1                   	// #1
  409298:	movi	v0.2d, #0x0
  40929c:	bic	w8, w8, w24, lsr #2
  4092a0:	stur	q0, [x22, #248]
  4092a4:	stur	q0, [x22, #232]
  4092a8:	stur	q0, [x22, #216]
  4092ac:	stp	x8, xzr, [x29, #-80]
  4092b0:	stp	xzr, xzr, [x29, #-64]
  4092b4:	str	x21, [x19, #32]
  4092b8:	cbz	x25, 4092ec <argp_parse@@Base+0x144>
  4092bc:	sub	x1, x29, #0x50
  4092c0:	mov	x0, x25
  4092c4:	bl	409eb4 <argp_parse@@Base+0xd0c>
  4092c8:	ldp	x9, x10, [x29, #-64]
  4092cc:	ldp	x8, x11, [x29, #-80]
  4092d0:	mov	w12, #0x48                  	// #72
  4092d4:	mul	x9, x9, x12
  4092d8:	lsl	x27, x10, #3
  4092dc:	lsl	x10, x11, #5
  4092e0:	add	x21, x9, #0x48
  4092e4:	add	x9, x10, #0x20
  4092e8:	b	4092f8 <argp_parse@@Base+0x150>
  4092ec:	mov	x27, xzr
  4092f0:	mov	w21, #0x48                  	// #72
  4092f4:	mov	w9, #0x20                  	// #32
  4092f8:	add	x23, x21, x27
  4092fc:	add	x20, x23, x9
  409300:	add	x8, x8, x20
  409304:	add	x0, x8, #0x1
  409308:	bl	401ba0 <malloc@plt>
  40930c:	str	x0, [x19, #248]
  409310:	cbz	x0, 409380 <argp_parse@@Base+0x1d8>
  409314:	ldur	q1, [x22, #216]
  409318:	ldur	q2, [x22, #232]
  40931c:	ldur	q3, [x22, #248]
  409320:	str	x28, [x19, #8]
  409324:	add	x28, x0, x21
  409328:	mov	x26, x0
  40932c:	add	x23, x0, x23
  409330:	add	x21, x0, x20
  409334:	movi	v0.2s, #0x1
  409338:	str	x0, [x19, #120]
  40933c:	mov	x0, x28
  409340:	mov	w1, wzr
  409344:	mov	x2, x27
  409348:	str	x28, [x19, #136]
  40934c:	stp	x21, x23, [x19, #48]
  409350:	str	d0, [x19, #64]
  409354:	stur	q1, [x19, #72]
  409358:	stur	q2, [x19, #88]
  40935c:	stur	q3, [x19, #104]
  409360:	bl	401be0 <memset@plt>
  409364:	add	x8, x19, #0x28
  409368:	stp	x8, x21, [x29, #-48]
  40936c:	stp	x23, x28, [x29, #-32]
  409370:	tbnz	w24, #3, 409388 <argp_parse@@Base+0x1e0>
  409374:	tbz	w24, #2, 409394 <argp_parse@@Base+0x1ec>
  409378:	mov	w8, #0x2b                  	// #43
  40937c:	b	40938c <argp_parse@@Base+0x1e4>
  409380:	mov	w24, #0xc                   	// #12
  409384:	b	409c34 <argp_parse@@Base+0xa8c>
  409388:	mov	w8, #0x2d                  	// #45
  40938c:	strb	w8, [x21], #1
  409390:	stur	x21, [x29, #-40]
  409394:	strb	wzr, [x21]
  409398:	str	xzr, [x23]
  40939c:	str	x25, [x19, #40]
  4093a0:	cbz	x25, 4093d0 <argp_parse@@Base+0x228>
  4093a4:	sub	x4, x29, #0x30
  4093a8:	mov	x0, x25
  4093ac:	mov	x1, xzr
  4093b0:	mov	w2, wzr
  4093b4:	mov	x3, x26
  4093b8:	bl	409f80 <argp_parse@@Base+0xdd8>
  4093bc:	ldr	x8, [x19, #40]
  4093c0:	ldr	x25, [x19, #120]
  4093c4:	mov	x26, x0
  4093c8:	str	x0, [x19, #128]
  4093cc:	b	4093dc <argp_parse@@Base+0x234>
  4093d0:	mov	x8, xzr
  4093d4:	mov	x25, x26
  4093d8:	str	x26, [x19, #128]
  4093dc:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  4093e0:	adrp	x11, 425000 <argp_failure@@Base+0x18610>
  4093e4:	ldr	w12, [x19, #28]
  4093e8:	ldr	x20, [x19, #32]
  4093ec:	ldr	x10, [x10, #1128]
  4093f0:	ldr	x11, [x11, #1136]
  4093f4:	mov	w27, #0x6                   	// #6
  4093f8:	add	x9, x19, #0x28
  4093fc:	movi	v0.2d, #0x0
  409400:	movk	w27, #0x100, lsl #16
  409404:	cmp	x25, x26
  409408:	stur	q0, [x19, #152]
  40940c:	str	x8, [x19, #152]
  409410:	mov	w8, #0x1                   	// #1
  409414:	add	x21, x9, #0x70
  409418:	stur	q0, [x19, #168]
  40941c:	str	w12, [x19, #160]
  409420:	stur	q0, [x19, #184]
  409424:	stur	q0, [x19, #200]
  409428:	str	x20, [x19, #168]
  40942c:	stp	wzr, w24, [x19, #176]
  409430:	stp	xzr, x10, [x19, #216]
  409434:	stp	x11, x9, [x19, #232]
  409438:	str	w8, [x19, #144]
  40943c:	b.cs	409508 <argp_parse@@Base+0x360>  // b.hs, b.nlast
  409440:	ldr	x8, [x19, #16]
  409444:	mov	w24, wzr
  409448:	sub	w23, w27, #0x3
  40944c:	str	x8, [x25, #48]
  409450:	b	409498 <argp_parse@@Base+0x2f0>
  409454:	ldr	x9, [x25, #64]
  409458:	mov	w0, w23
  40945c:	mov	x1, xzr
  409460:	mov	x2, x21
  409464:	str	x9, [x19, #208]
  409468:	ldr	q0, [x25, #48]
  40946c:	stur	q0, [x22, #152]
  409470:	ldr	w9, [x25, #24]
  409474:	str	w9, [x19, #184]
  409478:	blr	x8
  40947c:	ldr	x8, [x19, #208]
  409480:	mov	w24, w0
  409484:	str	x8, [x25, #64]
  409488:	ldr	x8, [x19, #128]
  40948c:	add	x25, x25, #0x48
  409490:	cmp	x25, x8
  409494:	b.cs	4094fc <argp_parse@@Base+0x354>  // b.hs, b.nlast
  409498:	cmp	w24, #0x7
  40949c:	b.eq	4094a4 <argp_parse@@Base+0x2fc>  // b.none
  4094a0:	cbnz	w24, 409c34 <argp_parse@@Base+0xa8c>
  4094a4:	ldr	x8, [x25, #32]
  4094a8:	cbz	x8, 4094bc <argp_parse@@Base+0x314>
  4094ac:	ldr	x8, [x8, #56]
  4094b0:	ldr	w9, [x25, #40]
  4094b4:	ldr	x8, [x8, x9, lsl #3]
  4094b8:	str	x8, [x25, #48]
  4094bc:	ldr	x8, [x25]
  4094c0:	cbnz	x8, 409454 <argp_parse@@Base+0x2ac>
  4094c4:	ldr	x8, [x25, #8]
  4094c8:	ldr	x8, [x8, #32]
  4094cc:	cbz	x8, 4094e8 <argp_parse@@Base+0x340>
  4094d0:	ldr	x8, [x8]
  4094d4:	cbz	x8, 4094e8 <argp_parse@@Base+0x340>
  4094d8:	ldp	x8, x9, [x25, #48]
  4094dc:	str	x8, [x9]
  4094e0:	ldr	x8, [x25]
  4094e4:	cbnz	x8, 409454 <argp_parse@@Base+0x2ac>
  4094e8:	mov	w24, #0x7                   	// #7
  4094ec:	ldr	x8, [x19, #128]
  4094f0:	add	x25, x25, #0x48
  4094f4:	cmp	x25, x8
  4094f8:	b.cc	409498 <argp_parse@@Base+0x2f0>  // b.lo, b.ul, b.last
  4094fc:	cmp	w24, #0x7
  409500:	b.eq	409508 <argp_parse@@Base+0x360>  // b.none
  409504:	cbnz	w24, 409c34 <argp_parse@@Base+0xa8c>
  409508:	ldr	w8, [x19, #180]
  40950c:	tbnz	w8, #1, 40951c <argp_parse@@Base+0x374>
  409510:	mov	w8, #0x1                   	// #1
  409514:	str	w8, [x19, #68]
  409518:	b	40953c <argp_parse@@Base+0x394>
  40951c:	str	wzr, [x19, #68]
  409520:	tbz	w8, #0, 40953c <argp_parse@@Base+0x394>
  409524:	ldr	x8, [x19, #168]
  409528:	ldr	w9, [x19, #160]
  40952c:	sub	x8, x8, #0x8
  409530:	add	w9, w9, #0x1
  409534:	str	x8, [x19, #168]
  409538:	str	w9, [x19, #160]
  40953c:	ldr	x8, [x19, #168]
  409540:	cmp	x8, x20
  409544:	b.eq	409584 <argp_parse@@Base+0x3dc>  // b.none
  409548:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40954c:	ldr	x8, [x8, #1144]
  409550:	str	x8, [x19, #216]
  409554:	b	409594 <argp_parse@@Base+0x3ec>
  409558:	ldr	x9, [x21]
  40955c:	str	x9, [x8, #1120]
  409560:	adrp	x20, 425000 <argp_failure@@Base+0x18610>
  409564:	ldr	x8, [x20, #1144]
  409568:	cbnz	x8, 409200 <argp_parse@@Base+0x58>
  40956c:	ldr	x0, [x21]
  409570:	bl	40a224 <argp_parse@@Base+0x107c>
  409574:	str	x0, [x20, #1144]
  409578:	add	x22, x19, #0x28
  40957c:	tbz	w24, #4, 409208 <argp_parse@@Base+0x60>
  409580:	b	409294 <argp_parse@@Base+0xec>
  409584:	ldr	x0, [x20]
  409588:	cbz	x0, 409548 <argp_parse@@Base+0x3a0>
  40958c:	bl	40a224 <argp_parse@@Base+0x107c>
  409590:	str	x0, [x19, #216]
  409594:	add	x8, x19, #0x28
  409598:	mov	w26, #0xffffffff            	// #-1
  40959c:	add	x23, x8, #0x18
  4095a0:	b	4095bc <argp_parse@@Base+0x414>
  4095a4:	mov	w8, #0x6                   	// #6
  4095a8:	movk	w8, #0x100, lsl #16
  4095ac:	cbz	w24, 409788 <argp_parse@@Base+0x5e0>
  4095b0:	cmp	w24, #0x7
  4095b4:	b.eq	409914 <argp_parse@@Base+0x76c>  // b.none
  4095b8:	cbnz	w24, 409a7c <argp_parse@@Base+0x8d4>
  4095bc:	ldr	w8, [x19, #188]
  4095c0:	cbz	w8, 4095d4 <argp_parse@@Base+0x42c>
  4095c4:	ldr	w28, [x19, #176]
  4095c8:	cmp	w28, w8
  4095cc:	b.ge	409668 <argp_parse@@Base+0x4c0>  // b.tcont
  4095d0:	str	wzr, [x19, #188]
  4095d4:	ldr	w8, [x19, #144]
  4095d8:	ldr	w28, [x19, #176]
  4095dc:	cbz	w8, 409668 <argp_parse@@Base+0x4c0>
  4095e0:	ldr	w0, [x19, #160]
  4095e4:	ldr	x1, [x19, #168]
  4095e8:	ldrb	w8, [x19, #180]
  4095ec:	ldp	x2, x3, [x19, #48]
  4095f0:	mov	x4, xzr
  4095f4:	mov	x5, x23
  4095f8:	str	w28, [x19, #64]
  4095fc:	str	w26, [x19, #72]
  409600:	tbnz	w8, #6, 40960c <argp_parse@@Base+0x464>
  409604:	bl	40af4c <argp_parse@@Base+0x1da4>
  409608:	b	409610 <argp_parse@@Base+0x468>
  40960c:	bl	40af68 <argp_parse@@Base+0x1dc0>
  409610:	ldr	w28, [x19, #64]
  409614:	mov	w25, w0
  409618:	cmn	w0, #0x1
  40961c:	str	w28, [x19, #176]
  409620:	b.eq	40963c <argp_parse@@Base+0x494>  // b.none
  409624:	cmp	w25, #0x3f
  409628:	b.eq	4097d8 <argp_parse@@Base+0x630>  // b.none
  40962c:	cmp	w25, #0x1
  409630:	b.ne	4097e8 <argp_parse@@Base+0x640>  // b.any
  409634:	ldr	x25, [x19, #80]
  409638:	b	409694 <argp_parse@@Base+0x4ec>
  40963c:	cmp	w28, #0x2
  409640:	str	wzr, [x19, #144]
  409644:	b.lt	409668 <argp_parse@@Base+0x4c0>  // b.tstop
  409648:	ldr	x8, [x19, #168]
  40964c:	sub	w9, w28, #0x1
  409650:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  409654:	add	x1, x1, #0x5ce
  409658:	ldr	x0, [x8, w9, sxtw #3]
  40965c:	bl	401cb0 <strcmp@plt>
  409660:	cbnz	w0, 409668 <argp_parse@@Base+0x4c0>
  409664:	str	w28, [x19, #188]
  409668:	ldr	w8, [x19, #160]
  40966c:	cmp	w28, w8
  409670:	b.ge	409928 <argp_parse@@Base+0x780>  // b.tcont
  409674:	ldrb	w8, [x19, #180]
  409678:	tbnz	w8, #2, 409928 <argp_parse@@Base+0x780>
  40967c:	ldr	x8, [x19, #168]
  409680:	add	w9, w28, #0x1
  409684:	str	w9, [x19, #176]
  409688:	ldr	x25, [x8, w28, sxtw #3]
  40968c:	mov	w28, w9
  409690:	str	x25, [x19, #80]
  409694:	ldp	x9, x10, [x19, #120]
  409698:	sub	w8, w28, #0x1
  40969c:	str	w8, [x19, #176]
  4096a0:	cmp	x9, x10
  4096a4:	b.cs	409914 <argp_parse@@Base+0x76c>  // b.hs, b.nlast
  4096a8:	add	x20, x9, #0x48
  4096ac:	add	w9, w8, #0x1
  4096b0:	str	w9, [x19, #176]
  4096b4:	ldur	x9, [x20, #-72]
  4096b8:	cbz	x9, 409744 <argp_parse@@Base+0x59c>
  4096bc:	ldur	x8, [x20, #-8]
  4096c0:	mov	w0, wzr
  4096c4:	mov	x1, x25
  4096c8:	mov	x2, x21
  4096cc:	str	x8, [x19, #208]
  4096d0:	ldur	q0, [x20, #-24]
  4096d4:	stur	q0, [x22, #152]
  4096d8:	ldur	w8, [x20, #-48]
  4096dc:	str	w8, [x19, #184]
  4096e0:	blr	x9
  4096e4:	ldr	x8, [x19, #208]
  4096e8:	cmp	w0, #0x7
  4096ec:	stur	x8, [x20, #-8]
  4096f0:	b.ne	40977c <argp_parse@@Base+0x5d4>  // b.any
  4096f4:	ldr	w9, [x19, #176]
  4096f8:	ldur	x8, [x20, #-72]
  4096fc:	sub	w9, w9, #0x1
  409700:	str	w9, [x19, #176]
  409704:	cbz	x8, 409748 <argp_parse@@Base+0x5a0>
  409708:	ldur	q0, [x20, #-24]
  40970c:	mov	w0, #0x6                   	// #6
  409710:	movk	w0, #0x100, lsl #16
  409714:	mov	x1, xzr
  409718:	stur	q0, [x22, #152]
  40971c:	ldur	w9, [x20, #-48]
  409720:	mov	x2, x21
  409724:	str	w9, [x19, #184]
  409728:	blr	x8
  40972c:	ldr	x8, [x19, #208]
  409730:	mov	w24, w0
  409734:	stur	x8, [x20, #-8]
  409738:	cmp	w24, #0x7
  40973c:	b.eq	409754 <argp_parse@@Base+0x5ac>  // b.none
  409740:	b	4095a4 <argp_parse@@Base+0x3fc>
  409744:	str	w8, [x19, #176]
  409748:	mov	w24, #0x7                   	// #7
  40974c:	cmp	w24, #0x7
  409750:	b.ne	4095a4 <argp_parse@@Base+0x3fc>  // b.any
  409754:	ldr	x8, [x19, #128]
  409758:	cmp	x20, x8
  40975c:	b.cs	4095a4 <argp_parse@@Base+0x3fc>  // b.hs, b.nlast
  409760:	ldr	w8, [x19, #176]
  409764:	add	x20, x20, #0x48
  409768:	add	w9, w8, #0x1
  40976c:	str	w9, [x19, #176]
  409770:	ldur	x9, [x20, #-72]
  409774:	cbnz	x9, 4096bc <argp_parse@@Base+0x514>
  409778:	b	409744 <argp_parse@@Base+0x59c>
  40977c:	mov	w24, w0
  409780:	mov	w8, wzr
  409784:	cbnz	w24, 4095b0 <argp_parse@@Base+0x408>
  409788:	cmp	w8, w27
  40978c:	b.ne	4097bc <argp_parse@@Base+0x614>  // b.any
  409790:	ldr	w8, [x19, #160]
  409794:	str	w8, [x19, #176]
  409798:	mov	w24, wzr
  40979c:	subs	w8, w8, w28
  4097a0:	b.lt	4097cc <argp_parse@@Base+0x624>  // b.tstop
  4097a4:	ldur	w9, [x20, #-48]
  4097a8:	add	w8, w8, w9
  4097ac:	add	w8, w8, #0x1
  4097b0:	stur	w8, [x20, #-48]
  4097b4:	cbz	w24, 4095bc <argp_parse@@Base+0x414>
  4097b8:	b	409a7c <argp_parse@@Base+0x8d4>
  4097bc:	ldr	w8, [x19, #176]
  4097c0:	mov	w24, wzr
  4097c4:	subs	w8, w8, w28
  4097c8:	b.ge	4097a4 <argp_parse@@Base+0x5fc>  // b.tcont
  4097cc:	mov	w8, #0x1                   	// #1
  4097d0:	str	w8, [x19, #144]
  4097d4:	b	4095b8 <argp_parse@@Base+0x410>
  4097d8:	ldr	w8, [x19, #72]
  4097dc:	cmn	w8, #0x1
  4097e0:	b.eq	409858 <argp_parse@@Base+0x6b0>  // b.none
  4097e4:	b	409b50 <argp_parse@@Base+0x9a8>
  4097e8:	asr	w8, w25, #24
  4097ec:	cbz	w8, 409858 <argp_parse@@Base+0x6b0>
  4097f0:	ldr	x9, [x19, #120]
  4097f4:	sxtw	x8, w8
  4097f8:	sub	x10, x8, #0x1
  4097fc:	mov	w8, #0x48                  	// #72
  409800:	mul	x8, x10, x8
  409804:	ldr	x8, [x9, x8]
  409808:	cbz	x8, 409c58 <argp_parse@@Base+0xab0>
  40980c:	mov	w11, #0x48                  	// #72
  409810:	madd	x20, x10, x11, x9
  409814:	ldr	x1, [x19, #80]
  409818:	ldr	x9, [x20, #64]!
  40981c:	sbfx	w0, w25, #0, #24
  409820:	mov	x2, x21
  409824:	str	x9, [x19, #208]
  409828:	ldur	q0, [x20, #-16]
  40982c:	stur	q0, [x22, #152]
  409830:	ldur	w9, [x20, #-40]
  409834:	str	w9, [x19, #184]
  409838:	blr	x8
  40983c:	mov	w24, w0
  409840:	mov	w8, wzr
  409844:	ldr	x9, [x19, #208]
  409848:	cmp	w24, #0x7
  40984c:	str	x9, [x20]
  409850:	b.ne	4095b8 <argp_parse@@Base+0x410>  // b.any
  409854:	b	4098e4 <argp_parse@@Base+0x73c>
  409858:	ldr	x0, [x19, #48]
  40985c:	mov	w1, w25
  409860:	bl	401d20 <strchr@plt>
  409864:	cbz	x0, 4098e8 <argp_parse@@Base+0x740>
  409868:	ldp	x8, x9, [x19, #120]
  40986c:	cmp	x8, x9
  409870:	b.cs	4098e8 <argp_parse@@Base+0x740>  // b.hs, b.nlast
  409874:	add	x8, x8, #0x30
  409878:	ldur	x10, [x8, #-32]
  40987c:	cmp	x10, x0
  409880:	b.hi	409898 <argp_parse@@Base+0x6f0>  // b.pmore
  409884:	add	x10, x8, #0x18
  409888:	add	x8, x8, #0x48
  40988c:	cmp	x10, x9
  409890:	b.cc	409878 <argp_parse@@Base+0x6d0>  // b.lo, b.ul, b.last
  409894:	b	4098e8 <argp_parse@@Base+0x740>
  409898:	ldur	x9, [x8, #-48]
  40989c:	cbz	x9, 4098e8 <argp_parse@@Base+0x740>
  4098a0:	mov	x20, x8
  4098a4:	ldr	x1, [x19, #80]
  4098a8:	ldr	x10, [x20, #16]!
  4098ac:	mov	w0, w25
  4098b0:	mov	x2, x21
  4098b4:	str	x10, [x19, #208]
  4098b8:	ldr	q0, [x8]
  4098bc:	stur	q0, [x22, #152]
  4098c0:	ldur	w8, [x8, #-24]
  4098c4:	str	w8, [x19, #184]
  4098c8:	blr	x9
  4098cc:	mov	w24, w0
  4098d0:	mov	w8, #0x1                   	// #1
  4098d4:	ldr	x9, [x19, #208]
  4098d8:	cmp	w24, #0x7
  4098dc:	str	x9, [x20]
  4098e0:	b.ne	4095b8 <argp_parse@@Base+0x410>  // b.any
  4098e4:	cbz	w8, 409c58 <argp_parse@@Base+0xab0>
  4098e8:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  4098ec:	adrp	x3, 412000 <argp_failure@@Base+0x5610>
  4098f0:	add	x1, x1, #0x5d1
  4098f4:	add	x3, x3, #0x4d0
  4098f8:	mov	x0, x21
  4098fc:	mov	w2, w25
  409900:	bl	40c86c <argp_error@@Base>
  409904:	mov	w8, wzr
  409908:	cmn	w25, #0x1
  40990c:	b.ne	409924 <argp_parse@@Base+0x77c>  // b.any
  409910:	b	409928 <argp_parse@@Base+0x780>
  409914:	mov	w25, #0x1                   	// #1
  409918:	mov	w8, #0x1                   	// #1
  40991c:	cmn	w25, #0x1
  409920:	b.eq	409928 <argp_parse@@Base+0x780>  // b.none
  409924:	tbz	w8, #0, 409b50 <argp_parse@@Base+0x9a8>
  409928:	ldr	w8, [x19, #176]
  40992c:	ldr	w9, [x19, #160]
  409930:	cmp	w8, w9
  409934:	b.ne	4099bc <argp_parse@@Base+0x814>  // b.any
  409938:	ldp	x23, x8, [x19, #120]
  40993c:	cmp	x23, x8
  409940:	b.cs	4099cc <argp_parse@@Base+0x824>  // b.hs, b.nlast
  409944:	mov	w24, wzr
  409948:	sub	w20, w27, #0x4
  40994c:	b	409964 <argp_parse@@Base+0x7bc>
  409950:	ldr	w9, [x23, #24]
  409954:	cbz	w9, 409974 <argp_parse@@Base+0x7cc>
  409958:	add	x23, x23, #0x48
  40995c:	cmp	x23, x8
  409960:	b.cs	4099e4 <argp_parse@@Base+0x83c>  // b.hs, b.nlast
  409964:	cmp	w24, #0x7
  409968:	b.eq	409950 <argp_parse@@Base+0x7a8>  // b.none
  40996c:	cbz	w24, 409950 <argp_parse@@Base+0x7a8>
  409970:	b	4099e4 <argp_parse@@Base+0x83c>
  409974:	ldr	x9, [x23]
  409978:	cbz	x9, 4099b4 <argp_parse@@Base+0x80c>
  40997c:	ldr	x8, [x23, #64]
  409980:	mov	w0, w20
  409984:	mov	x1, xzr
  409988:	mov	x2, x21
  40998c:	str	x8, [x19, #208]
  409990:	ldr	q0, [x23, #48]
  409994:	stur	q0, [x22, #152]
  409998:	str	wzr, [x19, #184]
  40999c:	blr	x9
  4099a0:	ldr	x8, [x19, #208]
  4099a4:	mov	w24, w0
  4099a8:	str	x8, [x23, #64]
  4099ac:	ldr	x8, [x19, #128]
  4099b0:	b	409958 <argp_parse@@Base+0x7b0>
  4099b4:	mov	w24, #0x7                   	// #7
  4099b8:	b	409958 <argp_parse@@Base+0x7b0>
  4099bc:	ldr	x9, [x19, #8]
  4099c0:	cbz	x9, 409b30 <argp_parse@@Base+0x988>
  4099c4:	str	w8, [x9]
  4099c8:	b	409a98 <argp_parse@@Base+0x8f0>
  4099cc:	mov	w24, wzr
  4099d0:	ldr	x26, [x19, #8]
  4099d4:	sub	x25, x8, #0x48
  4099d8:	cmp	x25, x23
  4099dc:	b.cc	409a68 <argp_parse@@Base+0x8c0>  // b.lo, b.ul, b.last
  4099e0:	b	4099f8 <argp_parse@@Base+0x850>
  4099e4:	ldr	x23, [x19, #120]
  4099e8:	ldr	x26, [x19, #8]
  4099ec:	sub	x25, x8, #0x48
  4099f0:	cmp	x25, x23
  4099f4:	b.cc	409a68 <argp_parse@@Base+0x8c0>  // b.lo, b.ul, b.last
  4099f8:	sub	w20, w27, #0x5
  4099fc:	b	409a10 <argp_parse@@Base+0x868>
  409a00:	mov	w24, #0x7                   	// #7
  409a04:	sub	x25, x25, #0x48
  409a08:	cmp	x25, x23
  409a0c:	b.cc	409a68 <argp_parse@@Base+0x8c0>  // b.lo, b.ul, b.last
  409a10:	cmp	w24, #0x7
  409a14:	b.eq	409a1c <argp_parse@@Base+0x874>  // b.none
  409a18:	cbnz	w24, 409a70 <argp_parse@@Base+0x8c8>
  409a1c:	ldr	x8, [x25]
  409a20:	cbz	x8, 409a00 <argp_parse@@Base+0x858>
  409a24:	ldr	x9, [x25, #64]
  409a28:	mov	w0, w20
  409a2c:	mov	x1, xzr
  409a30:	mov	x2, x21
  409a34:	str	x9, [x19, #208]
  409a38:	ldr	q0, [x25, #48]
  409a3c:	stur	q0, [x22, #152]
  409a40:	ldr	w9, [x25, #24]
  409a44:	str	w9, [x19, #184]
  409a48:	blr	x8
  409a4c:	ldr	x8, [x19, #208]
  409a50:	mov	w24, w0
  409a54:	str	x8, [x25, #64]
  409a58:	ldr	x23, [x19, #120]
  409a5c:	sub	x25, x25, #0x48
  409a60:	cmp	x25, x23
  409a64:	b.cs	409a10 <argp_parse@@Base+0x868>  // b.hs, b.nlast
  409a68:	cmp	w24, #0x7
  409a6c:	csel	w24, wzr, w24, eq  // eq = none
  409a70:	cbz	x26, 409a7c <argp_parse@@Base+0x8d4>
  409a74:	ldr	w8, [x19, #176]
  409a78:	str	w8, [x26]
  409a7c:	cbz	w24, 409a98 <argp_parse@@Base+0x8f0>
  409a80:	cmp	w24, #0x7
  409a84:	b.eq	409b50 <argp_parse@@Base+0x9a8>  // b.none
  409a88:	ldp	x23, x8, [x19, #120]
  409a8c:	cmp	x23, x8
  409a90:	b.cc	409b70 <argp_parse@@Base+0x9c8>  // b.lo, b.ul, b.last
  409a94:	b	409bc8 <argp_parse@@Base+0xa20>
  409a98:	ldp	x23, x8, [x19, #120]
  409a9c:	sub	x25, x8, #0x48
  409aa0:	cmp	x25, x23
  409aa4:	b.cs	409ab0 <argp_parse@@Base+0x908>  // b.hs, b.nlast
  409aa8:	mov	w24, wzr
  409aac:	b	409bc8 <argp_parse@@Base+0xa20>
  409ab0:	mov	w24, wzr
  409ab4:	sub	w20, w27, #0x2
  409ab8:	b	409acc <argp_parse@@Base+0x924>
  409abc:	mov	w24, #0x7                   	// #7
  409ac0:	sub	x25, x25, #0x48
  409ac4:	cmp	x25, x23
  409ac8:	b.cc	409b24 <argp_parse@@Base+0x97c>  // b.lo, b.ul, b.last
  409acc:	cmp	w24, #0x7
  409ad0:	b.eq	409ad8 <argp_parse@@Base+0x930>  // b.none
  409ad4:	cbnz	w24, 409bc8 <argp_parse@@Base+0xa20>
  409ad8:	ldr	x8, [x25]
  409adc:	cbz	x8, 409abc <argp_parse@@Base+0x914>
  409ae0:	ldr	x9, [x25, #64]
  409ae4:	mov	w0, w20
  409ae8:	mov	x1, xzr
  409aec:	mov	x2, x21
  409af0:	str	x9, [x19, #208]
  409af4:	ldr	q0, [x25, #48]
  409af8:	stur	q0, [x22, #152]
  409afc:	ldr	w9, [x25, #24]
  409b00:	str	w9, [x19, #184]
  409b04:	blr	x8
  409b08:	ldr	x8, [x19, #208]
  409b0c:	mov	w24, w0
  409b10:	str	x8, [x25, #64]
  409b14:	ldr	x23, [x19, #120]
  409b18:	sub	x25, x25, #0x48
  409b1c:	cmp	x25, x23
  409b20:	b.cs	409acc <argp_parse@@Base+0x924>  // b.hs, b.nlast
  409b24:	cmp	w24, #0x7
  409b28:	csel	w24, wzr, w24, eq  // eq = none
  409b2c:	b	409bc8 <argp_parse@@Base+0xa20>
  409b30:	ldrb	w8, [x19, #180]
  409b34:	tbnz	w8, #1, 409b50 <argp_parse@@Base+0x9a8>
  409b38:	ldr	x0, [x19, #224]
  409b3c:	cbz	x0, 409b50 <argp_parse@@Base+0x9a8>
  409b40:	ldr	x2, [x19, #216]
  409b44:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  409b48:	add	x1, x1, #0x5e6
  409b4c:	bl	401e80 <fprintf@plt>
  409b50:	ldr	x1, [x19, #224]
  409b54:	mov	w2, #0x104                 	// #260
  409b58:	mov	x0, x21
  409b5c:	bl	40c7d4 <argp_state_help@@Base>
  409b60:	mov	w24, #0x7                   	// #7
  409b64:	ldp	x23, x8, [x19, #120]
  409b68:	cmp	x23, x8
  409b6c:	b.cs	409bc8 <argp_parse@@Base+0xa20>  // b.hs, b.nlast
  409b70:	sub	w20, w27, #0x1
  409b74:	b	409b84 <argp_parse@@Base+0x9dc>
  409b78:	add	x23, x23, #0x48
  409b7c:	cmp	x23, x8
  409b80:	b.cs	409bc4 <argp_parse@@Base+0xa1c>  // b.hs, b.nlast
  409b84:	ldr	x9, [x23]
  409b88:	cbz	x9, 409b78 <argp_parse@@Base+0x9d0>
  409b8c:	ldr	x8, [x23, #64]
  409b90:	mov	w0, w20
  409b94:	mov	x1, xzr
  409b98:	mov	x2, x21
  409b9c:	str	x8, [x19, #208]
  409ba0:	ldr	q0, [x23, #48]
  409ba4:	stur	q0, [x22, #152]
  409ba8:	ldr	w8, [x23, #24]
  409bac:	str	w8, [x19, #184]
  409bb0:	blr	x9
  409bb4:	ldr	x8, [x19, #208]
  409bb8:	str	x8, [x23, #64]
  409bbc:	ldr	x8, [x19, #128]
  409bc0:	b	409b78 <argp_parse@@Base+0x9d0>
  409bc4:	ldr	x23, [x19, #120]
  409bc8:	ldr	x8, [x19, #128]
  409bcc:	sub	x20, x8, #0x48
  409bd0:	b	409bd8 <argp_parse@@Base+0xa30>
  409bd4:	sub	x20, x20, #0x48
  409bd8:	cmp	x20, x23
  409bdc:	b.cc	409c20 <argp_parse@@Base+0xa78>  // b.lo, b.ul, b.last
  409be0:	ldr	x8, [x20]
  409be4:	cbz	x8, 409bd4 <argp_parse@@Base+0xa2c>
  409be8:	ldr	x9, [x20, #64]
  409bec:	add	w0, w27, #0x1
  409bf0:	mov	x1, xzr
  409bf4:	mov	x2, x21
  409bf8:	str	x9, [x19, #208]
  409bfc:	ldr	q0, [x20, #48]
  409c00:	stur	q0, [x22, #152]
  409c04:	ldr	w9, [x20, #24]
  409c08:	str	w9, [x19, #184]
  409c0c:	blr	x8
  409c10:	ldr	x8, [x19, #208]
  409c14:	str	x8, [x20, #64]
  409c18:	ldr	x23, [x19, #120]
  409c1c:	b	409bd4 <argp_parse@@Base+0xa2c>
  409c20:	ldr	x0, [x19, #248]
  409c24:	cmp	w24, #0x7
  409c28:	mov	w8, #0x16                  	// #22
  409c2c:	csel	w24, w8, w24, eq  // eq = none
  409c30:	bl	401cf0 <free@plt>
  409c34:	mov	w0, w24
  409c38:	mov	sp, x29
  409c3c:	ldp	x20, x19, [sp, #80]
  409c40:	ldp	x22, x21, [sp, #64]
  409c44:	ldp	x24, x23, [sp, #48]
  409c48:	ldp	x26, x25, [sp, #32]
  409c4c:	ldp	x28, x27, [sp, #16]
  409c50:	ldp	x29, x30, [sp], #96
  409c54:	ret
  409c58:	ldr	x8, [x19, #56]
  409c5c:	ldr	w9, [x8, #24]
  409c60:	cmp	w9, w25
  409c64:	b.eq	409c88 <argp_parse@@Base+0xae0>  // b.none
  409c68:	ldr	x9, [x8]
  409c6c:	cbz	x9, 409c88 <argp_parse@@Base+0xae0>
  409c70:	ldr	w10, [x8, #56]
  409c74:	add	x9, x8, #0x20
  409c78:	mov	x8, x9
  409c7c:	cmp	w10, w25
  409c80:	b.ne	409c68 <argp_parse@@Base+0xac0>  // b.any
  409c84:	mov	x8, x9
  409c88:	ldr	x8, [x8]
  409c8c:	adrp	x9, 412000 <argp_failure@@Base+0x5610>
  409c90:	add	x9, x9, #0x5e2
  409c94:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  409c98:	cmp	x8, #0x0
  409c9c:	adrp	x3, 412000 <argp_failure@@Base+0x5610>
  409ca0:	csel	x2, x9, x8, eq  // eq = none
  409ca4:	add	x1, x1, #0x5d9
  409ca8:	add	x3, x3, #0x4d0
  409cac:	mov	x0, x21
  409cb0:	bl	40c86c <argp_error@@Base>
  409cb4:	mov	w8, wzr
  409cb8:	cmn	w25, #0x1
  409cbc:	b.ne	409924 <argp_parse@@Base+0x77c>  // b.any
  409cc0:	b	409928 <argp_parse@@Base+0x780>
  409cc4:	cbz	x1, 409cf0 <argp_parse@@Base+0xb48>
  409cc8:	ldr	x9, [x1, #88]
  409ccc:	ldp	x8, x9, [x9, #80]
  409cd0:	cmp	x8, x9
  409cd4:	b.cs	409cf0 <argp_parse@@Base+0xb48>  // b.hs, b.nlast
  409cd8:	ldr	x10, [x8, #8]
  409cdc:	cmp	x10, x0
  409ce0:	b.eq	409cf8 <argp_parse@@Base+0xb50>  // b.none
  409ce4:	add	x8, x8, #0x48
  409ce8:	cmp	x8, x9
  409cec:	b.cc	409cd8 <argp_parse@@Base+0xb30>  // b.lo, b.ul, b.last
  409cf0:	mov	x0, xzr
  409cf4:	ret
  409cf8:	ldr	x0, [x8, #48]
  409cfc:	ret
  409d00:	stp	x29, x30, [sp, #-32]!
  409d04:	stp	x20, x19, [sp, #16]
  409d08:	mov	x19, x2
  409d0c:	mov	x20, x1
  409d10:	mov	w8, w0
  409d14:	cmn	w0, #0x3
  409d18:	mov	w0, #0x7                   	// #7
  409d1c:	mov	x29, sp
  409d20:	b.gt	409d40 <argp_parse@@Base+0xb98>
  409d24:	cmn	w8, #0x4
  409d28:	b.eq	409d64 <argp_parse@@Base+0xbbc>  // b.none
  409d2c:	cmn	w8, #0x3
  409d30:	b.ne	409df0 <argp_parse@@Base+0xc48>  // b.any
  409d34:	ldr	x1, [x19, #80]
  409d38:	mov	w2, #0x201                 	// #513
  409d3c:	b	409d58 <argp_parse@@Base+0xbb0>
  409d40:	cmn	w8, #0x2
  409d44:	b.eq	409db8 <argp_parse@@Base+0xc10>  // b.none
  409d48:	cmp	w8, #0x3f
  409d4c:	b.ne	409df0 <argp_parse@@Base+0xc48>  // b.any
  409d50:	ldr	x1, [x19, #80]
  409d54:	mov	w2, #0x27a                 	// #634
  409d58:	mov	x0, x19
  409d5c:	bl	40c7d4 <argp_state_help@@Base>
  409d60:	b	409dfc <argp_parse@@Base+0xc54>
  409d64:	adrp	x8, 412000 <argp_failure@@Base+0x5610>
  409d68:	add	x8, x8, #0x590
  409d6c:	cmp	x20, #0x0
  409d70:	csel	x0, x8, x20, eq  // eq = none
  409d74:	mov	w2, #0xa                   	// #10
  409d78:	mov	x1, xzr
  409d7c:	bl	401cd0 <strtol@plt>
  409d80:	adrp	x19, 425000 <argp_failure@@Base+0x18610>
  409d84:	str	w0, [x19, #1320]
  409d88:	ldr	w8, [x19, #1320]
  409d8c:	subs	w8, w8, #0x1
  409d90:	str	w8, [x19, #1320]
  409d94:	b.lt	409dfc <argp_parse@@Base+0xc54>  // b.tstop
  409d98:	mov	w0, #0x1                   	// #1
  409d9c:	bl	401bf0 <sleep@plt>
  409da0:	ldr	w8, [x19, #1320]
  409da4:	sub	w9, w8, #0x1
  409da8:	cmp	w8, #0x0
  409dac:	str	w9, [x19, #1320]
  409db0:	b.gt	409d98 <argp_parse@@Base+0xbf0>
  409db4:	b	409dfc <argp_parse@@Base+0xc54>
  409db8:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  409dbc:	mov	x0, x20
  409dc0:	str	x20, [x8, #1120]
  409dc4:	bl	40a224 <argp_parse@@Base+0x107c>
  409dc8:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  409dcc:	str	x0, [x19, #64]
  409dd0:	str	x0, [x8, #1144]
  409dd4:	ldr	w8, [x19, #28]
  409dd8:	and	w8, w8, #0x3
  409ddc:	cmp	w8, #0x1
  409de0:	b.ne	409dfc <argp_parse@@Base+0xc54>  // b.any
  409de4:	ldr	x8, [x19, #16]
  409de8:	mov	w0, wzr
  409dec:	str	x20, [x8]
  409df0:	ldp	x20, x19, [sp, #16]
  409df4:	ldp	x29, x30, [sp], #32
  409df8:	ret
  409dfc:	mov	w0, wzr
  409e00:	ldp	x20, x19, [sp, #16]
  409e04:	ldp	x29, x30, [sp], #32
  409e08:	ret
  409e0c:	stp	x29, x30, [sp, #-32]!
  409e10:	cmp	w0, #0x56
  409e14:	str	x19, [sp, #16]
  409e18:	mov	x29, sp
  409e1c:	b.ne	409e48 <argp_parse@@Base+0xca0>  // b.any
  409e20:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  409e24:	ldr	x8, [x8, #1328]
  409e28:	mov	x19, x2
  409e2c:	cbz	x8, 409e58 <argp_parse@@Base+0xcb0>
  409e30:	ldr	x0, [x19, #80]
  409e34:	mov	x1, x19
  409e38:	blr	x8
  409e3c:	ldrb	w8, [x19, #28]
  409e40:	tbnz	w8, #5, 409e7c <argp_parse@@Base+0xcd4>
  409e44:	b	409eac <argp_parse@@Base+0xd04>
  409e48:	mov	w0, #0x7                   	// #7
  409e4c:	ldr	x19, [sp, #16]
  409e50:	ldp	x29, x30, [sp], #32
  409e54:	ret
  409e58:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  409e5c:	ldr	x2, [x8, #1512]
  409e60:	cbz	x2, 409e8c <argp_parse@@Base+0xce4>
  409e64:	ldr	x0, [x19, #80]
  409e68:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  409e6c:	add	x1, x1, #0x66b
  409e70:	bl	401e80 <fprintf@plt>
  409e74:	ldrb	w8, [x19, #28]
  409e78:	tbz	w8, #5, 409eac <argp_parse@@Base+0xd04>
  409e7c:	mov	w0, wzr
  409e80:	ldr	x19, [sp, #16]
  409e84:	ldp	x29, x30, [sp], #32
  409e88:	ret
  409e8c:	adrp	x1, 40f000 <argp_failure@@Base+0x2610>
  409e90:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  409e94:	add	x1, x1, #0xf99
  409e98:	add	x2, x2, #0x5ab
  409e9c:	mov	x0, x19
  409ea0:	bl	40c86c <argp_error@@Base>
  409ea4:	ldrb	w8, [x19, #28]
  409ea8:	tbnz	w8, #5, 409e7c <argp_parse@@Base+0xcd4>
  409eac:	mov	w0, wzr
  409eb0:	bl	401ae0 <exit@plt>
  409eb4:	stp	x29, x30, [sp, #-32]!
  409eb8:	stp	x20, x19, [sp, #16]
  409ebc:	ldr	x11, [x0]
  409ec0:	ldr	x8, [x0, #32]
  409ec4:	mov	x19, x1
  409ec8:	mov	x29, sp
  409ecc:	cbz	x11, 409f2c <argp_parse@@Base+0xd84>
  409ed0:	ldr	x12, [x19, #16]
  409ed4:	mov	w10, wzr
  409ed8:	mov	x9, xzr
  409edc:	add	x11, x11, #0x28
  409ee0:	add	x12, x12, #0x1
  409ee4:	str	x12, [x19, #16]
  409ee8:	b	409ef8 <argp_parse@@Base+0xd50>
  409eec:	add	x11, x11, #0x30
  409ef0:	add	x9, x9, #0x1
  409ef4:	add	w10, w10, #0x3
  409ef8:	ldur	w12, [x11, #-32]
  409efc:	cbnz	w12, 409eec <argp_parse@@Base+0xd44>
  409f00:	ldur	x12, [x11, #-40]
  409f04:	cbnz	x12, 409eec <argp_parse@@Base+0xd44>
  409f08:	ldur	x12, [x11, #-8]
  409f0c:	cbnz	x12, 409eec <argp_parse@@Base+0xd44>
  409f10:	ldr	w12, [x11]
  409f14:	cbnz	w12, 409eec <argp_parse@@Base+0xd44>
  409f18:	ldr	x11, [x19]
  409f1c:	add	x11, x11, w10, uxtw
  409f20:	mov	x10, x19
  409f24:	str	x11, [x10], #8
  409f28:	b	409f3c <argp_parse@@Base+0xd94>
  409f2c:	ldr	x9, [x0, #8]
  409f30:	cbz	x9, 409f48 <argp_parse@@Base+0xda0>
  409f34:	add	x10, x19, #0x10
  409f38:	mov	w9, #0x1                   	// #1
  409f3c:	ldr	x11, [x10]
  409f40:	add	x9, x11, x9
  409f44:	str	x9, [x10]
  409f48:	cbz	x8, 409f74 <argp_parse@@Base+0xdcc>
  409f4c:	ldr	x0, [x8]
  409f50:	cbz	x0, 409f74 <argp_parse@@Base+0xdcc>
  409f54:	add	x20, x8, #0x20
  409f58:	mov	x1, x19
  409f5c:	bl	409eb4 <argp_parse@@Base+0xd0c>
  409f60:	ldr	x8, [x19, #24]
  409f64:	add	x8, x8, #0x1
  409f68:	str	x8, [x19, #24]
  409f6c:	ldr	x0, [x20], #32
  409f70:	cbnz	x0, 409f58 <argp_parse@@Base+0xdb0>
  409f74:	ldp	x20, x19, [sp, #16]
  409f78:	ldp	x29, x30, [sp], #32
  409f7c:	ret
  409f80:	sub	sp, sp, #0x80
  409f84:	stp	x29, x30, [sp, #32]
  409f88:	stp	x28, x27, [sp, #48]
  409f8c:	stp	x26, x25, [sp, #64]
  409f90:	stp	x24, x23, [sp, #80]
  409f94:	stp	x22, x21, [sp, #96]
  409f98:	stp	x20, x19, [sp, #112]
  409f9c:	ldr	x23, [x0]
  409fa0:	ldr	x10, [x0, #32]
  409fa4:	mov	x19, x4
  409fa8:	mov	x20, x3
  409fac:	add	x29, sp, #0x20
  409fb0:	cbz	x23, 40a128 <argp_parse@@Base+0xf80>
  409fb4:	mov	w28, #0x39000000            	// #956301312
  409fb8:	mov	w21, #0x1000000             	// #16777216
  409fbc:	mov	x26, x23
  409fc0:	stp	x0, x1, [sp]
  409fc4:	stur	w2, [x29, #-12]
  409fc8:	stur	x10, [x29, #-8]
  409fcc:	b	409ffc <argp_parse@@Base+0xe54>
  409fd0:	ldr	w10, [x25, #80]
  409fd4:	add	x11, x8, #0x20
  409fd8:	sub	w10, w20, w10
  409fdc:	lsr	w10, w10, #3
  409fe0:	mul	w10, w10, w28
  409fe4:	bfxil	w10, w9, #0, #24
  409fe8:	add	w9, w10, w21
  409fec:	str	w9, [x8, #24]
  409ff0:	str	x11, [x19, #16]
  409ff4:	str	xzr, [x8, #32]
  409ff8:	add	x26, x26, #0x30
  409ffc:	ldr	w24, [x26, #8]
  40a000:	cbnz	w24, 40a01c <argp_parse@@Base+0xe74>
  40a004:	ldr	x8, [x26]
  40a008:	cbnz	x8, 40a01c <argp_parse@@Base+0xe74>
  40a00c:	ldr	x8, [x26, #32]
  40a010:	cbnz	x8, 40a01c <argp_parse@@Base+0xe74>
  40a014:	ldr	w8, [x26, #40]
  40a018:	cbz	w8, 40a114 <argp_parse@@Base+0xf6c>
  40a01c:	ldr	w8, [x26, #24]
  40a020:	tst	w8, #0x4
  40a024:	csel	x23, x26, x23, eq  // eq = none
  40a028:	ldrb	w9, [x23, #24]
  40a02c:	tbnz	w9, #3, 409ff8 <argp_parse@@Base+0xe50>
  40a030:	sub	w9, w24, #0x1
  40a034:	cmp	w9, #0xfe
  40a038:	b.hi	40a0a0 <argp_parse@@Base+0xef8>  // b.pmore
  40a03c:	tbnz	w8, #3, 40a0a0 <argp_parse@@Base+0xef8>
  40a040:	bl	401cc0 <__ctype_b_loc@plt>
  40a044:	ldr	x8, [x0]
  40a048:	ldrh	w8, [x8, x24, lsl #1]
  40a04c:	tbz	w8, #14, 40a0a0 <argp_parse@@Base+0xef8>
  40a050:	ldr	x8, [x19, #8]
  40a054:	add	x9, x8, #0x1
  40a058:	str	x9, [x19, #8]
  40a05c:	strb	w24, [x8]
  40a060:	ldr	x8, [x23, #16]
  40a064:	cbz	x8, 40a098 <argp_parse@@Base+0xef0>
  40a068:	ldr	x8, [x19, #8]
  40a06c:	add	x9, x8, #0x1
  40a070:	str	x9, [x19, #8]
  40a074:	mov	w9, #0x3a                  	// #58
  40a078:	strb	w9, [x8]
  40a07c:	ldrb	w8, [x23, #24]
  40a080:	tbz	w8, #0, 40a098 <argp_parse@@Base+0xef0>
  40a084:	ldr	x8, [x19, #8]
  40a088:	add	x9, x8, #0x1
  40a08c:	str	x9, [x19, #8]
  40a090:	mov	w9, #0x3a                  	// #58
  40a094:	strb	w9, [x8]
  40a098:	ldr	x8, [x19, #8]
  40a09c:	strb	wzr, [x8]
  40a0a0:	ldr	x24, [x26]
  40a0a4:	cbz	x24, 409ff8 <argp_parse@@Base+0xe50>
  40a0a8:	ldr	x25, [x19]
  40a0ac:	ldr	x22, [x25, #16]
  40a0b0:	ldr	x0, [x22]
  40a0b4:	cbz	x0, 40a0dc <argp_parse@@Base+0xf34>
  40a0b8:	mov	x27, x22
  40a0bc:	mov	x1, x24
  40a0c0:	bl	401cb0 <strcmp@plt>
  40a0c4:	cbz	w0, 40a0d4 <argp_parse@@Base+0xf2c>
  40a0c8:	ldr	x0, [x27, #32]!
  40a0cc:	cbnz	x0, 40a0bc <argp_parse@@Base+0xf14>
  40a0d0:	b	40a0dc <argp_parse@@Base+0xf34>
  40a0d4:	sub	x8, x27, x22
  40a0d8:	tbz	x8, #36, 409ff8 <argp_parse@@Base+0xe50>
  40a0dc:	ldr	x8, [x19, #16]
  40a0e0:	str	x24, [x8]
  40a0e4:	ldr	x9, [x23, #16]
  40a0e8:	cbz	x9, 40a0fc <argp_parse@@Base+0xf54>
  40a0ec:	ldrb	w9, [x23, #24]
  40a0f0:	tst	w9, #0x1
  40a0f4:	mov	w9, #0x1                   	// #1
  40a0f8:	cinc	w9, w9, ne  // ne = any
  40a0fc:	str	w9, [x8, #8]
  40a100:	str	xzr, [x8, #16]
  40a104:	ldr	w9, [x26, #8]
  40a108:	cbnz	w9, 409fd0 <argp_parse@@Base+0xe28>
  40a10c:	ldr	w9, [x23, #8]
  40a110:	b	409fd0 <argp_parse@@Base+0xe28>
  40a114:	ldp	x0, x1, [sp]
  40a118:	ldur	x10, [x29, #-8]
  40a11c:	ldur	w2, [x29, #-12]
  40a120:	ldr	x8, [x0, #8]
  40a124:	b	40a130 <argp_parse@@Base+0xf88>
  40a128:	ldr	x8, [x0, #8]
  40a12c:	cbz	x8, 40a1d4 <argp_parse@@Base+0x102c>
  40a130:	stp	x8, x0, [x20]
  40a134:	ldr	x8, [x19, #8]
  40a138:	str	wzr, [x20, #24]
  40a13c:	str	x1, [x20, #32]
  40a140:	str	w2, [x20, #40]
  40a144:	stp	xzr, xzr, [x20, #56]
  40a148:	str	x8, [x20, #16]
  40a14c:	str	xzr, [x20, #48]
  40a150:	cbz	x10, 40a178 <argp_parse@@Base+0xfd0>
  40a154:	mov	w8, #0xffffffff            	// #-1
  40a158:	add	w8, w8, #0x1
  40a15c:	lsl	x9, x8, #5
  40a160:	ldr	x9, [x10, x9]
  40a164:	cbnz	x9, 40a158 <argp_parse@@Base+0xfb0>
  40a168:	ldr	x9, [x19, #24]
  40a16c:	add	x8, x9, w8, uxtw #3
  40a170:	str	x9, [x20, #56]
  40a174:	str	x8, [x19, #24]
  40a178:	add	x3, x20, #0x48
  40a17c:	cbz	x10, 40a1b0 <argp_parse@@Base+0x1008>
  40a180:	ldr	x0, [x10]
  40a184:	cbz	x0, 40a1b0 <argp_parse@@Base+0x1008>
  40a188:	mov	w2, wzr
  40a18c:	add	x21, x10, #0x20
  40a190:	mov	x1, x20
  40a194:	mov	x4, x19
  40a198:	add	w22, w2, #0x1
  40a19c:	bl	409f80 <argp_parse@@Base+0xdd8>
  40a1a0:	mov	x3, x0
  40a1a4:	ldr	x0, [x21], #32
  40a1a8:	mov	w2, w22
  40a1ac:	cbnz	x0, 40a190 <argp_parse@@Base+0xfe8>
  40a1b0:	ldp	x20, x19, [sp, #112]
  40a1b4:	ldp	x22, x21, [sp, #96]
  40a1b8:	ldp	x24, x23, [sp, #80]
  40a1bc:	ldp	x26, x25, [sp, #64]
  40a1c0:	ldp	x28, x27, [sp, #48]
  40a1c4:	ldp	x29, x30, [sp, #32]
  40a1c8:	mov	x0, x3
  40a1cc:	add	sp, sp, #0x80
  40a1d0:	ret
  40a1d4:	mov	x3, x20
  40a1d8:	mov	x20, xzr
  40a1dc:	cbnz	x10, 40a180 <argp_parse@@Base+0xfd8>
  40a1e0:	b	40a1b0 <argp_parse@@Base+0x1008>
  40a1e4:	adrp	x9, 40a000 <argp_parse@@Base+0xe58>
  40a1e8:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  40a1ec:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40a1f0:	add	x9, x9, #0x204
  40a1f4:	add	x10, x10, #0x538
  40a1f8:	str	x9, [x8, #1328]
  40a1fc:	stp	x0, x1, [x10]
  40a200:	ret
  40a204:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40a208:	add	x8, x8, #0x538
  40a20c:	ldp	x1, x4, [x8]
  40a210:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  40a214:	adrp	x3, 412000 <argp_failure@@Base+0x5610>
  40a218:	add	x2, x2, #0x5fe
  40a21c:	add	x3, x3, #0x60c
  40a220:	b	40a82c <argp_parse@@Base+0x1684>
  40a224:	sub	x0, x0, #0x1
  40a228:	ldrb	w10, [x0, #1]!
  40a22c:	cmp	w10, #0x2f
  40a230:	b.eq	40a228 <argp_parse@@Base+0x1080>  // b.none
  40a234:	mov	w8, wzr
  40a238:	mov	x9, x0
  40a23c:	and	w10, w10, #0xff
  40a240:	cmp	w10, #0x2f
  40a244:	b.ne	40a25c <argp_parse@@Base+0x10b4>  // b.any
  40a248:	ldrb	w10, [x9, #1]!
  40a24c:	mov	w8, #0x1                   	// #1
  40a250:	and	w10, w10, #0xff
  40a254:	cmp	w10, #0x2f
  40a258:	b.eq	40a248 <argp_parse@@Base+0x10a0>  // b.none
  40a25c:	cbz	w10, 40a280 <argp_parse@@Base+0x10d8>
  40a260:	tst	w8, #0x1
  40a264:	csel	x0, x9, x0, ne  // ne = any
  40a268:	ldrb	w10, [x9, #1]!
  40a26c:	mov	w8, wzr
  40a270:	and	w10, w10, #0xff
  40a274:	cmp	w10, #0x2f
  40a278:	b.ne	40a25c <argp_parse@@Base+0x10b4>  // b.any
  40a27c:	b	40a248 <argp_parse@@Base+0x10a0>
  40a280:	ret
  40a284:	stp	x29, x30, [sp, #-32]!
  40a288:	str	x19, [sp, #16]
  40a28c:	mov	x29, sp
  40a290:	mov	x19, x0
  40a294:	bl	401ac0 <strlen@plt>
  40a298:	mov	x8, x0
  40a29c:	sub	x9, x19, #0x1
  40a2a0:	mov	x0, x8
  40a2a4:	cmp	x8, #0x2
  40a2a8:	b.cc	40a2bc <argp_parse@@Base+0x1114>  // b.lo, b.ul, b.last
  40a2ac:	ldrb	w8, [x9, x0]
  40a2b0:	cmp	w8, #0x2f
  40a2b4:	sub	x8, x0, #0x1
  40a2b8:	b.eq	40a2a0 <argp_parse@@Base+0x10f8>  // b.none
  40a2bc:	ldr	x19, [sp, #16]
  40a2c0:	ldp	x29, x30, [sp], #32
  40a2c4:	ret
  40a2c8:	stp	x29, x30, [sp, #-32]!
  40a2cc:	stp	x20, x19, [sp, #16]
  40a2d0:	mov	x29, sp
  40a2d4:	cbz	x0, 40a354 <argp_parse@@Base+0x11ac>
  40a2d8:	mov	w1, #0x2f                  	// #47
  40a2dc:	mov	x19, x0
  40a2e0:	bl	401c70 <strrchr@plt>
  40a2e4:	cmp	x0, #0x0
  40a2e8:	csinc	x20, x19, x0, eq  // eq = none
  40a2ec:	sub	x8, x20, x19
  40a2f0:	cmp	x8, #0x7
  40a2f4:	b.lt	40a338 <argp_parse@@Base+0x1190>  // b.tstop
  40a2f8:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a2fc:	sub	x0, x20, #0x7
  40a300:	add	x1, x1, #0x64a
  40a304:	mov	w2, #0x7                   	// #7
  40a308:	bl	401bc0 <strncmp@plt>
  40a30c:	cbnz	w0, 40a338 <argp_parse@@Base+0x1190>
  40a310:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a314:	add	x1, x1, #0x652
  40a318:	mov	w2, #0x3                   	// #3
  40a31c:	mov	x0, x20
  40a320:	bl	401bc0 <strncmp@plt>
  40a324:	mov	x19, x20
  40a328:	cbnz	w0, 40a338 <argp_parse@@Base+0x1190>
  40a32c:	add	x19, x20, #0x3
  40a330:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40a334:	str	x19, [x8, #1144]
  40a338:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40a33c:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  40a340:	str	x19, [x8, #1352]
  40a344:	str	x19, [x9, #1120]
  40a348:	ldp	x20, x19, [sp, #16]
  40a34c:	ldp	x29, x30, [sp], #32
  40a350:	ret
  40a354:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40a358:	ldr	x3, [x8, #1128]
  40a35c:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  40a360:	add	x0, x0, #0x612
  40a364:	mov	w1, #0x37                  	// #55
  40a368:	mov	w2, #0x1                   	// #1
  40a36c:	bl	401d30 <fwrite@plt>
  40a370:	bl	401c90 <abort@plt>
  40a374:	sub	sp, sp, #0xc0
  40a378:	stp	x29, x30, [sp, #128]
  40a37c:	stp	x24, x23, [sp, #144]
  40a380:	stp	x22, x21, [sp, #160]
  40a384:	stp	x20, x19, [sp, #176]
  40a388:	add	x29, sp, #0x80
  40a38c:	mov	x19, x1
  40a390:	mov	x20, x0
  40a394:	bl	401b70 <fileno@plt>
  40a398:	mov	w1, w0
  40a39c:	mov	x2, sp
  40a3a0:	mov	w0, wzr
  40a3a4:	bl	401da0 <__fxstat@plt>
  40a3a8:	tbnz	w0, #31, 40a3f4 <argp_parse@@Base+0x124c>
  40a3ac:	ldr	w8, [sp, #16]
  40a3b0:	and	w8, w8, #0xf000
  40a3b4:	cmp	w8, #0x8, lsl #12
  40a3b8:	b.ne	40a3f4 <argp_parse@@Base+0x124c>  // b.any
  40a3bc:	mov	x0, x20
  40a3c0:	bl	401d50 <ftello@plt>
  40a3c4:	tbnz	x0, #63, 40a3f4 <argp_parse@@Base+0x124c>
  40a3c8:	ldr	x8, [sp, #48]
  40a3cc:	subs	x8, x8, x0
  40a3d0:	b.le	40a3f4 <argp_parse@@Base+0x124c>
  40a3d4:	cmn	x8, #0x1
  40a3d8:	b.eq	40a4d0 <argp_parse@@Base+0x1328>  // b.none
  40a3dc:	add	x22, x8, #0x1
  40a3e0:	mov	x0, x22
  40a3e4:	bl	401ba0 <malloc@plt>
  40a3e8:	cbnz	x0, 40a404 <argp_parse@@Base+0x125c>
  40a3ec:	mov	x21, xzr
  40a3f0:	b	40a4b4 <argp_parse@@Base+0x130c>
  40a3f4:	mov	w22, #0x2000                	// #8192
  40a3f8:	mov	x0, x22
  40a3fc:	bl	401ba0 <malloc@plt>
  40a400:	cbz	x0, 40a3ec <argp_parse@@Base+0x1244>
  40a404:	mov	x24, xzr
  40a408:	sub	x23, x22, x24
  40a40c:	mov	x21, x0
  40a410:	add	x0, x0, x24
  40a414:	mov	w1, #0x1                   	// #1
  40a418:	mov	x2, x23
  40a41c:	mov	x3, x20
  40a420:	bl	401ce0 <fread@plt>
  40a424:	cmp	x0, x23
  40a428:	add	x24, x0, x24
  40a42c:	b.ne	40a45c <argp_parse@@Base+0x12b4>  // b.any
  40a430:	cmn	x22, #0x1
  40a434:	b.eq	40a49c <argp_parse@@Base+0x12f4>  // b.none
  40a438:	adds	x8, x22, x22, lsr #1
  40a43c:	csinv	x22, x8, xzr, cc  // cc = lo, ul, last
  40a440:	mov	x0, x21
  40a444:	mov	x1, x22
  40a448:	bl	401c30 <realloc@plt>
  40a44c:	cbnz	x0, 40a408 <argp_parse@@Base+0x1260>
  40a450:	bl	401e50 <__errno_location@plt>
  40a454:	ldr	w23, [x0]
  40a458:	b	40a4a0 <argp_parse@@Base+0x12f8>
  40a45c:	bl	401e50 <__errno_location@plt>
  40a460:	ldr	w23, [x0]
  40a464:	mov	x0, x20
  40a468:	bl	401ea0 <ferror@plt>
  40a46c:	cbnz	w0, 40a4a0 <argp_parse@@Base+0x12f8>
  40a470:	sub	x8, x22, #0x1
  40a474:	cmp	x24, x8
  40a478:	b.cs	40a490 <argp_parse@@Base+0x12e8>  // b.hs, b.nlast
  40a47c:	add	x1, x24, #0x1
  40a480:	mov	x0, x21
  40a484:	bl	401c30 <realloc@plt>
  40a488:	cmp	x0, #0x0
  40a48c:	csel	x21, x21, x0, eq  // eq = none
  40a490:	strb	wzr, [x21, x24]
  40a494:	str	x24, [x19]
  40a498:	b	40a4b4 <argp_parse@@Base+0x130c>
  40a49c:	mov	w23, #0xc                   	// #12
  40a4a0:	mov	x0, x21
  40a4a4:	bl	401cf0 <free@plt>
  40a4a8:	bl	401e50 <__errno_location@plt>
  40a4ac:	mov	x21, xzr
  40a4b0:	str	w23, [x0]
  40a4b4:	mov	x0, x21
  40a4b8:	ldp	x20, x19, [sp, #176]
  40a4bc:	ldp	x22, x21, [sp, #160]
  40a4c0:	ldp	x24, x23, [sp, #144]
  40a4c4:	ldp	x29, x30, [sp, #128]
  40a4c8:	add	sp, sp, #0xc0
  40a4cc:	ret
  40a4d0:	bl	401e50 <__errno_location@plt>
  40a4d4:	mov	w8, #0xc                   	// #12
  40a4d8:	mov	x21, xzr
  40a4dc:	str	w8, [x0]
  40a4e0:	b	40a4b4 <argp_parse@@Base+0x130c>
  40a4e4:	stp	x29, x30, [sp, #-48]!
  40a4e8:	stp	x20, x19, [sp, #32]
  40a4ec:	mov	x19, x1
  40a4f0:	adrp	x1, 411000 <argp_failure@@Base+0x4610>
  40a4f4:	add	x1, x1, #0x45b
  40a4f8:	stp	x22, x21, [sp, #16]
  40a4fc:	mov	x29, sp
  40a500:	bl	401b90 <fopen@plt>
  40a504:	cbz	x0, 40a54c <argp_parse@@Base+0x13a4>
  40a508:	mov	x1, x19
  40a50c:	mov	x21, x0
  40a510:	bl	40a374 <argp_parse@@Base+0x11cc>
  40a514:	mov	x19, x0
  40a518:	bl	401e50 <__errno_location@plt>
  40a51c:	ldr	w22, [x0]
  40a520:	mov	x20, x0
  40a524:	mov	x0, x21
  40a528:	bl	401b80 <fclose@plt>
  40a52c:	cbz	w0, 40a550 <argp_parse@@Base+0x13a8>
  40a530:	cbz	x19, 40a540 <argp_parse@@Base+0x1398>
  40a534:	ldr	w22, [x20]
  40a538:	mov	x0, x19
  40a53c:	bl	401cf0 <free@plt>
  40a540:	mov	x19, xzr
  40a544:	str	w22, [x20]
  40a548:	b	40a550 <argp_parse@@Base+0x13a8>
  40a54c:	mov	x19, xzr
  40a550:	mov	x0, x19
  40a554:	ldp	x20, x19, [sp, #32]
  40a558:	ldp	x22, x21, [sp, #16]
  40a55c:	ldp	x29, x30, [sp], #48
  40a560:	ret
  40a564:	stp	x29, x30, [sp, #-48]!
  40a568:	stp	x20, x19, [sp, #32]
  40a56c:	mov	x19, x1
  40a570:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a574:	add	x1, x1, #0x656
  40a578:	stp	x22, x21, [sp, #16]
  40a57c:	mov	x29, sp
  40a580:	bl	401b90 <fopen@plt>
  40a584:	cbz	x0, 40a5cc <argp_parse@@Base+0x1424>
  40a588:	mov	x1, x19
  40a58c:	mov	x21, x0
  40a590:	bl	40a374 <argp_parse@@Base+0x11cc>
  40a594:	mov	x19, x0
  40a598:	bl	401e50 <__errno_location@plt>
  40a59c:	ldr	w22, [x0]
  40a5a0:	mov	x20, x0
  40a5a4:	mov	x0, x21
  40a5a8:	bl	401b80 <fclose@plt>
  40a5ac:	cbz	w0, 40a5d0 <argp_parse@@Base+0x1428>
  40a5b0:	cbz	x19, 40a5c0 <argp_parse@@Base+0x1418>
  40a5b4:	ldr	w22, [x20]
  40a5b8:	mov	x0, x19
  40a5bc:	bl	401cf0 <free@plt>
  40a5c0:	mov	x19, xzr
  40a5c4:	str	w22, [x20]
  40a5c8:	b	40a5d0 <argp_parse@@Base+0x1428>
  40a5cc:	mov	x19, xzr
  40a5d0:	mov	x0, x19
  40a5d4:	ldp	x20, x19, [sp, #32]
  40a5d8:	ldp	x22, x21, [sp, #16]
  40a5dc:	ldp	x29, x30, [sp], #48
  40a5e0:	ret
  40a5e4:	sub	sp, sp, #0x50
  40a5e8:	str	x21, [sp, #48]
  40a5ec:	stp	x20, x19, [sp, #64]
  40a5f0:	mov	x21, x5
  40a5f4:	mov	x20, x4
  40a5f8:	mov	x4, x3
  40a5fc:	mov	x3, x2
  40a600:	mov	x19, x0
  40a604:	stp	x29, x30, [sp, #32]
  40a608:	add	x29, sp, #0x20
  40a60c:	cbz	x1, 40a628 <argp_parse@@Base+0x1480>
  40a610:	mov	x2, x1
  40a614:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a618:	add	x1, x1, #0x663
  40a61c:	mov	x0, x19
  40a620:	bl	401e80 <fprintf@plt>
  40a624:	b	40a640 <argp_parse@@Base+0x1498>
  40a628:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a62c:	add	x1, x1, #0x66f
  40a630:	mov	x0, x19
  40a634:	mov	x2, x3
  40a638:	mov	x3, x4
  40a63c:	bl	401e80 <fprintf@plt>
  40a640:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a644:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  40a648:	add	x1, x1, #0x966
  40a64c:	add	x2, x2, #0x676
  40a650:	mov	w3, #0x7df                 	// #2015
  40a654:	mov	x0, x19
  40a658:	bl	401e80 <fprintf@plt>
  40a65c:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  40a660:	add	x0, x0, #0x67a
  40a664:	mov	w1, #0xca                  	// #202
  40a668:	mov	w2, #0x1                   	// #1
  40a66c:	mov	x3, x19
  40a670:	bl	401d30 <fwrite@plt>
  40a674:	cmp	x21, #0x9
  40a678:	b.hi	40a6b8 <argp_parse@@Base+0x1510>  // b.pmore
  40a67c:	adrp	x8, 412000 <argp_failure@@Base+0x5610>
  40a680:	add	x8, x8, #0x659
  40a684:	adr	x9, 40a694 <argp_parse@@Base+0x14ec>
  40a688:	ldrb	w10, [x8, x21]
  40a68c:	add	x9, x9, x10, lsl #2
  40a690:	br	x9
  40a694:	ldr	x2, [x20]
  40a698:	mov	x0, x19
  40a69c:	ldp	x20, x19, [sp, #64]
  40a6a0:	ldr	x21, [sp, #48]
  40a6a4:	ldp	x29, x30, [sp, #32]
  40a6a8:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a6ac:	add	x1, x1, #0x745
  40a6b0:	add	sp, sp, #0x50
  40a6b4:	b	401e80 <fprintf@plt>
  40a6b8:	ldr	q0, [x20, #48]
  40a6bc:	ldr	x8, [x20, #64]
  40a6c0:	ldp	x2, x3, [x20]
  40a6c4:	ldp	x4, x5, [x20, #16]
  40a6c8:	ldp	x6, x7, [x20, #32]
  40a6cc:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a6d0:	str	x8, [sp, #16]
  40a6d4:	add	x1, x1, #0x884
  40a6d8:	b	40a808 <argp_parse@@Base+0x1660>
  40a6dc:	ldp	x2, x3, [x20]
  40a6e0:	ldr	x4, [x20, #16]
  40a6e4:	mov	x0, x19
  40a6e8:	ldp	x20, x19, [sp, #64]
  40a6ec:	ldr	x21, [sp, #48]
  40a6f0:	ldp	x29, x30, [sp, #32]
  40a6f4:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a6f8:	add	x1, x1, #0x76c
  40a6fc:	add	sp, sp, #0x50
  40a700:	b	401e80 <fprintf@plt>
  40a704:	ldp	x2, x3, [x20]
  40a708:	mov	x0, x19
  40a70c:	ldp	x20, x19, [sp, #64]
  40a710:	ldr	x21, [sp, #48]
  40a714:	ldp	x29, x30, [sp, #32]
  40a718:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a71c:	add	x1, x1, #0x755
  40a720:	add	sp, sp, #0x50
  40a724:	b	401e80 <fprintf@plt>
  40a728:	ldp	x8, x9, [x20, #48]
  40a72c:	ldp	x2, x3, [x20]
  40a730:	ldp	x4, x5, [x20, #16]
  40a734:	ldp	x6, x7, [x20, #32]
  40a738:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a73c:	add	x1, x1, #0x820
  40a740:	str	x9, [sp, #8]
  40a744:	b	40a7e0 <argp_parse@@Base+0x1638>
  40a748:	ldp	x2, x3, [x20]
  40a74c:	ldp	x4, x5, [x20, #16]
  40a750:	mov	x0, x19
  40a754:	ldp	x20, x19, [sp, #64]
  40a758:	ldr	x21, [sp, #48]
  40a75c:	ldp	x29, x30, [sp, #32]
  40a760:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a764:	add	x1, x1, #0x788
  40a768:	add	sp, sp, #0x50
  40a76c:	b	401e80 <fprintf@plt>
  40a770:	ldp	x2, x3, [x20]
  40a774:	ldp	x4, x5, [x20, #16]
  40a778:	ldr	x6, [x20, #32]
  40a77c:	mov	x0, x19
  40a780:	ldp	x20, x19, [sp, #64]
  40a784:	ldr	x21, [sp, #48]
  40a788:	ldp	x29, x30, [sp, #32]
  40a78c:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a790:	add	x1, x1, #0x7a8
  40a794:	add	sp, sp, #0x50
  40a798:	b	401e80 <fprintf@plt>
  40a79c:	ldp	x2, x3, [x20]
  40a7a0:	ldp	x4, x5, [x20, #16]
  40a7a4:	ldp	x6, x7, [x20, #32]
  40a7a8:	mov	x0, x19
  40a7ac:	ldp	x20, x19, [sp, #64]
  40a7b0:	ldr	x21, [sp, #48]
  40a7b4:	ldp	x29, x30, [sp, #32]
  40a7b8:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a7bc:	add	x1, x1, #0x7cc
  40a7c0:	add	sp, sp, #0x50
  40a7c4:	b	401e80 <fprintf@plt>
  40a7c8:	ldp	x2, x3, [x20]
  40a7cc:	ldp	x4, x5, [x20, #16]
  40a7d0:	ldp	x6, x7, [x20, #32]
  40a7d4:	ldr	x8, [x20, #48]
  40a7d8:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a7dc:	add	x1, x1, #0x7f4
  40a7e0:	str	x8, [sp]
  40a7e4:	b	40a80c <argp_parse@@Base+0x1664>
  40a7e8:	ldr	q0, [x20, #48]
  40a7ec:	ldr	x8, [x20, #64]
  40a7f0:	ldp	x2, x3, [x20]
  40a7f4:	ldp	x4, x5, [x20, #16]
  40a7f8:	ldp	x6, x7, [x20, #32]
  40a7fc:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40a800:	str	x8, [sp, #16]
  40a804:	add	x1, x1, #0x850
  40a808:	str	q0, [sp]
  40a80c:	mov	x0, x19
  40a810:	bl	401e80 <fprintf@plt>
  40a814:	ldp	x20, x19, [sp, #64]
  40a818:	ldr	x21, [sp, #48]
  40a81c:	ldp	x29, x30, [sp, #32]
  40a820:	add	sp, sp, #0x50
  40a824:	ret
  40a828:	bl	401c90 <abort@plt>
  40a82c:	mov	x8, xzr
  40a830:	ldr	x9, [x4, x8, lsl #3]
  40a834:	add	x8, x8, #0x1
  40a838:	cbnz	x9, 40a830 <argp_parse@@Base+0x1688>
  40a83c:	sub	x5, x8, #0x1
  40a840:	b	40a5e4 <argp_parse@@Base+0x143c>
  40a844:	sub	sp, sp, #0x60
  40a848:	stp	x29, x30, [sp, #80]
  40a84c:	ldr	w9, [x4, #24]
  40a850:	add	x29, sp, #0x50
  40a854:	mov	w8, w9
  40a858:	tbz	w9, #31, 40a88c <argp_parse@@Base+0x16e4>
  40a85c:	add	w8, w9, #0x8
  40a860:	cmn	w9, #0x8
  40a864:	str	w8, [x4, #24]
  40a868:	b.gt	40a88c <argp_parse@@Base+0x16e4>
  40a86c:	ldr	x10, [x4, #8]
  40a870:	sxtw	x9, w9
  40a874:	add	x9, x10, x9
  40a878:	ldr	x9, [x9]
  40a87c:	str	x9, [sp]
  40a880:	cbnz	x9, 40a8a4 <argp_parse@@Base+0x16fc>
  40a884:	mov	x5, xzr
  40a888:	b	40ab44 <argp_parse@@Base+0x199c>
  40a88c:	ldr	x9, [x4]
  40a890:	add	x10, x9, #0x8
  40a894:	str	x10, [x4]
  40a898:	ldr	x9, [x9]
  40a89c:	str	x9, [sp]
  40a8a0:	cbz	x9, 40a884 <argp_parse@@Base+0x16dc>
  40a8a4:	tbnz	w8, #31, 40a8b0 <argp_parse@@Base+0x1708>
  40a8a8:	mov	w9, w8
  40a8ac:	b	40a8dc <argp_parse@@Base+0x1734>
  40a8b0:	add	w9, w8, #0x8
  40a8b4:	cmn	w8, #0x8
  40a8b8:	str	w9, [x4, #24]
  40a8bc:	b.gt	40a8dc <argp_parse@@Base+0x1734>
  40a8c0:	ldr	x10, [x4, #8]
  40a8c4:	add	x8, x10, w8, sxtw
  40a8c8:	ldr	x8, [x8]
  40a8cc:	str	x8, [sp, #8]
  40a8d0:	cbnz	x8, 40a8f4 <argp_parse@@Base+0x174c>
  40a8d4:	mov	w5, #0x1                   	// #1
  40a8d8:	b	40ab44 <argp_parse@@Base+0x199c>
  40a8dc:	ldr	x8, [x4]
  40a8e0:	add	x10, x8, #0x8
  40a8e4:	str	x10, [x4]
  40a8e8:	ldr	x8, [x8]
  40a8ec:	str	x8, [sp, #8]
  40a8f0:	cbz	x8, 40a8d4 <argp_parse@@Base+0x172c>
  40a8f4:	tbnz	w9, #31, 40a900 <argp_parse@@Base+0x1758>
  40a8f8:	mov	w8, w9
  40a8fc:	b	40a92c <argp_parse@@Base+0x1784>
  40a900:	add	w8, w9, #0x8
  40a904:	cmn	w9, #0x8
  40a908:	str	w8, [x4, #24]
  40a90c:	b.gt	40a92c <argp_parse@@Base+0x1784>
  40a910:	ldr	x10, [x4, #8]
  40a914:	add	x9, x10, w9, sxtw
  40a918:	ldr	x9, [x9]
  40a91c:	str	x9, [sp, #16]
  40a920:	cbnz	x9, 40a944 <argp_parse@@Base+0x179c>
  40a924:	mov	w5, #0x2                   	// #2
  40a928:	b	40ab44 <argp_parse@@Base+0x199c>
  40a92c:	ldr	x9, [x4]
  40a930:	add	x10, x9, #0x8
  40a934:	str	x10, [x4]
  40a938:	ldr	x9, [x9]
  40a93c:	str	x9, [sp, #16]
  40a940:	cbz	x9, 40a924 <argp_parse@@Base+0x177c>
  40a944:	tbnz	w8, #31, 40a950 <argp_parse@@Base+0x17a8>
  40a948:	mov	w9, w8
  40a94c:	b	40a97c <argp_parse@@Base+0x17d4>
  40a950:	add	w9, w8, #0x8
  40a954:	cmn	w8, #0x8
  40a958:	str	w9, [x4, #24]
  40a95c:	b.gt	40a97c <argp_parse@@Base+0x17d4>
  40a960:	ldr	x10, [x4, #8]
  40a964:	add	x8, x10, w8, sxtw
  40a968:	ldr	x8, [x8]
  40a96c:	str	x8, [sp, #24]
  40a970:	cbnz	x8, 40a994 <argp_parse@@Base+0x17ec>
  40a974:	mov	w5, #0x3                   	// #3
  40a978:	b	40ab44 <argp_parse@@Base+0x199c>
  40a97c:	ldr	x8, [x4]
  40a980:	add	x10, x8, #0x8
  40a984:	str	x10, [x4]
  40a988:	ldr	x8, [x8]
  40a98c:	str	x8, [sp, #24]
  40a990:	cbz	x8, 40a974 <argp_parse@@Base+0x17cc>
  40a994:	tbnz	w9, #31, 40a9a0 <argp_parse@@Base+0x17f8>
  40a998:	mov	w8, w9
  40a99c:	b	40a9cc <argp_parse@@Base+0x1824>
  40a9a0:	add	w8, w9, #0x8
  40a9a4:	cmn	w9, #0x8
  40a9a8:	str	w8, [x4, #24]
  40a9ac:	b.gt	40a9cc <argp_parse@@Base+0x1824>
  40a9b0:	ldr	x10, [x4, #8]
  40a9b4:	add	x9, x10, w9, sxtw
  40a9b8:	ldr	x9, [x9]
  40a9bc:	str	x9, [sp, #32]
  40a9c0:	cbnz	x9, 40a9e4 <argp_parse@@Base+0x183c>
  40a9c4:	mov	w5, #0x4                   	// #4
  40a9c8:	b	40ab44 <argp_parse@@Base+0x199c>
  40a9cc:	ldr	x9, [x4]
  40a9d0:	add	x10, x9, #0x8
  40a9d4:	str	x10, [x4]
  40a9d8:	ldr	x9, [x9]
  40a9dc:	str	x9, [sp, #32]
  40a9e0:	cbz	x9, 40a9c4 <argp_parse@@Base+0x181c>
  40a9e4:	tbnz	w8, #31, 40a9f0 <argp_parse@@Base+0x1848>
  40a9e8:	mov	w9, w8
  40a9ec:	b	40aa0c <argp_parse@@Base+0x1864>
  40a9f0:	add	w9, w8, #0x8
  40a9f4:	cmn	w8, #0x8
  40a9f8:	str	w9, [x4, #24]
  40a9fc:	b.gt	40aa0c <argp_parse@@Base+0x1864>
  40aa00:	ldr	x10, [x4, #8]
  40aa04:	add	x8, x10, w8, sxtw
  40aa08:	b	40aa18 <argp_parse@@Base+0x1870>
  40aa0c:	ldr	x8, [x4]
  40aa10:	add	x10, x8, #0x8
  40aa14:	str	x10, [x4]
  40aa18:	ldr	x8, [x8]
  40aa1c:	str	x8, [sp, #40]
  40aa20:	cbz	x8, 40aa30 <argp_parse@@Base+0x1888>
  40aa24:	tbnz	w9, #31, 40aa38 <argp_parse@@Base+0x1890>
  40aa28:	mov	w8, w9
  40aa2c:	b	40aa54 <argp_parse@@Base+0x18ac>
  40aa30:	mov	w5, #0x5                   	// #5
  40aa34:	b	40ab44 <argp_parse@@Base+0x199c>
  40aa38:	add	w8, w9, #0x8
  40aa3c:	cmn	w9, #0x8
  40aa40:	str	w8, [x4, #24]
  40aa44:	b.gt	40aa54 <argp_parse@@Base+0x18ac>
  40aa48:	ldr	x10, [x4, #8]
  40aa4c:	add	x9, x10, w9, sxtw
  40aa50:	b	40aa60 <argp_parse@@Base+0x18b8>
  40aa54:	ldr	x9, [x4]
  40aa58:	add	x10, x9, #0x8
  40aa5c:	str	x10, [x4]
  40aa60:	ldr	x9, [x9]
  40aa64:	str	x9, [sp, #48]
  40aa68:	cbz	x9, 40aa78 <argp_parse@@Base+0x18d0>
  40aa6c:	tbnz	w8, #31, 40aa80 <argp_parse@@Base+0x18d8>
  40aa70:	mov	w9, w8
  40aa74:	b	40aa9c <argp_parse@@Base+0x18f4>
  40aa78:	mov	w5, #0x6                   	// #6
  40aa7c:	b	40ab44 <argp_parse@@Base+0x199c>
  40aa80:	add	w9, w8, #0x8
  40aa84:	cmn	w8, #0x8
  40aa88:	str	w9, [x4, #24]
  40aa8c:	b.gt	40aa9c <argp_parse@@Base+0x18f4>
  40aa90:	ldr	x10, [x4, #8]
  40aa94:	add	x8, x10, w8, sxtw
  40aa98:	b	40aaa8 <argp_parse@@Base+0x1900>
  40aa9c:	ldr	x8, [x4]
  40aaa0:	add	x10, x8, #0x8
  40aaa4:	str	x10, [x4]
  40aaa8:	ldr	x8, [x8]
  40aaac:	str	x8, [sp, #56]
  40aab0:	cbz	x8, 40aac0 <argp_parse@@Base+0x1918>
  40aab4:	tbnz	w9, #31, 40aac8 <argp_parse@@Base+0x1920>
  40aab8:	mov	w8, w9
  40aabc:	b	40aae4 <argp_parse@@Base+0x193c>
  40aac0:	mov	w5, #0x7                   	// #7
  40aac4:	b	40ab44 <argp_parse@@Base+0x199c>
  40aac8:	add	w8, w9, #0x8
  40aacc:	cmn	w9, #0x8
  40aad0:	str	w8, [x4, #24]
  40aad4:	b.gt	40aae4 <argp_parse@@Base+0x193c>
  40aad8:	ldr	x10, [x4, #8]
  40aadc:	add	x9, x10, w9, sxtw
  40aae0:	b	40aaf0 <argp_parse@@Base+0x1948>
  40aae4:	ldr	x9, [x4]
  40aae8:	add	x10, x9, #0x8
  40aaec:	str	x10, [x4]
  40aaf0:	ldr	x9, [x9]
  40aaf4:	str	x9, [sp, #64]
  40aaf8:	cbz	x9, 40ab40 <argp_parse@@Base+0x1998>
  40aafc:	tbz	w8, #31, 40ab1c <argp_parse@@Base+0x1974>
  40ab00:	add	w9, w8, #0x8
  40ab04:	cmn	w8, #0x8
  40ab08:	str	w9, [x4, #24]
  40ab0c:	b.gt	40ab1c <argp_parse@@Base+0x1974>
  40ab10:	ldr	x9, [x4, #8]
  40ab14:	add	x8, x9, w8, sxtw
  40ab18:	b	40ab28 <argp_parse@@Base+0x1980>
  40ab1c:	ldr	x8, [x4]
  40ab20:	add	x9, x8, #0x8
  40ab24:	str	x9, [x4]
  40ab28:	ldr	x8, [x8]
  40ab2c:	str	x8, [sp, #72]
  40ab30:	cmp	x8, #0x0
  40ab34:	mov	w8, #0x9                   	// #9
  40ab38:	cinc	x5, x8, ne  // ne = any
  40ab3c:	b	40ab44 <argp_parse@@Base+0x199c>
  40ab40:	mov	w5, #0x8                   	// #8
  40ab44:	mov	x4, sp
  40ab48:	bl	40a5e4 <argp_parse@@Base+0x143c>
  40ab4c:	ldp	x29, x30, [sp, #80]
  40ab50:	add	sp, sp, #0x60
  40ab54:	ret
  40ab58:	sub	sp, sp, #0xf0
  40ab5c:	stp	x29, x30, [sp, #224]
  40ab60:	add	x29, sp, #0xe0
  40ab64:	mov	x8, #0xffffffffffffffe0    	// #-32
  40ab68:	mov	x9, sp
  40ab6c:	sub	x10, x29, #0x60
  40ab70:	movk	x8, #0xff80, lsl #32
  40ab74:	add	x11, x29, #0x10
  40ab78:	add	x9, x9, #0x80
  40ab7c:	add	x10, x10, #0x20
  40ab80:	stp	x9, x8, [x29, #-16]
  40ab84:	stp	x11, x10, [x29, #-32]
  40ab88:	stp	x4, x5, [x29, #-96]
  40ab8c:	stp	x6, x7, [x29, #-80]
  40ab90:	stp	q0, q1, [sp]
  40ab94:	ldp	q0, q1, [x29, #-32]
  40ab98:	sub	x4, x29, #0x40
  40ab9c:	stp	q2, q3, [sp, #32]
  40aba0:	stp	q4, q5, [sp, #64]
  40aba4:	stp	q6, q7, [sp, #96]
  40aba8:	stp	q0, q1, [x29, #-64]
  40abac:	bl	40a844 <argp_parse@@Base+0x169c>
  40abb0:	ldp	x29, x30, [sp, #224]
  40abb4:	add	sp, sp, #0xf0
  40abb8:	ret
  40abbc:	stp	x29, x30, [sp, #-16]!
  40abc0:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  40abc4:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40abc8:	add	x0, x0, #0x8c0
  40abcc:	add	x1, x1, #0x8d5
  40abd0:	mov	x29, sp
  40abd4:	bl	401e30 <printf@plt>
  40abd8:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  40abdc:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40abe0:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  40abe4:	add	x0, x0, #0x8eb
  40abe8:	add	x1, x1, #0x5fe
  40abec:	add	x2, x2, #0x8ff
  40abf0:	bl	401e30 <printf@plt>
  40abf4:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40abf8:	ldr	x3, [x8, #1136]
  40abfc:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  40ac00:	add	x0, x0, #0x926
  40ac04:	mov	w1, #0x3f                  	// #63
  40ac08:	mov	w2, #0x1                   	// #1
  40ac0c:	ldp	x29, x30, [sp], #16
  40ac10:	b	401d30 <fwrite@plt>
  40ac14:	stp	x29, x30, [sp, #-32]!
  40ac18:	umulh	x8, x1, x0
  40ac1c:	str	x19, [sp, #16]
  40ac20:	mov	x29, sp
  40ac24:	cbnz	x8, 40ac48 <argp_parse@@Base+0x1aa0>
  40ac28:	mul	x19, x1, x0
  40ac2c:	mov	x0, x19
  40ac30:	bl	401ba0 <malloc@plt>
  40ac34:	cbz	x19, 40ac3c <argp_parse@@Base+0x1a94>
  40ac38:	cbz	x0, 40ac48 <argp_parse@@Base+0x1aa0>
  40ac3c:	ldr	x19, [sp, #16]
  40ac40:	ldp	x29, x30, [sp], #32
  40ac44:	ret
  40ac48:	bl	40af14 <argp_parse@@Base+0x1d6c>
  40ac4c:	stp	x29, x30, [sp, #-32]!
  40ac50:	str	x19, [sp, #16]
  40ac54:	mov	x29, sp
  40ac58:	mov	x19, x0
  40ac5c:	bl	401ba0 <malloc@plt>
  40ac60:	cbz	x19, 40ac68 <argp_parse@@Base+0x1ac0>
  40ac64:	cbz	x0, 40ac74 <argp_parse@@Base+0x1acc>
  40ac68:	ldr	x19, [sp, #16]
  40ac6c:	ldp	x29, x30, [sp], #32
  40ac70:	ret
  40ac74:	bl	40af14 <argp_parse@@Base+0x1d6c>
  40ac78:	stp	x29, x30, [sp, #-32]!
  40ac7c:	umulh	x8, x2, x1
  40ac80:	str	x19, [sp, #16]
  40ac84:	mov	x29, sp
  40ac88:	cbnz	x8, 40acc0 <argp_parse@@Base+0x1b18>
  40ac8c:	mul	x19, x2, x1
  40ac90:	cbz	x0, 40aca4 <argp_parse@@Base+0x1afc>
  40ac94:	cbnz	x19, 40aca4 <argp_parse@@Base+0x1afc>
  40ac98:	bl	401cf0 <free@plt>
  40ac9c:	mov	x0, xzr
  40aca0:	b	40acb4 <argp_parse@@Base+0x1b0c>
  40aca4:	mov	x1, x19
  40aca8:	bl	401c30 <realloc@plt>
  40acac:	cbz	x19, 40acb4 <argp_parse@@Base+0x1b0c>
  40acb0:	cbz	x0, 40acc0 <argp_parse@@Base+0x1b18>
  40acb4:	ldr	x19, [sp, #16]
  40acb8:	ldp	x29, x30, [sp], #32
  40acbc:	ret
  40acc0:	bl	40af14 <argp_parse@@Base+0x1d6c>
  40acc4:	stp	x29, x30, [sp, #-32]!
  40acc8:	str	x19, [sp, #16]
  40accc:	mov	x19, x1
  40acd0:	mov	x29, sp
  40acd4:	cbz	x0, 40ace8 <argp_parse@@Base+0x1b40>
  40acd8:	cbnz	x19, 40ace8 <argp_parse@@Base+0x1b40>
  40acdc:	bl	401cf0 <free@plt>
  40ace0:	mov	x0, xzr
  40ace4:	b	40acf8 <argp_parse@@Base+0x1b50>
  40ace8:	mov	x1, x19
  40acec:	bl	401c30 <realloc@plt>
  40acf0:	cbz	x19, 40acf8 <argp_parse@@Base+0x1b50>
  40acf4:	cbz	x0, 40ad04 <argp_parse@@Base+0x1b5c>
  40acf8:	ldr	x19, [sp, #16]
  40acfc:	ldp	x29, x30, [sp], #32
  40ad00:	ret
  40ad04:	bl	40af14 <argp_parse@@Base+0x1d6c>
  40ad08:	stp	x29, x30, [sp, #-32]!
  40ad0c:	ldr	x8, [x1]
  40ad10:	str	x19, [sp, #16]
  40ad14:	mov	x29, sp
  40ad18:	cbz	x0, 40ad58 <argp_parse@@Base+0x1bb0>
  40ad1c:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40ad20:	udiv	x9, x9, x2
  40ad24:	cmp	x9, x8
  40ad28:	b.ls	40ad84 <argp_parse@@Base+0x1bdc>  // b.plast
  40ad2c:	add	x8, x8, x8, lsr #1
  40ad30:	add	x8, x8, #0x1
  40ad34:	mul	x19, x8, x2
  40ad38:	str	x8, [x1]
  40ad3c:	cbz	x19, 40ad88 <argp_parse@@Base+0x1be0>
  40ad40:	mov	x1, x19
  40ad44:	bl	401c30 <realloc@plt>
  40ad48:	cbnz	x19, 40ad80 <argp_parse@@Base+0x1bd8>
  40ad4c:	ldr	x19, [sp, #16]
  40ad50:	ldp	x29, x30, [sp], #32
  40ad54:	ret
  40ad58:	cbnz	x8, 40ad6c <argp_parse@@Base+0x1bc4>
  40ad5c:	mov	w8, #0x80                  	// #128
  40ad60:	udiv	x8, x8, x2
  40ad64:	cmp	x2, #0x80
  40ad68:	cinc	x8, x8, hi  // hi = pmore
  40ad6c:	mul	x19, x8, x2
  40ad70:	str	x8, [x1]
  40ad74:	mov	x1, x19
  40ad78:	bl	401c30 <realloc@plt>
  40ad7c:	cbz	x19, 40ad4c <argp_parse@@Base+0x1ba4>
  40ad80:	cbnz	x0, 40ad4c <argp_parse@@Base+0x1ba4>
  40ad84:	bl	40af14 <argp_parse@@Base+0x1d6c>
  40ad88:	bl	401cf0 <free@plt>
  40ad8c:	mov	x0, xzr
  40ad90:	ldr	x19, [sp, #16]
  40ad94:	ldp	x29, x30, [sp], #32
  40ad98:	ret
  40ad9c:	stp	x29, x30, [sp, #-32]!
  40ada0:	str	x19, [sp, #16]
  40ada4:	mov	x29, sp
  40ada8:	mov	x19, x0
  40adac:	bl	401ba0 <malloc@plt>
  40adb0:	cbz	x19, 40adb8 <argp_parse@@Base+0x1c10>
  40adb4:	cbz	x0, 40adc4 <argp_parse@@Base+0x1c1c>
  40adb8:	ldr	x19, [sp, #16]
  40adbc:	ldp	x29, x30, [sp], #32
  40adc0:	ret
  40adc4:	bl	40af14 <argp_parse@@Base+0x1d6c>
  40adc8:	stp	x29, x30, [sp, #-32]!
  40adcc:	ldr	x8, [x1]
  40add0:	str	x19, [sp, #16]
  40add4:	mov	x29, sp
  40add8:	cbz	x0, 40ae10 <argp_parse@@Base+0x1c68>
  40addc:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40ade0:	cmp	x8, x9
  40ade4:	b.cs	40ae30 <argp_parse@@Base+0x1c88>  // b.hs, b.nlast
  40ade8:	add	x8, x8, x8, lsr #1
  40adec:	adds	x19, x8, #0x1
  40adf0:	str	x19, [x1]
  40adf4:	b.eq	40ae34 <argp_parse@@Base+0x1c8c>  // b.none
  40adf8:	mov	x1, x19
  40adfc:	bl	401c30 <realloc@plt>
  40ae00:	cbnz	x19, 40ae2c <argp_parse@@Base+0x1c84>
  40ae04:	ldr	x19, [sp, #16]
  40ae08:	ldp	x29, x30, [sp], #32
  40ae0c:	ret
  40ae10:	cmp	x8, #0x0
  40ae14:	mov	w9, #0x80                  	// #128
  40ae18:	csel	x19, x9, x8, eq  // eq = none
  40ae1c:	str	x19, [x1]
  40ae20:	mov	x1, x19
  40ae24:	bl	401c30 <realloc@plt>
  40ae28:	cbz	x19, 40ae04 <argp_parse@@Base+0x1c5c>
  40ae2c:	cbnz	x0, 40ae04 <argp_parse@@Base+0x1c5c>
  40ae30:	bl	40af14 <argp_parse@@Base+0x1d6c>
  40ae34:	bl	401cf0 <free@plt>
  40ae38:	mov	x0, xzr
  40ae3c:	ldr	x19, [sp, #16]
  40ae40:	ldp	x29, x30, [sp], #32
  40ae44:	ret
  40ae48:	stp	x29, x30, [sp, #-32]!
  40ae4c:	str	x19, [sp, #16]
  40ae50:	mov	x29, sp
  40ae54:	mov	x19, x0
  40ae58:	bl	401ba0 <malloc@plt>
  40ae5c:	cbz	x19, 40ae64 <argp_parse@@Base+0x1cbc>
  40ae60:	cbz	x0, 40ae78 <argp_parse@@Base+0x1cd0>
  40ae64:	mov	x2, x19
  40ae68:	ldr	x19, [sp, #16]
  40ae6c:	mov	w1, wzr
  40ae70:	ldp	x29, x30, [sp], #32
  40ae74:	b	401be0 <memset@plt>
  40ae78:	bl	40af14 <argp_parse@@Base+0x1d6c>
  40ae7c:	stp	x29, x30, [sp, #-16]!
  40ae80:	mov	x29, sp
  40ae84:	bl	401c10 <calloc@plt>
  40ae88:	cbz	x0, 40ae94 <argp_parse@@Base+0x1cec>
  40ae8c:	ldp	x29, x30, [sp], #16
  40ae90:	ret
  40ae94:	bl	40af14 <argp_parse@@Base+0x1d6c>
  40ae98:	stp	x29, x30, [sp, #-32]!
  40ae9c:	stp	x20, x19, [sp, #16]
  40aea0:	mov	x20, x0
  40aea4:	mov	x0, x1
  40aea8:	mov	x29, sp
  40aeac:	mov	x19, x1
  40aeb0:	bl	401ba0 <malloc@plt>
  40aeb4:	cbz	x19, 40aebc <argp_parse@@Base+0x1d14>
  40aeb8:	cbz	x0, 40aed0 <argp_parse@@Base+0x1d28>
  40aebc:	mov	x1, x20
  40aec0:	mov	x2, x19
  40aec4:	ldp	x20, x19, [sp, #16]
  40aec8:	ldp	x29, x30, [sp], #32
  40aecc:	b	401a60 <memcpy@plt>
  40aed0:	bl	40af14 <argp_parse@@Base+0x1d6c>
  40aed4:	stp	x29, x30, [sp, #-32]!
  40aed8:	stp	x20, x19, [sp, #16]
  40aedc:	mov	x29, sp
  40aee0:	mov	x19, x0
  40aee4:	bl	401ac0 <strlen@plt>
  40aee8:	add	x20, x0, #0x1
  40aeec:	mov	x0, x20
  40aef0:	bl	401ba0 <malloc@plt>
  40aef4:	cbz	x20, 40aefc <argp_parse@@Base+0x1d54>
  40aef8:	cbz	x0, 40af10 <argp_parse@@Base+0x1d68>
  40aefc:	mov	x1, x19
  40af00:	mov	x2, x20
  40af04:	ldp	x20, x19, [sp, #16]
  40af08:	ldp	x29, x30, [sp], #32
  40af0c:	b	401a60 <memcpy@plt>
  40af10:	bl	40af14 <argp_parse@@Base+0x1d6c>
  40af14:	stp	x29, x30, [sp, #-16]!
  40af18:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40af1c:	ldr	w0, [x8, #1096]
  40af20:	adrp	x2, 40f000 <argp_failure@@Base+0x2610>
  40af24:	adrp	x3, 412000 <argp_failure@@Base+0x5610>
  40af28:	add	x2, x2, #0xf99
  40af2c:	add	x3, x3, #0x995
  40af30:	mov	w1, wzr
  40af34:	mov	x29, sp
  40af38:	bl	401af0 <error@plt>
  40af3c:	bl	401c90 <abort@plt>
  40af40:	mov	w5, wzr
  40af44:	mov	w6, wzr
  40af48:	b	40f558 <argp_failure@@Base+0x2b68>
  40af4c:	mov	x6, x5
  40af50:	mov	w5, wzr
  40af54:	mov	w7, wzr
  40af58:	b	40e4e4 <argp_failure@@Base+0x1af4>
  40af5c:	mov	w5, #0x1                   	// #1
  40af60:	mov	w6, wzr
  40af64:	b	40f558 <argp_failure@@Base+0x2b68>
  40af68:	mov	x6, x5
  40af6c:	mov	w5, #0x1                   	// #1
  40af70:	mov	w7, wzr
  40af74:	b	40e4e4 <argp_failure@@Base+0x1af4>
  40af78:	sub	sp, sp, #0xe0
  40af7c:	stp	x29, x30, [sp, #208]
  40af80:	add	x29, sp, #0xd0
  40af84:	mov	x9, #0xffffffffffffffd0    	// #-48
  40af88:	mov	x10, sp
  40af8c:	sub	x11, x29, #0x50
  40af90:	movk	x9, #0xff80, lsl #32
  40af94:	add	x12, x29, #0x10
  40af98:	mov	x8, #0xffffffffffffffd0    	// #-48
  40af9c:	add	x10, x10, #0x80
  40afa0:	add	x11, x11, #0x30
  40afa4:	stp	x2, x3, [x29, #-80]
  40afa8:	stp	x4, x5, [x29, #-64]
  40afac:	stp	x6, x7, [x29, #-48]
  40afb0:	stp	q1, q2, [sp, #16]
  40afb4:	stp	q3, q4, [sp, #48]
  40afb8:	str	q0, [sp]
  40afbc:	stp	q5, q6, [sp, #80]
  40afc0:	str	q7, [sp, #112]
  40afc4:	stp	x10, x9, [x29, #-16]
  40afc8:	stp	x12, x11, [x29, #-32]
  40afcc:	tbz	w8, #31, 40afec <argp_parse@@Base+0x1e44>
  40afd0:	add	w9, w8, #0x8
  40afd4:	cmn	w8, #0x8
  40afd8:	stur	w9, [x29, #-8]
  40afdc:	b.gt	40afec <argp_parse@@Base+0x1e44>
  40afe0:	ldur	x9, [x29, #-24]
  40afe4:	add	x8, x9, x8
  40afe8:	b	40aff8 <argp_parse@@Base+0x1e50>
  40afec:	ldur	x8, [x29, #-32]
  40aff0:	add	x9, x8, #0x8
  40aff4:	stur	x9, [x29, #-32]
  40aff8:	ldr	x2, [x8]
  40affc:	mov	w1, w1
  40b000:	bl	401e90 <ioctl@plt>
  40b004:	ldp	x29, x30, [sp, #208]
  40b008:	add	sp, sp, #0xe0
  40b00c:	ret

000000000040b010 <_obstack_begin@@Base>:
  40b010:	stp	x29, x30, [sp, #-48]!
  40b014:	stp	x22, x21, [sp, #16]
  40b018:	stp	x20, x19, [sp, #32]
  40b01c:	ldrb	w8, [x0, #80]
  40b020:	cmp	x2, #0x0
  40b024:	mov	w9, #0x10                  	// #16
  40b028:	csel	x21, x9, x2, eq  // eq = none
  40b02c:	mov	w9, #0xfe0                 	// #4064
  40b030:	cmp	x1, #0x0
  40b034:	mov	x19, x0
  40b038:	str	x4, [x0, #64]
  40b03c:	csel	x0, x9, x1, eq  // eq = none
  40b040:	and	w8, w8, #0xfe
  40b044:	sub	x22, x21, #0x1
  40b048:	mov	x29, sp
  40b04c:	strb	w8, [x19, #80]
  40b050:	str	x0, [x19]
  40b054:	stp	x22, x3, [x19, #48]
  40b058:	blr	x3
  40b05c:	mov	x20, x0
  40b060:	str	x0, [x19, #8]
  40b064:	cbnz	x0, 40b074 <_obstack_begin@@Base+0x64>
  40b068:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40b06c:	ldr	x8, [x8, #1048]
  40b070:	blr	x8
  40b074:	ldr	x10, [x19]
  40b078:	add	x8, x20, x22
  40b07c:	neg	x9, x21
  40b080:	add	x8, x8, #0x10
  40b084:	and	x8, x8, x9
  40b088:	stp	x8, x8, [x19, #16]
  40b08c:	add	x8, x20, x10
  40b090:	str	x8, [x20]
  40b094:	str	x8, [x19, #32]
  40b098:	str	xzr, [x20, #8]
  40b09c:	ldrb	w8, [x19, #80]
  40b0a0:	mov	w0, #0x1                   	// #1
  40b0a4:	and	w8, w8, #0xfffffff9
  40b0a8:	strb	w8, [x19, #80]
  40b0ac:	ldp	x20, x19, [sp, #32]
  40b0b0:	ldp	x22, x21, [sp, #16]
  40b0b4:	ldp	x29, x30, [sp], #48
  40b0b8:	ret

000000000040b0bc <_obstack_begin_1@@Base>:
  40b0bc:	stp	x29, x30, [sp, #-48]!
  40b0c0:	stp	x22, x21, [sp, #16]
  40b0c4:	stp	x20, x19, [sp, #32]
  40b0c8:	ldrb	w8, [x0, #80]
  40b0cc:	cmp	x2, #0x0
  40b0d0:	mov	w9, #0x10                  	// #16
  40b0d4:	csel	x21, x9, x2, eq  // eq = none
  40b0d8:	mov	w9, #0xfe0                 	// #4064
  40b0dc:	cmp	x1, #0x0
  40b0e0:	csel	x1, x9, x1, eq  // eq = none
  40b0e4:	orr	w8, w8, #0x1
  40b0e8:	sub	x22, x21, #0x1
  40b0ec:	mov	x19, x0
  40b0f0:	stp	x4, x5, [x0, #64]
  40b0f4:	strb	w8, [x0, #80]
  40b0f8:	str	x1, [x0]
  40b0fc:	stp	x22, x3, [x0, #48]
  40b100:	mov	x0, x5
  40b104:	mov	x29, sp
  40b108:	blr	x3
  40b10c:	mov	x20, x0
  40b110:	str	x0, [x19, #8]
  40b114:	cbnz	x0, 40b124 <_obstack_begin_1@@Base+0x68>
  40b118:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40b11c:	ldr	x8, [x8, #1048]
  40b120:	blr	x8
  40b124:	ldr	x10, [x19]
  40b128:	add	x8, x20, x22
  40b12c:	neg	x9, x21
  40b130:	add	x8, x8, #0x10
  40b134:	and	x8, x8, x9
  40b138:	stp	x8, x8, [x19, #16]
  40b13c:	add	x8, x20, x10
  40b140:	str	x8, [x20]
  40b144:	str	x8, [x19, #32]
  40b148:	str	xzr, [x20, #8]
  40b14c:	ldrb	w8, [x19, #80]
  40b150:	mov	w0, #0x1                   	// #1
  40b154:	and	w8, w8, #0xfffffff9
  40b158:	strb	w8, [x19, #80]
  40b15c:	ldp	x20, x19, [sp, #32]
  40b160:	ldp	x22, x21, [sp, #16]
  40b164:	ldp	x29, x30, [sp], #48
  40b168:	ret

000000000040b16c <_obstack_newchunk@@Base>:
  40b16c:	stp	x29, x30, [sp, #-80]!
  40b170:	str	x25, [sp, #16]
  40b174:	stp	x24, x23, [sp, #32]
  40b178:	stp	x22, x21, [sp, #48]
  40b17c:	stp	x20, x19, [sp, #64]
  40b180:	ldp	x9, x8, [x0, #16]
  40b184:	ldr	x10, [x0, #48]
  40b188:	ldp	x11, x21, [x0]
  40b18c:	mov	x19, x0
  40b190:	sub	x20, x8, x9
  40b194:	adds	x8, x20, x1
  40b198:	lsr	x9, x20, #3
  40b19c:	cset	w12, cs  // cs = hs, nlast
  40b1a0:	adds	x10, x8, x10
  40b1a4:	add	x9, x9, #0x64
  40b1a8:	cset	w8, cs  // cs = hs, nlast
  40b1ac:	adds	x9, x9, x10
  40b1b0:	csel	x9, x10, x9, cs  // cs = hs, nlast
  40b1b4:	cmp	x9, x11
  40b1b8:	csel	x22, x11, x9, cc  // cc = lo, ul, last
  40b1bc:	mov	x29, sp
  40b1c0:	tbnz	w12, #0, 40b200 <_obstack_newchunk@@Base+0x94>
  40b1c4:	tbnz	w8, #0, 40b200 <_obstack_newchunk@@Base+0x94>
  40b1c8:	ldrb	w8, [x19, #80]
  40b1cc:	tbnz	w8, #0, 40b1e8 <_obstack_newchunk@@Base+0x7c>
  40b1d0:	ldr	x8, [x19, #56]
  40b1d4:	mov	x0, x22
  40b1d8:	blr	x8
  40b1dc:	mov	x23, x0
  40b1e0:	cbnz	x0, 40b210 <_obstack_newchunk@@Base+0xa4>
  40b1e4:	b	40b200 <_obstack_newchunk@@Base+0x94>
  40b1e8:	ldr	x8, [x19, #56]
  40b1ec:	ldr	x0, [x19, #72]
  40b1f0:	mov	x1, x22
  40b1f4:	blr	x8
  40b1f8:	mov	x23, x0
  40b1fc:	cbnz	x0, 40b210 <_obstack_newchunk@@Base+0xa4>
  40b200:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40b204:	ldr	x8, [x8, #1048]
  40b208:	blr	x8
  40b20c:	mov	x23, xzr
  40b210:	add	x8, x23, x22
  40b214:	str	x23, [x19, #8]
  40b218:	str	x21, [x23, #8]
  40b21c:	str	x8, [x19, #32]
  40b220:	str	x8, [x23]
  40b224:	ldr	x25, [x19, #48]
  40b228:	ldr	x24, [x19, #16]
  40b22c:	mov	x2, x20
  40b230:	add	x8, x23, x25
  40b234:	add	x8, x8, #0x10
  40b238:	bic	x22, x8, x25
  40b23c:	mov	x0, x22
  40b240:	mov	x1, x24
  40b244:	bl	401a60 <memcpy@plt>
  40b248:	ldrb	w8, [x19, #80]
  40b24c:	tbnz	w8, #1, 40b294 <_obstack_newchunk@@Base+0x128>
  40b250:	add	x9, x21, x25
  40b254:	mvn	x8, x25
  40b258:	add	x9, x9, #0x10
  40b25c:	and	x8, x9, x8
  40b260:	cmp	x24, x8
  40b264:	b.ne	40b294 <_obstack_newchunk@@Base+0x128>  // b.any
  40b268:	ldr	x8, [x21, #8]
  40b26c:	str	x8, [x23, #8]
  40b270:	ldrb	w8, [x19, #80]
  40b274:	tbnz	w8, #0, 40b288 <_obstack_newchunk@@Base+0x11c>
  40b278:	ldr	x8, [x19, #64]
  40b27c:	mov	x0, x21
  40b280:	blr	x8
  40b284:	b	40b294 <_obstack_newchunk@@Base+0x128>
  40b288:	ldp	x8, x0, [x19, #64]
  40b28c:	mov	x1, x21
  40b290:	blr	x8
  40b294:	ldrb	w8, [x19, #80]
  40b298:	add	x9, x22, x20
  40b29c:	stp	x22, x9, [x19, #16]
  40b2a0:	ldr	x25, [sp, #16]
  40b2a4:	and	w8, w8, #0xfffffffd
  40b2a8:	strb	w8, [x19, #80]
  40b2ac:	ldp	x20, x19, [sp, #64]
  40b2b0:	ldp	x22, x21, [sp, #48]
  40b2b4:	ldp	x24, x23, [sp, #32]
  40b2b8:	ldp	x29, x30, [sp], #80
  40b2bc:	ret

000000000040b2c0 <_obstack_allocated_p@@Base>:
  40b2c0:	ldr	x8, [x0, #8]
  40b2c4:	cbnz	x8, 40b2d8 <_obstack_allocated_p@@Base+0x18>
  40b2c8:	mov	w0, wzr
  40b2cc:	ret
  40b2d0:	ldr	x8, [x8, #8]
  40b2d4:	cbz	x8, 40b2c8 <_obstack_allocated_p@@Base+0x8>
  40b2d8:	cmp	x8, x1
  40b2dc:	b.cs	40b2d0 <_obstack_allocated_p@@Base+0x10>  // b.hs, b.nlast
  40b2e0:	ldr	x9, [x8]
  40b2e4:	cmp	x9, x1
  40b2e8:	b.cc	40b2d0 <_obstack_allocated_p@@Base+0x10>  // b.lo, b.ul, b.last
  40b2ec:	mov	w0, #0x1                   	// #1
  40b2f0:	ret

000000000040b2f4 <_obstack_free@@Base>:
  40b2f4:	stp	x29, x30, [sp, #-48]!
  40b2f8:	stp	x20, x19, [sp, #32]
  40b2fc:	ldr	x8, [x0, #8]
  40b300:	mov	x20, x1
  40b304:	str	x21, [sp, #16]
  40b308:	mov	x29, sp
  40b30c:	cbz	x8, 40b368 <_obstack_free@@Base+0x74>
  40b310:	mov	x19, x0
  40b314:	b	40b338 <_obstack_free@@Base+0x44>
  40b318:	ldr	x9, [x19, #64]
  40b31c:	mov	x0, x8
  40b320:	blr	x9
  40b324:	ldrb	w8, [x19, #80]
  40b328:	orr	w8, w8, #0x2
  40b32c:	strb	w8, [x19, #80]
  40b330:	mov	x8, x21
  40b334:	cbz	x21, 40b368 <_obstack_free@@Base+0x74>
  40b338:	cmp	x8, x20
  40b33c:	b.cs	40b34c <_obstack_free@@Base+0x58>  // b.hs, b.nlast
  40b340:	ldr	x9, [x8]
  40b344:	cmp	x9, x20
  40b348:	b.cs	40b37c <_obstack_free@@Base+0x88>  // b.hs, b.nlast
  40b34c:	ldrb	w9, [x19, #80]
  40b350:	ldr	x21, [x8, #8]
  40b354:	tbz	w9, #0, 40b318 <_obstack_free@@Base+0x24>
  40b358:	ldp	x9, x0, [x19, #64]
  40b35c:	mov	x1, x8
  40b360:	blr	x9
  40b364:	b	40b324 <_obstack_free@@Base+0x30>
  40b368:	cbnz	x20, 40b394 <_obstack_free@@Base+0xa0>
  40b36c:	ldp	x20, x19, [sp, #32]
  40b370:	ldr	x21, [sp, #16]
  40b374:	ldp	x29, x30, [sp], #48
  40b378:	ret
  40b37c:	stp	x20, x9, [x19, #24]
  40b380:	stp	x8, x20, [x19, #8]
  40b384:	ldp	x20, x19, [sp, #32]
  40b388:	ldr	x21, [sp, #16]
  40b38c:	ldp	x29, x30, [sp], #48
  40b390:	ret
  40b394:	bl	401c90 <abort@plt>

000000000040b398 <_obstack_memory_used@@Base>:
  40b398:	ldr	x8, [x0, #8]
  40b39c:	cbz	x8, 40b3b8 <_obstack_memory_used@@Base+0x20>
  40b3a0:	mov	x0, xzr
  40b3a4:	sub	x10, x0, x8
  40b3a8:	ldp	x9, x8, [x8]
  40b3ac:	add	x0, x10, x9
  40b3b0:	cbnz	x8, 40b3a4 <_obstack_memory_used@@Base+0xc>
  40b3b4:	ret
  40b3b8:	mov	x0, xzr
  40b3bc:	ret
  40b3c0:	stp	x29, x30, [sp, #-16]!
  40b3c4:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40b3c8:	ldr	x0, [x8, #1128]
  40b3cc:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40b3d0:	adrp	x2, 412000 <argp_failure@@Base+0x5610>
  40b3d4:	add	x1, x1, #0x66b
  40b3d8:	add	x2, x2, #0x995
  40b3dc:	mov	x29, sp
  40b3e0:	bl	401e80 <fprintf@plt>
  40b3e4:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40b3e8:	ldr	w0, [x8, #1096]
  40b3ec:	bl	401ae0 <exit@plt>

000000000040b3f0 <argp_help@@Base>:
  40b3f0:	sub	sp, sp, #0x70
  40b3f4:	mov	x4, x3
  40b3f8:	mov	w3, w2
  40b3fc:	mov	x2, x1
  40b400:	movi	v0.2d, #0x0
  40b404:	mov	x1, sp
  40b408:	stp	x29, x30, [sp, #96]
  40b40c:	add	x29, sp, #0x60
  40b410:	str	xzr, [sp, #88]
  40b414:	stur	q0, [sp, #72]
  40b418:	stur	q0, [sp, #56]
  40b41c:	stur	q0, [sp, #40]
  40b420:	stur	q0, [sp, #24]
  40b424:	stur	q0, [sp, #8]
  40b428:	str	x0, [sp]
  40b42c:	bl	40b43c <argp_help@@Base+0x4c>
  40b430:	ldp	x29, x30, [sp, #96]
  40b434:	add	sp, sp, #0x70
  40b438:	ret
  40b43c:	stp	x29, x30, [sp, #-96]!
  40b440:	stp	x28, x27, [sp, #16]
  40b444:	stp	x26, x25, [sp, #32]
  40b448:	stp	x24, x23, [sp, #48]
  40b44c:	stp	x22, x21, [sp, #64]
  40b450:	stp	x20, x19, [sp, #80]
  40b454:	mov	x29, sp
  40b458:	sub	sp, sp, #0x80
  40b45c:	stp	x4, x0, [x29, #-96]
  40b460:	cbz	x2, 40c7a8 <argp_help@@Base+0x13b8>
  40b464:	mov	x0, x2
  40b468:	mov	w28, w3
  40b46c:	mov	x20, x2
  40b470:	mov	x19, x1
  40b474:	bl	401b00 <flockfile@plt>
  40b478:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40b47c:	ldr	w8, [x8, #1092]
  40b480:	stur	w28, [x29, #-68]
  40b484:	stur	x19, [x29, #-80]
  40b488:	cbnz	w8, 40b930 <argp_help@@Base+0x540>
  40b48c:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  40b490:	add	x0, x0, #0xb21
  40b494:	bl	401e60 <getenv@plt>
  40b498:	adrp	x19, 425000 <argp_failure@@Base+0x18610>
  40b49c:	add	x19, x19, #0x420
  40b4a0:	ldp	q0, q1, [x19]
  40b4a4:	ldr	x8, [x19, #32]
  40b4a8:	stp	q0, q1, [x29, #-48]
  40b4ac:	stur	x8, [x29, #-16]
  40b4b0:	cbz	x0, 40b930 <argp_help@@Base+0x540>
  40b4b4:	ldrb	w21, [x0]
  40b4b8:	mov	x23, x0
  40b4bc:	stur	x20, [x29, #-112]
  40b4c0:	cbz	w21, 40b868 <argp_help@@Base+0x478>
  40b4c4:	bl	401cc0 <__ctype_b_loc@plt>
  40b4c8:	adrp	x25, 412000 <argp_failure@@Base+0x5610>
  40b4cc:	adrp	x22, 412000 <argp_failure@@Base+0x5610>
  40b4d0:	mov	x24, x0
  40b4d4:	add	x25, x25, #0xb8d
  40b4d8:	add	x22, x22, #0x9a8
  40b4dc:	b	40b530 <argp_help@@Base+0x140>
  40b4e0:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40b4e4:	mov	w2, #0x7                   	// #7
  40b4e8:	mov	x0, x23
  40b4ec:	add	x1, x1, #0xc32
  40b4f0:	bl	401bc0 <strncmp@plt>
  40b4f4:	cbz	w0, 40b7a0 <argp_help@@Base+0x3b0>
  40b4f8:	ldur	x0, [x29, #-80]
  40b4fc:	mov	w1, wzr
  40b500:	mov	w2, wzr
  40b504:	mov	x3, x25
  40b508:	mov	w4, w28
  40b50c:	mov	x5, x23
  40b510:	bl	40c9f0 <argp_failure@@Base>
  40b514:	mov	x8, x27
  40b518:	ldrb	w9, [x8], #1
  40b51c:	ldur	w28, [x29, #-68]
  40b520:	cmp	w9, #0x2c
  40b524:	csel	x23, x8, x27, eq  // eq = none
  40b528:	ldrb	w21, [x23]
  40b52c:	cbz	w21, 40b868 <argp_help@@Base+0x478>
  40b530:	ldr	x8, [x24]
  40b534:	and	x9, x21, #0xff
  40b538:	ldrh	w9, [x8, x9, lsl #1]
  40b53c:	tbz	w9, #13, 40b54c <argp_help@@Base+0x15c>
  40b540:	ldrb	w21, [x23, #1]!
  40b544:	ldrh	w9, [x8, x21, lsl #1]
  40b548:	tbnz	w9, #13, 40b540 <argp_help@@Base+0x150>
  40b54c:	tbz	w9, #10, 40b844 <argp_help@@Base+0x454>
  40b550:	mov	w11, w21
  40b554:	mov	x10, x23
  40b558:	b	40b560 <argp_help@@Base+0x170>
  40b55c:	ldrb	w11, [x10, #1]!
  40b560:	and	x9, x11, #0xff
  40b564:	ldrh	w9, [x8, x9, lsl #1]
  40b568:	tbnz	w9, #3, 40b55c <argp_help@@Base+0x16c>
  40b56c:	and	w12, w11, #0xff
  40b570:	cmp	w12, #0x5f
  40b574:	b.eq	40b55c <argp_help@@Base+0x16c>  // b.none
  40b578:	cmp	w12, #0x2d
  40b57c:	b.eq	40b55c <argp_help@@Base+0x16c>  // b.none
  40b580:	mov	x27, x10
  40b584:	tbz	w9, #13, 40b598 <argp_help@@Base+0x1a8>
  40b588:	mov	x27, x10
  40b58c:	ldrb	w11, [x27, #1]!
  40b590:	ldrh	w9, [x8, x11, lsl #1]
  40b594:	tbnz	w9, #13, 40b58c <argp_help@@Base+0x19c>
  40b598:	ands	w11, w11, #0xff
  40b59c:	sub	x28, x10, x23
  40b5a0:	b.eq	40b5dc <argp_help@@Base+0x1ec>  // b.none
  40b5a4:	cmp	w11, #0x2c
  40b5a8:	b.eq	40b5dc <argp_help@@Base+0x1ec>  // b.none
  40b5ac:	cmp	w11, #0x3d
  40b5b0:	b.ne	40b5c0 <argp_help@@Base+0x1d0>  // b.any
  40b5b4:	ldrb	w9, [x27, #1]!
  40b5b8:	ldrh	w9, [x8, x9, lsl #1]
  40b5bc:	tbnz	w9, #13, 40b5b4 <argp_help@@Base+0x1c4>
  40b5c0:	tbnz	w9, #11, 40b638 <argp_help@@Base+0x248>
  40b5c4:	mov	w21, wzr
  40b5c8:	mov	w26, wzr
  40b5cc:	sub	x8, x28, #0x7
  40b5d0:	cmp	x8, #0x6
  40b5d4:	b.ls	40b680 <argp_help@@Base+0x290>  // b.plast
  40b5d8:	b	40b4f8 <argp_help@@Base+0x108>
  40b5dc:	and	w8, w21, #0xff
  40b5e0:	cmp	w8, #0x6e
  40b5e4:	b.ne	40b620 <argp_help@@Base+0x230>  // b.any
  40b5e8:	ldrb	w8, [x23, #1]
  40b5ec:	cmp	w8, #0x6f
  40b5f0:	b.ne	40b620 <argp_help@@Base+0x230>  // b.any
  40b5f4:	ldrb	w8, [x23, #2]
  40b5f8:	cmp	w8, #0x2d
  40b5fc:	b.ne	40b620 <argp_help@@Base+0x230>  // b.any
  40b600:	mov	w26, wzr
  40b604:	add	x23, x23, #0x3
  40b608:	sub	x28, x28, #0x3
  40b60c:	mov	w21, #0x1                   	// #1
  40b610:	sub	x8, x28, #0x7
  40b614:	cmp	x8, #0x6
  40b618:	b.ls	40b680 <argp_help@@Base+0x290>  // b.plast
  40b61c:	b	40b4f8 <argp_help@@Base+0x108>
  40b620:	mov	w21, #0x1                   	// #1
  40b624:	mov	w26, #0x1                   	// #1
  40b628:	sub	x8, x28, #0x7
  40b62c:	cmp	x8, #0x6
  40b630:	b.ls	40b680 <argp_help@@Base+0x290>  // b.plast
  40b634:	b	40b4f8 <argp_help@@Base+0x108>
  40b638:	mov	w2, #0xa                   	// #10
  40b63c:	mov	x0, x27
  40b640:	mov	x1, xzr
  40b644:	bl	401cd0 <strtol@plt>
  40b648:	ldr	x8, [x24]
  40b64c:	mov	x26, x0
  40b650:	sub	x27, x27, #0x1
  40b654:	ldrb	w9, [x27, #1]!
  40b658:	ldrh	w9, [x8, x9, lsl #1]
  40b65c:	tbnz	w9, #11, 40b654 <argp_help@@Base+0x264>
  40b660:	tbz	w9, #13, 40b670 <argp_help@@Base+0x280>
  40b664:	ldrb	w9, [x27, #1]!
  40b668:	ldrh	w9, [x8, x9, lsl #1]
  40b66c:	tbnz	w9, #13, 40b664 <argp_help@@Base+0x274>
  40b670:	mov	w21, wzr
  40b674:	sub	x8, x28, #0x7
  40b678:	cmp	x8, #0x6
  40b67c:	b.hi	40b4f8 <argp_help@@Base+0x108>  // b.pmore
  40b680:	adr	x9, 40b4e0 <argp_help@@Base+0xf0>
  40b684:	ldrb	w10, [x22, x8]
  40b688:	add	x9, x9, x10, lsl #2
  40b68c:	br	x9
  40b690:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40b694:	mov	w2, #0x8                   	// #8
  40b698:	mov	x0, x23
  40b69c:	add	x1, x1, #0xbd0
  40b6a0:	bl	401bc0 <strncmp@plt>
  40b6a4:	cbnz	w0, 40b4f8 <argp_help@@Base+0x108>
  40b6a8:	adrp	x20, 412000 <argp_failure@@Base+0x5610>
  40b6ac:	add	x20, x20, #0x9b0
  40b6b0:	cbnz	w21, 40b7dc <argp_help@@Base+0x3ec>
  40b6b4:	b	40b7e4 <argp_help@@Base+0x3f4>
  40b6b8:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40b6bc:	mov	w2, #0xa                   	// #10
  40b6c0:	mov	x0, x23
  40b6c4:	add	x1, x1, #0xc1a
  40b6c8:	bl	401bc0 <strncmp@plt>
  40b6cc:	cbnz	w0, 40b4f8 <argp_help@@Base+0x108>
  40b6d0:	adrp	x20, 412000 <argp_failure@@Base+0x5610>
  40b6d4:	add	x20, x20, #0xa40
  40b6d8:	cbnz	w21, 40b7dc <argp_help@@Base+0x3ec>
  40b6dc:	b	40b7e4 <argp_help@@Base+0x3f4>
  40b6e0:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40b6e4:	mov	w2, #0xb                   	// #11
  40b6e8:	mov	x0, x23
  40b6ec:	add	x1, x1, #0xc02
  40b6f0:	bl	401bc0 <strncmp@plt>
  40b6f4:	cbz	w0, 40b7b0 <argp_help@@Base+0x3c0>
  40b6f8:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40b6fc:	mov	w2, #0xb                   	// #11
  40b700:	mov	x0, x23
  40b704:	add	x1, x1, #0xc0e
  40b708:	bl	401bc0 <strncmp@plt>
  40b70c:	cbnz	w0, 40b4f8 <argp_help@@Base+0x108>
  40b710:	adrp	x20, 412000 <argp_failure@@Base+0x5610>
  40b714:	add	x20, x20, #0xa28
  40b718:	cbnz	w21, 40b7dc <argp_help@@Base+0x3ec>
  40b71c:	b	40b7e4 <argp_help@@Base+0x3f4>
  40b720:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40b724:	mov	w2, #0xc                   	// #12
  40b728:	mov	x0, x23
  40b72c:	add	x1, x1, #0xbf5
  40b730:	bl	401bc0 <strncmp@plt>
  40b734:	cbz	w0, 40b7c0 <argp_help@@Base+0x3d0>
  40b738:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40b73c:	mov	w2, #0xc                   	// #12
  40b740:	mov	x0, x23
  40b744:	add	x1, x1, #0xc25
  40b748:	bl	401bc0 <strncmp@plt>
  40b74c:	cbnz	w0, 40b4f8 <argp_help@@Base+0x108>
  40b750:	adrp	x20, 412000 <argp_failure@@Base+0x5610>
  40b754:	add	x20, x20, #0xa58
  40b758:	cbnz	w21, 40b7dc <argp_help@@Base+0x3ec>
  40b75c:	b	40b7e4 <argp_help@@Base+0x3f4>
  40b760:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40b764:	mov	w2, #0xd                   	// #13
  40b768:	mov	x0, x23
  40b76c:	add	x1, x1, #0xbd9
  40b770:	bl	401bc0 <strncmp@plt>
  40b774:	cbz	w0, 40b7d0 <argp_help@@Base+0x3e0>
  40b778:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40b77c:	mov	w2, #0xd                   	// #13
  40b780:	mov	x0, x23
  40b784:	add	x1, x1, #0xbe7
  40b788:	bl	401bc0 <strncmp@plt>
  40b78c:	cbnz	w0, 40b4f8 <argp_help@@Base+0x108>
  40b790:	adrp	x20, 412000 <argp_failure@@Base+0x5610>
  40b794:	add	x20, x20, #0x9e0
  40b798:	cbnz	w21, 40b7dc <argp_help@@Base+0x3ec>
  40b79c:	b	40b7e4 <argp_help@@Base+0x3f4>
  40b7a0:	adrp	x20, 412000 <argp_failure@@Base+0x5610>
  40b7a4:	add	x20, x20, #0xa70
  40b7a8:	cbnz	w21, 40b7dc <argp_help@@Base+0x3ec>
  40b7ac:	b	40b7e4 <argp_help@@Base+0x3f4>
  40b7b0:	adrp	x20, 412000 <argp_failure@@Base+0x5610>
  40b7b4:	add	x20, x20, #0xa10
  40b7b8:	cbnz	w21, 40b7dc <argp_help@@Base+0x3ec>
  40b7bc:	b	40b7e4 <argp_help@@Base+0x3f4>
  40b7c0:	adrp	x20, 412000 <argp_failure@@Base+0x5610>
  40b7c4:	add	x20, x20, #0x9f8
  40b7c8:	cbnz	w21, 40b7dc <argp_help@@Base+0x3ec>
  40b7cc:	b	40b7e4 <argp_help@@Base+0x3f4>
  40b7d0:	adrp	x20, 412000 <argp_failure@@Base+0x5610>
  40b7d4:	add	x20, x20, #0x9c8
  40b7d8:	cbz	w21, 40b7e4 <argp_help@@Base+0x3f4>
  40b7dc:	ldr	w8, [x20, #8]
  40b7e0:	cbz	w8, 40b818 <argp_help@@Base+0x428>
  40b7e4:	tbnz	w26, #31, 40b800 <argp_help@@Base+0x410>
  40b7e8:	ldr	x8, [x20, #16]
  40b7ec:	sub	x9, x29, #0x30
  40b7f0:	str	w26, [x9, x8]
  40b7f4:	ldr	x8, [x20]
  40b7f8:	cbnz	x8, 40b514 <argp_help@@Base+0x124>
  40b7fc:	b	40b4f8 <argp_help@@Base+0x108>
  40b800:	ldur	x0, [x29, #-80]
  40b804:	adrp	x3, 412000 <argp_failure@@Base+0x5610>
  40b808:	mov	w1, wzr
  40b80c:	mov	w2, wzr
  40b810:	add	x3, x3, #0xb5e
  40b814:	b	40b82c <argp_help@@Base+0x43c>
  40b818:	ldur	x0, [x29, #-80]
  40b81c:	adrp	x3, 412000 <argp_failure@@Base+0x5610>
  40b820:	mov	w1, wzr
  40b824:	mov	w2, wzr
  40b828:	add	x3, x3, #0xb2f
  40b82c:	mov	w4, w28
  40b830:	mov	x5, x23
  40b834:	bl	40c9f0 <argp_failure@@Base>
  40b838:	ldr	x8, [x20]
  40b83c:	cbnz	x8, 40b514 <argp_help@@Base+0x124>
  40b840:	b	40b4f8 <argp_help@@Base+0x108>
  40b844:	tst	w21, #0xff
  40b848:	b.eq	40b868 <argp_help@@Base+0x478>  // b.none
  40b84c:	ldur	x0, [x29, #-80]
  40b850:	adrp	x3, 412000 <argp_failure@@Base+0x5610>
  40b854:	add	x3, x3, #0xbb3
  40b858:	mov	w1, wzr
  40b85c:	mov	w2, wzr
  40b860:	mov	x4, x23
  40b864:	bl	40c9f0 <argp_failure@@Base>
  40b868:	ldur	w9, [x29, #-40]
  40b86c:	ldur	w8, [x29, #-16]
  40b870:	cmp	w9, w8
  40b874:	b.ge	40b8d4 <argp_help@@Base+0x4e4>  // b.tcont
  40b878:	ldur	w9, [x29, #-36]
  40b87c:	cmp	w9, w8
  40b880:	b.ge	40b8e0 <argp_help@@Base+0x4f0>  // b.tcont
  40b884:	ldur	w9, [x29, #-32]
  40b888:	cmp	w9, w8
  40b88c:	b.ge	40b8ec <argp_help@@Base+0x4fc>  // b.tcont
  40b890:	ldur	w9, [x29, #-28]
  40b894:	cmp	w9, w8
  40b898:	b.ge	40b8f8 <argp_help@@Base+0x508>  // b.tcont
  40b89c:	ldur	w9, [x29, #-24]
  40b8a0:	cmp	w9, w8
  40b8a4:	b.ge	40b904 <argp_help@@Base+0x514>  // b.tcont
  40b8a8:	ldur	w9, [x29, #-20]
  40b8ac:	ldur	x20, [x29, #-112]
  40b8b0:	ldur	x0, [x29, #-80]
  40b8b4:	cmp	w9, w8
  40b8b8:	b.ge	40c7c8 <argp_help@@Base+0x13d8>  // b.tcont
  40b8bc:	ldp	q0, q1, [x29, #-48]
  40b8c0:	ldur	w8, [x29, #-16]
  40b8c4:	mov	w9, #0x1                   	// #1
  40b8c8:	stp	q0, q1, [x19]
  40b8cc:	stp	w8, w9, [x19, #32]
  40b8d0:	b	40b930 <argp_help@@Base+0x540>
  40b8d4:	adrp	x5, 412000 <argp_failure@@Base+0x5610>
  40b8d8:	add	x5, x5, #0xbe7
  40b8dc:	b	40b90c <argp_help@@Base+0x51c>
  40b8e0:	adrp	x5, 412000 <argp_failure@@Base+0x5610>
  40b8e4:	add	x5, x5, #0xbf5
  40b8e8:	b	40b90c <argp_help@@Base+0x51c>
  40b8ec:	adrp	x5, 412000 <argp_failure@@Base+0x5610>
  40b8f0:	add	x5, x5, #0xc02
  40b8f4:	b	40b90c <argp_help@@Base+0x51c>
  40b8f8:	adrp	x5, 412000 <argp_failure@@Base+0x5610>
  40b8fc:	add	x5, x5, #0xc0e
  40b900:	b	40b90c <argp_help@@Base+0x51c>
  40b904:	adrp	x5, 412000 <argp_failure@@Base+0x5610>
  40b908:	add	x5, x5, #0xc1a
  40b90c:	ldur	x20, [x29, #-112]
  40b910:	ldur	x0, [x29, #-80]
  40b914:	adrp	x3, 412000 <argp_failure@@Base+0x5610>
  40b918:	adrp	x4, 412000 <argp_failure@@Base+0x5610>
  40b91c:	add	x3, x3, #0xc3a
  40b920:	add	x4, x4, #0xc32
  40b924:	mov	w1, wzr
  40b928:	mov	w2, wzr
  40b92c:	bl	40c9f0 <argp_failure@@Base>
  40b930:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40b934:	ldrsw	x2, [x8, #1088]
  40b938:	mov	x0, x20
  40b93c:	mov	x1, xzr
  40b940:	mov	x3, xzr
  40b944:	bl	40f624 <argp_failure@@Base+0x2c34>
  40b948:	cbz	x0, 40ba98 <argp_help@@Base+0x6a8>
  40b94c:	mov	w8, #0xb                   	// #11
  40b950:	mov	x23, x0
  40b954:	tst	w28, w8
  40b958:	stur	x20, [x29, #-112]
  40b95c:	b.eq	40babc <argp_help@@Base+0x6cc>  // b.none
  40b960:	ldur	x0, [x29, #-88]
  40b964:	mov	x1, xzr
  40b968:	bl	40cc38 <argp_failure@@Base+0x248>
  40b96c:	ldr	w26, [x0, #8]
  40b970:	mov	x22, x0
  40b974:	cbz	w26, 40bac0 <argp_help@@Base+0x6d0>
  40b978:	ldr	x27, [x22]
  40b97c:	adrp	x28, 411000 <argp_failure@@Base+0x4610>
  40b980:	mov	x25, x22
  40b984:	mov	w19, w26
  40b988:	add	x28, x28, #0x6f
  40b98c:	mov	w21, w26
  40b990:	mov	x20, x27
  40b994:	b	40b9a4 <argp_help@@Base+0x5b4>
  40b998:	sub	w21, w21, #0x1
  40b99c:	add	x20, x20, #0x38
  40b9a0:	cbz	w21, 40b9e8 <argp_help@@Base+0x5f8>
  40b9a4:	ldr	w22, [x20, #8]
  40b9a8:	cbz	w22, 40b998 <argp_help@@Base+0x5a8>
  40b9ac:	ldr	x24, [x20]
  40b9b0:	b	40b9c0 <argp_help@@Base+0x5d0>
  40b9b4:	sub	w22, w22, #0x1
  40b9b8:	add	x24, x24, #0x30
  40b9bc:	cbz	w22, 40b998 <argp_help@@Base+0x5a8>
  40b9c0:	ldr	x0, [x24]
  40b9c4:	cbz	x0, 40b9b4 <argp_help@@Base+0x5c4>
  40b9c8:	ldrb	w8, [x24, #24]
  40b9cc:	tbnz	w8, #1, 40b9b4 <argp_help@@Base+0x5c4>
  40b9d0:	mov	x1, x28
  40b9d4:	bl	401cb0 <strcmp@plt>
  40b9d8:	cbnz	w0, 40b9b4 <argp_help@@Base+0x5c4>
  40b9dc:	cbz	x20, 40b9e8 <argp_help@@Base+0x5f8>
  40b9e0:	mov	w8, #0xffffffff            	// #-1
  40b9e4:	str	w8, [x20, #24]
  40b9e8:	adrp	x28, 412000 <argp_failure@@Base+0x5610>
  40b9ec:	add	x28, x28, #0x5a3
  40b9f0:	mov	x20, x27
  40b9f4:	b	40ba04 <argp_help@@Base+0x614>
  40b9f8:	sub	w19, w19, #0x1
  40b9fc:	add	x20, x20, #0x38
  40ba00:	cbz	w19, 40ba48 <argp_help@@Base+0x658>
  40ba04:	ldr	w21, [x20, #8]
  40ba08:	cbz	w21, 40b9f8 <argp_help@@Base+0x608>
  40ba0c:	ldr	x22, [x20]
  40ba10:	b	40ba20 <argp_help@@Base+0x630>
  40ba14:	sub	w21, w21, #0x1
  40ba18:	add	x22, x22, #0x30
  40ba1c:	cbz	w21, 40b9f8 <argp_help@@Base+0x608>
  40ba20:	ldr	x0, [x22]
  40ba24:	cbz	x0, 40ba14 <argp_help@@Base+0x624>
  40ba28:	ldrb	w8, [x22, #24]
  40ba2c:	tbnz	w8, #1, 40ba14 <argp_help@@Base+0x624>
  40ba30:	mov	x1, x28
  40ba34:	bl	401cb0 <strcmp@plt>
  40ba38:	cbnz	w0, 40ba14 <argp_help@@Base+0x624>
  40ba3c:	cbz	x20, 40ba48 <argp_help@@Base+0x658>
  40ba40:	mov	w8, #0xffffffff            	// #-1
  40ba44:	str	w8, [x20, #24]
  40ba48:	subs	w8, w26, #0x1
  40ba4c:	b.eq	40c568 <argp_help@@Base+0x1178>  // b.none
  40ba50:	add	x11, x8, #0x1
  40ba54:	mov	w9, #0x38                  	// #56
  40ba58:	and	x8, x11, #0x1fffffffe
  40ba5c:	mov	x10, xzr
  40ba60:	madd	x9, x8, x9, x27
  40ba64:	add	x12, x27, #0x68
  40ba68:	add	w13, w10, #0x1
  40ba6c:	stur	w10, [x12, #-56]
  40ba70:	add	x10, x10, #0x2
  40ba74:	str	w13, [x12], #112
  40ba78:	cmp	x8, x10
  40ba7c:	b.ne	40ba68 <argp_help@@Base+0x678>  // b.any
  40ba80:	ldur	x20, [x29, #-112]
  40ba84:	ldur	w28, [x29, #-68]
  40ba88:	cmp	x11, x8
  40ba8c:	mov	x22, x25
  40ba90:	b.ne	40c578 <argp_help@@Base+0x1188>  // b.any
  40ba94:	b	40c58c <argp_help@@Base+0x119c>
  40ba98:	mov	x0, x20
  40ba9c:	mov	sp, x29
  40baa0:	ldp	x20, x19, [sp, #80]
  40baa4:	ldp	x22, x21, [sp, #64]
  40baa8:	ldp	x24, x23, [sp, #48]
  40baac:	ldp	x26, x25, [sp, #32]
  40bab0:	ldp	x28, x27, [sp, #16]
  40bab4:	ldp	x29, x30, [sp], #96
  40bab8:	b	401bb0 <funlockfile@plt>
  40babc:	mov	x22, xzr
  40bac0:	tst	w28, #0x3
  40bac4:	b.eq	40c5ac <argp_help@@Base+0x11bc>  // b.none
  40bac8:	ldur	x8, [x29, #-88]
  40bacc:	mov	x25, x22
  40bad0:	ldr	x0, [x8, #16]
  40bad4:	ldr	x1, [x8, #32]
  40bad8:	bl	40d1ec <argp_failure@@Base+0x7fc>
  40badc:	add	x8, x0, #0xf
  40bae0:	and	x8, x8, #0xfffffffffffffff0
  40bae4:	mov	x9, sp
  40bae8:	sub	x26, x9, x8
  40baec:	mov	x2, x0
  40baf0:	mov	sp, x26
  40baf4:	mov	x0, x26
  40baf8:	mov	w1, wzr
  40bafc:	bl	401be0 <memset@plt>
  40bb00:	adrp	x19, 412000 <argp_failure@@Base+0x5610>
  40bb04:	adrp	x27, 412000 <argp_failure@@Base+0x5610>
  40bb08:	adrp	x21, 412000 <argp_failure@@Base+0x5610>
  40bb0c:	add	x19, x19, #0xabb
  40bb10:	adrp	x22, 425000 <argp_failure@@Base+0x18610>
  40bb14:	add	x27, x27, #0xab5
  40bb18:	mov	w24, #0xa                   	// #10
  40bb1c:	add	x21, x21, #0xac2
  40bb20:	b	40bb38 <argp_help@@Base+0x748>
  40bb24:	add	x9, x8, #0x1
  40bb28:	str	x9, [x23, #56]
  40bb2c:	strb	w24, [x8]
  40bb30:	mov	x19, x21
  40bb34:	cbz	w28, 40bcbc <argp_help@@Base+0x8cc>
  40bb38:	ldp	x9, x8, [x23, #48]
  40bb3c:	ldr	x10, [x23, #32]
  40bb40:	ldrsw	x28, [x22, #1084]
  40bb44:	sub	x8, x8, x9
  40bb48:	cmp	x8, x10
  40bb4c:	b.ls	40bb58 <argp_help@@Base+0x768>  // b.plast
  40bb50:	mov	x0, x23
  40bb54:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40bb58:	ldur	x3, [x29, #-96]
  40bb5c:	ldr	x20, [x23, #24]
  40bb60:	mov	x0, x23
  40bb64:	mov	x1, x27
  40bb68:	mov	x2, x19
  40bb6c:	str	x28, [x23, #24]
  40bb70:	stur	x26, [x29, #-48]
  40bb74:	bl	40fcc8 <argp_failure@@Base+0x32d8>
  40bb78:	ldp	x9, x8, [x23, #48]
  40bb7c:	ldr	x10, [x23, #32]
  40bb80:	ldrsw	x28, [x22, #1084]
  40bb84:	sub	x8, x8, x9
  40bb88:	cmp	x8, x10
  40bb8c:	b.ls	40bb98 <argp_help@@Base+0x7a8>  // b.plast
  40bb90:	mov	x0, x23
  40bb94:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40bb98:	ldr	x19, [x23, #8]
  40bb9c:	str	x28, [x23, #8]
  40bba0:	ldur	w28, [x29, #-68]
  40bba4:	tbnz	w28, #1, 40bbc0 <argp_help@@Base+0x7d0>
  40bba8:	mov	x0, x25
  40bbac:	mov	x1, x23
  40bbb0:	bl	40d254 <argp_failure@@Base+0x864>
  40bbb4:	orr	w28, w28, #0x2
  40bbb8:	stur	w28, [x29, #-68]
  40bbbc:	b	40bc14 <argp_help@@Base+0x824>
  40bbc0:	ldr	w8, [x25, #8]
  40bbc4:	cbz	w8, 40bc14 <argp_help@@Base+0x824>
  40bbc8:	ldp	x8, x9, [x23, #56]
  40bbcc:	add	x10, x8, #0xc
  40bbd0:	cmp	x10, x9
  40bbd4:	b.ls	40bbec <argp_help@@Base+0x7fc>  // b.plast
  40bbd8:	mov	w1, #0xc                   	// #12
  40bbdc:	mov	x0, x23
  40bbe0:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40bbe4:	cbz	w0, 40bc14 <argp_help@@Base+0x824>
  40bbe8:	ldr	x8, [x23, #56]
  40bbec:	adrp	x9, 412000 <argp_failure@@Base+0x5610>
  40bbf0:	add	x9, x9, #0xac9
  40bbf4:	ldr	x9, [x9]
  40bbf8:	mov	w10, #0x2e2e                	// #11822
  40bbfc:	movk	w10, #0x5d2e, lsl #16
  40bc00:	str	w10, [x8, #8]
  40bc04:	str	x9, [x8]
  40bc08:	ldr	x8, [x23, #56]
  40bc0c:	add	x8, x8, #0xc
  40bc10:	str	x8, [x23, #56]
  40bc14:	ldp	x0, x1, [x29, #-88]
  40bc18:	sub	x2, x29, #0x30
  40bc1c:	mov	w3, #0x1                   	// #1
  40bc20:	mov	x4, x23
  40bc24:	bl	40d5d0 <argp_failure@@Base+0xbe0>
  40bc28:	ldp	x10, x8, [x23, #48]
  40bc2c:	ldr	x9, [x23, #32]
  40bc30:	mov	w28, w0
  40bc34:	sxtw	x20, w20
  40bc38:	sub	x10, x8, x10
  40bc3c:	cmp	x10, x9
  40bc40:	b.ls	40bc7c <argp_help@@Base+0x88c>  // b.plast
  40bc44:	mov	x0, x23
  40bc48:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40bc4c:	ldp	x10, x8, [x23, #48]
  40bc50:	ldr	x9, [x23, #32]
  40bc54:	sub	x10, x8, x10
  40bc58:	cmp	x10, x9
  40bc5c:	sxtw	x19, w19
  40bc60:	str	x20, [x23, #24]
  40bc64:	b.hi	40bc8c <argp_help@@Base+0x89c>  // b.pmore
  40bc68:	ldr	x9, [x23, #64]
  40bc6c:	str	x19, [x23, #8]
  40bc70:	cmp	x8, x9
  40bc74:	b.cc	40bb24 <argp_help@@Base+0x734>  // b.lo, b.ul, b.last
  40bc78:	b	40bca4 <argp_help@@Base+0x8b4>
  40bc7c:	cmp	x10, x9
  40bc80:	sxtw	x19, w19
  40bc84:	str	x20, [x23, #24]
  40bc88:	b.ls	40bc68 <argp_help@@Base+0x878>  // b.plast
  40bc8c:	mov	x0, x23
  40bc90:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40bc94:	ldp	x8, x9, [x23, #56]
  40bc98:	str	x19, [x23, #8]
  40bc9c:	cmp	x8, x9
  40bca0:	b.cc	40bb24 <argp_help@@Base+0x734>  // b.lo, b.ul, b.last
  40bca4:	mov	w1, #0x1                   	// #1
  40bca8:	mov	x0, x23
  40bcac:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40bcb0:	cbz	w0, 40bb30 <argp_help@@Base+0x740>
  40bcb4:	ldr	x8, [x23, #56]
  40bcb8:	b	40bb24 <argp_help@@Base+0x734>
  40bcbc:	ldur	x20, [x29, #-112]
  40bcc0:	ldur	w28, [x29, #-68]
  40bcc4:	ldur	x21, [x29, #-80]
  40bcc8:	mov	w26, #0x1                   	// #1
  40bccc:	mov	x22, x25
  40bcd0:	tbz	w28, #4, 40bcf4 <argp_help@@Base+0x904>
  40bcd4:	ldur	x0, [x29, #-88]
  40bcd8:	mov	w4, #0x1                   	// #1
  40bcdc:	mov	x1, x21
  40bce0:	mov	w2, wzr
  40bce4:	mov	w3, wzr
  40bce8:	mov	x5, x23
  40bcec:	bl	40d848 <argp_failure@@Base+0xe58>
  40bcf0:	orr	w26, w0, w26
  40bcf4:	tbnz	w28, #2, 40bd00 <argp_help@@Base+0x910>
  40bcf8:	tbnz	w28, #3, 40bd20 <argp_help@@Base+0x930>
  40bcfc:	b	40c6e0 <argp_help@@Base+0x12f0>
  40bd00:	ldur	x2, [x29, #-96]
  40bd04:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40bd08:	add	x1, x1, #0xad6
  40bd0c:	mov	x0, x23
  40bd10:	mov	x3, x2
  40bd14:	bl	40fcc8 <argp_failure@@Base+0x32d8>
  40bd18:	mov	w26, #0x1                   	// #1
  40bd1c:	tbz	w28, #3, 40c6e0 <argp_help@@Base+0x12f0>
  40bd20:	ldr	w25, [x22, #8]
  40bd24:	cbz	w25, 40c6e0 <argp_help@@Base+0x12f0>
  40bd28:	cbz	w26, 40bd60 <argp_help@@Base+0x970>
  40bd2c:	ldp	x8, x9, [x23, #56]
  40bd30:	cmp	x8, x9
  40bd34:	b.cc	40bd4c <argp_help@@Base+0x95c>  // b.lo, b.ul, b.last
  40bd38:	mov	w1, #0x1                   	// #1
  40bd3c:	mov	x0, x23
  40bd40:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40bd44:	cbz	w0, 40bd5c <argp_help@@Base+0x96c>
  40bd48:	ldr	x8, [x23, #56]
  40bd4c:	add	x9, x8, #0x1
  40bd50:	mov	w10, #0xa                   	// #10
  40bd54:	str	x9, [x23, #56]
  40bd58:	strb	w10, [x8]
  40bd5c:	ldr	w25, [x22, #8]
  40bd60:	stur	x22, [x29, #-120]
  40bd64:	ldr	x22, [x22]
  40bd68:	stp	xzr, xzr, [x29, #-64]
  40bd6c:	cbz	w25, 40c6d8 <argp_help@@Base+0x12e8>
  40bd70:	add	x27, x23, #0x38
  40bd74:	stur	w28, [x29, #-68]
  40bd78:	b	40bd8c <argp_help@@Base+0x99c>
  40bd7c:	subs	w25, w25, #0x1
  40bd80:	add	x22, x22, #0x38
  40bd84:	str	x19, [x23, #24]
  40bd88:	b.eq	40c530 <argp_help@@Base+0x1140>  // b.none
  40bd8c:	ldp	x9, x8, [x23, #48]
  40bd90:	ldr	x10, [x23, #32]
  40bd94:	ldr	x28, [x22]
  40bd98:	ldr	x19, [x22, #16]
  40bd9c:	sub	x8, x8, x9
  40bda0:	cmp	x8, x10
  40bda4:	b.ls	40bdb0 <argp_help@@Base+0x9c0>  // b.plast
  40bda8:	mov	x0, x23
  40bdac:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40bdb0:	sub	x8, x29, #0x40
  40bdb4:	ldr	x10, [x23, #8]
  40bdb8:	str	xzr, [x23, #8]
  40bdbc:	ldr	x9, [x23, #24]
  40bdc0:	stur	x8, [x29, #-32]
  40bdc4:	mov	w8, #0x1                   	// #1
  40bdc8:	stp	x22, x23, [x29, #-48]
  40bdcc:	stur	w8, [x29, #-24]
  40bdd0:	stur	x21, [x29, #-16]
  40bdd4:	ldrb	w8, [x28, #24]
  40bdd8:	stp	x9, x10, [x29, #-104]
  40bddc:	tbnz	w8, #3, 40be14 <argp_help@@Base+0xa24>
  40bde0:	ldr	w8, [x22, #8]
  40bde4:	cbz	w8, 40be14 <argp_help@@Base+0xa24>
  40bde8:	mov	x9, x28
  40bdec:	b	40bdfc <argp_help@@Base+0xa0c>
  40bdf0:	subs	w8, w8, #0x1
  40bdf4:	add	x9, x9, #0x30
  40bdf8:	b.eq	40be14 <argp_help@@Base+0xa24>  // b.none
  40bdfc:	ldr	x10, [x9]
  40be00:	cbz	x10, 40bdf0 <argp_help@@Base+0xa00>
  40be04:	ldrb	w10, [x9, #24]
  40be08:	tbnz	w10, #1, 40bdf0 <argp_help@@Base+0xa00>
  40be0c:	mov	w20, #0x1                   	// #1
  40be10:	b	40be18 <argp_help@@Base+0xa28>
  40be14:	mov	w20, wzr
  40be18:	ldp	x9, x8, [x23, #48]
  40be1c:	ldr	x10, [x23, #32]
  40be20:	adrp	x11, 425000 <argp_failure@@Base+0x18610>
  40be24:	ldrsw	x21, [x11, #1064]
  40be28:	sub	x8, x8, x9
  40be2c:	cmp	x8, x10
  40be30:	b.ls	40be3c <argp_help@@Base+0xa4c>  // b.plast
  40be34:	mov	x0, x23
  40be38:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40be3c:	str	x21, [x23, #24]
  40be40:	ldr	w26, [x22, #8]
  40be44:	cbz	w26, 40c040 <argp_help@@Base+0xc50>
  40be48:	add	x21, x28, #0x18
  40be4c:	cbnz	w20, 40be74 <argp_help@@Base+0xa84>
  40be50:	b	40bf78 <argp_help@@Base+0xb88>
  40be54:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40be58:	mov	x0, x23
  40be5c:	add	x1, x1, #0xde5
  40be60:	bl	40fcc8 <argp_failure@@Base+0x32d8>
  40be64:	add	x19, x19, #0x1
  40be68:	subs	w26, w26, #0x1
  40be6c:	add	x21, x21, #0x30
  40be70:	b.eq	40c040 <argp_help@@Base+0xc50>  // b.none
  40be74:	ldr	w20, [x21]
  40be78:	tbnz	w20, #3, 40be68 <argp_help@@Base+0xa78>
  40be7c:	ldur	w24, [x21, #-16]
  40be80:	sub	w8, w24, #0x1
  40be84:	cmp	w8, #0xfe
  40be88:	b.hi	40be68 <argp_help@@Base+0xa78>  // b.pmore
  40be8c:	bl	401cc0 <__ctype_b_loc@plt>
  40be90:	ldr	x8, [x0]
  40be94:	ldrh	w8, [x8, x24, lsl #1]
  40be98:	tbz	w8, #14, 40be68 <argp_help@@Base+0xa78>
  40be9c:	ldrb	w8, [x19]
  40bea0:	cmp	w24, w8
  40bea4:	b.ne	40be68 <argp_help@@Base+0xa78>  // b.any
  40bea8:	tbnz	w20, #1, 40be64 <argp_help@@Base+0xa74>
  40beac:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40beb0:	ldr	w0, [x8, #1064]
  40beb4:	sub	x1, x29, #0x30
  40beb8:	bl	40e07c <argp_failure@@Base+0x168c>
  40bebc:	ldp	x8, x9, [x23, #56]
  40bec0:	cmp	x8, x9
  40bec4:	b.cc	40bedc <argp_help@@Base+0xaec>  // b.lo, b.ul, b.last
  40bec8:	mov	w1, #0x1                   	// #1
  40becc:	mov	x0, x23
  40bed0:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40bed4:	cbz	w0, 40beec <argp_help@@Base+0xafc>
  40bed8:	ldr	x8, [x27]
  40bedc:	add	x9, x8, #0x1
  40bee0:	str	x9, [x27]
  40bee4:	mov	w9, #0x2d                  	// #45
  40bee8:	strb	w9, [x8]
  40beec:	ldp	x8, x9, [x23, #56]
  40bef0:	ldrb	w20, [x19]
  40bef4:	cmp	x8, x9
  40bef8:	b.cc	40bf10 <argp_help@@Base+0xb20>  // b.lo, b.ul, b.last
  40befc:	mov	w1, #0x1                   	// #1
  40bf00:	mov	x0, x23
  40bf04:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40bf08:	cbz	w0, 40bf1c <argp_help@@Base+0xb2c>
  40bf0c:	ldr	x8, [x27]
  40bf10:	add	x9, x8, #0x1
  40bf14:	str	x9, [x27]
  40bf18:	strb	w20, [x8]
  40bf1c:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40bf20:	ldr	w8, [x8, #1056]
  40bf24:	ldr	x2, [x28, #16]
  40bf28:	cbz	w8, 40bf48 <argp_help@@Base+0xb58>
  40bf2c:	cbz	x2, 40be64 <argp_help@@Base+0xa74>
  40bf30:	ldrb	w8, [x28, #24]
  40bf34:	tbnz	w8, #0, 40be54 <argp_help@@Base+0xa64>
  40bf38:	adrp	x1, 40f000 <argp_failure@@Base+0x2610>
  40bf3c:	mov	x0, x23
  40bf40:	add	x1, x1, #0xf98
  40bf44:	b	40be60 <argp_help@@Base+0xa70>
  40bf48:	cbz	x2, 40be64 <argp_help@@Base+0xa74>
  40bf4c:	mov	w8, #0x1                   	// #1
  40bf50:	stur	w8, [x29, #-52]
  40bf54:	b	40be64 <argp_help@@Base+0xa74>
  40bf58:	adrp	x1, 40f000 <argp_failure@@Base+0x2610>
  40bf5c:	mov	x0, x23
  40bf60:	add	x1, x1, #0xf98
  40bf64:	bl	40fcc8 <argp_failure@@Base+0x32d8>
  40bf68:	add	x19, x19, #0x1
  40bf6c:	subs	w26, w26, #0x1
  40bf70:	add	x21, x21, #0x30
  40bf74:	b.eq	40c040 <argp_help@@Base+0xc50>  // b.none
  40bf78:	ldr	w20, [x21]
  40bf7c:	tbnz	w20, #3, 40bf6c <argp_help@@Base+0xb7c>
  40bf80:	ldur	w24, [x21, #-16]
  40bf84:	sub	w8, w24, #0x1
  40bf88:	cmp	w8, #0xfe
  40bf8c:	b.hi	40bf6c <argp_help@@Base+0xb7c>  // b.pmore
  40bf90:	bl	401cc0 <__ctype_b_loc@plt>
  40bf94:	ldr	x8, [x0]
  40bf98:	ldrh	w8, [x8, x24, lsl #1]
  40bf9c:	tbz	w8, #14, 40bf6c <argp_help@@Base+0xb7c>
  40bfa0:	ldrb	w8, [x19]
  40bfa4:	cmp	w24, w8
  40bfa8:	b.ne	40bf6c <argp_help@@Base+0xb7c>  // b.any
  40bfac:	tbnz	w20, #1, 40bf68 <argp_help@@Base+0xb78>
  40bfb0:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40bfb4:	ldr	w0, [x8, #1064]
  40bfb8:	sub	x1, x29, #0x30
  40bfbc:	bl	40e07c <argp_failure@@Base+0x168c>
  40bfc0:	ldp	x8, x9, [x23, #56]
  40bfc4:	cmp	x8, x9
  40bfc8:	b.cc	40bfe0 <argp_help@@Base+0xbf0>  // b.lo, b.ul, b.last
  40bfcc:	mov	w1, #0x1                   	// #1
  40bfd0:	mov	x0, x23
  40bfd4:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40bfd8:	cbz	w0, 40bff0 <argp_help@@Base+0xc00>
  40bfdc:	ldr	x8, [x27]
  40bfe0:	add	x9, x8, #0x1
  40bfe4:	str	x9, [x27]
  40bfe8:	mov	w9, #0x2d                  	// #45
  40bfec:	strb	w9, [x8]
  40bff0:	ldp	x8, x9, [x23, #56]
  40bff4:	ldrb	w20, [x19]
  40bff8:	cmp	x8, x9
  40bffc:	b.cc	40c014 <argp_help@@Base+0xc24>  // b.lo, b.ul, b.last
  40c000:	mov	w1, #0x1                   	// #1
  40c004:	mov	x0, x23
  40c008:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40c00c:	cbz	w0, 40c020 <argp_help@@Base+0xc30>
  40c010:	ldr	x8, [x27]
  40c014:	add	x9, x8, #0x1
  40c018:	str	x9, [x27]
  40c01c:	strb	w20, [x8]
  40c020:	ldr	x2, [x28, #16]
  40c024:	cbz	x2, 40bf68 <argp_help@@Base+0xb78>
  40c028:	ldrb	w8, [x28, #24]
  40c02c:	tbz	w8, #0, 40bf58 <argp_help@@Base+0xb68>
  40c030:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40c034:	mov	x0, x23
  40c038:	add	x1, x1, #0xde5
  40c03c:	b	40bf64 <argp_help@@Base+0xb74>
  40c040:	ldrb	w8, [x28, #24]
  40c044:	tbnz	w8, #3, 40c0f0 <argp_help@@Base+0xd00>
  40c048:	ldp	x9, x8, [x23, #48]
  40c04c:	ldr	x10, [x23, #32]
  40c050:	adrp	x11, 425000 <argp_failure@@Base+0x18610>
  40c054:	ldrsw	x19, [x11, #1068]
  40c058:	sub	x8, x8, x9
  40c05c:	cmp	x8, x10
  40c060:	b.ls	40c06c <argp_help@@Base+0xc7c>  // b.plast
  40c064:	mov	x0, x23
  40c068:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40c06c:	str	x19, [x23, #24]
  40c070:	ldr	w19, [x22, #8]
  40c074:	cbz	w19, 40c1b0 <argp_help@@Base+0xdc0>
  40c078:	mov	x20, x28
  40c07c:	b	40c09c <argp_help@@Base+0xcac>
  40c080:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40c084:	mov	x0, x23
  40c088:	add	x1, x1, #0xdef
  40c08c:	bl	40fcc8 <argp_failure@@Base+0x32d8>
  40c090:	subs	w19, w19, #0x1
  40c094:	add	x20, x20, #0x30
  40c098:	b.eq	40c1b0 <argp_help@@Base+0xdc0>  // b.none
  40c09c:	ldr	x8, [x20]
  40c0a0:	cbz	x8, 40c090 <argp_help@@Base+0xca0>
  40c0a4:	ldrb	w8, [x20, #24]
  40c0a8:	tbnz	w8, #1, 40c090 <argp_help@@Base+0xca0>
  40c0ac:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40c0b0:	ldr	w0, [x8, #1068]
  40c0b4:	sub	x1, x29, #0x30
  40c0b8:	bl	40e07c <argp_failure@@Base+0x168c>
  40c0bc:	ldr	x2, [x20]
  40c0c0:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40c0c4:	mov	x0, x23
  40c0c8:	add	x1, x1, #0xdea
  40c0cc:	bl	40fcc8 <argp_failure@@Base+0x32d8>
  40c0d0:	ldr	x2, [x28, #16]
  40c0d4:	cbz	x2, 40c090 <argp_help@@Base+0xca0>
  40c0d8:	ldrb	w8, [x28, #24]
  40c0dc:	tbz	w8, #0, 40c080 <argp_help@@Base+0xc90>
  40c0e0:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40c0e4:	mov	x0, x23
  40c0e8:	add	x1, x1, #0xdf3
  40c0ec:	b	40c08c <argp_help@@Base+0xc9c>
  40c0f0:	ldp	x9, x8, [x23, #48]
  40c0f4:	ldr	x10, [x23, #32]
  40c0f8:	adrp	x11, 425000 <argp_failure@@Base+0x18610>
  40c0fc:	ldrsw	x19, [x11, #1072]
  40c100:	sub	x8, x8, x9
  40c104:	cmp	x8, x10
  40c108:	b.ls	40c114 <argp_help@@Base+0xd24>  // b.plast
  40c10c:	mov	x0, x23
  40c110:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40c114:	str	x19, [x23, #24]
  40c118:	ldr	w20, [x22, #8]
  40c11c:	cbz	w20, 40c1b0 <argp_help@@Base+0xdc0>
  40c120:	mov	x21, x28
  40c124:	b	40c14c <argp_help@@Base+0xd5c>
  40c128:	mov	x1, x19
  40c12c:	mov	x2, x26
  40c130:	bl	401a60 <memcpy@plt>
  40c134:	ldr	x8, [x27]
  40c138:	add	x8, x8, x26
  40c13c:	str	x8, [x27]
  40c140:	subs	w20, w20, #0x1
  40c144:	add	x21, x21, #0x30
  40c148:	b.eq	40c1b0 <argp_help@@Base+0xdc0>  // b.none
  40c14c:	ldr	x8, [x21]
  40c150:	cbz	x8, 40c140 <argp_help@@Base+0xd50>
  40c154:	ldrb	w8, [x8]
  40c158:	cbz	w8, 40c140 <argp_help@@Base+0xd50>
  40c15c:	ldrb	w8, [x21, #24]
  40c160:	tbnz	w8, #1, 40c140 <argp_help@@Base+0xd50>
  40c164:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40c168:	ldr	w0, [x8, #1072]
  40c16c:	sub	x1, x29, #0x30
  40c170:	bl	40e07c <argp_failure@@Base+0x168c>
  40c174:	ldr	x19, [x21]
  40c178:	mov	x0, x19
  40c17c:	bl	401ac0 <strlen@plt>
  40c180:	cbz	x0, 40c140 <argp_help@@Base+0xd50>
  40c184:	mov	x26, x0
  40c188:	ldp	x0, x8, [x23, #56]
  40c18c:	add	x9, x0, x26
  40c190:	cmp	x9, x8
  40c194:	b.ls	40c128 <argp_help@@Base+0xd38>  // b.plast
  40c198:	mov	x0, x23
  40c19c:	mov	x1, x26
  40c1a0:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40c1a4:	cbz	w0, 40c140 <argp_help@@Base+0xd50>
  40c1a8:	ldr	x0, [x27]
  40c1ac:	b	40c128 <argp_help@@Base+0xd38>
  40c1b0:	ldp	x9, x8, [x23, #48]
  40c1b4:	ldr	x10, [x23, #32]
  40c1b8:	sub	x8, x8, x9
  40c1bc:	cmp	x8, x10
  40c1c0:	b.ls	40c1cc <argp_help@@Base+0xddc>  // b.plast
  40c1c4:	mov	x0, x23
  40c1c8:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40c1cc:	str	xzr, [x23, #8]
  40c1d0:	ldur	w8, [x29, #-24]
  40c1d4:	ldur	x21, [x29, #-80]
  40c1d8:	cbz	w8, 40c220 <argp_help@@Base+0xe30>
  40c1dc:	ldrb	w8, [x28, #24]
  40c1e0:	tbnz	w8, #3, 40c204 <argp_help@@Base+0xe14>
  40c1e4:	ldr	w19, [x28, #8]
  40c1e8:	sub	w8, w19, #0x1
  40c1ec:	cmp	w8, #0xfe
  40c1f0:	b.hi	40c204 <argp_help@@Base+0xe14>  // b.pmore
  40c1f4:	bl	401cc0 <__ctype_b_loc@plt>
  40c1f8:	ldr	x8, [x0]
  40c1fc:	ldrh	w8, [x8, x19, lsl #1]
  40c200:	tbnz	w8, #14, 40c4dc <argp_help@@Base+0x10ec>
  40c204:	ldr	x8, [x28]
  40c208:	cbnz	x8, 40c4dc <argp_help@@Base+0x10ec>
  40c20c:	ldr	x0, [x28, #32]
  40c210:	ldr	x1, [x22, #40]
  40c214:	sub	x2, x29, #0x30
  40c218:	bl	40e250 <argp_failure@@Base+0x1860>
  40c21c:	b	40c4d8 <argp_help@@Base+0x10e8>
  40c220:	ldr	x19, [x22, #40]
  40c224:	ldr	x26, [x28, #32]
  40c228:	ldr	x8, [x19, #40]
  40c22c:	cbz	x8, 40c260 <argp_help@@Base+0xe70>
  40c230:	ldr	w28, [x28, #8]
  40c234:	mov	x0, x19
  40c238:	mov	x1, x21
  40c23c:	bl	409cc4 <argp_parse@@Base+0xb1c>
  40c240:	ldr	x8, [x19, #40]
  40c244:	mov	x2, x0
  40c248:	mov	w0, w28
  40c24c:	mov	x1, x26
  40c250:	blr	x8
  40c254:	mov	x28, x0
  40c258:	cbnz	x28, 40c268 <argp_help@@Base+0xe78>
  40c25c:	b	40c484 <argp_help@@Base+0x1094>
  40c260:	mov	x28, x26
  40c264:	cbz	x28, 40c484 <argp_help@@Base+0x1094>
  40c268:	ldrb	w8, [x28]
  40c26c:	cbz	w8, 40c474 <argp_help@@Base+0x1084>
  40c270:	ldp	x10, x9, [x23, #48]
  40c274:	ldr	x8, [x23, #32]
  40c278:	sub	x9, x9, x10
  40c27c:	cmp	x9, x8
  40c280:	b.ls	40c298 <argp_help@@Base+0xea8>  // b.plast
  40c284:	mov	x0, x23
  40c288:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40c28c:	ldp	x10, x9, [x23, #48]
  40c290:	ldr	x8, [x23, #32]
  40c294:	sub	x9, x9, x10
  40c298:	adrp	x11, 425000 <argp_failure@@Base+0x18610>
  40c29c:	ldr	x10, [x23, #40]
  40c2a0:	ldr	w19, [x11, #1076]
  40c2a4:	cmp	x10, #0x0
  40c2a8:	sxtw	x24, w19
  40c2ac:	csel	w20, w10, wzr, gt
  40c2b0:	cmp	x9, x8
  40c2b4:	mov	x21, x24
  40c2b8:	b.ls	40c330 <argp_help@@Base+0xf40>  // b.plast
  40c2bc:	mov	x0, x23
  40c2c0:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40c2c4:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40c2c8:	ldr	w19, [x8, #1076]
  40c2cc:	ldp	x10, x9, [x23, #48]
  40c2d0:	ldr	x8, [x23, #32]
  40c2d4:	sxtw	x21, w19
  40c2d8:	sub	x9, x9, x10
  40c2dc:	cmp	x9, x8
  40c2e0:	str	x24, [x23, #8]
  40c2e4:	b.hi	40c33c <argp_help@@Base+0xf4c>  // b.pmore
  40c2e8:	add	w8, w19, #0x3
  40c2ec:	cmp	w8, w20
  40c2f0:	str	x21, [x23, #24]
  40c2f4:	b.cs	40c35c <argp_help@@Base+0xf6c>  // b.hs, b.nlast
  40c2f8:	ldp	x8, x9, [x23, #56]
  40c2fc:	ldur	x21, [x29, #-80]
  40c300:	cmp	x8, x9
  40c304:	b.cc	40c31c <argp_help@@Base+0xf2c>  // b.lo, b.ul, b.last
  40c308:	mov	w1, #0x1                   	// #1
  40c30c:	mov	x0, x23
  40c310:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40c314:	cbz	w0, 40c428 <argp_help@@Base+0x1038>
  40c318:	ldr	x8, [x27]
  40c31c:	add	x9, x8, #0x1
  40c320:	str	x9, [x27]
  40c324:	mov	w9, #0xa                   	// #10
  40c328:	strb	w9, [x8]
  40c32c:	b	40c428 <argp_help@@Base+0x1038>
  40c330:	cmp	x9, x8
  40c334:	str	x24, [x23, #8]
  40c338:	b.ls	40c2e8 <argp_help@@Base+0xef8>  // b.plast
  40c33c:	mov	x0, x23
  40c340:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40c344:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40c348:	ldr	w19, [x8, #1076]
  40c34c:	add	w8, w19, #0x3
  40c350:	cmp	w8, w20
  40c354:	str	x21, [x23, #24]
  40c358:	b.cc	40c2f8 <argp_help@@Base+0xf08>  // b.lo, b.ul, b.last
  40c35c:	cmp	w19, w20
  40c360:	b.ls	40c3e4 <argp_help@@Base+0xff4>  // b.plast
  40c364:	ldp	x9, x8, [x23, #48]
  40c368:	ldr	x10, [x23, #32]
  40c36c:	ldur	x21, [x29, #-80]
  40c370:	sub	x8, x8, x9
  40c374:	cmp	x8, x10
  40c378:	b.ls	40c384 <argp_help@@Base+0xf94>  // b.plast
  40c37c:	mov	x0, x23
  40c380:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40c384:	ldr	x8, [x23, #40]
  40c388:	cmp	x8, #0x0
  40c38c:	csel	w8, w8, wzr, gt
  40c390:	sub	w8, w19, w8
  40c394:	cmp	w8, #0x1
  40c398:	b.lt	40c428 <argp_help@@Base+0x1038>  // b.tstop
  40c39c:	add	w19, w8, #0x1
  40c3a0:	b	40c3c4 <argp_help@@Base+0xfd4>
  40c3a4:	ldr	x8, [x27]
  40c3a8:	add	x9, x8, #0x1
  40c3ac:	str	x9, [x27]
  40c3b0:	mov	w9, #0x20                  	// #32
  40c3b4:	strb	w9, [x8]
  40c3b8:	sub	w19, w19, #0x1
  40c3bc:	cmp	w19, #0x1
  40c3c0:	b.le	40c428 <argp_help@@Base+0x1038>
  40c3c4:	ldp	x8, x9, [x23, #56]
  40c3c8:	cmp	x8, x9
  40c3cc:	b.cc	40c3a8 <argp_help@@Base+0xfb8>  // b.lo, b.ul, b.last
  40c3d0:	mov	w1, #0x1                   	// #1
  40c3d4:	mov	x0, x23
  40c3d8:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40c3dc:	cbnz	w0, 40c3a4 <argp_help@@Base+0xfb4>
  40c3e0:	b	40c3b8 <argp_help@@Base+0xfc8>
  40c3e4:	ldp	x8, x9, [x23, #56]
  40c3e8:	ldur	x21, [x29, #-80]
  40c3ec:	add	x10, x8, #0x3
  40c3f0:	cmp	x10, x9
  40c3f4:	b.ls	40c40c <argp_help@@Base+0x101c>  // b.plast
  40c3f8:	mov	w1, #0x3                   	// #3
  40c3fc:	mov	x0, x23
  40c400:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40c404:	cbz	w0, 40c428 <argp_help@@Base+0x1038>
  40c408:	ldr	x8, [x27]
  40c40c:	mov	w9, #0x20                  	// #32
  40c410:	strb	w9, [x8, #2]
  40c414:	mov	w9, #0x2020                	// #8224
  40c418:	strh	w9, [x8]
  40c41c:	ldr	x8, [x27]
  40c420:	add	x8, x8, #0x3
  40c424:	str	x8, [x27]
  40c428:	mov	x0, x28
  40c42c:	bl	401ac0 <strlen@plt>
  40c430:	cbz	x0, 40c474 <argp_help@@Base+0x1084>
  40c434:	mov	x19, x0
  40c438:	ldp	x0, x8, [x23, #56]
  40c43c:	add	x9, x0, x19
  40c440:	cmp	x9, x8
  40c444:	b.ls	40c45c <argp_help@@Base+0x106c>  // b.plast
  40c448:	mov	x0, x23
  40c44c:	mov	x1, x19
  40c450:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40c454:	cbz	w0, 40c474 <argp_help@@Base+0x1084>
  40c458:	ldr	x0, [x27]
  40c45c:	mov	x1, x28
  40c460:	mov	x2, x19
  40c464:	bl	401a60 <memcpy@plt>
  40c468:	ldr	x8, [x27]
  40c46c:	add	x8, x8, x19
  40c470:	str	x8, [x27]
  40c474:	cmp	x28, x26
  40c478:	b.eq	40c484 <argp_help@@Base+0x1094>  // b.none
  40c47c:	mov	x0, x28
  40c480:	bl	401cf0 <free@plt>
  40c484:	ldp	x9, x8, [x23, #48]
  40c488:	ldr	x10, [x23, #32]
  40c48c:	sub	x9, x8, x9
  40c490:	cmp	x9, x10
  40c494:	b.ls	40c4a4 <argp_help@@Base+0x10b4>  // b.plast
  40c498:	mov	x0, x23
  40c49c:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40c4a0:	ldr	x8, [x23, #56]
  40c4a4:	ldr	x9, [x23, #64]
  40c4a8:	str	xzr, [x23, #8]
  40c4ac:	cmp	x8, x9
  40c4b0:	b.cc	40c4c8 <argp_help@@Base+0x10d8>  // b.lo, b.ul, b.last
  40c4b4:	mov	w1, #0x1                   	// #1
  40c4b8:	mov	x0, x23
  40c4bc:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40c4c0:	cbz	w0, 40c4d8 <argp_help@@Base+0x10e8>
  40c4c4:	ldr	x8, [x27]
  40c4c8:	add	x9, x8, #0x1
  40c4cc:	str	x9, [x27]
  40c4d0:	mov	w9, #0xa                   	// #10
  40c4d4:	strb	w9, [x8]
  40c4d8:	stur	x22, [x29, #-64]
  40c4dc:	ldp	x10, x9, [x23, #48]
  40c4e0:	ldr	x8, [x23, #32]
  40c4e4:	sub	x9, x9, x10
  40c4e8:	ldur	x10, [x29, #-96]
  40c4ec:	cmp	x9, x8
  40c4f0:	sxtw	x19, w10
  40c4f4:	b.ls	40c50c <argp_help@@Base+0x111c>  // b.plast
  40c4f8:	mov	x0, x23
  40c4fc:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40c500:	ldp	x10, x9, [x23, #48]
  40c504:	ldr	x8, [x23, #32]
  40c508:	sub	x9, x9, x10
  40c50c:	ldur	x10, [x29, #-104]
  40c510:	ldur	w28, [x29, #-68]
  40c514:	str	x19, [x23, #8]
  40c518:	cmp	x9, x8
  40c51c:	sxtw	x19, w10
  40c520:	b.ls	40bd7c <argp_help@@Base+0x98c>  // b.plast
  40c524:	mov	x0, x23
  40c528:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40c52c:	b	40bd7c <argp_help@@Base+0x98c>
  40c530:	ldur	w8, [x29, #-52]
  40c534:	cbz	w8, 40c6d8 <argp_help@@Base+0x12e8>
  40c538:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40c53c:	ldr	w8, [x8, #1060]
  40c540:	cbz	w8, 40c6d8 <argp_help@@Base+0x12e8>
  40c544:	cbz	x21, 40c5bc <argp_help@@Base+0x11cc>
  40c548:	ldr	x19, [x21]
  40c54c:	ldr	x8, [x19, #40]
  40c550:	cbz	x8, 40c600 <argp_help@@Base+0x1210>
  40c554:	mov	x0, x19
  40c558:	mov	x1, x21
  40c55c:	bl	409cc4 <argp_parse@@Base+0xb1c>
  40c560:	ldr	x8, [x19, #40]
  40c564:	b	40c5dc <argp_help@@Base+0x11ec>
  40c568:	ldur	x20, [x29, #-112]
  40c56c:	ldur	w28, [x29, #-68]
  40c570:	mov	x9, x27
  40c574:	mov	x22, x25
  40c578:	add	x9, x9, #0x30
  40c57c:	str	w8, [x9], #56
  40c580:	add	w8, w8, #0x1
  40c584:	cmp	w26, w8
  40c588:	b.ne	40c57c <argp_help@@Base+0x118c>  // b.any
  40c58c:	adrp	x3, 40d000 <argp_failure@@Base+0x610>
  40c590:	add	x3, x3, #0xc48
  40c594:	mov	w2, #0x38                  	// #56
  40c598:	mov	x0, x27
  40c59c:	mov	x1, x26
  40c5a0:	bl	401b40 <qsort@plt>
  40c5a4:	tst	w28, #0x3
  40c5a8:	b.ne	40bac8 <argp_help@@Base+0x6d8>  // b.any
  40c5ac:	ldur	x21, [x29, #-80]
  40c5b0:	mov	w26, wzr
  40c5b4:	tbnz	w28, #4, 40bcd4 <argp_help@@Base+0x8e4>
  40c5b8:	b	40bcf4 <argp_help@@Base+0x904>
  40c5bc:	mov	w8, #0x28                  	// #40
  40c5c0:	ldr	x8, [x8]
  40c5c4:	cbz	x8, 40c600 <argp_help@@Base+0x1210>
  40c5c8:	mov	x0, xzr
  40c5cc:	mov	x1, xzr
  40c5d0:	bl	409cc4 <argp_parse@@Base+0xb1c>
  40c5d4:	mov	w8, #0x28                  	// #40
  40c5d8:	ldr	x8, [x8]
  40c5dc:	mov	x2, x0
  40c5e0:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40c5e4:	mov	w0, #0x5                   	// #5
  40c5e8:	add	x1, x1, #0xd71
  40c5ec:	movk	w0, #0x200, lsl #16
  40c5f0:	blr	x8
  40c5f4:	mov	x25, x0
  40c5f8:	cbnz	x0, 40c608 <argp_help@@Base+0x1218>
  40c5fc:	b	40c6d8 <argp_help@@Base+0x12e8>
  40c600:	adrp	x25, 412000 <argp_failure@@Base+0x5610>
  40c604:	add	x25, x25, #0xd71
  40c608:	ldrb	w8, [x25]
  40c60c:	adrp	x21, 412000 <argp_failure@@Base+0x5610>
  40c610:	add	x21, x21, #0xd71
  40c614:	cbz	w8, 40c6c4 <argp_help@@Base+0x12d4>
  40c618:	ldp	x8, x9, [x23, #56]
  40c61c:	cmp	x8, x9
  40c620:	b.cc	40c638 <argp_help@@Base+0x1248>  // b.lo, b.ul, b.last
  40c624:	mov	w1, #0x1                   	// #1
  40c628:	mov	x0, x23
  40c62c:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40c630:	cbz	w0, 40c648 <argp_help@@Base+0x1258>
  40c634:	ldr	x8, [x27]
  40c638:	add	x9, x8, #0x1
  40c63c:	mov	w10, #0xa                   	// #10
  40c640:	str	x9, [x27]
  40c644:	strb	w10, [x8]
  40c648:	mov	x0, x25
  40c64c:	bl	401ac0 <strlen@plt>
  40c650:	cbz	x0, 40c694 <argp_help@@Base+0x12a4>
  40c654:	mov	x19, x0
  40c658:	ldp	x0, x8, [x23, #56]
  40c65c:	add	x9, x0, x19
  40c660:	cmp	x9, x8
  40c664:	b.ls	40c67c <argp_help@@Base+0x128c>  // b.plast
  40c668:	mov	x0, x23
  40c66c:	mov	x1, x19
  40c670:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40c674:	cbz	w0, 40c694 <argp_help@@Base+0x12a4>
  40c678:	ldr	x0, [x27]
  40c67c:	mov	x1, x25
  40c680:	mov	x2, x19
  40c684:	bl	401a60 <memcpy@plt>
  40c688:	ldr	x8, [x27]
  40c68c:	add	x8, x8, x19
  40c690:	str	x8, [x27]
  40c694:	ldp	x8, x9, [x23, #56]
  40c698:	cmp	x8, x9
  40c69c:	b.cc	40c6b4 <argp_help@@Base+0x12c4>  // b.lo, b.ul, b.last
  40c6a0:	mov	w1, #0x1                   	// #1
  40c6a4:	mov	x0, x23
  40c6a8:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40c6ac:	cbz	w0, 40c6c4 <argp_help@@Base+0x12d4>
  40c6b0:	ldr	x8, [x27]
  40c6b4:	add	x9, x8, #0x1
  40c6b8:	mov	w10, #0xa                   	// #10
  40c6bc:	str	x9, [x27]
  40c6c0:	strb	w10, [x8]
  40c6c4:	cmp	x25, x21
  40c6c8:	ldur	x21, [x29, #-80]
  40c6cc:	b.eq	40c6d8 <argp_help@@Base+0x12e8>  // b.none
  40c6d0:	mov	x0, x25
  40c6d4:	bl	401cf0 <free@plt>
  40c6d8:	ldp	x22, x20, [x29, #-120]
  40c6dc:	mov	w26, #0x1                   	// #1
  40c6e0:	tbz	w28, #5, 40c704 <argp_help@@Base+0x1314>
  40c6e4:	ldur	x0, [x29, #-88]
  40c6e8:	mov	w2, #0x1                   	// #1
  40c6ec:	mov	x1, x21
  40c6f0:	mov	w3, w26
  40c6f4:	mov	w4, wzr
  40c6f8:	mov	x5, x23
  40c6fc:	bl	40d848 <argp_failure@@Base+0xe58>
  40c700:	orr	w26, w0, w26
  40c704:	tbz	w28, #6, 40c75c <argp_help@@Base+0x136c>
  40c708:	adrp	x19, 425000 <argp_failure@@Base+0x18610>
  40c70c:	ldr	x8, [x19, #1504]
  40c710:	cbz	x8, 40c75c <argp_help@@Base+0x136c>
  40c714:	cbz	w26, 40c748 <argp_help@@Base+0x1358>
  40c718:	ldp	x8, x9, [x23, #56]
  40c71c:	cmp	x8, x9
  40c720:	b.cc	40c738 <argp_help@@Base+0x1348>  // b.lo, b.ul, b.last
  40c724:	mov	w1, #0x1                   	// #1
  40c728:	mov	x0, x23
  40c72c:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40c730:	cbz	w0, 40c748 <argp_help@@Base+0x1358>
  40c734:	ldr	x8, [x23, #56]
  40c738:	add	x9, x8, #0x1
  40c73c:	mov	w10, #0xa                   	// #10
  40c740:	str	x9, [x23, #56]
  40c744:	strb	w10, [x8]
  40c748:	ldr	x2, [x19, #1504]
  40c74c:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40c750:	add	x1, x1, #0xb0d
  40c754:	mov	x0, x23
  40c758:	bl	40fcc8 <argp_failure@@Base+0x32d8>
  40c75c:	mov	x0, x20
  40c760:	bl	401bb0 <funlockfile@plt>
  40c764:	cbz	x22, 40c7a0 <argp_help@@Base+0x13b0>
  40c768:	ldr	x0, [x22, #24]
  40c76c:	cbz	x0, 40c780 <argp_help@@Base+0x1390>
  40c770:	ldr	x19, [x0, #40]
  40c774:	bl	401cf0 <free@plt>
  40c778:	mov	x0, x19
  40c77c:	cbnz	x19, 40c770 <argp_help@@Base+0x1380>
  40c780:	ldr	w8, [x22, #8]
  40c784:	cbz	w8, 40c798 <argp_help@@Base+0x13a8>
  40c788:	ldr	x0, [x22]
  40c78c:	bl	401cf0 <free@plt>
  40c790:	ldr	x0, [x22, #16]
  40c794:	bl	401cf0 <free@plt>
  40c798:	mov	x0, x22
  40c79c:	bl	401cf0 <free@plt>
  40c7a0:	mov	x0, x23
  40c7a4:	bl	40f6a4 <argp_failure@@Base+0x2cb4>
  40c7a8:	mov	sp, x29
  40c7ac:	ldp	x20, x19, [sp, #80]
  40c7b0:	ldp	x22, x21, [sp, #64]
  40c7b4:	ldp	x24, x23, [sp, #48]
  40c7b8:	ldp	x26, x25, [sp, #32]
  40c7bc:	ldp	x28, x27, [sp, #16]
  40c7c0:	ldp	x29, x30, [sp], #96
  40c7c4:	ret
  40c7c8:	adrp	x5, 412000 <argp_failure@@Base+0x5610>
  40c7cc:	add	x5, x5, #0xc25
  40c7d0:	b	40b914 <argp_help@@Base+0x524>

000000000040c7d4 <argp_state_help@@Base>:
  40c7d4:	stp	x29, x30, [sp, #-32]!
  40c7d8:	stp	x20, x19, [sp, #16]
  40c7dc:	mov	w19, w2
  40c7e0:	mov	x2, x1
  40c7e4:	mov	x29, sp
  40c7e8:	cbz	x0, 40c828 <argp_state_help@@Base+0x54>
  40c7ec:	cbz	x2, 40c84c <argp_state_help@@Base+0x78>
  40c7f0:	ldr	w8, [x0, #28]
  40c7f4:	mov	x20, x0
  40c7f8:	tbnz	w8, #1, 40c84c <argp_state_help@@Base+0x78>
  40c7fc:	ldr	x0, [x20]
  40c800:	ldr	x4, [x20, #64]
  40c804:	lsl	w8, w8, #1
  40c808:	and	w8, w8, #0x80
  40c80c:	orr	w19, w8, w19
  40c810:	mov	x1, x20
  40c814:	mov	w3, w19
  40c818:	bl	40b43c <argp_help@@Base+0x4c>
  40c81c:	ldrb	w8, [x20, #28]
  40c820:	tbz	w8, #5, 40c844 <argp_state_help@@Base+0x70>
  40c824:	b	40c84c <argp_state_help@@Base+0x78>
  40c828:	cbz	x2, 40c84c <argp_state_help@@Base+0x78>
  40c82c:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40c830:	ldr	x4, [x8, #1144]
  40c834:	mov	x0, xzr
  40c838:	mov	x1, xzr
  40c83c:	mov	w3, w19
  40c840:	bl	40b43c <argp_help@@Base+0x4c>
  40c844:	tbnz	w19, #8, 40c858 <argp_state_help@@Base+0x84>
  40c848:	tbnz	w19, #9, 40c864 <argp_state_help@@Base+0x90>
  40c84c:	ldp	x20, x19, [sp, #16]
  40c850:	ldp	x29, x30, [sp], #32
  40c854:	ret
  40c858:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40c85c:	ldr	w0, [x8, #1112]
  40c860:	bl	401ae0 <exit@plt>
  40c864:	mov	w0, wzr
  40c868:	bl	401ae0 <exit@plt>

000000000040c86c <argp_error@@Base>:
  40c86c:	sub	sp, sp, #0x120
  40c870:	stp	x29, x30, [sp, #240]
  40c874:	stp	x20, x19, [sp, #272]
  40c878:	add	x29, sp, #0xf0
  40c87c:	mov	x20, x1
  40c880:	mov	x19, x0
  40c884:	stp	x28, x21, [sp, #256]
  40c888:	stp	x2, x3, [x29, #-112]
  40c88c:	stp	x4, x5, [x29, #-96]
  40c890:	stp	x6, x7, [x29, #-80]
  40c894:	stp	q1, q2, [sp, #16]
  40c898:	stp	q3, q4, [sp, #48]
  40c89c:	str	q0, [sp]
  40c8a0:	stp	q5, q6, [sp, #80]
  40c8a4:	str	q7, [sp, #112]
  40c8a8:	cbz	x0, 40c8c4 <argp_error@@Base+0x58>
  40c8ac:	ldrb	w8, [x19, #28]
  40c8b0:	tbnz	w8, #1, 40c9a4 <argp_error@@Base+0x138>
  40c8b4:	add	x8, x19, #0x48
  40c8b8:	ldr	x21, [x8]
  40c8bc:	cbnz	x21, 40c8d4 <argp_error@@Base+0x68>
  40c8c0:	b	40c9a4 <argp_error@@Base+0x138>
  40c8c4:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40c8c8:	add	x8, x8, #0x468
  40c8cc:	ldr	x21, [x8]
  40c8d0:	cbz	x21, 40c9a4 <argp_error@@Base+0x138>
  40c8d4:	mov	x0, x21
  40c8d8:	bl	401b00 <flockfile@plt>
  40c8dc:	mov	x8, #0xffffffffffffffd0    	// #-48
  40c8e0:	mov	x9, sp
  40c8e4:	sub	x10, x29, #0x70
  40c8e8:	adrp	x13, 425000 <argp_failure@@Base+0x18610>
  40c8ec:	movk	x8, #0xff80, lsl #32
  40c8f0:	add	x11, x29, #0x30
  40c8f4:	add	x12, x19, #0x40
  40c8f8:	add	x13, x13, #0x478
  40c8fc:	cmp	x19, #0x0
  40c900:	add	x9, x9, #0x80
  40c904:	add	x10, x10, #0x30
  40c908:	stp	x9, x8, [x29, #-16]
  40c90c:	stp	x11, x10, [x29, #-32]
  40c910:	csel	x8, x12, x13, ne  // ne = any
  40c914:	ldr	x0, [x8]
  40c918:	mov	x1, x21
  40c91c:	bl	401e00 <fputs_unlocked@plt>
  40c920:	ldp	x8, x9, [x21, #40]
  40c924:	cmp	x8, x9
  40c928:	b.cs	40c9b8 <argp_error@@Base+0x14c>  // b.hs, b.nlast
  40c92c:	add	x9, x8, #0x1
  40c930:	mov	w10, #0x3a                  	// #58
  40c934:	str	x9, [x21, #40]
  40c938:	strb	w10, [x8]
  40c93c:	ldp	x8, x9, [x21, #40]
  40c940:	cmp	x8, x9
  40c944:	b.cs	40c9d0 <argp_error@@Base+0x164>  // b.hs, b.nlast
  40c948:	add	x9, x8, #0x1
  40c94c:	mov	w10, #0x20                  	// #32
  40c950:	str	x9, [x21, #40]
  40c954:	strb	w10, [x8]
  40c958:	ldp	q0, q1, [x29, #-32]
  40c95c:	sub	x2, x29, #0x40
  40c960:	mov	x0, x21
  40c964:	mov	x1, x20
  40c968:	stp	q0, q1, [x29, #-64]
  40c96c:	bl	401e20 <vfprintf@plt>
  40c970:	ldp	x8, x9, [x21, #40]
  40c974:	cmp	x8, x9
  40c978:	b.cs	40c9e0 <argp_error@@Base+0x174>  // b.hs, b.nlast
  40c97c:	add	x9, x8, #0x1
  40c980:	mov	w10, #0xa                   	// #10
  40c984:	str	x9, [x21, #40]
  40c988:	strb	w10, [x8]
  40c98c:	mov	w2, #0x104                 	// #260
  40c990:	mov	x0, x19
  40c994:	mov	x1, x21
  40c998:	bl	40c7d4 <argp_state_help@@Base>
  40c99c:	mov	x0, x21
  40c9a0:	bl	401bb0 <funlockfile@plt>
  40c9a4:	ldp	x20, x19, [sp, #272]
  40c9a8:	ldp	x28, x21, [sp, #256]
  40c9ac:	ldp	x29, x30, [sp, #240]
  40c9b0:	add	sp, sp, #0x120
  40c9b4:	ret
  40c9b8:	mov	w1, #0x3a                  	// #58
  40c9bc:	mov	x0, x21
  40c9c0:	bl	401ca0 <__overflow@plt>
  40c9c4:	ldp	x8, x9, [x21, #40]
  40c9c8:	cmp	x8, x9
  40c9cc:	b.cc	40c948 <argp_error@@Base+0xdc>  // b.lo, b.ul, b.last
  40c9d0:	mov	w1, #0x20                  	// #32
  40c9d4:	mov	x0, x21
  40c9d8:	bl	401ca0 <__overflow@plt>
  40c9dc:	b	40c958 <argp_error@@Base+0xec>
  40c9e0:	mov	w1, #0xa                   	// #10
  40c9e4:	mov	x0, x21
  40c9e8:	bl	401ca0 <__overflow@plt>
  40c9ec:	b	40c98c <argp_error@@Base+0x120>

000000000040c9f0 <argp_failure@@Base>:
  40c9f0:	sub	sp, sp, #0x1d0
  40c9f4:	stp	x28, x23, [sp, #416]
  40c9f8:	stp	x22, x21, [sp, #432]
  40c9fc:	stp	x20, x19, [sp, #448]
  40ca00:	mov	x23, x3
  40ca04:	mov	w22, w2
  40ca08:	mov	w19, w1
  40ca0c:	mov	x20, x0
  40ca10:	stp	x29, x30, [sp, #400]
  40ca14:	add	x29, sp, #0x190
  40ca18:	stp	x4, x5, [sp, #136]
  40ca1c:	stp	x6, x7, [sp, #152]
  40ca20:	stp	q0, q1, [sp]
  40ca24:	stp	q2, q3, [sp, #32]
  40ca28:	stp	q4, q5, [sp, #64]
  40ca2c:	stp	q6, q7, [sp, #96]
  40ca30:	cbz	x0, 40ca4c <argp_failure@@Base+0x5c>
  40ca34:	ldrb	w8, [x20, #28]
  40ca38:	tbnz	w8, #1, 40cba4 <argp_failure@@Base+0x1b4>
  40ca3c:	add	x8, x20, #0x48
  40ca40:	ldr	x21, [x8]
  40ca44:	cbnz	x21, 40ca5c <argp_failure@@Base+0x6c>
  40ca48:	b	40cba4 <argp_failure@@Base+0x1b4>
  40ca4c:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40ca50:	add	x8, x8, #0x468
  40ca54:	ldr	x21, [x8]
  40ca58:	cbz	x21, 40cba4 <argp_failure@@Base+0x1b4>
  40ca5c:	mov	x0, x21
  40ca60:	bl	401b00 <flockfile@plt>
  40ca64:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  40ca68:	add	x8, x20, #0x40
  40ca6c:	add	x9, x9, #0x478
  40ca70:	cmp	x20, #0x0
  40ca74:	csel	x8, x8, x9, ne  // ne = any
  40ca78:	ldr	x0, [x8]
  40ca7c:	mov	x1, x21
  40ca80:	bl	401e00 <fputs_unlocked@plt>
  40ca84:	cbz	x23, 40cb00 <argp_failure@@Base+0x110>
  40ca88:	mov	x8, #0xffffffffffffffe0    	// #-32
  40ca8c:	mov	x10, sp
  40ca90:	add	x11, sp, #0x88
  40ca94:	movk	x8, #0xff80, lsl #32
  40ca98:	add	x9, x29, #0x40
  40ca9c:	add	x10, x10, #0x80
  40caa0:	add	x11, x11, #0x20
  40caa4:	stp	x10, x8, [sp, #184]
  40caa8:	stp	x9, x11, [sp, #168]
  40caac:	ldp	x8, x9, [x21, #40]
  40cab0:	cmp	x8, x9
  40cab4:	b.cs	40cbd8 <argp_failure@@Base+0x1e8>  // b.hs, b.nlast
  40cab8:	add	x9, x8, #0x1
  40cabc:	mov	w10, #0x3a                  	// #58
  40cac0:	str	x9, [x21, #40]
  40cac4:	strb	w10, [x8]
  40cac8:	ldp	x9, x8, [x21, #40]
  40cacc:	cmp	x9, x8
  40cad0:	add	x8, sp, #0xa8
  40cad4:	b.cs	40cbf4 <argp_failure@@Base+0x204>  // b.hs, b.nlast
  40cad8:	add	x10, x9, #0x1
  40cadc:	mov	w11, #0x20                  	// #32
  40cae0:	str	x10, [x21, #40]
  40cae4:	strb	w11, [x9]
  40cae8:	ldp	q0, q1, [x8]
  40caec:	sub	x2, x29, #0x20
  40caf0:	mov	x0, x21
  40caf4:	mov	x1, x23
  40caf8:	stp	q0, q1, [x29, #-32]
  40cafc:	bl	401e20 <vfprintf@plt>
  40cb00:	cbz	w22, 40cb70 <argp_failure@@Base+0x180>
  40cb04:	ldp	x8, x9, [x21, #40]
  40cb08:	cmp	x8, x9
  40cb0c:	b.cs	40cc08 <argp_failure@@Base+0x218>  // b.hs, b.nlast
  40cb10:	add	x9, x8, #0x1
  40cb14:	mov	w10, #0x3a                  	// #58
  40cb18:	str	x9, [x21, #40]
  40cb1c:	strb	w10, [x8]
  40cb20:	ldp	x8, x9, [x21, #40]
  40cb24:	cmp	x8, x9
  40cb28:	b.cs	40cc20 <argp_failure@@Base+0x230>  // b.hs, b.nlast
  40cb2c:	add	x9, x8, #0x1
  40cb30:	mov	w10, #0x20                  	// #32
  40cb34:	str	x9, [x21, #40]
  40cb38:	strb	w10, [x8]
  40cb3c:	add	x1, sp, #0xa8
  40cb40:	mov	w2, #0xc8                  	// #200
  40cb44:	mov	w0, w22
  40cb48:	bl	401c00 <strerror_r@plt>
  40cb4c:	cbnz	x0, 40cb68 <argp_failure@@Base+0x178>
  40cb50:	mov	w0, w22
  40cb54:	bl	401c50 <strerror@plt>
  40cb58:	adrp	x8, 412000 <argp_failure@@Base+0x5610>
  40cb5c:	add	x8, x8, #0xaa0
  40cb60:	cmp	x0, #0x0
  40cb64:	csel	x0, x8, x0, eq  // eq = none
  40cb68:	mov	x1, x21
  40cb6c:	bl	401ad0 <fputs@plt>
  40cb70:	ldp	x8, x9, [x21, #40]
  40cb74:	cmp	x8, x9
  40cb78:	b.cs	40cbbc <argp_failure@@Base+0x1cc>  // b.hs, b.nlast
  40cb7c:	add	x9, x8, #0x1
  40cb80:	mov	w10, #0xa                   	// #10
  40cb84:	str	x9, [x21, #40]
  40cb88:	strb	w10, [x8]
  40cb8c:	mov	x0, x21
  40cb90:	bl	401bb0 <funlockfile@plt>
  40cb94:	cbz	w19, 40cba4 <argp_failure@@Base+0x1b4>
  40cb98:	cbz	x20, 40cc30 <argp_failure@@Base+0x240>
  40cb9c:	ldrb	w8, [x20, #28]
  40cba0:	tbz	w8, #5, 40cc30 <argp_failure@@Base+0x240>
  40cba4:	ldp	x20, x19, [sp, #448]
  40cba8:	ldp	x22, x21, [sp, #432]
  40cbac:	ldp	x28, x23, [sp, #416]
  40cbb0:	ldp	x29, x30, [sp, #400]
  40cbb4:	add	sp, sp, #0x1d0
  40cbb8:	ret
  40cbbc:	mov	w1, #0xa                   	// #10
  40cbc0:	mov	x0, x21
  40cbc4:	bl	401ca0 <__overflow@plt>
  40cbc8:	mov	x0, x21
  40cbcc:	bl	401bb0 <funlockfile@plt>
  40cbd0:	cbnz	w19, 40cb98 <argp_failure@@Base+0x1a8>
  40cbd4:	b	40cba4 <argp_failure@@Base+0x1b4>
  40cbd8:	mov	w1, #0x3a                  	// #58
  40cbdc:	mov	x0, x21
  40cbe0:	bl	401ca0 <__overflow@plt>
  40cbe4:	ldp	x9, x8, [x21, #40]
  40cbe8:	cmp	x9, x8
  40cbec:	add	x8, sp, #0xa8
  40cbf0:	b.cc	40cad8 <argp_failure@@Base+0xe8>  // b.lo, b.ul, b.last
  40cbf4:	mov	w1, #0x20                  	// #32
  40cbf8:	mov	x0, x21
  40cbfc:	bl	401ca0 <__overflow@plt>
  40cc00:	add	x8, sp, #0xa8
  40cc04:	b	40cae8 <argp_failure@@Base+0xf8>
  40cc08:	mov	w1, #0x3a                  	// #58
  40cc0c:	mov	x0, x21
  40cc10:	bl	401ca0 <__overflow@plt>
  40cc14:	ldp	x8, x9, [x21, #40]
  40cc18:	cmp	x8, x9
  40cc1c:	b.cc	40cb2c <argp_failure@@Base+0x13c>  // b.lo, b.ul, b.last
  40cc20:	mov	w1, #0x20                  	// #32
  40cc24:	mov	x0, x21
  40cc28:	bl	401ca0 <__overflow@plt>
  40cc2c:	b	40cb3c <argp_failure@@Base+0x14c>
  40cc30:	mov	w0, w19
  40cc34:	bl	401ae0 <exit@plt>
  40cc38:	sub	sp, sp, #0xa0
  40cc3c:	stp	x29, x30, [sp, #64]
  40cc40:	stp	x28, x27, [sp, #80]
  40cc44:	stp	x26, x25, [sp, #96]
  40cc48:	stp	x24, x23, [sp, #112]
  40cc4c:	stp	x22, x21, [sp, #128]
  40cc50:	stp	x20, x19, [sp, #144]
  40cc54:	ldr	x27, [x0, #32]
  40cc58:	ldr	x24, [x0]
  40cc5c:	mov	x26, x0
  40cc60:	mov	w0, #0x20                  	// #32
  40cc64:	add	x29, sp, #0x40
  40cc68:	mov	x28, x1
  40cc6c:	bl	401ba0 <malloc@plt>
  40cc70:	cbz	x0, 40d1ac <argp_failure@@Base+0x7bc>
  40cc74:	mov	x25, x0
  40cc78:	mov	x21, x0
  40cc7c:	str	xzr, [x25, #24]!
  40cc80:	stur	wzr, [x25, #-16]
  40cc84:	str	x25, [sp, #16]
  40cc88:	cbz	x24, 40ce3c <argp_failure@@Base+0x44c>
  40cc8c:	ldrb	w8, [x24, #24]
  40cc90:	tbnz	w8, #2, 40d1cc <argp_failure@@Base+0x7dc>
  40cc94:	mov	w22, wzr
  40cc98:	mov	w19, wzr
  40cc9c:	add	x23, x24, #0x28
  40cca0:	b	40cca8 <argp_failure@@Base+0x2b8>
  40cca4:	add	x23, x23, #0x30
  40cca8:	ldur	w25, [x23, #-32]
  40ccac:	cbnz	w25, 40ccc8 <argp_failure@@Base+0x2d8>
  40ccb0:	ldur	x8, [x23, #-40]
  40ccb4:	cbnz	x8, 40ccc8 <argp_failure@@Base+0x2d8>
  40ccb8:	ldur	x8, [x23, #-8]
  40ccbc:	cbnz	x8, 40ccc8 <argp_failure@@Base+0x2d8>
  40ccc0:	ldr	w8, [x23]
  40ccc4:	cbz	w8, 40cd00 <argp_failure@@Base+0x310>
  40ccc8:	ldur	w8, [x23, #-16]
  40cccc:	tbnz	w8, #2, 40ccd8 <argp_failure@@Base+0x2e8>
  40ccd0:	add	w22, w22, #0x1
  40ccd4:	str	w22, [x21, #8]
  40ccd8:	sub	w9, w25, #0x1
  40ccdc:	cmp	w9, #0xfe
  40cce0:	b.hi	40cca4 <argp_failure@@Base+0x2b4>  // b.pmore
  40cce4:	tbnz	w8, #3, 40cca4 <argp_failure@@Base+0x2b4>
  40cce8:	bl	401cc0 <__ctype_b_loc@plt>
  40ccec:	ldr	x8, [x0]
  40ccf0:	ldrh	w8, [x8, x25, lsl #1]
  40ccf4:	tbz	w8, #14, 40cca4 <argp_failure@@Base+0x2b4>
  40ccf8:	add	w19, w19, #0x1
  40ccfc:	b	40cca4 <argp_failure@@Base+0x2b4>
  40cd00:	mov	w8, #0x38                  	// #56
  40cd04:	umull	x0, w22, w8
  40cd08:	bl	401ba0 <malloc@plt>
  40cd0c:	mov	x22, x0
  40cd10:	str	x0, [x21]
  40cd14:	add	w0, w19, #0x1
  40cd18:	bl	401ba0 <malloc@plt>
  40cd1c:	str	x0, [x21, #16]
  40cd20:	cbz	x22, 40d18c <argp_failure@@Base+0x79c>
  40cd24:	mov	x23, x0
  40cd28:	cbz	x0, 40d18c <argp_failure@@Base+0x79c>
  40cd2c:	mov	w8, wzr
  40cd30:	b	40cd40 <argp_failure@@Base+0x350>
  40cd34:	add	x22, x22, #0x38
  40cd38:	mov	x24, x8
  40cd3c:	mov	w8, w25
  40cd40:	ldr	w9, [x24, #8]
  40cd44:	cbnz	w9, 40cd60 <argp_failure@@Base+0x370>
  40cd48:	ldr	x10, [x24]
  40cd4c:	cbnz	x10, 40cd60 <argp_failure@@Base+0x370>
  40cd50:	ldr	x10, [x24, #32]
  40cd54:	cbnz	x10, 40cd60 <argp_failure@@Base+0x370>
  40cd58:	ldr	w10, [x24, #40]
  40cd5c:	cbz	w10, 40ce34 <argp_failure@@Base+0x444>
  40cd60:	str	x24, [x22]
  40cd64:	str	wzr, [x22, #8]
  40cd68:	str	x23, [x22, #16]
  40cd6c:	ldr	w25, [x24, #40]
  40cd70:	cbnz	w25, 40cd8c <argp_failure@@Base+0x39c>
  40cd74:	ldr	x10, [x24]
  40cd78:	cbz	x10, 40cd84 <argp_failure@@Base+0x394>
  40cd7c:	mov	w25, w8
  40cd80:	b	40cd8c <argp_failure@@Base+0x39c>
  40cd84:	cmp	w9, #0x0
  40cd88:	cinc	w25, w8, eq  // eq = none
  40cd8c:	mov	w9, wzr
  40cd90:	str	w25, [x22, #24]
  40cd94:	stp	x28, x26, [x22, #32]
  40cd98:	add	w8, w9, #0x1
  40cd9c:	str	w8, [x22, #8]
  40cda0:	ldrb	w8, [x24, #24]
  40cda4:	tbnz	w8, #3, 40cdec <argp_failure@@Base+0x3fc>
  40cda8:	ldr	w19, [x24, #8]
  40cdac:	sub	w8, w19, #0x1
  40cdb0:	cmp	w8, #0xfe
  40cdb4:	b.hi	40cdec <argp_failure@@Base+0x3fc>  // b.pmore
  40cdb8:	bl	401cc0 <__ctype_b_loc@plt>
  40cdbc:	ldr	x8, [x0]
  40cdc0:	ldrh	w8, [x8, x19, lsl #1]
  40cdc4:	tbz	w8, #14, 40cdec <argp_failure@@Base+0x3fc>
  40cdc8:	ldr	x8, [x21, #16]
  40cdcc:	cmp	x8, x23
  40cdd0:	b.cs	40cde8 <argp_failure@@Base+0x3f8>  // b.hs, b.nlast
  40cdd4:	ldrb	w9, [x8], #1
  40cdd8:	cmp	w9, w19, uxtb
  40cddc:	b.eq	40cdec <argp_failure@@Base+0x3fc>  // b.none
  40cde0:	cmp	x23, x8
  40cde4:	b.ne	40cdd4 <argp_failure@@Base+0x3e4>  // b.any
  40cde8:	strb	w19, [x23], #1
  40cdec:	ldr	w9, [x24, #56]
  40cdf0:	add	x8, x24, #0x30
  40cdf4:	cbnz	w9, 40ce10 <argp_failure@@Base+0x420>
  40cdf8:	ldr	x9, [x8]
  40cdfc:	cbnz	x9, 40ce10 <argp_failure@@Base+0x420>
  40ce00:	ldr	x9, [x24, #80]
  40ce04:	cbnz	x9, 40ce10 <argp_failure@@Base+0x420>
  40ce08:	ldr	w9, [x24, #88]
  40ce0c:	cbz	w9, 40cd34 <argp_failure@@Base+0x344>
  40ce10:	ldrb	w9, [x24, #72]
  40ce14:	tbz	w9, #2, 40cd34 <argp_failure@@Base+0x344>
  40ce18:	ldr	w9, [x22, #8]
  40ce1c:	mov	x24, x8
  40ce20:	add	w8, w9, #0x1
  40ce24:	str	w8, [x22, #8]
  40ce28:	ldrb	w8, [x24, #24]
  40ce2c:	tbz	w8, #3, 40cda8 <argp_failure@@Base+0x3b8>
  40ce30:	b	40cdec <argp_failure@@Base+0x3fc>
  40ce34:	ldr	x25, [sp, #16]
  40ce38:	strb	wzr, [x23]
  40ce3c:	cbz	x27, 40d148 <argp_failure@@Base+0x758>
  40ce40:	ldr	x8, [x27]
  40ce44:	cbz	x8, 40d148 <argp_failure@@Base+0x758>
  40ce48:	stp	x28, x26, [sp]
  40ce4c:	b	40ce74 <argp_failure@@Base+0x484>
  40ce50:	ldr	x8, [x22]
  40ce54:	ldr	x9, [x22, #16]
  40ce58:	str	w23, [x21, #8]
  40ce5c:	str	x8, [x21]
  40ce60:	str	x9, [x21, #16]
  40ce64:	mov	x0, x22
  40ce68:	bl	401cf0 <free@plt>
  40ce6c:	ldr	x8, [x27, #32]!
  40ce70:	cbz	x8, 40d148 <argp_failure@@Base+0x758>
  40ce74:	ldr	w19, [x27, #24]
  40ce78:	cbz	w19, 40ce84 <argp_failure@@Base+0x494>
  40ce7c:	ldr	x20, [x27, #16]
  40ce80:	b	40ce90 <argp_failure@@Base+0x4a0>
  40ce84:	ldr	x20, [x27, #16]
  40ce88:	mov	x1, x28
  40ce8c:	cbz	x20, 40cedc <argp_failure@@Base+0x4ec>
  40ce90:	ldr	x22, [x26, #32]
  40ce94:	mov	w0, #0x30                  	// #48
  40ce98:	bl	401ba0 <malloc@plt>
  40ce9c:	mov	x1, x0
  40cea0:	cbz	x0, 40cedc <argp_failure@@Base+0x4ec>
  40cea4:	sub	x8, x27, x22
  40cea8:	lsr	x8, x8, #5
  40ceac:	str	x20, [x1]
  40ceb0:	stp	w8, w19, [x1, #8]
  40ceb4:	stp	x28, x26, [x1, #16]
  40ceb8:	cbz	x28, 40cec8 <argp_failure@@Base+0x4d8>
  40cebc:	ldr	w8, [x28, #32]
  40cec0:	add	w8, w8, #0x1
  40cec4:	b	40cecc <argp_failure@@Base+0x4dc>
  40cec8:	mov	w8, wzr
  40cecc:	ldr	x9, [x25]
  40ced0:	str	w8, [x1, #32]
  40ced4:	str	x1, [x25]
  40ced8:	str	x9, [x1, #40]
  40cedc:	ldr	x0, [x27]
  40cee0:	bl	40cc38 <argp_failure@@Base+0x248>
  40cee4:	mov	x22, x0
  40cee8:	mov	x9, x25
  40ceec:	ldr	x10, [x9]
  40cef0:	mov	x8, x9
  40cef4:	add	x9, x10, #0x28
  40cef8:	cbnz	x10, 40ceec <argp_failure@@Base+0x4fc>
  40cefc:	ldr	x9, [x22, #24]
  40cf00:	str	x9, [x8]
  40cf04:	ldr	w23, [x22, #8]
  40cf08:	str	xzr, [x22, #24]
  40cf0c:	cbz	w23, 40ce64 <argp_failure@@Base+0x474>
  40cf10:	ldr	w19, [x21, #8]
  40cf14:	cbz	w19, 40ce50 <argp_failure@@Base+0x460>
  40cf18:	add	w9, w19, w23
  40cf1c:	mov	w8, #0x38                  	// #56
  40cf20:	umull	x0, w9, w8
  40cf24:	stur	x27, [x29, #-24]
  40cf28:	str	w9, [sp, #28]
  40cf2c:	bl	401ba0 <malloc@plt>
  40cf30:	ldr	x27, [x21, #16]
  40cf34:	mov	x20, x0
  40cf38:	mov	x0, x27
  40cf3c:	bl	401ac0 <strlen@plt>
  40cf40:	ldr	x25, [x22, #16]
  40cf44:	and	x26, x0, #0xffffffff
  40cf48:	mov	x0, x25
  40cf4c:	bl	401ac0 <strlen@plt>
  40cf50:	add	x8, x26, x0
  40cf54:	add	x0, x8, #0x1
  40cf58:	bl	401ba0 <malloc@plt>
  40cf5c:	stur	x20, [x29, #-16]
  40cf60:	cbz	x20, 40d16c <argp_failure@@Base+0x77c>
  40cf64:	mov	x8, x0
  40cf68:	cbz	x0, 40d16c <argp_failure@@Base+0x77c>
  40cf6c:	ldur	x24, [x29, #-16]
  40cf70:	ldr	x1, [x21]
  40cf74:	mov	w20, #0x38                  	// #56
  40cf78:	mul	x28, x19, x20
  40cf7c:	mov	x0, x24
  40cf80:	mov	x2, x28
  40cf84:	stur	x8, [x29, #-8]
  40cf88:	bl	401a60 <memcpy@plt>
  40cf8c:	ldr	x1, [x22]
  40cf90:	add	x0, x24, x28
  40cf94:	mul	x2, x23, x20
  40cf98:	bl	401a60 <memcpy@plt>
  40cf9c:	ldur	x0, [x29, #-8]
  40cfa0:	mov	x1, x27
  40cfa4:	mov	x2, x26
  40cfa8:	bl	401a60 <memcpy@plt>
  40cfac:	ldur	x9, [x29, #-8]
  40cfb0:	mov	x28, x24
  40cfb4:	ldr	x8, [x28, #16]
  40cfb8:	subs	w19, w19, #0x1
  40cfbc:	sub	x8, x8, x27
  40cfc0:	add	x8, x9, x8
  40cfc4:	str	x8, [x28, #16]
  40cfc8:	add	x28, x28, #0x38
  40cfcc:	b.ne	40cfb4 <argp_failure@@Base+0x5c4>  // b.any
  40cfd0:	add	x27, x9, x26
  40cfd4:	str	x22, [sp, #32]
  40cfd8:	cbnz	x26, 40cfec <argp_failure@@Base+0x5fc>
  40cfdc:	b	40d074 <argp_failure@@Base+0x684>
  40cfe0:	subs	w23, w23, #0x1
  40cfe4:	add	x28, x28, #0x38
  40cfe8:	b.eq	40d0d8 <argp_failure@@Base+0x6e8>  // b.none
  40cfec:	ldr	w22, [x28, #8]
  40cff0:	str	x27, [x28, #16]
  40cff4:	cbz	w22, 40cfe0 <argp_failure@@Base+0x5f0>
  40cff8:	ldr	x19, [x28]
  40cffc:	b	40d014 <argp_failure@@Base+0x624>
  40d000:	strb	w20, [x27], #1
  40d004:	add	x25, x25, #0x1
  40d008:	subs	w22, w22, #0x1
  40d00c:	add	x19, x19, #0x30
  40d010:	b.eq	40cfe0 <argp_failure@@Base+0x5f0>  // b.none
  40d014:	ldrb	w8, [x19, #24]
  40d018:	tbnz	w8, #3, 40d008 <argp_failure@@Base+0x618>
  40d01c:	ldr	w24, [x19, #8]
  40d020:	sub	w8, w24, #0x1
  40d024:	cmp	w8, #0xfe
  40d028:	b.hi	40d008 <argp_failure@@Base+0x618>  // b.pmore
  40d02c:	ldrb	w20, [x25]
  40d030:	bl	401cc0 <__ctype_b_loc@plt>
  40d034:	cmp	w24, w20
  40d038:	b.ne	40d008 <argp_failure@@Base+0x618>  // b.any
  40d03c:	ldr	x8, [x0]
  40d040:	ldur	x9, [x29, #-8]
  40d044:	ldrh	w10, [x8, x24, lsl #1]
  40d048:	mov	x8, x26
  40d04c:	tbz	w10, #14, 40d008 <argp_failure@@Base+0x618>
  40d050:	ldrb	w10, [x9], #1
  40d054:	cmp	w10, w20
  40d058:	b.eq	40d004 <argp_failure@@Base+0x614>  // b.none
  40d05c:	subs	x8, x8, #0x1
  40d060:	b.ne	40d050 <argp_failure@@Base+0x660>  // b.any
  40d064:	b	40d000 <argp_failure@@Base+0x610>
  40d068:	subs	w23, w23, #0x1
  40d06c:	add	x28, x28, #0x38
  40d070:	b.eq	40d0d8 <argp_failure@@Base+0x6e8>  // b.none
  40d074:	ldr	w19, [x28, #8]
  40d078:	str	x27, [x28, #16]
  40d07c:	cbz	w19, 40d068 <argp_failure@@Base+0x678>
  40d080:	ldr	x8, [x28]
  40d084:	add	x22, x8, #0x18
  40d088:	b	40d098 <argp_failure@@Base+0x6a8>
  40d08c:	subs	w19, w19, #0x1
  40d090:	add	x22, x22, #0x30
  40d094:	b.eq	40d068 <argp_failure@@Base+0x678>  // b.none
  40d098:	ldrb	w8, [x22]
  40d09c:	tbnz	w8, #3, 40d08c <argp_failure@@Base+0x69c>
  40d0a0:	ldur	w20, [x22, #-16]
  40d0a4:	sub	w8, w20, #0x1
  40d0a8:	cmp	w8, #0xfe
  40d0ac:	b.hi	40d08c <argp_failure@@Base+0x69c>  // b.pmore
  40d0b0:	ldrb	w24, [x25]
  40d0b4:	bl	401cc0 <__ctype_b_loc@plt>
  40d0b8:	cmp	w20, w24
  40d0bc:	b.ne	40d08c <argp_failure@@Base+0x69c>  // b.any
  40d0c0:	ldr	x8, [x0]
  40d0c4:	ldrh	w8, [x8, x20, lsl #1]
  40d0c8:	tbz	w8, #14, 40d08c <argp_failure@@Base+0x69c>
  40d0cc:	strb	w24, [x27], #1
  40d0d0:	add	x25, x25, #0x1
  40d0d4:	b	40d08c <argp_failure@@Base+0x69c>
  40d0d8:	ldr	x0, [x21]
  40d0dc:	strb	wzr, [x27]
  40d0e0:	bl	401cf0 <free@plt>
  40d0e4:	ldr	x0, [x21, #16]
  40d0e8:	bl	401cf0 <free@plt>
  40d0ec:	ldur	x8, [x29, #-16]
  40d0f0:	ldr	x22, [sp, #32]
  40d0f4:	str	x8, [x21]
  40d0f8:	ldr	w8, [sp, #28]
  40d0fc:	ldr	x0, [x22, #24]
  40d100:	str	w8, [x21, #8]
  40d104:	ldur	x8, [x29, #-8]
  40d108:	str	x8, [x21, #16]
  40d10c:	cbz	x0, 40d120 <argp_failure@@Base+0x730>
  40d110:	ldr	x19, [x0, #40]
  40d114:	bl	401cf0 <free@plt>
  40d118:	mov	x0, x19
  40d11c:	cbnz	x19, 40d110 <argp_failure@@Base+0x720>
  40d120:	ldr	w8, [x22, #8]
  40d124:	ldp	x28, x26, [sp]
  40d128:	ldur	x27, [x29, #-24]
  40d12c:	ldr	x25, [sp, #16]
  40d130:	cbz	w8, 40ce64 <argp_failure@@Base+0x474>
  40d134:	ldr	x0, [x22]
  40d138:	bl	401cf0 <free@plt>
  40d13c:	ldr	x0, [x22, #16]
  40d140:	bl	401cf0 <free@plt>
  40d144:	b	40ce64 <argp_failure@@Base+0x474>
  40d148:	mov	x0, x21
  40d14c:	ldp	x20, x19, [sp, #144]
  40d150:	ldp	x22, x21, [sp, #128]
  40d154:	ldp	x24, x23, [sp, #112]
  40d158:	ldp	x26, x25, [sp, #96]
  40d15c:	ldp	x28, x27, [sp, #80]
  40d160:	ldp	x29, x30, [sp, #64]
  40d164:	add	sp, sp, #0xa0
  40d168:	ret
  40d16c:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  40d170:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40d174:	adrp	x3, 412000 <argp_failure@@Base+0x5610>
  40d178:	add	x0, x0, #0xcf1
  40d17c:	add	x1, x1, #0xc72
  40d180:	add	x3, x3, #0xd0a
  40d184:	mov	w2, #0x372                 	// #882
  40d188:	bl	401e40 <__assert_fail@plt>
  40d18c:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  40d190:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40d194:	adrp	x3, 412000 <argp_failure@@Base+0x5610>
  40d198:	add	x0, x0, #0xcce
  40d19c:	add	x1, x1, #0xc72
  40d1a0:	add	x3, x3, #0xc7e
  40d1a4:	mov	w2, #0x1d2                 	// #466
  40d1a8:	bl	401e40 <__assert_fail@plt>
  40d1ac:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  40d1b0:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40d1b4:	adrp	x3, 412000 <argp_failure@@Base+0x5610>
  40d1b8:	add	x0, x0, #0xc6e
  40d1bc:	add	x1, x1, #0xc72
  40d1c0:	add	x3, x3, #0xc7e
  40d1c4:	mov	w2, #0x1ba                 	// #442
  40d1c8:	bl	401e40 <__assert_fail@plt>
  40d1cc:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  40d1d0:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40d1d4:	adrp	x3, 412000 <argp_failure@@Base+0x5610>
  40d1d8:	add	x0, x0, #0xcbe
  40d1dc:	add	x1, x1, #0xc72
  40d1e0:	add	x3, x3, #0xc7e
  40d1e4:	mov	w2, #0x1c4                 	// #452
  40d1e8:	bl	401e40 <__assert_fail@plt>
  40d1ec:	stp	x29, x30, [sp, #-32]!
  40d1f0:	stp	x20, x19, [sp, #16]
  40d1f4:	mov	x20, x1
  40d1f8:	mov	x29, sp
  40d1fc:	cbz	x0, 40d218 <argp_failure@@Base+0x828>
  40d200:	mov	w1, #0xa                   	// #10
  40d204:	bl	401d20 <strchr@plt>
  40d208:	cmp	x0, #0x0
  40d20c:	cset	w19, ne  // ne = any
  40d210:	cbnz	x20, 40d220 <argp_failure@@Base+0x830>
  40d214:	b	40d244 <argp_failure@@Base+0x854>
  40d218:	mov	x19, xzr
  40d21c:	cbz	x20, 40d244 <argp_failure@@Base+0x854>
  40d220:	ldr	x8, [x20]
  40d224:	cbz	x8, 40d244 <argp_failure@@Base+0x854>
  40d228:	add	x20, x20, #0x20
  40d22c:	ldr	x0, [x8, #16]
  40d230:	ldr	x1, [x8, #32]
  40d234:	bl	40d1ec <argp_failure@@Base+0x7fc>
  40d238:	ldr	x8, [x20], #32
  40d23c:	add	x19, x0, x19
  40d240:	cbnz	x8, 40d22c <argp_failure@@Base+0x83c>
  40d244:	mov	x0, x19
  40d248:	ldp	x20, x19, [sp, #16]
  40d24c:	ldp	x29, x30, [sp], #32
  40d250:	ret
  40d254:	stp	x29, x30, [sp, #-96]!
  40d258:	stp	x28, x27, [sp, #16]
  40d25c:	stp	x26, x25, [sp, #32]
  40d260:	stp	x24, x23, [sp, #48]
  40d264:	stp	x22, x21, [sp, #64]
  40d268:	stp	x20, x19, [sp, #80]
  40d26c:	mov	x29, sp
  40d270:	sub	sp, sp, #0x10
  40d274:	ldr	w22, [x0, #8]
  40d278:	cbz	w22, 40d5b0 <argp_failure@@Base+0xbc0>
  40d27c:	mov	x20, x0
  40d280:	ldr	x0, [x0, #16]
  40d284:	mov	x19, x1
  40d288:	bl	401ac0 <strlen@plt>
  40d28c:	add	x9, x0, #0x10
  40d290:	mov	x8, sp
  40d294:	and	x9, x9, #0xfffffffffffffff0
  40d298:	sub	x23, x8, x9
  40d29c:	mov	sp, x23
  40d2a0:	stp	x23, x20, [x29, #-16]
  40d2a4:	ldr	x24, [x20]
  40d2a8:	b	40d2b8 <argp_failure@@Base+0x8c8>
  40d2ac:	subs	w22, w22, #0x1
  40d2b0:	add	x24, x24, #0x38
  40d2b4:	b.eq	40d344 <argp_failure@@Base+0x954>  // b.none
  40d2b8:	ldr	w25, [x24, #8]
  40d2bc:	cbz	w25, 40d2ac <argp_failure@@Base+0x8bc>
  40d2c0:	ldr	x26, [x24]
  40d2c4:	ldr	x27, [x24, #16]
  40d2c8:	mov	x28, x26
  40d2cc:	b	40d2e0 <argp_failure@@Base+0x8f0>
  40d2d0:	add	x27, x27, #0x1
  40d2d4:	subs	w25, w25, #0x1
  40d2d8:	add	x28, x28, #0x30
  40d2dc:	b.eq	40d2ac <argp_failure@@Base+0x8bc>  // b.none
  40d2e0:	ldr	w21, [x28, #24]
  40d2e4:	tbnz	w21, #3, 40d2d4 <argp_failure@@Base+0x8e4>
  40d2e8:	ldr	w20, [x28, #8]
  40d2ec:	sub	w8, w20, #0x1
  40d2f0:	cmp	w8, #0xfe
  40d2f4:	b.hi	40d2d4 <argp_failure@@Base+0x8e4>  // b.pmore
  40d2f8:	bl	401cc0 <__ctype_b_loc@plt>
  40d2fc:	ldr	x8, [x0]
  40d300:	ldrh	w8, [x8, x20, lsl #1]
  40d304:	tbz	w8, #14, 40d2d4 <argp_failure@@Base+0x8e4>
  40d308:	ldrb	w8, [x27]
  40d30c:	cmp	w20, w8
  40d310:	b.ne	40d2d4 <argp_failure@@Base+0x8e4>  // b.any
  40d314:	tst	w21, #0x4
  40d318:	csel	x26, x28, x26, eq  // eq = none
  40d31c:	tbnz	w21, #1, 40d2d0 <argp_failure@@Base+0x8e0>
  40d320:	ldr	x8, [x28, #16]
  40d324:	cbnz	x8, 40d2d0 <argp_failure@@Base+0x8e0>
  40d328:	ldr	x8, [x26, #16]
  40d32c:	cbnz	x8, 40d2d0 <argp_failure@@Base+0x8e0>
  40d330:	ldr	w8, [x26, #24]
  40d334:	orr	w8, w8, w21
  40d338:	tbnz	w8, #4, 40d2d0 <argp_failure@@Base+0x8e0>
  40d33c:	strb	w20, [x23], #1
  40d340:	b	40d2d0 <argp_failure@@Base+0x8e0>
  40d344:	ldur	x2, [x29, #-16]
  40d348:	cmp	x23, x2
  40d34c:	b.ls	40d364 <argp_failure@@Base+0x974>  // b.plast
  40d350:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40d354:	add	x1, x1, #0xd36
  40d358:	mov	x0, x19
  40d35c:	strb	wzr, [x23]
  40d360:	bl	40fcc8 <argp_failure@@Base+0x32d8>
  40d364:	ldur	x23, [x29, #-8]
  40d368:	ldr	w25, [x23, #8]
  40d36c:	cbz	w25, 40d5b0 <argp_failure@@Base+0xbc0>
  40d370:	ldr	x26, [x23]
  40d374:	b	40d384 <argp_failure@@Base+0x994>
  40d378:	subs	w25, w25, #0x1
  40d37c:	add	x26, x26, #0x38
  40d380:	b.eq	40d4dc <argp_failure@@Base+0xaec>  // b.none
  40d384:	ldr	w27, [x26, #8]
  40d388:	cbz	w27, 40d378 <argp_failure@@Base+0x988>
  40d38c:	ldr	x22, [x26]
  40d390:	ldr	x21, [x26, #16]
  40d394:	mov	x28, x22
  40d398:	b	40d3c8 <argp_failure@@Base+0x9d8>
  40d39c:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40d3a0:	mov	x0, x19
  40d3a4:	add	x1, x1, #0xd3d
  40d3a8:	mov	w2, w24
  40d3ac:	mov	x3, x23
  40d3b0:	bl	40fcc8 <argp_failure@@Base+0x32d8>
  40d3b4:	ldur	x23, [x29, #-8]
  40d3b8:	add	x21, x21, #0x1
  40d3bc:	subs	w27, w27, #0x1
  40d3c0:	add	x28, x28, #0x30
  40d3c4:	b.eq	40d378 <argp_failure@@Base+0x988>  // b.none
  40d3c8:	ldr	w20, [x28, #24]
  40d3cc:	tbnz	w20, #3, 40d3bc <argp_failure@@Base+0x9cc>
  40d3d0:	ldr	w24, [x28, #8]
  40d3d4:	sub	w8, w24, #0x1
  40d3d8:	cmp	w8, #0xfe
  40d3dc:	b.hi	40d3bc <argp_failure@@Base+0x9cc>  // b.pmore
  40d3e0:	bl	401cc0 <__ctype_b_loc@plt>
  40d3e4:	ldr	x8, [x0]
  40d3e8:	ldrh	w8, [x8, x24, lsl #1]
  40d3ec:	tbz	w8, #14, 40d3bc <argp_failure@@Base+0x9cc>
  40d3f0:	ldrb	w8, [x21]
  40d3f4:	cmp	w24, w8
  40d3f8:	b.ne	40d3bc <argp_failure@@Base+0x9cc>  // b.any
  40d3fc:	tst	w20, #0x4
  40d400:	csel	x22, x28, x22, eq  // eq = none
  40d404:	tbnz	w20, #1, 40d3b4 <argp_failure@@Base+0x9c4>
  40d408:	ldr	w8, [x22, #24]
  40d40c:	ldr	x23, [x28, #16]
  40d410:	orr	w8, w8, w20
  40d414:	cbnz	x23, 40d41c <argp_failure@@Base+0xa2c>
  40d418:	ldr	x23, [x22, #16]
  40d41c:	tbnz	w8, #4, 40d3b4 <argp_failure@@Base+0x9c4>
  40d420:	cbz	x23, 40d3b4 <argp_failure@@Base+0x9c4>
  40d424:	tbnz	w8, #0, 40d39c <argp_failure@@Base+0x9ac>
  40d428:	mov	x0, x23
  40d42c:	bl	401ac0 <strlen@plt>
  40d430:	ldp	x9, x8, [x19, #48]
  40d434:	ldr	x10, [x19, #32]
  40d438:	add	x20, x0, #0x6
  40d43c:	sub	x9, x8, x9
  40d440:	cmp	x9, x10
  40d444:	b.ls	40d454 <argp_failure@@Base+0xa64>  // b.plast
  40d448:	mov	x0, x19
  40d44c:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40d450:	ldr	x8, [x19, #56]
  40d454:	ldr	x9, [x19, #40]
  40d458:	ldr	x10, [x19, #16]
  40d45c:	bic	x11, x9, x9, asr #63
  40d460:	ldr	x9, [x19, #64]
  40d464:	add	x11, x20, x11
  40d468:	cmp	x11, x10
  40d46c:	b.cs	40d49c <argp_failure@@Base+0xaac>  // b.hs, b.nlast
  40d470:	cmp	x8, x9
  40d474:	b.cc	40d48c <argp_failure@@Base+0xa9c>  // b.lo, b.ul, b.last
  40d478:	mov	w1, #0x1                   	// #1
  40d47c:	mov	x0, x19
  40d480:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40d484:	cbz	w0, 40d4c8 <argp_failure@@Base+0xad8>
  40d488:	ldr	x8, [x19, #56]
  40d48c:	add	x9, x8, #0x1
  40d490:	str	x9, [x19, #56]
  40d494:	mov	w9, #0x20                  	// #32
  40d498:	b	40d4c4 <argp_failure@@Base+0xad4>
  40d49c:	cmp	x8, x9
  40d4a0:	b.cc	40d4b8 <argp_failure@@Base+0xac8>  // b.lo, b.ul, b.last
  40d4a4:	mov	w1, #0x1                   	// #1
  40d4a8:	mov	x0, x19
  40d4ac:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40d4b0:	cbz	w0, 40d4c8 <argp_failure@@Base+0xad8>
  40d4b4:	ldr	x8, [x19, #56]
  40d4b8:	add	x9, x8, #0x1
  40d4bc:	str	x9, [x19, #56]
  40d4c0:	mov	w9, #0xa                   	// #10
  40d4c4:	strb	w9, [x8]
  40d4c8:	ldr	w2, [x28, #8]
  40d4cc:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40d4d0:	mov	x0, x19
  40d4d4:	add	x1, x1, #0xd48
  40d4d8:	b	40d3ac <argp_failure@@Base+0x9bc>
  40d4dc:	mov	x8, x23
  40d4e0:	ldr	w23, [x23, #8]
  40d4e4:	cbz	w23, 40d5b0 <argp_failure@@Base+0xbc0>
  40d4e8:	ldr	x24, [x8]
  40d4ec:	adrp	x20, 412000 <argp_failure@@Base+0x5610>
  40d4f0:	adrp	x21, 412000 <argp_failure@@Base+0x5610>
  40d4f4:	adrp	x22, 412000 <argp_failure@@Base+0x5610>
  40d4f8:	add	x20, x20, #0xd69
  40d4fc:	add	x21, x21, #0xd5e
  40d500:	add	x22, x22, #0xd51
  40d504:	b	40d514 <argp_failure@@Base+0xb24>
  40d508:	subs	w23, w23, #0x1
  40d50c:	add	x24, x24, #0x38
  40d510:	b.eq	40d5b0 <argp_failure@@Base+0xbc0>  // b.none
  40d514:	ldr	w25, [x24, #8]
  40d518:	cbz	w25, 40d508 <argp_failure@@Base+0xb18>
  40d51c:	ldr	x26, [x24]
  40d520:	mov	x27, x26
  40d524:	b	40d53c <argp_failure@@Base+0xb4c>
  40d528:	mov	x1, x20
  40d52c:	bl	40fcc8 <argp_failure@@Base+0x32d8>
  40d530:	subs	w25, w25, #0x1
  40d534:	add	x27, x27, #0x30
  40d538:	b.eq	40d508 <argp_failure@@Base+0xb18>  // b.none
  40d53c:	ldr	x2, [x27]
  40d540:	cbz	x2, 40d530 <argp_failure@@Base+0xb40>
  40d544:	ldr	w8, [x27, #24]
  40d548:	tst	w8, #0x4
  40d54c:	csel	x26, x27, x26, eq  // eq = none
  40d550:	tbnz	w8, #1, 40d530 <argp_failure@@Base+0xb40>
  40d554:	ldr	w9, [x26, #24]
  40d558:	ldr	x3, [x27, #16]
  40d55c:	orr	w9, w9, w8
  40d560:	cbz	x3, 40d578 <argp_failure@@Base+0xb88>
  40d564:	and	w10, w9, #0x10
  40d568:	and	w8, w8, #0x8
  40d56c:	orr	w8, w10, w8
  40d570:	cbnz	w8, 40d530 <argp_failure@@Base+0xb40>
  40d574:	b	40d58c <argp_failure@@Base+0xb9c>
  40d578:	ldr	x3, [x26, #16]
  40d57c:	and	w10, w9, #0x10
  40d580:	and	w8, w8, #0x8
  40d584:	orr	w8, w10, w8
  40d588:	cbnz	w8, 40d530 <argp_failure@@Base+0xb40>
  40d58c:	mov	x0, x19
  40d590:	cbz	x3, 40d528 <argp_failure@@Base+0xb38>
  40d594:	tbnz	w9, #0, 40d5a4 <argp_failure@@Base+0xbb4>
  40d598:	mov	x1, x21
  40d59c:	bl	40fcc8 <argp_failure@@Base+0x32d8>
  40d5a0:	b	40d530 <argp_failure@@Base+0xb40>
  40d5a4:	mov	x1, x22
  40d5a8:	bl	40fcc8 <argp_failure@@Base+0x32d8>
  40d5ac:	b	40d530 <argp_failure@@Base+0xb40>
  40d5b0:	mov	sp, x29
  40d5b4:	ldp	x20, x19, [sp, #80]
  40d5b8:	ldp	x22, x21, [sp, #64]
  40d5bc:	ldp	x24, x23, [sp, #48]
  40d5c0:	ldp	x26, x25, [sp, #32]
  40d5c4:	ldp	x28, x27, [sp, #16]
  40d5c8:	ldp	x29, x30, [sp], #96
  40d5cc:	ret
  40d5d0:	sub	sp, sp, #0x80
  40d5d4:	stp	x29, x30, [sp, #32]
  40d5d8:	stp	x28, x27, [sp, #48]
  40d5dc:	stp	x26, x25, [sp, #64]
  40d5e0:	stp	x24, x23, [sp, #80]
  40d5e4:	stp	x22, x21, [sp, #96]
  40d5e8:	stp	x20, x19, [sp, #112]
  40d5ec:	ldr	x26, [x2]
  40d5f0:	ldp	x28, x8, [x0, #32]
  40d5f4:	ldr	x24, [x0, #16]
  40d5f8:	mov	x20, x4
  40d5fc:	mov	w19, w3
  40d600:	mov	x21, x2
  40d604:	mov	x22, x1
  40d608:	add	x29, sp, #0x20
  40d60c:	cbz	x8, 40d68c <argp_failure@@Base+0xc9c>
  40d610:	mov	x1, x22
  40d614:	mov	x23, x0
  40d618:	bl	409cc4 <argp_parse@@Base+0xb1c>
  40d61c:	ldr	x8, [x23, #40]
  40d620:	mov	x2, x0
  40d624:	mov	w0, #0x6                   	// #6
  40d628:	movk	w0, #0x200, lsl #16
  40d62c:	mov	x1, x24
  40d630:	blr	x8
  40d634:	mov	x25, x0
  40d638:	cbz	x25, 40d694 <argp_failure@@Base+0xca4>
  40d63c:	mov	w1, #0xa                   	// #10
  40d640:	mov	x0, x25
  40d644:	bl	401dc0 <strchrnul@plt>
  40d648:	ldrb	w8, [x0]
  40d64c:	mov	x23, x0
  40d650:	stur	x26, [x29, #-8]
  40d654:	str	x28, [sp, #16]
  40d658:	cbz	w8, 40d6a0 <argp_failure@@Base+0xcb0>
  40d65c:	ldrb	w27, [x26]
  40d660:	cbz	w27, 40d6ac <argp_failure@@Base+0xcbc>
  40d664:	mov	w28, wzr
  40d668:	add	x26, x23, #0x1
  40d66c:	mov	w1, #0xa                   	// #10
  40d670:	mov	x0, x26
  40d674:	bl	401dc0 <strchrnul@plt>
  40d678:	add	w28, w28, #0x1
  40d67c:	cmp	w28, w27
  40d680:	mov	x23, x0
  40d684:	b.cc	40d668 <argp_failure@@Base+0xc78>  // b.lo, b.ul, b.last
  40d688:	b	40d6b0 <argp_failure@@Base+0xcc0>
  40d68c:	mov	x25, x24
  40d690:	cbnz	x25, 40d63c <argp_failure@@Base+0xc4c>
  40d694:	mov	x23, xzr
  40d698:	cbnz	x28, 40d7bc <argp_failure@@Base+0xdcc>
  40d69c:	b	40d7f0 <argp_failure@@Base+0xe00>
  40d6a0:	str	wzr, [sp, #12]
  40d6a4:	mov	x26, x25
  40d6a8:	b	40d6c4 <argp_failure@@Base+0xcd4>
  40d6ac:	mov	x26, x25
  40d6b0:	ldr	x8, [x21]
  40d6b4:	add	x8, x8, #0x1
  40d6b8:	str	x8, [x21]
  40d6bc:	mov	w8, #0x1                   	// #1
  40d6c0:	str	w8, [sp, #12]
  40d6c4:	ldp	x9, x8, [x20, #48]
  40d6c8:	ldr	x10, [x20, #32]
  40d6cc:	sub	x27, x23, x26
  40d6d0:	add	x28, x27, #0x1
  40d6d4:	sub	x9, x8, x9
  40d6d8:	cmp	x9, x10
  40d6dc:	b.ls	40d6ec <argp_failure@@Base+0xcfc>  // b.plast
  40d6e0:	mov	x0, x20
  40d6e4:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40d6e8:	ldr	x8, [x20, #56]
  40d6ec:	ldr	x9, [x20, #40]
  40d6f0:	ldr	x10, [x20, #16]
  40d6f4:	bic	x11, x9, x9, asr #63
  40d6f8:	ldr	x9, [x20, #64]
  40d6fc:	add	x11, x28, x11
  40d700:	cmp	x11, x10
  40d704:	b.cs	40d734 <argp_failure@@Base+0xd44>  // b.hs, b.nlast
  40d708:	ldr	x28, [sp, #16]
  40d70c:	cmp	x8, x9
  40d710:	b.cc	40d728 <argp_failure@@Base+0xd38>  // b.lo, b.ul, b.last
  40d714:	mov	w1, #0x1                   	// #1
  40d718:	mov	x0, x20
  40d71c:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40d720:	cbz	w0, 40d764 <argp_failure@@Base+0xd74>
  40d724:	ldr	x8, [x20, #56]
  40d728:	add	x9, x8, #0x1
  40d72c:	mov	w10, #0x20                  	// #32
  40d730:	b	40d75c <argp_failure@@Base+0xd6c>
  40d734:	ldr	x28, [sp, #16]
  40d738:	cmp	x8, x9
  40d73c:	b.cc	40d754 <argp_failure@@Base+0xd64>  // b.lo, b.ul, b.last
  40d740:	mov	w1, #0x1                   	// #1
  40d744:	mov	x0, x20
  40d748:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40d74c:	cbz	w0, 40d764 <argp_failure@@Base+0xd74>
  40d750:	ldr	x8, [x20, #56]
  40d754:	add	x9, x8, #0x1
  40d758:	mov	w10, #0xa                   	// #10
  40d75c:	str	x9, [x20, #56]
  40d760:	strb	w10, [x8]
  40d764:	ldp	x0, x8, [x20, #56]
  40d768:	add	x9, x0, x27
  40d76c:	cmp	x9, x8
  40d770:	b.ls	40d788 <argp_failure@@Base+0xd98>  // b.plast
  40d774:	mov	x0, x20
  40d778:	mov	x1, x27
  40d77c:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40d780:	cbz	w0, 40d7a0 <argp_failure@@Base+0xdb0>
  40d784:	ldr	x0, [x20, #56]
  40d788:	mov	x1, x26
  40d78c:	mov	x2, x27
  40d790:	bl	401a60 <memcpy@plt>
  40d794:	ldr	x8, [x20, #56]
  40d798:	add	x8, x8, x27
  40d79c:	str	x8, [x20, #56]
  40d7a0:	cmp	x25, x24
  40d7a4:	b.eq	40d7b0 <argp_failure@@Base+0xdc0>  // b.none
  40d7a8:	mov	x0, x25
  40d7ac:	bl	401cf0 <free@plt>
  40d7b0:	ldur	x26, [x29, #-8]
  40d7b4:	ldr	w25, [sp, #12]
  40d7b8:	cbz	x28, 40d7f0 <argp_failure@@Base+0xe00>
  40d7bc:	ldr	x8, [x28]
  40d7c0:	cbz	x8, 40d7f0 <argp_failure@@Base+0xe00>
  40d7c4:	add	x24, x28, #0x20
  40d7c8:	mov	x0, x8
  40d7cc:	mov	x1, x22
  40d7d0:	mov	x2, x21
  40d7d4:	mov	w3, w19
  40d7d8:	mov	x4, x20
  40d7dc:	bl	40d5d0 <argp_failure@@Base+0xbe0>
  40d7e0:	ldr	x8, [x24], #32
  40d7e4:	cmp	w0, #0x0
  40d7e8:	cset	w19, eq  // eq = none
  40d7ec:	cbnz	x8, 40d7c8 <argp_failure@@Base+0xdd8>
  40d7f0:	cbz	w25, 40d820 <argp_failure@@Base+0xe30>
  40d7f4:	cbz	w19, 40d820 <argp_failure@@Base+0xe30>
  40d7f8:	ldrb	w9, [x23]
  40d7fc:	ldrb	w8, [x26]
  40d800:	cbz	w9, 40d814 <argp_failure@@Base+0xe24>
  40d804:	add	w8, w8, #0x1
  40d808:	mov	w19, wzr
  40d80c:	strb	w8, [x26]
  40d810:	b	40d820 <argp_failure@@Base+0xe30>
  40d814:	cbz	w8, 40d81c <argp_failure@@Base+0xe2c>
  40d818:	strb	wzr, [x26]
  40d81c:	mov	w19, #0x1                   	// #1
  40d820:	cmp	w19, #0x0
  40d824:	ldp	x20, x19, [sp, #112]
  40d828:	ldp	x22, x21, [sp, #96]
  40d82c:	ldp	x24, x23, [sp, #80]
  40d830:	ldp	x26, x25, [sp, #64]
  40d834:	ldp	x28, x27, [sp, #48]
  40d838:	ldp	x29, x30, [sp, #32]
  40d83c:	cset	w0, eq  // eq = none
  40d840:	add	sp, sp, #0x80
  40d844:	ret
  40d848:	sub	sp, sp, #0x70
  40d84c:	stp	x29, x30, [sp, #16]
  40d850:	stp	x28, x27, [sp, #32]
  40d854:	stp	x26, x25, [sp, #48]
  40d858:	stp	x24, x23, [sp, #64]
  40d85c:	stp	x22, x21, [sp, #80]
  40d860:	stp	x20, x19, [sp, #96]
  40d864:	ldp	x25, x28, [x0, #24]
  40d868:	mov	x19, x5
  40d86c:	mov	w22, w4
  40d870:	mov	w23, w3
  40d874:	mov	w20, w2
  40d878:	mov	x24, x0
  40d87c:	mov	x21, x1
  40d880:	add	x29, sp, #0x10
  40d884:	cbz	x25, 40d91c <argp_failure@@Base+0xf2c>
  40d888:	mov	w1, #0xb                   	// #11
  40d88c:	mov	x0, x25
  40d890:	bl	401d20 <strchr@plt>
  40d894:	cbz	x0, 40d8cc <argp_failure@@Base+0xedc>
  40d898:	cbz	w20, 40d8ec <argp_failure@@Base+0xefc>
  40d89c:	ldrb	w8, [x0, #1]!
  40d8a0:	mov	x26, xzr
  40d8a4:	cmp	w8, #0x0
  40d8a8:	csel	x25, xzr, x0, eq  // eq = none
  40d8ac:	ldr	x8, [x24, #40]
  40d8b0:	mov	w27, #0x1                   	// #1
  40d8b4:	movk	w27, #0x200, lsl #16
  40d8b8:	cbnz	x8, 40d930 <argp_failure@@Base+0xf40>
  40d8bc:	str	xzr, [sp, #8]
  40d8c0:	mov	x27, x25
  40d8c4:	cbnz	x27, 40d960 <argp_failure@@Base+0xf70>
  40d8c8:	b	40da74 <argp_failure@@Base+0x1084>
  40d8cc:	cmp	w20, #0x0
  40d8d0:	mov	x26, xzr
  40d8d4:	csel	x25, xzr, x25, ne  // ne = any
  40d8d8:	ldr	x8, [x24, #40]
  40d8dc:	mov	w27, #0x1                   	// #1
  40d8e0:	movk	w27, #0x200, lsl #16
  40d8e4:	cbnz	x8, 40d930 <argp_failure@@Base+0xf40>
  40d8e8:	b	40d8bc <argp_failure@@Base+0xecc>
  40d8ec:	subs	x1, x0, x25
  40d8f0:	b.eq	40d918 <argp_failure@@Base+0xf28>  // b.none
  40d8f4:	mov	x0, x25
  40d8f8:	bl	401d10 <strndup@plt>
  40d8fc:	mov	x25, x0
  40d900:	mov	w26, #0x1                   	// #1
  40d904:	ldr	x8, [x24, #40]
  40d908:	mov	w27, #0x1                   	// #1
  40d90c:	movk	w27, #0x200, lsl #16
  40d910:	cbnz	x8, 40d930 <argp_failure@@Base+0xf40>
  40d914:	b	40d8bc <argp_failure@@Base+0xecc>
  40d918:	mov	x25, xzr
  40d91c:	mov	x26, xzr
  40d920:	ldr	x8, [x24, #40]
  40d924:	mov	w27, #0x1                   	// #1
  40d928:	movk	w27, #0x200, lsl #16
  40d92c:	cbz	x8, 40d8bc <argp_failure@@Base+0xecc>
  40d930:	mov	x0, x24
  40d934:	mov	x1, x21
  40d938:	bl	409cc4 <argp_parse@@Base+0xb1c>
  40d93c:	ldr	x8, [x24, #40]
  40d940:	cmp	w20, #0x0
  40d944:	mov	x2, x0
  40d948:	cinc	w0, w27, ne  // ne = any
  40d94c:	mov	x1, x25
  40d950:	str	x2, [sp, #8]
  40d954:	blr	x8
  40d958:	mov	x27, x0
  40d95c:	cbz	x27, 40da74 <argp_failure@@Base+0x1084>
  40d960:	cbz	w23, 40d994 <argp_failure@@Base+0xfa4>
  40d964:	ldp	x8, x9, [x19, #56]
  40d968:	cmp	x8, x9
  40d96c:	b.cc	40d984 <argp_failure@@Base+0xf94>  // b.lo, b.ul, b.last
  40d970:	mov	w1, #0x1                   	// #1
  40d974:	mov	x0, x19
  40d978:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40d97c:	cbz	w0, 40d994 <argp_failure@@Base+0xfa4>
  40d980:	ldr	x8, [x19, #56]
  40d984:	add	x9, x8, #0x1
  40d988:	mov	w10, #0xa                   	// #10
  40d98c:	str	x9, [x19, #56]
  40d990:	strb	w10, [x8]
  40d994:	mov	x0, x27
  40d998:	str	w23, [sp, #4]
  40d99c:	mov	w23, w22
  40d9a0:	mov	x22, x26
  40d9a4:	mov	x26, x28
  40d9a8:	bl	401ac0 <strlen@plt>
  40d9ac:	cbz	x0, 40d9f0 <argp_failure@@Base+0x1000>
  40d9b0:	mov	x28, x0
  40d9b4:	ldp	x0, x8, [x19, #56]
  40d9b8:	add	x9, x0, x28
  40d9bc:	cmp	x9, x8
  40d9c0:	b.ls	40d9d8 <argp_failure@@Base+0xfe8>  // b.plast
  40d9c4:	mov	x0, x19
  40d9c8:	mov	x1, x28
  40d9cc:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40d9d0:	cbz	w0, 40d9f0 <argp_failure@@Base+0x1000>
  40d9d4:	ldr	x0, [x19, #56]
  40d9d8:	mov	x1, x27
  40d9dc:	mov	x2, x28
  40d9e0:	bl	401a60 <memcpy@plt>
  40d9e4:	ldr	x8, [x19, #56]
  40d9e8:	add	x8, x8, x28
  40d9ec:	str	x8, [x19, #56]
  40d9f0:	ldp	x9, x8, [x19, #48]
  40d9f4:	ldr	x10, [x19, #32]
  40d9f8:	sub	x8, x8, x9
  40d9fc:	cmp	x8, x10
  40da00:	b.ls	40da0c <argp_failure@@Base+0x101c>  // b.plast
  40da04:	mov	x0, x19
  40da08:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40da0c:	ldr	x8, [x19, #40]
  40da10:	ldr	x9, [x19, #8]
  40da14:	mov	x28, x26
  40da18:	mov	x26, x22
  40da1c:	mov	w22, w23
  40da20:	ldr	w23, [sp, #4]
  40da24:	bic	x8, x8, x8, asr #63
  40da28:	cmp	x8, x9
  40da2c:	b.ls	40da60 <argp_failure@@Base+0x1070>  // b.plast
  40da30:	ldp	x8, x9, [x19, #56]
  40da34:	cmp	x8, x9
  40da38:	b.cc	40da50 <argp_failure@@Base+0x1060>  // b.lo, b.ul, b.last
  40da3c:	mov	w1, #0x1                   	// #1
  40da40:	mov	x0, x19
  40da44:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40da48:	cbz	w0, 40da60 <argp_failure@@Base+0x1070>
  40da4c:	ldr	x8, [x19, #56]
  40da50:	add	x9, x8, #0x1
  40da54:	mov	w10, #0xa                   	// #10
  40da58:	str	x9, [x19, #56]
  40da5c:	strb	w10, [x8]
  40da60:	cmp	x27, x25
  40da64:	b.eq	40da70 <argp_failure@@Base+0x1080>  // b.none
  40da68:	mov	x0, x27
  40da6c:	bl	401cf0 <free@plt>
  40da70:	mov	w27, #0x1                   	// #1
  40da74:	cbz	x25, 40da84 <argp_failure@@Base+0x1094>
  40da78:	cbz	x26, 40da84 <argp_failure@@Base+0x1094>
  40da7c:	mov	x0, x25
  40da80:	bl	401cf0 <free@plt>
  40da84:	cbz	w20, 40dba4 <argp_failure@@Base+0x11b4>
  40da88:	ldr	x8, [x24, #40]
  40da8c:	cbz	x8, 40dba4 <argp_failure@@Base+0x11b4>
  40da90:	ldr	x2, [sp, #8]
  40da94:	mov	w9, #0x1                   	// #1
  40da98:	movk	w9, #0x200, lsl #16
  40da9c:	add	w0, w9, #0x3
  40daa0:	mov	x1, xzr
  40daa4:	blr	x8
  40daa8:	cbz	x0, 40dba4 <argp_failure@@Base+0x11b4>
  40daac:	mov	x24, x0
  40dab0:	orr	w8, w27, w23
  40dab4:	cbz	w8, 40dae8 <argp_failure@@Base+0x10f8>
  40dab8:	ldp	x8, x9, [x19, #56]
  40dabc:	cmp	x8, x9
  40dac0:	b.cc	40dad8 <argp_failure@@Base+0x10e8>  // b.lo, b.ul, b.last
  40dac4:	mov	w1, #0x1                   	// #1
  40dac8:	mov	x0, x19
  40dacc:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40dad0:	cbz	w0, 40dae8 <argp_failure@@Base+0x10f8>
  40dad4:	ldr	x8, [x19, #56]
  40dad8:	add	x9, x8, #0x1
  40dadc:	mov	w10, #0xa                   	// #10
  40dae0:	str	x9, [x19, #56]
  40dae4:	strb	w10, [x8]
  40dae8:	mov	x0, x24
  40daec:	bl	401ac0 <strlen@plt>
  40daf0:	cbz	x0, 40db34 <argp_failure@@Base+0x1144>
  40daf4:	mov	x25, x0
  40daf8:	ldp	x0, x8, [x19, #56]
  40dafc:	add	x9, x0, x25
  40db00:	cmp	x9, x8
  40db04:	b.ls	40db1c <argp_failure@@Base+0x112c>  // b.plast
  40db08:	mov	x0, x19
  40db0c:	mov	x1, x25
  40db10:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40db14:	cbz	w0, 40db34 <argp_failure@@Base+0x1144>
  40db18:	ldr	x0, [x19, #56]
  40db1c:	mov	x1, x24
  40db20:	mov	x2, x25
  40db24:	bl	401a60 <memcpy@plt>
  40db28:	ldr	x8, [x19, #56]
  40db2c:	add	x8, x8, x25
  40db30:	str	x8, [x19, #56]
  40db34:	mov	x0, x24
  40db38:	bl	401cf0 <free@plt>
  40db3c:	ldp	x9, x8, [x19, #48]
  40db40:	ldr	x10, [x19, #32]
  40db44:	sub	x8, x8, x9
  40db48:	cmp	x8, x10
  40db4c:	b.ls	40db58 <argp_failure@@Base+0x1168>  // b.plast
  40db50:	mov	x0, x19
  40db54:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40db58:	ldr	x8, [x19, #40]
  40db5c:	ldr	x9, [x19, #8]
  40db60:	bic	x8, x8, x8, asr #63
  40db64:	cmp	x8, x9
  40db68:	b.ls	40dba0 <argp_failure@@Base+0x11b0>  // b.plast
  40db6c:	ldp	x8, x9, [x19, #56]
  40db70:	cmp	x8, x9
  40db74:	b.cc	40db90 <argp_failure@@Base+0x11a0>  // b.lo, b.ul, b.last
  40db78:	mov	w1, #0x1                   	// #1
  40db7c:	mov	x0, x19
  40db80:	mov	w27, #0x1                   	// #1
  40db84:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40db88:	cbz	w0, 40dba4 <argp_failure@@Base+0x11b4>
  40db8c:	ldr	x8, [x19, #56]
  40db90:	add	x9, x8, #0x1
  40db94:	mov	w10, #0xa                   	// #10
  40db98:	str	x9, [x19, #56]
  40db9c:	strb	w10, [x8]
  40dba0:	mov	w27, #0x1                   	// #1
  40dba4:	cbz	x28, 40dc24 <argp_failure@@Base+0x1234>
  40dba8:	ldr	x8, [x28]
  40dbac:	cbz	x8, 40dc24 <argp_failure@@Base+0x1234>
  40dbb0:	cbz	w22, 40dbf0 <argp_failure@@Base+0x1200>
  40dbb4:	cmp	w23, #0x0
  40dbb8:	cset	w23, ne  // ne = any
  40dbbc:	add	x24, x28, #0x20
  40dbc0:	cbnz	w27, 40dc24 <argp_failure@@Base+0x1234>
  40dbc4:	mov	x0, x8
  40dbc8:	mov	x1, x21
  40dbcc:	mov	w2, w20
  40dbd0:	mov	w3, w23
  40dbd4:	mov	w4, w22
  40dbd8:	mov	x5, x19
  40dbdc:	bl	40d848 <argp_failure@@Base+0xe58>
  40dbe0:	ldr	x8, [x24], #32
  40dbe4:	mov	w27, w0
  40dbe8:	cbnz	x8, 40dbc0 <argp_failure@@Base+0x11d0>
  40dbec:	b	40dc24 <argp_failure@@Base+0x1234>
  40dbf0:	add	x22, x28, #0x20
  40dbf4:	orr	w9, w27, w23
  40dbf8:	cmp	w9, #0x0
  40dbfc:	cset	w3, ne  // ne = any
  40dc00:	mov	x0, x8
  40dc04:	mov	x1, x21
  40dc08:	mov	w2, w20
  40dc0c:	mov	w4, wzr
  40dc10:	mov	x5, x19
  40dc14:	bl	40d848 <argp_failure@@Base+0xe58>
  40dc18:	ldr	x8, [x22], #32
  40dc1c:	orr	w27, w0, w27
  40dc20:	cbnz	x8, 40dbf4 <argp_failure@@Base+0x1204>
  40dc24:	mov	w0, w27
  40dc28:	ldp	x20, x19, [sp, #96]
  40dc2c:	ldp	x22, x21, [sp, #80]
  40dc30:	ldp	x24, x23, [sp, #64]
  40dc34:	ldp	x26, x25, [sp, #48]
  40dc38:	ldp	x28, x27, [sp, #32]
  40dc3c:	ldp	x29, x30, [sp, #16]
  40dc40:	add	sp, sp, #0x70
  40dc44:	ret
  40dc48:	sub	sp, sp, #0x70
  40dc4c:	stp	x29, x30, [sp, #16]
  40dc50:	stp	x28, x27, [sp, #32]
  40dc54:	stp	x26, x25, [sp, #48]
  40dc58:	stp	x24, x23, [sp, #64]
  40dc5c:	stp	x22, x21, [sp, #80]
  40dc60:	stp	x20, x19, [sp, #96]
  40dc64:	ldr	x8, [x0, #32]
  40dc68:	ldr	x9, [x1, #32]
  40dc6c:	ldr	w11, [x0, #24]
  40dc70:	ldr	w10, [x1, #24]
  40dc74:	mov	x19, x1
  40dc78:	mov	x20, x0
  40dc7c:	cmp	x8, x9
  40dc80:	add	x29, sp, #0x10
  40dc84:	b.eq	40dd3c <argp_failure@@Base+0x134c>  // b.none
  40dc88:	cbz	x8, 40dcb4 <argp_failure@@Base+0x12c4>
  40dc8c:	cbz	x9, 40dcd4 <argp_failure@@Base+0x12e4>
  40dc90:	ldr	w10, [x8, #32]
  40dc94:	ldr	w11, [x9, #32]
  40dc98:	cmp	w10, w11
  40dc9c:	b.le	40dcfc <argp_failure@@Base+0x130c>
  40dca0:	ldr	x8, [x8, #16]
  40dca4:	ldr	w10, [x8, #32]
  40dca8:	cmp	w10, w11
  40dcac:	b.gt	40dca0 <argp_failure@@Base+0x12b0>
  40dcb0:	b	40dcfc <argp_failure@@Base+0x130c>
  40dcb4:	mov	x8, x9
  40dcb8:	ldr	x9, [x9, #16]
  40dcbc:	cbnz	x9, 40dcb4 <argp_failure@@Base+0x12c4>
  40dcc0:	ldr	w8, [x8, #12]
  40dcc4:	subs	w0, w11, w8
  40dcc8:	b.ne	40de88 <argp_failure@@Base+0x1498>  // b.any
  40dccc:	mov	w0, #0xffffffff            	// #-1
  40dcd0:	b	40e05c <argp_failure@@Base+0x166c>
  40dcd4:	mov	x9, x8
  40dcd8:	ldr	x8, [x8, #16]
  40dcdc:	cbnz	x8, 40dcd4 <argp_failure@@Base+0x12e4>
  40dce0:	ldr	w8, [x9, #12]
  40dce4:	subs	w0, w8, w10
  40dce8:	b.ne	40dea0 <argp_failure@@Base+0x14b0>  // b.any
  40dcec:	mov	w0, #0x1                   	// #1
  40dcf0:	b	40e05c <argp_failure@@Base+0x166c>
  40dcf4:	ldr	x9, [x9, #16]
  40dcf8:	ldr	w11, [x9, #32]
  40dcfc:	cmp	w11, w10
  40dd00:	b.gt	40dcf4 <argp_failure@@Base+0x1304>
  40dd04:	mov	x11, x9
  40dd08:	mov	x10, x8
  40dd0c:	ldr	x8, [x8, #16]
  40dd10:	ldr	x9, [x9, #16]
  40dd14:	cmp	x8, x9
  40dd18:	b.ne	40dd04 <argp_failure@@Base+0x1314>  // b.any
  40dd1c:	ldr	w8, [x10, #12]
  40dd20:	ldr	w9, [x11, #12]
  40dd24:	subs	w0, w8, w9
  40dd28:	b.ne	40de58 <argp_failure@@Base+0x1468>  // b.any
  40dd2c:	ldr	w8, [x11, #8]
  40dd30:	ldr	w9, [x10, #8]
  40dd34:	sub	w0, w8, w9
  40dd38:	b	40de6c <argp_failure@@Base+0x147c>
  40dd3c:	subs	w0, w11, w10
  40dd40:	b.ne	40de40 <argp_failure@@Base+0x1450>  // b.any
  40dd44:	ldr	w22, [x20, #8]
  40dd48:	cbz	w22, 40deb8 <argp_failure@@Base+0x14c8>
  40dd4c:	ldr	x8, [x20]
  40dd50:	ldr	x21, [x20, #16]
  40dd54:	sub	w25, w22, #0x1
  40dd58:	add	x24, x8, #0x18
  40dd5c:	ldr	w23, [x24]
  40dd60:	tbnz	w23, #3, 40dda0 <argp_failure@@Base+0x13b0>
  40dd64:	ldur	w26, [x24, #-16]
  40dd68:	sub	w8, w26, #0x1
  40dd6c:	cmp	w8, #0xfe
  40dd70:	b.hi	40dda0 <argp_failure@@Base+0x13b0>  // b.pmore
  40dd74:	bl	401cc0 <__ctype_b_loc@plt>
  40dd78:	ldr	x8, [x0]
  40dd7c:	ldrh	w8, [x8, x26, lsl #1]
  40dd80:	tbz	w8, #14, 40dda0 <argp_failure@@Base+0x13b0>
  40dd84:	ldrb	w8, [x21]
  40dd88:	cmp	w26, w8
  40dd8c:	b.ne	40dda0 <argp_failure@@Base+0x13b0>  // b.any
  40dd90:	tst	w23, #0x2
  40dd94:	csel	w23, w26, wzr, eq  // eq = none
  40dd98:	add	x21, x21, #0x1
  40dd9c:	b	40dda4 <argp_failure@@Base+0x13b4>
  40dda0:	mov	w23, wzr
  40dda4:	subs	w25, w25, #0x1
  40dda8:	b.cc	40ddb4 <argp_failure@@Base+0x13c4>  // b.lo, b.ul, b.last
  40ddac:	add	x24, x24, #0x30
  40ddb0:	cbz	w23, 40dd5c <argp_failure@@Base+0x136c>
  40ddb4:	ldr	w25, [x19, #8]
  40ddb8:	cbz	w25, 40dec4 <argp_failure@@Base+0x14d4>
  40ddbc:	ldr	x27, [x19]
  40ddc0:	ldr	x21, [x19, #16]
  40ddc4:	sub	w28, w25, #0x1
  40ddc8:	str	x19, [sp, #8]
  40ddcc:	add	x26, x27, #0x18
  40ddd0:	ldr	w24, [x26]
  40ddd4:	tbnz	w24, #3, 40de14 <argp_failure@@Base+0x1424>
  40ddd8:	ldur	w19, [x26, #-16]
  40dddc:	sub	w8, w19, #0x1
  40dde0:	cmp	w8, #0xfe
  40dde4:	b.hi	40de14 <argp_failure@@Base+0x1424>  // b.pmore
  40dde8:	bl	401cc0 <__ctype_b_loc@plt>
  40ddec:	ldr	x8, [x0]
  40ddf0:	ldrh	w8, [x8, x19, lsl #1]
  40ddf4:	tbz	w8, #14, 40de14 <argp_failure@@Base+0x1424>
  40ddf8:	ldrb	w8, [x21]
  40ddfc:	cmp	w19, w8
  40de00:	b.ne	40de14 <argp_failure@@Base+0x1424>  // b.any
  40de04:	tst	w24, #0x2
  40de08:	csel	w24, w19, wzr, eq  // eq = none
  40de0c:	add	x21, x21, #0x1
  40de10:	b	40de18 <argp_failure@@Base+0x1428>
  40de14:	mov	w24, wzr
  40de18:	subs	w28, w28, #0x1
  40de1c:	b.cc	40de28 <argp_failure@@Base+0x1438>  // b.lo, b.ul, b.last
  40de20:	add	x26, x26, #0x30
  40de24:	cbz	w24, 40ddd0 <argp_failure@@Base+0x13e0>
  40de28:	ldr	x19, [sp, #8]
  40de2c:	ldr	x9, [x20]
  40de30:	ldr	w26, [x27, #24]
  40de34:	ldr	w8, [x9, #24]
  40de38:	cbnz	w22, 40def0 <argp_failure@@Base+0x1500>
  40de3c:	b	40dedc <argp_failure@@Base+0x14ec>
  40de40:	tst	w10, w11
  40de44:	b.lt	40e05c <argp_failure@@Base+0x166c>  // b.tstop
  40de48:	orr	w8, w10, w11
  40de4c:	tbz	w8, #31, 40e05c <argp_failure@@Base+0x166c>
  40de50:	sub	w0, w10, w11
  40de54:	b	40e05c <argp_failure@@Base+0x166c>
  40de58:	tst	w9, w8
  40de5c:	b.lt	40de6c <argp_failure@@Base+0x147c>  // b.tstop
  40de60:	orr	w10, w9, w8
  40de64:	tbz	w10, #31, 40de6c <argp_failure@@Base+0x147c>
  40de68:	sub	w0, w9, w8
  40de6c:	cbnz	w0, 40e05c <argp_failure@@Base+0x166c>
  40de70:	ldr	w8, [x20, #48]
  40de74:	ldr	w9, [x19, #48]
  40de78:	cmp	w8, w9
  40de7c:	mov	w8, #0xffffffff            	// #-1
  40de80:	cneg	w0, w8, cs  // cs = hs, nlast
  40de84:	b	40e05c <argp_failure@@Base+0x166c>
  40de88:	tst	w8, w11
  40de8c:	b.lt	40e05c <argp_failure@@Base+0x166c>  // b.tstop
  40de90:	orr	w9, w8, w11
  40de94:	tbz	w9, #31, 40e05c <argp_failure@@Base+0x166c>
  40de98:	sub	w0, w8, w11
  40de9c:	b	40e05c <argp_failure@@Base+0x166c>
  40dea0:	tst	w8, w10
  40dea4:	b.lt	40e05c <argp_failure@@Base+0x166c>  // b.tstop
  40dea8:	orr	w9, w8, w10
  40deac:	tbz	w9, #31, 40e05c <argp_failure@@Base+0x166c>
  40deb0:	sub	w0, w10, w8
  40deb4:	b	40e05c <argp_failure@@Base+0x166c>
  40deb8:	mov	w23, wzr
  40debc:	ldr	w25, [x19, #8]
  40dec0:	cbnz	w25, 40ddbc <argp_failure@@Base+0x13cc>
  40dec4:	ldr	x27, [x19]
  40dec8:	mov	w24, wzr
  40decc:	ldr	x9, [x20]
  40ded0:	ldr	w26, [x27, #24]
  40ded4:	ldr	w8, [x9, #24]
  40ded8:	cbnz	w22, 40def0 <argp_failure@@Base+0x1500>
  40dedc:	mov	x21, xzr
  40dee0:	b	40df00 <argp_failure@@Base+0x1510>
  40dee4:	subs	w22, w22, #0x1
  40dee8:	add	x9, x9, #0x30
  40deec:	b.eq	40dedc <argp_failure@@Base+0x14ec>  // b.none
  40def0:	ldr	x21, [x9]
  40def4:	cbz	x21, 40dee4 <argp_failure@@Base+0x14f4>
  40def8:	ldrb	w10, [x9, #24]
  40defc:	tbnz	w10, #1, 40dee4 <argp_failure@@Base+0x14f4>
  40df00:	cbnz	w25, 40df18 <argp_failure@@Base+0x1528>
  40df04:	mov	x22, xzr
  40df08:	b	40df28 <argp_failure@@Base+0x1538>
  40df0c:	subs	w25, w25, #0x1
  40df10:	add	x27, x27, #0x30
  40df14:	b.eq	40df04 <argp_failure@@Base+0x1514>  // b.none
  40df18:	ldr	x22, [x27]
  40df1c:	cbz	x22, 40df0c <argp_failure@@Base+0x151c>
  40df20:	ldrb	w9, [x27, #24]
  40df24:	tbnz	w9, #1, 40df0c <argp_failure@@Base+0x151c>
  40df28:	tbnz	w8, #3, 40df34 <argp_failure@@Base+0x1544>
  40df2c:	mov	w25, wzr
  40df30:	b	40df80 <argp_failure@@Base+0x1590>
  40df34:	cbz	x21, 40df7c <argp_failure@@Base+0x158c>
  40df38:	bl	401cc0 <__ctype_b_loc@plt>
  40df3c:	ldr	x8, [x0]
  40df40:	ldrb	w9, [x21]
  40df44:	ldrh	w10, [x8, x9, lsl #1]
  40df48:	tbz	w10, #13, 40df58 <argp_failure@@Base+0x1568>
  40df4c:	ldrb	w9, [x21, #1]!
  40df50:	ldrh	w10, [x8, x9, lsl #1]
  40df54:	tbnz	w10, #13, 40df4c <argp_failure@@Base+0x155c>
  40df58:	cmp	w9, #0x2d
  40df5c:	cset	w25, ne  // ne = any
  40df60:	cbz	w9, 40df80 <argp_failure@@Base+0x1590>
  40df64:	and	x9, x9, #0xff
  40df68:	ldrh	w9, [x8, x9, lsl #1]
  40df6c:	tbnz	w9, #3, 40df80 <argp_failure@@Base+0x1590>
  40df70:	ldrb	w9, [x21, #1]!
  40df74:	cbnz	w9, 40df64 <argp_failure@@Base+0x1574>
  40df78:	b	40df80 <argp_failure@@Base+0x1590>
  40df7c:	mov	w25, #0x1                   	// #1
  40df80:	tbnz	w26, #3, 40df8c <argp_failure@@Base+0x159c>
  40df84:	mov	w9, wzr
  40df88:	b	40dfd8 <argp_failure@@Base+0x15e8>
  40df8c:	cbz	x22, 40dfd4 <argp_failure@@Base+0x15e4>
  40df90:	bl	401cc0 <__ctype_b_loc@plt>
  40df94:	ldr	x8, [x0]
  40df98:	ldrb	w10, [x22]
  40df9c:	ldrh	w9, [x8, x10, lsl #1]
  40dfa0:	tbz	w9, #13, 40dfb0 <argp_failure@@Base+0x15c0>
  40dfa4:	ldrb	w10, [x22, #1]!
  40dfa8:	ldrh	w9, [x8, x10, lsl #1]
  40dfac:	tbnz	w9, #13, 40dfa4 <argp_failure@@Base+0x15b4>
  40dfb0:	cmp	w10, #0x2d
  40dfb4:	cset	w9, ne  // ne = any
  40dfb8:	cbz	w10, 40dfd8 <argp_failure@@Base+0x15e8>
  40dfbc:	and	x10, x10, #0xff
  40dfc0:	ldrh	w10, [x8, x10, lsl #1]
  40dfc4:	tbnz	w10, #3, 40dfd8 <argp_failure@@Base+0x15e8>
  40dfc8:	ldrb	w10, [x22, #1]!
  40dfcc:	cbnz	w10, 40dfbc <argp_failure@@Base+0x15cc>
  40dfd0:	b	40dfd8 <argp_failure@@Base+0x15e8>
  40dfd4:	mov	w9, #0x1                   	// #1
  40dfd8:	subs	w0, w25, w9
  40dfdc:	b.ne	40e05c <argp_failure@@Base+0x166c>  // b.any
  40dfe0:	orr	w8, w24, w23
  40dfe4:	tst	w8, #0xff
  40dfe8:	b.ne	40e008 <argp_failure@@Base+0x1618>  // b.any
  40dfec:	cbz	x21, 40e008 <argp_failure@@Base+0x1618>
  40dff0:	cbz	x22, 40e008 <argp_failure@@Base+0x1618>
  40dff4:	mov	x0, x21
  40dff8:	mov	x1, x22
  40dffc:	bl	401c20 <strcasecmp@plt>
  40e000:	cbnz	w0, 40e05c <argp_failure@@Base+0x166c>
  40e004:	b	40de70 <argp_failure@@Base+0x1480>
  40e008:	tst	w23, #0xff
  40e00c:	b.ne	40e018 <argp_failure@@Base+0x1628>  // b.any
  40e010:	cbz	x21, 40e018 <argp_failure@@Base+0x1628>
  40e014:	ldrb	w23, [x21]
  40e018:	tst	w24, #0xff
  40e01c:	b.ne	40e030 <argp_failure@@Base+0x1640>  // b.any
  40e020:	cbz	x22, 40e02c <argp_failure@@Base+0x163c>
  40e024:	ldrb	w24, [x22]
  40e028:	b	40e030 <argp_failure@@Base+0x1640>
  40e02c:	mov	w24, wzr
  40e030:	bl	401b60 <__ctype_tolower_loc@plt>
  40e034:	ldr	x8, [x0]
  40e038:	and	x9, x23, #0xff
  40e03c:	and	x10, x24, #0xff
  40e040:	ldr	w9, [x8, x9, lsl #2]
  40e044:	ldr	w8, [x8, x10, lsl #2]
  40e048:	subs	w0, w9, w8
  40e04c:	b.ne	40e05c <argp_failure@@Base+0x166c>  // b.any
  40e050:	and	w8, w24, #0xff
  40e054:	subs	w0, w8, w23, uxtb
  40e058:	b.eq	40de70 <argp_failure@@Base+0x1480>  // b.none
  40e05c:	ldp	x20, x19, [sp, #96]
  40e060:	ldp	x22, x21, [sp, #80]
  40e064:	ldp	x24, x23, [sp, #64]
  40e068:	ldp	x26, x25, [sp, #48]
  40e06c:	ldp	x28, x27, [sp, #32]
  40e070:	ldp	x29, x30, [sp, #16]
  40e074:	add	sp, sp, #0x70
  40e078:	ret
  40e07c:	stp	x29, x30, [sp, #-64]!
  40e080:	stp	x22, x21, [sp, #32]
  40e084:	stp	x20, x19, [sp, #48]
  40e088:	ldr	w8, [x1, #24]
  40e08c:	mov	x20, x1
  40e090:	mov	w19, w0
  40e094:	str	x23, [sp, #16]
  40e098:	mov	x29, sp
  40e09c:	cbz	w8, 40e180 <argp_failure@@Base+0x1790>
  40e0a0:	ldr	x9, [x20, #16]
  40e0a4:	ldr	x8, [x20]
  40e0a8:	ldr	x23, [x9]
  40e0ac:	ldr	x22, [x8, #32]
  40e0b0:	cbz	x23, 40e100 <argp_failure@@Base+0x1710>
  40e0b4:	ldr	w9, [x9, #8]
  40e0b8:	cbz	w9, 40e100 <argp_failure@@Base+0x1710>
  40e0bc:	ldr	w8, [x8, #24]
  40e0c0:	ldr	w9, [x23, #24]
  40e0c4:	cmp	w8, w9
  40e0c8:	b.eq	40e100 <argp_failure@@Base+0x1710>  // b.none
  40e0cc:	ldr	x21, [x20, #8]
  40e0d0:	ldp	x8, x9, [x21, #56]
  40e0d4:	cmp	x8, x9
  40e0d8:	b.cc	40e0f0 <argp_failure@@Base+0x1700>  // b.lo, b.ul, b.last
  40e0dc:	mov	w1, #0x1                   	// #1
  40e0e0:	mov	x0, x21
  40e0e4:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40e0e8:	cbz	w0, 40e100 <argp_failure@@Base+0x1710>
  40e0ec:	ldr	x8, [x21, #56]
  40e0f0:	add	x9, x8, #0x1
  40e0f4:	mov	w10, #0xa                   	// #10
  40e0f8:	str	x9, [x21, #56]
  40e0fc:	strb	w10, [x8]
  40e100:	cbz	x22, 40e178 <argp_failure@@Base+0x1788>
  40e104:	ldr	x0, [x22]
  40e108:	cbz	x0, 40e178 <argp_failure@@Base+0x1788>
  40e10c:	ldrb	w8, [x0]
  40e110:	cbz	w8, 40e178 <argp_failure@@Base+0x1788>
  40e114:	cbz	x23, 40e140 <argp_failure@@Base+0x1750>
  40e118:	ldr	x8, [x23, #32]
  40e11c:	cmp	x8, x22
  40e120:	b.eq	40e178 <argp_failure@@Base+0x1788>  // b.none
  40e124:	cbz	x8, 40e138 <argp_failure@@Base+0x1748>
  40e128:	ldr	x8, [x8, #16]
  40e12c:	cmp	x8, x22
  40e130:	b.eq	40e138 <argp_failure@@Base+0x1748>  // b.none
  40e134:	cbnz	x8, 40e128 <argp_failure@@Base+0x1738>
  40e138:	cmp	x8, x22
  40e13c:	b.eq	40e178 <argp_failure@@Base+0x1788>  // b.none
  40e140:	ldr	x8, [x20, #8]
  40e144:	ldr	x1, [x22, #24]
  40e148:	mov	x2, x20
  40e14c:	ldrsw	x23, [x8, #24]
  40e150:	bl	40e250 <argp_failure@@Base+0x1860>
  40e154:	ldr	x21, [x20, #8]
  40e158:	ldp	x9, x8, [x21, #48]
  40e15c:	ldr	x10, [x21, #32]
  40e160:	sub	x8, x8, x9
  40e164:	cmp	x8, x10
  40e168:	b.ls	40e174 <argp_failure@@Base+0x1784>  // b.plast
  40e16c:	mov	x0, x21
  40e170:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40e174:	str	x23, [x21, #24]
  40e178:	str	wzr, [x20, #24]
  40e17c:	b	40e1bc <argp_failure@@Base+0x17cc>
  40e180:	ldr	x21, [x20, #8]
  40e184:	ldp	x8, x9, [x21, #56]
  40e188:	add	x10, x8, #0x2
  40e18c:	cmp	x10, x9
  40e190:	b.ls	40e1a8 <argp_failure@@Base+0x17b8>  // b.plast
  40e194:	mov	w1, #0x2                   	// #2
  40e198:	mov	x0, x21
  40e19c:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40e1a0:	cbz	w0, 40e1bc <argp_failure@@Base+0x17cc>
  40e1a4:	ldr	x8, [x21, #56]
  40e1a8:	mov	w9, #0x202c                	// #8236
  40e1ac:	strh	w9, [x8]
  40e1b0:	ldr	x8, [x21, #56]
  40e1b4:	add	x8, x8, #0x2
  40e1b8:	str	x8, [x21, #56]
  40e1bc:	ldr	x20, [x20, #8]
  40e1c0:	ldp	x9, x8, [x20, #48]
  40e1c4:	ldr	x10, [x20, #32]
  40e1c8:	sub	x8, x8, x9
  40e1cc:	cmp	x8, x10
  40e1d0:	b.ls	40e1dc <argp_failure@@Base+0x17ec>  // b.plast
  40e1d4:	mov	x0, x20
  40e1d8:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40e1dc:	ldr	x8, [x20, #40]
  40e1e0:	cmp	x8, #0x0
  40e1e4:	csel	w8, w8, wzr, gt
  40e1e8:	sub	w8, w19, w8
  40e1ec:	cmp	w8, #0x1
  40e1f0:	b.lt	40e23c <argp_failure@@Base+0x184c>  // b.tstop
  40e1f4:	add	w19, w8, #0x1
  40e1f8:	mov	w21, #0x20                  	// #32
  40e1fc:	b	40e218 <argp_failure@@Base+0x1828>
  40e200:	add	x9, x8, #0x1
  40e204:	str	x9, [x20, #56]
  40e208:	strb	w21, [x8]
  40e20c:	sub	w19, w19, #0x1
  40e210:	cmp	w19, #0x1
  40e214:	b.le	40e23c <argp_failure@@Base+0x184c>
  40e218:	ldp	x8, x9, [x20, #56]
  40e21c:	cmp	x8, x9
  40e220:	b.cc	40e200 <argp_failure@@Base+0x1810>  // b.lo, b.ul, b.last
  40e224:	mov	w1, #0x1                   	// #1
  40e228:	mov	x0, x20
  40e22c:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40e230:	cbz	w0, 40e20c <argp_failure@@Base+0x181c>
  40e234:	ldr	x8, [x20, #56]
  40e238:	b	40e200 <argp_failure@@Base+0x1810>
  40e23c:	ldp	x20, x19, [sp, #48]
  40e240:	ldp	x22, x21, [sp, #32]
  40e244:	ldr	x23, [sp, #16]
  40e248:	ldp	x29, x30, [sp], #64
  40e24c:	ret
  40e250:	stp	x29, x30, [sp, #-80]!
  40e254:	stp	x24, x23, [sp, #32]
  40e258:	stp	x22, x21, [sp, #48]
  40e25c:	stp	x20, x19, [sp, #64]
  40e260:	ldr	x8, [x1, #40]
  40e264:	mov	x20, x2
  40e268:	mov	x19, x0
  40e26c:	mov	x21, x0
  40e270:	str	x25, [sp, #16]
  40e274:	mov	x29, sp
  40e278:	cbz	x8, 40e2a8 <argp_failure@@Base+0x18b8>
  40e27c:	mov	x22, x1
  40e280:	ldr	x1, [x20, #32]
  40e284:	mov	x0, x22
  40e288:	bl	409cc4 <argp_parse@@Base+0xb1c>
  40e28c:	ldr	x8, [x22, #40]
  40e290:	mov	x2, x0
  40e294:	mov	w0, #0x3                   	// #3
  40e298:	movk	w0, #0x200, lsl #16
  40e29c:	mov	x1, x19
  40e2a0:	blr	x8
  40e2a4:	mov	x21, x0
  40e2a8:	cbz	x21, 40e4a8 <argp_failure@@Base+0x1ab8>
  40e2ac:	ldrb	w8, [x21]
  40e2b0:	cbz	w8, 40e49c <argp_failure@@Base+0x1aac>
  40e2b4:	ldr	x8, [x20, #16]
  40e2b8:	ldr	x8, [x8]
  40e2bc:	cbz	x8, 40e2f4 <argp_failure@@Base+0x1904>
  40e2c0:	ldr	x22, [x20, #8]
  40e2c4:	ldp	x8, x9, [x22, #56]
  40e2c8:	cmp	x8, x9
  40e2cc:	b.cc	40e2e4 <argp_failure@@Base+0x18f4>  // b.lo, b.ul, b.last
  40e2d0:	mov	w1, #0x1                   	// #1
  40e2d4:	mov	x0, x22
  40e2d8:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40e2dc:	cbz	w0, 40e2f4 <argp_failure@@Base+0x1904>
  40e2e0:	ldr	x8, [x22, #56]
  40e2e4:	add	x9, x8, #0x1
  40e2e8:	mov	w10, #0xa                   	// #10
  40e2ec:	str	x9, [x22, #56]
  40e2f0:	strb	w10, [x8]
  40e2f4:	ldr	x22, [x20, #8]
  40e2f8:	adrp	x24, 425000 <argp_failure@@Base+0x18610>
  40e2fc:	ldr	w23, [x24, #1080]
  40e300:	ldp	x9, x8, [x22, #48]
  40e304:	ldr	x10, [x22, #32]
  40e308:	sub	x8, x8, x9
  40e30c:	cmp	x8, x10
  40e310:	b.ls	40e31c <argp_failure@@Base+0x192c>  // b.plast
  40e314:	mov	x0, x22
  40e318:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40e31c:	ldr	x8, [x22, #40]
  40e320:	cmp	x8, #0x0
  40e324:	csel	w8, w8, wzr, gt
  40e328:	sub	w8, w23, w8
  40e32c:	cmp	w8, #0x1
  40e330:	b.lt	40e37c <argp_failure@@Base+0x198c>  // b.tstop
  40e334:	add	w23, w8, #0x1
  40e338:	mov	w25, #0x20                  	// #32
  40e33c:	b	40e358 <argp_failure@@Base+0x1968>
  40e340:	add	x9, x8, #0x1
  40e344:	str	x9, [x22, #56]
  40e348:	strb	w25, [x8]
  40e34c:	sub	w23, w23, #0x1
  40e350:	cmp	w23, #0x1
  40e354:	b.le	40e37c <argp_failure@@Base+0x198c>
  40e358:	ldp	x8, x9, [x22, #56]
  40e35c:	cmp	x8, x9
  40e360:	b.cc	40e340 <argp_failure@@Base+0x1950>  // b.lo, b.ul, b.last
  40e364:	mov	w1, #0x1                   	// #1
  40e368:	mov	x0, x22
  40e36c:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40e370:	cbz	w0, 40e34c <argp_failure@@Base+0x195c>
  40e374:	ldr	x8, [x22, #56]
  40e378:	b	40e340 <argp_failure@@Base+0x1950>
  40e37c:	ldr	x22, [x20, #8]
  40e380:	ldrsw	x25, [x24, #1080]
  40e384:	ldp	x10, x9, [x22, #48]
  40e388:	ldr	x8, [x22, #32]
  40e38c:	sub	x9, x9, x10
  40e390:	cmp	x9, x8
  40e394:	b.ls	40e3c8 <argp_failure@@Base+0x19d8>  // b.plast
  40e398:	mov	x0, x22
  40e39c:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40e3a0:	ldr	x23, [x20, #8]
  40e3a4:	ldrsw	x24, [x24, #1080]
  40e3a8:	ldp	x10, x9, [x23, #48]
  40e3ac:	ldr	x8, [x23, #32]
  40e3b0:	sub	x9, x9, x10
  40e3b4:	cmp	x9, x8
  40e3b8:	str	x25, [x22, #8]
  40e3bc:	mov	x22, x23
  40e3c0:	b.hi	40e3e0 <argp_failure@@Base+0x19f0>  // b.pmore
  40e3c4:	b	40e3ec <argp_failure@@Base+0x19fc>
  40e3c8:	mov	x24, x25
  40e3cc:	mov	x23, x22
  40e3d0:	cmp	x9, x8
  40e3d4:	str	x25, [x22, #8]
  40e3d8:	mov	x22, x23
  40e3dc:	b.ls	40e3ec <argp_failure@@Base+0x19fc>  // b.plast
  40e3e0:	mov	x0, x23
  40e3e4:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40e3e8:	ldr	x22, [x20, #8]
  40e3ec:	mov	x0, x21
  40e3f0:	str	x24, [x23, #24]
  40e3f4:	bl	401ac0 <strlen@plt>
  40e3f8:	cbz	x0, 40e43c <argp_failure@@Base+0x1a4c>
  40e3fc:	mov	x23, x0
  40e400:	ldp	x0, x8, [x22, #56]
  40e404:	add	x9, x0, x23
  40e408:	cmp	x9, x8
  40e40c:	b.ls	40e424 <argp_failure@@Base+0x1a34>  // b.plast
  40e410:	mov	x0, x22
  40e414:	mov	x1, x23
  40e418:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40e41c:	cbz	w0, 40e43c <argp_failure@@Base+0x1a4c>
  40e420:	ldr	x0, [x22, #56]
  40e424:	mov	x1, x21
  40e428:	mov	x2, x23
  40e42c:	bl	401a60 <memcpy@plt>
  40e430:	ldr	x8, [x22, #56]
  40e434:	add	x8, x8, x23
  40e438:	str	x8, [x22, #56]
  40e43c:	ldr	x23, [x20, #8]
  40e440:	ldp	x9, x8, [x23, #48]
  40e444:	ldr	x10, [x23, #32]
  40e448:	mov	x22, x23
  40e44c:	sub	x9, x8, x9
  40e450:	cmp	x9, x10
  40e454:	b.ls	40e468 <argp_failure@@Base+0x1a78>  // b.plast
  40e458:	mov	x0, x23
  40e45c:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40e460:	ldr	x22, [x20, #8]
  40e464:	ldr	x8, [x22, #56]
  40e468:	str	xzr, [x23, #8]
  40e46c:	ldr	x9, [x22, #64]
  40e470:	cmp	x8, x9
  40e474:	b.cc	40e48c <argp_failure@@Base+0x1a9c>  // b.lo, b.ul, b.last
  40e478:	mov	w1, #0x1                   	// #1
  40e47c:	mov	x0, x22
  40e480:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40e484:	cbz	w0, 40e49c <argp_failure@@Base+0x1aac>
  40e488:	ldr	x8, [x22, #56]
  40e48c:	add	x9, x8, #0x1
  40e490:	mov	w10, #0xa                   	// #10
  40e494:	str	x9, [x22, #56]
  40e498:	strb	w10, [x8]
  40e49c:	ldr	x8, [x20, #16]
  40e4a0:	mov	w9, #0x1                   	// #1
  40e4a4:	str	w9, [x8, #8]
  40e4a8:	cmp	x21, x19
  40e4ac:	b.eq	40e4cc <argp_failure@@Base+0x1adc>  // b.none
  40e4b0:	mov	x0, x21
  40e4b4:	ldp	x20, x19, [sp, #64]
  40e4b8:	ldp	x22, x21, [sp, #48]
  40e4bc:	ldp	x24, x23, [sp, #32]
  40e4c0:	ldr	x25, [sp, #16]
  40e4c4:	ldp	x29, x30, [sp], #80
  40e4c8:	b	401cf0 <free@plt>
  40e4cc:	ldp	x20, x19, [sp, #64]
  40e4d0:	ldp	x22, x21, [sp, #48]
  40e4d4:	ldp	x24, x23, [sp, #32]
  40e4d8:	ldr	x25, [sp, #16]
  40e4dc:	ldp	x29, x30, [sp], #80
  40e4e0:	ret
  40e4e4:	sub	sp, sp, #0xb0
  40e4e8:	cmp	w0, #0x1
  40e4ec:	stp	x29, x30, [sp, #80]
  40e4f0:	stp	x28, x27, [sp, #96]
  40e4f4:	stp	x26, x25, [sp, #112]
  40e4f8:	stp	x24, x23, [sp, #128]
  40e4fc:	stp	x22, x21, [sp, #144]
  40e500:	stp	x20, x19, [sp, #160]
  40e504:	add	x29, sp, #0x50
  40e508:	b.lt	40ec6c <argp_failure@@Base+0x227c>  // b.tstop
  40e50c:	stur	w5, [x29, #-28]
  40e510:	ldp	w23, w21, [x6]
  40e514:	mov	x19, x6
  40e518:	mov	x22, x4
  40e51c:	mov	x26, x3
  40e520:	mov	x25, x2
  40e524:	mov	w24, w0
  40e528:	mov	x20, x1
  40e52c:	str	xzr, [x6, #16]
  40e530:	cbz	w23, 40e558 <argp_failure@@Base+0x1b68>
  40e534:	ldr	w8, [x19, #24]
  40e538:	cbz	w8, 40e560 <argp_failure@@Base+0x1b70>
  40e53c:	ldrb	w8, [x25]
  40e540:	cmp	w8, #0x2d
  40e544:	b.eq	40e550 <argp_failure@@Base+0x1b60>  // b.none
  40e548:	cmp	w8, #0x2b
  40e54c:	b.ne	40e5e4 <argp_failure@@Base+0x1bf4>  // b.any
  40e550:	add	x25, x25, #0x1
  40e554:	b	40e5e4 <argp_failure@@Base+0x1bf4>
  40e558:	mov	w23, #0x1                   	// #1
  40e55c:	str	w23, [x19]
  40e560:	stp	w23, w23, [x19, #48]
  40e564:	str	xzr, [x19, #32]
  40e568:	cbz	w7, 40e598 <argp_failure@@Base+0x1ba8>
  40e56c:	mov	w8, #0x1                   	// #1
  40e570:	str	w8, [x19, #44]
  40e574:	ldrb	w9, [x25]
  40e578:	cmp	w9, #0x2b
  40e57c:	b.eq	40e5bc <argp_failure@@Base+0x1bcc>  // b.none
  40e580:	cmp	w9, #0x2d
  40e584:	b.ne	40e5c8 <argp_failure@@Base+0x1bd8>  // b.any
  40e588:	mov	w8, #0x2                   	// #2
  40e58c:	str	w8, [x19, #40]
  40e590:	add	x25, x25, #0x1
  40e594:	b	40e5dc <argp_failure@@Base+0x1bec>
  40e598:	adrp	x0, 412000 <argp_failure@@Base+0x5610>
  40e59c:	add	x0, x0, #0xfcf
  40e5a0:	bl	401e60 <getenv@plt>
  40e5a4:	cmp	x0, #0x0
  40e5a8:	cset	w8, ne  // ne = any
  40e5ac:	str	w8, [x19, #44]
  40e5b0:	ldrb	w9, [x25]
  40e5b4:	cmp	w9, #0x2b
  40e5b8:	b.ne	40e580 <argp_failure@@Base+0x1b90>  // b.any
  40e5bc:	str	wzr, [x19, #40]
  40e5c0:	add	x25, x25, #0x1
  40e5c4:	b	40e5dc <argp_failure@@Base+0x1bec>
  40e5c8:	cbz	w8, 40e5d4 <argp_failure@@Base+0x1be4>
  40e5cc:	str	wzr, [x19, #40]
  40e5d0:	b	40e5dc <argp_failure@@Base+0x1bec>
  40e5d4:	mov	w8, #0x1                   	// #1
  40e5d8:	str	w8, [x19, #40]
  40e5dc:	mov	w8, #0x1                   	// #1
  40e5e0:	str	w8, [x19, #24]
  40e5e4:	ldrb	w8, [x25]
  40e5e8:	ldr	x28, [x19, #32]
  40e5ec:	cmp	w8, #0x3a
  40e5f0:	csel	w21, wzr, w21, eq  // eq = none
  40e5f4:	cbz	x28, 40e728 <argp_failure@@Base+0x1d38>
  40e5f8:	ldrb	w8, [x28]
  40e5fc:	cbz	w8, 40e728 <argp_failure@@Base+0x1d38>
  40e600:	stur	x26, [x29, #-24]
  40e604:	cbz	x26, 40eeb4 <argp_failure@@Base+0x24c4>
  40e608:	ldr	x8, [x20, w23, sxtw #3]
  40e60c:	ldrb	w1, [x8, #1]
  40e610:	cmp	w1, #0x2d
  40e614:	b.eq	40e628 <argp_failure@@Base+0x1c38>  // b.none
  40e618:	ldur	w9, [x29, #-28]
  40e61c:	cbz	w9, 40eeb4 <argp_failure@@Base+0x24c4>
  40e620:	ldrb	w8, [x8, #2]
  40e624:	cbz	w8, 40eea8 <argp_failure@@Base+0x24b8>
  40e628:	str	x22, [sp, #8]
  40e62c:	mov	x22, x28
  40e630:	ldrb	w8, [x22]
  40e634:	cbz	w8, 40e648 <argp_failure@@Base+0x1c58>
  40e638:	cmp	w8, #0x3d
  40e63c:	b.eq	40e648 <argp_failure@@Base+0x1c58>  // b.none
  40e640:	ldrb	w8, [x22, #1]!
  40e644:	cbnz	w8, 40e638 <argp_failure@@Base+0x1c48>
  40e648:	ldr	x23, [x26]
  40e64c:	str	w24, [sp, #16]
  40e650:	str	x25, [sp]
  40e654:	str	w21, [sp, #36]
  40e658:	cbz	x23, 40ec0c <argp_failure@@Base+0x221c>
  40e65c:	sub	x8, x22, x28
  40e660:	str	x8, [sp, #40]
  40e664:	and	x27, x8, #0xffffffff
  40e668:	ldur	w8, [x29, #-28]
  40e66c:	cbz	w8, 40ec94 <argp_failure@@Base+0x22a4>
  40e670:	ldur	x24, [x29, #-24]
  40e674:	str	x20, [sp, #24]
  40e678:	mov	w25, wzr
  40e67c:	mov	w21, wzr
  40e680:	mov	x26, xzr
  40e684:	mov	x20, xzr
  40e688:	mov	w8, #0xffffffff            	// #-1
  40e68c:	str	w8, [sp, #20]
  40e690:	mov	x0, x23
  40e694:	mov	x1, x28
  40e698:	mov	x2, x27
  40e69c:	bl	401bc0 <strncmp@plt>
  40e6a0:	cbz	w0, 40e6b8 <argp_failure@@Base+0x1cc8>
  40e6a4:	ldr	x23, [x24, #32]!
  40e6a8:	cbz	x23, 40ec80 <argp_failure@@Base+0x2290>
  40e6ac:	ldr	x28, [x19, #32]
  40e6b0:	add	w25, w25, #0x1
  40e6b4:	b	40e690 <argp_failure@@Base+0x1ca0>
  40e6b8:	mov	x0, x23
  40e6bc:	bl	401ac0 <strlen@plt>
  40e6c0:	ldr	x8, [sp, #40]
  40e6c4:	cmp	w8, w0
  40e6c8:	b.eq	40efcc <argp_failure@@Base+0x25dc>  // b.none
  40e6cc:	mov	x8, x20
  40e6d0:	cbz	x20, 40e6f4 <argp_failure@@Base+0x1d04>
  40e6d4:	cbnz	w21, 40e6a4 <argp_failure@@Base+0x1cb4>
  40e6d8:	mov	w0, #0x10                  	// #16
  40e6dc:	bl	401ba0 <malloc@plt>
  40e6e0:	cbz	x0, 40e700 <argp_failure@@Base+0x1d10>
  40e6e4:	mov	w21, wzr
  40e6e8:	stp	x24, x26, [x0]
  40e6ec:	mov	x26, x0
  40e6f0:	b	40e6a4 <argp_failure@@Base+0x1cb4>
  40e6f4:	mov	x20, x24
  40e6f8:	str	w25, [sp, #20]
  40e6fc:	b	40e6a4 <argp_failure@@Base+0x1cb4>
  40e700:	cbz	x26, 40e720 <argp_failure@@Base+0x1d30>
  40e704:	ldr	x23, [x26, #8]
  40e708:	mov	x0, x26
  40e70c:	bl	401cf0 <free@plt>
  40e710:	mov	w21, #0x1                   	// #1
  40e714:	mov	x26, x23
  40e718:	cbnz	x23, 40e704 <argp_failure@@Base+0x1d14>
  40e71c:	b	40e6a4 <argp_failure@@Base+0x1cb4>
  40e720:	mov	w21, #0x1                   	// #1
  40e724:	b	40e6a4 <argp_failure@@Base+0x1cb4>
  40e728:	ldr	w27, [x19, #52]
  40e72c:	mov	x28, x26
  40e730:	str	w21, [sp, #36]
  40e734:	cmp	w27, w23
  40e738:	b.le	40e91c <argp_failure@@Base+0x1f2c>
  40e73c:	mov	w27, w23
  40e740:	str	w23, [x19, #52]
  40e744:	ldr	w26, [x19, #48]
  40e748:	mov	x21, x22
  40e74c:	cmp	w26, w23
  40e750:	b.gt	40e92c <argp_failure@@Base+0x1f3c>
  40e754:	ldr	w22, [x19, #40]
  40e758:	cmp	w22, #0x1
  40e75c:	b.ne	40e940 <argp_failure@@Base+0x1f50>  // b.any
  40e760:	cmp	w26, w27
  40e764:	b.eq	40e94c <argp_failure@@Base+0x1f5c>  // b.none
  40e768:	cmp	w27, w23
  40e76c:	b.eq	40e94c <argp_failure@@Base+0x1f5c>  // b.none
  40e770:	cmp	w23, w27
  40e774:	b.le	40e968 <argp_failure@@Base+0x1f78>
  40e778:	cmp	w26, w27
  40e77c:	b.ge	40e968 <argp_failure@@Base+0x1f78>  // b.tcont
  40e780:	add	x9, x20, w27, sxtw #3
  40e784:	sxtw	x8, w27
  40e788:	add	x10, x20, #0x10
  40e78c:	add	x11, x9, #0x10
  40e790:	mov	w12, w26
  40e794:	mov	w13, w23
  40e798:	sub	w14, w13, w27
  40e79c:	sub	w15, w27, w12
  40e7a0:	cmp	w14, w15
  40e7a4:	b.le	40e824 <argp_failure@@Base+0x1e34>
  40e7a8:	cmp	w15, #0x1
  40e7ac:	sub	w13, w13, w15
  40e7b0:	b.lt	40e890 <argp_failure@@Base+0x1ea0>  // b.tstop
  40e7b4:	sxtw	x14, w12
  40e7b8:	sxtw	x16, w13
  40e7bc:	cmp	w15, #0x4
  40e7c0:	mov	w15, w15
  40e7c4:	b.cc	40e7f0 <argp_failure@@Base+0x1e00>  // b.lo, b.ul, b.last
  40e7c8:	add	x18, x16, x15
  40e7cc:	add	x17, x20, x14, lsl #3
  40e7d0:	add	x18, x20, x18, lsl #3
  40e7d4:	cmp	x17, x18
  40e7d8:	b.cs	40e8a4 <argp_failure@@Base+0x1eb4>  // b.hs, b.nlast
  40e7dc:	add	x17, x14, x15
  40e7e0:	add	x17, x20, x17, lsl #3
  40e7e4:	add	x18, x20, x16, lsl #3
  40e7e8:	cmp	x18, x17
  40e7ec:	b.cs	40e8a4 <argp_failure@@Base+0x1eb4>  // b.hs, b.nlast
  40e7f0:	mov	x17, xzr
  40e7f4:	add	x16, x17, x16
  40e7f8:	add	x18, x17, x14
  40e7fc:	add	x14, x20, x16, lsl #3
  40e800:	add	x16, x20, x18, lsl #3
  40e804:	sub	x15, x15, x17
  40e808:	ldr	x17, [x14]
  40e80c:	ldr	x18, [x16]
  40e810:	subs	x15, x15, #0x1
  40e814:	str	x17, [x16], #8
  40e818:	str	x18, [x14], #8
  40e81c:	b.ne	40e808 <argp_failure@@Base+0x1e18>  // b.any
  40e820:	b	40e890 <argp_failure@@Base+0x1ea0>
  40e824:	cmp	w14, #0x1
  40e828:	b.lt	40e88c <argp_failure@@Base+0x1e9c>  // b.tstop
  40e82c:	sxtw	x15, w12
  40e830:	cmp	w14, #0x3
  40e834:	mov	w16, w14
  40e838:	b.ls	40e85c <argp_failure@@Base+0x1e6c>  // b.plast
  40e83c:	add	x17, x20, x15, lsl #3
  40e840:	add	x18, x9, x16, lsl #3
  40e844:	cmp	x17, x18
  40e848:	b.cs	40e8e0 <argp_failure@@Base+0x1ef0>  // b.hs, b.nlast
  40e84c:	add	x17, x15, x16
  40e850:	add	x17, x20, x17, lsl #3
  40e854:	cmp	x9, x17
  40e858:	b.cs	40e8e0 <argp_failure@@Base+0x1ef0>  // b.hs, b.nlast
  40e85c:	mov	x17, xzr
  40e860:	add	x18, x8, x17
  40e864:	add	x0, x17, x15
  40e868:	add	x15, x20, x18, lsl #3
  40e86c:	add	x18, x20, x0, lsl #3
  40e870:	sub	x16, x16, x17
  40e874:	ldr	x17, [x15]
  40e878:	ldr	x0, [x18]
  40e87c:	subs	x16, x16, #0x1
  40e880:	str	x17, [x18], #8
  40e884:	str	x0, [x15], #8
  40e888:	b.ne	40e874 <argp_failure@@Base+0x1e84>  // b.any
  40e88c:	add	w12, w14, w12
  40e890:	cmp	w13, w27
  40e894:	b.le	40e968 <argp_failure@@Base+0x1f78>
  40e898:	cmp	w27, w12
  40e89c:	b.gt	40e798 <argp_failure@@Base+0x1da8>
  40e8a0:	b	40e968 <argp_failure@@Base+0x1f78>
  40e8a4:	and	x17, x15, #0xfffffffc
  40e8a8:	add	x18, x10, x14, lsl #3
  40e8ac:	add	x0, x10, x16, lsl #3
  40e8b0:	mov	x1, x17
  40e8b4:	ldp	q0, q3, [x18, #-16]
  40e8b8:	ldp	q1, q2, [x0, #-16]
  40e8bc:	subs	x1, x1, #0x4
  40e8c0:	stp	q1, q2, [x18, #-16]
  40e8c4:	stp	q0, q3, [x0, #-16]
  40e8c8:	add	x18, x18, #0x20
  40e8cc:	add	x0, x0, #0x20
  40e8d0:	b.ne	40e8b4 <argp_failure@@Base+0x1ec4>  // b.any
  40e8d4:	cmp	x17, x15
  40e8d8:	b.eq	40e890 <argp_failure@@Base+0x1ea0>  // b.none
  40e8dc:	b	40e7f4 <argp_failure@@Base+0x1e04>
  40e8e0:	and	x17, x16, #0xfffffffc
  40e8e4:	add	x18, x10, x15, lsl #3
  40e8e8:	mov	x0, x17
  40e8ec:	mov	x1, x11
  40e8f0:	ldp	q0, q3, [x18, #-16]
  40e8f4:	ldp	q1, q2, [x1, #-16]
  40e8f8:	subs	x0, x0, #0x4
  40e8fc:	stp	q1, q2, [x18, #-16]
  40e900:	stp	q0, q3, [x1, #-16]
  40e904:	add	x18, x18, #0x20
  40e908:	add	x1, x1, #0x20
  40e90c:	b.ne	40e8f0 <argp_failure@@Base+0x1f00>  // b.any
  40e910:	cmp	x17, x16
  40e914:	b.ne	40e860 <argp_failure@@Base+0x1e70>  // b.any
  40e918:	b	40e88c <argp_failure@@Base+0x1e9c>
  40e91c:	ldr	w26, [x19, #48]
  40e920:	mov	x21, x22
  40e924:	cmp	w26, w23
  40e928:	b.le	40e754 <argp_failure@@Base+0x1d64>
  40e92c:	mov	w26, w23
  40e930:	str	w23, [x19, #48]
  40e934:	ldr	w22, [x19, #40]
  40e938:	cmp	w22, #0x1
  40e93c:	b.eq	40e760 <argp_failure@@Base+0x1d70>  // b.none
  40e940:	cmp	w23, w24
  40e944:	b.ne	40e9d8 <argp_failure@@Base+0x1fe8>  // b.any
  40e948:	b	40ec64 <argp_failure@@Base+0x2274>
  40e94c:	cmp	w27, w23
  40e950:	b.eq	40e95c <argp_failure@@Base+0x1f6c>  // b.none
  40e954:	mov	w26, w23
  40e958:	str	w23, [x19, #48]
  40e95c:	cmp	w23, w24
  40e960:	b.ge	40e9b0 <argp_failure@@Base+0x1fc0>  // b.tcont
  40e964:	b	40e97c <argp_failure@@Base+0x1f8c>
  40e968:	add	w8, w26, w23
  40e96c:	sub	w26, w8, w27
  40e970:	stp	w26, w23, [x19, #48]
  40e974:	cmp	w23, w24
  40e978:	b.ge	40e9b0 <argp_failure@@Base+0x1fc0>  // b.tcont
  40e97c:	add	x8, x20, w23, sxtw #3
  40e980:	b	40e998 <argp_failure@@Base+0x1fa8>
  40e984:	add	w23, w23, #0x1
  40e988:	cmp	w24, w23
  40e98c:	add	x8, x8, #0x8
  40e990:	str	w23, [x19]
  40e994:	b.eq	40e9c4 <argp_failure@@Base+0x1fd4>  // b.none
  40e998:	ldr	x9, [x8]
  40e99c:	ldrb	w10, [x9]
  40e9a0:	cmp	w10, #0x2d
  40e9a4:	b.ne	40e984 <argp_failure@@Base+0x1f94>  // b.any
  40e9a8:	ldrb	w9, [x9, #1]
  40e9ac:	cbz	w9, 40e984 <argp_failure@@Base+0x1f94>
  40e9b0:	mov	w27, w23
  40e9b4:	str	w23, [x19, #52]
  40e9b8:	cmp	w23, w24
  40e9bc:	b.ne	40e9d8 <argp_failure@@Base+0x1fe8>  // b.any
  40e9c0:	b	40ec64 <argp_failure@@Base+0x2274>
  40e9c4:	mov	w23, w24
  40e9c8:	mov	w27, w23
  40e9cc:	str	w23, [x19, #52]
  40e9d0:	cmp	w23, w24
  40e9d4:	b.eq	40ec64 <argp_failure@@Base+0x2274>  // b.none
  40e9d8:	ldr	x0, [x20, w23, sxtw #3]
  40e9dc:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40e9e0:	add	x1, x1, #0x5ce
  40e9e4:	bl	401cb0 <strcmp@plt>
  40e9e8:	cbz	w0, 40ea48 <argp_failure@@Base+0x2058>
  40e9ec:	cmp	w23, w24
  40e9f0:	b.eq	40ec64 <argp_failure@@Base+0x2274>  // b.none
  40e9f4:	sxtw	x8, w23
  40e9f8:	ldr	x8, [x20, x8, lsl #3]
  40e9fc:	ldrb	w9, [x8]
  40ea00:	cmp	w9, #0x2d
  40ea04:	b.ne	40ec20 <argp_failure@@Base+0x2230>  // b.any
  40ea08:	mov	x9, x8
  40ea0c:	ldrb	w10, [x9, #1]!
  40ea10:	cbz	w10, 40ec20 <argp_failure@@Base+0x2230>
  40ea14:	cmp	x28, #0x0
  40ea18:	cset	w8, ne  // ne = any
  40ea1c:	cmp	w10, #0x2d
  40ea20:	mov	x22, x21
  40ea24:	ldr	w21, [sp, #36]
  40ea28:	cset	w10, eq  // eq = none
  40ea2c:	and	w8, w8, w10
  40ea30:	mov	x26, x28
  40ea34:	add	x28, x9, x8
  40ea38:	str	x28, [x19, #32]
  40ea3c:	stur	x26, [x29, #-24]
  40ea40:	cbnz	x26, 40e608 <argp_failure@@Base+0x1c18>
  40ea44:	b	40eeb4 <argp_failure@@Base+0x24c4>
  40ea48:	add	w8, w23, #0x1
  40ea4c:	cmp	w26, w27
  40ea50:	str	w8, [x19]
  40ea54:	b.eq	40ec38 <argp_failure@@Base+0x2248>  // b.none
  40ea58:	cmp	w27, w8
  40ea5c:	b.eq	40ec38 <argp_failure@@Base+0x2248>  // b.none
  40ea60:	cmp	w23, w27
  40ea64:	b.lt	40ec4c <argp_failure@@Base+0x225c>  // b.tstop
  40ea68:	cmp	w26, w27
  40ea6c:	b.ge	40ec4c <argp_failure@@Base+0x225c>  // b.tcont
  40ea70:	add	x10, x20, w27, sxtw #3
  40ea74:	sxtw	x9, w27
  40ea78:	add	x11, x20, #0x10
  40ea7c:	add	x12, x10, #0x10
  40ea80:	mov	w13, w26
  40ea84:	mov	w14, w8
  40ea88:	sub	w15, w14, w27
  40ea8c:	sub	w16, w27, w13
  40ea90:	cmp	w15, w16
  40ea94:	b.le	40eb14 <argp_failure@@Base+0x2124>
  40ea98:	cmp	w16, #0x1
  40ea9c:	sub	w14, w14, w16
  40eaa0:	b.lt	40eb80 <argp_failure@@Base+0x2190>  // b.tstop
  40eaa4:	sxtw	x15, w13
  40eaa8:	sxtw	x17, w14
  40eaac:	cmp	w16, #0x4
  40eab0:	mov	w16, w16
  40eab4:	b.cc	40eae0 <argp_failure@@Base+0x20f0>  // b.lo, b.ul, b.last
  40eab8:	add	x0, x17, x16
  40eabc:	add	x18, x20, x15, lsl #3
  40eac0:	add	x0, x20, x0, lsl #3
  40eac4:	cmp	x18, x0
  40eac8:	b.cs	40eb94 <argp_failure@@Base+0x21a4>  // b.hs, b.nlast
  40eacc:	add	x18, x15, x16
  40ead0:	add	x18, x20, x18, lsl #3
  40ead4:	add	x0, x20, x17, lsl #3
  40ead8:	cmp	x0, x18
  40eadc:	b.cs	40eb94 <argp_failure@@Base+0x21a4>  // b.hs, b.nlast
  40eae0:	mov	x18, xzr
  40eae4:	add	x17, x18, x17
  40eae8:	add	x0, x18, x15
  40eaec:	add	x15, x20, x17, lsl #3
  40eaf0:	add	x17, x20, x0, lsl #3
  40eaf4:	sub	x16, x16, x18
  40eaf8:	ldr	x18, [x15]
  40eafc:	ldr	x0, [x17]
  40eb00:	subs	x16, x16, #0x1
  40eb04:	str	x18, [x17], #8
  40eb08:	str	x0, [x15], #8
  40eb0c:	b.ne	40eaf8 <argp_failure@@Base+0x2108>  // b.any
  40eb10:	b	40eb80 <argp_failure@@Base+0x2190>
  40eb14:	cmp	w15, #0x1
  40eb18:	b.lt	40eb7c <argp_failure@@Base+0x218c>  // b.tstop
  40eb1c:	sxtw	x16, w13
  40eb20:	cmp	w15, #0x3
  40eb24:	mov	w17, w15
  40eb28:	b.ls	40eb4c <argp_failure@@Base+0x215c>  // b.plast
  40eb2c:	add	x18, x20, x16, lsl #3
  40eb30:	add	x0, x10, x17, lsl #3
  40eb34:	cmp	x18, x0
  40eb38:	b.cs	40ebd0 <argp_failure@@Base+0x21e0>  // b.hs, b.nlast
  40eb3c:	add	x18, x16, x17
  40eb40:	add	x18, x20, x18, lsl #3
  40eb44:	cmp	x10, x18
  40eb48:	b.cs	40ebd0 <argp_failure@@Base+0x21e0>  // b.hs, b.nlast
  40eb4c:	mov	x18, xzr
  40eb50:	add	x0, x9, x18
  40eb54:	add	x1, x18, x16
  40eb58:	add	x16, x20, x0, lsl #3
  40eb5c:	add	x0, x20, x1, lsl #3
  40eb60:	sub	x17, x17, x18
  40eb64:	ldr	x18, [x16]
  40eb68:	ldr	x1, [x0]
  40eb6c:	subs	x17, x17, #0x1
  40eb70:	str	x18, [x0], #8
  40eb74:	str	x1, [x16], #8
  40eb78:	b.ne	40eb64 <argp_failure@@Base+0x2174>  // b.any
  40eb7c:	add	w13, w15, w13
  40eb80:	cmp	w14, w27
  40eb84:	b.le	40ec4c <argp_failure@@Base+0x225c>
  40eb88:	cmp	w27, w13
  40eb8c:	b.gt	40ea88 <argp_failure@@Base+0x2098>
  40eb90:	b	40ec4c <argp_failure@@Base+0x225c>
  40eb94:	and	x18, x16, #0xfffffffc
  40eb98:	add	x0, x11, x15, lsl #3
  40eb9c:	add	x1, x11, x17, lsl #3
  40eba0:	mov	x2, x18
  40eba4:	ldp	q0, q3, [x0, #-16]
  40eba8:	ldp	q1, q2, [x1, #-16]
  40ebac:	subs	x2, x2, #0x4
  40ebb0:	stp	q1, q2, [x0, #-16]
  40ebb4:	stp	q0, q3, [x1, #-16]
  40ebb8:	add	x0, x0, #0x20
  40ebbc:	add	x1, x1, #0x20
  40ebc0:	b.ne	40eba4 <argp_failure@@Base+0x21b4>  // b.any
  40ebc4:	cmp	x18, x16
  40ebc8:	b.eq	40eb80 <argp_failure@@Base+0x2190>  // b.none
  40ebcc:	b	40eae4 <argp_failure@@Base+0x20f4>
  40ebd0:	and	x18, x17, #0xfffffffc
  40ebd4:	add	x0, x11, x16, lsl #3
  40ebd8:	mov	x1, x18
  40ebdc:	mov	x2, x12
  40ebe0:	ldp	q0, q3, [x0, #-16]
  40ebe4:	ldp	q1, q2, [x2, #-16]
  40ebe8:	subs	x1, x1, #0x4
  40ebec:	stp	q1, q2, [x0, #-16]
  40ebf0:	stp	q0, q3, [x2, #-16]
  40ebf4:	add	x0, x0, #0x20
  40ebf8:	add	x2, x2, #0x20
  40ebfc:	b.ne	40ebe0 <argp_failure@@Base+0x21f0>  // b.any
  40ec00:	cmp	x18, x17
  40ec04:	b.ne	40eb50 <argp_failure@@Base+0x2160>  // b.any
  40ec08:	b	40eb7c <argp_failure@@Base+0x218c>
  40ec0c:	mov	x26, xzr
  40ec10:	mov	w21, wzr
  40ec14:	mov	w8, #0xffffffff            	// #-1
  40ec18:	cbz	x26, 40ed8c <argp_failure@@Base+0x239c>
  40ec1c:	b	40ede4 <argp_failure@@Base+0x23f4>
  40ec20:	cbz	w22, 40ec6c <argp_failure@@Base+0x227c>
  40ec24:	add	w9, w23, #0x1
  40ec28:	str	x8, [x19, #16]
  40ec2c:	str	w9, [x19]
  40ec30:	mov	w27, #0x1                   	// #1
  40ec34:	b	40f294 <argp_failure@@Base+0x28a4>
  40ec38:	cmp	w26, w27
  40ec3c:	b.ne	40ec58 <argp_failure@@Base+0x2268>  // b.any
  40ec40:	mov	w26, w8
  40ec44:	str	w8, [x19, #48]
  40ec48:	b	40ec58 <argp_failure@@Base+0x2268>
  40ec4c:	add	w9, w26, w8
  40ec50:	sub	w26, w9, w27
  40ec54:	stp	w26, w8, [x19, #48]
  40ec58:	str	w24, [x19, #52]
  40ec5c:	str	w24, [x19]
  40ec60:	mov	w27, w24
  40ec64:	cmp	w26, w27
  40ec68:	b.ne	40ec74 <argp_failure@@Base+0x2284>  // b.any
  40ec6c:	mov	w27, #0xffffffff            	// #-1
  40ec70:	b	40f294 <argp_failure@@Base+0x28a4>
  40ec74:	str	w26, [x19]
  40ec78:	mov	w27, #0xffffffff            	// #-1
  40ec7c:	b	40f294 <argp_failure@@Base+0x28a4>
  40ec80:	mov	x23, x20
  40ec84:	ldr	x20, [sp, #24]
  40ec88:	ldr	w8, [sp, #20]
  40ec8c:	cbz	x26, 40ed8c <argp_failure@@Base+0x239c>
  40ec90:	b	40ede4 <argp_failure@@Base+0x23f4>
  40ec94:	ldur	x24, [x29, #-24]
  40ec98:	mov	w25, wzr
  40ec9c:	mov	w21, wzr
  40eca0:	mov	x26, xzr
  40eca4:	mov	w8, #0xffffffff            	// #-1
  40eca8:	str	xzr, [sp, #24]
  40ecac:	str	w8, [sp, #20]
  40ecb0:	mov	x0, x23
  40ecb4:	mov	x1, x28
  40ecb8:	mov	x2, x27
  40ecbc:	bl	401bc0 <strncmp@plt>
  40ecc0:	cbz	w0, 40ecd8 <argp_failure@@Base+0x22e8>
  40ecc4:	ldr	x23, [x24, #32]!
  40ecc8:	cbz	x23, 40ed80 <argp_failure@@Base+0x2390>
  40eccc:	ldr	x28, [x19, #32]
  40ecd0:	add	w25, w25, #0x1
  40ecd4:	b	40ecb0 <argp_failure@@Base+0x22c0>
  40ecd8:	mov	x0, x23
  40ecdc:	bl	401ac0 <strlen@plt>
  40ece0:	ldr	x8, [sp, #40]
  40ece4:	cmp	w8, w0
  40ece8:	b.eq	40ed98 <argp_failure@@Base+0x23a8>  // b.none
  40ecec:	ldr	x10, [sp, #24]
  40ecf0:	cbz	x10, 40ed30 <argp_failure@@Base+0x2340>
  40ecf4:	cbnz	w21, 40ecc4 <argp_failure@@Base+0x22d4>
  40ecf8:	ldr	w8, [x10, #8]
  40ecfc:	ldr	w9, [x24, #8]
  40ed00:	cmp	w8, w9
  40ed04:	b.ne	40ed3c <argp_failure@@Base+0x234c>  // b.any
  40ed08:	ldr	x8, [x10, #16]
  40ed0c:	ldr	x9, [x24, #16]
  40ed10:	cmp	x8, x9
  40ed14:	b.ne	40ed3c <argp_failure@@Base+0x234c>  // b.any
  40ed18:	ldr	w8, [x10, #24]
  40ed1c:	ldr	w9, [x24, #24]
  40ed20:	cmp	w8, w9
  40ed24:	b.ne	40ed3c <argp_failure@@Base+0x234c>  // b.any
  40ed28:	mov	w21, wzr
  40ed2c:	b	40ecc4 <argp_failure@@Base+0x22d4>
  40ed30:	str	x24, [sp, #24]
  40ed34:	str	w25, [sp, #20]
  40ed38:	b	40ecc4 <argp_failure@@Base+0x22d4>
  40ed3c:	mov	w0, #0x10                  	// #16
  40ed40:	bl	401ba0 <malloc@plt>
  40ed44:	cbz	x0, 40ed58 <argp_failure@@Base+0x2368>
  40ed48:	mov	w21, wzr
  40ed4c:	stp	x24, x26, [x0]
  40ed50:	mov	x26, x0
  40ed54:	b	40ecc4 <argp_failure@@Base+0x22d4>
  40ed58:	cbz	x26, 40ed78 <argp_failure@@Base+0x2388>
  40ed5c:	ldr	x23, [x26, #8]
  40ed60:	mov	x0, x26
  40ed64:	bl	401cf0 <free@plt>
  40ed68:	mov	w21, #0x1                   	// #1
  40ed6c:	mov	x26, x23
  40ed70:	cbnz	x23, 40ed5c <argp_failure@@Base+0x236c>
  40ed74:	b	40ecc4 <argp_failure@@Base+0x22d4>
  40ed78:	mov	w21, #0x1                   	// #1
  40ed7c:	b	40ecc4 <argp_failure@@Base+0x22d4>
  40ed80:	ldr	x23, [sp, #24]
  40ed84:	ldr	w8, [sp, #20]
  40ed88:	cbnz	x26, 40ede4 <argp_failure@@Base+0x23f4>
  40ed8c:	cbnz	w21, 40ede4 <argp_failure@@Base+0x23f4>
  40ed90:	mov	w25, w8
  40ed94:	mov	x24, x23
  40ed98:	cbz	x26, 40edb0 <argp_failure@@Base+0x23c0>
  40ed9c:	ldr	x21, [x26, #8]
  40eda0:	mov	x0, x26
  40eda4:	bl	401cf0 <free@plt>
  40eda8:	mov	x26, x21
  40edac:	cbnz	x21, 40ed9c <argp_failure@@Base+0x23ac>
  40edb0:	cbz	x24, 40ee40 <argp_failure@@Base+0x2450>
  40edb4:	ldrsw	x8, [x19]
  40edb8:	ldr	w12, [sp, #36]
  40edbc:	add	x9, x8, #0x1
  40edc0:	str	w9, [x19]
  40edc4:	ldrb	w11, [x22]
  40edc8:	ldr	w10, [x24, #8]
  40edcc:	cbz	w11, 40ef70 <argp_failure@@Base+0x2580>
  40edd0:	cbz	w10, 40efd8 <argp_failure@@Base+0x25e8>
  40edd4:	ldr	x21, [sp, #8]
  40edd8:	add	x8, x22, #0x1
  40eddc:	str	x8, [x19, #16]
  40ede0:	b	40ef98 <argp_failure@@Base+0x25a8>
  40ede4:	ldr	w8, [sp, #36]
  40ede8:	cbz	w8, 40edf0 <argp_failure@@Base+0x2400>
  40edec:	cbnz	x26, 40f2b8 <argp_failure@@Base+0x28c8>
  40edf0:	ldr	w8, [sp, #36]
  40edf4:	cbz	w8, 40edfc <argp_failure@@Base+0x240c>
  40edf8:	cbnz	w21, 40f330 <argp_failure@@Base+0x2940>
  40edfc:	ldr	x20, [x19, #32]
  40ee00:	mov	x0, x20
  40ee04:	bl	401ac0 <strlen@plt>
  40ee08:	ldr	w8, [x19]
  40ee0c:	add	x9, x20, x0
  40ee10:	str	x9, [x19, #32]
  40ee14:	str	wzr, [x19, #8]
  40ee18:	add	w8, w8, #0x1
  40ee1c:	str	w8, [x19]
  40ee20:	cbz	x26, 40ee38 <argp_failure@@Base+0x2448>
  40ee24:	ldr	x19, [x26, #8]
  40ee28:	mov	x0, x26
  40ee2c:	bl	401cf0 <free@plt>
  40ee30:	mov	x26, x19
  40ee34:	cbnz	x19, 40ee24 <argp_failure@@Base+0x2434>
  40ee38:	mov	w27, #0x3f                  	// #63
  40ee3c:	b	40f294 <argp_failure@@Base+0x28a4>
  40ee40:	ldr	w21, [sp, #36]
  40ee44:	ldur	w8, [x29, #-28]
  40ee48:	cbz	w8, 40ee80 <argp_failure@@Base+0x2490>
  40ee4c:	ldrsw	x23, [x19]
  40ee50:	ldr	x8, [x20, x23, lsl #3]
  40ee54:	ldrb	w8, [x8, #1]
  40ee58:	cmp	w8, #0x2d
  40ee5c:	b.eq	40ee80 <argp_failure@@Base+0x2490>  // b.none
  40ee60:	ldr	x28, [x19, #32]
  40ee64:	ldr	x0, [sp]
  40ee68:	ldrb	w1, [x28]
  40ee6c:	bl	401d20 <strchr@plt>
  40ee70:	cbz	x0, 40ee80 <argp_failure@@Base+0x2490>
  40ee74:	ldr	w24, [sp, #16]
  40ee78:	ldp	x25, x22, [sp]
  40ee7c:	b	40eeb4 <argp_failure@@Base+0x24c4>
  40ee80:	cbnz	w21, 40f390 <argp_failure@@Base+0x29a0>
  40ee84:	ldr	w8, [x19]
  40ee88:	adrp	x9, 412000 <argp_failure@@Base+0x5610>
  40ee8c:	add	x9, x9, #0x744
  40ee90:	str	wzr, [x19, #8]
  40ee94:	add	w8, w8, #0x1
  40ee98:	str	x9, [x19, #32]
  40ee9c:	str	w8, [x19]
  40eea0:	mov	w27, #0x3f                  	// #63
  40eea4:	b	40f294 <argp_failure@@Base+0x28a4>
  40eea8:	mov	x0, x25
  40eeac:	bl	401d20 <strchr@plt>
  40eeb0:	cbz	x0, 40e628 <argp_failure@@Base+0x1c38>
  40eeb4:	add	x26, x28, #0x1
  40eeb8:	str	x26, [x19, #32]
  40eebc:	ldrb	w27, [x28]
  40eec0:	mov	x0, x25
  40eec4:	mov	w1, w27
  40eec8:	bl	401d20 <strchr@plt>
  40eecc:	ldrb	w8, [x28, #1]
  40eed0:	cbnz	w8, 40eedc <argp_failure@@Base+0x24ec>
  40eed4:	add	w23, w23, #0x1
  40eed8:	str	w23, [x19]
  40eedc:	orr	w8, w27, #0x1
  40eee0:	cmp	w8, #0x3b
  40eee4:	b.eq	40ef3c <argp_failure@@Base+0x254c>  // b.none
  40eee8:	cbz	x0, 40ef3c <argp_failure@@Base+0x254c>
  40eeec:	ldrb	w9, [x0]
  40eef0:	ldrb	w8, [x0, #1]
  40eef4:	str	w24, [sp, #16]
  40eef8:	cmp	w9, #0x57
  40eefc:	b.ne	40ef4c <argp_failure@@Base+0x255c>  // b.any
  40ef00:	cmp	w8, #0x3b
  40ef04:	b.ne	40ef4c <argp_failure@@Base+0x255c>  // b.any
  40ef08:	ldur	x8, [x29, #-24]
  40ef0c:	stp	x25, x22, [sp]
  40ef10:	cbz	x8, 40f28c <argp_failure@@Base+0x289c>
  40ef14:	ldrb	w8, [x26]
  40ef18:	cbz	w8, 40f018 <argp_failure@@Base+0x2628>
  40ef1c:	add	w9, w23, #0x1
  40ef20:	str	x26, [x19, #16]
  40ef24:	str	w9, [x19]
  40ef28:	mov	x24, x26
  40ef2c:	str	x26, [x19, #32]
  40ef30:	ldrb	w25, [x24]
  40ef34:	cbnz	w25, 40f070 <argp_failure@@Base+0x2680>
  40ef38:	b	40f080 <argp_failure@@Base+0x2690>
  40ef3c:	cbnz	w21, 40f030 <argp_failure@@Base+0x2640>
  40ef40:	str	w27, [x19, #8]
  40ef44:	mov	w27, #0x3f                  	// #63
  40ef48:	b	40f294 <argp_failure@@Base+0x28a4>
  40ef4c:	cmp	w8, #0x3a
  40ef50:	b.ne	40f294 <argp_failure@@Base+0x28a4>  // b.any
  40ef54:	ldrb	w9, [x0, #2]
  40ef58:	ldrb	w8, [x26]
  40ef5c:	cmp	w9, #0x3a
  40ef60:	b.ne	40f000 <argp_failure@@Base+0x2610>  // b.any
  40ef64:	cbnz	w8, 40f004 <argp_failure@@Base+0x2614>
  40ef68:	str	xzr, [x19, #16]
  40ef6c:	b	40f010 <argp_failure@@Base+0x2620>
  40ef70:	ldr	x21, [sp, #8]
  40ef74:	cmp	w10, #0x1
  40ef78:	b.ne	40ef98 <argp_failure@@Base+0x25a8>  // b.any
  40ef7c:	ldr	w10, [sp, #16]
  40ef80:	cmp	w9, w10
  40ef84:	b.ge	40f1f0 <argp_failure@@Base+0x2800>  // b.tcont
  40ef88:	add	w8, w8, #0x2
  40ef8c:	str	w8, [x19]
  40ef90:	ldr	x8, [x20, x9, lsl #3]
  40ef94:	b	40eddc <argp_failure@@Base+0x23ec>
  40ef98:	ldr	x20, [x19, #32]
  40ef9c:	mov	x0, x20
  40efa0:	bl	401ac0 <strlen@plt>
  40efa4:	add	x8, x20, x0
  40efa8:	str	x8, [x19, #32]
  40efac:	cbz	x21, 40efb4 <argp_failure@@Base+0x25c4>
  40efb0:	str	w25, [x21]
  40efb4:	ldr	x8, [x24, #16]
  40efb8:	ldr	w27, [x24, #24]
  40efbc:	cbz	x8, 40f294 <argp_failure@@Base+0x28a4>
  40efc0:	str	w27, [x8]
  40efc4:	mov	w27, wzr
  40efc8:	b	40f294 <argp_failure@@Base+0x28a4>
  40efcc:	ldr	x20, [sp, #24]
  40efd0:	cbnz	x26, 40ed9c <argp_failure@@Base+0x23ac>
  40efd4:	b	40edb0 <argp_failure@@Base+0x23c0>
  40efd8:	cbnz	w12, 40f428 <argp_failure@@Base+0x2a38>
  40efdc:	ldr	x20, [x19, #32]
  40efe0:	mov	x0, x20
  40efe4:	bl	401ac0 <strlen@plt>
  40efe8:	add	x8, x20, x0
  40efec:	str	x8, [x19, #32]
  40eff0:	ldr	w8, [x24, #24]
  40eff4:	mov	w27, #0x3f                  	// #63
  40eff8:	str	w8, [x19, #8]
  40effc:	b	40f294 <argp_failure@@Base+0x28a4>
  40f000:	cbz	w8, 40f22c <argp_failure@@Base+0x283c>
  40f004:	add	w8, w23, #0x1
  40f008:	str	x26, [x19, #16]
  40f00c:	str	w8, [x19]
  40f010:	str	xzr, [x19, #32]
  40f014:	b	40f294 <argp_failure@@Base+0x28a4>
  40f018:	ldr	w8, [sp, #16]
  40f01c:	cmp	w23, w8
  40f020:	b.ne	40f050 <argp_failure@@Base+0x2660>  // b.any
  40f024:	cbnz	w21, 40f4b0 <argp_failure@@Base+0x2ac0>
  40f028:	str	w27, [x19, #8]
  40f02c:	b	40f214 <argp_failure@@Base+0x2824>
  40f030:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40f034:	ldr	x0, [x8, #1128]
  40f038:	ldr	x2, [x20]
  40f03c:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40f040:	add	x1, x1, #0xf12
  40f044:	mov	w3, w27
  40f048:	bl	401e80 <fprintf@plt>
  40f04c:	b	40ef40 <argp_failure@@Base+0x2550>
  40f050:	add	w9, w23, #0x1
  40f054:	str	w9, [x19]
  40f058:	ldr	x26, [x20, w23, sxtw #3]
  40f05c:	str	x26, [x19, #16]
  40f060:	mov	x24, x26
  40f064:	str	x26, [x19, #32]
  40f068:	ldrb	w25, [x24]
  40f06c:	cbz	w25, 40f080 <argp_failure@@Base+0x2690>
  40f070:	cmp	w25, #0x3d
  40f074:	b.eq	40f080 <argp_failure@@Base+0x2690>  // b.none
  40f078:	ldrb	w25, [x24, #1]!
  40f07c:	cbnz	w25, 40f070 <argp_failure@@Base+0x2680>
  40f080:	ldur	x8, [x29, #-24]
  40f084:	ldr	x23, [x8]
  40f088:	cbz	x23, 40f28c <argp_failure@@Base+0x289c>
  40f08c:	sub	x27, x24, x26
  40f090:	and	x8, x27, #0xffffffff
  40f094:	str	x8, [sp, #40]
  40f098:	ldur	w8, [x29, #-28]
  40f09c:	str	w9, [sp, #24]
  40f0a0:	str	w21, [sp, #36]
  40f0a4:	cbz	w8, 40f154 <argp_failure@@Base+0x2764>
  40f0a8:	mov	w28, wzr
  40f0ac:	mov	w21, wzr
  40f0b0:	mov	x22, xzr
  40f0b4:	stur	wzr, [x29, #-28]
  40f0b8:	b	40f0d0 <argp_failure@@Base+0x26e0>
  40f0bc:	ldur	x8, [x29, #-24]
  40f0c0:	ldr	x23, [x8, #32]!
  40f0c4:	add	w28, w28, #0x1
  40f0c8:	stur	x8, [x29, #-24]
  40f0cc:	cbz	x23, 40f124 <argp_failure@@Base+0x2734>
  40f0d0:	mov	x0, x23
  40f0d4:	mov	x1, x26
  40f0d8:	mov	x2, x27
  40f0dc:	bl	401bc0 <strncmp@plt>
  40f0e0:	cbnz	w0, 40f0bc <argp_failure@@Base+0x26cc>
  40f0e4:	mov	x0, x23
  40f0e8:	bl	401ac0 <strlen@plt>
  40f0ec:	ldr	x8, [sp, #40]
  40f0f0:	cmp	x8, x0
  40f0f4:	b.eq	40f254 <argp_failure@@Base+0x2864>  // b.none
  40f0f8:	ldur	x8, [x29, #-24]
  40f0fc:	ldur	w9, [x29, #-28]
  40f100:	cmp	x22, #0x0
  40f104:	csinc	w21, w21, wzr, eq  // eq = none
  40f108:	csel	x22, x8, x22, eq  // eq = none
  40f10c:	csel	w9, w28, w9, eq  // eq = none
  40f110:	stur	w9, [x29, #-28]
  40f114:	ldr	x23, [x8, #32]!
  40f118:	add	w28, w28, #0x1
  40f11c:	stur	x8, [x29, #-24]
  40f120:	cbnz	x23, 40f0d0 <argp_failure@@Base+0x26e0>
  40f124:	cbz	w21, 40f264 <argp_failure@@Base+0x2874>
  40f128:	ldr	w8, [sp, #36]
  40f12c:	ldr	w21, [sp, #24]
  40f130:	cbnz	w8, 40f470 <argp_failure@@Base+0x2a80>
  40f134:	mov	x0, x26
  40f138:	bl	401ac0 <strlen@plt>
  40f13c:	add	x8, x26, x0
  40f140:	add	w9, w21, #0x1
  40f144:	str	x8, [x19, #32]
  40f148:	str	w9, [x19]
  40f14c:	mov	w27, #0x3f                  	// #63
  40f150:	b	40f294 <argp_failure@@Base+0x28a4>
  40f154:	mov	w28, wzr
  40f158:	mov	w21, wzr
  40f15c:	mov	x22, xzr
  40f160:	stur	wzr, [x29, #-28]
  40f164:	b	40f180 <argp_failure@@Base+0x2790>
  40f168:	mov	w21, #0x1                   	// #1
  40f16c:	ldur	x8, [x29, #-24]
  40f170:	add	w28, w28, #0x1
  40f174:	ldr	x23, [x8, #32]!
  40f178:	stur	x8, [x29, #-24]
  40f17c:	cbz	x23, 40f124 <argp_failure@@Base+0x2734>
  40f180:	mov	x0, x23
  40f184:	mov	x1, x26
  40f188:	mov	x2, x27
  40f18c:	bl	401bc0 <strncmp@plt>
  40f190:	cbnz	w0, 40f16c <argp_failure@@Base+0x277c>
  40f194:	mov	x0, x23
  40f198:	bl	401ac0 <strlen@plt>
  40f19c:	ldr	x8, [sp, #40]
  40f1a0:	cmp	x8, x0
  40f1a4:	b.eq	40f254 <argp_failure@@Base+0x2864>  // b.none
  40f1a8:	cbz	x22, 40f1e4 <argp_failure@@Base+0x27f4>
  40f1ac:	ldur	x10, [x29, #-24]
  40f1b0:	ldr	w8, [x22, #8]
  40f1b4:	ldr	w9, [x10, #8]
  40f1b8:	cmp	w8, w9
  40f1bc:	b.ne	40f168 <argp_failure@@Base+0x2778>  // b.any
  40f1c0:	ldr	x8, [x22, #16]
  40f1c4:	ldr	x9, [x10, #16]
  40f1c8:	cmp	x8, x9
  40f1cc:	b.ne	40f168 <argp_failure@@Base+0x2778>  // b.any
  40f1d0:	ldr	w8, [x22, #24]
  40f1d4:	ldr	w9, [x10, #24]
  40f1d8:	cmp	w8, w9
  40f1dc:	b.ne	40f168 <argp_failure@@Base+0x2778>  // b.any
  40f1e0:	b	40f16c <argp_failure@@Base+0x277c>
  40f1e4:	ldur	x22, [x29, #-24]
  40f1e8:	stur	w28, [x29, #-28]
  40f1ec:	b	40f16c <argp_failure@@Base+0x277c>
  40f1f0:	mov	w11, w12
  40f1f4:	cbnz	w12, 40f4d0 <argp_failure@@Base+0x2ae0>
  40f1f8:	ldr	x20, [x19, #32]
  40f1fc:	mov	x0, x20
  40f200:	bl	401ac0 <strlen@plt>
  40f204:	add	x8, x20, x0
  40f208:	str	x8, [x19, #32]
  40f20c:	ldr	w8, [x24, #24]
  40f210:	str	w8, [x19, #8]
  40f214:	ldr	x8, [sp]
  40f218:	mov	w9, #0x3f                  	// #63
  40f21c:	ldrb	w8, [x8]
  40f220:	cmp	w8, #0x3a
  40f224:	csel	w27, w8, w9, eq  // eq = none
  40f228:	b	40f294 <argp_failure@@Base+0x28a4>
  40f22c:	ldr	w8, [sp, #16]
  40f230:	cmp	w23, w8
  40f234:	b.ne	40f37c <argp_failure@@Base+0x298c>  // b.any
  40f238:	cbnz	w21, 40f4f0 <argp_failure@@Base+0x2b00>
  40f23c:	str	w27, [x19, #8]
  40f240:	ldrb	w8, [x25]
  40f244:	mov	w9, #0x3f                  	// #63
  40f248:	cmp	w8, #0x3a
  40f24c:	csel	w27, w8, w9, eq  // eq = none
  40f250:	b	40f010 <argp_failure@@Base+0x2620>
  40f254:	ldur	x22, [x29, #-24]
  40f258:	ldr	w9, [sp, #36]
  40f25c:	ldr	w10, [sp, #24]
  40f260:	b	40f274 <argp_failure@@Base+0x2884>
  40f264:	ldr	w9, [sp, #36]
  40f268:	ldr	w10, [sp, #24]
  40f26c:	ldur	w28, [x29, #-28]
  40f270:	cbz	x22, 40f28c <argp_failure@@Base+0x289c>
  40f274:	ldr	w8, [x22, #8]
  40f278:	cbz	w25, 40f354 <argp_failure@@Base+0x2964>
  40f27c:	cbz	w8, 40f3c4 <argp_failure@@Base+0x29d4>
  40f280:	add	x8, x24, #0x1
  40f284:	str	x8, [x19, #16]
  40f288:	b	40f3e4 <argp_failure@@Base+0x29f4>
  40f28c:	str	xzr, [x19, #32]
  40f290:	mov	w27, #0x57                  	// #87
  40f294:	mov	w0, w27
  40f298:	ldp	x20, x19, [sp, #160]
  40f29c:	ldp	x22, x21, [sp, #144]
  40f2a0:	ldp	x24, x23, [sp, #128]
  40f2a4:	ldp	x26, x25, [sp, #112]
  40f2a8:	ldp	x28, x27, [sp, #96]
  40f2ac:	ldp	x29, x30, [sp, #80]
  40f2b0:	add	sp, sp, #0xb0
  40f2b4:	ret
  40f2b8:	stp	x23, x26, [x29, #-16]
  40f2bc:	ldrsw	x8, [x19]
  40f2c0:	adrp	x21, 425000 <argp_failure@@Base+0x18610>
  40f2c4:	ldr	x0, [x21, #1128]
  40f2c8:	ldr	x2, [x20]
  40f2cc:	ldr	x3, [x20, x8, lsl #3]
  40f2d0:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40f2d4:	add	x1, x1, #0xdfd
  40f2d8:	bl	401e80 <fprintf@plt>
  40f2dc:	ldr	x0, [x21, #1128]
  40f2e0:	ldr	x2, [x23]
  40f2e4:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40f2e8:	add	x1, x1, #0xe2a
  40f2ec:	bl	401e80 <fprintf@plt>
  40f2f0:	ldur	x22, [x29, #-8]
  40f2f4:	cbz	x22, 40f31c <argp_failure@@Base+0x292c>
  40f2f8:	adrp	x20, 412000 <argp_failure@@Base+0x5610>
  40f2fc:	add	x20, x20, #0xe2a
  40f300:	ldr	x8, [x22]
  40f304:	ldr	x0, [x21, #1128]
  40f308:	mov	x1, x20
  40f30c:	ldr	x2, [x8]
  40f310:	bl	401e80 <fprintf@plt>
  40f314:	ldr	x22, [x22, #8]
  40f318:	cbnz	x22, 40f300 <argp_failure@@Base+0x2910>
  40f31c:	ldr	x1, [x21, #1128]
  40f320:	mov	w0, #0xa                   	// #10
  40f324:	bl	401b30 <fputc@plt>
  40f328:	mov	x26, xzr
  40f32c:	b	40edfc <argp_failure@@Base+0x240c>
  40f330:	ldrsw	x8, [x19]
  40f334:	adrp	x9, 425000 <argp_failure@@Base+0x18610>
  40f338:	ldr	x0, [x9, #1128]
  40f33c:	ldr	x2, [x20]
  40f340:	ldr	x3, [x20, x8, lsl #3]
  40f344:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40f348:	add	x1, x1, #0xe32
  40f34c:	bl	401e80 <fprintf@plt>
  40f350:	b	40edfc <argp_failure@@Base+0x240c>
  40f354:	cmp	w8, #0x1
  40f358:	b.ne	40f3e0 <argp_failure@@Base+0x29f0>  // b.any
  40f35c:	ldr	w8, [sp, #16]
  40f360:	cmp	w10, w8
  40f364:	b.ge	40f458 <argp_failure@@Base+0x2a68>  // b.tcont
  40f368:	add	w8, w10, #0x1
  40f36c:	str	w8, [x19]
  40f370:	ldr	x8, [x20, w10, sxtw #3]
  40f374:	str	x8, [x19, #16]
  40f378:	b	40f3e4 <argp_failure@@Base+0x29f4>
  40f37c:	add	w8, w23, #0x1
  40f380:	str	w8, [x19]
  40f384:	ldr	x8, [x20, w23, sxtw #3]
  40f388:	str	x8, [x19, #16]
  40f38c:	b	40f010 <argp_failure@@Base+0x2620>
  40f390:	ldrsw	x8, [x19]
  40f394:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  40f398:	ldr	x0, [x10, #1128]
  40f39c:	ldr	x2, [x20]
  40f3a0:	ldr	x8, [x20, x8, lsl #3]
  40f3a4:	ldrb	w9, [x8, #1]
  40f3a8:	cmp	w9, #0x2d
  40f3ac:	b.ne	40f410 <argp_failure@@Base+0x2a20>  // b.any
  40f3b0:	ldr	x3, [x19, #32]
  40f3b4:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40f3b8:	add	x1, x1, #0xed2
  40f3bc:	bl	401e80 <fprintf@plt>
  40f3c0:	b	40ee84 <argp_failure@@Base+0x2494>
  40f3c4:	cbnz	w9, 40f510 <argp_failure@@Base+0x2b20>
  40f3c8:	mov	x0, x26
  40f3cc:	bl	401ac0 <strlen@plt>
  40f3d0:	add	x8, x26, x0
  40f3d4:	str	x8, [x19, #32]
  40f3d8:	mov	w27, #0x3f                  	// #63
  40f3dc:	b	40f294 <argp_failure@@Base+0x28a4>
  40f3e0:	str	xzr, [x19, #16]
  40f3e4:	mov	x0, x26
  40f3e8:	bl	401ac0 <strlen@plt>
  40f3ec:	add	x8, x26, x0
  40f3f0:	str	x8, [x19, #32]
  40f3f4:	ldr	x8, [sp, #8]
  40f3f8:	cbz	x8, 40f400 <argp_failure@@Base+0x2a10>
  40f3fc:	str	w28, [x8]
  40f400:	ldr	x8, [x22, #16]
  40f404:	ldr	w27, [x22, #24]
  40f408:	cbnz	x8, 40efc0 <argp_failure@@Base+0x25d0>
  40f40c:	b	40f294 <argp_failure@@Base+0x28a4>
  40f410:	ldrb	w3, [x8]
  40f414:	ldr	x4, [x19, #32]
  40f418:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40f41c:	add	x1, x1, #0xef2
  40f420:	bl	401e80 <fprintf@plt>
  40f424:	b	40ee84 <argp_failure@@Base+0x2494>
  40f428:	ldr	x8, [x20, x8, lsl #3]
  40f42c:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  40f430:	ldr	x0, [x10, #1128]
  40f434:	ldr	x2, [x20]
  40f438:	ldrb	w9, [x8, #1]
  40f43c:	cmp	w9, #0x2d
  40f440:	b.ne	40f498 <argp_failure@@Base+0x2aa8>  // b.any
  40f444:	ldr	x3, [x24]
  40f448:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40f44c:	add	x1, x1, #0xe50
  40f450:	bl	401e80 <fprintf@plt>
  40f454:	b	40efdc <argp_failure@@Base+0x25ec>
  40f458:	cbnz	w9, 40f534 <argp_failure@@Base+0x2b44>
  40f45c:	mov	x0, x26
  40f460:	bl	401ac0 <strlen@plt>
  40f464:	add	x8, x26, x0
  40f468:	str	x8, [x19, #32]
  40f46c:	b	40f214 <argp_failure@@Base+0x2824>
  40f470:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40f474:	ldr	x0, [x8, #1128]
  40f478:	ldr	x2, [x20]
  40f47c:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40f480:	add	x1, x1, #0xf57
  40f484:	mov	x3, x26
  40f488:	bl	401e80 <fprintf@plt>
  40f48c:	ldr	x26, [x19, #32]
  40f490:	ldr	w21, [x19]
  40f494:	b	40f134 <argp_failure@@Base+0x2744>
  40f498:	ldrb	w3, [x8]
  40f49c:	ldr	x4, [x24]
  40f4a0:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40f4a4:	add	x1, x1, #0xe7d
  40f4a8:	bl	401e80 <fprintf@plt>
  40f4ac:	b	40efdc <argp_failure@@Base+0x25ec>
  40f4b0:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40f4b4:	ldr	x0, [x8, #1128]
  40f4b8:	ldr	x2, [x20]
  40f4bc:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40f4c0:	add	x1, x1, #0xf2e
  40f4c4:	mov	w3, w27
  40f4c8:	bl	401e80 <fprintf@plt>
  40f4cc:	b	40f028 <argp_failure@@Base+0x2638>
  40f4d0:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40f4d4:	ldr	x2, [x20]
  40f4d8:	ldr	x0, [x8, #1128]
  40f4dc:	ldr	x3, [x24]
  40f4e0:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40f4e4:	add	x1, x1, #0xeaa
  40f4e8:	bl	401e80 <fprintf@plt>
  40f4ec:	b	40f1f8 <argp_failure@@Base+0x2808>
  40f4f0:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40f4f4:	ldr	x0, [x8, #1128]
  40f4f8:	ldr	x2, [x20]
  40f4fc:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40f500:	add	x1, x1, #0xf2e
  40f504:	mov	w3, w27
  40f508:	bl	401e80 <fprintf@plt>
  40f50c:	b	40f23c <argp_failure@@Base+0x284c>
  40f510:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40f514:	ldr	x2, [x20]
  40f518:	ldr	x0, [x8, #1128]
  40f51c:	ldr	x3, [x22]
  40f520:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40f524:	add	x1, x1, #0xf78
  40f528:	bl	401e80 <fprintf@plt>
  40f52c:	ldr	x26, [x19, #32]
  40f530:	b	40f3c8 <argp_failure@@Base+0x29d8>
  40f534:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40f538:	ldr	x2, [x20]
  40f53c:	ldr	x0, [x8, #1128]
  40f540:	ldr	x3, [x22]
  40f544:	adrp	x1, 412000 <argp_failure@@Base+0x5610>
  40f548:	add	x1, x1, #0xfa6
  40f54c:	bl	401e80 <fprintf@plt>
  40f550:	ldr	x26, [x19, #32]
  40f554:	b	40f45c <argp_failure@@Base+0x2a6c>
  40f558:	stp	x29, x30, [sp, #-32]!
  40f55c:	stp	x20, x19, [sp, #16]
  40f560:	adrp	x20, 425000 <argp_failure@@Base+0x18610>
  40f564:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40f568:	ldr	w9, [x20, #1100]
  40f56c:	ldr	w8, [x8, #1104]
  40f570:	adrp	x19, 425000 <argp_failure@@Base+0x18610>
  40f574:	add	x19, x19, #0x550
  40f578:	mov	w7, w6
  40f57c:	mov	x6, x19
  40f580:	mov	x29, sp
  40f584:	stp	w9, w8, [x19]
  40f588:	bl	40e4e4 <argp_failure@@Base+0x1af4>
  40f58c:	ldr	w8, [x19]
  40f590:	ldr	x9, [x19, #16]
  40f594:	ldr	w11, [x19, #8]
  40f598:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  40f59c:	str	w8, [x20, #1100]
  40f5a0:	ldp	x20, x19, [sp, #16]
  40f5a4:	adrp	x12, 425000 <argp_failure@@Base+0x18610>
  40f5a8:	str	x9, [x10, #1520]
  40f5ac:	str	w11, [x12, #1108]
  40f5b0:	ldp	x29, x30, [sp], #32
  40f5b4:	ret
  40f5b8:	stp	x29, x30, [sp, #-32]!
  40f5bc:	stp	x20, x19, [sp, #16]
  40f5c0:	adrp	x20, 425000 <argp_failure@@Base+0x18610>
  40f5c4:	adrp	x8, 425000 <argp_failure@@Base+0x18610>
  40f5c8:	ldr	w9, [x20, #1100]
  40f5cc:	ldr	w8, [x8, #1104]
  40f5d0:	adrp	x19, 425000 <argp_failure@@Base+0x18610>
  40f5d4:	add	x19, x19, #0x550
  40f5d8:	mov	w7, #0x1                   	// #1
  40f5dc:	mov	x3, xzr
  40f5e0:	mov	x4, xzr
  40f5e4:	mov	w5, wzr
  40f5e8:	mov	x6, x19
  40f5ec:	mov	x29, sp
  40f5f0:	stp	w9, w8, [x19]
  40f5f4:	bl	40e4e4 <argp_failure@@Base+0x1af4>
  40f5f8:	ldr	w8, [x19]
  40f5fc:	ldr	x9, [x19, #16]
  40f600:	ldr	w11, [x19, #8]
  40f604:	adrp	x10, 425000 <argp_failure@@Base+0x18610>
  40f608:	str	w8, [x20, #1100]
  40f60c:	ldp	x20, x19, [sp, #16]
  40f610:	adrp	x12, 425000 <argp_failure@@Base+0x18610>
  40f614:	str	x9, [x10, #1520]
  40f618:	str	w11, [x12, #1108]
  40f61c:	ldp	x29, x30, [sp], #32
  40f620:	ret
  40f624:	stp	x29, x30, [sp, #-64]!
  40f628:	str	x23, [sp, #16]
  40f62c:	mov	x23, x0
  40f630:	mov	w0, #0x48                  	// #72
  40f634:	stp	x22, x21, [sp, #32]
  40f638:	stp	x20, x19, [sp, #48]
  40f63c:	mov	x29, sp
  40f640:	mov	x20, x3
  40f644:	mov	x21, x2
  40f648:	mov	x22, x1
  40f64c:	bl	401ba0 <malloc@plt>
  40f650:	mov	x19, x0
  40f654:	cbz	x0, 40f68c <argp_failure@@Base+0x2c9c>
  40f658:	mov	w0, #0xc8                  	// #200
  40f65c:	stp	x23, x22, [x19]
  40f660:	stp	x21, x20, [x19, #16]
  40f664:	stp	xzr, xzr, [x19, #32]
  40f668:	bl	401ba0 <malloc@plt>
  40f66c:	str	x0, [x19, #48]
  40f670:	cbz	x0, 40f680 <argp_failure@@Base+0x2c90>
  40f674:	add	x8, x0, #0xc8
  40f678:	stp	x0, x8, [x19, #56]
  40f67c:	b	40f68c <argp_failure@@Base+0x2c9c>
  40f680:	mov	x0, x19
  40f684:	bl	401cf0 <free@plt>
  40f688:	mov	x19, xzr
  40f68c:	mov	x0, x19
  40f690:	ldp	x20, x19, [sp, #48]
  40f694:	ldp	x22, x21, [sp, #32]
  40f698:	ldr	x23, [sp, #16]
  40f69c:	ldp	x29, x30, [sp], #64
  40f6a0:	ret
  40f6a4:	stp	x29, x30, [sp, #-32]!
  40f6a8:	str	x19, [sp, #16]
  40f6ac:	mov	x29, sp
  40f6b0:	mov	x19, x0
  40f6b4:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40f6b8:	ldp	x0, x8, [x19, #48]
  40f6bc:	subs	x2, x8, x0
  40f6c0:	b.ls	40f6d0 <argp_failure@@Base+0x2ce0>  // b.plast
  40f6c4:	ldr	x3, [x19]
  40f6c8:	mov	w1, #0x1                   	// #1
  40f6cc:	bl	401aa0 <fwrite_unlocked@plt>
  40f6d0:	ldr	x0, [x19, #48]
  40f6d4:	bl	401cf0 <free@plt>
  40f6d8:	mov	x0, x19
  40f6dc:	ldr	x19, [sp, #16]
  40f6e0:	ldp	x29, x30, [sp], #32
  40f6e4:	b	401cf0 <free@plt>
  40f6e8:	sub	sp, sp, #0x70
  40f6ec:	stp	x29, x30, [sp, #16]
  40f6f0:	stp	x28, x27, [sp, #32]
  40f6f4:	stp	x26, x25, [sp, #48]
  40f6f8:	stp	x24, x23, [sp, #64]
  40f6fc:	stp	x22, x21, [sp, #80]
  40f700:	stp	x20, x19, [sp, #96]
  40f704:	ldr	x8, [x0, #32]
  40f708:	ldp	x9, x27, [x0, #48]
  40f70c:	mov	x19, x0
  40f710:	add	x29, sp, #0x10
  40f714:	add	x21, x9, x8
  40f718:	cmp	x21, x27
  40f71c:	b.cs	40fbb4 <argp_failure@@Base+0x31c4>  // b.hs, b.nlast
  40f720:	ldr	x23, [x19, #40]
  40f724:	mov	w25, #0x20                  	// #32
  40f728:	b	40f744 <argp_failure@@Base+0x2d54>
  40f72c:	mov	x23, xzr
  40f730:	add	x20, x24, #0x1
  40f734:	str	xzr, [x19, #40]
  40f738:	cmp	x20, x27
  40f73c:	mov	x21, x20
  40f740:	b.cs	40fbb4 <argp_failure@@Base+0x31c4>  // b.hs, b.nlast
  40f744:	cbnz	x23, 40f7a0 <argp_failure@@Base+0x2db0>
  40f748:	ldr	x23, [x19, #8]
  40f74c:	cbz	x23, 40f7a0 <argp_failure@@Base+0x2db0>
  40f750:	ldr	x8, [x19, #64]
  40f754:	add	x9, x27, x23
  40f758:	mov	x20, x23
  40f75c:	cmp	x9, x8
  40f760:	b.cs	40f7d8 <argp_failure@@Base+0x2de8>  // b.hs, b.nlast
  40f764:	add	x20, x21, x23
  40f768:	sub	x2, x27, x21
  40f76c:	mov	x0, x20
  40f770:	mov	x1, x21
  40f774:	bl	401a70 <memmove@plt>
  40f778:	ldr	x8, [x19, #56]
  40f77c:	mov	w1, #0x20                  	// #32
  40f780:	mov	x0, x21
  40f784:	mov	x2, x23
  40f788:	add	x8, x8, x23
  40f78c:	str	x8, [x19, #56]
  40f790:	bl	401be0 <memset@plt>
  40f794:	mov	x21, x20
  40f798:	ldr	x27, [x19, #56]
  40f79c:	str	x23, [x19, #40]
  40f7a0:	sub	x26, x27, x21
  40f7a4:	mov	w1, #0xa                   	// #10
  40f7a8:	mov	x0, x21
  40f7ac:	mov	x2, x26
  40f7b0:	bl	401d80 <memchr@plt>
  40f7b4:	mov	x24, x0
  40f7b8:	tbnz	x23, #63, 40f814 <argp_failure@@Base+0x2e24>
  40f7bc:	cbz	x24, 40f820 <argp_failure@@Base+0x2e30>
  40f7c0:	ldr	x20, [x19, #16]
  40f7c4:	sub	x8, x24, x21
  40f7c8:	add	x8, x8, x23
  40f7cc:	cmp	x8, x20
  40f7d0:	b.lt	40f72c <argp_failure@@Base+0x2d3c>  // b.tstop
  40f7d4:	b	40f834 <argp_failure@@Base+0x2e44>
  40f7d8:	ldr	x0, [x19]
  40f7dc:	ldp	x8, x9, [x0, #40]
  40f7e0:	cmp	x8, x9
  40f7e4:	b.cs	40f800 <argp_failure@@Base+0x2e10>  // b.hs, b.nlast
  40f7e8:	add	x9, x8, #0x1
  40f7ec:	str	x9, [x0, #40]
  40f7f0:	strb	w25, [x8]
  40f7f4:	subs	x20, x20, #0x1
  40f7f8:	b.ne	40f7d8 <argp_failure@@Base+0x2de8>  // b.any
  40f7fc:	b	40f798 <argp_failure@@Base+0x2da8>
  40f800:	mov	w1, #0x20                  	// #32
  40f804:	bl	401ca0 <__overflow@plt>
  40f808:	subs	x20, x20, #0x1
  40f80c:	b.ne	40f7d8 <argp_failure@@Base+0x2de8>  // b.any
  40f810:	b	40f798 <argp_failure@@Base+0x2da8>
  40f814:	mov	x23, xzr
  40f818:	str	xzr, [x19, #40]
  40f81c:	cbnz	x24, 40f7c0 <argp_failure@@Base+0x2dd0>
  40f820:	ldr	x20, [x19, #16]
  40f824:	add	x8, x23, x26
  40f828:	mov	x24, x27
  40f82c:	cmp	x8, x20
  40f830:	b.cc	40fb98 <argp_failure@@Base+0x31a8>  // b.lo, b.ul, b.last
  40f834:	ldr	x28, [x19, #24]
  40f838:	tbnz	x28, #63, 40f884 <argp_failure@@Base+0x2e94>
  40f83c:	str	x26, [sp, #8]
  40f840:	subs	x26, x20, x23
  40f844:	add	x20, x21, x26
  40f848:	b.mi	40f8d0 <argp_failure@@Base+0x2ee0>  // b.first
  40f84c:	bl	401cc0 <__ctype_b_loc@plt>
  40f850:	ldr	x8, [x0]
  40f854:	mov	x22, x20
  40f858:	ldrb	w9, [x22]
  40f85c:	ldrh	w9, [x8, x9, lsl #1]
  40f860:	tbnz	w9, #0, 40f928 <argp_failure@@Base+0x2f38>
  40f864:	sub	x22, x22, #0x1
  40f868:	cmp	x22, x21
  40f86c:	b.cs	40f858 <argp_failure@@Base+0x2e68>  // b.hs, b.nlast
  40f870:	mov	w8, wzr
  40f874:	add	x23, x22, #0x1
  40f878:	cmp	x23, x21
  40f87c:	b.hi	40f8e4 <argp_failure@@Base+0x2ef4>  // b.pmore
  40f880:	b	40f938 <argp_failure@@Base+0x2f48>
  40f884:	cmp	x24, x27
  40f888:	sub	x22, x20, #0x1
  40f88c:	b.cs	40fba0 <argp_failure@@Base+0x31b0>  // b.hs, b.nlast
  40f890:	sub	x8, x22, x23
  40f894:	add	x0, x21, x8
  40f898:	sub	x2, x27, x24
  40f89c:	mov	x1, x24
  40f8a0:	bl	401a70 <memmove@plt>
  40f8a4:	ldr	x8, [x19, #40]
  40f8a8:	ldr	x9, [x19, #56]
  40f8ac:	mov	x23, xzr
  40f8b0:	str	xzr, [x19, #40]
  40f8b4:	sub	x8, x22, x8
  40f8b8:	add	x8, x21, x8
  40f8bc:	sub	x8, x24, x8
  40f8c0:	add	x27, x9, x8
  40f8c4:	str	x27, [x19, #56]
  40f8c8:	add	x20, x21, x20
  40f8cc:	b	40f738 <argp_failure@@Base+0x2d48>
  40f8d0:	mov	w8, wzr
  40f8d4:	mov	x22, x20
  40f8d8:	add	x23, x22, #0x1
  40f8dc:	cmp	x23, x21
  40f8e0:	b.ls	40f938 <argp_failure@@Base+0x2f48>  // b.plast
  40f8e4:	cbz	w8, 40f9bc <argp_failure@@Base+0x2fcc>
  40f8e8:	ldr	x24, [sp, #8]
  40f8ec:	sub	x8, x22, #0x1
  40f8f0:	mov	x22, x8
  40f8f4:	cmp	x8, x21
  40f8f8:	b.cc	40f914 <argp_failure@@Base+0x2f24>  // b.lo, b.ul, b.last
  40f8fc:	bl	401cc0 <__ctype_b_loc@plt>
  40f900:	mov	x8, x22
  40f904:	ldr	x9, [x0]
  40f908:	ldrb	w10, [x8], #-1
  40f90c:	ldrh	w9, [x9, x10, lsl #1]
  40f910:	tbnz	w9, #0, 40f8f0 <argp_failure@@Base+0x2f00>
  40f914:	add	x20, x22, #0x1
  40f918:	add	x8, x27, #0x1
  40f91c:	cmp	x23, x8
  40f920:	b.ne	40f99c <argp_failure@@Base+0x2fac>  // b.any
  40f924:	b	40f9d0 <argp_failure@@Base+0x2fe0>
  40f928:	mov	w8, #0x1                   	// #1
  40f92c:	add	x23, x22, #0x1
  40f930:	cmp	x23, x21
  40f934:	b.hi	40f8e4 <argp_failure@@Base+0x2ef4>  // b.pmore
  40f938:	cmp	x20, x24
  40f93c:	b.cs	40f96c <argp_failure@@Base+0x2f7c>  // b.hs, b.nlast
  40f940:	add	x8, x21, x26
  40f944:	add	x8, x8, #0x1
  40f948:	mov	x20, x8
  40f94c:	cmp	x8, x24
  40f950:	b.cs	40f96c <argp_failure@@Base+0x2f7c>  // b.hs, b.nlast
  40f954:	bl	401cc0 <__ctype_b_loc@plt>
  40f958:	mov	x8, x20
  40f95c:	ldr	x9, [x0]
  40f960:	ldrb	w10, [x8], #1
  40f964:	ldrh	w9, [x9, x10, lsl #1]
  40f968:	tbz	w9, #0, 40f948 <argp_failure@@Base+0x2f58>
  40f96c:	cmp	x20, x24
  40f970:	b.eq	40f72c <argp_failure@@Base+0x2d3c>  // b.none
  40f974:	bl	401cc0 <__ctype_b_loc@plt>
  40f978:	ldr	x8, [x0]
  40f97c:	mov	x23, x20
  40f980:	ldrb	w9, [x23, #1]!
  40f984:	ldrh	w9, [x8, x9, lsl #1]
  40f988:	tbnz	w9, #0, 40f980 <argp_failure@@Base+0x2f90>
  40f98c:	ldr	x24, [sp, #8]
  40f990:	add	x8, x27, #0x1
  40f994:	cmp	x23, x8
  40f998:	b.eq	40f9d0 <argp_failure@@Base+0x2fe0>  // b.none
  40f99c:	cmp	x27, x23
  40f9a0:	b.ls	40fa40 <argp_failure@@Base+0x3050>  // b.plast
  40f9a4:	mvn	x8, x20
  40f9a8:	add	x8, x8, x23
  40f9ac:	cmp	x8, x28
  40f9b0:	b.ge	40fa40 <argp_failure@@Base+0x3050>  // b.tcont
  40f9b4:	ldr	x8, [x19, #64]
  40f9b8:	b	40f9e8 <argp_failure@@Base+0x2ff8>
  40f9bc:	ldr	x24, [sp, #8]
  40f9c0:	add	x20, x22, #0x1
  40f9c4:	add	x8, x27, #0x1
  40f9c8:	cmp	x23, x8
  40f9cc:	b.ne	40f99c <argp_failure@@Base+0x2fac>  // b.any
  40f9d0:	cmp	x27, x23
  40f9d4:	b.ls	40fa40 <argp_failure@@Base+0x3050>  // b.plast
  40f9d8:	ldr	x8, [x19, #64]
  40f9dc:	sub	x9, x8, x20
  40f9e0:	cmp	x9, x28
  40f9e4:	b.gt	40fa40 <argp_failure@@Base+0x3050>
  40f9e8:	sub	x8, x8, x27
  40f9ec:	add	x9, x28, #0x1
  40f9f0:	cmp	x8, x9
  40f9f4:	b.le	40fa5c <argp_failure@@Base+0x306c>
  40f9f8:	sub	x22, x27, x23
  40f9fc:	add	x24, x20, #0x1
  40fa00:	add	x0, x24, x28
  40fa04:	mov	x1, x23
  40fa08:	mov	x2, x22
  40fa0c:	bl	401a70 <memmove@plt>
  40fa10:	ldr	x8, [x19, #24]
  40fa14:	mov	w9, #0xa                   	// #10
  40fa18:	strb	w9, [x20]
  40fa1c:	mov	x20, x24
  40fa20:	add	x23, x24, x8
  40fa24:	add	x8, x23, x22
  40fa28:	sub	x24, x8, x21
  40fa2c:	ldr	x8, [x19, #24]
  40fa30:	sub	x9, x23, x20
  40fa34:	cmp	x9, x8
  40fa38:	b.lt	40fab0 <argp_failure@@Base+0x30c0>  // b.tstop
  40fa3c:	b	40fb28 <argp_failure@@Base+0x3138>
  40fa40:	mov	w8, #0xa                   	// #10
  40fa44:	strb	w8, [x20], #1
  40fa48:	ldr	x8, [x19, #24]
  40fa4c:	sub	x9, x23, x20
  40fa50:	cmp	x9, x8
  40fa54:	b.lt	40fab0 <argp_failure@@Base+0x30c0>  // b.tstop
  40fa58:	b	40fb28 <argp_failure@@Base+0x3138>
  40fa5c:	ldr	x0, [x19, #48]
  40fa60:	subs	x2, x20, x0
  40fa64:	b.ls	40fa74 <argp_failure@@Base+0x3084>  // b.plast
  40fa68:	ldr	x3, [x19]
  40fa6c:	mov	w1, #0x1                   	// #1
  40fa70:	bl	401aa0 <fwrite_unlocked@plt>
  40fa74:	ldr	x0, [x19]
  40fa78:	ldp	x8, x9, [x0, #40]
  40fa7c:	cmp	x8, x9
  40fa80:	b.cs	40fb8c <argp_failure@@Base+0x319c>  // b.hs, b.nlast
  40fa84:	add	x9, x8, #0x1
  40fa88:	str	x9, [x0, #40]
  40fa8c:	mov	w9, #0xa                   	// #10
  40fa90:	strb	w9, [x8]
  40fa94:	ldr	x20, [x19, #48]
  40fa98:	sub	x24, x27, x20
  40fa9c:	mov	x21, x20
  40faa0:	ldr	x8, [x19, #24]
  40faa4:	sub	x9, x23, x20
  40faa8:	cmp	x9, x8
  40faac:	b.ge	40fb28 <argp_failure@@Base+0x3138>  // b.tcont
  40fab0:	add	x9, x21, x24
  40fab4:	add	x9, x9, #0x1
  40fab8:	cmp	x23, x9
  40fabc:	b.ne	40fad0 <argp_failure@@Base+0x30e0>  // b.any
  40fac0:	ldr	x9, [x19, #64]
  40fac4:	sub	x9, x9, x23
  40fac8:	cmp	x9, x8
  40facc:	b.ge	40fb28 <argp_failure@@Base+0x3138>  // b.tcont
  40fad0:	cmp	x8, #0x1
  40fad4:	b.lt	40fb4c <argp_failure@@Base+0x315c>  // b.tstop
  40fad8:	mov	x22, xzr
  40fadc:	ldr	x0, [x19]
  40fae0:	ldp	x8, x9, [x0, #40]
  40fae4:	cmp	x8, x9
  40fae8:	b.cs	40fb0c <argp_failure@@Base+0x311c>  // b.hs, b.nlast
  40faec:	add	x9, x8, #0x1
  40faf0:	str	x9, [x0, #40]
  40faf4:	strb	w25, [x8]
  40faf8:	ldr	x8, [x19, #24]
  40fafc:	add	x22, x22, #0x1
  40fb00:	cmp	x8, x22
  40fb04:	b.gt	40fadc <argp_failure@@Base+0x30ec>
  40fb08:	b	40fb4c <argp_failure@@Base+0x315c>
  40fb0c:	mov	w1, #0x20                  	// #32
  40fb10:	bl	401ca0 <__overflow@plt>
  40fb14:	ldr	x8, [x19, #24]
  40fb18:	add	x22, x22, #0x1
  40fb1c:	cmp	x8, x22
  40fb20:	b.gt	40fadc <argp_failure@@Base+0x30ec>
  40fb24:	b	40fb4c <argp_failure@@Base+0x315c>
  40fb28:	cmp	x8, #0x1
  40fb2c:	b.lt	40fb4c <argp_failure@@Base+0x315c>  // b.tstop
  40fb30:	mov	x9, xzr
  40fb34:	strb	w25, [x20, x9]
  40fb38:	ldr	x8, [x19, #24]
  40fb3c:	add	x9, x9, #0x1
  40fb40:	cmp	x8, x9
  40fb44:	b.gt	40fb34 <argp_failure@@Base+0x3144>
  40fb48:	add	x20, x20, x9
  40fb4c:	cmp	x20, x23
  40fb50:	b.cs	40fb6c <argp_failure@@Base+0x317c>  // b.hs, b.nlast
  40fb54:	add	x8, x21, x24
  40fb58:	sub	x2, x8, x23
  40fb5c:	mov	x0, x20
  40fb60:	mov	x1, x23
  40fb64:	bl	401a70 <memmove@plt>
  40fb68:	ldr	x8, [x19, #24]
  40fb6c:	sub	x9, x24, x23
  40fb70:	cmp	x8, #0x0
  40fb74:	add	x9, x9, x21
  40fb78:	csinv	x23, x8, xzr, ne  // ne = any
  40fb7c:	add	x27, x20, x9
  40fb80:	str	x27, [x19, #56]
  40fb84:	str	x23, [x19, #40]
  40fb88:	b	40f738 <argp_failure@@Base+0x2d48>
  40fb8c:	mov	w1, #0xa                   	// #10
  40fb90:	bl	401ca0 <__overflow@plt>
  40fb94:	b	40fa94 <argp_failure@@Base+0x30a4>
  40fb98:	str	x8, [x19, #40]
  40fb9c:	b	40fbb4 <argp_failure@@Base+0x31c4>
  40fba0:	add	x8, x23, x26
  40fba4:	str	x8, [x19, #40]
  40fba8:	sub	x8, x22, x8
  40fbac:	add	x27, x27, x8
  40fbb0:	str	x27, [x19, #56]
  40fbb4:	ldr	x8, [x19, #48]
  40fbb8:	sub	x8, x27, x8
  40fbbc:	str	x8, [x19, #32]
  40fbc0:	ldp	x20, x19, [sp, #96]
  40fbc4:	ldp	x22, x21, [sp, #80]
  40fbc8:	ldp	x24, x23, [sp, #64]
  40fbcc:	ldp	x26, x25, [sp, #48]
  40fbd0:	ldp	x28, x27, [sp, #32]
  40fbd4:	ldp	x29, x30, [sp, #16]
  40fbd8:	add	sp, sp, #0x70
  40fbdc:	ret
  40fbe0:	stp	x29, x30, [sp, #-32]!
  40fbe4:	stp	x20, x19, [sp, #16]
  40fbe8:	ldp	x9, x8, [x0, #56]
  40fbec:	mov	x29, sp
  40fbf0:	sub	x8, x8, x9
  40fbf4:	cmp	x8, x1
  40fbf8:	b.cs	40fc68 <argp_failure@@Base+0x3278>  // b.hs, b.nlast
  40fbfc:	mov	x20, x1
  40fc00:	mov	x19, x0
  40fc04:	bl	40f6e8 <argp_failure@@Base+0x2cf8>
  40fc08:	ldp	x0, x8, [x19, #48]
  40fc0c:	ldr	x3, [x19]
  40fc10:	mov	w1, #0x1                   	// #1
  40fc14:	sub	x2, x8, x0
  40fc18:	bl	401aa0 <fwrite_unlocked@plt>
  40fc1c:	mov	x8, x0
  40fc20:	ldp	x0, x9, [x19, #48]
  40fc24:	sub	x10, x9, x0
  40fc28:	cmp	x8, x10
  40fc2c:	b.ne	40fc78 <argp_failure@@Base+0x3288>  // b.any
  40fc30:	ldr	x8, [x19, #64]
  40fc34:	str	x0, [x19, #56]
  40fc38:	str	xzr, [x19, #32]
  40fc3c:	sub	x8, x8, x0
  40fc40:	cmp	x8, x20
  40fc44:	b.cs	40fc68 <argp_failure@@Base+0x3278>  // b.hs, b.nlast
  40fc48:	adds	x20, x8, x20
  40fc4c:	b.cs	40fca8 <argp_failure@@Base+0x32b8>  // b.hs, b.nlast
  40fc50:	mov	x1, x20
  40fc54:	bl	401c30 <realloc@plt>
  40fc58:	cbz	x0, 40fca8 <argp_failure@@Base+0x32b8>
  40fc5c:	add	x8, x0, x20
  40fc60:	stp	x0, x0, [x19, #48]
  40fc64:	str	x8, [x19, #64]
  40fc68:	mov	w0, #0x1                   	// #1
  40fc6c:	ldp	x20, x19, [sp, #16]
  40fc70:	ldp	x29, x30, [sp], #32
  40fc74:	ret
  40fc78:	ldr	x10, [x19, #32]
  40fc7c:	sub	x9, x9, x8
  40fc80:	add	x1, x0, x8
  40fc84:	sub	x2, x9, x0
  40fc88:	sub	x8, x10, x8
  40fc8c:	str	x9, [x19, #56]
  40fc90:	str	x8, [x19, #32]
  40fc94:	bl	401a70 <memmove@plt>
  40fc98:	mov	w0, wzr
  40fc9c:	ldp	x20, x19, [sp, #16]
  40fca0:	ldp	x29, x30, [sp], #32
  40fca4:	ret
  40fca8:	bl	401e50 <__errno_location@plt>
  40fcac:	mov	x8, x0
  40fcb0:	mov	w0, wzr
  40fcb4:	mov	w9, #0xc                   	// #12
  40fcb8:	str	w9, [x8]
  40fcbc:	ldp	x20, x19, [sp, #16]
  40fcc0:	ldp	x29, x30, [sp], #32
  40fcc4:	ret
  40fcc8:	sub	sp, sp, #0x140
  40fccc:	stp	x29, x30, [sp, #240]
  40fcd0:	add	x29, sp, #0xf0
  40fcd4:	stp	x22, x21, [sp, #288]
  40fcd8:	mov	x22, #0xffffffffffffffd0    	// #-48
  40fcdc:	mov	x8, sp
  40fce0:	sub	x9, x29, #0x70
  40fce4:	stp	x28, x25, [sp, #256]
  40fce8:	stp	x24, x23, [sp, #272]
  40fcec:	stp	x20, x19, [sp, #304]
  40fcf0:	mov	x20, x1
  40fcf4:	mov	x19, x0
  40fcf8:	mov	w1, #0x96                  	// #150
  40fcfc:	movk	x22, #0xff80, lsl #32
  40fd00:	add	x23, x29, #0x50
  40fd04:	add	x24, x8, #0x80
  40fd08:	add	x25, x9, #0x30
  40fd0c:	stp	x2, x3, [x29, #-112]
  40fd10:	stp	x4, x5, [x29, #-96]
  40fd14:	stp	x6, x7, [x29, #-80]
  40fd18:	stp	q1, q2, [sp, #16]
  40fd1c:	stp	q3, q4, [sp, #48]
  40fd20:	str	q0, [sp]
  40fd24:	stp	q5, q6, [sp, #80]
  40fd28:	str	q7, [sp, #112]
  40fd2c:	mov	x0, x19
  40fd30:	bl	40fbe0 <argp_failure@@Base+0x31f0>
  40fd34:	cbz	w0, 40fd88 <argp_failure@@Base+0x3398>
  40fd38:	stp	x24, x22, [x29, #-16]
  40fd3c:	stp	x23, x25, [x29, #-32]
  40fd40:	ldp	x0, x8, [x19, #56]
  40fd44:	ldp	q0, q1, [x29, #-32]
  40fd48:	sub	x3, x29, #0x40
  40fd4c:	mov	x2, x20
  40fd50:	sub	x21, x8, x0
  40fd54:	mov	x1, x21
  40fd58:	stp	q0, q1, [x29, #-64]
  40fd5c:	bl	401df0 <vsnprintf@plt>
  40fd60:	mov	w8, w0
  40fd64:	sxtw	x0, w8
  40fd68:	add	w8, w8, #0x1
  40fd6c:	cmp	x21, x0
  40fd70:	sxtw	x1, w8
  40fd74:	b.ls	40fd2c <argp_failure@@Base+0x333c>  // b.plast
  40fd78:	ldr	x8, [x19, #56]
  40fd7c:	add	x8, x8, x0
  40fd80:	str	x8, [x19, #56]
  40fd84:	b	40fd8c <argp_failure@@Base+0x339c>
  40fd88:	mov	x0, #0xffffffffffffffff    	// #-1
  40fd8c:	ldp	x20, x19, [sp, #304]
  40fd90:	ldp	x22, x21, [sp, #288]
  40fd94:	ldp	x24, x23, [sp, #272]
  40fd98:	ldp	x28, x25, [sp, #256]
  40fd9c:	ldp	x29, x30, [sp, #240]
  40fda0:	add	sp, sp, #0x140
  40fda4:	ret
  40fda8:	stp	x29, x30, [sp, #-64]!
  40fdac:	mov	x29, sp
  40fdb0:	stp	x19, x20, [sp, #16]
  40fdb4:	adrp	x20, 423000 <argp_failure@@Base+0x16610>
  40fdb8:	add	x20, x20, #0xdf0
  40fdbc:	stp	x21, x22, [sp, #32]
  40fdc0:	adrp	x21, 423000 <argp_failure@@Base+0x16610>
  40fdc4:	add	x21, x21, #0xde8
  40fdc8:	sub	x20, x20, x21
  40fdcc:	mov	w22, w0
  40fdd0:	stp	x23, x24, [sp, #48]
  40fdd4:	mov	x23, x1
  40fdd8:	mov	x24, x2
  40fddc:	bl	401a28 <memcpy@plt-0x38>
  40fde0:	cmp	xzr, x20, asr #3
  40fde4:	b.eq	40fe10 <argp_failure@@Base+0x3420>  // b.none
  40fde8:	asr	x20, x20, #3
  40fdec:	mov	x19, #0x0                   	// #0
  40fdf0:	ldr	x3, [x21, x19, lsl #3]
  40fdf4:	mov	x2, x24
  40fdf8:	add	x19, x19, #0x1
  40fdfc:	mov	x1, x23
  40fe00:	mov	w0, w22
  40fe04:	blr	x3
  40fe08:	cmp	x20, x19
  40fe0c:	b.ne	40fdf0 <argp_failure@@Base+0x3400>  // b.any
  40fe10:	ldp	x19, x20, [sp, #16]
  40fe14:	ldp	x21, x22, [sp, #32]
  40fe18:	ldp	x23, x24, [sp, #48]
  40fe1c:	ldp	x29, x30, [sp], #64
  40fe20:	ret
  40fe24:	nop
  40fe28:	ret

Disassembly of section .fini:

000000000040fe2c <.fini>:
  40fe2c:	stp	x29, x30, [sp, #-16]!
  40fe30:	mov	x29, sp
  40fe34:	ldp	x29, x30, [sp], #16
  40fe38:	ret
