#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jun  8 06:17:04 2023
# Process ID: 20332
# Current directory: C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Program Counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14308 C:\Users\RAMINDU\Desktop\2nd sem\Computer Organization and Digital Design\Week 10\Lab 9-10\Nanoprocessor\Program Counter\Program_Counter.xpr
# Log file: C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Program Counter/vivado.log
# Journal file: C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Program Counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Program Counter/Program_Counter.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_simulation
source TB_PC.tcl
open_run impl_1
open_project {C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Slow Clock/Slow_Clock.xpr}
update_compile_order -fileset sources_1
launch_simulation
source Slow_Clk.tcl
file mkdir C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Slow Clock/Slow_Clock.srcs/sim_1/new
file mkdir C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Slow Clock/Slow_Clock.srcs/sim_1/new
file mkdir C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Slow Clock/Slow_Clock.srcs/sim_1/new
file mkdir C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Slow Clock/Slow_Clock.srcs/sim_1/new
file mkdir C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Slow Clock/Slow_Clock.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Slow Clock/Slow_Clock.srcs/sim_1/new
file mkdir {C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Slow Clock/Slow_Clock.srcs/sim_1/new}
close [ open {C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Slow Clock/Slow_Clock.srcs/sim_1/new/TB_SlwClk.vhd} w ]
add_files -fileset sim_1 {{C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Slow Clock/Slow_Clock.srcs/sim_1/new/TB_SlwClk.vhd}}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Slow Clock/Slow_Clock.srcs/sim_1/new/TB_Slow_Clk.vhd} w ]
add_files -fileset sim_1 {{C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Slow Clock/Slow_Clock.srcs/sim_1/new/TB_Slow_Clk.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
source TB_Slow_Clk.tcl
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
close_sim
launch_simulation
source TB_Slow_Clk.tcl
close_sim
current_sim simulation_2
launch_simulation
source TB_Slow_Clk.tcl
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
update_compile_order -fileset sim_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source TB_Slow_Clk.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
launch_simulation
source TB_Slow_Clk.tcl
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
current_project Program_Counter
current_sim simulation_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
launch_simulation
source TB_PC.tcl
launch_runs impl_1 -jobs 6
wait_on_run impl_1
create_project Nanoprocessor {C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Nanoprocessor} -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
current_project Program_Counter
refresh_design
file mkdir C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Nanoprocessor/Nanoprocessor.srcs/sources_1/new
file mkdir C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Nanoprocessor/Nanoprocessor.srcs/sources_1/new
file mkdir C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Nanoprocessor/Nanoprocessor.srcs/sources_1/new
file mkdir C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Nanoprocessor/Nanoprocessor.srcs/sources_1/new
file mkdir C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Nanoprocessor/Nanoprocessor.srcs/sources_1/new
file mkdir C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Nanoprocessor/Nanoprocessor.srcs/sources_1/new
current_project Nanoprocessor
file mkdir {C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Nanoprocessor/Nanoprocessor.srcs/sources_1/new}
close [ open {C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NP.vhd} w ]
add_files {{C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NP.vhd}}
update_compile_order -fileset sources_1
set_property target_language VHDL [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
