[12:08:52.73] /o 
              /c                          PrimeWave Design Environment 
              /c 
              /c                Version W-2024.09-SP1-2 for linux64 - Jan 15, 2025
              /c              Based on Custom Infrastructure
              /c Version W-2024.09-SP1-2
              /c 
              /c                     Copyright (c) 2004 - 2025 Synopsys, Inc.
              /c    This software and the associated documentation are proprietary to Synopsys,
              /c  Inc. This software may only be used in accordance with the terms and conditions
              /c  of a written license agreement with Synopsys, Inc. All other use, reproduction,
              /c    or distribution of this software is strictly prohibited.  Licensed Products
              /c      communicate with Synopsys servers for the purpose of providing software
              /c     updates, detecting software piracy and verifying that customers are using
              /c     Licensed Products in conformity with the applicable License Key for such
              /c   Licensed Products. Synopsys will use information gathered in connection with
              /c     this process to deliver software updates and pursue software pirates and
              /c                                    infringers.
              /c 
              /c  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
              /c             Inclusivity and Diversity" (Refer to article 000036315 at
              /c                         https://solvnetplus.synopsys.com)
              /c 
              /c Build  (OPT) Config 11252589 compiled on Wed Jan 15 11:01:36 2025 for AlmaLinux 8.4
              /c Invocation: /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/linux64/platform/bin/custom_shell -application primewave -gui 0 -uniqueString 424077b79e1069ee71b9cccebafe1c064d49f0484e1ba41a3b3a965d3326affaa988d133d912706bed1ebc6779634b84 -python 0 -command "source /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.nbandeh/stb.group8.SRAM_8x4_array.schematic.session0/sim_server_init.tcl" -log /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/primewave_session0_sim_server_job1 -libDefFile /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/lib.defs
              /c Execution time: Thu Apr  3 12:08:47 2025
              /c Host: hydra12.ece.ncsu.edu
              /c Working directory: /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project
              /c 
[12:09:01.51] /m Information: Registering ICV PERC package...
[12:09:02.33] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[12:09:02.65] /o 
[12:09:02.69] /i source /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.nbandeh/stb.group8.SRAM_8x4_array.schematic.session0/sim_server_init.tcl
[12:09:03.34] /o SimServer socket started on hydra12.ece.ncsu.edu:43321
[12:09:04.12] /m Information: Launching Waveform Viewer "cd /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.nbandeh/stb.group8.SRAM_8x4_array.schematic.session0/logs &&  /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/../linux64/swv/bin/swv  -bg_gui -k -cdesigner -ptype wv -spxkey /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/waveform/sae.spxkey -spxrc /tmp/tmp_sae_spxrc_Wua37L -unique_string 424077b79e1069eeef7415b12a3d91f24d49f0484e1ba41a3b3a965d3326affa43ab9aba1263e4a5f2cd8cd3ff97a5003a7266db4d614b8a -lic_type 2   -parent_cc_pid 3997860  > /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.nbandeh/stb.group8.SRAM_8x4_array.schematic.session0/logs/viewer.log 2>&1"
[12:09:04.18] /o ==== Received Msg ====
              /c len=212 sourceSoc=sock4919f460 msgIndex=9 rawMsg=AppendTask /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.nbandeh/stb.group8.SRAM_8x4_array.schematic.session0/task0/sim_script0.tcl 0 saeSession0 1 overwrite
[12:09:04.18] /o 
[12:09:07.40] /m Information: "Starting incremental netlisting for design "group8/SRAM_8x4_array/schematic"..." (NETLISTING-010)
[12:09:07.50] /o Loading: Callback files...
[12:09:07.52] /o Loading: scripts/callbacks/callbacks.tcl
[12:09:07.52] /o 
              /c [INFO] : Loading display.drf from /mnt/designkits/ncsu/FreePDK3/syncust/NCSU_TechLib_FreePDK3
              /c 
              /c  if you wish to Load other display.drf, please set shell environment valiable "iPDK_load_display_NCSU_TechLib_FreePDK3" to value = 0
[12:09:07.52] /o 
[12:09:07.58] /w Warning: Could not set the value of preference xtDRCTool because it does not exist. (PREFERENCE-016)
[12:09:07.58] /w Warning: Could not set the value of preference xtDRCICVRunsetFile because it does not exist. (PREFERENCE-016)
[12:09:07.58] /w Warning: Could not set the value of preference xtDRCICVIncludePaths because it does not exist. (PREFERENCE-016)
[12:09:07.58] /w Warning: Could not set the value of preference xtDRCLayDBFormat because it does not exist. (PREFERENCE-016)
[12:09:07.58] /w Warning: Could not set the value of preference xtLVSTool because it does not exist. (PREFERENCE-016)
[12:09:07.58] /w Warning: Could not set the value of preference xtLVSICVRunsetFile because it does not exist. (PREFERENCE-016)
[12:09:07.58] /w Warning: Could not set the value of preference xtLVSICVIncludePaths because it does not exist. (PREFERENCE-016)
[12:09:07.58] /w Warning: Could not set the value of preference xtLVSLayDBFormat because it does not exist. (PREFERENCE-016)
[12:09:07.58] /w Warning: Could not set the value of preference xtLPELVSTool because it does not exist. (PREFERENCE-016)
[12:09:07.58] /w Warning: Could not set the value of preference xtLPETool because it does not exist. (PREFERENCE-016)
[12:09:07.58] /w Warning: Could not set the value of preference xtLPEOpenParasiticView because it does not exist. (PREFERENCE-016)
[12:09:07.58] /w Warning: Could not set the value of preference xtStarTcadGrdFile because it does not exist. (PREFERENCE-016)
[12:09:07.58] /w Warning: Could not set the value of preference xtLPEStarOADeviceMappingFile because it does not exist. (PREFERENCE-016)
[12:09:07.58] /w Warning: Could not set the value of preference xtStarOALayerMappingFile because it does not exist. (PREFERENCE-016)
[12:09:07.58] /o 	#######################################
[12:09:07.58] /o 	CC-PDK Library Name	: FreePDK3
[12:09:07.58] /o 	#######################################
[12:09:07.58] /o 
[12:09:07.66] /o Netlisting
[12:09:07.66] /o Creating output directories
[12:09:08.23] /o No Design Integrity rule violations found in "group8/SRAM_8x4_array/schematic"
[12:09:08.23] /o Scanning: group8/SRAM_8x4_array/schematic
[12:09:08.57] /o Scanning: group8/sram_6t/schematic
[12:09:08.81] /o Scanning: group8/static_row_decoder_3by8/schematic
[12:09:08.87] /o Scanning: group8/nand_i3/schematic
[12:09:08.93] /o Scanning: group8/inv/schematic
[12:09:09.00] /m Information: 
[12:09:09.00] /o Checking "group8/2to4_decoder/schematic"
[12:09:09.00] /o No rule violations found in "group8/2to4_decoder/schematic"
[12:09:09.00] /o Scanning: group8/2to4_decoder/schematic
[12:09:09.06] /m Information: 
[12:09:09.06] /o Checking "group8/precharge_logic/schematic"
[12:09:09.06] /o No rule violations found in "group8/precharge_logic/schematic"
[12:09:09.06] /o Scanning: group8/precharge_logic/schematic
[12:09:09.17] /o Scanning: group8/nand/schematic
[12:09:09.17] /o Computing terminal lists
[12:09:09.17] /o Processing terminals of module group8/sram_6t/schematic
[12:09:09.19] /o Processing terminals of module group8/nand_i3/schematic
[12:09:09.19] /o Processing terminals of module group8/inv/schematic
[12:09:09.19] /o Processing terminals of module group8/static_row_decoder_3by8/schematic
[12:09:09.19] /o Processing terminals of module group8/2to4_decoder/schematic
[12:09:09.19] /o Processing terminals of module group8/precharge_logic/schematic
[12:09:09.19] /o Processing terminals of module group8/nand/schematic
[12:09:09.19] /o Processing terminals of module group8/SRAM_8x4_array/schematic
[12:09:09.20] /o Starting netlisting
[12:09:09.53] /o Formatting group8/static_row_decoder_3by8/schematic
[12:09:09.55] /m Information: "group8 static_row_decoder_3by8 schematic" renetlisted. (NETLISTING-056)
[12:09:10.16] /m Information: "Netlisting design "group8/SRAM_8x4_array/schematic" finished successfully." (NETLISTING-012)
[12:09:10.30] /# Composing simulator input file for design "group8/SRAM_8x4_array/schematic"...
[12:09:13.80] /# Simulator input file composed successfully for design "group8/SRAM_8x4_array/schematic"
[12:09:14.07] /m Information: Save ouputs to /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/simulation/group8,SRAM_8x4_array,schematic/history_1/simulation/default/PrimeSimHSPICE/nominal/results/outputs.tcl for AVA evaluation.
[12:09:16.41] /o 
[12:09:18.44] /o                                          Composing Nominal                                         
[12:09:19.04] /o                             Launching jobs for testbench default started                            
[12:09:19.07] /# Starting PrimeSimHSPICE simulation for design: group8/SRAM_8x4_array/schematic
[12:09:19.19] /o                             Creating jobs for testbench default (0 / 1)                            
[12:09:19.31] /o                                Launching 1 jobs for testbench default                               
[12:09:19.95] /o                            Launching jobs for testbench default finished                           
[12:09:21.41] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[12:09:25.03] /m Information: Job distribution master (saeSession0,default.Simulation_Simulation session:session0 testbench:default) : up to 1 job running workers.
[12:09:57.44] /# Simulation completed successfully for design: group8/SRAM_8x4_array/schematic  (PW-651)
[12:09:57.59] /# Netlisting and simulation completed for testbench: default in 51s
[12:09:57.61] /# Evaluating and plotting outputs...
[12:10:04.04] /m Information: Jobs distribution master quit! (PW_GUI-822)
[12:10:04.74] /# Evaluating and plotting completed for testbench: default in 7s
[12:10:04.83] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[12:12:18.05] /o ==== Received Msg ====
              /c len=212 sourceSoc=sock478da7c0 msgIndex=10 rawMsg=AppendTask /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.nbandeh/stb.group8.SRAM_8x4_array.schematic.session0/task1/sim_script1.tcl 1 saeSession0 1 overwrite
[12:12:18.05] /o 
[12:12:18.29] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[12:12:18.32] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[12:12:21.54] /m Information: "Starting incremental netlisting for design "group8/SRAM_8x4_array/schematic"..." (NETLISTING-010)
[12:12:21.66] /o Netlisting
[12:12:21.66] /o Creating output directories
[12:12:21.93] /o No Design Integrity rule violations found in "group8/SRAM_8x4_array/schematic"
[12:12:21.93] /o Scanning: group8/SRAM_8x4_array/schematic
[12:12:22.04] /o Scanning: group8/sram_6t/schematic
[12:12:22.25] /o Scanning: group8/static_row_decoder_3by8/schematic
[12:12:22.31] /o Scanning: group8/nand_i3/schematic
[12:12:22.37] /o Scanning: group8/inv/schematic
[12:12:22.44] /m Information: 
[12:12:22.44] /o Checking "group8/2to4_decoder/schematic"
[12:12:22.44] /o No rule violations found in "group8/2to4_decoder/schematic"
[12:12:22.44] /o Scanning: group8/2to4_decoder/schematic
[12:12:22.49] /m Information: 
[12:12:22.49] /o Checking "group8/precharge_logic/schematic"
[12:12:22.49] /o No rule violations found in "group8/precharge_logic/schematic"
[12:12:22.49] /o Scanning: group8/precharge_logic/schematic
[12:12:22.60] /o Scanning: group8/nand/schematic
[12:12:22.61] /o Computing terminal lists
[12:12:22.61] /o Processing terminals of module group8/sram_6t/schematic
[12:12:22.62] /o Processing terminals of module group8/nand_i3/schematic
[12:12:22.63] /o Processing terminals of module group8/inv/schematic
[12:12:22.63] /o Processing terminals of module group8/static_row_decoder_3by8/schematic
[12:12:22.63] /o Processing terminals of module group8/2to4_decoder/schematic
[12:12:22.63] /o Processing terminals of module group8/precharge_logic/schematic
[12:12:22.63] /o Processing terminals of module group8/nand/schematic
[12:12:22.63] /o Processing terminals of module group8/SRAM_8x4_array/schematic
[12:12:22.63] /o Starting netlisting
[12:12:23.17] /o Formatting group8/SRAM_8x4_array/schematic
[12:12:23.30] /m Information: "group8 SRAM_8x4_array schematic" renetlisted. (NETLISTING-056)
[12:12:23.70] /m Information: "Netlisting design "group8/SRAM_8x4_array/schematic" finished successfully." (NETLISTING-012)
[12:12:23.81] /# Composing simulator input file for design "group8/SRAM_8x4_array/schematic"...
[12:12:27.26] /# Simulator input file composed successfully for design "group8/SRAM_8x4_array/schematic"
[12:12:27.53] /m Information: Save ouputs to /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/simulation/group8,SRAM_8x4_array,schematic/history_1/simulation/default/PrimeSimHSPICE/nominal/results/outputs.tcl for AVA evaluation.
[12:12:29.90] /o 
[12:12:31.85] /o                                          Composing Nominal                                         
[12:12:32.45] /o                             Launching jobs for testbench default started                            
[12:12:32.47] /# Starting PrimeSimHSPICE simulation for design: group8/SRAM_8x4_array/schematic
[12:12:32.60] /o                             Creating jobs for testbench default (0 / 1)                            
[12:12:32.71] /o                                Launching 1 jobs for testbench default                               
[12:12:33.31] /o                            Launching jobs for testbench default finished                           
[12:12:33.32] /o 
[12:12:33.62] /m Information: 1 of 2 testbench(es) done. (PW_GUI-714)
[12:12:36.08] /m Information: Job distribution master (saeSession0,default.Simulation_Simulation session:session1 testbench:default) : up to 1 job running workers.
[12:13:10.54] /# Simulation completed successfully for design: group8/SRAM_8x4_array/schematic  (PW-651)
[12:13:10.69] /# Netlisting and simulation completed for testbench: default in 50s
[12:13:10.71] /# Evaluating and plotting outputs...
[12:13:18.21] /m Information: Jobs distribution master quit! (PW_GUI-822)
[12:13:19.31] /# Evaluating and plotting completed for testbench: default in 9s
[12:13:19.46] /m Information: 2 of 2 testbench(es) done. (PW_GUI-714)
[12:13:44.14] /o ==== Received Msg ====
              /c len=8 sourceSoc=sock478da7c0 msgIndex=20 rawMsg=idleExit
[12:13:44.14] /o 
[12:13:44.17] /m Information: Exiting simulation server process. (PW_GUI-984)
[12:13:47.76] /o Shutdown time: Thu Apr  3 12:13:47 2025
[12:13:47.76] /o Elapsed session real time: 4.98 minutes
[12:13:47.76] /o Session terminated. Log is at /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/logs/primewave.nbandeh.2025_4_3_120847_3997860.log
[12:13:47.79] /e Error: {}
