

================================================================
== Vitis HLS Report for 'led_winkle'
================================================================
* Date:           Sat Nov 29 23:14:05 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        led_twinkle_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.449 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  50000002|  50000002|  0.500 sec|  0.500 sec|  50000003|  50000003|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                  |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name    |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_7_1  |  50000000|  50000000|         1|          1|          1|  50000000|       yes|
        +------------------+----------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 4 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %led"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %led, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%br_ln7 = br void" [led_twinkle_hls/src/led_winkle.cpp:7]   --->   Operation 7 'br' 'br_ln7' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i = phi i26 0, void, i26 %i_1, void %.split"   --->   Operation 8 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (2.37ns)   --->   "%i_1 = add i26 %i, i26 1" [led_twinkle_hls/src/led_winkle.cpp:7]   --->   Operation 9 'add' 'i_1' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.45ns)   --->   "%icmp_ln7 = icmp_eq  i26 %i, i26 50000000" [led_twinkle_hls/src/led_winkle.cpp:7]   --->   Operation 11 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50000000, i64 50000000, i64 50000000"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %.split, void" [led_twinkle_hls/src/led_winkle.cpp:7]   --->   Operation 13 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [led_twinkle_hls/src/led_winkle.cpp:6]   --->   Operation 14 'specloopname' 'specloopname_ln6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.45ns)   --->   "%icmp_ln8 = icmp_ult  i26 %i, i26 25000000" [led_twinkle_hls/src/led_winkle.cpp:8]   --->   Operation 15 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln7)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.99ns)   --->   "%select_ln8 = select i1 %icmp_ln8, i2 1, i2 2" [led_twinkle_hls/src/led_winkle.cpp:8]   --->   Operation 16 'select' 'select_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %led, i2 %select_ln8" [led_twinkle_hls/src/led_winkle.cpp:11]   --->   Operation 17 'write' 'write_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 18 'br' 'br_ln0' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [led_twinkle_hls/src/led_winkle.cpp:13]   --->   Operation 19 'ret' 'ret_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', led_twinkle_hls/src/led_winkle.cpp:7) [7]  (1.59 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', led_twinkle_hls/src/led_winkle.cpp:7) [7]  (0 ns)
	'icmp' operation ('icmp_ln8', led_twinkle_hls/src/led_winkle.cpp:8) [15]  (2.46 ns)
	'select' operation ('select_ln8', led_twinkle_hls/src/led_winkle.cpp:8) [16]  (0.993 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
