\hypertarget{struct_core_debug___mem_map}{}\section{Core\+Debug\+\_\+\+Mem\+Map Struct Reference}
\label{struct_core_debug___mem_map}\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_core_debug___mem_map_a2c63c32db3b56d4b6ad1453d9e89e640}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>uint32\_t \hyperlink{struct_core_debug___mem_map_a4968901505f61e2a98c9196a8ac7584b}{base\_DHCSR\_Read}\\
\>uint32\_t \hyperlink{struct_core_debug___mem_map_a57de52c8c1eb5789546543f2408ce487}{base\_DHCSR\_Write}\\
\}; \label{struct_core_debug___mem_map_a2c63c32db3b56d4b6ad1453d9e89e640}
\\

\end{tabbing}\item 
uint32\+\_\+t \hyperlink{struct_core_debug___mem_map_ad9c98f7390e5d3a6b54df56ddea32e8b}{base\+\_\+\+D\+C\+R\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_core_debug___mem_map_aac76a717b2aba2ccbf75e020cc71fb3e}{base\+\_\+\+D\+C\+R\+D\+R}
\item 
uint32\+\_\+t \hyperlink{struct_core_debug___mem_map_a13a099e668fcb3587b2cd6eb8f8608d5}{base\+\_\+\+D\+E\+M\+C\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Core\+Debug -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_core_debug___mem_map_aac76a717b2aba2ccbf75e020cc71fb3e}{}\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+C\+R\+D\+R@{base\+\_\+\+D\+C\+R\+D\+R}}
\index{base\+\_\+\+D\+C\+R\+D\+R@{base\+\_\+\+D\+C\+R\+D\+R}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection[{base\+\_\+\+D\+C\+R\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Core\+Debug\+\_\+\+Mem\+Map\+::base\+\_\+\+D\+C\+R\+D\+R}\label{struct_core_debug___mem_map_aac76a717b2aba2ccbf75e020cc71fb3e}
Debug Core Register Data Register, offset\+: 0x8 \hypertarget{struct_core_debug___mem_map_ad9c98f7390e5d3a6b54df56ddea32e8b}{}\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+C\+R\+S\+R@{base\+\_\+\+D\+C\+R\+S\+R}}
\index{base\+\_\+\+D\+C\+R\+S\+R@{base\+\_\+\+D\+C\+R\+S\+R}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection[{base\+\_\+\+D\+C\+R\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Core\+Debug\+\_\+\+Mem\+Map\+::base\+\_\+\+D\+C\+R\+S\+R}\label{struct_core_debug___mem_map_ad9c98f7390e5d3a6b54df56ddea32e8b}
Debug Core Register Selector Register, offset\+: 0x4 \hypertarget{struct_core_debug___mem_map_a13a099e668fcb3587b2cd6eb8f8608d5}{}\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+E\+M\+C\+R@{base\+\_\+\+D\+E\+M\+C\+R}}
\index{base\+\_\+\+D\+E\+M\+C\+R@{base\+\_\+\+D\+E\+M\+C\+R}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection[{base\+\_\+\+D\+E\+M\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Core\+Debug\+\_\+\+Mem\+Map\+::base\+\_\+\+D\+E\+M\+C\+R}\label{struct_core_debug___mem_map_a13a099e668fcb3587b2cd6eb8f8608d5}
Debug Exception and Monitor Control Register, offset\+: 0x\+C \hypertarget{struct_core_debug___mem_map_a4968901505f61e2a98c9196a8ac7584b}{}\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}}
\index{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection[{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Core\+Debug\+\_\+\+Mem\+Map\+::base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}\label{struct_core_debug___mem_map_a4968901505f61e2a98c9196a8ac7584b}
Debug Halting Control and Status Register, offset\+: 0x0 \hypertarget{struct_core_debug___mem_map_a57de52c8c1eb5789546543f2408ce487}{}\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}}
\index{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection[{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Core\+Debug\+\_\+\+Mem\+Map\+::base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}\label{struct_core_debug___mem_map_a57de52c8c1eb5789546543f2408ce487}
Debug Halting Control and Status Register, offset\+: 0x0 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
