Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 18 21:55:08 2023
| Host         : LAPTOP-0B7GJLTP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                17085        0.030        0.000                      0                17085        3.750        0.000                       0                  7735  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.001        0.000                      0                17085        0.030        0.000                      0                17085        3.750        0.000                       0                  7735  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_48_fu_130_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.632ns  (logic 1.324ns (13.745%)  route 8.308ns (86.255%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.656     2.964    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X33Y26         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/Q
                         net (fo=3, routed)           0.882     4.302    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg_n_4_[27]
    SLICE_X32Y26         LUT5 (Prop_lut5_I0_O)        0.124     4.426 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299[63]_i_2/O
                         net (fo=4, routed)           0.565     4.991    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_ROUND_6_fu_199_C116_out
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.115 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51/O
                         net (fo=6, routed)           0.989     6.103    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51_n_4
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_2_98_fu_170[63]_i_23/O
                         net (fo=262, routed)         1.898     8.125    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/s_0_100_fu_162[63]_i_9_1
    SLICE_X15Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.249 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/s_2_98_fu_170[44]_i_13/O
                         net (fo=1, routed)           0.687     8.936    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_crypto_aead_encrypt_fu_1178_grp_ROUND_6_fu_2110_p_din3[44]
    SLICE_X11Y48         LUT5 (Prop_lut5_I0_O)        0.124     9.060 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_2_98_fu_170[44]_i_5/O
                         net (fo=6, routed)           1.214    10.273    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_ROUND_6_fu_2110_s_2_read[36]
    SLICE_X19Y44         LUT5 (Prop_lut5_I3_O)        0.124    10.397 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[44]_i_2/O
                         net (fo=3, routed)           1.090    11.488    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[44]_i_2_n_4
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.124    11.612 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[16]_i_1/O
                         net (fo=6, routed)           0.984    12.596    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_45_fu_102_reg[63]_0[16]
    SLICE_X13Y30         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_48_fu_130_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.496    12.688    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X13Y30         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_48_fu_130_reg[16]/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)       -0.067    12.597    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_48_fu_130_reg[16]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/reg_344_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.587ns  (logic 1.324ns (13.810%)  route 8.263ns (86.190%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.656     2.964    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X33Y26         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/Q
                         net (fo=3, routed)           0.882     4.302    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg_n_4_[27]
    SLICE_X32Y26         LUT5 (Prop_lut5_I0_O)        0.124     4.426 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299[63]_i_2/O
                         net (fo=4, routed)           0.565     4.991    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_ROUND_6_fu_199_C116_out
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.115 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51/O
                         net (fo=6, routed)           0.989     6.103    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51_n_4
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_2_98_fu_170[63]_i_23/O
                         net (fo=262, routed)         2.066     8.293    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/s_0_100_fu_162[63]_i_9_1
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     8.417 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/s_0_100_fu_162[59]_i_28/O
                         net (fo=1, routed)           0.454     8.871    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_crypto_aead_encrypt_fu_1178_grp_ROUND_6_fu_2110_p_din3[14]
    SLICE_X10Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.995 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[59]_i_8/O
                         net (fo=4, routed)           1.387    10.382    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_ROUND_6_fu_2110_s_2_read[6]
    SLICE_X19Y40         LUT5 (Prop_lut5_I3_O)        0.124    10.506 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[59]_i_2/O
                         net (fo=3, routed)           0.942    11.449    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_216/s_0_82_fu_122_reg[14]
    SLICE_X17Y36         LUT3 (Prop_lut3_I0_O)        0.124    11.573 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_216/s_0_100_fu_162[14]_i_1/O
                         net (fo=6, routed)           0.978    12.551    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/s_0_100_fu_162[63]_i_5[14]
    SLICE_X17Y39         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/reg_344_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.498    12.690    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/ap_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/reg_344_reg[14]/C
                         clock pessimism              0.130    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X17Y39         FDRE (Setup_fdre_C_D)       -0.102    12.564    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/reg_344_reg[14]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                         -12.551    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/reg_344_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.581ns  (logic 1.324ns (13.819%)  route 8.257ns (86.180%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.656     2.964    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X33Y26         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/Q
                         net (fo=3, routed)           0.882     4.302    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg_n_4_[27]
    SLICE_X32Y26         LUT5 (Prop_lut5_I0_O)        0.124     4.426 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299[63]_i_2/O
                         net (fo=4, routed)           0.565     4.991    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_ROUND_6_fu_199_C116_out
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.115 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51/O
                         net (fo=6, routed)           0.989     6.103    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51_n_4
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_2_98_fu_170[63]_i_23/O
                         net (fo=262, routed)         1.594     7.821    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_184/s_0_100_fu_162[63]_i_7
    SLICE_X28Y54         LUT5 (Prop_lut5_I1_O)        0.124     7.945 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_184/s_0_100_fu_162[45]_i_16/O
                         net (fo=1, routed)           0.798     8.744    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_216/grp_crypto_aead_encrypt_fu_1178_grp_ROUND_6_fu_2110_p_din5[45]
    SLICE_X24Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.868 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_216/s_0_100_fu_162[45]_i_6/O
                         net (fo=5, routed)           1.195    10.063    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_ROUND_6_fu_2110_s_4_read[45]
    SLICE_X18Y48         LUT5 (Prop_lut5_I1_O)        0.124    10.187 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[45]_i_3/O
                         net (fo=3, routed)           1.264    11.451    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[45]_i_3_n_4
    SLICE_X18Y28         LUT3 (Prop_lut3_I2_O)        0.124    11.575 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[26]_i_1/O
                         net (fo=6, routed)           0.970    12.545    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/s_0_100_fu_162[63]_i_5[26]
    SLICE_X20Y26         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/reg_344_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.484    12.676    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/ap_clk
    SLICE_X20Y26         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/reg_344_reg[26]/C
                         clock pessimism              0.130    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X20Y26         FDRE (Setup_fdre_C_D)       -0.059    12.593    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/reg_344_reg[26]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                         -12.545    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.518ns  (logic 1.324ns (13.911%)  route 8.194ns (86.089%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.656     2.964    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X33Y26         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/Q
                         net (fo=3, routed)           0.882     4.302    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg_n_4_[27]
    SLICE_X32Y26         LUT5 (Prop_lut5_I0_O)        0.124     4.426 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299[63]_i_2/O
                         net (fo=4, routed)           0.565     4.991    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_ROUND_6_fu_199_C116_out
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.115 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51/O
                         net (fo=6, routed)           0.989     6.103    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51_n_4
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_2_98_fu_170[63]_i_23/O
                         net (fo=262, routed)         2.066     8.293    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/s_0_100_fu_162[63]_i_9_1
    SLICE_X9Y44          LUT6 (Prop_lut6_I3_O)        0.124     8.417 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/s_0_100_fu_162[59]_i_28/O
                         net (fo=1, routed)           0.454     8.871    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_crypto_aead_encrypt_fu_1178_grp_ROUND_6_fu_2110_p_din3[14]
    SLICE_X10Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.995 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[59]_i_8/O
                         net (fo=4, routed)           1.387    10.382    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_ROUND_6_fu_2110_s_2_read[6]
    SLICE_X19Y40         LUT5 (Prop_lut5_I3_O)        0.124    10.506 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[59]_i_2/O
                         net (fo=3, routed)           0.750    11.257    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/ap_CS_fsm_reg[28]_rep_2
    SLICE_X16Y38         LUT3 (Prop_lut3_I1_O)        0.124    11.381 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[50]_i_1/O
                         net (fo=6, routed)           1.101    12.482    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_45_fu_102_reg[63]_0[50]
    SLICE_X18Y35         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.495    12.687    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X18Y35         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299_reg[50]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X18Y35         FDRE (Setup_fdre_C_D)       -0.105    12.558    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299_reg[50]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_304_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 1.324ns (13.877%)  route 8.217ns (86.123%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.656     2.964    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X33Y26         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/Q
                         net (fo=3, routed)           0.882     4.302    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg_n_4_[27]
    SLICE_X32Y26         LUT5 (Prop_lut5_I0_O)        0.124     4.426 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299[63]_i_2/O
                         net (fo=4, routed)           0.565     4.991    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_ROUND_6_fu_199_C116_out
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.115 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51/O
                         net (fo=6, routed)           0.989     6.103    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51_n_4
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_2_98_fu_170[63]_i_23/O
                         net (fo=262, routed)         1.898     8.125    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/s_0_100_fu_162[63]_i_9_1
    SLICE_X15Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.249 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/s_2_98_fu_170[44]_i_13/O
                         net (fo=1, routed)           0.687     8.936    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_crypto_aead_encrypt_fu_1178_grp_ROUND_6_fu_2110_p_din3[44]
    SLICE_X11Y48         LUT5 (Prop_lut5_I0_O)        0.124     9.060 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_2_98_fu_170[44]_i_5/O
                         net (fo=6, routed)           1.264    10.324    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_ROUND_6_fu_2110_s_2_read[36]
    SLICE_X23Y46         LUT5 (Prop_lut5_I3_O)        0.124    10.448 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_1_98_fu_166[47]_i_2/O
                         net (fo=3, routed)           0.991    11.439    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_1_98_fu_166[47]_i_2_n_4
    SLICE_X19Y46         LUT3 (Prop_lut3_I0_O)        0.124    11.563 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_1_98_fu_166[44]_i_1/O
                         net (fo=6, routed)           0.941    12.505    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_1_fu_106_reg[63]_0[44]
    SLICE_X13Y47         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_304_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.508    12.700    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X13Y47         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_304_reg[44]/C
                         clock pessimism              0.130    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)       -0.067    12.609    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_304_reg[44]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -12.505    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 1.324ns (13.953%)  route 8.165ns (86.047%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.656     2.964    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X33Y26         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/Q
                         net (fo=3, routed)           0.882     4.302    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg_n_4_[27]
    SLICE_X32Y26         LUT5 (Prop_lut5_I0_O)        0.124     4.426 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299[63]_i_2/O
                         net (fo=4, routed)           0.565     4.991    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_ROUND_6_fu_199_C116_out
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.115 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51/O
                         net (fo=6, routed)           0.989     6.103    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51_n_4
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_2_98_fu_170[63]_i_23/O
                         net (fo=262, routed)         1.898     8.125    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/s_0_100_fu_162[63]_i_9_1
    SLICE_X15Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.249 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/s_2_98_fu_170[44]_i_13/O
                         net (fo=1, routed)           0.687     8.936    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_crypto_aead_encrypt_fu_1178_grp_ROUND_6_fu_2110_p_din3[44]
    SLICE_X11Y48         LUT5 (Prop_lut5_I0_O)        0.124     9.060 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_2_98_fu_170[44]_i_5/O
                         net (fo=6, routed)           1.214    10.273    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_ROUND_6_fu_2110_s_2_read[36]
    SLICE_X19Y44         LUT5 (Prop_lut5_I3_O)        0.124    10.397 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[44]_i_2/O
                         net (fo=3, routed)           1.090    11.488    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[44]_i_2_n_4
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.124    11.612 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[16]_i_1/O
                         net (fo=6, routed)           0.841    12.453    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_45_fu_102_reg[63]_0[16]
    SLICE_X14Y30         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.490    12.682    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X14Y30         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299_reg[16]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X14Y30         FDRE (Setup_fdre_C_D)       -0.067    12.591    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299_reg[16]
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                         -12.453    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_48_fu_130_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.452ns  (logic 1.324ns (14.007%)  route 8.128ns (85.993%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.656     2.964    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X33Y26         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     3.420 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/Q
                         net (fo=3, routed)           0.882     4.302    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg_n_4_[27]
    SLICE_X32Y26         LUT5 (Prop_lut5_I0_O)        0.124     4.426 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299[63]_i_2/O
                         net (fo=4, routed)           0.565     4.991    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_ROUND_6_fu_199_C116_out
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.115 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51/O
                         net (fo=6, routed)           0.871     5.985    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51_n_4
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.109 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_2_98_fu_170[63]_i_22/O
                         net (fo=256, routed)         2.019     8.128    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/s_0_100_fu_162[63]_i_9_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.252 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/s_0_100_fu_162[57]_i_24/O
                         net (fo=1, routed)           0.416     8.669    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_crypto_aead_encrypt_fu_1178_grp_ROUND_6_fu_2110_p_din3[12]
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.793 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[57]_i_8/O
                         net (fo=4, routed)           1.287    10.080    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_ROUND_6_fu_2110_s_2_read[4]
    SLICE_X27Y46         LUT5 (Prop_lut5_I3_O)        0.124    10.204 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[57]_i_2/O
                         net (fo=3, routed)           1.091    11.294    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[57]_i_2_n_4
    SLICE_X18Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.418 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[12]_i_1/O
                         net (fo=6, routed)           0.998    12.416    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_45_fu_102_reg[63]_0[12]
    SLICE_X15Y36         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_48_fu_130_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.496    12.688    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_48_fu_130_reg[12]/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)       -0.105    12.559    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_48_fu_130_reg[12]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 1.324ns (14.029%)  route 8.114ns (85.971%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.656     2.964    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X33Y26         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/Q
                         net (fo=3, routed)           0.882     4.302    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg_n_4_[27]
    SLICE_X32Y26         LUT5 (Prop_lut5_I0_O)        0.124     4.426 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299[63]_i_2/O
                         net (fo=4, routed)           0.565     4.991    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_ROUND_6_fu_199_C116_out
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.115 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51/O
                         net (fo=6, routed)           0.989     6.103    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51_n_4
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_2_98_fu_170[63]_i_23/O
                         net (fo=262, routed)         1.703     7.931    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_184/s_0_100_fu_162[63]_i_7
    SLICE_X31Y53         LUT5 (Prop_lut5_I1_O)        0.124     8.055 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_184/s_0_100_fu_162[52]_i_32/O
                         net (fo=1, routed)           0.436     8.491    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_216/grp_crypto_aead_encrypt_fu_1178_grp_ROUND_6_fu_2110_p_din5[52]
    SLICE_X30Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.615 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_216/s_0_100_fu_162[52]_i_10/O
                         net (fo=5, routed)           1.216     9.831    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_ROUND_6_fu_2110_s_4_read[52]
    SLICE_X22Y53         LUT5 (Prop_lut5_I1_O)        0.124     9.955 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[52]_i_3/O
                         net (fo=3, routed)           1.261    11.216    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[52]_i_3_n_4
    SLICE_X21Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.340 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[52]_i_1/O
                         net (fo=6, routed)           1.062    12.402    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_45_fu_102_reg[63]_0[52]
    SLICE_X18Y35         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.495    12.687    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X18Y35         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299_reg[52]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X18Y35         FDRE (Setup_fdre_C_D)       -0.109    12.554    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299_reg[52]
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_304_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 1.552ns (16.405%)  route 7.909ns (83.595%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.656     2.964    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X33Y26         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg[27]/Q
                         net (fo=3, routed)           0.882     4.302    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_reg_n_4_[27]
    SLICE_X32Y26         LUT5 (Prop_lut5_I0_O)        0.124     4.426 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_299[63]_i_2/O
                         net (fo=4, routed)           0.565     4.991    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_ROUND_6_fu_199_C116_out
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124     5.115 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51/O
                         net (fo=6, routed)           0.989     6.103    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[50]_i_51_n_4
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_2_98_fu_170[63]_i_23/O
                         net (fo=262, routed)         1.531     7.759    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_184/s_0_100_fu_162[63]_i_7
    SLICE_X24Y49         LUT5 (Prop_lut5_I1_O)        0.124     7.883 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_184/s_2_98_fu_170[13]_i_9/O
                         net (fo=1, routed)           0.718     8.601    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_216/grp_crypto_aead_encrypt_fu_1178_grp_ROUND_6_fu_2110_p_din5[13]
    SLICE_X24Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.725 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_216/s_2_98_fu_170[13]_i_3/O
                         net (fo=7, routed)           1.188     9.912    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_ROUND_6_fu_2110_s_4_read[13]
    SLICE_X16Y44         LUT5 (Prop_lut5_I1_O)        0.148    10.060 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_1_98_fu_166[38]_i_2/O
                         net (fo=3, routed)           1.213    11.274    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_1_98_fu_166[38]_i_2_n_4
    SLICE_X16Y50         LUT3 (Prop_lut3_I2_O)        0.328    11.602 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_1_98_fu_166[38]_i_1/O
                         net (fo=6, routed)           0.823    12.425    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_1_fu_106_reg[63]_0[38]
    SLICE_X15Y50         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_304_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.492    12.684    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X15Y50         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_304_reg[38]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X15Y50         FDRE (Setup_fdre_C_D)       -0.067    12.579    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/reg_304_reg[38]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/i_reg_163_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_48_fu_130_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.555ns  (logic 1.576ns (16.494%)  route 7.979ns (83.506%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.666     2.974    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X19Y33         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/i_reg_163_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/i_reg_163_reg[1]/Q
                         net (fo=39, routed)          1.068     4.498    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/i_reg_163[1]
    SLICE_X20Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.622 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[63]_i_67/O
                         net (fo=110, routed)         0.778     5.400    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[63]_i_67_n_4
    SLICE_X22Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.524 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[63]_i_70/O
                         net (fo=320, routed)         1.732     7.256    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[63]_i_70_n_4
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.380 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[56]_i_54/O
                         net (fo=1, routed)           0.451     7.831    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[56]_i_54_n_4
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.955 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_100_fu_162[56]_i_31/O
                         net (fo=1, routed)           0.438     8.393    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_encrypt_fu_1178_grp_ROUND_6_fu_2110_p_din2[56]
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.124     8.517 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/s_0_100_fu_162[56]_i_10/O
                         net (fo=5, routed)           1.238     9.755    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/grp_ROUND_6_fu_2110_s_1_read[56]
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.152     9.907 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[56]_i_3/O
                         net (fo=3, routed)           1.428    11.335    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[56]_i_3_n_4
    SLICE_X15Y36         LUT3 (Prop_lut3_I1_O)        0.348    11.683 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/s_0_100_fu_162[56]_i_1/O
                         net (fo=6, routed)           0.846    12.529    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_45_fu_102_reg[63]_0[56]
    SLICE_X13Y31         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_48_fu_130_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.497    12.689    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_clk
    SLICE_X13Y31         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_48_fu_130_reg[56]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X13Y31         FDRE (Setup_fdre_C_D)       -0.081    12.685    design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_48_fu_130_reg[56]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                  0.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_ad_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/ad_2_read_reg_1416_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.539%)  route 0.180ns (58.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.555     0.896    design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X21Y16         FDRE                                         r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_ad_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_ad_2_reg[1]/Q
                         net (fo=3, routed)           0.180     1.204    design_1_i/axi_ascon_0/inst/ad_2[1]
    SLICE_X25Y15         FDRE                                         r  design_1_i/axi_ascon_0/inst/ad_2_read_reg_1416_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.822     1.192    design_1_i/axi_ascon_0/inst/ap_clk
    SLICE_X25Y15         FDRE                                         r  design_1_i/axi_ascon_0/inst/ad_2_read_reg_1416_reg[1]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X25Y15         FDRE (Hold_fdre_C_D)         0.016     1.174    design_1_i/axi_ascon_0/inst/ad_2_read_reg_1416_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.215%)  route 0.208ns (52.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[2]/Q
                         net (fo=6, routed)           0.208     1.255    design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/s_axi_BUS_A_ARADDR[1]
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.300 r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.300    design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/rdata[1]_i_1_n_4
    SLICE_X13Y48         FDRE                                         r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.835     1.205    design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X13Y48         FDRE                                         r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/rdata_reg[1]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_nsec_1_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/nsec_1_read_reg_1431_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.546%)  route 0.188ns (59.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.560     0.901    design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X22Y5          FDRE                                         r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_nsec_1_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y5          FDRE (Prop_fdre_C_Q)         0.128     1.029 r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_nsec_1_i_reg[25]/Q
                         net (fo=3, routed)           0.188     1.216    design_1_i/axi_ascon_0/inst/nsec_1_i[25]
    SLICE_X21Y6          FDRE                                         r  design_1_i/axi_ascon_0/inst/nsec_1_read_reg_1431_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.830     1.200    design_1_i/axi_ascon_0/inst/ap_clk
    SLICE_X21Y6          FDRE                                         r  design_1_i/axi_ascon_0/inst/nsec_1_read_reg_1431_reg[25]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y6          FDRE (Hold_fdre_C_D)         0.013     1.179    design_1_i/axi_ascon_0/inst/nsec_1_read_reg_1431_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_ascon_0/inst/m_load_11_reg_1775_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_m_3_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.278%)  route 0.209ns (59.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.556     0.897    design_1_i/axi_ascon_0/inst/ap_clk
    SLICE_X22Y14         FDRE                                         r  design_1_i/axi_ascon_0/inst/m_load_11_reg_1775_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_ascon_0/inst/m_load_11_reg_1775_reg[1]/Q
                         net (fo=1, routed)           0.209     1.247    design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/m_3_o[1]
    SLICE_X21Y15         FDRE                                         r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_m_3_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.824     1.194    design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X21Y15         FDRE                                         r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_m_3_o_reg[1]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X21Y15         FDRE (Hold_fdre_C_D)         0.047     1.207    design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_m_3_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/q0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_177_12_fu_275/result_fu_42_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.781%)  route 0.219ns (51.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.547     0.888    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ap_clk
    SLICE_X24Y24         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/q0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/q0_reg[7]/Q
                         net (fo=1, routed)           0.219     1.271    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_177_12_fu_275/q0[7]
    SLICE_X20Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.316 r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_177_12_fu_275/result_fu_42[7]_i_3/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_177_12_fu_275/result_2_fu_163_p3[7]
    SLICE_X20Y22         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_177_12_fu_275/result_fu_42_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.817     1.187    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_177_12_fu_275/ap_clk
    SLICE_X20Y22         FDRE                                         r  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_177_12_fu_275/result_fu_42_reg[7]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X20Y22         FDRE (Hold_fdre_C_D)         0.121     1.274    design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_177_12_fu_275/result_fu_42_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_13/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.684%)  route 0.173ns (43.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.556     0.897    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X22Y60         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_13/Q
                         net (fo=1, routed)           0.173     1.198    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_13_n_0
    SLICE_X19Y60         LUT2 (Prop_lut2_I1_O)        0.099     1.297 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_gate/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_gate_n_0
    SLICE_X19Y60         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.828     1.198    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X19Y60         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X19Y60         FDRE (Hold_fdre_C_D)         0.091     1.255    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_nsec_2_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/nsec_2_read_reg_1436_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.473%)  route 0.177ns (54.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.560     0.901    design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X20Y6          FDRE                                         r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_nsec_2_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y6          FDRE (Prop_fdre_C_Q)         0.148     1.049 r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_nsec_2_i_reg[19]/Q
                         net (fo=3, routed)           0.177     1.226    design_1_i/axi_ascon_0/inst/nsec_2_i[19]
    SLICE_X23Y5          FDRE                                         r  design_1_i/axi_ascon_0/inst/nsec_2_read_reg_1436_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.828     1.198    design_1_i/axi_ascon_0/inst/ap_clk
    SLICE_X23Y5          FDRE                                         r  design_1_i/axi_ascon_0/inst/nsec_2_read_reg_1436_reg[19]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y5          FDRE (Hold_fdre_C_D)         0.018     1.182    design_1_i/axi_ascon_0/inst/nsec_2_read_reg_1436_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_ad_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/ad_2_read_reg_1416_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.345%)  route 0.217ns (60.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.555     0.896    design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X21Y16         FDRE                                         r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_ad_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_ad_2_reg[0]/Q
                         net (fo=3, routed)           0.217     1.254    design_1_i/axi_ascon_0/inst/ad_2[0]
    SLICE_X25Y16         FDRE                                         r  design_1_i/axi_ascon_0/inst/ad_2_read_reg_1416_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.821     1.191    design_1_i/axi_ascon_0/inst/ap_clk
    SLICE_X25Y16         FDRE                                         r  design_1_i/axi_ascon_0/inst/ad_2_read_reg_1416_reg[0]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X25Y16         FDRE (Hold_fdre_C_D)         0.046     1.203    design_1_i/axi_ascon_0/inst/ad_2_read_reg_1416_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.718%)  route 0.211ns (50.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.070 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1]/Q
                         net (fo=6, routed)           0.211     1.281    design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/s_axi_BUS_A_ARADDR[0]
    SLICE_X13Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.326 r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.326    design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/rdata[0]_i_1_n_4
    SLICE_X13Y48         FDRE                                         r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.835     1.205    design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_clk
    SLICE_X13Y48         FDRE                                         r  design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/rdata_reg[0]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.583     0.924    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.056     1.120    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X4Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.285     0.937    
    SLICE_X4Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   design_1_i/axi_ascon_0/inst/ad_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y4   design_1_i/axi_ascon_0/inst/c_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y4   design_1_i/axi_ascon_0/inst/c_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7   design_1_i/axi_ascon_0/inst/k_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   design_1_i/axi_ascon_0/inst/m_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   design_1_i/axi_ascon_0/inst/m_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y6   design_1_i/axi_ascon_0/inst/npub_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y3   design_1_i/axi_ascon_0/inst/nsec_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y3   design_1_i/axi_ascon_0/inst/nsec_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6   design_1_i/axi_ascon_0/inst/ad_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y24  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y24  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y24  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y24  design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/t_U/ram_reg_0_15_4_4/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_rxd
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.196ns  (logic 1.477ns (46.212%)  route 1.719ns (53.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  uart_rtl_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_rxd
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  uart_rtl_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.719     3.196    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X25Y59         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.483     2.675    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y59         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.536ns  (logic 0.124ns (4.889%)  route 2.412ns (95.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.412     2.412    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y25         LUT1 (Prop_lut1_I0_O)        0.124     2.536 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.536    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.559     2.751    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_rxd
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.245ns (23.695%)  route 0.788ns (76.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  uart_rtl_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_rxd
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  uart_rtl_rxd_IBUF_inst/O
                         net (fo=1, routed)           0.788     1.033    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X25Y59         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.826     1.196    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y59         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.045ns (4.196%)  route 1.027ns (95.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.027     1.027    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.072 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.072    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.845     1.215    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.235ns  (logic 4.003ns (64.197%)  route 2.232ns (35.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        1.658     2.966    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X25Y56         FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y56         FDSE (Prop_fdse_C_Q)         0.456     3.422 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.232     5.654    uart_rtl_txd_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.547     9.201 r  uart_rtl_txd_OBUF_inst/O
                         net (fo=0)                   0.000     9.201    uart_rtl_txd
    L14                                                               r  uart_rtl_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.388ns (67.670%)  route 0.663ns (32.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7735, routed)        0.558     0.899    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X25Y56         FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y56         FDSE (Prop_fdse_C_Q)         0.141     1.040 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.663     1.703    uart_rtl_txd_OBUF
    L14                  OBUF (Prop_obuf_I_O)         1.247     2.950 r  uart_rtl_txd_OBUF_inst/O
                         net (fo=0)                   0.000     2.950    uart_rtl_txd
    L14                                                               r  uart_rtl_txd (OUT)
  -------------------------------------------------------------------    -------------------





