{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1626227923375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1626227923390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 08:58:43 2021 " "Processing started: Wed Jul 14 08:58:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1626227923390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1626227923390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zadanie -c zadanie " "Command: quartus_map --read_settings_files=on --write_settings_files=off zadanie -c zadanie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1626227923390 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1626227923594 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "zadanie.v(42) " "Verilog HDL information at zadanie.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1626227923637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zadanie.v 1 1 " "Found 1 design units, including 1 entities, in source file zadanie.v" { { "Info" "ISGN_ENTITY_NAME" "1 zadanie " "Found entity 1: zadanie" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626227923639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626227923639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zadanie " "Elaborating entity \"zadanie\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1626227923660 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_frequency zadanie.v(30) " "Verilog HDL or VHDL warning at zadanie.v(30): object \"input_frequency\" assigned a value but never read" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1626227923692 "|zadanie"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segments zadanie.v(151) " "Verilog HDL Always Construct warning at zadanie.v(151): inferring latch(es) for variable \"segments\", which holds its previous value in one or more paths through the always construct" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1626227923692 "|zadanie"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[0\] zadanie.v(256) " "Inferred latch for \"segments\[0\]\" at zadanie.v(256)" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626227923692 "|zadanie"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[1\] zadanie.v(256) " "Inferred latch for \"segments\[1\]\" at zadanie.v(256)" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626227923692 "|zadanie"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[2\] zadanie.v(256) " "Inferred latch for \"segments\[2\]\" at zadanie.v(256)" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626227923692 "|zadanie"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[3\] zadanie.v(256) " "Inferred latch for \"segments\[3\]\" at zadanie.v(256)" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626227923692 "|zadanie"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[4\] zadanie.v(256) " "Inferred latch for \"segments\[4\]\" at zadanie.v(256)" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626227923692 "|zadanie"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[5\] zadanie.v(256) " "Inferred latch for \"segments\[5\]\" at zadanie.v(256)" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626227923692 "|zadanie"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[6\] zadanie.v(256) " "Inferred latch for \"segments\[6\]\" at zadanie.v(256)" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626227923692 "|zadanie"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[7\] zadanie.v(256) " "Inferred latch for \"segments\[7\]\" at zadanie.v(256)" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626227923692 "|zadanie"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segments\[1\]\$latch " "LATCH primitive \"segments\[1\]\$latch\" is permanently enabled" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 256 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1626227923901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segments\[2\]\$latch " "LATCH primitive \"segments\[2\]\$latch\" is permanently enabled" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 256 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1626227923901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segments\[3\]\$latch " "LATCH primitive \"segments\[3\]\$latch\" is permanently enabled" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 256 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1626227923901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segments\[4\]\$latch " "LATCH primitive \"segments\[4\]\$latch\" is permanently enabled" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 256 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1626227923901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segments\[5\]\$latch " "LATCH primitive \"segments\[5\]\$latch\" is permanently enabled" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 256 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1626227923901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segments\[6\]\$latch " "LATCH primitive \"segments\[6\]\$latch\" is permanently enabled" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 256 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1626227923901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segments\[7\]\$latch " "LATCH primitive \"segments\[7\]\$latch\" is permanently enabled" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 256 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1626227923901 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segments_bit\[6\] VCC " "Pin \"segments_bit\[6\]\" is stuck at VCC" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626227924226 "|zadanie|segments_bit[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_bit\[7\] VCC " "Pin \"segments_bit\[7\]\" is stuck at VCC" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626227924226 "|zadanie|segments_bit[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1626227924226 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1626227924335 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1626227924521 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/praktika/zadanie/output_files/zadanie.map.smsg " "Generated suppressed messages file D:/praktika/zadanie/output_files/zadanie.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1626227924551 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1626227924613 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626227924613 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_clk " "No output dependent on input pin \"input_clk\"" {  } { { "zadanie.v" "" { Text "D:/praktika/zadanie/zadanie.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626227924644 "|zadanie|input_clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1626227924644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "250 " "Implemented 250 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1626227924644 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1626227924644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1626227924644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1626227924644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1626227924644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 08:58:44 2021 " "Processing ended: Wed Jul 14 08:58:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1626227924644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1626227924644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1626227924644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1626227924644 ""}
