# Digital-electronics-1
## LABS
**Source code**

```vhdl
architecture dataflow of gates is
begin
f_o  <= ((not b_i) and a_i) or ((not c_i) and (not b_i));
fnand_o <==
--fand_o <= and b_i;
--fxor_o <= a_i xor b_i;

and architecture dataflow;
```
