

================================================================
== Vivado HLS Report for 'Loop_CACHE_LEN_proc2'
================================================================
* Date:           Tue Aug 18 10:31:26 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Final_Processing
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 11.10 ns | 6.581 ns |   1.39 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    63001|    63001| 0.699 ms | 0.699 ms |  63001|  63001|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_LEN   |    63000|    63000|        35|          -|          -|  1800|    no    |
        | + CACHE_BIT  |       32|       32|         2|          1|          1|    32|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    187|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     96|    -|
|Register         |        -|      -|      69|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      69|    283|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_135_p2                       |     +    |      0|  0|  13|          11|           1|
    |j_fu_147_p2                       |     +    |      0|  0|  15|           6|           1|
    |store_V_fu_165_p2                 |     +    |      0|  0|  39|           1|          32|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln63_fu_129_p2               |   icmp   |      0|  0|  13|          11|           9|
    |icmp_ln66_fu_141_p2               |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln70_fu_159_p2               |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln71_fu_153_p2               |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln70_fu_171_p3             |  select  |      0|  0|  32|           1|          32|
    |store_V_2_fu_185_p3               |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 187|          57|         126|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  27|          5|    1|          5|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |  15|          3|    1|          3|
    |buffer_V_WEN_A                      |   9|          2|    4|          8|
    |dilate_copy1_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |i_0_reg_93                          |   9|          2|   11|         22|
    |j_0_reg_118                         |   9|          2|    6|         12|
    |p_0_1_reg_105                       |   9|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  96|         20|   57|        118|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_93               |  11|   0|   11|          0|
    |i_reg_201                |  11|   0|   11|          0|
    |icmp_ln66_reg_206        |   1|   0|    1|          0|
    |icmp_ln71_reg_215        |   1|   0|    1|          0|
    |j_0_reg_118              |   6|   0|    6|          0|
    |p_0_1_reg_105            |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  69|   0|   69|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                |  in |    1| ap_ctrl_hs |     Loop_CACHE_LEN_proc2     | return value |
|ap_rst                                |  in |    1| ap_ctrl_hs |     Loop_CACHE_LEN_proc2     | return value |
|ap_start                              |  in |    1| ap_ctrl_hs |     Loop_CACHE_LEN_proc2     | return value |
|ap_done                               | out |    1| ap_ctrl_hs |     Loop_CACHE_LEN_proc2     | return value |
|ap_continue                           |  in |    1| ap_ctrl_hs |     Loop_CACHE_LEN_proc2     | return value |
|ap_idle                               | out |    1| ap_ctrl_hs |     Loop_CACHE_LEN_proc2     | return value |
|ap_ready                              | out |    1| ap_ctrl_hs |     Loop_CACHE_LEN_proc2     | return value |
|buffer_V_Addr_A                       | out |   32|    bram    |           buffer_V           |     array    |
|buffer_V_EN_A                         | out |    1|    bram    |           buffer_V           |     array    |
|buffer_V_WEN_A                        | out |    4|    bram    |           buffer_V           |     array    |
|buffer_V_Din_A                        | out |   32|    bram    |           buffer_V           |     array    |
|buffer_V_Dout_A                       |  in |   32|    bram    |           buffer_V           |     array    |
|dilate_copy1_data_stream_0_V_dout     |  in |    8|   ap_fifo  | dilate_copy1_data_stream_0_V |    pointer   |
|dilate_copy1_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | dilate_copy1_data_stream_0_V |    pointer   |
|dilate_copy1_data_stream_0_V_read     | out |    1|   ap_fifo  | dilate_copy1_data_stream_0_V |    pointer   |
+--------------------------------------+-----+-----+------------+------------------------------+--------------+

