// Seed: 1816150873
module module_0 (
    output id_0,
    input  id_1,
    output id_2,
    output id_3
);
  logic id_4;
  assign id_2 = id_4;
  type_6(
      1, id_2
  );
  always @(1 or posedge 1 == 1) begin
    if (1) begin
      id_3 = id_1;
    end else id_0 = 1;
  end
endmodule
