# RaveNOCVerilog
ravenoc project changed from System Verilog to Verilog to  be  simulated in Xilinx ISE
