

================================================================
== Vivado HLS Report for 'bottom'
================================================================
* Date:           Tue Jun 29 07:47:06 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        exch
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  34762875|  34762875| 0.348 sec | 0.348 sec |  34762875|  34762875|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+----------+----------+-----------+-----------+----------+----------+---------+
        |                 |       |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |     Instance    | Module|    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +-----------------+-------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_SBM_fu_74    |SBM    |  33974613|  33974613| 0.340 sec | 0.340 sec |  33974613|  33974613|   none  |
        |grp_sd_fu_85     |sd     |    656393|    656393|  6.564 ms |  6.564 ms |    656393|    656393|   none  |
        |grp_init4_fu_91  |init4  |    131847|    131847|  1.318 ms |  1.318 ms |    131847|    131847|   none  |
        +-----------------+-------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        -|        -|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        3|     32|     4102|     7454|    0|
|Memory               |      119|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      377|    -|
|Register             |        -|      -|      346|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |      122|     32|     4448|     7831|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        9|      1|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        3|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |grp_SBM_fu_74             |SBM                   |        3|     16|  1821|  2780|    0|
    |exch_ddiv_64ns_64qcK_U63  |exch_ddiv_64ns_64qcK  |        0|      0|   973|  3177|    0|
    |exch_dmul_64ns_64kbM_U62  |exch_dmul_64ns_64kbM  |        0|      8|   256|   106|    0|
    |exch_fmul_32ns_32cud_U59  |exch_fmul_32ns_32cud  |        0|      3|   128|    77|    0|
    |exch_fpext_32ns_6eOg_U61  |exch_fpext_32ns_6eOg  |        0|      0|     0|    18|    0|
    |exch_fptrunc_64nsdEe_U60  |exch_fptrunc_64nsdEe  |        0|      0|     0|    28|    0|
    |grp_init4_fu_91           |init4                 |        0|      0|   147|   173|    0|
    |grp_sd_fu_85              |sd                    |        0|      5|   777|  1095|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        3|     32|  4102|  7454|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |blocks_0_J_sub_U  |bottom_blocks_0_Jmb6  |      116|  0|   0|    0|  65536|   32|     1|      2097152|
    |blocks_0_h_sub_U  |step_Delta_P          |        1|  0|   0|    0|    256|   32|     1|         8192|
    |blocks_0_x_sub_U  |step_Delta_P          |        1|  0|   0|    0|    256|   32|     1|         8192|
    |blocks_0_p_sub_U  |step_Delta_P          |        1|  0|   0|    0|    256|   32|     1|         8192|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total             |                      |      119|  0|   0|    0|  66304|  128|     4|      2121728|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |J_address0               |   15|          3|   16|         48|
    |J_ce0                    |   15|          3|    1|          3|
    |ap_NS_fsm                |  113|         24|    1|         24|
    |blocks_0_J_sub_address0  |   15|          3|   16|         48|
    |blocks_0_J_sub_ce0       |   15|          3|    1|          3|
    |blocks_0_J_sub_we0       |    9|          2|    1|          2|
    |blocks_0_h_sub_address0  |   15|          3|    8|         24|
    |blocks_0_h_sub_ce0       |   15|          3|    1|          3|
    |blocks_0_h_sub_we0       |    9|          2|    1|          2|
    |blocks_0_p_sub_address0  |   15|          3|    8|         24|
    |blocks_0_p_sub_ce0       |   15|          3|    1|          3|
    |blocks_0_p_sub_d0        |   15|          3|   32|         96|
    |blocks_0_p_sub_we0       |   15|          3|    1|          3|
    |blocks_0_x_sub_address0  |   15|          3|    8|         24|
    |blocks_0_x_sub_ce0       |   15|          3|    1|          3|
    |blocks_0_x_sub_d0        |   15|          3|   32|         96|
    |blocks_0_x_sub_we0       |   15|          3|    1|          3|
    |m_axi_p_init_ARVALID     |    9|          2|    1|          2|
    |m_axi_p_init_RREADY      |    9|          2|    1|          2|
    |m_axi_x_init_ARVALID     |    9|          2|    1|          2|
    |m_axi_x_init_RREADY      |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  377|         78|  134|        417|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |Delta_t_times_gamma0_reg_158  |  32|   0|   32|          0|
    |ap_CS_fsm                     |  23|   0|   23|          0|
    |blocks_0_Delta_t_ti_reg_173   |  32|   0|   32|          0|
    |gamma0_reg_153                |  32|   0|   32|          0|
    |grp_SBM_fu_74_ap_start_reg    |   1|   0|    1|          0|
    |grp_init4_fu_91_ap_start_reg  |   1|   0|    1|          0|
    |grp_sd_fu_85_ap_start_reg     |   1|   0|    1|          0|
    |std_of_J_reg_133              |  32|   0|   32|          0|
    |tmp_2_reg_143                 |  64|   0|   64|          0|
    |tmp_3_reg_148                 |  64|   0|   64|          0|
    |tmp_reg_138                   |  64|   0|   64|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 346|   0|  346|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     bottom    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     bottom    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     bottom    | return value |
|ap_done                | out |    1| ap_ctrl_hs |     bottom    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     bottom    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     bottom    | return value |
|J_address0             | out |   16|  ap_memory |       J       |     array    |
|J_ce0                  | out |    1|  ap_memory |       J       |     array    |
|J_q0                   |  in |   32|  ap_memory |       J       |     array    |
|h_address0             | out |    8|  ap_memory |       h       |     array    |
|h_ce0                  | out |    1|  ap_memory |       h       |     array    |
|h_q0                   |  in |   32|  ap_memory |       h       |     array    |
|m_axi_x_init_AWVALID   | out |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_AWREADY   |  in |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_AWADDR    | out |   32|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_AWID      | out |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_AWLEN     | out |   32|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_AWSIZE    | out |    3|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_AWBURST   | out |    2|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_AWLOCK    | out |    2|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_AWCACHE   | out |    4|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_AWPROT    | out |    3|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_AWQOS     | out |    4|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_AWREGION  | out |    4|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_AWUSER    | out |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_WVALID    | out |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_WREADY    |  in |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_WDATA     | out |   32|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_WSTRB     | out |    4|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_WLAST     | out |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_WID       | out |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_WUSER     | out |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_ARVALID   | out |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_ARREADY   |  in |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_ARADDR    | out |   32|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_ARID      | out |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_ARLEN     | out |   32|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_ARSIZE    | out |    3|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_ARBURST   | out |    2|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_ARLOCK    | out |    2|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_ARCACHE   | out |    4|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_ARPROT    | out |    3|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_ARQOS     | out |    4|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_ARREGION  | out |    4|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_ARUSER    | out |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_RVALID    |  in |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_RREADY    | out |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_RDATA     |  in |   32|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_RLAST     |  in |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_RID       |  in |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_RUSER     |  in |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_RRESP     |  in |    2|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_BVALID    |  in |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_BREADY    | out |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_BRESP     |  in |    2|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_BID       |  in |    1|    m_axi   |     x_init    |    pointer   |
|m_axi_x_init_BUSER     |  in |    1|    m_axi   |     x_init    |    pointer   |
|x_init_offset          |  in |   30|   ap_none  | x_init_offset |    scalar    |
|m_axi_p_init_AWVALID   | out |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_AWREADY   |  in |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_AWADDR    | out |   32|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_AWID      | out |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_AWLEN     | out |   32|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_AWSIZE    | out |    3|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_AWBURST   | out |    2|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_AWLOCK    | out |    2|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_AWCACHE   | out |    4|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_AWPROT    | out |    3|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_AWQOS     | out |    4|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_AWREGION  | out |    4|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_AWUSER    | out |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_WVALID    | out |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_WREADY    |  in |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_WDATA     | out |   32|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_WSTRB     | out |    4|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_WLAST     | out |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_WID       | out |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_WUSER     | out |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_ARVALID   | out |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_ARREADY   |  in |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_ARADDR    | out |   32|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_ARID      | out |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_ARLEN     | out |   32|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_ARSIZE    | out |    3|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_ARBURST   | out |    2|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_ARLOCK    | out |    2|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_ARCACHE   | out |    4|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_ARPROT    | out |    3|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_ARQOS     | out |    4|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_ARREGION  | out |    4|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_ARUSER    | out |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_RVALID    |  in |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_RREADY    | out |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_RDATA     |  in |   32|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_RLAST     |  in |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_RID       |  in |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_RUSER     |  in |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_RRESP     |  in |    2|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_BVALID    |  in |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_BREADY    | out |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_BRESP     |  in |    2|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_BID       |  in |    1|    m_axi   |     p_init    |    pointer   |
|m_axi_p_init_BUSER     |  in |    1|    m_axi   |     p_init    |    pointer   |
|p_init_offset          |  in |   30|   ap_none  | p_init_offset |    scalar    |
|spin_address0          | out |    8|  ap_memory |      spin     |     array    |
|spin_ce0               | out |    1|  ap_memory |      spin     |     array    |
|spin_we0               | out |    1|  ap_memory |      spin     |     array    |
|spin_d0                | out |    1|  ap_memory |      spin     |     array    |
+-----------------------+-----+-----+------------+---------------+--------------+

