Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Thu Apr  8 14:22:31 2021
| Host         : ChinskiBratPatrzy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_example_timing_summary_routed.rpt -warn_on_violation -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[10]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[11]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[12]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[13]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[14]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[15]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[16]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[17]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[18]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[19]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[20]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[21]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[22]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[23]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[24]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[25]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[26]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[27]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[28]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[29]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[3]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[4]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[5]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[6]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[7]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[8]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/freq_div_reg[9]/Q (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/state_reg[0]/Q (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_draw_rect_ctl/xpos_tmp_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.242        0.000                      0                 1038        0.093        0.000                      0                 1038        3.000        0.000                       0                   563  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk                        {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_generator  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_generator   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_generator   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk100MHz_clk_generator        4.465        0.000                      0                  433        0.122        0.000                      0                  433        4.500        0.000                       0                   234  
  clk40MHz_clk_generator         6.589        0.000                      0                  540        0.093        0.000                      0                  540       11.520        0.000                       0                   325  
  clkfbout_clk_generator                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk40MHz_clk_generator   clk100MHz_clk_generator        0.242        0.000                      0                   19        2.309        0.000                      0                   19  
clk100MHz_clk_generator  clk40MHz_clk_generator         2.134        0.000                      0                   24        0.172        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk40MHz_clk_generator   clk100MHz_clk_generator        0.260        0.000                      0                   37        2.470        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 2.605ns (47.202%)  route 2.914ns (52.798%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.788    -0.724    my_MouseCtl/clk100MHz
    SLICE_X5Y124         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.456    -0.268 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.090     0.823    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X4Y122         LUT3 (Prop_lut3_I1_O)        0.124     0.947 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     0.947    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.497 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.497    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.611    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.850 r  my_MouseCtl/x_pos_reg[11]_i_3/O[2]
                         net (fo=2, routed)           1.088     2.937    my_MouseCtl/plusOp6[10]
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.302     3.239 r  my_MouseCtl/x_pos[11]_i_5/O
                         net (fo=1, routed)           0.000     3.239    my_MouseCtl/x_pos[11]_i_5_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.730 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.736     4.466    my_MouseCtl/gtOp
    SLICE_X6Y122         LUT5 (Prop_lut5_I3_O)        0.329     4.795 r  my_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     4.795    my_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X6Y122         FDRE                                         r  my_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.668     8.673    my_MouseCtl/clk100MHz
    SLICE_X6Y122         FDRE                                         r  my_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.585     9.257    
                         clock uncertainty           -0.074     9.183    
    SLICE_X6Y122         FDRE (Setup_fdre_C_D)        0.077     9.260    my_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 my_MouseCtl/periodic_check_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 1.468ns (27.462%)  route 3.878ns (72.538%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.795    -0.717    my_MouseCtl/clk100MHz
    SLICE_X4Y129         FDRE                                         r  my_MouseCtl/periodic_check_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456    -0.261 r  my_MouseCtl/periodic_check_cnt_reg[7]/Q
                         net (fo=2, routed)           0.823     0.562    my_MouseCtl/periodic_check_cnt_reg_n_0_[7]
    SLICE_X4Y130         LUT4 (Prop_lut4_I1_O)        0.124     0.686 r  my_MouseCtl/periodic_check_cnt[25]_i_6/O
                         net (fo=1, routed)           1.020     1.707    my_MouseCtl/periodic_check_cnt[25]_i_6_n_0
    SLICE_X4Y131         LUT6 (Prop_lut6_I2_O)        0.124     1.831 r  my_MouseCtl/periodic_check_cnt[25]_i_2/O
                         net (fo=36, routed)          0.769     2.600    my_MouseCtl/Inst_Ps2Interface/periodic_check_cnt_reg[15]
    SLICE_X11Y128        LUT6 (Prop_lut6_I1_O)        0.124     2.724 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_11/O
                         net (fo=1, routed)           0.000     2.724    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_11_n_0
    SLICE_X11Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     2.941 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]_i_8/O
                         net (fo=1, routed)           0.601     3.542    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]_i_8_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I5_O)        0.299     3.841 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_4/O
                         net (fo=1, routed)           0.664     4.505    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_4_n_0
    SLICE_X5Y126         LUT6 (Prop_lut6_I5_O)        0.124     4.629 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_1/O
                         net (fo=1, routed)           0.000     4.629    my_MouseCtl/Inst_Ps2Interface_n_21
    SLICE_X5Y126         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667     8.672    my_MouseCtl/clk100MHz
    SLICE_X5Y126         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.585     9.256    
                         clock uncertainty           -0.074     9.182    
    SLICE_X5Y126         FDCE (Setup_fdce_C_D)        0.032     9.214    my_MouseCtl/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                          -4.629    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 2.605ns (48.703%)  route 2.744ns (51.297%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.788    -0.724    my_MouseCtl/clk100MHz
    SLICE_X5Y124         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.456    -0.268 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.090     0.823    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X4Y122         LUT3 (Prop_lut3_I1_O)        0.124     0.947 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     0.947    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.497 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.497    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.611    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.850 r  my_MouseCtl/x_pos_reg[11]_i_3/O[2]
                         net (fo=2, routed)           1.088     2.937    my_MouseCtl/plusOp6[10]
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.302     3.239 r  my_MouseCtl/x_pos[11]_i_5/O
                         net (fo=1, routed)           0.000     3.239    my_MouseCtl/x_pos[11]_i_5_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.730 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.566     4.296    my_MouseCtl/gtOp
    SLICE_X4Y121         LUT5 (Prop_lut5_I3_O)        0.329     4.625 r  my_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     4.625    my_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X4Y121         FDRE                                         r  my_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.670     8.675    my_MouseCtl/clk100MHz
    SLICE_X4Y121         FDRE                                         r  my_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.585     9.259    
                         clock uncertainty           -0.074     9.185    
    SLICE_X4Y121         FDRE (Setup_fdre_C_D)        0.031     9.216    my_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.605ns (48.765%)  route 2.737ns (51.235%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.788    -0.724    my_MouseCtl/clk100MHz
    SLICE_X5Y124         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.456    -0.268 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.090     0.823    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X4Y122         LUT3 (Prop_lut3_I1_O)        0.124     0.947 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     0.947    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.497 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.497    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.611    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.850 r  my_MouseCtl/x_pos_reg[11]_i_3/O[2]
                         net (fo=2, routed)           1.088     2.937    my_MouseCtl/plusOp6[10]
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.302     3.239 r  my_MouseCtl/x_pos[11]_i_5/O
                         net (fo=1, routed)           0.000     3.239    my_MouseCtl/x_pos[11]_i_5_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.730 f  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.559     4.289    my_MouseCtl/gtOp
    SLICE_X4Y121         LUT3 (Prop_lut3_I0_O)        0.329     4.618 r  my_MouseCtl/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000     4.618    my_MouseCtl/x_pos[11]_i_1_n_0
    SLICE_X4Y121         FDRE                                         r  my_MouseCtl/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.670     8.675    my_MouseCtl/clk100MHz
    SLICE_X4Y121         FDRE                                         r  my_MouseCtl/x_pos_reg[11]/C
                         clock pessimism              0.585     9.259    
                         clock uncertainty           -0.074     9.185    
    SLICE_X4Y121         FDRE (Setup_fdre_C_D)        0.032     9.217    my_MouseCtl/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          9.217    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 2.605ns (48.512%)  route 2.765ns (51.488%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.788    -0.724    my_MouseCtl/clk100MHz
    SLICE_X5Y124         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.456    -0.268 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.090     0.823    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X4Y122         LUT3 (Prop_lut3_I1_O)        0.124     0.947 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     0.947    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.497 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.497    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.611    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.850 r  my_MouseCtl/x_pos_reg[11]_i_3/O[2]
                         net (fo=2, routed)           1.088     2.937    my_MouseCtl/plusOp6[10]
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.302     3.239 r  my_MouseCtl/x_pos[11]_i_5/O
                         net (fo=1, routed)           0.000     3.239    my_MouseCtl/x_pos[11]_i_5_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.730 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.587     4.317    my_MouseCtl/gtOp
    SLICE_X6Y122         LUT5 (Prop_lut5_I3_O)        0.329     4.646 r  my_MouseCtl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     4.646    my_MouseCtl/x_pos[7]_i_1_n_0
    SLICE_X6Y122         FDRE                                         r  my_MouseCtl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.668     8.673    my_MouseCtl/clk100MHz
    SLICE_X6Y122         FDRE                                         r  my_MouseCtl/x_pos_reg[7]/C
                         clock pessimism              0.585     9.257    
                         clock uncertainty           -0.074     9.183    
    SLICE_X6Y122         FDRE (Setup_fdre_C_D)        0.079     9.262    my_MouseCtl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 2.605ns (48.602%)  route 2.755ns (51.398%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.788    -0.724    my_MouseCtl/clk100MHz
    SLICE_X5Y124         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.456    -0.268 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.090     0.823    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X4Y122         LUT3 (Prop_lut3_I1_O)        0.124     0.947 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     0.947    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.497 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.497    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.611    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.850 r  my_MouseCtl/x_pos_reg[11]_i_3/O[2]
                         net (fo=2, routed)           1.088     2.937    my_MouseCtl/plusOp6[10]
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.302     3.239 r  my_MouseCtl/x_pos[11]_i_5/O
                         net (fo=1, routed)           0.000     3.239    my_MouseCtl/x_pos[11]_i_5_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.730 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.577     4.307    my_MouseCtl/gtOp
    SLICE_X6Y122         LUT5 (Prop_lut5_I3_O)        0.329     4.636 r  my_MouseCtl/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000     4.636    my_MouseCtl/x_pos[6]_i_1_n_0
    SLICE_X6Y122         FDRE                                         r  my_MouseCtl/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.668     8.673    my_MouseCtl/clk100MHz
    SLICE_X6Y122         FDRE                                         r  my_MouseCtl/x_pos_reg[6]/C
                         clock pessimism              0.585     9.257    
                         clock uncertainty           -0.074     9.183    
    SLICE_X6Y122         FDRE (Setup_fdre_C_D)        0.079     9.262    my_MouseCtl/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 2.605ns (48.965%)  route 2.715ns (51.035%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.788    -0.724    my_MouseCtl/clk100MHz
    SLICE_X5Y124         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.456    -0.268 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.090     0.823    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X4Y122         LUT3 (Prop_lut3_I1_O)        0.124     0.947 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     0.947    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.497 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.497    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.611    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.850 r  my_MouseCtl/x_pos_reg[11]_i_3/O[2]
                         net (fo=2, routed)           1.088     2.937    my_MouseCtl/plusOp6[10]
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.302     3.239 r  my_MouseCtl/x_pos[11]_i_5/O
                         net (fo=1, routed)           0.000     3.239    my_MouseCtl/x_pos[11]_i_5_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.730 f  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.537     4.268    my_MouseCtl/gtOp
    SLICE_X6Y123         LUT5 (Prop_lut5_I4_O)        0.329     4.597 r  my_MouseCtl/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000     4.597    my_MouseCtl/x_pos[9]_i_1_n_0
    SLICE_X6Y123         FDRE                                         r  my_MouseCtl/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667     8.672    my_MouseCtl/clk100MHz
    SLICE_X6Y123         FDRE                                         r  my_MouseCtl/x_pos_reg[9]/C
                         clock pessimism              0.585     9.256    
                         clock uncertainty           -0.074     9.182    
    SLICE_X6Y123         FDRE (Setup_fdre_C_D)        0.079     9.261    my_MouseCtl/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.605ns (49.020%)  route 2.709ns (50.980%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.788    -0.724    my_MouseCtl/clk100MHz
    SLICE_X5Y124         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.456    -0.268 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.090     0.823    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X4Y122         LUT3 (Prop_lut3_I1_O)        0.124     0.947 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     0.947    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.497 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.497    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.611    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.850 r  my_MouseCtl/x_pos_reg[11]_i_3/O[2]
                         net (fo=2, routed)           1.088     2.937    my_MouseCtl/plusOp6[10]
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.302     3.239 r  my_MouseCtl/x_pos[11]_i_5/O
                         net (fo=1, routed)           0.000     3.239    my_MouseCtl/x_pos[11]_i_5_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.730 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.531     4.262    my_MouseCtl/gtOp
    SLICE_X6Y123         LUT5 (Prop_lut5_I3_O)        0.329     4.591 r  my_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     4.591    my_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X6Y123         FDRE                                         r  my_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667     8.672    my_MouseCtl/clk100MHz
    SLICE_X6Y123         FDRE                                         r  my_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.585     9.256    
                         clock uncertainty           -0.074     9.182    
    SLICE_X6Y123         FDRE (Setup_fdre_C_D)        0.077     9.259    my_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 2.605ns (49.057%)  route 2.705ns (50.943%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.788    -0.724    my_MouseCtl/clk100MHz
    SLICE_X5Y124         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.456    -0.268 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.090     0.823    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X4Y122         LUT3 (Prop_lut3_I1_O)        0.124     0.947 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     0.947    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.497 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.497    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.611    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.850 r  my_MouseCtl/x_pos_reg[11]_i_3/O[2]
                         net (fo=2, routed)           1.088     2.937    my_MouseCtl/plusOp6[10]
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.302     3.239 r  my_MouseCtl/x_pos[11]_i_5/O
                         net (fo=1, routed)           0.000     3.239    my_MouseCtl/x_pos[11]_i_5_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.730 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.527     4.258    my_MouseCtl/gtOp
    SLICE_X6Y123         LUT5 (Prop_lut5_I3_O)        0.329     4.587 r  my_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     4.587    my_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X6Y123         FDRE                                         r  my_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667     8.672    my_MouseCtl/clk100MHz
    SLICE_X6Y123         FDRE                                         r  my_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.585     9.256    
                         clock uncertainty           -0.074     9.182    
    SLICE_X6Y123         FDRE (Setup_fdre_C_D)        0.079     9.261    my_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -4.587    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.605ns (49.048%)  route 2.706ns (50.952%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.788    -0.724    my_MouseCtl/clk100MHz
    SLICE_X5Y124         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.456    -0.268 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.090     0.823    my_MouseCtl/x_overflow_reg_n_0
    SLICE_X4Y122         LUT3 (Prop_lut3_I1_O)        0.124     0.947 r  my_MouseCtl/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     0.947    my_MouseCtl/x_pos[3]_i_10_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.497 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.497    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.611 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.611    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.850 r  my_MouseCtl/x_pos_reg[11]_i_3/O[2]
                         net (fo=2, routed)           1.088     2.937    my_MouseCtl/plusOp6[10]
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.302     3.239 r  my_MouseCtl/x_pos[11]_i_5/O
                         net (fo=1, routed)           0.000     3.239    my_MouseCtl/x_pos[11]_i_5_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.730 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.528     4.259    my_MouseCtl/gtOp
    SLICE_X6Y123         LUT5 (Prop_lut5_I3_O)        0.329     4.588 r  my_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     4.588    my_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X6Y123         FDRE                                         r  my_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667     8.672    my_MouseCtl/clk100MHz
    SLICE_X6Y123         FDRE                                         r  my_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.585     9.256    
                         clock uncertainty           -0.074     9.182    
    SLICE_X6Y123         FDRE (Setup_fdre_C_D)        0.081     9.263    my_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  4.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y46         FDCE                                         r  my_clk_generator/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  my_clk_generator/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    my_clk_generator/seq_reg1[0]
    SLICE_X35Y46         FDCE                                         r  my_clk_generator/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y46         FDCE                                         r  my_clk_generator/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.075    -0.960    my_clk_generator/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.671    -0.510    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y136         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.089    -0.280    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg__0[0]
    SLICE_X2Y136         LUT6 (Prop_lut6_I2_O)        0.045    -0.235 r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    my_MouseCtl/Inst_Ps2Interface/plusOp__1[5]
    SLICE_X2Y136         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.945    -0.744    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X2Y136         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism              0.247    -0.497    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.120    -0.377    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.664    -0.517    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X7Y127         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  my_MouseCtl/Inst_Ps2Interface/frame_reg[6]/Q
                         net (fo=3, routed)           0.099    -0.277    my_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[5]
    SLICE_X6Y127         LUT5 (Prop_lut5_I0_O)        0.045    -0.232 r  my_MouseCtl/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.232    my_MouseCtl/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X6Y127         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.935    -0.754    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X6Y127         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism              0.250    -0.504    
    SLICE_X6Y127         FDRE (Hold_fdre_C_D)         0.120    -0.384    my_MouseCtl/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_MouseCtl/y_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/ypos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/clk100MHz
    SLICE_X3Y122         FDRE                                         r  my_MouseCtl/y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_MouseCtl/y_pos_reg[7]/Q
                         net (fo=5, routed)           0.125    -0.250    my_MouseCtl/y_pos[7]
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/ypos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.938    -0.751    my_MouseCtl/clk100MHz
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/ypos_reg[7]/C
                         clock pessimism              0.249    -0.502    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.078    -0.424    my_MouseCtl/ypos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_MouseCtl/y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/ypos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/clk100MHz
    SLICE_X3Y122         FDRE                                         r  my_MouseCtl/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_MouseCtl/y_pos_reg[4]/Q
                         net (fo=5, routed)           0.124    -0.251    my_MouseCtl/y_pos[4]
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/ypos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.938    -0.751    my_MouseCtl/clk100MHz
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/ypos_reg[4]/C
                         clock pessimism              0.249    -0.502    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.071    -0.431    my_MouseCtl/ypos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y46         FDCE                                         r  my_clk_generator/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  my_clk_generator/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    my_clk_generator/seq_reg1[6]
    SLICE_X35Y46         FDCE                                         r  my_clk_generator/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y46         FDCE                                         r  my_clk_generator/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.041    my_clk_generator/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.666    -0.515    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X2Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  my_MouseCtl/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=2, routed)           0.075    -0.292    my_MouseCtl/Inst_Ps2Interface/data_inter
    SLICE_X2Y120         LUT4 (Prop_lut4_I0_O)        0.098    -0.194 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000    -0.194    my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X2Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.939    -0.750    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X2Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                         clock pessimism              0.235    -0.515    
    SLICE_X2Y120         FDRE (Hold_fdre_C_D)         0.120    -0.395    my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 my_MouseCtl/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.491%)  route 0.168ns (47.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/clk100MHz
    SLICE_X1Y127         FDRE                                         r  my_MouseCtl/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_MouseCtl/tx_data_reg[6]/Q
                         net (fo=2, routed)           0.168    -0.207    my_MouseCtl/Inst_Ps2Interface/tx_data_reg[7][6]
    SLICE_X6Y127         LUT5 (Prop_lut5_I3_O)        0.045    -0.162 r  my_MouseCtl/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.162    my_MouseCtl/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X6Y127         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.935    -0.754    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X6Y127         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism              0.270    -0.484    
    SLICE_X6Y127         FDRE (Hold_fdre_C_D)         0.121    -0.363    my_MouseCtl/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  my_MouseCtl/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=2, routed)           0.069    -0.319    my_MouseCtl/Inst_Ps2Interface/clk_inter
    SLICE_X3Y121         LUT4 (Prop_lut4_I0_O)        0.099    -0.220 r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000    -0.220    my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.938    -0.751    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism              0.235    -0.516    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.091    -0.425    my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 my_MouseCtl/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/xpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.520%)  route 0.150ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.664    -0.517    my_MouseCtl/clk100MHz
    SLICE_X4Y121         FDRE                                         r  my_MouseCtl/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  my_MouseCtl/x_pos_reg[1]/Q
                         net (fo=5, routed)           0.150    -0.226    my_MouseCtl/x_pos[1]
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/xpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.938    -0.751    my_MouseCtl/clk100MHz
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/xpos_reg[1]/C
                         clock pessimism              0.270    -0.481    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.047    -0.434    my_MouseCtl/xpos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    my_clk_generator/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      my_clk_generator/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y125     my_MouseCtl/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y125     my_MouseCtl/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y125     my_MouseCtl/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y126     my_MouseCtl/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y126     my_MouseCtl/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y128     my_MouseCtl/FSM_sequential_state_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y127     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y128     my_MouseCtl/FSM_sequential_state_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y127     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y127     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y127     my_MouseCtl/Inst_Ps2Interface/bit_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y127     my_MouseCtl/Inst_Ps2Interface/bit_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y127     my_MouseCtl/Inst_Ps2Interface/bit_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y127     my_MouseCtl/Inst_Ps2Interface/bit_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y121     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y121     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y121     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y125     my_MouseCtl/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y125     my_MouseCtl/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y132     my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y132     my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y132     my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y132     my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y132     my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y132     my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y132     my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y125     my_MouseCtl/Inst_Ps2Interface/err_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        6.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_position_memory/xpos_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        5.198ns  (logic 0.459ns (8.831%)  route 4.739ns (91.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 23.606 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 11.778 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    11.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    12.237 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         4.739    16.976    my_position_memory/reset_out_reg
    SLICE_X14Y122        FDRE                                         r  my_position_memory/xpos_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.601    23.606    my_position_memory/pixel_clk
    SLICE_X14Y122        FDRE                                         r  my_position_memory/xpos_out_reg[10]/C
                         clock pessimism              0.571    24.176    
                         clock uncertainty           -0.087    24.089    
    SLICE_X14Y122        FDRE (Setup_fdre_C_R)       -0.524    23.565    my_position_memory/xpos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.565    
                         arrival time                         -16.976    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_position_memory/xpos_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        5.198ns  (logic 0.459ns (8.831%)  route 4.739ns (91.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 23.606 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 11.778 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    11.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    12.237 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         4.739    16.976    my_position_memory/reset_out_reg
    SLICE_X14Y122        FDRE                                         r  my_position_memory/xpos_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.601    23.606    my_position_memory/pixel_clk
    SLICE_X14Y122        FDRE                                         r  my_position_memory/xpos_out_reg[9]/C
                         clock pessimism              0.571    24.176    
                         clock uncertainty           -0.087    24.089    
    SLICE_X14Y122        FDRE (Setup_fdre_C_R)       -0.524    23.565    my_position_memory/xpos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.565    
                         arrival time                         -16.976    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/horizontal_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.886ns  (logic 0.459ns (9.394%)  route 4.427ns (90.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 11.778 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    11.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    12.237 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         4.427    16.665    my_timing/reset_out_reg
    SLICE_X19Y106        FDRE                                         r  my_timing/horizontal_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.614    23.619    my_timing/pixel_clk
    SLICE_X19Y106        FDRE                                         r  my_timing/horizontal_counter_reg[10]/C
                         clock pessimism              0.571    24.189    
                         clock uncertainty           -0.087    24.102    
    SLICE_X19Y106        FDRE (Setup_fdre_C_R)       -0.429    23.673    my_timing/horizontal_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         23.673    
                         arrival time                         -16.665    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/horizontal_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.886ns  (logic 0.459ns (9.394%)  route 4.427ns (90.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 11.778 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    11.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    12.237 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         4.427    16.665    my_timing/reset_out_reg
    SLICE_X19Y106        FDRE                                         r  my_timing/horizontal_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.614    23.619    my_timing/pixel_clk
    SLICE_X19Y106        FDRE                                         r  my_timing/horizontal_counter_reg[6]/C
                         clock pessimism              0.571    24.189    
                         clock uncertainty           -0.087    24.102    
    SLICE_X19Y106        FDRE (Setup_fdre_C_R)       -0.429    23.673    my_timing/horizontal_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         23.673    
                         arrival time                         -16.665    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/horizontal_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.879ns  (logic 0.459ns (9.408%)  route 4.420ns (90.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 11.778 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    11.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    12.237 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         4.420    16.657    my_timing/reset_out_reg
    SLICE_X19Y104        FDRE                                         r  my_timing/horizontal_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.614    23.619    my_timing/pixel_clk
    SLICE_X19Y104        FDRE                                         r  my_timing/horizontal_counter_reg[0]/C
                         clock pessimism              0.571    24.189    
                         clock uncertainty           -0.087    24.102    
    SLICE_X19Y104        FDRE (Setup_fdre_C_R)       -0.429    23.673    my_timing/horizontal_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         23.673    
                         arrival time                         -16.657    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/horizontal_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.879ns  (logic 0.459ns (9.408%)  route 4.420ns (90.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 11.778 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    11.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    12.237 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         4.420    16.657    my_timing/reset_out_reg
    SLICE_X19Y104        FDRE                                         r  my_timing/horizontal_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.614    23.619    my_timing/pixel_clk
    SLICE_X19Y104        FDRE                                         r  my_timing/horizontal_counter_reg[1]/C
                         clock pessimism              0.571    24.189    
                         clock uncertainty           -0.087    24.102    
    SLICE_X19Y104        FDRE (Setup_fdre_C_R)       -0.429    23.673    my_timing/horizontal_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         23.673    
                         arrival time                         -16.657    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/horizontal_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.879ns  (logic 0.459ns (9.408%)  route 4.420ns (90.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 11.778 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    11.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    12.237 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         4.420    16.657    my_timing/reset_out_reg
    SLICE_X19Y104        FDRE                                         r  my_timing/horizontal_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.614    23.619    my_timing/pixel_clk
    SLICE_X19Y104        FDRE                                         r  my_timing/horizontal_counter_reg[3]/C
                         clock pessimism              0.571    24.189    
                         clock uncertainty           -0.087    24.102    
    SLICE_X19Y104        FDRE (Setup_fdre_C_R)       -0.429    23.673    my_timing/horizontal_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         23.673    
                         arrival time                         -16.657    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/horizontal_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.879ns  (logic 0.459ns (9.408%)  route 4.420ns (90.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 11.778 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    11.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    12.237 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         4.420    16.657    my_timing/reset_out_reg
    SLICE_X19Y104        FDRE                                         r  my_timing/horizontal_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.614    23.619    my_timing/pixel_clk
    SLICE_X19Y104        FDRE                                         r  my_timing/horizontal_counter_reg[4]/C
                         clock pessimism              0.571    24.189    
                         clock uncertainty           -0.087    24.102    
    SLICE_X19Y104        FDRE (Setup_fdre_C_R)       -0.429    23.673    my_timing/horizontal_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         23.673    
                         arrival time                         -16.657    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/horizontal_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.879ns  (logic 0.459ns (9.408%)  route 4.420ns (90.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 11.778 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    11.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    12.237 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         4.420    16.657    my_timing/reset_out_reg
    SLICE_X19Y104        FDRE                                         r  my_timing/horizontal_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.614    23.619    my_timing/pixel_clk
    SLICE_X19Y104        FDRE                                         r  my_timing/horizontal_counter_reg[5]/C
                         clock pessimism              0.571    24.189    
                         clock uncertainty           -0.087    24.102    
    SLICE_X19Y104        FDRE (Setup_fdre_C_R)       -0.429    23.673    my_timing/horizontal_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         23.673    
                         arrival time                         -16.657    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/horizontal_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.879ns  (logic 0.459ns (9.408%)  route 4.420ns (90.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 11.778 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    11.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    12.237 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         4.420    16.657    my_timing/reset_out_reg
    SLICE_X19Y104        FDRE                                         r  my_timing/horizontal_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.614    23.619    my_timing/pixel_clk
    SLICE_X19Y104        FDRE                                         r  my_timing/horizontal_counter_reg[9]/C
                         clock pessimism              0.571    24.189    
                         clock uncertainty           -0.087    24.102    
    SLICE_X19Y104        FDRE (Setup_fdre_C_R)       -0.429    23.673    my_timing/horizontal_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         23.673    
                         arrival time                         -16.657    
  -------------------------------------------------------------------
                         slack                                  7.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 my_draw_rect/my_signal_synchronizer/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_image_rom/rgb_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.029%)  route 0.170ns (50.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.645    -0.536    my_draw_rect/my_signal_synchronizer/pixel_clk
    SLICE_X8Y108         FDRE                                         r  my_draw_rect/my_signal_synchronizer/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  my_draw_rect/my_signal_synchronizer/hcount_out_reg[3]/Q
                         net (fo=3, routed)           0.170    -0.201    my_image_rom/sel[3]
    RAMB36_X0Y21         RAMB36E1                                     r  my_image_rom/rgb_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.963    -0.727    my_image_rom/pixel_clk
    RAMB36_X0Y21         RAMB36E1                                     r  my_image_rom/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.249    -0.477    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.294    my_image_rom/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 my_timing/vertical_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.674    -0.507    my_timing/pixel_clk
    SLICE_X7Y106         FDRE                                         r  my_timing/vertical_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  my_timing/vertical_sync_reg/Q
                         net (fo=1, routed)           0.110    -0.256    my_draw_rect/my_signal_synchronizer/vsync
    SLICE_X6Y105         SRL16E                                       r  my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.948    -0.741    my_draw_rect/my_signal_synchronizer/pixel_clk
    SLICE_X6Y105         SRL16E                                       r  my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
                         clock pessimism              0.250    -0.491    
    SLICE_X6Y105         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.374    my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_clk_generator/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y43         FDCE                                         r  my_clk_generator/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  my_clk_generator/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    my_clk_generator/seq_reg2[0]
    SLICE_X35Y43         FDCE                                         r  my_clk_generator/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y43         FDCE                                         r  my_clk_generator/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.075    -0.960    my_clk_generator/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_draw_rect/my_signal_synchronizer/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_image_rom/rgb_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.957%)  route 0.262ns (65.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.646    -0.535    my_draw_rect/my_signal_synchronizer/pixel_clk
    SLICE_X11Y105        FDRE                                         r  my_draw_rect/my_signal_synchronizer/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  my_draw_rect/my_signal_synchronizer/hcount_out_reg[2]/Q
                         net (fo=3, routed)           0.262    -0.132    my_image_rom/sel[2]
    RAMB36_X0Y21         RAMB36E1                                     r  my_image_rom/rgb_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.963    -0.727    my_image_rom/pixel_clk
    RAMB36_X0Y21         RAMB36E1                                     r  my_image_rom/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.270    -0.456    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.273    my_image_rom/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_draw_background/rgb_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my_signal_synchronizer/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.646    -0.535    my_draw_background/pixel_clk
    SLICE_X10Y105        FDRE                                         r  my_draw_background/rgb_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  my_draw_background/rgb_out_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.254    my_draw_rect/my_signal_synchronizer/rgb_out_reg[11]_1[2]
    SLICE_X9Y105         FDRE                                         r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.921    -0.768    my_draw_rect/my_signal_synchronizer/pixel_clk
    SLICE_X9Y105         FDRE                                         r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[5]/C
                         clock pessimism              0.270    -0.498    
    SLICE_X9Y105         FDRE (Hold_fdre_C_D)         0.070    -0.428    my_draw_rect/my_signal_synchronizer/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_draw_rect/my_signal_synchronizer/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_image_rom/rgb_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.429%)  route 0.269ns (65.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.674    -0.507    my_draw_rect/my_signal_synchronizer/pixel_clk
    SLICE_X7Y105         FDRE                                         r  my_draw_rect/my_signal_synchronizer/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  my_draw_rect/my_signal_synchronizer/hcount_out_reg[5]/Q
                         net (fo=3, routed)           0.269    -0.097    my_image_rom/sel[5]
    RAMB36_X0Y21         RAMB36E1                                     r  my_image_rom/rgb_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.963    -0.727    my_image_rom/pixel_clk
    RAMB36_X0Y21         RAMB36E1                                     r  my_image_rom/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.270    -0.456    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.273    my_image_rom/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_draw_background/vcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my_signal_synchronizer/vcount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.673    -0.508    my_draw_background/pixel_clk
    SLICE_X0Y111         FDRE                                         r  my_draw_background/vcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  my_draw_background/vcount_out_reg[9]/Q
                         net (fo=1, routed)           0.121    -0.245    my_draw_rect/my_signal_synchronizer/vcount_out_reg[11]_1[7]
    SLICE_X0Y112         FDRE                                         r  my_draw_rect/my_signal_synchronizer/vcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.946    -0.743    my_draw_rect/my_signal_synchronizer/pixel_clk
    SLICE_X0Y112         FDRE                                         r  my_draw_rect/my_signal_synchronizer/vcount_out_reg[9]/C
                         clock pessimism              0.249    -0.494    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.070    -0.424    my_draw_rect/my_signal_synchronizer/vcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_draw_rect/my_signal_synchronizer/rgb_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my2_signal_synchronizer/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.646    -0.535    my_draw_rect/my_signal_synchronizer/pixel_clk
    SLICE_X8Y104         FDRE                                         r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.148    -0.387 r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.331    my_draw_rect/my2_signal_synchronizer/rgb_out_reg[11]_0[5]
    SLICE_X8Y104         FDRE                                         r  my_draw_rect/my2_signal_synchronizer/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.921    -0.768    my_draw_rect/my2_signal_synchronizer/pixel_clk
    SLICE_X8Y104         FDRE                                         r  my_draw_rect/my2_signal_synchronizer/rgb_out_reg[9]/C
                         clock pessimism              0.233    -0.535    
    SLICE_X8Y104         FDRE (Hold_fdre_C_D)         0.023    -0.512    my_draw_rect/my2_signal_synchronizer/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vsync_out_M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.675    -0.506    pclk
    SLICE_X2Y103         FDRE                                         r  vsync_out_M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  vsync_out_M_reg/Q
                         net (fo=1, routed)           0.105    -0.237    vsync_out_M
    SLICE_X0Y102         FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.951    -0.738    pclk
    SLICE_X0Y102         FDRE                                         r  vs_reg/C
                         clock pessimism              0.249    -0.489    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.070    -0.419    vs_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 my_timing/vertical_blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.835%)  route 0.173ns (55.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.674    -0.507    my_timing/pixel_clk
    SLICE_X4Y106         FDRE                                         r  my_timing/vertical_blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  my_timing/vertical_blank_reg/Q
                         net (fo=5, routed)           0.173    -0.192    my_draw_rect/my_signal_synchronizer/vblnk
    SLICE_X6Y105         SRL16E                                       r  my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.948    -0.741    my_draw_rect/my_signal_synchronizer/pixel_clk
    SLICE_X6Y105         SRL16E                                       r  my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
                         clock pessimism              0.250    -0.491    
    SLICE_X6Y105         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.376    my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_generator
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y21     my_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y44     my_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    my_clk_generator/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      my_clk_generator/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y100     b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y100     b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y100     b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y100     b_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/hblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y105     my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y105     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/hblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y105     my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y105     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X16Y131    my_draw_rect_ctl/freq_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X16Y131    my_draw_rect_ctl/freq_div_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/hblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y105     my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y105     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/hblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y105     my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y105     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y100     b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y100     b_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clk_generator/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.316ns  (logic 0.583ns (44.288%)  route 0.733ns (55.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.392    37.630    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.124    37.754 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.341    38.095    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665    38.670    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.398    39.068    
                         clock uncertainty           -0.207    38.861    
    SLICE_X6Y125         FDRE (Setup_fdre_C_R)       -0.524    38.337    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         38.337    
                         arrival time                         -38.095    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.316ns  (logic 0.583ns (44.288%)  route 0.733ns (55.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.392    37.630    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.124    37.754 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.341    38.095    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665    38.670    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.398    39.068    
                         clock uncertainty           -0.207    38.861    
    SLICE_X6Y125         FDRE (Setup_fdre_C_R)       -0.524    38.337    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         38.337    
                         arrival time                         -38.095    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.316ns  (logic 0.583ns (44.288%)  route 0.733ns (55.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.392    37.630    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.124    37.754 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.341    38.095    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665    38.670    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.398    39.068    
                         clock uncertainty           -0.207    38.861    
    SLICE_X6Y125         FDRE (Setup_fdre_C_R)       -0.524    38.337    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         38.337    
                         arrival time                         -38.095    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.374ns  (logic 0.583ns (42.419%)  route 0.791ns (57.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.392    37.630    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.124    37.754 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.399    38.153    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X5Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665    38.670    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.398    39.068    
                         clock uncertainty           -0.207    38.861    
    SLICE_X5Y125         FDRE (Setup_fdre_C_R)       -0.429    38.432    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                         -38.153    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.439ns  (logic 0.583ns (40.508%)  route 0.856ns (59.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.373    37.611    my_internal_reset/vertical_sync_reg
    SLICE_X7Y126         LUT1 (Prop_lut1_I0_O)        0.124    37.735 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          0.483    38.218    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X5Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665    38.670    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.398    39.068    
                         clock uncertainty           -0.207    38.861    
    SLICE_X5Y125         FDRE (Setup_fdre_C_CE)      -0.205    38.656    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         38.656    
                         arrival time                         -38.218    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.358ns  (logic 0.583ns (42.919%)  route 0.775ns (57.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.398    37.636    my_MouseCtl/Q
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.124    37.760 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.377    38.137    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X4Y125         FDRE                                         r  my_MouseCtl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665    38.670    my_MouseCtl/clk100MHz
    SLICE_X4Y125         FDRE                                         r  my_MouseCtl/tx_data_reg[2]/C
                         clock pessimism              0.398    39.068    
                         clock uncertainty           -0.207    38.861    
    SLICE_X4Y125         FDRE (Setup_fdre_C_CE)      -0.205    38.656    my_MouseCtl/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         38.656    
                         arrival time                         -38.137    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.358ns  (logic 0.583ns (42.919%)  route 0.775ns (57.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.398    37.636    my_MouseCtl/Q
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.124    37.760 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.377    38.137    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X4Y125         FDRE                                         r  my_MouseCtl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665    38.670    my_MouseCtl/clk100MHz
    SLICE_X4Y125         FDRE                                         r  my_MouseCtl/tx_data_reg[5]/C
                         clock pessimism              0.398    39.068    
                         clock uncertainty           -0.207    38.861    
    SLICE_X4Y125         FDRE (Setup_fdre_C_CE)      -0.205    38.656    my_MouseCtl/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         38.656    
                         arrival time                         -38.137    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.361ns  (logic 0.583ns (42.850%)  route 0.778ns (57.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.398    37.636    my_MouseCtl/Q
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.124    37.760 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.379    38.139    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X4Y127         FDRE                                         r  my_MouseCtl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.668    38.673    my_MouseCtl/clk100MHz
    SLICE_X4Y127         FDRE                                         r  my_MouseCtl/tx_data_reg[4]/C
                         clock pessimism              0.398    39.071    
                         clock uncertainty           -0.207    38.864    
    SLICE_X4Y127         FDRE (Setup_fdre_C_CE)      -0.205    38.659    my_MouseCtl/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.659    
                         arrival time                         -38.139    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.361ns  (logic 0.583ns (42.850%)  route 0.778ns (57.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.398    37.636    my_MouseCtl/Q
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.124    37.760 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.379    38.139    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X4Y127         FDRE                                         r  my_MouseCtl/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.668    38.673    my_MouseCtl/clk100MHz
    SLICE_X4Y127         FDRE                                         r  my_MouseCtl/tx_data_reg[7]/C
                         clock pessimism              0.398    39.071    
                         clock uncertainty           -0.207    38.864    
    SLICE_X4Y127         FDRE (Setup_fdre_C_CE)      -0.205    38.659    my_MouseCtl/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         38.659    
                         arrival time                         -38.139    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.347ns  (logic 0.583ns (43.293%)  route 0.764ns (56.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.398    37.636    my_MouseCtl/Q
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.124    37.760 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.365    38.125    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  my_MouseCtl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.669    38.674    my_MouseCtl/clk100MHz
    SLICE_X1Y127         FDRE                                         r  my_MouseCtl/tx_data_reg[0]/C
                         clock pessimism              0.398    39.072    
                         clock uncertainty           -0.207    38.865    
    SLICE_X1Y127         FDRE (Setup_fdre_C_CE)      -0.205    38.660    my_MouseCtl/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.660    
                         arrival time                         -38.125    
  -------------------------------------------------------------------
                         slack                                  0.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.309ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.428ns  (logic 0.191ns (44.599%)  route 0.237ns (55.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.237    12.364    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y127         LUT5 (Prop_lut5_I3_O)        0.045    12.409 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_i_1/O
                         net (fo=1, routed)           0.000    12.409    my_MouseCtl/Inst_Ps2Interface/ps2_data_h_i_1_n_0
    SLICE_X5Y127         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.935     9.246    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y127         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/C
                         clock pessimism              0.555     9.801    
                         clock uncertainty            0.207    10.008    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.092    10.100    my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg
  -------------------------------------------------------------------
                         required time                        -10.100    
                         arrival time                          12.409    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.313ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/write_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.432ns  (logic 0.191ns (44.211%)  route 0.241ns (55.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.241    12.368    my_MouseCtl/Q
    SLICE_X1Y126         LUT3 (Prop_lut3_I1_O)        0.045    12.413 r  my_MouseCtl/write_data_i_1/O
                         net (fo=1, routed)           0.000    12.413    my_MouseCtl/write_data_i_1_n_0
    SLICE_X1Y126         FDRE                                         r  my_MouseCtl/write_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.935     9.246    my_MouseCtl/clk100MHz
    SLICE_X1Y126         FDRE                                         r  my_MouseCtl/write_data_reg/C
                         clock pessimism              0.555     9.801    
                         clock uncertainty            0.207    10.008    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.092    10.100    my_MouseCtl/write_data_reg
  -------------------------------------------------------------------
                         required time                        -10.100    
                         arrival time                          12.413    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.315ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.433ns  (logic 0.191ns (44.109%)  route 0.242ns (55.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 r  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.242    12.369    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X1Y126         LUT6 (Prop_lut6_I4_O)        0.045    12.414 r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_i_1/O
                         net (fo=1, routed)           0.000    12.414    my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_i_1_n_0
    SLICE_X1Y126         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.935     9.246    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X1Y126         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/C
                         clock pessimism              0.555     9.801    
                         clock uncertainty            0.207    10.008    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.091    10.099    my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg
  -------------------------------------------------------------------
                         required time                        -10.099    
                         arrival time                          12.414    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.479ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.511ns  (logic 0.191ns (37.350%)  route 0.320ns (62.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.204    12.331    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.045    12.376 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.116    12.493    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.932     9.243    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.555     9.798    
                         clock uncertainty            0.207    10.005    
    SLICE_X6Y125         FDRE (Hold_fdre_C_R)         0.009    10.014    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                        -10.014    
                         arrival time                          12.493    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.479ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.511ns  (logic 0.191ns (37.350%)  route 0.320ns (62.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.204    12.331    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.045    12.376 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.116    12.493    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.932     9.243    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.555     9.798    
                         clock uncertainty            0.207    10.005    
    SLICE_X6Y125         FDRE (Hold_fdre_C_R)         0.009    10.014    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                        -10.014    
                         arrival time                          12.493    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.479ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.511ns  (logic 0.191ns (37.350%)  route 0.320ns (62.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.204    12.331    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.045    12.376 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.116    12.493    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.932     9.243    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.555     9.798    
                         clock uncertainty            0.207    10.005    
    SLICE_X6Y125         FDRE (Hold_fdre_C_R)         0.009    10.014    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                        -10.014    
                         arrival time                          12.493    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.488ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.495ns  (logic 0.191ns (38.548%)  route 0.304ns (61.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.184    12.312    my_internal_reset/vertical_sync_reg
    SLICE_X7Y126         LUT1 (Prop_lut1_I0_O)        0.045    12.357 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          0.120    12.477    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.932     9.243    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.555     9.798    
                         clock uncertainty            0.207    10.005    
    SLICE_X6Y125         FDRE (Hold_fdre_C_CE)       -0.016     9.989    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         -9.989    
                         arrival time                          12.477    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.495ns  (logic 0.191ns (38.548%)  route 0.304ns (61.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.184    12.312    my_internal_reset/vertical_sync_reg
    SLICE_X7Y126         LUT1 (Prop_lut1_I0_O)        0.045    12.357 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          0.120    12.477    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.932     9.243    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.555     9.798    
                         clock uncertainty            0.207    10.005    
    SLICE_X6Y125         FDRE (Hold_fdre_C_CE)       -0.016     9.989    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.989    
                         arrival time                          12.477    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.495ns  (logic 0.191ns (38.548%)  route 0.304ns (61.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.184    12.312    my_internal_reset/vertical_sync_reg
    SLICE_X7Y126         LUT1 (Prop_lut1_I0_O)        0.045    12.357 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=94, routed)          0.120    12.477    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.932     9.243    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X6Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.555     9.798    
                         clock uncertainty            0.207    10.005    
    SLICE_X6Y125         FDRE (Hold_fdre_C_CE)       -0.016     9.989    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.989    
                         arrival time                          12.477    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.521ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.526ns  (logic 0.191ns (36.285%)  route 0.335ns (63.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.204    12.331    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y125         LUT2 (Prop_lut2_I1_O)        0.045    12.376 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.131    12.508    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X5Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.932     9.243    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y125         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.555     9.798    
                         clock uncertainty            0.207    10.005    
    SLICE_X5Y125         FDRE (Hold_fdre_C_R)        -0.018     9.987    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         -9.987    
                         arrival time                          12.508    
  -------------------------------------------------------------------
                         slack                                  2.521    





---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.394ns  (logic 0.518ns (21.641%)  route 1.876ns (78.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 23.606 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.790ns = ( 19.210 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.722    19.210    my_MouseCtl/clk100MHz
    SLICE_X14Y123        FDRE                                         r  my_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_fdre_C_Q)         0.518    19.728 r  my_MouseCtl/xpos_reg[9]/Q
                         net (fo=1, routed)           1.876    21.604    my_position_memory/D[9]
    SLICE_X14Y122        FDRE                                         r  my_position_memory/xpos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.601    23.606    my_position_memory/pixel_clk
    SLICE_X14Y122        FDRE                                         r  my_position_memory/xpos_out_reg[9]/C
                         clock pessimism              0.398    24.004    
                         clock uncertainty           -0.207    23.797    
    SLICE_X14Y122        FDRE (Setup_fdre_C_D)       -0.059    23.738    my_position_memory/xpos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.738    
                         arrival time                         -21.604    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.316ns  (logic 0.456ns (19.688%)  route 1.860ns (80.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 23.675 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.791    19.279    my_MouseCtl/clk100MHz
    SLICE_X5Y122         FDRE                                         r  my_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    19.735 r  my_MouseCtl/xpos_reg[8]/Q
                         net (fo=1, routed)           1.860    21.596    my_position_memory/D[8]
    SLICE_X5Y121         FDRE                                         r  my_position_memory/xpos_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.670    23.675    my_position_memory/pixel_clk
    SLICE_X5Y121         FDRE                                         r  my_position_memory/xpos_out_reg[8]/C
                         clock pessimism              0.398    24.073    
                         clock uncertainty           -0.207    23.866    
    SLICE_X5Y121         FDRE (Setup_fdre_C_D)       -0.101    23.765    my_position_memory/xpos_out_reg[8]
  -------------------------------------------------------------------
                         required time                         23.765    
                         arrival time                         -21.596    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.390ns  (logic 0.518ns (21.678%)  route 1.872ns (78.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 23.673 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 19.211 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.723    19.211    my_MouseCtl/clk100MHz
    SLICE_X8Y122         FDRE                                         r  my_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.518    19.729 r  my_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           1.872    21.601    my_position_memory/D[4]
    SLICE_X7Y122         FDRE                                         r  my_position_memory/xpos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.668    23.673    my_position_memory/pixel_clk
    SLICE_X7Y122         FDRE                                         r  my_position_memory/xpos_out_reg[4]/C
                         clock pessimism              0.398    24.071    
                         clock uncertainty           -0.207    23.864    
    SLICE_X7Y122         FDRE (Setup_fdre_C_D)       -0.061    23.803    my_position_memory/xpos_out_reg[4]
  -------------------------------------------------------------------
                         required time                         23.803    
                         arrival time                         -21.601    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 my_MouseCtl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/mouse_left_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.337ns  (logic 0.518ns (22.169%)  route 1.819ns (77.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 23.676 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 19.211 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.723    19.211    my_MouseCtl/clk100MHz
    SLICE_X8Y122         FDRE                                         r  my_MouseCtl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.518    19.729 r  my_MouseCtl/left_reg/Q
                         net (fo=1, routed)           1.819    21.548    my_position_memory/mouse_left_in
    SLICE_X4Y120         FDRE                                         r  my_position_memory/mouse_left_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.671    23.676    my_position_memory/pixel_clk
    SLICE_X4Y120         FDRE                                         r  my_position_memory/mouse_left_out_reg/C
                         clock pessimism              0.398    24.074    
                         clock uncertainty           -0.207    23.867    
    SLICE_X4Y120         FDRE (Setup_fdre_C_D)       -0.061    23.806    my_position_memory/mouse_left_out_reg
  -------------------------------------------------------------------
                         required time                         23.806    
                         arrival time                         -21.548    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.262ns  (logic 0.456ns (20.157%)  route 1.806ns (79.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 23.671 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 19.277 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.789    19.277    my_MouseCtl/clk100MHz
    SLICE_X3Y124         FDRE                                         r  my_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.456    19.733 r  my_MouseCtl/ypos_reg[10]/Q
                         net (fo=1, routed)           1.806    21.540    my_position_memory/ypos_reg[10]_0[10]
    SLICE_X2Y124         FDRE                                         r  my_position_memory/ypos_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.666    23.671    my_position_memory/pixel_clk
    SLICE_X2Y124         FDRE                                         r  my_position_memory/ypos_out_reg[10]/C
                         clock pessimism              0.398    24.069    
                         clock uncertainty           -0.207    23.862    
    SLICE_X2Y124         FDRE (Setup_fdre_C_D)       -0.058    23.804    my_position_memory/ypos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.804    
                         arrival time                         -21.540    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.195ns  (logic 0.456ns (20.772%)  route 1.739ns (79.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 23.673 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 19.277 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.789    19.277    my_MouseCtl/clk100MHz
    SLICE_X3Y124         FDRE                                         r  my_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.456    19.733 r  my_MouseCtl/ypos_reg[9]/Q
                         net (fo=1, routed)           1.739    21.473    my_position_memory/ypos_reg[10]_0[9]
    SLICE_X3Y123         FDRE                                         r  my_position_memory/ypos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.668    23.673    my_position_memory/pixel_clk
    SLICE_X3Y123         FDRE                                         r  my_position_memory/ypos_out_reg[9]/C
                         clock pessimism              0.398    24.071    
                         clock uncertainty           -0.207    23.864    
    SLICE_X3Y123         FDRE (Setup_fdre_C_D)       -0.109    23.755    my_position_memory/ypos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.755    
                         arrival time                         -21.473    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.302ns  (logic 0.518ns (22.506%)  route 1.784ns (77.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 23.673 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 19.211 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.723    19.211    my_MouseCtl/clk100MHz
    SLICE_X8Y122         FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.518    19.729 r  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           1.784    21.513    my_position_memory/D[6]
    SLICE_X7Y122         FDRE                                         r  my_position_memory/xpos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.668    23.673    my_position_memory/pixel_clk
    SLICE_X7Y122         FDRE                                         r  my_position_memory/xpos_out_reg[6]/C
                         clock pessimism              0.398    24.071    
                         clock uncertainty           -0.207    23.864    
    SLICE_X7Y122         FDRE (Setup_fdre_C_D)       -0.058    23.806    my_position_memory/xpos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         23.806    
                         arrival time                         -21.513    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.179ns  (logic 0.456ns (20.927%)  route 1.723ns (79.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 23.675 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.791    19.279    my_MouseCtl/clk100MHz
    SLICE_X5Y122         FDRE                                         r  my_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    19.735 r  my_MouseCtl/xpos_reg[7]/Q
                         net (fo=1, routed)           1.723    21.458    my_position_memory/D[7]
    SLICE_X5Y121         FDRE                                         r  my_position_memory/xpos_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.670    23.675    my_position_memory/pixel_clk
    SLICE_X5Y121         FDRE                                         r  my_position_memory/xpos_out_reg[7]/C
                         clock pessimism              0.398    24.073    
                         clock uncertainty           -0.207    23.866    
    SLICE_X5Y121         FDRE (Setup_fdre_C_D)       -0.109    23.757    my_position_memory/xpos_out_reg[7]
  -------------------------------------------------------------------
                         required time                         23.757    
                         arrival time                         -21.458    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.207ns  (logic 0.518ns (23.472%)  route 1.689ns (76.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 23.606 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.790ns = ( 19.210 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.722    19.210    my_MouseCtl/clk100MHz
    SLICE_X14Y123        FDRE                                         r  my_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_fdre_C_Q)         0.518    19.728 r  my_MouseCtl/xpos_reg[10]/Q
                         net (fo=1, routed)           1.689    21.417    my_position_memory/D[10]
    SLICE_X14Y122        FDRE                                         r  my_position_memory/xpos_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.601    23.606    my_position_memory/pixel_clk
    SLICE_X14Y122        FDRE                                         r  my_position_memory/xpos_out_reg[10]/C
                         clock pessimism              0.398    24.004    
                         clock uncertainty           -0.207    23.797    
    SLICE_X14Y122        FDRE (Setup_fdre_C_D)       -0.058    23.739    my_position_memory/xpos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -21.417    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.163ns  (logic 0.456ns (21.083%)  route 1.707ns (78.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 23.677 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 19.283 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.795    19.283    my_MouseCtl/clk100MHz
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456    19.739 r  my_MouseCtl/ypos_reg[0]/Q
                         net (fo=1, routed)           1.707    21.446    my_position_memory/ypos_reg[10]_0[0]
    SLICE_X3Y120         FDRE                                         r  my_position_memory/ypos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.672    23.677    my_position_memory/pixel_clk
    SLICE_X3Y120         FDRE                                         r  my_position_memory/ypos_out_reg[0]/C
                         clock pessimism              0.398    24.075    
                         clock uncertainty           -0.207    23.868    
    SLICE_X3Y120         FDRE (Setup_fdre_C_D)       -0.081    23.787    my_position_memory/ypos_out_reg[0]
  -------------------------------------------------------------------
                         required time                         23.787    
                         arrival time                         -21.446    
  -------------------------------------------------------------------
                         slack                                  2.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.368%)  route 0.627ns (81.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.664    -0.517    my_MouseCtl/clk100MHz
    SLICE_X5Y122         FDRE                                         r  my_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  my_MouseCtl/xpos_reg[3]/Q
                         net (fo=1, routed)           0.627     0.251    my_position_memory/D[3]
    SLICE_X5Y121         FDRE                                         r  my_position_memory/xpos_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.936    -0.753    my_position_memory/pixel_clk
    SLICE_X5Y121         FDRE                                         r  my_position_memory/xpos_out_reg[3]/C
                         clock pessimism              0.555    -0.198    
                         clock uncertainty            0.207     0.009    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.070     0.079    my_position_memory/xpos_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.164ns (21.185%)  route 0.610ns (78.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.666    -0.515    my_MouseCtl/clk100MHz
    SLICE_X2Y120         FDRE                                         r  my_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  my_MouseCtl/ypos_reg[1]/Q
                         net (fo=1, routed)           0.610     0.259    my_position_memory/ypos_reg[10]_0[1]
    SLICE_X3Y120         FDRE                                         r  my_position_memory/ypos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.939    -0.750    my_position_memory/pixel_clk
    SLICE_X3Y120         FDRE                                         r  my_position_memory/ypos_out_reg[1]/C
                         clock pessimism              0.555    -0.195    
                         clock uncertainty            0.207     0.012    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.070     0.082    my_position_memory/ypos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.184%)  route 0.634ns (81.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.664    -0.517    my_MouseCtl/clk100MHz
    SLICE_X5Y122         FDRE                                         r  my_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  my_MouseCtl/xpos_reg[11]/Q
                         net (fo=1, routed)           0.634     0.259    my_position_memory/D[11]
    SLICE_X7Y122         FDRE                                         r  my_position_memory/xpos_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.935    -0.754    my_position_memory/pixel_clk
    SLICE_X7Y122         FDRE                                         r  my_position_memory/xpos_out_reg[11]/C
                         clock pessimism              0.555    -0.199    
                         clock uncertainty            0.207     0.008    
    SLICE_X7Y122         FDRE (Hold_fdre_C_D)         0.070     0.078    my_position_memory/xpos_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.128ns (17.444%)  route 0.606ns (82.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/clk100MHz
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  my_MouseCtl/ypos_reg[7]/Q
                         net (fo=1, routed)           0.606     0.218    my_position_memory/ypos_reg[10]_0[7]
    SLICE_X3Y120         FDRE                                         r  my_position_memory/ypos_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.939    -0.750    my_position_memory/pixel_clk
    SLICE_X3Y120         FDRE                                         r  my_position_memory/ypos_out_reg[7]/C
                         clock pessimism              0.555    -0.195    
                         clock uncertainty            0.207     0.012    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.022     0.034    my_position_memory/ypos_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.164ns (21.271%)  route 0.607ns (78.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.666    -0.515    my_MouseCtl/clk100MHz
    SLICE_X2Y120         FDRE                                         r  my_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  my_MouseCtl/ypos_reg[3]/Q
                         net (fo=1, routed)           0.607     0.256    my_position_memory/ypos_reg[10]_0[3]
    SLICE_X2Y119         FDRE                                         r  my_position_memory/ypos_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.940    -0.749    my_position_memory/pixel_clk
    SLICE_X2Y119         FDRE                                         r  my_position_memory/ypos_out_reg[3]/C
                         clock pessimism              0.555    -0.194    
                         clock uncertainty            0.207     0.013    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.052     0.065    my_position_memory/ypos_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.141ns (17.825%)  route 0.650ns (82.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/clk100MHz
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_MouseCtl/xpos_reg[0]/Q
                         net (fo=1, routed)           0.650     0.275    my_position_memory/D[0]
    SLICE_X4Y120         FDRE                                         r  my_position_memory/xpos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.937    -0.752    my_position_memory/pixel_clk
    SLICE_X4Y120         FDRE                                         r  my_position_memory/xpos_out_reg[0]/C
                         clock pessimism              0.555    -0.197    
                         clock uncertainty            0.207     0.010    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.072     0.082    my_position_memory/xpos_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.164ns (20.164%)  route 0.649ns (79.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.636    -0.545    my_MouseCtl/clk100MHz
    SLICE_X8Y122         FDRE                                         r  my_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  my_MouseCtl/xpos_reg[2]/Q
                         net (fo=1, routed)           0.649     0.268    my_position_memory/D[2]
    SLICE_X7Y122         FDRE                                         r  my_position_memory/xpos_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.935    -0.754    my_position_memory/pixel_clk
    SLICE_X7Y122         FDRE                                         r  my_position_memory/xpos_out_reg[2]/C
                         clock pessimism              0.555    -0.199    
                         clock uncertainty            0.207     0.008    
    SLICE_X7Y122         FDRE (Hold_fdre_C_D)         0.066     0.074    my_position_memory/xpos_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.801%)  route 0.624ns (79.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.663    -0.518    my_MouseCtl/clk100MHz
    SLICE_X2Y123         FDRE                                         r  my_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  my_MouseCtl/ypos_reg[6]/Q
                         net (fo=1, routed)           0.624     0.271    my_position_memory/ypos_reg[10]_0[6]
    SLICE_X3Y123         FDRE                                         r  my_position_memory/ypos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.935    -0.754    my_position_memory/pixel_clk
    SLICE_X3Y123         FDRE                                         r  my_position_memory/ypos_out_reg[6]/C
                         clock pessimism              0.555    -0.199    
                         clock uncertainty            0.207     0.008    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.061     0.069    my_position_memory/ypos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.746%)  route 0.654ns (82.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/clk100MHz
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_MouseCtl/xpos_reg[1]/Q
                         net (fo=1, routed)           0.654     0.279    my_position_memory/D[1]
    SLICE_X3Y120         FDRE                                         r  my_position_memory/xpos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.939    -0.750    my_position_memory/pixel_clk
    SLICE_X3Y120         FDRE                                         r  my_position_memory/xpos_out_reg[1]/C
                         clock pessimism              0.555    -0.195    
                         clock uncertainty            0.207     0.012    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.046     0.058    my_position_memory/xpos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.164ns (19.481%)  route 0.678ns (80.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.634    -0.547    my_MouseCtl/clk100MHz
    SLICE_X14Y123        FDRE                                         r  my_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  my_MouseCtl/xpos_reg[10]/Q
                         net (fo=1, routed)           0.678     0.295    my_position_memory/D[10]
    SLICE_X14Y122        FDRE                                         r  my_position_memory/xpos_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.907    -0.782    my_position_memory/pixel_clk
    SLICE_X14Y122        FDRE                                         r  my_position_memory/xpos_out_reg[10]/C
                         clock pessimism              0.555    -0.227    
                         clock uncertainty            0.207    -0.020    
    SLICE_X14Y122        FDRE (Hold_fdre_C_D)         0.089     0.069    my_position_memory/xpos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk40MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/left_down_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.422ns  (logic 0.459ns (32.289%)  route 0.963ns (67.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.963    38.200    my_MouseCtl/Q
    SLICE_X1Y122         FDCE                                         f  my_MouseCtl/left_down_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.669    38.674    my_MouseCtl/clk100MHz
    SLICE_X1Y122         FDCE                                         r  my_MouseCtl/left_down_reg/C
                         clock pessimism              0.398    39.072    
                         clock uncertainty           -0.207    38.865    
    SLICE_X1Y122         FDCE (Recov_fdce_C_CLR)     -0.405    38.460    my_MouseCtl/left_down_reg
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                         -38.200    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/reset_periodic_check_cnt_reg/PRE
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.369ns  (logic 0.459ns (33.535%)  route 0.910ns (66.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.910    38.147    my_MouseCtl/Q
    SLICE_X7Y123         FDPE                                         f  my_MouseCtl/reset_periodic_check_cnt_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/clk100MHz
    SLICE_X7Y123         FDPE                                         r  my_MouseCtl/reset_periodic_check_cnt_reg/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X7Y123         FDPE (Recov_fdpe_C_PRE)     -0.359    38.504    my_MouseCtl/reset_periodic_check_cnt_reg
  -------------------------------------------------------------------
                         required time                         38.504    
                         arrival time                         -38.147    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.292ns  (logic 0.459ns (35.528%)  route 0.833ns (64.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.833    38.070    my_MouseCtl/Q
    SLICE_X0Y125         FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.666    38.671    my_MouseCtl/clk100MHz
    SLICE_X0Y125         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    39.069    
                         clock uncertainty           -0.207    38.862    
    SLICE_X0Y125         FDCE (Recov_fdce_C_CLR)     -0.405    38.457    my_MouseCtl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         38.457    
                         arrival time                         -38.070    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.260ns  (logic 0.459ns (36.433%)  route 0.801ns (63.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.801    38.038    my_MouseCtl/Q
    SLICE_X5Y126         FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/clk100MHz
    SLICE_X5Y126         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X5Y126         FDCE (Recov_fdce_C_CLR)     -0.405    38.458    my_MouseCtl/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                         -38.038    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_new_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.260ns  (logic 0.459ns (36.433%)  route 0.801ns (63.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.801    38.038    my_MouseCtl/Q
    SLICE_X5Y126         FDCE                                         f  my_MouseCtl/x_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/clk100MHz
    SLICE_X5Y126         FDCE                                         r  my_MouseCtl/x_new_reg/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X5Y126         FDCE (Recov_fdce_C_CLR)     -0.405    38.458    my_MouseCtl/x_new_reg
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                         -38.038    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_new_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.260ns  (logic 0.459ns (36.433%)  route 0.801ns (63.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.801    38.038    my_MouseCtl/Q
    SLICE_X5Y126         FDCE                                         f  my_MouseCtl/y_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.667    38.672    my_MouseCtl/clk100MHz
    SLICE_X5Y126         FDCE                                         r  my_MouseCtl/y_new_reg/C
                         clock pessimism              0.398    39.070    
                         clock uncertainty           -0.207    38.863    
    SLICE_X5Y126         FDCE (Recov_fdce_C_CLR)     -0.405    38.458    my_MouseCtl/y_new_reg
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                         -38.038    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.255ns  (logic 0.459ns (36.577%)  route 0.796ns (63.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.796    38.033    my_MouseCtl/Q
    SLICE_X7Y125         FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665    38.670    my_MouseCtl/clk100MHz
    SLICE_X7Y125         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    39.068    
                         clock uncertainty           -0.207    38.861    
    SLICE_X7Y125         FDCE (Recov_fdce_C_CLR)     -0.405    38.456    my_MouseCtl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                         -38.033    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.255ns  (logic 0.459ns (36.577%)  route 0.796ns (63.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.796    38.033    my_MouseCtl/Q
    SLICE_X7Y125         FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665    38.670    my_MouseCtl/clk100MHz
    SLICE_X7Y125         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    39.068    
                         clock uncertainty           -0.207    38.861    
    SLICE_X7Y125         FDCE (Recov_fdce_C_CLR)     -0.405    38.456    my_MouseCtl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                         -38.033    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/haswheel_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.255ns  (logic 0.459ns (36.577%)  route 0.796ns (63.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.796    38.033    my_MouseCtl/Q
    SLICE_X7Y125         FDCE                                         f  my_MouseCtl/haswheel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665    38.670    my_MouseCtl/clk100MHz
    SLICE_X7Y125         FDCE                                         r  my_MouseCtl/haswheel_reg/C
                         clock pessimism              0.398    39.068    
                         clock uncertainty           -0.207    38.861    
    SLICE_X7Y125         FDCE (Recov_fdce_C_CLR)     -0.405    38.456    my_MouseCtl/haswheel_reg
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                         -38.033    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[2]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.247ns  (logic 0.459ns (36.808%)  route 0.788ns (63.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 36.778 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         1.790    36.778    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.459    37.237 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.788    38.025    my_MouseCtl/Q
    SLICE_X7Y124         FDCE                                         f  my_MouseCtl/y_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.665    38.670    my_MouseCtl/clk100MHz
    SLICE_X7Y124         FDCE                                         r  my_MouseCtl/y_inc_reg[2]/C
                         clock pessimism              0.398    39.068    
                         clock uncertainty           -0.207    38.861    
    SLICE_X7Y124         FDCE (Recov_fdce_C_CLR)     -0.405    38.456    my_MouseCtl/y_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                         -38.025    
  -------------------------------------------------------------------
                         slack                                  0.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.470ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[0]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.429ns  (logic 0.146ns (34.019%)  route 0.283ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.283    12.410    my_MouseCtl/Q
    SLICE_X2Y125         FDCE                                         f  my_MouseCtl/y_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.934     9.245    my_MouseCtl/clk100MHz
    SLICE_X2Y125         FDCE                                         r  my_MouseCtl/y_inc_reg[0]/C
                         clock pessimism              0.555     9.800    
                         clock uncertainty            0.207    10.007    
    SLICE_X2Y125         FDCE (Remov_fdce_C_CLR)     -0.067     9.940    my_MouseCtl/y_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.940    
                         arrival time                          12.410    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[1]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.429ns  (logic 0.146ns (34.019%)  route 0.283ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.283    12.410    my_MouseCtl/Q
    SLICE_X2Y125         FDCE                                         f  my_MouseCtl/y_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.934     9.245    my_MouseCtl/clk100MHz
    SLICE_X2Y125         FDCE                                         r  my_MouseCtl/y_inc_reg[1]/C
                         clock pessimism              0.555     9.800    
                         clock uncertainty            0.207    10.007    
    SLICE_X2Y125         FDCE (Remov_fdce_C_CLR)     -0.067     9.940    my_MouseCtl/y_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.940    
                         arrival time                          12.410    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.476ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.438ns  (logic 0.146ns (33.334%)  route 0.292ns (66.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.292    12.419    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X2Y127         FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.937     9.248    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X2Y127         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.555     9.803    
                         clock uncertainty            0.207    10.010    
    SLICE_X2Y127         FDCE (Remov_fdce_C_CLR)     -0.067     9.943    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.943    
                         arrival time                          12.419    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.491ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[5]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.430ns  (logic 0.146ns (33.936%)  route 0.284ns (66.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 9.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.284    12.411    my_MouseCtl/Q
    SLICE_X1Y129         FDCE                                         f  my_MouseCtl/y_inc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.939     9.250    my_MouseCtl/clk100MHz
    SLICE_X1Y129         FDCE                                         r  my_MouseCtl/y_inc_reg[5]/C
                         clock pessimism              0.555     9.805    
                         clock uncertainty            0.207    10.012    
    SLICE_X1Y129         FDCE (Remov_fdce_C_CLR)     -0.092     9.920    my_MouseCtl/y_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.920    
                         arrival time                          12.411    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[6]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.430ns  (logic 0.146ns (33.936%)  route 0.284ns (66.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 9.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.284    12.411    my_MouseCtl/Q
    SLICE_X1Y129         FDCE                                         f  my_MouseCtl/y_inc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.939     9.250    my_MouseCtl/clk100MHz
    SLICE_X1Y129         FDCE                                         r  my_MouseCtl/y_inc_reg[6]/C
                         clock pessimism              0.555     9.805    
                         clock uncertainty            0.207    10.012    
    SLICE_X1Y129         FDCE (Remov_fdce_C_CLR)     -0.092     9.920    my_MouseCtl/y_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.920    
                         arrival time                          12.411    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.495ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[0]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.429ns  (logic 0.146ns (34.019%)  route 0.283ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.283    12.410    my_MouseCtl/Q
    SLICE_X3Y125         FDCE                                         f  my_MouseCtl/x_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.934     9.245    my_MouseCtl/clk100MHz
    SLICE_X3Y125         FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
                         clock pessimism              0.555     9.800    
                         clock uncertainty            0.207    10.007    
    SLICE_X3Y125         FDCE (Remov_fdce_C_CLR)     -0.092     9.915    my_MouseCtl/x_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.915    
                         arrival time                          12.410    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.495ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[1]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.429ns  (logic 0.146ns (34.019%)  route 0.283ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.283    12.410    my_MouseCtl/Q
    SLICE_X3Y125         FDCE                                         f  my_MouseCtl/x_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.934     9.245    my_MouseCtl/clk100MHz
    SLICE_X3Y125         FDCE                                         r  my_MouseCtl/x_inc_reg[1]/C
                         clock pessimism              0.555     9.800    
                         clock uncertainty            0.207    10.007    
    SLICE_X3Y125         FDCE (Remov_fdce_C_CLR)     -0.092     9.915    my_MouseCtl/x_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.915    
                         arrival time                          12.410    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.501ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.438ns  (logic 0.146ns (33.334%)  route 0.292ns (66.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.292    12.419    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X3Y127         FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.937     9.248    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y127         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555     9.803    
                         clock uncertainty            0.207    10.010    
    SLICE_X3Y127         FDCE (Remov_fdce_C_CLR)     -0.092     9.918    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.918    
                         arrival time                          12.419    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.526ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[4]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.461ns  (logic 0.146ns (31.685%)  route 0.315ns (68.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.315    12.442    my_MouseCtl/Q
    SLICE_X0Y126         FDCE                                         f  my_MouseCtl/y_inc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.935     9.246    my_MouseCtl/clk100MHz
    SLICE_X0Y126         FDCE                                         r  my_MouseCtl/y_inc_reg[4]/C
                         clock pessimism              0.555     9.801    
                         clock uncertainty            0.207    10.008    
    SLICE_X0Y126         FDCE (Remov_fdce_C_CLR)     -0.092     9.916    my_MouseCtl/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.916    
                         arrival time                          12.442    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.526ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[7]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.461ns  (logic 0.146ns (31.685%)  route 0.315ns (68.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 11.981 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=317, routed)         0.662    11.981    my_internal_reset/pixel_clk
    SLICE_X4Y126         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.146    12.127 f  my_internal_reset/reset_out_reg/Q
                         net (fo=228, routed)         0.315    12.442    my_MouseCtl/Q
    SLICE_X0Y126         FDCE                                         f  my_MouseCtl/y_inc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.935     9.246    my_MouseCtl/clk100MHz
    SLICE_X0Y126         FDCE                                         r  my_MouseCtl/y_inc_reg[7]/C
                         clock pessimism              0.555     9.801    
                         clock uncertainty            0.207    10.008    
    SLICE_X0Y126         FDCE (Remov_fdce_C_CLR)     -0.092     9.916    my_MouseCtl/y_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.916    
                         arrival time                          12.442    
  -------------------------------------------------------------------
                         slack                                  2.526    





