<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3661" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3661{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3661{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3661{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3661{left:70px;bottom:1079px;letter-spacing:0.16px;}
#t5_3661{left:151px;bottom:1079px;letter-spacing:0.2px;word-spacing:-0.01px;}
#t6_3661{left:150px;bottom:1053px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t7_3661{left:70px;bottom:1028px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#t8_3661{left:70px;bottom:1011px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_3661{left:70px;bottom:984px;}
#ta_3661{left:95px;bottom:984px;letter-spacing:-0.15px;word-spacing:0.02px;}
#tb_3661{left:70px;bottom:964px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tc_3661{left:70px;bottom:938px;}
#td_3661{left:95px;bottom:938px;letter-spacing:-0.14px;word-spacing:0.01px;}
#te_3661{left:96px;bottom:915px;}
#tf_3661{left:122px;bottom:915px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#tg_3661{left:96px;bottom:891px;}
#th_3661{left:122px;bottom:891px;letter-spacing:-0.23px;word-spacing:-0.42px;}
#ti_3661{left:96px;bottom:867px;}
#tj_3661{left:122px;bottom:867px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_3661{left:122px;bottom:850px;letter-spacing:-0.31px;word-spacing:-0.35px;}
#tl_3661{left:70px;bottom:782px;letter-spacing:0.15px;}
#tm_3661{left:151px;bottom:782px;letter-spacing:0.19px;word-spacing:0.02px;}
#tn_3661{left:150px;bottom:756px;letter-spacing:0.21px;}
#to_3661{left:70px;bottom:731px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#tp_3661{left:692px;bottom:737px;}
#tq_3661{left:707px;bottom:731px;letter-spacing:-0.16px;word-spacing:-1.23px;}
#tr_3661{left:70px;bottom:714px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#ts_3661{left:70px;bottom:697px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tt_3661{left:70px;bottom:671px;}
#tu_3661{left:96px;bottom:674px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tv_3661{left:96px;bottom:650px;}
#tw_3661{left:122px;bottom:650px;letter-spacing:-0.16px;word-spacing:-0.87px;}
#tx_3661{left:122px;bottom:633px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_3661{left:96px;bottom:608px;}
#tz_3661{left:122px;bottom:608px;letter-spacing:-0.17px;word-spacing:-0.69px;}
#t10_3661{left:122px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t11_3661{left:70px;bottom:565px;}
#t12_3661{left:96px;bottom:569px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t13_3661{left:481px;bottom:569px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_3661{left:96px;bottom:552px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3661{left:96px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_3661{left:70px;bottom:511px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#t17_3661{left:70px;bottom:494px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_3661{left:70px;bottom:477px;letter-spacing:-0.21px;word-spacing:-0.34px;}
#t19_3661{left:70px;bottom:453px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_3661{left:70px;bottom:436px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1b_3661{left:70px;bottom:419px;letter-spacing:-0.16px;word-spacing:-0.54px;}
#t1c_3661{left:70px;bottom:402px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_3661{left:70px;bottom:334px;letter-spacing:0.16px;}
#t1e_3661{left:151px;bottom:334px;letter-spacing:0.2px;word-spacing:0.03px;}
#t1f_3661{left:150px;bottom:308px;letter-spacing:0.21px;word-spacing:0.01px;}
#t1g_3661{left:70px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_3661{left:70px;bottom:266px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t1i_3661{left:70px;bottom:249px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t1j_3661{left:70px;bottom:223px;}
#t1k_3661{left:96px;bottom:226px;letter-spacing:-0.16px;word-spacing:-1.16px;}
#t1l_3661{left:443px;bottom:226px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#t1m_3661{left:96px;bottom:210px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t1n_3661{left:96px;bottom:193px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1o_3661{left:70px;bottom:166px;}
#t1p_3661{left:96px;bottom:170px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1q_3661{left:356px;bottom:170px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1r_3661{left:96px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1s_3661{left:70px;bottom:127px;}
#t1t_3661{left:96px;bottom:130px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1u_3661{left:664px;bottom:130px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1v_3661{left:96px;bottom:113px;letter-spacing:-0.14px;word-spacing:-0.45px;}

.s1_3661{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3661{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3661{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3661{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3661{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3661{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3661{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3661" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3661Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3661" style="-webkit-user-select: none;"><object width="935" height="1210" data="3661/3661.svg" type="image/svg+xml" id="pdf3661" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3661" class="t s1_3661">Vol. 3B </span><span id="t2_3661" class="t s1_3661">18-29 </span>
<span id="t3_3661" class="t s2_3661">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3661" class="t s3_3661">18.7 </span><span id="t5_3661" class="t s3_3661">LAST BRANCH, CALL STACK, INTERRUPT, AND EXCEPTION RECORDING </span>
<span id="t6_3661" class="t s3_3661">FOR PROCESSORS BASED ON GOLDMONT PLUS MICROARCHITECTURE </span>
<span id="t7_3661" class="t s4_3661">Next generation Intel Atom processors are based on the Goldmont Plus microarchitecture. Processors based on the </span>
<span id="t8_3661" class="t s4_3661">Goldmont Plus microarchitecture extend the capabilities described in Section 18.6 with the following changes: </span>
<span id="t9_3661" class="t s4_3661">• </span><span id="ta_3661" class="t s4_3661">Enumeration of new LBR format: encoding 00111b in IA32_PERF_CAPABILITIES[5:0] is supported, see </span>
<span id="tb_3661" class="t s4_3661">Section 18.4.8.1. </span>
<span id="tc_3661" class="t s4_3661">• </span><span id="td_3661" class="t s4_3661">Each LBR stack entry consists of three MSRs: </span>
<span id="te_3661" class="t s4_3661">— </span><span id="tf_3661" class="t s4_3661">MSR_LASTBRANCH_x_FROM_IP, the layout is simplified, see Table 18-9. </span>
<span id="tg_3661" class="t s4_3661">— </span><span id="th_3661" class="t s4_3661">MSR_LASTBRANCH_x_TO_IP, the layout is the same as Table 18-9. </span>
<span id="ti_3661" class="t s4_3661">— </span><span id="tj_3661" class="t s4_3661">MSR_LBR_INFO_x, stores branch prediction flag, TSX info, and elapsed cycle data. Layout is the same as </span>
<span id="tk_3661" class="t s4_3661">Table 18-16. </span>
<span id="tl_3661" class="t s3_3661">18.8 </span><span id="tm_3661" class="t s3_3661">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING FOR INTEL® </span>
<span id="tn_3661" class="t s3_3661">XEON PHI™ PROCESSOR 7200/5200/3200 </span>
<span id="to_3661" class="t s4_3661">The last branch record stack and top-of-stack (TOS) pointer MSRs are supported in the Intel </span>
<span id="tp_3661" class="t s5_3661">® </span>
<span id="tq_3661" class="t s4_3661">Xeon Phi™ processor </span>
<span id="tr_3661" class="t s4_3661">7200/5200/3200 series based on the Knights Landing microarchitecture. Eight pairs of MSRs are supported in the </span>
<span id="ts_3661" class="t s4_3661">LBR stack, per thread: </span>
<span id="tt_3661" class="t s6_3661">• </span><span id="tu_3661" class="t s7_3661">Last Branch Record (LBR) Stack </span>
<span id="tv_3661" class="t s4_3661">— </span><span id="tw_3661" class="t s4_3661">MSR_LASTBRANCH_0_FROM_IP (address 680H) through MSR_LASTBRANCH_7_FROM_IP (address 687H) </span>
<span id="tx_3661" class="t s4_3661">store source addresses. </span>
<span id="ty_3661" class="t s4_3661">— </span><span id="tz_3661" class="t s4_3661">MSR_LASTBRANCH_0_TO_IP (address 6C0H) through MSR_LASTBRANCH_7_TO_IP (address 6C7H) store </span>
<span id="t10_3661" class="t s4_3661">destination addresses. </span>
<span id="t11_3661" class="t s6_3661">• </span><span id="t12_3661" class="t s7_3661">Last Branch Record Top-of-Stack (TOS) Pointer — </span><span id="t13_3661" class="t s4_3661">The lowest significant 3 bits of the TOS Pointer MSR </span>
<span id="t14_3661" class="t s4_3661">(MSR_LASTBRANCH_TOS, address 1C9H) contains a pointer to the MSR in the LBR stack that contains the </span>
<span id="t15_3661" class="t s4_3661">most recent branch, interrupt, or exception recorded. </span>
<span id="t16_3661" class="t s4_3661">LBR filtering is supported. Filtering of LBRs based on a combination of CPL and branch type conditions is supported. </span>
<span id="t17_3661" class="t s4_3661">When LBR filtering is enabled, the LBR stack only captures the subset of branches that are specified by MSR_L- </span>
<span id="t18_3661" class="t s4_3661">BR_SELECT. The layout of MSR_LBR_SELECT is described in Table 18-11. </span>
<span id="t19_3661" class="t s4_3661">The address format written in the FROM_IP/TO_IP MSRS may differ between processors. Software should query </span>
<span id="t1a_3661" class="t s4_3661">IA32_PERF_CAPABILITIES[5:0] and consult Section 18.4.8.1.The behavior of the MSR_LER_TO_LIP and the </span>
<span id="t1b_3661" class="t s4_3661">MSR_LER_FROM_LIP MSRs corresponds to that of the LastExceptionToIP and LastExceptionFromIP MSRs found in </span>
<span id="t1c_3661" class="t s4_3661">the P6 family processors. </span>
<span id="t1d_3661" class="t s3_3661">18.9 </span><span id="t1e_3661" class="t s3_3661">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING FOR </span>
<span id="t1f_3661" class="t s3_3661">PROCESSORS BASED ON NEHALEM MICROARCHITECTURE </span>
<span id="t1g_3661" class="t s4_3661">The processors based on Nehalem microarchitecture and Westmere microarchitecture support last branch inter- </span>
<span id="t1h_3661" class="t s4_3661">rupt and exception recording. These capabilities are similar to those found in Intel Core 2 processors and add addi- </span>
<span id="t1i_3661" class="t s4_3661">tional capabilities: </span>
<span id="t1j_3661" class="t s6_3661">• </span><span id="t1k_3661" class="t s7_3661">Debug Trace and Branch Recording Control — </span><span id="t1l_3661" class="t s4_3661">The IA32_DEBUGCTL MSR provides bit fields for software to </span>
<span id="t1m_3661" class="t s4_3661">configure mechanisms related to debug trace, branch recording, branch trace store, and performance counter </span>
<span id="t1n_3661" class="t s4_3661">operations. See Section 18.4.1 for a description of the flags. See Figure 18-11 for the MSR layout. </span>
<span id="t1o_3661" class="t s6_3661">• </span><span id="t1p_3661" class="t s7_3661">Last branch record (LBR) stack — </span><span id="t1q_3661" class="t s4_3661">There are 16 MSR pairs that store the source and destination addresses </span>
<span id="t1r_3661" class="t s4_3661">related to recently executed branches. See Section 18.9.1. </span>
<span id="t1s_3661" class="t s6_3661">• </span><span id="t1t_3661" class="t s7_3661">Monitoring and single-stepping of branches, exceptions, and interrupts — </span><span id="t1u_3661" class="t s4_3661">See Section 18.4.2 and </span>
<span id="t1v_3661" class="t s4_3661">Section 18.4.3. In addition, the ability to freeze the LBR stack on a PMI request is available. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
