{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469273156 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469273161 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469273167 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1685469273170 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Timing Analyzer " "Smart recompilation skipped module Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469273173 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Design Software" 0 -1 1685469273176 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685469273176 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469352420 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469352426 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469352432 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1685469352435 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Timing Analyzer " "Smart recompilation skipped module Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469352439 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Design Software" 0 -1 1685469352441 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685469352441 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469355287 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469355291 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469355296 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1685469355299 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Timing Analyzer " "Smart recompilation skipped module Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469355302 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Design Software" 0 -1 1685469355304 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685469355305 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469355966 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469355970 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469355975 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1685469355979 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Timing Analyzer " "Smart recompilation skipped module Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469355981 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Design Software" 0 -1 1685469355984 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685469355984 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469356163 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469356168 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469356173 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1685469356176 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Timing Analyzer " "Smart recompilation skipped module Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469356178 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Design Software" 0 -1 1685469356181 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685469356181 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469383481 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469383486 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469383491 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1685469383494 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Timing Analyzer " "Smart recompilation skipped module Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469383497 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Design Software" 0 -1 1685469383499 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685469383499 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469441752 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469441757 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469441762 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1685469441766 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Timing Analyzer " "Smart recompilation skipped module Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469441769 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Design Software" 0 -1 1685469441771 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685469441771 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469449938 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469449952 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469449957 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1685469449959 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Timing Analyzer " "Smart recompilation skipped module Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469449962 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Design Software" 0 -1 1685469449965 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685469449965 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469599332 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469599336 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469599341 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1685469599347 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Timing Analyzer " "Smart recompilation skipped module Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469599350 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Design Software" 0 -1 1685469599352 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685469599352 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469624799 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469624803 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469624811 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1685469624815 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Timing Analyzer " "Smart recompilation skipped module Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469624817 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Design Software" 0 -1 1685469624820 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685469624820 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469635616 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469635621 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469635626 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1685469635630 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Timing Analyzer " "Smart recompilation skipped module Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469635633 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Design Software" 0 -1 1685469635636 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685469635636 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469657545 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469657550 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469657555 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1685469657558 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Timing Analyzer " "Smart recompilation skipped module Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469657561 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Design Software" 0 -1 1685469657564 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685469657564 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469680753 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469680758 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469680763 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1685469680766 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Timing Analyzer " "Smart recompilation skipped module Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1685469680769 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Design Software" 0 -1 1685469680771 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685469680771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685469683507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685469683507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 21:01:23 2023 " "Processing started: Tue May 30 21:01:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685469683507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1685469683507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1685469683508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1685469683784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/objects_mux_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/objects_mux_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux_all " "Found entity 1: objects_mux_all" {  } { { "RTL/VGA/objects_mux_all.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/objects_mux_all.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/VGA_Controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/VGA_Controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/valX.v 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/valX.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/TOP_KBD.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/TOP_KBD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD " "Found entity 1: TOP_KBD" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/TOP_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689749 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/lpf.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1685469689750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARDX/lpf.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/keyPad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/keyPad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/KBDINTF.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/KBDINTF.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689751 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1685469689751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689751 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(54) " "Verilog HDL information at bitrec.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/bitrec.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/bitrec.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1685469689752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARDX/bitrec.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "RTL/KEYBOARDX/simple_up_counter.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/KEYBOARDX/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/KEYBOARDX/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/Seg7/SEG7.SV 1 1 " "Found 1 design units, including 1 entities, in source file RTL/Seg7/SEG7.SV" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/TOP_AUDIO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/TOP_AUDIO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_AUDIO " "Found entity 1: TOP_AUDIO" {  } { { "RTL/AUDIO/TOP_AUDIO.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/TOP_AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/SinTable.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/SinTable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/AUDIO/prescaler.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/ToneDecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/ToneDecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/AUDIO/ToneDecoder.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/ToneDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/AUDIO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/AUDIO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "RTL/AUDIO/AUDIO.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/audio_codec_controller/i2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/audio_codec_controller/i2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DualSerial2parallel " "Found entity 1: DualSerial2parallel" {  } { { "RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/audio_codec_controller/clock_500.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/audio_codec_controller/clock_500.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689758 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "audio_codec_controller.sv(67) " "Verilog HDL Module Instantiation warning at audio_codec_controller.sv(67): ignored dangling comma in List of Port Connections" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1685469689758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Number_position.v 1 1 " "Found 1 design units, including 1 entities, in source file Number_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Number_position " "Found entity 1: Number_position" {  } { { "Number_position.v" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/Number_position.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_31P5.v 1 1 " "Found 1 design units, including 1 entities, in source file CLK_31P5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5 " "Found entity 1: CLK_31P5" {  } { { "CLK_31P5.v" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/CLK_31P5.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_31P5/CLK_31P5_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file CLK_31P5/CLK_31P5_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5_0002 " "Found entity 1: CLK_31P5_0002" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/game_controller_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/game_controller_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller_all " "Found entity 1: game_controller_all" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/game_controller_all.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_KBD_MOVING_HARTS " "Found entity 1: TOP_VGA_DEMO_KBD_MOVING_HARTS" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/object_table.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/object_table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 object_table " "Found entity 1: object_table" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/collision_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/collision_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detector " "Found entity 1: collision_detector" {  } { { "RTL/VGA/collision_detector.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/collision_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/sprite_storage.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/sprite_storage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_storage " "Found entity 1: sprite_storage" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/sprite_storage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/player_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/player_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_controller " "Found entity 1: player_controller" {  } { { "RTL/VGA/player_controller.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/player_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689766 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sprite_storage_debug.sv(23) " "Verilog HDL information at sprite_storage_debug.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/sprite_storage_debug.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/sprite_storage_debug.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1685469689766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/sprite_storage_debug.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/sprite_storage_debug.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_storage_debug " "Found entity 1: sprite_storage_debug" {  } { { "RTL/VGA/sprite_storage_debug.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/sprite_storage_debug.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689767 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "background_controller.sv(29) " "Verilog HDL information at background_controller.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/background_controller.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/background_controller.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1685469689767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/background_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/background_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_controller " "Found entity 1: background_controller" {  } { { "RTL/VGA/background_controller.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/background_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/ai_car_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/ai_car_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ai_car_controller " "Found entity 1: ai_car_controller" {  } { { "RTL/VGA/ai_car_controller.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/ai_car_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/VGA/Simple_frame_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file RTL/VGA/Simple_frame_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_frame_counter " "Found entity 1: Simple_frame_counter" {  } { { "RTL/VGA/Simple_frame_counter.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/Simple_frame_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469689768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469689768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1685469689768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1685469689768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1685469689768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_500_ena audio_codec_controller.sv(61) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(61): created implicit net for \"CLOCK_500_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1685469689768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_SDAT_ena audio_codec_controller.sv(63) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(63): created implicit net for \"CLOCK_SDAT_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1685469689768 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sprite_storage.sv(261) " "Verilog HDL Instantiation warning at sprite_storage.sv(261): instance has no name" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/sprite_storage.sv" 261 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1685469689780 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sprite_storage.sv(272) " "Verilog HDL Instantiation warning at sprite_storage.sv(272): instance has no name" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/sprite_storage.sv" 272 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1685469689781 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sprite_storage.sv(284) " "Verilog HDL Instantiation warning at sprite_storage.sv(284): instance has no name" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/sprite_storage.sv" 284 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1685469689781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_KBD_MOVING_HARTS " "Elaborating entity \"TOP_VGA_DEMO_KBD_MOVING_HARTS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1685469689842 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE RTL/VGA_BG.mif " "Can't find a definition for parameter LPM_FILE -- assuming RTL/VGA_BG.mif was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685469689844 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689844 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CARRY_CHAINS ON " "Can't find a definition for parameter AUTO_CARRY_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685469689844 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689844 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CASCADE_CHAINS ON " "Can't find a definition for parameter AUTO_CASCADE_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685469689844 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689844 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CARRY_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CARRY_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685469689844 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689844 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CASCADE_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CASCADE_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685469689844 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "player_controller inst9 " "Block or symbol \"player_controller\" of instance \"inst9\" overlaps another block or symbol" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 784 -3128 -2808 928 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1685469689844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:inst18 " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:inst18\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst18" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1472 -1528 -1304 1600 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller AUDIO:inst18\|audio_codec_controller:inst " "Elaborating entity \"audio_codec_controller\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 128 1760 2016 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 audio_codec_controller.sv(69) " "Verilog HDL assignment warning at audio_codec_controller.sv(69): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689846 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst " "Elaborating entity \"CLOCK_500\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "CLOCK_500_inst" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_500.sv(94) " "Verilog HDL assignment warning at clock_500.sv(94): truncated value with size 32 to match size of target (11)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689847 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(97) " "Verilog HDL assignment warning at clock_500.sv(97): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689847 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(98) " "Verilog HDL assignment warning at clock_500.sv(98): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689847 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_500.sv(132) " "Verilog HDL assignment warning at clock_500.sv(132): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689847 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM\[11\] 0 clock_500.sv(67) " "Net \"ROM\[11\]\" at clock_500.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685469689847 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst " "Elaborating entity \"i2c\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "i2c_inst" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689848 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACK i2c.sv(71) " "Verilog HDL or VHDL warning at i2c.sv(71): object \"ACK\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685469689848 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i i2c.sv(73) " "Verilog HDL or VHDL warning at i2c.sv(73): object \"i\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685469689848 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_1 i2c.sv(85) " "Verilog HDL warning at i2c.sv(85): object I2C_clk_1 used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685469689848 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_0_clk i2c.sv(86) " "Verilog HDL warning at i2c.sv(86): object I2C_clk_0_clk used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 86 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685469689848 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_I2C_SCLK_clk i2c.sv(87) " "Verilog HDL or VHDL warning at i2c.sv(87): object \"FPGA_I2C_SCLK_clk\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685469689848 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.sv(119) " "Verilog HDL assignment warning at i2c.sv(119): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689848 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK i2c.sv(52) " "Output port \"I2C_SCLK\" at i2c.sv(52) has no driver" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685469689848 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualSerial2parallel AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst " "Elaborating entity \"DualSerial2parallel\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "DualSerial2parallel_inst" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable AUDIO:inst18\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"AUDIO:inst18\|sintable:inst1\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst1" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 104 536 784 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(24) " "Verilog HDL assignment warning at SinTable.sv(24): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/SinTable.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689851 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter AUDIO:inst18\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"AUDIO:inst18\|addr_counter:inst9\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst9" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 448 968 1200 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689852 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler AUDIO:inst18\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"AUDIO:inst18\|prescaler:inst3\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst3" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 496 632 872 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder AUDIO:inst18\|ToneDecoder:inst4 " "Elaborating entity \"ToneDecoder\" for hierarchy \"AUDIO:inst18\|ToneDecoder:inst4\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst4" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 520 280 496 600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5 CLK_31P5:inst7 " "Elaborating entity \"CLK_31P5\" for hierarchy \"CLK_31P5:inst7\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst7" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1448 -2080 -1920 1592 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5_0002 CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst " "Elaborating entity \"CLK_31P5_0002\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\"" {  } { { "CLK_31P5.v" "clk_31p5_inst" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/CLK_31P5.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "altera_pll_i" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689869 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685469689871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1685469689871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 31.500000 MHz " "Parameter \"output_clock_frequency0\" = \"31.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689872 ""}  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1685469689872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD TOP_KBD:inst16 " "Elaborating entity \"TOP_KBD\" for hierarchy \"TOP_KBD:inst16\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst16" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1432 -2712 -2488 1656 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder TOP_KBD:inst16\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"TOP_KBD:inst16\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst2" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/TOP_KBD.bdf" { { 480 216 448 720 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689874 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(47) " "Verilog HDL assignment warning at keyPad_decoder.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/keyPad_decoder.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689875 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|TOP_KBD:inst16|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF TOP_KBD:inst16\|KBDINTF:inst " "Elaborating entity \"KBDINTF\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/TOP_KBD.bdf" { { 280 584 784 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec TOP_KBD:inst16\|KBDINTF:inst\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\|byterec:inst3\"" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "inst3" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec TOP_KBD:inst16\|KBDINTF:inst\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\|bitrec:inst4\"" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "inst4" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { { 136 536 704 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf TOP_KBD:inst16\|KBDINTF:inst\|lpf:inst5 " "Elaborating entity \"lpf\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\|lpf:inst5\"" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "inst5" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { { 136 304 456 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst10 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst10\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst10" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1520 -1264 -1080 1600 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1000 -1664 -1456 1144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(61) " "Verilog HDL assignment warning at VGA_Controller.sv(61): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689880 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(62) " "Verilog HDL assignment warning at VGA_Controller.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689880 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGA_Controller.sv(64) " "Verilog HDL assignment warning at VGA_Controller.sv(64): truncated value with size 32 to match size of target (19)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689880 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 VGA_Controller.sv(74) " "Verilog HDL assignment warning at VGA_Controller.sv(74): truncated value with size 11 to match size of target (1)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689880 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_storage sprite_storage:inst17 " "Elaborating entity \"sprite_storage\" for hierarchy \"sprite_storage:inst17\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst17" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 912 -2040 -1784 1088 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689881 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ai_car_red sprite_storage.sv(84) " "Verilog HDL or VHDL warning at sprite_storage.sv(84): object \"ai_car_red\" assigned a value but never read" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/sprite_storage.sv" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685469689899 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|sprite_storage:inst17"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_pos sprite_storage.sv(243) " "Verilog HDL or VHDL warning at sprite_storage.sv(243): object \"y_pos\" assigned a value but never read" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/sprite_storage.sv" 243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685469689899 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|sprite_storage:inst17"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "should_draw_3 sprite_storage.sv(248) " "Verilog HDL or VHDL warning at sprite_storage.sv(248): object \"should_draw_3\" assigned a value but never read" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/sprite_storage.sv" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685469689899 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|sprite_storage:inst17"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "arr sprite_storage.sv(285) " "Verilog HDL or VHDL warning at sprite_storage.sv(285): object \"arr\" assigned a value but never read" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/sprite_storage.sv" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685469689899 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|sprite_storage:inst17"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_number sprite_storage.sv(300) " "Verilog HDL or VHDL warning at sprite_storage.sv(300): object \"sprite_number\" assigned a value but never read" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/sprite_storage.sv" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685469689899 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|sprite_storage:inst17"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_offset sprite_storage.sv(301) " "Verilog HDL or VHDL warning at sprite_storage.sv(301): object \"x_offset\" assigned a value but never read" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/sprite_storage.sv" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685469689899 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|sprite_storage:inst17"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_offset sprite_storage.sv(302) " "Verilog HDL or VHDL warning at sprite_storage.sv(302): object \"y_offset\" assigned a value but never read" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/sprite_storage.sv" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685469689899 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|sprite_storage:inst17"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "car1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"car1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685469689899 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "car2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"car2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685469689899 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "car3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"car3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685469689899 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ai_car_red " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ai_car_red\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685469689899 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ai_car_yellow " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ai_car_yellow\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685469689899 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "background " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"background\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685469689899 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nums " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nums\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685469689899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detector sprite_storage:inst17\|collision_detector:comb_3 " "Elaborating entity \"collision_detector\" for hierarchy \"sprite_storage:inst17\|collision_detector:comb_3\"" {  } { { "RTL/VGA/sprite_storage.sv" "comb_3" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/sprite_storage.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_table object_table:inst1 " "Elaborating entity \"object_table\" for hierarchy \"object_table:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst1" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 792 -2488 -2168 1000 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689901 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_x object_table.sv(50) " "Verilog HDL or VHDL warning at object_table.sv(50): object \"current_x\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp1 object_table.sv(51) " "Verilog HDL or VHDL warning at object_table.sv(51): object \"tmp1\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp2 object_table.sv(52) " "Verilog HDL or VHDL warning at object_table.sv(52): object \"tmp2\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp3 object_table.sv(53) " "Verilog HDL or VHDL warning at object_table.sv(53): object \"tmp3\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "img_id object_table.sv(56) " "Verilog HDL Always Construct warning at object_table.sv(56): inferring latch(es) for variable \"img_id\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_offset object_table.sv(56) " "Verilog HDL Always Construct warning at object_table.sv(56): inferring latch(es) for variable \"x_offset\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_offset object_table.sv(56) " "Verilog HDL Always Construct warning at object_table.sv(56): inferring latch(es) for variable \"y_offset\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[0\] object_table.sv(56) " "Inferred latch for \"y_offset\[0\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[1\] object_table.sv(56) " "Inferred latch for \"y_offset\[1\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[2\] object_table.sv(56) " "Inferred latch for \"y_offset\[2\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[3\] object_table.sv(56) " "Inferred latch for \"y_offset\[3\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[4\] object_table.sv(56) " "Inferred latch for \"y_offset\[4\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[5\] object_table.sv(56) " "Inferred latch for \"y_offset\[5\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[6\] object_table.sv(56) " "Inferred latch for \"y_offset\[6\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[7\] object_table.sv(56) " "Inferred latch for \"y_offset\[7\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[8\] object_table.sv(56) " "Inferred latch for \"y_offset\[8\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[9\] object_table.sv(56) " "Inferred latch for \"y_offset\[9\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[10\] object_table.sv(56) " "Inferred latch for \"y_offset\[10\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[11\] object_table.sv(56) " "Inferred latch for \"y_offset\[11\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[12\] object_table.sv(56) " "Inferred latch for \"y_offset\[12\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[13\] object_table.sv(56) " "Inferred latch for \"y_offset\[13\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[14\] object_table.sv(56) " "Inferred latch for \"y_offset\[14\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689904 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[15\] object_table.sv(56) " "Inferred latch for \"y_offset\[15\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[16\] object_table.sv(56) " "Inferred latch for \"y_offset\[16\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[17\] object_table.sv(56) " "Inferred latch for \"y_offset\[17\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[18\] object_table.sv(56) " "Inferred latch for \"y_offset\[18\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[19\] object_table.sv(56) " "Inferred latch for \"y_offset\[19\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[20\] object_table.sv(56) " "Inferred latch for \"y_offset\[20\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[21\] object_table.sv(56) " "Inferred latch for \"y_offset\[21\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[22\] object_table.sv(56) " "Inferred latch for \"y_offset\[22\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[23\] object_table.sv(56) " "Inferred latch for \"y_offset\[23\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[24\] object_table.sv(56) " "Inferred latch for \"y_offset\[24\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[25\] object_table.sv(56) " "Inferred latch for \"y_offset\[25\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[26\] object_table.sv(56) " "Inferred latch for \"y_offset\[26\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[27\] object_table.sv(56) " "Inferred latch for \"y_offset\[27\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[28\] object_table.sv(56) " "Inferred latch for \"y_offset\[28\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[29\] object_table.sv(56) " "Inferred latch for \"y_offset\[29\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[30\] object_table.sv(56) " "Inferred latch for \"y_offset\[30\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[31\] object_table.sv(56) " "Inferred latch for \"y_offset\[31\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[0\] object_table.sv(56) " "Inferred latch for \"x_offset\[0\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[1\] object_table.sv(56) " "Inferred latch for \"x_offset\[1\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[2\] object_table.sv(56) " "Inferred latch for \"x_offset\[2\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[3\] object_table.sv(56) " "Inferred latch for \"x_offset\[3\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[4\] object_table.sv(56) " "Inferred latch for \"x_offset\[4\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[5\] object_table.sv(56) " "Inferred latch for \"x_offset\[5\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[6\] object_table.sv(56) " "Inferred latch for \"x_offset\[6\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[7\] object_table.sv(56) " "Inferred latch for \"x_offset\[7\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[8\] object_table.sv(56) " "Inferred latch for \"x_offset\[8\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[9\] object_table.sv(56) " "Inferred latch for \"x_offset\[9\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[10\] object_table.sv(56) " "Inferred latch for \"x_offset\[10\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[11\] object_table.sv(56) " "Inferred latch for \"x_offset\[11\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[12\] object_table.sv(56) " "Inferred latch for \"x_offset\[12\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[13\] object_table.sv(56) " "Inferred latch for \"x_offset\[13\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[14\] object_table.sv(56) " "Inferred latch for \"x_offset\[14\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[15\] object_table.sv(56) " "Inferred latch for \"x_offset\[15\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[16\] object_table.sv(56) " "Inferred latch for \"x_offset\[16\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[17\] object_table.sv(56) " "Inferred latch for \"x_offset\[17\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[18\] object_table.sv(56) " "Inferred latch for \"x_offset\[18\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[19\] object_table.sv(56) " "Inferred latch for \"x_offset\[19\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[20\] object_table.sv(56) " "Inferred latch for \"x_offset\[20\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[21\] object_table.sv(56) " "Inferred latch for \"x_offset\[21\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[22\] object_table.sv(56) " "Inferred latch for \"x_offset\[22\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[23\] object_table.sv(56) " "Inferred latch for \"x_offset\[23\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[24\] object_table.sv(56) " "Inferred latch for \"x_offset\[24\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[25\] object_table.sv(56) " "Inferred latch for \"x_offset\[25\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[26\] object_table.sv(56) " "Inferred latch for \"x_offset\[26\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[27\] object_table.sv(56) " "Inferred latch for \"x_offset\[27\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[28\] object_table.sv(56) " "Inferred latch for \"x_offset\[28\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[29\] object_table.sv(56) " "Inferred latch for \"x_offset\[29\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[30\] object_table.sv(56) " "Inferred latch for \"x_offset\[30\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[31\] object_table.sv(56) " "Inferred latch for \"x_offset\[31\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[0\] object_table.sv(56) " "Inferred latch for \"img_id\[0\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[1\] object_table.sv(56) " "Inferred latch for \"img_id\[1\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[2\] object_table.sv(56) " "Inferred latch for \"img_id\[2\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[3\] object_table.sv(56) " "Inferred latch for \"img_id\[3\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[4\] object_table.sv(56) " "Inferred latch for \"img_id\[4\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[5\] object_table.sv(56) " "Inferred latch for \"img_id\[5\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[6\] object_table.sv(56) " "Inferred latch for \"img_id\[6\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[7\] object_table.sv(56) " "Inferred latch for \"img_id\[7\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[8\] object_table.sv(56) " "Inferred latch for \"img_id\[8\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[9\] object_table.sv(56) " "Inferred latch for \"img_id\[9\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[10\] object_table.sv(56) " "Inferred latch for \"img_id\[10\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[11\] object_table.sv(56) " "Inferred latch for \"img_id\[11\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689905 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[12\] object_table.sv(56) " "Inferred latch for \"img_id\[12\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[13\] object_table.sv(56) " "Inferred latch for \"img_id\[13\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[14\] object_table.sv(56) " "Inferred latch for \"img_id\[14\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[15\] object_table.sv(56) " "Inferred latch for \"img_id\[15\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[16\] object_table.sv(56) " "Inferred latch for \"img_id\[16\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[17\] object_table.sv(56) " "Inferred latch for \"img_id\[17\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[18\] object_table.sv(56) " "Inferred latch for \"img_id\[18\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[19\] object_table.sv(56) " "Inferred latch for \"img_id\[19\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[20\] object_table.sv(56) " "Inferred latch for \"img_id\[20\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[21\] object_table.sv(56) " "Inferred latch for \"img_id\[21\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[22\] object_table.sv(56) " "Inferred latch for \"img_id\[22\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[23\] object_table.sv(56) " "Inferred latch for \"img_id\[23\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[24\] object_table.sv(56) " "Inferred latch for \"img_id\[24\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[25\] object_table.sv(56) " "Inferred latch for \"img_id\[25\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[26\] object_table.sv(56) " "Inferred latch for \"img_id\[26\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[27\] object_table.sv(56) " "Inferred latch for \"img_id\[27\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[28\] object_table.sv(56) " "Inferred latch for \"img_id\[28\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[29\] object_table.sv(56) " "Inferred latch for \"img_id\[29\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[30\] object_table.sv(56) " "Inferred latch for \"img_id\[30\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[31\] object_table.sv(56) " "Inferred latch for \"img_id\[31\]\" at object_table.sv(56)" {  } { { "RTL/VGA/object_table.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/object_table.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685469689906 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_controller background_controller:inst11 " "Elaborating entity \"background_controller\" for hierarchy \"background_controller:inst11\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst11" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 968 -2832 -2600 1080 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ai_car_controller ai_car_controller:inst4 " "Elaborating entity \"ai_car_controller\" for hierarchy \"ai_car_controller:inst4\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst4" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 920 -3344 -3040 1064 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst12 " "Elaborating entity \"random\" for hierarchy \"random:inst12\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst12" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 584 -3568 -3352 696 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689909 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689909 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689909 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/KEYBOARDX/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689909 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_controller player_controller:inst9 " "Elaborating entity \"player_controller\" for hierarchy \"player_controller:inst9\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst9" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 784 -3128 -2808 928 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_controller.sv(65) " "Verilog HDL assignment warning at player_controller.sv(65): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_controller.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/player_controller.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689911 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|player_controller:inst9"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "death_animation " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"death_animation\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685469689911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Simple_frame_counter Simple_frame_counter:inst14 " "Elaborating entity \"Simple_frame_counter\" for hierarchy \"Simple_frame_counter:inst14\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst14" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1184 -2480 -2264 1296 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller_all game_controller_all:inst2 " "Elaborating entity \"game_controller_all\" for hierarchy \"game_controller_all:inst2\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst2" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1104 -3504 -3264 1216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_controller_all.sv(33) " "Verilog HDL assignment warning at game_controller_all.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/game_controller_all.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689913 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|game_controller_all:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_controller_all.sv(34) " "Verilog HDL assignment warning at game_controller_all.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/game_controller_all.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685469689913 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|game_controller_all:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux_all objects_mux_all:inst20 " "Elaborating entity \"objects_mux_all\" for hierarchy \"objects_mux_all:inst20\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst20" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 832 -1608 -1424 912 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom:inst5 " "Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst5" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1685469689921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom:inst5 " "Instantiated megafunction \"lpm_rom:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CARRY_CHAINS ON " "Parameter \"AUTO_CARRY_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CASCADE_CHAINS ON " "Parameter \"AUTO_CASCADE_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CARRY_BUFFERS OFF " "Parameter \"IGNORE_CARRY_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CASCADE_BUFFERS OFF " "Parameter \"IGNORE_CASCADE_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE RTL/VGA_BG.mif " "Parameter \"LPM_FILE\" = \"RTL/VGA_BG.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 307200 " "Parameter \"LPM_NUMWORDS\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 19 " "Parameter \"LPM_WIDTHAD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689921 ""}  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1685469689921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom:inst5\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"lpm_rom:inst5\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "/home/arie/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689948 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:inst5\|altrom:srom lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom:inst5\"" {  } { { "lpm_rom.tdf" "" { Text "/home/arie/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "/home/arie/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689963 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"lpm_rom:inst5\"" {  } { { "altrom.tdf" "" { Text "/home/arie/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469689972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8071 " "Found entity 1: altsyncram_8071" {  } { { "db/altsyncram_8071.tdf" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/db/altsyncram_8071.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469690046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469690046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8071 lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated " "Elaborating entity \"altsyncram_8071\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/arie/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469690047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469690083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469690083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|decode_s2a:rden_decode " "Elaborating entity \"decode_s2a\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|decode_s2a:rden_decode\"" {  } { { "db/altsyncram_8071.tdf" "rden_decode" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/db/altsyncram_8071.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469690083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685469690122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1685469690122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|mux_jhb:mux2 " "Elaborating entity \"mux_jhb\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|mux_jhb:mux2\"" {  } { { "db/altsyncram_8071.tdf" "mux2" { Text "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/db/altsyncram_8071.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1685469690122 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1685469690574 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file /home/arie/Downloads/Project/RoadFighterVL-test/RoadFighterVL/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1685469690611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "814 " "Peak virtual memory: 814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685469690623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 21:01:30 2023 " "Processing ended: Tue May 30 21:01:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685469690623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685469690623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685469690623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1685469690623 ""}
