<html><body><samp><pre>
<!@TC:1705042364>
#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: F:\MySoftware\MicroChip\SynplifyPro
#OS: Windows 10 or later
#Hostname: DESKTOP-R1EC6M9

# Fri Jan 12 14:52:44 2024

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: F:\MySoftware\MicroChip\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-R1EC6M9

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1705042367> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: F:\MySoftware\MicroChip\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-R1EC6M9

Implementation : synthesis
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1705042367> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1705042367> | Running Verilog Compiler in System Verilog mode 

@I::"F:\MySoftware\MicroChip\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"F:\MySoftware\MicroChip\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"F:\MySoftware\MicroChip\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"F:\MySoftware\MicroChip\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"F:\MySoftware\MicroChip\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:4065:13:4065:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4065)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:4096:13:4096:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4096)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:4142:13:4142:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4142)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:4253:13:4253:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4253)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:4437:13:4437:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4437)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:4478:13:4478:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4478)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:4504:13:4504:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4504)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:4521:13:4521:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4521)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:4598:13:4598:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4598)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:5362:13:5362:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5362)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:6172:13:6172:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6172)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:6281:13:6281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6281)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:6319:13:6319:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6319)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:6392:13:6392:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6392)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:7281:13:7281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7281)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:8338:13:8338:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8338)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:9297:13:9297:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9297)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:10033:13:10033:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10033)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:10748:13:10748:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10748)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:10782:13:10782:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10782)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:10818:13:10818:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10818)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:10865:13:10865:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10865)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:10899:13:10899:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10899)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:11765:13:11765:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11765)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:12808:13:12808:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12808)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:12820:15:12820:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12820)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:12831:13:12831:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12831)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:12844:13:12844:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12844)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

@I::"F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\PF_CCC_C0\PF_CCC_C0_0\pll_ext_feedback_mode_soft_logic.v" (library work)
@I::"F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"F:\MyTemporary\Github\PFSoC\ZDragonFly\hdl\ZLED_Indicator.v" (library work)
@I::"F:\MyTemporary\Github\PFSoC\ZDragonFly\hdl\ZLED_Reactor.v" (library work)
@I::"F:\MyTemporary\Github\PFSoC\ZDragonFly\hdl\ZSwitch_Detector.v" (library work)
@I::"F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\ZSwitch_Module\ZSwitch_Module.v" (library work)
@I::"F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\ZDragonFly\ZDragonFly.v" (library work)
@I::"F:\MyTemporary\Github\PFSoC\ZDragonFly\component\MSS_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\MSS_syn_comps.v:798:13:798:26:@W:CG100:@XP_MSG">MSS_syn_comps.v(798)</a><!@TM:1705042367> | User defined pragma syn_black_box detected</font>

Verilog syntax check successful!
File F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v changed - recompiling
File F:\MyTemporary\Github\PFSoC\ZDragonFly\component\MSS_syn_comps.v changed - recompiling
Selecting top level module ZDragonFly
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\PF_CCC_C0\PF_CCC_C0_0\pll_ext_feedback_mode_soft_logic.v:14:7:14:54:@N:CG364:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(14)</a><!@TM:1705042367> | Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL in library work.

	NUM_CLK_CYCLES_TO_WAIT_AFTER_DISABLING_DIVIDERS=16'b0111110100000000
	NUM_CLK_CYCLES_TO_WAIT_AFTER_ENABLING_DIVIDERS=16'b0111110100000000
	IDLE=32'b00000000000000000000000000000000
	Step_1=32'b00000000000000000000000000000001
	Step_2=32'b00000000000000000000000000000010
	Step_3=32'b00000000000000000000000000000011
	Step_4=32'b00000000000000000000000000000100
	Step_5=32'b00000000000000000000000000000101
	Step_6=32'b00000000000000000000000000000110
   Generated name = PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s
Running optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s .......
Finished optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MySoftware\MicroChip\SynplifyPro\lib\generic\acg5.v:489:7:489:13:@N:CG364:@XP_MSG">acg5.v(489)</a><!@TM:1705042367> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v:45:12:45:22:@W:CG168:@XP_MSG">PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(45)</a><!@TM:1705042367> | Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:3694:7:3694:10:@N:CG364:@XP_MSG">polarfire_syn_comps.v(3694)</a><!@TM:1705042367> | Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MySoftware\MicroChip\SynplifyPro\lib\generic\acg5.v:504:7:504:10:@N:CG364:@XP_MSG">acg5.v(504)</a><!@TM:1705042367> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MySoftware\MicroChip\SynplifyPro\lib\generic\acg5.v:500:7:500:10:@N:CG364:@XP_MSG">acg5.v(500)</a><!@TM:1705042367> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(5)</a><!@TM:1705042367> | Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PF_CCC in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v:49:43:49:44:@W:CG781:@XP_MSG">PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(49)</a><!@TM:1705042367> | Input BYPASS_EN_N on instance pll_inst_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\PF_CCC_C0\PF_CCC_C0.v:264:7:264:16:@N:CG364:@XP_MSG">PF_CCC_C0.v(264)</a><!@TM:1705042367> | Synthesizing module PF_CCC_C0 in library work.
Running optimization stage 1 on PF_CCC_C0 .......
Finished optimization stage 1 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\polarfire_syn_comps.v:2199:7:2199:19:@N:CG364:@XP_MSG">polarfire_syn_comps.v(2199)</a><!@TM:1705042367> | Synthesizing module OSC_RC160MHZ in library work.
Running optimization stage 1 on OSC_RC160MHZ .......
Finished optimization stage 1 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v(5)</a><!@TM:1705042367> | Synthesizing module PF_OSC_C0_PF_OSC_C0_0_PF_OSC in library work.
Running optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v:15:8:15:16:@W:CL168:@XP_MSG">PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v(15)</a><!@TM:1705042367> | Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Finished optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\PF_OSC_C0\PF_OSC_C0.v:27:7:27:16:@N:CG364:@XP_MSG">PF_OSC_C0.v(27)</a><!@TM:1705042367> | Synthesizing module PF_OSC_C0 in library work.
Running optimization stage 1 on PF_OSC_C0 .......
Finished optimization stage 1 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\hdl\ZLED_Indicator.v:21:7:21:21:@N:CG364:@XP_MSG">ZLED_Indicator.v(21)</a><!@TM:1705042367> | Synthesizing module ZLED_Indicator in library work.
Running optimization stage 1 on ZLED_Indicator .......
Finished optimization stage 1 on ZLED_Indicator (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\hdl\ZLED_Reactor.v:21:7:21:19:@N:CG364:@XP_MSG">ZLED_Reactor.v(21)</a><!@TM:1705042367> | Synthesizing module ZLED_Reactor in library work.
Running optimization stage 1 on ZLED_Reactor .......
Finished optimization stage 1 on ZLED_Reactor (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\hdl\ZSwitch_Detector.v:21:7:21:23:@N:CG364:@XP_MSG">ZSwitch_Detector.v(21)</a><!@TM:1705042367> | Synthesizing module ZSwitch_Detector in library work.
Running optimization stage 1 on ZSwitch_Detector .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\hdl\ZSwitch_Detector.v:54:0:54:6:@A:CL282:@XP_MSG">ZSwitch_Detector.v(54)</a><!@TM:1705042367> | Feedback mux created for signal oSwUp. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\hdl\ZSwitch_Detector.v:54:0:54:6:@A:CL282:@XP_MSG">ZSwitch_Detector.v(54)</a><!@TM:1705042367> | Feedback mux created for signal oSwDown. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\hdl\ZSwitch_Detector.v:54:0:54:6:@A:CL282:@XP_MSG">ZSwitch_Detector.v(54)</a><!@TM:1705042367> | Feedback mux created for signal CNT1[20:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on ZSwitch_Detector (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\ZSwitch_Module\ZSwitch_Module.v:9:7:9:21:@N:CG364:@XP_MSG">ZSwitch_Module.v(9)</a><!@TM:1705042367> | Synthesizing module ZSwitch_Module in library work.
Running optimization stage 1 on ZSwitch_Module .......
Finished optimization stage 1 on ZSwitch_Module (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\ZDragonFly\ZDragonFly.v:9:7:9:17:@N:CG364:@XP_MSG">ZDragonFly.v(9)</a><!@TM:1705042367> | Synthesizing module ZDragonFly in library work.
Running optimization stage 1 on ZDragonFly .......
Finished optimization stage 1 on ZDragonFly (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Running optimization stage 2 on ZDragonFly .......
Finished optimization stage 2 on ZDragonFly (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on ZSwitch_Module .......
Finished optimization stage 2 on ZSwitch_Module (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on ZSwitch_Detector .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\hdl\ZSwitch_Detector.v:54:0:54:6:@W:CL190:@XP_MSG">ZSwitch_Detector.v(54)</a><!@TM:1705042367> | Optimizing register bit iStep[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\hdl\ZSwitch_Detector.v:54:0:54:6:@W:CL190:@XP_MSG">ZSwitch_Detector.v(54)</a><!@TM:1705042367> | Optimizing register bit iStep[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\hdl\ZSwitch_Detector.v:54:0:54:6:@W:CL190:@XP_MSG">ZSwitch_Detector.v(54)</a><!@TM:1705042367> | Optimizing register bit iStep[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\hdl\ZSwitch_Detector.v:54:0:54:6:@W:CL190:@XP_MSG">ZSwitch_Detector.v(54)</a><!@TM:1705042367> | Optimizing register bit iStep[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\hdl\ZSwitch_Detector.v:54:0:54:6:@W:CL190:@XP_MSG">ZSwitch_Detector.v(54)</a><!@TM:1705042367> | Optimizing register bit iStep[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\hdl\ZSwitch_Detector.v:54:0:54:6:@W:CL279:@XP_MSG">ZSwitch_Detector.v(54)</a><!@TM:1705042367> | Pruning register bits 7 to 3 of iStep[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on ZSwitch_Detector (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on ZLED_Reactor .......
Finished optimization stage 2 on ZLED_Reactor (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on ZLED_Indicator .......
Finished optimization stage 2 on ZLED_Indicator (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on PF_OSC_C0 .......
Finished optimization stage 2 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
Finished optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on OSC_RC160MHZ .......
Finished optimization stage 2 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on PF_CCC_C0 .......
Finished optimization stage 2 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\component\work\PF_CCC_C0\PF_CCC_C0_0\pll_ext_feedback_mode_soft_logic.v:40:0:40:6:@N:CL201:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(40)</a><!@TM:1705042367> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\synwork\layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 99MB peak: 99MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:52:47 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: F:\MySoftware\MicroChip\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-R1EC6M9

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1705042367> | Running in 64-bit mode 
File F:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:52:47 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\synwork\ZDragonFly_comp.rt.csv:@XP_FILE">ZDragonFly_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:52:47 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1705042364>
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: F:\MySoftware\MicroChip\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-R1EC6M9

Implementation : synthesis
<a name=compilerReport10></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1705042368> | Running in 64-bit mode 
File F:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\synwork\ZDragonFly_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:52:48 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1705042364>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1705042364>
# Fri Jan 12 14:52:49 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: F:\MySoftware\MicroChip\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-R1EC6M9

Implementation : synthesis
<a name=mapperReport23></a>Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 137MB)

Reading constraint file: F:\MyTemporary\Github\PFSoC\ZDragonFly\designer\ZDragonFly\synthesis.fdc
Linked File:  <a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\ZDragonFly_scck.rpt:@XP_FILE">ZDragonFly_scck.rpt</a>
See clock summary report "F:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\ZDragonFly_scck.rpt"
@N:<a href="@N:MF472:@XP_HELP">MF472</a> : <!@TM:1705042370> | Synthesis running in Automatic Compile Point mode 
@N:<a href="@N:MF474:@XP_HELP">MF474</a> : <!@TM:1705042370> | No compile point is identified in Automatic Compile Point mode 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1705042370> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1705042370> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1705042370> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 137MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 137MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 137MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 137MB)

NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\zdragonfly\zdragonfly.v:116:15:116:31:@W:BN132:@XP_MSG">zdragonfly.v(116)</a><!@TM:1705042370> | Removing user instance ZLED_Indicator_2 because it is equivalent to instance ZLED_Indicator_0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)

@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\zswitch_module\zswitch_module.v:96:17:96:35:@N:BN115:@XP_MSG">zswitch_module.v(96)</a><!@TM:1705042370> | Removing instance ZSwitch_Detector_0 (in view: work.ZSwitch_Module(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\zswitch_module\zswitch_module.v:107:17:107:35:@N:BN115:@XP_MSG">zswitch_module.v(107)</a><!@TM:1705042370> | Removing instance ZSwitch_Detector_1 (in view: work.ZSwitch_Module(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\zswitch_module\zswitch_module.v:118:17:118:35:@N:BN115:@XP_MSG">zswitch_module.v(118)</a><!@TM:1705042370> | Removing instance ZSwitch_Detector_2 (in view: work.ZSwitch_Module(verilog)) because it does not drive other instances.
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1705042370> | Promoting Net iClk on CLKINT  I_1  
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1705042370> | Applying syn_allowed_resources blockrams=812 on top level netlist ZDragonFly  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)



<a name=mapperReport24></a>Clock Summary</a>
******************

          Start                                                               Requested     Requested     Clock        Clock          Clock
Level     Clock                                                               Frequency     Period        Type         Group          Load 
-------------------------------------------------------------------------------------------------------------------------------------------
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     62   
                                                                                                                                           
0 -       ZDragonFly|iClk                                                     100.0 MHz     10.000        inferred     (multiple)     33   
                                                                                                                                           
0 -       PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock         100.0 MHz     10.000        inferred     (multiple)     26   
===========================================================================================================================================



Clock Load Summary
***********************

                                                                    Clock     Source                                                  Clock Pin                                          Non-clock Pin     Non-clock Pin                                
Clock                                                               Load      Pin                                                     Seq Example                                        Seq Example       Comb Example                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     62        PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)            ZSwitch_Module_0.ZSwitch_Detector_3.SwDelay1.C     -                 PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)     
                                                                                                                                                                                                                                                        
ZDragonFly|iClk                                                     33        iClk(port)                                              ZLED_Indicator_1.oLed.C                            -                 I_1.A(CLKINT)                                
                                                                                                                                                                                                                                                        
PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock         26        PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160.CLK(OSC_RC160MHZ)     PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0       -                 PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160_INT.I(BUFG)
========================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\hdl\zled_indicator.v:27:0:27:6:@W:MT530:@XP_MSG">zled_indicator.v(27)</a><!@TM:1705042370> | Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 62 sequential elements including ZLED_Indicator_0.CNT1[31:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\hdl\zled_indicator.v:27:0:27:6:@W:MT530:@XP_MSG">zled_indicator.v(27)</a><!@TM:1705042370> | Found inferred clock ZDragonFly|iClk which controls 33 sequential elements including ZLED_Indicator_1.CNT1[31:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:40:0:40:6:@W:MT530:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(40)</a><!@TM:1705042370> | Found inferred clock PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock which controls 26 sequential elements including PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state[6:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1705042370> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1705042370> | Writing default property annotation file F:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\ZDragonFly.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)

Encoding state machine state[6:0] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 176MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:52:50 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1705042364>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1705042364>
# Fri Jan 12 14:52:50 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: F:\MySoftware\MicroChip\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-R1EC6M9

Implementation : synthesis
<a name=mapperReport37></a>Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1705042373> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1705042373> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1705042373> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)

Encoding state machine state[6:0] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)

@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:40:0:40:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(40)</a><!@TM:1705042373> | Local TMR implemented on sequential instance state[6] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:40:0:40:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(40)</a><!@TM:1705042373> | Local TMR implemented on sequential instance state[5] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:40:0:40:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(40)</a><!@TM:1705042373> | Local TMR implemented on sequential instance state[4] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:40:0:40:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(40)</a><!@TM:1705042373> | Local TMR implemented on sequential instance state[3] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:40:0:40:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(40)</a><!@TM:1705042373> | Local TMR implemented on sequential instance state[2] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:40:0:40:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(40)</a><!@TM:1705042373> | Local TMR implemented on sequential instance state[1] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:40:0:40:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(40)</a><!@TM:1705042373> | Local TMR implemented on sequential instance state[0] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[5] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[4] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[3] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[2] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[1] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[0] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance OUTx_EN_reg (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance POWERDOWN_N_reg (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[15] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[14] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[13] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[12] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[11] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[10] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[9] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[8] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[7] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))
@N:<a href="@N:MF539:@XP_HELP">MF539</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_ccc_c0\pf_ccc_c0_0\pll_ext_feedback_mode_soft_logic.v:102:0:102:6:@N:MF539:@XP_MSG">pll_ext_feedback_mode_soft_logic.v(102)</a><!@TM:1705042373> | Local TMR implemented on sequential instance clk_cycle_count[6] (in view: work.PF_CCC_C0_PF_CCC_C0_0_PLL_EXT_FEEDBACK_MODE_RTL_32000_32000_0s_1s_2s_3s_4s_5s_6s(verilog))

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 177MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     5.45ns		 256 /       170

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 178MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 178MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 178MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 179MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 179MB)

Writing Analyst data base F:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\synwork\ZDragonFly_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1705042373> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1705042373> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1705042373> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1705042373> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1705042373> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 180MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="f:\mytemporary\github\pfsoc\zdragonfly\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v:13:17:13:26:@W:MT246:@XP_MSG">pf_osc_c0_pf_osc_c0_0_pf_osc.v(13)</a><!@TM:1705042373> | Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1705042373> | Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1705042373> | Found inferred clock ZDragonFly|iClk with period 10.00ns. Please declare a user-defined clock on port iClk.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1705042373> | Found inferred clock PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160_CLK_c.</font> 


<a name=timingReport38></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Fri Jan 12 14:52:52 2024
#


Top view:               ZDragonFly
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    F:\MyTemporary\Github\PFSoC\ZDragonFly\designer\ZDragonFly\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1705042373> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1705042373> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary39></a>Performance Summary</a>
*******************


Worst slack in design: 6.650

                                                                    Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock                                                      Frequency     Frequency     Period        Period        Slack     Type         Group     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     313.0 MHz     10.000        3.195         6.805     inferred     (multiple)
PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock         100.0 MHz     298.5 MHz     10.000        3.350         6.650     inferred     (multiple)
ZDragonFly|iClk                                                     100.0 MHz     369.3 MHz     10.000        2.708         7.292     inferred     (multiple)
=============================================================================================================================================================





<a name=clockRelationships40></a>Clock Relationships</a>
*******************

Clocks                                                                                                                            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                         Ending                                                           |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  10.000      6.805  |  No paths    -      |  No paths    -      |  No paths    -    
ZDragonFly|iClk                                                  ZDragonFly|iClk                                                  |  10.000      7.292  |  No paths    -      |  No paths    -      |  No paths    -    
PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock      PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock      |  No paths    -      |  10.000      6.650  |  No paths    -      |  No paths    -    
========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo41></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport42></a>Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock</a>
====================================



<a name=startingSlack43></a>Starting Points with Worst Slack</a>
********************************

                                                 Starting                                                                                          Arrival          
Instance                                         Reference                                                           Type     Pin     Net          Time        Slack
                                                 Clock                                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ZSwitch_Module_0.ZSwitch_Detector_3.iStep[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       iStep[1]     0.257       6.805
ZSwitch_Module_0.ZSwitch_Detector_3.iStep[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       iStep[0]     0.257       6.849
ZSwitch_Module_0.ZSwitch_Detector_3.iStep[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       iStep[2]     0.257       6.887
ZSwitch_Module_0.ZSwitch_Detector_3.CNT1[8]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       CNT1[8]      0.237       7.067
ZSwitch_Module_0.ZSwitch_Detector_3.CNT1[1]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       CNT1[1]      0.237       7.105
ZSwitch_Module_0.ZSwitch_Detector_3.CNT1[11]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       CNT1[11]     0.237       7.186
ZSwitch_Module_0.ZSwitch_Detector_3.SwDelay2     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SwDelay2     0.257       7.198
ZSwitch_Module_0.ZSwitch_Detector_3.CNT1[5]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       CNT1[5]      0.257       7.202
ZSwitch_Module_0.ZSwitch_Detector_3.CNT1[3]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       CNT1[3]      0.237       7.225
ZSwitch_Module_0.ZSwitch_Detector_3.CNT1[12]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       CNT1[12]     0.237       7.241
====================================================================================================================================================================


<a name=endingSlack44></a>Ending Points with Worst Slack</a>
******************************

                                                 Starting                                                                                            Required          
Instance                                         Reference                                                           Type     Pin     Net            Time         Slack
                                                 Clock                                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ZSwitch_Module_0.ZSwitch_Detector_3.iStep[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_41_i         10.000       6.805
ZSwitch_Module_0.ZSwitch_Detector_3.iStep[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_35_i         10.000       6.824
ZSwitch_Module_0.ZSwitch_Detector_3.iStep[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_45_i         10.000       6.904
ZLED_Indicator_0.CNT1[0]                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       CNT1_3[0]      10.000       7.292
ZLED_Indicator_0.CNT1[6]                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       CNT1_3[6]      10.000       7.292
ZLED_Indicator_0.CNT1[11]                        PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       CNT1_3[11]     10.000       7.292
ZLED_Indicator_0.CNT1[12]                        PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       CNT1_3[12]     10.000       7.292
ZLED_Indicator_0.CNT1[13]                        PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       CNT1_3[13]     10.000       7.292
ZLED_Indicator_0.CNT1[14]                        PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       CNT1_3[14]     10.000       7.292
ZLED_Indicator_0.CNT1[16]                        PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       CNT1_3[16]     10.000       7.292
=======================================================================================================================================================================



<a name=worstPaths45></a>Worst Path Information</a>
<a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\ZDragonFly.srr:srsfF:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\ZDragonFly.srs:fp:63422:65207:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      3.195
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.805

    Number of logic level(s):                4
    Starting point:                          ZSwitch_Module_0.ZSwitch_Detector_3.iStep[1] / Q
    Ending point:                            ZSwitch_Module_0.ZSwitch_Detector_3.iStep[1] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
ZSwitch_Module_0.ZSwitch_Detector_3.iStep[1]               SLE      Q        Out     0.257     0.257 r     -         
iStep[1]                                                   Net      -        -       0.766     -           10        
ZSwitch_Module_0.ZSwitch_Detector_3.iStep_RNI3993_1[1]     CFG3     C        In      -         1.024 r     -         
ZSwitch_Module_0.ZSwitch_Detector_3.iStep_RNI3993_1[1]     CFG3     Y        Out     0.156     1.180 f     -         
un1_iStep_7_i                                              Net      -        -       0.645     -           3         
ZSwitch_Module_0.ZSwitch_Detector_3.iStep_RNI6II6_0[1]     CFG2     A        In      -         1.825 f     -         
ZSwitch_Module_0.ZSwitch_Detector_3.iStep_RNI6II6_0[1]     CFG2     Y        Out     0.056     1.881 r     -         
N_27                                                       Net      -        -       0.665     -           4         
ZSwitch_Module_0.ZSwitch_Detector_3.iStep_RNO_0[1]         CFG4     D        In      -         2.545 r     -         
ZSwitch_Module_0.ZSwitch_Detector_3.iStep_RNO_0[1]         CFG4     Y        Out     0.274     2.819 r     -         
N_62_mux                                                   Net      -        -       0.139     -           1         
ZSwitch_Module_0.ZSwitch_Detector_3.iStep_RNO[1]           CFG3     B        In      -         2.958 r     -         
ZSwitch_Module_0.ZSwitch_Detector_3.iStep_RNO[1]           CFG3     Y        Out     0.098     3.056 r     -         
N_41_i                                                     Net      -        -       0.139     -           1         
ZSwitch_Module_0.ZSwitch_Detector_3.iStep[1]               SLE      D        In      -         3.195 r     -         
=====================================================================================================================
Total path delay (propagation time + setup) of 3.195 is 0.840(26.3%) logic and 2.355(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport46></a>Detailed Report for Clock: PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock</a>
====================================



<a name=startingSlack47></a>Starting Points with Worst Slack</a>
********************************

                                                                                           Starting                                                                                                            Arrival          
Instance                                                                                   Reference                                                       Type     Pin     Net                                Time        Slack
                                                                                           Clock                                                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.clk_cycle_count_tmr1[11]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      Q       clk_cycle_countvl_orbuf_out_9      0.257       6.650
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.clk_cycle_count_tmr1[8]      PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      Q       clk_cycle_countvl_orbuf_out_12     0.237       6.650
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.clk_cycle_count_tmr1[9]      PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      Q       clk_cycle_countvl_orbuf_out_11     0.257       6.698
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.clk_cycle_count_tmr1[13]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      Q       clk_cycle_countvl_orbuf_out_7      0.237       6.699
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.clk_cycle_count_tmr2[11]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      Q       clk_cycle_count_tmr2[11]           0.257       6.726
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.clk_cycle_count_tmr1[14]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      Q       clk_cycle_countvl_orbuf_out_6      0.237       6.730
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.clk_cycle_count_tmr2[8]      PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      Q       clk_cycle_count_tmr2[8]            0.237       6.730
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.clk_cycle_count_tmr1[12]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      Q       clk_cycle_countvl_orbuf_out_8      0.257       6.744
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.clk_cycle_count_tmr3[11]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      Q       clk_cycle_count_tmr3[11]           0.257       6.764
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.clk_cycle_count_tmr3[8]      PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      Q       clk_cycle_count_tmr3[8]            0.237       6.766
================================================================================================================================================================================================================================


<a name=endingSlack48></a>Ending Points with Worst Slack</a>
******************************

                                                                                Starting                                                                                         Required          
Instance                                                                        Reference                                                       Type     Pin     Net             Time         Slack
                                                                                Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_tmr1[1]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      D       state_ns[1]     10.000       6.650
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_tmr1[3]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      D       state_ns[3]     10.000       6.650
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_tmr1[5]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      D       state_ns[5]     10.000       6.650
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_tmr2[1]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      D       state_ns[1]     10.000       6.650
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_tmr2[3]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      D       state_ns[3]     10.000       6.650
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_tmr2[5]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      D       state_ns[5]     10.000       6.650
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_tmr3[1]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      D       state_ns[1]     10.000       6.650
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_tmr3[3]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      D       state_ns[3]     10.000       6.650
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_tmr3[5]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      D       state_ns[5]     10.000       6.650
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_tmr1[2]     PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock     SLE      D       N_129_i         10.000       6.668
===================================================================================================================================================================================================



<a name=worstPaths49></a>Worst Path Information</a>
<a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\ZDragonFly.srr:srsfF:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\ZDragonFly.srs:fp:73815:76200:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      3.350
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.650

    Number of logic level(s):                4
    Starting point:                          PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.clk_cycle_count_tmr1[11] / Q
    Ending point:                            PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_tmr1[1] / D
    The start point is clocked by            PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.clk_cycle_count_tmr1[11]             SLE      Q        Out     0.257     0.257 r     -         
clk_cycle_countvl_orbuf_out_9                                                                      Net      -        -       0.139     -           1         
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.clk_cycle_count_voter_SYN_VL[11]     CFG3     C        In      -         0.397 r     -         
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.clk_cycle_count_voter_SYN_VL[11]     CFG3     Y        Out     0.175     0.571 r     -         
clk_cycle_count[11]                                                                                Net      -        -       0.645     -           3         
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_ns_i_a2_7[0]                   CFG4     D        In      -         1.216 r     -         
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_ns_i_a2_7[0]                   CFG4     Y        Out     0.250     1.467 f     -         
state_ns_i_a2_7[0]                                                                                 Net      -        -       0.139     -           1         
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_ns_i_a2[0]                     CFG4     D        In      -         1.606 f     -         
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_ns_i_a2[0]                     CFG4     Y        Out     0.226     1.832 f     -         
N_179                                                                                              Net      -        -       0.701     -           6         
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_ns[1]                          CFG4     C        In      -         2.533 f     -         
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_ns[1]                          CFG4     Y        Out     0.172     2.705 f     -         
state_ns[1]                                                                                        Net      -        -       0.645     -           3         
PF_CCC_C0_0.PF_CCC_C0_0.Pll_Ext_FeedBack_Mode_Soft_Logic_Inst.state_tmr1[1]                        SLE      D        In      -         3.350 f     -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 3.350 is 1.080(32.2%) logic and 2.270(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport50></a>Detailed Report for Clock: ZDragonFly|iClk</a>
====================================



<a name=startingSlack51></a>Starting Points with Worst Slack</a>
********************************

                              Starting                                          Arrival          
Instance                      Reference           Type     Pin     Net          Time        Slack
                              Clock                                                              
-------------------------------------------------------------------------------------------------
ZLED_Indicator_1.CNT1[18]     ZDragonFly|iClk     SLE      Q       CNT1[18]     0.237       7.292
ZLED_Indicator_1.CNT1[12]     ZDragonFly|iClk     SLE      Q       CNT1[12]     0.257       7.346
ZLED_Indicator_1.CNT1[19]     ZDragonFly|iClk     SLE      Q       CNT1[19]     0.257       7.346
ZLED_Indicator_1.CNT1[13]     ZDragonFly|iClk     SLE      Q       CNT1[13]     0.257       7.369
ZLED_Indicator_1.CNT1[22]     ZDragonFly|iClk     SLE      Q       CNT1[22]     0.257       7.422
ZLED_Indicator_1.CNT1[14]     ZDragonFly|iClk     SLE      Q       CNT1[14]     0.257       7.445
ZLED_Indicator_1.CNT1[24]     ZDragonFly|iClk     SLE      Q       CNT1[24]     0.257       7.460
ZLED_Indicator_1.CNT1[9]      ZDragonFly|iClk     SLE      Q       CNT1[9]      0.257       7.478
ZLED_Indicator_1.CNT1[16]     ZDragonFly|iClk     SLE      Q       CNT1[16]     0.257       7.484
ZLED_Indicator_1.CNT1[28]     ZDragonFly|iClk     SLE      Q       CNT1[28]     0.237       7.528
=================================================================================================


<a name=endingSlack52></a>Ending Points with Worst Slack</a>
******************************

                              Starting                                            Required          
Instance                      Reference           Type     Pin     Net            Time         Slack
                              Clock                                                                 
----------------------------------------------------------------------------------------------------
ZLED_Indicator_1.CNT1[0]      ZDragonFly|iClk     SLE      D       CNT1_3[0]      10.000       7.292
ZLED_Indicator_1.CNT1[6]      ZDragonFly|iClk     SLE      D       CNT1_3[6]      10.000       7.292
ZLED_Indicator_1.CNT1[11]     ZDragonFly|iClk     SLE      D       CNT1_3[11]     10.000       7.292
ZLED_Indicator_1.CNT1[12]     ZDragonFly|iClk     SLE      D       CNT1_3[12]     10.000       7.292
ZLED_Indicator_1.CNT1[13]     ZDragonFly|iClk     SLE      D       CNT1_3[13]     10.000       7.292
ZLED_Indicator_1.CNT1[14]     ZDragonFly|iClk     SLE      D       CNT1_3[14]     10.000       7.292
ZLED_Indicator_1.CNT1[16]     ZDragonFly|iClk     SLE      D       CNT1_3[16]     10.000       7.292
ZLED_Indicator_1.CNT1[18]     ZDragonFly|iClk     SLE      D       CNT1_3[18]     10.000       7.292
ZLED_Indicator_1.CNT1[19]     ZDragonFly|iClk     SLE      D       CNT1_3[19]     10.000       7.292
ZLED_Indicator_1.CNT1[20]     ZDragonFly|iClk     SLE      D       CNT1_3[20]     10.000       7.292
====================================================================================================



<a name=worstPaths53></a>Worst Path Information</a>
<a href="F:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\ZDragonFly.srr:srsfF:\MyTemporary\Github\PFSoC\ZDragonFly\synthesis\ZDragonFly.srs:fp:81068:82433:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      2.708
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.292

    Number of logic level(s):                4
    Starting point:                          ZLED_Indicator_1.CNT1[18] / Q
    Ending point:                            ZLED_Indicator_1.CNT1[0] / D
    The start point is clocked by            ZDragonFly|iClk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ZDragonFly|iClk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
ZLED_Indicator_1.CNT1[18]      SLE      Q        Out     0.237     0.237 f     -         
CNT1[18]                       Net      -        -       0.645     -           3         
ZLED_Indicator_1.CNT110_13     CFG4     D        In      -         0.882 f     -         
ZLED_Indicator_1.CNT110_13     CFG4     Y        Out     0.226     1.108 f     -         
CNT110_13                      Net      -        -       0.139     -           1         
ZLED_Indicator_1.CNT110_22     CFG4     D        In      -         1.248 f     -         
ZLED_Indicator_1.CNT110_22     CFG4     Y        Out     0.226     1.474 f     -         
CNT110_22                      Net      -        -       0.139     -           1         
ZLED_Indicator_1.CNT110        CFG4     B        In      -         1.613 f     -         
ZLED_Indicator_1.CNT110        CFG4     Y        Out     0.091     1.704 f     -         
CNT110                         Net      -        -       0.809     -           13        
ZLED_Indicator_1.CNT1_3[0]     CFG2     A        In      -         2.513 f     -         
ZLED_Indicator_1.CNT1_3[0]     CFG2     Y        Out     0.056     2.569 r     -         
CNT1_3[0]                      Net      -        -       0.139     -           1         
ZLED_Indicator_1.CNT1[0]       SLE      D        In      -         2.708 r     -         
=========================================================================================
Total path delay (propagation time + setup) of 2.708 is 0.836(30.9%) logic and 1.872(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 180MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 179MB peak: 180MB)

---------------------------------------
<a name=resourceUsage54></a>Resource Usage Report for ZDragonFly </a>

Mapping to part: mpfs250tfcg1152std
Cell usage:
CLKINT          3 uses
OSC_RC160MHZ    1 use
PLL             1 use
CFG1           4 uses
CFG2           41 uses
CFG3           38 uses
CFG4           57 uses

Carry cells:
ARI1            102 uses - used for arithmetic functions


Sequential Cells: 
SLE            170 uses

DSP Blocks:    0 of 784 (0%)

I/O ports: 9
I/O primitives: 6
INBUF          2 uses
OUTBUF         4 uses


Global Clock Buffers: 3

Total LUTs:    242

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  170 + 0 + 0 + 0 = 170;
Total number of LUTs after P&R:  242 + 0 + 0 + 0 = 242;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 64MB peak: 180MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Jan 12 14:52:53 2024

###########################################################]

</pre></samp></body></html>
