.. _lib_introduction:

=====
RegIf
=====

The spinal.lib.bus.regif package goals are :

* Provide things that are commonly used in hardware design (FIFO, clock crossing bridges, useful functions)
* Provide AccesType most from UVM
* Provide Ram/FIFO(writerFifo, readFifo)
* Provide 
* Provide 
* Provide 

To use features introduced in followings chapter you need, in most of cases, to ``import spinal.lib.bus.regif._`` in your sources.

.. important::
   | This package is currently under construction. Documented features could be considered as stable. 
   | Do not hesitate to use github for suggestions/bug/fixes/enhancements

.. toctree::
   :hidden:

   QuickStart 
   AccessType
   Automatic
   Ram/Fifo/Reg
   Document/index
   InterruptFactory
   Group
   ReusePart
   Security
   Developers/index
   Misc/index