{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646770207945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  8 14:10:07 2022 " "Processing started: Tue Mar  8 14:10:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646770207948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770207948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770207949 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/internal/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1646770208094 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770208128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646770208266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646770208267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215948 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/MIPS_types.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../../proj/src/TopLevel/ALU/ALU.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215953 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/TopLevel/ALU/ALU.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/Bit16_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/Bit16_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bit16_32-dataflow " "Found design unit 1: Bit16_32-dataflow" {  } { { "../../proj/src/TopLevel/ALU/Bit16_32.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/Bit16_32.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215955 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bit16_32 " "Found entity 1: Bit16_32" {  } { { "../../proj/src/TopLevel/ALU/Bit16_32.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/Bit16_32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/equalZero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/equalZero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equalZero-dataflow " "Found design unit 1: equalZero-dataflow" {  } { { "../../proj/src/TopLevel/ALU/equalZero.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/equalZero.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215957 ""} { "Info" "ISGN_ENTITY_NAME" "1 equalZero " "Found entity 1: equalZero" {  } { { "../../proj/src/TopLevel/ALU/equalZero.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/equalZero.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/AddSub_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/AddSub_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub_N-structural " "Found design unit 1: AddSub_N-structural" {  } { { "../../proj/src/TopLevel/Adders/AddSub_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/AddSub_N.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215960 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub_N " "Found entity 1: AddSub_N" {  } { { "../../proj/src/TopLevel/Adders/AddSub_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/AddSub_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-structure " "Found design unit 1: fullAdder-structure" {  } { { "../../proj/src/TopLevel/Adders/fullAdder.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/fullAdder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215962 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../../proj/src/TopLevel/Adders/fullAdder.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/fullAdder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/halfAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/halfAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder-structure " "Found design unit 1: halfAdder-structure" {  } { { "../../proj/src/TopLevel/Adders/halfAdder.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/halfAdder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215964 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "../../proj/src/TopLevel/Adders/halfAdder.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/halfAdder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/onesComp_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/onesComp_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onesComp_N-structural " "Found design unit 1: onesComp_N-structural" {  } { { "../../proj/src/TopLevel/Adders/onesComp_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/onesComp_N.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215966 ""} { "Info" "ISGN_ENTITY_NAME" "1 onesComp_N " "Found entity 1: onesComp_N" {  } { { "../../proj/src/TopLevel/Adders/onesComp_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/onesComp_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/rippleAdder_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/rippleAdder_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rippleAdder_N-structural " "Found design unit 1: rippleAdder_N-structural" {  } { { "../../proj/src/TopLevel/Adders/rippleAdder_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/rippleAdder_N.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215968 ""} { "Info" "ISGN_ENTITY_NAME" "1 rippleAdder_N " "Found entity 1: rippleAdder_N" {  } { { "../../proj/src/TopLevel/Adders/rippleAdder_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/rippleAdder_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BarrelShifter/barrelshift_layer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BarrelShifter/barrelshift_layer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelshift_layer-structural " "Found design unit 1: barrelshift_layer-structural" {  } { { "../../proj/src/TopLevel/BarrelShifter/barrelshift_layer.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BarrelShifter/barrelshift_layer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215970 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelshift_layer " "Found entity 1: barrelshift_layer" {  } { { "../../proj/src/TopLevel/BarrelShifter/barrelshift_layer.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BarrelShifter/barrelshift_layer.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BarrelShifter/barrelshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BarrelShifter/barrelshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelshifter-mixed " "Found design unit 1: barrelshifter-mixed" {  } { { "../../proj/src/TopLevel/BarrelShifter/barrelshifter.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BarrelShifter/barrelshifter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215972 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelshifter " "Found entity 1: barrelshifter" {  } { { "../../proj/src/TopLevel/BarrelShifter/barrelshifter.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BarrelShifter/barrelshifter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/TopLevel/BasicGates/andg2.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215974 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/TopLevel/BasicGates/andg2.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/TopLevel/BasicGates/invg.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215976 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/TopLevel/BasicGates/invg.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/TopLevel/BasicGates/org2.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215978 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/TopLevel/BasicGates/org2.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/TopLevel/BasicGates/xorg2.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215980 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/TopLevel/BasicGates/xorg2.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/BasicGates/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Control/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Control/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-structural " "Found design unit 1: control-structural" {  } { { "../../proj/src/TopLevel/Control/control.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Control/control.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215982 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../proj/src/TopLevel/Control/control.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Control/control.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-structural " "Found design unit 1: fetch-structural" {  } { { "../../proj/src/TopLevel/Fetch/fetch.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/fetch.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215985 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../../proj/src/TopLevel/Fetch/fetch.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/fetch.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-structural " "Found design unit 1: pc-structural" {  } { { "../../proj/src/TopLevel/Fetch/pc.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/pc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215987 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../../proj/src/TopLevel/Fetch/pc.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/pc.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/and_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/and_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_N-structural " "Found design unit 1: and_N-structural" {  } { { "../../proj/src/TopLevel/Logic/and_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/and_N.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215989 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_N " "Found entity 1: and_N" {  } { { "../../proj/src/TopLevel/Logic/and_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/and_N.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/inv_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/inv_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_N-structural " "Found design unit 1: inv_N-structural" {  } { { "../../proj/src/TopLevel/Logic/inv_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/inv_N.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215991 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_N " "Found entity 1: inv_N" {  } { { "../../proj/src/TopLevel/Logic/inv_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/inv_N.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/or_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/or_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_N-structural " "Found design unit 1: or_N-structural" {  } { { "../../proj/src/TopLevel/Logic/or_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/or_N.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215993 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_N " "Found entity 1: or_N" {  } { { "../../proj/src/TopLevel/Logic/or_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/or_N.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/xor_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/xor_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_N-structural " "Found design unit 1: xor_N-structural" {  } { { "../../proj/src/TopLevel/Logic/xor_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/xor_N.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215995 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_N " "Found entity 1: xor_N" {  } { { "../../proj/src/TopLevel/Logic/xor_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Logic/xor_N.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215998 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770215998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770215998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structure " "Found design unit 1: mux2t1-structure" {  } { { "../../proj/src/TopLevel/Mux/mux2t1.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux2t1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216000 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/TopLevel/Mux/mux2t1.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux2t1.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770216000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/TopLevel/Mux/mux2t1_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216002 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/TopLevel/Mux/mux2t1_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770216002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux32t1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux32t1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1_32-dataflow " "Found design unit 1: mux32t1_32-dataflow" {  } { { "../../proj/src/TopLevel/Mux/mux32t1_32.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux32t1_32.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216004 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1_32 " "Found entity 1: mux32t1_32" {  } { { "../../proj/src/TopLevel/Mux/mux32t1_32.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux32t1_32.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770216004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux32t1_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux32t1_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1_8-dataflow " "Found design unit 1: mux32t1_8-dataflow" {  } { { "../../proj/src/TopLevel/Mux/mux32t1_8.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux32t1_8.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216006 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1_8 " "Found entity 1: mux32t1_8" {  } { { "../../proj/src/TopLevel/Mux/mux32t1_8.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux32t1_8.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770216006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/decode5to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/decode5to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode5to1-structure " "Found design unit 1: decode5to1-structure" {  } { { "../../proj/src/TopLevel/Registers/decode5to1.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/decode5to1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216009 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode5to1 " "Found entity 1: decode5to1" {  } { { "../../proj/src/TopLevel/Registers/decode5to1.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/decode5to1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770216009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/TopLevel/Registers/dffg.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216011 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/TopLevel/Registers/dffg.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770216011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/regFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/regFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-structural " "Found design unit 1: regFile-structural" {  } { { "../../proj/src/TopLevel/Registers/regFile.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/regFile.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216013 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../../proj/src/TopLevel/Registers/regFile.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/regFile.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770216013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/reg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/reg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_N-structural " "Found design unit 1: reg_N-structural" {  } { { "../../proj/src/TopLevel/Registers/reg_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/reg_N.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216015 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_N " "Found entity 1: reg_N" {  } { { "../../proj/src/TopLevel/Registers/reg_N.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/reg_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770216015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216017 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646770216017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770216017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646770216133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646770216135 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(57) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(57): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646770216135 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_NoConnect MIPS_Processor.vhd(187) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(187): object \"s_NoConnect\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646770216136 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_31 MIPS_Processor.vhd(192) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(192): used explicit default value for signal \"s_31\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 192 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1646770216136 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_PCEN MIPS_Processor.vhd(194) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(194): used explicit default value for signal \"s_PCEN\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 194 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1646770216136 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770216234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:X_RegFile " "Elaborating entity \"regFile\" for hierarchy \"regFile:X_RegFile\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "X_RegFile" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770216259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode5to1 regFile:X_RegFile\|decode5to1:G_Decode " "Elaborating entity \"decode5to1\" for hierarchy \"regFile:X_RegFile\|decode5to1:G_Decode\"" {  } { { "../../proj/src/TopLevel/Registers/regFile.vhd" "G_Decode" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/regFile.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770216367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N regFile:X_RegFile\|reg_N:REG0 " "Elaborating entity \"reg_N\" for hierarchy \"regFile:X_RegFile\|reg_N:REG0\"" {  } { { "../../proj/src/TopLevel/Registers/regFile.vhd" "REG0" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/regFile.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770216383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg regFile:X_RegFile\|reg_N:REG0\|dffg:\\G_NBit_REG:0:REGI " "Elaborating entity \"dffg\" for hierarchy \"regFile:X_RegFile\|reg_N:REG0\|dffg:\\G_NBit_REG:0:REGI\"" {  } { { "../../proj/src/TopLevel/Registers/reg_N.vhd" "\\G_NBit_REG:0:REGI" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/reg_N.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770216399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1_32 regFile:X_RegFile\|mux32t1_32:MUX1 " "Elaborating entity \"mux32t1_32\" for hierarchy \"regFile:X_RegFile\|mux32t1_32:MUX1\"" {  } { { "../../proj/src/TopLevel/Registers/regFile.vhd" "MUX1" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Registers/regFile.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:X_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:X_ALU\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "X_ALU" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217169 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_Zero ALU.vhd(111) " "VHDL Signal Declaration warning at ALU.vhd(111): used explicit default value for signal \"s_Zero\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/ALU/ALU.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd" 111 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1646770217170 "|MIPS_Processor|ALU:X_ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_TEMP_OVERFLOW ALU.vhd(115) " "Verilog HDL or VHDL warning at ALU.vhd(115): object \"s_TEMP_OVERFLOW\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/ALU/ALU.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646770217170 "|MIPS_Processor|ALU:X_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N ALU:X_ALU\|mux2t1_N:MUX_MOVN " "Elaborating entity \"mux2t1_N\" for hierarchy \"ALU:X_ALU\|mux2t1_N:MUX_MOVN\"" {  } { { "../../proj/src/TopLevel/ALU/ALU.vhd" "MUX_MOVN" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 ALU:X_ALU\|mux2t1_N:MUX_MOVN\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"ALU:X_ALU\|mux2t1_N:MUX_MOVN\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/TopLevel/Mux/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Mux/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub_N ALU:X_ALU\|AddSub_N:ADDnSUB " "Elaborating entity \"AddSub_N\" for hierarchy \"ALU:X_ALU\|AddSub_N:ADDnSUB\"" {  } { { "../../proj/src/TopLevel/ALU/ALU.vhd" "ADDnSUB" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rippleAdder_N ALU:X_ALU\|AddSub_N:ADDnSUB\|rippleAdder_N:g_RipAdd " "Elaborating entity \"rippleAdder_N\" for hierarchy \"ALU:X_ALU\|AddSub_N:ADDnSUB\|rippleAdder_N:g_RipAdd\"" {  } { { "../../proj/src/TopLevel/Adders/AddSub_N.vhd" "g_RipAdd" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/AddSub_N.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder ALU:X_ALU\|AddSub_N:ADDnSUB\|rippleAdder_N:g_RipAdd\|fullAdder:\\G_NBit_Ripple:0:RIPPI " "Elaborating entity \"fullAdder\" for hierarchy \"ALU:X_ALU\|AddSub_N:ADDnSUB\|rippleAdder_N:g_RipAdd\|fullAdder:\\G_NBit_Ripple:0:RIPPI\"" {  } { { "../../proj/src/TopLevel/Adders/rippleAdder_N.vhd" "\\G_NBit_Ripple:0:RIPPI" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/rippleAdder_N.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder ALU:X_ALU\|AddSub_N:ADDnSUB\|rippleAdder_N:g_RipAdd\|fullAdder:\\G_NBit_Ripple:0:RIPPI\|halfAdder:g_HfA1 " "Elaborating entity \"halfAdder\" for hierarchy \"ALU:X_ALU\|AddSub_N:ADDnSUB\|rippleAdder_N:g_RipAdd\|fullAdder:\\G_NBit_Ripple:0:RIPPI\|halfAdder:g_HfA1\"" {  } { { "../../proj/src/TopLevel/Adders/fullAdder.vhd" "g_HfA1" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/fullAdder.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 ALU:X_ALU\|AddSub_N:ADDnSUB\|rippleAdder_N:g_RipAdd\|fullAdder:\\G_NBit_Ripple:0:RIPPI\|halfAdder:g_HfA1\|xorg2:g_Xor " "Elaborating entity \"xorg2\" for hierarchy \"ALU:X_ALU\|AddSub_N:ADDnSUB\|rippleAdder_N:g_RipAdd\|fullAdder:\\G_NBit_Ripple:0:RIPPI\|halfAdder:g_HfA1\|xorg2:g_Xor\"" {  } { { "../../proj/src/TopLevel/Adders/halfAdder.vhd" "g_Xor" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/halfAdder.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 ALU:X_ALU\|AddSub_N:ADDnSUB\|rippleAdder_N:g_RipAdd\|fullAdder:\\G_NBit_Ripple:0:RIPPI\|halfAdder:g_HfA1\|andg2:g_And2 " "Elaborating entity \"andg2\" for hierarchy \"ALU:X_ALU\|AddSub_N:ADDnSUB\|rippleAdder_N:g_RipAdd\|fullAdder:\\G_NBit_Ripple:0:RIPPI\|halfAdder:g_HfA1\|andg2:g_And2\"" {  } { { "../../proj/src/TopLevel/Adders/halfAdder.vhd" "g_And2" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/halfAdder.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 ALU:X_ALU\|AddSub_N:ADDnSUB\|rippleAdder_N:g_RipAdd\|fullAdder:\\G_NBit_Ripple:0:RIPPI\|org2:g_Or " "Elaborating entity \"org2\" for hierarchy \"ALU:X_ALU\|AddSub_N:ADDnSUB\|rippleAdder_N:g_RipAdd\|fullAdder:\\G_NBit_Ripple:0:RIPPI\|org2:g_Or\"" {  } { { "../../proj/src/TopLevel/Adders/fullAdder.vhd" "g_Or" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/fullAdder.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onesComp_N ALU:X_ALU\|AddSub_N:ADDnSUB\|onesComp_N:HELP " "Elaborating entity \"onesComp_N\" for hierarchy \"ALU:X_ALU\|AddSub_N:ADDnSUB\|onesComp_N:HELP\"" {  } { { "../../proj/src/TopLevel/Adders/AddSub_N.vhd" "HELP" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/AddSub_N.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg ALU:X_ALU\|AddSub_N:ADDnSUB\|onesComp_N:HELP\|invg:\\G_NBit_INV:0:INVI " "Elaborating entity \"invg\" for hierarchy \"ALU:X_ALU\|AddSub_N:ADDnSUB\|onesComp_N:HELP\|invg:\\G_NBit_INV:0:INVI\"" {  } { { "../../proj/src/TopLevel/Adders/onesComp_N.vhd" "\\G_NBit_INV:0:INVI" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Adders/onesComp_N.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_N ALU:X_ALU\|and_N:GAND " "Elaborating entity \"and_N\" for hierarchy \"ALU:X_ALU\|and_N:GAND\"" {  } { { "../../proj/src/TopLevel/ALU/ALU.vhd" "GAND" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_N ALU:X_ALU\|or_N:GOR " "Elaborating entity \"or_N\" for hierarchy \"ALU:X_ALU\|or_N:GOR\"" {  } { { "../../proj/src/TopLevel/ALU/ALU.vhd" "GOR" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_N ALU:X_ALU\|inv_N:GNOR " "Elaborating entity \"inv_N\" for hierarchy \"ALU:X_ALU\|inv_N:GNOR\"" {  } { { "../../proj/src/TopLevel/ALU/ALU.vhd" "GNOR" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_N ALU:X_ALU\|xor_N:GXOR " "Elaborating entity \"xor_N\" for hierarchy \"ALU:X_ALU\|xor_N:GXOR\"" {  } { { "../../proj/src/TopLevel/ALU/ALU.vhd" "GXOR" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalZero ALU:X_ALU\|equalZero:GZERO " "Elaborating entity \"equalZero\" for hierarchy \"ALU:X_ALU\|equalZero:GZERO\"" {  } { { "../../proj/src/TopLevel/ALU/ALU.vhd" "GZERO" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelshifter ALU:X_ALU\|barrelshifter:SHIFTER " "Elaborating entity \"barrelshifter\" for hierarchy \"ALU:X_ALU\|barrelshifter:SHIFTER\"" {  } { { "../../proj/src/TopLevel/ALU/ALU.vhd" "SHIFTER" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1_8 ALU:X_ALU\|mux32t1_8:MUX_Op " "Elaborating entity \"mux32t1_8\" for hierarchy \"ALU:X_ALU\|mux32t1_8:MUX_Op\"" {  } { { "../../proj/src/TopLevel/ALU/ALU.vhd" "MUX_Op" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/ALU/ALU.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:X_Control " "Elaborating entity \"control\" for hierarchy \"control:X_Control\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "X_Control" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770217982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:X_Fetch " "Elaborating entity \"fetch\" for hierarchy \"fetch:X_Fetch\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "X_Fetch" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770218002 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_DC1 fetch.vhd(66) " "VHDL Signal Declaration warning at fetch.vhd(66): used explicit default value for signal \"s_DC1\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/Fetch/fetch.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/fetch.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1646770218003 "|MIPS_Processor|fetch:X_Fetch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_DC2 fetch.vhd(67) " "Verilog HDL or VHDL warning at fetch.vhd(67): object \"s_DC2\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/Fetch/fetch.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/fetch.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646770218003 "|MIPS_Processor|fetch:X_Fetch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_DC3 fetch.vhd(68) " "Verilog HDL or VHDL warning at fetch.vhd(68): object \"s_DC3\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/Fetch/fetch.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/fetch.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646770218003 "|MIPS_Processor|fetch:X_Fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:X_PC " "Elaborating entity \"pc\" for hierarchy \"pc:X_PC\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "X_PC" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770218387 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_Four pc.vhd(55) " "VHDL Signal Declaration warning at pc.vhd(55): used explicit default value for signal \"s_Four\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/Fetch/pc.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/pc.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1646770218388 "|MIPS_Processor|pc:X_PC"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_DC1 pc.vhd(56) " "VHDL Signal Declaration warning at pc.vhd(56): used explicit default value for signal \"s_DC1\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/Fetch/pc.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/pc.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1646770218388 "|MIPS_Processor|pc:X_PC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_DC2 pc.vhd(57) " "Verilog HDL or VHDL warning at pc.vhd(57): object \"s_DC2\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/Fetch/pc.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/pc.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646770218388 "|MIPS_Processor|pc:X_PC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_DC3 pc.vhd(58) " "Verilog HDL or VHDL warning at pc.vhd(58): object \"s_DC3\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/Fetch/pc.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/pc.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646770218388 "|MIPS_Processor|pc:X_PC"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_RST pc.vhd(59) " "VHDL Signal Declaration warning at pc.vhd(59): used explicit default value for signal \"s_RST\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/Fetch/pc.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/Fetch/pc.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1646770218388 "|MIPS_Processor|pc:X_PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit16_32 Bit16_32:X_SignExtend " "Elaborating entity \"Bit16_32\" for hierarchy \"Bit16_32:X_SignExtend\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "X_SignExtend" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770218742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:X_MUX_RegDest_RI " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:X_MUX_RegDest_RI\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "X_MUX_RegDest_RI" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770218753 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1646770221588 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1646770221588 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1646770221588 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1646770222498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646770579022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646770698897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646770698897 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646770710162 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646770710162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114664 " "Implemented 114664 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646770710169 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646770710169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114565 " "Implemented 114565 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646770710169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646770710169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1138 " "Peak virtual memory: 1138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646770710409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  8 14:18:30 2022 " "Processing ended: Tue Mar  8 14:18:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646770710409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:23 " "Elapsed time: 00:08:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646770710409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:43 " "Total CPU time (on all processors): 00:08:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646770710409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646770710409 ""}
