#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 24 19:38:14 2023
# Process ID: 20304
# Current directory: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12168 D:\NUS\Vivado\Project\CAPTCHA_CIRCLES\CAPTCHA_CIRCLES.xpr
# Log file: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/vivado.log
# Journal file: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.xpr
open_project {C:/Users/krist/Verilog/Lab2_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive/Lab2_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive.xpr}
update_compile_order -fileset sources_1
current_project CAPTCHA_CIRCLES
generate_target Simulation [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci]
export_ip_user_files -of_objects [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci] -directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.ip_user_files/sim_scripts -ip_user_files_dir D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.ip_user_files -ipstatic_source_dir D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/modelsim} {questa=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/questa} {riviera=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/riviera} {activehdl=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci]
export_ip_user_files -of_objects [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci] -directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.ip_user_files/sim_scripts -ip_user_files_dir D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.ip_user_files -ipstatic_source_dir D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/modelsim} {questa=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/questa} {riviera=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/riviera} {activehdl=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
create_project testbench C:/Users/krist/Verilog/testbench -part xc7a35tcpg236-1
current_project {Lab2_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive}
close_project
file mkdir C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new
close [ open C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v w ]
add_files C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v
update_compile_order -fileset sources_1
launch_simulation
source DIST_CALC_sim.tcl
close_sim
launch_simulation
source DIST_CALC_sim.tcl
add_wave {{/DIST_CALC_sim/dut/y_diff}} 
close_sim
launch_simulation
source DIST_CALC_sim.tcl
close_sim
launch_simulation
source DIST_CALC_sim.tcl
close_sim
launch_simulation
source DIST_CALC_sim.tcl
add_bp {C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v} 7
remove_bps -file {C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v} -line 7
add_bp {C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v} 7
remove_bps -file {C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v} -line 7
close_sim
launch_simulation
source DIST_CALC_sim.tcl
close_sim
launch_simulation
source DIST_CALC_sim.tcl
close_sim
launch_simulation
source DIST_CALC_sim.tcl
close_sim
launch_simulation
source DIST_CALC_sim.tcl
close_sim
launch_simulation
source DIST_CALC_sim.tcl
close_sim
launch_simulation
source DIST_CALC_sim.tcl
close_sim
launch_simulation
source DIST_CALC_sim.tcl
current_project CAPTCHA_CIRCLES
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
current_project testbench
close_sim
launch_simulation
source DIST_CALC_sim.tcl
close_sim
launch_simulation
source DIST_CALC_sim.tcl
close_sim
launch_simulation
source DIST_CALC_sim.tcl
launch_simulation
source sim.tcl
close_sim
launch_simulation
source sim.tcl
run 100 us
close_sim
launch_simulation
source sim.tcl
run 17000 ns
close_sim
launch_simulation
source sim.tcl
run 17000 ns
close_sim
launch_simulation
source sim.tcl
run 16000 ns
current_wave_config {Untitled 21}
add_wave {{/sim/dut/d_1}} 
current_wave_config {Untitled 21}
add_wave {{/sim/dut/d_2}} 
current_wave_config {Untitled 21}
add_wave {{/sim/dut/d_3}} 
current_wave_config {Untitled 21}
add_wave {{/sim/dut/d_4}} 
run 16000 ns
restart
run 16000 ns
restart
run 16000 ns
close_sim
launch_simulation
source sim.tcl
current_wave_config {Untitled 22}
add_wave {{/sim/dut/d_1}} {{/sim/dut/d_2}} {{/sim/dut/d_3}} {{/sim/dut/d_4}} 
restart
run 16000 ns
close_sim
launch_simulation
source sim.tcl
restart
run 16000 ns
current_wave_config {Untitled 23}
log_wave {/sim/dut/dist_calc_inst_2} 
current_wave_config {Untitled 23}
log_wave -r {/sim/dut/dist_calc_inst_2} 
restart
run 16000 ns
synth_design -rtl -name rtl_1
close_sim
launch_simulation
launch_simulation
source sim.tcl
restart
run 16000 ns
current_project CAPTCHA_CIRCLES
close_project
close_sim
close_sim
