================================================================================ 
Commit: 46c63283f36ec9428413a8cab396ab23f91e1d5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:12:00 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4301_01

[Feature Description]
Update BIOS version to 4301_01

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Jul 24 18:58:19 2023 +0800
Change-Id: Ifae9fb9066e2435bafb7f7227352861e62adba63
Original commit hash: 7fa9ac20961a61bd6fd8aafe399120e678240513

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4e9a1c978db942d27dae4f2e67489dfbe17753b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:58 2023 +0800 
-------------------------------------------------------------------------------- 
Revert "Add Intel PEP _DSM function 7 and 8"

[Issue Description]
SUT is not booting to OS (BSOD) with the patch.

[Resolution]
Package/Module: AlderLakePlatSamplePkg

[Impacted Platfrom]
ALL

Hsd-es-id: 15013864922
Original commit date: Mon Jul 24 18:46:53 2023 +0800
Change-Id: I176480d6417bc8e0210864cbbdda33ee7f9961d5
Original commit hash: 18de0b1fc4c5fe53aca5218aed9b872caaf3a60f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: c8a0c83c25ac4f1618c740d81e67c1cb839a58c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:56 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4301_00

[Feature Description]
Update BIOS version to 4301_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xBA
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x10

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Jul 24 11:59:12 2023 +0800
Change-Id: I41d929b93b06084cf239cf20f5cbbfcd0908d271
Original commit hash: 87e843d5d7c0613c7474311cec40be2fcb3ed401

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 47b2431524591f20e24d5a7d5f86f63ef18e9c8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:54 2023 +0800 
-------------------------------------------------------------------------------- 
[PSR] DAM state event string display is not correct

[Issue Description]
The string should be "DAM State Entered" instead of "DAM Entered State"

[Resolution]
Modify string to "DAM State Entered" and prevent junk characters.

Package/Module:
PsrFeaturePkg/PsrSetup

[Impacted Platform]
RPL

Hsd-es-id: 16021374433
Original commit date: Fri Jul 21 11:48:53 2023 +0800
Change-Id: Iab40afb8c298ea7f4d99ef33ed0593b844506543
Original commit hash: 1e0dc3b5411a06af06726156a4d364072dc74535

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c

================================================================================ 
Commit: 1bda6d5db84f48ed05224db1d1a3414b6984e7b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:52 2023 +0800 
-------------------------------------------------------------------------------- 
Refine help string for Power Limit 1 Time Window

[Issue Description]
For 45W Mobile & Halo SKU, PowerLimit1Time is 56s.
For more than 125 Watt Desktop, PowerLimit1Time is 56s.
For SbgaSku, PowerLimit1Time is 56s
for others, default is 28s

[Resolution]
Refine help string for Power Limit 1 Time Window

Package/Module: AlderLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 15013786104
Original commit date: Thu Jul 20 13:39:17 2023 +0800
Change-Id: I1dc5e238c8cce3524b0710211090e4993905b1dc
Original commit hash: fdd7be73310860aa97ce73d58bf756676a03ebee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 300fea30d925f18c0c5b66a92502f1a4f8fae6e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:50 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-S B0- 0x11a

[Feature Description]
Add uCode m_32_b0671_0000011a.pdb for RPL-S B0

Package/Module:
uCode patch

[Impacted Platform]
S, HX

Hsd-es-id: 15013820092
Original commit date: Mon Jul 17 15:54:08 2023 +0800
Change-Id: Ie80367b1cfd08748701622c71a3028ef19c1d57a
Original commit hash: b01dff678b44046b7f9337b97043813ca66ad0fc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: bb84f405336121f0648a6182bbebddd1f72140bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:48 2023 +0800 
-------------------------------------------------------------------------------- 
Add Intel PEP _DSM function 7 and 8

[Feature Description]
Add PEP _DSM function 7 and 8 for Intel PEP:
Change function 0, revision 0 return from 0x7f to (0xFF, 0x01).
Add function 7 and function 8.

Package/Module:
AlderLakePlatSamplePkg/Pep

[Impacted Platform]
ALL.

Hsd-es-id: 15013815473
Original commit date: Thu Jun 29 13:16:19 2023 +0800
Change-Id: Id8639ad9c3df1894b4e8862a4f8b1baf5aedf43b
Original commit hash: 7528195f685fbd92ca8c570021312a4ee2037f0e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 23cf35a6c817e68cc1ccea3044a76afcbc08e95c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:46 2023 +0800 
-------------------------------------------------------------------------------- 
Change _DSD of PEP from variable to method

[Feature Description]
_DSD must return the same data each time it is
evaluated. But in current PEP implementation, it
would be changed in PEP _DSM base on the PSON
variable. Means the return value of _DSD before
PEP _DSM may be different after system call PEP
_DSM.
Change _DSD from named variable to method to
return package base on PSON to make sure each
evaluation return the same value.

Package/Module:
AlderLakePlatSamplePkg/Pep

[Impacted Platform]
S.

Hsd-es-id: 15013810828
Original commit date: Fri Jun 30 13:03:39 2023 +0800
Change-Id: I2343082437c9a6f0be5f4825ce00b256d03d6bc4
Original commit hash: 062ffc773e4cd9817cf2fe863babc4920e942dcb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 88fd3706422e78cf4e9eaf0b471396534dfbd968 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:44 2023 +0800 
-------------------------------------------------------------------------------- 
PsrFeaturePkg: PSR State displays incorrectly in PSR menu

[Issue Description]
Expect to display "Not started" in PSR State field but only show
"Not start"

[Resolution]
PSR_LOG_STATE_NAME_SIZE is used to control the string length of PSR
State field, which is defined as 10.

However, the string length of "Not started" is 11, means
PSR_LOG_STATE_NAME_SIZE shall be updated to proper value.

Package/Module:
Feature/PsrFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15013812991
Original commit date: Mon Jul 17 11:01:13 2023 +0800
Change-Id: I1d98dd13b5cc542c8c1ef5e5d1c7795223916f5a
Original commit hash: f5f6e93a4215a13a7ff74dde6097b55c2b28184f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.h

================================================================================ 
Commit: 51e2b4c8504c50106e45fdc076c29d2ed71e16ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:42 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH][BT] Mouse Latency fix

[Issue Description]
Mouse get Latency

[Resolution]
Provided support for reducing Mouse Latency.

Package/Module: BluetoothPkg

[Impacted Platform]
All

Hsd-es-id: 16021149134
Original commit date: Tue Jul 4 22:04:01 2023 -0700
Change-Id: Ifa0dda92e8fde77c109fbf4cf94747243ccb5283
Original commit hash: a986a6c86ff8d95b1e62bbc4a2a4c0300a19134d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/BluetoothBusDxe.h
Features/BluetoothPkg/UsbBtHciDxe/UsbBtHci.c

================================================================================ 
Commit: 47dda8b754ca98672ff095114b7e73ac6f41d063 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:40 2023 +0800 
-------------------------------------------------------------------------------- 
[BT] Keyboard connected but does not operate

[Issue Description]
Keyboard connected but does not operate

[Resolution]
modify the HidType for mouse/KB.

Package/Module: BluetoothPkg

[Impacted Platform]
All

Hsd-es-id: 16021149134
Original commit date: Mon Jul 3 00:08:14 2023 -0700
Change-Id: Ifde89c28b28c43291d3b355b38da1bd48b67a4d7
Original commit hash: 7c67d1f2f3b252c5b5b025f8dd95bd1ecbacd6de

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/HidKbDxe/HidKbDxe.c
Features/BluetoothPkg/HidMouseDxe/HidMouseDxe.c

================================================================================ 
Commit: d432a9b0ed2a08d7ba07fb5a48147bfaa0eef34a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:39 2023 +0800 
-------------------------------------------------------------------------------- 
[BT] Verify Device name is showing perfectly

[Issue Description]
UI Device name not displayed for some with Short name.

[Resolution]
Provided support for Short Name to display in GUI.

Package/Module: BluetoothPkg

[Impacted Platform]
All

Hsd-es-id: 16021149134
Original commit date: Mon Jul 3 00:00:38 2023 -0700
Change-Id: Id1cab4a0c8620f694ab277ab65de2b0ae391792a
Original commit hash: da611a42def01fa2d3e4510ddf2a60aee0797dac

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c

================================================================================ 
Commit: ccd63b53b565c3cc6c680544024bf52e51bda3a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:36 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.184

Hsd-es-id: N/A
Original commit date: Thu Jul 20 15:41:56 2023 -0700
Original commit hash: 199f19ae263d03bd09ea268b048a55a559768934

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d45d78e0ac892b47d2a576374fc51593cb73ee9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:35 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 specific UDIMM 2R 5200

[Feature Description]
DDR5 specific UDIMM 2R 5200

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22018600479
Original commit date: Fri Jul 21 02:02:03 2023 +0800
Change-Id: I3f9fca2940ee9c99661d4db75ea6d1765d76cbd0
Original commit hash: 57915db03d64efbf8c78f40b101375ef4f25baf9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: d2ac657d89e8daa99f923d50914587b2946dc0af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:32 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.183

Hsd-es-id: N/A
Original commit date: Thu Jul 20 14:27:02 2023 -0700
Original commit hash: a9e8229cac536b6eb9307a769f81103ec7fe43d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c94cfe6ab2f6aaedb050ab16d3ac7ff7adb2aaa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:28 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.182

Hsd-es-id: N/A
Original commit date: Tue Jul 18 22:07:20 2023 -0700
Original commit hash: 983a2b73948ff3ade845640ebee2349e6dfc5086

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 741c683fecec89785728688117f6f14e2dd8ef12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:27 2023 +0800 
-------------------------------------------------------------------------------- 
addrdecode need consider EIM correctly

[Issue Description]
1) Solve EIM issue
2) When decoding CMI address, hash_mask need do logical AND
with address from offset 6 instead of (6 + hash_lsb_mask_bit).

[Resolution]
1) Need do a left shift for dimm_select bit.
2) Change logical operations when doing MC decode/encode

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Adl

[Impacted Platform]
All.

Hsd-es-id: 15013779944
Original commit date: Mon Jul 17 10:51:18 2023 +0800
Change-Id: I49044a74d05d2b62fb7038daf83499c607e35020
Original commit hash: 5af2d530e6392bfaec10812d2e37dd91802b3a3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c

================================================================================ 
Commit: 1b2ec0c95639b0cf78a22bda4d1c0d1f364de122 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:25 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.181

Hsd-es-id: N/A
Original commit date: Tue Jul 18 17:27:49 2023 -0700
Original commit hash: 9b78a8605ce976cc9838bfd141ae941fbc35e46f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6731555067c75d264b89991dab036d9caae5b99d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:23 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 SODIMM 2Rx8 5200

[Feature Description]
DDR5 SODIMM 2Rx8 5200

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22018583964
Original commit date: Tue Jul 18 15:29:14 2023 +0800
Change-Id: I02ea66ef46e2188c55f2fdd57b93e2f0c559d377
Original commit hash: 75fe962f91a71bad3ab671cd6e8c694988e158d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b3a191ce984ea03ba8345346c7a88ec2ae31c168 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:21 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.180

Hsd-es-id: N/A
Original commit date: Tue Jul 18 10:21:29 2023 -0700
Original commit hash: 730d95ecbff65052aaef6111464c2092eadd2152

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 07035e0a2f4f32165a316b50e58c5c7f135a793a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:19 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 SODIMM 1Rx8 5600

[Feature Description]
DDR5 SODIMM 1Rx8 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22018583765
Original commit date: Tue Jul 18 13:54:26 2023 +0800
Change-Id: I8780c87341f0e1085aa2414afa21b7b9242f68b2
Original commit hash: 80c6e3ffb89ac58e1c322284d08a4835017f416f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: da078e5e8a9f8b3766fbab693939b97f5d617fdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:17 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.179

Hsd-es-id: N/A
Original commit date: Mon Jul 17 23:03:24 2023 -0700
Original commit hash: 39f03be7d6dfce1666e04ceacf63390abfb4ddf7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7021d10e7c6cc6f229932ff55f92259ee8b64cd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:13 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.178

Hsd-es-id: N/A
Original commit date: Sun Jul 16 22:50:35 2023 -0700
Original commit hash: 87fb2d290b803103d16ef3af65c0ea543c224af4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7503ec66b65588a4b453db289c414a49060bdc13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:11 2023 +0800 
-------------------------------------------------------------------------------- 
Enable 4tck write preamble and change wrds to 25 for a 5600 DIMM

[Feature Description]
Enable 4tck write preamble and change wrds to 25 for a 5600 DIMM

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22018574930
Original commit date: Thu Jul 6 05:57:24 2023 +0800
Change-Id: I328663dea8c3d0f8626ef2a129a0bc9aa8eb260c
Original commit hash: 6892b40385376717e5867eff80d83ecd063f735c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 32f7009e44045997fd75a22a984b2b1b33dc16bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:09 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL Refresh]Enable Is-Refresh indication from CPU BrandString

[Feature Description]
Request BIOS add API to interpret the CPU Brand String via CPUID
command.This API can cover not only native RPL 8+16 die but also
re-use ADL 8+8/6+0 die

Package/Module:
AlderLakeBoardPkg
AlderLakePlatSamplePkg
ClientOneSiliconPkg

[Impacted Platform]
RPL-Refresh

Hsd-es-id: 15013794008
Original commit date: Sun Jun 25 17:49:28 2023 +0800
Change-Id: Iefb47e8f449829cf461336e1b27c8bda604d4581
Original commit hash: 4724b72e7dd2b751d5a6f4b5ebb7f8a90c2a5ebe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/Include/Library/SiliconInitLib.h
AlderLakeBoardPkg/Library/SiliconInitLib/SiliconInit.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 42752d58ad86d4028ac8eb57f71aeea5f7d47978 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:06 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.177

Hsd-es-id: N/A
Original commit date: Sun Jul 16 21:00:10 2023 -0700
Original commit hash: 8bd2376bc7e00b0b224fd659020c6917bdf179ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fdc05604cff856dd237bbcb11116c9297b9c8717 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:04 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 DQS Interval timer update for frequency >= 5600

[Feature Description]
DDR5 DQS Interval timer update for frequency >= 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22018574618
Original commit date: Wed Jun 7 16:36:55 2023 +0800
Change-Id: I461a84deab391d75af1635e592533581449a23a2
Original commit hash: ac6aba5180b3fa5ec75c58681687a9cbd91eba7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: d011d255015a4671cd59245049573f687c085ea6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:11:01 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.176

Hsd-es-id: N/A
Original commit date: Sun Jul 16 18:41:49 2023 -0700
Original commit hash: 7f7aade457698a6e54337f566bee22798940607c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d9fb3c52a9fc413c3c5d1659afc4100ce9771d70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Aug 3 10:10:59 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 5600 UDIMM 2R enabling

[Feature Description]
1. DDR5 5600 UDIMM 2R enabling
2. Enable DDR5 1DPC ODT training for 5600
3. RTT_park initial value 60 for 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22018521324
Original commit date: Thu Jul 6 15:55:17 2023 +0800
Change-Id: I47376c9683b8e79d943b9f6182c087cb69fd6a5f
Original commit hash: d2dc29d4038b1fadd54a103a35d308efce75c841

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
