[{"DBLP title": "The Next Chapter at Google.", "DBLP authors": ["Shane M. Greenstein"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "iCFP: Tolerating All-Level Cache Misses in In-Order Processors.", "DBLP authors": ["Andrew D. Hilton", "Santosh Nagarakatte", "Amir Roth"], "year": 2010, "MAG papers": [{"PaperId": 2153022014, "PaperTitle": "icfp tolerating all level cache misses in in order processors", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of pennsylvania", "university of pennsylvania", "university of pennsylvania"]}], "source": "ES"}, {"DBLP title": "A Task-Centric Memory Model for Scalable Accelerator Architectures.", "DBLP authors": ["John H. Kelm", "Daniel R. Johnson", "Steven S. Lumetta", "Sanjay J. Patel", "Matthew I. Frank"], "year": 2010, "MAG papers": [{"PaperId": 2132877867, "PaperTitle": "a task centric memory model for scalable accelerator architectures", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "intel", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "DMP: Deterministic Shared-Memory Multiprocessing.", "DBLP authors": ["Joseph Devietti", "Brandon Lucia", "Luis Ceze", "Mark Oskin"], "year": 2010, "MAG papers": [{"PaperId": 2122514069, "PaperTitle": "dmp deterministic shared memory multiprocessing", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of washington", "university of washington", "university of washington", "university of washington"]}], "source": "ES"}, {"DBLP title": "Making Address-Correlated Prefetching Practical.", "DBLP authors": ["Thomas F. Wenisch", "Michael Ferdman", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "year": 2010, "MAG papers": [{"PaperId": 2048849600, "PaperTitle": "making address correlated prefetching practical", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ecole normale superieure", "university of michigan", "carnegie mellon university", "ecole normale superieure", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Accelerating Critical Section Execution with Asymmetric Multicore Architectures.", "DBLP authors": ["M. Aater Suleman", "Onur Mutlu", "Moinuddin K. Qureshi", "Yale N. Patt"], "year": 2010, "MAG papers": [{"PaperId": 2152455393, "PaperTitle": "accelerating critical section execution with asymmetric multicore architectures", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["ibm", "university of texas at austin", "university of texas at austin", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Per-Thread Cycle Accounting.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout"], "year": 2010, "MAG papers": [{"PaperId": 2100250291, "PaperTitle": "per thread cycle accounting", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["ghent university", "ghent university"]}, {"PaperId": 2311117535, "PaperTitle": "per thread cycle accounting", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "AnySP: Anytime Anywhere Anyway Signal Processing.", "DBLP authors": ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Kriszti\u00e1n Flautner"], "year": 2010, "MAG papers": [{"PaperId": 2114440707, "PaperTitle": "anysp anytime anywhere anyway signal processing", "Year": 2010, "CitationCount": 43, "EstimatedCitation": 66, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan", null, "arizona state university"]}], "source": "ES"}, {"DBLP title": "Gate-Level Information-Flow Tracking for Secure Architectures.", "DBLP authors": ["Mohit Tiwari", "Xun Li", "Hassan M. G. Wassel", "Bita Mazloom", "Shashidhar Mysore", "Frederic T. Chong", "Timothy Sherwood"], "year": 2010, "MAG papers": [{"PaperId": 2029293935, "PaperTitle": "gate level information flow tracking for secure architectures", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Architectural Implications of Nanoscale-Integrated Sensing and Computing.", "DBLP authors": ["Constantin Pistol", "Wutichai Chongchitmate", "Christopher Dwyer", "Alvin R. Lebeck"], "year": 2010, "MAG papers": [{"PaperId": 2124491838, "PaperTitle": "architectural implications of nanoscale integrated sensing and computing", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["duke university", "duke university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Gordon: An Improved Architecture for Data-Intensive Applications.", "DBLP authors": ["Adrian M. Caulfield", "Laura M. Grupp", "Steven Swanson"], "year": 2010, "MAG papers": [{"PaperId": 2009727218, "PaperTitle": "gordon an improved architecture for data intensive applications", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Technical Writing.", "DBLP authors": ["Richard Mateosian"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "Power7: IBM's Next-Generation Server Processor.", "DBLP authors": ["Ronald N. Kalla", "Balaram Sinharoy", "William J. Starke", "Michael S. Floyd"], "year": 2010, "MAG papers": [{"PaperId": 2043340768, "PaperTitle": "power7 ibm s next generation server processor", "Year": 2010, "CitationCount": 203, "EstimatedCitation": 315, "Affiliations": ["ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor.", "DBLP authors": ["Pat Conway", "Nathan Kalyanasundharam", "Gregg Donley", "Kevin Lepak", "Bill Hughes"], "year": 2010, "MAG papers": [{"PaperId": 2046996113, "PaperTitle": "cache hierarchy and memory subsystem of the amd opteron processor", "Year": 2010, "CitationCount": 162, "EstimatedCitation": 249, "Affiliations": ["advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Sparc64 VIIIfx: A New-Generation Octocore Processor for Petascale Computing.", "DBLP authors": ["Takumi Maruyama", "Toshio Yoshida", "Ryuji Kan", "Iwao Yamazaki", "Shuji Yamamura", "Noriyuki Takahashi", "Mikio Hondou", "Hiroshi Okano"], "year": 2010, "MAG papers": [{"PaperId": 1999472284, "PaperTitle": "sparc64 viiifx a new generation octocore processor for petascale computing", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 61, "Affiliations": ["fujitsu", "fujitsu", "fujitsu", "fujitsu", "fujitsu", "fujitsu", "fujitsu", "fujitsu"]}], "source": "ES"}, {"DBLP title": "Ubiquitous Parallel Computing from Berkeley, Illinois, and Stanford.", "DBLP authors": ["Bryan Catanzaro", "Armando Fox", "Kurt Keutzer", "David A. Patterson", "Bor-Yiing Su", "Marc Snir", "Kunle Olukotun", "Pat Hanrahan", "Hassan Chafi"], "year": 2010, "MAG papers": [{"PaperId": 1982583873, "PaperTitle": "ubiquitous parallel computing from berkeley illinois and stanford", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of california berkeley", "university of california berkeley", "stanford university", "university of california berkeley", "university of california berkeley", "university of california berkeley", "stanford university", "university of illinois at urbana champaign", "stanford university"]}], "source": "ES"}, {"DBLP title": "The GPU Computing Era.", "DBLP authors": ["John Nickolls", "William J. Dally"], "year": 2010, "MAG papers": [{"PaperId": 2000335122, "PaperTitle": "the gpu computing era", "Year": 2010, "CitationCount": 561, "EstimatedCitation": 898, "Affiliations": ["nvidia", "nvidia"]}], "source": "ES"}, {"DBLP title": "Instruction Set Innovations for the Convey HC-1 Computer.", "DBLP authors": ["Tony M. Brewer"], "year": 2010, "MAG papers": [{"PaperId": 2054882590, "PaperTitle": "instruction set innovations for the convey hc 1 computer", "Year": 2010, "CitationCount": 68, "EstimatedCitation": 111, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Silicon MEMS Oscillators for High-Speed Digital Systems.", "DBLP authors": ["Sassan Tabatabaei", "Aaron Partridge"], "year": 2010, "MAG papers": [{"PaperId": 2077538444, "PaperTitle": "silicon mems oscillators for high speed digital systems", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "The Future of Architectural Simulation.", "DBLP authors": ["James C. Hoe", "Doug Burger", "Joel S. Emer", "Derek Chiou", "Resit Sendag", "Joshua J. Yi"], "year": 2010, "MAG papers": [{"PaperId": 2059703973, "PaperTitle": "the future of architectural simulation", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of texas at austin", "carnegie mellon university", "intel", "microsoft", "university of rhode island", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Programming Multicores: Do Applications Programmers Need to Write Explicitly Parallel Programs?", "DBLP authors": ["Arvind", "David I. August", "Keshav Pingali", "Derek Chiou", "Resit Sendag", "Joshua J. Yi"], "year": 2010, "MAG papers": [{"PaperId": 2230486748, "PaperTitle": "programming multicores do applications programmers need to write explicitly parallel programs", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": [null, null, null, null, null, null]}, {"PaperId": 2023226170, "PaperTitle": "programming multicores do applications programmers need to write explicitly parallel programs", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of rhode island", "university of texas at austin", "massachusetts institute of technology", "university of texas at austin", "university of texas at austin", "princeton university"]}], "source": "ES"}, {"DBLP title": "Fine-Grained Activation for Power Reduction in DRAM.", "DBLP authors": ["Elliott Cooper-Balis", "Bruce Jacob"], "year": 2010, "MAG papers": [{"PaperId": 2116506644, "PaperTitle": "fine grained activation for power reduction in dram", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 54, "Affiliations": ["university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Tuple Pruning Using Bloom Filters for Packet Classification.", "DBLP authors": ["Hyesook Lim", "So Yeon Kim"], "year": 2010, "MAG papers": [{"PaperId": 1971014079, "PaperTitle": "tuple pruning using bloom filters for packet classification", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["ewha womans university", "ewha womans university"]}], "source": "ES"}, {"DBLP title": "3D Stacked Microprocessor: Are We There Yet?", "DBLP authors": ["Gabriel H. Loh", "Yuan Xie"], "year": 2010, "MAG papers": [{"PaperId": 2078787346, "PaperTitle": "3d stacked microprocessor are we there yet", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["georgia institute of technology", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Server Engineering Insights for Large-Scale Online Services.", "DBLP authors": ["Christoforos E. Kozyrakis", "Aman Kansal", "Sriram Sankar", "Kushagra Vaid"], "year": 2010, "MAG papers": [{"PaperId": 2103060820, "PaperTitle": "server engineering insights for large scale online services", "Year": 2010, "CitationCount": 64, "EstimatedCitation": 103, "Affiliations": ["stanford university", "microsoft", "microsoft", "microsoft"]}], "source": "ES"}, {"DBLP title": "Challenges and Opportunities for Extremely Energy-Efficient Processors.", "DBLP authors": ["Trevor N. Mudge", "Urs H\u00f6lzle"], "year": 2010, "MAG papers": [{"PaperId": 2086322743, "PaperTitle": "challenges and opportunities for extremely energy efficient processors", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of michigan", "google"]}], "source": "ES"}, {"DBLP title": "The Case for Full-Throttle Computing: An Alternative Datacenter Design Strategy.", "DBLP authors": ["Jos\u00e9 E. Moreira", "John P. Karidis"], "year": 2010, "MAG papers": [{"PaperId": 2105218114, "PaperTitle": "the case for full throttle computing an alternative datacenter design strategy", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Scale-Out Networking in the Data Center.", "DBLP authors": ["Amin Vahdat", "Mohammad Al-Fares", "Nathan Farrington", "Radhika Niranjan Mysore", "George Porter", "Sivasankar Radhakrishnan"], "year": 2010, "MAG papers": [{"PaperId": 2048110401, "PaperTitle": "scale out networking in the data center", "Year": 2010, "CitationCount": 86, "EstimatedCitation": 123, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Ethernet for High-Performance Data centers: On the New IEEE Datacenter Bridging Standards.", "DBLP authors": ["Sven-Arne Reinemo", "Tor Skeie", "M. K. Wadekar"], "year": 2010, "MAG papers": [{"PaperId": 2146292552, "PaperTitle": "ethernet for high performance data centers on the new ieee datacenter bridging standards", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": [null, "university of oslo", "university of oslo"]}], "source": "ES"}, {"DBLP title": "Transformer: A New Paradigm for Building Data-Parallel Programming Models.", "DBLP authors": ["Peng Wang", "Dan Meng", "Jizhong Han", "Jianfeng Zhan", "Bibo Tu", "Xiaofeng Shi", "Le Wan"], "year": 2010, "MAG papers": [{"PaperId": 1983965236, "PaperTitle": "transformer a new paradigm for building data parallel programming models", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "tencent", "tencent", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Google-Wide Profiling: A Continuous Profiling Infrastructure for Data Centers.", "DBLP authors": ["Gang Ren", "Eric Tune", "Tipp Moseley", "Yixin Shi", "Sivius Rus", "Robert Hundt"], "year": 2010, "MAG papers": [{"PaperId": 2001055007, "PaperTitle": "google wide profiling a continuous profiling infrastructure for data centers", "Year": 2010, "CitationCount": 83, "EstimatedCitation": 127, "Affiliations": ["google", "google", "google", "google", "google", "google"]}], "source": "ES"}, {"DBLP title": "Can Subthreshold and Near-Threshold Circuits Go Mainstream?", "DBLP authors": ["Benton H. Calhoun", "David M. Brooks"], "year": 2010, "MAG papers": [{"PaperId": 2010633183, "PaperTitle": "can subthreshold and near threshold circuits go mainstream", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of virginia", "harvard university"]}], "source": "ES"}, {"DBLP title": "ArchExplorer for Automatic Design Space Exploration.", "DBLP authors": ["Veerle Desmet", "Sylvain Girbal", "Alex Ram\u00edrez", "Olivier Temam", "Augusto Vega"], "year": 2010, "MAG papers": [{"PaperId": 1994609733, "PaperTitle": "archexplorer for automatic design space exploration", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null, "university of rennes", null, "ghent university", "university of paris sud"]}], "source": "ES"}, {"DBLP title": "The SARC Architecture.", "DBLP authors": ["Alex Ram\u00edrez", "Felipe Cabarcas", "Ben H. H. Juurlink", "Mauricio Alvarez", "Friman S\u00e1nchez", "Arnaldo Azevedo", "Cor Meenderinck", "Catalin Bogdan Ciobanu", "Sebasti\u00e1n Isaza", "Georgi Gaydadjiev"], "year": 2010, "MAG papers": [{"PaperId": 2052924095, "PaperTitle": "the sarc architecture", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 64, "Affiliations": [null, null, null, "delft university of technology", "delft university of technology", "delft university of technology", "delft university of technology", "delft university of technology", null, null]}], "source": "ES"}, {"DBLP title": "Explicit Communication and Synchronization in SARC.", "DBLP authors": ["Manolis Katevenis", "Vassilis Papaefstathiou", "Stamatis G. Kavadias", "Dionisios N. Pnevmatikatos", "Federico Silla", "Dimitrios S. Nikolopoulos"], "year": 2010, "MAG papers": [{"PaperId": 2073646566, "PaperTitle": "explicit communication and synchronization in sarc", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Parallel Programming Models for Heterogeneous Multicore Architectures.", "DBLP authors": [], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "SARC Coherence: Scaling Directory Cache Coherence in Performance and Power.", "DBLP authors": ["Stefanos Kaxiras", "Georgios Keramidas"], "year": 2010, "MAG papers": [{"PaperId": 1976649568, "PaperTitle": "sarc coherence scaling directory cache coherence in performance and power", "Year": 2010, "CitationCount": 35, "EstimatedCitation": 62, "Affiliations": ["uppsala university", null]}], "source": "ES"}, {"DBLP title": "Merasa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability.", "DBLP authors": ["Theo Ungerer", "Francisco J. Cazorla", "Pascal Sainrat", "Guillem Bernat", "Zlatko Petrov", "Christine Rochange", "Eduardo Qui\u00f1ones", "Mike Gerdes", "Marco Paolieri", "Julian Wolf", "Hugues Cass\u00e9", "Sascha Uhrig", "Irakli Guliashvili", "Michael Houston", "Florian Kluge", "Stefan Metzlaff", "J\u00f6rg Mische"], "year": 2010, "MAG papers": [{"PaperId": 1976014094, "PaperTitle": "merasa multicore execution of hard real time applications supporting analyzability", "Year": 2010, "CitationCount": 99, "EstimatedCitation": 168, "Affiliations": ["university of augsburg", "honeywell", "university of augsburg", "university of augsburg", "university of augsburg", "paul sabatier university", "barcelona supercomputing center", "university of augsburg", null, "barcelona supercomputing center", "university of augsburg", "paul sabatier university", "university of augsburg", null, "paul sabatier university", "university of augsburg", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "The Velox Transactional Memory Stack.", "DBLP authors": ["Yehuda Afek", "Ulrich Drepper", "Pascal Felber", "Christof Fetzer", "Vincent Gramoli", "Michael Hohmuth", "Etienne Riviere", "Per Stenstr\u00f6m", "Osman S. Unsal", "Walther Maldonado", "Derin Harmanci", "Patrick Marlier", "Stephan Diestelhorst", "Martin Pohlack", "Adri\u00e1n Cristal", "Ibrahim Hur", "Aleksandar Dragojevic", "Rachid Guerraoui", "Michal Kapalka", "Sasa Tomic", "Guy Korland", "Nir Shavit", "Martin Nowack", "Torvald Riegel"], "year": 2010, "MAG papers": [{"PaperId": 2039296153, "PaperTitle": "the velox transactional memory stack", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["ecole normale superieure", "university of neuch\u00e2tel", "ecole normale superieure", null, null, "tel aviv university", "chalmers university of technology", null, "red hat", "ecole normale superieure", null, "advanced micro devices", "university of neuch\u00e2tel", "university of neuch\u00e2tel", "university of neuch\u00e2tel", "ecole normale superieure", "tel aviv university", "advanced micro devices", "advanced micro devices", "tel aviv university", null, "university of neuch\u00e2tel", null, null]}], "source": "ES"}, {"DBLP title": "HArtes: Hardware-Software Codesign for Heterogeneous Multicore Platforms.", "DBLP authors": ["Koen Bertels", "Vlad Mihai Sima", "Yana Yankova", "Georgi Kuzmanov", "Wayne Luk", "Jos\u00e9 Gabriel F. Coutinho", "Fabrizio Ferrandi", "Christian Pilato", "Marco Lattuada", "Donatella Sciuto", "Andrea Michelotti"], "year": 2010, "MAG papers": [{"PaperId": 2011009868, "PaperTitle": "hartes hardware software codesign for heterogeneous multicore platforms", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": [null, "delft university of technology", "imperial college london", null, "delft university of technology", null, "delft university of technology", "imperial college london", null, null, "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Rethinking Digital Design: Why Design Must Change.", "DBLP authors": ["Ofer Shacham", "Omid Azizi", "Megan Wachs", "Stephen Richardson", "Mark Horowitz"], "year": 2010, "MAG papers": [{"PaperId": 2170909854, "PaperTitle": "rethinking digital design why design must change", "Year": 2010, "CitationCount": 56, "EstimatedCitation": 83, "Affiliations": ["duke university", null, "stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Performance and Energy Implications of Many-Core Caches for Throughput Computing.", "DBLP authors": ["Christopher J. Hughes", "Changkyu Kim", "Yen-Kuang Chen"], "year": 2010, "MAG papers": [{"PaperId": 2098701183, "PaperTitle": "performance and energy implications of many core caches for throughput computing", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Putting Faulty Cores to Work.", "DBLP authors": ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "year": 2010, "MAG papers": [{"PaperId": 2065833176, "PaperTitle": "putting faulty cores to work", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Fast, Accurate, and Validated Full-System Software Simulation of x86 Hardware.", "DBLP authors": ["Frederick Ryckbosch", "Stijn Polfliet", "Lieven Eeckhout"], "year": 2010, "MAG papers": [{"PaperId": 2000409326, "PaperTitle": "fast accurate and validated full system software simulation of x86 hardware", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["ghent university", "ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Workload Reduction and Generation Techniques.", "DBLP authors": ["Luk Van Ertvelde", "Lieven Eeckhout"], "year": 2010, "MAG papers": [{"PaperId": 2045052933, "PaperTitle": "workload reduction and generation techniques", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Fast Fourier Transforms for Cognitive Radio Systems.", "DBLP authors": ["Roberto Airoldi", "Omer Anjum", "Fabio Garzia", "Alexander M. Wyglinski", "Jari Nurmi"], "year": 2010, "MAG papers": [{"PaperId": 2085022426, "PaperTitle": "energy efficient fast fourier transforms for cognitive radio systems", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["tampere university of technology", "tampere university of technology", "worcester polytechnic institute", "tampere university of technology", "tampere university of technology"]}], "source": "ES"}]