Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Nov  4 09:12:56 2017
| Host         : Nate-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file cnc_controller_design_1_wrapper_control_sets_placed.rpt
| Design       : cnc_controller_design_1_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   348 |
| Unused register locations in slices containing registers |   212 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             158 |           78 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             336 |          133 |
| Yes          | No                    | No                     |             447 |          118 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2783 |          954 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                  Enable Signal                                                                                 |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[1].pwm_channel_i/PWM_OUT_i_1_n_1                                                      | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[5].pwm_channel_i/PWM_OUT_i_1__3_n_1                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/PWM_OUT_i_1__0_n_1                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[6].pwm_channel_i/PWM_OUT_i_1__4_n_1                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[7].pwm_channel_i/PWM_OUT_i_1__5_n_1                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[4].pwm_channel_i/PWM_OUT_i_1__2_n_1                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/PWM_OUT_i_2__4_n_1                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[3].pwm_channel_i/PWM_OUT_i_1__1_n_1                                                   | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                1 |              1 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                           |                1 |              2 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/axi_awready0                                                                                                  | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/axi_arready_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                1 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | cnc_controller_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                     | cnc_controller_design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_1_in[23]                                                             | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                    |                                                                                                                                                           |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                           |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                           |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_1 |                                                                                                                                                           |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_1                                                                                             | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg34[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg34[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg34[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg35[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg34[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_1                                                                                             | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_1                                                                                             | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg44[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_1                                                                                             | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_1                                                                                             | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/p_1_in[6]                                                                                                       | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg1[15]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg1[23]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg1[31]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg1[7]_i_1_n_1                                                    | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg2[15]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg2[23]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg2[31]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg2[7]_i_1_n_1                                                    | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg3[15]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg3[23]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg3[31]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg3[7]_i_1_n_1                                                    | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg4[15]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg4[23]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg4[31]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg4[7]_i_1_n_1                                                    | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg5[15]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg5[23]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg5[31]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg5[7]_i_1_n_1                                                    | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg6[15]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg6[23]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg6[31]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg6[7]_i_1_n_1                                                    | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg7[15]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg7[23]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg7[31]_i_1_n_1                                                   | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/slv_reg7[7]_i_1_n_1                                                    | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_1_in[7]                                                              | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_1_in[15]                                                             | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/p_1_in[14]                                                                                                      | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_1_in[31]                                                             | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/p_1_in[22]                                                                                                      | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg0[15]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg0[23]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg0[31]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg0[7]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg10[15]_i_1_n_1                                                                                         | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg10[23]_i_1_n_1                                                                                         | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg10[31]_i_1_n_1                                                                                         | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg10[7]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg11[15]_i_1_n_1                                                                                         | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg11[23]_i_1_n_1                                                                                         | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg11[31]_i_1_n_1                                                                                         | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg11[7]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg1[15]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg1[23]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg1[31]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg1[7]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg2[15]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg2[23]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg2[31]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg2[7]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg4[15]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg4[23]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg4[31]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg4[7]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg6[15]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg6[23]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg6[31]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg6[7]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg7[15]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg7[23]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg7[31]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg7[7]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg8[15]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg8[23]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg8[31]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg8[7]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg9[15]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg9[23]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg9[31]_i_1_n_1                                                                                          | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/slv_reg9[7]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/p_1_in[7]                                                                                                     | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/p_1_in[30]                                                                                                      | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg35[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg35[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg35[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg36[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg36[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg36[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg36[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg37[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg37[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg37[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg37[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg38[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg38[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg38[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg38[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg39[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg39[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg39[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                6 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg39[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_1                                                                                             | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg40[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg40[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg40[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                6 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg40[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg41[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg41[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg41[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg41[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg42[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg42[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg42[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg42[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg43[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                6 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg43[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg43[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg43[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg44[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_1                                                                                             | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg44[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg44[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg45[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg45[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg45[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg45[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg46[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                6 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg46[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg46[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                7 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg46[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg47[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg47[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg47[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg47[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg48[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg48[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg48[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg48[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg49[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg49[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg49[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg49[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_1                                                                                             | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg50[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg50[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg50[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg50[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg51[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg51[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg51[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg51[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg52[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg52[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg52[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg52[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg53[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg53[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg53[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg53[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg54[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg54[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg54[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg54[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg55[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg55[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg55[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg55[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg56[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg56[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg56[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg56[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg57[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg57[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg57[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg57[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg58[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg58[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg58[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg58[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg59[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg59[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg59[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg59[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_1                                                                                             | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg60[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg60[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg60[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg60[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg61[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg61[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg61[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg61[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg62[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg62[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg62[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg62[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                1 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                5 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_1                                                                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                2 |              8 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/axi_awready0                                                                                                    | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                3 |             10 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                5 |             12 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/axi_arready_i_1_n_1                                                                                             | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                4 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                           |                4 |             13 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                           |                3 |             14 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                           |                3 |             14 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                           |                3 |             16 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                              |                                                                                                                                                           |                7 |             16 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                                           |                9 |             17 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                                           |                7 |             17 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                7 |             22 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/cycles_remaining[26]_i_1__0_n_1                                      | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                9 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[3].pwm_channel_i/clk_counter[0]_i_2__1_n_1                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[3].pwm_channel_i/clk_counter[0]_i_1__1_n_1                       |                7 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[1].pwm_channel_i/clk_counter[0]_i_2_n_1                                               | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[1].pwm_channel_i/clk_counter[0]_i_1_n_1                          |                7 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[1].pwm_channel_i/cycles_remaining[26]_i_1_n_1                                         | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |               10 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/clk_counter[0]_i_2__4_n_1                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/clk_counter[0]_i_1__4_n_1                       |                7 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/cycles_remaining[26]_i_1__4_n_1                                      | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |                9 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[5].pwm_channel_i/clk_counter[0]_i_2__3_n_1                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[5].pwm_channel_i/clk_counter[0]_i_1__3_n_1                       |                7 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[5].pwm_channel_i/cycles_remaining[26]_i_1__3_n_1                                      | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |               10 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[3].pwm_channel_i/cycles_remaining[26]_i_1__1_n_1                                      | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |               10 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[4].pwm_channel_i/clk_counter[0]_i_2__2_n_1                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[4].pwm_channel_i/clk_counter[0]_i_1__2_n_1                       |                7 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[4].pwm_channel_i/cycles_remaining[26]_i_1__2_n_1                                      | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |               10 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/clk_counter[0]_i_2__0_n_1                                            | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[2].pwm_channel_i/clk_counter[0]_i_1__0_n_1                       |                7 |             27 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/axi_rdata[31]_i_1_n_1                                                  | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |               24 |             32 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/axi_rdata[31]_i_1_n_1                                                                                         | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |               18 |             32 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                                           |                9 |             32 |
|  cnc_controller_design_1_i/pl_pwm_0/n_0_1292_BUFG              |                                                                                                                                                                                |                                                                                                                                                           |               32 |             32 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_1                                                                                           | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |               10 |             32 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                           |                9 |             34 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                           |                7 |             35 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | cnc_controller_design_1_i/pl_gpio_0/U0/pl_gpio_v1_0_pl_gpio_inst/pl_gpio_inst/SR[0]                                                                       |               17 |             37 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | cnc_controller_design_1_i/pl_interrupt_manager_0/U0/pl_interrupt_manager_v1_0_pl_interrupt_manager_inst/p_0_in                                            |               21 |             43 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                                           |               11 |             44 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                           |                9 |             44 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                           |               10 |             44 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                           |               13 |             44 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                           |                8 |             47 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                           |                9 |             47 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | cnc_controller_design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               12 |             56 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                |                                                                                                                                                           |               47 |            127 |
|  cnc_controller_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | cnc_controller_design_1_i/pl_pwm_0/U0/pl_pwm_v1_0_S00_AXI_inst/pwm_controller_inst/gen_1[8].pwm_channel_i/STATUS_REGISTERS_reg[0]_0                       |               70 |            175 |
+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 2      |                     1 |
| 4      |                     6 |
| 5      |                     1 |
| 6      |                     1 |
| 8      |                   290 |
| 10     |                     1 |
| 12     |                     1 |
| 13     |                     2 |
| 14     |                     2 |
| 16+    |                    35 |
+--------+-----------------------+


