Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys.qsys --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys --family="Agilex 5" --part=A5ED065BB32AE5SR0
Progress: Loading hps_subsys/hps_subsys.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module emif_hps
Progress: Parameterizing module gts_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: hps_subsys.agilex_hps: Warnings found in IP parameterization.
Component Instantiation Warning: hps_subsys.emif_hps: Warnings found in IP parameterization.
Info: hps_subsys: "Transforming system: hps_subsys"
Info: Interconnect is inserted between master agilex_hps.io96b0_ch0_axi and slave emif_hps.s0_axi4 because the master has araddr signal 44 bit wide, but the slave is 40 bit wide.
Info: Interconnect is inserted between master agilex_hps.io96b0_ch0_axi and slave emif_hps.s0_axi4 because the master has awaddr signal 44 bit wide, but the slave is 40 bit wide.
Info: Interconnect is inserted between master agilex_hps.io96b0_csr_axi and slave emif_hps.s0_axil because the master has araddr signal 32 bit wide, but the slave is 27 bit wide.
Info: Interconnect is inserted between master agilex_hps.io96b0_csr_axi and slave emif_hps.s0_axil because the master has awaddr signal 32 bit wide, but the slave is 27 bit wide.
Info: hps_subsys: "Naming system components in system: hps_subsys"
Info: hps_subsys: "Processing generation queue"
Info: hps_subsys: "Generating: hps_subsys"
Info: hps_subsys: "Generating: agilex_hps"
Info: hps_subsys: "Generating: emif_hps"
Info: hps_subsys: "Generating: gts_inst"
Info: hps_subsys: "Generating: hps_subsys_altera_mm_interconnect_1920_dy2yzzq"
Info: hps_subsys: "Generating: hps_subsys_altera_mm_interconnect_1920_4vt6lji"
Info: hps_subsys: "Generating: altera_reset_controller"
Info: hps_subsys: "Generating: hps_subsys_altera_merlin_axi_translator_1931_d46vvwa"
Info: hps_subsys: "Generating: hps_subsys_altera_merlin_axi_translator_1931_morup7a"
Info: hps_subsys: Done "hps_subsys" with 9 modules, 8 files
Info: Finished: Create HDL design files for synthesis
