#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Nov 13 12:12:58 2023
# Process ID: 11480
# Current directory: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11028 C:\Users\82106\Documents\GitHub\ECE_exp2\week12\text_LCD_2\text_LCD_2\text_LCD_2.xpr
# Log file: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/vivado.log
# Journal file: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2\vivado.jou
# Running On: BAYERNchampions, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16873 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/82106/Documents/GitHub/ECE_exp2/week 12/text_LCD_2/text_LCD_2' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1449.949 ; gain = 358.879
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 4
[Mon Nov 13 12:13:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.runs/synth_1/runme.log
[Mon Nov 13 12:13:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: text_LCD_2
INFO: [Device 21-403] Loading part xc7s75fgga484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2233.539 ; gain = 398.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'text_LCD_2' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.srcs/sources_1/new/text_LCD_2.v:23]
ERROR: [Synth 8-439] module 'oneshot_universal' not found [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.srcs/sources_1/new/text_LCD_2.v:33]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000001100 
ERROR: [Synth 8-6156] failed synthesizing module 'text_LCD_2' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.srcs/sources_1/new/text_LCD_2.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2350.004 ; gain = 514.805
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: text_LCD_2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2350.004 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'text_LCD_2' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.srcs/sources_1/new/text_LCD_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'oneshot_universal' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.srcs/sources_1/new/oneshot_universal.v:23]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oneshot_universal' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.srcs/sources_1/new/oneshot_universal.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.srcs/sources_1/new/text_LCD_2.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.srcs/sources_1/new/text_LCD_2.v:158]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.srcs/sources_1/new/text_LCD_2.v:119]
INFO: [Synth 8-6155] done synthesizing module 'text_LCD_2' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.srcs/sources_1/new/text_LCD_2.v:23]
WARNING: [Synth 8-7137] Register cnt_reg in module text_LCD_2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.srcs/sources_1/new/text_LCD_2.v:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2350.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2350.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2350.004 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2350.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2463.141 ; gain = 113.137
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2463.141 ; gain = 113.137
set_property IOSTANDARD LVCMOS33 [get_ports [list LCD_E]]
set_property IOSTANDARD LVCMOS33 [get_ports [list LCD_E]]
set_property IOSTANDARD LVCMOS33 [get_ports [list LCD_RS]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list LCD_RW]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list switch]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LCD_DATA[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LCD_DATA[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LCD_DATA[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LCD_DATA[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LCD_DATA[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LCD_DATA[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LCD_DATA[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LCD_DATA[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {control_btn[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {control_btn[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {number_btn[9]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {number_btn[8]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {number_btn[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {number_btn[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {number_btn[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {number_btn[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {number_btn[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {number_btn[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {number_btn[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {number_btn[0]}]]
place_ports {control_btn[1]} L7
place_ports {control_btn[0]} K6
place_ports {number_btn[9]} K2
place_ports {number_btn[8]} J2
place_ports {number_btn[7]} L5
place_ports {number_btn[6]} N6
place_ports {number_btn[5]} P6
place_ports {number_btn[4]} N1
place_ports {number_btn[3]} N4
place_ports {number_btn[2]} N8
place_ports {number_btn[1]} K4
place_ports {number_btn[0]} L12
place_ports {LED_out[7]} L4
place_ports {LED_out[6]} M4
place_ports {LED_out[5]} M2
place_ports {LED_out[4]} N7
place_ports {LED_out[3]} M7
place_ports {LED_out[2]} M3
place_ports {LED_out[1]} M1
place_ports {LED_out[0]} N5
place_ports {LCD_DATA[7]} D1
place_ports {LCD_DATA[6]} C1
place_ports {LCD_DATA[5]} C5
place_ports {LCD_DATA[4]} A2
place_ports {LCD_DATA[3]} D4
place_ports {LCD_DATA[2]} C3
place_ports {LCD_DATA[1]} B2
place_ports {LCD_DATA[0]} A4
place_ports clk B6
place_ports rst Y1
place_ports switch W3
place_ports LCD_E A6
place_ports LCD_RS G6
place_ports LCD_RW D6
file mkdir C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.srcs/constrs_1/new
close [ open C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.srcs/constrs_1/new/LCD.xdc w ]
add_files -fileset constrs_1 C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.srcs/constrs_1/new/LCD.xdc
set_property target_constrs_file C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.srcs/constrs_1/new/LCD.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 4
[Mon Nov 13 12:20:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.runs/synth_1/runme.log
[Mon Nov 13 12:20:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 13 12:22:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 13 12:23:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 11 2023-00:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/13724327082d01
current_hw_device [get_hw_devices xc7s75_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 13 12:24:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.runs/impl_1/runme.log
close_hw_manager
set_property package_pin "" [get_ports [list  {number_btn[9]}]]
set_property package_pin "" [get_ports [list  {number_btn[8]}]]
set_property package_pin "" [get_ports [list  {number_btn[7]}]]
set_property package_pin "" [get_ports [list  {number_btn[6]}]]
set_property package_pin "" [get_ports [list  {number_btn[4]}]]
set_property package_pin "" [get_ports [list  {number_btn[3]}]]
set_property package_pin "" [get_ports [list  {number_btn[5]}]]
set_property package_pin "" [get_ports [list  {number_btn[2]}]]
set_property package_pin "" [get_ports [list  {number_btn[1]}]]
set_property package_pin "" [get_ports [list  {number_btn[0]}]]
place_ports {number_btn[9]} K4
place_ports {number_btn[8]} N8
place_ports {number_btn[7]} N4
place_ports {number_btn[6]} N1
place_ports {number_btn[5]} P6
place_ports {number_btn[4]} N6
place_ports {number_btn[3]} L5
place_ports {number_btn[2]} J2
place_ports {number_btn[1]} K2
place_ports {number_btn[0]} L1
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 13 12:27:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 11 2023-00:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/13724327082d01
set_property PROGRAM.FILE {C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.runs/impl_1/text_LCD_2.bit} [get_hw_devices xc7s75_0]
current_hw_device [get_hw_devices xc7s75_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.runs/impl_1/text_LCD_2.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2565.699 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/82106/Documents/GitHub/ECE_exp2/week12/text_LCD_2/text_LCD_2/text_LCD_2.runs/impl_1/text_LCD_2.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2565.699 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 12:33:04 2023...
