commit 25da2ea72c18a63f5efdb7c506669aa733693bea
Author: Joel Sing <joel@sing.id.au>
Date:   Tue Mar 3 03:41:43 2020 +1100

    cmd/internal/obj/riscv: add NEG/NEGW pseudo-instructions
    
    Provide NEG/NEGW pseudo-instructions, which translate to SUB/SUBW with the
    zero register as a source.
    
    Change-Id: I2c1ec1e75611c234c5ee8e39390dd188f8e42bae
    Reviewed-on: https://go-review.googlesource.com/c/go/+/221689
    Reviewed-by: Cherry Zhang <cherryyz@google.com>

 src/cmd/asm/internal/asm/testdata/riscvenc.s |  8 +++++++-
 src/cmd/internal/obj/riscv/anames.go         |  2 ++
 src/cmd/internal/obj/riscv/cpu.go            |  2 ++
 src/cmd/internal/obj/riscv/obj.go            | 11 +++++++++++
 4 files changed, 22 insertions(+), 1 deletion(-)
