C:\lscc\iCEcube2.2020.12\synpbase\bin64\c_hdl.exe  -osyn  C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\synwork\cu_top_0_comp.srs  -hdllog  C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\synlog\cu_top_0_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -primux -fixsmult -infer_seqShift -ice -sdff_counter -nram -divnmod -nostructver   -I C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\  -I C:\lscc\iCEcube2.2020.12\synpbase\lib   -v2001  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -encrypt  -pro  -dmgen  C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\verilog\cu_top_0.v -lib work C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\verilog\reset_conditioner_1.v 
rc:0 success:1 runtime:1
file:C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\synwork\cu_top_0_comp.srs|io:o|time:1735868140|size:1634|exec:0
file:C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\synlog\cu_top_0_compiler.srr|io:o|time:1735868140|size:4002|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1735410772|size:224837|exec:0
file:C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\verilog\cu_top_0.v|io:i|time:1735868140|size:661|exec:0
file:C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\verilog\reset_conditioner_1.v|io:i|time:1735868140|size:717|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\c_hdl.exe|io:i|time:1735410770|size:1338368|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\c_hdl.exe|io:i|time:1735410771|size:1754112|exec:1
