$date
   Tue Nov 15 22:58:27 2022
$end
$version
  2020.2
$end
$timescale
  1ps
$end
$scope module test $end
$var wire 8 ! out_pc [7:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ inc_pc $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx !
1"
1#
x$
$end
#1
0"
0#
#6
1"
#7
0"
