{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695587463908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695587463909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 17:31:03 2023 " "Processing started: Sun Sep 24 17:31:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695587463909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587463909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_02_02 -c lab_02_02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_02_02 -c lab_02_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587463909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695587464001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695587464001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_HEX_7SEG_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_HEX_7SEG_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch " "Found design unit 1: conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/conv_HEX_7SEG_v.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469364 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_HEX_7SEG_v " "Found entity 1: conv_HEX_7SEG_v" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/conv_HEX_7SEG_v.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_add_sub_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_add_sub_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_add_sub_b-four_bit_add_sub_b_arch " "Found design unit 1: four_bit_add_sub_b-four_bit_add_sub_b_arch" {  } { { "four_bit_add_sub_b.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_add_sub_b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469364 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_add_sub_b " "Found entity 1: four_bit_add_sub_b" {  } { { "four_bit_add_sub_b.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_add_sub_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_sum_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_sum_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_sum_seven_seg-four_bit_sum_seven_seg_arch " "Found design unit 1: four_bit_sum_seven_seg-four_bit_sum_seven_seg_arch" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_sum_seven_seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469364 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_sum_seven_seg " "Found entity 1: four_bit_sum_seven_seg" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_sum_seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_add-four_bit_add_arch " "Found design unit 1: four_bit_add-four_bit_add_arch" {  } { { "four_bit_add.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469364 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_add " "Found entity 1: four_bit_add" {  } { { "four_bit_add.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_inv-four_bit_inv_arch " "Found design unit 1: four_bit_inv-four_bit_inv_arch" {  } { { "four_bit_inv.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_inv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469365 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_inv " "Found entity 1: four_bit_inv" {  } { { "four_bit_inv.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_inv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_s-arc_add " "Found design unit 1: add_s-arc_add" {  } { { "add_s.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/add_s.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469365 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_s " "Found entity 1: add_s" {  } { { "add_s.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/add_s.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchXY.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switchXY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchXY-switchXY_arch " "Found design unit 1: switchXY-switchXY_arch" {  } { { "switchXY.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/switchXY.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469365 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchXY " "Found entity 1: switchXY" {  } { { "switchXY.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/switchXY.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourBitRegPIPO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourBitRegPIPO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitRegPIPO-fourBitRegPIPO_arch " "Found design unit 1: fourBitRegPIPO-fourBitRegPIPO_arch" {  } { { "fourBitRegPIPO.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegPIPO.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469365 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitRegPIPO " "Found entity 1: fourBitRegPIPO" {  } { { "fourBitRegPIPO.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegPIPO.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourBitRegSixSum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourBitRegSixSum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitRegSixSum-fourBitRegSixSum_arch " "Found design unit 1: fourBitRegSixSum-fourBitRegSixSum_arch" {  } { { "fourBitRegSixSum.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegSixSum.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469365 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitRegSixSum " "Found entity 1: fourBitRegSixSum" {  } { { "fourBitRegSixSum.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegSixSum.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourBitSwitchXY.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourBitSwitchXY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitSwitchXY-fourBitSwitchXY_arch " "Found design unit 1: fourBitSwitchXY-fourBitSwitchXY_arch" {  } { { "fourBitSwitchXY.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitSwitchXY.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469366 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitSwitchXY " "Found entity 1: fourBitSwitchXY" {  } { { "fourBitSwitchXY.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitSwitchXY.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourBitRegSixSumTest.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fourBitRegSixSumTest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_lab02_pkg " "Found design unit 1: array_lab02_pkg" {  } { { "fourBitRegSixSumTest.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegSixSumTest.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fourBitRegSixSumTest-fourBitRegSixSumTest_arch " "Found design unit 2: fourBitRegSixSumTest-fourBitRegSixSumTest_arch" {  } { { "fourBitRegSixSumTest.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegSixSumTest.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469366 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitRegSixSumTest " "Found entity 1: fourBitRegSixSumTest" {  } { { "fourBitRegSixSumTest.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegSixSumTest.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695587469366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469366 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" lab_02_02.vhd(58) " "VHDL syntax error at lab_02_02.vhd(58) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "lab_02_02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/lab_02_02.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_02_02.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lab_02_02.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_lab02_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file array_lab02_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469367 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "918 " "Peak virtual memory: 918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695587469406 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 24 17:31:09 2023 " "Processing ended: Sun Sep 24 17:31:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695587469406 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695587469406 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695587469406 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469406 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695587469974 ""}
