Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Feb  1 16:48:51 2023
| Host         : HPLaptopKawser running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    3           
TIMING-18  Warning   Missing input or output delay   20          
TIMING-20  Warning   Non-clocked latch               64          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4480)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (92)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4480)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: im_gen0/y_pad_reg_l_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_cnt_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_state_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_down_L/PB_sync_1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_cnt_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_state_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_down_R/PB_sync_1_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_cnt_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_state_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pb_up_L/PB_sync_1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_cnt_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_state_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pb_up_R/PB_sync_1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (92)
-------------------------------------------------
 There are 92 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.215        0.000                      0                  328        0.185        0.000                      0                  328        4.500        0.000                       0                   250  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.215        0.000                      0                  328        0.185        0.000                      0                  328        4.500        0.000                       0                   250  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 im_gen0/y_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            im_gen0/x_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 3.105ns (46.078%)  route 3.634ns (53.922%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.623     5.226    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X47Y81         FDCE                                         r  im_gen0/y_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDCE (Prop_fdce_C_Q)         0.456     5.682 f  im_gen0/y_ball_reg_reg[2]/Q
                         net (fo=13, routed)          0.842     6.523    im_gen0/y_ball_reg_reg[9]_0[1]
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.647 r  im_gen0/x_delta_next2_carry_i_12/O
                         net (fo=1, routed)           0.000     6.647    im_gen0/x_delta_next2_carry_i_12_n_1
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.160 r  im_gen0/x_delta_next2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.160    im_gen0/x_delta_next2_carry_i_10_n_1
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.277 r  im_gen0/x_delta_next2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.277    im_gen0/x_delta_next2_carry_i_9_n_1
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.394 r  im_gen0/x_delta_next2_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.394    im_gen0/x_delta_next2_carry__0_i_10_n_1
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  im_gen0/x_delta_next2_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.511    im_gen0/x_delta_next2_carry__0_i_9_n_1
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  im_gen0/x_delta_next2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.628    im_gen0/x_delta_next2_carry__1_i_10_n_1
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  im_gen0/x_delta_next2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.745    im_gen0/x_delta_next2_carry__1_i_9_n_1
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.068 r  im_gen0/x_delta_next2_carry__2_i_10/O[1]
                         net (fo=5, routed)           0.979     9.048    im_gen0/y_ball_b[27]
    SLICE_X40Y85         LUT4 (Prop_lut4_I0_O)        0.306     9.354 r  im_gen0/x_delta_next2_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.354    im_gen0/x_delta_next2_carry__2_i_7_n_1
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.904 r  im_gen0/x_delta_next2_carry__2/CO[3]
                         net (fo=1, routed)           1.064    10.968    im_gen0/x_delta_next2
    SLICE_X49Y83         LUT6 (Prop_lut6_I3_O)        0.124    11.092 f  im_gen0/x_delta_reg[2]_i_2/O
                         net (fo=1, routed)           0.749    11.840    im_gen0/x_delta_reg[2]_i_2_n_1
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.964 r  im_gen0/x_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.964    im_gen0/x_delta_reg[2]_i_1_n_1
    SLICE_X45Y79         FDCE                                         r  im_gen0/x_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000    10.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.504    14.927    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X45Y79         FDCE                                         r  im_gen0/x_delta_reg_reg[2]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X45Y79         FDCE (Setup_fdce_C_D)        0.029    15.179    im_gen0/x_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 im_gen0/y_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            im_gen0/y_delta_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 2.796ns (46.563%)  route 3.209ns (53.437%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.623     5.226    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X47Y81         FDCE                                         r  im_gen0/y_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDCE (Prop_fdce_C_Q)         0.456     5.682 f  im_gen0/y_ball_reg_reg[2]/Q
                         net (fo=13, routed)          0.842     6.523    im_gen0/y_ball_reg_reg[9]_0[1]
    SLICE_X42Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.647 r  im_gen0/x_delta_next2_carry_i_12/O
                         net (fo=1, routed)           0.000     6.647    im_gen0/x_delta_next2_carry_i_12_n_1
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.160 r  im_gen0/x_delta_next2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.160    im_gen0/x_delta_next2_carry_i_10_n_1
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.277 r  im_gen0/x_delta_next2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.277    im_gen0/x_delta_next2_carry_i_9_n_1
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.394 r  im_gen0/x_delta_next2_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.394    im_gen0/x_delta_next2_carry__0_i_10_n_1
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.511 r  im_gen0/x_delta_next2_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.511    im_gen0/x_delta_next2_carry__0_i_9_n_1
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.628 r  im_gen0/x_delta_next2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.628    im_gen0/x_delta_next2_carry__1_i_10_n_1
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.745 r  im_gen0/x_delta_next2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.745    im_gen0/x_delta_next2_carry__1_i_9_n_1
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.862 r  im_gen0/x_delta_next2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.862    im_gen0/x_delta_next2_carry__2_i_10_n_1
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.185 r  im_gen0/x_delta_next2_carry__2_i_9/O[1]
                         net (fo=5, routed)           0.820     9.006    im_gen0/y_ball_b[31]
    SLICE_X43Y85         LUT2 (Prop_lut2_I0_O)        0.306     9.312 f  im_gen0/y_delta_reg[30]_i_10/O
                         net (fo=1, routed)           0.708    10.020    im_gen0/y_delta_reg[30]_i_10_n_1
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124    10.144 r  im_gen0/y_delta_reg[30]_i_5/O
                         net (fo=1, routed)           0.401    10.545    im_gen0/y_delta_reg[30]_i_5_n_1
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.669 r  im_gen0/y_delta_reg[30]_i_3/O
                         net (fo=2, routed)           0.437    11.106    im_gen0/y_delta_reg[30]_i_3_n_1
    SLICE_X45Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.230 r  im_gen0/y_delta_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    11.230    im_gen0/y_delta_next[30]
    SLICE_X45Y79         FDCE                                         r  im_gen0/y_delta_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000    10.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.504    14.927    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X45Y79         FDCE                                         r  im_gen0/y_delta_reg_reg[30]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X45Y79         FDCE (Setup_fdce_C_D)        0.031    15.181    im_gen0/y_delta_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 vga_cont0/column_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            im_gen0/y_ball_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.180ns (24.799%)  route 3.578ns (75.201%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.614     5.217    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  vga_cont0/column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     5.673 f  vga_cont0/column_reg[3]/Q
                         net (fo=9, routed)           1.071     6.743    vga_cont0/Q[2]
    SLICE_X49Y78         LUT3 (Prop_lut3_I0_O)        0.150     6.893 f  vga_cont0/y_ball_reg[1]_i_7/O
                         net (fo=1, routed)           0.619     7.512    vga_cont0/y_ball_reg[1]_i_7_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.326     7.838 f  vga_cont0/y_ball_reg[1]_i_6/O
                         net (fo=1, routed)           0.590     8.428    vga_cont0/y_ball_reg[1]_i_6_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.552 f  vga_cont0/y_ball_reg[1]_i_4/O
                         net (fo=1, routed)           0.162     8.714    vga_cont0/y_ball_reg[1]_i_4_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  vga_cont0/y_ball_reg[1]_i_1/O
                         net (fo=62, routed)          1.137     9.975    im_gen0/refresh_tick
    SLICE_X47Y85         FDCE                                         r  im_gen0/y_ball_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000    10.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.508    14.931    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X47Y85         FDCE                                         r  im_gen0/y_ball_reg_reg[18]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X47Y85         FDCE (Setup_fdce_C_CE)      -0.205    14.877    im_gen0/y_ball_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 vga_cont0/column_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            im_gen0/y_ball_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.180ns (24.799%)  route 3.578ns (75.201%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.614     5.217    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  vga_cont0/column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     5.673 f  vga_cont0/column_reg[3]/Q
                         net (fo=9, routed)           1.071     6.743    vga_cont0/Q[2]
    SLICE_X49Y78         LUT3 (Prop_lut3_I0_O)        0.150     6.893 f  vga_cont0/y_ball_reg[1]_i_7/O
                         net (fo=1, routed)           0.619     7.512    vga_cont0/y_ball_reg[1]_i_7_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.326     7.838 f  vga_cont0/y_ball_reg[1]_i_6/O
                         net (fo=1, routed)           0.590     8.428    vga_cont0/y_ball_reg[1]_i_6_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.552 f  vga_cont0/y_ball_reg[1]_i_4/O
                         net (fo=1, routed)           0.162     8.714    vga_cont0/y_ball_reg[1]_i_4_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  vga_cont0/y_ball_reg[1]_i_1/O
                         net (fo=62, routed)          1.137     9.975    im_gen0/refresh_tick
    SLICE_X47Y85         FDCE                                         r  im_gen0/y_ball_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000    10.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.508    14.931    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X47Y85         FDCE                                         r  im_gen0/y_ball_reg_reg[19]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X47Y85         FDCE (Setup_fdce_C_CE)      -0.205    14.877    im_gen0/y_ball_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 vga_cont0/column_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            im_gen0/y_ball_reg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.180ns (24.799%)  route 3.578ns (75.201%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.614     5.217    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  vga_cont0/column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     5.673 f  vga_cont0/column_reg[3]/Q
                         net (fo=9, routed)           1.071     6.743    vga_cont0/Q[2]
    SLICE_X49Y78         LUT3 (Prop_lut3_I0_O)        0.150     6.893 f  vga_cont0/y_ball_reg[1]_i_7/O
                         net (fo=1, routed)           0.619     7.512    vga_cont0/y_ball_reg[1]_i_7_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.326     7.838 f  vga_cont0/y_ball_reg[1]_i_6/O
                         net (fo=1, routed)           0.590     8.428    vga_cont0/y_ball_reg[1]_i_6_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.552 f  vga_cont0/y_ball_reg[1]_i_4/O
                         net (fo=1, routed)           0.162     8.714    vga_cont0/y_ball_reg[1]_i_4_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  vga_cont0/y_ball_reg[1]_i_1/O
                         net (fo=62, routed)          1.137     9.975    im_gen0/refresh_tick
    SLICE_X47Y85         FDCE                                         r  im_gen0/y_ball_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000    10.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.508    14.931    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X47Y85         FDCE                                         r  im_gen0/y_ball_reg_reg[20]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X47Y85         FDCE (Setup_fdce_C_CE)      -0.205    14.877    im_gen0/y_ball_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 vga_cont0/column_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            im_gen0/y_ball_reg_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.180ns (24.799%)  route 3.578ns (75.201%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.614     5.217    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  vga_cont0/column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     5.673 f  vga_cont0/column_reg[3]/Q
                         net (fo=9, routed)           1.071     6.743    vga_cont0/Q[2]
    SLICE_X49Y78         LUT3 (Prop_lut3_I0_O)        0.150     6.893 f  vga_cont0/y_ball_reg[1]_i_7/O
                         net (fo=1, routed)           0.619     7.512    vga_cont0/y_ball_reg[1]_i_7_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.326     7.838 f  vga_cont0/y_ball_reg[1]_i_6/O
                         net (fo=1, routed)           0.590     8.428    vga_cont0/y_ball_reg[1]_i_6_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.552 f  vga_cont0/y_ball_reg[1]_i_4/O
                         net (fo=1, routed)           0.162     8.714    vga_cont0/y_ball_reg[1]_i_4_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  vga_cont0/y_ball_reg[1]_i_1/O
                         net (fo=62, routed)          1.137     9.975    im_gen0/refresh_tick
    SLICE_X47Y85         FDCE                                         r  im_gen0/y_ball_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000    10.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.508    14.931    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X47Y85         FDCE                                         r  im_gen0/y_ball_reg_reg[21]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X47Y85         FDCE (Setup_fdce_C_CE)      -0.205    14.877    im_gen0/y_ball_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 vga_cont0/column_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            im_gen0/y_ball_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.180ns (25.335%)  route 3.478ns (74.665%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.614     5.217    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  vga_cont0/column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     5.673 f  vga_cont0/column_reg[3]/Q
                         net (fo=9, routed)           1.071     6.743    vga_cont0/Q[2]
    SLICE_X49Y78         LUT3 (Prop_lut3_I0_O)        0.150     6.893 f  vga_cont0/y_ball_reg[1]_i_7/O
                         net (fo=1, routed)           0.619     7.512    vga_cont0/y_ball_reg[1]_i_7_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.326     7.838 f  vga_cont0/y_ball_reg[1]_i_6/O
                         net (fo=1, routed)           0.590     8.428    vga_cont0/y_ball_reg[1]_i_6_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.552 f  vga_cont0/y_ball_reg[1]_i_4/O
                         net (fo=1, routed)           0.162     8.714    vga_cont0/y_ball_reg[1]_i_4_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  vga_cont0/y_ball_reg[1]_i_1/O
                         net (fo=62, routed)          1.036     9.874    im_gen0/refresh_tick
    SLICE_X47Y83         FDCE                                         r  im_gen0/y_ball_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000    10.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.506    14.929    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X47Y83         FDCE                                         r  im_gen0/y_ball_reg_reg[10]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X47Y83         FDCE (Setup_fdce_C_CE)      -0.205    14.875    im_gen0/y_ball_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 vga_cont0/column_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            im_gen0/y_ball_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.180ns (25.335%)  route 3.478ns (74.665%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.614     5.217    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  vga_cont0/column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     5.673 f  vga_cont0/column_reg[3]/Q
                         net (fo=9, routed)           1.071     6.743    vga_cont0/Q[2]
    SLICE_X49Y78         LUT3 (Prop_lut3_I0_O)        0.150     6.893 f  vga_cont0/y_ball_reg[1]_i_7/O
                         net (fo=1, routed)           0.619     7.512    vga_cont0/y_ball_reg[1]_i_7_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.326     7.838 f  vga_cont0/y_ball_reg[1]_i_6/O
                         net (fo=1, routed)           0.590     8.428    vga_cont0/y_ball_reg[1]_i_6_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.552 f  vga_cont0/y_ball_reg[1]_i_4/O
                         net (fo=1, routed)           0.162     8.714    vga_cont0/y_ball_reg[1]_i_4_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  vga_cont0/y_ball_reg[1]_i_1/O
                         net (fo=62, routed)          1.036     9.874    im_gen0/refresh_tick
    SLICE_X47Y83         FDCE                                         r  im_gen0/y_ball_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000    10.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.506    14.929    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X47Y83         FDCE                                         r  im_gen0/y_ball_reg_reg[11]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X47Y83         FDCE (Setup_fdce_C_CE)      -0.205    14.875    im_gen0/y_ball_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 vga_cont0/column_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            im_gen0/y_ball_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.180ns (25.335%)  route 3.478ns (74.665%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.614     5.217    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  vga_cont0/column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     5.673 f  vga_cont0/column_reg[3]/Q
                         net (fo=9, routed)           1.071     6.743    vga_cont0/Q[2]
    SLICE_X49Y78         LUT3 (Prop_lut3_I0_O)        0.150     6.893 f  vga_cont0/y_ball_reg[1]_i_7/O
                         net (fo=1, routed)           0.619     7.512    vga_cont0/y_ball_reg[1]_i_7_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.326     7.838 f  vga_cont0/y_ball_reg[1]_i_6/O
                         net (fo=1, routed)           0.590     8.428    vga_cont0/y_ball_reg[1]_i_6_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.552 f  vga_cont0/y_ball_reg[1]_i_4/O
                         net (fo=1, routed)           0.162     8.714    vga_cont0/y_ball_reg[1]_i_4_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  vga_cont0/y_ball_reg[1]_i_1/O
                         net (fo=62, routed)          1.036     9.874    im_gen0/refresh_tick
    SLICE_X47Y83         FDCE                                         r  im_gen0/y_ball_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000    10.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.506    14.929    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X47Y83         FDCE                                         r  im_gen0/y_ball_reg_reg[12]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X47Y83         FDCE (Setup_fdce_C_CE)      -0.205    14.875    im_gen0/y_ball_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 vga_cont0/column_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            im_gen0/y_ball_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.180ns (25.335%)  route 3.478ns (74.665%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.614     5.217    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  vga_cont0/column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     5.673 f  vga_cont0/column_reg[3]/Q
                         net (fo=9, routed)           1.071     6.743    vga_cont0/Q[2]
    SLICE_X49Y78         LUT3 (Prop_lut3_I0_O)        0.150     6.893 f  vga_cont0/y_ball_reg[1]_i_7/O
                         net (fo=1, routed)           0.619     7.512    vga_cont0/y_ball_reg[1]_i_7_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.326     7.838 f  vga_cont0/y_ball_reg[1]_i_6/O
                         net (fo=1, routed)           0.590     8.428    vga_cont0/y_ball_reg[1]_i_6_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.552 f  vga_cont0/y_ball_reg[1]_i_4/O
                         net (fo=1, routed)           0.162     8.714    vga_cont0/y_ball_reg[1]_i_4_n_1
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  vga_cont0/y_ball_reg[1]_i_1/O
                         net (fo=62, routed)          1.036     9.874    im_gen0/refresh_tick
    SLICE_X47Y83         FDCE                                         r  im_gen0/y_ball_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000    10.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         1.506    14.929    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X47Y83         FDCE                                         r  im_gen0/y_ball_reg_reg[13]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X47Y83         FDCE (Setup_fdce_C_CE)      -0.205    14.875    im_gen0/y_ball_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  5.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_cont0/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_cont0/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.687%)  route 0.154ns (45.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.557     1.476    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X55Y81         FDCE                                         r  vga_cont0/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga_cont0/v_count_reg[7]/Q
                         net (fo=5, routed)           0.154     1.771    vga_cont0/v_count[7]
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  vga_cont0/v_count[8]_i_1/O
                         net (fo=2, routed)           0.000     1.816    vga_cont0/v_count[8]_i_1_n_1
    SLICE_X56Y81         FDCE                                         r  vga_cont0/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.826     1.991    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X56Y81         FDCE                                         r  vga_cont0/v_count_reg[8]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X56Y81         FDCE (Hold_fdce_C_D)         0.120     1.631    vga_cont0/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_cont0/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_cont0/column_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.209ns (38.241%)  route 0.338ns (61.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.558     1.477    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  vga_cont0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  vga_cont0/h_count_reg[6]/Q
                         net (fo=7, routed)           0.174     1.815    vga_cont0/h_count_reg[6]
    SLICE_X54Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.860 r  vga_cont0/column[7]_i_1/O
                         net (fo=2, routed)           0.164     2.024    vga_cont0/column[7]_i_1_n_1
    SLICE_X50Y83         FDCE                                         r  vga_cont0/column_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.828     1.993    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X50Y83         FDCE                                         r  vga_cont0/column_reg[7]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X50Y83         FDCE (Hold_fdce_C_D)         0.052     1.794    vga_cont0/column_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_cont0/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_cont0/v_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.347%)  route 0.144ns (43.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.556     1.475    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  vga_cont0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga_cont0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.144     1.760    vga_cont0/v_count[0]
    SLICE_X55Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  vga_cont0/v_sync_i_1/O
                         net (fo=1, routed)           0.000     1.805    vga_cont0/v_sync_i_1_n_1
    SLICE_X55Y80         FDCE                                         r  vga_cont0/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.824     1.989    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  vga_cont0/v_sync_reg/C
                         clock pessimism             -0.513     1.475    
    SLICE_X55Y80         FDCE (Hold_fdce_C_D)         0.092     1.567    vga_cont0/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_cont0/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_cont0/column_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.902%)  route 0.379ns (67.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.559     1.478    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  vga_cont0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_cont0/h_count_reg[8]/Q
                         net (fo=6, routed)           0.172     1.791    vga_cont0/h_count_reg[8]
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  vga_cont0/column[8]_i_1/O
                         net (fo=2, routed)           0.208     2.044    vga_cont0/h_count[8]
    SLICE_X50Y83         FDCE                                         r  vga_cont0/column_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.828     1.993    vga_cont0/pixel_clk_IBUF_BUFG
    SLICE_X50Y83         FDCE                                         r  vga_cont0/column_reg[8]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X50Y83         FDCE (Hold_fdce_C_D)         0.063     1.805    vga_cont0/column_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 im_gen0/x_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            im_gen0/x_ball_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.270ns (62.976%)  route 0.159ns (37.024%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.559     1.478    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X45Y79         FDCE                                         r  im_gen0/x_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  im_gen0/x_delta_reg_reg[2]/Q
                         net (fo=61, routed)          0.159     1.778    im_gen0/x_delta_reg[2]
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.907 r  im_gen0/x_ball_reg_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    im_gen0/x_ball_reg_reg[10]_i_1_n_5
    SLICE_X46Y78         FDCE                                         r  im_gen0/x_ball_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.825     1.990    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X46Y78         FDCE                                         r  im_gen0/x_ball_reg_reg[13]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X46Y78         FDCE (Hold_fdce_C_D)         0.134     1.644    im_gen0/x_ball_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 im_gen0/x_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            im_gen0/x_ball_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.270ns (62.732%)  route 0.160ns (37.268%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.559     1.478    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X45Y79         FDCE                                         r  im_gen0/x_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  im_gen0/x_delta_reg_reg[2]/Q
                         net (fo=61, routed)          0.160     1.780    im_gen0/x_delta_reg[2]
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.909 r  im_gen0/x_ball_reg_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.909    im_gen0/x_ball_reg_reg[10]_i_1_n_7
    SLICE_X46Y78         FDCE                                         r  im_gen0/x_ball_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.825     1.990    im_gen0/pixel_clk_IBUF_BUFG
    SLICE_X46Y78         FDCE                                         r  im_gen0/x_ball_reg_reg[11]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X46Y78         FDCE (Hold_fdce_C_D)         0.134     1.644    im_gen0/x_ball_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pb_down_L/PB_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pb_down_L/PB_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.553     1.472    pb_down_L/pixel_clk_IBUF_BUFG
    SLICE_X50Y73         FDRE                                         r  pb_down_L/PB_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  pb_down_L/PB_cnt_reg[10]/Q
                         net (fo=2, routed)           0.126     1.762    pb_down_L/PB_cnt_reg[10]
    SLICE_X50Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  pb_down_L/PB_cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.872    pb_down_L/PB_cnt_reg[8]_i_1__0_n_6
    SLICE_X50Y73         FDRE                                         r  pb_down_L/PB_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.820     1.985    pb_down_L/pixel_clk_IBUF_BUFG
    SLICE_X50Y73         FDRE                                         r  pb_down_L/PB_cnt_reg[10]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.134     1.606    pb_down_L/PB_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pb_down_R/PB_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pb_down_R/PB_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.553     1.472    pb_down_R/pixel_clk_IBUF_BUFG
    SLICE_X46Y74         FDRE                                         r  pb_down_R/PB_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  pb_down_R/PB_cnt_reg[10]/Q
                         net (fo=2, routed)           0.126     1.762    pb_down_R/PB_cnt_reg[10]
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  pb_down_R/PB_cnt_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.872    pb_down_R/PB_cnt_reg[8]_i_1__2_n_6
    SLICE_X46Y74         FDRE                                         r  pb_down_R/PB_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.821     1.986    pb_down_R/pixel_clk_IBUF_BUFG
    SLICE_X46Y74         FDRE                                         r  pb_down_R/PB_cnt_reg[10]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X46Y74         FDRE (Hold_fdre_C_D)         0.134     1.606    pb_down_R/PB_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pb_down_R/PB_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pb_down_R/PB_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.554     1.473    pb_down_R/pixel_clk_IBUF_BUFG
    SLICE_X46Y73         FDRE                                         r  pb_down_R/PB_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  pb_down_R/PB_cnt_reg[6]/Q
                         net (fo=2, routed)           0.126     1.763    pb_down_R/PB_cnt_reg[6]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  pb_down_R/PB_cnt_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.873    pb_down_R/PB_cnt_reg[4]_i_1__2_n_6
    SLICE_X46Y73         FDRE                                         r  pb_down_R/PB_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.822     1.987    pb_down_R/pixel_clk_IBUF_BUFG
    SLICE_X46Y73         FDRE                                         r  pb_down_R/PB_cnt_reg[6]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.134     1.607    pb_down_R/PB_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pb_up_L/PB_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pb_up_L/PB_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.552     1.471    pb_up_L/pixel_clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  pb_up_L/PB_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  pb_up_L/PB_cnt_reg[10]/Q
                         net (fo=2, routed)           0.126     1.761    pb_up_L/PB_cnt_reg[10]
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  pb_up_L/PB_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    pb_up_L/PB_cnt_reg[8]_i_1_n_6
    SLICE_X56Y75         FDRE                                         r  pb_up_L/PB_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  pixel_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    pixel_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  pixel_clk_IBUF_BUFG_inst/O
                         net (fo=249, routed)         0.819     1.984    pb_up_L/pixel_clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  pb_up_L/PB_cnt_reg[10]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.134     1.605    pb_up_L/PB_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pixel_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  pixel_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y78    im_gen0/x_ball_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y78    im_gen0/x_ball_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y78    im_gen0/x_ball_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y78    im_gen0/x_ball_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y79    im_gen0/x_ball_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y79    im_gen0/x_ball_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y79    im_gen0/x_ball_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y79    im_gen0/x_ball_reg_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y80    im_gen0/x_ball_reg_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y79    im_gen0/x_ball_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y79    im_gen0/x_ball_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78    im_gen0/x_ball_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y79    im_gen0/x_ball_reg_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y79    im_gen0/x_ball_reg_reg[14]/C



