JDF B
// Created by Version 2.0 
PROJECT example_Stoper
DESIGN example_stoper Normal
DEVKIT M4A5-64/32-10JC
ENTRY Pure VHDL
MODULE stoper.vhd
MODSTYLE stoper Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE stoper
