Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  9 21:07:07 2020
| Host         : LAPTOP-CD0JQ47T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Simon_timing_summary_routed.rpt -pb Simon_timing_summary_routed.pb -rpx Simon_timing_summary_routed.rpx -warn_on_violation
| Design       : Simon
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (137)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (18)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (137)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: L3/clk_out_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.783        0.000                      0                  160        0.200        0.000                      0                  160        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.783        0.000                      0                  160        0.200        0.000                      0                  160        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 2.425ns (46.870%)  route 2.749ns (53.130%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.554     5.075    L8/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  L8/tempCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  L8/tempCounter_reg[1]/Q
                         net (fo=2, routed)           0.639     6.171    L8/tempCounter_reg[1]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.827 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.827    L8/code_reg[15]_i_10_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.941    L8/code_reg[15]_i_9_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.064    L8/code_reg[15]_i_8_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.178    L8/code_reg[15]_i_7_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    L8/code_reg[15]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.406    L8/code_reg[15]_i_5_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.719 r  L8/code_reg[15]_i_3/O[3]
                         net (fo=21, routed)          1.546     9.265    L7/O[2]
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.306     9.571 r  L7/code[0]_i_2/O
                         net (fo=1, routed)           0.554    10.125    L7/code[0]_i_2_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  L7/code[0]_i_1/O
                         net (fo=1, routed)           0.000    10.249    L8/code_reg[0]_0
    SLICE_X48Y25         FDRE                                         r  L8/code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.434    14.775    L8/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  L8/code_reg[0]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.032    15.032    L8/code_reg[0]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 2.443ns (50.216%)  route 2.422ns (49.784%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.554     5.075    L8/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  L8/tempCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  L8/tempCounter_reg[1]/Q
                         net (fo=2, routed)           0.639     6.171    L8/tempCounter_reg[1]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.827 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.827    L8/code_reg[15]_i_10_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.941    L8/code_reg[15]_i_9_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.064    L8/code_reg[15]_i_8_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.178    L8/code_reg[15]_i_7_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    L8/code_reg[15]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.406    L8/code_reg[15]_i_5_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.740 r  L8/code_reg[15]_i_3/O[1]
                         net (fo=21, routed)          0.918     8.657    L7/O[0]
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.303     8.960 r  L7/code[3]_i_2/O
                         net (fo=1, routed)           0.856     9.816    L7/code[3]_i_2_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.940 r  L7/code[3]_i_1/O
                         net (fo=1, routed)           0.000     9.940    L8/code_reg[3]_0
    SLICE_X48Y25         FDRE                                         r  L8/code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.434    14.775    L8/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  L8/code_reg[3]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.031    15.031    L8/code_reg[3]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 2.443ns (52.268%)  route 2.231ns (47.732%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.554     5.075    L8/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  L8/tempCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  L8/tempCounter_reg[1]/Q
                         net (fo=2, routed)           0.639     6.171    L8/tempCounter_reg[1]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.827 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.827    L8/code_reg[15]_i_10_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.941    L8/code_reg[15]_i_9_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.064    L8/code_reg[15]_i_8_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.178    L8/code_reg[15]_i_7_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    L8/code_reg[15]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.406    L8/code_reg[15]_i_5_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.740 r  L8/code_reg[15]_i_3/O[1]
                         net (fo=21, routed)          0.918     8.657    L7/O[0]
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.303     8.960 r  L7/code[13]_i_2/O
                         net (fo=1, routed)           0.665     9.625    L7/code[13]_i_2_n_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.749 r  L7/code[13]_i_1/O
                         net (fo=1, routed)           0.000     9.749    L8/code_reg[13]_0
    SLICE_X49Y26         FDRE                                         r  L8/code_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.436    14.777    L8/clk_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  L8/code_reg[13]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X49Y26         FDRE (Setup_fdre_C_D)        0.029    15.031    L8/code_reg[13]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 2.425ns (55.147%)  route 1.972ns (44.853%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.554     5.075    L8/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  L8/tempCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  L8/tempCounter_reg[1]/Q
                         net (fo=2, routed)           0.639     6.171    L8/tempCounter_reg[1]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.827 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.827    L8/code_reg[15]_i_10_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.941    L8/code_reg[15]_i_9_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.064    L8/code_reg[15]_i_8_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.178    L8/code_reg[15]_i_7_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    L8/code_reg[15]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.406    L8/code_reg[15]_i_5_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.719 r  L8/code_reg[15]_i_3/O[3]
                         net (fo=21, routed)          1.032     8.750    L7/O[2]
    SLICE_X49Y27         LUT6 (Prop_lut6_I3_O)        0.306     9.056 r  L7/code[1]_i_2/O
                         net (fo=1, routed)           0.292     9.349    L7/code[1]_i_2_n_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.473 r  L7/code[1]_i_1/O
                         net (fo=1, routed)           0.000     9.473    L8/code_reg[1]_0
    SLICE_X49Y26         FDRE                                         r  L8/code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.436    14.777    L8/clk_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  L8/code_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X49Y26         FDRE (Setup_fdre_C_D)        0.031    15.033    L8/code_reg[1]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 2.301ns (52.843%)  route 2.053ns (47.157%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.554     5.075    L8/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  L8/tempCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  L8/tempCounter_reg[1]/Q
                         net (fo=2, routed)           0.639     6.171    L8/tempCounter_reg[1]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.827 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.827    L8/code_reg[15]_i_10_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.941    L8/code_reg[15]_i_9_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.064    L8/code_reg[15]_i_8_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.178    L8/code_reg[15]_i_7_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    L8/code_reg[15]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.406    L8/code_reg[15]_i_5_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.719 f  L8/code_reg[15]_i_3/O[3]
                         net (fo=21, routed)          1.405     9.124    L7/O[2]
    SLICE_X48Y25         LUT5 (Prop_lut5_I2_O)        0.306     9.430 r  L7/code[6]_i_1/O
                         net (fo=1, routed)           0.000     9.430    L8/code_reg[6]_0
    SLICE_X48Y25         FDRE                                         r  L8/code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.434    14.775    L8/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  L8/code_reg[6]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.031    15.031    L8/code_reg[6]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 2.301ns (52.888%)  route 2.050ns (47.112%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.554     5.075    L8/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  L8/tempCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  L8/tempCounter_reg[1]/Q
                         net (fo=2, routed)           0.639     6.171    L8/tempCounter_reg[1]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.827 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.827    L8/code_reg[15]_i_10_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.941    L8/code_reg[15]_i_9_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.064    L8/code_reg[15]_i_8_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.178    L8/code_reg[15]_i_7_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    L8/code_reg[15]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.406    L8/code_reg[15]_i_5_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.719 r  L8/code_reg[15]_i_3/O[3]
                         net (fo=21, routed)          1.401     9.120    L7/O[2]
    SLICE_X49Y25         LUT6 (Prop_lut6_I3_O)        0.306     9.426 r  L7/code[7]_i_1/O
                         net (fo=1, routed)           0.000     9.426    L8/code_reg[7]_0
    SLICE_X49Y25         FDRE                                         r  L8/code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.434    14.775    L8/clk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  L8/code_reg[7]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y25         FDRE (Setup_fdre_C_D)        0.031    15.031    L8/code_reg[7]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 2.319ns (54.664%)  route 1.923ns (45.336%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.554     5.075    L8/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  L8/tempCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  L8/tempCounter_reg[1]/Q
                         net (fo=2, routed)           0.639     6.171    L8/tempCounter_reg[1]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.827 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.827    L8/code_reg[15]_i_10_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.941    L8/code_reg[15]_i_9_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.064    L8/code_reg[15]_i_8_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.178    L8/code_reg[15]_i_7_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    L8/code_reg[15]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.406    L8/code_reg[15]_i_5_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.740 r  L8/code_reg[15]_i_3/O[1]
                         net (fo=21, routed)          1.275     9.015    L7/O[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I4_O)        0.303     9.318 r  L7/code[5]_i_1/O
                         net (fo=1, routed)           0.000     9.318    L8/code_reg[5]_0
    SLICE_X49Y25         FDRE                                         r  L8/code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.434    14.775    L8/clk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  L8/code_reg[5]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y25         FDRE (Setup_fdre_C_D)        0.031    15.031    L8/code_reg[5]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 2.319ns (54.689%)  route 1.921ns (45.311%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.554     5.075    L8/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  L8/tempCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  L8/tempCounter_reg[1]/Q
                         net (fo=2, routed)           0.639     6.171    L8/tempCounter_reg[1]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.827 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.827    L8/code_reg[15]_i_10_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.941    L8/code_reg[15]_i_9_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.064    L8/code_reg[15]_i_8_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.178    L8/code_reg[15]_i_7_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    L8/code_reg[15]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.406    L8/code_reg[15]_i_5_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.740 r  L8/code_reg[15]_i_3/O[1]
                         net (fo=21, routed)          1.273     9.013    L7/O[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I3_O)        0.303     9.316 r  L7/code[4]_i_1/O
                         net (fo=1, routed)           0.000     9.316    L8/code_reg[4]_0
    SLICE_X49Y25         FDRE                                         r  L8/code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.434    14.775    L8/clk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  L8/code_reg[4]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y25         FDRE (Setup_fdre_C_D)        0.029    15.029    L8/code_reg[4]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 2.301ns (54.908%)  route 1.890ns (45.092%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.554     5.075    L8/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  L8/tempCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  L8/tempCounter_reg[1]/Q
                         net (fo=2, routed)           0.639     6.171    L8/tempCounter_reg[1]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.827 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.827    L8/code_reg[15]_i_10_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.941    L8/code_reg[15]_i_9_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.064    L8/code_reg[15]_i_8_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.178    L8/code_reg[15]_i_7_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    L8/code_reg[15]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.406    L8/code_reg[15]_i_5_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.719 r  L8/code_reg[15]_i_3/O[3]
                         net (fo=21, routed)          1.241     8.960    L7/O[2]
    SLICE_X48Y25         LUT5 (Prop_lut5_I2_O)        0.306     9.266 r  L7/code[2]_i_1/O
                         net (fo=1, routed)           0.000     9.266    L8/code_reg[2]_0
    SLICE_X48Y25         FDRE                                         r  L8/code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.434    14.775    L8/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  L8/code_reg[2]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.029    15.029    L8/code_reg[2]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 2.018ns (57.302%)  route 1.504ns (42.698%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.554     5.075    L8/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  L8/tempCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  L8/tempCounter_reg[1]/Q
                         net (fo=2, routed)           0.639     6.171    L8/tempCounter_reg[1]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.827 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.827    L8/code_reg[15]_i_10_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.941    L8/code_reg[15]_i_9_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.064    L8/code_reg[15]_i_8_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.178    L8/code_reg[15]_i_7_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    L8/code_reg[15]_i_6_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.406    L8/code_reg[15]_i_5_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  L8/code_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.520    L8/code_reg[15]_i_3_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.742 r  L8/code_reg[15]_i_1/O[0]
                         net (fo=16, routed)          0.855     8.597    L8/p_0_in[4]
    SLICE_X49Y26         FDRE                                         r  L8/code_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.436    14.777    L8/clk_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  L8/code_reg[13]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X49Y26         FDRE (Setup_fdre_C_R)       -0.604    14.398    L8/code_reg[13]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  5.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Submit/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Submit/now_stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.157%)  route 0.145ns (46.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.556     1.439    Submit/clk_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  Submit/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Submit/stable_reg/Q
                         net (fo=4, routed)           0.145     1.748    Submit/stable_reg_0
    SLICE_X48Y28         FDRE                                         r  Submit/now_stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.824     1.951    Submit/clk_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  Submit/now_stable_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X48Y28         FDRE (Hold_fdre_C_D)         0.075     1.548    Submit/now_stable_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Submit/now_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L7/FSM_onehot_current_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.227ns (71.697%)  route 0.090ns (28.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.556     1.439    Submit/clk_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  Submit/now_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.128     1.567 f  Submit/now_stable_reg/Q
                         net (fo=3, routed)           0.090     1.657    L7/now_stable
    SLICE_X48Y28         LUT5 (Prop_lut5_I2_O)        0.099     1.756 r  L7/FSM_onehot_current_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.756    L7/FSM_onehot_current_state[8]_i_1_n_0
    SLICE_X48Y28         FDRE                                         r  L7/FSM_onehot_current_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.824     1.951    L7/clk_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  L7/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X48Y28         FDRE (Hold_fdre_C_D)         0.092     1.531    L7/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Submit/now_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L7/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.472%)  route 0.091ns (28.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.556     1.439    Submit/clk_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  Submit/now_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  Submit/now_stable_reg/Q
                         net (fo=3, routed)           0.091     1.658    L7/now_stable
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.099     1.757 r  L7/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.757    L7/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X48Y28         FDRE                                         r  L7/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.824     1.951    L7/clk_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  L7/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X48Y28         FDRE (Hold_fdre_C_D)         0.091     1.530    L7/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 L8/tempCounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/tempCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.554     1.437    L8/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  L8/tempCounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  L8/tempCounter_reg[19]/Q
                         net (fo=2, routed)           0.118     1.696    L8/tempCounter_reg[19]
    SLICE_X51Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  L8/tempCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    L8/tempCounter_reg[16]_i_1_n_4
    SLICE_X51Y26         FDRE                                         r  L8/tempCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.822     1.949    L8/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  L8/tempCounter_reg[19]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X51Y26         FDRE (Hold_fdre_C_D)         0.105     1.542    L8/tempCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 L8/tempCounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/tempCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.556     1.439    L8/clk_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  L8/tempCounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  L8/tempCounter_reg[23]/Q
                         net (fo=2, routed)           0.118     1.698    L8/tempCounter_reg[23]
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  L8/tempCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    L8/tempCounter_reg[20]_i_1_n_4
    SLICE_X51Y27         FDRE                                         r  L8/tempCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.824     1.951    L8/clk_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  L8/tempCounter_reg[23]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X51Y27         FDRE (Hold_fdre_C_D)         0.105     1.544    L8/tempCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 L8/tempCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/tempCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.556     1.439    L8/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  L8/tempCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  L8/tempCounter_reg[3]/Q
                         net (fo=2, routed)           0.118     1.698    L8/tempCounter_reg[3]
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  L8/tempCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    L8/tempCounter_reg[0]_i_1_n_4
    SLICE_X51Y22         FDRE                                         r  L8/tempCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.824     1.951    L8/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  L8/tempCounter_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X51Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    L8/tempCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 L8/tempCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/tempCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.554     1.437    L8/clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  L8/tempCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  L8/tempCounter_reg[7]/Q
                         net (fo=2, routed)           0.118     1.696    L8/tempCounter_reg[7]
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  L8/tempCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    L8/tempCounter_reg[4]_i_1_n_4
    SLICE_X51Y23         FDRE                                         r  L8/tempCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.822     1.949    L8/clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  L8/tempCounter_reg[7]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    L8/tempCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 L8/tempCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/tempCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.553     1.436    L8/clk_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  L8/tempCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  L8/tempCounter_reg[11]/Q
                         net (fo=2, routed)           0.118     1.695    L8/tempCounter_reg[11]
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  L8/tempCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    L8/tempCounter_reg[8]_i_1_n_4
    SLICE_X51Y24         FDRE                                         r  L8/tempCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.821     1.948    L8/clk_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  L8/tempCounter_reg[11]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X51Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    L8/tempCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 L8/tempCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/tempCounter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.556     1.439    L8/clk_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  L8/tempCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  L8/tempCounter_reg[27]/Q
                         net (fo=2, routed)           0.118     1.698    L8/tempCounter_reg[27]
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  L8/tempCounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    L8/tempCounter_reg[24]_i_1_n_4
    SLICE_X51Y28         FDRE                                         r  L8/tempCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.825     1.952    L8/clk_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  L8/tempCounter_reg[27]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X51Y28         FDRE (Hold_fdre_C_D)         0.105     1.544    L8/tempCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 L8/tempCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/tempCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.553     1.436    L8/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  L8/tempCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  L8/tempCounter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.697    L8/tempCounter_reg[15]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  L8/tempCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    L8/tempCounter_reg[12]_i_1_n_4
    SLICE_X51Y25         FDRE                                         r  L8/tempCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.821     1.948    L8/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  L8/tempCounter_reg[15]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X51Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    L8/tempCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y26   L3/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y24   L3/period_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   L3/period_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   L3/period_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y27   L3/period_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y27   L3/period_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y27   L3/period_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y28   L3/period_count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y28   L3/period_count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   L3/period_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   L3/period_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   L3/period_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   L3/period_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   L3/period_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   L3/period_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   L3/period_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y28   L7/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y28   L7/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y28   L7/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   L3/period_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   L3/period_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   L3/period_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   L3/period_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   L3/period_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   L3/period_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   L3/period_count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   L7/incrementLevel_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   L8/code_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   L8/code_reg[2]/C



