# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/Obsi/verilogg/behavvvioural/FLIP_FLOPS/SR_to_JK_FF/SR_to_JK_FF.mpf
# Loading project SR_to_JK_FF
# Compile of SR_to_JK_FF.v was successful with warnings.
# Compile of SR_flipflop.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of SR_to_JK_FF.v was successful.
# Compile of SR_flipflop.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.SR_to_JK_FF_tb
# vsim -voptargs="+acc" work.SR_to_JK_FF_tb 
# Start time: 22:51:38 on Jan 26,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): D:\Obsi\verilogg\behavvvioural\FLIP_FLOPS\SR_to_JK_FF\SR_to_JK_FF.v(4): (vopt-8884) Illegal output port connection for 'q' (5th connection) to reg type. 
# ** Error (suppressible): D:\Obsi\verilogg\behavvvioural\FLIP_FLOPS\SR_to_JK_FF\SR_to_JK_FF.v(4): (vopt-8884) Illegal output port connection for 'qb' (6th connection) to reg type. 
# Optimization failed
# Error loading design
# End time: 22:51:38 on Jan 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# Compile of SR_to_JK_FF.v was successful.
# Compile of SR_flipflop.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.SR_to_JK_FF_tb
# vsim -voptargs="+acc" work.SR_to_JK_FF_tb 
# Start time: 22:52:06 on Jan 26,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.SR_to_JK_FF_tb(fast)
# Loading work.SR_to_JK_FF(fast)
# Loading work.SR_FF(fast)
add wave -position insertpoint  \
sim:/SR_to_JK_FF_tb/j \
sim:/SR_to_JK_FF_tb/k \
sim:/SR_to_JK_FF_tb/clk \
sim:/SR_to_JK_FF_tb/reset \
sim:/SR_to_JK_FF_tb/q \
sim:/SR_to_JK_FF_tb/qb
run
# End time: 22:54:12 on Jan 26,2023, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
# Closing project D:/Obsi/verilogg/behavvvioural/FLIP_FLOPS/SR_to_JK_FF/SR_to_JK_FF.mpf
# reading C:/questasim64_10.7c/win64/../modelsim.ini
# Loading project SR_to_D_FF
# Compile of SR_to_D_FF.v was successful.
# Compile of SR_flipflop.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of SR_to_D_FF.v was successful.
# Compile of SR_flipflop.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of SR_to_D_FF.v was successful.
# Compile of SR_flipflop.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.SR_to_D_FF_SYNC_tb
# vsim -voptargs="+acc" work.SR_to_D_FF_SYNC_tb 
# Start time: 23:05:34 on Jan 26,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.SR_to_D_FF_SYNC_tb(fast)
# Loading work.SR_to_D_FF(fast)
# Loading work.SR_FF(fast)
add wave -position insertpoint  \
sim:/SR_to_D_FF_SYNC_tb/d \
sim:/SR_to_D_FF_SYNC_tb/clk \
sim:/SR_to_D_FF_SYNC_tb/sync_reset \
sim:/SR_to_D_FF_SYNC_tb/q \
sim:/SR_to_D_FF_SYNC_tb/qb \
sim:/SR_to_D_FF_SYNC_tb/reset
run
# Compile of SR_to_D_FF.v failed with 1 errors.
# Compile of SR_flipflop.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of SR_to_D_FF.v was successful.
# Compile of SR_flipflop.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.SR_to_D_FF_SYNC_tb
# End time: 23:06:33 on Jan 26,2023, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.SR_to_D_FF_SYNC_tb 
# Start time: 23:06:33 on Jan 26,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.SR_to_D_FF_SYNC_tb(fast)
# Loading work.SR_to_D_FF(fast)
# Loading work.SR_FF(fast)
add wave -position insertpoint  \
sim:/SR_to_D_FF_SYNC_tb/d \
sim:/SR_to_D_FF_SYNC_tb/clk \
sim:/SR_to_D_FF_SYNC_tb/reset \
sim:/SR_to_D_FF_SYNC_tb/q \
sim:/SR_to_D_FF_SYNC_tb/qb
run
# End time: 23:07:44 on Jan 26,2023, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# Closing project D:/Obsi/verilogg/behavvvioural/FLIP_FLOPS/SR_to_D_FF/SR_to_D_FF.mpf
# reading C:/questasim64_10.7c/win64/../modelsim.ini
