<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'errors' is power-on initialization." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:45.700-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'lost' is power-on initialization." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:45.693-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'channels_5' is power-on initialization." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:45.689-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'channels_4' is power-on initialization." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:45.684-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'channels_3' is power-on initialization." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:45.680-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'channels_2' is power-on initialization." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:45.674-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'channels_1' is power-on initialization." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:45.668-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'channels_0' is power-on initialization." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:45.663-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'store' operation (RC_Receiver/RC_Receiver.cpp:122) of variable 'tmp_47', RC_Receiver/RC_Receiver.cpp:122 on array 'test_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'test_V'." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:45.163-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:110) and bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:77)." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:45.090-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:110) and bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:77)." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:45.044-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:110) and bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:77)." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:45.039-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:110) and bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:77)." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:45.034-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'rcReceiver/OUT' to 'rcReceiver/OUT_r' to avoid the conflict with HDL keywords or other object names." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:44.793-0700" type="Warning"/>
        <logs message="WARNING: [XFORM 203-803] Cannot bundle argument 'norm_out.V' to m_axi port 'OUT' since its offset mode is off." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:44.651-0700" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (RC_Receiver/RC_Receiver.cpp:70) because its parent loop or function is pipelined." projectName="RC_Receiver" solutionName="solution1" date="2019-06-06T02:01:44.270-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
