0.6
2019.1
May 24 2019
15:06:07
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/7_1bitComparator/7_1bitComparator.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/7_1bitComparator/7_1bitComparator.srcs/sim_1/new/comparator_1bit_tb.v,1659986946,verilog,,,,comparator_1bit_tb,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/7_1bitComparator/7_1bitComparator.srcs/sources_1/new/comparator_1bit.v,1659986681,verilog,,F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/7_1bitComparator/7_1bitComparator.srcs/sim_1/new/comparator_1bit_tb.v,,comparator_1bit,,,,,,,,
