#RISC-V Emulator
This repository contains a RISC-V emulator with an integrated cache simulation module designed to explore the impact of caching on instruction execution and performance.

Features
- Emulator: Simulates RISC-V architecture instructions.
- Cache Simulation: Analyzes caching's effect on performance.
Technologies
- Written in C and Assembly.
- Uses Makefile for build automation.
