Loading plugins phase: Elapsed time ==> 0s.306ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\cygwin\home\ianrd\FRUCD-Dashboard\Dashboard.cydsn\Dashboard.cyprj -d CY8C5868AXI-LP035 -s C:\cygwin\home\ianrd\FRUCD-Dashboard\Dashboard.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0060: warning: Warning in component: CAN. The BUS_CLK clock accuracy should be 0.5% or better. Please, use an external XTAL or external clock source to meet the CAN accurate clocking requirements.
 * C:\cygwin\home\ianrd\FRUCD-Dashboard\Dashboard.cydsn\TopDesign\TopDesign.cysch (Instance:CAN)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.551ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.277ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Dashboard.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\cygwin\home\ianrd\FRUCD-Dashboard\Dashboard.cydsn\Dashboard.cyprj -dcpsoc3 Dashboard.v -verilog
======================================================================

======================================================================
Compiling:  Dashboard.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\cygwin\home\ianrd\FRUCD-Dashboard\Dashboard.cydsn\Dashboard.cyprj -dcpsoc3 Dashboard.v -verilog
======================================================================

======================================================================
Compiling:  Dashboard.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\cygwin\home\ianrd\FRUCD-Dashboard\Dashboard.cydsn\Dashboard.cyprj -dcpsoc3 -verilog Dashboard.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Feb 08 10:43:23 2020


======================================================================
Compiling:  Dashboard.v
Program  :   vpp
Options  :    -yv2 -q10 Dashboard.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Feb 08 10:43:23 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Users\ianrd\Documents\PSoC Creator\4.2\Downloads ( 4.2).cylib\GraphicLCDIntf_v1_80\GraphicLCDIntf_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Dashboard.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Dashboard.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\cygwin\home\ianrd\FRUCD-Dashboard\Dashboard.cydsn\Dashboard.cyprj -dcpsoc3 -verilog Dashboard.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Feb 08 10:43:24 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\cygwin\home\ianrd\FRUCD-Dashboard\Dashboard.cydsn\codegentemp\Dashboard.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\cygwin\home\ianrd\FRUCD-Dashboard\Dashboard.cydsn\codegentemp\Dashboard.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Users\ianrd\Documents\PSoC Creator\4.2\Downloads ( 4.2).cylib\GraphicLCDIntf_v1_80\GraphicLCDIntf_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Dashboard.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\cygwin\home\ianrd\FRUCD-Dashboard\Dashboard.cydsn\Dashboard.cyprj -dcpsoc3 -verilog Dashboard.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Feb 08 10:43:26 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\cygwin\home\ianrd\FRUCD-Dashboard\Dashboard.cydsn\codegentemp\Dashboard.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\cygwin\home\ianrd\FRUCD-Dashboard\Dashboard.cydsn\codegentemp\Dashboard.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Users\ianrd\Documents\PSoC Creator\4.2\Downloads ( 4.2).cylib\GraphicLCDIntf_v1_80\GraphicLCDIntf_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CAN:Net_31\
	\CAN:Net_30\
	Net_47
	\Node_Timer:Net_260\
	Net_62
	\Node_Timer:Net_53\
	\Node_Timer:TimerUDB:ctrl_ten\
	\Node_Timer:TimerUDB:ctrl_cmode_0\
	\Node_Timer:TimerUDB:ctrl_tmode_1\
	\Node_Timer:TimerUDB:ctrl_tmode_0\
	\Node_Timer:TimerUDB:ctrl_ic_1\
	\Node_Timer:TimerUDB:ctrl_ic_0\
	Net_61
	\Node_Timer:TimerUDB:zeros_3\
	\Node_Timer:Net_102\
	\Node_Timer:Net_266\
	\WDT_Timer:Net_260\
	Net_141
	\WDT_Timer:Net_53\
	\WDT_Timer:TimerUDB:ctrl_ten\
	\WDT_Timer:TimerUDB:ctrl_cmode_0\
	\WDT_Timer:TimerUDB:ctrl_tmode_1\
	\WDT_Timer:TimerUDB:ctrl_tmode_0\
	\WDT_Timer:TimerUDB:ctrl_ic_1\
	\WDT_Timer:TimerUDB:ctrl_ic_0\
	Net_140
	\WDT_Timer:Net_102\
	\WDT_Timer:Net_266\
	\PWM_BLED:PWMUDB:km_run\
	\PWM_BLED:PWMUDB:ctrl_cmpmode2_2\
	\PWM_BLED:PWMUDB:ctrl_cmpmode2_1\
	\PWM_BLED:PWMUDB:ctrl_cmpmode2_0\
	\PWM_BLED:PWMUDB:ctrl_cmpmode1_2\
	\PWM_BLED:PWMUDB:ctrl_cmpmode1_1\
	\PWM_BLED:PWMUDB:ctrl_cmpmode1_0\
	\PWM_BLED:PWMUDB:capt_rising\
	\PWM_BLED:PWMUDB:capt_falling\
	\PWM_BLED:PWMUDB:trig_rise\
	\PWM_BLED:PWMUDB:trig_fall\
	\PWM_BLED:PWMUDB:sc_kill\
	\PWM_BLED:PWMUDB:min_kill\
	\PWM_BLED:PWMUDB:km_tc\
	\PWM_BLED:PWMUDB:db_tc\
	\PWM_BLED:PWMUDB:dith_sel\
	\PWM_BLED:Net_101\
	\PWM_BLED:Net_96\
	Net_210
	\PWM_BLED:PWMUDB:MODULE_1:b_31\
	\PWM_BLED:PWMUDB:MODULE_1:b_30\
	\PWM_BLED:PWMUDB:MODULE_1:b_29\
	\PWM_BLED:PWMUDB:MODULE_1:b_28\
	\PWM_BLED:PWMUDB:MODULE_1:b_27\
	\PWM_BLED:PWMUDB:MODULE_1:b_26\
	\PWM_BLED:PWMUDB:MODULE_1:b_25\
	\PWM_BLED:PWMUDB:MODULE_1:b_24\
	\PWM_BLED:PWMUDB:MODULE_1:b_23\
	\PWM_BLED:PWMUDB:MODULE_1:b_22\
	\PWM_BLED:PWMUDB:MODULE_1:b_21\
	\PWM_BLED:PWMUDB:MODULE_1:b_20\
	\PWM_BLED:PWMUDB:MODULE_1:b_19\
	\PWM_BLED:PWMUDB:MODULE_1:b_18\
	\PWM_BLED:PWMUDB:MODULE_1:b_17\
	\PWM_BLED:PWMUDB:MODULE_1:b_16\
	\PWM_BLED:PWMUDB:MODULE_1:b_15\
	\PWM_BLED:PWMUDB:MODULE_1:b_14\
	\PWM_BLED:PWMUDB:MODULE_1:b_13\
	\PWM_BLED:PWMUDB:MODULE_1:b_12\
	\PWM_BLED:PWMUDB:MODULE_1:b_11\
	\PWM_BLED:PWMUDB:MODULE_1:b_10\
	\PWM_BLED:PWMUDB:MODULE_1:b_9\
	\PWM_BLED:PWMUDB:MODULE_1:b_8\
	\PWM_BLED:PWMUDB:MODULE_1:b_7\
	\PWM_BLED:PWMUDB:MODULE_1:b_6\
	\PWM_BLED:PWMUDB:MODULE_1:b_5\
	\PWM_BLED:PWMUDB:MODULE_1:b_4\
	\PWM_BLED:PWMUDB:MODULE_1:b_3\
	\PWM_BLED:PWMUDB:MODULE_1:b_2\
	\PWM_BLED:PWMUDB:MODULE_1:b_1\
	\PWM_BLED:PWMUDB:MODULE_1:b_0\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_217
	Net_211
	Net_208
	\PWM_BLED:Net_113\
	\PWM_BLED:Net_107\
	\PWM_BLED:Net_114\

    Synthesized names
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 162 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__RX_net_0
Aliasing tmpOE__TX_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__Buzzer_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__HV_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__Drive_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__RGB3_1_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__RGB2_1_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__RGB1_1_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__RGB1_2_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__RGB2_2_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__RGB3_2_net_0 to tmpOE__RX_net_0
Aliasing Net_31 to zero
Aliasing \CAN_Timer:Net_260\ to zero
Aliasing \CAN_Timer:Net_102\ to tmpOE__RX_net_0
Aliasing Net_56 to zero
Aliasing \Node_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Node_Timer:TimerUDB:trigger_enable\ to tmpOE__RX_net_0
Aliasing \Node_Timer:TimerUDB:status_6\ to zero
Aliasing \Node_Timer:TimerUDB:status_5\ to zero
Aliasing \Node_Timer:TimerUDB:status_4\ to zero
Aliasing \Node_Timer:TimerUDB:status_0\ to \Node_Timer:TimerUDB:tc_i\
Aliasing tmpOE__TFT_reset_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__SD_net_7 to tmpOE__RX_net_0
Aliasing tmpOE__SD_net_6 to tmpOE__RX_net_0
Aliasing tmpOE__SD_net_5 to tmpOE__RX_net_0
Aliasing tmpOE__SD_net_4 to tmpOE__RX_net_0
Aliasing tmpOE__SD_net_3 to tmpOE__RX_net_0
Aliasing tmpOE__SD_net_2 to tmpOE__RX_net_0
Aliasing tmpOE__SD_net_1 to tmpOE__RX_net_0
Aliasing tmpOE__SD_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__LED_1_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__WDT_Reset_net_0 to tmpOE__RX_net_0
Aliasing Net_135 to zero
Aliasing \WDT_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \WDT_Timer:TimerUDB:trigger_enable\ to tmpOE__RX_net_0
Aliasing \WDT_Timer:TimerUDB:status_6\ to zero
Aliasing \WDT_Timer:TimerUDB:status_5\ to zero
Aliasing \WDT_Timer:TimerUDB:status_4\ to zero
Aliasing \WDT_Timer:TimerUDB:status_0\ to \WDT_Timer:TimerUDB:tc_i\
Aliasing \TFT:status_7\ to zero
Aliasing \TFT:status_6\ to zero
Aliasing \TFT:status_5\ to zero
Aliasing \TFT:status_4\ to zero
Aliasing \TFT:status_3\ to zero
Aliasing \TFT:status_2\ to zero
Aliasing Net_188_1 to \TFT:cmd\
Aliasing tmpOE__d_lsb_net_6 to tmpOE__d_lsb_net_7
Aliasing tmpOE__d_lsb_net_5 to tmpOE__d_lsb_net_7
Aliasing tmpOE__d_lsb_net_4 to tmpOE__d_lsb_net_7
Aliasing tmpOE__d_lsb_net_3 to tmpOE__d_lsb_net_7
Aliasing tmpOE__d_lsb_net_2 to tmpOE__d_lsb_net_7
Aliasing tmpOE__d_lsb_net_1 to tmpOE__d_lsb_net_7
Aliasing tmpOE__d_lsb_net_0 to tmpOE__d_lsb_net_7
Aliasing tmpOE__d_c_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__ncs_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__nwr_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__nrd_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__d_msb_net_7 to tmpOE__d_lsb_net_7
Aliasing tmpOE__d_msb_net_6 to tmpOE__d_lsb_net_7
Aliasing tmpOE__d_msb_net_5 to tmpOE__d_lsb_net_7
Aliasing tmpOE__d_msb_net_4 to tmpOE__d_lsb_net_7
Aliasing tmpOE__d_msb_net_3 to tmpOE__d_lsb_net_7
Aliasing tmpOE__d_msb_net_2 to tmpOE__d_lsb_net_7
Aliasing tmpOE__d_msb_net_1 to tmpOE__d_lsb_net_7
Aliasing tmpOE__d_msb_net_0 to tmpOE__d_lsb_net_7
Aliasing \PWM_BLED:PWMUDB:hwCapture\ to zero
Aliasing \PWM_BLED:PWMUDB:trig_out\ to tmpOE__RX_net_0
Aliasing Net_206 to zero
Aliasing \PWM_BLED:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_BLED:PWMUDB:ltch_kill_reg\\R\ to \PWM_BLED:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BLED:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_BLED:PWMUDB:min_kill_reg\\R\ to \PWM_BLED:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BLED:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_BLED:PWMUDB:final_kill\ to tmpOE__RX_net_0
Aliasing \PWM_BLED:PWMUDB:dith_count_1\\R\ to \PWM_BLED:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BLED:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_BLED:PWMUDB:dith_count_0\\R\ to \PWM_BLED:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BLED:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_BLED:PWMUDB:status_6\ to zero
Aliasing \PWM_BLED:PWMUDB:status_4\ to zero
Aliasing \PWM_BLED:PWMUDB:cmp1_status_reg\\R\ to \PWM_BLED:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BLED:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_BLED:PWMUDB:cmp2_status_reg\\R\ to \PWM_BLED:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BLED:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_BLED:PWMUDB:final_kill_reg\\R\ to \PWM_BLED:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BLED:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_BLED:PWMUDB:cs_addr_0\ to \PWM_BLED:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BLED:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RX_net_0
Aliasing tmpOE__TFT_BLED_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__DISP_net_0 to tmpOE__RX_net_0
Aliasing \Node_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Node_Timer:TimerUDB:hwEnable_reg\\D\ to \Node_Timer:TimerUDB:run_mode\
Aliasing \Node_Timer:TimerUDB:capture_out_reg_i\\D\ to \Node_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \WDT_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \WDT_Timer:TimerUDB:hwEnable_reg\\D\ to \WDT_Timer:TimerUDB:run_mode\
Aliasing \WDT_Timer:TimerUDB:capture_out_reg_i\\D\ to \WDT_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \PWM_BLED:PWMUDB:min_kill_reg\\D\ to tmpOE__RX_net_0
Aliasing \PWM_BLED:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_BLED:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_BLED:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RX_net_0
Aliasing \PWM_BLED:PWMUDB:tc_i_reg\\D\ to \PWM_BLED:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__TX_net_0[9] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[24] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__Buzzer_net_0[38] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__HV_net_0[44] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__Drive_net_0[50] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__RGB3_1_net_0[56] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__RGB2_1_net_0[62] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__RGB1_1_net_0[68] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__RGB1_2_net_0[74] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__RGB2_2_net_0[80] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__RGB3_2_net_0[86] = tmpOE__RX_net_0[1]
Removing Lhs of wire Net_31[93] = zero[2]
Removing Lhs of wire \CAN_Timer:Net_260\[95] = zero[2]
Removing Lhs of wire \CAN_Timer:Net_266\[96] = tmpOE__RX_net_0[1]
Removing Rhs of wire Net_52[101] = \CAN_Timer:Net_51\[97]
Removing Lhs of wire \CAN_Timer:Net_102\[102] = tmpOE__RX_net_0[1]
Removing Lhs of wire Net_56[106] = zero[2]
Removing Rhs of wire Net_57[108] = \Node_Timer:Net_55\[109]
Removing Lhs of wire \Node_Timer:TimerUDB:ctrl_enable\[125] = \Node_Timer:TimerUDB:control_7\[117]
Removing Lhs of wire \Node_Timer:TimerUDB:ctrl_cmode_1\[127] = zero[2]
Removing Rhs of wire \Node_Timer:TimerUDB:timer_enable\[136] = \Node_Timer:TimerUDB:runmode_enable\[148]
Removing Rhs of wire \Node_Timer:TimerUDB:run_mode\[137] = \Node_Timer:TimerUDB:hwEnable\[138]
Removing Lhs of wire \Node_Timer:TimerUDB:run_mode\[137] = \Node_Timer:TimerUDB:control_7\[117]
Removing Lhs of wire \Node_Timer:TimerUDB:trigger_enable\[140] = tmpOE__RX_net_0[1]
Removing Lhs of wire \Node_Timer:TimerUDB:tc_i\[142] = \Node_Timer:TimerUDB:status_tc\[139]
Removing Lhs of wire \Node_Timer:TimerUDB:capt_fifo_load_int\[147] = \Node_Timer:TimerUDB:capt_fifo_load\[135]
Removing Lhs of wire \Node_Timer:TimerUDB:status_6\[150] = zero[2]
Removing Lhs of wire \Node_Timer:TimerUDB:status_5\[151] = zero[2]
Removing Lhs of wire \Node_Timer:TimerUDB:status_4\[152] = zero[2]
Removing Lhs of wire \Node_Timer:TimerUDB:status_0\[153] = \Node_Timer:TimerUDB:status_tc\[139]
Removing Lhs of wire \Node_Timer:TimerUDB:status_1\[154] = \Node_Timer:TimerUDB:capt_fifo_load\[135]
Removing Rhs of wire \Node_Timer:TimerUDB:status_2\[155] = \Node_Timer:TimerUDB:fifo_full\[156]
Removing Rhs of wire \Node_Timer:TimerUDB:status_3\[157] = \Node_Timer:TimerUDB:fifo_nempty\[158]
Removing Lhs of wire \Node_Timer:TimerUDB:cs_addr_2\[160] = zero[2]
Removing Lhs of wire \Node_Timer:TimerUDB:cs_addr_1\[161] = \Node_Timer:TimerUDB:trig_reg\[149]
Removing Lhs of wire \Node_Timer:TimerUDB:cs_addr_0\[162] = \Node_Timer:TimerUDB:per_zero\[141]
Removing Lhs of wire tmpOE__TFT_reset_net_0[294] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__SD_net_7[300] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__SD_net_6[301] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__SD_net_5[302] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__SD_net_4[303] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__SD_net_3[304] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__SD_net_2[305] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__SD_net_1[306] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__SD_net_0[307] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__LED_1_net_0[327] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__WDT_Reset_net_0[333] = tmpOE__RX_net_0[1]
Removing Lhs of wire Net_135[340] = zero[2]
Removing Rhs of wire Net_136[342] = \WDT_Timer:Net_55\[343]
Removing Lhs of wire \WDT_Timer:TimerUDB:ctrl_enable\[359] = \WDT_Timer:TimerUDB:control_7\[351]
Removing Lhs of wire \WDT_Timer:TimerUDB:ctrl_cmode_1\[361] = zero[2]
Removing Rhs of wire \WDT_Timer:TimerUDB:timer_enable\[370] = \WDT_Timer:TimerUDB:runmode_enable\[382]
Removing Rhs of wire \WDT_Timer:TimerUDB:run_mode\[371] = \WDT_Timer:TimerUDB:hwEnable\[372]
Removing Lhs of wire \WDT_Timer:TimerUDB:run_mode\[371] = \WDT_Timer:TimerUDB:control_7\[351]
Removing Lhs of wire \WDT_Timer:TimerUDB:trigger_enable\[374] = tmpOE__RX_net_0[1]
Removing Lhs of wire \WDT_Timer:TimerUDB:tc_i\[376] = \WDT_Timer:TimerUDB:status_tc\[373]
Removing Lhs of wire \WDT_Timer:TimerUDB:capt_fifo_load_int\[381] = \WDT_Timer:TimerUDB:capt_fifo_load\[369]
Removing Lhs of wire \WDT_Timer:TimerUDB:status_6\[384] = zero[2]
Removing Lhs of wire \WDT_Timer:TimerUDB:status_5\[385] = zero[2]
Removing Lhs of wire \WDT_Timer:TimerUDB:status_4\[386] = zero[2]
Removing Lhs of wire \WDT_Timer:TimerUDB:status_0\[387] = \WDT_Timer:TimerUDB:status_tc\[373]
Removing Lhs of wire \WDT_Timer:TimerUDB:status_1\[388] = \WDT_Timer:TimerUDB:capt_fifo_load\[369]
Removing Rhs of wire \WDT_Timer:TimerUDB:status_2\[389] = \WDT_Timer:TimerUDB:fifo_full\[390]
Removing Rhs of wire \WDT_Timer:TimerUDB:status_3\[391] = \WDT_Timer:TimerUDB:fifo_nempty\[392]
Removing Lhs of wire \WDT_Timer:TimerUDB:cs_addr_2\[394] = zero[2]
Removing Lhs of wire \WDT_Timer:TimerUDB:cs_addr_1\[395] = \WDT_Timer:TimerUDB:trig_reg\[383]
Removing Lhs of wire \WDT_Timer:TimerUDB:cs_addr_0\[396] = \WDT_Timer:TimerUDB:per_zero\[375]
Removing Rhs of wire \TFT:cmd\[574] = \TFT:data_lsb_1\[575]
Removing Lhs of wire \TFT:status_0\[586] = \TFT:full\[583]
Removing Rhs of wire \TFT:status_1\[587] = \TFT:data_valid\[588]
Removing Lhs of wire \TFT:status_7\[589] = zero[2]
Removing Lhs of wire \TFT:status_6\[590] = zero[2]
Removing Lhs of wire \TFT:status_5\[591] = zero[2]
Removing Lhs of wire \TFT:status_4\[592] = zero[2]
Removing Lhs of wire \TFT:status_3\[593] = zero[2]
Removing Lhs of wire \TFT:status_2\[594] = zero[2]
Removing Rhs of wire Net_188_7[619] = \TFT:data_lsb_7\[620]
Removing Rhs of wire Net_188_6[621] = \TFT:data_lsb_6\[622]
Removing Rhs of wire Net_188_5[623] = \TFT:data_lsb_5\[624]
Removing Rhs of wire Net_188_4[625] = \TFT:data_lsb_4\[626]
Removing Rhs of wire Net_188_3[627] = \TFT:data_lsb_3\[628]
Removing Rhs of wire Net_188_2[629] = \TFT:data_lsb_2\[630]
Removing Rhs of wire Net_188_1[631] = \TFT:cmd\[574]
Removing Rhs of wire Net_188_0[632] = \TFT:data_lsb_0\[614]
Removing Lhs of wire tmpOE__d_lsb_net_7[668] = Net_39[618]
Removing Lhs of wire tmpOE__d_lsb_net_6[669] = Net_39[618]
Removing Lhs of wire tmpOE__d_lsb_net_5[670] = Net_39[618]
Removing Lhs of wire tmpOE__d_lsb_net_4[671] = Net_39[618]
Removing Lhs of wire tmpOE__d_lsb_net_3[672] = Net_39[618]
Removing Lhs of wire tmpOE__d_lsb_net_2[673] = Net_39[618]
Removing Lhs of wire tmpOE__d_lsb_net_1[674] = Net_39[618]
Removing Lhs of wire tmpOE__d_lsb_net_0[675] = Net_39[618]
Removing Lhs of wire tmpOE__d_c_net_0[688] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__ncs_net_0[694] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__nwr_net_0[700] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__nrd_net_0[706] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__d_msb_net_7[712] = Net_39[618]
Removing Lhs of wire tmpOE__d_msb_net_6[713] = Net_39[618]
Removing Lhs of wire tmpOE__d_msb_net_5[714] = Net_39[618]
Removing Lhs of wire tmpOE__d_msb_net_4[715] = Net_39[618]
Removing Lhs of wire tmpOE__d_msb_net_3[716] = Net_39[618]
Removing Lhs of wire tmpOE__d_msb_net_2[717] = Net_39[618]
Removing Lhs of wire tmpOE__d_msb_net_1[718] = Net_39[618]
Removing Lhs of wire tmpOE__d_msb_net_0[719] = Net_39[618]
Removing Lhs of wire \PWM_BLED:PWMUDB:ctrl_enable\[744] = \PWM_BLED:PWMUDB:control_7\[736]
Removing Lhs of wire \PWM_BLED:PWMUDB:hwCapture\[754] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:hwEnable\[755] = \PWM_BLED:PWMUDB:control_7\[736]
Removing Lhs of wire \PWM_BLED:PWMUDB:trig_out\[759] = tmpOE__RX_net_0[1]
Removing Lhs of wire \PWM_BLED:PWMUDB:runmode_enable\\R\[761] = zero[2]
Removing Lhs of wire Net_206[762] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:runmode_enable\\S\[763] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:final_enable\[764] = \PWM_BLED:PWMUDB:runmode_enable\[760]
Removing Lhs of wire \PWM_BLED:PWMUDB:ltch_kill_reg\\R\[768] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:ltch_kill_reg\\S\[769] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:min_kill_reg\\R\[770] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:min_kill_reg\\S\[771] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:final_kill\[774] = tmpOE__RX_net_0[1]
Removing Lhs of wire \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_1\[778] = \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_1\[1018]
Removing Lhs of wire \PWM_BLED:PWMUDB:add_vi_vv_MODGEN_1_0\[780] = \PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_0\[1019]
Removing Lhs of wire \PWM_BLED:PWMUDB:dith_count_1\\R\[781] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:dith_count_1\\S\[782] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:dith_count_0\\R\[783] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:dith_count_0\\S\[784] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:status_6\[787] = zero[2]
Removing Rhs of wire \PWM_BLED:PWMUDB:status_5\[788] = \PWM_BLED:PWMUDB:final_kill_reg\[803]
Removing Lhs of wire \PWM_BLED:PWMUDB:status_4\[789] = zero[2]
Removing Rhs of wire \PWM_BLED:PWMUDB:status_3\[790] = \PWM_BLED:PWMUDB:fifo_full\[810]
Removing Rhs of wire \PWM_BLED:PWMUDB:status_1\[792] = \PWM_BLED:PWMUDB:cmp2_status_reg\[802]
Removing Rhs of wire \PWM_BLED:PWMUDB:status_0\[793] = \PWM_BLED:PWMUDB:cmp1_status_reg\[801]
Removing Lhs of wire \PWM_BLED:PWMUDB:cmp1_status_reg\\R\[804] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:cmp1_status_reg\\S\[805] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:cmp2_status_reg\\R\[806] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:cmp2_status_reg\\S\[807] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:final_kill_reg\\R\[808] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:final_kill_reg\\S\[809] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:cs_addr_2\[811] = \PWM_BLED:PWMUDB:tc_i\[766]
Removing Lhs of wire \PWM_BLED:PWMUDB:cs_addr_1\[812] = \PWM_BLED:PWMUDB:runmode_enable\[760]
Removing Lhs of wire \PWM_BLED:PWMUDB:cs_addr_0\[813] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:compare1\[846] = \PWM_BLED:PWMUDB:cmp1_less\[817]
Removing Lhs of wire \PWM_BLED:PWMUDB:compare2\[847] = \PWM_BLED:PWMUDB:cmp2_less\[820]
Removing Rhs of wire Net_209[857] = \PWM_BLED:PWMUDB:pwm1_i_reg\[850]
Removing Lhs of wire \PWM_BLED:PWMUDB:pwm_temp\[859] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_23\[900] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_22\[901] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_21\[902] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_20\[903] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_19\[904] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_18\[905] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_17\[906] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_16\[907] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_15\[908] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_14\[909] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_13\[910] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_12\[911] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_11\[912] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_10\[913] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_9\[914] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_8\[915] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_7\[916] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_6\[917] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_5\[918] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_4\[919] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_3\[920] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_2\[921] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_1\[922] = \PWM_BLED:PWMUDB:MODIN1_1\[923]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODIN1_1\[923] = \PWM_BLED:PWMUDB:dith_count_1\[777]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:a_0\[924] = \PWM_BLED:PWMUDB:MODIN1_0\[925]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODIN1_0\[925] = \PWM_BLED:PWMUDB:dith_count_0\[779]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[1057] = tmpOE__RX_net_0[1]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1058] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__TFT_BLED_net_0[1067] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__DISP_net_0[1073] = tmpOE__RX_net_0[1]
Removing Lhs of wire \Node_Timer:TimerUDB:capture_last\\D\[1078] = zero[2]
Removing Lhs of wire \Node_Timer:TimerUDB:tc_reg_i\\D\[1079] = \Node_Timer:TimerUDB:status_tc\[139]
Removing Lhs of wire \Node_Timer:TimerUDB:hwEnable_reg\\D\[1080] = \Node_Timer:TimerUDB:control_7\[117]
Removing Lhs of wire \Node_Timer:TimerUDB:capture_out_reg_i\\D\[1081] = \Node_Timer:TimerUDB:capt_fifo_load\[135]
Removing Lhs of wire \WDT_Timer:TimerUDB:capture_last\\D\[1082] = zero[2]
Removing Lhs of wire \WDT_Timer:TimerUDB:tc_reg_i\\D\[1083] = \WDT_Timer:TimerUDB:status_tc\[373]
Removing Lhs of wire \WDT_Timer:TimerUDB:hwEnable_reg\\D\[1084] = \WDT_Timer:TimerUDB:control_7\[351]
Removing Lhs of wire \WDT_Timer:TimerUDB:capture_out_reg_i\\D\[1085] = \WDT_Timer:TimerUDB:capt_fifo_load\[369]
Removing Lhs of wire \PWM_BLED:PWMUDB:min_kill_reg\\D\[1095] = tmpOE__RX_net_0[1]
Removing Lhs of wire \PWM_BLED:PWMUDB:prevCapture\\D\[1096] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:trig_last\\D\[1097] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:ltch_kill_reg\\D\[1100] = tmpOE__RX_net_0[1]
Removing Lhs of wire \PWM_BLED:PWMUDB:prevCompare1\\D\[1103] = \PWM_BLED:PWMUDB:cmp1\[796]
Removing Lhs of wire \PWM_BLED:PWMUDB:prevCompare2\\D\[1104] = \PWM_BLED:PWMUDB:cmp2\[799]
Removing Lhs of wire \PWM_BLED:PWMUDB:cmp1_status_reg\\D\[1105] = \PWM_BLED:PWMUDB:cmp1_status\[797]
Removing Lhs of wire \PWM_BLED:PWMUDB:cmp2_status_reg\\D\[1106] = \PWM_BLED:PWMUDB:cmp2_status\[800]
Removing Lhs of wire \PWM_BLED:PWMUDB:pwm_i_reg\\D\[1108] = \PWM_BLED:PWMUDB:pwm_i\[849]
Removing Lhs of wire \PWM_BLED:PWMUDB:pwm1_i_reg\\D\[1109] = \PWM_BLED:PWMUDB:pwm1_i\[851]
Removing Lhs of wire \PWM_BLED:PWMUDB:pwm2_i_reg\\D\[1110] = \PWM_BLED:PWMUDB:pwm2_i\[853]
Removing Lhs of wire \PWM_BLED:PWMUDB:tc_i_reg\\D\[1111] = \PWM_BLED:PWMUDB:status_2\[791]

------------------------------------------------------
Aliased 0 equations, 193 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__RX_net_0' (cost = 0):
tmpOE__RX_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Node_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Node_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Node_Timer:TimerUDB:timer_enable\' (cost = 0):
\Node_Timer:TimerUDB:timer_enable\ <= (\Node_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\WDT_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\WDT_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\WDT_Timer:TimerUDB:timer_enable\' (cost = 0):
\WDT_Timer:TimerUDB:timer_enable\ <= (\WDT_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\TFT:cmd_ready\' (cost = 0):
\TFT:cmd_ready\ <= (not \TFT:cmd_empty\);

Note:  Expanding virtual equation for '\TFT:data_ready\' (cost = 0):
\TFT:data_ready\ <= (not \TFT:data_empty\);

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:cmp1\' (cost = 0):
\PWM_BLED:PWMUDB:cmp1\ <= (\PWM_BLED:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:cmp2\' (cost = 0):
\PWM_BLED:PWMUDB:cmp2\ <= (\PWM_BLED:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_BLED:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_BLED:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_BLED:PWMUDB:dith_count_1\ and \PWM_BLED:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_BLED:PWMUDB:dith_count_0\ and \PWM_BLED:PWMUDB:dith_count_1\)
	OR (not \PWM_BLED:PWMUDB:dith_count_1\ and \PWM_BLED:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 33 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Node_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \WDT_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \PWM_BLED:PWMUDB:final_capture\ to zero
Aliasing \PWM_BLED:PWMUDB:pwm_i\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_BLED:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Node_Timer:TimerUDB:capt_fifo_load\[135] = zero[2]
Removing Lhs of wire \Node_Timer:TimerUDB:trig_reg\[149] = \Node_Timer:TimerUDB:control_7\[117]
Removing Lhs of wire \WDT_Timer:TimerUDB:capt_fifo_load\[369] = zero[2]
Removing Lhs of wire \WDT_Timer:TimerUDB:trig_reg\[383] = \WDT_Timer:TimerUDB:control_7\[351]
Removing Lhs of wire \PWM_BLED:PWMUDB:final_capture\[815] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:pwm_i\[849] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[1028] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[1038] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[1048] = zero[2]
Removing Lhs of wire \PWM_BLED:PWMUDB:runmode_enable\\D\[1098] = \PWM_BLED:PWMUDB:control_7\[736]
Removing Lhs of wire \PWM_BLED:PWMUDB:final_kill_reg\\D\[1107] = zero[2]

------------------------------------------------------
Aliased 0 equations, 11 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\cygwin\home\ianrd\FRUCD-Dashboard\Dashboard.cydsn\Dashboard.cyprj -dcpsoc3 Dashboard.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.740ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Saturday, 08 February 2020 10:43:27
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\cygwin\home\ianrd\FRUCD-Dashboard\Dashboard.cydsn\Dashboard.cyprj -d CY8C5868AXI-LP035 Dashboard.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.082ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_BLED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Node_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Node_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \WDT_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \WDT_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BLED:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BLED:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BLED:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BLED:PWMUDB:pwm_i_reg\ from registered to combinatorial
Assigning clock CAN_Clock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_2 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_187
    Digital Clock 1: Automatic-assigning  clock 'BLED_clock'. Fanout=1, Signal=Net_220
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_28
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Node_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Node_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \WDT_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \TFT:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \TFT:StsClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \TFT:status_1\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \TFT:status_1\:macrocell.q
    UDB Clk/Enable \PWM_BLED:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BLED_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BLED_clock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 14 pin(s) will be assigned a location by the fitter: LED(0), LED_1(0), RGB1_2(0), RGB2_2(0), RGB3_2(0), SD(0), SD(1), SD(2), SD(3), SD(4), SD(5), SD(6), SD(7), WDT_Reset(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX(0)__PA ,
            fb => Net_11 ,
            pad => RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX(0)__PA ,
            pin_input => Net_12 ,
            pad => TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );

    Pin : Name = Buzzer(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Buzzer(0)__PA ,
            pad => Buzzer(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HV(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HV(0)__PA ,
            annotation => Net_18 ,
            pad => HV(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Drive(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Drive(0)__PA ,
            annotation => Net_23 ,
            pad => Drive(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB3_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB3_1(0)__PA ,
            pad => RGB3_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB2_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB2_1(0)__PA ,
            pad => RGB2_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB1_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB1_1(0)__PA ,
            pad => RGB1_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB1_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB1_2(0)__PA ,
            pad => RGB1_2(0)_PAD );

    Pin : Name = RGB2_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB2_2(0)__PA ,
            pad => RGB2_2(0)_PAD );

    Pin : Name = RGB3_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB3_2(0)__PA ,
            pad => RGB3_2(0)_PAD );

    Pin : Name = TFT_reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_reset(0)__PA ,
            pad => TFT_reset(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD(0)__PA ,
            pad => SD(0)_PAD );

    Pin : Name = SD(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD(1)__PA ,
            pad => SD(1)_PAD );

    Pin : Name = SD(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD(2)__PA ,
            pad => SD(2)_PAD );

    Pin : Name = SD(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD(3)__PA ,
            pad => SD(3)_PAD );

    Pin : Name = SD(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD(4)__PA ,
            pad => SD(4)_PAD );

    Pin : Name = SD(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD(5)__PA ,
            pad => SD(5)_PAD );

    Pin : Name = SD(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD(6)__PA ,
            pad => SD(6)_PAD );

    Pin : Name = SD(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD(7)__PA ,
            pad => SD(7)_PAD );

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            pad => LED_1(0)_PAD );

    Pin : Name = WDT_Reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => WDT_Reset(0)__PA ,
            pad => WDT_Reset(0)_PAD );

    Pin : Name = d_lsb(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_lsb(0)__PA ,
            oe => Net_39 ,
            pin_input => Net_188_0 ,
            fb => Net_109_0 ,
            pad => d_lsb(0)_PAD );
        Properties:
        {
        }

    Pin : Name = d_lsb(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_lsb(1)__PA ,
            oe => Net_39 ,
            pin_input => Net_188_1 ,
            fb => Net_109_1 ,
            pad => d_lsb(1)_PAD );
        Properties:
        {
        }

    Pin : Name = d_lsb(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_lsb(2)__PA ,
            oe => Net_39 ,
            pin_input => Net_188_2 ,
            fb => Net_109_2 ,
            pad => d_lsb(2)_PAD );
        Properties:
        {
        }

    Pin : Name = d_lsb(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_lsb(3)__PA ,
            oe => Net_39 ,
            pin_input => Net_188_3 ,
            fb => Net_109_3 ,
            pad => d_lsb(3)_PAD );
        Properties:
        {
        }

    Pin : Name = d_lsb(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_lsb(4)__PA ,
            oe => Net_39 ,
            pin_input => Net_188_4 ,
            fb => Net_109_4 ,
            pad => d_lsb(4)_PAD );
        Properties:
        {
        }

    Pin : Name = d_lsb(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_lsb(5)__PA ,
            oe => Net_39 ,
            pin_input => Net_188_5 ,
            fb => Net_109_5 ,
            pad => d_lsb(5)_PAD );
        Properties:
        {
        }

    Pin : Name = d_lsb(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_lsb(6)__PA ,
            oe => Net_39 ,
            pin_input => Net_188_6 ,
            fb => Net_109_6 ,
            pad => d_lsb(6)_PAD );
        Properties:
        {
        }

    Pin : Name = d_lsb(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_lsb(7)__PA ,
            oe => Net_39 ,
            pin_input => Net_188_7 ,
            fb => Net_109_7 ,
            pad => d_lsb(7)_PAD );
        Properties:
        {
        }

    Pin : Name = d_c(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_c(0)__PA ,
            pin_input => Net_25 ,
            pad => d_c(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ncs(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ncs(0)__PA ,
            pin_input => Net_26 ,
            pad => ncs(0)_PAD );
        Properties:
        {
        }

    Pin : Name = nwr(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => nwr(0)__PA ,
            pin_input => Net_27 ,
            pad => nwr(0)_PAD );
        Properties:
        {
        }

    Pin : Name = nrd(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => nrd(0)__PA ,
            pin_input => Net_189 ,
            pad => nrd(0)_PAD );
        Properties:
        {
        }

    Pin : Name = d_msb(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_msb(0)__PA ,
            oe => Net_39 ,
            pin_input => Net_15_0 ,
            fb => Net_186_0 ,
            pad => d_msb(0)_PAD );
        Properties:
        {
        }

    Pin : Name = d_msb(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_msb(1)__PA ,
            oe => Net_39 ,
            pin_input => Net_15_1 ,
            fb => Net_186_1 ,
            pad => d_msb(1)_PAD );
        Properties:
        {
        }

    Pin : Name = d_msb(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_msb(2)__PA ,
            oe => Net_39 ,
            pin_input => Net_15_2 ,
            fb => Net_186_2 ,
            pad => d_msb(2)_PAD );
        Properties:
        {
        }

    Pin : Name = d_msb(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_msb(3)__PA ,
            oe => Net_39 ,
            pin_input => Net_15_3 ,
            fb => Net_186_3 ,
            pad => d_msb(3)_PAD );
        Properties:
        {
        }

    Pin : Name = d_msb(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_msb(4)__PA ,
            oe => Net_39 ,
            pin_input => Net_15_4 ,
            fb => Net_186_4 ,
            pad => d_msb(4)_PAD );
        Properties:
        {
        }

    Pin : Name = d_msb(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_msb(5)__PA ,
            oe => Net_39 ,
            pin_input => Net_15_5 ,
            fb => Net_186_5 ,
            pad => d_msb(5)_PAD );
        Properties:
        {
        }

    Pin : Name = d_msb(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_msb(6)__PA ,
            oe => Net_39 ,
            pin_input => Net_15_6 ,
            fb => Net_186_6 ,
            pad => d_msb(6)_PAD );
        Properties:
        {
        }

    Pin : Name = d_msb(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d_msb(7)__PA ,
            oe => Net_39 ,
            pin_input => Net_15_7 ,
            fb => Net_186_7 ,
            pad => d_msb(7)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_BLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_BLED(0)__PA ,
            pin_input => Net_209 ,
            pad => TFT_BLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP(0)__PA ,
            pad => DISP(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Node_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Node_Timer:TimerUDB:control_7\ * 
              \Node_Timer:TimerUDB:per_zero\
        );
        Output = \Node_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\WDT_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WDT_Timer:TimerUDB:control_7\ * \WDT_Timer:TimerUDB:per_zero\
        );
        Output = \WDT_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\TFT:full\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \TFT:cmd_not_full\ * \TFT:data_not_full\
        );
        Output = \TFT:full\ (fanout=1)

    MacroCell: Name=\TFT:status_1\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT:state_3\ * \TFT:state_2\ * \TFT:state_1\ * !\TFT:state_0\ * 
              \TFT:z0_detect\
        );
        Output = \TFT:status_1\ (fanout=3)

    MacroCell: Name=\PWM_BLED:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BLED:PWMUDB:runmode_enable\ * \PWM_BLED:PWMUDB:tc_i\
        );
        Output = \PWM_BLED:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\TFT:state_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \TFT:data_empty\ * \TFT:state_3\ * !\TFT:state_2\ * 
              !\TFT:state_1\ * !\TFT:state_0\ * !Net_188_1
            + !\TFT:state_3\ * !\TFT:state_2\ * \TFT:state_0\
        );
        Output = \TFT:state_3\ (fanout=10)

    MacroCell: Name=\TFT:state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFT:state_3\ * \TFT:state_2\
            + \TFT:state_3\ * !\TFT:state_1\ * !\TFT:state_0\ * Net_188_1
            + \TFT:state_2\ * \TFT:state_1\ * \TFT:state_0\ * \TFT:z1_detect\
        );
        Output = \TFT:state_2\ (fanout=12)

    MacroCell: Name=\TFT:state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\TFT:data_empty\ * \TFT:state_3\ * !\TFT:state_2\ * 
              !\TFT:state_1\ * !\TFT:state_0\ * !Net_188_1
            + !\TFT:state_3\ * !\TFT:state_2\ * \TFT:state_1\
            + !\TFT:state_3\ * \TFT:state_2\ * !\TFT:state_1\
            + !\TFT:state_3\ * \TFT:state_1\ * !\TFT:state_0\ * 
              !\TFT:z0_detect\
            + !\TFT:state_3\ * \TFT:state_1\ * \TFT:state_0\ * 
              !\TFT:z1_detect\
        );
        Output = \TFT:state_1\ (fanout=11)

    MacroCell: Name=\TFT:state_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\TFT:cmd_empty\ * !\TFT:state_3\ * !\TFT:state_2\ * 
              !\TFT:state_0\
            + !\TFT:cmd_empty\ * !\TFT:state_2\ * \TFT:state_1\ * 
              \TFT:state_0\
            + !\TFT:state_3\ * !\TFT:state_2\ * \TFT:state_1\
            + !\TFT:state_3\ * \TFT:state_2\ * !\TFT:state_1\ * \TFT:state_0\
            + !\TFT:state_3\ * \TFT:state_1\ * !\TFT:state_0\ * 
              \TFT:z0_detect\
            + !\TFT:state_3\ * \TFT:state_1\ * \TFT:state_0\ * 
              !\TFT:z1_detect\
        );
        Output = \TFT:state_0\ (fanout=11)

    MacroCell: Name=Net_25, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \TFT:state_3\ * !\TFT:state_2\ * !\TFT:state_1\ * 
              !\TFT:state_0\ * !Net_25 * Net_188_0
            + \TFT:state_3\ * !\TFT:state_2\ * !\TFT:state_1\ * 
              !\TFT:state_0\ * Net_25 * !Net_188_0
        );
        Output = Net_25 (fanout=2)

    MacroCell: Name=Net_26, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\TFT:state_3\ * !\TFT:state_2\ * \TFT:state_1\
            + !\TFT:state_3\ * \TFT:state_2\ * !\TFT:state_0\
        );
        Output = Net_26 (fanout=1)

    MacroCell: Name=Net_189, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\TFT:state_3\ * \TFT:state_2\ * !\TFT:state_0\
        );
        Output = Net_189 (fanout=1)

    MacroCell: Name=Net_27, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\TFT:state_3\ * !\TFT:state_2\ * \TFT:state_1\ * 
              !\TFT:state_0\
        );
        Output = Net_27 (fanout=1)

    MacroCell: Name=Net_39, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT:state_3\ * !\TFT:state_2\ * \TFT:state_1\
        );
        Output = Net_39 (fanout=16)

    MacroCell: Name=\PWM_BLED:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_220) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BLED:PWMUDB:control_7\
        );
        Output = \PWM_BLED:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_BLED:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_220) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BLED:PWMUDB:cmp1_less\
        );
        Output = \PWM_BLED:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_BLED:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_220) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BLED:PWMUDB:cmp2_less\
        );
        Output = \PWM_BLED:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_BLED:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_220) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BLED:PWMUDB:prevCompare1\ * \PWM_BLED:PWMUDB:cmp1_less\
        );
        Output = \PWM_BLED:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_BLED:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_220) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BLED:PWMUDB:prevCompare2\ * \PWM_BLED:PWMUDB:cmp2_less\
        );
        Output = \PWM_BLED:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_209, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_220) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BLED:PWMUDB:runmode_enable\ * \PWM_BLED:PWMUDB:cmp1_less\
        );
        Output = Net_209 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Node_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Node_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Node_Timer:TimerUDB:per_zero\ ,
            chain_out => \Node_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Node_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Node_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Node_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Node_Timer:TimerUDB:per_zero\ ,
            chain_in => \Node_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Node_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Node_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Node_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Node_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Node_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Node_Timer:TimerUDB:per_zero\ ,
            z0_comb => \Node_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Node_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Node_Timer:TimerUDB:status_2\ ,
            chain_in => \Node_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Node_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\WDT_Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \WDT_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \WDT_Timer:TimerUDB:per_zero\ ,
            chain_out => \WDT_Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \WDT_Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\WDT_Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \WDT_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \WDT_Timer:TimerUDB:per_zero\ ,
            chain_in => \WDT_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \WDT_Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \WDT_Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \WDT_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\WDT_Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \WDT_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \WDT_Timer:TimerUDB:per_zero\ ,
            chain_in => \WDT_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \WDT_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \WDT_Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \WDT_Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\WDT_Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \WDT_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \WDT_Timer:TimerUDB:per_zero\ ,
            z0_comb => \WDT_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \WDT_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \WDT_Timer:TimerUDB:status_2\ ,
            chain_in => \WDT_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \WDT_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\TFT:GraphLcd16:Lsb\
        PORT MAP (
            clock => Net_187 ,
            cs_addr_2 => \TFT:state_2\ ,
            cs_addr_1 => \TFT:state_1\ ,
            cs_addr_0 => \TFT:state_0\ ,
            z0_comb => \TFT:z0_detect\ ,
            z1_comb => \TFT:z1_detect\ ,
            f0_bus_stat_comb => \TFT:cmd_not_full\ ,
            f0_blk_stat_comb => \TFT:cmd_empty\ ,
            chain_out => \TFT:chain_14\ ,
            p_out_7 => Net_188_7 ,
            p_out_6 => Net_188_6 ,
            p_out_5 => Net_188_5 ,
            p_out_4 => Net_188_4 ,
            p_out_3 => Net_188_3 ,
            p_out_2 => Net_188_2 ,
            p_out_1 => Net_188_1 ,
            p_out_0 => Net_188_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000000001100000001000000000000000000001000000000000000001000000100000001000000010100000001000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
            d0_init = "00001000"
            d1_init = "00001001"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \TFT:GraphLcd16:Msb\

    datapathcell: Name =\TFT:GraphLcd16:Msb\
        PORT MAP (
            clock => Net_187 ,
            cs_addr_2 => \TFT:state_2\ ,
            cs_addr_1 => \TFT:state_1\ ,
            cs_addr_0 => \TFT:state_0\ ,
            f1_bus_stat_comb => \TFT:data_not_full\ ,
            f1_blk_stat_comb => \TFT:data_empty\ ,
            chain_in => \TFT:chain_14\ ,
            p_out_7 => Net_15_7 ,
            p_out_6 => Net_15_6 ,
            p_out_5 => Net_15_5 ,
            p_out_4 => Net_15_4 ,
            p_out_3 => Net_15_3 ,
            p_out_2 => Net_15_2 ,
            p_out_1 => Net_15_1 ,
            p_out_0 => Net_15_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000010000001100000001000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TFT:GraphLcd16:Lsb\

    datapathcell: Name =\PWM_BLED:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_220 ,
            cs_addr_2 => \PWM_BLED:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_BLED:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_BLED:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_BLED:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_BLED:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_BLED:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\TFT:StsReg\
        PORT MAP (
            clock => Net_187 ,
            status_1 => \TFT:status_1\ ,
            status_0 => \TFT:full\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000010"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\TFT:LsbReg\
        PORT MAP (
            clock => Net_187 ,
            status_7 => Net_109_7 ,
            status_6 => Net_109_6 ,
            status_5 => Net_109_5 ,
            status_4 => Net_109_4 ,
            status_3 => Net_109_3 ,
            status_2 => Net_109_2 ,
            status_1 => Net_109_1 ,
            status_0 => Net_109_0 ,
            clk_en => \TFT:status_1\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\TFT:status_1\)

    statuscell: Name =\TFT:GraphLcd16:MsbReg\
        PORT MAP (
            clock => Net_187 ,
            status_7 => Net_186_7 ,
            status_6 => Net_186_6 ,
            status_5 => Net_186_5 ,
            status_4 => Net_186_4 ,
            status_3 => Net_186_3 ,
            status_2 => Net_186_2 ,
            status_1 => Net_186_1 ,
            status_0 => Net_186_0 ,
            clk_en => \TFT:status_1\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\TFT:status_1\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Node_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Node_Timer:TimerUDB:status_3\ ,
            status_2 => \Node_Timer:TimerUDB:status_2\ ,
            status_0 => \Node_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_57 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\WDT_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \WDT_Timer:TimerUDB:status_3\ ,
            status_2 => \WDT_Timer:TimerUDB:status_2\ ,
            status_0 => \WDT_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_136 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_BLED:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_220 ,
            status_3 => \PWM_BLED:PWMUDB:status_3\ ,
            status_2 => \PWM_BLED:PWMUDB:status_2\ ,
            status_1 => \PWM_BLED:PWMUDB:status_1\ ,
            status_0 => \PWM_BLED:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Node_Timer:TimerUDB:control_7\ ,
            control_6 => \Node_Timer:TimerUDB:control_6\ ,
            control_5 => \Node_Timer:TimerUDB:control_5\ ,
            control_4 => \Node_Timer:TimerUDB:control_4\ ,
            control_3 => \Node_Timer:TimerUDB:control_3\ ,
            control_2 => \Node_Timer:TimerUDB:control_2\ ,
            control_1 => \Node_Timer:TimerUDB:control_1\ ,
            control_0 => \Node_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \WDT_Timer:TimerUDB:control_7\ ,
            control_6 => \WDT_Timer:TimerUDB:control_6\ ,
            control_5 => \WDT_Timer:TimerUDB:control_5\ ,
            control_4 => \WDT_Timer:TimerUDB:control_4\ ,
            control_3 => \WDT_Timer:TimerUDB:control_3\ ,
            control_2 => \WDT_Timer:TimerUDB:control_2\ ,
            control_1 => \WDT_Timer:TimerUDB:control_1\ ,
            control_0 => \WDT_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_BLED:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_220 ,
            control_7 => \PWM_BLED:PWMUDB:control_7\ ,
            control_6 => \PWM_BLED:PWMUDB:control_6\ ,
            control_5 => \PWM_BLED:PWMUDB:control_5\ ,
            control_4 => \PWM_BLED:PWMUDB:control_4\ ,
            control_3 => \PWM_BLED:PWMUDB:control_3\ ,
            control_2 => \PWM_BLED:PWMUDB:control_2\ ,
            control_1 => \PWM_BLED:PWMUDB:control_1\ ,
            control_0 => \PWM_BLED:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_2 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_can
        PORT MAP (
            interrupt => Net_52 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_nodeok
        PORT MAP (
            interrupt => Net_57 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_wdt
        PORT MAP (
            interrupt => Net_136 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   48 :   24 :   72 : 66.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    0 :    1 : 100.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   21 :  171 :  192 : 10.94 %
  Unique P-terms              :   29 :  355 :  384 :  7.55 %
  Total P-terms               :   34 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    Status Registers          :    3 :      :      :        
    StatusI Registers         :    3 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    3 :      :      :        
    Datapath Parallel Out     :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.330ms
Tech Mapping phase: Elapsed time ==> 0s.451ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(5)][IoId=(0)] : Buzzer(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : DISP(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Drive(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : HV(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : RGB1_1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB2_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB3_1(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : RX(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : TFT_BLED(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : TFT_reset(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : TX(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : d_c(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : d_lsb(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : d_lsb(1) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : d_lsb(2) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : d_lsb(3) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : d_lsb(4) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : d_lsb(5) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : d_lsb(6) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : d_lsb(7) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : d_msb(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : d_msb(1) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : d_msb(2) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : d_msb(3) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : d_msb(4) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : d_msb(5) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : d_msb(6) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : d_msb(7) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : ncs(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : nrd(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : nwr(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.060ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   13 :   35 :   48 :  27.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.38
                   Pterms :            2.62
               Macrocells :            1.62
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.251ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       4.09 :       1.91
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\Node_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Node_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Node_Timer:TimerUDB:per_zero\ ,
        chain_out => \Node_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Node_Timer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
datapathcell: Name =\TFT:GraphLcd16:Msb\
    PORT MAP (
        clock => Net_187 ,
        cs_addr_2 => \TFT:state_2\ ,
        cs_addr_1 => \TFT:state_1\ ,
        cs_addr_0 => \TFT:state_0\ ,
        f1_bus_stat_comb => \TFT:data_not_full\ ,
        f1_blk_stat_comb => \TFT:data_empty\ ,
        chain_in => \TFT:chain_14\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000010000001100000001000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TFT:GraphLcd16:Lsb\

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\WDT_Timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \WDT_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \WDT_Timer:TimerUDB:per_zero\ ,
        chain_in => \WDT_Timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \WDT_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \WDT_Timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \WDT_Timer:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(2,4)] contents:
datapathcell: Name =\WDT_Timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \WDT_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \WDT_Timer:TimerUDB:per_zero\ ,
        chain_in => \WDT_Timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \WDT_Timer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \WDT_Timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \WDT_Timer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BLED:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_220) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BLED:PWMUDB:cmp2_less\
        );
        Output = \PWM_BLED:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_BLED:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_220) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BLED:PWMUDB:prevCompare2\ * \PWM_BLED:PWMUDB:cmp2_less\
        );
        Output = \PWM_BLED:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \WDT_Timer:TimerUDB:control_7\ ,
        control_6 => \WDT_Timer:TimerUDB:control_6\ ,
        control_5 => \WDT_Timer:TimerUDB:control_5\ ,
        control_4 => \WDT_Timer:TimerUDB:control_4\ ,
        control_3 => \WDT_Timer:TimerUDB:control_3\ ,
        control_2 => \WDT_Timer:TimerUDB:control_2\ ,
        control_1 => \WDT_Timer:TimerUDB:control_1\ ,
        control_0 => \WDT_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_26, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\TFT:state_3\ * !\TFT:state_2\ * \TFT:state_1\
            + !\TFT:state_3\ * \TFT:state_2\ * !\TFT:state_0\
        );
        Output = Net_26 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Node_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Node_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Node_Timer:TimerUDB:per_zero\ ,
        chain_in => \Node_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Node_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Node_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Node_Timer:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\Node_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Node_Timer:TimerUDB:status_3\ ,
        status_2 => \Node_Timer:TimerUDB:status_2\ ,
        status_0 => \Node_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_57 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Node_Timer:TimerUDB:control_7\ ,
        control_6 => \Node_Timer:TimerUDB:control_6\ ,
        control_5 => \Node_Timer:TimerUDB:control_5\ ,
        control_4 => \Node_Timer:TimerUDB:control_4\ ,
        control_3 => \Node_Timer:TimerUDB:control_3\ ,
        control_2 => \Node_Timer:TimerUDB:control_2\ ,
        control_1 => \Node_Timer:TimerUDB:control_1\ ,
        control_0 => \Node_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_25, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \TFT:state_3\ * !\TFT:state_2\ * !\TFT:state_1\ * 
              !\TFT:state_0\ * !Net_25 * Net_188_0
            + \TFT:state_3\ * !\TFT:state_2\ * !\TFT:state_1\ * 
              !\TFT:state_0\ * Net_25 * !Net_188_0
        );
        Output = Net_25 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_39, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT:state_3\ * !\TFT:state_2\ * \TFT:state_1\
        );
        Output = Net_39 (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Node_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Node_Timer:TimerUDB:control_7\ * 
              \Node_Timer:TimerUDB:per_zero\
        );
        Output = \Node_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Node_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Node_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Node_Timer:TimerUDB:per_zero\ ,
        z0_comb => \Node_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Node_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Node_Timer:TimerUDB:status_2\ ,
        chain_in => \Node_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Node_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\WDT_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \WDT_Timer:TimerUDB:status_3\ ,
        status_2 => \WDT_Timer:TimerUDB:status_2\ ,
        status_0 => \WDT_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_136 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\TFT:full\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \TFT:cmd_not_full\ * \TFT:data_not_full\
        );
        Output = \TFT:full\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\WDT_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WDT_Timer:TimerUDB:control_7\ * \WDT_Timer:TimerUDB:per_zero\
        );
        Output = \WDT_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT:state_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \TFT:data_empty\ * \TFT:state_3\ * !\TFT:state_2\ * 
              !\TFT:state_1\ * !\TFT:state_0\ * !Net_188_1
            + !\TFT:state_3\ * !\TFT:state_2\ * \TFT:state_0\
        );
        Output = \TFT:state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\TFT:GraphLcd16:Lsb\
    PORT MAP (
        clock => Net_187 ,
        cs_addr_2 => \TFT:state_2\ ,
        cs_addr_1 => \TFT:state_1\ ,
        cs_addr_0 => \TFT:state_0\ ,
        z0_comb => \TFT:z0_detect\ ,
        z1_comb => \TFT:z1_detect\ ,
        f0_bus_stat_comb => \TFT:cmd_not_full\ ,
        f0_blk_stat_comb => \TFT:cmd_empty\ ,
        chain_out => \TFT:chain_14\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000000001100000001000000000000000000001000000000000000001000000100000001000000010100000001000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
        d0_init = "00001000"
        d1_init = "00001001"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \TFT:GraphLcd16:Msb\

statuscell: Name =\TFT:StsReg\
    PORT MAP (
        clock => Net_187 ,
        status_1 => \TFT:status_1\ ,
        status_0 => \TFT:full\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000010"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_189, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\TFT:state_3\ * \TFT:state_2\ * !\TFT:state_0\
        );
        Output = Net_189 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT:state_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\TFT:cmd_empty\ * !\TFT:state_3\ * !\TFT:state_2\ * 
              !\TFT:state_0\
            + !\TFT:cmd_empty\ * !\TFT:state_2\ * \TFT:state_1\ * 
              \TFT:state_0\
            + !\TFT:state_3\ * !\TFT:state_2\ * \TFT:state_1\
            + !\TFT:state_3\ * \TFT:state_2\ * !\TFT:state_1\ * \TFT:state_0\
            + !\TFT:state_3\ * \TFT:state_1\ * !\TFT:state_0\ * 
              \TFT:z0_detect\
            + !\TFT:state_3\ * \TFT:state_1\ * \TFT:state_0\ * 
              !\TFT:z1_detect\
        );
        Output = \TFT:state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\TFT:state_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\TFT:data_empty\ * \TFT:state_3\ * !\TFT:state_2\ * 
              !\TFT:state_1\ * !\TFT:state_0\ * !Net_188_1
            + !\TFT:state_3\ * !\TFT:state_2\ * \TFT:state_1\
            + !\TFT:state_3\ * \TFT:state_2\ * !\TFT:state_1\
            + !\TFT:state_3\ * \TFT:state_1\ * !\TFT:state_0\ * 
              !\TFT:z0_detect\
            + !\TFT:state_3\ * \TFT:state_1\ * \TFT:state_0\ * 
              !\TFT:z1_detect\
        );
        Output = \TFT:state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\WDT_Timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \WDT_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \WDT_Timer:TimerUDB:per_zero\ ,
        z0_comb => \WDT_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \WDT_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \WDT_Timer:TimerUDB:status_2\ ,
        chain_in => \WDT_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \WDT_Timer:TimerUDB:sT32:timerdp:u2\

statuscell: Name =\TFT:GraphLcd16:MsbReg\
    PORT MAP (
        clock => Net_187 ,
        status_7 => Net_186_7 ,
        status_6 => Net_186_6 ,
        status_5 => Net_186_5 ,
        status_4 => Net_186_4 ,
        status_3 => Net_186_3 ,
        status_2 => Net_186_2 ,
        status_1 => Net_186_1 ,
        status_0 => Net_186_0 ,
        clk_en => \TFT:status_1\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\TFT:status_1\)

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_27, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\TFT:state_3\ * !\TFT:state_2\ * \TFT:state_1\ * 
              !\TFT:state_0\
        );
        Output = Net_27 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\TFT:state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFT:state_3\ * \TFT:state_2\
            + \TFT:state_3\ * !\TFT:state_1\ * !\TFT:state_0\ * Net_188_1
            + \TFT:state_2\ * \TFT:state_1\ * \TFT:state_0\ * \TFT:z1_detect\
        );
        Output = \TFT:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\TFT:status_1\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT:state_3\ * \TFT:state_2\ * \TFT:state_1\ * !\TFT:state_0\ * 
              \TFT:z0_detect\
        );
        Output = \TFT:status_1\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\WDT_Timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \WDT_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \WDT_Timer:TimerUDB:per_zero\ ,
        chain_out => \WDT_Timer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \WDT_Timer:TimerUDB:sT32:timerdp:u1\

statuscell: Name =\TFT:LsbReg\
    PORT MAP (
        clock => Net_187 ,
        status_7 => Net_109_7 ,
        status_6 => Net_109_6 ,
        status_5 => Net_109_5 ,
        status_4 => Net_109_4 ,
        status_3 => Net_109_3 ,
        status_2 => Net_109_2 ,
        status_1 => Net_109_1 ,
        status_0 => Net_109_0 ,
        clk_en => \TFT:status_1\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\TFT:status_1\)

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_BLED:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_220) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BLED:PWMUDB:control_7\
        );
        Output = \PWM_BLED:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_BLED:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BLED:PWMUDB:runmode_enable\ * \PWM_BLED:PWMUDB:tc_i\
        );
        Output = \PWM_BLED:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_BLED:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_220) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BLED:PWMUDB:cmp1_less\
        );
        Output = \PWM_BLED:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BLED:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_220) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BLED:PWMUDB:prevCompare1\ * \PWM_BLED:PWMUDB:cmp1_less\
        );
        Output = \PWM_BLED:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_209, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_220) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BLED:PWMUDB:runmode_enable\ * \PWM_BLED:PWMUDB:cmp1_less\
        );
        Output = Net_209 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_BLED:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_220 ,
        cs_addr_2 => \PWM_BLED:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_BLED:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_BLED:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_BLED:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_BLED:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_BLED:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_BLED:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_220 ,
        status_3 => \PWM_BLED:PWMUDB:status_3\ ,
        status_2 => \PWM_BLED:PWMUDB:status_2\ ,
        status_1 => \PWM_BLED:PWMUDB:status_1\ ,
        status_0 => \PWM_BLED:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_BLED:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_220 ,
        control_7 => \PWM_BLED:PWMUDB:control_7\ ,
        control_6 => \PWM_BLED:PWMUDB:control_6\ ,
        control_5 => \PWM_BLED:PWMUDB:control_5\ ,
        control_4 => \PWM_BLED:PWMUDB:control_4\ ,
        control_3 => \PWM_BLED:PWMUDB:control_3\ ,
        control_2 => \PWM_BLED:PWMUDB:control_2\ ,
        control_1 => \PWM_BLED:PWMUDB:control_1\ ,
        control_0 => \PWM_BLED:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_can
        PORT MAP (
            interrupt => Net_52 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_nodeok
        PORT MAP (
            interrupt => Net_57 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_wdt
        PORT MAP (
            interrupt => Net_136 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_2 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = d_msb(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_msb(1)__PA ,
        oe => Net_39 ,
        pin_input => Net_15_1 ,
        fb => Net_186_1 ,
        pad => d_msb(1)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = d_msb(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_msb(0)__PA ,
        oe => Net_39 ,
        pin_input => Net_15_0 ,
        fb => Net_186_0 ,
        pad => d_msb(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = d_lsb(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_lsb(7)__PA ,
        oe => Net_39 ,
        pin_input => Net_188_7 ,
        fb => Net_109_7 ,
        pad => d_lsb(7)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = d_lsb(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_lsb(6)__PA ,
        oe => Net_39 ,
        pin_input => Net_188_6 ,
        fb => Net_109_6 ,
        pad => d_lsb(6)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = d_lsb(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_lsb(5)__PA ,
        oe => Net_39 ,
        pin_input => Net_188_5 ,
        fb => Net_109_5 ,
        pad => d_lsb(5)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = d_lsb(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_lsb(4)__PA ,
        oe => Net_39 ,
        pin_input => Net_188_4 ,
        fb => Net_109_4 ,
        pad => d_lsb(4)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = d_lsb(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_lsb(3)__PA ,
        oe => Net_39 ,
        pin_input => Net_188_3 ,
        fb => Net_109_3 ,
        pad => d_lsb(3)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = d_lsb(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_lsb(2)__PA ,
        oe => Net_39 ,
        pin_input => Net_188_2 ,
        fb => Net_109_2 ,
        pad => d_lsb(2)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = WDT_Reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => WDT_Reset(0)__PA ,
        pad => WDT_Reset(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RGB1_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB1_2(0)__PA ,
        pad => RGB1_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RGB2_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB2_2(0)__PA ,
        pad => RGB2_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RGB3_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB3_2(0)__PA ,
        pad => RGB3_2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RGB1_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB1_1(0)__PA ,
        pad => RGB1_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RGB2_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB2_1(0)__PA ,
        pad => RGB2_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RGB3_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB3_1(0)__PA ,
        pad => RGB3_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Drive(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Drive(0)__PA ,
        annotation => Net_23 ,
        pad => Drive(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = HV(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HV(0)__PA ,
        annotation => Net_18 ,
        pad => HV(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX(0)__PA ,
        fb => Net_11 ,
        pad => RX(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX(0)__PA ,
        pin_input => Net_12 ,
        pad => TX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DISP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP(0)__PA ,
        pad => DISP(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = d_msb(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_msb(3)__PA ,
        oe => Net_39 ,
        pin_input => Net_15_3 ,
        fb => Net_186_3 ,
        pad => d_msb(3)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = d_msb(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_msb(2)__PA ,
        oe => Net_39 ,
        pin_input => Net_15_2 ,
        fb => Net_186_2 ,
        pad => d_msb(2)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = d_lsb(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_lsb(1)__PA ,
        oe => Net_39 ,
        pin_input => Net_188_1 ,
        fb => Net_109_1 ,
        pad => d_lsb(1)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = d_lsb(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_lsb(0)__PA ,
        oe => Net_39 ,
        pin_input => Net_188_0 ,
        fb => Net_109_0 ,
        pad => d_lsb(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = nrd(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => nrd(0)__PA ,
        pin_input => Net_189 ,
        pad => nrd(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = nwr(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => nwr(0)__PA ,
        pin_input => Net_27 ,
        pad => nwr(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = d_c(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_c(0)__PA ,
        pin_input => Net_25 ,
        pad => d_c(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TFT_BLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_BLED(0)__PA ,
        pin_input => Net_209 ,
        pad => TFT_BLED(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Buzzer(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Buzzer(0)__PA ,
        pad => Buzzer(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = SD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD(0)__PA ,
        pad => SD(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SD(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD(1)__PA ,
        pad => SD(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SD(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD(2)__PA ,
        pad => SD(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SD(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD(3)__PA ,
        pad => SD(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SD(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD(4)__PA ,
        pad => SD(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SD(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD(5)__PA ,
        pad => SD(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SD(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD(6)__PA ,
        pad => SD(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SD(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD(7)__PA ,
        pad => SD(7)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = TFT_reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_reset(0)__PA ,
        pad => TFT_reset(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ncs(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ncs(0)__PA ,
        pin_input => Net_26 ,
        pad => ncs(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = d_msb(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_msb(5)__PA ,
        oe => Net_39 ,
        pin_input => Net_15_5 ,
        fb => Net_186_5 ,
        pad => d_msb(5)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = d_msb(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_msb(4)__PA ,
        oe => Net_39 ,
        pin_input => Net_15_4 ,
        fb => Net_186_4 ,
        pad => d_msb(4)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = d_msb(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_msb(7)__PA ,
        oe => Net_39 ,
        pin_input => Net_15_7 ,
        fb => Net_186_7 ,
        pad => d_msb(7)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = d_msb(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d_msb(6)__PA ,
        oe => Net_39 ,
        pin_input => Net_15_6 ,
        fb => Net_186_6 ,
        pad => d_msb(6)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_11 ,
            can_tx => Net_12 ,
            can_tx_en => Net_13 ,
            interrupt => Net_2 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_187 ,
            dclk_0 => Net_187_local ,
            dclk_glb_1 => Net_220 ,
            dclk_1 => Net_220_local ,
            dclk_glb_2 => Net_28 ,
            dclk_2 => Net_28_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\CAN_Timer:TimerHW\
        PORT MAP (
            clock => Net_28 ,
            enable => __ONE__ ,
            tc => Net_52 ,
            cmp => \CAN_Timer:Net_261\ ,
            irq => \CAN_Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |     d_msb(1) | FB(Net_186_1), In(Net_15_1), OE(Net_39)
     |   1 |     * |      NONE |         CMOS_OUT |     d_msb(0) | FB(Net_186_0), In(Net_15_0), OE(Net_39)
     |   2 |     * |      NONE |         CMOS_OUT |     d_lsb(7) | FB(Net_109_7), In(Net_188_7), OE(Net_39)
     |   3 |     * |      NONE |         CMOS_OUT |     d_lsb(6) | FB(Net_109_6), In(Net_188_6), OE(Net_39)
     |   4 |     * |      NONE |         CMOS_OUT |     d_lsb(5) | FB(Net_109_5), In(Net_188_5), OE(Net_39)
     |   5 |     * |      NONE |         CMOS_OUT |     d_lsb(4) | FB(Net_109_4), In(Net_188_4), OE(Net_39)
     |   6 |     * |      NONE |         CMOS_OUT |     d_lsb(3) | FB(Net_109_3), In(Net_188_3), OE(Net_39)
     |   7 |     * |      NONE |         CMOS_OUT |     d_lsb(2) | FB(Net_109_2), In(Net_188_2), OE(Net_39)
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------
   1 |   2 |       |      NONE |    RES_PULL_DOWN | WDT_Reset(0) | 
     |   4 |       |      NONE |         CMOS_OUT |       LED(0) | 
     |   5 |       |      NONE |         CMOS_OUT |    RGB1_2(0) | 
     |   6 |       |      NONE |         CMOS_OUT |    RGB2_2(0) | 
     |   7 |       |      NONE |         CMOS_OUT |    RGB3_2(0) | 
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------
   2 |   0 |       |      NONE |         CMOS_OUT |     LED_1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |    RGB1_1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |    RGB2_1(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |    RGB3_1(0) | 
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |     Drive(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |        HV(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |        RX(0) | FB(Net_11)
     |   5 |     * |      NONE |         CMOS_OUT |        TX(0) | In(Net_12)
     |   7 |     * |      NONE |         CMOS_OUT |      DISP(0) | 
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |     d_msb(3) | FB(Net_186_3), In(Net_15_3), OE(Net_39)
     |   1 |     * |      NONE |         CMOS_OUT |     d_msb(2) | FB(Net_186_2), In(Net_15_2), OE(Net_39)
     |   2 |     * |      NONE |         CMOS_OUT |     d_lsb(1) | FB(Net_109_1), In(Net_188_1), OE(Net_39)
     |   3 |     * |      NONE |         CMOS_OUT |     d_lsb(0) | FB(Net_109_0), In(Net_188_0), OE(Net_39)
     |   4 |     * |      NONE |         CMOS_OUT |       nrd(0) | In(Net_189)
     |   5 |     * |      NONE |         CMOS_OUT |       nwr(0) | In(Net_27)
     |   6 |     * |      NONE |         CMOS_OUT |       d_c(0) | In(Net_25)
     |   7 |     * |      NONE |         CMOS_OUT |  TFT_BLED(0) | In(Net_209)
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |    Buzzer(0) | 
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------
   6 |   0 |       |      NONE |         CMOS_OUT |        SD(0) | 
     |   1 |       |      NONE |         CMOS_OUT |        SD(1) | 
     |   2 |       |      NONE |         CMOS_OUT |        SD(2) | 
     |   3 |       |      NONE |         CMOS_OUT |        SD(3) | 
     |   4 |       |      NONE |         CMOS_OUT |        SD(4) | 
     |   5 |       |      NONE |         CMOS_OUT |        SD(5) | 
     |   6 |       |      NONE |         CMOS_OUT |        SD(6) | 
     |   7 |       |      NONE |         CMOS_OUT |        SD(7) | 
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT | TFT_reset(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       ncs(0) | In(Net_26)
     |   2 |     * |      NONE |         CMOS_OUT |     d_msb(5) | FB(Net_186_5), In(Net_15_5), OE(Net_39)
     |   3 |     * |      NONE |         CMOS_OUT |     d_msb(4) | FB(Net_186_4), In(Net_15_4), OE(Net_39)
-----+-----+-------+-----------+------------------+--------------+-----------------------------------------
  15 |   2 |     * |      NONE |         CMOS_OUT |     d_msb(7) | FB(Net_186_7), In(Net_15_7), OE(Net_39)
     |   3 |     * |      NONE |         CMOS_OUT |     d_msb(6) | FB(Net_186_6), In(Net_15_6), OE(Net_39)
-----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.123ms
Digital Placement phase: Elapsed time ==> 3s.759ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Dashboard_r.vh2" --pcf-path "Dashboard.pco" --des-name "Dashboard" --dsf-path "Dashboard.dsf" --sdc-path "Dashboard.sdc" --lib-path "Dashboard_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.270ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.550ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Dashboard_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.415ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.175ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.179ms
API generation phase: Elapsed time ==> 6s.187ms
Dependency generation phase: Elapsed time ==> 0s.058ms
Cleanup phase: Elapsed time ==> 0s.001ms
