{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1609001664148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1609001664150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 01:54:23 2020 " "Processing started: Sun Dec 27 01:54:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1609001664150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1609001664150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1609001664151 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1609001666156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609001666408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609001666408 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(73) " "Verilog HDL warning at decoder.v(73): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609001666431 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(75) " "Verilog HDL warning at decoder.v(75): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609001666432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(77) " "Verilog HDL warning at decoder.v(77): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609001666433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(79) " "Verilog HDL warning at decoder.v(79): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609001666433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(81) " "Verilog HDL warning at decoder.v(81): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609001666433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(83) " "Verilog HDL warning at decoder.v(83): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609001666433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.v(85) " "Verilog HDL warning at decoder.v(85): extended using \"x\" or \"z\"" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609001666433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609001666435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609001666435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 4 4 " "Found 4 design units, including 4 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/user/Desktop/cpu/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609001666453 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_cell " "Found entity 2: input_cell" {  } { { "adder.v" "" { Text "C:/Users/user/Desktop/cpu/adder.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609001666453 ""} { "Info" "ISGN_ENTITY_NAME" "3 black_cell " "Found entity 3: black_cell" {  } { { "adder.v" "" { Text "C:/Users/user/Desktop/cpu/adder.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609001666453 ""} { "Info" "ISGN_ENTITY_NAME" "4 carry_eval_cell " "Found entity 4: carry_eval_cell" {  } { { "adder.v" "" { Text "C:/Users/user/Desktop/cpu/adder.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609001666453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609001666453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/user/Desktop/cpu/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609001666469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609001666469 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(28) " "Verilog HDL warning at ALU.v(28): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/cpu/ALU.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609001666483 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(50) " "Verilog HDL warning at ALU.v(50): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/cpu/ALU.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609001666484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/cpu/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609001666485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609001666485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "C:/Users/user/Desktop/cpu/cpu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609001666501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609001666501 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(39) " "Verilog HDL warning at register_file.v(39): extended using \"x\" or \"z\"" {  } { { "register_file.v" "" { Text "C:/Users/user/Desktop/cpu/register_file.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609001666561 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(106) " "Verilog HDL warning at register_file.v(106): extended using \"x\" or \"z\"" {  } { { "register_file.v" "" { Text "C:/Users/user/Desktop/cpu/register_file.v" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609001666562 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(116) " "Verilog HDL warning at register_file.v(116): extended using \"x\" or \"z\"" {  } { { "register_file.v" "" { Text "C:/Users/user/Desktop/cpu/register_file.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609001666562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/user/Desktop/cpu/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609001666563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609001666563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_rotator.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel_rotator.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_rotator " "Found entity 1: barrel_rotator" {  } { { "barrel_rotator.v" "" { Text "C:/Users/user/Desktop/cpu/barrel_rotator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609001666581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609001666581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "barrel_shifter.v" "" { Text "C:/Users/user/Desktop/cpu/barrel_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609001666596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609001666596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/Users/user/Desktop/cpu/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609001666611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609001666611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1609001666811 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NZCV cpu.v(11) " "Verilog HDL or VHDL warning at cpu.v(11): object \"NZCV\" assigned a value but never read" {  } { { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1609001666821 "|cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.v(29) " "Verilog HDL assignment warning at cpu.v(29): truncated value with size 32 to match size of target (16)" {  } { { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609001666821 "|cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc cpu.v(27) " "Verilog HDL Always Construct warning at cpu.v(27): inferring latch(es) for variable \"pc\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609001666821 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] cpu.v(27) " "Inferred latch for \"pc\[0\]\" at cpu.v(27)" {  } { { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666822 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:imem " "Elaborating entity \"memory\" for hierarchy \"memory:imem\"" {  } { { "cpu.v" "imem" { Text "C:/Users/user/Desktop/cpu/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609001666829 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem memory.v(8) " "Verilog HDL warning at memory.v(8): object mem used but never assigned" {  } { { "memory.v" "" { Text "C:/Users/user/Desktop/cpu/memory.v" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1609001666832 "|cpu|memory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:idec " "Elaborating entity \"decoder\" for hierarchy \"decoder:idec\"" {  } { { "cpu.v" "idec" { Text "C:/Users/user/Desktop/cpu/cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609001666838 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode decoder.v(71) " "Verilog HDL Always Construct warning at decoder.v(71): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1609001666844 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(74) " "Verilog HDL Case Statement warning at decoder.v(74): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 74 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1609001666846 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(78) " "Verilog HDL Case Statement warning at decoder.v(78): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 78 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1609001666847 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(84) " "Verilog HDL Case Statement warning at decoder.v(84): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 84 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1609001666847 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(71) " "Verilog HDL Case Statement warning at decoder.v(71): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1609001666847 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unary decoder.v(70) " "Verilog HDL Always Construct warning at decoder.v(70): inferring latch(es) for variable \"unary\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609001666850 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sgned decoder.v(70) " "Verilog HDL Always Construct warning at decoder.v(70): inferring latch(es) for variable \"sgned\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609001666851 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imode decoder.v(70) " "Verilog HDL Always Construct warning at decoder.v(70): inferring latch(es) for variable \"imode\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609001666851 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop decoder.v(70) " "Verilog HDL Always Construct warning at decoder.v(70): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609001666851 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "setcc decoder.v(70) " "Verilog HDL Always Construct warning at decoder.v(70): inferring latch(es) for variable \"setcc\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609001666852 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rD decoder.v(70) " "Verilog HDL Always Construct warning at decoder.v(70): inferring latch(es) for variable \"rD\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609001666852 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rA decoder.v(70) " "Verilog HDL Always Construct warning at decoder.v(70): inferring latch(es) for variable \"rA\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609001666852 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rB decoder.v(70) " "Verilog HDL Always Construct warning at decoder.v(70): inferring latch(es) for variable \"rB\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609001666852 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm decoder.v(70) " "Verilog HDL Always Construct warning at decoder.v(70): inferring latch(es) for variable \"imm\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609001666853 "|cpu|decoder:idec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wben decoder.v(70) " "Verilog HDL Always Construct warning at decoder.v(70): inferring latch(es) for variable \"wben\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609001666853 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wben decoder.v(70) " "Inferred latch for \"wben\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666856 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[0\] decoder.v(70) " "Inferred latch for \"imm\[0\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666856 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[1\] decoder.v(70) " "Inferred latch for \"imm\[1\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666857 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[2\] decoder.v(70) " "Inferred latch for \"imm\[2\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666857 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[3\] decoder.v(70) " "Inferred latch for \"imm\[3\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666858 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rB\[0\] decoder.v(70) " "Inferred latch for \"rB\[0\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666858 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rB\[1\] decoder.v(70) " "Inferred latch for \"rB\[1\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666859 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rB\[2\] decoder.v(70) " "Inferred latch for \"rB\[2\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666859 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA\[0\] decoder.v(70) " "Inferred latch for \"rA\[0\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666859 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA\[1\] decoder.v(70) " "Inferred latch for \"rA\[1\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666860 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA\[2\] decoder.v(70) " "Inferred latch for \"rA\[2\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666860 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rD\[0\] decoder.v(70) " "Inferred latch for \"rD\[0\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666860 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rD\[1\] decoder.v(70) " "Inferred latch for \"rD\[1\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666860 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rD\[2\] decoder.v(70) " "Inferred latch for \"rD\[2\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666861 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setcc decoder.v(70) " "Inferred latch for \"setcc\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666861 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[0\] decoder.v(70) " "Inferred latch for \"aluop\[0\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666861 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[1\] decoder.v(70) " "Inferred latch for \"aluop\[1\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666861 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[2\] decoder.v(70) " "Inferred latch for \"aluop\[2\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666861 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[3\] decoder.v(70) " "Inferred latch for \"aluop\[3\]\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666862 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imode decoder.v(70) " "Inferred latch for \"imode\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666862 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sgned decoder.v(70) " "Inferred latch for \"sgned\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666862 "|cpu|decoder:idec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unary decoder.v(70) " "Inferred latch for \"unary\" at decoder.v(70)" {  } { { "decoder.v" "" { Text "C:/Users/user/Desktop/cpu/decoder.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609001666862 "|cpu|decoder:idec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:ireg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:ireg_file\"" {  } { { "cpu.v" "ireg_file" { Text "C:/Users/user/Desktop/cpu/cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609001666934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ialu " "Elaborating entity \"ALU\" for hierarchy \"ALU:ialu\"" {  } { { "cpu.v" "ialu" { Text "C:/Users/user/Desktop/cpu/cpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609001666944 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multiply ALU.v(13) " "Verilog HDL warning at ALU.v(13): object multiply used but never assigned" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/cpu/ALU.v" 13 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1609001666950 "|cpu|ALU:ialu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(29) " "Verilog HDL assignment warning at ALU.v(29): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/cpu/ALU.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609001666950 "|cpu|ALU:ialu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multiply 0 ALU.v(13) " "Net \"multiply\" at ALU.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "C:/Users/user/Desktop/cpu/ALU.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1609001666950 "|cpu|ALU:ialu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter ALU:ialu\|barrel_shifter:myShifter " "Elaborating entity \"barrel_shifter\" for hierarchy \"ALU:ialu\|barrel_shifter:myShifter\"" {  } { { "ALU.v" "myShifter" { Text "C:/Users/user/Desktop/cpu/ALU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609001666955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:ialu\|adder:myAdder " "Elaborating entity \"adder\" for hierarchy \"ALU:ialu\|adder:myAdder\"" {  } { { "ALU.v" "myAdder" { Text "C:/Users/user/Desktop/cpu/ALU.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609001666965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_cell ALU:ialu\|adder:myAdder\|input_cell:level_Z0 " "Elaborating entity \"input_cell\" for hierarchy \"ALU:ialu\|adder:myAdder\|input_cell:level_Z0\"" {  } { { "adder.v" "level_Z0" { Text "C:/Users/user/Desktop/cpu/adder.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609001666976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "black_cell ALU:ialu\|adder:myAdder\|black_cell:level_1A " "Elaborating entity \"black_cell\" for hierarchy \"ALU:ialu\|adder:myAdder\|black_cell:level_1A\"" {  } { { "adder.v" "level_1A" { Text "C:/Users/user/Desktop/cpu/adder.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609001667044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_eval_cell ALU:ialu\|adder:myAdder\|carry_eval_cell:carry_1 " "Elaborating entity \"carry_eval_cell\" for hierarchy \"ALU:ialu\|adder:myAdder\|carry_eval_cell:carry_1\"" {  } { { "adder.v" "carry_1" { Text "C:/Users/user/Desktop/cpu/adder.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609001667236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:ialu\|shift_right:right_shift " "Elaborating entity \"shift_right\" for hierarchy \"ALU:ialu\|shift_right:right_shift\"" {  } { { "ALU.v" "right_shift" { Text "C:/Users/user/Desktop/cpu/ALU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609001667289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_rotator ALU:ialu\|barrel_rotator:myRotator " "Elaborating entity \"barrel_rotator\" for hierarchy \"ALU:ialu\|barrel_rotator:myRotator\"" {  } { { "ALU.v" "myRotator" { Text "C:/Users/user/Desktop/cpu/ALU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609001667295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/cpu/output_files/cpu.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/cpu/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1609001670185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1609001671055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609001671055 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609001671370 "|cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nRESET " "No output dependent on input pin \"nRESET\"" {  } { { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609001671370 "|cpu|nRESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1609001671370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1609001671373 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1609001671373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1609001671373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1609001671558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 01:54:31 2020 " "Processing ended: Sun Dec 27 01:54:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1609001671558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1609001671558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1609001671558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1609001671558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1609001676116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1609001676118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 01:54:34 2020 " "Processing started: Sun Dec 27 01:54:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1609001676118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1609001676118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1609001676119 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1609001676673 ""}
{ "Info" "0" "" "Project  = cpu" {  } {  } 0 0 "Project  = cpu" 0 0 "Fitter" 0 0 1609001676676 ""}
{ "Info" "0" "" "Revision = cpu" {  } {  } 0 0 "Revision = cpu" 0 0 "Fitter" 0 0 1609001676676 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1609001676861 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "cpu EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design cpu" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1609001677122 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1609001677218 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1609001677218 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1609001677523 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1609001677586 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1609001678806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1609001678806 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1609001678806 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/users/user/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/desktop/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/users/user/desktop/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/cpu/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1609001678822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/users/user/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/desktop/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/user/desktop/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/cpu/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1609001678822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/users/user/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/desktop/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/users/user/desktop/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/cpu/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1609001678822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/users/user/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/desktop/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/users/user/desktop/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/cpu/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1609001678822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/users/user/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/desktop/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/user/desktop/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/cpu/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1609001678822 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1609001678822 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1609001678828 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/users/user/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/desktop/quartus/bin64/pin_planner.ppl" { clk } } } { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 7 0 0 } } { "c:/users/user/desktop/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/cpu/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609001679672 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nRESET " "Pin nRESET not assigned to an exact location on the device" {  } { { "c:/users/user/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/desktop/quartus/bin64/pin_planner.ppl" { nRESET } } } { "cpu.v" "" { Text "C:/Users/user/Desktop/cpu/cpu.v" 8 0 0 } } { "c:/users/user/desktop/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/cpu/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609001679672 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1609001679672 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1609001680017 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1609001680020 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1609001680021 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1609001680021 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1609001680022 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1609001680022 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1609001680023 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1609001680030 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609001680031 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609001680032 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609001680033 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609001680033 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1609001680035 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1609001680036 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1609001680037 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1609001680037 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1609001680041 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1609001680041 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1609001680041 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609001680043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609001680043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609001680043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609001680043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609001680043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609001680043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609001680043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609001680043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609001680043 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609001680043 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1609001680043 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1609001680043 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609001680054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1609001682004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609001682083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1609001682095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1609001682364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609001682364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1609001683037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y21 X10_Y31 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31" {  } { { "loc" "" { Generic "C:/Users/user/Desktop/cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} 0 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1609001684296 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1609001684296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609001684458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1609001684459 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1609001684459 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1609001684459 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1609001684476 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609001684692 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609001684952 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609001685098 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609001685317 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609001685930 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/cpu/output_files/cpu.fit.smsg " "Generated suppressed messages file C:/Users/user/Desktop/cpu/output_files/cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1609001686972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4984 " "Peak virtual memory: 4984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1609001688452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 01:54:48 2020 " "Processing ended: Sun Dec 27 01:54:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1609001688452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1609001688452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1609001688452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1609001688452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1609001692719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1609001692721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 01:54:52 2020 " "Processing started: Sun Dec 27 01:54:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1609001692721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1609001692721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1609001692721 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1609001694336 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1609001694395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1609001695890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 01:54:55 2020 " "Processing ended: Sun Dec 27 01:54:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1609001695890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1609001695890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1609001695890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1609001695890 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1609001696762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1609001700162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1609001700166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 01:54:58 2020 " "Processing started: Sun Dec 27 01:54:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1609001700166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1609001700166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu -c cpu " "Command: quartus_sta cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1609001700167 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1609001700670 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1609001701151 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1609001701227 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1609001701227 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1609001701784 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1609001701785 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1609001701785 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1609001701786 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1609001701787 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1609001701787 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1609001701790 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1609001701810 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1609001701819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001701821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001701865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001701874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001701883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001701894 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001701904 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1609001701931 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1609001701988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1609001702490 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1609001702584 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1609001702584 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1609001702584 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1609001702585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001702585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001702609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001702628 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001702647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001702664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001702673 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1609001702696 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1609001703049 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1609001703049 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1609001703049 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1609001703050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001703064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001703072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001703080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001703096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1609001703110 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1609001703927 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1609001703927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1609001704144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 01:55:04 2020 " "Processing ended: Sun Dec 27 01:55:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1609001704144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1609001704144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1609001704144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1609001704144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1609001708591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1609001708592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 01:55:08 2020 " "Processing started: Sun Dec 27 01:55:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1609001708592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1609001708592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1609001708593 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_6_1200mv_85c_slow.vo C:/Users/user/Desktop/cpu/simulation/modelsim/ simulation " "Generated file cpu_6_1200mv_85c_slow.vo in folder \"C:/Users/user/Desktop/cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1609001709427 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_6_1200mv_0c_slow.vo C:/Users/user/Desktop/cpu/simulation/modelsim/ simulation " "Generated file cpu_6_1200mv_0c_slow.vo in folder \"C:/Users/user/Desktop/cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1609001709476 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_min_1200mv_0c_fast.vo C:/Users/user/Desktop/cpu/simulation/modelsim/ simulation " "Generated file cpu_min_1200mv_0c_fast.vo in folder \"C:/Users/user/Desktop/cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1609001709523 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu.vo C:/Users/user/Desktop/cpu/simulation/modelsim/ simulation " "Generated file cpu.vo in folder \"C:/Users/user/Desktop/cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1609001709574 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_6_1200mv_85c_v_slow.sdo C:/Users/user/Desktop/cpu/simulation/modelsim/ simulation " "Generated file cpu_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/user/Desktop/cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1609001709626 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_6_1200mv_0c_v_slow.sdo C:/Users/user/Desktop/cpu/simulation/modelsim/ simulation " "Generated file cpu_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/user/Desktop/cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1609001709685 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_min_1200mv_0c_v_fast.sdo C:/Users/user/Desktop/cpu/simulation/modelsim/ simulation " "Generated file cpu_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/user/Desktop/cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1609001709729 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_v.sdo C:/Users/user/Desktop/cpu/simulation/modelsim/ simulation " "Generated file cpu_v.sdo in folder \"C:/Users/user/Desktop/cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1609001709783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1609001709997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 01:55:09 2020 " "Processing ended: Sun Dec 27 01:55:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1609001709997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1609001709997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1609001709997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1609001709997 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1609001710745 ""}
