
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    HR-20190630LBJP
Date:        Mon Dec 21 22:25:36 2020
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro W_74HC00_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "W_74HC00_syn.tcl"
New HDL Analyst: enabled
log file: "G:\EDA\W_74HC00\synthesis\W_74HC00.srr"
Running: synthesis in foreground

Running W_74HC00_syn|synthesis

Running: compile (Compile) on W_74HC00_syn|synthesis
# Mon Dec 21 22:25:39 2020

Running: compile_flow (Compile Process) on W_74HC00_syn|synthesis
# Mon Dec 21 22:25:39 2020

Running: compiler (Compile Input) on W_74HC00_syn|synthesis
# Mon Dec 21 22:25:39 2020

compiler completed
# Mon Dec 21 22:25:40 2020

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on W_74HC00_syn|synthesis
# Mon Dec 21 22:25:40 2020
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on W_74HC00_syn|synthesis

Running: premap (Pre-mapping) on W_74HC00_syn|synthesis
# Mon Dec 21 22:25:40 2020

premap completed
# Mon Dec 21 22:25:40 2020

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on W_74HC00_syn|synthesis

Running: map (Map) on W_74HC00_syn|synthesis
# Mon Dec 21 22:25:40 2020

Running: fpga_mapper (Map & Optimize) on W_74HC00_syn|synthesis
# Mon Dec 21 22:25:40 2020
Copied G:\EDA\W_74HC00\synthesis\synwork\W_74HC00_m.srm to G:\EDA\W_74HC00\synthesis\W_74HC00.srm

fpga_mapper completed
# Mon Dec 21 22:25:41 2020

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on W_74HC00_syn|synthesis
Complete: Logic Synthesis on W_74HC00_syn|synthesis
Note: Opening local project RTL file 'G:\EDA\W_74HC00\synthesis\W_74HC00.srs'
exit status=0
License checkin: synplifypro_actel
