$comment
	File created using the following command:
		vcd file Verilog_tut2.msim.vcd -direction
$end
$date
	Sat May 19 22:42:28 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Ex2_vlg_vec_tst $end
$var reg 1 ! clk0_n $end
$var reg 2 " clk1_n [0:1] $end
$var reg 1 # mr1 $end
$var reg 1 $ mr2 $end
$var reg 1 % ms1 $end
$var reg 1 & ms2 $end
$var wire 1 ' out [0] $end
$var wire 1 ( out [1] $end
$var wire 1 ) out [2] $end
$var wire 1 * out [3] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 clk1_n[0]~input_o $end
$var wire 1 2 clk0_n~input_o $end
$var wire 1 3 out[3]~output_o $end
$var wire 1 4 out[2]~output_o $end
$var wire 1 5 out[1]~output_o $end
$var wire 1 6 out[0]~output_o $end
$var wire 1 7 clk1_n[1]~input_o $end
$var wire 1 8 ms1~input_o $end
$var wire 1 9 ms2~input_o $end
$var wire 1 : pre_n~0_combout $end
$var wire 1 ; mr1~input_o $end
$var wire 1 < mr2~input_o $end
$var wire 1 = sr_ff0|q~6_combout $end
$var wire 1 > sr_ff0|q~7_combout $end
$var wire 1 ? sr_ff0|q~1_combout $end
$var wire 1 @ sr_ff0|q~0_combout $end
$var wire 1 A sr_ff0|q~_emulated_q $end
$var wire 1 B sr_ff0|q~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
1#
1$
0%
1&
0*
0)
0(
0'
0+
1,
x-
1.
1/
10
01
02
03
04
05
06
07
08
19
0:
1;
1<
1=
1>
0?
1@
0A
0B
$end
#1000000
1!
b1 "
b11 "
1%
0&
12
17
11
18
09
#2000000
0#
0$
0!
b10 "
b0 "
0%
0;
0<
02
07
01
08
0=
0>
0@
#3000000
1$
1!
b1 "
b11 "
1%
1<
12
17
11
18
#4000000
0$
0!
b10 "
b0 "
0%
0<
02
07
01
08
#5000000
1#
1!
b1 "
b11 "
1%
1;
12
17
11
18
#6000000
0#
0!
b10 "
b0 "
0%
0;
02
07
01
08
#7000000
1&
1$
1!
b1 "
b11 "
19
1<
12
17
11
#8000000
0&
0$
0!
b10 "
b0 "
09
0<
02
07
01
#9000000
1#
1&
1!
b1 "
b11 "
1;
19
12
17
11
#10000000
0#
0&
0!
b10 "
b0 "
0;
09
02
07
01
#11000000
1%
1&
1!
b1 "
b11 "
18
19
12
17
11
1:
16
1@
1'
1B
1?
13
1*
#12000000
0%
0&
0!
b10 "
b0 "
08
09
02
07
01
0:
06
0@
0'
#13000000
1!
b1 "
b11 "
12
17
11
#14000000
0!
b10 "
b0 "
02
07
01
1A
0B
03
0*
#15000000
1!
b1 "
b11 "
12
17
11
#16000000
0!
b10 "
b0 "
02
07
01
#17000000
1!
b1 "
b11 "
12
17
11
#18000000
0!
b10 "
b0 "
02
07
01
#19000000
1!
b1 "
b11 "
12
17
11
#20000000
