In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMMCA.a_gcc_-O1:

CodeEmitter.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj>:
   0:	stp	x29, x30, [sp, #-288]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x19, x0
  18:	ldr	w0, [x0, #368]
  1c:	cmp	x0, w1, uxtw
  20:	b.ls	58 <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj+0x58>  // b.plast
  24:	mov	w20, w1
  28:	lsl	x23, x20, #3
  2c:	ldr	x21, [x19, #360]
  30:	add	x24, x21, x23
  34:	ldr	w0, [x24, #4]
  38:	cbz	w0, 78 <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj+0x78>
  3c:	ldr	x19, [x21, x20, lsl #3]
  40:	mov	x0, x19
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x21, x22, [sp, #32]
  4c:	ldp	x23, x24, [sp, #48]
  50:	ldp	x29, x30, [sp], #288
  54:	ret
  58:	adrp	x3, 0 <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj>
  5c:	add	x3, x3, #0x0
  60:	mov	w2, #0x95                  	// #149
  64:	adrp	x1, 0 <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj>
  68:	add	x1, x1, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	add	x0, sp, #0xf0
  7c:	str	x0, [sp, #224]
  80:	str	wzr, [sp, #232]
  84:	mov	w0, #0x2                   	// #2
  88:	str	w0, [sp, #236]
  8c:	ldr	x0, [x19, #352]
  90:	cmp	x20, x0
  94:	b.cs	184 <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj+0x184>  // b.hs, b.nlast
  98:	add	x0, x20, x20, lsl #2
  9c:	lsl	x0, x0, #5
  a0:	ldr	x1, [x19, #344]
  a4:	add	x22, x1, x0
  a8:	ldr	w0, [x1, x0]
  ac:	str	w0, [sp, #64]
  b0:	ldr	w0, [x22, #4]
  b4:	str	w0, [sp, #68]
  b8:	ldr	x0, [x22, #8]
  bc:	str	x0, [sp, #72]
  c0:	add	x0, sp, #0x60
  c4:	str	x0, [sp, #80]
  c8:	str	wzr, [sp, #88]
  cc:	mov	w0, #0x8                   	// #8
  d0:	str	w0, [sp, #92]
  d4:	ldr	w0, [x22, #24]
  d8:	cbnz	w0, 1a4 <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj+0x1a4>
  dc:	ldr	x0, [x19, #8]
  e0:	ldr	x1, [x0]
  e4:	ldr	x3, [x1, #128]
  e8:	ldr	x2, [x19]
  ec:	mov	x1, x22
  f0:	blr	x3
  f4:	and	w0, w0, #0xff
  f8:	cbz	w0, 118 <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj+0x118>
  fc:	ldr	x0, [x19, #8]
 100:	ldr	x1, [x0]
 104:	ldr	x4, [x1, #152]
 108:	add	x3, sp, #0x40
 10c:	ldr	x2, [x19]
 110:	mov	x1, x22
 114:	blr	x4
 118:	ldr	w0, [x19, #32]
 11c:	str	w0, [x21, x23]
 120:	ldr	x0, [x19, #16]
 124:	add	x22, sp, #0x40
 128:	ldr	x1, [x0]
 12c:	ldr	x5, [x1, #32]
 130:	ldr	x4, [x19]
 134:	add	x3, sp, #0xe0
 138:	add	x2, x19, #0x128
 13c:	mov	x1, x22
 140:	blr	x5
 144:	ldr	w0, [x19, #32]
 148:	ldr	w1, [x21, x23]
 14c:	sub	w0, w0, w1
 150:	str	w0, [x24, #4]
 154:	ldr	x19, [x21, x20, lsl #3]
 158:	ldr	x0, [sp, #80]
 15c:	add	x22, x22, #0x20
 160:	cmp	x0, x22
 164:	b.eq	16c <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj+0x16c>  // b.none
 168:	bl	0 <free>
 16c:	ldr	x0, [sp, #224]
 170:	add	x1, sp, #0xf0
 174:	cmp	x0, x1
 178:	b.eq	40 <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj+0x40>  // b.none
 17c:	bl	0 <free>
 180:	b	40 <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj+0x40>
 184:	adrp	x3, 0 <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj>
 188:	add	x3, x3, #0x0
 18c:	mov	w2, #0xfa                  	// #250
 190:	adrp	x1, 0 <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj>
 194:	add	x1, x1, #0x0
 198:	adrp	x0, 0 <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj>
 19c:	add	x0, x0, #0x0
 1a0:	bl	0 <__assert_fail>
 1a4:	add	x1, x22, #0x10
 1a8:	add	x0, sp, #0x50
 1ac:	bl	0 <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj>
 1b0:	b	dc <_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj+0xdc>

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cmp	x0, x1
  14:	b.eq	64 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x64>  // b.none
  18:	stp	x21, x22, [sp, #32]
  1c:	str	x23, [sp, #48]
  20:	mov	x20, x1
  24:	ldr	w22, [x1, #8]
  28:	mov	w23, w22
  2c:	ldr	w21, [x0, #8]
  30:	cmp	x21, w22, uxtw
  34:	b.cc	94 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x94>  // b.lo, b.ul, b.last
  38:	cbz	x23, 58 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x58>
  3c:	lsl	x2, x23, #4
  40:	ldr	x1, [x1]
  44:	ldr	x0, [x0]
  48:	bl	0 <memmove>
  4c:	ldr	w0, [x19, #12]
  50:	cmp	x23, x0
  54:	b.hi	74 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x74>  // b.pmore
  58:	str	w22, [x19, #8]
  5c:	ldp	x21, x22, [sp, #32]
  60:	ldr	x23, [sp, #48]
  64:	mov	x0, x19
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x29, x30, [sp], #64
  70:	ret
  74:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
  78:	add	x3, x3, #0x0
  7c:	mov	w2, #0x43                  	// #67
  80:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
  84:	add	x1, x1, #0x0
  88:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
  8c:	add	x0, x0, #0x0
  90:	bl	0 <__assert_fail>
  94:	ldr	w0, [x0, #12]
  98:	cmp	x23, x0
  9c:	b.hi	100 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x100>  // b.pmore
  a0:	cbz	x21, b4 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0xb4>
  a4:	lsl	x2, x21, #4
  a8:	ldr	x1, [x1]
  ac:	ldr	x0, [x19]
  b0:	bl	0 <memmove>
  b4:	ldr	x0, [x20]
  b8:	lsl	x21, x21, #4
  bc:	add	x1, x0, x21
  c0:	ldr	w2, [x20, #8]
  c4:	lsl	x2, x2, #4
  c8:	add	x0, x0, x2
  cc:	cmp	x1, x0
  d0:	b.eq	e4 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0xe4>  // b.none
  d4:	ldr	x0, [x19]
  d8:	sub	x2, x2, x21
  dc:	add	x0, x0, x21
  e0:	bl	0 <memcpy>
  e4:	ldr	w0, [x19, #12]
  e8:	cmp	x23, x0
  ec:	b.hi	120 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x120>  // b.pmore
  f0:	str	w22, [x19, #8]
  f4:	ldp	x21, x22, [sp, #32]
  f8:	ldr	x23, [sp, #48]
  fc:	b	64 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x64>
 100:	str	wzr, [x19, #8]
 104:	mov	x3, #0x10                  	// #16
 108:	mov	x2, x23
 10c:	add	x1, x19, x3
 110:	mov	x0, x19
 114:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 118:	mov	x21, #0x0                   	// #0
 11c:	b	b4 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0xb4>
 120:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 124:	add	x3, x3, #0x0
 128:	mov	w2, #0x43                  	// #67
 12c:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 130:	add	x1, x1, #0x0
 134:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 138:	add	x0, x0, #0x0
 13c:	bl	0 <__assert_fail>

Context.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	stp	x27, x28, [sp, #80]
  1c:	mov	x24, x8
  20:	mov	x19, x0
  24:	mov	x22, x1
  28:	str	x2, [sp, #96]
  2c:	ldr	x0, [x0, #56]
  30:	ldr	x21, [x0, #152]
  34:	mov	x0, #0x38                  	// #56
  38:	bl	0 <_Znwm>
  3c:	mov	x25, x0
  40:	mov	x1, x21
  44:	bl	0 <_ZN4llvm3mca17RetireControlUnitC1ERKNS_12MCSchedModelE>
  48:	ldr	x20, [x19, #48]
  4c:	ldr	w23, [x22, #12]
  50:	mov	x0, #0x98                  	// #152
  54:	bl	0 <_Znwm>
  58:	mov	x26, x0
  5c:	mov	w3, w23
  60:	mov	x2, x20
  64:	mov	x1, x21
  68:	bl	0 <_ZN4llvm3mca12RegisterFileC1ERKNS_12MCSchedModelERKNS_14MCRegisterInfoEj>
  6c:	ldr	w20, [x22, #16]
  70:	ldr	w27, [x22, #20]
  74:	ldrb	w28, [x22, #24]
  78:	mov	x0, #0x50                  	// #80
  7c:	bl	0 <_Znwm>
  80:	mov	x23, x0
  84:	mov	w4, w28
  88:	mov	w3, w27
  8c:	mov	w2, w20
  90:	mov	x1, x21
  94:	bl	0 <_ZN4llvm3mca10LSUnitBaseC2ERKNS_12MCSchedModelEjjb>
  98:	adrp	x0, 0 <_ZTVN4llvm3mca6LSUnitE>
  9c:	ldr	x0, [x0]
  a0:	add	x0, x0, #0x10
  a4:	str	x0, [x23]
  a8:	str	wzr, [x23, #68]
  ac:	str	wzr, [x23, #72]
  b0:	str	wzr, [x23, #76]
  b4:	mov	x0, #0x90                  	// #144
  b8:	bl	0 <_Znwm>
  bc:	mov	x20, x0
  c0:	mov	x0, #0x168                 	// #360
  c4:	bl	0 <_Znwm>
  c8:	mov	x27, x0
  cc:	mov	x1, x21
  d0:	bl	0 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE>
  d4:	adrp	x0, 0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
  d8:	ldr	x0, [x0]
  dc:	add	x0, x0, #0x10
  e0:	str	x0, [x20]
  e4:	str	x23, [x20, #8]
  e8:	str	xzr, [x20, #16]
  ec:	str	x27, [x20, #24]
  f0:	str	xzr, [x20, #32]
  f4:	str	xzr, [x20, #40]
  f8:	str	xzr, [x20, #48]
  fc:	str	xzr, [x20, #56]
 100:	str	xzr, [x20, #64]
 104:	str	xzr, [x20, #72]
 108:	str	xzr, [x20, #80]
 10c:	str	xzr, [x20, #88]
 110:	str	xzr, [x20, #96]
 114:	str	xzr, [x20, #104]
 118:	str	xzr, [x20, #112]
 11c:	str	xzr, [x20, #120]
 120:	str	xzr, [x20, #128]
 124:	str	wzr, [x20, #136]
 128:	strb	wzr, [x20, #140]
 12c:	str	xzr, [sp, #152]
 130:	add	x1, sp, #0x98
 134:	mov	x0, x20
 138:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
 13c:	ldr	x0, [sp, #152]
 140:	cbz	x0, 150 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x150>
 144:	ldr	x1, [x0]
 148:	ldr	x1, [x1, #8]
 14c:	blr	x1
 150:	mov	x0, #0xf0                  	// #240
 154:	bl	0 <_Znwm>
 158:	mov	x21, x0
 15c:	str	xzr, [x0, #8]
 160:	add	x0, x0, #0x18
 164:	str	wzr, [x21, #24]
 168:	str	xzr, [x21, #32]
 16c:	str	x0, [x0, #16]
 170:	str	x0, [x0, #24]
 174:	str	xzr, [x0, #32]
 178:	adrp	x0, 0 <_ZTVN4llvm3mca10EntryStageE>
 17c:	ldr	x0, [x0]
 180:	add	x0, x0, #0x10
 184:	str	x0, [x21]
 188:	str	wzr, [x21, #64]
 18c:	str	xzr, [x21, #72]
 190:	add	x0, x21, #0x60
 194:	str	x0, [x21, #80]
 198:	str	wzr, [x21, #88]
 19c:	mov	w0, #0x10                  	// #16
 1a0:	str	w0, [x21, #92]
 1a4:	ldr	x0, [sp, #96]
 1a8:	str	x0, [x21, #224]
 1ac:	str	wzr, [x21, #232]
 1b0:	ldr	x0, [x19, #56]
 1b4:	str	x0, [sp, #96]
 1b8:	ldr	x27, [x19, #48]
 1bc:	ldr	w28, [x22, #8]
 1c0:	mov	x0, #0x78                  	// #120
 1c4:	bl	0 <_Znwm>
 1c8:	str	x0, [sp, #104]
 1cc:	mov	x5, x26
 1d0:	mov	x4, x25
 1d4:	mov	w3, w28
 1d8:	mov	x2, x27
 1dc:	ldr	x1, [sp, #96]
 1e0:	bl	0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 1e4:	ldrb	w28, [x22, #25]
 1e8:	mov	x0, #0x58                  	// #88
 1ec:	bl	0 <_Znwm>
 1f0:	mov	x27, x0
 1f4:	str	xzr, [x0, #8]
 1f8:	add	x0, x0, #0x18
 1fc:	str	wzr, [x27, #24]
 200:	str	xzr, [x27, #32]
 204:	str	x0, [x0, #16]
 208:	str	x0, [x0, #24]
 20c:	str	xzr, [x0, #32]
 210:	adrp	x0, 0 <_ZTVN4llvm3mca12ExecuteStageE>
 214:	ldr	x0, [x0]
 218:	add	x0, x0, #0x10
 21c:	str	x0, [x27]
 220:	str	x20, [x27, #64]
 224:	str	wzr, [x27, #72]
 228:	str	wzr, [x27, #76]
 22c:	strb	w28, [x27, #80]
 230:	mov	x0, #0x58                  	// #88
 234:	bl	0 <_Znwm>
 238:	mov	x28, x0
 23c:	str	xzr, [x0, #8]
 240:	add	x0, x0, #0x18
 244:	str	wzr, [x28, #24]
 248:	str	xzr, [x28, #32]
 24c:	str	x0, [x0, #16]
 250:	str	x0, [x0, #24]
 254:	str	xzr, [x0, #32]
 258:	adrp	x0, 0 <_ZTVN4llvm3mca11RetireStageE>
 25c:	ldr	x0, [x0]
 260:	add	x0, x0, #0x10
 264:	str	x0, [x28]
 268:	str	x25, [x28, #64]
 26c:	str	x26, [x28, #72]
 270:	str	x23, [x28, #80]
 274:	ldr	w1, [x19, #8]
 278:	ldr	w0, [x19, #12]
 27c:	cmp	w1, w0
 280:	b.cs	440 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x440>  // b.hs, b.nlast
 284:	ldr	w1, [x19, #8]
 288:	ldr	x0, [x19]
 28c:	str	x25, [x0, x1, lsl #3]
 290:	ldr	w0, [x19, #8]
 294:	ldr	w2, [x19, #12]
 298:	mov	w1, w0
 29c:	add	x1, x1, #0x1
 2a0:	cmp	x1, w2, uxtw
 2a4:	b.hi	450 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x450>  // b.pmore
 2a8:	add	w0, w0, #0x1
 2ac:	str	w0, [x19, #8]
 2b0:	cmp	w2, w0
 2b4:	b.ls	470 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x470>  // b.plast
 2b8:	ldr	w1, [x19, #8]
 2bc:	ldr	x0, [x19]
 2c0:	str	x26, [x0, x1, lsl #3]
 2c4:	ldr	w0, [x19, #8]
 2c8:	ldr	w2, [x19, #12]
 2cc:	mov	w1, w0
 2d0:	add	x1, x1, #0x1
 2d4:	cmp	x1, w2, uxtw
 2d8:	b.hi	480 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x480>  // b.pmore
 2dc:	add	w0, w0, #0x1
 2e0:	str	w0, [x19, #8]
 2e4:	cmp	w2, w0
 2e8:	b.ls	4a0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x4a0>  // b.plast
 2ec:	ldr	w1, [x19, #8]
 2f0:	ldr	x0, [x19]
 2f4:	str	x23, [x0, x1, lsl #3]
 2f8:	ldr	w0, [x19, #8]
 2fc:	ldr	w2, [x19, #12]
 300:	mov	w1, w0
 304:	add	x1, x1, #0x1
 308:	cmp	x1, w2, uxtw
 30c:	b.hi	4b0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x4b0>  // b.pmore
 310:	add	w0, w0, #0x1
 314:	str	w0, [x19, #8]
 318:	cmp	w2, w0
 31c:	b.ls	4d0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x4d0>  // b.plast
 320:	ldr	w1, [x19, #8]
 324:	ldr	x0, [x19]
 328:	str	x20, [x0, x1, lsl #3]
 32c:	ldr	w0, [x19, #8]
 330:	mov	w1, w0
 334:	add	x1, x1, #0x1
 338:	ldr	w2, [x19, #12]
 33c:	cmp	x1, x2
 340:	b.hi	4e0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x4e0>  // b.pmore
 344:	add	w0, w0, #0x1
 348:	str	w0, [x19, #8]
 34c:	mov	x0, #0x88                  	// #136
 350:	bl	0 <_Znwm>
 354:	add	x2, x0, #0x10
 358:	str	x2, [x0]
 35c:	str	wzr, [x0, #8]
 360:	mov	w2, #0x8                   	// #8
 364:	str	w2, [x0, #12]
 368:	add	x2, x0, #0x58
 36c:	str	wzr, [x0, #88]
 370:	str	xzr, [x0, #96]
 374:	str	x2, [x2, #16]
 378:	str	x2, [x2, #24]
 37c:	str	xzr, [x2, #32]
 380:	str	wzr, [x0, #128]
 384:	str	x0, [x24]
 388:	str	x21, [sp, #112]
 38c:	add	x1, sp, #0x70
 390:	bl	0 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE>
 394:	ldr	x0, [sp, #112]
 398:	cbz	x0, 3a8 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x3a8>
 39c:	ldr	x1, [x0]
 3a0:	ldr	x1, [x1, #8]
 3a4:	blr	x1
 3a8:	ldr	w19, [x22]
 3ac:	cbnz	w19, 500 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x500>
 3b0:	ldr	x0, [sp, #104]
 3b4:	str	x0, [sp, #128]
 3b8:	add	x1, sp, #0x80
 3bc:	ldr	x0, [x24]
 3c0:	bl	0 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE>
 3c4:	ldr	x0, [sp, #128]
 3c8:	cbz	x0, 3d8 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x3d8>
 3cc:	ldr	x1, [x0]
 3d0:	ldr	x1, [x1, #8]
 3d4:	blr	x1
 3d8:	str	x27, [sp, #136]
 3dc:	add	x1, sp, #0x88
 3e0:	ldr	x0, [x24]
 3e4:	bl	0 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE>
 3e8:	ldr	x0, [sp, #136]
 3ec:	cbz	x0, 3fc <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x3fc>
 3f0:	ldr	x1, [x0]
 3f4:	ldr	x1, [x1, #8]
 3f8:	blr	x1
 3fc:	str	x28, [sp, #144]
 400:	add	x1, sp, #0x90
 404:	ldr	x0, [x24]
 408:	bl	0 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE>
 40c:	ldr	x0, [sp, #144]
 410:	cbz	x0, 420 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x420>
 414:	ldr	x1, [x0]
 418:	ldr	x1, [x1, #8]
 41c:	blr	x1
 420:	mov	x0, x24
 424:	ldp	x19, x20, [sp, #16]
 428:	ldp	x21, x22, [sp, #32]
 42c:	ldp	x23, x24, [sp, #48]
 430:	ldp	x25, x26, [sp, #64]
 434:	ldp	x27, x28, [sp, #80]
 438:	ldp	x29, x30, [sp], #160
 43c:	ret
 440:	mov	x1, #0x0                   	// #0
 444:	mov	x0, x19
 448:	bl	0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 44c:	b	284 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x284>
 450:	adrp	x3, 0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 454:	add	x3, x3, #0x0
 458:	mov	w2, #0x43                  	// #67
 45c:	adrp	x1, 0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 460:	add	x1, x1, #0x0
 464:	adrp	x0, 0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 468:	add	x0, x0, #0x0
 46c:	bl	0 <__assert_fail>
 470:	mov	x1, #0x0                   	// #0
 474:	mov	x0, x19
 478:	bl	0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 47c:	b	2b8 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x2b8>
 480:	adrp	x3, 0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 484:	add	x3, x3, #0x0
 488:	mov	w2, #0x43                  	// #67
 48c:	adrp	x1, 0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 490:	add	x1, x1, #0x0
 494:	adrp	x0, 0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 498:	add	x0, x0, #0x0
 49c:	bl	0 <__assert_fail>
 4a0:	mov	x1, #0x0                   	// #0
 4a4:	mov	x0, x19
 4a8:	bl	0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 4ac:	b	2ec <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x2ec>
 4b0:	adrp	x3, 0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 4b4:	add	x3, x3, #0x0
 4b8:	mov	w2, #0x43                  	// #67
 4bc:	adrp	x1, 0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 4c0:	add	x1, x1, #0x0
 4c4:	adrp	x0, 0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 4c8:	add	x0, x0, #0x0
 4cc:	bl	0 <__assert_fail>
 4d0:	mov	x1, #0x0                   	// #0
 4d4:	mov	x0, x19
 4d8:	bl	0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 4dc:	b	320 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x320>
 4e0:	adrp	x3, 0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 4e4:	add	x3, x3, #0x0
 4e8:	mov	w2, #0x43                  	// #67
 4ec:	adrp	x1, 0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 4f0:	add	x1, x1, #0x0
 4f4:	adrp	x0, 0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE>
 4f8:	add	x0, x0, #0x0
 4fc:	bl	0 <__assert_fail>
 500:	ldr	x21, [x24]
 504:	ldr	w22, [x22, #4]
 508:	mov	x0, #0xe8                  	// #232
 50c:	bl	0 <_Znwm>
 510:	mov	x20, x0
 514:	mov	w3, #0x1                   	// #1
 518:	mov	w2, w22
 51c:	mov	w1, w19
 520:	bl	0 <_ZN4llvm3mca17MicroOpQueueStageC1Ejjb>
 524:	str	x20, [sp, #120]
 528:	add	x1, sp, #0x78
 52c:	mov	x0, x21
 530:	bl	0 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE>
 534:	ldr	x0, [sp, #120]
 538:	cbz	x0, 3b0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x3b0>
 53c:	ldr	x1, [x0]
 540:	ldr	x1, [x1, #8]
 544:	blr	x1
 548:	b	3b0 <_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE+0x3b0>

Disassembly of section .text._ZN4llvm3mca9SchedulerD2Ev:

0000000000000000 <_ZN4llvm3mca9SchedulerD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm3mca9SchedulerD1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #104]
  24:	cbz	x0, 2c <_ZN4llvm3mca9SchedulerD1Ev+0x2c>
  28:	bl	0 <_ZdlPv>
  2c:	ldr	x0, [x19, #80]
  30:	cbz	x0, 38 <_ZN4llvm3mca9SchedulerD1Ev+0x38>
  34:	bl	0 <_ZdlPv>
  38:	ldr	x0, [x19, #56]
  3c:	cbz	x0, 44 <_ZN4llvm3mca9SchedulerD1Ev+0x44>
  40:	bl	0 <_ZdlPv>
  44:	ldr	x0, [x19, #32]
  48:	cbz	x0, 50 <_ZN4llvm3mca9SchedulerD1Ev+0x50>
  4c:	bl	0 <_ZdlPv>
  50:	ldr	x0, [x19, #24]
  54:	cbz	x0, 64 <_ZN4llvm3mca9SchedulerD1Ev+0x64>
  58:	ldr	x1, [x0]
  5c:	ldr	x1, [x1, #8]
  60:	blr	x1
  64:	ldr	x0, [x19, #16]
  68:	cbz	x0, 78 <_ZN4llvm3mca9SchedulerD1Ev+0x78>
  6c:	ldr	x1, [x0]
  70:	ldr	x1, [x1, #8]
  74:	blr	x1
  78:	mov	x0, x19
  7c:	bl	0 <_ZN4llvm3mca12HardwareUnitD2Ev>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZN4llvm3mca9SchedulerD0Ev:

0000000000000000 <_ZN4llvm3mca9SchedulerD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm3mca9SchedulerD0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #104]
  24:	cbz	x0, 2c <_ZN4llvm3mca9SchedulerD0Ev+0x2c>
  28:	bl	0 <_ZdlPv>
  2c:	ldr	x0, [x19, #80]
  30:	cbz	x0, 38 <_ZN4llvm3mca9SchedulerD0Ev+0x38>
  34:	bl	0 <_ZdlPv>
  38:	ldr	x0, [x19, #56]
  3c:	cbz	x0, 44 <_ZN4llvm3mca9SchedulerD0Ev+0x44>
  40:	bl	0 <_ZdlPv>
  44:	ldr	x0, [x19, #32]
  48:	cbz	x0, 50 <_ZN4llvm3mca9SchedulerD0Ev+0x50>
  4c:	bl	0 <_ZdlPv>
  50:	ldr	x0, [x19, #24]
  54:	cbz	x0, 64 <_ZN4llvm3mca9SchedulerD0Ev+0x64>
  58:	ldr	x1, [x0]
  5c:	ldr	x1, [x1, #8]
  60:	blr	x1
  64:	ldr	x0, [x19, #16]
  68:	cbz	x0, 78 <_ZN4llvm3mca9SchedulerD0Ev+0x78>
  6c:	ldr	x1, [x0]
  70:	ldr	x1, [x1, #8]
  74:	blr	x1
  78:	mov	x0, x19
  7c:	bl	0 <_ZN4llvm3mca12HardwareUnitD2Ev>
  80:	mov	x1, #0x90                  	// #144
  84:	mov	x0, x19
  88:	bl	0 <_ZdlPvm>
  8c:	ldr	x19, [sp, #16]
  90:	ldp	x29, x30, [sp], #32
  94:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	bl	0 <malloc>
  14:	mov	x19, x0
  18:	cbz	x0, 2c <_ZN4llvm11safe_mallocEm+0x2c>
  1c:	mov	x0, x19
  20:	ldp	x19, x20, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret
  2c:	cbnz	x20, 40 <_ZN4llvm11safe_mallocEm+0x40>
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	mov	x19, x0
  3c:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>
  40:	mov	w1, #0x1                   	// #1
  44:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x0
  14:	str	x1, [sp, #72]
  18:	mov	x19, x1
  1c:	mov	x0, #0xffffffff            	// #4294967295
  20:	cmp	x1, x0
  24:	b.hi	e0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm+0xe0>  // b.pmore
  28:	ldr	w2, [x20, #12]
  2c:	add	x2, x2, #0x2
  30:	orr	x2, x2, x2, lsr #1
  34:	orr	x2, x2, x2, lsr #2
  38:	orr	x2, x2, x2, lsr #4
  3c:	orr	x2, x2, x2, lsr #8
  40:	orr	x0, x2, x2, lsr #16
  44:	orr	x2, x0, x2, lsr #32
  48:	add	x2, x2, #0x1
  4c:	str	x2, [sp, #80]
  50:	cmp	x19, x2
  54:	add	x0, sp, #0x50
  58:	add	x1, sp, #0x48
  5c:	csel	x0, x0, x1, ls  // ls = plast
  60:	mov	x1, #0xffffffff            	// #4294967295
  64:	str	x1, [sp, #88]
  68:	ldr	x2, [x0]
  6c:	cmp	x2, x1
  70:	add	x1, sp, #0x58
  74:	csel	x0, x1, x0, hi  // hi = pmore
  78:	ldr	x22, [x0]
  7c:	str	x22, [sp, #80]
  80:	lsl	x19, x22, #3
  84:	mov	x0, x19
  88:	bl	0 <malloc>
  8c:	mov	x21, x0
  90:	cbz	x0, f4 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm+0xf4>
  94:	ldr	x1, [x20]
  98:	ldr	w0, [x20, #8]
  9c:	add	x0, x1, x0, lsl #3
  a0:	cmp	x0, x1
  a4:	b.eq	140 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm+0x140>  // b.none
  a8:	str	x23, [sp, #48]
  ac:	mov	x2, x21
  b0:	ldr	x3, [x1]
  b4:	str	xzr, [x1], #8
  b8:	str	x3, [x2], #8
  bc:	cmp	x0, x1
  c0:	b.ne	b0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm+0xb0>  // b.any
  c4:	ldr	x23, [x20]
  c8:	ldr	w19, [x20, #8]
  cc:	add	x19, x23, x19, lsl #3
  d0:	cmp	x19, x23
  d4:	b.ne	124 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm+0x124>  // b.any
  d8:	ldr	x23, [sp, #48]
  dc:	b	140 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm+0x140>
  e0:	mov	w1, #0x1                   	// #1
  e4:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm>
  e8:	add	x0, x0, #0x0
  ec:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  f0:	b	28 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm+0x28>
  f4:	cbnz	x19, 108 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm+0x108>
  f8:	mov	x0, #0x1                   	// #1
  fc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm>
 100:	mov	x21, x0
 104:	b	94 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm+0x94>
 108:	mov	w1, #0x1                   	// #1
 10c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm>
 110:	add	x0, x0, #0x0
 114:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 118:	b	94 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm+0x94>
 11c:	cmp	x19, x23
 120:	b.eq	13c <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm+0x13c>  // b.none
 124:	ldr	x0, [x19, #-8]!
 128:	cbz	x0, 11c <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm+0x11c>
 12c:	ldr	x1, [x0]
 130:	ldr	x1, [x1, #8]
 134:	blr	x1
 138:	b	11c <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm+0x11c>
 13c:	ldr	x23, [sp, #48]
 140:	mov	x1, x20
 144:	ldr	x0, [x1], #16
 148:	cmp	x0, x1
 14c:	b.eq	154 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca12HardwareUnitESt14default_deleteIS3_EELb0EE4growEm+0x154>  // b.none
 150:	bl	0 <free>
 154:	str	x21, [x20]
 158:	str	w22, [x20, #12]
 15c:	ldp	x19, x20, [sp, #16]
 160:	ldp	x21, x22, [sp, #32]
 164:	ldp	x29, x30, [sp], #96
 168:	ret

HWEventListener.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca15HWEventListener6anchorEv>:
   0:	ret

Disassembly of section .text._ZN4llvm3mca15HWEventListener12onCycleBeginEv:

0000000000000000 <_ZN4llvm3mca15HWEventListener12onCycleBeginEv>:
   0:	ret

Disassembly of section .text._ZN4llvm3mca15HWEventListener10onCycleEndEv:

0000000000000000 <_ZN4llvm3mca15HWEventListener10onCycleEndEv>:
   0:	ret

Disassembly of section .text._ZN4llvm3mca15HWEventListener7onEventERKNS0_18HWInstructionEventE:

0000000000000000 <_ZN4llvm3mca15HWEventListener7onEventERKNS0_18HWInstructionEventE>:
   0:	ret

Disassembly of section .text._ZN4llvm3mca15HWEventListener7onEventERKNS0_12HWStallEventE:

0000000000000000 <_ZN4llvm3mca15HWEventListener7onEventERKNS0_12HWStallEventE>:
   0:	ret

Disassembly of section .text._ZN4llvm3mca15HWEventListener7onEventERKNS0_15HWPressureEventE:

0000000000000000 <_ZN4llvm3mca15HWEventListener7onEventERKNS0_15HWPressureEventE>:
   0:	ret

Disassembly of section .text._ZN4llvm3mca15HWEventListener19onResourceAvailableERKSt4pairImmE:

0000000000000000 <_ZN4llvm3mca15HWEventListener19onResourceAvailableERKSt4pairImmE>:
   0:	ret

Disassembly of section .text._ZN4llvm3mca15HWEventListener17onReservedBuffersERKNS0_7InstRefENS_8ArrayRefIjEE:

0000000000000000 <_ZN4llvm3mca15HWEventListener17onReservedBuffersERKNS0_7InstRefENS_8ArrayRefIjEE>:
   0:	ret

Disassembly of section .text._ZN4llvm3mca15HWEventListener17onReleasedBuffersERKNS0_7InstRefENS_8ArrayRefIjEE:

0000000000000000 <_ZN4llvm3mca15HWEventListener17onReleasedBuffersERKNS0_7InstRefENS_8ArrayRefIjEE>:
   0:	ret

Disassembly of section .text._ZN4llvm3mca15HWEventListenerD2Ev:

0000000000000000 <_ZN4llvm3mca15HWEventListenerD1Ev>:
   0:	ret

Disassembly of section .text._ZN4llvm3mca15HWEventListenerD0Ev:

0000000000000000 <_ZN4llvm3mca15HWEventListenerD0Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, #0x8                   	// #8
   c:	bl	0 <_ZdlPvm>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

HardwareUnit.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca12HardwareUnitD1Ev>:
   0:	ret

0000000000000004 <_ZN4llvm3mca12HardwareUnitD0Ev>:
   4:	stp	x29, x30, [sp, #-32]!
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	bl	0 <_ZN4llvm3mca12HardwareUnitD1Ev>
  18:	mov	x1, #0x8                   	// #8
  1c:	mov	x0, x19
  20:	bl	0 <_ZdlPvm>
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

LSUnit.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>:
       0:	mov	x2, x0
       4:	ldr	x0, [x1, #8]
       8:	ldr	x1, [x0]
       c:	ldrb	w0, [x1, #324]
      10:	cbz	w0, 2c <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE+0x2c>
      14:	ldr	w3, [x2, #8]
      18:	cbz	w3, 2c <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE+0x2c>
      1c:	ldr	w4, [x2, #16]
      20:	mov	w0, #0x1                   	// #1
      24:	cmp	w4, w3
      28:	b.eq	50 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE+0x50>  // b.none
      2c:	ldrb	w1, [x1, #325]
      30:	mov	w0, #0x0                   	// #0
      34:	cbz	w1, 50 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE+0x50>
      38:	ldr	w0, [x2, #12]
      3c:	cbz	w0, 50 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE+0x50>
      40:	ldr	w1, [x2, #20]
      44:	cmp	w0, w1
      48:	cset	w0, eq  // eq = none
      4c:	lsl	w0, w0, #1
      50:	ret

0000000000000054 <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE>:
      54:	stp	x29, x30, [sp, #-48]!
      58:	mov	x29, sp
      5c:	stp	x19, x20, [sp, #16]
      60:	str	x21, [sp, #32]
      64:	mov	x19, x0
      68:	ldr	x0, [x1, #8]
      6c:	ldr	x0, [x0]
      70:	ldrb	w2, [x0, #324]
      74:	ldrb	w20, [x0, #325]
      78:	cmp	w2, #0x0
      7c:	ccmp	w20, #0x0, #0x0, eq  // eq = none
      80:	b.eq	bc <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0x68>  // b.none
      84:	mov	x21, x1
      88:	cbz	w2, 1a8 <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0x154>
      8c:	ldr	w0, [x19, #16]
      90:	sub	w0, w0, #0x1
      94:	str	w0, [x19, #16]
      98:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
      9c:	ldr	x0, [x0]
      a0:	ldrb	w0, [x0]
      a4:	cbnz	w0, dc <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0x88>
      a8:	cbnz	w20, 1a8 <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0x154>
      ac:	ldp	x19, x20, [sp, #16]
      b0:	ldr	x21, [sp, #32]
      b4:	ldp	x29, x30, [sp], #48
      b8:	ret
      bc:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
      c0:	add	x3, x3, #0x0
      c4:	mov	w2, #0xaf                  	// #175
      c8:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
      cc:	add	x1, x1, #0x0
      d0:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
      d4:	add	x0, x0, #0x0
      d8:	bl	0 <__assert_fail>
      dc:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
      e0:	add	x0, x0, #0x0
      e4:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
      e8:	and	w0, w0, #0xff
      ec:	cbz	w0, a8 <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0x54>
      f0:	bl	0 <_ZN4llvm4dbgsEv>
      f4:	ldr	x2, [x0, #24]
      f8:	ldr	x1, [x0, #16]
      fc:	sub	x1, x1, x2
     100:	cmp	x1, #0x19
     104:	b.ls	138 <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0xe4>  // b.plast
     108:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     10c:	add	x1, x1, #0x0
     110:	ldp	x4, x5, [x1]
     114:	stp	x4, x5, [x2]
     118:	ldr	x3, [x1, #16]
     11c:	str	x3, [x2, #16]
     120:	ldrh	w1, [x1, #24]
     124:	strh	w1, [x2, #24]
     128:	ldr	x1, [x0, #24]
     12c:	add	x1, x1, #0x1a
     130:	str	x1, [x0, #24]
     134:	b	148 <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0xf4>
     138:	mov	x2, #0x1a                  	// #26
     13c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     140:	add	x1, x1, #0x0
     144:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     148:	ldr	w1, [x21]
     14c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     150:	ldr	x2, [x0, #24]
     154:	ldr	x1, [x0, #16]
     158:	sub	x1, x1, x2
     15c:	cmp	x1, #0x26
     160:	b.ls	194 <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0x140>  // b.plast
     164:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     168:	add	x1, x1, #0x0
     16c:	ldp	x4, x5, [x1]
     170:	stp	x4, x5, [x2]
     174:	ldp	x4, x5, [x1, #16]
     178:	stp	x4, x5, [x2, #16]
     17c:	ldur	x1, [x1, #31]
     180:	stur	x1, [x2, #31]
     184:	ldr	x1, [x0, #24]
     188:	add	x1, x1, #0x27
     18c:	str	x1, [x0, #24]
     190:	b	a8 <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0x54>
     194:	mov	x2, #0x27                  	// #39
     198:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     19c:	add	x1, x1, #0x0
     1a0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     1a4:	b	a8 <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0x54>
     1a8:	ldr	w0, [x19, #20]
     1ac:	sub	w0, w0, #0x1
     1b0:	str	w0, [x19, #20]
     1b4:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
     1b8:	ldr	x0, [x0]
     1bc:	ldrb	w0, [x0]
     1c0:	cbz	w0, ac <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0x58>
     1c4:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     1c8:	add	x0, x0, #0x0
     1cc:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     1d0:	and	w0, w0, #0xff
     1d4:	cbz	w0, ac <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0x58>
     1d8:	bl	0 <_ZN4llvm4dbgsEv>
     1dc:	ldr	x2, [x0, #24]
     1e0:	ldr	x1, [x0, #16]
     1e4:	sub	x1, x1, x2
     1e8:	cmp	x1, #0x19
     1ec:	b.ls	220 <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0x1cc>  // b.plast
     1f0:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     1f4:	add	x1, x1, #0x0
     1f8:	ldp	x4, x5, [x1]
     1fc:	stp	x4, x5, [x2]
     200:	ldr	x3, [x1, #16]
     204:	str	x3, [x2, #16]
     208:	ldrh	w1, [x1, #24]
     20c:	strh	w1, [x2, #24]
     210:	ldr	x1, [x0, #24]
     214:	add	x1, x1, #0x1a
     218:	str	x1, [x0, #24]
     21c:	b	230 <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0x1dc>
     220:	mov	x2, #0x1a                  	// #26
     224:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     228:	add	x1, x1, #0x0
     22c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     230:	ldr	w1, [x21]
     234:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     238:	ldr	x2, [x0, #24]
     23c:	ldr	x1, [x0, #16]
     240:	sub	x1, x1, x2
     244:	cmp	x1, #0x27
     248:	b.ls	27c <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0x228>  // b.plast
     24c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     250:	add	x1, x1, #0x0
     254:	ldp	x4, x5, [x1]
     258:	stp	x4, x5, [x2]
     25c:	ldp	x4, x5, [x1, #16]
     260:	stp	x4, x5, [x2, #16]
     264:	ldr	x1, [x1, #32]
     268:	str	x1, [x2, #32]
     26c:	ldr	x1, [x0, #24]
     270:	add	x1, x1, #0x28
     274:	str	x1, [x0, #24]
     278:	b	ac <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0x58>
     27c:	mov	x2, #0x28                  	// #40
     280:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     284:	add	x1, x1, #0x0
     288:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     28c:	b	ac <_ZN4llvm3mca10LSUnitBase20onInstructionRetiredERKNS0_7InstRefE+0x58>

0000000000000290 <_ZN4llvm3mca10LSUnitBase10cycleEventEv>:
     290:	stp	x29, x30, [sp, #-16]!
     294:	mov	x29, sp
     298:	ldr	w1, [x0, #48]
     29c:	cbz	w1, 2e0 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x50>
     2a0:	add	x4, x0, #0x20
     2a4:	ldr	x1, [x4, #8]
     2a8:	ldr	w5, [x4, #24]
     2ac:	add	x5, x1, x5, lsl #4
     2b0:	ldr	x7, [x0, #32]
     2b4:	cmp	x1, x5
     2b8:	b.hi	310 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x80>  // b.pmore
     2bc:	b.eq	330 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0xa0>  // b.none
     2c0:	ldr	w2, [x1]
     2c4:	cmn	w2, #0x3
     2c8:	b.ls	2f8 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x68>  // b.plast
     2cc:	add	x1, x1, #0x10
     2d0:	cmp	x5, x1
     2d4:	b.ne	2c0 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x30>  // b.any
     2d8:	mov	x5, x1
     2dc:	b	2f8 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x68>
     2e0:	add	x4, x0, #0x20
     2e4:	ldr	w1, [x0, #56]
     2e8:	ldr	x2, [x4, #8]
     2ec:	add	x1, x2, x1, lsl #4
     2f0:	ldr	x7, [x0, #32]
     2f4:	mov	x5, x1
     2f8:	add	x9, x0, #0x20
     2fc:	ldr	w6, [x0, #56]
     300:	ldr	x2, [x9, #8]
     304:	add	x6, x2, x6, lsl #4
     308:	ldr	x10, [x0, #32]
     30c:	b	3e0 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x150>
     310:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     314:	add	x3, x3, #0x0
     318:	mov	w2, #0x4e0                 	// #1248
     31c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     320:	add	x1, x1, #0x0
     324:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     328:	add	x0, x0, #0x0
     32c:	bl	0 <__assert_fail>
     330:	mov	x1, x5
     334:	b	2f8 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x68>
     338:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     33c:	add	x3, x3, #0x0
     340:	mov	w2, #0x4c7                 	// #1223
     344:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     348:	add	x1, x1, #0x0
     34c:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     350:	add	x0, x0, #0x0
     354:	bl	0 <__assert_fail>
     358:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     35c:	add	x3, x3, #0x0
     360:	mov	w2, #0x4c8                 	// #1224
     364:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     368:	add	x1, x1, #0x0
     36c:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     370:	add	x0, x0, #0x0
     374:	bl	0 <__assert_fail>
     378:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     37c:	add	x3, x3, #0x0
     380:	mov	w2, #0x4c9                 	// #1225
     384:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     388:	add	x1, x1, #0x0
     38c:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     390:	add	x0, x0, #0x0
     394:	bl	0 <__assert_fail>
     398:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     39c:	add	x3, x3, #0x0
     3a0:	mov	w2, #0x4b3                 	// #1203
     3a4:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     3a8:	add	x1, x1, #0x0
     3ac:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     3b0:	add	x0, x0, #0x0
     3b4:	bl	0 <__assert_fail>
     3b8:	add	x1, x1, #0x10
     3bc:	cmp	x5, x1
     3c0:	b.cc	474 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x1e4>  // b.lo, b.ul, b.last
     3c4:	b.eq	3e0 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x150>  // b.none
     3c8:	ldr	w2, [x1]
     3cc:	cmn	w2, #0x3
     3d0:	b.ls	3e0 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x150>  // b.plast
     3d4:	add	x1, x1, #0x10
     3d8:	cmp	x5, x1
     3dc:	b.ne	3c8 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x138>  // b.any
     3e0:	cbz	x1, 3f0 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x160>
     3e4:	ldr	x2, [x4]
     3e8:	cmp	x2, x7
     3ec:	b.ne	338 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0xa8>  // b.any
     3f0:	cbz	x6, 400 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x170>
     3f4:	ldr	x2, [x0, #32]
     3f8:	cmp	x10, x2
     3fc:	b.ne	358 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0xc8>  // b.any
     400:	cmp	x9, x4
     404:	b.ne	378 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0xe8>  // b.any
     408:	cmp	x6, x1
     40c:	b.eq	494 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x204>  // b.none
     410:	ldr	x2, [x4]
     414:	cmp	x2, x7
     418:	b.ne	398 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x108>  // b.any
     41c:	ldr	x2, [x1, #8]
     420:	ldr	w3, [x2, #4]
     424:	ldr	w8, [x2, #8]
     428:	add	w3, w3, w8
     42c:	ldr	w8, [x2]
     430:	cmp	w8, w3
     434:	b.ls	3b8 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x128>  // b.plast
     438:	ldr	w3, [x2, #80]
     43c:	cbz	w3, 3b8 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x128>
     440:	sub	w3, w3, #0x1
     444:	str	w3, [x2, #80]
     448:	ldr	x2, [x4]
     44c:	cmp	x2, x7
     450:	b.eq	3b8 <_ZN4llvm3mca10LSUnitBase10cycleEventEv+0x128>  // b.none
     454:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     458:	add	x3, x3, #0x0
     45c:	mov	w2, #0x4cf                 	// #1231
     460:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     464:	add	x1, x1, #0x0
     468:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     46c:	add	x0, x0, #0x0
     470:	bl	0 <__assert_fail>
     474:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     478:	add	x3, x3, #0x0
     47c:	mov	w2, #0x4e0                 	// #1248
     480:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     484:	add	x1, x1, #0x0
     488:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     48c:	add	x0, x0, #0x0
     490:	bl	0 <__assert_fail>
     494:	ldp	x29, x30, [sp], #16
     498:	ret

000000000000049c <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE>:
     49c:	stp	x29, x30, [sp, #-48]!
     4a0:	mov	x29, sp
     4a4:	stp	x19, x20, [sp, #16]
     4a8:	str	x21, [sp, #32]
     4ac:	mov	x19, x0
     4b0:	ldr	x2, [x0, #40]
     4b4:	ldr	w3, [x0, #56]
     4b8:	cbz	w3, 620 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x184>
     4bc:	ldr	x0, [x1, #8]
     4c0:	ldr	w1, [x0, #796]
     4c4:	cmn	w1, #0x3
     4c8:	b.hi	5f0 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x154>  // b.pmore
     4cc:	sub	w4, w3, #0x1
     4d0:	mov	w0, #0x25                  	// #37
     4d4:	mul	w0, w1, w0
     4d8:	and	w5, w0, w4
     4dc:	and	w0, w0, w4
     4e0:	lsl	x0, x0, #4
     4e4:	add	x20, x2, x0
     4e8:	ldr	w0, [x2, x0]
     4ec:	cmp	w1, w0
     4f0:	b.ne	610 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x174>  // b.any
     4f4:	ldr	x4, [x19, #32]
     4f8:	ubfiz	x3, x3, #4, #32
     4fc:	add	x2, x2, x3
     500:	ldr	x0, [x19, #32]
     504:	cbz	x20, 76c <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x2d0>
     508:	cmp	x0, x4
     50c:	b.ne	668 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x1cc>  // b.any
     510:	cbz	x2, 528 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x8c>
     514:	ldr	x1, [x19, #32]
     518:	cmp	x1, x0
     51c:	b.ne	688 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x1ec>  // b.any
     520:	cmp	x2, x20
     524:	b.eq	770 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x2d4>  // b.none
     528:	ldr	x0, [x19, #32]
     52c:	cmp	x4, x0
     530:	b.ne	6a8 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x20c>  // b.any
     534:	ldr	x0, [x20, #8]
     538:	ldr	w2, [x0, #8]
     53c:	ldr	w1, [x0]
     540:	cmp	w2, w1
     544:	b.ne	6c8 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x22c>  // b.any
     548:	ldr	w3, [x0, #12]
     54c:	ldr	w1, [x0, #20]
     550:	cmp	w3, w1
     554:	b.eq	6c8 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x22c>  // b.none
     558:	ldr	w2, [x0, #16]
     55c:	sub	w2, w2, #0x1
     560:	str	w2, [x0, #16]
     564:	add	w1, w1, #0x1
     568:	str	w1, [x0, #20]
     56c:	cmp	w3, w1
     570:	b.ne	5c0 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x124>  // b.any
     574:	ldr	x1, [x0, #24]
     578:	ldr	w5, [x0, #32]
     57c:	add	x5, x1, x5, lsl #3
     580:	cmp	x1, x5
     584:	b.eq	5c0 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x124>  // b.none
     588:	mov	x0, x1
     58c:	ldr	x1, [x0]
     590:	ldr	w2, [x1, #8]
     594:	ldr	w3, [x1]
     598:	cmp	w2, w3
     59c:	b.eq	6e8 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x24c>  // b.none
     5a0:	ldr	w3, [x1, #4]
     5a4:	sub	w3, w3, #0x1
     5a8:	str	w3, [x1, #4]
     5ac:	add	w2, w2, #0x1
     5b0:	str	w2, [x1, #8]
     5b4:	add	x0, x0, #0x8
     5b8:	cmp	x5, x0
     5bc:	b.ne	58c <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0xf0>  // b.any
     5c0:	ldr	x0, [x19, #32]
     5c4:	cmp	x0, x4
     5c8:	b.ne	708 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x26c>  // b.any
     5cc:	ldr	x21, [x20, #8]
     5d0:	ldr	w1, [x21, #12]
     5d4:	ldr	w0, [x21, #20]
     5d8:	cmp	w1, w0
     5dc:	b.eq	728 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x28c>  // b.none
     5e0:	ldp	x19, x20, [sp, #16]
     5e4:	ldr	x21, [sp, #32]
     5e8:	ldp	x29, x30, [sp], #48
     5ec:	ret
     5f0:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     5f4:	add	x3, x3, #0x0
     5f8:	mov	w2, #0x250                 	// #592
     5fc:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     600:	add	x1, x1, #0x0
     604:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     608:	add	x0, x0, #0x0
     60c:	bl	0 <__assert_fail>
     610:	mov	w6, #0x1                   	// #1
     614:	mov	x7, #0x0                   	// #0
     618:	cmn	w0, #0x1
     61c:	b.ne	630 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x194>  // b.any
     620:	ubfiz	x20, x3, #4, #32
     624:	add	x20, x2, x20
     628:	ldr	x4, [x19, #32]
     62c:	b	4f8 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x5c>
     630:	cmp	x7, #0x0
     634:	ccmn	w0, #0x2, #0x0, eq  // eq = none
     638:	csel	x7, x7, x20, ne  // ne = any
     63c:	add	w8, w6, #0x1
     640:	add	w6, w5, w6
     644:	and	w5, w4, w6
     648:	and	w6, w4, w6
     64c:	lsl	x0, x6, #4
     650:	add	x20, x2, x0
     654:	ldr	w0, [x2, x0]
     658:	cmp	w1, w0
     65c:	b.eq	4f4 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x58>  // b.none
     660:	mov	w6, w8
     664:	b	618 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x17c>
     668:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     66c:	add	x3, x3, #0x0
     670:	mov	w2, #0x4c7                 	// #1223
     674:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     678:	add	x1, x1, #0x0
     67c:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     680:	add	x0, x0, #0x0
     684:	bl	0 <__assert_fail>
     688:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     68c:	add	x3, x3, #0x0
     690:	mov	w2, #0x4c8                 	// #1224
     694:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     698:	add	x1, x1, #0x0
     69c:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     6a0:	add	x0, x0, #0x0
     6a4:	bl	0 <__assert_fail>
     6a8:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     6ac:	add	x3, x3, #0x0
     6b0:	mov	w2, #0x4b9                 	// #1209
     6b4:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     6b8:	add	x1, x1, #0x0
     6bc:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     6c0:	add	x0, x0, #0x0
     6c4:	bl	0 <__assert_fail>
     6c8:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     6cc:	add	x3, x3, #0x0
     6d0:	mov	w2, #0x8f                  	// #143
     6d4:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     6d8:	add	x1, x1, #0x0
     6dc:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     6e0:	add	x0, x0, #0x0
     6e4:	bl	0 <__assert_fail>
     6e8:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     6ec:	add	x3, x3, #0x0
     6f0:	mov	w2, #0x73                  	// #115
     6f4:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     6f8:	add	x1, x1, #0x0
     6fc:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     700:	add	x0, x0, #0x0
     704:	bl	0 <__assert_fail>
     708:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     70c:	add	x3, x3, #0x0
     710:	mov	w2, #0x4b9                 	// #1209
     714:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     718:	add	x1, x1, #0x0
     71c:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     720:	add	x0, x0, #0x0
     724:	bl	0 <__assert_fail>
     728:	ldr	x0, [x21, #24]
     72c:	add	x1, x21, #0x28
     730:	cmp	x0, x1
     734:	b.eq	73c <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x2a0>  // b.none
     738:	bl	0 <free>
     73c:	mov	x1, #0x68                  	// #104
     740:	mov	x0, x21
     744:	bl	0 <_ZdlPvm>
     748:	mov	w0, #0xfffffffe            	// #-2
     74c:	str	w0, [x20]
     750:	ldr	w0, [x19, #48]
     754:	sub	w0, w0, #0x1
     758:	str	w0, [x19, #48]
     75c:	ldr	w0, [x19, #52]
     760:	add	w0, w0, #0x1
     764:	str	w0, [x19, #52]
     768:	b	5e0 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x144>
     76c:	cbnz	x2, 514 <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE+0x78>
     770:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     774:	add	x3, x3, #0x0
     778:	mov	w2, #0xa5                  	// #165
     77c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     780:	add	x1, x1, #0x0
     784:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     788:	add	x0, x0, #0x0
     78c:	bl	0 <__assert_fail>

0000000000000790 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE>:
     790:	stp	x29, x30, [sp, #-32]!
     794:	mov	x29, sp
     798:	stp	x19, x20, [sp, #16]
     79c:	mov	x19, x0
     7a0:	ldr	x20, [x1, #8]
     7a4:	ldr	x0, [x20]
     7a8:	ldrb	w2, [x0, #324]
     7ac:	cbnz	w2, 7b8 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0x28>
     7b0:	ldrb	w0, [x0, #325]
     7b4:	cbz	w0, 864 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0xd4>
     7b8:	mov	x0, x19
     7bc:	bl	49c <_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE>
     7c0:	ldr	w0, [x20, #796]
     7c4:	cbnz	w0, 7f4 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0x64>
     7c8:	ldr	w1, [x19, #68]
     7cc:	cmp	w1, w0
     7d0:	b.eq	934 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0x1a4>  // b.none
     7d4:	ldr	w1, [x19, #76]
     7d8:	cmp	w1, w0
     7dc:	b.eq	93c <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0x1ac>  // b.none
     7e0:	ldr	w1, [x19, #72]
     7e4:	cmp	w1, w0
     7e8:	b.ne	864 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0xd4>  // b.any
     7ec:	str	wzr, [x19, #72]
     7f0:	b	864 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0xd4>
     7f4:	ldr	x2, [x19, #40]
     7f8:	ldr	w3, [x19, #56]
     7fc:	cbz	w3, 8a0 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0x110>
     800:	cmn	w0, #0x3
     804:	b.hi	870 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0xe0>  // b.pmore
     808:	sub	w5, w3, #0x1
     80c:	mov	w1, #0x25                  	// #37
     810:	mul	w1, w0, w1
     814:	and	w6, w1, w5
     818:	and	w1, w1, w5
     81c:	lsl	x1, x1, #4
     820:	add	x4, x2, x1
     824:	ldr	w1, [x2, x1]
     828:	cmp	w0, w1
     82c:	b.ne	890 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0x100>  // b.any
     830:	add	x1, x19, #0x20
     834:	ldr	x5, [x19, #32]
     838:	ubfiz	x3, x3, #4, #32
     83c:	add	x2, x2, x3
     840:	cbz	x4, 864 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0xd4>
     844:	ldr	x3, [x1]
     848:	cmp	x5, x3
     84c:	b.ne	8f4 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0x164>  // b.any
     850:	add	x3, x19, #0x20
     854:	cmp	x1, x3
     858:	b.ne	914 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0x184>  // b.any
     85c:	cmp	x2, x4
     860:	b.eq	7c8 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0x38>  // b.none
     864:	ldp	x19, x20, [sp, #16]
     868:	ldp	x29, x30, [sp], #32
     86c:	ret
     870:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     874:	add	x3, x3, #0x0
     878:	mov	w2, #0x250                 	// #592
     87c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     880:	add	x1, x1, #0x0
     884:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     888:	add	x0, x0, #0x0
     88c:	bl	0 <__assert_fail>
     890:	mov	w7, #0x1                   	// #1
     894:	mov	x8, #0x0                   	// #0
     898:	cmn	w1, #0x1
     89c:	b.ne	8bc <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0x12c>  // b.any
     8a0:	ubfiz	x3, x3, #4, #32
     8a4:	add	x4, x2, x3
     8a8:	add	x1, x19, #0x20
     8ac:	ldr	x5, [x19, #32]
     8b0:	mov	x2, x4
     8b4:	cbnz	x4, 844 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0xb4>
     8b8:	b	85c <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0xcc>
     8bc:	cmp	x8, #0x0
     8c0:	ccmn	w1, #0x2, #0x0, eq  // eq = none
     8c4:	csel	x8, x8, x4, ne  // ne = any
     8c8:	add	w9, w7, #0x1
     8cc:	add	w7, w6, w7
     8d0:	and	w6, w5, w7
     8d4:	and	w7, w5, w7
     8d8:	lsl	x1, x7, #4
     8dc:	add	x4, x2, x1
     8e0:	ldr	w1, [x2, x1]
     8e4:	cmp	w0, w1
     8e8:	b.eq	830 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0xa0>  // b.none
     8ec:	mov	w7, w9
     8f0:	b	898 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0x108>
     8f4:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     8f8:	add	x3, x3, #0x0
     8fc:	mov	w2, #0x4c7                 	// #1223
     900:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     904:	add	x1, x1, #0x0
     908:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     90c:	add	x0, x0, #0x0
     910:	bl	0 <__assert_fail>
     914:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     918:	add	x3, x3, #0x0
     91c:	mov	w2, #0x4c9                 	// #1225
     920:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     924:	add	x1, x1, #0x0
     928:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     92c:	add	x0, x0, #0x0
     930:	bl	0 <__assert_fail>
     934:	str	wzr, [x19, #68]
     938:	b	7d4 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0x44>
     93c:	str	wzr, [x19, #76]
     940:	b	7e0 <_ZN4llvm3mca6LSUnit21onInstructionExecutedERKNS0_7InstRefE+0x50>

0000000000000944 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE>:
     944:	stp	x29, x30, [sp, #-80]!
     948:	mov	x29, sp
     94c:	stp	x19, x20, [sp, #16]
     950:	stp	x21, x22, [sp, #32]
     954:	stp	x23, x24, [sp, #48]
     958:	mov	x19, x0
     95c:	ldr	x0, [x1, #8]
     960:	ldr	x21, [x0]
     964:	ldrb	w23, [x21, #326]
     968:	ldrb	w0, [x21, #324]
     96c:	cbnz	w0, a18 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0xd4>
     970:	ldrb	w0, [x21, #325]
     974:	cbz	w0, 9f4 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0xb0>
     978:	ldr	w0, [x19, #20]
     97c:	add	w0, w0, #0x1
     980:	str	w0, [x19, #20]
     984:	ldrb	w0, [x21, #325]
     988:	cbz	w0, a2c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0xe8>
     98c:	mov	x0, x19
     990:	bl	0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     994:	mov	w20, w0
     998:	mov	w1, w0
     99c:	mov	x0, x19
     9a0:	bl	0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     9a4:	mov	x22, x0
     9a8:	ldr	w0, [x0, #32]
     9ac:	cbnz	w0, ac8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x184>
     9b0:	ldr	w0, [x22, #12]
     9b4:	add	w0, w0, #0x1
     9b8:	str	w0, [x22, #12]
     9bc:	ldr	w0, [x19, #72]
     9c0:	ldr	w1, [x19, #68]
     9c4:	cmp	w1, w0
     9c8:	csel	w24, w1, w0, cs  // cs = hs, nlast
     9cc:	cbnz	w24, aec <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x1a8>
     9d0:	ldr	w1, [x19, #76]
     9d4:	cbnz	w1, d5c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x418>
     9d8:	str	w20, [x19, #76]
     9dc:	ldrb	w0, [x21, #324]
     9e0:	cbz	w0, ab0 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x16c>
     9e4:	str	w20, [x19, #68]
     9e8:	cbz	w23, ab0 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x16c>
     9ec:	str	w20, [x19, #72]
     9f0:	b	ab0 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x16c>
     9f4:	str	x25, [sp, #64]
     9f8:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     9fc:	add	x3, x3, #0x0
     a00:	mov	w2, #0x48                  	// #72
     a04:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     a08:	add	x1, x1, #0x0
     a0c:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     a10:	add	x0, x0, #0x0
     a14:	bl	0 <__assert_fail>
     a18:	ldr	w0, [x19, #16]
     a1c:	add	w0, w0, #0x1
     a20:	str	w0, [x19, #16]
     a24:	ldrb	w0, [x21, #325]
     a28:	cbnz	w0, 978 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x34>
     a2c:	ldrb	w0, [x21, #324]
     a30:	cbz	w0, fcc <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x688>
     a34:	ldr	w1, [x19, #68]
     a38:	cmp	w1, #0x0
     a3c:	ccmp	w23, #0x0, #0x0, ne  // ne = any
     a40:	b.ne	a5c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x118>  // b.any
     a44:	ldr	w0, [x19, #76]
     a48:	cmp	w1, w0
     a4c:	b.ls	a5c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x118>  // b.plast
     a50:	ldr	w0, [x19, #72]
     a54:	cmp	w1, w0
     a58:	b.hi	ff0 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x6ac>  // b.pmore
     a5c:	mov	x0, x19
     a60:	bl	0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     a64:	mov	w20, w0
     a68:	mov	w1, w0
     a6c:	mov	x0, x19
     a70:	bl	0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     a74:	mov	x21, x0
     a78:	ldr	w0, [x0, #32]
     a7c:	cbnz	w0, 1038 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x6f4>
     a80:	ldr	w0, [x21, #12]
     a84:	add	w0, w0, #0x1
     a88:	str	w0, [x21, #12]
     a8c:	ldrb	w0, [x19, #24]
     a90:	cbnz	w0, a9c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x158>
     a94:	ldr	w1, [x19, #76]
     a98:	cbnz	w1, 105c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x718>
     a9c:	ldr	w1, [x19, #72]
     aa0:	cbnz	w1, 12cc <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x988>
     aa4:	str	w20, [x19, #68]
     aa8:	cbz	w23, ab0 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x16c>
     aac:	str	w20, [x19, #72]
     ab0:	mov	w0, w20
     ab4:	ldp	x19, x20, [sp, #16]
     ab8:	ldp	x21, x22, [sp, #32]
     abc:	ldp	x23, x24, [sp, #48]
     ac0:	ldp	x29, x30, [sp], #80
     ac4:	ret
     ac8:	str	x25, [sp, #64]
     acc:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     ad0:	add	x3, x3, #0x0
     ad4:	mov	w2, #0x9c                  	// #156
     ad8:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     adc:	add	x1, x1, #0x0
     ae0:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     ae4:	add	x0, x0, #0x0
     ae8:	bl	0 <__assert_fail>
     aec:	str	x25, [sp, #64]
     af0:	mov	w1, w24
     af4:	mov	x0, x19
     af8:	bl	0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     afc:	mov	x25, x0
     b00:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
     b04:	ldr	x0, [x0]
     b08:	ldrb	w0, [x0]
     b0c:	cbnz	w0, b88 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x244>
     b10:	ldr	w0, [x22]
     b14:	add	w0, w0, #0x1
     b18:	str	w0, [x22]
     b1c:	ldr	w1, [x25, #12]
     b20:	ldr	w3, [x25, #20]
     b24:	cmp	w1, w3
     b28:	b.eq	c88 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x344>  // b.none
     b2c:	ldr	w2, [x25, #16]
     b30:	cbz	w2, b40 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x1fc>
     b34:	sub	w1, w1, w3
     b38:	cmp	w2, w1
     b3c:	b.eq	ca8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x364>  // b.none
     b40:	ldr	w1, [x25, #32]
     b44:	ldr	w0, [x25, #36]
     b48:	cmp	w1, w0
     b4c:	b.cs	d04 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x3c0>  // b.hs, b.nlast
     b50:	ldr	w1, [x25, #32]
     b54:	ldr	x0, [x25, #24]
     b58:	str	x22, [x0, x1, lsl #3]
     b5c:	ldr	w0, [x25, #32]
     b60:	mov	w1, w0
     b64:	add	x1, x1, #0x1
     b68:	ldr	w2, [x25, #36]
     b6c:	cmp	x1, x2
     b70:	b.hi	d1c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x3d8>  // b.pmore
     b74:	add	w0, w0, #0x1
     b78:	str	w0, [x25, #32]
     b7c:	cbz	w0, d3c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x3f8>
     b80:	ldr	x25, [sp, #64]
     b84:	b	9d0 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x8c>
     b88:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     b8c:	add	x0, x0, #0x0
     b90:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     b94:	and	w0, w0, #0xff
     b98:	cbz	w0, b10 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x1cc>
     b9c:	bl	0 <_ZN4llvm4dbgsEv>
     ba0:	ldr	x2, [x0, #24]
     ba4:	ldr	x1, [x0, #16]
     ba8:	sub	x1, x1, x2
     bac:	cmp	x1, #0x15
     bb0:	b.ls	bdc <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x298>  // b.plast
     bb4:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     bb8:	add	x1, x1, #0x0
     bbc:	ldp	x4, x5, [x1]
     bc0:	stp	x4, x5, [x2]
     bc4:	ldur	x1, [x1, #14]
     bc8:	stur	x1, [x2, #14]
     bcc:	ldr	x1, [x0, #24]
     bd0:	add	x1, x1, #0x16
     bd4:	str	x1, [x0, #24]
     bd8:	b	bec <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x2a8>
     bdc:	mov	x2, #0x16                  	// #22
     be0:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     be4:	add	x1, x1, #0x0
     be8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     bec:	mov	w1, w24
     bf0:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     bf4:	ldr	x2, [x0, #24]
     bf8:	ldr	x1, [x0, #16]
     bfc:	sub	x1, x1, x2
     c00:	cmp	x1, #0x6
     c04:	b.ls	c30 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x2ec>  // b.plast
     c08:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     c0c:	add	x1, x1, #0x0
     c10:	ldr	w3, [x1]
     c14:	str	w3, [x2]
     c18:	ldur	w1, [x1, #3]
     c1c:	stur	w1, [x2, #3]
     c20:	ldr	x1, [x0, #24]
     c24:	add	x1, x1, #0x7
     c28:	str	x1, [x0, #24]
     c2c:	b	c40 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x2fc>
     c30:	mov	x2, #0x7                   	// #7
     c34:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     c38:	add	x1, x1, #0x0
     c3c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     c40:	mov	w1, w20
     c44:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     c48:	ldr	x2, [x0, #24]
     c4c:	ldr	x1, [x0, #16]
     c50:	sub	x1, x1, x2
     c54:	cmp	x1, #0x1
     c58:	b.ls	c74 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x330>  // b.plast
     c5c:	mov	w1, #0xa29                 	// #2601
     c60:	strh	w1, [x2]
     c64:	ldr	x1, [x0, #24]
     c68:	add	x1, x1, #0x2
     c6c:	str	x1, [x0, #24]
     c70:	b	b10 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x1cc>
     c74:	mov	x2, #0x2                   	// #2
     c78:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     c7c:	add	x1, x1, #0x0
     c80:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     c84:	b	b10 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x1cc>
     c88:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     c8c:	add	x3, x3, #0x0
     c90:	mov	w2, #0x52                  	// #82
     c94:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     c98:	add	x1, x1, #0x0
     c9c:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     ca0:	add	x0, x0, #0x0
     ca4:	bl	0 <__assert_fail>
     ca8:	ldr	w1, [x22, #8]
     cac:	cmp	w0, w1
     cb0:	b.eq	ce4 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x3a0>  // b.none
     cb4:	ldr	w0, [x22, #4]
     cb8:	add	w0, w0, #0x1
     cbc:	str	w0, [x22, #4]
     cc0:	ldr	x0, [x25, #96]
     cc4:	ldr	w0, [x0, #788]
     cc8:	ldr	w1, [x22, #80]
     ccc:	cmp	w0, w1
     cd0:	b.ls	b40 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x1fc>  // b.plast
     cd4:	ldr	w1, [x25, #88]
     cd8:	str	w1, [x22, #72]
     cdc:	str	w0, [x22, #80]
     ce0:	b	b40 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x1fc>
     ce4:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     ce8:	add	x3, x3, #0x0
     cec:	mov	w2, #0x68                  	// #104
     cf0:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     cf4:	add	x1, x1, #0x0
     cf8:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     cfc:	add	x0, x0, #0x0
     d00:	bl	0 <__assert_fail>
     d04:	mov	x3, #0x8                   	// #8
     d08:	mov	x2, #0x0                   	// #0
     d0c:	add	x1, x25, #0x28
     d10:	add	x0, x25, #0x18
     d14:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     d18:	b	b50 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x20c>
     d1c:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     d20:	add	x3, x3, #0x0
     d24:	mov	w2, #0x43                  	// #67
     d28:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     d2c:	add	x1, x1, #0x0
     d30:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     d34:	add	x0, x0, #0x0
     d38:	bl	0 <__assert_fail>
     d3c:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     d40:	add	x3, x3, #0x0
     d44:	mov	w2, #0xa7                  	// #167
     d48:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     d4c:	add	x1, x1, #0x0
     d50:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     d54:	add	x0, x0, #0x0
     d58:	bl	0 <__assert_fail>
     d5c:	mov	x0, x19
     d60:	bl	0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     d64:	mov	x24, x0
     d68:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
     d6c:	ldr	x0, [x0]
     d70:	ldrb	w0, [x0]
     d74:	cbnz	w0, e0c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x4c8>
     d78:	ldr	w0, [x22]
     d7c:	add	w0, w0, #0x1
     d80:	str	w0, [x22]
     d84:	ldr	w1, [x24, #12]
     d88:	ldr	w3, [x24, #20]
     d8c:	cmp	w1, w3
     d90:	b.eq	f0c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x5c8>  // b.none
     d94:	ldr	w2, [x24, #16]
     d98:	cbz	w2, da8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x464>
     d9c:	sub	w1, w1, w3
     da0:	cmp	w2, w1
     da4:	b.eq	f30 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x5ec>  // b.none
     da8:	ldr	w1, [x24, #32]
     dac:	ldr	w0, [x24, #36]
     db0:	cmp	w1, w0
     db4:	b.cs	f90 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x64c>  // b.hs, b.nlast
     db8:	ldr	w1, [x24, #32]
     dbc:	ldr	x0, [x24, #24]
     dc0:	str	x22, [x0, x1, lsl #3]
     dc4:	ldr	w0, [x24, #32]
     dc8:	mov	w1, w0
     dcc:	add	x1, x1, #0x1
     dd0:	ldr	w2, [x24, #36]
     dd4:	cmp	x1, x2
     dd8:	b.hi	fa8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x664>  // b.pmore
     ddc:	add	w0, w0, #0x1
     de0:	str	w0, [x24, #32]
     de4:	cbnz	w0, 9d8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x94>
     de8:	str	x25, [sp, #64]
     dec:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     df0:	add	x3, x3, #0x0
     df4:	mov	w2, #0xa7                  	// #167
     df8:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     dfc:	add	x1, x1, #0x0
     e00:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     e04:	add	x0, x0, #0x0
     e08:	bl	0 <__assert_fail>
     e0c:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     e10:	add	x0, x0, #0x0
     e14:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     e18:	and	w0, w0, #0xff
     e1c:	cbz	w0, d78 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x434>
     e20:	bl	0 <_ZN4llvm4dbgsEv>
     e24:	ldr	x2, [x0, #24]
     e28:	ldr	x1, [x0, #16]
     e2c:	sub	x1, x1, x2
     e30:	cmp	x1, #0x15
     e34:	b.ls	e60 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x51c>  // b.plast
     e38:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     e3c:	add	x1, x1, #0x0
     e40:	ldp	x4, x5, [x1]
     e44:	stp	x4, x5, [x2]
     e48:	ldur	x1, [x1, #14]
     e4c:	stur	x1, [x2, #14]
     e50:	ldr	x1, [x0, #24]
     e54:	add	x1, x1, #0x16
     e58:	str	x1, [x0, #24]
     e5c:	b	e70 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x52c>
     e60:	mov	x2, #0x16                  	// #22
     e64:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     e68:	add	x1, x1, #0x0
     e6c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     e70:	ldr	w1, [x19, #76]
     e74:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     e78:	ldr	x2, [x0, #24]
     e7c:	ldr	x1, [x0, #16]
     e80:	sub	x1, x1, x2
     e84:	cmp	x1, #0x6
     e88:	b.ls	eb4 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x570>  // b.plast
     e8c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     e90:	add	x1, x1, #0x0
     e94:	ldr	w3, [x1]
     e98:	str	w3, [x2]
     e9c:	ldur	w1, [x1, #3]
     ea0:	stur	w1, [x2, #3]
     ea4:	ldr	x1, [x0, #24]
     ea8:	add	x1, x1, #0x7
     eac:	str	x1, [x0, #24]
     eb0:	b	ec4 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x580>
     eb4:	mov	x2, #0x7                   	// #7
     eb8:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     ebc:	add	x1, x1, #0x0
     ec0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     ec4:	mov	w1, w20
     ec8:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     ecc:	ldr	x2, [x0, #24]
     ed0:	ldr	x1, [x0, #16]
     ed4:	sub	x1, x1, x2
     ed8:	cmp	x1, #0x1
     edc:	b.ls	ef8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x5b4>  // b.plast
     ee0:	mov	w1, #0xa29                 	// #2601
     ee4:	strh	w1, [x2]
     ee8:	ldr	x1, [x0, #24]
     eec:	add	x1, x1, #0x2
     ef0:	str	x1, [x0, #24]
     ef4:	b	d78 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x434>
     ef8:	mov	x2, #0x2                   	// #2
     efc:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     f00:	add	x1, x1, #0x0
     f04:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     f08:	b	d78 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x434>
     f0c:	str	x25, [sp, #64]
     f10:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     f14:	add	x3, x3, #0x0
     f18:	mov	w2, #0x52                  	// #82
     f1c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     f20:	add	x1, x1, #0x0
     f24:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     f28:	add	x0, x0, #0x0
     f2c:	bl	0 <__assert_fail>
     f30:	ldr	w1, [x22, #8]
     f34:	cmp	w0, w1
     f38:	b.eq	f6c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x628>  // b.none
     f3c:	ldr	w0, [x22, #4]
     f40:	add	w0, w0, #0x1
     f44:	str	w0, [x22, #4]
     f48:	ldr	x0, [x24, #96]
     f4c:	ldr	w0, [x0, #788]
     f50:	ldr	w1, [x22, #80]
     f54:	cmp	w0, w1
     f58:	b.ls	da8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x464>  // b.plast
     f5c:	ldr	w1, [x24, #88]
     f60:	str	w1, [x22, #72]
     f64:	str	w0, [x22, #80]
     f68:	b	da8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x464>
     f6c:	str	x25, [sp, #64]
     f70:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     f74:	add	x3, x3, #0x0
     f78:	mov	w2, #0x68                  	// #104
     f7c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     f80:	add	x1, x1, #0x0
     f84:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     f88:	add	x0, x0, #0x0
     f8c:	bl	0 <__assert_fail>
     f90:	mov	x3, #0x8                   	// #8
     f94:	mov	x2, #0x0                   	// #0
     f98:	add	x1, x24, #0x28
     f9c:	add	x0, x24, #0x18
     fa0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     fa4:	b	db8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x474>
     fa8:	str	x25, [sp, #64]
     fac:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     fb0:	add	x3, x3, #0x0
     fb4:	mov	w2, #0x43                  	// #67
     fb8:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     fbc:	add	x1, x1, #0x0
     fc0:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     fc4:	add	x0, x0, #0x0
     fc8:	bl	0 <__assert_fail>
     fcc:	str	x25, [sp, #64]
     fd0:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     fd4:	add	x3, x3, #0x0
     fd8:	mov	w2, #0x71                  	// #113
     fdc:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     fe0:	add	x1, x1, #0x0
     fe4:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     fe8:	add	x0, x0, #0x0
     fec:	bl	0 <__assert_fail>
     ff0:	mov	x0, x19
     ff4:	bl	0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
     ff8:	ldr	w1, [x0, #32]
     ffc:	cbnz	w1, 1014 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x6d0>
    1000:	ldr	w1, [x0, #12]
    1004:	add	w1, w1, #0x1
    1008:	str	w1, [x0, #12]
    100c:	ldr	w20, [x19, #68]
    1010:	b	ab0 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x16c>
    1014:	str	x25, [sp, #64]
    1018:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    101c:	add	x3, x3, #0x0
    1020:	mov	w2, #0x9c                  	// #156
    1024:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1028:	add	x1, x1, #0x0
    102c:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1030:	add	x0, x0, #0x0
    1034:	bl	0 <__assert_fail>
    1038:	str	x25, [sp, #64]
    103c:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1040:	add	x3, x3, #0x0
    1044:	mov	w2, #0x9c                  	// #156
    1048:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    104c:	add	x1, x1, #0x0
    1050:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1054:	add	x0, x0, #0x0
    1058:	bl	0 <__assert_fail>
    105c:	mov	x0, x19
    1060:	bl	0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1064:	mov	x22, x0
    1068:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    106c:	ldr	x0, [x0]
    1070:	ldrb	w0, [x0]
    1074:	cbnz	w0, 110c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x7c8>
    1078:	ldr	w0, [x21]
    107c:	add	w0, w0, #0x1
    1080:	str	w0, [x21]
    1084:	ldr	w1, [x22, #12]
    1088:	ldr	w3, [x22, #20]
    108c:	cmp	w1, w3
    1090:	b.eq	120c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x8c8>  // b.none
    1094:	ldr	w2, [x22, #16]
    1098:	cbz	w2, 10a8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x764>
    109c:	sub	w1, w1, w3
    10a0:	cmp	w2, w1
    10a4:	b.eq	1230 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x8ec>  // b.none
    10a8:	ldr	w1, [x22, #32]
    10ac:	ldr	w0, [x22, #36]
    10b0:	cmp	w1, w0
    10b4:	b.cs	1290 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x94c>  // b.hs, b.nlast
    10b8:	ldr	w1, [x22, #32]
    10bc:	ldr	x0, [x22, #24]
    10c0:	str	x21, [x0, x1, lsl #3]
    10c4:	ldr	w0, [x22, #32]
    10c8:	mov	w1, w0
    10cc:	add	x1, x1, #0x1
    10d0:	ldr	w2, [x22, #36]
    10d4:	cmp	x1, x2
    10d8:	b.hi	12a8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x964>  // b.pmore
    10dc:	add	w0, w0, #0x1
    10e0:	str	w0, [x22, #32]
    10e4:	cbnz	w0, a9c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x158>
    10e8:	str	x25, [sp, #64]
    10ec:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    10f0:	add	x3, x3, #0x0
    10f4:	mov	w2, #0xa7                  	// #167
    10f8:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    10fc:	add	x1, x1, #0x0
    1100:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1104:	add	x0, x0, #0x0
    1108:	bl	0 <__assert_fail>
    110c:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1110:	add	x0, x0, #0x0
    1114:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    1118:	and	w0, w0, #0xff
    111c:	cbz	w0, 1078 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x734>
    1120:	bl	0 <_ZN4llvm4dbgsEv>
    1124:	ldr	x2, [x0, #24]
    1128:	ldr	x1, [x0, #16]
    112c:	sub	x1, x1, x2
    1130:	cmp	x1, #0x15
    1134:	b.ls	1160 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x81c>  // b.plast
    1138:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    113c:	add	x1, x1, #0x0
    1140:	ldp	x4, x5, [x1]
    1144:	stp	x4, x5, [x2]
    1148:	ldur	x1, [x1, #14]
    114c:	stur	x1, [x2, #14]
    1150:	ldr	x1, [x0, #24]
    1154:	add	x1, x1, #0x16
    1158:	str	x1, [x0, #24]
    115c:	b	1170 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x82c>
    1160:	mov	x2, #0x16                  	// #22
    1164:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1168:	add	x1, x1, #0x0
    116c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1170:	ldr	w1, [x19, #76]
    1174:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1178:	ldr	x2, [x0, #24]
    117c:	ldr	x1, [x0, #16]
    1180:	sub	x1, x1, x2
    1184:	cmp	x1, #0x6
    1188:	b.ls	11b4 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x870>  // b.plast
    118c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1190:	add	x1, x1, #0x0
    1194:	ldr	w3, [x1]
    1198:	str	w3, [x2]
    119c:	ldur	w1, [x1, #3]
    11a0:	stur	w1, [x2, #3]
    11a4:	ldr	x1, [x0, #24]
    11a8:	add	x1, x1, #0x7
    11ac:	str	x1, [x0, #24]
    11b0:	b	11c4 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x880>
    11b4:	mov	x2, #0x7                   	// #7
    11b8:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    11bc:	add	x1, x1, #0x0
    11c0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    11c4:	mov	w1, w20
    11c8:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    11cc:	ldr	x2, [x0, #24]
    11d0:	ldr	x1, [x0, #16]
    11d4:	sub	x1, x1, x2
    11d8:	cmp	x1, #0x1
    11dc:	b.ls	11f8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x8b4>  // b.plast
    11e0:	mov	w1, #0xa29                 	// #2601
    11e4:	strh	w1, [x2]
    11e8:	ldr	x1, [x0, #24]
    11ec:	add	x1, x1, #0x2
    11f0:	str	x1, [x0, #24]
    11f4:	b	1078 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x734>
    11f8:	mov	x2, #0x2                   	// #2
    11fc:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1200:	add	x1, x1, #0x0
    1204:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1208:	b	1078 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x734>
    120c:	str	x25, [sp, #64]
    1210:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1214:	add	x3, x3, #0x0
    1218:	mov	w2, #0x52                  	// #82
    121c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1220:	add	x1, x1, #0x0
    1224:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1228:	add	x0, x0, #0x0
    122c:	bl	0 <__assert_fail>
    1230:	ldr	w1, [x21, #8]
    1234:	cmp	w0, w1
    1238:	b.eq	126c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x928>  // b.none
    123c:	ldr	w0, [x21, #4]
    1240:	add	w0, w0, #0x1
    1244:	str	w0, [x21, #4]
    1248:	ldr	x0, [x22, #96]
    124c:	ldr	w0, [x0, #788]
    1250:	ldr	w1, [x21, #80]
    1254:	cmp	w0, w1
    1258:	b.ls	10a8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x764>  // b.plast
    125c:	ldr	w1, [x22, #88]
    1260:	str	w1, [x21, #72]
    1264:	str	w0, [x21, #80]
    1268:	b	10a8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x764>
    126c:	str	x25, [sp, #64]
    1270:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1274:	add	x3, x3, #0x0
    1278:	mov	w2, #0x68                  	// #104
    127c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1280:	add	x1, x1, #0x0
    1284:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1288:	add	x0, x0, #0x0
    128c:	bl	0 <__assert_fail>
    1290:	mov	x3, #0x8                   	// #8
    1294:	mov	x2, #0x0                   	// #0
    1298:	add	x1, x22, #0x28
    129c:	add	x0, x22, #0x18
    12a0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    12a4:	b	10b8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x774>
    12a8:	str	x25, [sp, #64]
    12ac:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    12b0:	add	x3, x3, #0x0
    12b4:	mov	w2, #0x43                  	// #67
    12b8:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    12bc:	add	x1, x1, #0x0
    12c0:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    12c4:	add	x0, x0, #0x0
    12c8:	bl	0 <__assert_fail>
    12cc:	mov	x0, x19
    12d0:	bl	0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    12d4:	mov	x22, x0
    12d8:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    12dc:	ldr	x0, [x0]
    12e0:	ldrb	w0, [x0]
    12e4:	cbnz	w0, 137c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0xa38>
    12e8:	ldr	w0, [x21]
    12ec:	add	w0, w0, #0x1
    12f0:	str	w0, [x21]
    12f4:	ldr	w1, [x22, #12]
    12f8:	ldr	w3, [x22, #20]
    12fc:	cmp	w1, w3
    1300:	b.eq	147c <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0xb38>  // b.none
    1304:	ldr	w2, [x22, #16]
    1308:	cbz	w2, 1318 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x9d4>
    130c:	sub	w1, w1, w3
    1310:	cmp	w2, w1
    1314:	b.eq	14a0 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0xb5c>  // b.none
    1318:	ldr	w1, [x22, #32]
    131c:	ldr	w0, [x22, #36]
    1320:	cmp	w1, w0
    1324:	b.cs	1500 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0xbbc>  // b.hs, b.nlast
    1328:	ldr	w1, [x22, #32]
    132c:	ldr	x0, [x22, #24]
    1330:	str	x21, [x0, x1, lsl #3]
    1334:	ldr	w0, [x22, #32]
    1338:	mov	w1, w0
    133c:	add	x1, x1, #0x1
    1340:	ldr	w2, [x22, #36]
    1344:	cmp	x1, x2
    1348:	b.hi	1518 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0xbd4>  // b.pmore
    134c:	add	w0, w0, #0x1
    1350:	str	w0, [x22, #32]
    1354:	cbnz	w0, aa4 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x160>
    1358:	str	x25, [sp, #64]
    135c:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1360:	add	x3, x3, #0x0
    1364:	mov	w2, #0xa7                  	// #167
    1368:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    136c:	add	x1, x1, #0x0
    1370:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1374:	add	x0, x0, #0x0
    1378:	bl	0 <__assert_fail>
    137c:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1380:	add	x0, x0, #0x0
    1384:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    1388:	and	w0, w0, #0xff
    138c:	cbz	w0, 12e8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x9a4>
    1390:	bl	0 <_ZN4llvm4dbgsEv>
    1394:	ldr	x2, [x0, #24]
    1398:	ldr	x1, [x0, #16]
    139c:	sub	x1, x1, x2
    13a0:	cmp	x1, #0x15
    13a4:	b.ls	13d0 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0xa8c>  // b.plast
    13a8:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    13ac:	add	x1, x1, #0x0
    13b0:	ldp	x4, x5, [x1]
    13b4:	stp	x4, x5, [x2]
    13b8:	ldur	x1, [x1, #14]
    13bc:	stur	x1, [x2, #14]
    13c0:	ldr	x1, [x0, #24]
    13c4:	add	x1, x1, #0x16
    13c8:	str	x1, [x0, #24]
    13cc:	b	13e0 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0xa9c>
    13d0:	mov	x2, #0x16                  	// #22
    13d4:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    13d8:	add	x1, x1, #0x0
    13dc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    13e0:	ldr	w1, [x19, #72]
    13e4:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    13e8:	ldr	x2, [x0, #24]
    13ec:	ldr	x1, [x0, #16]
    13f0:	sub	x1, x1, x2
    13f4:	cmp	x1, #0x6
    13f8:	b.ls	1424 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0xae0>  // b.plast
    13fc:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1400:	add	x1, x1, #0x0
    1404:	ldr	w3, [x1]
    1408:	str	w3, [x2]
    140c:	ldur	w1, [x1, #3]
    1410:	stur	w1, [x2, #3]
    1414:	ldr	x1, [x0, #24]
    1418:	add	x1, x1, #0x7
    141c:	str	x1, [x0, #24]
    1420:	b	1434 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0xaf0>
    1424:	mov	x2, #0x7                   	// #7
    1428:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    142c:	add	x1, x1, #0x0
    1430:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1434:	mov	w1, w20
    1438:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    143c:	ldr	x2, [x0, #24]
    1440:	ldr	x1, [x0, #16]
    1444:	sub	x1, x1, x2
    1448:	cmp	x1, #0x1
    144c:	b.ls	1468 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0xb24>  // b.plast
    1450:	mov	w1, #0xa29                 	// #2601
    1454:	strh	w1, [x2]
    1458:	ldr	x1, [x0, #24]
    145c:	add	x1, x1, #0x2
    1460:	str	x1, [x0, #24]
    1464:	b	12e8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x9a4>
    1468:	mov	x2, #0x2                   	// #2
    146c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1470:	add	x1, x1, #0x0
    1474:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1478:	b	12e8 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x9a4>
    147c:	str	x25, [sp, #64]
    1480:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1484:	add	x3, x3, #0x0
    1488:	mov	w2, #0x52                  	// #82
    148c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1490:	add	x1, x1, #0x0
    1494:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1498:	add	x0, x0, #0x0
    149c:	bl	0 <__assert_fail>
    14a0:	ldr	w1, [x21, #8]
    14a4:	cmp	w0, w1
    14a8:	b.eq	14dc <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0xb98>  // b.none
    14ac:	ldr	w0, [x21, #4]
    14b0:	add	w0, w0, #0x1
    14b4:	str	w0, [x21, #4]
    14b8:	ldr	x0, [x22, #96]
    14bc:	ldr	w0, [x0, #788]
    14c0:	ldr	w1, [x21, #80]
    14c4:	cmp	w0, w1
    14c8:	b.ls	1318 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x9d4>  // b.plast
    14cc:	ldr	w1, [x22, #88]
    14d0:	str	w1, [x21, #72]
    14d4:	str	w0, [x21, #80]
    14d8:	b	1318 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x9d4>
    14dc:	str	x25, [sp, #64]
    14e0:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    14e4:	add	x3, x3, #0x0
    14e8:	mov	w2, #0x68                  	// #104
    14ec:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    14f0:	add	x1, x1, #0x0
    14f4:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    14f8:	add	x0, x0, #0x0
    14fc:	bl	0 <__assert_fail>
    1500:	mov	x3, #0x8                   	// #8
    1504:	mov	x2, #0x0                   	// #0
    1508:	add	x1, x22, #0x28
    150c:	add	x0, x22, #0x18
    1510:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1514:	b	1328 <_ZN4llvm3mca6LSUnit8dispatchERKNS0_7InstRefE+0x9e4>
    1518:	str	x25, [sp, #64]
    151c:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1520:	add	x3, x3, #0x0
    1524:	mov	w2, #0x43                  	// #67
    1528:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    152c:	add	x1, x1, #0x0
    1530:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1534:	add	x0, x0, #0x0
    1538:	bl	0 <__assert_fail>

000000000000153c <_ZN4llvm3mca10LSUnitBaseC1ERKNS_12MCSchedModelEjjb>:
    153c:	adrp	x5, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1540:	ldr	x5, [x5]
    1544:	add	x5, x5, #0x10
    1548:	str	x5, [x0]
    154c:	str	w2, [x0, #8]
    1550:	str	w3, [x0, #12]
    1554:	str	wzr, [x0, #16]
    1558:	str	wzr, [x0, #20]
    155c:	strb	w4, [x0, #24]
    1560:	str	xzr, [x0, #32]
    1564:	str	wzr, [x0, #56]
    1568:	str	xzr, [x0, #40]
    156c:	str	wzr, [x0, #48]
    1570:	str	wzr, [x0, #52]
    1574:	mov	w4, #0x1                   	// #1
    1578:	str	w4, [x0, #64]
    157c:	ldr	x4, [x1, #64]
    1580:	cbz	x4, 1694 <_ZN4llvm3mca10LSUnitBaseC1ERKNS_12MCSchedModelEjjb+0x158>
    1584:	stp	x29, x30, [sp, #-16]!
    1588:	mov	x29, sp
    158c:	cbnz	w2, 1598 <_ZN4llvm3mca10LSUnitBaseC1ERKNS_12MCSchedModelEjjb+0x5c>
    1590:	ldr	w2, [x4, #36]
    1594:	cbnz	w2, 15ac <_ZN4llvm3mca10LSUnitBaseC1ERKNS_12MCSchedModelEjjb+0x70>
    1598:	cbnz	w3, 15a4 <_ZN4llvm3mca10LSUnitBaseC1ERKNS_12MCSchedModelEjjb+0x68>
    159c:	ldr	w2, [x4, #40]
    15a0:	cbnz	w2, 1620 <_ZN4llvm3mca10LSUnitBaseC1ERKNS_12MCSchedModelEjjb+0xe4>
    15a4:	ldp	x29, x30, [sp], #16
    15a8:	ret
    15ac:	ldr	x5, [x1, #40]
    15b0:	cbz	x5, 15e0 <_ZN4llvm3mca10LSUnitBaseC1ERKNS_12MCSchedModelEjjb+0xa4>
    15b4:	ldr	w5, [x1, #48]
    15b8:	cmp	w2, w5
    15bc:	b.cs	1600 <_ZN4llvm3mca10LSUnitBaseC1ERKNS_12MCSchedModelEjjb+0xc4>  // b.hs, b.nlast
    15c0:	ldr	x5, [x1, #32]
    15c4:	ubfiz	x2, x2, #5, #32
    15c8:	add	x2, x5, x2
    15cc:	ldr	w2, [x2, #16]
    15d0:	cmp	w2, #0x0
    15d4:	csel	w2, w2, wzr, ge  // ge = tcont
    15d8:	str	w2, [x0, #8]
    15dc:	b	1598 <_ZN4llvm3mca10LSUnitBaseC1ERKNS_12MCSchedModelEjjb+0x5c>
    15e0:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    15e4:	add	x3, x3, #0x0
    15e8:	mov	w2, #0x154                 	// #340
    15ec:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    15f0:	add	x1, x1, #0x0
    15f4:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    15f8:	add	x0, x0, #0x0
    15fc:	bl	0 <__assert_fail>
    1600:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1604:	add	x3, x3, #0x0
    1608:	mov	w2, #0x156                 	// #342
    160c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1610:	add	x1, x1, #0x0
    1614:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1618:	add	x0, x0, #0x0
    161c:	bl	0 <__assert_fail>
    1620:	ldr	x3, [x1, #40]
    1624:	cbz	x3, 1654 <_ZN4llvm3mca10LSUnitBaseC1ERKNS_12MCSchedModelEjjb+0x118>
    1628:	ldr	w3, [x1, #48]
    162c:	cmp	w2, w3
    1630:	b.cs	1674 <_ZN4llvm3mca10LSUnitBaseC1ERKNS_12MCSchedModelEjjb+0x138>  // b.hs, b.nlast
    1634:	ldr	x1, [x1, #32]
    1638:	ubfiz	x2, x2, #5, #32
    163c:	add	x2, x1, x2
    1640:	ldr	w1, [x2, #16]
    1644:	cmp	w1, #0x0
    1648:	csel	w1, w1, wzr, ge  // ge = tcont
    164c:	str	w1, [x0, #12]
    1650:	b	15a4 <_ZN4llvm3mca10LSUnitBaseC1ERKNS_12MCSchedModelEjjb+0x68>
    1654:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1658:	add	x3, x3, #0x0
    165c:	mov	w2, #0x154                 	// #340
    1660:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1664:	add	x1, x1, #0x0
    1668:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    166c:	add	x0, x0, #0x0
    1670:	bl	0 <__assert_fail>
    1674:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1678:	add	x3, x3, #0x0
    167c:	mov	w2, #0x156                 	// #342
    1680:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1684:	add	x1, x1, #0x0
    1688:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    168c:	add	x0, x0, #0x0
    1690:	bl	0 <__assert_fail>
    1694:	ret

0000000000001698 <_ZN4llvm3mca10LSUnitBaseD1Ev>:
    1698:	stp	x29, x30, [sp, #-64]!
    169c:	mov	x29, sp
    16a0:	stp	x19, x20, [sp, #16]
    16a4:	mov	x19, x0
    16a8:	mov	x1, x0
    16ac:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    16b0:	ldr	x0, [x0]
    16b4:	add	x0, x0, #0x10
    16b8:	str	x0, [x1], #32
    16bc:	ldr	w0, [x1, #24]
    16c0:	cbz	w0, 172c <_ZN4llvm3mca10LSUnitBaseD1Ev+0x94>
    16c4:	stp	x21, x22, [sp, #32]
    16c8:	str	x23, [sp, #48]
    16cc:	ldr	x20, [x19, #40]
    16d0:	ubfiz	x0, x0, #4, #32
    16d4:	add	x21, x20, x0
    16d8:	mov	x23, #0x68                  	// #104
    16dc:	b	16f8 <_ZN4llvm3mca10LSUnitBaseD1Ev+0x60>
    16e0:	mov	x1, x23
    16e4:	mov	x0, x22
    16e8:	bl	0 <_ZdlPvm>
    16ec:	add	x20, x20, #0x10
    16f0:	cmp	x21, x20
    16f4:	b.eq	1724 <_ZN4llvm3mca10LSUnitBaseD1Ev+0x8c>  // b.none
    16f8:	ldr	w0, [x20]
    16fc:	cmn	w0, #0x3
    1700:	b.hi	16ec <_ZN4llvm3mca10LSUnitBaseD1Ev+0x54>  // b.pmore
    1704:	ldr	x22, [x20, #8]
    1708:	cbz	x22, 16ec <_ZN4llvm3mca10LSUnitBaseD1Ev+0x54>
    170c:	ldr	x0, [x22, #24]
    1710:	add	x1, x22, #0x28
    1714:	cmp	x0, x1
    1718:	b.eq	16e0 <_ZN4llvm3mca10LSUnitBaseD1Ev+0x48>  // b.none
    171c:	bl	0 <free>
    1720:	b	16e0 <_ZN4llvm3mca10LSUnitBaseD1Ev+0x48>
    1724:	ldp	x21, x22, [sp, #32]
    1728:	ldr	x23, [sp, #48]
    172c:	ldr	w1, [x19, #56]
    1730:	lsl	x1, x1, #4
    1734:	ldr	x0, [x19, #40]
    1738:	bl	0 <_ZdlPvm>
    173c:	mov	x0, x19
    1740:	bl	0 <_ZN4llvm3mca12HardwareUnitD2Ev>
    1744:	ldp	x19, x20, [sp, #16]
    1748:	ldp	x29, x30, [sp], #64
    174c:	ret

0000000000001750 <_ZN4llvm3mca10LSUnitBaseD0Ev>:
    1750:	stp	x29, x30, [sp, #-32]!
    1754:	mov	x29, sp
    1758:	str	x19, [sp, #16]
    175c:	mov	x19, x0
    1760:	bl	1698 <_ZN4llvm3mca10LSUnitBaseD1Ev>
    1764:	mov	x1, #0x48                  	// #72
    1768:	mov	x0, x19
    176c:	bl	0 <_ZdlPvm>
    1770:	ldr	x19, [sp, #16]
    1774:	ldp	x29, x30, [sp], #32
    1778:	ret

000000000000177c <_ZNK4llvm3mca10LSUnitBase4dumpEv>:
    177c:	stp	x29, x30, [sp, #-112]!
    1780:	mov	x29, sp
    1784:	stp	x19, x20, [sp, #16]
    1788:	stp	x21, x22, [sp, #32]
    178c:	stp	x23, x24, [sp, #48]
    1790:	stp	x25, x26, [sp, #64]
    1794:	stp	x27, x28, [sp, #80]
    1798:	mov	x25, x0
    179c:	bl	0 <_ZN4llvm4dbgsEv>
    17a0:	ldr	x2, [x0, #24]
    17a4:	ldr	x1, [x0, #16]
    17a8:	sub	x1, x1, x2
    17ac:	cmp	x1, #0x12
    17b0:	b.ls	17dc <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x60>  // b.plast
    17b4:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    17b8:	add	x1, x1, #0x0
    17bc:	ldp	x4, x5, [x1]
    17c0:	stp	x4, x5, [x2]
    17c4:	ldur	w1, [x1, #15]
    17c8:	stur	w1, [x2, #15]
    17cc:	ldr	x1, [x0, #24]
    17d0:	add	x1, x1, #0x13
    17d4:	str	x1, [x0, #24]
    17d8:	b	17ec <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x70>
    17dc:	mov	x2, #0x13                  	// #19
    17e0:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    17e4:	add	x1, x1, #0x0
    17e8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    17ec:	ldr	w1, [x25, #8]
    17f0:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    17f4:	ldr	x1, [x0, #24]
    17f8:	ldr	x2, [x0, #16]
    17fc:	cmp	x1, x2
    1800:	b.cs	1854 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0xd8>  // b.hs, b.nlast
    1804:	add	x2, x1, #0x1
    1808:	str	x2, [x0, #24]
    180c:	mov	w0, #0xa                   	// #10
    1810:	strb	w0, [x1]
    1814:	bl	0 <_ZN4llvm4dbgsEv>
    1818:	ldr	x2, [x0, #24]
    181c:	ldr	x1, [x0, #16]
    1820:	sub	x1, x1, x2
    1824:	cmp	x1, #0x12
    1828:	b.ls	1860 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0xe4>  // b.plast
    182c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1830:	add	x1, x1, #0x0
    1834:	ldp	x4, x5, [x1]
    1838:	stp	x4, x5, [x2]
    183c:	ldur	w1, [x1, #15]
    1840:	stur	w1, [x2, #15]
    1844:	ldr	x1, [x0, #24]
    1848:	add	x1, x1, #0x13
    184c:	str	x1, [x0, #24]
    1850:	b	1870 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0xf4>
    1854:	mov	w1, #0xa                   	// #10
    1858:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    185c:	b	1814 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x98>
    1860:	mov	x2, #0x13                  	// #19
    1864:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1868:	add	x1, x1, #0x0
    186c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1870:	ldr	w1, [x25, #12]
    1874:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1878:	ldr	x1, [x0, #24]
    187c:	ldr	x2, [x0, #16]
    1880:	cmp	x1, x2
    1884:	b.cs	18e0 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x164>  // b.hs, b.nlast
    1888:	add	x2, x1, #0x1
    188c:	str	x2, [x0, #24]
    1890:	mov	w0, #0xa                   	// #10
    1894:	strb	w0, [x1]
    1898:	bl	0 <_ZN4llvm4dbgsEv>
    189c:	ldr	x2, [x0, #24]
    18a0:	ldr	x1, [x0, #16]
    18a4:	sub	x1, x1, x2
    18a8:	cmp	x1, #0x18
    18ac:	b.ls	18ec <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x170>  // b.plast
    18b0:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    18b4:	add	x1, x1, #0x0
    18b8:	ldp	x4, x5, [x1]
    18bc:	stp	x4, x5, [x2]
    18c0:	ldr	x3, [x1, #16]
    18c4:	str	x3, [x2, #16]
    18c8:	ldrb	w1, [x1, #24]
    18cc:	strb	w1, [x2, #24]
    18d0:	ldr	x1, [x0, #24]
    18d4:	add	x1, x1, #0x19
    18d8:	str	x1, [x0, #24]
    18dc:	b	18fc <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x180>
    18e0:	mov	w1, #0xa                   	// #10
    18e4:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    18e8:	b	1898 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x11c>
    18ec:	mov	x2, #0x19                  	// #25
    18f0:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    18f4:	add	x1, x1, #0x0
    18f8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    18fc:	ldr	w1, [x25, #16]
    1900:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1904:	ldr	x1, [x0, #24]
    1908:	ldr	x2, [x0, #16]
    190c:	cmp	x1, x2
    1910:	b.cs	196c <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x1f0>  // b.hs, b.nlast
    1914:	add	x2, x1, #0x1
    1918:	str	x2, [x0, #24]
    191c:	mov	w0, #0xa                   	// #10
    1920:	strb	w0, [x1]
    1924:	bl	0 <_ZN4llvm4dbgsEv>
    1928:	ldr	x2, [x0, #24]
    192c:	ldr	x1, [x0, #16]
    1930:	sub	x1, x1, x2
    1934:	cmp	x1, #0x18
    1938:	b.ls	1978 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x1fc>  // b.plast
    193c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1940:	add	x1, x1, #0x0
    1944:	ldp	x4, x5, [x1]
    1948:	stp	x4, x5, [x2]
    194c:	ldr	x3, [x1, #16]
    1950:	str	x3, [x2, #16]
    1954:	ldrb	w1, [x1, #24]
    1958:	strb	w1, [x2, #24]
    195c:	ldr	x1, [x0, #24]
    1960:	add	x1, x1, #0x19
    1964:	str	x1, [x0, #24]
    1968:	b	1988 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x20c>
    196c:	mov	w1, #0xa                   	// #10
    1970:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    1974:	b	1924 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x1a8>
    1978:	mov	x2, #0x19                  	// #25
    197c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1980:	add	x1, x1, #0x0
    1984:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1988:	ldr	w1, [x25, #20]
    198c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1990:	ldr	x1, [x0, #24]
    1994:	ldr	x2, [x0, #16]
    1998:	cmp	x2, x1
    199c:	b.ls	19dc <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x260>  // b.plast
    19a0:	add	x2, x1, #0x1
    19a4:	str	x2, [x0, #24]
    19a8:	mov	w0, #0xa                   	// #10
    19ac:	strb	w0, [x1]
    19b0:	bl	0 <_ZN4llvm4dbgsEv>
    19b4:	ldr	x1, [x0, #24]
    19b8:	ldr	x2, [x0, #16]
    19bc:	cmp	x2, x1
    19c0:	b.eq	19e8 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x26c>  // b.none
    19c4:	mov	w2, #0xa                   	// #10
    19c8:	strb	w2, [x1]
    19cc:	ldr	x1, [x0, #24]
    19d0:	add	x1, x1, #0x1
    19d4:	str	x1, [x0, #24]
    19d8:	b	19f8 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x27c>
    19dc:	mov	w1, #0xa                   	// #10
    19e0:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    19e4:	b	19b0 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x234>
    19e8:	mov	x2, #0x1                   	// #1
    19ec:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    19f0:	add	x1, x1, #0x0
    19f4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    19f8:	ldr	w0, [x25, #48]
    19fc:	cbz	w0, 1a40 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x2c4>
    1a00:	add	x21, x25, #0x20
    1a04:	ldr	x19, [x21, #8]
    1a08:	ldr	w22, [x21, #24]
    1a0c:	add	x22, x19, x22, lsl #4
    1a10:	ldr	x23, [x25, #32]
    1a14:	cmp	x19, x22
    1a18:	b.hi	1a84 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x308>  // b.pmore
    1a1c:	b.eq	1aa4 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x328>  // b.none
    1a20:	ldr	w0, [x19]
    1a24:	cmn	w0, #0x3
    1a28:	b.ls	1a58 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x2dc>  // b.plast
    1a2c:	add	x19, x19, #0x10
    1a30:	cmp	x22, x19
    1a34:	b.ne	1a20 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x2a4>  // b.any
    1a38:	mov	x22, x19
    1a3c:	b	1a58 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x2dc>
    1a40:	add	x21, x25, #0x20
    1a44:	ldr	w19, [x25, #56]
    1a48:	ldr	x0, [x21, #8]
    1a4c:	add	x19, x0, x19, lsl #4
    1a50:	ldr	x23, [x25, #32]
    1a54:	mov	x22, x19
    1a58:	add	x26, x25, #0x20
    1a5c:	ldr	w24, [x25, #56]
    1a60:	ldr	x0, [x26, #8]
    1a64:	add	x24, x0, x24, lsl #4
    1a68:	ldr	x28, [x25, #32]
    1a6c:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1a70:	add	x0, x0, #0x0
    1a74:	str	x0, [sp, #104]
    1a78:	adrp	x27, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1a7c:	add	x27, x27, #0x0
    1a80:	b	1dd8 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x65c>
    1a84:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1a88:	add	x3, x3, #0x0
    1a8c:	mov	w2, #0x4e0                 	// #1248
    1a90:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1a94:	add	x1, x1, #0x0
    1a98:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1a9c:	add	x0, x0, #0x0
    1aa0:	bl	0 <__assert_fail>
    1aa4:	mov	x19, x22
    1aa8:	b	1a58 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x2dc>
    1aac:	mov	x19, x22
    1ab0:	b	1dd8 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x65c>
    1ab4:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1ab8:	add	x3, x3, #0x0
    1abc:	mov	w2, #0x4c7                 	// #1223
    1ac0:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1ac4:	add	x1, x1, #0x0
    1ac8:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1acc:	add	x0, x0, #0x0
    1ad0:	bl	0 <__assert_fail>
    1ad4:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1ad8:	add	x3, x3, #0x0
    1adc:	mov	w2, #0x4c8                 	// #1224
    1ae0:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1ae4:	add	x1, x1, #0x0
    1ae8:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1aec:	add	x0, x0, #0x0
    1af0:	bl	0 <__assert_fail>
    1af4:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1af8:	add	x3, x3, #0x0
    1afc:	mov	w2, #0x4c9                 	// #1225
    1b00:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1b04:	add	x1, x1, #0x0
    1b08:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1b0c:	add	x0, x0, #0x0
    1b10:	bl	0 <__assert_fail>
    1b14:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1b18:	add	x3, x3, #0x0
    1b1c:	mov	w2, #0x4b3                 	// #1203
    1b20:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1b24:	add	x1, x1, #0x0
    1b28:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1b2c:	add	x0, x0, #0x0
    1b30:	bl	0 <__assert_fail>
    1b34:	mov	x2, #0x10                  	// #16
    1b38:	ldr	x1, [sp, #104]
    1b3c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1b40:	ldr	w1, [x19]
    1b44:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1b48:	ldr	x2, [x0, #24]
    1b4c:	ldr	x1, [x0, #16]
    1b50:	sub	x1, x1, x2
    1b54:	cmp	x1, #0x2
    1b58:	b.ls	1b7c <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x400>  // b.plast
    1b5c:	ldrh	w1, [x27]
    1b60:	strh	w1, [x2]
    1b64:	ldrb	w1, [x27, #2]
    1b68:	strb	w1, [x2, #2]
    1b6c:	ldr	x1, [x0, #24]
    1b70:	add	x1, x1, #0x3
    1b74:	str	x1, [x0, #24]
    1b78:	b	1b88 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x40c>
    1b7c:	mov	x2, #0x3                   	// #3
    1b80:	mov	x1, x27
    1b84:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1b88:	ldr	x2, [x0, #24]
    1b8c:	ldr	x1, [x0, #16]
    1b90:	sub	x1, x1, x2
    1b94:	cmp	x1, #0xa
    1b98:	b.ls	1bc4 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x448>  // b.plast
    1b9c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1ba0:	add	x1, x1, #0x0
    1ba4:	ldr	x3, [x1]
    1ba8:	str	x3, [x2]
    1bac:	ldur	w1, [x1, #7]
    1bb0:	stur	w1, [x2, #7]
    1bb4:	ldr	x1, [x0, #24]
    1bb8:	add	x1, x1, #0xb
    1bbc:	str	x1, [x0, #24]
    1bc0:	b	1bd4 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x458>
    1bc4:	mov	x2, #0xb                   	// #11
    1bc8:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1bcc:	add	x1, x1, #0x0
    1bd0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1bd4:	ldr	w1, [x20]
    1bd8:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1bdc:	ldr	x2, [x0, #24]
    1be0:	ldr	x1, [x0, #16]
    1be4:	sub	x1, x1, x2
    1be8:	cmp	x1, #0xc
    1bec:	b.ls	1c18 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x49c>  // b.plast
    1bf0:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1bf4:	add	x1, x1, #0x0
    1bf8:	ldr	x3, [x1]
    1bfc:	str	x3, [x2]
    1c00:	ldur	x1, [x1, #5]
    1c04:	stur	x1, [x2, #5]
    1c08:	ldr	x1, [x0, #24]
    1c0c:	add	x1, x1, #0xd
    1c10:	str	x1, [x0, #24]
    1c14:	b	1c28 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x4ac>
    1c18:	mov	x2, #0xd                   	// #13
    1c1c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1c20:	add	x1, x1, #0x0
    1c24:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1c28:	ldr	w1, [x20, #4]
    1c2c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1c30:	ldr	x2, [x0, #24]
    1c34:	ldr	x1, [x0, #16]
    1c38:	sub	x1, x1, x2
    1c3c:	cmp	x1, #0xe
    1c40:	b.ls	1c6c <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x4f0>  // b.plast
    1c44:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1c48:	add	x1, x1, #0x0
    1c4c:	ldr	x3, [x1]
    1c50:	str	x3, [x2]
    1c54:	ldur	x1, [x1, #7]
    1c58:	stur	x1, [x2, #7]
    1c5c:	ldr	x1, [x0, #24]
    1c60:	add	x1, x1, #0xf
    1c64:	str	x1, [x0, #24]
    1c68:	b	1c7c <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x500>
    1c6c:	mov	x2, #0xf                   	// #15
    1c70:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1c74:	add	x1, x1, #0x0
    1c78:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1c7c:	ldr	w1, [x20, #8]
    1c80:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1c84:	ldr	x2, [x0, #24]
    1c88:	ldr	x1, [x0, #16]
    1c8c:	sub	x1, x1, x2
    1c90:	cmp	x1, #0x9
    1c94:	b.ls	1cc0 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x544>  // b.plast
    1c98:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1c9c:	add	x1, x1, #0x0
    1ca0:	ldr	x3, [x1]
    1ca4:	str	x3, [x2]
    1ca8:	ldrh	w1, [x1, #8]
    1cac:	strh	w1, [x2, #8]
    1cb0:	ldr	x1, [x0, #24]
    1cb4:	add	x1, x1, #0xa
    1cb8:	str	x1, [x0, #24]
    1cbc:	b	1cd0 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x554>
    1cc0:	mov	x2, #0xa                   	// #10
    1cc4:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1cc8:	add	x1, x1, #0x0
    1ccc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1cd0:	ldr	w1, [x20, #12]
    1cd4:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1cd8:	ldr	x2, [x0, #24]
    1cdc:	ldr	x1, [x0, #16]
    1ce0:	sub	x1, x1, x2
    1ce4:	cmp	x1, #0xc
    1ce8:	b.ls	1d14 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x598>  // b.plast
    1cec:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1cf0:	add	x1, x1, #0x0
    1cf4:	ldr	x3, [x1]
    1cf8:	str	x3, [x2]
    1cfc:	ldur	x1, [x1, #5]
    1d00:	stur	x1, [x2, #5]
    1d04:	ldr	x1, [x0, #24]
    1d08:	add	x1, x1, #0xd
    1d0c:	str	x1, [x0, #24]
    1d10:	b	1d24 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x5a8>
    1d14:	mov	x2, #0xd                   	// #13
    1d18:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1d1c:	add	x1, x1, #0x0
    1d20:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1d24:	ldr	w1, [x20, #16]
    1d28:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1d2c:	ldr	x2, [x0, #24]
    1d30:	ldr	x1, [x0, #16]
    1d34:	sub	x1, x1, x2
    1d38:	cmp	x1, #0xe
    1d3c:	b.ls	1d68 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x5ec>  // b.plast
    1d40:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1d44:	add	x1, x1, #0x0
    1d48:	ldr	x3, [x1]
    1d4c:	str	x3, [x2]
    1d50:	ldur	x1, [x1, #7]
    1d54:	stur	x1, [x2, #7]
    1d58:	ldr	x1, [x0, #24]
    1d5c:	add	x1, x1, #0xf
    1d60:	str	x1, [x0, #24]
    1d64:	b	1d78 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x5fc>
    1d68:	mov	x2, #0xf                   	// #15
    1d6c:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1d70:	add	x1, x1, #0x0
    1d74:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1d78:	ldr	w1, [x20, #20]
    1d7c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1d80:	ldr	x1, [x0, #24]
    1d84:	ldr	x2, [x0, #16]
    1d88:	cmp	x1, x2
    1d8c:	b.cs	1e4c <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x6d0>  // b.hs, b.nlast
    1d90:	add	x2, x1, #0x1
    1d94:	str	x2, [x0, #24]
    1d98:	mov	w0, #0xa                   	// #10
    1d9c:	strb	w0, [x1]
    1da0:	ldr	x0, [x21]
    1da4:	cmp	x0, x23
    1da8:	b.ne	1e58 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x6dc>  // b.any
    1dac:	add	x19, x19, #0x10
    1db0:	cmp	x19, x22
    1db4:	b.hi	1e78 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x6fc>  // b.pmore
    1db8:	b.eq	1aac <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x330>  // b.none
    1dbc:	ldr	w0, [x19]
    1dc0:	cmn	w0, #0x3
    1dc4:	b.ls	1dd8 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x65c>  // b.plast
    1dc8:	add	x19, x19, #0x10
    1dcc:	cmp	x19, x22
    1dd0:	b.ne	1dbc <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x640>  // b.any
    1dd4:	mov	x19, x22
    1dd8:	cbz	x19, 1de8 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x66c>
    1ddc:	ldr	x0, [x21]
    1de0:	cmp	x0, x23
    1de4:	b.ne	1ab4 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x338>  // b.any
    1de8:	cbz	x24, 1df8 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x67c>
    1dec:	ldr	x0, [x25, #32]
    1df0:	cmp	x28, x0
    1df4:	b.ne	1ad4 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x358>  // b.any
    1df8:	cmp	x26, x21
    1dfc:	b.ne	1af4 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x378>  // b.any
    1e00:	cmp	x24, x19
    1e04:	b.eq	1e98 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x71c>  // b.none
    1e08:	ldr	x0, [x21]
    1e0c:	cmp	x0, x23
    1e10:	b.ne	1b14 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x398>  // b.any
    1e14:	ldr	x20, [x19, #8]
    1e18:	bl	0 <_ZN4llvm4dbgsEv>
    1e1c:	ldr	x2, [x0, #24]
    1e20:	ldr	x1, [x0, #16]
    1e24:	sub	x1, x1, x2
    1e28:	cmp	x1, #0xf
    1e2c:	b.ls	1b34 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x3b8>  // b.plast
    1e30:	ldr	x1, [sp, #104]
    1e34:	ldp	x4, x5, [x1]
    1e38:	stp	x4, x5, [x2]
    1e3c:	ldr	x1, [x0, #24]
    1e40:	add	x1, x1, #0x10
    1e44:	str	x1, [x0, #24]
    1e48:	b	1b40 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x3c4>
    1e4c:	mov	w1, #0xa                   	// #10
    1e50:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    1e54:	b	1da0 <_ZNK4llvm3mca10LSUnitBase4dumpEv+0x624>
    1e58:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1e5c:	add	x3, x3, #0x0
    1e60:	mov	w2, #0x4cf                 	// #1231
    1e64:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1e68:	add	x1, x1, #0x0
    1e6c:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1e70:	add	x0, x0, #0x0
    1e74:	bl	0 <__assert_fail>
    1e78:	adrp	x3, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1e7c:	add	x3, x3, #0x0
    1e80:	mov	w2, #0x4e0                 	// #1248
    1e84:	adrp	x1, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1e88:	add	x1, x1, #0x0
    1e8c:	adrp	x0, 0 <_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE>
    1e90:	add	x0, x0, #0x0
    1e94:	bl	0 <__assert_fail>
    1e98:	ldp	x19, x20, [sp, #16]
    1e9c:	ldp	x21, x22, [sp, #32]
    1ea0:	ldp	x23, x24, [sp, #48]
    1ea4:	ldp	x25, x26, [sp, #64]
    1ea8:	ldp	x27, x28, [sp, #80]
    1eac:	ldp	x29, x30, [sp], #112
    1eb0:	ret

Disassembly of section .text._ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE:

0000000000000000 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x20, x1
  1c:	ldr	x0, [x1, #8]
  20:	ldr	w22, [x0, #796]
  24:	ldr	x24, [x19, #40]
  28:	ldr	w21, [x19, #56]
  2c:	cbz	w21, 818 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x818>
  30:	cmn	w22, #0x3
  34:	b.hi	e0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0xe0>  // b.pmore
  38:	sub	w2, w21, #0x1
  3c:	mov	w0, #0x25                  	// #37
  40:	mul	w0, w22, w0
  44:	and	w3, w0, w2
  48:	and	w0, w0, w2
  4c:	lsl	x0, x0, #4
  50:	add	x1, x24, x0
  54:	ldr	w0, [x24, x0]
  58:	cmp	w22, w0
  5c:	b.ne	108 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x108>  // b.any
  60:	ldr	x0, [x1, #8]
  64:	ldr	w1, [x0, #16]
  68:	cbz	w1, 80 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x80>
  6c:	ldr	w2, [x0, #12]
  70:	ldr	w3, [x0, #20]
  74:	sub	w2, w2, w3
  78:	cmp	w1, w2
  7c:	b.eq	5e0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x5e0>  // b.none
  80:	add	w1, w1, #0x1
  84:	str	w1, [x0, #16]
  88:	ldr	x2, [x0, #96]
  8c:	cbz	x2, 608 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x608>
  90:	ldr	x4, [x20, #8]
  94:	ldr	w3, [x2, #788]
  98:	ldr	w2, [x4, #788]
  9c:	cmp	w3, w2
  a0:	b.ge	b4 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0xb4>  // b.tcont
  a4:	ldr	w2, [x20]
  a8:	str	w2, [x0, #88]
  ac:	ldr	x2, [x20, #8]
  b0:	str	x2, [x0, #96]
  b4:	cbz	w1, cc <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0xcc>
  b8:	ldr	w2, [x0, #12]
  bc:	ldr	w3, [x0, #20]
  c0:	sub	w2, w2, w3
  c4:	cmp	w1, w2
  c8:	b.eq	61c <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x61c>  // b.none
  cc:	ldp	x19, x20, [sp, #16]
  d0:	ldp	x21, x22, [sp, #32]
  d4:	ldp	x23, x24, [sp, #48]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	stp	x25, x26, [sp, #64]
  e4:	stp	x27, x28, [sp, #80]
  e8:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x250                 	// #592
  f4:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
  f8:	add	x1, x1, #0x0
  fc:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 100:	add	x0, x0, #0x0
 104:	bl	0 <__assert_fail>
 108:	mov	w5, #0x1                   	// #1
 10c:	mov	x4, #0x0                   	// #0
 110:	cmn	w0, #0x1
 114:	b.ne	190 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x190>  // b.any
 118:	cmp	x4, #0x0
 11c:	csel	x1, x1, x4, eq  // eq = none
 120:	ldr	x0, [x19, #32]
 124:	add	x0, x0, #0x1
 128:	str	x0, [x19, #32]
 12c:	ldr	w0, [x19, #48]
 130:	add	w2, w0, #0x1
 134:	add	w0, w21, w21, lsl #1
 138:	cmp	w0, w2, lsl #2
 13c:	b.ls	824 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x824>  // b.plast
 140:	ldr	w0, [x19, #52]
 144:	sub	w0, w21, w0
 148:	sub	w0, w0, w2
 14c:	cmp	w0, w21, lsr #3
 150:	b.ls	370 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x370>  // b.plast
 154:	cbz	x1, 5b8 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x5b8>
 158:	add	x2, x19, #0x20
 15c:	ldr	w0, [x19, #48]
 160:	add	w0, w0, #0x1
 164:	str	w0, [x19, #48]
 168:	ldr	w0, [x1]
 16c:	cmn	w0, #0x1
 170:	b.eq	184 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x184>  // b.none
 174:	mov	x19, x2
 178:	ldr	w2, [x2, #20]
 17c:	sub	w2, w2, #0x1
 180:	str	w2, [x19, #20]
 184:	str	w22, [x1]
 188:	str	xzr, [x1, #8]
 18c:	b	60 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x60>
 190:	cmp	x4, #0x0
 194:	ccmn	w0, #0x2, #0x0, eq  // eq = none
 198:	csel	x4, x4, x1, ne  // ne = any
 19c:	add	w6, w5, #0x1
 1a0:	add	w5, w5, w3
 1a4:	and	w3, w2, w5
 1a8:	and	w5, w2, w5
 1ac:	lsl	x0, x5, #4
 1b0:	add	x1, x24, x0
 1b4:	ldr	w0, [x24, x0]
 1b8:	cmp	w22, w0
 1bc:	b.eq	60 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x60>  // b.none
 1c0:	mov	w5, w6
 1c4:	b	110 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x110>
 1c8:	str	wzr, [x23, #16]
 1cc:	str	wzr, [x23, #20]
 1d0:	ldr	w1, [x23, #24]
 1d4:	sub	w2, w1, #0x1
 1d8:	tst	w2, w1
 1dc:	b.ne	204 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x204>  // b.any
 1e0:	ubfiz	x1, x1, #4, #32
 1e4:	add	x1, x0, x1
 1e8:	cmp	x0, x1
 1ec:	b.eq	2b8 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x2b8>  // b.none
 1f0:	mov	w2, #0xffffffff            	// #-1
 1f4:	str	w2, [x0], #16
 1f8:	cmp	x1, x0
 1fc:	b.ne	1f4 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x1f4>  // b.any
 200:	b	2b8 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x2b8>
 204:	stp	x25, x26, [sp, #64]
 208:	stp	x27, x28, [sp, #80]
 20c:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 210:	add	x3, x3, #0x0
 214:	mov	w2, #0x15b                 	// #347
 218:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 21c:	add	x1, x1, #0x0
 220:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 224:	add	x0, x0, #0x0
 228:	bl	0 <__assert_fail>
 22c:	stp	x27, x28, [sp, #80]
 230:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 234:	add	x3, x3, #0x0
 238:	mov	w2, #0x15b                 	// #347
 23c:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 240:	add	x1, x1, #0x0
 244:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 248:	add	x0, x0, #0x0
 24c:	bl	0 <__assert_fail>
 250:	mov	w7, #0x1                   	// #1
 254:	mov	x1, #0x0                   	// #0
 258:	cmn	w4, #0x1
 25c:	b.ne	26c <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x26c>  // b.any
 260:	cmp	x1, #0x0
 264:	csel	x1, x1, x5, ne  // ne = any
 268:	b	6bc <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x6bc>
 26c:	cmp	x1, #0x0
 270:	ccmn	w4, #0x2, #0x0, eq  // eq = none
 274:	csel	x1, x1, x5, ne  // ne = any
 278:	add	w8, w7, #0x1
 27c:	add	w7, w7, w6
 280:	and	w6, w2, w7
 284:	and	w7, w2, w7
 288:	lsl	x4, x7, #4
 28c:	add	x5, x3, x4
 290:	ldr	w4, [x3, x4]
 294:	cmp	w0, w4
 298:	b.eq	748 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x748>  // b.none
 29c:	mov	w7, w8
 2a0:	b	258 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x258>
 2a4:	ldp	x27, x28, [sp, #80]
 2a8:	mov	x1, x21
 2ac:	mov	x0, x24
 2b0:	bl	0 <_ZdlPvm>
 2b4:	ldp	x25, x26, [sp, #64]
 2b8:	ldr	w0, [x19, #56]
 2bc:	cbz	w0, 5b8 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x5b8>
 2c0:	cmn	w22, #0x3
 2c4:	b.hi	310 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x310>  // b.pmore
 2c8:	ldr	x3, [x19, #40]
 2cc:	sub	w2, w0, #0x1
 2d0:	mov	w0, #0x25                  	// #37
 2d4:	mul	w0, w22, w0
 2d8:	and	w4, w0, w2
 2dc:	and	w0, w0, w2
 2e0:	lsl	x0, x0, #4
 2e4:	add	x1, x3, x0
 2e8:	ldr	w0, [x3, x0]
 2ec:	cmp	w22, w0
 2f0:	b.eq	158 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x158>  // b.none
 2f4:	mov	w5, #0x1                   	// #1
 2f8:	mov	x6, #0x0                   	// #0
 2fc:	cmn	w0, #0x1
 300:	b.ne	338 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x338>  // b.any
 304:	cbz	x6, 154 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x154>
 308:	mov	x1, x6
 30c:	b	158 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x158>
 310:	stp	x25, x26, [sp, #64]
 314:	stp	x27, x28, [sp, #80]
 318:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 31c:	add	x3, x3, #0x0
 320:	mov	w2, #0x250                 	// #592
 324:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 328:	add	x1, x1, #0x0
 32c:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 330:	add	x0, x0, #0x0
 334:	bl	0 <__assert_fail>
 338:	cmp	x6, #0x0
 33c:	ccmn	w0, #0x2, #0x0, eq  // eq = none
 340:	csel	x6, x6, x1, ne  // ne = any
 344:	add	w7, w5, #0x1
 348:	add	w1, w4, w5
 34c:	and	w4, w2, w1
 350:	and	w1, w2, w1
 354:	lsl	x0, x1, #4
 358:	add	x1, x3, x1, lsl #4
 35c:	ldr	w0, [x3, x0]
 360:	cmp	w22, w0
 364:	b.eq	158 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x158>  // b.none
 368:	mov	w5, w7
 36c:	b	2fc <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x2fc>
 370:	sub	w0, w21, #0x1
 374:	orr	x0, x0, x0, lsr #1
 378:	orr	x0, x0, x0, lsr #2
 37c:	orr	x0, x0, x0, lsr #4
 380:	orr	x0, x0, x0, lsr #8
 384:	orr	x0, x0, x0, lsr #16
 388:	add	x0, x0, #0x1
 38c:	cmp	w0, #0x40
 390:	mov	w1, #0x40                  	// #64
 394:	csel	w0, w0, w1, cs  // cs = hs, nlast
 398:	add	x23, x19, #0x20
 39c:	str	w0, [x23, #24]
 3a0:	ubfiz	x0, x0, #4, #32
 3a4:	bl	0 <_Znwm>
 3a8:	str	x0, [x23, #8]
 3ac:	cbz	x24, 410 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x410>
 3b0:	stp	x25, x26, [sp, #64]
 3b4:	ubfiz	x21, x21, #4, #32
 3b8:	add	x26, x24, x21
 3bc:	str	wzr, [x19, #48]
 3c0:	str	wzr, [x19, #52]
 3c4:	ldr	w1, [x19, #56]
 3c8:	sub	w2, w1, #0x1
 3cc:	tst	w2, w1
 3d0:	b.ne	474 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x474>  // b.any
 3d4:	ubfiz	x1, x1, #4, #32
 3d8:	add	x1, x0, x1
 3dc:	mov	w2, #0xffffffff            	// #-1
 3e0:	cmp	x0, x1
 3e4:	b.eq	3f4 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x3f4>  // b.none
 3e8:	str	w2, [x0], #16
 3ec:	cmp	x1, x0
 3f0:	b.ne	3e8 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x3e8>  // b.any
 3f4:	cmp	x24, x26
 3f8:	b.eq	4f0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x4f0>  // b.none
 3fc:	stp	x27, x28, [sp, #80]
 400:	mov	x23, x24
 404:	mov	x28, #0x68                  	// #104
 408:	mov	w27, #0x25                  	// #37
 40c:	b	7bc <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x7bc>
 410:	str	wzr, [x23, #16]
 414:	str	wzr, [x23, #20]
 418:	ldr	w1, [x23, #24]
 41c:	sub	w2, w1, #0x1
 420:	tst	w2, w1
 424:	b.ne	44c <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x44c>  // b.any
 428:	ubfiz	x1, x1, #4, #32
 42c:	add	x1, x0, x1
 430:	cmp	x0, x1
 434:	b.eq	500 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x500>  // b.none
 438:	mov	w2, #0xffffffff            	// #-1
 43c:	str	w2, [x0], #16
 440:	cmp	x1, x0
 444:	b.ne	43c <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x43c>  // b.any
 448:	b	500 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x500>
 44c:	stp	x25, x26, [sp, #64]
 450:	stp	x27, x28, [sp, #80]
 454:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 458:	add	x3, x3, #0x0
 45c:	mov	w2, #0x15b                 	// #347
 460:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 464:	add	x1, x1, #0x0
 468:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 46c:	add	x0, x0, #0x0
 470:	bl	0 <__assert_fail>
 474:	stp	x27, x28, [sp, #80]
 478:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 47c:	add	x3, x3, #0x0
 480:	mov	w2, #0x15b                 	// #347
 484:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 488:	add	x1, x1, #0x0
 48c:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 490:	add	x0, x0, #0x0
 494:	bl	0 <__assert_fail>
 498:	mov	w7, #0x1                   	// #1
 49c:	mov	x1, #0x0                   	// #0
 4a0:	cmn	w4, #0x1
 4a4:	b.ne	4b4 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x4b4>  // b.any
 4a8:	cmp	x1, #0x0
 4ac:	csel	x1, x1, x5, ne  // ne = any
 4b0:	b	76c <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x76c>
 4b4:	cmp	x1, #0x0
 4b8:	ccmn	w4, #0x2, #0x0, eq  // eq = none
 4bc:	csel	x1, x1, x5, ne  // ne = any
 4c0:	add	w8, w7, #0x1
 4c4:	add	w7, w7, w6
 4c8:	and	w6, w2, w7
 4cc:	and	w7, w2, w7
 4d0:	lsl	x4, x7, #4
 4d4:	add	x5, x3, x4
 4d8:	ldr	w4, [x3, x4]
 4dc:	cmp	w0, w4
 4e0:	b.eq	7f8 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x7f8>  // b.none
 4e4:	mov	w7, w8
 4e8:	b	4a0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x4a0>
 4ec:	ldp	x27, x28, [sp, #80]
 4f0:	mov	x1, x21
 4f4:	mov	x0, x24
 4f8:	bl	0 <_ZdlPvm>
 4fc:	ldp	x25, x26, [sp, #64]
 500:	ldr	w0, [x19, #56]
 504:	cbz	w0, 5b8 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x5b8>
 508:	cmn	w22, #0x3
 50c:	b.hi	558 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x558>  // b.pmore
 510:	ldr	x3, [x19, #40]
 514:	sub	w2, w0, #0x1
 518:	mov	w0, #0x25                  	// #37
 51c:	mul	w0, w22, w0
 520:	and	w4, w0, w2
 524:	and	w0, w0, w2
 528:	lsl	x0, x0, #4
 52c:	add	x1, x3, x0
 530:	ldr	w0, [x3, x0]
 534:	cmp	w22, w0
 538:	b.eq	158 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x158>  // b.none
 53c:	mov	w5, #0x1                   	// #1
 540:	mov	x6, #0x0                   	// #0
 544:	cmn	w0, #0x1
 548:	b.ne	580 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x580>  // b.any
 54c:	cbz	x6, 154 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x154>
 550:	mov	x1, x6
 554:	b	158 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x158>
 558:	stp	x25, x26, [sp, #64]
 55c:	stp	x27, x28, [sp, #80]
 560:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 564:	add	x3, x3, #0x0
 568:	mov	w2, #0x250                 	// #592
 56c:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 570:	add	x1, x1, #0x0
 574:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 578:	add	x0, x0, #0x0
 57c:	bl	0 <__assert_fail>
 580:	cmp	x6, #0x0
 584:	ccmn	w0, #0x2, #0x0, eq  // eq = none
 588:	csel	x6, x6, x1, ne  // ne = any
 58c:	add	w7, w5, #0x1
 590:	add	w1, w4, w5
 594:	and	w4, w2, w1
 598:	and	w1, w2, w1
 59c:	lsl	x0, x1, #4
 5a0:	add	x1, x3, x1, lsl #4
 5a4:	ldr	w0, [x3, x0]
 5a8:	cmp	w22, w0
 5ac:	b.eq	158 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x158>  // b.none
 5b0:	mov	w5, w7
 5b4:	b	544 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x544>
 5b8:	stp	x25, x26, [sp, #64]
 5bc:	stp	x27, x28, [sp, #80]
 5c0:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 5c4:	add	x3, x3, #0x0
 5c8:	mov	w2, #0x22f                 	// #559
 5cc:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 5d0:	add	x1, x1, #0x0
 5d4:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 5d8:	add	x0, x0, #0x0
 5dc:	bl	0 <__assert_fail>
 5e0:	stp	x25, x26, [sp, #64]
 5e4:	stp	x27, x28, [sp, #80]
 5e8:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 5ec:	add	x3, x3, #0x0
 5f0:	mov	w2, #0x79                  	// #121
 5f4:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 5f8:	add	x1, x1, #0x0
 5fc:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 600:	add	x0, x0, #0x0
 604:	bl	0 <__assert_fail>
 608:	ldr	w2, [x20]
 60c:	str	w2, [x0, #88]
 610:	ldr	x2, [x20, #8]
 614:	str	x2, [x0, #96]
 618:	b	b4 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0xb4>
 61c:	ldr	x2, [x0, #24]
 620:	ldr	w5, [x0, #32]
 624:	add	x5, x2, x5, lsl #3
 628:	cmp	x2, x5
 62c:	b.eq	cc <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0xcc>  // b.none
 630:	stp	x25, x26, [sp, #64]
 634:	stp	x27, x28, [sp, #80]
 638:	b	668 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x668>
 63c:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 640:	add	x3, x3, #0x0
 644:	mov	w2, #0x68                  	// #104
 648:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 64c:	add	x1, x1, #0x0
 650:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 654:	add	x0, x0, #0x0
 658:	bl	0 <__assert_fail>
 65c:	add	x2, x2, #0x8
 660:	cmp	x5, x2
 664:	b.eq	6ac <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x6ac>  // b.none
 668:	ldr	x1, [x2]
 66c:	ldr	w4, [x1, #8]
 670:	ldr	w3, [x1]
 674:	cmp	w4, w3
 678:	b.eq	63c <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x63c>  // b.none
 67c:	ldr	w3, [x1, #4]
 680:	add	w3, w3, #0x1
 684:	str	w3, [x1, #4]
 688:	ldr	x3, [x0, #96]
 68c:	ldr	w3, [x3, #788]
 690:	ldr	w4, [x1, #80]
 694:	cmp	w3, w4
 698:	b.ls	65c <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x65c>  // b.plast
 69c:	ldr	w4, [x0, #88]
 6a0:	str	w4, [x1, #72]
 6a4:	str	w3, [x1, #80]
 6a8:	b	65c <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x65c>
 6ac:	ldp	x25, x26, [sp, #64]
 6b0:	ldp	x27, x28, [sp, #80]
 6b4:	b	cc <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0xcc>
 6b8:	mov	x1, #0x0                   	// #0
 6bc:	str	w0, [x1]
 6c0:	ldr	x0, [x23, #8]
 6c4:	str	xzr, [x23, #8]
 6c8:	str	x0, [x1, #8]
 6cc:	ldr	w0, [x19, #48]
 6d0:	add	w0, w0, #0x1
 6d4:	str	w0, [x19, #48]
 6d8:	ldr	x25, [x23, #8]
 6dc:	cbz	x25, 700 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x700>
 6e0:	ldr	x0, [x25, #24]
 6e4:	add	x1, x25, #0x28
 6e8:	cmp	x0, x1
 6ec:	b.eq	6f4 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x6f4>  // b.none
 6f0:	bl	0 <free>
 6f4:	mov	x1, x28
 6f8:	mov	x0, x25
 6fc:	bl	0 <_ZdlPvm>
 700:	add	x23, x23, #0x10
 704:	cmp	x26, x23
 708:	b.eq	2a4 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x2a4>  // b.none
 70c:	ldr	w0, [x23]
 710:	cmn	w0, #0x3
 714:	b.hi	700 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x700>  // b.pmore
 718:	ldr	w1, [x19, #56]
 71c:	cbz	w1, 6b8 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x6b8>
 720:	ldr	x3, [x19, #40]
 724:	sub	w2, w1, #0x1
 728:	mul	w1, w0, w27
 72c:	and	w6, w1, w2
 730:	and	w1, w1, w2
 734:	lsl	x1, x1, #4
 738:	add	x5, x3, x1
 73c:	ldr	w4, [x3, x1]
 740:	cmp	w4, w0
 744:	b.ne	250 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x250>  // b.any
 748:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 74c:	add	x3, x3, #0x0
 750:	mov	w2, #0x17a                 	// #378
 754:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 758:	add	x1, x1, #0x0
 75c:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 760:	add	x0, x0, #0x0
 764:	bl	0 <__assert_fail>
 768:	mov	x1, #0x0                   	// #0
 76c:	str	w0, [x1]
 770:	ldr	x0, [x23, #8]
 774:	str	xzr, [x23, #8]
 778:	str	x0, [x1, #8]
 77c:	ldr	w0, [x19, #48]
 780:	add	w0, w0, #0x1
 784:	str	w0, [x19, #48]
 788:	ldr	x25, [x23, #8]
 78c:	cbz	x25, 7b0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x7b0>
 790:	ldr	x0, [x25, #24]
 794:	add	x1, x25, #0x28
 798:	cmp	x0, x1
 79c:	b.eq	7a4 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x7a4>  // b.none
 7a0:	bl	0 <free>
 7a4:	mov	x1, x28
 7a8:	mov	x0, x25
 7ac:	bl	0 <_ZdlPvm>
 7b0:	add	x23, x23, #0x10
 7b4:	cmp	x26, x23
 7b8:	b.eq	4ec <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x4ec>  // b.none
 7bc:	ldr	w0, [x23]
 7c0:	cmn	w0, #0x3
 7c4:	b.hi	7b0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x7b0>  // b.pmore
 7c8:	ldr	w1, [x19, #56]
 7cc:	cbz	w1, 768 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x768>
 7d0:	ldr	x3, [x19, #40]
 7d4:	sub	w2, w1, #0x1
 7d8:	mul	w1, w0, w27
 7dc:	and	w6, w1, w2
 7e0:	and	w1, w1, w2
 7e4:	lsl	x1, x1, #4
 7e8:	add	x5, x3, x1
 7ec:	ldr	w4, [x3, x1]
 7f0:	cmp	w4, w0
 7f4:	b.ne	498 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x498>  // b.any
 7f8:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 7fc:	add	x3, x3, #0x0
 800:	mov	w2, #0x17a                 	// #378
 804:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 808:	add	x1, x1, #0x0
 80c:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE>
 810:	add	x0, x0, #0x0
 814:	bl	0 <__assert_fail>
 818:	ldr	x0, [x19, #32]
 81c:	add	x0, x0, #0x1
 820:	str	x0, [x19, #32]
 824:	lsl	w0, w21, #1
 828:	sub	w0, w0, #0x1
 82c:	orr	x0, x0, x0, lsr #1
 830:	orr	x0, x0, x0, lsr #2
 834:	orr	x0, x0, x0, lsr #4
 838:	orr	x0, x0, x0, lsr #8
 83c:	orr	x0, x0, x0, lsr #16
 840:	add	x0, x0, #0x1
 844:	cmp	w0, #0x40
 848:	mov	w1, #0x40                  	// #64
 84c:	csel	w0, w0, w1, cs  // cs = hs, nlast
 850:	add	x23, x19, #0x20
 854:	str	w0, [x23, #24]
 858:	ubfiz	x0, x0, #4, #32
 85c:	bl	0 <_Znwm>
 860:	str	x0, [x23, #8]
 864:	cbz	x24, 1c8 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x1c8>
 868:	stp	x25, x26, [sp, #64]
 86c:	ubfiz	x21, x21, #4, #32
 870:	add	x26, x24, x21
 874:	str	wzr, [x19, #48]
 878:	str	wzr, [x19, #52]
 87c:	ldr	w1, [x19, #56]
 880:	sub	w2, w1, #0x1
 884:	tst	w2, w1
 888:	b.ne	22c <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x22c>  // b.any
 88c:	ubfiz	x1, x1, #4, #32
 890:	add	x1, x0, x1
 894:	mov	w2, #0xffffffff            	// #-1
 898:	cmp	x0, x1
 89c:	b.eq	8ac <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x8ac>  // b.none
 8a0:	str	w2, [x0], #16
 8a4:	cmp	x1, x0
 8a8:	b.ne	8a0 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x8a0>  // b.any
 8ac:	cmp	x24, x26
 8b0:	b.eq	2a8 <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x2a8>  // b.none
 8b4:	stp	x27, x28, [sp, #80]
 8b8:	mov	x23, x24
 8bc:	mov	x28, #0x68                  	// #104
 8c0:	mov	w27, #0x25                  	// #37
 8c4:	b	70c <_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE+0x70c>

Disassembly of section .text._ZN4llvm3mca10LSUnitBase8getGroupEj:

0000000000000000 <_ZN4llvm3mca10LSUnitBase8getGroupEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cbnz	w1, 2c <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x2c>
   c:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
  10:	add	x3, x3, #0x0
  14:	mov	w2, #0x11c                 	// #284
  18:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
  1c:	add	x1, x1, #0x0
  20:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
  24:	add	x0, x0, #0x0
  28:	bl	0 <__assert_fail>
  2c:	ldr	x4, [x0, #40]
  30:	ldr	w2, [x0, #56]
  34:	cbz	w2, 120 <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x120>
  38:	cmn	w1, #0x3
  3c:	b.hi	f0 <_ZN4llvm3mca10LSUnitBase8getGroupEj+0xf0>  // b.pmore
  40:	sub	w6, w2, #0x1
  44:	mov	w3, #0x25                  	// #37
  48:	mul	w3, w1, w3
  4c:	and	w7, w3, w6
  50:	and	w3, w3, w6
  54:	lsl	x3, x3, #4
  58:	add	x5, x4, x3
  5c:	ldr	w3, [x4, x3]
  60:	cmp	w3, w1
  64:	b.ne	110 <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x110>  // b.any
  68:	add	x3, x0, #0x20
  6c:	ldr	x7, [x0, #32]
  70:	ubfiz	x6, x2, #4, #32
  74:	add	x6, x4, x6
  78:	cbz	x5, 9c <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x9c>
  7c:	ldr	x8, [x3]
  80:	cmp	x8, x7
  84:	b.ne	174 <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x174>  // b.any
  88:	add	x7, x0, #0x20
  8c:	cmp	x3, x7
  90:	b.ne	194 <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x194>  // b.any
  94:	cmp	x6, x5
  98:	b.eq	c <_ZN4llvm3mca10LSUnitBase8getGroupEj+0xc>  // b.none
  9c:	cbz	w2, 1e4 <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x1e4>
  a0:	cmn	w1, #0x3
  a4:	b.hi	1b4 <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x1b4>  // b.pmore
  a8:	sub	w3, w2, #0x1
  ac:	mov	w2, #0x25                  	// #37
  b0:	mul	w2, w1, w2
  b4:	and	w7, w2, w3
  b8:	and	w2, w2, w3
  bc:	lsl	x2, x2, #4
  c0:	add	x5, x4, x2
  c4:	ldr	w2, [x4, x2]
  c8:	cmp	w2, w1
  cc:	b.ne	1d4 <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x1d4>  // b.any
  d0:	add	x1, x0, #0x20
  d4:	ldr	x0, [x0, #32]
  d8:	ldr	x1, [x1]
  dc:	cmp	x1, x0
  e0:	b.ne	22c <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x22c>  // b.any
  e4:	ldr	x0, [x5, #8]
  e8:	ldp	x29, x30, [sp], #16
  ec:	ret
  f0:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x250                 	// #592
  fc:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
 100:	add	x1, x1, #0x0
 104:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
 108:	add	x0, x0, #0x0
 10c:	bl	0 <__assert_fail>
 110:	mov	w8, #0x1                   	// #1
 114:	mov	x9, #0x0                   	// #0
 118:	cmn	w3, #0x1
 11c:	b.ne	13c <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x13c>  // b.any
 120:	ubfiz	x5, x2, #4, #32
 124:	add	x5, x4, x5
 128:	add	x3, x0, #0x20
 12c:	ldr	x7, [x0, #32]
 130:	mov	x6, x5
 134:	cbnz	x5, 7c <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x7c>
 138:	b	94 <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x94>
 13c:	cmp	x9, #0x0
 140:	ccmn	w3, #0x2, #0x0, eq  // eq = none
 144:	csel	x9, x9, x5, ne  // ne = any
 148:	add	w10, w8, #0x1
 14c:	add	w8, w7, w8
 150:	and	w7, w6, w8
 154:	and	w8, w6, w8
 158:	lsl	x3, x8, #4
 15c:	add	x5, x4, x3
 160:	ldr	w3, [x4, x3]
 164:	cmp	w3, w1
 168:	b.eq	68 <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x68>  // b.none
 16c:	mov	w8, w10
 170:	b	118 <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x118>
 174:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
 178:	add	x3, x3, #0x0
 17c:	mov	w2, #0x4c7                 	// #1223
 180:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
 184:	add	x1, x1, #0x0
 188:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
 18c:	add	x0, x0, #0x0
 190:	bl	0 <__assert_fail>
 194:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
 198:	add	x3, x3, #0x0
 19c:	mov	w2, #0x4c9                 	// #1225
 1a0:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
 1a4:	add	x1, x1, #0x0
 1a8:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
 1ac:	add	x0, x0, #0x0
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
 1b8:	add	x3, x3, #0x0
 1bc:	mov	w2, #0x250                 	// #592
 1c0:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
 1c4:	add	x1, x1, #0x0
 1c8:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
 1cc:	add	x0, x0, #0x0
 1d0:	bl	0 <__assert_fail>
 1d4:	mov	w8, #0x1                   	// #1
 1d8:	mov	x9, #0x0                   	// #0
 1dc:	cmn	w2, #0x1
 1e0:	b.ne	1f4 <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x1f4>  // b.any
 1e4:	add	x1, x0, #0x20
 1e8:	ldr	x0, [x0, #32]
 1ec:	mov	x5, x6
 1f0:	b	d8 <_ZN4llvm3mca10LSUnitBase8getGroupEj+0xd8>
 1f4:	cmp	x9, #0x0
 1f8:	ccmn	w2, #0x2, #0x0, eq  // eq = none
 1fc:	csel	x9, x9, x5, ne  // ne = any
 200:	add	w10, w8, #0x1
 204:	add	w8, w7, w8
 208:	and	w7, w3, w8
 20c:	and	w8, w3, w8
 210:	lsl	x2, x8, #4
 214:	add	x5, x4, x2
 218:	ldr	w2, [x4, x2]
 21c:	cmp	w2, w1
 220:	b.eq	d0 <_ZN4llvm3mca10LSUnitBase8getGroupEj+0xd0>  // b.none
 224:	mov	w8, w10
 228:	b	1dc <_ZN4llvm3mca10LSUnitBase8getGroupEj+0x1dc>
 22c:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
 230:	add	x3, x3, #0x0
 234:	mov	w2, #0x4b9                 	// #1209
 238:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
 23c:	add	x1, x1, #0x0
 240:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase8getGroupEj>
 244:	add	x0, x0, #0x0
 248:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm3mca10LSUnitBase17createMemoryGroupEv:

0000000000000000 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x20, x0
  18:	mov	x0, #0x68                  	// #104
  1c:	bl	0 <_Znwm>
  20:	mov	x19, x0
  24:	str	wzr, [x0]
  28:	str	wzr, [x0, #4]
  2c:	str	wzr, [x0, #8]
  30:	str	wzr, [x0, #12]
  34:	str	wzr, [x0, #16]
  38:	str	wzr, [x0, #20]
  3c:	add	x1, x0, #0x28
  40:	str	x1, [x0, #24]
  44:	str	wzr, [x0, #32]
  48:	mov	w0, #0x4                   	// #4
  4c:	str	w0, [x19, #36]
  50:	str	wzr, [x19, #72]
  54:	strh	wzr, [x19, #76]
  58:	str	wzr, [x19, #80]
  5c:	str	wzr, [x19, #88]
  60:	str	xzr, [x19, #96]
  64:	ldr	w22, [x20, #64]
  68:	ldr	x24, [x20, #40]
  6c:	ldr	w21, [x20, #56]
  70:	cbz	w21, 73c <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x73c>
  74:	cmn	w22, #0x3
  78:	b.hi	e0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0xe0>  // b.pmore
  7c:	sub	w3, w21, #0x1
  80:	mov	w0, #0x25                  	// #37
  84:	mul	w0, w22, w0
  88:	and	w5, w0, w3
  8c:	and	w0, w0, w3
  90:	lsl	x0, x0, #4
  94:	add	x4, x24, x0
  98:	ldr	w0, [x24, x0]
  9c:	cmp	w22, w0
  a0:	b.ne	108 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x108>  // b.any
  a4:	ldr	x0, [x19, #24]
  a8:	cmp	x1, x0
  ac:	b.eq	b4 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0xb4>  // b.none
  b0:	bl	0 <free>
  b4:	mov	x1, #0x68                  	// #104
  b8:	mov	x0, x19
  bc:	bl	0 <_ZdlPvm>
  c0:	ldr	w0, [x20, #64]
  c4:	add	w1, w0, #0x1
  c8:	str	w1, [x20, #64]
  cc:	ldp	x19, x20, [sp, #16]
  d0:	ldp	x21, x22, [sp, #32]
  d4:	ldp	x23, x24, [sp, #48]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	stp	x25, x26, [sp, #64]
  e4:	stp	x27, x28, [sp, #80]
  e8:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x250                 	// #592
  f4:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
  f8:	add	x1, x1, #0x0
  fc:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 100:	add	x0, x0, #0x0
 104:	bl	0 <__assert_fail>
 108:	mov	w6, #0x1                   	// #1
 10c:	mov	x2, #0x0                   	// #0
 110:	cmn	w0, #0x1
 114:	b.ne	18c <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x18c>  // b.any
 118:	cmp	x2, #0x0
 11c:	csel	x2, x2, x4, ne  // ne = any
 120:	ldr	x0, [x20, #32]
 124:	add	x0, x0, #0x1
 128:	str	x0, [x20, #32]
 12c:	ldr	w0, [x20, #48]
 130:	add	w1, w0, #0x1
 134:	add	w0, w21, w21, lsl #1
 138:	cmp	w0, w1, lsl #2
 13c:	b.ls	748 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x748>  // b.plast
 140:	ldr	w0, [x20, #52]
 144:	sub	w0, w21, w0
 148:	sub	w0, w0, w1
 14c:	cmp	w0, w21, lsr #3
 150:	b.ls	36c <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x36c>  // b.plast
 154:	cbz	x2, 5b4 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x5b4>
 158:	add	x1, x20, #0x20
 15c:	ldr	w0, [x20, #48]
 160:	add	w0, w0, #0x1
 164:	str	w0, [x20, #48]
 168:	ldr	w0, [x2]
 16c:	cmn	w0, #0x1
 170:	b.eq	180 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x180>  // b.none
 174:	ldr	w0, [x1, #20]
 178:	sub	w0, w0, #0x1
 17c:	str	w0, [x1, #20]
 180:	str	w22, [x2]
 184:	str	x19, [x2, #8]
 188:	b	c0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0xc0>
 18c:	cmp	x2, #0x0
 190:	ccmn	w0, #0x2, #0x0, eq  // eq = none
 194:	csel	x2, x2, x4, ne  // ne = any
 198:	add	w7, w6, #0x1
 19c:	add	w6, w5, w6
 1a0:	and	w5, w3, w6
 1a4:	and	w6, w3, w6
 1a8:	lsl	x0, x6, #4
 1ac:	add	x4, x24, x0
 1b0:	ldr	w0, [x24, x0]
 1b4:	cmp	w22, w0
 1b8:	b.eq	a4 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0xa4>  // b.none
 1bc:	mov	w6, w7
 1c0:	b	110 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x110>
 1c4:	str	wzr, [x23, #16]
 1c8:	str	wzr, [x23, #20]
 1cc:	ldr	w1, [x23, #24]
 1d0:	sub	w2, w1, #0x1
 1d4:	tst	w2, w1
 1d8:	b.ne	200 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x200>  // b.any
 1dc:	ubfiz	x1, x1, #4, #32
 1e0:	add	x1, x0, x1
 1e4:	cmp	x0, x1
 1e8:	b.eq	2b4 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x2b4>  // b.none
 1ec:	mov	w2, #0xffffffff            	// #-1
 1f0:	str	w2, [x0], #16
 1f4:	cmp	x1, x0
 1f8:	b.ne	1f0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x1f0>  // b.any
 1fc:	b	2b4 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x2b4>
 200:	stp	x25, x26, [sp, #64]
 204:	stp	x27, x28, [sp, #80]
 208:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 20c:	add	x3, x3, #0x0
 210:	mov	w2, #0x15b                 	// #347
 214:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 218:	add	x1, x1, #0x0
 21c:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 220:	add	x0, x0, #0x0
 224:	bl	0 <__assert_fail>
 228:	stp	x27, x28, [sp, #80]
 22c:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 230:	add	x3, x3, #0x0
 234:	mov	w2, #0x15b                 	// #347
 238:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 23c:	add	x1, x1, #0x0
 240:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 244:	add	x0, x0, #0x0
 248:	bl	0 <__assert_fail>
 24c:	mov	w7, #0x1                   	// #1
 250:	mov	x1, #0x0                   	// #0
 254:	cmn	w4, #0x1
 258:	b.ne	268 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x268>  // b.any
 25c:	cmp	x1, #0x0
 260:	csel	x1, x1, x5, ne  // ne = any
 264:	b	5e0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x5e0>
 268:	cmp	x1, #0x0
 26c:	ccmn	w4, #0x2, #0x0, eq  // eq = none
 270:	csel	x1, x1, x5, ne  // ne = any
 274:	add	w8, w7, #0x1
 278:	add	w7, w7, w6
 27c:	and	w6, w2, w7
 280:	and	w7, w2, w7
 284:	lsl	x4, x7, #4
 288:	add	x5, x3, x4
 28c:	ldr	w4, [x3, x4]
 290:	cmp	w0, w4
 294:	b.eq	66c <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x66c>  // b.none
 298:	mov	w7, w8
 29c:	b	254 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x254>
 2a0:	ldp	x27, x28, [sp, #80]
 2a4:	mov	x1, x21
 2a8:	mov	x0, x24
 2ac:	bl	0 <_ZdlPvm>
 2b0:	ldp	x25, x26, [sp, #64]
 2b4:	ldr	w0, [x20, #56]
 2b8:	cbz	w0, 5b4 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x5b4>
 2bc:	cmn	w22, #0x3
 2c0:	b.hi	30c <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x30c>  // b.pmore
 2c4:	ldr	x3, [x20, #40]
 2c8:	sub	w1, w0, #0x1
 2cc:	mov	w0, #0x25                  	// #37
 2d0:	mul	w0, w22, w0
 2d4:	and	w4, w0, w1
 2d8:	and	w0, w0, w1
 2dc:	lsl	x0, x0, #4
 2e0:	add	x2, x3, x0
 2e4:	ldr	w0, [x3, x0]
 2e8:	cmp	w22, w0
 2ec:	b.eq	158 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x158>  // b.none
 2f0:	mov	w5, #0x1                   	// #1
 2f4:	mov	x6, #0x0                   	// #0
 2f8:	cmn	w0, #0x1
 2fc:	b.ne	334 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x334>  // b.any
 300:	cbz	x6, 154 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x154>
 304:	mov	x2, x6
 308:	b	158 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x158>
 30c:	stp	x25, x26, [sp, #64]
 310:	stp	x27, x28, [sp, #80]
 314:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 318:	add	x3, x3, #0x0
 31c:	mov	w2, #0x250                 	// #592
 320:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 324:	add	x1, x1, #0x0
 328:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 32c:	add	x0, x0, #0x0
 330:	bl	0 <__assert_fail>
 334:	cmp	x6, #0x0
 338:	ccmn	w0, #0x2, #0x0, eq  // eq = none
 33c:	csel	x6, x6, x2, ne  // ne = any
 340:	add	w7, w5, #0x1
 344:	add	w2, w4, w5
 348:	and	w4, w1, w2
 34c:	and	w2, w1, w2
 350:	lsl	x0, x2, #4
 354:	add	x2, x3, x2, lsl #4
 358:	ldr	w0, [x3, x0]
 35c:	cmp	w22, w0
 360:	b.eq	158 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x158>  // b.none
 364:	mov	w5, w7
 368:	b	2f8 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x2f8>
 36c:	sub	w0, w21, #0x1
 370:	orr	x0, x0, x0, lsr #1
 374:	orr	x0, x0, x0, lsr #2
 378:	orr	x0, x0, x0, lsr #4
 37c:	orr	x0, x0, x0, lsr #8
 380:	orr	x0, x0, x0, lsr #16
 384:	add	x0, x0, #0x1
 388:	cmp	w0, #0x40
 38c:	mov	w1, #0x40                  	// #64
 390:	csel	w0, w0, w1, cs  // cs = hs, nlast
 394:	add	x23, x20, #0x20
 398:	str	w0, [x23, #24]
 39c:	ubfiz	x0, x0, #4, #32
 3a0:	bl	0 <_Znwm>
 3a4:	str	x0, [x23, #8]
 3a8:	cbz	x24, 40c <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x40c>
 3ac:	stp	x25, x26, [sp, #64]
 3b0:	ubfiz	x21, x21, #4, #32
 3b4:	add	x26, x24, x21
 3b8:	str	wzr, [x20, #48]
 3bc:	str	wzr, [x20, #52]
 3c0:	ldr	w1, [x20, #56]
 3c4:	sub	w2, w1, #0x1
 3c8:	tst	w2, w1
 3cc:	b.ne	470 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x470>  // b.any
 3d0:	ubfiz	x1, x1, #4, #32
 3d4:	add	x1, x0, x1
 3d8:	mov	w2, #0xffffffff            	// #-1
 3dc:	cmp	x0, x1
 3e0:	b.eq	3f0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x3f0>  // b.none
 3e4:	str	w2, [x0], #16
 3e8:	cmp	x1, x0
 3ec:	b.ne	3e4 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x3e4>  // b.any
 3f0:	cmp	x24, x26
 3f4:	b.eq	4ec <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x4ec>  // b.none
 3f8:	stp	x27, x28, [sp, #80]
 3fc:	mov	x23, x24
 400:	mov	x28, #0x68                  	// #104
 404:	mov	w27, #0x25                  	// #37
 408:	b	6e0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x6e0>
 40c:	str	wzr, [x23, #16]
 410:	str	wzr, [x23, #20]
 414:	ldr	w1, [x23, #24]
 418:	sub	w2, w1, #0x1
 41c:	tst	w2, w1
 420:	b.ne	448 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x448>  // b.any
 424:	ubfiz	x1, x1, #4, #32
 428:	add	x1, x0, x1
 42c:	cmp	x0, x1
 430:	b.eq	4fc <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x4fc>  // b.none
 434:	mov	w2, #0xffffffff            	// #-1
 438:	str	w2, [x0], #16
 43c:	cmp	x1, x0
 440:	b.ne	438 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x438>  // b.any
 444:	b	4fc <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x4fc>
 448:	stp	x25, x26, [sp, #64]
 44c:	stp	x27, x28, [sp, #80]
 450:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 454:	add	x3, x3, #0x0
 458:	mov	w2, #0x15b                 	// #347
 45c:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 460:	add	x1, x1, #0x0
 464:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 468:	add	x0, x0, #0x0
 46c:	bl	0 <__assert_fail>
 470:	stp	x27, x28, [sp, #80]
 474:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 478:	add	x3, x3, #0x0
 47c:	mov	w2, #0x15b                 	// #347
 480:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 484:	add	x1, x1, #0x0
 488:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 48c:	add	x0, x0, #0x0
 490:	bl	0 <__assert_fail>
 494:	mov	w7, #0x1                   	// #1
 498:	mov	x1, #0x0                   	// #0
 49c:	cmn	w4, #0x1
 4a0:	b.ne	4b0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x4b0>  // b.any
 4a4:	cmp	x1, #0x0
 4a8:	csel	x1, x1, x5, ne  // ne = any
 4ac:	b	690 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x690>
 4b0:	cmp	x1, #0x0
 4b4:	ccmn	w4, #0x2, #0x0, eq  // eq = none
 4b8:	csel	x1, x1, x5, ne  // ne = any
 4bc:	add	w8, w7, #0x1
 4c0:	add	w7, w6, w7
 4c4:	and	w6, w2, w7
 4c8:	and	w7, w2, w7
 4cc:	lsl	x4, x7, #4
 4d0:	add	x5, x3, x4
 4d4:	ldr	w4, [x3, x4]
 4d8:	cmp	w0, w4
 4dc:	b.eq	71c <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x71c>  // b.none
 4e0:	mov	w7, w8
 4e4:	b	49c <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x49c>
 4e8:	ldp	x27, x28, [sp, #80]
 4ec:	mov	x1, x21
 4f0:	mov	x0, x24
 4f4:	bl	0 <_ZdlPvm>
 4f8:	ldp	x25, x26, [sp, #64]
 4fc:	ldr	w0, [x20, #56]
 500:	cbz	w0, 5b4 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x5b4>
 504:	cmn	w22, #0x3
 508:	b.hi	554 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x554>  // b.pmore
 50c:	ldr	x3, [x20, #40]
 510:	sub	w1, w0, #0x1
 514:	mov	w0, #0x25                  	// #37
 518:	mul	w0, w22, w0
 51c:	and	w4, w0, w1
 520:	and	w0, w0, w1
 524:	lsl	x0, x0, #4
 528:	add	x2, x3, x0
 52c:	ldr	w0, [x3, x0]
 530:	cmp	w22, w0
 534:	b.eq	158 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x158>  // b.none
 538:	mov	w5, #0x1                   	// #1
 53c:	mov	x6, #0x0                   	// #0
 540:	cmn	w0, #0x1
 544:	b.ne	57c <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x57c>  // b.any
 548:	cbz	x6, 154 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x154>
 54c:	mov	x2, x6
 550:	b	158 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x158>
 554:	stp	x25, x26, [sp, #64]
 558:	stp	x27, x28, [sp, #80]
 55c:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 560:	add	x3, x3, #0x0
 564:	mov	w2, #0x250                 	// #592
 568:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 56c:	add	x1, x1, #0x0
 570:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 574:	add	x0, x0, #0x0
 578:	bl	0 <__assert_fail>
 57c:	cmp	x6, #0x0
 580:	ccmn	w0, #0x2, #0x0, eq  // eq = none
 584:	csel	x6, x6, x2, ne  // ne = any
 588:	add	w7, w5, #0x1
 58c:	add	w2, w4, w5
 590:	and	w4, w1, w2
 594:	and	w2, w1, w2
 598:	lsl	x0, x2, #4
 59c:	add	x2, x3, x2, lsl #4
 5a0:	ldr	w0, [x3, x0]
 5a4:	cmp	w22, w0
 5a8:	b.eq	158 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x158>  // b.none
 5ac:	mov	w5, w7
 5b0:	b	540 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x540>
 5b4:	stp	x25, x26, [sp, #64]
 5b8:	stp	x27, x28, [sp, #80]
 5bc:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 5c0:	add	x3, x3, #0x0
 5c4:	mov	w2, #0x22f                 	// #559
 5c8:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 5cc:	add	x1, x1, #0x0
 5d0:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 5d4:	add	x0, x0, #0x0
 5d8:	bl	0 <__assert_fail>
 5dc:	mov	x1, #0x0                   	// #0
 5e0:	str	w0, [x1]
 5e4:	ldr	x0, [x23, #8]
 5e8:	str	xzr, [x23, #8]
 5ec:	str	x0, [x1, #8]
 5f0:	ldr	w0, [x20, #48]
 5f4:	add	w0, w0, #0x1
 5f8:	str	w0, [x20, #48]
 5fc:	ldr	x25, [x23, #8]
 600:	cbz	x25, 624 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x624>
 604:	ldr	x0, [x25, #24]
 608:	add	x1, x25, #0x28
 60c:	cmp	x0, x1
 610:	b.eq	618 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x618>  // b.none
 614:	bl	0 <free>
 618:	mov	x1, x28
 61c:	mov	x0, x25
 620:	bl	0 <_ZdlPvm>
 624:	add	x23, x23, #0x10
 628:	cmp	x26, x23
 62c:	b.eq	2a0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x2a0>  // b.none
 630:	ldr	w0, [x23]
 634:	cmn	w0, #0x3
 638:	b.hi	624 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x624>  // b.pmore
 63c:	ldr	w1, [x20, #56]
 640:	cbz	w1, 5dc <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x5dc>
 644:	ldr	x3, [x20, #40]
 648:	sub	w2, w1, #0x1
 64c:	mul	w1, w0, w27
 650:	and	w6, w1, w2
 654:	and	w1, w1, w2
 658:	lsl	x1, x1, #4
 65c:	add	x5, x3, x1
 660:	ldr	w4, [x3, x1]
 664:	cmp	w0, w4
 668:	b.ne	24c <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x24c>  // b.any
 66c:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 670:	add	x3, x3, #0x0
 674:	mov	w2, #0x17a                 	// #378
 678:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 67c:	add	x1, x1, #0x0
 680:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 684:	add	x0, x0, #0x0
 688:	bl	0 <__assert_fail>
 68c:	mov	x1, #0x0                   	// #0
 690:	str	w0, [x1]
 694:	ldr	x0, [x23, #8]
 698:	str	xzr, [x23, #8]
 69c:	str	x0, [x1, #8]
 6a0:	ldr	w0, [x20, #48]
 6a4:	add	w0, w0, #0x1
 6a8:	str	w0, [x20, #48]
 6ac:	ldr	x25, [x23, #8]
 6b0:	cbz	x25, 6d4 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x6d4>
 6b4:	ldr	x0, [x25, #24]
 6b8:	add	x1, x25, #0x28
 6bc:	cmp	x0, x1
 6c0:	b.eq	6c8 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x6c8>  // b.none
 6c4:	bl	0 <free>
 6c8:	mov	x1, x28
 6cc:	mov	x0, x25
 6d0:	bl	0 <_ZdlPvm>
 6d4:	add	x23, x23, #0x10
 6d8:	cmp	x26, x23
 6dc:	b.eq	4e8 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x4e8>  // b.none
 6e0:	ldr	w0, [x23]
 6e4:	cmn	w0, #0x3
 6e8:	b.hi	6d4 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x6d4>  // b.pmore
 6ec:	ldr	w1, [x20, #56]
 6f0:	cbz	w1, 68c <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x68c>
 6f4:	ldr	x3, [x20, #40]
 6f8:	sub	w2, w1, #0x1
 6fc:	mul	w1, w0, w27
 700:	and	w6, w1, w2
 704:	and	w1, w1, w2
 708:	lsl	x1, x1, #4
 70c:	add	x5, x3, x1
 710:	ldr	w4, [x3, x1]
 714:	cmp	w4, w0
 718:	b.ne	494 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x494>  // b.any
 71c:	adrp	x3, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 720:	add	x3, x3, #0x0
 724:	mov	w2, #0x17a                 	// #378
 728:	adrp	x1, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 72c:	add	x1, x1, #0x0
 730:	adrp	x0, 0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv>
 734:	add	x0, x0, #0x0
 738:	bl	0 <__assert_fail>
 73c:	ldr	x0, [x20, #32]
 740:	add	x0, x0, #0x1
 744:	str	x0, [x20, #32]
 748:	lsl	w0, w21, #1
 74c:	sub	w0, w0, #0x1
 750:	orr	x0, x0, x0, lsr #1
 754:	orr	x0, x0, x0, lsr #2
 758:	orr	x0, x0, x0, lsr #4
 75c:	orr	x0, x0, x0, lsr #8
 760:	orr	x0, x0, x0, lsr #16
 764:	add	x0, x0, #0x1
 768:	cmp	w0, #0x40
 76c:	mov	w1, #0x40                  	// #64
 770:	csel	w0, w0, w1, cs  // cs = hs, nlast
 774:	add	x23, x20, #0x20
 778:	str	w0, [x23, #24]
 77c:	ubfiz	x0, x0, #4, #32
 780:	bl	0 <_Znwm>
 784:	str	x0, [x23, #8]
 788:	cbz	x24, 1c4 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x1c4>
 78c:	stp	x25, x26, [sp, #64]
 790:	ubfiz	x21, x21, #4, #32
 794:	add	x26, x24, x21
 798:	str	wzr, [x20, #48]
 79c:	str	wzr, [x20, #52]
 7a0:	ldr	w1, [x20, #56]
 7a4:	sub	w2, w1, #0x1
 7a8:	tst	w2, w1
 7ac:	b.ne	228 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x228>  // b.any
 7b0:	ubfiz	x1, x1, #4, #32
 7b4:	add	x1, x0, x1
 7b8:	mov	w2, #0xffffffff            	// #-1
 7bc:	cmp	x0, x1
 7c0:	b.eq	7d0 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x7d0>  // b.none
 7c4:	str	w2, [x0], #16
 7c8:	cmp	x1, x0
 7cc:	b.ne	7c4 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x7c4>  // b.any
 7d0:	cmp	x24, x26
 7d4:	b.eq	2a4 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x2a4>  // b.none
 7d8:	stp	x27, x28, [sp, #80]
 7dc:	mov	x23, x24
 7e0:	mov	x28, #0x68                  	// #104
 7e4:	mov	w27, #0x25                  	// #37
 7e8:	b	630 <_ZN4llvm3mca10LSUnitBase17createMemoryGroupEv+0x630>

Disassembly of section .text._ZN4llvm3mca6LSUnitD2Ev:

0000000000000000 <_ZN4llvm3mca6LSUnitD1Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x1, 0 <_ZN4llvm3mca6LSUnitD1Ev>
   c:	ldr	x1, [x1]
  10:	add	x1, x1, #0x10
  14:	str	x1, [x0]
  18:	bl	1698 <_ZN4llvm3mca10LSUnitBaseD1Ev>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret

Disassembly of section .text._ZN4llvm3mca6LSUnitD0Ev:

0000000000000000 <_ZN4llvm3mca6LSUnitD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x1, 0 <_ZN4llvm3mca6LSUnitD0Ev>
  14:	ldr	x1, [x1]
  18:	add	x1, x1, #0x10
  1c:	str	x1, [x0]
  20:	bl	1698 <_ZN4llvm3mca10LSUnitBaseD1Ev>
  24:	mov	x1, #0x50                  	// #80
  28:	mov	x0, x19
  2c:	bl	0 <_ZdlPvm>
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

RegisterFile.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>:
       0:	ldr	w4, [x0]
       4:	ldr	x3, [x0, #8]
       8:	sub	x1, x0, #0x10
       c:	ldur	x2, [x0, #-8]
      10:	cmp	x3, x2
      14:	b.cs	3c <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_+0x3c>  // b.hs, b.nlast
      18:	ldr	w0, [x1]
      1c:	str	w0, [x1, #16]
      20:	ldr	x0, [x1, #8]
      24:	str	x0, [x1, #24]
      28:	mov	x0, x1
      2c:	sub	x1, x1, #0x10
      30:	ldr	x2, [x1, #8]
      34:	cmp	x2, x3
      38:	b.hi	18 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_+0x18>  // b.pmore
      3c:	str	w4, [x0]
      40:	str	x3, [x0, #8]
      44:	ret

0000000000000048 <_ZSt16__insertion_sortIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_>:
      48:	cmp	x0, x1
      4c:	b.eq	f0 <_ZSt16__insertion_sortIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_+0xa8>  // b.none
      50:	stp	x29, x30, [sp, #-48]!
      54:	mov	x29, sp
      58:	stp	x19, x20, [sp, #16]
      5c:	str	x21, [sp, #32]
      60:	mov	x20, x0
      64:	mov	x21, x1
      68:	add	x19, x0, #0x10
      6c:	cmp	x1, x19
      70:	b.ne	9c <_ZSt16__insertion_sortIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_+0x54>  // b.any
      74:	ldp	x19, x20, [sp, #16]
      78:	ldr	x21, [sp, #32]
      7c:	ldp	x29, x30, [sp], #48
      80:	ret
      84:	mov	w1, #0x0                   	// #0
      88:	mov	x0, x19
      8c:	bl	0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
      90:	add	x19, x19, #0x10
      94:	cmp	x19, x21
      98:	b.eq	74 <_ZSt16__insertion_sortIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_+0x2c>  // b.none
      9c:	ldr	x0, [x19, #8]
      a0:	ldr	x1, [x20, #8]
      a4:	cmp	x0, x1
      a8:	b.cs	84 <_ZSt16__insertion_sortIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_+0x3c>  // b.hs, b.nlast
      ac:	mov	x1, x19
      b0:	ldr	w4, [x1], #16
      b4:	sub	x3, x19, x20
      b8:	asr	x2, x3, #4
      bc:	cmp	x3, #0x0
      c0:	b.le	e4 <_ZSt16__insertion_sortIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_+0x9c>
      c4:	sub	x1, x1, #0x10
      c8:	ldur	w3, [x1, #-16]
      cc:	str	w3, [x1]
      d0:	ldur	x3, [x1, #-8]
      d4:	str	x3, [x1, #8]
      d8:	sub	x2, x2, #0x1
      dc:	cmp	x2, #0x0
      e0:	b.gt	c4 <_ZSt16__insertion_sortIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_+0x7c>
      e4:	str	w4, [x20]
      e8:	str	x0, [x20, #8]
      ec:	b	90 <_ZSt16__insertion_sortIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_+0x48>
      f0:	ret

00000000000000f4 <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_>:
      f4:	sub	x5, x2, #0x1
      f8:	add	x5, x5, x5, lsr #63
      fc:	asr	x10, x5, #1
     100:	cmp	x1, x5, asr #1
     104:	b.ge	220 <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_+0x12c>  // b.tcont
     108:	mov	x7, x1
     10c:	b	114 <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_+0x20>
     110:	mov	x7, x5
     114:	add	x6, x7, #0x1
     118:	lsl	x5, x6, #1
     11c:	add	x6, x0, x6, lsl #5
     120:	ldur	x8, [x6, #-8]
     124:	ldr	x6, [x6, #8]
     128:	cmp	x8, x6
     12c:	cset	x6, hi  // hi = pmore
     130:	sub	x5, x5, x6
     134:	lsl	x6, x7, #4
     138:	add	x8, x0, x6
     13c:	lsl	x7, x5, #4
     140:	add	x9, x0, x7
     144:	ldr	w7, [x0, x7]
     148:	str	w7, [x0, x6]
     14c:	ldr	x6, [x9, #8]
     150:	str	x6, [x8, #8]
     154:	cmp	x5, x10
     158:	b.lt	110 <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_+0x1c>  // b.tstop
     15c:	tbnz	w2, #0, 170 <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_+0x7c>
     160:	sub	x2, x2, #0x2
     164:	add	x2, x2, x2, lsr #63
     168:	cmp	x5, x2, asr #1
     16c:	b.eq	190 <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_+0x9c>  // b.none
     170:	sub	x6, x5, #0x1
     174:	add	x6, x6, x6, lsr #63
     178:	asr	x6, x6, #1
     17c:	cmp	x5, x1
     180:	b.gt	1c8 <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_+0xd4>
     184:	b	20c <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_+0x118>
     188:	mov	x5, x1
     18c:	b	160 <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_+0x6c>
     190:	add	x2, x5, #0x1
     194:	lsl	x6, x2, #1
     198:	lsl	x5, x5, #4
     19c:	add	x7, x0, x5
     1a0:	lsl	x2, x2, #5
     1a4:	sub	x2, x2, #0x10
     1a8:	add	x8, x0, x2
     1ac:	ldr	w2, [x0, x2]
     1b0:	str	w2, [x0, x5]
     1b4:	ldr	x2, [x8, #8]
     1b8:	str	x2, [x7, #8]
     1bc:	sub	x5, x6, #0x1
     1c0:	b	170 <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_+0x7c>
     1c4:	mov	x6, x2
     1c8:	lsl	x7, x6, #4
     1cc:	add	x2, x0, x7
     1d0:	ldr	x8, [x2, #8]
     1d4:	cmp	x4, x8
     1d8:	b.ls	20c <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_+0x118>  // b.plast
     1dc:	lsl	x5, x5, #4
     1e0:	add	x8, x0, x5
     1e4:	ldr	w7, [x0, x7]
     1e8:	str	w7, [x0, x5]
     1ec:	ldr	x2, [x2, #8]
     1f0:	str	x2, [x8, #8]
     1f4:	sub	x2, x6, #0x1
     1f8:	add	x2, x2, x2, lsr #63
     1fc:	asr	x2, x2, #1
     200:	mov	x5, x6
     204:	cmp	x1, x6
     208:	b.lt	1c4 <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_+0xd0>  // b.tstop
     20c:	lsl	x5, x5, #4
     210:	add	x1, x0, x5
     214:	str	w3, [x0, x5]
     218:	str	x4, [x1, #8]
     21c:	ret
     220:	tbz	w2, #0, 188 <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_+0x94>
     224:	mov	x5, x1
     228:	b	20c <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_+0x118>

000000000000022c <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_>:
     22c:	stp	x29, x30, [sp, #-80]!
     230:	mov	x29, sp
     234:	stp	x19, x20, [sp, #16]
     238:	mov	x19, x0
     23c:	sub	x0, x1, x0
     240:	cmp	x0, #0x100
     244:	b.le	4ac <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x280>
     248:	stp	x21, x22, [sp, #32]
     24c:	stp	x23, x24, [sp, #48]
     250:	mov	x21, x2
     254:	mov	w22, w3
     258:	cbz	x2, 4b8 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x28c>
     25c:	add	x23, x19, #0x10
     260:	b	444 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x218>
     264:	ldp	x21, x22, [sp, #32]
     268:	ldp	x23, x24, [sp, #48]
     26c:	ldr	x25, [sp, #64]
     270:	b	4ac <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x280>
     274:	sub	x23, x23, #0x1
     278:	ldp	x0, x1, [x25], #-16
     27c:	mov	w5, w22
     280:	mov	x3, x0
     284:	mov	x4, x1
     288:	mov	x2, x21
     28c:	mov	x1, x23
     290:	mov	x0, x19
     294:	bl	f4 <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_>
     298:	cbnz	x23, 274 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x48>
     29c:	sub	x0, x20, x19
     2a0:	cmp	x0, #0x10
     2a4:	b.le	264 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x38>
     2a8:	ldp	x0, x1, [x20, #-16]!
     2ac:	ldr	w2, [x19]
     2b0:	str	w2, [x20]
     2b4:	ldr	x2, [x19, #8]
     2b8:	str	x2, [x20, #8]
     2bc:	sub	x21, x20, x19
     2c0:	mov	w5, w24
     2c4:	mov	x3, x0
     2c8:	mov	x4, x1
     2cc:	asr	x2, x21, #4
     2d0:	mov	x1, #0x0                   	// #0
     2d4:	mov	x0, x19
     2d8:	bl	f4 <_ZSt13__adjust_heapIPN4llvm3mca8WriteRefElS2_N9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_SJ_T1_T2_>
     2dc:	cmp	x21, #0x10
     2e0:	b.gt	2a8 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x7c>
     2e4:	ldp	x21, x22, [sp, #32]
     2e8:	ldp	x23, x24, [sp, #48]
     2ec:	ldr	x25, [sp, #64]
     2f0:	b	4ac <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x280>
     2f4:	cmp	x2, x5
     2f8:	b.cs	320 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0xf4>  // b.hs, b.nlast
     2fc:	ldr	w2, [x19]
     300:	ldr	x0, [x19, #8]
     304:	ldur	w3, [x1, #-16]
     308:	str	w3, [x19]
     30c:	ldur	x3, [x1, #-8]
     310:	str	x3, [x19, #8]
     314:	stur	w2, [x1, #-16]
     318:	stur	x0, [x1, #-8]
     31c:	b	498 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x26c>
     320:	ldr	w3, [x19]
     324:	ldr	x0, [x19, #8]
     328:	ldr	w4, [x19, #16]
     32c:	str	w4, [x19]
     330:	str	x2, [x19, #8]
     334:	str	w3, [x19, #16]
     338:	str	x0, [x19, #24]
     33c:	b	498 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x26c>
     340:	ldur	x5, [x1, #-8]
     344:	cmp	x2, x5
     348:	b.cs	36c <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x140>  // b.hs, b.nlast
     34c:	ldr	w3, [x19]
     350:	ldr	x0, [x19, #8]
     354:	ldr	w4, [x19, #16]
     358:	str	w4, [x19]
     35c:	str	x2, [x19, #8]
     360:	str	w3, [x19, #16]
     364:	str	x0, [x19, #24]
     368:	b	498 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x26c>
     36c:	cmp	x4, x5
     370:	b.cs	398 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x16c>  // b.hs, b.nlast
     374:	ldr	w2, [x19]
     378:	ldr	x0, [x19, #8]
     37c:	ldur	w3, [x1, #-16]
     380:	str	w3, [x19]
     384:	ldur	x3, [x1, #-8]
     388:	str	x3, [x19, #8]
     38c:	stur	w2, [x1, #-16]
     390:	stur	x0, [x1, #-8]
     394:	b	498 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x26c>
     398:	ldr	w4, [x19]
     39c:	ldr	x2, [x19, #8]
     3a0:	ldr	w5, [x19, x0]
     3a4:	str	w5, [x19]
     3a8:	ldr	x5, [x3, #8]
     3ac:	str	x5, [x19, #8]
     3b0:	str	w4, [x19, x0]
     3b4:	str	x2, [x3, #8]
     3b8:	b	498 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x26c>
     3bc:	sub	x0, x0, #0x10
     3c0:	ldr	x4, [x0, #8]
     3c4:	cmp	x3, x4
     3c8:	b.cc	3bc <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x190>  // b.lo, b.ul, b.last
     3cc:	cmp	x0, x20
     3d0:	b.ls	420 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x1f4>  // b.plast
     3d4:	ldr	w3, [x20]
     3d8:	ldr	w4, [x0]
     3dc:	str	w4, [x20]
     3e0:	ldr	x4, [x0, #8]
     3e4:	str	x4, [x20, #8]
     3e8:	str	w3, [x0]
     3ec:	str	x5, [x0, #8]
     3f0:	mov	x4, x0
     3f4:	add	x2, x2, #0x10
     3f8:	mov	x20, x2
     3fc:	ldr	x5, [x2, #8]
     400:	ldr	x3, [x19, #8]
     404:	cmp	x5, x3
     408:	b.cc	3f4 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x1c8>  // b.lo, b.ul, b.last
     40c:	sub	x0, x4, #0x10
     410:	ldur	x4, [x4, #-8]
     414:	cmp	x4, x3
     418:	b.hi	3bc <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x190>  // b.pmore
     41c:	b	3cc <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x1a0>
     420:	mov	w3, w22
     424:	mov	x2, x21
     428:	mov	x0, x20
     42c:	bl	22c <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_>
     430:	sub	x0, x20, x19
     434:	cmp	x0, #0x100
     438:	b.le	4a4 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x278>
     43c:	cbz	x21, 4c4 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x298>
     440:	mov	x1, x20
     444:	sub	x21, x21, #0x1
     448:	lsr	x2, x0, #63
     44c:	add	x0, x2, x0, asr #4
     450:	asr	x0, x0, #1
     454:	lsl	x0, x0, #4
     458:	add	x3, x19, x0
     45c:	ldr	x2, [x19, #24]
     460:	ldr	x4, [x3, #8]
     464:	cmp	x2, x4
     468:	b.cs	340 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x114>  // b.hs, b.nlast
     46c:	ldur	x5, [x1, #-8]
     470:	cmp	x4, x5
     474:	b.cs	2f4 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0xc8>  // b.hs, b.nlast
     478:	ldr	w4, [x19]
     47c:	ldr	x2, [x19, #8]
     480:	ldr	w5, [x19, x0]
     484:	str	w5, [x19]
     488:	ldr	x5, [x3, #8]
     48c:	str	x5, [x19, #8]
     490:	str	w4, [x19, x0]
     494:	str	x2, [x3, #8]
     498:	mov	x2, x23
     49c:	mov	x4, x1
     4a0:	b	3f8 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x1cc>
     4a4:	ldp	x21, x22, [sp, #32]
     4a8:	ldp	x23, x24, [sp, #48]
     4ac:	ldp	x19, x20, [sp, #16]
     4b0:	ldp	x29, x30, [sp], #80
     4b4:	ret
     4b8:	str	x25, [sp, #64]
     4bc:	mov	x20, x1
     4c0:	b	4c8 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x29c>
     4c4:	str	x25, [sp, #64]
     4c8:	mov	w24, w22
     4cc:	asr	x21, x0, #4
     4d0:	sub	x23, x21, #0x2
     4d4:	add	x23, x23, x23, lsr #63
     4d8:	asr	x23, x23, #1
     4dc:	add	x25, x19, x23, lsl #4
     4e0:	b	278 <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_+0x4c>

00000000000004e4 <_ZN4llvm3mca12RegisterFile10cycleStartEv>:
     4e4:	ldr	x1, [x0, #16]
     4e8:	ldr	w0, [x0, #24]
     4ec:	add	x0, x0, x0, lsl #2
     4f0:	add	x0, x1, x0, lsl #2
     4f4:	cmp	x0, x1
     4f8:	b.eq	50c <_ZN4llvm3mca12RegisterFile10cycleStartEv+0x28>  // b.none
     4fc:	str	wzr, [x1, #12]
     500:	add	x1, x1, #0x14
     504:	cmp	x1, x0
     508:	b.ne	4fc <_ZN4llvm3mca12RegisterFile10cycleStartEv+0x18>  // b.any
     50c:	ret

0000000000000510 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE>:
     510:	stp	x29, x30, [sp, #-144]!
     514:	mov	x29, sp
     518:	stp	x19, x20, [sp, #16]
     51c:	stp	x21, x22, [sp, #32]
     520:	mov	x20, x0
     524:	mov	x22, x1
     528:	mov	x21, x2
     52c:	mov	x19, x3
     530:	ldr	w0, [x0, #24]
     534:	mov	w1, w0
     538:	str	w0, [sp, #100]
     53c:	ldr	w0, [x20, #28]
     540:	cmp	w1, w0
     544:	b.cs	5d8 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0xc8>  // b.hs, b.nlast
     548:	ldrh	w4, [x22, #14]
     54c:	ldrb	w3, [x22, #16]
     550:	ldr	w0, [x20, #24]
     554:	add	x0, x0, x0, lsl #2
     558:	lsl	x0, x0, #2
     55c:	ldr	x2, [x20, #16]
     560:	add	x1, x2, x0
     564:	ldrh	w5, [x22, #8]
     568:	str	w5, [x2, x0]
     56c:	str	wzr, [x1, #4]
     570:	str	w4, [x1, #8]
     574:	str	wzr, [x1, #12]
     578:	strb	w3, [x1, #16]
     57c:	ldr	w0, [x20, #24]
     580:	mov	w1, w0
     584:	add	x1, x1, #0x1
     588:	ldr	w2, [x20, #28]
     58c:	cmp	x1, x2
     590:	b.hi	5f0 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0xe0>  // b.pmore
     594:	add	w0, w0, #0x1
     598:	str	w0, [x20, #24]
     59c:	cbz	w0, 61c <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x10c>
     5a0:	cbz	x19, a1c <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x50c>
     5a4:	add	x19, x19, x19, lsl #1
     5a8:	add	x0, x21, x19, lsl #2
     5ac:	str	x0, [sp, #136]
     5b0:	cmp	x0, x21
     5b4:	b.eq	a1c <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x50c>  // b.none
     5b8:	stp	x23, x24, [sp, #48]
     5bc:	stp	x25, x26, [sp, #64]
     5c0:	stp	x27, x28, [sp, #80]
     5c4:	str	x21, [sp, #120]
     5c8:	mov	x26, #0x0                   	// #0
     5cc:	mov	x22, #0x0                   	// #0
     5d0:	mov	x19, x22
     5d4:	b	9cc <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x4bc>
     5d8:	mov	x3, #0x14                  	// #20
     5dc:	mov	x2, #0x0                   	// #0
     5e0:	add	x1, x20, #0x20
     5e4:	add	x0, x20, #0x10
     5e8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     5ec:	b	548 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x38>
     5f0:	stp	x23, x24, [sp, #48]
     5f4:	stp	x25, x26, [sp, #64]
     5f8:	stp	x27, x28, [sp, #80]
     5fc:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     600:	add	x3, x3, #0x0
     604:	mov	w2, #0x43                  	// #67
     608:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     60c:	add	x1, x1, #0x0
     610:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     614:	add	x0, x0, #0x0
     618:	bl	0 <__assert_fail>
     61c:	stp	x23, x24, [sp, #48]
     620:	stp	x25, x26, [sp, #64]
     624:	stp	x27, x28, [sp, #80]
     628:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     62c:	add	x3, x3, #0x0
     630:	mov	w2, #0xa7                  	// #167
     634:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     638:	add	x1, x1, #0x0
     63c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     640:	add	x0, x0, #0x0
     644:	bl	0 <__assert_fail>
     648:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     64c:	add	x3, x3, #0x0
     650:	mov	w2, #0x219                 	// #537
     654:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     658:	add	x1, x1, #0x0
     65c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     660:	add	x0, x0, #0x0
     664:	bl	0 <__assert_fail>
     668:	bl	0 <_ZN4llvm4errsEv>
     66c:	mov	x27, x0
     670:	ldr	x1, [x0, #24]
     674:	ldr	x0, [x0, #16]
     678:	sub	x0, x0, x1
     67c:	cmp	x0, #0x11
     680:	b.ls	6ac <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x19c>  // b.plast
     684:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     688:	add	x0, x0, #0x0
     68c:	ldp	x2, x3, [x0]
     690:	stp	x2, x3, [x1]
     694:	ldrh	w0, [x0, #16]
     698:	strh	w0, [x1, #16]
     69c:	ldr	x0, [x27, #24]
     6a0:	add	x0, x0, #0x12
     6a4:	str	x0, [x27, #24]
     6a8:	b	6c4 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x1b4>
     6ac:	mov	x2, #0x12                  	// #18
     6b0:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     6b4:	add	x1, x1, #0x0
     6b8:	mov	x0, x27
     6bc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     6c0:	mov	x27, x0
     6c4:	ldr	x0, [x20, #8]
     6c8:	ldr	x1, [x0, #64]
     6cc:	ldr	w2, [x0, #8]
     6d0:	cmp	w23, w2
     6d4:	b.cs	73c <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x22c>  // b.hs, b.nlast
     6d8:	ldr	x2, [x0]
     6dc:	add	x0, x24, x24, lsl #1
     6e0:	lsl	x0, x0, #3
     6e4:	ldr	w0, [x2, x0]
     6e8:	adds	x0, x1, x0
     6ec:	str	x0, [sp, #112]
     6f0:	b.eq	76c <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x25c>  // b.none
     6f4:	bl	0 <strlen>
     6f8:	mov	x2, x0
     6fc:	str	x0, [sp, #128]
     700:	ldr	x0, [x27, #24]
     704:	ldr	x1, [x27, #16]
     708:	sub	x1, x1, x0
     70c:	cmp	x2, x1
     710:	b.hi	75c <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x24c>  // b.pmore
     714:	ldr	x1, [sp, #128]
     718:	cbz	x1, 76c <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x25c>
     71c:	mov	x2, x1
     720:	ldr	x1, [sp, #112]
     724:	bl	0 <memcpy>
     728:	ldr	x0, [x27, #24]
     72c:	ldr	x1, [sp, #128]
     730:	add	x0, x0, x1
     734:	str	x0, [x27, #24]
     738:	b	76c <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x25c>
     73c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     740:	add	x3, x3, #0x0
     744:	mov	w2, #0x1b8                 	// #440
     748:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     74c:	add	x1, x1, #0x0
     750:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     754:	add	x0, x0, #0x0
     758:	bl	0 <__assert_fail>
     75c:	ldr	x1, [sp, #112]
     760:	mov	x0, x27
     764:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     768:	mov	x27, x0
     76c:	ldr	x1, [x27, #24]
     770:	ldr	x0, [x27, #16]
     774:	sub	x0, x0, x1
     778:	cmp	x0, #0x23
     77c:	b.ls	7b0 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x2a0>  // b.plast
     780:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     784:	add	x0, x0, #0x0
     788:	ldp	x2, x3, [x0]
     78c:	stp	x2, x3, [x1]
     790:	ldp	x2, x3, [x0, #16]
     794:	stp	x2, x3, [x1, #16]
     798:	ldr	w0, [x0, #32]
     79c:	str	w0, [x1, #32]
     7a0:	ldr	x0, [x27, #24]
     7a4:	add	x0, x0, #0x24
     7a8:	str	x0, [x27, #24]
     7ac:	b	94c <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x43c>
     7b0:	mov	x2, #0x24                  	// #36
     7b4:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     7b8:	add	x1, x1, #0x0
     7bc:	mov	x0, x27
     7c0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     7c4:	b	94c <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x43c>
     7c8:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     7cc:	add	x3, x3, #0x0
     7d0:	mov	w2, #0x1b8                 	// #440
     7d4:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     7d8:	add	x1, x1, #0x0
     7dc:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     7e0:	add	x0, x0, #0x0
     7e4:	bl	0 <__assert_fail>
     7e8:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     7ec:	add	x3, x3, #0x0
     7f0:	mov	w2, #0xd1                  	// #209
     7f4:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     7f8:	add	x1, x1, #0x0
     7fc:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     800:	add	x0, x0, #0x0
     804:	bl	0 <__assert_fail>
     808:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     80c:	add	x3, x3, #0x0
     810:	mov	w2, #0x1b8                 	// #440
     814:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     818:	add	x1, x1, #0x0
     81c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     820:	add	x0, x0, #0x0
     824:	bl	0 <__assert_fail>
     828:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     82c:	add	x3, x3, #0x0
     830:	mov	w2, #0xd1                  	// #209
     834:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     838:	add	x1, x1, #0x0
     83c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     840:	add	x0, x0, #0x0
     844:	bl	0 <__assert_fail>
     848:	ldr	w0, [x21, #16]
     84c:	str	w0, [x4, #16]
     850:	ldr	w0, [x21, #20]
     854:	str	w0, [x4, #20]
     858:	strh	w23, [x4, #24]
     85c:	ldrh	w0, [x8]
     860:	add	w2, w2, w0
     864:	and	w2, w2, #0xffff
     868:	add	x7, x7, #0x2
     86c:	mov	x1, x22
     870:	cbnz	w0, 878 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x368>
     874:	mov	x7, x1
     878:	mov	x8, x7
     87c:	cbz	x7, 914 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x404>
     880:	and	x1, x2, #0xffff
     884:	ubfiz	x4, x2, #5, #16
     888:	ldr	x0, [x20, #112]
     88c:	add	x4, x0, x4
     890:	ldr	w0, [x4, #16]
     894:	cbnz	w0, 85c <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x34c>
     898:	ldrh	w6, [x4, #24]
     89c:	cbz	w6, 848 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x338>
     8a0:	ldr	x0, [x20, #8]
     8a4:	ldr	x3, [x0, #48]
     8a8:	ldr	w5, [x0, #8]
     8ac:	cmp	w2, w5
     8b0:	b.cs	808 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x2f8>  // b.hs, b.nlast
     8b4:	ldr	x0, [x0]
     8b8:	add	x1, x1, x1, lsl #1
     8bc:	add	x1, x0, x1, lsl #3
     8c0:	ldr	w0, [x1, #8]
     8c4:	lsl	x0, x0, #1
     8c8:	adds	x5, x3, x0
     8cc:	b.eq	828 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x318>  // b.none
     8d0:	ldrh	w1, [x3, x0]
     8d4:	add	w0, w2, w1
     8d8:	and	w0, w0, #0xffff
     8dc:	add	x5, x5, #0x2
     8e0:	cmp	w1, #0x0
     8e4:	csel	x5, x5, x26, ne  // ne = any
     8e8:	mov	x1, x5
     8ec:	cbz	x1, 85c <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x34c>
     8f0:	cmp	w6, w0
     8f4:	b.eq	848 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x338>  // b.none
     8f8:	ldrh	w3, [x1]
     8fc:	add	w0, w0, w3
     900:	and	w0, w0, #0xffff
     904:	add	x1, x1, #0x2
     908:	mov	x5, x19
     90c:	cbz	w3, 8e8 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x3d8>
     910:	b	8ec <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x3dc>
     914:	add	x25, x25, #0x2
     918:	ldr	x0, [sp, #104]
     91c:	cmp	x0, x25
     920:	b.eq	9b4 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x4a4>  // b.none
     924:	ldrh	w23, [x25]
     928:	and	x24, x23, #0xffff
     92c:	ubfiz	x0, x23, #5, #16
     930:	ldr	x21, [x20, #112]
     934:	add	x21, x21, x0
     938:	ldr	w0, [x21, #16]
     93c:	cmp	w0, #0x0
     940:	ldr	w1, [sp, #100]
     944:	ccmp	w0, w1, #0x4, ne  // ne = any
     948:	b.ne	668 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x158>  // b.any
     94c:	ldr	w0, [x28, #4]
     950:	ldr	w1, [sp, #100]
     954:	str	w1, [x21, #16]
     958:	str	w0, [x21, #20]
     95c:	strh	w23, [x21, #24]
     960:	ldrb	w0, [x28, #8]
     964:	strb	w0, [x21, #28]
     968:	ldr	x0, [x20, #8]
     96c:	ldr	x2, [x0, #48]
     970:	ldr	w1, [x0, #8]
     974:	cmp	w23, w1
     978:	b.cs	7c8 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x2b8>  // b.hs, b.nlast
     97c:	ldr	x0, [x0]
     980:	add	x24, x24, x24, lsl #1
     984:	add	x0, x0, x24, lsl #3
     988:	ldr	w0, [x0, #4]
     98c:	lsl	x0, x0, #1
     990:	adds	x1, x2, x0
     994:	b.eq	7e8 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x2d8>  // b.none
     998:	ldrh	w0, [x2, x0]
     99c:	add	w2, w23, w0
     9a0:	and	w2, w2, #0xffff
     9a4:	add	x1, x1, #0x2
     9a8:	cmp	w0, #0x0
     9ac:	csel	x1, x1, x26, ne  // ne = any
     9b0:	b	874 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x364>
     9b4:	ldr	x0, [sp, #120]
     9b8:	add	x0, x0, #0xc
     9bc:	str	x0, [sp, #120]
     9c0:	ldr	x1, [sp, #136]
     9c4:	cmp	x1, x0
     9c8:	b.eq	a10 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x500>  // b.none
     9cc:	ldr	x2, [x20, #8]
     9d0:	ldr	x0, [sp, #120]
     9d4:	mov	x28, x0
     9d8:	ldr	w0, [x0]
     9dc:	ldr	x1, [x2, #24]
     9e0:	ldr	w2, [x2, #32]
     9e4:	cmp	w0, w2
     9e8:	b.cs	648 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x138>  // b.hs, b.nlast
     9ec:	ubfiz	x0, x0, #5, #32
     9f0:	add	x2, x1, x0
     9f4:	ldr	x25, [x1, x0]
     9f8:	ldrh	w0, [x2, #20]
     9fc:	add	x0, x25, x0, lsl #1
     a00:	str	x0, [sp, #104]
     a04:	cmp	x0, x25
     a08:	b.ne	924 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x414>  // b.any
     a0c:	b	9b4 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE+0x4a4>
     a10:	ldp	x23, x24, [sp, #48]
     a14:	ldp	x25, x26, [sp, #64]
     a18:	ldp	x27, x28, [sp, #80]
     a1c:	ldp	x19, x20, [sp, #16]
     a20:	ldp	x21, x22, [sp, #32]
     a24:	ldp	x29, x30, [sp], #144
     a28:	ret

0000000000000a2c <_ZN4llvm3mca12RegisterFile10initializeERKNS_12MCSchedModelEj>:
     a2c:	stp	x29, x30, [sp, #-48]!
     a30:	mov	x29, sp
     a34:	stp	x19, x20, [sp, #16]
     a38:	stp	x21, x22, [sp, #32]
     a3c:	mov	x21, x0
     a40:	mov	x19, x1
     a44:	mov	w20, w2
     a48:	ldr	w1, [x0, #24]
     a4c:	ldr	w0, [x0, #28]
     a50:	cmp	w1, w0
     a54:	b.cs	b14 <_ZN4llvm3mca12RegisterFile10initializeERKNS_12MCSchedModelEj+0xe8>  // b.hs, b.nlast
     a58:	ldr	w0, [x21, #24]
     a5c:	add	x0, x0, x0, lsl #2
     a60:	lsl	x0, x0, #2
     a64:	ldr	x1, [x21, #16]
     a68:	add	x3, x1, x0
     a6c:	str	w20, [x1, x0]
     a70:	str	wzr, [x3, #4]
     a74:	str	wzr, [x3, #8]
     a78:	str	wzr, [x3, #12]
     a7c:	strb	wzr, [x3, #16]
     a80:	ldr	w0, [x21, #24]
     a84:	mov	w1, w0
     a88:	add	x1, x1, #0x1
     a8c:	ldr	w2, [x21, #28]
     a90:	cmp	x1, x2
     a94:	b.hi	b2c <_ZN4llvm3mca12RegisterFile10initializeERKNS_12MCSchedModelEj+0x100>  // b.pmore
     a98:	add	w0, w0, #0x1
     a9c:	str	w0, [x21, #24]
     aa0:	cbz	w0, b4c <_ZN4llvm3mca12RegisterFile10initializeERKNS_12MCSchedModelEj+0x120>
     aa4:	ldr	x20, [x19, #64]
     aa8:	cbz	x20, b04 <_ZN4llvm3mca12RegisterFile10initializeERKNS_12MCSchedModelEj+0xd8>
     aac:	ldr	w0, [x20, #16]
     ab0:	cmp	w0, #0x1
     ab4:	b.ls	b04 <_ZN4llvm3mca12RegisterFile10initializeERKNS_12MCSchedModelEj+0xd8>  // b.plast
     ab8:	sub	w0, w0, #0x2
     abc:	add	x0, x0, x0, lsl #1
     ac0:	lsl	x22, x0, #3
     ac4:	add	x22, x22, #0x30
     ac8:	mov	x19, #0x18                  	// #24
     acc:	ldr	x1, [x20, #8]
     ad0:	add	x1, x1, x19
     ad4:	ldrh	w2, [x1, #8]
     ad8:	cbz	w2, b6c <_ZN4llvm3mca12RegisterFile10initializeERKNS_12MCSchedModelEj+0x140>
     adc:	ldrh	w2, [x1, #12]
     ae0:	add	x2, x2, x2, lsl #1
     ae4:	ldr	x3, [x20, #24]
     ae8:	add	x2, x3, x2, lsl #2
     aec:	ldrh	w3, [x1, #10]
     af0:	mov	x0, x21
     af4:	bl	510 <_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE>
     af8:	add	x19, x19, #0x18
     afc:	cmp	x19, x22
     b00:	b.ne	acc <_ZN4llvm3mca12RegisterFile10initializeERKNS_12MCSchedModelEj+0xa0>  // b.any
     b04:	ldp	x19, x20, [sp, #16]
     b08:	ldp	x21, x22, [sp, #32]
     b0c:	ldp	x29, x30, [sp], #48
     b10:	ret
     b14:	mov	x3, #0x14                  	// #20
     b18:	mov	x2, #0x0                   	// #0
     b1c:	add	x1, x21, #0x20
     b20:	add	x0, x21, #0x10
     b24:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     b28:	b	a58 <_ZN4llvm3mca12RegisterFile10initializeERKNS_12MCSchedModelEj+0x2c>
     b2c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     b30:	add	x3, x3, #0x0
     b34:	mov	w2, #0x43                  	// #67
     b38:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     b3c:	add	x1, x1, #0x0
     b40:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     b44:	add	x0, x0, #0x0
     b48:	bl	0 <__assert_fail>
     b4c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     b50:	add	x3, x3, #0x0
     b54:	mov	w2, #0xa7                  	// #167
     b58:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     b5c:	add	x1, x1, #0x0
     b60:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     b64:	add	x0, x0, #0x0
     b68:	bl	0 <__assert_fail>
     b6c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     b70:	add	x3, x3, #0x0
     b74:	mov	w2, #0x32                  	// #50
     b78:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     b7c:	add	x1, x1, #0x0
     b80:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     b84:	add	x0, x0, #0x0
     b88:	bl	0 <__assert_fail>

0000000000000b8c <_ZN4llvm3mca12RegisterFileC1ERKNS_12MCSchedModelERKNS_14MCRegisterInfoEj>:
     b8c:	stp	x29, x30, [sp, #-64]!
     b90:	mov	x29, sp
     b94:	stp	x19, x20, [sp, #16]
     b98:	stp	x21, x22, [sp, #32]
     b9c:	stp	x23, x24, [sp, #48]
     ba0:	mov	x19, x0
     ba4:	mov	x22, x1
     ba8:	mov	x21, x2
     bac:	mov	w23, w3
     bb0:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     bb4:	ldr	x0, [x0]
     bb8:	add	x0, x0, #0x10
     bbc:	str	x0, [x19]
     bc0:	str	x2, [x19, #8]
     bc4:	add	x0, x19, #0x20
     bc8:	str	x0, [x19, #16]
     bcc:	str	wzr, [x19, #24]
     bd0:	mov	w0, #0x4                   	// #4
     bd4:	str	w0, [x19, #28]
     bd8:	ldr	w4, [x2, #8]
     bdc:	adrp	x0, 0 <_ZN4llvm3mca8WriteRef11INVALID_IIDE>
     be0:	ldr	x0, [x0]
     be4:	ldr	w24, [x0]
     be8:	str	xzr, [x19, #112]
     bec:	str	xzr, [x19, #120]
     bf0:	str	xzr, [x19, #128]
     bf4:	cbz	x4, cb0 <_ZN4llvm3mca12RegisterFileC1ERKNS_12MCSchedModelERKNS_14MCRegisterInfoEj+0x124>
     bf8:	lsl	x20, x4, #5
     bfc:	mov	x0, x20
     c00:	bl	0 <_Znwm>
     c04:	str	x0, [x19, #112]
     c08:	add	x4, x0, x20
     c0c:	str	x4, [x19, #128]
     c10:	mov	w1, #0x1                   	// #1
     c14:	str	w24, [x0]
     c18:	str	xzr, [x0, #8]
     c1c:	str	wzr, [x0, #16]
     c20:	str	w1, [x0, #20]
     c24:	strh	wzr, [x0, #24]
     c28:	strh	wzr, [x0, #26]
     c2c:	strb	wzr, [x0, #28]
     c30:	add	x0, x0, #0x20
     c34:	cmp	x4, x0
     c38:	b.ne	c14 <_ZN4llvm3mca12RegisterFileC1ERKNS_12MCSchedModelERKNS_14MCRegisterInfoEj+0x88>  // b.any
     c3c:	str	x4, [x19, #120]
     c40:	ldr	w0, [x21, #8]
     c44:	str	w0, [x19, #144]
     c48:	cbz	w0, c7c <_ZN4llvm3mca12RegisterFileC1ERKNS_12MCSchedModelERKNS_14MCRegisterInfoEj+0xf0>
     c4c:	cmp	w0, #0x40
     c50:	b.hi	c9c <_ZN4llvm3mca12RegisterFileC1ERKNS_12MCSchedModelERKNS_14MCRegisterInfoEj+0x110>  // b.pmore
     c54:	str	xzr, [x19, #136]
     c58:	mov	w2, w23
     c5c:	mov	x1, x22
     c60:	mov	x0, x19
     c64:	bl	a2c <_ZN4llvm3mca12RegisterFile10initializeERKNS_12MCSchedModelEj>
     c68:	ldp	x19, x20, [sp, #16]
     c6c:	ldp	x21, x22, [sp, #32]
     c70:	ldp	x23, x24, [sp, #48]
     c74:	ldp	x29, x30, [sp], #64
     c78:	ret
     c7c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     c80:	add	x3, x3, #0x0
     c84:	mov	w2, #0x117                 	// #279
     c88:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     c8c:	add	x1, x1, #0x0
     c90:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     c94:	add	x0, x0, #0x0
     c98:	bl	0 <__assert_fail>
     c9c:	mov	w2, #0x0                   	// #0
     ca0:	mov	x1, #0x0                   	// #0
     ca4:	add	x0, x19, #0x88
     ca8:	bl	0 <_ZN4llvm5APInt12initSlowCaseEmb>
     cac:	b	c58 <_ZN4llvm3mca12RegisterFileC1ERKNS_12MCSchedModelERKNS_14MCRegisterInfoEj+0xcc>
     cb0:	str	xzr, [x19, #112]
     cb4:	str	xzr, [x19, #128]
     cb8:	mov	x4, #0x0                   	// #0
     cbc:	b	c3c <_ZN4llvm3mca12RegisterFileC1ERKNS_12MCSchedModelERKNS_14MCRegisterInfoEj+0xb0>

0000000000000cc0 <_ZN4llvm3mca12RegisterFile16allocatePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE>:
     cc0:	stp	x29, x30, [sp, #-16]!
     cc4:	mov	x29, sp
     cc8:	ldr	w4, [x1]
     ccc:	ldr	w1, [x1, #4]
     cd0:	cbz	w4, d6c <_ZN4llvm3mca12RegisterFile16allocatePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE+0xac>
     cd4:	mov	w5, w4
     cd8:	ldr	w6, [x0, #24]
     cdc:	cmp	x6, w4, uxtw
     ce0:	b.ls	d2c <_ZN4llvm3mca12RegisterFile16allocatePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE+0x6c>  // b.plast
     ce4:	add	x4, x5, x5, lsl #2
     ce8:	ldr	x6, [x0, #16]
     cec:	add	x4, x6, x4, lsl #2
     cf0:	ldr	w6, [x4, #4]
     cf4:	add	w6, w6, w1
     cf8:	str	w6, [x4, #4]
     cfc:	cmp	x3, x5
     d00:	b.ls	d4c <_ZN4llvm3mca12RegisterFile16allocatePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE+0x8c>  // b.plast
     d04:	ldr	w3, [x2, x5, lsl #2]
     d08:	add	w3, w3, w1
     d0c:	str	w3, [x2, x5, lsl #2]
     d10:	ldr	w3, [x0, #24]
     d14:	cbz	w3, d9c <_ZN4llvm3mca12RegisterFile16allocatePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE+0xdc>
     d18:	ldr	x3, [x0, #16]
     d1c:	ldr	w0, [x3, #4]
     d20:	add	w0, w0, w1
     d24:	str	w0, [x3, #4]
     d28:	b	d88 <_ZN4llvm3mca12RegisterFile16allocatePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE+0xc8>
     d2c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     d30:	add	x3, x3, #0x0
     d34:	mov	w2, #0x95                  	// #149
     d38:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     d3c:	add	x1, x1, #0x0
     d40:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     d44:	add	x0, x0, #0x0
     d48:	bl	0 <__assert_fail>
     d4c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     d50:	add	x3, x3, #0x0
     d54:	mov	w2, #0x1ab                 	// #427
     d58:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     d5c:	add	x1, x1, #0x0
     d60:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     d64:	add	x0, x0, #0x0
     d68:	bl	0 <__assert_fail>
     d6c:	ldr	w4, [x0, #24]
     d70:	cbz	w4, d9c <_ZN4llvm3mca12RegisterFile16allocatePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE+0xdc>
     d74:	ldr	x4, [x0, #16]
     d78:	ldr	w0, [x4, #4]
     d7c:	add	w0, w0, w1
     d80:	str	w0, [x4, #4]
     d84:	cbz	x3, dbc <_ZN4llvm3mca12RegisterFile16allocatePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE+0xfc>
     d88:	ldr	w0, [x2]
     d8c:	add	w1, w0, w1
     d90:	str	w1, [x2]
     d94:	ldp	x29, x30, [sp], #16
     d98:	ret
     d9c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     da0:	add	x3, x3, #0x0
     da4:	mov	w2, #0x95                  	// #149
     da8:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     dac:	add	x1, x1, #0x0
     db0:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     db4:	add	x0, x0, #0x0
     db8:	bl	0 <__assert_fail>
     dbc:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     dc0:	add	x3, x3, #0x0
     dc4:	mov	w2, #0x1ab                 	// #427
     dc8:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     dcc:	add	x1, x1, #0x0
     dd0:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     dd4:	add	x0, x0, #0x0
     dd8:	bl	0 <__assert_fail>

0000000000000ddc <_ZN4llvm3mca12RegisterFile12freePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE>:
     ddc:	stp	x29, x30, [sp, #-16]!
     de0:	mov	x29, sp
     de4:	ldr	w4, [x1]
     de8:	ldr	w1, [x1, #4]
     dec:	cbz	w4, e88 <_ZN4llvm3mca12RegisterFile12freePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE+0xac>
     df0:	mov	w5, w4
     df4:	ldr	w6, [x0, #24]
     df8:	cmp	x6, w4, uxtw
     dfc:	b.ls	e48 <_ZN4llvm3mca12RegisterFile12freePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE+0x6c>  // b.plast
     e00:	add	x4, x5, x5, lsl #2
     e04:	ldr	x6, [x0, #16]
     e08:	add	x4, x6, x4, lsl #2
     e0c:	ldr	w6, [x4, #4]
     e10:	sub	w6, w6, w1
     e14:	str	w6, [x4, #4]
     e18:	cmp	x3, x5
     e1c:	b.ls	e68 <_ZN4llvm3mca12RegisterFile12freePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE+0x8c>  // b.plast
     e20:	ldr	w3, [x2, x5, lsl #2]
     e24:	add	w3, w3, w1
     e28:	str	w3, [x2, x5, lsl #2]
     e2c:	ldr	w3, [x0, #24]
     e30:	cbz	w3, eb8 <_ZN4llvm3mca12RegisterFile12freePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE+0xdc>
     e34:	ldr	x3, [x0, #16]
     e38:	ldr	w0, [x3, #4]
     e3c:	sub	w0, w0, w1
     e40:	str	w0, [x3, #4]
     e44:	b	ea4 <_ZN4llvm3mca12RegisterFile12freePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE+0xc8>
     e48:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     e4c:	add	x3, x3, #0x0
     e50:	mov	w2, #0x95                  	// #149
     e54:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     e58:	add	x1, x1, #0x0
     e5c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     e60:	add	x0, x0, #0x0
     e64:	bl	0 <__assert_fail>
     e68:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     e6c:	add	x3, x3, #0x0
     e70:	mov	w2, #0x1ab                 	// #427
     e74:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     e78:	add	x1, x1, #0x0
     e7c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     e80:	add	x0, x0, #0x0
     e84:	bl	0 <__assert_fail>
     e88:	ldr	w4, [x0, #24]
     e8c:	cbz	w4, eb8 <_ZN4llvm3mca12RegisterFile12freePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE+0xdc>
     e90:	ldr	x4, [x0, #16]
     e94:	ldr	w0, [x4, #4]
     e98:	sub	w0, w0, w1
     e9c:	str	w0, [x4, #4]
     ea0:	cbz	x3, ed8 <_ZN4llvm3mca12RegisterFile12freePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE+0xfc>
     ea4:	ldr	w0, [x2]
     ea8:	add	w1, w0, w1
     eac:	str	w1, [x2]
     eb0:	ldp	x29, x30, [sp], #16
     eb4:	ret
     eb8:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     ebc:	add	x3, x3, #0x0
     ec0:	mov	w2, #0x95                  	// #149
     ec4:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     ec8:	add	x1, x1, #0x0
     ecc:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     ed0:	add	x0, x0, #0x0
     ed4:	bl	0 <__assert_fail>
     ed8:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     edc:	add	x3, x3, #0x0
     ee0:	mov	w2, #0x1ab                 	// #427
     ee4:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     ee8:	add	x1, x1, #0x0
     eec:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
     ef0:	add	x0, x0, #0x0
     ef4:	bl	0 <__assert_fail>

0000000000000ef8 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE>:
     ef8:	stp	x29, x30, [sp, #-112]!
     efc:	mov	x29, sp
     f00:	stp	x19, x20, [sp, #16]
     f04:	stp	x21, x22, [sp, #32]
     f08:	stp	x23, x24, [sp, #48]
     f0c:	stp	x25, x26, [sp, #64]
     f10:	stp	x27, x28, [sp, #80]
     f14:	str	x4, [sp, #104]
     f18:	ldrh	w19, [x2, #12]
     f1c:	cbz	w19, 106c <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x174>
     f20:	mov	x20, x0
     f24:	mov	x27, x1
     f28:	mov	x24, x2
     f2c:	mov	x28, x3
     f30:	mov	w25, w1
     f34:	mov	x26, x2
     f38:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
     f3c:	ldr	x0, [x0]
     f40:	ldrb	w0, [x0]
     f44:	cbnz	w0, 108c <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x194>
     f48:	ldrb	w23, [x24, #21]
     f4c:	ldrb	w22, [x24, #22]
     f50:	cmp	w22, #0x0
     f54:	ccmp	w23, #0x0, #0x0, eq  // eq = none
     f58:	cset	w4, eq  // eq = none
     f5c:	ubfiz	x0, x19, #5, #16
     f60:	ldr	x1, [x20, #112]
     f64:	add	x0, x1, x0
     f68:	ldr	w1, [x0, #16]
     f6c:	str	w1, [x24, #16]
     f70:	ldrh	w21, [x0, #24]
     f74:	cmp	w21, #0x0
     f78:	ccmp	w21, w19, #0x4, ne  // ne = any
     f7c:	b.ne	1230 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x338>  // b.any
     f80:	ldrb	w0, [x24, #20]
     f84:	mov	w21, w19
     f88:	cbnz	w0, f94 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x9c>
     f8c:	mov	w21, w19
     f90:	ldrh	w19, [x24, #12]
     f94:	cbz	w23, 1360 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x468>
     f98:	mov	w2, w19
     f9c:	ldr	w1, [x20, #144]
     fa0:	cmp	w19, w1
     fa4:	b.cs	12b0 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x3b8>  // b.hs, b.nlast
     fa8:	mov	x0, #0x1                   	// #1
     fac:	lsl	x0, x0, x19
     fb0:	cmp	w1, #0x40
     fb4:	b.hi	12d0 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x3d8>  // b.pmore
     fb8:	ldr	x1, [x20, #136]
     fbc:	orr	x0, x1, x0
     fc0:	str	x0, [x20, #136]
     fc4:	ldr	x0, [x20, #8]
     fc8:	ldr	x1, [x0, #48]
     fcc:	ldr	w3, [x0, #8]
     fd0:	cmp	w2, w3
     fd4:	b.cs	12e8 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x3f0>  // b.hs, b.nlast
     fd8:	ldr	x2, [x0]
     fdc:	ubfiz	x0, x19, #1, #16
     fe0:	add	x0, x0, w19, uxth
     fe4:	add	x0, x2, x0, lsl #3
     fe8:	ldr	w0, [x0, #4]
     fec:	lsl	x0, x0, #1
     ff0:	adds	x3, x1, x0
     ff4:	b.eq	1308 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x410>  // b.none
     ff8:	ldrh	w0, [x1, x0]
     ffc:	add	w19, w19, w0
    1000:	and	w19, w19, #0xffff
    1004:	add	x3, x3, #0x2
    1008:	cmp	w0, #0x0
    100c:	csel	x3, x3, xzr, ne  // ne = any
    1010:	mov	x8, #0x1                   	// #1
    1014:	mov	x7, #0x0                   	// #0
    1018:	mov	x0, x3
    101c:	mov	x3, x0
    1020:	cbz	x0, 14ec <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x5f4>
    1024:	mov	w2, w19
    1028:	ldr	w1, [x20, #144]
    102c:	cmp	w19, w1
    1030:	b.cs	1328 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x430>  // b.hs, b.nlast
    1034:	lsl	x5, x8, x19
    1038:	cmp	w1, #0x40
    103c:	b.hi	1348 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x450>  // b.pmore
    1040:	ldr	x1, [x20, #136]
    1044:	orr	x1, x1, x5
    1048:	str	x1, [x20, #136]
    104c:	ldrh	w2, [x3]
    1050:	add	w1, w2, w19
    1054:	and	w1, w1, #0xffff
    1058:	add	x0, x0, #0x2
    105c:	mov	x3, x7
    1060:	cbz	w2, 1018 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x120>
    1064:	mov	w19, w1
    1068:	b	101c <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x124>
    106c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1070:	add	x3, x3, #0x0
    1074:	mov	w2, #0x97                  	// #151
    1078:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    107c:	add	x1, x1, #0x0
    1080:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1084:	add	x0, x0, #0x0
    1088:	bl	0 <__assert_fail>
    108c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1090:	add	x0, x0, #0x0
    1094:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    1098:	and	w0, w0, #0xff
    109c:	cbz	w0, f48 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x50>
    10a0:	bl	0 <_ZN4llvm4dbgsEv>
    10a4:	ldr	x2, [x0, #24]
    10a8:	ldr	x1, [x0, #16]
    10ac:	sub	x1, x1, x2
    10b0:	cmp	x1, #0x20
    10b4:	b.ls	10e8 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x1f0>  // b.plast
    10b8:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    10bc:	add	x1, x1, #0x0
    10c0:	ldp	x4, x5, [x1]
    10c4:	stp	x4, x5, [x2]
    10c8:	ldp	x4, x5, [x1, #16]
    10cc:	stp	x4, x5, [x2, #16]
    10d0:	ldrb	w1, [x1, #32]
    10d4:	strb	w1, [x2, #32]
    10d8:	ldr	x1, [x0, #24]
    10dc:	add	x1, x1, #0x21
    10e0:	str	x1, [x0, #24]
    10e4:	b	10f8 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x200>
    10e8:	mov	x2, #0x21                  	// #33
    10ec:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    10f0:	add	x1, x1, #0x0
    10f4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    10f8:	mov	w1, w27
    10fc:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1100:	mov	x21, x0
    1104:	ldr	x1, [x0, #24]
    1108:	ldr	x0, [x0, #16]
    110c:	sub	x0, x0, x1
    1110:	cmp	x0, #0x1
    1114:	b.ls	1130 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x238>  // b.plast
    1118:	mov	w0, #0x202c                	// #8236
    111c:	strh	w0, [x1]
    1120:	ldr	x0, [x21, #24]
    1124:	add	x0, x0, #0x2
    1128:	str	x0, [x21, #24]
    112c:	b	1148 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x250>
    1130:	mov	x2, #0x2                   	// #2
    1134:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1138:	add	x1, x1, #0x0
    113c:	mov	x0, x21
    1140:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1144:	mov	x21, x0
    1148:	ldr	x0, [x20, #8]
    114c:	ldr	x22, [x0, #64]
    1150:	ldr	w1, [x0, #8]
    1154:	cmp	w19, w1
    1158:	b.cs	11b8 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x2c0>  // b.hs, b.nlast
    115c:	ldr	x1, [x0]
    1160:	ubfiz	x0, x19, #1, #16
    1164:	add	x0, x0, w19, uxth
    1168:	lsl	x0, x0, #3
    116c:	ldr	w0, [x1, x0]
    1170:	adds	x22, x22, x0
    1174:	b.eq	11ec <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x2f4>  // b.none
    1178:	mov	x0, x22
    117c:	bl	0 <strlen>
    1180:	mov	x23, x0
    1184:	ldr	x0, [x21, #24]
    1188:	ldr	x1, [x21, #16]
    118c:	sub	x1, x1, x0
    1190:	cmp	x23, x1
    1194:	b.hi	11d8 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x2e0>  // b.pmore
    1198:	cbz	x23, 11ec <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x2f4>
    119c:	mov	x2, x23
    11a0:	mov	x1, x22
    11a4:	bl	0 <memcpy>
    11a8:	ldr	x0, [x21, #24]
    11ac:	add	x23, x0, x23
    11b0:	str	x23, [x21, #24]
    11b4:	b	11ec <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x2f4>
    11b8:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    11bc:	add	x3, x3, #0x0
    11c0:	mov	w2, #0x1b8                 	// #440
    11c4:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    11c8:	add	x1, x1, #0x0
    11cc:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    11d0:	add	x0, x0, #0x0
    11d4:	bl	0 <__assert_fail>
    11d8:	mov	x2, x23
    11dc:	mov	x1, x22
    11e0:	mov	x0, x21
    11e4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    11e8:	mov	x21, x0
    11ec:	ldr	x1, [x21, #24]
    11f0:	ldr	x0, [x21, #16]
    11f4:	sub	x0, x0, x1
    11f8:	cmp	x0, #0x1
    11fc:	b.ls	1218 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x320>  // b.plast
    1200:	mov	w0, #0xa5d                 	// #2653
    1204:	strh	w0, [x1]
    1208:	ldr	x0, [x21, #24]
    120c:	add	x0, x0, #0x2
    1210:	str	x0, [x21, #24]
    1214:	b	f48 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x50>
    1218:	mov	x2, #0x2                   	// #2
    121c:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1220:	add	x1, x1, #0x0
    1224:	mov	x0, x21
    1228:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    122c:	b	f48 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x50>
    1230:	ldrb	w2, [x24, #20]
    1234:	cbnz	w2, 12a8 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x3b0>
    1238:	ubfiz	x1, x21, #5, #16
    123c:	ldr	x3, [x20, #112]
    1240:	add	x0, x3, x1
    1244:	ldr	x0, [x0, #8]
    1248:	cbz	x0, 1290 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x398>
    124c:	ldr	w1, [x3, x1]
    1250:	cmp	w27, w1
    1254:	b.eq	129c <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x3a4>  // b.none
    1258:	cbnz	w22, 1270 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x378>
    125c:	mov	x2, x24
    1260:	bl	0 <_ZN4llvm3mca10WriteState7addUserEjPS1_>
    1264:	mov	w4, w22
    1268:	mov	w19, w21
    126c:	b	f80 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x88>
    1270:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1274:	add	x3, x3, #0x0
    1278:	mov	w2, #0xbe                  	// #190
    127c:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1280:	add	x1, x1, #0x0
    1284:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1288:	add	x0, x0, #0x0
    128c:	bl	0 <__assert_fail>
    1290:	mov	w4, w2
    1294:	mov	w19, w21
    1298:	b	f8c <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x94>
    129c:	mov	w4, w2
    12a0:	mov	w19, w21
    12a4:	b	f8c <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x94>
    12a8:	mov	w19, w21
    12ac:	b	f94 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x9c>
    12b0:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    12b4:	add	x3, x3, #0x0
    12b8:	mov	w2, #0x59d                 	// #1437
    12bc:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    12c0:	add	x1, x1, #0x0
    12c4:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    12c8:	add	x0, x0, #0x0
    12cc:	bl	0 <__assert_fail>
    12d0:	lsr	w5, w19, #6
    12d4:	ldr	x3, [x20, #136]
    12d8:	ldr	x1, [x3, x5, lsl #3]
    12dc:	orr	x0, x1, x0
    12e0:	str	x0, [x3, x5, lsl #3]
    12e4:	b	fc4 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0xcc>
    12e8:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    12ec:	add	x3, x3, #0x0
    12f0:	mov	w2, #0x1b8                 	// #440
    12f4:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    12f8:	add	x1, x1, #0x0
    12fc:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1300:	add	x0, x0, #0x0
    1304:	bl	0 <__assert_fail>
    1308:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    130c:	add	x3, x3, #0x0
    1310:	mov	w2, #0xd1                  	// #209
    1314:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1318:	add	x1, x1, #0x0
    131c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1320:	add	x0, x0, #0x0
    1324:	bl	0 <__assert_fail>
    1328:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    132c:	add	x3, x3, #0x0
    1330:	mov	w2, #0x59d                 	// #1437
    1334:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1338:	add	x1, x1, #0x0
    133c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1340:	add	x0, x0, #0x0
    1344:	bl	0 <__assert_fail>
    1348:	ubfx	x2, x2, #6, #10
    134c:	ldr	x6, [x20, #136]
    1350:	ldr	x1, [x6, x2, lsl #3]
    1354:	orr	x1, x1, x5
    1358:	str	x1, [x6, x2, lsl #3]
    135c:	b	104c <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x154>
    1360:	mov	w2, w19
    1364:	ldr	w1, [x20, #144]
    1368:	cmp	w19, w1
    136c:	b.cs	143c <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x544>  // b.hs, b.nlast
    1370:	mov	x0, #0x1                   	// #1
    1374:	lsl	x0, x0, x19
    1378:	mvn	x0, x0
    137c:	cmp	w1, #0x40
    1380:	b.hi	145c <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x564>  // b.pmore
    1384:	ldr	x1, [x20, #136]
    1388:	and	x0, x1, x0
    138c:	str	x0, [x20, #136]
    1390:	ldr	x0, [x20, #8]
    1394:	ldr	x1, [x0, #48]
    1398:	ldr	w3, [x0, #8]
    139c:	cmp	w2, w3
    13a0:	b.cs	1474 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x57c>  // b.hs, b.nlast
    13a4:	ldr	x2, [x0]
    13a8:	ubfiz	x0, x19, #1, #16
    13ac:	add	x0, x0, w19, uxth
    13b0:	add	x0, x2, x0, lsl #3
    13b4:	ldr	w0, [x0, #4]
    13b8:	lsl	x0, x0, #1
    13bc:	adds	x3, x1, x0
    13c0:	b.eq	1494 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x59c>  // b.none
    13c4:	ldrh	w0, [x1, x0]
    13c8:	add	w19, w19, w0
    13cc:	and	w19, w19, #0xffff
    13d0:	add	x3, x3, #0x2
    13d4:	cmp	w0, #0x0
    13d8:	csel	x3, x3, xzr, ne  // ne = any
    13dc:	mov	x8, #0x1                   	// #1
    13e0:	mov	x7, #0x0                   	// #0
    13e4:	mov	x0, x3
    13e8:	mov	x5, x0
    13ec:	cbz	x0, 14ec <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x5f4>
    13f0:	mov	w3, w19
    13f4:	ldr	w2, [x20, #144]
    13f8:	cmp	w19, w2
    13fc:	b.cs	14b4 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x5bc>  // b.hs, b.nlast
    1400:	lsl	x1, x8, x19
    1404:	mvn	x1, x1
    1408:	cmp	w2, #0x40
    140c:	b.hi	14d4 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x5dc>  // b.pmore
    1410:	ldr	x2, [x20, #136]
    1414:	and	x1, x2, x1
    1418:	str	x1, [x20, #136]
    141c:	ldrh	w2, [x5]
    1420:	add	w1, w2, w19
    1424:	and	w1, w1, #0xffff
    1428:	add	x0, x0, #0x2
    142c:	mov	x3, x7
    1430:	cbz	w2, 13e4 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x4ec>
    1434:	mov	w19, w1
    1438:	b	13e8 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x4f0>
    143c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1440:	add	x3, x3, #0x0
    1444:	mov	w2, #0x5e7                 	// #1511
    1448:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    144c:	add	x1, x1, #0x0
    1450:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1454:	add	x0, x0, #0x0
    1458:	bl	0 <__assert_fail>
    145c:	lsr	w5, w19, #6
    1460:	ldr	x3, [x20, #136]
    1464:	ldr	x1, [x3, x5, lsl #3]
    1468:	and	x0, x1, x0
    146c:	str	x0, [x3, x5, lsl #3]
    1470:	b	1390 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x498>
    1474:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1478:	add	x3, x3, #0x0
    147c:	mov	w2, #0x1b8                 	// #440
    1480:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1484:	add	x1, x1, #0x0
    1488:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    148c:	add	x0, x0, #0x0
    1490:	bl	0 <__assert_fail>
    1494:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1498:	add	x3, x3, #0x0
    149c:	mov	w2, #0xd1                  	// #209
    14a0:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    14a4:	add	x1, x1, #0x0
    14a8:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    14ac:	add	x0, x0, #0x0
    14b0:	bl	0 <__assert_fail>
    14b4:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    14b8:	add	x3, x3, #0x0
    14bc:	mov	w2, #0x5e7                 	// #1511
    14c0:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    14c4:	add	x1, x1, #0x0
    14c8:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    14cc:	add	x0, x0, #0x0
    14d0:	bl	0 <__assert_fail>
    14d4:	ubfx	x3, x3, #6, #10
    14d8:	ldr	x6, [x20, #136]
    14dc:	ldr	x2, [x6, x3, lsl #3]
    14e0:	and	x1, x2, x1
    14e4:	str	x1, [x6, x3, lsl #3]
    14e8:	b	141c <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x524>
    14ec:	cbz	w22, 1514 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x61c>
    14f0:	ldrb	w0, [x24, #20]
    14f4:	cbnz	w0, 162c <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x734>
    14f8:	ldp	x19, x20, [sp, #16]
    14fc:	ldp	x21, x22, [sp, #32]
    1500:	ldp	x23, x24, [sp, #48]
    1504:	ldp	x25, x26, [sp, #64]
    1508:	ldp	x27, x28, [sp, #80]
    150c:	ldp	x29, x30, [sp], #112
    1510:	ret
    1514:	and	x0, x21, #0xffff
    1518:	ubfiz	x7, x21, #5, #16
    151c:	ldr	x1, [x20, #112]
    1520:	add	x2, x1, x7
    1524:	str	w27, [x1, x7]
    1528:	str	x24, [x2, #8]
    152c:	ldr	x1, [x20, #112]
    1530:	add	x1, x1, x7
    1534:	strh	wzr, [x1, #26]
    1538:	ldr	x2, [x20, #8]
    153c:	ldr	x1, [x2, #48]
    1540:	ldr	w3, [x2, #8]
    1544:	cmp	w21, w3
    1548:	b.cs	15c8 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x6d0>  // b.hs, b.nlast
    154c:	ldr	x2, [x2]
    1550:	add	x0, x0, x0, lsl #1
    1554:	add	x0, x2, x0, lsl #3
    1558:	ldr	w0, [x0, #4]
    155c:	lsl	x0, x0, #1
    1560:	adds	x5, x1, x0
    1564:	b.eq	15e8 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x6f0>  // b.none
    1568:	ldrh	w0, [x1, x0]
    156c:	add	w3, w0, w21
    1570:	and	w3, w3, #0xffff
    1574:	add	x5, x5, #0x2
    1578:	cmp	w0, #0x0
    157c:	csel	x5, x5, xzr, ne  // ne = any
    1580:	mov	x6, #0x0                   	// #0
    1584:	mov	x2, x5
    1588:	cbz	x2, 1608 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x710>
    158c:	ubfiz	x0, x3, #5, #16
    1590:	ldr	x1, [x20, #112]
    1594:	add	x5, x1, x0
    1598:	str	w25, [x1, x0]
    159c:	str	x26, [x5, #8]
    15a0:	ldr	x1, [x20, #112]
    15a4:	add	x0, x1, x0
    15a8:	strh	wzr, [x0, #26]
    15ac:	ldrh	w1, [x2], #2
    15b0:	add	w0, w1, w3
    15b4:	and	w0, w0, #0xffff
    15b8:	mov	x5, x6
    15bc:	cbz	w1, 1584 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x68c>
    15c0:	mov	w3, w0
    15c4:	b	1588 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x690>
    15c8:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    15cc:	add	x3, x3, #0x0
    15d0:	mov	w2, #0x1b8                 	// #440
    15d4:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    15d8:	add	x1, x1, #0x0
    15dc:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    15e0:	add	x0, x0, #0x0
    15e4:	bl	0 <__assert_fail>
    15e8:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    15ec:	add	x3, x3, #0x0
    15f0:	mov	w2, #0xd1                  	// #209
    15f4:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    15f8:	add	x1, x1, #0x0
    15fc:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1600:	add	x0, x0, #0x0
    1604:	bl	0 <__assert_fail>
    1608:	cbz	w4, 14f0 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x5f8>
    160c:	ldr	x1, [x20, #112]
    1610:	add	x1, x1, x7
    1614:	mov	x2, x28
    1618:	ldr	x3, [sp, #104]
    161c:	add	x1, x1, #0x10
    1620:	mov	x0, x20
    1624:	bl	cc0 <_ZN4llvm3mca12RegisterFile16allocatePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE>
    1628:	b	14f0 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x5f8>
    162c:	ldr	x0, [x20, #8]
    1630:	ldr	x1, [x0, #48]
    1634:	ldr	w2, [x0, #8]
    1638:	cmp	w21, w2
    163c:	b.cs	16fc <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x804>  // b.hs, b.nlast
    1640:	ldr	x2, [x0]
    1644:	ubfiz	x0, x21, #1, #16
    1648:	add	x0, x0, w21, uxth
    164c:	add	x0, x2, x0, lsl #3
    1650:	ldr	w0, [x0, #8]
    1654:	lsl	x0, x0, #1
    1658:	adds	x3, x1, x0
    165c:	b.eq	171c <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x824>  // b.none
    1660:	ldrh	w0, [x1, x0]
    1664:	add	w21, w0, w21
    1668:	and	w21, w21, #0xffff
    166c:	add	x3, x3, #0x2
    1670:	cmp	w0, #0x0
    1674:	csel	x3, x3, xzr, ne  // ne = any
    1678:	mov	x6, #0x1                   	// #1
    167c:	mov	x5, #0x0                   	// #0
    1680:	mov	x0, x3
    1684:	mov	x2, x0
    1688:	cbz	x0, 14f8 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x600>
    168c:	cbnz	w22, 16b0 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x7b8>
    1690:	ubfiz	x1, x21, #5, #16
    1694:	ldr	x3, [x20, #112]
    1698:	add	x4, x3, x1
    169c:	str	w25, [x3, x1]
    16a0:	str	x26, [x4, #8]
    16a4:	ldr	x3, [x20, #112]
    16a8:	add	x1, x3, x1
    16ac:	strh	wzr, [x1, #26]
    16b0:	cbz	w23, 1774 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x87c>
    16b4:	mov	w3, w21
    16b8:	ldr	w1, [x20, #144]
    16bc:	cmp	w21, w1
    16c0:	b.cs	173c <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x844>  // b.hs, b.nlast
    16c4:	lsl	x4, x6, x21
    16c8:	cmp	w1, #0x40
    16cc:	b.hi	175c <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x864>  // b.pmore
    16d0:	ldr	x1, [x20, #136]
    16d4:	orr	x4, x1, x4
    16d8:	str	x4, [x20, #136]
    16dc:	ldrh	w2, [x2]
    16e0:	add	w1, w2, w21
    16e4:	and	w1, w1, #0xffff
    16e8:	add	x0, x0, #0x2
    16ec:	mov	x3, x5
    16f0:	cbz	w2, 1680 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x788>
    16f4:	mov	w21, w1
    16f8:	b	1684 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x78c>
    16fc:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1700:	add	x3, x3, #0x0
    1704:	mov	w2, #0x1b8                 	// #440
    1708:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    170c:	add	x1, x1, #0x0
    1710:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1714:	add	x0, x0, #0x0
    1718:	bl	0 <__assert_fail>
    171c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1720:	add	x3, x3, #0x0
    1724:	mov	w2, #0xd1                  	// #209
    1728:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    172c:	add	x1, x1, #0x0
    1730:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1734:	add	x0, x0, #0x0
    1738:	bl	0 <__assert_fail>
    173c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1740:	add	x3, x3, #0x0
    1744:	mov	w2, #0x59d                 	// #1437
    1748:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    174c:	add	x1, x1, #0x0
    1750:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1754:	add	x0, x0, #0x0
    1758:	bl	0 <__assert_fail>
    175c:	ubfx	x3, x3, #6, #10
    1760:	ldr	x7, [x20, #136]
    1764:	ldr	x1, [x7, x3, lsl #3]
    1768:	orr	x4, x1, x4
    176c:	str	x4, [x7, x3, lsl #3]
    1770:	b	16dc <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x7e4>
    1774:	mov	w4, w21
    1778:	ldr	w3, [x20, #144]
    177c:	cmp	w21, w3
    1780:	b.cs	17a4 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x8ac>  // b.hs, b.nlast
    1784:	lsl	x1, x6, x21
    1788:	mvn	x1, x1
    178c:	cmp	w3, #0x40
    1790:	b.hi	17c4 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x8cc>  // b.pmore
    1794:	ldr	x3, [x20, #136]
    1798:	and	x1, x3, x1
    179c:	str	x1, [x20, #136]
    17a0:	b	16dc <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x7e4>
    17a4:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    17a8:	add	x3, x3, #0x0
    17ac:	mov	w2, #0x5e7                 	// #1511
    17b0:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    17b4:	add	x1, x1, #0x0
    17b8:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    17bc:	add	x0, x0, #0x0
    17c0:	bl	0 <__assert_fail>
    17c4:	ubfx	x4, x4, #6, #10
    17c8:	ldr	x7, [x20, #136]
    17cc:	ldr	x3, [x7, x4, lsl #3]
    17d0:	and	x1, x3, x1
    17d4:	str	x1, [x7, x4, lsl #3]
    17d8:	b	16dc <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE+0x7e4>

00000000000017dc <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE>:
    17dc:	stp	x29, x30, [sp, #-48]!
    17e0:	mov	x29, sp
    17e4:	stp	x19, x20, [sp, #16]
    17e8:	mov	x20, x0
    17ec:	ldrb	w0, [x1, #22]
    17f0:	cbnz	w0, 19cc <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x1f0>
    17f4:	str	x21, [sp, #32]
    17f8:	mov	x19, x1
    17fc:	ldrh	w21, [x1, #12]
    1800:	cbz	w21, 18f8 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x11c>
    1804:	ldr	w0, [x1, #8]
    1808:	cmn	w0, #0x200
    180c:	b.eq	1918 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x13c>  // b.none
    1810:	cmp	w0, #0x0
    1814:	b.gt	1938 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x15c>
    1818:	ldr	x1, [x20, #112]
    181c:	ubfiz	x0, x21, #5, #16
    1820:	add	x0, x1, x0
    1824:	ldrh	w0, [x0, #24]
    1828:	cmp	w0, #0x0
    182c:	ccmp	w0, w21, #0x4, ne  // ne = any
    1830:	b.eq	1840 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x64>  // b.none
    1834:	ldrb	w4, [x19, #20]
    1838:	mov	w21, w0
    183c:	cbz	w4, 1848 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x6c>
    1840:	ldrb	w0, [x19, #21]
    1844:	cbz	w0, 1958 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x17c>
    1848:	and	x0, x21, #0xffff
    184c:	ubfiz	x1, x21, #5, #16
    1850:	ldr	x2, [x20, #112]
    1854:	add	x1, x2, x1
    1858:	ldr	x2, [x1, #8]
    185c:	cmp	x19, x2
    1860:	b.eq	1970 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x194>  // b.none
    1864:	mov	w8, w21
    1868:	ldr	x1, [x20, #8]
    186c:	ldr	x2, [x1, #48]
    1870:	ldr	w3, [x1, #8]
    1874:	cmp	w21, w3
    1878:	b.cs	1978 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x19c>  // b.hs, b.nlast
    187c:	add	x0, x0, x0, lsl #1
    1880:	lsl	x7, x0, #3
    1884:	ldr	x0, [x1]
    1888:	add	x0, x0, x7
    188c:	ldr	w0, [x0, #4]
    1890:	lsl	x0, x0, #1
    1894:	adds	x1, x2, x0
    1898:	b.eq	1998 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x1bc>  // b.none
    189c:	ldrh	w0, [x2, x0]
    18a0:	add	w2, w21, w0
    18a4:	and	w2, w2, #0xffff
    18a8:	add	x1, x1, #0x2
    18ac:	cmp	w0, #0x0
    18b0:	csel	x1, x1, xzr, ne  // ne = any
    18b4:	mov	x6, #0x0                   	// #0
    18b8:	mov	x3, x1
    18bc:	mov	x0, x3
    18c0:	cbz	x3, 19c0 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x1e4>
    18c4:	ubfiz	x4, x2, #5, #16
    18c8:	ldr	x5, [x20, #112]
    18cc:	add	x4, x5, x4
    18d0:	ldr	x1, [x4, #8]
    18d4:	cmp	x19, x1
    18d8:	b.eq	19b8 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x1dc>  // b.none
    18dc:	ldrh	w0, [x0]
    18e0:	add	w2, w2, w0
    18e4:	and	w2, w2, #0xffff
    18e8:	add	x3, x3, #0x2
    18ec:	mov	x1, x6
    18f0:	cbz	w0, 18b8 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0xdc>
    18f4:	b	18bc <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0xe0>
    18f8:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    18fc:	add	x3, x3, #0x0
    1900:	mov	w2, #0xfc                  	// #252
    1904:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1908:	add	x1, x1, #0x0
    190c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1910:	add	x0, x0, #0x0
    1914:	bl	0 <__assert_fail>
    1918:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    191c:	add	x3, x3, #0x0
    1920:	mov	w2, #0xfd                  	// #253
    1924:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1928:	add	x1, x1, #0x0
    192c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1930:	add	x0, x0, #0x0
    1934:	bl	0 <__assert_fail>
    1938:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    193c:	add	x3, x3, #0x0
    1940:	mov	w2, #0xff                  	// #255
    1944:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1948:	add	x1, x1, #0x0
    194c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1950:	add	x0, x0, #0x0
    1954:	bl	0 <__assert_fail>
    1958:	ubfiz	x0, x21, #5, #16
    195c:	add	x1, x1, x0
    1960:	add	x1, x1, #0x10
    1964:	mov	x0, x20
    1968:	bl	ddc <_ZN4llvm3mca12RegisterFile12freePhysRegsERKNS1_20RegisterRenamingInfoENS_15MutableArrayRefIjEE>
    196c:	b	1848 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x6c>
    1970:	str	xzr, [x1, #8]
    1974:	b	1864 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x88>
    1978:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    197c:	add	x3, x3, #0x0
    1980:	mov	w2, #0x1b8                 	// #440
    1984:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1988:	add	x1, x1, #0x0
    198c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1990:	add	x0, x0, #0x0
    1994:	bl	0 <__assert_fail>
    1998:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    199c:	add	x3, x3, #0x0
    19a0:	mov	w2, #0xd1                  	// #209
    19a4:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    19a8:	add	x1, x1, #0x0
    19ac:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    19b0:	add	x0, x0, #0x0
    19b4:	bl	0 <__assert_fail>
    19b8:	str	xzr, [x4, #8]
    19bc:	b	18dc <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x100>
    19c0:	ldrb	w0, [x19, #20]
    19c4:	cbnz	w0, 19d8 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x1fc>
    19c8:	ldr	x21, [sp, #32]
    19cc:	ldp	x19, x20, [sp, #16]
    19d0:	ldp	x29, x30, [sp], #48
    19d4:	ret
    19d8:	ldr	x0, [x20, #8]
    19dc:	ldr	x1, [x0, #48]
    19e0:	ldr	w2, [x0, #8]
    19e4:	cmp	w8, w2
    19e8:	b.cs	1a64 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x288>  // b.hs, b.nlast
    19ec:	ldr	x0, [x0]
    19f0:	add	x7, x0, x7
    19f4:	ldr	w0, [x7, #8]
    19f8:	lsl	x0, x0, #1
    19fc:	adds	x4, x1, x0
    1a00:	b.eq	1a84 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x2a8>  // b.none
    1a04:	ldrh	w0, [x1, x0]
    1a08:	add	w3, w21, w0
    1a0c:	and	w3, w3, #0xffff
    1a10:	add	x4, x4, #0x2
    1a14:	cmp	w0, #0x0
    1a18:	csel	x4, x4, xzr, ne  // ne = any
    1a1c:	mov	x5, #0x0                   	// #0
    1a20:	mov	x0, x4
    1a24:	mov	x4, x0
    1a28:	cbz	x0, 1aac <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x2d0>
    1a2c:	ubfiz	x1, x3, #5, #16
    1a30:	ldr	x2, [x20, #112]
    1a34:	add	x1, x2, x1
    1a38:	ldr	x2, [x1, #8]
    1a3c:	cmp	x19, x2
    1a40:	b.eq	1aa4 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x2c8>  // b.none
    1a44:	ldrh	w2, [x4]
    1a48:	add	w1, w2, w3
    1a4c:	and	w1, w1, #0xffff
    1a50:	add	x0, x0, #0x2
    1a54:	mov	x4, x5
    1a58:	cbz	w2, 1a20 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x244>
    1a5c:	mov	w3, w1
    1a60:	b	1a24 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x248>
    1a64:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1a68:	add	x3, x3, #0x0
    1a6c:	mov	w2, #0x1b8                 	// #440
    1a70:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1a74:	add	x1, x1, #0x0
    1a78:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1a7c:	add	x0, x0, #0x0
    1a80:	bl	0 <__assert_fail>
    1a84:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1a88:	add	x3, x3, #0x0
    1a8c:	mov	w2, #0xd1                  	// #209
    1a90:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1a94:	add	x1, x1, #0x0
    1a98:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1a9c:	add	x0, x0, #0x0
    1aa0:	bl	0 <__assert_fail>
    1aa4:	str	xzr, [x1, #8]
    1aa8:	b	1a44 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x268>
    1aac:	ldr	x21, [sp, #32]
    1ab0:	b	19cc <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE+0x1f0>

0000000000001ab4 <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE>:
    1ab4:	mov	x7, x0
    1ab8:	ldrh	w8, [x2, #8]
    1abc:	ldr	x3, [x0, #112]
    1ac0:	ubfiz	x4, x8, #5, #16
    1ac4:	add	x4, x3, x4
    1ac8:	ldrh	w10, [x1, #12]
    1acc:	ubfiz	x0, x10, #5, #16
    1ad0:	add	x0, x3, x0
    1ad4:	ldr	w6, [x4, #16]
    1ad8:	ldr	w5, [x0, #16]
    1adc:	cmp	w5, w6
    1ae0:	b.ne	1d24 <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x270>  // b.any
    1ae4:	ldrh	w5, [x0, #24]
    1ae8:	cmp	w5, #0x0
    1aec:	ccmp	w5, w10, #0x4, ne  // ne = any
    1af0:	b.ne	1c20 <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x16c>  // b.any
    1af4:	stp	x29, x30, [sp, #-16]!
    1af8:	mov	x29, sp
    1afc:	mov	w0, w6
    1b00:	ldr	w9, [x7, #24]
    1b04:	cmp	x9, w6, uxtw
    1b08:	b.ls	1c3c <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x188>  // b.plast
    1b0c:	add	x0, x0, x0, lsl #2
    1b10:	ldr	x11, [x7, #16]
    1b14:	add	x11, x11, x0, lsl #2
    1b18:	ldr	w0, [x11, #8]
    1b1c:	cbz	w0, 1b2c <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x78>
    1b20:	ldr	w6, [x11, #12]
    1b24:	cmp	w0, w6
    1b28:	b.eq	1d2c <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x278>  // b.none
    1b2c:	ldr	w0, [x7, #144]
    1b30:	cmp	w8, w0
    1b34:	b.cs	1c5c <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x1a8>  // b.hs, b.nlast
    1b38:	mov	x12, #0x1                   	// #1
    1b3c:	lsl	x12, x12, x8
    1b40:	cmp	w0, #0x40
    1b44:	b.hi	1c7c <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x1c8>  // b.pmore
    1b48:	ldr	x0, [x7, #136]
    1b4c:	ldrb	w6, [x11, #16]
    1b50:	eor	w6, w6, #0x1
    1b54:	ands	x12, x12, x0
    1b58:	cset	w0, ne  // ne = any
    1b5c:	orr	w6, w0, w6
    1b60:	ands	w0, w6, #0xff
    1b64:	b.eq	1cfc <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x248>  // b.none
    1b68:	ldrh	w9, [x4, #24]
    1b6c:	cmp	w9, #0x0
    1b70:	csel	w9, w9, w8, ne  // ne = any
    1b74:	cmp	w5, #0x0
    1b78:	csel	w5, w5, w10, ne  // ne = any
    1b7c:	ubfiz	x4, x9, #5, #16
    1b80:	add	x4, x3, x4
    1b84:	ldrh	w4, [x4, #26]
    1b88:	cmp	w4, #0x0
    1b8c:	csel	w9, w9, w4, eq  // eq = none
    1b90:	and	x4, x5, #0xffff
    1b94:	ubfiz	x6, x5, #5, #16
    1b98:	add	x3, x3, x6
    1b9c:	strh	w9, [x3, #26]
    1ba0:	ldr	x3, [x7, #8]
    1ba4:	ldr	x6, [x3, #48]
    1ba8:	ldr	w8, [x3, #8]
    1bac:	cmp	w5, w8
    1bb0:	b.cs	1c8c <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x1d8>  // b.hs, b.nlast
    1bb4:	ldr	x3, [x3]
    1bb8:	add	x4, x4, x4, lsl #1
    1bbc:	add	x4, x3, x4, lsl #3
    1bc0:	ldr	w3, [x4, #4]
    1bc4:	lsl	x3, x3, #1
    1bc8:	adds	x8, x6, x3
    1bcc:	b.eq	1cac <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x1f8>  // b.none
    1bd0:	ldrh	w3, [x6, x3]
    1bd4:	add	w5, w5, w3
    1bd8:	and	w5, w5, #0xffff
    1bdc:	add	x8, x8, #0x2
    1be0:	cmp	w3, #0x0
    1be4:	csel	x8, x8, xzr, ne  // ne = any
    1be8:	mov	x10, #0x0                   	// #0
    1bec:	mov	x4, x8
    1bf0:	cbz	x4, 1ccc <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x218>
    1bf4:	ldr	x3, [x7, #112]
    1bf8:	ubfiz	x6, x5, #5, #16
    1bfc:	add	x3, x3, x6
    1c00:	strh	w9, [x3, #26]
    1c04:	ldrh	w6, [x4], #2
    1c08:	add	w3, w6, w5
    1c0c:	and	w3, w3, #0xffff
    1c10:	mov	x8, x10
    1c14:	cbz	w6, 1bec <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x138>
    1c18:	mov	w5, w3
    1c1c:	b	1bf0 <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x13c>
    1c20:	ubfiz	x0, x5, #5, #16
    1c24:	add	x0, x3, x0
    1c28:	ldrb	w0, [x0, #28]
    1c2c:	cbz	w0, 1c38 <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x184>
    1c30:	ldrb	w0, [x1, #20]
    1c34:	cbnz	w0, 1af4 <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x40>
    1c38:	ret
    1c3c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1c40:	add	x3, x3, #0x0
    1c44:	mov	w2, #0x95                  	// #149
    1c48:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1c4c:	add	x1, x1, #0x0
    1c50:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1c54:	add	x0, x0, #0x0
    1c58:	bl	0 <__assert_fail>
    1c5c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1c60:	add	x3, x3, #0x0
    1c64:	mov	w2, #0x472                 	// #1138
    1c68:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1c6c:	add	x1, x1, #0x0
    1c70:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1c74:	add	x0, x0, #0x0
    1c78:	bl	0 <__assert_fail>
    1c7c:	ubfx	x0, x8, #6, #10
    1c80:	ldr	x6, [x7, #136]
    1c84:	ldr	x0, [x6, x0, lsl #3]
    1c88:	b	1b4c <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x98>
    1c8c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1c90:	add	x3, x3, #0x0
    1c94:	mov	w2, #0x1b8                 	// #440
    1c98:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1c9c:	add	x1, x1, #0x0
    1ca0:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1ca4:	add	x0, x0, #0x0
    1ca8:	bl	0 <__assert_fail>
    1cac:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1cb0:	add	x3, x3, #0x0
    1cb4:	mov	w2, #0xd1                  	// #209
    1cb8:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1cbc:	add	x1, x1, #0x0
    1cc0:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1cc4:	add	x0, x0, #0x0
    1cc8:	bl	0 <__assert_fail>
    1ccc:	cbz	x12, 1cdc <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x228>
    1cd0:	mov	w3, #0x1                   	// #1
    1cd4:	strb	w3, [x1, #21]
    1cd8:	strb	w3, [x2, #41]
    1cdc:	ldr	w2, [x1, #64]
    1ce0:	cbnz	w2, 1d04 <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x250>
    1ce4:	str	wzr, [x1, #8]
    1ce8:	mov	w2, #0x1                   	// #1
    1cec:	strb	w2, [x1, #22]
    1cf0:	ldr	w1, [x11, #12]
    1cf4:	add	w1, w1, #0x1
    1cf8:	str	w1, [x11, #12]
    1cfc:	ldp	x29, x30, [sp], #16
    1d00:	ret
    1d04:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1d08:	add	x3, x3, #0x0
    1d0c:	mov	w2, #0xcf                  	// #207
    1d10:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1d14:	add	x1, x1, #0x0
    1d18:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1d1c:	add	x0, x0, #0x0
    1d20:	bl	0 <__assert_fail>
    1d24:	mov	w0, #0x0                   	// #0
    1d28:	ret
    1d2c:	mov	w0, #0x0                   	// #0
    1d30:	b	1cfc <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE+0x248>

0000000000001d34 <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE>:
    1d34:	stp	x29, x30, [sp, #-128]!
    1d38:	mov	x29, sp
    1d3c:	stp	x19, x20, [sp, #16]
    1d40:	stp	x21, x22, [sp, #32]
    1d44:	stp	x23, x24, [sp, #48]
    1d48:	mov	x22, x0
    1d4c:	mov	x19, x1
    1d50:	mov	x20, x2
    1d54:	ldr	w23, [x0, #24]
    1d58:	mov	w21, w23
    1d5c:	add	x0, sp, #0x70
    1d60:	str	x0, [sp, #96]
    1d64:	str	wzr, [sp, #104]
    1d68:	mov	w0, #0x4                   	// #4
    1d6c:	str	w0, [sp, #108]
    1d70:	cmp	w23, w0
    1d74:	b.hi	1dac <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x78>  // b.pmore
    1d78:	str	w23, [sp, #104]
    1d7c:	ldr	x0, [sp, #96]
    1d80:	add	x1, x0, x21, lsl #2
    1d84:	cmp	x0, x1
    1d88:	b.eq	1d98 <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x64>  // b.none
    1d8c:	str	wzr, [x0], #4
    1d90:	cmp	x1, x0
    1d94:	b.ne	1d8c <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x58>  // b.any
    1d98:	add	x5, x19, x20, lsl #1
    1d9c:	cmp	x19, x5
    1da0:	b.eq	1ea8 <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x174>  // b.none
    1da4:	mov	x2, x19
    1da8:	b	1e44 <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x110>
    1dac:	add	x0, sp, #0x60
    1db0:	mov	x3, #0x4                   	// #4
    1db4:	mov	x2, x21
    1db8:	add	x1, x0, #0x10
    1dbc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1dc0:	ldr	w0, [sp, #108]
    1dc4:	cmp	x21, x0
    1dc8:	b.ls	1d78 <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x44>  // b.plast
    1dcc:	stp	x25, x26, [sp, #64]
    1dd0:	stp	x27, x28, [sp, #80]
    1dd4:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1dd8:	add	x3, x3, #0x0
    1ddc:	mov	w2, #0x43                  	// #67
    1de0:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1de4:	add	x1, x1, #0x0
    1de8:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1dec:	add	x0, x0, #0x0
    1df0:	bl	0 <__assert_fail>
    1df4:	stp	x25, x26, [sp, #64]
    1df8:	stp	x27, x28, [sp, #80]
    1dfc:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1e00:	add	x3, x3, #0x0
    1e04:	mov	w2, #0x95                  	// #149
    1e08:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1e0c:	add	x1, x1, #0x0
    1e10:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1e14:	add	x0, x0, #0x0
    1e18:	bl	0 <__assert_fail>
    1e1c:	ldr	w0, [sp, #104]
    1e20:	cbz	w0, 1e80 <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x14c>
    1e24:	ldr	x0, [sp, #96]
    1e28:	ldr	w3, [x0]
    1e2c:	ldr	w1, [x1, #20]
    1e30:	add	w1, w3, w1
    1e34:	str	w1, [x0]
    1e38:	add	x2, x2, #0x2
    1e3c:	cmp	x5, x2
    1e40:	b.eq	1ea8 <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x174>  // b.none
    1e44:	ldrh	w1, [x2]
    1e48:	ldr	x0, [x22, #112]
    1e4c:	add	x1, x0, x1, lsl #5
    1e50:	ldr	w0, [x1, #16]
    1e54:	cbz	w0, 1e1c <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0xe8>
    1e58:	mov	w4, w0
    1e5c:	ldr	w3, [sp, #104]
    1e60:	cmp	x3, w0, uxtw
    1e64:	b.ls	1df4 <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0xc0>  // b.plast
    1e68:	ldr	x3, [sp, #96]
    1e6c:	ldr	w0, [x3, x4, lsl #2]
    1e70:	ldr	w6, [x1, #20]
    1e74:	add	w0, w0, w6
    1e78:	str	w0, [x3, x4, lsl #2]
    1e7c:	b	1e1c <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0xe8>
    1e80:	stp	x25, x26, [sp, #64]
    1e84:	stp	x27, x28, [sp, #80]
    1e88:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1e8c:	add	x3, x3, #0x0
    1e90:	mov	w2, #0x95                  	// #149
    1e94:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1e98:	add	x1, x1, #0x0
    1e9c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1ea0:	add	x0, x0, #0x0
    1ea4:	bl	0 <__assert_fail>
    1ea8:	stp	x25, x26, [sp, #64]
    1eac:	ldr	w25, [x22, #24]
    1eb0:	cbz	w25, 2038 <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x304>
    1eb4:	stp	x27, x28, [sp, #80]
    1eb8:	mov	x20, #0x0                   	// #0
    1ebc:	mov	x19, #0x0                   	// #0
    1ec0:	mov	w24, #0x0                   	// #0
    1ec4:	mov	w26, #0x1                   	// #1
    1ec8:	adrp	x27, 0 <_ZN4llvm9DebugFlagE>
    1ecc:	ldr	x27, [x27]
    1ed0:	adrp	x28, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1ed4:	add	x28, x28, #0x0
    1ed8:	b	1f5c <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x228>
    1edc:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1ee0:	add	x3, x3, #0x0
    1ee4:	mov	w2, #0x95                  	// #149
    1ee8:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1eec:	add	x1, x1, #0x0
    1ef0:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1ef4:	add	x0, x0, #0x0
    1ef8:	bl	0 <__assert_fail>
    1efc:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1f00:	add	x3, x3, #0x0
    1f04:	mov	w2, #0x99                  	// #153
    1f08:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1f0c:	add	x1, x1, #0x0
    1f10:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1f14:	add	x0, x0, #0x0
    1f18:	bl	0 <__assert_fail>
    1f1c:	mov	x2, #0x2b                  	// #43
    1f20:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1f24:	add	x1, x1, #0x0
    1f28:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1f2c:	ldr	w0, [x23]
    1f30:	ldr	w1, [x23, #4]
    1f34:	add	w0, w0, w1
    1f38:	ldr	w1, [x23]
    1f3c:	lsl	w21, w26, w21
    1f40:	orr	w21, w24, w21
    1f44:	cmp	w1, w0
    1f48:	csel	w24, w21, w24, cc  // cc = lo, ul, last
    1f4c:	add	x19, x19, #0x1
    1f50:	add	x20, x20, #0x14
    1f54:	cmp	w25, w19
    1f58:	b.ls	2004 <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x2d0>  // b.plast
    1f5c:	mov	w21, w19
    1f60:	ldr	w0, [sp, #104]
    1f64:	cmp	x19, x0
    1f68:	b.cs	1edc <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x1a8>  // b.hs, b.nlast
    1f6c:	ldr	x0, [sp, #96]
    1f70:	ldr	w0, [x0, x19, lsl #2]
    1f74:	cbz	w0, 1f4c <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x218>
    1f78:	ldr	w1, [x22, #24]
    1f7c:	cmp	x19, x1
    1f80:	b.cs	1efc <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x1c8>  // b.hs, b.nlast
    1f84:	ldr	x1, [x22, #16]
    1f88:	add	x23, x1, x20
    1f8c:	ldr	w1, [x1, x20]
    1f90:	cbz	w1, 1f4c <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x218>
    1f94:	cmp	w1, w0
    1f98:	b.cs	1f30 <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x1fc>  // b.hs, b.nlast
    1f9c:	ldrb	w0, [x27]
    1fa0:	cbz	w0, 1f2c <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x1f8>
    1fa4:	mov	x0, x28
    1fa8:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    1fac:	and	w0, w0, #0xff
    1fb0:	cbz	w0, 1f2c <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x1f8>
    1fb4:	bl	0 <_ZN4llvm4dbgsEv>
    1fb8:	ldr	x2, [x0, #24]
    1fbc:	ldr	x1, [x0, #16]
    1fc0:	sub	x1, x1, x2
    1fc4:	cmp	x1, #0x2a
    1fc8:	b.ls	1f1c <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x1e8>  // b.plast
    1fcc:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    1fd0:	add	x1, x1, #0x0
    1fd4:	ldp	x4, x5, [x1]
    1fd8:	stp	x4, x5, [x2]
    1fdc:	ldp	x4, x5, [x1, #16]
    1fe0:	stp	x4, x5, [x2, #16]
    1fe4:	ldr	x3, [x1, #32]
    1fe8:	str	x3, [x2, #32]
    1fec:	ldur	w1, [x1, #39]
    1ff0:	stur	w1, [x2, #39]
    1ff4:	ldr	x1, [x0, #24]
    1ff8:	add	x1, x1, #0x2b
    1ffc:	str	x1, [x0, #24]
    2000:	b	1f2c <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x1f8>
    2004:	ldp	x27, x28, [sp, #80]
    2008:	ldr	x0, [sp, #96]
    200c:	add	x1, sp, #0x70
    2010:	cmp	x0, x1
    2014:	b.eq	201c <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x2e8>  // b.none
    2018:	bl	0 <free>
    201c:	mov	w0, w24
    2020:	ldp	x25, x26, [sp, #64]
    2024:	ldp	x19, x20, [sp, #16]
    2028:	ldp	x21, x22, [sp, #32]
    202c:	ldp	x23, x24, [sp, #48]
    2030:	ldp	x29, x30, [sp], #128
    2034:	ret
    2038:	mov	w24, w25
    203c:	b	2008 <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE+0x2d4>

0000000000002040 <_ZNK4llvm3mca12RegisterFile4dumpEv>:
    2040:	stp	x29, x30, [sp, #-112]!
    2044:	mov	x29, sp
    2048:	stp	x19, x20, [sp, #16]
    204c:	stp	x21, x22, [sp, #32]
    2050:	stp	x23, x24, [sp, #48]
    2054:	stp	x25, x26, [sp, #64]
    2058:	stp	x27, x28, [sp, #80]
    205c:	mov	x19, x0
    2060:	ldr	x0, [x0, #8]
    2064:	ldr	w27, [x0, #8]
    2068:	cbz	w27, 23f8 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x3b8>
    206c:	mov	x20, #0x0                   	// #0
    2070:	mov	x28, #0x1                   	// #1
    2074:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2078:	add	x0, x0, #0x0
    207c:	str	x0, [sp, #104]
    2080:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2084:	add	x0, x0, #0x0
    2088:	str	x0, [sp, #96]
    208c:	b	20d0 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x90>
    2090:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2094:	add	x3, x3, #0x0
    2098:	mov	w2, #0x472                 	// #1138
    209c:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    20a0:	add	x1, x1, #0x0
    20a4:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    20a8:	add	x0, x0, #0x0
    20ac:	bl	0 <__assert_fail>
    20b0:	lsr	w0, w20, #6
    20b4:	ldr	x1, [x19, #136]
    20b8:	ldr	x0, [x1, x0, lsl #3]
    20bc:	tst	x23, x0
    20c0:	b.ne	20f4 <_ZNK4llvm3mca12RegisterFile4dumpEv+0xb4>  // b.any
    20c4:	add	x20, x20, #0x1
    20c8:	cmp	w27, w20
    20cc:	b.ls	23f8 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x3b8>  // b.plast
    20d0:	mov	w22, w20
    20d4:	ldr	w0, [x19, #144]
    20d8:	cmp	w0, w20
    20dc:	b.ls	2090 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x50>  // b.plast
    20e0:	lsl	x23, x28, x20
    20e4:	cmp	w0, #0x40
    20e8:	b.hi	20b0 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x70>  // b.pmore
    20ec:	ldr	x0, [x19, #136]
    20f0:	b	20bc <_ZNK4llvm3mca12RegisterFile4dumpEv+0x7c>
    20f4:	ldr	x24, [x19, #112]
    20f8:	bl	0 <_ZN4llvm4dbgsEv>
    20fc:	mov	x21, x0
    2100:	ldr	x0, [x19, #8]
    2104:	ldr	x25, [x0, #64]
    2108:	ldr	w1, [x0, #8]
    210c:	cmp	w1, w22
    2110:	b.ls	216c <_ZNK4llvm3mca12RegisterFile4dumpEv+0x12c>  // b.plast
    2114:	ldr	x1, [x0]
    2118:	add	x0, x20, x20, lsl #1
    211c:	lsl	x0, x0, #3
    2120:	ldr	w0, [x1, x0]
    2124:	adds	x25, x25, x0
    2128:	b.eq	21a0 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x160>  // b.none
    212c:	mov	x0, x25
    2130:	bl	0 <strlen>
    2134:	mov	x26, x0
    2138:	ldr	x0, [x21, #24]
    213c:	ldr	x1, [x21, #16]
    2140:	sub	x1, x1, x0
    2144:	cmp	x26, x1
    2148:	b.hi	218c <_ZNK4llvm3mca12RegisterFile4dumpEv+0x14c>  // b.pmore
    214c:	cbz	x26, 21a0 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x160>
    2150:	mov	x2, x26
    2154:	mov	x1, x25
    2158:	bl	0 <memcpy>
    215c:	ldr	x0, [x21, #24]
    2160:	add	x26, x0, x26
    2164:	str	x26, [x21, #24]
    2168:	b	21a0 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x160>
    216c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2170:	add	x3, x3, #0x0
    2174:	mov	w2, #0x1b8                 	// #440
    2178:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    217c:	add	x1, x1, #0x0
    2180:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2184:	add	x0, x0, #0x0
    2188:	bl	0 <__assert_fail>
    218c:	mov	x2, x26
    2190:	mov	x1, x25
    2194:	mov	x0, x21
    2198:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    219c:	mov	x21, x0
    21a0:	ldr	x1, [x21, #24]
    21a4:	ldr	x0, [x21, #16]
    21a8:	sub	x0, x0, x1
    21ac:	cmp	x0, #0x1
    21b0:	b.ls	21cc <_ZNK4llvm3mca12RegisterFile4dumpEv+0x18c>  // b.plast
    21b4:	mov	w0, #0x202c                	// #8236
    21b8:	strh	w0, [x1]
    21bc:	ldr	x0, [x21, #24]
    21c0:	add	x0, x0, #0x2
    21c4:	str	x0, [x21, #24]
    21c8:	b	21e4 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x1a4>
    21cc:	mov	x2, #0x2                   	// #2
    21d0:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    21d4:	add	x1, x1, #0x0
    21d8:	mov	x0, x21
    21dc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    21e0:	mov	x21, x0
    21e4:	mov	x1, x20
    21e8:	mov	x0, x21
    21ec:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    21f0:	ldr	x2, [x0, #24]
    21f4:	ldr	x1, [x0, #16]
    21f8:	sub	x1, x1, x2
    21fc:	cmp	x1, #0x5
    2200:	b.ls	222c <_ZNK4llvm3mca12RegisterFile4dumpEv+0x1ec>  // b.plast
    2204:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2208:	add	x1, x1, #0x0
    220c:	ldr	w3, [x1]
    2210:	str	w3, [x2]
    2214:	ldrh	w1, [x1, #4]
    2218:	strh	w1, [x2, #4]
    221c:	ldr	x1, [x0, #24]
    2220:	add	x1, x1, #0x6
    2224:	str	x1, [x0, #24]
    2228:	b	223c <_ZNK4llvm3mca12RegisterFile4dumpEv+0x1fc>
    222c:	mov	x2, #0x6                   	// #6
    2230:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2234:	add	x1, x1, #0x0
    2238:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    223c:	add	x24, x24, x20, lsl #5
    2240:	ldr	w1, [x24, #16]
    2244:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    2248:	ldr	x2, [x0, #24]
    224c:	ldr	x1, [x0, #16]
    2250:	sub	x1, x1, x2
    2254:	cmp	x1, #0x6
    2258:	b.ls	2284 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x244>  // b.plast
    225c:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2260:	add	x1, x1, #0x0
    2264:	ldr	w3, [x1]
    2268:	str	w3, [x2]
    226c:	ldur	w1, [x1, #3]
    2270:	stur	w1, [x2, #3]
    2274:	ldr	x1, [x0, #24]
    2278:	add	x1, x1, #0x7
    227c:	str	x1, [x0, #24]
    2280:	b	2294 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x254>
    2284:	mov	x2, #0x7                   	// #7
    2288:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    228c:	add	x1, x1, #0x0
    2290:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2294:	ldr	w1, [x24, #20]
    2298:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    229c:	ldr	x2, [x0, #24]
    22a0:	ldr	x1, [x0, #16]
    22a4:	sub	x1, x1, x2
    22a8:	cmp	x1, #0xa
    22ac:	b.ls	22d8 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x298>  // b.plast
    22b0:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    22b4:	add	x1, x1, #0x0
    22b8:	ldr	x3, [x1]
    22bc:	str	x3, [x2]
    22c0:	ldur	w1, [x1, #7]
    22c4:	stur	w1, [x2, #7]
    22c8:	ldr	x1, [x0, #24]
    22cc:	add	x1, x1, #0xb
    22d0:	str	x1, [x0, #24]
    22d4:	b	22e8 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x2a8>
    22d8:	mov	x2, #0xb                   	// #11
    22dc:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    22e0:	add	x1, x1, #0x0
    22e4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    22e8:	ldrh	w1, [x24, #24]
    22ec:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
    22f0:	ldr	x2, [x0, #24]
    22f4:	ldr	x1, [x0, #16]
    22f8:	sub	x1, x1, x2
    22fc:	cmp	x1, #0x8
    2300:	b.ls	2328 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x2e8>  // b.plast
    2304:	ldr	x3, [sp, #96]
    2308:	ldr	x1, [x3]
    230c:	str	x1, [x2]
    2310:	ldrb	w1, [x3, #8]
    2314:	strb	w1, [x2, #8]
    2318:	ldr	x1, [x0, #24]
    231c:	add	x1, x1, #0x9
    2320:	str	x1, [x0, #24]
    2324:	b	2334 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x2f4>
    2328:	mov	x2, #0x9                   	// #9
    232c:	ldr	x1, [sp, #96]
    2330:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2334:	ldr	w1, [x19, #144]
    2338:	cmp	w1, w22
    233c:	b.ls	2380 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x340>  // b.plast
    2340:	cmp	w1, #0x40
    2344:	b.hi	23a0 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x360>  // b.pmore
    2348:	ldr	x1, [x19, #136]
    234c:	tst	x23, x1
    2350:	cset	x1, ne  // ne = any
    2354:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
    2358:	ldr	x1, [x0, #24]
    235c:	ldr	x2, [x0, #16]
    2360:	cmp	x2, x1
    2364:	b.eq	23b0 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x370>  // b.none
    2368:	mov	w2, #0x2c                  	// #44
    236c:	strb	w2, [x1]
    2370:	ldr	x1, [x0, #24]
    2374:	add	x1, x1, #0x1
    2378:	str	x1, [x0, #24]
    237c:	b	23bc <_ZNK4llvm3mca12RegisterFile4dumpEv+0x37c>
    2380:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2384:	add	x3, x3, #0x0
    2388:	mov	w2, #0x472                 	// #1138
    238c:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2390:	add	x1, x1, #0x0
    2394:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2398:	add	x0, x0, #0x0
    239c:	bl	0 <__assert_fail>
    23a0:	lsr	w22, w22, #6
    23a4:	ldr	x1, [x19, #136]
    23a8:	ldr	x1, [x1, x22, lsl #3]
    23ac:	b	234c <_ZNK4llvm3mca12RegisterFile4dumpEv+0x30c>
    23b0:	mov	x2, x28
    23b4:	ldr	x1, [sp, #104]
    23b8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    23bc:	mov	x0, x24
    23c0:	bl	0 <_ZNK4llvm3mca8WriteRef4dumpEv>
    23c4:	bl	0 <_ZN4llvm4dbgsEv>
    23c8:	ldr	x1, [x0, #24]
    23cc:	ldr	x2, [x0, #16]
    23d0:	cmp	x2, x1
    23d4:	b.ls	23ec <_ZNK4llvm3mca12RegisterFile4dumpEv+0x3ac>  // b.plast
    23d8:	add	x2, x1, #0x1
    23dc:	str	x2, [x0, #24]
    23e0:	mov	w0, #0xa                   	// #10
    23e4:	strb	w0, [x1]
    23e8:	b	20c4 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x84>
    23ec:	mov	w1, #0xa                   	// #10
    23f0:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    23f4:	b	20c4 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x84>
    23f8:	ldr	w23, [x19, #24]
    23fc:	cbz	w23, 258c <_ZNK4llvm3mca12RegisterFile4dumpEv+0x54c>
    2400:	mov	x21, #0x0                   	// #0
    2404:	mov	x20, #0x0                   	// #0
    2408:	adrp	x24, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    240c:	add	x24, x24, #0x0
    2410:	mov	x25, #0xf                   	// #15
    2414:	adrp	x22, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2418:	add	x22, x22, #0x0
    241c:	b	2548 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x508>
    2420:	mov	x2, x25
    2424:	mov	x1, x24
    2428:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    242c:	mov	x1, x20
    2430:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    2434:	ldr	w0, [x19, #24]
    2438:	cmp	w0, w20
    243c:	b.ls	2488 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x448>  // b.plast
    2440:	ldr	x26, [x19, #16]
    2444:	add	x26, x26, x21
    2448:	bl	0 <_ZN4llvm4dbgsEv>
    244c:	ldr	x2, [x0, #24]
    2450:	ldr	x1, [x0, #16]
    2454:	sub	x1, x1, x2
    2458:	cmp	x1, #0x18
    245c:	b.ls	24a8 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x468>  // b.plast
    2460:	ldp	x4, x5, [x22]
    2464:	stp	x4, x5, [x2]
    2468:	ldr	x1, [x22, #16]
    246c:	str	x1, [x2, #16]
    2470:	ldrb	w1, [x22, #24]
    2474:	strb	w1, [x2, #24]
    2478:	ldr	x1, [x0, #24]
    247c:	add	x1, x1, #0x19
    2480:	str	x1, [x0, #24]
    2484:	b	24b4 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x474>
    2488:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    248c:	add	x3, x3, #0x0
    2490:	mov	w2, #0x99                  	// #153
    2494:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2498:	add	x1, x1, #0x0
    249c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    24a0:	add	x0, x0, #0x0
    24a4:	bl	0 <__assert_fail>
    24a8:	mov	x2, #0x19                  	// #25
    24ac:	mov	x1, x22
    24b0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    24b4:	ldr	w1, [x26]
    24b8:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    24bc:	ldr	x2, [x0, #24]
    24c0:	ldr	x1, [x0, #16]
    24c4:	sub	x1, x1, x2
    24c8:	cmp	x1, #0x18
    24cc:	b.ls	2500 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x4c0>  // b.plast
    24d0:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    24d4:	add	x1, x1, #0x0
    24d8:	ldp	x4, x5, [x1]
    24dc:	stp	x4, x5, [x2]
    24e0:	ldr	x3, [x1, #16]
    24e4:	str	x3, [x2, #16]
    24e8:	ldrb	w1, [x1, #24]
    24ec:	strb	w1, [x2, #24]
    24f0:	ldr	x1, [x0, #24]
    24f4:	add	x1, x1, #0x19
    24f8:	str	x1, [x0, #24]
    24fc:	b	2510 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x4d0>
    2500:	mov	x2, #0x19                  	// #25
    2504:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2508:	add	x1, x1, #0x0
    250c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2510:	ldr	w1, [x26, #4]
    2514:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    2518:	ldr	x1, [x0, #24]
    251c:	ldr	x2, [x0, #16]
    2520:	cmp	x1, x2
    2524:	b.cs	2580 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x540>  // b.hs, b.nlast
    2528:	add	x2, x1, #0x1
    252c:	str	x2, [x0, #24]
    2530:	mov	w0, #0xa                   	// #10
    2534:	strb	w0, [x1]
    2538:	add	x20, x20, #0x1
    253c:	add	x21, x21, #0x14
    2540:	cmp	w23, w20
    2544:	b.ls	258c <_ZNK4llvm3mca12RegisterFile4dumpEv+0x54c>  // b.plast
    2548:	bl	0 <_ZN4llvm4dbgsEv>
    254c:	ldr	x2, [x0, #24]
    2550:	ldr	x1, [x0, #16]
    2554:	sub	x1, x1, x2
    2558:	cmp	x1, #0xe
    255c:	b.ls	2420 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x3e0>  // b.plast
    2560:	ldr	x1, [x24]
    2564:	str	x1, [x2]
    2568:	ldur	x1, [x24, #7]
    256c:	stur	x1, [x2, #7]
    2570:	ldr	x1, [x0, #24]
    2574:	add	x1, x1, #0xf
    2578:	str	x1, [x0, #24]
    257c:	b	242c <_ZNK4llvm3mca12RegisterFile4dumpEv+0x3ec>
    2580:	mov	w1, #0xa                   	// #10
    2584:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    2588:	b	2538 <_ZNK4llvm3mca12RegisterFile4dumpEv+0x4f8>
    258c:	ldp	x19, x20, [sp, #16]
    2590:	ldp	x21, x22, [sp, #32]
    2594:	ldp	x23, x24, [sp, #48]
    2598:	ldp	x25, x26, [sp, #64]
    259c:	ldp	x27, x28, [sp, #80]
    25a0:	ldp	x29, x30, [sp], #112
    25a4:	ret

00000000000025a8 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE>:
    25a8:	stp	x29, x30, [sp, #-96]!
    25ac:	mov	x29, sp
    25b0:	stp	x19, x20, [sp, #16]
    25b4:	ldrh	w19, [x1, #8]
    25b8:	cbz	w19, 26d4 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x12c>
    25bc:	stp	x21, x22, [sp, #32]
    25c0:	stp	x23, x24, [sp, #48]
    25c4:	mov	x23, x0
    25c8:	mov	x21, x2
    25cc:	and	x20, x19, #0xffff
    25d0:	ldr	x0, [x0, #120]
    25d4:	ldr	x1, [x23, #112]
    25d8:	sub	x0, x0, x1
    25dc:	asr	x0, x0, #5
    25e0:	cmp	x0, w19, uxth
    25e4:	b.ls	26dc <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x134>  // b.plast
    25e8:	stp	x25, x26, [sp, #64]
    25ec:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    25f0:	ldr	x0, [x0]
    25f4:	ldrb	w0, [x0]
    25f8:	cbnz	w0, 2704 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x15c>
    25fc:	ldr	x0, [x23, #112]
    2600:	add	x20, x0, x20, lsl #5
    2604:	ldrh	w1, [x20, #26]
    2608:	cmp	w1, #0x0
    260c:	csel	w19, w19, w1, eq  // eq = none
    2610:	and	x20, x19, #0xffff
    2614:	ubfiz	x2, x19, #5, #16
    2618:	add	x22, x0, x2
    261c:	ldr	x1, [x22, #8]
    2620:	cbz	x1, 2680 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0xd8>
    2624:	adrp	x1, 0 <_ZN4llvm3mca8WriteRef11INVALID_IIDE>
    2628:	ldr	x1, [x1]
    262c:	ldr	w1, [x1]
    2630:	ldr	w0, [x0, x2]
    2634:	cmp	w1, w0
    2638:	b.eq	2680 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0xd8>  // b.none
    263c:	ldr	w1, [x21, #8]
    2640:	ldr	w0, [x21, #12]
    2644:	cmp	w1, w0
    2648:	b.cs	285c <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x2b4>  // b.hs, b.nlast
    264c:	ldr	w0, [x21, #8]
    2650:	ldr	x1, [x21]
    2654:	add	x0, x1, x0, lsl #4
    2658:	ldp	x2, x3, [x22]
    265c:	stp	x2, x3, [x0]
    2660:	ldr	w0, [x21, #8]
    2664:	mov	w1, w0
    2668:	add	x1, x1, #0x1
    266c:	ldr	w2, [x21, #12]
    2670:	cmp	x1, x2
    2674:	b.hi	286c <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x2c4>  // b.pmore
    2678:	add	w0, w0, #0x1
    267c:	str	w0, [x21, #8]
    2680:	ldr	x0, [x23, #8]
    2684:	ldr	x2, [x0, #48]
    2688:	ldr	w1, [x0, #8]
    268c:	cmp	w19, w1
    2690:	b.cs	2890 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x2e8>  // b.hs, b.nlast
    2694:	ldr	x0, [x0]
    2698:	add	x20, x20, x20, lsl #1
    269c:	add	x20, x0, x20, lsl #3
    26a0:	ldr	w1, [x20, #4]
    26a4:	lsl	x1, x1, #1
    26a8:	adds	x0, x2, x1
    26ac:	b.eq	28b4 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x30c>  // b.none
    26b0:	ldrh	w1, [x2, x1]
    26b4:	add	w19, w19, w1
    26b8:	and	w19, w19, #0xffff
    26bc:	add	x0, x0, #0x2
    26c0:	cmp	w1, #0x0
    26c4:	csel	x0, x0, xzr, ne  // ne = any
    26c8:	adrp	x24, 0 <_ZN4llvm3mca8WriteRef11INVALID_IIDE>
    26cc:	ldr	x24, [x24]
    26d0:	b	2924 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x37c>
    26d4:	stp	x21, x22, [sp, #32]
    26d8:	stp	x23, x24, [sp, #48]
    26dc:	stp	x25, x26, [sp, #64]
    26e0:	stp	x27, x28, [sp, #80]
    26e4:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    26e8:	add	x3, x3, #0x0
    26ec:	mov	w2, #0x167                 	// #359
    26f0:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    26f4:	add	x1, x1, #0x0
    26f8:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    26fc:	add	x0, x0, #0x0
    2700:	bl	0 <__assert_fail>
    2704:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2708:	add	x0, x0, #0x0
    270c:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    2710:	and	w0, w0, #0xff
    2714:	cbz	w0, 25fc <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x54>
    2718:	bl	0 <_ZN4llvm4dbgsEv>
    271c:	mov	x22, x0
    2720:	ldr	x1, [x0, #24]
    2724:	ldr	x0, [x0, #16]
    2728:	sub	x0, x0, x1
    272c:	cmp	x0, #0x2c
    2730:	b.ls	276c <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x1c4>  // b.plast
    2734:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2738:	add	x0, x0, #0x0
    273c:	ldp	x2, x3, [x0]
    2740:	stp	x2, x3, [x1]
    2744:	ldp	x2, x3, [x0, #16]
    2748:	stp	x2, x3, [x1, #16]
    274c:	ldr	x2, [x0, #32]
    2750:	str	x2, [x1, #32]
    2754:	ldur	x0, [x0, #37]
    2758:	stur	x0, [x1, #37]
    275c:	ldr	x0, [x22, #24]
    2760:	add	x0, x0, #0x2d
    2764:	str	x0, [x22, #24]
    2768:	b	2784 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x1dc>
    276c:	mov	x2, #0x2d                  	// #45
    2770:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2774:	add	x1, x1, #0x0
    2778:	mov	x0, x22
    277c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2780:	mov	x22, x0
    2784:	ldr	x0, [x23, #8]
    2788:	ldr	x1, [x0, #64]
    278c:	ldr	w2, [x0, #8]
    2790:	cmp	w19, w2
    2794:	b.cs	27f0 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x248>  // b.hs, b.nlast
    2798:	ldr	x2, [x0]
    279c:	add	x0, x20, x20, lsl #1
    27a0:	lsl	x0, x0, #3
    27a4:	ldr	w0, [x2, x0]
    27a8:	adds	x25, x1, x0
    27ac:	b.eq	2828 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x280>  // b.none
    27b0:	mov	x0, x25
    27b4:	bl	0 <strlen>
    27b8:	mov	x24, x0
    27bc:	ldr	x0, [x22, #24]
    27c0:	ldr	x1, [x22, #16]
    27c4:	sub	x1, x1, x0
    27c8:	cmp	x24, x1
    27cc:	b.hi	2814 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x26c>  // b.pmore
    27d0:	cbz	x24, 2828 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x280>
    27d4:	mov	x2, x24
    27d8:	mov	x1, x25
    27dc:	bl	0 <memcpy>
    27e0:	ldr	x0, [x22, #24]
    27e4:	add	x24, x0, x24
    27e8:	str	x24, [x22, #24]
    27ec:	b	2828 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x280>
    27f0:	stp	x27, x28, [sp, #80]
    27f4:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    27f8:	add	x3, x3, #0x0
    27fc:	mov	w2, #0x1b8                 	// #440
    2800:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2804:	add	x1, x1, #0x0
    2808:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    280c:	add	x0, x0, #0x0
    2810:	bl	0 <__assert_fail>
    2814:	mov	x2, x24
    2818:	mov	x1, x25
    281c:	mov	x0, x22
    2820:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2824:	mov	x22, x0
    2828:	ldr	x0, [x22, #24]
    282c:	ldr	x1, [x22, #16]
    2830:	cmp	x1, x0
    2834:	b.ls	284c <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x2a4>  // b.plast
    2838:	add	x1, x0, #0x1
    283c:	str	x1, [x22, #24]
    2840:	mov	w1, #0xa                   	// #10
    2844:	strb	w1, [x0]
    2848:	b	25fc <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x54>
    284c:	mov	w1, #0xa                   	// #10
    2850:	mov	x0, x22
    2854:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    2858:	b	25fc <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x54>
    285c:	mov	x1, #0x0                   	// #0
    2860:	mov	x0, x21
    2864:	bl	0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2868:	b	264c <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0xa4>
    286c:	stp	x27, x28, [sp, #80]
    2870:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2874:	add	x3, x3, #0x0
    2878:	mov	w2, #0x43                  	// #67
    287c:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2880:	add	x1, x1, #0x0
    2884:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2888:	add	x0, x0, #0x0
    288c:	bl	0 <__assert_fail>
    2890:	stp	x27, x28, [sp, #80]
    2894:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2898:	add	x3, x3, #0x0
    289c:	mov	w2, #0x1b8                 	// #440
    28a0:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    28a4:	add	x1, x1, #0x0
    28a8:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    28ac:	add	x0, x0, #0x0
    28b0:	bl	0 <__assert_fail>
    28b4:	stp	x27, x28, [sp, #80]
    28b8:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    28bc:	add	x3, x3, #0x0
    28c0:	mov	w2, #0xd1                  	// #209
    28c4:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    28c8:	add	x1, x1, #0x0
    28cc:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    28d0:	add	x0, x0, #0x0
    28d4:	bl	0 <__assert_fail>
    28d8:	ldr	w0, [x21, #8]
    28dc:	ldr	x1, [x21]
    28e0:	add	x0, x1, x0, lsl #4
    28e4:	ldp	x2, x3, [x22]
    28e8:	stp	x2, x3, [x0]
    28ec:	ldr	w1, [x21, #8]
    28f0:	mov	w0, w1
    28f4:	add	x0, x0, #0x1
    28f8:	ldr	w2, [x21, #12]
    28fc:	cmp	x0, x2
    2900:	b.hi	2974 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x3cc>  // b.pmore
    2904:	add	w1, w1, #0x1
    2908:	str	w1, [x21, #8]
    290c:	ldrh	w1, [x25]
    2910:	add	w19, w19, w1
    2914:	and	w19, w19, #0xffff
    2918:	add	x20, x20, #0x2
    291c:	mov	x0, #0x0                   	// #0
    2920:	cbnz	w1, 2928 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x380>
    2924:	mov	x20, x0
    2928:	mov	x25, x20
    292c:	cbz	x20, 2998 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x3f0>
    2930:	ubfiz	x1, x19, #5, #16
    2934:	ldr	x2, [x23, #112]
    2938:	add	x22, x2, x1
    293c:	ldr	x0, [x22, #8]
    2940:	cbz	x0, 290c <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x364>
    2944:	ldr	w1, [x2, x1]
    2948:	ldr	w0, [x24]
    294c:	cmp	w1, w0
    2950:	b.eq	290c <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x364>  // b.none
    2954:	ldr	w1, [x21, #8]
    2958:	ldr	w0, [x21, #12]
    295c:	cmp	w1, w0
    2960:	b.cc	28d8 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x330>  // b.lo, b.ul, b.last
    2964:	mov	x1, #0x0                   	// #0
    2968:	mov	x0, x21
    296c:	bl	0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2970:	b	28d8 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x330>
    2974:	stp	x27, x28, [sp, #80]
    2978:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    297c:	add	x3, x3, #0x0
    2980:	mov	w2, #0x43                  	// #67
    2984:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2988:	add	x1, x1, #0x0
    298c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2990:	add	x0, x0, #0x0
    2994:	bl	0 <__assert_fail>
    2998:	ldr	w0, [x21, #8]
    299c:	cmp	w0, #0x1
    29a0:	b.hi	29cc <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x424>  // b.pmore
    29a4:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    29a8:	ldr	x0, [x0]
    29ac:	ldrb	w0, [x0]
    29b0:	cbnz	w0, 2c08 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x660>
    29b4:	ldp	x21, x22, [sp, #32]
    29b8:	ldp	x23, x24, [sp, #48]
    29bc:	ldp	x25, x26, [sp, #64]
    29c0:	ldp	x19, x20, [sp, #16]
    29c4:	ldp	x29, x30, [sp], #96
    29c8:	ret
    29cc:	ldr	x22, [x21]
    29d0:	ubfiz	x19, x0, #4, #32
    29d4:	add	x20, x22, x19
    29d8:	asr	x0, x19, #4
    29dc:	clz	x0, x0
    29e0:	mov	w2, #0x3f                  	// #63
    29e4:	sub	w2, w2, w0
    29e8:	mov	w3, #0x0                   	// #0
    29ec:	sbfiz	x2, x2, #1, #32
    29f0:	mov	x1, x20
    29f4:	mov	x0, x22
    29f8:	bl	22c <_ZSt16__introsort_loopIPN4llvm3mca8WriteRefElN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_T1_>
    29fc:	cmp	x19, #0x100
    2a00:	b.le	2a3c <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x494>
    2a04:	add	x19, x22, #0x100
    2a08:	mov	w2, #0x0                   	// #0
    2a0c:	mov	x1, x19
    2a10:	mov	x0, x22
    2a14:	bl	48 <_ZSt16__insertion_sortIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_>
    2a18:	cmp	x20, x19
    2a1c:	b.eq	2a4c <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x4a4>  // b.none
    2a20:	mov	w1, #0x0                   	// #0
    2a24:	mov	x0, x19
    2a28:	bl	0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2a2c:	add	x19, x19, #0x10
    2a30:	cmp	x20, x19
    2a34:	b.ne	2a20 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x478>  // b.any
    2a38:	b	2a4c <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x4a4>
    2a3c:	mov	w2, #0x0                   	// #0
    2a40:	mov	x1, x20
    2a44:	mov	x0, x22
    2a48:	bl	48 <_ZSt16__insertion_sortIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops15_Iter_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_SI_T0_>
    2a4c:	ldr	x0, [x21]
    2a50:	ldr	w3, [x21, #8]
    2a54:	add	x3, x0, x3, lsl #4
    2a58:	cmp	x3, x0
    2a5c:	b.eq	2ab8 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x510>  // b.none
    2a60:	add	x0, x0, #0x10
    2a64:	cmp	x3, x0
    2a68:	b.ne	2a7c <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x4d4>  // b.any
    2a6c:	b	2ab8 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x510>
    2a70:	add	x0, x0, #0x10
    2a74:	cmp	x3, x0
    2a78:	b.eq	2ab8 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x510>  // b.none
    2a7c:	sub	x1, x0, #0x10
    2a80:	ldur	w4, [x0, #-16]
    2a84:	ldr	w2, [x0]
    2a88:	cmp	w4, w2
    2a8c:	b.ne	2a70 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x4c8>  // b.any
    2a90:	ldur	x4, [x0, #-8]
    2a94:	ldr	x2, [x0, #8]
    2a98:	cmp	x4, x2
    2a9c:	b.ne	2a70 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x4c8>  // b.any
    2aa0:	cmp	x3, x1
    2aa4:	b.eq	2b3c <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x594>  // b.none
    2aa8:	add	x0, x1, #0x20
    2aac:	cmp	x3, x0
    2ab0:	b.ne	2b18 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x570>  // b.any
    2ab4:	add	x0, x1, #0x10
    2ab8:	ldr	x2, [x21]
    2abc:	sub	x20, x0, x2
    2ac0:	asr	x19, x20, #4
    2ac4:	ldr	w1, [x21, #8]
    2ac8:	cmp	x1, x20, asr #4
    2acc:	b.ls	2b68 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x5c0>  // b.plast
    2ad0:	add	x1, x2, x1, lsl #4
    2ad4:	cmp	x1, x0
    2ad8:	b.eq	2ae8 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x540>  // b.none
    2adc:	sub	x1, x1, #0x10
    2ae0:	cmp	x1, x0
    2ae4:	b.ne	2adc <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x534>  // b.any
    2ae8:	ldr	w0, [x21, #12]
    2aec:	cmp	x19, x0
    2af0:	b.hi	2b44 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x59c>  // b.pmore
    2af4:	str	w19, [x21, #8]
    2af8:	b	29a4 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x3fc>
    2afc:	str	w2, [x1, #16]
    2b00:	ldr	x2, [x0, #8]
    2b04:	str	x2, [x1, #24]
    2b08:	add	x1, x1, #0x10
    2b0c:	add	x0, x0, #0x10
    2b10:	cmp	x3, x0
    2b14:	b.eq	2ab4 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x50c>  // b.none
    2b18:	ldr	w2, [x0]
    2b1c:	ldr	w4, [x1]
    2b20:	cmp	w4, w2
    2b24:	b.ne	2afc <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x554>  // b.any
    2b28:	ldr	x5, [x1, #8]
    2b2c:	ldr	x4, [x0, #8]
    2b30:	cmp	x5, x4
    2b34:	b.ne	2afc <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x554>  // b.any
    2b38:	b	2b0c <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x564>
    2b3c:	mov	x0, x1
    2b40:	b	2ab8 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x510>
    2b44:	stp	x27, x28, [sp, #80]
    2b48:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2b4c:	add	x3, x3, #0x0
    2b50:	mov	w2, #0x43                  	// #67
    2b54:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2b58:	add	x1, x1, #0x0
    2b5c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2b60:	add	x0, x0, #0x0
    2b64:	bl	0 <__assert_fail>
    2b68:	cmp	x19, x1
    2b6c:	b.ls	29a4 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x3fc>  // b.plast
    2b70:	ldr	w3, [x21, #12]
    2b74:	cmp	x19, x3
    2b78:	b.hi	2bbc <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x614>  // b.pmore
    2b7c:	add	x1, x2, x1, lsl #4
    2b80:	cmp	x0, x1
    2b84:	b.eq	2bb4 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x60c>  // b.none
    2b88:	adrp	x2, 0 <_ZN4llvm3mca8WriteRef11INVALID_IIDE>
    2b8c:	ldr	x2, [x2]
    2b90:	ldr	w2, [x2]
    2b94:	str	w2, [x1]
    2b98:	str	xzr, [x1, #8]
    2b9c:	add	x1, x1, #0x10
    2ba0:	cmp	x1, x0
    2ba4:	b.ne	2b94 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x5ec>  // b.any
    2ba8:	ldr	w0, [x21, #12]
    2bac:	cmp	x19, x0
    2bb0:	b.hi	2be4 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x63c>  // b.pmore
    2bb4:	str	w19, [x21, #8]
    2bb8:	b	29a4 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x3fc>
    2bbc:	mov	x1, x19
    2bc0:	mov	x0, x21
    2bc4:	bl	0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2bc8:	ldr	x0, [x21]
    2bcc:	ldr	w1, [x21, #8]
    2bd0:	add	x1, x0, x1, lsl #4
    2bd4:	add	x0, x0, x20
    2bd8:	cmp	x1, x0
    2bdc:	b.ne	2b88 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x5e0>  // b.any
    2be0:	b	2ba8 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x600>
    2be4:	stp	x27, x28, [sp, #80]
    2be8:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2bec:	add	x3, x3, #0x0
    2bf0:	mov	w2, #0x43                  	// #67
    2bf4:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2bf8:	add	x1, x1, #0x0
    2bfc:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2c00:	add	x0, x0, #0x0
    2c04:	bl	0 <__assert_fail>
    2c08:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2c0c:	add	x0, x0, #0x0
    2c10:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    2c14:	and	w0, w0, #0xff
    2c18:	cbz	w0, 29b4 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x40c>
    2c1c:	ldr	x20, [x21]
    2c20:	ldr	w22, [x21, #8]
    2c24:	add	x22, x20, x22, lsl #4
    2c28:	cmp	x22, x20
    2c2c:	b.eq	29b4 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x40c>  // b.none
    2c30:	stp	x27, x28, [sp, #80]
    2c34:	adrp	x25, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2c38:	add	x25, x25, #0x0
    2c3c:	mov	x26, #0x28                  	// #40
    2c40:	adrp	x24, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2c44:	add	x24, x24, #0x0
    2c48:	b	2dac <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x804>
    2c4c:	mov	x2, x26
    2c50:	mov	x1, x25
    2c54:	mov	x0, x19
    2c58:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2c5c:	mov	x19, x0
    2c60:	ldr	x2, [x23, #8]
    2c64:	ldrh	w0, [x27, #12]
    2c68:	ldr	x1, [x2, #64]
    2c6c:	ldr	w3, [x2, #8]
    2c70:	cmp	w0, w3
    2c74:	b.cs	2cd4 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x72c>  // b.hs, b.nlast
    2c78:	ldr	x2, [x2]
    2c7c:	ubfiz	x3, x0, #1, #16
    2c80:	add	x0, x3, w0, uxth
    2c84:	lsl	x0, x0, #3
    2c88:	ldr	w0, [x2, x0]
    2c8c:	adds	x28, x1, x0
    2c90:	b.eq	2d08 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x760>  // b.none
    2c94:	mov	x0, x28
    2c98:	bl	0 <strlen>
    2c9c:	mov	x27, x0
    2ca0:	ldr	x0, [x19, #24]
    2ca4:	ldr	x1, [x19, #16]
    2ca8:	sub	x1, x1, x0
    2cac:	cmp	x27, x1
    2cb0:	b.hi	2cf4 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x74c>  // b.pmore
    2cb4:	cbz	x27, 2d08 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x760>
    2cb8:	mov	x2, x27
    2cbc:	mov	x1, x28
    2cc0:	bl	0 <memcpy>
    2cc4:	ldr	x0, [x19, #24]
    2cc8:	add	x27, x0, x27
    2ccc:	str	x27, [x19, #24]
    2cd0:	b	2d08 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x760>
    2cd4:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2cd8:	add	x3, x3, #0x0
    2cdc:	mov	w2, #0x1b8                 	// #440
    2ce0:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2ce4:	add	x1, x1, #0x0
    2ce8:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2cec:	add	x0, x0, #0x0
    2cf0:	bl	0 <__assert_fail>
    2cf4:	mov	x2, x27
    2cf8:	mov	x1, x28
    2cfc:	mov	x0, x19
    2d00:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2d04:	mov	x19, x0
    2d08:	ldr	x1, [x19, #24]
    2d0c:	ldr	x0, [x19, #16]
    2d10:	sub	x0, x0, x1
    2d14:	cmp	x0, #0x19
    2d18:	b.ls	2d44 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x79c>  // b.plast
    2d1c:	ldp	x2, x3, [x24]
    2d20:	stp	x2, x3, [x1]
    2d24:	ldr	x0, [x24, #16]
    2d28:	str	x0, [x1, #16]
    2d2c:	ldrh	w0, [x24, #24]
    2d30:	strh	w0, [x1, #24]
    2d34:	ldr	x0, [x19, #24]
    2d38:	add	x0, x0, #0x1a
    2d3c:	str	x0, [x19, #24]
    2d40:	b	2d58 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x7b0>
    2d44:	mov	x2, #0x1a                  	// #26
    2d48:	mov	x1, x24
    2d4c:	mov	x0, x19
    2d50:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2d54:	mov	x19, x0
    2d58:	ldr	w1, [x21]
    2d5c:	mov	x0, x19
    2d60:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    2d64:	ldr	x2, [x0, #24]
    2d68:	ldr	x1, [x0, #16]
    2d6c:	sub	x1, x1, x2
    2d70:	cmp	x1, #0x1
    2d74:	b.ls	2d90 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x7e8>  // b.plast
    2d78:	mov	w1, #0xa29                 	// #2601
    2d7c:	strh	w1, [x2]
    2d80:	ldr	x1, [x0, #24]
    2d84:	add	x1, x1, #0x2
    2d88:	str	x1, [x0, #24]
    2d8c:	b	2da0 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x7f8>
    2d90:	mov	x2, #0x2                   	// #2
    2d94:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2d98:	add	x1, x1, #0x0
    2d9c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2da0:	add	x20, x20, #0x10
    2da4:	cmp	x22, x20
    2da8:	b.eq	2df8 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x850>  // b.none
    2dac:	mov	x21, x20
    2db0:	ldr	x27, [x20, #8]
    2db4:	bl	0 <_ZN4llvm4dbgsEv>
    2db8:	mov	x19, x0
    2dbc:	ldr	x1, [x0, #24]
    2dc0:	ldr	x0, [x0, #16]
    2dc4:	sub	x0, x0, x1
    2dc8:	cmp	x0, #0x27
    2dcc:	b.ls	2c4c <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x6a4>  // b.plast
    2dd0:	ldp	x2, x3, [x25]
    2dd4:	stp	x2, x3, [x1]
    2dd8:	ldp	x2, x3, [x25, #16]
    2ddc:	stp	x2, x3, [x1, #16]
    2de0:	ldr	x0, [x25, #32]
    2de4:	str	x0, [x1, #32]
    2de8:	ldr	x0, [x19, #24]
    2dec:	add	x0, x0, #0x28
    2df0:	str	x0, [x19, #24]
    2df4:	b	2c60 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x6b8>
    2df8:	ldp	x27, x28, [sp, #80]
    2dfc:	b	29b4 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE+0x40c>

0000000000002e00 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE>:
    2e00:	stp	x29, x30, [sp, #-160]!
    2e04:	mov	x29, sp
    2e08:	stp	x19, x20, [sp, #16]
    2e0c:	stp	x21, x22, [sp, #32]
    2e10:	mov	x20, x1
    2e14:	mov	x22, x2
    2e18:	ldrh	w2, [x1, #8]
    2e1c:	ldr	x1, [x0, #112]
    2e20:	ubfiz	x3, x2, #5, #16
    2e24:	add	x1, x1, x3
    2e28:	ldr	w1, [x1, #16]
    2e2c:	str	w1, [x20, #12]
    2e30:	ldrb	w1, [x20, #42]
    2e34:	cbz	w1, 2e48 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x48>
    2e38:	ldp	x19, x20, [sp, #16]
    2e3c:	ldp	x21, x22, [sp, #32]
    2e40:	ldp	x29, x30, [sp], #160
    2e44:	ret
    2e48:	ldr	w3, [x0, #144]
    2e4c:	cmp	w2, w3
    2e50:	b.cs	2efc <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0xfc>  // b.hs, b.nlast
    2e54:	stp	x23, x24, [sp, #48]
    2e58:	mov	x1, #0x1                   	// #1
    2e5c:	lsl	x1, x1, x2
    2e60:	cmp	w3, #0x40
    2e64:	b.hi	2f24 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x124>  // b.pmore
    2e68:	ldr	x2, [x0, #136]
    2e6c:	tst	x1, x2
    2e70:	b.eq	2e7c <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x7c>  // b.none
    2e74:	mov	w1, #0x1                   	// #1
    2e78:	strb	w1, [x20, #41]
    2e7c:	add	x2, sp, #0x50
    2e80:	add	x1, x2, #0x10
    2e84:	str	x1, [sp, #80]
    2e88:	str	wzr, [sp, #88]
    2e8c:	mov	w1, #0x4                   	// #4
    2e90:	str	w1, [sp, #92]
    2e94:	mov	x1, x20
    2e98:	bl	25a8 <_ZNK4llvm3mca12RegisterFile13collectWritesERKNS0_9ReadStateERNS_15SmallVectorImplINS0_8WriteRefEEE>
    2e9c:	ldr	w0, [sp, #88]
    2ea0:	mov	w23, w0
    2ea4:	str	w0, [x20, #16]
    2ea8:	cmp	w0, #0x0
    2eac:	cset	w0, eq  // eq = none
    2eb0:	strb	w0, [x20, #40]
    2eb4:	ldr	x24, [x20]
    2eb8:	ldr	x1, [x22, #152]
    2ebc:	ldr	w0, [x24, #12]
    2ec0:	ldr	x21, [x1, #40]
    2ec4:	cbz	x21, 2f34 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x134>
    2ec8:	ldr	w1, [x1, #52]
    2ecc:	cmp	w0, w1
    2ed0:	b.cs	2f58 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x158>  // b.hs, b.nlast
    2ed4:	ubfiz	x1, x0, #1, #32
    2ed8:	add	x0, x1, w0, uxtw
    2edc:	add	x21, x21, x0, lsl #3
    2ee0:	ldr	x19, [sp, #80]
    2ee4:	add	x23, x19, x23, lsl #4
    2ee8:	cmp	x19, x23
    2eec:	b.eq	3038 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x238>  // b.none
    2ef0:	str	x25, [sp, #64]
    2ef4:	mov	w25, #0x0                   	// #0
    2ef8:	b	2fc4 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x1c4>
    2efc:	stp	x23, x24, [sp, #48]
    2f00:	str	x25, [sp, #64]
    2f04:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2f08:	add	x3, x3, #0x0
    2f0c:	mov	w2, #0x472                 	// #1138
    2f10:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2f14:	add	x1, x1, #0x0
    2f18:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2f1c:	add	x0, x0, #0x0
    2f20:	bl	0 <__assert_fail>
    2f24:	ubfx	x2, x2, #6, #10
    2f28:	ldr	x3, [x0, #136]
    2f2c:	ldr	x2, [x3, x2, lsl #3]
    2f30:	b	2e6c <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x6c>
    2f34:	str	x25, [sp, #64]
    2f38:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2f3c:	add	x3, x3, #0x0
    2f40:	mov	w2, #0x15b                 	// #347
    2f44:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2f48:	add	x1, x1, #0x0
    2f4c:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2f50:	add	x0, x0, #0x0
    2f54:	bl	0 <__assert_fail>
    2f58:	str	x25, [sp, #64]
    2f5c:	adrp	x3, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2f60:	add	x3, x3, #0x0
    2f64:	mov	w2, #0x15d                 	// #349
    2f68:	adrp	x1, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2f6c:	add	x1, x1, #0x0
    2f70:	adrp	x0, 0 <_ZSt25__unguarded_linear_insertIPN4llvm3mca8WriteRefEN9__gnu_cxx5__ops14_Val_comp_iterIZNKS1_12RegisterFile13collectWritesERKNS1_9ReadStateERNS0_15SmallVectorImplIS2_EEEUlRKS2_SF_E_EEEvT_T0_>
    2f74:	add	x0, x0, #0x0
    2f78:	bl	0 <__assert_fail>
    2f7c:	add	x3, x3, #0xc
    2f80:	cmp	x4, x3
    2f84:	b.eq	3004 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x204>  // b.none
    2f88:	ldr	w1, [x3]
    2f8c:	cmp	w2, w1
    2f90:	b.hi	2f7c <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x17c>  // b.pmore
    2f94:	b.cc	300c <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x20c>  // b.lo, b.ul, b.last
    2f98:	ldr	w1, [x3, #4]
    2f9c:	cmp	w1, #0x0
    2fa0:	ccmp	w1, w5, #0x4, ne  // ne = any
    2fa4:	b.ne	2f7c <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x17c>  // b.any
    2fa8:	ldr	w3, [x3, #8]
    2fac:	mov	x2, x20
    2fb0:	ldr	w1, [x6]
    2fb4:	bl	0 <_ZN4llvm3mca10WriteState7addUserEjPNS0_9ReadStateEi>
    2fb8:	add	x19, x19, #0x10
    2fbc:	cmp	x23, x19
    2fc0:	b.eq	3014 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x214>  // b.none
    2fc4:	mov	x6, x19
    2fc8:	ldr	x0, [x19, #8]
    2fcc:	ldr	x1, [x0]
    2fd0:	ldr	w5, [x1, #12]
    2fd4:	ldr	w2, [x24, #4]
    2fd8:	ldrh	w3, [x21, #18]
    2fdc:	add	x3, x3, x3, lsl #1
    2fe0:	ldr	x1, [x22, #144]
    2fe4:	add	x3, x1, x3, lsl #2
    2fe8:	ldrh	w4, [x21, #20]
    2fec:	add	x4, x4, x4, lsl #1
    2ff0:	add	x4, x3, x4, lsl #2
    2ff4:	cmp	x3, x4
    2ff8:	b.ne	2f88 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x188>  // b.any
    2ffc:	mov	w3, w25
    3000:	b	2fac <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x1ac>
    3004:	mov	w3, w25
    3008:	b	2fac <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x1ac>
    300c:	mov	w3, w25
    3010:	b	2fac <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x1ac>
    3014:	ldr	x1, [sp, #80]
    3018:	ldr	w0, [sp, #88]
    301c:	add	x0, x1, x0, lsl #4
    3020:	cmp	x1, x0
    3024:	b.eq	3054 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x254>  // b.none
    3028:	sub	x0, x0, #0x10
    302c:	cmp	x1, x0
    3030:	b.ne	3028 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x228>  // b.any
    3034:	ldr	x25, [sp, #64]
    3038:	ldr	x0, [sp, #80]
    303c:	add	x1, sp, #0x60
    3040:	cmp	x0, x1
    3044:	b.eq	305c <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x25c>  // b.none
    3048:	bl	0 <free>
    304c:	ldp	x23, x24, [sp, #48]
    3050:	b	2e38 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x38>
    3054:	ldr	x25, [sp, #64]
    3058:	b	3038 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x238>
    305c:	ldp	x23, x24, [sp, #48]
    3060:	b	2e38 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE+0x38>

Disassembly of section .text._ZN4llvm3mca12RegisterFileD2Ev:

0000000000000000 <_ZN4llvm3mca12RegisterFileD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZN4llvm3mca12RegisterFileD1Ev>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #136
  24:	ldr	w0, [x1, #8]
  28:	cmp	w0, #0x40
  2c:	b.ls	3c <_ZN4llvm3mca12RegisterFileD1Ev+0x3c>  // b.plast
  30:	ldr	x0, [x19, #136]
  34:	cbz	x0, 3c <_ZN4llvm3mca12RegisterFileD1Ev+0x3c>
  38:	bl	0 <_ZdaPv>
  3c:	ldr	x0, [x19, #112]
  40:	cbz	x0, 48 <_ZN4llvm3mca12RegisterFileD1Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldr	x0, [x19, #16]
  4c:	add	x1, x19, #0x20
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm3mca12RegisterFileD1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm3mca12HardwareUnitD2Ev>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm3mca12RegisterFileD0Ev:

0000000000000000 <_ZN4llvm3mca12RegisterFileD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZN4llvm3mca12RegisterFileD0Ev>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #136
  24:	ldr	w0, [x1, #8]
  28:	cmp	w0, #0x40
  2c:	b.ls	3c <_ZN4llvm3mca12RegisterFileD0Ev+0x3c>  // b.plast
  30:	ldr	x0, [x19, #136]
  34:	cbz	x0, 3c <_ZN4llvm3mca12RegisterFileD0Ev+0x3c>
  38:	bl	0 <_ZdaPv>
  3c:	ldr	x0, [x19, #112]
  40:	cbz	x0, 48 <_ZN4llvm3mca12RegisterFileD0Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldr	x0, [x19, #16]
  4c:	add	x1, x19, #0x20
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm3mca12RegisterFileD0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm3mca12HardwareUnitD2Ev>
  64:	mov	x1, #0x98                  	// #152
  68:	mov	x0, x19
  6c:	bl	0 <_ZdlPvm>
  70:	ldr	x19, [sp, #16]
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	bl	0 <malloc>
  14:	mov	x19, x0
  18:	cbz	x0, 2c <_ZN4llvm11safe_mallocEm+0x2c>
  1c:	mov	x0, x19
  20:	ldp	x19, x20, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret
  2c:	cbnz	x20, 40 <_ZN4llvm11safe_mallocEm+0x40>
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	mov	x19, x0
  3c:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>
  40:	mov	w1, #0x1                   	// #1
  44:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_3mca8WriteRefELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca8WriteRefELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	str	x1, [sp, #56]
  18:	mov	x20, x1
  1c:	mov	x0, #0xffffffff            	// #4294967295
  20:	cmp	x1, x0
  24:	b.hi	f4 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca8WriteRefELb0EE4growEm+0xf4>  // b.pmore
  28:	ldr	w2, [x19, #12]
  2c:	add	x2, x2, #0x2
  30:	orr	x2, x2, x2, lsr #1
  34:	orr	x2, x2, x2, lsr #2
  38:	orr	x2, x2, x2, lsr #4
  3c:	orr	x2, x2, x2, lsr #8
  40:	orr	x0, x2, x2, lsr #16
  44:	orr	x2, x0, x2, lsr #32
  48:	add	x2, x2, #0x1
  4c:	str	x2, [sp, #64]
  50:	cmp	x20, x2
  54:	add	x0, sp, #0x40
  58:	add	x1, sp, #0x38
  5c:	csel	x0, x0, x1, ls  // ls = plast
  60:	mov	x1, #0xffffffff            	// #4294967295
  64:	str	x1, [sp, #72]
  68:	ldr	x2, [x0]
  6c:	cmp	x2, x1
  70:	add	x1, sp, #0x48
  74:	csel	x0, x1, x0, hi  // hi = pmore
  78:	ldr	x21, [x0]
  7c:	lsl	x22, x21, #4
  80:	mov	x0, x22
  84:	bl	0 <malloc>
  88:	mov	x20, x0
  8c:	cbz	x0, 108 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca8WriteRefELb0EE4growEm+0x108>
  90:	ldr	x6, [x19]
  94:	ldr	w1, [x19, #8]
  98:	add	x1, x6, x1, lsl #4
  9c:	cmp	x1, x6
  a0:	b.eq	c8 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca8WriteRefELb0EE4growEm+0xc8>  // b.none
  a4:	mov	x2, x6
  a8:	mov	x3, x20
  ac:	ldp	x4, x5, [x2], #16
  b0:	stp	x4, x5, [x3], #16
  b4:	cmp	x1, x2
  b8:	b.ne	ac <_ZN4llvm23SmallVectorTemplateBaseINS_3mca8WriteRefELb0EE4growEm+0xac>  // b.any
  bc:	sub	x1, x1, #0x10
  c0:	cmp	x1, x6
  c4:	b.ne	bc <_ZN4llvm23SmallVectorTemplateBaseINS_3mca8WriteRefELb0EE4growEm+0xbc>  // b.any
  c8:	mov	x1, x19
  cc:	ldr	x0, [x1], #16
  d0:	cmp	x0, x1
  d4:	b.eq	dc <_ZN4llvm23SmallVectorTemplateBaseINS_3mca8WriteRefELb0EE4growEm+0xdc>  // b.none
  d8:	bl	0 <free>
  dc:	str	x20, [x19]
  e0:	str	w21, [x19, #12]
  e4:	ldp	x19, x20, [sp, #16]
  e8:	ldp	x21, x22, [sp, #32]
  ec:	ldp	x29, x30, [sp], #80
  f0:	ret
  f4:	mov	w1, #0x1                   	// #1
  f8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca8WriteRefELb0EE4growEm>
  fc:	add	x0, x0, #0x0
 100:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 104:	b	28 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca8WriteRefELb0EE4growEm+0x28>
 108:	cbnz	x22, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_3mca8WriteRefELb0EE4growEm+0x11c>
 10c:	mov	x0, #0x1                   	// #1
 110:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca8WriteRefELb0EE4growEm>
 114:	mov	x20, x0
 118:	b	90 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca8WriteRefELb0EE4growEm+0x90>
 11c:	mov	w1, #0x1                   	// #1
 120:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca8WriteRefELb0EE4growEm>
 124:	add	x0, x0, #0x0
 128:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 12c:	b	90 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca8WriteRefELb0EE4growEm+0x90>

ResourceManager.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>:
       0:	ldr	x2, [x0, #16]
       4:	cmp	x2, x1
       8:	b.cc	30 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm+0x30>  // b.lo, b.ul, b.last
       c:	bic	x1, x2, x1
      10:	str	x1, [x0, #16]
      14:	cbnz	x1, 2c <_ZN4llvm3mca23DefaultResourceStrategy4usedEm+0x2c>
      18:	ldr	x1, [x0, #8]
      1c:	ldr	x2, [x0, #24]
      20:	eor	x1, x1, x2
      24:	str	x1, [x0, #16]
      28:	str	xzr, [x0, #24]
      2c:	ret
      30:	ldr	x2, [x0, #24]
      34:	orr	x1, x2, x1
      38:	str	x1, [x0, #24]
      3c:	b	2c <_ZN4llvm3mca23DefaultResourceStrategy4usedEm+0x2c>

0000000000000040 <_ZN4llvm3mca16ResourceStrategyD1Ev>:
      40:	ret

0000000000000044 <_ZN4llvm3mca16ResourceStrategyD0Ev>:
      44:	stp	x29, x30, [sp, #-32]!
      48:	mov	x29, sp
      4c:	str	x19, [sp, #16]
      50:	mov	x19, x0
      54:	bl	40 <_ZN4llvm3mca16ResourceStrategyD1Ev>
      58:	mov	x1, #0x8                   	// #8
      5c:	mov	x0, x19
      60:	bl	0 <_ZdlPvm>
      64:	ldr	x19, [sp, #16]
      68:	ldp	x29, x30, [sp], #32
      6c:	ret

0000000000000070 <_ZNK4llvm3mca13ResourceState7isReadyEj>:
      70:	mov	x2, x0
      74:	ldrb	w0, [x0, #40]
      78:	cbz	w0, 88 <_ZNK4llvm3mca13ResourceState7isReadyEj+0x18>
      7c:	ldr	w3, [x2, #32]
      80:	mov	w0, #0x0                   	// #0
      84:	cbnz	w3, a0 <_ZNK4llvm3mca13ResourceState7isReadyEj+0x30>
      88:	ldr	d0, [x2, #24]
      8c:	cnt	v0.8b, v0.8b
      90:	addv	b0, v0.8b
      94:	umov	w0, v0.b[0]
      98:	cmp	w1, w0
      9c:	cset	w0, ls  // ls = plast
      a0:	ret

00000000000000a4 <_ZNK4llvm3mca13ResourceState17isBufferAvailableEv>:
      a4:	ldr	w1, [x0, #32]
      a8:	cbnz	w1, c0 <_ZNK4llvm3mca13ResourceState17isBufferAvailableEv+0x1c>
      ac:	ldrb	w0, [x0, #40]
      b0:	cmp	w0, #0x0
      b4:	cset	w0, ne  // ne = any
      b8:	lsl	w0, w0, #1
      bc:	b	d4 <_ZNK4llvm3mca13ResourceState17isBufferAvailableEv+0x30>
      c0:	cmp	w1, #0x0
      c4:	b.le	d8 <_ZNK4llvm3mca13ResourceState17isBufferAvailableEv+0x34>
      c8:	ldr	w0, [x0, #36]
      cc:	cmp	w0, #0x0
      d0:	cset	w0, eq  // eq = none
      d4:	ret
      d8:	mov	w0, #0x0                   	// #0
      dc:	b	d4 <_ZNK4llvm3mca13ResourceState17isBufferAvailableEv+0x30>

00000000000000e0 <_ZNK4llvm3mca13ResourceState4dumpEv>:
      e0:	stp	x29, x30, [sp, #-112]!
      e4:	mov	x29, sp
      e8:	str	x19, [sp, #16]
      ec:	mov	x19, x0
      f0:	bl	0 <_ZN4llvm4dbgsEv>
      f4:	ldr	x2, [x0, #24]
      f8:	ldr	x1, [x0, #16]
      fc:	sub	x1, x1, x2
     100:	cmp	x1, #0x4
     104:	b.ls	130 <_ZNK4llvm3mca13ResourceState4dumpEv+0x50>  // b.plast
     108:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     10c:	add	x1, x1, #0x0
     110:	ldr	w3, [x1]
     114:	str	w3, [x2]
     118:	ldrb	w1, [x1, #4]
     11c:	strb	w1, [x2, #4]
     120:	ldr	x1, [x0, #24]
     124:	add	x1, x1, #0x5
     128:	str	x1, [x0, #24]
     12c:	b	140 <_ZNK4llvm3mca13ResourceState4dumpEv+0x60>
     130:	mov	x2, #0x5                   	// #5
     134:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     138:	add	x1, x1, #0x0
     13c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     140:	ldr	x1, [x19, #8]
     144:	str	x1, [sp, #40]
     148:	str	xzr, [sp, #48]
     14c:	mov	w1, #0x10                  	// #16
     150:	str	w1, [sp, #56]
     154:	mov	w1, #0x1                   	// #1
     158:	strb	w1, [sp, #60]
     15c:	strb	wzr, [sp, #61]
     160:	strb	w1, [sp, #62]
     164:	add	x1, sp, #0x28
     168:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_15FormattedNumberE>
     16c:	ldr	x2, [x0, #24]
     170:	ldr	x1, [x0, #16]
     174:	sub	x1, x1, x2
     178:	cmp	x1, #0x8
     17c:	b.ls	1a8 <_ZNK4llvm3mca13ResourceState4dumpEv+0xc8>  // b.plast
     180:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     184:	add	x1, x1, #0x0
     188:	ldr	x3, [x1]
     18c:	str	x3, [x2]
     190:	ldrb	w1, [x1, #8]
     194:	strb	w1, [x2, #8]
     198:	ldr	x1, [x0, #24]
     19c:	add	x1, x1, #0x9
     1a0:	str	x1, [x0, #24]
     1a4:	b	1b8 <_ZNK4llvm3mca13ResourceState4dumpEv+0xd8>
     1a8:	mov	x2, #0x9                   	// #9
     1ac:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     1b0:	add	x1, x1, #0x0
     1b4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     1b8:	ldr	x1, [x19, #16]
     1bc:	str	x1, [sp, #64]
     1c0:	str	xzr, [sp, #72]
     1c4:	mov	w1, #0x10                  	// #16
     1c8:	str	w1, [sp, #80]
     1cc:	mov	w1, #0x1                   	// #1
     1d0:	strb	w1, [sp, #84]
     1d4:	strb	wzr, [sp, #85]
     1d8:	strb	w1, [sp, #86]
     1dc:	add	x1, sp, #0x40
     1e0:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_15FormattedNumberE>
     1e4:	ldr	x2, [x0, #24]
     1e8:	ldr	x1, [x0, #16]
     1ec:	sub	x1, x1, x2
     1f0:	cmp	x1, #0x9
     1f4:	b.ls	220 <_ZNK4llvm3mca13ResourceState4dumpEv+0x140>  // b.plast
     1f8:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     1fc:	add	x1, x1, #0x0
     200:	ldr	x3, [x1]
     204:	str	x3, [x2]
     208:	ldrh	w1, [x1, #8]
     20c:	strh	w1, [x2, #8]
     210:	ldr	x1, [x0, #24]
     214:	add	x1, x1, #0xa
     218:	str	x1, [x0, #24]
     21c:	b	230 <_ZNK4llvm3mca13ResourceState4dumpEv+0x150>
     220:	mov	x2, #0xa                   	// #10
     224:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     228:	add	x1, x1, #0x0
     22c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     230:	ldr	x1, [x19, #24]
     234:	str	x1, [sp, #88]
     238:	str	xzr, [sp, #96]
     23c:	mov	w1, #0x10                  	// #16
     240:	str	w1, [sp, #104]
     244:	mov	w1, #0x1                   	// #1
     248:	strb	w1, [sp, #108]
     24c:	strb	wzr, [sp, #109]
     250:	strb	w1, [sp, #110]
     254:	add	x1, sp, #0x58
     258:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_15FormattedNumberE>
     25c:	ldr	x2, [x0, #24]
     260:	ldr	x1, [x0, #16]
     264:	sub	x1, x1, x2
     268:	cmp	x1, #0xc
     26c:	b.ls	298 <_ZNK4llvm3mca13ResourceState4dumpEv+0x1b8>  // b.plast
     270:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     274:	add	x1, x1, #0x0
     278:	ldr	x3, [x1]
     27c:	str	x3, [x2]
     280:	ldur	x1, [x1, #5]
     284:	stur	x1, [x2, #5]
     288:	ldr	x1, [x0, #24]
     28c:	add	x1, x1, #0xd
     290:	str	x1, [x0, #24]
     294:	b	2a8 <_ZNK4llvm3mca13ResourceState4dumpEv+0x1c8>
     298:	mov	x2, #0xd                   	// #13
     29c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     2a0:	add	x1, x1, #0x0
     2a4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     2a8:	ldrsw	x1, [x19, #32]
     2ac:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
     2b0:	ldr	x2, [x0, #24]
     2b4:	ldr	x1, [x0, #16]
     2b8:	sub	x1, x1, x2
     2bc:	cmp	x1, #0x10
     2c0:	b.ls	2ec <_ZNK4llvm3mca13ResourceState4dumpEv+0x20c>  // b.plast
     2c4:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     2c8:	add	x1, x1, #0x0
     2cc:	ldp	x4, x5, [x1]
     2d0:	stp	x4, x5, [x2]
     2d4:	ldrb	w1, [x1, #16]
     2d8:	strb	w1, [x2, #16]
     2dc:	ldr	x1, [x0, #24]
     2e0:	add	x1, x1, #0x11
     2e4:	str	x1, [x0, #24]
     2e8:	b	2fc <_ZNK4llvm3mca13ResourceState4dumpEv+0x21c>
     2ec:	mov	x2, #0x11                  	// #17
     2f0:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     2f4:	add	x1, x1, #0x0
     2f8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     2fc:	ldr	w1, [x19, #36]
     300:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     304:	ldr	x2, [x0, #24]
     308:	ldr	x1, [x0, #16]
     30c:	sub	x1, x1, x2
     310:	cmp	x1, #0xa
     314:	b.ls	340 <_ZNK4llvm3mca13ResourceState4dumpEv+0x260>  // b.plast
     318:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     31c:	add	x1, x1, #0x0
     320:	ldr	x3, [x1]
     324:	str	x3, [x2]
     328:	ldur	w1, [x1, #7]
     32c:	stur	w1, [x2, #7]
     330:	ldr	x1, [x0, #24]
     334:	add	x1, x1, #0xb
     338:	str	x1, [x0, #24]
     33c:	b	350 <_ZNK4llvm3mca13ResourceState4dumpEv+0x270>
     340:	mov	x2, #0xb                   	// #11
     344:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     348:	add	x1, x1, #0x0
     34c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     350:	ldrb	w1, [x19, #40]
     354:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
     358:	ldr	x1, [x0, #24]
     35c:	ldr	x2, [x0, #16]
     360:	cmp	x1, x2
     364:	b.cs	384 <_ZNK4llvm3mca13ResourceState4dumpEv+0x2a4>  // b.hs, b.nlast
     368:	add	x2, x1, #0x1
     36c:	str	x2, [x0, #24]
     370:	mov	w0, #0xa                   	// #10
     374:	strb	w0, [x1]
     378:	ldr	x19, [sp, #16]
     37c:	ldp	x29, x30, [sp], #112
     380:	ret
     384:	mov	w1, #0xa                   	// #10
     388:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     38c:	b	378 <_ZNK4llvm3mca13ResourceState4dumpEv+0x298>

0000000000000390 <_ZNK4llvm3mca15ResourceManager15canBeDispatchedEm>:
     390:	ldr	x2, [x0, #352]
     394:	tst	x1, x2
     398:	b.ne	3ac <_ZNK4llvm3mca15ResourceManager15canBeDispatchedEm+0x1c>  // b.any
     39c:	ldr	x0, [x0, #344]
     3a0:	bics	xzr, x1, x0
     3a4:	cset	w0, ne  // ne = any
     3a8:	ret
     3ac:	mov	w0, #0x2                   	// #2
     3b0:	b	3a8 <_ZNK4llvm3mca15ResourceManager15canBeDispatchedEm+0x18>

00000000000003b4 <_ZN4llvm3mca13ResourceStateC1ERKNS_18MCProcResourceDescEjm>:
     3b4:	stp	x29, x30, [sp, #-48]!
     3b8:	mov	x29, sp
     3bc:	stp	x19, x20, [sp, #16]
     3c0:	str	d8, [sp, #32]
     3c4:	mov	x19, x0
     3c8:	fmov	d8, x3
     3cc:	str	w2, [x0]
     3d0:	str	x3, [x0, #8]
     3d4:	ldr	w20, [x1, #16]
     3d8:	str	w20, [x0, #32]
     3dc:	cnt	v0.8b, v8.8b
     3e0:	addv	b0, v0.8b
     3e4:	umov	w0, v0.b[0]
     3e8:	cmp	w0, #0x1
     3ec:	cset	w2, hi  // hi = pmore
     3f0:	strb	w2, [x19, #41]
     3f4:	b.hi	434 <_ZN4llvm3mca13ResourceStateC1ERKNS_18MCProcResourceDescEjm+0x80>  // b.pmore
     3f8:	ldr	w1, [x1, #8]
     3fc:	mov	x0, #0x1                   	// #1
     400:	lsl	x0, x0, x1
     404:	sub	x0, x0, #0x1
     408:	str	x0, [x19, #16]
     40c:	ldr	x0, [x19, #16]
     410:	str	x0, [x19, #24]
     414:	cmn	w20, #0x1
     418:	csel	w20, w20, wzr, ne  // ne = any
     41c:	str	w20, [x19, #36]
     420:	strb	wzr, [x19, #40]
     424:	ldp	x19, x20, [sp, #16]
     428:	ldr	d8, [sp, #32]
     42c:	ldp	x29, x30, [sp], #48
     430:	ret
     434:	mov	x0, x3
     438:	cbz	x3, 45c <_ZN4llvm3mca13ResourceStateC1ERKNS_18MCProcResourceDescEjm+0xa8>
     43c:	mov	w1, #0x2                   	// #2
     440:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     444:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
     448:	lsr	x1, x1, x0
     44c:	fmov	x0, d8
     450:	eor	x1, x1, x0
     454:	str	x1, [x19, #16]
     458:	b	40c <_ZN4llvm3mca13ResourceStateC1ERKNS_18MCProcResourceDescEjm+0x58>
     45c:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     460:	add	x3, x3, #0x0
     464:	mov	w2, #0x64                  	// #100
     468:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     46c:	add	x1, x1, #0x0
     470:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     474:	add	x0, x0, #0x0
     478:	bl	0 <__assert_fail>

000000000000047c <_ZN4llvm3mca15ResourceManager14reserveBuffersEm>:
     47c:	cbz	x1, 5b8 <_ZN4llvm3mca15ResourceManager14reserveBuffersEm+0x13c>
     480:	stp	x29, x30, [sp, #-80]!
     484:	mov	x29, sp
     488:	stp	x19, x20, [sp, #16]
     48c:	stp	x21, x22, [sp, #32]
     490:	stp	x23, x24, [sp, #48]
     494:	str	x25, [sp, #64]
     498:	mov	x22, x0
     49c:	mov	x20, x1
     4a0:	neg	x19, x1
     4a4:	ands	x19, x19, x1
     4a8:	b.eq	540 <_ZN4llvm3mca15ResourceManager14reserveBuffersEm+0xc4>  // b.none
     4ac:	mov	w24, #0x2                   	// #2
     4b0:	mov	w23, #0x3f                  	// #63
     4b4:	b	4cc <_ZN4llvm3mca15ResourceManager14reserveBuffersEm+0x50>
     4b8:	cmp	x25, x19
     4bc:	b.eq	5a0 <_ZN4llvm3mca15ResourceManager14reserveBuffersEm+0x124>  // b.none
     4c0:	neg	x19, x20
     4c4:	ands	x19, x19, x20
     4c8:	b.eq	540 <_ZN4llvm3mca15ResourceManager14reserveBuffersEm+0xc4>  // b.none
     4cc:	mov	w1, w24
     4d0:	mov	x0, x19
     4d4:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     4d8:	sub	w0, w23, w0
     4dc:	ldr	x1, [x22, #8]
     4e0:	ldr	x21, [x1, x0, lsl #3]
     4e4:	mov	x25, x20
     4e8:	eor	x20, x20, x19
     4ec:	mov	x0, x21
     4f0:	bl	a4 <_ZNK4llvm3mca13ResourceState17isBufferAvailableEv>
     4f4:	cbnz	w0, 560 <_ZN4llvm3mca15ResourceManager14reserveBuffersEm+0xe4>
     4f8:	ldr	w0, [x21, #32]
     4fc:	cmp	w0, #0x0
     500:	b.le	528 <_ZN4llvm3mca15ResourceManager14reserveBuffersEm+0xac>
     504:	ldr	w1, [x21, #36]
     508:	sub	w1, w1, #0x1
     50c:	str	w1, [x21, #36]
     510:	cmp	w1, w0
     514:	b.hi	580 <_ZN4llvm3mca15ResourceManager14reserveBuffersEm+0x104>  // b.pmore
     518:	cbnz	w1, 4b8 <_ZN4llvm3mca15ResourceManager14reserveBuffersEm+0x3c>
     51c:	ldr	x0, [x22, #344]
     520:	eor	x0, x0, x19
     524:	str	x0, [x22, #344]
     528:	ldr	w0, [x21, #32]
     52c:	cbnz	w0, 4b8 <_ZN4llvm3mca15ResourceManager14reserveBuffersEm+0x3c>
     530:	ldr	x0, [x22, #352]
     534:	eor	x0, x0, x19
     538:	str	x0, [x22, #352]
     53c:	b	4b8 <_ZN4llvm3mca15ResourceManager14reserveBuffersEm+0x3c>
     540:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     544:	add	x3, x3, #0x0
     548:	mov	w2, #0x64                  	// #100
     54c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     550:	add	x1, x1, #0x0
     554:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     558:	add	x0, x0, #0x0
     55c:	bl	0 <__assert_fail>
     560:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     564:	add	x3, x3, #0x0
     568:	mov	w2, #0x102                 	// #258
     56c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     570:	add	x1, x1, #0x0
     574:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     578:	add	x0, x0, #0x0
     57c:	bl	0 <__assert_fail>
     580:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     584:	add	x3, x3, #0x0
     588:	mov	w2, #0x112                 	// #274
     58c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     590:	add	x1, x1, #0x0
     594:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     598:	add	x0, x0, #0x0
     59c:	bl	0 <__assert_fail>
     5a0:	ldp	x19, x20, [sp, #16]
     5a4:	ldp	x21, x22, [sp, #32]
     5a8:	ldp	x23, x24, [sp, #48]
     5ac:	ldr	x25, [sp, #64]
     5b0:	ldp	x29, x30, [sp], #80
     5b4:	ret
     5b8:	ret

00000000000005bc <_ZN4llvm3mca15ResourceManager14releaseBuffersEm>:
     5bc:	stp	x29, x30, [sp, #-64]!
     5c0:	mov	x29, sp
     5c4:	stp	x21, x22, [sp, #32]
     5c8:	mov	x21, x0
     5cc:	ldr	x0, [x0, #344]
     5d0:	orr	x0, x0, x1
     5d4:	str	x0, [x21, #344]
     5d8:	cbz	x1, 69c <_ZN4llvm3mca15ResourceManager14releaseBuffersEm+0xe0>
     5dc:	stp	x19, x20, [sp, #16]
     5e0:	str	x23, [sp, #48]
     5e4:	mov	x20, x1
     5e8:	neg	x19, x1
     5ec:	ands	x19, x19, x1
     5f0:	b.eq	674 <_ZN4llvm3mca15ResourceManager14releaseBuffersEm+0xb8>  // b.none
     5f4:	mov	w23, #0x2                   	// #2
     5f8:	mov	w22, #0x3f                  	// #63
     5fc:	b	614 <_ZN4llvm3mca15ResourceManager14releaseBuffersEm+0x58>
     600:	cmp	x3, x19
     604:	b.eq	694 <_ZN4llvm3mca15ResourceManager14releaseBuffersEm+0xd8>  // b.none
     608:	neg	x19, x20
     60c:	ands	x19, x19, x20
     610:	b.eq	674 <_ZN4llvm3mca15ResourceManager14releaseBuffersEm+0xb8>  // b.none
     614:	mov	w1, w23
     618:	mov	x0, x19
     61c:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     620:	sub	w0, w22, w0
     624:	ldr	x1, [x21, #8]
     628:	ldr	x2, [x1, x0, lsl #3]
     62c:	mov	x3, x20
     630:	eor	x20, x20, x19
     634:	ldr	w0, [x2, #32]
     638:	cmp	w0, #0x0
     63c:	b.le	600 <_ZN4llvm3mca15ResourceManager14releaseBuffersEm+0x44>
     640:	ldr	w1, [x2, #36]
     644:	add	w1, w1, #0x1
     648:	str	w1, [x2, #36]
     64c:	cmp	w1, w0
     650:	b.ls	600 <_ZN4llvm3mca15ResourceManager14releaseBuffersEm+0x44>  // b.plast
     654:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     658:	add	x3, x3, #0x0
     65c:	mov	w2, #0x11d                 	// #285
     660:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     664:	add	x1, x1, #0x0
     668:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     66c:	add	x0, x0, #0x0
     670:	bl	0 <__assert_fail>
     674:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     678:	add	x3, x3, #0x0
     67c:	mov	w2, #0x64                  	// #100
     680:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     684:	add	x1, x1, #0x0
     688:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     68c:	add	x0, x0, #0x0
     690:	bl	0 <__assert_fail>
     694:	ldp	x19, x20, [sp, #16]
     698:	ldr	x23, [sp, #48]
     69c:	ldp	x21, x22, [sp, #32]
     6a0:	ldp	x29, x30, [sp], #64
     6a4:	ret

00000000000006a8 <_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE>:
     6a8:	stp	x29, x30, [sp, #-96]!
     6ac:	mov	x29, sp
     6b0:	stp	x19, x20, [sp, #16]
     6b4:	stp	x21, x22, [sp, #32]
     6b8:	stp	x23, x24, [sp, #48]
     6bc:	stp	x27, x28, [sp, #80]
     6c0:	mov	x23, x0
     6c4:	mov	x27, x1
     6c8:	ldr	x19, [x1, #176]
     6cc:	ldr	w21, [x1, #184]
     6d0:	add	x21, x21, x21, lsl #1
     6d4:	add	x21, x19, x21, lsl #3
     6d8:	cmp	x19, x21
     6dc:	b.eq	780 <_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE+0xd8>  // b.none
     6e0:	stp	x25, x26, [sp, #64]
     6e4:	mov	x22, #0x0                   	// #0
     6e8:	mov	w24, #0x0                   	// #0
     6ec:	mov	w26, #0x2                   	// #2
     6f0:	mov	w25, #0x3f                  	// #63
     6f4:	b	724 <_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE+0x7c>
     6f8:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     6fc:	add	x3, x3, #0x0
     700:	mov	w2, #0x64                  	// #100
     704:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     708:	add	x1, x1, #0x0
     70c:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     710:	add	x0, x0, #0x0
     714:	bl	0 <__assert_fail>
     718:	add	x19, x19, #0x18
     71c:	cmp	x21, x19
     720:	b.eq	770 <_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE+0xc8>  // b.none
     724:	mov	x20, x19
     728:	ldrb	w0, [x19, #16]
     72c:	mov	w28, w24
     730:	cbnz	w0, 738 <_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE+0x90>
     734:	ldr	w28, [x19, #20]
     738:	ldr	x0, [x20]
     73c:	cbz	x0, 6f8 <_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE+0x50>
     740:	mov	w1, w26
     744:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     748:	sub	w0, w25, w0
     74c:	ldr	x2, [x23, #8]
     750:	mov	w1, w28
     754:	ldr	x0, [x2, x0, lsl #3]
     758:	bl	70 <_ZNK4llvm3mca13ResourceState7isReadyEj>
     75c:	and	w0, w0, #0xff
     760:	cbnz	w0, 718 <_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE+0x70>
     764:	ldr	x0, [x20]
     768:	orr	x22, x22, x0
     76c:	b	718 <_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE+0x70>
     770:	ldr	x0, [x23, #320]
     774:	ands	x0, x22, x0
     778:	b.ne	7a4 <_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE+0xfc>  // b.any
     77c:	ldp	x25, x26, [sp, #64]
     780:	ldr	x0, [x27, #304]
     784:	ldr	x22, [x23, #336]
     788:	and	x0, x0, x22
     78c:	ldp	x19, x20, [sp, #16]
     790:	ldp	x21, x22, [sp, #32]
     794:	ldp	x23, x24, [sp, #48]
     798:	ldp	x27, x28, [sp, #80]
     79c:	ldp	x29, x30, [sp], #96
     7a0:	ret
     7a4:	ldp	x25, x26, [sp, #64]
     7a8:	b	78c <_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE+0xe4>

00000000000007ac <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE>:
     7ac:	stp	x29, x30, [sp, #-112]!
     7b0:	mov	x29, sp
     7b4:	stp	x19, x20, [sp, #16]
     7b8:	stp	x21, x22, [sp, #32]
     7bc:	stp	x25, x26, [sp, #64]
     7c0:	mov	x19, x0
     7c4:	mov	x25, x1
     7c8:	mov	x1, x0
     7cc:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     7d0:	ldr	x0, [x0]
     7d4:	add	x0, x0, #0x10
     7d8:	str	x0, [x1], #8
     7dc:	ldr	w0, [x25, #48]
     7e0:	sub	w0, w0, #0x1
     7e4:	str	xzr, [x19, #8]
     7e8:	str	xzr, [x1, #8]
     7ec:	str	xzr, [x1, #16]
     7f0:	cbz	x0, e58 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x6ac>
     7f4:	lsl	x20, x0, #3
     7f8:	mov	x0, x20
     7fc:	bl	0 <_Znwm>
     800:	str	x0, [x19, #8]
     804:	add	x1, x0, x20
     808:	str	x1, [x19, #24]
     80c:	str	xzr, [x0], #8
     810:	cmp	x0, x1
     814:	b.ne	80c <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x60>  // b.any
     818:	str	x1, [x19, #16]
     81c:	ldr	w0, [x25, #48]
     820:	sub	w0, w0, #0x1
     824:	str	xzr, [x19, #32]
     828:	str	xzr, [x19, #40]
     82c:	str	xzr, [x19, #48]
     830:	cbz	x0, e48 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x69c>
     834:	lsl	x20, x0, #3
     838:	mov	x0, x20
     83c:	bl	0 <_Znwm>
     840:	str	x0, [x19, #32]
     844:	add	x1, x0, x20
     848:	str	x1, [x19, #48]
     84c:	str	xzr, [x0], #8
     850:	cmp	x0, x1
     854:	b.ne	84c <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0xa0>  // b.any
     858:	str	x1, [x19, #40]
     85c:	ldr	w0, [x25, #48]
     860:	sub	w0, w0, #0x1
     864:	str	xzr, [x19, #56]
     868:	str	xzr, [x19, #64]
     86c:	str	xzr, [x19, #72]
     870:	cbz	x0, e38 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x68c>
     874:	lsl	x20, x0, #3
     878:	mov	x0, x20
     87c:	bl	0 <_Znwm>
     880:	str	x0, [x19, #56]
     884:	add	x1, x0, x20
     888:	str	x1, [x19, #72]
     88c:	str	xzr, [x0], #8
     890:	cmp	x0, x1
     894:	b.ne	88c <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0xe0>  // b.any
     898:	str	x1, [x19, #64]
     89c:	ldr	w21, [x25, #48]
     8a0:	mov	w20, w21
     8a4:	add	x1, x19, #0x60
     8a8:	str	x1, [x19, #80]
     8ac:	str	wzr, [x19, #88]
     8b0:	mov	w0, #0x8                   	// #8
     8b4:	str	w0, [x19, #92]
     8b8:	cmp	w21, w0
     8bc:	b.hi	a50 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x2a4>  // b.pmore
     8c0:	ldr	w0, [x19, #92]
     8c4:	cmp	x20, x0
     8c8:	b.hi	a64 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x2b8>  // b.pmore
     8cc:	str	w21, [x19, #88]
     8d0:	ldr	x0, [x19, #80]
     8d4:	add	x1, x0, x20, lsl #3
     8d8:	cmp	x0, x1
     8dc:	b.eq	8ec <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x140>  // b.none
     8e0:	str	xzr, [x0], #8
     8e4:	cmp	x1, x0
     8e8:	b.ne	8e0 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x134>  // b.any
     8ec:	ldr	w21, [x25, #48]
     8f0:	sub	w21, w21, #0x1
     8f4:	mov	w20, w21
     8f8:	add	x1, x19, #0xb0
     8fc:	str	x1, [x19, #160]
     900:	str	wzr, [x19, #168]
     904:	mov	w0, #0x8                   	// #8
     908:	str	w0, [x19, #172]
     90c:	cmp	w21, w0
     910:	b.hi	a8c <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x2e0>  // b.pmore
     914:	ldr	w0, [x19, #172]
     918:	cmp	x20, x0
     91c:	b.hi	aa0 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x2f4>  // b.pmore
     920:	str	w21, [x19, #168]
     924:	ldr	x0, [x19, #160]
     928:	add	x1, x0, x20, lsl #2
     92c:	cmp	x0, x1
     930:	b.eq	940 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x194>  // b.none
     934:	str	wzr, [x0], #4
     938:	cmp	x1, x0
     93c:	b.ne	934 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x188>  // b.any
     940:	str	xzr, [x19, #208]
     944:	ldrb	w1, [x19, #216]
     948:	orr	w1, w1, #0x1
     94c:	strb	w1, [x19, #216]
     950:	ldr	w1, [x19, #216]
     954:	and	w1, w1, #0x1
     958:	str	w1, [x19, #216]
     95c:	str	wzr, [x19, #220]
     960:	cbnz	w1, e2c <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x680>
     964:	ldr	w1, [x19, #232]
     968:	sub	w0, w1, #0x1
     96c:	tst	w0, w1
     970:	b.ne	ac8 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x31c>  // b.any
     974:	ldr	x0, [x19, #224]
     978:	ubfiz	x2, x1, #1, #32
     97c:	add	x1, x2, w1, uxtw
     980:	add	x2, x0, x1, lsl #3
     984:	cmp	x0, x2
     988:	b.eq	9a4 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x1f8>  // b.none
     98c:	mov	x1, #0xffffffffffffffff    	// #-1
     990:	str	x1, [x0]
     994:	str	x1, [x0, #8]
     998:	add	x0, x0, #0x18
     99c:	cmp	x2, x0
     9a0:	b.ne	990 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x1e4>  // b.any
     9a4:	str	xzr, [x19, #320]
     9a8:	str	xzr, [x19, #336]
     9ac:	mov	x0, #0xffffffffffffffff    	// #-1
     9b0:	str	x0, [x19, #344]
     9b4:	str	xzr, [x19, #352]
     9b8:	ldr	x1, [x19, #80]
     9bc:	ldr	w2, [x19, #88]
     9c0:	mov	x0, x25
     9c4:	bl	0 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE>
     9c8:	ldr	w22, [x25, #48]
     9cc:	cmp	w22, #0x1
     9d0:	b.ls	df8 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x64c>  // b.plast
     9d4:	stp	x23, x24, [sp, #48]
     9d8:	stp	x27, x28, [sp, #80]
     9dc:	mov	x20, #0x1                   	// #1
     9e0:	mov	w24, #0x2                   	// #2
     9e4:	mov	w23, #0x3f                  	// #63
     9e8:	ldr	w0, [x19, #88]
     9ec:	cmp	x0, x20
     9f0:	b.ls	af0 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x344>  // b.plast
     9f4:	ldr	x0, [x19, #80]
     9f8:	ldr	x0, [x0, x20, lsl #3]
     9fc:	cbz	x0, b10 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x364>
     a00:	mov	w1, w24
     a04:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     a08:	sub	w0, w23, w0
     a0c:	ldr	w1, [x19, #168]
     a10:	cmp	x0, x1
     a14:	b.cs	b30 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x384>  // b.hs, b.nlast
     a18:	ldr	x1, [x19, #160]
     a1c:	str	w20, [x1, x0, lsl #2]
     a20:	add	x20, x20, #0x1
     a24:	cmp	w22, w20
     a28:	b.hi	9e8 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x23c>  // b.pmore
     a2c:	ldr	w28, [x25, #48]
     a30:	cmp	w28, #0x1
     a34:	b.ls	e14 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x668>  // b.plast
     a38:	mov	x21, #0x1                   	// #1
     a3c:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     a40:	ldr	x0, [x0]
     a44:	add	x0, x0, #0x10
     a48:	str	x0, [sp, #104]
     a4c:	b	c18 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x46c>
     a50:	mov	x3, #0x8                   	// #8
     a54:	mov	x2, x20
     a58:	add	x0, x19, #0x50
     a5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     a60:	b	8c0 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x114>
     a64:	stp	x23, x24, [sp, #48]
     a68:	stp	x27, x28, [sp, #80]
     a6c:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     a70:	add	x3, x3, #0x0
     a74:	mov	w2, #0x43                  	// #67
     a78:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     a7c:	add	x1, x1, #0x0
     a80:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     a84:	add	x0, x0, #0x0
     a88:	bl	0 <__assert_fail>
     a8c:	mov	x3, #0x4                   	// #4
     a90:	mov	x2, x20
     a94:	add	x0, x19, #0xa0
     a98:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     a9c:	b	914 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x168>
     aa0:	stp	x23, x24, [sp, #48]
     aa4:	stp	x27, x28, [sp, #80]
     aa8:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     aac:	add	x3, x3, #0x0
     ab0:	mov	w2, #0x43                  	// #67
     ab4:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     ab8:	add	x1, x1, #0x0
     abc:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     ac0:	add	x0, x0, #0x0
     ac4:	bl	0 <__assert_fail>
     ac8:	stp	x23, x24, [sp, #48]
     acc:	stp	x27, x28, [sp, #80]
     ad0:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     ad4:	add	x3, x3, #0x0
     ad8:	mov	w2, #0x15b                 	// #347
     adc:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     ae0:	add	x1, x1, #0x0
     ae4:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     ae8:	add	x0, x0, #0x0
     aec:	bl	0 <__assert_fail>
     af0:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     af4:	add	x3, x3, #0x0
     af8:	mov	w2, #0x95                  	// #149
     afc:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     b00:	add	x1, x1, #0x0
     b04:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     b08:	add	x0, x0, #0x0
     b0c:	bl	0 <__assert_fail>
     b10:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     b14:	add	x3, x3, #0x0
     b18:	mov	w2, #0x64                  	// #100
     b1c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     b20:	add	x1, x1, #0x0
     b24:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     b28:	add	x0, x0, #0x0
     b2c:	bl	0 <__assert_fail>
     b30:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     b34:	add	x3, x3, #0x0
     b38:	mov	w2, #0x95                  	// #149
     b3c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     b40:	add	x1, x1, #0x0
     b44:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     b48:	add	x0, x0, #0x0
     b4c:	bl	0 <__assert_fail>
     b50:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     b54:	add	x3, x3, #0x0
     b58:	mov	w2, #0x95                  	// #149
     b5c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     b60:	add	x1, x1, #0x0
     b64:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     b68:	add	x0, x0, #0x0
     b6c:	bl	0 <__assert_fail>
     b70:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     b74:	add	x3, x3, #0x0
     b78:	mov	w2, #0x64                  	// #100
     b7c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     b80:	add	x1, x1, #0x0
     b84:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     b88:	add	x0, x0, #0x0
     b8c:	bl	0 <__assert_fail>
     b90:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     b94:	add	x3, x3, #0x0
     b98:	mov	w2, #0x154                 	// #340
     b9c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     ba0:	add	x1, x1, #0x0
     ba4:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     ba8:	add	x0, x0, #0x0
     bac:	bl	0 <__assert_fail>
     bb0:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     bb4:	add	x3, x3, #0x0
     bb8:	mov	w2, #0x156                 	// #342
     bbc:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     bc0:	add	x1, x1, #0x0
     bc4:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     bc8:	add	x0, x0, #0x0
     bcc:	bl	0 <__assert_fail>
     bd0:	ldr	x23, [x2, #24]
     bd4:	mov	x0, #0x20                  	// #32
     bd8:	bl	0 <_Znwm>
     bdc:	mov	x1, x0
     be0:	ldr	x0, [sp, #104]
     be4:	str	x0, [x1]
     be8:	str	x23, [x1, #8]
     bec:	str	x23, [x1, #16]
     bf0:	str	xzr, [x1, #24]
     bf4:	ldr	x0, [x22, x20, lsl #3]
     bf8:	str	x1, [x22, x20, lsl #3]
     bfc:	cbz	x0, c0c <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x460>
     c00:	ldr	x1, [x0]
     c04:	ldr	x1, [x1, #8]
     c08:	blr	x1
     c0c:	add	x21, x21, #0x1
     c10:	cmp	w28, w21
     c14:	b.ls	cc8 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x51c>  // b.plast
     c18:	ldr	w0, [x19, #88]
     c1c:	cmp	x0, x21
     c20:	b.ls	b50 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x3a4>  // b.plast
     c24:	ldr	x0, [x19, #80]
     c28:	ldr	x24, [x0, x21, lsl #3]
     c2c:	cbz	x24, b70 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x3c4>
     c30:	mov	w1, #0x2                   	// #2
     c34:	mov	x0, x24
     c38:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     c3c:	mov	w1, #0x3f                  	// #63
     c40:	sub	w20, w1, w0
     c44:	ldr	x26, [x19, #8]
     c48:	ldr	x0, [x25, #40]
     c4c:	cbz	x0, b90 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x3e4>
     c50:	ldr	w0, [x25, #48]
     c54:	cmp	w21, w0
     c58:	b.cs	bb0 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x404>  // b.hs, b.nlast
     c5c:	ldr	x23, [x25, #32]
     c60:	add	x23, x23, x21, lsl #5
     c64:	mov	x0, #0x30                  	// #48
     c68:	bl	0 <_Znwm>
     c6c:	mov	x22, x0
     c70:	mov	x3, x24
     c74:	mov	w2, w21
     c78:	mov	x1, x23
     c7c:	bl	3b4 <_ZN4llvm3mca13ResourceStateC1ERKNS_18MCProcResourceDescEjm>
     c80:	ldr	x0, [x26, x20, lsl #3]
     c84:	str	x22, [x26, x20, lsl #3]
     c88:	cbz	x0, c94 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x4e8>
     c8c:	mov	x1, #0x30                  	// #48
     c90:	bl	0 <_ZdlPvm>
     c94:	ldr	x22, [x19, #32]
     c98:	ldr	x0, [x19, #8]
     c9c:	ldr	x2, [x0, x20, lsl #3]
     ca0:	ldrb	w0, [x2, #41]
     ca4:	cbnz	w0, bd0 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x424>
     ca8:	ldr	d0, [x2, #16]
     cac:	cnt	v0.8b, v0.8b
     cb0:	addv	b0, v0.8b
     cb4:	umov	w0, v0.b[0]
     cb8:	mov	x1, #0x0                   	// #0
     cbc:	cmp	w0, #0x1
     cc0:	b.hi	bd0 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x424>  // b.pmore
     cc4:	b	bf4 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x448>
     cc8:	ldr	w26, [x25, #48]
     ccc:	cmp	w26, #0x1
     cd0:	b.ls	e20 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x674>  // b.plast
     cd4:	mov	x24, #0x1                   	// #1
     cd8:	mov	w25, #0x2                   	// #2
     cdc:	mov	w23, #0x3f                  	// #63
     ce0:	mov	x27, x24
     ce4:	b	d40 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x594>
     ce8:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     cec:	add	x3, x3, #0x0
     cf0:	mov	w2, #0x95                  	// #149
     cf4:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     cf8:	add	x1, x1, #0x0
     cfc:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     d00:	add	x0, x0, #0x0
     d04:	bl	0 <__assert_fail>
     d08:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     d0c:	add	x3, x3, #0x0
     d10:	mov	w2, #0x64                  	// #100
     d14:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     d18:	add	x1, x1, #0x0
     d1c:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     d20:	add	x0, x0, #0x0
     d24:	bl	0 <__assert_fail>
     d28:	ldr	x0, [x19, #320]
     d2c:	orr	x20, x0, x20
     d30:	str	x20, [x19, #320]
     d34:	add	x24, x24, #0x1
     d38:	cmp	w26, w24
     d3c:	b.ls	df0 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x644>  // b.plast
     d40:	ldr	w0, [x19, #88]
     d44:	cmp	x0, x24
     d48:	b.ls	ce8 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x53c>  // b.plast
     d4c:	ldr	x0, [x19, #80]
     d50:	ldr	x20, [x0, x24, lsl #3]
     d54:	cbz	x20, d08 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x55c>
     d58:	mov	w1, w25
     d5c:	mov	x0, x20
     d60:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     d64:	sub	w22, w23, w0
     d68:	sub	w0, w23, w0
     d6c:	ldr	x1, [x19, #8]
     d70:	ldr	x0, [x1, x0, lsl #3]
     d74:	ldrb	w0, [x0, #41]
     d78:	cbz	w0, d28 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x57c>
     d7c:	lsl	x22, x27, x22
     d80:	subs	x21, x20, x22
     d84:	b.eq	d34 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x588>  // b.none
     d88:	sub	x20, x22, x20
     d8c:	ands	x20, x20, x21
     d90:	b.eq	dd0 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x624>  // b.none
     d94:	mov	w1, w25
     d98:	mov	x0, x20
     d9c:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     da0:	sub	w0, w23, w0
     da4:	ldr	x2, [x19, #56]
     da8:	ldr	x1, [x2, x0, lsl #3]
     dac:	orr	x1, x1, x22
     db0:	str	x1, [x2, x0, lsl #3]
     db4:	mov	x0, x21
     db8:	eor	x21, x21, x20
     dbc:	cmp	x20, x0
     dc0:	b.eq	d34 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x588>  // b.none
     dc4:	neg	x20, x21
     dc8:	ands	x20, x20, x21
     dcc:	b.ne	d94 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x5e8>  // b.any
     dd0:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     dd4:	add	x3, x3, #0x0
     dd8:	mov	w2, #0x64                  	// #100
     ddc:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     de0:	add	x1, x1, #0x0
     de4:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     de8:	add	x0, x0, #0x0
     dec:	bl	0 <__assert_fail>
     df0:	ldp	x23, x24, [sp, #48]
     df4:	ldp	x27, x28, [sp, #80]
     df8:	ldr	x0, [x19, #320]
     dfc:	str	x0, [x19, #328]
     e00:	ldp	x19, x20, [sp, #16]
     e04:	ldp	x21, x22, [sp, #32]
     e08:	ldp	x25, x26, [sp, #64]
     e0c:	ldp	x29, x30, [sp], #112
     e10:	ret
     e14:	ldp	x23, x24, [sp, #48]
     e18:	ldp	x27, x28, [sp, #80]
     e1c:	b	df8 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x64c>
     e20:	ldp	x23, x24, [sp, #48]
     e24:	ldp	x27, x28, [sp, #80]
     e28:	b	df8 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x64c>
     e2c:	add	x0, x19, #0xe0
     e30:	mov	w1, #0x4                   	// #4
     e34:	b	978 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x1cc>
     e38:	str	xzr, [x19, #56]
     e3c:	str	xzr, [x19, #72]
     e40:	mov	x1, #0x0                   	// #0
     e44:	b	898 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0xec>
     e48:	str	xzr, [x19, #32]
     e4c:	str	xzr, [x19, #48]
     e50:	mov	x1, #0x0                   	// #0
     e54:	b	858 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0xac>
     e58:	str	xzr, [x19, #8]
     e5c:	str	xzr, [x19, #24]
     e60:	mov	x1, #0x0                   	// #0
     e64:	b	818 <_ZN4llvm3mca15ResourceManagerC1ERKNS_12MCSchedModelE+0x6c>

0000000000000e68 <_ZN4llvm3mcaL10selectImplEmRm>:
     e68:	stp	x29, x30, [sp, #-32]!
     e6c:	mov	x29, sp
     e70:	str	x19, [sp, #16]
     e74:	cbz	x0, eac <_ZN4llvm3mcaL10selectImplEmRm+0x44>
     e78:	mov	x19, x1
     e7c:	mov	w1, #0x2                   	// #2
     e80:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     e84:	mov	x2, #0x8000000000000000    	// #-9223372036854775808
     e88:	lsr	x0, x2, x0
     e8c:	sub	x1, x0, #0x1
     e90:	orr	x2, x1, x0
     e94:	ldr	x1, [x19]
     e98:	and	x1, x1, x2
     e9c:	str	x1, [x19]
     ea0:	ldr	x19, [sp, #16]
     ea4:	ldp	x29, x30, [sp], #32
     ea8:	ret
     eac:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     eb0:	add	x3, x3, #0x0
     eb4:	mov	w2, #0x64                  	// #100
     eb8:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     ebc:	add	x1, x1, #0x0
     ec0:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     ec4:	add	x0, x0, #0x0
     ec8:	bl	0 <__assert_fail>

0000000000000ecc <_ZN4llvm3mca23DefaultResourceStrategy6selectEm>:
     ecc:	stp	x29, x30, [sp, #-16]!
     ed0:	mov	x29, sp
     ed4:	mov	x2, x0
     ed8:	ldr	x0, [x0, #16]
     edc:	ands	x0, x1, x0
     ee0:	b.ne	f14 <_ZN4llvm3mca23DefaultResourceStrategy6selectEm+0x48>  // b.any
     ee4:	mov	x3, x1
     ee8:	ldr	x4, [x2, #8]
     eec:	ldr	x1, [x2, #24]
     ef0:	eor	x1, x4, x1
     ef4:	str	x1, [x2, #16]
     ef8:	str	xzr, [x2, #24]
     efc:	ands	x0, x1, x3
     f00:	b.eq	f20 <_ZN4llvm3mca23DefaultResourceStrategy6selectEm+0x54>  // b.none
     f04:	add	x1, x2, #0x10
     f08:	bl	e68 <_ZN4llvm3mcaL10selectImplEmRm>
     f0c:	ldp	x29, x30, [sp], #16
     f10:	ret
     f14:	add	x1, x2, #0x10
     f18:	bl	e68 <_ZN4llvm3mcaL10selectImplEmRm>
     f1c:	b	f0c <_ZN4llvm3mca23DefaultResourceStrategy6selectEm+0x40>
     f20:	mov	x1, x2
     f24:	str	x4, [x1, #16]!
     f28:	and	x0, x4, x3
     f2c:	bl	e68 <_ZN4llvm3mcaL10selectImplEmRm>
     f30:	b	f0c <_ZN4llvm3mca23DefaultResourceStrategy6selectEm+0x40>

0000000000000f34 <_ZNK4llvm3mca15ResourceManager11getNumUnitsEm>:
     f34:	stp	x29, x30, [sp, #-32]!
     f38:	mov	x29, sp
     f3c:	str	x19, [sp, #16]
     f40:	cbz	x1, f8c <_ZNK4llvm3mca15ResourceManager11getNumUnitsEm+0x58>
     f44:	mov	x19, x0
     f48:	mov	x0, x1
     f4c:	mov	w1, #0x2                   	// #2
     f50:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     f54:	mov	w1, #0x3f                  	// #63
     f58:	sub	w1, w1, w0
     f5c:	ldr	x0, [x19, #8]
     f60:	ldr	x1, [x0, x1, lsl #3]
     f64:	ldrb	w2, [x1, #41]
     f68:	mov	w0, #0x1                   	// #1
     f6c:	cbnz	w2, f80 <_ZNK4llvm3mca15ResourceManager11getNumUnitsEm+0x4c>
     f70:	ldr	d0, [x1, #16]
     f74:	cnt	v0.8b, v0.8b
     f78:	addv	b0, v0.8b
     f7c:	umov	w0, v0.b[0]
     f80:	ldr	x19, [sp, #16]
     f84:	ldp	x29, x30, [sp], #32
     f88:	ret
     f8c:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     f90:	add	x3, x3, #0x0
     f94:	mov	w2, #0x64                  	// #100
     f98:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     f9c:	add	x1, x1, #0x0
     fa0:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     fa4:	add	x0, x0, #0x0
     fa8:	bl	0 <__assert_fail>

0000000000000fac <_ZNK4llvm3mca15ResourceManager19resolveResourceMaskEm>:
     fac:	stp	x29, x30, [sp, #-32]!
     fb0:	mov	x29, sp
     fb4:	str	x19, [sp, #16]
     fb8:	cbz	x1, ff4 <_ZNK4llvm3mca15ResourceManager19resolveResourceMaskEm+0x48>
     fbc:	mov	x19, x0
     fc0:	mov	x0, x1
     fc4:	mov	w1, #0x2                   	// #2
     fc8:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     fcc:	mov	w1, #0x3f                  	// #63
     fd0:	sub	w0, w1, w0
     fd4:	ldr	w1, [x19, #168]
     fd8:	cmp	x0, x1
     fdc:	b.cs	1014 <_ZNK4llvm3mca15ResourceManager19resolveResourceMaskEm+0x68>  // b.hs, b.nlast
     fe0:	ldr	x1, [x19, #160]
     fe4:	ldr	w0, [x1, x0, lsl #2]
     fe8:	ldr	x19, [sp, #16]
     fec:	ldp	x29, x30, [sp], #32
     ff0:	ret
     ff4:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
     ff8:	add	x3, x3, #0x0
     ffc:	mov	w2, #0x64                  	// #100
    1000:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1004:	add	x1, x1, #0x0
    1008:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    100c:	add	x0, x0, #0x0
    1010:	bl	0 <__assert_fail>
    1014:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1018:	add	x3, x3, #0x0
    101c:	mov	w2, #0x99                  	// #153
    1020:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1024:	add	x1, x1, #0x0
    1028:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    102c:	add	x0, x0, #0x0
    1030:	bl	0 <__assert_fail>

0000000000001034 <_ZN4llvm3mca15ResourceManager15releaseResourceEm>:
    1034:	stp	x29, x30, [sp, #-32]!
    1038:	mov	x29, sp
    103c:	str	x19, [sp, #16]
    1040:	cbz	x1, 10b0 <_ZN4llvm3mca15ResourceManager15releaseResourceEm+0x7c>
    1044:	mov	x19, x0
    1048:	mov	x0, x1
    104c:	mov	w1, #0x2                   	// #2
    1050:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1054:	mov	w1, #0x3f                  	// #63
    1058:	sub	w2, w1, w0
    105c:	sub	w1, w1, w0
    1060:	ldr	x0, [x19, #8]
    1064:	ldr	x0, [x0, x1, lsl #3]
    1068:	strb	wzr, [x0, #40]
    106c:	ldrb	w1, [x0, #41]
    1070:	cbz	w1, 1088 <_ZN4llvm3mca15ResourceManager15releaseResourceEm+0x54>
    1074:	mov	x1, #0x1                   	// #1
    1078:	lsl	x3, x1, x2
    107c:	ldr	x1, [x19, #336]
    1080:	eor	x1, x1, x3
    1084:	str	x1, [x19, #336]
    1088:	ldr	w0, [x0, #32]
    108c:	cbnz	w0, 10a4 <_ZN4llvm3mca15ResourceManager15releaseResourceEm+0x70>
    1090:	mov	x0, #0x1                   	// #1
    1094:	lsl	x0, x0, x2
    1098:	ldr	x2, [x19, #352]
    109c:	eor	x2, x2, x0
    10a0:	str	x2, [x19, #352]
    10a4:	ldr	x19, [sp, #16]
    10a8:	ldp	x29, x30, [sp], #32
    10ac:	ret
    10b0:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    10b4:	add	x3, x3, #0x0
    10b8:	mov	w2, #0x64                  	// #100
    10bc:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    10c0:	add	x1, x1, #0x0
    10c4:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    10c8:	add	x0, x0, #0x0
    10cc:	bl	0 <__assert_fail>

00000000000010d0 <_ZN4llvm3mca15ResourceManager15reserveResourceEm>:
    10d0:	stp	x29, x30, [sp, #-32]!
    10d4:	mov	x29, sp
    10d8:	str	x19, [sp, #16]
    10dc:	cbz	x1, 113c <_ZN4llvm3mca15ResourceManager15reserveResourceEm+0x6c>
    10e0:	mov	x19, x0
    10e4:	mov	x0, x1
    10e8:	mov	w1, #0x2                   	// #2
    10ec:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    10f0:	mov	w1, #0x3f                  	// #63
    10f4:	sub	w3, w1, w0
    10f8:	sub	w1, w1, w0
    10fc:	ldr	x2, [x19, #8]
    1100:	ldr	x0, [x2, x1, lsl #3]
    1104:	ldrb	w2, [x0, #41]
    1108:	cbz	w2, 115c <_ZN4llvm3mca15ResourceManager15reserveResourceEm+0x8c>
    110c:	ldrb	w2, [x0, #40]
    1110:	cbnz	w2, 115c <_ZN4llvm3mca15ResourceManager15reserveResourceEm+0x8c>
    1114:	mov	w1, #0x1                   	// #1
    1118:	strb	w1, [x0, #40]
    111c:	mov	x0, #0x1                   	// #1
    1120:	lsl	x1, x0, x3
    1124:	ldr	x0, [x19, #336]
    1128:	eor	x0, x0, x1
    112c:	str	x0, [x19, #336]
    1130:	ldr	x19, [sp, #16]
    1134:	ldp	x29, x30, [sp], #32
    1138:	ret
    113c:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1140:	add	x3, x3, #0x0
    1144:	mov	w2, #0x64                  	// #100
    1148:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    114c:	add	x1, x1, #0x0
    1150:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1154:	add	x0, x0, #0x0
    1158:	bl	0 <__assert_fail>
    115c:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1160:	add	x3, x3, #0x0
    1164:	mov	w2, #0x15a                 	// #346
    1168:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    116c:	add	x1, x1, #0x0
    1170:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1174:	add	x0, x0, #0x0
    1178:	bl	0 <__assert_fail>

000000000000117c <_ZN4llvm3mca15ResourceManager21setCustomStrategyImplESt10unique_ptrINS0_16ResourceStrategyESt14default_deleteIS3_EEm>:
    117c:	stp	x29, x30, [sp, #-32]!
    1180:	mov	x29, sp
    1184:	stp	x19, x20, [sp, #16]
    1188:	cbz	x2, 11f0 <_ZN4llvm3mca15ResourceManager21setCustomStrategyImplESt10unique_ptrINS0_16ResourceStrategyESt14default_deleteIS3_EEm+0x74>
    118c:	mov	x19, x0
    1190:	mov	x20, x1
    1194:	mov	x0, x2
    1198:	mov	w1, #0x2                   	// #2
    119c:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    11a0:	mov	w2, #0x3f                  	// #63
    11a4:	sub	w2, w2, w0
    11a8:	ldr	x0, [x19, #16]
    11ac:	ldr	x1, [x19, #8]
    11b0:	sub	x0, x0, x1
    11b4:	cmp	x2, x0, asr #3
    11b8:	b.cs	1210 <_ZN4llvm3mca15ResourceManager21setCustomStrategyImplESt10unique_ptrINS0_16ResourceStrategyESt14default_deleteIS3_EEm+0x94>  // b.hs, b.nlast
    11bc:	ldr	x1, [x20]
    11c0:	cbz	x1, 1230 <_ZN4llvm3mca15ResourceManager21setCustomStrategyImplESt10unique_ptrINS0_16ResourceStrategyESt14default_deleteIS3_EEm+0xb4>
    11c4:	ldr	x3, [x19, #32]
    11c8:	str	xzr, [x20]
    11cc:	ldr	x0, [x3, x2, lsl #3]
    11d0:	str	x1, [x3, x2, lsl #3]
    11d4:	cbz	x0, 11e4 <_ZN4llvm3mca15ResourceManager21setCustomStrategyImplESt10unique_ptrINS0_16ResourceStrategyESt14default_deleteIS3_EEm+0x68>
    11d8:	ldr	x1, [x0]
    11dc:	ldr	x1, [x1, #8]
    11e0:	blr	x1
    11e4:	ldp	x19, x20, [sp, #16]
    11e8:	ldp	x29, x30, [sp], #32
    11ec:	ret
    11f0:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    11f4:	add	x3, x3, #0x0
    11f8:	mov	w2, #0x64                  	// #100
    11fc:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1200:	add	x1, x1, #0x0
    1204:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1208:	add	x0, x0, #0x0
    120c:	bl	0 <__assert_fail>
    1210:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1214:	add	x3, x3, #0x0
    1218:	mov	w2, #0xa1                  	// #161
    121c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1220:	add	x1, x1, #0x0
    1224:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1228:	add	x0, x0, #0x0
    122c:	bl	0 <__assert_fail>
    1230:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1234:	add	x3, x3, #0x0
    1238:	mov	w2, #0xa2                  	// #162
    123c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1240:	add	x1, x1, #0x0
    1244:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1248:	add	x0, x0, #0x0
    124c:	bl	0 <__assert_fail>

0000000000001250 <_ZN4llvm3mca15ResourceManager7releaseERKSt4pairImmE>:
    1250:	stp	x29, x30, [sp, #-64]!
    1254:	mov	x29, sp
    1258:	stp	x19, x20, [sp, #16]
    125c:	mov	x20, x0
    1260:	ldr	x0, [x1]
    1264:	cbz	x0, 134c <_ZN4llvm3mca15ResourceManager7releaseERKSt4pairImmE+0xfc>
    1268:	stp	x21, x22, [sp, #32]
    126c:	mov	x21, x1
    1270:	mov	w1, #0x2                   	// #2
    1274:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1278:	mov	w19, #0x3f                  	// #63
    127c:	sub	w19, w19, w0
    1280:	ldr	x0, [x20, #8]
    1284:	ldr	x22, [x0, x19, lsl #3]
    1288:	mov	w1, #0x1                   	// #1
    128c:	mov	x0, x22
    1290:	bl	70 <_ZNK4llvm3mca13ResourceState7isReadyEj>
    1294:	and	w0, w0, #0xff
    1298:	ldr	x1, [x21, #8]
    129c:	ldr	x2, [x22, #24]
    12a0:	tst	x1, x2
    12a4:	b.ne	1374 <_ZN4llvm3mca15ResourceManager7releaseERKSt4pairImmE+0x124>  // b.any
    12a8:	eor	x1, x1, x2
    12ac:	str	x1, [x22, #24]
    12b0:	cbnz	w0, 13bc <_ZN4llvm3mca15ResourceManager7releaseERKSt4pairImmE+0x16c>
    12b4:	ldr	x0, [x20, #328]
    12b8:	ldr	x1, [x21]
    12bc:	eor	x0, x0, x1
    12c0:	str	x0, [x20, #328]
    12c4:	ldr	x0, [x20, #56]
    12c8:	ldr	x19, [x0, x19, lsl #3]
    12cc:	cbz	x19, 13bc <_ZN4llvm3mca15ResourceManager7releaseERKSt4pairImmE+0x16c>
    12d0:	str	x23, [sp, #48]
    12d4:	neg	x2, x19
    12d8:	ands	x0, x2, x19
    12dc:	b.eq	132c <_ZN4llvm3mca15ResourceManager7releaseERKSt4pairImmE+0xdc>  // b.none
    12e0:	mov	w23, #0x2                   	// #2
    12e4:	mov	w22, #0x3f                  	// #63
    12e8:	mov	w1, w23
    12ec:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    12f0:	sub	w0, w22, w0
    12f4:	ldr	x1, [x20, #8]
    12f8:	ldr	x0, [x1, x0, lsl #3]
    12fc:	ldr	x2, [x21]
    1300:	ldr	x1, [x0, #24]
    1304:	tst	x2, x1
    1308:	b.ne	1398 <_ZN4llvm3mca15ResourceManager7releaseERKSt4pairImmE+0x148>  // b.any
    130c:	eor	x2, x2, x1
    1310:	str	x2, [x0, #24]
    1314:	sub	x0, x19, #0x1
    1318:	ands	x19, x19, x0
    131c:	b.eq	13b8 <_ZN4llvm3mca15ResourceManager7releaseERKSt4pairImmE+0x168>  // b.none
    1320:	neg	x0, x19
    1324:	ands	x0, x0, x19
    1328:	b.ne	12e8 <_ZN4llvm3mca15ResourceManager7releaseERKSt4pairImmE+0x98>  // b.any
    132c:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1330:	add	x3, x3, #0x0
    1334:	mov	w2, #0x64                  	// #100
    1338:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    133c:	add	x1, x1, #0x0
    1340:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1344:	add	x0, x0, #0x0
    1348:	bl	0 <__assert_fail>
    134c:	stp	x21, x22, [sp, #32]
    1350:	str	x23, [sp, #48]
    1354:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1358:	add	x3, x3, #0x0
    135c:	mov	w2, #0x64                  	// #100
    1360:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1364:	add	x1, x1, #0x0
    1368:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    136c:	add	x0, x0, #0x0
    1370:	bl	0 <__assert_fail>
    1374:	str	x23, [sp, #48]
    1378:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    137c:	add	x3, x3, #0x0
    1380:	mov	w2, #0xf6                  	// #246
    1384:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1388:	add	x1, x1, #0x0
    138c:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1390:	add	x0, x0, #0x0
    1394:	bl	0 <__assert_fail>
    1398:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    139c:	add	x3, x3, #0x0
    13a0:	mov	w2, #0xf6                  	// #246
    13a4:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    13a8:	add	x1, x1, #0x0
    13ac:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    13b0:	add	x0, x0, #0x0
    13b4:	bl	0 <__assert_fail>
    13b8:	ldr	x23, [sp, #48]
    13bc:	ldp	x21, x22, [sp, #32]
    13c0:	ldp	x19, x20, [sp, #16]
    13c4:	ldp	x29, x30, [sp], #64
    13c8:	ret

00000000000013cc <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE>:
    13cc:	stp	x29, x30, [sp, #-144]!
    13d0:	mov	x29, sp
    13d4:	stp	x19, x20, [sp, #16]
    13d8:	stp	x21, x22, [sp, #32]
    13dc:	stp	x23, x24, [sp, #48]
    13e0:	stp	x25, x26, [sp, #64]
    13e4:	stp	x27, x28, [sp, #80]
    13e8:	mov	x20, x0
    13ec:	mov	x21, x1
    13f0:	ldr	w0, [x0, #216]
    13f4:	tst	x0, #0xfffffffe
    13f8:	b.eq	1410 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x44>  // b.none
    13fc:	ldrb	w0, [x20, #216]
    1400:	tbz	w0, #0, 1454 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x88>
    1404:	add	x19, x20, #0xe0
    1408:	mov	w24, #0x4                   	// #4
    140c:	b	145c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x90>
    1410:	ldrb	w0, [x20, #216]
    1414:	tbz	w0, #0, 1424 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x58>
    1418:	add	x19, x20, #0xe0
    141c:	mov	w0, #0x4                   	// #4
    1420:	b	142c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x60>
    1424:	ldr	x19, [x20, #224]
    1428:	ldr	w0, [x20, #232]
    142c:	ubfiz	x1, x0, #1, #32
    1430:	add	x0, x1, w0, uxtw
    1434:	add	x19, x19, x0, lsl #3
    1438:	ldr	x22, [x20, #208]
    143c:	mov	x24, x19
    1440:	ldrb	w0, [x20, #216]
    1444:	tbz	w0, #0, 14f0 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x124>
    1448:	add	x23, x20, #0xe0
    144c:	mov	w0, #0x4                   	// #4
    1450:	b	14f8 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x12c>
    1454:	ldr	x19, [x20, #224]
    1458:	ldr	w24, [x20, #232]
    145c:	ubfiz	x0, x24, #1, #32
    1460:	add	x24, x0, w24, uxtw
    1464:	add	x24, x19, x24, lsl #3
    1468:	cmp	x24, x19
    146c:	b.cc	14a4 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0xd8>  // b.lo, b.ul, b.last
    1470:	ldr	x22, [x20, #208]
    1474:	b.eq	14e8 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x11c>  // b.none
    1478:	mov	x0, x19
    147c:	mov	x19, x0
    1480:	ldr	x1, [x0]
    1484:	cmn	x1, #0x1
    1488:	b.eq	14c4 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0xf8>  // b.none
    148c:	cmn	x1, #0x2
    1490:	b.ne	1440 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x74>  // b.any
    1494:	ldr	x1, [x0, #8]
    1498:	cmn	x1, #0x2
    149c:	b.ne	1440 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x74>  // b.any
    14a0:	b	14d0 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x104>
    14a4:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    14a8:	add	x3, x3, #0x0
    14ac:	mov	w2, #0x4e0                 	// #1248
    14b0:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    14b4:	add	x1, x1, #0x0
    14b8:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    14bc:	add	x0, x0, #0x0
    14c0:	bl	0 <__assert_fail>
    14c4:	ldr	x1, [x0, #8]
    14c8:	cmn	x1, #0x1
    14cc:	b.ne	1440 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x74>  // b.any
    14d0:	add	x0, x0, #0x18
    14d4:	mov	x19, x0
    14d8:	cmp	x24, x0
    14dc:	b.ne	147c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0xb0>  // b.any
    14e0:	mov	x24, x0
    14e4:	b	1440 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x74>
    14e8:	mov	x24, x19
    14ec:	b	1440 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x74>
    14f0:	ldr	x23, [x20, #224]
    14f4:	ldr	w0, [x20, #232]
    14f8:	ubfiz	x1, x0, #1, #32
    14fc:	add	x0, x1, w0, uxtw
    1500:	add	x23, x23, x0, lsl #3
    1504:	ldr	x25, [x20, #208]
    1508:	mov	x26, #0xffffffff            	// #4294967295
    150c:	add	x28, sp, #0x88
    1510:	add	x27, sp, #0x80
    1514:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1518:	add	x0, x0, #0x0
    151c:	str	x0, [sp, #104]
    1520:	b	174c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x380>
    1524:	mov	x19, x24
    1528:	b	174c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x380>
    152c:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1530:	add	x3, x3, #0x0
    1534:	mov	w2, #0x4c7                 	// #1223
    1538:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    153c:	add	x1, x1, #0x0
    1540:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1544:	add	x0, x0, #0x0
    1548:	bl	0 <__assert_fail>
    154c:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1550:	add	x3, x3, #0x0
    1554:	mov	w2, #0x4c8                 	// #1224
    1558:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    155c:	add	x1, x1, #0x0
    1560:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1564:	add	x0, x0, #0x0
    1568:	bl	0 <__assert_fail>
    156c:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1570:	add	x3, x3, #0x0
    1574:	mov	w2, #0x4b3                 	// #1203
    1578:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    157c:	add	x1, x1, #0x0
    1580:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1584:	add	x0, x0, #0x0
    1588:	bl	0 <__assert_fail>
    158c:	ldr	d0, [x19]
    1590:	cnt	v0.8b, v0.8b
    1594:	addv	b0, v0.8b
    1598:	umov	w0, v0.b[0]
    159c:	cmp	w0, #0x1
    15a0:	b.eq	15f8 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x22c>  // b.none
    15a4:	ldr	x1, [x19]
    15a8:	mov	x0, x20
    15ac:	bl	1034 <_ZN4llvm3mca15ResourceManager15releaseResourceEm>
    15b0:	ldr	w0, [x21, #12]
    15b4:	ldr	w1, [x21, #8]
    15b8:	cmp	w1, w0
    15bc:	b.cs	1608 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x23c>  // b.hs, b.nlast
    15c0:	ldr	w0, [x21, #8]
    15c4:	ldr	x1, [x21]
    15c8:	add	x0, x1, x0, lsl #4
    15cc:	ldp	x2, x3, [x19]
    15d0:	stp	x2, x3, [x0]
    15d4:	ldr	w0, [x21, #8]
    15d8:	mov	w1, w0
    15dc:	add	x1, x1, #0x1
    15e0:	ldr	w2, [x21, #12]
    15e4:	cmp	x1, x2
    15e8:	b.hi	16e0 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x314>  // b.pmore
    15ec:	add	w0, w0, #0x1
    15f0:	str	w0, [x21, #8]
    15f4:	b	1794 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x3c8>
    15f8:	mov	x1, x19
    15fc:	mov	x0, x20
    1600:	bl	1250 <_ZN4llvm3mca15ResourceManager7releaseERKSt4pairImmE>
    1604:	b	15a4 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x1d8>
    1608:	mov	w0, w0
    160c:	add	x0, x0, #0x2
    1610:	orr	x0, x0, x0, lsr #1
    1614:	orr	x0, x0, x0, lsr #2
    1618:	orr	x0, x0, x0, lsr #4
    161c:	orr	x0, x0, x0, lsr #8
    1620:	orr	x1, x0, x0, lsr #16
    1624:	orr	x0, x1, x0, lsr #32
    1628:	add	x0, x0, #0x1
    162c:	str	x0, [sp, #128]
    1630:	str	x26, [sp, #136]
    1634:	cmp	x0, x26
    1638:	csel	x0, x27, x28, ls  // ls = plast
    163c:	ldr	x0, [x0]
    1640:	str	x0, [sp, #112]
    1644:	lsl	x0, x0, #4
    1648:	str	x0, [sp, #120]
    164c:	bl	0 <malloc>
    1650:	str	x0, [sp, #96]
    1654:	cbz	x0, 16b8 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x2ec>
    1658:	ldr	x3, [x21]
    165c:	ldr	w0, [x21, #8]
    1660:	add	x0, x3, x0, lsl #4
    1664:	cmp	x3, x0
    1668:	b.eq	1690 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x2c4>  // b.none
    166c:	mov	x1, x3
    1670:	ldr	x2, [sp, #96]
    1674:	ldp	x4, x5, [x1], #16
    1678:	stp	x4, x5, [x2], #16
    167c:	cmp	x0, x1
    1680:	b.ne	1674 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x2a8>  // b.any
    1684:	sub	x0, x0, #0x10
    1688:	cmp	x3, x0
    168c:	b.ne	1684 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x2b8>  // b.any
    1690:	mov	x1, x21
    1694:	ldr	x0, [x1], #16
    1698:	cmp	x0, x1
    169c:	b.eq	16a4 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x2d8>  // b.none
    16a0:	bl	0 <free>
    16a4:	ldr	x0, [sp, #96]
    16a8:	str	x0, [x21]
    16ac:	ldr	w0, [sp, #112]
    16b0:	str	w0, [x21, #12]
    16b4:	b	15c0 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x1f4>
    16b8:	ldr	x0, [sp, #120]
    16bc:	cbnz	x0, 16d0 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x304>
    16c0:	mov	x0, #0x1                   	// #1
    16c4:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    16c8:	str	x0, [sp, #96]
    16cc:	b	1658 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x28c>
    16d0:	mov	w1, #0x1                   	// #1
    16d4:	ldr	x0, [sp, #104]
    16d8:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
    16dc:	b	1658 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x28c>
    16e0:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    16e4:	add	x3, x3, #0x0
    16e8:	mov	w2, #0x43                  	// #67
    16ec:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    16f0:	add	x1, x1, #0x0
    16f4:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    16f8:	add	x0, x0, #0x0
    16fc:	bl	0 <__assert_fail>
    1700:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1704:	add	x3, x3, #0x0
    1708:	mov	w2, #0x4cf                 	// #1231
    170c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1710:	add	x1, x1, #0x0
    1714:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1718:	add	x0, x0, #0x0
    171c:	bl	0 <__assert_fail>
    1720:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1724:	add	x3, x3, #0x0
    1728:	mov	w2, #0x4e0                 	// #1248
    172c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1730:	add	x1, x1, #0x0
    1734:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1738:	add	x0, x0, #0x0
    173c:	bl	0 <__assert_fail>
    1740:	ldr	x1, [x0]
    1744:	cmn	x1, #0x1
    1748:	b.eq	17d8 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x40c>  // b.none
    174c:	cbz	x19, 1970 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x5a4>
    1750:	ldr	x0, [x20, #208]
    1754:	cmp	x0, x22
    1758:	b.ne	152c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x160>  // b.any
    175c:	cbz	x23, 1774 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x3a8>
    1760:	ldr	x0, [x20, #208]
    1764:	cmp	x25, x0
    1768:	b.ne	154c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x180>  // b.any
    176c:	cmp	x23, x19
    1770:	b.eq	1974 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x5a8>  // b.none
    1774:	ldr	x0, [x20, #208]
    1778:	cmp	x0, x22
    177c:	b.ne	156c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x1a0>  // b.any
    1780:	ldr	w0, [x19, #16]
    1784:	cbz	w0, 158c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x1c0>
    1788:	sub	w0, w0, #0x1
    178c:	str	w0, [x19, #16]
    1790:	cbz	w0, 158c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x1c0>
    1794:	ldr	x0, [x20, #208]
    1798:	cmp	x0, x22
    179c:	b.ne	1700 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x334>  // b.any
    17a0:	add	x1, x19, #0x18
    17a4:	cmp	x1, x24
    17a8:	b.hi	1720 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x354>  // b.pmore
    17ac:	b.eq	1524 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x158>  // b.none
    17b0:	add	x0, x19, #0x20
    17b4:	mov	x19, x1
    17b8:	ldur	x1, [x0, #-8]
    17bc:	cmn	x1, #0x1
    17c0:	b.eq	1740 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x374>  // b.none
    17c4:	cmn	x1, #0x2
    17c8:	b.ne	174c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x380>  // b.any
    17cc:	ldr	x1, [x0]
    17d0:	cmn	x1, #0x2
    17d4:	b.ne	174c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x380>  // b.any
    17d8:	add	x19, x0, #0x10
    17dc:	add	x0, x0, #0x18
    17e0:	cmp	x24, x19
    17e4:	b.ne	17b8 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x3ec>  // b.any
    17e8:	b	174c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x380>
    17ec:	ldr	x11, [x20, #224]
    17f0:	ldr	w3, [x20, #232]
    17f4:	cbnz	w3, 1890 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x4c4>
    17f8:	b	1874 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x4a8>
    17fc:	ldr	x2, [x1, #8]
    1800:	cmn	x2, #0x1
    1804:	b.ne	18a8 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x4dc>  // b.any
    1808:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    180c:	add	x3, x3, #0x0
    1810:	mov	w2, #0x250                 	// #592
    1814:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1818:	add	x1, x1, #0x0
    181c:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1820:	add	x0, x0, #0x0
    1824:	bl	0 <__assert_fail>
    1828:	ldr	x2, [x1, #8]
    182c:	cmn	x2, #0x2
    1830:	b.ne	18a8 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x4dc>  // b.any
    1834:	b	1808 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x43c>
    1838:	ldr	x14, [x13, #8]
    183c:	cmp	x14, x12
    1840:	b.ne	190c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x540>  // b.any
    1844:	str	x7, [x13]
    1848:	str	x7, [x13, #8]
    184c:	ldr	w0, [x20, #216]
    1850:	lsr	w0, w0, #1
    1854:	subs	w0, w0, #0x1
    1858:	b.mi	1950 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x584>  // b.first
    185c:	ldr	w3, [x20, #216]
    1860:	bfi	w3, w0, #1, #31
    1864:	str	w3, [x20, #216]
    1868:	ldr	w0, [x20, #220]
    186c:	add	w0, w0, #0x1
    1870:	str	w0, [x20, #220]
    1874:	add	x1, x1, #0x10
    1878:	cmp	x5, x1
    187c:	b.eq	19a0 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x5d4>  // b.none
    1880:	ldrb	w0, [x20, #216]
    1884:	tbz	w0, #0, 17ec <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x420>
    1888:	mov	x11, x10
    188c:	mov	w3, w9
    1890:	mov	x0, x1
    1894:	ldr	x4, [x1]
    1898:	cmn	x4, #0x1
    189c:	b.eq	17fc <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x430>  // b.none
    18a0:	cmn	x4, #0x2
    18a4:	b.eq	1828 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x45c>  // b.none
    18a8:	ldr	x12, [x0, #8]
    18ac:	mul	w2, w6, w4
    18b0:	mul	w0, w6, w12
    18b4:	orr	x2, x0, x2, lsl #32
    18b8:	sub	x2, x2, #0x1
    18bc:	sub	x0, x2, x0, lsl #32
    18c0:	eor	x0, x0, x0, lsr #22
    18c4:	sub	x2, x0, #0x1
    18c8:	sub	x0, x2, x0, lsl #13
    18cc:	eor	x0, x0, x0, lsr #8
    18d0:	add	x0, x0, x0, lsl #3
    18d4:	eor	x0, x0, x0, lsr #15
    18d8:	sub	x2, x0, #0x1
    18dc:	sub	x0, x2, x0, lsl #27
    18e0:	sub	w3, w3, #0x1
    18e4:	eor	x0, x0, x0, lsr #31
    18e8:	and	w0, w3, w0
    18ec:	mov	w15, w8
    18f0:	mov	x16, #0x0                   	// #0
    18f4:	ubfiz	x2, x0, #1, #32
    18f8:	add	x2, x2, w0, uxtw
    18fc:	add	x13, x11, x2, lsl #3
    1900:	ldr	x2, [x11, x2, lsl #3]
    1904:	cmp	x4, x2
    1908:	b.eq	1838 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x46c>  // b.none
    190c:	cmn	x2, #0x1
    1910:	b.eq	192c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x560>  // b.none
    1914:	cmn	x2, #0x2
    1918:	b.eq	193c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x570>  // b.none
    191c:	add	w0, w0, w15
    1920:	and	w0, w3, w0
    1924:	add	w15, w15, #0x1
    1928:	b	18f4 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x528>
    192c:	ldr	x2, [x13, #8]
    1930:	cmn	x2, #0x1
    1934:	b.eq	1874 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x4a8>  // b.none
    1938:	b	191c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x550>
    193c:	ldr	x2, [x13, #8]
    1940:	cmp	x16, #0x0
    1944:	ccmn	x2, #0x2, #0x0, eq  // eq = none
    1948:	csel	x16, x16, x13, ne  // ne = any
    194c:	b	191c <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x550>
    1950:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1954:	add	x3, x3, #0x0
    1958:	mov	w2, #0x441                 	// #1089
    195c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1960:	add	x1, x1, #0x0
    1964:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1968:	add	x0, x0, #0x0
    196c:	bl	0 <__assert_fail>
    1970:	cbnz	x23, 1760 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x394>
    1974:	ldr	x1, [x21]
    1978:	ldr	w5, [x21, #8]
    197c:	add	x5, x1, x5, lsl #4
    1980:	cmp	x5, x1
    1984:	b.eq	19a0 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x5d4>  // b.none
    1988:	mov	w6, #0x25                  	// #37
    198c:	mov	w8, #0x1                   	// #1
    1990:	mov	x7, #0xfffffffffffffffe    	// #-2
    1994:	add	x10, x20, #0xe0
    1998:	mov	w9, #0x4                   	// #4
    199c:	b	1880 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE+0x4b4>
    19a0:	ldp	x19, x20, [sp, #16]
    19a4:	ldp	x21, x22, [sp, #32]
    19a8:	ldp	x23, x24, [sp, #48]
    19ac:	ldp	x25, x26, [sp, #64]
    19b0:	ldp	x27, x28, [sp, #80]
    19b4:	ldp	x29, x30, [sp], #144
    19b8:	ret

00000000000019bc <_ZN4llvm3mca15ResourceManager10selectPipeEm>:
    19bc:	stp	x29, x30, [sp, #-48]!
    19c0:	mov	x29, sp
    19c4:	stp	x19, x20, [sp, #16]
    19c8:	stp	x21, x22, [sp, #32]
    19cc:	cbz	x1, 1a70 <_ZN4llvm3mca15ResourceManager10selectPipeEm+0xb4>
    19d0:	mov	x20, x0
    19d4:	mov	x19, x1
    19d8:	mov	w1, #0x2                   	// #2
    19dc:	mov	x0, x19
    19e0:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    19e4:	mov	w21, #0x3f                  	// #63
    19e8:	sub	w21, w21, w0
    19ec:	ldr	x1, [x20, #8]
    19f0:	ldr	x0, [x20, #16]
    19f4:	sub	x0, x0, x1
    19f8:	cmp	x21, x0, asr #3
    19fc:	b.cs	1a90 <_ZN4llvm3mca15ResourceManager10selectPipeEm+0xd4>  // b.hs, b.nlast
    1a00:	ldr	x22, [x1, x21, lsl #3]
    1a04:	mov	w1, #0x1                   	// #1
    1a08:	mov	x0, x22
    1a0c:	bl	70 <_ZNK4llvm3mca13ResourceState7isReadyEj>
    1a10:	and	w0, w0, #0xff
    1a14:	cbz	w0, 1ab0 <_ZN4llvm3mca15ResourceManager10selectPipeEm+0xf4>
    1a18:	ldrb	w0, [x22, #41]
    1a1c:	cbnz	w0, 1a38 <_ZN4llvm3mca15ResourceManager10selectPipeEm+0x7c>
    1a20:	ldr	d0, [x22, #16]
    1a24:	cnt	v0.8b, v0.8b
    1a28:	addv	b0, v0.8b
    1a2c:	umov	w0, v0.b[0]
    1a30:	cmp	w0, #0x1
    1a34:	b.eq	1ad0 <_ZN4llvm3mca15ResourceManager10selectPipeEm+0x114>  // b.none
    1a38:	ldr	x0, [x20, #32]
    1a3c:	ldr	x0, [x0, x21, lsl #3]
    1a40:	ldr	x1, [x0]
    1a44:	ldr	x2, [x1, #16]
    1a48:	ldr	x1, [x22, #24]
    1a4c:	blr	x2
    1a50:	mov	x1, x0
    1a54:	ldrb	w0, [x22, #41]
    1a58:	cbnz	w0, 1adc <_ZN4llvm3mca15ResourceManager10selectPipeEm+0x120>
    1a5c:	mov	x0, x19
    1a60:	ldp	x19, x20, [sp, #16]
    1a64:	ldp	x21, x22, [sp, #32]
    1a68:	ldp	x29, x30, [sp], #48
    1a6c:	ret
    1a70:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1a74:	add	x3, x3, #0x0
    1a78:	mov	w2, #0x64                  	// #100
    1a7c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1a80:	add	x1, x1, #0x0
    1a84:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1a88:	add	x0, x0, #0x0
    1a8c:	bl	0 <__assert_fail>
    1a90:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1a94:	add	x3, x3, #0x0
    1a98:	mov	w2, #0xb3                  	// #179
    1a9c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1aa0:	add	x1, x1, #0x0
    1aa4:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1aa8:	add	x0, x0, #0x0
    1aac:	bl	0 <__assert_fail>
    1ab0:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1ab4:	add	x3, x3, #0x0
    1ab8:	mov	w2, #0xb5                  	// #181
    1abc:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1ac0:	add	x1, x1, #0x0
    1ac4:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1ac8:	add	x0, x0, #0x0
    1acc:	bl	0 <__assert_fail>
    1ad0:	mov	x0, x19
    1ad4:	ldr	x1, [x22, #24]
    1ad8:	b	1a60 <_ZN4llvm3mca15ResourceManager10selectPipeEm+0xa4>
    1adc:	mov	x0, x20
    1ae0:	bl	19bc <_ZN4llvm3mca15ResourceManager10selectPipeEm>
    1ae4:	b	1a60 <_ZN4llvm3mca15ResourceManager10selectPipeEm+0xa4>

0000000000001ae8 <_ZN4llvm3mca15ResourceManager3useERKSt4pairImmE>:
    1ae8:	stp	x29, x30, [sp, #-64]!
    1aec:	mov	x29, sp
    1af0:	stp	x19, x20, [sp, #16]
    1af4:	mov	x20, x0
    1af8:	ldr	x0, [x1]
    1afc:	cbz	x0, 1c34 <_ZN4llvm3mca15ResourceManager3useERKSt4pairImmE+0x14c>
    1b00:	stp	x21, x22, [sp, #32]
    1b04:	mov	x21, x1
    1b08:	mov	w1, #0x2                   	// #2
    1b0c:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1b10:	mov	w22, #0x3f                  	// #63
    1b14:	sub	w22, w22, w0
    1b18:	ldr	x0, [x20, #8]
    1b1c:	ldr	x19, [x0, x22, lsl #3]
    1b20:	ldr	x1, [x21, #8]
    1b24:	ldr	x0, [x19, #24]
    1b28:	tst	x1, x0
    1b2c:	b.eq	1c5c <_ZN4llvm3mca15ResourceManager3useERKSt4pairImmE+0x174>  // b.none
    1b30:	eor	x1, x1, x0
    1b34:	str	x1, [x19, #24]
    1b38:	ldrb	w0, [x19, #41]
    1b3c:	cbnz	w0, 1b70 <_ZN4llvm3mca15ResourceManager3useERKSt4pairImmE+0x88>
    1b40:	ldr	d0, [x19, #16]
    1b44:	cnt	v0.8b, v0.8b
    1b48:	addv	b0, v0.8b
    1b4c:	umov	w0, v0.b[0]
    1b50:	cmp	w0, #0x1
    1b54:	b.ls	1b70 <_ZN4llvm3mca15ResourceManager3useERKSt4pairImmE+0x88>  // b.plast
    1b58:	ldr	x0, [x20, #32]
    1b5c:	ldr	x0, [x0, x22, lsl #3]
    1b60:	ldr	x1, [x0]
    1b64:	ldr	x2, [x1, #24]
    1b68:	ldr	x1, [x21, #8]
    1b6c:	blr	x2
    1b70:	mov	w1, #0x1                   	// #1
    1b74:	mov	x0, x19
    1b78:	bl	70 <_ZNK4llvm3mca13ResourceState7isReadyEj>
    1b7c:	and	w0, w0, #0xff
    1b80:	cbnz	w0, 1ca4 <_ZN4llvm3mca15ResourceManager3useERKSt4pairImmE+0x1bc>
    1b84:	ldr	x0, [x20, #328]
    1b88:	ldr	x1, [x21]
    1b8c:	eor	x0, x0, x1
    1b90:	str	x0, [x20, #328]
    1b94:	ldr	x0, [x20, #56]
    1b98:	ldr	x19, [x0, x22, lsl #3]
    1b9c:	cbz	x19, 1ca4 <_ZN4llvm3mca15ResourceManager3useERKSt4pairImmE+0x1bc>
    1ba0:	str	x23, [sp, #48]
    1ba4:	neg	x2, x19
    1ba8:	ands	x0, x2, x19
    1bac:	b.eq	1c14 <_ZN4llvm3mca15ResourceManager3useERKSt4pairImmE+0x12c>  // b.none
    1bb0:	mov	w23, #0x2                   	// #2
    1bb4:	mov	w22, #0x3f                  	// #63
    1bb8:	mov	w1, w23
    1bbc:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1bc0:	sub	w0, w22, w0
    1bc4:	ldr	x1, [x20, #8]
    1bc8:	ldr	x1, [x1, x0, lsl #3]
    1bcc:	ldr	x2, [x21]
    1bd0:	ldr	x3, [x1, #24]
    1bd4:	tst	x2, x3
    1bd8:	b.eq	1c80 <_ZN4llvm3mca15ResourceManager3useERKSt4pairImmE+0x198>  // b.none
    1bdc:	eor	x2, x2, x3
    1be0:	str	x2, [x1, #24]
    1be4:	ldr	x1, [x20, #32]
    1be8:	ldr	x0, [x1, x0, lsl #3]
    1bec:	ldr	x1, [x0]
    1bf0:	ldr	x2, [x1, #24]
    1bf4:	ldr	x1, [x21]
    1bf8:	blr	x2
    1bfc:	sub	x0, x19, #0x1
    1c00:	ands	x19, x19, x0
    1c04:	b.eq	1ca0 <_ZN4llvm3mca15ResourceManager3useERKSt4pairImmE+0x1b8>  // b.none
    1c08:	neg	x0, x19
    1c0c:	ands	x0, x0, x19
    1c10:	b.ne	1bb8 <_ZN4llvm3mca15ResourceManager3useERKSt4pairImmE+0xd0>  // b.any
    1c14:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1c18:	add	x3, x3, #0x0
    1c1c:	mov	w2, #0x64                  	// #100
    1c20:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1c24:	add	x1, x1, #0x0
    1c28:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1c2c:	add	x0, x0, #0x0
    1c30:	bl	0 <__assert_fail>
    1c34:	stp	x21, x22, [sp, #32]
    1c38:	str	x23, [sp, #48]
    1c3c:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1c40:	add	x3, x3, #0x0
    1c44:	mov	w2, #0x64                  	// #100
    1c48:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1c4c:	add	x1, x1, #0x0
    1c50:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1c54:	add	x0, x0, #0x0
    1c58:	bl	0 <__assert_fail>
    1c5c:	str	x23, [sp, #48]
    1c60:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1c64:	add	x3, x3, #0x0
    1c68:	mov	w2, #0xf1                  	// #241
    1c6c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1c70:	add	x1, x1, #0x0
    1c74:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1c78:	add	x0, x0, #0x0
    1c7c:	bl	0 <__assert_fail>
    1c80:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1c84:	add	x3, x3, #0x0
    1c88:	mov	w2, #0xf1                  	// #241
    1c8c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1c90:	add	x1, x1, #0x0
    1c94:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1c98:	add	x0, x0, #0x0
    1c9c:	bl	0 <__assert_fail>
    1ca0:	ldr	x23, [sp, #48]
    1ca4:	ldp	x21, x22, [sp, #32]
    1ca8:	ldp	x19, x20, [sp, #16]
    1cac:	ldp	x29, x30, [sp], #64
    1cb0:	ret

0000000000001cb4 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE>:
    1cb4:	stp	x29, x30, [sp, #-176]!
    1cb8:	mov	x29, sp
    1cbc:	stp	x19, x20, [sp, #16]
    1cc0:	stp	x21, x22, [sp, #32]
    1cc4:	ldr	x20, [x1, #176]
    1cc8:	ldr	w22, [x1, #184]
    1ccc:	add	x22, x22, x22, lsl #1
    1cd0:	add	x22, x20, x22, lsl #3
    1cd4:	cmp	x20, x22
    1cd8:	b.eq	2854 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xba0>  // b.none
    1cdc:	stp	x23, x24, [sp, #48]
    1ce0:	stp	x25, x26, [sp, #64]
    1ce4:	stp	x27, x28, [sp, #80]
    1ce8:	mov	x19, x0
    1cec:	mov	x21, x2
    1cf0:	add	x25, sp, #0x80
    1cf4:	add	x27, sp, #0xa8
    1cf8:	add	x26, sp, #0x78
    1cfc:	adrp	x24, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1d00:	add	x24, x24, #0x0
    1d04:	b	250c <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x858>
    1d08:	ldr	x1, [x20]
    1d0c:	mov	x0, x19
    1d10:	bl	1034 <_ZN4llvm3mca15ResourceManager15releaseResourceEm>
    1d14:	b	2500 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x84c>
    1d18:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1d1c:	add	x3, x3, #0x0
    1d20:	mov	w2, #0x133                 	// #307
    1d24:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1d28:	add	x1, x1, #0x0
    1d2c:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1d30:	add	x0, x0, #0x0
    1d34:	bl	0 <__assert_fail>
    1d38:	ldr	x1, [x20]
    1d3c:	mov	x0, x19
    1d40:	bl	19bc <_ZN4llvm3mca15ResourceManager10selectPipeEm>
    1d44:	stp	x0, x1, [sp, #128]
    1d48:	mov	x1, x25
    1d4c:	mov	x0, x19
    1d50:	bl	1ae8 <_ZN4llvm3mca15ResourceManager3useERKSt4pairImmE>
    1d54:	ldr	w28, [x20, #12]
    1d58:	ldr	w0, [x20, #8]
    1d5c:	sub	w28, w28, w0
    1d60:	ldrb	w0, [x19, #216]
    1d64:	and	w6, w0, #0x1
    1d68:	tbz	w0, #0, 1e10 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x15c>
    1d6c:	add	x4, x19, #0xe0
    1d70:	mov	w2, #0x4                   	// #4
    1d74:	ldr	x3, [sp, #128]
    1d78:	cmn	x3, #0x1
    1d7c:	b.eq	1eb0 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x1fc>  // b.none
    1d80:	cmn	x3, #0x2
    1d84:	b.eq	1edc <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x228>  // b.none
    1d88:	ldr	x5, [sp, #136]
    1d8c:	mov	w0, #0x25                  	// #37
    1d90:	mul	w1, w0, w3
    1d94:	mul	w0, w0, w5
    1d98:	orr	x1, x0, x1, lsl #32
    1d9c:	sub	x1, x1, #0x1
    1da0:	sub	x0, x1, x0, lsl #32
    1da4:	eor	x0, x0, x0, lsr #22
    1da8:	sub	x1, x0, #0x1
    1dac:	sub	x0, x1, x0, lsl #13
    1db0:	eor	x0, x0, x0, lsr #8
    1db4:	add	x0, x0, x0, lsl #3
    1db8:	eor	x0, x0, x0, lsr #15
    1dbc:	sub	x1, x0, #0x1
    1dc0:	sub	x0, x1, x0, lsl #27
    1dc4:	sub	w1, w2, #0x1
    1dc8:	eor	x0, x0, x0, lsr #31
    1dcc:	and	w0, w1, w0
    1dd0:	mov	w10, #0x1                   	// #1
    1dd4:	mov	x9, #0x0                   	// #0
    1dd8:	ubfiz	x7, x0, #1, #32
    1ddc:	add	x7, x7, w0, uxtw
    1de0:	add	x2, x4, x7, lsl #3
    1de4:	ldr	x7, [x4, x7, lsl #3]
    1de8:	cmp	x3, x7
    1dec:	b.eq	1eec <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x238>  // b.none
    1df0:	cmn	x7, #0x1
    1df4:	b.eq	1f98 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x2e4>  // b.none
    1df8:	cmn	x7, #0x2
    1dfc:	b.eq	1fd0 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x31c>  // b.none
    1e00:	add	w0, w0, w10
    1e04:	and	w0, w1, w0
    1e08:	add	w10, w10, #0x1
    1e0c:	b	1dd8 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x124>
    1e10:	ldr	x4, [x19, #224]
    1e14:	ldr	w2, [x19, #232]
    1e18:	cbnz	w2, 1d74 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xc0>
    1e1c:	ldr	x0, [x19, #208]
    1e20:	add	x0, x0, #0x1
    1e24:	str	x0, [x19, #208]
    1e28:	ldr	w3, [x19, #216]
    1e2c:	lsr	w3, w3, #1
    1e30:	add	w3, w3, #0x1
    1e34:	mov	x2, #0x0                   	// #0
    1e38:	ldr	w1, [x19, #232]
    1e3c:	add	x0, x19, #0xd0
    1e40:	add	w4, w1, w1, lsl #1
    1e44:	cmp	w4, w3, lsl #2
    1e48:	b.ls	1fe4 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x330>  // b.plast
    1e4c:	ldr	w4, [x19, #220]
    1e50:	add	w3, w3, w4
    1e54:	sub	w3, w1, w3
    1e58:	cmp	w3, w1, lsr #3
    1e5c:	b.ls	213c <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x488>  // b.plast
    1e60:	cbz	x2, 20a4 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x3f0>
    1e64:	ldr	w0, [x19, #216]
    1e68:	lsr	w0, w0, #1
    1e6c:	adds	w0, w0, #0x1
    1e70:	b.mi	2274 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x5c0>  // b.first
    1e74:	ldr	w3, [x19, #216]
    1e78:	bfi	w3, w0, #1, #31
    1e7c:	str	w3, [x19, #216]
    1e80:	ldr	x0, [x2]
    1e84:	cmn	x0, #0x1
    1e88:	b.eq	2294 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x5e0>  // b.none
    1e8c:	ldr	w0, [x19, #220]
    1e90:	sub	w0, w0, #0x1
    1e94:	str	w0, [x19, #220]
    1e98:	ldr	x0, [sp, #128]
    1e9c:	str	x0, [x2]
    1ea0:	ldr	x0, [sp, #136]
    1ea4:	str	x0, [x2, #8]
    1ea8:	str	wzr, [x2, #16]
    1eac:	b	1ef8 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x244>
    1eb0:	ldr	x0, [sp, #136]
    1eb4:	cmn	x0, #0x1
    1eb8:	b.ne	1d88 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xd4>  // b.any
    1ebc:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1ec0:	add	x3, x3, #0x0
    1ec4:	mov	w2, #0x250                 	// #592
    1ec8:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1ecc:	add	x1, x1, #0x0
    1ed0:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1ed4:	add	x0, x0, #0x0
    1ed8:	bl	0 <__assert_fail>
    1edc:	ldr	x0, [sp, #136]
    1ee0:	cmn	x0, #0x2
    1ee4:	b.ne	1d88 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xd4>  // b.any
    1ee8:	b	1ebc <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x208>
    1eec:	ldr	x8, [x2, #8]
    1ef0:	cmp	x8, x5
    1ef4:	b.ne	1df0 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x13c>  // b.any
    1ef8:	ldr	w0, [x2, #16]
    1efc:	add	w28, w0, w28
    1f00:	str	w28, [x2, #16]
    1f04:	ldr	w1, [x23, #12]
    1f08:	ldr	w0, [x23, #8]
    1f0c:	sub	w23, w1, w0
    1f10:	ldp	x0, x1, [sp, #128]
    1f14:	stp	x0, x1, [sp, #144]
    1f18:	ldr	w0, [x21, #12]
    1f1c:	ldr	w1, [x21, #8]
    1f20:	cmp	w1, w0
    1f24:	b.cs	22a4 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x5f0>  // b.hs, b.nlast
    1f28:	ldr	w0, [x21, #8]
    1f2c:	add	x0, x0, x0, lsl #1
    1f30:	ldr	x1, [x21]
    1f34:	add	x0, x1, x0, lsl #3
    1f38:	str	w23, [sp, #160]
    1f3c:	mov	w1, #0x1                   	// #1
    1f40:	str	w1, [sp, #164]
    1f44:	ldp	x2, x3, [sp, #144]
    1f48:	stp	x2, x3, [x0]
    1f4c:	ldr	x1, [sp, #160]
    1f50:	str	x1, [x0, #16]
    1f54:	ldr	w0, [x21, #8]
    1f58:	mov	w1, w0
    1f5c:	add	x1, x1, #0x1
    1f60:	ldr	w2, [x21, #12]
    1f64:	cmp	x1, x2
    1f68:	b.hi	2390 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x6dc>  // b.pmore
    1f6c:	add	w0, w0, #0x1
    1f70:	str	w0, [x21, #8]
    1f74:	cbnz	w0, 2500 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x84c>
    1f78:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1f7c:	add	x3, x3, #0x0
    1f80:	mov	w2, #0xa7                  	// #167
    1f84:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1f88:	add	x1, x1, #0x0
    1f8c:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1f90:	add	x0, x0, #0x0
    1f94:	bl	0 <__assert_fail>
    1f98:	ldr	x7, [x2, #8]
    1f9c:	cmn	x7, #0x1
    1fa0:	b.ne	1e00 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x14c>  // b.any
    1fa4:	cmp	x9, #0x0
    1fa8:	csel	x2, x2, x9, eq  // eq = none
    1fac:	ldr	x0, [x19, #208]
    1fb0:	add	x0, x0, #0x1
    1fb4:	str	x0, [x19, #208]
    1fb8:	ldr	w3, [x19, #216]
    1fbc:	lsr	w3, w3, #1
    1fc0:	add	w3, w3, #0x1
    1fc4:	mov	w1, #0x4                   	// #4
    1fc8:	cbnz	w6, 1e3c <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x188>
    1fcc:	b	1e38 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x184>
    1fd0:	ldr	x7, [x2, #8]
    1fd4:	cmp	x9, #0x0
    1fd8:	ccmn	x7, #0x2, #0x0, eq  // eq = none
    1fdc:	csel	x9, x9, x2, ne  // ne = any
    1fe0:	b	1e00 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x14c>
    1fe4:	lsl	w1, w1, #1
    1fe8:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    1fec:	ldrb	w0, [x19, #216]
    1ff0:	tbz	w0, #0, 2098 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x3e4>
    1ff4:	add	x5, x19, #0xe0
    1ff8:	mov	w1, #0x4                   	// #4
    1ffc:	ldr	x4, [sp, #128]
    2000:	cmn	x4, #0x1
    2004:	b.eq	20c4 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x410>  // b.none
    2008:	cmn	x4, #0x2
    200c:	b.eq	20f0 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x43c>  // b.none
    2010:	ldr	x6, [sp, #136]
    2014:	mov	w0, #0x25                  	// #37
    2018:	mul	w2, w0, w4
    201c:	mul	w0, w0, w6
    2020:	orr	x2, x0, x2, lsl #32
    2024:	sub	x2, x2, #0x1
    2028:	sub	x0, x2, x0, lsl #32
    202c:	eor	x0, x0, x0, lsr #22
    2030:	sub	x2, x0, #0x1
    2034:	sub	x0, x2, x0, lsl #13
    2038:	eor	x0, x0, x0, lsr #8
    203c:	add	x0, x0, x0, lsl #3
    2040:	eor	x0, x0, x0, lsr #15
    2044:	sub	x2, x0, #0x1
    2048:	sub	x0, x2, x0, lsl #27
    204c:	sub	w1, w1, #0x1
    2050:	eor	x0, x0, x0, lsr #31
    2054:	and	w0, w1, w0
    2058:	mov	w8, #0x1                   	// #1
    205c:	mov	x3, #0x0                   	// #0
    2060:	ubfiz	x7, x0, #1, #32
    2064:	add	x7, x7, w0, uxtw
    2068:	add	x2, x5, x7, lsl #3
    206c:	ldr	x7, [x5, x7, lsl #3]
    2070:	cmp	x4, x7
    2074:	b.eq	2100 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x44c>  // b.none
    2078:	cmn	x7, #0x1
    207c:	b.eq	2110 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x45c>  // b.none
    2080:	cmn	x7, #0x2
    2084:	b.eq	2128 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x474>  // b.none
    2088:	add	w0, w0, w8
    208c:	and	w0, w1, w0
    2090:	add	w8, w8, #0x1
    2094:	b	2060 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x3ac>
    2098:	ldr	x5, [x19, #224]
    209c:	ldr	w1, [x19, #232]
    20a0:	cbnz	w1, 1ffc <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x348>
    20a4:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    20a8:	add	x3, x3, #0x0
    20ac:	mov	w2, #0x22f                 	// #559
    20b0:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    20b4:	add	x1, x1, #0x0
    20b8:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    20bc:	add	x0, x0, #0x0
    20c0:	bl	0 <__assert_fail>
    20c4:	ldr	x0, [sp, #136]
    20c8:	cmn	x0, #0x1
    20cc:	b.ne	2010 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x35c>  // b.any
    20d0:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    20d4:	add	x3, x3, #0x0
    20d8:	mov	w2, #0x250                 	// #592
    20dc:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    20e0:	add	x1, x1, #0x0
    20e4:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    20e8:	add	x0, x0, #0x0
    20ec:	bl	0 <__assert_fail>
    20f0:	ldr	x0, [sp, #136]
    20f4:	cmn	x0, #0x2
    20f8:	b.ne	2010 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x35c>  // b.any
    20fc:	b	20d0 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x41c>
    2100:	ldr	x9, [x2, #8]
    2104:	cmp	x9, x6
    2108:	b.eq	1e64 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x1b0>  // b.none
    210c:	b	2078 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x3c4>
    2110:	ldr	x7, [x2, #8]
    2114:	cmn	x7, #0x1
    2118:	b.ne	2088 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x3d4>  // b.any
    211c:	cmp	x3, #0x0
    2120:	csel	x2, x2, x3, eq  // eq = none
    2124:	b	1e64 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x1b0>
    2128:	ldr	x7, [x2, #8]
    212c:	cmp	x3, #0x0
    2130:	ccmn	x7, #0x2, #0x0, eq  // eq = none
    2134:	csel	x3, x3, x2, ne  // ne = any
    2138:	b	2088 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x3d4>
    213c:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2140:	ldrb	w0, [x19, #216]
    2144:	tbz	w0, #0, 21ec <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x538>
    2148:	add	x5, x19, #0xe0
    214c:	mov	w1, #0x4                   	// #4
    2150:	ldr	x4, [sp, #128]
    2154:	cmn	x4, #0x1
    2158:	b.eq	21fc <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x548>  // b.none
    215c:	cmn	x4, #0x2
    2160:	b.eq	2228 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x574>  // b.none
    2164:	ldr	x6, [sp, #136]
    2168:	mov	w0, #0x25                  	// #37
    216c:	mul	w2, w0, w4
    2170:	mul	w0, w0, w6
    2174:	orr	x2, x0, x2, lsl #32
    2178:	sub	x2, x2, #0x1
    217c:	sub	x0, x2, x0, lsl #32
    2180:	eor	x0, x0, x0, lsr #22
    2184:	sub	x2, x0, #0x1
    2188:	sub	x0, x2, x0, lsl #13
    218c:	eor	x0, x0, x0, lsr #8
    2190:	add	x0, x0, x0, lsl #3
    2194:	eor	x0, x0, x0, lsr #15
    2198:	sub	x2, x0, #0x1
    219c:	sub	x0, x2, x0, lsl #27
    21a0:	sub	w1, w1, #0x1
    21a4:	eor	x0, x0, x0, lsr #31
    21a8:	and	w0, w1, w0
    21ac:	mov	w8, #0x1                   	// #1
    21b0:	mov	x3, #0x0                   	// #0
    21b4:	ubfiz	x7, x0, #1, #32
    21b8:	add	x7, x7, w0, uxtw
    21bc:	add	x2, x5, x7, lsl #3
    21c0:	ldr	x7, [x5, x7, lsl #3]
    21c4:	cmp	x4, x7
    21c8:	b.eq	2238 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x584>  // b.none
    21cc:	cmn	x7, #0x1
    21d0:	b.eq	2248 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x594>  // b.none
    21d4:	cmn	x7, #0x2
    21d8:	b.eq	2260 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x5ac>  // b.none
    21dc:	add	w0, w0, w8
    21e0:	and	w0, w1, w0
    21e4:	add	w8, w8, #0x1
    21e8:	b	21b4 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x500>
    21ec:	ldr	x5, [x19, #224]
    21f0:	ldr	w1, [x19, #232]
    21f4:	cbnz	w1, 2150 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x49c>
    21f8:	b	20a4 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x3f0>
    21fc:	ldr	x0, [sp, #136]
    2200:	cmn	x0, #0x1
    2204:	b.ne	2164 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x4b0>  // b.any
    2208:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    220c:	add	x3, x3, #0x0
    2210:	mov	w2, #0x250                 	// #592
    2214:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2218:	add	x1, x1, #0x0
    221c:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2220:	add	x0, x0, #0x0
    2224:	bl	0 <__assert_fail>
    2228:	ldr	x0, [sp, #136]
    222c:	cmn	x0, #0x2
    2230:	b.ne	2164 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x4b0>  // b.any
    2234:	b	2208 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x554>
    2238:	ldr	x9, [x2, #8]
    223c:	cmp	x9, x6
    2240:	b.eq	1e64 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x1b0>  // b.none
    2244:	b	21cc <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x518>
    2248:	ldr	x7, [x2, #8]
    224c:	cmn	x7, #0x1
    2250:	b.ne	21dc <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x528>  // b.any
    2254:	cmp	x3, #0x0
    2258:	csel	x2, x2, x3, eq  // eq = none
    225c:	b	1e64 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x1b0>
    2260:	ldr	x7, [x2, #8]
    2264:	cmp	x3, #0x0
    2268:	ccmn	x7, #0x2, #0x0, eq  // eq = none
    226c:	csel	x3, x3, x2, ne  // ne = any
    2270:	b	21dc <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x528>
    2274:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2278:	add	x3, x3, #0x0
    227c:	mov	w2, #0x441                 	// #1089
    2280:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2284:	add	x1, x1, #0x0
    2288:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    228c:	add	x0, x0, #0x0
    2290:	bl	0 <__assert_fail>
    2294:	ldr	x0, [x2, #8]
    2298:	cmn	x0, #0x1
    229c:	b.ne	1e8c <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x1d8>  // b.any
    22a0:	b	1e98 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x1e4>
    22a4:	mov	w0, w0
    22a8:	add	x0, x0, #0x2
    22ac:	orr	x0, x0, x0, lsr #1
    22b0:	orr	x0, x0, x0, lsr #2
    22b4:	orr	x0, x0, x0, lsr #4
    22b8:	orr	x0, x0, x0, lsr #8
    22bc:	orr	x1, x0, x0, lsr #16
    22c0:	orr	x0, x1, x0, lsr #32
    22c4:	add	x0, x0, #0x1
    22c8:	str	x0, [sp, #120]
    22cc:	mov	x1, #0xffffffff            	// #4294967295
    22d0:	str	x1, [sp, #168]
    22d4:	cmp	x0, x1
    22d8:	csel	x0, x26, x27, ls  // ls = plast
    22dc:	ldr	x28, [x0]
    22e0:	add	x0, x28, x28, lsl #1
    22e4:	lsl	x0, x0, #3
    22e8:	str	x0, [sp, #104]
    22ec:	bl	0 <malloc>
    22f0:	str	x0, [sp, #96]
    22f4:	cbz	x0, 2368 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x6b4>
    22f8:	ldr	x6, [x21]
    22fc:	ldr	w0, [x21, #8]
    2300:	add	x0, x0, x0, lsl #1
    2304:	add	x1, x6, x0, lsl #3
    2308:	cmp	x6, x1
    230c:	b.eq	2344 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x690>  // b.none
    2310:	mov	x0, x6
    2314:	ldr	x2, [sp, #96]
    2318:	ldp	x4, x5, [x0]
    231c:	stp	x4, x5, [x2]
    2320:	ldr	x3, [x0, #16]
    2324:	str	x3, [x2, #16]
    2328:	add	x2, x2, #0x18
    232c:	add	x0, x0, #0x18
    2330:	cmp	x1, x0
    2334:	b.ne	2318 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x664>  // b.any
    2338:	sub	x1, x1, #0x18
    233c:	cmp	x6, x1
    2340:	b.ne	2338 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x684>  // b.any
    2344:	mov	x1, x21
    2348:	ldr	x0, [x1], #16
    234c:	cmp	x0, x1
    2350:	b.eq	2358 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x6a4>  // b.none
    2354:	bl	0 <free>
    2358:	ldr	x0, [sp, #96]
    235c:	str	x0, [x21]
    2360:	str	w28, [x21, #12]
    2364:	b	1f28 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x274>
    2368:	ldr	x0, [sp, #104]
    236c:	cbnz	x0, 2380 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x6cc>
    2370:	mov	x0, #0x1                   	// #1
    2374:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2378:	str	x0, [sp, #96]
    237c:	b	22f8 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x644>
    2380:	mov	w1, #0x1                   	// #1
    2384:	mov	x0, x24
    2388:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
    238c:	b	22f8 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x644>
    2390:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2394:	add	x3, x3, #0x0
    2398:	mov	w2, #0x43                  	// #67
    239c:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    23a0:	add	x1, x1, #0x0
    23a4:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    23a8:	add	x0, x0, #0x0
    23ac:	bl	0 <__assert_fail>
    23b0:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    23b4:	add	x3, x3, #0x0
    23b8:	mov	w2, #0x13b                 	// #315
    23bc:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    23c0:	add	x1, x1, #0x0
    23c4:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    23c8:	add	x0, x0, #0x0
    23cc:	bl	0 <__assert_fail>
    23d0:	ldr	x5, [x19, #224]
    23d4:	ldr	w1, [x19, #232]
    23d8:	cbnz	w1, 2574 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x8c0>
    23dc:	ldr	x0, [x19, #208]
    23e0:	add	x0, x0, #0x1
    23e4:	str	x0, [x19, #208]
    23e8:	ldr	w3, [x19, #216]
    23ec:	lsr	w3, w3, #1
    23f0:	add	w3, w3, #0x1
    23f4:	mov	x2, #0x0                   	// #0
    23f8:	ldr	w1, [x19, #232]
    23fc:	add	x0, x19, #0xd0
    2400:	add	w4, w1, w1, lsl #1
    2404:	cmp	w4, w3, lsl #2
    2408:	b.ls	25e8 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x934>  // b.plast
    240c:	ldr	w4, [x19, #220]
    2410:	add	w3, w3, w4
    2414:	sub	w3, w1, w3
    2418:	cmp	w3, w1, lsr #3
    241c:	b.ls	2710 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xa5c>  // b.plast
    2420:	cbz	x2, 2634 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x980>
    2424:	ldr	w0, [x19, #216]
    2428:	lsr	w0, w0, #1
    242c:	adds	w0, w0, #0x1
    2430:	b.mi	2818 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xb64>  // b.first
    2434:	ldr	w3, [x19, #216]
    2438:	bfi	w3, w0, #1, #31
    243c:	str	w3, [x19, #216]
    2440:	ldr	x0, [x2]
    2444:	cmn	x0, #0x1
    2448:	b.eq	2838 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xb84>  // b.none
    244c:	ldr	w0, [x19, #220]
    2450:	sub	w0, w0, #0x1
    2454:	str	w0, [x19, #220]
    2458:	str	x23, [x2]
    245c:	str	x23, [x2, #8]
    2460:	str	wzr, [x2, #16]
    2464:	b	24f4 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x840>
    2468:	mov	w0, #0x25                  	// #37
    246c:	mul	w0, w0, w23
    2470:	orr	x2, x0, x0, lsl #32
    2474:	sub	x2, x2, #0x1
    2478:	sub	x0, x2, x0, lsl #32
    247c:	eor	x0, x0, x0, lsr #22
    2480:	sub	x2, x0, #0x1
    2484:	sub	x0, x2, x0, lsl #13
    2488:	eor	x0, x0, x0, lsr #8
    248c:	add	x0, x0, x0, lsl #3
    2490:	eor	x0, x0, x0, lsr #15
    2494:	sub	x2, x0, #0x1
    2498:	sub	x0, x2, x0, lsl #27
    249c:	sub	w1, w1, #0x1
    24a0:	eor	x0, x0, x0, lsr #31
    24a4:	and	w0, w1, w0
    24a8:	mov	w7, #0x1                   	// #1
    24ac:	mov	x6, #0x0                   	// #0
    24b0:	ubfiz	x3, x0, #1, #32
    24b4:	add	x3, x3, w0, uxtw
    24b8:	add	x2, x5, x3, lsl #3
    24bc:	ldr	x3, [x5, x3, lsl #3]
    24c0:	cmp	x23, x3
    24c4:	b.eq	24e8 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x834>  // b.none
    24c8:	cmn	x3, #0x1
    24cc:	b.eq	259c <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x8e8>  // b.none
    24d0:	cmn	x3, #0x2
    24d4:	b.eq	25d4 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x920>  // b.none
    24d8:	add	w0, w0, w7
    24dc:	and	w0, w1, w0
    24e0:	add	w7, w7, #0x1
    24e4:	b	24b0 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x7fc>
    24e8:	ldr	x3, [x2, #8]
    24ec:	cmp	x23, x3
    24f0:	b.ne	24d8 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x824>  // b.any
    24f4:	ldr	w0, [x2, #16]
    24f8:	add	w28, w0, w28
    24fc:	str	w28, [x2, #16]
    2500:	add	x20, x20, #0x18
    2504:	cmp	x22, x20
    2508:	b.eq	2848 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xb94>  // b.none
    250c:	mov	x23, x20
    2510:	ldr	w0, [x20, #8]
    2514:	ldr	w1, [x20, #12]
    2518:	cmp	w0, w1
    251c:	b.eq	1d08 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x54>  // b.none
    2520:	cbnz	w0, 1d18 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x64>
    2524:	ldrb	w0, [x20, #16]
    2528:	cbz	w0, 1d38 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x84>
    252c:	ldr	d1, [x20]
    2530:	cnt	v0.8b, v1.8b
    2534:	addv	b0, v0.8b
    2538:	umov	w0, v0.b[0]
    253c:	cmp	w0, #0x1
    2540:	b.ls	23b0 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x6fc>  // b.plast
    2544:	fmov	x1, d1
    2548:	mov	x0, x19
    254c:	bl	10d0 <_ZN4llvm3mca15ResourceManager15reserveResourceEm>
    2550:	ldr	w28, [x20, #12]
    2554:	ldr	w0, [x20, #8]
    2558:	sub	w28, w28, w0
    255c:	ldr	x23, [x20]
    2560:	ldrb	w0, [x19, #216]
    2564:	and	w4, w0, #0x1
    2568:	tbz	w0, #0, 23d0 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x71c>
    256c:	add	x5, x19, #0xe0
    2570:	mov	w1, #0x4                   	// #4
    2574:	cmn	x23, #0x3
    2578:	b.ls	2468 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x7b4>  // b.plast
    257c:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2580:	add	x3, x3, #0x0
    2584:	mov	w2, #0x250                 	// #592
    2588:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    258c:	add	x1, x1, #0x0
    2590:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2594:	add	x0, x0, #0x0
    2598:	bl	0 <__assert_fail>
    259c:	ldr	x3, [x2, #8]
    25a0:	cmn	x3, #0x1
    25a4:	b.ne	24d8 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x824>  // b.any
    25a8:	cmp	x6, #0x0
    25ac:	csel	x2, x2, x6, eq  // eq = none
    25b0:	ldr	x0, [x19, #208]
    25b4:	add	x0, x0, #0x1
    25b8:	str	x0, [x19, #208]
    25bc:	ldr	w3, [x19, #216]
    25c0:	lsr	w3, w3, #1
    25c4:	add	w3, w3, #0x1
    25c8:	mov	w1, #0x4                   	// #4
    25cc:	cbnz	w4, 23fc <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x748>
    25d0:	b	23f8 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x744>
    25d4:	ldr	x3, [x2, #8]
    25d8:	cmp	x6, #0x0
    25dc:	ccmn	x3, #0x2, #0x0, eq  // eq = none
    25e0:	csel	x6, x6, x2, ne  // ne = any
    25e4:	b	24d8 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x824>
    25e8:	lsl	w1, w1, #1
    25ec:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    25f0:	ldrb	w0, [x19, #216]
    25f4:	tbz	w0, #0, 2628 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x974>
    25f8:	add	x4, x19, #0xe0
    25fc:	mov	w1, #0x4                   	// #4
    2600:	cmn	x23, #0x3
    2604:	b.ls	2654 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x9a0>  // b.plast
    2608:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    260c:	add	x3, x3, #0x0
    2610:	mov	w2, #0x250                 	// #592
    2614:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2618:	add	x1, x1, #0x0
    261c:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2620:	add	x0, x0, #0x0
    2624:	bl	0 <__assert_fail>
    2628:	ldr	x4, [x19, #224]
    262c:	ldr	w1, [x19, #232]
    2630:	cbnz	w1, 2600 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x94c>
    2634:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2638:	add	x3, x3, #0x0
    263c:	mov	w2, #0x22f                 	// #559
    2640:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2644:	add	x1, x1, #0x0
    2648:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    264c:	add	x0, x0, #0x0
    2650:	bl	0 <__assert_fail>
    2654:	mov	w0, #0x25                  	// #37
    2658:	mul	w0, w0, w23
    265c:	orr	x2, x0, x0, lsl #32
    2660:	sub	x2, x2, #0x1
    2664:	sub	x0, x2, x0, lsl #32
    2668:	eor	x0, x0, x0, lsr #22
    266c:	sub	x2, x0, #0x1
    2670:	sub	x0, x2, x0, lsl #13
    2674:	eor	x0, x0, x0, lsr #8
    2678:	add	x0, x0, x0, lsl #3
    267c:	eor	x0, x0, x0, lsr #15
    2680:	sub	x2, x0, #0x1
    2684:	sub	x0, x2, x0, lsl #27
    2688:	sub	w1, w1, #0x1
    268c:	eor	x0, x0, x0, lsr #31
    2690:	and	w0, w1, w0
    2694:	mov	w6, #0x1                   	// #1
    2698:	mov	x5, #0x0                   	// #0
    269c:	ubfiz	x3, x0, #1, #32
    26a0:	add	x3, x3, w0, uxtw
    26a4:	add	x2, x4, x3, lsl #3
    26a8:	ldr	x3, [x4, x3, lsl #3]
    26ac:	cmp	x23, x3
    26b0:	b.eq	26d4 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xa20>  // b.none
    26b4:	cmn	x3, #0x1
    26b8:	b.eq	26e4 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xa30>  // b.none
    26bc:	cmn	x3, #0x2
    26c0:	b.eq	26fc <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xa48>  // b.none
    26c4:	add	w0, w0, w6
    26c8:	and	w0, w1, w0
    26cc:	add	w6, w6, #0x1
    26d0:	b	269c <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x9e8>
    26d4:	ldr	x3, [x2, #8]
    26d8:	cmp	x23, x3
    26dc:	b.eq	2424 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x770>  // b.none
    26e0:	b	26c4 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xa10>
    26e4:	ldr	x3, [x2, #8]
    26e8:	cmn	x3, #0x1
    26ec:	b.ne	26c4 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xa10>  // b.any
    26f0:	cmp	x5, #0x0
    26f4:	csel	x2, x2, x5, eq  // eq = none
    26f8:	b	2424 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x770>
    26fc:	ldr	x3, [x2, #8]
    2700:	cmp	x5, #0x0
    2704:	ccmn	x3, #0x2, #0x0, eq  // eq = none
    2708:	csel	x5, x5, x2, ne  // ne = any
    270c:	b	26c4 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xa10>
    2710:	bl	0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2714:	ldrb	w0, [x19, #216]
    2718:	tbz	w0, #0, 274c <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xa98>
    271c:	add	x4, x19, #0xe0
    2720:	mov	w1, #0x4                   	// #4
    2724:	cmn	x23, #0x3
    2728:	b.ls	275c <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xaa8>  // b.plast
    272c:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2730:	add	x3, x3, #0x0
    2734:	mov	w2, #0x250                 	// #592
    2738:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    273c:	add	x1, x1, #0x0
    2740:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2744:	add	x0, x0, #0x0
    2748:	bl	0 <__assert_fail>
    274c:	ldr	x4, [x19, #224]
    2750:	ldr	w1, [x19, #232]
    2754:	cbnz	w1, 2724 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xa70>
    2758:	b	2634 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x980>
    275c:	mov	w0, #0x25                  	// #37
    2760:	mul	w0, w0, w23
    2764:	orr	x2, x0, x0, lsl #32
    2768:	sub	x2, x2, #0x1
    276c:	sub	x0, x2, x0, lsl #32
    2770:	eor	x0, x0, x0, lsr #22
    2774:	sub	x2, x0, #0x1
    2778:	sub	x0, x2, x0, lsl #13
    277c:	eor	x0, x0, x0, lsr #8
    2780:	add	x0, x0, x0, lsl #3
    2784:	eor	x0, x0, x0, lsr #15
    2788:	sub	x2, x0, #0x1
    278c:	sub	x0, x2, x0, lsl #27
    2790:	sub	w1, w1, #0x1
    2794:	eor	x0, x0, x0, lsr #31
    2798:	and	w0, w1, w0
    279c:	mov	w6, #0x1                   	// #1
    27a0:	mov	x5, #0x0                   	// #0
    27a4:	ubfiz	x3, x0, #1, #32
    27a8:	add	x3, x3, w0, uxtw
    27ac:	add	x2, x4, x3, lsl #3
    27b0:	ldr	x3, [x4, x3, lsl #3]
    27b4:	cmp	x23, x3
    27b8:	b.eq	27dc <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xb28>  // b.none
    27bc:	cmn	x3, #0x1
    27c0:	b.eq	27ec <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xb38>  // b.none
    27c4:	cmn	x3, #0x2
    27c8:	b.eq	2804 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xb50>  // b.none
    27cc:	add	w0, w0, w6
    27d0:	and	w0, w1, w0
    27d4:	add	w6, w6, #0x1
    27d8:	b	27a4 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xaf0>
    27dc:	ldr	x3, [x2, #8]
    27e0:	cmp	x23, x3
    27e4:	b.eq	2424 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x770>  // b.none
    27e8:	b	27cc <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xb18>
    27ec:	ldr	x3, [x2, #8]
    27f0:	cmn	x3, #0x1
    27f4:	b.ne	27cc <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xb18>  // b.any
    27f8:	cmp	x5, #0x0
    27fc:	csel	x2, x2, x5, eq  // eq = none
    2800:	b	2424 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x770>
    2804:	ldr	x3, [x2, #8]
    2808:	cmp	x5, #0x0
    280c:	ccmn	x3, #0x2, #0x0, eq  // eq = none
    2810:	csel	x5, x5, x2, ne  // ne = any
    2814:	b	27cc <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xb18>
    2818:	adrp	x3, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    281c:	add	x3, x3, #0x0
    2820:	mov	w2, #0x441                 	// #1089
    2824:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2828:	add	x1, x1, #0x0
    282c:	adrp	x0, 0 <_ZN4llvm3mca23DefaultResourceStrategy4usedEm>
    2830:	add	x0, x0, #0x0
    2834:	bl	0 <__assert_fail>
    2838:	ldr	x0, [x2, #8]
    283c:	cmn	x0, #0x1
    2840:	b.ne	244c <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x798>  // b.any
    2844:	b	2458 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x7a4>
    2848:	ldp	x23, x24, [sp, #48]
    284c:	ldp	x25, x26, [sp, #64]
    2850:	ldp	x27, x28, [sp, #80]
    2854:	ldp	x19, x20, [sp, #16]
    2858:	ldp	x21, x22, [sp, #32]
    285c:	ldp	x29, x30, [sp], #176
    2860:	ret

Disassembly of section .text._ZN4llvm3mca16ResourceStrategy4usedEm:

0000000000000000 <_ZN4llvm3mca16ResourceStrategy4usedEm>:
   0:	ret

Disassembly of section .text._ZN4llvm3mca15ResourceManagerD2Ev:

0000000000000000 <_ZN4llvm3mca15ResourceManagerD1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x1, x0
  18:	adrp	x0, 0 <_ZN4llvm3mca15ResourceManagerD1Ev>
  1c:	ldr	x0, [x0]
  20:	add	x0, x0, #0x10
  24:	str	x0, [x1], #208
  28:	ldrb	w0, [x1, #8]
  2c:	tbnz	w0, #0, e8 <_ZN4llvm3mca15ResourceManagerD1Ev+0xe8>
  30:	ldr	w0, [x19, #232]
  34:	cbz	w0, 64 <_ZN4llvm3mca15ResourceManagerD1Ev+0x64>
  38:	ldr	x1, [x19, #224]
  3c:	ubfiz	x2, x0, #1, #32
  40:	add	x0, x2, w0, uxtw
  44:	add	x0, x1, x0, lsl #3
  48:	cmp	x1, x0
  4c:	b.eq	64 <_ZN4llvm3mca15ResourceManagerD1Ev+0x64>  // b.none
  50:	add	x1, x1, #0x18
  54:	cmp	x1, x0
  58:	b.ne	50 <_ZN4llvm3mca15ResourceManagerD1Ev+0x50>  // b.any
  5c:	ldrb	w0, [x19, #216]
  60:	tbnz	w0, #0, 80 <_ZN4llvm3mca15ResourceManagerD1Ev+0x80>
  64:	ldr	w1, [x19, #232]
  68:	add	x1, x1, x1, lsl #1
  6c:	lsl	x1, x1, #3
  70:	ldr	x0, [x19, #224]
  74:	bl	0 <_ZdlPvm>
  78:	ldrb	w0, [x19, #216]
  7c:	tbnz	w0, #0, f4 <_ZN4llvm3mca15ResourceManagerD1Ev+0xf4>
  80:	ldr	x0, [x19, #160]
  84:	add	x1, x19, #0xb0
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm3mca15ResourceManagerD1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #80]
  98:	add	x1, x19, #0x60
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm3mca15ResourceManagerD1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x0, [x19, #56]
  ac:	cbz	x0, b4 <_ZN4llvm3mca15ResourceManagerD1Ev+0xb4>
  b0:	bl	0 <_ZdlPv>
  b4:	ldr	x20, [x19, #32]
  b8:	ldr	x21, [x19, #40]
  bc:	cmp	x20, x21
  c0:	b.ne	120 <_ZN4llvm3mca15ResourceManagerD1Ev+0x120>  // b.any
  c4:	ldr	x0, [x19, #32]
  c8:	cbz	x0, d0 <_ZN4llvm3mca15ResourceManagerD1Ev+0xd0>
  cc:	bl	0 <_ZdlPv>
  d0:	ldr	x20, [x19, #8]
  d4:	ldr	x21, [x19, #16]
  d8:	cmp	x20, x21
  dc:	b.eq	158 <_ZN4llvm3mca15ResourceManagerD1Ev+0x158>  // b.none
  e0:	mov	x22, #0x30                  	// #48
  e4:	b	14c <_ZN4llvm3mca15ResourceManagerD1Ev+0x14c>
  e8:	add	x1, x19, #0xe0
  ec:	add	x0, x19, #0x140
  f0:	b	50 <_ZN4llvm3mca15ResourceManagerD1Ev+0x50>
  f4:	adrp	x3, 0 <_ZN4llvm3mca15ResourceManagerD1Ev>
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x45b                 	// #1115
 100:	adrp	x1, 0 <_ZN4llvm3mca15ResourceManagerD1Ev>
 104:	add	x1, x1, #0x0
 108:	adrp	x0, 0 <_ZN4llvm3mca15ResourceManagerD1Ev>
 10c:	add	x0, x0, #0x0
 110:	bl	0 <__assert_fail>
 114:	add	x20, x20, #0x8
 118:	cmp	x21, x20
 11c:	b.eq	c4 <_ZN4llvm3mca15ResourceManagerD1Ev+0xc4>  // b.none
 120:	ldr	x0, [x20]
 124:	cbz	x0, 114 <_ZN4llvm3mca15ResourceManagerD1Ev+0x114>
 128:	ldr	x1, [x0]
 12c:	ldr	x1, [x1, #8]
 130:	blr	x1
 134:	b	114 <_ZN4llvm3mca15ResourceManagerD1Ev+0x114>
 138:	mov	x1, x22
 13c:	bl	0 <_ZdlPvm>
 140:	add	x20, x20, #0x8
 144:	cmp	x21, x20
 148:	b.eq	158 <_ZN4llvm3mca15ResourceManagerD1Ev+0x158>  // b.none
 14c:	ldr	x0, [x20]
 150:	cbnz	x0, 138 <_ZN4llvm3mca15ResourceManagerD1Ev+0x138>
 154:	b	140 <_ZN4llvm3mca15ResourceManagerD1Ev+0x140>
 158:	ldr	x0, [x19, #8]
 15c:	cbz	x0, 164 <_ZN4llvm3mca15ResourceManagerD1Ev+0x164>
 160:	bl	0 <_ZdlPv>
 164:	ldp	x19, x20, [sp, #16]
 168:	ldp	x21, x22, [sp, #32]
 16c:	ldp	x29, x30, [sp], #48
 170:	ret

Disassembly of section .text._ZN4llvm3mca15ResourceManagerD0Ev:

0000000000000000 <_ZN4llvm3mca15ResourceManagerD0Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x1, x0
  18:	adrp	x0, 0 <_ZN4llvm3mca15ResourceManagerD0Ev>
  1c:	ldr	x0, [x0]
  20:	add	x0, x0, #0x10
  24:	str	x0, [x1], #208
  28:	ldrb	w0, [x1, #8]
  2c:	tbnz	w0, #0, e8 <_ZN4llvm3mca15ResourceManagerD0Ev+0xe8>
  30:	ldr	w0, [x19, #232]
  34:	cbz	w0, 64 <_ZN4llvm3mca15ResourceManagerD0Ev+0x64>
  38:	ldr	x1, [x19, #224]
  3c:	ubfiz	x2, x0, #1, #32
  40:	add	x0, x2, w0, uxtw
  44:	add	x0, x1, x0, lsl #3
  48:	cmp	x1, x0
  4c:	b.eq	64 <_ZN4llvm3mca15ResourceManagerD0Ev+0x64>  // b.none
  50:	add	x1, x1, #0x18
  54:	cmp	x1, x0
  58:	b.ne	50 <_ZN4llvm3mca15ResourceManagerD0Ev+0x50>  // b.any
  5c:	ldrb	w0, [x19, #216]
  60:	tbnz	w0, #0, 80 <_ZN4llvm3mca15ResourceManagerD0Ev+0x80>
  64:	ldr	w1, [x19, #232]
  68:	add	x1, x1, x1, lsl #1
  6c:	lsl	x1, x1, #3
  70:	ldr	x0, [x19, #224]
  74:	bl	0 <_ZdlPvm>
  78:	ldrb	w0, [x19, #216]
  7c:	tbnz	w0, #0, f4 <_ZN4llvm3mca15ResourceManagerD0Ev+0xf4>
  80:	ldr	x0, [x19, #160]
  84:	add	x1, x19, #0xb0
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm3mca15ResourceManagerD0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #80]
  98:	add	x1, x19, #0x60
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm3mca15ResourceManagerD0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x0, [x19, #56]
  ac:	cbz	x0, b4 <_ZN4llvm3mca15ResourceManagerD0Ev+0xb4>
  b0:	bl	0 <_ZdlPv>
  b4:	ldr	x20, [x19, #32]
  b8:	ldr	x21, [x19, #40]
  bc:	cmp	x20, x21
  c0:	b.ne	120 <_ZN4llvm3mca15ResourceManagerD0Ev+0x120>  // b.any
  c4:	ldr	x0, [x19, #32]
  c8:	cbz	x0, d0 <_ZN4llvm3mca15ResourceManagerD0Ev+0xd0>
  cc:	bl	0 <_ZdlPv>
  d0:	ldr	x20, [x19, #8]
  d4:	ldr	x21, [x19, #16]
  d8:	cmp	x20, x21
  dc:	b.eq	158 <_ZN4llvm3mca15ResourceManagerD0Ev+0x158>  // b.none
  e0:	mov	x22, #0x30                  	// #48
  e4:	b	14c <_ZN4llvm3mca15ResourceManagerD0Ev+0x14c>
  e8:	add	x1, x19, #0xe0
  ec:	add	x0, x19, #0x140
  f0:	b	50 <_ZN4llvm3mca15ResourceManagerD0Ev+0x50>
  f4:	adrp	x3, 0 <_ZN4llvm3mca15ResourceManagerD0Ev>
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x45b                 	// #1115
 100:	adrp	x1, 0 <_ZN4llvm3mca15ResourceManagerD0Ev>
 104:	add	x1, x1, #0x0
 108:	adrp	x0, 0 <_ZN4llvm3mca15ResourceManagerD0Ev>
 10c:	add	x0, x0, #0x0
 110:	bl	0 <__assert_fail>
 114:	add	x20, x20, #0x8
 118:	cmp	x21, x20
 11c:	b.eq	c4 <_ZN4llvm3mca15ResourceManagerD0Ev+0xc4>  // b.none
 120:	ldr	x0, [x20]
 124:	cbz	x0, 114 <_ZN4llvm3mca15ResourceManagerD0Ev+0x114>
 128:	ldr	x1, [x0]
 12c:	ldr	x1, [x1, #8]
 130:	blr	x1
 134:	b	114 <_ZN4llvm3mca15ResourceManagerD0Ev+0x114>
 138:	mov	x1, x22
 13c:	bl	0 <_ZdlPvm>
 140:	add	x20, x20, #0x8
 144:	cmp	x21, x20
 148:	b.eq	158 <_ZN4llvm3mca15ResourceManagerD0Ev+0x158>  // b.none
 14c:	ldr	x0, [x20]
 150:	cbnz	x0, 138 <_ZN4llvm3mca15ResourceManagerD0Ev+0x138>
 154:	b	140 <_ZN4llvm3mca15ResourceManagerD0Ev+0x140>
 158:	ldr	x0, [x19, #8]
 15c:	cbz	x0, 164 <_ZN4llvm3mca15ResourceManagerD0Ev+0x164>
 160:	bl	0 <_ZdlPv>
 164:	mov	x1, #0x168                 	// #360
 168:	mov	x0, x19
 16c:	bl	0 <_ZdlPvm>
 170:	ldp	x19, x20, [sp, #16]
 174:	ldp	x21, x22, [sp, #32]
 178:	ldp	x29, x30, [sp], #48
 17c:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	bl	0 <malloc>
  14:	mov	x19, x0
  18:	cbz	x0, 2c <_ZN4llvm11safe_mallocEm+0x2c>
  1c:	mov	x0, x19
  20:	ldp	x19, x20, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret
  2c:	cbnz	x20, 40 <_ZN4llvm11safe_mallocEm+0x40>
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	mov	x19, x0
  3c:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>
  40:	mov	w1, #0x1                   	// #1
  44:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>

Disassembly of section .text._ZN4llvm3mca23DefaultResourceStrategyD2Ev:

0000000000000000 <_ZN4llvm3mca23DefaultResourceStrategyD1Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategyD1Ev>
   c:	ldr	x1, [x1]
  10:	add	x1, x1, #0x10
  14:	str	x1, [x0]
  18:	bl	40 <_ZN4llvm3mca16ResourceStrategyD1Ev>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret

Disassembly of section .text._ZN4llvm3mca23DefaultResourceStrategyD0Ev:

0000000000000000 <_ZN4llvm3mca23DefaultResourceStrategyD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x1, 0 <_ZN4llvm3mca23DefaultResourceStrategyD0Ev>
  14:	ldr	x1, [x1]
  18:	add	x1, x1, #0x10
  1c:	str	x1, [x0]
  20:	bl	40 <_ZN4llvm3mca16ResourceStrategyD1Ev>
  24:	mov	x1, #0x20                  	// #32
  28:	mov	x0, x19
  2c:	bl	0 <_ZdlPvm>
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE>:
   0:	cmp	w1, #0x0
   4:	clz	x1, x0
   8:	ccmp	x0, #0x0, #0x0, ne  // ne = any
   c:	mov	w0, #0x40                  	// #64
  10:	csel	w0, w0, w1, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj:

0000000000000000 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	w21, w1
  18:	cmp	w1, #0x4
  1c:	b.ls	5d0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x5d0>  // b.plast
  20:	sub	w21, w1, #0x1
  24:	orr	x21, x21, x21, lsr #1
  28:	orr	x21, x21, x21, lsr #2
  2c:	orr	x21, x21, x21, lsr #4
  30:	orr	x21, x21, x21, lsr #8
  34:	orr	x21, x21, x21, lsr #16
  38:	add	x21, x21, #0x1
  3c:	cmp	w21, #0x40
  40:	mov	w1, #0x40                  	// #64
  44:	csel	w21, w21, w1, cs  // cs = hs, nlast
  48:	ldrb	w0, [x0, #8]
  4c:	tbz	w0, #0, 670 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x670>
  50:	add	x22, x19, #0x10
  54:	add	x4, x19, #0x70
  58:	mov	x0, x22
  5c:	add	x20, sp, #0x30
  60:	mov	x6, x20
  64:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  68:	movk	x5, #0xaaab
  6c:	b	b0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xb0>
  70:	ldr	x1, [x0, #8]
  74:	cmn	x1, #0x1
  78:	b.eq	a4 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xa4>  // b.none
  7c:	sub	x1, x20, x6
  80:	asr	x1, x1, #3
  84:	mul	x1, x1, x5
  88:	cmp	x1, #0x3
  8c:	b.hi	d4 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xd4>  // b.pmore
  90:	ldp	x2, x3, [x0]
  94:	stp	x2, x3, [x20]
  98:	ldr	w1, [x0, #16]
  9c:	str	w1, [x20, #16]
  a0:	add	x20, x20, #0x18
  a4:	add	x0, x0, #0x18
  a8:	cmp	x0, x4
  ac:	b.eq	f4 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xf4>  // b.none
  b0:	ldr	x1, [x0]
  b4:	cmn	x1, #0x1
  b8:	b.eq	70 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x70>  // b.none
  bc:	cmn	x1, #0x2
  c0:	b.ne	7c <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x7c>  // b.any
  c4:	ldr	x1, [x0, #8]
  c8:	cmn	x1, #0x2
  cc:	b.ne	7c <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x7c>  // b.any
  d0:	b	a4 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0xa4>
  d4:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x401                 	// #1025
  e0:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
  e4:	add	x1, x1, #0x0
  e8:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
  ec:	add	x0, x0, #0x0
  f0:	bl	0 <__assert_fail>
  f4:	cmp	w21, #0x4
  f8:	b.ls	120 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x120>  // b.plast
  fc:	ldrb	w0, [x19, #8]
 100:	and	w0, w0, #0xfffffffe
 104:	strb	w0, [x19, #8]
 108:	ubfiz	x0, x21, #1, #32
 10c:	add	x0, x0, w21, uxtw
 110:	lsl	x0, x0, #3
 114:	bl	0 <_Znwm>
 118:	str	x0, [x19, #16]
 11c:	str	w21, [x19, #24]
 120:	ldr	w0, [x19, #8]
 124:	and	w0, w0, #0x1
 128:	str	w0, [x19, #8]
 12c:	str	wzr, [x19, #12]
 130:	cbnz	w0, 1b4 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x1b4>
 134:	ldr	w1, [x19, #24]
 138:	sub	w0, w1, #0x1
 13c:	tst	w0, w1
 140:	b.ne	194 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x194>  // b.any
 144:	ldr	x0, [x19, #16]
 148:	ubfiz	x2, x1, #1, #32
 14c:	add	x1, x2, w1, uxtw
 150:	add	x1, x0, x1, lsl #3
 154:	mov	x2, #0xffffffffffffffff    	// #-1
 158:	cmp	x0, x1
 15c:	b.eq	174 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x174>  // b.none
 160:	str	x2, [x0]
 164:	str	x2, [x0, #8]
 168:	add	x0, x0, #0x18
 16c:	cmp	x1, x0
 170:	b.ne	160 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x160>  // b.any
 174:	add	x0, sp, #0x30
 178:	cmp	x20, x0
 17c:	b.eq	538 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x538>  // b.none
 180:	mov	x1, x0
 184:	mov	w6, #0x25                  	// #37
 188:	mov	w7, #0x1                   	// #1
 18c:	mov	w8, #0x4                   	// #4
 190:	b	588 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x588>
 194:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 198:	add	x3, x3, #0x0
 19c:	mov	w2, #0x15b                 	// #347
 1a0:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 1a4:	add	x1, x1, #0x0
 1a8:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 1ac:	add	x0, x0, #0x0
 1b0:	bl	0 <__assert_fail>
 1b4:	mov	x0, x22
 1b8:	mov	w1, #0x4                   	// #4
 1bc:	b	148 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x148>
 1c0:	ldr	x0, [x1, #8]
 1c4:	cmn	x0, #0x1
 1c8:	b.eq	57c <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x57c>  // b.none
 1cc:	ldrb	w0, [x19, #8]
 1d0:	tbz	w0, #0, 5a4 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x5a4>
 1d4:	mov	x9, x22
 1d8:	mov	w4, w8
 1dc:	ldr	x0, [x1, #8]
 1e0:	cmn	x0, #0x1
 1e4:	b.ne	23c <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x23c>  // b.any
 1e8:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 1ec:	add	x3, x3, #0x0
 1f0:	mov	w2, #0x250                 	// #592
 1f4:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 1f8:	add	x1, x1, #0x0
 1fc:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 200:	add	x0, x0, #0x0
 204:	bl	0 <__assert_fail>
 208:	ldr	x0, [x1, #8]
 20c:	cmn	x0, #0x2
 210:	b.eq	57c <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x57c>  // b.none
 214:	ldrb	w0, [x19, #8]
 218:	tbz	w0, #0, 5a4 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x5a4>
 21c:	mov	x9, x22
 220:	mov	w4, w8
 224:	ldr	x0, [x1, #8]
 228:	cmn	x0, #0x2
 22c:	b.ne	23c <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x23c>  // b.any
 230:	b	1e8 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x1e8>
 234:	mov	x9, x22
 238:	mov	w4, w8
 23c:	ldr	x10, [x1, #8]
 240:	mul	w3, w6, w2
 244:	mul	w0, w6, w10
 248:	orr	x3, x0, x3, lsl #32
 24c:	sub	x3, x3, #0x1
 250:	sub	x0, x3, x0, lsl #32
 254:	eor	x0, x0, x0, lsr #22
 258:	sub	x3, x0, #0x1
 25c:	sub	x0, x3, x0, lsl #13
 260:	eor	x0, x0, x0, lsr #8
 264:	add	x0, x0, x0, lsl #3
 268:	eor	x0, x0, x0, lsr #15
 26c:	sub	x3, x0, #0x1
 270:	sub	x0, x3, x0, lsl #27
 274:	sub	w4, w4, #0x1
 278:	eor	x0, x0, x0, lsr #31
 27c:	and	w0, w4, w0
 280:	mov	w13, w7
 284:	mov	x3, #0x0                   	// #0
 288:	ubfiz	x5, x0, #1, #32
 28c:	add	x5, x5, w0, uxtw
 290:	add	x11, x9, x5, lsl #3
 294:	ldr	x5, [x9, x5, lsl #3]
 298:	cmp	x2, x5
 29c:	b.eq	2c0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x2c0>  // b.none
 2a0:	cmn	x5, #0x1
 2a4:	b.eq	2ec <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x2ec>  // b.none
 2a8:	cmn	x5, #0x2
 2ac:	b.eq	304 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x304>  // b.none
 2b0:	add	w0, w0, w13
 2b4:	and	w0, w4, w0
 2b8:	add	w13, w13, #0x1
 2bc:	b	288 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x288>
 2c0:	ldr	x12, [x11, #8]
 2c4:	cmp	x12, x10
 2c8:	b.ne	2a0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x2a0>  // b.any
 2cc:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 2d0:	add	x3, x3, #0x0
 2d4:	mov	w2, #0x17a                 	// #378
 2d8:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 2dc:	add	x1, x1, #0x0
 2e0:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 2e4:	add	x0, x0, #0x0
 2e8:	bl	0 <__assert_fail>
 2ec:	ldr	x5, [x11, #8]
 2f0:	cmn	x5, #0x1
 2f4:	b.ne	2b0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x2b0>  // b.any
 2f8:	cmp	x3, #0x0
 2fc:	csel	x3, x3, x11, ne  // ne = any
 300:	b	54c <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x54c>
 304:	ldr	x5, [x11, #8]
 308:	cmp	x3, #0x0
 30c:	ccmn	x5, #0x2, #0x0, eq  // eq = none
 310:	csel	x3, x3, x11, ne  // ne = any
 314:	b	2b0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x2b0>
 318:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 31c:	add	x3, x3, #0x0
 320:	mov	w2, #0x441                 	// #1089
 324:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 328:	add	x1, x1, #0x0
 32c:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 330:	add	x0, x0, #0x0
 334:	bl	0 <__assert_fail>
 338:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 33c:	add	x3, x3, #0x0
 340:	mov	w2, #0x15b                 	// #347
 344:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 348:	add	x1, x1, #0x0
 34c:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 350:	add	x0, x0, #0x0
 354:	bl	0 <__assert_fail>
 358:	ldr	x2, [x0, #8]
 35c:	cmn	x2, #0x1
 360:	b.ne	3d8 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x3d8>  // b.any
 364:	b	3b8 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x3b8>
 368:	ldr	x2, [x0, #8]
 36c:	cmn	x2, #0x2
 370:	b.ne	3d8 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x3d8>  // b.any
 374:	b	3b8 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x3b8>
 378:	ldr	x11, [x19, #16]
 37c:	ldr	w5, [x19, #24]
 380:	cbnz	w5, 3e8 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x3e8>
 384:	mov	x3, #0x0                   	// #0
 388:	str	x4, [x3]
 38c:	ldr	x2, [x0, #8]
 390:	str	x2, [x3, #8]
 394:	ldr	w2, [x0, #16]
 398:	str	w2, [x3, #16]
 39c:	ldr	w2, [x19, #8]
 3a0:	lsr	w2, w2, #1
 3a4:	adds	w2, w2, #0x1
 3a8:	b.mi	510 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x510>  // b.first
 3ac:	ldr	w3, [x19, #8]
 3b0:	bfi	w3, w2, #1, #31
 3b4:	str	w3, [x19, #8]
 3b8:	add	x0, x0, #0x18
 3bc:	cmp	x6, x0
 3c0:	b.eq	530 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x530>  // b.none
 3c4:	ldr	x4, [x0]
 3c8:	cmn	x4, #0x1
 3cc:	b.eq	358 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x358>  // b.none
 3d0:	cmn	x4, #0x2
 3d4:	b.eq	368 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x368>  // b.none
 3d8:	ldrb	w2, [x19, #8]
 3dc:	tbz	w2, #0, 378 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x378>
 3e0:	mov	x11, x10
 3e4:	mov	w5, w9
 3e8:	cmn	x4, #0x1
 3ec:	b.eq	47c <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x47c>  // b.none
 3f0:	cmn	x4, #0x2
 3f4:	b.eq	4a8 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x4a8>  // b.none
 3f8:	ldr	x12, [x0, #8]
 3fc:	mul	w3, w7, w4
 400:	mul	w2, w7, w12
 404:	orr	x3, x2, x3, lsl #32
 408:	sub	x3, x3, #0x1
 40c:	sub	x2, x3, x2, lsl #32
 410:	eor	x2, x2, x2, lsr #22
 414:	sub	x3, x2, #0x1
 418:	sub	x2, x3, x2, lsl #13
 41c:	eor	x2, x2, x2, lsr #8
 420:	add	x2, x2, x2, lsl #3
 424:	eor	x2, x2, x2, lsr #15
 428:	sub	x3, x2, #0x1
 42c:	sub	x2, x3, x2, lsl #27
 430:	sub	w5, w5, #0x1
 434:	eor	x2, x2, x2, lsr #31
 438:	and	w2, w5, w2
 43c:	mov	w16, w8
 440:	mov	x3, #0x0                   	// #0
 444:	ubfiz	x13, x2, #1, #32
 448:	add	x13, x13, w2, uxtw
 44c:	add	x14, x11, x13, lsl #3
 450:	ldr	x13, [x11, x13, lsl #3]
 454:	cmp	x4, x13
 458:	b.eq	4b8 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x4b8>  // b.none
 45c:	cmn	x13, #0x1
 460:	b.eq	4e4 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x4e4>  // b.none
 464:	cmn	x13, #0x2
 468:	b.eq	4fc <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x4fc>  // b.none
 46c:	add	w2, w2, w16
 470:	and	w2, w5, w2
 474:	add	w16, w16, #0x1
 478:	b	444 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x444>
 47c:	ldr	x2, [x0, #8]
 480:	cmn	x2, #0x1
 484:	b.ne	3f8 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x3f8>  // b.any
 488:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 48c:	add	x3, x3, #0x0
 490:	mov	w2, #0x250                 	// #592
 494:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 498:	add	x1, x1, #0x0
 49c:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 4a0:	add	x0, x0, #0x0
 4a4:	bl	0 <__assert_fail>
 4a8:	ldr	x2, [x0, #8]
 4ac:	cmn	x2, #0x2
 4b0:	b.ne	3f8 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x3f8>  // b.any
 4b4:	b	488 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x488>
 4b8:	ldr	x15, [x14, #8]
 4bc:	cmp	x15, x12
 4c0:	b.ne	45c <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x45c>  // b.any
 4c4:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 4c8:	add	x3, x3, #0x0
 4cc:	mov	w2, #0x17a                 	// #378
 4d0:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 4d4:	add	x1, x1, #0x0
 4d8:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 4dc:	add	x0, x0, #0x0
 4e0:	bl	0 <__assert_fail>
 4e4:	ldr	x13, [x14, #8]
 4e8:	cmn	x13, #0x1
 4ec:	b.ne	46c <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x46c>  // b.any
 4f0:	cmp	x3, #0x0
 4f4:	csel	x3, x3, x14, ne  // ne = any
 4f8:	b	388 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x388>
 4fc:	ldr	x13, [x14, #8]
 500:	cmp	x3, #0x0
 504:	ccmn	x13, #0x2, #0x0, eq  // eq = none
 508:	csel	x3, x3, x14, ne  // ne = any
 50c:	b	46c <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x46c>
 510:	adrp	x3, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 514:	add	x3, x3, #0x0
 518:	mov	w2, #0x441                 	// #1089
 51c:	adrp	x1, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 520:	add	x1, x1, #0x0
 524:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj>
 528:	add	x0, x0, #0x0
 52c:	bl	0 <__assert_fail>
 530:	mov	x0, x20
 534:	bl	0 <_ZdlPvm>
 538:	ldp	x19, x20, [sp, #16]
 53c:	ldp	x21, x22, [sp, #32]
 540:	ldp	x29, x30, [sp], #144
 544:	ret
 548:	mov	x3, #0x0                   	// #0
 54c:	str	x2, [x3]
 550:	ldr	x0, [x1, #8]
 554:	str	x0, [x3, #8]
 558:	ldr	w0, [x1, #16]
 55c:	str	w0, [x3, #16]
 560:	ldr	w0, [x19, #8]
 564:	lsr	w0, w0, #1
 568:	adds	w0, w0, #0x1
 56c:	b.mi	318 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x318>  // b.first
 570:	ldr	w2, [x19, #8]
 574:	bfi	w2, w0, #1, #31
 578:	str	w2, [x19, #8]
 57c:	add	x1, x1, #0x18
 580:	cmp	x20, x1
 584:	b.eq	538 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x538>  // b.none
 588:	ldr	x2, [x1]
 58c:	cmn	x2, #0x1
 590:	b.eq	1c0 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x1c0>  // b.none
 594:	cmn	x2, #0x2
 598:	b.eq	208 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x208>  // b.none
 59c:	ldrb	w0, [x19, #8]
 5a0:	tbnz	w0, #0, 234 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x234>
 5a4:	ldr	x9, [x19, #16]
 5a8:	ldr	w4, [x19, #24]
 5ac:	cbz	w4, 548 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x548>
 5b0:	cmn	x2, #0x1
 5b4:	b.eq	1dc <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x1dc>  // b.none
 5b8:	cmn	x2, #0x2
 5bc:	b.eq	224 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x224>  // b.none
 5c0:	b	23c <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x23c>
 5c4:	add	x0, x19, #0x10
 5c8:	mov	w2, #0x4                   	// #4
 5cc:	b	624 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x624>
 5d0:	ldrb	w0, [x0, #8]
 5d4:	tbnz	w0, #0, 50 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x50>
 5d8:	ldr	x20, [x19, #16]
 5dc:	ldr	w22, [x19, #24]
 5e0:	ldrb	w0, [x19, #8]
 5e4:	orr	w0, w0, #0x1
 5e8:	strb	w0, [x19, #8]
 5ec:	ubfiz	x1, x22, #1, #32
 5f0:	add	x1, x1, w22, uxtw
 5f4:	lsl	x1, x1, #3
 5f8:	add	x6, x20, x1
 5fc:	ldr	w0, [x19, #8]
 600:	and	w0, w0, #0x1
 604:	str	w0, [x19, #8]
 608:	str	wzr, [x19, #12]
 60c:	cbnz	w0, 5c4 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x5c4>
 610:	ldr	w2, [x19, #24]
 614:	sub	w0, w2, #0x1
 618:	tst	w0, w2
 61c:	b.ne	338 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x338>  // b.any
 620:	ldr	x0, [x19, #16]
 624:	ubfiz	x3, x2, #1, #32
 628:	add	x2, x3, w2, uxtw
 62c:	add	x2, x0, x2, lsl #3
 630:	mov	x3, #0xffffffffffffffff    	// #-1
 634:	cmp	x0, x2
 638:	b.eq	650 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x650>  // b.none
 63c:	str	x3, [x0]
 640:	str	x3, [x0, #8]
 644:	add	x0, x0, #0x18
 648:	cmp	x2, x0
 64c:	b.ne	63c <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x63c>  // b.any
 650:	cmp	x6, x20
 654:	b.eq	530 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x530>  // b.none
 658:	mov	x0, x20
 65c:	mov	w7, #0x25                  	// #37
 660:	mov	w8, #0x1                   	// #1
 664:	add	x10, x19, #0x10
 668:	mov	w9, #0x4                   	// #4
 66c:	b	3c4 <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x3c4>
 670:	ldr	x20, [x19, #16]
 674:	ldr	w22, [x19, #24]
 678:	ubfiz	x0, x21, #1, #32
 67c:	add	x0, x0, w21, uxtw
 680:	lsl	x0, x0, #3
 684:	bl	0 <_Znwm>
 688:	str	x0, [x19, #16]
 68c:	str	w21, [x19, #24]
 690:	b	5ec <_ZN4llvm13SmallDenseMapISt4pairImmEjLj4ENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEE4growEj+0x5ec>

RetireControlUnit.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>:
   0:	mov	x2, x0
   4:	ldr	x6, [x1, #8]
   8:	ldr	x3, [x6]
   c:	ldr	w0, [x0, #16]
  10:	ldr	w3, [x3, #316]
  14:	cmp	w3, w0
  18:	csel	w3, w3, w0, ls  // ls = plast
  1c:	cmp	w3, #0x0
  20:	csinc	w3, w3, wzr, ne  // ne = any
  24:	ldr	w0, [x2, #20]
  28:	cmp	w0, w3
  2c:	b.cc	a4 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE+0xa4>  // b.lo, b.ul, b.last
  30:	ldr	w0, [x2, #8]
  34:	ubfiz	x4, x0, #1, #32
  38:	add	x4, x4, w0, uxtw
  3c:	lsl	x4, x4, #3
  40:	ldr	x7, [x2, #32]
  44:	add	x5, x7, x4
  48:	ldr	w1, [x1]
  4c:	str	w1, [x7, x4]
  50:	str	x6, [x5, #8]
  54:	str	w3, [x5, #16]
  58:	strb	wzr, [x5, #20]
  5c:	cmp	w3, #0x0
  60:	csinc	w4, w3, wzr, ne  // ne = any
  64:	ldr	w1, [x2, #8]
  68:	add	w4, w4, w1
  6c:	ldr	x1, [x2, #40]
  70:	ldr	x5, [x2, #32]
  74:	sub	x1, x1, x5
  78:	asr	x1, x1, #3
  7c:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  80:	movk	x5, #0xaaab
  84:	mul	x1, x1, x5
  88:	udiv	x5, x4, x1
  8c:	msub	x1, x5, x1, x4
  90:	str	w1, [x2, #8]
  94:	ldr	w1, [x2, #20]
  98:	sub	w3, w1, w3
  9c:	str	w3, [x2, #20]
  a0:	ret
  a4:	stp	x29, x30, [sp, #-16]!
  a8:	mov	x29, sp
  ac:	adrp	x3, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x2c                  	// #44
  b8:	adrp	x1, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
  bc:	add	x1, x1, #0x0
  c0:	adrp	x0, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
  c4:	add	x0, x0, #0x0
  c8:	bl	0 <__assert_fail>

00000000000000cc <_ZNK4llvm3mca17RetireControlUnit15getCurrentTokenEv>:
  cc:	ldr	w1, [x0, #12]
  d0:	add	x1, x1, x1, lsl #1
  d4:	ldr	x0, [x0, #32]
  d8:	add	x0, x0, x1, lsl #3
  dc:	ldr	x1, [x0, #8]
  e0:	cbz	x1, e8 <_ZNK4llvm3mca17RetireControlUnit15getCurrentTokenEv+0x1c>
  e4:	ret
  e8:	stp	x29, x30, [sp, #-16]!
  ec:	mov	x29, sp
  f0:	adrp	x3, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x3b                  	// #59
  fc:	adrp	x1, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 100:	add	x1, x1, #0x0
 104:	adrp	x0, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 108:	add	x0, x0, #0x0
 10c:	bl	0 <__assert_fail>

0000000000000110 <_ZNK4llvm3mca17RetireControlUnit18computeNextSlotIdxEv>:
 110:	stp	x29, x30, [sp, #-32]!
 114:	mov	x29, sp
 118:	str	x19, [sp, #16]
 11c:	mov	x19, x0
 120:	bl	cc <_ZNK4llvm3mca17RetireControlUnit15getCurrentTokenEv>
 124:	ldr	w2, [x0, #16]
 128:	cmp	w2, #0x0
 12c:	csinc	w2, w2, wzr, ne  // ne = any
 130:	ldr	w0, [x19, #12]
 134:	add	w2, w2, w0
 138:	ldr	x1, [x19, #40]
 13c:	ldr	x0, [x19, #32]
 140:	sub	x1, x1, x0
 144:	asr	x1, x1, #3
 148:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 14c:	movk	x0, #0xaaab
 150:	mul	x1, x1, x0
 154:	udiv	x0, x2, x1
 158:	msub	w0, w0, w1, w2
 15c:	ldr	x19, [sp, #16]
 160:	ldp	x29, x30, [sp], #32
 164:	ret

0000000000000168 <_ZNK4llvm3mca17RetireControlUnit13peekNextTokenEv>:
 168:	stp	x29, x30, [sp, #-32]!
 16c:	mov	x29, sp
 170:	str	x19, [sp, #16]
 174:	mov	x19, x0
 178:	bl	110 <_ZNK4llvm3mca17RetireControlUnit18computeNextSlotIdxEv>
 17c:	ubfiz	x1, x0, #1, #32
 180:	add	x0, x1, w0, uxtw
 184:	ldr	x1, [x19, #32]
 188:	add	x0, x1, x0, lsl #3
 18c:	ldr	x19, [sp, #16]
 190:	ldp	x29, x30, [sp], #32
 194:	ret

0000000000000198 <_ZN4llvm3mca17RetireControlUnit19consumeCurrentTokenEv>:
 198:	ldr	w1, [x0, #12]
 19c:	add	x1, x1, x1, lsl #1
 1a0:	lsl	x2, x1, #3
 1a4:	ldr	x6, [x0, #32]
 1a8:	add	x4, x6, x2
 1ac:	ldr	x1, [x4, #8]
 1b0:	ldr	w3, [x1, #784]
 1b4:	cmp	w3, #0x5
 1b8:	b.ne	224 <_ZN4llvm3mca17RetireControlUnit19consumeCurrentTokenEv+0x8c>  // b.any
 1bc:	mov	w3, #0x6                   	// #6
 1c0:	str	w3, [x1, #784]
 1c4:	ldr	w3, [x4, #16]
 1c8:	cmp	w3, #0x0
 1cc:	csinc	w3, w3, wzr, ne  // ne = any
 1d0:	ldr	w1, [x0, #12]
 1d4:	add	w3, w3, w1
 1d8:	ldr	x1, [x0, #40]
 1dc:	ldr	x5, [x0, #32]
 1e0:	sub	x1, x1, x5
 1e4:	asr	x1, x1, #3
 1e8:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1ec:	movk	x5, #0xaaab
 1f0:	mul	x1, x1, x5
 1f4:	udiv	x5, x3, x1
 1f8:	msub	x1, x5, x1, x3
 1fc:	str	w1, [x0, #12]
 200:	ldr	w1, [x0, #20]
 204:	ldr	w3, [x4, #16]
 208:	add	w1, w1, w3
 20c:	str	w1, [x0, #20]
 210:	str	wzr, [x6, x2]
 214:	str	xzr, [x4, #8]
 218:	str	wzr, [x4, #16]
 21c:	strb	wzr, [x4, #20]
 220:	ret
 224:	stp	x29, x30, [sp, #-16]!
 228:	mov	x29, sp
 22c:	adrp	x3, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 230:	add	x3, x3, #0x0
 234:	mov	w2, #0x21c                 	// #540
 238:	adrp	x1, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 23c:	add	x1, x1, #0x0
 240:	adrp	x0, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 244:	add	x0, x0, #0x0
 248:	bl	0 <__assert_fail>

000000000000024c <_ZN4llvm3mca17RetireControlUnit21onInstructionExecutedEj>:
 24c:	stp	x29, x30, [sp, #-16]!
 250:	mov	x29, sp
 254:	ldr	x4, [x0, #32]
 258:	ldr	x3, [x0, #40]
 25c:	sub	x3, x3, x4
 260:	asr	x3, x3, #3
 264:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 268:	movk	x0, #0xaaab
 26c:	mul	x3, x3, x0
 270:	cmp	x3, w1, uxtw
 274:	b.ls	2a4 <_ZN4llvm3mca17RetireControlUnit21onInstructionExecutedEj+0x58>  // b.plast
 278:	mov	w2, w1
 27c:	add	x2, x2, x2, lsl #1
 280:	add	x0, x4, x2, lsl #3
 284:	ldr	x1, [x0, #8]
 288:	cbz	x1, 2c4 <_ZN4llvm3mca17RetireControlUnit21onInstructionExecutedEj+0x78>
 28c:	ldrb	w1, [x0, #20]
 290:	cbnz	w1, 2e4 <_ZN4llvm3mca17RetireControlUnit21onInstructionExecutedEj+0x98>
 294:	mov	w1, #0x1                   	// #1
 298:	strb	w1, [x0, #20]
 29c:	ldp	x29, x30, [sp], #16
 2a0:	ret
 2a4:	adrp	x3, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 2a8:	add	x3, x3, #0x0
 2ac:	mov	w2, #0x56                  	// #86
 2b0:	adrp	x1, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 2b4:	add	x1, x1, #0x0
 2b8:	adrp	x0, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 2bc:	add	x0, x0, #0x0
 2c0:	bl	0 <__assert_fail>
 2c4:	adrp	x3, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 2c8:	add	x3, x3, #0x0
 2cc:	mov	w2, #0x57                  	// #87
 2d0:	adrp	x1, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 2d4:	add	x1, x1, #0x0
 2d8:	adrp	x0, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 2dc:	add	x0, x0, #0x0
 2e0:	bl	0 <__assert_fail>
 2e4:	adrp	x3, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 2e8:	add	x3, x3, #0x0
 2ec:	mov	w2, #0x58                  	// #88
 2f0:	adrp	x1, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 2f4:	add	x1, x1, #0x0
 2f8:	adrp	x0, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 2fc:	add	x0, x0, #0x0
 300:	bl	0 <__assert_fail>

0000000000000304 <_ZNK4llvm3mca17RetireControlUnit4dumpEv>:
 304:	stp	x29, x30, [sp, #-32]!
 308:	mov	x29, sp
 30c:	str	x19, [sp, #16]
 310:	mov	x19, x0
 314:	bl	0 <_ZN4llvm4dbgsEv>
 318:	ldr	x2, [x0, #24]
 31c:	ldr	x1, [x0, #16]
 320:	sub	x1, x1, x2
 324:	cmp	x1, #0x21
 328:	b.ls	35c <_ZNK4llvm3mca17RetireControlUnit4dumpEv+0x58>  // b.plast
 32c:	adrp	x1, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 330:	add	x1, x1, #0x0
 334:	ldp	x4, x5, [x1]
 338:	stp	x4, x5, [x2]
 33c:	ldp	x4, x5, [x1, #16]
 340:	stp	x4, x5, [x2, #16]
 344:	ldrh	w1, [x1, #32]
 348:	strh	w1, [x2, #32]
 34c:	ldr	x1, [x0, #24]
 350:	add	x1, x1, #0x22
 354:	str	x1, [x0, #24]
 358:	b	36c <_ZNK4llvm3mca17RetireControlUnit4dumpEv+0x68>
 35c:	mov	x2, #0x22                  	// #34
 360:	adrp	x1, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 364:	add	x1, x1, #0x0
 368:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 36c:	ldr	w1, [x19, #16]
 370:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
 374:	ldr	x2, [x0, #24]
 378:	ldr	x1, [x0, #16]
 37c:	sub	x1, x1, x2
 380:	cmp	x1, #0x17
 384:	b.ls	3b0 <_ZNK4llvm3mca17RetireControlUnit4dumpEv+0xac>  // b.plast
 388:	adrp	x1, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 38c:	add	x1, x1, #0x0
 390:	ldp	x4, x5, [x1]
 394:	stp	x4, x5, [x2]
 398:	ldr	x1, [x1, #16]
 39c:	str	x1, [x2, #16]
 3a0:	ldr	x1, [x0, #24]
 3a4:	add	x1, x1, #0x18
 3a8:	str	x1, [x0, #24]
 3ac:	b	3c0 <_ZNK4llvm3mca17RetireControlUnit4dumpEv+0xbc>
 3b0:	mov	x2, #0x18                  	// #24
 3b4:	adrp	x1, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 3b8:	add	x1, x1, #0x0
 3bc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 3c0:	ldr	w1, [x19, #20]
 3c4:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
 3c8:	ldr	x2, [x0, #24]
 3cc:	ldr	x1, [x0, #16]
 3d0:	sub	x1, x1, x2
 3d4:	cmp	x1, #0x2
 3d8:	b.ls	404 <_ZNK4llvm3mca17RetireControlUnit4dumpEv+0x100>  // b.plast
 3dc:	adrp	x1, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 3e0:	add	x1, x1, #0x0
 3e4:	ldrh	w3, [x1]
 3e8:	strh	w3, [x2]
 3ec:	ldrb	w1, [x1, #2]
 3f0:	strb	w1, [x2, #2]
 3f4:	ldr	x1, [x0, #24]
 3f8:	add	x1, x1, #0x3
 3fc:	str	x1, [x0, #24]
 400:	b	414 <_ZNK4llvm3mca17RetireControlUnit4dumpEv+0x110>
 404:	mov	x2, #0x3                   	// #3
 408:	adrp	x1, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 40c:	add	x1, x1, #0x0
 410:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 414:	ldr	x19, [sp, #16]
 418:	ldp	x29, x30, [sp], #32
 41c:	ret

0000000000000420 <_ZN4llvm3mca17RetireControlUnitC1ERKNS_12MCSchedModelE>:
 420:	stp	x29, x30, [sp, #-16]!
 424:	mov	x29, sp
 428:	adrp	x2, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 42c:	ldr	x2, [x2]
 430:	add	x2, x2, #0x10
 434:	str	x2, [x0]
 438:	str	wzr, [x0, #8]
 43c:	str	wzr, [x0, #12]
 440:	ldr	w2, [x1, #4]
 444:	str	w2, [x0, #16]
 448:	str	w2, [x0, #20]
 44c:	str	wzr, [x0, #24]
 450:	str	xzr, [x0, #32]
 454:	str	xzr, [x0, #40]
 458:	str	xzr, [x0, #48]
 45c:	ldr	x1, [x1, #64]
 460:	cbz	x1, 478 <_ZN4llvm3mca17RetireControlUnitC1ERKNS_12MCSchedModelE+0x58>
 464:	ldr	w2, [x1]
 468:	cbz	w2, 470 <_ZN4llvm3mca17RetireControlUnitC1ERKNS_12MCSchedModelE+0x50>
 46c:	str	w2, [x0, #20]
 470:	ldr	w1, [x1, #4]
 474:	str	w1, [x0, #24]
 478:	ldr	w1, [x0, #20]
 47c:	str	w1, [x0, #16]
 480:	cbz	w1, 494 <_ZN4llvm3mca17RetireControlUnitC1ERKNS_12MCSchedModelE+0x74>
 484:	lsl	w1, w1, #1
 488:	cbnz	x1, 4b4 <_ZN4llvm3mca17RetireControlUnitC1ERKNS_12MCSchedModelE+0x94>
 48c:	ldp	x29, x30, [sp], #16
 490:	ret
 494:	adrp	x3, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 498:	add	x3, x3, #0x0
 49c:	mov	w2, #0x24                  	// #36
 4a0:	adrp	x1, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 4a4:	add	x1, x1, #0x0
 4a8:	adrp	x0, 0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 4ac:	add	x0, x0, #0x0
 4b0:	bl	0 <__assert_fail>
 4b4:	add	x0, x0, #0x20
 4b8:	bl	0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 4bc:	b	48c <_ZN4llvm3mca17RetireControlUnitC1ERKNS_12MCSchedModelE+0x6c>

Disassembly of section .text._ZN4llvm3mca17RetireControlUnitD2Ev:

0000000000000000 <_ZN4llvm3mca17RetireControlUnitD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm3mca17RetireControlUnitD1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #32]
  24:	cbz	x0, 2c <_ZN4llvm3mca17RetireControlUnitD1Ev+0x2c>
  28:	bl	0 <_ZdlPv>
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm3mca12HardwareUnitD2Ev>
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm3mca17RetireControlUnitD0Ev:

0000000000000000 <_ZN4llvm3mca17RetireControlUnitD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm3mca17RetireControlUnitD0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #32]
  24:	cbz	x0, 2c <_ZN4llvm3mca17RetireControlUnitD0Ev+0x2c>
  28:	bl	0 <_ZdlPv>
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm3mca12HardwareUnitD2Ev>
  34:	mov	x1, #0x38                  	// #56
  38:	mov	x0, x19
  3c:	bl	0 <_ZdlPvm>
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm3mca17RetireControlUnit7RUTokenESaIS3_EE17_M_default_appendEm:

0000000000000000 <_ZNSt6vectorIN4llvm3mca17RetireControlUnit7RUTokenESaIS3_EE17_M_default_appendEm>:
   0:	cbz	x1, 17c <_ZNSt6vectorIN4llvm3mca17RetireControlUnit7RUTokenESaIS3_EE17_M_default_appendEm+0x17c>
   4:	stp	x29, x30, [sp, #-64]!
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x0
  18:	mov	x20, x1
  1c:	ldr	x4, [x0, #8]
  20:	ldr	x2, [x0]
  24:	sub	x19, x4, x2
  28:	asr	x22, x19, #3
  2c:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  30:	movk	x2, #0xaaab
  34:	mul	x22, x22, x2
  38:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  3c:	movk	x1, #0x555, lsl #48
  40:	sub	x1, x1, x22
  44:	ldr	x0, [x0, #16]
  48:	sub	x0, x0, x4
  4c:	asr	x0, x0, #3
  50:	mul	x0, x0, x2
  54:	cmp	x0, x20
  58:	b.cc	9c <_ZNSt6vectorIN4llvm3mca17RetireControlUnit7RUTokenESaIS3_EE17_M_default_appendEm+0x9c>  // b.lo, b.ul, b.last
  5c:	mov	x2, x4
  60:	mov	x3, x20
  64:	str	wzr, [x2, #16]
  68:	strb	wzr, [x2, #20]
  6c:	str	wzr, [x2]
  70:	str	xzr, [x2, #8]
  74:	add	x2, x2, #0x18
  78:	subs	x3, x3, #0x1
  7c:	b.ne	64 <_ZNSt6vectorIN4llvm3mca17RetireControlUnit7RUTokenESaIS3_EE17_M_default_appendEm+0x64>  // b.any
  80:	add	x20, x20, x20, lsl #1
  84:	add	x4, x4, x20, lsl #3
  88:	str	x4, [x21, #8]
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x29, x30, [sp], #64
  98:	ret
  9c:	stp	x23, x24, [sp, #48]
  a0:	cmp	x1, x20
  a4:	b.cc	164 <_ZNSt6vectorIN4llvm3mca17RetireControlUnit7RUTokenESaIS3_EE17_M_default_appendEm+0x164>  // b.lo, b.ul, b.last
  a8:	cmp	x22, x20
  ac:	csel	x0, x22, x20, cs  // cs = hs, nlast
  b0:	adds	x0, x0, x22
  b4:	b.cs	170 <_ZNSt6vectorIN4llvm3mca17RetireControlUnit7RUTokenESaIS3_EE17_M_default_appendEm+0x170>  // b.hs, b.nlast
  b8:	mov	x23, #0x5555555555555555    	// #6148914691236517205
  bc:	movk	x23, #0x555, lsl #48
  c0:	cmp	x0, x23
  c4:	csel	x23, x0, x23, ls  // ls = plast
  c8:	add	x23, x23, x23, lsl #1
  cc:	lsl	x23, x23, #3
  d0:	mov	x0, x23
  d4:	bl	0 <_Znwm>
  d8:	mov	x24, x0
  dc:	add	x2, x0, x19
  e0:	mov	x1, x20
  e4:	str	wzr, [x2, #16]
  e8:	strb	wzr, [x2, #20]
  ec:	str	wzr, [x2]
  f0:	str	xzr, [x2, #8]
  f4:	add	x2, x2, #0x18
  f8:	subs	x1, x1, #0x1
  fc:	b.ne	e4 <_ZNSt6vectorIN4llvm3mca17RetireControlUnit7RUTokenESaIS3_EE17_M_default_appendEm+0xe4>  // b.any
 100:	ldr	x1, [x21]
 104:	ldr	x3, [x21, #8]
 108:	cmp	x1, x3
 10c:	b.eq	134 <_ZNSt6vectorIN4llvm3mca17RetireControlUnit7RUTokenESaIS3_EE17_M_default_appendEm+0x134>  // b.none
 110:	mov	x2, x24
 114:	ldp	x4, x5, [x1]
 118:	stp	x4, x5, [x2]
 11c:	ldr	x0, [x1, #16]
 120:	str	x0, [x2, #16]
 124:	add	x1, x1, #0x18
 128:	add	x2, x2, #0x18
 12c:	cmp	x3, x1
 130:	b.ne	114 <_ZNSt6vectorIN4llvm3mca17RetireControlUnit7RUTokenESaIS3_EE17_M_default_appendEm+0x114>  // b.any
 134:	ldr	x0, [x21]
 138:	cbz	x0, 140 <_ZNSt6vectorIN4llvm3mca17RetireControlUnit7RUTokenESaIS3_EE17_M_default_appendEm+0x140>
 13c:	bl	0 <_ZdlPv>
 140:	str	x24, [x21]
 144:	add	x20, x22, x20
 148:	add	x20, x20, x20, lsl #1
 14c:	add	x20, x24, x20, lsl #3
 150:	str	x20, [x21, #8]
 154:	add	x23, x24, x23
 158:	str	x23, [x21, #16]
 15c:	ldp	x23, x24, [sp, #48]
 160:	b	8c <_ZNSt6vectorIN4llvm3mca17RetireControlUnit7RUTokenESaIS3_EE17_M_default_appendEm+0x8c>
 164:	adrp	x0, 0 <_ZNSt6vectorIN4llvm3mca17RetireControlUnit7RUTokenESaIS3_EE17_M_default_appendEm>
 168:	add	x0, x0, #0x0
 16c:	bl	0 <_ZSt20__throw_length_errorPKc>
 170:	mov	x23, #0x5555555555555555    	// #6148914691236517205
 174:	movk	x23, #0x555, lsl #48
 178:	b	c8 <_ZNSt6vectorIN4llvm3mca17RetireControlUnit7RUTokenESaIS3_EE17_M_default_appendEm+0xc8>
 17c:	ret

Scheduler.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>:
       0:	stp	x29, x30, [sp, #-32]!
       4:	mov	x29, sp
       8:	str	x19, [sp, #16]
       c:	mov	x19, x0
      10:	ldr	x2, [x1]
      14:	cbz	x2, 40 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE+0x40>
      18:	str	xzr, [x1]
      1c:	ldr	x0, [x19, #16]
      20:	str	x2, [x19, #16]
      24:	cbz	x0, 34 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE+0x34>
      28:	ldr	x1, [x0]
      2c:	ldr	x1, [x1, #8]
      30:	blr	x1
      34:	ldr	x19, [sp, #16]
      38:	ldp	x29, x30, [sp], #32
      3c:	ret
      40:	mov	x0, #0x8                   	// #8
      44:	bl	0 <_Znwm>
      48:	mov	x2, x0
      4c:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
      50:	ldr	x0, [x0]
      54:	add	x0, x0, #0x10
      58:	str	x0, [x2]
      5c:	b	1c <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE+0x1c>

0000000000000060 <_ZN4llvm3mca17SchedulerStrategyD1Ev>:
      60:	ret

0000000000000064 <_ZN4llvm3mca24DefaultSchedulerStrategyD1Ev>:
      64:	stp	x29, x30, [sp, #-16]!
      68:	mov	x29, sp
      6c:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
      70:	ldr	x1, [x1]
      74:	add	x1, x1, #0x10
      78:	str	x1, [x0]
      7c:	bl	60 <_ZN4llvm3mca17SchedulerStrategyD1Ev>
      80:	ldp	x29, x30, [sp], #16
      84:	ret

0000000000000088 <_ZN4llvm3mca24DefaultSchedulerStrategyD0Ev>:
      88:	stp	x29, x30, [sp, #-32]!
      8c:	mov	x29, sp
      90:	str	x19, [sp, #16]
      94:	mov	x19, x0
      98:	bl	64 <_ZN4llvm3mca24DefaultSchedulerStrategyD1Ev>
      9c:	mov	x1, #0x8                   	// #8
      a0:	mov	x0, x19
      a4:	bl	0 <_ZdlPvm>
      a8:	ldr	x19, [sp, #16]
      ac:	ldp	x29, x30, [sp], #32
      b0:	ret

00000000000000b4 <_ZN4llvm3mca17SchedulerStrategyD0Ev>:
      b4:	stp	x29, x30, [sp, #-32]!
      b8:	mov	x29, sp
      bc:	str	x19, [sp, #16]
      c0:	mov	x19, x0
      c4:	bl	60 <_ZN4llvm3mca17SchedulerStrategyD1Ev>
      c8:	mov	x1, #0x8                   	// #8
      cc:	mov	x0, x19
      d0:	bl	0 <_ZdlPvm>
      d4:	ldr	x19, [sp, #16]
      d8:	ldp	x29, x30, [sp], #32
      dc:	ret

00000000000000e0 <_ZNK4llvm3mca9Scheduler4dumpEv>:
      e0:	stp	x29, x30, [sp, #-32]!
      e4:	mov	x29, sp
      e8:	stp	x19, x20, [sp, #16]
      ec:	mov	x19, x0
      f0:	bl	0 <_ZN4llvm4dbgsEv>
      f4:	ldr	x2, [x0, #24]
      f8:	ldr	x1, [x0, #16]
      fc:	sub	x1, x1, x2
     100:	cmp	x1, #0x1d
     104:	b.ls	138 <_ZNK4llvm3mca9Scheduler4dumpEv+0x58>  // b.plast
     108:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     10c:	add	x1, x1, #0x0
     110:	ldp	x4, x5, [x1]
     114:	stp	x4, x5, [x2]
     118:	ldr	x3, [x1, #16]
     11c:	str	x3, [x2, #16]
     120:	ldur	x1, [x1, #22]
     124:	stur	x1, [x2, #22]
     128:	ldr	x1, [x0, #24]
     12c:	add	x1, x1, #0x1e
     130:	str	x1, [x0, #24]
     134:	b	148 <_ZNK4llvm3mca9Scheduler4dumpEv+0x68>
     138:	mov	x2, #0x1e                  	// #30
     13c:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     140:	add	x1, x1, #0x0
     144:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     148:	ldr	x1, [x19, #40]
     14c:	ldr	x2, [x19, #32]
     150:	sub	x1, x1, x2
     154:	asr	x1, x1, #4
     158:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     15c:	ldr	x1, [x0, #24]
     160:	ldr	x2, [x0, #16]
     164:	cmp	x1, x2
     168:	b.cs	1c4 <_ZNK4llvm3mca9Scheduler4dumpEv+0xe4>  // b.hs, b.nlast
     16c:	add	x2, x1, #0x1
     170:	str	x2, [x0, #24]
     174:	mov	w0, #0xa                   	// #10
     178:	strb	w0, [x1]
     17c:	bl	0 <_ZN4llvm4dbgsEv>
     180:	ldr	x2, [x0, #24]
     184:	ldr	x1, [x0, #16]
     188:	sub	x1, x1, x2
     18c:	cmp	x1, #0x1e
     190:	b.ls	1d0 <_ZNK4llvm3mca9Scheduler4dumpEv+0xf0>  // b.plast
     194:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     198:	add	x1, x1, #0x0
     19c:	ldp	x4, x5, [x1]
     1a0:	stp	x4, x5, [x2]
     1a4:	ldr	x3, [x1, #16]
     1a8:	str	x3, [x2, #16]
     1ac:	ldur	x1, [x1, #23]
     1b0:	stur	x1, [x2, #23]
     1b4:	ldr	x1, [x0, #24]
     1b8:	add	x1, x1, #0x1f
     1bc:	str	x1, [x0, #24]
     1c0:	b	1e0 <_ZNK4llvm3mca9Scheduler4dumpEv+0x100>
     1c4:	mov	w1, #0xa                   	// #10
     1c8:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     1cc:	b	17c <_ZNK4llvm3mca9Scheduler4dumpEv+0x9c>
     1d0:	mov	x2, #0x1f                  	// #31
     1d4:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     1d8:	add	x1, x1, #0x0
     1dc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     1e0:	ldr	x1, [x19, #88]
     1e4:	ldr	x2, [x19, #80]
     1e8:	sub	x1, x1, x2
     1ec:	asr	x1, x1, #4
     1f0:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     1f4:	ldr	x1, [x0, #24]
     1f8:	ldr	x2, [x0, #16]
     1fc:	cmp	x1, x2
     200:	b.cs	254 <_ZNK4llvm3mca9Scheduler4dumpEv+0x174>  // b.hs, b.nlast
     204:	add	x2, x1, #0x1
     208:	str	x2, [x0, #24]
     20c:	mov	w0, #0xa                   	// #10
     210:	strb	w0, [x1]
     214:	bl	0 <_ZN4llvm4dbgsEv>
     218:	ldr	x2, [x0, #24]
     21c:	ldr	x1, [x0, #16]
     220:	sub	x1, x1, x2
     224:	cmp	x1, #0x1f
     228:	b.ls	260 <_ZNK4llvm3mca9Scheduler4dumpEv+0x180>  // b.plast
     22c:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     230:	add	x1, x1, #0x0
     234:	ldp	x4, x5, [x1]
     238:	stp	x4, x5, [x2]
     23c:	ldp	x4, x5, [x1, #16]
     240:	stp	x4, x5, [x2, #16]
     244:	ldr	x1, [x0, #24]
     248:	add	x1, x1, #0x20
     24c:	str	x1, [x0, #24]
     250:	b	270 <_ZNK4llvm3mca9Scheduler4dumpEv+0x190>
     254:	mov	w1, #0xa                   	// #10
     258:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     25c:	b	214 <_ZNK4llvm3mca9Scheduler4dumpEv+0x134>
     260:	mov	x2, #0x20                  	// #32
     264:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     268:	add	x1, x1, #0x0
     26c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     270:	ldr	x1, [x19, #112]
     274:	ldr	x2, [x19, #104]
     278:	sub	x1, x1, x2
     27c:	asr	x1, x1, #4
     280:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     284:	ldr	x1, [x0, #24]
     288:	ldr	x2, [x0, #16]
     28c:	cmp	x1, x2
     290:	b.cs	2d4 <_ZNK4llvm3mca9Scheduler4dumpEv+0x1f4>  // b.hs, b.nlast
     294:	add	x2, x1, #0x1
     298:	str	x2, [x0, #24]
     29c:	mov	w0, #0xa                   	// #10
     2a0:	strb	w0, [x1]
     2a4:	ldr	x0, [x19, #24]
     2a8:	ldr	x19, [x0, #8]
     2ac:	ldr	x20, [x0, #16]
     2b0:	cmp	x20, x19
     2b4:	b.eq	2c8 <_ZNK4llvm3mca9Scheduler4dumpEv+0x1e8>  // b.none
     2b8:	ldr	x0, [x19], #8
     2bc:	bl	0 <_ZNK4llvm3mca13ResourceState4dumpEv>
     2c0:	cmp	x20, x19
     2c4:	b.ne	2b8 <_ZNK4llvm3mca9Scheduler4dumpEv+0x1d8>  // b.any
     2c8:	ldp	x19, x20, [sp, #16]
     2cc:	ldp	x29, x30, [sp], #32
     2d0:	ret
     2d4:	mov	w1, #0xa                   	// #10
     2d8:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     2dc:	b	2a4 <_ZNK4llvm3mca9Scheduler4dumpEv+0x1c4>

00000000000002e0 <_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE>:
     2e0:	stp	x29, x30, [sp, #-32]!
     2e4:	mov	x29, sp
     2e8:	stp	x19, x20, [sp, #16]
     2ec:	mov	x19, x0
     2f0:	mov	x20, x1
     2f4:	ldr	x0, [x1, #8]
     2f8:	ldr	x1, [x0, #800]
     2fc:	ldr	x0, [x19, #24]
     300:	bl	0 <_ZNK4llvm3mca15ResourceManager15canBeDispatchedEm>
     304:	cmp	w0, #0x0
     308:	cset	w1, ne  // ne = any
     30c:	strb	w1, [x19, #140]
     310:	cmp	w0, #0x1
     314:	b.eq	36c <_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE+0x8c>  // b.none
     318:	cmp	w0, #0x2
     31c:	b.eq	374 <_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE+0x94>  // b.none
     320:	ldr	x0, [x19, #8]
     324:	ldr	x1, [x0]
     328:	ldr	x2, [x1, #16]
     32c:	mov	x1, x20
     330:	blr	x2
     334:	cmp	w0, #0x0
     338:	cset	w1, ne  // ne = any
     33c:	strb	w1, [x19, #140]
     340:	cmp	w0, #0x1
     344:	b.eq	378 <_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE+0x98>  // b.none
     348:	cmp	w0, #0x2
     34c:	b.eq	378 <_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE+0x98>  // b.none
     350:	cbz	w0, 378 <_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE+0x98>
     354:	mov	w2, #0x43                  	// #67
     358:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     35c:	add	x1, x1, #0x0
     360:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     364:	add	x0, x0, #0x0
     368:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     36c:	mov	w0, #0x3                   	// #3
     370:	b	378 <_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE+0x98>
     374:	mov	w0, #0x4                   	// #4
     378:	ldp	x19, x20, [sp, #16]
     37c:	ldp	x29, x30, [sp], #32
     380:	ret

0000000000000384 <_ZN4llvm3mca9Scheduler6selectEv>:
     384:	stp	x29, x30, [sp, #-64]!
     388:	mov	x29, sp
     38c:	stp	x19, x20, [sp, #16]
     390:	stp	x21, x22, [sp, #32]
     394:	mov	x19, x0
     398:	ldr	x21, [x0, #88]
     39c:	ldr	x0, [x0, #80]
     3a0:	sub	x21, x21, x0
     3a4:	asr	x21, x21, #4
     3a8:	cbz	w21, 43c <_ZN4llvm3mca9Scheduler6selectEv+0xb8>
     3ac:	stp	x23, x24, [sp, #48]
     3b0:	mov	w24, w21
     3b4:	mov	x20, #0x0                   	// #0
     3b8:	b	3cc <_ZN4llvm3mca9Scheduler6selectEv+0x48>
     3bc:	mov	w21, w23
     3c0:	add	x20, x20, #0x1
     3c4:	cmp	w24, w20
     3c8:	b.eq	438 <_ZN4llvm3mca9Scheduler6selectEv+0xb4>  // b.none
     3cc:	mov	w23, w20
     3d0:	ldr	x2, [x19, #80]
     3d4:	add	x22, x2, x20, lsl #4
     3d8:	mov	w3, w21
     3dc:	ldr	x1, [x19, #88]
     3e0:	sub	x1, x1, x2
     3e4:	asr	x1, x1, #4
     3e8:	cmp	x1, w21, uxtw
     3ec:	b.eq	410 <_ZN4llvm3mca9Scheduler6selectEv+0x8c>  // b.none
     3f0:	ldr	x0, [x19, #16]
     3f4:	ldr	x1, [x0]
     3f8:	ldr	x4, [x1, #16]
     3fc:	add	x2, x2, x3, lsl #4
     400:	mov	x1, x22
     404:	blr	x4
     408:	and	w0, w0, #0xff
     40c:	cbz	w0, 3c0 <_ZN4llvm3mca9Scheduler6selectEv+0x3c>
     410:	ldr	x22, [x22, #8]
     414:	ldr	x1, [x22]
     418:	ldr	x0, [x19, #24]
     41c:	bl	0 <_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE>
     420:	cbz	x0, 3bc <_ZN4llvm3mca9Scheduler6selectEv+0x38>
     424:	str	x0, [x22, #832]
     428:	ldr	x1, [x19, #128]
     42c:	orr	x0, x1, x0
     430:	str	x0, [x19, #128]
     434:	b	3c0 <_ZN4llvm3mca9Scheduler6selectEv+0x3c>
     438:	ldp	x23, x24, [sp, #48]
     43c:	mov	w3, w21
     440:	ldr	x2, [x19, #80]
     444:	ldr	x0, [x19, #88]
     448:	sub	x0, x0, x2
     44c:	asr	x1, x0, #4
     450:	cmp	x1, w21, uxtw
     454:	b.eq	4ac <_ZN4llvm3mca9Scheduler6selectEv+0x128>  // b.none
     458:	lsl	x3, x3, #4
     45c:	add	x6, x2, x3
     460:	ldr	w4, [x2, x3]
     464:	ldr	x1, [x6, #8]
     468:	sub	x0, x0, #0x10
     46c:	add	x5, x2, x0
     470:	ldr	w7, [x2, x0]
     474:	str	w7, [x2, x3]
     478:	ldr	x3, [x5, #8]
     47c:	str	x3, [x6, #8]
     480:	str	w4, [x2, x0]
     484:	str	x1, [x5, #8]
     488:	ldr	x0, [x19, #88]
     48c:	sub	x0, x0, #0x10
     490:	str	x0, [x19, #88]
     494:	mov	x0, #0x0                   	// #0
     498:	bfxil	x0, x4, #0, #32
     49c:	ldp	x19, x20, [sp, #16]
     4a0:	ldp	x21, x22, [sp, #32]
     4a4:	ldp	x29, x30, [sp], #64
     4a8:	ret
     4ac:	mov	x0, #0x0                   	// #0
     4b0:	mov	x1, #0x0                   	// #0
     4b4:	b	49c <_ZN4llvm3mca9Scheduler6selectEv+0x118>

00000000000004b8 <_ZNK4llvm3mca9Scheduler20mustIssueImmediatelyERKNS0_7InstRefE>:
     4b8:	ldr	x0, [x1, #8]
     4bc:	ldr	x1, [x0]
     4c0:	ldr	w0, [x1, #312]
     4c4:	cbnz	w0, 4d4 <_ZNK4llvm3mca9Scheduler20mustIssueImmediatelyERKNS0_7InstRefE+0x1c>
     4c8:	ldr	w2, [x1, #184]
     4cc:	mov	w0, #0x1                   	// #1
     4d0:	cbz	w2, 4d8 <_ZNK4llvm3mca9Scheduler20mustIssueImmediatelyERKNS0_7InstRefE+0x20>
     4d4:	ldrb	w0, [x1, #329]
     4d8:	ret

00000000000004dc <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE>:
     4dc:	stp	x29, x30, [sp, #-48]!
     4e0:	mov	x29, sp
     4e4:	stp	x19, x20, [sp, #16]
     4e8:	str	x21, [sp, #32]
     4ec:	mov	x21, x0
     4f0:	mov	x20, x1
     4f4:	ldr	x19, [x1, #8]
     4f8:	ldr	x1, [x19]
     4fc:	ldr	x0, [x0, #24]
     500:	bl	0 <_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE>
     504:	ldr	w1, [x20]
     508:	mov	x0, x19
     50c:	bl	0 <_ZN4llvm3mca11Instruction7executeEj>
     510:	mov	x0, x19
     514:	bl	0 <_ZN4llvm3mca11Instruction21computeCriticalRegDepEv>
     518:	ldr	x0, [x19]
     51c:	ldrb	w1, [x0, #324]
     520:	cbnz	w1, 52c <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x50>
     524:	ldrb	w0, [x0, #325]
     528:	cbz	w0, 63c <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x160>
     52c:	ldr	x0, [x21, #8]
     530:	ldr	x1, [x0]
     534:	ldr	x2, [x1, #48]
     538:	mov	x1, x20
     53c:	blr	x2
     540:	ldr	w2, [x19, #796]
     544:	cbnz	w2, 568 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x8c>
     548:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     54c:	add	x3, x3, #0x0
     550:	mov	w2, #0x11c                 	// #284
     554:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     558:	add	x1, x1, #0x0
     55c:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     560:	add	x0, x0, #0x0
     564:	bl	0 <__assert_fail>
     568:	ldr	x3, [x21, #8]
     56c:	ldr	x4, [x3, #40]
     570:	ldr	w0, [x3, #56]
     574:	cbz	w0, 690 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x1b4>
     578:	cmn	w2, #0x3
     57c:	b.hi	660 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x184>  // b.pmore
     580:	sub	w6, w0, #0x1
     584:	mov	w1, #0x25                  	// #37
     588:	mul	w1, w2, w1
     58c:	and	w7, w1, w6
     590:	and	w1, w1, w6
     594:	lsl	x1, x1, #4
     598:	add	x5, x4, x1
     59c:	ldr	w1, [x4, x1]
     5a0:	cmp	w2, w1
     5a4:	b.ne	680 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x1a4>  // b.any
     5a8:	add	x1, x3, #0x20
     5ac:	ldr	x7, [x3, #32]
     5b0:	ubfiz	x6, x0, #4, #32
     5b4:	add	x6, x4, x6
     5b8:	cbz	x5, 5dc <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x100>
     5bc:	ldr	x8, [x1]
     5c0:	cmp	x8, x7
     5c4:	b.ne	6e4 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x208>  // b.any
     5c8:	add	x7, x3, #0x20
     5cc:	cmp	x1, x7
     5d0:	b.ne	704 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x228>  // b.any
     5d4:	cmp	x6, x5
     5d8:	b.eq	548 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x6c>  // b.none
     5dc:	cbz	w0, 754 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x278>
     5e0:	cmn	w2, #0x3
     5e4:	b.hi	724 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x248>  // b.pmore
     5e8:	sub	w1, w0, #0x1
     5ec:	mov	w0, #0x25                  	// #37
     5f0:	mul	w0, w2, w0
     5f4:	and	w7, w0, w1
     5f8:	and	w0, w0, w1
     5fc:	lsl	x0, x0, #4
     600:	add	x5, x4, x0
     604:	ldr	w0, [x4, x0]
     608:	cmp	w2, w0
     60c:	b.ne	744 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x268>  // b.any
     610:	add	x1, x3, #0x20
     614:	ldr	x0, [x3, #32]
     618:	ldr	x1, [x1]
     61c:	cmp	x1, x0
     620:	b.ne	79c <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x2c0>  // b.any
     624:	ldr	x1, [x5, #8]
     628:	add	x0, x19, #0x334
     62c:	ldr	x2, [x1, #72]
     630:	str	x2, [x0]
     634:	ldr	w1, [x1, #80]
     638:	str	w1, [x19, #828]
     63c:	ldr	w0, [x19, #784]
     640:	cmp	w0, #0x4
     644:	b.eq	7bc <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x2e0>  // b.none
     648:	cmp	w0, #0x5
     64c:	b.eq	7cc <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x2f0>  // b.none
     650:	ldp	x19, x20, [sp, #16]
     654:	ldr	x21, [sp, #32]
     658:	ldp	x29, x30, [sp], #48
     65c:	ret
     660:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     664:	add	x3, x3, #0x0
     668:	mov	w2, #0x250                 	// #592
     66c:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     670:	add	x1, x1, #0x0
     674:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     678:	add	x0, x0, #0x0
     67c:	bl	0 <__assert_fail>
     680:	mov	w8, #0x1                   	// #1
     684:	mov	x9, #0x0                   	// #0
     688:	cmn	w1, #0x1
     68c:	b.ne	6ac <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x1d0>  // b.any
     690:	ubfiz	x5, x0, #4, #32
     694:	add	x5, x4, x5
     698:	add	x1, x3, #0x20
     69c:	ldr	x7, [x3, #32]
     6a0:	mov	x6, x5
     6a4:	cbnz	x5, 5bc <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0xe0>
     6a8:	b	5d4 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0xf8>
     6ac:	cmp	x9, #0x0
     6b0:	ccmn	w1, #0x2, #0x0, eq  // eq = none
     6b4:	csel	x9, x9, x5, ne  // ne = any
     6b8:	add	w10, w8, #0x1
     6bc:	add	w8, w7, w8
     6c0:	and	w7, w6, w8
     6c4:	and	w8, w6, w8
     6c8:	lsl	x1, x8, #4
     6cc:	add	x5, x4, x1
     6d0:	ldr	w1, [x4, x1]
     6d4:	cmp	w2, w1
     6d8:	b.eq	5a8 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0xcc>  // b.none
     6dc:	mov	w8, w10
     6e0:	b	688 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x1ac>
     6e4:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     6e8:	add	x3, x3, #0x0
     6ec:	mov	w2, #0x4c7                 	// #1223
     6f0:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     6f4:	add	x1, x1, #0x0
     6f8:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     6fc:	add	x0, x0, #0x0
     700:	bl	0 <__assert_fail>
     704:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     708:	add	x3, x3, #0x0
     70c:	mov	w2, #0x4c9                 	// #1225
     710:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     714:	add	x1, x1, #0x0
     718:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     71c:	add	x0, x0, #0x0
     720:	bl	0 <__assert_fail>
     724:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     728:	add	x3, x3, #0x0
     72c:	mov	w2, #0x250                 	// #592
     730:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     734:	add	x1, x1, #0x0
     738:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     73c:	add	x0, x0, #0x0
     740:	bl	0 <__assert_fail>
     744:	mov	w8, #0x1                   	// #1
     748:	mov	x9, #0x0                   	// #0
     74c:	cmn	w0, #0x1
     750:	b.ne	764 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x288>  // b.any
     754:	add	x1, x3, #0x20
     758:	ldr	x0, [x3, #32]
     75c:	mov	x5, x6
     760:	b	618 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x13c>
     764:	cmp	x9, #0x0
     768:	ccmn	w0, #0x2, #0x0, eq  // eq = none
     76c:	csel	x9, x9, x5, ne  // ne = any
     770:	add	w10, w8, #0x1
     774:	add	w8, w7, w8
     778:	and	w7, w1, w8
     77c:	and	w8, w1, w8
     780:	lsl	x0, x8, #4
     784:	add	x5, x4, x0
     788:	ldr	w0, [x4, x0]
     78c:	cmp	w2, w0
     790:	b.eq	610 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x134>  // b.none
     794:	mov	w8, w10
     798:	b	74c <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x270>
     79c:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     7a0:	add	x3, x3, #0x0
     7a4:	mov	w2, #0x4b9                 	// #1209
     7a8:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     7ac:	add	x1, x1, #0x0
     7b0:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     7b4:	add	x0, x0, #0x0
     7b8:	bl	0 <__assert_fail>
     7bc:	mov	x1, x20
     7c0:	add	x0, x21, #0x68
     7c4:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     7c8:	b	650 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x174>
     7cc:	ldr	x0, [x21, #8]
     7d0:	ldr	x1, [x0]
     7d4:	ldr	x2, [x1, #32]
     7d8:	mov	x1, x20
     7dc:	blr	x2
     7e0:	b	650 <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE+0x174>

00000000000007e4 <_ZN4llvm3mca9Scheduler23analyzeResourcePressureERNS_15SmallVectorImplINS0_7InstRefEEE>:
     7e4:	stp	x29, x30, [sp, #-64]!
     7e8:	mov	x29, sp
     7ec:	stp	x19, x20, [sp, #16]
     7f0:	stp	x21, x22, [sp, #32]
     7f4:	str	x23, [sp, #48]
     7f8:	mov	x20, x0
     7fc:	mov	x19, x1
     800:	ldr	w1, [x1, #8]
     804:	ldr	x21, [x0, #80]
     808:	ldr	x22, [x0, #88]
     80c:	sub	x2, x22, x21
     810:	asr	x23, x2, #4
     814:	ldr	w0, [x19, #12]
     818:	sub	x0, x0, x1
     81c:	cmp	x0, x2, asr #4
     820:	b.cc	87c <_ZN4llvm3mca9Scheduler23analyzeResourcePressureERNS_15SmallVectorImplINS0_7InstRefEEE+0x98>  // b.lo, b.ul, b.last
     824:	ldr	w1, [x19, #8]
     828:	ldr	x0, [x19]
     82c:	add	x1, x0, x1, lsl #4
     830:	cmp	x22, x21
     834:	b.eq	84c <_ZN4llvm3mca9Scheduler23analyzeResourcePressureERNS_15SmallVectorImplINS0_7InstRefEEE+0x68>  // b.none
     838:	mov	x0, x21
     83c:	ldp	x2, x3, [x0], #16
     840:	stp	x2, x3, [x1], #16
     844:	cmp	x22, x0
     848:	b.ne	83c <_ZN4llvm3mca9Scheduler23analyzeResourcePressureERNS_15SmallVectorImplINS0_7InstRefEEE+0x58>  // b.any
     84c:	ldr	w0, [x19, #8]
     850:	add	x23, x0, x23
     854:	ldr	w0, [x19, #12]
     858:	cmp	x23, x0
     85c:	b.hi	88c <_ZN4llvm3mca9Scheduler23analyzeResourcePressureERNS_15SmallVectorImplINS0_7InstRefEEE+0xa8>  // b.pmore
     860:	str	w23, [x19, #8]
     864:	ldr	x0, [x20, #128]
     868:	ldp	x19, x20, [sp, #16]
     86c:	ldp	x21, x22, [sp, #32]
     870:	ldr	x23, [sp, #48]
     874:	ldp	x29, x30, [sp], #64
     878:	ret
     87c:	add	x1, x1, x23
     880:	mov	x0, x19
     884:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     888:	b	824 <_ZN4llvm3mca9Scheduler23analyzeResourcePressureERNS_15SmallVectorImplINS0_7InstRefEEE+0x40>
     88c:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     890:	add	x3, x3, #0x0
     894:	mov	w2, #0x43                  	// #67
     898:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     89c:	add	x1, x1, #0x0
     8a0:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     8a4:	add	x0, x0, #0x0
     8a8:	bl	0 <__assert_fail>

00000000000008ac <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_>:
     8ac:	stp	x29, x30, [sp, #-64]!
     8b0:	mov	x29, sp
     8b4:	stp	x19, x20, [sp, #16]
     8b8:	stp	x21, x22, [sp, #32]
     8bc:	stp	x23, x24, [sp, #48]
     8c0:	mov	x21, x0
     8c4:	mov	x24, x1
     8c8:	mov	x22, x2
     8cc:	ldr	w23, [x0, #136]
     8d0:	ldr	x0, [x0, #64]
     8d4:	sub	x23, x0, x23, lsl #4
     8d8:	ldr	x19, [x21, #56]
     8dc:	cmp	x23, x19
     8e0:	b.ne	a40 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x194>  // b.any
     8e4:	ldp	x19, x20, [sp, #16]
     8e8:	ldp	x21, x22, [sp, #32]
     8ec:	ldp	x23, x24, [sp, #48]
     8f0:	ldp	x29, x30, [sp], #64
     8f4:	ret
     8f8:	mov	x1, #0x0                   	// #0
     8fc:	mov	x0, x22
     900:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     904:	b	9f0 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x144>
     908:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     90c:	add	x3, x3, #0x0
     910:	mov	w2, #0x43                  	// #67
     914:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     918:	add	x1, x1, #0x0
     91c:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     920:	add	x0, x0, #0x0
     924:	bl	0 <__assert_fail>
     928:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     92c:	add	x3, x3, #0x0
     930:	mov	w2, #0xa7                  	// #167
     934:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     938:	add	x1, x1, #0x0
     93c:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     940:	add	x0, x0, #0x0
     944:	bl	0 <__assert_fail>
     948:	ldr	w1, [x24, #8]
     94c:	ldr	w0, [x24, #12]
     950:	cmp	w1, w0
     954:	b.cs	9b0 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x104>  // b.hs, b.nlast
     958:	ldr	w0, [x24, #8]
     95c:	ldr	x1, [x24]
     960:	add	x0, x1, x0, lsl #4
     964:	ldp	x2, x3, [x19]
     968:	stp	x2, x3, [x0]
     96c:	ldr	w0, [x24, #8]
     970:	mov	w1, w0
     974:	add	x1, x1, #0x1
     978:	ldr	w2, [x24, #12]
     97c:	cmp	x1, x2
     980:	b.hi	9c0 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x114>  // b.pmore
     984:	add	w0, w0, #0x1
     988:	str	w0, [x24, #8]
     98c:	cbnz	w0, a34 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x188>
     990:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     994:	add	x3, x3, #0x0
     998:	mov	w2, #0xa7                  	// #167
     99c:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     9a0:	add	x1, x1, #0x0
     9a4:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     9a8:	add	x0, x0, #0x0
     9ac:	bl	0 <__assert_fail>
     9b0:	mov	x1, #0x0                   	// #0
     9b4:	mov	x0, x24
     9b8:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     9bc:	b	958 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0xac>
     9c0:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     9c4:	add	x3, x3, #0x0
     9c8:	mov	w2, #0x43                  	// #67
     9cc:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     9d0:	add	x1, x1, #0x0
     9d4:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     9d8:	add	x0, x0, #0x0
     9dc:	bl	0 <__assert_fail>
     9e0:	ldr	w1, [x22, #8]
     9e4:	ldr	w0, [x22, #12]
     9e8:	cmp	w1, w0
     9ec:	b.cs	8f8 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x4c>  // b.hs, b.nlast
     9f0:	ldr	w0, [x22, #8]
     9f4:	ldr	x1, [x22]
     9f8:	add	x0, x1, x0, lsl #4
     9fc:	ldp	x2, x3, [x19]
     a00:	stp	x2, x3, [x0]
     a04:	ldr	w0, [x22, #8]
     a08:	mov	w1, w0
     a0c:	add	x1, x1, #0x1
     a10:	ldr	w2, [x22, #12]
     a14:	cmp	x1, x2
     a18:	b.hi	908 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x5c>  // b.pmore
     a1c:	add	w0, w0, #0x1
     a20:	str	w0, [x22, #8]
     a24:	cbz	w0, 928 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x7c>
     a28:	ldr	w0, [x20, #784]
     a2c:	cmp	w0, #0x2
     a30:	b.eq	948 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x9c>  // b.none
     a34:	add	x19, x19, #0x10
     a38:	cmp	x23, x19
     a3c:	b.eq	8e4 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x38>  // b.none
     a40:	ldr	x20, [x19, #8]
     a44:	ldr	x1, [x20]
     a48:	ldr	x0, [x21, #24]
     a4c:	bl	0 <_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE>
     a50:	cbnz	x0, a34 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x188>
     a54:	ldr	x0, [x20]
     a58:	ldrb	w1, [x0, #324]
     a5c:	cbnz	w1, a68 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x1bc>
     a60:	ldrb	w0, [x0, #325]
     a64:	cbz	w0, a28 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x17c>
     a68:	ldr	x0, [x19, #8]
     a6c:	ldr	w1, [x0, #796]
     a70:	ldr	x0, [x21, #8]
     a74:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     a78:	ldr	w3, [x0, #4]
     a7c:	cbz	w3, a28 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x17c>
     a80:	ldr	w1, [x0, #8]
     a84:	add	w3, w3, w1
     a88:	ldr	w0, [x0]
     a8c:	cmp	w3, w0
     a90:	b.ne	a28 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x17c>  // b.any
     a94:	b	9e0 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_+0x134>

0000000000000a98 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE>:
     a98:	stp	x29, x30, [sp, #-96]!
     a9c:	mov	x29, sp
     aa0:	stp	x19, x20, [sp, #16]
     aa4:	stp	x21, x22, [sp, #32]
     aa8:	ldr	x19, [x0, #32]
     aac:	ldr	x22, [x0, #40]
     ab0:	cmp	x19, x22
     ab4:	b.eq	ae8 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x50>  // b.none
     ab8:	stp	x23, x24, [sp, #48]
     abc:	stp	x25, x26, [sp, #64]
     ac0:	str	x27, [sp, #80]
     ac4:	mov	x23, x0
     ac8:	mov	x20, x1
     acc:	mov	w21, #0x0                   	// #0
     ad0:	adrp	x24, 0 <_ZN4llvm9DebugFlagE>
     ad4:	ldr	x24, [x24]
     ad8:	add	x25, x0, #0x38
     adc:	adrp	x26, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     ae0:	add	x26, x26, #0x0
     ae4:	b	bc0 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x128>
     ae8:	mov	w21, #0x0                   	// #0
     aec:	b	d7c <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x2e4>
     af0:	mov	x0, x27
     af4:	bl	0 <_ZN4llvm3mca11Instruction16updateDispatchedEv>
     af8:	and	w0, w0, #0xff
     afc:	cbnz	w0, bd4 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x13c>
     b00:	add	x19, x19, #0x10
     b04:	b	bb8 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x120>
     b08:	ldr	x0, [x19, #8]
     b0c:	ldr	w1, [x0, #796]
     b10:	ldr	x0, [x23, #8]
     b14:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     b18:	ldr	w1, [x0, #4]
     b1c:	ldr	w2, [x0, #8]
     b20:	add	w1, w1, w2
     b24:	ldr	w0, [x0]
     b28:	cmp	w0, w1
     b2c:	b.hi	bec <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x154>  // b.pmore
     b30:	ldrb	w0, [x24]
     b34:	cbnz	w0, bf4 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x15c>
     b38:	ldr	w1, [x20, #8]
     b3c:	ldr	w0, [x20, #12]
     b40:	cmp	w1, w0
     b44:	b.cs	cd0 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x238>  // b.hs, b.nlast
     b48:	ldr	w0, [x20, #8]
     b4c:	ldr	x1, [x20]
     b50:	add	x0, x1, x0, lsl #4
     b54:	ldp	x2, x3, [x19]
     b58:	stp	x2, x3, [x0]
     b5c:	ldr	w0, [x20, #8]
     b60:	mov	w1, w0
     b64:	add	x1, x1, #0x1
     b68:	ldr	w2, [x20, #12]
     b6c:	cmp	x1, x2
     b70:	b.hi	ce0 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x248>  // b.pmore
     b74:	add	w0, w0, #0x1
     b78:	str	w0, [x20, #8]
     b7c:	cbz	w0, d00 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x268>
     b80:	mov	x1, x19
     b84:	mov	x0, x25
     b88:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     b8c:	str	xzr, [x19, #8]
     b90:	add	w21, w21, #0x1
     b94:	ubfiz	x1, x21, #4, #32
     b98:	sub	x1, x22, x1
     b9c:	ldr	w0, [x19]
     ba0:	ldr	w2, [x1]
     ba4:	str	w2, [x19]
     ba8:	ldr	x2, [x1, #8]
     bac:	str	x2, [x19, #8]
     bb0:	str	w0, [x1]
     bb4:	str	xzr, [x1, #8]
     bb8:	cmp	x19, x22
     bbc:	b.eq	d20 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x288>  // b.none
     bc0:	ldr	x27, [x19, #8]
     bc4:	cbz	x27, d20 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x288>
     bc8:	ldr	w0, [x27, #784]
     bcc:	cmp	w0, #0x1
     bd0:	b.eq	af0 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x58>  // b.none
     bd4:	ldr	x0, [x27]
     bd8:	ldrb	w1, [x0, #324]
     bdc:	cbnz	w1, b08 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x70>
     be0:	ldrb	w0, [x0, #325]
     be4:	cbz	w0, b30 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x98>
     be8:	b	b08 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x70>
     bec:	add	x19, x19, #0x10
     bf0:	b	bb8 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x120>
     bf4:	mov	x0, x26
     bf8:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     bfc:	and	w0, w0, #0xff
     c00:	cbz	w0, b38 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0xa0>
     c04:	bl	0 <_ZN4llvm4dbgsEv>
     c08:	mov	x27, x0
     c0c:	ldr	x1, [x0, #24]
     c10:	ldr	x0, [x0, #16]
     c14:	sub	x0, x0, x1
     c18:	cmp	x0, #0x19
     c1c:	b.ls	c50 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x1b8>  // b.plast
     c20:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     c24:	add	x0, x0, #0x0
     c28:	ldp	x2, x3, [x0]
     c2c:	stp	x2, x3, [x1]
     c30:	ldr	x2, [x0, #16]
     c34:	str	x2, [x1, #16]
     c38:	ldrh	w0, [x0, #24]
     c3c:	strh	w0, [x1, #24]
     c40:	ldr	x0, [x27, #24]
     c44:	add	x0, x0, #0x1a
     c48:	str	x0, [x27, #24]
     c4c:	b	c68 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x1d0>
     c50:	mov	x2, #0x1a                  	// #26
     c54:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     c58:	add	x1, x1, #0x0
     c5c:	mov	x0, x27
     c60:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     c64:	mov	x27, x0
     c68:	ldr	w1, [x19]
     c6c:	mov	x0, x27
     c70:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     c74:	ldr	x1, [x27, #24]
     c78:	ldr	x0, [x27, #16]
     c7c:	sub	x0, x0, x1
     c80:	cmp	x0, #0x1d
     c84:	b.ls	cb8 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x220>  // b.plast
     c88:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     c8c:	add	x0, x0, #0x0
     c90:	ldp	x2, x3, [x0]
     c94:	stp	x2, x3, [x1]
     c98:	ldr	x2, [x0, #16]
     c9c:	str	x2, [x1, #16]
     ca0:	ldur	x0, [x0, #22]
     ca4:	stur	x0, [x1, #22]
     ca8:	ldr	x0, [x27, #24]
     cac:	add	x0, x0, #0x1e
     cb0:	str	x0, [x27, #24]
     cb4:	b	b38 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0xa0>
     cb8:	mov	x2, #0x1e                  	// #30
     cbc:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     cc0:	add	x1, x1, #0x0
     cc4:	mov	x0, x27
     cc8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     ccc:	b	b38 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0xa0>
     cd0:	mov	x1, #0x0                   	// #0
     cd4:	mov	x0, x20
     cd8:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     cdc:	b	b48 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0xb0>
     ce0:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     ce4:	add	x3, x3, #0x0
     ce8:	mov	w2, #0x43                  	// #67
     cec:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     cf0:	add	x1, x1, #0x0
     cf4:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     cf8:	add	x0, x0, #0x0
     cfc:	bl	0 <__assert_fail>
     d00:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     d04:	add	x3, x3, #0x0
     d08:	mov	w2, #0xa7                  	// #167
     d0c:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     d10:	add	x1, x1, #0x0
     d14:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     d18:	add	x0, x0, #0x0
     d1c:	bl	0 <__assert_fail>
     d20:	ldr	x3, [x23, #40]
     d24:	ldr	x4, [x23, #32]
     d28:	sub	x0, x3, x4
     d2c:	asr	x0, x0, #4
     d30:	mov	w1, w21
     d34:	sub	x2, x0, x1
     d38:	cmp	x2, x0
     d3c:	b.hi	d64 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x2cc>  // b.pmore
     d40:	b.cs	d94 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x2fc>  // b.hs, b.nlast
     d44:	add	x2, x4, x2, lsl #4
     d48:	cmp	x3, x2
     d4c:	b.eq	da4 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x30c>  // b.none
     d50:	str	x2, [x23, #40]
     d54:	ldp	x23, x24, [sp, #48]
     d58:	ldp	x25, x26, [sp, #64]
     d5c:	ldr	x27, [sp, #80]
     d60:	b	d7c <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x2e4>
     d64:	neg	x1, x1
     d68:	add	x0, x23, #0x20
     d6c:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     d70:	ldp	x23, x24, [sp, #48]
     d74:	ldp	x25, x26, [sp, #64]
     d78:	ldr	x27, [sp, #80]
     d7c:	cmp	w21, #0x0
     d80:	cset	w0, ne  // ne = any
     d84:	ldp	x19, x20, [sp, #16]
     d88:	ldp	x21, x22, [sp, #32]
     d8c:	ldp	x29, x30, [sp], #96
     d90:	ret
     d94:	ldp	x23, x24, [sp, #48]
     d98:	ldp	x25, x26, [sp, #64]
     d9c:	ldr	x27, [sp, #80]
     da0:	b	d7c <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x2e4>
     da4:	ldp	x23, x24, [sp, #48]
     da8:	ldp	x25, x26, [sp, #64]
     dac:	ldr	x27, [sp, #80]
     db0:	b	d7c <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x2e4>

0000000000000db4 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE>:
     db4:	stp	x29, x30, [sp, #-96]!
     db8:	mov	x29, sp
     dbc:	stp	x19, x20, [sp, #16]
     dc0:	stp	x21, x22, [sp, #32]
     dc4:	ldr	x19, [x0, #104]
     dc8:	ldr	x22, [x0, #112]
     dcc:	cmp	x19, x22
     dd0:	b.eq	1038 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x284>  // b.none
     dd4:	stp	x23, x24, [sp, #48]
     dd8:	stp	x25, x26, [sp, #64]
     ddc:	mov	x23, x0
     de0:	mov	x20, x1
     de4:	mov	w21, #0x0                   	// #0
     de8:	adrp	x24, 0 <_ZN4llvm9DebugFlagE>
     dec:	ldr	x24, [x24]
     df0:	adrp	x25, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     df4:	add	x25, x25, #0x0
     df8:	adrp	x26, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     dfc:	b	f54 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x1a0>
     e00:	ldrb	w0, [x24]
     e04:	cbnz	w0, e10 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x5c>
     e08:	add	x19, x19, #0x10
     e0c:	b	f4c <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x198>
     e10:	mov	x0, x25
     e14:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     e18:	and	w0, w0, #0xff
     e1c:	cbz	w0, e08 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x54>
     e20:	str	x27, [sp, #80]
     e24:	bl	0 <_ZN4llvm4dbgsEv>
     e28:	mov	x27, x0
     e2c:	ldr	x1, [x0, #24]
     e30:	ldr	x0, [x0, #16]
     e34:	sub	x0, x0, x1
     e38:	cmp	x0, #0x19
     e3c:	b.ls	e70 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0xbc>  // b.plast
     e40:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     e44:	add	x0, x0, #0x0
     e48:	ldp	x2, x3, [x0]
     e4c:	stp	x2, x3, [x1]
     e50:	ldr	x2, [x0, #16]
     e54:	str	x2, [x1, #16]
     e58:	ldrh	w0, [x0, #24]
     e5c:	strh	w0, [x1, #24]
     e60:	ldr	x0, [x27, #24]
     e64:	add	x0, x0, #0x1a
     e68:	str	x0, [x27, #24]
     e6c:	b	e88 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0xd4>
     e70:	mov	x2, #0x1a                  	// #26
     e74:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     e78:	add	x1, x1, #0x0
     e7c:	mov	x0, x27
     e80:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     e84:	mov	x27, x0
     e88:	ldr	w1, [x19]
     e8c:	mov	x0, x27
     e90:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     e94:	ldr	x1, [x27, #24]
     e98:	ldr	x0, [x27, #16]
     e9c:	sub	x0, x0, x1
     ea0:	cmp	x0, #0x14
     ea4:	b.ls	ed0 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x11c>  // b.plast
     ea8:	add	x0, x26, #0x0
     eac:	ldp	x2, x3, [x0]
     eb0:	stp	x2, x3, [x1]
     eb4:	ldur	x0, [x0, #13]
     eb8:	stur	x0, [x1, #13]
     ebc:	ldr	x0, [x27, #24]
     ec0:	add	x0, x0, #0x15
     ec4:	str	x0, [x27, #24]
     ec8:	ldr	x27, [sp, #80]
     ecc:	b	e08 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x54>
     ed0:	mov	x2, #0x15                  	// #21
     ed4:	add	x1, x26, #0x0
     ed8:	mov	x0, x27
     edc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     ee0:	ldr	x27, [sp, #80]
     ee4:	b	e08 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x54>
     ee8:	ldr	w0, [x20, #8]
     eec:	ldr	x1, [x20]
     ef0:	add	x0, x1, x0, lsl #4
     ef4:	ldp	x2, x3, [x19]
     ef8:	stp	x2, x3, [x0]
     efc:	ldr	w0, [x20, #8]
     f00:	mov	w1, w0
     f04:	add	x1, x1, #0x1
     f08:	ldr	w2, [x20, #12]
     f0c:	cmp	x1, x2
     f10:	b.hi	f9c <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x1e8>  // b.pmore
     f14:	add	w0, w0, #0x1
     f18:	str	w0, [x20, #8]
     f1c:	cbz	w0, fc0 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x20c>
     f20:	add	w21, w21, #0x1
     f24:	str	xzr, [x19, #8]
     f28:	ubfiz	x1, x21, #4, #32
     f2c:	sub	x1, x22, x1
     f30:	ldr	w0, [x19]
     f34:	ldr	w2, [x1]
     f38:	str	w2, [x19]
     f3c:	ldr	x2, [x1, #8]
     f40:	str	x2, [x19, #8]
     f44:	str	w0, [x1]
     f48:	str	xzr, [x1, #8]
     f4c:	cmp	x22, x19
     f50:	b.eq	fe4 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x230>  // b.none
     f54:	ldr	x0, [x19, #8]
     f58:	cbz	x0, fe4 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x230>
     f5c:	ldr	w0, [x0, #784]
     f60:	cmp	w0, #0x5
     f64:	b.ne	e00 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x4c>  // b.any
     f68:	ldr	x0, [x23, #8]
     f6c:	ldr	x1, [x0]
     f70:	ldr	x2, [x1, #32]
     f74:	mov	x1, x19
     f78:	blr	x2
     f7c:	ldr	w1, [x20, #8]
     f80:	ldr	w0, [x20, #12]
     f84:	cmp	w1, w0
     f88:	b.cc	ee8 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x134>  // b.lo, b.ul, b.last
     f8c:	mov	x1, #0x0                   	// #0
     f90:	mov	x0, x20
     f94:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     f98:	b	ee8 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x134>
     f9c:	str	x27, [sp, #80]
     fa0:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     fa4:	add	x3, x3, #0x0
     fa8:	mov	w2, #0x43                  	// #67
     fac:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     fb0:	add	x1, x1, #0x0
     fb4:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     fb8:	add	x0, x0, #0x0
     fbc:	bl	0 <__assert_fail>
     fc0:	str	x27, [sp, #80]
     fc4:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     fc8:	add	x3, x3, #0x0
     fcc:	mov	w2, #0xa7                  	// #167
     fd0:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     fd4:	add	x1, x1, #0x0
     fd8:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
     fdc:	add	x0, x0, #0x0
     fe0:	bl	0 <__assert_fail>
     fe4:	ldr	x2, [x23, #112]
     fe8:	ldr	x3, [x23, #104]
     fec:	sub	x0, x2, x3
     ff0:	asr	x0, x0, #4
     ff4:	mov	w21, w21
     ff8:	sub	x1, x0, x21
     ffc:	cmp	x1, x0
    1000:	b.hi	1024 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x270>  // b.pmore
    1004:	b.cs	1048 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x294>  // b.hs, b.nlast
    1008:	add	x1, x3, x1, lsl #4
    100c:	cmp	x2, x1
    1010:	b.eq	1054 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x2a0>  // b.none
    1014:	str	x1, [x23, #112]
    1018:	ldp	x23, x24, [sp, #48]
    101c:	ldp	x25, x26, [sp, #64]
    1020:	b	1038 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x284>
    1024:	neg	x1, x21
    1028:	add	x0, x23, #0x68
    102c:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1030:	ldp	x23, x24, [sp, #48]
    1034:	ldp	x25, x26, [sp, #64]
    1038:	ldp	x19, x20, [sp, #16]
    103c:	ldp	x21, x22, [sp, #32]
    1040:	ldp	x29, x30, [sp], #96
    1044:	ret
    1048:	ldp	x23, x24, [sp, #48]
    104c:	ldp	x25, x26, [sp, #64]
    1050:	b	1038 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x284>
    1054:	ldp	x23, x24, [sp, #48]
    1058:	ldp	x25, x26, [sp, #64]
    105c:	b	1038 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE+0x284>

0000000000001060 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE>:
    1060:	stp	x29, x30, [sp, #-96]!
    1064:	mov	x29, sp
    1068:	stp	x19, x20, [sp, #16]
    106c:	stp	x21, x22, [sp, #32]
    1070:	stp	x23, x24, [sp, #48]
    1074:	ldr	x19, [x0, #56]
    1078:	ldr	x23, [x0, #64]
    107c:	cmp	x19, x23
    1080:	b.eq	10b0 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x50>  // b.none
    1084:	stp	x25, x26, [sp, #64]
    1088:	str	x27, [sp, #80]
    108c:	mov	x24, x0
    1090:	mov	x21, x1
    1094:	mov	w22, #0x0                   	// #0
    1098:	adrp	x25, 0 <_ZN4llvm9DebugFlagE>
    109c:	ldr	x25, [x25]
    10a0:	add	x26, x0, #0x50
    10a4:	adrp	x27, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    10a8:	add	x27, x27, #0x0
    10ac:	b	1180 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x120>
    10b0:	mov	w22, #0x0                   	// #0
    10b4:	b	1334 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x2d4>
    10b8:	mov	x0, x20
    10bc:	bl	0 <_ZN4llvm3mca11Instruction13updatePendingEv>
    10c0:	and	w0, w0, #0xff
    10c4:	cbnz	w0, 1194 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x134>
    10c8:	add	x19, x19, #0x10
    10cc:	b	1178 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x118>
    10d0:	ldr	x0, [x19, #8]
    10d4:	ldr	w1, [x0, #796]
    10d8:	ldr	x0, [x24, #8]
    10dc:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    10e0:	ldr	w1, [x0, #8]
    10e4:	ldr	w0, [x0]
    10e8:	cmp	w1, w0
    10ec:	b.ne	11ac <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x14c>  // b.any
    10f0:	ldrb	w0, [x25]
    10f4:	cbnz	w0, 11b4 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x154>
    10f8:	ldr	w1, [x21, #8]
    10fc:	ldr	w0, [x21, #12]
    1100:	cmp	w1, w0
    1104:	b.cs	1290 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x230>  // b.hs, b.nlast
    1108:	ldr	w0, [x21, #8]
    110c:	ldr	x1, [x21]
    1110:	add	x0, x1, x0, lsl #4
    1114:	ldp	x2, x3, [x19]
    1118:	stp	x2, x3, [x0]
    111c:	ldr	w0, [x21, #8]
    1120:	mov	w1, w0
    1124:	add	x1, x1, #0x1
    1128:	ldr	w2, [x21, #12]
    112c:	cmp	x1, x2
    1130:	b.hi	12a0 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x240>  // b.pmore
    1134:	add	w0, w0, #0x1
    1138:	str	w0, [x21, #8]
    113c:	cbz	w0, 12c0 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x260>
    1140:	mov	x1, x19
    1144:	mov	x0, x26
    1148:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    114c:	str	xzr, [x19, #8]
    1150:	add	w22, w22, #0x1
    1154:	ubfiz	x1, x22, #4, #32
    1158:	sub	x1, x23, x1
    115c:	ldr	w0, [x19]
    1160:	ldr	w2, [x1]
    1164:	str	w2, [x19]
    1168:	ldr	x2, [x1, #8]
    116c:	str	x2, [x19, #8]
    1170:	str	w0, [x1]
    1174:	str	xzr, [x1, #8]
    1178:	cmp	x19, x23
    117c:	b.eq	12e0 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x280>  // b.none
    1180:	ldr	x20, [x19, #8]
    1184:	cbz	x20, 12e0 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x280>
    1188:	ldr	w0, [x20, #784]
    118c:	cmp	w0, #0x3
    1190:	b.ne	10b8 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x58>  // b.any
    1194:	ldr	x0, [x20]
    1198:	ldrb	w1, [x0, #324]
    119c:	cbnz	w1, 10d0 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x70>
    11a0:	ldrb	w0, [x0, #325]
    11a4:	cbz	w0, 10f0 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x90>
    11a8:	b	10d0 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x70>
    11ac:	add	x19, x19, #0x10
    11b0:	b	1178 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x118>
    11b4:	mov	x0, x27
    11b8:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    11bc:	and	w0, w0, #0xff
    11c0:	cbz	w0, 10f8 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x98>
    11c4:	bl	0 <_ZN4llvm4dbgsEv>
    11c8:	mov	x20, x0
    11cc:	ldr	x1, [x0, #24]
    11d0:	ldr	x0, [x0, #16]
    11d4:	sub	x0, x0, x1
    11d8:	cmp	x0, #0x19
    11dc:	b.ls	1210 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x1b0>  // b.plast
    11e0:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    11e4:	add	x0, x0, #0x0
    11e8:	ldp	x2, x3, [x0]
    11ec:	stp	x2, x3, [x1]
    11f0:	ldr	x2, [x0, #16]
    11f4:	str	x2, [x1, #16]
    11f8:	ldrh	w0, [x0, #24]
    11fc:	strh	w0, [x1, #24]
    1200:	ldr	x0, [x20, #24]
    1204:	add	x0, x0, #0x1a
    1208:	str	x0, [x20, #24]
    120c:	b	1228 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x1c8>
    1210:	mov	x2, #0x1a                  	// #26
    1214:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1218:	add	x1, x1, #0x0
    121c:	mov	x0, x20
    1220:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1224:	mov	x20, x0
    1228:	ldr	w1, [x19]
    122c:	mov	x0, x20
    1230:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1234:	ldr	x1, [x20, #24]
    1238:	ldr	x0, [x20, #16]
    123c:	sub	x0, x0, x1
    1240:	cmp	x0, #0x1b
    1244:	b.ls	1278 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x218>  // b.plast
    1248:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    124c:	add	x0, x0, #0x0
    1250:	ldp	x2, x3, [x0]
    1254:	stp	x2, x3, [x1]
    1258:	ldr	x2, [x0, #16]
    125c:	str	x2, [x1, #16]
    1260:	ldr	w0, [x0, #24]
    1264:	str	w0, [x1, #24]
    1268:	ldr	x0, [x20, #24]
    126c:	add	x0, x0, #0x1c
    1270:	str	x0, [x20, #24]
    1274:	b	10f8 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x98>
    1278:	mov	x2, #0x1c                  	// #28
    127c:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1280:	add	x1, x1, #0x0
    1284:	mov	x0, x20
    1288:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    128c:	b	10f8 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x98>
    1290:	mov	x1, #0x0                   	// #0
    1294:	mov	x0, x21
    1298:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    129c:	b	1108 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0xa8>
    12a0:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    12a4:	add	x3, x3, #0x0
    12a8:	mov	w2, #0x43                  	// #67
    12ac:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    12b0:	add	x1, x1, #0x0
    12b4:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    12b8:	add	x0, x0, #0x0
    12bc:	bl	0 <__assert_fail>
    12c0:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    12c4:	add	x3, x3, #0x0
    12c8:	mov	w2, #0xa7                  	// #167
    12cc:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    12d0:	add	x1, x1, #0x0
    12d4:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    12d8:	add	x0, x0, #0x0
    12dc:	bl	0 <__assert_fail>
    12e0:	ldr	x3, [x24, #64]
    12e4:	ldr	x4, [x24, #56]
    12e8:	sub	x0, x3, x4
    12ec:	asr	x0, x0, #4
    12f0:	mov	w1, w22
    12f4:	sub	x2, x0, x1
    12f8:	cmp	x2, x0
    12fc:	b.hi	1320 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x2c0>  // b.pmore
    1300:	b.cs	1350 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x2f0>  // b.hs, b.nlast
    1304:	add	x2, x4, x2, lsl #4
    1308:	cmp	x3, x2
    130c:	b.eq	135c <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x2fc>  // b.none
    1310:	str	x2, [x24, #64]
    1314:	ldp	x25, x26, [sp, #64]
    1318:	ldr	x27, [sp, #80]
    131c:	b	1334 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x2d4>
    1320:	neg	x1, x1
    1324:	add	x0, x24, #0x38
    1328:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    132c:	ldp	x25, x26, [sp, #64]
    1330:	ldr	x27, [sp, #80]
    1334:	cmp	w22, #0x0
    1338:	cset	w0, ne  // ne = any
    133c:	ldp	x19, x20, [sp, #16]
    1340:	ldp	x21, x22, [sp, #32]
    1344:	ldp	x23, x24, [sp, #48]
    1348:	ldp	x29, x30, [sp], #96
    134c:	ret
    1350:	ldp	x25, x26, [sp, #64]
    1354:	ldr	x27, [sp, #80]
    1358:	b	1334 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x2d4>
    135c:	ldp	x25, x26, [sp, #64]
    1360:	ldr	x27, [sp, #80]
    1364:	b	1334 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE+0x2d4>

0000000000001368 <_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_>:
    1368:	stp	x29, x30, [sp, #-64]!
    136c:	mov	x29, sp
    1370:	stp	x19, x20, [sp, #16]
    1374:	stp	x21, x22, [sp, #32]
    1378:	stp	x23, x24, [sp, #48]
    137c:	mov	x20, x0
    1380:	mov	x19, x1
    1384:	mov	x24, x2
    1388:	mov	x23, x3
    138c:	mov	x22, x4
    1390:	ldr	x0, [x0, #8]
    1394:	ldr	x1, [x0]
    1398:	ldr	x1, [x1, #56]
    139c:	blr	x1
    13a0:	mov	x1, x19
    13a4:	ldr	x0, [x20, #24]
    13a8:	bl	0 <_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE>
    13ac:	ldr	x19, [x20, #104]
    13b0:	ldr	x21, [x20, #112]
    13b4:	cmp	x19, x21
    13b8:	b.eq	13d0 <_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_+0x68>  // b.none
    13bc:	ldr	x0, [x19, #8]
    13c0:	bl	0 <_ZN4llvm3mca11Instruction10cycleEventEv>
    13c4:	add	x19, x19, #0x10
    13c8:	cmp	x21, x19
    13cc:	b.ne	13bc <_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_+0x54>  // b.any
    13d0:	mov	x1, x24
    13d4:	mov	x0, x20
    13d8:	bl	db4 <_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE>
    13dc:	ldr	x19, [x20, #56]
    13e0:	ldr	x21, [x20, #64]
    13e4:	cmp	x21, x19
    13e8:	b.eq	1400 <_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_+0x98>  // b.none
    13ec:	ldr	x0, [x19, #8]
    13f0:	bl	0 <_ZN4llvm3mca11Instruction10cycleEventEv>
    13f4:	add	x19, x19, #0x10
    13f8:	cmp	x21, x19
    13fc:	b.ne	13ec <_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_+0x84>  // b.any
    1400:	ldr	x19, [x20, #32]
    1404:	ldr	x21, [x20, #40]
    1408:	cmp	x21, x19
    140c:	b.eq	1424 <_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_+0xbc>  // b.none
    1410:	ldr	x0, [x19, #8]
    1414:	bl	0 <_ZN4llvm3mca11Instruction10cycleEventEv>
    1418:	add	x19, x19, #0x10
    141c:	cmp	x21, x19
    1420:	b.ne	1410 <_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_+0xa8>  // b.any
    1424:	mov	x1, x23
    1428:	mov	x0, x20
    142c:	bl	a98 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE>
    1430:	mov	x1, x22
    1434:	mov	x0, x20
    1438:	bl	1060 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE>
    143c:	str	wzr, [x20, #136]
    1440:	str	xzr, [x20, #128]
    1444:	ldp	x19, x20, [sp, #16]
    1448:	ldp	x21, x22, [sp, #32]
    144c:	ldp	x23, x24, [sp, #48]
    1450:	ldp	x29, x30, [sp], #64
    1454:	ret

0000000000001458 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE>:
    1458:	stp	x29, x30, [sp, #-64]!
    145c:	mov	x29, sp
    1460:	stp	x19, x20, [sp, #16]
    1464:	stp	x21, x22, [sp, #32]
    1468:	mov	x19, x0
    146c:	mov	x20, x1
    1470:	ldr	x21, [x1, #8]
    1474:	ldr	x1, [x21, #800]
    1478:	ldr	x0, [x0, #24]
    147c:	bl	0 <_ZN4llvm3mca15ResourceManager14reserveBuffersEm>
    1480:	ldr	x0, [x21]
    1484:	ldrb	w1, [x0, #324]
    1488:	cbnz	w1, 1494 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x3c>
    148c:	ldrb	w0, [x0, #325]
    1490:	cbz	w0, 1918 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x4c0>
    1494:	ldr	x0, [x19, #8]
    1498:	ldr	x1, [x0]
    149c:	ldr	x2, [x1, #24]
    14a0:	mov	x1, x20
    14a4:	blr	x2
    14a8:	str	w0, [x21, #796]
    14ac:	ldr	w22, [x21, #784]
    14b0:	cmp	w22, #0x1
    14b4:	b.eq	15bc <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x164>  // b.none
    14b8:	str	x23, [sp, #48]
    14bc:	ldr	x23, [x21]
    14c0:	ldrb	w21, [x23, #324]
    14c4:	cbz	w21, 15a8 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x150>
    14c8:	ldr	x0, [x20, #8]
    14cc:	ldr	w1, [x0, #796]
    14d0:	ldr	x0, [x19, #8]
    14d4:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    14d8:	ldr	w1, [x0, #4]
    14dc:	ldr	w2, [x0, #8]
    14e0:	add	w1, w1, w2
    14e4:	ldr	w0, [x0]
    14e8:	cmp	w0, w1
    14ec:	b.hi	15b8 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x160>  // b.pmore
    14f0:	cmp	w22, #0x2
    14f4:	b.eq	1604 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x1ac>  // b.none
    14f8:	cbz	w21, 172c <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x2d4>
    14fc:	ldr	x0, [x20, #8]
    1500:	ldr	w1, [x0, #796]
    1504:	ldr	x0, [x19, #8]
    1508:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    150c:	ldr	w1, [x0, #4]
    1510:	cbz	w1, 1528 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0xd0>
    1514:	ldr	w2, [x0, #8]
    1518:	add	w1, w1, w2
    151c:	ldr	w0, [x0]
    1520:	cmp	w1, w0
    1524:	b.eq	173c <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x2e4>  // b.none
    1528:	cmp	w22, #0x3
    152c:	b.ne	1938 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x4e0>  // b.any
    1530:	cbz	w21, 1824 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x3cc>
    1534:	ldr	x0, [x20, #8]
    1538:	ldr	w1, [x0, #796]
    153c:	ldr	x0, [x19, #8]
    1540:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1544:	ldr	w1, [x0, #8]
    1548:	ldr	w0, [x0]
    154c:	cmp	w1, w0
    1550:	b.ne	1938 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x4e0>  // b.any
    1554:	ldr	x23, [sp, #48]
    1558:	mov	x1, x20
    155c:	mov	x0, x19
    1560:	bl	4b8 <_ZNK4llvm3mca9Scheduler20mustIssueImmediatelyERKNS0_7InstRefE>
    1564:	ands	w0, w0, #0xff
    1568:	b.ne	15f4 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x19c>  // b.any
    156c:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    1570:	ldr	x0, [x0]
    1574:	ldrb	w0, [x0]
    1578:	cbnz	w0, 1834 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x3dc>
    157c:	ldr	x1, [x19, #88]
    1580:	ldr	x0, [x19, #96]
    1584:	cmp	x1, x0
    1588:	b.eq	1904 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x4ac>  // b.none
    158c:	ldp	x2, x3, [x20]
    1590:	stp	x2, x3, [x1]
    1594:	ldr	x1, [x19, #88]
    1598:	add	x1, x1, #0x10
    159c:	str	x1, [x19, #88]
    15a0:	mov	w0, #0x1                   	// #1
    15a4:	b	15f4 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x19c>
    15a8:	ldrb	w0, [x23, #325]
    15ac:	cbnz	w0, 14c8 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x70>
    15b0:	ldr	x23, [sp, #48]
    15b4:	b	1924 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x4cc>
    15b8:	ldr	x23, [sp, #48]
    15bc:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    15c0:	ldr	x0, [x0]
    15c4:	ldrb	w0, [x0]
    15c8:	cbnz	w0, 1650 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x1f8>
    15cc:	ldr	x1, [x19, #40]
    15d0:	ldr	x0, [x19, #48]
    15d4:	cmp	x1, x0
    15d8:	b.eq	1718 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x2c0>  // b.none
    15dc:	ldp	x2, x3, [x20]
    15e0:	stp	x2, x3, [x1]
    15e4:	ldr	x1, [x19, #40]
    15e8:	add	x1, x1, #0x10
    15ec:	str	x1, [x19, #40]
    15f0:	mov	w0, #0x0                   	// #0
    15f4:	ldp	x19, x20, [sp, #16]
    15f8:	ldp	x21, x22, [sp, #32]
    15fc:	ldp	x29, x30, [sp], #64
    1600:	ret
    1604:	ldr	x23, [sp, #48]
    1608:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    160c:	ldr	x0, [x0]
    1610:	ldrb	w0, [x0]
    1614:	cbnz	w0, 1744 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x2ec>
    1618:	ldr	x1, [x19, #64]
    161c:	ldr	x0, [x19, #72]
    1620:	cmp	x1, x0
    1624:	b.eq	1814 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x3bc>  // b.none
    1628:	ldp	x2, x3, [x20]
    162c:	stp	x2, x3, [x1]
    1630:	ldr	x0, [x19, #64]
    1634:	add	x0, x0, #0x10
    1638:	str	x0, [x19, #64]
    163c:	ldr	w0, [x19, #136]
    1640:	add	w0, w0, #0x1
    1644:	str	w0, [x19, #136]
    1648:	mov	w0, #0x0                   	// #0
    164c:	b	15f4 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x19c>
    1650:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1654:	add	x0, x0, #0x0
    1658:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    165c:	and	w0, w0, #0xff
    1660:	cbz	w0, 15cc <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x174>
    1664:	bl	0 <_ZN4llvm4dbgsEv>
    1668:	mov	x21, x0
    166c:	ldr	x1, [x0, #24]
    1670:	ldr	x0, [x0, #16]
    1674:	sub	x0, x0, x1
    1678:	cmp	x0, #0x13
    167c:	b.ls	16a8 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x250>  // b.plast
    1680:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1684:	add	x0, x0, #0x0
    1688:	ldp	x2, x3, [x0]
    168c:	stp	x2, x3, [x1]
    1690:	ldr	w0, [x0, #16]
    1694:	str	w0, [x1, #16]
    1698:	ldr	x0, [x21, #24]
    169c:	add	x0, x0, #0x14
    16a0:	str	x0, [x21, #24]
    16a4:	b	16c0 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x268>
    16a8:	mov	x2, #0x14                  	// #20
    16ac:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    16b0:	add	x1, x1, #0x0
    16b4:	mov	x0, x21
    16b8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    16bc:	mov	x21, x0
    16c0:	ldr	w1, [x20]
    16c4:	mov	x0, x21
    16c8:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    16cc:	ldr	x1, [x21, #24]
    16d0:	ldr	x0, [x21, #16]
    16d4:	sub	x0, x0, x1
    16d8:	cmp	x0, #0xf
    16dc:	b.ls	1700 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x2a8>  // b.plast
    16e0:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    16e4:	add	x0, x0, #0x0
    16e8:	ldp	x2, x3, [x0]
    16ec:	stp	x2, x3, [x1]
    16f0:	ldr	x0, [x21, #24]
    16f4:	add	x0, x0, #0x10
    16f8:	str	x0, [x21, #24]
    16fc:	b	15cc <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x174>
    1700:	mov	x2, #0x10                  	// #16
    1704:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1708:	add	x1, x1, #0x0
    170c:	mov	x0, x21
    1710:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1714:	b	15cc <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x174>
    1718:	mov	x2, x20
    171c:	add	x0, x19, #0x20
    1720:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1724:	mov	w0, #0x0                   	// #0
    1728:	b	15f4 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x19c>
    172c:	ldrb	w0, [x23, #325]
    1730:	cbnz	w0, 14fc <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0xa4>
    1734:	ldr	x23, [sp, #48]
    1738:	b	192c <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x4d4>
    173c:	ldr	x23, [sp, #48]
    1740:	b	1608 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x1b0>
    1744:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1748:	add	x0, x0, #0x0
    174c:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    1750:	and	w0, w0, #0xff
    1754:	cbz	w0, 1618 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x1c0>
    1758:	bl	0 <_ZN4llvm4dbgsEv>
    175c:	mov	x21, x0
    1760:	ldr	x1, [x0, #24]
    1764:	ldr	x0, [x0, #16]
    1768:	sub	x0, x0, x1
    176c:	cmp	x0, #0x13
    1770:	b.ls	179c <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x344>  // b.plast
    1774:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1778:	add	x0, x0, #0x0
    177c:	ldp	x2, x3, [x0]
    1780:	stp	x2, x3, [x1]
    1784:	ldr	w0, [x0, #16]
    1788:	str	w0, [x1, #16]
    178c:	ldr	x0, [x21, #24]
    1790:	add	x0, x0, #0x14
    1794:	str	x0, [x21, #24]
    1798:	b	17b4 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x35c>
    179c:	mov	x2, #0x14                  	// #20
    17a0:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    17a4:	add	x1, x1, #0x0
    17a8:	mov	x0, x21
    17ac:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    17b0:	mov	x21, x0
    17b4:	ldr	w1, [x20]
    17b8:	mov	x0, x21
    17bc:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    17c0:	ldr	x1, [x21, #24]
    17c4:	ldr	x0, [x21, #16]
    17c8:	sub	x0, x0, x1
    17cc:	cmp	x0, #0x12
    17d0:	b.ls	17fc <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x3a4>  // b.plast
    17d4:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    17d8:	add	x0, x0, #0x0
    17dc:	ldp	x2, x3, [x0]
    17e0:	stp	x2, x3, [x1]
    17e4:	ldur	w0, [x0, #15]
    17e8:	stur	w0, [x1, #15]
    17ec:	ldr	x0, [x21, #24]
    17f0:	add	x0, x0, #0x13
    17f4:	str	x0, [x21, #24]
    17f8:	b	1618 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x1c0>
    17fc:	mov	x2, #0x13                  	// #19
    1800:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1804:	add	x1, x1, #0x0
    1808:	mov	x0, x21
    180c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1810:	b	1618 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x1c0>
    1814:	mov	x2, x20
    1818:	add	x0, x19, #0x38
    181c:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1820:	b	163c <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x1e4>
    1824:	ldrb	w0, [x23, #325]
    1828:	cbnz	w0, 1534 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0xdc>
    182c:	ldr	x23, [sp, #48]
    1830:	b	1558 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x100>
    1834:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1838:	add	x0, x0, #0x0
    183c:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    1840:	and	w0, w0, #0xff
    1844:	cbz	w0, 157c <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x124>
    1848:	bl	0 <_ZN4llvm4dbgsEv>
    184c:	mov	x21, x0
    1850:	ldr	x1, [x0, #24]
    1854:	ldr	x0, [x0, #16]
    1858:	sub	x0, x0, x1
    185c:	cmp	x0, #0x13
    1860:	b.ls	188c <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x434>  // b.plast
    1864:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1868:	add	x0, x0, #0x0
    186c:	ldp	x2, x3, [x0]
    1870:	stp	x2, x3, [x1]
    1874:	ldr	w0, [x0, #16]
    1878:	str	w0, [x1, #16]
    187c:	ldr	x0, [x21, #24]
    1880:	add	x0, x0, #0x14
    1884:	str	x0, [x21, #24]
    1888:	b	18a4 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x44c>
    188c:	mov	x2, #0x14                  	// #20
    1890:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1894:	add	x1, x1, #0x0
    1898:	mov	x0, x21
    189c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    18a0:	mov	x21, x0
    18a4:	ldr	w1, [x20]
    18a8:	mov	x0, x21
    18ac:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    18b0:	ldr	x1, [x21, #24]
    18b4:	ldr	x0, [x21, #16]
    18b8:	sub	x0, x0, x1
    18bc:	cmp	x0, #0x10
    18c0:	b.ls	18ec <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x494>  // b.plast
    18c4:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    18c8:	add	x0, x0, #0x0
    18cc:	ldp	x2, x3, [x0]
    18d0:	stp	x2, x3, [x1]
    18d4:	ldrb	w0, [x0, #16]
    18d8:	strb	w0, [x1, #16]
    18dc:	ldr	x0, [x21, #24]
    18e0:	add	x0, x0, #0x11
    18e4:	str	x0, [x21, #24]
    18e8:	b	157c <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x124>
    18ec:	mov	x2, #0x11                  	// #17
    18f0:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    18f4:	add	x1, x1, #0x0
    18f8:	mov	x0, x21
    18fc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1900:	b	157c <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x124>
    1904:	mov	x2, x20
    1908:	add	x0, x19, #0x50
    190c:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1910:	mov	w0, #0x1                   	// #1
    1914:	b	15f4 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x19c>
    1918:	ldr	w22, [x21, #784]
    191c:	cmp	w22, #0x1
    1920:	b.eq	15bc <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x164>  // b.none
    1924:	cmp	w22, #0x2
    1928:	b.eq	1608 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x1b0>  // b.none
    192c:	cmp	w22, #0x3
    1930:	b.eq	1558 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE+0x100>  // b.none
    1934:	str	x23, [sp, #48]
    1938:	adrp	x3, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    193c:	add	x3, x3, #0x0
    1940:	mov	w2, #0x142                 	// #322
    1944:	adrp	x1, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1948:	add	x1, x1, #0x0
    194c:	adrp	x0, 0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    1950:	add	x0, x0, #0x0
    1954:	bl	0 <__assert_fail>

0000000000001958 <_ZN4llvm3mca9Scheduler16issueInstructionERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEERNS4_IS2_EESC_>:
    1958:	stp	x29, x30, [sp, #-80]!
    195c:	mov	x29, sp
    1960:	stp	x19, x20, [sp, #16]
    1964:	stp	x21, x22, [sp, #32]
    1968:	stp	x23, x24, [sp, #48]
    196c:	str	x25, [sp, #64]
    1970:	mov	x20, x0
    1974:	mov	x22, x1
    1978:	mov	x23, x2
    197c:	mov	x24, x3
    1980:	mov	x25, x4
    1984:	ldr	x21, [x1, #8]
    1988:	ldr	x0, [x21, #16]
    198c:	ldr	w19, [x21, #24]
    1990:	add	x19, x19, x19, lsl #4
    1994:	add	x19, x0, x19, lsl #3
    1998:	mov	w3, #0x0                   	// #0
    199c:	mov	w2, #0x0                   	// #0
    19a0:	mov	x1, x19
    19a4:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    19a8:	cmp	x19, x0
    19ac:	cset	w19, ne  // ne = any
    19b0:	ldr	x0, [x21]
    19b4:	ldrb	w1, [x0, #324]
    19b8:	cbnz	w1, 19c4 <_ZN4llvm3mca9Scheduler16issueInstructionERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEERNS4_IS2_EESC_+0x6c>
    19bc:	ldrb	w5, [x0, #325]
    19c0:	cbz	w5, 19f0 <_ZN4llvm3mca9Scheduler16issueInstructionERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEERNS4_IS2_EESC_+0x98>
    19c4:	ldr	w1, [x21, #796]
    19c8:	ldr	x0, [x20, #8]
    19cc:	bl	0 <_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE>
    19d0:	ldr	w2, [x0, #12]
    19d4:	ldr	w1, [x0, #20]
    19d8:	mov	w5, #0x0                   	// #0
    19dc:	cmp	w2, w1
    19e0:	b.eq	19f0 <_ZN4llvm3mca9Scheduler16issueInstructionERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEERNS4_IS2_EESC_+0x98>  // b.none
    19e4:	ldr	w0, [x0, #32]
    19e8:	cmp	w0, #0x0
    19ec:	cset	w5, ne  // ne = any
    19f0:	orr	w19, w5, w19
    19f4:	ldr	x1, [x21, #800]
    19f8:	ldr	x0, [x20, #24]
    19fc:	bl	0 <_ZN4llvm3mca15ResourceManager14releaseBuffersEm>
    1a00:	mov	x2, x23
    1a04:	mov	x1, x22
    1a08:	mov	x0, x20
    1a0c:	bl	4dc <_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE>
    1a10:	cbnz	w19, 1a2c <_ZN4llvm3mca9Scheduler16issueInstructionERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEERNS4_IS2_EESC_+0xd4>
    1a14:	ldp	x19, x20, [sp, #16]
    1a18:	ldp	x21, x22, [sp, #32]
    1a1c:	ldp	x23, x24, [sp, #48]
    1a20:	ldr	x25, [sp, #64]
    1a24:	ldp	x29, x30, [sp], #80
    1a28:	ret
    1a2c:	mov	x1, x24
    1a30:	mov	x0, x20
    1a34:	bl	a98 <_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE>
    1a38:	and	w0, w0, #0xff
    1a3c:	cbz	w0, 1a14 <_ZN4llvm3mca9Scheduler16issueInstructionERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEERNS4_IS2_EESC_+0xbc>
    1a40:	mov	x1, x25
    1a44:	mov	x0, x20
    1a48:	bl	1060 <_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE>
    1a4c:	b	1a14 <_ZN4llvm3mca9Scheduler16issueInstructionERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEERNS4_IS2_EESC_+0xbc>

Disassembly of section .text._ZNK4llvm3mca24DefaultSchedulerStrategy7compareERKNS0_7InstRefES4_:

0000000000000000 <_ZNK4llvm3mca24DefaultSchedulerStrategy7compareERKNS0_7InstRefES4_>:
   0:	ldr	w6, [x1]
   4:	ldr	x1, [x1, #8]
   8:	ldr	x0, [x1, #16]
   c:	ldr	w5, [x1, #24]
  10:	add	x5, x5, x5, lsl #4
  14:	add	x5, x0, x5, lsl #3
  18:	cmp	x0, x5
  1c:	b.eq	a0 <_ZNK4llvm3mca24DefaultSchedulerStrategy7compareERKNS0_7InstRefES4_+0xa0>  // b.none
  20:	mov	w3, #0x0                   	// #0
  24:	ldr	w1, [x0, #64]
  28:	ldr	x4, [x0, #32]
  2c:	cmp	x4, #0x0
  30:	cinc	w1, w1, ne  // ne = any
  34:	add	w3, w3, w1
  38:	add	x0, x0, #0x88
  3c:	cmp	x5, x0
  40:	b.ne	24 <_ZNK4llvm3mca24DefaultSchedulerStrategy7compareERKNS0_7InstRefES4_+0x24>  // b.any
  44:	sub	w3, w6, w3
  48:	ldr	w7, [x2]
  4c:	ldr	x1, [x2, #8]
  50:	ldr	x0, [x1, #16]
  54:	ldr	w5, [x1, #24]
  58:	add	x5, x5, x5, lsl #4
  5c:	add	x5, x0, x5, lsl #3
  60:	cmp	x0, x5
  64:	b.eq	a8 <_ZNK4llvm3mca24DefaultSchedulerStrategy7compareERKNS0_7InstRefES4_+0xa8>  // b.none
  68:	mov	w2, #0x0                   	// #0
  6c:	ldr	w1, [x0, #64]
  70:	ldr	x4, [x0, #32]
  74:	cmp	x4, #0x0
  78:	cinc	w1, w1, ne  // ne = any
  7c:	add	w2, w2, w1
  80:	add	x0, x0, #0x88
  84:	cmp	x5, x0
  88:	b.ne	6c <_ZNK4llvm3mca24DefaultSchedulerStrategy7compareERKNS0_7InstRefES4_+0x6c>  // b.any
  8c:	sub	w2, w7, w2
  90:	cmp	w2, w3
  94:	cset	w0, gt
  98:	b.eq	b0 <_ZNK4llvm3mca24DefaultSchedulerStrategy7compareERKNS0_7InstRefES4_+0xb0>  // b.none
  9c:	ret
  a0:	mov	w3, #0x0                   	// #0
  a4:	b	44 <_ZNK4llvm3mca24DefaultSchedulerStrategy7compareERKNS0_7InstRefES4_+0x44>
  a8:	mov	w2, #0x0                   	// #0
  ac:	b	8c <_ZNK4llvm3mca24DefaultSchedulerStrategy7compareERKNS0_7InstRefES4_+0x8c>
  b0:	cmp	w7, w6
  b4:	cset	w0, hi  // hi = pmore
  b8:	b	9c <_ZNK4llvm3mca24DefaultSchedulerStrategy7compareERKNS0_7InstRefES4_+0x9c>

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	bl	0 <malloc>
  14:	mov	x19, x0
  18:	cbz	x0, 2c <_ZN4llvm11safe_mallocEm+0x2c>
  1c:	mov	x0, x19
  20:	ldp	x19, x20, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret
  2c:	cbnz	x20, 40 <_ZN4llvm11safe_mallocEm+0x40>
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	mov	x19, x0
  3c:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>
  40:	mov	w1, #0x1                   	// #1
  44:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>

Disassembly of section .text._ZNK4llvm3mca10LSUnitBase8getGroupEj:

0000000000000000 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cbnz	w1, 2c <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x2c>
   c:	adrp	x3, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
  10:	add	x3, x3, #0x0
  14:	mov	w2, #0x117                 	// #279
  18:	adrp	x1, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
  1c:	add	x1, x1, #0x0
  20:	adrp	x0, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
  24:	add	x0, x0, #0x0
  28:	bl	0 <__assert_fail>
  2c:	ldr	x4, [x0, #40]
  30:	ldr	w2, [x0, #56]
  34:	cbz	w2, 120 <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x120>
  38:	cmn	w1, #0x3
  3c:	b.hi	f0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0xf0>  // b.pmore
  40:	sub	w6, w2, #0x1
  44:	mov	w3, #0x25                  	// #37
  48:	mul	w3, w1, w3
  4c:	and	w7, w3, w6
  50:	and	w3, w3, w6
  54:	lsl	x3, x3, #4
  58:	add	x5, x4, x3
  5c:	ldr	w3, [x4, x3]
  60:	cmp	w3, w1
  64:	b.ne	110 <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x110>  // b.any
  68:	add	x3, x0, #0x20
  6c:	ldr	x7, [x0, #32]
  70:	ubfiz	x6, x2, #4, #32
  74:	add	x6, x4, x6
  78:	cbz	x5, 9c <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x9c>
  7c:	ldr	x8, [x3]
  80:	cmp	x8, x7
  84:	b.ne	174 <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x174>  // b.any
  88:	add	x7, x0, #0x20
  8c:	cmp	x3, x7
  90:	b.ne	194 <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x194>  // b.any
  94:	cmp	x6, x5
  98:	b.eq	c <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0xc>  // b.none
  9c:	cbz	w2, 1e4 <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x1e4>
  a0:	cmn	w1, #0x3
  a4:	b.hi	1b4 <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x1b4>  // b.pmore
  a8:	sub	w3, w2, #0x1
  ac:	mov	w2, #0x25                  	// #37
  b0:	mul	w2, w1, w2
  b4:	and	w7, w2, w3
  b8:	and	w2, w2, w3
  bc:	lsl	x2, x2, #4
  c0:	add	x5, x4, x2
  c4:	ldr	w2, [x4, x2]
  c8:	cmp	w2, w1
  cc:	b.ne	1d4 <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x1d4>  // b.any
  d0:	add	x1, x0, #0x20
  d4:	ldr	x0, [x0, #32]
  d8:	ldr	x1, [x1]
  dc:	cmp	x1, x0
  e0:	b.ne	22c <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x22c>  // b.any
  e4:	ldr	x0, [x5, #8]
  e8:	ldp	x29, x30, [sp], #16
  ec:	ret
  f0:	adrp	x3, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
  f4:	add	x3, x3, #0x0
  f8:	mov	w2, #0x250                 	// #592
  fc:	adrp	x1, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
 100:	add	x1, x1, #0x0
 104:	adrp	x0, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
 108:	add	x0, x0, #0x0
 10c:	bl	0 <__assert_fail>
 110:	mov	w8, #0x1                   	// #1
 114:	mov	x9, #0x0                   	// #0
 118:	cmn	w3, #0x1
 11c:	b.ne	13c <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x13c>  // b.any
 120:	ubfiz	x5, x2, #4, #32
 124:	add	x5, x4, x5
 128:	add	x3, x0, #0x20
 12c:	ldr	x7, [x0, #32]
 130:	mov	x6, x5
 134:	cbnz	x5, 7c <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x7c>
 138:	b	94 <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x94>
 13c:	cmp	x9, #0x0
 140:	ccmn	w3, #0x2, #0x0, eq  // eq = none
 144:	csel	x9, x9, x5, ne  // ne = any
 148:	add	w10, w8, #0x1
 14c:	add	w8, w7, w8
 150:	and	w7, w6, w8
 154:	and	w8, w6, w8
 158:	lsl	x3, x8, #4
 15c:	add	x5, x4, x3
 160:	ldr	w3, [x4, x3]
 164:	cmp	w3, w1
 168:	b.eq	68 <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x68>  // b.none
 16c:	mov	w8, w10
 170:	b	118 <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x118>
 174:	adrp	x3, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
 178:	add	x3, x3, #0x0
 17c:	mov	w2, #0x4c7                 	// #1223
 180:	adrp	x1, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
 184:	add	x1, x1, #0x0
 188:	adrp	x0, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
 18c:	add	x0, x0, #0x0
 190:	bl	0 <__assert_fail>
 194:	adrp	x3, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
 198:	add	x3, x3, #0x0
 19c:	mov	w2, #0x4c9                 	// #1225
 1a0:	adrp	x1, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
 1a4:	add	x1, x1, #0x0
 1a8:	adrp	x0, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
 1ac:	add	x0, x0, #0x0
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x3, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
 1b8:	add	x3, x3, #0x0
 1bc:	mov	w2, #0x250                 	// #592
 1c0:	adrp	x1, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
 1c4:	add	x1, x1, #0x0
 1c8:	adrp	x0, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
 1cc:	add	x0, x0, #0x0
 1d0:	bl	0 <__assert_fail>
 1d4:	mov	w8, #0x1                   	// #1
 1d8:	mov	x9, #0x0                   	// #0
 1dc:	cmn	w2, #0x1
 1e0:	b.ne	1f4 <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x1f4>  // b.any
 1e4:	add	x1, x0, #0x20
 1e8:	ldr	x0, [x0, #32]
 1ec:	mov	x5, x6
 1f0:	b	d8 <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0xd8>
 1f4:	cmp	x9, #0x0
 1f8:	ccmn	w2, #0x2, #0x0, eq  // eq = none
 1fc:	csel	x9, x9, x5, ne  // ne = any
 200:	add	w10, w8, #0x1
 204:	add	w8, w7, w8
 208:	and	w7, w3, w8
 20c:	and	w8, w3, w8
 210:	lsl	x2, x8, #4
 214:	add	x5, x4, x2
 218:	ldr	w2, [x4, x2]
 21c:	cmp	w2, w1
 220:	b.eq	d0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0xd0>  // b.none
 224:	mov	w8, w10
 228:	b	1dc <_ZNK4llvm3mca10LSUnitBase8getGroupEj+0x1dc>
 22c:	adrp	x3, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
 230:	add	x3, x3, #0x0
 234:	mov	w2, #0x4b9                 	// #1209
 238:	adrp	x1, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
 23c:	add	x1, x1, #0x0
 240:	adrp	x0, 0 <_ZNK4llvm3mca10LSUnitBase8getGroupEj>
 244:	add	x0, x0, #0x0
 248:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x22, x0
  20:	mov	x26, x2
  24:	ldr	x19, [x0, #8]
  28:	ldr	x23, [x0]
  2c:	sub	x0, x19, x23
  30:	mov	x2, #0x7ffffffffffffff     	// #576460752303423487
  34:	cmp	x2, x0, asr #4
  38:	b.eq	114 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x114>  // b.none
  3c:	mov	x20, x1
  40:	mov	x25, x1
  44:	asr	x1, x0, #4
  48:	cmp	x1, #0x0
  4c:	csinc	x0, x1, xzr, ne  // ne = any
  50:	adds	x0, x0, x1
  54:	b.cs	128 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x128>  // b.hs, b.nlast
  58:	mov	x24, #0x7ffffffffffffff     	// #576460752303423487
  5c:	cmp	x0, x24
  60:	csel	x24, x0, x24, ls  // ls = plast
  64:	sub	x27, x20, x23
  68:	mov	x21, #0x0                   	// #0
  6c:	cbz	x0, 7c <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x7c>
  70:	lsl	x0, x24, #4
  74:	bl	0 <_Znwm>
  78:	mov	x21, x0
  7c:	add	x27, x21, x27
  80:	ldp	x0, x1, [x26]
  84:	stp	x0, x1, [x27]
  88:	cmp	x20, x23
  8c:	b.eq	120 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x120>  // b.none
  90:	mov	x3, x21
  94:	mov	x2, x23
  98:	ldp	x0, x1, [x2], #16
  9c:	stp	x0, x1, [x3], #16
  a0:	cmp	x25, x2
  a4:	b.ne	98 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x98>  // b.any
  a8:	sub	x25, x20, x23
  ac:	add	x25, x21, x25
  b0:	add	x25, x25, #0x10
  b4:	cmp	x20, x19
  b8:	b.eq	dc <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xdc>  // b.none
  bc:	mov	x2, x20
  c0:	mov	x3, x25
  c4:	ldp	x0, x1, [x2], #16
  c8:	stp	x0, x1, [x3], #16
  cc:	cmp	x2, x19
  d0:	b.ne	c4 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xc4>  // b.any
  d4:	sub	x19, x19, x20
  d8:	add	x25, x25, x19
  dc:	cbz	x23, e8 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xe8>
  e0:	mov	x0, x23
  e4:	bl	0 <_ZdlPv>
  e8:	str	x21, [x22]
  ec:	str	x25, [x22, #8]
  f0:	add	x21, x21, x24, lsl #4
  f4:	str	x21, [x22, #16]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x23, x24, [sp, #48]
 104:	ldp	x25, x26, [sp, #64]
 108:	ldr	x27, [sp, #80]
 10c:	ldp	x29, x30, [sp], #96
 110:	ret
 114:	adrp	x0, 0 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 118:	add	x0, x0, #0x0
 11c:	bl	0 <_ZSt20__throw_length_errorPKc>
 120:	mov	x25, x21
 124:	b	b0 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xb0>
 128:	sub	x27, x20, x23
 12c:	mov	x24, #0x7ffffffffffffff     	// #576460752303423487
 130:	b	70 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x70>

Disassembly of section .text._ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE12emplace_backIJRS2_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE12emplace_backIJRS2_EEEvDpOT_>:
   0:	ldr	x3, [x0, #8]
   4:	ldr	x2, [x0, #16]
   8:	cmp	x3, x2
   c:	b.eq	28 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE12emplace_backIJRS2_EEEvDpOT_+0x28>  // b.none
  10:	ldp	x4, x5, [x1]
  14:	stp	x4, x5, [x3]
  18:	ldr	x1, [x0, #8]
  1c:	add	x1, x1, #0x10
  20:	str	x1, [x0, #8]
  24:	ret
  28:	stp	x29, x30, [sp, #-16]!
  2c:	mov	x29, sp
  30:	mov	x2, x1
  34:	mov	x1, x3
  38:	bl	0 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE12emplace_backIJRS2_EEEvDpOT_>
  3c:	ldp	x29, x30, [sp], #16
  40:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	str	x1, [sp, #56]
  18:	mov	x20, x1
  1c:	mov	x0, #0xffffffff            	// #4294967295
  20:	cmp	x1, x0
  24:	b.hi	f4 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0xf4>  // b.pmore
  28:	ldr	w2, [x19, #12]
  2c:	add	x2, x2, #0x2
  30:	orr	x2, x2, x2, lsr #1
  34:	orr	x2, x2, x2, lsr #2
  38:	orr	x2, x2, x2, lsr #4
  3c:	orr	x2, x2, x2, lsr #8
  40:	orr	x0, x2, x2, lsr #16
  44:	orr	x2, x0, x2, lsr #32
  48:	add	x2, x2, #0x1
  4c:	str	x2, [sp, #64]
  50:	cmp	x20, x2
  54:	add	x0, sp, #0x40
  58:	add	x1, sp, #0x38
  5c:	csel	x0, x0, x1, ls  // ls = plast
  60:	mov	x1, #0xffffffff            	// #4294967295
  64:	str	x1, [sp, #72]
  68:	ldr	x2, [x0]
  6c:	cmp	x2, x1
  70:	add	x1, sp, #0x48
  74:	csel	x0, x1, x0, hi  // hi = pmore
  78:	ldr	x21, [x0]
  7c:	lsl	x22, x21, #4
  80:	mov	x0, x22
  84:	bl	0 <malloc>
  88:	mov	x20, x0
  8c:	cbz	x0, 108 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0x108>
  90:	ldr	x6, [x19]
  94:	ldr	w1, [x19, #8]
  98:	add	x1, x6, x1, lsl #4
  9c:	cmp	x1, x6
  a0:	b.eq	c8 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0xc8>  // b.none
  a4:	mov	x2, x6
  a8:	mov	x3, x20
  ac:	ldp	x4, x5, [x2], #16
  b0:	stp	x4, x5, [x3], #16
  b4:	cmp	x1, x2
  b8:	b.ne	ac <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0xac>  // b.any
  bc:	sub	x1, x1, #0x10
  c0:	cmp	x1, x6
  c4:	b.ne	bc <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0xbc>  // b.any
  c8:	mov	x1, x19
  cc:	ldr	x0, [x1], #16
  d0:	cmp	x0, x1
  d4:	b.eq	dc <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0xdc>  // b.none
  d8:	bl	0 <free>
  dc:	str	x20, [x19]
  e0:	str	w21, [x19, #12]
  e4:	ldp	x19, x20, [sp, #16]
  e8:	ldp	x21, x22, [sp, #32]
  ec:	ldp	x29, x30, [sp], #80
  f0:	ret
  f4:	mov	w1, #0x1                   	// #1
  f8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm>
  fc:	add	x0, x0, #0x0
 100:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 104:	b	28 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0x28>
 108:	cbnz	x22, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0x11c>
 10c:	mov	x0, #0x1                   	// #1
 110:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm>
 114:	mov	x20, x0
 118:	b	90 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0x90>
 11c:	mov	w1, #0x1                   	// #1
 120:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm>
 124:	add	x0, x0, #0x0
 128:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 12c:	b	90 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0x90>

Disassembly of section .text._ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_default_appendEm:

0000000000000000 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_default_appendEm>:
   0:	cbz	x1, 128 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_default_appendEm+0x128>
   4:	stp	x29, x30, [sp, #-64]!
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x0
  18:	mov	x20, x1
  1c:	ldr	x0, [x0, #8]
  20:	ldr	x2, [x21]
  24:	sub	x19, x0, x2
  28:	asr	x22, x19, #4
  2c:	mov	x1, #0x7ffffffffffffff     	// #576460752303423487
  30:	sub	x2, x1, x22
  34:	ldr	x1, [x21, #16]
  38:	sub	x1, x1, x0
  3c:	cmp	x20, x1, asr #4
  40:	b.hi	78 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_default_appendEm+0x78>  // b.pmore
  44:	mov	x2, x0
  48:	mov	x3, x20
  4c:	str	wzr, [x2]
  50:	str	xzr, [x2, #8]
  54:	add	x2, x2, #0x10
  58:	subs	x3, x3, #0x1
  5c:	b.ne	4c <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_default_appendEm+0x4c>  // b.any
  60:	add	x20, x0, x20, lsl #4
  64:	str	x20, [x21, #8]
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #64
  74:	ret
  78:	stp	x23, x24, [sp, #48]
  7c:	cmp	x2, x20
  80:	b.cc	11c <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_default_appendEm+0x11c>  // b.lo, b.ul, b.last
  84:	cmp	x22, x20
  88:	csel	x0, x22, x20, cs  // cs = hs, nlast
  8c:	mov	x24, #0x7ffffffffffffff     	// #576460752303423487
  90:	adds	x0, x0, x22
  94:	b.cs	a0 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_default_appendEm+0xa0>  // b.hs, b.nlast
  98:	cmp	x0, x24
  9c:	csel	x24, x0, x24, ls  // ls = plast
  a0:	lsl	x24, x24, #4
  a4:	mov	x0, x24
  a8:	bl	0 <_Znwm>
  ac:	mov	x23, x0
  b0:	add	x2, x0, x19
  b4:	mov	x1, x20
  b8:	str	wzr, [x2]
  bc:	str	xzr, [x2, #8]
  c0:	add	x2, x2, #0x10
  c4:	subs	x1, x1, #0x1
  c8:	b.ne	b8 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_default_appendEm+0xb8>  // b.any
  cc:	ldr	x1, [x21]
  d0:	ldr	x0, [x21, #8]
  d4:	cmp	x1, x0
  d8:	b.eq	f0 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_default_appendEm+0xf0>  // b.none
  dc:	mov	x2, x23
  e0:	ldp	x4, x5, [x1], #16
  e4:	stp	x4, x5, [x2], #16
  e8:	cmp	x0, x1
  ec:	b.ne	e0 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_default_appendEm+0xe0>  // b.any
  f0:	ldr	x0, [x21]
  f4:	cbz	x0, fc <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_default_appendEm+0xfc>
  f8:	bl	0 <_ZdlPv>
  fc:	str	x23, [x21]
 100:	add	x20, x22, x20
 104:	add	x20, x23, x20, lsl #4
 108:	str	x20, [x21, #8]
 10c:	add	x23, x23, x24
 110:	str	x23, [x21, #16]
 114:	ldp	x23, x24, [sp, #48]
 118:	b	68 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_default_appendEm+0x68>
 11c:	adrp	x0, 0 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_default_appendEm>
 120:	add	x0, x0, #0x0
 124:	bl	0 <_ZSt20__throw_length_errorPKc>
 128:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x22, x0
  20:	mov	x26, x2
  24:	ldr	x19, [x0, #8]
  28:	ldr	x23, [x0]
  2c:	sub	x0, x19, x23
  30:	mov	x2, #0x7ffffffffffffff     	// #576460752303423487
  34:	cmp	x2, x0, asr #4
  38:	b.eq	114 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x114>  // b.none
  3c:	mov	x20, x1
  40:	mov	x25, x1
  44:	asr	x1, x0, #4
  48:	cmp	x1, #0x0
  4c:	csinc	x0, x1, xzr, ne  // ne = any
  50:	adds	x0, x0, x1
  54:	b.cs	128 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x128>  // b.hs, b.nlast
  58:	mov	x24, #0x7ffffffffffffff     	// #576460752303423487
  5c:	cmp	x0, x24
  60:	csel	x24, x0, x24, ls  // ls = plast
  64:	sub	x27, x20, x23
  68:	mov	x21, #0x0                   	// #0
  6c:	cbz	x0, 7c <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x7c>
  70:	lsl	x0, x24, #4
  74:	bl	0 <_Znwm>
  78:	mov	x21, x0
  7c:	add	x27, x21, x27
  80:	ldp	x0, x1, [x26]
  84:	stp	x0, x1, [x27]
  88:	cmp	x20, x23
  8c:	b.eq	120 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x120>  // b.none
  90:	mov	x3, x21
  94:	mov	x2, x23
  98:	ldp	x0, x1, [x2], #16
  9c:	stp	x0, x1, [x3], #16
  a0:	cmp	x25, x2
  a4:	b.ne	98 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x98>  // b.any
  a8:	sub	x25, x20, x23
  ac:	add	x25, x21, x25
  b0:	add	x25, x25, #0x10
  b4:	cmp	x20, x19
  b8:	b.eq	dc <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xdc>  // b.none
  bc:	mov	x2, x20
  c0:	mov	x3, x25
  c4:	ldp	x0, x1, [x2], #16
  c8:	stp	x0, x1, [x3], #16
  cc:	cmp	x2, x19
  d0:	b.ne	c4 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xc4>  // b.any
  d4:	sub	x19, x19, x20
  d8:	add	x25, x25, x19
  dc:	cbz	x23, e8 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xe8>
  e0:	mov	x0, x23
  e4:	bl	0 <_ZdlPv>
  e8:	str	x21, [x22]
  ec:	str	x25, [x22, #8]
  f0:	add	x21, x21, x24, lsl #4
  f4:	str	x21, [x22, #16]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x23, x24, [sp, #48]
 104:	ldp	x25, x26, [sp, #64]
 108:	ldr	x27, [sp, #80]
 10c:	ldp	x29, x30, [sp], #96
 110:	ret
 114:	adrp	x0, 0 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 118:	add	x0, x0, #0x0
 11c:	bl	0 <_ZSt20__throw_length_errorPKc>
 120:	mov	x25, x21
 124:	b	b0 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xb0>
 128:	sub	x27, x20, x23
 12c:	mov	x24, #0x7ffffffffffffff     	// #576460752303423487
 130:	b	70 <_ZNSt6vectorIN4llvm3mca7InstRefESaIS2_EE17_M_realloc_insertIJRKS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x70>

Disassembly of section .text._ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag>:
   0:	mov	x2, x0
   4:	sub	x0, x1, x0
   8:	asr	x0, x0, #3
   c:	mov	x3, #0xf0f0f0f0f0f0f0f0    	// #-1085102592571150096
  10:	movk	x3, #0xf0f1
  14:	mul	x0, x0, x3
  18:	asr	x4, x0, #2
  1c:	cmp	xzr, x0, asr #2
  20:	b.ge	88 <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0x88>  // b.tcont
  24:	add	x4, x4, x4, lsl #4
  28:	add	x4, x2, x4, lsl #5
  2c:	ldr	w0, [x2, #64]
  30:	ldr	x3, [x2, #32]
  34:	cmp	x3, #0x0
  38:	cinc	w0, w0, ne  // ne = any
  3c:	cbnz	w0, 118 <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0x118>
  40:	ldr	w0, [x2, #200]
  44:	ldr	x3, [x2, #168]
  48:	cmp	x3, #0x0
  4c:	cinc	w0, w0, ne  // ne = any
  50:	cbnz	w0, ac <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0xac>
  54:	ldr	w0, [x2, #336]
  58:	ldr	x3, [x2, #304]
  5c:	cmp	x3, #0x0
  60:	cinc	w0, w0, ne  // ne = any
  64:	cbnz	w0, b4 <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0xb4>
  68:	ldr	w0, [x2, #472]
  6c:	ldr	x3, [x2, #440]
  70:	cmp	x3, #0x0
  74:	cinc	w0, w0, ne  // ne = any
  78:	cbnz	w0, bc <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0xbc>
  7c:	add	x2, x2, #0x220
  80:	cmp	x2, x4
  84:	b.ne	2c <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0x2c>  // b.any
  88:	sub	x0, x1, x2
  8c:	cmp	x0, #0x110
  90:	b.eq	e0 <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0xe0>  // b.none
  94:	cmp	x0, #0x198
  98:	b.eq	c4 <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0xc4>  // b.none
  9c:	cmp	x0, #0x88
  a0:	b.eq	fc <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0xfc>  // b.none
  a4:	mov	x0, x1
  a8:	b	11c <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0x11c>
  ac:	add	x0, x2, #0x88
  b0:	b	11c <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0x11c>
  b4:	add	x0, x2, #0x110
  b8:	b	11c <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0x11c>
  bc:	add	x0, x2, #0x198
  c0:	b	11c <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0x11c>
  c4:	ldr	w3, [x2, #64]
  c8:	ldr	x0, [x2, #32]
  cc:	cmp	x0, #0x0
  d0:	cinc	w3, w3, ne  // ne = any
  d4:	mov	x0, x2
  d8:	cbnz	w3, 11c <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0x11c>
  dc:	add	x2, x2, #0x88
  e0:	ldr	w3, [x2, #64]
  e4:	ldr	x0, [x2, #32]
  e8:	cmp	x0, #0x0
  ec:	cinc	w3, w3, ne  // ne = any
  f0:	mov	x0, x2
  f4:	cbnz	w3, 11c <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0x11c>
  f8:	add	x2, x2, #0x88
  fc:	ldr	w0, [x2, #64]
 100:	ldr	x3, [x2, #32]
 104:	cmp	x3, #0x0
 108:	cinc	w0, w0, ne  // ne = any
 10c:	cmp	w0, #0x0
 110:	csel	x0, x1, x2, eq  // eq = none
 114:	b	11c <_ZSt9__find_ifIPKN4llvm3mca10WriteStateEN9__gnu_cxx5__ops10_Iter_predIZNKS1_15InstructionBase17hasDependentUsersEvEUlRS3_E_EEET_SC_SC_T0_St26random_access_iterator_tag+0x11c>
 118:	mov	x0, x2
 11c:	ret

InstrBuilder.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>:
       0:	sub	sp, sp, #0x20
       4:	mov	x10, x0
       8:	sub	x4, x2, #0x1
       c:	add	x4, x4, x4, lsr #63
      10:	cmp	x1, x4, asr #1
      14:	b.ge	178 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_+0x178>  // b.tcont
      18:	asr	x9, x4, #1
      1c:	mov	x5, x1
      20:	b	60 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_+0x60>
      24:	fmov	x6, d2
      28:	fmov	x7, d1
      2c:	ccmp	x6, x7, #0x0, eq  // eq = none
      30:	csel	x4, x4, x8, hi  // hi = pmore
      34:	add	x5, x5, x5, lsl #1
      38:	add	x7, x10, x5, lsl #3
      3c:	add	x6, x4, x4, lsl #1
      40:	add	x8, x10, x6, lsl #3
      44:	ldr	x6, [x10, x6, lsl #3]
      48:	str	x6, [x10, x5, lsl #3]
      4c:	ldp	x12, x13, [x8, #8]
      50:	stp	x12, x13, [x7, #8]
      54:	cmp	x4, x9
      58:	b.ge	a0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_+0xa0>  // b.tcont
      5c:	mov	x5, x4
      60:	add	x6, x5, #0x1
      64:	lsl	x8, x6, #1
      68:	sub	x4, x8, #0x1
      6c:	add	x6, x8, x6, lsl #2
      70:	ldr	d1, [x10, x6, lsl #3]
      74:	cnt	v0.8b, v1.8b
      78:	addv	b0, v0.8b
      7c:	umov	w6, v0.b[0]
      80:	add	x7, x4, x4, lsl #1
      84:	ldr	d2, [x10, x7, lsl #3]
      88:	cnt	v0.8b, v2.8b
      8c:	addv	b0, v0.8b
      90:	umov	w7, v0.b[0]
      94:	cmp	w7, w6
      98:	b.ls	24 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_+0x24>  // b.plast
      9c:	b	34 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_+0x34>
      a0:	tbz	w2, #0, 180 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_+0x180>
      a4:	ldp	x6, x7, [x3]
      a8:	stp	x6, x7, [sp, #8]
      ac:	ldr	x2, [x3, #16]
      b0:	str	x2, [sp, #24]
      b4:	ldr	x8, [x3]
      b8:	sub	x3, x4, #0x1
      bc:	add	x3, x3, x3, lsr #63
      c0:	asr	x3, x3, #1
      c4:	cmp	x4, x1
      c8:	b.le	13c <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_+0x13c>
      cc:	fmov	d0, x8
      d0:	cnt	v0.8b, v0.8b
      d4:	addv	b0, v0.8b
      d8:	umov	w5, v0.b[0]
      dc:	b	110 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_+0x110>
      e0:	add	x4, x4, x4, lsl #1
      e4:	add	x2, x10, x4, lsl #3
      e8:	str	d1, [x10, x4, lsl #3]
      ec:	ldp	x6, x7, [x6, #8]
      f0:	stp	x6, x7, [x2, #8]
      f4:	sub	x2, x3, #0x1
      f8:	add	x2, x2, x2, lsr #63
      fc:	asr	x2, x2, #1
     100:	mov	x4, x3
     104:	cmp	x1, x3
     108:	b.ge	13c <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_+0x13c>  // b.tcont
     10c:	mov	x3, x2
     110:	add	x2, x3, x3, lsl #1
     114:	add	x6, x10, x2, lsl #3
     118:	ldr	d1, [x10, x2, lsl #3]
     11c:	cnt	v0.8b, v1.8b
     120:	addv	b0, v0.8b
     124:	umov	w2, v0.b[0]
     128:	cmp	w2, w5
     12c:	b.cc	e0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_+0xe0>  // b.lo, b.ul, b.last
     130:	fmov	x2, d1
     134:	ccmp	x8, x2, #0x0, eq  // eq = none
     138:	b.hi	e0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_+0xe0>  // b.pmore
     13c:	add	x4, x4, x4, lsl #1
     140:	lsl	x4, x4, #3
     144:	add	x1, x0, x4
     148:	str	x8, [x0, x4]
     14c:	ldp	x2, x3, [sp, #16]
     150:	stp	x2, x3, [x1, #8]
     154:	add	sp, sp, #0x20
     158:	ret
     15c:	ldp	x4, x5, [x3]
     160:	stp	x4, x5, [sp, #8]
     164:	ldr	x2, [x3, #16]
     168:	str	x2, [sp, #24]
     16c:	ldr	x8, [x3]
     170:	mov	x4, x1
     174:	b	13c <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_+0x13c>
     178:	mov	x4, x1
     17c:	tbnz	w2, #0, 15c <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_+0x15c>
     180:	sub	x2, x2, #0x2
     184:	add	x2, x2, x2, lsr #63
     188:	cmp	x4, x2, asr #1
     18c:	b.ne	a4 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_+0xa4>  // b.any
     190:	add	x2, x4, x4, lsl #1
     194:	lsl	x2, x2, #3
     198:	add	x6, x0, x2
     19c:	lsl	x4, x4, #1
     1a0:	add	x4, x4, #0x1
     1a4:	add	x5, x4, x4, lsl #1
     1a8:	lsl	x5, x5, #3
     1ac:	add	x7, x0, x5
     1b0:	ldr	x5, [x0, x5]
     1b4:	str	x5, [x0, x2]
     1b8:	ldp	x8, x9, [x7, #8]
     1bc:	stp	x8, x9, [x6, #8]
     1c0:	b	a4 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_+0xa4>

00000000000001c4 <_ZSt25__unguarded_linear_insertIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops14_Val_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_>:
     1c4:	sub	sp, sp, #0x20
     1c8:	ldp	x2, x3, [x0]
     1cc:	stp	x2, x3, [sp, #8]
     1d0:	ldr	x1, [x0, #16]
     1d4:	str	x1, [sp, #24]
     1d8:	mov	x4, x0
     1dc:	ldr	x8, [x4], #-24
     1e0:	fmov	d0, x8
     1e4:	cnt	v0.8b, v0.8b
     1e8:	addv	b0, v0.8b
     1ec:	umov	w3, v0.b[0]
     1f0:	mov	x2, #0x0                   	// #0
     1f4:	add	x10, x0, #0x8
     1f8:	sub	x9, x0, #0x10
     1fc:	b	218 <_ZSt25__unguarded_linear_insertIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops14_Val_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_+0x54>
     200:	str	d1, [x0, x2]
     204:	add	x1, x10, x2
     208:	add	x5, x9, x2
     20c:	ldp	x6, x7, [x5]
     210:	stp	x6, x7, [x1]
     214:	sub	x2, x2, #0x18
     218:	add	x5, x0, x2
     21c:	ldr	d1, [x4, x2]
     220:	cnt	v0.8b, v1.8b
     224:	addv	b0, v0.8b
     228:	umov	w1, v0.b[0]
     22c:	cmp	w3, w1
     230:	b.cc	200 <_ZSt25__unguarded_linear_insertIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops14_Val_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_+0x3c>  // b.lo, b.ul, b.last
     234:	fmov	x6, d1
     238:	cmp	x8, x6
     23c:	ccmp	w3, w1, #0x0, cc  // cc = lo, ul, last
     240:	b.eq	200 <_ZSt25__unguarded_linear_insertIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops14_Val_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_+0x3c>  // b.none
     244:	str	x8, [x5]
     248:	ldp	x0, x1, [sp, #16]
     24c:	stp	x0, x1, [x5, #8]
     250:	add	sp, sp, #0x20
     254:	ret

0000000000000258 <_ZN4llvm3mcaL17computeMaxLatencyERNS0_9InstrDescERKNS_11MCInstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoE>:
     258:	stp	x29, x30, [sp, #-32]!
     25c:	mov	x29, sp
     260:	str	x19, [sp, #16]
     264:	mov	x19, x0
     268:	ldr	x1, [x1, #8]
     26c:	tbz	w1, #6, 284 <_ZN4llvm3mcaL17computeMaxLatencyERNS0_9InstrDescERKNS_11MCInstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoE+0x2c>
     270:	mov	w0, #0x64                  	// #100
     274:	str	w0, [x19, #312]
     278:	ldr	x19, [sp, #16]
     27c:	ldp	x29, x30, [sp], #32
     280:	ret
     284:	mov	x1, x2
     288:	mov	x0, x3
     28c:	bl	0 <_ZN4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoERKNS_16MCSchedClassDescE>
     290:	mov	w1, w0
     294:	cmp	w0, #0x0
     298:	mov	w0, #0x64                  	// #100
     29c:	csel	w1, w1, w0, ge  // ge = tcont
     2a0:	str	w1, [x19, #312]
     2a4:	b	278 <_ZN4llvm3mcaL17computeMaxLatencyERNS0_9InstrDescERKNS_11MCInstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoE+0x20>

00000000000002a8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_>:
     2a8:	stp	x29, x30, [sp, #-144]!
     2ac:	mov	x29, sp
     2b0:	stp	x23, x24, [sp, #48]
     2b4:	mov	x24, x0
     2b8:	sub	x0, x1, x0
     2bc:	cmp	x0, #0x180
     2c0:	b.le	3a4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0xfc>
     2c4:	stp	x19, x20, [sp, #16]
     2c8:	stp	x21, x22, [sp, #32]
     2cc:	stp	x25, x26, [sp, #64]
     2d0:	mov	x21, x2
     2d4:	mov	w22, w3
     2d8:	mov	x19, x24
     2dc:	cbz	x2, 6c0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x418>
     2e0:	mov	x25, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     2e4:	movk	x25, #0xaaab
     2e8:	add	x23, x24, #0x18
     2ec:	b	5e4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x33c>
     2f0:	sub	x21, x21, #0x1
     2f4:	ldp	x2, x3, [x24]
     2f8:	stp	x2, x3, [sp, #120]
     2fc:	ldr	x0, [x24, #16]
     300:	str	x0, [sp, #136]
     304:	stp	x2, x3, [x23]
     308:	str	x0, [x23, #16]
     30c:	mov	w4, w22
     310:	mov	x3, x23
     314:	mov	x2, x26
     318:	mov	x1, x21
     31c:	mov	x0, x19
     320:	bl	0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     324:	sub	x24, x24, #0x18
     328:	cbnz	x21, 2f0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x48>
     32c:	sub	x21, x20, #0x18
     330:	sub	x20, x20, #0x10
     334:	add	x22, sp, #0x50
     338:	mov	x24, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     33c:	movk	x24, #0xaaab
     340:	ldp	x2, x3, [x21]
     344:	stp	x2, x3, [sp, #120]
     348:	ldr	x0, [x21, #16]
     34c:	str	x0, [sp, #136]
     350:	ldr	x1, [x19]
     354:	str	x1, [x21]
     358:	ldp	x4, x5, [x19, #8]
     35c:	stp	x4, x5, [x20]
     360:	sub	x23, x21, x19
     364:	stp	x2, x3, [x22]
     368:	str	x0, [x22, #16]
     36c:	asr	x2, x23, #3
     370:	mov	w4, w25
     374:	mov	x3, x22
     378:	mul	x2, x2, x24
     37c:	mov	x1, #0x0                   	// #0
     380:	mov	x0, x19
     384:	bl	0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     388:	sub	x21, x21, #0x18
     38c:	sub	x20, x20, #0x18
     390:	cmp	x23, #0x18
     394:	b.gt	340 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x98>
     398:	ldp	x19, x20, [sp, #16]
     39c:	ldp	x21, x22, [sp, #32]
     3a0:	ldp	x25, x26, [sp, #64]
     3a4:	ldp	x23, x24, [sp, #48]
     3a8:	ldp	x29, x30, [sp], #144
     3ac:	ret
     3b0:	ldur	d1, [x1, #-24]
     3b4:	cnt	v0.8b, v1.8b
     3b8:	addv	b0, v0.8b
     3bc:	umov	w3, v0.b[0]
     3c0:	cmp	w0, w3
     3c4:	b.cc	420 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x178>  // b.lo, b.ul, b.last
     3c8:	fmov	x8, d1
     3cc:	cmp	x4, x8
     3d0:	ccmp	w0, w3, #0x0, cc  // cc = lo, ul, last
     3d4:	b.eq	420 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x178>  // b.none
     3d8:	cmp	w2, w3
     3dc:	b.cc	460 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x1b8>  // b.lo, b.ul, b.last
     3e0:	ccmp	x6, x8, #0x2, eq  // eq = none
     3e4:	b.cc	460 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x1b8>  // b.lo, b.ul, b.last
     3e8:	ldr	x0, [x19]
     3ec:	str	x6, [x19]
     3f0:	str	x0, [x19, #24]
     3f4:	ldr	w6, [x19, #8]
     3f8:	ldr	w3, [x19, #12]
     3fc:	ldrb	w2, [x19, #16]
     400:	ldr	w0, [x19, #20]
     404:	ldp	x4, x5, [x19, #32]
     408:	stp	x4, x5, [x19, #8]
     40c:	str	w6, [x19, #32]
     410:	str	w3, [x19, #36]
     414:	strb	w2, [x19, #40]
     418:	str	w0, [x19, #44]
     41c:	b	454 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x1ac>
     420:	ldr	x0, [x19]
     424:	str	x4, [x19]
     428:	str	x0, [x19, x5, lsl #3]
     42c:	ldr	w6, [x19, #8]
     430:	ldr	w3, [x19, #12]
     434:	ldrb	w2, [x19, #16]
     438:	ldr	w0, [x19, #20]
     43c:	ldp	x4, x5, [x7, #8]
     440:	stp	x4, x5, [x19, #8]
     444:	str	w6, [x7, #8]
     448:	str	w3, [x7, #12]
     44c:	strb	w2, [x7, #16]
     450:	str	w0, [x7, #20]
     454:	mov	x4, x23
     458:	mov	x0, x1
     45c:	b	574 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x2cc>
     460:	ldr	x0, [x19]
     464:	str	d1, [x19]
     468:	stur	x0, [x1, #-24]
     46c:	ldr	w6, [x19, #8]
     470:	ldr	w3, [x19, #12]
     474:	ldrb	w2, [x19, #16]
     478:	ldr	w0, [x19, #20]
     47c:	ldp	x4, x5, [x1, #-16]
     480:	stp	x4, x5, [x19, #8]
     484:	stur	w6, [x1, #-16]
     488:	stur	w3, [x1, #-12]
     48c:	sturb	w2, [x1, #-8]
     490:	stur	w0, [x1, #-4]
     494:	b	454 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x1ac>
     498:	ldr	x0, [x19]
     49c:	str	x6, [x19]
     4a0:	str	x0, [x19, #24]
     4a4:	ldr	w6, [x19, #8]
     4a8:	ldr	w3, [x19, #12]
     4ac:	ldrb	w2, [x19, #16]
     4b0:	ldr	w0, [x19, #20]
     4b4:	ldp	x4, x5, [x19, #32]
     4b8:	stp	x4, x5, [x19, #8]
     4bc:	str	w6, [x19, #32]
     4c0:	str	w3, [x19, #36]
     4c4:	strb	w2, [x19, #40]
     4c8:	str	w0, [x19, #44]
     4cc:	b	454 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x1ac>
     4d0:	ldr	x0, [x19]
     4d4:	str	d1, [x19]
     4d8:	stur	x0, [x1, #-24]
     4dc:	ldr	w6, [x19, #8]
     4e0:	ldr	w3, [x19, #12]
     4e4:	ldrb	w2, [x19, #16]
     4e8:	ldr	w0, [x19, #20]
     4ec:	ldp	x4, x5, [x1, #-16]
     4f0:	stp	x4, x5, [x19, #8]
     4f4:	stur	w6, [x1, #-16]
     4f8:	stur	w3, [x1, #-12]
     4fc:	sturb	w2, [x1, #-8]
     500:	stur	w0, [x1, #-4]
     504:	b	454 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x1ac>
     508:	sub	x3, x3, #0x18
     50c:	mov	x0, x3
     510:	ldr	x6, [x3]
     514:	fmov	d0, x6
     518:	cnt	v0.8b, v0.8b
     51c:	addv	b0, v0.8b
     520:	umov	w2, v0.b[0]
     524:	cmp	w8, w2
     528:	b.cc	508 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x260>  // b.lo, b.ul, b.last
     52c:	cmp	x7, x6
     530:	ccmp	w8, w2, #0x0, cc  // cc = lo, ul, last
     534:	b.eq	508 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x260>  // b.none
     538:	cmp	x20, x3
     53c:	b.cs	5c0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x318>  // b.hs, b.nlast
     540:	str	x6, [x20]
     544:	str	x5, [x3]
     548:	ldr	w8, [x20, #8]
     54c:	ldr	w5, [x20, #12]
     550:	ldrb	w3, [x20, #16]
     554:	ldr	w2, [x20, #20]
     558:	ldp	x6, x7, [x0, #8]
     55c:	stp	x6, x7, [x20, #8]
     560:	str	w8, [x0, #8]
     564:	str	w5, [x0, #12]
     568:	strb	w3, [x0, #16]
     56c:	str	w2, [x0, #20]
     570:	add	x4, x4, #0x18
     574:	mov	x20, x4
     578:	ldr	x5, [x4]
     57c:	fmov	d0, x5
     580:	cnt	v0.8b, v0.8b
     584:	addv	b0, v0.8b
     588:	umov	w3, v0.b[0]
     58c:	ldr	x7, [x19]
     590:	fmov	d0, x7
     594:	cnt	v0.8b, v0.8b
     598:	addv	b0, v0.8b
     59c:	umov	w2, v0.b[0]
     5a0:	mov	w8, w2
     5a4:	cmp	w3, w2
     5a8:	b.cc	570 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x2c8>  // b.lo, b.ul, b.last
     5ac:	cmp	x5, x7
     5b0:	ccmp	w3, w2, #0x0, cc  // cc = lo, ul, last
     5b4:	b.eq	570 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x2c8>  // b.none
     5b8:	sub	x3, x0, #0x18
     5bc:	b	50c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x264>
     5c0:	mov	w3, w22
     5c4:	mov	x2, x21
     5c8:	mov	x0, x20
     5cc:	bl	2a8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_>
     5d0:	sub	x0, x20, x19
     5d4:	cmp	x0, #0x180
     5d8:	b.le	6b0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x408>
     5dc:	cbz	x21, 6c4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x41c>
     5e0:	mov	x1, x20
     5e4:	sub	x21, x21, #0x1
     5e8:	sub	x5, x1, x19
     5ec:	asr	x5, x5, #3
     5f0:	mul	x5, x5, x25
     5f4:	add	x5, x5, x5, lsr #63
     5f8:	and	x0, x5, #0xfffffffffffffffe
     5fc:	add	x5, x0, x5, asr #1
     600:	add	x7, x19, x5, lsl #3
     604:	ldr	x6, [x23]
     608:	fmov	d0, x6
     60c:	cnt	v0.8b, v0.8b
     610:	addv	b0, v0.8b
     614:	umov	w2, v0.b[0]
     618:	ldr	x4, [x19, x5, lsl #3]
     61c:	fmov	d0, x4
     620:	cnt	v0.8b, v0.8b
     624:	addv	b0, v0.8b
     628:	umov	w0, v0.b[0]
     62c:	cmp	w2, w0
     630:	b.cc	3b0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x108>  // b.lo, b.ul, b.last
     634:	cmp	x6, x4
     638:	ccmp	w2, w0, #0x0, cc  // cc = lo, ul, last
     63c:	b.eq	3b0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x108>  // b.none
     640:	ldur	d1, [x1, #-24]
     644:	cnt	v0.8b, v1.8b
     648:	addv	b0, v0.8b
     64c:	umov	w3, v0.b[0]
     650:	cmp	w2, w3
     654:	b.cc	498 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x1f0>  // b.lo, b.ul, b.last
     658:	fmov	x2, d1
     65c:	ccmp	x6, x2, #0x2, eq  // eq = none
     660:	b.cc	498 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x1f0>  // b.lo, b.ul, b.last
     664:	cmp	w0, w3
     668:	b.cc	4d0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x228>  // b.lo, b.ul, b.last
     66c:	cmp	x4, x2
     670:	ccmp	w0, w3, #0x0, cc  // cc = lo, ul, last
     674:	b.eq	4d0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x228>  // b.none
     678:	ldr	x0, [x19]
     67c:	str	x4, [x19]
     680:	str	x0, [x19, x5, lsl #3]
     684:	ldr	w6, [x19, #8]
     688:	ldr	w3, [x19, #12]
     68c:	ldrb	w2, [x19, #16]
     690:	ldr	w0, [x19, #20]
     694:	ldp	x4, x5, [x7, #8]
     698:	stp	x4, x5, [x19, #8]
     69c:	str	w6, [x7, #8]
     6a0:	str	w3, [x7, #12]
     6a4:	strb	w2, [x7, #16]
     6a8:	str	w0, [x7, #20]
     6ac:	b	454 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x1ac>
     6b0:	ldp	x19, x20, [sp, #16]
     6b4:	ldp	x21, x22, [sp, #32]
     6b8:	ldp	x25, x26, [sp, #64]
     6bc:	b	3a4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0xfc>
     6c0:	mov	x20, x1
     6c4:	mov	w25, w22
     6c8:	sub	x26, x20, x24
     6cc:	asr	x26, x26, #3
     6d0:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     6d4:	movk	x0, #0xaaab
     6d8:	mul	x26, x26, x0
     6dc:	sub	x0, x26, #0x2
     6e0:	add	x0, x0, x0, lsr #63
     6e4:	asr	x21, x0, #1
     6e8:	and	x0, x0, #0xfffffffffffffffe
     6ec:	add	x0, x0, x21
     6f0:	add	x24, x24, x0, lsl #3
     6f4:	add	x23, sp, #0x50
     6f8:	b	2f4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_+0x4c>

00000000000006fc <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_>:
     6fc:	cmp	x1, x0
     700:	b.eq	804 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_+0x108>  // b.none
     704:	stp	x29, x30, [sp, #-80]!
     708:	mov	x29, sp
     70c:	stp	x19, x20, [sp, #16]
     710:	stp	x21, x22, [sp, #32]
     714:	mov	x20, x0
     718:	mov	x21, x1
     71c:	add	x19, x0, #0x18
     720:	cmp	x19, x1
     724:	b.eq	7f4 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_+0xf8>  // b.none
     728:	mov	x22, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     72c:	movk	x22, #0xaaab
     730:	b	7a8 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_+0xac>
     734:	ldp	x2, x3, [x0]
     738:	stp	x2, x3, [sp, #56]
     73c:	ldr	x1, [x0, #16]
     740:	str	x1, [sp, #72]
     744:	sub	x1, x0, x20
     748:	asr	x2, x1, #3
     74c:	mul	x2, x2, x22
     750:	cmp	x1, #0x0
     754:	b.le	790 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_+0x94>
     758:	mov	x1, #0x0                   	// #0
     75c:	sub	x8, x19, #0x18
     760:	add	x7, x19, #0x8
     764:	sub	x6, x19, #0x10
     768:	ldr	x3, [x8, x1]
     76c:	str	x3, [x0, x1]
     770:	add	x3, x7, x1
     774:	add	x4, x6, x1
     778:	ldp	x4, x5, [x4]
     77c:	stp	x4, x5, [x3]
     780:	sub	x2, x2, #0x1
     784:	sub	x1, x1, #0x18
     788:	cmp	x2, #0x0
     78c:	b.gt	768 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_+0x6c>
     790:	str	d1, [x20]
     794:	ldp	x0, x1, [sp, #64]
     798:	stp	x0, x1, [x20, #8]
     79c:	add	x19, x19, #0x18
     7a0:	cmp	x21, x19
     7a4:	b.eq	7f4 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_+0xf8>  // b.none
     7a8:	mov	x0, x19
     7ac:	ldr	d1, [x19]
     7b0:	cnt	v0.8b, v1.8b
     7b4:	addv	b0, v0.8b
     7b8:	umov	w2, v0.b[0]
     7bc:	ldr	d2, [x20]
     7c0:	cnt	v0.8b, v2.8b
     7c4:	addv	b0, v0.8b
     7c8:	umov	w1, v0.b[0]
     7cc:	cmp	w2, w1
     7d0:	b.cc	734 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_+0x38>  // b.lo, b.ul, b.last
     7d4:	fmov	x3, d1
     7d8:	fmov	x4, d2
     7dc:	cmp	x3, x4
     7e0:	ccmp	w2, w1, #0x0, cc  // cc = lo, ul, last
     7e4:	b.eq	734 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_+0x38>  // b.none
     7e8:	mov	w1, #0x0                   	// #0
     7ec:	bl	1c4 <_ZSt25__unguarded_linear_insertIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops14_Val_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_>
     7f0:	b	79c <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_+0xa0>
     7f4:	ldp	x19, x20, [sp, #16]
     7f8:	ldp	x21, x22, [sp, #32]
     7fc:	ldp	x29, x30, [sp], #80
     800:	ret
     804:	ret

0000000000000808 <_ZN4llvm3mca12InstrBuilderC1ERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoEPKNS_15MCInstrAnalysisE>:
     808:	stp	x29, x30, [sp, #-48]!
     80c:	mov	x29, sp
     810:	stp	x19, x20, [sp, #16]
     814:	mov	x19, x0
     818:	str	x1, [x0]
     81c:	str	x2, [x0, #8]
     820:	str	x3, [x0, #16]
     824:	str	x4, [x0, #24]
     828:	add	x4, x0, #0x30
     82c:	str	x4, [x0, #32]
     830:	str	wzr, [x0, #40]
     834:	mov	w0, #0x8                   	// #8
     838:	str	w0, [x19, #44]
     83c:	str	xzr, [x19, #112]
     840:	str	wzr, [x19, #136]
     844:	str	xzr, [x19, #120]
     848:	str	wzr, [x19, #128]
     84c:	str	wzr, [x19, #132]
     850:	str	xzr, [x19, #144]
     854:	str	wzr, [x19, #168]
     858:	str	xzr, [x19, #152]
     85c:	str	wzr, [x19, #160]
     860:	str	wzr, [x19, #164]
     864:	mov	w0, #0x1                   	// #1
     868:	strb	w0, [x19, #176]
     86c:	strb	w0, [x19, #177]
     870:	ldr	x0, [x1, #152]
     874:	ldr	w20, [x0, #48]
     878:	cbz	w20, 8c4 <_ZN4llvm3mca12InstrBuilderC1ERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoEPKNS_15MCInstrAnalysisE+0xbc>
     87c:	str	x21, [sp, #32]
     880:	mov	w21, w20
     884:	cmp	x21, #0x8
     888:	b.hi	8e4 <_ZN4llvm3mca12InstrBuilderC1ERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoEPKNS_15MCInstrAnalysisE+0xdc>  // b.pmore
     88c:	ldr	x1, [x19, #32]
     890:	ldr	w0, [x19, #40]
     894:	add	x0, x1, x0, lsl #3
     898:	add	x1, x1, x21, lsl #3
     89c:	cmp	x0, x1
     8a0:	b.eq	8b0 <_ZN4llvm3mca12InstrBuilderC1ERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoEPKNS_15MCInstrAnalysisE+0xa8>  // b.none
     8a4:	str	xzr, [x0], #8
     8a8:	cmp	x1, x0
     8ac:	b.ne	8a4 <_ZN4llvm3mca12InstrBuilderC1ERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoEPKNS_15MCInstrAnalysisE+0x9c>  // b.any
     8b0:	ldr	w0, [x19, #44]
     8b4:	cmp	x21, x0
     8b8:	b.hi	8fc <_ZN4llvm3mca12InstrBuilderC1ERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoEPKNS_15MCInstrAnalysisE+0xf4>  // b.pmore
     8bc:	str	w20, [x19, #40]
     8c0:	ldr	x21, [sp, #32]
     8c4:	ldr	x0, [x19]
     8c8:	ldr	x1, [x19, #32]
     8cc:	ldr	w2, [x19, #40]
     8d0:	ldr	x0, [x0, #152]
     8d4:	bl	0 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE>
     8d8:	ldp	x19, x20, [sp, #16]
     8dc:	ldp	x29, x30, [sp], #48
     8e0:	ret
     8e4:	mov	x3, #0x8                   	// #8
     8e8:	mov	x2, x21
     8ec:	mov	x1, x4
     8f0:	add	x0, x19, #0x20
     8f4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     8f8:	b	88c <_ZN4llvm3mca12InstrBuilderC1ERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoEPKNS_15MCInstrAnalysisE+0x84>
     8fc:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     900:	add	x3, x3, #0x0
     904:	mov	w2, #0x43                  	// #67
     908:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     90c:	add	x1, x1, #0x0
     910:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     914:	add	x0, x0, #0x0
     918:	bl	0 <__assert_fail>

000000000000091c <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj>:
     91c:	stp	x29, x30, [sp, #-144]!
     920:	mov	x29, sp
     924:	stp	x19, x20, [sp, #16]
     928:	stp	x21, x22, [sp, #32]
     92c:	stp	x23, x24, [sp, #48]
     930:	stp	x25, x26, [sp, #64]
     934:	stp	x27, x28, [sp, #80]
     938:	str	x0, [sp, #104]
     93c:	mov	x22, x1
     940:	mov	x25, x2
     944:	ldr	x1, [x0, #8]
     948:	ldr	w0, [x2]
     94c:	ldr	w2, [x1, #24]
     950:	cmp	w0, w2
     954:	b.cs	a40 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x124>  // b.hs, b.nlast
     958:	ubfiz	x0, x0, #6, #32
     95c:	ldr	x28, [x1]
     960:	add	x28, x28, x0
     964:	ldr	x0, [sp, #104]
     968:	ldr	x0, [x0]
     96c:	ldr	x0, [x0, #152]
     970:	ldr	x26, [x0, #40]
     974:	cbz	x26, a60 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x144>
     978:	ldr	w0, [x0, #52]
     97c:	cmp	w3, w0
     980:	b.cs	a80 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x164>  // b.hs, b.nlast
     984:	ubfiz	x0, x3, #1, #32
     988:	add	x3, x0, w3, uxtw
     98c:	add	x26, x26, x3, lsl #3
     990:	ldrb	w19, [x28, #4]
     994:	ldr	x1, [x28, #32]
     998:	cbz	x1, aa0 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x184>
     99c:	ldrh	w0, [x1]
     9a0:	cbz	w0, aa8 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x18c>
     9a4:	str	wzr, [sp, #96]
     9a8:	ldr	w0, [sp, #96]
     9ac:	add	w0, w0, #0x1
     9b0:	str	w0, [sp, #96]
     9b4:	ldrh	w0, [x1, w0, uxtw #1]
     9b8:	cbnz	w0, 9a8 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x8c>
     9bc:	ldrh	w27, [x26, #16]
     9c0:	ldr	w0, [sp, #96]
     9c4:	add	w0, w19, w0
     9c8:	str	w0, [sp, #136]
     9cc:	ldr	x20, [x28, #8]
     9d0:	ubfx	w20, w20, #2, #1
     9d4:	add	w20, w0, w20
     9d8:	ldrh	w0, [x28, #2]
     9dc:	ldr	w1, [x25, #24]
     9e0:	sub	w0, w1, w0
     9e4:	str	w0, [sp, #140]
     9e8:	add	w21, w20, w0
     9ec:	add	w20, w20, w0
     9f0:	ldr	w0, [x22, #8]
     9f4:	cmp	x20, x0
     9f8:	b.cs	ad0 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x1b4>  // b.hs, b.nlast
     9fc:	ldr	w0, [x22, #12]
     a00:	cmp	x20, x0
     a04:	b.hi	ab0 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x194>  // b.pmore
     a08:	str	w21, [x22, #8]
     a0c:	ldr	w0, [x25, #24]
     a10:	cmp	w0, #0x0
     a14:	ccmp	w19, #0x0, #0x4, ne  // ne = any
     a18:	b.eq	b88 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x26c>  // b.none
     a1c:	mov	w20, #0x0                   	// #0
     a20:	mov	w21, #0x0                   	// #0
     a24:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
     a28:	ldr	x0, [x0]
     a2c:	str	x0, [sp, #120]
     a30:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     a34:	add	x0, x0, #0x0
     a38:	str	x0, [sp, #128]
     a3c:	b	c38 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x31c>
     a40:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     a44:	add	x3, x3, #0x0
     a48:	mov	w2, #0x2d                  	// #45
     a4c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     a50:	add	x1, x1, #0x0
     a54:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     a58:	add	x0, x0, #0x0
     a5c:	bl	0 <__assert_fail>
     a60:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     a64:	add	x3, x3, #0x0
     a68:	mov	w2, #0x15b                 	// #347
     a6c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     a70:	add	x1, x1, #0x0
     a74:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     a78:	add	x0, x0, #0x0
     a7c:	bl	0 <__assert_fail>
     a80:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     a84:	add	x3, x3, #0x0
     a88:	mov	w2, #0x15d                 	// #349
     a8c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     a90:	add	x1, x1, #0x0
     a94:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     a98:	add	x0, x0, #0x0
     a9c:	bl	0 <__assert_fail>
     aa0:	str	wzr, [sp, #96]
     aa4:	b	9bc <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xa0>
     aa8:	str	wzr, [sp, #96]
     aac:	b	9bc <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xa0>
     ab0:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     ab4:	add	x3, x3, #0x0
     ab8:	mov	w2, #0x43                  	// #67
     abc:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     ac0:	add	x1, x1, #0x0
     ac4:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     ac8:	add	x0, x0, #0x0
     acc:	bl	0 <__assert_fail>
     ad0:	b.ls	a0c <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xf0>  // b.plast
     ad4:	ldr	w1, [x22, #12]
     ad8:	cmp	x20, x1
     adc:	b.hi	b30 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x214>  // b.pmore
     ae0:	ldr	x2, [x22]
     ae4:	add	x0, x0, x0, lsl #2
     ae8:	add	x0, x2, x0, lsl #2
     aec:	add	x1, x20, x20, lsl #2
     af0:	add	x1, x2, x1, lsl #2
     af4:	cmp	x0, x1
     af8:	b.eq	b28 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x20c>  // b.none
     afc:	str	wzr, [x0]
     b00:	str	wzr, [x0, #4]
     b04:	strh	wzr, [x0, #8]
     b08:	str	wzr, [x0, #12]
     b0c:	strb	wzr, [x0, #16]
     b10:	add	x0, x0, #0x14
     b14:	cmp	x0, x1
     b18:	b.ne	afc <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x1e0>  // b.any
     b1c:	ldr	w0, [x22, #12]
     b20:	cmp	x20, x0
     b24:	b.hi	b68 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x24c>  // b.pmore
     b28:	str	w21, [x22, #8]
     b2c:	b	a0c <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xf0>
     b30:	mov	x3, #0x14                  	// #20
     b34:	mov	x2, x20
     b38:	add	x1, x22, #0x10
     b3c:	mov	x0, x22
     b40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     b44:	ldr	x2, [x22]
     b48:	ldr	w0, [x22, #8]
     b4c:	add	x0, x0, x0, lsl #2
     b50:	add	x0, x2, x0, lsl #2
     b54:	add	x1, x20, x20, lsl #2
     b58:	add	x1, x2, x1, lsl #2
     b5c:	cmp	x0, x1
     b60:	b.ne	afc <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x1e0>  // b.any
     b64:	b	b1c <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x200>
     b68:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     b6c:	add	x3, x3, #0x0
     b70:	mov	w2, #0x43                  	// #67
     b74:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     b78:	add	x1, x1, #0x0
     b7c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     b80:	add	x0, x0, #0x0
     b84:	bl	0 <__assert_fail>
     b88:	mov	w21, #0x0                   	// #0
     b8c:	cmp	w19, w21
     b90:	b.ne	e00 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x4e4>  // b.any
     b94:	ldr	w0, [sp, #96]
     b98:	cbz	w0, 1198 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x87c>
     b9c:	mov	x23, #0x0                   	// #0
     ba0:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
     ba4:	ldr	x0, [x0]
     ba8:	str	x0, [sp, #96]
     bac:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     bb0:	add	x0, x0, #0x0
     bb4:	str	x0, [sp, #112]
     bb8:	b	e9c <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x580>
     bbc:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     bc0:	add	x3, x3, #0x0
     bc4:	mov	w2, #0x95                  	// #149
     bc8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     bcc:	add	x1, x1, #0x0
     bd0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     bd4:	add	x0, x0, #0x0
     bd8:	bl	0 <__assert_fail>
     bdc:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     be0:	add	x3, x3, #0x0
     be4:	mov	w2, #0xab                  	// #171
     be8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     bec:	add	x1, x1, #0x0
     bf0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     bf4:	add	x0, x0, #0x0
     bf8:	bl	0 <__assert_fail>
     bfc:	ldr	w1, [x22, #312]
     c00:	b	cac <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x390>
     c04:	ldr	w0, [x22, #312]
     c08:	str	w0, [x23, #4]
     c0c:	str	wzr, [x23, #12]
     c10:	strb	wzr, [x23, #16]
     c14:	ldr	x0, [sp, #120]
     c18:	ldrb	w0, [x0]
     c1c:	cbnz	w0, cbc <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x3a0>
     c20:	add	w21, w21, #0x1
     c24:	add	w20, w20, #0x1
     c28:	ldr	w0, [x25, #24]
     c2c:	cmp	w0, w20
     c30:	ccmp	w21, w19, #0x2, hi  // hi = pmore
     c34:	b.cs	b8c <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x270>  // b.hs, b.nlast
     c38:	ldr	x1, [x25, #16]
     c3c:	ubfiz	x0, x20, #4, #32
     c40:	ldrb	w0, [x1, x0]
     c44:	cmp	w0, #0x1
     c48:	b.ne	c24 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x308>  // b.any
     c4c:	mov	w24, w21
     c50:	ldr	w0, [x22, #8]
     c54:	cmp	x0, w21, uxtw
     c58:	b.ls	bbc <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x2a0>  // b.plast
     c5c:	add	x24, x24, x24, lsl #2
     c60:	ldr	x0, [x22]
     c64:	str	x0, [sp, #112]
     c68:	add	x23, x0, x24, lsl #2
     c6c:	str	w20, [x0, x24, lsl #2]
     c70:	cmp	w27, w21
     c74:	b.ls	c04 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x2e8>  // b.plast
     c78:	ldr	x0, [sp, #104]
     c7c:	ldr	x1, [x0]
     c80:	ldrh	w0, [x26, #16]
     c84:	cmp	w0, w21
     c88:	b.ls	bdc <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x2c0>  // b.plast
     c8c:	ldrh	w0, [x26, #14]
     c90:	add	w0, w0, w21
     c94:	lsl	x0, x0, #2
     c98:	ldr	x1, [x1, #136]
     c9c:	add	x2, x1, x0
     ca0:	ldrsh	w0, [x1, x0]
     ca4:	mov	w1, w0
     ca8:	tbnz	w0, #31, bfc <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x2e0>
     cac:	str	w1, [x23, #4]
     cb0:	ldrh	w0, [x2, #2]
     cb4:	str	w0, [x23, #12]
     cb8:	b	c10 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x2f4>
     cbc:	ldr	x0, [sp, #128]
     cc0:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     cc4:	and	w0, w0, #0xff
     cc8:	cbz	w0, c20 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x304>
     ccc:	bl	0 <_ZN4llvm4dbgsEv>
     cd0:	ldr	x2, [x0, #24]
     cd4:	ldr	x1, [x0, #16]
     cd8:	sub	x1, x1, x2
     cdc:	cmp	x1, #0x10
     ce0:	b.ls	d0c <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x3f0>  // b.plast
     ce4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     ce8:	add	x1, x1, #0x0
     cec:	ldp	x4, x5, [x1]
     cf0:	stp	x4, x5, [x2]
     cf4:	ldrb	w1, [x1, #16]
     cf8:	strb	w1, [x2, #16]
     cfc:	ldr	x1, [x0, #24]
     d00:	add	x1, x1, #0x11
     d04:	str	x1, [x0, #24]
     d08:	b	d1c <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x400>
     d0c:	mov	x2, #0x11                  	// #17
     d10:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     d14:	add	x1, x1, #0x0
     d18:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     d1c:	ldr	x1, [sp, #112]
     d20:	ldrsw	x1, [x1, x24, lsl #2]
     d24:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
     d28:	ldr	x2, [x0, #24]
     d2c:	ldr	x1, [x0, #16]
     d30:	sub	x1, x1, x2
     d34:	cmp	x1, #0x9
     d38:	b.ls	d64 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x448>  // b.plast
     d3c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     d40:	add	x1, x1, #0x0
     d44:	ldr	x3, [x1]
     d48:	str	x3, [x2]
     d4c:	ldrh	w1, [x1, #8]
     d50:	strh	w1, [x2, #8]
     d54:	ldr	x1, [x0, #24]
     d58:	add	x1, x1, #0xa
     d5c:	str	x1, [x0, #24]
     d60:	b	d74 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x458>
     d64:	mov	x2, #0xa                   	// #10
     d68:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     d6c:	add	x1, x1, #0x0
     d70:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     d74:	ldr	w1, [x23, #4]
     d78:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     d7c:	ldr	x2, [x0, #24]
     d80:	ldr	x1, [x0, #16]
     d84:	sub	x1, x1, x2
     d88:	cmp	x1, #0x11
     d8c:	b.ls	db8 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x49c>  // b.plast
     d90:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     d94:	add	x1, x1, #0x0
     d98:	ldp	x4, x5, [x1]
     d9c:	stp	x4, x5, [x2]
     da0:	ldrh	w1, [x1, #16]
     da4:	strh	w1, [x2, #16]
     da8:	ldr	x1, [x0, #24]
     dac:	add	x1, x1, #0x12
     db0:	str	x1, [x0, #24]
     db4:	b	dc8 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x4ac>
     db8:	mov	x2, #0x12                  	// #18
     dbc:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     dc0:	add	x1, x1, #0x0
     dc4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     dc8:	ldr	w1, [x23, #12]
     dcc:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     dd0:	ldr	x1, [x0, #24]
     dd4:	ldr	x2, [x0, #16]
     dd8:	cmp	x1, x2
     ddc:	b.cs	df4 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x4d8>  // b.hs, b.nlast
     de0:	add	x2, x1, #0x1
     de4:	str	x2, [x0, #24]
     de8:	mov	w0, #0xa                   	// #10
     dec:	strb	w0, [x1]
     df0:	b	c20 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x304>
     df4:	mov	w1, #0xa                   	// #10
     df8:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     dfc:	b	c20 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x304>
     e00:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     e04:	add	x3, x3, #0x0
     e08:	mov	w2, #0x151                 	// #337
     e0c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     e10:	add	x1, x1, #0x0
     e14:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     e18:	add	x0, x0, #0x0
     e1c:	bl	0 <__assert_fail>
     e20:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     e24:	add	x3, x3, #0x0
     e28:	mov	w2, #0x95                  	// #149
     e2c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     e30:	add	x1, x1, #0x0
     e34:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     e38:	add	x0, x0, #0x0
     e3c:	bl	0 <__assert_fail>
     e40:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     e44:	add	x3, x3, #0x0
     e48:	mov	w2, #0xab                  	// #171
     e4c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     e50:	add	x1, x1, #0x0
     e54:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     e58:	add	x0, x0, #0x0
     e5c:	bl	0 <__assert_fail>
     e60:	ldr	w2, [x22, #312]
     e64:	b	f08 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x5ec>
     e68:	ldr	w0, [x22, #312]
     e6c:	str	w0, [x21, #4]
     e70:	str	wzr, [x21, #12]
     e74:	strb	wzr, [x21, #16]
     e78:	cbz	w1, f18 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x5fc>
     e7c:	ldr	x0, [sp, #96]
     e80:	ldrb	w0, [x0]
     e84:	cbnz	w0, f38 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x61c>
     e88:	add	x23, x23, #0x1
     e8c:	add	w19, w19, #0x1
     e90:	ldr	w0, [sp, #136]
     e94:	cmp	w0, w19
     e98:	b.eq	1198 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x87c>  // b.none
     e9c:	mov	w20, w19
     ea0:	ldr	w0, [x22, #8]
     ea4:	cmp	x0, w19, uxtw
     ea8:	b.ls	e20 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x504>  // b.plast
     eac:	add	x20, x20, x20, lsl #2
     eb0:	ldr	x24, [x22]
     eb4:	add	x21, x24, x20, lsl #2
     eb8:	mvn	w0, w23
     ebc:	str	w0, [x24, x20, lsl #2]
     ec0:	ldr	x0, [x28, #32]
     ec4:	ldrh	w1, [x0, x23, lsl #1]
     ec8:	strh	w1, [x21, #8]
     ecc:	cmp	w27, w19
     ed0:	b.ls	e68 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x54c>  // b.plast
     ed4:	ldr	x0, [sp, #104]
     ed8:	ldr	x2, [x0]
     edc:	ldrh	w0, [x26, #16]
     ee0:	cmp	w0, w19
     ee4:	b.ls	e40 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x524>  // b.plast
     ee8:	ldrh	w0, [x26, #14]
     eec:	add	w0, w0, w19
     ef0:	lsl	x0, x0, #2
     ef4:	ldr	x2, [x2, #136]
     ef8:	add	x3, x2, x0
     efc:	ldrsh	w0, [x2, x0]
     f00:	mov	w2, w0
     f04:	tbnz	w0, #31, e60 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x544>
     f08:	str	w2, [x21, #4]
     f0c:	ldrh	w0, [x3, #2]
     f10:	str	w0, [x21, #12]
     f14:	b	e74 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x558>
     f18:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     f1c:	add	x3, x3, #0x0
     f20:	mov	w2, #0x166                 	// #358
     f24:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     f28:	add	x1, x1, #0x0
     f2c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     f30:	add	x0, x0, #0x0
     f34:	bl	0 <__assert_fail>
     f38:	ldr	x0, [sp, #112]
     f3c:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     f40:	and	w0, w0, #0xff
     f44:	cbz	w0, e88 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x56c>
     f48:	bl	0 <_ZN4llvm4dbgsEv>
     f4c:	ldr	x2, [x0, #24]
     f50:	ldr	x1, [x0, #16]
     f54:	sub	x1, x1, x2
     f58:	cmp	x1, #0x10
     f5c:	b.ls	f88 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x66c>  // b.plast
     f60:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     f64:	add	x1, x1, #0x0
     f68:	ldp	x4, x5, [x1]
     f6c:	stp	x4, x5, [x2]
     f70:	ldrb	w1, [x1, #16]
     f74:	strb	w1, [x2, #16]
     f78:	ldr	x1, [x0, #24]
     f7c:	add	x1, x1, #0x11
     f80:	str	x1, [x0, #24]
     f84:	b	f98 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x67c>
     f88:	mov	x2, #0x11                  	// #17
     f8c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     f90:	add	x1, x1, #0x0
     f94:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     f98:	ldr	w1, [x24, x20, lsl #2]
     f9c:	mvn	w1, w1
     fa0:	sxtw	x1, w1
     fa4:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
     fa8:	mov	x20, x0
     fac:	ldr	x1, [x0, #24]
     fb0:	ldr	x0, [x0, #16]
     fb4:	sub	x0, x0, x1
     fb8:	cmp	x0, #0x9
     fbc:	b.ls	fe8 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x6cc>  // b.plast
     fc0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     fc4:	add	x0, x0, #0x0
     fc8:	ldr	x2, [x0]
     fcc:	str	x2, [x1]
     fd0:	ldrh	w0, [x0, #8]
     fd4:	strh	w0, [x1, #8]
     fd8:	ldr	x0, [x20, #24]
     fdc:	add	x0, x0, #0xa
     fe0:	str	x0, [x20, #24]
     fe4:	b	1000 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x6e4>
     fe8:	mov	x2, #0xa                   	// #10
     fec:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
     ff0:	add	x1, x1, #0x0
     ff4:	mov	x0, x20
     ff8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     ffc:	mov	x20, x0
    1000:	ldr	x0, [sp, #104]
    1004:	ldr	x1, [x0, #16]
    1008:	ldrh	w0, [x21, #8]
    100c:	ldr	x2, [x1, #64]
    1010:	ldr	w3, [x1, #8]
    1014:	cmp	w0, w3
    1018:	b.cs	1084 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x768>  // b.hs, b.nlast
    101c:	ldr	x1, [x1]
    1020:	ubfiz	x3, x0, #1, #16
    1024:	add	x0, x3, w0, uxth
    1028:	lsl	x0, x0, #3
    102c:	ldr	w24, [x1, x0]
    1030:	adds	x24, x2, x24
    1034:	b.eq	10b4 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x798>  // b.none
    1038:	mov	x0, x24
    103c:	bl	0 <strlen>
    1040:	mov	x2, x0
    1044:	str	x0, [sp, #120]
    1048:	ldr	x0, [x20, #24]
    104c:	ldr	x1, [x20, #16]
    1050:	sub	x1, x1, x0
    1054:	cmp	x2, x1
    1058:	b.hi	10a4 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x788>  // b.pmore
    105c:	ldr	x1, [sp, #120]
    1060:	cbz	x1, 10b4 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x798>
    1064:	mov	x2, x1
    1068:	mov	x1, x24
    106c:	bl	0 <memcpy>
    1070:	ldr	x0, [x20, #24]
    1074:	ldr	x1, [sp, #120]
    1078:	add	x0, x0, x1
    107c:	str	x0, [x20, #24]
    1080:	b	10b4 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x798>
    1084:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1088:	add	x3, x3, #0x0
    108c:	mov	w2, #0x1b8                 	// #440
    1090:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1094:	add	x1, x1, #0x0
    1098:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    109c:	add	x0, x0, #0x0
    10a0:	bl	0 <__assert_fail>
    10a4:	mov	x1, x24
    10a8:	mov	x0, x20
    10ac:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    10b0:	mov	x20, x0
    10b4:	ldr	x1, [x20, #24]
    10b8:	ldr	x0, [x20, #16]
    10bc:	sub	x0, x0, x1
    10c0:	cmp	x0, #0x9
    10c4:	b.ls	10f0 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x7d4>  // b.plast
    10c8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    10cc:	add	x0, x0, #0x0
    10d0:	ldr	x2, [x0]
    10d4:	str	x2, [x1]
    10d8:	ldrh	w0, [x0, #8]
    10dc:	strh	w0, [x1, #8]
    10e0:	ldr	x0, [x20, #24]
    10e4:	add	x0, x0, #0xa
    10e8:	str	x0, [x20, #24]
    10ec:	b	1108 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x7ec>
    10f0:	mov	x2, #0xa                   	// #10
    10f4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    10f8:	add	x1, x1, #0x0
    10fc:	mov	x0, x20
    1100:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1104:	mov	x20, x0
    1108:	ldr	w1, [x21, #4]
    110c:	mov	x0, x20
    1110:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1114:	ldr	x2, [x0, #24]
    1118:	ldr	x1, [x0, #16]
    111c:	sub	x1, x1, x2
    1120:	cmp	x1, #0x11
    1124:	b.ls	1150 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x834>  // b.plast
    1128:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    112c:	add	x1, x1, #0x0
    1130:	ldp	x4, x5, [x1]
    1134:	stp	x4, x5, [x2]
    1138:	ldrh	w1, [x1, #16]
    113c:	strh	w1, [x2, #16]
    1140:	ldr	x1, [x0, #24]
    1144:	add	x1, x1, #0x12
    1148:	str	x1, [x0, #24]
    114c:	b	1160 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x844>
    1150:	mov	x2, #0x12                  	// #18
    1154:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1158:	add	x1, x1, #0x0
    115c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1160:	ldr	w1, [x21, #12]
    1164:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1168:	ldr	x1, [x0, #24]
    116c:	ldr	x2, [x0, #16]
    1170:	cmp	x1, x2
    1174:	b.cs	118c <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x870>  // b.hs, b.nlast
    1178:	add	x2, x1, #0x1
    117c:	str	x2, [x0, #24]
    1180:	mov	w0, #0xa                   	// #10
    1184:	strb	w0, [x1]
    1188:	b	e88 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x56c>
    118c:	mov	w1, #0xa                   	// #10
    1190:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    1194:	b	e88 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x56c>
    1198:	ldr	x0, [x28, #8]
    119c:	tbz	w0, #2, 11f4 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x8d8>
    11a0:	ldr	w2, [sp, #136]
    11a4:	mov	w0, w2
    11a8:	ldr	w1, [x22, #8]
    11ac:	cmp	x1, w2, uxtw
    11b0:	b.ls	125c <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x940>  // b.plast
    11b4:	add	x0, x0, x0, lsl #2
    11b8:	lsl	x19, x0, #2
    11bc:	ldr	x21, [x22]
    11c0:	add	x20, x21, x19
    11c4:	ldrh	w0, [x28, #2]
    11c8:	sub	w0, w0, #0x1
    11cc:	str	w0, [x21, x19]
    11d0:	ldr	w0, [x22, #312]
    11d4:	str	w0, [x20, #4]
    11d8:	str	wzr, [x20, #12]
    11dc:	mov	w0, #0x1                   	// #1
    11e0:	strb	w0, [x20, #16]
    11e4:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    11e8:	ldr	x0, [x0]
    11ec:	ldrb	w0, [x0]
    11f0:	cbnz	w0, 127c <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x960>
    11f4:	ldr	w0, [sp, #140]
    11f8:	cbz	w0, 1240 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x924>
    11fc:	ldr	x0, [x28, #8]
    1200:	tbz	w0, #19, 1684 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xd68>
    1204:	ubfx	w21, w0, #2, #1
    1208:	ldr	w1, [sp, #136]
    120c:	add	w21, w21, w1
    1210:	ldrh	w19, [x28, #2]
    1214:	mov	x1, #0x840000              	// #8650752
    1218:	tst	x0, x1
    121c:	b.ne	1694 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xd78>  // b.any
    1220:	mov	w19, w21
    1224:	ldr	w0, [x22, #8]
    1228:	cmp	x0, w21, uxtw
    122c:	b.ls	15c8 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xcac>  // b.plast
    1230:	ldr	w0, [x22, #12]
    1234:	cmp	x19, x0
    1238:	b.hi	15a8 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xc8c>  // b.pmore
    123c:	str	w21, [x22, #8]
    1240:	ldp	x19, x20, [sp, #16]
    1244:	ldp	x21, x22, [sp, #32]
    1248:	ldp	x23, x24, [sp, #48]
    124c:	ldp	x25, x26, [sp, #64]
    1250:	ldp	x27, x28, [sp, #80]
    1254:	ldp	x29, x30, [sp], #144
    1258:	ret
    125c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1260:	add	x3, x3, #0x0
    1264:	mov	w2, #0x95                  	// #149
    1268:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    126c:	add	x1, x1, #0x0
    1270:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1274:	add	x0, x0, #0x0
    1278:	bl	0 <__assert_fail>
    127c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1280:	add	x0, x0, #0x0
    1284:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    1288:	and	w0, w0, #0xff
    128c:	cbz	w0, 11f4 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x8d8>
    1290:	bl	0 <_ZN4llvm4dbgsEv>
    1294:	ldr	x2, [x0, #24]
    1298:	ldr	x1, [x0, #16]
    129c:	sub	x1, x1, x2
    12a0:	cmp	x1, #0x10
    12a4:	b.ls	12d0 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x9b4>  // b.plast
    12a8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    12ac:	add	x1, x1, #0x0
    12b0:	ldp	x4, x5, [x1]
    12b4:	stp	x4, x5, [x2]
    12b8:	ldrb	w1, [x1, #16]
    12bc:	strb	w1, [x2, #16]
    12c0:	ldr	x1, [x0, #24]
    12c4:	add	x1, x1, #0x11
    12c8:	str	x1, [x0, #24]
    12cc:	b	12e0 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x9c4>
    12d0:	mov	x2, #0x11                  	// #17
    12d4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    12d8:	add	x1, x1, #0x0
    12dc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    12e0:	ldrsw	x1, [x21, x19]
    12e4:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
    12e8:	ldr	x2, [x0, #24]
    12ec:	ldr	x1, [x0, #16]
    12f0:	sub	x1, x1, x2
    12f4:	cmp	x1, #0x9
    12f8:	b.ls	1324 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xa08>  // b.plast
    12fc:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1300:	add	x1, x1, #0x0
    1304:	ldr	x3, [x1]
    1308:	str	x3, [x2]
    130c:	ldrh	w1, [x1, #8]
    1310:	strh	w1, [x2, #8]
    1314:	ldr	x1, [x0, #24]
    1318:	add	x1, x1, #0xa
    131c:	str	x1, [x0, #24]
    1320:	b	1334 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xa18>
    1324:	mov	x2, #0xa                   	// #10
    1328:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    132c:	add	x1, x1, #0x0
    1330:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1334:	ldr	w1, [x20, #4]
    1338:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    133c:	ldr	x2, [x0, #24]
    1340:	ldr	x1, [x0, #16]
    1344:	sub	x1, x1, x2
    1348:	cmp	x1, #0x11
    134c:	b.ls	1378 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xa5c>  // b.plast
    1350:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1354:	add	x1, x1, #0x0
    1358:	ldp	x4, x5, [x1]
    135c:	stp	x4, x5, [x2]
    1360:	ldrh	w1, [x1, #16]
    1364:	strh	w1, [x2, #16]
    1368:	ldr	x1, [x0, #24]
    136c:	add	x1, x1, #0x12
    1370:	str	x1, [x0, #24]
    1374:	b	1388 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xa6c>
    1378:	mov	x2, #0x12                  	// #18
    137c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1380:	add	x1, x1, #0x0
    1384:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1388:	ldr	w1, [x20, #12]
    138c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1390:	ldr	x1, [x0, #24]
    1394:	ldr	x2, [x0, #16]
    1398:	cmp	x1, x2
    139c:	b.cs	13b4 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xa98>  // b.hs, b.nlast
    13a0:	add	x2, x1, #0x1
    13a4:	str	x2, [x0, #24]
    13a8:	mov	w0, #0xa                   	// #10
    13ac:	strb	w0, [x1]
    13b0:	b	11f4 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x8d8>
    13b4:	mov	w1, #0xa                   	// #10
    13b8:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    13bc:	b	11f4 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x8d8>
    13c0:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    13c4:	add	x3, x3, #0x0
    13c8:	mov	w2, #0x99                  	// #153
    13cc:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    13d0:	add	x1, x1, #0x0
    13d4:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    13d8:	add	x0, x0, #0x0
    13dc:	bl	0 <__assert_fail>
    13e0:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    13e4:	add	x3, x3, #0x0
    13e8:	mov	w2, #0x95                  	// #149
    13ec:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    13f0:	add	x1, x1, #0x0
    13f4:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    13f8:	add	x0, x0, #0x0
    13fc:	bl	0 <__assert_fail>
    1400:	mov	x2, #0x11                  	// #17
    1404:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1408:	add	x1, x1, #0x0
    140c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1410:	ldrsw	x1, [x24, x20, lsl #2]
    1414:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
    1418:	ldr	x2, [x0, #24]
    141c:	ldr	x1, [x0, #16]
    1420:	sub	x1, x1, x2
    1424:	cmp	x1, #0x9
    1428:	b.ls	1454 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xb38>  // b.plast
    142c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1430:	add	x1, x1, #0x0
    1434:	ldr	x3, [x1]
    1438:	str	x3, [x2]
    143c:	ldrh	w1, [x1, #8]
    1440:	strh	w1, [x2, #8]
    1444:	ldr	x1, [x0, #24]
    1448:	add	x1, x1, #0xa
    144c:	str	x1, [x0, #24]
    1450:	b	1464 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xb48>
    1454:	mov	x2, #0xa                   	// #10
    1458:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    145c:	add	x1, x1, #0x0
    1460:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1464:	ldr	w1, [x23, #4]
    1468:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    146c:	ldr	x2, [x0, #24]
    1470:	ldr	x1, [x0, #16]
    1474:	sub	x1, x1, x2
    1478:	cmp	x1, #0x11
    147c:	b.ls	14a8 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xb8c>  // b.plast
    1480:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1484:	add	x1, x1, #0x0
    1488:	ldp	x4, x5, [x1]
    148c:	stp	x4, x5, [x2]
    1490:	ldrh	w1, [x1, #16]
    1494:	strh	w1, [x2, #16]
    1498:	ldr	x1, [x0, #24]
    149c:	add	x1, x1, #0x12
    14a0:	str	x1, [x0, #24]
    14a4:	b	14b8 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xb9c>
    14a8:	mov	x2, #0x12                  	// #18
    14ac:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    14b0:	add	x1, x1, #0x0
    14b4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    14b8:	ldr	w1, [x23, #12]
    14bc:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    14c0:	ldr	x1, [x0, #24]
    14c4:	ldr	x2, [x0, #16]
    14c8:	cmp	x1, x2
    14cc:	b.cs	159c <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xc80>  // b.hs, b.nlast
    14d0:	add	x2, x1, #0x1
    14d4:	str	x2, [x0, #24]
    14d8:	mov	w0, #0xa                   	// #10
    14dc:	strb	w0, [x1]
    14e0:	add	w19, w19, #0x1
    14e4:	cmp	w19, w26
    14e8:	b.eq	1220 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x904>  // b.none
    14ec:	mov	w0, w19
    14f0:	ldr	w1, [x25, #24]
    14f4:	cmp	x1, w19, uxtw
    14f8:	b.ls	13c0 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xaa4>  // b.plast
    14fc:	ldr	x1, [x25, #16]
    1500:	lsl	x0, x0, #4
    1504:	ldrb	w0, [x1, x0]
    1508:	cmp	w0, #0x1
    150c:	b.ne	14e0 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xbc4>  // b.any
    1510:	mov	w20, w21
    1514:	ldr	w0, [x22, #8]
    1518:	cmp	x0, w21, uxtw
    151c:	b.ls	13e0 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xac4>  // b.plast
    1520:	add	x20, x20, x20, lsl #2
    1524:	ldr	x24, [x22]
    1528:	add	x23, x24, x20, lsl #2
    152c:	str	w19, [x24, x20, lsl #2]
    1530:	ldr	w0, [x22, #312]
    1534:	str	w0, [x23, #4]
    1538:	str	wzr, [x23, #12]
    153c:	strb	wzr, [x23, #16]
    1540:	add	w21, w21, #0x1
    1544:	ldrb	w0, [x27]
    1548:	cbz	w0, 14e0 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xbc4>
    154c:	mov	x0, x28
    1550:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    1554:	and	w0, w0, #0xff
    1558:	cbz	w0, 14e0 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xbc4>
    155c:	bl	0 <_ZN4llvm4dbgsEv>
    1560:	ldr	x2, [x0, #24]
    1564:	ldr	x1, [x0, #16]
    1568:	sub	x1, x1, x2
    156c:	cmp	x1, #0x10
    1570:	b.ls	1400 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xae4>  // b.plast
    1574:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1578:	add	x1, x1, #0x0
    157c:	ldp	x4, x5, [x1]
    1580:	stp	x4, x5, [x2]
    1584:	ldrb	w1, [x1, #16]
    1588:	strb	w1, [x2, #16]
    158c:	ldr	x1, [x0, #24]
    1590:	add	x1, x1, #0x11
    1594:	str	x1, [x0, #24]
    1598:	b	1410 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xaf4>
    159c:	mov	w1, #0xa                   	// #10
    15a0:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    15a4:	b	14e0 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xbc4>
    15a8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    15ac:	add	x3, x3, #0x0
    15b0:	mov	w2, #0x43                  	// #67
    15b4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    15b8:	add	x1, x1, #0x0
    15bc:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    15c0:	add	x0, x0, #0x0
    15c4:	bl	0 <__assert_fail>
    15c8:	cmp	x19, x0
    15cc:	b.ls	1240 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x924>  // b.plast
    15d0:	ldr	w1, [x22, #12]
    15d4:	cmp	x19, x1
    15d8:	b.hi	162c <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xd10>  // b.pmore
    15dc:	ldr	x2, [x22]
    15e0:	add	x0, x0, x0, lsl #2
    15e4:	add	x0, x2, x0, lsl #2
    15e8:	add	x1, x19, x19, lsl #2
    15ec:	add	x1, x2, x1, lsl #2
    15f0:	cmp	x0, x1
    15f4:	b.eq	1624 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xd08>  // b.none
    15f8:	str	wzr, [x0]
    15fc:	str	wzr, [x0, #4]
    1600:	strh	wzr, [x0, #8]
    1604:	str	wzr, [x0, #12]
    1608:	strb	wzr, [x0, #16]
    160c:	add	x0, x0, #0x14
    1610:	cmp	x1, x0
    1614:	b.ne	15f8 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xcdc>  // b.any
    1618:	ldr	w0, [x22, #12]
    161c:	cmp	x19, x0
    1620:	b.hi	1664 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xd48>  // b.pmore
    1624:	str	w21, [x22, #8]
    1628:	b	1240 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0x924>
    162c:	mov	x3, #0x14                  	// #20
    1630:	mov	x2, x19
    1634:	add	x1, x22, #0x10
    1638:	mov	x0, x22
    163c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1640:	ldr	x2, [x22]
    1644:	ldr	w0, [x22, #8]
    1648:	add	x0, x0, x0, lsl #2
    164c:	add	x0, x2, x0, lsl #2
    1650:	add	x1, x19, x19, lsl #2
    1654:	add	x1, x2, x1, lsl #2
    1658:	cmp	x0, x1
    165c:	b.ne	15f8 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xcdc>  // b.any
    1660:	b	1618 <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xcfc>
    1664:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1668:	add	x3, x3, #0x0
    166c:	mov	w2, #0x43                  	// #67
    1670:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1674:	add	x1, x1, #0x0
    1678:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    167c:	add	x0, x0, #0x0
    1680:	bl	0 <__assert_fail>
    1684:	ubfx	w0, w0, #2, #1
    1688:	ldr	w1, [sp, #136]
    168c:	add	w21, w0, w1
    1690:	ldrh	w19, [x28, #2]
    1694:	ldr	w0, [sp, #140]
    1698:	add	w26, w0, w19
    169c:	adrp	x27, 0 <_ZN4llvm9DebugFlagE>
    16a0:	ldr	x27, [x27]
    16a4:	adrp	x28, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    16a8:	add	x28, x28, #0x0
    16ac:	b	14ec <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj+0xbd0>

00000000000016b0 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj>:
    16b0:	stp	x29, x30, [sp, #-160]!
    16b4:	mov	x29, sp
    16b8:	stp	x19, x20, [sp, #16]
    16bc:	stp	x21, x22, [sp, #32]
    16c0:	stp	x23, x24, [sp, #48]
    16c4:	stp	x25, x26, [sp, #64]
    16c8:	stp	x27, x28, [sp, #80]
    16cc:	str	x0, [sp, #136]
    16d0:	mov	x22, x1
    16d4:	ldr	x0, [x0, #8]
    16d8:	ldr	w28, [x2]
    16dc:	ldr	w1, [x0, #24]
    16e0:	cmp	w28, w1
    16e4:	b.cs	17c4 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x114>  // b.hs, b.nlast
    16e8:	mov	x21, x2
    16ec:	mov	w25, w3
    16f0:	ubfiz	x28, x28, #6, #32
    16f4:	ldr	x0, [x0]
    16f8:	add	x28, x0, x28
    16fc:	ldrh	w2, [x28, #2]
    1700:	ldrb	w0, [x28, #4]
    1704:	sub	w0, w2, w0
    1708:	str	w0, [sp, #144]
    170c:	ldr	x1, [x28, #24]
    1710:	cbz	x1, 17e4 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x134>
    1714:	ldrh	w0, [x1]
    1718:	cbz	w0, 17ec <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x13c>
    171c:	str	wzr, [sp, #96]
    1720:	ldr	w0, [sp, #96]
    1724:	add	w0, w0, #0x1
    1728:	str	w0, [sp, #96]
    172c:	ldrh	w0, [x1, w0, uxtw #1]
    1730:	cbnz	w0, 1720 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x70>
    1734:	ldr	x0, [x28, #8]
    1738:	ubfx	w0, w0, #2, #1
    173c:	ldr	w1, [sp, #144]
    1740:	sub	w1, w1, w0
    1744:	str	w1, [sp, #144]
    1748:	ldr	w0, [x21, #24]
    174c:	sub	w0, w0, w2
    1750:	str	w0, [sp, #108]
    1754:	ldr	w2, [sp, #96]
    1758:	add	w1, w1, w2
    175c:	str	w1, [sp, #148]
    1760:	add	w20, w1, w0
    1764:	add	x2, x22, #0x60
    1768:	str	x2, [sp, #152]
    176c:	add	w19, w1, w0
    1770:	ldr	w0, [x22, #104]
    1774:	cmp	x19, x0
    1778:	b.cs	1814 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x164>  // b.hs, b.nlast
    177c:	ldr	w0, [x22, #108]
    1780:	cmp	x19, x0
    1784:	b.hi	17f4 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x144>  // b.pmore
    1788:	str	w20, [x22, #104]
    178c:	ldrb	w19, [x28, #4]
    1790:	ldr	w0, [sp, #144]
    1794:	add	w1, w0, w19
    1798:	str	w1, [sp, #112]
    179c:	mov	w24, #0x0                   	// #0
    17a0:	mov	w20, #0x0                   	// #0
    17a4:	cbz	w0, 18b8 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x208>
    17a8:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    17ac:	ldr	x0, [x0]
    17b0:	str	x0, [sp, #120]
    17b4:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    17b8:	add	x0, x0, #0x0
    17bc:	str	x0, [sp, #128]
    17c0:	b	19c0 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x310>
    17c4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    17c8:	add	x3, x3, #0x0
    17cc:	mov	w2, #0x2d                  	// #45
    17d0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    17d4:	add	x1, x1, #0x0
    17d8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    17dc:	add	x0, x0, #0x0
    17e0:	bl	0 <__assert_fail>
    17e4:	str	wzr, [sp, #96]
    17e8:	b	1734 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x84>
    17ec:	str	wzr, [sp, #96]
    17f0:	b	1734 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x84>
    17f4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    17f8:	add	x3, x3, #0x0
    17fc:	mov	w2, #0x43                  	// #67
    1800:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1804:	add	x1, x1, #0x0
    1808:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    180c:	add	x0, x0, #0x0
    1810:	bl	0 <__assert_fail>
    1814:	b.ls	178c <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0xdc>  // b.plast
    1818:	ldr	w1, [x22, #108]
    181c:	cmp	x19, x1
    1820:	b.hi	1868 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x1b8>  // b.pmore
    1824:	ldr	x1, [x22, #96]
    1828:	add	x0, x1, x0, lsl #4
    182c:	add	x1, x1, x19, lsl #4
    1830:	cmp	x0, x1
    1834:	b.eq	1860 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x1b0>  // b.none
    1838:	str	wzr, [x0]
    183c:	str	wzr, [x0, #4]
    1840:	strh	wzr, [x0, #8]
    1844:	str	wzr, [x0, #12]
    1848:	add	x0, x0, #0x10
    184c:	cmp	x0, x1
    1850:	b.ne	1838 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x188>  // b.any
    1854:	ldr	w0, [x22, #108]
    1858:	cmp	x19, x0
    185c:	b.hi	1898 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x1e8>  // b.pmore
    1860:	str	w20, [x22, #104]
    1864:	b	178c <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0xdc>
    1868:	mov	x3, #0x10                  	// #16
    186c:	mov	x2, x19
    1870:	add	x1, x22, #0x70
    1874:	ldr	x0, [sp, #152]
    1878:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    187c:	ldr	x1, [x22, #96]
    1880:	ldr	w0, [x22, #104]
    1884:	add	x0, x1, x0, lsl #4
    1888:	add	x1, x1, x19, lsl #4
    188c:	cmp	x0, x1
    1890:	b.ne	1838 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x188>  // b.any
    1894:	b	1854 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x1a4>
    1898:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    189c:	add	x3, x3, #0x0
    18a0:	mov	w2, #0x43                  	// #67
    18a4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    18a8:	add	x1, x1, #0x0
    18ac:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    18b0:	add	x0, x0, #0x0
    18b4:	bl	0 <__assert_fail>
    18b8:	ldr	w20, [sp, #144]
    18bc:	ldr	w0, [sp, #96]
    18c0:	cbz	w0, 1ce8 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x638>
    18c4:	mov	x19, #0x0                   	// #0
    18c8:	adrp	x27, 0 <_ZN4llvm9DebugFlagE>
    18cc:	ldr	x27, [x27]
    18d0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    18d4:	add	x0, x0, #0x0
    18d8:	str	x0, [sp, #112]
    18dc:	b	1c40 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x590>
    18e0:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    18e4:	add	x3, x3, #0x0
    18e8:	mov	w2, #0x99                  	// #153
    18ec:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    18f0:	add	x1, x1, #0x0
    18f4:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    18f8:	add	x0, x0, #0x0
    18fc:	bl	0 <__assert_fail>
    1900:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1904:	add	x3, x3, #0x0
    1908:	mov	w2, #0x95                  	// #149
    190c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1910:	add	x1, x1, #0x0
    1914:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1918:	add	x0, x0, #0x0
    191c:	bl	0 <__assert_fail>
    1920:	mov	x2, #0x11                  	// #17
    1924:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1928:	add	x1, x1, #0x0
    192c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1930:	ldrsw	x1, [x27, x23]
    1934:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
    1938:	ldr	x2, [x0, #24]
    193c:	ldr	x1, [x0, #16]
    1940:	sub	x1, x1, x2
    1944:	cmp	x1, #0xa
    1948:	b.ls	1974 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x2c4>  // b.plast
    194c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1950:	add	x1, x1, #0x0
    1954:	ldr	x3, [x1]
    1958:	str	x3, [x2]
    195c:	ldur	w1, [x1, #7]
    1960:	stur	w1, [x2, #7]
    1964:	ldr	x1, [x0, #24]
    1968:	add	x1, x1, #0xb
    196c:	str	x1, [x0, #24]
    1970:	b	1984 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x2d4>
    1974:	mov	x2, #0xb                   	// #11
    1978:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    197c:	add	x1, x1, #0x0
    1980:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1984:	ldr	w1, [x26, #4]
    1988:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    198c:	ldr	x1, [x0, #24]
    1990:	ldr	x2, [x0, #16]
    1994:	cmp	x1, x2
    1998:	b.cs	1a6c <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x3bc>  // b.hs, b.nlast
    199c:	add	x2, x1, #0x1
    19a0:	str	x2, [x0, #24]
    19a4:	mov	w0, #0xa                   	// #10
    19a8:	strb	w0, [x1]
    19ac:	add	w24, w24, #0x1
    19b0:	add	w19, w19, #0x1
    19b4:	ldr	w0, [sp, #112]
    19b8:	cmp	w0, w19
    19bc:	b.eq	18bc <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x20c>  // b.none
    19c0:	mov	w0, w19
    19c4:	ldr	w1, [x21, #24]
    19c8:	cmp	x1, w19, uxtw
    19cc:	b.ls	18e0 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x230>  // b.plast
    19d0:	ldr	x1, [x21, #16]
    19d4:	lsl	x0, x0, #4
    19d8:	ldrb	w0, [x1, x0]
    19dc:	cmp	w0, #0x1
    19e0:	b.ne	19ac <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x2fc>  // b.any
    19e4:	mov	w23, w20
    19e8:	ldr	w0, [x22, #104]
    19ec:	cmp	x0, w20, uxtw
    19f0:	b.ls	1900 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x250>  // b.plast
    19f4:	lsl	x23, x23, #4
    19f8:	ldr	x27, [x22, #96]
    19fc:	add	x26, x27, x23
    1a00:	str	w19, [x27, x23]
    1a04:	str	w24, [x26, #4]
    1a08:	str	w25, [x26, #12]
    1a0c:	add	w20, w20, #0x1
    1a10:	ldr	x0, [sp, #120]
    1a14:	ldrb	w0, [x0]
    1a18:	cbz	w0, 19ac <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x2fc>
    1a1c:	ldr	x0, [sp, #128]
    1a20:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    1a24:	and	w0, w0, #0xff
    1a28:	cbz	w0, 19ac <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x2fc>
    1a2c:	bl	0 <_ZN4llvm4dbgsEv>
    1a30:	ldr	x2, [x0, #24]
    1a34:	ldr	x1, [x0, #16]
    1a38:	sub	x1, x1, x2
    1a3c:	cmp	x1, #0x10
    1a40:	b.ls	1920 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x270>  // b.plast
    1a44:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1a48:	add	x1, x1, #0x0
    1a4c:	ldp	x4, x5, [x1]
    1a50:	stp	x4, x5, [x2]
    1a54:	ldrb	w1, [x1, #16]
    1a58:	strb	w1, [x2, #16]
    1a5c:	ldr	x1, [x0, #24]
    1a60:	add	x1, x1, #0x11
    1a64:	str	x1, [x0, #24]
    1a68:	b	1930 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x280>
    1a6c:	mov	w1, #0xa                   	// #10
    1a70:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    1a74:	b	19ac <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x2fc>
    1a78:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1a7c:	add	x3, x3, #0x0
    1a80:	mov	w2, #0x95                  	// #149
    1a84:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1a88:	add	x1, x1, #0x0
    1a8c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1a90:	add	x0, x0, #0x0
    1a94:	bl	0 <__assert_fail>
    1a98:	mov	x2, #0x11                  	// #17
    1a9c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1aa0:	add	x1, x1, #0x0
    1aa4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1aa8:	ldr	w1, [x26, x23]
    1aac:	mvn	w1, w1
    1ab0:	sxtw	x1, w1
    1ab4:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
    1ab8:	ldr	x2, [x0, #24]
    1abc:	ldr	x1, [x0, #16]
    1ac0:	sub	x1, x1, x2
    1ac4:	cmp	x1, #0xa
    1ac8:	b.ls	1af4 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x444>  // b.plast
    1acc:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1ad0:	add	x1, x1, #0x0
    1ad4:	ldr	x3, [x1]
    1ad8:	str	x3, [x2]
    1adc:	ldur	w1, [x1, #7]
    1ae0:	stur	w1, [x2, #7]
    1ae4:	ldr	x1, [x0, #24]
    1ae8:	add	x1, x1, #0xb
    1aec:	str	x1, [x0, #24]
    1af0:	b	1b04 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x454>
    1af4:	mov	x2, #0xb                   	// #11
    1af8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1afc:	add	x1, x1, #0x0
    1b00:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1b04:	ldr	w1, [x24, #4]
    1b08:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1b0c:	mov	x23, x0
    1b10:	ldr	x1, [x0, #24]
    1b14:	ldr	x0, [x0, #16]
    1b18:	sub	x0, x0, x1
    1b1c:	cmp	x0, #0xc
    1b20:	b.ls	1b4c <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x49c>  // b.plast
    1b24:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1b28:	add	x0, x0, #0x0
    1b2c:	ldr	x2, [x0]
    1b30:	str	x2, [x1]
    1b34:	ldur	x0, [x0, #5]
    1b38:	stur	x0, [x1, #5]
    1b3c:	ldr	x0, [x23, #24]
    1b40:	add	x0, x0, #0xd
    1b44:	str	x0, [x23, #24]
    1b48:	b	1b64 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x4b4>
    1b4c:	mov	x2, #0xd                   	// #13
    1b50:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1b54:	add	x1, x1, #0x0
    1b58:	mov	x0, x23
    1b5c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1b60:	mov	x23, x0
    1b64:	ldr	x0, [sp, #136]
    1b68:	ldr	x1, [x0, #16]
    1b6c:	ldrh	w0, [x24, #8]
    1b70:	ldr	x2, [x1, #64]
    1b74:	ldr	w3, [x1, #8]
    1b78:	cmp	w0, w3
    1b7c:	b.cs	1bdc <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x52c>  // b.hs, b.nlast
    1b80:	ldr	x1, [x1]
    1b84:	ubfiz	x3, x0, #1, #16
    1b88:	add	x0, x3, w0, uxth
    1b8c:	lsl	x0, x0, #3
    1b90:	ldr	w24, [x1, x0]
    1b94:	adds	x24, x2, x24
    1b98:	b.eq	1c10 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x560>  // b.none
    1b9c:	mov	x0, x24
    1ba0:	bl	0 <strlen>
    1ba4:	mov	x26, x0
    1ba8:	ldr	x0, [x23, #24]
    1bac:	ldr	x1, [x23, #16]
    1bb0:	sub	x1, x1, x0
    1bb4:	cmp	x26, x1
    1bb8:	b.hi	1bfc <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x54c>  // b.pmore
    1bbc:	cbz	x26, 1c10 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x560>
    1bc0:	mov	x2, x26
    1bc4:	mov	x1, x24
    1bc8:	bl	0 <memcpy>
    1bcc:	ldr	x0, [x23, #24]
    1bd0:	add	x26, x0, x26
    1bd4:	str	x26, [x23, #24]
    1bd8:	b	1c10 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x560>
    1bdc:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1be0:	add	x3, x3, #0x0
    1be4:	mov	w2, #0x1b8                 	// #440
    1be8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1bec:	add	x1, x1, #0x0
    1bf0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1bf4:	add	x0, x0, #0x0
    1bf8:	bl	0 <__assert_fail>
    1bfc:	mov	x2, x26
    1c00:	mov	x1, x24
    1c04:	mov	x0, x23
    1c08:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1c0c:	mov	x23, x0
    1c10:	ldr	x0, [x23, #24]
    1c14:	ldr	x1, [x23, #16]
    1c18:	cmp	x0, x1
    1c1c:	b.cs	1cd8 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x628>  // b.hs, b.nlast
    1c20:	add	x1, x0, #0x1
    1c24:	str	x1, [x23, #24]
    1c28:	mov	w1, #0xa                   	// #10
    1c2c:	strb	w1, [x0]
    1c30:	add	x19, x19, #0x1
    1c34:	ldr	w0, [sp, #96]
    1c38:	cmp	w0, w19
    1c3c:	b.ls	1ce8 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x638>  // b.plast
    1c40:	add	w23, w20, w19
    1c44:	ldr	w0, [x22, #104]
    1c48:	cmp	x23, x0
    1c4c:	b.cs	1a78 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x3c8>  // b.hs, b.nlast
    1c50:	lsl	x23, x23, #4
    1c54:	ldr	x26, [x22, #96]
    1c58:	add	x24, x26, x23
    1c5c:	mvn	w0, w19
    1c60:	str	w0, [x26, x23]
    1c64:	ldr	w0, [sp, #144]
    1c68:	add	w0, w0, w19
    1c6c:	str	w0, [x24, #4]
    1c70:	ldr	x0, [x28, #24]
    1c74:	ldrh	w0, [x0, x19, lsl #1]
    1c78:	strh	w0, [x24, #8]
    1c7c:	str	w25, [x24, #12]
    1c80:	ldrb	w0, [x27]
    1c84:	cbz	w0, 1c30 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x580>
    1c88:	ldr	x0, [sp, #112]
    1c8c:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    1c90:	and	w0, w0, #0xff
    1c94:	cbz	w0, 1c30 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x580>
    1c98:	bl	0 <_ZN4llvm4dbgsEv>
    1c9c:	ldr	x2, [x0, #24]
    1ca0:	ldr	x1, [x0, #16]
    1ca4:	sub	x1, x1, x2
    1ca8:	cmp	x1, #0x10
    1cac:	b.ls	1a98 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x3e8>  // b.plast
    1cb0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1cb4:	add	x1, x1, #0x0
    1cb8:	ldp	x4, x5, [x1]
    1cbc:	stp	x4, x5, [x2]
    1cc0:	ldrb	w1, [x1, #16]
    1cc4:	strb	w1, [x2, #16]
    1cc8:	ldr	x1, [x0, #24]
    1ccc:	add	x1, x1, #0x11
    1cd0:	str	x1, [x0, #24]
    1cd4:	b	1aa8 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x3f8>
    1cd8:	mov	w1, #0xa                   	// #10
    1cdc:	mov	x0, x23
    1ce0:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    1ce4:	b	1c30 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x580>
    1ce8:	ldr	w0, [sp, #96]
    1cec:	add	w20, w0, w20
    1cf0:	ldr	x1, [x28, #8]
    1cf4:	mov	w0, #0x0                   	// #0
    1cf8:	tbz	w1, #18, 1d08 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x658>
    1cfc:	mov	x0, #0x880000              	// #8912896
    1d00:	tst	x1, x0
    1d04:	cset	w0, eq  // eq = none
    1d08:	ldrh	w28, [x28, #2]
    1d0c:	ldr	w1, [sp, #108]
    1d10:	cmp	w1, #0x0
    1d14:	ccmp	w0, #0x0, #0x0, ne  // ne = any
    1d18:	b.ne	1ee4 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x834>  // b.any
    1d1c:	mov	w19, w28
    1d20:	mov	w23, #0x0                   	// #0
    1d24:	ldr	w0, [sp, #148]
    1d28:	sub	w28, w0, w28
    1d2c:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    1d30:	ldr	x0, [x0]
    1d34:	str	x0, [sp, #96]
    1d38:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1d3c:	add	x0, x0, #0x0
    1d40:	str	x0, [sp, #112]
    1d44:	b	1e28 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x778>
    1d48:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1d4c:	add	x3, x3, #0x0
    1d50:	mov	w2, #0x99                  	// #153
    1d54:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1d58:	add	x1, x1, #0x0
    1d5c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1d60:	add	x0, x0, #0x0
    1d64:	bl	0 <__assert_fail>
    1d68:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1d6c:	add	x3, x3, #0x0
    1d70:	mov	w2, #0x95                  	// #149
    1d74:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1d78:	add	x1, x1, #0x0
    1d7c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1d80:	add	x0, x0, #0x0
    1d84:	bl	0 <__assert_fail>
    1d88:	mov	x2, #0x11                  	// #17
    1d8c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1d90:	add	x1, x1, #0x0
    1d94:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1d98:	ldrsw	x1, [x27, x24]
    1d9c:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
    1da0:	ldr	x2, [x0, #24]
    1da4:	ldr	x1, [x0, #16]
    1da8:	sub	x1, x1, x2
    1dac:	cmp	x1, #0xa
    1db0:	b.ls	1ddc <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x72c>  // b.plast
    1db4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1db8:	add	x1, x1, #0x0
    1dbc:	ldr	x3, [x1]
    1dc0:	str	x3, [x2]
    1dc4:	ldur	w1, [x1, #7]
    1dc8:	stur	w1, [x2, #7]
    1dcc:	ldr	x1, [x0, #24]
    1dd0:	add	x1, x1, #0xb
    1dd4:	str	x1, [x0, #24]
    1dd8:	b	1dec <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x73c>
    1ddc:	mov	x2, #0xb                   	// #11
    1de0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1de4:	add	x1, x1, #0x0
    1de8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1dec:	ldr	w1, [x26, #4]
    1df0:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    1df4:	ldr	x1, [x0, #24]
    1df8:	ldr	x2, [x0, #16]
    1dfc:	cmp	x1, x2
    1e00:	b.cs	1ed8 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x828>  // b.hs, b.nlast
    1e04:	add	x2, x1, #0x1
    1e08:	str	x2, [x0, #24]
    1e0c:	mov	w0, #0xa                   	// #10
    1e10:	strb	w0, [x1]
    1e14:	add	w23, w23, #0x1
    1e18:	add	w19, w19, #0x1
    1e1c:	ldr	w0, [sp, #108]
    1e20:	cmp	w0, w23
    1e24:	b.ls	1ee4 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x834>  // b.plast
    1e28:	mov	w0, w19
    1e2c:	ldr	w1, [x21, #24]
    1e30:	cmp	x1, w19, uxtw
    1e34:	b.ls	1d48 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x698>  // b.plast
    1e38:	ldr	x1, [x21, #16]
    1e3c:	lsl	x0, x0, #4
    1e40:	ldrb	w0, [x1, x0]
    1e44:	cmp	w0, #0x1
    1e48:	b.ne	1e14 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x764>  // b.any
    1e4c:	mov	w24, w20
    1e50:	ldr	w0, [x22, #104]
    1e54:	cmp	x0, w20, uxtw
    1e58:	b.ls	1d68 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x6b8>  // b.plast
    1e5c:	lsl	x24, x24, #4
    1e60:	ldr	x27, [x22, #96]
    1e64:	add	x26, x27, x24
    1e68:	str	w19, [x27, x24]
    1e6c:	add	w0, w28, w19
    1e70:	str	w0, [x26, #4]
    1e74:	str	w25, [x26, #12]
    1e78:	add	w20, w20, #0x1
    1e7c:	ldr	x0, [sp, #96]
    1e80:	ldrb	w0, [x0]
    1e84:	cbz	w0, 1e14 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x764>
    1e88:	ldr	x0, [sp, #112]
    1e8c:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    1e90:	and	w0, w0, #0xff
    1e94:	cbz	w0, 1e14 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x764>
    1e98:	bl	0 <_ZN4llvm4dbgsEv>
    1e9c:	ldr	x2, [x0, #24]
    1ea0:	ldr	x1, [x0, #16]
    1ea4:	sub	x1, x1, x2
    1ea8:	cmp	x1, #0x10
    1eac:	b.ls	1d88 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x6d8>  // b.plast
    1eb0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1eb4:	add	x1, x1, #0x0
    1eb8:	ldp	x4, x5, [x1]
    1ebc:	stp	x4, x5, [x2]
    1ec0:	ldrb	w1, [x1, #16]
    1ec4:	strb	w1, [x2, #16]
    1ec8:	ldr	x1, [x0, #24]
    1ecc:	add	x1, x1, #0x11
    1ed0:	str	x1, [x0, #24]
    1ed4:	b	1d98 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x6e8>
    1ed8:	mov	w1, #0xa                   	// #10
    1edc:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    1ee0:	b	1e14 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x764>
    1ee4:	mov	w19, w20
    1ee8:	ldr	w0, [x22, #104]
    1eec:	cmp	x0, w20, uxtw
    1ef0:	b.ls	1f40 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x890>  // b.plast
    1ef4:	ldr	w0, [x22, #108]
    1ef8:	cmp	x19, x0
    1efc:	b.hi	1f20 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x870>  // b.pmore
    1f00:	str	w20, [x22, #104]
    1f04:	ldp	x19, x20, [sp, #16]
    1f08:	ldp	x21, x22, [sp, #32]
    1f0c:	ldp	x23, x24, [sp, #48]
    1f10:	ldp	x25, x26, [sp, #64]
    1f14:	ldp	x27, x28, [sp, #80]
    1f18:	ldp	x29, x30, [sp], #160
    1f1c:	ret
    1f20:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1f24:	add	x3, x3, #0x0
    1f28:	mov	w2, #0x43                  	// #67
    1f2c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1f30:	add	x1, x1, #0x0
    1f34:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1f38:	add	x0, x0, #0x0
    1f3c:	bl	0 <__assert_fail>
    1f40:	cmp	x19, x0
    1f44:	b.ls	1f04 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x854>  // b.plast
    1f48:	ldr	w1, [x22, #108]
    1f4c:	cmp	x19, x1
    1f50:	b.hi	1f98 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x8e8>  // b.pmore
    1f54:	ldr	x1, [x22, #96]
    1f58:	add	x0, x1, x0, lsl #4
    1f5c:	add	x1, x1, x19, lsl #4
    1f60:	cmp	x0, x1
    1f64:	b.eq	1f90 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x8e0>  // b.none
    1f68:	str	wzr, [x0]
    1f6c:	str	wzr, [x0, #4]
    1f70:	strh	wzr, [x0, #8]
    1f74:	str	wzr, [x0, #12]
    1f78:	add	x0, x0, #0x10
    1f7c:	cmp	x1, x0
    1f80:	b.ne	1f68 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x8b8>  // b.any
    1f84:	ldr	w0, [x22, #108]
    1f88:	cmp	x19, x0
    1f8c:	b.hi	1fc8 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x918>  // b.pmore
    1f90:	str	w20, [x22, #104]
    1f94:	b	1f04 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x854>
    1f98:	mov	x3, #0x10                  	// #16
    1f9c:	mov	x2, x19
    1fa0:	add	x1, x22, #0x70
    1fa4:	ldr	x0, [sp, #152]
    1fa8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    1fac:	ldr	x1, [x22, #96]
    1fb0:	ldr	w0, [x22, #104]
    1fb4:	add	x0, x1, x0, lsl #4
    1fb8:	add	x1, x1, x19, lsl #4
    1fbc:	cmp	x0, x1
    1fc0:	b.ne	1f68 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x8b8>  // b.any
    1fc4:	b	1f84 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj+0x8d4>
    1fc8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1fcc:	add	x3, x3, #0x0
    1fd0:	mov	w2, #0x43                  	// #67
    1fd4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1fd8:	add	x1, x1, #0x0
    1fdc:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    1fe0:	add	x0, x0, #0x0
    1fe4:	bl	0 <__assert_fail>

0000000000001fe8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE>:
    1fe8:	stp	x29, x30, [sp, #-416]!
    1fec:	mov	x29, sp
    1ff0:	stp	x19, x20, [sp, #16]
    1ff4:	stp	x21, x22, [sp, #32]
    1ff8:	stp	x23, x24, [sp, #48]
    1ffc:	stp	x25, x26, [sp, #64]
    2000:	stp	x27, x28, [sp, #80]
    2004:	str	x0, [sp, #120]
    2008:	str	x1, [sp, #104]
    200c:	ldr	x28, [x2, #152]
    2010:	str	xzr, [sp, #264]
    2014:	str	xzr, [sp, #272]
    2018:	str	xzr, [sp, #280]
    201c:	str	xzr, [sp, #232]
    2020:	str	wzr, [sp, #256]
    2024:	str	xzr, [sp, #240]
    2028:	str	wzr, [sp, #248]
    202c:	str	wzr, [sp, #252]
    2030:	ldr	w25, [x28, #48]
    2034:	str	w25, [sp, #224]
    2038:	cbz	w25, 208c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xa4>
    203c:	mov	x20, x2
    2040:	mov	x27, x3
    2044:	mov	x26, x4
    2048:	cmp	w25, #0x40
    204c:	b.hi	20ac <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xc4>  // b.pmore
    2050:	str	xzr, [sp, #216]
    2054:	ldr	x0, [sp, #104]
    2058:	ldrh	w0, [x0, #12]
    205c:	str	w0, [sp, #128]
    2060:	cbz	w0, 2bc0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xbd8>
    2064:	mov	x19, #0x0                   	// #0
    2068:	str	wzr, [sp, #132]
    206c:	mov	w0, #0x1                   	// #1
    2070:	str	w0, [sp, #116]
    2074:	add	x22, sp, #0x120
    2078:	add	x0, sp, #0x108
    207c:	str	x0, [sp, #136]
    2080:	str	w25, [sp, #152]
    2084:	mov	x25, x20
    2088:	b	2730 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x748>
    208c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2090:	add	x3, x3, #0x0
    2094:	mov	w2, #0x117                 	// #279
    2098:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    209c:	add	x1, x1, #0x0
    20a0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    20a4:	add	x0, x0, #0x0
    20a8:	bl	0 <__assert_fail>
    20ac:	mov	w2, #0x0                   	// #0
    20b0:	mov	x1, #0x0                   	// #0
    20b4:	add	x0, sp, #0xd8
    20b8:	bl	0 <_ZN4llvm5APInt12initSlowCaseEmb>
    20bc:	b	2054 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x6c>
    20c0:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    20c4:	add	x3, x3, #0x0
    20c8:	mov	w2, #0x154                 	// #340
    20cc:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    20d0:	add	x1, x1, #0x0
    20d4:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    20d8:	add	x0, x0, #0x0
    20dc:	bl	0 <__assert_fail>
    20e0:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    20e4:	add	x3, x3, #0x0
    20e8:	mov	w2, #0x156                 	// #342
    20ec:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    20f0:	add	x1, x1, #0x0
    20f4:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    20f8:	add	x0, x0, #0x0
    20fc:	bl	0 <__assert_fail>
    2100:	bl	0 <_ZN4llvm9WithColor7warningEv>
    2104:	mov	x21, x0
    2108:	ldr	x1, [x0, #24]
    210c:	ldr	x0, [x0, #16]
    2110:	sub	x0, x0, x1
    2114:	cmp	x0, #0x3b
    2118:	b.ls	215c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x174>  // b.plast
    211c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2120:	add	x0, x0, #0x0
    2124:	ldp	x2, x3, [x0]
    2128:	stp	x2, x3, [x1]
    212c:	ldp	x2, x3, [x0, #16]
    2130:	stp	x2, x3, [x1, #16]
    2134:	ldp	x2, x3, [x0, #32]
    2138:	stp	x2, x3, [x1, #32]
    213c:	ldr	x2, [x0, #48]
    2140:	str	x2, [x1, #48]
    2144:	ldr	w0, [x0, #56]
    2148:	str	w0, [x1, #56]
    214c:	ldr	x0, [x21, #24]
    2150:	add	x0, x0, #0x3c
    2154:	str	x0, [x21, #24]
    2158:	b	2174 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x18c>
    215c:	mov	x2, #0x3c                  	// #60
    2160:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2164:	add	x1, x1, #0x0
    2168:	mov	x0, x21
    216c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2170:	mov	x21, x0
    2174:	ldr	x23, [x24, x20]
    2178:	cbz	x23, 21d0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1e8>
    217c:	mov	x0, x23
    2180:	bl	0 <strlen>
    2184:	mov	x20, x0
    2188:	ldr	x0, [x21, #24]
    218c:	ldr	x1, [x21, #16]
    2190:	sub	x1, x1, x0
    2194:	cmp	x20, x1
    2198:	b.hi	21bc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1d4>  // b.pmore
    219c:	cbz	x20, 21d0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1e8>
    21a0:	mov	x2, x20
    21a4:	mov	x1, x23
    21a8:	bl	0 <memcpy>
    21ac:	ldr	x0, [x21, #24]
    21b0:	add	x20, x0, x20
    21b4:	str	x20, [x21, #24]
    21b8:	b	21d0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1e8>
    21bc:	mov	x2, x20
    21c0:	mov	x1, x23
    21c4:	mov	x0, x21
    21c8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    21cc:	mov	x21, x0
    21d0:	ldr	x0, [x21, #24]
    21d4:	ldr	x1, [x21, #16]
    21d8:	cmp	x1, x0
    21dc:	b.eq	21f8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x210>  // b.none
    21e0:	mov	w1, #0xa                   	// #10
    21e4:	strb	w1, [x0]
    21e8:	ldr	x0, [x21, #24]
    21ec:	add	x0, x0, #0x1
    21f0:	str	x0, [x21, #24]
    21f4:	b	220c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x224>
    21f8:	mov	x2, #0x1                   	// #1
    21fc:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2200:	add	x1, x1, #0x0
    2204:	mov	x0, x21
    2208:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    220c:	bl	0 <_ZN4llvm9WithColor4noteEv>
    2210:	mov	x20, x0
    2214:	ldr	x1, [x0, #24]
    2218:	ldr	x0, [x0, #16]
    221c:	sub	x0, x0, x1
    2220:	cmp	x0, #0x19
    2224:	b.ls	2258 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x270>  // b.plast
    2228:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    222c:	add	x0, x0, #0x0
    2230:	ldp	x2, x3, [x0]
    2234:	stp	x2, x3, [x1]
    2238:	ldr	x2, [x0, #16]
    223c:	str	x2, [x1, #16]
    2240:	ldrh	w0, [x0, #24]
    2244:	strh	w0, [x1, #24]
    2248:	ldr	x0, [x20, #24]
    224c:	add	x0, x0, #0x1a
    2250:	str	x0, [x20, #24]
    2254:	b	2270 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x288>
    2258:	mov	x2, #0x1a                  	// #26
    225c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2260:	add	x1, x1, #0x0
    2264:	mov	x0, x20
    2268:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    226c:	mov	x20, x0
    2270:	ldr	x0, [sp, #104]
    2274:	ldr	x23, [x0]
    2278:	cbz	x23, 22d0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x2e8>
    227c:	mov	x0, x23
    2280:	bl	0 <strlen>
    2284:	mov	x21, x0
    2288:	ldr	x0, [x20, #24]
    228c:	ldr	x1, [x20, #16]
    2290:	sub	x1, x1, x0
    2294:	cmp	x21, x1
    2298:	b.hi	22bc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x2d4>  // b.pmore
    229c:	cbz	x21, 22d0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x2e8>
    22a0:	mov	x2, x21
    22a4:	mov	x1, x23
    22a8:	bl	0 <memcpy>
    22ac:	ldr	x0, [x20, #24]
    22b0:	add	x21, x0, x21
    22b4:	str	x21, [x20, #24]
    22b8:	b	22d0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x2e8>
    22bc:	mov	x2, x21
    22c0:	mov	x1, x23
    22c4:	mov	x0, x20
    22c8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    22cc:	mov	x20, x0
    22d0:	ldr	x1, [x20, #24]
    22d4:	ldr	x0, [x20, #16]
    22d8:	sub	x0, x0, x1
    22dc:	cmp	x0, #0xe
    22e0:	b.ls	230c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x324>  // b.plast
    22e4:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    22e8:	add	x0, x0, #0x0
    22ec:	ldr	x2, [x0]
    22f0:	str	x2, [x1]
    22f4:	ldur	x0, [x0, #7]
    22f8:	stur	x0, [x1, #7]
    22fc:	ldr	x0, [x20, #24]
    2300:	add	x0, x0, #0xf
    2304:	str	x0, [x20, #24]
    2308:	b	2324 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x33c>
    230c:	mov	x2, #0xf                   	// #15
    2310:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2314:	add	x1, x1, #0x0
    2318:	mov	x0, x20
    231c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2320:	mov	x20, x0
    2324:	mov	x1, x19
    2328:	mov	x0, x20
    232c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    2330:	ldr	x2, [x0, #24]
    2334:	ldr	x1, [x0, #16]
    2338:	sub	x1, x1, x2
    233c:	cmp	x1, #0x1
    2340:	b.ls	235c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x374>  // b.plast
    2344:	mov	w1, #0xa29                 	// #2601
    2348:	strh	w1, [x2]
    234c:	ldr	x1, [x0, #24]
    2350:	add	x1, x1, #0x2
    2354:	str	x1, [x0, #24]
    2358:	b	2720 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x738>
    235c:	mov	x2, #0x2                   	// #2
    2360:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2364:	add	x1, x1, #0x0
    2368:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    236c:	b	2720 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x738>
    2370:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2374:	add	x3, x3, #0x0
    2378:	mov	w2, #0xfa                  	// #250
    237c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2380:	add	x1, x1, #0x0
    2384:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2388:	add	x0, x0, #0x0
    238c:	bl	0 <__assert_fail>
    2390:	cbz	x0, 23f8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x410>
    2394:	clz	x2, x0
    2398:	mov	w1, #0x3f                  	// #63
    239c:	sub	w1, w1, w2
    23a0:	ldr	w3, [sp, #224]
    23a4:	cmp	w3, w1
    23a8:	b.ls	2418 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x430>  // b.plast
    23ac:	mov	x2, #0x1                   	// #1
    23b0:	lsl	x1, x2, x1
    23b4:	cmp	w3, #0x40
    23b8:	b.hi	2438 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x450>  // b.pmore
    23bc:	ldr	x2, [sp, #216]
    23c0:	orr	x1, x2, x1
    23c4:	str	x1, [sp, #216]
    23c8:	ldr	w1, [x23, #16]
    23cc:	cmp	w1, #0x0
    23d0:	cset	w2, eq  // eq = none
    23d4:	ldr	w3, [sp, #132]
    23d8:	orr	w2, w3, w2
    23dc:	str	w2, [sp, #132]
    23e0:	cmp	w1, #0x1
    23e4:	cset	w1, le
    23e8:	ldr	w2, [sp, #116]
    23ec:	and	w1, w2, w1
    23f0:	str	w1, [sp, #116]
    23f4:	b	2790 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x7a8>
    23f8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    23fc:	add	x3, x3, #0x0
    2400:	mov	w2, #0x64                  	// #100
    2404:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2408:	add	x1, x1, #0x0
    240c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2410:	add	x0, x0, #0x0
    2414:	bl	0 <__assert_fail>
    2418:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    241c:	add	x3, x3, #0x0
    2420:	mov	w2, #0x59d                 	// #1437
    2424:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2428:	add	x1, x1, #0x0
    242c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2430:	add	x0, x0, #0x0
    2434:	bl	0 <__assert_fail>
    2438:	ldr	x3, [sp, #216]
    243c:	ldr	x2, [x3]
    2440:	orr	x1, x2, x1
    2444:	str	x1, [x3]
    2448:	b	23c8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x3e0>
    244c:	mov	x2, x22
    2450:	ldr	x0, [sp, #136]
    2454:	bl	0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2458:	b	27d8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x7f0>
    245c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2460:	add	x3, x3, #0x0
    2464:	mov	w2, #0xfa                  	// #250
    2468:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    246c:	add	x1, x1, #0x0
    2470:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2474:	add	x0, x0, #0x0
    2478:	bl	0 <__assert_fail>
    247c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2480:	add	x3, x3, #0x0
    2484:	mov	w2, #0x250                 	// #592
    2488:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    248c:	add	x1, x1, #0x0
    2490:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2494:	add	x0, x0, #0x0
    2498:	bl	0 <__assert_fail>
    249c:	cmp	x5, #0x0
    24a0:	ccmn	x0, #0x2, #0x0, eq  // eq = none
    24a4:	csel	x5, x5, x1, ne  // ne = any
    24a8:	add	w6, w4, #0x1
    24ac:	add	w4, w3, w4
    24b0:	and	w3, w2, w4
    24b4:	and	w4, w2, w4
    24b8:	lsl	x0, x4, #4
    24bc:	add	x1, x24, x0
    24c0:	ldr	x0, [x24, x0]
    24c4:	cmp	x23, x0
    24c8:	b.eq	2710 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x728>  // b.none
    24cc:	mov	w4, w6
    24d0:	b	2834 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x84c>
    24d4:	str	wzr, [sp, #248]
    24d8:	str	wzr, [sp, #252]
    24dc:	ldr	w1, [sp, #200]
    24e0:	sub	w0, w1, #0x1
    24e4:	tst	w0, w1
    24e8:	b.ne	250c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x524>  // b.any
    24ec:	ldr	x0, [sp, #144]
    24f0:	ldr	x1, [sp, #160]
    24f4:	add	x24, x0, x1
    24f8:	mov	x1, #0xffffffffffffffff    	// #-1
    24fc:	str	x1, [x0], #16
    2500:	cmp	x24, x0
    2504:	b.ne	24fc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x514>  // b.any
    2508:	b	261c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x634>
    250c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2510:	add	x3, x3, #0x0
    2514:	mov	w2, #0x15b                 	// #347
    2518:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    251c:	add	x1, x1, #0x0
    2520:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2524:	add	x0, x0, #0x0
    2528:	bl	0 <__assert_fail>
    252c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2530:	add	x3, x3, #0x0
    2534:	mov	w2, #0x15b                 	// #347
    2538:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    253c:	add	x1, x1, #0x0
    2540:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2544:	add	x0, x0, #0x0
    2548:	bl	0 <__assert_fail>
    254c:	mov	w7, #0x1                   	// #1
    2550:	mov	x8, #0x0                   	// #0
    2554:	cmn	x3, #0x1
    2558:	b.ne	25d4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x5ec>  // b.any
    255c:	cmp	x8, #0x0
    2560:	csel	x8, x8, x9, ne  // ne = any
    2564:	str	x2, [x8]
    2568:	ldr	w2, [x0, #8]
    256c:	str	w2, [x8, #8]
    2570:	add	w10, w10, #0x1
    2574:	mov	w3, #0x1                   	// #1
    2578:	add	x0, x0, #0x10
    257c:	cmp	x4, x0
    2580:	b.eq	260c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x624>  // b.none
    2584:	ldr	x2, [x0]
    2588:	cmn	x2, #0x3
    258c:	b.hi	2578 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x590>  // b.pmore
    2590:	mov	w3, #0x25                  	// #37
    2594:	mul	w3, w2, w3
    2598:	and	w11, w3, w5
    259c:	and	w3, w3, w5
    25a0:	lsl	x3, x3, #4
    25a4:	add	x9, x6, x3
    25a8:	ldr	x3, [x6, x3]
    25ac:	cmp	x2, x3
    25b0:	b.ne	254c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x564>  // b.any
    25b4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    25b8:	add	x3, x3, #0x0
    25bc:	mov	w2, #0x17a                 	// #378
    25c0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    25c4:	add	x1, x1, #0x0
    25c8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    25cc:	add	x0, x0, #0x0
    25d0:	bl	0 <__assert_fail>
    25d4:	cmp	x8, #0x0
    25d8:	ccmn	x3, #0x2, #0x0, eq  // eq = none
    25dc:	csel	x8, x8, x9, ne  // ne = any
    25e0:	add	w12, w7, #0x1
    25e4:	add	w7, w11, w7
    25e8:	and	w11, w5, w7
    25ec:	and	w7, w5, w7
    25f0:	lsl	x3, x7, #4
    25f4:	add	x9, x6, x3
    25f8:	ldr	x3, [x6, x3]
    25fc:	cmp	x2, x3
    2600:	b.eq	25b4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x5cc>  // b.none
    2604:	mov	w7, w12
    2608:	b	2554 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x56c>
    260c:	cbz	w3, 2614 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x62c>
    2610:	str	w10, [sp, #248]
    2614:	mov	x0, x24
    2618:	bl	0 <_ZdlPvm>
    261c:	cmn	x23, #0x3
    2620:	b.hi	2674 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x68c>  // b.pmore
    2624:	ldr	w0, [sp, #200]
    2628:	sub	w0, w0, #0x1
    262c:	mov	w1, #0x25                  	// #37
    2630:	mul	w1, w23, w1
    2634:	and	w5, w1, w0
    2638:	and	w1, w1, w0
    263c:	lsl	x2, x1, #4
    2640:	ldr	x3, [sp, #144]
    2644:	add	x1, x3, x2
    2648:	ldr	x4, [x3, x2]
    264c:	cmp	x23, x4
    2650:	b.eq	26e4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x6fc>  // b.none
    2654:	mov	w2, #0x1                   	// #1
    2658:	mov	x3, #0x0                   	// #0
    265c:	ldr	x6, [sp, #144]
    2660:	cmn	x4, #0x1
    2664:	b.ne	2694 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x6ac>  // b.any
    2668:	cbz	x3, 26e0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x6f8>
    266c:	mov	x1, x3
    2670:	b	26e4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x6fc>
    2674:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2678:	add	x3, x3, #0x0
    267c:	mov	w2, #0x250                 	// #592
    2680:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2684:	add	x1, x1, #0x0
    2688:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    268c:	add	x0, x0, #0x0
    2690:	bl	0 <__assert_fail>
    2694:	cmp	x3, #0x0
    2698:	ccmn	x4, #0x2, #0x0, eq  // eq = none
    269c:	csel	x3, x3, x1, ne  // ne = any
    26a0:	add	w7, w2, #0x1
    26a4:	add	w2, w5, w2
    26a8:	and	w5, w0, w2
    26ac:	and	w2, w0, w2
    26b0:	lsl	x2, x2, #4
    26b4:	add	x1, x6, x2
    26b8:	ldr	x4, [x6, x2]
    26bc:	cmp	x23, x4
    26c0:	b.eq	26e4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x6fc>  // b.none
    26c4:	mov	w2, w7
    26c8:	b	2660 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x678>
    26cc:	ldr	w0, [sp, #252]
    26d0:	sub	w0, w20, w0
    26d4:	sub	w0, w0, w2
    26d8:	cmp	w0, w20, lsr #3
    26dc:	b.ls	2868 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x880>  // b.plast
    26e0:	cbz	x1, 2afc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xb14>
    26e4:	ldr	w0, [sp, #248]
    26e8:	add	w0, w0, #0x1
    26ec:	str	w0, [sp, #248]
    26f0:	ldr	x0, [x1]
    26f4:	cmn	x0, #0x1
    26f8:	b.eq	2708 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x720>  // b.none
    26fc:	ldr	w0, [sp, #252]
    2700:	sub	w0, w0, #0x1
    2704:	str	w0, [sp, #252]
    2708:	str	x23, [x1]
    270c:	str	wzr, [x1, #8]
    2710:	ldrh	w2, [x21, #2]
    2714:	ldr	w0, [x1, #8]
    2718:	add	w0, w0, w2
    271c:	str	w0, [x1, #8]
    2720:	add	x19, x19, #0x1
    2724:	ldr	w0, [sp, #128]
    2728:	cmp	w0, w19
    272c:	b.ls	2b1c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xb34>  // b.plast
    2730:	ldr	x0, [sp, #104]
    2734:	ldrh	w0, [x0, #10]
    2738:	add	x0, x0, x19
    273c:	lsl	x0, x0, #2
    2740:	ldr	x1, [x25, #128]
    2744:	add	x21, x1, x0
    2748:	ldrh	w20, [x1, x0]
    274c:	ldr	x0, [x28, #40]
    2750:	cbz	x0, 20c0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xd8>
    2754:	ldr	w0, [x28, #48]
    2758:	cmp	w20, w0
    275c:	b.cs	20e0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xf8>  // b.hs, b.nlast
    2760:	and	x0, x20, #0xffff
    2764:	ubfiz	x20, x20, #5, #16
    2768:	ldr	x24, [x28, #32]
    276c:	add	x23, x24, x20
    2770:	ldrh	w1, [x21, #2]
    2774:	cbz	w1, 2100 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x118>
    2778:	cmp	x26, x0
    277c:	b.ls	2370 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x388>  // b.plast
    2780:	ldr	x0, [x27, x0, lsl #3]
    2784:	ldr	w1, [x23, #16]
    2788:	tbz	w1, #31, 2390 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x3a8>
    278c:	str	wzr, [sp, #116]
    2790:	ldrh	w1, [x21, #2]
    2794:	str	x0, [sp, #288]
    2798:	str	wzr, [sp, #296]
    279c:	str	w1, [sp, #300]
    27a0:	strb	wzr, [sp, #304]
    27a4:	mov	w0, #0x1                   	// #1
    27a8:	str	w0, [sp, #308]
    27ac:	ldr	x1, [sp, #272]
    27b0:	ldr	x0, [sp, #280]
    27b4:	cmp	x1, x0
    27b8:	b.eq	244c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x464>  // b.none
    27bc:	ldp	x2, x3, [x22]
    27c0:	stp	x2, x3, [x1]
    27c4:	ldr	x0, [x22, #16]
    27c8:	str	x0, [x1, #16]
    27cc:	ldr	x0, [sp, #272]
    27d0:	add	x0, x0, #0x18
    27d4:	str	x0, [sp, #272]
    27d8:	ldr	w0, [x23, #12]
    27dc:	cbz	w0, 2720 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x738>
    27e0:	mov	w1, w0
    27e4:	cmp	x26, w0, uxtw
    27e8:	b.ls	245c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x474>  // b.plast
    27ec:	ldr	x23, [x27, x1, lsl #3]
    27f0:	ldr	x24, [sp, #240]
    27f4:	ldr	w20, [sp, #256]
    27f8:	cbz	w20, 3f38 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1f50>
    27fc:	cmn	x23, #0x3
    2800:	b.hi	247c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x494>  // b.pmore
    2804:	sub	w2, w20, #0x1
    2808:	mov	w0, #0x25                  	// #37
    280c:	mul	w0, w23, w0
    2810:	and	w3, w0, w2
    2814:	and	w0, w0, w2
    2818:	lsl	x0, x0, #4
    281c:	add	x1, x24, x0
    2820:	ldr	x0, [x24, x0]
    2824:	cmp	x23, x0
    2828:	b.eq	2710 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x728>  // b.none
    282c:	mov	w4, #0x1                   	// #1
    2830:	mov	x5, #0x0                   	// #0
    2834:	cmn	x0, #0x1
    2838:	b.ne	249c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x4b4>  // b.any
    283c:	cmp	x5, #0x0
    2840:	csel	x1, x1, x5, eq  // eq = none
    2844:	ldr	x0, [sp, #232]
    2848:	add	x0, x0, #0x1
    284c:	str	x0, [sp, #232]
    2850:	ldr	w0, [sp, #248]
    2854:	add	w2, w0, #0x1
    2858:	add	w0, w20, w20, lsl #1
    285c:	cmp	w0, w2, lsl #2
    2860:	b.hi	26cc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x6e4>  // b.pmore
    2864:	b	3f44 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1f5c>
    2868:	sub	w0, w20, #0x1
    286c:	orr	x0, x0, x0, lsr #1
    2870:	orr	x0, x0, x0, lsr #2
    2874:	orr	x0, x0, x0, lsr #4
    2878:	orr	x0, x0, x0, lsr #8
    287c:	orr	x0, x0, x0, lsr #16
    2880:	add	x0, x0, #0x1
    2884:	cmp	w0, #0x40
    2888:	mov	w1, #0x40                  	// #64
    288c:	csel	w0, w0, w1, cs  // cs = hs, nlast
    2890:	str	w0, [sp, #200]
    2894:	str	w0, [sp, #256]
    2898:	ubfiz	x0, x0, #4, #32
    289c:	str	x0, [sp, #160]
    28a0:	bl	0 <_Znwm>
    28a4:	str	x0, [sp, #144]
    28a8:	str	x0, [sp, #240]
    28ac:	cbz	x24, 2904 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x91c>
    28b0:	ubfiz	x1, x20, #4, #32
    28b4:	add	x4, x24, x1
    28b8:	str	wzr, [sp, #248]
    28bc:	str	wzr, [sp, #252]
    28c0:	ldr	w0, [sp, #200]
    28c4:	sub	w5, w0, #0x1
    28c8:	ands	w10, w5, w0
    28cc:	b.ne	295c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x974>  // b.any
    28d0:	ldr	x0, [sp, #144]
    28d4:	ldr	x2, [sp, #160]
    28d8:	add	x3, x0, x2
    28dc:	mov	x2, #0xffffffffffffffff    	// #-1
    28e0:	str	x2, [x0], #16
    28e4:	cmp	x3, x0
    28e8:	b.ne	28e0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x8f8>  // b.any
    28ec:	cmp	x24, x4
    28f0:	b.eq	2a44 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xa5c>  // b.none
    28f4:	mov	x0, x24
    28f8:	mov	w3, #0x0                   	// #0
    28fc:	ldr	x7, [sp, #144]
    2900:	b	29b4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x9cc>
    2904:	str	wzr, [sp, #248]
    2908:	str	wzr, [sp, #252]
    290c:	ldr	w1, [sp, #200]
    2910:	sub	w0, w1, #0x1
    2914:	tst	w0, w1
    2918:	b.ne	293c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x954>  // b.any
    291c:	ldr	x0, [sp, #144]
    2920:	ldr	x1, [sp, #160]
    2924:	add	x24, x0, x1
    2928:	mov	x1, #0xffffffffffffffff    	// #-1
    292c:	str	x1, [x0], #16
    2930:	cmp	x24, x0
    2934:	b.ne	292c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x944>  // b.any
    2938:	b	2a4c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xa64>
    293c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2940:	add	x3, x3, #0x0
    2944:	mov	w2, #0x15b                 	// #347
    2948:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    294c:	add	x1, x1, #0x0
    2950:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2954:	add	x0, x0, #0x0
    2958:	bl	0 <__assert_fail>
    295c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2960:	add	x3, x3, #0x0
    2964:	mov	w2, #0x15b                 	// #347
    2968:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    296c:	add	x1, x1, #0x0
    2970:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2974:	add	x0, x0, #0x0
    2978:	bl	0 <__assert_fail>
    297c:	mov	w6, #0x1                   	// #1
    2980:	mov	x8, #0x0                   	// #0
    2984:	cmn	x3, #0x1
    2988:	b.ne	2a04 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xa1c>  // b.any
    298c:	cmp	x8, #0x0
    2990:	csel	x8, x8, x9, ne  // ne = any
    2994:	str	x2, [x8]
    2998:	ldr	w2, [x0, #8]
    299c:	str	w2, [x8, #8]
    29a0:	add	w10, w10, #0x1
    29a4:	mov	w3, #0x1                   	// #1
    29a8:	add	x0, x0, #0x10
    29ac:	cmp	x4, x0
    29b0:	b.eq	2a3c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xa54>  // b.none
    29b4:	ldr	x2, [x0]
    29b8:	cmn	x2, #0x3
    29bc:	b.hi	29a8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x9c0>  // b.pmore
    29c0:	mov	w3, #0x25                  	// #37
    29c4:	mul	w3, w2, w3
    29c8:	and	w11, w3, w5
    29cc:	and	w3, w3, w5
    29d0:	lsl	x3, x3, #4
    29d4:	add	x9, x7, x3
    29d8:	ldr	x3, [x7, x3]
    29dc:	cmp	x3, x2
    29e0:	b.ne	297c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x994>  // b.any
    29e4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    29e8:	add	x3, x3, #0x0
    29ec:	mov	w2, #0x17a                 	// #378
    29f0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    29f4:	add	x1, x1, #0x0
    29f8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    29fc:	add	x0, x0, #0x0
    2a00:	bl	0 <__assert_fail>
    2a04:	cmp	x8, #0x0
    2a08:	ccmn	x3, #0x2, #0x0, eq  // eq = none
    2a0c:	csel	x8, x8, x9, ne  // ne = any
    2a10:	add	w12, w6, #0x1
    2a14:	add	w6, w6, w11
    2a18:	and	w11, w5, w6
    2a1c:	and	w6, w5, w6
    2a20:	lsl	x3, x6, #4
    2a24:	add	x9, x7, x3
    2a28:	ldr	x3, [x7, x3]
    2a2c:	cmp	x2, x3
    2a30:	b.eq	29e4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x9fc>  // b.none
    2a34:	mov	w6, w12
    2a38:	b	2984 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x99c>
    2a3c:	cbz	w3, 2a44 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xa5c>
    2a40:	str	w10, [sp, #248]
    2a44:	mov	x0, x24
    2a48:	bl	0 <_ZdlPvm>
    2a4c:	cmn	x23, #0x3
    2a50:	b.hi	2aa4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xabc>  // b.pmore
    2a54:	ldr	w0, [sp, #200]
    2a58:	sub	w0, w0, #0x1
    2a5c:	mov	w1, #0x25                  	// #37
    2a60:	mul	w1, w23, w1
    2a64:	and	w5, w1, w0
    2a68:	and	w1, w1, w0
    2a6c:	lsl	x2, x1, #4
    2a70:	ldr	x3, [sp, #144]
    2a74:	add	x1, x3, x2
    2a78:	ldr	x4, [x3, x2]
    2a7c:	cmp	x23, x4
    2a80:	b.eq	26e4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x6fc>  // b.none
    2a84:	mov	w2, #0x1                   	// #1
    2a88:	mov	x3, #0x0                   	// #0
    2a8c:	ldr	x6, [sp, #144]
    2a90:	cmn	x4, #0x1
    2a94:	b.ne	2ac4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xadc>  // b.any
    2a98:	cbz	x3, 26e0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x6f8>
    2a9c:	mov	x1, x3
    2aa0:	b	26e4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x6fc>
    2aa4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2aa8:	add	x3, x3, #0x0
    2aac:	mov	w2, #0x250                 	// #592
    2ab0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2ab4:	add	x1, x1, #0x0
    2ab8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2abc:	add	x0, x0, #0x0
    2ac0:	bl	0 <__assert_fail>
    2ac4:	cmp	x3, #0x0
    2ac8:	ccmn	x4, #0x2, #0x0, eq  // eq = none
    2acc:	csel	x3, x3, x1, ne  // ne = any
    2ad0:	add	w7, w2, #0x1
    2ad4:	add	w2, w5, w2
    2ad8:	and	w5, w0, w2
    2adc:	and	w2, w0, w2
    2ae0:	lsl	x2, x2, #4
    2ae4:	add	x1, x6, x2
    2ae8:	ldr	x4, [x6, x2]
    2aec:	cmp	x23, x4
    2af0:	b.eq	26e4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x6fc>  // b.none
    2af4:	mov	w2, w7
    2af8:	b	2a90 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xaa8>
    2afc:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2b00:	add	x3, x3, #0x0
    2b04:	mov	w2, #0x22f                 	// #559
    2b08:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2b0c:	add	x1, x1, #0x0
    2b10:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2b14:	add	x0, x0, #0x0
    2b18:	bl	0 <__assert_fail>
    2b1c:	ldr	w25, [sp, #152]
    2b20:	ldr	w0, [sp, #116]
    2b24:	cmp	w0, #0x0
    2b28:	ldr	w0, [sp, #132]
    2b2c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
    2b30:	cset	w0, ne  // ne = any
    2b34:	ldr	x1, [sp, #120]
    2b38:	strb	w0, [x1, #329]
    2b3c:	ldr	x21, [sp, #264]
    2b40:	ldr	x20, [sp, #272]
    2b44:	cmp	x21, x20
    2b48:	b.eq	2be0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xbf8>  // b.none
    2b4c:	sub	x19, x20, x21
    2b50:	asr	x0, x19, #3
    2b54:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    2b58:	movk	x1, #0xaaab
    2b5c:	mul	x0, x0, x1
    2b60:	clz	x0, x0
    2b64:	mov	w1, #0x3f                  	// #63
    2b68:	sub	w0, w1, w0
    2b6c:	mov	w3, #0x0                   	// #0
    2b70:	sbfiz	x2, x0, #1, #32
    2b74:	mov	x1, x20
    2b78:	mov	x0, x21
    2b7c:	bl	2a8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElNS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_T1_>
    2b80:	cmp	x19, #0x180
    2b84:	b.le	2bd0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xbe8>
    2b88:	add	x19, x21, #0x180
    2b8c:	mov	w2, #0x0                   	// #0
    2b90:	mov	x1, x19
    2b94:	mov	x0, x21
    2b98:	bl	6fc <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_>
    2b9c:	cmp	x20, x19
    2ba0:	b.eq	2be0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xbf8>  // b.none
    2ba4:	mov	w1, #0x0                   	// #0
    2ba8:	mov	x0, x19
    2bac:	bl	1c4 <_ZSt25__unguarded_linear_insertIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops14_Val_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_>
    2bb0:	add	x19, x19, #0x18
    2bb4:	cmp	x20, x19
    2bb8:	b.ne	2ba4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xbbc>  // b.any
    2bbc:	b	2be0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xbf8>
    2bc0:	str	wzr, [sp, #132]
    2bc4:	mov	w0, #0x1                   	// #1
    2bc8:	str	w0, [sp, #116]
    2bcc:	b	2b20 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xb38>
    2bd0:	mov	w2, #0x0                   	// #0
    2bd4:	mov	x1, x20
    2bd8:	mov	x0, x21
    2bdc:	bl	6fc <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEENS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_SS_T0_>
    2be0:	ldr	x0, [sp, #272]
    2be4:	ldr	x1, [sp, #264]
    2be8:	sub	x0, x0, x1
    2bec:	asr	x0, x0, #3
    2bf0:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    2bf4:	movk	x1, #0xaaab
    2bf8:	mul	x0, x0, x1
    2bfc:	mov	w1, w0
    2c00:	str	w0, [sp, #116]
    2c04:	cbz	w0, 359c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x15b4>
    2c08:	mov	w0, #0x1                   	// #1
    2c0c:	str	xzr, [sp, #104]
    2c10:	str	xzr, [sp, #144]
    2c14:	sub	w1, w1, #0x1
    2c18:	str	w1, [sp, #136]
    2c1c:	add	x1, sp, #0x198
    2c20:	str	x1, [sp, #168]
    2c24:	str	x27, [sp, #176]
    2c28:	str	x26, [sp, #184]
    2c2c:	str	x28, [sp, #192]
    2c30:	str	w25, [sp, #204]
    2c34:	mov	w26, w0
    2c38:	b	34f8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1510>
    2c3c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2c40:	add	x3, x3, #0x0
    2c44:	mov	w2, #0x75                  	// #117
    2c48:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2c4c:	add	x1, x1, #0x0
    2c50:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2c54:	add	x0, x0, #0x0
    2c58:	bl	0 <__assert_fail>
    2c5c:	ldr	x1, [sp, #120]
    2c60:	ldr	w0, [x1, #188]
    2c64:	ldr	w1, [x1, #184]
    2c68:	cmp	w1, w0
    2c6c:	b.cs	2d3c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xd54>  // b.hs, b.nlast
    2c70:	ldr	x4, [sp, #120]
    2c74:	ldr	w0, [x4, #184]
    2c78:	ldr	x1, [x4, #176]
    2c7c:	add	x0, x0, x0, lsl #1
    2c80:	add	x0, x1, x0, lsl #3
    2c84:	ldp	x2, x3, [x28]
    2c88:	stp	x2, x3, [x0]
    2c8c:	ldr	x1, [x28, #16]
    2c90:	str	x1, [x0, #16]
    2c94:	ldr	w0, [x4, #184]
    2c98:	mov	w1, w0
    2c9c:	add	x1, x1, #0x1
    2ca0:	ldr	w2, [x4, #188]
    2ca4:	cmp	x1, x2
    2ca8:	b.hi	2e38 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xe50>  // b.pmore
    2cac:	add	w0, w0, #0x1
    2cb0:	ldr	x1, [sp, #120]
    2cb4:	str	w0, [x1, #184]
    2cb8:	cbz	w0, 2e58 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xe70>
    2cbc:	ldr	x24, [x20, x19, lsl #3]
    2cc0:	fmov	d0, x24
    2cc4:	cnt	v0.8b, v0.8b
    2cc8:	addv	b0, v0.8b
    2ccc:	umov	w0, v0.b[0]
    2cd0:	cmp	w0, #0x1
    2cd4:	b.eq	2e78 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xe90>  // b.none
    2cd8:	clz	x1, x24
    2cdc:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
    2ce0:	lsr	x0, x0, x1
    2ce4:	cmp	x24, #0x0
    2ce8:	csel	x0, x0, x24, ne  // ne = any
    2cec:	eor	x24, x24, x0
    2cf0:	ldr	x1, [sp, #104]
    2cf4:	orr	x0, x1, x0
    2cf8:	str	x0, [sp, #104]
    2cfc:	ldr	w0, [sp, #116]
    2d00:	cmp	w0, w26
    2d04:	b.ls	35a8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x15c0>  // b.plast
    2d08:	mov	w1, w26
    2d0c:	add	x19, x1, w26, uxtw #1
    2d10:	lsl	x19, x19, #3
    2d14:	ldr	w0, [sp, #136]
    2d18:	sub	w0, w0, w26
    2d1c:	add	x1, x1, #0x1
    2d20:	add	x0, x0, x1
    2d24:	add	x0, x0, x0, lsl #1
    2d28:	lsl	x27, x0, #3
    2d2c:	mov	w0, #0x1                   	// #1
    2d30:	str	w0, [sp, #132]
    2d34:	str	w26, [sp, #128]
    2d38:	b	3444 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x145c>
    2d3c:	mov	w0, w0
    2d40:	add	x0, x0, #0x2
    2d44:	orr	x0, x0, x0, lsr #1
    2d48:	orr	x0, x0, x0, lsr #2
    2d4c:	orr	x0, x0, x0, lsr #4
    2d50:	orr	x0, x0, x0, lsr #8
    2d54:	orr	x1, x0, x0, lsr #16
    2d58:	orr	x0, x1, x0, lsr #32
    2d5c:	add	x0, x0, #0x1
    2d60:	str	x0, [sp, #208]
    2d64:	mov	x1, #0xffffffff            	// #4294967295
    2d68:	str	x1, [sp, #408]
    2d6c:	cmp	x0, x1
    2d70:	add	x0, sp, #0xd0
    2d74:	ldr	x1, [sp, #168]
    2d78:	csel	x0, x0, x1, ls  // ls = plast
    2d7c:	ldr	x23, [x0]
    2d80:	add	x22, x23, x23, lsl #1
    2d84:	lsl	x22, x22, #3
    2d88:	mov	x0, x22
    2d8c:	bl	0 <malloc>
    2d90:	mov	x21, x0
    2d94:	cbz	x0, 2e10 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xe28>
    2d98:	ldr	x0, [sp, #120]
    2d9c:	ldr	x6, [x0, #176]
    2da0:	ldr	w0, [x0, #184]
    2da4:	add	x0, x0, x0, lsl #1
    2da8:	add	x1, x6, x0, lsl #3
    2dac:	cmp	x6, x1
    2db0:	b.eq	2de8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xe00>  // b.none
    2db4:	mov	x0, x6
    2db8:	mov	x2, x21
    2dbc:	ldp	x4, x5, [x0]
    2dc0:	stp	x4, x5, [x2]
    2dc4:	ldr	x3, [x0, #16]
    2dc8:	str	x3, [x2, #16]
    2dcc:	add	x2, x2, #0x18
    2dd0:	add	x0, x0, #0x18
    2dd4:	cmp	x1, x0
    2dd8:	b.ne	2dbc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xdd4>  // b.any
    2ddc:	sub	x1, x1, #0x18
    2de0:	cmp	x6, x1
    2de4:	b.ne	2ddc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xdf4>  // b.any
    2de8:	ldr	x1, [sp, #120]
    2dec:	ldr	x0, [x1, #176]
    2df0:	add	x1, x1, #0xc0
    2df4:	cmp	x0, x1
    2df8:	b.eq	2e00 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xe18>  // b.none
    2dfc:	bl	0 <free>
    2e00:	ldr	x0, [sp, #120]
    2e04:	str	x21, [x0, #176]
    2e08:	str	w23, [x0, #188]
    2e0c:	b	2c70 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xc88>
    2e10:	cbnz	x22, 2e24 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xe3c>
    2e14:	mov	x0, #0x1                   	// #1
    2e18:	bl	0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2e1c:	mov	x21, x0
    2e20:	b	2d98 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xdb0>
    2e24:	mov	w1, #0x1                   	// #1
    2e28:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2e2c:	add	x0, x0, #0x0
    2e30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
    2e34:	b	2d98 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xdb0>
    2e38:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2e3c:	add	x3, x3, #0x0
    2e40:	mov	w2, #0x43                  	// #67
    2e44:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2e48:	add	x1, x1, #0x0
    2e4c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2e50:	add	x0, x0, #0x0
    2e54:	bl	0 <__assert_fail>
    2e58:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2e5c:	add	x3, x3, #0x0
    2e60:	mov	w2, #0xa7                  	// #167
    2e64:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2e68:	add	x1, x1, #0x0
    2e6c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2e70:	add	x0, x0, #0x0
    2e74:	bl	0 <__assert_fail>
    2e78:	ldr	x0, [sp, #144]
    2e7c:	orr	x0, x0, x24
    2e80:	str	x0, [sp, #144]
    2e84:	b	2cfc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xd14>
    2e88:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2e8c:	add	x3, x3, #0x0
    2e90:	mov	w2, #0x250                 	// #592
    2e94:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2e98:	add	x1, x1, #0x0
    2e9c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2ea0:	add	x0, x0, #0x0
    2ea4:	bl	0 <__assert_fail>
    2ea8:	mov	w6, #0x1                   	// #1
    2eac:	mov	x5, #0x0                   	// #0
    2eb0:	cmn	x0, #0x1
    2eb4:	b.ne	2f2c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xf44>  // b.any
    2eb8:	cmp	x5, #0x0
    2ebc:	csel	x1, x1, x5, eq  // eq = none
    2ec0:	ldr	x0, [sp, #232]
    2ec4:	add	x0, x0, #0x1
    2ec8:	str	x0, [sp, #232]
    2ecc:	ldr	w0, [sp, #248]
    2ed0:	add	w2, w0, #0x1
    2ed4:	add	w0, w22, w22, lsl #1
    2ed8:	cmp	w0, w2, lsl #2
    2edc:	b.ls	3e98 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1eb0>  // b.plast
    2ee0:	ldr	w0, [sp, #252]
    2ee4:	sub	w0, w22, w0
    2ee8:	sub	w0, w0, w2
    2eec:	cmp	w0, w22, lsr #3
    2ef0:	b.ls	3160 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1178>  // b.plast
    2ef4:	cbz	x1, 33f8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1410>
    2ef8:	ldr	w0, [sp, #248]
    2efc:	add	w0, w0, #0x1
    2f00:	str	w0, [sp, #248]
    2f04:	ldr	x0, [x1]
    2f08:	cmn	x0, #0x1
    2f0c:	b.eq	2f1c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xf34>  // b.none
    2f10:	ldr	w0, [sp, #252]
    2f14:	sub	w0, w0, #0x1
    2f18:	str	w0, [sp, #252]
    2f1c:	ldr	x0, [x28]
    2f20:	str	x0, [x1]
    2f24:	str	wzr, [x1, #8]
    2f28:	b	34a4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x14bc>
    2f2c:	cmp	x5, #0x0
    2f30:	ccmn	x0, #0x2, #0x0, eq  // eq = none
    2f34:	csel	x5, x5, x1, ne  // ne = any
    2f38:	add	w7, w6, #0x1
    2f3c:	add	w6, w6, w4
    2f40:	and	w4, w3, w6
    2f44:	and	w6, w3, w6
    2f48:	lsl	x0, x6, #4
    2f4c:	add	x1, x25, x0
    2f50:	ldr	x0, [x25, x0]
    2f54:	cmp	x2, x0
    2f58:	b.eq	34a4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x14bc>  // b.none
    2f5c:	mov	w6, w7
    2f60:	b	2eb0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xec8>
    2f64:	str	wzr, [sp, #248]
    2f68:	str	wzr, [sp, #252]
    2f6c:	ldr	w1, [sp, #200]
    2f70:	sub	w0, w1, #0x1
    2f74:	tst	w0, w1
    2f78:	b.ne	2f9c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xfb4>  // b.any
    2f7c:	ldr	x0, [sp, #152]
    2f80:	ldr	x1, [sp, #160]
    2f84:	add	x2, x0, x1
    2f88:	mov	x1, #0xffffffffffffffff    	// #-1
    2f8c:	str	x1, [x0], #16
    2f90:	cmp	x2, x0
    2f94:	b.ne	2f8c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xfa4>  // b.any
    2f98:	b	30ac <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x10c4>
    2f9c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2fa0:	add	x3, x3, #0x0
    2fa4:	mov	w2, #0x15b                 	// #347
    2fa8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2fac:	add	x1, x1, #0x0
    2fb0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2fb4:	add	x0, x0, #0x0
    2fb8:	bl	0 <__assert_fail>
    2fbc:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2fc0:	add	x3, x3, #0x0
    2fc4:	mov	w2, #0x15b                 	// #347
    2fc8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2fcc:	add	x1, x1, #0x0
    2fd0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    2fd4:	add	x0, x0, #0x0
    2fd8:	bl	0 <__assert_fail>
    2fdc:	ldr	w9, [sp, #132]
    2fe0:	mov	x11, #0x0                   	// #0
    2fe4:	cmn	x3, #0x1
    2fe8:	b.ne	3064 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x107c>  // b.any
    2fec:	cmp	x11, #0x0
    2ff0:	csel	x11, x11, x7, ne  // ne = any
    2ff4:	str	x2, [x11]
    2ff8:	ldr	w2, [x0, #8]
    2ffc:	str	w2, [x11, #8]
    3000:	add	w10, w10, #0x1
    3004:	ldr	w3, [sp, #132]
    3008:	add	x0, x0, #0x10
    300c:	cmp	x4, x0
    3010:	b.eq	309c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x10b4>  // b.none
    3014:	ldr	x2, [x0]
    3018:	cmn	x2, #0x3
    301c:	b.hi	3008 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1020>  // b.pmore
    3020:	mov	w3, #0x25                  	// #37
    3024:	mul	w3, w2, w3
    3028:	and	w8, w3, w5
    302c:	and	w3, w3, w5
    3030:	lsl	x3, x3, #4
    3034:	add	x7, x6, x3
    3038:	ldr	x3, [x6, x3]
    303c:	cmp	x3, x2
    3040:	b.ne	2fdc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xff4>  // b.any
    3044:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3048:	add	x3, x3, #0x0
    304c:	mov	w2, #0x17a                 	// #378
    3050:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3054:	add	x1, x1, #0x0
    3058:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    305c:	add	x0, x0, #0x0
    3060:	bl	0 <__assert_fail>
    3064:	cmp	x11, #0x0
    3068:	ccmn	x3, #0x2, #0x0, eq  // eq = none
    306c:	csel	x11, x11, x7, ne  // ne = any
    3070:	add	w12, w9, #0x1
    3074:	add	w9, w9, w8
    3078:	and	w8, w5, w9
    307c:	and	w9, w5, w9
    3080:	lsl	x3, x9, #4
    3084:	add	x7, x6, x3
    3088:	ldr	x3, [x6, x3]
    308c:	cmp	x2, x3
    3090:	b.eq	3044 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x105c>  // b.none
    3094:	mov	w9, w12
    3098:	b	2fe4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xffc>
    309c:	cbz	w3, 30a4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x10bc>
    30a0:	str	w10, [sp, #248]
    30a4:	mov	x0, x25
    30a8:	bl	0 <_ZdlPvm>
    30ac:	ldr	x3, [x28]
    30b0:	cmn	x3, #0x3
    30b4:	b.hi	3108 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1120>  // b.pmore
    30b8:	ldr	w0, [sp, #200]
    30bc:	sub	w0, w0, #0x1
    30c0:	mov	w1, #0x25                  	// #37
    30c4:	mul	w1, w3, w1
    30c8:	and	w6, w1, w0
    30cc:	and	w1, w1, w0
    30d0:	lsl	x2, x1, #4
    30d4:	ldr	x4, [sp, #152]
    30d8:	add	x1, x4, x2
    30dc:	ldr	x4, [x4, x2]
    30e0:	cmp	x4, x3
    30e4:	b.eq	2ef8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xf10>  // b.none
    30e8:	mov	w2, #0x1                   	// #1
    30ec:	mov	x5, #0x0                   	// #0
    30f0:	ldr	x7, [sp, #152]
    30f4:	cmn	x4, #0x1
    30f8:	b.ne	3128 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1140>  // b.any
    30fc:	cbz	x5, 2ef4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xf0c>
    3100:	mov	x1, x5
    3104:	b	2ef8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xf10>
    3108:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    310c:	add	x3, x3, #0x0
    3110:	mov	w2, #0x250                 	// #592
    3114:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3118:	add	x1, x1, #0x0
    311c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3120:	add	x0, x0, #0x0
    3124:	bl	0 <__assert_fail>
    3128:	cmp	x5, #0x0
    312c:	ccmn	x4, #0x2, #0x0, eq  // eq = none
    3130:	csel	x5, x5, x1, ne  // ne = any
    3134:	add	w8, w2, #0x1
    3138:	add	w2, w6, w2
    313c:	and	w6, w0, w2
    3140:	and	w2, w0, w2
    3144:	lsl	x2, x2, #4
    3148:	add	x1, x7, x2
    314c:	ldr	x4, [x7, x2]
    3150:	cmp	x3, x4
    3154:	b.eq	2ef8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xf10>  // b.none
    3158:	mov	w2, w8
    315c:	b	30f4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x110c>
    3160:	sub	w0, w22, #0x1
    3164:	orr	x0, x0, x0, lsr #1
    3168:	orr	x0, x0, x0, lsr #2
    316c:	orr	x0, x0, x0, lsr #4
    3170:	orr	x0, x0, x0, lsr #8
    3174:	orr	x0, x0, x0, lsr #16
    3178:	add	x0, x0, #0x1
    317c:	cmp	w0, #0x40
    3180:	mov	w1, #0x40                  	// #64
    3184:	csel	w0, w0, w1, cs  // cs = hs, nlast
    3188:	str	w0, [sp, #200]
    318c:	str	w0, [sp, #256]
    3190:	ubfiz	x0, x0, #4, #32
    3194:	str	x0, [sp, #160]
    3198:	bl	0 <_Znwm>
    319c:	str	x0, [sp, #152]
    31a0:	str	x0, [sp, #240]
    31a4:	cbz	x25, 31fc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1214>
    31a8:	ubfiz	x1, x22, #4, #32
    31ac:	add	x4, x25, x1
    31b0:	str	wzr, [sp, #248]
    31b4:	str	wzr, [sp, #252]
    31b8:	ldr	w0, [sp, #200]
    31bc:	sub	w5, w0, #0x1
    31c0:	ands	w10, w0, w5
    31c4:	b.ne	3254 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x126c>  // b.any
    31c8:	ldr	x0, [sp, #152]
    31cc:	ldr	x2, [sp, #160]
    31d0:	add	x3, x0, x2
    31d4:	mov	x2, #0xffffffffffffffff    	// #-1
    31d8:	str	x2, [x0], #16
    31dc:	cmp	x3, x0
    31e0:	b.ne	31d8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x11f0>  // b.any
    31e4:	cmp	x25, x4
    31e8:	b.eq	333c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1354>  // b.none
    31ec:	mov	x0, x25
    31f0:	mov	w3, #0x0                   	// #0
    31f4:	ldr	x6, [sp, #152]
    31f8:	b	32ac <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x12c4>
    31fc:	str	wzr, [sp, #248]
    3200:	str	wzr, [sp, #252]
    3204:	ldr	w1, [sp, #200]
    3208:	sub	w0, w1, #0x1
    320c:	tst	w0, w1
    3210:	b.ne	3234 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x124c>  // b.any
    3214:	ldr	x0, [sp, #152]
    3218:	ldr	x1, [sp, #160]
    321c:	add	x2, x0, x1
    3220:	mov	x1, #0xffffffffffffffff    	// #-1
    3224:	str	x1, [x0], #16
    3228:	cmp	x2, x0
    322c:	b.ne	3224 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x123c>  // b.any
    3230:	b	3344 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x135c>
    3234:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3238:	add	x3, x3, #0x0
    323c:	mov	w2, #0x15b                 	// #347
    3240:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3244:	add	x1, x1, #0x0
    3248:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    324c:	add	x0, x0, #0x0
    3250:	bl	0 <__assert_fail>
    3254:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3258:	add	x3, x3, #0x0
    325c:	mov	w2, #0x15b                 	// #347
    3260:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3264:	add	x1, x1, #0x0
    3268:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    326c:	add	x0, x0, #0x0
    3270:	bl	0 <__assert_fail>
    3274:	ldr	w9, [sp, #132]
    3278:	mov	x11, #0x0                   	// #0
    327c:	cmn	x3, #0x1
    3280:	b.ne	32fc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1314>  // b.any
    3284:	cmp	x11, #0x0
    3288:	csel	x11, x11, x7, ne  // ne = any
    328c:	str	x2, [x11]
    3290:	ldr	w2, [x0, #8]
    3294:	str	w2, [x11, #8]
    3298:	add	w10, w10, #0x1
    329c:	ldr	w3, [sp, #132]
    32a0:	add	x0, x0, #0x10
    32a4:	cmp	x4, x0
    32a8:	b.eq	3334 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x134c>  // b.none
    32ac:	ldr	x2, [x0]
    32b0:	cmn	x2, #0x3
    32b4:	b.hi	32a0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x12b8>  // b.pmore
    32b8:	mov	w3, #0x25                  	// #37
    32bc:	mul	w3, w2, w3
    32c0:	and	w8, w3, w5
    32c4:	and	w3, w3, w5
    32c8:	lsl	x3, x3, #4
    32cc:	add	x7, x6, x3
    32d0:	ldr	x3, [x6, x3]
    32d4:	cmp	x2, x3
    32d8:	b.ne	3274 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x128c>  // b.any
    32dc:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    32e0:	add	x3, x3, #0x0
    32e4:	mov	w2, #0x17a                 	// #378
    32e8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    32ec:	add	x1, x1, #0x0
    32f0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    32f4:	add	x0, x0, #0x0
    32f8:	bl	0 <__assert_fail>
    32fc:	cmp	x11, #0x0
    3300:	ccmn	x3, #0x2, #0x0, eq  // eq = none
    3304:	csel	x11, x11, x7, ne  // ne = any
    3308:	add	w12, w9, #0x1
    330c:	add	w9, w8, w9
    3310:	and	w8, w5, w9
    3314:	and	w9, w5, w9
    3318:	lsl	x3, x9, #4
    331c:	add	x7, x6, x3
    3320:	ldr	x3, [x6, x3]
    3324:	cmp	x2, x3
    3328:	b.eq	32dc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x12f4>  // b.none
    332c:	mov	w9, w12
    3330:	b	327c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1294>
    3334:	cbz	w3, 333c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1354>
    3338:	str	w10, [sp, #248]
    333c:	mov	x0, x25
    3340:	bl	0 <_ZdlPvm>
    3344:	ldr	x3, [x28]
    3348:	cmn	x3, #0x3
    334c:	b.hi	33a0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x13b8>  // b.pmore
    3350:	ldr	w0, [sp, #200]
    3354:	sub	w0, w0, #0x1
    3358:	mov	w1, #0x25                  	// #37
    335c:	mul	w1, w3, w1
    3360:	and	w6, w1, w0
    3364:	and	w1, w1, w0
    3368:	lsl	x2, x1, #4
    336c:	ldr	x4, [sp, #152]
    3370:	add	x1, x4, x2
    3374:	ldr	x4, [x4, x2]
    3378:	cmp	x3, x4
    337c:	b.eq	2ef8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xf10>  // b.none
    3380:	mov	w2, #0x1                   	// #1
    3384:	mov	x5, #0x0                   	// #0
    3388:	ldr	x7, [sp, #152]
    338c:	cmn	x4, #0x1
    3390:	b.ne	33c0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x13d8>  // b.any
    3394:	cbz	x5, 2ef4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xf0c>
    3398:	mov	x1, x5
    339c:	b	2ef8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xf10>
    33a0:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    33a4:	add	x3, x3, #0x0
    33a8:	mov	w2, #0x250                 	// #592
    33ac:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    33b0:	add	x1, x1, #0x0
    33b4:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    33b8:	add	x0, x0, #0x0
    33bc:	bl	0 <__assert_fail>
    33c0:	cmp	x5, #0x0
    33c4:	ccmn	x4, #0x2, #0x0, eq  // eq = none
    33c8:	csel	x5, x5, x1, ne  // ne = any
    33cc:	add	w8, w2, #0x1
    33d0:	add	w2, w6, w2
    33d4:	and	w6, w0, w2
    33d8:	and	w2, w0, w2
    33dc:	lsl	x2, x2, #4
    33e0:	add	x1, x7, x2
    33e4:	ldr	x4, [x7, x2]
    33e8:	cmp	x3, x4
    33ec:	b.eq	2ef8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xf10>  // b.none
    33f0:	mov	w2, w8
    33f4:	b	338c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x13a4>
    33f8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    33fc:	add	x3, x3, #0x0
    3400:	mov	w2, #0x22f                 	// #559
    3404:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3408:	add	x1, x1, #0x0
    340c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3410:	add	x0, x0, #0x0
    3414:	bl	0 <__assert_fail>
    3418:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    341c:	add	x3, x3, #0x0
    3420:	mov	w2, #0x141                 	// #321
    3424:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3428:	add	x1, x1, #0x0
    342c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3430:	add	x0, x0, #0x0
    3434:	bl	0 <__assert_fail>
    3438:	add	x19, x19, #0x18
    343c:	cmp	x19, x27
    3440:	b.eq	34f0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1508>  // b.none
    3444:	ldr	x0, [sp, #264]
    3448:	add	x20, x0, x19
    344c:	ldr	x0, [x0, x19]
    3450:	bics	xzr, x24, x0
    3454:	b.ne	3438 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1450>  // b.any
    3458:	ldr	w21, [x28, #12]
    345c:	ldr	w23, [x28, #8]
    3460:	sub	w26, w21, w23
    3464:	ldr	x25, [sp, #240]
    3468:	ldr	w22, [sp, #256]
    346c:	cbz	w22, 3e8c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1ea4>
    3470:	ldr	x2, [x28]
    3474:	cmn	x2, #0x3
    3478:	b.hi	2e88 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xea0>  // b.pmore
    347c:	sub	w3, w22, #0x1
    3480:	mov	w0, #0x25                  	// #37
    3484:	mul	w0, w2, w0
    3488:	and	w4, w0, w3
    348c:	and	w0, w0, w3
    3490:	lsl	x0, x0, #4
    3494:	add	x1, x25, x0
    3498:	ldr	x0, [x25, x0]
    349c:	cmp	x2, x0
    34a0:	b.ne	2ea8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xec0>  // b.any
    34a4:	ldr	w0, [x1, #8]
    34a8:	ldr	w1, [x20, #12]
    34ac:	add	w2, w0, w1
    34b0:	sub	w0, w26, w0
    34b4:	cmp	w0, w1
    34b8:	b.hi	3418 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1430>  // b.pmore
    34bc:	sub	w21, w23, w21
    34c0:	add	w21, w21, w2
    34c4:	str	w21, [x20, #12]
    34c8:	ldr	d0, [x20]
    34cc:	cnt	v0.8b, v0.8b
    34d0:	addv	b0, v0.8b
    34d4:	umov	w0, v0.b[0]
    34d8:	cmp	w0, #0x1
    34dc:	b.ls	3438 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1450>  // b.plast
    34e0:	ldr	w0, [x20, #20]
    34e4:	add	w0, w0, #0x1
    34e8:	str	w0, [x20, #20]
    34ec:	b	3438 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1450>
    34f0:	ldr	w26, [sp, #128]
    34f4:	add	w26, w26, #0x1
    34f8:	sub	w19, w26, #0x1
    34fc:	add	x19, x19, x19, lsl #1
    3500:	ldr	x20, [sp, #264]
    3504:	add	x28, x20, x19, lsl #3
    3508:	ldr	w1, [x28, #8]
    350c:	ldr	w0, [x28, #12]
    3510:	cmp	w1, w0
    3514:	b.ne	2c5c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xc74>  // b.any
    3518:	ldr	x0, [x20, x19, lsl #3]
    351c:	fmov	d0, x0
    3520:	cnt	v0.8b, v0.8b
    3524:	addv	b0, v0.8b
    3528:	umov	w1, v0.b[0]
    352c:	cmp	w1, #0x1
    3530:	b.ls	2c3c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xc54>  // b.plast
    3534:	clz	x2, x0
    3538:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
    353c:	lsr	x1, x1, x2
    3540:	cmp	x0, #0x0
    3544:	csel	x0, x1, x0, ne  // ne = any
    3548:	ldr	x1, [sp, #104]
    354c:	orr	x0, x1, x0
    3550:	str	x0, [sp, #104]
    3554:	ldr	w0, [sp, #116]
    3558:	cmp	w0, w26
    355c:	b.hi	34f4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x150c>  // b.pmore
    3560:	ldr	x27, [sp, #176]
    3564:	ldr	x26, [sp, #184]
    3568:	ldr	x28, [sp, #192]
    356c:	ldr	w25, [sp, #204]
    3570:	ldr	x1, [sp, #120]
    3574:	ldr	x0, [x1, #176]
    3578:	ldr	w1, [x1, #184]
    357c:	add	x1, x1, x1, lsl #1
    3580:	add	x2, x0, x1, lsl #3
    3584:	cmp	x2, x0
    3588:	b.eq	3614 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x162c>  // b.none
    358c:	mov	w5, #0x1                   	// #1
    3590:	mov	x4, #0x8000000000000000    	// #-9223372036854775808
    3594:	ldr	x6, [sp, #144]
    3598:	b	35cc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x15e4>
    359c:	str	xzr, [sp, #104]
    35a0:	str	xzr, [sp, #144]
    35a4:	b	3570 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1588>
    35a8:	ldr	x27, [sp, #176]
    35ac:	ldr	x26, [sp, #184]
    35b0:	ldr	x28, [sp, #192]
    35b4:	ldr	w25, [sp, #204]
    35b8:	b	3570 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1588>
    35bc:	strb	w5, [x3, #16]
    35c0:	add	x0, x0, #0x18
    35c4:	cmp	x2, x0
    35c8:	b.eq	3614 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x162c>  // b.none
    35cc:	mov	x3, x0
    35d0:	ldr	d1, [x0]
    35d4:	cnt	v0.8b, v1.8b
    35d8:	addv	b0, v0.8b
    35dc:	umov	w1, v0.b[0]
    35e0:	cmp	w1, #0x1
    35e4:	b.ls	35c0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x15d8>  // b.plast
    35e8:	ldrb	w1, [x0, #16]
    35ec:	cbnz	w1, 35c0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x15d8>
    35f0:	fmov	x1, d1
    35f4:	cbz	x1, 35bc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x15d4>
    35f8:	clz	x1, x1
    35fc:	lsr	x1, x4, x1
    3600:	fmov	x7, d1
    3604:	eor	x1, x1, x7
    3608:	bics	xzr, x1, x6
    360c:	b.ne	35c0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x15d8>  // b.any
    3610:	b	35bc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x15d4>
    3614:	ldr	w0, [sp, #248]
    3618:	cbz	w0, 3654 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x166c>
    361c:	ldr	x19, [sp, #240]
    3620:	ldr	w3, [sp, #256]
    3624:	add	x3, x19, x3, lsl #4
    3628:	ldr	x8, [sp, #232]
    362c:	cmp	x19, x3
    3630:	b.hi	3688 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x16a0>  // b.pmore
    3634:	b.eq	36a8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x16c0>  // b.none
    3638:	ldr	x0, [x19]
    363c:	cmn	x0, #0x3
    3640:	b.ls	3668 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1680>  // b.plast
    3644:	add	x19, x19, #0x10
    3648:	cmp	x19, x3
    364c:	b.ne	3638 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1650>  // b.any
    3650:	b	3668 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1680>
    3654:	ldr	w19, [sp, #256]
    3658:	ldr	x0, [sp, #240]
    365c:	add	x19, x0, x19, lsl #4
    3660:	ldr	x8, [sp, #232]
    3664:	mov	x3, x19
    3668:	ldr	x21, [sp, #240]
    366c:	ldr	w22, [sp, #256]
    3670:	ubfiz	x23, x22, #4, #32
    3674:	add	x7, x21, x23
    3678:	ldr	x6, [sp, #232]
    367c:	mov	w5, #0x3f                  	// #63
    3680:	mov	x4, #0x1                   	// #1
    3684:	b	3870 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1888>
    3688:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    368c:	add	x3, x3, #0x0
    3690:	mov	w2, #0x4e0                 	// #1248
    3694:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3698:	add	x1, x1, #0x0
    369c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    36a0:	add	x0, x0, #0x0
    36a4:	bl	0 <__assert_fail>
    36a8:	mov	x19, x3
    36ac:	b	3668 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1680>
    36b0:	mov	x19, x3
    36b4:	b	3870 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1888>
    36b8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    36bc:	add	x3, x3, #0x0
    36c0:	mov	w2, #0x4c7                 	// #1223
    36c4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    36c8:	add	x1, x1, #0x0
    36cc:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    36d0:	add	x0, x0, #0x0
    36d4:	bl	0 <__assert_fail>
    36d8:	cmp	x7, x19
    36dc:	b.eq	38b4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x18cc>  // b.none
    36e0:	cmp	x6, x8
    36e4:	b.eq	3884 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x189c>  // b.none
    36e8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    36ec:	add	x3, x3, #0x0
    36f0:	mov	w2, #0x4b3                 	// #1203
    36f4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    36f8:	add	x1, x1, #0x0
    36fc:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3700:	add	x0, x0, #0x0
    3704:	bl	0 <__assert_fail>
    3708:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    370c:	add	x3, x3, #0x0
    3710:	mov	w2, #0x154                 	// #340
    3714:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3718:	add	x1, x1, #0x0
    371c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3720:	add	x0, x0, #0x0
    3724:	bl	0 <__assert_fail>
    3728:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    372c:	add	x3, x3, #0x0
    3730:	mov	w2, #0x156                 	// #342
    3734:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3738:	add	x1, x1, #0x0
    373c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3740:	add	x0, x0, #0x0
    3744:	bl	0 <__assert_fail>
    3748:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    374c:	add	x3, x3, #0x0
    3750:	mov	w2, #0xfa                  	// #250
    3754:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3758:	add	x1, x1, #0x0
    375c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3760:	add	x0, x0, #0x0
    3764:	bl	0 <__assert_fail>
    3768:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    376c:	add	x3, x3, #0x0
    3770:	mov	w2, #0x64                  	// #100
    3774:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3778:	add	x1, x1, #0x0
    377c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3780:	add	x0, x0, #0x0
    3784:	bl	0 <__assert_fail>
    3788:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    378c:	add	x3, x3, #0x0
    3790:	mov	w2, #0x59d                 	// #1437
    3794:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3798:	add	x1, x1, #0x0
    379c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    37a0:	add	x0, x0, #0x0
    37a4:	bl	0 <__assert_fail>
    37a8:	lsr	w1, w1, #6
    37ac:	ldr	x10, [sp, #216]
    37b0:	ldr	x2, [x10, x1, lsl #3]
    37b4:	orr	x2, x2, x9
    37b8:	str	x2, [x10, x1, lsl #3]
    37bc:	add	x0, x0, #0x1
    37c0:	cmp	w25, w0
    37c4:	b.ls	3844 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x185c>  // b.plast
    37c8:	ldr	x1, [x28, #40]
    37cc:	cbz	x1, 3708 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1720>
    37d0:	ldr	w1, [x28, #48]
    37d4:	cmp	w1, w0
    37d8:	b.ls	3728 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1740>  // b.plast
    37dc:	ldr	x1, [x28, #32]
    37e0:	add	x1, x1, x0, lsl #5
    37e4:	ldr	w1, [x1, #16]
    37e8:	cmn	w1, #0x1
    37ec:	b.eq	37bc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x17d4>  // b.none
    37f0:	cmp	x26, x0
    37f4:	b.ls	3748 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1760>  // b.plast
    37f8:	ldr	x1, [x27, x0, lsl #3]
    37fc:	ldr	x2, [x19]
    3800:	cmp	x2, x1
    3804:	b.eq	37bc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x17d4>  // b.none
    3808:	bics	xzr, x2, x1
    380c:	b.ne	37bc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x17d4>  // b.any
    3810:	cbz	x1, 3768 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1780>
    3814:	clz	x1, x1
    3818:	sub	w1, w5, w1
    381c:	ldr	w2, [sp, #224]
    3820:	cmp	w2, w1
    3824:	b.ls	3788 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x17a0>  // b.plast
    3828:	lsl	x9, x4, x1
    382c:	cmp	w2, #0x40
    3830:	b.hi	37a8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x17c0>  // b.pmore
    3834:	ldr	x2, [sp, #216]
    3838:	orr	x2, x2, x9
    383c:	str	x2, [sp, #216]
    3840:	b	37bc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x17d4>
    3844:	add	x19, x19, #0x10
    3848:	cmp	x19, x3
    384c:	b.hi	3894 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x18ac>  // b.pmore
    3850:	b.eq	36b0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x16c8>  // b.none
    3854:	ldr	x0, [x19]
    3858:	cmn	x0, #0x3
    385c:	b.ls	3870 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1888>  // b.plast
    3860:	add	x19, x19, #0x10
    3864:	cmp	x19, x3
    3868:	b.ne	3854 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x186c>  // b.any
    386c:	mov	x19, x3
    3870:	cbz	x19, 36d8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x16f0>
    3874:	cmp	x6, x8
    3878:	b.ne	36b8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x16d0>  // b.any
    387c:	cmp	x7, x19
    3880:	b.eq	38b4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x18cc>  // b.none
    3884:	cmp	w25, #0x1
    3888:	b.ls	3844 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x185c>  // b.plast
    388c:	mov	x0, #0x1                   	// #1
    3890:	b	37c8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x17e0>
    3894:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3898:	add	x3, x3, #0x0
    389c:	mov	w2, #0x4e0                 	// #1248
    38a0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    38a4:	add	x1, x1, #0x0
    38a8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    38ac:	add	x0, x0, #0x0
    38b0:	bl	0 <__assert_fail>
    38b4:	ldr	w20, [sp, #224]
    38b8:	cmp	w20, #0x40
    38bc:	b.ls	3914 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x192c>  // b.plast
    38c0:	add	x0, sp, #0xd8
    38c4:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
    38c8:	sub	w20, w20, w0
    38cc:	cmp	w20, #0x40
    38d0:	b.hi	398c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x19a4>  // b.pmore
    38d4:	ldr	x0, [sp, #216]
    38d8:	ldr	x0, [x0]
    38dc:	ldr	x1, [sp, #120]
    38e0:	str	x0, [x1, #288]
    38e4:	mov	x0, x1
    38e8:	ldr	x1, [sp, #144]
    38ec:	str	x1, [x0, #296]
    38f0:	ldr	x1, [sp, #104]
    38f4:	str	x1, [x0, #304]
    38f8:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    38fc:	ldr	x0, [x0]
    3900:	ldrb	w0, [x0]
    3904:	cbnz	w0, 3944 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x195c>
    3908:	ldr	x0, [sp, #216]
    390c:	bl	0 <_ZdaPv>
    3910:	b	3e24 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1e3c>
    3914:	ldr	x0, [sp, #216]
    3918:	ldr	x1, [sp, #120]
    391c:	str	x0, [x1, #288]
    3920:	mov	x0, x1
    3924:	ldr	x1, [sp, #144]
    3928:	str	x1, [x0, #296]
    392c:	ldr	x1, [sp, #104]
    3930:	str	x1, [x0, #304]
    3934:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    3938:	ldr	x0, [x0]
    393c:	ldrb	w0, [x0]
    3940:	cbz	w0, 3e24 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1e3c>
    3944:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3948:	add	x0, x0, #0x0
    394c:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    3950:	and	w0, w0, #0xff
    3954:	cbz	w0, 3e18 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1e30>
    3958:	ldr	x0, [sp, #120]
    395c:	ldr	x20, [x0, #176]
    3960:	ldr	w0, [x0, #184]
    3964:	add	x0, x0, x0, lsl #1
    3968:	add	x25, x20, x0, lsl #3
    396c:	cmp	x25, x20
    3970:	b.eq	3bfc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1c14>  // b.none
    3974:	adrp	x27, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3978:	add	x27, x27, #0x0
    397c:	add	x28, sp, #0x138
    3980:	adrp	x26, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3984:	add	x26, x26, #0x0
    3988:	b	3bc0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1bd8>
    398c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3990:	add	x3, x3, #0x0
    3994:	mov	w2, #0x657                 	// #1623
    3998:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    399c:	add	x1, x1, #0x0
    39a0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    39a4:	add	x0, x0, #0x0
    39a8:	bl	0 <__assert_fail>
    39ac:	mov	x2, #0x10                  	// #16
    39b0:	mov	x1, x27
    39b4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    39b8:	mov	x24, x20
    39bc:	ldr	x1, [x20]
    39c0:	str	x1, [sp, #312]
    39c4:	str	xzr, [sp, #320]
    39c8:	mov	w1, #0x10                  	// #16
    39cc:	str	w1, [sp, #328]
    39d0:	mov	w1, #0x1                   	// #1
    39d4:	strb	w1, [sp, #332]
    39d8:	strb	wzr, [sp, #333]
    39dc:	strb	w1, [sp, #334]
    39e0:	mov	x1, x28
    39e4:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_15FormattedNumberE>
    39e8:	ldr	x2, [x0, #24]
    39ec:	ldr	x1, [x0, #16]
    39f0:	sub	x1, x1, x2
    39f4:	cmp	x1, #0x1
    39f8:	b.ls	3a14 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1a2c>  // b.plast
    39fc:	mov	w1, #0x202c                	// #8236
    3a00:	strh	w1, [x2]
    3a04:	ldr	x1, [x0, #24]
    3a08:	add	x1, x1, #0x2
    3a0c:	str	x1, [x0, #24]
    3a10:	b	3a20 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1a38>
    3a14:	mov	x2, #0x2                   	// #2
    3a18:	mov	x1, x26
    3a1c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    3a20:	ldr	x2, [x0, #24]
    3a24:	ldr	x1, [x0, #16]
    3a28:	sub	x1, x1, x2
    3a2c:	cmp	x1, #0x8
    3a30:	b.ls	3a5c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1a74>  // b.plast
    3a34:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3a38:	add	x1, x1, #0x0
    3a3c:	ldr	x3, [x1]
    3a40:	str	x3, [x2]
    3a44:	ldrb	w1, [x1, #8]
    3a48:	strb	w1, [x2, #8]
    3a4c:	ldr	x1, [x0, #24]
    3a50:	add	x1, x1, #0x9
    3a54:	str	x1, [x0, #24]
    3a58:	b	3a6c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1a84>
    3a5c:	mov	x2, #0x9                   	// #9
    3a60:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3a64:	add	x1, x1, #0x0
    3a68:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    3a6c:	ldrb	w1, [x24, #16]
    3a70:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
    3a74:	ldr	x2, [x0, #24]
    3a78:	ldr	x1, [x0, #16]
    3a7c:	sub	x1, x1, x2
    3a80:	cmp	x1, #0x1
    3a84:	b.ls	3aa0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1ab8>  // b.plast
    3a88:	mov	w1, #0x202c                	// #8236
    3a8c:	strh	w1, [x2]
    3a90:	ldr	x1, [x0, #24]
    3a94:	add	x1, x1, #0x2
    3a98:	str	x1, [x0, #24]
    3a9c:	b	3aac <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1ac4>
    3aa0:	mov	x2, #0x2                   	// #2
    3aa4:	mov	x1, x26
    3aa8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    3aac:	ldr	x2, [x0, #24]
    3ab0:	ldr	x1, [x0, #16]
    3ab4:	sub	x1, x1, x2
    3ab8:	cmp	x1, #0x6
    3abc:	b.ls	3ae8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1b00>  // b.plast
    3ac0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3ac4:	add	x1, x1, #0x0
    3ac8:	ldr	w3, [x1]
    3acc:	str	w3, [x2]
    3ad0:	ldur	w1, [x1, #3]
    3ad4:	stur	w1, [x2, #3]
    3ad8:	ldr	x1, [x0, #24]
    3adc:	add	x1, x1, #0x7
    3ae0:	str	x1, [x0, #24]
    3ae4:	b	3af8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1b10>
    3ae8:	mov	x2, #0x7                   	// #7
    3aec:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3af0:	add	x1, x1, #0x0
    3af4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    3af8:	ldr	w1, [x24, #20]
    3afc:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    3b00:	ldr	x2, [x0, #24]
    3b04:	ldr	x1, [x0, #16]
    3b08:	sub	x1, x1, x2
    3b0c:	cmp	x1, #0x1
    3b10:	b.ls	3b2c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1b44>  // b.plast
    3b14:	mov	w1, #0x202c                	// #8236
    3b18:	strh	w1, [x2]
    3b1c:	ldr	x1, [x0, #24]
    3b20:	add	x1, x1, #0x2
    3b24:	str	x1, [x0, #24]
    3b28:	b	3b38 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1b50>
    3b2c:	mov	x2, #0x2                   	// #2
    3b30:	mov	x1, x26
    3b34:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    3b38:	ldr	x2, [x0, #24]
    3b3c:	ldr	x1, [x0, #16]
    3b40:	sub	x1, x1, x2
    3b44:	cmp	x1, #0x2
    3b48:	b.ls	3b74 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1b8c>  // b.plast
    3b4c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3b50:	add	x1, x1, #0x0
    3b54:	ldrh	w3, [x1]
    3b58:	strh	w3, [x2]
    3b5c:	ldrb	w1, [x1, #2]
    3b60:	strb	w1, [x2, #2]
    3b64:	ldr	x1, [x0, #24]
    3b68:	add	x1, x1, #0x3
    3b6c:	str	x1, [x0, #24]
    3b70:	b	3b84 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1b9c>
    3b74:	mov	x2, #0x3                   	// #3
    3b78:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3b7c:	add	x1, x1, #0x0
    3b80:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    3b84:	ldr	w2, [x24, #12]
    3b88:	ldr	w1, [x24, #8]
    3b8c:	sub	w1, w2, w1
    3b90:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    3b94:	ldr	x1, [x0, #24]
    3b98:	ldr	x2, [x0, #16]
    3b9c:	cmp	x1, x2
    3ba0:	b.cs	3bf0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1c08>  // b.hs, b.nlast
    3ba4:	add	x2, x1, #0x1
    3ba8:	str	x2, [x0, #24]
    3bac:	mov	w0, #0xa                   	// #10
    3bb0:	strb	w0, [x1]
    3bb4:	add	x20, x20, #0x18
    3bb8:	cmp	x25, x20
    3bbc:	b.eq	3bfc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1c14>  // b.none
    3bc0:	bl	0 <_ZN4llvm4dbgsEv>
    3bc4:	ldr	x2, [x0, #24]
    3bc8:	ldr	x1, [x0, #16]
    3bcc:	sub	x1, x1, x2
    3bd0:	cmp	x1, #0xf
    3bd4:	b.ls	39ac <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x19c4>  // b.plast
    3bd8:	ldp	x4, x5, [x27]
    3bdc:	stp	x4, x5, [x2]
    3be0:	ldr	x1, [x0, #24]
    3be4:	add	x1, x1, #0x10
    3be8:	str	x1, [x0, #24]
    3bec:	b	39b8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x19d0>
    3bf0:	mov	w1, #0xa                   	// #10
    3bf4:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    3bf8:	b	3bb4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1bcc>
    3bfc:	ldr	x0, [sp, #120]
    3c00:	ldr	x24, [x0, #288]
    3c04:	cbz	x24, 3ccc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1ce4>
    3c08:	adrp	x25, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3c0c:	add	x25, x25, #0x0
    3c10:	mov	x28, #0xe                   	// #14
    3c14:	mov	w27, #0x10                  	// #16
    3c18:	add	x26, sp, #0x150
    3c1c:	b	3c80 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1c98>
    3c20:	mov	x2, x28
    3c24:	mov	x1, x25
    3c28:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    3c2c:	str	x20, [sp, #336]
    3c30:	str	xzr, [sp, #344]
    3c34:	str	w27, [sp, #352]
    3c38:	mov	w1, #0x1                   	// #1
    3c3c:	strb	w1, [sp, #356]
    3c40:	strb	wzr, [sp, #357]
    3c44:	strb	w1, [sp, #358]
    3c48:	mov	x1, x26
    3c4c:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_15FormattedNumberE>
    3c50:	ldr	x1, [x0, #24]
    3c54:	ldr	x2, [x0, #16]
    3c58:	cmp	x1, x2
    3c5c:	b.cs	3cc0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1cd8>  // b.hs, b.nlast
    3c60:	add	x2, x1, #0x1
    3c64:	str	x2, [x0, #24]
    3c68:	mov	w0, #0xa                   	// #10
    3c6c:	strb	w0, [x1]
    3c70:	eor	x0, x20, x24
    3c74:	cmp	x20, x24
    3c78:	b.eq	3ccc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1ce4>  // b.none
    3c7c:	mov	x24, x0
    3c80:	neg	x20, x24
    3c84:	and	x20, x20, x24
    3c88:	bl	0 <_ZN4llvm4dbgsEv>
    3c8c:	ldr	x2, [x0, #24]
    3c90:	ldr	x1, [x0, #16]
    3c94:	sub	x1, x1, x2
    3c98:	cmp	x1, #0xd
    3c9c:	b.ls	3c20 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1c38>  // b.plast
    3ca0:	ldr	x1, [x25]
    3ca4:	str	x1, [x2]
    3ca8:	ldur	x1, [x25, #6]
    3cac:	stur	x1, [x2, #6]
    3cb0:	ldr	x1, [x0, #24]
    3cb4:	add	x1, x1, #0xe
    3cb8:	str	x1, [x0, #24]
    3cbc:	b	3c2c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1c44>
    3cc0:	mov	w1, #0xa                   	// #10
    3cc4:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    3cc8:	b	3c70 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1c88>
    3ccc:	bl	0 <_ZN4llvm4dbgsEv>
    3cd0:	ldr	x2, [x0, #24]
    3cd4:	ldr	x1, [x0, #16]
    3cd8:	sub	x1, x1, x2
    3cdc:	cmp	x1, #0xd
    3ce0:	b.ls	3d0c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1d24>  // b.plast
    3ce4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3ce8:	add	x1, x1, #0x0
    3cec:	ldr	x3, [x1]
    3cf0:	str	x3, [x2]
    3cf4:	ldur	x1, [x1, #6]
    3cf8:	stur	x1, [x2, #6]
    3cfc:	ldr	x1, [x0, #24]
    3d00:	add	x1, x1, #0xe
    3d04:	str	x1, [x0, #24]
    3d08:	b	3d1c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1d34>
    3d0c:	mov	x2, #0xe                   	// #14
    3d10:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3d14:	add	x1, x1, #0x0
    3d18:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    3d1c:	ldr	x1, [sp, #120]
    3d20:	ldr	x1, [x1, #296]
    3d24:	str	x1, [sp, #360]
    3d28:	str	xzr, [sp, #368]
    3d2c:	mov	w1, #0x10                  	// #16
    3d30:	str	w1, [sp, #376]
    3d34:	mov	w1, #0x1                   	// #1
    3d38:	strb	w1, [sp, #380]
    3d3c:	strb	wzr, [sp, #381]
    3d40:	strb	w1, [sp, #382]
    3d44:	add	x1, sp, #0x168
    3d48:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_15FormattedNumberE>
    3d4c:	ldr	x1, [x0, #24]
    3d50:	ldr	x2, [x0, #16]
    3d54:	cmp	x1, x2
    3d58:	b.cs	3dac <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1dc4>  // b.hs, b.nlast
    3d5c:	add	x2, x1, #0x1
    3d60:	str	x2, [x0, #24]
    3d64:	mov	w0, #0xa                   	// #10
    3d68:	strb	w0, [x1]
    3d6c:	bl	0 <_ZN4llvm4dbgsEv>
    3d70:	ldr	x2, [x0, #24]
    3d74:	ldr	x1, [x0, #16]
    3d78:	sub	x1, x1, x2
    3d7c:	cmp	x1, #0xd
    3d80:	b.ls	3db8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1dd0>  // b.plast
    3d84:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3d88:	add	x1, x1, #0x0
    3d8c:	ldr	x3, [x1]
    3d90:	str	x3, [x2]
    3d94:	ldur	x1, [x1, #6]
    3d98:	stur	x1, [x2, #6]
    3d9c:	ldr	x1, [x0, #24]
    3da0:	add	x1, x1, #0xe
    3da4:	str	x1, [x0, #24]
    3da8:	b	3dc8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1de0>
    3dac:	mov	w1, #0xa                   	// #10
    3db0:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    3db4:	b	3d6c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1d84>
    3db8:	mov	x2, #0xe                   	// #14
    3dbc:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    3dc0:	add	x1, x1, #0x0
    3dc4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    3dc8:	ldr	x1, [sp, #120]
    3dcc:	ldr	x1, [x1, #304]
    3dd0:	str	x1, [sp, #384]
    3dd4:	str	xzr, [sp, #392]
    3dd8:	mov	w1, #0x10                  	// #16
    3ddc:	str	w1, [sp, #400]
    3de0:	mov	w1, #0x1                   	// #1
    3de4:	strb	w1, [sp, #404]
    3de8:	strb	wzr, [sp, #405]
    3dec:	strb	w1, [sp, #406]
    3df0:	add	x1, sp, #0x180
    3df4:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_15FormattedNumberE>
    3df8:	ldr	x1, [x0, #24]
    3dfc:	ldr	x2, [x0, #16]
    3e00:	cmp	x1, x2
    3e04:	b.cs	3e74 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1e8c>  // b.hs, b.nlast
    3e08:	add	x2, x1, #0x1
    3e0c:	str	x2, [x0, #24]
    3e10:	mov	w0, #0xa                   	// #10
    3e14:	strb	w0, [x1]
    3e18:	ldr	w0, [sp, #224]
    3e1c:	cmp	w0, #0x40
    3e20:	b.hi	3e80 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1e98>  // b.pmore
    3e24:	cbz	w22, 3e40 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1e58>
    3e28:	cmp	x21, x19
    3e2c:	b.eq	3e40 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1e58>  // b.none
    3e30:	mov	x0, x21
    3e34:	add	x0, x0, #0x10
    3e38:	cmp	x0, x19
    3e3c:	b.ne	3e34 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1e4c>  // b.any
    3e40:	mov	x1, x23
    3e44:	mov	x0, x21
    3e48:	bl	0 <_ZdlPvm>
    3e4c:	ldr	x0, [sp, #264]
    3e50:	cbz	x0, 3e58 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1e70>
    3e54:	bl	0 <_ZdlPv>
    3e58:	ldp	x19, x20, [sp, #16]
    3e5c:	ldp	x21, x22, [sp, #32]
    3e60:	ldp	x23, x24, [sp, #48]
    3e64:	ldp	x25, x26, [sp, #64]
    3e68:	ldp	x27, x28, [sp, #80]
    3e6c:	ldp	x29, x30, [sp], #416
    3e70:	ret
    3e74:	mov	w1, #0xa                   	// #10
    3e78:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    3e7c:	b	3e18 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1e30>
    3e80:	ldr	x0, [sp, #216]
    3e84:	cbz	x0, 3e24 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1e3c>
    3e88:	b	390c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1924>
    3e8c:	ldr	x0, [sp, #232]
    3e90:	add	x0, x0, #0x1
    3e94:	str	x0, [sp, #232]
    3e98:	lsl	w0, w22, #1
    3e9c:	sub	w0, w0, #0x1
    3ea0:	orr	x0, x0, x0, lsr #1
    3ea4:	orr	x0, x0, x0, lsr #2
    3ea8:	orr	x0, x0, x0, lsr #4
    3eac:	orr	x0, x0, x0, lsr #8
    3eb0:	orr	x0, x0, x0, lsr #16
    3eb4:	add	x0, x0, #0x1
    3eb8:	cmp	w0, #0x40
    3ebc:	mov	w1, #0x40                  	// #64
    3ec0:	csel	w0, w0, w1, cs  // cs = hs, nlast
    3ec4:	str	w0, [sp, #200]
    3ec8:	str	w0, [sp, #256]
    3ecc:	ubfiz	x0, x0, #4, #32
    3ed0:	str	x0, [sp, #160]
    3ed4:	bl	0 <_Znwm>
    3ed8:	str	x0, [sp, #152]
    3edc:	str	x0, [sp, #240]
    3ee0:	cbz	x25, 2f64 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xf7c>
    3ee4:	ubfiz	x1, x22, #4, #32
    3ee8:	add	x4, x25, x1
    3eec:	str	wzr, [sp, #248]
    3ef0:	str	wzr, [sp, #252]
    3ef4:	ldr	w0, [sp, #200]
    3ef8:	sub	w5, w0, #0x1
    3efc:	ands	w10, w0, w5
    3f00:	b.ne	2fbc <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0xfd4>  // b.any
    3f04:	ldr	x0, [sp, #152]
    3f08:	ldr	x2, [sp, #160]
    3f0c:	add	x3, x0, x2
    3f10:	mov	x2, #0xffffffffffffffff    	// #-1
    3f14:	str	x2, [x0], #16
    3f18:	cmp	x3, x0
    3f1c:	b.ne	3f14 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1f2c>  // b.any
    3f20:	cmp	x25, x4
    3f24:	b.eq	30a4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x10bc>  // b.none
    3f28:	mov	x0, x25
    3f2c:	mov	w3, #0x0                   	// #0
    3f30:	ldr	x6, [sp, #152]
    3f34:	b	3014 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x102c>
    3f38:	ldr	x0, [sp, #232]
    3f3c:	add	x0, x0, #0x1
    3f40:	str	x0, [sp, #232]
    3f44:	lsl	w0, w20, #1
    3f48:	sub	w0, w0, #0x1
    3f4c:	orr	x0, x0, x0, lsr #1
    3f50:	orr	x0, x0, x0, lsr #2
    3f54:	orr	x0, x0, x0, lsr #4
    3f58:	orr	x0, x0, x0, lsr #8
    3f5c:	orr	x0, x0, x0, lsr #16
    3f60:	add	x0, x0, #0x1
    3f64:	cmp	w0, #0x40
    3f68:	mov	w1, #0x40                  	// #64
    3f6c:	csel	w0, w0, w1, cs  // cs = hs, nlast
    3f70:	str	w0, [sp, #200]
    3f74:	str	w0, [sp, #256]
    3f78:	ubfiz	x0, x0, #4, #32
    3f7c:	str	x0, [sp, #160]
    3f80:	bl	0 <_Znwm>
    3f84:	str	x0, [sp, #144]
    3f88:	str	x0, [sp, #240]
    3f8c:	cbz	x24, 24d4 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x4ec>
    3f90:	ubfiz	x1, x20, #4, #32
    3f94:	add	x4, x24, x1
    3f98:	str	wzr, [sp, #248]
    3f9c:	str	wzr, [sp, #252]
    3fa0:	ldr	w0, [sp, #200]
    3fa4:	sub	w5, w0, #0x1
    3fa8:	ands	w10, w5, w0
    3fac:	b.ne	252c <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x544>  // b.any
    3fb0:	ldr	x0, [sp, #144]
    3fb4:	ldr	x2, [sp, #160]
    3fb8:	add	x3, x0, x2
    3fbc:	mov	x2, #0xffffffffffffffff    	// #-1
    3fc0:	str	x2, [x0], #16
    3fc4:	cmp	x3, x0
    3fc8:	b.ne	3fc0 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x1fd8>  // b.any
    3fcc:	cmp	x24, x4
    3fd0:	b.eq	2614 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x62c>  // b.none
    3fd4:	mov	x0, x24
    3fd8:	mov	w3, #0x0                   	// #0
    3fdc:	ldr	x6, [sp, #144]
    3fe0:	b	2584 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x59c>

0000000000003fe4 <_ZNK4llvm3mca12InstrBuilder15verifyInstrDescERKNS0_9InstrDescERKNS_6MCInstE>:
    3fe4:	stp	x29, x30, [sp, #-80]!
    3fe8:	mov	x29, sp
    3fec:	stp	x19, x20, [sp, #16]
    3ff0:	mov	x19, x8
    3ff4:	ldr	w0, [x1, #316]
    3ff8:	cbnz	w0, 4048 <_ZNK4llvm3mca12InstrBuilder15verifyInstrDescERKNS0_9InstrDescERKNS_6MCInstE+0x64>
    3ffc:	mov	x20, x2
    4000:	ldrb	w0, [x1, #324]
    4004:	cbnz	w0, 4060 <_ZNK4llvm3mca12InstrBuilder15verifyInstrDescERKNS0_9InstrDescERKNS_6MCInstE+0x7c>
    4008:	ldrb	w2, [x1, #325]
    400c:	ldr	x0, [x1, #288]
    4010:	cmp	x0, #0x0
    4014:	cset	w0, eq  // eq = none
    4018:	eor	w3, w2, #0x1
    401c:	and	w0, w0, w3
    4020:	ldr	w1, [x1, #184]
    4024:	cmp	w1, #0x0
    4028:	csel	w0, w0, wzr, eq  // eq = none
    402c:	cbnz	w0, 4054 <_ZNK4llvm3mca12InstrBuilder15verifyInstrDescERKNS0_9InstrDescERKNS_6MCInstE+0x70>
    4030:	str	x21, [sp, #32]
    4034:	cbnz	w2, 40e8 <_ZNK4llvm3mca12InstrBuilder15verifyInstrDescERKNS0_9InstrDescERKNS_6MCInstE+0x104>
    4038:	mov	x2, #0x65                  	// #101
    403c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4040:	add	x1, x1, #0x0
    4044:	b	4070 <_ZNK4llvm3mca12InstrBuilder15verifyInstrDescERKNS0_9InstrDescERKNS_6MCInstE+0x8c>
    4048:	mov	x0, #0x1                   	// #1
    404c:	str	x0, [x8]
    4050:	b	40d8 <_ZNK4llvm3mca12InstrBuilder15verifyInstrDescERKNS0_9InstrDescERKNS_6MCInstE+0xf4>
    4054:	mov	x0, #0x1                   	// #1
    4058:	str	x0, [x8]
    405c:	b	40d8 <_ZNK4llvm3mca12InstrBuilder15verifyInstrDescERKNS0_9InstrDescERKNS_6MCInstE+0xf4>
    4060:	str	x21, [sp, #32]
    4064:	mov	x2, #0x6d                  	// #109
    4068:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    406c:	add	x1, x1, #0x0
    4070:	add	x0, sp, #0x30
    4074:	add	x21, x0, #0x10
    4078:	str	x21, [sp, #48]
    407c:	mov	w3, #0x0                   	// #0
    4080:	add	x2, x1, x2
    4084:	bl	0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4088:	mov	x0, #0x30                  	// #48
    408c:	bl	0 <_Znwm>
    4090:	mov	x2, x0
    4094:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4098:	ldr	x1, [x1]
    409c:	add	x1, x1, #0x10
    40a0:	str	x1, [x2], #24
    40a4:	str	x2, [x0, #8]
    40a8:	ldr	x1, [sp, #48]
    40ac:	cmp	x1, x21
    40b0:	b.eq	40f8 <_ZNK4llvm3mca12InstrBuilder15verifyInstrDescERKNS0_9InstrDescERKNS_6MCInstE+0x114>  // b.none
    40b4:	str	x1, [x0, #8]
    40b8:	ldr	x1, [sp, #64]
    40bc:	str	x1, [x0, #24]
    40c0:	ldr	x1, [sp, #56]
    40c4:	str	x1, [x0, #16]
    40c8:	str	x20, [x0, #40]
    40cc:	orr	x0, x0, #0x1
    40d0:	str	x0, [x19]
    40d4:	ldr	x21, [sp, #32]
    40d8:	mov	x0, x19
    40dc:	ldp	x19, x20, [sp, #16]
    40e0:	ldp	x29, x30, [sp], #80
    40e4:	ret
    40e8:	mov	x2, #0x6d                  	// #109
    40ec:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    40f0:	add	x1, x1, #0x0
    40f4:	b	4070 <_ZNK4llvm3mca12InstrBuilder15verifyInstrDescERKNS0_9InstrDescERKNS_6MCInstE+0x8c>
    40f8:	ldp	x2, x3, [sp, #64]
    40fc:	stp	x2, x3, [x0, #24]
    4100:	b	40c0 <_ZNK4llvm3mca12InstrBuilder15verifyInstrDescERKNS0_9InstrDescERKNS_6MCInstE+0xdc>

0000000000004104 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE>:
    4104:	stp	x29, x30, [sp, #-112]!
    4108:	mov	x29, sp
    410c:	stp	x19, x20, [sp, #16]
    4110:	mov	x20, x8
    4114:	mov	x19, x1
    4118:	ldrb	w4, [x0, #4]
    411c:	ldr	w5, [x1, #24]
    4120:	cmp	w5, #0x0
    4124:	ccmp	w4, #0x0, #0x4, ne  // ne = any
    4128:	b.eq	4248 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x144>  // b.none
    412c:	ldr	x6, [x1, #16]
    4130:	mov	x3, #0x0                   	// #0
    4134:	mov	w2, #0x0                   	// #0
    4138:	b	4140 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x3c>
    413c:	mov	w3, w2
    4140:	lsl	x3, x3, #4
    4144:	ldrb	w3, [x6, x3]
    4148:	cmp	w3, #0x1
    414c:	cset	w3, eq  // eq = none
    4150:	add	w2, w2, #0x1
    4154:	subs	w4, w4, w3
    4158:	ccmp	w2, w5, #0x2, ne  // ne = any
    415c:	b.cc	413c <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x38>  // b.lo, b.ul, b.last
    4160:	cbnz	w4, 4250 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x14c>
    4164:	ldr	x1, [x0, #8]
    4168:	tbz	w1, #2, 4308 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x204>
    416c:	ldrh	w0, [x0, #2]
    4170:	sub	w0, w0, #0x1
    4174:	cmp	x0, w5, uxtw
    4178:	b.cs	42d8 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x1d4>  // b.hs, b.nlast
    417c:	lsl	x0, x0, #4
    4180:	ldr	x1, [x19, #16]
    4184:	cmp	w5, w2
    4188:	b.eq	4198 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x94>  // b.none
    418c:	ldrb	w0, [x1, x0]
    4190:	cmp	w0, #0x1
    4194:	b.eq	4308 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x204>  // b.none
    4198:	str	x21, [sp, #32]
    419c:	add	x0, sp, #0x30
    41a0:	add	x1, x0, #0x10
    41a4:	str	x1, [sp, #48]
    41a8:	mov	w3, #0x0                   	// #0
    41ac:	adrp	x2, 2158 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x170>
    41b0:	add	x2, x2, #0x0
    41b4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    41b8:	add	x1, x1, #0x0
    41bc:	bl	0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    41c0:	add	x0, sp, #0x50
    41c4:	add	x21, x0, #0x10
    41c8:	str	x21, [sp, #80]
    41cc:	ldr	x1, [sp, #48]
    41d0:	mov	w3, #0x0                   	// #0
    41d4:	ldr	x2, [sp, #56]
    41d8:	add	x2, x1, x2
    41dc:	bl	0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    41e0:	mov	x0, #0x30                  	// #48
    41e4:	bl	0 <_Znwm>
    41e8:	mov	x2, x0
    41ec:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    41f0:	ldr	x1, [x1]
    41f4:	add	x1, x1, #0x10
    41f8:	str	x1, [x2], #24
    41fc:	str	x2, [x0, #8]
    4200:	ldr	x1, [sp, #80]
    4204:	cmp	x1, x21
    4208:	b.eq	42fc <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x1f8>  // b.none
    420c:	str	x1, [x0, #8]
    4210:	ldr	x1, [sp, #96]
    4214:	str	x1, [x0, #24]
    4218:	ldr	x1, [sp, #88]
    421c:	str	x1, [x0, #16]
    4220:	str	x19, [x0, #40]
    4224:	orr	x0, x0, #0x1
    4228:	str	x0, [x20]
    422c:	ldr	x0, [sp, #48]
    4230:	add	x1, sp, #0x40
    4234:	cmp	x0, x1
    4238:	b.eq	4320 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x21c>  // b.none
    423c:	bl	0 <_ZdlPv>
    4240:	ldr	x21, [sp, #32]
    4244:	b	4310 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x20c>
    4248:	mov	w2, #0x0                   	// #0
    424c:	b	4160 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x5c>
    4250:	str	x21, [sp, #32]
    4254:	add	x0, sp, #0x50
    4258:	add	x21, x0, #0x10
    425c:	str	x21, [sp, #80]
    4260:	mov	w3, #0x0                   	// #0
    4264:	adrp	x2, 2128 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE+0x140>
    4268:	add	x2, x2, #0x0
    426c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4270:	add	x1, x1, #0x0
    4274:	bl	0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4278:	mov	x0, #0x30                  	// #48
    427c:	bl	0 <_Znwm>
    4280:	mov	x2, x0
    4284:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4288:	ldr	x1, [x1]
    428c:	add	x1, x1, #0x10
    4290:	str	x1, [x2], #24
    4294:	str	x2, [x0, #8]
    4298:	ldr	x1, [sp, #80]
    429c:	cmp	x1, x21
    42a0:	b.eq	42cc <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x1c8>  // b.none
    42a4:	str	x1, [x0, #8]
    42a8:	ldr	x1, [sp, #96]
    42ac:	str	x1, [x0, #24]
    42b0:	ldr	x1, [sp, #88]
    42b4:	str	x1, [x0, #16]
    42b8:	str	x19, [x0, #40]
    42bc:	orr	x0, x0, #0x1
    42c0:	str	x0, [x20]
    42c4:	ldr	x21, [sp, #32]
    42c8:	b	4310 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x20c>
    42cc:	ldp	x2, x3, [sp, #96]
    42d0:	stp	x2, x3, [x0, #24]
    42d4:	b	42b0 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x1ac>
    42d8:	str	x21, [sp, #32]
    42dc:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    42e0:	add	x3, x3, #0x0
    42e4:	mov	w2, #0x99                  	// #153
    42e8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    42ec:	add	x1, x1, #0x0
    42f0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    42f4:	add	x0, x0, #0x0
    42f8:	bl	0 <__assert_fail>
    42fc:	ldp	x2, x3, [sp, #96]
    4300:	stp	x2, x3, [x0, #24]
    4304:	b	4218 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x114>
    4308:	mov	x0, #0x1                   	// #1
    430c:	str	x0, [x20]
    4310:	mov	x0, x20
    4314:	ldp	x19, x20, [sp, #16]
    4318:	ldp	x29, x30, [sp], #112
    431c:	ret
    4320:	ldr	x21, [sp, #32]
    4324:	b	4310 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE+0x20c>

0000000000004328 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE>:
    4328:	stp	x29, x30, [sp, #-144]!
    432c:	mov	x29, sp
    4330:	stp	x19, x20, [sp, #16]
    4334:	stp	x21, x22, [sp, #32]
    4338:	stp	x23, x24, [sp, #48]
    433c:	stp	x25, x26, [sp, #64]
    4340:	stp	x27, x28, [sp, #80]
    4344:	mov	x21, x0
    4348:	mov	x22, x1
    434c:	ldr	x0, [x0]
    4350:	ldr	x20, [x0, #152]
    4354:	ldr	x1, [x20, #40]
    4358:	cbz	x1, 443c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x114>
    435c:	mov	x25, x8
    4360:	ldr	x0, [x21, #8]
    4364:	ldrh	w28, [x22]
    4368:	ldr	w2, [x0, #24]
    436c:	cmp	w2, w28
    4370:	b.ls	445c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x134>  // b.plast
    4374:	mov	w2, w28
    4378:	str	x2, [sp, #104]
    437c:	ubfiz	x23, x28, #6, #16
    4380:	ldr	x0, [x0]
    4384:	add	x23, x0, x23
    4388:	ldrh	w2, [x23, #6]
    438c:	mov	w19, w2
    4390:	ldr	w0, [x20, #52]
    4394:	cmp	w2, w0
    4398:	b.cs	447c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x154>  // b.hs, b.nlast
    439c:	ubfiz	x0, x2, #1, #16
    43a0:	add	x0, x0, w2, uxth
    43a4:	add	x0, x1, x0, lsl #3
    43a8:	ldrh	w26, [x0, #8]
    43ac:	and	w26, w26, #0x3fff
    43b0:	mov	w0, #0x3ffe                	// #16382
    43b4:	cmp	w26, w0
    43b8:	b.ne	44c8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1a0>  // b.any
    43bc:	ldr	w24, [x20, #28]
    43c0:	mov	w27, w0
    43c4:	cbz	w2, 4690 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x368>
    43c8:	ldr	w0, [x20, #52]
    43cc:	cmp	w0, w19
    43d0:	b.ls	449c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x174>  // b.plast
    43d4:	ubfiz	x0, x19, #1, #32
    43d8:	add	x0, x0, w19, uxtw
    43dc:	add	x0, x1, x0, lsl #3
    43e0:	ldrh	w0, [x0, #8]
    43e4:	and	w0, w0, #0x3fff
    43e8:	cmp	w0, w27
    43ec:	b.ne	44bc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x194>  // b.any
    43f0:	ldr	x0, [x21]
    43f4:	ldr	x1, [x0]
    43f8:	ldr	x4, [x1, #16]
    43fc:	mov	w3, w24
    4400:	mov	x2, x22
    4404:	mov	w1, w19
    4408:	blr	x4
    440c:	mov	w19, w0
    4410:	cbz	w0, 4690 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x368>
    4414:	ldr	x1, [x20, #40]
    4418:	cbnz	x1, 43c8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xa0>
    441c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4420:	add	x3, x3, #0x0
    4424:	mov	w2, #0x15b                 	// #347
    4428:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    442c:	add	x1, x1, #0x0
    4430:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4434:	add	x0, x0, #0x0
    4438:	bl	0 <__assert_fail>
    443c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4440:	add	x3, x3, #0x0
    4444:	mov	w2, #0x1fe                 	// #510
    4448:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    444c:	add	x1, x1, #0x0
    4450:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4454:	add	x0, x0, #0x0
    4458:	bl	0 <__assert_fail>
    445c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4460:	add	x3, x3, #0x0
    4464:	mov	w2, #0x2d                  	// #45
    4468:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    446c:	add	x1, x1, #0x0
    4470:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4474:	add	x0, x0, #0x0
    4478:	bl	0 <__assert_fail>
    447c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4480:	add	x3, x3, #0x0
    4484:	mov	w2, #0x15d                 	// #349
    4488:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    448c:	add	x1, x1, #0x0
    4490:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4494:	add	x0, x0, #0x0
    4498:	bl	0 <__assert_fail>
    449c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    44a0:	add	x3, x3, #0x0
    44a4:	mov	w2, #0x15d                 	// #349
    44a8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    44ac:	add	x1, x1, #0x0
    44b0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    44b4:	add	x0, x0, #0x0
    44b8:	bl	0 <__assert_fail>
    44bc:	cbz	w19, 4690 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x368>
    44c0:	ldr	x1, [x20, #40]
    44c4:	cbz	x1, 46f4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x3cc>
    44c8:	mov	w20, w19
    44cc:	add	x24, x20, w19, uxtw #1
    44d0:	add	x24, x1, x24, lsl #3
    44d4:	ldrh	w0, [x24, #8]
    44d8:	mvn	x0, x0
    44dc:	tst	x0, #0x3fff
    44e0:	b.eq	4714 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x3ec>  // b.none
    44e4:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    44e8:	ldr	x0, [x0]
    44ec:	ldrb	w0, [x0]
    44f0:	cbnz	w0, 4778 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x450>
    44f4:	mov	x0, #0x150                 	// #336
    44f8:	bl	0 <_Znwm>
    44fc:	mov	x20, x0
    4500:	mov	x2, #0x150                 	// #336
    4504:	mov	w1, #0x0                   	// #0
    4508:	bl	0 <memset>
    450c:	add	x0, x20, #0x10
    4510:	str	x0, [sp, #104]
    4514:	str	x0, [x20]
    4518:	mov	w0, #0x4                   	// #4
    451c:	str	w0, [x20, #12]
    4520:	add	x27, x20, #0x70
    4524:	str	x27, [x20, #96]
    4528:	str	w0, [x20, #108]
    452c:	add	x28, x20, #0xc0
    4530:	str	x28, [x20, #176]
    4534:	str	w0, [x20, #188]
    4538:	ldrh	w0, [x24, #8]
    453c:	and	w0, w0, #0x3fff
    4540:	str	w0, [x20, #316]
    4544:	str	w19, [x20, #320]
    4548:	ldr	x0, [x23, #8]
    454c:	tbz	w0, #6, 4558 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x230>
    4550:	ldrb	w0, [x21, #176]
    4554:	cbnz	w0, 4964 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x63c>
    4558:	ldr	x0, [x23, #8]
    455c:	tbz	w0, #4, 4568 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x240>
    4560:	ldrb	w0, [x21, #177]
    4564:	cbnz	w0, 4a80 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x758>
    4568:	ldr	x0, [x23, #8]
    456c:	ubfx	w0, w0, #18, #1
    4570:	strb	w0, [x20, #324]
    4574:	ldr	x0, [x23, #8]
    4578:	ubfx	w0, w0, #19, #1
    457c:	strb	w0, [x20, #325]
    4580:	ldr	x0, [x23, #8]
    4584:	ubfx	w0, w0, #23, #1
    4588:	strb	w0, [x20, #326]
    458c:	ldrb	w0, [x24, #9]
    4590:	ubfx	x0, x0, #6, #1
    4594:	strb	w0, [x20, #327]
    4598:	ldrb	w0, [x24, #9]
    459c:	ubfx	x0, x0, #7, #1
    45a0:	strb	w0, [x20, #328]
    45a4:	ldr	x3, [x21, #32]
    45a8:	ldr	w4, [x21, #40]
    45ac:	ldr	x2, [x21]
    45b0:	mov	x1, x24
    45b4:	mov	x0, x20
    45b8:	bl	1fe8 <_ZN4llvm3mcaL23initializeUsedResourcesERNS0_9InstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoENS_8ArrayRefImEE>
    45bc:	ldr	x3, [x21]
    45c0:	mov	x2, x24
    45c4:	mov	x1, x23
    45c8:	mov	x0, x20
    45cc:	bl	258 <_ZN4llvm3mcaL17computeMaxLatencyERNS0_9InstrDescERKNS_11MCInstrDescERKNS_16MCSchedClassDescERKNS_15MCSubtargetInfoE>
    45d0:	add	x8, sp, #0x78
    45d4:	mov	x1, x22
    45d8:	mov	x0, x23
    45dc:	bl	4104 <_ZN4llvm3mcaL14verifyOperandsERKNS_11MCInstrDescERKNS_6MCInstE>
    45e0:	ldr	x0, [sp, #120]
    45e4:	ands	x1, x0, #0xfffffffffffffffe
    45e8:	cset	x0, ne  // ne = any
    45ec:	orr	x0, x0, x1
    45f0:	str	x0, [sp, #120]
    45f4:	ands	x1, x0, #0xfffffffffffffffe
    45f8:	b.eq	4b84 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x85c>  // b.none
    45fc:	ldrb	w0, [x25, #8]
    4600:	orr	w0, w0, #0x3
    4604:	strb	w0, [x25, #8]
    4608:	str	x1, [x25]
    460c:	ldr	x1, [x20, #176]
    4610:	ldr	w0, [x20, #184]
    4614:	add	x0, x0, x0, lsl #1
    4618:	add	x0, x1, x0, lsl #3
    461c:	cmp	x1, x0
    4620:	b.eq	4630 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x308>  // b.none
    4624:	sub	x0, x0, #0x18
    4628:	cmp	x1, x0
    462c:	b.ne	4624 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2fc>  // b.any
    4630:	ldr	x0, [x20, #176]
    4634:	cmp	x28, x0
    4638:	b.eq	4640 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x318>  // b.none
    463c:	bl	0 <free>
    4640:	ldr	x0, [x20, #96]
    4644:	cmp	x27, x0
    4648:	b.eq	4650 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x328>  // b.none
    464c:	bl	0 <free>
    4650:	ldr	x0, [x20]
    4654:	ldr	x1, [sp, #104]
    4658:	cmp	x1, x0
    465c:	b.eq	4664 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x33c>  // b.none
    4660:	bl	0 <free>
    4664:	mov	x1, #0x150                 	// #336
    4668:	mov	x0, x20
    466c:	bl	0 <_ZdlPvm>
    4670:	mov	x0, x25
    4674:	ldp	x19, x20, [sp, #16]
    4678:	ldp	x21, x22, [sp, #32]
    467c:	ldp	x23, x24, [sp, #48]
    4680:	ldp	x25, x26, [sp, #64]
    4684:	ldp	x27, x28, [sp, #80]
    4688:	ldp	x29, x30, [sp], #144
    468c:	ret
    4690:	add	x8, sp, #0x80
    4694:	mov	x1, x22
    4698:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    469c:	add	x0, x0, #0x0
    46a0:	bl	0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    46a4:	ldrb	w0, [x25, #8]
    46a8:	orr	w0, w0, #0x3
    46ac:	strb	w0, [x25, #8]
    46b0:	ldr	x0, [sp, #128]
    46b4:	ands	x1, x0, #0xfffffffffffffffe
    46b8:	cset	x0, ne  // ne = any
    46bc:	orr	x0, x0, x1
    46c0:	str	x0, [sp, #128]
    46c4:	ands	x0, x0, #0xfffffffffffffffe
    46c8:	b.eq	46d4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x3ac>  // b.none
    46cc:	str	x0, [x25]
    46d0:	b	4670 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x348>
    46d4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    46d8:	add	x3, x3, #0x0
    46dc:	mov	w2, #0x1ce                 	// #462
    46e0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    46e4:	add	x1, x1, #0x0
    46e8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    46ec:	add	x0, x0, #0x0
    46f0:	bl	0 <__assert_fail>
    46f4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    46f8:	add	x3, x3, #0x0
    46fc:	mov	w2, #0x15b                 	// #347
    4700:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4704:	add	x1, x1, #0x0
    4708:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    470c:	add	x0, x0, #0x0
    4710:	bl	0 <__assert_fail>
    4714:	add	x8, sp, #0x88
    4718:	mov	x1, x22
    471c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4720:	add	x0, x0, #0x0
    4724:	bl	0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4728:	ldrb	w0, [x25, #8]
    472c:	orr	w0, w0, #0x3
    4730:	strb	w0, [x25, #8]
    4734:	ldr	x0, [sp, #136]
    4738:	ands	x1, x0, #0xfffffffffffffffe
    473c:	cset	x0, ne  // ne = any
    4740:	orr	x0, x0, x1
    4744:	str	x0, [sp, #136]
    4748:	ands	x0, x0, #0xfffffffffffffffe
    474c:	b.eq	4758 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x430>  // b.none
    4750:	str	x0, [x25]
    4754:	b	4670 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x348>
    4758:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    475c:	add	x3, x3, #0x0
    4760:	mov	w2, #0x1ce                 	// #462
    4764:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4768:	add	x1, x1, #0x0
    476c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4770:	add	x0, x0, #0x0
    4774:	bl	0 <__assert_fail>
    4778:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    477c:	add	x0, x0, #0x0
    4780:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    4784:	and	w0, w0, #0xff
    4788:	cbnz	w0, 47f0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x4c8>
    478c:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    4790:	ldr	x0, [x0]
    4794:	ldrb	w0, [x0]
    4798:	cbz	w0, 44f4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1cc>
    479c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    47a0:	add	x0, x0, #0x0
    47a4:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    47a8:	and	w0, w0, #0xff
    47ac:	cbz	w0, 44f4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1cc>
    47b0:	bl	0 <_ZN4llvm4dbgsEv>
    47b4:	ldr	x2, [x0, #24]
    47b8:	ldr	x1, [x0, #16]
    47bc:	sub	x1, x1, x2
    47c0:	cmp	x1, #0xe
    47c4:	b.ls	491c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x5f4>  // b.plast
    47c8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    47cc:	add	x1, x1, #0x0
    47d0:	ldr	x3, [x1]
    47d4:	str	x3, [x2]
    47d8:	ldur	x1, [x1, #7]
    47dc:	stur	x1, [x2, #7]
    47e0:	ldr	x1, [x0, #24]
    47e4:	add	x1, x1, #0xf
    47e8:	str	x1, [x0, #24]
    47ec:	b	492c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x604>
    47f0:	bl	0 <_ZN4llvm4dbgsEv>
    47f4:	mov	x27, x0
    47f8:	ldr	x1, [x0, #24]
    47fc:	ldr	x0, [x0, #16]
    4800:	sub	x0, x0, x1
    4804:	cmp	x0, #0xf
    4808:	b.ls	482c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x504>  // b.plast
    480c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4810:	add	x0, x0, #0x0
    4814:	ldp	x2, x3, [x0]
    4818:	stp	x2, x3, [x1]
    481c:	ldr	x0, [x27, #24]
    4820:	add	x0, x0, #0x10
    4824:	str	x0, [x27, #24]
    4828:	b	4844 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x51c>
    482c:	mov	x2, #0x10                  	// #16
    4830:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4834:	add	x1, x1, #0x0
    4838:	mov	x0, x27
    483c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    4840:	mov	x27, x0
    4844:	ldr	x0, [x21, #8]
    4848:	ldr	w1, [x0, #24]
    484c:	cmp	w28, w1
    4850:	b.cs	48b8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x590>  // b.hs, b.nlast
    4854:	ldr	x1, [x0, #8]
    4858:	ldr	x2, [sp, #104]
    485c:	ldr	w1, [x1, x2, lsl #2]
    4860:	ldr	x28, [x0, #16]
    4864:	adds	x28, x28, x1
    4868:	b.eq	48e8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x5c0>  // b.none
    486c:	mov	x0, x28
    4870:	bl	0 <strlen>
    4874:	mov	x2, x0
    4878:	str	x0, [sp, #104]
    487c:	ldr	x0, [x27, #24]
    4880:	ldr	x1, [x27, #16]
    4884:	sub	x1, x1, x0
    4888:	cmp	x1, x2
    488c:	b.cc	48d8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x5b0>  // b.lo, b.ul, b.last
    4890:	ldr	x1, [sp, #104]
    4894:	cbz	x1, 48e8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x5c0>
    4898:	mov	x2, x1
    489c:	mov	x1, x28
    48a0:	bl	0 <memcpy>
    48a4:	ldr	x0, [x27, #24]
    48a8:	ldr	x1, [sp, #104]
    48ac:	add	x0, x0, x1
    48b0:	str	x0, [x27, #24]
    48b4:	b	48e8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x5c0>
    48b8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    48bc:	add	x3, x3, #0x0
    48c0:	mov	w2, #0x33                  	// #51
    48c4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    48c8:	add	x1, x1, #0x0
    48cc:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    48d0:	add	x0, x0, #0x0
    48d4:	bl	0 <__assert_fail>
    48d8:	mov	x1, x28
    48dc:	mov	x0, x27
    48e0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    48e4:	mov	x27, x0
    48e8:	ldr	x0, [x27, #24]
    48ec:	ldr	x1, [x27, #16]
    48f0:	cmp	x1, x0
    48f4:	b.ls	490c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x5e4>  // b.plast
    48f8:	add	x1, x0, #0x1
    48fc:	str	x1, [x27, #24]
    4900:	mov	w1, #0xa                   	// #10
    4904:	strb	w1, [x0]
    4908:	b	478c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x464>
    490c:	mov	w1, #0xa                   	// #10
    4910:	mov	x0, x27
    4914:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    4918:	b	478c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x464>
    491c:	mov	x2, #0xf                   	// #15
    4920:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4924:	add	x1, x1, #0x0
    4928:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    492c:	mov	x1, x20
    4930:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    4934:	ldr	x1, [x0, #24]
    4938:	ldr	x2, [x0, #16]
    493c:	cmp	x2, x1
    4940:	b.ls	4958 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x630>  // b.plast
    4944:	add	x2, x1, #0x1
    4948:	str	x2, [x0, #24]
    494c:	mov	w0, #0xa                   	// #10
    4950:	strb	w0, [x1]
    4954:	b	44f4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1cc>
    4958:	mov	w1, #0xa                   	// #10
    495c:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    4960:	b	44f4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1cc>
    4964:	bl	0 <_ZN4llvm9WithColor7warningEv>
    4968:	ldr	x2, [x0, #24]
    496c:	ldr	x1, [x0, #16]
    4970:	sub	x1, x1, x2
    4974:	cmp	x1, #0x2c
    4978:	b.ls	49b4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x68c>  // b.plast
    497c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4980:	add	x1, x1, #0x0
    4984:	ldp	x4, x5, [x1]
    4988:	stp	x4, x5, [x2]
    498c:	ldp	x4, x5, [x1, #16]
    4990:	stp	x4, x5, [x2, #16]
    4994:	ldr	x3, [x1, #32]
    4998:	str	x3, [x2, #32]
    499c:	ldur	x1, [x1, #37]
    49a0:	stur	x1, [x2, #37]
    49a4:	ldr	x1, [x0, #24]
    49a8:	add	x1, x1, #0x2d
    49ac:	str	x1, [x0, #24]
    49b0:	b	49c4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x69c>
    49b4:	mov	x2, #0x2d                  	// #45
    49b8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    49bc:	add	x1, x1, #0x0
    49c0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    49c4:	bl	0 <_ZN4llvm9WithColor4noteEv>
    49c8:	ldr	x2, [x0, #24]
    49cc:	ldr	x1, [x0, #16]
    49d0:	sub	x1, x1, x2
    49d4:	cmp	x1, #0x2c
    49d8:	b.ls	4a14 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x6ec>  // b.plast
    49dc:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    49e0:	add	x1, x1, #0x0
    49e4:	ldp	x4, x5, [x1]
    49e8:	stp	x4, x5, [x2]
    49ec:	ldp	x4, x5, [x1, #16]
    49f0:	stp	x4, x5, [x2, #16]
    49f4:	ldr	x3, [x1, #32]
    49f8:	str	x3, [x2, #32]
    49fc:	ldur	x1, [x1, #37]
    4a00:	stur	x1, [x2, #37]
    4a04:	ldr	x1, [x0, #24]
    4a08:	add	x1, x1, #0x2d
    4a0c:	str	x1, [x0, #24]
    4a10:	b	4a24 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x6fc>
    4a14:	mov	x2, #0x2d                  	// #45
    4a18:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4a1c:	add	x1, x1, #0x0
    4a20:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    4a24:	ldr	x2, [x0, #24]
    4a28:	ldr	x1, [x0, #16]
    4a2c:	sub	x1, x1, x2
    4a30:	cmp	x1, #0x1a
    4a34:	b.ls	4a68 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x740>  // b.plast
    4a38:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4a3c:	add	x1, x1, #0x0
    4a40:	ldp	x4, x5, [x1]
    4a44:	stp	x4, x5, [x2]
    4a48:	ldr	x3, [x1, #16]
    4a4c:	str	x3, [x2, #16]
    4a50:	ldur	w1, [x1, #23]
    4a54:	stur	w1, [x2, #23]
    4a58:	ldr	x1, [x0, #24]
    4a5c:	add	x1, x1, #0x1b
    4a60:	str	x1, [x0, #24]
    4a64:	b	4a78 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x750>
    4a68:	mov	x2, #0x1b                  	// #27
    4a6c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4a70:	add	x1, x1, #0x0
    4a74:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    4a78:	strb	wzr, [x21, #176]
    4a7c:	b	4558 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x230>
    4a80:	bl	0 <_ZN4llvm9WithColor7warningEv>
    4a84:	ldr	x2, [x0, #24]
    4a88:	ldr	x1, [x0, #16]
    4a8c:	sub	x1, x1, x2
    4a90:	cmp	x1, #0x26
    4a94:	b.ls	4ac8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x7a0>  // b.plast
    4a98:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4a9c:	add	x1, x1, #0x0
    4aa0:	ldp	x4, x5, [x1]
    4aa4:	stp	x4, x5, [x2]
    4aa8:	ldp	x4, x5, [x1, #16]
    4aac:	stp	x4, x5, [x2, #16]
    4ab0:	ldur	x1, [x1, #31]
    4ab4:	stur	x1, [x2, #31]
    4ab8:	ldr	x1, [x0, #24]
    4abc:	add	x1, x1, #0x27
    4ac0:	str	x1, [x0, #24]
    4ac4:	b	4ad8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x7b0>
    4ac8:	mov	x2, #0x27                  	// #39
    4acc:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4ad0:	add	x1, x1, #0x0
    4ad4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    4ad8:	ldr	x2, [x0, #24]
    4adc:	ldr	x1, [x0, #16]
    4ae0:	sub	x1, x1, x2
    4ae4:	cmp	x1, #0x13
    4ae8:	b.ls	4b14 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x7ec>  // b.plast
    4aec:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4af0:	add	x1, x1, #0x0
    4af4:	ldp	x4, x5, [x1]
    4af8:	stp	x4, x5, [x2]
    4afc:	ldr	w1, [x1, #16]
    4b00:	str	w1, [x2, #16]
    4b04:	ldr	x1, [x0, #24]
    4b08:	add	x1, x1, #0x14
    4b0c:	str	x1, [x0, #24]
    4b10:	b	4b24 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x7fc>
    4b14:	mov	x2, #0x14                  	// #20
    4b18:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4b1c:	add	x1, x1, #0x0
    4b20:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    4b24:	bl	0 <_ZN4llvm9WithColor4noteEv>
    4b28:	ldr	x2, [x0, #24]
    4b2c:	ldr	x1, [x0, #16]
    4b30:	sub	x1, x1, x2
    4b34:	cmp	x1, #0x24
    4b38:	b.ls	4b6c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x844>  // b.plast
    4b3c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4b40:	add	x1, x1, #0x0
    4b44:	ldp	x4, x5, [x1]
    4b48:	stp	x4, x5, [x2]
    4b4c:	ldp	x4, x5, [x1, #16]
    4b50:	stp	x4, x5, [x2, #16]
    4b54:	ldur	x1, [x1, #29]
    4b58:	stur	x1, [x2, #29]
    4b5c:	ldr	x1, [x0, #24]
    4b60:	add	x1, x1, #0x25
    4b64:	str	x1, [x0, #24]
    4b68:	b	4b7c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x854>
    4b6c:	mov	x2, #0x25                  	// #37
    4b70:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4b74:	add	x1, x1, #0x0
    4b78:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    4b7c:	strb	wzr, [x21, #177]
    4b80:	b	4568 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x240>
    4b84:	tbnz	w0, #0, 4c04 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x8dc>
    4b88:	mov	w3, w19
    4b8c:	mov	x2, x22
    4b90:	mov	x1, x20
    4b94:	mov	x0, x21
    4b98:	bl	91c <_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj>
    4b9c:	mov	w3, w19
    4ba0:	mov	x2, x22
    4ba4:	mov	x1, x20
    4ba8:	mov	x0, x21
    4bac:	bl	16b0 <_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj>
    4bb0:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    4bb4:	ldr	x0, [x0]
    4bb8:	ldrb	w0, [x0]
    4bbc:	cbnz	w0, 4c0c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x8e4>
    4bc0:	add	x8, sp, #0x78
    4bc4:	mov	x2, x22
    4bc8:	mov	x1, x20
    4bcc:	mov	x0, x21
    4bd0:	bl	3fe4 <_ZNK4llvm3mca12InstrBuilder15verifyInstrDescERKNS0_9InstrDescERKNS_6MCInstE>
    4bd4:	ldr	x0, [sp, #120]
    4bd8:	ands	x1, x0, #0xfffffffffffffffe
    4bdc:	cset	x0, ne  // ne = any
    4be0:	orr	x0, x0, x1
    4be4:	str	x0, [sp, #120]
    4be8:	ands	x1, x0, #0xfffffffffffffffe
    4bec:	b.eq	4d54 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xa2c>  // b.none
    4bf0:	ldrb	w0, [x25, #8]
    4bf4:	orr	w0, w0, #0x3
    4bf8:	strb	w0, [x25, #8]
    4bfc:	str	x1, [x25]
    4c00:	b	460c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2e4>
    4c04:	add	x0, sp, #0x78
    4c08:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    4c0c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4c10:	add	x0, x0, #0x0
    4c14:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    4c18:	and	w0, w0, #0xff
    4c1c:	cbnz	w0, 4c84 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x95c>
    4c20:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
    4c24:	ldr	x0, [x0]
    4c28:	ldrb	w0, [x0]
    4c2c:	cbz	w0, 4bc0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x898>
    4c30:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4c34:	add	x0, x0, #0x0
    4c38:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    4c3c:	and	w0, w0, #0xff
    4c40:	cbz	w0, 4bc0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x898>
    4c44:	bl	0 <_ZN4llvm4dbgsEv>
    4c48:	ldr	x2, [x0, #24]
    4c4c:	ldr	x1, [x0, #16]
    4c50:	sub	x1, x1, x2
    4c54:	cmp	x1, #0xd
    4c58:	b.ls	4d0c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x9e4>  // b.plast
    4c5c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4c60:	add	x1, x1, #0x0
    4c64:	ldr	x3, [x1]
    4c68:	str	x3, [x2]
    4c6c:	ldur	x1, [x1, #6]
    4c70:	stur	x1, [x2, #6]
    4c74:	ldr	x1, [x0, #24]
    4c78:	add	x1, x1, #0xe
    4c7c:	str	x1, [x0, #24]
    4c80:	b	4d1c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x9f4>
    4c84:	bl	0 <_ZN4llvm4dbgsEv>
    4c88:	ldr	x2, [x0, #24]
    4c8c:	ldr	x1, [x0, #16]
    4c90:	sub	x1, x1, x2
    4c94:	cmp	x1, #0xc
    4c98:	b.ls	4cc4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x99c>  // b.plast
    4c9c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4ca0:	add	x1, x1, #0x0
    4ca4:	ldr	x3, [x1]
    4ca8:	str	x3, [x2]
    4cac:	ldur	x1, [x1, #5]
    4cb0:	stur	x1, [x2, #5]
    4cb4:	ldr	x1, [x0, #24]
    4cb8:	add	x1, x1, #0xd
    4cbc:	str	x1, [x0, #24]
    4cc0:	b	4cd4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x9ac>
    4cc4:	mov	x2, #0xd                   	// #13
    4cc8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4ccc:	add	x1, x1, #0x0
    4cd0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    4cd4:	ldr	w1, [x20, #312]
    4cd8:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    4cdc:	ldr	x1, [x0, #24]
    4ce0:	ldr	x2, [x0, #16]
    4ce4:	cmp	x1, x2
    4ce8:	b.cs	4d00 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x9d8>  // b.hs, b.nlast
    4cec:	add	x2, x1, #0x1
    4cf0:	str	x2, [x0, #24]
    4cf4:	mov	w0, #0xa                   	// #10
    4cf8:	strb	w0, [x1]
    4cfc:	b	4c20 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x8f8>
    4d00:	mov	w1, #0xa                   	// #10
    4d04:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    4d08:	b	4c20 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x8f8>
    4d0c:	mov	x2, #0xe                   	// #14
    4d10:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4d14:	add	x1, x1, #0x0
    4d18:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    4d1c:	ldr	w1, [x20, #316]
    4d20:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
    4d24:	ldr	x1, [x0, #24]
    4d28:	ldr	x2, [x0, #16]
    4d2c:	cmp	x1, x2
    4d30:	b.cs	4d48 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xa20>  // b.hs, b.nlast
    4d34:	add	x2, x1, #0x1
    4d38:	str	x2, [x0, #24]
    4d3c:	mov	w0, #0xa                   	// #10
    4d40:	strb	w0, [x1]
    4d44:	b	4bc0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x898>
    4d48:	mov	w1, #0xa                   	// #10
    4d4c:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    4d50:	b	4bc0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x898>
    4d54:	tbnz	w0, #0, 4e90 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xb68>
    4d58:	ldr	x0, [x23, #8]
    4d5c:	tst	x0, #0x2
    4d60:	mov	w0, #0x3ffe                	// #16382
    4d64:	ccmp	w26, w0, #0x4, eq  // eq = none
    4d68:	b.eq	5848 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1520>  // b.none
    4d6c:	ldr	w19, [x22]
    4d70:	and	w23, w19, #0xffff
    4d74:	ldr	x24, [x21, #120]
    4d78:	ldr	w26, [x21, #136]
    4d7c:	cbz	w26, 6b44 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x281c>
    4d80:	mov	w0, #0xfffd                	// #65533
    4d84:	cmp	w23, w0
    4d88:	b.hi	4e98 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xb70>  // b.pmore
    4d8c:	sub	w3, w26, #0x1
    4d90:	and	w1, w19, #0xffff
    4d94:	mov	w0, #0x25                  	// #37
    4d98:	mul	w1, w1, w0
    4d9c:	and	w1, w1, w3
    4da0:	ubfiz	x2, x1, #4, #22
    4da4:	add	x0, x24, x2
    4da8:	ldrh	w2, [x24, x2]
    4dac:	cmp	w23, w2
    4db0:	b.ne	4eb8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xb90>  // b.any
    4db4:	ldr	x19, [x0, #8]
    4db8:	str	x20, [x0, #8]
    4dbc:	cbz	x19, 4e2c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xb04>
    4dc0:	ldr	x1, [x19, #176]
    4dc4:	ldr	w0, [x19, #184]
    4dc8:	add	x0, x0, x0, lsl #1
    4dcc:	add	x0, x1, x0, lsl #3
    4dd0:	cmp	x1, x0
    4dd4:	b.eq	4de4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xabc>  // b.none
    4dd8:	sub	x0, x0, #0x18
    4ddc:	cmp	x1, x0
    4de0:	b.ne	4dd8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xab0>  // b.any
    4de4:	ldr	x0, [x19, #176]
    4de8:	add	x1, x19, #0xc0
    4dec:	cmp	x0, x1
    4df0:	b.eq	4df8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xad0>  // b.none
    4df4:	bl	0 <free>
    4df8:	ldr	x0, [x19, #96]
    4dfc:	add	x1, x19, #0x70
    4e00:	cmp	x0, x1
    4e04:	b.eq	4e0c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xae4>  // b.none
    4e08:	bl	0 <free>
    4e0c:	mov	x1, x19
    4e10:	ldr	x0, [x1], #16
    4e14:	cmp	x0, x1
    4e18:	b.eq	4e20 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xaf8>  // b.none
    4e1c:	bl	0 <free>
    4e20:	mov	x1, #0x150                 	// #336
    4e24:	mov	x0, x19
    4e28:	bl	0 <_ZdlPvm>
    4e2c:	ldr	w20, [x22]
    4e30:	and	w22, w20, #0xffff
    4e34:	ldr	x23, [x21, #120]
    4e38:	ldr	w19, [x21, #136]
    4e3c:	cbz	w19, 6aa0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2778>
    4e40:	mov	w0, #0xfffd                	// #65533
    4e44:	cmp	w22, w0
    4e48:	b.hi	5370 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1048>  // b.pmore
    4e4c:	sub	w3, w19, #0x1
    4e50:	and	w1, w20, #0xffff
    4e54:	mov	w0, #0x25                  	// #37
    4e58:	mul	w1, w1, w0
    4e5c:	and	w1, w1, w3
    4e60:	ubfiz	x2, x1, #4, #22
    4e64:	add	x0, x23, x2
    4e68:	ldrh	w2, [x23, x2]
    4e6c:	cmp	w22, w2
    4e70:	b.ne	5390 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1068>  // b.any
    4e74:	ldr	x1, [x0, #8]
    4e78:	ldrb	w0, [x25, #8]
    4e7c:	and	w0, w0, #0xfffffffe
    4e80:	orr	w0, w0, #0x2
    4e84:	strb	w0, [x25, #8]
    4e88:	str	x1, [x25]
    4e8c:	b	4670 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x348>
    4e90:	add	x0, sp, #0x78
    4e94:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    4e98:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4e9c:	add	x3, x3, #0x0
    4ea0:	mov	w2, #0x250                 	// #592
    4ea4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4ea8:	add	x1, x1, #0x0
    4eac:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4eb0:	add	x0, x0, #0x0
    4eb4:	bl	0 <__assert_fail>
    4eb8:	mov	w4, #0x1                   	// #1
    4ebc:	mov	x5, #0x0                   	// #0
    4ec0:	mov	w7, #0xffff                	// #65535
    4ec4:	mov	w6, #0xfffe                	// #65534
    4ec8:	cmp	w2, w7
    4ecc:	b.ne	4f44 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xc1c>  // b.any
    4ed0:	cmp	x5, #0x0
    4ed4:	csel	x0, x0, x5, eq  // eq = none
    4ed8:	ldr	x1, [x21, #112]
    4edc:	add	x1, x1, #0x1
    4ee0:	str	x1, [x21, #112]
    4ee4:	ldr	w1, [x21, #128]
    4ee8:	add	w2, w1, #0x1
    4eec:	add	w1, w26, w26, lsl #1
    4ef0:	cmp	w1, w2, lsl #2
    4ef4:	b.ls	6b50 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2828>  // b.plast
    4ef8:	ldr	w1, [x21, #132]
    4efc:	sub	w1, w26, w1
    4f00:	sub	w1, w1, w2
    4f04:	cmp	w1, w26, lsr #3
    4f08:	b.ls	511c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xdf4>  // b.plast
    4f0c:	cbz	x0, 5350 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1028>
    4f10:	ldr	w1, [x21, #128]
    4f14:	add	w1, w1, #0x1
    4f18:	str	w1, [x21, #128]
    4f1c:	ldrh	w2, [x0]
    4f20:	mov	w1, #0xffff                	// #65535
    4f24:	cmp	w2, w1
    4f28:	b.eq	4f38 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xc10>  // b.none
    4f2c:	ldr	w1, [x21, #132]
    4f30:	sub	w1, w1, #0x1
    4f34:	str	w1, [x21, #132]
    4f38:	strh	w23, [x0]
    4f3c:	str	xzr, [x0, #8]
    4f40:	b	4db4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xa8c>
    4f44:	cmp	x5, #0x0
    4f48:	ccmp	w2, w6, #0x0, eq  // eq = none
    4f4c:	csel	x5, x5, x0, ne  // ne = any
    4f50:	add	w8, w4, #0x1
    4f54:	add	w0, w1, w4
    4f58:	and	w1, w3, w0
    4f5c:	and	w0, w3, w0
    4f60:	lsl	x2, x0, #4
    4f64:	add	x0, x24, x0, lsl #4
    4f68:	ldrh	w2, [x24, x2]
    4f6c:	cmp	w23, w2
    4f70:	b.eq	4db4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xa8c>  // b.none
    4f74:	mov	w4, w8
    4f78:	b	4ec8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xba0>
    4f7c:	str	wzr, [x27, #16]
    4f80:	str	wzr, [x27, #20]
    4f84:	ldr	w1, [x27, #24]
    4f88:	sub	w2, w1, #0x1
    4f8c:	tst	w2, w1
    4f90:	b.ne	4fb8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xc90>  // b.any
    4f94:	ubfiz	x1, x1, #4, #32
    4f98:	add	x1, x0, x1
    4f9c:	cmp	x0, x1
    4fa0:	b.eq	5060 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xd38>  // b.none
    4fa4:	mov	w2, #0xffffffff            	// #-1
    4fa8:	strh	w2, [x0], #16
    4fac:	cmp	x1, x0
    4fb0:	b.ne	4fa8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xc80>  // b.any
    4fb4:	b	5060 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xd38>
    4fb8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4fbc:	add	x3, x3, #0x0
    4fc0:	mov	w2, #0x15b                 	// #347
    4fc4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4fc8:	add	x1, x1, #0x0
    4fcc:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4fd0:	add	x0, x0, #0x0
    4fd4:	bl	0 <__assert_fail>
    4fd8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4fdc:	add	x3, x3, #0x0
    4fe0:	mov	w2, #0x15b                 	// #347
    4fe4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4fe8:	add	x1, x1, #0x0
    4fec:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    4ff0:	add	x0, x0, #0x0
    4ff4:	bl	0 <__assert_fail>
    4ff8:	mov	w2, #0x1                   	// #1
    4ffc:	mov	x1, #0x0                   	// #0
    5000:	mov	w8, #0xffff                	// #65535
    5004:	cmp	w5, w8
    5008:	b.ne	5018 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xcf0>  // b.any
    500c:	cmp	x1, #0x0
    5010:	csel	x1, x1, x7, ne  // ne = any
    5014:	b	64a4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x217c>
    5018:	cmp	x1, #0x0
    501c:	mov	w9, #0xfffe                	// #65534
    5020:	ccmp	w5, w9, #0x0, eq  // eq = none
    5024:	csel	x1, x1, x7, ne  // ne = any
    5028:	add	w9, w2, #0x1
    502c:	add	w2, w4, w2
    5030:	and	w4, w3, w2
    5034:	and	w2, w3, w2
    5038:	lsl	x5, x2, #4
    503c:	add	x7, x6, x2, lsl #4
    5040:	ldrh	w5, [x6, x5]
    5044:	cmp	w0, w5
    5048:	b.eq	6580 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2258>  // b.none
    504c:	mov	w2, w9
    5050:	b	5004 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xcdc>
    5054:	ldr	x1, [sp, #104]
    5058:	mov	x0, x24
    505c:	bl	0 <_ZdlPvm>
    5060:	ldr	w3, [x21, #136]
    5064:	cbz	w3, 5350 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1028>
    5068:	mov	w0, #0xfffd                	// #65533
    506c:	cmp	w23, w0
    5070:	b.hi	50c4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xd9c>  // b.pmore
    5074:	ldr	x6, [x21, #120]
    5078:	sub	w3, w3, #0x1
    507c:	and	w2, w19, #0xffff
    5080:	mov	w0, #0x25                  	// #37
    5084:	mul	w2, w2, w0
    5088:	and	w2, w2, w3
    508c:	ubfiz	x1, x2, #4, #22
    5090:	add	x0, x6, x1
    5094:	ldrh	w5, [x6, x1]
    5098:	cmp	w23, w5
    509c:	b.eq	4f10 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xbe8>  // b.none
    50a0:	mov	w1, #0x1                   	// #1
    50a4:	mov	x4, #0x0                   	// #0
    50a8:	mov	w8, #0xffff                	// #65535
    50ac:	mov	w7, #0xfffe                	// #65534
    50b0:	cmp	w5, w8
    50b4:	b.ne	50e4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xdbc>  // b.any
    50b8:	cbz	x4, 4f0c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xbe4>
    50bc:	mov	x0, x4
    50c0:	b	4f10 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xbe8>
    50c4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    50c8:	add	x3, x3, #0x0
    50cc:	mov	w2, #0x250                 	// #592
    50d0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    50d4:	add	x1, x1, #0x0
    50d8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    50dc:	add	x0, x0, #0x0
    50e0:	bl	0 <__assert_fail>
    50e4:	cmp	x4, #0x0
    50e8:	ccmp	w5, w7, #0x0, eq  // eq = none
    50ec:	csel	x4, x4, x0, ne  // ne = any
    50f0:	add	w9, w1, #0x1
    50f4:	add	w0, w2, w1
    50f8:	and	w2, w3, w0
    50fc:	and	w0, w3, w0
    5100:	lsl	x1, x0, #4
    5104:	add	x0, x6, x0, lsl #4
    5108:	ldrh	w5, [x6, x1]
    510c:	cmp	w23, w5
    5110:	b.eq	4f10 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xbe8>  // b.none
    5114:	mov	w1, w9
    5118:	b	50b0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xd88>
    511c:	sub	w0, w26, #0x1
    5120:	orr	x0, x0, x0, lsr #1
    5124:	orr	x0, x0, x0, lsr #2
    5128:	orr	x0, x0, x0, lsr #4
    512c:	orr	x0, x0, x0, lsr #8
    5130:	orr	x0, x0, x0, lsr #16
    5134:	add	x0, x0, #0x1
    5138:	cmp	w0, #0x40
    513c:	mov	w1, #0x40                  	// #64
    5140:	csel	w0, w0, w1, cs  // cs = hs, nlast
    5144:	add	x27, x21, #0x70
    5148:	str	w0, [x27, #24]
    514c:	ubfiz	x0, x0, #4, #32
    5150:	bl	0 <_Znwm>
    5154:	str	x0, [x27, #8]
    5158:	cbz	x24, 51b0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xe88>
    515c:	ubfiz	x1, x26, #4, #32
    5160:	str	x1, [sp, #104]
    5164:	add	x28, x24, x1
    5168:	str	wzr, [x21, #128]
    516c:	str	wzr, [x21, #132]
    5170:	ldr	w1, [x21, #136]
    5174:	sub	w2, w1, #0x1
    5178:	tst	w2, w1
    517c:	b.ne	520c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xee4>  // b.any
    5180:	ubfiz	x1, x1, #4, #32
    5184:	add	x1, x0, x1
    5188:	mov	w2, #0xffffffff            	// #-1
    518c:	cmp	x0, x1
    5190:	b.eq	51a0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xe78>  // b.none
    5194:	strh	w2, [x0], #16
    5198:	cmp	x1, x0
    519c:	b.ne	5194 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xe6c>  // b.any
    51a0:	cmp	x24, x28
    51a4:	b.eq	5288 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xf60>  // b.none
    51a8:	mov	x26, x24
    51ac:	b	6640 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2318>
    51b0:	str	wzr, [x27, #16]
    51b4:	str	wzr, [x27, #20]
    51b8:	ldr	w1, [x27, #24]
    51bc:	sub	w2, w1, #0x1
    51c0:	tst	w2, w1
    51c4:	b.ne	51ec <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xec4>  // b.any
    51c8:	ubfiz	x1, x1, #4, #32
    51cc:	add	x1, x0, x1
    51d0:	cmp	x0, x1
    51d4:	b.eq	5294 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xf6c>  // b.none
    51d8:	mov	w2, #0xffffffff            	// #-1
    51dc:	strh	w2, [x0], #16
    51e0:	cmp	x1, x0
    51e4:	b.ne	51dc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xeb4>  // b.any
    51e8:	b	5294 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xf6c>
    51ec:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    51f0:	add	x3, x3, #0x0
    51f4:	mov	w2, #0x15b                 	// #347
    51f8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    51fc:	add	x1, x1, #0x0
    5200:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5204:	add	x0, x0, #0x0
    5208:	bl	0 <__assert_fail>
    520c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5210:	add	x3, x3, #0x0
    5214:	mov	w2, #0x15b                 	// #347
    5218:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    521c:	add	x1, x1, #0x0
    5220:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5224:	add	x0, x0, #0x0
    5228:	bl	0 <__assert_fail>
    522c:	mov	w2, #0x1                   	// #1
    5230:	mov	x1, #0x0                   	// #0
    5234:	mov	w8, #0xffff                	// #65535
    5238:	cmp	w4, w8
    523c:	b.ne	524c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xf24>  // b.any
    5240:	cmp	x1, #0x0
    5244:	csel	x1, x1, x7, ne  // ne = any
    5248:	b	65a4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x227c>
    524c:	cmp	x1, #0x0
    5250:	mov	w9, #0xfffe                	// #65534
    5254:	ccmp	w4, w9, #0x0, eq  // eq = none
    5258:	csel	x1, x1, x7, ne  // ne = any
    525c:	add	w9, w2, #0x1
    5260:	add	w2, w5, w2
    5264:	and	w5, w3, w2
    5268:	and	w2, w3, w2
    526c:	lsl	x4, x2, #4
    5270:	add	x7, x6, x2, lsl #4
    5274:	ldrh	w4, [x6, x4]
    5278:	cmp	w0, w4
    527c:	b.eq	6680 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2358>  // b.none
    5280:	mov	w2, w9
    5284:	b	5238 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xf10>
    5288:	ldr	x1, [sp, #104]
    528c:	mov	x0, x24
    5290:	bl	0 <_ZdlPvm>
    5294:	ldr	w3, [x21, #136]
    5298:	cbz	w3, 5350 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1028>
    529c:	mov	w0, #0xfffd                	// #65533
    52a0:	cmp	w23, w0
    52a4:	b.hi	52f8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xfd0>  // b.pmore
    52a8:	ldr	x6, [x21, #120]
    52ac:	sub	w3, w3, #0x1
    52b0:	and	w2, w19, #0xffff
    52b4:	mov	w0, #0x25                  	// #37
    52b8:	mul	w2, w2, w0
    52bc:	and	w2, w2, w3
    52c0:	ubfiz	x1, x2, #4, #22
    52c4:	add	x0, x6, x1
    52c8:	ldrh	w5, [x6, x1]
    52cc:	cmp	w23, w5
    52d0:	b.eq	4f10 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xbe8>  // b.none
    52d4:	mov	w1, #0x1                   	// #1
    52d8:	mov	x4, #0x0                   	// #0
    52dc:	mov	w8, #0xffff                	// #65535
    52e0:	mov	w7, #0xfffe                	// #65534
    52e4:	cmp	w5, w8
    52e8:	b.ne	5318 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xff0>  // b.any
    52ec:	cbz	x4, 4f0c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xbe4>
    52f0:	mov	x0, x4
    52f4:	b	4f10 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xbe8>
    52f8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    52fc:	add	x3, x3, #0x0
    5300:	mov	w2, #0x250                 	// #592
    5304:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5308:	add	x1, x1, #0x0
    530c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5310:	add	x0, x0, #0x0
    5314:	bl	0 <__assert_fail>
    5318:	cmp	x4, #0x0
    531c:	ccmp	w5, w7, #0x0, eq  // eq = none
    5320:	csel	x4, x4, x0, ne  // ne = any
    5324:	add	w9, w1, #0x1
    5328:	add	w0, w2, w1
    532c:	and	w2, w3, w0
    5330:	and	w0, w3, w0
    5334:	lsl	x1, x0, #4
    5338:	add	x0, x6, x0, lsl #4
    533c:	ldrh	w5, [x6, x1]
    5340:	cmp	w23, w5
    5344:	b.eq	4f10 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xbe8>  // b.none
    5348:	mov	w1, w9
    534c:	b	52e4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xfbc>
    5350:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5354:	add	x3, x3, #0x0
    5358:	mov	w2, #0x22f                 	// #559
    535c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5360:	add	x1, x1, #0x0
    5364:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5368:	add	x0, x0, #0x0
    536c:	bl	0 <__assert_fail>
    5370:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5374:	add	x3, x3, #0x0
    5378:	mov	w2, #0x250                 	// #592
    537c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5380:	add	x1, x1, #0x0
    5384:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5388:	add	x0, x0, #0x0
    538c:	bl	0 <__assert_fail>
    5390:	mov	w4, #0x1                   	// #1
    5394:	mov	x5, #0x0                   	// #0
    5398:	mov	w7, #0xffff                	// #65535
    539c:	mov	w6, #0xfffe                	// #65534
    53a0:	cmp	w2, w7
    53a4:	b.ne	541c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x10f4>  // b.any
    53a8:	cmp	x5, #0x0
    53ac:	csel	x0, x0, x5, eq  // eq = none
    53b0:	ldr	x1, [x21, #112]
    53b4:	add	x1, x1, #0x1
    53b8:	str	x1, [x21, #112]
    53bc:	ldr	w1, [x21, #128]
    53c0:	add	w2, w1, #0x1
    53c4:	add	w1, w19, w19, lsl #1
    53c8:	cmp	w1, w2, lsl #2
    53cc:	b.ls	6aac <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2784>  // b.plast
    53d0:	ldr	w1, [x21, #132]
    53d4:	sub	w1, w19, w1
    53d8:	sub	w1, w1, w2
    53dc:	cmp	w1, w19, lsr #3
    53e0:	b.ls	55f4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x12cc>  // b.plast
    53e4:	cbz	x0, 5828 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1500>
    53e8:	ldr	w1, [x21, #128]
    53ec:	add	w1, w1, #0x1
    53f0:	str	w1, [x21, #128]
    53f4:	ldrh	w2, [x0]
    53f8:	mov	w1, #0xffff                	// #65535
    53fc:	cmp	w2, w1
    5400:	b.eq	5410 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x10e8>  // b.none
    5404:	ldr	w1, [x21, #132]
    5408:	sub	w1, w1, #0x1
    540c:	str	w1, [x21, #132]
    5410:	strh	w22, [x0]
    5414:	str	xzr, [x0, #8]
    5418:	b	4e74 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xb4c>
    541c:	cmp	x5, #0x0
    5420:	ccmp	w2, w6, #0x0, eq  // eq = none
    5424:	csel	x5, x5, x0, ne  // ne = any
    5428:	add	w8, w4, #0x1
    542c:	add	w0, w4, w1
    5430:	and	w1, w3, w0
    5434:	and	w0, w3, w0
    5438:	lsl	x2, x0, #4
    543c:	add	x0, x23, x0, lsl #4
    5440:	ldrh	w2, [x23, x2]
    5444:	cmp	w22, w2
    5448:	b.eq	4e74 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xb4c>  // b.none
    544c:	mov	w4, w8
    5450:	b	53a0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1078>
    5454:	str	wzr, [x24, #16]
    5458:	str	wzr, [x24, #20]
    545c:	ldr	w1, [x24, #24]
    5460:	sub	w2, w1, #0x1
    5464:	tst	w2, w1
    5468:	b.ne	5490 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1168>  // b.any
    546c:	ubfiz	x1, x1, #4, #32
    5470:	add	x1, x0, x1
    5474:	cmp	x0, x1
    5478:	b.eq	5538 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1210>  // b.none
    547c:	mov	w2, #0xffffffff            	// #-1
    5480:	strh	w2, [x0], #16
    5484:	cmp	x1, x0
    5488:	b.ne	5480 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1158>  // b.any
    548c:	b	5538 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1210>
    5490:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5494:	add	x3, x3, #0x0
    5498:	mov	w2, #0x15b                 	// #347
    549c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    54a0:	add	x1, x1, #0x0
    54a4:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    54a8:	add	x0, x0, #0x0
    54ac:	bl	0 <__assert_fail>
    54b0:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    54b4:	add	x3, x3, #0x0
    54b8:	mov	w2, #0x15b                 	// #347
    54bc:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    54c0:	add	x1, x1, #0x0
    54c4:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    54c8:	add	x0, x0, #0x0
    54cc:	bl	0 <__assert_fail>
    54d0:	mov	w2, #0x1                   	// #1
    54d4:	mov	x1, #0x0                   	// #0
    54d8:	mov	w8, #0xffff                	// #65535
    54dc:	cmp	w5, w8
    54e0:	b.ne	54f0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x11c8>  // b.any
    54e4:	cmp	x1, #0x0
    54e8:	csel	x1, x1, x7, ne  // ne = any
    54ec:	b	62ac <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1f84>
    54f0:	cmp	x1, #0x0
    54f4:	mov	w9, #0xfffe                	// #65534
    54f8:	ccmp	w5, w9, #0x0, eq  // eq = none
    54fc:	csel	x1, x1, x7, ne  // ne = any
    5500:	add	w9, w2, #0x1
    5504:	add	w2, w4, w2
    5508:	and	w4, w3, w2
    550c:	and	w2, w3, w2
    5510:	lsl	x5, x2, #4
    5514:	add	x7, x6, x2, lsl #4
    5518:	ldrh	w5, [x6, x5]
    551c:	cmp	w0, w5
    5520:	b.eq	6384 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x205c>  // b.none
    5524:	mov	w2, w9
    5528:	b	54dc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x11b4>
    552c:	mov	x1, x19
    5530:	mov	x0, x23
    5534:	bl	0 <_ZdlPvm>
    5538:	ldr	w3, [x21, #136]
    553c:	cbz	w3, 5828 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1500>
    5540:	mov	w0, #0xfffd                	// #65533
    5544:	cmp	w22, w0
    5548:	b.hi	559c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1274>  // b.pmore
    554c:	ldr	x6, [x21, #120]
    5550:	sub	w3, w3, #0x1
    5554:	and	w2, w20, #0xffff
    5558:	mov	w0, #0x25                  	// #37
    555c:	mul	w2, w2, w0
    5560:	and	w2, w2, w3
    5564:	ubfiz	x1, x2, #4, #22
    5568:	add	x0, x6, x1
    556c:	ldrh	w5, [x6, x1]
    5570:	cmp	w22, w5
    5574:	b.eq	53e8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x10c0>  // b.none
    5578:	mov	w1, #0x1                   	// #1
    557c:	mov	x4, #0x0                   	// #0
    5580:	mov	w8, #0xffff                	// #65535
    5584:	mov	w7, #0xfffe                	// #65534
    5588:	cmp	w5, w8
    558c:	b.ne	55bc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1294>  // b.any
    5590:	cbz	x4, 53e4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x10bc>
    5594:	mov	x0, x4
    5598:	b	53e8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x10c0>
    559c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    55a0:	add	x3, x3, #0x0
    55a4:	mov	w2, #0x250                 	// #592
    55a8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    55ac:	add	x1, x1, #0x0
    55b0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    55b4:	add	x0, x0, #0x0
    55b8:	bl	0 <__assert_fail>
    55bc:	cmp	x4, #0x0
    55c0:	ccmp	w5, w7, #0x0, eq  // eq = none
    55c4:	csel	x4, x4, x0, ne  // ne = any
    55c8:	add	w9, w1, #0x1
    55cc:	add	w0, w1, w2
    55d0:	and	w2, w3, w0
    55d4:	and	w0, w3, w0
    55d8:	lsl	x1, x0, #4
    55dc:	add	x0, x6, x0, lsl #4
    55e0:	ldrh	w5, [x6, x1]
    55e4:	cmp	w22, w5
    55e8:	b.eq	53e8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x10c0>  // b.none
    55ec:	mov	w1, w9
    55f0:	b	5588 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1260>
    55f4:	sub	w0, w19, #0x1
    55f8:	orr	x0, x0, x0, lsr #1
    55fc:	orr	x0, x0, x0, lsr #2
    5600:	orr	x0, x0, x0, lsr #4
    5604:	orr	x0, x0, x0, lsr #8
    5608:	orr	x0, x0, x0, lsr #16
    560c:	add	x0, x0, #0x1
    5610:	cmp	w0, #0x40
    5614:	mov	w1, #0x40                  	// #64
    5618:	csel	w0, w0, w1, cs  // cs = hs, nlast
    561c:	add	x24, x21, #0x70
    5620:	str	w0, [x24, #24]
    5624:	ubfiz	x0, x0, #4, #32
    5628:	bl	0 <_Znwm>
    562c:	str	x0, [x24, #8]
    5630:	cbz	x23, 5688 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1360>
    5634:	ubfiz	x19, x19, #4, #32
    5638:	add	x27, x23, x19
    563c:	str	wzr, [x21, #128]
    5640:	str	wzr, [x21, #132]
    5644:	ldr	w1, [x21, #136]
    5648:	sub	w2, w1, #0x1
    564c:	tst	w2, w1
    5650:	b.ne	56e4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x13bc>  // b.any
    5654:	ubfiz	x1, x1, #4, #32
    5658:	add	x1, x0, x1
    565c:	mov	w2, #0xffffffff            	// #-1
    5660:	cmp	x0, x1
    5664:	b.eq	5674 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x134c>  // b.none
    5668:	strh	w2, [x0], #16
    566c:	cmp	x1, x0
    5670:	b.ne	5668 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1340>  // b.any
    5674:	cmp	x23, x27
    5678:	b.eq	5760 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1438>  // b.none
    567c:	mov	x24, x23
    5680:	mov	w28, #0xfffd                	// #65533
    5684:	b	6444 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x211c>
    5688:	str	wzr, [x24, #16]
    568c:	str	wzr, [x24, #20]
    5690:	ldr	w1, [x24, #24]
    5694:	sub	w2, w1, #0x1
    5698:	tst	w2, w1
    569c:	b.ne	56c4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x139c>  // b.any
    56a0:	ubfiz	x1, x1, #4, #32
    56a4:	add	x1, x0, x1
    56a8:	cmp	x0, x1
    56ac:	b.eq	576c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1444>  // b.none
    56b0:	mov	w2, #0xffffffff            	// #-1
    56b4:	strh	w2, [x0], #16
    56b8:	cmp	x1, x0
    56bc:	b.ne	56b4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x138c>  // b.any
    56c0:	b	576c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1444>
    56c4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    56c8:	add	x3, x3, #0x0
    56cc:	mov	w2, #0x15b                 	// #347
    56d0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    56d4:	add	x1, x1, #0x0
    56d8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    56dc:	add	x0, x0, #0x0
    56e0:	bl	0 <__assert_fail>
    56e4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    56e8:	add	x3, x3, #0x0
    56ec:	mov	w2, #0x15b                 	// #347
    56f0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    56f4:	add	x1, x1, #0x0
    56f8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    56fc:	add	x0, x0, #0x0
    5700:	bl	0 <__assert_fail>
    5704:	mov	w2, #0x1                   	// #1
    5708:	mov	x1, #0x0                   	// #0
    570c:	mov	w8, #0xffff                	// #65535
    5710:	cmp	w5, w8
    5714:	b.ne	5724 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x13fc>  // b.any
    5718:	cmp	x1, #0x0
    571c:	csel	x1, x1, x7, ne  // ne = any
    5720:	b	63a8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2080>
    5724:	cmp	x1, #0x0
    5728:	mov	w9, #0xfffe                	// #65534
    572c:	ccmp	w5, w9, #0x0, eq  // eq = none
    5730:	csel	x1, x1, x7, ne  // ne = any
    5734:	add	w9, w2, #0x1
    5738:	add	w2, w4, w2
    573c:	and	w4, w3, w2
    5740:	and	w2, w3, w2
    5744:	lsl	x5, x2, #4
    5748:	add	x7, x6, x2, lsl #4
    574c:	ldrh	w5, [x6, x5]
    5750:	cmp	w0, w5
    5754:	b.eq	6480 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2158>  // b.none
    5758:	mov	w2, w9
    575c:	b	5710 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x13e8>
    5760:	mov	x1, x19
    5764:	mov	x0, x23
    5768:	bl	0 <_ZdlPvm>
    576c:	ldr	w3, [x21, #136]
    5770:	cbz	w3, 5828 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1500>
    5774:	mov	w0, #0xfffd                	// #65533
    5778:	cmp	w22, w0
    577c:	b.hi	57d0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x14a8>  // b.pmore
    5780:	ldr	x6, [x21, #120]
    5784:	sub	w3, w3, #0x1
    5788:	and	w2, w20, #0xffff
    578c:	mov	w0, #0x25                  	// #37
    5790:	mul	w2, w2, w0
    5794:	and	w2, w2, w3
    5798:	ubfiz	x1, x2, #4, #22
    579c:	add	x0, x6, x1
    57a0:	ldrh	w5, [x6, x1]
    57a4:	cmp	w22, w5
    57a8:	b.eq	53e8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x10c0>  // b.none
    57ac:	mov	w1, #0x1                   	// #1
    57b0:	mov	x4, #0x0                   	// #0
    57b4:	mov	w8, #0xffff                	// #65535
    57b8:	mov	w7, #0xfffe                	// #65534
    57bc:	cmp	w5, w8
    57c0:	b.ne	57f0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x14c8>  // b.any
    57c4:	cbz	x4, 53e4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x10bc>
    57c8:	mov	x0, x4
    57cc:	b	53e8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x10c0>
    57d0:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    57d4:	add	x3, x3, #0x0
    57d8:	mov	w2, #0x250                 	// #592
    57dc:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    57e0:	add	x1, x1, #0x0
    57e4:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    57e8:	add	x0, x0, #0x0
    57ec:	bl	0 <__assert_fail>
    57f0:	cmp	x4, #0x0
    57f4:	ccmp	w5, w7, #0x0, eq  // eq = none
    57f8:	csel	x4, x4, x0, ne  // ne = any
    57fc:	add	w9, w1, #0x1
    5800:	add	w0, w1, w2
    5804:	and	w2, w3, w0
    5808:	and	w0, w3, w0
    580c:	lsl	x1, x0, #4
    5810:	add	x0, x6, x0, lsl #4
    5814:	ldrh	w5, [x6, x1]
    5818:	cmp	w22, w5
    581c:	b.eq	53e8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x10c0>  // b.none
    5820:	mov	w1, w9
    5824:	b	57bc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1494>
    5828:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    582c:	add	x3, x3, #0x0
    5830:	mov	w2, #0x22f                 	// #559
    5834:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5838:	add	x1, x1, #0x0
    583c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5840:	add	x0, x0, #0x0
    5844:	bl	0 <__assert_fail>
    5848:	ldr	x23, [x21, #152]
    584c:	ldr	w19, [x21, #168]
    5850:	cbz	w19, 6c90 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2968>
    5854:	cmn	x22, #0x8
    5858:	ccmn	x22, #0x10, #0x4, ne  // ne = any
    585c:	b.eq	5954 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x162c>  // b.none
    5860:	sub	w3, w19, #0x1
    5864:	lsr	w1, w22, #9
    5868:	eor	w1, w1, w22, lsr #4
    586c:	and	w1, w1, w3
    5870:	lsl	w2, w1, #4
    5874:	add	x0, x23, x2
    5878:	ldr	x2, [x23, x2]
    587c:	cmp	x22, x2
    5880:	b.ne	5974 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x164c>  // b.any
    5884:	ldr	x19, [x0, #8]
    5888:	str	x20, [x0, #8]
    588c:	cbz	x19, 58fc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x15d4>
    5890:	ldr	x1, [x19, #176]
    5894:	ldr	w0, [x19, #184]
    5898:	add	x0, x0, x0, lsl #1
    589c:	add	x0, x1, x0, lsl #3
    58a0:	cmp	x1, x0
    58a4:	b.eq	58b4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x158c>  // b.none
    58a8:	sub	x0, x0, #0x18
    58ac:	cmp	x1, x0
    58b0:	b.ne	58a8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1580>  // b.any
    58b4:	ldr	x0, [x19, #176]
    58b8:	add	x1, x19, #0xc0
    58bc:	cmp	x0, x1
    58c0:	b.eq	58c8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x15a0>  // b.none
    58c4:	bl	0 <free>
    58c8:	ldr	x0, [x19, #96]
    58cc:	add	x1, x19, #0x70
    58d0:	cmp	x0, x1
    58d4:	b.eq	58dc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x15b4>  // b.none
    58d8:	bl	0 <free>
    58dc:	mov	x1, x19
    58e0:	ldr	x0, [x1], #16
    58e4:	cmp	x0, x1
    58e8:	b.eq	58f0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x15c8>  // b.none
    58ec:	bl	0 <free>
    58f0:	mov	x1, #0x150                 	// #336
    58f4:	mov	x0, x19
    58f8:	bl	0 <_ZdlPvm>
    58fc:	ldr	x20, [x21, #152]
    5900:	ldr	w19, [x21, #168]
    5904:	cbz	w19, 6be8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x28c0>
    5908:	cmn	x22, #0x8
    590c:	ccmn	x22, #0x10, #0x4, ne  // ne = any
    5910:	b.eq	5dfc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1ad4>  // b.none
    5914:	sub	w3, w19, #0x1
    5918:	lsr	w1, w22, #9
    591c:	eor	w1, w1, w22, lsr #4
    5920:	and	w1, w1, w3
    5924:	lsl	w2, w1, #4
    5928:	add	x0, x20, x2
    592c:	ldr	x2, [x20, x2]
    5930:	cmp	x22, x2
    5934:	b.ne	5e1c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1af4>  // b.any
    5938:	ldr	x1, [x0, #8]
    593c:	ldrb	w0, [x25, #8]
    5940:	and	w0, w0, #0xfffffffe
    5944:	orr	w0, w0, #0x2
    5948:	strb	w0, [x25, #8]
    594c:	str	x1, [x25]
    5950:	b	4670 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x348>
    5954:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5958:	add	x3, x3, #0x0
    595c:	mov	w2, #0x250                 	// #592
    5960:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5964:	add	x1, x1, #0x0
    5968:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    596c:	add	x0, x0, #0x0
    5970:	bl	0 <__assert_fail>
    5974:	mov	w4, #0x1                   	// #1
    5978:	mov	x5, #0x0                   	// #0
    597c:	cmn	x2, #0x8
    5980:	b.ne	59f8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x16d0>  // b.any
    5984:	cmp	x5, #0x0
    5988:	csel	x0, x0, x5, eq  // eq = none
    598c:	ldr	x1, [x21, #144]
    5990:	add	x1, x1, #0x1
    5994:	str	x1, [x21, #144]
    5998:	ldr	w1, [x21, #160]
    599c:	add	w2, w1, #0x1
    59a0:	add	w1, w19, w19, lsl #1
    59a4:	cmp	w1, w2, lsl #2
    59a8:	b.ls	6c9c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2974>  // b.plast
    59ac:	ldr	w1, [x21, #164]
    59b0:	sub	w1, w19, w1
    59b4:	sub	w1, w1, w2
    59b8:	cmp	w1, w19, lsr #3
    59bc:	b.ls	5bbc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1894>  // b.plast
    59c0:	cbz	x0, 5ddc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1ab4>
    59c4:	add	x2, x21, #0x90
    59c8:	ldr	w1, [x21, #160]
    59cc:	add	w1, w1, #0x1
    59d0:	str	w1, [x21, #160]
    59d4:	ldr	x1, [x0]
    59d8:	cmn	x1, #0x8
    59dc:	b.eq	59ec <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x16c4>  // b.none
    59e0:	ldr	w1, [x2, #20]
    59e4:	sub	w1, w1, #0x1
    59e8:	str	w1, [x2, #20]
    59ec:	str	x22, [x0]
    59f0:	str	xzr, [x0, #8]
    59f4:	b	5884 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x155c>
    59f8:	cmp	x5, #0x0
    59fc:	ccmn	x2, #0x10, #0x0, eq  // eq = none
    5a00:	csel	x5, x5, x0, ne  // ne = any
    5a04:	add	w6, w4, #0x1
    5a08:	add	w0, w1, w4
    5a0c:	and	w1, w3, w0
    5a10:	and	w0, w3, w0
    5a14:	lsl	x2, x0, #4
    5a18:	add	x0, x23, x0, lsl #4
    5a1c:	ldr	x2, [x23, x2]
    5a20:	cmp	x22, x2
    5a24:	b.eq	5884 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x155c>  // b.none
    5a28:	mov	w4, w6
    5a2c:	b	597c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1654>
    5a30:	str	wzr, [x24, #16]
    5a34:	str	wzr, [x24, #20]
    5a38:	ldr	w1, [x24, #24]
    5a3c:	sub	w2, w1, #0x1
    5a40:	tst	w2, w1
    5a44:	b.ne	5a6c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1744>  // b.any
    5a48:	ubfiz	x1, x1, #4, #32
    5a4c:	add	x1, x0, x1
    5a50:	cmp	x0, x1
    5a54:	b.eq	5b0c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x17e4>  // b.none
    5a58:	mov	x2, #0xfffffffffffffff8    	// #-8
    5a5c:	str	x2, [x0], #16
    5a60:	cmp	x1, x0
    5a64:	b.ne	5a5c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1734>  // b.any
    5a68:	b	5b0c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x17e4>
    5a6c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5a70:	add	x3, x3, #0x0
    5a74:	mov	w2, #0x15b                 	// #347
    5a78:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5a7c:	add	x1, x1, #0x0
    5a80:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5a84:	add	x0, x0, #0x0
    5a88:	bl	0 <__assert_fail>
    5a8c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5a90:	add	x3, x3, #0x0
    5a94:	mov	w2, #0x15b                 	// #347
    5a98:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5a9c:	add	x1, x1, #0x0
    5aa0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5aa4:	add	x0, x0, #0x0
    5aa8:	bl	0 <__assert_fail>
    5aac:	mov	w2, #0x1                   	// #1
    5ab0:	mov	x1, #0x0                   	// #0
    5ab4:	cmn	x5, #0x8
    5ab8:	b.ne	5ac8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x17a0>  // b.any
    5abc:	cmp	x1, #0x0
    5ac0:	csel	x1, x1, x7, ne  // ne = any
    5ac4:	b	68a4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x257c>
    5ac8:	cmp	x1, #0x0
    5acc:	ccmn	x5, #0x10, #0x0, eq  // eq = none
    5ad0:	csel	x1, x1, x7, ne  // ne = any
    5ad4:	add	w8, w2, #0x1
    5ad8:	add	w2, w2, w4
    5adc:	and	w4, w3, w2
    5ae0:	and	w2, w3, w2
    5ae4:	lsl	x5, x2, #4
    5ae8:	add	x7, x6, x2, lsl #4
    5aec:	ldr	x5, [x6, x5]
    5af0:	cmp	x0, x5
    5af4:	b.eq	6980 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2658>  // b.none
    5af8:	mov	w2, w8
    5afc:	b	5ab4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x178c>
    5b00:	mov	x1, x19
    5b04:	mov	x0, x23
    5b08:	bl	0 <_ZdlPvm>
    5b0c:	ldr	w3, [x21, #168]
    5b10:	cbz	w3, 5ddc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1ab4>
    5b14:	cmn	x22, #0x10
    5b18:	ccmn	x22, #0x8, #0x4, ne  // ne = any
    5b1c:	b.eq	5b64 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x183c>  // b.none
    5b20:	ldr	x6, [x21, #152]
    5b24:	sub	w3, w3, #0x1
    5b28:	lsr	w2, w22, #9
    5b2c:	eor	w2, w2, w22, lsr #4
    5b30:	and	w2, w2, w3
    5b34:	lsl	w1, w2, #4
    5b38:	add	x0, x6, x1
    5b3c:	ldr	x5, [x6, x1]
    5b40:	cmp	x22, x5
    5b44:	b.eq	59c4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x169c>  // b.none
    5b48:	mov	w1, #0x1                   	// #1
    5b4c:	mov	x4, #0x0                   	// #0
    5b50:	cmn	x5, #0x8
    5b54:	b.ne	5b84 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x185c>  // b.any
    5b58:	cbz	x4, 59c0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1698>
    5b5c:	mov	x0, x4
    5b60:	b	59c4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x169c>
    5b64:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5b68:	add	x3, x3, #0x0
    5b6c:	mov	w2, #0x250                 	// #592
    5b70:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5b74:	add	x1, x1, #0x0
    5b78:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5b7c:	add	x0, x0, #0x0
    5b80:	bl	0 <__assert_fail>
    5b84:	cmp	x4, #0x0
    5b88:	ccmn	x5, #0x10, #0x0, eq  // eq = none
    5b8c:	csel	x4, x4, x0, ne  // ne = any
    5b90:	add	w7, w1, #0x1
    5b94:	add	w0, w1, w2
    5b98:	and	w2, w3, w0
    5b9c:	and	w0, w3, w0
    5ba0:	lsl	x1, x0, #4
    5ba4:	add	x0, x6, x0, lsl #4
    5ba8:	ldr	x5, [x6, x1]
    5bac:	cmp	x22, x5
    5bb0:	b.eq	59c4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x169c>  // b.none
    5bb4:	mov	w1, w7
    5bb8:	b	5b50 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1828>
    5bbc:	sub	w0, w19, #0x1
    5bc0:	orr	x0, x0, x0, lsr #1
    5bc4:	orr	x0, x0, x0, lsr #2
    5bc8:	orr	x0, x0, x0, lsr #4
    5bcc:	orr	x0, x0, x0, lsr #8
    5bd0:	orr	x0, x0, x0, lsr #16
    5bd4:	add	x0, x0, #0x1
    5bd8:	cmp	w0, #0x40
    5bdc:	mov	w1, #0x40                  	// #64
    5be0:	csel	w0, w0, w1, cs  // cs = hs, nlast
    5be4:	add	x24, x21, #0x90
    5be8:	str	w0, [x24, #24]
    5bec:	ubfiz	x0, x0, #4, #32
    5bf0:	bl	0 <_Znwm>
    5bf4:	str	x0, [x24, #8]
    5bf8:	cbz	x23, 5c50 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1928>
    5bfc:	ubfiz	x19, x19, #4, #32
    5c00:	add	x27, x23, x19
    5c04:	str	wzr, [x21, #160]
    5c08:	str	wzr, [x21, #164]
    5c0c:	ldr	w1, [x21, #168]
    5c10:	sub	w2, w1, #0x1
    5c14:	tst	w2, w1
    5c18:	b.ne	5cac <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1984>  // b.any
    5c1c:	ubfiz	x1, x1, #4, #32
    5c20:	add	x1, x0, x1
    5c24:	mov	x2, #0xfffffffffffffff8    	// #-8
    5c28:	cmp	x0, x1
    5c2c:	b.eq	5c3c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1914>  // b.none
    5c30:	str	x2, [x0], #16
    5c34:	cmp	x1, x0
    5c38:	b.ne	5c30 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1908>  // b.any
    5c3c:	cmp	x23, x27
    5c40:	b.eq	5d20 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x19f8>  // b.none
    5c44:	mov	x24, x23
    5c48:	mov	x28, #0x150                 	// #336
    5c4c:	b	6a40 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2718>
    5c50:	str	wzr, [x24, #16]
    5c54:	str	wzr, [x24, #20]
    5c58:	ldr	w1, [x24, #24]
    5c5c:	sub	w2, w1, #0x1
    5c60:	tst	w2, w1
    5c64:	b.ne	5c8c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1964>  // b.any
    5c68:	ubfiz	x1, x1, #4, #32
    5c6c:	add	x1, x0, x1
    5c70:	cmp	x0, x1
    5c74:	b.eq	5d2c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1a04>  // b.none
    5c78:	mov	x2, #0xfffffffffffffff8    	// #-8
    5c7c:	str	x2, [x0], #16
    5c80:	cmp	x1, x0
    5c84:	b.ne	5c7c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1954>  // b.any
    5c88:	b	5d2c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1a04>
    5c8c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5c90:	add	x3, x3, #0x0
    5c94:	mov	w2, #0x15b                 	// #347
    5c98:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5c9c:	add	x1, x1, #0x0
    5ca0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5ca4:	add	x0, x0, #0x0
    5ca8:	bl	0 <__assert_fail>
    5cac:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5cb0:	add	x3, x3, #0x0
    5cb4:	mov	w2, #0x15b                 	// #347
    5cb8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5cbc:	add	x1, x1, #0x0
    5cc0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5cc4:	add	x0, x0, #0x0
    5cc8:	bl	0 <__assert_fail>
    5ccc:	mov	w2, #0x1                   	// #1
    5cd0:	mov	x1, #0x0                   	// #0
    5cd4:	cmn	x5, #0x8
    5cd8:	b.ne	5ce8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x19c0>  // b.any
    5cdc:	cmp	x1, #0x0
    5ce0:	csel	x1, x1, x7, ne  // ne = any
    5ce4:	b	69a4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x267c>
    5ce8:	cmp	x1, #0x0
    5cec:	ccmn	x5, #0x10, #0x0, eq  // eq = none
    5cf0:	csel	x1, x1, x7, ne  // ne = any
    5cf4:	add	w8, w2, #0x1
    5cf8:	add	w2, w2, w4
    5cfc:	and	w4, w3, w2
    5d00:	and	w2, w3, w2
    5d04:	lsl	x5, x2, #4
    5d08:	add	x7, x6, x2, lsl #4
    5d0c:	ldr	x5, [x6, x5]
    5d10:	cmp	x0, x5
    5d14:	b.eq	6a80 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2758>  // b.none
    5d18:	mov	w2, w8
    5d1c:	b	5cd4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x19ac>
    5d20:	mov	x1, x19
    5d24:	mov	x0, x23
    5d28:	bl	0 <_ZdlPvm>
    5d2c:	ldr	w3, [x21, #168]
    5d30:	cbz	w3, 5ddc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1ab4>
    5d34:	cmn	x22, #0x8
    5d38:	ccmn	x22, #0x10, #0x4, ne  // ne = any
    5d3c:	b.eq	5d84 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1a5c>  // b.none
    5d40:	ldr	x6, [x21, #152]
    5d44:	sub	w3, w3, #0x1
    5d48:	lsr	w2, w22, #9
    5d4c:	eor	w2, w2, w22, lsr #4
    5d50:	and	w2, w2, w3
    5d54:	lsl	w1, w2, #4
    5d58:	add	x0, x6, x1
    5d5c:	ldr	x5, [x6, x1]
    5d60:	cmp	x22, x5
    5d64:	b.eq	59c4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x169c>  // b.none
    5d68:	mov	w1, #0x1                   	// #1
    5d6c:	mov	x4, #0x0                   	// #0
    5d70:	cmn	x5, #0x8
    5d74:	b.ne	5da4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1a7c>  // b.any
    5d78:	cbz	x4, 59c0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1698>
    5d7c:	mov	x0, x4
    5d80:	b	59c4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x169c>
    5d84:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5d88:	add	x3, x3, #0x0
    5d8c:	mov	w2, #0x250                 	// #592
    5d90:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5d94:	add	x1, x1, #0x0
    5d98:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5d9c:	add	x0, x0, #0x0
    5da0:	bl	0 <__assert_fail>
    5da4:	cmp	x4, #0x0
    5da8:	ccmn	x5, #0x10, #0x0, eq  // eq = none
    5dac:	csel	x4, x4, x0, ne  // ne = any
    5db0:	add	w7, w1, #0x1
    5db4:	add	w0, w2, w1
    5db8:	and	w2, w3, w0
    5dbc:	and	w0, w3, w0
    5dc0:	lsl	x1, x0, #4
    5dc4:	add	x0, x6, x0, lsl #4
    5dc8:	ldr	x5, [x6, x1]
    5dcc:	cmp	x22, x5
    5dd0:	b.eq	59c4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x169c>  // b.none
    5dd4:	mov	w1, w7
    5dd8:	b	5d70 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1a48>
    5ddc:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5de0:	add	x3, x3, #0x0
    5de4:	mov	w2, #0x22f                 	// #559
    5de8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5dec:	add	x1, x1, #0x0
    5df0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5df4:	add	x0, x0, #0x0
    5df8:	bl	0 <__assert_fail>
    5dfc:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5e00:	add	x3, x3, #0x0
    5e04:	mov	w2, #0x250                 	// #592
    5e08:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5e0c:	add	x1, x1, #0x0
    5e10:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5e14:	add	x0, x0, #0x0
    5e18:	bl	0 <__assert_fail>
    5e1c:	mov	w4, #0x1                   	// #1
    5e20:	mov	x5, #0x0                   	// #0
    5e24:	cmn	x2, #0x8
    5e28:	b.ne	5ea0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1b78>  // b.any
    5e2c:	cmp	x5, #0x0
    5e30:	csel	x0, x0, x5, eq  // eq = none
    5e34:	ldr	x1, [x21, #144]
    5e38:	add	x1, x1, #0x1
    5e3c:	str	x1, [x21, #144]
    5e40:	ldr	w1, [x21, #160]
    5e44:	add	w2, w1, #0x1
    5e48:	add	w1, w19, w19, lsl #1
    5e4c:	cmp	w1, w2, lsl #2
    5e50:	b.ls	6bf4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x28cc>  // b.plast
    5e54:	ldr	w1, [x21, #164]
    5e58:	sub	w1, w19, w1
    5e5c:	sub	w1, w1, w2
    5e60:	cmp	w1, w19, lsr #3
    5e64:	b.ls	6064 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1d3c>  // b.plast
    5e68:	cbz	x0, 6288 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1f60>
    5e6c:	add	x2, x21, #0x90
    5e70:	ldr	w1, [x21, #160]
    5e74:	add	w1, w1, #0x1
    5e78:	str	w1, [x21, #160]
    5e7c:	ldr	x1, [x0]
    5e80:	cmn	x1, #0x8
    5e84:	b.eq	5e94 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1b6c>  // b.none
    5e88:	ldr	w1, [x2, #20]
    5e8c:	sub	w1, w1, #0x1
    5e90:	str	w1, [x2, #20]
    5e94:	str	x22, [x0]
    5e98:	str	xzr, [x0, #8]
    5e9c:	b	5938 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1610>
    5ea0:	cmp	x5, #0x0
    5ea4:	ccmn	x2, #0x10, #0x0, eq  // eq = none
    5ea8:	csel	x5, x5, x0, ne  // ne = any
    5eac:	add	w6, w4, #0x1
    5eb0:	add	w0, w4, w1
    5eb4:	and	w1, w3, w0
    5eb8:	and	w0, w3, w0
    5ebc:	lsl	x2, x0, #4
    5ec0:	add	x0, x20, x0, lsl #4
    5ec4:	ldr	x2, [x20, x2]
    5ec8:	cmp	x22, x2
    5ecc:	b.eq	5938 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1610>  // b.none
    5ed0:	mov	w4, w6
    5ed4:	b	5e24 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1afc>
    5ed8:	str	wzr, [x23, #16]
    5edc:	str	wzr, [x23, #20]
    5ee0:	ldr	w1, [x23, #24]
    5ee4:	sub	w2, w1, #0x1
    5ee8:	tst	w2, w1
    5eec:	b.ne	5f14 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1bec>  // b.any
    5ef0:	ubfiz	x1, x1, #4, #32
    5ef4:	add	x1, x0, x1
    5ef8:	cmp	x0, x1
    5efc:	b.eq	5fb4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1c8c>  // b.none
    5f00:	mov	x2, #0xfffffffffffffff8    	// #-8
    5f04:	str	x2, [x0], #16
    5f08:	cmp	x1, x0
    5f0c:	b.ne	5f04 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1bdc>  // b.any
    5f10:	b	5fb4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1c8c>
    5f14:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5f18:	add	x3, x3, #0x0
    5f1c:	mov	w2, #0x15b                 	// #347
    5f20:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5f24:	add	x1, x1, #0x0
    5f28:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5f2c:	add	x0, x0, #0x0
    5f30:	bl	0 <__assert_fail>
    5f34:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5f38:	add	x3, x3, #0x0
    5f3c:	mov	w2, #0x15b                 	// #347
    5f40:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5f44:	add	x1, x1, #0x0
    5f48:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    5f4c:	add	x0, x0, #0x0
    5f50:	bl	0 <__assert_fail>
    5f54:	mov	w2, w27
    5f58:	mov	x1, #0x0                   	// #0
    5f5c:	cmn	x5, #0x8
    5f60:	b.ne	5f70 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1c48>  // b.any
    5f64:	cmp	x1, #0x0
    5f68:	csel	x1, x1, x7, ne  // ne = any
    5f6c:	b	66a4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x237c>
    5f70:	cmp	x1, #0x0
    5f74:	ccmn	x5, #0x10, #0x0, eq  // eq = none
    5f78:	csel	x1, x1, x7, ne  // ne = any
    5f7c:	add	w8, w2, #0x1
    5f80:	add	w2, w2, w4
    5f84:	and	w4, w3, w2
    5f88:	and	w2, w3, w2
    5f8c:	lsl	x5, x2, #4
    5f90:	add	x7, x6, x2, lsl #4
    5f94:	ldr	x5, [x6, x5]
    5f98:	cmp	x0, x5
    5f9c:	b.eq	6780 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2458>  // b.none
    5fa0:	mov	w2, w8
    5fa4:	b	5f5c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1c34>
    5fa8:	mov	x1, x19
    5fac:	mov	x0, x20
    5fb0:	bl	0 <_ZdlPvm>
    5fb4:	ldr	w3, [x21, #168]
    5fb8:	cbz	w3, 6288 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1f60>
    5fbc:	cmn	x22, #0x8
    5fc0:	ccmn	x22, #0x10, #0x4, ne  // ne = any
    5fc4:	b.eq	600c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1ce4>  // b.none
    5fc8:	ldr	x6, [x21, #152]
    5fcc:	sub	w3, w3, #0x1
    5fd0:	lsr	w2, w22, #9
    5fd4:	eor	w2, w2, w22, lsr #4
    5fd8:	and	w2, w2, w3
    5fdc:	lsl	w1, w2, #4
    5fe0:	add	x0, x6, x1
    5fe4:	ldr	x5, [x6, x1]
    5fe8:	cmp	x22, x5
    5fec:	b.eq	5e6c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1b44>  // b.none
    5ff0:	mov	w1, #0x1                   	// #1
    5ff4:	mov	x4, #0x0                   	// #0
    5ff8:	cmn	x5, #0x8
    5ffc:	b.ne	602c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1d04>  // b.any
    6000:	cbz	x4, 5e68 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1b40>
    6004:	mov	x0, x4
    6008:	b	5e6c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1b44>
    600c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6010:	add	x3, x3, #0x0
    6014:	mov	w2, #0x250                 	// #592
    6018:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    601c:	add	x1, x1, #0x0
    6020:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6024:	add	x0, x0, #0x0
    6028:	bl	0 <__assert_fail>
    602c:	cmp	x4, #0x0
    6030:	ccmn	x5, #0x10, #0x0, eq  // eq = none
    6034:	csel	x4, x4, x0, ne  // ne = any
    6038:	add	w7, w1, #0x1
    603c:	add	w0, w2, w1
    6040:	and	w2, w3, w0
    6044:	and	w0, w3, w0
    6048:	lsl	x1, x0, #4
    604c:	add	x0, x6, x0, lsl #4
    6050:	ldr	x5, [x6, x1]
    6054:	cmp	x22, x5
    6058:	b.eq	5e6c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1b44>  // b.none
    605c:	mov	w1, w7
    6060:	b	5ff8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1cd0>
    6064:	sub	w0, w19, #0x1
    6068:	orr	x0, x0, x0, lsr #1
    606c:	orr	x0, x0, x0, lsr #2
    6070:	orr	x0, x0, x0, lsr #4
    6074:	orr	x0, x0, x0, lsr #8
    6078:	orr	x0, x0, x0, lsr #16
    607c:	add	x0, x0, #0x1
    6080:	cmp	w0, #0x40
    6084:	mov	w1, #0x40                  	// #64
    6088:	csel	w0, w0, w1, cs  // cs = hs, nlast
    608c:	add	x23, x21, #0x90
    6090:	str	w0, [x23, #24]
    6094:	ubfiz	x0, x0, #4, #32
    6098:	bl	0 <_Znwm>
    609c:	str	x0, [x23, #8]
    60a0:	cbz	x20, 60fc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1dd4>
    60a4:	ubfiz	x19, x19, #4, #32
    60a8:	add	x26, x20, x19
    60ac:	str	wzr, [x21, #160]
    60b0:	str	wzr, [x21, #164]
    60b4:	ldr	w1, [x21, #168]
    60b8:	sub	w2, w1, #0x1
    60bc:	tst	w2, w1
    60c0:	b.ne	6158 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1e30>  // b.any
    60c4:	ubfiz	x1, x1, #4, #32
    60c8:	add	x1, x0, x1
    60cc:	mov	x2, #0xfffffffffffffff8    	// #-8
    60d0:	cmp	x0, x1
    60d4:	b.eq	60e4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1dbc>  // b.none
    60d8:	str	x2, [x0], #16
    60dc:	cmp	x1, x0
    60e0:	b.ne	60d8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1db0>  // b.any
    60e4:	cmp	x20, x26
    60e8:	b.eq	61cc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1ea4>  // b.none
    60ec:	mov	x23, x20
    60f0:	mov	x28, #0x150                 	// #336
    60f4:	mov	w27, #0x1                   	// #1
    60f8:	b	6840 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2518>
    60fc:	str	wzr, [x23, #16]
    6100:	str	wzr, [x23, #20]
    6104:	ldr	w1, [x23, #24]
    6108:	sub	w2, w1, #0x1
    610c:	tst	w2, w1
    6110:	b.ne	6138 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1e10>  // b.any
    6114:	ubfiz	x1, x1, #4, #32
    6118:	add	x1, x0, x1
    611c:	cmp	x0, x1
    6120:	b.eq	61d8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1eb0>  // b.none
    6124:	mov	x2, #0xfffffffffffffff8    	// #-8
    6128:	str	x2, [x0], #16
    612c:	cmp	x1, x0
    6130:	b.ne	6128 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1e00>  // b.any
    6134:	b	61d8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1eb0>
    6138:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    613c:	add	x3, x3, #0x0
    6140:	mov	w2, #0x15b                 	// #347
    6144:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6148:	add	x1, x1, #0x0
    614c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6150:	add	x0, x0, #0x0
    6154:	bl	0 <__assert_fail>
    6158:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    615c:	add	x3, x3, #0x0
    6160:	mov	w2, #0x15b                 	// #347
    6164:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6168:	add	x1, x1, #0x0
    616c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6170:	add	x0, x0, #0x0
    6174:	bl	0 <__assert_fail>
    6178:	mov	w2, w27
    617c:	mov	x1, #0x0                   	// #0
    6180:	cmn	x5, #0x8
    6184:	b.ne	6194 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1e6c>  // b.any
    6188:	cmp	x1, #0x0
    618c:	csel	x1, x1, x7, ne  // ne = any
    6190:	b	67a4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x247c>
    6194:	cmp	x1, #0x0
    6198:	ccmn	x5, #0x10, #0x0, eq  // eq = none
    619c:	csel	x1, x1, x7, ne  // ne = any
    61a0:	add	w8, w2, #0x1
    61a4:	add	w2, w2, w4
    61a8:	and	w4, w3, w2
    61ac:	and	w2, w3, w2
    61b0:	lsl	x5, x2, #4
    61b4:	add	x7, x6, x2, lsl #4
    61b8:	ldr	x5, [x6, x5]
    61bc:	cmp	x0, x5
    61c0:	b.eq	6880 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2558>  // b.none
    61c4:	mov	w2, w8
    61c8:	b	6180 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1e58>
    61cc:	mov	x1, x19
    61d0:	mov	x0, x20
    61d4:	bl	0 <_ZdlPvm>
    61d8:	ldr	w3, [x21, #168]
    61dc:	cbz	w3, 6288 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1f60>
    61e0:	cmn	x22, #0x8
    61e4:	ccmn	x22, #0x10, #0x4, ne  // ne = any
    61e8:	b.eq	6230 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1f08>  // b.none
    61ec:	ldr	x6, [x21, #152]
    61f0:	sub	w3, w3, #0x1
    61f4:	lsr	w2, w22, #9
    61f8:	eor	w2, w2, w22, lsr #4
    61fc:	and	w2, w2, w3
    6200:	lsl	w1, w2, #4
    6204:	add	x0, x6, x1
    6208:	ldr	x5, [x6, x1]
    620c:	cmp	x22, x5
    6210:	b.eq	5e6c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1b44>  // b.none
    6214:	mov	w1, #0x1                   	// #1
    6218:	mov	x4, #0x0                   	// #0
    621c:	cmn	x5, #0x8
    6220:	b.ne	6250 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1f28>  // b.any
    6224:	cbz	x4, 5e68 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1b40>
    6228:	mov	x0, x4
    622c:	b	5e6c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1b44>
    6230:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6234:	add	x3, x3, #0x0
    6238:	mov	w2, #0x250                 	// #592
    623c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6240:	add	x1, x1, #0x0
    6244:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6248:	add	x0, x0, #0x0
    624c:	bl	0 <__assert_fail>
    6250:	cmp	x4, #0x0
    6254:	ccmn	x5, #0x10, #0x0, eq  // eq = none
    6258:	csel	x4, x4, x0, ne  // ne = any
    625c:	add	w7, w1, #0x1
    6260:	add	w0, w2, w1
    6264:	and	w2, w3, w0
    6268:	and	w0, w3, w0
    626c:	lsl	x1, x0, #4
    6270:	add	x0, x6, x0, lsl #4
    6274:	ldr	x5, [x6, x1]
    6278:	cmp	x22, x5
    627c:	b.eq	5e6c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1b44>  // b.none
    6280:	mov	w1, w7
    6284:	b	621c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1ef4>
    6288:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    628c:	add	x3, x3, #0x0
    6290:	mov	w2, #0x22f                 	// #559
    6294:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6298:	add	x1, x1, #0x0
    629c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    62a0:	add	x0, x0, #0x0
    62a4:	bl	0 <__assert_fail>
    62a8:	mov	x1, #0x0                   	// #0
    62ac:	strh	w0, [x1]
    62b0:	ldr	x0, [x24, #8]
    62b4:	str	xzr, [x24, #8]
    62b8:	str	x0, [x1, #8]
    62bc:	ldr	w0, [x21, #128]
    62c0:	add	w0, w0, #0x1
    62c4:	str	w0, [x21, #128]
    62c8:	ldr	x26, [x24, #8]
    62cc:	cbz	x26, 633c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2014>
    62d0:	ldr	x1, [x26, #176]
    62d4:	ldr	w0, [x26, #184]
    62d8:	add	x0, x0, x0, lsl #1
    62dc:	add	x0, x1, x0, lsl #3
    62e0:	cmp	x1, x0
    62e4:	b.eq	62f4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1fcc>  // b.none
    62e8:	sub	x0, x0, #0x18
    62ec:	cmp	x1, x0
    62f0:	b.ne	62e8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1fc0>  // b.any
    62f4:	ldr	x0, [x26, #176]
    62f8:	add	x1, x26, #0xc0
    62fc:	cmp	x0, x1
    6300:	b.eq	6308 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1fe0>  // b.none
    6304:	bl	0 <free>
    6308:	ldr	x0, [x26, #96]
    630c:	add	x1, x26, #0x70
    6310:	cmp	x0, x1
    6314:	b.eq	631c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1ff4>  // b.none
    6318:	bl	0 <free>
    631c:	mov	x1, x26
    6320:	ldr	x0, [x1], #16
    6324:	cmp	x0, x1
    6328:	b.eq	6330 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2008>  // b.none
    632c:	bl	0 <free>
    6330:	mov	x1, #0x150                 	// #336
    6334:	mov	x0, x26
    6338:	bl	0 <_ZdlPvm>
    633c:	add	x24, x24, #0x10
    6340:	cmp	x27, x24
    6344:	b.eq	552c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1204>  // b.none
    6348:	ldrh	w0, [x24]
    634c:	cmp	w0, w28
    6350:	b.hi	633c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2014>  // b.pmore
    6354:	ldr	w1, [x21, #136]
    6358:	cbz	w1, 62a8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1f80>
    635c:	ldr	x6, [x21, #120]
    6360:	sub	w3, w1, #0x1
    6364:	mov	w1, #0x25                  	// #37
    6368:	mul	w4, w0, w1
    636c:	and	w4, w4, w3
    6370:	ubfiz	x1, x4, #4, #22
    6374:	add	x7, x6, x1
    6378:	ldrh	w5, [x6, x1]
    637c:	cmp	w0, w5
    6380:	b.ne	54d0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x11a8>  // b.any
    6384:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6388:	add	x3, x3, #0x0
    638c:	mov	w2, #0x17a                 	// #378
    6390:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6394:	add	x1, x1, #0x0
    6398:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    639c:	add	x0, x0, #0x0
    63a0:	bl	0 <__assert_fail>
    63a4:	mov	x1, #0x0                   	// #0
    63a8:	strh	w0, [x1]
    63ac:	ldr	x0, [x24, #8]
    63b0:	str	xzr, [x24, #8]
    63b4:	str	x0, [x1, #8]
    63b8:	ldr	w0, [x21, #128]
    63bc:	add	w0, w0, #0x1
    63c0:	str	w0, [x21, #128]
    63c4:	ldr	x26, [x24, #8]
    63c8:	cbz	x26, 6438 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2110>
    63cc:	ldr	x1, [x26, #176]
    63d0:	ldr	w0, [x26, #184]
    63d4:	add	x0, x0, x0, lsl #1
    63d8:	add	x0, x1, x0, lsl #3
    63dc:	cmp	x1, x0
    63e0:	b.eq	63f0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x20c8>  // b.none
    63e4:	sub	x0, x0, #0x18
    63e8:	cmp	x1, x0
    63ec:	b.ne	63e4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x20bc>  // b.any
    63f0:	ldr	x0, [x26, #176]
    63f4:	add	x1, x26, #0xc0
    63f8:	cmp	x0, x1
    63fc:	b.eq	6404 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x20dc>  // b.none
    6400:	bl	0 <free>
    6404:	ldr	x0, [x26, #96]
    6408:	add	x1, x26, #0x70
    640c:	cmp	x0, x1
    6410:	b.eq	6418 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x20f0>  // b.none
    6414:	bl	0 <free>
    6418:	mov	x1, x26
    641c:	ldr	x0, [x1], #16
    6420:	cmp	x0, x1
    6424:	b.eq	642c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2104>  // b.none
    6428:	bl	0 <free>
    642c:	mov	x1, #0x150                 	// #336
    6430:	mov	x0, x26
    6434:	bl	0 <_ZdlPvm>
    6438:	add	x24, x24, #0x10
    643c:	cmp	x27, x24
    6440:	b.eq	5760 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1438>  // b.none
    6444:	ldrh	w0, [x24]
    6448:	cmp	w0, w28
    644c:	b.hi	6438 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2110>  // b.pmore
    6450:	ldr	w1, [x21, #136]
    6454:	cbz	w1, 63a4 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x207c>
    6458:	ldr	x6, [x21, #120]
    645c:	sub	w3, w1, #0x1
    6460:	mov	w1, #0x25                  	// #37
    6464:	mul	w4, w0, w1
    6468:	and	w4, w4, w3
    646c:	ubfiz	x1, x4, #4, #22
    6470:	add	x7, x6, x1
    6474:	ldrh	w5, [x6, x1]
    6478:	cmp	w0, w5
    647c:	b.ne	5704 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x13dc>  // b.any
    6480:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6484:	add	x3, x3, #0x0
    6488:	mov	w2, #0x17a                 	// #378
    648c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6490:	add	x1, x1, #0x0
    6494:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6498:	add	x0, x0, #0x0
    649c:	bl	0 <__assert_fail>
    64a0:	mov	x1, #0x0                   	// #0
    64a4:	strh	w0, [x1]
    64a8:	ldr	x0, [x26, #8]
    64ac:	str	xzr, [x26, #8]
    64b0:	str	x0, [x1, #8]
    64b4:	ldr	w0, [x21, #128]
    64b8:	add	w0, w0, #0x1
    64bc:	str	w0, [x21, #128]
    64c0:	ldr	x27, [x26, #8]
    64c4:	cbz	x27, 6534 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x220c>
    64c8:	ldr	x1, [x27, #176]
    64cc:	ldr	w0, [x27, #184]
    64d0:	add	x0, x0, x0, lsl #1
    64d4:	add	x0, x1, x0, lsl #3
    64d8:	cmp	x1, x0
    64dc:	b.eq	64ec <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x21c4>  // b.none
    64e0:	sub	x0, x0, #0x18
    64e4:	cmp	x1, x0
    64e8:	b.ne	64e0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x21b8>  // b.any
    64ec:	ldr	x0, [x27, #176]
    64f0:	add	x1, x27, #0xc0
    64f4:	cmp	x0, x1
    64f8:	b.eq	6500 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x21d8>  // b.none
    64fc:	bl	0 <free>
    6500:	ldr	x0, [x27, #96]
    6504:	add	x1, x27, #0x70
    6508:	cmp	x0, x1
    650c:	b.eq	6514 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x21ec>  // b.none
    6510:	bl	0 <free>
    6514:	mov	x1, x27
    6518:	ldr	x0, [x1], #16
    651c:	cmp	x0, x1
    6520:	b.eq	6528 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2200>  // b.none
    6524:	bl	0 <free>
    6528:	mov	x1, #0x150                 	// #336
    652c:	mov	x0, x27
    6530:	bl	0 <_ZdlPvm>
    6534:	add	x26, x26, #0x10
    6538:	cmp	x28, x26
    653c:	b.eq	5054 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xd2c>  // b.none
    6540:	ldrh	w0, [x26]
    6544:	mov	w1, #0xfffd                	// #65533
    6548:	cmp	w0, w1
    654c:	b.hi	6534 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x220c>  // b.pmore
    6550:	ldr	w1, [x21, #136]
    6554:	cbz	w1, 64a0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2178>
    6558:	ldr	x6, [x21, #120]
    655c:	sub	w3, w1, #0x1
    6560:	mov	w1, #0x25                  	// #37
    6564:	mul	w4, w0, w1
    6568:	and	w4, w4, w3
    656c:	ubfiz	x1, x4, #4, #22
    6570:	add	x7, x6, x1
    6574:	ldrh	w5, [x6, x1]
    6578:	cmp	w0, w5
    657c:	b.ne	4ff8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xcd0>  // b.any
    6580:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6584:	add	x3, x3, #0x0
    6588:	mov	w2, #0x17a                 	// #378
    658c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6590:	add	x1, x1, #0x0
    6594:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6598:	add	x0, x0, #0x0
    659c:	bl	0 <__assert_fail>
    65a0:	mov	x1, #0x0                   	// #0
    65a4:	strh	w0, [x1]
    65a8:	ldr	x0, [x26, #8]
    65ac:	str	xzr, [x26, #8]
    65b0:	str	x0, [x1, #8]
    65b4:	ldr	w0, [x21, #128]
    65b8:	add	w0, w0, #0x1
    65bc:	str	w0, [x21, #128]
    65c0:	ldr	x27, [x26, #8]
    65c4:	cbz	x27, 6634 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x230c>
    65c8:	ldr	x1, [x27, #176]
    65cc:	ldr	w0, [x27, #184]
    65d0:	add	x0, x0, x0, lsl #1
    65d4:	add	x0, x1, x0, lsl #3
    65d8:	cmp	x1, x0
    65dc:	b.eq	65ec <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x22c4>  // b.none
    65e0:	sub	x0, x0, #0x18
    65e4:	cmp	x1, x0
    65e8:	b.ne	65e0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x22b8>  // b.any
    65ec:	ldr	x0, [x27, #176]
    65f0:	add	x1, x27, #0xc0
    65f4:	cmp	x0, x1
    65f8:	b.eq	6600 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x22d8>  // b.none
    65fc:	bl	0 <free>
    6600:	ldr	x0, [x27, #96]
    6604:	add	x1, x27, #0x70
    6608:	cmp	x0, x1
    660c:	b.eq	6614 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x22ec>  // b.none
    6610:	bl	0 <free>
    6614:	mov	x1, x27
    6618:	ldr	x0, [x1], #16
    661c:	cmp	x0, x1
    6620:	b.eq	6628 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2300>  // b.none
    6624:	bl	0 <free>
    6628:	mov	x1, #0x150                 	// #336
    662c:	mov	x0, x27
    6630:	bl	0 <_ZdlPvm>
    6634:	add	x26, x26, #0x10
    6638:	cmp	x28, x26
    663c:	b.eq	5288 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xf60>  // b.none
    6640:	ldrh	w0, [x26]
    6644:	mov	w1, #0xfffd                	// #65533
    6648:	cmp	w0, w1
    664c:	b.hi	6634 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x230c>  // b.pmore
    6650:	ldr	w1, [x21, #136]
    6654:	cbz	w1, 65a0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2278>
    6658:	ldr	x6, [x21, #120]
    665c:	sub	w3, w1, #0x1
    6660:	mov	w1, #0x25                  	// #37
    6664:	mul	w5, w0, w1
    6668:	and	w5, w5, w3
    666c:	ubfiz	x1, x5, #4, #22
    6670:	add	x7, x6, x1
    6674:	ldrh	w4, [x6, x1]
    6678:	cmp	w4, w0
    667c:	b.ne	522c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xf04>  // b.any
    6680:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6684:	add	x3, x3, #0x0
    6688:	mov	w2, #0x17a                 	// #378
    668c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6690:	add	x1, x1, #0x0
    6694:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6698:	add	x0, x0, #0x0
    669c:	bl	0 <__assert_fail>
    66a0:	mov	x1, #0x0                   	// #0
    66a4:	str	x0, [x1]
    66a8:	ldr	x0, [x23, #8]
    66ac:	str	xzr, [x23, #8]
    66b0:	str	x0, [x1, #8]
    66b4:	ldr	w0, [x21, #160]
    66b8:	add	w0, w0, #0x1
    66bc:	str	w0, [x21, #160]
    66c0:	ldr	x24, [x23, #8]
    66c4:	cbz	x24, 6734 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x240c>
    66c8:	ldr	x1, [x24, #176]
    66cc:	ldr	w0, [x24, #184]
    66d0:	add	x0, x0, x0, lsl #1
    66d4:	add	x0, x1, x0, lsl #3
    66d8:	cmp	x1, x0
    66dc:	b.eq	66ec <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x23c4>  // b.none
    66e0:	sub	x0, x0, #0x18
    66e4:	cmp	x1, x0
    66e8:	b.ne	66e0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x23b8>  // b.any
    66ec:	ldr	x0, [x24, #176]
    66f0:	add	x1, x24, #0xc0
    66f4:	cmp	x0, x1
    66f8:	b.eq	6700 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x23d8>  // b.none
    66fc:	bl	0 <free>
    6700:	ldr	x0, [x24, #96]
    6704:	add	x1, x24, #0x70
    6708:	cmp	x0, x1
    670c:	b.eq	6714 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x23ec>  // b.none
    6710:	bl	0 <free>
    6714:	mov	x1, x24
    6718:	ldr	x0, [x1], #16
    671c:	cmp	x0, x1
    6720:	b.eq	6728 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2400>  // b.none
    6724:	bl	0 <free>
    6728:	mov	x1, x28
    672c:	mov	x0, x24
    6730:	bl	0 <_ZdlPvm>
    6734:	add	x23, x23, #0x10
    6738:	cmp	x26, x23
    673c:	b.eq	5fa8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1c80>  // b.none
    6740:	ldr	x0, [x23]
    6744:	cmn	x0, #0x10
    6748:	ccmn	x0, #0x8, #0x4, ne  // ne = any
    674c:	b.eq	6734 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x240c>  // b.none
    6750:	ldr	w1, [x21, #168]
    6754:	cbz	w1, 66a0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2378>
    6758:	ldr	x6, [x21, #152]
    675c:	sub	w3, w1, #0x1
    6760:	lsr	w4, w0, #9
    6764:	eor	w4, w4, w0, lsr #4
    6768:	and	w4, w4, w3
    676c:	lsl	w1, w4, #4
    6770:	add	x7, x6, x1
    6774:	ldr	x5, [x6, x1]
    6778:	cmp	x0, x5
    677c:	b.ne	5f54 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1c2c>  // b.any
    6780:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6784:	add	x3, x3, #0x0
    6788:	mov	w2, #0x17a                 	// #378
    678c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6790:	add	x1, x1, #0x0
    6794:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6798:	add	x0, x0, #0x0
    679c:	bl	0 <__assert_fail>
    67a0:	mov	x1, #0x0                   	// #0
    67a4:	str	x0, [x1]
    67a8:	ldr	x0, [x23, #8]
    67ac:	str	xzr, [x23, #8]
    67b0:	str	x0, [x1, #8]
    67b4:	ldr	w0, [x21, #160]
    67b8:	add	w0, w0, #0x1
    67bc:	str	w0, [x21, #160]
    67c0:	ldr	x24, [x23, #8]
    67c4:	cbz	x24, 6834 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x250c>
    67c8:	ldr	x1, [x24, #176]
    67cc:	ldr	w0, [x24, #184]
    67d0:	add	x0, x0, x0, lsl #1
    67d4:	add	x0, x1, x0, lsl #3
    67d8:	cmp	x1, x0
    67dc:	b.eq	67ec <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x24c4>  // b.none
    67e0:	sub	x0, x0, #0x18
    67e4:	cmp	x1, x0
    67e8:	b.ne	67e0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x24b8>  // b.any
    67ec:	ldr	x0, [x24, #176]
    67f0:	add	x1, x24, #0xc0
    67f4:	cmp	x0, x1
    67f8:	b.eq	6800 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x24d8>  // b.none
    67fc:	bl	0 <free>
    6800:	ldr	x0, [x24, #96]
    6804:	add	x1, x24, #0x70
    6808:	cmp	x0, x1
    680c:	b.eq	6814 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x24ec>  // b.none
    6810:	bl	0 <free>
    6814:	mov	x1, x24
    6818:	ldr	x0, [x1], #16
    681c:	cmp	x0, x1
    6820:	b.eq	6828 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2500>  // b.none
    6824:	bl	0 <free>
    6828:	mov	x1, x28
    682c:	mov	x0, x24
    6830:	bl	0 <_ZdlPvm>
    6834:	add	x23, x23, #0x10
    6838:	cmp	x26, x23
    683c:	b.eq	61cc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1ea4>  // b.none
    6840:	ldr	x0, [x23]
    6844:	cmn	x0, #0x10
    6848:	ccmn	x0, #0x8, #0x4, ne  // ne = any
    684c:	b.eq	6834 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x250c>  // b.none
    6850:	ldr	w1, [x21, #168]
    6854:	cbz	w1, 67a0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2478>
    6858:	ldr	x6, [x21, #152]
    685c:	sub	w3, w1, #0x1
    6860:	lsr	w4, w0, #9
    6864:	eor	w4, w4, w0, lsr #4
    6868:	and	w4, w4, w3
    686c:	lsl	w1, w4, #4
    6870:	add	x7, x6, x1
    6874:	ldr	x5, [x6, x1]
    6878:	cmp	x0, x5
    687c:	b.ne	6178 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1e50>  // b.any
    6880:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6884:	add	x3, x3, #0x0
    6888:	mov	w2, #0x17a                 	// #378
    688c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6890:	add	x1, x1, #0x0
    6894:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6898:	add	x0, x0, #0x0
    689c:	bl	0 <__assert_fail>
    68a0:	mov	x1, #0x0                   	// #0
    68a4:	str	x0, [x1]
    68a8:	ldr	x0, [x24, #8]
    68ac:	str	xzr, [x24, #8]
    68b0:	str	x0, [x1, #8]
    68b4:	ldr	w0, [x21, #160]
    68b8:	add	w0, w0, #0x1
    68bc:	str	w0, [x21, #160]
    68c0:	ldr	x26, [x24, #8]
    68c4:	cbz	x26, 6934 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x260c>
    68c8:	ldr	x1, [x26, #176]
    68cc:	ldr	w0, [x26, #184]
    68d0:	add	x0, x0, x0, lsl #1
    68d4:	add	x0, x1, x0, lsl #3
    68d8:	cmp	x1, x0
    68dc:	b.eq	68ec <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x25c4>  // b.none
    68e0:	sub	x0, x0, #0x18
    68e4:	cmp	x1, x0
    68e8:	b.ne	68e0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x25b8>  // b.any
    68ec:	ldr	x0, [x26, #176]
    68f0:	add	x1, x26, #0xc0
    68f4:	cmp	x0, x1
    68f8:	b.eq	6900 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x25d8>  // b.none
    68fc:	bl	0 <free>
    6900:	ldr	x0, [x26, #96]
    6904:	add	x1, x26, #0x70
    6908:	cmp	x0, x1
    690c:	b.eq	6914 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x25ec>  // b.none
    6910:	bl	0 <free>
    6914:	mov	x1, x26
    6918:	ldr	x0, [x1], #16
    691c:	cmp	x0, x1
    6920:	b.eq	6928 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2600>  // b.none
    6924:	bl	0 <free>
    6928:	mov	x1, x28
    692c:	mov	x0, x26
    6930:	bl	0 <_ZdlPvm>
    6934:	add	x24, x24, #0x10
    6938:	cmp	x27, x24
    693c:	b.eq	5b00 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x17d8>  // b.none
    6940:	ldr	x0, [x24]
    6944:	cmn	x0, #0x8
    6948:	ccmn	x0, #0x10, #0x4, ne  // ne = any
    694c:	b.eq	6934 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x260c>  // b.none
    6950:	ldr	w1, [x21, #168]
    6954:	cbz	w1, 68a0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2578>
    6958:	ldr	x6, [x21, #152]
    695c:	sub	w3, w1, #0x1
    6960:	lsr	w4, w0, #9
    6964:	eor	w4, w4, w0, lsr #4
    6968:	and	w4, w4, w3
    696c:	lsl	w1, w4, #4
    6970:	add	x7, x6, x1
    6974:	ldr	x5, [x6, x1]
    6978:	cmp	x0, x5
    697c:	b.ne	5aac <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1784>  // b.any
    6980:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6984:	add	x3, x3, #0x0
    6988:	mov	w2, #0x17a                 	// #378
    698c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6990:	add	x1, x1, #0x0
    6994:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6998:	add	x0, x0, #0x0
    699c:	bl	0 <__assert_fail>
    69a0:	mov	x1, #0x0                   	// #0
    69a4:	str	x0, [x1]
    69a8:	ldr	x0, [x24, #8]
    69ac:	str	xzr, [x24, #8]
    69b0:	str	x0, [x1, #8]
    69b4:	ldr	w0, [x21, #160]
    69b8:	add	w0, w0, #0x1
    69bc:	str	w0, [x21, #160]
    69c0:	ldr	x26, [x24, #8]
    69c4:	cbz	x26, 6a34 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x270c>
    69c8:	ldr	x1, [x26, #176]
    69cc:	ldr	w0, [x26, #184]
    69d0:	add	x0, x0, x0, lsl #1
    69d4:	add	x0, x1, x0, lsl #3
    69d8:	cmp	x1, x0
    69dc:	b.eq	69ec <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x26c4>  // b.none
    69e0:	sub	x0, x0, #0x18
    69e4:	cmp	x1, x0
    69e8:	b.ne	69e0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x26b8>  // b.any
    69ec:	ldr	x0, [x26, #176]
    69f0:	add	x1, x26, #0xc0
    69f4:	cmp	x0, x1
    69f8:	b.eq	6a00 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x26d8>  // b.none
    69fc:	bl	0 <free>
    6a00:	ldr	x0, [x26, #96]
    6a04:	add	x1, x26, #0x70
    6a08:	cmp	x0, x1
    6a0c:	b.eq	6a14 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x26ec>  // b.none
    6a10:	bl	0 <free>
    6a14:	mov	x1, x26
    6a18:	ldr	x0, [x1], #16
    6a1c:	cmp	x0, x1
    6a20:	b.eq	6a28 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2700>  // b.none
    6a24:	bl	0 <free>
    6a28:	mov	x1, x28
    6a2c:	mov	x0, x26
    6a30:	bl	0 <_ZdlPvm>
    6a34:	add	x24, x24, #0x10
    6a38:	cmp	x27, x24
    6a3c:	b.eq	5d20 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x19f8>  // b.none
    6a40:	ldr	x0, [x24]
    6a44:	cmn	x0, #0x10
    6a48:	ccmn	x0, #0x8, #0x4, ne  // ne = any
    6a4c:	b.eq	6a34 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x270c>  // b.none
    6a50:	ldr	w1, [x21, #168]
    6a54:	cbz	w1, 69a0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2678>
    6a58:	ldr	x6, [x21, #152]
    6a5c:	sub	w3, w1, #0x1
    6a60:	lsr	w4, w0, #9
    6a64:	eor	w4, w4, w0, lsr #4
    6a68:	and	w4, w4, w3
    6a6c:	lsl	w1, w4, #4
    6a70:	add	x7, x6, x1
    6a74:	ldr	x5, [x6, x1]
    6a78:	cmp	x5, x0
    6a7c:	b.ne	5ccc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x19a4>  // b.any
    6a80:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6a84:	add	x3, x3, #0x0
    6a88:	mov	w2, #0x17a                 	// #378
    6a8c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6a90:	add	x1, x1, #0x0
    6a94:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6a98:	add	x0, x0, #0x0
    6a9c:	bl	0 <__assert_fail>
    6aa0:	ldr	x0, [x21, #112]
    6aa4:	add	x0, x0, #0x1
    6aa8:	str	x0, [x21, #112]
    6aac:	lsl	w0, w19, #1
    6ab0:	sub	w0, w0, #0x1
    6ab4:	orr	x0, x0, x0, lsr #1
    6ab8:	orr	x0, x0, x0, lsr #2
    6abc:	orr	x0, x0, x0, lsr #4
    6ac0:	orr	x0, x0, x0, lsr #8
    6ac4:	orr	x0, x0, x0, lsr #16
    6ac8:	add	x0, x0, #0x1
    6acc:	cmp	w0, #0x40
    6ad0:	mov	w1, #0x40                  	// #64
    6ad4:	csel	w0, w0, w1, cs  // cs = hs, nlast
    6ad8:	add	x24, x21, #0x70
    6adc:	str	w0, [x24, #24]
    6ae0:	ubfiz	x0, x0, #4, #32
    6ae4:	bl	0 <_Znwm>
    6ae8:	str	x0, [x24, #8]
    6aec:	cbz	x23, 5454 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x112c>
    6af0:	ubfiz	x19, x19, #4, #32
    6af4:	add	x27, x23, x19
    6af8:	str	wzr, [x21, #128]
    6afc:	str	wzr, [x21, #132]
    6b00:	ldr	w1, [x21, #136]
    6b04:	sub	w2, w1, #0x1
    6b08:	tst	w2, w1
    6b0c:	b.ne	54b0 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1188>  // b.any
    6b10:	ubfiz	x1, x1, #4, #32
    6b14:	add	x1, x0, x1
    6b18:	mov	w2, #0xffffffff            	// #-1
    6b1c:	cmp	x0, x1
    6b20:	b.eq	6b30 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2808>  // b.none
    6b24:	strh	w2, [x0], #16
    6b28:	cmp	x1, x0
    6b2c:	b.ne	6b24 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x27fc>  // b.any
    6b30:	cmp	x23, x27
    6b34:	b.eq	552c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1204>  // b.none
    6b38:	mov	x24, x23
    6b3c:	mov	w28, #0xfffd                	// #65533
    6b40:	b	6348 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2020>
    6b44:	ldr	x0, [x21, #112]
    6b48:	add	x0, x0, #0x1
    6b4c:	str	x0, [x21, #112]
    6b50:	lsl	w0, w26, #1
    6b54:	sub	w0, w0, #0x1
    6b58:	orr	x0, x0, x0, lsr #1
    6b5c:	orr	x0, x0, x0, lsr #2
    6b60:	orr	x0, x0, x0, lsr #4
    6b64:	orr	x0, x0, x0, lsr #8
    6b68:	orr	x0, x0, x0, lsr #16
    6b6c:	add	x0, x0, #0x1
    6b70:	cmp	w0, #0x40
    6b74:	mov	w1, #0x40                  	// #64
    6b78:	csel	w0, w0, w1, cs  // cs = hs, nlast
    6b7c:	add	x27, x21, #0x70
    6b80:	str	w0, [x27, #24]
    6b84:	ubfiz	x0, x0, #4, #32
    6b88:	bl	0 <_Znwm>
    6b8c:	str	x0, [x27, #8]
    6b90:	cbz	x24, 4f7c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xc54>
    6b94:	ubfiz	x1, x26, #4, #32
    6b98:	str	x1, [sp, #104]
    6b9c:	add	x28, x24, x1
    6ba0:	str	wzr, [x21, #128]
    6ba4:	str	wzr, [x21, #132]
    6ba8:	ldr	w1, [x21, #136]
    6bac:	sub	w2, w1, #0x1
    6bb0:	tst	w2, w1
    6bb4:	b.ne	4fd8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xcb0>  // b.any
    6bb8:	ubfiz	x1, x1, #4, #32
    6bbc:	add	x1, x0, x1
    6bc0:	mov	w2, #0xffffffff            	// #-1
    6bc4:	cmp	x0, x1
    6bc8:	b.eq	6bd8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x28b0>  // b.none
    6bcc:	strh	w2, [x0], #16
    6bd0:	cmp	x1, x0
    6bd4:	b.ne	6bcc <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x28a4>  // b.any
    6bd8:	cmp	x24, x28
    6bdc:	b.eq	5054 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0xd2c>  // b.none
    6be0:	mov	x26, x24
    6be4:	b	6540 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2218>
    6be8:	ldr	x0, [x21, #144]
    6bec:	add	x0, x0, #0x1
    6bf0:	str	x0, [x21, #144]
    6bf4:	lsl	w0, w19, #1
    6bf8:	sub	w0, w0, #0x1
    6bfc:	orr	x0, x0, x0, lsr #1
    6c00:	orr	x0, x0, x0, lsr #2
    6c04:	orr	x0, x0, x0, lsr #4
    6c08:	orr	x0, x0, x0, lsr #8
    6c0c:	orr	x0, x0, x0, lsr #16
    6c10:	add	x0, x0, #0x1
    6c14:	cmp	w0, #0x40
    6c18:	mov	w1, #0x40                  	// #64
    6c1c:	csel	w0, w0, w1, cs  // cs = hs, nlast
    6c20:	add	x23, x21, #0x90
    6c24:	str	w0, [x23, #24]
    6c28:	ubfiz	x0, x0, #4, #32
    6c2c:	bl	0 <_Znwm>
    6c30:	str	x0, [x23, #8]
    6c34:	cbz	x20, 5ed8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1bb0>
    6c38:	ubfiz	x19, x19, #4, #32
    6c3c:	add	x26, x20, x19
    6c40:	str	wzr, [x21, #160]
    6c44:	str	wzr, [x21, #164]
    6c48:	ldr	w1, [x21, #168]
    6c4c:	sub	w2, w1, #0x1
    6c50:	tst	w2, w1
    6c54:	b.ne	5f34 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1c0c>  // b.any
    6c58:	ubfiz	x1, x1, #4, #32
    6c5c:	add	x1, x0, x1
    6c60:	mov	x2, #0xfffffffffffffff8    	// #-8
    6c64:	cmp	x0, x1
    6c68:	b.eq	6c78 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2950>  // b.none
    6c6c:	str	x2, [x0], #16
    6c70:	cmp	x1, x0
    6c74:	b.ne	6c6c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2944>  // b.any
    6c78:	cmp	x20, x26
    6c7c:	b.eq	5fa8 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1c80>  // b.none
    6c80:	mov	x23, x20
    6c84:	mov	x28, #0x150                 	// #336
    6c88:	mov	w27, #0x1                   	// #1
    6c8c:	b	6740 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2418>
    6c90:	ldr	x0, [x21, #144]
    6c94:	add	x0, x0, #0x1
    6c98:	str	x0, [x21, #144]
    6c9c:	lsl	w0, w19, #1
    6ca0:	sub	w0, w0, #0x1
    6ca4:	orr	x0, x0, x0, lsr #1
    6ca8:	orr	x0, x0, x0, lsr #2
    6cac:	orr	x0, x0, x0, lsr #4
    6cb0:	orr	x0, x0, x0, lsr #8
    6cb4:	orr	x0, x0, x0, lsr #16
    6cb8:	add	x0, x0, #0x1
    6cbc:	cmp	w0, #0x40
    6cc0:	mov	w1, #0x40                  	// #64
    6cc4:	csel	w0, w0, w1, cs  // cs = hs, nlast
    6cc8:	add	x24, x21, #0x90
    6ccc:	str	w0, [x24, #24]
    6cd0:	ubfiz	x0, x0, #4, #32
    6cd4:	bl	0 <_Znwm>
    6cd8:	str	x0, [x24, #8]
    6cdc:	cbz	x23, 5a30 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1708>
    6ce0:	ubfiz	x19, x19, #4, #32
    6ce4:	add	x27, x23, x19
    6ce8:	str	wzr, [x21, #160]
    6cec:	str	wzr, [x21, #164]
    6cf0:	ldr	w1, [x21, #168]
    6cf4:	sub	w2, w1, #0x1
    6cf8:	tst	w2, w1
    6cfc:	b.ne	5a8c <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x1764>  // b.any
    6d00:	ubfiz	x1, x1, #4, #32
    6d04:	add	x1, x0, x1
    6d08:	mov	x2, #0xfffffffffffffff8    	// #-8
    6d0c:	cmp	x0, x1
    6d10:	b.eq	6d20 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x29f8>  // b.none
    6d14:	str	x2, [x0], #16
    6d18:	cmp	x1, x0
    6d1c:	b.ne	6d14 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x29ec>  // b.any
    6d20:	cmp	x23, x27
    6d24:	b.eq	5b00 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x17d8>  // b.none
    6d28:	mov	x24, x23
    6d2c:	mov	x28, #0x150                 	// #336
    6d30:	b	6940 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE+0x2618>

0000000000006d34 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE>:
    6d34:	stp	x29, x30, [sp, #-96]!
    6d38:	mov	x29, sp
    6d3c:	stp	x19, x20, [sp, #16]
    6d40:	stp	x21, x22, [sp, #32]
    6d44:	stp	x25, x26, [sp, #64]
    6d48:	mov	x20, x8
    6d4c:	mov	x19, x0
    6d50:	mov	x25, x1
    6d54:	ldr	w22, [x1]
    6d58:	ldr	x21, [x0, #120]
    6d5c:	ldr	w0, [x0, #136]
    6d60:	cbz	w0, 7e5c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x1128>
    6d64:	and	w5, w22, #0xffff
    6d68:	mov	w1, #0xfffd                	// #65533
    6d6c:	cmp	w1, w22, uxth
    6d70:	b.cc	6e58 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x124>  // b.lo, b.ul, b.last
    6d74:	stp	x23, x24, [sp, #48]
    6d78:	sub	w4, w0, #0x1
    6d7c:	and	w1, w22, #0xffff
    6d80:	mov	w2, #0x25                  	// #37
    6d84:	mul	w1, w1, w2
    6d88:	and	w1, w1, w4
    6d8c:	ubfiz	x3, x1, #4, #22
    6d90:	add	x2, x21, x3
    6d94:	ldrh	w3, [x21, x3]
    6d98:	cmp	w5, w3
    6d9c:	b.ne	6e80 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x14c>  // b.any
    6da0:	ldr	x1, [x19, #112]
    6da4:	ubfiz	x24, x0, #4, #32
    6da8:	add	x23, x21, x24
    6dac:	ldr	x3, [x19, #112]
    6db0:	cbz	x2, 7fb4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x1280>
    6db4:	cmp	x3, x1
    6db8:	b.ne	6ed0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x19c>  // b.any
    6dbc:	cbz	x23, 6f18 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x1e4>
    6dc0:	ldr	x1, [x19, #112]
    6dc4:	cmp	x1, x3
    6dc8:	b.ne	6ef4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x1c0>  // b.any
    6dcc:	cmp	x23, x2
    6dd0:	b.ne	6f18 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x1e4>  // b.any
    6dd4:	ldr	x21, [x19, #152]
    6dd8:	ldr	w0, [x19, #168]
    6ddc:	cbz	w0, 74b4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x780>
    6de0:	cmn	x25, #0x10
    6de4:	ccmn	x25, #0x8, #0x4, ne  // ne = any
    6de8:	b.eq	7480 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x74c>  // b.none
    6dec:	sub	w4, w0, #0x1
    6df0:	lsr	w1, w25, #9
    6df4:	eor	w1, w1, w25, lsr #4
    6df8:	and	w1, w1, w4
    6dfc:	lsl	w3, w1, #4
    6e00:	add	x2, x21, x3
    6e04:	ldr	x3, [x21, x3]
    6e08:	cmp	x25, x3
    6e0c:	b.ne	74a4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x770>  // b.any
    6e10:	ldr	x1, [x19, #144]
    6e14:	ubfiz	x23, x0, #4, #32
    6e18:	add	x22, x21, x23
    6e1c:	ldr	x3, [x19, #144]
    6e20:	cbz	x2, 7fac <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x1278>
    6e24:	cmp	x3, x1
    6e28:	b.ne	74fc <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x7c8>  // b.any
    6e2c:	cbz	x22, 7544 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x810>
    6e30:	ldr	x1, [x19, #144]
    6e34:	cmp	x1, x3
    6e38:	b.ne	7520 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x7ec>  // b.any
    6e3c:	cmp	x22, x2
    6e40:	b.ne	7544 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x810>  // b.any
    6e44:	mov	x8, x20
    6e48:	mov	x1, x25
    6e4c:	mov	x0, x19
    6e50:	bl	4328 <_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE>
    6e54:	b	6f6c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x238>
    6e58:	stp	x23, x24, [sp, #48]
    6e5c:	stp	x27, x28, [sp, #80]
    6e60:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6e64:	add	x3, x3, #0x0
    6e68:	mov	w2, #0x250                 	// #592
    6e6c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6e70:	add	x1, x1, #0x0
    6e74:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6e78:	add	x0, x0, #0x0
    6e7c:	bl	0 <__assert_fail>
    6e80:	mov	w7, #0x1                   	// #1
    6e84:	mov	x8, #0x0                   	// #0
    6e88:	mov	w6, #0xffff                	// #65535
    6e8c:	mov	w9, #0xfffe                	// #65534
    6e90:	cmp	w3, w6
    6e94:	b.eq	7e60 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x112c>  // b.none
    6e98:	cmp	x8, #0x0
    6e9c:	ccmp	w3, w9, #0x0, eq  // eq = none
    6ea0:	csel	x8, x8, x2, ne  // ne = any
    6ea4:	add	w10, w7, #0x1
    6ea8:	add	w7, w1, w7
    6eac:	and	w1, w4, w7
    6eb0:	and	w7, w4, w7
    6eb4:	lsl	x3, x7, #4
    6eb8:	add	x2, x21, x3
    6ebc:	ldrh	w3, [x21, x3]
    6ec0:	cmp	w5, w3
    6ec4:	b.eq	6da0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x6c>  // b.none
    6ec8:	mov	w7, w10
    6ecc:	b	6e90 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x15c>
    6ed0:	stp	x27, x28, [sp, #80]
    6ed4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6ed8:	add	x3, x3, #0x0
    6edc:	mov	w2, #0x4c7                 	// #1223
    6ee0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6ee4:	add	x1, x1, #0x0
    6ee8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6eec:	add	x0, x0, #0x0
    6ef0:	bl	0 <__assert_fail>
    6ef4:	stp	x27, x28, [sp, #80]
    6ef8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6efc:	add	x3, x3, #0x0
    6f00:	mov	w2, #0x4c8                 	// #1224
    6f04:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6f08:	add	x1, x1, #0x0
    6f0c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6f10:	add	x0, x0, #0x0
    6f14:	bl	0 <__assert_fail>
    6f18:	and	w26, w22, #0xffff
    6f1c:	cbz	w0, 7e70 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x113c>
    6f20:	mov	w1, #0xfffd                	// #65533
    6f24:	cmp	w26, w1
    6f28:	b.hi	6f88 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x254>  // b.pmore
    6f2c:	sub	w5, w0, #0x1
    6f30:	and	w1, w22, #0xffff
    6f34:	mov	w2, #0x25                  	// #37
    6f38:	mul	w1, w1, w2
    6f3c:	and	w1, w1, w5
    6f40:	ubfiz	x4, x1, #4, #22
    6f44:	add	x2, x21, x4
    6f48:	ldrh	w4, [x21, x4]
    6f4c:	cmp	w26, w4
    6f50:	b.ne	6fac <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x278>  // b.any
    6f54:	ldr	x1, [x2, #8]
    6f58:	ldrb	w0, [x20, #8]
    6f5c:	and	w0, w0, #0xfffffffe
    6f60:	orr	w0, w0, #0x2
    6f64:	strb	w0, [x20, #8]
    6f68:	str	x1, [x20]
    6f6c:	mov	x0, x20
    6f70:	ldp	x23, x24, [sp, #48]
    6f74:	ldp	x19, x20, [sp, #16]
    6f78:	ldp	x21, x22, [sp, #32]
    6f7c:	ldp	x25, x26, [sp, #64]
    6f80:	ldp	x29, x30, [sp], #96
    6f84:	ret
    6f88:	stp	x27, x28, [sp, #80]
    6f8c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6f90:	add	x3, x3, #0x0
    6f94:	mov	w2, #0x250                 	// #592
    6f98:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6f9c:	add	x1, x1, #0x0
    6fa0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    6fa4:	add	x0, x0, #0x0
    6fa8:	bl	0 <__assert_fail>
    6fac:	mov	w8, #0x1                   	// #1
    6fb0:	mov	x6, #0x0                   	// #0
    6fb4:	mov	w7, #0xffff                	// #65535
    6fb8:	mov	w9, #0xfffe                	// #65534
    6fbc:	cmp	w4, w7
    6fc0:	b.ne	7034 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x300>  // b.any
    6fc4:	cmp	x6, #0x0
    6fc8:	csel	x2, x2, x6, eq  // eq = none
    6fcc:	add	x3, x3, #0x1
    6fd0:	str	x3, [x19, #112]
    6fd4:	ldr	w1, [x19, #128]
    6fd8:	add	w3, w1, #0x1
    6fdc:	add	w1, w0, w0, lsl #1
    6fe0:	cmp	w1, w3, lsl #2
    6fe4:	b.ls	7e78 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x1144>  // b.plast
    6fe8:	ldr	w1, [x19, #132]
    6fec:	sub	w1, w0, w1
    6ff0:	sub	w1, w1, w3
    6ff4:	cmp	w1, w0, lsr #3
    6ff8:	b.ls	721c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x4e8>  // b.plast
    6ffc:	cbz	x2, 745c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x728>
    7000:	ldr	w0, [x19, #128]
    7004:	add	w0, w0, #0x1
    7008:	str	w0, [x19, #128]
    700c:	ldrh	w1, [x2]
    7010:	mov	w0, #0xffff                	// #65535
    7014:	cmp	w1, w0
    7018:	b.eq	7028 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x2f4>  // b.none
    701c:	ldr	w1, [x19, #132]
    7020:	sub	w1, w1, #0x1
    7024:	str	w1, [x19, #132]
    7028:	strh	w26, [x2]
    702c:	str	xzr, [x2, #8]
    7030:	b	6f54 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x220>
    7034:	cmp	x6, #0x0
    7038:	ccmp	w4, w9, #0x0, eq  // eq = none
    703c:	csel	x6, x6, x2, ne  // ne = any
    7040:	add	w10, w8, #0x1
    7044:	add	w8, w1, w8
    7048:	and	w1, w5, w8
    704c:	and	w8, w5, w8
    7050:	lsl	x4, x8, #4
    7054:	add	x2, x21, x4
    7058:	ldrh	w4, [x21, x4]
    705c:	cmp	w26, w4
    7060:	b.eq	6f54 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x220>  // b.none
    7064:	mov	w8, w10
    7068:	b	6fbc <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x288>
    706c:	str	wzr, [x25, #16]
    7070:	str	wzr, [x25, #20]
    7074:	ldr	w1, [x25, #24]
    7078:	sub	w2, w1, #0x1
    707c:	tst	w2, w1
    7080:	b.ne	70a8 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x374>  // b.any
    7084:	ubfiz	x1, x1, #4, #32
    7088:	add	x1, x0, x1
    708c:	cmp	x0, x1
    7090:	b.eq	715c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x428>  // b.none
    7094:	mov	w2, #0xffffffff            	// #-1
    7098:	strh	w2, [x0], #16
    709c:	cmp	x1, x0
    70a0:	b.ne	7098 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x364>  // b.any
    70a4:	b	715c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x428>
    70a8:	stp	x27, x28, [sp, #80]
    70ac:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    70b0:	add	x3, x3, #0x0
    70b4:	mov	w2, #0x15b                 	// #347
    70b8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    70bc:	add	x1, x1, #0x0
    70c0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    70c4:	add	x0, x0, #0x0
    70c8:	bl	0 <__assert_fail>
    70cc:	stp	x27, x28, [sp, #80]
    70d0:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    70d4:	add	x3, x3, #0x0
    70d8:	mov	w2, #0x15b                 	// #347
    70dc:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    70e0:	add	x1, x1, #0x0
    70e4:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    70e8:	add	x0, x0, #0x0
    70ec:	bl	0 <__assert_fail>
    70f0:	mov	w7, #0x1                   	// #1
    70f4:	mov	x3, #0x0                   	// #0
    70f8:	mov	w8, #0xffff                	// #65535
    70fc:	cmp	w5, w8
    7100:	b.ne	7110 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x3dc>  // b.any
    7104:	cmp	x3, #0x0
    7108:	csel	x3, x3, x6, ne  // ne = any
    710c:	b	7a68 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xd34>
    7110:	cmp	x3, #0x0
    7114:	mov	w9, #0xfffe                	// #65534
    7118:	ccmp	w5, w9, #0x0, eq  // eq = none
    711c:	csel	x3, x3, x6, ne  // ne = any
    7120:	add	w9, w7, #0x1
    7124:	add	w6, w7, w2
    7128:	and	w2, w1, w6
    712c:	and	w6, w1, w6
    7130:	lsl	x5, x6, #4
    7134:	add	x6, x4, x6, lsl #4
    7138:	ldrh	w5, [x4, x5]
    713c:	cmp	w0, w5
    7140:	b.eq	7b40 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xe0c>  // b.none
    7144:	mov	w7, w9
    7148:	b	70fc <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x3c8>
    714c:	ldp	x27, x28, [sp, #80]
    7150:	mov	x1, x24
    7154:	mov	x0, x21
    7158:	bl	0 <_ZdlPvm>
    715c:	ldr	w0, [x19, #136]
    7160:	cbz	w0, 745c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x728>
    7164:	mov	w1, #0xfffd                	// #65533
    7168:	cmp	w26, w1
    716c:	b.hi	71c0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x48c>  // b.pmore
    7170:	ldr	x3, [x19, #120]
    7174:	sub	w0, w0, #0x1
    7178:	and	w1, w22, #0xffff
    717c:	mov	w2, #0x25                  	// #37
    7180:	mul	w1, w1, w2
    7184:	and	w1, w1, w0
    7188:	ubfiz	x4, x1, #4, #22
    718c:	add	x2, x3, x4
    7190:	ldrh	w4, [x3, x4]
    7194:	cmp	w26, w4
    7198:	b.eq	7000 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x2cc>  // b.none
    719c:	mov	w5, #0x1                   	// #1
    71a0:	mov	x6, #0x0                   	// #0
    71a4:	mov	w8, #0xffff                	// #65535
    71a8:	mov	w7, #0xfffe                	// #65534
    71ac:	cmp	w4, w8
    71b0:	b.ne	71e4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x4b0>  // b.any
    71b4:	cbz	x6, 6ffc <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x2c8>
    71b8:	mov	x2, x6
    71bc:	b	7000 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x2cc>
    71c0:	stp	x27, x28, [sp, #80]
    71c4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    71c8:	add	x3, x3, #0x0
    71cc:	mov	w2, #0x250                 	// #592
    71d0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    71d4:	add	x1, x1, #0x0
    71d8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    71dc:	add	x0, x0, #0x0
    71e0:	bl	0 <__assert_fail>
    71e4:	cmp	x6, #0x0
    71e8:	ccmp	w4, w7, #0x0, eq  // eq = none
    71ec:	csel	x6, x6, x2, ne  // ne = any
    71f0:	add	w9, w5, #0x1
    71f4:	add	w2, w1, w5
    71f8:	and	w1, w0, w2
    71fc:	and	w2, w0, w2
    7200:	lsl	x4, x2, #4
    7204:	add	x2, x3, x2, lsl #4
    7208:	ldrh	w4, [x3, x4]
    720c:	cmp	w26, w4
    7210:	b.eq	7000 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x2cc>  // b.none
    7214:	mov	w5, w9
    7218:	b	71ac <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x478>
    721c:	sub	w0, w0, #0x1
    7220:	orr	x0, x0, x0, lsr #1
    7224:	orr	x0, x0, x0, lsr #2
    7228:	orr	x0, x0, x0, lsr #4
    722c:	orr	x0, x0, x0, lsr #8
    7230:	orr	x0, x0, x0, lsr #16
    7234:	add	x0, x0, #0x1
    7238:	cmp	w0, #0x40
    723c:	mov	w1, #0x40                  	// #64
    7240:	csel	w0, w0, w1, cs  // cs = hs, nlast
    7244:	add	x25, x19, #0x70
    7248:	str	w0, [x25, #24]
    724c:	ubfiz	x0, x0, #4, #32
    7250:	bl	0 <_Znwm>
    7254:	str	x0, [x25, #8]
    7258:	cbz	x21, 72ac <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x578>
    725c:	str	wzr, [x19, #128]
    7260:	str	wzr, [x19, #132]
    7264:	ldr	w1, [x19, #136]
    7268:	sub	w2, w1, #0x1
    726c:	tst	w2, w1
    7270:	b.ne	730c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x5d8>  // b.any
    7274:	ubfiz	x1, x1, #4, #32
    7278:	add	x1, x0, x1
    727c:	mov	w2, #0xffffffff            	// #-1
    7280:	cmp	x0, x1
    7284:	b.eq	7294 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x560>  // b.none
    7288:	strh	w2, [x0], #16
    728c:	cmp	x1, x0
    7290:	b.ne	7288 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x554>  // b.any
    7294:	cmp	x23, x21
    7298:	b.eq	7390 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x65c>  // b.none
    729c:	stp	x27, x28, [sp, #80]
    72a0:	mov	x25, x21
    72a4:	mov	w28, #0xfffd                	// #65533
    72a8:	b	7c00 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xecc>
    72ac:	str	wzr, [x25, #16]
    72b0:	str	wzr, [x25, #20]
    72b4:	ldr	w1, [x25, #24]
    72b8:	sub	w2, w1, #0x1
    72bc:	tst	w2, w1
    72c0:	b.ne	72e8 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x5b4>  // b.any
    72c4:	ubfiz	x1, x1, #4, #32
    72c8:	add	x1, x0, x1
    72cc:	cmp	x0, x1
    72d0:	b.eq	739c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x668>  // b.none
    72d4:	mov	w2, #0xffffffff            	// #-1
    72d8:	strh	w2, [x0], #16
    72dc:	cmp	x1, x0
    72e0:	b.ne	72d8 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x5a4>  // b.any
    72e4:	b	739c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x668>
    72e8:	stp	x27, x28, [sp, #80]
    72ec:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    72f0:	add	x3, x3, #0x0
    72f4:	mov	w2, #0x15b                 	// #347
    72f8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    72fc:	add	x1, x1, #0x0
    7300:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7304:	add	x0, x0, #0x0
    7308:	bl	0 <__assert_fail>
    730c:	stp	x27, x28, [sp, #80]
    7310:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7314:	add	x3, x3, #0x0
    7318:	mov	w2, #0x15b                 	// #347
    731c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7320:	add	x1, x1, #0x0
    7324:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7328:	add	x0, x0, #0x0
    732c:	bl	0 <__assert_fail>
    7330:	mov	w7, #0x1                   	// #1
    7334:	mov	x3, #0x0                   	// #0
    7338:	mov	w8, #0xffff                	// #65535
    733c:	cmp	w5, w8
    7340:	b.ne	7350 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x61c>  // b.any
    7344:	cmp	x3, #0x0
    7348:	csel	x3, x3, x6, ne  // ne = any
    734c:	b	7b64 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xe30>
    7350:	cmp	x3, #0x0
    7354:	mov	w9, #0xfffe                	// #65534
    7358:	ccmp	w5, w9, #0x0, eq  // eq = none
    735c:	csel	x3, x3, x6, ne  // ne = any
    7360:	add	w9, w7, #0x1
    7364:	add	w6, w2, w7
    7368:	and	w2, w1, w6
    736c:	and	w6, w1, w6
    7370:	lsl	x5, x6, #4
    7374:	add	x6, x4, x6, lsl #4
    7378:	ldrh	w5, [x4, x5]
    737c:	cmp	w0, w5
    7380:	b.eq	7c3c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xf08>  // b.none
    7384:	mov	w7, w9
    7388:	b	733c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x608>
    738c:	ldp	x27, x28, [sp, #80]
    7390:	mov	x1, x24
    7394:	mov	x0, x21
    7398:	bl	0 <_ZdlPvm>
    739c:	ldr	w0, [x19, #136]
    73a0:	cbz	w0, 745c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x728>
    73a4:	mov	w1, #0xfffd                	// #65533
    73a8:	cmp	w26, w1
    73ac:	b.hi	7400 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x6cc>  // b.pmore
    73b0:	ldr	x3, [x19, #120]
    73b4:	sub	w0, w0, #0x1
    73b8:	and	w1, w22, #0xffff
    73bc:	mov	w2, #0x25                  	// #37
    73c0:	mul	w1, w1, w2
    73c4:	and	w1, w1, w0
    73c8:	ubfiz	x4, x1, #4, #22
    73cc:	add	x2, x3, x4
    73d0:	ldrh	w4, [x3, x4]
    73d4:	cmp	w26, w4
    73d8:	b.eq	7000 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x2cc>  // b.none
    73dc:	mov	w5, #0x1                   	// #1
    73e0:	mov	x6, #0x0                   	// #0
    73e4:	mov	w8, #0xffff                	// #65535
    73e8:	mov	w7, #0xfffe                	// #65534
    73ec:	cmp	w4, w8
    73f0:	b.ne	7424 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x6f0>  // b.any
    73f4:	cbz	x6, 6ffc <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x2c8>
    73f8:	mov	x2, x6
    73fc:	b	7000 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x2cc>
    7400:	stp	x27, x28, [sp, #80]
    7404:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7408:	add	x3, x3, #0x0
    740c:	mov	w2, #0x250                 	// #592
    7410:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7414:	add	x1, x1, #0x0
    7418:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    741c:	add	x0, x0, #0x0
    7420:	bl	0 <__assert_fail>
    7424:	cmp	x6, #0x0
    7428:	ccmp	w4, w7, #0x0, eq  // eq = none
    742c:	csel	x6, x6, x2, ne  // ne = any
    7430:	add	w9, w5, #0x1
    7434:	add	w2, w5, w1
    7438:	and	w1, w0, w2
    743c:	and	w2, w0, w2
    7440:	lsl	x4, x2, #4
    7444:	add	x2, x3, x2, lsl #4
    7448:	ldrh	w4, [x3, x4]
    744c:	cmp	w26, w4
    7450:	b.eq	7000 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x2cc>  // b.none
    7454:	mov	w5, w9
    7458:	b	73ec <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x6b8>
    745c:	stp	x27, x28, [sp, #80]
    7460:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7464:	add	x3, x3, #0x0
    7468:	mov	w2, #0x22f                 	// #559
    746c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7470:	add	x1, x1, #0x0
    7474:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7478:	add	x0, x0, #0x0
    747c:	bl	0 <__assert_fail>
    7480:	stp	x27, x28, [sp, #80]
    7484:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7488:	add	x3, x3, #0x0
    748c:	mov	w2, #0x250                 	// #592
    7490:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7494:	add	x1, x1, #0x0
    7498:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    749c:	add	x0, x0, #0x0
    74a0:	bl	0 <__assert_fail>
    74a4:	mov	w5, #0x1                   	// #1
    74a8:	mov	x6, #0x0                   	// #0
    74ac:	cmn	x3, #0x8
    74b0:	b.ne	74c4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x790>  // b.any
    74b4:	ubfiz	x2, x0, #4, #32
    74b8:	add	x2, x21, x2
    74bc:	ldr	x1, [x19, #144]
    74c0:	b	6e14 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xe0>
    74c4:	cmp	x6, #0x0
    74c8:	ccmn	x3, #0x10, #0x0, eq  // eq = none
    74cc:	csel	x6, x6, x2, ne  // ne = any
    74d0:	add	w7, w5, #0x1
    74d4:	add	w5, w5, w1
    74d8:	and	w1, w4, w5
    74dc:	and	w5, w4, w5
    74e0:	lsl	x3, x5, #4
    74e4:	add	x2, x21, x3
    74e8:	ldr	x3, [x21, x3]
    74ec:	cmp	x25, x3
    74f0:	b.eq	6e10 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xdc>  // b.none
    74f4:	mov	w5, w7
    74f8:	b	74ac <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x778>
    74fc:	stp	x27, x28, [sp, #80]
    7500:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7504:	add	x3, x3, #0x0
    7508:	mov	w2, #0x4c7                 	// #1223
    750c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7510:	add	x1, x1, #0x0
    7514:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7518:	add	x0, x0, #0x0
    751c:	bl	0 <__assert_fail>
    7520:	stp	x27, x28, [sp, #80]
    7524:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7528:	add	x3, x3, #0x0
    752c:	mov	w2, #0x4c8                 	// #1224
    7530:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7534:	add	x1, x1, #0x0
    7538:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    753c:	add	x0, x0, #0x0
    7540:	bl	0 <__assert_fail>
    7544:	cbz	w0, 7f0c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x11d8>
    7548:	cmn	x25, #0x8
    754c:	ccmn	x25, #0x10, #0x4, ne  // ne = any
    7550:	b.eq	7594 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x860>  // b.none
    7554:	sub	w4, w0, #0x1
    7558:	lsr	w1, w25, #9
    755c:	eor	w1, w1, w25, lsr #4
    7560:	and	w1, w1, w4
    7564:	lsl	w2, w1, #4
    7568:	add	x5, x21, x2
    756c:	ldr	x2, [x21, x2]
    7570:	cmp	x25, x2
    7574:	b.ne	75b8 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x884>  // b.any
    7578:	ldr	x1, [x5, #8]
    757c:	ldrb	w0, [x20, #8]
    7580:	and	w0, w0, #0xfffffffe
    7584:	orr	w0, w0, #0x2
    7588:	strb	w0, [x20, #8]
    758c:	str	x1, [x20]
    7590:	b	6f6c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x238>
    7594:	stp	x27, x28, [sp, #80]
    7598:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    759c:	add	x3, x3, #0x0
    75a0:	mov	w2, #0x250                 	// #592
    75a4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    75a8:	add	x1, x1, #0x0
    75ac:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    75b0:	add	x0, x0, #0x0
    75b4:	bl	0 <__assert_fail>
    75b8:	mov	w7, #0x1                   	// #1
    75bc:	mov	x6, #0x0                   	// #0
    75c0:	cmn	x2, #0x8
    75c4:	b.ne	763c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x908>  // b.any
    75c8:	cmp	x6, #0x0
    75cc:	csel	x5, x5, x6, eq  // eq = none
    75d0:	add	x3, x3, #0x1
    75d4:	str	x3, [x19, #144]
    75d8:	ldr	w1, [x19, #160]
    75dc:	add	w2, w1, #0x1
    75e0:	add	w1, w0, w0, lsl #1
    75e4:	cmp	w1, w2, lsl #2
    75e8:	b.ls	7f14 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x11e0>  // b.plast
    75ec:	ldr	w1, [x19, #164]
    75f0:	sub	w1, w0, w1
    75f4:	sub	w1, w1, w2
    75f8:	cmp	w1, w0, lsr #3
    75fc:	b.ls	7810 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xadc>  // b.plast
    7600:	cbz	x5, 7a40 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xd0c>
    7604:	add	x1, x19, #0x90
    7608:	ldr	w0, [x19, #160]
    760c:	add	w0, w0, #0x1
    7610:	str	w0, [x19, #160]
    7614:	ldr	x0, [x5]
    7618:	cmn	x0, #0x8
    761c:	b.eq	7630 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x8fc>  // b.none
    7620:	mov	x19, x1
    7624:	ldr	w1, [x1, #20]
    7628:	sub	w1, w1, #0x1
    762c:	str	w1, [x19, #20]
    7630:	str	x25, [x5]
    7634:	str	xzr, [x5, #8]
    7638:	b	7578 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x844>
    763c:	cmp	x6, #0x0
    7640:	ccmn	x2, #0x10, #0x0, eq  // eq = none
    7644:	csel	x6, x6, x5, ne  // ne = any
    7648:	add	w8, w7, #0x1
    764c:	add	w7, w7, w1
    7650:	and	w1, w4, w7
    7654:	and	w7, w4, w7
    7658:	lsl	x2, x7, #4
    765c:	add	x5, x21, x2
    7660:	ldr	x2, [x21, x2]
    7664:	cmp	x25, x2
    7668:	b.eq	7578 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x844>  // b.none
    766c:	mov	w7, w8
    7670:	b	75c0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x88c>
    7674:	str	wzr, [x24, #16]
    7678:	str	wzr, [x24, #20]
    767c:	ldr	w1, [x24, #24]
    7680:	sub	w2, w1, #0x1
    7684:	tst	w2, w1
    7688:	b.ne	76b0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x97c>  // b.any
    768c:	ubfiz	x1, x1, #4, #32
    7690:	add	x1, x0, x1
    7694:	cmp	x0, x1
    7698:	b.eq	775c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xa28>  // b.none
    769c:	mov	x2, #0xfffffffffffffff8    	// #-8
    76a0:	str	x2, [x0], #16
    76a4:	cmp	x1, x0
    76a8:	b.ne	76a0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x96c>  // b.any
    76ac:	b	775c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xa28>
    76b0:	stp	x27, x28, [sp, #80]
    76b4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    76b8:	add	x3, x3, #0x0
    76bc:	mov	w2, #0x15b                 	// #347
    76c0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    76c4:	add	x1, x1, #0x0
    76c8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    76cc:	add	x0, x0, #0x0
    76d0:	bl	0 <__assert_fail>
    76d4:	stp	x27, x28, [sp, #80]
    76d8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    76dc:	add	x3, x3, #0x0
    76e0:	mov	w2, #0x15b                 	// #347
    76e4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    76e8:	add	x1, x1, #0x0
    76ec:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    76f0:	add	x0, x0, #0x0
    76f4:	bl	0 <__assert_fail>
    76f8:	mov	w7, w28
    76fc:	mov	x3, #0x0                   	// #0
    7700:	cmn	x5, #0x8
    7704:	b.ne	7714 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x9e0>  // b.any
    7708:	cmp	x3, #0x0
    770c:	csel	x3, x3, x6, ne  // ne = any
    7710:	b	7c60 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xf2c>
    7714:	cmp	x3, #0x0
    7718:	ccmn	x5, #0x10, #0x0, eq  // eq = none
    771c:	csel	x3, x3, x6, ne  // ne = any
    7720:	add	w8, w7, #0x1
    7724:	add	w6, w1, w7
    7728:	and	w1, w2, w6
    772c:	and	w6, w2, w6
    7730:	lsl	x5, x6, #4
    7734:	add	x6, x4, x6, lsl #4
    7738:	ldr	x5, [x4, x5]
    773c:	cmp	x0, x5
    7740:	b.eq	7d3c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x1008>  // b.none
    7744:	mov	w7, w8
    7748:	b	7700 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x9cc>
    774c:	ldp	x27, x28, [sp, #80]
    7750:	mov	x1, x23
    7754:	mov	x0, x21
    7758:	bl	0 <_ZdlPvm>
    775c:	ldr	w0, [x19, #168]
    7760:	cbz	w0, 7a40 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xd0c>
    7764:	cmn	x25, #0x8
    7768:	ccmn	x25, #0x10, #0x4, ne  // ne = any
    776c:	b.eq	77b4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xa80>  // b.none
    7770:	ldr	x2, [x19, #152]
    7774:	sub	w1, w0, #0x1
    7778:	lsr	w0, w25, #9
    777c:	eor	w0, w0, w25, lsr #4
    7780:	and	w0, w0, w1
    7784:	lsl	w3, w0, #4
    7788:	add	x5, x2, x3
    778c:	ldr	x3, [x2, x3]
    7790:	cmp	x25, x3
    7794:	b.eq	7604 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x8d0>  // b.none
    7798:	mov	w4, #0x1                   	// #1
    779c:	mov	x6, #0x0                   	// #0
    77a0:	cmn	x3, #0x8
    77a4:	b.ne	77d8 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xaa4>  // b.any
    77a8:	cbz	x6, 7600 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x8cc>
    77ac:	mov	x5, x6
    77b0:	b	7604 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x8d0>
    77b4:	stp	x27, x28, [sp, #80]
    77b8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    77bc:	add	x3, x3, #0x0
    77c0:	mov	w2, #0x250                 	// #592
    77c4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    77c8:	add	x1, x1, #0x0
    77cc:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    77d0:	add	x0, x0, #0x0
    77d4:	bl	0 <__assert_fail>
    77d8:	cmp	x6, #0x0
    77dc:	ccmn	x3, #0x10, #0x0, eq  // eq = none
    77e0:	csel	x6, x6, x5, ne  // ne = any
    77e4:	add	w7, w4, #0x1
    77e8:	add	w5, w0, w4
    77ec:	and	w0, w1, w5
    77f0:	and	w5, w1, w5
    77f4:	lsl	x3, x5, #4
    77f8:	add	x5, x2, x5, lsl #4
    77fc:	ldr	x3, [x2, x3]
    7800:	cmp	x25, x3
    7804:	b.eq	7604 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x8d0>  // b.none
    7808:	mov	w4, w7
    780c:	b	77a0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xa6c>
    7810:	sub	w0, w0, #0x1
    7814:	orr	x0, x0, x0, lsr #1
    7818:	orr	x0, x0, x0, lsr #2
    781c:	orr	x0, x0, x0, lsr #4
    7820:	orr	x0, x0, x0, lsr #8
    7824:	orr	x0, x0, x0, lsr #16
    7828:	add	x0, x0, #0x1
    782c:	cmp	w0, #0x40
    7830:	mov	w1, #0x40                  	// #64
    7834:	csel	w0, w0, w1, cs  // cs = hs, nlast
    7838:	add	x24, x19, #0x90
    783c:	str	w0, [x24, #24]
    7840:	ubfiz	x0, x0, #4, #32
    7844:	bl	0 <_Znwm>
    7848:	str	x0, [x24, #8]
    784c:	cbz	x21, 78a4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xb70>
    7850:	str	wzr, [x19, #160]
    7854:	str	wzr, [x19, #164]
    7858:	ldr	w1, [x19, #168]
    785c:	sub	w2, w1, #0x1
    7860:	tst	w2, w1
    7864:	b.ne	7904 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xbd0>  // b.any
    7868:	ubfiz	x1, x1, #4, #32
    786c:	add	x1, x0, x1
    7870:	mov	x2, #0xfffffffffffffff8    	// #-8
    7874:	cmp	x0, x1
    7878:	b.eq	7888 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xb54>  // b.none
    787c:	str	x2, [x0], #16
    7880:	cmp	x1, x0
    7884:	b.ne	787c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xb48>  // b.any
    7888:	cmp	x22, x21
    788c:	b.eq	7980 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xc4c>  // b.none
    7890:	stp	x27, x28, [sp, #80]
    7894:	mov	x24, x21
    7898:	mov	x27, #0x150                 	// #336
    789c:	mov	w28, #0x1                   	// #1
    78a0:	b	7dfc <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x10c8>
    78a4:	str	wzr, [x24, #16]
    78a8:	str	wzr, [x24, #20]
    78ac:	ldr	w1, [x24, #24]
    78b0:	sub	w2, w1, #0x1
    78b4:	tst	w2, w1
    78b8:	b.ne	78e0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xbac>  // b.any
    78bc:	ubfiz	x1, x1, #4, #32
    78c0:	add	x1, x0, x1
    78c4:	cmp	x0, x1
    78c8:	b.eq	798c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xc58>  // b.none
    78cc:	mov	x2, #0xfffffffffffffff8    	// #-8
    78d0:	str	x2, [x0], #16
    78d4:	cmp	x1, x0
    78d8:	b.ne	78d0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xb9c>  // b.any
    78dc:	b	798c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xc58>
    78e0:	stp	x27, x28, [sp, #80]
    78e4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    78e8:	add	x3, x3, #0x0
    78ec:	mov	w2, #0x15b                 	// #347
    78f0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    78f4:	add	x1, x1, #0x0
    78f8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    78fc:	add	x0, x0, #0x0
    7900:	bl	0 <__assert_fail>
    7904:	stp	x27, x28, [sp, #80]
    7908:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    790c:	add	x3, x3, #0x0
    7910:	mov	w2, #0x15b                 	// #347
    7914:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7918:	add	x1, x1, #0x0
    791c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7920:	add	x0, x0, #0x0
    7924:	bl	0 <__assert_fail>
    7928:	mov	w7, w28
    792c:	mov	x3, #0x0                   	// #0
    7930:	cmn	x5, #0x8
    7934:	b.ne	7944 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xc10>  // b.any
    7938:	cmp	x3, #0x0
    793c:	csel	x3, x3, x6, ne  // ne = any
    7940:	b	7d60 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x102c>
    7944:	cmp	x3, #0x0
    7948:	ccmn	x5, #0x10, #0x0, eq  // eq = none
    794c:	csel	x3, x3, x6, ne  // ne = any
    7950:	add	w8, w7, #0x1
    7954:	add	w6, w7, w2
    7958:	and	w2, w1, w6
    795c:	and	w6, w1, w6
    7960:	lsl	x5, x6, #4
    7964:	add	x6, x4, x6, lsl #4
    7968:	ldr	x5, [x4, x5]
    796c:	cmp	x0, x5
    7970:	b.eq	7e3c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x1108>  // b.none
    7974:	mov	w7, w8
    7978:	b	7930 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xbfc>
    797c:	ldp	x27, x28, [sp, #80]
    7980:	mov	x1, x23
    7984:	mov	x0, x21
    7988:	bl	0 <_ZdlPvm>
    798c:	ldr	w0, [x19, #168]
    7990:	cbz	w0, 7a40 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xd0c>
    7994:	cmn	x25, #0x10
    7998:	ccmn	x25, #0x8, #0x4, ne  // ne = any
    799c:	b.eq	79e4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xcb0>  // b.none
    79a0:	ldr	x2, [x19, #152]
    79a4:	sub	w1, w0, #0x1
    79a8:	lsr	w0, w25, #9
    79ac:	eor	w0, w0, w25, lsr #4
    79b0:	and	w0, w0, w1
    79b4:	lsl	w3, w0, #4
    79b8:	add	x5, x2, x3
    79bc:	ldr	x3, [x2, x3]
    79c0:	cmp	x25, x3
    79c4:	b.eq	7604 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x8d0>  // b.none
    79c8:	mov	w4, #0x1                   	// #1
    79cc:	mov	x6, #0x0                   	// #0
    79d0:	cmn	x3, #0x8
    79d4:	b.ne	7a08 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xcd4>  // b.any
    79d8:	cbz	x6, 7600 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x8cc>
    79dc:	mov	x5, x6
    79e0:	b	7604 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x8d0>
    79e4:	stp	x27, x28, [sp, #80]
    79e8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    79ec:	add	x3, x3, #0x0
    79f0:	mov	w2, #0x250                 	// #592
    79f4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    79f8:	add	x1, x1, #0x0
    79fc:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7a00:	add	x0, x0, #0x0
    7a04:	bl	0 <__assert_fail>
    7a08:	cmp	x6, #0x0
    7a0c:	ccmn	x3, #0x10, #0x0, eq  // eq = none
    7a10:	csel	x6, x6, x5, ne  // ne = any
    7a14:	add	w7, w4, #0x1
    7a18:	add	w5, w0, w4
    7a1c:	and	w0, w1, w5
    7a20:	and	w5, w1, w5
    7a24:	lsl	x3, x5, #4
    7a28:	add	x5, x2, x5, lsl #4
    7a2c:	ldr	x3, [x2, x3]
    7a30:	cmp	x25, x3
    7a34:	b.eq	7604 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x8d0>  // b.none
    7a38:	mov	w4, w7
    7a3c:	b	79d0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xc9c>
    7a40:	stp	x27, x28, [sp, #80]
    7a44:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7a48:	add	x3, x3, #0x0
    7a4c:	mov	w2, #0x22f                 	// #559
    7a50:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7a54:	add	x1, x1, #0x0
    7a58:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7a5c:	add	x0, x0, #0x0
    7a60:	bl	0 <__assert_fail>
    7a64:	mov	x3, #0x0                   	// #0
    7a68:	strh	w0, [x3]
    7a6c:	ldr	x0, [x25, #8]
    7a70:	str	xzr, [x25, #8]
    7a74:	str	x0, [x3, #8]
    7a78:	ldr	w0, [x19, #128]
    7a7c:	add	w0, w0, #0x1
    7a80:	str	w0, [x19, #128]
    7a84:	ldr	x27, [x25, #8]
    7a88:	cbz	x27, 7af8 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xdc4>
    7a8c:	ldr	x1, [x27, #176]
    7a90:	ldr	w0, [x27, #184]
    7a94:	add	x0, x0, x0, lsl #1
    7a98:	add	x0, x1, x0, lsl #3
    7a9c:	cmp	x1, x0
    7aa0:	b.eq	7ab0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xd7c>  // b.none
    7aa4:	sub	x0, x0, #0x18
    7aa8:	cmp	x1, x0
    7aac:	b.ne	7aa4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xd70>  // b.any
    7ab0:	ldr	x0, [x27, #176]
    7ab4:	add	x1, x27, #0xc0
    7ab8:	cmp	x0, x1
    7abc:	b.eq	7ac4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xd90>  // b.none
    7ac0:	bl	0 <free>
    7ac4:	ldr	x0, [x27, #96]
    7ac8:	add	x1, x27, #0x70
    7acc:	cmp	x0, x1
    7ad0:	b.eq	7ad8 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xda4>  // b.none
    7ad4:	bl	0 <free>
    7ad8:	mov	x1, x27
    7adc:	ldr	x0, [x1], #16
    7ae0:	cmp	x0, x1
    7ae4:	b.eq	7aec <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xdb8>  // b.none
    7ae8:	bl	0 <free>
    7aec:	mov	x1, #0x150                 	// #336
    7af0:	mov	x0, x27
    7af4:	bl	0 <_ZdlPvm>
    7af8:	add	x25, x25, #0x10
    7afc:	cmp	x23, x25
    7b00:	b.eq	714c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x418>  // b.none
    7b04:	ldrh	w0, [x25]
    7b08:	cmp	w0, w28
    7b0c:	b.hi	7af8 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xdc4>  // b.pmore
    7b10:	ldr	w1, [x19, #136]
    7b14:	cbz	w1, 7a64 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xd30>
    7b18:	ldr	x4, [x19, #120]
    7b1c:	sub	w1, w1, #0x1
    7b20:	mov	w2, #0x25                  	// #37
    7b24:	mul	w2, w0, w2
    7b28:	and	w2, w2, w1
    7b2c:	ubfiz	x3, x2, #4, #22
    7b30:	add	x6, x4, x3
    7b34:	ldrh	w5, [x4, x3]
    7b38:	cmp	w0, w5
    7b3c:	b.ne	70f0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x3bc>  // b.any
    7b40:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7b44:	add	x3, x3, #0x0
    7b48:	mov	w2, #0x17a                 	// #378
    7b4c:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7b50:	add	x1, x1, #0x0
    7b54:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7b58:	add	x0, x0, #0x0
    7b5c:	bl	0 <__assert_fail>
    7b60:	mov	x3, #0x0                   	// #0
    7b64:	strh	w0, [x3]
    7b68:	ldr	x0, [x25, #8]
    7b6c:	str	xzr, [x25, #8]
    7b70:	str	x0, [x3, #8]
    7b74:	ldr	w0, [x19, #128]
    7b78:	add	w0, w0, #0x1
    7b7c:	str	w0, [x19, #128]
    7b80:	ldr	x27, [x25, #8]
    7b84:	cbz	x27, 7bf4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xec0>
    7b88:	ldr	x1, [x27, #176]
    7b8c:	ldr	w0, [x27, #184]
    7b90:	add	x0, x0, x0, lsl #1
    7b94:	add	x0, x1, x0, lsl #3
    7b98:	cmp	x1, x0
    7b9c:	b.eq	7bac <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xe78>  // b.none
    7ba0:	sub	x0, x0, #0x18
    7ba4:	cmp	x1, x0
    7ba8:	b.ne	7ba0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xe6c>  // b.any
    7bac:	ldr	x0, [x27, #176]
    7bb0:	add	x1, x27, #0xc0
    7bb4:	cmp	x0, x1
    7bb8:	b.eq	7bc0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xe8c>  // b.none
    7bbc:	bl	0 <free>
    7bc0:	ldr	x0, [x27, #96]
    7bc4:	add	x1, x27, #0x70
    7bc8:	cmp	x0, x1
    7bcc:	b.eq	7bd4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xea0>  // b.none
    7bd0:	bl	0 <free>
    7bd4:	mov	x1, x27
    7bd8:	ldr	x0, [x1], #16
    7bdc:	cmp	x0, x1
    7be0:	b.eq	7be8 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xeb4>  // b.none
    7be4:	bl	0 <free>
    7be8:	mov	x1, #0x150                 	// #336
    7bec:	mov	x0, x27
    7bf0:	bl	0 <_ZdlPvm>
    7bf4:	add	x25, x25, #0x10
    7bf8:	cmp	x23, x25
    7bfc:	b.eq	738c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x658>  // b.none
    7c00:	ldrh	w0, [x25]
    7c04:	cmp	w0, w28
    7c08:	b.hi	7bf4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xec0>  // b.pmore
    7c0c:	ldr	w1, [x19, #136]
    7c10:	cbz	w1, 7b60 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xe2c>
    7c14:	ldr	x4, [x19, #120]
    7c18:	sub	w1, w1, #0x1
    7c1c:	mov	w2, #0x25                  	// #37
    7c20:	mul	w2, w0, w2
    7c24:	and	w2, w2, w1
    7c28:	ubfiz	x3, x2, #4, #22
    7c2c:	add	x6, x4, x3
    7c30:	ldrh	w5, [x4, x3]
    7c34:	cmp	w5, w0
    7c38:	b.ne	7330 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x5fc>  // b.any
    7c3c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7c40:	add	x3, x3, #0x0
    7c44:	mov	w2, #0x17a                 	// #378
    7c48:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7c4c:	add	x1, x1, #0x0
    7c50:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7c54:	add	x0, x0, #0x0
    7c58:	bl	0 <__assert_fail>
    7c5c:	mov	x3, #0x0                   	// #0
    7c60:	str	x0, [x3]
    7c64:	ldr	x0, [x24, #8]
    7c68:	str	xzr, [x24, #8]
    7c6c:	str	x0, [x3, #8]
    7c70:	ldr	w0, [x19, #160]
    7c74:	add	w0, w0, #0x1
    7c78:	str	w0, [x19, #160]
    7c7c:	ldr	x26, [x24, #8]
    7c80:	cbz	x26, 7cf0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xfbc>
    7c84:	ldr	x1, [x26, #176]
    7c88:	ldr	w0, [x26, #184]
    7c8c:	add	x0, x0, x0, lsl #1
    7c90:	add	x0, x1, x0, lsl #3
    7c94:	cmp	x1, x0
    7c98:	b.eq	7ca8 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xf74>  // b.none
    7c9c:	sub	x0, x0, #0x18
    7ca0:	cmp	x1, x0
    7ca4:	b.ne	7c9c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xf68>  // b.any
    7ca8:	ldr	x0, [x26, #176]
    7cac:	add	x1, x26, #0xc0
    7cb0:	cmp	x0, x1
    7cb4:	b.eq	7cbc <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xf88>  // b.none
    7cb8:	bl	0 <free>
    7cbc:	ldr	x0, [x26, #96]
    7cc0:	add	x1, x26, #0x70
    7cc4:	cmp	x0, x1
    7cc8:	b.eq	7cd0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xf9c>  // b.none
    7ccc:	bl	0 <free>
    7cd0:	mov	x1, x26
    7cd4:	ldr	x0, [x1], #16
    7cd8:	cmp	x0, x1
    7cdc:	b.eq	7ce4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xfb0>  // b.none
    7ce0:	bl	0 <free>
    7ce4:	mov	x1, x27
    7ce8:	mov	x0, x26
    7cec:	bl	0 <_ZdlPvm>
    7cf0:	add	x24, x24, #0x10
    7cf4:	cmp	x22, x24
    7cf8:	b.eq	774c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xa18>  // b.none
    7cfc:	ldr	x0, [x24]
    7d00:	cmn	x0, #0x8
    7d04:	ccmn	x0, #0x10, #0x4, ne  // ne = any
    7d08:	b.eq	7cf0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xfbc>  // b.none
    7d0c:	ldr	w1, [x19, #168]
    7d10:	cbz	w1, 7c5c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xf28>
    7d14:	ldr	x4, [x19, #152]
    7d18:	sub	w2, w1, #0x1
    7d1c:	lsr	w1, w0, #9
    7d20:	eor	w1, w1, w0, lsr #4
    7d24:	and	w1, w1, w2
    7d28:	lsl	w3, w1, #4
    7d2c:	add	x6, x4, x3
    7d30:	ldr	x5, [x4, x3]
    7d34:	cmp	x0, x5
    7d38:	b.ne	76f8 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x9c4>  // b.any
    7d3c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7d40:	add	x3, x3, #0x0
    7d44:	mov	w2, #0x17a                 	// #378
    7d48:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7d4c:	add	x1, x1, #0x0
    7d50:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7d54:	add	x0, x0, #0x0
    7d58:	bl	0 <__assert_fail>
    7d5c:	mov	x3, #0x0                   	// #0
    7d60:	str	x0, [x3]
    7d64:	ldr	x0, [x24, #8]
    7d68:	str	xzr, [x24, #8]
    7d6c:	str	x0, [x3, #8]
    7d70:	ldr	w0, [x19, #160]
    7d74:	add	w0, w0, #0x1
    7d78:	str	w0, [x19, #160]
    7d7c:	ldr	x26, [x24, #8]
    7d80:	cbz	x26, 7df0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x10bc>
    7d84:	ldr	x1, [x26, #176]
    7d88:	ldr	w0, [x26, #184]
    7d8c:	add	x0, x0, x0, lsl #1
    7d90:	add	x0, x1, x0, lsl #3
    7d94:	cmp	x1, x0
    7d98:	b.eq	7da8 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x1074>  // b.none
    7d9c:	sub	x0, x0, #0x18
    7da0:	cmp	x1, x0
    7da4:	b.ne	7d9c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x1068>  // b.any
    7da8:	ldr	x0, [x26, #176]
    7dac:	add	x1, x26, #0xc0
    7db0:	cmp	x0, x1
    7db4:	b.eq	7dbc <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x1088>  // b.none
    7db8:	bl	0 <free>
    7dbc:	ldr	x0, [x26, #96]
    7dc0:	add	x1, x26, #0x70
    7dc4:	cmp	x0, x1
    7dc8:	b.eq	7dd0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x109c>  // b.none
    7dcc:	bl	0 <free>
    7dd0:	mov	x1, x26
    7dd4:	ldr	x0, [x1], #16
    7dd8:	cmp	x0, x1
    7ddc:	b.eq	7de4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x10b0>  // b.none
    7de0:	bl	0 <free>
    7de4:	mov	x1, x27
    7de8:	mov	x0, x26
    7dec:	bl	0 <_ZdlPvm>
    7df0:	add	x24, x24, #0x10
    7df4:	cmp	x22, x24
    7df8:	b.eq	797c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xc48>  // b.none
    7dfc:	ldr	x0, [x24]
    7e00:	cmn	x0, #0x10
    7e04:	ccmn	x0, #0x8, #0x4, ne  // ne = any
    7e08:	b.eq	7df0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x10bc>  // b.none
    7e0c:	ldr	w1, [x19, #168]
    7e10:	cbz	w1, 7d5c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x1028>
    7e14:	ldr	x4, [x19, #152]
    7e18:	sub	w1, w1, #0x1
    7e1c:	lsr	w2, w0, #9
    7e20:	eor	w2, w2, w0, lsr #4
    7e24:	and	w2, w2, w1
    7e28:	lsl	w3, w2, #4
    7e2c:	add	x6, x4, x3
    7e30:	ldr	x5, [x4, x3]
    7e34:	cmp	x5, x0
    7e38:	b.ne	7928 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xbf4>  // b.any
    7e3c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7e40:	add	x3, x3, #0x0
    7e44:	mov	w2, #0x17a                 	// #378
    7e48:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7e4c:	add	x1, x1, #0x0
    7e50:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    7e54:	add	x0, x0, #0x0
    7e58:	bl	0 <__assert_fail>
    7e5c:	stp	x23, x24, [sp, #48]
    7e60:	ubfiz	x2, x0, #4, #32
    7e64:	add	x2, x21, x2
    7e68:	ldr	x1, [x19, #112]
    7e6c:	b	6da4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x70>
    7e70:	add	x3, x3, #0x1
    7e74:	str	x3, [x19, #112]
    7e78:	lsl	w0, w0, #1
    7e7c:	sub	w0, w0, #0x1
    7e80:	orr	x0, x0, x0, lsr #1
    7e84:	orr	x0, x0, x0, lsr #2
    7e88:	orr	x0, x0, x0, lsr #4
    7e8c:	orr	x0, x0, x0, lsr #8
    7e90:	orr	x0, x0, x0, lsr #16
    7e94:	add	x0, x0, #0x1
    7e98:	cmp	w0, #0x40
    7e9c:	mov	w1, #0x40                  	// #64
    7ea0:	csel	w0, w0, w1, cs  // cs = hs, nlast
    7ea4:	add	x25, x19, #0x70
    7ea8:	str	w0, [x25, #24]
    7eac:	ubfiz	x0, x0, #4, #32
    7eb0:	bl	0 <_Znwm>
    7eb4:	str	x0, [x25, #8]
    7eb8:	cbz	x21, 706c <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x338>
    7ebc:	str	wzr, [x19, #128]
    7ec0:	str	wzr, [x19, #132]
    7ec4:	ldr	w1, [x19, #136]
    7ec8:	sub	w2, w1, #0x1
    7ecc:	tst	w2, w1
    7ed0:	b.ne	70cc <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x398>  // b.any
    7ed4:	ubfiz	x1, x1, #4, #32
    7ed8:	add	x1, x0, x1
    7edc:	mov	w2, #0xffffffff            	// #-1
    7ee0:	cmp	x0, x1
    7ee4:	b.eq	7ef4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x11c0>  // b.none
    7ee8:	strh	w2, [x0], #16
    7eec:	cmp	x1, x0
    7ef0:	b.ne	7ee8 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x11b4>  // b.any
    7ef4:	cmp	x23, x21
    7ef8:	b.eq	7150 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x41c>  // b.none
    7efc:	stp	x27, x28, [sp, #80]
    7f00:	mov	x25, x21
    7f04:	mov	w28, #0xfffd                	// #65533
    7f08:	b	7b04 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xdd0>
    7f0c:	add	x3, x3, #0x1
    7f10:	str	x3, [x19, #144]
    7f14:	lsl	w0, w0, #1
    7f18:	sub	w0, w0, #0x1
    7f1c:	orr	x0, x0, x0, lsr #1
    7f20:	orr	x0, x0, x0, lsr #2
    7f24:	orr	x0, x0, x0, lsr #4
    7f28:	orr	x0, x0, x0, lsr #8
    7f2c:	orr	x0, x0, x0, lsr #16
    7f30:	add	x0, x0, #0x1
    7f34:	cmp	w0, #0x40
    7f38:	mov	w1, #0x40                  	// #64
    7f3c:	csel	w0, w0, w1, cs  // cs = hs, nlast
    7f40:	add	x24, x19, #0x90
    7f44:	str	w0, [x24, #24]
    7f48:	ubfiz	x0, x0, #4, #32
    7f4c:	bl	0 <_Znwm>
    7f50:	str	x0, [x24, #8]
    7f54:	cbz	x21, 7674 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x940>
    7f58:	str	wzr, [x19, #160]
    7f5c:	str	wzr, [x19, #164]
    7f60:	ldr	w1, [x19, #168]
    7f64:	sub	w2, w1, #0x1
    7f68:	tst	w2, w1
    7f6c:	b.ne	76d4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x9a0>  // b.any
    7f70:	ubfiz	x1, x1, #4, #32
    7f74:	add	x1, x0, x1
    7f78:	mov	x2, #0xfffffffffffffff8    	// #-8
    7f7c:	cmp	x0, x1
    7f80:	b.eq	7f90 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x125c>  // b.none
    7f84:	str	x2, [x0], #16
    7f88:	cmp	x1, x0
    7f8c:	b.ne	7f84 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x1250>  // b.any
    7f90:	cmp	x22, x21
    7f94:	b.eq	7750 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xa1c>  // b.none
    7f98:	stp	x27, x28, [sp, #80]
    7f9c:	mov	x24, x21
    7fa0:	mov	x27, #0x150                 	// #336
    7fa4:	mov	w28, #0x1                   	// #1
    7fa8:	b	7cfc <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xfc8>
    7fac:	cbnz	x22, 6e30 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xfc>
    7fb0:	b	6e44 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x110>
    7fb4:	cbnz	x23, 6dc0 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0x8c>
    7fb8:	b	6dd4 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE+0xa0>

0000000000007fbc <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE>:
    7fbc:	stp	x29, x30, [sp, #-192]!
    7fc0:	mov	x29, sp
    7fc4:	stp	x19, x20, [sp, #16]
    7fc8:	stp	x21, x22, [sp, #32]
    7fcc:	stp	x25, x26, [sp, #64]
    7fd0:	mov	x19, x8
    7fd4:	str	x8, [sp, #96]
    7fd8:	str	x0, [sp, #104]
    7fdc:	mov	x22, x1
    7fe0:	add	x8, sp, #0xb0
    7fe4:	bl	6d34 <_ZN4llvm3mca12InstrBuilder20getOrCreateInstrDescERKNS_6MCInstE>
    7fe8:	ldrb	w0, [sp, #184]
    7fec:	and	w25, w0, #0x1
    7ff0:	bfi	w0, w25, #1, #1
    7ff4:	strb	w0, [sp, #184]
    7ff8:	cbz	w25, 806c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0xb0>
    7ffc:	and	x0, x0, #0xff
    8000:	and	w0, w0, #0xfffffffd
    8004:	strb	w0, [sp, #184]
    8008:	ldr	x0, [sp, #176]
    800c:	str	xzr, [sp, #176]
    8010:	ldrb	w1, [x19, #8]
    8014:	orr	w1, w1, #0x3
    8018:	strb	w1, [x19, #8]
    801c:	ands	x0, x0, #0xfffffffffffffffe
    8020:	cbz	x0, 8044 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x88>
    8024:	ldr	x1, [sp, #96]
    8028:	str	x0, [x1]
    802c:	ldr	x0, [sp, #176]
    8030:	cbz	x0, 83f0 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x434>
    8034:	ldr	x1, [x0]
    8038:	ldr	x1, [x1, #8]
    803c:	blr	x1
    8040:	b	83f0 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x434>
    8044:	stp	x23, x24, [sp, #48]
    8048:	stp	x27, x28, [sp, #80]
    804c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    8050:	add	x3, x3, #0x0
    8054:	mov	w2, #0x1ce                 	// #462
    8058:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    805c:	add	x1, x1, #0x0
    8060:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    8064:	add	x0, x0, #0x0
    8068:	bl	0 <__assert_fail>
    806c:	stp	x23, x24, [sp, #48]
    8070:	stp	x27, x28, [sp, #80]
    8074:	ldr	x19, [sp, #176]
    8078:	str	x19, [sp, #120]
    807c:	mov	x0, #0x350                 	// #848
    8080:	bl	0 <_Znwm>
    8084:	mov	x20, x0
    8088:	str	x19, [x0]
    808c:	strb	wzr, [x0, #8]
    8090:	add	x0, x0, #0x20
    8094:	str	x0, [x20, #16]
    8098:	str	wzr, [x20, #24]
    809c:	mov	w1, #0x4                   	// #4
    80a0:	str	w1, [x20, #28]
    80a4:	add	x0, x20, #0x250
    80a8:	str	x0, [sp, #128]
    80ac:	str	x0, [x20, #576]
    80b0:	str	wzr, [x20, #584]
    80b4:	str	w1, [x20, #588]
    80b8:	str	wzr, [x20, #784]
    80bc:	mov	w0, #0xfffffe00            	// #-512
    80c0:	str	w0, [x20, #788]
    80c4:	str	wzr, [x20, #792]
    80c8:	str	wzr, [x20, #796]
    80cc:	ldr	x0, [x19, #288]
    80d0:	str	x0, [x20, #800]
    80d4:	str	wzr, [x20, #808]
    80d8:	strh	wzr, [x20, #812]
    80dc:	str	wzr, [x20, #816]
    80e0:	str	wzr, [x20, #820]
    80e4:	strh	wzr, [x20, #824]
    80e8:	str	wzr, [x20, #828]
    80ec:	str	xzr, [x20, #832]
    80f0:	strb	wzr, [x20, #840]
    80f4:	mov	w0, #0x1                   	// #1
    80f8:	str	w0, [sp, #168]
    80fc:	str	xzr, [sp, #160]
    8100:	ldr	x21, [sp, #104]
    8104:	ldr	x0, [x21, #24]
    8108:	mov	w27, w25
    810c:	cbz	x0, 818c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x1d0>
    8110:	ldr	x1, [x21]
    8114:	ldr	x1, [x1, #152]
    8118:	ldr	w19, [x1, #28]
    811c:	ldr	x1, [x0]
    8120:	ldr	x4, [x1, #80]
    8124:	mov	w3, w19
    8128:	add	x2, sp, #0xa0
    812c:	mov	x1, x22
    8130:	blr	x4
    8134:	and	w27, w0, #0xff
    8138:	mov	w25, w27
    813c:	cbnz	w27, 8160 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x1a4>
    8140:	ldr	x0, [x21, #24]
    8144:	ldr	x1, [x0]
    8148:	ldr	x4, [x1, #88]
    814c:	mov	w3, w19
    8150:	add	x2, sp, #0xa0
    8154:	mov	x1, x22
    8158:	blr	x4
    815c:	and	w25, w0, #0xff
    8160:	ldr	x0, [sp, #104]
    8164:	ldr	x0, [x0, #24]
    8168:	ldr	x1, [x0]
    816c:	ldr	x3, [x1, #96]
    8170:	mov	w2, w19
    8174:	mov	x1, x22
    8178:	blr	x3
    817c:	and	w0, w0, #0xff
    8180:	cbz	w0, 818c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x1d0>
    8184:	mov	w0, #0x1                   	// #1
    8188:	strb	w0, [x20, #8]
    818c:	ldr	x0, [sp, #120]
    8190:	ldr	x19, [x0, #96]
    8194:	ldr	w24, [x0, #104]
    8198:	add	x24, x19, x24, lsl #4
    819c:	cmp	x24, x19
    81a0:	b.eq	839c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x3e0>  // b.none
    81a4:	mov	w28, #0x1                   	// #1
    81a8:	add	x0, sp, #0xa0
    81ac:	str	x0, [sp, #112]
    81b0:	add	x0, x20, #0x240
    81b4:	str	x0, [sp, #136]
    81b8:	b	832c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x370>
    81bc:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    81c0:	add	x3, x3, #0x0
    81c4:	mov	w2, #0x99                  	// #153
    81c8:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    81cc:	add	x1, x1, #0x0
    81d0:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    81d4:	add	x0, x0, #0x0
    81d8:	bl	0 <__assert_fail>
    81dc:	ldrh	w21, [x19, #8]
    81e0:	cbz	w21, 8320 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x364>
    81e4:	ldr	w1, [x20, #584]
    81e8:	ldr	w0, [x20, #588]
    81ec:	cmp	w1, w0
    81f0:	b.cs	82ac <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x2f0>  // b.hs, b.nlast
    81f4:	ldr	w1, [x20, #584]
    81f8:	add	x1, x1, x1, lsl #1
    81fc:	lsl	x1, x1, #4
    8200:	ldr	x3, [x20, #576]
    8204:	add	x0, x3, x1
    8208:	str	x23, [x3, x1]
    820c:	strh	w21, [x0, #8]
    8210:	str	wzr, [x0, #12]
    8214:	str	wzr, [x0, #16]
    8218:	mov	w1, #0xfffffe00            	// #-512
    821c:	str	w1, [x0, #20]
    8220:	str	wzr, [x0, #24]
    8224:	str	wzr, [x0, #28]
    8228:	strh	wzr, [x0, #32]
    822c:	str	wzr, [x0, #36]
    8230:	strb	w28, [x0, #40]
    8234:	strb	wzr, [x0, #41]
    8238:	strb	wzr, [x0, #42]
    823c:	ldr	w21, [x20, #584]
    8240:	mov	w0, w21
    8244:	add	x0, x0, #0x1
    8248:	ldr	w1, [x20, #588]
    824c:	cmp	x0, x1
    8250:	b.hi	82c4 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x308>  // b.pmore
    8254:	add	w21, w21, #0x1
    8258:	str	w21, [x20, #584]
    825c:	cbz	w21, 82e4 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x328>
    8260:	cbz	w25, 8320 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x364>
    8264:	ldr	w26, [sp, #168]
    8268:	cmp	w26, #0x40
    826c:	b.ls	8304 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x348>  // b.plast
    8270:	ldr	x0, [sp, #112]
    8274:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
    8278:	cmp	w0, w26
    827c:	cset	w1, eq  // eq = none
    8280:	ubfiz	x0, x21, #1, #32
    8284:	add	x21, x0, w21, uxtw
    8288:	lsl	x21, x21, #4
    828c:	sub	x21, x21, #0x30
    8290:	ldr	x0, [x20, #576]
    8294:	add	x21, x0, x21
    8298:	cbz	w1, 8314 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x358>
    829c:	ldr	w0, [x23]
    82a0:	tbnz	w0, #31, 8320 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x364>
    82a4:	strb	w28, [x21, #42]
    82a8:	b	8320 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x364>
    82ac:	mov	x3, #0x30                  	// #48
    82b0:	mov	x2, #0x0                   	// #0
    82b4:	ldr	x1, [sp, #128]
    82b8:	ldr	x0, [sp, #136]
    82bc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    82c0:	b	81f4 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x238>
    82c4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    82c8:	add	x3, x3, #0x0
    82cc:	mov	w2, #0x43                  	// #67
    82d0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    82d4:	add	x1, x1, #0x0
    82d8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    82dc:	add	x0, x0, #0x0
    82e0:	bl	0 <__assert_fail>
    82e4:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    82e8:	add	x3, x3, #0x0
    82ec:	mov	w2, #0xa7                  	// #167
    82f0:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    82f4:	add	x1, x1, #0x0
    82f8:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    82fc:	add	x0, x0, #0x0
    8300:	bl	0 <__assert_fail>
    8304:	ldr	x0, [sp, #160]
    8308:	cmp	x0, #0x0
    830c:	cset	w1, eq  // eq = none
    8310:	b	8280 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x2c4>
    8314:	ldr	w0, [x23, #4]
    8318:	cmp	w0, w26
    831c:	b.cc	8368 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x3ac>  // b.lo, b.ul, b.last
    8320:	add	x19, x19, #0x10
    8324:	cmp	x24, x19
    8328:	b.eq	839c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x3e0>  // b.none
    832c:	mov	x23, x19
    8330:	ldr	w0, [x19]
    8334:	tbnz	w0, #31, 81dc <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x220>
    8338:	mov	w1, w0
    833c:	ldr	w2, [x22, #24]
    8340:	cmp	w0, w2
    8344:	b.cs	81bc <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x200>  // b.hs, b.nlast
    8348:	lsl	x0, x1, #4
    834c:	ldr	x1, [x22, #16]
    8350:	add	x2, x1, x0
    8354:	ldrb	w0, [x1, x0]
    8358:	cmp	w0, #0x1
    835c:	b.ne	8320 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x364>  // b.any
    8360:	ldrh	w21, [x2, #8]
    8364:	b	81e0 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x224>
    8368:	mov	x1, #0x1                   	// #1
    836c:	lsl	x1, x1, x0
    8370:	cmp	w26, #0x40
    8374:	b.hi	838c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x3d0>  // b.pmore
    8378:	ldr	x0, [sp, #160]
    837c:	tst	x1, x0
    8380:	b.eq	8320 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x364>  // b.none
    8384:	strb	w28, [x21, #42]
    8388:	b	8320 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x364>
    838c:	lsr	w0, w0, #6
    8390:	ldr	x2, [sp, #160]
    8394:	ldr	x0, [x2, x0, lsl #3]
    8398:	b	837c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x3c0>
    839c:	ldr	x0, [sp, #120]
    83a0:	ldr	w0, [x0, #8]
    83a4:	cbnz	w0, 8408 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x44c>
    83a8:	ldr	x1, [sp, #96]
    83ac:	ldrb	w0, [x1, #8]
    83b0:	and	w0, w0, #0xfffffffe
    83b4:	orr	w0, w0, #0x2
    83b8:	strb	w0, [x1, #8]
    83bc:	str	x20, [x1]
    83c0:	ldr	w0, [sp, #168]
    83c4:	cmp	w0, #0x40
    83c8:	b.ls	83d8 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x41c>  // b.plast
    83cc:	ldr	x0, [sp, #160]
    83d0:	cbz	x0, 83d8 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x41c>
    83d4:	bl	0 <_ZdaPv>
    83d8:	ldrb	w0, [sp, #184]
    83dc:	tbnz	w0, #1, 86b0 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x6f4>
    83e0:	ldrb	w0, [sp, #184]
    83e4:	tbnz	w0, #0, 86b8 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x6fc>
    83e8:	ldp	x23, x24, [sp, #48]
    83ec:	ldp	x27, x28, [sp, #80]
    83f0:	ldr	x0, [sp, #96]
    83f4:	ldp	x19, x20, [sp, #16]
    83f8:	ldp	x21, x22, [sp, #32]
    83fc:	ldp	x25, x26, [sp, #64]
    8400:	ldp	x29, x30, [sp], #192
    8404:	ret
    8408:	str	w0, [sp, #152]
    840c:	cmp	w0, #0x40
    8410:	b.hi	846c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x4b0>  // b.pmore
    8414:	str	xzr, [sp, #144]
    8418:	ldr	x5, [sp, #104]
    841c:	ldr	x0, [x5, #24]
    8420:	cbz	x0, 843c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x480>
    8424:	ldr	x1, [x0]
    8428:	ldr	x4, [x1, #72]
    842c:	add	x3, sp, #0x90
    8430:	mov	x2, x22
    8434:	ldr	x1, [x5, #16]
    8438:	blr	x4
    843c:	ldr	x0, [sp, #120]
    8440:	ldr	x19, [x0]
    8444:	ldr	w0, [x0, #8]
    8448:	add	x0, x0, x0, lsl #2
    844c:	add	x26, x19, x0, lsl #2
    8450:	cmp	x26, x19
    8454:	b.eq	867c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x6c0>  // b.none
    8458:	mov	w21, #0x0                   	// #0
    845c:	mov	x28, #0x1                   	// #1
    8460:	add	x0, x20, #0x10
    8464:	str	x0, [sp, #104]
    8468:	b	85bc <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x600>
    846c:	mov	w2, #0x0                   	// #0
    8470:	mov	x1, #0x0                   	// #0
    8474:	add	x0, sp, #0x90
    8478:	bl	0 <_ZN4llvm5APInt12initSlowCaseEmb>
    847c:	b	8418 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x45c>
    8480:	ldrh	w23, [x19, #8]
    8484:	b	85f4 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x638>
    8488:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    848c:	add	x3, x3, #0x0
    8490:	mov	w2, #0x99                  	// #153
    8494:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    8498:	add	x1, x1, #0x0
    849c:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    84a0:	add	x0, x0, #0x0
    84a4:	bl	0 <__assert_fail>
    84a8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    84ac:	add	x3, x3, #0x0
    84b0:	mov	w2, #0x41                  	// #65
    84b4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    84b8:	add	x1, x1, #0x0
    84bc:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    84c0:	add	x0, x0, #0x0
    84c4:	bl	0 <__assert_fail>
    84c8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    84cc:	add	x3, x3, #0x0
    84d0:	mov	w2, #0x2bb                 	// #699
    84d4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    84d8:	add	x1, x1, #0x0
    84dc:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    84e0:	add	x0, x0, #0x0
    84e4:	bl	0 <__assert_fail>
    84e8:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    84ec:	add	x3, x3, #0x0
    84f0:	mov	w2, #0x472                 	// #1138
    84f4:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    84f8:	add	x1, x1, #0x0
    84fc:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    8500:	add	x0, x0, #0x0
    8504:	bl	0 <__assert_fail>
    8508:	lsr	w0, w21, #6
    850c:	ldr	x2, [sp, #144]
    8510:	ldr	x0, [x2, x0, lsl #3]
    8514:	tst	x1, x0
    8518:	cset	w25, ne  // ne = any
    851c:	ldr	w1, [x20, #24]
    8520:	ldr	w0, [x20, #28]
    8524:	cmp	w1, w0
    8528:	b.cs	862c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x670>  // b.hs, b.nlast
    852c:	ldr	w1, [x20, #24]
    8530:	add	x1, x1, x1, lsl #4
    8534:	ldr	x2, [x20, #16]
    8538:	add	x0, x2, x1, lsl #3
    853c:	str	x24, [x2, x1, lsl #3]
    8540:	mov	w1, #0xfffffe00            	// #-512
    8544:	str	w1, [x0, #8]
    8548:	strh	w23, [x0, #12]
    854c:	str	wzr, [x0, #16]
    8550:	strb	w25, [x0, #20]
    8554:	strb	w27, [x0, #21]
    8558:	strb	wzr, [x0, #22]
    855c:	str	xzr, [x0, #24]
    8560:	str	xzr, [x0, #32]
    8564:	str	wzr, [x0, #40]
    8568:	str	wzr, [x0, #44]
    856c:	strh	wzr, [x0, #48]
    8570:	str	wzr, [x0, #52]
    8574:	add	x1, x0, #0x48
    8578:	str	x1, [x0, #56]
    857c:	str	wzr, [x0, #64]
    8580:	mov	w1, #0x4                   	// #4
    8584:	str	w1, [x0, #68]
    8588:	ldr	w0, [x20, #24]
    858c:	mov	w1, w0
    8590:	add	x1, x1, #0x1
    8594:	ldr	w2, [x20, #28]
    8598:	cmp	x1, x2
    859c:	b.hi	863c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x680>  // b.pmore
    85a0:	add	w0, w0, #0x1
    85a4:	str	w0, [x20, #24]
    85a8:	cbz	w0, 865c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x6a0>
    85ac:	add	w21, w21, #0x1
    85b0:	add	x19, x19, #0x14
    85b4:	cmp	x26, x19
    85b8:	b.eq	867c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x6c0>  // b.none
    85bc:	mov	x24, x19
    85c0:	ldr	w0, [x19]
    85c4:	tbnz	w0, #31, 8480 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x4c4>
    85c8:	mov	w1, w0
    85cc:	ldr	w2, [x22, #24]
    85d0:	cmp	x2, w0, uxtw
    85d4:	b.ls	8488 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x4cc>  // b.plast
    85d8:	lsl	x0, x1, #4
    85dc:	ldr	x1, [x22, #16]
    85e0:	add	x2, x1, x0
    85e4:	ldrb	w0, [x1, x0]
    85e8:	cmp	w0, #0x1
    85ec:	b.ne	84a8 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x4ec>  // b.any
    85f0:	ldrh	w23, [x2, #8]
    85f4:	cmp	w23, #0x0
    85f8:	cset	w1, eq  // eq = none
    85fc:	ldrb	w0, [x24, #16]
    8600:	tst	w1, w0
    8604:	b.ne	85ac <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x5f0>  // b.any
    8608:	cbz	w23, 84c8 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x50c>
    860c:	ldr	w0, [sp, #152]
    8610:	cmp	w21, w0
    8614:	b.cs	84e8 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x52c>  // b.hs, b.nlast
    8618:	lsl	x1, x28, x21
    861c:	cmp	w0, #0x40
    8620:	b.hi	8508 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x54c>  // b.pmore
    8624:	ldr	x0, [sp, #144]
    8628:	b	8514 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x558>
    862c:	mov	x1, #0x0                   	// #0
    8630:	ldr	x0, [sp, #104]
    8634:	bl	0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    8638:	b	852c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x570>
    863c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    8640:	add	x3, x3, #0x0
    8644:	mov	w2, #0x43                  	// #67
    8648:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    864c:	add	x1, x1, #0x0
    8650:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    8654:	add	x0, x0, #0x0
    8658:	bl	0 <__assert_fail>
    865c:	adrp	x3, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    8660:	add	x3, x3, #0x0
    8664:	mov	w2, #0xa7                  	// #167
    8668:	adrp	x1, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    866c:	add	x1, x1, #0x0
    8670:	adrp	x0, 0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    8674:	add	x0, x0, #0x0
    8678:	bl	0 <__assert_fail>
    867c:	ldr	x1, [sp, #96]
    8680:	ldrb	w0, [x1, #8]
    8684:	and	w0, w0, #0xfffffffe
    8688:	orr	w0, w0, #0x2
    868c:	strb	w0, [x1, #8]
    8690:	str	x20, [x1]
    8694:	ldr	w0, [sp, #152]
    8698:	cmp	w0, #0x40
    869c:	b.ls	83c0 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x404>  // b.plast
    86a0:	ldr	x0, [sp, #144]
    86a4:	cbz	x0, 83c0 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x404>
    86a8:	bl	0 <_ZdaPv>
    86ac:	b	83c0 <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x404>
    86b0:	add	x0, sp, #0xb0
    86b4:	bl	0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt4pairImN4llvm3mca13ResourceUsageEESt6vectorIS6_SaIS6_EEEElS6_NS0_5__ops15_Iter_comp_iterIZNS4_L23initializeUsedResourcesERNS4_9InstrDescERKNS3_16MCSchedClassDescERKNS3_15MCSubtargetInfoENS3_8ArrayRefImEEEUlRKS6_SP_E_EEEvT_T0_ST_T1_T2_>
    86b8:	ldp	x23, x24, [sp, #48]
    86bc:	ldp	x27, x28, [sp, #80]
    86c0:	b	802c <_ZN4llvm3mca12InstrBuilder17createInstructionERKNS_6MCInstE+0x70>

Disassembly of section .text._ZNK4llvm9ErrorInfoINS_3mca16InstructionErrorINS_6MCInstEEENS_13ErrorInfoBaseEE14dynamicClassIDEv:

0000000000000000 <_ZNK4llvm9ErrorInfoINS_3mca16InstructionErrorINS_6MCInstEEENS_13ErrorInfoBaseEE14dynamicClassIDEv>:
   0:	adrp	x0, 0 <_ZNK4llvm9ErrorInfoINS_3mca16InstructionErrorINS_6MCInstEEENS_13ErrorInfoBaseEE14dynamicClassIDEv>
   4:	ldr	x0, [x0]
   8:	ret

Disassembly of section .text._ZNK4llvm9ErrorInfoINS_3mca16InstructionErrorINS_6MCInstEEENS_13ErrorInfoBaseEE3isAEPKv:

0000000000000000 <_ZNK4llvm9ErrorInfoINS_3mca16InstructionErrorINS_6MCInstEEENS_13ErrorInfoBaseEE3isAEPKv>:
   0:	adrp	x0, 0 <_ZN4llvm13ErrorInfoBase2IDE>
   4:	ldr	x0, [x0]
   8:	cmp	x1, x0
   c:	adrp	x0, 0 <_ZNK4llvm9ErrorInfoINS_3mca16InstructionErrorINS_6MCInstEEENS_13ErrorInfoBaseEE3isAEPKv>
  10:	ldr	x0, [x0]
  14:	ccmp	x1, x0, #0x4, ne  // ne = any
  18:	cset	w0, eq  // eq = none
  1c:	ret

Disassembly of section .text._ZNK4llvm3mca16InstructionErrorINS_6MCInstEE3logERNS_11raw_ostreamE:

0000000000000000 <_ZNK4llvm3mca16InstructionErrorINS_6MCInstEE3logERNS_11raw_ostreamE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x3, x0
   c:	mov	x0, x1
  10:	ldr	x2, [x3, #16]
  14:	ldr	x1, [x3, #8]
  18:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret

Disassembly of section .text._ZNK4llvm3mca16InstructionErrorINS_6MCInstEE18convertToErrorCodeEv:

0000000000000000 <_ZNK4llvm3mca16InstructionErrorINS_6MCInstEE18convertToErrorCodeEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm22inconvertibleErrorCodeEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm3mca16InstructionErrorINS_6MCInstEED2Ev:

0000000000000000 <_ZN4llvm3mca16InstructionErrorINS_6MCInstEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm3mca16InstructionErrorINS_6MCInstEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x0, [x1, #8]
  18:	add	x1, x1, #0x18
  1c:	cmp	x0, x1
  20:	b.eq	38 <_ZN4llvm3mca16InstructionErrorINS_6MCInstEED1Ev+0x38>  // b.none
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	bl	0 <_ZdlPv>
  30:	ldp	x29, x30, [sp], #16
  34:	ret
  38:	ret

Disassembly of section .text._ZN4llvm3mca16InstructionErrorINS_6MCInstEED0Ev:

0000000000000000 <_ZN4llvm3mca16InstructionErrorINS_6MCInstEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm3mca16InstructionErrorINS_6MCInstEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #8]
  24:	add	x1, x19, #0x18
  28:	cmp	x0, x1
  2c:	b.eq	34 <_ZN4llvm3mca16InstructionErrorINS_6MCInstEED0Ev+0x34>  // b.none
  30:	bl	0 <_ZdlPv>
  34:	mov	x1, #0x30                  	// #48
  38:	mov	x0, x19
  3c:	bl	0 <_ZdlPvm>
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	bl	0 <malloc>
  14:	mov	x19, x0
  18:	cbz	x0, 2c <_ZN4llvm11safe_mallocEm+0x2c>
  1c:	mov	x0, x19
  20:	ldp	x19, x20, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret
  2c:	cbnz	x20, 40 <_ZN4llvm11safe_mallocEm+0x40>
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	mov	x19, x0
  3c:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>
  40:	mov	w1, #0x1                   	// #1
  44:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  14:	str	x21, [sp, #32]
  18:	mov	x20, x1
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldr	x0, [x19, #24]
  2c:	ldr	x1, [x19, #16]
  30:	sub	x1, x1, x0
  34:	cmp	x21, x1
  38:	b.hi	60 <_ZN4llvm11raw_ostreamlsEPKc+0x60>  // b.pmore
  3c:	cbz	x21, 88 <_ZN4llvm11raw_ostreamlsEPKc+0x88>
  40:	mov	x2, x21
  44:	mov	x1, x20
  48:	bl	0 <memcpy>
  4c:	ldr	x0, [x19, #24]
  50:	add	x21, x0, x21
  54:	str	x21, [x19, #24]
  58:	ldr	x21, [sp, #32]
  5c:	b	78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  60:	mov	x2, x21
  64:	mov	x1, x20
  68:	mov	x0, x19
  6c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  70:	mov	x19, x0
  74:	ldr	x21, [sp, #32]
  78:	mov	x0, x19
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret
  88:	ldr	x21, [sp, #32]
  8c:	b	78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>

Disassembly of section .text._ZNSt6vectorISt4pairImN4llvm3mca13ResourceUsageEESaIS4_EE17_M_realloc_insertIJS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairImN4llvm3mca13ResourceUsageEESaIS4_EE17_M_realloc_insertIJS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x22, x0
  20:	mov	x19, x1
  24:	mov	x25, x1
  28:	ldr	x20, [x0, #8]
  2c:	ldr	x24, [x0]
  30:	sub	x0, x20, x24
  34:	asr	x0, x0, #3
  38:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  3c:	movk	x1, #0xaaab
  40:	mul	x0, x0, x1
  44:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  48:	movk	x1, #0x555, lsl #48
  4c:	cmp	x0, x1
  50:	b.eq	1a8 <_ZNSt6vectorISt4pairImN4llvm3mca13ResourceUsageEESaIS4_EE17_M_realloc_insertIJS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x1a8>  // b.none
  54:	mov	x26, x2
  58:	cmp	x0, #0x0
  5c:	csinc	x1, x0, xzr, ne  // ne = any
  60:	adds	x0, x1, x0
  64:	b.cs	1bc <_ZNSt6vectorISt4pairImN4llvm3mca13ResourceUsageEESaIS4_EE17_M_realloc_insertIJS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x1bc>  // b.hs, b.nlast
  68:	mov	x21, #0x5555555555555555    	// #6148914691236517205
  6c:	movk	x21, #0x555, lsl #48
  70:	cmp	x0, x21
  74:	csel	x21, x0, x21, ls  // ls = plast
  78:	sub	x27, x19, x24
  7c:	mov	x23, #0x0                   	// #0
  80:	cbz	x0, 94 <_ZNSt6vectorISt4pairImN4llvm3mca13ResourceUsageEESaIS4_EE17_M_realloc_insertIJS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x94>
  84:	add	x0, x21, x21, lsl #1
  88:	lsl	x0, x0, #3
  8c:	bl	0 <_Znwm>
  90:	mov	x23, x0
  94:	add	x0, x23, x27
  98:	ldp	x2, x3, [x26]
  9c:	stp	x2, x3, [x0]
  a0:	ldr	x1, [x26, #16]
  a4:	str	x1, [x0, #16]
  a8:	cmp	x19, x24
  ac:	b.eq	1b4 <_ZNSt6vectorISt4pairImN4llvm3mca13ResourceUsageEESaIS4_EE17_M_realloc_insertIJS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x1b4>  // b.none
  b0:	mov	x3, x23
  b4:	mov	x2, x24
  b8:	ldp	x0, x1, [x2]
  bc:	stp	x0, x1, [x3]
  c0:	ldr	x0, [x2, #16]
  c4:	str	x0, [x3, #16]
  c8:	add	x2, x2, #0x18
  cc:	add	x3, x3, #0x18
  d0:	cmp	x25, x2
  d4:	b.ne	b8 <_ZNSt6vectorISt4pairImN4llvm3mca13ResourceUsageEESaIS4_EE17_M_realloc_insertIJS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xb8>  // b.any
  d8:	sub	x25, x19, #0x18
  dc:	sub	x25, x25, x24
  e0:	lsr	x25, x25, #3
  e4:	mov	x0, #0xaaab                	// #43691
  e8:	movk	x0, #0xaaaa, lsl #16
  ec:	movk	x0, #0xaaaa, lsl #32
  f0:	movk	x0, #0xaaa, lsl #48
  f4:	mul	x25, x25, x0
  f8:	and	x25, x25, #0x1fffffffffffffff
  fc:	add	x25, x25, #0x1
 100:	add	x25, x25, x25, lsl #1
 104:	add	x25, x23, x25, lsl #3
 108:	add	x25, x25, #0x18
 10c:	cmp	x19, x20
 110:	b.eq	16c <_ZNSt6vectorISt4pairImN4llvm3mca13ResourceUsageEESaIS4_EE17_M_realloc_insertIJS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x16c>  // b.none
 114:	mov	x2, x19
 118:	mov	x3, x25
 11c:	ldp	x0, x1, [x2]
 120:	stp	x0, x1, [x3]
 124:	ldr	x0, [x2, #16]
 128:	str	x0, [x3, #16]
 12c:	add	x2, x2, #0x18
 130:	add	x3, x3, #0x18
 134:	cmp	x2, x20
 138:	b.ne	11c <_ZNSt6vectorISt4pairImN4llvm3mca13ResourceUsageEESaIS4_EE17_M_realloc_insertIJS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x11c>  // b.any
 13c:	sub	x0, x20, x19
 140:	sub	x0, x0, #0x18
 144:	lsr	x0, x0, #3
 148:	mov	x1, #0xaaab                	// #43691
 14c:	movk	x1, #0xaaaa, lsl #16
 150:	movk	x1, #0xaaaa, lsl #32
 154:	movk	x1, #0xaaa, lsl #48
 158:	mul	x0, x0, x1
 15c:	and	x0, x0, #0x1fffffffffffffff
 160:	add	x0, x0, #0x1
 164:	add	x0, x0, x0, lsl #1
 168:	add	x25, x25, x0, lsl #3
 16c:	cbz	x24, 178 <_ZNSt6vectorISt4pairImN4llvm3mca13ResourceUsageEESaIS4_EE17_M_realloc_insertIJS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x178>
 170:	mov	x0, x24
 174:	bl	0 <_ZdlPv>
 178:	str	x23, [x22]
 17c:	str	x25, [x22, #8]
 180:	add	x21, x21, x21, lsl #1
 184:	add	x23, x23, x21, lsl #3
 188:	str	x23, [x22, #16]
 18c:	ldp	x19, x20, [sp, #16]
 190:	ldp	x21, x22, [sp, #32]
 194:	ldp	x23, x24, [sp, #48]
 198:	ldp	x25, x26, [sp, #64]
 19c:	ldr	x27, [sp, #80]
 1a0:	ldp	x29, x30, [sp], #96
 1a4:	ret
 1a8:	adrp	x0, 0 <_ZNSt6vectorISt4pairImN4llvm3mca13ResourceUsageEESaIS4_EE17_M_realloc_insertIJS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_>
 1ac:	add	x0, x0, #0x0
 1b0:	bl	0 <_ZSt20__throw_length_errorPKc>
 1b4:	mov	x25, x23
 1b8:	b	108 <_ZNSt6vectorISt4pairImN4llvm3mca13ResourceUsageEESaIS4_EE17_M_realloc_insertIJS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x108>
 1bc:	sub	x27, x19, x24
 1c0:	mov	x21, #0x5555555555555555    	// #6148914691236517205
 1c4:	movk	x21, #0x555, lsl #48
 1c8:	b	84 <_ZNSt6vectorISt4pairImN4llvm3mca13ResourceUsageEESaIS4_EE17_M_realloc_insertIJS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x84>

Disassembly of section .text._ZNK4llvm8ExpectedIRKNS_3mca9InstrDescEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedIRKNS_3mca9InstrDescEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedIRKNS_3mca9InstrDescEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	bl	0 <_ZNK4llvm8ExpectedIRKNS_3mca9InstrDescEE22fatalUncheckedExpectedEv>
  20:	ldrb	w0, [x19, #8]
  24:	tbz	w0, #0, 80 <_ZNK4llvm8ExpectedIRKNS_3mca9InstrDescEE22fatalUncheckedExpectedEv+0x80>
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	adrp	x1, 0 <_ZNK4llvm8ExpectedIRKNS_3mca9InstrDescEE22fatalUncheckedExpectedEv>
  30:	add	x1, x1, #0x0
  34:	bl	0 <_ZNK4llvm8ExpectedIRKNS_3mca9InstrDescEE22fatalUncheckedExpectedEv>
  38:	ldrb	w0, [x19, #8]
  3c:	tbz	w0, #0, 60 <_ZNK4llvm8ExpectedIRKNS_3mca9InstrDescEE22fatalUncheckedExpectedEv+0x60>
  40:	ldr	x19, [x19]
  44:	ldr	x0, [x19]
  48:	ldr	x20, [x0, #16]
  4c:	bl	0 <_ZN4llvm4dbgsEv>
  50:	mov	x1, x0
  54:	mov	x0, x19
  58:	blr	x20
  5c:	bl	0 <abort>
  60:	adrp	x3, 0 <_ZNK4llvm8ExpectedIRKNS_3mca9InstrDescEE22fatalUncheckedExpectedEv>
  64:	add	x3, x3, #0x0
  68:	mov	w2, #0x281                 	// #641
  6c:	adrp	x1, 0 <_ZNK4llvm8ExpectedIRKNS_3mca9InstrDescEE22fatalUncheckedExpectedEv>
  70:	add	x1, x1, #0x0
  74:	adrp	x0, 0 <_ZNK4llvm8ExpectedIRKNS_3mca9InstrDescEE22fatalUncheckedExpectedEv>
  78:	add	x0, x0, #0x0
  7c:	bl	0 <__assert_fail>
  80:	bl	0 <_ZN4llvm4dbgsEv>
  84:	adrp	x1, 0 <_ZNK4llvm8ExpectedIRKNS_3mca9InstrDescEE22fatalUncheckedExpectedEv>
  88:	add	x1, x1, #0x0
  8c:	bl	0 <_ZNK4llvm8ExpectedIRKNS_3mca9InstrDescEE22fatalUncheckedExpectedEv>
  90:	b	5c <_ZNK4llvm8ExpectedIRKNS_3mca9InstrDescEE22fatalUncheckedExpectedEv+0x5c>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	cmp	x1, #0x0
  14:	ccmp	x1, x2, #0x4, eq  // eq = none
  18:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  1c:	mov	x20, x0
  20:	mov	x21, x1
  24:	sub	x19, x2, x1
  28:	str	x19, [sp, #56]
  2c:	cmp	x19, #0xf
  30:	b.hi	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.pmore
  34:	ldr	x0, [x0]
  38:	cmp	x19, #0x1
  3c:	b.ne	9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [sp, #56]
  4c:	str	x0, [x20, #8]
  50:	ldr	x1, [x20]
  54:	strb	wzr, [x1, x0]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt19__throw_logic_errorPKc>
  74:	mov	x2, #0x0                   	// #0
  78:	add	x1, sp, #0x38
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  80:	str	x0, [x20]
  84:	ldr	x1, [sp, #56]
  88:	str	x1, [x20, #16]
  8c:	mov	x2, x19
  90:	mov	x1, x21
  94:	bl	0 <memcpy>
  98:	b	48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  9c:	cbz	x19, 48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  a0:	b	8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x8c>

Disassembly of section .text._ZN4llvm10make_errorINS_3mca16InstructionErrorINS_6MCInstEEEJRA54_KcRKS3_EEENS_5ErrorEDpOT0_:

0000000000000000 <_ZN4llvm10make_errorINS_3mca16InstructionErrorINS_6MCInstEEEJRA54_KcRKS3_EEENS_5ErrorEDpOT0_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x8
  18:	mov	x20, x0
  1c:	mov	x21, x1
  20:	add	x23, sp, #0x40
  24:	add	x22, sp, #0x50
  28:	str	x22, [sp, #64]
  2c:	bl	0 <strlen>
  30:	mov	w3, #0x0                   	// #0
  34:	add	x2, x20, x0
  38:	mov	x1, x20
  3c:	mov	x0, x23
  40:	bl	0 <_ZN4llvm10make_errorINS_3mca16InstructionErrorINS_6MCInstEEEJRA54_KcRKS3_EEENS_5ErrorEDpOT0_>
  44:	mov	x0, #0x30                  	// #48
  48:	bl	0 <_Znwm>
  4c:	mov	x1, x0
  50:	adrp	x2, 0 <_ZN4llvm10make_errorINS_3mca16InstructionErrorINS_6MCInstEEEJRA54_KcRKS3_EEENS_5ErrorEDpOT0_>
  54:	ldr	x2, [x2]
  58:	add	x2, x2, #0x10
  5c:	str	x2, [x1], #24
  60:	str	x1, [x0, #8]
  64:	ldr	x1, [sp, #64]
  68:	cmp	x1, x22
  6c:	b.eq	a8 <_ZN4llvm10make_errorINS_3mca16InstructionErrorINS_6MCInstEEEJRA54_KcRKS3_EEENS_5ErrorEDpOT0_+0xa8>  // b.none
  70:	str	x1, [x0, #8]
  74:	ldr	x1, [sp, #80]
  78:	str	x1, [x0, #24]
  7c:	ldr	x1, [sp, #72]
  80:	str	x1, [x0, #16]
  84:	str	x21, [x0, #40]
  88:	orr	x0, x0, #0x1
  8c:	str	x0, [x19]
  90:	mov	x0, x19
  94:	ldp	x19, x20, [sp, #16]
  98:	ldp	x21, x22, [sp, #32]
  9c:	ldr	x23, [sp, #48]
  a0:	ldp	x29, x30, [sp], #96
  a4:	ret
  a8:	ldp	x2, x3, [sp, #80]
  ac:	stp	x2, x3, [x0, #24]
  b0:	b	7c <_ZN4llvm10make_errorINS_3mca16InstructionErrorINS_6MCInstEEEJRA54_KcRKS3_EEENS_5ErrorEDpOT0_+0x7c>

Disassembly of section .text._ZN4llvm10make_errorINS_3mca16InstructionErrorINS_6MCInstEEEJRA65_KcRKS3_EEENS_5ErrorEDpOT0_:

0000000000000000 <_ZN4llvm10make_errorINS_3mca16InstructionErrorINS_6MCInstEEEJRA65_KcRKS3_EEENS_5ErrorEDpOT0_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x8
  18:	mov	x20, x0
  1c:	mov	x21, x1
  20:	add	x23, sp, #0x40
  24:	add	x22, sp, #0x50
  28:	str	x22, [sp, #64]
  2c:	bl	0 <strlen>
  30:	mov	w3, #0x0                   	// #0
  34:	add	x2, x20, x0
  38:	mov	x1, x20
  3c:	mov	x0, x23
  40:	bl	0 <_ZN4llvm10make_errorINS_3mca16InstructionErrorINS_6MCInstEEEJRA65_KcRKS3_EEENS_5ErrorEDpOT0_>
  44:	mov	x0, #0x30                  	// #48
  48:	bl	0 <_Znwm>
  4c:	mov	x1, x0
  50:	adrp	x2, 0 <_ZN4llvm10make_errorINS_3mca16InstructionErrorINS_6MCInstEEEJRA65_KcRKS3_EEENS_5ErrorEDpOT0_>
  54:	ldr	x2, [x2]
  58:	add	x2, x2, #0x10
  5c:	str	x2, [x1], #24
  60:	str	x1, [x0, #8]
  64:	ldr	x1, [sp, #64]
  68:	cmp	x1, x22
  6c:	b.eq	a8 <_ZN4llvm10make_errorINS_3mca16InstructionErrorINS_6MCInstEEEJRA65_KcRKS3_EEENS_5ErrorEDpOT0_+0xa8>  // b.none
  70:	str	x1, [x0, #8]
  74:	ldr	x1, [sp, #80]
  78:	str	x1, [x0, #24]
  7c:	ldr	x1, [sp, #72]
  80:	str	x1, [x0, #16]
  84:	str	x21, [x0, #40]
  88:	orr	x0, x0, #0x1
  8c:	str	x0, [x19]
  90:	mov	x0, x19
  94:	ldp	x19, x20, [sp, #16]
  98:	ldp	x21, x22, [sp, #32]
  9c:	ldr	x23, [sp, #48]
  a0:	ldp	x29, x30, [sp], #96
  a4:	ret
  a8:	ldp	x2, x3, [sp, #80]
  ac:	stp	x2, x3, [x0, #24]
  b0:	b	7c <_ZN4llvm10make_errorINS_3mca16InstructionErrorINS_6MCInstEEEJRA65_KcRKS3_EEENS_5ErrorEDpOT0_+0x7c>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	cmp	x1, #0x0
  14:	ccmp	x1, x2, #0x4, eq  // eq = none
  18:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x68>  // b.any
  1c:	mov	x20, x0
  20:	mov	x21, x1
  24:	sub	x19, x2, x1
  28:	str	x19, [sp, #56]
  2c:	cmp	x19, #0xf
  30:	b.hi	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x74>  // b.pmore
  34:	ldr	x0, [x0]
  38:	cmp	x19, #0x1
  3c:	b.ne	9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x9c>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [sp, #56]
  4c:	str	x0, [x20, #8]
  50:	ldr	x1, [x20]
  54:	strb	wzr, [x1, x0]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt19__throw_logic_errorPKc>
  74:	mov	x2, #0x0                   	// #0
  78:	add	x1, sp, #0x38
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  80:	str	x0, [x20]
  84:	ldr	x1, [sp, #56]
  88:	str	x1, [x20, #16]
  8c:	mov	x2, x19
  90:	mov	x1, x21
  94:	bl	0 <memcpy>
  98:	b	48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x48>
  9c:	cbz	x19, 48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x48>
  a0:	b	8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x8c>

Disassembly of section .text._ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev:

0000000000000000 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	add	x2, sp, #0x50
  14:	add	x1, sp, #0x60
  18:	str	x1, [sp, #80]
  1c:	str	xzr, [sp, #88]
  20:	strb	wzr, [sp, #96]
  24:	mov	w1, #0x1                   	// #1
  28:	str	w1, [sp, #64]
  2c:	str	xzr, [sp, #56]
  30:	str	xzr, [sp, #48]
  34:	str	xzr, [sp, #40]
  38:	adrp	x1, 0 <_ZTVN4llvm18raw_string_ostreamE>
  3c:	ldr	x1, [x1]
  40:	add	x1, x1, #0x10
  44:	str	x1, [sp, #32]
  48:	str	x2, [sp, #72]
  4c:	ldr	x1, [x0]
  50:	ldr	x2, [x1, #16]
  54:	add	x1, sp, #0x20
  58:	blr	x2
  5c:	ldr	x1, [sp, #56]
  60:	ldr	x0, [sp, #40]
  64:	cmp	x1, x0
  68:	b.eq	74 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0x74>  // b.none
  6c:	add	x0, sp, #0x20
  70:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  74:	ldr	x0, [sp, #72]
  78:	add	x1, x19, #0x10
  7c:	str	x1, [x19]
  80:	ldr	x1, [x0]
  84:	ldr	x2, [x0, #8]
  88:	mov	w3, #0x0                   	// #0
  8c:	add	x2, x1, x2
  90:	mov	x0, x19
  94:	bl	0 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>
  98:	add	x0, sp, #0x20
  9c:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  a0:	ldr	x0, [sp, #80]
  a4:	add	x1, sp, #0x60
  a8:	cmp	x0, x1
  ac:	b.eq	b4 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xb4>  // b.none
  b0:	bl	0 <_ZdlPv>
  b4:	mov	x0, x19
  b8:	ldr	x19, [sp, #16]
  bc:	ldp	x29, x30, [sp], #112
  c0:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	str	x1, [sp, #56]
  18:	mov	x20, x1
  1c:	mov	x0, #0xffffffff            	// #4294967295
  20:	cmp	x1, x0
  24:	b.hi	f4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0xf4>  // b.pmore
  28:	ldr	w2, [x19, #12]
  2c:	add	x2, x2, #0x2
  30:	orr	x2, x2, x2, lsr #1
  34:	orr	x2, x2, x2, lsr #2
  38:	orr	x2, x2, x2, lsr #4
  3c:	orr	x2, x2, x2, lsr #8
  40:	orr	x0, x2, x2, lsr #16
  44:	orr	x2, x0, x2, lsr #32
  48:	add	x2, x2, #0x1
  4c:	str	x2, [sp, #64]
  50:	cmp	x20, x2
  54:	add	x0, sp, #0x40
  58:	add	x1, sp, #0x38
  5c:	csel	x0, x0, x1, ls  // ls = plast
  60:	mov	x1, #0xffffffff            	// #4294967295
  64:	str	x1, [sp, #72]
  68:	ldr	x2, [x0]
  6c:	cmp	x2, x1
  70:	add	x1, sp, #0x48
  74:	csel	x0, x1, x0, hi  // hi = pmore
  78:	ldr	x21, [x0]
  7c:	lsl	x22, x21, #4
  80:	mov	x0, x22
  84:	bl	0 <malloc>
  88:	mov	x20, x0
  8c:	cbz	x0, 108 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0x108>
  90:	ldr	x6, [x19]
  94:	ldr	w1, [x19, #8]
  98:	add	x1, x6, x1, lsl #4
  9c:	cmp	x1, x6
  a0:	b.eq	c8 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0xc8>  // b.none
  a4:	mov	x2, x6
  a8:	mov	x3, x20
  ac:	ldp	x4, x5, [x2], #16
  b0:	stp	x4, x5, [x3], #16
  b4:	cmp	x1, x2
  b8:	b.ne	ac <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0xac>  // b.any
  bc:	sub	x1, x1, #0x10
  c0:	cmp	x1, x6
  c4:	b.ne	bc <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0xbc>  // b.any
  c8:	mov	x1, x19
  cc:	ldr	x0, [x1], #16
  d0:	cmp	x0, x1
  d4:	b.eq	dc <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0xdc>  // b.none
  d8:	bl	0 <free>
  dc:	str	x20, [x19]
  e0:	str	w21, [x19, #12]
  e4:	ldp	x19, x20, [sp, #16]
  e8:	ldp	x21, x22, [sp, #32]
  ec:	ldp	x29, x30, [sp], #80
  f0:	ret
  f4:	mov	w1, #0x1                   	// #1
  f8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm>
  fc:	add	x0, x0, #0x0
 100:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 104:	b	28 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0x28>
 108:	cbnz	x22, 11c <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0x11c>
 10c:	mov	x0, #0x1                   	// #1
 110:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm>
 114:	mov	x20, x0
 118:	b	90 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0x90>
 11c:	mov	w1, #0x1                   	// #1
 120:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm>
 124:	add	x0, x0, #0x0
 128:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 12c:	b	90 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0x90>

Disassembly of section .text._ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_:

0000000000000000 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cmp	x0, x1
  14:	b.eq	b8 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0xb8>  // b.none
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x22, x1
  20:	ldr	w20, [x1, #8]
  24:	mov	w21, w20
  28:	ldr	w2, [x0, #8]
  2c:	cmp	x2, w20, uxtw
  30:	b.cc	e8 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0xe8>  // b.lo, b.ul, b.last
  34:	cbz	x21, 88 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x88>
  38:	ldr	x0, [x1]
  3c:	lsl	x5, x21, #4
  40:	ldr	x2, [x19]
  44:	add	x4, x0, x5
  48:	mov	x1, x2
  4c:	ldr	x3, [x0]
  50:	str	x3, [x1]
  54:	ldr	w3, [x0, #8]
  58:	str	w3, [x1, #8]
  5c:	add	x0, x0, #0x10
  60:	add	x1, x1, #0x10
  64:	cmp	x0, x4
  68:	b.ne	4c <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x4c>  // b.any
  6c:	add	x0, x2, x5
  70:	ldr	w1, [x19, #8]
  74:	ldr	x2, [x19]
  78:	add	x1, x2, x1, lsl #4
  7c:	cmp	x1, x0
  80:	b.ne	98 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x98>  // b.any
  84:	b	a4 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0xa4>
  88:	ldr	x0, [x0]
  8c:	add	x1, x0, x2, lsl #4
  90:	cmp	x0, x1
  94:	b.eq	b0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0xb0>  // b.none
  98:	sub	x1, x1, #0x10
  9c:	cmp	x1, x0
  a0:	b.ne	98 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x98>  // b.any
  a4:	ldr	w0, [x19, #12]
  a8:	cmp	x21, x0
  ac:	b.hi	c8 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0xc8>  // b.pmore
  b0:	str	w20, [x19, #8]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	mov	x0, x19
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldp	x29, x30, [sp], #48
  c4:	ret
  c8:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x43                  	// #67
  d4:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>
  d8:	add	x1, x1, #0x0
  dc:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>
  e0:	add	x0, x0, #0x0
  e4:	bl	0 <__assert_fail>
  e8:	ldr	w0, [x0, #12]
  ec:	cmp	x21, x0
  f0:	b.ls	170 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x170>  // b.plast
  f4:	ldr	x0, [x19]
  f8:	add	x2, x0, x2, lsl #4
  fc:	cmp	x2, x0
 100:	b.eq	110 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x110>  // b.none
 104:	sub	x2, x2, #0x10
 108:	cmp	x2, x0
 10c:	b.ne	104 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x104>  // b.any
 110:	str	wzr, [x19, #8]
 114:	mov	x1, x21
 118:	mov	x0, x19
 11c:	bl	0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>
 120:	mov	x2, #0x0                   	// #0
 124:	ldr	x0, [x22]
 128:	lsl	x2, x2, #4
 12c:	add	x3, x0, x2
 130:	ldr	w4, [x22, #8]
 134:	add	x4, x0, x4, lsl #4
 138:	ldr	x0, [x19]
 13c:	add	x2, x0, x2
 140:	cmp	x3, x4
 144:	b.eq	158 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x158>  // b.none
 148:	ldp	x0, x1, [x3], #16
 14c:	stp	x0, x1, [x2], #16
 150:	cmp	x3, x4
 154:	b.ne	148 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x148>  // b.any
 158:	ldr	w0, [x19, #12]
 15c:	cmp	x21, x0
 160:	b.hi	1a4 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x1a4>  // b.pmore
 164:	str	w20, [x19, #8]
 168:	ldp	x21, x22, [sp, #32]
 16c:	b	b8 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0xb8>
 170:	cbz	x2, 1c4 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x1c4>
 174:	ldr	x0, [x1]
 178:	ldr	x1, [x19]
 17c:	add	x4, x0, x2, lsl #4
 180:	ldr	x3, [x0]
 184:	str	x3, [x1]
 188:	ldr	w3, [x0, #8]
 18c:	str	w3, [x1, #8]
 190:	add	x0, x0, #0x10
 194:	add	x1, x1, #0x10
 198:	cmp	x0, x4
 19c:	b.ne	180 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x180>  // b.any
 1a0:	b	124 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x124>
 1a4:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x43                  	// #67
 1b0:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>
 1b4:	add	x1, x1, #0x0
 1b8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>
 1bc:	add	x0, x0, #0x0
 1c0:	bl	0 <__assert_fail>
 1c4:	ldr	x3, [x1]
 1c8:	add	x4, x3, x21, lsl #4
 1cc:	ldr	x2, [x19]
 1d0:	cmp	x4, x3
 1d4:	b.ne	148 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x148>  // b.any
 1d8:	b	164 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x164>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x21, x0
  18:	str	x1, [sp, #88]
  1c:	mov	x19, x1
  20:	mov	x0, #0xffffffff            	// #4294967295
  24:	cmp	x1, x0
  28:	b.hi	c4 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0xc4>  // b.pmore
  2c:	ldr	w0, [x21, #12]
  30:	add	x0, x0, #0x2
  34:	orr	x0, x0, x0, lsr #1
  38:	orr	x0, x0, x0, lsr #2
  3c:	orr	x0, x0, x0, lsr #4
  40:	orr	x0, x0, x0, lsr #8
  44:	orr	x1, x0, x0, lsr #16
  48:	orr	x0, x1, x0, lsr #32
  4c:	add	x0, x0, #0x1
  50:	str	x0, [sp, #96]
  54:	cmp	x19, x0
  58:	add	x0, sp, #0x60
  5c:	add	x1, sp, #0x58
  60:	csel	x0, x0, x1, ls  // ls = plast
  64:	mov	x1, #0xffffffff            	// #4294967295
  68:	str	x1, [sp, #104]
  6c:	ldr	x2, [x0]
  70:	cmp	x2, x1
  74:	add	x1, sp, #0x68
  78:	csel	x0, x1, x0, hi  // hi = pmore
  7c:	ldr	x23, [x0]
  80:	str	x23, [sp, #96]
  84:	add	x19, x23, x23, lsl #4
  88:	lsl	x19, x19, #3
  8c:	mov	x0, x19
  90:	bl	0 <malloc>
  94:	mov	x22, x0
  98:	cbz	x0, d8 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0xd8>
  9c:	ldr	x20, [x21]
  a0:	ldr	w24, [x21, #8]
  a4:	add	x24, x24, x24, lsl #4
  a8:	add	x24, x20, x24, lsl #3
  ac:	cmp	x24, x20
  b0:	b.eq	200 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x200>  // b.none
  b4:	str	x25, [sp, #64]
  b8:	mov	x19, x22
  bc:	mov	w25, #0x4                   	// #4
  c0:	b	11c <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x11c>
  c4:	mov	w1, #0x1                   	// #1
  c8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  d4:	b	2c <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x2c>
  d8:	cbnz	x19, ec <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0xec>
  dc:	mov	x0, #0x1                   	// #1
  e0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm>
  e4:	mov	x22, x0
  e8:	b	9c <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x9c>
  ec:	mov	w1, #0x1                   	// #1
  f0:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  fc:	b	9c <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x9c>
 100:	add	x1, x20, #0x38
 104:	add	x0, x19, #0x38
 108:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm>
 10c:	add	x19, x19, #0x88
 110:	add	x20, x20, #0x88
 114:	cmp	x24, x20
 118:	b.eq	198 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x198>  // b.none
 11c:	ldr	x0, [x20]
 120:	str	x0, [x19]
 124:	ldr	w0, [x20, #8]
 128:	str	w0, [x19, #8]
 12c:	ldrh	w0, [x20, #12]
 130:	strh	w0, [x19, #12]
 134:	ldr	w0, [x20, #16]
 138:	str	w0, [x19, #16]
 13c:	ldrb	w0, [x20, #20]
 140:	strb	w0, [x19, #20]
 144:	ldrb	w0, [x20, #21]
 148:	strb	w0, [x19, #21]
 14c:	ldrb	w0, [x20, #22]
 150:	strb	w0, [x19, #22]
 154:	ldr	x0, [x20, #24]
 158:	str	x0, [x19, #24]
 15c:	ldr	x0, [x20, #32]
 160:	str	x0, [x19, #32]
 164:	ldr	w0, [x20, #40]
 168:	str	w0, [x19, #40]
 16c:	ldur	x0, [x20, #44]
 170:	stur	x0, [x19, #44]
 174:	ldr	w0, [x20, #52]
 178:	str	w0, [x19, #52]
 17c:	add	x0, x19, #0x48
 180:	str	x0, [x19, #56]
 184:	str	wzr, [x19, #64]
 188:	str	w25, [x19, #68]
 18c:	ldr	w0, [x20, #64]
 190:	cbz	w0, 10c <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x10c>
 194:	b	100 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x100>
 198:	ldr	x20, [x21]
 19c:	ldr	w19, [x21, #8]
 1a0:	add	x19, x19, x19, lsl #4
 1a4:	add	x19, x20, x19, lsl #3
 1a8:	cmp	x19, x20
 1ac:	b.ne	1c4 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x1c4>  // b.any
 1b0:	ldr	x25, [sp, #64]
 1b4:	b	200 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x200>
 1b8:	bl	0 <free>
 1bc:	cmp	x19, x20
 1c0:	b.eq	1fc <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x1fc>  // b.none
 1c4:	sub	x19, x19, #0x88
 1c8:	ldr	x0, [x19, #56]
 1cc:	ldr	w1, [x19, #64]
 1d0:	add	x1, x0, x1, lsl #4
 1d4:	cmp	x0, x1
 1d8:	b.eq	1e8 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x1e8>  // b.none
 1dc:	sub	x1, x1, #0x10
 1e0:	cmp	x0, x1
 1e4:	b.ne	1dc <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x1dc>  // b.any
 1e8:	ldr	x0, [x19, #56]
 1ec:	add	x1, x19, #0x48
 1f0:	cmp	x0, x1
 1f4:	b.ne	1b8 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x1b8>  // b.any
 1f8:	b	1bc <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x1bc>
 1fc:	ldr	x25, [sp, #64]
 200:	mov	x1, x21
 204:	ldr	x0, [x1], #16
 208:	cmp	x0, x1
 20c:	b.eq	214 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x214>  // b.none
 210:	bl	0 <free>
 214:	str	x22, [x21]
 218:	str	w23, [x21, #12]
 21c:	ldp	x19, x20, [sp, #16]
 220:	ldp	x21, x22, [sp, #32]
 224:	ldp	x23, x24, [sp, #48]
 228:	ldp	x29, x30, [sp], #112
 22c:	ret

Instruction.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>:
   0:	str	w1, [x0, #44]
   4:	strh	w2, [x0, #48]
   8:	str	w3, [x0, #52]
   c:	str	w3, [x0, #40]
  10:	str	xzr, [x0, #24]
  14:	ret

0000000000000018 <_ZN4llvm3mca9ReadState15writeStartEventEjtj>:
  18:	stp	x29, x30, [sp, #-16]!
  1c:	mov	x29, sp
  20:	ldr	w4, [x0, #16]
  24:	cbz	w4, 7c <_ZN4llvm3mca9ReadState15writeStartEventEjtj+0x64>
  28:	and	w2, w2, #0xffff
  2c:	ldr	w5, [x0, #20]
  30:	cmn	w5, #0x200
  34:	b.ne	9c <_ZN4llvm3mca9ReadState15writeStartEventEjtj+0x84>  // b.any
  38:	sub	w4, w4, #0x1
  3c:	str	w4, [x0, #16]
  40:	ldr	w5, [x0, #24]
  44:	cmp	w5, w3
  48:	b.cs	5c <_ZN4llvm3mca9ReadState15writeStartEventEjtj+0x44>  // b.hs, b.nlast
  4c:	str	w1, [x0, #28]
  50:	strh	w2, [x0, #32]
  54:	str	w3, [x0, #36]
  58:	str	w3, [x0, #24]
  5c:	cbnz	w4, 74 <_ZN4llvm3mca9ReadState15writeStartEventEjtj+0x5c>
  60:	ldr	w1, [x0, #24]
  64:	str	w1, [x0, #20]
  68:	cmp	w1, #0x0
  6c:	cset	w1, eq  // eq = none
  70:	strb	w1, [x0, #40]
  74:	ldp	x29, x30, [sp], #16
  78:	ret
  7c:	adrp	x3, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
  80:	add	x3, x3, #0x0
  84:	mov	w2, #0x1f                  	// #31
  88:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
  8c:	add	x1, x1, #0x0
  90:	adrp	x0, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
  94:	add	x0, x0, #0x0
  98:	bl	0 <__assert_fail>
  9c:	adrp	x3, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
  a0:	add	x3, x3, #0x0
  a4:	mov	w2, #0x20                  	// #32
  a8:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
  ac:	add	x1, x1, #0x0
  b0:	adrp	x0, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
  b4:	add	x0, x0, #0x0
  b8:	bl	0 <__assert_fail>

00000000000000bc <_ZN4llvm3mca10WriteState19onInstructionIssuedEj>:
  bc:	stp	x29, x30, [sp, #-48]!
  c0:	mov	x29, sp
  c4:	stp	x19, x20, [sp, #16]
  c8:	stp	x21, x22, [sp, #32]
  cc:	mov	x20, x0
  d0:	ldr	w0, [x0, #8]
  d4:	cmn	w0, #0x200
  d8:	b.ne	150 <_ZN4llvm3mca10WriteState19onInstructionIssuedEj+0x94>  // b.any
  dc:	mov	w22, w1
  e0:	ldr	x0, [x20]
  e4:	ldr	w0, [x0, #4]
  e8:	str	w0, [x20, #8]
  ec:	ldr	x19, [x20, #56]
  f0:	ldr	w21, [x20, #64]
  f4:	add	x21, x19, x21, lsl #4
  f8:	cmp	x21, x19
  fc:	b.eq	128 <_ZN4llvm3mca10WriteState19onInstructionIssuedEj+0x6c>  // b.none
 100:	ldr	w3, [x20, #8]
 104:	ldr	w0, [x19, #8]
 108:	subs	w3, w3, w0
 10c:	csel	w3, w3, wzr, pl  // pl = nfrst
 110:	ldrh	w2, [x20, #12]
 114:	mov	w1, w22
 118:	ldr	x0, [x19], #16
 11c:	bl	18 <_ZN4llvm3mca9ReadState15writeStartEventEjtj>
 120:	cmp	x21, x19
 124:	b.ne	100 <_ZN4llvm3mca10WriteState19onInstructionIssuedEj+0x44>  // b.any
 128:	ldr	x0, [x20, #32]
 12c:	cbz	x0, 140 <_ZN4llvm3mca10WriteState19onInstructionIssuedEj+0x84>
 130:	ldr	w3, [x20, #8]
 134:	ldrh	w2, [x20, #12]
 138:	mov	w1, w22
 13c:	bl	0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 140:	ldp	x19, x20, [sp, #16]
 144:	ldp	x21, x22, [sp, #32]
 148:	ldp	x29, x30, [sp], #48
 14c:	ret
 150:	adrp	x3, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 154:	add	x3, x3, #0x0
 158:	mov	w2, #0x36                  	// #54
 15c:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 160:	add	x1, x1, #0x0
 164:	adrp	x0, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 168:	add	x0, x0, #0x0
 16c:	bl	0 <__assert_fail>

0000000000000170 <_ZN4llvm3mca10WriteState7addUserEjPNS0_9ReadStateEi>:
 170:	stp	x29, x30, [sp, #-80]!
 174:	mov	x29, sp
 178:	stp	x19, x20, [sp, #16]
 17c:	stp	x21, x22, [sp, #32]
 180:	mov	x19, x0
 184:	mov	x21, x2
 188:	mov	w20, w3
 18c:	ldr	w0, [x0, #8]
 190:	cmn	w0, #0x200
 194:	b.eq	1bc <_ZN4llvm3mca10WriteState7addUserEjPNS0_9ReadStateEi+0x4c>  // b.none
 198:	subs	w3, w0, w3
 19c:	csel	w3, w3, wzr, pl  // pl = nfrst
 1a0:	ldrh	w2, [x19, #12]
 1a4:	mov	x0, x21
 1a8:	bl	18 <_ZN4llvm3mca9ReadState15writeStartEventEjtj>
 1ac:	ldp	x19, x20, [sp, #16]
 1b0:	ldp	x21, x22, [sp, #32]
 1b4:	ldp	x29, x30, [sp], #80
 1b8:	ret
 1bc:	ldr	w0, [x19, #68]
 1c0:	ldr	w1, [x19, #64]
 1c4:	cmp	w1, w0
 1c8:	b.cs	22c <_ZN4llvm3mca10WriteState7addUserEjPNS0_9ReadStateEi+0xbc>  // b.hs, b.nlast
 1cc:	ldr	w0, [x19, #64]
 1d0:	lsl	x0, x0, #4
 1d4:	ldr	x1, [x19, #56]
 1d8:	add	x2, x1, x0
 1dc:	str	x21, [x1, x0]
 1e0:	str	w20, [x2, #8]
 1e4:	ldr	w0, [x19, #64]
 1e8:	mov	w1, w0
 1ec:	add	x1, x1, #0x1
 1f0:	ldr	w2, [x19, #68]
 1f4:	cmp	x1, x2
 1f8:	b.hi	30c <_ZN4llvm3mca10WriteState7addUserEjPNS0_9ReadStateEi+0x19c>  // b.pmore
 1fc:	add	w0, w0, #0x1
 200:	str	w0, [x19, #64]
 204:	cbnz	w0, 1ac <_ZN4llvm3mca10WriteState7addUserEjPNS0_9ReadStateEi+0x3c>
 208:	stp	x23, x24, [sp, #48]
 20c:	adrp	x3, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 210:	add	x3, x3, #0x0
 214:	mov	w2, #0xa7                  	// #167
 218:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 21c:	add	x1, x1, #0x0
 220:	adrp	x0, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 224:	add	x0, x0, #0x0
 228:	bl	0 <__assert_fail>
 22c:	stp	x23, x24, [sp, #48]
 230:	mov	w0, w0
 234:	add	x0, x0, #0x2
 238:	orr	x0, x0, x0, lsr #1
 23c:	orr	x0, x0, x0, lsr #2
 240:	orr	x0, x0, x0, lsr #4
 244:	orr	x0, x0, x0, lsr #8
 248:	orr	x1, x0, x0, lsr #16
 24c:	orr	x0, x1, x0, lsr #32
 250:	add	x0, x0, #0x1
 254:	str	x0, [sp, #64]
 258:	mov	x1, #0xffffffff            	// #4294967295
 25c:	str	x1, [sp, #72]
 260:	cmp	x0, x1
 264:	add	x0, sp, #0x40
 268:	add	x1, sp, #0x48
 26c:	csel	x0, x0, x1, ls  // ls = plast
 270:	ldr	x23, [x0]
 274:	lsl	x24, x23, #4
 278:	mov	x0, x24
 27c:	bl	0 <malloc>
 280:	mov	x22, x0
 284:	cbz	x0, 2e4 <_ZN4llvm3mca10WriteState7addUserEjPNS0_9ReadStateEi+0x174>
 288:	ldr	x0, [x19, #56]
 28c:	ldr	w1, [x19, #64]
 290:	add	x1, x0, x1, lsl #4
 294:	cmp	x0, x1
 298:	b.eq	2c0 <_ZN4llvm3mca10WriteState7addUserEjPNS0_9ReadStateEi+0x150>  // b.none
 29c:	mov	x2, x0
 2a0:	mov	x3, x22
 2a4:	ldp	x4, x5, [x2], #16
 2a8:	stp	x4, x5, [x3], #16
 2ac:	cmp	x1, x2
 2b0:	b.ne	2a4 <_ZN4llvm3mca10WriteState7addUserEjPNS0_9ReadStateEi+0x134>  // b.any
 2b4:	sub	x1, x1, #0x10
 2b8:	cmp	x0, x1
 2bc:	b.ne	2b4 <_ZN4llvm3mca10WriteState7addUserEjPNS0_9ReadStateEi+0x144>  // b.any
 2c0:	ldr	x0, [x19, #56]
 2c4:	add	x1, x19, #0x48
 2c8:	cmp	x0, x1
 2cc:	b.eq	2d4 <_ZN4llvm3mca10WriteState7addUserEjPNS0_9ReadStateEi+0x164>  // b.none
 2d0:	bl	0 <free>
 2d4:	str	x22, [x19, #56]
 2d8:	str	w23, [x19, #68]
 2dc:	ldp	x23, x24, [sp, #48]
 2e0:	b	1cc <_ZN4llvm3mca10WriteState7addUserEjPNS0_9ReadStateEi+0x5c>
 2e4:	cbnz	x24, 2f8 <_ZN4llvm3mca10WriteState7addUserEjPNS0_9ReadStateEi+0x188>
 2e8:	mov	x0, #0x1                   	// #1
 2ec:	bl	0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 2f0:	mov	x22, x0
 2f4:	b	288 <_ZN4llvm3mca10WriteState7addUserEjPNS0_9ReadStateEi+0x118>
 2f8:	mov	w1, #0x1                   	// #1
 2fc:	adrp	x0, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 300:	add	x0, x0, #0x0
 304:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 308:	b	288 <_ZN4llvm3mca10WriteState7addUserEjPNS0_9ReadStateEi+0x118>
 30c:	stp	x23, x24, [sp, #48]
 310:	adrp	x3, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 314:	add	x3, x3, #0x0
 318:	mov	w2, #0x43                  	// #67
 31c:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 320:	add	x1, x1, #0x0
 324:	adrp	x0, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 328:	add	x0, x0, #0x0
 32c:	bl	0 <__assert_fail>

0000000000000330 <_ZN4llvm3mca10WriteState7addUserEjPS1_>:
 330:	stp	x29, x30, [sp, #-16]!
 334:	mov	x29, sp
 338:	mov	x4, x0
 33c:	mov	x0, x2
 340:	ldr	w3, [x4, #8]
 344:	cmn	w3, #0x200
 348:	b.eq	364 <_ZN4llvm3mca10WriteState7addUserEjPS1_+0x34>  // b.none
 34c:	cmp	w3, #0x0
 350:	csel	w3, w3, wzr, ge  // ge = tcont
 354:	ldrh	w2, [x4, #12]
 358:	bl	0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 35c:	ldp	x29, x30, [sp], #16
 360:	ret
 364:	ldr	x1, [x4, #32]
 368:	cbnz	x1, 378 <_ZN4llvm3mca10WriteState7addUserEjPS1_+0x48>
 36c:	str	x2, [x4, #32]
 370:	str	x4, [x2, #24]
 374:	b	35c <_ZN4llvm3mca10WriteState7addUserEjPS1_+0x2c>
 378:	adrp	x3, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 37c:	add	x3, x3, #0x0
 380:	mov	w2, #0x5a                  	// #90
 384:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 388:	add	x1, x1, #0x0
 38c:	adrp	x0, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 390:	add	x0, x0, #0x0
 394:	bl	0 <__assert_fail>

0000000000000398 <_ZN4llvm3mca10WriteState10cycleEventEv>:
 398:	ldr	w1, [x0, #8]
 39c:	cmn	w1, #0x200
 3a0:	b.eq	3ac <_ZN4llvm3mca10WriteState10cycleEventEv+0x14>  // b.none
 3a4:	sub	w1, w1, #0x1
 3a8:	str	w1, [x0, #8]
 3ac:	ldr	w1, [x0, #40]
 3b0:	cbz	w1, 3bc <_ZN4llvm3mca10WriteState10cycleEventEv+0x24>
 3b4:	sub	w1, w1, #0x1
 3b8:	str	w1, [x0, #40]
 3bc:	ret

00000000000003c0 <_ZN4llvm3mca9ReadState10cycleEventEv>:
 3c0:	ldr	w1, [x0, #16]
 3c4:	cbz	w1, 3d0 <_ZN4llvm3mca9ReadState10cycleEventEv+0x10>
 3c8:	ldr	w1, [x0, #24]
 3cc:	cbnz	w1, 3e4 <_ZN4llvm3mca9ReadState10cycleEventEv+0x24>
 3d0:	ldr	w1, [x0, #20]
 3d4:	add	w2, w1, #0x200
 3d8:	tst	w2, #0xfffffdff
 3dc:	b.ne	3f0 <_ZN4llvm3mca9ReadState10cycleEventEv+0x30>  // b.any
 3e0:	ret
 3e4:	sub	w1, w1, #0x1
 3e8:	str	w1, [x0, #24]
 3ec:	b	3e0 <_ZN4llvm3mca9ReadState10cycleEventEv+0x20>
 3f0:	subs	w1, w1, #0x1
 3f4:	str	w1, [x0, #20]
 3f8:	cset	w1, eq  // eq = none
 3fc:	strb	w1, [x0, #40]
 400:	b	3e0 <_ZN4llvm3mca9ReadState10cycleEventEv+0x20>

0000000000000404 <_ZNK4llvm3mca10WriteState4dumpEv>:
 404:	stp	x29, x30, [sp, #-32]!
 408:	mov	x29, sp
 40c:	str	x19, [sp, #16]
 410:	mov	x19, x0
 414:	bl	0 <_ZN4llvm4dbgsEv>
 418:	ldr	x2, [x0, #24]
 41c:	ldr	x1, [x0, #16]
 420:	sub	x1, x1, x2
 424:	cmp	x1, #0x7
 428:	b.ls	450 <_ZNK4llvm3mca10WriteState4dumpEv+0x4c>  // b.plast
 42c:	mov	x1, #0x207b                	// #8315
 430:	movk	x1, #0x704f, lsl #16
 434:	movk	x1, #0x6449, lsl #32
 438:	movk	x1, #0x3d78, lsl #48
 43c:	str	x1, [x2]
 440:	ldr	x1, [x0, #24]
 444:	add	x1, x1, #0x8
 448:	str	x1, [x0, #24]
 44c:	b	460 <_ZNK4llvm3mca10WriteState4dumpEv+0x5c>
 450:	mov	x2, #0x8                   	// #8
 454:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 458:	add	x1, x1, #0x0
 45c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 460:	ldr	x1, [x19]
 464:	ldrsw	x1, [x1]
 468:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
 46c:	ldr	x2, [x0, #24]
 470:	ldr	x1, [x0, #16]
 474:	sub	x1, x1, x2
 478:	cmp	x1, #0x5
 47c:	b.ls	4a8 <_ZNK4llvm3mca10WriteState4dumpEv+0xa4>  // b.plast
 480:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 484:	add	x1, x1, #0x0
 488:	ldr	w3, [x1]
 48c:	str	w3, [x2]
 490:	ldrh	w1, [x1, #4]
 494:	strh	w1, [x2, #4]
 498:	ldr	x1, [x0, #24]
 49c:	add	x1, x1, #0x6
 4a0:	str	x1, [x0, #24]
 4a4:	b	4b8 <_ZNK4llvm3mca10WriteState4dumpEv+0xb4>
 4a8:	mov	x2, #0x6                   	// #6
 4ac:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 4b0:	add	x1, x1, #0x0
 4b4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 4b8:	ldr	x1, [x19]
 4bc:	ldr	w1, [x1, #4]
 4c0:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
 4c4:	ldr	x2, [x0, #24]
 4c8:	ldr	x1, [x0, #16]
 4cc:	sub	x1, x1, x2
 4d0:	cmp	x1, #0x7
 4d4:	b.ls	4fc <_ZNK4llvm3mca10WriteState4dumpEv+0xf8>  // b.plast
 4d8:	mov	x1, #0x202c                	// #8236
 4dc:	movk	x1, #0x6552, lsl #16
 4e0:	movk	x1, #0x4967, lsl #32
 4e4:	movk	x1, #0x2044, lsl #48
 4e8:	str	x1, [x2]
 4ec:	ldr	x1, [x0, #24]
 4f0:	add	x1, x1, #0x8
 4f4:	str	x1, [x0, #24]
 4f8:	b	50c <_ZNK4llvm3mca10WriteState4dumpEv+0x108>
 4fc:	mov	x2, #0x8                   	// #8
 500:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 504:	add	x1, x1, #0x0
 508:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 50c:	ldrh	w1, [x19, #12]
 510:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
 514:	ldr	x2, [x0, #24]
 518:	ldr	x1, [x0, #16]
 51c:	sub	x1, x1, x2
 520:	cmp	x1, #0xd
 524:	b.ls	550 <_ZNK4llvm3mca10WriteState4dumpEv+0x14c>  // b.plast
 528:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 52c:	add	x1, x1, #0x0
 530:	ldr	x3, [x1]
 534:	str	x3, [x2]
 538:	ldur	x1, [x1, #6]
 53c:	stur	x1, [x2, #6]
 540:	ldr	x1, [x0, #24]
 544:	add	x1, x1, #0xe
 548:	str	x1, [x0, #24]
 54c:	b	560 <_ZNK4llvm3mca10WriteState4dumpEv+0x15c>
 550:	mov	x2, #0xe                   	// #14
 554:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 558:	add	x1, x1, #0x0
 55c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 560:	ldrsw	x1, [x19, #8]
 564:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
 568:	ldr	x2, [x0, #24]
 56c:	ldr	x1, [x0, #16]
 570:	sub	x1, x1, x2
 574:	cmp	x1, #0x1
 578:	b.ls	594 <_ZNK4llvm3mca10WriteState4dumpEv+0x190>  // b.plast
 57c:	mov	w1, #0x7d20                	// #32032
 580:	strh	w1, [x2]
 584:	ldr	x1, [x0, #24]
 588:	add	x1, x1, #0x2
 58c:	str	x1, [x0, #24]
 590:	b	5a4 <_ZNK4llvm3mca10WriteState4dumpEv+0x1a0>
 594:	mov	x2, #0x2                   	// #2
 598:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 59c:	add	x1, x1, #0x0
 5a0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 5a4:	ldr	x19, [sp, #16]
 5a8:	ldp	x29, x30, [sp], #32
 5ac:	ret

00000000000005b0 <_ZNK4llvm3mca8WriteRef4dumpEv>:
 5b0:	stp	x29, x30, [sp, #-32]!
 5b4:	mov	x29, sp
 5b8:	str	x19, [sp, #16]
 5bc:	mov	x19, x0
 5c0:	bl	0 <_ZN4llvm4dbgsEv>
 5c4:	ldr	x2, [x0, #24]
 5c8:	ldr	x1, [x0, #16]
 5cc:	sub	x1, x1, x2
 5d0:	cmp	x1, #0x3
 5d4:	b.ls	5f4 <_ZNK4llvm3mca8WriteRef4dumpEv+0x44>  // b.plast
 5d8:	mov	w1, #0x4949                	// #18761
 5dc:	movk	w1, #0x3d44, lsl #16
 5e0:	str	w1, [x2]
 5e4:	ldr	x1, [x0, #24]
 5e8:	add	x1, x1, #0x4
 5ec:	str	x1, [x0, #24]
 5f0:	b	604 <_ZNK4llvm3mca8WriteRef4dumpEv+0x54>
 5f4:	mov	x2, #0x4                   	// #4
 5f8:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 5fc:	add	x1, x1, #0x0
 600:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 604:	ldr	w1, [x19]
 608:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
 60c:	ldr	x1, [x0, #24]
 610:	ldr	x2, [x0, #16]
 614:	cmp	x1, x2
 618:	b.cs	650 <_ZNK4llvm3mca8WriteRef4dumpEv+0xa0>  // b.hs, b.nlast
 61c:	add	x2, x1, #0x1
 620:	str	x2, [x0, #24]
 624:	mov	w0, #0x20                  	// #32
 628:	strb	w0, [x1]
 62c:	ldr	x0, [x19, #8]
 630:	cbz	x0, 65c <_ZNK4llvm3mca8WriteRef4dumpEv+0xac>
 634:	ldr	w1, [x19]
 638:	cmn	w1, #0x1
 63c:	b.eq	65c <_ZNK4llvm3mca8WriteRef4dumpEv+0xac>  // b.none
 640:	bl	404 <_ZNK4llvm3mca10WriteState4dumpEv>
 644:	ldr	x19, [sp, #16]
 648:	ldp	x29, x30, [sp], #32
 64c:	ret
 650:	mov	w1, #0x20                  	// #32
 654:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
 658:	b	62c <_ZNK4llvm3mca8WriteRef4dumpEv+0x7c>
 65c:	bl	0 <_ZN4llvm4dbgsEv>
 660:	ldr	x2, [x0, #24]
 664:	ldr	x1, [x0, #16]
 668:	sub	x1, x1, x2
 66c:	cmp	x1, #0x5
 670:	b.ls	69c <_ZNK4llvm3mca8WriteRef4dumpEv+0xec>  // b.plast
 674:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 678:	add	x1, x1, #0x0
 67c:	ldr	w3, [x1]
 680:	str	w3, [x2]
 684:	ldrh	w1, [x1, #4]
 688:	strh	w1, [x2, #4]
 68c:	ldr	x1, [x0, #24]
 690:	add	x1, x1, #0x6
 694:	str	x1, [x0, #24]
 698:	b	644 <_ZNK4llvm3mca8WriteRef4dumpEv+0x94>
 69c:	mov	x2, #0x6                   	// #6
 6a0:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 6a4:	add	x1, x1, #0x0
 6a8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 6ac:	b	644 <_ZNK4llvm3mca8WriteRef4dumpEv+0x94>

00000000000006b0 <_ZN4llvm3mca11Instruction21computeCriticalRegDepEv>:
 6b0:	ldr	w1, [x0, #816]
 6b4:	cbnz	w1, 6f0 <_ZN4llvm3mca11Instruction21computeCriticalRegDepEv+0x40>
 6b8:	ldr	x1, [x0, #16]
 6bc:	ldr	w3, [x0, #24]
 6c0:	add	x3, x3, x3, lsl #4
 6c4:	add	x3, x1, x3, lsl #3
 6c8:	cmp	x1, x3
 6cc:	b.ne	704 <_ZN4llvm3mca11Instruction21computeCriticalRegDepEv+0x54>  // b.any
 6d0:	ldr	x1, [x0, #576]
 6d4:	ldr	w3, [x0, #584]
 6d8:	add	x3, x3, x3, lsl #1
 6dc:	add	x3, x1, x3, lsl #4
 6e0:	cmp	x3, x1
 6e4:	b.ne	72c <_ZN4llvm3mca11Instruction21computeCriticalRegDepEv+0x7c>  // b.any
 6e8:	add	x0, x0, #0x328
 6ec:	ret
 6f0:	add	x0, x0, #0x328
 6f4:	b	6ec <_ZN4llvm3mca11Instruction21computeCriticalRegDepEv+0x3c>
 6f8:	add	x1, x1, #0x88
 6fc:	cmp	x3, x1
 700:	b.eq	6d0 <_ZN4llvm3mca11Instruction21computeCriticalRegDepEv+0x20>  // b.none
 704:	ldr	w2, [x1, #52]
 708:	cbz	w2, 6f8 <_ZN4llvm3mca11Instruction21computeCriticalRegDepEv+0x48>
 70c:	ldur	x2, [x1, #44]
 710:	str	x2, [x0, #808]
 714:	ldr	w2, [x1, #52]
 718:	str	w2, [x0, #816]
 71c:	b	6f8 <_ZN4llvm3mca11Instruction21computeCriticalRegDepEv+0x48>
 720:	add	x1, x1, #0x30
 724:	cmp	x1, x3
 728:	b.eq	6e8 <_ZN4llvm3mca11Instruction21computeCriticalRegDepEv+0x38>  // b.none
 72c:	ldr	w2, [x1, #36]
 730:	cbz	w2, 720 <_ZN4llvm3mca11Instruction21computeCriticalRegDepEv+0x70>
 734:	ldur	x2, [x1, #28]
 738:	str	x2, [x0, #808]
 73c:	ldr	w2, [x1, #36]
 740:	str	w2, [x0, #816]
 744:	b	720 <_ZN4llvm3mca11Instruction21computeCriticalRegDepEv+0x70>

0000000000000748 <_ZN4llvm3mca11Instruction7executeEj>:
 748:	stp	x29, x30, [sp, #-48]!
 74c:	mov	x29, sp
 750:	stp	x19, x20, [sp, #16]
 754:	stp	x21, x22, [sp, #32]
 758:	mov	x22, x0
 75c:	ldr	w0, [x0, #784]
 760:	cmp	w0, #0x3
 764:	b.ne	7d0 <_ZN4llvm3mca11Instruction7executeEj+0x88>  // b.any
 768:	mov	w21, w1
 76c:	mov	w0, #0x4                   	// #4
 770:	str	w0, [x22, #784]
 774:	ldr	x0, [x22]
 778:	ldr	w0, [x0, #312]
 77c:	str	w0, [x22, #788]
 780:	ldr	x19, [x22, #16]
 784:	ldr	w20, [x22, #24]
 788:	add	x20, x20, x20, lsl #4
 78c:	add	x20, x19, x20, lsl #3
 790:	cmp	x20, x19
 794:	b.eq	7b0 <_ZN4llvm3mca11Instruction7executeEj+0x68>  // b.none
 798:	mov	w1, w21
 79c:	mov	x0, x19
 7a0:	bl	bc <_ZN4llvm3mca10WriteState19onInstructionIssuedEj>
 7a4:	add	x19, x19, #0x88
 7a8:	cmp	x20, x19
 7ac:	b.ne	798 <_ZN4llvm3mca11Instruction7executeEj+0x50>  // b.any
 7b0:	ldr	w0, [x22, #788]
 7b4:	cbnz	w0, 7c0 <_ZN4llvm3mca11Instruction7executeEj+0x78>
 7b8:	mov	w0, #0x5                   	// #5
 7bc:	str	w0, [x22, #784]
 7c0:	ldp	x19, x20, [sp, #16]
 7c4:	ldp	x21, x22, [sp, #32]
 7c8:	ldp	x29, x30, [sp], #48
 7cc:	ret
 7d0:	adrp	x3, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 7d4:	add	x3, x3, #0x0
 7d8:	mov	w2, #0xa9                  	// #169
 7dc:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 7e0:	add	x1, x1, #0x0
 7e4:	adrp	x0, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 7e8:	add	x0, x0, #0x0
 7ec:	bl	0 <__assert_fail>

00000000000007f0 <_ZN4llvm3mca11Instruction13forceExecutedEv>:
 7f0:	ldr	w1, [x0, #784]
 7f4:	cmp	w1, #0x3
 7f8:	b.ne	80c <_ZN4llvm3mca11Instruction13forceExecutedEv+0x1c>  // b.any
 7fc:	str	wzr, [x0, #788]
 800:	mov	w1, #0x5                   	// #5
 804:	str	w1, [x0, #784]
 808:	ret
 80c:	stp	x29, x30, [sp, #-16]!
 810:	mov	x29, sp
 814:	adrp	x3, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 818:	add	x3, x3, #0x0
 81c:	mov	w2, #0xb8                  	// #184
 820:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 824:	add	x1, x1, #0x0
 828:	adrp	x0, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 82c:	add	x0, x0, #0x0
 830:	bl	0 <__assert_fail>

0000000000000834 <_ZN4llvm3mca11Instruction13updatePendingEv>:
 834:	mov	x4, x0
 838:	ldr	w0, [x0, #784]
 83c:	cmp	w0, #0x2
 840:	b.ne	8d0 <_ZN4llvm3mca11Instruction13updatePendingEv+0x9c>  // b.any
 844:	ldr	x2, [x4, #576]
 848:	ldr	w1, [x4, #584]
 84c:	add	x1, x1, x1, lsl #1
 850:	lsl	x1, x1, #4
 854:	add	x5, x2, x1
 858:	asr	x1, x1, #4
 85c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 860:	movk	x0, #0xaaab
 864:	mul	x1, x1, x0
 868:	asr	x3, x1, #2
 86c:	cmp	xzr, x1, asr #2
 870:	b.ge	8a8 <_ZN4llvm3mca11Instruction13updatePendingEv+0x74>  // b.tcont
 874:	add	x3, x3, x3, lsl #1
 878:	add	x3, x2, x3, lsl #6
 87c:	ldrb	w0, [x2, #40]
 880:	cbz	w0, 8fc <_ZN4llvm3mca11Instruction13updatePendingEv+0xc8>
 884:	ldrb	w0, [x2, #88]
 888:	cbz	w0, 8f8 <_ZN4llvm3mca11Instruction13updatePendingEv+0xc4>
 88c:	ldrb	w0, [x2, #136]
 890:	cbz	w0, 964 <_ZN4llvm3mca11Instruction13updatePendingEv+0x130>
 894:	ldrb	w0, [x2, #184]
 898:	cbz	w0, 96c <_ZN4llvm3mca11Instruction13updatePendingEv+0x138>
 89c:	add	x2, x2, #0xc0
 8a0:	cmp	x2, x3
 8a4:	b.ne	87c <_ZN4llvm3mca11Instruction13updatePendingEv+0x48>  // b.any
 8a8:	sub	x0, x5, x2
 8ac:	cmp	x0, #0x60
 8b0:	b.eq	980 <_ZN4llvm3mca11Instruction13updatePendingEv+0x14c>  // b.none
 8b4:	cmp	x0, #0x90
 8b8:	b.eq	974 <_ZN4llvm3mca11Instruction13updatePendingEv+0x140>  // b.none
 8bc:	cmp	x0, #0x30
 8c0:	b.ne	908 <_ZN4llvm3mca11Instruction13updatePendingEv+0xd4>  // b.any
 8c4:	ldrb	w0, [x2, #40]
 8c8:	cbnz	w0, 908 <_ZN4llvm3mca11Instruction13updatePendingEv+0xd4>
 8cc:	b	8fc <_ZN4llvm3mca11Instruction13updatePendingEv+0xc8>
 8d0:	stp	x29, x30, [sp, #-16]!
 8d4:	mov	x29, sp
 8d8:	adrp	x3, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 8dc:	add	x3, x3, #0x0
 8e0:	mov	w2, #0xbe                  	// #190
 8e4:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 8e8:	add	x1, x1, #0x0
 8ec:	adrp	x0, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 8f0:	add	x0, x0, #0x0
 8f4:	bl	0 <__assert_fail>
 8f8:	add	x2, x2, #0x30
 8fc:	mov	w0, #0x0                   	// #0
 900:	cmp	x2, x5
 904:	b.ne	ae0 <_ZN4llvm3mca11Instruction13updatePendingEv+0x2ac>  // b.any
 908:	ldr	x2, [x4, #16]
 90c:	ldr	w1, [x4, #24]
 910:	add	x1, x1, x1, lsl #4
 914:	lsl	x1, x1, #3
 918:	add	x3, x2, x1
 91c:	asr	x1, x1, #3
 920:	mov	x0, #0xf0f0f0f0f0f0f0f0    	// #-1085102592571150096
 924:	movk	x0, #0xf0f1
 928:	mul	x1, x1, x0
 92c:	asr	x0, x1, #2
 930:	cmp	xzr, x1, asr #2
 934:	b.ge	a3c <_ZN4llvm3mca11Instruction13updatePendingEv+0x208>  // b.tcont
 938:	add	x0, x0, x0, lsl #4
 93c:	add	x0, x2, x0, lsl #5
 940:	ldr	x1, [x2, #24]
 944:	cbz	x1, 990 <_ZN4llvm3mca11Instruction13updatePendingEv+0x15c>
 948:	mov	w0, #0x0                   	// #0
 94c:	cmp	x2, x3
 950:	b.ne	ae0 <_ZN4llvm3mca11Instruction13updatePendingEv+0x2ac>  // b.any
 954:	mov	w0, #0x3                   	// #3
 958:	str	w0, [x4, #784]
 95c:	mov	w0, #0x1                   	// #1
 960:	ret
 964:	add	x2, x2, #0x60
 968:	b	8fc <_ZN4llvm3mca11Instruction13updatePendingEv+0xc8>
 96c:	add	x2, x2, #0x90
 970:	b	8fc <_ZN4llvm3mca11Instruction13updatePendingEv+0xc8>
 974:	ldrb	w0, [x2, #40]
 978:	cbz	w0, 8fc <_ZN4llvm3mca11Instruction13updatePendingEv+0xc8>
 97c:	add	x2, x2, #0x30
 980:	ldrb	w0, [x2, #40]
 984:	cbz	w0, 8fc <_ZN4llvm3mca11Instruction13updatePendingEv+0xc8>
 988:	add	x2, x2, #0x30
 98c:	b	8c4 <_ZN4llvm3mca11Instruction13updatePendingEv+0x90>
 990:	ldr	w1, [x2, #40]
 994:	cbz	w1, 9a8 <_ZN4llvm3mca11Instruction13updatePendingEv+0x174>
 998:	ldr	x5, [x2]
 99c:	ldr	w5, [x5, #4]
 9a0:	cmp	w1, w5
 9a4:	b.cs	948 <_ZN4llvm3mca11Instruction13updatePendingEv+0x114>  // b.hs, b.nlast
 9a8:	mov	x6, x2
 9ac:	add	x5, x2, #0x88
 9b0:	ldr	x1, [x2, #160]
 9b4:	cbz	x1, 9c0 <_ZN4llvm3mca11Instruction13updatePendingEv+0x18c>
 9b8:	mov	x2, x5
 9bc:	b	948 <_ZN4llvm3mca11Instruction13updatePendingEv+0x114>
 9c0:	ldr	w1, [x2, #176]
 9c4:	cbz	w1, 9d8 <_ZN4llvm3mca11Instruction13updatePendingEv+0x1a4>
 9c8:	ldr	x7, [x2, #136]
 9cc:	ldr	w7, [x7, #4]
 9d0:	cmp	w1, w7
 9d4:	b.cs	ac8 <_ZN4llvm3mca11Instruction13updatePendingEv+0x294>  // b.hs, b.nlast
 9d8:	add	x5, x6, #0x110
 9dc:	ldr	x1, [x2, #296]
 9e0:	cbz	x1, 9ec <_ZN4llvm3mca11Instruction13updatePendingEv+0x1b8>
 9e4:	mov	x2, x5
 9e8:	b	948 <_ZN4llvm3mca11Instruction13updatePendingEv+0x114>
 9ec:	ldr	w1, [x2, #312]
 9f0:	cbz	w1, a04 <_ZN4llvm3mca11Instruction13updatePendingEv+0x1d0>
 9f4:	ldr	x7, [x2, #272]
 9f8:	ldr	w7, [x7, #4]
 9fc:	cmp	w1, w7
 a00:	b.cs	ad0 <_ZN4llvm3mca11Instruction13updatePendingEv+0x29c>  // b.hs, b.nlast
 a04:	add	x5, x6, #0x198
 a08:	ldr	x1, [x2, #432]
 a0c:	cbz	x1, a18 <_ZN4llvm3mca11Instruction13updatePendingEv+0x1e4>
 a10:	mov	x2, x5
 a14:	b	948 <_ZN4llvm3mca11Instruction13updatePendingEv+0x114>
 a18:	ldr	w1, [x2, #448]
 a1c:	cbz	w1, a30 <_ZN4llvm3mca11Instruction13updatePendingEv+0x1fc>
 a20:	ldr	x2, [x2, #408]
 a24:	ldr	w2, [x2, #4]
 a28:	cmp	w1, w2
 a2c:	b.cs	ad8 <_ZN4llvm3mca11Instruction13updatePendingEv+0x2a4>  // b.hs, b.nlast
 a30:	add	x2, x6, #0x220
 a34:	cmp	x0, x2
 a38:	b.ne	940 <_ZN4llvm3mca11Instruction13updatePendingEv+0x10c>  // b.any
 a3c:	sub	x0, x3, x2
 a40:	cmp	x0, #0x110
 a44:	b.eq	aa0 <_ZN4llvm3mca11Instruction13updatePendingEv+0x26c>  // b.none
 a48:	cmp	x0, #0x198
 a4c:	b.eq	a7c <_ZN4llvm3mca11Instruction13updatePendingEv+0x248>  // b.none
 a50:	cmp	x0, #0x88
 a54:	b.ne	954 <_ZN4llvm3mca11Instruction13updatePendingEv+0x120>  // b.any
 a58:	ldr	x0, [x2, #24]
 a5c:	cbnz	x0, 948 <_ZN4llvm3mca11Instruction13updatePendingEv+0x114>
 a60:	ldr	w0, [x2, #40]
 a64:	cbz	w0, 954 <_ZN4llvm3mca11Instruction13updatePendingEv+0x120>
 a68:	ldr	x1, [x2]
 a6c:	ldr	w1, [x1, #4]
 a70:	cmp	w0, w1
 a74:	b.cc	954 <_ZN4llvm3mca11Instruction13updatePendingEv+0x120>  // b.lo, b.ul, b.last
 a78:	b	948 <_ZN4llvm3mca11Instruction13updatePendingEv+0x114>
 a7c:	ldr	x0, [x2, #24]
 a80:	cbnz	x0, 948 <_ZN4llvm3mca11Instruction13updatePendingEv+0x114>
 a84:	ldr	w0, [x2, #40]
 a88:	cbz	w0, a9c <_ZN4llvm3mca11Instruction13updatePendingEv+0x268>
 a8c:	ldr	x1, [x2]
 a90:	ldr	w1, [x1, #4]
 a94:	cmp	w0, w1
 a98:	b.cs	948 <_ZN4llvm3mca11Instruction13updatePendingEv+0x114>  // b.hs, b.nlast
 a9c:	add	x2, x2, #0x88
 aa0:	ldr	x0, [x2, #24]
 aa4:	cbnz	x0, 948 <_ZN4llvm3mca11Instruction13updatePendingEv+0x114>
 aa8:	ldr	w0, [x2, #40]
 aac:	cbz	w0, ac0 <_ZN4llvm3mca11Instruction13updatePendingEv+0x28c>
 ab0:	ldr	x1, [x2]
 ab4:	ldr	w1, [x1, #4]
 ab8:	cmp	w0, w1
 abc:	b.cs	948 <_ZN4llvm3mca11Instruction13updatePendingEv+0x114>  // b.hs, b.nlast
 ac0:	add	x2, x2, #0x88
 ac4:	b	a58 <_ZN4llvm3mca11Instruction13updatePendingEv+0x224>
 ac8:	mov	x2, x5
 acc:	b	948 <_ZN4llvm3mca11Instruction13updatePendingEv+0x114>
 ad0:	mov	x2, x5
 ad4:	b	948 <_ZN4llvm3mca11Instruction13updatePendingEv+0x114>
 ad8:	mov	x2, x5
 adc:	b	948 <_ZN4llvm3mca11Instruction13updatePendingEv+0x114>
 ae0:	ret

0000000000000ae4 <_ZN4llvm3mca11Instruction16updateDispatchedEv>:
 ae4:	mov	x3, x0
 ae8:	ldr	w0, [x0, #784]
 aec:	cmp	w0, #0x1
 af0:	b.ne	bcc <_ZN4llvm3mca11Instruction16updateDispatchedEv+0xe8>  // b.any
 af4:	ldr	x2, [x3, #576]
 af8:	ldr	w1, [x3, #584]
 afc:	add	x1, x1, x1, lsl #1
 b00:	lsl	x1, x1, #4
 b04:	add	x4, x2, x1
 b08:	asr	x1, x1, #4
 b0c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 b10:	movk	x0, #0xaaab
 b14:	mul	x1, x1, x0
 b18:	asr	x0, x1, #2
 b1c:	cmp	xzr, x1, asr #2
 b20:	b.ge	b90 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0xac>  // b.tcont
 b24:	add	x0, x0, x0, lsl #1
 b28:	add	x0, x2, x0, lsl #6
 b2c:	ldrb	w1, [x2, #42]
 b30:	cbnz	w1, b40 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x5c>
 b34:	ldr	w1, [x2, #20]
 b38:	cmp	w1, #0x0
 b3c:	b.gt	b48 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x64>
 b40:	ldrb	w1, [x2, #40]
 b44:	cbz	w1, c00 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x11c>
 b48:	ldrb	w1, [x2, #90]
 b4c:	cbnz	w1, bf4 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x110>
 b50:	ldr	w1, [x2, #68]
 b54:	cmp	w1, #0x0
 b58:	b.le	bf4 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x110>
 b5c:	ldrb	w1, [x2, #138]
 b60:	cbnz	w1, c98 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x1b4>
 b64:	ldr	w1, [x2, #116]
 b68:	cmp	w1, #0x0
 b6c:	b.le	c98 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x1b4>
 b70:	ldrb	w1, [x2, #186]
 b74:	cbnz	w1, ca8 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x1c4>
 b78:	ldr	w1, [x2, #164]
 b7c:	cmp	w1, #0x0
 b80:	b.le	ca8 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x1c4>
 b84:	add	x2, x2, #0xc0
 b88:	cmp	x2, x0
 b8c:	b.ne	b2c <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x48>  // b.any
 b90:	sub	x0, x4, x2
 b94:	cmp	x0, #0x60
 b98:	b.eq	cd8 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x1f4>  // b.none
 b9c:	cmp	x0, #0x90
 ba0:	b.eq	cb8 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x1d4>  // b.none
 ba4:	cmp	x0, #0x30
 ba8:	b.ne	c0c <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x128>  // b.any
 bac:	ldrb	w0, [x2, #42]
 bb0:	cbnz	w0, bc0 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0xdc>
 bb4:	ldr	w0, [x2, #20]
 bb8:	cmp	w0, #0x0
 bbc:	b.gt	c0c <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x128>
 bc0:	ldrb	w0, [x2, #40]
 bc4:	cbnz	w0, c0c <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x128>
 bc8:	b	c00 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x11c>
 bcc:	stp	x29, x30, [sp, #-16]!
 bd0:	mov	x29, sp
 bd4:	adrp	x3, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 bd8:	add	x3, x3, #0x0
 bdc:	mov	w2, #0xcc                  	// #204
 be0:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 be4:	add	x1, x1, #0x0
 be8:	adrp	x0, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 bec:	add	x0, x0, #0x0
 bf0:	bl	0 <__assert_fail>
 bf4:	ldrb	w1, [x2, #88]
 bf8:	cbnz	w1, b5c <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x78>
 bfc:	add	x2, x2, #0x30
 c00:	mov	w0, #0x0                   	// #0
 c04:	cmp	x2, x4
 c08:	b.ne	d48 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x264>  // b.any
 c0c:	ldr	x1, [x3, #16]
 c10:	ldr	w2, [x3, #24]
 c14:	add	x2, x2, x2, lsl #4
 c18:	lsl	x2, x2, #3
 c1c:	add	x4, x1, x2
 c20:	asr	x2, x2, #3
 c24:	mov	x0, #0xf0f0f0f0f0f0f0f0    	// #-1085102592571150096
 c28:	movk	x0, #0xf0f1
 c2c:	mul	x2, x2, x0
 c30:	asr	x0, x2, #2
 c34:	cmp	xzr, x2, asr #2
 c38:	b.ge	c70 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x18c>  // b.tcont
 c3c:	add	x0, x0, x0, lsl #4
 c40:	add	x0, x1, x0, lsl #5
 c44:	ldr	x2, [x1, #24]
 c48:	cbnz	x2, d00 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x21c>
 c4c:	ldr	x2, [x1, #160]
 c50:	cbnz	x2, cfc <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x218>
 c54:	ldr	x2, [x1, #296]
 c58:	cbnz	x2, d1c <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x238>
 c5c:	ldr	x2, [x1, #432]
 c60:	cbnz	x2, d24 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x240>
 c64:	add	x1, x1, #0x220
 c68:	cmp	x0, x1
 c6c:	b.ne	c44 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x160>  // b.any
 c70:	sub	x0, x4, x1
 c74:	cmp	x0, #0x110
 c78:	b.eq	d38 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x254>  // b.none
 c7c:	cmp	x0, #0x198
 c80:	b.eq	d2c <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x248>  // b.none
 c84:	cmp	x0, #0x88
 c88:	b.ne	d0c <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x228>  // b.any
 c8c:	ldr	x0, [x1, #24]
 c90:	cbnz	x0, d00 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x21c>
 c94:	b	d0c <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x228>
 c98:	ldrb	w1, [x2, #136]
 c9c:	cbnz	w1, b70 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x8c>
 ca0:	add	x2, x2, #0x60
 ca4:	b	c00 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x11c>
 ca8:	ldrb	w1, [x2, #184]
 cac:	cbnz	w1, b84 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0xa0>
 cb0:	add	x2, x2, #0x90
 cb4:	b	c00 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x11c>
 cb8:	ldrb	w0, [x2, #42]
 cbc:	cbnz	w0, ccc <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x1e8>
 cc0:	ldr	w0, [x2, #20]
 cc4:	cmp	w0, #0x0
 cc8:	b.gt	cd4 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x1f0>
 ccc:	ldrb	w0, [x2, #40]
 cd0:	cbz	w0, c00 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x11c>
 cd4:	add	x2, x2, #0x30
 cd8:	ldrb	w0, [x2, #42]
 cdc:	cbnz	w0, cec <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x208>
 ce0:	ldr	w0, [x2, #20]
 ce4:	cmp	w0, #0x0
 ce8:	b.gt	cf4 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x210>
 cec:	ldrb	w0, [x2, #40]
 cf0:	cbz	w0, c00 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x11c>
 cf4:	add	x2, x2, #0x30
 cf8:	b	bac <_ZN4llvm3mca11Instruction16updateDispatchedEv+0xc8>
 cfc:	add	x1, x1, #0x88
 d00:	mov	w0, #0x0                   	// #0
 d04:	cmp	x1, x4
 d08:	b.ne	d48 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x264>  // b.any
 d0c:	mov	w0, #0x2                   	// #2
 d10:	str	w0, [x3, #784]
 d14:	mov	w0, #0x1                   	// #1
 d18:	ret
 d1c:	add	x1, x1, #0x110
 d20:	b	d00 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x21c>
 d24:	add	x1, x1, #0x198
 d28:	b	d00 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x21c>
 d2c:	ldr	x0, [x1, #24]
 d30:	cbnz	x0, d00 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x21c>
 d34:	add	x1, x1, #0x88
 d38:	ldr	x0, [x1, #24]
 d3c:	cbnz	x0, d00 <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x21c>
 d40:	add	x1, x1, #0x88
 d44:	b	c8c <_ZN4llvm3mca11Instruction16updateDispatchedEv+0x1a8>
 d48:	ret

0000000000000d4c <_ZN4llvm3mca11Instruction8dispatchEj>:
 d4c:	stp	x29, x30, [sp, #-32]!
 d50:	mov	x29, sp
 d54:	str	x19, [sp, #16]
 d58:	mov	x19, x0
 d5c:	ldr	w0, [x0, #784]
 d60:	cbnz	w0, d8c <_ZN4llvm3mca11Instruction8dispatchEj+0x40>
 d64:	mov	w0, #0x1                   	// #1
 d68:	str	w0, [x19, #784]
 d6c:	str	w1, [x19, #792]
 d70:	mov	x0, x19
 d74:	bl	ae4 <_ZN4llvm3mca11Instruction16updateDispatchedEv>
 d78:	and	w0, w0, #0xff
 d7c:	cbnz	w0, dac <_ZN4llvm3mca11Instruction8dispatchEj+0x60>
 d80:	ldr	x19, [sp, #16]
 d84:	ldp	x29, x30, [sp], #32
 d88:	ret
 d8c:	adrp	x3, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 d90:	add	x3, x3, #0x0
 d94:	mov	w2, #0x9f                  	// #159
 d98:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 d9c:	add	x1, x1, #0x0
 da0:	adrp	x0, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 da4:	add	x0, x0, #0x0
 da8:	bl	0 <__assert_fail>
 dac:	mov	x0, x19
 db0:	bl	834 <_ZN4llvm3mca11Instruction13updatePendingEv>
 db4:	b	d80 <_ZN4llvm3mca11Instruction8dispatchEj+0x34>

0000000000000db8 <_ZN4llvm3mca11Instruction6updateEv>:
 db8:	stp	x29, x30, [sp, #-32]!
 dbc:	mov	x29, sp
 dc0:	str	x19, [sp, #16]
 dc4:	mov	x19, x0
 dc8:	ldr	w0, [x0, #784]
 dcc:	cmp	w0, #0x1
 dd0:	b.eq	dec <_ZN4llvm3mca11Instruction6updateEv+0x34>  // b.none
 dd4:	ldr	w0, [x19, #784]
 dd8:	cmp	w0, #0x2
 ddc:	b.eq	df8 <_ZN4llvm3mca11Instruction6updateEv+0x40>  // b.none
 de0:	ldr	x19, [sp, #16]
 de4:	ldp	x29, x30, [sp], #32
 de8:	ret
 dec:	mov	x0, x19
 df0:	bl	ae4 <_ZN4llvm3mca11Instruction16updateDispatchedEv>
 df4:	b	dd4 <_ZN4llvm3mca11Instruction6updateEv+0x1c>
 df8:	mov	x0, x19
 dfc:	bl	834 <_ZN4llvm3mca11Instruction13updatePendingEv>
 e00:	b	de0 <_ZN4llvm3mca11Instruction6updateEv+0x28>

0000000000000e04 <_ZN4llvm3mca11Instruction10cycleEventEv>:
 e04:	stp	x29, x30, [sp, #-48]!
 e08:	mov	x29, sp
 e0c:	stp	x19, x20, [sp, #16]
 e10:	mov	x20, x0
 e14:	ldr	w0, [x0, #784]
 e18:	cmp	w0, #0x3
 e1c:	b.eq	ef0 <_ZN4llvm3mca11Instruction10cycleEventEv+0xec>  // b.none
 e20:	str	x21, [sp, #32]
 e24:	sub	w1, w0, #0x1
 e28:	cmp	w1, #0x1
 e2c:	b.ls	e8c <_ZN4llvm3mca11Instruction10cycleEventEv+0x88>  // b.plast
 e30:	cmp	w0, #0x4
 e34:	b.ne	efc <_ZN4llvm3mca11Instruction10cycleEventEv+0xf8>  // b.any
 e38:	ldr	w0, [x20, #788]
 e3c:	cbz	w0, f1c <_ZN4llvm3mca11Instruction10cycleEventEv+0x118>
 e40:	ldr	x19, [x20, #16]
 e44:	ldr	w21, [x20, #24]
 e48:	add	x21, x21, x21, lsl #4
 e4c:	add	x21, x19, x21, lsl #3
 e50:	cmp	x21, x19
 e54:	b.eq	e6c <_ZN4llvm3mca11Instruction10cycleEventEv+0x68>  // b.none
 e58:	mov	x0, x19
 e5c:	bl	398 <_ZN4llvm3mca10WriteState10cycleEventEv>
 e60:	add	x19, x19, #0x88
 e64:	cmp	x21, x19
 e68:	b.ne	e58 <_ZN4llvm3mca11Instruction10cycleEventEv+0x54>  // b.any
 e6c:	ldr	w0, [x20, #788]
 e70:	sub	w0, w0, #0x1
 e74:	str	w0, [x20, #788]
 e78:	cbnz	w0, f3c <_ZN4llvm3mca11Instruction10cycleEventEv+0x138>
 e7c:	mov	w0, #0x5                   	// #5
 e80:	str	w0, [x20, #784]
 e84:	ldr	x21, [sp, #32]
 e88:	b	ef0 <_ZN4llvm3mca11Instruction10cycleEventEv+0xec>
 e8c:	ldr	x19, [x20, #576]
 e90:	ldr	w21, [x20, #584]
 e94:	add	x21, x21, x21, lsl #1
 e98:	add	x21, x19, x21, lsl #4
 e9c:	cmp	x19, x21
 ea0:	b.eq	eb8 <_ZN4llvm3mca11Instruction10cycleEventEv+0xb4>  // b.none
 ea4:	mov	x0, x19
 ea8:	bl	3c0 <_ZN4llvm3mca9ReadState10cycleEventEv>
 eac:	add	x19, x19, #0x30
 eb0:	cmp	x21, x19
 eb4:	b.ne	ea4 <_ZN4llvm3mca11Instruction10cycleEventEv+0xa0>  // b.any
 eb8:	ldr	x19, [x20, #16]
 ebc:	ldr	w21, [x20, #24]
 ec0:	add	x21, x21, x21, lsl #4
 ec4:	add	x21, x19, x21, lsl #3
 ec8:	cmp	x21, x19
 ecc:	b.eq	ee4 <_ZN4llvm3mca11Instruction10cycleEventEv+0xe0>  // b.none
 ed0:	mov	x0, x19
 ed4:	bl	398 <_ZN4llvm3mca10WriteState10cycleEventEv>
 ed8:	add	x19, x19, #0x88
 edc:	cmp	x21, x19
 ee0:	b.ne	ed0 <_ZN4llvm3mca11Instruction10cycleEventEv+0xcc>  // b.any
 ee4:	mov	x0, x20
 ee8:	bl	db8 <_ZN4llvm3mca11Instruction6updateEv>
 eec:	ldr	x21, [sp, #32]
 ef0:	ldp	x19, x20, [sp, #16]
 ef4:	ldp	x29, x30, [sp], #48
 ef8:	ret
 efc:	adrp	x3, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 f00:	add	x3, x3, #0x0
 f04:	mov	w2, #0xf2                  	// #242
 f08:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 f0c:	add	x1, x1, #0x0
 f10:	adrp	x0, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 f14:	add	x0, x0, #0x0
 f18:	bl	0 <__assert_fail>
 f1c:	adrp	x3, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 f20:	add	x3, x3, #0x0
 f24:	mov	w2, #0xf3                  	// #243
 f28:	adrp	x1, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 f2c:	add	x1, x1, #0x0
 f30:	adrp	x0, 0 <_ZN4llvm3mca10WriteState15writeStartEventEjtj>
 f34:	add	x0, x0, #0x0
 f38:	bl	0 <__assert_fail>
 f3c:	ldr	x21, [sp, #32]
 f40:	b	ef0 <_ZN4llvm3mca11Instruction10cycleEventEv+0xec>

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	bl	0 <malloc>
  14:	mov	x19, x0
  18:	cbz	x0, 2c <_ZN4llvm11safe_mallocEm+0x2c>
  1c:	mov	x0, x19
  20:	ldp	x19, x20, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret
  2c:	cbnz	x20, 40 <_ZN4llvm11safe_mallocEm+0x40>
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	mov	x19, x0
  3c:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>
  40:	mov	w1, #0x1                   	// #1
  44:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>

Pipeline.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	ldr	x19, [x0]
  10:	ldr	w0, [x0, #8]
  14:	lsl	x0, x0, #3
  18:	add	x20, x19, x0
  1c:	cmp	xzr, x0, asr #5
  20:	b.eq	a0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0xa0>  // b.none
  24:	str	x21, [sp, #32]
  28:	asr	x21, x0, #5
  2c:	add	x21, x19, x21, lsl #5
  30:	ldr	x0, [x19]
  34:	ldr	x1, [x0]
  38:	ldr	x1, [x1, #24]
  3c:	blr	x1
  40:	and	w0, w0, #0xff
  44:	cbnz	w0, 13c <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0x13c>
  48:	ldr	x0, [x19, #8]
  4c:	ldr	x1, [x0]
  50:	ldr	x1, [x1, #24]
  54:	blr	x1
  58:	and	w0, w0, #0xff
  5c:	cbnz	w0, c4 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0xc4>
  60:	ldr	x0, [x19, #16]
  64:	ldr	x1, [x0]
  68:	ldr	x1, [x1, #24]
  6c:	blr	x1
  70:	and	w0, w0, #0xff
  74:	cbnz	w0, d0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0xd0>
  78:	ldr	x0, [x19, #24]
  7c:	ldr	x1, [x0]
  80:	ldr	x1, [x1, #24]
  84:	blr	x1
  88:	and	w0, w0, #0xff
  8c:	cbnz	w0, dc <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0xdc>
  90:	add	x19, x19, #0x20
  94:	cmp	x19, x21
  98:	b.ne	30 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0x30>  // b.any
  9c:	ldr	x21, [sp, #32]
  a0:	sub	x0, x20, x19
  a4:	cmp	x0, #0x10
  a8:	b.eq	104 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0x104>  // b.none
  ac:	cmp	x0, #0x18
  b0:	b.eq	e8 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0xe8>  // b.none
  b4:	cmp	x0, #0x8
  b8:	b.eq	120 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0x120>  // b.none
  bc:	mov	x19, x20
  c0:	b	140 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0x140>
  c4:	add	x19, x19, #0x8
  c8:	ldr	x21, [sp, #32]
  cc:	b	140 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0x140>
  d0:	add	x19, x19, #0x10
  d4:	ldr	x21, [sp, #32]
  d8:	b	140 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0x140>
  dc:	add	x19, x19, #0x18
  e0:	ldr	x21, [sp, #32]
  e4:	b	140 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0x140>
  e8:	ldr	x0, [x19]
  ec:	ldr	x1, [x0]
  f0:	ldr	x1, [x1, #24]
  f4:	blr	x1
  f8:	and	w0, w0, #0xff
  fc:	cbnz	w0, 140 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0x140>
 100:	add	x19, x19, #0x8
 104:	ldr	x0, [x19]
 108:	ldr	x1, [x0]
 10c:	ldr	x1, [x1, #24]
 110:	blr	x1
 114:	and	w0, w0, #0xff
 118:	cbnz	w0, 140 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0x140>
 11c:	add	x19, x19, #0x8
 120:	ldr	x0, [x19]
 124:	ldr	x1, [x0]
 128:	ldr	x1, [x1, #24]
 12c:	blr	x1
 130:	ands	w0, w0, #0xff
 134:	csel	x19, x19, x20, ne  // ne = any
 138:	b	140 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv+0x140>
 13c:	ldr	x21, [sp, #32]
 140:	cmp	x19, x20
 144:	cset	w0, ne  // ne = any
 148:	ldp	x19, x20, [sp, #16]
 14c:	ldp	x29, x30, [sp], #48
 150:	ret

0000000000000154 <_ZN4llvm3mca8Pipeline8runCycleEv>:
 154:	stp	x29, x30, [sp, #-112]!
 158:	mov	x29, sp
 15c:	stp	x19, x20, [sp, #16]
 160:	stp	x21, x22, [sp, #32]
 164:	str	x23, [sp, #48]
 168:	mov	x19, x8
 16c:	mov	x21, x0
 170:	mov	x0, #0x1                   	// #1
 174:	str	x0, [x8]
 178:	ldr	x22, [x21]
 17c:	ldr	w20, [x21, #8]
 180:	add	x20, x22, x20, lsl #3
 184:	cmp	x22, x20
 188:	b.eq	1e8 <_ZN4llvm3mca8Pipeline8runCycleEv+0x94>  // b.none
 18c:	str	xzr, [x8]
 190:	sub	x20, x20, #0x8
 194:	add	x23, sp, #0x58
 198:	ldr	x0, [x20]
 19c:	ldr	x1, [x0]
 1a0:	mov	x8, x23
 1a4:	ldr	x1, [x1, #32]
 1a8:	blr	x1
 1ac:	ldr	x0, [x19]
 1b0:	cbnz	x0, 2f0 <_ZN4llvm3mca8Pipeline8runCycleEv+0x19c>
 1b4:	ldr	x1, [sp, #88]
 1b8:	and	x2, x1, #0xfffffffffffffffe
 1bc:	orr	x1, x1, #0x1
 1c0:	str	x1, [x19]
 1c4:	cmp	x22, x20
 1c8:	b.eq	1e8 <_ZN4llvm3mca8Pipeline8runCycleEv+0x94>  // b.none
 1cc:	cmp	x2, #0x0
 1d0:	cset	x0, ne  // ne = any
 1d4:	orr	x0, x0, x2
 1d8:	str	x0, [x19]
 1dc:	sub	x20, x20, #0x8
 1e0:	tst	x0, #0xfffffffffffffffe
 1e4:	b.eq	198 <_ZN4llvm3mca8Pipeline8runCycleEv+0x44>  // b.none
 1e8:	str	wzr, [sp, #72]
 1ec:	str	xzr, [sp, #80]
 1f0:	ldr	w0, [x21, #8]
 1f4:	cbz	w0, 2f8 <_ZN4llvm3mca8Pipeline8runCycleEv+0x1a4>
 1f8:	ldr	x0, [x21]
 1fc:	ldr	x20, [x0]
 200:	ldr	x0, [x19]
 204:	ands	x1, x0, #0xfffffffffffffffe
 208:	cset	x0, ne  // ne = any
 20c:	orr	x0, x0, x1
 210:	str	x0, [x19]
 214:	tst	x0, #0xfffffffffffffffe
 218:	b.ne	27c <_ZN4llvm3mca8Pipeline8runCycleEv+0x128>  // b.any
 21c:	add	x22, sp, #0x48
 220:	add	x23, sp, #0x60
 224:	ldr	x0, [x20]
 228:	ldr	x2, [x0, #16]
 22c:	mov	x1, x22
 230:	mov	x0, x20
 234:	blr	x2
 238:	and	w0, w0, #0xff
 23c:	cbz	w0, 27c <_ZN4llvm3mca8Pipeline8runCycleEv+0x128>
 240:	ldr	x0, [x20]
 244:	mov	x8, x23
 248:	ldr	x2, [x0, #48]
 24c:	mov	x1, x22
 250:	mov	x0, x20
 254:	blr	x2
 258:	ldr	x0, [x19]
 25c:	cbnz	x0, 318 <_ZN4llvm3mca8Pipeline8runCycleEv+0x1c4>
 260:	ldr	x0, [sp, #96]
 264:	ands	x1, x0, #0xfffffffffffffffe
 268:	cset	x0, ne  // ne = any
 26c:	orr	x0, x0, x1
 270:	str	x0, [x19]
 274:	tst	x0, #0xfffffffffffffffe
 278:	b.eq	224 <_ZN4llvm3mca8Pipeline8runCycleEv+0xd0>  // b.none
 27c:	ldr	x20, [x21]
 280:	ldr	w21, [x21, #8]
 284:	add	x21, x20, x21, lsl #3
 288:	add	x22, sp, #0x68
 28c:	cmp	x21, x20
 290:	b.eq	2d8 <_ZN4llvm3mca8Pipeline8runCycleEv+0x184>  // b.none
 294:	ldr	x0, [x20]
 298:	ldr	x1, [x0]
 29c:	mov	x8, x22
 2a0:	ldr	x1, [x1, #40]
 2a4:	blr	x1
 2a8:	ldr	x0, [x19]
 2ac:	cbnz	x0, 320 <_ZN4llvm3mca8Pipeline8runCycleEv+0x1cc>
 2b0:	ldr	x0, [sp, #104]
 2b4:	ands	x1, x0, #0xfffffffffffffffe
 2b8:	cset	x0, ne  // ne = any
 2bc:	orr	x0, x0, x1
 2c0:	str	x0, [x19]
 2c4:	tst	x0, #0xfffffffffffffffe
 2c8:	b.ne	2d8 <_ZN4llvm3mca8Pipeline8runCycleEv+0x184>  // b.any
 2cc:	add	x20, x20, #0x8
 2d0:	cmp	x21, x20
 2d4:	b.ne	294 <_ZN4llvm3mca8Pipeline8runCycleEv+0x140>  // b.any
 2d8:	mov	x0, x19
 2dc:	ldp	x19, x20, [sp, #16]
 2e0:	ldp	x21, x22, [sp, #32]
 2e4:	ldr	x23, [sp, #48]
 2e8:	ldp	x29, x30, [sp], #112
 2ec:	ret
 2f0:	mov	x0, x19
 2f4:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 2f8:	adrp	x3, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 2fc:	add	x3, x3, #0x0
 300:	mov	w2, #0x95                  	// #149
 304:	adrp	x1, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 308:	add	x1, x1, #0x0
 30c:	adrp	x0, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 310:	add	x0, x0, #0x0
 314:	bl	0 <__assert_fail>
 318:	mov	x0, x19
 31c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 320:	mov	x0, x19
 324:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

0000000000000328 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE>:
 328:	stp	x29, x30, [sp, #-80]!
 32c:	mov	x29, sp
 330:	stp	x19, x20, [sp, #16]
 334:	mov	x20, x1
 338:	ldr	x1, [x1]
 33c:	cbz	x1, 3b4 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0x8c>
 340:	mov	x19, x0
 344:	ldr	w0, [x0, #8]
 348:	cbz	w0, 364 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0x3c>
 34c:	ldr	x2, [x19]
 350:	add	x0, x2, w0, uxtw #3
 354:	ldur	x0, [x0, #-8]
 358:	ldr	x2, [x0, #8]
 35c:	cbnz	x2, 3dc <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0xb4>
 360:	str	x1, [x0, #8]
 364:	ldr	w0, [x19, #12]
 368:	ldr	w1, [x19, #8]
 36c:	cmp	w1, w0
 370:	b.cs	404 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0xdc>  // b.hs, b.nlast
 374:	ldr	w1, [x19, #8]
 378:	ldr	x0, [x19]
 37c:	ldr	x2, [x20]
 380:	str	xzr, [x20]
 384:	str	x2, [x0, x1, lsl #3]
 388:	ldr	w0, [x19, #8]
 38c:	mov	w1, w0
 390:	add	x1, x1, #0x1
 394:	ldr	w2, [x19, #12]
 398:	cmp	x1, x2
 39c:	b.hi	518 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0x1f0>  // b.pmore
 3a0:	add	w0, w0, #0x1
 3a4:	str	w0, [x19, #8]
 3a8:	ldp	x19, x20, [sp, #16]
 3ac:	ldp	x29, x30, [sp], #80
 3b0:	ret
 3b4:	stp	x21, x22, [sp, #32]
 3b8:	stp	x23, x24, [sp, #48]
 3bc:	adrp	x3, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 3c0:	add	x3, x3, #0x0
 3c4:	mov	w2, #0x4c                  	// #76
 3c8:	adrp	x1, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 3cc:	add	x1, x1, #0x0
 3d0:	adrp	x0, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 3d4:	add	x0, x0, #0x0
 3d8:	bl	0 <__assert_fail>
 3dc:	stp	x21, x22, [sp, #32]
 3e0:	stp	x23, x24, [sp, #48]
 3e4:	adrp	x3, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 3e8:	add	x3, x3, #0x0
 3ec:	mov	w2, #0x3a                  	// #58
 3f0:	adrp	x1, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 3f4:	add	x1, x1, #0x0
 3f8:	adrp	x0, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 3fc:	add	x0, x0, #0x0
 400:	bl	0 <__assert_fail>
 404:	stp	x21, x22, [sp, #32]
 408:	stp	x23, x24, [sp, #48]
 40c:	mov	w0, w0
 410:	add	x0, x0, #0x2
 414:	orr	x0, x0, x0, lsr #1
 418:	orr	x0, x0, x0, lsr #2
 41c:	orr	x0, x0, x0, lsr #4
 420:	orr	x0, x0, x0, lsr #8
 424:	orr	x1, x0, x0, lsr #16
 428:	orr	x0, x1, x0, lsr #32
 42c:	add	x0, x0, #0x1
 430:	str	x0, [sp, #64]
 434:	mov	x1, #0xffffffff            	// #4294967295
 438:	str	x1, [sp, #72]
 43c:	cmp	x0, x1
 440:	add	x0, sp, #0x40
 444:	add	x1, sp, #0x48
 448:	csel	x0, x0, x1, ls  // ls = plast
 44c:	ldr	x23, [x0]
 450:	str	x23, [sp, #64]
 454:	lsl	x21, x23, #3
 458:	mov	x0, x21
 45c:	bl	0 <malloc>
 460:	mov	x22, x0
 464:	cbz	x0, 4d0 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0x1a8>
 468:	ldr	x1, [x19]
 46c:	ldr	w3, [x19, #8]
 470:	add	x3, x1, x3, lsl #3
 474:	cmp	x1, x3
 478:	b.eq	4a8 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0x180>  // b.none
 47c:	mov	x2, x22
 480:	ldr	x0, [x1]
 484:	str	xzr, [x1], #8
 488:	str	x0, [x2], #8
 48c:	cmp	x3, x1
 490:	b.ne	480 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0x158>  // b.any
 494:	ldr	x24, [x19]
 498:	ldr	w21, [x19, #8]
 49c:	add	x21, x24, x21, lsl #3
 4a0:	cmp	x24, x21
 4a4:	b.ne	500 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0x1d8>  // b.any
 4a8:	mov	x1, x19
 4ac:	ldr	x0, [x1], #16
 4b0:	cmp	x0, x1
 4b4:	b.eq	4bc <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0x194>  // b.none
 4b8:	bl	0 <free>
 4bc:	str	x22, [x19]
 4c0:	str	w23, [x19, #12]
 4c4:	ldp	x21, x22, [sp, #32]
 4c8:	ldp	x23, x24, [sp, #48]
 4cc:	b	374 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0x4c>
 4d0:	cbnz	x21, 4e4 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0x1bc>
 4d4:	mov	x0, #0x1                   	// #1
 4d8:	bl	0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 4dc:	mov	x22, x0
 4e0:	b	468 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0x140>
 4e4:	mov	w1, #0x1                   	// #1
 4e8:	adrp	x0, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 4ec:	add	x0, x0, #0x0
 4f0:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 4f4:	b	468 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0x140>
 4f8:	cmp	x24, x21
 4fc:	b.eq	4a8 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0x180>  // b.none
 500:	ldr	x0, [x21, #-8]!
 504:	cbz	x0, 4f8 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0x1d0>
 508:	ldr	x1, [x0]
 50c:	ldr	x1, [x1, #8]
 510:	blr	x1
 514:	b	4f8 <_ZN4llvm3mca8Pipeline11appendStageESt10unique_ptrINS0_5StageESt14default_deleteIS3_EE+0x1d0>
 518:	stp	x21, x22, [sp, #32]
 51c:	stp	x23, x24, [sp, #48]
 520:	adrp	x3, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 524:	add	x3, x3, #0x0
 528:	mov	w2, #0x43                  	// #67
 52c:	adrp	x1, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 530:	add	x1, x1, #0x0
 534:	adrp	x0, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 538:	add	x0, x0, #0x0
 53c:	bl	0 <__assert_fail>

0000000000000540 <_ZN4llvm3mca8Pipeline16notifyCycleBeginEv>:
 540:	stp	x29, x30, [sp, #-32]!
 544:	mov	x29, sp
 548:	stp	x19, x20, [sp, #16]
 54c:	mov	x20, x0
 550:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
 554:	ldr	x0, [x0]
 558:	ldrb	w0, [x0]
 55c:	cbnz	w0, 5a0 <_ZN4llvm3mca8Pipeline16notifyCycleBeginEv+0x60>
 560:	ldr	x19, [x20, #104]
 564:	add	x20, x20, #0x58
 568:	cmp	x20, x19
 56c:	b.eq	594 <_ZN4llvm3mca8Pipeline16notifyCycleBeginEv+0x54>  // b.none
 570:	ldr	x0, [x19, #32]
 574:	ldr	x1, [x0]
 578:	ldr	x1, [x1]
 57c:	blr	x1
 580:	mov	x0, x19
 584:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
 588:	mov	x19, x0
 58c:	cmp	x20, x0
 590:	b.ne	570 <_ZN4llvm3mca8Pipeline16notifyCycleBeginEv+0x30>  // b.any
 594:	ldp	x19, x20, [sp, #16]
 598:	ldp	x29, x30, [sp], #32
 59c:	ret
 5a0:	adrp	x0, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 5a4:	add	x0, x0, #0x0
 5a8:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
 5ac:	and	w0, w0, #0xff
 5b0:	cbz	w0, 560 <_ZN4llvm3mca8Pipeline16notifyCycleBeginEv+0x20>
 5b4:	bl	0 <_ZN4llvm4dbgsEv>
 5b8:	ldr	x2, [x0, #24]
 5bc:	ldr	x1, [x0, #16]
 5c0:	sub	x1, x1, x2
 5c4:	cmp	x1, #0x11
 5c8:	b.ls	5f4 <_ZN4llvm3mca8Pipeline16notifyCycleBeginEv+0xb4>  // b.plast
 5cc:	adrp	x1, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 5d0:	add	x1, x1, #0x0
 5d4:	ldp	x4, x5, [x1]
 5d8:	stp	x4, x5, [x2]
 5dc:	ldrh	w1, [x1, #16]
 5e0:	strh	w1, [x2, #16]
 5e4:	ldr	x1, [x0, #24]
 5e8:	add	x1, x1, #0x12
 5ec:	str	x1, [x0, #24]
 5f0:	b	604 <_ZN4llvm3mca8Pipeline16notifyCycleBeginEv+0xc4>
 5f4:	mov	x2, #0x12                  	// #18
 5f8:	adrp	x1, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 5fc:	add	x1, x1, #0x0
 600:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 604:	ldr	w1, [x20, #128]
 608:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
 60c:	ldr	x1, [x0, #24]
 610:	ldr	x2, [x0, #16]
 614:	cmp	x2, x1
 618:	b.ls	630 <_ZN4llvm3mca8Pipeline16notifyCycleBeginEv+0xf0>  // b.plast
 61c:	add	x2, x1, #0x1
 620:	str	x2, [x0, #24]
 624:	mov	w0, #0xa                   	// #10
 628:	strb	w0, [x1]
 62c:	b	560 <_ZN4llvm3mca8Pipeline16notifyCycleBeginEv+0x20>
 630:	mov	w1, #0xa                   	// #10
 634:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
 638:	b	560 <_ZN4llvm3mca8Pipeline16notifyCycleBeginEv+0x20>

000000000000063c <_ZN4llvm3mca8Pipeline14notifyCycleEndEv>:
 63c:	stp	x29, x30, [sp, #-32]!
 640:	mov	x29, sp
 644:	stp	x19, x20, [sp, #16]
 648:	mov	x20, x0
 64c:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
 650:	ldr	x0, [x0]
 654:	ldrb	w0, [x0]
 658:	cbnz	w0, 69c <_ZN4llvm3mca8Pipeline14notifyCycleEndEv+0x60>
 65c:	ldr	x19, [x20, #104]
 660:	add	x20, x20, #0x58
 664:	cmp	x20, x19
 668:	b.eq	690 <_ZN4llvm3mca8Pipeline14notifyCycleEndEv+0x54>  // b.none
 66c:	ldr	x0, [x19, #32]
 670:	ldr	x1, [x0]
 674:	ldr	x1, [x1, #8]
 678:	blr	x1
 67c:	mov	x0, x19
 680:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
 684:	mov	x19, x0
 688:	cmp	x20, x0
 68c:	b.ne	66c <_ZN4llvm3mca8Pipeline14notifyCycleEndEv+0x30>  // b.any
 690:	ldp	x19, x20, [sp, #16]
 694:	ldp	x29, x30, [sp], #32
 698:	ret
 69c:	adrp	x0, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 6a0:	add	x0, x0, #0x0
 6a4:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
 6a8:	and	w0, w0, #0xff
 6ac:	cbz	w0, 65c <_ZN4llvm3mca8Pipeline14notifyCycleEndEv+0x20>
 6b0:	bl	0 <_ZN4llvm4dbgsEv>
 6b4:	ldr	x2, [x0, #24]
 6b8:	ldr	x1, [x0, #16]
 6bc:	sub	x1, x1, x2
 6c0:	cmp	x1, #0xe
 6c4:	b.ls	6f0 <_ZN4llvm3mca8Pipeline14notifyCycleEndEv+0xb4>  // b.plast
 6c8:	adrp	x1, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 6cc:	add	x1, x1, #0x0
 6d0:	ldr	x3, [x1]
 6d4:	str	x3, [x2]
 6d8:	ldur	x1, [x1, #7]
 6dc:	stur	x1, [x2, #7]
 6e0:	ldr	x1, [x0, #24]
 6e4:	add	x1, x1, #0xf
 6e8:	str	x1, [x0, #24]
 6ec:	b	700 <_ZN4llvm3mca8Pipeline14notifyCycleEndEv+0xc4>
 6f0:	mov	x2, #0xf                   	// #15
 6f4:	adrp	x1, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 6f8:	add	x1, x1, #0x0
 6fc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 700:	ldr	w1, [x20, #128]
 704:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
 708:	ldr	x1, [x0, #24]
 70c:	ldr	x2, [x0, #16]
 710:	cmp	x2, x1
 714:	b.eq	730 <_ZN4llvm3mca8Pipeline14notifyCycleEndEv+0xf4>  // b.none
 718:	mov	w2, #0xa                   	// #10
 71c:	strb	w2, [x1]
 720:	ldr	x1, [x0, #24]
 724:	add	x1, x1, #0x1
 728:	str	x1, [x0, #24]
 72c:	b	65c <_ZN4llvm3mca8Pipeline14notifyCycleEndEv+0x20>
 730:	mov	x2, #0x1                   	// #1
 734:	adrp	x1, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 738:	add	x1, x1, #0x0
 73c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 740:	b	65c <_ZN4llvm3mca8Pipeline14notifyCycleEndEv+0x20>

0000000000000744 <_ZN4llvm3mca8Pipeline3runEv>:
 744:	stp	x29, x30, [sp, #-64]!
 748:	mov	x29, sp
 74c:	stp	x19, x20, [sp, #16]
 750:	str	x21, [sp, #32]
 754:	mov	x19, x0
 758:	ldr	w0, [x0, #8]
 75c:	cbz	w0, 7dc <_ZN4llvm3mca8Pipeline3runEv+0x98>
 760:	mov	x21, x8
 764:	add	x20, sp, #0x38
 768:	mov	x0, x19
 76c:	bl	540 <_ZN4llvm3mca8Pipeline16notifyCycleBeginEv>
 770:	mov	x8, x20
 774:	mov	x0, x19
 778:	bl	154 <_ZN4llvm3mca8Pipeline8runCycleEv>
 77c:	ldr	x1, [sp, #56]
 780:	ands	x0, x1, #0xfffffffffffffffe
 784:	cset	x1, ne  // ne = any
 788:	orr	x1, x1, x0
 78c:	str	x1, [sp, #56]
 790:	ands	x0, x1, #0xfffffffffffffffe
 794:	b.ne	7fc <_ZN4llvm3mca8Pipeline3runEv+0xb8>  // b.any
 798:	tbnz	w1, #0, 820 <_ZN4llvm3mca8Pipeline3runEv+0xdc>
 79c:	mov	x0, x19
 7a0:	bl	63c <_ZN4llvm3mca8Pipeline14notifyCycleEndEv>
 7a4:	ldr	w0, [x19, #128]
 7a8:	add	w0, w0, #0x1
 7ac:	str	w0, [x19, #128]
 7b0:	mov	x0, x19
 7b4:	bl	0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 7b8:	and	w0, w0, #0xff
 7bc:	cbnz	w0, 768 <_ZN4llvm3mca8Pipeline3runEv+0x24>
 7c0:	ldrb	w0, [x21, #8]
 7c4:	and	w0, w0, #0xfffffffe
 7c8:	orr	w0, w0, #0x2
 7cc:	strb	w0, [x21, #8]
 7d0:	ldr	w0, [x19, #128]
 7d4:	str	w0, [x21]
 7d8:	b	80c <_ZN4llvm3mca8Pipeline3runEv+0xc8>
 7dc:	adrp	x3, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 7e0:	add	x3, x3, #0x0
 7e4:	mov	w2, #0x26                  	// #38
 7e8:	adrp	x1, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 7ec:	add	x1, x1, #0x0
 7f0:	adrp	x0, 0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 7f4:	add	x0, x0, #0x0
 7f8:	bl	0 <__assert_fail>
 7fc:	ldrb	w1, [x21, #8]
 800:	orr	w1, w1, #0x3
 804:	strb	w1, [x21, #8]
 808:	str	x0, [x21]
 80c:	mov	x0, x21
 810:	ldp	x19, x20, [sp, #16]
 814:	ldr	x21, [sp, #32]
 818:	ldp	x29, x30, [sp], #64
 81c:	ret
 820:	add	x0, sp, #0x38
 824:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

0000000000000828 <_ZN4llvm3mca8Pipeline16addEventListenerEPNS0_15HWEventListenerE>:
 828:	stp	x29, x30, [sp, #-48]!
 82c:	mov	x29, sp
 830:	stp	x19, x20, [sp, #16]
 834:	mov	x20, x0
 838:	str	x1, [sp, #40]
 83c:	cbz	x1, 84c <_ZN4llvm3mca8Pipeline16addEventListenerEPNS0_15HWEventListenerE+0x24>
 840:	add	x1, sp, #0x28
 844:	add	x0, x0, #0x50
 848:	bl	0 <_ZN4llvm3mca8Pipeline16hasWorkToProcessEv>
 84c:	ldr	x19, [x20]
 850:	ldr	w20, [x20, #8]
 854:	add	x20, x19, x20, lsl #3
 858:	cmp	x20, x19
 85c:	b.eq	874 <_ZN4llvm3mca8Pipeline16addEventListenerEPNS0_15HWEventListenerE+0x4c>  // b.none
 860:	ldr	x1, [sp, #40]
 864:	ldr	x0, [x19], #8
 868:	bl	0 <_ZN4llvm3mca5Stage11addListenerEPNS0_15HWEventListenerE>
 86c:	cmp	x20, x19
 870:	b.ne	860 <_ZN4llvm3mca8Pipeline16addEventListenerEPNS0_15HWEventListenerE+0x38>  // b.any
 874:	ldp	x19, x20, [sp, #16]
 878:	ldp	x29, x30, [sp], #48
 87c:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	bl	0 <malloc>
  14:	mov	x19, x0
  18:	cbz	x0, 2c <_ZN4llvm11safe_mallocEm+0x2c>
  1c:	mov	x0, x19
  20:	ldp	x19, x20, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret
  2c:	cbnz	x20, 40 <_ZN4llvm11safe_mallocEm+0x40>
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	mov	x19, x0
  3c:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>
  40:	mov	w1, #0x1                   	// #1
  44:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>

Disassembly of section .text._ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_:

0000000000000000 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x20, x0
  18:	mov	x21, x1
  1c:	ldr	x19, [x0, #16]
  20:	add	x23, x0, #0x8
  24:	cbz	x19, 9c <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x9c>
  28:	ldr	x4, [x1]
  2c:	mov	w3, #0x0                   	// #0
  30:	mov	w2, #0x1                   	// #1
  34:	b	48 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x48>
  38:	ldr	x0, [x19, #24]
  3c:	mov	w1, w3
  40:	cbz	x0, 60 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x60>
  44:	mov	x19, x0
  48:	ldr	x0, [x19, #32]
  4c:	cmp	x0, x4
  50:	b.ls	38 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x38>  // b.plast
  54:	ldr	x0, [x19, #16]
  58:	mov	w1, w2
  5c:	b	40 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x40>
  60:	cbnz	w1, b8 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0xb8>
  64:	ldr	x1, [x19, #32]
  68:	ldr	x0, [x21]
  6c:	cmp	x1, x0
  70:	b.cc	e0 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0xe0>  // b.lo, b.ul, b.last
  74:	mov	x0, x19
  78:	mov	x1, #0x0                   	// #0
  7c:	b	130 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x130>
  80:	ldr	x1, [x21]
  84:	ldr	x0, [x19, #32]
  88:	cmp	x1, x0
  8c:	cset	w24, cc  // cc = lo, ul, last
  90:	b	ec <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0xec>
  94:	mov	x19, x0
  98:	b	74 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x74>
  9c:	ldr	x0, [x0, #24]
  a0:	mov	x19, x23
  a4:	cmp	x23, x0
  a8:	b.ne	c4 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0xc4>  // b.any
  ac:	mov	x19, x23
  b0:	mov	w24, #0x1                   	// #1
  b4:	b	ec <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0xec>
  b8:	ldr	x0, [x20, #24]
  bc:	cmp	x19, x0
  c0:	b.eq	e0 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0xe0>  // b.none
  c4:	mov	x0, x19
  c8:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
  cc:	ldr	x2, [x0, #32]
  d0:	ldr	x1, [x21]
  d4:	cmp	x2, x1
  d8:	b.cs	94 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x94>  // b.hs, b.nlast
  dc:	cbz	x19, 74 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x74>
  e0:	mov	w24, #0x1                   	// #1
  e4:	cmp	x19, x23
  e8:	b.ne	80 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x80>  // b.any
  ec:	mov	x0, #0x28                  	// #40
  f0:	bl	0 <_Znwm>
  f4:	mov	x22, x0
  f8:	ldr	x0, [x21]
  fc:	str	x0, [x22, #32]
 100:	mov	x3, x23
 104:	mov	x2, x19
 108:	mov	x1, x22
 10c:	mov	w0, w24
 110:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
 114:	ldr	x0, [x20, #40]
 118:	add	x0, x0, #0x1
 11c:	str	x0, [x20, #40]
 120:	mov	x0, x22
 124:	mov	x1, #0x0                   	// #0
 128:	mov	x2, #0x1                   	// #1
 12c:	bfxil	x1, x2, #0, #8
 130:	ldp	x19, x20, [sp, #16]
 134:	ldp	x21, x22, [sp, #32]
 138:	ldp	x23, x24, [sp, #48]
 13c:	ldp	x29, x30, [sp], #64
 140:	ret

DispatchStage.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>:
   0:	str	xzr, [x0, #8]
   4:	add	x2, x0, #0x18
   8:	str	wzr, [x0, #24]
   c:	str	xzr, [x0, #32]
  10:	str	x2, [x2, #16]
  14:	str	x2, [x2, #24]
  18:	str	xzr, [x2, #32]
  1c:	adrp	x2, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
  20:	ldr	x2, [x2]
  24:	add	x2, x2, #0x10
  28:	str	x2, [x0]
  2c:	str	w3, [x0, #64]
  30:	str	w3, [x0, #68]
  34:	str	wzr, [x0, #72]
  38:	str	wzr, [x0, #80]
  3c:	str	xzr, [x0, #88]
  40:	str	x1, [x0, #96]
  44:	str	x4, [x0, #104]
  48:	str	x5, [x0, #112]
  4c:	cbnz	w3, 5c <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE+0x5c>
  50:	ldr	x1, [x1, #152]
  54:	ldr	w1, [x1]
  58:	str	w1, [x0, #64]
  5c:	ret

0000000000000060 <_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj>:
  60:	stp	x29, x30, [sp, #-112]!
  64:	mov	x29, sp
  68:	stp	x19, x20, [sp, #16]
  6c:	stp	x21, x22, [sp, #32]
  70:	stp	x23, x24, [sp, #48]
  74:	mov	x20, x0
  78:	mov	x19, x1
  7c:	mov	x23, x2
  80:	mov	x22, x3
  84:	mov	w21, w4
  88:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
  8c:	ldr	x0, [x0]
  90:	ldrb	w0, [x0]
  94:	cbnz	w0, 100 <_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj+0xa0>
  98:	mov	w0, #0x6                   	// #6
  9c:	str	w0, [sp, #72]
  a0:	str	x19, [sp, #80]
  a4:	str	x23, [sp, #88]
  a8:	str	x22, [sp, #96]
  ac:	str	w21, [sp, #104]
  b0:	ldr	x19, [x20, #40]
  b4:	add	x20, x20, #0x18
  b8:	cmp	x19, x20
  bc:	b.eq	ec <_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj+0x8c>  // b.none
  c0:	add	x21, sp, #0x48
  c4:	ldr	x0, [x19, #32]
  c8:	ldr	x1, [x0]
  cc:	ldr	x2, [x1, #16]
  d0:	mov	x1, x21
  d4:	blr	x2
  d8:	mov	x0, x19
  dc:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
  e0:	mov	x19, x0
  e4:	cmp	x20, x0
  e8:	b.ne	c4 <_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj+0x64>  // b.any
  ec:	ldp	x19, x20, [sp, #16]
  f0:	ldp	x21, x22, [sp, #32]
  f4:	ldp	x23, x24, [sp, #48]
  f8:	ldp	x29, x30, [sp], #112
  fc:	ret
 100:	adrp	x0, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 104:	add	x0, x0, #0x0
 108:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
 10c:	and	w0, w0, #0xff
 110:	cbz	w0, 98 <_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj+0x38>
 114:	bl	0 <_ZN4llvm4dbgsEv>
 118:	mov	x24, x0
 11c:	ldr	x1, [x0, #24]
 120:	ldr	x0, [x0, #16]
 124:	sub	x0, x0, x1
 128:	cmp	x0, #0x1c
 12c:	b.ls	160 <_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj+0x100>  // b.plast
 130:	adrp	x0, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 134:	add	x0, x0, #0x0
 138:	ldp	x2, x3, [x0]
 13c:	stp	x2, x3, [x1]
 140:	ldr	x2, [x0, #16]
 144:	str	x2, [x1, #16]
 148:	ldur	x0, [x0, #21]
 14c:	stur	x0, [x1, #21]
 150:	ldr	x0, [x24, #24]
 154:	add	x0, x0, #0x1d
 158:	str	x0, [x24, #24]
 15c:	b	178 <_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj+0x118>
 160:	mov	x2, #0x1d                  	// #29
 164:	adrp	x1, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 168:	add	x1, x1, #0x0
 16c:	mov	x0, x24
 170:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 174:	mov	x24, x0
 178:	ldr	w1, [x19]
 17c:	mov	x0, x24
 180:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
 184:	ldr	x0, [x24, #24]
 188:	ldr	x1, [x24, #16]
 18c:	cmp	x0, x1
 190:	b.cs	1a8 <_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj+0x148>  // b.hs, b.nlast
 194:	add	x1, x0, #0x1
 198:	str	x1, [x24, #24]
 19c:	mov	w1, #0xa                   	// #10
 1a0:	strb	w1, [x0]
 1a4:	b	98 <_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj+0x38>
 1a8:	mov	w1, #0xa                   	// #10
 1ac:	mov	x0, x24
 1b0:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
 1b4:	b	98 <_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj+0x38>

00000000000001b8 <_ZN4llvm3mca13DispatchStage10cycleStartEv>:
 1b8:	stp	x29, x30, [sp, #-112]!
 1bc:	mov	x29, sp
 1c0:	stp	x19, x20, [sp, #16]
 1c4:	mov	x20, x8
 1c8:	mov	x19, x0
 1cc:	ldr	x0, [x0, #112]
 1d0:	bl	0 <_ZN4llvm3mca12RegisterFile10cycleStartEv>
 1d4:	ldr	w0, [x19, #72]
 1d8:	cbz	w0, 2a8 <_ZN4llvm3mca13DispatchStage10cycleStartEv+0xf0>
 1dc:	stp	x21, x22, [sp, #32]
 1e0:	str	x23, [sp, #48]
 1e4:	ldr	w2, [x19, #64]
 1e8:	sub	w1, w2, w0
 1ec:	cmp	w0, w2
 1f0:	csel	w1, w1, wzr, cc  // cc = lo, ul, last
 1f4:	str	w1, [x19, #68]
 1f8:	sub	w22, w2, w1
 1fc:	sub	w0, w0, w2
 200:	add	w0, w0, w1
 204:	str	w0, [x19, #72]
 208:	ldr	x0, [x19, #88]
 20c:	cbz	x0, 2c8 <_ZN4llvm3mca13DispatchStage10cycleStartEv+0x110>
 210:	ldr	x0, [x19, #112]
 214:	ldr	w23, [x0, #24]
 218:	mov	w21, w23
 21c:	add	x0, sp, #0x50
 220:	str	x0, [sp, #64]
 224:	str	wzr, [sp, #72]
 228:	mov	w0, #0x8                   	// #8
 22c:	str	w0, [sp, #76]
 230:	cmp	w23, w0
 234:	b.hi	2e8 <_ZN4llvm3mca13DispatchStage10cycleStartEv+0x130>  // b.pmore
 238:	str	w23, [sp, #72]
 23c:	ldr	x0, [sp, #64]
 240:	add	x2, x0, x21, lsl #2
 244:	cmp	x0, x2
 248:	b.eq	258 <_ZN4llvm3mca13DispatchStage10cycleStartEv+0xa0>  // b.none
 24c:	str	wzr, [x0], #4
 250:	cmp	x2, x0
 254:	b.ne	24c <_ZN4llvm3mca13DispatchStage10cycleStartEv+0x94>  // b.any
 258:	mov	w4, w22
 25c:	ldr	x2, [sp, #64]
 260:	ldr	w3, [sp, #72]
 264:	add	x1, x19, #0x50
 268:	mov	x0, x19
 26c:	bl	60 <_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj>
 270:	ldr	w0, [x19, #72]
 274:	cbnz	w0, 280 <_ZN4llvm3mca13DispatchStage10cycleStartEv+0xc8>
 278:	str	wzr, [x19, #80]
 27c:	str	xzr, [x19, #88]
 280:	mov	x0, #0x1                   	// #1
 284:	str	x0, [x20]
 288:	ldr	x0, [sp, #64]
 28c:	add	x1, sp, #0x50
 290:	cmp	x0, x1
 294:	b.eq	328 <_ZN4llvm3mca13DispatchStage10cycleStartEv+0x170>  // b.none
 298:	bl	0 <free>
 29c:	ldp	x21, x22, [sp, #32]
 2a0:	ldr	x23, [sp, #48]
 2a4:	b	2b8 <_ZN4llvm3mca13DispatchStage10cycleStartEv+0x100>
 2a8:	ldr	w0, [x19, #64]
 2ac:	str	w0, [x19, #68]
 2b0:	mov	x0, #0x1                   	// #1
 2b4:	str	x0, [x20]
 2b8:	mov	x0, x20
 2bc:	ldp	x19, x20, [sp, #16]
 2c0:	ldp	x29, x30, [sp], #112
 2c4:	ret
 2c8:	adrp	x3, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 2cc:	add	x3, x3, #0x0
 2d0:	mov	w2, #0x95                  	// #149
 2d4:	adrp	x1, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 2d8:	add	x1, x1, #0x0
 2dc:	adrp	x0, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 2e0:	add	x0, x0, #0x0
 2e4:	bl	0 <__assert_fail>
 2e8:	add	x0, sp, #0x40
 2ec:	mov	x3, #0x4                   	// #4
 2f0:	mov	x2, x21
 2f4:	add	x1, x0, #0x10
 2f8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 2fc:	ldr	w0, [sp, #76]
 300:	cmp	x21, x0
 304:	b.ls	238 <_ZN4llvm3mca13DispatchStage10cycleStartEv+0x80>  // b.plast
 308:	adrp	x3, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 30c:	add	x3, x3, #0x0
 310:	mov	w2, #0x43                  	// #67
 314:	adrp	x1, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 318:	add	x1, x1, #0x0
 31c:	adrp	x0, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 320:	add	x0, x0, #0x0
 324:	bl	0 <__assert_fail>
 328:	ldp	x21, x22, [sp, #32]
 32c:	ldr	x23, [sp, #48]
 330:	b	2b8 <_ZN4llvm3mca13DispatchStage10cycleStartEv+0x100>

0000000000000334 <_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE>:
 334:	stp	x29, x30, [sp, #-128]!
 338:	mov	x29, sp
 33c:	stp	x19, x20, [sp, #16]
 340:	stp	x21, x22, [sp, #32]
 344:	mov	x21, x0
 348:	mov	x22, x1
 34c:	add	x0, sp, #0x68
 350:	str	x0, [sp, #88]
 354:	str	wzr, [sp, #96]
 358:	mov	w0, #0x4                   	// #4
 35c:	str	w0, [sp, #100]
 360:	ldr	x0, [x1, #8]
 364:	ldr	x19, [x0, #16]
 368:	ldr	w20, [x0, #24]
 36c:	add	x20, x20, x20, lsl #4
 370:	add	x20, x19, x20, lsl #3
 374:	cmp	x20, x19
 378:	b.eq	444 <_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE+0x110>  // b.none
 37c:	stp	x23, x24, [sp, #48]
 380:	stp	x25, x26, [sp, #64]
 384:	ldrh	w26, [x19, #12]
 388:	add	x19, x19, #0x88
 38c:	add	x23, sp, #0x58
 390:	add	x25, x23, #0x10
 394:	mov	x24, #0x2                   	// #2
 398:	b	3a0 <_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE+0x6c>
 39c:	add	x19, x19, #0x88
 3a0:	ldr	w1, [sp, #96]
 3a4:	ldr	x0, [sp, #88]
 3a8:	strh	w26, [x0, x1, lsl #1]
 3ac:	ldr	w2, [sp, #96]
 3b0:	ldr	w0, [sp, #100]
 3b4:	mov	w3, w2
 3b8:	add	x3, x3, #0x1
 3bc:	cmp	x3, w0, uxtw
 3c0:	b.hi	3fc <_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE+0xc8>  // b.pmore
 3c4:	add	w2, w2, #0x1
 3c8:	str	w2, [sp, #96]
 3cc:	cbz	w2, 41c <_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE+0xe8>
 3d0:	cmp	x20, x19
 3d4:	b.eq	43c <_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE+0x108>  // b.none
 3d8:	ldrh	w26, [x19, #12]
 3dc:	cmp	w0, w2
 3e0:	b.hi	39c <_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE+0x68>  // b.pmore
 3e4:	mov	x3, x24
 3e8:	mov	x2, #0x0                   	// #0
 3ec:	mov	x1, x25
 3f0:	mov	x0, x23
 3f4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 3f8:	b	39c <_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE+0x68>
 3fc:	adrp	x3, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 400:	add	x3, x3, #0x0
 404:	mov	w2, #0x43                  	// #67
 408:	adrp	x1, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 40c:	add	x1, x1, #0x0
 410:	adrp	x0, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 414:	add	x0, x0, #0x0
 418:	bl	0 <__assert_fail>
 41c:	adrp	x3, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 420:	add	x3, x3, #0x0
 424:	mov	w2, #0xa7                  	// #167
 428:	adrp	x1, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 42c:	add	x1, x1, #0x0
 430:	adrp	x0, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 434:	add	x0, x0, #0x0
 438:	bl	0 <__assert_fail>
 43c:	ldp	x23, x24, [sp, #48]
 440:	ldp	x25, x26, [sp, #64]
 444:	ldr	x1, [sp, #88]
 448:	ldr	w2, [sp, #96]
 44c:	ldr	x0, [x21, #112]
 450:	bl	0 <_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE>
 454:	mov	w19, #0x1                   	// #1
 458:	cbnz	w0, 484 <_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE+0x150>
 45c:	ldr	x0, [sp, #88]
 460:	add	x1, sp, #0x68
 464:	cmp	x0, x1
 468:	b.eq	470 <_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE+0x13c>  // b.none
 46c:	bl	0 <free>
 470:	mov	w0, w19
 474:	ldp	x19, x20, [sp, #16]
 478:	ldp	x21, x22, [sp, #32]
 47c:	ldp	x29, x30, [sp], #128
 480:	ret
 484:	str	w19, [sp, #112]
 488:	str	x22, [sp, #120]
 48c:	ldr	x19, [x21, #40]
 490:	add	x21, x21, #0x18
 494:	cmp	x19, x21
 498:	b.eq	4c8 <_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE+0x194>  // b.none
 49c:	add	x20, sp, #0x70
 4a0:	ldr	x0, [x19, #32]
 4a4:	ldr	x1, [x0]
 4a8:	ldr	x2, [x1, #24]
 4ac:	mov	x1, x20
 4b0:	blr	x2
 4b4:	mov	x0, x19
 4b8:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
 4bc:	mov	x19, x0
 4c0:	cmp	x21, x0
 4c4:	b.ne	4a0 <_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE+0x16c>  // b.any
 4c8:	mov	w19, #0x0                   	// #0
 4cc:	b	45c <_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE+0x128>

00000000000004d0 <_ZNK4llvm3mca13DispatchStage8checkRCUERKNS0_7InstRefE>:
 4d0:	ldr	x3, [x0, #104]
 4d4:	ldr	x2, [x1, #8]
 4d8:	ldr	x2, [x2]
 4dc:	ldr	w4, [x3, #16]
 4e0:	ldr	w2, [x2, #316]
 4e4:	cmp	w2, w4
 4e8:	csel	w2, w2, w4, ls  // ls = plast
 4ec:	cmp	w2, #0x0
 4f0:	csinc	w2, w2, wzr, ne  // ne = any
 4f4:	ldr	w3, [x3, #20]
 4f8:	cmp	w2, w3
 4fc:	b.hi	508 <_ZNK4llvm3mca13DispatchStage8checkRCUERKNS0_7InstRefE+0x38>  // b.pmore
 500:	mov	w0, #0x1                   	// #1
 504:	ret
 508:	stp	x29, x30, [sp, #-64]!
 50c:	mov	x29, sp
 510:	stp	x19, x20, [sp, #16]
 514:	mov	w2, #0x2                   	// #2
 518:	str	w2, [sp, #48]
 51c:	str	x1, [sp, #56]
 520:	ldr	x19, [x0, #40]
 524:	add	x20, x0, #0x18
 528:	cmp	x19, x20
 52c:	b.eq	564 <_ZNK4llvm3mca13DispatchStage8checkRCUERKNS0_7InstRefE+0x94>  // b.none
 530:	str	x21, [sp, #32]
 534:	add	x21, sp, #0x30
 538:	ldr	x0, [x19, #32]
 53c:	ldr	x1, [x0]
 540:	ldr	x2, [x1, #24]
 544:	mov	x1, x21
 548:	blr	x2
 54c:	mov	x0, x19
 550:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
 554:	mov	x19, x0
 558:	cmp	x20, x0
 55c:	b.ne	538 <_ZNK4llvm3mca13DispatchStage8checkRCUERKNS0_7InstRefE+0x68>  // b.any
 560:	ldr	x21, [sp, #32]
 564:	mov	w0, #0x0                   	// #0
 568:	ldp	x19, x20, [sp, #16]
 56c:	ldp	x29, x30, [sp], #64
 570:	ret

0000000000000574 <_ZNK4llvm3mca13DispatchStage11canDispatchERKNS0_7InstRefE>:
 574:	stp	x29, x30, [sp, #-48]!
 578:	mov	x29, sp
 57c:	stp	x19, x20, [sp, #16]
 580:	str	x21, [sp, #32]
 584:	mov	x20, x0
 588:	mov	x21, x1
 58c:	bl	4d0 <_ZNK4llvm3mca13DispatchStage8checkRCUERKNS0_7InstRefE>
 590:	and	w19, w0, #0xff
 594:	mov	x1, x21
 598:	mov	x0, x20
 59c:	bl	334 <_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE>
 5a0:	and	w19, w19, w0
 5a4:	ldr	x0, [x20, #8]
 5a8:	cbz	x0, 5dc <_ZNK4llvm3mca13DispatchStage11canDispatchERKNS0_7InstRefE+0x68>
 5ac:	ldr	x1, [x0]
 5b0:	ldr	x2, [x1, #16]
 5b4:	mov	x1, x21
 5b8:	blr	x2
 5bc:	and	w0, w0, #0xff
 5c0:	cmp	w0, #0x0
 5c4:	ccmp	w19, #0x0, #0x4, ne  // ne = any
 5c8:	cset	w0, ne  // ne = any
 5cc:	ldp	x19, x20, [sp, #16]
 5d0:	ldr	x21, [sp, #32]
 5d4:	ldp	x29, x30, [sp], #48
 5d8:	ret
 5dc:	mov	w0, #0x0                   	// #0
 5e0:	b	5c0 <_ZNK4llvm3mca13DispatchStage11canDispatchERKNS0_7InstRefE+0x4c>

00000000000005e4 <_ZNK4llvm3mca13DispatchStage11isAvailableERKNS0_7InstRefE>:
 5e4:	ldr	x2, [x1, #8]
 5e8:	ldr	x4, [x2]
 5ec:	ldr	w3, [x0, #64]
 5f0:	ldr	w5, [x0, #68]
 5f4:	ldr	w2, [x4, #316]
 5f8:	cmp	w2, w3
 5fc:	csel	w2, w2, w3, ls  // ls = plast
 600:	cmp	w5, w2
 604:	b.cc	63c <_ZNK4llvm3mca13DispatchStage11isAvailableERKNS0_7InstRefE+0x58>  // b.lo, b.ul, b.last
 608:	cmp	w5, w3
 60c:	cset	w5, ne  // ne = any
 610:	ldrb	w3, [x4, #327]
 614:	mov	w2, #0x0                   	// #0
 618:	tst	w5, w3
 61c:	b.ne	640 <_ZNK4llvm3mca13DispatchStage11isAvailableERKNS0_7InstRefE+0x5c>  // b.any
 620:	stp	x29, x30, [sp, #-16]!
 624:	mov	x29, sp
 628:	bl	574 <_ZNK4llvm3mca13DispatchStage11canDispatchERKNS0_7InstRefE>
 62c:	and	w2, w0, #0xff
 630:	mov	w0, w2
 634:	ldp	x29, x30, [sp], #16
 638:	ret
 63c:	mov	w2, #0x0                   	// #0
 640:	mov	w0, w2
 644:	ret

0000000000000648 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE>:
 648:	stp	x29, x30, [sp, #-128]!
 64c:	mov	x29, sp
 650:	stp	x19, x20, [sp, #16]
 654:	stp	x21, x22, [sp, #32]
 658:	stp	x23, x24, [sp, #48]
 65c:	str	x25, [sp, #64]
 660:	mov	x20, x0
 664:	stp	x1, x2, [sp, #80]
 668:	ldr	w0, [x0, #72]
 66c:	cbnz	w0, 700 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0xb8>
 670:	mov	x24, x8
 674:	ldr	x22, [sp, #88]
 678:	ldr	x1, [x22]
 67c:	ldr	w23, [x1, #316]
 680:	ldr	w0, [x20, #64]
 684:	cmp	w0, w23
 688:	b.cs	740 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0xf8>  // b.hs, b.nlast
 68c:	ldr	w2, [x20, #68]
 690:	cmp	w0, w2
 694:	b.ne	720 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0xd8>  // b.any
 698:	str	wzr, [x20, #68]
 69c:	sub	w0, w23, w0
 6a0:	str	w0, [x20, #72]
 6a4:	ldr	w0, [sp, #80]
 6a8:	str	w0, [x20, #80]
 6ac:	str	x22, [x20, #88]
 6b0:	ldrb	w0, [x1, #328]
 6b4:	cbz	w0, 6bc <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x74>
 6b8:	str	wzr, [x20, #68]
 6bc:	ldrb	w0, [x22, #8]
 6c0:	cbz	w0, 7b8 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x170>
 6c4:	ldr	w0, [x22, #24]
 6c8:	cmp	w0, #0x1
 6cc:	b.ne	778 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x130>  // b.any
 6d0:	ldr	w0, [x22, #584]
 6d4:	cmp	w0, #0x1
 6d8:	b.ne	798 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x150>  // b.any
 6dc:	ldr	x2, [x22, #576]
 6e0:	ldr	x1, [x22, #16]
 6e4:	ldr	x0, [x20, #112]
 6e8:	bl	0 <_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE>
 6ec:	and	w0, w0, #0xff
 6f0:	cbz	w0, 7b8 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x170>
 6f4:	mov	w0, #0x1                   	// #1
 6f8:	strb	w0, [x22, #840]
 6fc:	b	7f4 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x1ac>
 700:	adrp	x3, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 704:	add	x3, x3, #0x0
 708:	mov	w2, #0x4f                  	// #79
 70c:	adrp	x1, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 710:	add	x1, x1, #0x0
 714:	adrp	x0, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 718:	add	x0, x0, #0x0
 71c:	bl	0 <__assert_fail>
 720:	adrp	x3, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 724:	add	x3, x3, #0x0
 728:	mov	w2, #0x54                  	// #84
 72c:	adrp	x1, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 730:	add	x1, x1, #0x0
 734:	adrp	x0, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 738:	add	x0, x0, #0x0
 73c:	bl	0 <__assert_fail>
 740:	ldr	w0, [x20, #68]
 744:	cmp	w0, w23
 748:	b.cc	758 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x110>  // b.lo, b.ul, b.last
 74c:	sub	w0, w0, w23
 750:	str	w0, [x20, #68]
 754:	b	6b0 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x68>
 758:	adrp	x3, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 75c:	add	x3, x3, #0x0
 760:	mov	w2, #0x59                  	// #89
 764:	adrp	x1, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 768:	add	x1, x1, #0x0
 76c:	adrp	x0, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 770:	add	x0, x0, #0x0
 774:	bl	0 <__assert_fail>
 778:	adrp	x3, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 77c:	add	x3, x3, #0x0
 780:	mov	w2, #0x63                  	// #99
 784:	adrp	x1, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 788:	add	x1, x1, #0x0
 78c:	adrp	x0, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 790:	add	x0, x0, #0x0
 794:	bl	0 <__assert_fail>
 798:	adrp	x3, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 79c:	add	x3, x3, #0x0
 7a0:	mov	w2, #0x64                  	// #100
 7a4:	adrp	x1, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 7a8:	add	x1, x1, #0x0
 7ac:	adrp	x0, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 7b0:	add	x0, x0, #0x0
 7b4:	bl	0 <__assert_fail>
 7b8:	ldrb	w0, [x22, #840]
 7bc:	cbnz	w0, 7f4 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x1ac>
 7c0:	ldr	x19, [x22, #576]
 7c4:	ldr	w25, [x22, #584]
 7c8:	add	x25, x25, x25, lsl #1
 7cc:	add	x25, x19, x25, lsl #4
 7d0:	cmp	x25, x19
 7d4:	b.eq	7f4 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x1ac>  // b.none
 7d8:	ldr	x2, [x20, #96]
 7dc:	mov	x1, x19
 7e0:	ldr	x0, [x20, #112]
 7e4:	bl	0 <_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE>
 7e8:	add	x19, x19, #0x30
 7ec:	cmp	x25, x19
 7f0:	b.ne	7d8 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x190>  // b.any
 7f4:	ldr	x0, [x20, #112]
 7f8:	ldr	w25, [x0, #24]
 7fc:	mov	w19, w25
 800:	add	x0, sp, #0x70
 804:	str	x0, [sp, #96]
 808:	str	wzr, [sp, #104]
 80c:	mov	w0, #0x4                   	// #4
 810:	str	w0, [sp, #108]
 814:	cmp	w25, w0
 818:	b.hi	924 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x2dc>  // b.pmore
 81c:	str	w25, [sp, #104]
 820:	ldr	x0, [sp, #96]
 824:	add	x1, x0, x19, lsl #2
 828:	cmp	x0, x1
 82c:	b.eq	83c <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x1f4>  // b.none
 830:	str	wzr, [x0], #4
 834:	cmp	x1, x0
 838:	b.ne	830 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x1e8>  // b.any
 83c:	ldr	x19, [x22, #16]
 840:	ldr	w25, [x22, #24]
 844:	add	x25, x25, x25, lsl #4
 848:	add	x25, x19, x25, lsl #3
 84c:	cmp	x25, x19
 850:	b.eq	880 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x238>  // b.none
 854:	ldr	w0, [sp, #80]
 858:	bfxil	x21, x0, #0, #32
 85c:	ldr	x3, [sp, #96]
 860:	ldr	w4, [sp, #104]
 864:	mov	x1, x21
 868:	mov	x2, x19
 86c:	ldr	x0, [x20, #112]
 870:	bl	0 <_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE>
 874:	add	x19, x19, #0x88
 878:	cmp	x25, x19
 87c:	b.ne	854 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x20c>  // b.any
 880:	add	x19, sp, #0x50
 884:	mov	x1, x19
 888:	ldr	x0, [x20, #104]
 88c:	bl	0 <_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE>
 890:	mov	w1, w0
 894:	mov	x0, x22
 898:	bl	0 <_ZN4llvm3mca11Instruction8dispatchEj>
 89c:	ldr	w4, [x20, #64]
 8a0:	cmp	w4, w23
 8a4:	csel	w4, w4, w23, ls  // ls = plast
 8a8:	ldr	x2, [sp, #96]
 8ac:	ldr	w3, [sp, #104]
 8b0:	mov	x1, x19
 8b4:	mov	x0, x20
 8b8:	bl	60 <_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj>
 8bc:	ldr	x0, [x20, #8]
 8c0:	cbz	x0, 964 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x31c>
 8c4:	ldr	x1, [x0]
 8c8:	ldr	x2, [x1, #16]
 8cc:	add	x1, sp, #0x50
 8d0:	blr	x2
 8d4:	and	w0, w0, #0xff
 8d8:	cbz	w0, 964 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x31c>
 8dc:	ldr	x0, [x20, #8]
 8e0:	ldr	x1, [x0]
 8e4:	mov	x8, x24
 8e8:	ldr	x2, [x1, #48]
 8ec:	add	x1, sp, #0x50
 8f0:	blr	x2
 8f4:	ldr	x0, [sp, #96]
 8f8:	add	x1, sp, #0x70
 8fc:	cmp	x0, x1
 900:	b.eq	908 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x2c0>  // b.none
 904:	bl	0 <free>
 908:	mov	x0, x24
 90c:	ldp	x19, x20, [sp, #16]
 910:	ldp	x21, x22, [sp, #32]
 914:	ldp	x23, x24, [sp, #48]
 918:	ldr	x25, [sp, #64]
 91c:	ldp	x29, x30, [sp], #128
 920:	ret
 924:	add	x0, sp, #0x60
 928:	mov	x3, #0x4                   	// #4
 92c:	mov	x2, x19
 930:	add	x1, x0, #0x10
 934:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 938:	ldr	w0, [sp, #108]
 93c:	cmp	x19, x0
 940:	b.ls	81c <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE+0x1d4>  // b.plast
 944:	adrp	x3, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 948:	add	x3, x3, #0x0
 94c:	mov	w2, #0x43                  	// #67
 950:	adrp	x1, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 954:	add	x1, x1, #0x0
 958:	adrp	x0, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 95c:	add	x0, x0, #0x0
 960:	bl	0 <__assert_fail>
 964:	adrp	x3, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 968:	add	x3, x3, #0x0
 96c:	mov	w2, #0x47                  	// #71
 970:	adrp	x1, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 974:	add	x1, x1, #0x0
 978:	adrp	x0, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 97c:	add	x0, x0, #0x0
 980:	bl	0 <__assert_fail>

0000000000000984 <_ZN4llvm3mca13DispatchStage7executeERNS0_7InstRefE>:
 984:	stp	x29, x30, [sp, #-48]!
 988:	mov	x29, sp
 98c:	stp	x19, x20, [sp, #16]
 990:	str	x21, [sp, #32]
 994:	mov	x19, x8
 998:	mov	x20, x0
 99c:	mov	x21, x1
 9a0:	bl	574 <_ZNK4llvm3mca13DispatchStage11canDispatchERKNS0_7InstRefE>
 9a4:	and	w2, w0, #0xff
 9a8:	cbz	w2, 9d8 <_ZN4llvm3mca13DispatchStage7executeERNS0_7InstRefE+0x54>
 9ac:	ldp	x0, x1, [x21]
 9b0:	mov	x8, x19
 9b4:	mov	x2, x1
 9b8:	mov	x1, x0
 9bc:	mov	x0, x20
 9c0:	bl	648 <_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE>
 9c4:	mov	x0, x19
 9c8:	ldp	x19, x20, [sp, #16]
 9cc:	ldr	x21, [sp, #32]
 9d0:	ldp	x29, x30, [sp], #48
 9d4:	ret
 9d8:	adrp	x3, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 9dc:	add	x3, x3, #0x0
 9e0:	mov	w2, #0xb0                  	// #176
 9e4:	adrp	x1, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 9e8:	add	x1, x1, #0x0
 9ec:	adrp	x0, 0 <_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE>
 9f0:	add	x0, x0, #0x0
 9f4:	bl	0 <__assert_fail>

00000000000009f8 <_ZNK4llvm3mca13DispatchStage4dumpEv>:
 9f8:	stp	x29, x30, [sp, #-32]!
 9fc:	mov	x29, sp
 a00:	str	x19, [sp, #16]
 a04:	mov	x19, x0
 a08:	ldr	x0, [x0, #112]
 a0c:	bl	0 <_ZNK4llvm3mca12RegisterFile4dumpEv>
 a10:	ldr	x0, [x19, #104]
 a14:	bl	0 <_ZNK4llvm3mca17RetireControlUnit4dumpEv>
 a18:	ldr	x19, [sp, #16]
 a1c:	ldp	x29, x30, [sp], #32
 a20:	ret

Disassembly of section .text._ZNK4llvm3mca13DispatchStage17hasWorkToCompleteEv:

0000000000000000 <_ZNK4llvm3mca13DispatchStage17hasWorkToCompleteEv>:
   0:	mov	w0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN4llvm3mca13DispatchStageD2Ev:

0000000000000000 <_ZN4llvm3mca13DispatchStageD1Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x1, 0 <_ZN4llvm3mca13DispatchStageD1Ev>
   c:	ldr	x1, [x1]
  10:	add	x1, x1, #0x10
  14:	str	x1, [x0]
  18:	bl	0 <_ZN4llvm3mca5StageD2Ev>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret

Disassembly of section .text._ZN4llvm3mca13DispatchStageD0Ev:

0000000000000000 <_ZN4llvm3mca13DispatchStageD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x1, 0 <_ZN4llvm3mca13DispatchStageD0Ev>
  14:	ldr	x1, [x1]
  18:	add	x1, x1, #0x10
  1c:	str	x1, [x0]
  20:	bl	0 <_ZN4llvm3mca5StageD2Ev>
  24:	mov	x1, #0x78                  	// #120
  28:	mov	x0, x19
  2c:	bl	0 <_ZdlPvm>
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm3mca5Stage8cycleEndEv:

0000000000000000 <_ZN4llvm3mca5Stage8cycleEndEv>:
   0:	mov	x0, x8
   4:	mov	x1, #0x1                   	// #1
   8:	str	x1, [x8]
   c:	ret

EntryStage.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>:
   0:	ldr	x0, [x0, #72]
   4:	cmp	x0, #0x0
   8:	cset	w0, ne  // ne = any
   c:	ret

0000000000000010 <_ZNK4llvm3mca10EntryStage11isAvailableERKNS0_7InstRefE>:
  10:	mov	x1, x0
  14:	ldr	x0, [x0, #72]
  18:	cbz	x0, 50 <_ZNK4llvm3mca10EntryStage11isAvailableERKNS0_7InstRefE+0x40>
  1c:	ldr	x2, [x1, #8]
  20:	mov	w0, #0x0                   	// #0
  24:	cbz	x2, 58 <_ZNK4llvm3mca10EntryStage11isAvailableERKNS0_7InstRefE+0x48>
  28:	stp	x29, x30, [sp, #-16]!
  2c:	mov	x29, sp
  30:	ldr	x0, [x2]
  34:	ldr	x3, [x0, #16]
  38:	add	x1, x1, #0x40
  3c:	mov	x0, x2
  40:	blr	x3
  44:	and	w0, w0, #0xff
  48:	ldp	x29, x30, [sp], #16
  4c:	ret
  50:	mov	w0, #0x0                   	// #0
  54:	ret
  58:	ret

000000000000005c <_ZN4llvm3mca10EntryStage8cycleEndEv>:
  5c:	stp	x29, x30, [sp, #-96]!
  60:	mov	x29, sp
  64:	ldr	w1, [x0, #232]
  68:	ldr	w2, [x0, #88]
  6c:	cmp	x1, w2, uxtw
  70:	b.cs	128 <_ZN4llvm3mca10EntryStage8cycleEndEv+0xcc>  // b.hs, b.nlast
  74:	stp	x19, x20, [sp, #16]
  78:	stp	x21, x22, [sp, #32]
  7c:	stp	x23, x24, [sp, #48]
  80:	stp	x25, x26, [sp, #64]
  84:	mov	x25, x8
  88:	mov	x23, x0
  8c:	mov	w0, w2
  90:	ldr	x21, [x23, #80]
  94:	lsl	x1, x1, #3
  98:	add	x19, x21, x1
  9c:	lsl	x0, x0, #3
  a0:	add	x22, x21, x0
  a4:	sub	x0, x0, x1
  a8:	asr	x1, x0, #5
  ac:	cmp	xzr, x0, asr #5
  b0:	b.ge	104 <_ZN4llvm3mca10EntryStage8cycleEndEv+0xa8>  // b.tcont
  b4:	add	x0, x19, x1, lsl #5
  b8:	ldr	x1, [x19]
  bc:	ldr	w1, [x1, #784]
  c0:	cmp	w1, #0x6
  c4:	b.ne	160 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x104>  // b.any
  c8:	ldr	x1, [x19, #8]
  cc:	ldr	w1, [x1, #784]
  d0:	cmp	w1, #0x6
  d4:	b.ne	15c <_ZN4llvm3mca10EntryStage8cycleEndEv+0x100>  // b.any
  d8:	ldr	x1, [x19, #16]
  dc:	ldr	w1, [x1, #784]
  e0:	cmp	w1, #0x6
  e4:	b.ne	198 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x13c>  // b.any
  e8:	ldr	x1, [x19, #24]
  ec:	ldr	w1, [x1, #784]
  f0:	cmp	w1, #0x6
  f4:	b.ne	1a0 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x144>  // b.any
  f8:	add	x19, x19, #0x20
  fc:	cmp	x0, x19
 100:	b.ne	b8 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x5c>  // b.any
 104:	sub	x0, x22, x19
 108:	cmp	x0, #0x10
 10c:	b.eq	1bc <_ZN4llvm3mca10EntryStage8cycleEndEv+0x160>  // b.none
 110:	cmp	x0, #0x18
 114:	b.eq	1a8 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x14c>  // b.none
 118:	cmp	x0, #0x8
 11c:	b.eq	1d0 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x174>  // b.none
 120:	mov	x19, x22
 124:	b	160 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x104>
 128:	stp	x19, x20, [sp, #16]
 12c:	stp	x21, x22, [sp, #32]
 130:	stp	x23, x24, [sp, #48]
 134:	stp	x25, x26, [sp, #64]
 138:	stp	x27, x28, [sp, #80]
 13c:	adrp	x3, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 140:	add	x3, x3, #0x0
 144:	mov	w2, #0x95                  	// #149
 148:	adrp	x1, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 14c:	add	x1, x1, #0x0
 150:	adrp	x0, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 154:	add	x0, x0, #0x0
 158:	bl	0 <__assert_fail>
 15c:	add	x19, x19, #0x8
 160:	sub	x0, x19, x21
 164:	asr	x0, x0, #3
 168:	str	w0, [x23, #232]
 16c:	cmp	w2, w0, lsl #1
 170:	b.ls	1e4 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x188>  // b.plast
 174:	mov	x0, #0x1                   	// #1
 178:	str	x0, [x25]
 17c:	mov	x0, x25
 180:	ldp	x19, x20, [sp, #16]
 184:	ldp	x21, x22, [sp, #32]
 188:	ldp	x23, x24, [sp, #48]
 18c:	ldp	x25, x26, [sp, #64]
 190:	ldp	x29, x30, [sp], #96
 194:	ret
 198:	add	x19, x19, #0x10
 19c:	b	160 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x104>
 1a0:	add	x19, x19, #0x18
 1a4:	b	160 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x104>
 1a8:	ldr	x0, [x19]
 1ac:	ldr	w0, [x0, #784]
 1b0:	cmp	w0, #0x6
 1b4:	b.ne	160 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x104>  // b.any
 1b8:	add	x19, x19, #0x8
 1bc:	ldr	x0, [x19]
 1c0:	ldr	w0, [x0, #784]
 1c4:	cmp	w0, #0x6
 1c8:	b.ne	160 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x104>  // b.any
 1cc:	add	x19, x19, #0x8
 1d0:	ldr	x0, [x19]
 1d4:	ldr	w0, [x0, #784]
 1d8:	cmp	w0, #0x6
 1dc:	csel	x19, x19, x22, ne  // ne = any
 1e0:	b	160 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x104>
 1e4:	stp	x27, x28, [sp, #80]
 1e8:	cmp	x21, x19
 1ec:	b.hi	210 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x1b4>  // b.pmore
 1f0:	cmp	x22, x19
 1f4:	b.cc	230 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x1d4>  // b.lo, b.ul, b.last
 1f8:	sub	x27, x22, x19
 1fc:	asr	x28, x27, #3
 200:	cmp	x27, #0x0
 204:	b.le	32c <_ZN4llvm3mca10EntryStage8cycleEndEv+0x2d0>
 208:	mov	x24, #0x0                   	// #0
 20c:	b	2c4 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x268>
 210:	adrp	x3, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 214:	add	x3, x3, #0x0
 218:	mov	w2, #0x1c7                 	// #455
 21c:	adrp	x1, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 220:	add	x1, x1, #0x0
 224:	adrp	x0, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 228:	add	x0, x0, #0x0
 22c:	bl	0 <__assert_fail>
 230:	adrp	x3, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 234:	add	x3, x3, #0x0
 238:	mov	w2, #0x1c8                 	// #456
 23c:	adrp	x1, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 240:	add	x1, x1, #0x0
 244:	adrp	x0, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 248:	add	x0, x0, #0x0
 24c:	bl	0 <__assert_fail>
 250:	bl	0 <free>
 254:	cmp	x26, x20
 258:	b.eq	294 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x238>  // b.none
 25c:	sub	x20, x20, #0x88
 260:	ldr	x1, [x20, #56]
 264:	ldr	w0, [x20, #64]
 268:	add	x0, x1, x0, lsl #4
 26c:	cmp	x1, x0
 270:	b.eq	280 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x224>  // b.none
 274:	sub	x0, x0, #0x10
 278:	cmp	x1, x0
 27c:	b.ne	274 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x218>  // b.any
 280:	ldr	x0, [x20, #56]
 284:	add	x1, x20, #0x48
 288:	cmp	x0, x1
 28c:	b.ne	250 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x1f4>  // b.any
 290:	b	254 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x1f8>
 294:	ldr	x0, [x22, #16]
 298:	add	x1, x22, #0x20
 29c:	cmp	x0, x1
 2a0:	b.eq	2a8 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x24c>  // b.none
 2a4:	bl	0 <free>
 2a8:	mov	x1, #0x350                 	// #848
 2ac:	mov	x0, x22
 2b0:	bl	0 <_ZdlPvm>
 2b4:	add	x24, x24, #0x1
 2b8:	sub	x0, x28, x24
 2bc:	cmp	x0, #0x0
 2c0:	b.le	308 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x2ac>
 2c4:	ldr	x0, [x19, x24, lsl #3]
 2c8:	str	xzr, [x19, x24, lsl #3]
 2cc:	ldr	x22, [x21, x24, lsl #3]
 2d0:	str	x0, [x21, x24, lsl #3]
 2d4:	cbz	x22, 2b4 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x258>
 2d8:	ldr	x0, [x22, #576]
 2dc:	add	x1, x22, #0x250
 2e0:	cmp	x0, x1
 2e4:	b.eq	2ec <_ZN4llvm3mca10EntryStage8cycleEndEv+0x290>  // b.none
 2e8:	bl	0 <free>
 2ec:	ldr	x26, [x22, #16]
 2f0:	ldr	w20, [x22, #24]
 2f4:	add	x20, x20, x20, lsl #4
 2f8:	add	x20, x26, x20, lsl #3
 2fc:	cmp	x26, x20
 300:	b.ne	25c <_ZN4llvm3mca10EntryStage8cycleEndEv+0x200>  // b.any
 304:	b	294 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x238>
 308:	cmp	x27, #0x0
 30c:	mov	x0, #0x8                   	// #8
 310:	csel	x27, x27, x0, gt
 314:	add	x21, x21, x27
 318:	ldr	w22, [x23, #88]
 31c:	ldr	x0, [x23, #80]
 320:	add	x22, x0, x22, lsl #3
 324:	cmp	x22, x21
 328:	b.eq	3d8 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x37c>  // b.none
 32c:	mov	x26, #0x350                 	// #848
 330:	b	3a0 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x344>
 334:	bl	0 <free>
 338:	cmp	x24, x19
 33c:	b.eq	378 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x31c>  // b.none
 340:	sub	x19, x19, #0x88
 344:	ldr	x1, [x19, #56]
 348:	ldr	w0, [x19, #64]
 34c:	add	x0, x1, x0, lsl #4
 350:	cmp	x1, x0
 354:	b.eq	364 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x308>  // b.none
 358:	sub	x0, x0, #0x10
 35c:	cmp	x1, x0
 360:	b.ne	358 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x2fc>  // b.any
 364:	ldr	x0, [x19, #56]
 368:	add	x1, x19, #0x48
 36c:	cmp	x0, x1
 370:	b.ne	334 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x2d8>  // b.any
 374:	b	338 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x2dc>
 378:	ldr	x0, [x20, #16]
 37c:	add	x1, x20, #0x20
 380:	cmp	x0, x1
 384:	b.eq	38c <_ZN4llvm3mca10EntryStage8cycleEndEv+0x330>  // b.none
 388:	bl	0 <free>
 38c:	mov	x1, x26
 390:	mov	x0, x20
 394:	bl	0 <_ZdlPvm>
 398:	cmp	x22, x21
 39c:	b.eq	3dc <_ZN4llvm3mca10EntryStage8cycleEndEv+0x380>  // b.none
 3a0:	ldr	x20, [x22, #-8]!
 3a4:	cbz	x20, 398 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x33c>
 3a8:	ldr	x0, [x20, #576]
 3ac:	add	x1, x20, #0x250
 3b0:	cmp	x0, x1
 3b4:	b.eq	3bc <_ZN4llvm3mca10EntryStage8cycleEndEv+0x360>  // b.none
 3b8:	bl	0 <free>
 3bc:	ldr	x24, [x20, #16]
 3c0:	ldr	w19, [x20, #24]
 3c4:	add	x19, x19, x19, lsl #4
 3c8:	add	x19, x24, x19, lsl #3
 3cc:	cmp	x24, x19
 3d0:	b.ne	340 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x2e4>  // b.any
 3d4:	b	378 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x31c>
 3d8:	mov	x21, x22
 3dc:	ldr	x0, [x23, #80]
 3e0:	sub	x21, x21, x0
 3e4:	asr	x0, x21, #3
 3e8:	ldr	w1, [x23, #92]
 3ec:	cmp	x1, x21, asr #3
 3f0:	b.cc	404 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x3a8>  // b.lo, b.ul, b.last
 3f4:	str	w0, [x23, #88]
 3f8:	str	wzr, [x23, #232]
 3fc:	ldp	x27, x28, [sp, #80]
 400:	b	174 <_ZN4llvm3mca10EntryStage8cycleEndEv+0x118>
 404:	adrp	x3, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 408:	add	x3, x3, #0x0
 40c:	mov	w2, #0x43                  	// #67
 410:	adrp	x1, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 414:	add	x1, x1, #0x0
 418:	adrp	x0, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 41c:	add	x0, x0, #0x0
 420:	bl	0 <__assert_fail>

0000000000000424 <_ZN4llvm3mca10EntryStage18getNextInstructionEv>:
 424:	stp	x29, x30, [sp, #-48]!
 428:	mov	x29, sp
 42c:	stp	x19, x20, [sp, #16]
 430:	stp	x21, x22, [sp, #32]
 434:	mov	x20, x0
 438:	ldr	x0, [x0, #72]
 43c:	cbnz	x0, 470 <_ZN4llvm3mca10EntryStage18getNextInstructionEv+0x4c>
 440:	ldr	x0, [x20, #224]
 444:	ldr	w22, [x0, #16]
 448:	mov	w3, w22
 44c:	ldr	x2, [x0, #8]
 450:	ldr	w1, [x0, #20]
 454:	mul	x1, x1, x2
 458:	cmp	x1, w22, uxtw
 45c:	b.hi	490 <_ZN4llvm3mca10EntryStage18getNextInstructionEv+0x6c>  // b.pmore
 460:	ldp	x19, x20, [sp, #16]
 464:	ldp	x21, x22, [sp, #32]
 468:	ldp	x29, x30, [sp], #48
 46c:	ret
 470:	adrp	x3, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 474:	add	x3, x3, #0x0
 478:	mov	w2, #0x20                  	// #32
 47c:	adrp	x1, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 480:	add	x1, x1, #0x0
 484:	adrp	x0, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 488:	add	x0, x0, #0x0
 48c:	bl	0 <__assert_fail>
 490:	udiv	x1, x3, x2
 494:	msub	x2, x1, x2, x3
 498:	ldr	x0, [x0]
 49c:	ldr	x21, [x0, x2, lsl #3]
 4a0:	mov	x0, #0x350                 	// #848
 4a4:	bl	0 <_Znwm>
 4a8:	mov	x19, x0
 4ac:	ldr	x0, [x21]
 4b0:	str	x0, [x19]
 4b4:	ldrb	w0, [x21, #8]
 4b8:	strb	w0, [x19, #8]
 4bc:	add	x0, x19, #0x20
 4c0:	str	x0, [x19, #16]
 4c4:	str	wzr, [x19, #24]
 4c8:	mov	w0, #0x4                   	// #4
 4cc:	str	w0, [x19, #28]
 4d0:	ldr	w0, [x21, #24]
 4d4:	cbnz	w0, 5b0 <_ZN4llvm3mca10EntryStage18getNextInstructionEv+0x18c>
 4d8:	add	x1, x19, #0x250
 4dc:	str	x1, [x19, #576]
 4e0:	str	wzr, [x19, #584]
 4e4:	mov	w1, #0x4                   	// #4
 4e8:	str	w1, [x19, #588]
 4ec:	ldr	w0, [x21, #584]
 4f0:	cbnz	w0, 5c0 <_ZN4llvm3mca10EntryStage18getNextInstructionEv+0x19c>
 4f4:	ldr	w0, [x21, #784]
 4f8:	str	w0, [x19, #784]
 4fc:	ldr	w0, [x21, #788]
 500:	str	w0, [x19, #788]
 504:	ldr	w0, [x21, #792]
 508:	str	w0, [x19, #792]
 50c:	ldr	w0, [x21, #796]
 510:	str	w0, [x19, #796]
 514:	ldr	x0, [x21, #800]
 518:	str	x0, [x19, #800]
 51c:	ldr	x0, [x21, #808]
 520:	str	x0, [x19, #808]
 524:	ldr	w0, [x21, #816]
 528:	str	w0, [x19, #816]
 52c:	add	x0, x19, #0x334
 530:	add	x1, x21, #0x334
 534:	ldr	x2, [x1]
 538:	str	x2, [x0]
 53c:	ldr	w1, [x21, #828]
 540:	str	w1, [x19, #828]
 544:	ldr	x0, [x21, #832]
 548:	str	x0, [x19, #832]
 54c:	ldrb	w0, [x21, #840]
 550:	strb	w0, [x19, #840]
 554:	str	w22, [x20, #64]
 558:	str	x19, [x20, #72]
 55c:	ldr	w1, [x20, #88]
 560:	ldr	w0, [x20, #92]
 564:	cmp	w1, w0
 568:	b.cs	5d0 <_ZN4llvm3mca10EntryStage18getNextInstructionEv+0x1ac>  // b.hs, b.nlast
 56c:	ldr	w1, [x20, #88]
 570:	ldr	x0, [x20, #80]
 574:	str	x19, [x0, x1, lsl #3]
 578:	ldr	w0, [x20, #88]
 57c:	mov	w1, w0
 580:	add	x1, x1, #0x1
 584:	ldr	w2, [x20, #92]
 588:	cmp	x1, x2
 58c:	b.hi	5e0 <_ZN4llvm3mca10EntryStage18getNextInstructionEv+0x1bc>  // b.pmore
 590:	add	w0, w0, #0x1
 594:	str	w0, [x20, #88]
 598:	cbz	w0, 600 <_ZN4llvm3mca10EntryStage18getNextInstructionEv+0x1dc>
 59c:	ldr	x1, [x20, #224]
 5a0:	ldr	w0, [x1, #16]
 5a4:	add	w0, w0, #0x1
 5a8:	str	w0, [x1, #16]
 5ac:	b	460 <_ZN4llvm3mca10EntryStage18getNextInstructionEv+0x3c>
 5b0:	add	x1, x21, #0x10
 5b4:	add	x0, x19, #0x10
 5b8:	bl	0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 5bc:	b	4d8 <_ZN4llvm3mca10EntryStage18getNextInstructionEv+0xb4>
 5c0:	add	x1, x21, #0x240
 5c4:	add	x0, x19, #0x240
 5c8:	bl	0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 5cc:	b	4f4 <_ZN4llvm3mca10EntryStage18getNextInstructionEv+0xd0>
 5d0:	mov	x1, #0x0                   	// #0
 5d4:	add	x0, x20, #0x50
 5d8:	bl	0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 5dc:	b	56c <_ZN4llvm3mca10EntryStage18getNextInstructionEv+0x148>
 5e0:	adrp	x3, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 5e4:	add	x3, x3, #0x0
 5e8:	mov	w2, #0x43                  	// #67
 5ec:	adrp	x1, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 5f0:	add	x1, x1, #0x0
 5f4:	adrp	x0, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 5f8:	add	x0, x0, #0x0
 5fc:	bl	0 <__assert_fail>
 600:	adrp	x3, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 604:	add	x3, x3, #0x0
 608:	mov	w2, #0xa7                  	// #167
 60c:	adrp	x1, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 610:	add	x1, x1, #0x0
 614:	adrp	x0, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 618:	add	x0, x0, #0x0
 61c:	bl	0 <__assert_fail>

0000000000000620 <_ZN4llvm3mca10EntryStage7executeERNS0_7InstRefE>:
 620:	stp	x29, x30, [sp, #-64]!
 624:	mov	x29, sp
 628:	stp	x19, x20, [sp, #16]
 62c:	str	x21, [sp, #32]
 630:	mov	x19, x0
 634:	ldr	x0, [x0, #72]
 638:	cbz	x0, 6b4 <_ZN4llvm3mca10EntryStage7executeERNS0_7InstRefE+0x94>
 63c:	mov	x20, x8
 640:	ldr	x0, [x19, #8]
 644:	cbz	x0, 6d4 <_ZN4llvm3mca10EntryStage7executeERNS0_7InstRefE+0xb4>
 648:	add	x21, x19, #0x40
 64c:	ldr	x1, [x0]
 650:	ldr	x2, [x1, #16]
 654:	mov	x1, x21
 658:	blr	x2
 65c:	and	w0, w0, #0xff
 660:	cbz	w0, 6d4 <_ZN4llvm3mca10EntryStage7executeERNS0_7InstRefE+0xb4>
 664:	ldr	x0, [x19, #8]
 668:	ldr	x1, [x0]
 66c:	add	x8, sp, #0x38
 670:	ldr	x2, [x1, #48]
 674:	mov	x1, x21
 678:	blr	x2
 67c:	ldr	x0, [sp, #56]
 680:	ands	x1, x0, #0xfffffffffffffffe
 684:	cset	x0, ne  // ne = any
 688:	orr	x0, x0, x1
 68c:	str	x0, [sp, #56]
 690:	ands	x1, x0, #0xfffffffffffffffe
 694:	b.ne	6f4 <_ZN4llvm3mca10EntryStage7executeERNS0_7InstRefE+0xd4>  // b.any
 698:	tbnz	w0, #0, 710 <_ZN4llvm3mca10EntryStage7executeERNS0_7InstRefE+0xf0>
 69c:	str	xzr, [x19, #72]
 6a0:	mov	x0, x19
 6a4:	bl	424 <_ZN4llvm3mca10EntryStage18getNextInstructionEv>
 6a8:	mov	x0, #0x1                   	// #1
 6ac:	str	x0, [x20]
 6b0:	b	6fc <_ZN4llvm3mca10EntryStage7executeERNS0_7InstRefE+0xdc>
 6b4:	adrp	x3, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 6b8:	add	x3, x3, #0x0
 6bc:	mov	w2, #0x2b                  	// #43
 6c0:	adrp	x1, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 6c4:	add	x1, x1, #0x0
 6c8:	adrp	x0, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 6cc:	add	x0, x0, #0x0
 6d0:	bl	0 <__assert_fail>
 6d4:	adrp	x3, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 6d8:	add	x3, x3, #0x0
 6dc:	mov	w2, #0x47                  	// #71
 6e0:	adrp	x1, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 6e4:	add	x1, x1, #0x0
 6e8:	adrp	x0, 0 <_ZNK4llvm3mca10EntryStage17hasWorkToCompleteEv>
 6ec:	add	x0, x0, #0x0
 6f0:	bl	0 <__assert_fail>
 6f4:	orr	x1, x1, #0x1
 6f8:	str	x1, [x20]
 6fc:	mov	x0, x20
 700:	ldp	x19, x20, [sp, #16]
 704:	ldr	x21, [sp, #32]
 708:	ldp	x29, x30, [sp], #64
 70c:	ret
 710:	add	x0, sp, #0x38
 714:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

0000000000000718 <_ZN4llvm3mca10EntryStage10cycleStartEv>:
 718:	stp	x29, x30, [sp, #-32]!
 71c:	mov	x29, sp
 720:	str	x19, [sp, #16]
 724:	mov	x19, x8
 728:	ldr	x1, [x0, #72]
 72c:	cbz	x1, 748 <_ZN4llvm3mca10EntryStage10cycleStartEv+0x30>
 730:	mov	x0, #0x1                   	// #1
 734:	str	x0, [x19]
 738:	mov	x0, x19
 73c:	ldr	x19, [sp, #16]
 740:	ldp	x29, x30, [sp], #32
 744:	ret
 748:	bl	424 <_ZN4llvm3mca10EntryStage18getNextInstructionEv>
 74c:	b	730 <_ZN4llvm3mca10EntryStage10cycleStartEv+0x18>

Disassembly of section .text._ZN4llvm3mca10EntryStageD2Ev:

0000000000000000 <_ZN4llvm3mca10EntryStageD1Ev>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x20, x0
  18:	adrp	x1, 0 <_ZN4llvm3mca10EntryStageD1Ev>
  1c:	ldr	x1, [x1]
  20:	add	x1, x1, #0x10
  24:	str	x1, [x0]
  28:	ldr	x23, [x0, #80]
  2c:	ldr	w22, [x0, #88]
  30:	add	x22, x23, x22, lsl #3
  34:	cmp	x23, x22
  38:	b.eq	f0 <_ZN4llvm3mca10EntryStageD1Ev+0xf0>  // b.none
  3c:	str	x25, [sp, #64]
  40:	mov	x25, #0x350                 	// #848
  44:	b	b4 <_ZN4llvm3mca10EntryStageD1Ev+0xb4>
  48:	bl	0 <free>
  4c:	cmp	x24, x19
  50:	b.eq	8c <_ZN4llvm3mca10EntryStageD1Ev+0x8c>  // b.none
  54:	sub	x19, x19, #0x88
  58:	ldr	x0, [x19, #56]
  5c:	ldr	w1, [x19, #64]
  60:	add	x1, x0, x1, lsl #4
  64:	cmp	x0, x1
  68:	b.eq	78 <_ZN4llvm3mca10EntryStageD1Ev+0x78>  // b.none
  6c:	sub	x1, x1, #0x10
  70:	cmp	x0, x1
  74:	b.ne	6c <_ZN4llvm3mca10EntryStageD1Ev+0x6c>  // b.any
  78:	ldr	x0, [x19, #56]
  7c:	add	x1, x19, #0x48
  80:	cmp	x0, x1
  84:	b.ne	48 <_ZN4llvm3mca10EntryStageD1Ev+0x48>  // b.any
  88:	b	4c <_ZN4llvm3mca10EntryStageD1Ev+0x4c>
  8c:	ldr	x0, [x21, #16]
  90:	add	x1, x21, #0x20
  94:	cmp	x0, x1
  98:	b.eq	a0 <_ZN4llvm3mca10EntryStageD1Ev+0xa0>  // b.none
  9c:	bl	0 <free>
  a0:	mov	x1, x25
  a4:	mov	x0, x21
  a8:	bl	0 <_ZdlPvm>
  ac:	cmp	x23, x22
  b0:	b.eq	ec <_ZN4llvm3mca10EntryStageD1Ev+0xec>  // b.none
  b4:	ldr	x21, [x22, #-8]!
  b8:	cbz	x21, ac <_ZN4llvm3mca10EntryStageD1Ev+0xac>
  bc:	ldr	x0, [x21, #576]
  c0:	add	x1, x21, #0x250
  c4:	cmp	x0, x1
  c8:	b.eq	d0 <_ZN4llvm3mca10EntryStageD1Ev+0xd0>  // b.none
  cc:	bl	0 <free>
  d0:	ldr	x24, [x21, #16]
  d4:	ldr	w19, [x21, #24]
  d8:	add	x19, x19, x19, lsl #4
  dc:	add	x19, x24, x19, lsl #3
  e0:	cmp	x24, x19
  e4:	b.ne	54 <_ZN4llvm3mca10EntryStageD1Ev+0x54>  // b.any
  e8:	b	8c <_ZN4llvm3mca10EntryStageD1Ev+0x8c>
  ec:	ldr	x25, [sp, #64]
  f0:	ldr	x0, [x20, #80]
  f4:	add	x1, x20, #0x60
  f8:	cmp	x0, x1
  fc:	b.eq	104 <_ZN4llvm3mca10EntryStageD1Ev+0x104>  // b.none
 100:	bl	0 <free>
 104:	mov	x0, x20
 108:	bl	0 <_ZN4llvm3mca5StageD2Ev>
 10c:	ldp	x19, x20, [sp, #16]
 110:	ldp	x21, x22, [sp, #32]
 114:	ldp	x23, x24, [sp, #48]
 118:	ldp	x29, x30, [sp], #80
 11c:	ret

Disassembly of section .text._ZN4llvm3mca10EntryStageD0Ev:

0000000000000000 <_ZN4llvm3mca10EntryStageD0Ev>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x20, x0
  18:	adrp	x1, 0 <_ZN4llvm3mca10EntryStageD0Ev>
  1c:	ldr	x1, [x1]
  20:	add	x1, x1, #0x10
  24:	str	x1, [x0]
  28:	ldr	x23, [x0, #80]
  2c:	ldr	w22, [x0, #88]
  30:	add	x22, x23, x22, lsl #3
  34:	cmp	x23, x22
  38:	b.eq	f0 <_ZN4llvm3mca10EntryStageD0Ev+0xf0>  // b.none
  3c:	str	x25, [sp, #64]
  40:	mov	x25, #0x350                 	// #848
  44:	b	b4 <_ZN4llvm3mca10EntryStageD0Ev+0xb4>
  48:	bl	0 <free>
  4c:	cmp	x24, x19
  50:	b.eq	8c <_ZN4llvm3mca10EntryStageD0Ev+0x8c>  // b.none
  54:	sub	x19, x19, #0x88
  58:	ldr	x0, [x19, #56]
  5c:	ldr	w1, [x19, #64]
  60:	add	x1, x0, x1, lsl #4
  64:	cmp	x0, x1
  68:	b.eq	78 <_ZN4llvm3mca10EntryStageD0Ev+0x78>  // b.none
  6c:	sub	x1, x1, #0x10
  70:	cmp	x0, x1
  74:	b.ne	6c <_ZN4llvm3mca10EntryStageD0Ev+0x6c>  // b.any
  78:	ldr	x0, [x19, #56]
  7c:	add	x1, x19, #0x48
  80:	cmp	x0, x1
  84:	b.ne	48 <_ZN4llvm3mca10EntryStageD0Ev+0x48>  // b.any
  88:	b	4c <_ZN4llvm3mca10EntryStageD0Ev+0x4c>
  8c:	ldr	x0, [x21, #16]
  90:	add	x1, x21, #0x20
  94:	cmp	x0, x1
  98:	b.eq	a0 <_ZN4llvm3mca10EntryStageD0Ev+0xa0>  // b.none
  9c:	bl	0 <free>
  a0:	mov	x1, x25
  a4:	mov	x0, x21
  a8:	bl	0 <_ZdlPvm>
  ac:	cmp	x23, x22
  b0:	b.eq	ec <_ZN4llvm3mca10EntryStageD0Ev+0xec>  // b.none
  b4:	ldr	x21, [x22, #-8]!
  b8:	cbz	x21, ac <_ZN4llvm3mca10EntryStageD0Ev+0xac>
  bc:	ldr	x0, [x21, #576]
  c0:	add	x1, x21, #0x250
  c4:	cmp	x0, x1
  c8:	b.eq	d0 <_ZN4llvm3mca10EntryStageD0Ev+0xd0>  // b.none
  cc:	bl	0 <free>
  d0:	ldr	x24, [x21, #16]
  d4:	ldr	w19, [x21, #24]
  d8:	add	x19, x19, x19, lsl #4
  dc:	add	x19, x24, x19, lsl #3
  e0:	cmp	x24, x19
  e4:	b.ne	54 <_ZN4llvm3mca10EntryStageD0Ev+0x54>  // b.any
  e8:	b	8c <_ZN4llvm3mca10EntryStageD0Ev+0x8c>
  ec:	ldr	x25, [sp, #64]
  f0:	ldr	x0, [x20, #80]
  f4:	add	x1, x20, #0x60
  f8:	cmp	x0, x1
  fc:	b.eq	104 <_ZN4llvm3mca10EntryStageD0Ev+0x104>  // b.none
 100:	bl	0 <free>
 104:	mov	x0, x20
 108:	bl	0 <_ZN4llvm3mca5StageD2Ev>
 10c:	mov	x1, #0xf0                  	// #240
 110:	mov	x0, x20
 114:	bl	0 <_ZdlPvm>
 118:	ldp	x19, x20, [sp, #16]
 11c:	ldp	x21, x22, [sp, #32]
 120:	ldp	x23, x24, [sp, #48]
 124:	ldp	x29, x30, [sp], #80
 128:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	bl	0 <malloc>
  14:	mov	x19, x0
  18:	cbz	x0, 2c <_ZN4llvm11safe_mallocEm+0x2c>
  1c:	mov	x0, x19
  20:	ldp	x19, x20, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret
  2c:	cbnz	x20, 40 <_ZN4llvm11safe_mallocEm+0x40>
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	mov	x19, x0
  3c:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>
  40:	mov	w1, #0x1                   	// #1
  44:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	stp	x25, x26, [sp, #64]
  14:	str	x27, [sp, #80]
  18:	mov	x23, x0
  1c:	str	x1, [sp, #104]
  20:	mov	x19, x1
  24:	mov	x0, #0xffffffff            	// #4294967295
  28:	cmp	x1, x0
  2c:	b.hi	e8 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0xe8>  // b.pmore
  30:	ldr	w0, [x23, #12]
  34:	add	x0, x0, #0x2
  38:	orr	x0, x0, x0, lsr #1
  3c:	orr	x0, x0, x0, lsr #2
  40:	orr	x0, x0, x0, lsr #4
  44:	orr	x0, x0, x0, lsr #8
  48:	orr	x1, x0, x0, lsr #16
  4c:	orr	x0, x1, x0, lsr #32
  50:	add	x0, x0, #0x1
  54:	str	x0, [sp, #112]
  58:	cmp	x19, x0
  5c:	add	x0, sp, #0x70
  60:	add	x1, sp, #0x68
  64:	csel	x0, x0, x1, ls  // ls = plast
  68:	mov	x1, #0xffffffff            	// #4294967295
  6c:	str	x1, [sp, #120]
  70:	ldr	x2, [x0]
  74:	cmp	x2, x1
  78:	add	x1, sp, #0x78
  7c:	csel	x0, x1, x0, hi  // hi = pmore
  80:	ldr	x27, [x0]
  84:	str	x27, [sp, #112]
  88:	lsl	x19, x27, #3
  8c:	mov	x0, x19
  90:	bl	0 <malloc>
  94:	mov	x25, x0
  98:	cbz	x0, fc <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0xfc>
  9c:	ldr	x0, [x23]
  a0:	ldr	w3, [x23, #8]
  a4:	add	x3, x0, x3, lsl #3
  a8:	cmp	x3, x0
  ac:	b.eq	1cc <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x1cc>  // b.none
  b0:	stp	x21, x22, [sp, #32]
  b4:	mov	x1, x25
  b8:	ldr	x2, [x0]
  bc:	str	xzr, [x0], #8
  c0:	str	x2, [x1], #8
  c4:	cmp	x3, x0
  c8:	b.ne	b8 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0xb8>  // b.any
  cc:	ldr	x24, [x23]
  d0:	ldr	w21, [x23, #8]
  d4:	add	x21, x24, x21, lsl #3
  d8:	cmp	x21, x24
  dc:	b.eq	200 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x200>  // b.none
  e0:	mov	x26, #0x350                 	// #848
  e4:	b	190 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x190>
  e8:	mov	w1, #0x1                   	// #1
  ec:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm>
  f0:	add	x0, x0, #0x0
  f4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  f8:	b	30 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x30>
  fc:	cbnz	x19, 110 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x110>
 100:	mov	x0, #0x1                   	// #1
 104:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm>
 108:	mov	x25, x0
 10c:	b	9c <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x9c>
 110:	mov	w1, #0x1                   	// #1
 114:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm>
 118:	add	x0, x0, #0x0
 11c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 120:	b	9c <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x9c>
 124:	bl	0 <free>
 128:	cmp	x22, x19
 12c:	b.eq	168 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x168>  // b.none
 130:	sub	x19, x19, #0x88
 134:	ldr	x0, [x19, #56]
 138:	ldr	w1, [x19, #64]
 13c:	add	x1, x0, x1, lsl #4
 140:	cmp	x0, x1
 144:	b.eq	154 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x154>  // b.none
 148:	sub	x1, x1, #0x10
 14c:	cmp	x0, x1
 150:	b.ne	148 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x148>  // b.any
 154:	ldr	x0, [x19, #56]
 158:	add	x1, x19, #0x48
 15c:	cmp	x0, x1
 160:	b.ne	124 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x124>  // b.any
 164:	b	128 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x128>
 168:	ldr	x0, [x20, #16]
 16c:	add	x1, x20, #0x20
 170:	cmp	x0, x1
 174:	b.eq	17c <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x17c>  // b.none
 178:	bl	0 <free>
 17c:	mov	x1, x26
 180:	mov	x0, x20
 184:	bl	0 <_ZdlPvm>
 188:	cmp	x21, x24
 18c:	b.eq	1c8 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x1c8>  // b.none
 190:	ldr	x20, [x21, #-8]!
 194:	cbz	x20, 188 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x188>
 198:	ldr	x0, [x20, #576]
 19c:	add	x1, x20, #0x250
 1a0:	cmp	x0, x1
 1a4:	b.eq	1ac <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x1ac>  // b.none
 1a8:	bl	0 <free>
 1ac:	ldr	x22, [x20, #16]
 1b0:	ldr	w19, [x20, #24]
 1b4:	add	x19, x19, x19, lsl #4
 1b8:	add	x19, x22, x19, lsl #3
 1bc:	cmp	x22, x19
 1c0:	b.ne	130 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x130>  // b.any
 1c4:	b	168 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x168>
 1c8:	ldp	x21, x22, [sp, #32]
 1cc:	mov	x1, x23
 1d0:	ldr	x0, [x1], #16
 1d4:	cmp	x0, x1
 1d8:	b.eq	1e0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x1e0>  // b.none
 1dc:	bl	0 <free>
 1e0:	str	x25, [x23]
 1e4:	str	w27, [x23, #12]
 1e8:	ldp	x19, x20, [sp, #16]
 1ec:	ldp	x23, x24, [sp, #48]
 1f0:	ldp	x25, x26, [sp, #64]
 1f4:	ldr	x27, [sp, #80]
 1f8:	ldp	x29, x30, [sp], #128
 1fc:	ret
 200:	ldp	x21, x22, [sp, #32]
 204:	b	1cc <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3mca11InstructionESt14default_deleteIS3_EELb0EE4growEm+0x1cc>

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cmp	x0, x1
  14:	b.eq	68 <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_+0x68>  // b.none
  18:	stp	x21, x22, [sp, #32]
  1c:	str	x23, [sp, #48]
  20:	mov	x20, x1
  24:	ldr	w22, [x1, #8]
  28:	mov	w23, w22
  2c:	ldr	w21, [x0, #8]
  30:	cmp	x21, w22, uxtw
  34:	b.cc	98 <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_+0x98>  // b.lo, b.ul, b.last
  38:	cbz	x23, 5c <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_+0x5c>
  3c:	add	x2, x23, x23, lsl #1
  40:	lsl	x2, x2, #4
  44:	ldr	x1, [x1]
  48:	ldr	x0, [x0]
  4c:	bl	0 <memmove>
  50:	ldr	w0, [x19, #12]
  54:	cmp	x23, x0
  58:	b.hi	78 <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_+0x78>  // b.pmore
  5c:	str	w22, [x19, #8]
  60:	ldp	x21, x22, [sp, #32]
  64:	ldr	x23, [sp, #48]
  68:	mov	x0, x19
  6c:	ldp	x19, x20, [sp, #16]
  70:	ldp	x29, x30, [sp], #64
  74:	ret
  78:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_>
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_>
  88:	add	x1, x1, #0x0
  8c:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_>
  90:	add	x0, x0, #0x0
  94:	bl	0 <__assert_fail>
  98:	ldr	w0, [x0, #12]
  9c:	cmp	x23, x0
  a0:	b.hi	110 <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_+0x110>  // b.pmore
  a4:	cbz	x21, bc <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_+0xbc>
  a8:	add	x2, x21, x21, lsl #1
  ac:	lsl	x2, x2, #4
  b0:	ldr	x1, [x1]
  b4:	ldr	x0, [x19]
  b8:	bl	0 <memmove>
  bc:	ldr	x0, [x20]
  c0:	add	x21, x21, x21, lsl #1
  c4:	lsl	x21, x21, #4
  c8:	add	x1, x0, x21
  cc:	ldr	w2, [x20, #8]
  d0:	add	x2, x2, x2, lsl #1
  d4:	lsl	x2, x2, #4
  d8:	add	x0, x0, x2
  dc:	cmp	x1, x0
  e0:	b.eq	f4 <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_+0xf4>  // b.none
  e4:	ldr	x0, [x19]
  e8:	sub	x2, x2, x21
  ec:	add	x0, x0, x21
  f0:	bl	0 <memcpy>
  f4:	ldr	w0, [x19, #12]
  f8:	cmp	x23, x0
  fc:	b.hi	130 <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_+0x130>  // b.pmore
 100:	str	w22, [x19, #8]
 104:	ldp	x21, x22, [sp, #32]
 108:	ldr	x23, [sp, #48]
 10c:	b	68 <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_+0x68>
 110:	str	wzr, [x19, #8]
 114:	mov	x3, #0x30                  	// #48
 118:	mov	x2, x23
 11c:	add	x1, x19, #0x10
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 128:	mov	x21, #0x0                   	// #0
 12c:	b	bc <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_+0xbc>
 130:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_>
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x43                  	// #67
 13c:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_>
 140:	add	x1, x1, #0x0
 144:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINS_3mca9ReadStateEEaSERKS3_>
 148:	add	x0, x0, #0x0
 14c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	str	x1, [sp, #56]
  18:	mov	x20, x1
  1c:	mov	x0, #0xffffffff            	// #4294967295
  20:	cmp	x1, x0
  24:	b.hi	f4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0xf4>  // b.pmore
  28:	ldr	w2, [x19, #12]
  2c:	add	x2, x2, #0x2
  30:	orr	x2, x2, x2, lsr #1
  34:	orr	x2, x2, x2, lsr #2
  38:	orr	x2, x2, x2, lsr #4
  3c:	orr	x2, x2, x2, lsr #8
  40:	orr	x0, x2, x2, lsr #16
  44:	orr	x2, x0, x2, lsr #32
  48:	add	x2, x2, #0x1
  4c:	str	x2, [sp, #64]
  50:	cmp	x20, x2
  54:	add	x0, sp, #0x40
  58:	add	x1, sp, #0x38
  5c:	csel	x0, x0, x1, ls  // ls = plast
  60:	mov	x1, #0xffffffff            	// #4294967295
  64:	str	x1, [sp, #72]
  68:	ldr	x2, [x0]
  6c:	cmp	x2, x1
  70:	add	x1, sp, #0x48
  74:	csel	x0, x1, x0, hi  // hi = pmore
  78:	ldr	x21, [x0]
  7c:	lsl	x22, x21, #4
  80:	mov	x0, x22
  84:	bl	0 <malloc>
  88:	mov	x20, x0
  8c:	cbz	x0, 108 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0x108>
  90:	ldr	x6, [x19]
  94:	ldr	w1, [x19, #8]
  98:	add	x1, x6, x1, lsl #4
  9c:	cmp	x1, x6
  a0:	b.eq	c8 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0xc8>  // b.none
  a4:	mov	x2, x6
  a8:	mov	x3, x20
  ac:	ldp	x4, x5, [x2], #16
  b0:	stp	x4, x5, [x3], #16
  b4:	cmp	x1, x2
  b8:	b.ne	ac <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0xac>  // b.any
  bc:	sub	x1, x1, #0x10
  c0:	cmp	x1, x6
  c4:	b.ne	bc <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0xbc>  // b.any
  c8:	mov	x1, x19
  cc:	ldr	x0, [x1], #16
  d0:	cmp	x0, x1
  d4:	b.eq	dc <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0xdc>  // b.none
  d8:	bl	0 <free>
  dc:	str	x20, [x19]
  e0:	str	w21, [x19, #12]
  e4:	ldp	x19, x20, [sp, #16]
  e8:	ldp	x21, x22, [sp, #32]
  ec:	ldp	x29, x30, [sp], #80
  f0:	ret
  f4:	mov	w1, #0x1                   	// #1
  f8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm>
  fc:	add	x0, x0, #0x0
 100:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 104:	b	28 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0x28>
 108:	cbnz	x22, 11c <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0x11c>
 10c:	mov	x0, #0x1                   	// #1
 110:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm>
 114:	mov	x20, x0
 118:	b	90 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0x90>
 11c:	mov	w1, #0x1                   	// #1
 120:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm>
 124:	add	x0, x0, #0x0
 128:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 12c:	b	90 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPNS_3mca9ReadStateEiELb0EE4growEm+0x90>

Disassembly of section .text._ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_:

0000000000000000 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cmp	x0, x1
  14:	b.eq	b8 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0xb8>  // b.none
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x22, x1
  20:	ldr	w20, [x1, #8]
  24:	mov	w21, w20
  28:	ldr	w2, [x0, #8]
  2c:	cmp	x2, w20, uxtw
  30:	b.cc	e8 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0xe8>  // b.lo, b.ul, b.last
  34:	cbz	x21, 88 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x88>
  38:	ldr	x0, [x1]
  3c:	lsl	x5, x21, #4
  40:	ldr	x2, [x19]
  44:	add	x4, x0, x5
  48:	mov	x1, x2
  4c:	ldr	x3, [x0]
  50:	str	x3, [x1]
  54:	ldr	w3, [x0, #8]
  58:	str	w3, [x1, #8]
  5c:	add	x0, x0, #0x10
  60:	add	x1, x1, #0x10
  64:	cmp	x0, x4
  68:	b.ne	4c <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x4c>  // b.any
  6c:	add	x0, x2, x5
  70:	ldr	w1, [x19, #8]
  74:	ldr	x2, [x19]
  78:	add	x1, x2, x1, lsl #4
  7c:	cmp	x1, x0
  80:	b.ne	98 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x98>  // b.any
  84:	b	a4 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0xa4>
  88:	ldr	x0, [x0]
  8c:	add	x1, x0, x2, lsl #4
  90:	cmp	x0, x1
  94:	b.eq	b0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0xb0>  // b.none
  98:	sub	x1, x1, #0x10
  9c:	cmp	x1, x0
  a0:	b.ne	98 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x98>  // b.any
  a4:	ldr	w0, [x19, #12]
  a8:	cmp	x21, x0
  ac:	b.hi	c8 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0xc8>  // b.pmore
  b0:	str	w20, [x19, #8]
  b4:	ldp	x21, x22, [sp, #32]
  b8:	mov	x0, x19
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldp	x29, x30, [sp], #48
  c4:	ret
  c8:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x43                  	// #67
  d4:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>
  d8:	add	x1, x1, #0x0
  dc:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>
  e0:	add	x0, x0, #0x0
  e4:	bl	0 <__assert_fail>
  e8:	ldr	w0, [x0, #12]
  ec:	cmp	x21, x0
  f0:	b.ls	170 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x170>  // b.plast
  f4:	ldr	x0, [x19]
  f8:	add	x2, x0, x2, lsl #4
  fc:	cmp	x2, x0
 100:	b.eq	110 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x110>  // b.none
 104:	sub	x2, x2, #0x10
 108:	cmp	x2, x0
 10c:	b.ne	104 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x104>  // b.any
 110:	str	wzr, [x19, #8]
 114:	mov	x1, x21
 118:	mov	x0, x19
 11c:	bl	0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>
 120:	mov	x2, #0x0                   	// #0
 124:	ldr	x0, [x22]
 128:	lsl	x2, x2, #4
 12c:	add	x3, x0, x2
 130:	ldr	w4, [x22, #8]
 134:	add	x4, x0, x4, lsl #4
 138:	ldr	x0, [x19]
 13c:	add	x2, x0, x2
 140:	cmp	x3, x4
 144:	b.eq	158 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x158>  // b.none
 148:	ldp	x0, x1, [x3], #16
 14c:	stp	x0, x1, [x2], #16
 150:	cmp	x3, x4
 154:	b.ne	148 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x148>  // b.any
 158:	ldr	w0, [x19, #12]
 15c:	cmp	x21, x0
 160:	b.hi	1a4 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x1a4>  // b.pmore
 164:	str	w20, [x19, #8]
 168:	ldp	x21, x22, [sp, #32]
 16c:	b	b8 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0xb8>
 170:	cbz	x2, 1c4 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x1c4>
 174:	ldr	x0, [x1]
 178:	ldr	x1, [x19]
 17c:	add	x4, x0, x2, lsl #4
 180:	ldr	x3, [x0]
 184:	str	x3, [x1]
 188:	ldr	w3, [x0, #8]
 18c:	str	w3, [x1, #8]
 190:	add	x0, x0, #0x10
 194:	add	x1, x1, #0x10
 198:	cmp	x0, x4
 19c:	b.ne	180 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x180>  // b.any
 1a0:	b	124 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x124>
 1a4:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x43                  	// #67
 1b0:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>
 1b4:	add	x1, x1, #0x0
 1b8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_>
 1bc:	add	x0, x0, #0x0
 1c0:	bl	0 <__assert_fail>
 1c4:	ldr	x3, [x1]
 1c8:	add	x4, x3, x21, lsl #4
 1cc:	ldr	x2, [x19]
 1d0:	cmp	x4, x3
 1d4:	b.ne	148 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x148>  // b.any
 1d8:	b	164 <_ZN4llvm15SmallVectorImplISt4pairIPNS_3mca9ReadStateEiEEaSERKS6_+0x164>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x21, x0
  18:	str	x1, [sp, #88]
  1c:	mov	x19, x1
  20:	mov	x0, #0xffffffff            	// #4294967295
  24:	cmp	x1, x0
  28:	b.hi	c4 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0xc4>  // b.pmore
  2c:	ldr	w0, [x21, #12]
  30:	add	x0, x0, #0x2
  34:	orr	x0, x0, x0, lsr #1
  38:	orr	x0, x0, x0, lsr #2
  3c:	orr	x0, x0, x0, lsr #4
  40:	orr	x0, x0, x0, lsr #8
  44:	orr	x1, x0, x0, lsr #16
  48:	orr	x0, x1, x0, lsr #32
  4c:	add	x0, x0, #0x1
  50:	str	x0, [sp, #96]
  54:	cmp	x19, x0
  58:	add	x0, sp, #0x60
  5c:	add	x1, sp, #0x58
  60:	csel	x0, x0, x1, ls  // ls = plast
  64:	mov	x1, #0xffffffff            	// #4294967295
  68:	str	x1, [sp, #104]
  6c:	ldr	x2, [x0]
  70:	cmp	x2, x1
  74:	add	x1, sp, #0x68
  78:	csel	x0, x1, x0, hi  // hi = pmore
  7c:	ldr	x23, [x0]
  80:	str	x23, [sp, #96]
  84:	add	x19, x23, x23, lsl #4
  88:	lsl	x19, x19, #3
  8c:	mov	x0, x19
  90:	bl	0 <malloc>
  94:	mov	x22, x0
  98:	cbz	x0, d8 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0xd8>
  9c:	ldr	x20, [x21]
  a0:	ldr	w24, [x21, #8]
  a4:	add	x24, x24, x24, lsl #4
  a8:	add	x24, x20, x24, lsl #3
  ac:	cmp	x24, x20
  b0:	b.eq	200 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x200>  // b.none
  b4:	str	x25, [sp, #64]
  b8:	mov	x19, x22
  bc:	mov	w25, #0x4                   	// #4
  c0:	b	11c <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x11c>
  c4:	mov	w1, #0x1                   	// #1
  c8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  d4:	b	2c <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x2c>
  d8:	cbnz	x19, ec <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0xec>
  dc:	mov	x0, #0x1                   	// #1
  e0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm>
  e4:	mov	x22, x0
  e8:	b	9c <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x9c>
  ec:	mov	w1, #0x1                   	// #1
  f0:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  fc:	b	9c <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x9c>
 100:	add	x1, x20, #0x38
 104:	add	x0, x19, #0x38
 108:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm>
 10c:	add	x19, x19, #0x88
 110:	add	x20, x20, #0x88
 114:	cmp	x24, x20
 118:	b.eq	198 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x198>  // b.none
 11c:	ldr	x0, [x20]
 120:	str	x0, [x19]
 124:	ldr	w0, [x20, #8]
 128:	str	w0, [x19, #8]
 12c:	ldrh	w0, [x20, #12]
 130:	strh	w0, [x19, #12]
 134:	ldr	w0, [x20, #16]
 138:	str	w0, [x19, #16]
 13c:	ldrb	w0, [x20, #20]
 140:	strb	w0, [x19, #20]
 144:	ldrb	w0, [x20, #21]
 148:	strb	w0, [x19, #21]
 14c:	ldrb	w0, [x20, #22]
 150:	strb	w0, [x19, #22]
 154:	ldr	x0, [x20, #24]
 158:	str	x0, [x19, #24]
 15c:	ldr	x0, [x20, #32]
 160:	str	x0, [x19, #32]
 164:	ldr	w0, [x20, #40]
 168:	str	w0, [x19, #40]
 16c:	ldur	x0, [x20, #44]
 170:	stur	x0, [x19, #44]
 174:	ldr	w0, [x20, #52]
 178:	str	w0, [x19, #52]
 17c:	add	x0, x19, #0x48
 180:	str	x0, [x19, #56]
 184:	str	wzr, [x19, #64]
 188:	str	w25, [x19, #68]
 18c:	ldr	w0, [x20, #64]
 190:	cbz	w0, 10c <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x10c>
 194:	b	100 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x100>
 198:	ldr	x20, [x21]
 19c:	ldr	w19, [x21, #8]
 1a0:	add	x19, x19, x19, lsl #4
 1a4:	add	x19, x20, x19, lsl #3
 1a8:	cmp	x19, x20
 1ac:	b.ne	1c4 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x1c4>  // b.any
 1b0:	ldr	x25, [sp, #64]
 1b4:	b	200 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x200>
 1b8:	bl	0 <free>
 1bc:	cmp	x19, x20
 1c0:	b.eq	1fc <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x1fc>  // b.none
 1c4:	sub	x19, x19, #0x88
 1c8:	ldr	x0, [x19, #56]
 1cc:	ldr	w1, [x19, #64]
 1d0:	add	x1, x0, x1, lsl #4
 1d4:	cmp	x0, x1
 1d8:	b.eq	1e8 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x1e8>  // b.none
 1dc:	sub	x1, x1, #0x10
 1e0:	cmp	x0, x1
 1e4:	b.ne	1dc <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x1dc>  // b.any
 1e8:	ldr	x0, [x19, #56]
 1ec:	add	x1, x19, #0x48
 1f0:	cmp	x0, x1
 1f4:	b.ne	1b8 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x1b8>  // b.any
 1f8:	b	1bc <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x1bc>
 1fc:	ldr	x25, [sp, #64]
 200:	mov	x1, x21
 204:	ldr	x0, [x1], #16
 208:	cmp	x0, x1
 20c:	b.eq	214 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca10WriteStateELb0EE4growEm+0x214>  // b.none
 210:	bl	0 <free>
 214:	str	x22, [x21]
 218:	str	w23, [x21, #12]
 21c:	ldp	x19, x20, [sp, #16]
 220:	ldp	x21, x22, [sp, #32]
 224:	ldp	x23, x24, [sp, #48]
 228:	ldp	x29, x30, [sp], #112
 22c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	cmp	x0, x1
  14:	b.eq	174 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x174>  // b.none
  18:	stp	x19, x20, [sp, #16]
  1c:	stp	x23, x24, [sp, #48]
  20:	mov	x24, x1
  24:	ldr	w22, [x1, #8]
  28:	mov	w23, w22
  2c:	ldr	w19, [x0, #8]
  30:	cmp	x19, w22, uxtw
  34:	b.cc	1a8 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x1a8>  // b.lo, b.ul, b.last
  38:	cbz	x23, fc <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0xfc>
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x19, [x1]
  44:	add	x20, x23, x23, lsl #4
  48:	lsl	x20, x20, #3
  4c:	ldr	x26, [x0]
  50:	add	x24, x26, #0x38
  54:	add	x19, x19, #0x38
  58:	add	x25, x19, x20
  5c:	ldur	x0, [x19, #-56]
  60:	stur	x0, [x24, #-56]
  64:	ldur	w0, [x19, #-48]
  68:	stur	w0, [x24, #-48]
  6c:	ldurh	w0, [x19, #-44]
  70:	sturh	w0, [x24, #-44]
  74:	ldur	w0, [x19, #-40]
  78:	stur	w0, [x24, #-40]
  7c:	ldurb	w0, [x19, #-36]
  80:	sturb	w0, [x24, #-36]
  84:	ldurb	w0, [x19, #-35]
  88:	sturb	w0, [x24, #-35]
  8c:	ldurb	w0, [x19, #-34]
  90:	sturb	w0, [x24, #-34]
  94:	ldur	x0, [x19, #-32]
  98:	stur	x0, [x24, #-32]
  9c:	ldur	x0, [x19, #-24]
  a0:	stur	x0, [x24, #-24]
  a4:	ldur	w0, [x19, #-16]
  a8:	stur	w0, [x24, #-16]
  ac:	ldur	x0, [x19, #-12]
  b0:	stur	x0, [x24, #-12]
  b4:	ldur	w0, [x19, #-4]
  b8:	stur	w0, [x24, #-4]
  bc:	mov	x1, x19
  c0:	mov	x0, x24
  c4:	bl	0 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_>
  c8:	add	x24, x24, #0x88
  cc:	add	x19, x19, #0x88
  d0:	cmp	x19, x25
  d4:	b.ne	5c <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x5c>  // b.any
  d8:	add	x20, x26, x20
  dc:	ldr	w19, [x21, #8]
  e0:	add	x19, x19, x19, lsl #4
  e4:	ldr	x0, [x21]
  e8:	add	x19, x0, x19, lsl #3
  ec:	cmp	x19, x20
  f0:	b.eq	158 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x158>  // b.none
  f4:	ldp	x25, x26, [sp, #64]
  f8:	b	120 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x120>
  fc:	ldr	x20, [x0]
 100:	add	x19, x19, x19, lsl #4
 104:	add	x19, x20, x19, lsl #3
 108:	cmp	x20, x19
 10c:	b.ne	120 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x120>  // b.any
 110:	b	168 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x168>
 114:	bl	0 <free>
 118:	cmp	x19, x20
 11c:	b.eq	15c <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x15c>  // b.none
 120:	sub	x19, x19, #0x88
 124:	ldr	x1, [x19, #56]
 128:	ldr	w0, [x19, #64]
 12c:	add	x0, x1, x0, lsl #4
 130:	cmp	x1, x0
 134:	b.eq	144 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x144>  // b.none
 138:	sub	x0, x0, #0x10
 13c:	cmp	x1, x0
 140:	b.ne	138 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x138>  // b.any
 144:	ldr	x0, [x19, #56]
 148:	add	x1, x19, #0x48
 14c:	cmp	x0, x1
 150:	b.ne	114 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x114>  // b.any
 154:	b	118 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x118>
 158:	ldp	x25, x26, [sp, #64]
 15c:	ldr	w0, [x21, #12]
 160:	cmp	x23, x0
 164:	b.hi	184 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x184>  // b.pmore
 168:	str	w22, [x21, #8]
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	mov	x0, x21
 178:	ldp	x21, x22, [sp, #32]
 17c:	ldp	x29, x30, [sp], #80
 180:	ret
 184:	stp	x25, x26, [sp, #64]
 188:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_>
 18c:	add	x3, x3, #0x0
 190:	mov	w2, #0x43                  	// #67
 194:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_>
 198:	add	x1, x1, #0x0
 19c:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_>
 1a0:	add	x0, x0, #0x0
 1a4:	bl	0 <__assert_fail>
 1a8:	stp	x25, x26, [sp, #64]
 1ac:	ldr	w0, [x0, #12]
 1b0:	cmp	x23, x0
 1b4:	b.ls	258 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x258>  // b.plast
 1b8:	ldr	x20, [x21]
 1bc:	add	x19, x19, x19, lsl #4
 1c0:	add	x19, x20, x19, lsl #3
 1c4:	cmp	x19, x20
 1c8:	b.ne	21c <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x21c>  // b.any
 1cc:	str	wzr, [x21, #8]
 1d0:	mov	x1, x23
 1d4:	mov	x0, x21
 1d8:	bl	0 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_>
 1dc:	mov	x19, #0x0                   	// #0
 1e0:	ldr	x0, [x24]
 1e4:	add	x19, x19, x19, lsl #4
 1e8:	lsl	x19, x19, #3
 1ec:	add	x20, x0, x19
 1f0:	ldr	w24, [x24, #8]
 1f4:	add	x24, x24, x24, lsl #4
 1f8:	add	x24, x0, x24, lsl #3
 1fc:	ldr	x0, [x21]
 200:	add	x19, x0, x19
 204:	cmp	x20, x24
 208:	b.eq	38c <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x38c>  // b.none
 20c:	mov	w25, #0x4                   	// #4
 210:	b	310 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x310>
 214:	cmp	x19, x20
 218:	b.eq	1cc <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x1cc>  // b.none
 21c:	sub	x19, x19, #0x88
 220:	ldr	x1, [x19, #56]
 224:	ldr	w0, [x19, #64]
 228:	add	x0, x1, x0, lsl #4
 22c:	cmp	x1, x0
 230:	b.eq	240 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x240>  // b.none
 234:	sub	x0, x0, #0x10
 238:	cmp	x1, x0
 23c:	b.ne	234 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x234>  // b.any
 240:	ldr	x0, [x19, #56]
 244:	add	x1, x19, #0x48
 248:	cmp	x0, x1
 24c:	b.eq	214 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x214>  // b.none
 250:	bl	0 <free>
 254:	b	214 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x214>
 258:	cbz	x19, 3cc <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x3cc>
 25c:	ldr	x20, [x21]
 260:	add	x20, x20, #0x38
 264:	ldr	x25, [x1]
 268:	add	x25, x25, #0x38
 26c:	add	x26, x19, x19, lsl #4
 270:	add	x26, x20, x26, lsl #3
 274:	ldur	x0, [x25, #-56]
 278:	stur	x0, [x20, #-56]
 27c:	ldur	w0, [x25, #-48]
 280:	stur	w0, [x20, #-48]
 284:	ldurh	w0, [x25, #-44]
 288:	sturh	w0, [x20, #-44]
 28c:	ldur	w0, [x25, #-40]
 290:	stur	w0, [x20, #-40]
 294:	ldurb	w0, [x25, #-36]
 298:	sturb	w0, [x20, #-36]
 29c:	ldurb	w0, [x25, #-35]
 2a0:	sturb	w0, [x20, #-35]
 2a4:	ldurb	w0, [x25, #-34]
 2a8:	sturb	w0, [x20, #-34]
 2ac:	ldur	x0, [x25, #-32]
 2b0:	stur	x0, [x20, #-32]
 2b4:	ldur	x0, [x25, #-24]
 2b8:	stur	x0, [x20, #-24]
 2bc:	ldur	w0, [x25, #-16]
 2c0:	stur	w0, [x20, #-16]
 2c4:	ldur	x0, [x25, #-12]
 2c8:	stur	x0, [x20, #-12]
 2cc:	ldur	w0, [x25, #-4]
 2d0:	stur	w0, [x20, #-4]
 2d4:	mov	x1, x25
 2d8:	mov	x0, x20
 2dc:	bl	0 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_>
 2e0:	add	x20, x20, #0x88
 2e4:	add	x25, x25, #0x88
 2e8:	cmp	x20, x26
 2ec:	b.ne	274 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x274>  // b.any
 2f0:	b	1e0 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x1e0>
 2f4:	add	x1, x20, #0x38
 2f8:	add	x0, x19, #0x38
 2fc:	bl	0 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_>
 300:	add	x20, x20, #0x88
 304:	add	x19, x19, #0x88
 308:	cmp	x20, x24
 30c:	b.eq	38c <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x38c>  // b.none
 310:	ldr	x0, [x20]
 314:	str	x0, [x19]
 318:	ldr	w0, [x20, #8]
 31c:	str	w0, [x19, #8]
 320:	ldrh	w0, [x20, #12]
 324:	strh	w0, [x19, #12]
 328:	ldr	w0, [x20, #16]
 32c:	str	w0, [x19, #16]
 330:	ldrb	w0, [x20, #20]
 334:	strb	w0, [x19, #20]
 338:	ldrb	w0, [x20, #21]
 33c:	strb	w0, [x19, #21]
 340:	ldrb	w0, [x20, #22]
 344:	strb	w0, [x19, #22]
 348:	ldr	x0, [x20, #24]
 34c:	str	x0, [x19, #24]
 350:	ldr	x0, [x20, #32]
 354:	str	x0, [x19, #32]
 358:	ldr	w0, [x20, #40]
 35c:	str	w0, [x19, #40]
 360:	ldur	x0, [x20, #44]
 364:	stur	x0, [x19, #44]
 368:	ldr	w0, [x20, #52]
 36c:	str	w0, [x19, #52]
 370:	add	x0, x19, #0x48
 374:	str	x0, [x19, #56]
 378:	str	wzr, [x19, #64]
 37c:	str	w25, [x19, #68]
 380:	ldr	w0, [x20, #64]
 384:	cbz	w0, 300 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x300>
 388:	b	2f4 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x2f4>
 38c:	ldr	w0, [x21, #12]
 390:	cmp	x23, x0
 394:	b.hi	3ac <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x3ac>  // b.pmore
 398:	str	w22, [x21, #8]
 39c:	ldp	x19, x20, [sp, #16]
 3a0:	ldp	x23, x24, [sp, #48]
 3a4:	ldp	x25, x26, [sp, #64]
 3a8:	b	174 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x174>
 3ac:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_>
 3b0:	add	x3, x3, #0x0
 3b4:	mov	w2, #0x43                  	// #67
 3b8:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_>
 3bc:	add	x1, x1, #0x0
 3c0:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_>
 3c4:	add	x0, x0, #0x0
 3c8:	bl	0 <__assert_fail>
 3cc:	ldr	x20, [x1]
 3d0:	add	x24, x23, x23, lsl #4
 3d4:	add	x24, x20, x24, lsl #3
 3d8:	ldr	x19, [x21]
 3dc:	cmp	x20, x24
 3e0:	b.ne	20c <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x20c>  // b.any
 3e4:	b	398 <_ZN4llvm15SmallVectorImplINS_3mca10WriteStateEEaSERKS3_+0x398>

ExecuteStage.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>:
       0:	sub	sp, sp, #0x230
       4:	stp	x29, x30, [sp]
       8:	mov	x29, sp
       c:	stp	x19, x20, [sp, #16]
      10:	stp	x21, x22, [sp, #32]
      14:	mov	x21, x8
      18:	mov	x19, x0
      1c:	ldrb	w0, [x0, #80]
      20:	cbz	w0, 298 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x298>
      24:	ldr	x0, [x19, #64]
      28:	ldrb	w1, [x0, #140]
      2c:	cbnz	w1, 40 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x40>
      30:	ldr	w2, [x19, #72]
      34:	ldr	w1, [x19, #76]
      38:	cmp	w2, w1
      3c:	b.ls	2b8 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x2b8>  // b.plast
      40:	add	x1, sp, #0x188
      44:	add	x2, x1, #0x10
      48:	str	x2, [sp, #392]
      4c:	str	wzr, [sp, #400]
      50:	mov	w2, #0x8                   	// #8
      54:	str	w2, [sp, #404]
      58:	bl	0 <_ZN4llvm3mca9Scheduler23analyzeResourcePressureERNS_15SmallVectorImplINS0_7InstRefEEE>
      5c:	mov	x20, x0
      60:	cbz	x0, d4 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0xd4>
      64:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
      68:	ldr	x0, [x0]
      6c:	ldrb	w0, [x0]
      70:	cbnz	w0, 2c4 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x2c4>
      74:	ldr	w0, [sp, #400]
      78:	mov	w1, #0x1                   	// #1
      7c:	str	w1, [sp, #72]
      80:	ldr	x1, [sp, #392]
      84:	str	x1, [sp, #80]
      88:	str	x0, [sp, #88]
      8c:	str	x20, [sp, #96]
      90:	ldr	x20, [x19, #40]
      94:	add	x22, x19, #0x18
      98:	cmp	x20, x22
      9c:	b.eq	d4 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0xd4>  // b.none
      a0:	str	x23, [sp, #48]
      a4:	add	x23, sp, #0x48
      a8:	ldr	x0, [x20, #32]
      ac:	ldr	x1, [x0]
      b0:	ldr	x2, [x1, #32]
      b4:	mov	x1, x23
      b8:	blr	x2
      bc:	mov	x0, x20
      c0:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
      c4:	mov	x20, x0
      c8:	cmp	x22, x0
      cc:	b.ne	a8 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0xa8>  // b.any
      d0:	ldr	x23, [sp, #48]
      d4:	add	x1, sp, #0xf8
      d8:	add	x0, x1, #0x10
      dc:	str	x0, [sp, #248]
      e0:	str	wzr, [sp, #256]
      e4:	mov	w0, #0x8                   	// #8
      e8:	str	w0, [sp, #260]
      ec:	add	x2, sp, #0x68
      f0:	add	x3, x2, #0x10
      f4:	str	x3, [sp, #104]
      f8:	str	wzr, [sp, #112]
      fc:	str	w0, [sp, #116]
     100:	ldr	x0, [x19, #64]
     104:	bl	0 <_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_>
     108:	ldr	w0, [sp, #256]
     10c:	cbz	w0, 180 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x180>
     110:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
     114:	ldr	x0, [x0]
     118:	ldrb	w0, [x0]
     11c:	cbnz	w0, 398 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x398>
     120:	ldr	w0, [sp, #256]
     124:	mov	w1, #0x2                   	// #2
     128:	str	w1, [sp, #72]
     12c:	ldr	x1, [sp, #248]
     130:	str	x1, [sp, #80]
     134:	str	x0, [sp, #88]
     138:	str	xzr, [sp, #96]
     13c:	ldr	x20, [x19, #40]
     140:	add	x22, x19, #0x18
     144:	cmp	x20, x22
     148:	b.eq	180 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x180>  // b.none
     14c:	str	x23, [sp, #48]
     150:	add	x23, sp, #0x48
     154:	ldr	x0, [x20, #32]
     158:	ldr	x1, [x0]
     15c:	ldr	x2, [x1, #32]
     160:	mov	x1, x23
     164:	blr	x2
     168:	mov	x0, x20
     16c:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
     170:	mov	x20, x0
     174:	cmp	x22, x0
     178:	b.ne	154 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x154>  // b.any
     17c:	ldr	x23, [sp, #48]
     180:	ldr	w0, [sp, #112]
     184:	cbz	w0, 1f0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x1f0>
     188:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
     18c:	ldr	x0, [x0]
     190:	ldrb	w0, [x0]
     194:	cbnz	w0, 410 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x410>
     198:	ldr	w0, [sp, #112]
     19c:	mov	w1, #0x3                   	// #3
     1a0:	str	w1, [sp, #72]
     1a4:	ldr	x1, [sp, #104]
     1a8:	str	x1, [sp, #80]
     1ac:	str	x0, [sp, #88]
     1b0:	str	xzr, [sp, #96]
     1b4:	ldr	x20, [x19, #40]
     1b8:	add	x19, x19, #0x18
     1bc:	cmp	x20, x19
     1c0:	b.eq	1f0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x1f0>  // b.none
     1c4:	add	x22, sp, #0x48
     1c8:	ldr	x0, [x20, #32]
     1cc:	ldr	x1, [x0]
     1d0:	ldr	x2, [x1, #32]
     1d4:	mov	x1, x22
     1d8:	blr	x2
     1dc:	mov	x0, x20
     1e0:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
     1e4:	mov	x20, x0
     1e8:	cmp	x19, x0
     1ec:	b.ne	1c8 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x1c8>  // b.any
     1f0:	mov	x0, #0x1                   	// #1
     1f4:	str	x0, [x21]
     1f8:	ldr	x1, [sp, #104]
     1fc:	ldr	w0, [sp, #112]
     200:	add	x0, x1, x0, lsl #4
     204:	cmp	x1, x0
     208:	b.eq	218 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x218>  // b.none
     20c:	sub	x0, x0, #0x10
     210:	cmp	x1, x0
     214:	b.ne	20c <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x20c>  // b.any
     218:	ldr	x0, [sp, #104]
     21c:	add	x1, sp, #0x78
     220:	cmp	x0, x1
     224:	b.eq	22c <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x22c>  // b.none
     228:	bl	0 <free>
     22c:	ldr	x1, [sp, #248]
     230:	ldr	w0, [sp, #256]
     234:	add	x0, x1, x0, lsl #4
     238:	cmp	x1, x0
     23c:	b.eq	24c <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x24c>  // b.none
     240:	sub	x0, x0, #0x10
     244:	cmp	x1, x0
     248:	b.ne	240 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x240>  // b.any
     24c:	ldr	x0, [sp, #248]
     250:	add	x1, sp, #0x108
     254:	cmp	x0, x1
     258:	b.eq	260 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x260>  // b.none
     25c:	bl	0 <free>
     260:	ldr	x1, [sp, #392]
     264:	ldr	w0, [sp, #400]
     268:	add	x0, x1, x0, lsl #4
     26c:	cmp	x1, x0
     270:	b.eq	280 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x280>  // b.none
     274:	sub	x0, x0, #0x10
     278:	cmp	x1, x0
     27c:	b.ne	274 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x274>  // b.any
     280:	ldr	x0, [sp, #392]
     284:	add	x1, sp, #0x198
     288:	cmp	x0, x1
     28c:	b.eq	2a0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x2a0>  // b.none
     290:	bl	0 <free>
     294:	b	2a0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x2a0>
     298:	mov	x0, #0x1                   	// #1
     29c:	str	x0, [x8]
     2a0:	mov	x0, x21
     2a4:	ldp	x19, x20, [sp, #16]
     2a8:	ldp	x21, x22, [sp, #32]
     2ac:	ldp	x29, x30, [sp]
     2b0:	add	sp, sp, #0x230
     2b4:	ret
     2b8:	mov	x0, #0x1                   	// #1
     2bc:	str	x0, [x8]
     2c0:	b	2a0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x2a0>
     2c4:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     2c8:	add	x0, x0, #0x0
     2cc:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     2d0:	and	w0, w0, #0xff
     2d4:	cbz	w0, 74 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x74>
     2d8:	bl	0 <_ZN4llvm4dbgsEv>
     2dc:	ldr	x2, [x0, #24]
     2e0:	ldr	x1, [x0, #16]
     2e4:	sub	x1, x1, x2
     2e8:	cmp	x1, #0x45
     2ec:	b.ls	330 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x330>  // b.plast
     2f0:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     2f4:	add	x1, x1, #0x0
     2f8:	ldp	x4, x5, [x1]
     2fc:	stp	x4, x5, [x2]
     300:	ldp	x4, x5, [x1, #16]
     304:	stp	x4, x5, [x2, #16]
     308:	ldp	x4, x5, [x1, #32]
     30c:	stp	x4, x5, [x2, #32]
     310:	ldp	x4, x5, [x1, #48]
     314:	stp	x4, x5, [x2, #48]
     318:	ldur	x1, [x1, #62]
     31c:	stur	x1, [x2, #62]
     320:	ldr	x1, [x0, #24]
     324:	add	x1, x1, #0x46
     328:	str	x1, [x0, #24]
     32c:	b	340 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x340>
     330:	mov	x2, #0x46                  	// #70
     334:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     338:	add	x1, x1, #0x0
     33c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     340:	str	x20, [sp, #536]
     344:	str	xzr, [sp, #544]
     348:	mov	w1, #0x10                  	// #16
     34c:	str	w1, [sp, #552]
     350:	mov	w1, #0x1                   	// #1
     354:	strb	w1, [sp, #556]
     358:	strb	wzr, [sp, #557]
     35c:	strb	w1, [sp, #558]
     360:	add	x1, sp, #0x218
     364:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_15FormattedNumberE>
     368:	ldr	x1, [x0, #24]
     36c:	ldr	x2, [x0, #16]
     370:	cmp	x1, x2
     374:	b.cs	38c <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x38c>  // b.hs, b.nlast
     378:	add	x2, x1, #0x1
     37c:	str	x2, [x0, #24]
     380:	mov	w0, #0xa                   	// #10
     384:	strb	w0, [x1]
     388:	b	74 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x74>
     38c:	mov	w1, #0xa                   	// #10
     390:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     394:	b	74 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x74>
     398:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     39c:	add	x0, x0, #0x0
     3a0:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     3a4:	and	w0, w0, #0xff
     3a8:	cbz	w0, 120 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x120>
     3ac:	bl	0 <_ZN4llvm4dbgsEv>
     3b0:	ldr	x2, [x0, #24]
     3b4:	ldr	x1, [x0, #16]
     3b8:	sub	x1, x1, x2
     3bc:	cmp	x1, #0x33
     3c0:	b.ls	3fc <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x3fc>  // b.plast
     3c4:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     3c8:	add	x1, x1, #0x0
     3cc:	ldp	x4, x5, [x1]
     3d0:	stp	x4, x5, [x2]
     3d4:	ldp	x4, x5, [x1, #16]
     3d8:	stp	x4, x5, [x2, #16]
     3dc:	ldp	x4, x5, [x1, #32]
     3e0:	stp	x4, x5, [x2, #32]
     3e4:	ldr	w1, [x1, #48]
     3e8:	str	w1, [x2, #48]
     3ec:	ldr	x1, [x0, #24]
     3f0:	add	x1, x1, #0x34
     3f4:	str	x1, [x0, #24]
     3f8:	b	120 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x120>
     3fc:	mov	x2, #0x34                  	// #52
     400:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     404:	add	x1, x1, #0x0
     408:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     40c:	b	120 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x120>
     410:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     414:	add	x0, x0, #0x0
     418:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     41c:	and	w0, w0, #0xff
     420:	cbz	w0, 198 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x198>
     424:	bl	0 <_ZN4llvm4dbgsEv>
     428:	ldr	x2, [x0, #24]
     42c:	ldr	x1, [x0, #16]
     430:	sub	x1, x1, x2
     434:	cmp	x1, #0x31
     438:	b.ls	474 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x474>  // b.plast
     43c:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     440:	add	x1, x1, #0x0
     444:	ldp	x4, x5, [x1]
     448:	stp	x4, x5, [x2]
     44c:	ldp	x4, x5, [x1, #16]
     450:	stp	x4, x5, [x2, #16]
     454:	ldp	x4, x5, [x1, #32]
     458:	stp	x4, x5, [x2, #32]
     45c:	ldrh	w1, [x1, #48]
     460:	strh	w1, [x2, #48]
     464:	ldr	x1, [x0, #24]
     468:	add	x1, x1, #0x32
     46c:	str	x1, [x0, #24]
     470:	b	198 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x198>
     474:	mov	x2, #0x32                  	// #50
     478:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     47c:	add	x1, x1, #0x0
     480:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     484:	b	198 <_ZN4llvm3mca12ExecuteStage8cycleEndEv+0x198>

0000000000000488 <_ZN4llvm3mca18toHWStallEventTypeENS0_9Scheduler6StatusE>:
     488:	cmp	w0, #0x2
     48c:	b.eq	4e0 <_ZN4llvm3mca18toHWStallEventTypeENS0_9Scheduler6StatusE+0x58>  // b.none
     490:	mov	w1, w0
     494:	b.hi	4a8 <_ZN4llvm3mca18toHWStallEventTypeENS0_9Scheduler6StatusE+0x20>  // b.pmore
     498:	cmp	w0, #0x0
     49c:	mov	w0, #0x5                   	// #5
     4a0:	csel	w0, w1, w0, eq  // eq = none
     4a4:	ret
     4a8:	cmp	w0, #0x3
     4ac:	b.eq	4e8 <_ZN4llvm3mca18toHWStallEventTypeENS0_9Scheduler6StatusE+0x60>  // b.none
     4b0:	mov	w0, #0x3                   	// #3
     4b4:	cmp	w1, #0x4
     4b8:	b.ne	4c0 <_ZN4llvm3mca18toHWStallEventTypeENS0_9Scheduler6StatusE+0x38>  // b.any
     4bc:	ret
     4c0:	stp	x29, x30, [sp, #-16]!
     4c4:	mov	x29, sp
     4c8:	mov	w2, #0x28                  	// #40
     4cc:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     4d0:	add	x1, x1, #0x0
     4d4:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     4d8:	add	x0, x0, #0x0
     4dc:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     4e0:	mov	w0, #0x6                   	// #6
     4e4:	ret
     4e8:	mov	w0, #0x4                   	// #4
     4ec:	b	4bc <_ZN4llvm3mca18toHWStallEventTypeENS0_9Scheduler6StatusE+0x34>

00000000000004f0 <_ZNK4llvm3mca12ExecuteStage11isAvailableERKNS0_7InstRefE>:
     4f0:	stp	x29, x30, [sp, #-64]!
     4f4:	mov	x29, sp
     4f8:	stp	x19, x20, [sp, #16]
     4fc:	mov	x20, x0
     500:	mov	x19, x1
     504:	ldr	x0, [x0, #64]
     508:	bl	0 <_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE>
     50c:	cbnz	w0, 520 <_ZNK4llvm3mca12ExecuteStage11isAvailableERKNS0_7InstRefE+0x30>
     510:	mov	w0, #0x1                   	// #1
     514:	ldp	x19, x20, [sp, #16]
     518:	ldp	x29, x30, [sp], #64
     51c:	ret
     520:	bl	488 <_ZN4llvm3mca18toHWStallEventTypeENS0_9Scheduler6StatusE>
     524:	str	w0, [sp, #48]
     528:	str	x19, [sp, #56]
     52c:	ldr	x19, [x20, #40]
     530:	add	x20, x20, #0x18
     534:	cmp	x19, x20
     538:	b.eq	570 <_ZNK4llvm3mca12ExecuteStage11isAvailableERKNS0_7InstRefE+0x80>  // b.none
     53c:	str	x21, [sp, #32]
     540:	add	x21, sp, #0x30
     544:	ldr	x0, [x19, #32]
     548:	ldr	x1, [x0]
     54c:	ldr	x2, [x1, #24]
     550:	mov	x1, x21
     554:	blr	x2
     558:	mov	x0, x19
     55c:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
     560:	mov	x19, x0
     564:	cmp	x20, x0
     568:	b.ne	544 <_ZNK4llvm3mca12ExecuteStage11isAvailableERKNS0_7InstRefE+0x54>  // b.any
     56c:	ldr	x21, [sp, #32]
     570:	mov	w0, #0x0                   	// #0
     574:	b	514 <_ZNK4llvm3mca12ExecuteStage11isAvailableERKNS0_7InstRefE+0x24>

0000000000000578 <_ZNK4llvm3mca12ExecuteStage25notifyInstructionExecutedERKNS0_7InstRefE>:
     578:	stp	x29, x30, [sp, #-64]!
     57c:	mov	x29, sp
     580:	stp	x19, x20, [sp, #16]
     584:	mov	x20, x0
     588:	mov	x19, x1
     58c:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
     590:	ldr	x0, [x0]
     594:	ldrb	w0, [x0]
     598:	cbnz	w0, 5f8 <_ZNK4llvm3mca12ExecuteStage25notifyInstructionExecutedERKNS0_7InstRefE+0x80>
     59c:	mov	w0, #0x5                   	// #5
     5a0:	str	w0, [sp, #48]
     5a4:	str	x19, [sp, #56]
     5a8:	ldr	x19, [x20, #40]
     5ac:	add	x20, x20, #0x18
     5b0:	cmp	x19, x20
     5b4:	b.eq	5ec <_ZNK4llvm3mca12ExecuteStage25notifyInstructionExecutedERKNS0_7InstRefE+0x74>  // b.none
     5b8:	str	x21, [sp, #32]
     5bc:	add	x21, sp, #0x30
     5c0:	ldr	x0, [x19, #32]
     5c4:	ldr	x1, [x0]
     5c8:	ldr	x2, [x1, #16]
     5cc:	mov	x1, x21
     5d0:	blr	x2
     5d4:	mov	x0, x19
     5d8:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
     5dc:	mov	x19, x0
     5e0:	cmp	x20, x0
     5e4:	b.ne	5c0 <_ZNK4llvm3mca12ExecuteStage25notifyInstructionExecutedERKNS0_7InstRefE+0x48>  // b.any
     5e8:	ldr	x21, [sp, #32]
     5ec:	ldp	x19, x20, [sp, #16]
     5f0:	ldp	x29, x30, [sp], #64
     5f4:	ret
     5f8:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     5fc:	add	x0, x0, #0x0
     600:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     604:	and	w0, w0, #0xff
     608:	cbz	w0, 59c <_ZNK4llvm3mca12ExecuteStage25notifyInstructionExecutedERKNS0_7InstRefE+0x24>
     60c:	str	x21, [sp, #32]
     610:	bl	0 <_ZN4llvm4dbgsEv>
     614:	mov	x21, x0
     618:	ldr	x1, [x0, #24]
     61c:	ldr	x0, [x0, #16]
     620:	sub	x0, x0, x1
     624:	cmp	x0, #0x1a
     628:	b.ls	65c <_ZNK4llvm3mca12ExecuteStage25notifyInstructionExecutedERKNS0_7InstRefE+0xe4>  // b.plast
     62c:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     630:	add	x0, x0, #0x0
     634:	ldp	x2, x3, [x0]
     638:	stp	x2, x3, [x1]
     63c:	ldr	x2, [x0, #16]
     640:	str	x2, [x1, #16]
     644:	ldur	w0, [x0, #23]
     648:	stur	w0, [x1, #23]
     64c:	ldr	x0, [x21, #24]
     650:	add	x0, x0, #0x1b
     654:	str	x0, [x21, #24]
     658:	b	674 <_ZNK4llvm3mca12ExecuteStage25notifyInstructionExecutedERKNS0_7InstRefE+0xfc>
     65c:	mov	x2, #0x1b                  	// #27
     660:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     664:	add	x1, x1, #0x0
     668:	mov	x0, x21
     66c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     670:	mov	x21, x0
     674:	ldr	w1, [x19]
     678:	mov	x0, x21
     67c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     680:	ldr	x0, [x21, #24]
     684:	ldr	x1, [x21, #16]
     688:	cmp	x0, x1
     68c:	b.cs	6a8 <_ZNK4llvm3mca12ExecuteStage25notifyInstructionExecutedERKNS0_7InstRefE+0x130>  // b.hs, b.nlast
     690:	add	x1, x0, #0x1
     694:	str	x1, [x21, #24]
     698:	mov	w1, #0xa                   	// #10
     69c:	strb	w1, [x0]
     6a0:	ldr	x21, [sp, #32]
     6a4:	b	59c <_ZNK4llvm3mca12ExecuteStage25notifyInstructionExecutedERKNS0_7InstRefE+0x24>
     6a8:	mov	w1, #0xa                   	// #10
     6ac:	mov	x0, x21
     6b0:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     6b4:	ldr	x21, [sp, #32]
     6b8:	b	59c <_ZNK4llvm3mca12ExecuteStage25notifyInstructionExecutedERKNS0_7InstRefE+0x24>

00000000000006bc <_ZNK4llvm3mca12ExecuteStage24notifyInstructionPendingERKNS0_7InstRefE>:
     6bc:	stp	x29, x30, [sp, #-64]!
     6c0:	mov	x29, sp
     6c4:	stp	x19, x20, [sp, #16]
     6c8:	mov	x20, x0
     6cc:	mov	x19, x1
     6d0:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
     6d4:	ldr	x0, [x0]
     6d8:	ldrb	w0, [x0]
     6dc:	cbnz	w0, 73c <_ZNK4llvm3mca12ExecuteStage24notifyInstructionPendingERKNS0_7InstRefE+0x80>
     6e0:	mov	w0, #0x2                   	// #2
     6e4:	str	w0, [sp, #48]
     6e8:	str	x19, [sp, #56]
     6ec:	ldr	x19, [x20, #40]
     6f0:	add	x20, x20, #0x18
     6f4:	cmp	x19, x20
     6f8:	b.eq	730 <_ZNK4llvm3mca12ExecuteStage24notifyInstructionPendingERKNS0_7InstRefE+0x74>  // b.none
     6fc:	str	x21, [sp, #32]
     700:	add	x21, sp, #0x30
     704:	ldr	x0, [x19, #32]
     708:	ldr	x1, [x0]
     70c:	ldr	x2, [x1, #16]
     710:	mov	x1, x21
     714:	blr	x2
     718:	mov	x0, x19
     71c:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
     720:	mov	x19, x0
     724:	cmp	x20, x0
     728:	b.ne	704 <_ZNK4llvm3mca12ExecuteStage24notifyInstructionPendingERKNS0_7InstRefE+0x48>  // b.any
     72c:	ldr	x21, [sp, #32]
     730:	ldp	x19, x20, [sp, #16]
     734:	ldp	x29, x30, [sp], #64
     738:	ret
     73c:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     740:	add	x0, x0, #0x0
     744:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     748:	and	w0, w0, #0xff
     74c:	cbz	w0, 6e0 <_ZNK4llvm3mca12ExecuteStage24notifyInstructionPendingERKNS0_7InstRefE+0x24>
     750:	str	x21, [sp, #32]
     754:	bl	0 <_ZN4llvm4dbgsEv>
     758:	mov	x21, x0
     75c:	ldr	x1, [x0, #24]
     760:	ldr	x0, [x0, #16]
     764:	sub	x0, x0, x1
     768:	cmp	x0, #0x19
     76c:	b.ls	7a0 <_ZNK4llvm3mca12ExecuteStage24notifyInstructionPendingERKNS0_7InstRefE+0xe4>  // b.plast
     770:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     774:	add	x0, x0, #0x0
     778:	ldp	x2, x3, [x0]
     77c:	stp	x2, x3, [x1]
     780:	ldr	x2, [x0, #16]
     784:	str	x2, [x1, #16]
     788:	ldrh	w0, [x0, #24]
     78c:	strh	w0, [x1, #24]
     790:	ldr	x0, [x21, #24]
     794:	add	x0, x0, #0x1a
     798:	str	x0, [x21, #24]
     79c:	b	7b8 <_ZNK4llvm3mca12ExecuteStage24notifyInstructionPendingERKNS0_7InstRefE+0xfc>
     7a0:	mov	x2, #0x1a                  	// #26
     7a4:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     7a8:	add	x1, x1, #0x0
     7ac:	mov	x0, x21
     7b0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     7b4:	mov	x21, x0
     7b8:	ldr	w1, [x19]
     7bc:	mov	x0, x21
     7c0:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     7c4:	ldr	x0, [x21, #24]
     7c8:	ldr	x1, [x21, #16]
     7cc:	cmp	x0, x1
     7d0:	b.cs	7ec <_ZNK4llvm3mca12ExecuteStage24notifyInstructionPendingERKNS0_7InstRefE+0x130>  // b.hs, b.nlast
     7d4:	add	x1, x0, #0x1
     7d8:	str	x1, [x21, #24]
     7dc:	mov	w1, #0xa                   	// #10
     7e0:	strb	w1, [x0]
     7e4:	ldr	x21, [sp, #32]
     7e8:	b	6e0 <_ZNK4llvm3mca12ExecuteStage24notifyInstructionPendingERKNS0_7InstRefE+0x24>
     7ec:	mov	w1, #0xa                   	// #10
     7f0:	mov	x0, x21
     7f4:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     7f8:	ldr	x21, [sp, #32]
     7fc:	b	6e0 <_ZNK4llvm3mca12ExecuteStage24notifyInstructionPendingERKNS0_7InstRefE+0x24>

0000000000000800 <_ZNK4llvm3mca12ExecuteStage22notifyInstructionReadyERKNS0_7InstRefE>:
     800:	stp	x29, x30, [sp, #-64]!
     804:	mov	x29, sp
     808:	stp	x19, x20, [sp, #16]
     80c:	mov	x20, x0
     810:	mov	x19, x1
     814:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
     818:	ldr	x0, [x0]
     81c:	ldrb	w0, [x0]
     820:	cbnz	w0, 880 <_ZNK4llvm3mca12ExecuteStage22notifyInstructionReadyERKNS0_7InstRefE+0x80>
     824:	mov	w0, #0x3                   	// #3
     828:	str	w0, [sp, #48]
     82c:	str	x19, [sp, #56]
     830:	ldr	x19, [x20, #40]
     834:	add	x20, x20, #0x18
     838:	cmp	x19, x20
     83c:	b.eq	874 <_ZNK4llvm3mca12ExecuteStage22notifyInstructionReadyERKNS0_7InstRefE+0x74>  // b.none
     840:	str	x21, [sp, #32]
     844:	add	x21, sp, #0x30
     848:	ldr	x0, [x19, #32]
     84c:	ldr	x1, [x0]
     850:	ldr	x2, [x1, #16]
     854:	mov	x1, x21
     858:	blr	x2
     85c:	mov	x0, x19
     860:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
     864:	mov	x19, x0
     868:	cmp	x20, x0
     86c:	b.ne	848 <_ZNK4llvm3mca12ExecuteStage22notifyInstructionReadyERKNS0_7InstRefE+0x48>  // b.any
     870:	ldr	x21, [sp, #32]
     874:	ldp	x19, x20, [sp, #16]
     878:	ldp	x29, x30, [sp], #64
     87c:	ret
     880:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     884:	add	x0, x0, #0x0
     888:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     88c:	and	w0, w0, #0xff
     890:	cbz	w0, 824 <_ZNK4llvm3mca12ExecuteStage22notifyInstructionReadyERKNS0_7InstRefE+0x24>
     894:	str	x21, [sp, #32]
     898:	bl	0 <_ZN4llvm4dbgsEv>
     89c:	mov	x21, x0
     8a0:	ldr	x1, [x0, #24]
     8a4:	ldr	x0, [x0, #16]
     8a8:	sub	x0, x0, x1
     8ac:	cmp	x0, #0x17
     8b0:	b.ls	8dc <_ZNK4llvm3mca12ExecuteStage22notifyInstructionReadyERKNS0_7InstRefE+0xdc>  // b.plast
     8b4:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     8b8:	add	x0, x0, #0x0
     8bc:	ldp	x2, x3, [x0]
     8c0:	stp	x2, x3, [x1]
     8c4:	ldr	x0, [x0, #16]
     8c8:	str	x0, [x1, #16]
     8cc:	ldr	x0, [x21, #24]
     8d0:	add	x0, x0, #0x18
     8d4:	str	x0, [x21, #24]
     8d8:	b	8f4 <_ZNK4llvm3mca12ExecuteStage22notifyInstructionReadyERKNS0_7InstRefE+0xf4>
     8dc:	mov	x2, #0x18                  	// #24
     8e0:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     8e4:	add	x1, x1, #0x0
     8e8:	mov	x0, x21
     8ec:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     8f0:	mov	x21, x0
     8f4:	ldr	w1, [x19]
     8f8:	mov	x0, x21
     8fc:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     900:	ldr	x0, [x21, #24]
     904:	ldr	x1, [x21, #16]
     908:	cmp	x0, x1
     90c:	b.cs	928 <_ZNK4llvm3mca12ExecuteStage22notifyInstructionReadyERKNS0_7InstRefE+0x128>  // b.hs, b.nlast
     910:	add	x1, x0, #0x1
     914:	str	x1, [x21, #24]
     918:	mov	w1, #0xa                   	// #10
     91c:	strb	w1, [x0]
     920:	ldr	x21, [sp, #32]
     924:	b	824 <_ZNK4llvm3mca12ExecuteStage22notifyInstructionReadyERKNS0_7InstRefE+0x24>
     928:	mov	w1, #0xa                   	// #10
     92c:	mov	x0, x21
     930:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     934:	ldr	x21, [sp, #32]
     938:	b	824 <_ZNK4llvm3mca12ExecuteStage22notifyInstructionReadyERKNS0_7InstRefE+0x24>

000000000000093c <_ZNK4llvm3mca12ExecuteStage23notifyResourceAvailableERKSt4pairImmE>:
     93c:	stp	x29, x30, [sp, #-48]!
     940:	mov	x29, sp
     944:	stp	x19, x20, [sp, #16]
     948:	str	x21, [sp, #32]
     94c:	mov	x20, x0
     950:	mov	x21, x1
     954:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
     958:	ldr	x0, [x0]
     95c:	ldrb	w0, [x0]
     960:	cbnz	w0, 9ac <_ZNK4llvm3mca12ExecuteStage23notifyResourceAvailableERKSt4pairImmE+0x70>
     964:	ldr	x19, [x20, #40]
     968:	add	x20, x20, #0x18
     96c:	cmp	x20, x19
     970:	b.eq	99c <_ZNK4llvm3mca12ExecuteStage23notifyResourceAvailableERKSt4pairImmE+0x60>  // b.none
     974:	ldr	x0, [x19, #32]
     978:	ldr	x2, [x0]
     97c:	ldr	x2, [x2, #40]
     980:	mov	x1, x21
     984:	blr	x2
     988:	mov	x0, x19
     98c:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
     990:	mov	x19, x0
     994:	cmp	x20, x0
     998:	b.ne	974 <_ZNK4llvm3mca12ExecuteStage23notifyResourceAvailableERKSt4pairImmE+0x38>  // b.any
     99c:	ldp	x19, x20, [sp, #16]
     9a0:	ldr	x21, [sp, #32]
     9a4:	ldp	x29, x30, [sp], #48
     9a8:	ret
     9ac:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     9b0:	add	x0, x0, #0x0
     9b4:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     9b8:	and	w0, w0, #0xff
     9bc:	cbz	w0, 964 <_ZNK4llvm3mca12ExecuteStage23notifyResourceAvailableERKSt4pairImmE+0x28>
     9c0:	bl	0 <_ZN4llvm4dbgsEv>
     9c4:	ldr	x2, [x0, #24]
     9c8:	ldr	x1, [x0, #16]
     9cc:	sub	x1, x1, x2
     9d0:	cmp	x1, #0x18
     9d4:	b.ls	a08 <_ZNK4llvm3mca12ExecuteStage23notifyResourceAvailableERKSt4pairImmE+0xcc>  // b.plast
     9d8:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     9dc:	add	x1, x1, #0x0
     9e0:	ldp	x4, x5, [x1]
     9e4:	stp	x4, x5, [x2]
     9e8:	ldr	x3, [x1, #16]
     9ec:	str	x3, [x2, #16]
     9f0:	ldrb	w1, [x1, #24]
     9f4:	strb	w1, [x2, #24]
     9f8:	ldr	x1, [x0, #24]
     9fc:	add	x1, x1, #0x19
     a00:	str	x1, [x0, #24]
     a04:	b	a18 <_ZNK4llvm3mca12ExecuteStage23notifyResourceAvailableERKSt4pairImmE+0xdc>
     a08:	mov	x2, #0x19                  	// #25
     a0c:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     a10:	add	x1, x1, #0x0
     a14:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     a18:	ldr	x1, [x21]
     a1c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     a20:	ldr	x1, [x0, #24]
     a24:	ldr	x2, [x0, #16]
     a28:	cmp	x2, x1
     a2c:	b.ls	a74 <_ZNK4llvm3mca12ExecuteStage23notifyResourceAvailableERKSt4pairImmE+0x138>  // b.plast
     a30:	add	x2, x1, #0x1
     a34:	str	x2, [x0, #24]
     a38:	mov	w2, #0x2e                  	// #46
     a3c:	strb	w2, [x1]
     a40:	ldr	x1, [x21, #8]
     a44:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     a48:	ldr	x2, [x0, #24]
     a4c:	ldr	x1, [x0, #16]
     a50:	sub	x1, x1, x2
     a54:	cmp	x1, #0x1
     a58:	b.ls	a80 <_ZNK4llvm3mca12ExecuteStage23notifyResourceAvailableERKSt4pairImmE+0x144>  // b.plast
     a5c:	mov	w1, #0xa5d                 	// #2653
     a60:	strh	w1, [x2]
     a64:	ldr	x1, [x0, #24]
     a68:	add	x1, x1, #0x2
     a6c:	str	x1, [x0, #24]
     a70:	b	964 <_ZNK4llvm3mca12ExecuteStage23notifyResourceAvailableERKSt4pairImmE+0x28>
     a74:	mov	w1, #0x2e                  	// #46
     a78:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     a7c:	b	a40 <_ZNK4llvm3mca12ExecuteStage23notifyResourceAvailableERKSt4pairImmE+0x104>
     a80:	mov	x2, #0x2                   	// #2
     a84:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     a88:	add	x1, x1, #0x0
     a8c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     a90:	b	964 <_ZNK4llvm3mca12ExecuteStage23notifyResourceAvailableERKSt4pairImmE+0x28>

0000000000000a94 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE>:
     a94:	stp	x29, x30, [sp, #-128]!
     a98:	mov	x29, sp
     a9c:	stp	x19, x20, [sp, #16]
     aa0:	stp	x21, x22, [sp, #32]
     aa4:	stp	x23, x24, [sp, #48]
     aa8:	mov	x20, x0
     aac:	mov	x24, x1
     ab0:	mov	x22, x2
     ab4:	mov	x23, x3
     ab8:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
     abc:	ldr	x0, [x0]
     ac0:	ldrb	w0, [x0]
     ac4:	cbnz	w0, b60 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xcc>
     ac8:	add	x21, x23, x23, lsl #1
     acc:	add	x21, x22, x21, lsl #3
     ad0:	cmp	x22, x21
     ad4:	b.eq	afc <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x68>  // b.none
     ad8:	mov	x19, x22
     adc:	ldr	x0, [x20, #64]
     ae0:	ldr	x1, [x19]
     ae4:	ldr	x0, [x0, #24]
     ae8:	bl	0 <_ZNK4llvm3mca15ResourceManager19resolveResourceMaskEm>
     aec:	mov	w0, w0
     af0:	str	x0, [x19], #24
     af4:	cmp	x21, x19
     af8:	b.ne	adc <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x48>  // b.any
     afc:	mov	w0, #0x4                   	// #4
     b00:	str	w0, [sp, #96]
     b04:	str	x24, [sp, #104]
     b08:	str	x22, [sp, #112]
     b0c:	str	x23, [sp, #120]
     b10:	ldr	x19, [x20, #40]
     b14:	add	x20, x20, #0x18
     b18:	cmp	x19, x20
     b1c:	b.eq	b4c <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0xb8>  // b.none
     b20:	add	x21, sp, #0x60
     b24:	ldr	x0, [x19, #32]
     b28:	ldr	x1, [x0]
     b2c:	ldr	x2, [x1, #16]
     b30:	mov	x1, x21
     b34:	blr	x2
     b38:	mov	x0, x19
     b3c:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
     b40:	mov	x19, x0
     b44:	cmp	x20, x0
     b48:	b.ne	b24 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x90>  // b.any
     b4c:	ldp	x19, x20, [sp, #16]
     b50:	ldp	x21, x22, [sp, #32]
     b54:	ldp	x23, x24, [sp, #48]
     b58:	ldp	x29, x30, [sp], #128
     b5c:	ret
     b60:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     b64:	add	x0, x0, #0x0
     b68:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     b6c:	and	w0, w0, #0xff
     b70:	cbz	w0, ac8 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x34>
     b74:	bl	0 <_ZN4llvm4dbgsEv>
     b78:	mov	x19, x0
     b7c:	ldr	x1, [x0, #24]
     b80:	ldr	x0, [x0, #16]
     b84:	sub	x0, x0, x1
     b88:	cmp	x0, #0x18
     b8c:	b.ls	bc0 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x12c>  // b.plast
     b90:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     b94:	add	x0, x0, #0x0
     b98:	ldp	x2, x3, [x0]
     b9c:	stp	x2, x3, [x1]
     ba0:	ldr	x2, [x0, #16]
     ba4:	str	x2, [x1, #16]
     ba8:	ldrb	w0, [x0, #24]
     bac:	strb	w0, [x1, #24]
     bb0:	ldr	x0, [x19, #24]
     bb4:	add	x0, x0, #0x19
     bb8:	str	x0, [x19, #24]
     bbc:	b	bd8 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x144>
     bc0:	mov	x2, #0x19                  	// #25
     bc4:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     bc8:	add	x1, x1, #0x0
     bcc:	mov	x0, x19
     bd0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     bd4:	mov	x19, x0
     bd8:	ldr	w1, [x24]
     bdc:	mov	x0, x19
     be0:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     be4:	ldr	x0, [x19, #24]
     be8:	ldr	x1, [x19, #16]
     bec:	cmp	x0, x1
     bf0:	b.cs	c44 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x1b0>  // b.hs, b.nlast
     bf4:	add	x1, x0, #0x1
     bf8:	str	x1, [x19, #24]
     bfc:	mov	w1, #0xa                   	// #10
     c00:	strb	w1, [x0]
     c04:	add	x21, x23, x23, lsl #1
     c08:	add	x21, x22, x21, lsl #3
     c0c:	cmp	x22, x21
     c10:	b.eq	afc <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x68>  // b.none
     c14:	stp	x25, x26, [sp, #64]
     c18:	stp	x27, x28, [sp, #80]
     c1c:	mov	x19, x22
     c20:	adrp	x27, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     c24:	add	x27, x27, #0x0
     c28:	adrp	x26, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     c2c:	add	x26, x26, #0x0
     c30:	mov	x28, #0x7963                	// #31075
     c34:	movk	x28, #0x6c63, lsl #16
     c38:	movk	x28, #0x7365, lsl #32
     c3c:	movk	x28, #0x203a, lsl #48
     c40:	b	d6c <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x2d8>
     c44:	mov	w1, #0xa                   	// #10
     c48:	mov	x0, x19
     c4c:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     c50:	b	c04 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x170>
     c54:	adrp	x3, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     c58:	add	x3, x3, #0x0
     c5c:	mov	w2, #0x102                 	// #258
     c60:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     c64:	add	x1, x1, #0x0
     c68:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     c6c:	add	x0, x0, #0x0
     c70:	bl	0 <__assert_fail>
     c74:	mov	x2, #0x14                  	// #20
     c78:	mov	x1, x27
     c7c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     c80:	ldr	x1, [x25]
     c84:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     c88:	ldr	x1, [x0, #24]
     c8c:	ldr	x2, [x0, #16]
     c90:	cmp	x1, x2
     c94:	b.cs	ce4 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x250>  // b.hs, b.nlast
     c98:	add	x2, x1, #0x1
     c9c:	str	x2, [x0, #24]
     ca0:	mov	w2, #0x2e                  	// #46
     ca4:	strb	w2, [x1]
     ca8:	ldr	x1, [x25, #8]
     cac:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     cb0:	ldr	x2, [x0, #24]
     cb4:	ldr	x1, [x0, #16]
     cb8:	sub	x1, x1, x2
     cbc:	cmp	x1, #0x2
     cc0:	b.ls	cf0 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x25c>  // b.plast
     cc4:	ldrh	w1, [x26]
     cc8:	strh	w1, [x2]
     ccc:	ldrb	w1, [x26, #2]
     cd0:	strb	w1, [x2, #2]
     cd4:	ldr	x1, [x0, #24]
     cd8:	add	x1, x1, #0x3
     cdc:	str	x1, [x0, #24]
     ce0:	b	cfc <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x268>
     ce4:	mov	w1, #0x2e                  	// #46
     ce8:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     cec:	b	ca8 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x214>
     cf0:	mov	x2, #0x3                   	// #3
     cf4:	mov	x1, x26
     cf8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     cfc:	bl	0 <_ZN4llvm4dbgsEv>
     d00:	ldr	x2, [x0, #24]
     d04:	ldr	x1, [x0, #16]
     d08:	sub	x1, x1, x2
     d0c:	cmp	x1, #0x7
     d10:	b.ls	d28 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x294>  // b.plast
     d14:	str	x28, [x2]
     d18:	ldr	x1, [x0, #24]
     d1c:	add	x1, x1, #0x8
     d20:	str	x1, [x0, #24]
     d24:	b	d38 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x2a4>
     d28:	mov	x2, #0x8                   	// #8
     d2c:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     d30:	add	x1, x1, #0x0
     d34:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     d38:	ldr	w1, [x25, #16]
     d3c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
     d40:	ldr	x1, [x0, #24]
     d44:	ldr	x2, [x0, #16]
     d48:	cmp	x1, x2
     d4c:	b.cs	db4 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x320>  // b.hs, b.nlast
     d50:	add	x2, x1, #0x1
     d54:	str	x2, [x0, #24]
     d58:	mov	w0, #0xa                   	// #10
     d5c:	strb	w0, [x1]
     d60:	add	x19, x19, #0x18
     d64:	cmp	x21, x19
     d68:	b.eq	dc0 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x32c>  // b.none
     d6c:	mov	x25, x19
     d70:	ldr	w0, [x19, #20]
     d74:	cmp	w0, #0x1
     d78:	b.ne	c54 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x1c0>  // b.any
     d7c:	bl	0 <_ZN4llvm4dbgsEv>
     d80:	ldr	x2, [x0, #24]
     d84:	ldr	x1, [x0, #16]
     d88:	sub	x1, x1, x2
     d8c:	cmp	x1, #0x13
     d90:	b.ls	c74 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x1e0>  // b.plast
     d94:	ldp	x4, x5, [x27]
     d98:	stp	x4, x5, [x2]
     d9c:	ldr	w1, [x27, #16]
     da0:	str	w1, [x2, #16]
     da4:	ldr	x1, [x0, #24]
     da8:	add	x1, x1, #0x14
     dac:	str	x1, [x0, #24]
     db0:	b	c80 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x1ec>
     db4:	mov	w1, #0xa                   	// #10
     db8:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
     dbc:	b	d60 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x2cc>
     dc0:	ldp	x25, x26, [sp, #64]
     dc4:	ldp	x27, x28, [sp, #80]
     dc8:	b	ad8 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE+0x44>

0000000000000dcc <_ZN4llvm3mca12ExecuteStage27handleInstructionEliminatedERNS0_7InstRefE>:
     dcc:	stp	x29, x30, [sp, #-48]!
     dd0:	mov	x29, sp
     dd4:	stp	x19, x20, [sp, #16]
     dd8:	str	x21, [sp, #32]
     ddc:	mov	x19, x1
     de0:	ldr	x1, [x1, #8]
     de4:	ldrb	w2, [x1, #840]
     de8:	cbz	w2, e94 <_ZN4llvm3mca12ExecuteStage27handleInstructionEliminatedERNS0_7InstRefE+0xc8>
     dec:	mov	x21, x8
     df0:	mov	x20, x0
     df4:	ldr	w0, [x1, #784]
     df8:	cmp	w0, #0x3
     dfc:	b.ne	eb4 <_ZN4llvm3mca12ExecuteStage27handleInstructionEliminatedERNS0_7InstRefE+0xe8>  // b.any
     e00:	ldr	x1, [x1]
     e04:	ldrb	w0, [x1, #324]
     e08:	cbnz	w0, ed4 <_ZN4llvm3mca12ExecuteStage27handleInstructionEliminatedERNS0_7InstRefE+0x108>
     e0c:	ldrb	w0, [x1, #325]
     e10:	cbnz	w0, ed4 <_ZN4llvm3mca12ExecuteStage27handleInstructionEliminatedERNS0_7InstRefE+0x108>
     e14:	mov	x1, x19
     e18:	mov	x0, x20
     e1c:	bl	6bc <_ZNK4llvm3mca12ExecuteStage24notifyInstructionPendingERKNS0_7InstRefE>
     e20:	mov	x1, x19
     e24:	mov	x0, x20
     e28:	bl	800 <_ZNK4llvm3mca12ExecuteStage22notifyInstructionReadyERKNS0_7InstRefE>
     e2c:	mov	x2, #0x0                   	// #0
     e30:	mov	x3, #0x0                   	// #0
     e34:	mov	x1, x19
     e38:	mov	x0, x20
     e3c:	bl	a94 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE>
     e40:	ldr	x0, [x19, #8]
     e44:	bl	0 <_ZN4llvm3mca11Instruction13forceExecutedEv>
     e48:	mov	x1, x19
     e4c:	mov	x0, x20
     e50:	bl	578 <_ZNK4llvm3mca12ExecuteStage25notifyInstructionExecutedERKNS0_7InstRefE>
     e54:	ldr	x0, [x20, #8]
     e58:	cbz	x0, e74 <_ZN4llvm3mca12ExecuteStage27handleInstructionEliminatedERNS0_7InstRefE+0xa8>
     e5c:	ldr	x1, [x0]
     e60:	ldr	x2, [x1, #16]
     e64:	mov	x1, x19
     e68:	blr	x2
     e6c:	and	w1, w0, #0xff
     e70:	cbnz	w1, ef4 <_ZN4llvm3mca12ExecuteStage27handleInstructionEliminatedERNS0_7InstRefE+0x128>
     e74:	adrp	x3, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     e78:	add	x3, x3, #0x0
     e7c:	mov	w2, #0x47                  	// #71
     e80:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     e84:	add	x1, x1, #0x0
     e88:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     e8c:	add	x0, x0, #0x0
     e90:	bl	0 <__assert_fail>
     e94:	adrp	x3, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     e98:	add	x3, x3, #0x0
     e9c:	mov	w2, #0xa3                  	// #163
     ea0:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     ea4:	add	x1, x1, #0x0
     ea8:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     eac:	add	x0, x0, #0x0
     eb0:	bl	0 <__assert_fail>
     eb4:	adrp	x3, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     eb8:	add	x3, x3, #0x0
     ebc:	mov	w2, #0xa4                  	// #164
     ec0:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     ec4:	add	x1, x1, #0x0
     ec8:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     ecc:	add	x0, x0, #0x0
     ed0:	bl	0 <__assert_fail>
     ed4:	adrp	x3, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     ed8:	add	x3, x3, #0x0
     edc:	mov	w2, #0xa9                  	// #169
     ee0:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     ee4:	add	x1, x1, #0x0
     ee8:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
     eec:	add	x0, x0, #0x0
     ef0:	bl	0 <__assert_fail>
     ef4:	ldr	x0, [x20, #8]
     ef8:	ldr	x1, [x0]
     efc:	mov	x8, x21
     f00:	ldr	x2, [x1, #48]
     f04:	mov	x1, x19
     f08:	blr	x2
     f0c:	mov	x0, x21
     f10:	ldp	x19, x20, [sp, #16]
     f14:	ldr	x21, [sp, #32]
     f18:	ldp	x29, x30, [sp], #48
     f1c:	ret

0000000000000f20 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb>:
     f20:	stp	x29, x30, [sp, #-112]!
     f24:	mov	x29, sp
     f28:	stp	x21, x22, [sp, #32]
     f2c:	mov	x22, x0
     f30:	ldr	x0, [x1, #8]
     f34:	ldr	x0, [x0]
     f38:	ldr	x21, [x0, #288]
     f3c:	cbnz	x21, f4c <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x2c>
     f40:	ldp	x21, x22, [sp, #32]
     f44:	ldp	x29, x30, [sp], #112
     f48:	ret
     f4c:	stp	x19, x20, [sp, #16]
     f50:	stp	x23, x24, [sp, #48]
     f54:	stp	x25, x26, [sp, #64]
     f58:	mov	x25, x1
     f5c:	and	w26, w2, #0xff
     f60:	fmov	d0, x21
     f64:	cnt	v0.8b, v0.8b
     f68:	addv	b0, v0.8b
     f6c:	umov	w20, v0.b[0]
     f70:	mov	w19, w20
     f74:	add	x0, sp, #0x60
     f78:	str	x0, [sp, #80]
     f7c:	str	wzr, [sp, #88]
     f80:	mov	w0, #0x4                   	// #4
     f84:	str	w0, [sp, #92]
     f88:	cmp	w20, w0
     f8c:	b.hi	1058 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x138>  // b.pmore
     f90:	str	w20, [sp, #88]
     f94:	ldr	x0, [sp, #80]
     f98:	add	x1, x0, x19, lsl #2
     f9c:	str	wzr, [x0], #4
     fa0:	cmp	x1, x0
     fa4:	b.ne	f9c <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x7c>  // b.any
     fa8:	ldr	w24, [sp, #88]
     fac:	cbz	w24, ff0 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0xd0>
     fb0:	mov	x19, #0x0                   	// #0
     fb4:	neg	x20, x21
     fb8:	and	x20, x20, x21
     fbc:	ldr	x0, [x22, #64]
     fc0:	ldr	w1, [sp, #88]
     fc4:	cmp	x1, x19
     fc8:	b.ls	1098 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x178>  // b.plast
     fcc:	ldr	x23, [sp, #80]
     fd0:	mov	x1, x20
     fd4:	ldr	x0, [x0, #24]
     fd8:	bl	0 <_ZNK4llvm3mca15ResourceManager19resolveResourceMaskEm>
     fdc:	str	w0, [x23, x19, lsl #2]
     fe0:	eor	x21, x21, x20
     fe4:	add	x19, x19, #0x1
     fe8:	cmp	w24, w19
     fec:	b.hi	fb4 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x94>  // b.pmore
     ff0:	cbnz	w26, 10b8 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x198>
     ff4:	ldr	x19, [x22, #40]
     ff8:	add	x22, x22, #0x18
     ffc:	cmp	x22, x19
    1000:	b.eq	1034 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x114>  // b.none
    1004:	ldr	x0, [x19, #32]
    1008:	ldr	x1, [x0]
    100c:	ldr	x4, [x1, #56]
    1010:	ldr	x2, [sp, #80]
    1014:	ldr	w3, [sp, #88]
    1018:	mov	x1, x25
    101c:	blr	x4
    1020:	mov	x0, x19
    1024:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
    1028:	mov	x19, x0
    102c:	cmp	x22, x0
    1030:	b.ne	1004 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0xe4>  // b.any
    1034:	ldr	x0, [sp, #80]
    1038:	add	x1, sp, #0x60
    103c:	cmp	x0, x1
    1040:	b.eq	112c <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x20c>  // b.none
    1044:	bl	0 <free>
    1048:	ldp	x19, x20, [sp, #16]
    104c:	ldp	x23, x24, [sp, #48]
    1050:	ldp	x25, x26, [sp, #64]
    1054:	b	f40 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x20>
    1058:	add	x0, sp, #0x50
    105c:	mov	x3, #0x4                   	// #4
    1060:	mov	x2, x19
    1064:	add	x1, x0, #0x10
    1068:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    106c:	ldr	w0, [sp, #92]
    1070:	cmp	x19, x0
    1074:	b.ls	f90 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x70>  // b.plast
    1078:	adrp	x3, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    107c:	add	x3, x3, #0x0
    1080:	mov	w2, #0x43                  	// #67
    1084:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    1088:	add	x1, x1, #0x0
    108c:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    1090:	add	x0, x0, #0x0
    1094:	bl	0 <__assert_fail>
    1098:	adrp	x3, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    109c:	add	x3, x3, #0x0
    10a0:	mov	w2, #0x95                  	// #149
    10a4:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    10a8:	add	x1, x1, #0x0
    10ac:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    10b0:	add	x0, x0, #0x0
    10b4:	bl	0 <__assert_fail>
    10b8:	ldr	x19, [x22, #40]
    10bc:	add	x22, x22, #0x18
    10c0:	cmp	x22, x19
    10c4:	b.eq	10f8 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x1d8>  // b.none
    10c8:	ldr	x0, [x19, #32]
    10cc:	ldr	x1, [x0]
    10d0:	ldr	x4, [x1, #48]
    10d4:	ldr	x2, [sp, #80]
    10d8:	ldr	w3, [sp, #88]
    10dc:	mov	x1, x25
    10e0:	blr	x4
    10e4:	mov	x0, x19
    10e8:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
    10ec:	mov	x19, x0
    10f0:	cmp	x22, x0
    10f4:	b.ne	10c8 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x1a8>  // b.any
    10f8:	ldr	x0, [sp, #80]
    10fc:	add	x1, sp, #0x60
    1100:	cmp	x0, x1
    1104:	b.eq	111c <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x1fc>  // b.none
    1108:	bl	0 <free>
    110c:	ldp	x19, x20, [sp, #16]
    1110:	ldp	x23, x24, [sp, #48]
    1114:	ldp	x25, x26, [sp, #64]
    1118:	b	f40 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x20>
    111c:	ldp	x19, x20, [sp, #16]
    1120:	ldp	x23, x24, [sp, #48]
    1124:	ldp	x25, x26, [sp, #64]
    1128:	b	f40 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x20>
    112c:	ldp	x19, x20, [sp, #16]
    1130:	ldp	x23, x24, [sp, #48]
    1134:	ldp	x25, x26, [sp, #64]
    1138:	b	f40 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb+0x20>

000000000000113c <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE>:
    113c:	stp	x29, x30, [sp, #-336]!
    1140:	mov	x29, sp
    1144:	stp	x19, x20, [sp, #16]
    1148:	stp	x21, x22, [sp, #32]
    114c:	mov	x21, x8
    1150:	mov	x20, x0
    1154:	mov	x19, x1
    1158:	add	x2, sp, #0xe0
    115c:	add	x0, x2, #0x10
    1160:	str	x0, [sp, #224]
    1164:	str	wzr, [sp, #232]
    1168:	mov	w0, #0x4                   	// #4
    116c:	str	w0, [sp, #236]
    1170:	add	x3, sp, #0x90
    1174:	add	x4, x3, #0x10
    1178:	str	x4, [sp, #144]
    117c:	str	wzr, [sp, #152]
    1180:	str	w0, [sp, #156]
    1184:	add	x4, sp, #0x40
    1188:	add	x5, x4, #0x10
    118c:	str	x5, [sp, #64]
    1190:	str	wzr, [sp, #72]
    1194:	str	w0, [sp, #76]
    1198:	ldr	x0, [x20, #64]
    119c:	bl	0 <_ZN4llvm3mca9Scheduler16issueInstructionERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEERNS4_IS2_EESC_>
    11a0:	ldr	x22, [x19, #8]
    11a4:	ldr	x1, [x22]
    11a8:	ldr	w0, [x20, #76]
    11ac:	ldr	w1, [x1, #316]
    11b0:	add	w0, w0, w1
    11b4:	str	w0, [x20, #76]
    11b8:	mov	w2, #0x0                   	// #0
    11bc:	mov	x1, x19
    11c0:	mov	x0, x20
    11c4:	bl	f20 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb>
    11c8:	ldr	x2, [sp, #224]
    11cc:	ldr	w3, [sp, #232]
    11d0:	mov	x1, x19
    11d4:	mov	x0, x20
    11d8:	bl	a94 <_ZNK4llvm3mca12ExecuteStage23notifyInstructionIssuedERKNS0_7InstRefENS_15MutableArrayRefISt4pairIS6_ImmENS0_14ResourceCyclesEEEE>
    11dc:	ldr	w0, [x22, #784]
    11e0:	cmp	w0, #0x5
    11e4:	b.eq	12fc <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0x1c0>  // b.none
    11e8:	ldr	x19, [sp, #144]
    11ec:	ldr	w22, [sp, #152]
    11f0:	add	x22, x19, x22, lsl #4
    11f4:	cmp	x22, x19
    11f8:	b.eq	1214 <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0xd8>  // b.none
    11fc:	mov	x1, x19
    1200:	mov	x0, x20
    1204:	bl	6bc <_ZNK4llvm3mca12ExecuteStage24notifyInstructionPendingERKNS0_7InstRefE>
    1208:	add	x19, x19, #0x10
    120c:	cmp	x22, x19
    1210:	b.ne	11fc <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0xc0>  // b.any
    1214:	ldr	x19, [sp, #64]
    1218:	ldr	w22, [sp, #72]
    121c:	add	x22, x19, x22, lsl #4
    1220:	cmp	x22, x19
    1224:	b.eq	1240 <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0x104>  // b.none
    1228:	mov	x1, x19
    122c:	mov	x0, x20
    1230:	bl	800 <_ZNK4llvm3mca12ExecuteStage22notifyInstructionReadyERKNS0_7InstRefE>
    1234:	add	x19, x19, #0x10
    1238:	cmp	x22, x19
    123c:	b.ne	1228 <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0xec>  // b.any
    1240:	mov	x0, #0x1                   	// #1
    1244:	str	x0, [x21]
    1248:	ldr	x1, [sp, #64]
    124c:	ldr	w0, [sp, #72]
    1250:	add	x0, x1, x0, lsl #4
    1254:	cmp	x1, x0
    1258:	b.eq	1268 <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0x12c>  // b.none
    125c:	sub	x0, x0, #0x10
    1260:	cmp	x1, x0
    1264:	b.ne	125c <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0x120>  // b.any
    1268:	ldr	x0, [sp, #64]
    126c:	add	x1, sp, #0x50
    1270:	cmp	x0, x1
    1274:	b.eq	127c <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0x140>  // b.none
    1278:	bl	0 <free>
    127c:	ldr	x1, [sp, #144]
    1280:	ldr	w0, [sp, #152]
    1284:	add	x0, x1, x0, lsl #4
    1288:	cmp	x1, x0
    128c:	b.eq	129c <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0x160>  // b.none
    1290:	sub	x0, x0, #0x10
    1294:	cmp	x1, x0
    1298:	b.ne	1290 <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0x154>  // b.any
    129c:	ldr	x0, [sp, #144]
    12a0:	add	x1, sp, #0xa0
    12a4:	cmp	x0, x1
    12a8:	b.eq	12b0 <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0x174>  // b.none
    12ac:	bl	0 <free>
    12b0:	ldr	x1, [sp, #224]
    12b4:	ldr	w0, [sp, #232]
    12b8:	add	x0, x0, x0, lsl #1
    12bc:	add	x0, x1, x0, lsl #3
    12c0:	cmp	x1, x0
    12c4:	b.eq	12d4 <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0x198>  // b.none
    12c8:	sub	x0, x0, #0x18
    12cc:	cmp	x1, x0
    12d0:	b.ne	12c8 <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0x18c>  // b.any
    12d4:	ldr	x0, [sp, #224]
    12d8:	add	x1, sp, #0xf0
    12dc:	cmp	x0, x1
    12e0:	b.eq	12e8 <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0x1ac>  // b.none
    12e4:	bl	0 <free>
    12e8:	mov	x0, x21
    12ec:	ldp	x19, x20, [sp, #16]
    12f0:	ldp	x21, x22, [sp, #32]
    12f4:	ldp	x29, x30, [sp], #336
    12f8:	ret
    12fc:	mov	x1, x19
    1300:	mov	x0, x20
    1304:	bl	578 <_ZNK4llvm3mca12ExecuteStage25notifyInstructionExecutedERKNS0_7InstRefE>
    1308:	ldr	x0, [x20, #8]
    130c:	cbz	x0, 1368 <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0x22c>
    1310:	ldr	x1, [x0]
    1314:	ldr	x2, [x1, #16]
    1318:	mov	x1, x19
    131c:	blr	x2
    1320:	and	w0, w0, #0xff
    1324:	cbz	w0, 1368 <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0x22c>
    1328:	ldr	x0, [x20, #8]
    132c:	ldr	x1, [x0]
    1330:	add	x8, sp, #0x38
    1334:	ldr	x2, [x1, #48]
    1338:	mov	x1, x19
    133c:	blr	x2
    1340:	ldr	x0, [sp, #56]
    1344:	ands	x1, x0, #0xfffffffffffffffe
    1348:	cset	x0, ne  // ne = any
    134c:	orr	x0, x0, x1
    1350:	str	x0, [sp, #56]
    1354:	ands	x1, x0, #0xfffffffffffffffe
    1358:	b.ne	1388 <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0x24c>  // b.any
    135c:	tbz	w0, #0, 11e8 <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0xac>
    1360:	add	x0, sp, #0x38
    1364:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    1368:	adrp	x3, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    136c:	add	x3, x3, #0x0
    1370:	mov	w2, #0x47                  	// #71
    1374:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    1378:	add	x1, x1, #0x0
    137c:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    1380:	add	x0, x0, #0x0
    1384:	bl	0 <__assert_fail>
    1388:	orr	x1, x1, #0x1
    138c:	str	x1, [x21]
    1390:	b	1248 <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE+0x10c>

0000000000001394 <_ZN4llvm3mca12ExecuteStage22issueReadyInstructionsEv>:
    1394:	stp	x29, x30, [sp, #-80]!
    1398:	mov	x29, sp
    139c:	stp	x19, x20, [sp, #16]
    13a0:	stp	x21, x22, [sp, #32]
    13a4:	mov	x22, x8
    13a8:	mov	x19, x0
    13ac:	ldr	x0, [x0, #64]
    13b0:	bl	0 <_ZN4llvm3mca9Scheduler6selectEv>
    13b4:	stp	x0, x1, [sp, #64]
    13b8:	ldr	x0, [sp, #72]
    13bc:	cbz	x0, 140c <_ZN4llvm3mca12ExecuteStage22issueReadyInstructionsEv+0x78>
    13c0:	add	x21, sp, #0x40
    13c4:	add	x20, sp, #0x38
    13c8:	mov	x8, x20
    13cc:	mov	x1, x21
    13d0:	mov	x0, x19
    13d4:	bl	113c <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE>
    13d8:	ldr	x1, [sp, #56]
    13dc:	ands	x2, x1, #0xfffffffffffffffe
    13e0:	cset	x1, ne  // ne = any
    13e4:	orr	x1, x1, x2
    13e8:	str	x1, [sp, #56]
    13ec:	ands	x0, x1, #0xfffffffffffffffe
    13f0:	b.ne	1428 <_ZN4llvm3mca12ExecuteStage22issueReadyInstructionsEv+0x94>  // b.any
    13f4:	tbnz	w1, #0, 1434 <_ZN4llvm3mca12ExecuteStage22issueReadyInstructionsEv+0xa0>
    13f8:	ldr	x0, [x19, #64]
    13fc:	bl	0 <_ZN4llvm3mca9Scheduler6selectEv>
    1400:	str	w0, [sp, #64]
    1404:	str	x1, [sp, #72]
    1408:	cbnz	x1, 13c8 <_ZN4llvm3mca12ExecuteStage22issueReadyInstructionsEv+0x34>
    140c:	mov	x0, #0x1                   	// #1
    1410:	str	x0, [x22]
    1414:	mov	x0, x22
    1418:	ldp	x19, x20, [sp, #16]
    141c:	ldp	x21, x22, [sp, #32]
    1420:	ldp	x29, x30, [sp], #80
    1424:	ret
    1428:	orr	x0, x0, #0x1
    142c:	str	x0, [x22]
    1430:	b	1414 <_ZN4llvm3mca12ExecuteStage22issueReadyInstructionsEv+0x80>
    1434:	add	x0, sp, #0x38
    1438:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

000000000000143c <_ZN4llvm3mca12ExecuteStage10cycleStartEv>:
    143c:	stp	x29, x30, [sp, #-464]!
    1440:	mov	x29, sp
    1444:	stp	x19, x20, [sp, #16]
    1448:	stp	x21, x22, [sp, #32]
    144c:	mov	x22, x8
    1450:	mov	x20, x0
    1454:	add	x1, sp, #0x140
    1458:	add	x0, x1, #0x10
    145c:	str	x0, [sp, #320]
    1460:	str	wzr, [sp, #328]
    1464:	mov	w0, #0x8                   	// #8
    1468:	str	w0, [sp, #332]
    146c:	add	x2, sp, #0xf0
    1470:	add	x0, x2, #0x10
    1474:	str	x0, [sp, #240]
    1478:	str	wzr, [sp, #248]
    147c:	mov	w0, #0x4                   	// #4
    1480:	str	w0, [sp, #252]
    1484:	add	x3, sp, #0xa0
    1488:	add	x4, x3, #0x10
    148c:	str	x4, [sp, #160]
    1490:	str	wzr, [sp, #168]
    1494:	str	w0, [sp, #172]
    1498:	add	x4, sp, #0x50
    149c:	add	x5, x4, #0x10
    14a0:	str	x5, [sp, #80]
    14a4:	str	wzr, [sp, #88]
    14a8:	str	w0, [sp, #92]
    14ac:	ldr	x0, [x20, #64]
    14b0:	bl	0 <_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_>
    14b4:	str	wzr, [x20, #72]
    14b8:	str	wzr, [x20, #76]
    14bc:	ldr	x19, [sp, #320]
    14c0:	ldr	w21, [sp, #328]
    14c4:	add	x21, x19, x21, lsl #4
    14c8:	cmp	x19, x21
    14cc:	b.eq	14e8 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0xac>  // b.none
    14d0:	mov	x1, x19
    14d4:	mov	x0, x20
    14d8:	bl	93c <_ZNK4llvm3mca12ExecuteStage23notifyResourceAvailableERKSt4pairImmE>
    14dc:	add	x19, x19, #0x10
    14e0:	cmp	x21, x19
    14e4:	b.ne	14d0 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x94>  // b.any
    14e8:	ldr	x19, [sp, #240]
    14ec:	ldr	w21, [sp, #248]
    14f0:	add	x21, x19, x21, lsl #4
    14f4:	cmp	x21, x19
    14f8:	b.eq	1578 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x13c>  // b.none
    14fc:	stp	x23, x24, [sp, #48]
    1500:	add	x23, sp, #0x48
    1504:	mov	x1, x19
    1508:	mov	x0, x20
    150c:	bl	578 <_ZNK4llvm3mca12ExecuteStage25notifyInstructionExecutedERKNS0_7InstRefE>
    1510:	ldr	x0, [x20, #8]
    1514:	cbz	x0, 16c0 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x284>
    1518:	ldr	x1, [x0]
    151c:	ldr	x2, [x1, #16]
    1520:	mov	x1, x19
    1524:	blr	x2
    1528:	and	w0, w0, #0xff
    152c:	cbz	w0, 16c0 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x284>
    1530:	ldr	x0, [x20, #8]
    1534:	ldr	x1, [x0]
    1538:	mov	x8, x23
    153c:	ldr	x2, [x1, #48]
    1540:	mov	x1, x19
    1544:	blr	x2
    1548:	ldr	x0, [sp, #72]
    154c:	ands	x1, x0, #0xfffffffffffffffe
    1550:	cset	x0, ne  // ne = any
    1554:	orr	x0, x0, x1
    1558:	str	x0, [sp, #72]
    155c:	ands	x1, x0, #0xfffffffffffffffe
    1560:	b.ne	16e0 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x2a4>  // b.any
    1564:	tbnz	w0, #0, 16f0 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x2b4>
    1568:	add	x19, x19, #0x10
    156c:	cmp	x21, x19
    1570:	b.ne	1504 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0xc8>  // b.any
    1574:	ldp	x23, x24, [sp, #48]
    1578:	ldr	x19, [sp, #160]
    157c:	ldr	w21, [sp, #168]
    1580:	add	x21, x19, x21, lsl #4
    1584:	cmp	x21, x19
    1588:	b.eq	15a4 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x168>  // b.none
    158c:	mov	x1, x19
    1590:	mov	x0, x20
    1594:	bl	6bc <_ZNK4llvm3mca12ExecuteStage24notifyInstructionPendingERKNS0_7InstRefE>
    1598:	add	x19, x19, #0x10
    159c:	cmp	x21, x19
    15a0:	b.ne	158c <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x150>  // b.any
    15a4:	ldr	x19, [sp, #80]
    15a8:	ldr	w21, [sp, #88]
    15ac:	add	x21, x19, x21, lsl #4
    15b0:	cmp	x21, x19
    15b4:	b.eq	15d0 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x194>  // b.none
    15b8:	mov	x1, x19
    15bc:	mov	x0, x20
    15c0:	bl	800 <_ZNK4llvm3mca12ExecuteStage22notifyInstructionReadyERKNS0_7InstRefE>
    15c4:	add	x19, x19, #0x10
    15c8:	cmp	x21, x19
    15cc:	b.ne	15b8 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x17c>  // b.any
    15d0:	mov	x8, x22
    15d4:	mov	x0, x20
    15d8:	bl	1394 <_ZN4llvm3mca12ExecuteStage22issueReadyInstructionsEv>
    15dc:	ldr	x1, [sp, #80]
    15e0:	ldr	w0, [sp, #88]
    15e4:	add	x0, x1, x0, lsl #4
    15e8:	cmp	x1, x0
    15ec:	b.eq	15fc <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x1c0>  // b.none
    15f0:	sub	x0, x0, #0x10
    15f4:	cmp	x1, x0
    15f8:	b.ne	15f0 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x1b4>  // b.any
    15fc:	ldr	x0, [sp, #80]
    1600:	add	x1, sp, #0x60
    1604:	cmp	x0, x1
    1608:	b.eq	1610 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x1d4>  // b.none
    160c:	bl	0 <free>
    1610:	ldr	x1, [sp, #160]
    1614:	ldr	w0, [sp, #168]
    1618:	add	x0, x1, x0, lsl #4
    161c:	cmp	x1, x0
    1620:	b.eq	1630 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x1f4>  // b.none
    1624:	sub	x0, x0, #0x10
    1628:	cmp	x1, x0
    162c:	b.ne	1624 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x1e8>  // b.any
    1630:	ldr	x0, [sp, #160]
    1634:	add	x1, sp, #0xb0
    1638:	cmp	x0, x1
    163c:	b.eq	1644 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x208>  // b.none
    1640:	bl	0 <free>
    1644:	ldr	x1, [sp, #240]
    1648:	ldr	w0, [sp, #248]
    164c:	add	x0, x1, x0, lsl #4
    1650:	cmp	x1, x0
    1654:	b.eq	1664 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x228>  // b.none
    1658:	sub	x0, x0, #0x10
    165c:	cmp	x1, x0
    1660:	b.ne	1658 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x21c>  // b.any
    1664:	ldr	x0, [sp, #240]
    1668:	add	x1, sp, #0x100
    166c:	cmp	x0, x1
    1670:	b.eq	1678 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x23c>  // b.none
    1674:	bl	0 <free>
    1678:	ldr	x1, [sp, #320]
    167c:	ldr	w0, [sp, #328]
    1680:	add	x0, x1, x0, lsl #4
    1684:	cmp	x1, x0
    1688:	b.eq	1698 <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x25c>  // b.none
    168c:	sub	x0, x0, #0x10
    1690:	cmp	x1, x0
    1694:	b.ne	168c <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x250>  // b.any
    1698:	ldr	x0, [sp, #320]
    169c:	add	x1, sp, #0x150
    16a0:	cmp	x0, x1
    16a4:	b.eq	16ac <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x270>  // b.none
    16a8:	bl	0 <free>
    16ac:	mov	x0, x22
    16b0:	ldp	x19, x20, [sp, #16]
    16b4:	ldp	x21, x22, [sp, #32]
    16b8:	ldp	x29, x30, [sp], #464
    16bc:	ret
    16c0:	adrp	x3, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    16c4:	add	x3, x3, #0x0
    16c8:	mov	w2, #0x47                  	// #71
    16cc:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    16d0:	add	x1, x1, #0x0
    16d4:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    16d8:	add	x0, x0, #0x0
    16dc:	bl	0 <__assert_fail>
    16e0:	orr	x1, x1, #0x1
    16e4:	str	x1, [x22]
    16e8:	ldp	x23, x24, [sp, #48]
    16ec:	b	15dc <_ZN4llvm3mca12ExecuteStage10cycleStartEv+0x1a0>
    16f0:	add	x0, sp, #0x48
    16f4:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

00000000000016f8 <_ZN4llvm3mca12ExecuteStage7executeERNS0_7InstRefE>:
    16f8:	stp	x29, x30, [sp, #-64]!
    16fc:	mov	x29, sp
    1700:	stp	x19, x20, [sp, #16]
    1704:	stp	x21, x22, [sp, #32]
    1708:	str	x23, [sp, #48]
    170c:	mov	x23, x8
    1710:	mov	x20, x0
    1714:	mov	x19, x1
    1718:	bl	4f0 <_ZNK4llvm3mca12ExecuteStage11isAvailableERKNS0_7InstRefE>
    171c:	and	w0, w0, #0xff
    1720:	cbz	w0, 17b0 <_ZN4llvm3mca12ExecuteStage7executeERNS0_7InstRefE+0xb8>
    1724:	ldr	x21, [x20, #64]
    1728:	add	x22, x21, #0x20
    172c:	mov	x1, x19
    1730:	mov	x0, x22
    1734:	bl	0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    1738:	ldr	x1, [x21, #40]
    173c:	cmp	x1, x0
    1740:	b.ne	17d0 <_ZN4llvm3mca12ExecuteStage7executeERNS0_7InstRefE+0xd8>  // b.any
    1744:	add	x22, x21, #0x50
    1748:	mov	x1, x19
    174c:	mov	x0, x22
    1750:	bl	0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    1754:	ldr	x1, [x21, #88]
    1758:	cmp	x1, x0
    175c:	b.ne	17f0 <_ZN4llvm3mca12ExecuteStage7executeERNS0_7InstRefE+0xf8>  // b.any
    1760:	add	x21, x21, #0x68
    1764:	mov	x1, x19
    1768:	mov	x0, x21
    176c:	bl	0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    1770:	ldr	x1, [x21, #8]
    1774:	cmp	x1, x0
    1778:	b.ne	1810 <_ZN4llvm3mca12ExecuteStage7executeERNS0_7InstRefE+0x118>  // b.any
    177c:	ldr	x0, [x19, #8]
    1780:	ldrb	w0, [x0, #840]
    1784:	cbz	w0, 1830 <_ZN4llvm3mca12ExecuteStage7executeERNS0_7InstRefE+0x138>
    1788:	mov	x8, x23
    178c:	mov	x1, x19
    1790:	mov	x0, x20
    1794:	bl	dcc <_ZN4llvm3mca12ExecuteStage27handleInstructionEliminatedERNS0_7InstRefE>
    1798:	mov	x0, x23
    179c:	ldp	x19, x20, [sp, #16]
    17a0:	ldp	x21, x22, [sp, #32]
    17a4:	ldr	x23, [sp, #48]
    17a8:	ldp	x29, x30, [sp], #64
    17ac:	ret
    17b0:	adrp	x3, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    17b4:	add	x3, x3, #0x0
    17b8:	mov	w2, #0xbb                  	// #187
    17bc:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    17c0:	add	x1, x1, #0x0
    17c4:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    17c8:	add	x0, x0, #0x0
    17cc:	bl	0 <__assert_fail>
    17d0:	adrp	x3, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    17d4:	add	x3, x3, #0x0
    17d8:	mov	w2, #0x10e                 	// #270
    17dc:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    17e0:	add	x1, x1, #0x0
    17e4:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    17e8:	add	x0, x0, #0x0
    17ec:	bl	0 <__assert_fail>
    17f0:	adrp	x3, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    17f4:	add	x3, x3, #0x0
    17f8:	mov	w2, #0x10f                 	// #271
    17fc:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    1800:	add	x1, x1, #0x0
    1804:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    1808:	add	x0, x0, #0x0
    180c:	bl	0 <__assert_fail>
    1810:	adrp	x3, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    1814:	add	x3, x3, #0x0
    1818:	mov	w2, #0x110                 	// #272
    181c:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    1820:	add	x1, x1, #0x0
    1824:	adrp	x0, 0 <_ZN4llvm3mca12ExecuteStage8cycleEndEv>
    1828:	add	x0, x0, #0x0
    182c:	bl	0 <__assert_fail>
    1830:	mov	x1, x19
    1834:	ldr	x0, [x20, #64]
    1838:	bl	0 <_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE>
    183c:	and	w21, w0, #0xff
    1840:	ldr	x22, [x19, #8]
    1844:	ldr	x1, [x22]
    1848:	ldr	w0, [x20, #72]
    184c:	ldr	w1, [x1, #316]
    1850:	add	w0, w0, w1
    1854:	str	w0, [x20, #72]
    1858:	mov	w2, #0x1                   	// #1
    185c:	mov	x1, x19
    1860:	mov	x0, x20
    1864:	bl	f20 <_ZNK4llvm3mca12ExecuteStage31notifyReservedOrReleasedBuffersERKNS0_7InstRefEb>
    1868:	cbnz	w21, 1894 <_ZN4llvm3mca12ExecuteStage7executeERNS0_7InstRefE+0x19c>
    186c:	ldr	w0, [x22, #784]
    1870:	cmp	w0, #0x2
    1874:	b.eq	1884 <_ZN4llvm3mca12ExecuteStage7executeERNS0_7InstRefE+0x18c>  // b.none
    1878:	mov	x0, #0x1                   	// #1
    187c:	str	x0, [x23]
    1880:	b	1798 <_ZN4llvm3mca12ExecuteStage7executeERNS0_7InstRefE+0xa0>
    1884:	mov	x1, x19
    1888:	mov	x0, x20
    188c:	bl	6bc <_ZNK4llvm3mca12ExecuteStage24notifyInstructionPendingERKNS0_7InstRefE>
    1890:	b	1878 <_ZN4llvm3mca12ExecuteStage7executeERNS0_7InstRefE+0x180>
    1894:	mov	x1, x19
    1898:	mov	x0, x20
    189c:	bl	6bc <_ZNK4llvm3mca12ExecuteStage24notifyInstructionPendingERKNS0_7InstRefE>
    18a0:	mov	x1, x19
    18a4:	mov	x0, x20
    18a8:	bl	800 <_ZNK4llvm3mca12ExecuteStage22notifyInstructionReadyERKNS0_7InstRefE>
    18ac:	mov	x1, x19
    18b0:	ldr	x0, [x20, #64]
    18b4:	bl	0 <_ZNK4llvm3mca9Scheduler20mustIssueImmediatelyERKNS0_7InstRefE>
    18b8:	and	w0, w0, #0xff
    18bc:	cbnz	w0, 18cc <_ZN4llvm3mca12ExecuteStage7executeERNS0_7InstRefE+0x1d4>
    18c0:	mov	x0, #0x1                   	// #1
    18c4:	str	x0, [x23]
    18c8:	b	1798 <_ZN4llvm3mca12ExecuteStage7executeERNS0_7InstRefE+0xa0>
    18cc:	mov	x8, x23
    18d0:	mov	x1, x19
    18d4:	mov	x0, x20
    18d8:	bl	113c <_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE>
    18dc:	b	1798 <_ZN4llvm3mca12ExecuteStage7executeERNS0_7InstRefE+0xa0>

Disassembly of section .text._ZNK4llvm3mca12ExecuteStage17hasWorkToCompleteEv:

0000000000000000 <_ZNK4llvm3mca12ExecuteStage17hasWorkToCompleteEv>:
   0:	mov	w0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN4llvm3mca12ExecuteStageD2Ev:

0000000000000000 <_ZN4llvm3mca12ExecuteStageD1Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStageD1Ev>
   c:	ldr	x1, [x1]
  10:	add	x1, x1, #0x10
  14:	str	x1, [x0]
  18:	bl	0 <_ZN4llvm3mca5StageD2Ev>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret

Disassembly of section .text._ZN4llvm3mca12ExecuteStageD0Ev:

0000000000000000 <_ZN4llvm3mca12ExecuteStageD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x1, 0 <_ZN4llvm3mca12ExecuteStageD0Ev>
  14:	ldr	x1, [x1]
  18:	add	x1, x1, #0x10
  1c:	str	x1, [x0]
  20:	bl	0 <_ZN4llvm3mca5StageD2Ev>
  24:	mov	x1, #0x58                  	// #88
  28:	mov	x0, x19
  2c:	bl	0 <_ZdlPvm>
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag>:
   0:	mov	x3, x0
   4:	mov	x6, x2
   8:	sub	x4, x1, x0
   c:	asr	x5, x4, #6
  10:	cmp	xzr, x4, asr #6
  14:	b.ge	c0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0xc0>  // b.tcont
  18:	ldr	w4, [x2]
  1c:	add	x0, x0, x5, lsl #6
  20:	b	78 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x78>
  24:	ldr	x7, [x3, #8]
  28:	ldr	x5, [x6, #8]
  2c:	cmp	x7, x5
  30:	b.ne	84 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x84>  // b.any
  34:	mov	x0, x3
  38:	ret
  3c:	ldr	x7, [x3, #24]
  40:	ldr	x5, [x6, #8]
  44:	cmp	x7, x5
  48:	b.ne	90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x90>  // b.any
  4c:	add	x0, x3, #0x10
  50:	b	38 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x38>
  54:	ldr	x7, [x3, #40]
  58:	ldr	x5, [x6, #8]
  5c:	cmp	x7, x5
  60:	b.ne	9c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x9c>  // b.any
  64:	add	x0, x3, #0x20
  68:	b	38 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x38>
  6c:	add	x3, x3, #0x40
  70:	cmp	x3, x0
  74:	b.eq	c0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0xc0>  // b.none
  78:	ldr	w5, [x3]
  7c:	cmp	w4, w5
  80:	b.eq	24 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x24>  // b.none
  84:	ldr	w5, [x3, #16]
  88:	cmp	w4, w5
  8c:	b.eq	3c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x3c>  // b.none
  90:	ldr	w5, [x3, #32]
  94:	cmp	w4, w5
  98:	b.eq	54 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x54>  // b.none
  9c:	ldr	w5, [x3, #48]
  a0:	cmp	w4, w5
  a4:	b.ne	6c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x6c>  // b.any
  a8:	ldr	x7, [x3, #56]
  ac:	ldr	x5, [x6, #8]
  b0:	cmp	x7, x5
  b4:	b.ne	6c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x6c>  // b.any
  b8:	add	x0, x3, #0x30
  bc:	b	38 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x38>
  c0:	sub	x0, x1, x3
  c4:	cmp	x0, #0x20
  c8:	b.eq	f8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0xf8>  // b.none
  cc:	cmp	x0, #0x30
  d0:	b.eq	e4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0xe4>  // b.none
  d4:	cmp	x0, #0x10
  d8:	b.eq	10c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x10c>  // b.none
  dc:	mov	x0, x1
  e0:	b	38 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x38>
  e4:	ldr	w4, [x3]
  e8:	ldr	w0, [x2]
  ec:	cmp	w4, w0
  f0:	b.eq	134 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x134>  // b.none
  f4:	add	x3, x3, #0x10
  f8:	ldr	w4, [x3]
  fc:	ldr	w0, [x2]
 100:	cmp	w4, w0
 104:	b.eq	14c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x14c>  // b.none
 108:	add	x3, x3, #0x10
 10c:	ldr	w4, [x3]
 110:	ldr	w0, [x2]
 114:	cmp	w4, w0
 118:	b.ne	dc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0xdc>  // b.any
 11c:	ldr	x4, [x3, #8]
 120:	ldr	x0, [x2, #8]
 124:	cmp	x4, x0
 128:	b.ne	dc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0xdc>  // b.any
 12c:	mov	x0, x3
 130:	b	38 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x38>
 134:	ldr	x5, [x3, #8]
 138:	ldr	x4, [x2, #8]
 13c:	mov	x0, x3
 140:	cmp	x5, x4
 144:	b.ne	f4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0xf4>  // b.any
 148:	b	38 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x38>
 14c:	ldr	x5, [x3, #8]
 150:	ldr	x4, [x2, #8]
 154:	mov	x0, x3
 158:	cmp	x5, x4
 15c:	b.ne	108 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x108>  // b.any
 160:	b	38 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKN4llvm3mca7InstRefESt6vectorIS4_SaIS4_EEEENS0_5__ops16_Iter_equals_valIS5_EEET_SE_SE_T0_St26random_access_iterator_tag+0x38>

Disassembly of section .text._ZN4llvm4findIRKSt6vectorINS_3mca7InstRefESaIS3_EES3_EEDTcl9adl_beginfp_EEOT_RKT0_:

0000000000000000 <_ZN4llvm4findIRKSt6vectorINS_3mca7InstRefESaIS3_EES3_EEDTcl9adl_beginfp_EEOT_RKT0_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w3, #0x0                   	// #0
   c:	mov	x2, x1
  10:	ldr	x1, [x0, #8]
  14:	ldr	x0, [x0]
  18:	bl	0 <_ZN4llvm4findIRKSt6vectorINS_3mca7InstRefESaIS3_EES3_EEDTcl9adl_beginfp_EEOT_RKT0_>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret

InstructionTables.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x8, [sp, #144]
  14:	mov	x19, x0
  18:	str	x1, [sp, #152]
  1c:	ldr	x0, [x1, #8]
  20:	ldr	x2, [x0]
  24:	add	x0, x19, #0x48
  28:	str	x0, [sp, #120]
  2c:	ldr	x1, [x19, #72]
  30:	ldr	w0, [x19, #80]
  34:	add	x0, x0, x0, lsl #1
  38:	add	x0, x1, x0, lsl #3
  3c:	cmp	x0, x1
  40:	b.eq	50 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x50>  // b.none
  44:	sub	x0, x0, #0x18
  48:	cmp	x1, x0
  4c:	b.ne	44 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x44>  // b.any
  50:	str	wzr, [x19, #80]
  54:	ldr	x1, [x2, #176]
  58:	ldr	w0, [x2, #184]
  5c:	add	x0, x0, x0, lsl #1
  60:	add	x0, x1, x0, lsl #3
  64:	str	x0, [sp, #136]
  68:	cmp	x1, x0
  6c:	b.eq	464 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x464>  // b.none
  70:	stp	x23, x24, [sp, #48]
  74:	stp	x25, x26, [sp, #64]
  78:	stp	x27, x28, [sp, #80]
  7c:	str	x1, [sp, #128]
  80:	mov	w28, #0x1                   	// #1
  84:	b	210 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x210>
  88:	add	x0, x0, #0x8
  8c:	sub	x0, x0, x4
  90:	asr	x0, x0, #3
  94:	ldr	x1, [x19, #64]
  98:	ldr	x2, [x1, #40]
  9c:	cbz	x2, 14c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x14c>
  a0:	ldr	w2, [x1, #48]
  a4:	cmp	w0, w2
  a8:	b.cs	16c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x16c>  // b.hs, b.nlast
  ac:	sub	w25, w25, w5
  b0:	and	x21, x0, #0xffffffff
  b4:	ubfiz	x0, x0, #5, #32
  b8:	ldr	x2, [x1, #32]
  bc:	add	x0, x2, x0
  c0:	str	x0, [sp, #112]
  c4:	ldr	w27, [x0, #8]
  c8:	ldr	x0, [x0, #24]
  cc:	cbz	x0, 18c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x18c>
  d0:	cbz	w27, 1f8 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x1f8>
  d4:	ldr	w23, [x0]
  d8:	sub	w0, w27, #0x1
  dc:	add	x0, x0, #0x1
  e0:	lsl	x0, x0, #2
  e4:	str	x0, [sp, #104]
  e8:	mov	x0, #0x4                   	// #4
  ec:	str	x0, [sp, #96]
  f0:	b	3c0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x3c0>
  f4:	add	x0, x0, #0x10
  f8:	b	8c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x8c>
  fc:	add	x0, x0, #0x18
 100:	b	8c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x8c>
 104:	mov	x2, x4
 108:	b	288 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x288>
 10c:	ldr	x3, [x2]
 110:	cmp	x1, x3
 114:	b.eq	13c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x13c>  // b.none
 118:	add	x2, x2, #0x8
 11c:	ldr	x3, [x2]
 120:	cmp	x1, x3
 124:	b.eq	144 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x144>  // b.none
 128:	add	x2, x2, #0x8
 12c:	ldr	x3, [x2]
 130:	cmp	x1, x3
 134:	csel	x0, x0, x2, ne  // ne = any
 138:	b	8c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x8c>
 13c:	mov	x0, x2
 140:	b	8c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x8c>
 144:	mov	x0, x2
 148:	b	8c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x8c>
 14c:	adrp	x3, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x154                 	// #340
 158:	adrp	x1, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 15c:	add	x1, x1, #0x0
 160:	adrp	x0, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 164:	add	x0, x0, #0x0
 168:	bl	0 <__assert_fail>
 16c:	adrp	x3, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 170:	add	x3, x3, #0x0
 174:	mov	w2, #0x156                 	// #342
 178:	adrp	x1, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 17c:	add	x1, x1, #0x0
 180:	adrp	x0, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 184:	add	x0, x0, #0x0
 188:	bl	0 <__assert_fail>
 18c:	cbz	w27, 1f8 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x1f8>
 190:	mov	w20, #0x0                   	// #0
 194:	lsl	w22, w28, w20
 198:	ldr	w1, [x19, #80]
 19c:	ldr	w0, [x19, #84]
 1a0:	cmp	w1, w0
 1a4:	b.cs	2ac <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x2ac>  // b.hs, b.nlast
 1a8:	ldr	w0, [x19, #80]
 1ac:	add	x0, x0, x0, lsl #1
 1b0:	ldr	x2, [x19, #72]
 1b4:	add	x1, x2, x0, lsl #3
 1b8:	str	x21, [x2, x0, lsl #3]
 1bc:	str	x22, [x1, #8]
 1c0:	str	w25, [x1, #16]
 1c4:	str	w27, [x1, #20]
 1c8:	ldr	w0, [x19, #80]
 1cc:	mov	w1, w0
 1d0:	add	x1, x1, #0x1
 1d4:	ldr	w2, [x19, #84]
 1d8:	cmp	x1, x2
 1dc:	b.hi	2bc <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x2bc>  // b.pmore
 1e0:	add	w0, w0, #0x1
 1e4:	str	w0, [x19, #80]
 1e8:	cbz	w0, 2dc <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x2dc>
 1ec:	add	w20, w20, #0x1
 1f0:	cmp	w27, w20
 1f4:	b.ne	194 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x194>  // b.any
 1f8:	ldr	x0, [sp, #128]
 1fc:	add	x0, x0, #0x18
 200:	str	x0, [sp, #128]
 204:	ldr	x1, [sp, #136]
 208:	cmp	x1, x0
 20c:	b.eq	458 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x458>  // b.none
 210:	ldr	x0, [sp, #128]
 214:	ldr	w5, [x0, #8]
 218:	ldr	w25, [x0, #12]
 21c:	cmp	w25, w5
 220:	b.eq	1f8 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x1f8>  // b.none
 224:	ldr	x1, [x0]
 228:	ldr	x4, [x19, #184]
 22c:	ldr	w0, [x19, #192]
 230:	lsl	x6, x0, #3
 234:	lsr	x3, x0, #2
 238:	cmp	xzr, x0, lsr #2
 23c:	b.eq	104 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x104>  // b.none
 240:	add	x3, x4, x3, lsl #5
 244:	mov	x0, x4
 248:	ldr	x2, [x0]
 24c:	cmp	x1, x2
 250:	b.eq	8c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x8c>  // b.none
 254:	ldr	x2, [x0, #8]
 258:	cmp	x1, x2
 25c:	b.eq	88 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x88>  // b.none
 260:	ldr	x2, [x0, #16]
 264:	cmp	x1, x2
 268:	b.eq	f4 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0xf4>  // b.none
 26c:	ldr	x2, [x0, #24]
 270:	cmp	x1, x2
 274:	b.eq	fc <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0xfc>  // b.none
 278:	add	x0, x0, #0x20
 27c:	cmp	x3, x0
 280:	b.ne	248 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x248>  // b.any
 284:	mov	x2, x0
 288:	add	x0, x4, x6
 28c:	sub	x3, x0, x2
 290:	cmp	x3, #0x10
 294:	b.eq	11c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x11c>  // b.none
 298:	cmp	x3, #0x18
 29c:	b.eq	10c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x10c>  // b.none
 2a0:	cmp	x3, #0x8
 2a4:	b.ne	8c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x8c>  // b.any
 2a8:	b	12c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x12c>
 2ac:	mov	x1, #0x0                   	// #0
 2b0:	ldr	x0, [sp, #120]
 2b4:	bl	0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 2b8:	b	1a8 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x1a8>
 2bc:	adrp	x3, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 2c0:	add	x3, x3, #0x0
 2c4:	mov	w2, #0x43                  	// #67
 2c8:	adrp	x1, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 2cc:	add	x1, x1, #0x0
 2d0:	adrp	x0, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 2d4:	add	x0, x0, #0x0
 2d8:	bl	0 <__assert_fail>
 2dc:	adrp	x3, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 2e0:	add	x3, x3, #0x0
 2e4:	mov	w2, #0xa7                  	// #167
 2e8:	adrp	x1, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 2ec:	add	x1, x1, #0x0
 2f0:	adrp	x0, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 2f4:	add	x0, x0, #0x0
 2f8:	bl	0 <__assert_fail>
 2fc:	adrp	x3, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 300:	add	x3, x3, #0x0
 304:	mov	w2, #0x154                 	// #340
 308:	adrp	x1, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 30c:	add	x1, x1, #0x0
 310:	adrp	x0, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 314:	add	x0, x0, #0x0
 318:	bl	0 <__assert_fail>
 31c:	adrp	x3, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 320:	add	x3, x3, #0x0
 324:	mov	w2, #0x156                 	// #342
 328:	adrp	x1, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 32c:	add	x1, x1, #0x0
 330:	adrp	x0, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 334:	add	x0, x0, #0x0
 338:	bl	0 <__assert_fail>
 33c:	mov	x1, #0x0                   	// #0
 340:	ldr	x0, [sp, #120]
 344:	bl	0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 348:	b	404 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x404>
 34c:	adrp	x3, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 350:	add	x3, x3, #0x0
 354:	mov	w2, #0x43                  	// #67
 358:	adrp	x1, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 35c:	add	x1, x1, #0x0
 360:	adrp	x0, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 364:	add	x0, x0, #0x0
 368:	bl	0 <__assert_fail>
 36c:	adrp	x3, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 370:	add	x3, x3, #0x0
 374:	mov	w2, #0xa7                  	// #167
 378:	adrp	x1, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 37c:	add	x1, x1, #0x0
 380:	adrp	x0, 0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE>
 384:	add	x0, x0, #0x0
 388:	bl	0 <__assert_fail>
 38c:	ldr	x0, [sp, #96]
 390:	ldr	x1, [sp, #104]
 394:	cmp	x0, x1
 398:	b.eq	1f8 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x1f8>  // b.none
 39c:	ldr	x0, [sp, #112]
 3a0:	ldr	x0, [x0, #24]
 3a4:	ldr	x2, [sp, #96]
 3a8:	ldr	w23, [x0, x2]
 3ac:	ldr	x1, [x19, #64]
 3b0:	add	x0, x2, #0x4
 3b4:	str	x0, [sp, #96]
 3b8:	ldr	x0, [x1, #40]
 3bc:	cbz	x0, 2fc <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x2fc>
 3c0:	ldr	w0, [x1, #48]
 3c4:	cmp	w23, w0
 3c8:	b.cs	31c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x31c>  // b.hs, b.nlast
 3cc:	mov	w26, w23
 3d0:	ubfiz	x23, x23, #5, #32
 3d4:	ldr	x0, [x1, #32]
 3d8:	add	x23, x0, x23
 3dc:	ldr	w24, [x23, #8]
 3e0:	cbz	w24, 38c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x38c>
 3e4:	mov	w20, #0x0                   	// #0
 3e8:	lsl	w22, w28, w20
 3ec:	ldr	w21, [x23, #8]
 3f0:	mul	w21, w27, w21
 3f4:	ldr	w1, [x19, #80]
 3f8:	ldr	w0, [x19, #84]
 3fc:	cmp	w1, w0
 400:	b.cs	33c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x33c>  // b.hs, b.nlast
 404:	ldr	w0, [x19, #80]
 408:	add	x0, x0, x0, lsl #1
 40c:	ldr	x2, [x19, #72]
 410:	add	x1, x2, x0, lsl #3
 414:	str	x26, [x2, x0, lsl #3]
 418:	str	x22, [x1, #8]
 41c:	str	w25, [x1, #16]
 420:	str	w21, [x1, #20]
 424:	ldr	w0, [x19, #80]
 428:	mov	w1, w0
 42c:	add	x1, x1, #0x1
 430:	ldr	w2, [x19, #84]
 434:	cmp	x1, x2
 438:	b.hi	34c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x34c>  // b.pmore
 43c:	add	w0, w0, #0x1
 440:	str	w0, [x19, #80]
 444:	cbz	w0, 36c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x36c>
 448:	add	w20, w20, #0x1
 44c:	cmp	w24, w20
 450:	b.ne	3e8 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x3e8>  // b.any
 454:	b	38c <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x38c>
 458:	ldp	x23, x24, [sp, #48]
 45c:	ldp	x25, x26, [sp, #64]
 460:	ldp	x27, x28, [sp, #80]
 464:	ldr	x1, [x19, #72]
 468:	ldr	w0, [x19, #80]
 46c:	mov	w2, #0x4                   	// #4
 470:	str	w2, [sp, #160]
 474:	ldr	x2, [sp, #152]
 478:	str	x2, [sp, #168]
 47c:	str	x1, [sp, #176]
 480:	str	x0, [sp, #184]
 484:	ldr	x20, [x19, #40]
 488:	add	x19, x19, #0x18
 48c:	cmp	x20, x19
 490:	b.eq	4c0 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x4c0>  // b.none
 494:	add	x21, sp, #0xa0
 498:	ldr	x0, [x20, #32]
 49c:	ldr	x1, [x0]
 4a0:	ldr	x2, [x1, #16]
 4a4:	mov	x1, x21
 4a8:	blr	x2
 4ac:	mov	x0, x20
 4b0:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
 4b4:	mov	x20, x0
 4b8:	cmp	x19, x0
 4bc:	b.ne	498 <_ZN4llvm3mca17InstructionTables7executeERNS0_7InstRefE+0x498>  // b.any
 4c0:	mov	x0, #0x1                   	// #1
 4c4:	ldr	x1, [sp, #144]
 4c8:	str	x0, [x1]
 4cc:	mov	x0, x1
 4d0:	ldp	x19, x20, [sp, #16]
 4d4:	ldp	x21, x22, [sp, #32]
 4d8:	ldp	x29, x30, [sp], #192
 4dc:	ret

Disassembly of section .text._ZNK4llvm3mca5Stage11isAvailableERKNS0_7InstRefE:

0000000000000000 <_ZNK4llvm3mca5Stage11isAvailableERKNS0_7InstRefE>:
   0:	mov	w0, #0x1                   	// #1
   4:	ret

Disassembly of section .text._ZNK4llvm3mca17InstructionTables17hasWorkToCompleteEv:

0000000000000000 <_ZNK4llvm3mca17InstructionTables17hasWorkToCompleteEv>:
   0:	mov	w0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN4llvm3mca17InstructionTablesD2Ev:

0000000000000000 <_ZN4llvm3mca17InstructionTablesD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm3mca17InstructionTablesD1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #184]
  24:	add	x1, x19, #0xc8
  28:	cmp	x0, x1
  2c:	b.eq	34 <_ZN4llvm3mca17InstructionTablesD1Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	ldr	x1, [x19, #72]
  38:	ldr	w0, [x19, #80]
  3c:	add	x0, x0, x0, lsl #1
  40:	add	x0, x1, x0, lsl #3
  44:	cmp	x1, x0
  48:	b.eq	58 <_ZN4llvm3mca17InstructionTablesD1Ev+0x58>  // b.none
  4c:	sub	x0, x0, #0x18
  50:	cmp	x1, x0
  54:	b.ne	4c <_ZN4llvm3mca17InstructionTablesD1Ev+0x4c>  // b.any
  58:	ldr	x0, [x19, #72]
  5c:	add	x1, x19, #0x58
  60:	cmp	x0, x1
  64:	b.eq	6c <_ZN4llvm3mca17InstructionTablesD1Ev+0x6c>  // b.none
  68:	bl	0 <free>
  6c:	mov	x0, x19
  70:	bl	0 <_ZN4llvm3mca5StageD2Ev>
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	ret

Disassembly of section .text._ZN4llvm3mca17InstructionTablesD0Ev:

0000000000000000 <_ZN4llvm3mca17InstructionTablesD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm3mca17InstructionTablesD0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #184]
  24:	add	x1, x19, #0xc8
  28:	cmp	x0, x1
  2c:	b.eq	34 <_ZN4llvm3mca17InstructionTablesD0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	ldr	x1, [x19, #72]
  38:	ldr	w0, [x19, #80]
  3c:	add	x0, x0, x0, lsl #1
  40:	add	x0, x1, x0, lsl #3
  44:	cmp	x1, x0
  48:	b.eq	58 <_ZN4llvm3mca17InstructionTablesD0Ev+0x58>  // b.none
  4c:	sub	x0, x0, #0x18
  50:	cmp	x1, x0
  54:	b.ne	4c <_ZN4llvm3mca17InstructionTablesD0Ev+0x4c>  // b.any
  58:	ldr	x0, [x19, #72]
  5c:	add	x1, x19, #0x58
  60:	cmp	x0, x1
  64:	b.eq	6c <_ZN4llvm3mca17InstructionTablesD0Ev+0x6c>  // b.none
  68:	bl	0 <free>
  6c:	mov	x0, x19
  70:	bl	0 <_ZN4llvm3mca5StageD2Ev>
  74:	mov	x1, #0x108                 	// #264
  78:	mov	x0, x19
  7c:	bl	0 <_ZdlPvm>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZN4llvm3mca5Stage10cycleStartEv:

0000000000000000 <_ZN4llvm3mca5Stage10cycleStartEv>:
   0:	mov	x0, x8
   4:	mov	x1, #0x1                   	// #1
   8:	str	x1, [x8]
   c:	ret

Disassembly of section .text._ZN4llvm3mca5Stage8cycleEndEv:

0000000000000000 <_ZN4llvm3mca5Stage8cycleEndEv>:
   0:	mov	x0, x8
   4:	mov	x1, #0x1                   	// #1
   8:	str	x1, [x8]
   c:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	bl	0 <malloc>
  14:	mov	x19, x0
  18:	cbz	x0, 2c <_ZN4llvm11safe_mallocEm+0x2c>
  1c:	mov	x0, x19
  20:	ldp	x19, x20, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret
  2c:	cbnz	x20, 40 <_ZN4llvm11safe_mallocEm+0x40>
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	mov	x19, x0
  3c:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>
  40:	mov	w1, #0x1                   	// #1
  44:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIS1_ImmENS_3mca14ResourceCyclesEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIS1_ImmENS_3mca14ResourceCyclesEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	str	x1, [sp, #56]
  18:	mov	x20, x1
  1c:	mov	x0, #0xffffffff            	// #4294967295
  20:	cmp	x1, x0
  24:	b.hi	10c <_ZN4llvm23SmallVectorTemplateBaseISt4pairIS1_ImmENS_3mca14ResourceCyclesEELb0EE4growEm+0x10c>  // b.pmore
  28:	ldr	w2, [x19, #12]
  2c:	add	x2, x2, #0x2
  30:	orr	x2, x2, x2, lsr #1
  34:	orr	x2, x2, x2, lsr #2
  38:	orr	x2, x2, x2, lsr #4
  3c:	orr	x2, x2, x2, lsr #8
  40:	orr	x0, x2, x2, lsr #16
  44:	orr	x2, x0, x2, lsr #32
  48:	add	x2, x2, #0x1
  4c:	str	x2, [sp, #64]
  50:	cmp	x20, x2
  54:	add	x0, sp, #0x40
  58:	add	x1, sp, #0x38
  5c:	csel	x0, x0, x1, ls  // ls = plast
  60:	mov	x1, #0xffffffff            	// #4294967295
  64:	str	x1, [sp, #72]
  68:	ldr	x2, [x0]
  6c:	cmp	x2, x1
  70:	add	x1, sp, #0x48
  74:	csel	x0, x1, x0, hi  // hi = pmore
  78:	ldr	x21, [x0]
  7c:	add	x22, x21, x21, lsl #1
  80:	lsl	x22, x22, #3
  84:	mov	x0, x22
  88:	bl	0 <malloc>
  8c:	mov	x20, x0
  90:	cbz	x0, 120 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIS1_ImmENS_3mca14ResourceCyclesEELb0EE4growEm+0x120>
  94:	ldr	x0, [x19]
  98:	ldr	w2, [x19, #8]
  9c:	add	x2, x2, x2, lsl #1
  a0:	add	x2, x0, x2, lsl #3
  a4:	cmp	x2, x0
  a8:	b.eq	e0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIS1_ImmENS_3mca14ResourceCyclesEELb0EE4growEm+0xe0>  // b.none
  ac:	mov	x1, x0
  b0:	mov	x3, x20
  b4:	ldp	x4, x5, [x1]
  b8:	stp	x4, x5, [x3]
  bc:	ldr	x4, [x1, #16]
  c0:	str	x4, [x3, #16]
  c4:	add	x3, x3, #0x18
  c8:	add	x1, x1, #0x18
  cc:	cmp	x2, x1
  d0:	b.ne	b4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIS1_ImmENS_3mca14ResourceCyclesEELb0EE4growEm+0xb4>  // b.any
  d4:	sub	x2, x2, #0x18
  d8:	cmp	x2, x0
  dc:	b.ne	d4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIS1_ImmENS_3mca14ResourceCyclesEELb0EE4growEm+0xd4>  // b.any
  e0:	mov	x1, x19
  e4:	ldr	x0, [x1], #16
  e8:	cmp	x0, x1
  ec:	b.eq	f4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIS1_ImmENS_3mca14ResourceCyclesEELb0EE4growEm+0xf4>  // b.none
  f0:	bl	0 <free>
  f4:	str	x20, [x19]
  f8:	str	w21, [x19, #12]
  fc:	ldp	x19, x20, [sp, #16]
 100:	ldp	x21, x22, [sp, #32]
 104:	ldp	x29, x30, [sp], #80
 108:	ret
 10c:	mov	w1, #0x1                   	// #1
 110:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIS1_ImmENS_3mca14ResourceCyclesEELb0EE4growEm>
 114:	add	x0, x0, #0x0
 118:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 11c:	b	28 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIS1_ImmENS_3mca14ResourceCyclesEELb0EE4growEm+0x28>
 120:	cbnz	x22, 134 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIS1_ImmENS_3mca14ResourceCyclesEELb0EE4growEm+0x134>
 124:	mov	x0, #0x1                   	// #1
 128:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIS1_ImmENS_3mca14ResourceCyclesEELb0EE4growEm>
 12c:	mov	x20, x0
 130:	b	94 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIS1_ImmENS_3mca14ResourceCyclesEELb0EE4growEm+0x94>
 134:	mov	w1, #0x1                   	// #1
 138:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIS1_ImmENS_3mca14ResourceCyclesEELb0EE4growEm>
 13c:	add	x0, x0, #0x0
 140:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 144:	b	94 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIS1_ImmENS_3mca14ResourceCyclesEELb0EE4growEm+0x94>

MicroOpQueueStage.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>:
   0:	ldr	w2, [x0, #208]
   4:	ldr	w3, [x0, #72]
   8:	cmp	x2, x3
   c:	b.cs	88 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE+0x88>  // b.hs, b.nlast
  10:	lsl	x2, x2, #4
  14:	ldr	x3, [x0, #64]
  18:	add	x4, x3, x2
  1c:	ldr	w5, [x1]
  20:	str	w5, [x3, x2]
  24:	ldr	x1, [x1, #8]
  28:	str	x1, [x4, #8]
  2c:	ldr	w2, [x0, #72]
  30:	ldr	x1, [x1]
  34:	ldr	w1, [x1, #316]
  38:	cmp	w1, w2
  3c:	csel	w1, w1, w2, ls  // ls = plast
  40:	cmp	w1, #0x0
  44:	csinc	w1, w1, wzr, ne  // ne = any
  48:	ldr	w3, [x0, #208]
  4c:	add	w3, w1, w3
  50:	mov	w2, w2
  54:	udiv	x4, x3, x2
  58:	msub	x2, x4, x2, x3
  5c:	str	w2, [x0, #208]
  60:	ldr	w2, [x0, #224]
  64:	sub	w1, w2, w1
  68:	str	w1, [x0, #224]
  6c:	ldr	w1, [x0, #220]
  70:	add	w1, w1, #0x1
  74:	str	w1, [x0, #220]
  78:	mov	x0, #0x1                   	// #1
  7c:	str	x0, [x8]
  80:	mov	x0, x8
  84:	ret
  88:	stp	x29, x30, [sp, #-16]!
  8c:	mov	x29, sp
  90:	adrp	x3, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
  94:	add	x3, x3, #0x0
  98:	mov	w2, #0x95                  	// #149
  9c:	adrp	x1, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
  a0:	add	x1, x1, #0x0
  a4:	adrp	x0, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
  a8:	add	x0, x0, #0x0
  ac:	bl	0 <__assert_fail>

00000000000000b0 <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv>:
  b0:	stp	x29, x30, [sp, #-96]!
  b4:	mov	x29, sp
  b8:	stp	x19, x20, [sp, #16]
  bc:	mov	x19, x0
  c0:	ldr	w0, [x0, #212]
  c4:	ldr	w1, [x19, #72]
  c8:	cmp	x0, x1
  cc:	b.cs	204 <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv+0x154>  // b.hs, b.nlast
  d0:	mov	x20, x8
  d4:	ldr	x1, [x19, #64]
  d8:	add	x0, x1, x0, lsl #4
  dc:	ldp	x0, x1, [x0]
  e0:	stp	x0, x1, [sp, #80]
  e4:	ldr	x0, [sp, #88]
  e8:	cbz	x0, 260 <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv+0x1b0>
  ec:	stp	x21, x22, [sp, #32]
  f0:	str	x23, [sp, #48]
  f4:	add	x21, sp, #0x50
  f8:	add	x22, sp, #0x48
  fc:	mov	w23, #0x1                   	// #1
 100:	ldr	x0, [x19, #8]
 104:	cbz	x0, 24c <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv+0x19c>
 108:	ldr	x1, [x0]
 10c:	ldr	x2, [x1, #16]
 110:	mov	x1, x21
 114:	blr	x2
 118:	and	w0, w0, #0xff
 11c:	cbz	w0, 258 <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv+0x1a8>
 120:	ldr	x0, [x19, #8]
 124:	cbz	x0, 22c <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv+0x17c>
 128:	ldr	x1, [x0]
 12c:	ldr	x2, [x1, #16]
 130:	mov	x1, x21
 134:	blr	x2
 138:	and	w0, w0, #0xff
 13c:	cbz	w0, 22c <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv+0x17c>
 140:	ldr	x0, [x19, #8]
 144:	ldr	x1, [x0]
 148:	mov	x8, x22
 14c:	ldr	x2, [x1, #48]
 150:	mov	x1, x21
 154:	blr	x2
 158:	ldr	x0, [sp, #72]
 15c:	ands	x1, x0, #0xfffffffffffffffe
 160:	cset	x0, ne  // ne = any
 164:	orr	x0, x0, x1
 168:	str	x0, [sp, #72]
 16c:	ands	x1, x0, #0xfffffffffffffffe
 170:	b.ne	278 <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv+0x1c8>  // b.any
 174:	tbnz	w0, #0, 28c <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv+0x1dc>
 178:	ldr	w0, [x19, #212]
 17c:	ldr	w1, [x19, #72]
 180:	cmp	x0, x1
 184:	b.cs	294 <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv+0x1e4>  // b.hs, b.nlast
 188:	ldr	x1, [x19, #64]
 18c:	add	x0, x1, x0, lsl #4
 190:	str	xzr, [x0, #8]
 194:	ldr	w2, [x19, #72]
 198:	ldr	x0, [sp, #88]
 19c:	ldr	x0, [x0]
 1a0:	ldr	w0, [x0, #316]
 1a4:	cmp	w0, w2
 1a8:	csel	w0, w0, w2, ls  // ls = plast
 1ac:	cmp	w0, #0x0
 1b0:	csel	w0, w0, w23, ne  // ne = any
 1b4:	ldr	w1, [x19, #212]
 1b8:	add	w3, w0, w1
 1bc:	mov	w2, w2
 1c0:	udiv	x1, x3, x2
 1c4:	msub	x1, x1, x2, x3
 1c8:	str	w1, [x19, #212]
 1cc:	ldr	w2, [x19, #224]
 1d0:	add	w0, w2, w0
 1d4:	str	w0, [x19, #224]
 1d8:	lsl	x0, x1, #4
 1dc:	ldr	x1, [x19, #64]
 1e0:	add	x2, x1, x0
 1e4:	ldr	w0, [x1, x0]
 1e8:	str	w0, [sp, #80]
 1ec:	ldr	x0, [x2, #8]
 1f0:	str	x0, [sp, #88]
 1f4:	cbnz	x0, 100 <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv+0x50>
 1f8:	ldp	x21, x22, [sp, #32]
 1fc:	ldr	x23, [sp, #48]
 200:	b	260 <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv+0x1b0>
 204:	stp	x21, x22, [sp, #32]
 208:	str	x23, [sp, #48]
 20c:	adrp	x3, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
 210:	add	x3, x3, #0x0
 214:	mov	w2, #0x95                  	// #149
 218:	adrp	x1, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
 21c:	add	x1, x1, #0x0
 220:	adrp	x0, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
 224:	add	x0, x0, #0x0
 228:	bl	0 <__assert_fail>
 22c:	adrp	x3, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
 230:	add	x3, x3, #0x0
 234:	mov	w2, #0x47                  	// #71
 238:	adrp	x1, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
 23c:	add	x1, x1, #0x0
 240:	adrp	x0, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
 244:	add	x0, x0, #0x0
 248:	bl	0 <__assert_fail>
 24c:	ldp	x21, x22, [sp, #32]
 250:	ldr	x23, [sp, #48]
 254:	b	260 <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv+0x1b0>
 258:	ldp	x21, x22, [sp, #32]
 25c:	ldr	x23, [sp, #48]
 260:	mov	x0, #0x1                   	// #1
 264:	str	x0, [x20]
 268:	mov	x0, x20
 26c:	ldp	x19, x20, [sp, #16]
 270:	ldp	x29, x30, [sp], #96
 274:	ret
 278:	orr	x1, x1, #0x1
 27c:	str	x1, [x20]
 280:	ldp	x21, x22, [sp, #32]
 284:	ldr	x23, [sp, #48]
 288:	b	268 <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv+0x1b8>
 28c:	add	x0, sp, #0x48
 290:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 294:	adrp	x3, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
 298:	add	x3, x3, #0x0
 29c:	mov	w2, #0x95                  	// #149
 2a0:	adrp	x1, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
 2a4:	add	x1, x1, #0x0
 2a8:	adrp	x0, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
 2ac:	add	x0, x0, #0x0
 2b0:	bl	0 <__assert_fail>

00000000000002b4 <_ZN4llvm3mca17MicroOpQueueStage10cycleStartEv>:
 2b4:	stp	x29, x30, [sp, #-32]!
 2b8:	mov	x29, sp
 2bc:	str	x19, [sp, #16]
 2c0:	mov	x19, x8
 2c4:	str	wzr, [x0, #220]
 2c8:	ldrb	w1, [x0, #228]
 2cc:	cbnz	w1, 2e4 <_ZN4llvm3mca17MicroOpQueueStage10cycleStartEv+0x30>
 2d0:	bl	b0 <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv>
 2d4:	mov	x0, x19
 2d8:	ldr	x19, [sp, #16]
 2dc:	ldp	x29, x30, [sp], #32
 2e0:	ret
 2e4:	mov	x0, #0x1                   	// #1
 2e8:	str	x0, [x8]
 2ec:	b	2d4 <_ZN4llvm3mca17MicroOpQueueStage10cycleStartEv+0x20>

00000000000002f0 <_ZN4llvm3mca17MicroOpQueueStage8cycleEndEv>:
 2f0:	stp	x29, x30, [sp, #-32]!
 2f4:	mov	x29, sp
 2f8:	str	x19, [sp, #16]
 2fc:	mov	x19, x8
 300:	ldrb	w1, [x0, #228]
 304:	cbz	w1, 31c <_ZN4llvm3mca17MicroOpQueueStage8cycleEndEv+0x2c>
 308:	bl	b0 <_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv>
 30c:	mov	x0, x19
 310:	ldr	x19, [sp, #16]
 314:	ldp	x29, x30, [sp], #32
 318:	ret
 31c:	mov	x0, #0x1                   	// #1
 320:	str	x0, [x8]
 324:	b	30c <_ZN4llvm3mca17MicroOpQueueStage8cycleEndEv+0x1c>

0000000000000328 <_ZN4llvm3mca17MicroOpQueueStageC1Ejjb>:
 328:	stp	x29, x30, [sp, #-48]!
 32c:	mov	x29, sp
 330:	stp	x19, x20, [sp, #16]
 334:	str	x21, [sp, #32]
 338:	mov	x19, x0
 33c:	str	xzr, [x0, #8]
 340:	add	x0, x0, #0x18
 344:	str	wzr, [x19, #24]
 348:	str	xzr, [x19, #32]
 34c:	str	x0, [x0, #16]
 350:	str	x0, [x0, #24]
 354:	str	xzr, [x0, #32]
 358:	mov	x4, x19
 35c:	adrp	x0, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
 360:	ldr	x0, [x0]
 364:	add	x0, x0, #0x10
 368:	str	x0, [x4], #80
 36c:	str	x4, [x19, #64]
 370:	str	wzr, [x19, #72]
 374:	mov	w0, #0x8                   	// #8
 378:	str	w0, [x19, #76]
 37c:	str	wzr, [x19, #208]
 380:	str	wzr, [x19, #212]
 384:	str	w2, [x19, #216]
 388:	str	wzr, [x19, #220]
 38c:	strb	w3, [x19, #228]
 390:	cmp	w1, #0x0
 394:	csinc	w20, w1, wzr, ne  // ne = any
 398:	mov	w21, w20
 39c:	cmp	w20, w0
 3a0:	b.hi	3f4 <_ZN4llvm3mca17MicroOpQueueStageC1Ejjb+0xcc>  // b.pmore
 3a4:	ldr	x1, [x19, #64]
 3a8:	ldr	w0, [x19, #72]
 3ac:	add	x0, x1, x0, lsl #4
 3b0:	add	x1, x1, x21, lsl #4
 3b4:	cmp	x0, x1
 3b8:	b.eq	3d0 <_ZN4llvm3mca17MicroOpQueueStageC1Ejjb+0xa8>  // b.none
 3bc:	str	wzr, [x0]
 3c0:	str	xzr, [x0, #8]
 3c4:	add	x0, x0, #0x10
 3c8:	cmp	x1, x0
 3cc:	b.ne	3bc <_ZN4llvm3mca17MicroOpQueueStageC1Ejjb+0x94>  // b.any
 3d0:	ldr	w0, [x19, #76]
 3d4:	cmp	x21, x0
 3d8:	b.hi	404 <_ZN4llvm3mca17MicroOpQueueStageC1Ejjb+0xdc>  // b.pmore
 3dc:	str	w20, [x19, #72]
 3e0:	str	w20, [x19, #224]
 3e4:	ldp	x19, x20, [sp, #16]
 3e8:	ldr	x21, [sp, #32]
 3ec:	ldp	x29, x30, [sp], #48
 3f0:	ret
 3f4:	mov	x1, x21
 3f8:	add	x0, x19, #0x40
 3fc:	bl	0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
 400:	b	3a4 <_ZN4llvm3mca17MicroOpQueueStageC1Ejjb+0x7c>
 404:	adrp	x3, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
 408:	add	x3, x3, #0x0
 40c:	mov	w2, #0x43                  	// #67
 410:	adrp	x1, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
 414:	add	x1, x1, #0x0
 418:	adrp	x0, 0 <_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE>
 41c:	add	x0, x0, #0x0
 420:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3mca17MicroOpQueueStage11isAvailableERKNS0_7InstRefE:

0000000000000000 <_ZNK4llvm3mca17MicroOpQueueStage11isAvailableERKNS0_7InstRefE>:
   0:	mov	x2, x0
   4:	ldr	w3, [x0, #216]
   8:	cbz	w3, 1c <_ZNK4llvm3mca17MicroOpQueueStage11isAvailableERKNS0_7InstRefE+0x1c>
   c:	ldr	w4, [x0, #220]
  10:	mov	w0, #0x0                   	// #0
  14:	cmp	w3, w4
  18:	b.eq	48 <_ZNK4llvm3mca17MicroOpQueueStage11isAvailableERKNS0_7InstRefE+0x48>  // b.none
  1c:	ldr	x0, [x1, #8]
  20:	ldr	x1, [x0]
  24:	ldr	w0, [x2, #72]
  28:	ldr	w1, [x1, #316]
  2c:	cmp	w1, w0
  30:	csel	w1, w1, w0, ls  // ls = plast
  34:	cmp	w1, #0x0
  38:	csinc	w1, w1, wzr, ne  // ne = any
  3c:	ldr	w0, [x2, #224]
  40:	cmp	w0, w1
  44:	cset	w0, cs  // cs = hs, nlast
  48:	ret

Disassembly of section .text._ZNK4llvm3mca17MicroOpQueueStage17hasWorkToCompleteEv:

0000000000000000 <_ZNK4llvm3mca17MicroOpQueueStage17hasWorkToCompleteEv>:
   0:	ldr	w1, [x0, #224]
   4:	ldr	w0, [x0, #72]
   8:	cmp	w1, w0
   c:	cset	w0, ne  // ne = any
  10:	ret

Disassembly of section .text._ZN4llvm3mca17MicroOpQueueStageD0Ev:

0000000000000000 <_ZN4llvm3mca17MicroOpQueueStageD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm3mca17MicroOpQueueStageD0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x1, [x19, #64]
  24:	ldr	w0, [x19, #72]
  28:	add	x0, x1, x0, lsl #4
  2c:	cmp	x1, x0
  30:	b.eq	40 <_ZN4llvm3mca17MicroOpQueueStageD0Ev+0x40>  // b.none
  34:	sub	x0, x0, #0x10
  38:	cmp	x1, x0
  3c:	b.ne	34 <_ZN4llvm3mca17MicroOpQueueStageD0Ev+0x34>  // b.any
  40:	ldr	x0, [x19, #64]
  44:	add	x1, x19, #0x50
  48:	cmp	x0, x1
  4c:	b.eq	54 <_ZN4llvm3mca17MicroOpQueueStageD0Ev+0x54>  // b.none
  50:	bl	0 <free>
  54:	mov	x0, x19
  58:	bl	0 <_ZN4llvm3mca5StageD2Ev>
  5c:	mov	x1, #0xe8                  	// #232
  60:	mov	x0, x19
  64:	bl	0 <_ZdlPvm>
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	ret

Disassembly of section .text._ZN4llvm3mca17MicroOpQueueStageD2Ev:

0000000000000000 <_ZN4llvm3mca17MicroOpQueueStageD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm3mca17MicroOpQueueStageD1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x1, [x19, #64]
  24:	ldr	w0, [x19, #72]
  28:	add	x0, x1, x0, lsl #4
  2c:	cmp	x1, x0
  30:	b.eq	40 <_ZN4llvm3mca17MicroOpQueueStageD1Ev+0x40>  // b.none
  34:	sub	x0, x0, #0x10
  38:	cmp	x1, x0
  3c:	b.ne	34 <_ZN4llvm3mca17MicroOpQueueStageD1Ev+0x34>  // b.any
  40:	ldr	x0, [x19, #64]
  44:	add	x1, x19, #0x50
  48:	cmp	x0, x1
  4c:	b.eq	54 <_ZN4llvm3mca17MicroOpQueueStageD1Ev+0x54>  // b.none
  50:	bl	0 <free>
  54:	mov	x0, x19
  58:	bl	0 <_ZN4llvm3mca5StageD2Ev>
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	bl	0 <malloc>
  14:	mov	x19, x0
  18:	cbz	x0, 2c <_ZN4llvm11safe_mallocEm+0x2c>
  1c:	mov	x0, x19
  20:	ldp	x19, x20, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret
  2c:	cbnz	x20, 40 <_ZN4llvm11safe_mallocEm+0x40>
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	mov	x19, x0
  3c:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>
  40:	mov	w1, #0x1                   	// #1
  44:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	str	x1, [sp, #56]
  18:	mov	x20, x1
  1c:	mov	x0, #0xffffffff            	// #4294967295
  20:	cmp	x1, x0
  24:	b.hi	f4 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0xf4>  // b.pmore
  28:	ldr	w2, [x19, #12]
  2c:	add	x2, x2, #0x2
  30:	orr	x2, x2, x2, lsr #1
  34:	orr	x2, x2, x2, lsr #2
  38:	orr	x2, x2, x2, lsr #4
  3c:	orr	x2, x2, x2, lsr #8
  40:	orr	x0, x2, x2, lsr #16
  44:	orr	x2, x0, x2, lsr #32
  48:	add	x2, x2, #0x1
  4c:	str	x2, [sp, #64]
  50:	cmp	x20, x2
  54:	add	x0, sp, #0x40
  58:	add	x1, sp, #0x38
  5c:	csel	x0, x0, x1, ls  // ls = plast
  60:	mov	x1, #0xffffffff            	// #4294967295
  64:	str	x1, [sp, #72]
  68:	ldr	x2, [x0]
  6c:	cmp	x2, x1
  70:	add	x1, sp, #0x48
  74:	csel	x0, x1, x0, hi  // hi = pmore
  78:	ldr	x21, [x0]
  7c:	lsl	x22, x21, #4
  80:	mov	x0, x22
  84:	bl	0 <malloc>
  88:	mov	x20, x0
  8c:	cbz	x0, 108 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0x108>
  90:	ldr	x6, [x19]
  94:	ldr	w1, [x19, #8]
  98:	add	x1, x6, x1, lsl #4
  9c:	cmp	x1, x6
  a0:	b.eq	c8 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0xc8>  // b.none
  a4:	mov	x2, x6
  a8:	mov	x3, x20
  ac:	ldp	x4, x5, [x2], #16
  b0:	stp	x4, x5, [x3], #16
  b4:	cmp	x1, x2
  b8:	b.ne	ac <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0xac>  // b.any
  bc:	sub	x1, x1, #0x10
  c0:	cmp	x1, x6
  c4:	b.ne	bc <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0xbc>  // b.any
  c8:	mov	x1, x19
  cc:	ldr	x0, [x1], #16
  d0:	cmp	x0, x1
  d4:	b.eq	dc <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0xdc>  // b.none
  d8:	bl	0 <free>
  dc:	str	x20, [x19]
  e0:	str	w21, [x19, #12]
  e4:	ldp	x19, x20, [sp, #16]
  e8:	ldp	x21, x22, [sp, #32]
  ec:	ldp	x29, x30, [sp], #80
  f0:	ret
  f4:	mov	w1, #0x1                   	// #1
  f8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm>
  fc:	add	x0, x0, #0x0
 100:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 104:	b	28 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0x28>
 108:	cbnz	x22, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0x11c>
 10c:	mov	x0, #0x1                   	// #1
 110:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm>
 114:	mov	x20, x0
 118:	b	90 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0x90>
 11c:	mov	w1, #0x1                   	// #1
 120:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm>
 124:	add	x0, x0, #0x0
 128:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 12c:	b	90 <_ZN4llvm23SmallVectorTemplateBaseINS_3mca7InstRefELb0EE4growEm+0x90>

RetireStage.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca11RetireStage7executeERNS0_7InstRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	ldr	x1, [x1, #8]
  14:	ldr	w1, [x1, #792]
  18:	ldr	x0, [x0, #64]
  1c:	bl	0 <_ZN4llvm3mca17RetireControlUnit21onInstructionExecutedEj>
  20:	mov	x0, #0x1                   	// #1
  24:	str	x0, [x19]
  28:	mov	x0, x19
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

0000000000000038 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE>:
  38:	stp	x29, x30, [sp, #-112]!
  3c:	mov	x29, sp
  40:	stp	x19, x20, [sp, #16]
  44:	stp	x21, x22, [sp, #32]
  48:	mov	x20, x0
  4c:	mov	x22, x1
  50:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
  54:	ldr	x0, [x0]
  58:	ldrb	w0, [x0]
  5c:	cbnz	w0, 188 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x150>
  60:	ldr	x0, [x20, #72]
  64:	ldr	w21, [x0, #24]
  68:	mov	w19, w21
  6c:	add	x0, sp, #0x60
  70:	str	x0, [sp, #80]
  74:	str	wzr, [sp, #88]
  78:	mov	w0, #0x4                   	// #4
  7c:	str	w0, [sp, #92]
  80:	cmp	w21, w0
  84:	b.hi	240 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x208>  // b.pmore
  88:	str	w21, [sp, #88]
  8c:	ldr	x2, [sp, #80]
  90:	add	x0, x2, x19, lsl #2
  94:	cmp	x2, x0
  98:	b.eq	a8 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x70>  // b.none
  9c:	str	wzr, [x2], #4
  a0:	cmp	x0, x2
  a4:	b.ne	9c <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x64>  // b.any
  a8:	ldr	x21, [x22, #8]
  ac:	ldr	x0, [x21]
  b0:	ldrb	w1, [x0, #324]
  b4:	cbnz	w1, c0 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x88>
  b8:	ldrb	w0, [x0, #325]
  bc:	cbz	w0, d4 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x9c>
  c0:	ldr	x0, [x20, #80]
  c4:	ldr	x1, [x0]
  c8:	ldr	x2, [x1, #40]
  cc:	mov	x1, x22
  d0:	blr	x2
  d4:	ldr	x19, [x21, #16]
  d8:	ldr	w21, [x21, #24]
  dc:	add	x21, x21, x21, lsl #4
  e0:	add	x21, x19, x21, lsl #3
  e4:	cmp	x21, x19
  e8:	b.eq	10c <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0xd4>  // b.none
  ec:	ldr	x2, [sp, #80]
  f0:	ldr	w3, [sp, #88]
  f4:	mov	x1, x19
  f8:	ldr	x0, [x20, #72]
  fc:	bl	0 <_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE>
 100:	add	x19, x19, #0x88
 104:	cmp	x21, x19
 108:	b.ne	ec <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0xb4>  // b.any
 10c:	ldr	w0, [sp, #88]
 110:	mov	w1, #0x1                   	// #1
 114:	str	w1, [sp, #48]
 118:	str	x22, [sp, #56]
 11c:	ldr	x1, [sp, #80]
 120:	str	x1, [sp, #64]
 124:	str	x0, [sp, #72]
 128:	ldr	x19, [x20, #40]
 12c:	add	x20, x20, #0x18
 130:	cmp	x19, x20
 134:	b.eq	164 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x12c>  // b.none
 138:	add	x21, sp, #0x30
 13c:	ldr	x0, [x19, #32]
 140:	ldr	x1, [x0]
 144:	ldr	x2, [x1, #16]
 148:	mov	x1, x21
 14c:	blr	x2
 150:	mov	x0, x19
 154:	bl	0 <_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base>
 158:	mov	x19, x0
 15c:	cmp	x20, x0
 160:	b.ne	13c <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x104>  // b.any
 164:	ldr	x0, [sp, #80]
 168:	add	x1, sp, #0x60
 16c:	cmp	x0, x1
 170:	b.eq	178 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x140>  // b.none
 174:	bl	0 <free>
 178:	ldp	x19, x20, [sp, #16]
 17c:	ldp	x21, x22, [sp, #32]
 180:	ldp	x29, x30, [sp], #112
 184:	ret
 188:	adrp	x0, 0 <_ZN4llvm3mca11RetireStage7executeERNS0_7InstRefE>
 18c:	add	x0, x0, #0x0
 190:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
 194:	and	w0, w0, #0xff
 198:	cbz	w0, 60 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x28>
 19c:	bl	0 <_ZN4llvm4dbgsEv>
 1a0:	mov	x19, x0
 1a4:	ldr	x1, [x0, #24]
 1a8:	ldr	x0, [x0, #16]
 1ac:	sub	x0, x0, x1
 1b0:	cmp	x0, #0x19
 1b4:	b.ls	1e8 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x1b0>  // b.plast
 1b8:	adrp	x0, 0 <_ZN4llvm3mca11RetireStage7executeERNS0_7InstRefE>
 1bc:	add	x0, x0, #0x0
 1c0:	ldp	x2, x3, [x0]
 1c4:	stp	x2, x3, [x1]
 1c8:	ldr	x2, [x0, #16]
 1cc:	str	x2, [x1, #16]
 1d0:	ldrh	w0, [x0, #24]
 1d4:	strh	w0, [x1, #24]
 1d8:	ldr	x0, [x19, #24]
 1dc:	add	x0, x0, #0x1a
 1e0:	str	x0, [x19, #24]
 1e4:	b	200 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x1c8>
 1e8:	mov	x2, #0x1a                  	// #26
 1ec:	adrp	x1, 0 <_ZN4llvm3mca11RetireStage7executeERNS0_7InstRefE>
 1f0:	add	x1, x1, #0x0
 1f4:	mov	x0, x19
 1f8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 1fc:	mov	x19, x0
 200:	ldr	w1, [x22]
 204:	mov	x0, x19
 208:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
 20c:	ldr	x0, [x19, #24]
 210:	ldr	x1, [x19, #16]
 214:	cmp	x1, x0
 218:	b.ls	230 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x1f8>  // b.plast
 21c:	add	x1, x0, #0x1
 220:	str	x1, [x19, #24]
 224:	mov	w1, #0xa                   	// #10
 228:	strb	w1, [x0]
 22c:	b	60 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x28>
 230:	mov	w1, #0xa                   	// #10
 234:	mov	x0, x19
 238:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
 23c:	b	60 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x28>
 240:	add	x0, sp, #0x50
 244:	mov	x3, #0x4                   	// #4
 248:	mov	x2, x19
 24c:	add	x1, x0, #0x10
 250:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 254:	ldr	w0, [sp, #92]
 258:	cmp	x19, x0
 25c:	b.ls	88 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE+0x50>  // b.plast
 260:	adrp	x3, 0 <_ZN4llvm3mca11RetireStage7executeERNS0_7InstRefE>
 264:	add	x3, x3, #0x0
 268:	mov	w2, #0x43                  	// #67
 26c:	adrp	x1, 0 <_ZN4llvm3mca11RetireStage7executeERNS0_7InstRefE>
 270:	add	x1, x1, #0x0
 274:	adrp	x0, 0 <_ZN4llvm3mca11RetireStage7executeERNS0_7InstRefE>
 278:	add	x0, x0, #0x0
 27c:	bl	0 <__assert_fail>

0000000000000280 <_ZN4llvm3mca11RetireStage10cycleStartEv>:
 280:	stp	x29, x30, [sp, #-64]!
 284:	mov	x29, sp
 288:	stp	x19, x20, [sp, #16]
 28c:	str	x23, [sp, #48]
 290:	mov	x23, x8
 294:	mov	x19, x0
 298:	ldr	x0, [x0, #64]
 29c:	ldr	w2, [x0, #16]
 2a0:	ldr	w1, [x0, #20]
 2a4:	cmp	w2, w1
 2a8:	b.eq	324 <_ZN4llvm3mca11RetireStage10cycleStartEv+0xa4>  // b.none
 2ac:	stp	x21, x22, [sp, #32]
 2b0:	ldr	w21, [x0, #24]
 2b4:	cmp	w21, #0x0
 2b8:	cset	w22, ne  // ne = any
 2bc:	mov	w20, #0x0                   	// #0
 2c0:	bl	0 <_ZNK4llvm3mca17RetireControlUnit15getCurrentTokenEv>
 2c4:	mov	x1, x0
 2c8:	ldrb	w0, [x0, #20]
 2cc:	cbz	w0, 304 <_ZN4llvm3mca11RetireStage10cycleStartEv+0x84>
 2d0:	mov	x0, x19
 2d4:	bl	38 <_ZNK4llvm3mca11RetireStage24notifyInstructionRetiredERKNS0_7InstRefE>
 2d8:	ldr	x0, [x19, #64]
 2dc:	bl	0 <_ZN4llvm3mca17RetireControlUnit19consumeCurrentTokenEv>
 2e0:	add	w20, w20, #0x1
 2e4:	ldr	x0, [x19, #64]
 2e8:	ldr	w2, [x0, #20]
 2ec:	ldr	w1, [x0, #16]
 2f0:	cmp	w2, w1
 2f4:	b.eq	304 <_ZN4llvm3mca11RetireStage10cycleStartEv+0x84>  // b.none
 2f8:	cmp	w22, #0x0
 2fc:	ccmp	w20, w21, #0x0, ne  // ne = any
 300:	b.ne	2c0 <_ZN4llvm3mca11RetireStage10cycleStartEv+0x40>  // b.any
 304:	mov	x0, #0x1                   	// #1
 308:	str	x0, [x23]
 30c:	ldp	x21, x22, [sp, #32]
 310:	mov	x0, x23
 314:	ldp	x19, x20, [sp, #16]
 318:	ldr	x23, [sp, #48]
 31c:	ldp	x29, x30, [sp], #64
 320:	ret
 324:	mov	x0, #0x1                   	// #1
 328:	str	x0, [x8]
 32c:	b	310 <_ZN4llvm3mca11RetireStage10cycleStartEv+0x90>

Disassembly of section .text._ZNK4llvm3mca5Stage11isAvailableERKNS0_7InstRefE:

0000000000000000 <_ZNK4llvm3mca5Stage11isAvailableERKNS0_7InstRefE>:
   0:	mov	w0, #0x1                   	// #1
   4:	ret

Disassembly of section .text._ZNK4llvm3mca11RetireStage17hasWorkToCompleteEv:

0000000000000000 <_ZNK4llvm3mca11RetireStage17hasWorkToCompleteEv>:
   0:	ldr	x0, [x0, #64]
   4:	ldr	w1, [x0, #20]
   8:	ldr	w0, [x0, #16]
   c:	cmp	w1, w0
  10:	cset	w0, ne  // ne = any
  14:	ret

Disassembly of section .text._ZN4llvm3mca11RetireStageD2Ev:

0000000000000000 <_ZN4llvm3mca11RetireStageD1Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x1, 0 <_ZN4llvm3mca11RetireStageD1Ev>
   c:	ldr	x1, [x1]
  10:	add	x1, x1, #0x10
  14:	str	x1, [x0]
  18:	bl	0 <_ZN4llvm3mca5StageD2Ev>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret

Disassembly of section .text._ZN4llvm3mca11RetireStageD0Ev:

0000000000000000 <_ZN4llvm3mca11RetireStageD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x1, 0 <_ZN4llvm3mca11RetireStageD0Ev>
  14:	ldr	x1, [x1]
  18:	add	x1, x1, #0x10
  1c:	str	x1, [x0]
  20:	bl	0 <_ZN4llvm3mca5StageD2Ev>
  24:	mov	x1, #0x58                  	// #88
  28:	mov	x0, x19
  2c:	bl	0 <_ZdlPvm>
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm3mca5Stage8cycleEndEv:

0000000000000000 <_ZN4llvm3mca5Stage8cycleEndEv>:
   0:	mov	x0, x8
   4:	mov	x1, #0x1                   	// #1
   8:	str	x1, [x8]
   c:	ret

Stage.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca5StageD1Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x1, 0 <_ZN4llvm3mca5StageD1Ev>
   c:	ldr	x1, [x1]
  10:	add	x1, x1, #0x10
  14:	str	x1, [x0], #16
  18:	ldr	x1, [x0, #16]
  1c:	bl	0 <_ZN4llvm3mca5StageD1Ev>
  20:	ldp	x29, x30, [sp], #16
  24:	ret

0000000000000028 <_ZN4llvm3mca5StageD0Ev>:
  28:	stp	x29, x30, [sp, #-32]!
  2c:	mov	x29, sp
  30:	str	x19, [sp, #16]
  34:	mov	x19, x0
  38:	bl	0 <_ZN4llvm3mca5StageD1Ev>
  3c:	mov	x1, #0x40                  	// #64
  40:	mov	x0, x19
  44:	bl	0 <_ZdlPvm>
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

0000000000000054 <_ZN4llvm3mca5Stage11addListenerEPNS0_15HWEventListenerE>:
  54:	stp	x29, x30, [sp, #-32]!
  58:	mov	x29, sp
  5c:	str	x1, [sp, #24]
  60:	add	x1, sp, #0x18
  64:	add	x0, x0, #0x10
  68:	bl	0 <_ZN4llvm3mca5StageD1Ev>
  6c:	ldp	x29, x30, [sp], #32
  70:	ret

Disassembly of section .text._ZNK4llvm3mca5Stage11isAvailableERKNS0_7InstRefE:

0000000000000000 <_ZNK4llvm3mca5Stage11isAvailableERKNS0_7InstRefE>:
   0:	mov	w0, #0x1                   	// #1
   4:	ret

Disassembly of section .text._ZN4llvm3mca5Stage8cycleEndEv:

0000000000000000 <_ZN4llvm3mca5Stage8cycleEndEv>:
   0:	mov	x0, x8
   4:	mov	x1, #0x1                   	// #1
   8:	str	x1, [x8]
   c:	ret

Disassembly of section .text._ZN4llvm3mca5Stage10cycleStartEv:

0000000000000000 <_ZN4llvm3mca5Stage10cycleStartEv>:
   0:	mov	x0, x8
   4:	mov	x1, #0x1                   	// #1
   8:	str	x1, [x8]
   c:	ret

Disassembly of section .text._ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE8_M_eraseEPSt13_Rb_tree_nodeIS3_E:

0000000000000000 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE8_M_eraseEPSt13_Rb_tree_nodeIS3_E>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	cbz	x1, 34 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE8_M_eraseEPSt13_Rb_tree_nodeIS3_E+0x34>
  18:	ldr	x1, [x19, #24]
  1c:	mov	x0, x20
  20:	bl	0 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE8_M_eraseEPSt13_Rb_tree_nodeIS3_E>
  24:	mov	x0, x19
  28:	ldr	x19, [x19, #16]
  2c:	bl	0 <_ZdlPv>
  30:	cbnz	x19, 18 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE8_M_eraseEPSt13_Rb_tree_nodeIS3_E+0x18>
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_:

0000000000000000 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x20, x0
  18:	mov	x21, x1
  1c:	ldr	x19, [x0, #16]
  20:	add	x23, x0, #0x8
  24:	cbz	x19, 9c <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x9c>
  28:	ldr	x4, [x1]
  2c:	mov	w3, #0x0                   	// #0
  30:	mov	w2, #0x1                   	// #1
  34:	b	48 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x48>
  38:	ldr	x0, [x19, #24]
  3c:	mov	w1, w3
  40:	cbz	x0, 60 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x60>
  44:	mov	x19, x0
  48:	ldr	x0, [x19, #32]
  4c:	cmp	x0, x4
  50:	b.ls	38 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x38>  // b.plast
  54:	ldr	x0, [x19, #16]
  58:	mov	w1, w2
  5c:	b	40 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x40>
  60:	cbnz	w1, b8 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0xb8>
  64:	ldr	x1, [x19, #32]
  68:	ldr	x0, [x21]
  6c:	cmp	x1, x0
  70:	b.cc	e0 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0xe0>  // b.lo, b.ul, b.last
  74:	mov	x0, x19
  78:	mov	x1, #0x0                   	// #0
  7c:	b	130 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x130>
  80:	ldr	x1, [x21]
  84:	ldr	x0, [x19, #32]
  88:	cmp	x1, x0
  8c:	cset	w24, cc  // cc = lo, ul, last
  90:	b	ec <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0xec>
  94:	mov	x19, x0
  98:	b	74 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x74>
  9c:	ldr	x0, [x0, #24]
  a0:	mov	x19, x23
  a4:	cmp	x23, x0
  a8:	b.ne	c4 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0xc4>  // b.any
  ac:	mov	x19, x23
  b0:	mov	w24, #0x1                   	// #1
  b4:	b	ec <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0xec>
  b8:	ldr	x0, [x20, #24]
  bc:	cmp	x19, x0
  c0:	b.eq	e0 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0xe0>  // b.none
  c4:	mov	x0, x19
  c8:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
  cc:	ldr	x2, [x0, #32]
  d0:	ldr	x1, [x21]
  d4:	cmp	x2, x1
  d8:	b.cs	94 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x94>  // b.hs, b.nlast
  dc:	cbz	x19, 74 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x74>
  e0:	mov	w24, #0x1                   	// #1
  e4:	cmp	x19, x23
  e8:	b.ne	80 <_ZNSt8_Rb_treeIPN4llvm3mca15HWEventListenerES3_St9_IdentityIS3_ESt4lessIS3_ESaIS3_EE16_M_insert_uniqueIRKS3_EESt4pairISt17_Rb_tree_iteratorIS3_EbEOT_+0x80>  // b.any
  ec:	mov	x0, #0x28                  	// #40
  f0:	bl	0 <_Znwm>
  f4:	mov	x22, x0
  f8:	ldr	x0, [x21]
  fc:	str	x0, [x22, #32]
 100:	mov	x3, x23
 104:	mov	x2, x19
 108:	mov	x1, x22
 10c:	mov	w0, w24
 110:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
 114:	ldr	x0, [x20, #40]
 118:	add	x0, x0, #0x1
 11c:	str	x0, [x20, #40]
 120:	mov	x0, x22
 124:	mov	x1, #0x0                   	// #0
 128:	mov	x2, #0x1                   	// #1
 12c:	bfxil	x1, x2, #0, #8
 130:	ldp	x19, x20, [sp, #16]
 134:	ldp	x21, x22, [sp, #32]
 138:	ldp	x23, x24, [sp, #48]
 13c:	ldp	x29, x30, [sp], #64
 140:	ret

Support.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3mca14ResourceCyclespLERKS1_>:
   0:	ldr	w6, [x0, #4]
   4:	ldr	w5, [x1, #4]
   8:	cmp	w6, w5
   c:	b.eq	24 <_ZN4llvm3mca14ResourceCyclespLERKS1_+0x24>  // b.none
  10:	mov	w4, w6
  14:	mov	w3, w5
  18:	cbnz	w5, 3c <_ZN4llvm3mca14ResourceCyclespLERKS1_+0x3c>
  1c:	mov	x3, x4
  20:	b	4c <_ZN4llvm3mca14ResourceCyclespLERKS1_+0x4c>
  24:	ldr	w2, [x0]
  28:	ldr	w1, [x1]
  2c:	add	w1, w2, w1
  30:	str	w1, [x0]
  34:	b	74 <_ZN4llvm3mca14ResourceCyclespLERKS1_+0x74>
  38:	mov	x3, x2
  3c:	udiv	x2, x4, x3
  40:	msub	x2, x2, x3, x4
  44:	mov	x4, x3
  48:	cbnz	x2, 38 <_ZN4llvm3mca14ResourceCyclespLERKS1_+0x38>
  4c:	mul	w2, w6, w5
  50:	udiv	w3, w2, w3
  54:	udiv	w6, w3, w6
  58:	ldr	w2, [x0]
  5c:	udiv	w5, w3, w5
  60:	ldr	w1, [x1]
  64:	mul	w5, w5, w1
  68:	madd	w5, w6, w2, w5
  6c:	str	w5, [x0]
  70:	str	w3, [x0, #4]
  74:	ret

0000000000000078 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE>:
  78:	stp	x29, x30, [sp, #-160]!
  7c:	mov	x29, sp
  80:	stp	x19, x20, [sp, #16]
  84:	stp	x21, x22, [sp, #32]
  88:	mov	x21, x0
  8c:	mov	x0, x2
  90:	mov	x20, x2
  94:	ldr	w2, [x21, #48]
  98:	cmp	x0, x2
  9c:	b.ne	c8 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x50>  // b.any
  a0:	mov	x19, x1
  a4:	cbz	x0, f4 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x7c>
  a8:	str	xzr, [x1]
  ac:	ldr	w2, [x21, #48]
  b0:	cmp	w2, #0x1
  b4:	b.ls	338 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x2c0>  // b.plast
  b8:	mov	x0, #0x1                   	// #1
  bc:	mov	w5, #0x0                   	// #0
  c0:	mov	x3, x0
  c4:	b	1b0 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x138>
  c8:	stp	x23, x24, [sp, #48]
  cc:	stp	x25, x26, [sp, #64]
  d0:	stp	x27, x28, [sp, #80]
  d4:	adrp	x3, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x2b                  	// #43
  e0:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
  e4:	add	x1, x1, #0x0
  e8:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
  ec:	add	x0, x0, #0x0
  f0:	bl	0 <__assert_fail>
  f4:	stp	x23, x24, [sp, #48]
  f8:	stp	x25, x26, [sp, #64]
  fc:	stp	x27, x28, [sp, #80]
 100:	adrp	x3, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 104:	add	x3, x3, #0x0
 108:	mov	w2, #0x1ab                 	// #427
 10c:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 110:	add	x1, x1, #0x0
 114:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 118:	add	x0, x0, #0x0
 11c:	bl	0 <__assert_fail>
 120:	stp	x23, x24, [sp, #48]
 124:	stp	x25, x26, [sp, #64]
 128:	stp	x27, x28, [sp, #80]
 12c:	adrp	x3, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x154                 	// #340
 138:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 13c:	add	x1, x1, #0x0
 140:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 144:	add	x0, x0, #0x0
 148:	bl	0 <__assert_fail>
 14c:	stp	x23, x24, [sp, #48]
 150:	stp	x25, x26, [sp, #64]
 154:	stp	x27, x28, [sp, #80]
 158:	adrp	x3, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 15c:	add	x3, x3, #0x0
 160:	mov	w2, #0x156                 	// #342
 164:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 168:	add	x1, x1, #0x0
 16c:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 170:	add	x0, x0, #0x0
 174:	bl	0 <__assert_fail>
 178:	stp	x23, x24, [sp, #48]
 17c:	stp	x25, x26, [sp, #64]
 180:	stp	x27, x28, [sp, #80]
 184:	adrp	x3, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 188:	add	x3, x3, #0x0
 18c:	mov	w2, #0x1ab                 	// #427
 190:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 194:	add	x1, x1, #0x0
 198:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 19c:	add	x0, x0, #0x0
 1a0:	bl	0 <__assert_fail>
 1a4:	add	x0, x0, #0x1
 1a8:	cmp	w2, w0
 1ac:	b.ls	1ec <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x174>  // b.plast
 1b0:	ldr	x1, [x21, #40]
 1b4:	cbz	x1, 120 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0xa8>
 1b8:	ldr	w1, [x21, #48]
 1bc:	cmp	w1, w0
 1c0:	b.ls	14c <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0xd4>  // b.plast
 1c4:	ldr	x1, [x21, #32]
 1c8:	add	x1, x1, x0, lsl #5
 1cc:	ldr	x1, [x1, #24]
 1d0:	cbnz	x1, 1a4 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x12c>
 1d4:	cmp	x20, x0
 1d8:	b.ls	178 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x100>  // b.plast
 1dc:	lsl	x1, x3, x5
 1e0:	str	x1, [x19, x0, lsl #3]
 1e4:	add	w5, w5, #0x1
 1e8:	b	1a4 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x12c>
 1ec:	ldr	w6, [x21, #48]
 1f0:	cmp	w6, #0x1
 1f4:	b.ls	338 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x2c0>  // b.plast
 1f8:	mov	x3, #0x1                   	// #1
 1fc:	mov	x7, x3
 200:	b	2c4 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x24c>
 204:	stp	x23, x24, [sp, #48]
 208:	stp	x25, x26, [sp, #64]
 20c:	stp	x27, x28, [sp, #80]
 210:	adrp	x3, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 214:	add	x3, x3, #0x0
 218:	mov	w2, #0x154                 	// #340
 21c:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 220:	add	x1, x1, #0x0
 224:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 228:	add	x0, x0, #0x0
 22c:	bl	0 <__assert_fail>
 230:	stp	x23, x24, [sp, #48]
 234:	stp	x25, x26, [sp, #64]
 238:	stp	x27, x28, [sp, #80]
 23c:	adrp	x3, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 240:	add	x3, x3, #0x0
 244:	mov	w2, #0x156                 	// #342
 248:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 24c:	add	x1, x1, #0x0
 250:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 254:	add	x0, x0, #0x0
 258:	bl	0 <__assert_fail>
 25c:	stp	x23, x24, [sp, #48]
 260:	stp	x25, x26, [sp, #64]
 264:	stp	x27, x28, [sp, #80]
 268:	adrp	x3, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 26c:	add	x3, x3, #0x0
 270:	mov	w2, #0x1ab                 	// #427
 274:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 278:	add	x1, x1, #0x0
 27c:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 280:	add	x0, x0, #0x0
 284:	bl	0 <__assert_fail>
 288:	stp	x23, x24, [sp, #48]
 28c:	stp	x25, x26, [sp, #64]
 290:	stp	x27, x28, [sp, #80]
 294:	adrp	x3, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 298:	add	x3, x3, #0x0
 29c:	mov	w2, #0x1ab                 	// #427
 2a0:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 2a4:	add	x1, x1, #0x0
 2a8:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 2ac:	add	x0, x0, #0x0
 2b0:	bl	0 <__assert_fail>
 2b4:	add	w5, w5, #0x1
 2b8:	add	x3, x3, #0x1
 2bc:	cmp	w6, w3
 2c0:	b.ls	338 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x2c0>  // b.plast
 2c4:	ldr	x0, [x21, #40]
 2c8:	cbz	x0, 204 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x18c>
 2cc:	ldr	w0, [x21, #48]
 2d0:	cmp	w0, w3
 2d4:	b.ls	230 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x1b8>  // b.plast
 2d8:	ldr	x4, [x21, #32]
 2dc:	add	x4, x4, x3, lsl #5
 2e0:	ldr	x0, [x4, #24]
 2e4:	cbz	x0, 2b8 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x240>
 2e8:	cmp	x20, x3
 2ec:	b.ls	25c <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x1e4>  // b.plast
 2f0:	lsl	x0, x7, x5
 2f4:	str	x0, [x19, x3, lsl #3]
 2f8:	ldr	w0, [x4, #8]
 2fc:	cbz	w0, 2b4 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x23c>
 300:	mov	w0, #0x0                   	// #0
 304:	ldr	x1, [x4, #24]
 308:	ldr	w2, [x1, w0, uxtw #2]
 30c:	cmp	x20, x2
 310:	b.ls	288 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x210>  // b.plast
 314:	ldr	x1, [x19, x3, lsl #3]
 318:	ldr	x2, [x19, x2, lsl #3]
 31c:	orr	x1, x1, x2
 320:	str	x1, [x19, x3, lsl #3]
 324:	add	w0, w0, #0x1
 328:	ldr	w1, [x4, #8]
 32c:	cmp	w1, w0
 330:	b.hi	304 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x28c>  // b.pmore
 334:	b	2b4 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x23c>
 338:	stp	x23, x24, [sp, #48]
 33c:	adrp	x0, 0 <_ZN4llvm9DebugFlagE>
 340:	ldr	x0, [x0]
 344:	ldrb	w0, [x0]
 348:	cbnz	w0, 37c <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x304>
 34c:	ldr	w24, [x21, #48]
 350:	cbz	w24, 6c0 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x648>
 354:	stp	x25, x26, [sp, #64]
 358:	stp	x27, x28, [sp, #80]
 35c:	mov	x22, #0x0                   	// #0
 360:	adrp	x23, 0 <_ZN4llvm9DebugFlagE>
 364:	ldr	x23, [x23]
 368:	adrp	x26, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 36c:	add	x26, x26, #0x0
 370:	add	x0, sp, #0x70
 374:	str	x0, [sp, #104]
 378:	b	604 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x58c>
 37c:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 380:	add	x0, x0, #0x0
 384:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
 388:	and	w0, w0, #0xff
 38c:	cbz	w0, 34c <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x2d4>
 390:	bl	0 <_ZN4llvm4dbgsEv>
 394:	ldr	x2, [x0, #24]
 398:	ldr	x1, [x0, #16]
 39c:	sub	x1, x1, x2
 3a0:	cmp	x1, #0x19
 3a4:	b.ls	3d8 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x360>  // b.plast
 3a8:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 3ac:	add	x1, x1, #0x0
 3b0:	ldp	x4, x5, [x1]
 3b4:	stp	x4, x5, [x2]
 3b8:	ldr	x3, [x1, #16]
 3bc:	str	x3, [x2, #16]
 3c0:	ldrh	w1, [x1, #24]
 3c4:	strh	w1, [x2, #24]
 3c8:	ldr	x1, [x0, #24]
 3cc:	add	x1, x1, #0x1a
 3d0:	str	x1, [x0, #24]
 3d4:	b	3e8 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x370>
 3d8:	mov	x2, #0x1a                  	// #26
 3dc:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 3e0:	add	x1, x1, #0x0
 3e4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 3e8:	ldr	x1, [x0, #24]
 3ec:	ldr	x2, [x0, #16]
 3f0:	cmp	x2, x1
 3f4:	b.eq	410 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x398>  // b.none
 3f8:	mov	w2, #0xa                   	// #10
 3fc:	strb	w2, [x1]
 400:	ldr	x1, [x0, #24]
 404:	add	x1, x1, #0x1
 408:	str	x1, [x0, #24]
 40c:	b	34c <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x2d4>
 410:	mov	x2, #0x1                   	// #1
 414:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 418:	add	x1, x1, #0x0
 41c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 420:	b	34c <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x2d4>
 424:	adrp	x3, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 428:	add	x3, x3, #0x0
 42c:	mov	w2, #0x154                 	// #340
 430:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 434:	add	x1, x1, #0x0
 438:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 43c:	add	x0, x0, #0x0
 440:	bl	0 <__assert_fail>
 444:	adrp	x3, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 448:	add	x3, x3, #0x0
 44c:	mov	w2, #0x156                 	// #342
 450:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 454:	add	x1, x1, #0x0
 458:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 45c:	add	x0, x0, #0x0
 460:	bl	0 <__assert_fail>
 464:	mov	w1, #0x5b                  	// #91
 468:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
 46c:	b	658 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x5e0>
 470:	mov	x2, #0x2                   	// #2
 474:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 478:	add	x1, x1, #0x0
 47c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 480:	ldr	x2, [x0, #24]
 484:	ldr	x1, [x0, #16]
 488:	sub	x1, x1, x2
 48c:	cmp	x1, #0x2
 490:	b.ls	4bc <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x444>  // b.plast
 494:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 498:	add	x1, x1, #0x0
 49c:	ldrh	w3, [x1]
 4a0:	strh	w3, [x2]
 4a4:	ldrb	w1, [x1, #2]
 4a8:	strb	w1, [x2, #2]
 4ac:	ldr	x1, [x0, #24]
 4b0:	add	x1, x1, #0x3
 4b4:	str	x1, [x0, #24]
 4b8:	b	4cc <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x454>
 4bc:	mov	x2, #0x3                   	// #3
 4c0:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 4c4:	add	x1, x1, #0x0
 4c8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 4cc:	cmp	x20, x22
 4d0:	b.ls	540 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x4c8>  // b.plast
 4d4:	ldr	x1, [x19, x22, lsl #3]
 4d8:	str	x1, [sp, #136]
 4dc:	str	xzr, [sp, #144]
 4e0:	mov	w1, #0x10                  	// #16
 4e4:	str	w1, [sp, #152]
 4e8:	mov	w1, #0x1                   	// #1
 4ec:	strb	w1, [sp, #156]
 4f0:	strb	wzr, [sp, #157]
 4f4:	strb	w1, [sp, #158]
 4f8:	add	x1, sp, #0x88
 4fc:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_15FormattedNumberE>
 500:	mov	x25, x0
 504:	ldr	x1, [x0, #24]
 508:	ldr	x0, [x0, #16]
 50c:	sub	x0, x0, x1
 510:	cmp	x0, #0x2
 514:	b.ls	560 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x4e8>  // b.plast
 518:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 51c:	add	x0, x0, #0x0
 520:	ldrh	w2, [x0]
 524:	strh	w2, [x1]
 528:	ldrb	w0, [x0, #2]
 52c:	strb	w0, [x1, #2]
 530:	ldr	x0, [x25, #24]
 534:	add	x0, x0, #0x3
 538:	str	x0, [x25, #24]
 53c:	b	578 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x500>
 540:	adrp	x3, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 544:	add	x3, x3, #0x0
 548:	mov	w2, #0x1ab                 	// #427
 54c:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 550:	add	x1, x1, #0x0
 554:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 558:	add	x0, x0, #0x0
 55c:	bl	0 <__assert_fail>
 560:	mov	x2, #0x3                   	// #3
 564:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 568:	add	x1, x1, #0x0
 56c:	mov	x0, x25
 570:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 574:	mov	x25, x0
 578:	lsl	x0, x22, #5
 57c:	ldr	x28, [x27, x0]
 580:	cbz	x28, 5d8 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x560>
 584:	mov	x0, x28
 588:	bl	0 <strlen>
 58c:	mov	x27, x0
 590:	ldr	x0, [x25, #24]
 594:	ldr	x1, [x25, #16]
 598:	sub	x1, x1, x0
 59c:	cmp	x27, x1
 5a0:	b.hi	5c4 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x54c>  // b.pmore
 5a4:	cbz	x27, 5d8 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x560>
 5a8:	mov	x2, x27
 5ac:	mov	x1, x28
 5b0:	bl	0 <memcpy>
 5b4:	ldr	x0, [x25, #24]
 5b8:	add	x27, x0, x27
 5bc:	str	x27, [x25, #24]
 5c0:	b	5d8 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x560>
 5c4:	mov	x2, x27
 5c8:	mov	x1, x28
 5cc:	mov	x0, x25
 5d0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 5d4:	mov	x25, x0
 5d8:	ldr	x0, [x25, #24]
 5dc:	ldr	x1, [x25, #16]
 5e0:	cmp	x0, x1
 5e4:	b.cs	6a8 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x630>  // b.hs, b.nlast
 5e8:	add	x1, x0, #0x1
 5ec:	str	x1, [x25, #24]
 5f0:	mov	w1, #0xa                   	// #10
 5f4:	strb	w1, [x0]
 5f8:	add	x22, x22, #0x1
 5fc:	cmp	w24, w22
 600:	b.ls	6b8 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x640>  // b.plast
 604:	ldr	x0, [x21, #40]
 608:	cbz	x0, 424 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x3ac>
 60c:	ldr	w0, [x21, #48]
 610:	cmp	w0, w22
 614:	b.ls	444 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x3cc>  // b.plast
 618:	ldrb	w0, [x23]
 61c:	cbz	w0, 5f8 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x580>
 620:	ldr	x27, [x21, #32]
 624:	mov	x0, x26
 628:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
 62c:	and	w0, w0, #0xff
 630:	cbz	w0, 5f8 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x580>
 634:	bl	0 <_ZN4llvm4dbgsEv>
 638:	ldr	x1, [x0, #24]
 63c:	ldr	x2, [x0, #16]
 640:	cmp	x1, x2
 644:	b.cs	464 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x3ec>  // b.hs, b.nlast
 648:	add	x2, x1, #0x1
 64c:	str	x2, [x0, #24]
 650:	mov	w2, #0x5b                  	// #91
 654:	strb	w2, [x1]
 658:	str	xzr, [sp, #112]
 65c:	str	x22, [sp, #120]
 660:	mov	w1, #0x2                   	// #2
 664:	str	w1, [sp, #128]
 668:	strb	wzr, [sp, #132]
 66c:	strb	wzr, [sp, #133]
 670:	strb	wzr, [sp, #134]
 674:	ldr	x1, [sp, #104]
 678:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_15FormattedNumberE>
 67c:	ldr	x2, [x0, #24]
 680:	ldr	x1, [x0, #16]
 684:	sub	x1, x1, x2
 688:	cmp	x1, #0x1
 68c:	b.ls	470 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x3f8>  // b.plast
 690:	mov	w1, #0x205d                	// #8285
 694:	strh	w1, [x2]
 698:	ldr	x1, [x0, #24]
 69c:	add	x1, x1, #0x2
 6a0:	str	x1, [x0, #24]
 6a4:	b	480 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x408>
 6a8:	mov	w1, #0xa                   	// #10
 6ac:	mov	x0, x25
 6b0:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
 6b4:	b	5f8 <_ZN4llvm3mca24computeProcResourceMasksERKNS_12MCSchedModelENS_15MutableArrayRefImEE+0x580>
 6b8:	ldp	x25, x26, [sp, #64]
 6bc:	ldp	x27, x28, [sp, #80]
 6c0:	ldp	x23, x24, [sp, #48]
 6c4:	ldp	x19, x20, [sp, #16]
 6c8:	ldp	x21, x22, [sp, #32]
 6cc:	ldp	x29, x30, [sp], #160
 6d0:	ret

00000000000006d4 <_ZN4llvm3mca23computeBlockRThroughputERKNS_12MCSchedModelEjjNS_8ArrayRefIjEE>:
 6d4:	ucvtf	d0, w2
 6d8:	ucvtf	d1, w1
 6dc:	fdiv	d0, d0, d1
 6e0:	ldr	w5, [x0, #48]
 6e4:	cbz	w5, 788 <_ZN4llvm3mca23computeBlockRThroughputERKNS_12MCSchedModelEjjNS_8ArrayRefIjEE+0xb4>
 6e8:	stp	x29, x30, [sp, #-16]!
 6ec:	mov	x29, sp
 6f0:	mov	x1, #0x0                   	// #0
 6f4:	b	744 <_ZN4llvm3mca23computeBlockRThroughputERKNS_12MCSchedModelEjjNS_8ArrayRefIjEE+0x70>
 6f8:	adrp	x3, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 6fc:	add	x3, x3, #0x0
 700:	mov	w2, #0xfa                  	// #250
 704:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 708:	add	x1, x1, #0x0
 70c:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 710:	add	x0, x0, #0x0
 714:	bl	0 <__assert_fail>
 718:	adrp	x3, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 71c:	add	x3, x3, #0x0
 720:	mov	w2, #0x154                 	// #340
 724:	adrp	x1, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 728:	add	x1, x1, #0x0
 72c:	adrp	x0, 0 <_ZN4llvm3mca14ResourceCyclespLERKS1_>
 730:	add	x0, x0, #0x0
 734:	bl	0 <__assert_fail>
 738:	add	x1, x1, #0x1
 73c:	cmp	w5, w1
 740:	b.ls	780 <_ZN4llvm3mca23computeBlockRThroughputERKNS_12MCSchedModelEjjNS_8ArrayRefIjEE+0xac>  // b.plast
 744:	cmp	x4, x1
 748:	b.eq	6f8 <_ZN4llvm3mca23computeBlockRThroughputERKNS_12MCSchedModelEjjNS_8ArrayRefIjEE+0x24>  // b.none
 74c:	ldr	w2, [x3, x1, lsl #2]
 750:	cbz	w2, 738 <_ZN4llvm3mca23computeBlockRThroughputERKNS_12MCSchedModelEjjNS_8ArrayRefIjEE+0x64>
 754:	ldr	x6, [x0, #40]
 758:	cbz	x6, 718 <_ZN4llvm3mca23computeBlockRThroughputERKNS_12MCSchedModelEjjNS_8ArrayRefIjEE+0x44>
 75c:	ucvtf	d1, w2
 760:	ldr	x2, [x0, #32]
 764:	add	x2, x2, x1, lsl #5
 768:	ldr	w2, [x2, #8]
 76c:	ucvtf	d2, w2
 770:	fdiv	d1, d1, d2
 774:	fcmp	d1, d0
 778:	fcsel	d0, d0, d1, le
 77c:	b	738 <_ZN4llvm3mca23computeBlockRThroughputERKNS_12MCSchedModelEjjNS_8ArrayRefIjEE+0x64>
 780:	ldp	x29, x30, [sp], #16
 784:	ret
 788:	ret
