{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715592510092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715592510093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 03:28:30 2024 " "Processing started: Mon May 13 03:28:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715592510093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592510093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592510093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715592510502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715592510502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_slave " "Found entity 1: SPI_slave" {  } { { "SPI_slave.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/SPI_slave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file unit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unit_adder " "Found entity 1: unit_adder" {  } { { "unit_adder.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/unit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_tb " "Found entity 1: full_adder_tb" {  } { { "full_adder_tb.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/full_adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor " "Found entity 1: substractor" {  } { { "substractor.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor_tb " "Found entity 1: substractor_tb" {  } { { "substractor_tb.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/substractor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andoperation.sv 1 1 " "Found 1 design units, including 1 entities, in source file andoperation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANDoperation " "Found entity 1: ANDoperation" {  } { { "ANDoperation.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/ANDoperation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oroperation.sv 1 1 " "Found 1 design units, including 1 entities, in source file oroperation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ORoperation " "Found entity 1: ORoperation" {  } { { "ORoperation.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/ORoperation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "decoder7seg.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/decoder7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/pwm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorequalthan.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparatorequalthan.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorEqualThan " "Found entity 1: comparatorEqualThan" {  } { { "comparatorEqualThan.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/comparatorEqualThan.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slowdownclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file slowdownclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slowDownClock " "Found entity 1: slowDownClock" {  } { { "slowDownClock.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/slowDownClock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715592517844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592517844 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.sv(46) " "Verilog HDL Instantiation warning at alu.sv(46): instance has no name" {  } { { "alu.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/alu.sv" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715592517845 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controller.sv(19) " "Verilog HDL Instantiation warning at controller.sv(19): instance has no name" {  } { { "controller.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/controller.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1715592517846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715592517896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:pwm_inst " "Elaborating entity \"pwm\" for hierarchy \"pwm:pwm_inst\"" {  } { { "controller.sv" "pwm_inst" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715592517902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm.sv(15) " "Verilog HDL assignment warning at pwm.sv(15): truncated value with size 32 to match size of target (8)" {  } { { "pwm.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/pwm.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715592517903 "|controller|pwm:pwm_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "pwm.sv(16) " "Verilog HDL warning at pwm.sv(16): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "pwm.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/pwm.sv" 16 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1715592517903 "|controller|pwm:pwm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:comb_3 " "Elaborating entity \"alu\" for hierarchy \"alu:comb_3\"" {  } { { "controller.sv" "comb_3" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/controller.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715592517905 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zt alu.sv(20) " "Verilog HDL or VHDL warning at alu.sv(20): object \"Zt\" assigned a value but never read" {  } { { "alu.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/alu.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715592517906 "|controller|alu:comb_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vt alu.sv(22) " "Verilog HDL or VHDL warning at alu.sv(22): object \"Vt\" assigned a value but never read" {  } { { "alu.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/alu.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715592517906 "|controller|alu:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:comb_3\|full_adder:add " "Elaborating entity \"full_adder\" for hierarchy \"alu:comb_3\|full_adder:add\"" {  } { { "alu.sv" "add" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715592517906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_adder alu:comb_3\|full_adder:add\|unit_adder:adder_Z " "Elaborating entity \"unit_adder\" for hierarchy \"alu:comb_3\|full_adder:add\|unit_adder:adder_Z\"" {  } { { "full_adder.sv" "adder_Z" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/full_adder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715592517908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor alu:comb_3\|substractor:sub " "Elaborating entity \"substractor\" for hierarchy \"alu:comb_3\|substractor:sub\"" {  } { { "alu.sv" "sub" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715592517910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDoperation alu:comb_3\|ANDoperation:andmodule " "Elaborating entity \"ANDoperation\" for hierarchy \"alu:comb_3\|ANDoperation:andmodule\"" {  } { { "alu.sv" "andmodule" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/alu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715592517912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORoperation alu:comb_3\|ORoperation:ormodule " "Elaborating entity \"ORoperation\" for hierarchy \"alu:comb_3\|ORoperation:ormodule\"" {  } { { "alu.sv" "ormodule" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/alu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715592517914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg alu:comb_3\|decoder7seg:comb_94 " "Elaborating entity \"decoder7seg\" for hierarchy \"alu:comb_3\|decoder7seg:comb_94\"" {  } { { "alu.sv" "comb_94" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/alu.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715592517915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_slave SPI_slave:spi " "Elaborating entity \"SPI_slave\" for hierarchy \"SPI_slave:spi\"" {  } { { "controller.sv" "spi" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/controller.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715592517917 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "SPI_slave.sv(9) " "Verilog HDL warning at SPI_slave.sv(9): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "SPI_slave.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/SPI_slave.sv" 9 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1715592517922 "|controller|SPI_slave:spi"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715592518324 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715592518470 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715592518777 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715592518777 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SCLK " "No output dependent on input pin \"SCLK\"" {  } { { "controller.sv" "" { Text "C:/Users/jorge/OneDrive/Documentos/GitHub/H/Proyecto_Fundamentos/controller.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715592518851 "|controller|SCLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715592518851 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715592518852 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715592518852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715592518852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715592518852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715592518868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 03:28:38 2024 " "Processing ended: Mon May 13 03:28:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715592518868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715592518868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715592518868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715592518868 ""}
