import{o as e,c as s,k as l,q as a,s as u,A as n,e as t,a6 as d}from"./modules/vue-DflCt9hH.js";import{I as i}from"./slidev/two-cols-header-Dm9WaQ7t.js";import{ie as o}from"./index-BXbHHbuc.js";import{p,u as c,f as m}from"./slidev/context-CgID4z_0.js";import"./modules/shiki-Din2pWPP.js";const _="/logica/ram8.png",f=t("h2",null,"RAM con 8 Registri da 16 bit",-1),h=t("p",null,[t("img",{src:_,alt:"dflipflop"}),d(" RAM8 ha 8 Registri INPUT 3 bit Address ; 1 load bit; In 16 bits ; OUTPUT out 16 bit")],-1),R=t("table",null,[t("thead",null,[t("tr",null,[t("th",null,"chip name"),t("th",null,"n"),t("th",null,"k")])]),t("tbody",null,[t("tr",null,[t("td",null,"RAM8"),t("td",null,"8"),t("td",null,"3")]),t("tr",null,[t("td",null,"RAM64"),t("td",null,"64"),t("td",null,"6")]),t("tr",null,[t("td",null,"RAM512"),t("td",null,"512"),t("td",null,"9")]),t("tr",null,[t("td",null,"RAM4K"),t("td",null,"4096"),t("td",null,"12")]),t("tr",null,[t("td",null,"RAM16K"),t("td",null,"16384"),t("td",null,"14")])])],-1),I={__name:"509",setup(A){return p(o),c(),(b,g)=>(e(),s(i,a(u(n(m)(n(o),508))),{left:l(r=>[h]),right:l(r=>[R]),default:l(()=>[f]),_:1},16))}};export{I as default};
