// Seed: 2937222404
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_12;
  reg  id_13;
  assign id_7 = id_8[1'd0] ^ id_3 ^ 1 ^ 1;
  always @(posedge 1 or posedge 1) begin
    id_13 <= 1'h0;
  end
  assign id_6 = 1'b0;
  wire id_14;
  module_0();
  initial begin
    assume (id_13);
    wait (1);
  end
endmodule
