$date
	Tue Jul 09 15:36:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Circuit_with_UDP_02467 $end
$var wire 1 ! f $end
$var wire 1 " e $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$scope module UDP $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 " e $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
1"
0!
$end
#10
1!
1&
#20
0!
0"
0&
1%
#30
1!
1"
1&
0%
1$
1#
#40
1%
#50
