# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../testProject.srcs/sources_1/imports/lab6_files/bad_ALU.v" \
"../../../../testProject.srcs/sim_1/imports/lab6_files/ALU_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
