vendor_name = ModelSim
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/muxGenerico4x2_32.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/registradorGenerico_WRITE.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/conversorHex7Segmentos.vhd
source_file = 1, muxGenerico4x2-32.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/UnidadeControleULA.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/somadorULA.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/muxGenerico4x2.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/muxAllLogic2x1.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/CPU.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/UnidadeControle.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/constants.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/bitShift.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/LogicAnd.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/extensorSinal.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/RAM.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/muxGenerico2x1.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/bancoRegistradores.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/FluxoDados.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/ULA.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/ROMMIPS.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/registradorGenerico.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/fetch.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/somador.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/edgeDetector.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/TopLevel.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/Waveform.vwf
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/Waveform1.vwf
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/Waveform2.vwf
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/Waveform3.vwf
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/output_files/Waveform.vwf
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/Waveform4.vwf
source_file = 1, /home/rafaelalmada/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/rafaelalmada/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/rafaelalmada/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/rafaelalmada/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/rafaelalmada/Documents/MIPS/quartus/db/mips.cbx.xml
design_name = TopLevel
instance = comp, \LEDR[0]~output\, LEDR[0]~output, TopLevel, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, TopLevel, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, TopLevel, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, TopLevel, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, TopLevel, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, TopLevel, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, TopLevel, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, TopLevel, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, TopLevel, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, TopLevel, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, TopLevel, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, TopLevel, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, TopLevel, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, TopLevel, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, TopLevel, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, TopLevel, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, TopLevel, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, TopLevel, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, TopLevel, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, TopLevel, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, TopLevel, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, TopLevel, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, TopLevel, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, TopLevel, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, TopLevel, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, TopLevel, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, TopLevel, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, TopLevel, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, TopLevel, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, TopLevel, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, TopLevel, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, TopLevel, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, TopLevel, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, TopLevel, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, TopLevel, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, TopLevel, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, TopLevel, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, TopLevel, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, TopLevel, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, TopLevel, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, TopLevel, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, TopLevel, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, TopLevel, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, TopLevel, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, TopLevel, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, TopLevel, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, TopLevel, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, TopLevel, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, TopLevel, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, TopLevel, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, TopLevel, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, TopLevel, 1
instance = comp, \saida_PC[0]~output\, saida_PC[0]~output, TopLevel, 1
instance = comp, \saida_PC[1]~output\, saida_PC[1]~output, TopLevel, 1
instance = comp, \saida_PC[2]~output\, saida_PC[2]~output, TopLevel, 1
instance = comp, \saida_PC[3]~output\, saida_PC[3]~output, TopLevel, 1
instance = comp, \saida_PC[4]~output\, saida_PC[4]~output, TopLevel, 1
instance = comp, \saida_PC[5]~output\, saida_PC[5]~output, TopLevel, 1
instance = comp, \saida_PC[6]~output\, saida_PC[6]~output, TopLevel, 1
instance = comp, \saida_PC[7]~output\, saida_PC[7]~output, TopLevel, 1
instance = comp, \saida_PC[8]~output\, saida_PC[8]~output, TopLevel, 1
instance = comp, \saida_PC[9]~output\, saida_PC[9]~output, TopLevel, 1
instance = comp, \saida_PC[10]~output\, saida_PC[10]~output, TopLevel, 1
instance = comp, \saida_PC[11]~output\, saida_PC[11]~output, TopLevel, 1
instance = comp, \saida_PC[12]~output\, saida_PC[12]~output, TopLevel, 1
instance = comp, \saida_PC[13]~output\, saida_PC[13]~output, TopLevel, 1
instance = comp, \saida_PC[14]~output\, saida_PC[14]~output, TopLevel, 1
instance = comp, \saida_PC[15]~output\, saida_PC[15]~output, TopLevel, 1
instance = comp, \saida_PC[16]~output\, saida_PC[16]~output, TopLevel, 1
instance = comp, \saida_PC[17]~output\, saida_PC[17]~output, TopLevel, 1
instance = comp, \saida_PC[18]~output\, saida_PC[18]~output, TopLevel, 1
instance = comp, \saida_PC[19]~output\, saida_PC[19]~output, TopLevel, 1
instance = comp, \saida_PC[20]~output\, saida_PC[20]~output, TopLevel, 1
instance = comp, \saida_PC[21]~output\, saida_PC[21]~output, TopLevel, 1
instance = comp, \saida_PC[22]~output\, saida_PC[22]~output, TopLevel, 1
instance = comp, \saida_PC[23]~output\, saida_PC[23]~output, TopLevel, 1
instance = comp, \saida_PC[24]~output\, saida_PC[24]~output, TopLevel, 1
instance = comp, \saida_PC[25]~output\, saida_PC[25]~output, TopLevel, 1
instance = comp, \saida_PC[26]~output\, saida_PC[26]~output, TopLevel, 1
instance = comp, \saida_PC[27]~output\, saida_PC[27]~output, TopLevel, 1
instance = comp, \saida_PC[28]~output\, saida_PC[28]~output, TopLevel, 1
instance = comp, \saida_PC[29]~output\, saida_PC[29]~output, TopLevel, 1
instance = comp, \saida_PC[30]~output\, saida_PC[30]~output, TopLevel, 1
instance = comp, \saida_PC[31]~output\, saida_PC[31]~output, TopLevel, 1
instance = comp, \saida[0]~output\, saida[0]~output, TopLevel, 1
instance = comp, \saida[1]~output\, saida[1]~output, TopLevel, 1
instance = comp, \saida[2]~output\, saida[2]~output, TopLevel, 1
instance = comp, \saida[3]~output\, saida[3]~output, TopLevel, 1
instance = comp, \saida[4]~output\, saida[4]~output, TopLevel, 1
instance = comp, \saida[5]~output\, saida[5]~output, TopLevel, 1
instance = comp, \saida[6]~output\, saida[6]~output, TopLevel, 1
instance = comp, \saida[7]~output\, saida[7]~output, TopLevel, 1
instance = comp, \saida[8]~output\, saida[8]~output, TopLevel, 1
instance = comp, \saida[9]~output\, saida[9]~output, TopLevel, 1
instance = comp, \saida[10]~output\, saida[10]~output, TopLevel, 1
instance = comp, \saida[11]~output\, saida[11]~output, TopLevel, 1
instance = comp, \saida[12]~output\, saida[12]~output, TopLevel, 1
instance = comp, \saida[13]~output\, saida[13]~output, TopLevel, 1
instance = comp, \saida[14]~output\, saida[14]~output, TopLevel, 1
instance = comp, \saida[15]~output\, saida[15]~output, TopLevel, 1
instance = comp, \saida[16]~output\, saida[16]~output, TopLevel, 1
instance = comp, \saida[17]~output\, saida[17]~output, TopLevel, 1
instance = comp, \saida[18]~output\, saida[18]~output, TopLevel, 1
instance = comp, \saida[19]~output\, saida[19]~output, TopLevel, 1
instance = comp, \saida[20]~output\, saida[20]~output, TopLevel, 1
instance = comp, \saida[21]~output\, saida[21]~output, TopLevel, 1
instance = comp, \saida[22]~output\, saida[22]~output, TopLevel, 1
instance = comp, \saida[23]~output\, saida[23]~output, TopLevel, 1
instance = comp, \saida[24]~output\, saida[24]~output, TopLevel, 1
instance = comp, \saida[25]~output\, saida[25]~output, TopLevel, 1
instance = comp, \saida[26]~output\, saida[26]~output, TopLevel, 1
instance = comp, \saida[27]~output\, saida[27]~output, TopLevel, 1
instance = comp, \saida[28]~output\, saida[28]~output, TopLevel, 1
instance = comp, \saida[29]~output\, saida[29]~output, TopLevel, 1
instance = comp, \saida[30]~output\, saida[30]~output, TopLevel, 1
instance = comp, \saida[31]~output\, saida[31]~output, TopLevel, 1
instance = comp, \inA[0]~output\, inA[0]~output, TopLevel, 1
instance = comp, \inA[1]~output\, inA[1]~output, TopLevel, 1
instance = comp, \inA[2]~output\, inA[2]~output, TopLevel, 1
instance = comp, \inA[3]~output\, inA[3]~output, TopLevel, 1
instance = comp, \inA[4]~output\, inA[4]~output, TopLevel, 1
instance = comp, \inA[5]~output\, inA[5]~output, TopLevel, 1
instance = comp, \inA[6]~output\, inA[6]~output, TopLevel, 1
instance = comp, \inA[7]~output\, inA[7]~output, TopLevel, 1
instance = comp, \inA[8]~output\, inA[8]~output, TopLevel, 1
instance = comp, \inA[9]~output\, inA[9]~output, TopLevel, 1
instance = comp, \inA[10]~output\, inA[10]~output, TopLevel, 1
instance = comp, \inA[11]~output\, inA[11]~output, TopLevel, 1
instance = comp, \inA[12]~output\, inA[12]~output, TopLevel, 1
instance = comp, \inA[13]~output\, inA[13]~output, TopLevel, 1
instance = comp, \inA[14]~output\, inA[14]~output, TopLevel, 1
instance = comp, \inA[15]~output\, inA[15]~output, TopLevel, 1
instance = comp, \inA[16]~output\, inA[16]~output, TopLevel, 1
instance = comp, \inA[17]~output\, inA[17]~output, TopLevel, 1
instance = comp, \inA[18]~output\, inA[18]~output, TopLevel, 1
instance = comp, \inA[19]~output\, inA[19]~output, TopLevel, 1
instance = comp, \inA[20]~output\, inA[20]~output, TopLevel, 1
instance = comp, \inA[21]~output\, inA[21]~output, TopLevel, 1
instance = comp, \inA[22]~output\, inA[22]~output, TopLevel, 1
instance = comp, \inA[23]~output\, inA[23]~output, TopLevel, 1
instance = comp, \inA[24]~output\, inA[24]~output, TopLevel, 1
instance = comp, \inA[25]~output\, inA[25]~output, TopLevel, 1
instance = comp, \inA[26]~output\, inA[26]~output, TopLevel, 1
instance = comp, \inA[27]~output\, inA[27]~output, TopLevel, 1
instance = comp, \inA[28]~output\, inA[28]~output, TopLevel, 1
instance = comp, \inA[29]~output\, inA[29]~output, TopLevel, 1
instance = comp, \inA[30]~output\, inA[30]~output, TopLevel, 1
instance = comp, \inA[31]~output\, inA[31]~output, TopLevel, 1
instance = comp, \inB[0]~output\, inB[0]~output, TopLevel, 1
instance = comp, \inB[1]~output\, inB[1]~output, TopLevel, 1
instance = comp, \inB[2]~output\, inB[2]~output, TopLevel, 1
instance = comp, \inB[3]~output\, inB[3]~output, TopLevel, 1
instance = comp, \inB[4]~output\, inB[4]~output, TopLevel, 1
instance = comp, \inB[5]~output\, inB[5]~output, TopLevel, 1
instance = comp, \inB[6]~output\, inB[6]~output, TopLevel, 1
instance = comp, \inB[7]~output\, inB[7]~output, TopLevel, 1
instance = comp, \inB[8]~output\, inB[8]~output, TopLevel, 1
instance = comp, \inB[9]~output\, inB[9]~output, TopLevel, 1
instance = comp, \inB[10]~output\, inB[10]~output, TopLevel, 1
instance = comp, \inB[11]~output\, inB[11]~output, TopLevel, 1
instance = comp, \inB[12]~output\, inB[12]~output, TopLevel, 1
instance = comp, \inB[13]~output\, inB[13]~output, TopLevel, 1
instance = comp, \inB[14]~output\, inB[14]~output, TopLevel, 1
instance = comp, \inB[15]~output\, inB[15]~output, TopLevel, 1
instance = comp, \inB[16]~output\, inB[16]~output, TopLevel, 1
instance = comp, \inB[17]~output\, inB[17]~output, TopLevel, 1
instance = comp, \inB[18]~output\, inB[18]~output, TopLevel, 1
instance = comp, \inB[19]~output\, inB[19]~output, TopLevel, 1
instance = comp, \inB[20]~output\, inB[20]~output, TopLevel, 1
instance = comp, \inB[21]~output\, inB[21]~output, TopLevel, 1
instance = comp, \inB[22]~output\, inB[22]~output, TopLevel, 1
instance = comp, \inB[23]~output\, inB[23]~output, TopLevel, 1
instance = comp, \inB[24]~output\, inB[24]~output, TopLevel, 1
instance = comp, \inB[25]~output\, inB[25]~output, TopLevel, 1
instance = comp, \inB[26]~output\, inB[26]~output, TopLevel, 1
instance = comp, \inB[27]~output\, inB[27]~output, TopLevel, 1
instance = comp, \inB[28]~output\, inB[28]~output, TopLevel, 1
instance = comp, \inB[29]~output\, inB[29]~output, TopLevel, 1
instance = comp, \inB[30]~output\, inB[30]~output, TopLevel, 1
instance = comp, \inB[31]~output\, inB[31]~output, TopLevel, 1
instance = comp, \inB_inv[0]~output\, inB_inv[0]~output, TopLevel, 1
instance = comp, \inB_inv[1]~output\, inB_inv[1]~output, TopLevel, 1
instance = comp, \inB_inv[2]~output\, inB_inv[2]~output, TopLevel, 1
instance = comp, \inB_inv[3]~output\, inB_inv[3]~output, TopLevel, 1
instance = comp, \inB_inv[4]~output\, inB_inv[4]~output, TopLevel, 1
instance = comp, \inB_inv[5]~output\, inB_inv[5]~output, TopLevel, 1
instance = comp, \inB_inv[6]~output\, inB_inv[6]~output, TopLevel, 1
instance = comp, \inB_inv[7]~output\, inB_inv[7]~output, TopLevel, 1
instance = comp, \inB_inv[8]~output\, inB_inv[8]~output, TopLevel, 1
instance = comp, \inB_inv[9]~output\, inB_inv[9]~output, TopLevel, 1
instance = comp, \inB_inv[10]~output\, inB_inv[10]~output, TopLevel, 1
instance = comp, \inB_inv[11]~output\, inB_inv[11]~output, TopLevel, 1
instance = comp, \inB_inv[12]~output\, inB_inv[12]~output, TopLevel, 1
instance = comp, \inB_inv[13]~output\, inB_inv[13]~output, TopLevel, 1
instance = comp, \inB_inv[14]~output\, inB_inv[14]~output, TopLevel, 1
instance = comp, \inB_inv[15]~output\, inB_inv[15]~output, TopLevel, 1
instance = comp, \inB_inv[16]~output\, inB_inv[16]~output, TopLevel, 1
instance = comp, \inB_inv[17]~output\, inB_inv[17]~output, TopLevel, 1
instance = comp, \inB_inv[18]~output\, inB_inv[18]~output, TopLevel, 1
instance = comp, \inB_inv[19]~output\, inB_inv[19]~output, TopLevel, 1
instance = comp, \inB_inv[20]~output\, inB_inv[20]~output, TopLevel, 1
instance = comp, \inB_inv[21]~output\, inB_inv[21]~output, TopLevel, 1
instance = comp, \inB_inv[22]~output\, inB_inv[22]~output, TopLevel, 1
instance = comp, \inB_inv[23]~output\, inB_inv[23]~output, TopLevel, 1
instance = comp, \inB_inv[24]~output\, inB_inv[24]~output, TopLevel, 1
instance = comp, \inB_inv[25]~output\, inB_inv[25]~output, TopLevel, 1
instance = comp, \inB_inv[26]~output\, inB_inv[26]~output, TopLevel, 1
instance = comp, \inB_inv[27]~output\, inB_inv[27]~output, TopLevel, 1
instance = comp, \inB_inv[28]~output\, inB_inv[28]~output, TopLevel, 1
instance = comp, \inB_inv[29]~output\, inB_inv[29]~output, TopLevel, 1
instance = comp, \inB_inv[30]~output\, inB_inv[30]~output, TopLevel, 1
instance = comp, \inB_inv[31]~output\, inB_inv[31]~output, TopLevel, 1
instance = comp, \saidaMegaMux[0]~output\, saidaMegaMux[0]~output, TopLevel, 1
instance = comp, \saidaMegaMux[1]~output\, saidaMegaMux[1]~output, TopLevel, 1
instance = comp, \saidaMegaMux[2]~output\, saidaMegaMux[2]~output, TopLevel, 1
instance = comp, \saidaMegaMux[3]~output\, saidaMegaMux[3]~output, TopLevel, 1
instance = comp, \saidaMegaMux[4]~output\, saidaMegaMux[4]~output, TopLevel, 1
instance = comp, \saidaMegaMux[5]~output\, saidaMegaMux[5]~output, TopLevel, 1
instance = comp, \saidaMegaMux[6]~output\, saidaMegaMux[6]~output, TopLevel, 1
instance = comp, \saidaMegaMux[7]~output\, saidaMegaMux[7]~output, TopLevel, 1
instance = comp, \saidaMegaMux[8]~output\, saidaMegaMux[8]~output, TopLevel, 1
instance = comp, \saidaMegaMux[9]~output\, saidaMegaMux[9]~output, TopLevel, 1
instance = comp, \saidaMegaMux[10]~output\, saidaMegaMux[10]~output, TopLevel, 1
instance = comp, \saidaMegaMux[11]~output\, saidaMegaMux[11]~output, TopLevel, 1
instance = comp, \saidaMegaMux[12]~output\, saidaMegaMux[12]~output, TopLevel, 1
instance = comp, \saidaMegaMux[13]~output\, saidaMegaMux[13]~output, TopLevel, 1
instance = comp, \saidaMegaMux[14]~output\, saidaMegaMux[14]~output, TopLevel, 1
instance = comp, \saidaMegaMux[15]~output\, saidaMegaMux[15]~output, TopLevel, 1
instance = comp, \saidaMegaMux[16]~output\, saidaMegaMux[16]~output, TopLevel, 1
instance = comp, \saidaMegaMux[17]~output\, saidaMegaMux[17]~output, TopLevel, 1
instance = comp, \saidaMegaMux[18]~output\, saidaMegaMux[18]~output, TopLevel, 1
instance = comp, \saidaMegaMux[19]~output\, saidaMegaMux[19]~output, TopLevel, 1
instance = comp, \saidaMegaMux[20]~output\, saidaMegaMux[20]~output, TopLevel, 1
instance = comp, \saidaMegaMux[21]~output\, saidaMegaMux[21]~output, TopLevel, 1
instance = comp, \saidaMegaMux[22]~output\, saidaMegaMux[22]~output, TopLevel, 1
instance = comp, \saidaMegaMux[23]~output\, saidaMegaMux[23]~output, TopLevel, 1
instance = comp, \saidaMegaMux[24]~output\, saidaMegaMux[24]~output, TopLevel, 1
instance = comp, \saidaMegaMux[25]~output\, saidaMegaMux[25]~output, TopLevel, 1
instance = comp, \saidaMegaMux[26]~output\, saidaMegaMux[26]~output, TopLevel, 1
instance = comp, \saidaMegaMux[27]~output\, saidaMegaMux[27]~output, TopLevel, 1
instance = comp, \saidaMegaMux[28]~output\, saidaMegaMux[28]~output, TopLevel, 1
instance = comp, \saidaMegaMux[29]~output\, saidaMegaMux[29]~output, TopLevel, 1
instance = comp, \saidaMegaMux[30]~output\, saidaMegaMux[30]~output, TopLevel, 1
instance = comp, \saidaMegaMux[31]~output\, saidaMegaMux[31]~output, TopLevel, 1
instance = comp, \clock~input\, clock~input, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~13\, processador|FD|fetchInstruction|SOMA|Add0~13, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~17\, processador|FD|fetchInstruction|SOMA|Add0~17, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~11\, processador|FD|fetchInstruction|ROM|memROM~11, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~1\, processador|FD|fetchInstruction|SOMA|Add0~1, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~1, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~1\, processador|FD|fetchInstruction|ROM|memROM~1, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~5\, processador|FD|fetchInstruction|ROM|memROM~5, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~6\, processador|FD|fetchInstruction|ROM|memROM~6, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~7\, processador|FD|fetchInstruction|ROM|memROM~7, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~9\, processador|FD|fetchInstruction|ROM|memROM~9, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~8\, processador|FD|fetchInstruction|ROM|memROM~8, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~10\, processador|FD|fetchInstruction|ROM|memROM~10, TopLevel, 1
instance = comp, \processador|UC|palavraControle[8]~1\, processador|UC|palavraControle[8]~1, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|ULActrl[2]~3\, processador|UC|UC_ULA|ULActrl[2]~3, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|Functcrtl[2]~2\, processador|UC|UC_ULA|Functcrtl[2]~2, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|comb~4\, processador|UC|UC_ULA|comb~4, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|Functcrtl[2]\, processador|UC|UC_ULA|Functcrtl[2], TopLevel, 1
instance = comp, \processador|UC|Equal0~0\, processador|UC|Equal0~0, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|ULActrl[2]~5\, processador|UC|UC_ULA|ULActrl[2]~5, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~22\, processador|FD|fetchInstruction|ROM|memROM~22, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~23\, processador|FD|fetchInstruction|ROM|memROM~23, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~16\, processador|FD|fetchInstruction|ROM|memROM~16, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~21\, processador|FD|fetchInstruction|ROM|memROM~21, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~29\, processador|FD|fetchInstruction|ROM|memROM~29, TopLevel, 1
instance = comp, \processador|UC|palavraControle[9]~4\, processador|UC|palavraControle[9]~4, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1224\, processador|FD|BancoReg|registrador~1224, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~325\, processador|FD|BancoReg|registrador~325, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~24\, processador|FD|fetchInstruction|ROM|memROM~24, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~25\, processador|FD|fetchInstruction|ROM|memROM~25, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~26\, processador|FD|fetchInstruction|ROM|memROM~26, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[5]~11\, processador|FD|BancoReg|saidaB[5]~11, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[31]~32\, processador|FD|BancoReg|saidaB[31]~32, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1223\, processador|FD|BancoReg|registrador~1223, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~68\, processador|FD|BancoReg|registrador~68, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~2\, processador|FD|fetchInstruction|ROM|memROM~2, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~3\, processador|FD|fetchInstruction|ROM|memROM~3, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1067\, processador|FD|BancoReg|registrador~1067, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1068\, processador|FD|BancoReg|registrador~1068, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1225\, processador|FD|BancoReg|registrador~1225, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~804\, processador|FD|BancoReg|registrador~804, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1069\, processador|FD|BancoReg|registrador~1069, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~32\, processador|FD|fetchInstruction|ROM|memROM~32, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1226\, processador|FD|BancoReg|registrador~1226, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1060\, processador|FD|BancoReg|registrador~1060, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1070\, processador|FD|BancoReg|registrador~1070, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~4\, processador|FD|fetchInstruction|ROM|memROM~4, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1071\, processador|FD|BancoReg|registrador~1071, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[30]~1\, processador|FD|BancoReg|saidaA[30]~1, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~12\, processador|FD|fetchInstruction|ROM|memROM~12, TopLevel, 1
instance = comp, \processador|FD|Equal2~0\, processador|FD|Equal2~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit30|soma|Add0~0\, processador|FD|ULA_bit30|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~67\, processador|FD|BancoReg|registrador~67, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1072\, processador|FD|BancoReg|registrador~1072, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1073\, processador|FD|BancoReg|registrador~1073, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~803\, processador|FD|BancoReg|registrador~803, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1074\, processador|FD|BancoReg|registrador~1074, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1059\, processador|FD|BancoReg|registrador~1059, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1075\, processador|FD|BancoReg|registrador~1075, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1076\, processador|FD|BancoReg|registrador~1076, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[29]~2\, processador|FD|BancoReg|saidaA[29]~2, TopLevel, 1
instance = comp, \processador|UC|palavraControle[1]~0\, processador|UC|palavraControle[1]~0, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|ULActrl[2]~0\, processador|UC|UC_ULA|ULActrl[2]~0, TopLevel, 1
instance = comp, \processador|UC|Equal10~0\, processador|UC|Equal10~0, TopLevel, 1
instance = comp, \processador|UC|Equal1~0\, processador|UC|Equal1~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[0]~0\, processador|FD|muxULAram|saida_MUX[0]~0, TopLevel, 1
instance = comp, \processador|UC|palavraControle[1]~2\, processador|UC|palavraControle[1]~2, TopLevel, 1
instance = comp, \processador|FD|muxULAram|Equal1~0\, processador|FD|muxULAram|Equal1~0, TopLevel, 1
instance = comp, \processador|UC|palavraControle[0]~5\, processador|UC|palavraControle[0]~5, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~99\, processador|FD|memRAM|ram~99, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~94\, processador|FD|memRAM|ram~94, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~62\, processador|FD|memRAM|ram~62, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|Functcrtl~1\, processador|UC|UC_ULA|Functcrtl~1, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|comb~3\, processador|UC|UC_ULA|comb~3, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|Functcrtl~0\, processador|UC|UC_ULA|Functcrtl~0, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|Equal3~0\, processador|UC|UC_ULA|Equal3~0, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|comb~2\, processador|UC|UC_ULA|comb~2, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|Functcrtl[1]\, processador|UC|UC_ULA|Functcrtl[1], TopLevel, 1
instance = comp, \processador|UC|UC_ULA|ULActrl[1]~4\, processador|UC|UC_ULA|ULActrl[1]~4, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~66\, processador|FD|BancoReg|registrador~66, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1077\, processador|FD|BancoReg|registrador~1077, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1078\, processador|FD|BancoReg|registrador~1078, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~802\, processador|FD|BancoReg|registrador~802, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1079\, processador|FD|BancoReg|registrador~1079, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1058\, processador|FD|BancoReg|registrador~1058, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1080\, processador|FD|BancoReg|registrador~1080, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1081\, processador|FD|BancoReg|registrador~1081, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[28]~3\, processador|FD|BancoReg|saidaA[28]~3, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~93\, processador|FD|memRAM|ram~93, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~61\, processador|FD|memRAM|ram~61, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~65\, processador|FD|BancoReg|registrador~65, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1082\, processador|FD|BancoReg|registrador~1082, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1083\, processador|FD|BancoReg|registrador~1083, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~801\, processador|FD|BancoReg|registrador~801, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1084\, processador|FD|BancoReg|registrador~1084, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1057\, processador|FD|BancoReg|registrador~1057, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1085\, processador|FD|BancoReg|registrador~1085, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1086\, processador|FD|BancoReg|registrador~1086, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[27]~4\, processador|FD|BancoReg|saidaA[27]~4, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~92\, processador|FD|memRAM|ram~92, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~60\, processador|FD|memRAM|ram~60, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~64\, processador|FD|BancoReg|registrador~64, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1087\, processador|FD|BancoReg|registrador~1087, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1088\, processador|FD|BancoReg|registrador~1088, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~800\, processador|FD|BancoReg|registrador~800, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1089\, processador|FD|BancoReg|registrador~1089, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1056\, processador|FD|BancoReg|registrador~1056, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1090\, processador|FD|BancoReg|registrador~1090, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1091\, processador|FD|BancoReg|registrador~1091, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[26]~5\, processador|FD|BancoReg|saidaA[26]~5, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~91\, processador|FD|memRAM|ram~91, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~59\, processador|FD|memRAM|ram~59, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~63\, processador|FD|BancoReg|registrador~63, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1092\, processador|FD|BancoReg|registrador~1092, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1093\, processador|FD|BancoReg|registrador~1093, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~799\, processador|FD|BancoReg|registrador~799, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1094\, processador|FD|BancoReg|registrador~1094, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1055\, processador|FD|BancoReg|registrador~1055, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1095\, processador|FD|BancoReg|registrador~1095, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1096\, processador|FD|BancoReg|registrador~1096, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[25]~6\, processador|FD|BancoReg|saidaA[25]~6, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~90\, processador|FD|memRAM|ram~90, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~58\, processador|FD|memRAM|ram~58, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~62\, processador|FD|BancoReg|registrador~62, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1097\, processador|FD|BancoReg|registrador~1097, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1098\, processador|FD|BancoReg|registrador~1098, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~798\, processador|FD|BancoReg|registrador~798, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1099\, processador|FD|BancoReg|registrador~1099, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1054\, processador|FD|BancoReg|registrador~1054, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1100\, processador|FD|BancoReg|registrador~1100, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1101\, processador|FD|BancoReg|registrador~1101, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[24]~7\, processador|FD|BancoReg|saidaA[24]~7, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~89\, processador|FD|memRAM|ram~89, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~57\, processador|FD|memRAM|ram~57, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~61\, processador|FD|BancoReg|registrador~61, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1102\, processador|FD|BancoReg|registrador~1102, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1103\, processador|FD|BancoReg|registrador~1103, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~797\, processador|FD|BancoReg|registrador~797, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1104\, processador|FD|BancoReg|registrador~1104, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1053\, processador|FD|BancoReg|registrador~1053, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1105\, processador|FD|BancoReg|registrador~1105, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1106\, processador|FD|BancoReg|registrador~1106, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[23]~8\, processador|FD|BancoReg|saidaA[23]~8, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~88\, processador|FD|memRAM|ram~88, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~56\, processador|FD|memRAM|ram~56, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~60\, processador|FD|BancoReg|registrador~60, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1107\, processador|FD|BancoReg|registrador~1107, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1108\, processador|FD|BancoReg|registrador~1108, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~796\, processador|FD|BancoReg|registrador~796, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1109\, processador|FD|BancoReg|registrador~1109, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1052\, processador|FD|BancoReg|registrador~1052, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1110\, processador|FD|BancoReg|registrador~1110, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1111\, processador|FD|BancoReg|registrador~1111, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[22]~9\, processador|FD|BancoReg|saidaA[22]~9, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~87\, processador|FD|memRAM|ram~87, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~55\, processador|FD|memRAM|ram~55, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~59\, processador|FD|BancoReg|registrador~59, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1112\, processador|FD|BancoReg|registrador~1112, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1113\, processador|FD|BancoReg|registrador~1113, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~795\, processador|FD|BancoReg|registrador~795, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1114\, processador|FD|BancoReg|registrador~1114, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1051\, processador|FD|BancoReg|registrador~1051, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1115\, processador|FD|BancoReg|registrador~1115, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1116\, processador|FD|BancoReg|registrador~1116, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[21]~10\, processador|FD|BancoReg|saidaA[21]~10, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~86\, processador|FD|memRAM|ram~86, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~54\, processador|FD|memRAM|ram~54, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~13\, processador|FD|fetchInstruction|ROM|memROM~13, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~20\, processador|FD|fetchInstruction|ROM|memROM~20, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~58\, processador|FD|BancoReg|registrador~58, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1117\, processador|FD|BancoReg|registrador~1117, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1118\, processador|FD|BancoReg|registrador~1118, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~794\, processador|FD|BancoReg|registrador~794, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1119\, processador|FD|BancoReg|registrador~1119, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1050\, processador|FD|BancoReg|registrador~1050, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1120\, processador|FD|BancoReg|registrador~1120, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1121\, processador|FD|BancoReg|registrador~1121, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[20]~11\, processador|FD|BancoReg|saidaA[20]~11, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~85\, processador|FD|memRAM|ram~85, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~53\, processador|FD|memRAM|ram~53, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~14\, processador|FD|fetchInstruction|ROM|memROM~14, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~57\, processador|FD|BancoReg|registrador~57, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1122\, processador|FD|BancoReg|registrador~1122, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1123\, processador|FD|BancoReg|registrador~1123, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~793\, processador|FD|BancoReg|registrador~793, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1124\, processador|FD|BancoReg|registrador~1124, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1049\, processador|FD|BancoReg|registrador~1049, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1125\, processador|FD|BancoReg|registrador~1125, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1126\, processador|FD|BancoReg|registrador~1126, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[19]~12\, processador|FD|BancoReg|saidaA[19]~12, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~84\, processador|FD|memRAM|ram~84, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~52\, processador|FD|memRAM|ram~52, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~19\, processador|FD|fetchInstruction|ROM|memROM~19, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~56\, processador|FD|BancoReg|registrador~56, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1127\, processador|FD|BancoReg|registrador~1127, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1128\, processador|FD|BancoReg|registrador~1128, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~792\, processador|FD|BancoReg|registrador~792, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1129\, processador|FD|BancoReg|registrador~1129, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1048\, processador|FD|BancoReg|registrador~1048, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1130\, processador|FD|BancoReg|registrador~1130, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1131\, processador|FD|BancoReg|registrador~1131, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[18]~13\, processador|FD|BancoReg|saidaA[18]~13, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~83\, processador|FD|memRAM|ram~83, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~51\, processador|FD|memRAM|ram~51, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~18\, processador|FD|fetchInstruction|ROM|memROM~18, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~55\, processador|FD|BancoReg|registrador~55, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1132\, processador|FD|BancoReg|registrador~1132, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1133\, processador|FD|BancoReg|registrador~1133, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~791\, processador|FD|BancoReg|registrador~791, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1134\, processador|FD|BancoReg|registrador~1134, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1047\, processador|FD|BancoReg|registrador~1047, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1135\, processador|FD|BancoReg|registrador~1135, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1136\, processador|FD|BancoReg|registrador~1136, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[17]~14\, processador|FD|BancoReg|saidaA[17]~14, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~82\, processador|FD|memRAM|ram~82, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~50\, processador|FD|memRAM|ram~50, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~54\, processador|FD|BancoReg|registrador~54, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1137\, processador|FD|BancoReg|registrador~1137, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1138\, processador|FD|BancoReg|registrador~1138, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~790\, processador|FD|BancoReg|registrador~790, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1139\, processador|FD|BancoReg|registrador~1139, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1046\, processador|FD|BancoReg|registrador~1046, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1140\, processador|FD|BancoReg|registrador~1140, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1141\, processador|FD|BancoReg|registrador~1141, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[16]~15\, processador|FD|BancoReg|saidaA[16]~15, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~53\, processador|FD|BancoReg|registrador~53, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1142\, processador|FD|BancoReg|registrador~1142, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1143\, processador|FD|BancoReg|registrador~1143, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~789\, processador|FD|BancoReg|registrador~789, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1144\, processador|FD|BancoReg|registrador~1144, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1045\, processador|FD|BancoReg|registrador~1045, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1145\, processador|FD|BancoReg|registrador~1145, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1146\, processador|FD|BancoReg|registrador~1146, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[15]~16\, processador|FD|BancoReg|saidaA[15]~16, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~52\, processador|FD|BancoReg|registrador~52, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1147\, processador|FD|BancoReg|registrador~1147, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1148\, processador|FD|BancoReg|registrador~1148, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~788\, processador|FD|BancoReg|registrador~788, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1149\, processador|FD|BancoReg|registrador~1149, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1044\, processador|FD|BancoReg|registrador~1044, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1150\, processador|FD|BancoReg|registrador~1150, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1151\, processador|FD|BancoReg|registrador~1151, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[14]~17\, processador|FD|BancoReg|saidaA[14]~17, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~51\, processador|FD|BancoReg|registrador~51, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1152\, processador|FD|BancoReg|registrador~1152, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1153\, processador|FD|BancoReg|registrador~1153, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~787\, processador|FD|BancoReg|registrador~787, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1154\, processador|FD|BancoReg|registrador~1154, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1043\, processador|FD|BancoReg|registrador~1043, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1155\, processador|FD|BancoReg|registrador~1155, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1156\, processador|FD|BancoReg|registrador~1156, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[13]~18\, processador|FD|BancoReg|saidaA[13]~18, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~50\, processador|FD|BancoReg|registrador~50, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1157\, processador|FD|BancoReg|registrador~1157, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1158\, processador|FD|BancoReg|registrador~1158, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~786\, processador|FD|BancoReg|registrador~786, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1159\, processador|FD|BancoReg|registrador~1159, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1042\, processador|FD|BancoReg|registrador~1042, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1160\, processador|FD|BancoReg|registrador~1160, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1161\, processador|FD|BancoReg|registrador~1161, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[12]~19\, processador|FD|BancoReg|saidaA[12]~19, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~49\, processador|FD|BancoReg|registrador~49, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1162\, processador|FD|BancoReg|registrador~1162, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1163\, processador|FD|BancoReg|registrador~1163, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~785\, processador|FD|BancoReg|registrador~785, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1164\, processador|FD|BancoReg|registrador~1164, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1041\, processador|FD|BancoReg|registrador~1041, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1165\, processador|FD|BancoReg|registrador~1165, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1166\, processador|FD|BancoReg|registrador~1166, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[11]~20\, processador|FD|BancoReg|saidaA[11]~20, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~48\, processador|FD|BancoReg|registrador~48, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1167\, processador|FD|BancoReg|registrador~1167, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1168\, processador|FD|BancoReg|registrador~1168, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~784\, processador|FD|BancoReg|registrador~784, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1169\, processador|FD|BancoReg|registrador~1169, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1040\, processador|FD|BancoReg|registrador~1040, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1170\, processador|FD|BancoReg|registrador~1170, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1171\, processador|FD|BancoReg|registrador~1171, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[10]~21\, processador|FD|BancoReg|saidaA[10]~21, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~47\, processador|FD|BancoReg|registrador~47, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1172\, processador|FD|BancoReg|registrador~1172, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1173\, processador|FD|BancoReg|registrador~1173, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~783\, processador|FD|BancoReg|registrador~783, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1174\, processador|FD|BancoReg|registrador~1174, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1039\, processador|FD|BancoReg|registrador~1039, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1175\, processador|FD|BancoReg|registrador~1175, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1176\, processador|FD|BancoReg|registrador~1176, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[9]~22\, processador|FD|BancoReg|saidaA[9]~22, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~46\, processador|FD|BancoReg|registrador~46, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1177\, processador|FD|BancoReg|registrador~1177, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1178\, processador|FD|BancoReg|registrador~1178, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~782\, processador|FD|BancoReg|registrador~782, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1179\, processador|FD|BancoReg|registrador~1179, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1038\, processador|FD|BancoReg|registrador~1038, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1180\, processador|FD|BancoReg|registrador~1180, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1181\, processador|FD|BancoReg|registrador~1181, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[8]~23\, processador|FD|BancoReg|saidaA[8]~23, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~45\, processador|FD|BancoReg|registrador~45, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1182\, processador|FD|BancoReg|registrador~1182, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1183\, processador|FD|BancoReg|registrador~1183, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~781\, processador|FD|BancoReg|registrador~781, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1184\, processador|FD|BancoReg|registrador~1184, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1037\, processador|FD|BancoReg|registrador~1037, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1185\, processador|FD|BancoReg|registrador~1185, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1186\, processador|FD|BancoReg|registrador~1186, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[7]~31\, processador|FD|BancoReg|saidaA[7]~31, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~43\, processador|FD|BancoReg|registrador~43, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1192\, processador|FD|BancoReg|registrador~1192, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1193\, processador|FD|BancoReg|registrador~1193, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~779\, processador|FD|BancoReg|registrador~779, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1194\, processador|FD|BancoReg|registrador~1194, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1035\, processador|FD|BancoReg|registrador~1035, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1195\, processador|FD|BancoReg|registrador~1195, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1196\, processador|FD|BancoReg|registrador~1196, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[5]~25\, processador|FD|BancoReg|saidaA[5]~25, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~42\, processador|FD|BancoReg|registrador~42, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1197\, processador|FD|BancoReg|registrador~1197, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1198\, processador|FD|BancoReg|registrador~1198, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~778\, processador|FD|BancoReg|registrador~778, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1199\, processador|FD|BancoReg|registrador~1199, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1034\, processador|FD|BancoReg|registrador~1034, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1200\, processador|FD|BancoReg|registrador~1200, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1201\, processador|FD|BancoReg|registrador~1201, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[4]~26\, processador|FD|BancoReg|saidaA[4]~26, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1222\, processador|FD|BancoReg|registrador~1222, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1202\, processador|FD|BancoReg|registrador~1202, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~297\, processador|FD|BancoReg|registrador~297, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1203\, processador|FD|BancoReg|registrador~1203, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~777\, processador|FD|BancoReg|registrador~777, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1204\, processador|FD|BancoReg|registrador~1204, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1033\, processador|FD|BancoReg|registrador~1033, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1205\, processador|FD|BancoReg|registrador~1205, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1206\, processador|FD|BancoReg|registrador~1206, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[3]~27\, processador|FD|BancoReg|saidaA[3]~27, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~40\, processador|FD|BancoReg|registrador~40, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1207\, processador|FD|BancoReg|registrador~1207, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1208\, processador|FD|BancoReg|registrador~1208, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~776\, processador|FD|BancoReg|registrador~776, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1209\, processador|FD|BancoReg|registrador~1209, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1032\, processador|FD|BancoReg|registrador~1032, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1210\, processador|FD|BancoReg|registrador~1210, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1211\, processador|FD|BancoReg|registrador~1211, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[2]~28\, processador|FD|BancoReg|saidaA[2]~28, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~39\, processador|FD|BancoReg|registrador~39, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1212\, processador|FD|BancoReg|registrador~1212, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1213\, processador|FD|BancoReg|registrador~1213, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~775\, processador|FD|BancoReg|registrador~775, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1214\, processador|FD|BancoReg|registrador~1214, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1031\, processador|FD|BancoReg|registrador~1031, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1215\, processador|FD|BancoReg|registrador~1215, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1216\, processador|FD|BancoReg|registrador~1216, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[1]~29\, processador|FD|BancoReg|saidaA[1]~29, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~125\, processador|FD|soma1inv|Add0~125, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~121\, processador|FD|soma1inv|Add0~121, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|comb~1\, processador|UC|UC_ULA|comb~1, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|comb~0\, processador|UC|UC_ULA|comb~0, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|Functcrtl[0]\, processador|UC|UC_ULA|Functcrtl[0], TopLevel, 1
instance = comp, \processador|UC|UC_ULA|ULActrl[0]~1\, processador|UC|UC_ULA|ULActrl[0]~1, TopLevel, 1
instance = comp, \processador|UC|UC_ULA|ULActrl[0]~2\, processador|UC|UC_ULA|ULActrl[0]~2, TopLevel, 1
instance = comp, \processador|FD|ULA_bit1|Muxao|saida_MUX~0\, processador|FD|ULA_bit1|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[0]~0\, processador|FD|saidaULA_final[0]~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[1]~2\, processador|FD|muxULAram|saida_MUX[1]~2, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[1]~3\, processador|FD|muxULAram|saida_MUX[1]~3, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~67\, processador|FD|memRAM|ram~67, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~35\, processador|FD|memRAM|ram~35, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[1]~4\, processador|FD|muxULAram|saida_MUX[1]~4, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~295\, processador|FD|BancoReg|registrador~295, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[1]~1\, processador|FD|BancoReg|saidaB[1]~1, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[1]~1\, processador|FD|mux_RTimed|saida_MUX[1]~1, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~117\, processador|FD|soma1inv|Add0~117, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~38\, processador|FD|BancoReg|registrador~38, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1217\, processador|FD|BancoReg|registrador~1217, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1218\, processador|FD|BancoReg|registrador~1218, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~774\, processador|FD|BancoReg|registrador~774, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1219\, processador|FD|BancoReg|registrador~1219, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1030\, processador|FD|BancoReg|registrador~1030, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1220\, processador|FD|BancoReg|registrador~1220, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1221\, processador|FD|BancoReg|registrador~1221, TopLevel, 1
instance = comp, \processador|FD|ULA_bit1|soma|Add1~0\, processador|FD|ULA_bit1|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit2|Muxao|saida_MUX~0\, processador|FD|ULA_bit2|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[2]~5\, processador|FD|muxULAram|saida_MUX[2]~5, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~68\, processador|FD|memRAM|ram~68, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~36\, processador|FD|memRAM|ram~36, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[2]~6\, processador|FD|muxULAram|saida_MUX[2]~6, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~296\, processador|FD|BancoReg|registrador~296, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[2]~2\, processador|FD|BancoReg|saidaB[2]~2, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~113\, processador|FD|soma1inv|Add0~113, TopLevel, 1
instance = comp, \processador|FD|ULA_bit2|soma|Add1~0\, processador|FD|ULA_bit2|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit3|Muxao|saida_MUX~0\, processador|FD|ULA_bit3|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[3]~7\, processador|FD|muxULAram|saida_MUX[3]~7, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~69\, processador|FD|memRAM|ram~69, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~37\, processador|FD|memRAM|ram~37, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[3]~8\, processador|FD|muxULAram|saida_MUX[3]~8, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~41\, processador|FD|BancoReg|registrador~41, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~27\, processador|FD|fetchInstruction|ROM|memROM~27, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~28\, processador|FD|fetchInstruction|ROM|memROM~28, TopLevel, 1
instance = comp, \processador|FD|BancoReg|Equal0~0\, processador|FD|BancoReg|Equal0~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[3]~3\, processador|FD|BancoReg|saidaB[3]~3, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~109\, processador|FD|soma1inv|Add0~109, TopLevel, 1
instance = comp, \processador|FD|ULA_bit3|soma|Add1~0\, processador|FD|ULA_bit3|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit4|Muxao|saida_MUX~1\, processador|FD|ULA_bit4|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[4]~9\, processador|FD|muxULAram|saida_MUX[4]~9, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~70\, processador|FD|memRAM|ram~70, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~38\, processador|FD|memRAM|ram~38, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[4]~10\, processador|FD|muxULAram|saida_MUX[4]~10, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~298\, processador|FD|BancoReg|registrador~298, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[4]~4\, processador|FD|BancoReg|saidaB[4]~4, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~105\, processador|FD|soma1inv|Add0~105, TopLevel, 1
instance = comp, \processador|FD|ULA_bit4|soma|Add1~0\, processador|FD|ULA_bit4|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit5|Muxao|saida_MUX~0\, processador|FD|ULA_bit5|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[5]~11\, processador|FD|muxULAram|saida_MUX[5]~11, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~71\, processador|FD|memRAM|ram~71, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~39\, processador|FD|memRAM|ram~39, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[5]~12\, processador|FD|muxULAram|saida_MUX[5]~12, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~299\, processador|FD|BancoReg|registrador~299, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[5]~5\, processador|FD|BancoReg|saidaB[5]~5, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~101\, processador|FD|soma1inv|Add0~101, TopLevel, 1
instance = comp, \processador|FD|ULA_bit5|soma|Add1~0\, processador|FD|ULA_bit5|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit6|Muxao|saida_MUX~0\, processador|FD|ULA_bit6|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[6]~13\, processador|FD|muxULAram|saida_MUX[6]~13, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~72\, processador|FD|memRAM|ram~72, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~40\, processador|FD|memRAM|ram~40, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[6]~14\, processador|FD|muxULAram|saida_MUX[6]~14, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~300\, processador|FD|BancoReg|registrador~300, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[6]~6\, processador|FD|BancoReg|saidaB[6]~6, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~97\, processador|FD|soma1inv|Add0~97, TopLevel, 1
instance = comp, \processador|FD|ULA_bit4|soma|Add0~0\, processador|FD|ULA_bit4|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit4|soma|Add1~1\, processador|FD|ULA_bit4|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit4|Muxao|saida_MUX~0\, processador|FD|ULA_bit4|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit6|soma|Add1~0\, processador|FD|ULA_bit6|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit7|Muxao|saida_MUX~1\, processador|FD|ULA_bit7|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[7]~15\, processador|FD|muxULAram|saida_MUX[7]~15, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~73\, processador|FD|memRAM|ram~73, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~41\, processador|FD|memRAM|ram~41, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[7]~16\, processador|FD|muxULAram|saida_MUX[7]~16, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~301\, processador|FD|BancoReg|registrador~301, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[7]~7\, processador|FD|BancoReg|saidaB[7]~7, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~93\, processador|FD|soma1inv|Add0~93, TopLevel, 1
instance = comp, \processador|FD|ULA_bit7|soma|Add1~2\, processador|FD|ULA_bit7|soma|Add1~2, TopLevel, 1
instance = comp, \processador|FD|ULA_bit7|soma|Add1~3\, processador|FD|ULA_bit7|soma|Add1~3, TopLevel, 1
instance = comp, \processador|FD|ULA_bit7|soma|Add1~1\, processador|FD|ULA_bit7|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit8|Muxao|saida_MUX~0\, processador|FD|ULA_bit8|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[8]~17\, processador|FD|muxULAram|saida_MUX[8]~17, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~74\, processador|FD|memRAM|ram~74, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~42\, processador|FD|memRAM|ram~42, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[8]~18\, processador|FD|muxULAram|saida_MUX[8]~18, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~302\, processador|FD|BancoReg|registrador~302, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[8]~8\, processador|FD|BancoReg|saidaB[8]~8, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~89\, processador|FD|soma1inv|Add0~89, TopLevel, 1
instance = comp, \processador|FD|ULA_bit6|soma|Add0~0\, processador|FD|ULA_bit6|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit6|soma|Add1~1\, processador|FD|ULA_bit6|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit6|Muxao|saida_MUX~1\, processador|FD|ULA_bit6|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit8|soma|Add1~0\, processador|FD|ULA_bit8|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit9|Muxao|saida_MUX~1\, processador|FD|ULA_bit9|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[9]~19\, processador|FD|muxULAram|saida_MUX[9]~19, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~75\, processador|FD|memRAM|ram~75, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~43\, processador|FD|memRAM|ram~43, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[9]~20\, processador|FD|muxULAram|saida_MUX[9]~20, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~303\, processador|FD|BancoReg|registrador~303, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[9]~9\, processador|FD|BancoReg|saidaB[9]~9, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~85\, processador|FD|soma1inv|Add0~85, TopLevel, 1
instance = comp, \processador|FD|ULA_bit7|soma|Add0~0\, processador|FD|ULA_bit7|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit7|soma|Add1~0\, processador|FD|ULA_bit7|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit7|Muxao|saida_MUX~0\, processador|FD|ULA_bit7|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit9|soma|Add1~0\, processador|FD|ULA_bit9|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit10|Muxao|saida_MUX~0\, processador|FD|ULA_bit10|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[10]~21\, processador|FD|muxULAram|saida_MUX[10]~21, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~76\, processador|FD|memRAM|ram~76, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~44\, processador|FD|memRAM|ram~44, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[10]~22\, processador|FD|muxULAram|saida_MUX[10]~22, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~304\, processador|FD|BancoReg|registrador~304, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[10]~10\, processador|FD|BancoReg|saidaB[10]~10, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~81\, processador|FD|soma1inv|Add0~81, TopLevel, 1
instance = comp, \processador|FD|ULA_bit8|soma|Add0~0\, processador|FD|ULA_bit8|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit8|soma|Add1~1\, processador|FD|ULA_bit8|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit8|Muxao|saida_MUX~1\, processador|FD|ULA_bit8|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit10|soma|Add1~0\, processador|FD|ULA_bit10|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit11|Muxao|saida_MUX~0\, processador|FD|ULA_bit11|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[11]~23\, processador|FD|muxULAram|saida_MUX[11]~23, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~77\, processador|FD|memRAM|ram~77, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~45\, processador|FD|memRAM|ram~45, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[11]~24\, processador|FD|muxULAram|saida_MUX[11]~24, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~305\, processador|FD|BancoReg|registrador~305, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[11]~12\, processador|FD|BancoReg|saidaB[11]~12, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~77\, processador|FD|soma1inv|Add0~77, TopLevel, 1
instance = comp, \processador|FD|ULA_bit9|soma|Add0~0\, processador|FD|ULA_bit9|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit9|soma|Add1~1\, processador|FD|ULA_bit9|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit9|Muxao|saida_MUX~0\, processador|FD|ULA_bit9|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit11|soma|Add1~0\, processador|FD|ULA_bit11|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit12|Muxao|saida_MUX~1\, processador|FD|ULA_bit12|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[12]~25\, processador|FD|muxULAram|saida_MUX[12]~25, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~78\, processador|FD|memRAM|ram~78, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~46\, processador|FD|memRAM|ram~46, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[12]~26\, processador|FD|muxULAram|saida_MUX[12]~26, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~306\, processador|FD|BancoReg|registrador~306, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[12]~13\, processador|FD|BancoReg|saidaB[12]~13, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~73\, processador|FD|soma1inv|Add0~73, TopLevel, 1
instance = comp, \processador|FD|ULA_bit10|soma|Add0~0\, processador|FD|ULA_bit10|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit10|soma|Add1~1\, processador|FD|ULA_bit10|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit10|Muxao|saida_MUX~1\, processador|FD|ULA_bit10|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit12|soma|Add1~1\, processador|FD|ULA_bit12|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit13|Muxao|saida_MUX~0\, processador|FD|ULA_bit13|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[13]~27\, processador|FD|muxULAram|saida_MUX[13]~27, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~79\, processador|FD|memRAM|ram~79, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~47\, processador|FD|memRAM|ram~47, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[13]~28\, processador|FD|muxULAram|saida_MUX[13]~28, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~307\, processador|FD|BancoReg|registrador~307, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[13]~14\, processador|FD|BancoReg|saidaB[13]~14, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~69\, processador|FD|soma1inv|Add0~69, TopLevel, 1
instance = comp, \processador|FD|ULA_bit11|soma|Add0~0\, processador|FD|ULA_bit11|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit11|soma|Add1~1\, processador|FD|ULA_bit11|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit11|Muxao|saida_MUX~1\, processador|FD|ULA_bit11|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit13|soma|Add1~0\, processador|FD|ULA_bit13|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit14|Muxao|saida_MUX~1\, processador|FD|ULA_bit14|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[14]~29\, processador|FD|muxULAram|saida_MUX[14]~29, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~80\, processador|FD|memRAM|ram~80, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~48\, processador|FD|memRAM|ram~48, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[14]~30\, processador|FD|muxULAram|saida_MUX[14]~30, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~308\, processador|FD|BancoReg|registrador~308, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[14]~15\, processador|FD|BancoReg|saidaB[14]~15, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~65\, processador|FD|soma1inv|Add0~65, TopLevel, 1
instance = comp, \processador|FD|ULA_bit12|soma|Add0~0\, processador|FD|ULA_bit12|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit12|soma|Add1~0\, processador|FD|ULA_bit12|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit12|Muxao|saida_MUX~0\, processador|FD|ULA_bit12|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit14|soma|Add1~0\, processador|FD|ULA_bit14|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit15|Muxao|saida_MUX~0\, processador|FD|ULA_bit15|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[15]~31\, processador|FD|muxULAram|saida_MUX[15]~31, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~81\, processador|FD|memRAM|ram~81, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~49\, processador|FD|memRAM|ram~49, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[15]~32\, processador|FD|muxULAram|saida_MUX[15]~32, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~309\, processador|FD|BancoReg|registrador~309, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[15]~16\, processador|FD|BancoReg|saidaB[15]~16, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~61\, processador|FD|soma1inv|Add0~61, TopLevel, 1
instance = comp, \processador|FD|ULA_bit13|soma|Add0~0\, processador|FD|ULA_bit13|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit13|soma|Add1~1\, processador|FD|ULA_bit13|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit13|Muxao|saida_MUX~1\, processador|FD|ULA_bit13|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit15|soma|Add1~0\, processador|FD|ULA_bit15|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit16|Muxao|saida_MUX~0\, processador|FD|ULA_bit16|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[16]~18\, processador|FD|saidaULA_final[16]~18, TopLevel, 1
instance = comp, \processador|FD|muxULAram|Equal2~0\, processador|FD|muxULAram|Equal2~0, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[16]~33\, processador|FD|muxULAram|saida_MUX[16]~33, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[16]~34\, processador|FD|muxULAram|saida_MUX[16]~34, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~310\, processador|FD|BancoReg|registrador~310, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[16]~17\, processador|FD|BancoReg|saidaB[16]~17, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~57\, processador|FD|soma1inv|Add0~57, TopLevel, 1
instance = comp, \processador|FD|ULA_bit14|soma|Add0~0\, processador|FD|ULA_bit14|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit14|soma|Add1~1\, processador|FD|ULA_bit14|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit14|Muxao|saida_MUX~0\, processador|FD|ULA_bit14|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit16|soma|Add1~0\, processador|FD|ULA_bit16|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit17|Muxao|saida_MUX~1\, processador|FD|ULA_bit17|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[17]~19\, processador|FD|saidaULA_final[17]~19, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[17]~35\, processador|FD|muxULAram|saida_MUX[17]~35, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[17]~36\, processador|FD|muxULAram|saida_MUX[17]~36, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~311\, processador|FD|BancoReg|registrador~311, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[17]~18\, processador|FD|BancoReg|saidaB[17]~18, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~53\, processador|FD|soma1inv|Add0~53, TopLevel, 1
instance = comp, \processador|FD|ULA_bit15|soma|Add0~0\, processador|FD|ULA_bit15|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit15|soma|Add1~1\, processador|FD|ULA_bit15|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit15|Muxao|saida_MUX~1\, processador|FD|ULA_bit15|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit17|soma|Add1~1\, processador|FD|ULA_bit17|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit18|Muxao|saida_MUX~0\, processador|FD|ULA_bit18|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[18]~20\, processador|FD|saidaULA_final[18]~20, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[18]~37\, processador|FD|muxULAram|saida_MUX[18]~37, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[18]~38\, processador|FD|muxULAram|saida_MUX[18]~38, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~312\, processador|FD|BancoReg|registrador~312, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[18]~19\, processador|FD|BancoReg|saidaB[18]~19, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~49\, processador|FD|soma1inv|Add0~49, TopLevel, 1
instance = comp, \processador|FD|ULA_bit16|soma|Add0~0\, processador|FD|ULA_bit16|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit16|soma|Add1~1\, processador|FD|ULA_bit16|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit16|Muxao|saida_MUX~1\, processador|FD|ULA_bit16|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit18|soma|Add1~0\, processador|FD|ULA_bit18|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit19|Muxao|saida_MUX~1\, processador|FD|ULA_bit19|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[19]~21\, processador|FD|saidaULA_final[19]~21, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[19]~39\, processador|FD|muxULAram|saida_MUX[19]~39, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[19]~40\, processador|FD|muxULAram|saida_MUX[19]~40, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~313\, processador|FD|BancoReg|registrador~313, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[19]~20\, processador|FD|BancoReg|saidaB[19]~20, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~45\, processador|FD|soma1inv|Add0~45, TopLevel, 1
instance = comp, \processador|FD|ULA_bit17|soma|Add0~0\, processador|FD|ULA_bit17|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit17|soma|Add1~0\, processador|FD|ULA_bit17|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit17|Muxao|saida_MUX~0\, processador|FD|ULA_bit17|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit19|soma|Add1~0\, processador|FD|ULA_bit19|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit20|Muxao|saida_MUX~0\, processador|FD|ULA_bit20|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[20]~22\, processador|FD|saidaULA_final[20]~22, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[20]~41\, processador|FD|muxULAram|saida_MUX[20]~41, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[20]~42\, processador|FD|muxULAram|saida_MUX[20]~42, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~314\, processador|FD|BancoReg|registrador~314, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[20]~21\, processador|FD|BancoReg|saidaB[20]~21, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~41\, processador|FD|soma1inv|Add0~41, TopLevel, 1
instance = comp, \processador|FD|ULA_bit18|soma|Add0~0\, processador|FD|ULA_bit18|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit18|soma|Add1~1\, processador|FD|ULA_bit18|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit18|Muxao|saida_MUX~1\, processador|FD|ULA_bit18|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit20|soma|Add1~0\, processador|FD|ULA_bit20|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit21|Muxao|saida_MUX~0\, processador|FD|ULA_bit21|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[21]~23\, processador|FD|saidaULA_final[21]~23, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[21]~43\, processador|FD|muxULAram|saida_MUX[21]~43, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[21]~44\, processador|FD|muxULAram|saida_MUX[21]~44, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~315\, processador|FD|BancoReg|registrador~315, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[21]~22\, processador|FD|BancoReg|saidaB[21]~22, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~37\, processador|FD|soma1inv|Add0~37, TopLevel, 1
instance = comp, \processador|FD|ULA_bit19|soma|Add0~0\, processador|FD|ULA_bit19|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit19|soma|Add1~1\, processador|FD|ULA_bit19|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit19|Muxao|saida_MUX~0\, processador|FD|ULA_bit19|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit21|soma|Add1~0\, processador|FD|ULA_bit21|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit22|Muxao|saida_MUX~1\, processador|FD|ULA_bit22|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[22]~24\, processador|FD|saidaULA_final[22]~24, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[22]~45\, processador|FD|muxULAram|saida_MUX[22]~45, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[22]~46\, processador|FD|muxULAram|saida_MUX[22]~46, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[22]~47\, processador|FD|muxULAram|saida_MUX[22]~47, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~316\, processador|FD|BancoReg|registrador~316, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[22]~23\, processador|FD|BancoReg|saidaB[22]~23, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~33\, processador|FD|soma1inv|Add0~33, TopLevel, 1
instance = comp, \processador|FD|ULA_bit22|soma|Add0~0\, processador|FD|ULA_bit22|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit22|soma|Add1~0\, processador|FD|ULA_bit22|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit22|Muxao|saida_MUX~0\, processador|FD|ULA_bit22|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit23|Muxao|saida_MUX~0\, processador|FD|ULA_bit23|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[23]~25\, processador|FD|saidaULA_final[23]~25, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[23]~48\, processador|FD|muxULAram|saida_MUX[23]~48, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[23]~49\, processador|FD|muxULAram|saida_MUX[23]~49, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~317\, processador|FD|BancoReg|registrador~317, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[23]~24\, processador|FD|BancoReg|saidaB[23]~24, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~29\, processador|FD|soma1inv|Add0~29, TopLevel, 1
instance = comp, \processador|FD|ULA_bit21|soma|Add0~0\, processador|FD|ULA_bit21|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit21|soma|Add1~1\, processador|FD|ULA_bit21|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit21|Muxao|saida_MUX~1\, processador|FD|ULA_bit21|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit23|soma|Add1~0\, processador|FD|ULA_bit23|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit24|Muxao|saida_MUX~1\, processador|FD|ULA_bit24|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[24]~26\, processador|FD|saidaULA_final[24]~26, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[24]~50\, processador|FD|muxULAram|saida_MUX[24]~50, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[24]~51\, processador|FD|muxULAram|saida_MUX[24]~51, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~318\, processador|FD|BancoReg|registrador~318, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[24]~25\, processador|FD|BancoReg|saidaB[24]~25, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~25\, processador|FD|soma1inv|Add0~25, TopLevel, 1
instance = comp, \processador|FD|ULA_bit24|soma|Add0~0\, processador|FD|ULA_bit24|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit24|soma|Add1~1\, processador|FD|ULA_bit24|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit24|Muxao|saida_MUX~0\, processador|FD|ULA_bit24|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit25|Muxao|saida_MUX~0\, processador|FD|ULA_bit25|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[25]~27\, processador|FD|saidaULA_final[25]~27, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[25]~52\, processador|FD|muxULAram|saida_MUX[25]~52, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[25]~53\, processador|FD|muxULAram|saida_MUX[25]~53, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~319\, processador|FD|BancoReg|registrador~319, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[25]~26\, processador|FD|BancoReg|saidaB[25]~26, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~21\, processador|FD|soma1inv|Add0~21, TopLevel, 1
instance = comp, \processador|FD|ULA_bit23|soma|Add0~0\, processador|FD|ULA_bit23|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit23|soma|Add1~1\, processador|FD|ULA_bit23|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit23|Muxao|saida_MUX~1\, processador|FD|ULA_bit23|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit25|soma|Add1~0\, processador|FD|ULA_bit25|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit26|Muxao|saida_MUX~0\, processador|FD|ULA_bit26|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[26]~28\, processador|FD|saidaULA_final[26]~28, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[26]~54\, processador|FD|muxULAram|saida_MUX[26]~54, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[26]~55\, processador|FD|muxULAram|saida_MUX[26]~55, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~320\, processador|FD|BancoReg|registrador~320, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[26]~27\, processador|FD|BancoReg|saidaB[26]~27, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~17\, processador|FD|soma1inv|Add0~17, TopLevel, 1
instance = comp, \processador|FD|ULA_bit26|soma|Add1~0\, processador|FD|ULA_bit26|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit27|Muxao|saida_MUX~1\, processador|FD|ULA_bit27|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[27]~29\, processador|FD|saidaULA_final[27]~29, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[27]~56\, processador|FD|muxULAram|saida_MUX[27]~56, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[27]~57\, processador|FD|muxULAram|saida_MUX[27]~57, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~321\, processador|FD|BancoReg|registrador~321, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[27]~28\, processador|FD|BancoReg|saidaB[27]~28, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~13\, processador|FD|soma1inv|Add0~13, TopLevel, 1
instance = comp, \processador|FD|ULA_bit16|Muxao|Equal0~0\, processador|FD|ULA_bit16|Muxao|Equal0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit28|Muxao|saida_MUX~0\, processador|FD|ULA_bit28|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit28|Muxao|saida_MUX~1\, processador|FD|ULA_bit28|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[28]~30\, processador|FD|saidaULA_final[28]~30, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[28]~58\, processador|FD|muxULAram|saida_MUX[28]~58, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[28]~59\, processador|FD|muxULAram|saida_MUX[28]~59, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~322\, processador|FD|BancoReg|registrador~322, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[28]~29\, processador|FD|BancoReg|saidaB[28]~29, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~9\, processador|FD|soma1inv|Add0~9, TopLevel, 1
instance = comp, \processador|FD|ULA_bit25|soma|Add0~0\, processador|FD|ULA_bit25|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit20|soma|Add0~0\, processador|FD|ULA_bit20|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit20|soma|Add1~1\, processador|FD|ULA_bit20|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit20|Muxao|saida_MUX~1\, processador|FD|ULA_bit20|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit22|soma|Add1~1\, processador|FD|ULA_bit22|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit25|soma|Add1~1\, processador|FD|ULA_bit25|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit25|Muxao|saida_MUX~1\, processador|FD|ULA_bit25|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit27|soma|Add1~1\, processador|FD|ULA_bit27|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit30|soma|Add1~1\, processador|FD|ULA_bit30|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit30|Muxao|saida_MUX~3\, processador|FD|ULA_bit30|Muxao|saida_MUX~3, TopLevel, 1
instance = comp, \processador|FD|result_slt[0]\, processador|FD|result_slt[0], TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~98\, processador|FD|memRAM|ram~98, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~34\, processador|FD|memRAM|ram~34, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~66\, processador|FD|memRAM|ram~66, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[0]~1\, processador|FD|muxULAram|saida_MUX[0]~1, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~294\, processador|FD|BancoReg|registrador~294, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[0]~0\, processador|FD|BancoReg|saidaB[0]~0, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[0]~0\, processador|FD|mux_RTimed|saida_MUX[0]~0, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[0]~1\, processador|FD|saidaULA_final[0]~1, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~95\, processador|FD|memRAM|ram~95, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~63\, processador|FD|memRAM|ram~63, TopLevel, 1
instance = comp, \processador|FD|ULA_bit26|soma|Add0~0\, processador|FD|ULA_bit26|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit26|soma|Add1~1\, processador|FD|ULA_bit26|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit26|Muxao|saida_MUX~1\, processador|FD|ULA_bit26|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit28|soma|Add1~0\, processador|FD|ULA_bit28|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit29|Muxao|saida_MUX~3\, processador|FD|ULA_bit29|Muxao|saida_MUX~3, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[29]~31\, processador|FD|saidaULA_final[29]~31, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[29]~60\, processador|FD|muxULAram|saida_MUX[29]~60, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[29]~61\, processador|FD|muxULAram|saida_MUX[29]~61, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~323\, processador|FD|BancoReg|registrador~323, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[29]~30\, processador|FD|BancoReg|saidaB[29]~30, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~5\, processador|FD|soma1inv|Add0~5, TopLevel, 1
instance = comp, \processador|FD|ULA_bit28|soma|Add0~0\, processador|FD|ULA_bit28|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit28|soma|Add1~1\, processador|FD|ULA_bit28|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit28|Muxao|saida_MUX~2\, processador|FD|ULA_bit28|Muxao|saida_MUX~2, TopLevel, 1
instance = comp, \processador|FD|ULA_bit30|soma|Add1~0\, processador|FD|ULA_bit30|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[0]~35\, processador|FD|saidaULA_final[0]~35, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~96\, processador|FD|memRAM|ram~96, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~64\, processador|FD|memRAM|ram~64, TopLevel, 1
instance = comp, \processador|FD|ULA_bit29|soma|Add0~0\, processador|FD|ULA_bit29|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit29|soma|Add1~1\, processador|FD|ULA_bit29|soma|Add1~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit29|Muxao|saida_MUX~0\, processador|FD|ULA_bit29|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit30|Muxao|saida_MUX~2\, processador|FD|ULA_bit30|Muxao|saida_MUX~2, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[30]~62\, processador|FD|muxULAram|saida_MUX[30]~62, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[30]~63\, processador|FD|muxULAram|saida_MUX[30]~63, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~324\, processador|FD|BancoReg|registrador~324, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaB[30]~31\, processador|FD|BancoReg|saidaB[30]~31, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~1\, processador|FD|soma1inv|Add0~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit27|soma|Add0~0\, processador|FD|ULA_bit27|soma|Add0~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit24|soma|Add1~0\, processador|FD|ULA_bit24|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit27|soma|Add1~0\, processador|FD|ULA_bit27|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit27|Muxao|saida_MUX~0\, processador|FD|ULA_bit27|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit29|soma|Add1~0\, processador|FD|ULA_bit29|soma|Add1~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit31|Muxao|saida_MUX~0\, processador|FD|ULA_bit31|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit31|Muxao|saida_MUX~1\, processador|FD|ULA_bit31|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|result_slt[0]~0\, processador|FD|result_slt[0]~0, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[0]~2\, processador|FD|saidaULA_final[0]~2, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[31]~64\, processador|FD|muxULAram|saida_MUX[31]~64, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~97\, processador|FD|memRAM|ram~97, TopLevel, 1
instance = comp, \processador|FD|memRAM|ram~65\, processador|FD|memRAM|ram~65, TopLevel, 1
instance = comp, \processador|FD|muxULAram|saida_MUX[31]~65\, processador|FD|muxULAram|saida_MUX[31]~65, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~69\, processador|FD|BancoReg|registrador~69, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1062\, processador|FD|BancoReg|registrador~1062, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1063\, processador|FD|BancoReg|registrador~1063, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~805\, processador|FD|BancoReg|registrador~805, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1064\, processador|FD|BancoReg|registrador~1064, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1061\, processador|FD|BancoReg|registrador~1061, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1065\, processador|FD|BancoReg|registrador~1065, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1066\, processador|FD|BancoReg|registrador~1066, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[31]~0\, processador|FD|BancoReg|saidaA[31]~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit31|Muxao|saida_MUX~2\, processador|FD|ULA_bit31|Muxao|saida_MUX~2, TopLevel, 1
instance = comp, \processador|FD|ULA_bit28|Muxao|saida_MUX~3\, processador|FD|ULA_bit28|Muxao|saida_MUX~3, TopLevel, 1
instance = comp, \processador|FD|ULA_bit29|Muxao|saida_MUX~1\, processador|FD|ULA_bit29|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|ULA_bit29|Muxao|saida_MUX~2\, processador|FD|ULA_bit29|Muxao|saida_MUX~2, TopLevel, 1
instance = comp, \processador|FD|ULA_bit26|Muxao|saida_MUX~2\, processador|FD|ULA_bit26|Muxao|saida_MUX~2, TopLevel, 1
instance = comp, \processador|FD|ULA_bit26|Muxao|saida_MUX~3\, processador|FD|ULA_bit26|Muxao|saida_MUX~3, TopLevel, 1
instance = comp, \processador|FD|Equal0~0\, processador|FD|Equal0~0, TopLevel, 1
instance = comp, \processador|FD|Equal0~1\, processador|FD|Equal0~1, TopLevel, 1
instance = comp, \processador|FD|Equal0~2\, processador|FD|Equal0~2, TopLevel, 1
instance = comp, \processador|FD|Equal0~3\, processador|FD|Equal0~3, TopLevel, 1
instance = comp, \processador|FD|Equal0~4\, processador|FD|Equal0~4, TopLevel, 1
instance = comp, \processador|FD|Equal0~5\, processador|FD|Equal0~5, TopLevel, 1
instance = comp, \processador|FD|Equal0~6\, processador|FD|Equal0~6, TopLevel, 1
instance = comp, \processador|FD|Equal0~7\, processador|FD|Equal0~7, TopLevel, 1
instance = comp, \processador|FD|Equal0~8\, processador|FD|Equal0~8, TopLevel, 1
instance = comp, \processador|FD|LogicAND|andOUT~0\, processador|FD|LogicAND|andOUT~0, TopLevel, 1
instance = comp, \processador|FD|LogicAND2|andOUT\, processador|FD|LogicAND2|andOUT, TopLevel, 1
instance = comp, \processador|UC|palavraControle[13]~6\, processador|UC|palavraControle[13]~6, TopLevel, 1
instance = comp, \processador|UC|palavraControle[11]~3\, processador|UC|palavraControle[11]~3, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~49\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~49, TopLevel, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[2]\, processador|FD|fetchInstruction|PC|DOUT[2], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~0\, processador|FD|fetchInstruction|ROM|memROM~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~44\, processador|FD|BancoReg|registrador~44, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1187\, processador|FD|BancoReg|registrador~1187, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1188\, processador|FD|BancoReg|registrador~1188, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~780\, processador|FD|BancoReg|registrador~780, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1189\, processador|FD|BancoReg|registrador~1189, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1036\, processador|FD|BancoReg|registrador~1036, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1190\, processador|FD|BancoReg|registrador~1190, TopLevel, 1
instance = comp, \processador|FD|BancoReg|registrador~1191\, processador|FD|BancoReg|registrador~1191, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[6]~24\, processador|FD|BancoReg|saidaA[6]~24, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~35\, processador|FD|fetchInstruction|ROM|memROM~35, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~15\, processador|FD|fetchInstruction|ROM|memROM~15, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~17\, processador|FD|fetchInstruction|ROM|memROM~17, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~5\, processador|FD|fetchInstruction|SOMA|Add0~5, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~5, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~9, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~13, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~17, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[13]~1\, processador|FD|fetchInstruction|PC|DOUT[13]~1, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[13]~2\, processador|FD|fetchInstruction|PC|DOUT[13]~2, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~4\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~4, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[6]\, processador|FD|fetchInstruction|PC|DOUT[6], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~21\, processador|FD|fetchInstruction|SOMA|Add0~21, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~21, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~5, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[7]\, processador|FD|fetchInstruction|PC|DOUT[7], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~45\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~45, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[3]\, processador|FD|fetchInstruction|PC|DOUT[3], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~9\, processador|FD|fetchInstruction|SOMA|Add0~9, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~2\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~2, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[4]\, processador|FD|fetchInstruction|PC|DOUT[4], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~3\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~3, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[5]\, processador|FD|fetchInstruction|PC|DOUT[5], TopLevel, 1
instance = comp, \processador|FD|BancoReg|Equal1~0\, processador|FD|BancoReg|Equal1~0, TopLevel, 1
instance = comp, \processador|FD|BancoReg|saidaA[0]~30\, processador|FD|BancoReg|saidaA[0]~30, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~0\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~0, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[0]~0\, processador|FD|fetchInstruction|PC|DOUT[0]~0, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[0]\, processador|FD|fetchInstruction|PC|DOUT[0], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~1\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~1, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[1]\, processador|FD|fetchInstruction|PC|DOUT[1], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~25\, processador|FD|fetchInstruction|SOMA|Add0~25, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~25, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~6\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~6, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[8]\, processador|FD|fetchInstruction|PC|DOUT[8], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~29\, processador|FD|fetchInstruction|SOMA|Add0~29, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~29, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~7\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~7, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[9]\, processador|FD|fetchInstruction|PC|DOUT[9], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~33\, processador|FD|fetchInstruction|SOMA|Add0~33, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~33, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~8\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~8, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[10]\, processador|FD|fetchInstruction|PC|DOUT[10], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~37\, processador|FD|fetchInstruction|SOMA|Add0~37, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~37, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~9\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~9, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[11]\, processador|FD|fetchInstruction|PC|DOUT[11], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~41\, processador|FD|fetchInstruction|SOMA|Add0~41, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~41, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~10\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~10, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[12]\, processador|FD|fetchInstruction|PC|DOUT[12], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~45\, processador|FD|fetchInstruction|SOMA|Add0~45, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~45, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~11\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~11, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[13]\, processador|FD|fetchInstruction|PC|DOUT[13], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~49\, processador|FD|fetchInstruction|SOMA|Add0~49, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~49, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~12\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~12, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[14]\, processador|FD|fetchInstruction|PC|DOUT[14], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~53\, processador|FD|fetchInstruction|SOMA|Add0~53, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~53, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~13\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~13, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[15]\, processador|FD|fetchInstruction|PC|DOUT[15], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~57\, processador|FD|fetchInstruction|SOMA|Add0~57, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~57, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~14\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~14, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[16]\, processador|FD|fetchInstruction|PC|DOUT[16], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~61\, processador|FD|fetchInstruction|SOMA|Add0~61, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~61, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~15\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~15, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[17]\, processador|FD|fetchInstruction|PC|DOUT[17], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~65\, processador|FD|fetchInstruction|SOMA|Add0~65, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~65, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~16\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~16, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[18]\, processador|FD|fetchInstruction|PC|DOUT[18], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~69\, processador|FD|fetchInstruction|SOMA|Add0~69, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~69, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~17\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~17, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[19]\, processador|FD|fetchInstruction|PC|DOUT[19], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~73\, processador|FD|fetchInstruction|SOMA|Add0~73, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~30\, processador|FD|fetchInstruction|ROM|memROM~30, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~73, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~18\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~18, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[20]\, processador|FD|fetchInstruction|PC|DOUT[20], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~77\, processador|FD|fetchInstruction|SOMA|Add0~77, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~31\, processador|FD|fetchInstruction|ROM|memROM~31, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~77, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~19\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~19, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[21]\, processador|FD|fetchInstruction|PC|DOUT[21], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~81\, processador|FD|fetchInstruction|SOMA|Add0~81, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~81, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~20\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~20, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[22]\, processador|FD|fetchInstruction|PC|DOUT[22], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~85\, processador|FD|fetchInstruction|SOMA|Add0~85, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~85, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~21\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~21, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[23]\, processador|FD|fetchInstruction|PC|DOUT[23], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~89\, processador|FD|fetchInstruction|SOMA|Add0~89, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~89, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~22\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~22, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~23\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~23, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~24\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~24, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~25\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~25, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[24]\, processador|FD|fetchInstruction|PC|DOUT[24], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~93\, processador|FD|fetchInstruction|SOMA|Add0~93, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~93, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~26\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~26, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[25]\, processador|FD|fetchInstruction|PC|DOUT[25], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~97\, processador|FD|fetchInstruction|SOMA|Add0~97, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~97, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~27\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~27, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[26]\, processador|FD|fetchInstruction|PC|DOUT[26], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~101\, processador|FD|fetchInstruction|SOMA|Add0~101, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~101, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~28\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~28, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[27]\, processador|FD|fetchInstruction|PC|DOUT[27], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~105\, processador|FD|fetchInstruction|SOMA|Add0~105, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~105, TopLevel, 1
instance = comp, \processador|FD|Equal0~9\, processador|FD|Equal0~9, TopLevel, 1
instance = comp, \processador|FD|Equal0~10\, processador|FD|Equal0~10, TopLevel, 1
instance = comp, \processador|FD|Equal0~11\, processador|FD|Equal0~11, TopLevel, 1
instance = comp, \processador|FD|Equal0~12\, processador|FD|Equal0~12, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~41\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~41, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[28]\, processador|FD|fetchInstruction|PC|DOUT[28], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~109\, processador|FD|fetchInstruction|SOMA|Add0~109, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~109, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~37\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~37, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[29]\, processador|FD|fetchInstruction|PC|DOUT[29], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~113\, processador|FD|fetchInstruction|SOMA|Add0~113, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~113, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~33\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~33, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[30]\, processador|FD|fetchInstruction|PC|DOUT[30], TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMA|Add0~117\, processador|FD|fetchInstruction|SOMA|Add0~117, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117\, processador|FD|fetchInstruction|SOMASIGEXT|Add0~117, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~29\, processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~29, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|PC|DOUT[31]\, processador|FD|fetchInstruction|PC|DOUT[31], TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[1]~3\, processador|FD|saidaULA_final[1]~3, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[2]~4\, processador|FD|saidaULA_final[2]~4, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[3]~5\, processador|FD|saidaULA_final[3]~5, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[4]~6\, processador|FD|saidaULA_final[4]~6, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[5]~7\, processador|FD|saidaULA_final[5]~7, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[6]~8\, processador|FD|saidaULA_final[6]~8, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[7]~9\, processador|FD|saidaULA_final[7]~9, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[8]~10\, processador|FD|saidaULA_final[8]~10, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[9]~11\, processador|FD|saidaULA_final[9]~11, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[10]~12\, processador|FD|saidaULA_final[10]~12, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[11]~13\, processador|FD|saidaULA_final[11]~13, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[12]~14\, processador|FD|saidaULA_final[12]~14, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[13]~15\, processador|FD|saidaULA_final[13]~15, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[14]~16\, processador|FD|saidaULA_final[14]~16, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[15]~17\, processador|FD|saidaULA_final[15]~17, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[29]~32\, processador|FD|saidaULA_final[29]~32, TopLevel, 1
instance = comp, \processador|FD|ULA_bit30|Muxao|saida_MUX~0\, processador|FD|ULA_bit30|Muxao|saida_MUX~0, TopLevel, 1
instance = comp, \processador|FD|ULA_bit30|Muxao|saida_MUX~1\, processador|FD|ULA_bit30|Muxao|saida_MUX~1, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[30]~33\, processador|FD|saidaULA_final[30]~33, TopLevel, 1
instance = comp, \processador|FD|saidaULA_final[31]~34\, processador|FD|saidaULA_final[31]~34, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[2]~2\, processador|FD|mux_RTimed|saida_MUX[2]~2, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[3]~3\, processador|FD|mux_RTimed|saida_MUX[3]~3, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[4]~4\, processador|FD|mux_RTimed|saida_MUX[4]~4, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[5]~5\, processador|FD|mux_RTimed|saida_MUX[5]~5, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[6]~6\, processador|FD|mux_RTimed|saida_MUX[6]~6, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[7]~7\, processador|FD|mux_RTimed|saida_MUX[7]~7, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[8]~8\, processador|FD|mux_RTimed|saida_MUX[8]~8, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[9]~9\, processador|FD|mux_RTimed|saida_MUX[9]~9, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[10]~10\, processador|FD|mux_RTimed|saida_MUX[10]~10, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[11]~11\, processador|FD|mux_RTimed|saida_MUX[11]~11, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[12]~12\, processador|FD|mux_RTimed|saida_MUX[12]~12, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[13]~13\, processador|FD|mux_RTimed|saida_MUX[13]~13, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[14]~14\, processador|FD|mux_RTimed|saida_MUX[14]~14, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[15]~15\, processador|FD|mux_RTimed|saida_MUX[15]~15, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[16]~16\, processador|FD|mux_RTimed|saida_MUX[16]~16, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[17]~17\, processador|FD|mux_RTimed|saida_MUX[17]~17, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[18]~18\, processador|FD|mux_RTimed|saida_MUX[18]~18, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[19]~19\, processador|FD|mux_RTimed|saida_MUX[19]~19, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[20]~20\, processador|FD|mux_RTimed|saida_MUX[20]~20, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[21]~21\, processador|FD|mux_RTimed|saida_MUX[21]~21, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[22]~22\, processador|FD|mux_RTimed|saida_MUX[22]~22, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[23]~23\, processador|FD|mux_RTimed|saida_MUX[23]~23, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[24]~24\, processador|FD|mux_RTimed|saida_MUX[24]~24, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[25]~25\, processador|FD|mux_RTimed|saida_MUX[25]~25, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[26]~26\, processador|FD|mux_RTimed|saida_MUX[26]~26, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[27]~27\, processador|FD|mux_RTimed|saida_MUX[27]~27, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[28]~28\, processador|FD|mux_RTimed|saida_MUX[28]~28, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[29]~29\, processador|FD|mux_RTimed|saida_MUX[29]~29, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[30]~30\, processador|FD|mux_RTimed|saida_MUX[30]~30, TopLevel, 1
instance = comp, \processador|FD|mux_RTimed|saida_MUX[31]~31\, processador|FD|mux_RTimed|saida_MUX[31]~31, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~33\, processador|FD|fetchInstruction|ROM|memROM~33, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~129\, processador|FD|soma1inv|Add0~129, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~34\, processador|FD|fetchInstruction|ROM|memROM~34, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~133\, processador|FD|soma1inv|Add0~133, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~137\, processador|FD|soma1inv|Add0~137, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~36\, processador|FD|fetchInstruction|ROM|memROM~36, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~141\, processador|FD|soma1inv|Add0~141, TopLevel, 1
instance = comp, \processador|FD|fetchInstruction|ROM|memROM~37\, processador|FD|fetchInstruction|ROM|memROM~37, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~145\, processador|FD|soma1inv|Add0~145, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~149\, processador|FD|soma1inv|Add0~149, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~153\, processador|FD|soma1inv|Add0~153, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~157\, processador|FD|soma1inv|Add0~157, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~161\, processador|FD|soma1inv|Add0~161, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~165\, processador|FD|soma1inv|Add0~165, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~169\, processador|FD|soma1inv|Add0~169, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~173\, processador|FD|soma1inv|Add0~173, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~177\, processador|FD|soma1inv|Add0~177, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~181\, processador|FD|soma1inv|Add0~181, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~185\, processador|FD|soma1inv|Add0~185, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~189\, processador|FD|soma1inv|Add0~189, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~193\, processador|FD|soma1inv|Add0~193, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~197\, processador|FD|soma1inv|Add0~197, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~201\, processador|FD|soma1inv|Add0~201, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~205\, processador|FD|soma1inv|Add0~205, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~209\, processador|FD|soma1inv|Add0~209, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~213\, processador|FD|soma1inv|Add0~213, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~217\, processador|FD|soma1inv|Add0~217, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~221\, processador|FD|soma1inv|Add0~221, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~225\, processador|FD|soma1inv|Add0~225, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~229\, processador|FD|soma1inv|Add0~229, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~233\, processador|FD|soma1inv|Add0~233, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~237\, processador|FD|soma1inv|Add0~237, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~241\, processador|FD|soma1inv|Add0~241, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~245\, processador|FD|soma1inv|Add0~245, TopLevel, 1
instance = comp, \processador|FD|soma1inv|Add0~249\, processador|FD|soma1inv|Add0~249, TopLevel, 1
instance = comp, \SW[0]~input\, SW[0]~input, TopLevel, 1
instance = comp, \SW[1]~input\, SW[1]~input, TopLevel, 1
instance = comp, \SW[2]~input\, SW[2]~input, TopLevel, 1
instance = comp, \SW[3]~input\, SW[3]~input, TopLevel, 1
instance = comp, \SW[4]~input\, SW[4]~input, TopLevel, 1
instance = comp, \SW[5]~input\, SW[5]~input, TopLevel, 1
instance = comp, \SW[6]~input\, SW[6]~input, TopLevel, 1
instance = comp, \SW[7]~input\, SW[7]~input, TopLevel, 1
instance = comp, \SW[8]~input\, SW[8]~input, TopLevel, 1
instance = comp, \SW[9]~input\, SW[9]~input, TopLevel, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, TopLevel, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, TopLevel, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, TopLevel, 1
