	component Qsys is
		port (
			altpll_0_areset_conduit_export          : in    std_logic                     := 'X';             -- export
			altpll_0_locked_conduit_export          : out   std_logic;                                        -- export
			clk_clk                                 : in    std_logic                     := 'X';             -- clk
			clk_sdram_clk                           : out   std_logic;                                        -- clk
			clk_vga_clk                             : out   std_logic;                                        -- clk
			d8m_xclkin_clk                          : out   std_logic;                                        -- clk
			i2c_0_external_connection_sda_in        : in    std_logic                     := 'X';             -- sda_in
			i2c_0_external_connection_scl_in        : in    std_logic                     := 'X';             -- scl_in
			i2c_0_external_connection_sda_oe        : out   std_logic;                                        -- sda_oe
			i2c_0_external_connection_scl_oe        : out   std_logic;                                        -- scl_oe
			key_external_connection_export          : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			led_external_connection_export          : out   std_logic_vector(9 downto 0);                     -- export
			mipi_reset_n_external_connection_export : out   std_logic;                                        -- export
			reset_reset_n                           : in    std_logic                     := 'X';             -- reset_n
			sdram_wire_addr                         : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                           : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n                        : out   std_logic;                                        -- cas_n
			sdram_wire_cke                          : out   std_logic;                                        -- cke
			sdram_wire_cs_n                         : out   std_logic;                                        -- cs_n
			sdram_wire_dq                           : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                          : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n                        : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                         : out   std_logic;                                        -- we_n
			sw_external_connection_export           : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			uart_0_rx_tx_rxd                        : in    std_logic                     := 'X';             -- rxd
			uart_0_rx_tx_txd                        : out   std_logic                                         -- txd
		);
	end component Qsys;

