
Creality v4.2.7_Silent board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08007000  08007000  00007000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001404  080071e4  080071e4  000071e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080085e8  080085e8  000085e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008614  08008614  0001000c  2**0
                  CONTENTS
  4 .ARM          00000000  08008614  08008614  0001000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008614  08008614  0001000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008614  08008614  00008614  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008618  08008618  00008618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800861c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000064  2000000c  08008628  0001000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000070  08008628  00010070  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000050bc  00000000  00000000  00010035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000011ac  00000000  00000000  000150f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005e8  00000000  00000000  000162a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000580  00000000  00000000  00016888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017cf7  00000000  00000000  00016e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000606c  00000000  00000000  0002eaff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c316  00000000  00000000  00034b6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c0e81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016b0  00000000  00000000  000c0ed4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080071e4 <__do_global_dtors_aux>:
 80071e4:	b510      	push	{r4, lr}
 80071e6:	4c05      	ldr	r4, [pc, #20]	; (80071fc <__do_global_dtors_aux+0x18>)
 80071e8:	7823      	ldrb	r3, [r4, #0]
 80071ea:	b933      	cbnz	r3, 80071fa <__do_global_dtors_aux+0x16>
 80071ec:	4b04      	ldr	r3, [pc, #16]	; (8007200 <__do_global_dtors_aux+0x1c>)
 80071ee:	b113      	cbz	r3, 80071f6 <__do_global_dtors_aux+0x12>
 80071f0:	4804      	ldr	r0, [pc, #16]	; (8007204 <__do_global_dtors_aux+0x20>)
 80071f2:	f3af 8000 	nop.w
 80071f6:	2301      	movs	r3, #1
 80071f8:	7023      	strb	r3, [r4, #0]
 80071fa:	bd10      	pop	{r4, pc}
 80071fc:	2000000c 	.word	0x2000000c
 8007200:	00000000 	.word	0x00000000
 8007204:	080085d0 	.word	0x080085d0

08007208 <frame_dummy>:
 8007208:	b508      	push	{r3, lr}
 800720a:	4b03      	ldr	r3, [pc, #12]	; (8007218 <frame_dummy+0x10>)
 800720c:	b11b      	cbz	r3, 8007216 <frame_dummy+0xe>
 800720e:	4903      	ldr	r1, [pc, #12]	; (800721c <frame_dummy+0x14>)
 8007210:	4803      	ldr	r0, [pc, #12]	; (8007220 <frame_dummy+0x18>)
 8007212:	f3af 8000 	nop.w
 8007216:	bd08      	pop	{r3, pc}
 8007218:	00000000 	.word	0x00000000
 800721c:	20000010 	.word	0x20000010
 8007220:	080085d0 	.word	0x080085d0

08007224 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007228:	f000 f97a 	bl	8007520 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800722c:	f000 f816 	bl	800725c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007230:	f000 f880 	bl	8007334 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8007234:	f000 f854 	bl	80072e0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  __HAL_UART_ENABLE(&huart1);
 8007238:	4b06      	ldr	r3, [pc, #24]	; (8007254 <main+0x30>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	68da      	ldr	r2, [r3, #12]
 800723e:	4b05      	ldr	r3, [pc, #20]	; (8007254 <main+0x30>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007246:	60da      	str	r2, [r3, #12]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	HAL_UART_Transmit_IT(&huart1, (uint8_t*)"H", 1);
 8007248:	2201      	movs	r2, #1
 800724a:	4903      	ldr	r1, [pc, #12]	; (8007258 <main+0x34>)
 800724c:	4801      	ldr	r0, [pc, #4]	; (8007254 <main+0x30>)
 800724e:	f001 f8c0 	bl	80083d2 <HAL_UART_Transmit_IT>
 8007252:	e7f9      	b.n	8007248 <main+0x24>
 8007254:	20000028 	.word	0x20000028
 8007258:	080085e8 	.word	0x080085e8

0800725c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b090      	sub	sp, #64	; 0x40
 8007260:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007262:	f107 0318 	add.w	r3, r7, #24
 8007266:	2228      	movs	r2, #40	; 0x28
 8007268:	2100      	movs	r1, #0
 800726a:	4618      	mov	r0, r3
 800726c:	f001 f9a8 	bl	80085c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007270:	1d3b      	adds	r3, r7, #4
 8007272:	2200      	movs	r2, #0
 8007274:	601a      	str	r2, [r3, #0]
 8007276:	605a      	str	r2, [r3, #4]
 8007278:	609a      	str	r2, [r3, #8]
 800727a:	60da      	str	r2, [r3, #12]
 800727c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800727e:	2302      	movs	r3, #2
 8007280:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007282:	2301      	movs	r3, #1
 8007284:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007286:	2310      	movs	r3, #16
 8007288:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800728a:	2302      	movs	r3, #2
 800728c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800728e:	2300      	movs	r3, #0
 8007290:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8007292:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8007296:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007298:	f107 0318 	add.w	r3, r7, #24
 800729c:	4618      	mov	r0, r3
 800729e:	f000 fc31 	bl	8007b04 <HAL_RCC_OscConfig>
 80072a2:	4603      	mov	r3, r0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d001      	beq.n	80072ac <SystemClock_Config+0x50>
  {
    Error_Handler();
 80072a8:	f000 f85a 	bl	8007360 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80072ac:	230f      	movs	r3, #15
 80072ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80072b0:	2302      	movs	r3, #2
 80072b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80072b4:	2300      	movs	r3, #0
 80072b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80072b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80072be:	2300      	movs	r3, #0
 80072c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80072c2:	1d3b      	adds	r3, r7, #4
 80072c4:	2101      	movs	r1, #1
 80072c6:	4618      	mov	r0, r3
 80072c8:	f000 fe9c 	bl	8008004 <HAL_RCC_ClockConfig>
 80072cc:	4603      	mov	r3, r0
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d001      	beq.n	80072d6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80072d2:	f000 f845 	bl	8007360 <Error_Handler>
  }
}
 80072d6:	bf00      	nop
 80072d8:	3740      	adds	r7, #64	; 0x40
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
	...

080072e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80072e4:	4b11      	ldr	r3, [pc, #68]	; (800732c <MX_USART1_UART_Init+0x4c>)
 80072e6:	4a12      	ldr	r2, [pc, #72]	; (8007330 <MX_USART1_UART_Init+0x50>)
 80072e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80072ea:	4b10      	ldr	r3, [pc, #64]	; (800732c <MX_USART1_UART_Init+0x4c>)
 80072ec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80072f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80072f2:	4b0e      	ldr	r3, [pc, #56]	; (800732c <MX_USART1_UART_Init+0x4c>)
 80072f4:	2200      	movs	r2, #0
 80072f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80072f8:	4b0c      	ldr	r3, [pc, #48]	; (800732c <MX_USART1_UART_Init+0x4c>)
 80072fa:	2200      	movs	r2, #0
 80072fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80072fe:	4b0b      	ldr	r3, [pc, #44]	; (800732c <MX_USART1_UART_Init+0x4c>)
 8007300:	2200      	movs	r2, #0
 8007302:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007304:	4b09      	ldr	r3, [pc, #36]	; (800732c <MX_USART1_UART_Init+0x4c>)
 8007306:	220c      	movs	r2, #12
 8007308:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800730a:	4b08      	ldr	r3, [pc, #32]	; (800732c <MX_USART1_UART_Init+0x4c>)
 800730c:	2200      	movs	r2, #0
 800730e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007310:	4b06      	ldr	r3, [pc, #24]	; (800732c <MX_USART1_UART_Init+0x4c>)
 8007312:	2200      	movs	r2, #0
 8007314:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007316:	4805      	ldr	r0, [pc, #20]	; (800732c <MX_USART1_UART_Init+0x4c>)
 8007318:	f001 f80e 	bl	8008338 <HAL_UART_Init>
 800731c:	4603      	mov	r3, r0
 800731e:	2b00      	cmp	r3, #0
 8007320:	d001      	beq.n	8007326 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8007322:	f000 f81d 	bl	8007360 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8007326:	bf00      	nop
 8007328:	bd80      	pop	{r7, pc}
 800732a:	bf00      	nop
 800732c:	20000028 	.word	0x20000028
 8007330:	40013800 	.word	0x40013800

08007334 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800733a:	4b08      	ldr	r3, [pc, #32]	; (800735c <MX_GPIO_Init+0x28>)
 800733c:	699b      	ldr	r3, [r3, #24]
 800733e:	4a07      	ldr	r2, [pc, #28]	; (800735c <MX_GPIO_Init+0x28>)
 8007340:	f043 0304 	orr.w	r3, r3, #4
 8007344:	6193      	str	r3, [r2, #24]
 8007346:	4b05      	ldr	r3, [pc, #20]	; (800735c <MX_GPIO_Init+0x28>)
 8007348:	699b      	ldr	r3, [r3, #24]
 800734a:	f003 0304 	and.w	r3, r3, #4
 800734e:	607b      	str	r3, [r7, #4]
 8007350:	687b      	ldr	r3, [r7, #4]

}
 8007352:	bf00      	nop
 8007354:	370c      	adds	r7, #12
 8007356:	46bd      	mov	sp, r7
 8007358:	bc80      	pop	{r7}
 800735a:	4770      	bx	lr
 800735c:	40021000 	.word	0x40021000

08007360 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 1);
 8007364:	2201      	movs	r2, #1
 8007366:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800736a:	4803      	ldr	r0, [pc, #12]	; (8007378 <Error_Handler+0x18>)
 800736c:	f000 fbb2 	bl	8007ad4 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007370:	b672      	cpsid	i
}
 8007372:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007374:	e7fe      	b.n	8007374 <Error_Handler+0x14>
 8007376:	bf00      	nop
 8007378:	40010c00 	.word	0x40010c00

0800737c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800737c:	b480      	push	{r7}
 800737e:	b085      	sub	sp, #20
 8007380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8007382:	4b15      	ldr	r3, [pc, #84]	; (80073d8 <HAL_MspInit+0x5c>)
 8007384:	699b      	ldr	r3, [r3, #24]
 8007386:	4a14      	ldr	r2, [pc, #80]	; (80073d8 <HAL_MspInit+0x5c>)
 8007388:	f043 0301 	orr.w	r3, r3, #1
 800738c:	6193      	str	r3, [r2, #24]
 800738e:	4b12      	ldr	r3, [pc, #72]	; (80073d8 <HAL_MspInit+0x5c>)
 8007390:	699b      	ldr	r3, [r3, #24]
 8007392:	f003 0301 	and.w	r3, r3, #1
 8007396:	60bb      	str	r3, [r7, #8]
 8007398:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800739a:	4b0f      	ldr	r3, [pc, #60]	; (80073d8 <HAL_MspInit+0x5c>)
 800739c:	69db      	ldr	r3, [r3, #28]
 800739e:	4a0e      	ldr	r2, [pc, #56]	; (80073d8 <HAL_MspInit+0x5c>)
 80073a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073a4:	61d3      	str	r3, [r2, #28]
 80073a6:	4b0c      	ldr	r3, [pc, #48]	; (80073d8 <HAL_MspInit+0x5c>)
 80073a8:	69db      	ldr	r3, [r3, #28]
 80073aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073ae:	607b      	str	r3, [r7, #4]
 80073b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80073b2:	4b0a      	ldr	r3, [pc, #40]	; (80073dc <HAL_MspInit+0x60>)
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	60fb      	str	r3, [r7, #12]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80073be:	60fb      	str	r3, [r7, #12]
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80073c6:	60fb      	str	r3, [r7, #12]
 80073c8:	4a04      	ldr	r2, [pc, #16]	; (80073dc <HAL_MspInit+0x60>)
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80073ce:	bf00      	nop
 80073d0:	3714      	adds	r7, #20
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bc80      	pop	{r7}
 80073d6:	4770      	bx	lr
 80073d8:	40021000 	.word	0x40021000
 80073dc:	40010000 	.word	0x40010000

080073e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b088      	sub	sp, #32
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073e8:	f107 0310 	add.w	r3, r7, #16
 80073ec:	2200      	movs	r2, #0
 80073ee:	601a      	str	r2, [r3, #0]
 80073f0:	605a      	str	r2, [r3, #4]
 80073f2:	609a      	str	r2, [r3, #8]
 80073f4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a1c      	ldr	r2, [pc, #112]	; (800746c <HAL_UART_MspInit+0x8c>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d131      	bne.n	8007464 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007400:	4b1b      	ldr	r3, [pc, #108]	; (8007470 <HAL_UART_MspInit+0x90>)
 8007402:	699b      	ldr	r3, [r3, #24]
 8007404:	4a1a      	ldr	r2, [pc, #104]	; (8007470 <HAL_UART_MspInit+0x90>)
 8007406:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800740a:	6193      	str	r3, [r2, #24]
 800740c:	4b18      	ldr	r3, [pc, #96]	; (8007470 <HAL_UART_MspInit+0x90>)
 800740e:	699b      	ldr	r3, [r3, #24]
 8007410:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007414:	60fb      	str	r3, [r7, #12]
 8007416:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007418:	4b15      	ldr	r3, [pc, #84]	; (8007470 <HAL_UART_MspInit+0x90>)
 800741a:	699b      	ldr	r3, [r3, #24]
 800741c:	4a14      	ldr	r2, [pc, #80]	; (8007470 <HAL_UART_MspInit+0x90>)
 800741e:	f043 0304 	orr.w	r3, r3, #4
 8007422:	6193      	str	r3, [r2, #24]
 8007424:	4b12      	ldr	r3, [pc, #72]	; (8007470 <HAL_UART_MspInit+0x90>)
 8007426:	699b      	ldr	r3, [r3, #24]
 8007428:	f003 0304 	and.w	r3, r3, #4
 800742c:	60bb      	str	r3, [r7, #8]
 800742e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8007430:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007434:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007436:	2302      	movs	r3, #2
 8007438:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800743a:	2303      	movs	r3, #3
 800743c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800743e:	f107 0310 	add.w	r3, r7, #16
 8007442:	4619      	mov	r1, r3
 8007444:	480b      	ldr	r0, [pc, #44]	; (8007474 <HAL_UART_MspInit+0x94>)
 8007446:	f000 f9b1 	bl	80077ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800744a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800744e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007450:	2300      	movs	r3, #0
 8007452:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007454:	2300      	movs	r3, #0
 8007456:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007458:	f107 0310 	add.w	r3, r7, #16
 800745c:	4619      	mov	r1, r3
 800745e:	4805      	ldr	r0, [pc, #20]	; (8007474 <HAL_UART_MspInit+0x94>)
 8007460:	f000 f9a4 	bl	80077ac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8007464:	bf00      	nop
 8007466:	3720      	adds	r7, #32
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}
 800746c:	40013800 	.word	0x40013800
 8007470:	40021000 	.word	0x40021000
 8007474:	40010800 	.word	0x40010800

08007478 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007478:	b480      	push	{r7}
 800747a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800747c:	e7fe      	b.n	800747c <NMI_Handler+0x4>

0800747e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800747e:	b480      	push	{r7}
 8007480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007482:	e7fe      	b.n	8007482 <HardFault_Handler+0x4>

08007484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007484:	b480      	push	{r7}
 8007486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007488:	e7fe      	b.n	8007488 <MemManage_Handler+0x4>

0800748a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800748a:	b480      	push	{r7}
 800748c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800748e:	e7fe      	b.n	800748e <BusFault_Handler+0x4>

08007490 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007490:	b480      	push	{r7}
 8007492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007494:	e7fe      	b.n	8007494 <UsageFault_Handler+0x4>

08007496 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007496:	b480      	push	{r7}
 8007498:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800749a:	bf00      	nop
 800749c:	46bd      	mov	sp, r7
 800749e:	bc80      	pop	{r7}
 80074a0:	4770      	bx	lr

080074a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80074a2:	b480      	push	{r7}
 80074a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80074a6:	bf00      	nop
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bc80      	pop	{r7}
 80074ac:	4770      	bx	lr

080074ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80074ae:	b480      	push	{r7}
 80074b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80074b2:	bf00      	nop
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bc80      	pop	{r7}
 80074b8:	4770      	bx	lr

080074ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80074ba:	b580      	push	{r7, lr}
 80074bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80074be:	f000 f875 	bl	80075ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80074c2:	bf00      	nop
 80074c4:	bd80      	pop	{r7, pc}

080074c6 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80074c6:	b480      	push	{r7}
 80074c8:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80074ca:	bf00      	nop
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bc80      	pop	{r7}
 80074d0:	4770      	bx	lr
	...

080074d4 <Reset_Handler>:
 80074d4:	480c      	ldr	r0, [pc, #48]	; (8007508 <LoopFillZerobss+0x12>)
 80074d6:	490d      	ldr	r1, [pc, #52]	; (800750c <LoopFillZerobss+0x16>)
 80074d8:	4a0d      	ldr	r2, [pc, #52]	; (8007510 <LoopFillZerobss+0x1a>)
 80074da:	2300      	movs	r3, #0
 80074dc:	e002      	b.n	80074e4 <LoopCopyDataInit>

080074de <CopyDataInit>:
 80074de:	58d4      	ldr	r4, [r2, r3]
 80074e0:	50c4      	str	r4, [r0, r3]
 80074e2:	3304      	adds	r3, #4

080074e4 <LoopCopyDataInit>:
 80074e4:	18c4      	adds	r4, r0, r3
 80074e6:	428c      	cmp	r4, r1
 80074e8:	d3f9      	bcc.n	80074de <CopyDataInit>
 80074ea:	4a0a      	ldr	r2, [pc, #40]	; (8007514 <LoopFillZerobss+0x1e>)
 80074ec:	4c0a      	ldr	r4, [pc, #40]	; (8007518 <LoopFillZerobss+0x22>)
 80074ee:	2300      	movs	r3, #0
 80074f0:	e001      	b.n	80074f6 <LoopFillZerobss>

080074f2 <FillZerobss>:
 80074f2:	6013      	str	r3, [r2, #0]
 80074f4:	3204      	adds	r2, #4

080074f6 <LoopFillZerobss>:
 80074f6:	42a2      	cmp	r2, r4
 80074f8:	d3fb      	bcc.n	80074f2 <FillZerobss>
 80074fa:	f7ff ffe4 	bl	80074c6 <SystemInit>
 80074fe:	f001 f83b 	bl	8008578 <__libc_init_array>
 8007502:	f7ff fe8f 	bl	8007224 <main>
 8007506:	4770      	bx	lr
 8007508:	20000000 	.word	0x20000000
 800750c:	2000000c 	.word	0x2000000c
 8007510:	0800861c 	.word	0x0800861c
 8007514:	2000000c 	.word	0x2000000c
 8007518:	20000070 	.word	0x20000070

0800751c <ADC1_2_IRQHandler>:
 800751c:	e7fe      	b.n	800751c <ADC1_2_IRQHandler>
	...

08007520 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007524:	4b08      	ldr	r3, [pc, #32]	; (8007548 <HAL_Init+0x28>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a07      	ldr	r2, [pc, #28]	; (8007548 <HAL_Init+0x28>)
 800752a:	f043 0310 	orr.w	r3, r3, #16
 800752e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007530:	2003      	movs	r0, #3
 8007532:	f000 f907 	bl	8007744 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007536:	200f      	movs	r0, #15
 8007538:	f000 f808 	bl	800754c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800753c:	f7ff ff1e 	bl	800737c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007540:	2300      	movs	r3, #0
}
 8007542:	4618      	mov	r0, r3
 8007544:	bd80      	pop	{r7, pc}
 8007546:	bf00      	nop
 8007548:	40022000 	.word	0x40022000

0800754c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007554:	4b12      	ldr	r3, [pc, #72]	; (80075a0 <HAL_InitTick+0x54>)
 8007556:	681a      	ldr	r2, [r3, #0]
 8007558:	4b12      	ldr	r3, [pc, #72]	; (80075a4 <HAL_InitTick+0x58>)
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	4619      	mov	r1, r3
 800755e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007562:	fbb3 f3f1 	udiv	r3, r3, r1
 8007566:	fbb2 f3f3 	udiv	r3, r2, r3
 800756a:	4618      	mov	r0, r3
 800756c:	f000 f911 	bl	8007792 <HAL_SYSTICK_Config>
 8007570:	4603      	mov	r3, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	d001      	beq.n	800757a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007576:	2301      	movs	r3, #1
 8007578:	e00e      	b.n	8007598 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2b0f      	cmp	r3, #15
 800757e:	d80a      	bhi.n	8007596 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007580:	2200      	movs	r2, #0
 8007582:	6879      	ldr	r1, [r7, #4]
 8007584:	f04f 30ff 	mov.w	r0, #4294967295
 8007588:	f000 f8e7 	bl	800775a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800758c:	4a06      	ldr	r2, [pc, #24]	; (80075a8 <HAL_InitTick+0x5c>)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007592:	2300      	movs	r3, #0
 8007594:	e000      	b.n	8007598 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007596:	2301      	movs	r3, #1
}
 8007598:	4618      	mov	r0, r3
 800759a:	3708      	adds	r7, #8
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}
 80075a0:	20000000 	.word	0x20000000
 80075a4:	20000008 	.word	0x20000008
 80075a8:	20000004 	.word	0x20000004

080075ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80075ac:	b480      	push	{r7}
 80075ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80075b0:	4b05      	ldr	r3, [pc, #20]	; (80075c8 <HAL_IncTick+0x1c>)
 80075b2:	781b      	ldrb	r3, [r3, #0]
 80075b4:	461a      	mov	r2, r3
 80075b6:	4b05      	ldr	r3, [pc, #20]	; (80075cc <HAL_IncTick+0x20>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4413      	add	r3, r2
 80075bc:	4a03      	ldr	r2, [pc, #12]	; (80075cc <HAL_IncTick+0x20>)
 80075be:	6013      	str	r3, [r2, #0]
}
 80075c0:	bf00      	nop
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bc80      	pop	{r7}
 80075c6:	4770      	bx	lr
 80075c8:	20000008 	.word	0x20000008
 80075cc:	2000006c 	.word	0x2000006c

080075d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80075d0:	b480      	push	{r7}
 80075d2:	af00      	add	r7, sp, #0
  return uwTick;
 80075d4:	4b02      	ldr	r3, [pc, #8]	; (80075e0 <HAL_GetTick+0x10>)
 80075d6:	681b      	ldr	r3, [r3, #0]
}
 80075d8:	4618      	mov	r0, r3
 80075da:	46bd      	mov	sp, r7
 80075dc:	bc80      	pop	{r7}
 80075de:	4770      	bx	lr
 80075e0:	2000006c 	.word	0x2000006c

080075e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b085      	sub	sp, #20
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f003 0307 	and.w	r3, r3, #7
 80075f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80075f4:	4b0c      	ldr	r3, [pc, #48]	; (8007628 <__NVIC_SetPriorityGrouping+0x44>)
 80075f6:	68db      	ldr	r3, [r3, #12]
 80075f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80075fa:	68ba      	ldr	r2, [r7, #8]
 80075fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007600:	4013      	ands	r3, r2
 8007602:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800760c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007610:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007614:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007616:	4a04      	ldr	r2, [pc, #16]	; (8007628 <__NVIC_SetPriorityGrouping+0x44>)
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	60d3      	str	r3, [r2, #12]
}
 800761c:	bf00      	nop
 800761e:	3714      	adds	r7, #20
 8007620:	46bd      	mov	sp, r7
 8007622:	bc80      	pop	{r7}
 8007624:	4770      	bx	lr
 8007626:	bf00      	nop
 8007628:	e000ed00 	.word	0xe000ed00

0800762c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800762c:	b480      	push	{r7}
 800762e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007630:	4b04      	ldr	r3, [pc, #16]	; (8007644 <__NVIC_GetPriorityGrouping+0x18>)
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	0a1b      	lsrs	r3, r3, #8
 8007636:	f003 0307 	and.w	r3, r3, #7
}
 800763a:	4618      	mov	r0, r3
 800763c:	46bd      	mov	sp, r7
 800763e:	bc80      	pop	{r7}
 8007640:	4770      	bx	lr
 8007642:	bf00      	nop
 8007644:	e000ed00 	.word	0xe000ed00

08007648 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	4603      	mov	r3, r0
 8007650:	6039      	str	r1, [r7, #0]
 8007652:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007658:	2b00      	cmp	r3, #0
 800765a:	db0a      	blt.n	8007672 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	b2da      	uxtb	r2, r3
 8007660:	490c      	ldr	r1, [pc, #48]	; (8007694 <__NVIC_SetPriority+0x4c>)
 8007662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007666:	0112      	lsls	r2, r2, #4
 8007668:	b2d2      	uxtb	r2, r2
 800766a:	440b      	add	r3, r1
 800766c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007670:	e00a      	b.n	8007688 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	b2da      	uxtb	r2, r3
 8007676:	4908      	ldr	r1, [pc, #32]	; (8007698 <__NVIC_SetPriority+0x50>)
 8007678:	79fb      	ldrb	r3, [r7, #7]
 800767a:	f003 030f 	and.w	r3, r3, #15
 800767e:	3b04      	subs	r3, #4
 8007680:	0112      	lsls	r2, r2, #4
 8007682:	b2d2      	uxtb	r2, r2
 8007684:	440b      	add	r3, r1
 8007686:	761a      	strb	r2, [r3, #24]
}
 8007688:	bf00      	nop
 800768a:	370c      	adds	r7, #12
 800768c:	46bd      	mov	sp, r7
 800768e:	bc80      	pop	{r7}
 8007690:	4770      	bx	lr
 8007692:	bf00      	nop
 8007694:	e000e100 	.word	0xe000e100
 8007698:	e000ed00 	.word	0xe000ed00

0800769c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800769c:	b480      	push	{r7}
 800769e:	b089      	sub	sp, #36	; 0x24
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	60f8      	str	r0, [r7, #12]
 80076a4:	60b9      	str	r1, [r7, #8]
 80076a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f003 0307 	and.w	r3, r3, #7
 80076ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80076b0:	69fb      	ldr	r3, [r7, #28]
 80076b2:	f1c3 0307 	rsb	r3, r3, #7
 80076b6:	2b04      	cmp	r3, #4
 80076b8:	bf28      	it	cs
 80076ba:	2304      	movcs	r3, #4
 80076bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80076be:	69fb      	ldr	r3, [r7, #28]
 80076c0:	3304      	adds	r3, #4
 80076c2:	2b06      	cmp	r3, #6
 80076c4:	d902      	bls.n	80076cc <NVIC_EncodePriority+0x30>
 80076c6:	69fb      	ldr	r3, [r7, #28]
 80076c8:	3b03      	subs	r3, #3
 80076ca:	e000      	b.n	80076ce <NVIC_EncodePriority+0x32>
 80076cc:	2300      	movs	r3, #0
 80076ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80076d0:	f04f 32ff 	mov.w	r2, #4294967295
 80076d4:	69bb      	ldr	r3, [r7, #24]
 80076d6:	fa02 f303 	lsl.w	r3, r2, r3
 80076da:	43da      	mvns	r2, r3
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	401a      	ands	r2, r3
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80076e4:	f04f 31ff 	mov.w	r1, #4294967295
 80076e8:	697b      	ldr	r3, [r7, #20]
 80076ea:	fa01 f303 	lsl.w	r3, r1, r3
 80076ee:	43d9      	mvns	r1, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80076f4:	4313      	orrs	r3, r2
         );
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	3724      	adds	r7, #36	; 0x24
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bc80      	pop	{r7}
 80076fe:	4770      	bx	lr

08007700 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b082      	sub	sp, #8
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	3b01      	subs	r3, #1
 800770c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007710:	d301      	bcc.n	8007716 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007712:	2301      	movs	r3, #1
 8007714:	e00f      	b.n	8007736 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007716:	4a0a      	ldr	r2, [pc, #40]	; (8007740 <SysTick_Config+0x40>)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	3b01      	subs	r3, #1
 800771c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800771e:	210f      	movs	r1, #15
 8007720:	f04f 30ff 	mov.w	r0, #4294967295
 8007724:	f7ff ff90 	bl	8007648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007728:	4b05      	ldr	r3, [pc, #20]	; (8007740 <SysTick_Config+0x40>)
 800772a:	2200      	movs	r2, #0
 800772c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800772e:	4b04      	ldr	r3, [pc, #16]	; (8007740 <SysTick_Config+0x40>)
 8007730:	2207      	movs	r2, #7
 8007732:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007734:	2300      	movs	r3, #0
}
 8007736:	4618      	mov	r0, r3
 8007738:	3708      	adds	r7, #8
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
 800773e:	bf00      	nop
 8007740:	e000e010 	.word	0xe000e010

08007744 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b082      	sub	sp, #8
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f7ff ff49 	bl	80075e4 <__NVIC_SetPriorityGrouping>
}
 8007752:	bf00      	nop
 8007754:	3708      	adds	r7, #8
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}

0800775a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800775a:	b580      	push	{r7, lr}
 800775c:	b086      	sub	sp, #24
 800775e:	af00      	add	r7, sp, #0
 8007760:	4603      	mov	r3, r0
 8007762:	60b9      	str	r1, [r7, #8]
 8007764:	607a      	str	r2, [r7, #4]
 8007766:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007768:	2300      	movs	r3, #0
 800776a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800776c:	f7ff ff5e 	bl	800762c <__NVIC_GetPriorityGrouping>
 8007770:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007772:	687a      	ldr	r2, [r7, #4]
 8007774:	68b9      	ldr	r1, [r7, #8]
 8007776:	6978      	ldr	r0, [r7, #20]
 8007778:	f7ff ff90 	bl	800769c <NVIC_EncodePriority>
 800777c:	4602      	mov	r2, r0
 800777e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007782:	4611      	mov	r1, r2
 8007784:	4618      	mov	r0, r3
 8007786:	f7ff ff5f 	bl	8007648 <__NVIC_SetPriority>
}
 800778a:	bf00      	nop
 800778c:	3718      	adds	r7, #24
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}

08007792 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007792:	b580      	push	{r7, lr}
 8007794:	b082      	sub	sp, #8
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f7ff ffb0 	bl	8007700 <SysTick_Config>
 80077a0:	4603      	mov	r3, r0
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3708      	adds	r7, #8
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
	...

080077ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b08b      	sub	sp, #44	; 0x2c
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80077b6:	2300      	movs	r3, #0
 80077b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80077ba:	2300      	movs	r3, #0
 80077bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80077be:	e179      	b.n	8007ab4 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80077c0:	2201      	movs	r2, #1
 80077c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c4:	fa02 f303 	lsl.w	r3, r2, r3
 80077c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	69fa      	ldr	r2, [r7, #28]
 80077d0:	4013      	ands	r3, r2
 80077d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80077d4:	69ba      	ldr	r2, [r7, #24]
 80077d6:	69fb      	ldr	r3, [r7, #28]
 80077d8:	429a      	cmp	r2, r3
 80077da:	f040 8168 	bne.w	8007aae <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	4aa0      	ldr	r2, [pc, #640]	; (8007a64 <HAL_GPIO_Init+0x2b8>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d05e      	beq.n	80078a6 <HAL_GPIO_Init+0xfa>
 80077e8:	4a9e      	ldr	r2, [pc, #632]	; (8007a64 <HAL_GPIO_Init+0x2b8>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d875      	bhi.n	80078da <HAL_GPIO_Init+0x12e>
 80077ee:	4a9e      	ldr	r2, [pc, #632]	; (8007a68 <HAL_GPIO_Init+0x2bc>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d058      	beq.n	80078a6 <HAL_GPIO_Init+0xfa>
 80077f4:	4a9c      	ldr	r2, [pc, #624]	; (8007a68 <HAL_GPIO_Init+0x2bc>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d86f      	bhi.n	80078da <HAL_GPIO_Init+0x12e>
 80077fa:	4a9c      	ldr	r2, [pc, #624]	; (8007a6c <HAL_GPIO_Init+0x2c0>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d052      	beq.n	80078a6 <HAL_GPIO_Init+0xfa>
 8007800:	4a9a      	ldr	r2, [pc, #616]	; (8007a6c <HAL_GPIO_Init+0x2c0>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d869      	bhi.n	80078da <HAL_GPIO_Init+0x12e>
 8007806:	4a9a      	ldr	r2, [pc, #616]	; (8007a70 <HAL_GPIO_Init+0x2c4>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d04c      	beq.n	80078a6 <HAL_GPIO_Init+0xfa>
 800780c:	4a98      	ldr	r2, [pc, #608]	; (8007a70 <HAL_GPIO_Init+0x2c4>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d863      	bhi.n	80078da <HAL_GPIO_Init+0x12e>
 8007812:	4a98      	ldr	r2, [pc, #608]	; (8007a74 <HAL_GPIO_Init+0x2c8>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d046      	beq.n	80078a6 <HAL_GPIO_Init+0xfa>
 8007818:	4a96      	ldr	r2, [pc, #600]	; (8007a74 <HAL_GPIO_Init+0x2c8>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d85d      	bhi.n	80078da <HAL_GPIO_Init+0x12e>
 800781e:	2b12      	cmp	r3, #18
 8007820:	d82a      	bhi.n	8007878 <HAL_GPIO_Init+0xcc>
 8007822:	2b12      	cmp	r3, #18
 8007824:	d859      	bhi.n	80078da <HAL_GPIO_Init+0x12e>
 8007826:	a201      	add	r2, pc, #4	; (adr r2, 800782c <HAL_GPIO_Init+0x80>)
 8007828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800782c:	080078a7 	.word	0x080078a7
 8007830:	08007881 	.word	0x08007881
 8007834:	08007893 	.word	0x08007893
 8007838:	080078d5 	.word	0x080078d5
 800783c:	080078db 	.word	0x080078db
 8007840:	080078db 	.word	0x080078db
 8007844:	080078db 	.word	0x080078db
 8007848:	080078db 	.word	0x080078db
 800784c:	080078db 	.word	0x080078db
 8007850:	080078db 	.word	0x080078db
 8007854:	080078db 	.word	0x080078db
 8007858:	080078db 	.word	0x080078db
 800785c:	080078db 	.word	0x080078db
 8007860:	080078db 	.word	0x080078db
 8007864:	080078db 	.word	0x080078db
 8007868:	080078db 	.word	0x080078db
 800786c:	080078db 	.word	0x080078db
 8007870:	08007889 	.word	0x08007889
 8007874:	0800789d 	.word	0x0800789d
 8007878:	4a7f      	ldr	r2, [pc, #508]	; (8007a78 <HAL_GPIO_Init+0x2cc>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d013      	beq.n	80078a6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800787e:	e02c      	b.n	80078da <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	68db      	ldr	r3, [r3, #12]
 8007884:	623b      	str	r3, [r7, #32]
          break;
 8007886:	e029      	b.n	80078dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	3304      	adds	r3, #4
 800788e:	623b      	str	r3, [r7, #32]
          break;
 8007890:	e024      	b.n	80078dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	68db      	ldr	r3, [r3, #12]
 8007896:	3308      	adds	r3, #8
 8007898:	623b      	str	r3, [r7, #32]
          break;
 800789a:	e01f      	b.n	80078dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	330c      	adds	r3, #12
 80078a2:	623b      	str	r3, [r7, #32]
          break;
 80078a4:	e01a      	b.n	80078dc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d102      	bne.n	80078b4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80078ae:	2304      	movs	r3, #4
 80078b0:	623b      	str	r3, [r7, #32]
          break;
 80078b2:	e013      	b.n	80078dc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	d105      	bne.n	80078c8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80078bc:	2308      	movs	r3, #8
 80078be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	69fa      	ldr	r2, [r7, #28]
 80078c4:	611a      	str	r2, [r3, #16]
          break;
 80078c6:	e009      	b.n	80078dc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80078c8:	2308      	movs	r3, #8
 80078ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	69fa      	ldr	r2, [r7, #28]
 80078d0:	615a      	str	r2, [r3, #20]
          break;
 80078d2:	e003      	b.n	80078dc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80078d4:	2300      	movs	r3, #0
 80078d6:	623b      	str	r3, [r7, #32]
          break;
 80078d8:	e000      	b.n	80078dc <HAL_GPIO_Init+0x130>
          break;
 80078da:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80078dc:	69bb      	ldr	r3, [r7, #24]
 80078de:	2bff      	cmp	r3, #255	; 0xff
 80078e0:	d801      	bhi.n	80078e6 <HAL_GPIO_Init+0x13a>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	e001      	b.n	80078ea <HAL_GPIO_Init+0x13e>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	3304      	adds	r3, #4
 80078ea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80078ec:	69bb      	ldr	r3, [r7, #24]
 80078ee:	2bff      	cmp	r3, #255	; 0xff
 80078f0:	d802      	bhi.n	80078f8 <HAL_GPIO_Init+0x14c>
 80078f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f4:	009b      	lsls	r3, r3, #2
 80078f6:	e002      	b.n	80078fe <HAL_GPIO_Init+0x152>
 80078f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078fa:	3b08      	subs	r3, #8
 80078fc:	009b      	lsls	r3, r3, #2
 80078fe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8007900:	697b      	ldr	r3, [r7, #20]
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	210f      	movs	r1, #15
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	fa01 f303 	lsl.w	r3, r1, r3
 800790c:	43db      	mvns	r3, r3
 800790e:	401a      	ands	r2, r3
 8007910:	6a39      	ldr	r1, [r7, #32]
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	fa01 f303 	lsl.w	r3, r1, r3
 8007918:	431a      	orrs	r2, r3
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007926:	2b00      	cmp	r3, #0
 8007928:	f000 80c1 	beq.w	8007aae <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800792c:	4b53      	ldr	r3, [pc, #332]	; (8007a7c <HAL_GPIO_Init+0x2d0>)
 800792e:	699b      	ldr	r3, [r3, #24]
 8007930:	4a52      	ldr	r2, [pc, #328]	; (8007a7c <HAL_GPIO_Init+0x2d0>)
 8007932:	f043 0301 	orr.w	r3, r3, #1
 8007936:	6193      	str	r3, [r2, #24]
 8007938:	4b50      	ldr	r3, [pc, #320]	; (8007a7c <HAL_GPIO_Init+0x2d0>)
 800793a:	699b      	ldr	r3, [r3, #24]
 800793c:	f003 0301 	and.w	r3, r3, #1
 8007940:	60bb      	str	r3, [r7, #8]
 8007942:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8007944:	4a4e      	ldr	r2, [pc, #312]	; (8007a80 <HAL_GPIO_Init+0x2d4>)
 8007946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007948:	089b      	lsrs	r3, r3, #2
 800794a:	3302      	adds	r3, #2
 800794c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007950:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8007952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007954:	f003 0303 	and.w	r3, r3, #3
 8007958:	009b      	lsls	r3, r3, #2
 800795a:	220f      	movs	r2, #15
 800795c:	fa02 f303 	lsl.w	r3, r2, r3
 8007960:	43db      	mvns	r3, r3
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	4013      	ands	r3, r2
 8007966:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	4a46      	ldr	r2, [pc, #280]	; (8007a84 <HAL_GPIO_Init+0x2d8>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d01f      	beq.n	80079b0 <HAL_GPIO_Init+0x204>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	4a45      	ldr	r2, [pc, #276]	; (8007a88 <HAL_GPIO_Init+0x2dc>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d019      	beq.n	80079ac <HAL_GPIO_Init+0x200>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	4a44      	ldr	r2, [pc, #272]	; (8007a8c <HAL_GPIO_Init+0x2e0>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d013      	beq.n	80079a8 <HAL_GPIO_Init+0x1fc>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	4a43      	ldr	r2, [pc, #268]	; (8007a90 <HAL_GPIO_Init+0x2e4>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d00d      	beq.n	80079a4 <HAL_GPIO_Init+0x1f8>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	4a42      	ldr	r2, [pc, #264]	; (8007a94 <HAL_GPIO_Init+0x2e8>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d007      	beq.n	80079a0 <HAL_GPIO_Init+0x1f4>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	4a41      	ldr	r2, [pc, #260]	; (8007a98 <HAL_GPIO_Init+0x2ec>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d101      	bne.n	800799c <HAL_GPIO_Init+0x1f0>
 8007998:	2305      	movs	r3, #5
 800799a:	e00a      	b.n	80079b2 <HAL_GPIO_Init+0x206>
 800799c:	2306      	movs	r3, #6
 800799e:	e008      	b.n	80079b2 <HAL_GPIO_Init+0x206>
 80079a0:	2304      	movs	r3, #4
 80079a2:	e006      	b.n	80079b2 <HAL_GPIO_Init+0x206>
 80079a4:	2303      	movs	r3, #3
 80079a6:	e004      	b.n	80079b2 <HAL_GPIO_Init+0x206>
 80079a8:	2302      	movs	r3, #2
 80079aa:	e002      	b.n	80079b2 <HAL_GPIO_Init+0x206>
 80079ac:	2301      	movs	r3, #1
 80079ae:	e000      	b.n	80079b2 <HAL_GPIO_Init+0x206>
 80079b0:	2300      	movs	r3, #0
 80079b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079b4:	f002 0203 	and.w	r2, r2, #3
 80079b8:	0092      	lsls	r2, r2, #2
 80079ba:	4093      	lsls	r3, r2
 80079bc:	68fa      	ldr	r2, [r7, #12]
 80079be:	4313      	orrs	r3, r2
 80079c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80079c2:	492f      	ldr	r1, [pc, #188]	; (8007a80 <HAL_GPIO_Init+0x2d4>)
 80079c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c6:	089b      	lsrs	r3, r3, #2
 80079c8:	3302      	adds	r3, #2
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d006      	beq.n	80079ea <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80079dc:	4b2f      	ldr	r3, [pc, #188]	; (8007a9c <HAL_GPIO_Init+0x2f0>)
 80079de:	681a      	ldr	r2, [r3, #0]
 80079e0:	492e      	ldr	r1, [pc, #184]	; (8007a9c <HAL_GPIO_Init+0x2f0>)
 80079e2:	69bb      	ldr	r3, [r7, #24]
 80079e4:	4313      	orrs	r3, r2
 80079e6:	600b      	str	r3, [r1, #0]
 80079e8:	e006      	b.n	80079f8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80079ea:	4b2c      	ldr	r3, [pc, #176]	; (8007a9c <HAL_GPIO_Init+0x2f0>)
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	69bb      	ldr	r3, [r7, #24]
 80079f0:	43db      	mvns	r3, r3
 80079f2:	492a      	ldr	r1, [pc, #168]	; (8007a9c <HAL_GPIO_Init+0x2f0>)
 80079f4:	4013      	ands	r3, r2
 80079f6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d006      	beq.n	8007a12 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8007a04:	4b25      	ldr	r3, [pc, #148]	; (8007a9c <HAL_GPIO_Init+0x2f0>)
 8007a06:	685a      	ldr	r2, [r3, #4]
 8007a08:	4924      	ldr	r1, [pc, #144]	; (8007a9c <HAL_GPIO_Init+0x2f0>)
 8007a0a:	69bb      	ldr	r3, [r7, #24]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	604b      	str	r3, [r1, #4]
 8007a10:	e006      	b.n	8007a20 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8007a12:	4b22      	ldr	r3, [pc, #136]	; (8007a9c <HAL_GPIO_Init+0x2f0>)
 8007a14:	685a      	ldr	r2, [r3, #4]
 8007a16:	69bb      	ldr	r3, [r7, #24]
 8007a18:	43db      	mvns	r3, r3
 8007a1a:	4920      	ldr	r1, [pc, #128]	; (8007a9c <HAL_GPIO_Init+0x2f0>)
 8007a1c:	4013      	ands	r3, r2
 8007a1e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d006      	beq.n	8007a3a <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8007a2c:	4b1b      	ldr	r3, [pc, #108]	; (8007a9c <HAL_GPIO_Init+0x2f0>)
 8007a2e:	689a      	ldr	r2, [r3, #8]
 8007a30:	491a      	ldr	r1, [pc, #104]	; (8007a9c <HAL_GPIO_Init+0x2f0>)
 8007a32:	69bb      	ldr	r3, [r7, #24]
 8007a34:	4313      	orrs	r3, r2
 8007a36:	608b      	str	r3, [r1, #8]
 8007a38:	e006      	b.n	8007a48 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8007a3a:	4b18      	ldr	r3, [pc, #96]	; (8007a9c <HAL_GPIO_Init+0x2f0>)
 8007a3c:	689a      	ldr	r2, [r3, #8]
 8007a3e:	69bb      	ldr	r3, [r7, #24]
 8007a40:	43db      	mvns	r3, r3
 8007a42:	4916      	ldr	r1, [pc, #88]	; (8007a9c <HAL_GPIO_Init+0x2f0>)
 8007a44:	4013      	ands	r3, r2
 8007a46:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d025      	beq.n	8007aa0 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8007a54:	4b11      	ldr	r3, [pc, #68]	; (8007a9c <HAL_GPIO_Init+0x2f0>)
 8007a56:	68da      	ldr	r2, [r3, #12]
 8007a58:	4910      	ldr	r1, [pc, #64]	; (8007a9c <HAL_GPIO_Init+0x2f0>)
 8007a5a:	69bb      	ldr	r3, [r7, #24]
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	60cb      	str	r3, [r1, #12]
 8007a60:	e025      	b.n	8007aae <HAL_GPIO_Init+0x302>
 8007a62:	bf00      	nop
 8007a64:	10320000 	.word	0x10320000
 8007a68:	10310000 	.word	0x10310000
 8007a6c:	10220000 	.word	0x10220000
 8007a70:	10210000 	.word	0x10210000
 8007a74:	10120000 	.word	0x10120000
 8007a78:	10110000 	.word	0x10110000
 8007a7c:	40021000 	.word	0x40021000
 8007a80:	40010000 	.word	0x40010000
 8007a84:	40010800 	.word	0x40010800
 8007a88:	40010c00 	.word	0x40010c00
 8007a8c:	40011000 	.word	0x40011000
 8007a90:	40011400 	.word	0x40011400
 8007a94:	40011800 	.word	0x40011800
 8007a98:	40011c00 	.word	0x40011c00
 8007a9c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8007aa0:	4b0b      	ldr	r3, [pc, #44]	; (8007ad0 <HAL_GPIO_Init+0x324>)
 8007aa2:	68da      	ldr	r2, [r3, #12]
 8007aa4:	69bb      	ldr	r3, [r7, #24]
 8007aa6:	43db      	mvns	r3, r3
 8007aa8:	4909      	ldr	r1, [pc, #36]	; (8007ad0 <HAL_GPIO_Init+0x324>)
 8007aaa:	4013      	ands	r3, r2
 8007aac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8007aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aba:	fa22 f303 	lsr.w	r3, r2, r3
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	f47f ae7e 	bne.w	80077c0 <HAL_GPIO_Init+0x14>
  }
}
 8007ac4:	bf00      	nop
 8007ac6:	bf00      	nop
 8007ac8:	372c      	adds	r7, #44	; 0x2c
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bc80      	pop	{r7}
 8007ace:	4770      	bx	lr
 8007ad0:	40010400 	.word	0x40010400

08007ad4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	460b      	mov	r3, r1
 8007ade:	807b      	strh	r3, [r7, #2]
 8007ae0:	4613      	mov	r3, r2
 8007ae2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007ae4:	787b      	ldrb	r3, [r7, #1]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d003      	beq.n	8007af2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007aea:	887a      	ldrh	r2, [r7, #2]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8007af0:	e003      	b.n	8007afa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8007af2:	887b      	ldrh	r3, [r7, #2]
 8007af4:	041a      	lsls	r2, r3, #16
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	611a      	str	r2, [r3, #16]
}
 8007afa:	bf00      	nop
 8007afc:	370c      	adds	r7, #12
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bc80      	pop	{r7}
 8007b02:	4770      	bx	lr

08007b04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b086      	sub	sp, #24
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d101      	bne.n	8007b16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007b12:	2301      	movs	r3, #1
 8007b14:	e26c      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f003 0301 	and.w	r3, r3, #1
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	f000 8087 	beq.w	8007c32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007b24:	4b92      	ldr	r3, [pc, #584]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	f003 030c 	and.w	r3, r3, #12
 8007b2c:	2b04      	cmp	r3, #4
 8007b2e:	d00c      	beq.n	8007b4a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007b30:	4b8f      	ldr	r3, [pc, #572]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	f003 030c 	and.w	r3, r3, #12
 8007b38:	2b08      	cmp	r3, #8
 8007b3a:	d112      	bne.n	8007b62 <HAL_RCC_OscConfig+0x5e>
 8007b3c:	4b8c      	ldr	r3, [pc, #560]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b48:	d10b      	bne.n	8007b62 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b4a:	4b89      	ldr	r3, [pc, #548]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d06c      	beq.n	8007c30 <HAL_RCC_OscConfig+0x12c>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d168      	bne.n	8007c30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	e246      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	685b      	ldr	r3, [r3, #4]
 8007b66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b6a:	d106      	bne.n	8007b7a <HAL_RCC_OscConfig+0x76>
 8007b6c:	4b80      	ldr	r3, [pc, #512]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a7f      	ldr	r2, [pc, #508]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007b72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b76:	6013      	str	r3, [r2, #0]
 8007b78:	e02e      	b.n	8007bd8 <HAL_RCC_OscConfig+0xd4>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d10c      	bne.n	8007b9c <HAL_RCC_OscConfig+0x98>
 8007b82:	4b7b      	ldr	r3, [pc, #492]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a7a      	ldr	r2, [pc, #488]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007b88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b8c:	6013      	str	r3, [r2, #0]
 8007b8e:	4b78      	ldr	r3, [pc, #480]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a77      	ldr	r2, [pc, #476]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007b94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007b98:	6013      	str	r3, [r2, #0]
 8007b9a:	e01d      	b.n	8007bd8 <HAL_RCC_OscConfig+0xd4>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007ba4:	d10c      	bne.n	8007bc0 <HAL_RCC_OscConfig+0xbc>
 8007ba6:	4b72      	ldr	r3, [pc, #456]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	4a71      	ldr	r2, [pc, #452]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007bac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007bb0:	6013      	str	r3, [r2, #0]
 8007bb2:	4b6f      	ldr	r3, [pc, #444]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a6e      	ldr	r2, [pc, #440]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007bb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007bbc:	6013      	str	r3, [r2, #0]
 8007bbe:	e00b      	b.n	8007bd8 <HAL_RCC_OscConfig+0xd4>
 8007bc0:	4b6b      	ldr	r3, [pc, #428]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a6a      	ldr	r2, [pc, #424]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007bc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007bca:	6013      	str	r3, [r2, #0]
 8007bcc:	4b68      	ldr	r3, [pc, #416]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a67      	ldr	r2, [pc, #412]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007bd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007bd6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d013      	beq.n	8007c08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007be0:	f7ff fcf6 	bl	80075d0 <HAL_GetTick>
 8007be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007be6:	e008      	b.n	8007bfa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007be8:	f7ff fcf2 	bl	80075d0 <HAL_GetTick>
 8007bec:	4602      	mov	r2, r0
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	1ad3      	subs	r3, r2, r3
 8007bf2:	2b64      	cmp	r3, #100	; 0x64
 8007bf4:	d901      	bls.n	8007bfa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007bf6:	2303      	movs	r3, #3
 8007bf8:	e1fa      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bfa:	4b5d      	ldr	r3, [pc, #372]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d0f0      	beq.n	8007be8 <HAL_RCC_OscConfig+0xe4>
 8007c06:	e014      	b.n	8007c32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c08:	f7ff fce2 	bl	80075d0 <HAL_GetTick>
 8007c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007c0e:	e008      	b.n	8007c22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007c10:	f7ff fcde 	bl	80075d0 <HAL_GetTick>
 8007c14:	4602      	mov	r2, r0
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	1ad3      	subs	r3, r2, r3
 8007c1a:	2b64      	cmp	r3, #100	; 0x64
 8007c1c:	d901      	bls.n	8007c22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8007c1e:	2303      	movs	r3, #3
 8007c20:	e1e6      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007c22:	4b53      	ldr	r3, [pc, #332]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d1f0      	bne.n	8007c10 <HAL_RCC_OscConfig+0x10c>
 8007c2e:	e000      	b.n	8007c32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0302 	and.w	r3, r3, #2
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d063      	beq.n	8007d06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007c3e:	4b4c      	ldr	r3, [pc, #304]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	f003 030c 	and.w	r3, r3, #12
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00b      	beq.n	8007c62 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007c4a:	4b49      	ldr	r3, [pc, #292]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007c4c:	685b      	ldr	r3, [r3, #4]
 8007c4e:	f003 030c 	and.w	r3, r3, #12
 8007c52:	2b08      	cmp	r3, #8
 8007c54:	d11c      	bne.n	8007c90 <HAL_RCC_OscConfig+0x18c>
 8007c56:	4b46      	ldr	r3, [pc, #280]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d116      	bne.n	8007c90 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c62:	4b43      	ldr	r3, [pc, #268]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f003 0302 	and.w	r3, r3, #2
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d005      	beq.n	8007c7a <HAL_RCC_OscConfig+0x176>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	691b      	ldr	r3, [r3, #16]
 8007c72:	2b01      	cmp	r3, #1
 8007c74:	d001      	beq.n	8007c7a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007c76:	2301      	movs	r3, #1
 8007c78:	e1ba      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c7a:	4b3d      	ldr	r3, [pc, #244]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	695b      	ldr	r3, [r3, #20]
 8007c86:	00db      	lsls	r3, r3, #3
 8007c88:	4939      	ldr	r1, [pc, #228]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c8e:	e03a      	b.n	8007d06 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	691b      	ldr	r3, [r3, #16]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d020      	beq.n	8007cda <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007c98:	4b36      	ldr	r3, [pc, #216]	; (8007d74 <HAL_RCC_OscConfig+0x270>)
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c9e:	f7ff fc97 	bl	80075d0 <HAL_GetTick>
 8007ca2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ca4:	e008      	b.n	8007cb8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ca6:	f7ff fc93 	bl	80075d0 <HAL_GetTick>
 8007caa:	4602      	mov	r2, r0
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	1ad3      	subs	r3, r2, r3
 8007cb0:	2b02      	cmp	r3, #2
 8007cb2:	d901      	bls.n	8007cb8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007cb4:	2303      	movs	r3, #3
 8007cb6:	e19b      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007cb8:	4b2d      	ldr	r3, [pc, #180]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f003 0302 	and.w	r3, r3, #2
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d0f0      	beq.n	8007ca6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007cc4:	4b2a      	ldr	r3, [pc, #168]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	695b      	ldr	r3, [r3, #20]
 8007cd0:	00db      	lsls	r3, r3, #3
 8007cd2:	4927      	ldr	r1, [pc, #156]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	600b      	str	r3, [r1, #0]
 8007cd8:	e015      	b.n	8007d06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007cda:	4b26      	ldr	r3, [pc, #152]	; (8007d74 <HAL_RCC_OscConfig+0x270>)
 8007cdc:	2200      	movs	r2, #0
 8007cde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ce0:	f7ff fc76 	bl	80075d0 <HAL_GetTick>
 8007ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ce6:	e008      	b.n	8007cfa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ce8:	f7ff fc72 	bl	80075d0 <HAL_GetTick>
 8007cec:	4602      	mov	r2, r0
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	1ad3      	subs	r3, r2, r3
 8007cf2:	2b02      	cmp	r3, #2
 8007cf4:	d901      	bls.n	8007cfa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007cf6:	2303      	movs	r3, #3
 8007cf8:	e17a      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007cfa:	4b1d      	ldr	r3, [pc, #116]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f003 0302 	and.w	r3, r3, #2
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d1f0      	bne.n	8007ce8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f003 0308 	and.w	r3, r3, #8
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d03a      	beq.n	8007d88 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	699b      	ldr	r3, [r3, #24]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d019      	beq.n	8007d4e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007d1a:	4b17      	ldr	r3, [pc, #92]	; (8007d78 <HAL_RCC_OscConfig+0x274>)
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d20:	f7ff fc56 	bl	80075d0 <HAL_GetTick>
 8007d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d26:	e008      	b.n	8007d3a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007d28:	f7ff fc52 	bl	80075d0 <HAL_GetTick>
 8007d2c:	4602      	mov	r2, r0
 8007d2e:	693b      	ldr	r3, [r7, #16]
 8007d30:	1ad3      	subs	r3, r2, r3
 8007d32:	2b02      	cmp	r3, #2
 8007d34:	d901      	bls.n	8007d3a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007d36:	2303      	movs	r3, #3
 8007d38:	e15a      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d3a:	4b0d      	ldr	r3, [pc, #52]	; (8007d70 <HAL_RCC_OscConfig+0x26c>)
 8007d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d3e:	f003 0302 	and.w	r3, r3, #2
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d0f0      	beq.n	8007d28 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007d46:	2001      	movs	r0, #1
 8007d48:	f000 fad8 	bl	80082fc <RCC_Delay>
 8007d4c:	e01c      	b.n	8007d88 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007d4e:	4b0a      	ldr	r3, [pc, #40]	; (8007d78 <HAL_RCC_OscConfig+0x274>)
 8007d50:	2200      	movs	r2, #0
 8007d52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d54:	f7ff fc3c 	bl	80075d0 <HAL_GetTick>
 8007d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d5a:	e00f      	b.n	8007d7c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007d5c:	f7ff fc38 	bl	80075d0 <HAL_GetTick>
 8007d60:	4602      	mov	r2, r0
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	1ad3      	subs	r3, r2, r3
 8007d66:	2b02      	cmp	r3, #2
 8007d68:	d908      	bls.n	8007d7c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007d6a:	2303      	movs	r3, #3
 8007d6c:	e140      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
 8007d6e:	bf00      	nop
 8007d70:	40021000 	.word	0x40021000
 8007d74:	42420000 	.word	0x42420000
 8007d78:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d7c:	4b9e      	ldr	r3, [pc, #632]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d80:	f003 0302 	and.w	r3, r3, #2
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d1e9      	bne.n	8007d5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f003 0304 	and.w	r3, r3, #4
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	f000 80a6 	beq.w	8007ee2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d96:	2300      	movs	r3, #0
 8007d98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d9a:	4b97      	ldr	r3, [pc, #604]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007d9c:	69db      	ldr	r3, [r3, #28]
 8007d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d10d      	bne.n	8007dc2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007da6:	4b94      	ldr	r3, [pc, #592]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007da8:	69db      	ldr	r3, [r3, #28]
 8007daa:	4a93      	ldr	r2, [pc, #588]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007db0:	61d3      	str	r3, [r2, #28]
 8007db2:	4b91      	ldr	r3, [pc, #580]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007db4:	69db      	ldr	r3, [r3, #28]
 8007db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007dba:	60bb      	str	r3, [r7, #8]
 8007dbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007dc2:	4b8e      	ldr	r3, [pc, #568]	; (8007ffc <HAL_RCC_OscConfig+0x4f8>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d118      	bne.n	8007e00 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007dce:	4b8b      	ldr	r3, [pc, #556]	; (8007ffc <HAL_RCC_OscConfig+0x4f8>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4a8a      	ldr	r2, [pc, #552]	; (8007ffc <HAL_RCC_OscConfig+0x4f8>)
 8007dd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007dd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007dda:	f7ff fbf9 	bl	80075d0 <HAL_GetTick>
 8007dde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007de0:	e008      	b.n	8007df4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007de2:	f7ff fbf5 	bl	80075d0 <HAL_GetTick>
 8007de6:	4602      	mov	r2, r0
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	1ad3      	subs	r3, r2, r3
 8007dec:	2b64      	cmp	r3, #100	; 0x64
 8007dee:	d901      	bls.n	8007df4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007df0:	2303      	movs	r3, #3
 8007df2:	e0fd      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007df4:	4b81      	ldr	r3, [pc, #516]	; (8007ffc <HAL_RCC_OscConfig+0x4f8>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d0f0      	beq.n	8007de2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	68db      	ldr	r3, [r3, #12]
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d106      	bne.n	8007e16 <HAL_RCC_OscConfig+0x312>
 8007e08:	4b7b      	ldr	r3, [pc, #492]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007e0a:	6a1b      	ldr	r3, [r3, #32]
 8007e0c:	4a7a      	ldr	r2, [pc, #488]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007e0e:	f043 0301 	orr.w	r3, r3, #1
 8007e12:	6213      	str	r3, [r2, #32]
 8007e14:	e02d      	b.n	8007e72 <HAL_RCC_OscConfig+0x36e>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	68db      	ldr	r3, [r3, #12]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d10c      	bne.n	8007e38 <HAL_RCC_OscConfig+0x334>
 8007e1e:	4b76      	ldr	r3, [pc, #472]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007e20:	6a1b      	ldr	r3, [r3, #32]
 8007e22:	4a75      	ldr	r2, [pc, #468]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007e24:	f023 0301 	bic.w	r3, r3, #1
 8007e28:	6213      	str	r3, [r2, #32]
 8007e2a:	4b73      	ldr	r3, [pc, #460]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007e2c:	6a1b      	ldr	r3, [r3, #32]
 8007e2e:	4a72      	ldr	r2, [pc, #456]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007e30:	f023 0304 	bic.w	r3, r3, #4
 8007e34:	6213      	str	r3, [r2, #32]
 8007e36:	e01c      	b.n	8007e72 <HAL_RCC_OscConfig+0x36e>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	68db      	ldr	r3, [r3, #12]
 8007e3c:	2b05      	cmp	r3, #5
 8007e3e:	d10c      	bne.n	8007e5a <HAL_RCC_OscConfig+0x356>
 8007e40:	4b6d      	ldr	r3, [pc, #436]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007e42:	6a1b      	ldr	r3, [r3, #32]
 8007e44:	4a6c      	ldr	r2, [pc, #432]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007e46:	f043 0304 	orr.w	r3, r3, #4
 8007e4a:	6213      	str	r3, [r2, #32]
 8007e4c:	4b6a      	ldr	r3, [pc, #424]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007e4e:	6a1b      	ldr	r3, [r3, #32]
 8007e50:	4a69      	ldr	r2, [pc, #420]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007e52:	f043 0301 	orr.w	r3, r3, #1
 8007e56:	6213      	str	r3, [r2, #32]
 8007e58:	e00b      	b.n	8007e72 <HAL_RCC_OscConfig+0x36e>
 8007e5a:	4b67      	ldr	r3, [pc, #412]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007e5c:	6a1b      	ldr	r3, [r3, #32]
 8007e5e:	4a66      	ldr	r2, [pc, #408]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007e60:	f023 0301 	bic.w	r3, r3, #1
 8007e64:	6213      	str	r3, [r2, #32]
 8007e66:	4b64      	ldr	r3, [pc, #400]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007e68:	6a1b      	ldr	r3, [r3, #32]
 8007e6a:	4a63      	ldr	r2, [pc, #396]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007e6c:	f023 0304 	bic.w	r3, r3, #4
 8007e70:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	68db      	ldr	r3, [r3, #12]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d015      	beq.n	8007ea6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e7a:	f7ff fba9 	bl	80075d0 <HAL_GetTick>
 8007e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e80:	e00a      	b.n	8007e98 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e82:	f7ff fba5 	bl	80075d0 <HAL_GetTick>
 8007e86:	4602      	mov	r2, r0
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	1ad3      	subs	r3, r2, r3
 8007e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d901      	bls.n	8007e98 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007e94:	2303      	movs	r3, #3
 8007e96:	e0ab      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e98:	4b57      	ldr	r3, [pc, #348]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007e9a:	6a1b      	ldr	r3, [r3, #32]
 8007e9c:	f003 0302 	and.w	r3, r3, #2
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d0ee      	beq.n	8007e82 <HAL_RCC_OscConfig+0x37e>
 8007ea4:	e014      	b.n	8007ed0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007ea6:	f7ff fb93 	bl	80075d0 <HAL_GetTick>
 8007eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007eac:	e00a      	b.n	8007ec4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007eae:	f7ff fb8f 	bl	80075d0 <HAL_GetTick>
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	1ad3      	subs	r3, r2, r3
 8007eb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d901      	bls.n	8007ec4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007ec0:	2303      	movs	r3, #3
 8007ec2:	e095      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007ec4:	4b4c      	ldr	r3, [pc, #304]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007ec6:	6a1b      	ldr	r3, [r3, #32]
 8007ec8:	f003 0302 	and.w	r3, r3, #2
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d1ee      	bne.n	8007eae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007ed0:	7dfb      	ldrb	r3, [r7, #23]
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	d105      	bne.n	8007ee2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ed6:	4b48      	ldr	r3, [pc, #288]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007ed8:	69db      	ldr	r3, [r3, #28]
 8007eda:	4a47      	ldr	r2, [pc, #284]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007edc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ee0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	69db      	ldr	r3, [r3, #28]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	f000 8081 	beq.w	8007fee <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007eec:	4b42      	ldr	r3, [pc, #264]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	f003 030c 	and.w	r3, r3, #12
 8007ef4:	2b08      	cmp	r3, #8
 8007ef6:	d061      	beq.n	8007fbc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	69db      	ldr	r3, [r3, #28]
 8007efc:	2b02      	cmp	r3, #2
 8007efe:	d146      	bne.n	8007f8e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f00:	4b3f      	ldr	r3, [pc, #252]	; (8008000 <HAL_RCC_OscConfig+0x4fc>)
 8007f02:	2200      	movs	r2, #0
 8007f04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f06:	f7ff fb63 	bl	80075d0 <HAL_GetTick>
 8007f0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007f0c:	e008      	b.n	8007f20 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f0e:	f7ff fb5f 	bl	80075d0 <HAL_GetTick>
 8007f12:	4602      	mov	r2, r0
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	1ad3      	subs	r3, r2, r3
 8007f18:	2b02      	cmp	r3, #2
 8007f1a:	d901      	bls.n	8007f20 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007f1c:	2303      	movs	r3, #3
 8007f1e:	e067      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007f20:	4b35      	ldr	r3, [pc, #212]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d1f0      	bne.n	8007f0e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6a1b      	ldr	r3, [r3, #32]
 8007f30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f34:	d108      	bne.n	8007f48 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007f36:	4b30      	ldr	r3, [pc, #192]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	689b      	ldr	r3, [r3, #8]
 8007f42:	492d      	ldr	r1, [pc, #180]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007f44:	4313      	orrs	r3, r2
 8007f46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007f48:	4b2b      	ldr	r3, [pc, #172]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007f4a:	685b      	ldr	r3, [r3, #4]
 8007f4c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6a19      	ldr	r1, [r3, #32]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f58:	430b      	orrs	r3, r1
 8007f5a:	4927      	ldr	r1, [pc, #156]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007f60:	4b27      	ldr	r3, [pc, #156]	; (8008000 <HAL_RCC_OscConfig+0x4fc>)
 8007f62:	2201      	movs	r2, #1
 8007f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f66:	f7ff fb33 	bl	80075d0 <HAL_GetTick>
 8007f6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007f6c:	e008      	b.n	8007f80 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f6e:	f7ff fb2f 	bl	80075d0 <HAL_GetTick>
 8007f72:	4602      	mov	r2, r0
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	1ad3      	subs	r3, r2, r3
 8007f78:	2b02      	cmp	r3, #2
 8007f7a:	d901      	bls.n	8007f80 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007f7c:	2303      	movs	r3, #3
 8007f7e:	e037      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007f80:	4b1d      	ldr	r3, [pc, #116]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d0f0      	beq.n	8007f6e <HAL_RCC_OscConfig+0x46a>
 8007f8c:	e02f      	b.n	8007fee <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f8e:	4b1c      	ldr	r3, [pc, #112]	; (8008000 <HAL_RCC_OscConfig+0x4fc>)
 8007f90:	2200      	movs	r2, #0
 8007f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f94:	f7ff fb1c 	bl	80075d0 <HAL_GetTick>
 8007f98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007f9a:	e008      	b.n	8007fae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f9c:	f7ff fb18 	bl	80075d0 <HAL_GetTick>
 8007fa0:	4602      	mov	r2, r0
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	1ad3      	subs	r3, r2, r3
 8007fa6:	2b02      	cmp	r3, #2
 8007fa8:	d901      	bls.n	8007fae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007faa:	2303      	movs	r3, #3
 8007fac:	e020      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007fae:	4b12      	ldr	r3, [pc, #72]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d1f0      	bne.n	8007f9c <HAL_RCC_OscConfig+0x498>
 8007fba:	e018      	b.n	8007fee <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	69db      	ldr	r3, [r3, #28]
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d101      	bne.n	8007fc8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	e013      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007fc8:	4b0b      	ldr	r3, [pc, #44]	; (8007ff8 <HAL_RCC_OscConfig+0x4f4>)
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6a1b      	ldr	r3, [r3, #32]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d106      	bne.n	8007fea <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007fe6:	429a      	cmp	r2, r3
 8007fe8:	d001      	beq.n	8007fee <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8007fea:	2301      	movs	r3, #1
 8007fec:	e000      	b.n	8007ff0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8007fee:	2300      	movs	r3, #0
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	3718      	adds	r7, #24
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}
 8007ff8:	40021000 	.word	0x40021000
 8007ffc:	40007000 	.word	0x40007000
 8008000:	42420060 	.word	0x42420060

08008004 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b084      	sub	sp, #16
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
 800800c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d101      	bne.n	8008018 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008014:	2301      	movs	r3, #1
 8008016:	e0d0      	b.n	80081ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008018:	4b6a      	ldr	r3, [pc, #424]	; (80081c4 <HAL_RCC_ClockConfig+0x1c0>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f003 0307 	and.w	r3, r3, #7
 8008020:	683a      	ldr	r2, [r7, #0]
 8008022:	429a      	cmp	r2, r3
 8008024:	d910      	bls.n	8008048 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008026:	4b67      	ldr	r3, [pc, #412]	; (80081c4 <HAL_RCC_ClockConfig+0x1c0>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f023 0207 	bic.w	r2, r3, #7
 800802e:	4965      	ldr	r1, [pc, #404]	; (80081c4 <HAL_RCC_ClockConfig+0x1c0>)
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	4313      	orrs	r3, r2
 8008034:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008036:	4b63      	ldr	r3, [pc, #396]	; (80081c4 <HAL_RCC_ClockConfig+0x1c0>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f003 0307 	and.w	r3, r3, #7
 800803e:	683a      	ldr	r2, [r7, #0]
 8008040:	429a      	cmp	r2, r3
 8008042:	d001      	beq.n	8008048 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8008044:	2301      	movs	r3, #1
 8008046:	e0b8      	b.n	80081ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f003 0302 	and.w	r3, r3, #2
 8008050:	2b00      	cmp	r3, #0
 8008052:	d020      	beq.n	8008096 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f003 0304 	and.w	r3, r3, #4
 800805c:	2b00      	cmp	r3, #0
 800805e:	d005      	beq.n	800806c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008060:	4b59      	ldr	r3, [pc, #356]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 8008062:	685b      	ldr	r3, [r3, #4]
 8008064:	4a58      	ldr	r2, [pc, #352]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 8008066:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800806a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f003 0308 	and.w	r3, r3, #8
 8008074:	2b00      	cmp	r3, #0
 8008076:	d005      	beq.n	8008084 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008078:	4b53      	ldr	r3, [pc, #332]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	4a52      	ldr	r2, [pc, #328]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 800807e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8008082:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008084:	4b50      	ldr	r3, [pc, #320]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 8008086:	685b      	ldr	r3, [r3, #4]
 8008088:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	689b      	ldr	r3, [r3, #8]
 8008090:	494d      	ldr	r1, [pc, #308]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 8008092:	4313      	orrs	r3, r2
 8008094:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f003 0301 	and.w	r3, r3, #1
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d040      	beq.n	8008124 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	685b      	ldr	r3, [r3, #4]
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d107      	bne.n	80080ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80080aa:	4b47      	ldr	r3, [pc, #284]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d115      	bne.n	80080e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080b6:	2301      	movs	r3, #1
 80080b8:	e07f      	b.n	80081ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	685b      	ldr	r3, [r3, #4]
 80080be:	2b02      	cmp	r3, #2
 80080c0:	d107      	bne.n	80080d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80080c2:	4b41      	ldr	r3, [pc, #260]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d109      	bne.n	80080e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080ce:	2301      	movs	r3, #1
 80080d0:	e073      	b.n	80081ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80080d2:	4b3d      	ldr	r3, [pc, #244]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f003 0302 	and.w	r3, r3, #2
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d101      	bne.n	80080e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080de:	2301      	movs	r3, #1
 80080e0:	e06b      	b.n	80081ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80080e2:	4b39      	ldr	r3, [pc, #228]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	f023 0203 	bic.w	r2, r3, #3
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	685b      	ldr	r3, [r3, #4]
 80080ee:	4936      	ldr	r1, [pc, #216]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 80080f0:	4313      	orrs	r3, r2
 80080f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80080f4:	f7ff fa6c 	bl	80075d0 <HAL_GetTick>
 80080f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080fa:	e00a      	b.n	8008112 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080fc:	f7ff fa68 	bl	80075d0 <HAL_GetTick>
 8008100:	4602      	mov	r2, r0
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	1ad3      	subs	r3, r2, r3
 8008106:	f241 3288 	movw	r2, #5000	; 0x1388
 800810a:	4293      	cmp	r3, r2
 800810c:	d901      	bls.n	8008112 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800810e:	2303      	movs	r3, #3
 8008110:	e053      	b.n	80081ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008112:	4b2d      	ldr	r3, [pc, #180]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 8008114:	685b      	ldr	r3, [r3, #4]
 8008116:	f003 020c 	and.w	r2, r3, #12
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	685b      	ldr	r3, [r3, #4]
 800811e:	009b      	lsls	r3, r3, #2
 8008120:	429a      	cmp	r2, r3
 8008122:	d1eb      	bne.n	80080fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008124:	4b27      	ldr	r3, [pc, #156]	; (80081c4 <HAL_RCC_ClockConfig+0x1c0>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f003 0307 	and.w	r3, r3, #7
 800812c:	683a      	ldr	r2, [r7, #0]
 800812e:	429a      	cmp	r2, r3
 8008130:	d210      	bcs.n	8008154 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008132:	4b24      	ldr	r3, [pc, #144]	; (80081c4 <HAL_RCC_ClockConfig+0x1c0>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f023 0207 	bic.w	r2, r3, #7
 800813a:	4922      	ldr	r1, [pc, #136]	; (80081c4 <HAL_RCC_ClockConfig+0x1c0>)
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	4313      	orrs	r3, r2
 8008140:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008142:	4b20      	ldr	r3, [pc, #128]	; (80081c4 <HAL_RCC_ClockConfig+0x1c0>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f003 0307 	and.w	r3, r3, #7
 800814a:	683a      	ldr	r2, [r7, #0]
 800814c:	429a      	cmp	r2, r3
 800814e:	d001      	beq.n	8008154 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8008150:	2301      	movs	r3, #1
 8008152:	e032      	b.n	80081ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f003 0304 	and.w	r3, r3, #4
 800815c:	2b00      	cmp	r3, #0
 800815e:	d008      	beq.n	8008172 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008160:	4b19      	ldr	r3, [pc, #100]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	68db      	ldr	r3, [r3, #12]
 800816c:	4916      	ldr	r1, [pc, #88]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 800816e:	4313      	orrs	r3, r2
 8008170:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f003 0308 	and.w	r3, r3, #8
 800817a:	2b00      	cmp	r3, #0
 800817c:	d009      	beq.n	8008192 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800817e:	4b12      	ldr	r3, [pc, #72]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	691b      	ldr	r3, [r3, #16]
 800818a:	00db      	lsls	r3, r3, #3
 800818c:	490e      	ldr	r1, [pc, #56]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 800818e:	4313      	orrs	r3, r2
 8008190:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008192:	f000 f821 	bl	80081d8 <HAL_RCC_GetSysClockFreq>
 8008196:	4602      	mov	r2, r0
 8008198:	4b0b      	ldr	r3, [pc, #44]	; (80081c8 <HAL_RCC_ClockConfig+0x1c4>)
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	091b      	lsrs	r3, r3, #4
 800819e:	f003 030f 	and.w	r3, r3, #15
 80081a2:	490a      	ldr	r1, [pc, #40]	; (80081cc <HAL_RCC_ClockConfig+0x1c8>)
 80081a4:	5ccb      	ldrb	r3, [r1, r3]
 80081a6:	fa22 f303 	lsr.w	r3, r2, r3
 80081aa:	4a09      	ldr	r2, [pc, #36]	; (80081d0 <HAL_RCC_ClockConfig+0x1cc>)
 80081ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80081ae:	4b09      	ldr	r3, [pc, #36]	; (80081d4 <HAL_RCC_ClockConfig+0x1d0>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	4618      	mov	r0, r3
 80081b4:	f7ff f9ca 	bl	800754c <HAL_InitTick>

  return HAL_OK;
 80081b8:	2300      	movs	r3, #0
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3710      	adds	r7, #16
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}
 80081c2:	bf00      	nop
 80081c4:	40022000 	.word	0x40022000
 80081c8:	40021000 	.word	0x40021000
 80081cc:	080085fc 	.word	0x080085fc
 80081d0:	20000000 	.word	0x20000000
 80081d4:	20000004 	.word	0x20000004

080081d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80081d8:	b490      	push	{r4, r7}
 80081da:	b08a      	sub	sp, #40	; 0x28
 80081dc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80081de:	4b2a      	ldr	r3, [pc, #168]	; (8008288 <HAL_RCC_GetSysClockFreq+0xb0>)
 80081e0:	1d3c      	adds	r4, r7, #4
 80081e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80081e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80081e8:	f240 2301 	movw	r3, #513	; 0x201
 80081ec:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80081ee:	2300      	movs	r3, #0
 80081f0:	61fb      	str	r3, [r7, #28]
 80081f2:	2300      	movs	r3, #0
 80081f4:	61bb      	str	r3, [r7, #24]
 80081f6:	2300      	movs	r3, #0
 80081f8:	627b      	str	r3, [r7, #36]	; 0x24
 80081fa:	2300      	movs	r3, #0
 80081fc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80081fe:	2300      	movs	r3, #0
 8008200:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8008202:	4b22      	ldr	r3, [pc, #136]	; (800828c <HAL_RCC_GetSysClockFreq+0xb4>)
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008208:	69fb      	ldr	r3, [r7, #28]
 800820a:	f003 030c 	and.w	r3, r3, #12
 800820e:	2b04      	cmp	r3, #4
 8008210:	d002      	beq.n	8008218 <HAL_RCC_GetSysClockFreq+0x40>
 8008212:	2b08      	cmp	r3, #8
 8008214:	d003      	beq.n	800821e <HAL_RCC_GetSysClockFreq+0x46>
 8008216:	e02d      	b.n	8008274 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008218:	4b1d      	ldr	r3, [pc, #116]	; (8008290 <HAL_RCC_GetSysClockFreq+0xb8>)
 800821a:	623b      	str	r3, [r7, #32]
      break;
 800821c:	e02d      	b.n	800827a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800821e:	69fb      	ldr	r3, [r7, #28]
 8008220:	0c9b      	lsrs	r3, r3, #18
 8008222:	f003 030f 	and.w	r3, r3, #15
 8008226:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800822a:	4413      	add	r3, r2
 800822c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8008230:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008232:	69fb      	ldr	r3, [r7, #28]
 8008234:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008238:	2b00      	cmp	r3, #0
 800823a:	d013      	beq.n	8008264 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800823c:	4b13      	ldr	r3, [pc, #76]	; (800828c <HAL_RCC_GetSysClockFreq+0xb4>)
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	0c5b      	lsrs	r3, r3, #17
 8008242:	f003 0301 	and.w	r3, r3, #1
 8008246:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800824a:	4413      	add	r3, r2
 800824c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8008250:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	4a0e      	ldr	r2, [pc, #56]	; (8008290 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008256:	fb02 f203 	mul.w	r2, r2, r3
 800825a:	69bb      	ldr	r3, [r7, #24]
 800825c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008260:	627b      	str	r3, [r7, #36]	; 0x24
 8008262:	e004      	b.n	800826e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	4a0b      	ldr	r2, [pc, #44]	; (8008294 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008268:	fb02 f303 	mul.w	r3, r2, r3
 800826c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800826e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008270:	623b      	str	r3, [r7, #32]
      break;
 8008272:	e002      	b.n	800827a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008274:	4b06      	ldr	r3, [pc, #24]	; (8008290 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008276:	623b      	str	r3, [r7, #32]
      break;
 8008278:	bf00      	nop
    }
  }
  return sysclockfreq;
 800827a:	6a3b      	ldr	r3, [r7, #32]
}
 800827c:	4618      	mov	r0, r3
 800827e:	3728      	adds	r7, #40	; 0x28
 8008280:	46bd      	mov	sp, r7
 8008282:	bc90      	pop	{r4, r7}
 8008284:	4770      	bx	lr
 8008286:	bf00      	nop
 8008288:	080085ec 	.word	0x080085ec
 800828c:	40021000 	.word	0x40021000
 8008290:	007a1200 	.word	0x007a1200
 8008294:	003d0900 	.word	0x003d0900

08008298 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008298:	b480      	push	{r7}
 800829a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800829c:	4b02      	ldr	r3, [pc, #8]	; (80082a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800829e:	681b      	ldr	r3, [r3, #0]
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bc80      	pop	{r7}
 80082a6:	4770      	bx	lr
 80082a8:	20000000 	.word	0x20000000

080082ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80082b0:	f7ff fff2 	bl	8008298 <HAL_RCC_GetHCLKFreq>
 80082b4:	4602      	mov	r2, r0
 80082b6:	4b05      	ldr	r3, [pc, #20]	; (80082cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	0a1b      	lsrs	r3, r3, #8
 80082bc:	f003 0307 	and.w	r3, r3, #7
 80082c0:	4903      	ldr	r1, [pc, #12]	; (80082d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80082c2:	5ccb      	ldrb	r3, [r1, r3]
 80082c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	bd80      	pop	{r7, pc}
 80082cc:	40021000 	.word	0x40021000
 80082d0:	0800860c 	.word	0x0800860c

080082d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80082d8:	f7ff ffde 	bl	8008298 <HAL_RCC_GetHCLKFreq>
 80082dc:	4602      	mov	r2, r0
 80082de:	4b05      	ldr	r3, [pc, #20]	; (80082f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	0adb      	lsrs	r3, r3, #11
 80082e4:	f003 0307 	and.w	r3, r3, #7
 80082e8:	4903      	ldr	r1, [pc, #12]	; (80082f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80082ea:	5ccb      	ldrb	r3, [r1, r3]
 80082ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	bd80      	pop	{r7, pc}
 80082f4:	40021000 	.word	0x40021000
 80082f8:	0800860c 	.word	0x0800860c

080082fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b085      	sub	sp, #20
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008304:	4b0a      	ldr	r3, [pc, #40]	; (8008330 <RCC_Delay+0x34>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4a0a      	ldr	r2, [pc, #40]	; (8008334 <RCC_Delay+0x38>)
 800830a:	fba2 2303 	umull	r2, r3, r2, r3
 800830e:	0a5b      	lsrs	r3, r3, #9
 8008310:	687a      	ldr	r2, [r7, #4]
 8008312:	fb02 f303 	mul.w	r3, r2, r3
 8008316:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008318:	bf00      	nop
  }
  while (Delay --);
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	1e5a      	subs	r2, r3, #1
 800831e:	60fa      	str	r2, [r7, #12]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d1f9      	bne.n	8008318 <RCC_Delay+0x1c>
}
 8008324:	bf00      	nop
 8008326:	bf00      	nop
 8008328:	3714      	adds	r7, #20
 800832a:	46bd      	mov	sp, r7
 800832c:	bc80      	pop	{r7}
 800832e:	4770      	bx	lr
 8008330:	20000000 	.word	0x20000000
 8008334:	10624dd3 	.word	0x10624dd3

08008338 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b082      	sub	sp, #8
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d101      	bne.n	800834a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008346:	2301      	movs	r3, #1
 8008348:	e03f      	b.n	80083ca <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008350:	b2db      	uxtb	r3, r3
 8008352:	2b00      	cmp	r3, #0
 8008354:	d106      	bne.n	8008364 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2200      	movs	r2, #0
 800835a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f7ff f83e 	bl	80073e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2224      	movs	r2, #36	; 0x24
 8008368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	68da      	ldr	r2, [r3, #12]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800837a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800837c:	6878      	ldr	r0, [r7, #4]
 800837e:	f000 f86d 	bl	800845c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	691a      	ldr	r2, [r3, #16]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008390:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	695a      	ldr	r2, [r3, #20]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80083a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	68da      	ldr	r2, [r3, #12]
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80083b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2200      	movs	r2, #0
 80083b6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2220      	movs	r2, #32
 80083bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2220      	movs	r2, #32
 80083c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80083c8:	2300      	movs	r3, #0
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	3708      	adds	r7, #8
 80083ce:	46bd      	mov	sp, r7
 80083d0:	bd80      	pop	{r7, pc}

080083d2 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80083d2:	b480      	push	{r7}
 80083d4:	b085      	sub	sp, #20
 80083d6:	af00      	add	r7, sp, #0
 80083d8:	60f8      	str	r0, [r7, #12]
 80083da:	60b9      	str	r1, [r7, #8]
 80083dc:	4613      	mov	r3, r2
 80083de:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	2b20      	cmp	r3, #32
 80083ea:	d130      	bne.n	800844e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d002      	beq.n	80083f8 <HAL_UART_Transmit_IT+0x26>
 80083f2:	88fb      	ldrh	r3, [r7, #6]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d101      	bne.n	80083fc <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80083f8:	2301      	movs	r3, #1
 80083fa:	e029      	b.n	8008450 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008402:	2b01      	cmp	r3, #1
 8008404:	d101      	bne.n	800840a <HAL_UART_Transmit_IT+0x38>
 8008406:	2302      	movs	r3, #2
 8008408:	e022      	b.n	8008450 <HAL_UART_Transmit_IT+0x7e>
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2201      	movs	r2, #1
 800840e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	68ba      	ldr	r2, [r7, #8]
 8008416:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	88fa      	ldrh	r2, [r7, #6]
 800841c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	88fa      	ldrh	r2, [r7, #6]
 8008422:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2200      	movs	r2, #0
 8008428:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	2221      	movs	r2, #33	; 0x21
 800842e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2200      	movs	r2, #0
 8008436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	68da      	ldr	r2, [r3, #12]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008448:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800844a:	2300      	movs	r3, #0
 800844c:	e000      	b.n	8008450 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800844e:	2302      	movs	r3, #2
  }
}
 8008450:	4618      	mov	r0, r3
 8008452:	3714      	adds	r7, #20
 8008454:	46bd      	mov	sp, r7
 8008456:	bc80      	pop	{r7}
 8008458:	4770      	bx	lr
	...

0800845c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b084      	sub	sp, #16
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	691b      	ldr	r3, [r3, #16]
 800846a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	68da      	ldr	r2, [r3, #12]
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	430a      	orrs	r2, r1
 8008478:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	689a      	ldr	r2, [r3, #8]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	691b      	ldr	r3, [r3, #16]
 8008482:	431a      	orrs	r2, r3
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	695b      	ldr	r3, [r3, #20]
 8008488:	4313      	orrs	r3, r2
 800848a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	68db      	ldr	r3, [r3, #12]
 8008492:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008496:	f023 030c 	bic.w	r3, r3, #12
 800849a:	687a      	ldr	r2, [r7, #4]
 800849c:	6812      	ldr	r2, [r2, #0]
 800849e:	68b9      	ldr	r1, [r7, #8]
 80084a0:	430b      	orrs	r3, r1
 80084a2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	695b      	ldr	r3, [r3, #20]
 80084aa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	699a      	ldr	r2, [r3, #24]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	430a      	orrs	r2, r1
 80084b8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	4a2c      	ldr	r2, [pc, #176]	; (8008570 <UART_SetConfig+0x114>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d103      	bne.n	80084cc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80084c4:	f7ff ff06 	bl	80082d4 <HAL_RCC_GetPCLK2Freq>
 80084c8:	60f8      	str	r0, [r7, #12]
 80084ca:	e002      	b.n	80084d2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80084cc:	f7ff feee 	bl	80082ac <HAL_RCC_GetPCLK1Freq>
 80084d0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80084d2:	68fa      	ldr	r2, [r7, #12]
 80084d4:	4613      	mov	r3, r2
 80084d6:	009b      	lsls	r3, r3, #2
 80084d8:	4413      	add	r3, r2
 80084da:	009a      	lsls	r2, r3, #2
 80084dc:	441a      	add	r2, r3
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	685b      	ldr	r3, [r3, #4]
 80084e2:	009b      	lsls	r3, r3, #2
 80084e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80084e8:	4a22      	ldr	r2, [pc, #136]	; (8008574 <UART_SetConfig+0x118>)
 80084ea:	fba2 2303 	umull	r2, r3, r2, r3
 80084ee:	095b      	lsrs	r3, r3, #5
 80084f0:	0119      	lsls	r1, r3, #4
 80084f2:	68fa      	ldr	r2, [r7, #12]
 80084f4:	4613      	mov	r3, r2
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	4413      	add	r3, r2
 80084fa:	009a      	lsls	r2, r3, #2
 80084fc:	441a      	add	r2, r3
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	685b      	ldr	r3, [r3, #4]
 8008502:	009b      	lsls	r3, r3, #2
 8008504:	fbb2 f2f3 	udiv	r2, r2, r3
 8008508:	4b1a      	ldr	r3, [pc, #104]	; (8008574 <UART_SetConfig+0x118>)
 800850a:	fba3 0302 	umull	r0, r3, r3, r2
 800850e:	095b      	lsrs	r3, r3, #5
 8008510:	2064      	movs	r0, #100	; 0x64
 8008512:	fb00 f303 	mul.w	r3, r0, r3
 8008516:	1ad3      	subs	r3, r2, r3
 8008518:	011b      	lsls	r3, r3, #4
 800851a:	3332      	adds	r3, #50	; 0x32
 800851c:	4a15      	ldr	r2, [pc, #84]	; (8008574 <UART_SetConfig+0x118>)
 800851e:	fba2 2303 	umull	r2, r3, r2, r3
 8008522:	095b      	lsrs	r3, r3, #5
 8008524:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008528:	4419      	add	r1, r3
 800852a:	68fa      	ldr	r2, [r7, #12]
 800852c:	4613      	mov	r3, r2
 800852e:	009b      	lsls	r3, r3, #2
 8008530:	4413      	add	r3, r2
 8008532:	009a      	lsls	r2, r3, #2
 8008534:	441a      	add	r2, r3
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008540:	4b0c      	ldr	r3, [pc, #48]	; (8008574 <UART_SetConfig+0x118>)
 8008542:	fba3 0302 	umull	r0, r3, r3, r2
 8008546:	095b      	lsrs	r3, r3, #5
 8008548:	2064      	movs	r0, #100	; 0x64
 800854a:	fb00 f303 	mul.w	r3, r0, r3
 800854e:	1ad3      	subs	r3, r2, r3
 8008550:	011b      	lsls	r3, r3, #4
 8008552:	3332      	adds	r3, #50	; 0x32
 8008554:	4a07      	ldr	r2, [pc, #28]	; (8008574 <UART_SetConfig+0x118>)
 8008556:	fba2 2303 	umull	r2, r3, r2, r3
 800855a:	095b      	lsrs	r3, r3, #5
 800855c:	f003 020f 	and.w	r2, r3, #15
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	440a      	add	r2, r1
 8008566:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008568:	bf00      	nop
 800856a:	3710      	adds	r7, #16
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}
 8008570:	40013800 	.word	0x40013800
 8008574:	51eb851f 	.word	0x51eb851f

08008578 <__libc_init_array>:
 8008578:	b570      	push	{r4, r5, r6, lr}
 800857a:	2600      	movs	r6, #0
 800857c:	4d0c      	ldr	r5, [pc, #48]	; (80085b0 <__libc_init_array+0x38>)
 800857e:	4c0d      	ldr	r4, [pc, #52]	; (80085b4 <__libc_init_array+0x3c>)
 8008580:	1b64      	subs	r4, r4, r5
 8008582:	10a4      	asrs	r4, r4, #2
 8008584:	42a6      	cmp	r6, r4
 8008586:	d109      	bne.n	800859c <__libc_init_array+0x24>
 8008588:	f000 f822 	bl	80085d0 <_init>
 800858c:	2600      	movs	r6, #0
 800858e:	4d0a      	ldr	r5, [pc, #40]	; (80085b8 <__libc_init_array+0x40>)
 8008590:	4c0a      	ldr	r4, [pc, #40]	; (80085bc <__libc_init_array+0x44>)
 8008592:	1b64      	subs	r4, r4, r5
 8008594:	10a4      	asrs	r4, r4, #2
 8008596:	42a6      	cmp	r6, r4
 8008598:	d105      	bne.n	80085a6 <__libc_init_array+0x2e>
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f855 3b04 	ldr.w	r3, [r5], #4
 80085a0:	4798      	blx	r3
 80085a2:	3601      	adds	r6, #1
 80085a4:	e7ee      	b.n	8008584 <__libc_init_array+0xc>
 80085a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80085aa:	4798      	blx	r3
 80085ac:	3601      	adds	r6, #1
 80085ae:	e7f2      	b.n	8008596 <__libc_init_array+0x1e>
 80085b0:	08008614 	.word	0x08008614
 80085b4:	08008614 	.word	0x08008614
 80085b8:	08008614 	.word	0x08008614
 80085bc:	08008618 	.word	0x08008618

080085c0 <memset>:
 80085c0:	4603      	mov	r3, r0
 80085c2:	4402      	add	r2, r0
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d100      	bne.n	80085ca <memset+0xa>
 80085c8:	4770      	bx	lr
 80085ca:	f803 1b01 	strb.w	r1, [r3], #1
 80085ce:	e7f9      	b.n	80085c4 <memset+0x4>

080085d0 <_init>:
 80085d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085d2:	bf00      	nop
 80085d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085d6:	bc08      	pop	{r3}
 80085d8:	469e      	mov	lr, r3
 80085da:	4770      	bx	lr

080085dc <_fini>:
 80085dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085de:	bf00      	nop
 80085e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085e2:	bc08      	pop	{r3}
 80085e4:	469e      	mov	lr, r3
 80085e6:	4770      	bx	lr
