#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5557fd12db50 .scope module, "FSM_tb" "FSM_tb" 2 1;
 .timescale 0 0;
v0x5557fd15de50_0 .var "busy", 0 0;
v0x5557fd15df60_0 .var "clk", 0 0;
v0x5557fd15e020_0 .var "data", 4 0;
v0x5557fd15e110_0 .var "reset", 0 0;
v0x5557fd15e200_0 .var "tx", 0 0;
S_0x5557fd13fe30 .scope module, "u_FSM" "FSM" 2 9, 3 1 0, S_0x5557fd12db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "busy";
    .port_info 3 /INPUT 1 "tx";
    .port_info 4 /INPUT 5 "data";
v0x5557fd15d780_0 .net "a", 0 0, v0x5557fd15c7f0_0;  1 drivers
v0x5557fd15d840_0 .net "b", 0 0, v0x5557fd15d5f0_0;  1 drivers
v0x5557fd15d950_0 .net "busy", 0 0, v0x5557fd15de50_0;  1 drivers
v0x5557fd15d9f0_0 .net "c", 4 0, v0x5557fd15d100_0;  1 drivers
v0x5557fd15dae0_0 .net "clk", 0 0, v0x5557fd15df60_0;  1 drivers
v0x5557fd15dc20_0 .net "data", 4 0, v0x5557fd15e020_0;  1 drivers
v0x5557fd15dcc0_0 .net "rst", 0 0, v0x5557fd15e110_0;  1 drivers
v0x5557fd15dd60_0 .net "tx", 0 0, v0x5557fd15e200_0;  1 drivers
S_0x5557fd140010 .scope module, "u_receiver_state" "receiver_state" 3 24, 4 1 0, S_0x5557fd13fe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "valid_i";
    .port_info 1 /INPUT 5 "data_i";
    .port_info 2 /INPUT 1 "busy";
    .port_info 3 /OUTPUT 1 "ready_o";
    .port_info 4 /INPUT 1 "clk";
v0x5557fd1431a0_0 .net "busy", 0 0, v0x5557fd15de50_0;  alias, 1 drivers
v0x5557fd15c560_0 .net "clk", 0 0, v0x5557fd15df60_0;  alias, 1 drivers
v0x5557fd15c620_0 .net "data_i", 4 0, v0x5557fd15d100_0;  alias, 1 drivers
v0x5557fd15c710_0 .var "data_s", 4 0;
v0x5557fd15c7f0_0 .var "ready_o", 0 0;
v0x5557fd15c900_0 .net "valid_i", 0 0, v0x5557fd15d5f0_0;  alias, 1 drivers
E_0x5557fd13e920 .event anyedge, v0x5557fd15c900_0, v0x5557fd1431a0_0;
E_0x5557fd13e060 .event posedge, v0x5557fd15c560_0;
S_0x5557fd15ca60 .scope module, "u_transmission_state" "transmission_state" 3 14, 5 1 0, S_0x5557fd13fe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready_i";
    .port_info 3 /INPUT 1 "tx";
    .port_info 4 /INPUT 5 "data";
    .port_info 5 /OUTPUT 1 "valid_o";
    .port_info 6 /OUTPUT 5 "data_o";
P_0x5557fd15cc60 .param/l "TX" 1 5 11, C4<01>;
P_0x5557fd15cca0 .param/l "idle" 1 5 10, C4<00>;
P_0x5557fd15cce0 .param/l "valid" 1 5 12, C4<10>;
v0x5557fd15cf80_0 .net "clk", 0 0, v0x5557fd15df60_0;  alias, 1 drivers
v0x5557fd15d040_0 .net "data", 4 0, v0x5557fd15e020_0;  alias, 1 drivers
v0x5557fd15d100_0 .var "data_o", 4 0;
v0x5557fd15d200_0 .var "next_state", 1 0;
v0x5557fd15d2c0_0 .net "ready_i", 0 0, v0x5557fd15c7f0_0;  alias, 1 drivers
v0x5557fd15d3b0_0 .net "rst", 0 0, v0x5557fd15e110_0;  alias, 1 drivers
v0x5557fd15d450_0 .var "state", 1 0;
v0x5557fd15d530_0 .net "tx", 0 0, v0x5557fd15e200_0;  alias, 1 drivers
v0x5557fd15d5f0_0 .var "valid_o", 0 0;
E_0x5557fd125250 .event anyedge, v0x5557fd15d450_0, v0x5557fd15d530_0, v0x5557fd15c7f0_0, v0x5557fd15d040_0;
E_0x5557fd12df50/0 .event negedge, v0x5557fd15d3b0_0;
E_0x5557fd12df50/1 .event posedge, v0x5557fd15c560_0;
E_0x5557fd12df50 .event/or E_0x5557fd12df50/0, E_0x5557fd12df50/1;
    .scope S_0x5557fd15ca60;
T_0 ;
    %wait E_0x5557fd12df50;
    %load/vec4 v0x5557fd15d3b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557fd15d450_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5557fd15d200_0;
    %assign/vec4 v0x5557fd15d450_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5557fd15ca60;
T_1 ;
    %wait E_0x5557fd125250;
    %load/vec4 v0x5557fd15d450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557fd15d5f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5557fd15d200_0, 0, 2;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557fd15d5f0_0, 0, 1;
    %load/vec4 v0x5557fd15d530_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %store/vec4 v0x5557fd15d200_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557fd15d5f0_0, 0, 1;
    %load/vec4 v0x5557fd15d2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %store/vec4 v0x5557fd15d200_0, 0, 2;
    %load/vec4 v0x5557fd15d2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %load/vec4 v0x5557fd15d040_0;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 31, 31, 5;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %store/vec4 v0x5557fd15d100_0, 0, 5;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5557fd140010;
T_2 ;
    %wait E_0x5557fd13e060;
    %load/vec4 v0x5557fd15c900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x5557fd1431a0_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557fd15c7f0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5557fd140010;
T_3 ;
    %wait E_0x5557fd13e920;
    %load/vec4 v0x5557fd15c900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x5557fd1431a0_0;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557fd15c7f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5557fd15c710_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557fd15c7f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5557fd15c710_0, 0, 5;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5557fd12db50;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x5557fd15df60_0;
    %inv;
    %store/vec4 v0x5557fd15df60_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5557fd12db50;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557fd15de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557fd15df60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557fd15e110_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5557fd15e020_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557fd15e200_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557fd15e110_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557fd15e110_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557fd15e200_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557fd15e200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557fd15de50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557fd15de50_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5557fd12db50;
T_6 ;
    %vpi_call 2 43 "$dumpfile", "temp/fsm.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5557fd12db50 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "/mnt/c/Users/Dell/Verilog/verilog_practice_tasks/comb-seq/FSM/tb/fsm_tb.v";
    "/mnt/c/Users/Dell/Verilog/verilog_practice_tasks/comb-seq/FSM/src/fsm.v";
    "/mnt/c/Users/Dell/Verilog/verilog_practice_tasks/comb-seq/FSM/src/rx.v";
    "/mnt/c/Users/Dell/Verilog/verilog_practice_tasks/comb-seq/FSM/src/tx.v";
