// Seed: 1146519021
module module_0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd83
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  output reg id_3;
  input wire _id_2;
  input logic [7:0] id_1;
  always_comb id_3 <= 1;
  module_0 modCall_1 ();
  assign id_3 = id_1[id_2(id_2, 1'b0)];
endmodule
module module_2 #(
    parameter id_1 = 32'd47
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  module_0 modCall_1 ();
  output logic [7:0] id_2;
  inout wire _id_1;
  wire [id_1 : 1] id_7;
  always #1 id_3[1 : 1] <= 1'h0;
  logic id_8;
  ;
  assign id_2[id_1] = 1'd0;
  wire id_9;
  wire id_10;
  wire id_11 = id_9;
endmodule
