
---------- Begin Simulation Statistics ----------
final_tick                               1320571034004                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115893                       # Simulator instruction rate (inst/s)
host_mem_usage                                4470600                       # Number of bytes of host memory used
host_op_rate                                   232444                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   450.76                       # Real time elapsed on the host
host_tick_rate                               60384922                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    52240556                       # Number of instructions simulated
sim_ops                                     104777226                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027219                       # Number of seconds simulated
sim_ticks                                 27219326388                       # Number of ticks simulated
system.cpu0.committedInsts                          2                       # Number of instructions committed
system.cpu0.committedOps                            2                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               3                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         3                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     2                       # Number of float alu accesses
system.cpu0.num_fp_insts                            2                       # number of float instructions
system.cpu0.num_fp_register_reads                   2                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu0.num_int_insts                           2                       # number of integer instructions
system.cpu0.num_int_register_reads                  6                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            2                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 2    100.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         2                       # Class of executed instruction
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests       134329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_requests       269175                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.tot_snoops            8                       # Total number of snoops made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_requests       130745                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.tot_requests       265591                       # Total number of requests made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.tot_snoops            4                       # Total number of snoops made to the snoop filter.
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            5                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               6                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         6                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                  9                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     80.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1     20.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         5                       # Class of executed instruction
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           41                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        56227                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          501                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_requests       113251                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          501                       # Total number of snoops made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_requests        25939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_snoops          237                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.tot_requests        56295                       # Total number of requests made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.tot_snoops          237                       # Total number of snoops made to the snoop filter.
system.cpu1.workload.numSyscalls                16989                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       102668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        267848                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                     7043                       # Number of branches fetched
system.switch_cpus0.committedInsts             161988                       # Number of instructions committed
system.switch_cpus0.committedOps               190160                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses             140859                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                  276                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses             253546                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                    1                       # TLB misses on write requests
system.switch_cpus0.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 5742563                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      5742562.472144                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads        35215                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes        28172                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts         7043                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses        133816                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts               133816                       # number of float instructions
system.switch_cpus0.num_fp_register_reads       133816                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles          0.527856                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       190160                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              190160                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       485964                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        42258                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_mem_refs               140859                       # number of memory refs
system.switch_cpus0.num_store_insts            140859                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            49301     25.93%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0      0.00%     25.93% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           7043      3.70%     29.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     29.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite       133816     70.37%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            190160                       # Class of executed instruction
system.switch_cpus1.Branches                   224834                       # Number of branches fetched
system.switch_cpus1.committedInsts            1000001                       # Number of instructions committed
system.switch_cpus1.committedOps              2024684                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses             291888                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                   40                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses             213202                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses            1267697                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                   27                       # TLB misses on write requests
system.switch_cpus1.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 5742563                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      5742562.472144                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads       839766                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes       449805                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts       102459                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses         16406                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                16406                       # number of float instructions
system.switch_cpus1.num_fp_register_reads        27540                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        14430                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             106054                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles          0.527856                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      2003876                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             2003876                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      4247890                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1572123                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             291886                       # Number of load instructions
system.switch_cpus1.num_mem_refs               505086                       # number of memory refs
system.switch_cpus1.num_store_insts            213200                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         6797      0.34%      0.34% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1497763     73.98%     74.31% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             941      0.05%     74.36% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             2289      0.11%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            654      0.03%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu            2624      0.13%     74.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            2630      0.13%     74.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc           5900      0.29%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          289904     14.32%     89.37% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         212546     10.50%     99.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead         1982      0.10%     99.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          654      0.03%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           2024684                       # Class of executed instruction
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBLookups        46883                       # Number of BTB lookups
system.switch_cpus_10.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.condIncorrect           17                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.condPredicted        46896                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.indirectHits        46879                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectLookups        46883                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectMisses            4                       # Number of indirect misses.
system.switch_cpus_10.branchPred.lookups        46913                       # Number of BP lookups
system.switch_cpus_10.branchPred.usedRAS           17                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus_10.cc_regfile_reads         234470                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes        187581                       # number of cc regfile writes
system.switch_cpus_10.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_10.commit.branchMispredicts           17                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.branches           46894                       # Number of branches committed
system.switch_cpus_10.commit.bw_lim_events            2                       # number cycles where commit BW limit reached
system.switch_cpus_10.commit.commitSquashedInsts          121                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.committedInsts      1078564                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps      1266140                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.committed_per_cycle::samples     59531578                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     0.021268                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     0.179561                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0     58488225     98.25%     98.25% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1       902666      1.52%     99.76% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2        93777      0.16%     99.92% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3        11736      0.02%     99.94% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4        35164      0.06%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5            8      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8            2      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total     59531578                       # Number of insts commited each cycle
system.switch_cpus_10.commit.fp_insts          890988                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_10.commit.int_insts        1266140                       # Number of committed integer instructions.
system.switch_cpus_10.commit.loads                  0                       # Number of loads committed
system.switch_cpus_10.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu       328258     25.93%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdDiv            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAdd            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAlu            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceCmp            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdPredAlu            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead            0      0.00%     25.93% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite        46894      3.70%     29.63% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead            0      0.00%     29.63% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite       890988     70.37%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total      1266140                       # Class of committed instruction
system.switch_cpus_10.commit.refs              937882                       # Number of memory references committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.committedInsts          1078564                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps            1266140                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                   55.195236                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total             55.195236                       # CPI: Total CPI of All Threads
system.switch_cpus_10.decode.BlockedCycles     59320369                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.DecodedInsts      1266462                       # Number of instructions handled by decode
system.switch_cpus_10.decode.IdleCycles         52880                       # Number of cycles decode is idle
system.switch_cpus_10.decode.RunCycles             56                       # Number of cycles decode is running
system.switch_cpus_10.decode.SquashCycles           17                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.UnblockCycles       158271                       # Number of cycles decode is unblocking
system.switch_cpus_10.dtb.rdAccesses               17                       # TLB accesses on read requests
system.switch_cpus_10.dtb.rdMisses                  1                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrAccesses           937882                       # TLB accesses on write requests
system.switch_cpus_10.dtb.wrMisses               1833                       # TLB misses on write requests
system.switch_cpus_10.fetch.Branches            46913                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.CacheLines         140706                       # Number of cache lines fetched
system.switch_cpus_10.fetch.Cycles           59249926                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.IcacheSquashes            2                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.Insts             1078952                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.SquashCycles           34                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.branchRate       0.000788                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.icacheStallCycles       281652                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.predictedBranches        46896                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.rate             0.018124                       # Number of inst fetches per cycle
system.switch_cpus_10.fetch.rateDist::samples     59531595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     0.021285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     0.363337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0      59250107     99.53%     99.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1         70352      0.12%     99.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2         23439      0.04%     99.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3         23447      0.04%     99.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4         29316      0.05%     99.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5         23439      0.04%     99.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6         11721      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7         23446      0.04%     99.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8         76328      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total     59531595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fp_regfile_reads         890988                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes            56                       # number of floating regfile writes
system.switch_cpus_10.iew.branchMispredicts           17                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.exec_branches         46894                       # Number of branches executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_rate          0.021269                       # Inst execution rate
system.switch_cpus_10.iew.exec_refs            937899                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_stores          937882                       # Number of stores executed
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.iewBlockCycles            0                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewDispLoadInsts           38                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispStoreInsts       937889                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispatchedInsts      1266240                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewExecLoadInsts           17                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.iewExecutedInsts      1266174                       # Number of executed instructions
system.switch_cpus_10.iew.iewIQFullEvents            0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewLSQFullEvents     47905705                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.iewSquashCycles           17                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewUnblockCycles     47905697                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.squashedLoads           38                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.squashedStores            7                       # Number of stores squashed
system.switch_cpus_10.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_10.iew.predictedNotTakenIncorrect           17                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.wb_consumers         211056                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_count            1266157                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_fanout          0.833276                       # average fanout of values written-back
system.switch_cpus_10.iew.wb_producers         175868                       # num instructions producing a value
system.switch_cpus_10.iew.wb_rate            0.021269                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_sent             1266157                       # cumulative count of insts sent to commit
system.switch_cpus_10.int_regfile_reads       2204073                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes       281419                       # number of integer regfile writes
system.switch_cpus_10.ipc                    0.018118                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              0.018118                       # IPC: Total IPC of All Threads
system.switch_cpus_10.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu       328275     25.93%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdDiv            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAdd            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAlu            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceCmp            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdPredAlu            0      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead           17      0.00%     25.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite        46894      3.70%     29.63% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead            0      0.00%     29.63% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite       890988     70.37%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total      1266174                       # Type of FU issued
system.switch_cpus_10.iq.fp_alu_accesses       890993                       # Number of floating point alu accesses
system.switch_cpus_10.iq.fp_inst_queue_reads      1781981                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses       890988                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_writes       890988                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fu_busy_cnt                7                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.000006                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdPredAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead            2     28.57%     28.57% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite            0      0.00%     28.57% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead            0      0.00%     28.57% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite            5     71.43%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.int_alu_accesses       375188                       # Number of integer alu accesses
system.switch_cpus_10.iq.int_inst_queue_reads     60281969                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses       375169                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.int_inst_queue_writes       375352                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.iqInstsAdded         1266240                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqInstsIssued        1266174                       # Number of instructions issued
system.switch_cpus_10.iq.iqSquashedInstsExamined          100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedOperandsExamined          260                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.issued_per_cycle::samples     59531595                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     0.021269                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     0.179567                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0     58488226     98.25%     98.25% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1       902672      1.52%     99.76% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2        93788      0.16%     99.92% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3        11734      0.02%     99.94% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4        35165      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6            8      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8            2      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total     59531595                       # Number of insts issued each cycle
system.switch_cpus_10.iq.rate                0.021269                       # Inst issue rate
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrAccesses           140706                       # TLB accesses on write requests
system.switch_cpus_10.itb.wrMisses                  1                       # TLB misses on write requests
system.switch_cpus_10.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_10.memDep0.insertedLoads           38                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores       937889                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.misc_regfile_reads      1031687                       # number of misc regfile reads
system.switch_cpus_10.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_10.numCycles              59531595                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.rename.BlockCycles     47905697                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.CommittedMaps       468940                       # Number of HB maps that are committed
system.switch_cpus_10.rename.IdleCycles        105655                       # Number of cycles rename is idle
system.switch_cpus_10.rename.RenameLookups      4361592                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.RenamedInsts      1266285                       # Number of instructions processed by rename
system.switch_cpus_10.rename.RenamedOperands       469118                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RunCycles         105552                       # Number of cycles rename is running
system.switch_cpus_10.rename.SQFullEvents     11414688                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.SquashCycles           17                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.UnblockCycles     11414672                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.UndoneMaps           178                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.fp_rename_lookups       890989                       # Number of floating rename lookups
system.switch_cpus_10.rename.int_rename_lookups      2204371                       # Number of integer rename lookups
system.switch_cpus_10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_10.rename.skidInsts        1213504                       # count of insts added to the skid buffer
system.switch_cpus_10.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_10.rob.rob_reads          60797837                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes          2532540                       # The number of ROB writes
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBLookups     11060745                       # Number of BTB lookups
system.switch_cpus_11.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.condIncorrect      1165659                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.condPredicted      9009312                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.indirectHits      5347748                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectLookups     11060745                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectMisses      5712997                       # Number of indirect misses.
system.switch_cpus_11.branchPred.lookups     16534631                       # Number of BP lookups
system.switch_cpus_11.branchPred.usedRAS      3685913                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPredindirectMispredicted       841459                       # Number of mispredicted indirect branches.
system.switch_cpus_11.cc_regfile_reads       45094905                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes      24963383                       # number of cc regfile writes
system.switch_cpus_11.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_11.commit.branchMispredicts      1181672                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.branches        11228889                       # Number of branches committed
system.switch_cpus_11.commit.bw_lim_events      4312318                       # number cycles where commit BW limit reached
system.switch_cpus_11.commit.commitNonSpecStalls        16661                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.commitSquashedInsts     24742158                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.committedInsts     50000000                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps    101296235                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.committed_per_cycle::samples     55709984                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     1.818278                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     2.474488                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0     25772631     46.26%     46.26% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1      7990063     14.34%     60.60% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2      7187881     12.90%     73.51% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3      5233166      9.39%     82.90% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4      1418737      2.55%     85.45% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5      1212571      2.18%     87.62% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6      1083754      1.95%     89.57% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      1498863      2.69%     92.26% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8      4312318      7.74%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total     55709984                       # Number of insts commited each cycle
system.switch_cpus_11.commit.fp_insts          835183                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.function_calls      2640252                       # Number of function calls committed.
system.switch_cpus_11.commit.int_insts      100231536                       # Number of committed integer instructions.
system.switch_cpus_11.commit.loads           14568827                       # Number of loads committed
system.switch_cpus_11.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_11.commit.op_class_0::No_OpClass       350600      0.35%      0.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu     74963742     74.00%     74.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult        48696      0.05%     74.40% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv       116627      0.12%     74.51% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd        33365      0.03%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu       133460      0.13%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp            0      0.00%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt       133746      0.13%     74.81% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc       300571      0.30%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdPredAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead     14468203     14.28%     89.39% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     10613279     10.48%     99.87% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead       100624      0.10%     99.97% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite        33322      0.03%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total    101296235                       # Class of committed instruction
system.switch_cpus_11.commit.refs            25215428                       # Number of memory references committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.committedInsts         50000000                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps          101296235                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    1.190632                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              1.190632                       # CPI: Total CPI of All Threads
system.switch_cpus_11.decode.BlockedCycles     10485697                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.DecodedInsts    139311281                       # Number of instructions handled by decode
system.switch_cpus_11.decode.IdleCycles      25670440                       # Number of cycles decode is idle
system.switch_cpus_11.decode.RunCycles       22015170                       # Number of cycles decode is running
system.switch_cpus_11.decode.SquashCycles      1186596                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.UnblockCycles       169534                       # Number of cycles decode is unblocking
system.switch_cpus_11.dtb.rdAccesses         16529874                       # TLB accesses on read requests
system.switch_cpus_11.dtb.rdMisses               6400                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrAccesses         11588175                       # TLB accesses on write requests
system.switch_cpus_11.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_11.fetch.Branches         16534631                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.CacheLines       13188236                       # Number of cache lines fetched
system.switch_cpus_11.fetch.Cycles           31324532                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.IcacheSquashes       396795                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          280                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.Insts            69989552                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.MiscStallCycles        19268                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles       136550                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.SquashCycles      2373192                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.branchRate       0.277745                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.icacheStallCycles     26860219                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.predictedBranches      9033661                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.rate             1.175671                       # Number of inst fetches per cycle
system.switch_cpus_11.fetch.rateDist::samples     59527445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     2.430485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     3.360041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0      36220679     60.85%     60.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1       1727309      2.90%     63.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2        776260      1.30%     65.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3       1712454      2.88%     67.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4       1222529      2.05%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5       1702144      2.86%     72.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6       1852325      3.11%     75.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7       2761359      4.64%     80.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8      11552386     19.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total     59527445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fp_regfile_reads        1417148                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes        747919                       # number of floating regfile writes
system.switch_cpus_11.idleCycles                 4150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.iew.branchMispredicts      1561875                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.exec_branches      12536848                       # Number of branches executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_rate          1.939191                       # Inst execution rate
system.switch_cpus_11.iew.exec_refs          28115463                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_stores        11588091                       # Number of stores executed
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.iewBlockCycles      7095227                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewDispLoadInsts     18264030                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts        45369                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewDispSquashedInsts       745467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispStoreInsts     12459986                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispatchedInsts    126038247                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewExecLoadInsts     16527372                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts      1946955                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.iewExecutedInsts    115443131                       # Number of executed instructions
system.switch_cpus_11.iew.iewIQFullEvents        23086                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewLSQFullEvents         9610                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.iewSquashCycles      1186596                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewUnblockCycles        40047                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.lsq.thread0.forwLoads      5762731                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses        13225                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation         6350                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads        15153                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.squashedLoads      3695203                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.squashedStores      1813385                       # Number of stores squashed
system.switch_cpus_11.iew.memOrderViolationEvents         6350                       # Number of memory order violations
system.switch_cpus_11.iew.predictedNotTakenIncorrect      1347875                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.predictedTakenIncorrect       214000                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.wb_consumers      135307154                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_count          114350921                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_fanout          0.576323                       # average fanout of values written-back
system.switch_cpus_11.iew.wb_producers       77980624                       # num instructions producing a value
system.switch_cpus_11.iew.wb_rate            1.920844                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_sent           114712821                       # cumulative count of insts sent to commit
system.switch_cpus_11.int_regfile_reads     185237009                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes     89408862                       # number of integer regfile writes
system.switch_cpus_11.ipc                    0.839890                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.839890                       # IPC: Total IPC of All Threads
system.switch_cpus_11.iq.FU_type_0::No_OpClass       649875      0.55%      0.55% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu     87362444     74.42%     74.97% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult        48696      0.04%     75.02% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv       117646      0.10%     75.12% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd        33393      0.03%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu       133514      0.11%     75.26% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp            0      0.00%     75.26% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt       136088      0.12%     75.37% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc       301980      0.26%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdDiv            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdPredAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead     16612842     14.15%     89.78% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite     11714626      9.98%     99.76% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead       236119      0.20%     99.96% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite        42863      0.04%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total    117390086                       # Type of FU issued
system.switch_cpus_11.iq.fp_alu_accesses       987936                       # Number of floating point alu accesses
system.switch_cpus_11.iq.fp_inst_queue_reads      1974853                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses       850675                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_writes      1287461                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fu_busy_cnt           513225                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.004372                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu       423959     82.61%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt            1      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdDiv            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAdd            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAlu            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceCmp            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdPredAlu            0      0.00%     82.61% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead        49303      9.61%     92.21% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite        36099      7.03%     99.25% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead          394      0.08%     99.32% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite         3469      0.68%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.int_alu_accesses    116265500                       # Number of integer alu accesses
system.switch_cpus_11.iq.int_inst_queue_reads    292914251                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses    113500246                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.int_inst_queue_writes    149498308                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.iqInstsAdded       125956543                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqInstsIssued      117390086                       # Number of instructions issued
system.switch_cpus_11.iq.iqNonSpecInstsAdded        81704                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqSquashedInstsExamined     24742012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedInstsIssued        68262                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved        65043                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.iqSquashedOperandsExamined     34167029                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.issued_per_cycle::samples     59527445                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     1.972033                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     2.008358                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0     21231781     35.67%     35.67% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1      7682607     12.91%     48.57% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2      9801382     16.47%     65.04% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3      6712007     11.28%     76.31% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4      6327601     10.63%     86.94% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5      3945535      6.63%     93.57% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6      2375834      3.99%     97.56% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7       929973      1.56%     99.13% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8       520725      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total     59527445                       # Number of insts issued each cycle
system.switch_cpus_11.iq.rate                1.971896                       # Inst issue rate
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrAccesses         13222626                       # TLB accesses on write requests
system.switch_cpus_11.itb.wrMisses              34416                       # TLB misses on write requests
system.switch_cpus_11.memDep0.conflictingLoads      3113926                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores       691486                       # Number of conflicting stores.
system.switch_cpus_11.memDep0.insertedLoads     18264030                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores     12459986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.misc_regfile_reads     51289476                       # number of misc regfile reads
system.switch_cpus_11.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_11.numCycles              59531595                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.rename.BlockCycles      9530987                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.CommittedMaps    101988252                       # Number of HB maps that are committed
system.switch_cpus_11.rename.IQFullEvents       221901                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.IdleCycles      26373456                       # Number of cycles rename is idle
system.switch_cpus_11.rename.LQFullEvents       262456                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.ROBFullEvents       127489                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.RenameLookups    337146510                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.RenamedInsts    134659972                       # Number of instructions processed by rename
system.switch_cpus_11.rename.RenamedOperands    135444717                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RunCycles       21424325                       # Number of cycles rename is running
system.switch_cpus_11.rename.SQFullEvents        16727                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.SquashCycles      1186596                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.UnblockCycles       585655                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.UndoneMaps      33456455                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.fp_rename_lookups      1675392                       # Number of floating rename lookups
system.switch_cpus_11.rename.int_rename_lookups    219310622                       # Number of integer rename lookups
system.switch_cpus_11.rename.serializeStallCycles       426418                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.serializingInsts        27190                       # count of serializing insts renamed
system.switch_cpus_11.rename.skidInsts        1126163                       # count of insts added to the skid buffer
system.switch_cpus_11.rename.tempSerializingInsts        27190                       # count of temporary serializing insts renamed
system.switch_cpus_11.rob.rob_reads         177436059                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes        255935640                       # The number of ROB writes
system.switch_cpus_11.timesIdled                   35                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30314                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       102074                       # Transaction distribution
system.membus.trans_dist::CleanEvict              594                       # Transaction distribution
system.membus.trans_dist::ReadExReq            134866                       # Transaction distribution
system.membus.trans_dist::ReadExResp           134865                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30314                       # Transaction distribution
system.membus.pkt_count_system.cpu0.l3cache.mem_side::system.mem_ctrls.port       371764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.l3cache.mem_side::total       371764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::system.mem_ctrls.port        61263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::total        61263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 433027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::system.mem_ctrls.port     15162688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::total     15162688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::system.mem_ctrls.port      1941504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::total      1941504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17104192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            165180                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  165180    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              165180                       # Request fanout histogram
system.membus.reqLayer4.occupancy           281950380                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          309308372                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           69576869                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF  27219326388                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           417                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF   27219323886                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.inst            2                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.data        17609                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.inst            1                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.data       117232                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::total       134846                       # number of demand (read+write) misses
system.cpu0.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.inst            2                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.data        17609                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.inst            1                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.data       117232                       # number of overall misses
system.cpu0.l3cache.overall_misses::total       134846                       # number of overall misses
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.inst       298155                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.data   1776029271                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.inst        98412                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.data  22820382546                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::total  24596808384                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.inst       298155                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.data   1776029271                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.inst        98412                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.data  22820382546                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::total  24596808384                       # number of overall miss cycles
system.cpu0.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.data        17609                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.inst            1                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.data       117232                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::total       134846                       # number of demand (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.data        17609                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.inst            1                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.data       117232                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::total       134846                       # number of overall (read+write) accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 149077.500000                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.data 100859.178318                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.inst        98412                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.data 194660.012164                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::total 182406.659330                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 149077.500000                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.data 100859.178318                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.inst        98412                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.data 194660.012164                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::total 182406.659330                       # average overall miss latency
system.cpu0.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.writebacks::.writebacks       102072                       # number of writebacks
system.cpu0.l3cache.writebacks::total          102072                       # number of writebacks
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.data        17609                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.inst            1                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.data       117232                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::total       134844                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.inst            2                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.data        17609                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.inst            1                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.data       117232                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::total       134844                       # number of overall MSHR misses
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst       297321                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   1768686318                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.inst        97995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.data  22771497219                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::total  24540578853                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst       297321                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   1768686318                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.inst        97995                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.data  22771497219                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::total  24540578853                       # number of overall MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::total     0.999985                       # mshr miss rate for demand accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::total     0.999985                       # mshr miss rate for overall accesses
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 148660.500000                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 100442.178318                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst        97995                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 194243.015721                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::total 181992.367870                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 148660.500000                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 100442.178318                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst        97995                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 194243.015721                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::total 181992.367870                       # average overall mshr miss latency
system.cpu0.l3cache.replacements               102077                       # number of replacements
system.cpu0.l3cache.WritebackDirty_hits::.cpu0.data            1                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::.switch_cpus0.data        17609                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::.switch_cpus_10.data       113134                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::total       130744                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_accesses::.cpu0.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::.switch_cpus0.data        17609                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::.switch_cpus_10.data       113134                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::total       130744                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus0.data        17609                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus_10.data       117231                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::total       134841                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   1776029271                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus_10.data  22820255361                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::total  24596284632                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus0.data        17609                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus_10.data       117231                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::total       134841                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 100859.178318                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 194660.587737                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::total 182409.538879                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        17609                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus_10.data       117231                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::total       134840                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1768686318                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data  22771370451                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::total  24540056769                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::total     0.999993                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 100442.178318                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 194243.591294                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::total 181993.894757                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.inst            1                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.data            1                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::total            5                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst       298155                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.inst        98412                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.data       127185                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::total       523752                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::total            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 149077.500000                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst        98412                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data       127185                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::total 104750.400000                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst            2                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.inst            1                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data            1                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::total            4                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst       297321                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst        97995                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data       126768                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::total       522084                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 148660.500000                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst        97995                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data       126768                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::total       130521                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.tags.tagsinuse         621.968776                       # Cycle average of tags in use
system.cpu0.l3cache.tags.total_refs            265590                       # Total number of references to valid blocks.
system.cpu0.l3cache.tags.sampled_refs          134845                       # Sample count of references to valid blocks.
system.cpu0.l3cache.tags.avg_refs            1.969595                       # Average number of references to valid blocks.
system.cpu0.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l3cache.tags.occ_blocks::.cpu0.inst     0.003029                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.cpu0.data     0.003131                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.inst     0.006057                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.data    65.686387                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.inst     0.003563                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.data   556.266610                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_percent::.cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.data     0.002005                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.data     0.016976                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::total     0.018981                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::2         3976                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::3        28351                       # Occupied blocks per task id
system.cpu0.l3cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l3cache.tags.tag_accesses         4384301                       # Number of tag accesses
system.cpu0.l3cache.tags.data_accesses        4384301                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst            2                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       253544                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst       140703                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          394249                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst            2                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       253544                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst       140703                       # number of overall hits
system.cpu0.icache.overall_hits::total         394249                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::total            6                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst       314835                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst       294402                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       609237                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst       314835                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst       294402                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       609237                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       253546                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst       140706                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       394255                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       253546                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst       140706                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       394255                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.333333                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.000021                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.333333                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.000021                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 157417.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst        98134                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101539.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 157417.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst        98134                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101539.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst            1                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst            2                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst            1                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst       314001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst       106335                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       420336                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst       314001                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst       106335                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       420336                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 157000.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst       106335                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       140112                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 157000.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst       106335                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       140112                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst            2                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       253544                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst       140703                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         394249                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst       314835                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst       294402                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       609237                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       253546                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst       140706                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       394255                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.333333                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 157417.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst        98134                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101539.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst            2                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst            1                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst       314001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst       106335                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       420336                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 157000.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst       106335                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       140112                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse            0.080633                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             394253                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                4                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         98563.250000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.020612                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.041223                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst     0.018798                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000040                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000081                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.000037                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.000157                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.007812                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          3154044                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         3154044                       # Number of data accesses
system.cpu0.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.toL3Bus.trans_dist::ReadResp            5                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::WritebackDirty       232816                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::CleanEvict            6                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExReq       134841                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExResp       134840                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadSharedReq            5                       # Transaction distribution
system.cpu0.toL3Bus.pkt_count_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side       400436                       # Packet count per connected master and slave (bytes)
system.cpu0.toL3Bus.pkt_size_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side     16997696                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL3Bus.snoops                     102077                       # Total snoops (count)
system.cpu0.toL3Bus.snoopTraffic              6532608                       # Total snoop traffic (bytes)
system.cpu0.toL3Bus.snoop_fanout::samples       236923                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::mean       0.000017                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::stdev      0.004109                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::0            236919    100.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::1                 4      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::total        236923                       # Request fanout histogram
system.cpu0.toL3Bus.reqLayer0.occupancy     219791109                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.cpu0.toL3Bus.respLayer0.occupancy    168688593                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.respLayer0.utilization          0.6                       # Layer utilization (%)
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       123250                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data       820634                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          943885                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       123250                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data       820634                       # number of overall hits
system.cpu0.dcache.overall_hits::total         943885                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data        17609                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data       117233                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        134843                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data        17609                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data       117233                       # number of overall misses
system.cpu0.dcache.overall_misses::total       134843                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data   1922888331                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data  23798216271                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  25721104602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data   1922888331                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data  23798216271                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  25721104602                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       140859                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data       937867                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1078728                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       140859                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data       937867                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1078728                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.125012                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.125000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.125002                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.125012                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.125000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.125002                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 109199.178318                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 202999.294320                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 190748.534236                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 109199.178318                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 202999.294320                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 190748.534236                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       134328                       # number of writebacks
system.cpu0.dcache.writebacks::total           134328                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data            1                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data        17609                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data       117232                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       134841                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data        17609                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data       117232                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       134841                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   1915545378                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data  23749203759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  25664749137                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   1915545378                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data  23749203759                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  25664749137                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.125012                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.124999                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.125000                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.125012                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.124999                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.125000                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 108782.178318                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 202582.944580                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 190333.423343                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 108782.178318                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 202582.944580                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 190333.423343                       # average overall mshr miss latency
system.cpu0.dcache.replacements                134329                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data           15                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             15                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data       262710                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total       262710                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data           17                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           17                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.117647                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117647                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data       131355                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total       131355                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data            1                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data            1                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data       135108                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total       135108                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.058824                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data       135108                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total       135108                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            1                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       123250                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data       820619                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        943870                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        17609                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data       117231                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       134841                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1922888331                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data  23797953561                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25720841892                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       140859                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data       937850                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1078711                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.500000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.125012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.125000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.125002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 109199.178318                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data 203000.516595                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 190749.415178                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        17609                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data       117231                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       134840                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1915545378                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data  23749068651                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  25664614029                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.125012                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.125000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 108782.178318                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data 202583.520153                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 190333.832906                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           10.539182                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1078726                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           134841                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.999985                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000054                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.925758                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data     9.613371                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.001808                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.018776                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.020584                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          8764665                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         8764665                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        17609                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data       117232                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       134846                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        17609                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data       117232                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       134846                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst       310665                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   1886173566                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst       104667                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data  23553662451                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  25440251349                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst       310665                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   1886173566                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst       104667                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data  23553662451                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  25440251349                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data        17609                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data       117232                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       134846                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data        17609                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data       117232                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       134846                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 155332.500000                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 107114.178318                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst       104667                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 200914.958808                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 188661.520171                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 155332.500000                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 107114.178318                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst       104667                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 200914.958808                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 188661.520171                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       130744                       # number of writebacks
system.cpu0.l2cache.writebacks::total          130744                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        17609                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst            1                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data       117232                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       134844                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst            2                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        17609                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst            1                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data       117232                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       134844                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst       309831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   1878830613                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst       104250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data  23504777124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  25384021818                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst       309831                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   1878830613                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst       104250                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data  23504777124                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  25384021818                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.999985                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.999985                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 154915.500000                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 106697.178318                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst       104250                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 200497.962365                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 188247.321483                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 154915.500000                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 106697.178318                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst       104250                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 200497.962365                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 188247.321483                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               130749                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.cpu0.data            1                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus0.data        17609                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus_10.data       116718                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       134328                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.cpu0.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus0.data        17609                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus_10.data       116718                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       134328                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        17609                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data       117231                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       134841                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   1886173566                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data  23553529011                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  25439702577                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        17609                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data       117231                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       134841                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 107114.178318                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 200915.534381                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 188664.446103                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        17609                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data       117231                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       134840                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1878830613                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data  23504644101                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  25383474714                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.999993                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 106697.178318                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 200498.537938                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 188248.848368                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_misses::.cpu0.inst            1                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus0.inst            2                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst            1                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total            4                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus0.inst       310665                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst       104667                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total       415332                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_accesses::.cpu0.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus0.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total            4                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 155332.500000                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst       104667                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total       103833                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus0.inst            2                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst            1                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst       309831                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst       104250                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total       414081                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 154915.500000                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst       104250                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total       138027                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data       133440                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total       133440                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data       133440                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total       133440                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data            1                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data       133023                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total       133023                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data       133023                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total       133023                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse          83.559660                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            269174                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          134845                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.996173                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.000407                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000422                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     0.000814                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data     7.288115                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst     0.000299                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data    76.269602                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.001779                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.018621                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.020400                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3655                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         4441645                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        4441645                       # Number of data accesses
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp            5                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty       265072                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict           10                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq       134841                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp       134840                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq            4                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq            1                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       404012                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           404020                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     17226816                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total          17227072                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                     130753                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic              8367616                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples       265599                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.000030                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.005488                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0            265591    100.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1                 8      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total        265599                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy     224274693                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy    168684840                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy         3753                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF   27219323886                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.demand_hits::.switch_cpus_11.data           25                       # number of demand (read+write) hits
system.cpu1.l3cache.demand_hits::total             25                       # number of demand (read+write) hits
system.cpu1.l3cache.overall_hits::.switch_cpus_11.data           25                       # number of overall hits
system.cpu1.l3cache.overall_hits::total            25                       # number of overall hits
system.cpu1.l3cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.data         1231                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.data        28817                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::total        30334                       # number of demand (read+write) misses
system.cpu1.l3cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.data         1231                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.inst           86                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.data        28817                       # number of overall misses
system.cpu1.l3cache.overall_misses::total        30334                       # number of overall misses
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.inst     21786165                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.data    144206940                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.inst     15466530                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.data   3359291952                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::total   3540751587                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.inst     21786165                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.data    144206940                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.inst     15466530                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.data   3359291952                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::total   3540751587                       # number of overall miss cycles
system.cpu1.l3cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.data         1231                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.inst           86                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.data        28842                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::total        30359                       # number of demand (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.data         1231                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.inst           86                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.data        28842                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::total        30359                       # number of overall (read+write) accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.data     0.999133                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::total     0.999177                       # miss rate for demand accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.data     0.999133                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::total     0.999177                       # miss rate for overall accesses
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 110031.136364                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.data 117146.173842                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.inst 179843.372093                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.data 116573.271055                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::total 116725.508901                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 110031.136364                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.data 117146.173842                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.inst 179843.372093                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.data 116573.271055                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::total 116725.508901                       # average overall miss latency
system.cpu1.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.writebacks::.writebacks            2                       # number of writebacks
system.cpu1.l3cache.writebacks::total               2                       # number of writebacks
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.data         1231                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.data        28817                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::total        30332                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.data         1231                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.inst           86                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.data        28817                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::total        30332                       # number of overall MSHR misses
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     21703599                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.data    143693613                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.inst     15430668                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.data   3347275263                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::total   3528103143                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     21703599                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.data    143693613                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.inst     15430668                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.data   3347275263                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::total   3528103143                       # number of overall MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.999133                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::total     0.999111                       # mshr miss rate for demand accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.999133                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::total     0.999111                       # mshr miss rate for overall accesses
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 109614.136364                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 116729.173842                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 179426.372093                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 116156.271055                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::total 116316.205427                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 109614.136364                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 116729.173842                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 179426.372093                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 116156.271055                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::total 116316.205427                       # average overall mshr miss latency
system.cpu1.l3cache.replacements                  832                       # number of replacements
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus1.data            6                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus_11.data            2                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus1.data            6                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus_11.data            2                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus_11.data            3                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::total           25                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      3015327                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus_11.data       502902                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::total      3518229                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus_11.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::total           25                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus_11.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data       143587                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data       167634                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::total 140729.160000                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus_11.data            3                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::total           24                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      3006570                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       501651                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::total      3508221                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data       143170                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data       167217                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::total 146175.875000                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_hits::.switch_cpus_11.data           25                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_hits::total           25                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.inst           86                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.data        28814                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::total        30309                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     21786165                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    141191613                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.inst     15466530                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   3358789050                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::total   3537233358                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.data         1210                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.inst           86                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.data        28839                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::total        30334                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.999133                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::total     0.999176                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 110031.136364                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 116687.283471                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 179843.372093                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 116567.954814                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::total 116705.709789                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.inst           86                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        28814                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::total        30308                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     21703599                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    140687043                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst     15430668                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   3346773612                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::total   3524594922                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.999133                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::total     0.999143                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 109614.136364                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 116270.283471                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 179426.372093                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 116150.954814                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 116292.560446                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.tags.tagsinuse         301.430450                       # Cycle average of tags in use
system.cpu1.l3cache.tags.total_refs             56295                       # Total number of references to valid blocks.
system.cpu1.l3cache.tags.sampled_refs           30334                       # Sample count of references to valid blocks.
system.cpu1.l3cache.tags.avg_refs            1.855838                       # Average number of references to valid blocks.
system.cpu1.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l3cache.tags.occ_blocks::.cpu1.inst     0.020612                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.cpu1.data     0.020612                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.inst     3.912099                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.data    24.008718                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.inst     1.515524                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.data   271.952886                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.inst     0.000119                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.data     0.000733                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.inst     0.000046                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.data     0.008299                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::total     0.009199                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_task_id_blocks::1024        29502                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::2         1042                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::3        10444                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::4        17935                       # Occupied blocks per task id
system.cpu1.l3cache.tags.occ_task_id_percent::1024     0.900330                       # Percentage of cache occupancy per task id
system.cpu1.l3cache.tags.tag_accesses          931054                       # Number of tag accesses
system.cpu1.l3cache.tags.data_accesses         931054                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst            1                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1267499                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst     13188132                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14455632                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst            1                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1267499                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst     13188132                       # number of overall hits
system.cpu1.icache.overall_hits::total       14455632                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst           99                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           298                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst           99                       # number of overall misses
system.cpu1.icache.overall_misses::total          298                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     23437485                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst     18185370                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     41622855                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     23437485                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst     18185370                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     41622855                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1267697                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst     13188231                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14455930                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1267697                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst     13188231                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14455930                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.500000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000156                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.500000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000156                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 118371.136364                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst 183690.606061                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 139674.010067                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 118371.136364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst 183690.606061                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 139674.010067                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3414                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   142.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          284                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst           86                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          284                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     23354919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst     16147908                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     39502827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     23354919                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst     16147908                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     39502827                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000156                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000156                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 117954.136364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 187766.372093                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 139094.461268                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 117954.136364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 187766.372093                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 139094.461268                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst            1                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1267499                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst     13188132                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14455632                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          198                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst           99                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          298                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     23437485                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst     18185370                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     41622855                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1267697                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst     13188231                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14455930                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 118371.136364                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst 183690.606061                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 139674.010067                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst           86                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          284                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     23354919                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst     16147908                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     39502827                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 117954.136364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst 187766.372093                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 139094.461268                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse            5.647093                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14455917                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              285                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         50722.515789                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.020612                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     4.076666                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst     1.549815                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000040                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.007962                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.003027                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.011029                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          285                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        115647725                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       115647725                       # Number of data accesses
system.cpu1.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.toL3Bus.trans_dist::ReadResp        30334                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::WritebackDirty           10                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::CleanEvict        26758                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExReq           25                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExResp           25                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadSharedReq        30334                       # Transaction distribution
system.cpu1.toL3Bus.pkt_count_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side        86654                       # Packet count per connected master and slave (bytes)
system.cpu1.toL3Bus.pkt_size_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side      1943488                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL3Bus.snoops                        832                       # Total snoops (count)
system.cpu1.toL3Bus.snoopTraffic                  128                       # Total snoop traffic (bytes)
system.cpu1.toL3Bus.snoop_fanout::samples        31191                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::mean       0.007598                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::stdev      0.086838                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::0             30954     99.24%     99.24% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::1               237      0.76%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::total         31191                       # Request fanout histogram
system.cpu1.toL3Bus.reqLayer0.occupancy      23480853                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.toL3Bus.respLayer0.occupancy     37976607                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.switch_cpus1.data       503772                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data     21303685                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21807457                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       503772                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data     21303685                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21807457                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         1318                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data        89354                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         90673                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         1318                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data        89354                       # number of overall misses
system.cpu1.dcache.overall_misses::total        90673                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    155126502                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data   7224054207                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7379180709                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    155126502                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data   7224054207                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7379180709                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       505090                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data     21393039                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21898130                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       505090                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data     21393039                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21898130                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002609                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.004177                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004141                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002609                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.004177                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004141                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 117698.408194                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 80847.574893                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81382.337730                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 117698.408194                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 80847.574893                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81382.337730                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          224                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          177                       # number of writebacks
system.cpu1.dcache.writebacks::total              177                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data        33934                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        33934                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data        33934                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        33934                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         1318                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data        55420                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        56738                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         1318                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data        55420                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        56738                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    154576896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data   3776767332                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3931344228                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    154576896                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data   3776767332                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3931344228                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002609                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.002591                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002591                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002609                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.002591                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002591                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 117281.408194                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 68148.093324                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69289.439670                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 117281.408194                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 68148.093324                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69289.439670                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 56227                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       290591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data     10657132                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10947723                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1297                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data        89228                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        90525                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    151936035                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data   7222603047                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7374539082                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       291888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data     10746360                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11038248                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.004443                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.008303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008201                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 117144.205860                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 80945.477283                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81464.115791                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data        33934                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        33934                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1297                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data        55294                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        56591                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    151395186                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data   3775368714                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3926763900                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.004443                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.005145                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005127                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 116727.205860                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 68278.090100                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69388.487569                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       213181                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     10646553                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10859734                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data           21                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data          126                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      3190467                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data      1451160                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4641627                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       213202                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     10646679                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10859882                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data       151927                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data 11517.142857                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31362.344595                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data           21                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data          126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      3181710                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data      1398618                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4580328                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000098                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data       151510                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data 11100.142857                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31158.693878                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           10.366265                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           21864196                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            56739                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           385.346869                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1293351709284                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000497                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     1.516435                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data     8.849332                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.002962                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.017284                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.020247                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        175241779                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       175241779                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.demand_hits::.switch_cpus1.data           87                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data        26578                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          26665                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data           87                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data        26578                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         26665                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1231                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data        28842                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        30359                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1231                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst           86                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data        28842                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        30359                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     23024655                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data    151906845                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst     16004460                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data   3540140265                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   3731076225                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     23024655                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data    151906845                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst     16004460                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data   3540140265                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   3731076225                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data         1318                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst           86                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data        55420                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        57024                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data         1318                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst           86                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data        55420                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        57024                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.933991                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.520426                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.532390                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.933991                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.520426                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.532390                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 116286.136364                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 123401.173842                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 186098.372093                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 122742.537445                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 122898.521855                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 116286.136364                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 123401.173842                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 186098.372093                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 122742.537445                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 122898.521855                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks            8                       # number of writebacks
system.cpu1.l2cache.writebacks::total               8                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1231                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data        28842                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        30357                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1231                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst           86                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data        28842                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        30357                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     22942089                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data    151393518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst     15968598                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data   3528113151                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   3718417356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     22942089                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data    151393518                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst     15968598                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data   3528113151                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   3718417356                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.933991                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.520426                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.532355                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.933991                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.520426                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.532355                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 115869.136364                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 122984.173842                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 185681.372093                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 122325.537445                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 122489.618737                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 115869.136364                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 122984.173842                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 185681.372093                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 122325.537445                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 122489.618737                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                26263                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.cpu1.data            1                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus1.data            8                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus_11.data          168                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          177                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.cpu1.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus1.data            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus_11.data          168                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          177                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.CleanEvict_mshr_misses::.switch_cpus_11.data            6                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.switch_cpus_11.data          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data          123                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total          123                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data            3                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total           25                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      3146682                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data       521667                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      3668349                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data          126                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          148                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.023810                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.168919                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data       149842                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data       173889                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 146733.960000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data            3                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total           24                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      3137925                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       520416                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      3658341                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.023810                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.162162                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data       149425                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data       173472                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 152430.875000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_misses::.cpu1.inst            1                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst           86                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          285                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus1.inst     23024655                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst     16004460                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     39029115                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_accesses::.cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus1.inst          198                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          285                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 116286.136364                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 186098.372093                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 136944.263158                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst           86                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          284                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     22942089                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst     15968598                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     38910687                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.996491                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 115869.136364                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 185681.372093                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 137009.461268                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data           87                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data        26455                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        26542                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data        28839                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        30049                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data    148760163                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   3539618598                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   3688378761                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data         1297                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data        55294                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        56591                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.932922                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.521557                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.530985                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 122942.283471                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 122737.216894                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 122745.474425                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        28839                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        30049                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    148255593                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   3527592735                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   3675848328                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.932922                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.521557                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.530985                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 122525.283471                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 122320.216894                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 122328.474425                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse          76.487938                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            113204                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           30359                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.728845                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003752                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.020612                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.704337                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data    11.356289                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst     0.181262                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data    64.221685                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000005                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000172                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.002773                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.000044                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.015679                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.018674                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1042                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2465                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         1841719                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        1841719                       # Number of data accesses
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        56876                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty          185                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        82542                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq          148                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp          148                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          285                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        56591                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side          570                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       169705                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           170275                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        18240                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      3642624                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           3660864                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      26500                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                  512                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        83524                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.006489                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.080294                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             82982     99.35%     99.35% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               542      0.65%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         83524                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      47372451                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     70979238                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       355284                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.switch_cpus_10.pwrStateResidencyTicks::OFF  27219326388                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF  27219326388                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF  27219326388                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1320571034004                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data      1126976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        78784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.data      7502784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.inst         5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.data      1844288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10571456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_10.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_11.inst         5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu0.data           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.switch_cpus0.data      1126976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.switch_cpus1.data          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.switch_cpus_10.data      5405568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6532736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data        17609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         1231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.data       117231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.inst           86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.data        28817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              165179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu0.data             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus0.data        17609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus1.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus_10.data        84462                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             102074                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             2351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data             2351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             2351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data             2351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst         4703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     41403523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       465552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      2894414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.inst         2351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.data    275641796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.inst       202209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.data     67756563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             388380515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         2351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         2351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst         4703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       465552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_10.inst         2351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_11.inst       202209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           679517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu0.data            2351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus0.data     41403523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus1.data         4703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus_10.data    198593012                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            240003588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            2351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data            4703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            2351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data            2351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst         4703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     82807046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       465552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      2899117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.inst         2351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.data    474234807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.inst       202209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.data     67756563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            628384103                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                       417                       # Clock period in ticks

---------- End Simulation Statistics   ----------
