#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 27 16:03:38 2023
# Process ID: 4000
# Current directory: D:/Program Files/Verilog project/MIPS_single
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15668 D:\Program Files\Verilog project\MIPS_single\MIPS_single.xpr
# Log file: D:/Program Files/Verilog project/MIPS_single/vivado.log
# Journal file: D:/Program Files/Verilog project/MIPS_single\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Program Files/Verilog project/MIPS_single/MIPS_single.xpr}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {D:/Program Files/Verilog project/MIPS_single/testbench_behav.wcfg}
source testbench.tcl
close_sim
close_project
create_project MIPS_Multi2 {D:/Program Files/Verilog project/MIPS_Multi2} -part xc7a100tcsg324-1
import_files -norecurse {C:/Users/Indifference/Downloads/MIPS-master/datapath.sv C:/Users/Indifference/Downloads/MIPS-master/mem.sv C:/Users/Indifference/Downloads/MIPS-master/top.sv C:/Users/Indifference/Downloads/MIPS-master/alu.sv C:/Users/Indifference/Downloads/MIPS-master/mipstest.sv C:/Users/Indifference/Downloads/MIPS-master/mips.sv C:/Users/Indifference/Downloads/MIPS-master/controller.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
