{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 18 16:07:24 2006 " "Info: Processing started: Fri Aug 18 16:07:24 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gpio_control -c gpio_control " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gpio_control -c gpio_control" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_REGS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SPI_REGS.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_REGS " "Info: Found entity 1: SPI_REGS" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "gpio_control.v(46) " "Warning (10273): Verilog HDL warning at gpio_control.v(46): extended using \"x\" or \"z\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "gpio_control.v(47) " "Warning (10273): Verilog HDL warning at gpio_control.v(47): extended using \"x\" or \"z\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "gpio_control.v(48) " "Warning (10273): Verilog HDL warning at gpio_control.v(48): extended using \"x\" or \"z\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gpio_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_control " "Info: Found entity 1: gpio_control" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterX.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RegisterX.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterX " "Info: Found entity 1: RegisterX" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "gpio_control " "Info: Elaborating entity \"gpio_control\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VRFC_CONDITION_EXP_IS_CONST" "gpio_control.v(46) " "Warning (10037): Verilog HDL or VHDL warning at gpio_control.v(46): conditional expression evaluates to a constant" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 46 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0}
{ "Warning" "WVRFX_VRFC_CONDITION_EXP_IS_CONST" "gpio_control.v(47) " "Warning (10037): Verilog HDL or VHDL warning at gpio_control.v(47): conditional expression evaluates to a constant" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 47 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0}
{ "Warning" "WVRFX_VRFC_CONDITION_EXP_IS_CONST" "gpio_control.v(48) " "Warning (10037): Verilog HDL or VHDL warning at gpio_control.v(48): conditional expression evaluates to a constant" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 48 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_REGS SPI_REGS:spi_regs " "Info: Elaborating entity \"SPI_REGS\" for hierarchy \"SPI_REGS:spi_regs\"" {  } { { "gpio_control.v" "spi_regs" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 68 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterX RegisterX:port0reg " "Info: Elaborating entity \"RegisterX\" for hierarchy \"RegisterX:port0reg\"" {  } { { "gpio_control.v" "port0reg" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 76 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterX RegisterX:port1reg " "Info: Elaborating entity \"RegisterX\" for hierarchy \"RegisterX:port1reg\"" {  } { { "gpio_control.v" "port1reg" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 84 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterX RegisterX:port2reg " "Info: Elaborating entity \"RegisterX\" for hierarchy \"RegisterX:port2reg\"" {  } { { "gpio_control.v" "port2reg" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 92 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\]~23 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[0\]~23 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\]~22 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[1\]~22 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\]~21 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[2\]~21 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\]~20 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[3\]~20 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\]~19 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[4\]~19 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[5\]~18 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[5\]~18 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\]~17 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[6\]~17 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\]~16 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[7\]~16 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[8\]~15 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[8\]~15 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[9\]~14 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[9\]~14 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\]~13 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[10\]~13 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\]~12 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[11\]~12 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[12\]~11 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[12\]~11 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[13\]~10 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[13\]~10 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[14\]~9 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[14\]~9 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[15\]~8 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO\[15\]~8 that it feeds" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[0\]~63 " "Warning: Node \"GPIO\[0\]~63\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[1\]~64 " "Warning: Node \"GPIO\[1\]~64\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[2\]~65 " "Warning: Node \"GPIO\[2\]~65\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[3\]~66 " "Warning: Node \"GPIO\[3\]~66\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[4\]~67 " "Warning: Node \"GPIO\[4\]~67\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[5\]~68 " "Warning: Node \"GPIO\[5\]~68\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[6\]~69 " "Warning: Node \"GPIO\[6\]~69\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[7\]~70 " "Warning: Node \"GPIO\[7\]~70\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[8\]~71 " "Warning: Node \"GPIO\[8\]~71\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[9\]~72 " "Warning: Node \"GPIO\[9\]~72\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[10\]~73 " "Warning: Node \"GPIO\[10\]~73\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[11\]~74 " "Warning: Node \"GPIO\[11\]~74\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[12\]~75 " "Warning: Node \"GPIO\[12\]~75\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[13\]~76 " "Warning: Node \"GPIO\[13\]~76\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[14\]~77 " "Warning: Node \"GPIO\[14\]~77\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO\[15\]~78 " "Warning: Node \"GPIO\[15\]~78\"" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "101 " "Info: Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "25 " "Info: Implemented 25 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "72 " "Info: Implemented 72 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 18 16:07:26 2006 " "Info: Processing ended: Fri Aug 18 16:07:26 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.map.smsg " "Info: Generated suppressed messages file C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
