Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Apr  4 15:18:13 2024
| Host         : Jorbis-Zenbook running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5loopback_timing_summary_routed.rpt -pb lab5loopback_timing_summary_routed.pb -rpx lab5loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5loopback
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.972        0.000                      0                  148        0.174        0.000                      0                  148        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              2.972        0.000                      0                  148        0.174        0.000                      0                  148        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        2.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 transmitter/baudCnt.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baudCnt.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 4.115ns (58.818%)  route 2.881ns (41.182%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.146    transmitter/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  transmitter/baudCnt.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.419     5.565 r  transmitter/baudCnt.count_reg[2]/Q
                         net (fo=2, routed)           0.483     6.048    transmitter/baudCnt.count_reg_n_0_[2]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     6.897 r  transmitter/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.897    transmitter/count1_carry_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.119 f  transmitter/count1_carry__0/O[0]
                         net (fo=2, routed)           0.639     7.759    transmitter/count1_carry__0_n_7
    SLICE_X5Y92          LUT1 (Prop_lut1_I0_O)        0.299     8.058 r  transmitter/count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.058    transmitter/count0_carry__0_i_3__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.608 r  transmitter/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.608    transmitter/count0_carry__0_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.942 f  transmitter/count0_carry__1/O[1]
                         net (fo=2, routed)           0.599     9.540    transmitter/count0_carry__1_n_6
    SLICE_X2Y93          LUT1 (Prop_lut1_I0_O)        0.303     9.843 r  transmitter/count0__33_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     9.843    transmitter/count0__33_carry__1_i_2__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  transmitter/count0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.376    transmitter/count0__33_carry__1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  transmitter/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.493    transmitter/count0__33_carry__2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.650 r  transmitter/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.160    11.810    transmitter/count0__33_carry__3_n_2
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.332    12.142 r  transmitter/baudCnt.count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    12.142    transmitter/baudCnt.count[3]_i_1__0_n_0
    SLICE_X3Y92          FDRE                                         r  transmitter/baudCnt.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    transmitter/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  transmitter/baudCnt.count_reg[3]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.029    15.115    transmitter/baudCnt.count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 transmitter/baudCnt.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baudCnt.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 4.143ns (58.982%)  route 2.881ns (41.018%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.146    transmitter/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  transmitter/baudCnt.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.419     5.565 r  transmitter/baudCnt.count_reg[2]/Q
                         net (fo=2, routed)           0.483     6.048    transmitter/baudCnt.count_reg_n_0_[2]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     6.897 r  transmitter/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.897    transmitter/count1_carry_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.119 f  transmitter/count1_carry__0/O[0]
                         net (fo=2, routed)           0.639     7.759    transmitter/count1_carry__0_n_7
    SLICE_X5Y92          LUT1 (Prop_lut1_I0_O)        0.299     8.058 r  transmitter/count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.058    transmitter/count0_carry__0_i_3__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.608 r  transmitter/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.608    transmitter/count0_carry__0_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.942 f  transmitter/count0_carry__1/O[1]
                         net (fo=2, routed)           0.599     9.540    transmitter/count0_carry__1_n_6
    SLICE_X2Y93          LUT1 (Prop_lut1_I0_O)        0.303     9.843 r  transmitter/count0__33_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     9.843    transmitter/count0__33_carry__1_i_2__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  transmitter/count0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.376    transmitter/count0__33_carry__1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  transmitter/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.493    transmitter/count0__33_carry__2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.650 r  transmitter/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.160    11.810    transmitter/count0__33_carry__3_n_2
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.360    12.170 r  transmitter/baudCnt.count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    12.170    transmitter/baudCnt.count[4]_i_1__0_n_0
    SLICE_X3Y92          FDRE                                         r  transmitter/baudCnt.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    transmitter/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  transmitter/baudCnt.count_reg[4]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.075    15.161    transmitter/baudCnt.count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -12.170    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 3.755ns (54.642%)  route 3.117ns (45.358%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.556     5.077    receiver/clk_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  receiver/baudCnt.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  receiver/baudCnt.count_reg[0]/Q
                         net (fo=4, routed)           0.644     6.177    receiver/count[0]
    SLICE_X8Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.772 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.772    receiver/count1_carry_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  receiver/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.889    receiver/count1_carry__0_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.108 f  receiver/count1_carry__1/O[0]
                         net (fo=2, routed)           0.706     7.814    receiver/count1[9]
    SLICE_X9Y94          LUT1 (Prop_lut1_I0_O)        0.295     8.109 r  receiver/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.109    receiver/count0_carry__1_i_3_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.659 r  receiver/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.659    receiver/count0_carry__1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.881 f  receiver/count0_carry__2/O[0]
                         net (fo=2, routed)           0.612     9.493    receiver/count0_carry__2_n_7
    SLICE_X10Y95         LUT1 (Prop_lut1_I0_O)        0.299     9.792 r  receiver/count0__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000     9.792    receiver/count0__33_carry__2_i_3_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.305 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.305    receiver/count0__33_carry__2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.462 r  receiver/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.155    11.617    receiver/count0__33_carry__3_n_2
    SLICE_X11Y92         LUT3 (Prop_lut3_I1_O)        0.332    11.949 r  receiver/baudCnt.count[0]_i_1/O
                         net (fo=1, routed)           0.000    11.949    receiver/p_1_in[0]
    SLICE_X11Y92         FDRE                                         r  receiver/baudCnt.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.440    14.781    receiver/clk_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  receiver/baudCnt.count_reg[0]/C
                         clock pessimism              0.296    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X11Y92         FDRE (Setup_fdre_C_D)        0.031    15.073    receiver/baudCnt.count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -11.949    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 transmitter/baudCnt.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baudCnt.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 4.115ns (60.891%)  route 2.643ns (39.109%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.146    transmitter/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  transmitter/baudCnt.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.419     5.565 r  transmitter/baudCnt.count_reg[2]/Q
                         net (fo=2, routed)           0.483     6.048    transmitter/baudCnt.count_reg_n_0_[2]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     6.897 r  transmitter/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.897    transmitter/count1_carry_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.119 f  transmitter/count1_carry__0/O[0]
                         net (fo=2, routed)           0.639     7.759    transmitter/count1_carry__0_n_7
    SLICE_X5Y92          LUT1 (Prop_lut1_I0_O)        0.299     8.058 r  transmitter/count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.058    transmitter/count0_carry__0_i_3__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.608 r  transmitter/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.608    transmitter/count0_carry__0_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.942 f  transmitter/count0_carry__1/O[1]
                         net (fo=2, routed)           0.599     9.540    transmitter/count0_carry__1_n_6
    SLICE_X2Y93          LUT1 (Prop_lut1_I0_O)        0.303     9.843 r  transmitter/count0__33_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     9.843    transmitter/count0__33_carry__1_i_2__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  transmitter/count0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.376    transmitter/count0__33_carry__1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  transmitter/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.493    transmitter/count0__33_carry__2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.650 r  transmitter/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          0.921    11.572    transmitter/count0__33_carry__3_n_2
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.332    11.904 r  transmitter/baudCnt.count[7]_i_1__0/O
                         net (fo=1, routed)           0.000    11.904    transmitter/baudCnt.count[7]_i_1__0_n_0
    SLICE_X1Y93          FDRE                                         r  transmitter/baudCnt.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.509    14.850    transmitter/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  transmitter/baudCnt.count_reg[7]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.029    15.116    transmitter/baudCnt.count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 transmitter/baudCnt.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baudCnt.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 4.141ns (61.041%)  route 2.643ns (38.959%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.146    transmitter/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  transmitter/baudCnt.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.419     5.565 r  transmitter/baudCnt.count_reg[2]/Q
                         net (fo=2, routed)           0.483     6.048    transmitter/baudCnt.count_reg_n_0_[2]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     6.897 r  transmitter/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.897    transmitter/count1_carry_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.119 f  transmitter/count1_carry__0/O[0]
                         net (fo=2, routed)           0.639     7.759    transmitter/count1_carry__0_n_7
    SLICE_X5Y92          LUT1 (Prop_lut1_I0_O)        0.299     8.058 r  transmitter/count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.058    transmitter/count0_carry__0_i_3__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.608 r  transmitter/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.608    transmitter/count0_carry__0_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.942 f  transmitter/count0_carry__1/O[1]
                         net (fo=2, routed)           0.599     9.540    transmitter/count0_carry__1_n_6
    SLICE_X2Y93          LUT1 (Prop_lut1_I0_O)        0.303     9.843 r  transmitter/count0__33_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     9.843    transmitter/count0__33_carry__1_i_2__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  transmitter/count0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.376    transmitter/count0__33_carry__1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  transmitter/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.493    transmitter/count0__33_carry__2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.650 r  transmitter/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          0.921    11.572    transmitter/count0__33_carry__3_n_2
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.358    11.930 r  transmitter/baudCnt.count[8]_i_1__0/O
                         net (fo=1, routed)           0.000    11.930    transmitter/baudCnt.count[8]_i_1__0_n_0
    SLICE_X1Y93          FDRE                                         r  transmitter/baudCnt.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.509    14.850    transmitter/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  transmitter/baudCnt.count_reg[8]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.075    15.162    transmitter/baudCnt.count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 3.755ns (55.880%)  route 2.965ns (44.120%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.556     5.077    receiver/clk_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  receiver/baudCnt.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  receiver/baudCnt.count_reg[0]/Q
                         net (fo=4, routed)           0.644     6.177    receiver/count[0]
    SLICE_X8Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.772 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.772    receiver/count1_carry_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  receiver/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.889    receiver/count1_carry__0_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.108 f  receiver/count1_carry__1/O[0]
                         net (fo=2, routed)           0.706     7.814    receiver/count1[9]
    SLICE_X9Y94          LUT1 (Prop_lut1_I0_O)        0.295     8.109 r  receiver/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.109    receiver/count0_carry__1_i_3_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.659 r  receiver/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.659    receiver/count0_carry__1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.881 f  receiver/count0_carry__2/O[0]
                         net (fo=2, routed)           0.612     9.493    receiver/count0_carry__2_n_7
    SLICE_X10Y95         LUT1 (Prop_lut1_I0_O)        0.299     9.792 r  receiver/count0__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000     9.792    receiver/count0__33_carry__2_i_3_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.305 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.305    receiver/count0__33_carry__2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.462 r  receiver/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.003    11.465    receiver/count0__33_carry__3_n_2
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.332    11.797 r  receiver/baudCnt.count[7]_i_1/O
                         net (fo=1, routed)           0.000    11.797    receiver/p_1_in[7]
    SLICE_X11Y93         FDRE                                         r  receiver/baudCnt.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.441    14.782    receiver/clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  receiver/baudCnt.count_reg[7]/C
                         clock pessimism              0.271    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y93         FDRE (Setup_fdre_C_D)        0.031    15.049    receiver/baudCnt.count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 transmitter/baudCnt.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baudCnt.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 4.115ns (61.035%)  route 2.627ns (38.965%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.146    transmitter/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  transmitter/baudCnt.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.419     5.565 r  transmitter/baudCnt.count_reg[2]/Q
                         net (fo=2, routed)           0.483     6.048    transmitter/baudCnt.count_reg_n_0_[2]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     6.897 r  transmitter/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.897    transmitter/count1_carry_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.119 f  transmitter/count1_carry__0/O[0]
                         net (fo=2, routed)           0.639     7.759    transmitter/count1_carry__0_n_7
    SLICE_X5Y92          LUT1 (Prop_lut1_I0_O)        0.299     8.058 r  transmitter/count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.058    transmitter/count0_carry__0_i_3__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.608 r  transmitter/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.608    transmitter/count0_carry__0_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.942 f  transmitter/count0_carry__1/O[1]
                         net (fo=2, routed)           0.599     9.540    transmitter/count0_carry__1_n_6
    SLICE_X2Y93          LUT1 (Prop_lut1_I0_O)        0.303     9.843 r  transmitter/count0__33_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     9.843    transmitter/count0__33_carry__1_i_2__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  transmitter/count0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.376    transmitter/count0__33_carry__1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  transmitter/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.493    transmitter/count0__33_carry__2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.650 r  transmitter/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          0.905    11.556    transmitter/count0__33_carry__3_n_2
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.332    11.888 r  transmitter/baudCnt.count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    11.888    transmitter/baudCnt.count[0]_i_1__0_n_0
    SLICE_X3Y91          FDRE                                         r  transmitter/baudCnt.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    transmitter/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  transmitter/baudCnt.count_reg[0]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.031    15.142    transmitter/baudCnt.count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 transmitter/baudCnt.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baudCnt.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 4.115ns (61.071%)  route 2.623ns (38.929%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.146    transmitter/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  transmitter/baudCnt.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.419     5.565 r  transmitter/baudCnt.count_reg[2]/Q
                         net (fo=2, routed)           0.483     6.048    transmitter/baudCnt.count_reg_n_0_[2]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     6.897 r  transmitter/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.897    transmitter/count1_carry_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.119 f  transmitter/count1_carry__0/O[0]
                         net (fo=2, routed)           0.639     7.759    transmitter/count1_carry__0_n_7
    SLICE_X5Y92          LUT1 (Prop_lut1_I0_O)        0.299     8.058 r  transmitter/count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.058    transmitter/count0_carry__0_i_3__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.608 r  transmitter/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.608    transmitter/count0_carry__0_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.942 f  transmitter/count0_carry__1/O[1]
                         net (fo=2, routed)           0.599     9.540    transmitter/count0_carry__1_n_6
    SLICE_X2Y93          LUT1 (Prop_lut1_I0_O)        0.303     9.843 r  transmitter/count0__33_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     9.843    transmitter/count0__33_carry__1_i_2__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  transmitter/count0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.376    transmitter/count0__33_carry__1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  transmitter/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.493    transmitter/count0__33_carry__2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.650 r  transmitter/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          0.901    11.552    transmitter/count0__33_carry__3_n_2
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.332    11.884 r  transmitter/baudCnt.count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.884    transmitter/baudCnt.count[1]_i_1__0_n_0
    SLICE_X3Y91          FDRE                                         r  transmitter/baudCnt.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    transmitter/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  transmitter/baudCnt.count_reg[1]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.029    15.140    transmitter/baudCnt.count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 receiver/baudCnt.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/baudCnt.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 3.783ns (56.064%)  route 2.965ns (43.936%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.556     5.077    receiver/clk_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  receiver/baudCnt.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  receiver/baudCnt.count_reg[0]/Q
                         net (fo=4, routed)           0.644     6.177    receiver/count[0]
    SLICE_X8Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.772 r  receiver/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.772    receiver/count1_carry_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  receiver/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.889    receiver/count1_carry__0_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.108 f  receiver/count1_carry__1/O[0]
                         net (fo=2, routed)           0.706     7.814    receiver/count1[9]
    SLICE_X9Y94          LUT1 (Prop_lut1_I0_O)        0.295     8.109 r  receiver/count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.109    receiver/count0_carry__1_i_3_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.659 r  receiver/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.659    receiver/count0_carry__1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.881 f  receiver/count0_carry__2/O[0]
                         net (fo=2, routed)           0.612     9.493    receiver/count0_carry__2_n_7
    SLICE_X10Y95         LUT1 (Prop_lut1_I0_O)        0.299     9.792 r  receiver/count0__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000     9.792    receiver/count0__33_carry__2_i_3_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.305 r  receiver/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.305    receiver/count0__33_carry__2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.462 r  receiver/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          1.003    11.465    receiver/count0__33_carry__3_n_2
    SLICE_X11Y93         LUT3 (Prop_lut3_I1_O)        0.360    11.825 r  receiver/baudCnt.count[8]_i_1/O
                         net (fo=1, routed)           0.000    11.825    receiver/p_1_in[8]
    SLICE_X11Y93         FDRE                                         r  receiver/baudCnt.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.441    14.782    receiver/clk_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  receiver/baudCnt.count_reg[8]/C
                         clock pessimism              0.271    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y93         FDRE (Setup_fdre_C_D)        0.075    15.093    receiver/baudCnt.count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 transmitter/baudCnt.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baudCnt.count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 4.115ns (61.475%)  route 2.579ns (38.525%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.146    transmitter/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  transmitter/baudCnt.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.419     5.565 r  transmitter/baudCnt.count_reg[2]/Q
                         net (fo=2, routed)           0.483     6.048    transmitter/baudCnt.count_reg_n_0_[2]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     6.897 r  transmitter/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.897    transmitter/count1_carry_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.119 f  transmitter/count1_carry__0/O[0]
                         net (fo=2, routed)           0.639     7.759    transmitter/count1_carry__0_n_7
    SLICE_X5Y92          LUT1 (Prop_lut1_I0_O)        0.299     8.058 r  transmitter/count0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.058    transmitter/count0_carry__0_i_3__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.608 r  transmitter/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.608    transmitter/count0_carry__0_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.942 f  transmitter/count0_carry__1/O[1]
                         net (fo=2, routed)           0.599     9.540    transmitter/count0_carry__1_n_6
    SLICE_X2Y93          LUT1 (Prop_lut1_I0_O)        0.303     9.843 r  transmitter/count0__33_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     9.843    transmitter/count0__33_carry__1_i_2__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.376 r  transmitter/count0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.376    transmitter/count0__33_carry__1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  transmitter/count0__33_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.493    transmitter/count0__33_carry__2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.650 r  transmitter/count0__33_carry__3/CO[1]
                         net (fo=17, routed)          0.857    11.508    transmitter/count0__33_carry__3_n_2
    SLICE_X3Y94          LUT3 (Prop_lut3_I1_O)        0.332    11.840 r  transmitter/baudCnt.count[14]_i_1__0/O
                         net (fo=1, routed)           0.000    11.840    transmitter/baudCnt.count[14]_i_1__0_n_0
    SLICE_X3Y94          FDRE                                         r  transmitter/baudCnt.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.509    14.850    transmitter/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  transmitter/baudCnt.count_reg[14]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.031    15.118    transmitter/baudCnt.count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.840    
  -------------------------------------------------------------------
                         slack                                  3.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 receiver/RxDSynchronizer/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/RxDSynchronizer/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.592     1.475    receiver/RxDSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  receiver/RxDSynchronizer/aux_reg[0]/Q
                         net (fo=1, routed)           0.119     1.736    receiver/RxDSynchronizer/p_0_out__0[1]
    SLICE_X4Y97          FDRE                                         r  receiver/RxDSynchronizer/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.863     1.990    receiver/RxDSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  receiver/RxDSynchronizer/aux_reg[1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.070     1.561    receiver/RxDSynchronizer/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 transmitter/fsmd.TxDShf_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.TxDShf_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.473    transmitter/clk_IBUF_BUFG
    SLICE_X7Y92          FDSE                                         r  transmitter/fsmd.TxDShf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDSE (Prop_fdse_C_Q)         0.141     1.614 r  transmitter/fsmd.TxDShf_reg[1]/Q
                         net (fo=1, routed)           0.107     1.721    transmitter/TxDShf[1]
    SLICE_X7Y93          LUT6 (Prop_lut6_I1_O)        0.045     1.766 r  transmitter/fsmd.TxDShf[0]_i_1/O
                         net (fo=1, routed)           0.000     1.766    transmitter/fsmd.TxDShf[0]_i_1_n_0
    SLICE_X7Y93          FDSE                                         r  transmitter/fsmd.TxDShf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.861     1.989    transmitter/clk_IBUF_BUFG
    SLICE_X7Y93          FDSE                                         r  transmitter/fsmd.TxDShf_reg[0]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X7Y93          FDSE (Hold_fdse_C_D)         0.091     1.581    transmitter/fsmd.TxDShf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 receiver/RxDSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/fsmd.RxDShf_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.161%)  route 0.129ns (47.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.592     1.475    receiver/RxDSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  receiver/RxDSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  receiver/RxDSynchronizer/aux_reg[1]/Q
                         net (fo=2, routed)           0.129     1.746    receiver/p_1_in0
    SLICE_X4Y96          FDSE                                         r  receiver/fsmd.RxDShf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.861     1.989    receiver/clk_IBUF_BUFG
    SLICE_X4Y96          FDSE                                         r  receiver/fsmd.RxDShf_reg[9]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X4Y96          FDSE (Hold_fdse_C_D)         0.070     1.560    receiver/fsmd.RxDShf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 receiver/fsmd.RxDShf_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.TxDShf_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.753%)  route 0.110ns (37.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.474    receiver/clk_IBUF_BUFG
    SLICE_X4Y93          FDSE                                         r  receiver/fsmd.RxDShf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDSE (Prop_fdse_C_Q)         0.141     1.615 r  receiver/fsmd.RxDShf_reg[6]/Q
                         net (fo=2, routed)           0.110     1.726    transmitter/fsmd.TxDShf_reg[8]_0[5]
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  transmitter/fsmd.TxDShf[6]_i_1/O
                         net (fo=1, routed)           0.000     1.771    transmitter/fsmd.TxDShf[6]_i_1_n_0
    SLICE_X7Y92          FDSE                                         r  transmitter/fsmd.TxDShf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.860     1.988    transmitter/clk_IBUF_BUFG
    SLICE_X7Y92          FDSE                                         r  transmitter/fsmd.TxDShf_reg[6]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X7Y92          FDSE (Hold_fdse_C_D)         0.091     1.580    transmitter/fsmd.TxDShf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 transmitter/fsmd.bitPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.bitPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.474    transmitter/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  transmitter/fsmd.bitPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.148     1.622 r  transmitter/fsmd.bitPos_reg[2]/Q
                         net (fo=16, routed)          0.087     1.709    transmitter/fsmd.bitPos_reg_n_0_[2]
    SLICE_X6Y94          LUT4 (Prop_lut4_I1_O)        0.098     1.807 r  transmitter/fsmd.bitPos[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.807    transmitter/fsmd.bitPos[3]_i_2__0_n_0
    SLICE_X6Y94          FDRE                                         r  transmitter/fsmd.bitPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.861     1.989    transmitter/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  transmitter/fsmd.bitPos_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121     1.595    transmitter/fsmd.bitPos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 transmitter/fsmd.bitPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.bitPos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.193%)  route 0.173ns (47.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.474    transmitter/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  transmitter/fsmd.bitPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  transmitter/fsmd.bitPos_reg[0]/Q
                         net (fo=16, routed)          0.173     1.788    transmitter/fsmd.bitPos_reg_n_0_[0]
    SLICE_X6Y94          LUT4 (Prop_lut4_I0_O)        0.048     1.836 r  transmitter/fsmd.bitPos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    transmitter/fsmd.bitPos[2]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  transmitter/fsmd.bitPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.861     1.989    transmitter/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  transmitter/fsmd.bitPos_reg[2]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.131     1.621    transmitter/fsmd.bitPos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 receiver/RxDSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/fsmd.bitPos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.767%)  route 0.166ns (47.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.592     1.475    receiver/RxDSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  receiver/RxDSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  receiver/RxDSynchronizer/aux_reg[1]/Q
                         net (fo=2, routed)           0.166     1.783    receiver/RxDSynchronizer/aux_reg[1]_0[0]
    SLICE_X6Y96          LUT5 (Prop_lut5_I4_O)        0.045     1.828 r  receiver/RxDSynchronizer/fsmd.bitPos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    receiver/RxDSynchronizer_n_0
    SLICE_X6Y96          FDRE                                         r  receiver/fsmd.bitPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.861     1.989    receiver/clk_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  receiver/fsmd.bitPos_reg[0]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.121     1.611    receiver/fsmd.bitPos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 transmitter/fsmd.bitPos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baudCntCE_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.474    transmitter/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  transmitter/fsmd.bitPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  transmitter/fsmd.bitPos_reg[1]/Q
                         net (fo=16, routed)          0.116     1.755    transmitter/fsmd.bitPos_reg_n_0_[1]
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  transmitter/baudCntCE_inv_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    transmitter/baudCntCE_inv_i_1__0_n_0
    SLICE_X7Y94          FDRE                                         r  transmitter/baudCntCE_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.861     1.989    transmitter/clk_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  transmitter/baudCntCE_reg_inv/C
                         clock pessimism             -0.502     1.487    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.091     1.578    transmitter/baudCntCE_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 transmitter/fsmd.bitPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.bitPos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.794%)  route 0.173ns (48.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.474    transmitter/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  transmitter/fsmd.bitPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  transmitter/fsmd.bitPos_reg[0]/Q
                         net (fo=16, routed)          0.173     1.788    transmitter/fsmd.bitPos_reg_n_0_[0]
    SLICE_X6Y94          LUT4 (Prop_lut4_I0_O)        0.045     1.833 r  transmitter/fsmd.bitPos[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    transmitter/fsmd.bitPos[1]_i_1__0_n_0
    SLICE_X6Y94          FDRE                                         r  transmitter/fsmd.bitPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.861     1.989    transmitter/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  transmitter/fsmd.bitPos_reg[1]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120     1.610    transmitter/fsmd.bitPos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 receiver/fsmd.RxDShf_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/fsmd.TxDShf_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.928%)  route 0.153ns (45.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.474    receiver/clk_IBUF_BUFG
    SLICE_X4Y93          FDSE                                         r  receiver/fsmd.RxDShf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDSE (Prop_fdse_C_Q)         0.141     1.615 r  receiver/fsmd.RxDShf_reg[1]/Q
                         net (fo=1, routed)           0.153     1.768    transmitter/fsmd.TxDShf_reg[8]_0[0]
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  transmitter/fsmd.TxDShf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    transmitter/fsmd.TxDShf[1]_i_1_n_0
    SLICE_X7Y92          FDSE                                         r  transmitter/fsmd.TxDShf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.860     1.988    transmitter/clk_IBUF_BUFG
    SLICE_X7Y92          FDSE                                         r  transmitter/fsmd.TxDShf_reg[1]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X7Y92          FDSE (Hold_fdse_C_D)         0.092     1.581    transmitter/fsmd.TxDShf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y92   receiver/baudCnt.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y94   receiver/baudCnt.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y94   receiver/baudCnt.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y94   receiver/baudCnt.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y95   receiver/baudCnt.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y95   receiver/baudCnt.count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y95   receiver/baudCnt.count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y95   receiver/baudCnt.count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y92   receiver/baudCnt.count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92   receiver/baudCnt.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92   receiver/baudCnt.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94   receiver/baudCnt.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94   receiver/baudCnt.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94   receiver/baudCnt.count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94   receiver/baudCnt.count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94   receiver/baudCnt.count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94   receiver/baudCnt.count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y95   receiver/baudCnt.count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y95   receiver/baudCnt.count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92   receiver/baudCnt.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y92   receiver/baudCnt.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94   receiver/baudCnt.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94   receiver/baudCnt.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94   receiver/baudCnt.count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94   receiver/baudCnt.count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94   receiver/baudCnt.count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94   receiver/baudCnt.count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y95   receiver/baudCnt.count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y95   receiver/baudCnt.count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/fsmd.TxDShf_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.244ns  (logic 3.974ns (63.642%)  route 2.270ns (36.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.623     5.144    transmitter/clk_IBUF_BUFG
    SLICE_X7Y93          FDSE                                         r  transmitter/fsmd.TxDShf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDSE (Prop_fdse_C_Q)         0.456     5.600 r  transmitter/fsmd.TxDShf_reg[0]/Q
                         net (fo=1, routed)           2.270     7.870    TxD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    11.388 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000    11.388    TxD
    A18                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/fsmd.TxDShf_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.360ns (70.203%)  route 0.577ns (29.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.474    transmitter/clk_IBUF_BUFG
    SLICE_X7Y93          FDSE                                         r  transmitter/fsmd.TxDShf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDSE (Prop_fdse_C_Q)         0.141     1.615 r  transmitter/fsmd.TxDShf_reg[0]/Q
                         net (fo=1, routed)           0.577     2.192    TxD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.411 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000     3.411    TxD
    A18                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.767ns  (logic 1.454ns (30.498%)  route 3.313ns (69.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.313     4.767    rstSynchronizer/D[0]
    SLICE_X2Y93          FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.509     4.850    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            receiver/RxDSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.789ns  (logic 1.456ns (52.205%)  route 1.333ns (47.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=1, routed)           1.333     2.789    receiver/RxDSynchronizer/aux_reg[0]_0[0]
    SLICE_X4Y98          FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508     4.849    receiver/RxDSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            receiver/RxDSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.224ns (29.648%)  route 0.532ns (70.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  RxD_IBUF_inst/O
                         net (fo=1, routed)           0.532     0.756    receiver/RxDSynchronizer/aux_reg[0]_0[0]
    SLICE_X4Y98          FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.863     1.990    receiver/RxDSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  receiver/RxDSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.222ns (14.802%)  route 1.277ns (85.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.277     1.499    rstSynchronizer/D[0]
    SLICE_X2Y93          FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.863     1.991    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  rstSynchronizer/aux_reg[0]/C





