

================================================================
== Vivado HLS Report for 'pooling2d_large_cl_nopad_pad_me'
================================================================
* Date:           Fri Aug  5 17:06:47 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.958 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   132497|   327185| 0.662 ms | 1.636 ms |  132497|  327185|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s  |      715|      715| 3.575 us | 3.575 us |  715|  715|   none  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+------------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+------------+-----------+-----------+------+----------+
        |- Loop 1         |   132496|   327184| 784 ~ 1936 |          -|          -|   169|    no    |
        | + Loop 1.1      |       64|       64|           1|          -|          -|    64|    no    |
        | + Loop 1.2      |     1152|     1152|          18|          -|          -|    64|    no    |
        |  ++ Loop 1.2.1  |        8|        8|           2|          -|          -|     4|    no    |
        |  ++ Loop 1.2.2  |        6|        6|           2|          -|          -|     3|    no    |
        +-----------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 6 11 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 10 5 
10 --> 9 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str291, i32 0, i32 0, [1 x i8]* @p_str292, [1 x i8]* @p_str293, [1 x i8]* @p_str294, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str295, [1 x i8]* @p_str296)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str284, i32 0, i32 0, [1 x i8]* @p_str285, [1 x i8]* @p_str286, [1 x i8]* @p_str287, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str288, [1 x i8]* @p_str289)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.77ns)   --->   "%tmpdata_V = alloca [64 x i16], align 2" [firmware/nnet_utils/nnet_pooling_stream.h:481]   --->   Operation 14 'alloca' 'tmpdata_V' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 15 [1/1] (0.69ns)   --->   "%pool_V = alloca [4 x i16], align 2" [firmware/nnet_utils/nnet_pooling_stream.h:503]   --->   Operation 15 'alloca' 'pool_V' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pool_V_addr = getelementptr [4 x i16]* %pool_V, i64 0, i64 0" [firmware/nnet_utils/nnet_pooling_stream.h:511]   --->   Operation 16 'getelementptr' 'pool_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.83ns)   --->   "br label %.preheader56" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_ih_0 = phi i8 [ %i_ih, %11 ], [ 0, %codeRepl ]"   --->   Operation 18 'phi' 'i_ih_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.78ns)   --->   "%icmp_ln484 = icmp eq i8 %i_ih_0, -87" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 19 'icmp' 'icmp_ln484' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 169, i64 169, i64 169)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.28ns)   --->   "%i_ih = add i8 %i_ih_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 21 'add' 'i_ih' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln484, label %12, label %.preheader55.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.83ns)   --->   "br label %.preheader55" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 23 'br' <Predicate = (!icmp_ln484)> <Delay = 0.83>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_pooling_stream.h:542]   --->   Operation 24 'ret' <Predicate = (icmp_ln484)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.95>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%i0_0 = phi i7 [ %i0, %0 ], [ 0, %.preheader55.preheader ]"   --->   Operation 25 'phi' 'i0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.81ns)   --->   "%icmp_ln489 = icmp eq i7 %i0_0, -64" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 26 'icmp' 'icmp_ln489' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 27 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.20ns)   --->   "%i0 = add i7 %i0_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 28 'add' 'i0' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln489, label %1, label %0" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.18ns)   --->   "%tmp_V_12 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 30 'read' 'tmp_V_12' <Predicate = (!icmp_ln489)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i7 %i0_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:492]   --->   Operation 31 'zext' 'zext_ln492' <Predicate = (!icmp_ln489)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmpdata_V_addr = getelementptr [64 x i16]* %tmpdata_V, i64 0, i64 %zext_ln492" [firmware/nnet_utils/nnet_pooling_stream.h:492]   --->   Operation 32 'getelementptr' 'tmpdata_V_addr' <Predicate = (!icmp_ln489)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.77ns)   --->   "store i16 %tmp_V_12, i16* %tmpdata_V_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:492]   --->   Operation 33 'store' <Predicate = (!icmp_ln489)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader55" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 34 'br' <Predicate = (!icmp_ln489)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (0.00ns)   --->   "call fastcc void @"cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15>"([64 x i16]* %tmpdata_V, [256 x i16]* @layer_in_V_6)" [firmware/nnet_utils/nnet_pooling_stream.h:497]   --->   Operation 35 'call' <Predicate = (icmp_ln489)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @"cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15>"([64 x i16]* %tmpdata_V, [256 x i16]* @layer_in_V_6)" [firmware/nnet_utils/nnet_pooling_stream.h:497]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sX_1_load = load i32* @sX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 37 'load' 'sX_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.14ns)   --->   "%icmp_ln498 = icmp eq i32 %sX_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 38 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sY_1_load = load i32* @sY_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 39 'load' 'sY_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.14ns)   --->   "%icmp_ln498_4 = icmp eq i32 %sY_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 40 'icmp' 'icmp_ln498_4' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%pY_1_load = load i32* @pY_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 41 'load' 'pY_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.14ns)   --->   "%icmp_ln498_5 = icmp sgt i32 %pY_1_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 42 'icmp' 'icmp_ln498_5' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%pX_1_load = load i32* @pX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 43 'load' 'pX_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.14ns)   --->   "%icmp_ln498_6 = icmp sgt i32 %pX_1_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 44 'icmp' 'icmp_ln498_6' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln498_4)   --->   "%and_ln498 = and i1 %icmp_ln498, %icmp_ln498_4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 45 'and' 'and_ln498' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln498_4)   --->   "%and_ln498_3 = and i1 %icmp_ln498_5, %icmp_ln498_6" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 46 'and' 'and_ln498_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln498_4 = and i1 %and_ln498_3, %and_ln498" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 47 'and' 'and_ln498_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %and_ln498_4, label %.preheader54.preheader, label %.loopexit" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.83ns)   --->   "br label %.preheader54" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 49 'br' <Predicate = (and_ln498_4)> <Delay = 0.83>

State 5 <SV = 4> <Delay = 2.76>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%i1_0 = phi i7 [ %i1, %5 ], [ 0, %.preheader54.preheader ]"   --->   Operation 50 'phi' 'i1_0' <Predicate = (and_ln498_4)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln500 = zext i7 %i1_0 to i8" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 51 'zext' 'zext_ln500' <Predicate = (and_ln498_4)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.81ns)   --->   "%icmp_ln500 = icmp eq i7 %i1_0, -64" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 52 'icmp' 'icmp_ln500' <Predicate = (and_ln498_4)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 53 'speclooptripcount' 'empty_51' <Predicate = (and_ln498_4)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.20ns)   --->   "%i1 = add i7 %i1_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 54 'add' 'i1' <Predicate = (and_ln498_4)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln500, label %.loopexit.loopexit, label %.preheader.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 55 'br' <Predicate = (and_ln498_4)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.83ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 56 'br' <Predicate = (and_ln498_4 & !icmp_ln500)> <Delay = 0.83>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 57 'br' <Predicate = (and_ln498_4 & icmp_ln500)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.14ns)   --->   "%icmp_ln522 = icmp eq i32 %pX_1_load, 12" [firmware/nnet_utils/nnet_pooling_stream.h:522]   --->   Operation 58 'icmp' 'icmp_ln522' <Predicate = (icmp_ln500) | (!and_ln498_4)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln522, label %6, label %10" [firmware/nnet_utils/nnet_pooling_stream.h:522]   --->   Operation 59 'br' <Predicate = (icmp_ln500) | (!and_ln498_4)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.48ns)   --->   "%add_ln535 = add nsw i32 %pX_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:535]   --->   Operation 60 'add' 'add_ln535' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.83ns)   --->   "store i32 %add_ln535, i32* @pX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:535]   --->   Operation 61 'store' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 0.83>
ST_5 : Operation 62 [1/1] (1.48ns)   --->   "%add_ln537 = add i32 %sX_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 62 'add' 'add_ln537' <Predicate = (icmp_ln500 & !icmp_ln522 & !icmp_ln498) | (!and_ln498_4 & !icmp_ln522 & !icmp_ln498)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.44ns)   --->   "%select_ln537 = select i1 %icmp_ln498, i32 0, i32 %add_ln537" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 63 'select' 'select_ln537' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.83ns)   --->   "store i32 %select_ln537, i32* @sX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 64 'store' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 0.83>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 65 'br' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_4 & !icmp_ln522)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.83ns)   --->   "store i32 0, i32* @pX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:524]   --->   Operation 66 'store' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 0.83>
ST_5 : Operation 67 [1/1] (0.83ns)   --->   "store i32 0, i32* @sX_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:525]   --->   Operation 67 'store' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 0.83>
ST_5 : Operation 68 [1/1] (1.14ns)   --->   "%icmp_ln526 = icmp eq i32 %pY_1_load, 12" [firmware/nnet_utils/nnet_pooling_stream.h:526]   --->   Operation 68 'icmp' 'icmp_ln526' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln526, label %7, label %8" [firmware/nnet_utils/nnet_pooling_stream.h:526]   --->   Operation 69 'br' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_4 & icmp_ln522)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.48ns)   --->   "%add_ln530 = add nsw i32 %pY_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:530]   --->   Operation 70 'add' 'add_ln530' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.83ns)   --->   "store i32 %add_ln530, i32* @pY_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:530]   --->   Operation 71 'store' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526)> <Delay = 0.83>
ST_5 : Operation 72 [1/1] (1.48ns)   --->   "%add_ln532 = add i32 %sY_1_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 72 'add' 'add_ln532' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526 & !icmp_ln498_4) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526 & !icmp_ln498_4)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.44ns)   --->   "%select_ln532 = select i1 %icmp_ln498_4, i32 0, i32 %add_ln532" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 73 'select' 'select_ln532' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.83ns)   --->   "br label %9"   --->   Operation 74 'br' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_4 & icmp_ln522 & !icmp_ln526)> <Delay = 0.83>
ST_5 : Operation 75 [1/1] (0.83ns)   --->   "store i32 0, i32* @pY_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:527]   --->   Operation 75 'store' <Predicate = (icmp_ln500 & icmp_ln522 & icmp_ln526) | (!and_ln498_4 & icmp_ln522 & icmp_ln526)> <Delay = 0.83>
ST_5 : Operation 76 [1/1] (0.83ns)   --->   "br label %9" [firmware/nnet_utils/nnet_pooling_stream.h:529]   --->   Operation 76 'br' <Predicate = (icmp_ln500 & icmp_ln522 & icmp_ln526) | (!and_ln498_4 & icmp_ln522 & icmp_ln526)> <Delay = 0.83>

State 6 <SV = 5> <Delay = 3.05>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ %i2, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 77 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.72ns)   --->   "%icmp_ln506 = icmp eq i3 %i2_0, -4" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 78 'icmp' 'icmp_ln506' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 79 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.83ns)   --->   "%i2 = add i3 %i2_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 80 'add' 'i2' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln506, label %3, label %2" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln508 = trunc i3 %i2_0 to i2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 82 'trunc' 'trunc_ln508' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %trunc_ln508, i6 0)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 83 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.28ns)   --->   "%add_ln508 = add i8 %zext_ln500, %shl_ln" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 84 'add' 'add_ln508' <Predicate = (!icmp_ln506)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln508_2 = zext i8 %add_ln508 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 85 'zext' 'zext_ln508_2' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%layer_in_V_6_addr = getelementptr [256 x i16]* @layer_in_V_6, i64 0, i64 %zext_ln508_2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 86 'getelementptr' 'layer_in_V_6_addr' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_6 : Operation 87 [2/2] (1.77ns)   --->   "%layer_in_V_6_load = load i16* %layer_in_V_6_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 87 'load' 'layer_in_V_6_load' <Predicate = (!icmp_ln506)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_6 : Operation 88 [2/2] (0.69ns)   --->   "%pool_res_V = load i16* %pool_V_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:511]   --->   Operation 88 'load' 'pool_res_V' <Predicate = (icmp_ln506)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 2.46>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln508 = zext i3 %i2_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 89 'zext' 'zext_ln508' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/2] (1.77ns)   --->   "%layer_in_V_6_load = load i16* %layer_in_V_6_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 90 'load' 'layer_in_V_6_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%pool_V_addr_3 = getelementptr [4 x i16]* %pool_V, i64 0, i64 %zext_ln508" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 91 'getelementptr' 'pool_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.69ns)   --->   "store i16 %layer_in_V_6_load, i16* %pool_V_addr_3, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 92 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.83>
ST_8 : Operation 94 [1/2] (0.69ns)   --->   "%pool_res_V = load i16* %pool_V_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:511]   --->   Operation 94 'load' 'pool_res_V' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_8 : Operation 95 [1/1] (0.83ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.83>

State 9 <SV = 7> <Delay = 2.18>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_V = phi i16 [ %pool_res_V, %3 ], [ %pool_res_V_2, %._crit_edge66 ]"   --->   Operation 96 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 1, %3 ], [ %i, %._crit_edge66 ]"   --->   Operation 97 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.72ns)   --->   "%icmp_ln512 = icmp eq i3 %i_0, -4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 98 'icmp' 'icmp_ln512' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 99 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln512, label %5, label %._crit_edge66" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i3 %i_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 101 'zext' 'zext_ln513' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%pool_V_addr_4 = getelementptr [4 x i16]* %pool_V, i64 0, i64 %zext_ln513" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 102 'getelementptr' 'pool_V_addr_4' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (0.69ns)   --->   "%pool_V_load = load i16* %pool_V_addr_4, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 103 'load' 'pool_V_load' <Predicate = (!icmp_ln512)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_9 : Operation 104 [1/1] (0.83ns)   --->   "%i = add i3 %i_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 104 'add' 'i' <Predicate = (!icmp_ln512)> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_pooling_stream.h:516]   --->   Operation 105 'write' <Predicate = (icmp_ln512)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader54" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 106 'br' <Predicate = (icmp_ln512)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 2.20>
ST_10 : Operation 107 [1/2] (0.69ns)   --->   "%pool_V_load = load i16* %pool_V_addr_4, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 107 'load' 'pool_V_load' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_10 : Operation 108 [1/1] (1.09ns)   --->   "%icmp_ln1494 = icmp sgt i16 %pool_V_load, %tmp_V" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 108 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.41ns)   --->   "%pool_res_V_2 = select i1 %icmp_ln1494, i16 %pool_V_load, i16 %tmp_V" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 109 'select' 'pool_res_V_2' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln532, %8 ], [ 0, %7 ]" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 111 'phi' 'storemerge' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_1, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:528]   --->   Operation 112 'store' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "br label %11" [firmware/nnet_utils/nnet_pooling_stream.h:534]   --->   Operation 113 'br' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader56" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer_in_row_Array_V_4_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_48]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_50]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_51]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_52]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_53]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_54]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_56]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_57]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_58]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_59]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_60]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_62]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_4_0_63]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_V_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
tmpdata_V         (alloca           ) [ 001111111111]
pool_V            (alloca           ) [ 001111111111]
pool_V_addr       (getelementptr    ) [ 001111111111]
br_ln484          (br               ) [ 011111111111]
i_ih_0            (phi              ) [ 001000000000]
icmp_ln484        (icmp             ) [ 001111111111]
empty             (speclooptripcount) [ 000000000000]
i_ih              (add              ) [ 011111111111]
br_ln484          (br               ) [ 000000000000]
br_ln489          (br               ) [ 001111111111]
ret_ln542         (ret              ) [ 000000000000]
i0_0              (phi              ) [ 000100000000]
icmp_ln489        (icmp             ) [ 001111111111]
empty_50          (speclooptripcount) [ 000000000000]
i0                (add              ) [ 001111111111]
br_ln489          (br               ) [ 000000000000]
tmp_V_12          (read             ) [ 000000000000]
zext_ln492        (zext             ) [ 000000000000]
tmpdata_V_addr    (getelementptr    ) [ 000000000000]
store_ln492       (store            ) [ 000000000000]
br_ln489          (br               ) [ 001111111111]
call_ln497        (call             ) [ 000000000000]
sX_1_load         (load             ) [ 000001111110]
icmp_ln498        (icmp             ) [ 000001111110]
sY_1_load         (load             ) [ 000001111110]
icmp_ln498_4      (icmp             ) [ 000001111110]
pY_1_load         (load             ) [ 000001111110]
icmp_ln498_5      (icmp             ) [ 000000000000]
pX_1_load         (load             ) [ 000001111110]
icmp_ln498_6      (icmp             ) [ 000000000000]
and_ln498         (and              ) [ 000000000000]
and_ln498_3       (and              ) [ 000000000000]
and_ln498_4       (and              ) [ 001111111111]
br_ln498          (br               ) [ 000000000000]
br_ln500          (br               ) [ 001111111111]
i1_0              (phi              ) [ 000001000000]
zext_ln500        (zext             ) [ 000000110000]
icmp_ln500        (icmp             ) [ 001111111111]
empty_51          (speclooptripcount) [ 000000000000]
i1                (add              ) [ 001111111111]
br_ln500          (br               ) [ 000000000000]
br_ln506          (br               ) [ 001111111111]
br_ln0            (br               ) [ 000000000000]
icmp_ln522        (icmp             ) [ 001111111111]
br_ln522          (br               ) [ 000000000000]
add_ln535         (add              ) [ 000000000000]
store_ln535       (store            ) [ 000000000000]
add_ln537         (add              ) [ 000000000000]
select_ln537      (select           ) [ 000000000000]
store_ln537       (store            ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
store_ln524       (store            ) [ 000000000000]
store_ln525       (store            ) [ 000000000000]
icmp_ln526        (icmp             ) [ 001111111111]
br_ln526          (br               ) [ 000000000000]
add_ln530         (add              ) [ 000000000000]
store_ln530       (store            ) [ 000000000000]
add_ln532         (add              ) [ 000000000000]
select_ln532      (select           ) [ 001111111111]
br_ln0            (br               ) [ 001111111111]
store_ln527       (store            ) [ 000000000000]
br_ln529          (br               ) [ 001111111111]
i2_0              (phi              ) [ 000000110000]
icmp_ln506        (icmp             ) [ 001111111111]
empty_52          (speclooptripcount) [ 000000000000]
i2                (add              ) [ 001111111111]
br_ln506          (br               ) [ 000000000000]
trunc_ln508       (trunc            ) [ 000000000000]
shl_ln            (bitconcatenate   ) [ 000000000000]
add_ln508         (add              ) [ 000000000000]
zext_ln508_2      (zext             ) [ 000000000000]
layer_in_V_6_addr (getelementptr    ) [ 000000010000]
zext_ln508        (zext             ) [ 000000000000]
layer_in_V_6_load (load             ) [ 000000000000]
pool_V_addr_3     (getelementptr    ) [ 000000000000]
store_ln508       (store            ) [ 000000000000]
br_ln506          (br               ) [ 001111111111]
pool_res_V        (load             ) [ 001111111111]
br_ln512          (br               ) [ 001111111111]
tmp_V             (phi              ) [ 000000000110]
i_0               (phi              ) [ 000000000100]
icmp_ln512        (icmp             ) [ 001111111111]
empty_53          (speclooptripcount) [ 000000000000]
br_ln512          (br               ) [ 000000000000]
zext_ln513        (zext             ) [ 000000000000]
pool_V_addr_4     (getelementptr    ) [ 000000000010]
i                 (add              ) [ 001111111111]
write_ln516       (write            ) [ 000000000000]
br_ln500          (br               ) [ 001111111111]
pool_V_load       (load             ) [ 000000000000]
icmp_ln1494       (icmp             ) [ 000000000000]
pool_res_V_2      (select           ) [ 001111111111]
br_ln512          (br               ) [ 001111111111]
storemerge        (phi              ) [ 000000000001]
store_ln528       (store            ) [ 000000000000]
br_ln534          (br               ) [ 000000000000]
br_ln484          (br               ) [ 011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_row_Array_V_4_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_4_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_4_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_4_0_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_4_0_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_4_0_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_4_0_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_4_0_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_4_0_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_in_row_Array_V_4_0_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_in_row_Array_V_4_0_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_in_row_Array_V_4_0_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer_in_row_Array_V_4_0_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer_in_row_Array_V_4_0_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_in_row_Array_V_4_0_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_in_row_Array_V_4_0_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer_in_row_Array_V_4_0_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer_in_row_Array_V_4_0_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer_in_row_Array_V_4_0_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer_in_row_Array_V_4_0_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer_in_row_Array_V_4_0_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer_in_row_Array_V_4_0_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer_in_row_Array_V_4_0_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer_in_row_Array_V_4_0_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="layer_in_row_Array_V_4_0_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_24"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer_in_row_Array_V_4_0_25">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_25"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer_in_row_Array_V_4_0_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_26"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer_in_row_Array_V_4_0_27">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_27"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="layer_in_row_Array_V_4_0_28">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_28"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer_in_row_Array_V_4_0_29">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_29"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer_in_row_Array_V_4_0_30">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_30"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="layer_in_row_Array_V_4_0_31">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_31"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="layer_in_row_Array_V_4_0_32">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_32"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="layer_in_row_Array_V_4_0_33">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_33"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="layer_in_row_Array_V_4_0_34">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_34"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="layer_in_row_Array_V_4_0_35">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_35"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="layer_in_row_Array_V_4_0_36">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_36"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="layer_in_row_Array_V_4_0_37">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_37"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="layer_in_row_Array_V_4_0_38">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_38"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="layer_in_row_Array_V_4_0_39">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_39"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="layer_in_row_Array_V_4_0_40">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_40"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="layer_in_row_Array_V_4_0_41">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_41"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="layer_in_row_Array_V_4_0_42">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_42"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="layer_in_row_Array_V_4_0_43">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_43"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="layer_in_row_Array_V_4_0_44">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_44"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="layer_in_row_Array_V_4_0_45">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_45"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="layer_in_row_Array_V_4_0_46">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_46"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="layer_in_row_Array_V_4_0_47">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_47"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="layer_in_row_Array_V_4_0_48">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_48"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="layer_in_row_Array_V_4_0_49">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_49"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="layer_in_row_Array_V_4_0_50">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_50"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="layer_in_row_Array_V_4_0_51">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_51"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="layer_in_row_Array_V_4_0_52">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_52"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="layer_in_row_Array_V_4_0_53">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_53"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="layer_in_row_Array_V_4_0_54">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_54"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="layer_in_row_Array_V_4_0_55">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_55"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="layer_in_row_Array_V_4_0_56">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_56"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="layer_in_row_Array_V_4_0_57">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_57"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="layer_in_row_Array_V_4_0_58">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_58"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="layer_in_row_Array_V_4_0_59">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_59"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="layer_in_row_Array_V_4_0_60">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_60"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="layer_in_row_Array_V_4_0_61">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_61"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="layer_in_row_Array_V_4_0_62">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_62"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="layer_in_row_Array_V_4_0_63">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_4_0_63"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="layer_in_V_6">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="sX_1">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="sY_1">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="pY_1">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="pX_1">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str291"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str292"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str293"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str294"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str295"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str296"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str284"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str285"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str287"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str288"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str289"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15>"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="222" class="1004" name="tmpdata_V_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpdata_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="pool_V_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_V_12_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_12/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="write_ln516_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="16" slack="0"/>
<pin id="240" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln516/9 "/>
</bind>
</comp>

<comp id="243" class="1004" name="pool_V_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_V_addr/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmpdata_V_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpdata_V_addr/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln492_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="0" index="1" bw="16" slack="0"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln492/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="layer_in_V_6_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_in_V_6_addr/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_in_V_6_load/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="0"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="pool_res_V/6 store_ln508/7 pool_V_load/9 "/>
</bind>
</comp>

<comp id="282" class="1004" name="pool_V_addr_3_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_V_addr_3/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="pool_V_addr_4_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="3" slack="0"/>
<pin id="294" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_V_addr_4/9 "/>
</bind>
</comp>

<comp id="297" class="1005" name="i_ih_0_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_ih_0 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="i_ih_0_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="1" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_ih_0/2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i0_0_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="1"/>
<pin id="310" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i0_0 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="i0_0_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0_0/3 "/>
</bind>
</comp>

<comp id="319" class="1005" name="i1_0_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="1"/>
<pin id="321" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="i1_0_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="330" class="1005" name="i2_0_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="1"/>
<pin id="332" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="i2_0_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/6 "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_V_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="1"/>
<pin id="344" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_V_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="1"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="16" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_0_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="1"/>
<pin id="355" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="i_0_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="3" slack="0"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/9 "/>
</bind>
</comp>

<comp id="364" class="1005" name="storemerge_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="storemerge_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="1" slack="1"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/11 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="0" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="16" slack="0"/>
<pin id="379" dir="0" index="3" bw="16" slack="0"/>
<pin id="380" dir="0" index="4" bw="16" slack="0"/>
<pin id="381" dir="0" index="5" bw="16" slack="0"/>
<pin id="382" dir="0" index="6" bw="16" slack="0"/>
<pin id="383" dir="0" index="7" bw="16" slack="0"/>
<pin id="384" dir="0" index="8" bw="16" slack="0"/>
<pin id="385" dir="0" index="9" bw="16" slack="0"/>
<pin id="386" dir="0" index="10" bw="16" slack="0"/>
<pin id="387" dir="0" index="11" bw="16" slack="0"/>
<pin id="388" dir="0" index="12" bw="16" slack="0"/>
<pin id="389" dir="0" index="13" bw="16" slack="0"/>
<pin id="390" dir="0" index="14" bw="16" slack="0"/>
<pin id="391" dir="0" index="15" bw="16" slack="0"/>
<pin id="392" dir="0" index="16" bw="16" slack="0"/>
<pin id="393" dir="0" index="17" bw="16" slack="0"/>
<pin id="394" dir="0" index="18" bw="16" slack="0"/>
<pin id="395" dir="0" index="19" bw="16" slack="0"/>
<pin id="396" dir="0" index="20" bw="16" slack="0"/>
<pin id="397" dir="0" index="21" bw="16" slack="0"/>
<pin id="398" dir="0" index="22" bw="16" slack="0"/>
<pin id="399" dir="0" index="23" bw="16" slack="0"/>
<pin id="400" dir="0" index="24" bw="16" slack="0"/>
<pin id="401" dir="0" index="25" bw="16" slack="0"/>
<pin id="402" dir="0" index="26" bw="16" slack="0"/>
<pin id="403" dir="0" index="27" bw="16" slack="0"/>
<pin id="404" dir="0" index="28" bw="16" slack="0"/>
<pin id="405" dir="0" index="29" bw="16" slack="0"/>
<pin id="406" dir="0" index="30" bw="16" slack="0"/>
<pin id="407" dir="0" index="31" bw="16" slack="0"/>
<pin id="408" dir="0" index="32" bw="16" slack="0"/>
<pin id="409" dir="0" index="33" bw="16" slack="0"/>
<pin id="410" dir="0" index="34" bw="16" slack="0"/>
<pin id="411" dir="0" index="35" bw="16" slack="0"/>
<pin id="412" dir="0" index="36" bw="16" slack="0"/>
<pin id="413" dir="0" index="37" bw="16" slack="0"/>
<pin id="414" dir="0" index="38" bw="16" slack="0"/>
<pin id="415" dir="0" index="39" bw="16" slack="0"/>
<pin id="416" dir="0" index="40" bw="16" slack="0"/>
<pin id="417" dir="0" index="41" bw="16" slack="0"/>
<pin id="418" dir="0" index="42" bw="16" slack="0"/>
<pin id="419" dir="0" index="43" bw="16" slack="0"/>
<pin id="420" dir="0" index="44" bw="16" slack="0"/>
<pin id="421" dir="0" index="45" bw="16" slack="0"/>
<pin id="422" dir="0" index="46" bw="16" slack="0"/>
<pin id="423" dir="0" index="47" bw="16" slack="0"/>
<pin id="424" dir="0" index="48" bw="16" slack="0"/>
<pin id="425" dir="0" index="49" bw="16" slack="0"/>
<pin id="426" dir="0" index="50" bw="16" slack="0"/>
<pin id="427" dir="0" index="51" bw="16" slack="0"/>
<pin id="428" dir="0" index="52" bw="16" slack="0"/>
<pin id="429" dir="0" index="53" bw="16" slack="0"/>
<pin id="430" dir="0" index="54" bw="16" slack="0"/>
<pin id="431" dir="0" index="55" bw="16" slack="0"/>
<pin id="432" dir="0" index="56" bw="16" slack="0"/>
<pin id="433" dir="0" index="57" bw="16" slack="0"/>
<pin id="434" dir="0" index="58" bw="16" slack="0"/>
<pin id="435" dir="0" index="59" bw="16" slack="0"/>
<pin id="436" dir="0" index="60" bw="16" slack="0"/>
<pin id="437" dir="0" index="61" bw="16" slack="0"/>
<pin id="438" dir="0" index="62" bw="16" slack="0"/>
<pin id="439" dir="0" index="63" bw="16" slack="0"/>
<pin id="440" dir="0" index="64" bw="16" slack="0"/>
<pin id="441" dir="0" index="65" bw="16" slack="0"/>
<pin id="442" dir="0" index="66" bw="16" slack="0"/>
<pin id="443" dir="1" index="67" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln497/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln484_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln484/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="i_ih_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_ih/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="icmp_ln489_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="0" index="1" bw="7" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln489/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="i0_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln492_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sX_1_load_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_1_load/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln498_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sY_1_load_load_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_1_load/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln498_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_4/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="pY_1_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_1_load/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln498_5_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_5/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="pX_1_load_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_1_load/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln498_6_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_6/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="and_ln498_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="and_ln498_3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498_3/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="and_ln498_4_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498_4/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln500_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="7" slack="0"/>
<pin id="599" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln500/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="icmp_ln500_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="7" slack="0"/>
<pin id="603" dir="0" index="1" bw="7" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln500/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="i1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="7" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="icmp_ln522_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="0" index="1" bw="5" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln522/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln535_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln535/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln535_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln535/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln537_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln537/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="select_ln537_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="0" index="2" bw="32" slack="0"/>
<pin id="638" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln537/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln537_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln537/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="store_ln524_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln524/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="store_ln525_store_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln525/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="icmp_ln526_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="0" index="1" bw="5" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln526/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln530_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln530/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="store_ln530_store_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln530/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln532_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln532/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="select_ln532_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="0" index="2" bw="32" slack="0"/>
<pin id="684" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="store_ln527_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln527/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="icmp_ln506_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="3" slack="0"/>
<pin id="695" dir="0" index="1" bw="3" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln506/6 "/>
</bind>
</comp>

<comp id="699" class="1004" name="i2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="trunc_ln508_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="0"/>
<pin id="707" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln508/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="shl_ln_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="0" index="1" bw="2" slack="0"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln508_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="1"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln508/6 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln508_2_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln508_2/6 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln508_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="3" slack="1"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln508/7 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln512_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="0"/>
<pin id="734" dir="0" index="1" bw="3" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln512/9 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln513_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="3" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/9 "/>
</bind>
</comp>

<comp id="743" class="1004" name="i_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="3" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="749" class="1004" name="icmp_ln1494_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="0"/>
<pin id="751" dir="0" index="1" bw="16" slack="1"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/10 "/>
</bind>
</comp>

<comp id="755" class="1004" name="pool_res_V_2_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="16" slack="0"/>
<pin id="758" dir="0" index="2" bw="16" slack="1"/>
<pin id="759" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_res_V_2/10 "/>
</bind>
</comp>

<comp id="763" class="1004" name="store_ln528_store_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln528/11 "/>
</bind>
</comp>

<comp id="769" class="1005" name="pool_V_addr_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="2" slack="5"/>
<pin id="771" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="pool_V_addr "/>
</bind>
</comp>

<comp id="777" class="1005" name="i_ih_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_ih "/>
</bind>
</comp>

<comp id="785" class="1005" name="i0_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="7" slack="0"/>
<pin id="787" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i0 "/>
</bind>
</comp>

<comp id="790" class="1005" name="sX_1_load_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sX_1_load "/>
</bind>
</comp>

<comp id="795" class="1005" name="icmp_ln498_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln498 "/>
</bind>
</comp>

<comp id="800" class="1005" name="sY_1_load_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sY_1_load "/>
</bind>
</comp>

<comp id="805" class="1005" name="icmp_ln498_4_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln498_4 "/>
</bind>
</comp>

<comp id="810" class="1005" name="pY_1_load_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="1"/>
<pin id="812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pY_1_load "/>
</bind>
</comp>

<comp id="816" class="1005" name="pX_1_load_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pX_1_load "/>
</bind>
</comp>

<comp id="822" class="1005" name="and_ln498_4_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="1"/>
<pin id="824" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln498_4 "/>
</bind>
</comp>

<comp id="826" class="1005" name="zext_ln500_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="1"/>
<pin id="828" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln500 "/>
</bind>
</comp>

<comp id="834" class="1005" name="i1_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="7" slack="0"/>
<pin id="836" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="839" class="1005" name="icmp_ln522_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln522 "/>
</bind>
</comp>

<comp id="846" class="1005" name="select_ln532_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln532 "/>
</bind>
</comp>

<comp id="854" class="1005" name="i2_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="3" slack="0"/>
<pin id="856" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="859" class="1005" name="layer_in_V_6_addr_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="1"/>
<pin id="861" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer_in_V_6_addr "/>
</bind>
</comp>

<comp id="864" class="1005" name="pool_res_V_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="1"/>
<pin id="866" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_res_V "/>
</bind>
</comp>

<comp id="872" class="1005" name="pool_V_addr_4_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="2" slack="1"/>
<pin id="874" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pool_V_addr_4 "/>
</bind>
</comp>

<comp id="877" class="1005" name="i_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="3" slack="0"/>
<pin id="879" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="882" class="1005" name="pool_res_V_2_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="1"/>
<pin id="884" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_res_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="225"><net_src comp="176" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="176" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="198" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="220" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="226" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="178" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="178" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="178" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="230" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="132" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="178" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="287"><net_src comp="178" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="271" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="282" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="295"><net_src comp="178" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="290" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="300"><net_src comp="180" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="311"><net_src comp="190" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="190" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="206" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="341"><net_src comp="334" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="351"><net_src comp="345" pin="4"/><net_sink comp="236" pin=2"/></net>

<net id="352"><net_src comp="345" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="356"><net_src comp="212" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="146" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="444"><net_src comp="200" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="445"><net_src comp="132" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="446"><net_src comp="4" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="447"><net_src comp="6" pin="0"/><net_sink comp="375" pin=4"/></net>

<net id="448"><net_src comp="8" pin="0"/><net_sink comp="375" pin=5"/></net>

<net id="449"><net_src comp="10" pin="0"/><net_sink comp="375" pin=6"/></net>

<net id="450"><net_src comp="12" pin="0"/><net_sink comp="375" pin=7"/></net>

<net id="451"><net_src comp="14" pin="0"/><net_sink comp="375" pin=8"/></net>

<net id="452"><net_src comp="16" pin="0"/><net_sink comp="375" pin=9"/></net>

<net id="453"><net_src comp="18" pin="0"/><net_sink comp="375" pin=10"/></net>

<net id="454"><net_src comp="20" pin="0"/><net_sink comp="375" pin=11"/></net>

<net id="455"><net_src comp="22" pin="0"/><net_sink comp="375" pin=12"/></net>

<net id="456"><net_src comp="24" pin="0"/><net_sink comp="375" pin=13"/></net>

<net id="457"><net_src comp="26" pin="0"/><net_sink comp="375" pin=14"/></net>

<net id="458"><net_src comp="28" pin="0"/><net_sink comp="375" pin=15"/></net>

<net id="459"><net_src comp="30" pin="0"/><net_sink comp="375" pin=16"/></net>

<net id="460"><net_src comp="32" pin="0"/><net_sink comp="375" pin=17"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="375" pin=18"/></net>

<net id="462"><net_src comp="36" pin="0"/><net_sink comp="375" pin=19"/></net>

<net id="463"><net_src comp="38" pin="0"/><net_sink comp="375" pin=20"/></net>

<net id="464"><net_src comp="40" pin="0"/><net_sink comp="375" pin=21"/></net>

<net id="465"><net_src comp="42" pin="0"/><net_sink comp="375" pin=22"/></net>

<net id="466"><net_src comp="44" pin="0"/><net_sink comp="375" pin=23"/></net>

<net id="467"><net_src comp="46" pin="0"/><net_sink comp="375" pin=24"/></net>

<net id="468"><net_src comp="48" pin="0"/><net_sink comp="375" pin=25"/></net>

<net id="469"><net_src comp="50" pin="0"/><net_sink comp="375" pin=26"/></net>

<net id="470"><net_src comp="52" pin="0"/><net_sink comp="375" pin=27"/></net>

<net id="471"><net_src comp="54" pin="0"/><net_sink comp="375" pin=28"/></net>

<net id="472"><net_src comp="56" pin="0"/><net_sink comp="375" pin=29"/></net>

<net id="473"><net_src comp="58" pin="0"/><net_sink comp="375" pin=30"/></net>

<net id="474"><net_src comp="60" pin="0"/><net_sink comp="375" pin=31"/></net>

<net id="475"><net_src comp="62" pin="0"/><net_sink comp="375" pin=32"/></net>

<net id="476"><net_src comp="64" pin="0"/><net_sink comp="375" pin=33"/></net>

<net id="477"><net_src comp="66" pin="0"/><net_sink comp="375" pin=34"/></net>

<net id="478"><net_src comp="68" pin="0"/><net_sink comp="375" pin=35"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="375" pin=36"/></net>

<net id="480"><net_src comp="72" pin="0"/><net_sink comp="375" pin=37"/></net>

<net id="481"><net_src comp="74" pin="0"/><net_sink comp="375" pin=38"/></net>

<net id="482"><net_src comp="76" pin="0"/><net_sink comp="375" pin=39"/></net>

<net id="483"><net_src comp="78" pin="0"/><net_sink comp="375" pin=40"/></net>

<net id="484"><net_src comp="80" pin="0"/><net_sink comp="375" pin=41"/></net>

<net id="485"><net_src comp="82" pin="0"/><net_sink comp="375" pin=42"/></net>

<net id="486"><net_src comp="84" pin="0"/><net_sink comp="375" pin=43"/></net>

<net id="487"><net_src comp="86" pin="0"/><net_sink comp="375" pin=44"/></net>

<net id="488"><net_src comp="88" pin="0"/><net_sink comp="375" pin=45"/></net>

<net id="489"><net_src comp="90" pin="0"/><net_sink comp="375" pin=46"/></net>

<net id="490"><net_src comp="92" pin="0"/><net_sink comp="375" pin=47"/></net>

<net id="491"><net_src comp="94" pin="0"/><net_sink comp="375" pin=48"/></net>

<net id="492"><net_src comp="96" pin="0"/><net_sink comp="375" pin=49"/></net>

<net id="493"><net_src comp="98" pin="0"/><net_sink comp="375" pin=50"/></net>

<net id="494"><net_src comp="100" pin="0"/><net_sink comp="375" pin=51"/></net>

<net id="495"><net_src comp="102" pin="0"/><net_sink comp="375" pin=52"/></net>

<net id="496"><net_src comp="104" pin="0"/><net_sink comp="375" pin=53"/></net>

<net id="497"><net_src comp="106" pin="0"/><net_sink comp="375" pin=54"/></net>

<net id="498"><net_src comp="108" pin="0"/><net_sink comp="375" pin=55"/></net>

<net id="499"><net_src comp="110" pin="0"/><net_sink comp="375" pin=56"/></net>

<net id="500"><net_src comp="112" pin="0"/><net_sink comp="375" pin=57"/></net>

<net id="501"><net_src comp="114" pin="0"/><net_sink comp="375" pin=58"/></net>

<net id="502"><net_src comp="116" pin="0"/><net_sink comp="375" pin=59"/></net>

<net id="503"><net_src comp="118" pin="0"/><net_sink comp="375" pin=60"/></net>

<net id="504"><net_src comp="120" pin="0"/><net_sink comp="375" pin=61"/></net>

<net id="505"><net_src comp="122" pin="0"/><net_sink comp="375" pin=62"/></net>

<net id="506"><net_src comp="124" pin="0"/><net_sink comp="375" pin=63"/></net>

<net id="507"><net_src comp="126" pin="0"/><net_sink comp="375" pin=64"/></net>

<net id="508"><net_src comp="128" pin="0"/><net_sink comp="375" pin=65"/></net>

<net id="509"><net_src comp="130" pin="0"/><net_sink comp="375" pin=66"/></net>

<net id="514"><net_src comp="301" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="182" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="301" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="188" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="312" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="192" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="312" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="196" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="312" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="542"><net_src comp="134" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="202" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="136" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="202" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="138" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="146" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="140" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="569" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="146" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="543" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="553" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="563" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="573" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="579" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="323" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="323" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="192" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="323" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="196" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="204" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="202" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="618" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="140" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="202" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="146" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="640"><net_src comp="629" pin="2"/><net_sink comp="634" pin=2"/></net>

<net id="645"><net_src comp="634" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="134" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="146" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="140" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="146" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="134" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="204" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="202" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="664" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="138" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="202" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="146" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="686"><net_src comp="675" pin="2"/><net_sink comp="680" pin=2"/></net>

<net id="691"><net_src comp="146" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="138" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="334" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="208" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="334" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="212" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="334" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="714"><net_src comp="214" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="705" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="216" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="721"><net_src comp="709" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="717" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="730"><net_src comp="330" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="736"><net_src comp="357" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="208" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="357" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="747"><net_src comp="357" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="212" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="277" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="342" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="760"><net_src comp="749" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="277" pin="3"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="342" pin="1"/><net_sink comp="755" pin=2"/></net>

<net id="767"><net_src comp="368" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="136" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="243" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="780"><net_src comp="516" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="788"><net_src comp="528" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="793"><net_src comp="539" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="798"><net_src comp="543" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="803"><net_src comp="549" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="808"><net_src comp="553" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="813"><net_src comp="559" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="819"><net_src comp="569" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="825"><net_src comp="591" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="597" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="837"><net_src comp="607" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="842"><net_src comp="613" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="849"><net_src comp="680" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="857"><net_src comp="699" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="862"><net_src comp="264" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="867"><net_src comp="277" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="875"><net_src comp="290" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="880"><net_src comp="743" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="885"><net_src comp="755" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="345" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {9 }
	Port: layer_in_V_6 | {3 4 }
	Port: sX_1 | {5 }
	Port: sY_1 | {11 }
	Port: pY_1 | {5 }
	Port: pX_1 | {5 }
 - Input state : 
	Port: pooling2d_large_cl_nopad_pad_me : data_V_V | {3 }
	Port: pooling2d_large_cl_nopad_pad_me : layer_in_V_6 | {3 4 6 7 }
	Port: pooling2d_large_cl_nopad_pad_me : sX_1 | {4 }
	Port: pooling2d_large_cl_nopad_pad_me : sY_1 | {4 }
	Port: pooling2d_large_cl_nopad_pad_me : pY_1 | {4 }
	Port: pooling2d_large_cl_nopad_pad_me : pX_1 | {4 }
  - Chain level:
	State 1
		pool_V_addr : 1
	State 2
		icmp_ln484 : 1
		i_ih : 1
		br_ln484 : 2
	State 3
		icmp_ln489 : 1
		i0 : 1
		br_ln489 : 2
		zext_ln492 : 1
		tmpdata_V_addr : 2
		store_ln492 : 3
	State 4
		icmp_ln498 : 1
		icmp_ln498_4 : 1
		icmp_ln498_5 : 1
		icmp_ln498_6 : 1
		and_ln498 : 2
		and_ln498_3 : 2
		and_ln498_4 : 2
		br_ln498 : 2
	State 5
		zext_ln500 : 1
		icmp_ln500 : 1
		i1 : 1
		br_ln500 : 2
		br_ln522 : 1
		store_ln535 : 1
		select_ln537 : 1
		store_ln537 : 2
		br_ln526 : 1
		store_ln530 : 1
		select_ln532 : 1
	State 6
		icmp_ln506 : 1
		i2 : 1
		br_ln506 : 2
		trunc_ln508 : 1
		shl_ln : 2
		add_ln508 : 3
		zext_ln508_2 : 4
		layer_in_V_6_addr : 5
		layer_in_V_6_load : 6
	State 7
		pool_V_addr_3 : 1
		store_ln508 : 2
	State 8
	State 9
		icmp_ln512 : 1
		br_ln512 : 2
		zext_ln513 : 1
		pool_V_addr_4 : 2
		pool_V_load : 3
		i : 1
		write_ln516 : 1
	State 10
		icmp_ln1494 : 1
		pool_res_V_2 : 2
	State 11
		store_ln528 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375 |    1    |  6.179  |   1155  |   251   |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                           i_ih_fu_516                           |    0    |    0    |    0    |    15   |    0    |
|          |                            i0_fu_528                            |    0    |    0    |    0    |    15   |    0    |
|          |                            i1_fu_607                            |    0    |    0    |    0    |    15   |    0    |
|          |                         add_ln535_fu_618                        |    0    |    0    |    0    |    39   |    0    |
|    add   |                         add_ln537_fu_629                        |    0    |    0    |    0    |    39   |    0    |
|          |                         add_ln530_fu_664                        |    0    |    0    |    0    |    39   |    0    |
|          |                         add_ln532_fu_675                        |    0    |    0    |    0    |    39   |    0    |
|          |                            i2_fu_699                            |    0    |    0    |    0    |    11   |    0    |
|          |                         add_ln508_fu_717                        |    0    |    0    |    0    |    15   |    0    |
|          |                             i_fu_743                            |    0    |    0    |    0    |    11   |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                        icmp_ln484_fu_510                        |    0    |    0    |    0    |    11   |    0    |
|          |                        icmp_ln489_fu_522                        |    0    |    0    |    0    |    11   |    0    |
|          |                        icmp_ln498_fu_543                        |    0    |    0    |    0    |    20   |    0    |
|          |                       icmp_ln498_4_fu_553                       |    0    |    0    |    0    |    20   |    0    |
|          |                       icmp_ln498_5_fu_563                       |    0    |    0    |    0    |    20   |    0    |
|   icmp   |                       icmp_ln498_6_fu_573                       |    0    |    0    |    0    |    20   |    0    |
|          |                        icmp_ln500_fu_601                        |    0    |    0    |    0    |    11   |    0    |
|          |                        icmp_ln522_fu_613                        |    0    |    0    |    0    |    20   |    0    |
|          |                        icmp_ln526_fu_659                        |    0    |    0    |    0    |    20   |    0    |
|          |                        icmp_ln506_fu_693                        |    0    |    0    |    0    |    9    |    0    |
|          |                        icmp_ln512_fu_732                        |    0    |    0    |    0    |    9    |    0    |
|          |                        icmp_ln1494_fu_749                       |    0    |    0    |    0    |    13   |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                       select_ln537_fu_634                       |    0    |    0    |    0    |    32   |    0    |
|  select  |                       select_ln532_fu_680                       |    0    |    0    |    0    |    32   |    0    |
|          |                       pool_res_V_2_fu_755                       |    0    |    0    |    0    |    16   |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                         and_ln498_fu_579                        |    0    |    0    |    0    |    2    |    0    |
|    and   |                        and_ln498_3_fu_585                       |    0    |    0    |    0    |    2    |    0    |
|          |                        and_ln498_4_fu_591                       |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |                       tmp_V_12_read_fu_230                      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   write  |                     write_ln516_write_fu_236                    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                        zext_ln492_fu_534                        |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln500_fu_597                        |    0    |    0    |    0    |    0    |    0    |
|   zext   |                       zext_ln508_2_fu_722                       |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln508_fu_727                        |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln513_fu_738                        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                        trunc_ln508_fu_705                       |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|                          shl_ln_fu_709                          |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                 |    1    |  6.179  |   1155  |   759   |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|  pool_V |    0   |   32   |    1   |    0   |
|tmpdata_V|    1   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    1   |   32   |    1   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   and_ln498_4_reg_822   |    1   |
|       i0_0_reg_308      |    7   |
|        i0_reg_785       |    7   |
|       i1_0_reg_319      |    7   |
|        i1_reg_834       |    7   |
|       i2_0_reg_330      |    3   |
|        i2_reg_854       |    3   |
|       i_0_reg_353       |    3   |
|      i_ih_0_reg_297     |    8   |
|       i_ih_reg_777      |    8   |
|        i_reg_877        |    3   |
|   icmp_ln498_4_reg_805  |    1   |
|    icmp_ln498_reg_795   |    1   |
|    icmp_ln522_reg_839   |    1   |
|layer_in_V_6_addr_reg_859|    8   |
|    pX_1_load_reg_816    |   32   |
|    pY_1_load_reg_810    |   32   |
|  pool_V_addr_4_reg_872  |    2   |
|   pool_V_addr_reg_769   |    2   |
|   pool_res_V_2_reg_882  |   16   |
|    pool_res_V_reg_864   |   16   |
|    sX_1_load_reg_790    |   32   |
|    sY_1_load_reg_800    |   32   |
|   select_ln532_reg_846  |   32   |
|    storemerge_reg_364   |   32   |
|      tmp_V_reg_342      |   16   |
|    zext_ln500_reg_826   |    8   |
+-------------------------+--------+
|          Total          |   320  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_271 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_277 |  p0  |   4  |   2  |    8   ||    21   |
|    i2_0_reg_330   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||  2.672  ||    39   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |    6   |  1155  |   759  |    0   |
|   Memory  |    1   |    -   |   32   |    1   |    0   |
|Multiplexer|    -   |    2   |    -   |   39   |    -   |
|  Register |    -   |    -   |   320  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    8   |  1507  |   799  |    0   |
+-----------+--------+--------+--------+--------+--------+
