LISTING FOR LOGIC DESCRIPTION FILE: V28.pld                          Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Nov 13 05:24:11 2023

  1:/*
  2: *   Philips PM8546 Logo Generator
  3: *   Open source recreation
  4: * 
  5: *   File        : V29.pld
  6: *   Author      : Matt Millman
  7: *   Description : Y/G encoder PAL (Monochrome version)
  8: *
  9: *   This is free software: you can redistribute it and/or modify
 10: *   it under the terms of the GNU General Public License as published by
 11: *   the Free Software Foundation, either version 2 of the License, or
 12: *   (at your option) any later version.
 13: *   This software is distributed in the hope that it will be useful,
 14: *   but WITHOUT ANY WARRANTY; without even the implied warranty of
 15: *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 16: *   GNU General Public License for more details.
 17: *   You should have received a copy of the GNU General Public License
 18: *   along with this software.  If not, see <http://www.gnu.org/licenses/>.
 19: */
 20: 
 21:Name     V28 ;
 22:PartNo   00 ;
 23:Date     29/09/2023 ;
 24:Revision 01 ;
 25:Designer Matt Millman ;
 26:Company  - ;
 27:Assembly None ;
 28:Location  ;
 29:Device   g22v10 ;
 30:
 31:/* &=AND #=OR $=XOR */
 32:
 33:PIN 1 = GCLK;
 34:PIN 2 = nTEXT_BLANK;
 35:PIN 3 = G_DATA_DELAYED;
 36:PIN 4 = B_DATA_DELAYED;
 37:PIN 5 = R_DATA_DELAYED;
 38:PIN 6 = G_DATA;
 39:PIN 7 = B_DATA;
 40:PIN 8 = R_DATA;
 41:PIN 9 = RGB_MODE;
 42:PIN 10 = DELAY_ON;
 43:PIN [14..20] = [Y6..0];
 44:
 45:Field COL_IN = [RGB_MODE, nTEXT_BLANK, DELAY_ON, G_DATA, B_DATA, R_DATA, G_DATA_DELAYED, B_DATA_DELAYED, R_DATA_DELAYED];
 46:Field Y_OUT = [Y6..0];
 47:
 48:/*
 49: * Y/G CHANNEL COLOUR LOOKUP TABLE:
 50: *
 51: * How these values were derived: The hardware appears to be designed such
 52: * that half of the range of the DAC is full-scale for the Y channel (black to
 53: * white) and, it is AC coupled, thus, valid Y ranges could be 0-63, 64-127,

LISTING FOR LOGIC DESCRIPTION FILE: V28.pld                          Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Nov 13 05:24:11 2023

 54: * or anything in between.
 55: *
 56: * The below table is for monochrome builds where U/V components are not
 57: * populated.
 58: *
 59: */
 60:
 61:Table  COL_IN => Y_OUT.d {
 62:/*  COL_IN         Y_OUT */
 63:   'b'x0xxxxxxx   =>   'd'64;  /* BLANK */
 64:   /* YUV (ALL) */
 65:   'b'x1x1xxxxx   =>   'd'127; /* WHITE */
 66:   'b'x1x0xxxxx   =>   'd'64;  /* BLACK */
 67:}
 68:
 69:Y_OUT.oe = 'b'1111111;
 70:Y_OUT.sp = 'b'0000000;
 71:Y_OUT.ar = 'b'0000000;
 72:
 73:



Jedec Fuse Checksum       (4ea7)
Jedec Transmit Checksum   (2fd7)
