Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/rajp/Projects/CPU/assignment_3/CoreTest_isim_beh.exe -prj /home/rajp/Projects/CPU/assignment_3/CoreTest_beh.prj CoreTest work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/rajp/Projects/CPU/assignment_3/VGASignalGenerator.v" into library work
Analyzing Verilog file "/home/rajp/Projects/CPU/assignment_3/SevenSeg.v" into library work
Analyzing Verilog file "/home/rajp/Projects/CPU/assignment_3/RegisterFile.v" into library work
Analyzing Verilog file "/home/rajp/Projects/CPU/assignment_3/PixelGenerator.v" into library work
Analyzing Verilog file "/home/rajp/Projects/CPU/assignment_3/VGAController.v" into library work
Analyzing Verilog file "/home/rajp/Projects/CPU/assignment_3/ipcore_dir/VGARAM.v" into library work
Analyzing Verilog file "/home/rajp/Projects/CPU/assignment_3/IOController.v" into library work
Analyzing Verilog file "/home/rajp/Projects/CPU/assignment_3/Core.v" into library work
Analyzing Verilog file "/home/rajp/Projects/CPU/assignment_3/CPU.v" into library work
Analyzing Verilog file "/home/rajp/Projects/CPU/assignment_3/CoreTest.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/rajp/Projects/CPU/assignment_3/CoreTest.v" Line 37: Port debug_core is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 96268 KB
Fuse CPU Usage: 1030 ms
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module VGARAM
Compiling module PixelGenerator
Compiling module VGASignalGenerator
Compiling module VGAController
Compiling module RegisterFile
Compiling module Core
Compiling module SevenSeg
Compiling module IOController
Compiling module CPU
Compiling module CoreTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 15 Verilog Units
Built simulation executable /home/rajp/Projects/CPU/assignment_3/CoreTest_isim_beh.exe
Fuse Memory Usage: 1184084 KB
Fuse CPU Usage: 1120 ms
GCC CPU Usage: 1590 ms
