# TFG_SIWA_ENV

SIWA UVM Verification Environment

This is a Verification Environment done for a RISC-V microcontroller called SIWA. The project can be adjusted to other RISC-V microcontrollers.

This project was developed at Tecnológico de Costa Rica.

Programmers: Dr. Roberto Molina Robles, PhD. Tecnológico de Costa Rica
             Ing. Javier Espinoza

The picture shows the architecture of the environment.

![image](https://github.com/user-attachments/assets/f72a5634-564e-4606-98bc-a83449a86d69)

![UVM_Diagram](images/UVM_env.png)

These are the tests implemented:

![image](https://github.com/user-attachments/assets/47ea4ccb-e3fb-4feb-ba2c-37f6013ebfa6)

![image](https://github.com/user-attachments/assets/98822301-69a6-4774-a15f-93b3dba79205)

A regression system is included using basic Linux bash scripts:

![image](https://github.com/user-attachments/assets/225bc82e-fa53-49af-a079-23ba2741a1f7)



