INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dayalan/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/imports/Counter/Structures.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dayalan/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
WARNING: [VRFC 10-8497] literal value 'd511 truncated to fit in 8 bits [C:/Users/Dayalan/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/new/FIFO.v:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dayalan/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/new/pkt2FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pkt2FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dayalan/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sim_1/new/FIFO_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_TB
