Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3017112 Tue Sep 29 20:16:41 MDT 2020
| Date         : Tue Oct 13 18:53:10 2020
| Host         : xcoswappshp385-2 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -slr -file slr_util_routed.rpt -pb slr_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu50fsvh2104-2LV
| Design State : Routed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR1 <-> SLR0                    | 1483 |       |     23040 |  6.44 |
|   SLR0 -> SLR1                   |  711 |       |           |  3.09 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |  772 |       |           |  3.35 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  | 1483 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+
| FROM \ TO | SLR1 | SLR0 |
+-----------+------+------+
| SLR1      |    0 |  772 |
| SLR0      |  711 |    0 |
+-----------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+-------+-------+--------+--------+
|          Site Type         |  SLR0 |  SLR1 | SLR0 % | SLR1 % |
+----------------------------+-------+-------+--------+--------+
| CLB                        | 14117 |  3034 |  25.69 |   5.62 |
|   CLBL                     |  7169 |  1530 |  24.48 |   5.23 |
|   CLBM                     |  6948 |  1504 |  27.06 |   6.08 |
| CLB LUTs                   | 61965 | 14856 |  14.09 |   3.44 |
|   LUT as Logic             | 53129 | 14154 |  12.08 |   3.28 |
|     using O5 output only   |  2197 |   492 |   0.50 |   0.11 |
|     using O6 output only   | 37062 | 10210 |   8.43 |   2.36 |
|     using O5 and O6        | 13870 |  3452 |   3.15 |   0.80 |
|   LUT as Memory            |  8836 |   702 |   4.30 |   0.35 |
|     LUT as Distributed RAM |  6789 |   384 |   3.30 |   0.19 |
|       using O5 output only |     0 |     0 |   0.00 |   0.00 |
|       using O6 output only |  1271 |   160 |   0.62 |   0.08 |
|       using O5 and O6      |  5518 |   224 |   2.69 |   0.11 |
|     LUT as Shift Register  |  2047 |   318 |   1.00 |   0.16 |
|       using O5 output only |     0 |     0 |   0.00 |   0.00 |
|       using O6 output only |  1999 |   188 |   0.97 |   0.10 |
|       using O5 and O6      |    48 |   130 |   0.02 |   0.07 |
| CLB Registers              | 89480 | 20263 |  10.18 |   2.35 |
| CARRY8                     |  1208 |   214 |   2.20 |   0.40 |
| F7 Muxes                   |  1514 |   282 |   0.69 |   0.13 |
| F8 Muxes                   |   133 |    16 |   0.12 |   0.01 |
| F9 Muxes                   |     0 |     0 |   0.00 |   0.00 |
| Block RAM Tile             |    97 |  45.5 |  14.43 |   6.77 |
|   RAMB36/FIFO              |    93 |    43 |  13.84 |   6.40 |
|     RAMB36E2 only          |    93 |    43 |  13.84 |   6.40 |
|   RAMB18                   |     8 |     5 |   0.60 |   0.37 |
|     RAMB18E2 only          |     8 |     5 |   0.60 |   0.37 |
| URAM                       |     0 |     0 |   0.00 |   0.00 |
| DSPs                       |     0 |     4 |   0.00 |   0.13 |
| PLL                        |     0 |     0 |   0.00 |   0.00 |
| MMCM                       |     0 |     0 |   0.00 |   0.00 |
| Unique Control Sets        |  3787 |  1290 |   3.45 |   1.19 |
+----------------------------+-------+-------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR1      |         7 |    3.37 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         3 |    1.44 |          0 |     0.00 |          0 |     0.00 |   4 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        10 |         |          0 |          |          0 |          |   4 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


