Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit vga_driver is vhdl ...
WARNING:EDK:2221 - Project file
   D:\Xilinx\Industriales\prueba_timer\pcores/vga.prj already exists, will be
   overwrite and removed afterward ...
INFO:EDK:3391 - Create temporary xst project file:
   D:\Xilinx\Industriales\prueba_timer\pcores/vga.prj
Compiling vhdl file
"D:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"D:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"D:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"D:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"D:/Xilinx/Industriales/prueba_timer/pcores/vga_v1_00_a/hdl/vhdl/vga_driver.vhd"
in Library vga_v1_00_a.
Entity <vga_driver> compiled.
Entity <vga_driver> (Architecture <Behavioral>) compiled.
Compiling vhdl file
"D:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/Industriales/prueba_timer/pcores/vga_v1_00_a/hdl/vhdl/user_logic.vhd"
in Library vga_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"D:/Xilinx/Industriales/prueba_timer/pcores/vga_v1_00_a/hdl/vhdl/vga.vhd" in
Library vga_v1_00_a.
Entity <vga> compiled.
Entity <vga> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = vga
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3590 - Unable to delete temporary project file
   D:\Xilinx\Industriales\prueba_timer\pcores\vga.prj : 13
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE PLBV46 parameter is not defined
   in the HDL source
INFO:EDK:1631 - Infer bus clock [SPLB_Clk] for bus interface SPLB ...
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value (32, 64, 128) from previous MPD file.
INFO:EDK:1470 - Get attribute value (1:16) from previous MPD file.
INFO:EDK:1470 - Get attribute value (1:4) from previous MPD file.
INFO:EDK:1470 - Get attribute value (32, 64, 128) from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value (0, 1) from previous MPD file.
INFO:EDK:1470 - Get attribute value (0, 1) from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value (32, 64, 128) from previous MPD file.
INFO:EDK:1470 - Get attribute value (0, 1) from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value (32, 64, 128) from previous MPD file.
INFO:EDK:1470 - Get attribute value (1:16) from previous MPD file.
INFO:EDK:1470 - Get attribute value (1:4) from previous MPD file.
INFO:EDK:1470 - Get attribute value (32, 64, 128) from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value (0, 1) from previous MPD file.
INFO:EDK:1470 - Get attribute value (0, 1) from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value (32, 64, 128) from previous MPD file.
INFO:EDK:1470 - Get attribute value (0, 1) from previous MPD file.
Copying file user_logic.vhd to
D:\Xilinx\Industriales\prueba_timer\pcores/vga_v1_00_a/hdl/vhdl/ ...
Copying file vga.vhd to
D:\Xilinx\Industriales\prueba_timer\pcores/vga_v1_00_a/hdl/vhdl/ ...
Copying file vga_driver.vhd to
D:\Xilinx\Industriales\prueba_timer\pcores/vga_v1_00_a/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
D:\Xilinx\Industriales\prueba_timer\pcores\vga_v1_00_a.

Summary:

  Logical library     : vga_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : SPLB 

The following sub-directories will be created:

  - vga_v1_00_a\data
  - vga_v1_00_a\hdl
  - vga_v1_00_a\hdl\verilog
  - vga_v1_00_a\hdl\vhdl


The following HDL source files will be copied into the vga_v1_00_a\hdl\vhdl
directory:

  - user_logic.vhd
  - vga.vhd
  - vga_driver.vhd

The following files will be created under the vga_v1_00_a\data directory:

  - vga_v2_1_0.mpd
  - vga_v2_1_0.pao


