Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version V-2023.12-SP5-4 for linux64 - Jan 29, 2025 

                    Copyright (c) 1988 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun Aug  3 15:55:26 2025
Hostname:           kccisynop2
CPU Model:          INTEL(R) XEON(R) GOLD 6526Y
CPU Details:        Cores = 1 : Sockets = 1 : Cache Size = 38400 KB : Freq = 3.50 GHz
OS:                 Linux 5.14.0-427.13.1.el9_4.x86_64
RAM:                1007 GB (Free 819 GB)
Swap:                 3 GB (Free   2 GB)
Work Filesystem:    /home mounted to /dev/mapper/rhel-home
Tmp Filesystem:     / mounted to /dev/mapper/rhel-root
Work Disk:          2690 GB (Free 2485 GB)
Tmp Disk:           2665 GB (Free 2189 GB)

CPU Load: 4521%, Ram Free: 819 GB, Swap Free: 2 GB, Work Disk Free: 2485 GB, Tmp Disk Free: 2189 GB
#operation condition : BC / TC / WC
set min_cond "BC"
BC
set max_cond "WC"
WC
set used_vt  {"hvt" "svt" "lvt"}
"hvt" "svt" "lvt"
set designName "FFT"
FFT
set revName     "FFT_0"
FFT_0
set outputName "${revName}"
FFT_0
set file_script  "FFT.tcl"
FFT.tcl
set file_sdc_input "FFT.sdc"
FFT.sdc
set file_hdl_list "FFT.list"
FFT.list
source scripts/set_var.tcl
/home/aedu30/fft/syn/output/FFT_0/FFT_0.pwr.v
set file_script_bak [list $file_script $file_sdc_input]
FFT.tcl FFT.sdc
source scripts/file_works.tcl
define_design_lib WORK -path $dir_out/work
1
source scripts/env.tcl
#source $file_analyze
source $file_hdl_list
Running PRESTO HDLC
Compiling source file ../src/module0.sv
Compiling source file ../src/butterfly.sv
Compiling source file ../src/butterfly01.sv
Compiling source file ../src/butterfly02.sv
Compiling source file ../src/butterfly10.sv
Compiling source file ../src/butterfly11.sv
Compiling source file ../src/butterfly12.sv
Compiling source file ../src/butterfly20.sv
Compiling source file ../src/butterfly21.sv
Compiling source file ../src/butterfly22.sv
Compiling source file ../src/step02_twf.sv
Compiling source file ../src/twf_02_imag.sv
Compiling source file ../src/twf_12_real.sv
Compiling source file ../src/twf_12_imag.sv
Compiling source file ../src/test_bfly.sv
Compiling source file ../src/test_bfly_02.sv
Compiling source file ../src/test_bfly10.sv
Compiling source file ../src/test_bfly_12.sv
Compiling source file ../src/bfly_add.sv
Compiling source file ../src/bfly4.sv
Compiling source file ../src/shift_reg.sv
Compiling source file ../src/cbfp.sv
Compiling source file ../src/cbfp1.sv
Compiling source file ../src/cbfp2.sv
Compiling source file ../src/mag_detect.sv
Compiling source file ../src/mag_detect1.sv
Compiling source file ../src/module1.sv
Compiling source file ../src/module2.sv
Compiling source file ../src/reorder.sv
Compiling source file ../src/FFT.sv
Presto compilation completed successfully.
Loading db file '/tools/synopsys/syn/V-2023.12-SP5-4/libraries/syn/dw_foundation.sldb'
1
#source scr/analyze_list
DATE_STAMP "start" $file_stamp
elaborate $designName
Loading db file '/tools/synopsys/syn/V-2023.12-SP5-4/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/V-2023.12-SP5-4/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (FFT)
Elaborated 1 design.
Current design is now 'FFT'.
Information: Building the design 'module0'. (HDL-193)
Presto compilation completed successfully. (module0)
Information: Building the design 'module1'. (HDL-193)
Presto compilation completed successfully. (module1)
Information: Building the design 'module2'. (HDL-193)
Presto compilation completed successfully. (module2)
Information: Building the design 'reorder'. (HDL-193)
Warning:  ../src/reorder.sv:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/reorder.sv:105: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/reorder.sv:106: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/reorder.sv:59: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Inferred memory devices in process
	in routine reorder line 30 in file
		'../src/reorder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  reorder_count_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine reorder line 42 in file
		'../src/reorder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  valid_in_reg_reg   | Flip-flop |  33   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine reorder line 52 in file
		'../src/reorder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  output_count_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine reorder line 82 in file
		'../src/reorder.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| output_buffer_im_reg | Flip-flop | 6656  |  Y  | N  | Y  | N  | N  | N  | N  |
| output_buffer_re_reg | Flip-flop | 6656  |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine reorder line 96 in file
		'../src/reorder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dout_i_reg      | Flip-flop |  208  |  Y  | N  | Y  | N  | N  | N  | N  |
|     dout_q_reg      | Flip-flop |  208  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   reorder/105    |  512   |   26    |      9       |
======================================================
Presto compilation completed successfully. (reorder)
Module: reorder, Elapsed Time: 00:00:13, CPU Time: 00:00:12, Total Mem: 814.53 MB, Mem: 694.39 MB, Time: Sun Aug  3 15:55:40 2025
Information: Building the design 'butterfly'. (HDL-193)
Warning:  ../src/butterfly.sv:31: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine butterfly line 46 in file
		'../src/butterfly.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly line 128 in file
		'../src/butterfly.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     do1_im_reg      | Flip-flop |  160  |  Y  | N  | Y  | N  | N  | N  | N  |
|     do1_re_reg      | Flip-flop |  160  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly line 143 in file
		'../src/butterfly.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  valid_in_reg_reg   | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (butterfly)
Information: Building the design 'butterfly01'. (HDL-193)

Statistics for case statements in always block at line 140 in file
	'../src/butterfly01.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           148            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine butterfly01 line 40 in file
		'../src/butterfly01.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  valid_in_buf0_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  bfly01_en_cnt_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly01 line 131 in file
		'../src/butterfly01.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sample_cnt_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly01 line 140 in file
		'../src/butterfly01.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mul_im_reg      | Flip-flop |  336  |  Y  | N  | Y  | N  | N  | N  | N  |
|     mul_re_reg      | Flip-flop |  336  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly01 line 215 in file
		'../src/butterfly01.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  valid_in_buf1_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (butterfly01)
Information: Building the design 'butterfly02'. (HDL-193)

Inferred memory devices in process
	in routine butterfly02 line 35 in file
		'../src/butterfly02.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  valid_in_buf0_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  bfly02_en_cnt_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly02 line 112 in file
		'../src/butterfly02.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  valid_in_buf1_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly02 line 128 in file
		'../src/butterfly02.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mul_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly02 line 141 in file
		'../src/butterfly02.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mul_im_reg      | Flip-flop |  368  |  Y  | N  | Y  | N  | N  | N  | N  |
|     mul_re_reg      | Flip-flop |  368  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (butterfly02)
Information: Building the design 'cbfp_stage0'. (HDL-193)
Warning:  ../src/cbfp.sv:56: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/cbfp.sv:176: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine cbfp_stage0 line 39 in file
		'../src/cbfp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   in_valid_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage0 line 47 in file
		'../src/cbfp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    imag_buf_reg     | Flip-flop | 1472  |  Y  | N  | Y  | N  | N  | N  | N  |
|    input_cnt_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    real_buf_reg     | Flip-flop | 1472  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage0 line 71 in file
		'../src/cbfp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    imag_in_d_reg    | Flip-flop |  368  |  Y  | N  | Y  | N  | N  | N  | N  |
|    real_in_d_reg    | Flip-flop |  368  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage0 line 90 in file
		'../src/cbfp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   imag_buf_d_reg    | Flip-flop | 1472  |  Y  | N  | Y  | N  | N  | N  | N  |
|   real_buf_d_reg    | Flip-flop | 1472  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage0 line 108 in file
		'../src/cbfp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  valid_in_buf1_reg  | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage0 line 136 in file
		'../src/cbfp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    norm_imag_reg    | Flip-flop |  704  |  Y  | N  | Y  | N  | N  | N  | N  |
|      last_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   norm_index_reg    | Flip-flop |  320  |  Y  | N  | Y  | N  | N  | N  | N  |
|    norm_real_reg    | Flip-flop |  704  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage0 line 157 in file
		'../src/cbfp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     out_cnt_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage0 line 166 in file
		'../src/cbfp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   output_cnt_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    imag_out_reg     | Flip-flop |  176  |  Y  | N  | Y  | N  | N  | N  | N  |
|    index_out_reg    | Flip-flop |  80   |  Y  | N  | Y  | N  | N  | N  | N  |
|    real_out_reg     | Flip-flop |  176  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| cbfp_stage0/177  |   64   |   22    |      6       |
| cbfp_stage0/179  |   64   |    5    |      6       |
======================================================
Presto compilation completed successfully. (cbfp_stage0)
Information: Building the design 'butterfly10'. (HDL-193)
Warning:  ../src/butterfly10.sv:39: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine butterfly10 line 41 in file
		'../src/butterfly10.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly10 line 55 in file
		'../src/butterfly10.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  valid_in_buf_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly10 line 134 in file
		'../src/butterfly10.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     do1_im_reg      | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
|     do1_re_reg      | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (butterfly10)
Information: Building the design 'butterfly11'. (HDL-193)
Warning:  ../src/butterfly11.sv:323: signed to unsigned part selection occurs. (VER-318)
Warning:  ../src/butterfly11.sv:324: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 147 in file
	'../src/butterfly11.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           155            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine butterfly11 line 40 in file
		'../src/butterfly11.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  valid_in_buf0_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  bfly11_en_cnt_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly11 line 69 in file
		'../src/butterfly11.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| shift_reg_val_im_reg | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_reg_val_re_reg | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine butterfly11 line 97 in file
		'../src/butterfly11.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| shift_bfly11_im_reg | Flip-flop |  208  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_bfly11_re_reg | Flip-flop |  208  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly11 line 137 in file
		'../src/butterfly11.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sample_cnt_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly11 line 147 in file
		'../src/butterfly11.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mul_im_reg      | Flip-flop |  384  |  Y  | N  | Y  | N  | N  | N  | N  |
|     mul_re_reg      | Flip-flop |  384  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly11 line 338 in file
		'../src/butterfly11.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  valid_in_buf1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (butterfly11)
Information: Building the design 'butterfly12'. (HDL-193)

Inferred memory devices in process
	in routine butterfly12 line 30 in file
		'../src/butterfly12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     do1_im_reg      | Flip-flop |  400  |  Y  | N  | Y  | N  | N  | N  | N  |
|     do1_re_reg      | Flip-flop |  400  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly12 line 49 in file
		'../src/butterfly12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bfly_en_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  valid_in_buf_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (butterfly12)
Information: Building the design 'cbfp_stage1'. (HDL-193)

Inferred memory devices in process
	in routine cbfp_stage1 line 38 in file
		'../src/cbfp1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   valid_delay_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   in_valid_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage1 line 53 in file
		'../src/cbfp1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   imag_in_reg_reg   | Flip-flop |  400  |  Y  | N  | Y  | N  | N  | N  | N  |
|   real_in_reg_reg   | Flip-flop |  400  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage1 line 65 in file
		'../src/cbfp1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    imag_buf_reg     | Flip-flop |  400  |  Y  | N  | Y  | N  | N  | N  | N  |
|    real_buf_reg     | Flip-flop |  400  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage1 line 87 in file
		'../src/cbfp1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   real_delay_reg    | Flip-flop |  400  |  Y  | N  | Y  | N  | N  | N  | N  |
|   imag_delay_reg    | Flip-flop |  400  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage1 line 132 in file
		'../src/cbfp1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   norm_index_reg    | Flip-flop |  80   |  Y  | N  | Y  | N  | N  | N  | N  |
|      last_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    norm_real_reg    | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
|    norm_imag_reg    | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage1 line 167 in file
		'../src/cbfp1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     val_cnt_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    index_out_reg    | Flip-flop |  80   |  Y  | N  | Y  | N  | N  | N  | N  |
|    real_out_reg     | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
|    imag_out_reg     | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cbfp_stage1)
Information: Building the design 'butterfly20'. (HDL-193)

Inferred memory devices in process
	in routine butterfly20 line 23 in file
		'../src/butterfly20.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      do_im_reg      | Flip-flop |  104  |  Y  | N  | Y  | N  | N  | N  | N  |
|      do_re_reg      | Flip-flop |  104  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly20 line 58 in file
		'../src/butterfly20.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      do_im_reg      | Flip-flop |  104  |  Y  | N  | Y  | N  | N  | N  | N  |
|      do_re_reg      | Flip-flop |  104  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly20 line 93 in file
		'../src/butterfly20.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (butterfly20)
Information: Building the design 'butterfly21'. (HDL-193)
Warning:  ../src/butterfly21.sv:121: signed to unsigned part selection occurs. (VER-318)
Warning:  ../src/butterfly21.sv:122: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine butterfly21 line 36 in file
		'../src/butterfly21.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  valid_out_reg_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   valid_pipe_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly21 line 68 in file
		'../src/butterfly21.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tw_im_reg      | Flip-flop |  80   |  Y  | N  | Y  | N  | N  | N  | N  |
|      tw_re_reg      | Flip-flop |  80   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine butterfly21 line 92 in file
		'../src/butterfly21.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mul_im_reg      | Flip-flop |  416  |  Y  | N  | Y  | N  | N  | N  | N  |
|     mul_re_reg      | Flip-flop |  416  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (butterfly21)
Information: Building the design 'butterfly22'. (HDL-193)
Warning:  ../src/butterfly22.sv:120: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine butterfly22 line 35 in file
		'../src/butterfly22.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| valid_stage1_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  temp_re_stage1_reg  | Flip-flop |  272  |  Y  | N  | Y  | N  | N  | N  | N  |
|  temp_im_stage1_reg  | Flip-flop |  272  |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine butterfly22 line 88 in file
		'../src/butterfly22.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     do1_re_reg      | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
|     do1_im_reg      | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (butterfly22)
Information: Building the design 'cbfp_stage2'. (HDL-193)
Warning:  ../src/cbfp2.sv:71: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/cbfp2.sv:92: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/cbfp2.sv:151: unsigned to signed assignment occurs. (VER-318)
Warning:  ../src/cbfp2.sv:152: unsigned to signed assignment occurs. (VER-318)
Warning:  ../src/cbfp2.sv:228: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine cbfp_stage2 line 50 in file
		'../src/cbfp2.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| index0_val_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| index1_val_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine cbfp_stage2 line 63 in file
		'../src/cbfp2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ind0_reg_reg     | Flip-flop | 2560  |  Y  | N  | Y  | N  | N  | N  | N  |
|   input_cnt_0_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage2 line 84 in file
		'../src/cbfp2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ind1_reg_reg     | Flip-flop | 2560  |  Y  | N  | Y  | N  | N  | N  | N  |
|   input_cnt_1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage2 line 104 in file
		'../src/cbfp2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    done_idx0_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage2 line 112 in file
		'../src/cbfp2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    done_idx1_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage2 line 126 in file
		'../src/cbfp2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    index_sum_reg    | Flip-flop | 3072  |  Y  | N  | Y  | N  | N  | N  | N  |
|    sum_ready_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage2 line 142 in file
		'../src/cbfp2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  shift_amt_reg_reg  | Flip-flop | 3072  |  Y  | N  | Y  | N  | N  | N  | N  |
|   shift_ready_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage2 line 162 in file
		'../src/cbfp2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   imag_in_reg_reg   | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
|   real_in_reg_reg   | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage2 line 180 in file
		'../src/cbfp2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    imag_buf_reg     | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
|    real_buf_reg     | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage2 line 198 in file
		'../src/cbfp2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   imag_buf_d_reg    | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
|   real_buf_d_reg    | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cbfp_stage2 line 214 in file
		'../src/cbfp2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| input_cnt_data_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    real_out_reg     | Flip-flop |  208  |  Y  | N  | Y  | N  | N  | N  | N  |
|    imag_out_reg     | Flip-flop |  208  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| cbfp_stage2/229  |  512   |   12    |      9       |
======================================================
Presto compilation completed successfully. (cbfp_stage2)
Information: Building the design 'shift_reg' instantiated from design 'butterfly' with
	the parameters "WIDTH=9,DELAY_LENGTH=15". (HDL-193)

Inferred memory devices in process
	in routine shift_reg_WIDTH9_DELAY_LENGTH15 line 35 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine shift_reg_WIDTH9_DELAY_LENGTH15 line 48 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_out_imag_reg  | Flip-flop |  144  |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_out_real_reg  | Flip-flop |  144  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_real_reg  | Flip-flop | 2160  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_imag_reg  | Flip-flop | 2160  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (shift_reg_WIDTH9_DELAY_LENGTH15)
Information: Building the design 'test_bfly' instantiated from design 'butterfly' with
	the parameters "N=16,IN_BIT=9,OUT_BIT=10". (HDL-193)

Inferred memory devices in process
	in routine test_bfly_N16_IN_BIT9_OUT_BIT10 line 28 in file
		'../src/test_bfly.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (test_bfly_N16_IN_BIT9_OUT_BIT10)
Information: Building the design 'shift_reg' instantiated from design 'butterfly' with
	the parameters "WIDTH=10,DELAY_LENGTH=15". (HDL-193)

Inferred memory devices in process
	in routine shift_reg_WIDTH10_DELAY_LENGTH15 line 35 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine shift_reg_WIDTH10_DELAY_LENGTH15 line 48 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_out_imag_reg  | Flip-flop |  160  |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_out_real_reg  | Flip-flop |  160  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_real_reg  | Flip-flop | 2400  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_imag_reg  | Flip-flop | 2400  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (shift_reg_WIDTH10_DELAY_LENGTH15)
Information: Building the design 'shift_reg' instantiated from design 'butterfly01' with
	the parameters "WIDTH=10,DELAY_LENGTH=@28206b3a32393020743a20693a2028206b3a32393320743a20693a2028206b3a31383220743a33353a227369676e6564617272617928302533312530256c6f67696329255938315a6e48262220693a20763a313620292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a32202920292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a31202920292000@". (HDL-193)

Inferred memory devices in process
	in routine shift_reg_WIDTH10_DELAY_LENGTH7 line 35 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine shift_reg_WIDTH10_DELAY_LENGTH7 line 48 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_out_imag_reg  | Flip-flop |  160  |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_out_real_reg  | Flip-flop |  160  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_real_reg  | Flip-flop | 1120  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_imag_reg  | Flip-flop | 1120  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (shift_reg_WIDTH10_DELAY_LENGTH7)
Information: Building the design 'bfly_add' instantiated from design 'butterfly01' with
	the parameters "N=16,IN_BIT=10,OUT_BIT=11". (HDL-193)
Presto compilation completed successfully. (bfly_add_N16_IN_BIT10_OUT_BIT11)
Information: Building the design 'shift_reg' instantiated from design 'butterfly01' with
	the parameters "WIDTH=11,DELAY_LENGTH=@28206b3a32393020743a20693a2028206b3a32393320743a20693a2028206b3a31383220743a33353a227369676e6564617272617928302533312530256c6f67696329255938315a6e48262220693a20763a313620292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a32202920292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a31202920292000@". (HDL-193)

Inferred memory devices in process
	in routine shift_reg_WIDTH11_DELAY_LENGTH7 line 35 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine shift_reg_WIDTH11_DELAY_LENGTH7 line 48 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_out_imag_reg  | Flip-flop |  176  |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_out_real_reg  | Flip-flop |  176  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_real_reg  | Flip-flop | 1232  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_imag_reg  | Flip-flop | 1232  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (shift_reg_WIDTH11_DELAY_LENGTH7)
Information: Building the design 'shift_reg' instantiated from design 'butterfly02' with
	the parameters "WIDTH=13,DELAY_LENGTH=@28206b3a32393020743a20693a2028206b3a32393320743a20693a2028206b3a31383220743a33353a227369676e6564617272617928302533312530256c6f67696329255938315a6e48262220693a20763a3820292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a32202920292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a31202920292000@". (HDL-193)

Inferred memory devices in process
	in routine shift_reg_WIDTH13_DELAY_LENGTH3 line 35 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine shift_reg_WIDTH13_DELAY_LENGTH3 line 48 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_out_imag_reg  | Flip-flop |  208  |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_out_real_reg  | Flip-flop |  208  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_real_reg  | Flip-flop |  624  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_imag_reg  | Flip-flop |  624  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (shift_reg_WIDTH13_DELAY_LENGTH3)
Information: Building the design 'bfly_02' instantiated from design 'butterfly02' with
	the parameters "N=16,IN_BIT=13,OUT_BIT=14". (HDL-193)
Presto compilation completed successfully. (bfly_02_N16_IN_BIT13_OUT_BIT14)
Information: Building the design 'shift_reg' instantiated from design 'butterfly02' with
	the parameters "WIDTH=14,DELAY_LENGTH=@28206b3a32393020743a20693a2028206b3a32393320743a20693a2028206b3a31383220743a33353a227369676e6564617272617928302533312530256c6f67696329255938315a6e48262220693a20763a3820292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a32202920292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a31202920292000@". (HDL-193)

Inferred memory devices in process
	in routine shift_reg_WIDTH14_DELAY_LENGTH3 line 35 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine shift_reg_WIDTH14_DELAY_LENGTH3 line 48 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_out_imag_reg  | Flip-flop |  224  |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_out_real_reg  | Flip-flop |  224  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_real_reg  | Flip-flop |  672  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_imag_reg  | Flip-flop |  672  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (shift_reg_WIDTH14_DELAY_LENGTH3)
Information: Building the design 'step02_twf' instantiated from design 'butterfly02' with
	the parameters "INDEX_WIDTH=512,BIT_WIDTH=9". (HDL-193)
Presto compilation completed successfully. (step02_twf_INDEX_WIDTH512_BIT_WIDTH9)
Information: Building the design 'twf_02_imag' instantiated from design 'butterfly02' with
	the parameters "INDEX_WIDTH=512,BIT_WIDTH=9". (HDL-193)
Presto compilation completed successfully. (twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9)
Information: Building the design 'mag_detect_0' instantiated from design 'cbfp_stage0' with
	the parameters "WIDTH=23". (HDL-193)
Warning:  ../src/mag_detect.sv:20: signed to unsigned part selection occurs. (VER-318)
Warning:  ../src/mag_detect.sv:68: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine mag_detect_0_WIDTH23 line 132 in file
		'../src/mag_detect.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   global_min_reg    | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
|     out_cnt_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    min_chain_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mag_detect_0_WIDTH23)
Information: Building the design 'shift_reg' instantiated from design 'butterfly10' with
	the parameters "WIDTH=11,DELAY_LENGTH=1". (HDL-193)

Inferred memory devices in process
	in routine shift_reg_WIDTH11_DELAY_LENGTH1 line 35 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine shift_reg_WIDTH11_DELAY_LENGTH1 line 48 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_out_imag_reg  | Flip-flop |  176  |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_out_real_reg  | Flip-flop |  176  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_real_reg  | Flip-flop |  176  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_imag_reg  | Flip-flop |  176  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (shift_reg_WIDTH11_DELAY_LENGTH1)
Information: Building the design 'test_bfly10' instantiated from design 'butterfly10' with
	the parameters "N=16,IN_BIT=11,OUT_BIT=12". (HDL-193)

Inferred memory devices in process
	in routine test_bfly10_N16_IN_BIT11_OUT_BIT12 line 27 in file
		'../src/test_bfly10.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (test_bfly10_N16_IN_BIT11_OUT_BIT12)
Information: Building the design 'shift_reg' instantiated from design 'butterfly10' with
	the parameters "WIDTH=12,DELAY_LENGTH=1". (HDL-193)

Inferred memory devices in process
	in routine shift_reg_WIDTH12_DELAY_LENGTH1 line 35 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine shift_reg_WIDTH12_DELAY_LENGTH1 line 48 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_out_imag_reg  | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_out_real_reg  | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_real_reg  | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_imag_reg  | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (shift_reg_WIDTH12_DELAY_LENGTH1)
Information: Building the design 'bfly_add' instantiated from design 'butterfly11' with
	the parameters "N=16,IN_BIT=12,OUT_BIT=13". (HDL-193)
Presto compilation completed successfully. (bfly_add_N16_IN_BIT12_OUT_BIT13)
Information: Building the design 'test_bfly_12' instantiated from design 'butterfly12' with
	the parameters "N=8,IN_BIT=15,OUT_BIT=25,HALF=@28206b3a32393320743a20693a2028206b3a31383220743a33353a227369676e6564617272617928302533312530256c6f67696329255938315a6e48262220693a20763a3120292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a32202920292000@,TOTAL_HALF=1,BLOCK_SIZE=16". (HDL-193)

Inferred memory devices in process
	in routine test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16 line 39 in file
		'../src/test_bfly_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inner_blk_cnt_reg  | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16 line 53 in file
		'../src/test_bfly_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  bfly12_low_im_reg  | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
| bfly12_high_re_reg  | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
| bfly12_high_im_reg  | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|  bfly12_low_re_reg  | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16 line 72 in file
		'../src/test_bfly_12.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dout1_q_reg     | Flip-flop |  200  |  Y  | N  | Y  | N  | N  | N  | N  |
|     dout2_i_reg     | Flip-flop |  200  |  Y  | N  | Y  | N  | N  | N  | N  |
|     dout2_q_reg     | Flip-flop |  200  |  Y  | N  | Y  | N  | N  | N  | N  |
|     dout1_i_reg     | Flip-flop |  200  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16)
Information: Building the design 'mag_detect_1' instantiated from design 'cbfp_stage1' with
	the parameters "WIDTH=25". (HDL-193)
Warning:  ../src/mag_detect1.sv:20: signed to unsigned part selection occurs. (VER-318)
Warning:  ../src/mag_detect1.sv:72: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine mag_detect_1_WIDTH25 line 135 in file
		'../src/mag_detect1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    min_chain_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mag_detect_1_WIDTH25)
Information: Building the design 'bfly4' instantiated from design 'butterfly21' with
	the parameters "IN_WIDTH=13,OUT_WIDTH=14". (HDL-193)

Inferred memory devices in process
	in routine bfly4_IN_WIDTH13_OUT_WIDTH14 line 17 in file
		'../src/bfly4.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dout_im_reg     | Flip-flop |  56   |  Y  | N  | Y  | N  | N  | N  | N  |
|     dout_re_reg     | Flip-flop |  56   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (bfly4_IN_WIDTH13_OUT_WIDTH14)
Information: Building the design 'shift_reg' instantiated from design 'cbfp_stage2' with
	the parameters "WIDTH=16,DELAY_LENGTH=26". (HDL-193)

Inferred memory devices in process
	in routine shift_reg_WIDTH16_DELAY_LENGTH26 line 35 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine shift_reg_WIDTH16_DELAY_LENGTH26 line 48 in file
		'../src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_out_imag_reg  | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
|  data_out_real_reg  | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_real_reg  | Flip-flop | 6656  |  Y  | N  | Y  | N  | N  | N  | N  |
| shift_din_imag_reg  | Flip-flop | 6656  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (shift_reg_WIDTH16_DELAY_LENGTH26)
Information: Building the design 'twf_12_real' instantiated from design 'test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16' with
	the parameters "INDEX_WIDTH=512,BIT_WIDTH=9". (HDL-193)
Presto compilation completed successfully. (twf_12_real_INDEX_WIDTH512_BIT_WIDTH9)
Information: Building the design 'twf_12_imag' instantiated from design 'test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16' with
	the parameters "INDEX_WIDTH=512,BIT_WIDTH=9". (HDL-193)
Presto compilation completed successfully. (twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9)
1
source scripts/condition.tcl
Information: Command 'set_max_leakage_power' is obsolete and is being ignored. (INFO-102)
0
source $file_sdc_input
Current design is 'FFT'.
Current design is 'FFT'.
set_svf $file_svf
1
set_host_options -max_cores 6 
1
#write_sdc $file_sdc_syn.0
#echo "------------------------------" >> $file_check
check_design >> ${file_check_design}.pre
check_timing >> ${file_check_timing}.pre
compile_ultra -scan -gate_clock -no_autoungroup
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 73%, Ram Free: 816 GB, Swap Free: 2 GB, Work Disk Free: 2477 GB, Tmp Disk Free: 2189 GB
Alib files are up-to-date.
Information: Running optimization using a maximum of 6 cores. (OPT-1500)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | V-2023.12-DWBB_202312.5 |     *     |
| Licensed DW Building Blocks        | V-2023.12-DWBB_202312.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra -no_autoungroup -scan -gate_clock                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 396045                                 |
| Number of User Hierarchies                              | 102                                    |
| Sequential Cell Count                                   | 81860                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 82965                                  |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 6423 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 16 instances of design 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9'. (OPT-1056)
Information: Uniquified 16 instances of design 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9'. (OPT-1056)
Information: Uniquified 2 instances of design 'mag_detect_1_WIDTH25'. (OPT-1056)
Information: Uniquified 4 instances of design 'bfly4_IN_WIDTH13_OUT_WIDTH14'. (OPT-1056)
Information: Uniquified 16 instances of design 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9'. (OPT-1056)
Information: Uniquified 16 instances of design 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9'. (OPT-1056)
  Simplifying Design 'FFT'
Information: The register 'U_MODULE2/U_BF22/valid_out_reg' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_BF22/valid_out_reg' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_BF22/valid_stage1_reg_reg' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_BF22/valid_stage1_reg_reg' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_BF21/valid_pipe_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_BF21/valid_pipe_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_BF21/valid_out_reg_reg' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_BF21/valid_out_reg_reg' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_BF20/valid_out_reg' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_BF20/valid_out_reg' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_256/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_256/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_256/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_256/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_256/count_reg[2]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_256/count_reg[2]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_256/count_reg[3]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_256/count_reg[3]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_HIGH/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_HIGH/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_HIGH/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_HIGH/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_HIGH/count_reg[2]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_HIGH/count_reg[2]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_HIGH/count_reg[3]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF00/U_SHIFT_REG_HIGH/count_reg[3]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF01/U_SHIFT_REG_128/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF01/U_SHIFT_REG_128/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF01/U_SHIFT_REG_128/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF01/U_SHIFT_REG_128/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF01/U_SHIFT_REG_128/count_reg[2]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF01/U_SHIFT_REG_128/count_reg[2]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF01/U_SHIFT_bfly01/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF01/U_SHIFT_bfly01/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF01/U_SHIFT_bfly01/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF01/U_SHIFT_bfly01/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF01/U_SHIFT_bfly01/count_reg[2]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF01/U_SHIFT_bfly01/count_reg[2]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF02/U_SHIFT_REG_64/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF02/U_SHIFT_REG_64/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF02/U_SHIFT_REG_64/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF02/U_SHIFT_REG_64/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF02/U_SHIFT_bfly02/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF02/U_SHIFT_bfly02/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF02/U_SHIFT_bfly02/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE0/U_BF02/U_SHIFT_bfly02/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE1/U_BF10/U_SHIFT_REG_256/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE1/U_BF10/U_SHIFT_REG_256/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE1/U_BF10/U_SHIFT_REG_HIGH/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE1/U_BF10/U_SHIFT_REG_HIGH/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_CBFP2/U_SHIFT/count_reg[4]' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_CBFP2/U_SHIFT/count_reg[4]' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_CBFP2/U_SHIFT/count_reg[3]' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_CBFP2/U_SHIFT/count_reg[3]' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_CBFP2/U_SHIFT/count_reg[2]' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_CBFP2/U_SHIFT/count_reg[2]' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_CBFP2/U_SHIFT/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_CBFP2/U_SHIFT/count_reg[1]' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_CBFP2/U_SHIFT/count_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_MODULE2/U_CBFP2/U_SHIFT/count_reg[0]' will be removed. (OPT-1207)
Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'integrated'. (PWR-1047)

Loaded alib file './alib-52/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C.db.alib'
CPU Load: 76%, Ram Free: 818 GB, Swap Free: 2 GB, Work Disk Free: 2477 GB, Tmp Disk Free: 2189 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
.......
  Processing 'reorder'
 Implement Synthetic for 'reorder'.
Information: Added key list 'DesignWare' to design 'reorder'. (DDB-72)
  Processing 'cbfp_stage2'
Information: Added key list 'DesignWare' to design 'cbfp_stage2'. (DDB-72)
 Implement Synthetic for 'cbfp_stage2'.
  Processing 'cbfp_stage0'
Information: Added key list 'DesignWare' to design 'cbfp_stage0'. (DDB-72)
Information: In design 'cbfp_stage0', the register 'valid_in_buf1_reg[0]' is removed because it is merged to 'in_valid_d_reg'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[63][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[62][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[61][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[60][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[59][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[58][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[57][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[56][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[55][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[54][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[53][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[52][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[51][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[50][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[49][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[48][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[47][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[46][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[45][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[44][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[43][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[42][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[41][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[40][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[39][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[38][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[37][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[36][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[35][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[34][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[33][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[32][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[31][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[30][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[29][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[28][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[27][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[26][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[25][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[24][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[23][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[22][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[21][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[20][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[19][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[18][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[17][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[16][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[15][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[14][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[13][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[12][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[11][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[10][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[9][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[8][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[7][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[6][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[5][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[4][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[3][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[2][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[1][0]' is removed because it is merged to 'norm_index_reg[0][0]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[63][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[62][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[61][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[60][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[59][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[58][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[57][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[56][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[55][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[54][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[53][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[52][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[51][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[50][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[49][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[48][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[47][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[46][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[45][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[44][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[43][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[42][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[41][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[40][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[39][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[38][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[37][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[36][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[35][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[34][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[33][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[32][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[31][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[30][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[29][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[28][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[27][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[26][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[25][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[24][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[23][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[22][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[21][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[20][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[19][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[18][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[17][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[16][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[15][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[14][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[13][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[12][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[11][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[10][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[9][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[8][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[7][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[6][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[5][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[4][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[3][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[2][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[1][1]' is removed because it is merged to 'norm_index_reg[0][1]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[63][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[62][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[61][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[60][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[59][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[58][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[57][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[56][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[55][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[54][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[53][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[52][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[51][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[50][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[49][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[48][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[47][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[46][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[45][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[44][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[43][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[42][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[41][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[40][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[39][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[38][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[37][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[36][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[35][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[34][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[33][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[32][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[31][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[30][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[29][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[28][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[27][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[26][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[25][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[24][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[23][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[22][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[21][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[20][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[19][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[18][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[17][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[16][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[15][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[14][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[13][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[12][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[11][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[10][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[9][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[8][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[7][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[6][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[5][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[4][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[3][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[2][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[1][2]' is removed because it is merged to 'norm_index_reg[0][2]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[63][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[62][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[61][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[60][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[59][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[58][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[57][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[56][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[55][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[54][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[53][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[52][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[51][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[50][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[49][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[48][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[47][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[46][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[45][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[44][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[43][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[42][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[41][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[40][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[39][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[38][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[37][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[36][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[35][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[34][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[33][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[32][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[31][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[30][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[29][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[28][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[27][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[26][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[25][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[24][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[23][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[22][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[21][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[20][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[19][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[18][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[17][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[16][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[15][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[14][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[13][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[12][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[11][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[10][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[9][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[8][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[7][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[6][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[5][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[4][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[3][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[2][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[1][3]' is removed because it is merged to 'norm_index_reg[0][3]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[63][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[62][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[61][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[60][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[59][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[58][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[57][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[56][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[55][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[54][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[53][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[52][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[51][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[50][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[49][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[48][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[47][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[46][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[45][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[44][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[43][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[42][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[41][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[40][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[39][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[38][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[37][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[36][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[35][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[34][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[33][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[32][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[31][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[30][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[29][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[28][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[27][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[26][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[25][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[24][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[23][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[22][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[21][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[20][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[19][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[18][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[17][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[16][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[15][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[14][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[13][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[12][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[11][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[10][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[9][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[8][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[7][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[6][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[5][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[4][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[3][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[2][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
Information: In design 'cbfp_stage0', the register 'norm_index_reg[1][4]' is removed because it is merged to 'norm_index_reg[0][4]'. (OPT-1215)
 Implement Synthetic for 'cbfp_stage0'.
  Processing 'shift_reg_WIDTH16_DELAY_LENGTH26'
  Processing 'shift_reg_WIDTH10_DELAY_LENGTH15'
  Processing 'shift_reg_WIDTH9_DELAY_LENGTH15'
  Processing 'cbfp_stage1'
Information: Added key list 'DesignWare' to design 'cbfp_stage1'. (DDB-72)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][7][0]' is removed because it is merged to 'norm_index_reg[1][0][0]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][6][0]' is removed because it is merged to 'norm_index_reg[1][0][0]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][5][0]' is removed because it is merged to 'norm_index_reg[1][0][0]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][4][0]' is removed because it is merged to 'norm_index_reg[1][0][0]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][3][0]' is removed because it is merged to 'norm_index_reg[1][0][0]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][2][0]' is removed because it is merged to 'norm_index_reg[1][0][0]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][1][0]' is removed because it is merged to 'norm_index_reg[1][0][0]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][7][1]' is removed because it is merged to 'norm_index_reg[1][0][1]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][6][1]' is removed because it is merged to 'norm_index_reg[1][0][1]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][5][1]' is removed because it is merged to 'norm_index_reg[1][0][1]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][4][1]' is removed because it is merged to 'norm_index_reg[1][0][1]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][3][1]' is removed because it is merged to 'norm_index_reg[1][0][1]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][2][1]' is removed because it is merged to 'norm_index_reg[1][0][1]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][1][1]' is removed because it is merged to 'norm_index_reg[1][0][1]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][7][2]' is removed because it is merged to 'norm_index_reg[1][0][2]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][6][2]' is removed because it is merged to 'norm_index_reg[1][0][2]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][5][2]' is removed because it is merged to 'norm_index_reg[1][0][2]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][4][2]' is removed because it is merged to 'norm_index_reg[1][0][2]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][3][2]' is removed because it is merged to 'norm_index_reg[1][0][2]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][2][2]' is removed because it is merged to 'norm_index_reg[1][0][2]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][1][2]' is removed because it is merged to 'norm_index_reg[1][0][2]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][7][3]' is removed because it is merged to 'norm_index_reg[1][0][3]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][6][3]' is removed because it is merged to 'norm_index_reg[1][0][3]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][5][3]' is removed because it is merged to 'norm_index_reg[1][0][3]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][4][3]' is removed because it is merged to 'norm_index_reg[1][0][3]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][3][3]' is removed because it is merged to 'norm_index_reg[1][0][3]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][2][3]' is removed because it is merged to 'norm_index_reg[1][0][3]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][1][3]' is removed because it is merged to 'norm_index_reg[1][0][3]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][7][4]' is removed because it is merged to 'norm_index_reg[1][0][4]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][6][4]' is removed because it is merged to 'norm_index_reg[1][0][4]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][5][4]' is removed because it is merged to 'norm_index_reg[1][0][4]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][4][4]' is removed because it is merged to 'norm_index_reg[1][0][4]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][3][4]' is removed because it is merged to 'norm_index_reg[1][0][4]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][2][4]' is removed because it is merged to 'norm_index_reg[1][0][4]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[1][1][4]' is removed because it is merged to 'norm_index_reg[1][0][4]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][7][0]' is removed because it is merged to 'norm_index_reg[0][0][0]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][6][0]' is removed because it is merged to 'norm_index_reg[0][0][0]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][5][0]' is removed because it is merged to 'norm_index_reg[0][0][0]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][4][0]' is removed because it is merged to 'norm_index_reg[0][0][0]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][3][0]' is removed because it is merged to 'norm_index_reg[0][0][0]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][2][0]' is removed because it is merged to 'norm_index_reg[0][0][0]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][1][0]' is removed because it is merged to 'norm_index_reg[0][0][0]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][7][1]' is removed because it is merged to 'norm_index_reg[0][0][1]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][6][1]' is removed because it is merged to 'norm_index_reg[0][0][1]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][5][1]' is removed because it is merged to 'norm_index_reg[0][0][1]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][4][1]' is removed because it is merged to 'norm_index_reg[0][0][1]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][3][1]' is removed because it is merged to 'norm_index_reg[0][0][1]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][2][1]' is removed because it is merged to 'norm_index_reg[0][0][1]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][1][1]' is removed because it is merged to 'norm_index_reg[0][0][1]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][7][2]' is removed because it is merged to 'norm_index_reg[0][0][2]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][6][2]' is removed because it is merged to 'norm_index_reg[0][0][2]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][5][2]' is removed because it is merged to 'norm_index_reg[0][0][2]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][4][2]' is removed because it is merged to 'norm_index_reg[0][0][2]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][3][2]' is removed because it is merged to 'norm_index_reg[0][0][2]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][2][2]' is removed because it is merged to 'norm_index_reg[0][0][2]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][1][2]' is removed because it is merged to 'norm_index_reg[0][0][2]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][7][3]' is removed because it is merged to 'norm_index_reg[0][0][3]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][6][3]' is removed because it is merged to 'norm_index_reg[0][0][3]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][5][3]' is removed because it is merged to 'norm_index_reg[0][0][3]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][4][3]' is removed because it is merged to 'norm_index_reg[0][0][3]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][3][3]' is removed because it is merged to 'norm_index_reg[0][0][3]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][2][3]' is removed because it is merged to 'norm_index_reg[0][0][3]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][1][3]' is removed because it is merged to 'norm_index_reg[0][0][3]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][7][4]' is removed because it is merged to 'norm_index_reg[0][0][4]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][6][4]' is removed because it is merged to 'norm_index_reg[0][0][4]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][5][4]' is removed because it is merged to 'norm_index_reg[0][0][4]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][4][4]' is removed because it is merged to 'norm_index_reg[0][0][4]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][3][4]' is removed because it is merged to 'norm_index_reg[0][0][4]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][2][4]' is removed because it is merged to 'norm_index_reg[0][0][4]'. (OPT-1215)
Information: In design 'cbfp_stage1', the register 'norm_index_reg[0][1][4]' is removed because it is merged to 'norm_index_reg[0][0][4]'. (OPT-1215)
 Implement Synthetic for 'cbfp_stage1'.
  Processing 'butterfly11'
Information: Added key list 'DesignWare' to design 'butterfly11'. (DDB-72)
Information: The register 'sample_cnt_reg[2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[7][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[7][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[5][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[5][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[5][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[5][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[7][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[7][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[5][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[5][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[5][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[5][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: In design 'butterfly11', the register 'mul_re_reg[0][21]' is removed because it is merged to 'mul_re_reg[0][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[0][22]' is removed because it is merged to 'mul_re_reg[0][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[0][23]' is removed because it is merged to 'mul_re_reg[0][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[1][21]' is removed because it is merged to 'mul_re_reg[1][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[1][22]' is removed because it is merged to 'mul_re_reg[1][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[1][23]' is removed because it is merged to 'mul_re_reg[1][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[2][21]' is removed because it is merged to 'mul_re_reg[2][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[2][22]' is removed because it is merged to 'mul_re_reg[2][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[2][23]' is removed because it is merged to 'mul_re_reg[2][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[3][21]' is removed because it is merged to 'mul_re_reg[3][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[3][22]' is removed because it is merged to 'mul_re_reg[3][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[3][23]' is removed because it is merged to 'mul_re_reg[3][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[4][21]' is removed because it is merged to 'mul_re_reg[4][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[4][22]' is removed because it is merged to 'mul_re_reg[4][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[4][23]' is removed because it is merged to 'mul_re_reg[4][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[5][21]' is removed because it is merged to 'mul_re_reg[5][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[5][22]' is removed because it is merged to 'mul_re_reg[5][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[5][23]' is removed because it is merged to 'mul_re_reg[5][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[6][21]' is removed because it is merged to 'mul_re_reg[6][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[6][22]' is removed because it is merged to 'mul_re_reg[6][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[6][23]' is removed because it is merged to 'mul_re_reg[6][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[7][21]' is removed because it is merged to 'mul_re_reg[7][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[7][22]' is removed because it is merged to 'mul_re_reg[7][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[7][23]' is removed because it is merged to 'mul_re_reg[7][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[0][21]' is removed because it is merged to 'mul_im_reg[0][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[0][22]' is removed because it is merged to 'mul_im_reg[0][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[0][23]' is removed because it is merged to 'mul_im_reg[0][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[1][21]' is removed because it is merged to 'mul_im_reg[1][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[1][22]' is removed because it is merged to 'mul_im_reg[1][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[1][23]' is removed because it is merged to 'mul_im_reg[1][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[2][21]' is removed because it is merged to 'mul_im_reg[2][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[2][22]' is removed because it is merged to 'mul_im_reg[2][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[2][23]' is removed because it is merged to 'mul_im_reg[2][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[3][21]' is removed because it is merged to 'mul_im_reg[3][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[3][22]' is removed because it is merged to 'mul_im_reg[3][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[3][23]' is removed because it is merged to 'mul_im_reg[3][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[4][21]' is removed because it is merged to 'mul_im_reg[4][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[4][22]' is removed because it is merged to 'mul_im_reg[4][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[4][23]' is removed because it is merged to 'mul_im_reg[4][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[5][21]' is removed because it is merged to 'mul_im_reg[5][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[5][22]' is removed because it is merged to 'mul_im_reg[5][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[5][23]' is removed because it is merged to 'mul_im_reg[5][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[6][21]' is removed because it is merged to 'mul_im_reg[6][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[6][22]' is removed because it is merged to 'mul_im_reg[6][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[6][23]' is removed because it is merged to 'mul_im_reg[6][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[7][21]' is removed because it is merged to 'mul_im_reg[7][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[7][22]' is removed because it is merged to 'mul_im_reg[7][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[7][23]' is removed because it is merged to 'mul_im_reg[7][20]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[15][23]' is removed because it is merged to 'mul_im_reg[15][22]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[14][23]' is removed because it is merged to 'mul_im_reg[14][22]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[13][23]' is removed because it is merged to 'mul_im_reg[13][22]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[12][23]' is removed because it is merged to 'mul_im_reg[12][22]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[11][23]' is removed because it is merged to 'mul_im_reg[11][22]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[10][23]' is removed because it is merged to 'mul_im_reg[10][22]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[9][23]' is removed because it is merged to 'mul_im_reg[9][22]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_im_reg[8][23]' is removed because it is merged to 'mul_im_reg[8][22]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[15][23]' is removed because it is merged to 'mul_re_reg[15][22]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[14][23]' is removed because it is merged to 'mul_re_reg[14][22]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[13][23]' is removed because it is merged to 'mul_re_reg[13][22]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[12][23]' is removed because it is merged to 'mul_re_reg[12][22]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[11][23]' is removed because it is merged to 'mul_re_reg[11][22]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[10][23]' is removed because it is merged to 'mul_re_reg[10][22]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[9][23]' is removed because it is merged to 'mul_re_reg[9][22]'. (OPT-1215)
Information: In design 'butterfly11', the register 'mul_re_reg[8][23]' is removed because it is merged to 'mul_re_reg[8][22]'. (OPT-1215)
 Implement Synthetic for 'butterfly11'.
Information: The register 'bfly11_en_cnt_reg[2]' will be removed. (OPT-1207)
Information: The register 'bfly11_en_cnt_reg[1]' will be removed. (OPT-1207)
  Processing 'shift_reg_WIDTH11_DELAY_LENGTH7'
  Processing 'mag_detect_0_WIDTH23'
Information: Added key list 'DesignWare' to design 'mag_detect_0_WIDTH23'. (DDB-72)
 Implement Synthetic for 'mag_detect_0_WIDTH23'.
  Processing 'shift_reg_WIDTH10_DELAY_LENGTH7'
  Processing 'butterfly01'
Information: Added key list 'DesignWare' to design 'butterfly01'. (DDB-72)
 Implement Synthetic for 'butterfly01'.
Information: The register 'mul_im_reg[15][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[15][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[15][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[15][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[15][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[15][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[15][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[15][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[15][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[15][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[15][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[15][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[15][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[15][6]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[14][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[14][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[14][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[14][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[14][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[14][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[14][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[14][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[14][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[14][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[14][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[14][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[14][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[14][6]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[13][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[13][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[13][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[13][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[13][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[13][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[13][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[13][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[13][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[13][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[13][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[13][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[13][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[13][6]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[12][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[12][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[12][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[12][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[12][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[12][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[12][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[12][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[12][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[12][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[12][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[12][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[12][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[12][6]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[11][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[11][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[11][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[11][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[11][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[11][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[11][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[11][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[11][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[11][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[11][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[11][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[11][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[11][6]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[10][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[10][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[10][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[10][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[10][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[10][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[10][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[10][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[10][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[10][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[10][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[10][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[10][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[10][6]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[9][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[9][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[9][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[9][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[9][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[9][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[9][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[9][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[9][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[9][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[9][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[9][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[9][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[9][6]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[8][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[8][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[8][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[8][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[8][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[8][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[8][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[8][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[8][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[8][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[8][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[8][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[8][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[8][6]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[7][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[7][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[7][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[7][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[7][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[7][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[7][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[7][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[7][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[7][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[7][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[7][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[7][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[7][6]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[6][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[6][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[6][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[6][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[6][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[6][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[6][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[6][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[6][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[6][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[6][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[6][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[6][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[6][6]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[5][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[5][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[5][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[5][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[5][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[5][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[5][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[5][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[5][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[5][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[5][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[5][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[5][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[5][6]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[4][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[4][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[4][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[4][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[4][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[4][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[4][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[4][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[4][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[4][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[4][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[4][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[4][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[4][6]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[3][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[3][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[3][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[3][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[3][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[3][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[3][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[3][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[3][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[3][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[3][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[3][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[3][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[3][6]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[2][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[2][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[2][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[2][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[2][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[2][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[2][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[2][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[2][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[2][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[2][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[2][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[2][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[2][6]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[1][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[1][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[0][1]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[0][2]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[0][3]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[0][4]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[0][5]' will be removed. (OPT-1207)
Information: The register 'mul_im_reg[0][6]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[0][1]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[0][2]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[0][3]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[0][4]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[0][5]' will be removed. (OPT-1207)
Information: The register 'mul_re_reg[0][6]' will be removed. (OPT-1207)
  Processing 'butterfly21'
Information: The register 'tw_re_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[6][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[6][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[5][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[3][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[3][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[3][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_re_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[6][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[6][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[6][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[5][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[5][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[3][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[3][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[3][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'tw_im_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: In design 'butterfly21', the register 'tw_re_reg[7][0]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_re_reg[7][1]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_re_reg[7][3]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_re_reg[7][6]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_re_reg[7][8]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_re_reg[7][9]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_re_reg[6][8]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_re_reg[5][0]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_re_reg[5][2]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_re_reg[5][4]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_re_reg[5][5]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_re_reg[5][7]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_re_reg[4][8]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_re_reg[2][8]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_re_reg[1][8]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_re_reg[0][8]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_im_reg[7][0]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_im_reg[7][1]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_im_reg[7][3]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_im_reg[7][6]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_im_reg[7][8]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_im_reg[7][9]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_im_reg[5][0]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_im_reg[5][1]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_im_reg[5][3]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_im_reg[5][6]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_im_reg[5][8]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_im_reg[5][9]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'tw_im_reg[3][9]' is removed because it is merged to 'tw_im_reg[3][8]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[15][25]' is removed because it is merged to 'mul_im_reg[15][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[15][25]' is removed because it is merged to 'mul_re_reg[15][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[7][25]' is removed because it is merged to 'mul_im_reg[7][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[7][25]' is removed because it is merged to 'mul_re_reg[7][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[14][25]' is removed because it is merged to 'mul_im_reg[14][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[14][25]' is removed because it is merged to 'mul_re_reg[14][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[6][25]' is removed because it is merged to 'mul_im_reg[6][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[6][25]' is removed because it is merged to 'mul_re_reg[6][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[13][25]' is removed because it is merged to 'mul_im_reg[13][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[13][25]' is removed because it is merged to 'mul_re_reg[13][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[5][25]' is removed because it is merged to 'mul_im_reg[5][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[5][25]' is removed because it is merged to 'mul_re_reg[5][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[12][25]' is removed because it is merged to 'mul_im_reg[12][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[12][25]' is removed because it is merged to 'mul_re_reg[12][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[4][25]' is removed because it is merged to 'mul_im_reg[4][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[4][25]' is removed because it is merged to 'mul_re_reg[4][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[11][25]' is removed because it is merged to 'mul_im_reg[11][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[11][25]' is removed because it is merged to 'mul_re_reg[11][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[3][25]' is removed because it is merged to 'mul_im_reg[3][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[3][25]' is removed because it is merged to 'mul_re_reg[3][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[10][25]' is removed because it is merged to 'mul_im_reg[10][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[10][25]' is removed because it is merged to 'mul_re_reg[10][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[2][25]' is removed because it is merged to 'mul_im_reg[2][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[2][25]' is removed because it is merged to 'mul_re_reg[2][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[9][25]' is removed because it is merged to 'mul_im_reg[9][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[9][25]' is removed because it is merged to 'mul_re_reg[9][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[1][25]' is removed because it is merged to 'mul_im_reg[1][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[1][25]' is removed because it is merged to 'mul_re_reg[1][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[8][25]' is removed because it is merged to 'mul_im_reg[8][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[8][25]' is removed because it is merged to 'mul_re_reg[8][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_im_reg[0][25]' is removed because it is merged to 'mul_im_reg[0][24]'. (OPT-1215)
Information: In design 'butterfly21', the register 'mul_re_reg[0][25]' is removed because it is merged to 'mul_re_reg[0][24]'. (OPT-1215)
 Implement Synthetic for 'butterfly21'.
Information: The register 'mul_im_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[6][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[8][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[8][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[8][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[8][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[8][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[8][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[8][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[8][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[9][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[9][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[9][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[9][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[9][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[9][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[9][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[9][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[10][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[10][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[10][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[10][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[10][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[10][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[10][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[10][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[11][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[11][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[11][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[11][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[11][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[11][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[11][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[11][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[12][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[12][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[12][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[12][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[12][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[12][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[12][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[12][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[14][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[14][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[14][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[14][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[14][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[14][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[14][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_im_reg[14][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[6][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[8][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[8][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[8][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[8][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[8][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[8][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[8][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[8][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[9][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[9][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[9][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[9][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[9][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[9][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[9][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[9][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[10][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[10][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[10][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[10][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[10][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[10][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[10][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[10][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[11][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[11][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[11][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[11][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[11][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[11][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[11][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[11][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[12][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[12][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[12][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[12][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[12][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[12][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[12][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[12][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[14][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[14][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[14][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[14][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[14][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[14][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[14][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mul_re_reg[14][0]' is a constant and will be removed. (OPT-1206)
Information: Added key list 'DesignWare' to design 'butterfly21'. (DDB-72)
  Processing 'test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16'
 Implement Synthetic for 'test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16'.
Information: The register 'dout1_q_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout1_q_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout1_q_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout1_q_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout1_q_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout1_q_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout1_q_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout2_i_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout2_i_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout2_i_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout2_i_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout2_i_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout2_i_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout2_i_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout2_q_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout2_q_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout2_q_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout2_q_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout2_q_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout2_q_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout2_q_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout1_i_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout1_i_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout1_i_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout1_i_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout1_i_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout1_i_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'dout1_i_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: Added key list 'DesignWare' to design 'test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16'. (DDB-72)
  Processing 'shift_reg_WIDTH14_DELAY_LENGTH3'
  Processing 'shift_reg_WIDTH13_DELAY_LENGTH3'
  Processing 'butterfly02'
 Implement Synthetic for 'butterfly02'.
Information: Added key list 'DesignWare' to design 'butterfly02'. (DDB-72)
  Processing 'butterfly22'
 Implement Synthetic for 'butterfly22'.
Information: Added key list 'DesignWare' to design 'butterfly22'. (DDB-72)
  Processing 'mag_detect_1_WIDTH25_0'
Information: Added key list 'DesignWare' to design 'mag_detect_1_WIDTH25_0'. (DDB-72)
 Implement Synthetic for 'mag_detect_1_WIDTH25_0'.
  Processing 'shift_reg_WIDTH11_DELAY_LENGTH1'
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_14'
  Processing 'butterfly10'
Information: Added key list 'DesignWare' to design 'butterfly10'. (DDB-72)
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_8'
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_15'
  Processing 'module2'
  Processing 'bfly4_IN_WIDTH13_OUT_WIDTH14_0'
 Implement Synthetic for 'bfly4_IN_WIDTH13_OUT_WIDTH14_0'.
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_13'
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_10'
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_8'
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_0'
  Processing 'shift_reg_WIDTH12_DELAY_LENGTH1'
  Processing 'bfly_02_N16_IN_BIT13_OUT_BIT14'
 Implement Synthetic for 'bfly_02_N16_IN_BIT13_OUT_BIT14'.
  Processing 'bfly_add_N16_IN_BIT12_OUT_BIT13'
 Implement Synthetic for 'bfly_add_N16_IN_BIT12_OUT_BIT13'.
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_3'
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_5'
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_6'
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_5'
  Processing 'FFT'
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_11'
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_12'
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_7'
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_9'
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_2'
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_10'
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_5'
  Processing 'test_bfly_N16_IN_BIT9_OUT_BIT10'
Information: Added key list 'DesignWare' to design 'test_bfly_N16_IN_BIT9_OUT_BIT10'. (DDB-72)
 Implement Synthetic for 'test_bfly_N16_IN_BIT9_OUT_BIT10'.
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_4'
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_2'
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_4'
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_4'
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_3'
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_6'
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_8'
  Processing 'test_bfly10_N16_IN_BIT11_OUT_BIT12'
 Implement Synthetic for 'test_bfly10_N16_IN_BIT11_OUT_BIT12'.
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_13'
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_3'
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_12'
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_8'
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_0'
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_1'
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_14'
  Processing 'SNPS_CLOCK_GATE_HIGH_reorder_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_cbfp_stage1_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_butterfly02'
  Mapping integrated clock gating circuitry
  Processing 'module0'
  Processing 'bfly_add_N16_IN_BIT10_OUT_BIT11'
 Implement Synthetic for 'bfly_add_N16_IN_BIT10_OUT_BIT11'.
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_7'
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_1'
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_6'
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_13'
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_7'
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_5'
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_15'
  Processing 'SNPS_CLOCK_GATE_HIGH_cbfp_stage2_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_butterfly11'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_butterfly01'
  Mapping integrated clock gating circuitry
  Processing 'module1'
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_9'
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_12'
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_14'
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_15'
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_11'
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_9'
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_7'
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_9'
  Processing 'SNPS_CLOCK_GATE_HIGH_mag_detect_0_WIDTH23_0'
  Mapping integrated clock gating circuitry
  Processing 'butterfly20'
 Implement Synthetic for 'butterfly20'.
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_1'
  Processing 'step02_twf_INDEX_WIDTH512_BIT_WIDTH9_0'
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_10'
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_13'
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_4'
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_11'
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_12'
  Processing 'butterfly'
 Implement Synthetic for 'butterfly'.
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_11'
  Processing 'twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_2'
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_0'
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_2'
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_10'
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_1'
  Processing 'butterfly12'
Information: In design 'butterfly12', the register 'valid_in_buf_reg[0]' is removed because it is merged to 'bfly_en_reg'. (OPT-1215)
  Processing 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_6'
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_cbfp_stage0_0'
  Mapping integrated clock gating circuitry
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_14'
  Processing 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_15'
CPU Load: 71%, Ram Free: 813 GB, Swap Free: 2 GB, Work Disk Free: 2477 GB, Tmp Disk Free: 2189 GB

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'SC7P5T_TIELOX1_CSC20L' in the library 'GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C' is not characterized for internal power. (PWR-536)
Information: The library cell 'SC7P5T_TIEHIX1_CSC20L' in the library 'GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design FFT, since there are no registers. (PWR-806)
Information: Skipping clock gating on design module0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design module1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design module2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design reorder_DW01_inc_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design reorder_DW01_inc_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly_DW01_inc_J31_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_butterfly01, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_522J12_153_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_521J12_152_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_520J12_151_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_519J12_150_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_518J12_149_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_517J12_148_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_516J12_147_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_515J12_146_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_514J12_145_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_513J12_144_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_512J12_143_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_511J12_142_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_510J12_141_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_509J12_140_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_508J12_139_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_507J12_138_5396_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_506J12_137_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_505J12_136_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_504J12_135_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_503J12_134_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_502J12_133_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_501J12_132_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_500J12_131_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_499J12_130_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_498J12_129_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_497J12_128_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_496J12_127_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_495J12_126_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_494J12_125_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_493J12_124_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_492J12_123_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DP_OP_491J12_122_9491_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DW01_inc_J12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly01_DW01_inc_J12_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design step02_twf_INDEX_WIDTH512_BIT_WIDTH9_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_02_imag_INDEX_WIDTH512_BIT_WIDTH9_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_butterfly02, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_243J17_153_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_242J17_152_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_241J17_151_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_240J17_150_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_239J17_149_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_238J17_148_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_237J17_147_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_236J17_146_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_235J17_145_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_234J17_144_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_233J17_143_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_232J17_142_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_231J17_141_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_230J17_140_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_229J17_139_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_228J17_138_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_227J17_137_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_226J17_136_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_225J17_135_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_224J17_134_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_223J17_133_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_222J17_132_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_221J17_131_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_220J17_130_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_219J17_129_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_218J17_128_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_217J17_127_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_216J17_126_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_215J17_125_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_214J17_124_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_213J17_123_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DP_OP_212J17_122_5755_J17_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DW01_inc_J17_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly02_DW01_inc_J17_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage0_DW01_inc_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_butterfly11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_817J8_169_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_816J8_168_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_815J8_167_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_814J8_166_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_813J8_165_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_812J8_164_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_811J8_163_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_810J8_162_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_809J8_161_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_808J8_160_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_807J8_159_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_806J8_158_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_805J8_157_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_804J8_156_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_803J8_155_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_802J8_154_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_801J8_153_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_800J8_152_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_799J8_151_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_798J8_150_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_797J8_149_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_796J8_148_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_795J8_147_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_794J8_146_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_793J8_145_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_792J8_144_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_791J8_143_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_790J8_142_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_789J8_141_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_788J8_140_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_787J8_139_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_786J8_138_6888_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_785J8_137_7967_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_784J8_136_7967_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_783J8_135_7967_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_782J8_134_7967_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_781J8_133_7967_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_780J8_132_7967_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_779J8_131_7967_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_778J8_130_7967_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_777J8_129_9596_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_776J8_128_9596_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_775J8_127_9596_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_774J8_126_9596_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_773J8_125_9596_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_772J8_124_9596_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_771J8_123_9596_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly11_DP_OP_770J8_122_9596_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage1_DW01_inc_J7_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_sub_J30_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly20_DW01_add_J30_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_688J13_185_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_687J13_184_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_686J13_183_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_685J13_182_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_684J13_181_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_683J13_180_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_682J13_179_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_681J13_178_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_680J13_177_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_679J13_176_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_678J13_175_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_677J13_174_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_676J13_173_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_675J13_172_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_674J13_171_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_673J13_170_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_672J13_169_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_671J13_168_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_670J13_167_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_669J13_166_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_668J13_165_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_667J13_164_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_666J13_163_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_665J13_162_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_664J13_161_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_663J13_160_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_662J13_159_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_661J13_158_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_660J13_157_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_659J13_156_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_658J13_155_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_657J13_154_4541_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_656J13_153_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_655J13_152_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_654J13_151_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_653J13_150_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_652J13_149_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_651J13_148_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_650J13_147_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_649J13_146_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_648J13_145_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_647J13_144_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_646J13_143_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_645J13_142_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_644J13_141_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_643J13_140_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_642J13_139_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_641J13_138_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_640J13_137_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_639J13_136_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_638J13_135_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_637J13_134_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_636J13_133_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_635J13_132_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_634J13_131_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_633J13_130_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_632J13_129_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_631J13_128_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_630J13_127_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_629J13_126_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_628J13_125_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_627J13_124_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_626J13_123_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DP_OP_625J13_122_9390_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly21_DW01_sub_J13_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_sub_J18_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design butterfly22_DW01_add_J18_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37770, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37771, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37772, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37773, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37774, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37775, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37776, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37777, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37778, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37779, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37780, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37781, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37782, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37783, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37784, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37785, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37786, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37787, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37788, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37789, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37790, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37791, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37792, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37793, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37794, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37795, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37796, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37797, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37798, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37799, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37800, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37801, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37802, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37803, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37804, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37805, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37806, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37807, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37808, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37809, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37810, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37811, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37812, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37813, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37814, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37815, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37816, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37817, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37818, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37819, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37820, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37821, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37822, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37823, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37824, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37825, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37826, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37827, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37828, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37829, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37830, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37831, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37832, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37833, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37834, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37835, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37836, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37837, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37838, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37839, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37840, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37841, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37842, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37843, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37844, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37845, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37846, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37847, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37848, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37849, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37850, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37851, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37852, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37853, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37854, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37855, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37856, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37857, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37858, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37859, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37860, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37861, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37862, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37863, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37864, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37865, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37866, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37867, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37868, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37869, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37870, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37871, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37872, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37873, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37874, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37875, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37876, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37877, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37878, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37879, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37880, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37881, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37882, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37883, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37884, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37885, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37886, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37887, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37888, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37889, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37890, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37891, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37892, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37893, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37894, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37895, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37896, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37897, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37898, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37899, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37900, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37901, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37902, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37903, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37904, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37905, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37906, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37907, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37908, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37909, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37910, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37911, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37912, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37913, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37914, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37915, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37916, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37917, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37918, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37919, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37920, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37921, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37922, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37923, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37924, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37925, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37926, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37927, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37928, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37929, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37930, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37931, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37932, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37933, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37934, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37935, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37936, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37937, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37938, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37939, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37940, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37941, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37942, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37943, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37944, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37945, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37946, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37947, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37948, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37949, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37950, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37951, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37952, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37953, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37954, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37955, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37956, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37957, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37958, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37959, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37960, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37961, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37962, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37963, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37964, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37965, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37966, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37967, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37968, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37969, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37970, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37971, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37972, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37973, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37974, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37975, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37976, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37977, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37978, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37979, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37980, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37981, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37982, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37983, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37984, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37985, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37986, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37987, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37988, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37989, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37990, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37991, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37992, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37993, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37994, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37995, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37996, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37997, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37998, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_37999, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38000, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38001, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38002, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38003, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38004, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38005, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38006, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38007, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38008, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38009, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38010, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38011, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38012, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38013, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38014, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38015, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38016, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38017, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38018, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38019, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38020, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38021, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38022, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38023, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38024, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38025, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38026, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38027, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38028, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38029, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38030, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38031, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38032, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38033, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38034, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38035, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38036, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38037, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38038, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38039, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38040, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38041, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38042, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38043, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38044, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38045, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38046, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38047, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38048, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38049, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38050, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38051, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38052, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38053, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38054, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38055, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38056, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38057, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38058, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38059, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38060, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38061, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38062, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38063, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38064, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38065, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38066, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38067, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38068, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38069, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38070, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38071, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38072, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38073, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38074, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38075, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38076, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38077, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38078, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38079, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38080, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38081, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38082, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38083, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38084, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38085, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38086, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38087, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38088, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38089, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38090, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38091, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38092, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38093, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38094, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38095, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38096, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38097, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38098, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38099, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38216, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38217, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38218, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38219, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38220, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38221, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38222, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38223, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38226, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38227, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38228, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38229, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38230, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38231, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38232, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38233, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38234, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38235, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38236, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38237, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38238, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38239, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38240, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38241, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38242, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38243, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38244, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38245, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38246, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38247, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38248, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38249, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38250, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38251, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38252, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38253, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38254, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38255, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38256, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38257, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38258, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38259, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38260, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38261, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38262, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38263, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38264, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38265, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38266, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38267, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38268, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38269, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38270, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38271, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38272, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38273, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38274, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38275, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38276, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38277, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38278, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38279, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38280, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_RSOP_38281, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_inc_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_216, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_217, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_218, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_219, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_220, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_221, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_222, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_223, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_226, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_227, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_228, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_229, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_230, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_231, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_232, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_233, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_234, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_235, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_236, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_237, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_238, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_239, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_240, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_241, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_242, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_243, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_244, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_245, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_246, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_247, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_248, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_249, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_250, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_251, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_252, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_253, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_254, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_255, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_256, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_257, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_258, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_259, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_260, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_261, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_262, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_263, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_264, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_265, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_266, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_267, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_268, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_269, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_270, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_271, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_272, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_273, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_274, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_275, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_276, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_277, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_278, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_279, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_280, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_281, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_282, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_283, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_284, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_285, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_286, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_287, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_288, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_289, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_290, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_291, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_292, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_293, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_294, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_295, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_296, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_297, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_298, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_299, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_300, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_301, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_302, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_303, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_304, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_305, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_306, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_307, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_308, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_309, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_310, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_311, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_312, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_313, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_314, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_315, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_316, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_317, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_318, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_319, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_320, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_321, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_322, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_323, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_324, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_325, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_326, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_327, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_328, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_329, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_330, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_331, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_332, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_333, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_334, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_335, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_336, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_337, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_338, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_339, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_340, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_341, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_342, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_343, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_344, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_345, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_346, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_347, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_348, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_349, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_350, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_351, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_352, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_353, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_354, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_355, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_356, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_357, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_358, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_359, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_360, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_361, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_362, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_363, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_364, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_365, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_366, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_367, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_368, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_369, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_370, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_371, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_372, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_373, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_374, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_375, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_376, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_377, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_378, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_379, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_380, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_381, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_382, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_383, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_384, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_385, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_386, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_387, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_388, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_389, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_390, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_391, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_392, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_393, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_394, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_395, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_396, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_397, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_398, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_399, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_400, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_401, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_402, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_403, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_404, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_405, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_406, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_407, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_408, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_409, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_410, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_411, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_412, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_413, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_414, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_415, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_416, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_417, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_418, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_419, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_420, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_421, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_422, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_423, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_424, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_425, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_426, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_427, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_428, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_429, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_430, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_431, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_432, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_433, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_434, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_435, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_436, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_437, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_438, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_439, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_440, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_441, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_442, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_443, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_444, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_445, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_446, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_447, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_448, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_449, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_450, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_451, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_452, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_453, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_454, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_455, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_456, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_457, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_458, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_459, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_460, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_461, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_462, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_463, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_464, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_465, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_466, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_467, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_468, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_469, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_470, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_471, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_472, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_473, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_474, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_475, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_476, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_477, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_478, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_479, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_480, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_481, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_482, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_483, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_484, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_485, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_486, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_487, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_488, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_489, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_490, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_491, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_492, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_493, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_494, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_495, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_496, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_497, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_498, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_499, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_500, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_501, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_502, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_503, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_504, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_505, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_506, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_507, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_508, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_509, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_510, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_add_J2_511, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_inc_J2_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DW01_inc_J2_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_sub_J26_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_N16_IN_BIT9_OUT_BIT10_DW01_add_J26_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_sub_J28_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT10_OUT_BIT11_DW01_add_J28_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_sub_J24_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_02_N16_IN_BIT13_OUT_BIT14_DW01_add_J24_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mag_detect_0_WIDTH23_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_sub_J27_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12_DW01_add_J27_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_sub_J24_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly_add_N16_IN_BIT12_OUT_BIT13_DW01_add_J24_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_340J14_149_7202_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_339J14_148_7202_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_338J14_147_7202_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_337J14_146_7202_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_336J14_145_7202_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_335J14_144_7202_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_334J14_143_7202_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_333J14_142_7202_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_332J14_141_7202_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_331J14_140_7202_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_330J14_139_4881_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_329J14_138_6434_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_328J14_137_7202_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_327J14_136_7202_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_326J14_135_4881_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_325J14_134_6434_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_324J14_133_7202_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_323J14_132_7202_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_322J14_131_4881_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_321J14_130_6434_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_320J14_129_8977_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_319J14_128_5666_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_318J14_127_4881_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_317J14_126_6434_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_316J14_125_8977_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_315J14_124_5666_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_314J14_123_4881_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DP_OP_313J14_122_6434_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW_mult_tc_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW_mult_tc_J14_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW_mult_tc_J14_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW_mult_tc_J14_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_sub_J14_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_add_J14_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16_DW01_inc_J14_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_2_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_3_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_2_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_3_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37267J2_122_5266_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37268J2_125_6968_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37269J2_128_9723_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37270J2_131_5670_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37271J2_134_4229_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37272J2_137_160_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37273J2_140_2915_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37274J2_143_4617_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37275J2_146_7372_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37276J2_149_9074_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37277J2_152_5282_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37278J2_155_6984_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37279J2_158_9739_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37280J2_161_5686_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37281J2_164_3797_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37282J2_167_176_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37283J2_170_2931_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37284J2_173_4633_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37285J2_176_7388_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37286J2_179_9090_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37287J2_182_5234_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37288J2_185_6936_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37289J2_188_9691_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37290J2_191_5638_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37291J2_194_4197_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37292J2_197_128_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37293J2_200_2883_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37294J2_203_4585_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37295J2_206_7340_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37296J2_209_9042_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37297J2_212_4898_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37298J2_215_6600_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37299J2_218_9355_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37300J2_221_5302_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37301J2_224_3925_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37302J2_227_9759_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37303J2_230_2547_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37304J2_233_4249_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37305J2_236_7004_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37306J2_239_8706_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37307J2_242_4850_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37308J2_245_6552_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37309J2_248_9307_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37310J2_251_5254_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37311J2_254_3813_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37312J2_257_9711_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37313J2_260_2499_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37314J2_263_4201_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37315J2_266_6956_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37316J2_269_8658_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37317J2_272_4866_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37318J2_275_6568_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37319J2_278_9323_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37320J2_281_5270_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37321J2_284_3765_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37322J2_287_9727_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37323J2_290_2515_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37324J2_293_4217_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37325J2_296_6972_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37326J2_299_8674_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37327J2_302_4818_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37328J2_305_6520_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37329J2_308_9275_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37330J2_311_5222_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37331J2_314_3781_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37332J2_317_9679_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37333J2_320_2467_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37334J2_323_4169_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37335J2_326_6924_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37336J2_329_8626_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37337J2_332_4834_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37338J2_335_6536_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37339J2_338_9291_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37340J2_341_5238_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37341J2_344_3861_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37342J2_347_9695_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37343J2_350_2483_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37344J2_353_4185_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37345J2_356_6940_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37346J2_359_8642_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37347J2_362_5042_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37348J2_365_6744_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37349J2_368_9499_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37350J2_371_5446_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37351J2_374_4005_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37352J2_377_9903_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37353J2_380_2691_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37354J2_383_4393_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37355J2_386_7148_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37356J2_389_8850_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37357J2_392_5058_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37358J2_395_6760_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37359J2_398_9515_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37360J2_401_5462_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37361J2_404_3957_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37362J2_407_9919_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37363J2_410_2707_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37364J2_413_4409_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37365J2_416_7164_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37366J2_419_8866_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37367J2_422_5010_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37368J2_425_6712_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37369J2_428_9467_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37370J2_431_5414_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37371J2_434_3973_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37372J2_437_9871_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37373J2_440_2659_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37374J2_443_4361_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37375J2_446_7116_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37376J2_449_8818_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37377J2_452_5026_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37378J2_455_6728_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37379J2_458_9483_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37380J2_461_5430_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37381J2_464_5589_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37382J2_467_9887_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37383J2_470_2675_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37384J2_473_4377_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37385J2_476_7132_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37386J2_479_8834_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37387J2_482_4978_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37388J2_485_6680_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37389J2_488_9435_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37390J2_491_5382_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37391J2_494_3941_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37392J2_497_9839_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37393J2_500_2627_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37394J2_503_4329_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37395J2_506_7084_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37396J2_509_8786_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37397J2_512_6690_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37398J2_515_8392_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37399J2_518_1180_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37400J2_521_7094_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37401J2_524_5717_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37402J2_527_1584_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37403J2_530_4339_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37404J2_533_6041_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37405J2_536_8796_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37406J2_539_531_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37407J2_542_6642_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37408J2_545_8344_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37409J2_548_1132_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37410J2_551_7046_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37411J2_554_5605_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37412J2_557_1536_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37413J2_560_4291_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37414J2_563_5993_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37415J2_566_8748_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37416J2_569_483_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37417J2_572_6658_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37418J2_575_8360_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37419J2_578_1148_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37420J2_581_7062_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37421J2_584_5557_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37422J2_587_1552_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37423J2_590_4307_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37424J2_593_6009_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37425J2_596_8764_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37426J2_599_499_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37427J2_602_6610_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37428J2_605_8312_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37429J2_608_1100_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37430J2_611_7014_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37431J2_614_5573_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37432J2_617_1504_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37433J2_620_4259_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37434J2_623_5961_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37435J2_626_8716_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37436J2_629_451_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37437J2_632_6626_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37438J2_635_8328_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37439J2_638_1116_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37440J2_641_7030_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37441J2_644_5653_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37442J2_647_1520_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37443J2_650_4275_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37444J2_653_5977_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37445J2_656_8732_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37446J2_659_467_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37447J2_662_6834_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37448J2_665_8536_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37449J2_668_1324_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37450J2_671_7238_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37451J2_674_5797_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37452J2_677_1728_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37453J2_680_4483_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37454J2_683_6185_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37455J2_686_8940_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37456J2_689_675_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37457J2_692_6850_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37458J2_695_8552_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37459J2_698_1340_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37460J2_701_7254_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37461J2_704_5749_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37462J2_707_1744_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37463J2_710_4499_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37464J2_713_6201_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37465J2_716_8956_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37466J2_719_691_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37467J2_722_6802_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37468J2_725_8504_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37469J2_728_1292_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37470J2_731_7206_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37471J2_734_5765_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37472J2_737_1696_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37473J2_740_4451_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37474J2_743_6153_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37475J2_746_8908_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37476J2_749_643_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37477J2_752_6818_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37478J2_755_8520_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37479J2_758_1308_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37480J2_761_7222_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37481J2_764_5333_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37482J2_767_1712_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37483J2_770_4467_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37484J2_773_6169_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37485J2_776_8924_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37486J2_779_659_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37487J2_782_6770_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37488J2_785_8472_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37489J2_788_1260_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37490J2_791_7174_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37491J2_794_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37492J2_797_1664_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37493J2_800_4419_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37494J2_803_6121_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37495J2_806_8876_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37496J2_809_611_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37497J2_812_8721_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37498J2_815_456_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37499J2_818_3211_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37500J2_821_9125_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37501J2_824_7748_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37502J2_827_3615_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37503J2_830_6370_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37504J2_833_8072_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37505J2_836_860_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37506J2_839_2562_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37507J2_842_8673_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37508J2_845_408_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37509J2_848_3163_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37510J2_851_9077_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37511J2_854_7636_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37512J2_857_3567_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37513J2_860_6322_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37514J2_863_8024_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37515J2_866_812_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37516J2_869_2514_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37517J2_872_8689_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37518J2_875_424_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37519J2_878_3179_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37520J2_881_9093_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37521J2_884_7588_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37522J2_887_3583_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37523J2_890_6338_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37524J2_893_8040_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37525J2_896_828_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37526J2_899_2530_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37527J2_902_8641_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37528J2_905_376_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37529J2_908_3131_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37530J2_911_9045_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37531J2_914_7604_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37532J2_917_3535_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37533J2_920_6290_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37534J2_923_7992_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37535J2_926_780_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37536J2_929_2482_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37537J2_932_8657_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37538J2_935_392_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37539J2_938_3147_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37540J2_941_9061_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37541J2_944_7684_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37542J2_947_3551_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37543J2_950_6306_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37544J2_953_8008_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37545J2_956_796_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37546J2_959_2498_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37547J2_962_8865_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37548J2_965_600_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37549J2_968_3355_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37550J2_971_9269_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37551J2_974_7828_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37552J2_977_3759_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37553J2_980_6514_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37554J2_983_8216_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37555J2_986_1004_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37556J2_989_2706_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37557J2_992_8881_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37558J2_995_616_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37559J2_998_3371_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37560J2_1001_9285_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37561J2_1004_7780_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37562J2_1007_3775_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37563J2_1010_6530_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37564J2_1013_8232_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37565J2_1016_1020_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37566J2_1019_2722_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37567J2_1022_8833_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37568J2_1025_568_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37569J2_1028_3323_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37570J2_1031_9237_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37571J2_1034_7796_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37572J2_1037_3727_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37573J2_1040_6482_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37574J2_1043_8184_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37575J2_1046_972_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37576J2_1049_2674_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37577J2_1052_8849_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37578J2_1055_584_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37579J2_1058_3339_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37580J2_1061_9253_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37581J2_1064_9412_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37582J2_1067_3743_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37583J2_1070_6498_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37584J2_1073_8200_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37585J2_1076_988_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37586J2_1079_2690_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37587J2_1082_8801_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37588J2_1085_536_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37589J2_1088_3291_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37590J2_1091_9205_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37591J2_1094_7764_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37592J2_1097_3695_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37593J2_1100_6450_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37594J2_1103_8152_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37595J2_1106_940_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37596J2_1109_2642_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37597J2_1112_546_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37598J2_1115_2248_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37599J2_1118_5003_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37600J2_1121_950_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37601J2_1124_9540_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37602J2_1127_5407_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37603J2_1130_8162_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37604J2_1133_9864_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37605J2_1136_2652_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37606J2_1139_4354_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37607J2_1142_498_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37608J2_1145_2200_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37609J2_1148_4955_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37610J2_1151_902_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37611J2_1154_9428_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37612J2_1157_5359_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37613J2_1160_8114_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37614J2_1163_9816_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37615J2_1166_2604_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37616J2_1169_4306_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37617J2_1172_514_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37618J2_1175_2216_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37619J2_1178_4971_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37620J2_1181_918_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37621J2_1184_9380_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37622J2_1187_5375_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37623J2_1190_8130_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37624J2_1193_9832_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37625J2_1196_2620_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37626J2_1199_4322_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37627J2_1202_466_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37628J2_1205_2168_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37629J2_1208_4923_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37630J2_1211_870_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37631J2_1214_9396_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37632J2_1217_5327_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37633J2_1220_8082_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37634J2_1223_9784_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37635J2_1226_2572_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37636J2_1229_4274_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37637J2_1232_482_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37638J2_1235_2184_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37639J2_1238_4939_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37640J2_1241_886_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37641J2_1244_9476_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37642J2_1247_5343_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37643J2_1250_8098_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37644J2_1253_9800_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37645J2_1256_2588_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37646J2_1259_4290_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37647J2_1262_690_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37648J2_1265_2392_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37649J2_1268_5147_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37650J2_1271_1094_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37651J2_1274_9620_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37652J2_1277_5551_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37653J2_1280_8306_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37654J2_1283_41_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37655J2_1286_2796_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37656J2_1289_4498_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37657J2_1292_706_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37658J2_1295_2408_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37659J2_1298_5163_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37660J2_1301_1110_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37661J2_1304_9572_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37662J2_1307_5567_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37663J2_1310_8322_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37664J2_1313_57_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37665J2_1316_2812_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37666J2_1319_4514_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37667J2_1322_658_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37668J2_1325_2360_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37669J2_1328_5115_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37670J2_1331_1062_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37671J2_1334_9588_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37672J2_1337_5519_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37673J2_1340_8274_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37674J2_1343_9_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37675J2_1346_2764_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37676J2_1349_4466_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37677J2_1352_674_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37678J2_1355_2376_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37679J2_1358_5131_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37680J2_1361_1078_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37681J2_1364_9156_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37682J2_1367_5535_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37683J2_1370_8290_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37684J2_1373_25_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37685J2_1376_2780_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37686J2_1379_4482_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37687J2_1382_626_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37688J2_1385_2328_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37689J2_1388_5083_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37690J2_1391_1030_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37691J2_1394_9556_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37692J2_1397_5487_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37693J2_1400_8242_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37694J2_1403_9944_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37695J2_1406_2732_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37696J2_1409_4434_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37697J2_1412_290_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37698J2_1415_1992_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37699J2_1418_4747_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37700J2_1421_694_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37701J2_1424_9284_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37702J2_1427_5151_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37703J2_1430_7906_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37704J2_1433_9608_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37705J2_1436_2396_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37706J2_1439_4098_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37707J2_1442_242_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37708J2_1445_1944_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37709J2_1448_4699_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37710J2_1451_646_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37711J2_1454_9172_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37712J2_1457_5103_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37713J2_1460_7858_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37714J2_1463_9560_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37715J2_1466_2348_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37716J2_1469_4050_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37717J2_1472_258_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37718J2_1475_1960_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37719J2_1478_4715_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37720J2_1481_662_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37721J2_1484_9124_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37722J2_1487_5119_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37723J2_1490_7874_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37724J2_1493_9576_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37725J2_1496_2364_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37726J2_1499_4066_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37727J2_1502_210_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37728J2_1505_1912_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37729J2_1508_4667_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37730J2_1511_614_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37731J2_1514_9140_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37732J2_1517_5071_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37733J2_1520_7826_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37734J2_1523_9528_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37735J2_1526_2316_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37736J2_1529_4018_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37737J2_1532_226_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37738J2_1535_1928_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37739J2_1538_4683_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37740J2_1541_630_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37741J2_1544_9220_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37742J2_1547_5087_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37743J2_1550_7842_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37744J2_1553_9544_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37745J2_1556_2332_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37746J2_1559_4034_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37747J2_1562_434_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37748J2_1565_2136_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37749J2_1568_4891_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37750J2_1571_838_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37751J2_1574_9364_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37752J2_1577_5295_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37753J2_1580_8050_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37754J2_1583_9752_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37755J2_1586_2540_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37756J2_1589_4242_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37757J2_1592_450_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37758J2_1595_2152_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37759J2_1598_4907_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37760J2_1601_854_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37761J2_1604_9316_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37762J2_1607_5311_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37763J2_1610_8066_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37764J2_1613_9768_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37765J2_1616_2556_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37766J2_1619_4258_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37767J2_1622_402_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37768J2_1625_2104_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37769J2_1628_4859_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37770J2_1631_806_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37771J2_1634_9332_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37772J2_1637_5263_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37773J2_1640_8018_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37774J2_1643_9720_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37775J2_1646_2508_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37776J2_1649_4210_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37777J2_1652_418_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cbfp_stage2_DP_OP_37778J2_1655_2120_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_2_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_2_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_3_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_sub_J22_3_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_2_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_2_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_3_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0_DW01_add_J22_3_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_216, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_217, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_218, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_219, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_220, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_221, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_222, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_223, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_226, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_227, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_228, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_229, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_230, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_231, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_232, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_233, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_234, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_235, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_236, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_237, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_238, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_239, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_240, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_241, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_242, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_243, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_244, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_245, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_246, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_247, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_248, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_249, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_250, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_251, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_252, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_253, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_254, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_255, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_256, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_257, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_258, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_259, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_260, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_261, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_262, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_263, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_264, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_265, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_266, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_267, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_268, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_269, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_270, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_271, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_272, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_273, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_274, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_275, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_276, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_277, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_278, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_279, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_280, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_281, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_282, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_283, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_284, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_285, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_286, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_287, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_288, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_289, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_290, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_291, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_292, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_293, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_294, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_295, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_296, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_297, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_298, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_299, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_300, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_301, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_302, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_303, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_304, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_305, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_306, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_307, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_308, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_309, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_310, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_311, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_312, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_313, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_314, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_315, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_316, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_317, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_318, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_319, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_320, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_321, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_322, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_323, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_324, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_325, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_326, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_327, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_328, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_329, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_330, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_331, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_332, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_333, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_334, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_335, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_336, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_337, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_338, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_339, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_340, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_341, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_342, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_343, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_344, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_345, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_346, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_347, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_348, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_349, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_350, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_351, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_352, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_353, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_354, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_355, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_356, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_357, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_358, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_359, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_360, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_361, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_362, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_363, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_364, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_365, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_366, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_367, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_368, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_369, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_370, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_371, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_372, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_373, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_374, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_375, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_376, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_377, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_378, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_379, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_380, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_381, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_382, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_383, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_384, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_385, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_386, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_387, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_388, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_389, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_390, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_391, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_392, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_393, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_394, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_395, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_396, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_397, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_398, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_399, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_400, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_401, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_402, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_403, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_404, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_405, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_406, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_407, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_408, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_409, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_410, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_411, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_412, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_413, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_414, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_415, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_416, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_417, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_418, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_419, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_420, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_421, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_422, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_423, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_424, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_425, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_426, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_427, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_428, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_429, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_430, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_431, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_432, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_433, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_434, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_435, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_436, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_437, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_438, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_439, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_440, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_441, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_442, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_443, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_444, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_445, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_446, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_447, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_448, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_449, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_450, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_451, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_452, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_453, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_454, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_455, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_456, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_457, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_458, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_459, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_460, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_461, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_462, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_463, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_464, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_465, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_466, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_467, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_468, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_469, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_470, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_471, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_472, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_473, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_474, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_475, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_476, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_477, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_478, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_479, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_480, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_481, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_482, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_483, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_484, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_485, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_486, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_487, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_488, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_489, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_490, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_491, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_492, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_493, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_494, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_495, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_496, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_497, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_498, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_499, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_500, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_501, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_502, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_503, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_504, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_505, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_506, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_507, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_508, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_509, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_510, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_511, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reorder_512, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_216, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_217, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_218, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_219, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_220, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_221, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_222, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_223, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_226, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_227, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_228, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_229, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_230, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_231, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_232, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_233, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_234, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_235, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_236, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_237, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_238, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_239, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_240, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_241, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_242, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_243, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_244, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_245, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_246, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_247, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_248, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_249, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_250, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_251, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_252, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_253, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_254, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_255, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_256, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_257, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_258, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_259, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_260, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_261, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_262, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_263, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_264, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_265, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_266, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_267, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_268, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_269, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_270, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_271, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_272, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_273, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_274, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_275, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_276, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_277, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_278, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_279, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_280, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_281, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_282, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_283, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_284, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_285, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_286, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_287, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_288, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_289, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_290, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_291, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_292, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_293, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_294, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_295, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_296, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_297, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_298, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_299, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_300, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_301, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_302, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_303, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_304, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_305, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_306, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_307, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_308, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_309, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_310, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_311, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_312, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_313, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_314, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_315, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_316, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_317, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_318, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_319, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_320, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_321, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_322, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_323, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_324, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_325, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_326, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_327, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_328, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_329, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_330, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_331, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_332, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_333, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_334, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_335, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_336, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_337, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_338, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_339, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_340, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_341, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_342, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_343, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_344, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_345, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_346, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_347, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_348, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_349, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_350, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_351, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_352, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_353, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_354, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_355, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_356, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_357, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_358, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_359, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_360, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_361, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_362, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_363, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_364, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_365, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_366, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_367, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_368, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_369, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_370, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_371, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_372, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_373, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_374, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_375, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_376, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_377, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_378, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_379, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_380, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_381, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_382, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_383, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_384, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_385, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_386, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_387, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_388, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_389, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_390, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_391, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_392, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_393, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_394, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_395, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_396, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_397, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_398, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_399, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_400, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_401, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_402, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_403, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_404, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_405, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_406, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_407, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_408, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_409, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_410, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_411, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_412, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_413, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_414, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_415, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_416, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_417, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_418, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_419, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_420, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_421, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_422, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_423, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_424, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_425, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_426, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_427, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_428, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_429, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_430, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_431, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_432, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_433, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_434, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_435, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_436, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_437, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_438, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_439, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_440, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_441, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_442, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_443, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_444, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_445, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_446, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_447, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_448, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_449, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_450, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_451, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_452, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_453, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_454, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_455, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_456, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_457, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_458, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_459, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_460, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_461, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_462, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_463, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_464, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_465, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_466, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_467, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_468, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_469, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_470, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_471, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_472, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_473, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_474, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_475, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_476, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_477, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_478, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_479, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_480, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_481, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_482, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_483, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_484, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_485, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_486, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_487, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_488, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_489, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_490, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_491, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_492, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_493, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_494, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_495, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_496, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_497, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_498, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_499, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_500, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_501, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_502, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_503, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_504, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_505, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_506, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_507, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_508, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_509, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_510, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_511, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_512, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_513, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_514, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_515, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_516, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_517, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_518, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_519, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_520, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_521, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_522, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_523, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_524, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_525, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_526, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_527, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_528, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_529, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_530, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_531, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_532, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_533, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_534, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_535, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_536, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_537, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_538, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_539, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_540, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_541, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_542, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_543, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_544, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_545, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_546, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_547, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_548, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_549, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_550, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_551, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_552, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_553, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_554, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_555, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_556, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_557, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_558, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_559, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_560, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_561, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_562, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_563, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_564, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_565, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_566, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_567, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_568, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_569, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_570, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_571, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_572, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_573, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_574, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_575, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_576, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_577, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_578, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_579, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_580, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_581, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_582, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_583, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_584, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_585, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_586, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_587, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_588, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_589, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_590, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_591, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_592, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_593, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_594, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_595, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_596, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_597, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_598, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_599, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_600, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_601, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_602, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_603, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_604, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_605, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_606, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_607, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_608, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_609, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_610, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_611, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_612, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_613, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_614, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_615, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_616, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_617, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_618, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_619, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_620, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_621, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_622, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_623, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_624, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_625, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_626, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_627, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_628, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_629, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_630, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_631, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_632, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_633, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_634, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_635, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_636, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_637, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_638, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_639, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_640, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_641, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_642, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_643, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_644, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_645, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_646, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_647, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_648, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_649, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_650, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_651, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_652, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_653, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_654, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_655, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_656, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_657, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_658, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_659, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_660, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_661, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_662, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_663, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_664, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_665, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_666, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_667, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_668, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_669, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_670, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_671, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_672, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_673, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_674, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_675, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_676, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_677, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_678, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_679, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_680, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_681, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_682, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_683, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_684, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_685, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_686, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_687, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_688, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_689, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_690, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_691, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_692, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_693, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_694, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_695, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_696, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_697, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_698, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_699, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_700, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_701, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_702, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_703, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_704, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_705, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_706, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_707, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_708, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_709, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_710, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_711, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_712, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_713, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_714, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_715, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_716, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_717, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_718, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_719, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_720, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_721, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_722, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_723, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_724, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_725, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_726, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_727, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_728, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_729, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_730, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_731, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_732, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_733, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_734, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_735, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_736, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_737, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_738, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_739, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_740, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_741, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_742, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_743, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_744, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_745, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_746, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_747, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_748, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_749, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_750, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_751, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_752, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_753, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_754, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_755, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_756, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_757, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_758, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_759, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_760, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_761, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_762, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_763, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_764, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_765, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_766, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_767, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_768, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_769, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_770, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_771, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_772, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_773, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_774, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_775, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_776, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_777, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_778, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_779, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_780, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_781, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_782, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_783, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_784, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_785, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_786, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_787, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_788, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_789, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_790, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_791, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_792, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_793, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_794, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_795, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_796, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_797, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_798, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_799, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_800, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_801, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_802, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_803, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_804, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_805, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_806, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_807, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_808, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_809, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_810, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_811, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_812, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_813, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_814, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_815, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_816, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_817, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_818, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_819, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_820, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_821, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_822, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_823, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_824, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_825, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_826, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_827, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_828, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_829, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_830, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_831, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_832, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_833, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_834, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_835, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_836, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_837, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_838, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_839, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_840, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_841, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_842, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_843, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_844, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_845, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_846, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_847, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_848, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_849, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_850, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_851, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_852, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_853, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_854, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_855, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_856, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_857, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_858, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_859, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_860, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_861, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_862, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_863, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_864, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_865, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_866, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_867, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_868, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_869, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_870, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_871, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_872, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_873, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_874, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_875, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_876, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_877, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_878, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_879, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_880, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_881, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_882, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_883, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_884, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_885, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_886, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_887, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_888, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_889, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_890, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_891, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_892, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_893, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_894, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_895, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_896, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_897, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_898, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_899, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_900, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_901, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_902, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_903, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_904, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_905, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_906, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_907, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_908, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_909, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_910, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_911, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_912, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_913, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_914, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_915, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_916, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_917, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_918, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_919, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_920, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_921, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_922, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_923, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_924, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_925, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_926, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_927, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_928, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_929, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_930, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_931, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_932, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_933, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_934, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_935, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_936, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_937, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_938, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_939, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_940, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_941, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_942, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_943, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_944, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_945, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_946, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_947, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_948, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_949, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_950, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_951, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_952, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_953, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_954, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_955, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_956, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_957, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_958, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_959, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_960, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_961, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_962, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_963, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_964, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_965, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_966, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_967, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_968, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_969, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_970, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_971, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_972, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_973, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_974, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_975, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_976, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_977, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_978, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_979, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_980, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_981, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_982, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_983, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_984, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_985, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_986, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_987, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_988, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_989, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_990, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_991, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_992, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_993, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_994, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_995, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_996, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_997, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_998, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_999, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1000, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1001, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1002, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1003, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1004, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1005, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1006, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1007, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1008, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1009, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1010, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1011, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1012, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1013, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1014, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1015, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1016, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1017, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1018, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1019, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1020, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1021, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1022, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1023, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1024, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1025, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1026, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1027, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1028, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage2_1029, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mag_detect_0_WIDTH23_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_mag_detect_0_WIDTH23_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cbfp_stage0_67, since there are no registers. (PWR-806)
Information: Performing clock-gating on design shift_reg_WIDTH16_DELAY_LENGTH26. (PWR-730)
Information: Performing clock-gating on design shift_reg_WIDTH10_DELAY_LENGTH15. (PWR-730)
Information: Performing clock-gating on design shift_reg_WIDTH9_DELAY_LENGTH15. (PWR-730)
Information: Performing clock-gating on design shift_reg_WIDTH14_DELAY_LENGTH3. (PWR-730)
Information: Performing clock-gating on design test_bfly_12_N8_IN_BIT15_OUT_BIT25_HALF0_TOTAL_HALF1_BLOCK_SIZE16. (PWR-730)
Information: Performing clock-gating on design butterfly02. (PWR-730)
Information: Performing clock-gating on design butterfly10. (PWR-730)
Information: Performing clock-gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_2. (PWR-730)
Information: Performing clock-gating on design shift_reg_WIDTH11_DELAY_LENGTH7. (PWR-730)
Information: Performing clock-gating on design butterfly12. (PWR-730)
Information: Performing clock-gating on design butterfly01. (PWR-730)
Information: Performing clock-gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_3. (PWR-730)
Information: Performing clock-gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_1. (PWR-730)
Information: Performing clock-gating on design cbfp_stage1. (PWR-730)
Information: Performing clock-gating on design cbfp_stage2. (PWR-730)
Information: Performing clock-gating on design shift_reg_WIDTH11_DELAY_LENGTH1. (PWR-730)
Information: Performing clock-gating on design butterfly. (PWR-730)
Information: Performing clock-gating on design bfly4_IN_WIDTH13_OUT_WIDTH14_0. (PWR-730)
Information: Performing clock-gating on design shift_reg_WIDTH10_DELAY_LENGTH7. (PWR-730)
Information: Performing clock-gating on design butterfly22. (PWR-730)
Information: Performing clock-gating on design butterfly21. (PWR-730)
Information: Performing clock-gating on design reorder. (PWR-730)
Information: Performing clock-gating on design shift_reg_WIDTH13_DELAY_LENGTH3. (PWR-730)
Information: Performing clock-gating on design butterfly11. (PWR-730)
Information: Performing clock-gating on design shift_reg_WIDTH12_DELAY_LENGTH1. (PWR-730)
Information: Performing clock-gating on design butterfly20. (PWR-730)
Information: Performing clock-gating on design cbfp_stage0. (PWR-730)
Information: Performing clock-gating on design mag_detect_1_WIDTH25_1. (PWR-730)
Information: Performing clock-gating on design mag_detect_1_WIDTH25_0. (PWR-730)
Information: Performing clock-gating on design test_bfly_N16_IN_BIT9_OUT_BIT10. (PWR-730)
Information: Performing clock-gating on design mag_detect_0_WIDTH23. (PWR-730)
Information: Performing clock-gating on design test_bfly10_N16_IN_BIT11_OUT_BIT12. (PWR-730)
CGOPT MAP DEBUG: cgopt_ctxt.target_lib refresh required directly after link: FALSE
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Removing unused design 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_15'. (OPT-1055)
Information: Removing unused design 'twf_12_real_INDEX_WIDTH512_BIT_WIDTH9_14'. (OPT-1055)
Information: Removing unused design 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_15'. (OPT-1055)
Information: Removing unused design 'twf_12_imag_INDEX_WIDTH512_BIT_WIDTH9_14'. (OPT-1055)
