// Seed: 1276089107
module module_0 (
    input tri id_0,
    input wand id_1,
    input tri1 id_2,
    input wand id_3,
    input supply0 id_4,
    input uwire id_5
);
  wire id_7;
  wire id_8;
  always @(1 or posedge id_0) begin
    #(1 >= 1'b0);
  end
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wire id_4,
    output tri1 id_5,
    input supply0 id_6
);
  wire id_8;
  module_0(
      id_2, id_6, id_4, id_2, id_6, id_4
  );
endmodule
