{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1758805233747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1758805233747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 25 08:00:33 2025 " "Processing started: Thu Sep 25 08:00:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1758805233747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1758805233747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sumador -c sumador " "Command: quartus_map --read_settings_files=on --write_settings_files=off sumador -c sumador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1758805233747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1758805234049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/documentos/vhdl/trabajo_final/sumador_jhon/div_50millones/div_50millones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/documentos/vhdl/trabajo_final/sumador_jhon/div_50millones/div_50millones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_50millones-arch_div_50millones " "Found design unit 1: div_50millones-arch_div_50millones" {  } { { "../../div_50millones/div_50millones.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/div_50millones/div_50millones.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234335 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_50millones " "Found entity 1: div_50millones" {  } { { "../../div_50millones/div_50millones.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/div_50millones/div_50millones.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805234335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/documentos/vhdl/trabajo_final/sumador_jhon/sumador_1000_500/sumador_1000_500.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/documentos/vhdl/trabajo_final/sumador_jhon/sumador_1000_500/sumador_1000_500.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_1000_500-arch_sumador_1000_500 " "Found design unit 1: sumador_1000_500-arch_sumador_1000_500" {  } { { "../sumador_1000_500/sumador_1000_500.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador_1000_500/sumador_1000_500.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234335 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_1000_500 " "Found entity 1: sumador_1000_500" {  } { { "../sumador_1000_500/sumador_1000_500.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador_1000_500/sumador_1000_500.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805234335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/documentos/vhdl/trabajo_final/sumador_jhon/deco7seg/deco7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/documentos/vhdl/trabajo_final/sumador_jhon/deco7seg/deco7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco7seg-arch_deco7seg " "Found design unit 1: deco7seg-arch_deco7seg" {  } { { "../deco7seg/deco7seg.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/deco7seg/deco7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234335 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco7seg " "Found entity 1: deco7seg" {  } { { "../deco7seg/deco7seg.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/deco7seg/deco7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805234335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/documentos/vhdl/trabajo_final/sumador_jhon/bin_bcd/bin_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/documentos/vhdl/trabajo_final/sumador_jhon/bin_bcd/bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_bcd-arch_bin_bcd " "Found design unit 1: bin_bcd-arch_bin_bcd" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234335 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd " "Found entity 1: bin_bcd" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805234335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-arch_sumador " "Found design unit 1: sumador-arch_sumador" {  } { { "sumador.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/sumador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234351 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/sumador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805234351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sumador " "Elaborating entity \"sumador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1758805234383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_1000_500 sumador_1000_500:U1 " "Elaborating entity \"sumador_1000_500\" for hierarchy \"sumador_1000_500:U1\"" {  } { { "sumador.vhd" "U1" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/sumador.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234383 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_div sumador_1000_500.vhd(17) " "Verilog HDL or VHDL warning at sumador_1000_500.vhd(17): object \"clk_div\" assigned a value but never read" {  } { { "../sumador_1000_500/sumador_1000_500.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador_1000_500/sumador_1000_500.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1758805234399 "|sumador|sumador_1000_500:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_50millones sumador_1000_500:U1\|div_50millones:Udiv " "Elaborating entity \"div_50millones\" for hierarchy \"sumador_1000_500:U1\|div_50millones:Udiv\"" {  } { { "../sumador_1000_500/sumador_1000_500.vhd" "Udiv" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador_1000_500/sumador_1000_500.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_bcd bin_bcd:U2 " "Elaborating entity \"bin_bcd\" for hierarchy \"bin_bcd:U2\"" {  } { { "sumador.vhd" "U2" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/sumador.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234414 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "value bin_bcd.vhd(16) " "Verilog HDL or VHDL warning at bin_bcd.vhd(16): object \"value\" assigned a value but never read" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1758805234414 "|sumador|bin_bcd:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco7seg deco7seg:U3 " "Elaborating entity \"deco7seg\" for hierarchy \"deco7seg:U3\"" {  } { { "sumador.vhd" "U3" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/sumador.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234417 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_bcd:U2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_bcd:U2\|Mod0\"" {  } { { "../bin_bcd/bin_bcd.vhd" "Mod0" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758805234652 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_bcd:U2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_bcd:U2\|Mod1\"" {  } { { "../bin_bcd/bin_bcd.vhd" "Mod1" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758805234652 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_bcd:U2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_bcd:U2\|Mod2\"" {  } { { "../bin_bcd/bin_bcd.vhd" "Mod2" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758805234652 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_bcd:U2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_bcd:U2\|Div2\"" {  } { { "../bin_bcd/bin_bcd.vhd" "Div2" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758805234652 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_bcd:U2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_bcd:U2\|Div1\"" {  } { { "../bin_bcd/bin_bcd.vhd" "Div1" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758805234652 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_bcd:U2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_bcd:U2\|Div0\"" {  } { { "../bin_bcd/bin_bcd.vhd" "Div0" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758805234652 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1758805234652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_bcd:U2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bin_bcd:U2\|lpm_divide:Mod0\"" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758805234684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_bcd:U2\|lpm_divide:Mod0 " "Instantiated megafunction \"bin_bcd:U2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234684 ""}  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1758805234684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/db/lpm_divide_bbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805234731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805234747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805234763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805234811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805234858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_bcd:U2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"bin_bcd:U2\|lpm_divide:Mod1\"" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758805234874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_bcd:U2\|lpm_divide:Mod1 " "Instantiated megafunction \"bin_bcd:U2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234874 ""}  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1758805234874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_bcd:U2\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"bin_bcd:U2\|lpm_divide:Mod2\"" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758805234874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_bcd:U2\|lpm_divide:Mod2 " "Instantiated megafunction \"bin_bcd:U2\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234874 ""}  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1758805234874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_bcd:U2\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bin_bcd:U2\|lpm_divide:Div2\"" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758805234889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_bcd:U2\|lpm_divide:Div2 " "Instantiated megafunction \"bin_bcd:U2\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234889 ""}  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1758805234889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805234937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805234953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805234969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805234969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_bcd:U2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bin_bcd:U2\|lpm_divide:Div1\"" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758805234969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_bcd:U2\|lpm_divide:Div1 " "Instantiated megafunction \"bin_bcd:U2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805234969 ""}  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1758805234969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qhm " "Found entity 1: lpm_divide_qhm" {  } { { "db/lpm_divide_qhm.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/db/lpm_divide_qhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805235016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805235016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805235032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805235032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_16f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_16f " "Found entity 1: alt_u_div_16f" {  } { { "db/alt_u_div_16f.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/db/alt_u_div_16f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805235048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805235048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_bcd:U2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bin_bcd:U2\|lpm_divide:Div0\"" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758805235077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_bcd:U2\|lpm_divide:Div0 " "Instantiated megafunction \"bin_bcd:U2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805235077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805235077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805235077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1758805235077 ""}  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/bin_bcd/bin_bcd.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1758805235077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805235112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805235112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805235128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805235128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "C:/Users/alexa/OneDrive/Documentos/VHDL/TRABAJO_FINAL/Sumador_Jhon/sumador/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1758805235144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1758805235144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1758805238681 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1758805239143 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1758805239143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1314 " "Implemented 1314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1758805239262 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1758805239262 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1282 " "Implemented 1282 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1758805239262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1758805239262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1758805239295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 25 08:00:39 2025 " "Processing ended: Thu Sep 25 08:00:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1758805239295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1758805239295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1758805239295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1758805239295 ""}
