
RidiciJednotka.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000300  00800100  0000212a  000021be  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000212a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000495  00800400  00800400  000024be  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000024be  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000251c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000368  00000000  00000000  0000255c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003273  00000000  00000000  000028c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000fd1  00000000  00000000  00005b37  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000011cd  00000000  00000000  00006b08  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008b0  00000000  00000000  00007cd8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000d47  00000000  00000000  00008588  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001dde  00000000  00000000  000092cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000368  00000000  00000000  0000b0ad  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 ca 00 	jmp	0x194	; 0x194 <__ctors_end>
       4:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
       8:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
       c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      10:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      14:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      18:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      1c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      20:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      24:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      28:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      2c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      30:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      34:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      38:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      3c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      40:	0c 94 ad 0a 	jmp	0x155a	; 0x155a <__vector_16>
      44:	0c 94 bc 0a 	jmp	0x1578	; 0x1578 <__vector_17>
      48:	0c 94 cb 0a 	jmp	0x1596	; 0x1596 <__vector_18>
      4c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      50:	0c 94 be 06 	jmp	0xd7c	; 0xd7c <__vector_20>
      54:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      58:	0c 94 ee 06 	jmp	0xddc	; 0xddc <__vector_22>
      5c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      60:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      64:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      68:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      6c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      70:	0c 94 b3 08 	jmp	0x1166	; 0x1166 <__vector_28>
      74:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      78:	0c 94 e3 08 	jmp	0x11c6	; 0x11c6 <__vector_30>
      7c:	7e 0a       	sbc	r7, r30
      7e:	82 0a       	sbc	r8, r18
      80:	86 0a       	sbc	r8, r22
      82:	8a 0a       	sbc	r8, r26
      84:	8e 0a       	sbc	r8, r30
      86:	92 0a       	sbc	r9, r18
      88:	96 0a       	sbc	r9, r22
      8a:	9a 0a       	sbc	r9, r26
      8c:	9e 0a       	sbc	r9, r30
      8e:	a2 0a       	sbc	r10, r18
      90:	a6 0a       	sbc	r10, r22

00000092 <__trampolines_end>:
      92:	6e 61       	ori	r22, 0x1E	; 30
      94:	6e 00       	.word	0x006e	; ????

00000096 <__c.2177>:
      96:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      a6:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      b6:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      c6:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      d6:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      e6:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      f6:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     106:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     116:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     126:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     136:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     146:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     156:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     166:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     176:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     186:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000194 <__ctors_end>:
     194:	11 24       	eor	r1, r1
     196:	1f be       	out	0x3f, r1	; 63
     198:	cf ef       	ldi	r28, 0xFF	; 255
     19a:	d0 e1       	ldi	r29, 0x10	; 16
     19c:	de bf       	out	0x3e, r29	; 62
     19e:	cd bf       	out	0x3d, r28	; 61

000001a0 <__do_copy_data>:
     1a0:	14 e0       	ldi	r17, 0x04	; 4
     1a2:	a0 e0       	ldi	r26, 0x00	; 0
     1a4:	b1 e0       	ldi	r27, 0x01	; 1
     1a6:	ea e2       	ldi	r30, 0x2A	; 42
     1a8:	f1 e2       	ldi	r31, 0x21	; 33
     1aa:	02 c0       	rjmp	.+4      	; 0x1b0 <__do_copy_data+0x10>
     1ac:	05 90       	lpm	r0, Z+
     1ae:	0d 92       	st	X+, r0
     1b0:	a0 30       	cpi	r26, 0x00	; 0
     1b2:	b1 07       	cpc	r27, r17
     1b4:	d9 f7       	brne	.-10     	; 0x1ac <__do_copy_data+0xc>

000001b6 <__do_clear_bss>:
     1b6:	28 e0       	ldi	r18, 0x08	; 8
     1b8:	a0 e0       	ldi	r26, 0x00	; 0
     1ba:	b4 e0       	ldi	r27, 0x04	; 4
     1bc:	01 c0       	rjmp	.+2      	; 0x1c0 <.do_clear_bss_start>

000001be <.do_clear_bss_loop>:
     1be:	1d 92       	st	X+, r1

000001c0 <.do_clear_bss_start>:
     1c0:	a5 39       	cpi	r26, 0x95	; 149
     1c2:	b2 07       	cpc	r27, r18
     1c4:	e1 f7       	brne	.-8      	; 0x1be <.do_clear_bss_loop>
     1c6:	0e 94 fd 0a 	call	0x15fa	; 0x15fa <main>
     1ca:	0c 94 93 10 	jmp	0x2126	; 0x2126 <_exit>

000001ce <__bad_interrupt>:
     1ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001d2 <adc_init>:

word adc_data;

void adc_init(void)
{
  ADCSRA = BV(ADEN) | 7; // clk / 128
     1d2:	87 e8       	ldi	r24, 0x87	; 135
     1d4:	80 93 7a 00 	sts	0x007A, r24
  ADCSRB = 0;
     1d8:	10 92 7b 00 	sts	0x007B, r1
  DIDR0 = 0xFF; // all pin C is analog
     1dc:	8f ef       	ldi	r24, 0xFF	; 255
     1de:	80 93 7e 00 	sts	0x007E, r24
  ADMUX  = 0;
     1e2:	10 92 7c 00 	sts	0x007C, r1
  adc_data = 0;
     1e6:	10 92 1d 04 	sts	0x041D, r1
     1ea:	10 92 1c 04 	sts	0x041C, r1
     1ee:	08 95       	ret

000001f0 <adc_read>:
}

uint16_t adc_read (uint8_t channel)
{

  ADMUX = (channel & 7);
     1f0:	87 70       	andi	r24, 0x07	; 7
     1f2:	80 93 7c 00 	sts	0x007C, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     1f6:	86 ef       	ldi	r24, 0xF6	; 246
     1f8:	8a 95       	dec	r24
     1fa:	f1 f7       	brne	.-4      	; 0x1f8 <adc_read+0x8>
  _delay_us(50);
  ADCSRA |= BV(ADSC);
     1fc:	ea e7       	ldi	r30, 0x7A	; 122
     1fe:	f0 e0       	ldi	r31, 0x00	; 0
     200:	80 81       	ld	r24, Z
     202:	80 64       	ori	r24, 0x40	; 64
     204:	80 83       	st	Z, r24

  while ((ADCSRA & BV(ADSC)) > 0 );
     206:	80 81       	ld	r24, Z
     208:	86 fd       	sbrc	r24, 6
     20a:	fd cf       	rjmp	.-6      	; 0x206 <adc_read+0x16>

  return (ADC);
     20c:	80 91 78 00 	lds	r24, 0x0078
     210:	90 91 79 00 	lds	r25, 0x0079
}
     214:	08 95       	ret

00000216 <Ddebug>:

Ttripac debug_buf;

void Ddebug(void)
{
  debug_buf.n.addr = 20;
     216:	ee e1       	ldi	r30, 0x1E	; 30
     218:	f4 e0       	ldi	r31, 0x04	; 4
     21a:	84 e1       	ldi	r24, 0x14	; 20
     21c:	80 83       	st	Z, r24
  debug_buf.n.cmd = 5;
     21e:	85 e0       	ldi	r24, 0x05	; 5
     220:	81 83       	std	Z+1, r24	; 0x01
  debug_buf.n.val.b.b0 = uart1_buf_pac_rx.b[0];
     222:	a5 ee       	ldi	r26, 0xE5	; 229
     224:	b7 e0       	ldi	r27, 0x07	; 7
     226:	8c 91       	ld	r24, X
     228:	84 83       	std	Z+4, r24	; 0x04
  debug_buf.n.val.b.b1 = uart1_buf_pac_rx.b[1];
     22a:	11 96       	adiw	r26, 0x01	; 1
     22c:	8c 91       	ld	r24, X
     22e:	11 97       	sbiw	r26, 0x01	; 1
     230:	85 83       	std	Z+5, r24	; 0x05
  debug_buf.n.val.b.b2 = uart1_buf_pac_rx.b[2];
     232:	12 96       	adiw	r26, 0x02	; 2
     234:	8c 91       	ld	r24, X
     236:	86 83       	std	Z+6, r24	; 0x06
  debug_buf.n.val.b.b3 = Dcount;
     238:	80 91 00 04 	lds	r24, 0x0400
     23c:	87 83       	std	Z+7, r24	; 0x07
  uart0_put_data((byte*) &debug_buf);
     23e:	cf 01       	movw	r24, r30
     240:	0e 94 04 08 	call	0x1008	; 0x1008 <uart0_put_data>
     244:	08 95       	ret

00000246 <modzm_parse>:

void modzm_parse(void)
{
    // data is in TB_BufIn

	switch (TB_Decode()) {
     246:	0e 94 7d 03 	call	0x6fa	; 0x6fa <TB_Decode>
     24a:	8f 30       	cpi	r24, 0x0F	; 15
     24c:	19 f0       	breq	.+6      	; 0x254 <modzm_parse+0xe>
     24e:	8e 3f       	cpi	r24, 0xFE	; 254
     250:	a9 f0       	breq	.+42     	; 0x27c <modzm_parse+0x36>
     252:	08 95       	ret
		case TB_CMD_GIO:
			// analog inputs
			if (TB_bufIn[TB_BUF_TYPE] < 8)
     254:	80 91 79 04 	lds	r24, 0x0479
     258:	88 30       	cpi	r24, 0x08	; 8
     25a:	48 f4       	brcc	.+18     	; 0x26e <modzm_parse+0x28>
			{
				TB_SendAck(TB_ERR_OK, adc_read(TB_bufIn[TB_BUF_TYPE]));
     25c:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
     260:	ac 01       	movw	r20, r24
     262:	60 e0       	ldi	r22, 0x00	; 0
     264:	70 e0       	ldi	r23, 0x00	; 0
     266:	84 e6       	ldi	r24, 0x64	; 100
     268:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
     26c:	08 95       	ret
			}
			else
			{
				TB_SendAck(TB_ERR_TYPE, 0);
     26e:	40 e0       	ldi	r20, 0x00	; 0
     270:	50 e0       	ldi	r21, 0x00	; 0
     272:	ba 01       	movw	r22, r20
     274:	83 e0       	ldi	r24, 0x03	; 3
     276:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
     27a:	08 95       	ret
			}
		break;
		case TB_CMD_DEBUG:
			//TB_SendAck(TB_ERR_OK, 12345);
			switch (TB_bufIn[TB_BUF_TYPE])
     27c:	80 91 79 04 	lds	r24, 0x0479
     280:	81 30       	cpi	r24, 0x01	; 1
     282:	69 f0       	breq	.+26     	; 0x29e <modzm_parse+0x58>
     284:	28 f0       	brcs	.+10     	; 0x290 <modzm_parse+0x4a>
     286:	82 30       	cpi	r24, 0x02	; 2
     288:	b1 f0       	breq	.+44     	; 0x2b6 <modzm_parse+0x70>
     28a:	83 30       	cpi	r24, 0x03	; 3
     28c:	d9 f0       	breq	.+54     	; 0x2c4 <modzm_parse+0x7e>
     28e:	08 95       	ret
			{
				case 0:
					TB_SendAck(TB_ERR_OK, ((dword) 0 << 24) | ((dword) 0 << 16) | ((dword) 0 << 8));
     290:	40 e0       	ldi	r20, 0x00	; 0
     292:	50 e0       	ldi	r21, 0x00	; 0
     294:	ba 01       	movw	r22, r20
     296:	84 e6       	ldi	r24, 0x64	; 100
     298:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
					//TB_SendAckOK();
				break;
     29c:	08 95       	ret
				case 1: // get uart status
					TB_SendAck(TB_ERR_OK, ((dword) 0 << 16) | ((dword) uart1_status << 8) | ((dword) uart0_status));
     29e:	80 91 11 04 	lds	r24, 0x0411
     2a2:	40 91 06 04 	lds	r20, 0x0406
     2a6:	50 e0       	ldi	r21, 0x00	; 0
     2a8:	60 e0       	ldi	r22, 0x00	; 0
     2aa:	70 e0       	ldi	r23, 0x00	; 0
     2ac:	58 2b       	or	r21, r24
     2ae:	84 e6       	ldi	r24, 0x64	; 100
     2b0:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
				break;
     2b4:	08 95       	ret
        case 2: // clear statuses
          uart1_status = 0;
     2b6:	10 92 11 04 	sts	0x0411, r1
          uart0_status = 0;
     2ba:	10 92 06 04 	sts	0x0406, r1
          TB_SendAckOK();
     2be:	0e 94 68 06 	call	0xcd0	; 0xcd0 <TB_SendAckOK>
          break;
     2c2:	08 95       	ret
        case 3: // test uart1
          Ddebug();
     2c4:	0e 94 0b 01 	call	0x216	; 0x216 <Ddebug>
     2c8:	08 95       	ret

000002ca <pp_processRequests>:
{
	//  byte dataindex;
	byte i;
	byte addr;

	if (pp_f_frompc)
     2ca:	80 91 43 04 	lds	r24, 0x0443
     2ce:	88 23       	and	r24, r24
     2d0:	c1 f0       	breq	.+48     	; 0x302 <pp_processRequests+0x38>
	{ 
		// some data in main packet buffer
		addr = pp_buf_pc.n.addr;
		if (addr == 0)
     2d2:	80 91 3a 04 	lds	r24, 0x043A
     2d6:	81 11       	cpse	r24, r1
     2d8:	0e c0       	rjmp	.+28     	; 0x2f6 <pp_processRequests+0x2c>
     2da:	ea e3       	ldi	r30, 0x3A	; 58
     2dc:	f4 e0       	ldi	r31, 0x04	; 4
     2de:	a7 e7       	ldi	r26, 0x77	; 119
     2e0:	b4 e0       	ldi	r27, 0x04	; 4
     2e2:	23 e4       	ldi	r18, 0x43	; 67
     2e4:	34 e0       	ldi	r19, 0x04	; 4
		{
			// data for us
			for (i=0; i<9; i++)
			{
				TB_bufIn[i] = pp_buf_pc.b[i];
     2e6:	81 91       	ld	r24, Z+
     2e8:	8d 93       	st	X+, r24
		// some data in main packet buffer
		addr = pp_buf_pc.n.addr;
		if (addr == 0)
		{
			// data for us
			for (i=0; i<9; i++)
     2ea:	e2 17       	cp	r30, r18
     2ec:	f3 07       	cpc	r31, r19
     2ee:	d9 f7       	brne	.-10     	; 0x2e6 <pp_processRequests+0x1c>
			{
				TB_bufIn[i] = pp_buf_pc.b[i];
			}
			modzm_parse();
     2f0:	0e 94 23 01 	call	0x246	; 0x246 <modzm_parse>
     2f4:	04 c0       	rjmp	.+8      	; 0x2fe <pp_processRequests+0x34>
	    }
		else
		{
			// data to internal
			uart1_put_data((byte *) &pp_buf_pc);
     2f6:	8a e3       	ldi	r24, 0x3A	; 58
     2f8:	94 e0       	ldi	r25, 0x04	; 4
     2fa:	0e 94 31 0a 	call	0x1462	; 0x1462 <uart1_put_data>
		}
		pp_f_frompc = FALSE;
     2fe:	10 92 43 04 	sts	0x0443, r1
     302:	08 95       	ret

00000304 <pp_SendResponses>:
void pp_SendResponses(void)
{
//  byte i;

  // local to PC
  if (pp_f_fromdev) {
     304:	80 91 30 04 	lds	r24, 0x0430
     308:	88 23       	and	r24, r24
     30a:	31 f0       	breq	.+12     	; 0x318 <pp_SendResponses+0x14>
    uart0_put_data((byte *) &pp_buf_dev);
     30c:	87 e2       	ldi	r24, 0x27	; 39
     30e:	94 e0       	ldi	r25, 0x04	; 4
     310:	0e 94 04 08 	call	0x1008	; 0x1008 <uart0_put_data>
    pp_f_fromdev = false;
     314:	10 92 30 04 	sts	0x0430, r1
     318:	08 95       	ret

0000031a <pp_receive_PC>:
{
  byte * data_ptr;
  byte i;
  
  // receive error
  if (uart0_flags.data_receive_error) {
     31a:	80 91 05 04 	lds	r24, 0x0405
     31e:	84 ff       	sbrs	r24, 4
     320:	05 c0       	rjmp	.+10     	; 0x32c <pp_receive_PC+0x12>
    uart0_flags.data_receive_error = FALSE;
     322:	80 91 05 04 	lds	r24, 0x0405
     326:	8f 7e       	andi	r24, 0xEF	; 239
     328:	80 93 05 04 	sts	0x0405, r24
    //pp_f_frompc = TRUE;
  }
  
  // succesful receive
  // copy to pp Rx buffer
  if (uart0_flags.data_received) {
     32c:	80 91 05 04 	lds	r24, 0x0405
     330:	83 ff       	sbrs	r24, 3
     332:	11 c0       	rjmp	.+34     	; 0x356 <pp_receive_PC+0x3c>
    data_ptr = uart0_get_data_begin();
     334:	0e 94 e2 07 	call	0xfc4	; 0xfc4 <uart0_get_data_begin>
     338:	dc 01       	movw	r26, r24
     33a:	ea e3       	ldi	r30, 0x3A	; 58
     33c:	f4 e0       	ldi	r31, 0x04	; 4
     33e:	23 e4       	ldi	r18, 0x43	; 67
     340:	34 e0       	ldi	r19, 0x04	; 4
    for(i=0; i<TRI_LEN; i++) {
      pp_buf_pc.b[i] = (*data_ptr);
     342:	8d 91       	ld	r24, X+
     344:	81 93       	st	Z+, r24
  
  // succesful receive
  // copy to pp Rx buffer
  if (uart0_flags.data_received) {
    data_ptr = uart0_get_data_begin();
    for(i=0; i<TRI_LEN; i++) {
     346:	e2 17       	cp	r30, r18
     348:	f3 07       	cpc	r31, r19
     34a:	d9 f7       	brne	.-10     	; 0x342 <pp_receive_PC+0x28>
      pp_buf_pc.b[i] = (*data_ptr);
      data_ptr++;      
    }
    uart0_get_data_end();
     34c:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <uart0_get_data_end>
    pp_f_frompc = TRUE;
     350:	81 e0       	ldi	r24, 0x01	; 1
     352:	80 93 43 04 	sts	0x0443, r24
     356:	08 95       	ret

00000358 <pp_receive_own>:
void pp_receive_own(void)
{
	byte * data_ptr;
	byte i;
  
	if(!pp_f_fromdev)
     358:	80 91 30 04 	lds	r24, 0x0430
     35c:	81 11       	cpse	r24, r1
     35e:	14 c0       	rjmp	.+40     	; 0x388 <pp_receive_own+0x30>
	{
		if (TB_send_flag)
     360:	80 91 03 04 	lds	r24, 0x0403
     364:	88 23       	and	r24, r24
     366:	81 f0       	breq	.+32     	; 0x388 <pp_receive_own+0x30>
		{
			
			TB_send_flag = FALSE;
     368:	10 92 03 04 	sts	0x0403, r1
     36c:	a7 e6       	ldi	r26, 0x67	; 103
     36e:	b4 e0       	ldi	r27, 0x04	; 4
     370:	e7 e2       	ldi	r30, 0x27	; 39
     372:	f4 e0       	ldi	r31, 0x04	; 4
     374:	20 e3       	ldi	r18, 0x30	; 48
     376:	34 e0       	ldi	r19, 0x04	; 4
			data_ptr = TB_bufOut;
			for(i=0; i<TRI_LEN; i++)
			{
				pp_buf_dev.b[i] = (*data_ptr);
     378:	8d 91       	ld	r24, X+
     37a:	81 93       	st	Z+, r24
		if (TB_send_flag)
		{
			
			TB_send_flag = FALSE;
			data_ptr = TB_bufOut;
			for(i=0; i<TRI_LEN; i++)
     37c:	e2 17       	cp	r30, r18
     37e:	f3 07       	cpc	r31, r19
     380:	d9 f7       	brne	.-10     	; 0x378 <pp_receive_own+0x20>
			{
				pp_buf_dev.b[i] = (*data_ptr);
				data_ptr++;      
			}	  
			pp_f_fromdev = TRUE;
     382:	81 e0       	ldi	r24, 0x01	; 1
     384:	80 93 30 04 	sts	0x0430, r24
     388:	08 95       	ret

0000038a <pp_receive_int>:
{
  byte * data_ptr;
  byte i;
  
  // receive error
  if (uart1_flags.data_receive_error) {
     38a:	80 91 10 04 	lds	r24, 0x0410
     38e:	84 ff       	sbrs	r24, 4
     390:	0a c0       	rjmp	.+20     	; 0x3a6 <pp_receive_int+0x1c>
    uart1_flags.data_receive_error = FALSE;
     392:	80 91 10 04 	lds	r24, 0x0410
     396:	8f 7e       	andi	r24, 0xEF	; 239
     398:	80 93 10 04 	sts	0x0410, r24
    Dcount += 16;
     39c:	80 91 00 04 	lds	r24, 0x0400
     3a0:	80 5f       	subi	r24, 0xF0	; 240
     3a2:	80 93 00 04 	sts	0x0400, r24
  }
  
  // succesful receive
  // copy to pp Rx buffer
  if (!pp_f_fromdev) {
     3a6:	80 91 30 04 	lds	r24, 0x0430
     3aa:	81 11       	cpse	r24, r1
     3ac:	1a c0       	rjmp	.+52     	; 0x3e2 <pp_receive_int+0x58>
    if (uart1_flags.data_received) {
     3ae:	80 91 10 04 	lds	r24, 0x0410
     3b2:	83 ff       	sbrs	r24, 3
     3b4:	16 c0       	rjmp	.+44     	; 0x3e2 <pp_receive_int+0x58>
      Dcount++;
     3b6:	80 91 00 04 	lds	r24, 0x0400
     3ba:	8f 5f       	subi	r24, 0xFF	; 255
     3bc:	80 93 00 04 	sts	0x0400, r24
      data_ptr = uart1_get_data_begin();
     3c0:	0e 94 03 0a 	call	0x1406	; 0x1406 <uart1_get_data_begin>
     3c4:	dc 01       	movw	r26, r24
     3c6:	e7 e2       	ldi	r30, 0x27	; 39
     3c8:	f4 e0       	ldi	r31, 0x04	; 4
     3ca:	20 e3       	ldi	r18, 0x30	; 48
     3cc:	34 e0       	ldi	r19, 0x04	; 4
      for(i=0; i<TRI_LEN; i++) {
        pp_buf_dev.b[i] = (*data_ptr);
     3ce:	8d 91       	ld	r24, X+
     3d0:	81 93       	st	Z+, r24
  // copy to pp Rx buffer
  if (!pp_f_fromdev) {
    if (uart1_flags.data_received) {
      Dcount++;
      data_ptr = uart1_get_data_begin();
      for(i=0; i<TRI_LEN; i++) {
     3d2:	e2 17       	cp	r30, r18
     3d4:	f3 07       	cpc	r31, r19
     3d6:	d9 f7       	brne	.-10     	; 0x3ce <pp_receive_int+0x44>
        pp_buf_dev.b[i] = (*data_ptr);
        data_ptr++;      
      }
      uart1_get_data_end();
     3d8:	0e 94 20 0a 	call	0x1440	; 0x1440 <uart1_get_data_end>
      pp_f_fromdev = TRUE;
     3dc:	81 e0       	ldi	r24, 0x01	; 1
     3de:	80 93 30 04 	sts	0x0430, r24
     3e2:	08 95       	ret

000003e4 <pp_init>:
/**********************************************************/

//----------------------------------------------------------
void pp_init(void)
{
  pp_f_fromdev = FALSE;
     3e4:	10 92 30 04 	sts	0x0430, r1
  pp_f_frompc = FALSE;
     3e8:	10 92 43 04 	sts	0x0443, r1
     3ec:	08 95       	ret

000003ee <pp_loop>:

//----------------------------------------------------------
void pp_loop(void)
{
  // from PC to devs
  pp_receive_PC();
     3ee:	0e 94 8d 01 	call	0x31a	; 0x31a <pp_receive_PC>
  pp_processRequests();
     3f2:	0e 94 65 01 	call	0x2ca	; 0x2ca <pp_processRequests>
  
  // from devs to PC
  pp_receive_own();  // ZM
     3f6:	0e 94 ac 01 	call	0x358	; 0x358 <pp_receive_own>
  pp_receive_int();  // rack
     3fa:	0e 94 c5 01 	call	0x38a	; 0x38a <pp_receive_int>
  pp_SendResponses();
     3fe:	0e 94 82 01 	call	0x304	; 0x304 <pp_SendResponses>
     402:	08 95       	ret

00000404 <delay>:
//
// Delay function
//	
//-------------------------------------------------------------------------------------------------
void delay(void)
{
     404:	cf 93       	push	r28
     406:	df 93       	push	r29
     408:	1f 92       	push	r1
     40a:	cd b7       	in	r28, 0x3d	; 61
     40c:	de b7       	in	r29, 0x3e	; 62
volatile unsigned char i;
for(i = 0; i < (F_CPU/1000000); i++)
     40e:	19 82       	std	Y+1, r1	; 0x01
     410:	89 81       	ldd	r24, Y+1	; 0x01
     412:	81 11       	cpse	r24, r1
     414:	07 c0       	rjmp	.+14     	; 0x424 <delay+0x20>
  {
  asm("nop");
     416:	00 00       	nop
//	
//-------------------------------------------------------------------------------------------------
void delay(void)
{
volatile unsigned char i;
for(i = 0; i < (F_CPU/1000000); i++)
     418:	89 81       	ldd	r24, Y+1	; 0x01
     41a:	8f 5f       	subi	r24, 0xFF	; 255
     41c:	89 83       	std	Y+1, r24	; 0x01
     41e:	89 81       	ldd	r24, Y+1	; 0x01
     420:	88 23       	and	r24, r24
     422:	c9 f3       	breq	.-14     	; 0x416 <delay+0x12>
  {
  asm("nop");
  }
}
     424:	0f 90       	pop	r0
     426:	df 91       	pop	r29
     428:	cf 91       	pop	r28
     42a:	08 95       	ret

0000042c <GLCD_InitalizeInterface>:
// Ports intalization
//
//-------------------------------------------------------------------------------------------------
void GLCD_InitalizeInterface(void)
{
GLCD_DATA_DDR = 0xFF;
     42c:	8f ef       	ldi	r24, 0xFF	; 255
     42e:	84 b9       	out	0x04, r24	; 4
GLCD_CTRL_DDR = ((1 << GLCD_WR) | (1 << GLCD_RD) | (1 << GLCD_CD) | (1 << GLCD_RESET) | (1 << GLCD_FS));
     430:	88 ef       	ldi	r24, 0xF8	; 248
     432:	87 b9       	out	0x07, r24	; 7
GLCD_CTRL_PORT |= ((1 << GLCD_WR) | (1 << GLCD_RD) | (1 << GLCD_CD) | (1 << GLCD_RESET) | (1 << GLCD_FS));
     434:	88 b1       	in	r24, 0x08	; 8
     436:	88 6f       	ori	r24, 0xF8	; 248
     438:	88 b9       	out	0x08, r24	; 8
     43a:	08 95       	ret

0000043c <GLCD_ChceckStatus>:
//
//-------------------------------------------------------------------------------------------------
unsigned char GLCD_ChceckStatus(void)
{
uint8_t tmp;
GLCD_DATA_DDR = 0x00;
     43c:	14 b8       	out	0x04, r1	; 4

GLCD_CTRL_PORT &= ~(1 << GLCD_RD);
     43e:	46 98       	cbi	0x08, 6	; 8
delay();
     440:	0e 94 02 02 	call	0x404	; 0x404 <delay>
tmp = GLCD_DATA_PIN;
     444:	83 b1       	in	r24, 0x03	; 3
GLCD_DATA_DDR = 0xFF;
     446:	9f ef       	ldi	r25, 0xFF	; 255
     448:	94 b9       	out	0x04, r25	; 4
GLCD_CTRL_PORT |= (1 << GLCD_RD);
     44a:	46 9a       	sbi	0x08, 6	; 8
return tmp;
}
     44c:	08 95       	ret

0000044e <GLCD_WriteCommand>:
//
// Writes instruction 
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteCommand(unsigned char command)
{
     44e:	cf 93       	push	r28
     450:	c8 2f       	mov	r28, r24
while(!(GLCD_ChceckStatus()&0x03));
     452:	0e 94 1e 02 	call	0x43c	; 0x43c <GLCD_ChceckStatus>
     456:	83 70       	andi	r24, 0x03	; 3
     458:	e1 f3       	breq	.-8      	; 0x452 <GLCD_WriteCommand+0x4>
GLCD_DATA_PORT = command;
     45a:	c5 b9       	out	0x05, r28	; 5

GLCD_CTRL_PORT &= ~(1 << GLCD_WR);
     45c:	47 98       	cbi	0x08, 7	; 8
delay();
     45e:	0e 94 02 02 	call	0x404	; 0x404 <delay>
GLCD_CTRL_PORT |= (1 << GLCD_WR);
     462:	47 9a       	sbi	0x08, 7	; 8
}
     464:	cf 91       	pop	r28
     466:	08 95       	ret

00000468 <GLCD_WriteData>:
//
// Writes data
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteData(unsigned char data)
{
     468:	cf 93       	push	r28
     46a:	c8 2f       	mov	r28, r24
while(!(GLCD_ChceckStatus()&0x03));
     46c:	0e 94 1e 02 	call	0x43c	; 0x43c <GLCD_ChceckStatus>
     470:	83 70       	andi	r24, 0x03	; 3
     472:	e1 f3       	breq	.-8      	; 0x46c <GLCD_WriteData+0x4>
GLCD_DATA_PORT = data;
     474:	c5 b9       	out	0x05, r28	; 5

GLCD_CTRL_PORT &= ~((1 << GLCD_WR) | (1 << GLCD_CD));
     476:	88 b1       	in	r24, 0x08	; 8
     478:	8f 75       	andi	r24, 0x5F	; 95
     47a:	88 b9       	out	0x08, r24	; 8
delay();
     47c:	0e 94 02 02 	call	0x404	; 0x404 <delay>
GLCD_CTRL_PORT |= ((1 << GLCD_WR) | (1 << GLCD_CD));
     480:	88 b1       	in	r24, 0x08	; 8
     482:	80 6a       	ori	r24, 0xA0	; 160
     484:	88 b9       	out	0x08, r24	; 8
}
     486:	cf 91       	pop	r28
     488:	08 95       	ret

0000048a <GLCD_SetAddressPointer>:
//
// Sets address pointer for display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_SetAddressPointer(unsigned int address)
{
     48a:	cf 93       	push	r28
     48c:	c9 2f       	mov	r28, r25
GLCD_WriteData(address & 0xFF);
     48e:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
GLCD_WriteData(address >> 8);
     492:	8c 2f       	mov	r24, r28
     494:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
GLCD_WriteCommand(T6963_SET_ADDRESS_POINTER);
     498:	84 e2       	ldi	r24, 0x24	; 36
     49a:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>
}
     49e:	cf 91       	pop	r28
     4a0:	08 95       	ret

000004a2 <GLCD_WriteDisplayData>:
// Writes display data and increment address pointer
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteDisplayData(unsigned char x)
{
GLCD_WriteData(x);
     4a2:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
GLCD_WriteCommand(T6963_DATA_WRITE_AND_INCREMENT);
     4a6:	80 ec       	ldi	r24, 0xC0	; 192
     4a8:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>
     4ac:	08 95       	ret

000004ae <GLCD_ClearText>:
//
// Clears text area of display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_ClearText(void)
{
     4ae:	cf 93       	push	r28
     4b0:	df 93       	push	r29
	int i;
	GLCD_SetAddressPointer(GLCD_TEXT_HOME);
     4b2:	80 e0       	ldi	r24, 0x00	; 0
     4b4:	90 e0       	ldi	r25, 0x00	; 0
     4b6:	0e 94 45 02 	call	0x48a	; 0x48a <GLCD_SetAddressPointer>
     4ba:	c0 ee       	ldi	r28, 0xE0	; 224
     4bc:	d1 e0       	ldi	r29, 0x01	; 1

	for(i = 0; i < GLCD_TEXT_SIZE; i++)
	{
		GLCD_WriteDisplayData(0);
     4be:	80 e0       	ldi	r24, 0x00	; 0
     4c0:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GLCD_WriteDisplayData>
     4c4:	21 97       	sbiw	r28, 0x01	; 1
void GLCD_ClearText(void)
{
	int i;
	GLCD_SetAddressPointer(GLCD_TEXT_HOME);

	for(i = 0; i < GLCD_TEXT_SIZE; i++)
     4c6:	d9 f7       	brne	.-10     	; 0x4be <GLCD_ClearText+0x10>
	{
		GLCD_WriteDisplayData(0);
	}
}
     4c8:	df 91       	pop	r29
     4ca:	cf 91       	pop	r28
     4cc:	08 95       	ret

000004ce <GLCD_ClearCG>:
//
// Clears characters generator area of display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_ClearCG(void)
{
     4ce:	cf 93       	push	r28
     4d0:	df 93       	push	r29
	unsigned int i;
	GLCD_SetAddressPointer(GLCD_EXTERNAL_CG_HOME);
     4d2:	80 e0       	ldi	r24, 0x00	; 0
     4d4:	90 e1       	ldi	r25, 0x10	; 16
     4d6:	0e 94 45 02 	call	0x48a	; 0x48a <GLCD_SetAddressPointer>
     4da:	c0 e0       	ldi	r28, 0x00	; 0
     4dc:	d8 e0       	ldi	r29, 0x08	; 8
	
	for(i = 0; i < 256 * 8; i++)
	{
		GLCD_WriteDisplayData(0);
     4de:	80 e0       	ldi	r24, 0x00	; 0
     4e0:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GLCD_WriteDisplayData>
     4e4:	21 97       	sbiw	r28, 0x01	; 1
void GLCD_ClearCG(void)
{
	unsigned int i;
	GLCD_SetAddressPointer(GLCD_EXTERNAL_CG_HOME);
	
	for(i = 0; i < 256 * 8; i++)
     4e6:	d9 f7       	brne	.-10     	; 0x4de <GLCD_ClearCG+0x10>
	{
		GLCD_WriteDisplayData(0);
	}
}
     4e8:	df 91       	pop	r29
     4ea:	cf 91       	pop	r28
     4ec:	08 95       	ret

000004ee <GLCD_ClearGraphic>:
//
// Clears graphics area of display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_ClearGraphic(void)
{
     4ee:	cf 93       	push	r28
     4f0:	df 93       	push	r29
	int i;
	GLCD_SetAddressPointer(GLCD_GRAPHIC_HOME);
     4f2:	80 ee       	ldi	r24, 0xE0	; 224
     4f4:	91 e0       	ldi	r25, 0x01	; 1
     4f6:	0e 94 45 02 	call	0x48a	; 0x48a <GLCD_SetAddressPointer>
     4fa:	c0 e0       	ldi	r28, 0x00	; 0
     4fc:	df e0       	ldi	r29, 0x0F	; 15

	for(i = 0; i < GLCD_GRAPHIC_SIZE; i++)
	{
		GLCD_WriteDisplayData(0x00);
     4fe:	80 e0       	ldi	r24, 0x00	; 0
     500:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GLCD_WriteDisplayData>
     504:	21 97       	sbiw	r28, 0x01	; 1
void GLCD_ClearGraphic(void)
{
	int i;
	GLCD_SetAddressPointer(GLCD_GRAPHIC_HOME);

	for(i = 0; i < GLCD_GRAPHIC_SIZE; i++)
     506:	d9 f7       	brne	.-10     	; 0x4fe <GLCD_ClearGraphic+0x10>
	{
		GLCD_WriteDisplayData(0x00);
	}
}
     508:	df 91       	pop	r29
     50a:	cf 91       	pop	r28
     50c:	08 95       	ret

0000050e <GLCD_GraphicGoTo>:
//
//-------------------------------------------------------------------------------------------------
void GLCD_GraphicGoTo(unsigned char x, unsigned char y)
{
unsigned int address;
address = GLCD_GRAPHIC_HOME + (x / GLCD_FONT_WIDTH) + (GLCD_GRAPHIC_AREA * y);
     50e:	86 95       	lsr	r24
     510:	86 95       	lsr	r24
     512:	86 95       	lsr	r24
     514:	90 e0       	ldi	r25, 0x00	; 0
     516:	80 52       	subi	r24, 0x20	; 32
     518:	9e 4f       	sbci	r25, 0xFE	; 254
GLCD_SetAddressPointer(address);
     51a:	2e e1       	ldi	r18, 0x1E	; 30
     51c:	62 9f       	mul	r22, r18
     51e:	80 0d       	add	r24, r0
     520:	91 1d       	adc	r25, r1
     522:	11 24       	eor	r1, r1
     524:	0e 94 45 02 	call	0x48a	; 0x48a <GLCD_SetAddressPointer>
     528:	08 95       	ret

0000052a <GLCD_Bitmap>:
//
// Displays bitmap from program memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_Bitmap(unsigned char * bitmap, unsigned char x, unsigned char y, unsigned char width, unsigned char height)
{
     52a:	8f 92       	push	r8
     52c:	9f 92       	push	r9
     52e:	af 92       	push	r10
     530:	bf 92       	push	r11
     532:	cf 92       	push	r12
     534:	df 92       	push	r13
     536:	ef 92       	push	r14
     538:	ff 92       	push	r15
     53a:	0f 93       	push	r16
     53c:	1f 93       	push	r17
     53e:	cf 93       	push	r28
     540:	df 93       	push	r29
	unsigned char i, j;

	for(j = 0; j < height; j++)
     542:	00 23       	and	r16, r16
     544:	41 f1       	breq	.+80     	; 0x596 <GLCD_Bitmap+0x6c>
     546:	14 2f       	mov	r17, r20
     548:	a6 2e       	mov	r10, r22
	{
		GLCD_GraphicGoTo(x, y + j);
		for(i = 0; i < width/GLCD_FONT_WIDTH; i++)
     54a:	b2 2e       	mov	r11, r18
     54c:	b6 94       	lsr	r11
     54e:	b6 94       	lsr	r11
     550:	b6 94       	lsr	r11
     552:	c8 2e       	mov	r12, r24
     554:	d9 2e       	mov	r13, r25
     556:	04 0f       	add	r16, r20
     558:	88 24       	eor	r8, r8
     55a:	8a 94       	dec	r8
     55c:	8b 0c       	add	r8, r11
     55e:	91 2c       	mov	r9, r1
     560:	8f ef       	ldi	r24, 0xFF	; 255
     562:	88 1a       	sub	r8, r24
     564:	98 0a       	sbc	r9, r24
{
	unsigned char i, j;

	for(j = 0; j < height; j++)
	{
		GLCD_GraphicGoTo(x, y + j);
     566:	61 2f       	mov	r22, r17
     568:	8a 2d       	mov	r24, r10
     56a:	0e 94 87 02 	call	0x50e	; 0x50e <GLCD_GraphicGoTo>
		for(i = 0; i < width/GLCD_FONT_WIDTH; i++)
     56e:	bb 20       	and	r11, r11
     570:	61 f0       	breq	.+24     	; 0x58a <GLCD_Bitmap+0x60>
     572:	74 01       	movw	r14, r8
     574:	ec 0c       	add	r14, r12
     576:	fd 1c       	adc	r15, r13
     578:	e6 01       	movw	r28, r12
		{
			GLCD_WriteDisplayData(pgm_read_byte(bitmap + i + (GLCD_GRAPHIC_AREA * j))); 	
     57a:	fe 01       	movw	r30, r28
     57c:	84 91       	lpm	r24, Z
     57e:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GLCD_WriteDisplayData>
     582:	21 96       	adiw	r28, 0x01	; 1
	unsigned char i, j;

	for(j = 0; j < height; j++)
	{
		GLCD_GraphicGoTo(x, y + j);
		for(i = 0; i < width/GLCD_FONT_WIDTH; i++)
     584:	ce 15       	cp	r28, r14
     586:	df 05       	cpc	r29, r15
     588:	c1 f7       	brne	.-16     	; 0x57a <GLCD_Bitmap+0x50>
     58a:	1f 5f       	subi	r17, 0xFF	; 255
     58c:	fe e1       	ldi	r31, 0x1E	; 30
     58e:	cf 0e       	add	r12, r31
     590:	d1 1c       	adc	r13, r1
//-------------------------------------------------------------------------------------------------
void GLCD_Bitmap(unsigned char * bitmap, unsigned char x, unsigned char y, unsigned char width, unsigned char height)
{
	unsigned char i, j;

	for(j = 0; j < height; j++)
     592:	10 13       	cpse	r17, r16
     594:	e8 cf       	rjmp	.-48     	; 0x566 <GLCD_Bitmap+0x3c>
		for(i = 0; i < width/GLCD_FONT_WIDTH; i++)
		{
			GLCD_WriteDisplayData(pgm_read_byte(bitmap + i + (GLCD_GRAPHIC_AREA * j))); 	
		}
	}
}
     596:	df 91       	pop	r29
     598:	cf 91       	pop	r28
     59a:	1f 91       	pop	r17
     59c:	0f 91       	pop	r16
     59e:	ff 90       	pop	r15
     5a0:	ef 90       	pop	r14
     5a2:	df 90       	pop	r13
     5a4:	cf 90       	pop	r12
     5a6:	bf 90       	pop	r11
     5a8:	af 90       	pop	r10
     5aa:	9f 90       	pop	r9
     5ac:	8f 90       	pop	r8
     5ae:	08 95       	ret

000005b0 <GLCD_Initalize>:
// Display initalization
//
//-------------------------------------------------------------------------------------------------
void GLCD_Initalize(void)
{
	GLCD_InitalizeInterface();
     5b0:	0e 94 16 02 	call	0x42c	; 0x42c <GLCD_InitalizeInterface>

	GLCD_CTRL_PORT &= ~(1 << GLCD_RESET);
     5b4:	44 98       	cbi	0x08, 4	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5b6:	89 ef       	ldi	r24, 0xF9	; 249
     5b8:	90 e0       	ldi	r25, 0x00	; 0
     5ba:	01 97       	sbiw	r24, 0x01	; 1
     5bc:	f1 f7       	brne	.-4      	; 0x5ba <GLCD_Initalize+0xa>
     5be:	00 c0       	rjmp	.+0      	; 0x5c0 <GLCD_Initalize+0x10>
     5c0:	00 00       	nop
	_delay_ms(1);
	GLCD_CTRL_PORT |= (1 << GLCD_RESET);
     5c2:	44 9a       	sbi	0x08, 4	; 8

	if(GLCD_FONT_WIDTH == 8)
	{
		GLCD_CTRL_PORT &= ~(1 << GLCD_FS);
     5c4:	43 98       	cbi	0x08, 3	; 8
	}

	GLCD_WriteData(GLCD_GRAPHIC_HOME & 0xFF);
     5c6:	80 ee       	ldi	r24, 0xE0	; 224
     5c8:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteData(GLCD_GRAPHIC_HOME >> 8);
     5cc:	81 e0       	ldi	r24, 0x01	; 1
     5ce:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_GRAPHIC_HOME_ADDRESS);
     5d2:	82 e4       	ldi	r24, 0x42	; 66
     5d4:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>

	GLCD_WriteData(GLCD_GRAPHIC_AREA);
     5d8:	8e e1       	ldi	r24, 0x1E	; 30
     5da:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteData(0x00);
     5de:	80 e0       	ldi	r24, 0x00	; 0
     5e0:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_GRAPHIC_AREA);
     5e4:	83 e4       	ldi	r24, 0x43	; 67
     5e6:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>

	GLCD_WriteData(GLCD_TEXT_HOME);
     5ea:	80 e0       	ldi	r24, 0x00	; 0
     5ec:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteData(GLCD_TEXT_HOME >> 8);
     5f0:	80 e0       	ldi	r24, 0x00	; 0
     5f2:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_TEXT_HOME_ADDRESS);
     5f6:	80 e4       	ldi	r24, 0x40	; 64
     5f8:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>
	
	GLCD_WriteData(GLCD_TEXT_AREA);
     5fc:	8e e1       	ldi	r24, 0x1E	; 30
     5fe:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteData(0x00);
     602:	80 e0       	ldi	r24, 0x00	; 0
     604:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_TEXT_AREA);
     608:	81 e4       	ldi	r24, 0x41	; 65
     60a:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>

	GLCD_WriteData(GLCD_OFFSET_REGISTER);
     60e:	82 e0       	ldi	r24, 0x02	; 2
     610:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteData(0x00);
     614:	80 e0       	ldi	r24, 0x00	; 0
     616:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_OFFSET_REGISTER);
     61a:	82 e2       	ldi	r24, 0x22	; 34
     61c:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>
	
	GLCD_WriteCommand(T6963_DISPLAY_MODE  | T6963_GRAPHIC_DISPLAY_ON   | T6963_TEXT_DISPLAY_ON /*| T6963_CURSOR_DISPLAY_ON*/);
     620:	8c e9       	ldi	r24, 0x9C	; 156
     622:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>

	GLCD_WriteCommand(T6963_MODE_SET | 0);
     626:	80 e8       	ldi	r24, 0x80	; 128
     628:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>
     62c:	08 95       	ret

0000062e <timer_init>:
  // Xtal = 14 745 600 Hz

  // * Timer 0 - system timer ....
  // 14745600 / 1024 / 144 = 100 Hz
  //   Xtal  /must/presca/ TOP
  OCR0A = 144; // = TOP
     62e:	80 e9       	ldi	r24, 0x90	; 144
     630:	87 bd       	out	0x27, r24	; 39
  OCR0B = 100; // dummy
     632:	84 e6       	ldi	r24, 0x64	; 100
     634:	88 bd       	out	0x28, r24	; 40
  TCCR0A = 2; // CTC mode, hardware outputs off
     636:	82 e0       	ldi	r24, 0x02	; 2
     638:	84 bd       	out	0x24, r24	; 36
  TCCR0B = 5; // CTC mode, presc = 1024
     63a:	85 e0       	ldi	r24, 0x05	; 5
     63c:	85 bd       	out	0x25, r24	; 37
  TIMSK0 |= BV(OCIE0A); // compare A int enabled
     63e:	ee e6       	ldi	r30, 0x6E	; 110
     640:	f0 e0       	ldi	r31, 0x00	; 0
     642:	80 81       	ld	r24, Z
     644:	82 60       	ori	r24, 0x02	; 2
     646:	80 83       	st	Z, r24
     648:	08 95       	ret

0000064a <TB_calcSum>:
}


/******************************************************/
void TB_calcSum(void)
{
     64a:	e7 e6       	ldi	r30, 0x67	; 103
     64c:	f4 e0       	ldi	r31, 0x04	; 4
     64e:	2f e6       	ldi	r18, 0x6F	; 111
     650:	34 e0       	ldi	r19, 0x04	; 4
  byte i, sum;
  sum = 0;
     652:	80 e0       	ldi	r24, 0x00	; 0
  for(i=0; i<8; i++) {
    sum += TB_bufOut[i];
     654:	91 91       	ld	r25, Z+
     656:	89 0f       	add	r24, r25
/******************************************************/
void TB_calcSum(void)
{
  byte i, sum;
  sum = 0;
  for(i=0; i<8; i++) {
     658:	e2 17       	cp	r30, r18
     65a:	f3 07       	cpc	r31, r19
     65c:	d9 f7       	brne	.-10     	; 0x654 <TB_calcSum+0xa>
    sum += TB_bufOut[i];
  }
  TB_bufOut[TB_BUF_SUM] = sum;
     65e:	80 93 6f 04 	sts	0x046F, r24
     662:	08 95       	ret

00000664 <TB_Init>:
/******************************************************/
// public functions
/******************************************************/
// initialize
void TB_Init(void * setting_in_eeprom)
{
     664:	cf 93       	push	r28
     666:	df 93       	push	r29
     668:	ec 01       	movw	r28, r24
  addr_setting_in_eeprom = setting_in_eeprom;
     66a:	90 93 81 04 	sts	0x0481, r25
     66e:	80 93 80 04 	sts	0x0480, r24
  //                 DST,   SRC, size
  eeprom_read_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     672:	45 e0       	ldi	r20, 0x05	; 5
     674:	50 e0       	ldi	r21, 0x00	; 0
     676:	bc 01       	movw	r22, r24
     678:	80 e7       	ldi	r24, 0x70	; 112
     67a:	94 e0       	ldi	r25, 0x04	; 4
     67c:	0e 94 59 10 	call	0x20b2	; 0x20b2 <eeprom_read_block>
  if (TB_gbparam.eemagic != 66) {
     680:	80 91 70 04 	lds	r24, 0x0470
     684:	82 34       	cpi	r24, 0x42	; 66
     686:	89 f0       	breq	.+34     	; 0x6aa <TB_Init+0x46>
    // not valid data in eeprom
    TB_gbparam.eemagic = 66;
     688:	e0 e7       	ldi	r30, 0x70	; 112
     68a:	f4 e0       	ldi	r31, 0x04	; 4
     68c:	82 e4       	ldi	r24, 0x42	; 66
     68e:	80 83       	st	Z, r24
    TB_gbparam.baud = 4;
     690:	84 e0       	ldi	r24, 0x04	; 4
     692:	81 83       	std	Z+1, r24	; 0x01
    TB_gbparam.address = 1;
     694:	81 e0       	ldi	r24, 0x01	; 1
     696:	82 83       	std	Z+2, r24	; 0x02
    TB_gbparam.telegram_pause_time = 0;
     698:	13 82       	std	Z+3, r1	; 0x03
    TB_gbparam.host_address = 2;
     69a:	82 e0       	ldi	r24, 0x02	; 2
     69c:	84 83       	std	Z+4, r24	; 0x04
    // save default setting to eeprom
    eeprom_write_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     69e:	45 e0       	ldi	r20, 0x05	; 5
     6a0:	50 e0       	ldi	r21, 0x00	; 0
     6a2:	be 01       	movw	r22, r28
     6a4:	cf 01       	movw	r24, r30
     6a6:	0e 94 7b 10 	call	0x20f6	; 0x20f6 <eeprom_write_block>
  }
  // ted mame funkèni konfiguraci naètenou

  // zvolíme správnou komunikaèní rychlost:
  if (TB_Callback_setBaud != NULL) TB_Callback_setBaud(TB_gbparam.baud);
     6aa:	e0 91 01 04 	lds	r30, 0x0401
     6ae:	f0 91 02 04 	lds	r31, 0x0402
     6b2:	30 97       	sbiw	r30, 0x00	; 0
     6b4:	19 f0       	breq	.+6      	; 0x6bc <TB_Init+0x58>
     6b6:	80 91 71 04 	lds	r24, 0x0471
     6ba:	09 95       	icall

  TB_AddrReply = TB_gbparam.host_address;
     6bc:	80 91 74 04 	lds	r24, 0x0474
     6c0:	80 93 82 04 	sts	0x0482, r24
  //TB_AddrModule= TB_gbparam.address;
  TB_AddrModule = 0;
     6c4:	10 92 76 04 	sts	0x0476, r1
}
     6c8:	df 91       	pop	r29
     6ca:	cf 91       	pop	r28
     6cc:	08 95       	ret

000006ce <TB_SendAck>:

/******************************************************/
// send response from module
void TB_SendAck(byte status, long int value)
{
  TB_bufOut[0] = TB_AddrReply;
     6ce:	e7 e6       	ldi	r30, 0x67	; 103
     6d0:	f4 e0       	ldi	r31, 0x04	; 4
     6d2:	90 91 82 04 	lds	r25, 0x0482
     6d6:	90 83       	st	Z, r25
  TB_bufOut[1] = TB_AddrModule;
     6d8:	90 91 76 04 	lds	r25, 0x0476
     6dc:	91 83       	std	Z+1, r25	; 0x01
  TB_bufOut[2] = status;
     6de:	82 83       	std	Z+2, r24	; 0x02
  TB_bufOut[3] = TB_bufIn[TB_BUF_COMMAND]; //command;
     6e0:	80 91 78 04 	lds	r24, 0x0478
     6e4:	83 83       	std	Z+3, r24	; 0x03
  TB_bufOut[4] = value >> 24;
     6e6:	74 83       	std	Z+4, r23	; 0x04
  TB_bufOut[5] = value >> 16;
     6e8:	65 83       	std	Z+5, r22	; 0x05
  TB_bufOut[6] = value >> 8;
     6ea:	56 83       	std	Z+6, r21	; 0x06
  TB_bufOut[7] = value >> 0;
     6ec:	47 83       	std	Z+7, r20	; 0x07
  TB_calcSum();
     6ee:	0e 94 25 03 	call	0x64a	; 0x64a <TB_calcSum>
// private functions
/******************************************************/
void TB_Send(void)
{
  //if (TB_Callback_TX != NULL) TB_Callback_TX();
  TB_send_flag = true;
     6f2:	81 e0       	ldi	r24, 0x01	; 1
     6f4:	80 93 03 04 	sts	0x0403, r24
     6f8:	08 95       	ret

000006fa <TB_Decode>:

/******************************************************/
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
     6fa:	0f 93       	push	r16
     6fc:	1f 93       	push	r17
     6fe:	cf 93       	push	r28
     700:	df 93       	push	r29
     702:	1f 92       	push	r1
     704:	cd b7       	in	r28, 0x3d	; 61
     706:	de b7       	in	r29, 0x3e	; 62
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     708:	e7 e7       	ldi	r30, 0x77	; 119
     70a:	f4 e0       	ldi	r31, 0x04	; 4
     70c:	84 81       	ldd	r24, Z+4	; 0x04
             (((int32_t) TB_bufIn[5]) << 16) |
     70e:	45 81       	ldd	r20, Z+5	; 0x05
     710:	50 e0       	ldi	r21, 0x00	; 0
     712:	60 e0       	ldi	r22, 0x00	; 0
     714:	70 e0       	ldi	r23, 0x00	; 0
     716:	ba 01       	movw	r22, r20
     718:	55 27       	eor	r21, r21
     71a:	44 27       	eor	r20, r20
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     71c:	78 2b       	or	r23, r24
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;
     71e:	87 81       	ldd	r24, Z+7	; 0x07
     720:	48 2b       	or	r20, r24
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
     722:	86 81       	ldd	r24, Z+6	; 0x06
     724:	58 2b       	or	r21, r24
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     726:	40 93 63 04 	sts	0x0463, r20
     72a:	50 93 64 04 	sts	0x0464, r21
     72e:	60 93 65 04 	sts	0x0465, r22
     732:	70 93 66 04 	sts	0x0466, r23
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;

  switch (TB_bufIn[TB_BUF_COMMAND]) {
     736:	11 81       	ldd	r17, Z+1	; 0x01
     738:	1a 30       	cpi	r17, 0x0A	; 10
     73a:	09 f4       	brne	.+2      	; 0x73e <TB_Decode+0x44>
     73c:	48 c2       	rjmp	.+1168   	; 0xbce <TB_Decode+0x4d4>
     73e:	88 f4       	brcc	.+34     	; 0x762 <TB_Decode+0x68>
     740:	14 30       	cpi	r17, 0x04	; 4
     742:	09 f4       	brne	.+2      	; 0x746 <TB_Decode+0x4c>
     744:	be c2       	rjmp	.+1404   	; 0xcc2 <TB_Decode+0x5c8>
     746:	28 f4       	brcc	.+10     	; 0x752 <TB_Decode+0x58>
     748:	11 30       	cpi	r17, 0x01	; 1
     74a:	01 f1       	breq	.+64     	; 0x78c <TB_Decode+0x92>
     74c:	12 30       	cpi	r17, 0x02	; 2
     74e:	29 f1       	breq	.+74     	; 0x79a <TB_Decode+0xa0>
     750:	b1 c2       	rjmp	.+1378   	; 0xcb4 <TB_Decode+0x5ba>
     752:	16 30       	cpi	r17, 0x06	; 6
     754:	09 f4       	brne	.+2      	; 0x758 <TB_Decode+0x5e>
     756:	70 c0       	rjmp	.+224    	; 0x838 <TB_Decode+0x13e>
     758:	38 f1       	brcs	.+78     	; 0x7a8 <TB_Decode+0xae>
     75a:	19 30       	cpi	r17, 0x09	; 9
     75c:	09 f4       	brne	.+2      	; 0x760 <TB_Decode+0x66>
     75e:	96 c1       	rjmp	.+812    	; 0xa8c <TB_Decode+0x392>
     760:	a9 c2       	rjmp	.+1362   	; 0xcb4 <TB_Decode+0x5ba>
     762:	1f 30       	cpi	r17, 0x0F	; 15
     764:	09 f4       	brne	.+2      	; 0x768 <TB_Decode+0x6e>
     766:	20 c1       	rjmp	.+576    	; 0x9a8 <TB_Decode+0x2ae>
     768:	38 f4       	brcc	.+14     	; 0x778 <TB_Decode+0x7e>
     76a:	1d 30       	cpi	r17, 0x0D	; 13
     76c:	09 f4       	brne	.+2      	; 0x770 <TB_Decode+0x76>
     76e:	a9 c2       	rjmp	.+1362   	; 0xcc2 <TB_Decode+0x5c8>
     770:	1e 30       	cpi	r17, 0x0E	; 14
     772:	09 f4       	brne	.+2      	; 0x776 <TB_Decode+0x7c>
     774:	da c0       	rjmp	.+436    	; 0x92a <TB_Decode+0x230>
     776:	9e c2       	rjmp	.+1340   	; 0xcb4 <TB_Decode+0x5ba>
     778:	18 38       	cpi	r17, 0x88	; 136
     77a:	09 f4       	brne	.+2      	; 0x77e <TB_Decode+0x84>
     77c:	6c c2       	rjmp	.+1240   	; 0xc56 <TB_Decode+0x55c>
     77e:	1e 3f       	cpi	r17, 0xFE	; 254
     780:	09 f4       	brne	.+2      	; 0x784 <TB_Decode+0x8a>
     782:	9f c2       	rjmp	.+1342   	; 0xcc2 <TB_Decode+0x5c8>
     784:	11 32       	cpi	r17, 0x21	; 33
     786:	09 f0       	breq	.+2      	; 0x78a <TB_Decode+0x90>
     788:	95 c2       	rjmp	.+1322   	; 0xcb4 <TB_Decode+0x5ba>
     78a:	87 c2       	rjmp	.+1294   	; 0xc9a <TB_Decode+0x5a0>
    case TB_CMD_DEBUG:
      return TB_CMD_DEBUG;
      break;
    case TB_CMD_ROR:
      TB_SendAck(TB_ERR_OK, 0);
     78c:	40 e0       	ldi	r20, 0x00	; 0
     78e:	50 e0       	ldi	r21, 0x00	; 0
     790:	ba 01       	movw	r22, r20
     792:	84 e6       	ldi	r24, 0x64	; 100
     794:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
      return TB_CMD_ROR;
     798:	94 c2       	rjmp	.+1320   	; 0xcc2 <TB_Decode+0x5c8>
      break;
    case TB_CMD_ROL:
      TB_SendAck(TB_ERR_OK, 0);
     79a:	40 e0       	ldi	r20, 0x00	; 0
     79c:	50 e0       	ldi	r21, 0x00	; 0
     79e:	ba 01       	movw	r22, r20
     7a0:	84 e6       	ldi	r24, 0x64	; 100
     7a2:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
      return TB_CMD_ROL;
     7a6:	8d c2       	rjmp	.+1306   	; 0xcc2 <TB_Decode+0x5c8>
      break;
    case TB_CMD_MVP:
      return TB_CMD_MVP;
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     7a8:	10 91 7a 04 	lds	r17, 0x047A
     7ac:	11 23       	and	r17, r17
     7ae:	41 f0       	breq	.+16     	; 0x7c0 <TB_Decode+0xc6>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     7b0:	40 e0       	ldi	r20, 0x00	; 0
     7b2:	50 e0       	ldi	r21, 0x00	; 0
     7b4:	ba 01       	movw	r22, r20
     7b6:	84 e0       	ldi	r24, 0x04	; 4
     7b8:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     7bc:	10 e0       	ldi	r17, 0x00	; 0
     7be:	81 c2       	rjmp	.+1282   	; 0xcc2 <TB_Decode+0x5c8>
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     7c0:	80 91 79 04 	lds	r24, 0x0479
     7c4:	86 30       	cpi	r24, 0x06	; 6
     7c6:	e9 f0       	breq	.+58     	; 0x802 <TB_Decode+0x108>
     7c8:	28 f4       	brcc	.+10     	; 0x7d4 <TB_Decode+0xda>
     7ca:	84 30       	cpi	r24, 0x04	; 4
     7cc:	41 f0       	breq	.+16     	; 0x7de <TB_Decode+0xe4>
     7ce:	85 30       	cpi	r24, 0x05	; 5
     7d0:	79 f0       	breq	.+30     	; 0x7f0 <TB_Decode+0xf6>
     7d2:	2b c0       	rjmp	.+86     	; 0x82a <TB_Decode+0x130>
     7d4:	87 30       	cpi	r24, 0x07	; 7
     7d6:	f1 f0       	breq	.+60     	; 0x814 <TB_Decode+0x11a>
     7d8:	8c 38       	cpi	r24, 0x8C	; 140
     7da:	29 f1       	breq	.+74     	; 0x826 <TB_Decode+0x12c>
     7dc:	26 c0       	rjmp	.+76     	; 0x82a <TB_Decode+0x130>
          case TB_PARAM_SPEED:
            TB_param.speed = TB_Value;
     7de:	40 93 4e 04 	sts	0x044E, r20
     7e2:	50 93 4f 04 	sts	0x044F, r21
     7e6:	60 93 50 04 	sts	0x0450, r22
     7ea:	70 93 51 04 	sts	0x0451, r23
            break;
     7ee:	1d c0       	rjmp	.+58     	; 0x82a <TB_Decode+0x130>
          case TB_PARAM_ACCELERATION:
            TB_param.acceleration = TB_Value;
     7f0:	40 93 52 04 	sts	0x0452, r20
     7f4:	50 93 53 04 	sts	0x0453, r21
     7f8:	60 93 54 04 	sts	0x0454, r22
     7fc:	70 93 55 04 	sts	0x0455, r23
            break;
     800:	14 c0       	rjmp	.+40     	; 0x82a <TB_Decode+0x130>
          case TB_PARAM_CURRENT_RUN:
            TB_param.current = TB_Value;
     802:	40 93 56 04 	sts	0x0456, r20
     806:	50 93 57 04 	sts	0x0457, r21
     80a:	60 93 58 04 	sts	0x0458, r22
     80e:	70 93 59 04 	sts	0x0459, r23
            break;
     812:	0b c0       	rjmp	.+22     	; 0x82a <TB_Decode+0x130>
          case TB_PARAM_CURRENT_HOLD:
            TB_param.current_hold = TB_Value;
     814:	40 93 5a 04 	sts	0x045A, r20
     818:	50 93 5b 04 	sts	0x045B, r21
     81c:	60 93 5c 04 	sts	0x045C, r22
     820:	70 93 5d 04 	sts	0x045D, r23
            break;
     824:	02 c0       	rjmp	.+4      	; 0x82a <TB_Decode+0x130>
          case TB_PARAM_RESOLUTION:
            TB_param.resolution = TB_Value;
     826:	40 93 5e 04 	sts	0x045E, r20

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     82a:	40 e0       	ldi	r20, 0x00	; 0
     82c:	50 e0       	ldi	r21, 0x00	; 0
     82e:	ba 01       	movw	r22, r20
     830:	84 e6       	ldi	r24, 0x64	; 100
     832:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
     836:	45 c2       	rjmp	.+1162   	; 0xcc2 <TB_Decode+0x5c8>
        }
        TB_SendAckOK();
      }
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     838:	10 91 7a 04 	lds	r17, 0x047A
     83c:	11 23       	and	r17, r17
     83e:	41 f0       	breq	.+16     	; 0x850 <TB_Decode+0x156>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     840:	40 e0       	ldi	r20, 0x00	; 0
     842:	50 e0       	ldi	r21, 0x00	; 0
     844:	ba 01       	movw	r22, r20
     846:	84 e0       	ldi	r24, 0x04	; 4
     848:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     84c:	10 e0       	ldi	r17, 0x00	; 0
     84e:	39 c2       	rjmp	.+1138   	; 0xcc2 <TB_Decode+0x5c8>
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     850:	80 91 79 04 	lds	r24, 0x0479
     854:	86 30       	cpi	r24, 0x06	; 6
     856:	49 f1       	breq	.+82     	; 0x8aa <TB_Decode+0x1b0>
     858:	30 f4       	brcc	.+12     	; 0x866 <TB_Decode+0x16c>
     85a:	84 30       	cpi	r24, 0x04	; 4
     85c:	f1 f1       	breq	.+124    	; 0x8da <TB_Decode+0x1e0>
     85e:	c8 f4       	brcc	.+50     	; 0x892 <TB_Decode+0x198>
     860:	81 30       	cpi	r24, 0x01	; 1
     862:	59 f0       	breq	.+22     	; 0x87a <TB_Decode+0x180>
     864:	5b c0       	rjmp	.+182    	; 0x91c <TB_Decode+0x222>
     866:	8c 38       	cpi	r24, 0x8C	; 140
     868:	09 f4       	brne	.+2      	; 0x86c <TB_Decode+0x172>
     86a:	43 c0       	rjmp	.+134    	; 0x8f2 <TB_Decode+0x1f8>
     86c:	84 3c       	cpi	r24, 0xC4	; 196
     86e:	09 f4       	brne	.+2      	; 0x872 <TB_Decode+0x178>
     870:	49 c0       	rjmp	.+146    	; 0x904 <TB_Decode+0x20a>
     872:	87 30       	cpi	r24, 0x07	; 7
     874:	09 f0       	breq	.+2      	; 0x878 <TB_Decode+0x17e>
     876:	52 c0       	rjmp	.+164    	; 0x91c <TB_Decode+0x222>
     878:	24 c0       	rjmp	.+72     	; 0x8c2 <TB_Decode+0x1c8>
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
     87a:	40 91 4a 04 	lds	r20, 0x044A
     87e:	50 91 4b 04 	lds	r21, 0x044B
     882:	60 91 4c 04 	lds	r22, 0x044C
     886:	70 91 4d 04 	lds	r23, 0x044D
     88a:	84 e6       	ldi	r24, 0x64	; 100
     88c:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     890:	18 c2       	rjmp	.+1072   	; 0xcc2 <TB_Decode+0x5c8>
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
     892:	40 91 52 04 	lds	r20, 0x0452
     896:	50 91 53 04 	lds	r21, 0x0453
     89a:	60 91 54 04 	lds	r22, 0x0454
     89e:	70 91 55 04 	lds	r23, 0x0455
     8a2:	84 e6       	ldi	r24, 0x64	; 100
     8a4:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     8a8:	0c c2       	rjmp	.+1048   	; 0xcc2 <TB_Decode+0x5c8>
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
     8aa:	40 91 56 04 	lds	r20, 0x0456
     8ae:	50 91 57 04 	lds	r21, 0x0457
     8b2:	60 91 58 04 	lds	r22, 0x0458
     8b6:	70 91 59 04 	lds	r23, 0x0459
     8ba:	84 e6       	ldi	r24, 0x64	; 100
     8bc:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     8c0:	00 c2       	rjmp	.+1024   	; 0xcc2 <TB_Decode+0x5c8>
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
     8c2:	40 91 5a 04 	lds	r20, 0x045A
     8c6:	50 91 5b 04 	lds	r21, 0x045B
     8ca:	60 91 5c 04 	lds	r22, 0x045C
     8ce:	70 91 5d 04 	lds	r23, 0x045D
     8d2:	84 e6       	ldi	r24, 0x64	; 100
     8d4:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     8d8:	f4 c1       	rjmp	.+1000   	; 0xcc2 <TB_Decode+0x5c8>
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
     8da:	40 91 4e 04 	lds	r20, 0x044E
     8de:	50 91 4f 04 	lds	r21, 0x044F
     8e2:	60 91 50 04 	lds	r22, 0x0450
     8e6:	70 91 51 04 	lds	r23, 0x0451
     8ea:	84 e6       	ldi	r24, 0x64	; 100
     8ec:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     8f0:	e8 c1       	rjmp	.+976    	; 0xcc2 <TB_Decode+0x5c8>
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
     8f2:	40 91 5e 04 	lds	r20, 0x045E
     8f6:	50 e0       	ldi	r21, 0x00	; 0
     8f8:	60 e0       	ldi	r22, 0x00	; 0
     8fa:	70 e0       	ldi	r23, 0x00	; 0
     8fc:	84 e6       	ldi	r24, 0x64	; 100
     8fe:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     902:	df c1       	rjmp	.+958    	; 0xcc2 <TB_Decode+0x5c8>
          case TB_PARAM_RFS_DISTANCE:
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
     904:	40 91 5f 04 	lds	r20, 0x045F
     908:	50 91 60 04 	lds	r21, 0x0460
     90c:	60 91 61 04 	lds	r22, 0x0461
     910:	70 91 62 04 	lds	r23, 0x0462
     914:	84 e6       	ldi	r24, 0x64	; 100
     916:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     91a:	d3 c1       	rjmp	.+934    	; 0xcc2 <TB_Decode+0x5c8>
// doplnit nastavitelné parametry
          default:
            TB_SendAck(TB_ERR_VALUE, 0);
     91c:	40 e0       	ldi	r20, 0x00	; 0
     91e:	50 e0       	ldi	r21, 0x00	; 0
     920:	ba 01       	movw	r22, r20
     922:	84 e0       	ldi	r24, 0x04	; 4
     924:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     928:	cc c1       	rjmp	.+920    	; 0xcc2 <TB_Decode+0x5c8>
        }
      }
      break;
    case TB_CMD_SIO:
      if (TB_bufIn[TB_BUF_MOTOR] != 2) {
     92a:	80 91 7a 04 	lds	r24, 0x047A
     92e:	82 30       	cpi	r24, 0x02	; 2
     930:	39 f0       	breq	.+14     	; 0x940 <TB_Decode+0x246>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     932:	40 e0       	ldi	r20, 0x00	; 0
     934:	50 e0       	ldi	r21, 0x00	; 0
     936:	ba 01       	movw	r22, r20
     938:	84 e0       	ldi	r24, 0x04	; 4
     93a:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
        return TB_CMD_SIO;
     93e:	c1 c1       	rjmp	.+898    	; 0xcc2 <TB_Decode+0x5c8>
      }
      switch (TB_bufIn[TB_BUF_TYPE]) {
     940:	80 91 79 04 	lds	r24, 0x0479
     944:	88 23       	and	r24, r24
     946:	19 f0       	breq	.+6      	; 0x94e <TB_Decode+0x254>
     948:	81 30       	cpi	r24, 0x01	; 1
     94a:	a1 f0       	breq	.+40     	; 0x974 <TB_Decode+0x27a>
     94c:	26 c0       	rjmp	.+76     	; 0x99a <TB_Decode+0x2a0>
        case 0:
          TB_out.b0 = (TB_Value != 0);
     94e:	91 e0       	ldi	r25, 0x01	; 1
     950:	45 2b       	or	r20, r21
     952:	46 2b       	or	r20, r22
     954:	47 2b       	or	r20, r23
     956:	09 f4       	brne	.+2      	; 0x95a <TB_Decode+0x260>
     958:	90 e0       	ldi	r25, 0x00	; 0
     95a:	80 91 45 04 	lds	r24, 0x0445
     95e:	90 fb       	bst	r25, 0
     960:	80 f9       	bld	r24, 0
     962:	80 93 45 04 	sts	0x0445, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     966:	40 e0       	ldi	r20, 0x00	; 0
     968:	50 e0       	ldi	r21, 0x00	; 0
     96a:	ba 01       	movw	r22, r20
     96c:	84 e6       	ldi	r24, 0x64	; 100
     96e:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
     972:	a7 c1       	rjmp	.+846    	; 0xcc2 <TB_Decode+0x5c8>
        case 0:
          TB_out.b0 = (TB_Value != 0);
          TB_SendAckOK();
          break;
        case 1:
          TB_out.b1 = (TB_Value != 0);
     974:	91 e0       	ldi	r25, 0x01	; 1
     976:	45 2b       	or	r20, r21
     978:	46 2b       	or	r20, r22
     97a:	47 2b       	or	r20, r23
     97c:	09 f4       	brne	.+2      	; 0x980 <TB_Decode+0x286>
     97e:	90 e0       	ldi	r25, 0x00	; 0
     980:	80 91 45 04 	lds	r24, 0x0445
     984:	90 fb       	bst	r25, 0
     986:	81 f9       	bld	r24, 1
     988:	80 93 45 04 	sts	0x0445, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     98c:	40 e0       	ldi	r20, 0x00	; 0
     98e:	50 e0       	ldi	r21, 0x00	; 0
     990:	ba 01       	movw	r22, r20
     992:	84 e6       	ldi	r24, 0x64	; 100
     994:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
     998:	94 c1       	rjmp	.+808    	; 0xcc2 <TB_Decode+0x5c8>
        case 1:
          TB_out.b1 = (TB_Value != 0);
          TB_SendAckOK();
          break;
        default:
          TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     99a:	40 e0       	ldi	r20, 0x00	; 0
     99c:	50 e0       	ldi	r21, 0x00	; 0
     99e:	ba 01       	movw	r22, r20
     9a0:	84 e0       	ldi	r24, 0x04	; 4
     9a2:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
          break;
     9a6:	8d c1       	rjmp	.+794    	; 0xcc2 <TB_Decode+0x5c8>
      }
      return TB_CMD_SIO;
      break;
    case TB_CMD_GIO:
      switch (TB_bufIn[TB_BUF_MOTOR]) {
     9a8:	00 91 7a 04 	lds	r16, 0x047A
     9ac:	01 30       	cpi	r16, 0x01	; 1
     9ae:	09 f4       	brne	.+2      	; 0x9b2 <TB_Decode+0x2b8>
     9b0:	88 c1       	rjmp	.+784    	; 0xcc2 <TB_Decode+0x5c8>
     9b2:	28 f0       	brcs	.+10     	; 0x9be <TB_Decode+0x2c4>
     9b4:	02 30       	cpi	r16, 0x02	; 2
     9b6:	09 f4       	brne	.+2      	; 0x9ba <TB_Decode+0x2c0>
     9b8:	44 c0       	rjmp	.+136    	; 0xa42 <TB_Decode+0x348>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     9ba:	10 e0       	ldi	r17, 0x00	; 0
     9bc:	82 c1       	rjmp	.+772    	; 0xcc2 <TB_Decode+0x5c8>
      return TB_CMD_SIO;
      break;
    case TB_CMD_GIO:
      switch (TB_bufIn[TB_BUF_MOTOR]) {
        case 0: // inputs (4)
          switch (TB_bufIn[TB_BUF_TYPE]) {
     9be:	10 91 79 04 	lds	r17, 0x0479
     9c2:	11 30       	cpi	r17, 0x01	; 1
     9c4:	81 f0       	breq	.+32     	; 0x9e6 <TB_Decode+0x2ec>
     9c6:	28 f0       	brcs	.+10     	; 0x9d2 <TB_Decode+0x2d8>
     9c8:	12 30       	cpi	r17, 0x02	; 2
     9ca:	c9 f0       	breq	.+50     	; 0x9fe <TB_Decode+0x304>
     9cc:	13 30       	cpi	r17, 0x03	; 3
     9ce:	21 f1       	breq	.+72     	; 0xa18 <TB_Decode+0x31e>
     9d0:	30 c0       	rjmp	.+96     	; 0xa32 <TB_Decode+0x338>
            case 0:
              TB_SendAck(TB_ERR_OK, TB_inp.b0);
     9d2:	40 91 75 04 	lds	r20, 0x0475
     9d6:	41 70       	andi	r20, 0x01	; 1
     9d8:	50 e0       	ldi	r21, 0x00	; 0
     9da:	60 e0       	ldi	r22, 0x00	; 0
     9dc:	70 e0       	ldi	r23, 0x00	; 0
     9de:	84 e6       	ldi	r24, 0x64	; 100
     9e0:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
              break;
     9e4:	6e c1       	rjmp	.+732    	; 0xcc2 <TB_Decode+0x5c8>
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
     9e6:	40 91 75 04 	lds	r20, 0x0475
     9ea:	46 95       	lsr	r20
     9ec:	41 70       	andi	r20, 0x01	; 1
     9ee:	50 e0       	ldi	r21, 0x00	; 0
     9f0:	60 e0       	ldi	r22, 0x00	; 0
     9f2:	70 e0       	ldi	r23, 0x00	; 0
     9f4:	84 e6       	ldi	r24, 0x64	; 100
     9f6:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     9fa:	10 2f       	mov	r17, r16
            case 0:
              TB_SendAck(TB_ERR_OK, TB_inp.b0);
              break;
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
              break;
     9fc:	62 c1       	rjmp	.+708    	; 0xcc2 <TB_Decode+0x5c8>
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
     9fe:	40 91 75 04 	lds	r20, 0x0475
     a02:	42 fb       	bst	r20, 2
     a04:	44 27       	eor	r20, r20
     a06:	40 f9       	bld	r20, 0
     a08:	50 e0       	ldi	r21, 0x00	; 0
     a0a:	60 e0       	ldi	r22, 0x00	; 0
     a0c:	70 e0       	ldi	r23, 0x00	; 0
     a0e:	84 e6       	ldi	r24, 0x64	; 100
     a10:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a14:	10 2f       	mov	r17, r16
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
              break;
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
              break;
     a16:	55 c1       	rjmp	.+682    	; 0xcc2 <TB_Decode+0x5c8>
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
     a18:	40 91 75 04 	lds	r20, 0x0475
     a1c:	43 fb       	bst	r20, 3
     a1e:	44 27       	eor	r20, r20
     a20:	40 f9       	bld	r20, 0
     a22:	50 e0       	ldi	r21, 0x00	; 0
     a24:	60 e0       	ldi	r22, 0x00	; 0
     a26:	70 e0       	ldi	r23, 0x00	; 0
     a28:	84 e6       	ldi	r24, 0x64	; 100
     a2a:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a2e:	10 2f       	mov	r17, r16
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
              break;
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
              break;
     a30:	48 c1       	rjmp	.+656    	; 0xcc2 <TB_Decode+0x5c8>
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     a32:	40 e0       	ldi	r20, 0x00	; 0
     a34:	50 e0       	ldi	r21, 0x00	; 0
     a36:	ba 01       	movw	r22, r20
     a38:	84 e0       	ldi	r24, 0x04	; 4
     a3a:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a3e:	10 2f       	mov	r17, r16
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
              break;
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
              break;
     a40:	40 c1       	rjmp	.+640    	; 0xcc2 <TB_Decode+0x5c8>
        case 1: // analog inputs (2)
          //TB_SendAck(TB_ERR_VALUE, 0); // invalid value
          return TB_CMD_GIO;
          break;
        case 2: // outputs (2);
          switch (TB_bufIn[TB_BUF_TYPE]) {
     a42:	10 91 79 04 	lds	r17, 0x0479
     a46:	11 23       	and	r17, r17
     a48:	19 f0       	breq	.+6      	; 0xa50 <TB_Decode+0x356>
     a4a:	11 30       	cpi	r17, 0x01	; 1
     a4c:	59 f0       	breq	.+22     	; 0xa64 <TB_Decode+0x36a>
     a4e:	16 c0       	rjmp	.+44     	; 0xa7c <TB_Decode+0x382>
            case 0:
              TB_SendAck(TB_ERR_OK, TB_out.b0);
     a50:	40 91 45 04 	lds	r20, 0x0445
     a54:	41 70       	andi	r20, 0x01	; 1
     a56:	50 e0       	ldi	r21, 0x00	; 0
     a58:	60 e0       	ldi	r22, 0x00	; 0
     a5a:	70 e0       	ldi	r23, 0x00	; 0
     a5c:	84 e6       	ldi	r24, 0x64	; 100
     a5e:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
              break;
     a62:	2f c1       	rjmp	.+606    	; 0xcc2 <TB_Decode+0x5c8>
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
     a64:	40 91 45 04 	lds	r20, 0x0445
     a68:	46 95       	lsr	r20
     a6a:	41 70       	andi	r20, 0x01	; 1
     a6c:	50 e0       	ldi	r21, 0x00	; 0
     a6e:	60 e0       	ldi	r22, 0x00	; 0
     a70:	70 e0       	ldi	r23, 0x00	; 0
     a72:	84 e6       	ldi	r24, 0x64	; 100
     a74:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a78:	10 e0       	ldi	r17, 0x00	; 0
            case 0:
              TB_SendAck(TB_ERR_OK, TB_out.b0);
              break;
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
              break;
     a7a:	23 c1       	rjmp	.+582    	; 0xcc2 <TB_Decode+0x5c8>
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     a7c:	40 e0       	ldi	r20, 0x00	; 0
     a7e:	50 e0       	ldi	r21, 0x00	; 0
     a80:	ba 01       	movw	r22, r20
     a82:	84 e0       	ldi	r24, 0x04	; 4
     a84:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a88:	10 e0       	ldi	r17, 0x00	; 0
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
              break;
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
              break;
     a8a:	1b c1       	rjmp	.+566    	; 0xcc2 <TB_Decode+0x5c8>
      break;
    case TB_CMD_RFS:
      return TB_CMD_RFS;
      break;
    case TB_CMD_SGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     a8c:	10 91 7a 04 	lds	r17, 0x047A
     a90:	11 23       	and	r17, r17
     a92:	41 f0       	breq	.+16     	; 0xaa4 <TB_Decode+0x3aa>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     a94:	40 e0       	ldi	r20, 0x00	; 0
     a96:	50 e0       	ldi	r21, 0x00	; 0
     a98:	ba 01       	movw	r22, r20
     a9a:	84 e0       	ldi	r24, 0x04	; 4
     a9c:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     aa0:	10 e0       	ldi	r17, 0x00	; 0
     aa2:	0f c1       	rjmp	.+542    	; 0xcc2 <TB_Decode+0x5c8>
      break;
    case TB_CMD_SGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     aa4:	80 91 79 04 	lds	r24, 0x0479
     aa8:	81 34       	cpi	r24, 0x41	; 65
     aaa:	51 f1       	breq	.+84     	; 0xb00 <TB_Decode+0x406>
     aac:	18 f4       	brcc	.+6      	; 0xab4 <TB_Decode+0x3ba>
     aae:	80 34       	cpi	r24, 0x40	; 64
     ab0:	41 f0       	breq	.+16     	; 0xac2 <TB_Decode+0x3c8>
     ab2:	86 c0       	rjmp	.+268    	; 0xbc0 <TB_Decode+0x4c6>
     ab4:	82 34       	cpi	r24, 0x42	; 66
     ab6:	09 f4       	brne	.+2      	; 0xaba <TB_Decode+0x3c0>
     ab8:	43 c0       	rjmp	.+134    	; 0xb40 <TB_Decode+0x446>
     aba:	8c 34       	cpi	r24, 0x4C	; 76
     abc:	09 f4       	brne	.+2      	; 0xac0 <TB_Decode+0x3c6>
     abe:	60 c0       	rjmp	.+192    	; 0xb80 <TB_Decode+0x486>
     ac0:	7f c0       	rjmp	.+254    	; 0xbc0 <TB_Decode+0x4c6>
          case TB_GBPARAM_EEMAGIC:
            if (TB_Value != TB_gbparam.eemagic) {
     ac2:	80 91 70 04 	lds	r24, 0x0470
     ac6:	90 e0       	ldi	r25, 0x00	; 0
     ac8:	a0 e0       	ldi	r26, 0x00	; 0
     aca:	b0 e0       	ldi	r27, 0x00	; 0
     acc:	48 17       	cp	r20, r24
     ace:	59 07       	cpc	r21, r25
     ad0:	6a 07       	cpc	r22, r26
     ad2:	7b 07       	cpc	r23, r27
     ad4:	71 f0       	breq	.+28     	; 0xaf2 <TB_Decode+0x3f8>
              TB_gbparam.eemagic = TB_Value;
     ad6:	e0 e7       	ldi	r30, 0x70	; 112
     ad8:	f4 e0       	ldi	r31, 0x04	; 4
     ada:	40 83       	st	Z, r20
              b = (void *) &(TB_gbparam.eemagic) - (void *) &(TB_gbparam);
     adc:	19 82       	std	Y+1, r1	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.eemagic);
     ade:	60 81       	ld	r22, Z
     ae0:	29 81       	ldd	r18, Y+1	; 0x01
     ae2:	80 91 80 04 	lds	r24, 0x0480
     ae6:	90 91 81 04 	lds	r25, 0x0481
     aea:	82 0f       	add	r24, r18
     aec:	91 1d       	adc	r25, r1
     aee:	0e 94 69 10 	call	0x20d2	; 0x20d2 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     af2:	40 e0       	ldi	r20, 0x00	; 0
     af4:	50 e0       	ldi	r21, 0x00	; 0
     af6:	ba 01       	movw	r22, r20
     af8:	84 e6       	ldi	r24, 0x64	; 100
     afa:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     afe:	e1 c0       	rjmp	.+450    	; 0xcc2 <TB_Decode+0x5c8>
          case TB_GBPARAM_BAUD:
            if (TB_Value != TB_gbparam.baud) {
     b00:	80 91 71 04 	lds	r24, 0x0471
     b04:	90 e0       	ldi	r25, 0x00	; 0
     b06:	a0 e0       	ldi	r26, 0x00	; 0
     b08:	b0 e0       	ldi	r27, 0x00	; 0
     b0a:	48 17       	cp	r20, r24
     b0c:	59 07       	cpc	r21, r25
     b0e:	6a 07       	cpc	r22, r26
     b10:	7b 07       	cpc	r23, r27
     b12:	79 f0       	breq	.+30     	; 0xb32 <TB_Decode+0x438>
              TB_gbparam.baud = TB_Value;
     b14:	e0 e7       	ldi	r30, 0x70	; 112
     b16:	f4 e0       	ldi	r31, 0x04	; 4
     b18:	41 83       	std	Z+1, r20	; 0x01
              b = (void *) &(TB_gbparam.baud) - (void *) &(TB_gbparam);
     b1a:	81 e0       	ldi	r24, 0x01	; 1
     b1c:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.baud);
     b1e:	61 81       	ldd	r22, Z+1	; 0x01
     b20:	29 81       	ldd	r18, Y+1	; 0x01
     b22:	80 91 80 04 	lds	r24, 0x0480
     b26:	90 91 81 04 	lds	r25, 0x0481
     b2a:	82 0f       	add	r24, r18
     b2c:	91 1d       	adc	r25, r1
     b2e:	0e 94 69 10 	call	0x20d2	; 0x20d2 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     b32:	40 e0       	ldi	r20, 0x00	; 0
     b34:	50 e0       	ldi	r21, 0x00	; 0
     b36:	ba 01       	movw	r22, r20
     b38:	84 e6       	ldi	r24, 0x64	; 100
     b3a:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     b3e:	c1 c0       	rjmp	.+386    	; 0xcc2 <TB_Decode+0x5c8>
          case TB_GBPARAM_ADDRESS:
            if (TB_Value != TB_gbparam.address) {
     b40:	80 91 72 04 	lds	r24, 0x0472
     b44:	90 e0       	ldi	r25, 0x00	; 0
     b46:	a0 e0       	ldi	r26, 0x00	; 0
     b48:	b0 e0       	ldi	r27, 0x00	; 0
     b4a:	48 17       	cp	r20, r24
     b4c:	59 07       	cpc	r21, r25
     b4e:	6a 07       	cpc	r22, r26
     b50:	7b 07       	cpc	r23, r27
     b52:	79 f0       	breq	.+30     	; 0xb72 <TB_Decode+0x478>
              TB_gbparam.address = TB_Value;
     b54:	e0 e7       	ldi	r30, 0x70	; 112
     b56:	f4 e0       	ldi	r31, 0x04	; 4
     b58:	42 83       	std	Z+2, r20	; 0x02
              b = (void *) &(TB_gbparam.address) - (void *) &(TB_gbparam);
     b5a:	82 e0       	ldi	r24, 0x02	; 2
     b5c:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.address);
     b5e:	62 81       	ldd	r22, Z+2	; 0x02
     b60:	29 81       	ldd	r18, Y+1	; 0x01
     b62:	80 91 80 04 	lds	r24, 0x0480
     b66:	90 91 81 04 	lds	r25, 0x0481
     b6a:	82 0f       	add	r24, r18
     b6c:	91 1d       	adc	r25, r1
     b6e:	0e 94 69 10 	call	0x20d2	; 0x20d2 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     b72:	40 e0       	ldi	r20, 0x00	; 0
     b74:	50 e0       	ldi	r21, 0x00	; 0
     b76:	ba 01       	movw	r22, r20
     b78:	84 e6       	ldi	r24, 0x64	; 100
     b7a:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     b7e:	a1 c0       	rjmp	.+322    	; 0xcc2 <TB_Decode+0x5c8>
          case TB_GBPARAM_HOST_ADDR:
            if (TB_Value != TB_gbparam.host_address) {
     b80:	80 91 74 04 	lds	r24, 0x0474
     b84:	90 e0       	ldi	r25, 0x00	; 0
     b86:	a0 e0       	ldi	r26, 0x00	; 0
     b88:	b0 e0       	ldi	r27, 0x00	; 0
     b8a:	48 17       	cp	r20, r24
     b8c:	59 07       	cpc	r21, r25
     b8e:	6a 07       	cpc	r22, r26
     b90:	7b 07       	cpc	r23, r27
     b92:	79 f0       	breq	.+30     	; 0xbb2 <TB_Decode+0x4b8>
              TB_gbparam.host_address = TB_Value;
     b94:	e0 e7       	ldi	r30, 0x70	; 112
     b96:	f4 e0       	ldi	r31, 0x04	; 4
     b98:	44 83       	std	Z+4, r20	; 0x04
              b = (void *) &(TB_gbparam.host_address) - (void *) &(TB_gbparam);
     b9a:	84 e0       	ldi	r24, 0x04	; 4
     b9c:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.host_address);
     b9e:	64 81       	ldd	r22, Z+4	; 0x04
     ba0:	29 81       	ldd	r18, Y+1	; 0x01
     ba2:	80 91 80 04 	lds	r24, 0x0480
     ba6:	90 91 81 04 	lds	r25, 0x0481
     baa:	82 0f       	add	r24, r18
     bac:	91 1d       	adc	r25, r1
     bae:	0e 94 69 10 	call	0x20d2	; 0x20d2 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     bb2:	40 e0       	ldi	r20, 0x00	; 0
     bb4:	50 e0       	ldi	r21, 0x00	; 0
     bb6:	ba 01       	movw	r22, r20
     bb8:	84 e6       	ldi	r24, 0x64	; 100
     bba:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     bbe:	81 c0       	rjmp	.+258    	; 0xcc2 <TB_Decode+0x5c8>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     bc0:	40 e0       	ldi	r20, 0x00	; 0
     bc2:	50 e0       	ldi	r21, 0x00	; 0
     bc4:	ba 01       	movw	r22, r20
     bc6:	84 e0       	ldi	r24, 0x04	; 4
     bc8:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     bcc:	7a c0       	rjmp	.+244    	; 0xcc2 <TB_Decode+0x5c8>
        }
      }
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     bce:	10 91 7a 04 	lds	r17, 0x047A
     bd2:	11 23       	and	r17, r17
     bd4:	41 f0       	breq	.+16     	; 0xbe6 <TB_Decode+0x4ec>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     bd6:	40 e0       	ldi	r20, 0x00	; 0
     bd8:	50 e0       	ldi	r21, 0x00	; 0
     bda:	ba 01       	movw	r22, r20
     bdc:	84 e0       	ldi	r24, 0x04	; 4
     bde:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     be2:	10 e0       	ldi	r17, 0x00	; 0
     be4:	6e c0       	rjmp	.+220    	; 0xcc2 <TB_Decode+0x5c8>
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     be6:	80 91 79 04 	lds	r24, 0x0479
     bea:	81 34       	cpi	r24, 0x41	; 65
     bec:	49 f0       	breq	.+18     	; 0xc00 <TB_Decode+0x506>
     bee:	18 f4       	brcc	.+6      	; 0xbf6 <TB_Decode+0x4fc>
     bf0:	80 34       	cpi	r24, 0x40	; 64
     bf2:	09 f1       	breq	.+66     	; 0xc36 <TB_Decode+0x53c>
     bf4:	29 c0       	rjmp	.+82     	; 0xc48 <TB_Decode+0x54e>
     bf6:	82 34       	cpi	r24, 0x42	; 66
     bf8:	61 f0       	breq	.+24     	; 0xc12 <TB_Decode+0x518>
     bfa:	8c 34       	cpi	r24, 0x4C	; 76
     bfc:	99 f0       	breq	.+38     	; 0xc24 <TB_Decode+0x52a>
     bfe:	24 c0       	rjmp	.+72     	; 0xc48 <TB_Decode+0x54e>
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
     c00:	40 91 71 04 	lds	r20, 0x0471
     c04:	50 e0       	ldi	r21, 0x00	; 0
     c06:	60 e0       	ldi	r22, 0x00	; 0
     c08:	70 e0       	ldi	r23, 0x00	; 0
     c0a:	84 e6       	ldi	r24, 0x64	; 100
     c0c:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     c10:	58 c0       	rjmp	.+176    	; 0xcc2 <TB_Decode+0x5c8>
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
     c12:	40 91 72 04 	lds	r20, 0x0472
     c16:	50 e0       	ldi	r21, 0x00	; 0
     c18:	60 e0       	ldi	r22, 0x00	; 0
     c1a:	70 e0       	ldi	r23, 0x00	; 0
     c1c:	84 e6       	ldi	r24, 0x64	; 100
     c1e:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     c22:	4f c0       	rjmp	.+158    	; 0xcc2 <TB_Decode+0x5c8>
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
     c24:	40 91 74 04 	lds	r20, 0x0474
     c28:	50 e0       	ldi	r21, 0x00	; 0
     c2a:	60 e0       	ldi	r22, 0x00	; 0
     c2c:	70 e0       	ldi	r23, 0x00	; 0
     c2e:	84 e6       	ldi	r24, 0x64	; 100
     c30:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     c34:	46 c0       	rjmp	.+140    	; 0xcc2 <TB_Decode+0x5c8>
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
     c36:	40 91 70 04 	lds	r20, 0x0470
     c3a:	50 e0       	ldi	r21, 0x00	; 0
     c3c:	60 e0       	ldi	r22, 0x00	; 0
     c3e:	70 e0       	ldi	r23, 0x00	; 0
     c40:	84 e6       	ldi	r24, 0x64	; 100
     c42:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     c46:	3d c0       	rjmp	.+122    	; 0xcc2 <TB_Decode+0x5c8>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     c48:	40 e0       	ldi	r20, 0x00	; 0
     c4a:	50 e0       	ldi	r21, 0x00	; 0
     c4c:	ba 01       	movw	r22, r20
     c4e:	84 e0       	ldi	r24, 0x04	; 4
     c50:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
            break;
     c54:	36 c0       	rjmp	.+108    	; 0xcc2 <TB_Decode+0x5c8>
        }
      }
      break;
    case 136: // get module version
      if (TB_bufIn[TB_BUF_TYPE] == 0) {
     c56:	10 91 79 04 	lds	r17, 0x0479
     c5a:	11 11       	cpse	r17, r1
     c5c:	15 c0       	rjmp	.+42     	; 0xc88 <TB_Decode+0x58e>
        // text mode
        TB_bufOut[0] = TB_AddrReply;
     c5e:	e7 e6       	ldi	r30, 0x67	; 103
     c60:	f4 e0       	ldi	r31, 0x04	; 4
     c62:	80 91 82 04 	lds	r24, 0x0482
     c66:	80 83       	st	Z, r24
        TB_bufOut[1] = '1';
     c68:	81 e3       	ldi	r24, 0x31	; 49
     c6a:	81 83       	std	Z+1, r24	; 0x01
        TB_bufOut[2] = '0';
     c6c:	90 e3       	ldi	r25, 0x30	; 48
     c6e:	92 83       	std	Z+2, r25	; 0x02
        TB_bufOut[3] = '2';
     c70:	22 e3       	ldi	r18, 0x32	; 50
     c72:	23 83       	std	Z+3, r18	; 0x03
        TB_bufOut[4] = '1';
     c74:	84 83       	std	Z+4, r24	; 0x04
        TB_bufOut[5] = 'V';
     c76:	36 e5       	ldi	r19, 0x56	; 86
     c78:	35 83       	std	Z+5, r19	; 0x05
        TB_bufOut[6] = '1';
     c7a:	86 83       	std	Z+6, r24	; 0x06
        TB_bufOut[7] = '2';
     c7c:	27 83       	std	Z+7, r18	; 0x07
        TB_bufOut[8] = '0';
     c7e:	90 87       	std	Z+8, r25	; 0x08
// private functions
/******************************************************/
void TB_Send(void)
{
  //if (TB_Callback_TX != NULL) TB_Callback_TX();
  TB_send_flag = true;
     c80:	81 e0       	ldi	r24, 0x01	; 1
     c82:	80 93 03 04 	sts	0x0403, r24
     c86:	1d c0       	rjmp	.+58     	; 0xcc2 <TB_Decode+0x5c8>
        TB_bufOut[7] = '2';
        TB_bufOut[8] = '0';
        TB_Send();
       } else {
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
     c88:	40 e4       	ldi	r20, 0x40	; 64
     c8a:	50 e3       	ldi	r21, 0x30	; 48
     c8c:	60 e2       	ldi	r22, 0x20	; 32
     c8e:	70 e1       	ldi	r23, 0x10	; 16
     c90:	84 e6       	ldi	r24, 0x64	; 100
     c92:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c96:	10 e0       	ldi	r17, 0x00	; 0
     c98:	14 c0       	rjmp	.+40     	; 0xcc2 <TB_Decode+0x5c8>
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
      };
      break;
	case TEST: // Command 33.
		TB_SendAck(TB_ERR_OK, adc_read(7));
     c9a:	87 e0       	ldi	r24, 0x07	; 7
     c9c:	90 e0       	ldi	r25, 0x00	; 0
     c9e:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
     ca2:	ac 01       	movw	r20, r24
     ca4:	99 0f       	add	r25, r25
     ca6:	66 0b       	sbc	r22, r22
     ca8:	77 0b       	sbc	r23, r23
     caa:	84 e6       	ldi	r24, 0x64	; 100
     cac:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     cb0:	10 e0       	ldi	r17, 0x00	; 0
      };
      break;
	case TEST: // Command 33.
		TB_SendAck(TB_ERR_OK, adc_read(7));
		
		break;
     cb2:	07 c0       	rjmp	.+14     	; 0xcc2 <TB_Decode+0x5c8>
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
     cb4:	40 e0       	ldi	r20, 0x00	; 0
     cb6:	50 e0       	ldi	r21, 0x00	; 0
     cb8:	ba 01       	movw	r22, r20
     cba:	82 e0       	ldi	r24, 0x02	; 2
     cbc:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
      return 0;
     cc0:	10 e0       	ldi	r17, 0x00	; 0
  }
  return 0;
}
     cc2:	81 2f       	mov	r24, r17
     cc4:	0f 90       	pop	r0
     cc6:	df 91       	pop	r29
     cc8:	cf 91       	pop	r28
     cca:	1f 91       	pop	r17
     ccc:	0f 91       	pop	r16
     cce:	08 95       	ret

00000cd0 <TB_SendAckOK>:

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     cd0:	40 e0       	ldi	r20, 0x00	; 0
     cd2:	50 e0       	ldi	r21, 0x00	; 0
     cd4:	ba 01       	movw	r22, r20
     cd6:	84 e6       	ldi	r24, 0x64	; 100
     cd8:	0e 94 67 03 	call	0x6ce	; 0x6ce <TB_SendAck>
     cdc:	08 95       	ret

00000cde <uart_get_char>:
  // read     -> b++, read *b
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;

  ptr = (uart0_buf_rx_ptr_b+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     cde:	90 91 0e 04 	lds	r25, 0x040E
     ce2:	9f 5f       	subi	r25, 0xFF	; 255
     ce4:	9f 77       	andi	r25, 0x7F	; 127
  res = uart0_buf_rx[ptr];
     ce6:	e9 2f       	mov	r30, r25
     ce8:	f0 e0       	ldi	r31, 0x00	; 0
     cea:	e4 55       	subi	r30, 0x54	; 84
     cec:	fa 4f       	sbci	r31, 0xFA	; 250
     cee:	80 81       	ld	r24, Z
  uart0_buf_rx_ptr_b = ptr;
     cf0:	90 93 0e 04 	sts	0x040E, r25
  return res;
}
     cf4:	08 95       	ret

00000cf6 <uart_receive_char>:
{
  // write    -> e++, write *e
  // interrupt safe -> write *(e+1); e++
  byte ptr;

  ptr = (uart0_buf_rx_ptr_e+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     cf6:	90 91 0d 04 	lds	r25, 0x040D
     cfa:	9f 5f       	subi	r25, 0xFF	; 255
     cfc:	9f 77       	andi	r25, 0x7F	; 127
  uart0_buf_rx[ptr] = dat;
     cfe:	e9 2f       	mov	r30, r25
     d00:	f0 e0       	ldi	r31, 0x00	; 0
     d02:	e4 55       	subi	r30, 0x54	; 84
     d04:	fa 4f       	sbci	r31, 0xFA	; 250
     d06:	80 83       	st	Z, r24
  uart0_buf_rx_ptr_e = ptr;
     d08:	90 93 0d 04 	sts	0x040D, r25
     d0c:	08 95       	ret

00000d0e <uart_send_char>:
char uart_send_char(void)
{
  byte ptr;
  byte res;

  ptr = uart0_buf_tx_ptr;
     d0e:	90 91 0c 04 	lds	r25, 0x040C
  res = uart0_buf_tx[ptr];
     d12:	e9 2f       	mov	r30, r25
     d14:	f0 e0       	ldi	r31, 0x00	; 0
     d16:	ed 57       	subi	r30, 0x7D	; 125
     d18:	fb 4f       	sbci	r31, 0xFB	; 251
     d1a:	80 81       	ld	r24, Z
  uart0_buf_tx_ptr = ptr+1;
     d1c:	9f 5f       	subi	r25, 0xFF	; 255
     d1e:	90 93 0c 04 	sts	0x040C, r25
  return res;
}
     d22:	08 95       	ret

00000d24 <uart_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart_send(void)
{
  if (uart0_flags.txing == false) {
     d24:	80 91 05 04 	lds	r24, 0x0405
     d28:	80 fd       	sbrc	r24, 0
     d2a:	0b c0       	rjmp	.+22     	; 0xd42 <uart_send+0x1e>
    // is some data in buffer ?
    uart0_flags.txing = true;
     d2c:	80 91 05 04 	lds	r24, 0x0405
     d30:	81 60       	ori	r24, 0x01	; 1
     d32:	80 93 05 04 	sts	0x0405, r24
    //uart0_tx_timeout = UART0_TX_TIMEOUT;
    //UART0_TX_ENA;  // tx mode
    uart0_buf_tx_ptr = 0; // send first byte from buffer
     d36:	10 92 0c 04 	sts	0x040C, r1
    UART0_PROC_UDR = uart_send_char();
     d3a:	0e 94 87 06 	call	0xd0e	; 0xd0e <uart_send_char>
     d3e:	80 93 c6 00 	sts	0x00C6, r24
     d42:	08 95       	ret

00000d44 <uart_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart_interrupt_rx(byte enable)
{
  if (enable)
     d44:	88 23       	and	r24, r24
     d46:	31 f0       	breq	.+12     	; 0xd54 <uart_interrupt_rx+0x10>
    UART0_PROC_UCSRB |= BV(UART0_PROC_RXCIE);
     d48:	e1 ec       	ldi	r30, 0xC1	; 193
     d4a:	f0 e0       	ldi	r31, 0x00	; 0
     d4c:	80 81       	ld	r24, Z
     d4e:	80 68       	ori	r24, 0x80	; 128
     d50:	80 83       	st	Z, r24
     d52:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_RXCIE);
     d54:	e1 ec       	ldi	r30, 0xC1	; 193
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	80 81       	ld	r24, Z
     d5a:	8f 77       	andi	r24, 0x7F	; 127
     d5c:	80 83       	st	Z, r24
     d5e:	08 95       	ret

00000d60 <uart_interrupt_tx>:
}

void uart_interrupt_tx(byte enable)
{
  if (enable)
     d60:	88 23       	and	r24, r24
     d62:	31 f0       	breq	.+12     	; 0xd70 <uart_interrupt_tx+0x10>
    UART0_PROC_UCSRB |= BV(UART0_PROC_TXCIE);
     d64:	e1 ec       	ldi	r30, 0xC1	; 193
     d66:	f0 e0       	ldi	r31, 0x00	; 0
     d68:	80 81       	ld	r24, Z
     d6a:	80 64       	ori	r24, 0x40	; 64
     d6c:	80 83       	st	Z, r24
     d6e:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_TXCIE);
     d70:	e1 ec       	ldi	r30, 0xC1	; 193
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	80 81       	ld	r24, Z
     d76:	8f 7b       	andi	r24, 0xBF	; 191
     d78:	80 83       	st	Z, r24
     d7a:	08 95       	ret

00000d7c <__vector_20>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_RX_vect)
{
     d7c:	1f 92       	push	r1
     d7e:	0f 92       	push	r0
     d80:	0f b6       	in	r0, 0x3f	; 63
     d82:	0f 92       	push	r0
     d84:	11 24       	eor	r1, r1
     d86:	2f 93       	push	r18
     d88:	3f 93       	push	r19
     d8a:	4f 93       	push	r20
     d8c:	5f 93       	push	r21
     d8e:	6f 93       	push	r22
     d90:	7f 93       	push	r23
     d92:	8f 93       	push	r24
     d94:	9f 93       	push	r25
     d96:	af 93       	push	r26
     d98:	bf 93       	push	r27
     d9a:	ef 93       	push	r30
     d9c:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;

  uart0_rx_timeout = UART0_TIMEOUT;
     d9e:	85 e0       	ldi	r24, 0x05	; 5
     da0:	80 93 07 04 	sts	0x0407, r24
  tmpStatus = UART0_PROC_UCSRA;
     da4:	80 91 c0 00 	lds	r24, 0x00C0
  uart0_status |= tmpStatus;
     da8:	90 91 06 04 	lds	r25, 0x0406
     dac:	89 2b       	or	r24, r25
     dae:	80 93 06 04 	sts	0x0406, r24
  tmpDat = UART0_PROC_UDR;
     db2:	80 91 c6 00 	lds	r24, 0x00C6
  uart_receive_char(tmpDat);
     db6:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <uart_receive_char>
}
     dba:	ff 91       	pop	r31
     dbc:	ef 91       	pop	r30
     dbe:	bf 91       	pop	r27
     dc0:	af 91       	pop	r26
     dc2:	9f 91       	pop	r25
     dc4:	8f 91       	pop	r24
     dc6:	7f 91       	pop	r23
     dc8:	6f 91       	pop	r22
     dca:	5f 91       	pop	r21
     dcc:	4f 91       	pop	r20
     dce:	3f 91       	pop	r19
     dd0:	2f 91       	pop	r18
     dd2:	0f 90       	pop	r0
     dd4:	0f be       	out	0x3f, r0	; 63
     dd6:	0f 90       	pop	r0
     dd8:	1f 90       	pop	r1
     dda:	18 95       	reti

00000ddc <__vector_22>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_TX_vect)
{
     ddc:	1f 92       	push	r1
     dde:	0f 92       	push	r0
     de0:	0f b6       	in	r0, 0x3f	; 63
     de2:	0f 92       	push	r0
     de4:	11 24       	eor	r1, r1
     de6:	2f 93       	push	r18
     de8:	3f 93       	push	r19
     dea:	4f 93       	push	r20
     dec:	5f 93       	push	r21
     dee:	6f 93       	push	r22
     df0:	7f 93       	push	r23
     df2:	8f 93       	push	r24
     df4:	9f 93       	push	r25
     df6:	af 93       	push	r26
     df8:	bf 93       	push	r27
     dfa:	ef 93       	push	r30
     dfc:	ff 93       	push	r31
  byte tmpDat;

  // pokud tu jsme omylem rychle pryè
  if (uart0_flags.txing == false) return;
     dfe:	80 91 05 04 	lds	r24, 0x0405
     e02:	80 ff       	sbrs	r24, 0
     e04:	0e c0       	rjmp	.+28     	; 0xe22 <__vector_22+0x46>

  // is next data in buffer?
  if (uart0_buf_tx_ptr > 8) {
     e06:	80 91 0c 04 	lds	r24, 0x040C
     e0a:	89 30       	cpi	r24, 0x09	; 9
     e0c:	30 f0       	brcs	.+12     	; 0xe1a <__vector_22+0x3e>
    // whole buffer was sended
    uart0_flags.txing = FALSE;
     e0e:	80 91 05 04 	lds	r24, 0x0405
     e12:	8e 7f       	andi	r24, 0xFE	; 254
     e14:	80 93 05 04 	sts	0x0405, r24
    // if whole packed was send
    return;
     e18:	04 c0       	rjmp	.+8      	; 0xe22 <__vector_22+0x46>
  } else {
    // send next byte
    tmpDat = uart_send_char();
     e1a:	0e 94 87 06 	call	0xd0e	; 0xd0e <uart_send_char>
    UART0_PROC_UDR = tmpDat;
     e1e:	80 93 c6 00 	sts	0x00C6, r24
  }
}
     e22:	ff 91       	pop	r31
     e24:	ef 91       	pop	r30
     e26:	bf 91       	pop	r27
     e28:	af 91       	pop	r26
     e2a:	9f 91       	pop	r25
     e2c:	8f 91       	pop	r24
     e2e:	7f 91       	pop	r23
     e30:	6f 91       	pop	r22
     e32:	5f 91       	pop	r21
     e34:	4f 91       	pop	r20
     e36:	3f 91       	pop	r19
     e38:	2f 91       	pop	r18
     e3a:	0f 90       	pop	r0
     e3c:	0f be       	out	0x3f, r0	; 63
     e3e:	0f 90       	pop	r0
     e40:	1f 90       	pop	r1
     e42:	18 95       	reti

00000e44 <uart0_init>:
// Initialization
void uart0_init(void)
{
  // UART port

  UART0_PROC_UBRRL = (F_CPU / (16UL * UART0_DEFAULT_BAUD)) - 1;
     e44:	87 e0       	ldi	r24, 0x07	; 7
     e46:	80 93 c4 00 	sts	0x00C4, r24

  UART0_PROC_UCSRB |= BV(UART0_PROC_TXEN) | BV(UART0_PROC_RXEN); /* tx/rx enable */
     e4a:	e1 ec       	ldi	r30, 0xC1	; 193
     e4c:	f0 e0       	ldi	r31, 0x00	; 0
     e4e:	80 81       	ld	r24, Z
     e50:	88 61       	ori	r24, 0x18	; 24
     e52:	80 83       	st	Z, r24

  uart_interrupt_rx(true);
     e54:	81 e0       	ldi	r24, 0x01	; 1
     e56:	0e 94 a2 06 	call	0xd44	; 0xd44 <uart_interrupt_rx>
  uart_interrupt_tx(true);
     e5a:	81 e0       	ldi	r24, 0x01	; 1
     e5c:	0e 94 b0 06 	call	0xd60	; 0xd60 <uart_interrupt_tx>
  uart0_status = 0;
     e60:	10 92 06 04 	sts	0x0406, r1
     e64:	08 95       	ret

00000e66 <uart0_process>:
}

//----------------------------------------------------------
// process internal logic
void uart0_process(void)
{
     e66:	cf 92       	push	r12
     e68:	df 92       	push	r13
     e6a:	ff 92       	push	r15
     e6c:	0f 93       	push	r16
     e6e:	1f 93       	push	r17
     e70:	cf 93       	push	r28
     e72:	df 93       	push	r29
  uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
}

inline byte uart_pac_tx_empty(void)
{
  return (uart0_buf_pac_tx_ptr_e == uart0_buf_pac_tx_ptr_b);
     e74:	80 91 0b 04 	lds	r24, 0x040B
  byte sum;
  byte *ptr;
  byte iptr;

  // pøedává zpravy na odvysílání z paketového do lineárního bufferu
  if (!uart_pac_tx_empty()) {
     e78:	90 91 0a 04 	lds	r25, 0x040A
     e7c:	98 17       	cp	r25, r24
     e7e:	41 f1       	breq	.+80     	; 0xed0 <uart0_process+0x6a>
    // jsou data k odesláni ?
    if ((!uart0_flags.txing)) {
     e80:	90 91 05 04 	lds	r25, 0x0405
     e84:	90 fd       	sbrc	r25, 0
     e86:	24 c0       	rjmp	.+72     	; 0xed0 <uart0_process+0x6a>
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     e88:	8f 5f       	subi	r24, 0xFF	; 255
     e8a:	48 2f       	mov	r20, r24
     e8c:	4f 71       	andi	r20, 0x1F	; 31
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
     e8e:	84 2f       	mov	r24, r20
     e90:	90 e0       	ldi	r25, 0x00	; 0
     e92:	9c 01       	movw	r18, r24
     e94:	22 0f       	add	r18, r18
     e96:	33 1f       	adc	r19, r19
     e98:	22 0f       	add	r18, r18
     e9a:	33 1f       	adc	r19, r19
     e9c:	22 0f       	add	r18, r18
     e9e:	33 1f       	adc	r19, r19
     ea0:	28 0f       	add	r18, r24
     ea2:	39 1f       	adc	r19, r25
     ea4:	24 5d       	subi	r18, 0xD4	; 212
     ea6:	39 4f       	sbci	r19, 0xF9	; 249
     ea8:	b9 01       	movw	r22, r18
     eaa:	67 5f       	subi	r22, 0xF7	; 247
     eac:	7f 4f       	sbci	r23, 0xFF	; 255
     eae:	f9 01       	movw	r30, r18
     eb0:	df 01       	movw	r26, r30
     eb2:	a2 1b       	sub	r26, r18
     eb4:	b3 0b       	sbc	r27, r19
      for (i=0; i<9; i++) {
        uart0_buf_tx[i] = *ptr;
     eb6:	81 91       	ld	r24, Z+
     eb8:	ad 57       	subi	r26, 0x7D	; 125
     eba:	bb 4f       	sbci	r27, 0xFB	; 251
     ebc:	8c 93       	st	X, r24
    if ((!uart0_flags.txing)) {
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
      for (i=0; i<9; i++) {
     ebe:	e6 17       	cp	r30, r22
     ec0:	f7 07       	cpc	r31, r23
     ec2:	b1 f7       	brne	.-20     	; 0xeb0 <uart0_process+0x4a>
        uart0_buf_tx[i] = *ptr;
        ptr++;
      }
      uart0_buf_pac_tx_ptr_b = iptr;
     ec4:	40 93 0b 04 	sts	0x040B, r20
      uart0_buf_tx_ptr = 0;
     ec8:	10 92 0c 04 	sts	0x040C, r1
      uart_send();
     ecc:	0e 94 92 06 	call	0xd24	; 0xd24 <uart_send>
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
     ed0:	80 91 05 04 	lds	r24, 0x0405
     ed4:	83 fd       	sbrc	r24, 3
     ed6:	56 c0       	rjmp	.+172    	; 0xf84 <uart0_process+0x11e>
/******************************************************/
// Useful functions
/******************************************************/
inline byte uart_rx_size(void)
{
  return ((uart0_buf_rx_ptr_e - uart0_buf_rx_ptr_b) & UART0_BUFFER_LINEAR_SIZE_MAX);
     ed8:	80 91 0d 04 	lds	r24, 0x040D
     edc:	90 91 0e 04 	lds	r25, 0x040E
     ee0:	89 1b       	sub	r24, r25
     ee2:	8f 77       	andi	r24, 0x7F	; 127
      uart_send();
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
     ee4:	89 30       	cpi	r24, 0x09	; 9
     ee6:	08 f4       	brcc	.+2      	; 0xeea <uart0_process+0x84>
     ee8:	4d c0       	rjmp	.+154    	; 0xf84 <uart0_process+0x11e>
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?

    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     eea:	f0 90 08 04 	lds	r15, 0x0408
     eee:	81 e0       	ldi	r24, 0x01	; 1
     ef0:	8f 0d       	add	r24, r15
     ef2:	8f 71       	andi	r24, 0x1F	; 31
     ef4:	f8 2e       	mov	r15, r24
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
     ef6:	08 2f       	mov	r16, r24
     ef8:	10 e0       	ldi	r17, 0x00	; 0
     efa:	e8 01       	movw	r28, r16
     efc:	cc 0f       	add	r28, r28
     efe:	dd 1f       	adc	r29, r29
     f00:	cc 0f       	add	r28, r28
     f02:	dd 1f       	adc	r29, r29
     f04:	cc 0f       	add	r28, r28
     f06:	dd 1f       	adc	r29, r29
     f08:	c0 0f       	add	r28, r16
     f0a:	d1 1f       	adc	r29, r17
     f0c:	c4 57       	subi	r28, 0x74	; 116
     f0e:	db 4f       	sbci	r29, 0xFB	; 251
     f10:	6e 01       	movw	r12, r28
     f12:	89 e0       	ldi	r24, 0x09	; 9
     f14:	c8 0e       	add	r12, r24
     f16:	d1 1c       	adc	r13, r1
    
    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
      *ptr = uart_get_char();
     f18:	0e 94 6f 06 	call	0xcde	; 0xcde <uart_get_char>
     f1c:	89 93       	st	Y+, r24
    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
    
    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
     f1e:	cc 15       	cp	r28, r12
     f20:	dd 05       	cpc	r29, r13
     f22:	d1 f7       	brne	.-12     	; 0xf18 <uart0_process+0xb2>
     f24:	ef 2d       	mov	r30, r15
     f26:	f0 e0       	ldi	r31, 0x00	; 0
     f28:	cf 01       	movw	r24, r30
     f2a:	88 0f       	add	r24, r24
     f2c:	99 1f       	adc	r25, r25
     f2e:	88 0f       	add	r24, r24
     f30:	99 1f       	adc	r25, r25
     f32:	88 0f       	add	r24, r24
     f34:	99 1f       	adc	r25, r25
     f36:	e8 0f       	add	r30, r24
     f38:	f9 1f       	adc	r31, r25
     f3a:	e4 57       	subi	r30, 0x74	; 116
     f3c:	fb 4f       	sbci	r31, 0xFB	; 251
     f3e:	90 e0       	ldi	r25, 0x00	; 0
     f40:	80 e0       	ldi	r24, 0x00	; 0
    }

    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
      sum += uart0_buf_pac_rx[iptr].b[i];
     f42:	21 91       	ld	r18, Z+
     f44:	92 0f       	add	r25, r18
      ptr++;
    }

    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
     f46:	8f 5f       	subi	r24, 0xFF	; 255
     f48:	88 30       	cpi	r24, 0x08	; 8
     f4a:	d9 f7       	brne	.-10     	; 0xf42 <uart0_process+0xdc>
      sum += uart0_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart0_buf_pac_rx[iptr].b[8]) {
     f4c:	f8 01       	movw	r30, r16
     f4e:	ee 0f       	add	r30, r30
     f50:	ff 1f       	adc	r31, r31
     f52:	ee 0f       	add	r30, r30
     f54:	ff 1f       	adc	r31, r31
     f56:	ee 0f       	add	r30, r30
     f58:	ff 1f       	adc	r31, r31
     f5a:	0e 0f       	add	r16, r30
     f5c:	1f 1f       	adc	r17, r31
     f5e:	f8 01       	movw	r30, r16
     f60:	e4 57       	subi	r30, 0x74	; 116
     f62:	fb 4f       	sbci	r31, 0xFB	; 251
     f64:	80 85       	ldd	r24, Z+8	; 0x08
     f66:	89 13       	cpse	r24, r25
     f68:	08 c0       	rjmp	.+16     	; 0xf7a <uart0_process+0x114>
      // souèet v poøádku
      uart0_flags.data_received = TRUE; 
     f6a:	80 91 05 04 	lds	r24, 0x0405
     f6e:	88 60       	ori	r24, 0x08	; 8
     f70:	80 93 05 04 	sts	0x0405, r24
      uart0_buf_pac_rx_ptr_e = iptr;
     f74:	f0 92 08 04 	sts	0x0408, r15
     f78:	05 c0       	rjmp	.+10     	; 0xf84 <uart0_process+0x11e>
     } else {
      uart0_flags.data_receive_error = TRUE;
     f7a:	80 91 05 04 	lds	r24, 0x0405
     f7e:	80 61       	ori	r24, 0x10	; 16
     f80:	80 93 05 04 	sts	0x0405, r24
    }
  }

}
     f84:	df 91       	pop	r29
     f86:	cf 91       	pop	r28
     f88:	1f 91       	pop	r17
     f8a:	0f 91       	pop	r16
     f8c:	ff 90       	pop	r15
     f8e:	df 90       	pop	r13
     f90:	cf 90       	pop	r12
     f92:	08 95       	ret

00000f94 <uart0_ISR_timer>:
void uart0_ISR_timer(void)
{
  static byte uart0_rx_timeout_flag = 0;
  
  // smazání náhodnì pøijatých dat (RX timeout)
  if (uart0_rx_timeout > 0) {
     f94:	80 91 07 04 	lds	r24, 0x0407
     f98:	88 23       	and	r24, r24
     f9a:	41 f0       	breq	.+16     	; 0xfac <uart0_ISR_timer+0x18>
    uart0_rx_timeout--;
     f9c:	80 91 07 04 	lds	r24, 0x0407
     fa0:	81 50       	subi	r24, 0x01	; 1
     fa2:	80 93 07 04 	sts	0x0407, r24
    uart0_rx_timeout_flag = false;
     fa6:	10 92 04 04 	sts	0x0404, r1
     faa:	08 95       	ret
    } else {
    if (!uart0_rx_timeout_flag) {
     fac:	80 91 04 04 	lds	r24, 0x0404
     fb0:	81 11       	cpse	r24, r1
     fb2:	07 c0       	rjmp	.+14     	; 0xfc2 <uart0_ISR_timer+0x2e>
      uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
     fb4:	80 91 0d 04 	lds	r24, 0x040D
     fb8:	80 93 0e 04 	sts	0x040E, r24
      uart0_rx_timeout_flag = true;
     fbc:	81 e0       	ldi	r24, 0x01	; 1
     fbe:	80 93 04 04 	sts	0x0404, r24
     fc2:	08 95       	ret

00000fc4 <uart0_get_data_begin>:
// must be called uart0_get_data_end() at end of handling data
byte * uart0_get_data_begin(void)
{
  byte iptr;
  
  iptr = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     fc4:	80 91 09 04 	lds	r24, 0x0409
     fc8:	8f 5f       	subi	r24, 0xFF	; 255
     fca:	8f 71       	andi	r24, 0x1F	; 31
  return (byte *) &uart0_buf_pac_rx[iptr].b[0];
     fcc:	90 e0       	ldi	r25, 0x00	; 0
     fce:	9c 01       	movw	r18, r24
     fd0:	22 0f       	add	r18, r18
     fd2:	33 1f       	adc	r19, r19
     fd4:	22 0f       	add	r18, r18
     fd6:	33 1f       	adc	r19, r19
     fd8:	22 0f       	add	r18, r18
     fda:	33 1f       	adc	r19, r19
     fdc:	82 0f       	add	r24, r18
     fde:	93 1f       	adc	r25, r19
}
     fe0:	84 57       	subi	r24, 0x74	; 116
     fe2:	9b 4f       	sbci	r25, 0xFB	; 251
     fe4:	08 95       	ret

00000fe6 <uart0_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart0_get_data_end(void)
{
  byte i;
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     fe6:	90 91 09 04 	lds	r25, 0x0409
     fea:	9f 5f       	subi	r25, 0xFF	; 255
     fec:	9f 71       	andi	r25, 0x1F	; 31
  uart0_buf_pac_rx_ptr_b = i;
     fee:	90 93 09 04 	sts	0x0409, r25
  return (uart0_buf_pac_rx_ptr_e == uart0_buf_pac_rx_ptr_b);
}

inline byte uart_pac_rx_size(void)
{
  return ((uart0_buf_pac_rx_ptr_e - uart0_buf_pac_rx_ptr_b) & UART0_BUFFER_PACKET_SIZE_MAX);
     ff2:	80 91 08 04 	lds	r24, 0x0408
     ff6:	89 1b       	sub	r24, r25
     ff8:	8f 71       	andi	r24, 0x1F	; 31
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
  uart0_buf_pac_rx_ptr_b = i;
  
  i = uart_pac_rx_size();
  if (i == 0) {
     ffa:	29 f4       	brne	.+10     	; 0x1006 <uart0_get_data_end+0x20>
    uart0_flags.data_received = FALSE;
     ffc:	90 91 05 04 	lds	r25, 0x0405
    1000:	97 7f       	andi	r25, 0xF7	; 247
    1002:	90 93 05 04 	sts	0x0405, r25
  }
  return i;
}
    1006:	08 95       	ret

00001008 <uart0_put_data>:
{
  byte i;
  byte j;
  byte sum;
  
  j = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    1008:	40 91 0a 04 	lds	r20, 0x040A
    100c:	4f 5f       	subi	r20, 0xFF	; 255
    100e:	4f 71       	andi	r20, 0x1F	; 31
    1010:	dc 01       	movw	r26, r24
    1012:	24 2f       	mov	r18, r20
    1014:	30 e0       	ldi	r19, 0x00	; 0
    1016:	f9 01       	movw	r30, r18
    1018:	ee 0f       	add	r30, r30
    101a:	ff 1f       	adc	r31, r31
    101c:	ee 0f       	add	r30, r30
    101e:	ff 1f       	adc	r31, r31
    1020:	ee 0f       	add	r30, r30
    1022:	ff 1f       	adc	r31, r31
    1024:	e2 0f       	add	r30, r18
    1026:	f3 1f       	adc	r31, r19
    1028:	e4 5d       	subi	r30, 0xD4	; 212
    102a:	f9 4f       	sbci	r31, 0xF9	; 249
    102c:	2f 5f       	subi	r18, 0xFF	; 255
    102e:	3f 4f       	sbci	r19, 0xFF	; 255
    1030:	c9 01       	movw	r24, r18
    1032:	88 0f       	add	r24, r24
    1034:	99 1f       	adc	r25, r25
    1036:	88 0f       	add	r24, r24
    1038:	99 1f       	adc	r25, r25
    103a:	88 0f       	add	r24, r24
    103c:	99 1f       	adc	r25, r25
    103e:	28 0f       	add	r18, r24
    1040:	39 1f       	adc	r19, r25
    1042:	24 5d       	subi	r18, 0xD4	; 212
    1044:	39 4f       	sbci	r19, 0xF9	; 249

  sum = 0;
  // copy data without sum
  for(i=0; i<9; i++) {
    uart0_buf_pac_tx[j].b[i] = *dataptr;
    1046:	8d 91       	ld	r24, X+
    1048:	81 93       	st	Z+, r24
  
  j = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data without sum
  for(i=0; i<9; i++) {
    104a:	e2 17       	cp	r30, r18
    104c:	f3 07       	cpc	r31, r19
    104e:	d9 f7       	brne	.-10     	; 0x1046 <uart0_put_data+0x3e>
    dataptr++;
  }
  //use original sum
  //uart0_buf_pac_tx[j].n.sum = sum; // save calculated sum

  uart0_buf_pac_tx_ptr_e = j;
    1050:	40 93 0a 04 	sts	0x040A, r20
    1054:	08 95       	ret

00001056 <uart1_rx_size>:
/******************************************************/
// Useful functions
/******************************************************/
byte uart1_rx_size(void)
{
  return ((uart1_buf_rx_ptr_e - uart1_buf_rx_ptr_b) & UART1_BUFFER_LINEAR_SIZE_MAX);
    1056:	80 91 19 04 	lds	r24, 0x0419
    105a:	90 91 1a 04 	lds	r25, 0x041A
    105e:	89 1b       	sub	r24, r25
}
    1060:	8f 71       	andi	r24, 0x1F	; 31
    1062:	08 95       	ret

00001064 <uart1_get_char>:
  return (uart1_buf_tx_ptr_e == uart1_buf_tx_ptr_b);
}
*/
inline byte uart1_rx_empty(void)
{
  return (uart1_buf_rx_ptr_e == uart1_buf_rx_ptr_b);
    1064:	90 91 19 04 	lds	r25, 0x0419
    1068:	80 91 1a 04 	lds	r24, 0x041A
{
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;
  
  if (uart1_rx_empty()) {
    106c:	98 13       	cpse	r25, r24
    106e:	07 c0       	rjmp	.+14     	; 0x107e <uart1_get_char+0x1a>
    // v bufferu nic není
    uart1_flags_buferr.buf_rx_lin_under = true;
    1070:	80 91 0f 04 	lds	r24, 0x040F
    1074:	88 60       	ori	r24, 0x08	; 8
    1076:	80 93 0f 04 	sts	0x040F, r24
    return 0; 
    107a:	80 e0       	ldi	r24, 0x00	; 0
    107c:	08 95       	ret
   } else {
    ptr = (uart1_buf_rx_ptr_b+1) & UART1_BUFFER_LINEAR_SIZE_MAX;
    107e:	90 91 1a 04 	lds	r25, 0x041A
    1082:	9f 5f       	subi	r25, 0xFF	; 255
    1084:	9f 71       	andi	r25, 0x1F	; 31
    res = uart1_buf_rx[ptr];
    1086:	e9 2f       	mov	r30, r25
    1088:	f0 e0       	ldi	r31, 0x00	; 0
    108a:	eb 58       	subi	r30, 0x8B	; 139
    108c:	f7 4f       	sbci	r31, 0xF7	; 247
    108e:	80 81       	ld	r24, Z
    uart1_buf_rx_ptr_b = ptr;
    1090:	90 93 1a 04 	sts	0x041A, r25
    return res;
  }
}
    1094:	08 95       	ret

00001096 <uart1_receive_char>:
  return ((uart1_buf_tx_ptr_e + 1) & UART1_BUFFER_LINEAR_SIZE_MAX) == uart1_buf_tx_ptr_b);
}
*/
inline byte uart1_rx_full(void)
{
  return (((uart1_buf_rx_ptr_e + 1) & UART1_BUFFER_LINEAR_SIZE_MAX) == uart1_buf_rx_ptr_b);
    1096:	20 91 19 04 	lds	r18, 0x0419
    109a:	40 91 1a 04 	lds	r20, 0x041A
    109e:	30 e0       	ldi	r19, 0x00	; 0
    10a0:	2f 5f       	subi	r18, 0xFF	; 255
    10a2:	3f 4f       	sbci	r19, 0xFF	; 255
    10a4:	2f 71       	andi	r18, 0x1F	; 31
    10a6:	33 27       	eor	r19, r19
    10a8:	50 e0       	ldi	r21, 0x00	; 0
void uart1_receive_char(char dat)
{
  // interrupt safe -> write *(e+1); e++
  byte ptr;
  
  if (uart1_rx_full()) {
    10aa:	24 17       	cp	r18, r20
    10ac:	35 07       	cpc	r19, r21
    10ae:	31 f4       	brne	.+12     	; 0x10bc <uart1_receive_char+0x26>
    // není kam pøíjímat !
    uart1_flags_buferr.buf_rx_lin_over = true;
    10b0:	80 91 0f 04 	lds	r24, 0x040F
    10b4:	84 60       	ori	r24, 0x04	; 4
    10b6:	80 93 0f 04 	sts	0x040F, r24
    10ba:	08 95       	ret
   } else {
    ptr = (uart1_buf_rx_ptr_e+1) & UART1_BUFFER_LINEAR_SIZE_MAX;
    10bc:	90 91 19 04 	lds	r25, 0x0419
    10c0:	9f 5f       	subi	r25, 0xFF	; 255
    10c2:	9f 71       	andi	r25, 0x1F	; 31
    uart1_buf_rx[ptr] = dat;
    10c4:	e9 2f       	mov	r30, r25
    10c6:	f0 e0       	ldi	r31, 0x00	; 0
    10c8:	eb 58       	subi	r30, 0x8B	; 139
    10ca:	f7 4f       	sbci	r31, 0xF7	; 247
    10cc:	80 83       	st	Z, r24
    uart1_buf_rx_ptr_e = ptr;
    10ce:	90 93 19 04 	sts	0x0419, r25
    10d2:	08 95       	ret

000010d4 <uart1_send_char>:
char uart1_send_char(void)
{
  byte ptr;
  byte res;
  
  if (uart1_buf_tx_ptr > 8) {
    10d4:	80 91 18 04 	lds	r24, 0x0418
    10d8:	89 30       	cpi	r24, 0x09	; 9
    10da:	38 f0       	brcs	.+14     	; 0x10ea <uart1_send_char+0x16>
    // není co vysílat !
    uart1_flags_buferr.buf_tx_lin_under = true;
    10dc:	80 91 0f 04 	lds	r24, 0x040F
    10e0:	82 60       	ori	r24, 0x02	; 2
    10e2:	80 93 0f 04 	sts	0x040F, r24
    return 0;
    10e6:	80 e0       	ldi	r24, 0x00	; 0
    10e8:	08 95       	ret
   } else {
    // vrátí byte k odeslání
    ptr = uart1_buf_tx_ptr;
    10ea:	e0 91 18 04 	lds	r30, 0x0418
    res = uart1_buf_tx[ptr];
    10ee:	f0 e0       	ldi	r31, 0x00	; 0
    10f0:	e4 5b       	subi	r30, 0xB4	; 180
    10f2:	f8 4f       	sbci	r31, 0xF8	; 248
    10f4:	80 81       	ld	r24, Z
    uart1_buf_tx_ptr++;
    10f6:	90 91 18 04 	lds	r25, 0x0418
    10fa:	9f 5f       	subi	r25, 0xFF	; 255
    10fc:	90 93 18 04 	sts	0x0418, r25
    return res; 
  }
}
    1100:	08 95       	ret

00001102 <uart1_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart1_send(void)
{
  if (uart1_flags.txing == false) {
    1102:	80 91 10 04 	lds	r24, 0x0410
    1106:	80 fd       	sbrc	r24, 0
    1108:	11 c0       	rjmp	.+34     	; 0x112c <uart1_send+0x2a>
    // is some data in buffer ?
    uart1_flags.txing = true;
    110a:	80 91 10 04 	lds	r24, 0x0410
    110e:	81 60       	ori	r24, 0x01	; 1
    1110:	80 93 10 04 	sts	0x0410, r24
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_RXEN);
    1114:	e9 ec       	ldi	r30, 0xC9	; 201
    1116:	f0 e0       	ldi	r31, 0x00	; 0
    1118:	80 81       	ld	r24, Z
    111a:	8f 7e       	andi	r24, 0xEF	; 239
    111c:	80 83       	st	Z, r24
    UART1_TX_ENA;  // tx mode
    111e:	5c 9a       	sbi	0x0b, 4	; 11
    uart1_buf_tx_ptr = 0; // send first byte from buffer
    1120:	10 92 18 04 	sts	0x0418, r1
    UART1_PROC_UDR = uart1_send_char();
    1124:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <uart1_send_char>
    1128:	80 93 ce 00 	sts	0x00CE, r24
    112c:	08 95       	ret

0000112e <uart1_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart1_interrupt_rx(byte enable)
{
  if (enable)
    112e:	88 23       	and	r24, r24
    1130:	31 f0       	breq	.+12     	; 0x113e <uart1_interrupt_rx+0x10>
    UART1_PROC_UCSRB |= BV(UART1_PROC_RXCIE);
    1132:	e9 ec       	ldi	r30, 0xC9	; 201
    1134:	f0 e0       	ldi	r31, 0x00	; 0
    1136:	80 81       	ld	r24, Z
    1138:	80 68       	ori	r24, 0x80	; 128
    113a:	80 83       	st	Z, r24
    113c:	08 95       	ret
   else
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_RXCIE);
    113e:	e9 ec       	ldi	r30, 0xC9	; 201
    1140:	f0 e0       	ldi	r31, 0x00	; 0
    1142:	80 81       	ld	r24, Z
    1144:	8f 77       	andi	r24, 0x7F	; 127
    1146:	80 83       	st	Z, r24
    1148:	08 95       	ret

0000114a <uart1_interrupt_tx>:
}

void uart1_interrupt_tx(byte enable)
{
  if (enable)
    114a:	88 23       	and	r24, r24
    114c:	31 f0       	breq	.+12     	; 0x115a <uart1_interrupt_tx+0x10>
    UART1_PROC_UCSRB |= BV(UART1_PROC_TXCIE);
    114e:	e9 ec       	ldi	r30, 0xC9	; 201
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	80 81       	ld	r24, Z
    1154:	80 64       	ori	r24, 0x40	; 64
    1156:	80 83       	st	Z, r24
    1158:	08 95       	ret
   else
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_TXCIE);
    115a:	e9 ec       	ldi	r30, 0xC9	; 201
    115c:	f0 e0       	ldi	r31, 0x00	; 0
    115e:	80 81       	ld	r24, Z
    1160:	8f 7b       	andi	r24, 0xBF	; 191
    1162:	80 83       	st	Z, r24
    1164:	08 95       	ret

00001166 <__vector_28>:

/******************************************************/
//
/******************************************************/
ISR(UART1_PROC_RX_vect)
{
    1166:	1f 92       	push	r1
    1168:	0f 92       	push	r0
    116a:	0f b6       	in	r0, 0x3f	; 63
    116c:	0f 92       	push	r0
    116e:	11 24       	eor	r1, r1
    1170:	2f 93       	push	r18
    1172:	3f 93       	push	r19
    1174:	4f 93       	push	r20
    1176:	5f 93       	push	r21
    1178:	6f 93       	push	r22
    117a:	7f 93       	push	r23
    117c:	8f 93       	push	r24
    117e:	9f 93       	push	r25
    1180:	af 93       	push	r26
    1182:	bf 93       	push	r27
    1184:	ef 93       	push	r30
    1186:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;

  uart1_rx_timeout = UART1_TIMEOUT;
    1188:	85 e0       	ldi	r24, 0x05	; 5
    118a:	80 93 13 04 	sts	0x0413, r24
  tmpStatus = UART1_PROC_UCSRA;
    118e:	80 91 c8 00 	lds	r24, 0x00C8
  uart1_status |= tmpStatus;
    1192:	90 91 11 04 	lds	r25, 0x0411
    1196:	89 2b       	or	r24, r25
    1198:	80 93 11 04 	sts	0x0411, r24
  tmpDat = UART1_PROC_UDR;
    119c:	80 91 ce 00 	lds	r24, 0x00CE
  uart1_receive_char(tmpDat);
    11a0:	0e 94 4b 08 	call	0x1096	; 0x1096 <uart1_receive_char>
}
    11a4:	ff 91       	pop	r31
    11a6:	ef 91       	pop	r30
    11a8:	bf 91       	pop	r27
    11aa:	af 91       	pop	r26
    11ac:	9f 91       	pop	r25
    11ae:	8f 91       	pop	r24
    11b0:	7f 91       	pop	r23
    11b2:	6f 91       	pop	r22
    11b4:	5f 91       	pop	r21
    11b6:	4f 91       	pop	r20
    11b8:	3f 91       	pop	r19
    11ba:	2f 91       	pop	r18
    11bc:	0f 90       	pop	r0
    11be:	0f be       	out	0x3f, r0	; 63
    11c0:	0f 90       	pop	r0
    11c2:	1f 90       	pop	r1
    11c4:	18 95       	reti

000011c6 <__vector_30>:

/******************************************************/
//
/******************************************************/
ISR(UART1_PROC_TX_vect)
{
    11c6:	1f 92       	push	r1
    11c8:	0f 92       	push	r0
    11ca:	0f b6       	in	r0, 0x3f	; 63
    11cc:	0f 92       	push	r0
    11ce:	11 24       	eor	r1, r1
    11d0:	2f 93       	push	r18
    11d2:	3f 93       	push	r19
    11d4:	4f 93       	push	r20
    11d6:	5f 93       	push	r21
    11d8:	6f 93       	push	r22
    11da:	7f 93       	push	r23
    11dc:	8f 93       	push	r24
    11de:	9f 93       	push	r25
    11e0:	af 93       	push	r26
    11e2:	bf 93       	push	r27
    11e4:	ef 93       	push	r30
    11e6:	ff 93       	push	r31
  byte tmpDat;

  // ???
  if (uart1_flags.txing == false) return;
    11e8:	80 91 10 04 	lds	r24, 0x0410
    11ec:	80 ff       	sbrs	r24, 0
    11ee:	1c c0       	rjmp	.+56     	; 0x1228 <__vector_30+0x62>

  // is next data in buffer?
  if (uart1_buf_tx_ptr > 8) {
    11f0:	80 91 18 04 	lds	r24, 0x0418
    11f4:	89 30       	cpi	r24, 0x09	; 9
    11f6:	a0 f0       	brcs	.+40     	; 0x1220 <__vector_30+0x5a>
    // whole buffer was sended
    uart1_flags.txing = FALSE;
    11f8:	80 91 10 04 	lds	r24, 0x0410
    11fc:	8e 7f       	andi	r24, 0xFE	; 254
    11fe:	80 93 10 04 	sts	0x0410, r24
    // if whole packed was send, wait for response
    uart1_tx_timeout = UART1_TX_TIMEOUT;
    1202:	82 e3       	ldi	r24, 0x32	; 50
    1204:	80 93 12 04 	sts	0x0412, r24
    uart1_flags.wait_tx = TRUE;
    1208:	80 91 10 04 	lds	r24, 0x0410
    120c:	84 60       	ori	r24, 0x04	; 4
    120e:	80 93 10 04 	sts	0x0410, r24
    UART1_TX_DIS;   // rx mode
    1212:	5c 98       	cbi	0x0b, 4	; 11
    UART1_PROC_UCSRB |= BV(UART1_PROC_RXEN);
    1214:	e9 ec       	ldi	r30, 0xC9	; 201
    1216:	f0 e0       	ldi	r31, 0x00	; 0
    1218:	80 81       	ld	r24, Z
    121a:	80 61       	ori	r24, 0x10	; 16
    121c:	80 83       	st	Z, r24
    return;
    121e:	04 c0       	rjmp	.+8      	; 0x1228 <__vector_30+0x62>
  }

  // send next byte
  tmpDat = uart1_send_char();
    1220:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <uart1_send_char>
  UART1_PROC_UDR = tmpDat;
    1224:	80 93 ce 00 	sts	0x00CE, r24
}
    1228:	ff 91       	pop	r31
    122a:	ef 91       	pop	r30
    122c:	bf 91       	pop	r27
    122e:	af 91       	pop	r26
    1230:	9f 91       	pop	r25
    1232:	8f 91       	pop	r24
    1234:	7f 91       	pop	r23
    1236:	6f 91       	pop	r22
    1238:	5f 91       	pop	r21
    123a:	4f 91       	pop	r20
    123c:	3f 91       	pop	r19
    123e:	2f 91       	pop	r18
    1240:	0f 90       	pop	r0
    1242:	0f be       	out	0x3f, r0	; 63
    1244:	0f 90       	pop	r0
    1246:	1f 90       	pop	r1
    1248:	18 95       	reti

0000124a <uart1_init>:
{
  // UART port
  //UART1_TX_DIR;
  //DDRD |= BV(PD3);

  UART1_PROC_UBRRL = (F_CPU / (16UL * UART1_DEFAULT_BAUD)) - 1;
    124a:	87 e1       	ldi	r24, 0x17	; 23
    124c:	80 93 cc 00 	sts	0x00CC, r24

  UART1_PROC_UCSRB |= BV(UART1_PROC_TXEN) | BV(UART1_PROC_RXEN); /* tx/rx enable */
    1250:	e9 ec       	ldi	r30, 0xC9	; 201
    1252:	f0 e0       	ldi	r31, 0x00	; 0
    1254:	80 81       	ld	r24, Z
    1256:	88 61       	ori	r24, 0x18	; 24
    1258:	80 83       	st	Z, r24

  uart1_interrupt_rx(true);
    125a:	81 e0       	ldi	r24, 0x01	; 1
    125c:	0e 94 97 08 	call	0x112e	; 0x112e <uart1_interrupt_rx>
  uart1_interrupt_tx(true);
    1260:	81 e0       	ldi	r24, 0x01	; 1
    1262:	0e 94 a5 08 	call	0x114a	; 0x114a <uart1_interrupt_tx>
  uart1_status = 0;
    1266:	10 92 11 04 	sts	0x0411, r1
    126a:	08 95       	ret

0000126c <uart1_process>:

extern uint8_t Pocet;
//----------------------------------------------------------
// process internal logic
void uart1_process(void)
{
    126c:	bf 92       	push	r11
    126e:	cf 92       	push	r12
    1270:	df 92       	push	r13
    1272:	ef 92       	push	r14
    1274:	ff 92       	push	r15
    1276:	0f 93       	push	r16
    1278:	1f 93       	push	r17
    127a:	cf 93       	push	r28
    127c:	df 93       	push	r29
  uart1_buf_rx_ptr_b = uart1_buf_rx_ptr_e;
}

inline byte uart1_pac_tx_empty(void)
{
  return (uart1_buf_pac_tx_ptr_e == uart1_buf_pac_tx_ptr_b);
    127e:	80 91 17 04 	lds	r24, 0x0417
	byte sum;
	byte *ptr;
	byte iptr;
	
	// pøedává zpravy na odvysílání z paketového do lineárního bufferu
	if (!uart1_pac_tx_empty())
    1282:	90 91 16 04 	lds	r25, 0x0416
    1286:	98 17       	cp	r25, r24
    1288:	59 f1       	breq	.+86     	; 0x12e0 <uart1_process+0x74>
	{
		// jsou data k odesláni ?
		if ((!uart1_flags.txing) && (!uart1_flags.wait_tx))
    128a:	90 91 10 04 	lds	r25, 0x0410
    128e:	90 fd       	sbrc	r25, 0
    1290:	27 c0       	rjmp	.+78     	; 0x12e0 <uart1_process+0x74>
    1292:	90 91 10 04 	lds	r25, 0x0410
    1296:	92 fd       	sbrc	r25, 2
    1298:	23 c0       	rjmp	.+70     	; 0x12e0 <uart1_process+0x74>
		{
			// nevysíláme ani neèekáme na odpoveï ?
			// zaèneme vysílat dalí zprávu
			i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    129a:	8f 5f       	subi	r24, 0xFF	; 255
    129c:	8f 70       	andi	r24, 0x0F	; 15
			ptr = (byte *) &(uart1_buf_pac_tx[i]);
    129e:	28 2f       	mov	r18, r24
    12a0:	30 e0       	ldi	r19, 0x00	; 0
    12a2:	a9 01       	movw	r20, r18
    12a4:	44 0f       	add	r20, r20
    12a6:	55 1f       	adc	r21, r21
    12a8:	44 0f       	add	r20, r20
    12aa:	55 1f       	adc	r21, r21
    12ac:	44 0f       	add	r20, r20
    12ae:	55 1f       	adc	r21, r21
    12b0:	24 0f       	add	r18, r20
    12b2:	35 1f       	adc	r19, r21
    12b4:	2b 5a       	subi	r18, 0xAB	; 171
    12b6:	38 4f       	sbci	r19, 0xF8	; 248
			uart1_buf_pac_tx_ptr_b = i;
    12b8:	80 93 17 04 	sts	0x0417, r24
    12bc:	a9 01       	movw	r20, r18
    12be:	47 5f       	subi	r20, 0xF7	; 247
    12c0:	5f 4f       	sbci	r21, 0xFF	; 255
		if ((!uart1_flags.txing) && (!uart1_flags.wait_tx))
		{
			// nevysíláme ani neèekáme na odpoveï ?
			// zaèneme vysílat dalí zprávu
			i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
			ptr = (byte *) &(uart1_buf_pac_tx[i]);
    12c2:	f9 01       	movw	r30, r18
    12c4:	df 01       	movw	r26, r30
    12c6:	a2 1b       	sub	r26, r18
    12c8:	b3 0b       	sbc	r27, r19
			uart1_buf_pac_tx_ptr_b = i;
			for (i=0; i<9; i++)
			{
				uart1_buf_tx[i] = *ptr;
    12ca:	81 91       	ld	r24, Z+
    12cc:	a4 5b       	subi	r26, 0xB4	; 180
    12ce:	b8 4f       	sbci	r27, 0xF8	; 248
    12d0:	8c 93       	st	X, r24
			// nevysíláme ani neèekáme na odpoveï ?
			// zaèneme vysílat dalí zprávu
			i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
			ptr = (byte *) &(uart1_buf_pac_tx[i]);
			uart1_buf_pac_tx_ptr_b = i;
			for (i=0; i<9; i++)
    12d2:	e4 17       	cp	r30, r20
    12d4:	f5 07       	cpc	r31, r21
    12d6:	b1 f7       	brne	.-20     	; 0x12c4 <uart1_process+0x58>
			{
				uart1_buf_tx[i] = *ptr;
				ptr++;
			}
			uart1_buf_tx_ptr = 0;
    12d8:	10 92 18 04 	sts	0x0418, r1
			uart1_send();
    12dc:	0e 94 81 08 	call	0x1102	; 0x1102 <uart1_send>
		}
	}

  // kontroluje pøijatá data
  if ((!uart1_flags.data_received) && (uart1_rx_size() > 8)) {
    12e0:	80 91 10 04 	lds	r24, 0x0410
    12e4:	83 fd       	sbrc	r24, 3
    12e6:	64 c0       	rjmp	.+200    	; 0x13b0 <uart1_process+0x144>
    12e8:	0e 94 2b 08 	call	0x1056	; 0x1056 <uart1_rx_size>
    12ec:	89 30       	cpi	r24, 0x09	; 9
    12ee:	08 f4       	brcc	.+2      	; 0x12f2 <uart1_process+0x86>
    12f0:	5f c0       	rjmp	.+190    	; 0x13b0 <uart1_process+0x144>
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?
    // pøedáme do paketového pøijímacího bufferu
    iptr = (uart1_buf_pac_rx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX;
    12f2:	b0 90 14 04 	lds	r11, 0x0414
    12f6:	81 e0       	ldi	r24, 0x01	; 1
    12f8:	8b 0d       	add	r24, r11
    12fa:	8f 70       	andi	r24, 0x0F	; 15
    12fc:	b8 2e       	mov	r11, r24
    12fe:	e8 2e       	mov	r14, r24
    1300:	f1 2c       	mov	r15, r1
    1302:	e7 01       	movw	r28, r14
    1304:	cc 0f       	add	r28, r28
    1306:	dd 1f       	adc	r29, r29
    1308:	cc 0f       	add	r28, r28
    130a:	dd 1f       	adc	r29, r29
    130c:	cc 0f       	add	r28, r28
    130e:	dd 1f       	adc	r29, r29
    1310:	ce 0d       	add	r28, r14
    1312:	df 1d       	adc	r29, r15
    1314:	cb 51       	subi	r28, 0x1B	; 27
    1316:	d8 4f       	sbci	r29, 0xF8	; 248
    1318:	2f ef       	ldi	r18, 0xFF	; 255
    131a:	e2 1a       	sub	r14, r18
    131c:	f2 0a       	sbc	r15, r18
    131e:	c7 01       	movw	r24, r14
    1320:	88 0f       	add	r24, r24
    1322:	99 1f       	adc	r25, r25
    1324:	88 0f       	add	r24, r24
    1326:	99 1f       	adc	r25, r25
    1328:	88 0f       	add	r24, r24
    132a:	99 1f       	adc	r25, r25
    132c:	8e 0d       	add	r24, r14
    132e:	9f 1d       	adc	r25, r15
    1330:	9c 01       	movw	r18, r24
    1332:	2b 51       	subi	r18, 0x1B	; 27
    1334:	38 4f       	sbci	r19, 0xF8	; 248
    1336:	79 01       	movw	r14, r18
    for(i=0; i<9; i++) {
      uart1_buf_pac_rx[iptr].b[i] = uart1_get_char();
    1338:	cb 2c       	mov	r12, r11
    133a:	d1 2c       	mov	r13, r1
    133c:	86 01       	movw	r16, r12
    133e:	0e 94 32 08 	call	0x1064	; 0x1064 <uart1_get_char>
    1342:	89 93       	st	Y+, r24
  // kontroluje pøijatá data
  if ((!uart1_flags.data_received) && (uart1_rx_size() > 8)) {
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?
    // pøedáme do paketového pøijímacího bufferu
    iptr = (uart1_buf_pac_rx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX;
    for(i=0; i<9; i++) {
    1344:	ce 15       	cp	r28, r14
    1346:	df 05       	cpc	r29, r15
    1348:	c9 f7       	brne	.-14     	; 0x133c <uart1_process+0xd0>
      uart1_buf_pac_rx[iptr].b[i] = uart1_get_char();
    }
    uart1_buf_pac_rx_ptr_e = iptr;
    134a:	b0 92 14 04 	sts	0x0414, r11
    134e:	f6 01       	movw	r30, r12
    1350:	ee 0f       	add	r30, r30
    1352:	ff 1f       	adc	r31, r31
    1354:	ee 0f       	add	r30, r30
    1356:	ff 1f       	adc	r31, r31
    1358:	ee 0f       	add	r30, r30
    135a:	ff 1f       	adc	r31, r31
    135c:	ec 0d       	add	r30, r12
    135e:	fd 1d       	adc	r31, r13
    1360:	eb 51       	subi	r30, 0x1B	; 27
    1362:	f8 4f       	sbci	r31, 0xF8	; 248

    // odpovídá kontrolní souèet?
    sum = 0;
    1364:	90 e0       	ldi	r25, 0x00	; 0
	for(i=0; i<8; i++)
    1366:	80 e0       	ldi	r24, 0x00	; 0
	{
		sum += uart1_buf_pac_rx[iptr].b[i];
    1368:	21 91       	ld	r18, Z+
    136a:	92 0f       	add	r25, r18
    }
    uart1_buf_pac_rx_ptr_e = iptr;

    // odpovídá kontrolní souèet?
    sum = 0;
	for(i=0; i<8; i++)
    136c:	8f 5f       	subi	r24, 0xFF	; 255
    136e:	88 30       	cpi	r24, 0x08	; 8
    1370:	d9 f7       	brne	.-10     	; 0x1368 <uart1_process+0xfc>
	{
		sum += uart1_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart1_buf_pac_rx[iptr].b[8]) {
    1372:	f8 01       	movw	r30, r16
    1374:	ee 0f       	add	r30, r30
    1376:	ff 1f       	adc	r31, r31
    1378:	ee 0f       	add	r30, r30
    137a:	ff 1f       	adc	r31, r31
    137c:	ee 0f       	add	r30, r30
    137e:	ff 1f       	adc	r31, r31
    1380:	0e 0f       	add	r16, r30
    1382:	1f 1f       	adc	r17, r31
    1384:	f8 01       	movw	r30, r16
    1386:	eb 51       	subi	r30, 0x1B	; 27
    1388:	f8 4f       	sbci	r31, 0xF8	; 248
    138a:	80 85       	ldd	r24, Z+8	; 0x08
    138c:	89 13       	cpse	r24, r25
    138e:	0b c0       	rjmp	.+22     	; 0x13a6 <uart1_process+0x13a>
      // souèet v poøádku
      uart1_flags.data_received = TRUE;
    1390:	80 91 10 04 	lds	r24, 0x0410
    1394:	88 60       	ori	r24, 0x08	; 8
    1396:	80 93 10 04 	sts	0x0410, r24
      uart1_flags.wait_tx = FALSE; // odpoveï pøila
    139a:	80 91 10 04 	lds	r24, 0x0410
    139e:	8b 7f       	andi	r24, 0xFB	; 251
    13a0:	80 93 10 04 	sts	0x0410, r24
    13a4:	05 c0       	rjmp	.+10     	; 0x13b0 <uart1_process+0x144>
      uart1_buf_pac_rx_ptr_e = iptr;
     } else {
      uart1_flags.data_receive_error = TRUE;
    13a6:	80 91 10 04 	lds	r24, 0x0410
    13aa:	80 61       	ori	r24, 0x10	; 16
    13ac:	80 93 10 04 	sts	0x0410, r24
    uart1_flags.data_received = TRUE;
    uart1_flags.wait_tx = FALSE; // odpoveï pøila
    */
  }

}
    13b0:	df 91       	pop	r29
    13b2:	cf 91       	pop	r28
    13b4:	1f 91       	pop	r17
    13b6:	0f 91       	pop	r16
    13b8:	ff 90       	pop	r15
    13ba:	ef 90       	pop	r14
    13bc:	df 90       	pop	r13
    13be:	cf 90       	pop	r12
    13c0:	bf 90       	pop	r11
    13c2:	08 95       	ret

000013c4 <uart1_ISR_timer>:
//----------------------------------------------------------
// timer function
void uart1_ISR_timer(void)
{
  // pauza za odeslanými daty (nepøila odpovìï)
  if (uart1_flags.wait_tx) {
    13c4:	80 91 10 04 	lds	r24, 0x0410
    13c8:	82 ff       	sbrs	r24, 2
    13ca:	0e c0       	rjmp	.+28     	; 0x13e8 <uart1_ISR_timer+0x24>
    uart1_tx_timeout--;
    13cc:	80 91 12 04 	lds	r24, 0x0412
    13d0:	81 50       	subi	r24, 0x01	; 1
    13d2:	80 93 12 04 	sts	0x0412, r24
    if (uart1_tx_timeout == 0) {
    13d6:	80 91 12 04 	lds	r24, 0x0412
    13da:	81 11       	cpse	r24, r1
    13dc:	05 c0       	rjmp	.+10     	; 0x13e8 <uart1_ISR_timer+0x24>
      uart1_flags.wait_tx = FALSE;
    13de:	80 91 10 04 	lds	r24, 0x0410
    13e2:	8b 7f       	andi	r24, 0xFB	; 251
    13e4:	80 93 10 04 	sts	0x0410, r24
    }
  }

  // smazání náhodnì pøijatých dat
  if (uart1_rx_timeout > 0) {
    13e8:	80 91 13 04 	lds	r24, 0x0413
    13ec:	88 23       	and	r24, r24
    13ee:	31 f0       	breq	.+12     	; 0x13fc <uart1_ISR_timer+0x38>
    uart1_rx_timeout--;
    13f0:	80 91 13 04 	lds	r24, 0x0413
    13f4:	81 50       	subi	r24, 0x01	; 1
    13f6:	80 93 13 04 	sts	0x0413, r24
    13fa:	08 95       	ret
    } else {
    uart1_buf_rx_ptr_b = uart1_buf_rx_ptr_e;
    13fc:	80 91 19 04 	lds	r24, 0x0419
    1400:	80 93 1a 04 	sts	0x041A, r24
    1404:	08 95       	ret

00001406 <uart1_get_data_begin>:
  return (uart1_buf_pac_tx_ptr_e == uart1_buf_pac_tx_ptr_b);
}

inline byte uart1_pac_rx_empty(void)
{
  return (uart1_buf_pac_rx_ptr_e == uart1_buf_pac_rx_ptr_b);
    1406:	80 91 15 04 	lds	r24, 0x0415
// must be called uart0_get_data_end() at end of handling data
byte * uart1_get_data_begin(void)
{
  byte iptr;
  
  if (uart1_pac_rx_empty()) {
    140a:	90 91 14 04 	lds	r25, 0x0414
    140e:	98 13       	cpse	r25, r24
    1410:	08 c0       	rjmp	.+16     	; 0x1422 <uart1_get_data_begin+0x1c>
    // není co pøedat !
    uart1_flags_buferr.buf_rx_pac_under = true;
    1412:	80 91 0f 04 	lds	r24, 0x040F
    1416:	80 68       	ori	r24, 0x80	; 128
    1418:	80 93 0f 04 	sts	0x040F, r24
    return 0;
    141c:	80 e0       	ldi	r24, 0x00	; 0
    141e:	90 e0       	ldi	r25, 0x00	; 0
    1420:	08 95       	ret
   } else {
    iptr = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    1422:	8f 5f       	subi	r24, 0xFF	; 255
    1424:	8f 70       	andi	r24, 0x0F	; 15
    return (byte *) &uart1_buf_pac_rx[iptr].b[0];
    1426:	90 e0       	ldi	r25, 0x00	; 0
    1428:	9c 01       	movw	r18, r24
    142a:	22 0f       	add	r18, r18
    142c:	33 1f       	adc	r19, r19
    142e:	22 0f       	add	r18, r18
    1430:	33 1f       	adc	r19, r19
    1432:	22 0f       	add	r18, r18
    1434:	33 1f       	adc	r19, r19
    1436:	82 0f       	add	r24, r18
    1438:	93 1f       	adc	r25, r19
    143a:	8b 51       	subi	r24, 0x1B	; 27
    143c:	98 4f       	sbci	r25, 0xF8	; 248
  }
}
    143e:	08 95       	ret

00001440 <uart1_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart1_get_data_end(void)
{
  byte i;
  
  i = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    1440:	90 91 15 04 	lds	r25, 0x0415
    1444:	9f 5f       	subi	r25, 0xFF	; 255
    1446:	9f 70       	andi	r25, 0x0F	; 15
  uart1_buf_pac_rx_ptr_b = i;
    1448:	90 93 15 04 	sts	0x0415, r25
  return (uart1_buf_pac_tx_ptr_e - uart1_buf_pac_tx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
}

inline byte uart1_pac_rx_size(void)
{
  return (uart1_buf_pac_rx_ptr_e - uart1_buf_pac_rx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
    144c:	80 91 14 04 	lds	r24, 0x0414
    1450:	89 1b       	sub	r24, r25
    1452:	8f 70       	andi	r24, 0x0F	; 15
  
  i = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
  uart1_buf_pac_rx_ptr_b = i;
  
  i = uart1_pac_rx_size();
  if (i == 0) {
    1454:	29 f4       	brne	.+10     	; 0x1460 <uart1_get_data_end+0x20>
    uart1_flags.data_received = FALSE;
    1456:	90 91 10 04 	lds	r25, 0x0410
    145a:	97 7f       	andi	r25, 0xF7	; 247
    145c:	90 93 10 04 	sts	0x0410, r25
  }
  return i;
}
    1460:	08 95       	ret

00001462 <uart1_put_data>:

//----------------------------------------------------------
// send packet pointed by dataptr
void uart1_put_data(byte * dataptr)
{
    1462:	cf 93       	push	r28
    1464:	df 93       	push	r29
    1466:	fc 01       	movw	r30, r24
  return (uart1_buf_pac_rx_ptr_e - uart1_buf_pac_rx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
}

inline byte uart1_pac_tx_full(void)
{
  return (((uart1_buf_pac_tx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX) ==  uart1_buf_pac_tx_ptr_b);
    1468:	40 91 16 04 	lds	r20, 0x0416
    146c:	84 2f       	mov	r24, r20
    146e:	90 e0       	ldi	r25, 0x00	; 0
    1470:	01 96       	adiw	r24, 0x01	; 1
    1472:	8f 70       	andi	r24, 0x0F	; 15
    1474:	99 27       	eor	r25, r25
    1476:	20 91 17 04 	lds	r18, 0x0417
    147a:	30 e0       	ldi	r19, 0x00	; 0
{
  byte i;
  byte j;
  byte sum;
  
  if (uart1_pac_tx_full()) {
    147c:	82 17       	cp	r24, r18
    147e:	93 07       	cpc	r25, r19
    1480:	31 f4       	brne	.+12     	; 0x148e <uart1_put_data+0x2c>
    // není kam zapsat !
    uart1_flags_buferr.buf_tx_pac_over = true;
    1482:	80 91 0f 04 	lds	r24, 0x040F
    1486:	80 61       	ori	r24, 0x10	; 16
    1488:	80 93 0f 04 	sts	0x040F, r24
    return;
    148c:	2b c0       	rjmp	.+86     	; 0x14e4 <uart1_put_data+0x82>
  }
  
  j = (uart1_buf_pac_tx_ptr_e+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    148e:	4f 5f       	subi	r20, 0xFF	; 255
    1490:	4f 70       	andi	r20, 0x0F	; 15
    1492:	84 2f       	mov	r24, r20
    1494:	90 e0       	ldi	r25, 0x00	; 0
    1496:	dc 01       	movw	r26, r24
    1498:	aa 0f       	add	r26, r26
    149a:	bb 1f       	adc	r27, r27
    149c:	aa 0f       	add	r26, r26
    149e:	bb 1f       	adc	r27, r27
    14a0:	aa 0f       	add	r26, r26
    14a2:	bb 1f       	adc	r27, r27
    14a4:	a8 0f       	add	r26, r24
    14a6:	b9 1f       	adc	r27, r25
    14a8:	ab 5a       	subi	r26, 0xAB	; 171
    14aa:	b8 4f       	sbci	r27, 0xF8	; 248
    14ac:	ef 01       	movw	r28, r30
    14ae:	28 96       	adiw	r28, 0x08	; 8

  sum = 0;
    14b0:	80 e0       	ldi	r24, 0x00	; 0
  // copy data without sum
  for(i=0; i<8; i++) {
    uart1_buf_pac_tx[j].b[i] = *dataptr;
    14b2:	64 2f       	mov	r22, r20
    14b4:	70 e0       	ldi	r23, 0x00	; 0
    14b6:	9b 01       	movw	r18, r22
    14b8:	90 81       	ld	r25, Z
    14ba:	9d 93       	st	X+, r25
    sum += *dataptr;
    14bc:	91 91       	ld	r25, Z+
    14be:	89 0f       	add	r24, r25
  
  j = (uart1_buf_pac_tx_ptr_e+1) & UART1_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data without sum
  for(i=0; i<8; i++) {
    14c0:	ec 17       	cp	r30, r28
    14c2:	fd 07       	cpc	r31, r29
    14c4:	c1 f7       	brne	.-16     	; 0x14b6 <uart1_put_data+0x54>
    uart1_buf_pac_tx[j].b[i] = *dataptr;
    sum += *dataptr;
    dataptr++;
  }
  uart1_buf_pac_tx[j].n.sum = sum; // save calculated sum
    14c6:	fb 01       	movw	r30, r22
    14c8:	ee 0f       	add	r30, r30
    14ca:	ff 1f       	adc	r31, r31
    14cc:	ee 0f       	add	r30, r30
    14ce:	ff 1f       	adc	r31, r31
    14d0:	ee 0f       	add	r30, r30
    14d2:	ff 1f       	adc	r31, r31
    14d4:	2e 0f       	add	r18, r30
    14d6:	3f 1f       	adc	r19, r31
    14d8:	f9 01       	movw	r30, r18
    14da:	eb 5a       	subi	r30, 0xAB	; 171
    14dc:	f8 4f       	sbci	r31, 0xF8	; 248
    14de:	80 87       	std	Z+8, r24	; 0x08

  uart1_buf_pac_tx_ptr_e = j;
    14e0:	40 93 16 04 	sts	0x0416, r20
}
    14e4:	df 91       	pop	r29
    14e6:	cf 91       	pop	r28
    14e8:	08 95       	ret

000014ea <uart1_set_baud>:
//----------------------------------------------------------
// Set from default baud rates
void uart1_set_baud(byte baud)
{
  // UART port
  switch (baud) {
    14ea:	90 e0       	ldi	r25, 0x00	; 0
    14ec:	8b 30       	cpi	r24, 0x0B	; 11
    14ee:	91 05       	cpc	r25, r1
    14f0:	80 f5       	brcc	.+96     	; 0x1552 <uart1_set_baud+0x68>
    14f2:	fc 01       	movw	r30, r24
    14f4:	e2 5c       	subi	r30, 0xC2	; 194
    14f6:	ff 4f       	sbci	r31, 0xFF	; 255
    14f8:	0c 94 98 0e 	jmp	0x1d30	; 0x1d30 <__tablejump2__>
    case 0:  
      MACRO_BAUDRATE(9600);
    14fc:	8f e5       	ldi	r24, 0x5F	; 95
    14fe:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1502:	08 95       	ret
    case 1:  
      MACRO_BAUDRATE(14400);
    1504:	8f e3       	ldi	r24, 0x3F	; 63
    1506:	80 93 cc 00 	sts	0x00CC, r24
      break;
    150a:	08 95       	ret
    case 2:  
      MACRO_BAUDRATE(19200);
    150c:	8f e2       	ldi	r24, 0x2F	; 47
    150e:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1512:	08 95       	ret
    case 3:  
      MACRO_BAUDRATE(28800);
    1514:	8f e1       	ldi	r24, 0x1F	; 31
    1516:	80 93 cc 00 	sts	0x00CC, r24
      break;
    151a:	08 95       	ret
    case 4:  
      MACRO_BAUDRATE(38400);
    151c:	87 e1       	ldi	r24, 0x17	; 23
    151e:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1522:	08 95       	ret
    case 5:  
      MACRO_BAUDRATE(57600);
    1524:	8f e0       	ldi	r24, 0x0F	; 15
    1526:	80 93 cc 00 	sts	0x00CC, r24
      break;
    152a:	08 95       	ret
    case 6:  
      MACRO_BAUDRATE(76800);
    152c:	8b e0       	ldi	r24, 0x0B	; 11
    152e:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1532:	08 95       	ret
    case 7:  
      MACRO_BAUDRATE(115200);
    1534:	87 e0       	ldi	r24, 0x07	; 7
    1536:	80 93 cc 00 	sts	0x00CC, r24
      break;
    153a:	08 95       	ret
    case 8:  
      MACRO_BAUDRATE(230400);
    153c:	83 e0       	ldi	r24, 0x03	; 3
    153e:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1542:	08 95       	ret
    case 9:  
      MACRO_BAUDRATE(250000);
    1544:	82 e0       	ldi	r24, 0x02	; 2
    1546:	80 93 cc 00 	sts	0x00CC, r24
      break;
    154a:	08 95       	ret
    case 10:  
      MACRO_BAUDRATE(500000);
    154c:	10 92 cc 00 	sts	0x00CC, r1
      break;
    1550:	08 95       	ret
    default:  
      MACRO_BAUDRATE(19200);
    1552:	8f e2       	ldi	r24, 0x2F	; 47
    1554:	80 93 cc 00 	sts	0x00CC, r24
    1558:	08 95       	ret

0000155a <__vector_16>:
Ttripac CheckModules;  // buffer
uint8_t Back=0;
extern uint8_t Pocet;

//----------------------------------------------------------
ISR(TIMER0_COMPA_vect) {
    155a:	1f 92       	push	r1
    155c:	0f 92       	push	r0
    155e:	0f b6       	in	r0, 0x3f	; 63
    1560:	0f 92       	push	r0
    1562:	11 24       	eor	r1, r1
    1564:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    1566:	81 e0       	ldi	r24, 0x01	; 1
    1568:	80 93 1b 04 	sts	0x041B, r24
}
    156c:	8f 91       	pop	r24
    156e:	0f 90       	pop	r0
    1570:	0f be       	out	0x3f, r0	; 63
    1572:	0f 90       	pop	r0
    1574:	1f 90       	pop	r1
    1576:	18 95       	reti

00001578 <__vector_17>:

ISR(TIMER0_COMPB_vect) {
    1578:	1f 92       	push	r1
    157a:	0f 92       	push	r0
    157c:	0f b6       	in	r0, 0x3f	; 63
    157e:	0f 92       	push	r0
    1580:	11 24       	eor	r1, r1
    1582:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    1584:	81 e0       	ldi	r24, 0x01	; 1
    1586:	80 93 1b 04 	sts	0x041B, r24
}
    158a:	8f 91       	pop	r24
    158c:	0f 90       	pop	r0
    158e:	0f be       	out	0x3f, r0	; 63
    1590:	0f 90       	pop	r0
    1592:	1f 90       	pop	r1
    1594:	18 95       	reti

00001596 <__vector_18>:

ISR(TIMER0_OVF_vect) {
    1596:	1f 92       	push	r1
    1598:	0f 92       	push	r0
    159a:	0f b6       	in	r0, 0x3f	; 63
    159c:	0f 92       	push	r0
    159e:	11 24       	eor	r1, r1
    15a0:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    15a2:	81 e0       	ldi	r24, 0x01	; 1
    15a4:	80 93 1b 04 	sts	0x041B, r24
}
    15a8:	8f 91       	pop	r24
    15aa:	0f 90       	pop	r0
    15ac:	0f be       	out	0x3f, r0	; 63
    15ae:	0f 90       	pop	r0
    15b0:	1f 90       	pop	r1
    15b2:	18 95       	reti

000015b4 <process_timer_100Hz>:
}

//----------------------------------------------------------
void process_timer_100Hz(void)
{
  if (timer0_flag)
    15b4:	80 91 1b 04 	lds	r24, 0x041B
    15b8:	88 23       	and	r24, r24
    15ba:	31 f0       	breq	.+12     	; 0x15c8 <process_timer_100Hz+0x14>
  { // T = 10ms
    timer0_flag = false;
    15bc:	10 92 1b 04 	sts	0x041B, r1
    uart0_ISR_timer();
    15c0:	0e 94 ca 07 	call	0xf94	; 0xf94 <uart0_ISR_timer>
    uart1_ISR_timer();
    15c4:	0e 94 e2 09 	call	0x13c4	; 0x13c4 <uart1_ISR_timer>
    15c8:	08 95       	ret

000015ca <init>:
//----------------------------------------------------------
void init(void)
{

  //DDRB = BV(PB0);
  DDRD = BV(PD1) | BV(PD3) | BV(PD4);
    15ca:	8a e1       	ldi	r24, 0x1A	; 26
    15cc:	8a b9       	out	0x0a, r24	; 10

  uart0_init(); // PC
    15ce:	0e 94 22 07 	call	0xe44	; 0xe44 <uart0_init>
  uart1_init(); // internal
    15d2:	0e 94 25 09 	call	0x124a	; 0x124a <uart1_init>
  adc_init();
    15d6:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <adc_init>
  //ADCInit();
  timer_init();
    15da:	0e 94 17 03 	call	0x62e	; 0x62e <timer_init>
  TB_Callback_setBaud = uart1_set_baud;
    15de:	85 e7       	ldi	r24, 0x75	; 117
    15e0:	9a e0       	ldi	r25, 0x0A	; 10
    15e2:	90 93 02 04 	sts	0x0402, r25
    15e6:	80 93 01 04 	sts	0x0401, r24
  TB_Init((void*) 0x10); // addr in eeprom with settings
    15ea:	80 e1       	ldi	r24, 0x10	; 16
    15ec:	90 e0       	ldi	r25, 0x00	; 0
    15ee:	0e 94 32 03 	call	0x664	; 0x664 <TB_Init>
  pp_init();
    15f2:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <pp_init>
  sei();
    15f6:	78 94       	sei
    15f8:	08 95       	ret

000015fa <main>:


//----------------------------------------------------------
int main(void)
{
	init();
    15fa:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <init>
	char Vystup[20];
	uint8_t MereniADC=0;
	float Convert=0;
	uint8_t PosunX=0, PosunY=0;
	
	GLCD_Initalize(); // Initalize LCD
    15fe:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <GLCD_Initalize>
		CheckModules.n.addr++;
		CheckModules.n.sum = TB_calcSum_Bus((byte *) &CheckModules);
	}
	*/
	
	GLCD_ClearText(); // Clear text area
    1602:	0e 94 57 02 	call	0x4ae	; 0x4ae <GLCD_ClearText>
	GLCD_ClearCG(); // Clear character generator area
    1606:	0e 94 67 02 	call	0x4ce	; 0x4ce <GLCD_ClearCG>
	GLCD_ClearGraphic(); // Clear graphic area
    160a:	0e 94 77 02 	call	0x4ee	; 0x4ee <GLCD_ClearGraphic>

	//GLCD_Image(gImage_Obr3, 0, 0, 8, 8);
	GLCD_Bitmap(NewBitmap, 0, 0, 96, 64);
    160e:	00 e4       	ldi	r16, 0x40	; 64
    1610:	10 e0       	ldi	r17, 0x00	; 0
    1612:	20 e6       	ldi	r18, 0x60	; 96
    1614:	30 e0       	ldi	r19, 0x00	; 0
    1616:	40 e0       	ldi	r20, 0x00	; 0
    1618:	50 e0       	ldi	r21, 0x00	; 0
    161a:	60 e0       	ldi	r22, 0x00	; 0
    161c:	70 e0       	ldi	r23, 0x00	; 0
    161e:	80 e0       	ldi	r24, 0x00	; 0
    1620:	91 e0       	ldi	r25, 0x01	; 1
    1622:	0e 94 95 02 	call	0x52a	; 0x52a <GLCD_Bitmap>
	PosunX = 5;
	PosunY = 2;

	while(1)
	{ // mail loop
		pp_loop();
    1626:	0e 94 f7 01 	call	0x3ee	; 0x3ee <pp_loop>
		process_timer_100Hz();
    162a:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <process_timer_100Hz>
		uart0_process();
    162e:	0e 94 33 07 	call	0xe66	; 0xe66 <uart0_process>
		uart1_process();
    1632:	0e 94 36 09 	call	0x126c	; 0x126c <uart1_process>
				
				MereniADC = 0;
			}
		}
		*/
	}
    1636:	f7 cf       	rjmp	.-18     	; 0x1626 <main+0x2c>

00001638 <vfprintf>:
    1638:	a3 e1       	ldi	r26, 0x13	; 19
    163a:	b0 e0       	ldi	r27, 0x00	; 0
    163c:	e2 e2       	ldi	r30, 0x22	; 34
    163e:	fb e0       	ldi	r31, 0x0B	; 11
    1640:	0c 94 9e 0e 	jmp	0x1d3c	; 0x1d3c <__prologue_saves__>
    1644:	6c 01       	movw	r12, r24
    1646:	4b 01       	movw	r8, r22
    1648:	2a 01       	movw	r4, r20
    164a:	fc 01       	movw	r30, r24
    164c:	17 82       	std	Z+7, r1	; 0x07
    164e:	16 82       	std	Z+6, r1	; 0x06
    1650:	83 81       	ldd	r24, Z+3	; 0x03
    1652:	81 ff       	sbrs	r24, 1
    1654:	43 c3       	rjmp	.+1670   	; 0x1cdc <vfprintf+0x6a4>
    1656:	ae 01       	movw	r20, r28
    1658:	4f 5f       	subi	r20, 0xFF	; 255
    165a:	5f 4f       	sbci	r21, 0xFF	; 255
    165c:	3a 01       	movw	r6, r20
    165e:	f6 01       	movw	r30, r12
    1660:	93 81       	ldd	r25, Z+3	; 0x03
    1662:	f4 01       	movw	r30, r8
    1664:	93 fd       	sbrc	r25, 3
    1666:	85 91       	lpm	r24, Z+
    1668:	93 ff       	sbrs	r25, 3
    166a:	81 91       	ld	r24, Z+
    166c:	4f 01       	movw	r8, r30
    166e:	88 23       	and	r24, r24
    1670:	09 f4       	brne	.+2      	; 0x1674 <vfprintf+0x3c>
    1672:	30 c3       	rjmp	.+1632   	; 0x1cd4 <vfprintf+0x69c>
    1674:	85 32       	cpi	r24, 0x25	; 37
    1676:	39 f4       	brne	.+14     	; 0x1686 <vfprintf+0x4e>
    1678:	93 fd       	sbrc	r25, 3
    167a:	85 91       	lpm	r24, Z+
    167c:	93 ff       	sbrs	r25, 3
    167e:	81 91       	ld	r24, Z+
    1680:	4f 01       	movw	r8, r30
    1682:	85 32       	cpi	r24, 0x25	; 37
    1684:	39 f4       	brne	.+14     	; 0x1694 <vfprintf+0x5c>
    1686:	b6 01       	movw	r22, r12
    1688:	90 e0       	ldi	r25, 0x00	; 0
    168a:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    168e:	52 01       	movw	r10, r4
    1690:	25 01       	movw	r4, r10
    1692:	e5 cf       	rjmp	.-54     	; 0x165e <vfprintf+0x26>
    1694:	10 e0       	ldi	r17, 0x00	; 0
    1696:	f1 2c       	mov	r15, r1
    1698:	20 e0       	ldi	r18, 0x00	; 0
    169a:	20 32       	cpi	r18, 0x20	; 32
    169c:	a0 f4       	brcc	.+40     	; 0x16c6 <vfprintf+0x8e>
    169e:	8b 32       	cpi	r24, 0x2B	; 43
    16a0:	69 f0       	breq	.+26     	; 0x16bc <vfprintf+0x84>
    16a2:	30 f4       	brcc	.+12     	; 0x16b0 <vfprintf+0x78>
    16a4:	80 32       	cpi	r24, 0x20	; 32
    16a6:	59 f0       	breq	.+22     	; 0x16be <vfprintf+0x86>
    16a8:	83 32       	cpi	r24, 0x23	; 35
    16aa:	69 f4       	brne	.+26     	; 0x16c6 <vfprintf+0x8e>
    16ac:	20 61       	ori	r18, 0x10	; 16
    16ae:	2c c0       	rjmp	.+88     	; 0x1708 <vfprintf+0xd0>
    16b0:	8d 32       	cpi	r24, 0x2D	; 45
    16b2:	39 f0       	breq	.+14     	; 0x16c2 <vfprintf+0x8a>
    16b4:	80 33       	cpi	r24, 0x30	; 48
    16b6:	39 f4       	brne	.+14     	; 0x16c6 <vfprintf+0x8e>
    16b8:	21 60       	ori	r18, 0x01	; 1
    16ba:	26 c0       	rjmp	.+76     	; 0x1708 <vfprintf+0xd0>
    16bc:	22 60       	ori	r18, 0x02	; 2
    16be:	24 60       	ori	r18, 0x04	; 4
    16c0:	23 c0       	rjmp	.+70     	; 0x1708 <vfprintf+0xd0>
    16c2:	28 60       	ori	r18, 0x08	; 8
    16c4:	21 c0       	rjmp	.+66     	; 0x1708 <vfprintf+0xd0>
    16c6:	27 fd       	sbrc	r18, 7
    16c8:	27 c0       	rjmp	.+78     	; 0x1718 <vfprintf+0xe0>
    16ca:	30 ed       	ldi	r19, 0xD0	; 208
    16cc:	38 0f       	add	r19, r24
    16ce:	3a 30       	cpi	r19, 0x0A	; 10
    16d0:	78 f4       	brcc	.+30     	; 0x16f0 <vfprintf+0xb8>
    16d2:	26 ff       	sbrs	r18, 6
    16d4:	06 c0       	rjmp	.+12     	; 0x16e2 <vfprintf+0xaa>
    16d6:	fa e0       	ldi	r31, 0x0A	; 10
    16d8:	1f 9f       	mul	r17, r31
    16da:	30 0d       	add	r19, r0
    16dc:	11 24       	eor	r1, r1
    16de:	13 2f       	mov	r17, r19
    16e0:	13 c0       	rjmp	.+38     	; 0x1708 <vfprintf+0xd0>
    16e2:	4a e0       	ldi	r20, 0x0A	; 10
    16e4:	f4 9e       	mul	r15, r20
    16e6:	30 0d       	add	r19, r0
    16e8:	11 24       	eor	r1, r1
    16ea:	f3 2e       	mov	r15, r19
    16ec:	20 62       	ori	r18, 0x20	; 32
    16ee:	0c c0       	rjmp	.+24     	; 0x1708 <vfprintf+0xd0>
    16f0:	8e 32       	cpi	r24, 0x2E	; 46
    16f2:	21 f4       	brne	.+8      	; 0x16fc <vfprintf+0xc4>
    16f4:	26 fd       	sbrc	r18, 6
    16f6:	ee c2       	rjmp	.+1500   	; 0x1cd4 <vfprintf+0x69c>
    16f8:	20 64       	ori	r18, 0x40	; 64
    16fa:	06 c0       	rjmp	.+12     	; 0x1708 <vfprintf+0xd0>
    16fc:	8c 36       	cpi	r24, 0x6C	; 108
    16fe:	11 f4       	brne	.+4      	; 0x1704 <vfprintf+0xcc>
    1700:	20 68       	ori	r18, 0x80	; 128
    1702:	02 c0       	rjmp	.+4      	; 0x1708 <vfprintf+0xd0>
    1704:	88 36       	cpi	r24, 0x68	; 104
    1706:	41 f4       	brne	.+16     	; 0x1718 <vfprintf+0xe0>
    1708:	f4 01       	movw	r30, r8
    170a:	93 fd       	sbrc	r25, 3
    170c:	85 91       	lpm	r24, Z+
    170e:	93 ff       	sbrs	r25, 3
    1710:	81 91       	ld	r24, Z+
    1712:	4f 01       	movw	r8, r30
    1714:	81 11       	cpse	r24, r1
    1716:	c1 cf       	rjmp	.-126    	; 0x169a <vfprintf+0x62>
    1718:	9b eb       	ldi	r25, 0xBB	; 187
    171a:	98 0f       	add	r25, r24
    171c:	93 30       	cpi	r25, 0x03	; 3
    171e:	18 f4       	brcc	.+6      	; 0x1726 <vfprintf+0xee>
    1720:	20 61       	ori	r18, 0x10	; 16
    1722:	80 5e       	subi	r24, 0xE0	; 224
    1724:	06 c0       	rjmp	.+12     	; 0x1732 <vfprintf+0xfa>
    1726:	9b e9       	ldi	r25, 0x9B	; 155
    1728:	98 0f       	add	r25, r24
    172a:	93 30       	cpi	r25, 0x03	; 3
    172c:	08 f0       	brcs	.+2      	; 0x1730 <vfprintf+0xf8>
    172e:	71 c1       	rjmp	.+738    	; 0x1a12 <vfprintf+0x3da>
    1730:	2f 7e       	andi	r18, 0xEF	; 239
    1732:	26 ff       	sbrs	r18, 6
    1734:	16 e0       	ldi	r17, 0x06	; 6
    1736:	2f 73       	andi	r18, 0x3F	; 63
    1738:	32 2e       	mov	r3, r18
    173a:	85 36       	cpi	r24, 0x65	; 101
    173c:	19 f4       	brne	.+6      	; 0x1744 <vfprintf+0x10c>
    173e:	20 64       	ori	r18, 0x40	; 64
    1740:	32 2e       	mov	r3, r18
    1742:	08 c0       	rjmp	.+16     	; 0x1754 <vfprintf+0x11c>
    1744:	86 36       	cpi	r24, 0x66	; 102
    1746:	21 f4       	brne	.+8      	; 0x1750 <vfprintf+0x118>
    1748:	f2 2f       	mov	r31, r18
    174a:	f0 68       	ori	r31, 0x80	; 128
    174c:	3f 2e       	mov	r3, r31
    174e:	02 c0       	rjmp	.+4      	; 0x1754 <vfprintf+0x11c>
    1750:	11 11       	cpse	r17, r1
    1752:	11 50       	subi	r17, 0x01	; 1
    1754:	37 fe       	sbrs	r3, 7
    1756:	07 c0       	rjmp	.+14     	; 0x1766 <vfprintf+0x12e>
    1758:	1c 33       	cpi	r17, 0x3C	; 60
    175a:	50 f4       	brcc	.+20     	; 0x1770 <vfprintf+0x138>
    175c:	ee 24       	eor	r14, r14
    175e:	e3 94       	inc	r14
    1760:	e1 0e       	add	r14, r17
    1762:	27 e0       	ldi	r18, 0x07	; 7
    1764:	0b c0       	rjmp	.+22     	; 0x177c <vfprintf+0x144>
    1766:	18 30       	cpi	r17, 0x08	; 8
    1768:	38 f0       	brcs	.+14     	; 0x1778 <vfprintf+0x140>
    176a:	27 e0       	ldi	r18, 0x07	; 7
    176c:	17 e0       	ldi	r17, 0x07	; 7
    176e:	05 c0       	rjmp	.+10     	; 0x177a <vfprintf+0x142>
    1770:	27 e0       	ldi	r18, 0x07	; 7
    1772:	4c e3       	ldi	r20, 0x3C	; 60
    1774:	e4 2e       	mov	r14, r20
    1776:	02 c0       	rjmp	.+4      	; 0x177c <vfprintf+0x144>
    1778:	21 2f       	mov	r18, r17
    177a:	e1 2c       	mov	r14, r1
    177c:	52 01       	movw	r10, r4
    177e:	44 e0       	ldi	r20, 0x04	; 4
    1780:	a4 0e       	add	r10, r20
    1782:	b1 1c       	adc	r11, r1
    1784:	f2 01       	movw	r30, r4
    1786:	60 81       	ld	r22, Z
    1788:	71 81       	ldd	r23, Z+1	; 0x01
    178a:	82 81       	ldd	r24, Z+2	; 0x02
    178c:	93 81       	ldd	r25, Z+3	; 0x03
    178e:	0e 2d       	mov	r16, r14
    1790:	a3 01       	movw	r20, r6
    1792:	0e 94 d5 0e 	call	0x1daa	; 0x1daa <__ftoa_engine>
    1796:	2c 01       	movw	r4, r24
    1798:	09 81       	ldd	r16, Y+1	; 0x01
    179a:	00 ff       	sbrs	r16, 0
    179c:	02 c0       	rjmp	.+4      	; 0x17a2 <vfprintf+0x16a>
    179e:	03 ff       	sbrs	r16, 3
    17a0:	07 c0       	rjmp	.+14     	; 0x17b0 <vfprintf+0x178>
    17a2:	31 fc       	sbrc	r3, 1
    17a4:	08 c0       	rjmp	.+16     	; 0x17b6 <vfprintf+0x17e>
    17a6:	32 fe       	sbrs	r3, 2
    17a8:	09 c0       	rjmp	.+18     	; 0x17bc <vfprintf+0x184>
    17aa:	30 e2       	ldi	r19, 0x20	; 32
    17ac:	23 2e       	mov	r2, r19
    17ae:	07 c0       	rjmp	.+14     	; 0x17be <vfprintf+0x186>
    17b0:	2d e2       	ldi	r18, 0x2D	; 45
    17b2:	22 2e       	mov	r2, r18
    17b4:	04 c0       	rjmp	.+8      	; 0x17be <vfprintf+0x186>
    17b6:	9b e2       	ldi	r25, 0x2B	; 43
    17b8:	29 2e       	mov	r2, r25
    17ba:	01 c0       	rjmp	.+2      	; 0x17be <vfprintf+0x186>
    17bc:	21 2c       	mov	r2, r1
    17be:	80 2f       	mov	r24, r16
    17c0:	8c 70       	andi	r24, 0x0C	; 12
    17c2:	19 f0       	breq	.+6      	; 0x17ca <vfprintf+0x192>
    17c4:	21 10       	cpse	r2, r1
    17c6:	68 c2       	rjmp	.+1232   	; 0x1c98 <vfprintf+0x660>
    17c8:	a8 c2       	rjmp	.+1360   	; 0x1d1a <vfprintf+0x6e2>
    17ca:	37 fe       	sbrs	r3, 7
    17cc:	0f c0       	rjmp	.+30     	; 0x17ec <vfprintf+0x1b4>
    17ce:	e4 0c       	add	r14, r4
    17d0:	04 ff       	sbrs	r16, 4
    17d2:	04 c0       	rjmp	.+8      	; 0x17dc <vfprintf+0x1a4>
    17d4:	8a 81       	ldd	r24, Y+2	; 0x02
    17d6:	81 33       	cpi	r24, 0x31	; 49
    17d8:	09 f4       	brne	.+2      	; 0x17dc <vfprintf+0x1a4>
    17da:	ea 94       	dec	r14
    17dc:	1e 14       	cp	r1, r14
    17de:	74 f5       	brge	.+92     	; 0x183c <vfprintf+0x204>
    17e0:	f8 e0       	ldi	r31, 0x08	; 8
    17e2:	fe 15       	cp	r31, r14
    17e4:	78 f5       	brcc	.+94     	; 0x1844 <vfprintf+0x20c>
    17e6:	88 e0       	ldi	r24, 0x08	; 8
    17e8:	e8 2e       	mov	r14, r24
    17ea:	2c c0       	rjmp	.+88     	; 0x1844 <vfprintf+0x20c>
    17ec:	36 fc       	sbrc	r3, 6
    17ee:	2a c0       	rjmp	.+84     	; 0x1844 <vfprintf+0x20c>
    17f0:	81 2f       	mov	r24, r17
    17f2:	90 e0       	ldi	r25, 0x00	; 0
    17f4:	84 15       	cp	r24, r4
    17f6:	95 05       	cpc	r25, r5
    17f8:	9c f0       	brlt	.+38     	; 0x1820 <vfprintf+0x1e8>
    17fa:	2c ef       	ldi	r18, 0xFC	; 252
    17fc:	42 16       	cp	r4, r18
    17fe:	2f ef       	ldi	r18, 0xFF	; 255
    1800:	52 06       	cpc	r5, r18
    1802:	74 f0       	brlt	.+28     	; 0x1820 <vfprintf+0x1e8>
    1804:	43 2d       	mov	r20, r3
    1806:	40 68       	ori	r20, 0x80	; 128
    1808:	34 2e       	mov	r3, r20
    180a:	0a c0       	rjmp	.+20     	; 0x1820 <vfprintf+0x1e8>
    180c:	e2 e0       	ldi	r30, 0x02	; 2
    180e:	f0 e0       	ldi	r31, 0x00	; 0
    1810:	ec 0f       	add	r30, r28
    1812:	fd 1f       	adc	r31, r29
    1814:	e1 0f       	add	r30, r17
    1816:	f1 1d       	adc	r31, r1
    1818:	80 81       	ld	r24, Z
    181a:	80 33       	cpi	r24, 0x30	; 48
    181c:	19 f4       	brne	.+6      	; 0x1824 <vfprintf+0x1ec>
    181e:	11 50       	subi	r17, 0x01	; 1
    1820:	11 11       	cpse	r17, r1
    1822:	f4 cf       	rjmp	.-24     	; 0x180c <vfprintf+0x1d4>
    1824:	37 fe       	sbrs	r3, 7
    1826:	0e c0       	rjmp	.+28     	; 0x1844 <vfprintf+0x20c>
    1828:	ee 24       	eor	r14, r14
    182a:	e3 94       	inc	r14
    182c:	e1 0e       	add	r14, r17
    182e:	81 2f       	mov	r24, r17
    1830:	90 e0       	ldi	r25, 0x00	; 0
    1832:	48 16       	cp	r4, r24
    1834:	59 06       	cpc	r5, r25
    1836:	2c f4       	brge	.+10     	; 0x1842 <vfprintf+0x20a>
    1838:	14 19       	sub	r17, r4
    183a:	04 c0       	rjmp	.+8      	; 0x1844 <vfprintf+0x20c>
    183c:	ee 24       	eor	r14, r14
    183e:	e3 94       	inc	r14
    1840:	01 c0       	rjmp	.+2      	; 0x1844 <vfprintf+0x20c>
    1842:	10 e0       	ldi	r17, 0x00	; 0
    1844:	37 fe       	sbrs	r3, 7
    1846:	06 c0       	rjmp	.+12     	; 0x1854 <vfprintf+0x21c>
    1848:	14 14       	cp	r1, r4
    184a:	15 04       	cpc	r1, r5
    184c:	34 f4       	brge	.+12     	; 0x185a <vfprintf+0x222>
    184e:	c2 01       	movw	r24, r4
    1850:	01 96       	adiw	r24, 0x01	; 1
    1852:	05 c0       	rjmp	.+10     	; 0x185e <vfprintf+0x226>
    1854:	85 e0       	ldi	r24, 0x05	; 5
    1856:	90 e0       	ldi	r25, 0x00	; 0
    1858:	02 c0       	rjmp	.+4      	; 0x185e <vfprintf+0x226>
    185a:	81 e0       	ldi	r24, 0x01	; 1
    185c:	90 e0       	ldi	r25, 0x00	; 0
    185e:	21 10       	cpse	r2, r1
    1860:	01 96       	adiw	r24, 0x01	; 1
    1862:	11 23       	and	r17, r17
    1864:	31 f0       	breq	.+12     	; 0x1872 <vfprintf+0x23a>
    1866:	21 2f       	mov	r18, r17
    1868:	30 e0       	ldi	r19, 0x00	; 0
    186a:	2f 5f       	subi	r18, 0xFF	; 255
    186c:	3f 4f       	sbci	r19, 0xFF	; 255
    186e:	82 0f       	add	r24, r18
    1870:	93 1f       	adc	r25, r19
    1872:	2f 2d       	mov	r18, r15
    1874:	30 e0       	ldi	r19, 0x00	; 0
    1876:	82 17       	cp	r24, r18
    1878:	93 07       	cpc	r25, r19
    187a:	14 f4       	brge	.+4      	; 0x1880 <vfprintf+0x248>
    187c:	f8 1a       	sub	r15, r24
    187e:	01 c0       	rjmp	.+2      	; 0x1882 <vfprintf+0x24a>
    1880:	f1 2c       	mov	r15, r1
    1882:	83 2d       	mov	r24, r3
    1884:	89 70       	andi	r24, 0x09	; 9
    1886:	49 f4       	brne	.+18     	; 0x189a <vfprintf+0x262>
    1888:	ff 20       	and	r15, r15
    188a:	39 f0       	breq	.+14     	; 0x189a <vfprintf+0x262>
    188c:	b6 01       	movw	r22, r12
    188e:	80 e2       	ldi	r24, 0x20	; 32
    1890:	90 e0       	ldi	r25, 0x00	; 0
    1892:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1896:	fa 94       	dec	r15
    1898:	f7 cf       	rjmp	.-18     	; 0x1888 <vfprintf+0x250>
    189a:	22 20       	and	r2, r2
    189c:	29 f0       	breq	.+10     	; 0x18a8 <vfprintf+0x270>
    189e:	b6 01       	movw	r22, r12
    18a0:	82 2d       	mov	r24, r2
    18a2:	90 e0       	ldi	r25, 0x00	; 0
    18a4:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    18a8:	33 fc       	sbrc	r3, 3
    18aa:	09 c0       	rjmp	.+18     	; 0x18be <vfprintf+0x286>
    18ac:	ff 20       	and	r15, r15
    18ae:	39 f0       	breq	.+14     	; 0x18be <vfprintf+0x286>
    18b0:	b6 01       	movw	r22, r12
    18b2:	80 e3       	ldi	r24, 0x30	; 48
    18b4:	90 e0       	ldi	r25, 0x00	; 0
    18b6:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    18ba:	fa 94       	dec	r15
    18bc:	f7 cf       	rjmp	.-18     	; 0x18ac <vfprintf+0x274>
    18be:	37 fe       	sbrs	r3, 7
    18c0:	5a c0       	rjmp	.+180    	; 0x1976 <vfprintf+0x33e>
    18c2:	94 2d       	mov	r25, r4
    18c4:	85 2d       	mov	r24, r5
    18c6:	57 fe       	sbrs	r5, 7
    18c8:	02 c0       	rjmp	.+4      	; 0x18ce <vfprintf+0x296>
    18ca:	90 e0       	ldi	r25, 0x00	; 0
    18cc:	80 e0       	ldi	r24, 0x00	; 0
    18ce:	29 2e       	mov	r2, r25
    18d0:	38 2e       	mov	r3, r24
    18d2:	20 e0       	ldi	r18, 0x00	; 0
    18d4:	30 e0       	ldi	r19, 0x00	; 0
    18d6:	a2 01       	movw	r20, r4
    18d8:	4e 19       	sub	r20, r14
    18da:	51 09       	sbc	r21, r1
    18dc:	5d 87       	std	Y+13, r21	; 0x0d
    18de:	4c 87       	std	Y+12, r20	; 0x0c
    18e0:	a2 01       	movw	r20, r4
    18e2:	42 19       	sub	r20, r2
    18e4:	53 09       	sbc	r21, r3
    18e6:	5f 87       	std	Y+15, r21	; 0x0f
    18e8:	4e 87       	std	Y+14, r20	; 0x0e
    18ea:	61 2f       	mov	r22, r17
    18ec:	70 e0       	ldi	r23, 0x00	; 0
    18ee:	44 27       	eor	r20, r20
    18f0:	55 27       	eor	r21, r21
    18f2:	46 1b       	sub	r20, r22
    18f4:	57 0b       	sbc	r21, r23
    18f6:	59 8b       	std	Y+17, r21	; 0x11
    18f8:	48 8b       	std	Y+16, r20	; 0x10
    18fa:	5f ef       	ldi	r21, 0xFF	; 255
    18fc:	25 16       	cp	r2, r21
    18fe:	35 06       	cpc	r3, r21
    1900:	49 f4       	brne	.+18     	; 0x1914 <vfprintf+0x2dc>
    1902:	b6 01       	movw	r22, r12
    1904:	8e e2       	ldi	r24, 0x2E	; 46
    1906:	90 e0       	ldi	r25, 0x00	; 0
    1908:	2a 8b       	std	Y+18, r18	; 0x12
    190a:	3b 8b       	std	Y+19, r19	; 0x13
    190c:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1910:	3b 89       	ldd	r19, Y+19	; 0x13
    1912:	2a 89       	ldd	r18, Y+18	; 0x12
    1914:	42 14       	cp	r4, r2
    1916:	53 04       	cpc	r5, r3
    1918:	6c f0       	brlt	.+26     	; 0x1934 <vfprintf+0x2fc>
    191a:	4c 85       	ldd	r20, Y+12	; 0x0c
    191c:	5d 85       	ldd	r21, Y+13	; 0x0d
    191e:	42 15       	cp	r20, r2
    1920:	53 05       	cpc	r21, r3
    1922:	44 f4       	brge	.+16     	; 0x1934 <vfprintf+0x2fc>
    1924:	ee 85       	ldd	r30, Y+14	; 0x0e
    1926:	ff 85       	ldd	r31, Y+15	; 0x0f
    1928:	e2 0f       	add	r30, r18
    192a:	f3 1f       	adc	r31, r19
    192c:	e6 0d       	add	r30, r6
    192e:	f7 1d       	adc	r31, r7
    1930:	81 81       	ldd	r24, Z+1	; 0x01
    1932:	01 c0       	rjmp	.+2      	; 0x1936 <vfprintf+0x2fe>
    1934:	80 e3       	ldi	r24, 0x30	; 48
    1936:	51 e0       	ldi	r21, 0x01	; 1
    1938:	25 1a       	sub	r2, r21
    193a:	31 08       	sbc	r3, r1
    193c:	2f 5f       	subi	r18, 0xFF	; 255
    193e:	3f 4f       	sbci	r19, 0xFF	; 255
    1940:	48 89       	ldd	r20, Y+16	; 0x10
    1942:	59 89       	ldd	r21, Y+17	; 0x11
    1944:	24 16       	cp	r2, r20
    1946:	35 06       	cpc	r3, r21
    1948:	4c f0       	brlt	.+18     	; 0x195c <vfprintf+0x324>
    194a:	b6 01       	movw	r22, r12
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	2a 8b       	std	Y+18, r18	; 0x12
    1950:	3b 8b       	std	Y+19, r19	; 0x13
    1952:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1956:	2a 89       	ldd	r18, Y+18	; 0x12
    1958:	3b 89       	ldd	r19, Y+19	; 0x13
    195a:	cf cf       	rjmp	.-98     	; 0x18fa <vfprintf+0x2c2>
    195c:	24 14       	cp	r2, r4
    195e:	35 04       	cpc	r3, r5
    1960:	39 f4       	brne	.+14     	; 0x1970 <vfprintf+0x338>
    1962:	9a 81       	ldd	r25, Y+2	; 0x02
    1964:	96 33       	cpi	r25, 0x36	; 54
    1966:	18 f4       	brcc	.+6      	; 0x196e <vfprintf+0x336>
    1968:	95 33       	cpi	r25, 0x35	; 53
    196a:	11 f4       	brne	.+4      	; 0x1970 <vfprintf+0x338>
    196c:	04 ff       	sbrs	r16, 4
    196e:	81 e3       	ldi	r24, 0x31	; 49
    1970:	b6 01       	movw	r22, r12
    1972:	90 e0       	ldi	r25, 0x00	; 0
    1974:	4b c0       	rjmp	.+150    	; 0x1a0c <vfprintf+0x3d4>
    1976:	8a 81       	ldd	r24, Y+2	; 0x02
    1978:	81 33       	cpi	r24, 0x31	; 49
    197a:	09 f0       	breq	.+2      	; 0x197e <vfprintf+0x346>
    197c:	0f 7e       	andi	r16, 0xEF	; 239
    197e:	b6 01       	movw	r22, r12
    1980:	90 e0       	ldi	r25, 0x00	; 0
    1982:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1986:	11 11       	cpse	r17, r1
    1988:	05 c0       	rjmp	.+10     	; 0x1994 <vfprintf+0x35c>
    198a:	34 fc       	sbrc	r3, 4
    198c:	18 c0       	rjmp	.+48     	; 0x19be <vfprintf+0x386>
    198e:	85 e6       	ldi	r24, 0x65	; 101
    1990:	90 e0       	ldi	r25, 0x00	; 0
    1992:	17 c0       	rjmp	.+46     	; 0x19c2 <vfprintf+0x38a>
    1994:	b6 01       	movw	r22, r12
    1996:	8e e2       	ldi	r24, 0x2E	; 46
    1998:	90 e0       	ldi	r25, 0x00	; 0
    199a:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    199e:	82 e0       	ldi	r24, 0x02	; 2
    19a0:	ee 24       	eor	r14, r14
    19a2:	e3 94       	inc	r14
    19a4:	e8 0e       	add	r14, r24
    19a6:	f3 01       	movw	r30, r6
    19a8:	e8 0f       	add	r30, r24
    19aa:	f1 1d       	adc	r31, r1
    19ac:	80 81       	ld	r24, Z
    19ae:	b6 01       	movw	r22, r12
    19b0:	90 e0       	ldi	r25, 0x00	; 0
    19b2:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    19b6:	11 50       	subi	r17, 0x01	; 1
    19b8:	8e 2d       	mov	r24, r14
    19ba:	91 f7       	brne	.-28     	; 0x19a0 <vfprintf+0x368>
    19bc:	e6 cf       	rjmp	.-52     	; 0x198a <vfprintf+0x352>
    19be:	85 e4       	ldi	r24, 0x45	; 69
    19c0:	90 e0       	ldi	r25, 0x00	; 0
    19c2:	b6 01       	movw	r22, r12
    19c4:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    19c8:	57 fc       	sbrc	r5, 7
    19ca:	05 c0       	rjmp	.+10     	; 0x19d6 <vfprintf+0x39e>
    19cc:	41 14       	cp	r4, r1
    19ce:	51 04       	cpc	r5, r1
    19d0:	39 f4       	brne	.+14     	; 0x19e0 <vfprintf+0x3a8>
    19d2:	04 ff       	sbrs	r16, 4
    19d4:	05 c0       	rjmp	.+10     	; 0x19e0 <vfprintf+0x3a8>
    19d6:	51 94       	neg	r5
    19d8:	41 94       	neg	r4
    19da:	51 08       	sbc	r5, r1
    19dc:	8d e2       	ldi	r24, 0x2D	; 45
    19de:	01 c0       	rjmp	.+2      	; 0x19e2 <vfprintf+0x3aa>
    19e0:	8b e2       	ldi	r24, 0x2B	; 43
    19e2:	b6 01       	movw	r22, r12
    19e4:	90 e0       	ldi	r25, 0x00	; 0
    19e6:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    19ea:	80 e3       	ldi	r24, 0x30	; 48
    19ec:	9a e0       	ldi	r25, 0x0A	; 10
    19ee:	49 16       	cp	r4, r25
    19f0:	51 04       	cpc	r5, r1
    19f2:	2c f0       	brlt	.+10     	; 0x19fe <vfprintf+0x3c6>
    19f4:	8f 5f       	subi	r24, 0xFF	; 255
    19f6:	5a e0       	ldi	r21, 0x0A	; 10
    19f8:	45 1a       	sub	r4, r21
    19fa:	51 08       	sbc	r5, r1
    19fc:	f7 cf       	rjmp	.-18     	; 0x19ec <vfprintf+0x3b4>
    19fe:	b6 01       	movw	r22, r12
    1a00:	90 e0       	ldi	r25, 0x00	; 0
    1a02:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1a06:	b6 01       	movw	r22, r12
    1a08:	c2 01       	movw	r24, r4
    1a0a:	c0 96       	adiw	r24, 0x30	; 48
    1a0c:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1a10:	57 c1       	rjmp	.+686    	; 0x1cc0 <vfprintf+0x688>
    1a12:	83 36       	cpi	r24, 0x63	; 99
    1a14:	31 f0       	breq	.+12     	; 0x1a22 <vfprintf+0x3ea>
    1a16:	83 37       	cpi	r24, 0x73	; 115
    1a18:	79 f0       	breq	.+30     	; 0x1a38 <vfprintf+0x400>
    1a1a:	83 35       	cpi	r24, 0x53	; 83
    1a1c:	09 f0       	breq	.+2      	; 0x1a20 <vfprintf+0x3e8>
    1a1e:	58 c0       	rjmp	.+176    	; 0x1ad0 <vfprintf+0x498>
    1a20:	21 c0       	rjmp	.+66     	; 0x1a64 <vfprintf+0x42c>
    1a22:	52 01       	movw	r10, r4
    1a24:	e2 e0       	ldi	r30, 0x02	; 2
    1a26:	ae 0e       	add	r10, r30
    1a28:	b1 1c       	adc	r11, r1
    1a2a:	f2 01       	movw	r30, r4
    1a2c:	80 81       	ld	r24, Z
    1a2e:	89 83       	std	Y+1, r24	; 0x01
    1a30:	01 e0       	ldi	r16, 0x01	; 1
    1a32:	10 e0       	ldi	r17, 0x00	; 0
    1a34:	23 01       	movw	r4, r6
    1a36:	14 c0       	rjmp	.+40     	; 0x1a60 <vfprintf+0x428>
    1a38:	52 01       	movw	r10, r4
    1a3a:	f2 e0       	ldi	r31, 0x02	; 2
    1a3c:	af 0e       	add	r10, r31
    1a3e:	b1 1c       	adc	r11, r1
    1a40:	f2 01       	movw	r30, r4
    1a42:	40 80       	ld	r4, Z
    1a44:	51 80       	ldd	r5, Z+1	; 0x01
    1a46:	26 ff       	sbrs	r18, 6
    1a48:	03 c0       	rjmp	.+6      	; 0x1a50 <vfprintf+0x418>
    1a4a:	61 2f       	mov	r22, r17
    1a4c:	70 e0       	ldi	r23, 0x00	; 0
    1a4e:	02 c0       	rjmp	.+4      	; 0x1a54 <vfprintf+0x41c>
    1a50:	6f ef       	ldi	r22, 0xFF	; 255
    1a52:	7f ef       	ldi	r23, 0xFF	; 255
    1a54:	c2 01       	movw	r24, r4
    1a56:	2a 8b       	std	Y+18, r18	; 0x12
    1a58:	0e 94 b8 0f 	call	0x1f70	; 0x1f70 <strnlen>
    1a5c:	8c 01       	movw	r16, r24
    1a5e:	2a 89       	ldd	r18, Y+18	; 0x12
    1a60:	2f 77       	andi	r18, 0x7F	; 127
    1a62:	15 c0       	rjmp	.+42     	; 0x1a8e <vfprintf+0x456>
    1a64:	52 01       	movw	r10, r4
    1a66:	f2 e0       	ldi	r31, 0x02	; 2
    1a68:	af 0e       	add	r10, r31
    1a6a:	b1 1c       	adc	r11, r1
    1a6c:	f2 01       	movw	r30, r4
    1a6e:	40 80       	ld	r4, Z
    1a70:	51 80       	ldd	r5, Z+1	; 0x01
    1a72:	26 ff       	sbrs	r18, 6
    1a74:	03 c0       	rjmp	.+6      	; 0x1a7c <vfprintf+0x444>
    1a76:	61 2f       	mov	r22, r17
    1a78:	70 e0       	ldi	r23, 0x00	; 0
    1a7a:	02 c0       	rjmp	.+4      	; 0x1a80 <vfprintf+0x448>
    1a7c:	6f ef       	ldi	r22, 0xFF	; 255
    1a7e:	7f ef       	ldi	r23, 0xFF	; 255
    1a80:	c2 01       	movw	r24, r4
    1a82:	2a 8b       	std	Y+18, r18	; 0x12
    1a84:	0e 94 ad 0f 	call	0x1f5a	; 0x1f5a <strnlen_P>
    1a88:	8c 01       	movw	r16, r24
    1a8a:	2a 89       	ldd	r18, Y+18	; 0x12
    1a8c:	20 68       	ori	r18, 0x80	; 128
    1a8e:	32 2e       	mov	r3, r18
    1a90:	23 fd       	sbrc	r18, 3
    1a92:	1a c0       	rjmp	.+52     	; 0x1ac8 <vfprintf+0x490>
    1a94:	8f 2d       	mov	r24, r15
    1a96:	90 e0       	ldi	r25, 0x00	; 0
    1a98:	08 17       	cp	r16, r24
    1a9a:	19 07       	cpc	r17, r25
    1a9c:	a8 f4       	brcc	.+42     	; 0x1ac8 <vfprintf+0x490>
    1a9e:	b6 01       	movw	r22, r12
    1aa0:	80 e2       	ldi	r24, 0x20	; 32
    1aa2:	90 e0       	ldi	r25, 0x00	; 0
    1aa4:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1aa8:	fa 94       	dec	r15
    1aaa:	f4 cf       	rjmp	.-24     	; 0x1a94 <vfprintf+0x45c>
    1aac:	f2 01       	movw	r30, r4
    1aae:	37 fc       	sbrc	r3, 7
    1ab0:	85 91       	lpm	r24, Z+
    1ab2:	37 fe       	sbrs	r3, 7
    1ab4:	81 91       	ld	r24, Z+
    1ab6:	2f 01       	movw	r4, r30
    1ab8:	b6 01       	movw	r22, r12
    1aba:	90 e0       	ldi	r25, 0x00	; 0
    1abc:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1ac0:	f1 10       	cpse	r15, r1
    1ac2:	fa 94       	dec	r15
    1ac4:	01 50       	subi	r16, 0x01	; 1
    1ac6:	11 09       	sbc	r17, r1
    1ac8:	01 15       	cp	r16, r1
    1aca:	11 05       	cpc	r17, r1
    1acc:	79 f7       	brne	.-34     	; 0x1aac <vfprintf+0x474>
    1ace:	f8 c0       	rjmp	.+496    	; 0x1cc0 <vfprintf+0x688>
    1ad0:	84 36       	cpi	r24, 0x64	; 100
    1ad2:	11 f0       	breq	.+4      	; 0x1ad8 <vfprintf+0x4a0>
    1ad4:	89 36       	cpi	r24, 0x69	; 105
    1ad6:	59 f5       	brne	.+86     	; 0x1b2e <vfprintf+0x4f6>
    1ad8:	52 01       	movw	r10, r4
    1ada:	27 ff       	sbrs	r18, 7
    1adc:	09 c0       	rjmp	.+18     	; 0x1af0 <vfprintf+0x4b8>
    1ade:	f4 e0       	ldi	r31, 0x04	; 4
    1ae0:	af 0e       	add	r10, r31
    1ae2:	b1 1c       	adc	r11, r1
    1ae4:	f2 01       	movw	r30, r4
    1ae6:	60 81       	ld	r22, Z
    1ae8:	71 81       	ldd	r23, Z+1	; 0x01
    1aea:	82 81       	ldd	r24, Z+2	; 0x02
    1aec:	93 81       	ldd	r25, Z+3	; 0x03
    1aee:	0a c0       	rjmp	.+20     	; 0x1b04 <vfprintf+0x4cc>
    1af0:	f2 e0       	ldi	r31, 0x02	; 2
    1af2:	af 0e       	add	r10, r31
    1af4:	b1 1c       	adc	r11, r1
    1af6:	f2 01       	movw	r30, r4
    1af8:	60 81       	ld	r22, Z
    1afa:	71 81       	ldd	r23, Z+1	; 0x01
    1afc:	07 2e       	mov	r0, r23
    1afe:	00 0c       	add	r0, r0
    1b00:	88 0b       	sbc	r24, r24
    1b02:	99 0b       	sbc	r25, r25
    1b04:	2f 76       	andi	r18, 0x6F	; 111
    1b06:	32 2e       	mov	r3, r18
    1b08:	97 ff       	sbrs	r25, 7
    1b0a:	09 c0       	rjmp	.+18     	; 0x1b1e <vfprintf+0x4e6>
    1b0c:	90 95       	com	r25
    1b0e:	80 95       	com	r24
    1b10:	70 95       	com	r23
    1b12:	61 95       	neg	r22
    1b14:	7f 4f       	sbci	r23, 0xFF	; 255
    1b16:	8f 4f       	sbci	r24, 0xFF	; 255
    1b18:	9f 4f       	sbci	r25, 0xFF	; 255
    1b1a:	20 68       	ori	r18, 0x80	; 128
    1b1c:	32 2e       	mov	r3, r18
    1b1e:	2a e0       	ldi	r18, 0x0A	; 10
    1b20:	30 e0       	ldi	r19, 0x00	; 0
    1b22:	a3 01       	movw	r20, r6
    1b24:	0e 94 fb 0f 	call	0x1ff6	; 0x1ff6 <__ultoa_invert>
    1b28:	e8 2e       	mov	r14, r24
    1b2a:	e6 18       	sub	r14, r6
    1b2c:	3f c0       	rjmp	.+126    	; 0x1bac <vfprintf+0x574>
    1b2e:	02 2f       	mov	r16, r18
    1b30:	85 37       	cpi	r24, 0x75	; 117
    1b32:	21 f4       	brne	.+8      	; 0x1b3c <vfprintf+0x504>
    1b34:	0f 7e       	andi	r16, 0xEF	; 239
    1b36:	2a e0       	ldi	r18, 0x0A	; 10
    1b38:	30 e0       	ldi	r19, 0x00	; 0
    1b3a:	1d c0       	rjmp	.+58     	; 0x1b76 <vfprintf+0x53e>
    1b3c:	09 7f       	andi	r16, 0xF9	; 249
    1b3e:	8f 36       	cpi	r24, 0x6F	; 111
    1b40:	91 f0       	breq	.+36     	; 0x1b66 <vfprintf+0x52e>
    1b42:	18 f4       	brcc	.+6      	; 0x1b4a <vfprintf+0x512>
    1b44:	88 35       	cpi	r24, 0x58	; 88
    1b46:	59 f0       	breq	.+22     	; 0x1b5e <vfprintf+0x526>
    1b48:	c5 c0       	rjmp	.+394    	; 0x1cd4 <vfprintf+0x69c>
    1b4a:	80 37       	cpi	r24, 0x70	; 112
    1b4c:	19 f0       	breq	.+6      	; 0x1b54 <vfprintf+0x51c>
    1b4e:	88 37       	cpi	r24, 0x78	; 120
    1b50:	11 f0       	breq	.+4      	; 0x1b56 <vfprintf+0x51e>
    1b52:	c0 c0       	rjmp	.+384    	; 0x1cd4 <vfprintf+0x69c>
    1b54:	00 61       	ori	r16, 0x10	; 16
    1b56:	04 ff       	sbrs	r16, 4
    1b58:	09 c0       	rjmp	.+18     	; 0x1b6c <vfprintf+0x534>
    1b5a:	04 60       	ori	r16, 0x04	; 4
    1b5c:	07 c0       	rjmp	.+14     	; 0x1b6c <vfprintf+0x534>
    1b5e:	24 ff       	sbrs	r18, 4
    1b60:	08 c0       	rjmp	.+16     	; 0x1b72 <vfprintf+0x53a>
    1b62:	06 60       	ori	r16, 0x06	; 6
    1b64:	06 c0       	rjmp	.+12     	; 0x1b72 <vfprintf+0x53a>
    1b66:	28 e0       	ldi	r18, 0x08	; 8
    1b68:	30 e0       	ldi	r19, 0x00	; 0
    1b6a:	05 c0       	rjmp	.+10     	; 0x1b76 <vfprintf+0x53e>
    1b6c:	20 e1       	ldi	r18, 0x10	; 16
    1b6e:	30 e0       	ldi	r19, 0x00	; 0
    1b70:	02 c0       	rjmp	.+4      	; 0x1b76 <vfprintf+0x53e>
    1b72:	20 e1       	ldi	r18, 0x10	; 16
    1b74:	32 e0       	ldi	r19, 0x02	; 2
    1b76:	52 01       	movw	r10, r4
    1b78:	07 ff       	sbrs	r16, 7
    1b7a:	09 c0       	rjmp	.+18     	; 0x1b8e <vfprintf+0x556>
    1b7c:	f4 e0       	ldi	r31, 0x04	; 4
    1b7e:	af 0e       	add	r10, r31
    1b80:	b1 1c       	adc	r11, r1
    1b82:	f2 01       	movw	r30, r4
    1b84:	60 81       	ld	r22, Z
    1b86:	71 81       	ldd	r23, Z+1	; 0x01
    1b88:	82 81       	ldd	r24, Z+2	; 0x02
    1b8a:	93 81       	ldd	r25, Z+3	; 0x03
    1b8c:	08 c0       	rjmp	.+16     	; 0x1b9e <vfprintf+0x566>
    1b8e:	f2 e0       	ldi	r31, 0x02	; 2
    1b90:	af 0e       	add	r10, r31
    1b92:	b1 1c       	adc	r11, r1
    1b94:	f2 01       	movw	r30, r4
    1b96:	60 81       	ld	r22, Z
    1b98:	71 81       	ldd	r23, Z+1	; 0x01
    1b9a:	80 e0       	ldi	r24, 0x00	; 0
    1b9c:	90 e0       	ldi	r25, 0x00	; 0
    1b9e:	a3 01       	movw	r20, r6
    1ba0:	0e 94 fb 0f 	call	0x1ff6	; 0x1ff6 <__ultoa_invert>
    1ba4:	e8 2e       	mov	r14, r24
    1ba6:	e6 18       	sub	r14, r6
    1ba8:	0f 77       	andi	r16, 0x7F	; 127
    1baa:	30 2e       	mov	r3, r16
    1bac:	36 fe       	sbrs	r3, 6
    1bae:	0b c0       	rjmp	.+22     	; 0x1bc6 <vfprintf+0x58e>
    1bb0:	33 2d       	mov	r19, r3
    1bb2:	3e 7f       	andi	r19, 0xFE	; 254
    1bb4:	e1 16       	cp	r14, r17
    1bb6:	50 f4       	brcc	.+20     	; 0x1bcc <vfprintf+0x594>
    1bb8:	34 fe       	sbrs	r3, 4
    1bba:	0a c0       	rjmp	.+20     	; 0x1bd0 <vfprintf+0x598>
    1bbc:	32 fc       	sbrc	r3, 2
    1bbe:	08 c0       	rjmp	.+16     	; 0x1bd0 <vfprintf+0x598>
    1bc0:	33 2d       	mov	r19, r3
    1bc2:	3e 7e       	andi	r19, 0xEE	; 238
    1bc4:	05 c0       	rjmp	.+10     	; 0x1bd0 <vfprintf+0x598>
    1bc6:	0e 2d       	mov	r16, r14
    1bc8:	33 2d       	mov	r19, r3
    1bca:	03 c0       	rjmp	.+6      	; 0x1bd2 <vfprintf+0x59a>
    1bcc:	0e 2d       	mov	r16, r14
    1bce:	01 c0       	rjmp	.+2      	; 0x1bd2 <vfprintf+0x59a>
    1bd0:	01 2f       	mov	r16, r17
    1bd2:	34 ff       	sbrs	r19, 4
    1bd4:	0c c0       	rjmp	.+24     	; 0x1bee <vfprintf+0x5b6>
    1bd6:	fe 01       	movw	r30, r28
    1bd8:	ee 0d       	add	r30, r14
    1bda:	f1 1d       	adc	r31, r1
    1bdc:	80 81       	ld	r24, Z
    1bde:	80 33       	cpi	r24, 0x30	; 48
    1be0:	11 f4       	brne	.+4      	; 0x1be6 <vfprintf+0x5ae>
    1be2:	39 7e       	andi	r19, 0xE9	; 233
    1be4:	08 c0       	rjmp	.+16     	; 0x1bf6 <vfprintf+0x5be>
    1be6:	32 ff       	sbrs	r19, 2
    1be8:	05 c0       	rjmp	.+10     	; 0x1bf4 <vfprintf+0x5bc>
    1bea:	0e 5f       	subi	r16, 0xFE	; 254
    1bec:	04 c0       	rjmp	.+8      	; 0x1bf6 <vfprintf+0x5be>
    1bee:	83 2f       	mov	r24, r19
    1bf0:	86 78       	andi	r24, 0x86	; 134
    1bf2:	09 f0       	breq	.+2      	; 0x1bf6 <vfprintf+0x5be>
    1bf4:	0f 5f       	subi	r16, 0xFF	; 255
    1bf6:	33 fd       	sbrc	r19, 3
    1bf8:	13 c0       	rjmp	.+38     	; 0x1c20 <vfprintf+0x5e8>
    1bfa:	30 ff       	sbrs	r19, 0
    1bfc:	06 c0       	rjmp	.+12     	; 0x1c0a <vfprintf+0x5d2>
    1bfe:	1e 2d       	mov	r17, r14
    1c00:	0f 15       	cp	r16, r15
    1c02:	18 f4       	brcc	.+6      	; 0x1c0a <vfprintf+0x5d2>
    1c04:	1f 0d       	add	r17, r15
    1c06:	10 1b       	sub	r17, r16
    1c08:	0f 2d       	mov	r16, r15
    1c0a:	0f 15       	cp	r16, r15
    1c0c:	68 f4       	brcc	.+26     	; 0x1c28 <vfprintf+0x5f0>
    1c0e:	b6 01       	movw	r22, r12
    1c10:	80 e2       	ldi	r24, 0x20	; 32
    1c12:	90 e0       	ldi	r25, 0x00	; 0
    1c14:	3b 8b       	std	Y+19, r19	; 0x13
    1c16:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1c1a:	0f 5f       	subi	r16, 0xFF	; 255
    1c1c:	3b 89       	ldd	r19, Y+19	; 0x13
    1c1e:	f5 cf       	rjmp	.-22     	; 0x1c0a <vfprintf+0x5d2>
    1c20:	0f 15       	cp	r16, r15
    1c22:	10 f4       	brcc	.+4      	; 0x1c28 <vfprintf+0x5f0>
    1c24:	f0 1a       	sub	r15, r16
    1c26:	01 c0       	rjmp	.+2      	; 0x1c2a <vfprintf+0x5f2>
    1c28:	f1 2c       	mov	r15, r1
    1c2a:	34 ff       	sbrs	r19, 4
    1c2c:	12 c0       	rjmp	.+36     	; 0x1c52 <vfprintf+0x61a>
    1c2e:	b6 01       	movw	r22, r12
    1c30:	80 e3       	ldi	r24, 0x30	; 48
    1c32:	90 e0       	ldi	r25, 0x00	; 0
    1c34:	3b 8b       	std	Y+19, r19	; 0x13
    1c36:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1c3a:	3b 89       	ldd	r19, Y+19	; 0x13
    1c3c:	32 ff       	sbrs	r19, 2
    1c3e:	17 c0       	rjmp	.+46     	; 0x1c6e <vfprintf+0x636>
    1c40:	31 fd       	sbrc	r19, 1
    1c42:	03 c0       	rjmp	.+6      	; 0x1c4a <vfprintf+0x612>
    1c44:	88 e7       	ldi	r24, 0x78	; 120
    1c46:	90 e0       	ldi	r25, 0x00	; 0
    1c48:	02 c0       	rjmp	.+4      	; 0x1c4e <vfprintf+0x616>
    1c4a:	88 e5       	ldi	r24, 0x58	; 88
    1c4c:	90 e0       	ldi	r25, 0x00	; 0
    1c4e:	b6 01       	movw	r22, r12
    1c50:	0c c0       	rjmp	.+24     	; 0x1c6a <vfprintf+0x632>
    1c52:	83 2f       	mov	r24, r19
    1c54:	86 78       	andi	r24, 0x86	; 134
    1c56:	59 f0       	breq	.+22     	; 0x1c6e <vfprintf+0x636>
    1c58:	31 ff       	sbrs	r19, 1
    1c5a:	02 c0       	rjmp	.+4      	; 0x1c60 <vfprintf+0x628>
    1c5c:	8b e2       	ldi	r24, 0x2B	; 43
    1c5e:	01 c0       	rjmp	.+2      	; 0x1c62 <vfprintf+0x62a>
    1c60:	80 e2       	ldi	r24, 0x20	; 32
    1c62:	37 fd       	sbrc	r19, 7
    1c64:	8d e2       	ldi	r24, 0x2D	; 45
    1c66:	b6 01       	movw	r22, r12
    1c68:	90 e0       	ldi	r25, 0x00	; 0
    1c6a:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1c6e:	e1 16       	cp	r14, r17
    1c70:	38 f4       	brcc	.+14     	; 0x1c80 <vfprintf+0x648>
    1c72:	b6 01       	movw	r22, r12
    1c74:	80 e3       	ldi	r24, 0x30	; 48
    1c76:	90 e0       	ldi	r25, 0x00	; 0
    1c78:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1c7c:	11 50       	subi	r17, 0x01	; 1
    1c7e:	f7 cf       	rjmp	.-18     	; 0x1c6e <vfprintf+0x636>
    1c80:	ea 94       	dec	r14
    1c82:	f3 01       	movw	r30, r6
    1c84:	ee 0d       	add	r30, r14
    1c86:	f1 1d       	adc	r31, r1
    1c88:	80 81       	ld	r24, Z
    1c8a:	b6 01       	movw	r22, r12
    1c8c:	90 e0       	ldi	r25, 0x00	; 0
    1c8e:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1c92:	e1 10       	cpse	r14, r1
    1c94:	f5 cf       	rjmp	.-22     	; 0x1c80 <vfprintf+0x648>
    1c96:	14 c0       	rjmp	.+40     	; 0x1cc0 <vfprintf+0x688>
    1c98:	f4 e0       	ldi	r31, 0x04	; 4
    1c9a:	ff 15       	cp	r31, r15
    1c9c:	58 f5       	brcc	.+86     	; 0x1cf4 <vfprintf+0x6bc>
    1c9e:	84 e0       	ldi	r24, 0x04	; 4
    1ca0:	f8 1a       	sub	r15, r24
    1ca2:	33 fe       	sbrs	r3, 3
    1ca4:	1e c0       	rjmp	.+60     	; 0x1ce2 <vfprintf+0x6aa>
    1ca6:	21 10       	cpse	r2, r1
    1ca8:	26 c0       	rjmp	.+76     	; 0x1cf6 <vfprintf+0x6be>
    1caa:	03 ff       	sbrs	r16, 3
    1cac:	2a c0       	rjmp	.+84     	; 0x1d02 <vfprintf+0x6ca>
    1cae:	02 e9       	ldi	r16, 0x92	; 146
    1cb0:	10 e0       	ldi	r17, 0x00	; 0
    1cb2:	f3 2d       	mov	r31, r3
    1cb4:	f0 71       	andi	r31, 0x10	; 16
    1cb6:	3f 2e       	mov	r3, r31
    1cb8:	f8 01       	movw	r30, r16
    1cba:	84 91       	lpm	r24, Z
    1cbc:	81 11       	cpse	r24, r1
    1cbe:	24 c0       	rjmp	.+72     	; 0x1d08 <vfprintf+0x6d0>
    1cc0:	ff 20       	and	r15, r15
    1cc2:	09 f4       	brne	.+2      	; 0x1cc6 <vfprintf+0x68e>
    1cc4:	e5 cc       	rjmp	.-1590   	; 0x1690 <vfprintf+0x58>
    1cc6:	b6 01       	movw	r22, r12
    1cc8:	80 e2       	ldi	r24, 0x20	; 32
    1cca:	90 e0       	ldi	r25, 0x00	; 0
    1ccc:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1cd0:	fa 94       	dec	r15
    1cd2:	f6 cf       	rjmp	.-20     	; 0x1cc0 <vfprintf+0x688>
    1cd4:	f6 01       	movw	r30, r12
    1cd6:	86 81       	ldd	r24, Z+6	; 0x06
    1cd8:	97 81       	ldd	r25, Z+7	; 0x07
    1cda:	26 c0       	rjmp	.+76     	; 0x1d28 <vfprintf+0x6f0>
    1cdc:	8f ef       	ldi	r24, 0xFF	; 255
    1cde:	9f ef       	ldi	r25, 0xFF	; 255
    1ce0:	23 c0       	rjmp	.+70     	; 0x1d28 <vfprintf+0x6f0>
    1ce2:	b6 01       	movw	r22, r12
    1ce4:	80 e2       	ldi	r24, 0x20	; 32
    1ce6:	90 e0       	ldi	r25, 0x00	; 0
    1ce8:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1cec:	fa 94       	dec	r15
    1cee:	f1 10       	cpse	r15, r1
    1cf0:	f8 cf       	rjmp	.-16     	; 0x1ce2 <vfprintf+0x6aa>
    1cf2:	d9 cf       	rjmp	.-78     	; 0x1ca6 <vfprintf+0x66e>
    1cf4:	f1 2c       	mov	r15, r1
    1cf6:	b6 01       	movw	r22, r12
    1cf8:	82 2d       	mov	r24, r2
    1cfa:	90 e0       	ldi	r25, 0x00	; 0
    1cfc:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1d00:	d4 cf       	rjmp	.-88     	; 0x1caa <vfprintf+0x672>
    1d02:	06 e9       	ldi	r16, 0x96	; 150
    1d04:	10 e0       	ldi	r17, 0x00	; 0
    1d06:	d5 cf       	rjmp	.-86     	; 0x1cb2 <vfprintf+0x67a>
    1d08:	31 10       	cpse	r3, r1
    1d0a:	80 52       	subi	r24, 0x20	; 32
    1d0c:	b6 01       	movw	r22, r12
    1d0e:	90 e0       	ldi	r25, 0x00	; 0
    1d10:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <fputc>
    1d14:	0f 5f       	subi	r16, 0xFF	; 255
    1d16:	1f 4f       	sbci	r17, 0xFF	; 255
    1d18:	cf cf       	rjmp	.-98     	; 0x1cb8 <vfprintf+0x680>
    1d1a:	23 e0       	ldi	r18, 0x03	; 3
    1d1c:	2f 15       	cp	r18, r15
    1d1e:	10 f4       	brcc	.+4      	; 0x1d24 <vfprintf+0x6ec>
    1d20:	83 e0       	ldi	r24, 0x03	; 3
    1d22:	be cf       	rjmp	.-132    	; 0x1ca0 <vfprintf+0x668>
    1d24:	f1 2c       	mov	r15, r1
    1d26:	c1 cf       	rjmp	.-126    	; 0x1caa <vfprintf+0x672>
    1d28:	63 96       	adiw	r28, 0x13	; 19
    1d2a:	e2 e1       	ldi	r30, 0x12	; 18
    1d2c:	0c 94 ba 0e 	jmp	0x1d74	; 0x1d74 <__epilogue_restores__>

00001d30 <__tablejump2__>:
    1d30:	ee 0f       	add	r30, r30
    1d32:	ff 1f       	adc	r31, r31
    1d34:	05 90       	lpm	r0, Z+
    1d36:	f4 91       	lpm	r31, Z
    1d38:	e0 2d       	mov	r30, r0
    1d3a:	09 94       	ijmp

00001d3c <__prologue_saves__>:
    1d3c:	2f 92       	push	r2
    1d3e:	3f 92       	push	r3
    1d40:	4f 92       	push	r4
    1d42:	5f 92       	push	r5
    1d44:	6f 92       	push	r6
    1d46:	7f 92       	push	r7
    1d48:	8f 92       	push	r8
    1d4a:	9f 92       	push	r9
    1d4c:	af 92       	push	r10
    1d4e:	bf 92       	push	r11
    1d50:	cf 92       	push	r12
    1d52:	df 92       	push	r13
    1d54:	ef 92       	push	r14
    1d56:	ff 92       	push	r15
    1d58:	0f 93       	push	r16
    1d5a:	1f 93       	push	r17
    1d5c:	cf 93       	push	r28
    1d5e:	df 93       	push	r29
    1d60:	cd b7       	in	r28, 0x3d	; 61
    1d62:	de b7       	in	r29, 0x3e	; 62
    1d64:	ca 1b       	sub	r28, r26
    1d66:	db 0b       	sbc	r29, r27
    1d68:	0f b6       	in	r0, 0x3f	; 63
    1d6a:	f8 94       	cli
    1d6c:	de bf       	out	0x3e, r29	; 62
    1d6e:	0f be       	out	0x3f, r0	; 63
    1d70:	cd bf       	out	0x3d, r28	; 61
    1d72:	09 94       	ijmp

00001d74 <__epilogue_restores__>:
    1d74:	2a 88       	ldd	r2, Y+18	; 0x12
    1d76:	39 88       	ldd	r3, Y+17	; 0x11
    1d78:	48 88       	ldd	r4, Y+16	; 0x10
    1d7a:	5f 84       	ldd	r5, Y+15	; 0x0f
    1d7c:	6e 84       	ldd	r6, Y+14	; 0x0e
    1d7e:	7d 84       	ldd	r7, Y+13	; 0x0d
    1d80:	8c 84       	ldd	r8, Y+12	; 0x0c
    1d82:	9b 84       	ldd	r9, Y+11	; 0x0b
    1d84:	aa 84       	ldd	r10, Y+10	; 0x0a
    1d86:	b9 84       	ldd	r11, Y+9	; 0x09
    1d88:	c8 84       	ldd	r12, Y+8	; 0x08
    1d8a:	df 80       	ldd	r13, Y+7	; 0x07
    1d8c:	ee 80       	ldd	r14, Y+6	; 0x06
    1d8e:	fd 80       	ldd	r15, Y+5	; 0x05
    1d90:	0c 81       	ldd	r16, Y+4	; 0x04
    1d92:	1b 81       	ldd	r17, Y+3	; 0x03
    1d94:	aa 81       	ldd	r26, Y+2	; 0x02
    1d96:	b9 81       	ldd	r27, Y+1	; 0x01
    1d98:	ce 0f       	add	r28, r30
    1d9a:	d1 1d       	adc	r29, r1
    1d9c:	0f b6       	in	r0, 0x3f	; 63
    1d9e:	f8 94       	cli
    1da0:	de bf       	out	0x3e, r29	; 62
    1da2:	0f be       	out	0x3f, r0	; 63
    1da4:	cd bf       	out	0x3d, r28	; 61
    1da6:	ed 01       	movw	r28, r26
    1da8:	08 95       	ret

00001daa <__ftoa_engine>:
    1daa:	28 30       	cpi	r18, 0x08	; 8
    1dac:	08 f0       	brcs	.+2      	; 0x1db0 <__ftoa_engine+0x6>
    1dae:	27 e0       	ldi	r18, 0x07	; 7
    1db0:	33 27       	eor	r19, r19
    1db2:	da 01       	movw	r26, r20
    1db4:	99 0f       	add	r25, r25
    1db6:	31 1d       	adc	r19, r1
    1db8:	87 fd       	sbrc	r24, 7
    1dba:	91 60       	ori	r25, 0x01	; 1
    1dbc:	00 96       	adiw	r24, 0x00	; 0
    1dbe:	61 05       	cpc	r22, r1
    1dc0:	71 05       	cpc	r23, r1
    1dc2:	39 f4       	brne	.+14     	; 0x1dd2 <__ftoa_engine+0x28>
    1dc4:	32 60       	ori	r19, 0x02	; 2
    1dc6:	2e 5f       	subi	r18, 0xFE	; 254
    1dc8:	3d 93       	st	X+, r19
    1dca:	30 e3       	ldi	r19, 0x30	; 48
    1dcc:	2a 95       	dec	r18
    1dce:	e1 f7       	brne	.-8      	; 0x1dc8 <__ftoa_engine+0x1e>
    1dd0:	08 95       	ret
    1dd2:	9f 3f       	cpi	r25, 0xFF	; 255
    1dd4:	30 f0       	brcs	.+12     	; 0x1de2 <__ftoa_engine+0x38>
    1dd6:	80 38       	cpi	r24, 0x80	; 128
    1dd8:	71 05       	cpc	r23, r1
    1dda:	61 05       	cpc	r22, r1
    1ddc:	09 f0       	breq	.+2      	; 0x1de0 <__ftoa_engine+0x36>
    1dde:	3c 5f       	subi	r19, 0xFC	; 252
    1de0:	3c 5f       	subi	r19, 0xFC	; 252
    1de2:	3d 93       	st	X+, r19
    1de4:	91 30       	cpi	r25, 0x01	; 1
    1de6:	08 f0       	brcs	.+2      	; 0x1dea <__ftoa_engine+0x40>
    1de8:	80 68       	ori	r24, 0x80	; 128
    1dea:	91 1d       	adc	r25, r1
    1dec:	df 93       	push	r29
    1dee:	cf 93       	push	r28
    1df0:	1f 93       	push	r17
    1df2:	0f 93       	push	r16
    1df4:	ff 92       	push	r15
    1df6:	ef 92       	push	r14
    1df8:	19 2f       	mov	r17, r25
    1dfa:	98 7f       	andi	r25, 0xF8	; 248
    1dfc:	96 95       	lsr	r25
    1dfe:	e9 2f       	mov	r30, r25
    1e00:	96 95       	lsr	r25
    1e02:	96 95       	lsr	r25
    1e04:	e9 0f       	add	r30, r25
    1e06:	ff 27       	eor	r31, r31
    1e08:	ec 50       	subi	r30, 0x0C	; 12
    1e0a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e0c:	99 27       	eor	r25, r25
    1e0e:	33 27       	eor	r19, r19
    1e10:	ee 24       	eor	r14, r14
    1e12:	ff 24       	eor	r15, r15
    1e14:	a7 01       	movw	r20, r14
    1e16:	e7 01       	movw	r28, r14
    1e18:	05 90       	lpm	r0, Z+
    1e1a:	08 94       	sec
    1e1c:	07 94       	ror	r0
    1e1e:	28 f4       	brcc	.+10     	; 0x1e2a <__ftoa_engine+0x80>
    1e20:	36 0f       	add	r19, r22
    1e22:	e7 1e       	adc	r14, r23
    1e24:	f8 1e       	adc	r15, r24
    1e26:	49 1f       	adc	r20, r25
    1e28:	51 1d       	adc	r21, r1
    1e2a:	66 0f       	add	r22, r22
    1e2c:	77 1f       	adc	r23, r23
    1e2e:	88 1f       	adc	r24, r24
    1e30:	99 1f       	adc	r25, r25
    1e32:	06 94       	lsr	r0
    1e34:	a1 f7       	brne	.-24     	; 0x1e1e <__ftoa_engine+0x74>
    1e36:	05 90       	lpm	r0, Z+
    1e38:	07 94       	ror	r0
    1e3a:	28 f4       	brcc	.+10     	; 0x1e46 <__ftoa_engine+0x9c>
    1e3c:	e7 0e       	add	r14, r23
    1e3e:	f8 1e       	adc	r15, r24
    1e40:	49 1f       	adc	r20, r25
    1e42:	56 1f       	adc	r21, r22
    1e44:	c1 1d       	adc	r28, r1
    1e46:	77 0f       	add	r23, r23
    1e48:	88 1f       	adc	r24, r24
    1e4a:	99 1f       	adc	r25, r25
    1e4c:	66 1f       	adc	r22, r22
    1e4e:	06 94       	lsr	r0
    1e50:	a1 f7       	brne	.-24     	; 0x1e3a <__ftoa_engine+0x90>
    1e52:	05 90       	lpm	r0, Z+
    1e54:	07 94       	ror	r0
    1e56:	28 f4       	brcc	.+10     	; 0x1e62 <__ftoa_engine+0xb8>
    1e58:	f8 0e       	add	r15, r24
    1e5a:	49 1f       	adc	r20, r25
    1e5c:	56 1f       	adc	r21, r22
    1e5e:	c7 1f       	adc	r28, r23
    1e60:	d1 1d       	adc	r29, r1
    1e62:	88 0f       	add	r24, r24
    1e64:	99 1f       	adc	r25, r25
    1e66:	66 1f       	adc	r22, r22
    1e68:	77 1f       	adc	r23, r23
    1e6a:	06 94       	lsr	r0
    1e6c:	a1 f7       	brne	.-24     	; 0x1e56 <__ftoa_engine+0xac>
    1e6e:	05 90       	lpm	r0, Z+
    1e70:	07 94       	ror	r0
    1e72:	20 f4       	brcc	.+8      	; 0x1e7c <__ftoa_engine+0xd2>
    1e74:	49 0f       	add	r20, r25
    1e76:	56 1f       	adc	r21, r22
    1e78:	c7 1f       	adc	r28, r23
    1e7a:	d8 1f       	adc	r29, r24
    1e7c:	99 0f       	add	r25, r25
    1e7e:	66 1f       	adc	r22, r22
    1e80:	77 1f       	adc	r23, r23
    1e82:	88 1f       	adc	r24, r24
    1e84:	06 94       	lsr	r0
    1e86:	a9 f7       	brne	.-22     	; 0x1e72 <__ftoa_engine+0xc8>
    1e88:	84 91       	lpm	r24, Z
    1e8a:	10 95       	com	r17
    1e8c:	17 70       	andi	r17, 0x07	; 7
    1e8e:	41 f0       	breq	.+16     	; 0x1ea0 <__ftoa_engine+0xf6>
    1e90:	d6 95       	lsr	r29
    1e92:	c7 95       	ror	r28
    1e94:	57 95       	ror	r21
    1e96:	47 95       	ror	r20
    1e98:	f7 94       	ror	r15
    1e9a:	e7 94       	ror	r14
    1e9c:	1a 95       	dec	r17
    1e9e:	c1 f7       	brne	.-16     	; 0x1e90 <__ftoa_engine+0xe6>
    1ea0:	ea e9       	ldi	r30, 0x9A	; 154
    1ea2:	f0 e0       	ldi	r31, 0x00	; 0
    1ea4:	68 94       	set
    1ea6:	15 90       	lpm	r1, Z+
    1ea8:	15 91       	lpm	r17, Z+
    1eaa:	35 91       	lpm	r19, Z+
    1eac:	65 91       	lpm	r22, Z+
    1eae:	95 91       	lpm	r25, Z+
    1eb0:	05 90       	lpm	r0, Z+
    1eb2:	7f e2       	ldi	r23, 0x2F	; 47
    1eb4:	73 95       	inc	r23
    1eb6:	e1 18       	sub	r14, r1
    1eb8:	f1 0a       	sbc	r15, r17
    1eba:	43 0b       	sbc	r20, r19
    1ebc:	56 0b       	sbc	r21, r22
    1ebe:	c9 0b       	sbc	r28, r25
    1ec0:	d0 09       	sbc	r29, r0
    1ec2:	c0 f7       	brcc	.-16     	; 0x1eb4 <__ftoa_engine+0x10a>
    1ec4:	e1 0c       	add	r14, r1
    1ec6:	f1 1e       	adc	r15, r17
    1ec8:	43 1f       	adc	r20, r19
    1eca:	56 1f       	adc	r21, r22
    1ecc:	c9 1f       	adc	r28, r25
    1ece:	d0 1d       	adc	r29, r0
    1ed0:	7e f4       	brtc	.+30     	; 0x1ef0 <__ftoa_engine+0x146>
    1ed2:	70 33       	cpi	r23, 0x30	; 48
    1ed4:	11 f4       	brne	.+4      	; 0x1eda <__ftoa_engine+0x130>
    1ed6:	8a 95       	dec	r24
    1ed8:	e6 cf       	rjmp	.-52     	; 0x1ea6 <__ftoa_engine+0xfc>
    1eda:	e8 94       	clt
    1edc:	01 50       	subi	r16, 0x01	; 1
    1ede:	30 f0       	brcs	.+12     	; 0x1eec <__ftoa_engine+0x142>
    1ee0:	08 0f       	add	r16, r24
    1ee2:	0a f4       	brpl	.+2      	; 0x1ee6 <__ftoa_engine+0x13c>
    1ee4:	00 27       	eor	r16, r16
    1ee6:	02 17       	cp	r16, r18
    1ee8:	08 f4       	brcc	.+2      	; 0x1eec <__ftoa_engine+0x142>
    1eea:	20 2f       	mov	r18, r16
    1eec:	23 95       	inc	r18
    1eee:	02 2f       	mov	r16, r18
    1ef0:	7a 33       	cpi	r23, 0x3A	; 58
    1ef2:	28 f0       	brcs	.+10     	; 0x1efe <__ftoa_engine+0x154>
    1ef4:	79 e3       	ldi	r23, 0x39	; 57
    1ef6:	7d 93       	st	X+, r23
    1ef8:	2a 95       	dec	r18
    1efa:	e9 f7       	brne	.-6      	; 0x1ef6 <__ftoa_engine+0x14c>
    1efc:	10 c0       	rjmp	.+32     	; 0x1f1e <__ftoa_engine+0x174>
    1efe:	7d 93       	st	X+, r23
    1f00:	2a 95       	dec	r18
    1f02:	89 f6       	brne	.-94     	; 0x1ea6 <__ftoa_engine+0xfc>
    1f04:	06 94       	lsr	r0
    1f06:	97 95       	ror	r25
    1f08:	67 95       	ror	r22
    1f0a:	37 95       	ror	r19
    1f0c:	17 95       	ror	r17
    1f0e:	17 94       	ror	r1
    1f10:	e1 18       	sub	r14, r1
    1f12:	f1 0a       	sbc	r15, r17
    1f14:	43 0b       	sbc	r20, r19
    1f16:	56 0b       	sbc	r21, r22
    1f18:	c9 0b       	sbc	r28, r25
    1f1a:	d0 09       	sbc	r29, r0
    1f1c:	98 f0       	brcs	.+38     	; 0x1f44 <__ftoa_engine+0x19a>
    1f1e:	23 95       	inc	r18
    1f20:	7e 91       	ld	r23, -X
    1f22:	73 95       	inc	r23
    1f24:	7a 33       	cpi	r23, 0x3A	; 58
    1f26:	08 f0       	brcs	.+2      	; 0x1f2a <__ftoa_engine+0x180>
    1f28:	70 e3       	ldi	r23, 0x30	; 48
    1f2a:	7c 93       	st	X, r23
    1f2c:	20 13       	cpse	r18, r16
    1f2e:	b8 f7       	brcc	.-18     	; 0x1f1e <__ftoa_engine+0x174>
    1f30:	7e 91       	ld	r23, -X
    1f32:	70 61       	ori	r23, 0x10	; 16
    1f34:	7d 93       	st	X+, r23
    1f36:	30 f0       	brcs	.+12     	; 0x1f44 <__ftoa_engine+0x19a>
    1f38:	83 95       	inc	r24
    1f3a:	71 e3       	ldi	r23, 0x31	; 49
    1f3c:	7d 93       	st	X+, r23
    1f3e:	70 e3       	ldi	r23, 0x30	; 48
    1f40:	2a 95       	dec	r18
    1f42:	e1 f7       	brne	.-8      	; 0x1f3c <__ftoa_engine+0x192>
    1f44:	11 24       	eor	r1, r1
    1f46:	ef 90       	pop	r14
    1f48:	ff 90       	pop	r15
    1f4a:	0f 91       	pop	r16
    1f4c:	1f 91       	pop	r17
    1f4e:	cf 91       	pop	r28
    1f50:	df 91       	pop	r29
    1f52:	99 27       	eor	r25, r25
    1f54:	87 fd       	sbrc	r24, 7
    1f56:	90 95       	com	r25
    1f58:	08 95       	ret

00001f5a <strnlen_P>:
    1f5a:	fc 01       	movw	r30, r24
    1f5c:	05 90       	lpm	r0, Z+
    1f5e:	61 50       	subi	r22, 0x01	; 1
    1f60:	70 40       	sbci	r23, 0x00	; 0
    1f62:	01 10       	cpse	r0, r1
    1f64:	d8 f7       	brcc	.-10     	; 0x1f5c <strnlen_P+0x2>
    1f66:	80 95       	com	r24
    1f68:	90 95       	com	r25
    1f6a:	8e 0f       	add	r24, r30
    1f6c:	9f 1f       	adc	r25, r31
    1f6e:	08 95       	ret

00001f70 <strnlen>:
    1f70:	fc 01       	movw	r30, r24
    1f72:	61 50       	subi	r22, 0x01	; 1
    1f74:	70 40       	sbci	r23, 0x00	; 0
    1f76:	01 90       	ld	r0, Z+
    1f78:	01 10       	cpse	r0, r1
    1f7a:	d8 f7       	brcc	.-10     	; 0x1f72 <strnlen+0x2>
    1f7c:	80 95       	com	r24
    1f7e:	90 95       	com	r25
    1f80:	8e 0f       	add	r24, r30
    1f82:	9f 1f       	adc	r25, r31
    1f84:	08 95       	ret

00001f86 <fputc>:
    1f86:	0f 93       	push	r16
    1f88:	1f 93       	push	r17
    1f8a:	cf 93       	push	r28
    1f8c:	df 93       	push	r29
    1f8e:	fb 01       	movw	r30, r22
    1f90:	23 81       	ldd	r18, Z+3	; 0x03
    1f92:	21 fd       	sbrc	r18, 1
    1f94:	03 c0       	rjmp	.+6      	; 0x1f9c <fputc+0x16>
    1f96:	8f ef       	ldi	r24, 0xFF	; 255
    1f98:	9f ef       	ldi	r25, 0xFF	; 255
    1f9a:	28 c0       	rjmp	.+80     	; 0x1fec <fputc+0x66>
    1f9c:	22 ff       	sbrs	r18, 2
    1f9e:	16 c0       	rjmp	.+44     	; 0x1fcc <fputc+0x46>
    1fa0:	46 81       	ldd	r20, Z+6	; 0x06
    1fa2:	57 81       	ldd	r21, Z+7	; 0x07
    1fa4:	24 81       	ldd	r18, Z+4	; 0x04
    1fa6:	35 81       	ldd	r19, Z+5	; 0x05
    1fa8:	42 17       	cp	r20, r18
    1faa:	53 07       	cpc	r21, r19
    1fac:	44 f4       	brge	.+16     	; 0x1fbe <fputc+0x38>
    1fae:	a0 81       	ld	r26, Z
    1fb0:	b1 81       	ldd	r27, Z+1	; 0x01
    1fb2:	9d 01       	movw	r18, r26
    1fb4:	2f 5f       	subi	r18, 0xFF	; 255
    1fb6:	3f 4f       	sbci	r19, 0xFF	; 255
    1fb8:	31 83       	std	Z+1, r19	; 0x01
    1fba:	20 83       	st	Z, r18
    1fbc:	8c 93       	st	X, r24
    1fbe:	26 81       	ldd	r18, Z+6	; 0x06
    1fc0:	37 81       	ldd	r19, Z+7	; 0x07
    1fc2:	2f 5f       	subi	r18, 0xFF	; 255
    1fc4:	3f 4f       	sbci	r19, 0xFF	; 255
    1fc6:	37 83       	std	Z+7, r19	; 0x07
    1fc8:	26 83       	std	Z+6, r18	; 0x06
    1fca:	10 c0       	rjmp	.+32     	; 0x1fec <fputc+0x66>
    1fcc:	eb 01       	movw	r28, r22
    1fce:	09 2f       	mov	r16, r25
    1fd0:	18 2f       	mov	r17, r24
    1fd2:	00 84       	ldd	r0, Z+8	; 0x08
    1fd4:	f1 85       	ldd	r31, Z+9	; 0x09
    1fd6:	e0 2d       	mov	r30, r0
    1fd8:	09 95       	icall
    1fda:	89 2b       	or	r24, r25
    1fdc:	e1 f6       	brne	.-72     	; 0x1f96 <fputc+0x10>
    1fde:	8e 81       	ldd	r24, Y+6	; 0x06
    1fe0:	9f 81       	ldd	r25, Y+7	; 0x07
    1fe2:	01 96       	adiw	r24, 0x01	; 1
    1fe4:	9f 83       	std	Y+7, r25	; 0x07
    1fe6:	8e 83       	std	Y+6, r24	; 0x06
    1fe8:	81 2f       	mov	r24, r17
    1fea:	90 2f       	mov	r25, r16
    1fec:	df 91       	pop	r29
    1fee:	cf 91       	pop	r28
    1ff0:	1f 91       	pop	r17
    1ff2:	0f 91       	pop	r16
    1ff4:	08 95       	ret

00001ff6 <__ultoa_invert>:
    1ff6:	fa 01       	movw	r30, r20
    1ff8:	aa 27       	eor	r26, r26
    1ffa:	28 30       	cpi	r18, 0x08	; 8
    1ffc:	51 f1       	breq	.+84     	; 0x2052 <__ultoa_invert+0x5c>
    1ffe:	20 31       	cpi	r18, 0x10	; 16
    2000:	81 f1       	breq	.+96     	; 0x2062 <__ultoa_invert+0x6c>
    2002:	e8 94       	clt
    2004:	6f 93       	push	r22
    2006:	6e 7f       	andi	r22, 0xFE	; 254
    2008:	6e 5f       	subi	r22, 0xFE	; 254
    200a:	7f 4f       	sbci	r23, 0xFF	; 255
    200c:	8f 4f       	sbci	r24, 0xFF	; 255
    200e:	9f 4f       	sbci	r25, 0xFF	; 255
    2010:	af 4f       	sbci	r26, 0xFF	; 255
    2012:	b1 e0       	ldi	r27, 0x01	; 1
    2014:	3e d0       	rcall	.+124    	; 0x2092 <__ultoa_invert+0x9c>
    2016:	b4 e0       	ldi	r27, 0x04	; 4
    2018:	3c d0       	rcall	.+120    	; 0x2092 <__ultoa_invert+0x9c>
    201a:	67 0f       	add	r22, r23
    201c:	78 1f       	adc	r23, r24
    201e:	89 1f       	adc	r24, r25
    2020:	9a 1f       	adc	r25, r26
    2022:	a1 1d       	adc	r26, r1
    2024:	68 0f       	add	r22, r24
    2026:	79 1f       	adc	r23, r25
    2028:	8a 1f       	adc	r24, r26
    202a:	91 1d       	adc	r25, r1
    202c:	a1 1d       	adc	r26, r1
    202e:	6a 0f       	add	r22, r26
    2030:	71 1d       	adc	r23, r1
    2032:	81 1d       	adc	r24, r1
    2034:	91 1d       	adc	r25, r1
    2036:	a1 1d       	adc	r26, r1
    2038:	20 d0       	rcall	.+64     	; 0x207a <__ultoa_invert+0x84>
    203a:	09 f4       	brne	.+2      	; 0x203e <__ultoa_invert+0x48>
    203c:	68 94       	set
    203e:	3f 91       	pop	r19
    2040:	2a e0       	ldi	r18, 0x0A	; 10
    2042:	26 9f       	mul	r18, r22
    2044:	11 24       	eor	r1, r1
    2046:	30 19       	sub	r19, r0
    2048:	30 5d       	subi	r19, 0xD0	; 208
    204a:	31 93       	st	Z+, r19
    204c:	de f6       	brtc	.-74     	; 0x2004 <__ultoa_invert+0xe>
    204e:	cf 01       	movw	r24, r30
    2050:	08 95       	ret
    2052:	46 2f       	mov	r20, r22
    2054:	47 70       	andi	r20, 0x07	; 7
    2056:	40 5d       	subi	r20, 0xD0	; 208
    2058:	41 93       	st	Z+, r20
    205a:	b3 e0       	ldi	r27, 0x03	; 3
    205c:	0f d0       	rcall	.+30     	; 0x207c <__ultoa_invert+0x86>
    205e:	c9 f7       	brne	.-14     	; 0x2052 <__ultoa_invert+0x5c>
    2060:	f6 cf       	rjmp	.-20     	; 0x204e <__ultoa_invert+0x58>
    2062:	46 2f       	mov	r20, r22
    2064:	4f 70       	andi	r20, 0x0F	; 15
    2066:	40 5d       	subi	r20, 0xD0	; 208
    2068:	4a 33       	cpi	r20, 0x3A	; 58
    206a:	18 f0       	brcs	.+6      	; 0x2072 <__ultoa_invert+0x7c>
    206c:	49 5d       	subi	r20, 0xD9	; 217
    206e:	31 fd       	sbrc	r19, 1
    2070:	40 52       	subi	r20, 0x20	; 32
    2072:	41 93       	st	Z+, r20
    2074:	02 d0       	rcall	.+4      	; 0x207a <__ultoa_invert+0x84>
    2076:	a9 f7       	brne	.-22     	; 0x2062 <__ultoa_invert+0x6c>
    2078:	ea cf       	rjmp	.-44     	; 0x204e <__ultoa_invert+0x58>
    207a:	b4 e0       	ldi	r27, 0x04	; 4
    207c:	a6 95       	lsr	r26
    207e:	97 95       	ror	r25
    2080:	87 95       	ror	r24
    2082:	77 95       	ror	r23
    2084:	67 95       	ror	r22
    2086:	ba 95       	dec	r27
    2088:	c9 f7       	brne	.-14     	; 0x207c <__ultoa_invert+0x86>
    208a:	00 97       	sbiw	r24, 0x00	; 0
    208c:	61 05       	cpc	r22, r1
    208e:	71 05       	cpc	r23, r1
    2090:	08 95       	ret
    2092:	9b 01       	movw	r18, r22
    2094:	ac 01       	movw	r20, r24
    2096:	0a 2e       	mov	r0, r26
    2098:	06 94       	lsr	r0
    209a:	57 95       	ror	r21
    209c:	47 95       	ror	r20
    209e:	37 95       	ror	r19
    20a0:	27 95       	ror	r18
    20a2:	ba 95       	dec	r27
    20a4:	c9 f7       	brne	.-14     	; 0x2098 <__ultoa_invert+0xa2>
    20a6:	62 0f       	add	r22, r18
    20a8:	73 1f       	adc	r23, r19
    20aa:	84 1f       	adc	r24, r20
    20ac:	95 1f       	adc	r25, r21
    20ae:	a0 1d       	adc	r26, r0
    20b0:	08 95       	ret

000020b2 <eeprom_read_block>:
    20b2:	dc 01       	movw	r26, r24
    20b4:	cb 01       	movw	r24, r22

000020b6 <eeprom_read_blraw>:
    20b6:	fc 01       	movw	r30, r24
    20b8:	f9 99       	sbic	0x1f, 1	; 31
    20ba:	fe cf       	rjmp	.-4      	; 0x20b8 <eeprom_read_blraw+0x2>
    20bc:	06 c0       	rjmp	.+12     	; 0x20ca <eeprom_read_blraw+0x14>
    20be:	f2 bd       	out	0x22, r31	; 34
    20c0:	e1 bd       	out	0x21, r30	; 33
    20c2:	f8 9a       	sbi	0x1f, 0	; 31
    20c4:	31 96       	adiw	r30, 0x01	; 1
    20c6:	00 b4       	in	r0, 0x20	; 32
    20c8:	0d 92       	st	X+, r0
    20ca:	41 50       	subi	r20, 0x01	; 1
    20cc:	50 40       	sbci	r21, 0x00	; 0
    20ce:	b8 f7       	brcc	.-18     	; 0x20be <eeprom_read_blraw+0x8>
    20d0:	08 95       	ret

000020d2 <eeprom_update_byte>:
    20d2:	26 2f       	mov	r18, r22

000020d4 <eeprom_update_r18>:
    20d4:	f9 99       	sbic	0x1f, 1	; 31
    20d6:	fe cf       	rjmp	.-4      	; 0x20d4 <eeprom_update_r18>
    20d8:	92 bd       	out	0x22, r25	; 34
    20da:	81 bd       	out	0x21, r24	; 33
    20dc:	f8 9a       	sbi	0x1f, 0	; 31
    20de:	01 97       	sbiw	r24, 0x01	; 1
    20e0:	00 b4       	in	r0, 0x20	; 32
    20e2:	02 16       	cp	r0, r18
    20e4:	39 f0       	breq	.+14     	; 0x20f4 <eeprom_update_r18+0x20>
    20e6:	1f ba       	out	0x1f, r1	; 31
    20e8:	20 bd       	out	0x20, r18	; 32
    20ea:	0f b6       	in	r0, 0x3f	; 63
    20ec:	f8 94       	cli
    20ee:	fa 9a       	sbi	0x1f, 2	; 31
    20f0:	f9 9a       	sbi	0x1f, 1	; 31
    20f2:	0f be       	out	0x3f, r0	; 63
    20f4:	08 95       	ret

000020f6 <eeprom_write_block>:
    20f6:	dc 01       	movw	r26, r24
    20f8:	cb 01       	movw	r24, r22
    20fa:	03 c0       	rjmp	.+6      	; 0x2102 <eeprom_write_block+0xc>
    20fc:	2d 91       	ld	r18, X+
    20fe:	0e 94 86 10 	call	0x210c	; 0x210c <eeprom_write_r18>
    2102:	41 50       	subi	r20, 0x01	; 1
    2104:	50 40       	sbci	r21, 0x00	; 0
    2106:	d0 f7       	brcc	.-12     	; 0x20fc <eeprom_write_block+0x6>
    2108:	08 95       	ret

0000210a <eeprom_write_byte>:
    210a:	26 2f       	mov	r18, r22

0000210c <eeprom_write_r18>:
    210c:	f9 99       	sbic	0x1f, 1	; 31
    210e:	fe cf       	rjmp	.-4      	; 0x210c <eeprom_write_r18>
    2110:	1f ba       	out	0x1f, r1	; 31
    2112:	92 bd       	out	0x22, r25	; 34
    2114:	81 bd       	out	0x21, r24	; 33
    2116:	20 bd       	out	0x20, r18	; 32
    2118:	0f b6       	in	r0, 0x3f	; 63
    211a:	f8 94       	cli
    211c:	fa 9a       	sbi	0x1f, 2	; 31
    211e:	f9 9a       	sbi	0x1f, 1	; 31
    2120:	0f be       	out	0x3f, r0	; 63
    2122:	01 96       	adiw	r24, 0x01	; 1
    2124:	08 95       	ret

00002126 <_exit>:
    2126:	f8 94       	cli

00002128 <__stop_program>:
    2128:	ff cf       	rjmp	.-2      	; 0x2128 <__stop_program>
