--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MIPS.twx MIPS.ncd -o MIPS.twr MIPS.pcf

Design file:              MIPS.ncd
Physical constraint file: MIPS.pcf
Device,package,speed:     xc3s50,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
address<0>   |   13.892(R)|clk_BUFGP         |   0.000|
address<1>   |   13.842(R)|clk_BUFGP         |   0.000|
address<2>   |   14.775(R)|clk_BUFGP         |   0.000|
address<3>   |   15.051(R)|clk_BUFGP         |   0.000|
address<4>   |   15.428(R)|clk_BUFGP         |   0.000|
address<5>   |   15.719(R)|clk_BUFGP         |   0.000|
address<6>   |   15.674(R)|clk_BUFGP         |   0.000|
address<7>   |   15.889(R)|clk_BUFGP         |   0.000|
address<8>   |   15.847(R)|clk_BUFGP         |   0.000|
address<9>   |   15.877(R)|clk_BUFGP         |   0.000|
address<10>  |   15.920(R)|clk_BUFGP         |   0.000|
address<11>  |   16.961(R)|clk_BUFGP         |   0.000|
address<12>  |   16.452(R)|clk_BUFGP         |   0.000|
address<13>  |   16.747(R)|clk_BUFGP         |   0.000|
address<14>  |   16.336(R)|clk_BUFGP         |   0.000|
address<15>  |   15.754(R)|clk_BUFGP         |   0.000|
address<16>  |   16.391(R)|clk_BUFGP         |   0.000|
address<17>  |   16.368(R)|clk_BUFGP         |   0.000|
address<18>  |   15.945(R)|clk_BUFGP         |   0.000|
address<19>  |   16.624(R)|clk_BUFGP         |   0.000|
address<20>  |   16.576(R)|clk_BUFGP         |   0.000|
address<21>  |   17.030(R)|clk_BUFGP         |   0.000|
address<22>  |   16.459(R)|clk_BUFGP         |   0.000|
address<23>  |   16.447(R)|clk_BUFGP         |   0.000|
address<24>  |   16.628(R)|clk_BUFGP         |   0.000|
address<25>  |   16.950(R)|clk_BUFGP         |   0.000|
address<26>  |   16.584(R)|clk_BUFGP         |   0.000|
address<27>  |   17.042(R)|clk_BUFGP         |   0.000|
address<28>  |   17.561(R)|clk_BUFGP         |   0.000|
address<29>  |   16.877(R)|clk_BUFGP         |   0.000|
address<30>  |   16.623(R)|clk_BUFGP         |   0.000|
address<31>  |   16.795(R)|clk_BUFGP         |   0.000|
writedata<0> |   11.248(R)|clk_BUFGP         |   0.000|
writedata<1> |   12.093(R)|clk_BUFGP         |   0.000|
writedata<2> |   12.404(R)|clk_BUFGP         |   0.000|
writedata<3> |   12.208(R)|clk_BUFGP         |   0.000|
writedata<4> |   11.615(R)|clk_BUFGP         |   0.000|
writedata<5> |   14.363(R)|clk_BUFGP         |   0.000|
writedata<6> |   11.490(R)|clk_BUFGP         |   0.000|
writedata<7> |   11.755(R)|clk_BUFGP         |   0.000|
writedata<8> |   12.368(R)|clk_BUFGP         |   0.000|
writedata<9> |   13.692(R)|clk_BUFGP         |   0.000|
writedata<10>|   13.555(R)|clk_BUFGP         |   0.000|
writedata<11>|   14.100(R)|clk_BUFGP         |   0.000|
writedata<12>|   11.988(R)|clk_BUFGP         |   0.000|
writedata<13>|   12.666(R)|clk_BUFGP         |   0.000|
writedata<14>|   11.979(R)|clk_BUFGP         |   0.000|
writedata<15>|   13.113(R)|clk_BUFGP         |   0.000|
writedata<16>|   13.347(R)|clk_BUFGP         |   0.000|
writedata<17>|   13.112(R)|clk_BUFGP         |   0.000|
writedata<18>|   14.027(R)|clk_BUFGP         |   0.000|
writedata<19>|   13.271(R)|clk_BUFGP         |   0.000|
writedata<20>|   13.174(R)|clk_BUFGP         |   0.000|
writedata<21>|   13.449(R)|clk_BUFGP         |   0.000|
writedata<22>|   13.815(R)|clk_BUFGP         |   0.000|
writedata<23>|   13.323(R)|clk_BUFGP         |   0.000|
writedata<24>|   14.044(R)|clk_BUFGP         |   0.000|
writedata<25>|   12.849(R)|clk_BUFGP         |   0.000|
writedata<26>|   13.421(R)|clk_BUFGP         |   0.000|
writedata<27>|   13.070(R)|clk_BUFGP         |   0.000|
writedata<28>|   13.100(R)|clk_BUFGP         |   0.000|
writedata<29>|   13.043(R)|clk_BUFGP         |   0.000|
writedata<30>|   13.667(R)|clk_BUFGP         |   0.000|
writedata<31>|   13.139(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.345|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 18 11:33:54 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4487 MB



