<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:01.948970</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0x25dd5e0: i16 = rotl 0x2578a08, 0x2578c10
  0x2578a08: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0x1b707b8, 0x25dd440, undef:i64
    0x25dd440: i64 = add 0x2578f50, 0x25dd3d8
      0x2578f50: i64 = bitcast 0x2578d48
        0x2578d48: v2i32 = BUILD_VECTOR 0x2578b40, 0x2578ce0
          0x2578b40: i32 = extract_vector_elt 0x25dd718, Constant:i32&lt;2&gt;
            0x25dd718: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x1b707b8, 0x2578ee8, undef:i64
              0x2578ee8: i64 = AssertAlign 0x2579290
                0x2579290: i64,ch = CopyFromReg 0x1b707b8, Register:i64 %3
                  0x25dcef8: i64 = Register %3
              0x2578938: i64 = undef
            0x2579158: i32 = Constant&lt;2&gt;
          0x2578ce0: i32 = extract_vector_elt 0x25dd718, Constant:i32&lt;3&gt;
            0x25dd718: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x1b707b8, 0x2578ee8, undef:i64
              0x2578ee8: i64 = AssertAlign 0x2579290
                0x2579290: i64,ch = CopyFromReg 0x1b707b8, Register:i64 %3
                  0x25dcef8: i64 = Register %3
              0x2578938: i64 = undef
            0x2578c78: i32 = Constant&lt;3&gt;
      0x25dd3d8: i64 = shl 0x25788d0, Constant:i32&lt;1&gt;
        0x25788d0: i64,i1 = MAD_U64_U32 0x25795d0, 0x2578db0, 0x25dd2a0
          0x25795d0: i32 = and 0x2579500, Constant:i32&lt;65535&gt;
            0x2579500: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x1b707b8, 0x2579498, undef:i64
              0x2579498: i64 = add nuw 0x25793c8, Constant:i64&lt;4&gt;
                0x25793c8: i64 = AssertAlign 0x25dd8b8
                  0x25dd8b8: i64,ch = CopyFromReg 0x1b707b8, Register:i64 %2

                0x2579430: i64 = Constant&lt;4&gt;
              0x2578938: i64 = undef
            0x2579568: i32 = Constant&lt;65535&gt;
          0x2578db0: i32,ch = CopyFromReg 0x1b707b8, Register:i32 %4
            0x25dd030: i32 = Register %4
          0x25dd2a0: i64 = add nuw nsw 0x2578ad8, 0x25dd238
            0x2578ad8: i64 = zero_extend 0x25dd578
              0x25dd578: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x1b707b8, 0x2579708, undef:i64
                0x2579708: i64 = add 0x25dcdc0, Constant:i64&lt;28&gt;
                  0x25dcdc0: i64 = AssertAlign 0x2579290

                  0x25dd850: i64 = Constant&lt;28&gt;
                0x2578938: i64 = undef
            0x25dd238: i64 = zero_extend 0x25dcfc8
              0x25dcfc8: i32 = AssertZext 0x2579228, ValueType:ch:i10
                0x2579228: i32,ch = CopyFromReg 0x1b707b8, Register:i32 %0
                  0x25dd100: i32 = Register %0
        0x2579088: i32 = Constant&lt;1&gt;
    0x2578938: i64 = undef
  0x2578c10: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0x1b707b8, 0x25dd510, undef:i64
    0x25dd510: i64 = add 0x2578a70, 0x25dd3d8
      0x2578a70: i64 = bitcast 0x25791c0
        0x25791c0: v2i32 = BUILD_VECTOR 0x25dce28, 0x25790f0
          0x25dce28: i32 = extract_vector_elt 0x25789a0, Constant:i32&lt;0&gt;
            0x25789a0: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x1b707b8, 0x2578868, undef:i64
              0x2578868: i64 = add nuw 0x2578ee8, Constant:i64&lt;16&gt;
                0x2578ee8: i64 = AssertAlign 0x2579290
                  0x2579290: i64,ch = CopyFromReg 0x1b707b8, Register:i64 %3

                0x2578800: i64 = Constant&lt;16&gt;
              0x2578938: i64 = undef
            0x2578fb8: i32 = Constant&lt;0&gt;
          0x25790f0: i32 = extract_vector_elt 0x25789a0, Constant:i32&lt;1&gt;
            0x25789a0: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x1b707b8, 0x2578868, undef:i64
              0x2578868: i64 = add nuw 0x2578ee8, Constant:i64&lt;16&gt;
                0x2578ee8: i64 = AssertAlign 0x2579290
                  0x2579290: i64,ch = CopyFromReg 0x1b707b8, Register:i64 %3

                0x2578800: i64 = Constant&lt;16&gt;
              0x2578938: i64 = undef
            0x2579088: i32 = Constant&lt;1&gt;
      0x25dd3d8: i64 = shl 0x25788d0, Constant:i32&lt;1&gt;
        0x25788d0: i64,i1 = MAD_U64_U32 0x25795d0, 0x2578db0, 0x25dd2a0
          0x25795d0: i32 = and 0x2579500, Constant:i32&lt;65535&gt;
            0x2579500: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x1b707b8, 0x2579498, undef:i64
              0x2579498: i64 = add nuw 0x25793c8, Constant:i64&lt;4&gt;
                0x25793c8: i64 = AssertAlign 0x25dd8b8
                  0x25dd8b8: i64,ch = CopyFromReg 0x1b707b8, Register:i64 %2

                0x2579430: i64 = Constant&lt;4&gt;
              0x2578938: i64 = undef
            0x2579568: i32 = Constant&lt;65535&gt;
          0x2578db0: i32,ch = CopyFromReg 0x1b707b8, Register:i32 %4
            0x25dd030: i32 = Register %4
          0x25dd2a0: i64 = add nuw nsw 0x2578ad8, 0x25dd238
            0x2578ad8: i64 = zero_extend 0x25dd578
              0x25dd578: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x1b707b8, 0x2579708, undef:i64
                0x2579708: i64 = add 0x25dcdc0, Constant:i64&lt;28&gt;
                  0x25dcdc0: i64 = AssertAlign 0x2579290

                  0x25dd850: i64 = Constant&lt;28&gt;
                0x2578938: i64 = undef
            0x25dd238: i64 = zero_extend 0x25dcfc8
              0x25dcfc8: i32 = AssertZext 0x2579228, ValueType:ch:i10
                0x2579228: i32,ch = CopyFromReg 0x1b707b8, Register:i32 %0
                  0x25dd100: i32 = Register %0
        0x2579088: i32 = Constant&lt;1&gt;
    0x2578938: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
