<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Clock Generator (CLOCK) | Microchip Documentation</title>
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.1.3/dist/css/bootstrap.min.css" rel="stylesheet">
    <style>
        .sidebar {
            position: fixed;
            top: 0;
            bottom: 0;
            left: 0;
            z-index: 100;
            padding: 48px 0 0;
            box-shadow: inset -1px 0 0 rgba(0, 0, 0, .1);
            overflow: hidden;
            width: 280px;
        }

        .nav-frame {
            width: 100%;
            height: 100%;
            border: none;
            overflow-y: scroll;
            overflow-x: hidden;
        }

        .main {
            margin-left: 280px;
            padding: 20px;
        }

        .nav-link {
            color: #333;
            padding: .5rem 1rem;
        }

        .nav-link.active {
            background-color: #f8f9fa;
            font-weight: 500;
        }

        .parameters-table {
            width: 100%;
            margin-bottom: 1rem;
            background-color: #f8f9fa;
        }
    </style>
</head>

<body>
    <div class="container-fluid">
        <div class="row">
            <nav class="sidebar">
                <iframe class="nav-frame" src="navigation.html" title="Navigation"></iframe>
            </nav>
            <main class="main">
<div class="doc-navigation">
    <a href="section_3.28.html">↑ Up to Section</a><br />
    <a href="index.html">↑↑ Back to Main Documentation</a>
</div>

<nav aria-label="breadcrumb">
    <ol class="breadcrumb">
        <li class="breadcrumb-item"><a href="index.html">Home</a></li>
        <li class="breadcrumb-item"><a href="section_3.html">Device Families</a></li>
        <li class="breadcrumb-item"><a href="section_3.28.html">SAM 9X60 Peripheral Libraries</a></li>
        <li class="breadcrumb-item active" aria-current="page">Clock Generator (CLOCK)</li>
    </ol>
</nav>

<h1>Clock Generator (CLOCK)</h1>
<h1>3.28.4</h1>
<p>Clock Generator (CLOCK)</p>
<p><em>Generated on: 2025-02-19 08:42:44</em></p>
<p>Source: <a href="https://onlinedocs.microchip.com/oxy/GUID-450989FA-38E4-4D68-AB61-15ADB29AD718-en-US-5/GUID-D1BFBE81-A59F-4C67-8124-2944058BD9FD.html">https://onlinedocs.microchip.com/oxy/GUID-450989FA-38E4-4D68-AB61-15ADB29AD718-en-US-5/GUID-D1BFBE81-A59F-4C67-8124-2944058BD9FD.html</a></p>
<h1>3.28.4 Clock Generator (CLOCK)</h1>
<p>The Clock system generates and distributes the clock for the processor
and peripherals</p>
<p>Clock Generators:</p>
<p>A low-power 32.768 kHz oscillator supporting crystals,
resonators and Bypass mode</p>
<p>An embedded always-on, slow RC oscillator generating a typical
32 kHz clock</p>
<p>A 8 to 50 MHz oscillator supporting crystals, resonators and Bypass
mode</p>
<p>A Main RC oscillator generating a typical 12 MHz clock</p>
<p>Two fractional-N PLLs with an input range of 8 to 50 MHz and an
\internal frequency range of 600 to 1200 MHz</p>
<p>Clock Distribution:</p>
<p>MD_SLCK-Monitoring Domain Slow clock. This clock, sourced from the
always-on Slow RC oscillator only, is the only permanent clock of
the system and feeds safety-critical functions of the device (WDT,
RSTC, SCKC, frequency monitors and detectors, PMC startup time
counters).</p>
<p>TD_SLCK-Timing Domain Slow clock. This clock, sourced from the
32.768 kHz crystal oscillator or the always-on Slow RC oscillator,
is routed to the RTC and RTT peripherals.</p>
<p>MAINCK-Output of the Main clock oscillator selection. This clock is
either the Main crystal oscillator or Main RC oscillator.</p>
<p>PLL Clocks-Outputs of embedded PLLs</p>
<p>Master Clock (MCK)-programmable from a few hundred Hz to the
maximum operating frequency of the device. It is available to the
modules running permanently.</p>
<p>Processor Clock (CPU_CLK)-can be tuned through a frequency scaler
module and automatically switched off when entering the processor in
Sleep mode.</p>
<p>Free-running Processor Clock (FCLK)-the source clock of
CPU_CLK. Is not affected when Sleep mode is activated.</p>
<p>UHDP Clocks (UHP48M and UHP12M)-required by USB Host Device Port
operations.</p>
<p>Peripheral Clocks with independent ON/OFF control, provided to the
peripherals. Each peripheral clock is inherited from MCK.</p>
<p>Programmable Clock Outputs (PCKx), selected from the clock
generator outputs to drive the device PCKx pins.</p>
<p>Generic Clock (GCLK) with controllable division and ON/OFF control,
independent of MCK and CPU_CLK. Provided to selected peripherals.</p>
<ul>
<li>A low-power 32.768 kHz oscillator supporting crystals,
resonators and Bypass mode</li>
<li>An embedded always-on, slow RC oscillator generating a typical
32 kHz clock</li>
<li>A 8 to 50 MHz oscillator supporting crystals, resonators and Bypass
mode</li>
<li>A Main RC oscillator generating a typical 12 MHz clock</li>
<li>
<p>Two fractional-N PLLs with an input range of 8 to 50 MHz and an
\internal frequency range of 600 to 1200 MHz</p>
</li>
<li>
<p>MD_SLCK-Monitoring Domain Slow clock. This clock, sourced from the
always-on Slow RC oscillator only, is the only permanent clock of
the system and feeds safety-critical functions of the device (WDT,
RSTC, SCKC, frequency monitors and detectors, PMC startup time
counters).</p>
</li>
<li>TD_SLCK-Timing Domain Slow clock. This clock, sourced from the
32.768 kHz crystal oscillator or the always-on Slow RC oscillator,
is routed to the RTC and RTT peripherals.</li>
<li>MAINCK-Output of the Main clock oscillator selection. This clock is
either the Main crystal oscillator or Main RC oscillator.</li>
<li>PLL Clocks-Outputs of embedded PLLs</li>
<li>Master Clock (MCK)-programmable from a few hundred Hz to the
maximum operating frequency of the device. It is available to the
modules running permanently.</li>
<li>Processor Clock (CPU_CLK)-can be tuned through a frequency scaler
module and automatically switched off when entering the processor in
Sleep mode.</li>
<li>Free-running Processor Clock (FCLK)-the source clock of
CPU_CLK. Is not affected when Sleep mode is activated.</li>
<li>UHDP Clocks (UHP48M and UHP12M)-required by USB Host Device Port
operations.</li>
<li>Peripheral Clocks with independent ON/OFF control, provided to the
peripherals. Each peripheral clock is inherited from MCK.</li>
<li>Programmable Clock Outputs (PCKx), selected from the clock
generator outputs to drive the device PCKx pins.</li>
<li>Generic Clock (GCLK) with controllable division and ON/OFF control,
independent of MCK and CPU_CLK. Provided to selected peripherals.</li>
</ul>
<h2>Using The Library</h2>
<p>The Clock peripheral library initializes the clock system as configured by the user in the
        MCC Clock configurator. It can be accessed via the "Tools" drop down of the MPLAB Code
        Configurator menu bar.</p>
<h2>Library Interface</h2>
<p>Clock Generator peripheral library provides the following interfaces:</p>
<p>Functions</p>
<table class="data-table">
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK_Initialize</td>
<td>Initializes hardware of the System Clock and Peripheral Clock</td>
</tr>
<tr>
<td>CLK_UPLLInitStart</td>
<td>Starts initialization of UPLL Clock</td>
</tr>
<tr>
<td>CLK_UPLLInitMiddle</td>
<td>Controls UPLL Voltage Regulator</td>
</tr>
<tr>
<td>CLK_UPLLInitEnd</td>
<td>Ends initialization of UPLL Clock</td>
</tr>
</tbody>
</table>
            </main>
        </div>
    </div>
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.1.3/dist/js/bootstrap.bundle.min.js"></script>
</body>

</html>