{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 2004, "design__instance__area": 19792.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 23, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0029889352153986692, "power__switching__total": 0.0015959319425746799, "power__leakage__total": 2.1366078684081913e-08, "power__total": 0.004584888461977243, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.14509692469323704, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.12204292089027899, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.49234706594136535, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.225758973461117, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.492347, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.680525, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 23, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.16470046626037685, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.1312624351921169, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5353908579126541, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.048035354831174486, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.069688, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 7.405452, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 23, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.13481845188498667, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.11692593058063888, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.27423519786783884, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.216723201075051, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.274235, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.104373, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 23, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.1306989692356081, "clock__skew__worst_setup": 0.1144563781703946, "timing__hold__ws": 0.2711400070099484, "timing__setup__ws": -0.13582380049558138, "timing__hold__tns": 0, "timing__setup__tns": -0.13582380049558138, "timing__hold__wns": 0, "timing__setup__wns": -0.13582380049558138, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.27114, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 1, "timing__setup_r2r__ws": 7.387186, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.3 172.02", "design__core__bbox": "5.52 10.88 155.48 160.48", "design__io": 65, "design__die__area": 27746.8, "design__core__area": 22434, "design__instance__count__stdcell": 2004, "design__instance__area__stdcell": 19792.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.882264, "design__instance__utilization__stdcell": 0.882264, "design__instance__count__class:inverter": 29, "design__instance__count__class:sequential_cell": 335, "design__instance__count__class:multi_input_combinational_cell": 788, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 676, "design__instance__count__class:tap_cell": 313, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3505523, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 56511.7, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 435, "design__instance__count__class:clock_buffer": 36, "design__instance__count__class:clock_inverter": 20, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 282, "antenna__violating__nets": 14, "antenna__violating__pins": 14, "route__antenna_violation__count": 14, "antenna_diodes_count": 48, "design__instance__count__class:antenna_cell": 48, "route__net": 1657, "route__net__special": 2, "route__drc_errors__iter:1": 1599, "route__wirelength__iter:1": 69738, "route__drc_errors__iter:2": 1009, "route__wirelength__iter:2": 69091, "route__drc_errors__iter:3": 886, "route__wirelength__iter:3": 68431, "route__drc_errors__iter:4": 248, "route__wirelength__iter:4": 68410, "route__drc_errors__iter:5": 72, "route__wirelength__iter:5": 68450, "route__drc_errors__iter:6": 61, "route__wirelength__iter:6": 68446, "route__drc_errors__iter:7": 61, "route__wirelength__iter:7": 68446, "route__drc_errors__iter:8": 57, "route__wirelength__iter:8": 68446, "route__drc_errors__iter:9": 57, "route__wirelength__iter:9": 68446, "route__drc_errors__iter:10": 57, "route__wirelength__iter:10": 68446, "route__drc_errors__iter:11": 14, "route__wirelength__iter:11": 68501, "route__drc_errors__iter:12": 2, "route__wirelength__iter:12": 68492, "route__drc_errors__iter:13": 0, "route__wirelength__iter:13": 68488, "route__drc_errors": 0, "route__wirelength": 68488, "route__vias": 13448, "route__vias__singlecut": 13448, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 401.38, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 23, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.13998545774330065, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.11904692846244432, "timing__hold__ws__corner:min_tt_025C_1v80": 0.48800687094844913, "timing__setup__ws__corner:min_tt_025C_1v80": 4.372584640352678, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.488007, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.688581, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 23, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.15696865085361164, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.1266096013866242, "timing__hold__ws__corner:min_ss_100C_1v60": 0.5599685318377, "timing__setup__ws__corner:min_ss_100C_1v60": 0.25044855787021025, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.063555, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 7.421857, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 23, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.1306989692356081, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.1144563781703946, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2711400070099484, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.233403192268762, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.27114, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.110157, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 23, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.15057798489852395, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.1248137045711991, "timing__hold__ws__corner:max_tt_025C_1v80": 0.49609584511233734, "timing__setup__ws__corner:max_tt_025C_1v80": 4.072768015894842, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.496096, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.671493, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 23, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.1714583940023974, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.13476418973312349, "timing__hold__ws__corner:max_ss_100C_1v60": 0.5093703381039988, "timing__setup__ws__corner:max_ss_100C_1v60": -0.13582380049558138, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -0.13582380049558138, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.13582380049558138, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.076074, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 7.387186, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 23, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.13970590357779372, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.11938154969153007, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2780494801991163, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.207234790749045, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.278049, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.098206, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 26, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.79736, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.79912, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.00263924, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.00239463, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.000849453, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.00239463, "design_powergrid__voltage__worst": 0.00239463, "design_powergrid__voltage__worst__net:VPWR": 1.79736, "design_powergrid__drop__worst": 0.00263924, "design_powergrid__drop__worst__net:VPWR": 0.00263924, "design_powergrid__voltage__worst__net:VGND": 0.00239463, "design_powergrid__drop__worst__net:VGND": 0.00239463, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000884, "ir__drop__worst": 0.00264, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}