-- Entity: tx
-- Architecture : structural
-- Author: cpatel2
-- Created On: 11/11/2003
--
  
library STD;
library IEEE;                      
use IEEE.std_logic_1164.all;       

entity tx is                      
  port ( sel   : in std_logic;
         selnot: in std_logic;
         input : in std_logic;
	 Vdd   : in std_logic;
	 Gnd   : in std_logic;    
         output:out std_logic);
end tx;                          

architecture structural of tx is 

signal tmp_Vdd : std_logic;
signal tmp_Gnd : std_logic;

begin
	
  txprocess: process (sel, selnot, input)                 
  begin                           
    if (sel = '1' and selnot = '0') then
      output <= input;
    else
      output <= 'Z';
    end if;
  end process txprocess;        
 
  tmp_Vdd <= Vdd;
  tmp_Gnd <= Gnd;
 
end structural;