--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml FSM.twx FSM.ncd -o FSM.twr FSM.pcf -ucf FSM.ucf

Design file:              FSM.ncd
Physical constraint file: FSM.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1704 paths analyzed, 136 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.654ns.
--------------------------------------------------------------------------------

Paths for end point led_0 (SLICE_X55Y51.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_10 (FF)
  Destination:          led_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.648ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.080 - 0.086)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_10 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y79.XQ      Tcko                  0.591   counter<10>
                                                       counter_10
    SLICE_X53Y81.F1      net (fanout=2)        1.101   counter<10>
    SLICE_X53Y81.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<0>
                                                       counter_cmp_eq0000_wg_cy<0>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X53Y82.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X53Y82.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X53Y83.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X53Y84.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X55Y51.CE      net (fanout=20)       3.885   counter_cmp_eq0000
    SLICE_X55Y51.CLK     Tceck                 0.555   led_0
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      7.648ns (2.662ns logic, 4.986ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_29 (FF)
  Destination:          led_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.591ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.080 - 0.100)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_29 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y88.YQ      Tcko                  0.587   counter<28>
                                                       counter_29
    SLICE_X53Y84.G2      net (fanout=2)        1.563   counter<29>
    SLICE_X53Y84.COUT    Topcyg                1.001   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_lut<7>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X55Y51.CE      net (fanout=20)       3.885   counter_cmp_eq0000
    SLICE_X55Y51.CLK     Tceck                 0.555   led_0
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      7.591ns (2.143ns logic, 5.448ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_7 (FF)
  Destination:          led_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.507ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.080 - 0.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_7 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.YQ      Tcko                  0.587   counter<6>
                                                       counter_7
    SLICE_X53Y81.F4      net (fanout=2)        0.964   counter<7>
    SLICE_X53Y81.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<0>
                                                       counter_cmp_eq0000_wg_cy<0>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X53Y82.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X53Y82.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X53Y83.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X53Y84.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X55Y51.CE      net (fanout=20)       3.885   counter_cmp_eq0000
    SLICE_X55Y51.CLK     Tceck                 0.555   led_0
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      7.507ns (2.658ns logic, 4.849ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point led_3 (SLICE_X55Y50.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_10 (FF)
  Destination:          led_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.648ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.080 - 0.086)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_10 to led_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y79.XQ      Tcko                  0.591   counter<10>
                                                       counter_10
    SLICE_X53Y81.F1      net (fanout=2)        1.101   counter<10>
    SLICE_X53Y81.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<0>
                                                       counter_cmp_eq0000_wg_cy<0>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X53Y82.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X53Y82.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X53Y83.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X53Y84.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X55Y50.CE      net (fanout=20)       3.885   counter_cmp_eq0000
    SLICE_X55Y50.CLK     Tceck                 0.555   led_3
                                                       led_3
    -------------------------------------------------  ---------------------------
    Total                                      7.648ns (2.662ns logic, 4.986ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_29 (FF)
  Destination:          led_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.591ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.080 - 0.100)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_29 to led_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y88.YQ      Tcko                  0.587   counter<28>
                                                       counter_29
    SLICE_X53Y84.G2      net (fanout=2)        1.563   counter<29>
    SLICE_X53Y84.COUT    Topcyg                1.001   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_lut<7>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X55Y50.CE      net (fanout=20)       3.885   counter_cmp_eq0000
    SLICE_X55Y50.CLK     Tceck                 0.555   led_3
                                                       led_3
    -------------------------------------------------  ---------------------------
    Total                                      7.591ns (2.143ns logic, 5.448ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_7 (FF)
  Destination:          led_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.507ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.080 - 0.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_7 to led_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.YQ      Tcko                  0.587   counter<6>
                                                       counter_7
    SLICE_X53Y81.F4      net (fanout=2)        0.964   counter<7>
    SLICE_X53Y81.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<0>
                                                       counter_cmp_eq0000_wg_cy<0>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X53Y82.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X53Y82.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X53Y83.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X53Y84.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X55Y50.CE      net (fanout=20)       3.885   counter_cmp_eq0000
    SLICE_X55Y50.CLK     Tceck                 0.555   led_3
                                                       led_3
    -------------------------------------------------  ---------------------------
    Total                                      7.507ns (2.658ns logic, 4.849ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (SLICE_X54Y50.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_10 (FF)
  Destination:          led_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.860ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.080 - 0.086)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_10 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y79.XQ      Tcko                  0.591   counter<10>
                                                       counter_10
    SLICE_X53Y81.F1      net (fanout=2)        1.101   counter<10>
    SLICE_X53Y81.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<0>
                                                       counter_cmp_eq0000_wg_cy<0>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X53Y82.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X53Y82.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X53Y83.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X53Y84.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X54Y50.CE      net (fanout=20)       3.097   counter_cmp_eq0000
    SLICE_X54Y50.CLK     Tceck                 0.555   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.860ns (2.662ns logic, 4.198ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_29 (FF)
  Destination:          led_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.803ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.080 - 0.100)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_29 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y88.YQ      Tcko                  0.587   counter<28>
                                                       counter_29
    SLICE_X53Y84.G2      net (fanout=2)        1.563   counter<29>
    SLICE_X53Y84.COUT    Topcyg                1.001   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_lut<7>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X54Y50.CE      net (fanout=20)       3.097   counter_cmp_eq0000
    SLICE_X54Y50.CLK     Tceck                 0.555   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.803ns (2.143ns logic, 4.660ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_7 (FF)
  Destination:          led_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.719ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.080 - 0.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_7 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.YQ      Tcko                  0.587   counter<6>
                                                       counter_7
    SLICE_X53Y81.F4      net (fanout=2)        0.964   counter<7>
    SLICE_X53Y81.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<0>
                                                       counter_cmp_eq0000_wg_cy<0>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X53Y82.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X53Y82.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X53Y83.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X53Y84.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X53Y84.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X54Y50.CE      net (fanout=20)       3.097   counter_cmp_eq0000
    SLICE_X54Y50.CLK     Tceck                 0.555   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      6.719ns (2.658ns logic, 4.061ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led_3 (SLICE_X55Y50.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_1 (FF)
  Destination:          led_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.539ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led_1 to led_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y50.XQ      Tcko                  0.474   led_1
                                                       led_1
    SLICE_X55Y50.G2      net (fanout=7)        0.549   led_1
    SLICE_X55Y50.CLK     Tckg        (-Th)    -0.516   led_3
                                                       led_mux0000<3>1
                                                       led_3
    -------------------------------------------------  ---------------------------
    Total                                      1.539ns (0.990ns logic, 0.549ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point led_3 (SLICE_X55Y50.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_2 (FF)
  Destination:          led_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led_2 to led_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y51.XQ      Tcko                  0.474   led_2
                                                       led_2
    SLICE_X55Y50.G4      net (fanout=8)        0.590   led_2
    SLICE_X55Y50.CLK     Tckg        (-Th)    -0.516   led_3
                                                       led_mux0000<3>1
                                                       led_3
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (0.990ns logic, 0.590ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point led_0 (SLICE_X55Y51.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_3 (FF)
  Destination:          led_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led_3 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y50.YQ      Tcko                  0.470   led_3
                                                       led_3
    SLICE_X55Y51.F3      net (fanout=7)        0.597   led_3
    SLICE_X55Y51.CLK     Tckf        (-Th)    -0.516   led_0
                                                       led_mux0000<0>
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      1.583ns (0.986ns logic, 0.597ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: led_1/CLK
  Logical resource: led_1/CK
  Location pin: SLICE_X54Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: led_1/CLK
  Logical resource: led_1/CK
  Location pin: SLICE_X54Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: led_1/CLK
  Logical resource: led_1/CK
  Location pin: SLICE_X54Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.654|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1704 paths, 0 nets, and 149 connections

Design statistics:
   Minimum period:   7.654ns{1}   (Maximum frequency: 130.651MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar  6 16:08:04 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



