- 👋 Hi, I’m Sarika Jothi Alwarappan
- 👀 I’m interested in Vlsi design, especially RTL design
- 🌱 I’m currently learning RTL design and system verilog for verification
- 💞️ I’m looking to collaborate on VLSI design projects
- 📫 How to reach me ...
- 😄 Pronouns: she/her
- ⚡ Fun fact: I am someone who has a different favorite color everyday

<!---
ASarika2023/ASarika2023 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
