irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Apr 10, 2023 at 11:28:54 IST
irun
	-access +rwc
	tb2_mips32.v
file: tb2_mips32.v
	module worklib.tb2_mips32:v
		errors: 0, warnings: 0
	module worklib.pipe_MIPS32:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		tb2_mips32
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.pipe_MIPS32:v <0x06d3531f>
			streams:  33, words: 21785
		worklib.tb2_mips32:v <0x5cbf87e3>
			streams:   5, words:  7698
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              2       2
		Registers:           25      25
		Scalar wires:         2       -
		Always blocks:        5       5
		Initial blocks:       2       2
		Pseudo assignments:   2       2
	Writing initial simulation snapshot: worklib.tb2_mips32:v
Loading snapshot worklib.tb2_mips32:v .................... Done
ncsim> source /cad_area/install/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
Mem[200] =  7, Mem[198] =   5040
R2: 5040
Simulation complete via $finish(1) at time 5 US + 0
./tb2_mips32.v:43  #3000 $finish; 
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Apr 10, 2023 at 11:28:56 IST  (total: 00:00:02)
