Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Jul 23 11:44:42 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_MAC_Array_Test_timing_summary_routed.rpt -pb top_MAC_Array_Test_timing_summary_routed.pb -rpx top_MAC_Array_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_MAC_Array_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      46          
TIMING-16  Warning   Large setup violation          714         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.446    -2103.840                   1535                 2341        0.063        0.000                      0                 2341       -0.488       -2.436                       5                  1520  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 0.833}        1.667           599.880         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.446    -2103.840                   1535                 2341        0.063        0.000                      0                 2341       -0.488       -2.436                       5                  1520  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1535  Failing Endpoints,  Worst Slack       -4.446ns,  Total Violation    -2103.840ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            5  Failing Endpoints,  Worst Slack       -0.488ns,  Total Violation       -2.436ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.446ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 3.461ns (59.146%)  route 2.391ns (40.854%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 6.693 - 1.667 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/Q
                         net (fo=4, routed)           0.847     6.803    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2]
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.927 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     6.927    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.460 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.460    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.577    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.694 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.811 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.812    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.013     8.942    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.066 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5/O
                         net (fo=1, routed)           0.529     9.596    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.103 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.217 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.217    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.331 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.331    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.445    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.559 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.559    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.673 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.673    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.787    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.015 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.015    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.129 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.129    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.352 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.352    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]_i_1_n_7
    SLICE_X5Y56          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     6.693    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/C
                         clock pessimism              0.187     6.880    
                         clock uncertainty           -0.035     6.844    
    SLICE_X5Y56          FDCE (Setup_fdce_C_D)        0.062     6.906    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                 -4.446    

Slack (VIOLATED) :        -4.443ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 3.458ns (59.125%)  route 2.391ns (40.875%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 6.693 - 1.667 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/Q
                         net (fo=4, routed)           0.847     6.803    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2]
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.927 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     6.927    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.460 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.460    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.577    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.694 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.811 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.812    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.013     8.942    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.066 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5/O
                         net (fo=1, routed)           0.529     9.596    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.103 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.217 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.217    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.331 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.331    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.445    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.559 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.559    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.673 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.673    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.787    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.015 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.015    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.349 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.349    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_6
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     6.693    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/C
                         clock pessimism              0.187     6.880    
                         clock uncertainty           -0.035     6.844    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     6.906    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                 -4.443    

Slack (VIOLATED) :        -4.422ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 3.437ns (58.978%)  route 2.391ns (41.022%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 6.693 - 1.667 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/Q
                         net (fo=4, routed)           0.847     6.803    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2]
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.927 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     6.927    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.460 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.460    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.577    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.694 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.811 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.812    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.013     8.942    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.066 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5/O
                         net (fo=1, routed)           0.529     9.596    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.103 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.217 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.217    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.331 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.331    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.445    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.559 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.559    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.673 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.673    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.787    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.015 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.015    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.328 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.328    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_4
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     6.693    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/C
                         clock pessimism              0.187     6.880    
                         clock uncertainty           -0.035     6.844    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     6.906    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                 -4.422    

Slack (VIOLATED) :        -4.348ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 3.363ns (58.450%)  route 2.391ns (41.550%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 6.693 - 1.667 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/Q
                         net (fo=4, routed)           0.847     6.803    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2]
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.927 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     6.927    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.460 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.460    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.577    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.694 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.811 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.812    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.013     8.942    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.066 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5/O
                         net (fo=1, routed)           0.529     9.596    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.103 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.217 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.217    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.331 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.331    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.445    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.559 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.559    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.673 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.673    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.787    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.015 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.015    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.254 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.254    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_5
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     6.693    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/C
                         clock pessimism              0.187     6.880    
                         clock uncertainty           -0.035     6.844    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     6.906    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                 -4.348    

Slack (VIOLATED) :        -4.332ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 3.347ns (58.335%)  route 2.391ns (41.665%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 6.693 - 1.667 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/Q
                         net (fo=4, routed)           0.847     6.803    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2]
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.927 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     6.927    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.460 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.460    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.577    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.694 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.811 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.812    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.013     8.942    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.066 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5/O
                         net (fo=1, routed)           0.529     9.596    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.103 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.217 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.217    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.331 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.331    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.445    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.559 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.559    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.673 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.673    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.787    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.015 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.015    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.238 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.238    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_7
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     6.693    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/C
                         clock pessimism              0.187     6.880    
                         clock uncertainty           -0.035     6.844    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.062     6.906    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                 -4.332    

Slack (VIOLATED) :        -4.329ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 3.344ns (58.313%)  route 2.391ns (41.687%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 6.693 - 1.667 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/Q
                         net (fo=4, routed)           0.847     6.803    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2]
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.927 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     6.927    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.460 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.460    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.577    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.694 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.811 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.812    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.013     8.942    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.066 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5/O
                         net (fo=1, routed)           0.529     9.596    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.103 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.217 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.217    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.331 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.331    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.445    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.559 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.559    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.673 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.673    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.787    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.235 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.235    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_6
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     6.693    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/C
                         clock pessimism              0.187     6.880    
                         clock uncertainty           -0.035     6.844    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     6.906    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                 -4.329    

Slack (VIOLATED) :        -4.308ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 3.323ns (58.160%)  route 2.391ns (41.840%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 6.693 - 1.667 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/Q
                         net (fo=4, routed)           0.847     6.803    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2]
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.927 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     6.927    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.460 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.460    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.577    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.694 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.811 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.812    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.013     8.942    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.066 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5/O
                         net (fo=1, routed)           0.529     9.596    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.103 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.217 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.217    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.331 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.331    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.445    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.559 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.559    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.673 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.673    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.787    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.214 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.214    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_4
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     6.693    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/C
                         clock pessimism              0.187     6.880    
                         clock uncertainty           -0.035     6.844    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     6.906    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                 -4.308    

Slack (VIOLATED) :        -4.234ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 3.249ns (57.611%)  route 2.391ns (42.389%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 6.693 - 1.667 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/Q
                         net (fo=4, routed)           0.847     6.803    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2]
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.927 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     6.927    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.460 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.460    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.577    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.694 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.811 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.812    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.013     8.942    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.066 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5/O
                         net (fo=1, routed)           0.529     9.596    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.103 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.217 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.217    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.331 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.331    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.445    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.559 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.559    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.673 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.673    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.787    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.140 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.140    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_5
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     6.693    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/C
                         clock pessimism              0.187     6.880    
                         clock uncertainty           -0.035     6.844    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     6.906    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                 -4.234    

Slack (VIOLATED) :        -4.218ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 3.233ns (57.490%)  route 2.391ns (42.510%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 6.693 - 1.667 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/Q
                         net (fo=4, routed)           0.847     6.803    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2]
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.927 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     6.927    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.460 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.460    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.577    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.694 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.811 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.812    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.013     8.942    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.066 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5/O
                         net (fo=1, routed)           0.529     9.596    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.103 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.217 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.217    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.331 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.331    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.445    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.559 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.559    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.673 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.673    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.787    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.124 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.124    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_7
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     6.693    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]/C
                         clock pessimism              0.187     6.880    
                         clock uncertainty           -0.035     6.844    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.062     6.906    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                 -4.218    

Slack (VIOLATED) :        -4.215ns  (required time - arrival time)
  Source:                 MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 3.230ns (57.467%)  route 2.391ns (42.533%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 6.693 - 1.667 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.898     5.501    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X4Y45          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     5.957 r  MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]/Q
                         net (fo=4, routed)           0.847     6.803    MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2]
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.927 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45/O
                         net (fo=1, routed)           0.000     6.927    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.460 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.460    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.577    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.694 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.694    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.811 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.812    MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_2/CO[3]
                         net (fo=41, routed)          1.013     8.942    MAC_GEN[0].MAC_INST/add_inst/CO[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.066 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5/O
                         net (fo=1, routed)           0.529     9.596    MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_5_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.103 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.217 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.217    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.331 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.331    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.445    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.559 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.559    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.673 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.673    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.787    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.121 r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.121    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_6
    SLICE_X5Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.603     6.693    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/C
                         clock pessimism              0.187     6.880    
                         clock uncertainty           -0.035     6.844    
    SLICE_X5Y53          FDCE (Setup_fdce_C_D)        0.062     6.906    MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                 -4.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.964%)  route 0.195ns (58.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.635     1.555    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  MAC_GEN[3].MAC_INST/reg_acc_reg[5]/Q
                         net (fo=2, routed)           0.195     1.891    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[5]
    SLICE_X36Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[5]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.072     1.828    MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/stage4_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/stage5_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.871%)  route 0.204ns (59.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.635     1.555    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X45Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/stage4_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  MAC_GEN[3].MAC_INST/add_inst/stage4_valid_reg/Q
                         net (fo=4, routed)           0.204     1.900    MAC_GEN[3].MAC_INST/add_inst/stage4_valid
    SLICE_X46Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/stage5_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.838     2.003    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/stage5_valid_reg/C
                         clock pessimism             -0.250     1.752    
    SLICE_X46Y51         FDCE (Hold_fdce_C_D)         0.052     1.804    MAC_GEN[3].MAC_INST/add_inst/stage5_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/mult_inst/final_mant_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[3].MAC_INST/mult_inst/mantissa_ext_next_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.849%)  route 0.186ns (47.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.642     1.562    MAC_GEN[3].MAC_INST/mult_inst/clk_IBUF_BUFG
    SLICE_X12Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/mult_inst/final_mant_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDCE (Prop_fdce_C_Q)         0.164     1.726 r  MAC_GEN[3].MAC_INST/mult_inst/final_mant_reg[5]/Q
                         net (fo=6, routed)           0.186     1.912    MAC_GEN[3].MAC_INST/mult_inst/final_mant_reg_n_0_[5]
    SLICE_X15Y52         LUT5 (Prop_lut5_I1_O)        0.045     1.957 r  MAC_GEN[3].MAC_INST/mult_inst/mantissa_ext_next[8]_i_1__2/O
                         net (fo=1, routed)           0.000     1.957    MAC_GEN[3].MAC_INST/mult_inst/mantissa_ext_next[8]_i_1__2_n_0
    SLICE_X15Y52         FDCE                                         r  MAC_GEN[3].MAC_INST/mult_inst/mantissa_ext_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.847     2.012    MAC_GEN[3].MAC_INST/mult_inst/clk_IBUF_BUFG
    SLICE_X15Y52         FDCE                                         r  MAC_GEN[3].MAC_INST/mult_inst/mantissa_ext_next_reg[8]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X15Y52         FDCE (Hold_fdce_C_D)         0.092     1.853    MAC_GEN[3].MAC_INST/mult_inst/mantissa_ext_next_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.960%)  route 0.240ns (63.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.635     1.555    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  MAC_GEN[3].MAC_INST/reg_acc_reg[4]/Q
                         net (fo=2, routed)           0.240     1.936    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[4]
    SLICE_X36Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[4]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.070     1.826    MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 MAC_GEN[0].MAC_INST/mult_inst/final_exp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[0].MAC_INST/mult_inst/rounded_exp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.639     1.559    MAC_GEN[0].MAC_INST/mult_inst/clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  MAC_GEN[0].MAC_INST/mult_inst/final_exp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDCE (Prop_fdce_C_Q)         0.141     1.700 r  MAC_GEN[0].MAC_INST/mult_inst/final_exp_reg[2]/Q
                         net (fo=3, routed)           0.063     1.763    MAC_GEN[0].MAC_INST/mult_inst/final_exp[2]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  MAC_GEN[0].MAC_INST/mult_inst/rounded_exp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.808    MAC_GEN[0].MAC_INST/mult_inst/rounded_exp[4]
    SLICE_X8Y39          FDCE                                         r  MAC_GEN[0].MAC_INST/mult_inst/rounded_exp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.914     2.079    MAC_GEN[0].MAC_INST/mult_inst/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  MAC_GEN[0].MAC_INST/mult_inst/rounded_exp_reg[4]/C
                         clock pessimism             -0.507     1.572    
    SLICE_X8Y39          FDCE (Hold_fdce_C_D)         0.121     1.693    MAC_GEN[0].MAC_INST/mult_inst/rounded_exp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.294%)  route 0.237ns (62.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.635     1.555    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  MAC_GEN[3].MAC_INST/reg_acc_reg[9]/Q
                         net (fo=2, routed)           0.237     1.933    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[9]
    SLICE_X34Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X34Y51         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[9]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.059     1.815    MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.081%)  route 0.250ns (63.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.635     1.555    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  MAC_GEN[3].MAC_INST/reg_acc_reg[2]/Q
                         net (fo=2, routed)           0.250     1.946    MAC_GEN[3].MAC_INST/add_inst/exp_x_reg[4]_0[2]
    SLICE_X36Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.842     2.007    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[2]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.070     1.826    MAC_GEN[3].MAC_INST/add_inst/mant_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.271%)  route 0.390ns (67.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.569     1.488    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/Q
                         net (fo=9, routed)           0.390     2.020    MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg_n_0_[0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.065 r  MAC_GEN[3].MAC_INST/add_inst/final_exp[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.065    MAC_GEN[3].MAC_INST/add_inst/final_exp[0]_i_1__2_n_0
    SLICE_X46Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.908     2.073    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[0]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X46Y48         FDCE (Hold_fdce_C_D)         0.121     1.943    MAC_GEN[3].MAC_INST/add_inst/final_exp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MAC_GEN[3].MAC_INST/add_inst/aligned_y_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.256ns (44.626%)  route 0.318ns (55.374%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.568     1.487    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/aligned_y_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  MAC_GEN[3].MAC_INST/add_inst/aligned_y_1_reg[0]/Q
                         net (fo=1, routed)           0.318     1.946    MAC_GEN[3].MAC_INST/add_inst/aligned_y_1[0]
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.991 r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2[3]_i_5__2/O
                         net (fo=1, routed)           0.000     1.991    MAC_GEN[3].MAC_INST/add_inst/r_mant_2[3]_i_5__2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.061 r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[3]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.061    MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[3]_i_1__2_n_7
    SLICE_X43Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.910     2.075    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X43Y49         FDCE (Hold_fdce_C_D)         0.105     1.929    MAC_GEN[3].MAC_INST/add_inst/r_mant_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            stops_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.081%)  route 0.079ns (29.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.640     1.560    clk_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  index_reg[3]/Q
                         net (fo=37, routed)          0.079     1.780    index_reg_n_0_[3]
    SLICE_X12Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.825 r  stops[3]_i_1/O
                         net (fo=1, routed)           0.000     1.825    stops[3]_i_1_n_0
    SLICE_X12Y40         FDCE                                         r  stops_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.915     2.080    clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  stops_reg[3]/C
                         clock pessimism             -0.507     1.573    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.120     1.693    stops_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         1.667       -0.488     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         1.667       -0.487     DSP48_X0Y14     MAC_GEN[0].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         1.667       -0.487     DSP48_X1Y12     MAC_GEN[1].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         1.667       -0.487     DSP48_X0Y12     MAC_GEN[2].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         1.667       -0.487     DSP48_X0Y18     MAC_GEN[3].MAC_INST/mult_inst/mant_r0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         1.667       0.667      SLICE_X10Y35    InAs_reg[0][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         1.667       0.667      SLICE_X10Y37    InAs_reg[0][10]/C
Min Period        n/a     FDRE/C       n/a            1.000         1.667       0.667      SLICE_X10Y39    InAs_reg[0][11]/C
Min Period        n/a     FDRE/C       n/a            1.000         1.667       0.667      SLICE_X10Y39    InAs_reg[0][12]/C
Min Period        n/a     FDRE/C       n/a            1.000         1.667       0.667      SLICE_X12Y37    InAs_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         0.834       0.334      SLICE_X10Y35    InAs_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         0.834       0.334      SLICE_X10Y35    InAs_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         0.834       0.334      SLICE_X10Y37    InAs_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         0.834       0.334      SLICE_X10Y37    InAs_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         0.834       0.334      SLICE_X10Y39    InAs_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         0.834       0.334      SLICE_X10Y39    InAs_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         0.834       0.334      SLICE_X10Y39    InAs_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         0.834       0.334      SLICE_X10Y39    InAs_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         0.834       0.334      SLICE_X12Y37    InAs_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         0.834       0.334      SLICE_X12Y37    InAs_reg[0][13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         0.833       0.333      SLICE_X10Y35    InAs_reg[0][0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         0.833       0.333      SLICE_X10Y35    InAs_reg[0][0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         0.833       0.333      SLICE_X10Y37    InAs_reg[0][10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         0.833       0.333      SLICE_X10Y37    InAs_reg[0][10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         0.833       0.333      SLICE_X10Y39    InAs_reg[0][11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         0.833       0.333      SLICE_X10Y39    InAs_reg[0][11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         0.833       0.333      SLICE_X10Y39    InAs_reg[0][12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         0.833       0.333      SLICE_X10Y39    InAs_reg[0][12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         0.833       0.333      SLICE_X12Y37    InAs_reg[0][13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         0.833       0.333      SLICE_X12Y37    InAs_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.142ns  (logic 5.266ns (37.235%)  route 8.876ns (62.765%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.596     5.094    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.124     5.218 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.085     6.302    MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.426 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.195    10.621    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    14.142 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.142    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.064ns  (logic 5.298ns (37.669%)  route 8.767ns (62.331%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.585     5.082    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.124     5.206 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.833     6.040    MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2_n_0
    SLICE_X13Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.164 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.348    10.512    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    14.064 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.064    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.802ns  (logic 5.281ns (38.261%)  route 8.521ns (61.739%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.129     5.626    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.750 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.915     6.665    MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_2_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.478    10.266    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.802 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.802    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.632ns  (logic 5.297ns (38.858%)  route 8.335ns (61.142%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.984     5.482    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.606 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.801     6.407    MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.531 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.550    10.080    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    13.632 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.632    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.389ns  (logic 5.296ns (39.554%)  route 8.093ns (60.446%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          4.131     5.628    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.752 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.834     6.586    MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.710 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.128     9.838    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    13.389 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.389    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.378ns  (logic 5.300ns (39.621%)  route 8.077ns (60.379%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.976     5.474    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.598 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.311     6.908    MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.032 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.790     9.823    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    13.378 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.378    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.030ns  (logic 5.300ns (40.673%)  route 7.730ns (59.327%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.980     5.477    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.601 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           1.387     6.988    MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_2_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.112 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.364     9.475    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.030 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.030    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.965ns  (logic 5.297ns (40.856%)  route 7.668ns (59.144%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.810     5.308    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X35Y47         LUT4 (Prop_lut4_I1_O)        0.124     5.432 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.148     6.580    MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_2_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.704 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.709     9.414    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.965 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.965    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.945ns  (logic 5.316ns (41.065%)  route 7.629ns (58.935%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.756     5.254    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X35Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.378 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           1.340     6.718    MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_3_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.842 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.532     9.374    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.945 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.945    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.913ns  (logic 5.297ns (41.021%)  route 7.616ns (58.979%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[2]_inst/O
                         net (fo=17, routed)          3.765     5.263    MAC_GEN[2].MAC_INST/switches_IBUF[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.387 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           1.065     6.452    MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_2_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.576 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.785     9.361    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    12.913 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.913    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.094ns  (logic 1.576ns (50.943%)  route 1.518ns (49.057%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  switches_IBUF[3]_inst/O
                         net (fo=17, routed)          0.836     1.098    MAC_GEN[0].MAC_INST/switches_IBUF[3]
    SLICE_X12Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.143 r  MAC_GEN[0].MAC_INST/Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.682     1.825    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.094 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.094    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.210ns  (logic 1.605ns (50.003%)  route 1.605ns (49.997%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switches_IBUF[3]_inst/O
                         net (fo=17, routed)          0.819     1.081    switches_IBUF[3]
    SLICE_X13Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.126 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.138     1.264    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.309 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.648     1.957    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.210 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.210    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.370ns  (logic 1.545ns (45.843%)  route 1.825ns (54.157%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.162     1.407    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.452 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.663     2.115    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.370 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.370    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.412ns  (logic 1.600ns (46.894%)  route 1.812ns (53.106%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switches_IBUF[3]_inst/O
                         net (fo=17, routed)          0.819     1.081    switches_IBUF[3]
    SLICE_X13Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.126 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.162     1.288    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.333 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.831     2.164    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.412 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.412    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.414ns  (logic 1.546ns (45.284%)  route 1.868ns (54.716%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.020     1.265    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.310 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.847     2.158    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.414 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.414    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.440ns  (logic 1.561ns (45.371%)  route 1.879ns (54.629%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.131     1.376    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.421 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.748     2.169    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.440 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.440    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.446ns  (logic 1.542ns (44.756%)  route 1.904ns (55.244%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.028     1.273    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.318 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.875     2.194    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.446 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.446    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.478ns  (logic 1.604ns (46.126%)  route 1.874ns (53.874%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switches_IBUF[3]_inst/O
                         net (fo=17, routed)          0.819     1.081    switches_IBUF[3]
    SLICE_X13Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.126 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.225     1.351    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X17Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.396 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.829     2.226    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.478 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.478    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.516ns  (logic 1.584ns (45.057%)  route 1.932ns (54.943%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  switches_IBUF[3]_inst/O
                         net (fo=17, routed)          0.819     1.081    switches_IBUF[3]
    SLICE_X13Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.126 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          0.215     1.341    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.386 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.898     2.283    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.516 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.516    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.554ns  (logic 1.546ns (43.496%)  route 2.008ns (56.504%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=17, routed)          1.153     1.398    MAC_GEN[2].MAC_INST/switches_IBUF[0]
    SLICE_X18Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.443 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.855     2.298    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.554 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.554    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.758ns  (logic 4.224ns (39.266%)  route 6.534ns (60.734%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.810     5.413    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X43Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  MAC_GEN[2].MAC_INST/reg_acc_reg[0]/Q
                         net (fo=2, routed)           1.254     7.123    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[0]
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.247 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.085     8.331    MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_2_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.455 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.195    12.651    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    16.171 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.171    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.744ns  (logic 4.257ns (39.618%)  route 6.488ns (60.382%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.812     5.415    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  MAC_GEN[2].MAC_INST/reg_acc_reg[2]/Q
                         net (fo=2, routed)           1.306     7.177    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[2]
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.301 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.833     8.134    MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_2_n_0
    SLICE_X13Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.258 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.348    12.606    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    16.159 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.159    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.238ns  (logic 4.318ns (42.172%)  route 5.921ns (57.828%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.818     5.421    clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518     5.939 r  stops_reg[3]/Q
                         net (fo=3, routed)           1.029     6.968    stops_reg_n_0_[3]
    SLICE_X13Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.092 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.342     8.434    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X18Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.558 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.550    12.107    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    15.659 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.659    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.181ns  (logic 4.317ns (42.396%)  route 5.865ns (57.604%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.818     5.421    clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518     5.939 r  stops_reg[3]/Q
                         net (fo=3, routed)           1.029     6.968    stops_reg_n_0_[3]
    SLICE_X13Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.092 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.708     8.799    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X18Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.923 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.128    12.052    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    15.602 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.602    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stops_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.968ns  (logic 4.301ns (43.152%)  route 5.666ns (56.848%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.818     5.421    clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  stops_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518     5.939 r  stops_reg[3]/Q
                         net (fo=3, routed)           1.029     6.968    stops_reg_n_0_[3]
    SLICE_X13Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.092 r  Out_result_OBUF[14]_inst_i_2/O
                         net (fo=15, routed)          1.159     8.251    MAC_GEN[2].MAC_INST/Out_result[0]
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.375 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.478    11.853    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    15.388 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.388    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.618ns  (logic 4.321ns (44.928%)  route 5.297ns (55.072%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.810     5.413    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X42Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.518     5.931 r  MAC_GEN[2].MAC_INST/reg_acc_reg[6]/Q
                         net (fo=2, routed)           1.196     7.126    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[6]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.250 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.311     8.561    MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.685 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.790    11.475    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    15.030 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.030    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.455ns  (logic 4.259ns (45.048%)  route 5.196ns (54.952%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.812     5.415    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X40Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  MAC_GEN[2].MAC_INST/reg_acc_reg[7]/Q
                         net (fo=2, routed)           1.122     6.993    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[7]
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.117 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.329     8.446    MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_2_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.570 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.744    11.314    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    14.870 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.870    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.376ns  (logic 4.320ns (46.080%)  route 5.055ns (53.920%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.810     5.413    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X42Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.518     5.931 r  MAC_GEN[2].MAC_INST/reg_acc_reg[9]/Q
                         net (fo=2, routed)           0.957     6.888    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[9]
    SLICE_X34Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.012 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           1.173     8.185    MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_2_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.309 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.925    11.234    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    14.788 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.788    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[2].MAC_INST/reg_acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.255ns  (logic 4.274ns (46.182%)  route 4.981ns (53.818%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.810     5.413    MAC_GEN[2].MAC_INST/clk_IBUF_BUFG
    SLICE_X43Y43         FDCE                                         r  MAC_GEN[2].MAC_INST/reg_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  MAC_GEN[2].MAC_INST/reg_acc_reg[14]/Q
                         net (fo=2, routed)           1.109     6.977    MAC_GEN[2].MAC_INST/reg_acc_reg_n_0_[14]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.101 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           1.340     8.442    MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_3_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.566 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.532    11.098    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    14.668 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.668    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[3].MAC_INST/reg_acc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 4.318ns (47.200%)  route 4.830ns (52.800%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.813     5.416    MAC_GEN[3].MAC_INST/clk_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  MAC_GEN[3].MAC_INST/reg_acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.934 r  MAC_GEN[3].MAC_INST/reg_acc_reg[12]/Q
                         net (fo=2, routed)           0.979     6.913    MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1_0[12]
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.124     7.037 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           1.065     8.102    MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_2_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.226 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.785    11.012    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    14.563 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.563    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.464ns (64.152%)  route 0.818ns (35.848%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  MAC_GEN[0].MAC_INST/reg_acc_reg[13]/Q
                         net (fo=2, routed)           0.155     1.880    MAC_GEN[2].MAC_INST/Out_result[14][13]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.925 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.663     2.588    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.843 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.843    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.455ns (63.527%)  route 0.836ns (36.473%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X13Y47         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  MAC_GEN[0].MAC_INST/reg_acc_reg[15]/Q
                         net (fo=2, routed)           0.154     1.857    MAC_GEN[0].MAC_INST/reg_acc_reg_n_0_[15]
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.902 r  MAC_GEN[0].MAC_INST/Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.682     2.584    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.853 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.853    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.483ns (61.752%)  route 0.918ns (38.248%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X15Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.128     1.689 r  MAC_GEN[0].MAC_INST/reg_acc_reg[7]/Q
                         net (fo=2, routed)           0.071     1.760    MAC_GEN[2].MAC_INST/Out_result[14][7]
    SLICE_X15Y46         LUT6 (Prop_lut6_I4_O)        0.099     1.859 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.847     2.706    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.962 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.962    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.480ns (60.896%)  route 0.950ns (39.104%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  MAC_GEN[0].MAC_INST/reg_acc_reg[14]/Q
                         net (fo=2, routed)           0.202     1.927    MAC_GEN[2].MAC_INST/Out_result[14][14]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.972 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.748     2.720    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.991 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.991    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.434ns (58.867%)  route 1.002ns (41.133%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X13Y47         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  MAC_GEN[0].MAC_INST/reg_acc_reg[8]/Q
                         net (fo=2, routed)           0.171     1.874    MAC_GEN[2].MAC_INST/Out_result[14][8]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.919 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.831     2.750    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.998 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.998    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.441ns (57.292%)  route 1.074ns (42.708%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X14Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  MAC_GEN[0].MAC_INST/reg_acc_reg[11]/Q
                         net (fo=2, routed)           0.177     1.902    MAC_GEN[2].MAC_INST/Out_result[14][11]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.947 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.898     2.844    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     4.076 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.076    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.532ns  (logic 1.442ns (56.932%)  route 1.091ns (43.068%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X15Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  MAC_GEN[0].MAC_INST/reg_acc_reg[6]/Q
                         net (fo=2, routed)           0.235     1.937    MAC_GEN[2].MAC_INST/Out_result[14][6]
    SLICE_X18Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.982 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.855     2.837    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     4.093 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.093    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[1].MAC_INST/reg_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.462ns (57.167%)  route 1.095ns (42.833%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.637     1.557    MAC_GEN[1].MAC_INST/clk_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  MAC_GEN[1].MAC_INST/reg_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDCE (Prop_fdce_C_Q)         0.164     1.721 r  MAC_GEN[1].MAC_INST/reg_acc_reg[10]/Q
                         net (fo=2, routed)           0.448     2.168    MAC_GEN[2].MAC_INST/Q[10]
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.045     2.213 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.648     2.861    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     4.115 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.115    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.438ns (56.150%)  route 1.123ns (43.850%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.641     1.561    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X15Y46         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  MAC_GEN[0].MAC_INST/reg_acc_reg[5]/Q
                         net (fo=2, routed)           0.294     1.996    MAC_GEN[2].MAC_INST/Out_result[14][5]
    SLICE_X17Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.041 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.829     2.870    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     4.123 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.123    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAC_GEN[0].MAC_INST/reg_acc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.482ns (57.695%)  route 1.087ns (42.305%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.642     1.562    MAC_GEN[0].MAC_INST/clk_IBUF_BUFG
    SLICE_X13Y47         FDCE                                         r  MAC_GEN[0].MAC_INST/reg_acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.128     1.690 r  MAC_GEN[0].MAC_INST/reg_acc_reg[9]/Q
                         net (fo=2, routed)           0.184     1.874    MAC_GEN[2].MAC_INST/Out_result[14][9]
    SLICE_X18Y48         LUT6 (Prop_lut6_I4_O)        0.099     1.973 r  MAC_GEN[2].MAC_INST/Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.902     2.876    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     4.130 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.130    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1542 Endpoints
Min Delay          1542 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.075ns  (logic 1.852ns (16.719%)  route 9.223ns (83.281%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        7.553     9.033    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.157 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.802     9.959    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.083 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.151    10.234    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.358 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.717    11.075    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X47Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.679     5.101    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[2].MAC_INST/add_inst/shift_count_computed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.900ns  (logic 1.852ns (16.987%)  route 9.048ns (83.013%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=1455, routed)        6.824     8.303    MAC_GEN[2].MAC_INST/add_inst/rst_IBUF
    SLICE_X44Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.427 f  MAC_GEN[2].MAC_INST/add_inst/shift_count_computed[2]_i_2__1/O
                         net (fo=3, routed)           1.489     9.916    MAC_GEN[2].MAC_INST/add_inst/shift_count_computed[2]_i_2__1_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.040 f  MAC_GEN[2].MAC_INST/add_inst/shift_count_computed[2]_i_4__1/O
                         net (fo=3, routed)           0.736    10.776    MAC_GEN[2].MAC_INST/add_inst/shift_count_computed[2]_i_4__1_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.900 r  MAC_GEN[2].MAC_INST/add_inst/shift_count_computed[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.900    MAC_GEN[2].MAC_INST/add_inst/shift_count_computed[2]_i_1__1_n_0
    SLICE_X45Y38         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/shift_count_computed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.677     5.099    MAC_GEN[2].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/shift_count_computed_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.877ns  (logic 1.852ns (17.022%)  route 9.026ns (82.978%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        7.553     9.033    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.157 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.802     9.959    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.083 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.151    10.234    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.358 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.519    10.877    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X46Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.514     4.937    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.877ns  (logic 1.852ns (17.022%)  route 9.026ns (82.978%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        7.553     9.033    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.157 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.802     9.959    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.083 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.151    10.234    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.358 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.519    10.877    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X46Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.514     4.937    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.877ns  (logic 1.852ns (17.022%)  route 9.026ns (82.978%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        7.553     9.033    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.157 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.802     9.959    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.083 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.151    10.234    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.358 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.519    10.877    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X47Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.514     4.937    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.859ns  (logic 1.852ns (17.050%)  route 9.008ns (82.950%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        7.553     9.033    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.157 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.802     9.959    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I1_O)        0.124    10.083 f  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2/O
                         net (fo=1, routed)           0.151    10.234    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_7__2_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.358 r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2/O
                         net (fo=5, routed)           0.501    10.859    MAC_GEN[3].MAC_INST/add_inst/exp_common_3[4]_i_1__2_n_0
    SLICE_X45Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.516     4.939    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/exp_common_3_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.693ns  (logic 1.852ns (17.315%)  route 8.842ns (82.685%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=1455, routed)        7.553     9.033    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.157 f  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.827     9.984    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.108 f  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_4__2/O
                         net (fo=3, routed)           0.462    10.569    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_4__2_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.693 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[0]_i_1__2/O
                         net (fo=1, routed)           0.000    10.693    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[0]_i_1__2_n_0
    SLICE_X47Y54         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.513     4.936    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X47Y54         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.674ns  (logic 1.852ns (17.347%)  route 8.822ns (82.653%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=1455, routed)        7.553     9.033    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.157 f  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.827     9.984    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.108 f  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_4__2/O
                         net (fo=3, routed)           0.442    10.550    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_4__2_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[1]_i_1__2/O
                         net (fo=1, routed)           0.000    10.674    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[1]_i_1__2_n_0
    SLICE_X47Y55         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.513     4.936    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X47Y55         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.657ns  (logic 1.852ns (17.375%)  route 8.805ns (82.625%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=1455, routed)        7.553     9.033    MAC_GEN[3].MAC_INST/add_inst/rst_IBUF
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.157 f  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2/O
                         net (fo=3, routed)           0.827     9.984    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_2__2_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.108 f  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_4__2/O
                         net (fo=3, routed)           0.425    10.533    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_4__2_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.657 r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_1__2/O
                         net (fo=1, routed)           0.000    10.657    MAC_GEN[3].MAC_INST/add_inst/shift_count_computed[2]_i_1__2_n_0
    SLICE_X45Y55         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.515     4.938    MAC_GEN[3].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X45Y55         FDRE                                         r  MAC_GEN[3].MAC_INST/add_inst/shift_count_computed_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[2].MAC_INST/add_inst/shift_count_computed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.638ns  (logic 1.852ns (17.405%)  route 8.787ns (82.595%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=1455, routed)        6.824     8.303    MAC_GEN[2].MAC_INST/add_inst/rst_IBUF
    SLICE_X44Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.427 f  MAC_GEN[2].MAC_INST/add_inst/shift_count_computed[2]_i_2__1/O
                         net (fo=3, routed)           1.489     9.916    MAC_GEN[2].MAC_INST/add_inst/shift_count_computed[2]_i_2__1_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.040 f  MAC_GEN[2].MAC_INST/add_inst/shift_count_computed[2]_i_4__1/O
                         net (fo=3, routed)           0.474    10.514    MAC_GEN[2].MAC_INST/add_inst/shift_count_computed[2]_i_4__1_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.638 r  MAC_GEN[2].MAC_INST/add_inst/shift_count_computed[0]_i_1__1/O
                         net (fo=1, routed)           0.000    10.638    MAC_GEN[2].MAC_INST/add_inst/shift_count_computed[0]_i_1__1_n_0
    SLICE_X44Y38         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/shift_count_computed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        1.677     5.099    MAC_GEN[2].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  MAC_GEN[2].MAC_INST/add_inst/shift_count_computed_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.247ns (19.461%)  route 1.024ns (80.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.024     1.271    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X5Y56          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.874     2.039    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.247ns (18.662%)  route 1.078ns (81.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.078     1.326    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X5Y55          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.874     2.039    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.247ns (18.662%)  route 1.078ns (81.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.078     1.326    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X5Y55          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.874     2.039    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.247ns (18.662%)  route 1.078ns (81.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.078     1.326    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X5Y55          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.874     2.039    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.247ns (18.662%)  route 1.078ns (81.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.078     1.326    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X5Y55          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.874     2.039    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_3_reg[37]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.247ns (17.557%)  route 1.162ns (82.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.162     1.409    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X10Y55         FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/r_mant_3_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.846     2.011    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X10Y55         FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_3_reg[37]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_3_reg[38]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.247ns (17.557%)  route 1.162ns (82.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.162     1.409    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X10Y55         FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/r_mant_3_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.846     2.011    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X10Y55         FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_3_reg[38]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_3_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.247ns (17.436%)  route 1.172ns (82.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.172     1.419    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X8Y55          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/r_mant_3_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.846     2.011    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X8Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_3_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_3_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.247ns (17.436%)  route 1.172ns (82.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.172     1.419    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X8Y55          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/r_mant_3_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.846     2.011    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X8Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_3_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MAC_GEN[0].MAC_INST/add_inst/r_mant_3_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.247ns (17.436%)  route 1.172ns (82.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=1455, routed)        1.172     1.419    MAC_GEN[0].MAC_INST/add_inst/rst_IBUF
    SLICE_X9Y55          FDCE                                         f  MAC_GEN[0].MAC_INST/add_inst/r_mant_3_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1519, routed)        0.846     2.011    MAC_GEN[0].MAC_INST/add_inst/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MAC_GEN[0].MAC_INST/add_inst/r_mant_3_reg[29]/C





