<html><head><title>Icestorm: CASP (64-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>CASP (64-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  casp x0, x1, x2, x3, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 6.000</p><p>Issues: 3.042</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 3.042</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>76011</td><td>36065</td><td>3043</td><td>1</td><td>3042</td><td>3036</td><td>11485</td><td>3036</td><td>2025</td><td>4048</td><td>2026</td><td>7091</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>35971</td><td>3040</td><td>1</td><td>3039</td><td>3045</td><td>11878</td><td>3045</td><td>2030</td><td>4060</td><td>2032</td><td>7112</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>35804</td><td>3043</td><td>1</td><td>3042</td><td>3033</td><td>11377</td><td>3033</td><td>2025</td><td>4045</td><td>2042</td><td>7147</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>36472</td><td>3049</td><td>1</td><td>3048</td><td>3051</td><td>11853</td><td>3051</td><td>2036</td><td>4069</td><td>2038</td><td>7133</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>36574</td><td>3067</td><td>1</td><td>3066</td><td>3052</td><td>11795</td><td>3052</td><td>2037</td><td>4070</td><td>2033</td><td>7112</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>35744</td><td>3040</td><td>1</td><td>3039</td><td>3048</td><td>11576</td><td>3048</td><td>2032</td><td>4064</td><td>2032</td><td>7112</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76005</td><td>36011</td><td>3049</td><td>1</td><td>3048</td><td>3042</td><td>11946</td><td>3042</td><td>2028</td><td>4056</td><td>2034</td><td>7119</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>35952</td><td>3043</td><td>1</td><td>3042</td><td>3039</td><td>11570</td><td>3039</td><td>2026</td><td>4052</td><td>2022</td><td>7077</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>35893</td><td>3043</td><td>1</td><td>3042</td><td>3046</td><td>11732</td><td>3046</td><td>2032</td><td>4062</td><td>2032</td><td>7105</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>35968</td><td>3043</td><td>1</td><td>3042</td><td>3036</td><td>11254</td><td>3036</td><td>2024</td><td>4048</td><td>2029</td><td>7098</td><td>1</td><td>3000</td><td>3000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  casp x0, x1, x2, x3, [x6]
  add x6, x6, 16</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 17.0060</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>70235</td><td>171136</td><td>54222</td><td>24087</td><td>30135</td><td>23892</td><td>30038</td><td>75524</td><td>1996682</td><td>55010</td><td>30238</td><td>40051</td><td>30274</td><td>70172</td><td>23899</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>170071</td><td>55064</td><td>25064</td><td>30000</td><td>25054</td><td>30038</td><td>74359</td><td>1997255</td><td>54626</td><td>30238</td><td>40051</td><td>30350</td><td>70328</td><td>25063</td><td>30000</td><td>40100</td></tr><tr><td>70206</td><td>170225</td><td>54353</td><td>24293</td><td>30060</td><td>24280</td><td>30002</td><td>75654</td><td>1997112</td><td>55056</td><td>30202</td><td>40003</td><td>30202</td><td>70004</td><td>24964</td><td>30000</td><td>40100</td></tr><tr><td>70205</td><td>170151</td><td>54440</td><td>24411</td><td>30029</td><td>24400</td><td>30002</td><td>75654</td><td>1997088</td><td>55056</td><td>30202</td><td>40003</td><td>30202</td><td>70004</td><td>24964</td><td>30000</td><td>40100</td></tr><tr><td>70205</td><td>170154</td><td>54338</td><td>24308</td><td>30030</td><td>24298</td><td>30002</td><td>75654</td><td>1997088</td><td>55056</td><td>30202</td><td>40003</td><td>30346</td><td>70340</td><td>25070</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>171010</td><td>55515</td><td>25276</td><td>30239</td><td>25265</td><td>30071</td><td>76025</td><td>1997523</td><td>55178</td><td>30276</td><td>40096</td><td>30202</td><td>70004</td><td>24964</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>170065</td><td>55064</td><td>25064</td><td>30000</td><td>25054</td><td>30002</td><td>75654</td><td>1997137</td><td>55056</td><td>30202</td><td>40003</td><td>30202</td><td>70004</td><td>24964</td><td>30000</td><td>40100</td></tr><tr><td>70205</td><td>170112</td><td>54927</td><td>24897</td><td>30030</td><td>24885</td><td>30002</td><td>75654</td><td>1997112</td><td>55056</td><td>30202</td><td>40003</td><td>30202</td><td>70004</td><td>24964</td><td>30000</td><td>40100</td></tr><tr><td>70205</td><td>170174</td><td>54757</td><td>24727</td><td>30030</td><td>24716</td><td>30002</td><td>75654</td><td>1997137</td><td>55056</td><td>30202</td><td>40003</td><td>30202</td><td>70004</td><td>24964</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>170061</td><td>55064</td><td>25064</td><td>30000</td><td>25054</td><td>30002</td><td>75654</td><td>1997088</td><td>55056</td><td>30202</td><td>40003</td><td>30202</td><td>70004</td><td>24964</td><td>30000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 17.0061</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>70055</td><td>171143</td><td>54158</td><td>24017</td><td>30141</td><td>23839</td><td>30002</td><td>75510</td><td>1999960</td><td>55006</td><td>30022</td><td>40003</td><td>30020</td><td>70000</td><td>25000</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170069</td><td>55010</td><td>25010</td><td>30000</td><td>25002</td><td>30000</td><td>75504</td><td>1999592</td><td>55002</td><td>30020</td><td>40000</td><td>30020</td><td>70000</td><td>25002</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170060</td><td>55010</td><td>25010</td><td>30000</td><td>25002</td><td>30000</td><td>75504</td><td>1999591</td><td>55002</td><td>30020</td><td>40000</td><td>30020</td><td>70000</td><td>25000</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170065</td><td>55010</td><td>25010</td><td>30000</td><td>25002</td><td>30000</td><td>75504</td><td>1999592</td><td>55002</td><td>30020</td><td>40000</td><td>30058</td><td>70088</td><td>24575</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170081</td><td>55010</td><td>25010</td><td>30000</td><td>25002</td><td>30038</td><td>75378</td><td>1999531</td><td>54944</td><td>30058</td><td>40051</td><td>30020</td><td>70000</td><td>25002</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170221</td><td>55069</td><td>25039</td><td>30030</td><td>25030</td><td>30000</td><td>75500</td><td>1999725</td><td>55002</td><td>30020</td><td>40000</td><td>30020</td><td>70000</td><td>25005</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170052</td><td>55013</td><td>25013</td><td>30000</td><td>25002</td><td>30000</td><td>75518</td><td>1999527</td><td>55002</td><td>30020</td><td>40000</td><td>30020</td><td>70000</td><td>25003</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170060</td><td>55013</td><td>25013</td><td>30000</td><td>25002</td><td>30000</td><td>75518</td><td>1999489</td><td>55002</td><td>30020</td><td>40000</td><td>30020</td><td>70000</td><td>25003</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170054</td><td>55013</td><td>25013</td><td>30000</td><td>25002</td><td>30000</td><td>75518</td><td>1999489</td><td>55002</td><td>30020</td><td>40000</td><td>30020</td><td>70000</td><td>25003</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170052</td><td>55013</td><td>25013</td><td>30000</td><td>25002</td><td>30000</td><td>75518</td><td>1999575</td><td>55002</td><td>30020</td><td>40000</td><td>30020</td><td>70000</td><td>25003</td><td>30000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  casp x0, x1, x2, x3, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 17.0045</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>70197</td><td>170223</td><td>113958</td><td>58907</td><td>55051</td><td>58894</td><td>104927</td><td>344504</td><td>1117595</td><td>166273</td><td>70554</td><td>139904</td><td>70574</td><td>244897</td><td>60965</td><td>30000</td><td>40092</td></tr><tr><td>70196</td><td>170045</td><td>116260</td><td>61265</td><td>54995</td><td>61268</td><td>104957</td><td>343386</td><td>1117691</td><td>166225</td><td>70574</td><td>139944</td><td>70366</td><td>244163</td><td>58645</td><td>30000</td><td>40084</td></tr><tr><td>70196</td><td>170045</td><td>116260</td><td>61265</td><td>54995</td><td>61268</td><td>104957</td><td>343386</td><td>1117691</td><td>166225</td><td>70574</td><td>139944</td><td>70574</td><td>244897</td><td>60965</td><td>30000</td><td>40092</td></tr><tr><td>70196</td><td>170045</td><td>116260</td><td>61265</td><td>54995</td><td>61268</td><td>104957</td><td>343386</td><td>1117691</td><td>166225</td><td>70574</td><td>139944</td><td>70574</td><td>244897</td><td>60965</td><td>30000</td><td>40092</td></tr><tr><td>70196</td><td>170045</td><td>116260</td><td>61265</td><td>54995</td><td>61268</td><td>104957</td><td>343386</td><td>1117691</td><td>166225</td><td>70574</td><td>139944</td><td>70574</td><td>244897</td><td>60965</td><td>30000</td><td>40092</td></tr><tr><td>70196</td><td>170045</td><td>116260</td><td>61265</td><td>54995</td><td>61268</td><td>105006</td><td>337758</td><td>1119204</td><td>163942</td><td>70608</td><td>140010</td><td>70574</td><td>244897</td><td>60963</td><td>30000</td><td>40092</td></tr><tr><td>70196</td><td>170047</td><td>116260</td><td>61265</td><td>54995</td><td>61268</td><td>104957</td><td>343404</td><td>1117703</td><td>166225</td><td>70574</td><td>139944</td><td>70574</td><td>244897</td><td>60965</td><td>30000</td><td>40092</td></tr><tr><td>70196</td><td>170045</td><td>116260</td><td>61265</td><td>54995</td><td>61268</td><td>104957</td><td>343386</td><td>1117691</td><td>166225</td><td>70574</td><td>139944</td><td>70574</td><td>244897</td><td>60965</td><td>30000</td><td>40092</td></tr><tr><td>70196</td><td>170045</td><td>116260</td><td>61265</td><td>54995</td><td>61268</td><td>104957</td><td>343386</td><td>1117691</td><td>166225</td><td>70574</td><td>139944</td><td>70610</td><td>245017</td><td>59627</td><td>30000</td><td>40084</td></tr><tr><td>70196</td><td>170045</td><td>116260</td><td>61265</td><td>54995</td><td>61268</td><td>104957</td><td>343386</td><td>1117691</td><td>166225</td><td>70574</td><td>139944</td><td>70574</td><td>244897</td><td>60965</td><td>30000</td><td>40092</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 17.0082</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>70017</td><td>170589</td><td>114966</td><td>59909</td><td>55057</td><td>59886</td><td>104948</td><td>345972</td><td>1119190</td><td>0</td><td>166838</td><td>70028</td><td>139932</td><td>0</td><td>70028</td><td>244876</td><td>61858</td><td>30000</td><td>40000</td></tr><tr><td>70014</td><td>170081</td><td>116825</td><td>61852</td><td>54973</td><td>61872</td><td>104952</td><td>346254</td><td>1119691</td><td>0</td><td>166826</td><td>70036</td><td>139940</td><td>0</td><td>70036</td><td>244880</td><td>61812</td><td>30000</td><td>40000</td></tr><tr><td>70007</td><td>170169</td><td>115735</td><td>60721</td><td>55014</td><td>60776</td><td>104938</td><td>346226</td><td>1119487</td><td>0</td><td>166806</td><td>70032</td><td>139924</td><td>0</td><td>70036</td><td>244880</td><td>61812</td><td>30000</td><td>40000</td></tr><tr><td>70014</td><td>170081</td><td>116888</td><td>61888</td><td>55000</td><td>61890</td><td>104948</td><td>345972</td><td>1119190</td><td>0</td><td>166838</td><td>70028</td><td>139932</td><td>0</td><td>70028</td><td>244876</td><td>61858</td><td>30000</td><td>40000</td></tr><tr><td>70014</td><td>170081</td><td>116888</td><td>61888</td><td>55000</td><td>61890</td><td>105020</td><td>344006</td><td>1119968</td><td>0</td><td>166098</td><td>70078</td><td>140030</td><td>0</td><td>70028</td><td>244876</td><td>61858</td><td>30000</td><td>40000</td></tr><tr><td>70014</td><td>170081</td><td>116886</td><td>61886</td><td>55000</td><td>61890</td><td>104948</td><td>345972</td><td>1119190</td><td>0</td><td>166838</td><td>70028</td><td>139932</td><td>0</td><td>70022</td><td>244855</td><td>68519</td><td>30000</td><td>40002</td></tr><tr><td>70014</td><td>170082</td><td>116894</td><td>61894</td><td>55000</td><td>61890</td><td>104948</td><td>345937</td><td>1119216</td><td>0</td><td>166838</td><td>70028</td><td>139932</td><td>0</td><td>70010</td><td>244813</td><td>61828</td><td>30000</td><td>40000</td></tr><tr><td>70014</td><td>170082</td><td>116894</td><td>61894</td><td>55000</td><td>61890</td><td>104948</td><td>345937</td><td>1119216</td><td>0</td><td>166838</td><td>70028</td><td>139932</td><td>0</td><td>70028</td><td>244876</td><td>61864</td><td>30000</td><td>40000</td></tr><tr><td>70014</td><td>170082</td><td>116894</td><td>61894</td><td>55000</td><td>61890</td><td>104921</td><td>346189</td><td>1119783</td><td>0</td><td>166793</td><td>70010</td><td>139896</td><td>0</td><td>70072</td><td>245018</td><td>60307</td><td>30000</td><td>39994</td></tr><tr><td>70014</td><td>170082</td><td>116724</td><td>61784</td><td>54940</td><td>61820</td><td>104861</td><td>346239</td><td>1121203</td><td>0</td><td>166639</td><td>69970</td><td>139816</td><td>0</td><td>70032</td><td>244866</td><td>61750</td><td>30000</td><td>40000</td></tr></table></div></div></div></div></body></html>