module module_0 (
    input [id_1 : id_1] id_2,
    input logic id_3,
    output logic [id_2 : id_3] id_4,
    output logic id_5,
    output logic id_6,
    output [1 : id_5] id_7
);
  assign id_6 = id_4;
  id_8 id_9 (
      .id_6(id_4),
      .id_7(id_3),
      .id_6(id_5)
  );
  assign id_6 = id_5;
endmodule
