    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; P1_6
P1_6__0__DM__MASK EQU 0x1C0000
P1_6__0__DM__SHIFT EQU 18
P1_6__0__DR EQU CYREG_PRT1_DR
P1_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_6__0__HSIOM_MASK EQU 0x0F000000
P1_6__0__HSIOM_SHIFT EQU 24
P1_6__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_6__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6__0__MASK EQU 0x40
P1_6__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_6__0__OUT_SEL_SHIFT EQU 12
P1_6__0__OUT_SEL_VAL EQU 0
P1_6__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6__0__PC EQU CYREG_PRT1_PC
P1_6__0__PC2 EQU CYREG_PRT1_PC2
P1_6__0__PORT EQU 1
P1_6__0__PS EQU CYREG_PRT1_PS
P1_6__0__SHIFT EQU 6
P1_6__DR EQU CYREG_PRT1_DR
P1_6__INTCFG EQU CYREG_PRT1_INTCFG
P1_6__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6__MASK EQU 0x40
P1_6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6__PC EQU CYREG_PRT1_PC
P1_6__PC2 EQU CYREG_PRT1_PC2
P1_6__PORT EQU 1
P1_6__PS EQU CYREG_PRT1_PS
P1_6__SHIFT EQU 6

; SW_1
SW_1__0__DM__MASK EQU 0xE00000
SW_1__0__DM__SHIFT EQU 21
SW_1__0__DR EQU CYREG_PRT0_DR
SW_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW_1__0__HSIOM_MASK EQU 0xF0000000
SW_1__0__HSIOM_SHIFT EQU 28
SW_1__0__INTCFG EQU CYREG_PRT0_INTCFG
SW_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SW_1__0__MASK EQU 0x80
SW_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW_1__0__PC EQU CYREG_PRT0_PC
SW_1__0__PC2 EQU CYREG_PRT0_PC2
SW_1__0__PORT EQU 0
SW_1__0__PS EQU CYREG_PRT0_PS
SW_1__0__SHIFT EQU 7
SW_1__DR EQU CYREG_PRT0_DR
SW_1__INTCFG EQU CYREG_PRT0_INTCFG
SW_1__INTSTAT EQU CYREG_PRT0_INTSTAT
SW_1__MASK EQU 0x80
SW_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW_1__PC EQU CYREG_PRT0_PC
SW_1__PC2 EQU CYREG_PRT0_PC2
SW_1__PORT EQU 0
SW_1__PS EQU CYREG_PRT0_PS
SW_1__SHIFT EQU 7

; UART_rx
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT4_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_PRT4_PC
UART_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT4_DR
UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_PRT4_PC
UART_rx__PC2 EQU CYREG_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_PRT4_PS
UART_rx__SHIFT EQU 0

; UART_SCB
UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; UART_SCBCLK
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; UART_tx
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT4_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_PRT4_PC
UART_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT4_DR
UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_PRT4_PC
UART_tx__PC2 EQU CYREG_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_PRT4_PS
UART_tx__SHIFT EQU 1

; Barna
Barna__0__DM__MASK EQU 0xE00
Barna__0__DM__SHIFT EQU 9
Barna__0__DR EQU CYREG_PRT2_DR
Barna__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Barna__0__HSIOM_MASK EQU 0x0000F000
Barna__0__HSIOM_SHIFT EQU 12
Barna__0__INTCFG EQU CYREG_PRT2_INTCFG
Barna__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Barna__0__MASK EQU 0x08
Barna__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Barna__0__OUT_SEL_SHIFT EQU 6
Barna__0__OUT_SEL_VAL EQU 3
Barna__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Barna__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Barna__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Barna__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Barna__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Barna__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Barna__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Barna__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Barna__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Barna__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Barna__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Barna__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Barna__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Barna__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Barna__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Barna__0__PC EQU CYREG_PRT2_PC
Barna__0__PC2 EQU CYREG_PRT2_PC2
Barna__0__PORT EQU 2
Barna__0__PS EQU CYREG_PRT2_PS
Barna__0__SHIFT EQU 3
Barna__DR EQU CYREG_PRT2_DR
Barna__INTCFG EQU CYREG_PRT2_INTCFG
Barna__INTSTAT EQU CYREG_PRT2_INTSTAT
Barna__MASK EQU 0x08
Barna__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Barna__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Barna__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Barna__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Barna__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Barna__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Barna__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Barna__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Barna__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Barna__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Barna__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Barna__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Barna__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Barna__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Barna__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Barna__PC EQU CYREG_PRT2_PC
Barna__PC2 EQU CYREG_PRT2_PC2
Barna__PORT EQU 2
Barna__PS EQU CYREG_PRT2_PS
Barna__SHIFT EQU 3

; Piros
Piros__0__DM__MASK EQU 0x1C0
Piros__0__DM__SHIFT EQU 6
Piros__0__DR EQU CYREG_PRT2_DR
Piros__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Piros__0__HSIOM_MASK EQU 0x00000F00
Piros__0__HSIOM_SHIFT EQU 8
Piros__0__INTCFG EQU CYREG_PRT2_INTCFG
Piros__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Piros__0__MASK EQU 0x04
Piros__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Piros__0__OUT_SEL_SHIFT EQU 4
Piros__0__OUT_SEL_VAL EQU 1
Piros__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Piros__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Piros__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Piros__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Piros__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Piros__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Piros__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Piros__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Piros__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Piros__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Piros__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Piros__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Piros__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Piros__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Piros__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Piros__0__PC EQU CYREG_PRT2_PC
Piros__0__PC2 EQU CYREG_PRT2_PC2
Piros__0__PORT EQU 2
Piros__0__PS EQU CYREG_PRT2_PS
Piros__0__SHIFT EQU 2
Piros__DR EQU CYREG_PRT2_DR
Piros__INTCFG EQU CYREG_PRT2_INTCFG
Piros__INTSTAT EQU CYREG_PRT2_INTSTAT
Piros__MASK EQU 0x04
Piros__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Piros__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Piros__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Piros__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Piros__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Piros__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Piros__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Piros__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Piros__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Piros__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Piros__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Piros__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Piros__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Piros__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Piros__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Piros__PC EQU CYREG_PRT2_PC
Piros__PC2 EQU CYREG_PRT2_PC2
Piros__PORT EQU 2
Piros__PS EQU CYREG_PRT2_PS
Piros__SHIFT EQU 2

; Sarga
Sarga__0__DM__MASK EQU 0x38
Sarga__0__DM__SHIFT EQU 3
Sarga__0__DR EQU CYREG_PRT2_DR
Sarga__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Sarga__0__HSIOM_MASK EQU 0x000000F0
Sarga__0__HSIOM_SHIFT EQU 4
Sarga__0__INTCFG EQU CYREG_PRT2_INTCFG
Sarga__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Sarga__0__MASK EQU 0x02
Sarga__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Sarga__0__OUT_SEL_SHIFT EQU 2
Sarga__0__OUT_SEL_VAL EQU 0
Sarga__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Sarga__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Sarga__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Sarga__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Sarga__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Sarga__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Sarga__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Sarga__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Sarga__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Sarga__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Sarga__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Sarga__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Sarga__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Sarga__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Sarga__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Sarga__0__PC EQU CYREG_PRT2_PC
Sarga__0__PC2 EQU CYREG_PRT2_PC2
Sarga__0__PORT EQU 2
Sarga__0__PS EQU CYREG_PRT2_PS
Sarga__0__SHIFT EQU 1
Sarga__DR EQU CYREG_PRT2_DR
Sarga__INTCFG EQU CYREG_PRT2_INTCFG
Sarga__INTSTAT EQU CYREG_PRT2_INTSTAT
Sarga__MASK EQU 0x02
Sarga__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Sarga__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Sarga__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Sarga__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Sarga__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Sarga__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Sarga__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Sarga__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Sarga__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Sarga__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Sarga__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Sarga__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Sarga__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Sarga__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Sarga__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Sarga__PC EQU CYREG_PRT2_PC
Sarga__PC2 EQU CYREG_PRT2_PC2
Sarga__PORT EQU 2
Sarga__PS EQU CYREG_PRT2_PS
Sarga__SHIFT EQU 1

; Narancs
Narancs__0__DM__MASK EQU 0x07
Narancs__0__DM__SHIFT EQU 0
Narancs__0__DR EQU CYREG_PRT2_DR
Narancs__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Narancs__0__HSIOM_MASK EQU 0x0000000F
Narancs__0__HSIOM_SHIFT EQU 0
Narancs__0__INTCFG EQU CYREG_PRT2_INTCFG
Narancs__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Narancs__0__MASK EQU 0x01
Narancs__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Narancs__0__OUT_SEL_SHIFT EQU 0
Narancs__0__OUT_SEL_VAL EQU 2
Narancs__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Narancs__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Narancs__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Narancs__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Narancs__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Narancs__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Narancs__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Narancs__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Narancs__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Narancs__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Narancs__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Narancs__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Narancs__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Narancs__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Narancs__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Narancs__0__PC EQU CYREG_PRT2_PC
Narancs__0__PC2 EQU CYREG_PRT2_PC2
Narancs__0__PORT EQU 2
Narancs__0__PS EQU CYREG_PRT2_PS
Narancs__0__SHIFT EQU 0
Narancs__DR EQU CYREG_PRT2_DR
Narancs__INTCFG EQU CYREG_PRT2_INTCFG
Narancs__INTSTAT EQU CYREG_PRT2_INTSTAT
Narancs__MASK EQU 0x01
Narancs__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Narancs__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Narancs__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Narancs__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Narancs__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Narancs__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Narancs__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Narancs__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Narancs__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Narancs__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Narancs__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Narancs__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Narancs__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Narancs__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Narancs__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Narancs__PC EQU CYREG_PRT2_PC
Narancs__PC2 EQU CYREG_PRT2_PC2
Narancs__PORT EQU 2
Narancs__PS EQU CYREG_PRT2_PS
Narancs__SHIFT EQU 0

; RFID_RX
RFID_RX__0__DM__MASK EQU 0x38000
RFID_RX__0__DM__SHIFT EQU 15
RFID_RX__0__DR EQU CYREG_PRT1_DR
RFID_RX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RFID_RX__0__HSIOM_MASK EQU 0x00F00000
RFID_RX__0__HSIOM_SHIFT EQU 20
RFID_RX__0__INTCFG EQU CYREG_PRT1_INTCFG
RFID_RX__0__INTSTAT EQU CYREG_PRT1_INTSTAT
RFID_RX__0__MASK EQU 0x20
RFID_RX__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RFID_RX__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RFID_RX__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RFID_RX__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RFID_RX__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RFID_RX__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RFID_RX__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RFID_RX__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RFID_RX__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RFID_RX__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RFID_RX__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RFID_RX__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RFID_RX__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RFID_RX__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RFID_RX__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RFID_RX__0__PC EQU CYREG_PRT1_PC
RFID_RX__0__PC2 EQU CYREG_PRT1_PC2
RFID_RX__0__PORT EQU 1
RFID_RX__0__PS EQU CYREG_PRT1_PS
RFID_RX__0__SHIFT EQU 5
RFID_RX__DR EQU CYREG_PRT1_DR
RFID_RX__INTCFG EQU CYREG_PRT1_INTCFG
RFID_RX__INTSTAT EQU CYREG_PRT1_INTSTAT
RFID_RX__MASK EQU 0x20
RFID_RX__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RFID_RX__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RFID_RX__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RFID_RX__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RFID_RX__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RFID_RX__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RFID_RX__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RFID_RX__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RFID_RX__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RFID_RX__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RFID_RX__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RFID_RX__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RFID_RX__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RFID_RX__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RFID_RX__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RFID_RX__PC EQU CYREG_PRT1_PC
RFID_RX__PC2 EQU CYREG_PRT1_PC2
RFID_RX__PORT EQU 1
RFID_RX__PS EQU CYREG_PRT1_PS
RFID_RX__SHIFT EQU 5

; Timer_1_TimerUDB
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x90
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

; RFID_ISR
RFID_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
RFID_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
RFID_ISR__INTC_MASK EQU 0x01
RFID_ISR__INTC_NUMBER EQU 0
RFID_ISR__INTC_PRIOR_MASK EQU 0xC0
RFID_ISR__INTC_PRIOR_NUM EQU 3
RFID_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
RFID_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
RFID_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; RFID_REG_bSR
RFID_REG_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
RFID_REG_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
RFID_REG_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
RFID_REG_bSR_sC16_BShiftRegDp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
RFID_REG_bSR_StsReg__1__MASK EQU 0x02
RFID_REG_bSR_StsReg__1__POS EQU 1
RFID_REG_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
RFID_REG_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
RFID_REG_bSR_StsReg__3__MASK EQU 0x08
RFID_REG_bSR_StsReg__3__POS EQU 3
RFID_REG_bSR_StsReg__4__MASK EQU 0x10
RFID_REG_bSR_StsReg__4__POS EQU 4
RFID_REG_bSR_StsReg__5__MASK EQU 0x20
RFID_REG_bSR_StsReg__5__POS EQU 5
RFID_REG_bSR_StsReg__6__MASK EQU 0x40
RFID_REG_bSR_StsReg__6__POS EQU 6
RFID_REG_bSR_StsReg__MASK EQU 0x7A
RFID_REG_bSR_StsReg__MASK_REG EQU CYREG_UDB_W8_MSK_01
RFID_REG_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
RFID_REG_bSR_StsReg__STATUS_REG EQU CYREG_UDB_W8_ST_01
RFID_REG_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
RFID_REG_bSR_SyncCtl_CtrlReg__0__POS EQU 0
RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
RFID_REG_bSR_SyncCtl_CtrlReg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
RFID_REG_bSR_SyncCtl_CtrlReg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
RFID_REG_bSR_SyncCtl_CtrlReg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
RFID_REG_bSR_SyncCtl_CtrlReg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
RFID_REG_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
RFID_REG_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
RFID_REG_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
RFID_REG_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
RFID_REG_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
RFID_REG_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
RFID_REG_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
RFID_REG_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
RFID_REG_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00

; Reset_ISR
Reset_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Reset_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Reset_ISR__INTC_MASK EQU 0x10000
Reset_ISR__INTC_NUMBER EQU 16
Reset_ISR__INTC_PRIOR_MASK EQU 0xC0
Reset_ISR__INTC_PRIOR_NUM EQU 3
Reset_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Reset_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Reset_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Count_Bits
Count_Bits_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Count_Bits_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Count_Bits_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Count_Bits_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Count_Bits_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Count_Bits_Counter7__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
Count_Bits_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Count_Bits_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
Count_Bits_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Count_Bits_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Count_Bits_Counter7__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
Count_Bits_Counter7__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Count_Bits_Counter7__COUNT_REG EQU CYREG_UDB_W8_CTL_02
Count_Bits_Counter7__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Count_Bits_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Count_Bits_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Count_Bits_Counter7__PERIOD_REG EQU CYREG_UDB_W8_MSK_02

; Clock_12KHz
Clock_12KHz__DIVIDER_MASK EQU 0x0000FFFF
Clock_12KHz__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_12KHz__ENABLE_MASK EQU 0x80000000
Clock_12KHz__MASK EQU 0x80000000
Clock_12KHz__REGISTER EQU CYREG_CLK_DIVIDER_B00

; Reset_Timer_cy_m0s8_tcpwm_1
Reset_Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Reset_Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Reset_Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Reset_Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Reset_Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Reset_Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Reset_Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Reset_Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Reset_Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Reset_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Reset_Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Reset_Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Reset_Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Reset_Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 3000000
CYDEV_BCLK__HFCLK__KHZ EQU 3000
CYDEV_BCLK__HFCLK__MHZ EQU 3
CYDEV_BCLK__SYSCLK__HZ EQU 3000000
CYDEV_BCLK__SYSCLK__KHZ EQU 3000
CYDEV_BCLK__SYSCLK__MHZ EQU 3
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
