{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1360044411147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1360044411147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 04 22:06:50 2013 " "Processing started: Mon Feb 04 22:06:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1360044411147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1360044411147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 141L -c 141L --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 141L -c 141L --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1360044411147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1 1360044411600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "//psf/Home/Documents/cse141L/register_file.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360044411772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360044411772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360044411788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360044411788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/alu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/alu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TB " "Found entity 1: ALU_TB" {  } { { "testbench/alu_test_bench.v" "" { Text "//psf/Home/Documents/cse141L/testbench/alu_test_bench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360044411803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360044411803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "//psf/Home/Documents/cse141L/adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360044411819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360044411819 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "//psf/Home/Documents/cse141L/mux.v" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1360044411819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "//psf/Home/Documents/cse141L/mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360044411819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360044411819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_rom " "Found entity 1: instr_rom" {  } { { "instr_rom.v" "" { Text "//psf/Home/Documents/cse141L/instr_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360044411834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360044411834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_pc_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file next_pc_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_pc_logic " "Found entity 1: next_pc_logic" {  } { { "next_pc_logic.v" "" { Text "//psf/Home/Documents/cse141L/next_pc_logic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360044411897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360044411897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "//psf/Home/Documents/cse141L/pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360044411897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360044411897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetch_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "fetch_unit.bdf" "" { Schematic "//psf/Home/Documents/cse141L/fetch_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360044411928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360044411928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1360044412100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU.v(32) " "Verilog HDL assignment warning at ALU.v(32): truncated value with size 32 to match size of target (16)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(22) " "Verilog HDL Case Statement warning at ALU.v(22): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ALU.v(20) " "Inferred latch for \"out\[0\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ALU.v(20) " "Inferred latch for \"out\[1\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ALU.v(20) " "Inferred latch for \"out\[2\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ALU.v(20) " "Inferred latch for \"out\[3\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ALU.v(20) " "Inferred latch for \"out\[4\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ALU.v(20) " "Inferred latch for \"out\[5\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ALU.v(20) " "Inferred latch for \"out\[6\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ALU.v(20) " "Inferred latch for \"out\[7\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ALU.v(20) " "Inferred latch for \"out\[8\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ALU.v(20) " "Inferred latch for \"out\[9\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ALU.v(20) " "Inferred latch for \"out\[10\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ALU.v(20) " "Inferred latch for \"out\[11\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ALU.v(20) " "Inferred latch for \"out\[12\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ALU.v(20) " "Inferred latch for \"out\[13\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ALU.v(20) " "Inferred latch for \"out\[14\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ALU.v(20) " "Inferred latch for \"out\[15\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360044412116 "|ALU"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1360044412459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 04 22:06:52 2013 " "Processing ended: Mon Feb 04 22:06:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1360044412459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1360044412459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1360044412459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1360044412459 ""}
