// Seed: 936480621
module module_0;
  module_2 modCall_1 ();
  wire id_1;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
  wire id_2;
endmodule
module module_2;
  tri0 id_1;
  wire id_3, id_4;
  assign module_4.type_17 = 0;
  wire id_5, id_6, id_7;
  always $display(-1, id_4);
  assign id_1 = -1;
  assign id_4 = 1;
  id_8(
      .id_0(id_3), .id_1(1'b0)
  );
endmodule
module module_3;
  assign id_1 = (id_1);
  wire id_2;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_4 (
    input wor id_0,
    input tri id_1,
    output supply0 id_2,
    output tri0 id_3,
    input uwire id_4,
    input wand id_5,
    input wand id_6,
    output uwire id_7,
    input wire id_8,
    input tri id_9,
    input tri id_10
);
  initial if (-1) id_7 = id_10;
  wire id_12;
  wire id_13;
  wire id_14;
  module_2 modCall_1 ();
endmodule
