<stg><name>Autoencoder_Pipeline_VITIS_LOOP_63_3</name>


<trans_list>

<trans id="156" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_29, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty, void @empty_32, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %EncWeights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %EncWeights

]]></Node>
<StgValue><ssdm name="EncWeights_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i1 0, i1 %EncoderWeights_V_39_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i1 0, i1 %EncoderWeights_V_38_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i1 0, i1 %EncoderWeights_V_37_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i1 0, i1 %EncoderWeights_V_36_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i1 0, i1 %EncoderWeights_V_35_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i1 0, i1 %EncoderWeights_V_34_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i1 0, i1 %EncoderWeights_V_33_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i1 0, i1 %EncoderWeights_V_32_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i1 0, i1 %EncoderWeights_V_31_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i1 0, i1 %EncoderWeights_V_30_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i1 0, i1 %EncoderWeights_V_29_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i1 0, i1 %EncoderWeights_V_28_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i1 0, i1 %EncoderWeights_V_27_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i1 0, i1 %EncoderWeights_V_26_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i1 0, i1 %EncoderWeights_V_25_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i1 0, i1 %EncoderWeights_V_24_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i1 0, i1 %EncoderWeights_V_23_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i1 0, i1 %EncoderWeights_V_22_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i1 0, i1 %EncoderWeights_V_21_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i1 0, i1 %EncoderWeights_V_20_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i1 0, i1 %EncoderWeights_V_19_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i1 0, i1 %EncoderWeights_V_18_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i1 0, i1 %EncoderWeights_V_17_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i1 0, i1 %EncoderWeights_V_16_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:27 %store_ln0 = store i1 0, i1 %EncoderWeights_V_15_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:28 %store_ln0 = store i1 0, i1 %EncoderWeights_V_14_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:29 %store_ln0 = store i1 0, i1 %EncoderWeights_V_13_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i1 0, i1 %EncoderWeights_V_12_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i1 0, i1 %EncoderWeights_V_11_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i1 0, i1 %EncoderWeights_V_10_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i1 0, i1 %EncoderWeights_V_9_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i1 0, i1 %EncoderWeights_V_8_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i1 0, i1 %EncoderWeights_V_7_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i1 0, i1 %EncoderWeights_V_6_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i1 0, i1 %EncoderWeights_V_5_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i1 0, i1 %EncoderWeights_V_4_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i1 0, i1 %EncoderWeights_V_3_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i1 0, i1 %EncoderWeights_V_2_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i1 0, i1 %EncoderWeights_V_1_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i1 0, i1 %EncoderWeights_V_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:44 %br_ln0 = br void %for.inc45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc45:0 %i_2 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
for.inc45:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc45:2 %gmem0_addr = getelementptr i8 %gmem0, i64 %EncWeights_read

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc45:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc45:4 %icmp_ln63 = icmp_eq  i6 %i_2, i6 40

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc45:6 %add_ln63 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc45:7 %br_ln63 = br i1 %icmp_ln63, void %for.inc45.split, void %VITIS_LOOP_69_4.exitStub

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0">
<![CDATA[
for.inc45.split:3 %switch_ln65 = switch i6 %i_2, void %arrayidx44.case.39, i6 0, void %for.inc45.split.arrayidx44.exit_crit_edge, i6 1, void %for.inc45.split.arrayidx44.exit_crit_edge2, i6 2, void %arrayidx44.case.2, i6 3, void %arrayidx44.case.3, i6 4, void %arrayidx44.case.4, i6 5, void %arrayidx44.case.5, i6 6, void %arrayidx44.case.6, i6 7, void %arrayidx44.case.7, i6 8, void %arrayidx44.case.8, i6 9, void %arrayidx44.case.9, i6 10, void %arrayidx44.case.10, i6 11, void %arrayidx44.case.11, i6 12, void %arrayidx44.case.12, i6 13, void %arrayidx44.case.13, i6 14, void %arrayidx44.case.14, i6 15, void %arrayidx44.case.15, i6 16, void %arrayidx44.case.16, i6 17, void %arrayidx44.case.17, i6 18, void %arrayidx44.case.18, i6 19, void %arrayidx44.case.19, i6 20, void %arrayidx44.case.20, i6 21, void %arrayidx44.case.21, i6 22, void %arrayidx44.case.22, i6 23, void %arrayidx44.case.23, i6 24, void %arrayidx44.case.24, i6 25, void %arrayidx44.case.25, i6 26, void %arrayidx44.case.26, i6 27, void %arrayidx44.case.27, i6 28, void %arrayidx44.case.28, i6 29, void %arrayidx44.case.29, i6 30, void %arrayidx44.case.30, i6 31, void %arrayidx44.case.31, i6 32, void %arrayidx44.case.32, i6 33, void %arrayidx44.case.33, i6 34, void %arrayidx44.case.34, i6 35, void %arrayidx44.case.35, i6 36, void %arrayidx44.case.36, i6 37, void %arrayidx44.case.37, i6 38, void %arrayidx44.case.38

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx44.exit:0 %store_ln63 = store i6 %add_ln63, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.exit:1 %br_ln63 = br void %for.inc45

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45.split:0 %specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.split:1 %gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8">
<![CDATA[
for.inc45.split:2 %trunc_ln65 = trunc i8 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0">
<![CDATA[
VITIS_LOOP_69_4.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.38:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.38:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.37:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_1_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.37:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.36:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_2_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.36:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.35:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_3_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.35:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.34:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_4_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.34:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.33:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_5_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.33:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.32:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_6_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.32:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.31:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_7_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.31:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.30:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_8_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.30:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.29:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_9_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.29:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.28:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_10_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.28:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.27:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_11_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.27:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.26:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_12_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.26:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.25:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_13_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.25:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.24:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_14_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.24:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.23:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_15_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.23:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.22:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_16_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.22:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.21:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_17_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.21:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.20:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_18_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.20:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.19:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_19_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.19:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.18:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_20_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.18:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.17:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_21_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.17:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.16:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_22_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.16:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.15:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_23_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.15:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.14:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_24_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.14:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.13:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_25_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.13:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.12:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_26_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.12:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.11:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_27_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.11:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.10:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_28_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.10:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.9:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_29_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.9:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.8:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_30_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.8:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.7:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_31_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.7:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.6:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_32_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.6:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.5:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_33_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.5:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.4:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_34_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.4:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.3:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_35_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.3:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.2:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_36_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.2:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc45.split.arrayidx44.exit_crit_edge2:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_37_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
for.inc45.split.arrayidx44.exit_crit_edge2:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc45.split.arrayidx44.exit_crit_edge:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_38_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
for.inc45.split.arrayidx44.exit_crit_edge:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-1"/>
</and_exp><and_exp><literal name="i_2" val="-2"/>
</and_exp><and_exp><literal name="i_2" val="-3"/>
</and_exp><and_exp><literal name="i_2" val="-4"/>
</and_exp><and_exp><literal name="i_2" val="-5"/>
</and_exp><and_exp><literal name="i_2" val="-6"/>
</and_exp><and_exp><literal name="i_2" val="-7"/>
</and_exp><and_exp><literal name="i_2" val="-8"/>
</and_exp><and_exp><literal name="i_2" val="-9"/>
</and_exp><and_exp><literal name="i_2" val="-10"/>
</and_exp><and_exp><literal name="i_2" val="-11"/>
</and_exp><and_exp><literal name="i_2" val="-12"/>
</and_exp><and_exp><literal name="i_2" val="-13"/>
</and_exp><and_exp><literal name="i_2" val="-14"/>
</and_exp><and_exp><literal name="i_2" val="-15"/>
</and_exp><and_exp><literal name="i_2" val="-16"/>
</and_exp><and_exp><literal name="i_2" val="-17"/>
</and_exp><and_exp><literal name="i_2" val="-18"/>
</and_exp><and_exp><literal name="i_2" val="-19"/>
</and_exp><and_exp><literal name="i_2" val="-20"/>
</and_exp><and_exp><literal name="i_2" val="-21"/>
</and_exp><and_exp><literal name="i_2" val="-22"/>
</and_exp><and_exp><literal name="i_2" val="-23"/>
</and_exp><and_exp><literal name="i_2" val="-24"/>
</and_exp><and_exp><literal name="i_2" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx44.case.39:0 %store_ln65 = store i1 %trunc_ln65, i1 %EncoderWeights_V_39_out

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-1"/>
</and_exp><and_exp><literal name="i_2" val="-2"/>
</and_exp><and_exp><literal name="i_2" val="-3"/>
</and_exp><and_exp><literal name="i_2" val="-4"/>
</and_exp><and_exp><literal name="i_2" val="-5"/>
</and_exp><and_exp><literal name="i_2" val="-6"/>
</and_exp><and_exp><literal name="i_2" val="-7"/>
</and_exp><and_exp><literal name="i_2" val="-8"/>
</and_exp><and_exp><literal name="i_2" val="-9"/>
</and_exp><and_exp><literal name="i_2" val="-10"/>
</and_exp><and_exp><literal name="i_2" val="-11"/>
</and_exp><and_exp><literal name="i_2" val="-12"/>
</and_exp><and_exp><literal name="i_2" val="-13"/>
</and_exp><and_exp><literal name="i_2" val="-14"/>
</and_exp><and_exp><literal name="i_2" val="-15"/>
</and_exp><and_exp><literal name="i_2" val="-16"/>
</and_exp><and_exp><literal name="i_2" val="-17"/>
</and_exp><and_exp><literal name="i_2" val="-18"/>
</and_exp><and_exp><literal name="i_2" val="-19"/>
</and_exp><and_exp><literal name="i_2" val="-20"/>
</and_exp><and_exp><literal name="i_2" val="-21"/>
</and_exp><and_exp><literal name="i_2" val="-22"/>
</and_exp><and_exp><literal name="i_2" val="-23"/>
</and_exp><and_exp><literal name="i_2" val="-24"/>
</and_exp><and_exp><literal name="i_2" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.case.39:1 %br_ln65 = br void %arrayidx44.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
