/*-------------------------------------------------------------------------

  STM8L101F3.h - Device Declarations

  STM8L101, low density without ROM bootloader

  Copyright (C) 2020, Georg Icking-Konert

  Ultra-low-power 8-bit MCU with 8 Kbytes Flash, 16 MHz CPU, up to 2-Kbyte of EEPROM 

  datasheet: https://www.st.com/resource/en/datasheet/stm8l101f3.pdf
  reference: RM0013 https://www.st.com/content/ccc/resource/technical/document/reference_manual/73/41/6f/b1/fd/45/4e/18/CD00184503.pdf/files/CD00184503.pdf/jcr:content/translations/en.CD00184503.pdf

  MIT License

  Copyright (c) 2020 Georg Icking-Konert

  Permission is hereby granted, free of charge, to any person obtaining a copy
  of this software and associated documentation files (the "Software"), to deal
  in the Software without restriction, including without limitation the rights
  to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  copies of the Software, and to permit persons to whom the Software is
  furnished to do so, subject to the following conditions:

  The above copyright notice and this permission notice shall be included in all
  copies or substantial portions of the Software.

  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  SOFTWARE.

-------------------------------------------------------------------------*/

/*-------------------------------------------------------------------------
  MODULE DEFINITION FOR MULTIPLE INCLUSION
-------------------------------------------------------------------------*/
#ifndef STM8L101F3_H
#define STM8L101F3_H

// DEVICE NAME
#define DEVICE_STM8L101F3

// DEVICE FAMILY
#define FAMILY_STM8L101

// required for C++
#ifdef __cplusplus
  extern "C" {
#endif


/*-------------------------------------------------------------------------
  INCLUDE FILES
-------------------------------------------------------------------------*/
#include <stdint.h>


/*-------------------------------------------------------------------------
  COMPILER SPECIFIC SETTINGS
-------------------------------------------------------------------------*/

// Cosmic compiler
#if defined(__CSMC__)

  // macros to unify ISR declaration and implementation
  #define ISR_HANDLER(func,irq)  @far @interrupt void func(void)      ///< handler for interrupt service routine
  #define ISR_HANDLER_TRAP(func) void @far @interrupt func(void)      ///< handler for trap service routine

  // definition of inline functions
  #define INLINE                 @inline                              ///< keyword for inline functions

  // common assembler instructions
  #define NOP()                  _asm("nop")                          ///< perform a nop() operation (=minimum delay)
  #define DISABLE_INTERRUPTS()   _asm("sim")                          ///< disable interrupt handling
  #define ENABLE_INTERRUPTS()    _asm("rim")                          ///< enable interrupt handling
  #define TRIGGER_TRAP           _asm("trap")                         ///< trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)
  #define WAIT_FOR_INTERRUPT()   _asm("wfi")                          ///< stop code execution and wait for interrupt
  #define ENTER_HALT()           _asm("halt")                         ///< put controller to HALT mode
  #define SW_RESET()             _asm("dc.b $75")                     ///< reset via illegal opcode (works for all devices)

  // data type in bit fields
  #define BITFIELD_UINT          unsigned int                         ///< data type in bit structs (follow C90 standard)


// IAR Compiler
#elif defined(__ICCSTM8__)

  // include intrinsic functions
  #include <intrinsics.h>

  // macros to unify ISR declaration and implementation
  #define STRINGVECTOR(x) #x
  #define VECTOR_ID(x) STRINGVECTOR( vector = (x) )
  #define ISR_HANDLER( a, b )  \
    _Pragma( VECTOR_ID( (b)+2 ) )        \
    __interrupt void (a)( void )
  #define ISR_HANDLER_TRAP(a) \
    _Pragma( VECTOR_ID( 1 ) ) \
    __interrupt void (a) (void)  

  // definition of inline functions
  #define INLINE                 static inline                        ///< keyword for inline functions

  // common assembler instructions
  #define NOP()                  __no_operation()                     ///< perform a nop() operation (=minimum delay)
  #define DISABLE_INTERRUPTS()   __disable_interrupt()                ///< disable interrupt handling
  #define ENABLE_INTERRUPTS()    __enable_interrupt()                 ///< enable interrupt handling
  #define TRIGGER_TRAP           __trap()                             ///< trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)
  #define WAIT_FOR_INTERRUPT()   __wait_for_interrupt()               ///< stop code execution and wait for interrupt
  #define ENTER_HALT()           __halt()                             ///< put controller to HALT mode
  #define SW_RESET()             __asm("dc8 0x75")                    ///< reset via illegal opcode (works for all devices)

  // data type in bit fields
  #define BITFIELD_UINT          unsigned char                        ///< data type in bit structs (deviating from C90 standard)


// SDCC compiler
#elif defined(__SDCC)

  // store SDCC version in preprocessor friendly way
  #define SDCC_VERSION (__SDCC_VERSION_MAJOR * 10000 \
                      + __SDCC_VERSION_MINOR * 100 \
                      + __SDCC_VERSION_PATCH)

  // unify ISR declaration and implementation
  #define ISR_HANDLER(func,irq)   void func(void) __interrupt(irq)    ///< handler for interrupt service routine
  #if SDCC_VERSION >= 30403  // traps require >=v3.4.3
    #define ISR_HANDLER_TRAP(func)  void func() __trap                ///< handler for trap service routine
  #else
    #error traps require SDCC >=3.4.3. Please update!
  #endif

  // definition of inline functions
  #define INLINE                 static inline                        ///< keyword for inline functions

  // common assembler instructions
  #define NOP()                  __asm__("nop")                       ///< perform a nop() operation (=minimum delay)
  #define DISABLE_INTERRUPTS()   __asm__("sim")                       ///< disable interrupt handling
  #define ENABLE_INTERRUPTS()    __asm__("rim")                       ///< enable interrupt handling
  #define TRIGGER_TRAP           __asm__("trap")                      ///< trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)
  #define WAIT_FOR_INTERRUPT()   __asm__("wfi")                       ///< stop code execution and wait for interrupt
  #define ENTER_HALT()           __asm__("halt")                      ///< put controller to HALT mode
  #define SW_RESET()             __asm__(".db 0x75")                  ///< reset via illegal opcode (works for all devices)

  // data type in bit fields
  #define BITFIELD_UINT          unsigned int                         ///< data type in bit structs (follow C90 standard)

// unsupported compiler -> stop
#else
  #error: compiler not supported
#endif


/*-------------------------------------------------------------------------
  FOR CONVENIENT PIN ACCESS
-------------------------------------------------------------------------*/

#define PIN0     0x01
#define PIN1     0x02
#define PIN2     0x04
#define PIN3     0x08
#define PIN4     0x10
#define PIN5     0x20
#define PIN6     0x40
#define PIN7     0x80


/*-------------------------------------------------------------------------
  DEVICE MEMORY (size in bytes)
-------------------------------------------------------------------------*/

// RAM
#define RAM_ADDR_START                0x000000
#define RAM_ADDR_END                  0x0005FF
#define RAM_SIZE                      1536


// OPTION
#define OPTION_ADDR_START             0x004800
#define OPTION_ADDR_END               0x0048FF
#define OPTION_SIZE                   256


// ID
#define ID_ADDR_START                 0x004925
#define ID_ADDR_END                   0x004930
#define ID_SIZE                       12


// SFR1
#define SFR1_ADDR_START               0x005000
#define SFR1_ADDR_END                 0x0057FF
#define SFR1_SIZE                     2048


// SFR2
#define SFR2_ADDR_START               0x007F00
#define SFR2_ADDR_END                 0x007FFF
#define SFR2_SIZE                     256


// FLASH
#define FLASH_ADDR_START              0x008000
#define FLASH_ADDR_END                0x009FFF
#define FLASH_SIZE                    8192


// MEMORY WIDTH (>32kB flash exceeds 16bit, as flash starts at 0x8000)
#define FLASH_ADDR_WIDTH            16                    ///< width of address space
#define FLASH_POINTER_T             uint16_t              ///< address variable type


/*-------------------------------------------------------------------------
  UNIQUE IDENTIFIER (size in bytes)
-------------------------------------------------------------------------*/

#define UID_ADDR_START                0x4925                ///< start address of unique identifier
#define UID_SIZE                      12                    ///< size of unique identifier [B]
#define UID(N)                        (*((uint8_t*) (UID_ADDR_START+N)))    ///< read unique identifier byte N


/*-------------------------------------------------------------------------
  MISC OPTIONS
-------------------------------------------------------------------------*/


/*-------------------------------------------------------------------------
  ISR Vector Table (SDCC, IAR)
  Notes:
    - IAR has an IRQ offset of +2 compared to datasheet and below numbers
    - Cosmic uses a separate, device specific file 'stm8_interrupt_vector.c'
    - different interrupt sources may share the same IRQ
-------------------------------------------------------------------------*/

// interrupt                                   IRQ
#define _TLI_VECTOR_                             0          
#define _FLASH_EOP_VECTOR_                       1          ///< FLASH_EOP interrupt vector: enable: FLASH_CR1.IE, pending: FLASH_IAPSR.EOP, priority: ITC_SPR1.VECT1SPR
#define _FLASH_WR_PG_DIS_VECTOR_                 1          ///< FLASH_WR_PG_DIS interrupt vector: enable: FLASH_CR1.IE, pending: FLASH_IAPSR.WR_PG_DIS, priority: ITC_SPR1.VECT1SPR
#define _AWU_VECTOR_                             4          ///< AWU interrupt vector: enable: AWU_CSR.AWUEN, pending: AWU_CSR.AWUF, priority: ITC_SPR2.VECT4SPR
#define _EXTIB_VECTOR_                           6          ///< EXTIB interrupt vector: enable: EXTI_CR3.PBIS, pending: EXTI_SR2.PBF, priority: ITC_SPR2.VECT6SPR
#define _EXTID_VECTOR_                           7          ///< EXTID interrupt vector: enable: EXTI_CR3.PDIS, pending: EXTI_SR2.PDF, priority: ITC_SPR2.VECT7SPR
#define _EXTI0_VECTOR_                           8          ///< EXTI0 interrupt vector: enable: EXTI_CR1.P0IS, pending: EXTI_SR1.P0F, priority: ITC_SPR3.VECT8SPR
#define _EXTI1_VECTOR_                           9          ///< EXTI1 interrupt vector: enable: EXTI_CR1.P1IS, pending: EXTI_SR1.P1F, priority: ITC_SPR3.VECT9SPR
#define _EXTI2_VECTOR_                           10         ///< EXTI2 interrupt vector: enable: EXTI_CR1.P2IS, pending: EXTI_SR1.P2F, priority: ITC_SPR3.VECT10SPR
#define _EXTI3_VECTOR_                           11         ///< EXTI3 interrupt vector: enable: EXTI_CR1.P3IS, pending: EXTI_SR1.P3F, priority: ITC_SPR3.VECT11SPR
#define _EXTI4_VECTOR_                           12         ///< EXTI4 interrupt vector: enable: EXTI_CR2.P4IS, pending: EXTI_SR1.P4F, priority: ITC_SPR4.VECT12SPR
#define _EXTI5_VECTOR_                           13         ///< EXTI5 interrupt vector: enable: EXTI_CR2.P5IS, pending: EXTI_SR1.P5F, priority: ITC_SPR4.VECT13SPR
#define _EXTI6_VECTOR_                           14         ///< EXTI6 interrupt vector: enable: EXTI_CR2.P6IS, pending: EXTI_SR1.P6F, priority: ITC_SPR4.VECT14SPR
#define _EXTI7_VECTOR_                           15         ///< EXTI7 interrupt vector: enable: EXTI_CR2.P7IS, pending: EXTI_SR1.P7F, priority: ITC_SPR4.VECT15SPR
#define _COMP_ITEN1_VECTOR_                      18         ///< COMP_ITEN1 interrupt vector: enable: COMP_CSR.ITEN1, pending: COMP_CSR.CEF1, priority: ITC_SPR5.VECT18SPR
#define _COMP_ITEN2_VECTOR_                      18         ///< COMP_ITEN2 interrupt vector: enable: COMP_CSR.ITEN2, pending: COMP_CSR.CEF2, priority: ITC_SPR5.VECT18SPR
#define _TIM2_BIF_VECTOR_                        19         ///< TIM2_BIF interrupt vector: enable: TIM2_IER.BIE, pending: TIM2_SR1.BIF, priority: ITC_SPR5.VECT19SPR
#define _TIM2_OVR_UIF_VECTOR_                    19         ///< TIM2_OVR_UIF interrupt vector: enable: TIM2_IER.UIE, pending: TIM2_SR1.UIF, priority: ITC_SPR5.VECT19SPR
#define _TIM2_TIF_VECTOR_                        19         ///< TIM2_TIF interrupt vector: enable: TIM2_IER.TIE, pending: TIM2_SR1.TIF, priority: ITC_SPR5.VECT19SPR
#define _TIM2_CAPCOM_CC1IF_VECTOR_               20         ///< TIM2_CAPCOM_CC1IF interrupt vector: enable: TIM2_IER.CC1IE, pending: TIM2_SR1.CC1IF, priority: ITC_SPR6.VECT20SPR
#define _TIM2_CAPCOM_CC2IF_VECTOR_               20         ///< TIM2_CAPCOM_CC2IF interrupt vector: enable: TIM2_IER.CC2IE, pending: TIM2_SR1.CC2IF, priority: ITC_SPR6.VECT20SPR
#define _TIM3_BIF_VECTOR_                        21         ///< TIM3_BIF interrupt vector: enable: TIM3_IER.BIE, pending: TIM3_SR1.BIF, priority: ITC_SPR5.VECT21SPR
#define _TIM3_OVR_UIF_VECTOR_                    21         ///< TIM3_OVR_UIF interrupt vector: enable: TIM3_IER.UIE, pending: TIM3_SR1.UIF, priority: ITC_SPR5.VECT21SPR
#define _TIM3_TIF_VECTOR_                        21         ///< TIM3_TIF interrupt vector: enable: TIM3_IER.TIE, pending: TIM3_SR1.TIF, priority: ITC_SPR5.VECT21SPR
#define _TIM3_CAPCOM_CC1IF_VECTOR_               22         ///< TIM3_CAPCOM_CC1IF interrupt vector: enable: TIM3_IER.CC1IE, pending: TIM3_SR1.CC1IF, priority: ITC_SPR6.VECT22SPR
#define _TIM3_CAPCOM_CC2IF_VECTOR_               22         ///< TIM3_CAPCOM_CC2IF interrupt vector: enable: TIM3_IER.CC2IE, pending: TIM3_SR1.CC2IF, priority: ITC_SPR6.VECT22SPR
#define _TIM4_TIF_VECTOR_                        25         ///< TIM4_TIF interrupt vector: enable: TIM4_IER.TIE, pending: TIM4_SR1.TIF, priority: ITC_SPR7.VECT25SPR
#define _TIM4_UIF_VECTOR_                        25         ///< TIM4_UIF interrupt vector: enable: TIM4_IER.UIE, pending: TIM4_SR1.UIF, priority: ITC_SPR7.VECT25SPR
#define _SPI_MODF_VECTOR_                        26         ///< SPI_MODF interrupt vector: enable: SPI_ICR.ERRIE, pending: SPI_SR.MODF, priority: ITC_SPR7.VECT26SPR
#define _SPI_OVR_VECTOR_                         26         ///< SPI_OVR interrupt vector: enable: SPI_ICR.ERRIE, pending: SPI_SR.OVR, priority: ITC_SPR7.VECT26SPR
#define _SPI_RXNE_VECTOR_                        26         ///< SPI_RXNE interrupt vector: enable: SPI_ICR.RXIE, pending: SPI_SR.RXNE, priority: ITC_SPR7.VECT26SPR
#define _SPI_TXE_VECTOR_                         26         ///< SPI_TXE interrupt vector: enable: SPI_ICR.TXIE, pending: SPI_SR.TXE, priority: ITC_SPR7.VECT26SPR
#define _SPI_WKUP_VECTOR_                        26         ///< SPI_WKUP interrupt vector: enable: SPI_ICR.WKIE, pending: SPI_SR.WKUP, priority: ITC_SPR7.VECT26SPR
#define _USART_T_TC_VECTOR_                      27         ///< USART_T_TC interrupt vector: enable: USART_CR2.TCIEN, pending: USART_SR.TC, priority: ITC_SPR7.VECT27SPR
#define _USART_T_TXE_VECTOR_                     27         ///< USART_T_TXE interrupt vector: enable: USART_CR2.TIEN, pending: USART_SR.TXE, priority: ITC_SPR7.VECT27SPR
#define _USART_R_IDLE_VECTOR_                    28         ///< USART_R_IDLE interrupt vector: enable: USART_CR2.ILIEN, pending: USART_SR.IDLE, priority: ITC_SPR7.VECT28SPR
#define _USART_R_OR_VECTOR_                      28         ///< USART_R_OR interrupt vector: enable: USART_CR2.RIEN, pending: USART_SR.OR, priority: ITC_SPR7.VECT28SPR
#define _USART_R_PE_VECTOR_                      28         ///< USART_R_PE interrupt vector: enable: USART_CR1.PIEN, pending: USART_SR.PE, priority: ITC_SPR7.VECT28SPR
#define _USART_R_RXNE_VECTOR_                    28         ///< USART_R_RXNE interrupt vector: enable: USART_CR2.RIEN, pending: USART_SR.RXNE, priority: ITC_SPR7.VECT28SPR
#define _I2C_ADD10_VECTOR_                       29         ///< I2C_ADD10 interrupt vector: enable: I2C_ITR.ITEVTEN, pending: I2C_SR1.ADD10, priority: ITC_SPR8.VECT29SPR
#define _I2C_ADDR_VECTOR_                        29         ///< I2C_ADDR interrupt vector: enable: I2C_ITR.ITEVTEN, pending: I2C_SR1.ADDR, priority: ITC_SPR8.VECT29SPR
#define _I2C_AF_VECTOR_                          29         ///< I2C_AF interrupt vector: enable: I2C_ITR.ITERREN, pending: I2C_SR2.AF, priority: ITC_SPR8.VECT29SPR
#define _I2C_ARLO_VECTOR_                        29         ///< I2C_ARLO interrupt vector: enable: I2C_ITR.ITERREN, pending: I2C_SR2.ARLO, priority: ITC_SPR8.VECT29SPR
#define _I2C_BERR_VECTOR_                        29         ///< I2C_BERR interrupt vector: enable: I2C_ITR.ITERREN, pending: I2C_SR2.BERR, priority: ITC_SPR8.VECT29SPR
#define _I2C_BTF_VECTOR_                         29         ///< I2C_BTF interrupt vector: enable: I2C_ITR.ITEVTEN, pending: I2C_SR1.BTF, priority: ITC_SPR8.VECT29SPR
#define _I2C_OVR_VECTOR_                         29         ///< I2C_OVR interrupt vector: enable: I2C_ITR.ITERREN, pending: I2C_SR2.OVR, priority: ITC_SPR8.VECT29SPR
#define _I2C_RXNE_VECTOR_                        29         ///< I2C_RXNE interrupt vector: enable: I2C_ITR.ITBUFEN, pending: I2C_SR1.RXNE, priority: ITC_SPR8.VECT29SPR
#define _I2C_SB_VECTOR_                          29         ///< I2C_SB interrupt vector: enable: I2C_ITR.ITEVTEN, pending: I2C_SR1.SB, priority: ITC_SPR8.VECT29SPR
#define _I2C_STOPF_VECTOR_                       29         ///< I2C_STOPF interrupt vector: enable: I2C_ITR.ITEVTEN, pending: I2C_SR1.STOPF, priority: ITC_SPR8.VECT29SPR
#define _I2C_TXE_VECTOR_                         29         ///< I2C_TXE interrupt vector: enable: I2C_ITR.ITBUFEN, pending: I2C_SR1.TXE, priority: ITC_SPR8.VECT29SPR
#define _I2C_WUFH_VECTOR_                        29         ///< I2C_WUFH interrupt vector: enable: I2C_ITR.ITEVTEN, pending: I2C_SR2.WUFH, priority: ITC_SPR8.VECT29SPR


/*-------------------------------------------------------------------------
  DEFINITION OF STM8 PERIPHERAL REGISTERS
-------------------------------------------------------------------------*/

//------------------------
// Module AWU
//------------------------

/** struct containing AWU module registers */
typedef struct {

  /** AWU control/status register (CSR at 0x50f0) */
  union {

    /// bytewise access to CSR
    uint8_t  byte;

    /// bitwise access to register CSR
    struct {
      BITFIELD_UINT   MSR        : 1;      // bit 0
      BITFIELD_UINT              : 3;      // 3 bits
      BITFIELD_UINT   AWUEN      : 1;      // bit 4
      BITFIELD_UINT   AWUF       : 1;      // bit 5
      BITFIELD_UINT              : 2;      // 2 bits
    };  // CSR bitfield

    /// register _AWU_CSR reset value
    #define sfr_AWU_CSR_RESET_VALUE   ((uint8_t) 0x00)

  } CSR;


  /** AWU asynchronous prescaler buffer register (APR at 0x50f1) */
  union {

    /// bytewise access to APR
    uint8_t  byte;

    /// bitwise access to register APR
    struct {
      BITFIELD_UINT   APR        : 6;      // bits 0-5
      BITFIELD_UINT              : 2;      // 2 bits
    };  // APR bitfield

    /// register _AWU_APR reset value
    #define sfr_AWU_APR_RESET_VALUE   ((uint8_t) 0x3F)

  } APR;


  /** AWU timebase selection register (TBR at 0x50f2) */
  union {

    /// bytewise access to TBR
    uint8_t  byte;

    /// bitwise access to register TBR
    struct {
      BITFIELD_UINT   AWUTB      : 6;      // bits 0-5
      BITFIELD_UINT              : 2;      // 2 bits
    };  // TBR bitfield

    /// register _AWU_TBR reset value
    #define sfr_AWU_TBR_RESET_VALUE   ((uint8_t) 0x00)

  } TBR;

} AWU_t;

/// access to AWU SFR registers
#define sfr_AWU   (*((AWU_t*) 0x50f0))


//------------------------
// Module BEEP
//------------------------

/** struct containing BEEP module registers */
typedef struct {

  /** BEEP control/status register (CSR at 0x50f3) */
  union {

    /// bytewise access to CSR
    uint8_t  byte;

    /// bitwise access to register CSR
    struct {
      BITFIELD_UINT   BEEPDIV    : 5;      // bits 0-4
      BITFIELD_UINT   BEEPEN     : 1;      // bit 5
      BITFIELD_UINT   BEEPSEL    : 2;      // bits 6-7
    };  // CSR bitfield

    /// register _BEEP_CSR reset value
    #define sfr_BEEP_CSR_RESET_VALUE   ((uint8_t) 0x1F)

  } CSR;

} BEEP_t;

/// access to BEEP SFR registers
#define sfr_BEEP   (*((BEEP_t*) 0x50f3))


//------------------------
// Module CLK
//------------------------

/** struct containing CLK module registers */
typedef struct {

  /** Clock divider register (CKDIVR at 0x50c0) */
  union {

    /// bytewise access to CKDIVR
    uint8_t  byte;

    /// bitwise access to register CKDIVR
    struct {
      BITFIELD_UINT   HSIDIV     : 2;      // bits 0-1
      BITFIELD_UINT              : 6;      // 6 bits
    };  // CKDIVR bitfield

    /// register _CLK_CKDIVR reset value
    #define sfr_CLK_CKDIVR_RESET_VALUE   ((uint8_t) 0x03)

  } CKDIVR;


  /// Reserved register (2B)
  uint8_t     Reserved_1[2];


  /** Peripheral clock gating register (PCKENR at 0x50c3) */
  union {

    /// bytewise access to PCKENR
    uint8_t  byte;

    /// bitwise access to register PCKENR
    struct {
      BITFIELD_UINT   PCKEN      : 8;      // bits 0-7
    };  // PCKENR bitfield

    /// register _CLK_PCKENR reset value
    #define sfr_CLK_PCKENR_RESET_VALUE   ((uint8_t) 0x00)

  } PCKENR;


  /// Reserved register (1B)
  uint8_t     Reserved_2[1];


  /** Configurable clock control register (CCOR at 0x50c5) */
  union {

    /// bytewise access to CCOR
    uint8_t  byte;

    /// bitwise access to register CCOR
    struct {
      BITFIELD_UINT   CC0EN      : 1;      // bit 0
      BITFIELD_UINT   CCOSEL     : 2;      // bits 1-2
      BITFIELD_UINT              : 5;      // 5 bits
    };  // CCOR bitfield

    /// register _CLK_CCOR reset value
    #define sfr_CLK_CCOR_RESET_VALUE   ((uint8_t) 0x00)

  } CCOR;

} CLK_t;

/// access to CLK SFR registers
#define sfr_CLK   (*((CLK_t*) 0x50c0))


//------------------------
// Module CMP
//------------------------

/** struct containing CMP module registers */
typedef struct {

  /** Comparator control register (CR at 0x5300) */
  union {

    /// bytewise access to CR
    uint8_t  byte;

    /// bitwise access to register CR
    struct {
      BITFIELD_UINT   BIAS_EN    : 1;      // bit 0
      BITFIELD_UINT   COMP2_EN   : 1;      // bit 1
      BITFIELD_UINT   COMP1_EN   : 1;      // bit 2
      BITFIELD_UINT   COMPREF    : 1;      // bit 3
      BITFIELD_UINT   POL        : 1;      // bit 4
      BITFIELD_UINT   CNF_TIM0   : 1;      // bit 5
      BITFIELD_UINT   CNF_TIM1   : 1;      // bit 6
      BITFIELD_UINT   IC1_BK     : 1;      // bit 7
    };  // CR bitfield

    /// register _CMP_CR reset value
    #define sfr_CMP_CR_RESET_VALUE   ((uint8_t) 0x00)

  } CR;


  /** Comparator status register (CSR at 0x5301) */
  union {

    /// bytewise access to CSR
    uint8_t  byte;

    /// bitwise access to register CSR
    struct {
      BITFIELD_UINT   COMP1_OUT  : 1;      // bit 0
      BITFIELD_UINT   COMP2_OUT  : 1;      // bit 1
      BITFIELD_UINT              : 2;      // 2 bits
      BITFIELD_UINT   CEF1       : 1;      // bit 4
      BITFIELD_UINT   ITEN1      : 1;      // bit 5
      BITFIELD_UINT   CEF2       : 1;      // bit 6
      BITFIELD_UINT   ITEN2      : 1;      // bit 7
    };  // CSR bitfield

    /// register _CMP_CSR reset value
    #define sfr_CMP_CSR_RESET_VALUE   ((uint8_t) 0x00)

  } CSR;


  /** Comparator channel selection register (CCS at 0x5302) */
  union {

    /// bytewise access to CCS
    uint8_t  byte;

    /// bitwise access to register CCS
    struct {
      BITFIELD_UINT   COMP1_CH1  : 1;      // bit 0
      BITFIELD_UINT   COMP1_CH2  : 1;      // bit 1
      BITFIELD_UINT   COMP1_CH3  : 1;      // bit 2
      BITFIELD_UINT   COMP1_CH4  : 1;      // bit 3
      BITFIELD_UINT   COMP2_CH1  : 1;      // bit 4
      BITFIELD_UINT   COMP2_CH2  : 1;      // bit 5
      BITFIELD_UINT   COMP2_CH3  : 1;      // bit 6
      BITFIELD_UINT   COMP2_CH4  : 1;      // bit 7
    };  // CCS bitfield

    /// register _CMP_CCS reset value
    #define sfr_CMP_CCS_RESET_VALUE   ((uint8_t) 0x00)

  } CCS;

} CMP_t;

/// access to CMP SFR registers
#define sfr_CMP   (*((CMP_t*) 0x5300))


//------------------------
// Module CPU
//------------------------

/** struct containing CPU module registers */
typedef struct {

  /** Accumulator (A at 0x7f00) */
  union {

    /// bytewise access to A
    uint8_t  byte;

    /// skip bitwise access to register A

    /// register _CPU_A reset value
    #define sfr_CPU_A_RESET_VALUE   ((uint8_t) 0x00)

  } A;


  /** Program counter extended (PCE at 0x7f01) */
  union {

    /// bytewise access to PCE
    uint8_t  byte;

    /// skip bitwise access to register PCE

    /// register _CPU_PCE reset value
    #define sfr_CPU_PCE_RESET_VALUE   ((uint8_t) 0x00)

  } PCE;


  /** Program counter high (PCH at 0x7f02) */
  union {

    /// bytewise access to PCH
    uint8_t  byte;

    /// skip bitwise access to register PCH

    /// register _CPU_PCH reset value
    #define sfr_CPU_PCH_RESET_VALUE   ((uint8_t) 0x00)

  } PCH;


  /** Program counter low (PCL at 0x7f03) */
  union {

    /// bytewise access to PCL
    uint8_t  byte;

    /// skip bitwise access to register PCL

    /// register _CPU_PCL reset value
    #define sfr_CPU_PCL_RESET_VALUE   ((uint8_t) 0x00)

  } PCL;


  /** X index register high (XH at 0x7f04) */
  union {

    /// bytewise access to XH
    uint8_t  byte;

    /// skip bitwise access to register XH

    /// register _CPU_XH reset value
    #define sfr_CPU_XH_RESET_VALUE   ((uint8_t) 0x00)

  } XH;


  /** X index register low (XL at 0x7f05) */
  union {

    /// bytewise access to XL
    uint8_t  byte;

    /// skip bitwise access to register XL

    /// register _CPU_XL reset value
    #define sfr_CPU_XL_RESET_VALUE   ((uint8_t) 0x00)

  } XL;


  /** Y index register high (YH at 0x7f06) */
  union {

    /// bytewise access to YH
    uint8_t  byte;

    /// skip bitwise access to register YH

    /// register _CPU_YH reset value
    #define sfr_CPU_YH_RESET_VALUE   ((uint8_t) 0x00)

  } YH;


  /** Y index register low (YL at 0x7f07) */
  union {

    /// bytewise access to YL
    uint8_t  byte;

    /// skip bitwise access to register YL

    /// register _CPU_YL reset value
    #define sfr_CPU_YL_RESET_VALUE   ((uint8_t) 0x00)

  } YL;


  /** Stack pointer high (SPH at 0x7f08) */
  union {

    /// bytewise access to SPH
    uint8_t  byte;

    /// skip bitwise access to register SPH

    /// register _CPU_SPH reset value
    #define sfr_CPU_SPH_RESET_VALUE   ((uint8_t) 0x03)

  } SPH;


  /** Stack pointer low (SPL at 0x7f09) */
  union {

    /// bytewise access to SPL
    uint8_t  byte;

    /// skip bitwise access to register SPL

    /// register _CPU_SPL reset value
    #define sfr_CPU_SPL_RESET_VALUE   ((uint8_t) 0xFF)

  } SPL;


  /** Condition code register (CCR at 0x7f0a) */
  union {

    /// bytewise access to CCR
    uint8_t  byte;

    /// bitwise access to register CCR
    struct {
      BITFIELD_UINT   C          : 1;      // bit 0
      BITFIELD_UINT   Z          : 1;      // bit 1
      BITFIELD_UINT   N          : 1;      // bit 2
      BITFIELD_UINT   I0         : 1;      // bit 3
      BITFIELD_UINT   H          : 1;      // bit 4
      BITFIELD_UINT   I1         : 1;      // bit 5
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   V          : 1;      // bit 7
    };  // CCR bitfield

    /// register _CPU_CCR reset value
    #define sfr_CPU_CCR_RESET_VALUE   ((uint8_t) 0x28)

  } CCR;


  /// Reserved register (85B)
  uint8_t     Reserved_1[85];


  /** Global configuration register (CFG_GCR at 0x7f60) */
  union {

    /// bytewise access to CFG_GCR
    uint8_t  byte;

    /// bitwise access to register CFG_GCR
    struct {
      BITFIELD_UINT   SWD        : 1;      // bit 0
      BITFIELD_UINT   AL         : 1;      // bit 1
      BITFIELD_UINT              : 6;      // 6 bits
    };  // CFG_GCR bitfield

    /// register _CPU_CFG_GCR reset value
    #define sfr_CPU_CFG_GCR_RESET_VALUE   ((uint8_t) 0x00)

  } CFG_GCR;

} CPU_t;

/// access to CPU SFR registers
#define sfr_CPU   (*((CPU_t*) 0x7f00))


//------------------------
// Module DM
//------------------------

/** struct containing DM module registers */
typedef struct {

  /** Breakpoint 1 register extended byte (BK1RE at 0x7f90) */
  union {

    /// bytewise access to BK1RE
    uint8_t  byte;

    /// skip bitwise access to register BK1RE

    /// register _DM_BK1RE reset value
    #define sfr_DM_BK1RE_RESET_VALUE   ((uint8_t) 0xFF)

  } BK1RE;


  /** Breakpoint 1 register high byte (BK1RH at 0x7f91) */
  union {

    /// bytewise access to BK1RH
    uint8_t  byte;

    /// skip bitwise access to register BK1RH

    /// register _DM_BK1RH reset value
    #define sfr_DM_BK1RH_RESET_VALUE   ((uint8_t) 0xFF)

  } BK1RH;


  /** Breakpoint 1 register low byte (BK1RL at 0x7f92) */
  union {

    /// bytewise access to BK1RL
    uint8_t  byte;

    /// skip bitwise access to register BK1RL

    /// register _DM_BK1RL reset value
    #define sfr_DM_BK1RL_RESET_VALUE   ((uint8_t) 0xFF)

  } BK1RL;


  /** Breakpoint 2 register extended byte (BK2RE at 0x7f93) */
  union {

    /// bytewise access to BK2RE
    uint8_t  byte;

    /// skip bitwise access to register BK2RE

    /// register _DM_BK2RE reset value
    #define sfr_DM_BK2RE_RESET_VALUE   ((uint8_t) 0xFF)

  } BK2RE;


  /** Breakpoint 2 register high byte (BK2RH at 0x7f94) */
  union {

    /// bytewise access to BK2RH
    uint8_t  byte;

    /// skip bitwise access to register BK2RH

    /// register _DM_BK2RH reset value
    #define sfr_DM_BK2RH_RESET_VALUE   ((uint8_t) 0xFF)

  } BK2RH;


  /** Breakpoint 2 register low byte (BK2RL at 0x7f95) */
  union {

    /// bytewise access to BK2RL
    uint8_t  byte;

    /// skip bitwise access to register BK2RL

    /// register _DM_BK2RL reset value
    #define sfr_DM_BK2RL_RESET_VALUE   ((uint8_t) 0xFF)

  } BK2RL;


  /** Debug module control register 1 (CR1 at 0x7f96) */
  union {

    /// bytewise access to CR1
    uint8_t  byte;

    /// skip bitwise access to register CR1

    /// register _DM_CR1 reset value
    #define sfr_DM_CR1_RESET_VALUE   ((uint8_t) 0x00)

  } CR1;


  /** Debug module control register 2 (CR2 at 0x7f97) */
  union {

    /// bytewise access to CR2
    uint8_t  byte;

    /// skip bitwise access to register CR2

    /// register _DM_CR2 reset value
    #define sfr_DM_CR2_RESET_VALUE   ((uint8_t) 0x00)

  } CR2;


  /** Debug module control/status register 1 (CSR1 at 0x7f98) */
  union {

    /// bytewise access to CSR1
    uint8_t  byte;

    /// skip bitwise access to register CSR1

    /// register _DM_CSR1 reset value
    #define sfr_DM_CSR1_RESET_VALUE   ((uint8_t) 0x10)

  } CSR1;


  /** Debug module control/status register 2 (CSR2 at 0x7f99) */
  union {

    /// bytewise access to CSR2
    uint8_t  byte;

    /// skip bitwise access to register CSR2

    /// register _DM_CSR2 reset value
    #define sfr_DM_CSR2_RESET_VALUE   ((uint8_t) 0x00)

  } CSR2;


  /** Enable function register (ENFCTR at 0x7f9a) */
  union {

    /// bytewise access to ENFCTR
    uint8_t  byte;

    /// skip bitwise access to register ENFCTR

    /// register _DM_ENFCTR reset value
    #define sfr_DM_ENFCTR_RESET_VALUE   ((uint8_t) 0xFF)

  } ENFCTR;

} DM_t;

/// access to DM SFR registers
#define sfr_DM   (*((DM_t*) 0x7f90))


//------------------------
// Module FLASH
//------------------------

/** struct containing FLASH module registers */
typedef struct {

  /** Flash control register 1 (CR1 at 0x5050) */
  union {

    /// bytewise access to CR1
    uint8_t  byte;

    /// bitwise access to register CR1
    struct {
      BITFIELD_UINT   FIX        : 1;      // bit 0
      BITFIELD_UINT   IE         : 1;      // bit 1
      BITFIELD_UINT              : 6;      // 6 bits
    };  // CR1 bitfield

    /// register _FLASH_CR1 reset value
    #define sfr_FLASH_CR1_RESET_VALUE   ((uint8_t) 0x00)

  } CR1;


  /** Flash control register 2 (CR2 at 0x5051) */
  union {

    /// bytewise access to CR2
    uint8_t  byte;

    /// bitwise access to register CR2
    struct {
      BITFIELD_UINT   PRG        : 1;      // bit 0
      BITFIELD_UINT              : 3;      // 3 bits
      BITFIELD_UINT   FPRG       : 1;      // bit 4
      BITFIELD_UINT   ERASE      : 1;      // bit 5
      BITFIELD_UINT   WPRG       : 1;      // bit 6
      BITFIELD_UINT   OPT        : 1;      // bit 7
    };  // CR2 bitfield

    /// register _FLASH_CR2 reset value
    #define sfr_FLASH_CR2_RESET_VALUE   ((uint8_t) 0x00)

  } CR2;


  /** Flash Program memory unprotection register (PUKR at 0x5052) */
  union {

    /// bytewise access to PUKR
    uint8_t  byte;

    /// bitwise access to register PUKR
    struct {
      BITFIELD_UINT   MASS_PRG   : 8;      // bits 0-7
    };  // PUKR bitfield

    /// register _FLASH_PUKR reset value
    #define sfr_FLASH_PUKR_RESET_VALUE   ((uint8_t) 0x00)

  } PUKR;


  /** Data EEPROM unprotection register (DUKR at 0x5053) */
  union {

    /// bytewise access to DUKR
    uint8_t  byte;

    /// bitwise access to register DUKR
    struct {
      BITFIELD_UINT   MASS_DATA  : 8;      // bits 0-7
    };  // DUKR bitfield

    /// register _FLASH_DUKR reset value
    #define sfr_FLASH_DUKR_RESET_VALUE   ((uint8_t) 0x00)

  } DUKR;


  /** Flash in-application programming status register (IAPSR at 0x5054) */
  union {

    /// bytewise access to IAPSR
    uint8_t  byte;

    /// bitwise access to register IAPSR
    struct {
      BITFIELD_UINT   WR_PG_DIS  : 1;      // bit 0
      BITFIELD_UINT   PUL        : 1;      // bit 1
      BITFIELD_UINT   EOP        : 1;      // bit 2
      BITFIELD_UINT   DUL        : 1;      // bit 3
      BITFIELD_UINT              : 4;      // 4 bits
    };  // IAPSR bitfield

    /// register _FLASH_IAPSR reset value
    #define sfr_FLASH_IAPSR_RESET_VALUE   ((uint8_t) 0x00)

  } IAPSR;

} FLASH_t;

/// access to FLASH SFR registers
#define sfr_FLASH   (*((FLASH_t*) 0x5050))


//------------------------
// Module I2C
//------------------------

/** struct containing I2C module registers */
typedef struct {

  /** I2C control register 1 (CR1 at 0x5210) */
  union {

    /// bytewise access to CR1
    uint8_t  byte;

    /// bitwise access to register CR1
    struct {
      BITFIELD_UINT   PE         : 1;      // bit 0
      BITFIELD_UINT              : 5;      // 5 bits
      BITFIELD_UINT   ENGC       : 1;      // bit 6
      BITFIELD_UINT   NOSTRETCH  : 1;      // bit 7
    };  // CR1 bitfield

    /// register _I2C_CR1 reset value
    #define sfr_I2C_CR1_RESET_VALUE   ((uint8_t) 0x00)

  } CR1;


  /** I2C control register 2 (CR2 at 0x5211) */
  union {

    /// bytewise access to CR2
    uint8_t  byte;

    /// bitwise access to register CR2
    struct {
      BITFIELD_UINT   START      : 1;      // bit 0
      BITFIELD_UINT   STOP       : 1;      // bit 1
      BITFIELD_UINT   ACK        : 1;      // bit 2
      BITFIELD_UINT   POS        : 1;      // bit 3
      BITFIELD_UINT              : 3;      // 3 bits
      BITFIELD_UINT   SWRST      : 1;      // bit 7
    };  // CR2 bitfield

    /// register _I2C_CR2 reset value
    #define sfr_I2C_CR2_RESET_VALUE   ((uint8_t) 0x00)

  } CR2;


  /** I2C frequency register (FREQR at 0x5212) */
  union {

    /// bytewise access to FREQR
    uint8_t  byte;

    /// bitwise access to register FREQR
    struct {
      BITFIELD_UINT   FREQ       : 6;      // bits 0-5
      BITFIELD_UINT              : 2;      // 2 bits
    };  // FREQR bitfield

    /// register _I2C_FREQR reset value
    #define sfr_I2C_FREQR_RESET_VALUE   ((uint8_t) 0x00)

  } FREQR;


  /** I2C Own address register low (OARL at 0x5213) */
  union {

    /// bytewise access to OARL
    uint8_t  byte;

    /// bitwise access to register OARL
    struct {
      BITFIELD_UINT   ADD        : 8;      // bits 0-7
    };  // OARL bitfield

    /// register _I2C_OARL reset value
    #define sfr_I2C_OARL_RESET_VALUE   ((uint8_t) 0x00)

  } OARL;


  /** I2C Own address register high (OARH at 0x5214) */
  union {

    /// bytewise access to OARH
    uint8_t  byte;

    /// bitwise access to register OARH
    struct {
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   ADD        : 2;      // bits 1-2
      BITFIELD_UINT              : 3;      // 3 bits
      BITFIELD_UINT   ADDCONF    : 1;      // bit 6
      BITFIELD_UINT   ADDMODE    : 1;      // bit 7
    };  // OARH bitfield

    /// register _I2C_OARH reset value
    #define sfr_I2C_OARH_RESET_VALUE   ((uint8_t) 0x00)

  } OARH;


  /// Reserved register (1B)
  uint8_t     Reserved_1[1];


  /** I2C data register (DR at 0x5216) */
  union {

    /// bytewise access to DR
    uint8_t  byte;

    /// bitwise access to register DR
    struct {
      BITFIELD_UINT   DR         : 8;      // bits 0-7
    };  // DR bitfield

    /// register _I2C_DR reset value
    #define sfr_I2C_DR_RESET_VALUE   ((uint8_t) 0x00)

  } DR;


  /** I2C status register 1 (SR1 at 0x5217) */
  union {

    /// bytewise access to SR1
    uint8_t  byte;

    /// bitwise access to register SR1
    struct {
      BITFIELD_UINT   SB         : 1;      // bit 0
      BITFIELD_UINT   ADDR       : 1;      // bit 1
      BITFIELD_UINT   BTF        : 1;      // bit 2
      BITFIELD_UINT   ADD10      : 1;      // bit 3
      BITFIELD_UINT   STOPF      : 1;      // bit 4
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   RXNE       : 1;      // bit 6
      BITFIELD_UINT   TXE        : 1;      // bit 7
    };  // SR1 bitfield

    /// register _I2C_SR1 reset value
    #define sfr_I2C_SR1_RESET_VALUE   ((uint8_t) 0x00)

  } SR1;


  /** I2C status register 2 (SR2 at 0x5218) */
  union {

    /// bytewise access to SR2
    uint8_t  byte;

    /// bitwise access to register SR2
    struct {
      BITFIELD_UINT   BERR       : 1;      // bit 0
      BITFIELD_UINT   ARLO       : 1;      // bit 1
      BITFIELD_UINT   AF         : 1;      // bit 2
      BITFIELD_UINT   OVR        : 1;      // bit 3
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   WUFH       : 1;      // bit 5
      BITFIELD_UINT              : 2;      // 2 bits
    };  // SR2 bitfield

    /// register _I2C_SR2 reset value
    #define sfr_I2C_SR2_RESET_VALUE   ((uint8_t) 0x00)

  } SR2;


  /** I2C status register 3 (SR3 at 0x5219) */
  union {

    /// bytewise access to SR3
    uint8_t  byte;

    /// bitwise access to register SR3
    struct {
      BITFIELD_UINT   MSL        : 1;      // bit 0
      BITFIELD_UINT   BUSY       : 1;      // bit 1
      BITFIELD_UINT   TRA        : 1;      // bit 2
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   GENCALL    : 1;      // bit 4
      BITFIELD_UINT              : 3;      // 3 bits
    };  // SR3 bitfield

    /// register _I2C_SR3 reset value
    #define sfr_I2C_SR3_RESET_VALUE   ((uint8_t) 0x00)

  } SR3;


  /** I2C interrupt control register (ITR at 0x521a) */
  union {

    /// bytewise access to ITR
    uint8_t  byte;

    /// bitwise access to register ITR
    struct {
      BITFIELD_UINT   ITERREN    : 1;      // bit 0
      BITFIELD_UINT   ITEVTEN    : 1;      // bit 1
      BITFIELD_UINT   ITBUFEN    : 1;      // bit 2
      BITFIELD_UINT              : 5;      // 5 bits
    };  // ITR bitfield

    /// register _I2C_ITR reset value
    #define sfr_I2C_ITR_RESET_VALUE   ((uint8_t) 0x00)

  } ITR;


  /** I2C Clock control register low (CCRL at 0x521b) */
  union {

    /// bytewise access to CCRL
    uint8_t  byte;

    /// bitwise access to register CCRL
    struct {
      BITFIELD_UINT   CCR        : 8;      // bits 0-7
    };  // CCRL bitfield

    /// register _I2C_CCRL reset value
    #define sfr_I2C_CCRL_RESET_VALUE   ((uint8_t) 0x00)

  } CCRL;


  /** I2C Clock control register high (CCRH at 0x521c) */
  union {

    /// bytewise access to CCRH
    uint8_t  byte;

    /// bitwise access to register CCRH
    struct {
      BITFIELD_UINT   CCR        : 4;      // bits 0-3
      BITFIELD_UINT              : 2;      // 2 bits
      BITFIELD_UINT   DUTY       : 1;      // bit 6
      BITFIELD_UINT   F_S        : 1;      // bit 7
    };  // CCRH bitfield

    /// register _I2C_CCRH reset value
    #define sfr_I2C_CCRH_RESET_VALUE   ((uint8_t) 0x00)

  } CCRH;


  /** I2C TRISE register (TRISER at 0x521d) */
  union {

    /// bytewise access to TRISER
    uint8_t  byte;

    /// bitwise access to register TRISER
    struct {
      BITFIELD_UINT   TRISE      : 6;      // bits 0-5
      BITFIELD_UINT              : 2;      // 2 bits
    };  // TRISER bitfield

    /// register _I2C_TRISER reset value
    #define sfr_I2C_TRISER_RESET_VALUE   ((uint8_t) 0x02)

  } TRISER;

} I2C_t;

/// access to I2C SFR registers
#define sfr_I2C   (*((I2C_t*) 0x5210))


//------------------------
// Module IR
//------------------------

/** struct containing IR module registers */
typedef struct {

  /** Infra-red control register (CR at 0x52ff) */
  union {

    /// bytewise access to CR
    uint8_t  byte;

    /// bitwise access to register CR
    struct {
      BITFIELD_UINT   IR_EN      : 1;      // bit 0
      BITFIELD_UINT   HS_EN      : 1;      // bit 1
      BITFIELD_UINT              : 6;      // 6 bits
    };  // CR bitfield

    /// register _IR_CR reset value
    #define sfr_IR_CR_RESET_VALUE   ((uint8_t) 0x00)

  } CR;

} IR_t;

/// access to IR SFR registers
#define sfr_IR   (*((IR_t*) 0x52ff))


//------------------------
// Module ITC_EXTI
//------------------------

/** struct containing ITC_EXTI module registers */
typedef struct {

  /** External interrupt control register 1 (CR1 at 0x50a0) */
  union {

    /// bytewise access to CR1
    uint8_t  byte;

    /// bitwise access to register CR1
    struct {
      BITFIELD_UINT   P0IS       : 2;      // bits 0-1
      BITFIELD_UINT   P1IS       : 2;      // bits 2-3
      BITFIELD_UINT   P2IS       : 2;      // bits 4-5
      BITFIELD_UINT   P3IS       : 2;      // bits 6-7
    };  // CR1 bitfield

    /// register _ITC_EXTI_CR1 reset value
    #define sfr_ITC_EXTI_CR1_RESET_VALUE   ((uint8_t) 0x00)

  } CR1;


  /** External interrupt control register 2 (CR2 at 0x50a1) */
  union {

    /// bytewise access to CR2
    uint8_t  byte;

    /// bitwise access to register CR2
    struct {
      BITFIELD_UINT   P4IS       : 2;      // bits 0-1
      BITFIELD_UINT   P5IS       : 2;      // bits 2-3
      BITFIELD_UINT   P6IS       : 2;      // bits 4-5
      BITFIELD_UINT   P7IS       : 2;      // bits 6-7
    };  // CR2 bitfield

    /// register _ITC_EXTI_CR2 reset value
    #define sfr_ITC_EXTI_CR2_RESET_VALUE   ((uint8_t) 0x00)

  } CR2;


  /** External interrupt control register 3 (CR3 at 0x50a2) */
  union {

    /// bytewise access to CR3
    uint8_t  byte;

    /// bitwise access to register CR3
    struct {
      BITFIELD_UINT   PDIS       : 2;      // bits 0-1
      BITFIELD_UINT   PBIS       : 2;      // bits 2-3
      BITFIELD_UINT              : 4;      // 4 bits
    };  // CR3 bitfield

    /// register _ITC_EXTI_CR3 reset value
    #define sfr_ITC_EXTI_CR3_RESET_VALUE   ((uint8_t) 0x00)

  } CR3;


  /** External interrupt status register 1 (SR1 at 0x50a3) */
  union {

    /// bytewise access to SR1
    uint8_t  byte;

    /// bitwise access to register SR1
    struct {
      BITFIELD_UINT   P0F        : 1;      // bit 0
      BITFIELD_UINT   P1F        : 1;      // bit 1
      BITFIELD_UINT   P2F        : 1;      // bit 2
      BITFIELD_UINT   P3F        : 1;      // bit 3
      BITFIELD_UINT   P4F        : 1;      // bit 4
      BITFIELD_UINT   P5F        : 1;      // bit 5
      BITFIELD_UINT   P6F        : 1;      // bit 6
      BITFIELD_UINT   P7F        : 1;      // bit 7
    };  // SR1 bitfield

    /// register _ITC_EXTI_SR1 reset value
    #define sfr_ITC_EXTI_SR1_RESET_VALUE   ((uint8_t) 0x00)

  } SR1;


  /** External interrupt status register 2 (SR2 at 0x50a4) */
  union {

    /// bytewise access to SR2
    uint8_t  byte;

    /// bitwise access to register SR2
    struct {
      BITFIELD_UINT   PBF        : 1;      // bit 0
      BITFIELD_UINT   PDF        : 1;      // bit 1
      BITFIELD_UINT              : 6;      // 6 bits
    };  // SR2 bitfield

    /// register _ITC_EXTI_SR2 reset value
    #define sfr_ITC_EXTI_SR2_RESET_VALUE   ((uint8_t) 0x00)

  } SR2;


  /** External interrupt port select register (CONF at 0x50a5) */
  union {

    /// bytewise access to CONF
    uint8_t  byte;

    /// bitwise access to register CONF
    struct {
      BITFIELD_UINT   PBLIS      : 1;      // bit 0
      BITFIELD_UINT   PBHIS      : 1;      // bit 1
      BITFIELD_UINT   PDLIS      : 1;      // bit 2
      BITFIELD_UINT   PDHIS      : 1;      // bit 3
      BITFIELD_UINT              : 4;      // 4 bits
    };  // CONF bitfield

    /// register _ITC_EXTI_CONF reset value
    #define sfr_ITC_EXTI_CONF_RESET_VALUE   ((uint8_t) 0x00)

  } CONF;

} ITC_EXTI_t;

/// access to ITC_EXTI SFR registers
#define sfr_ITC_EXTI   (*((ITC_EXTI_t*) 0x50a0))


//------------------------
// Module ITC_SPR
//------------------------

/** struct containing ITC_SPR module registers */
typedef struct {

  /** Interrupt Software priority register 1 (SPR1 at 0x7f70) */
  union {

    /// bytewise access to SPR1
    uint8_t  byte;

    /// bitwise access to register SPR1
    struct {
      BITFIELD_UINT              : 2;      // 2 bits
      BITFIELD_UINT   VECT1SPR   : 2;      // bits 2-3
      BITFIELD_UINT              : 4;      // 4 bits
    };  // SPR1 bitfield

    /// register _ITC_SPR_SPR1 reset value
    #define sfr_ITC_SPR_SPR1_RESET_VALUE   ((uint8_t) 0xFF)

  } SPR1;


  /** Interrupt Software priority register 2 (SPR2 at 0x7f71) */
  union {

    /// bytewise access to SPR2
    uint8_t  byte;

    /// bitwise access to register SPR2
    struct {
      BITFIELD_UINT   VECT4SPR   : 2;      // bits 0-1
      BITFIELD_UINT              : 2;      // 2 bits
      BITFIELD_UINT   VECT6SPR   : 2;      // bits 4-5
      BITFIELD_UINT   VECT7SPR   : 2;      // bits 6-7
    };  // SPR2 bitfield

    /// register _ITC_SPR_SPR2 reset value
    #define sfr_ITC_SPR_SPR2_RESET_VALUE   ((uint8_t) 0xFF)

  } SPR2;


  /** Interrupt Software priority register 3 (SPR3 at 0x7f72) */
  union {

    /// bytewise access to SPR3
    uint8_t  byte;

    /// bitwise access to register SPR3
    struct {
      BITFIELD_UINT   VECT8SPR   : 2;      // bits 0-1
      BITFIELD_UINT   VECT9SPR   : 2;      // bits 2-3
      BITFIELD_UINT   VECT10SPR  : 2;      // bits 4-5
      BITFIELD_UINT   VECT11SPR  : 2;      // bits 6-7
    };  // SPR3 bitfield

    /// register _ITC_SPR_SPR3 reset value
    #define sfr_ITC_SPR_SPR3_RESET_VALUE   ((uint8_t) 0xFF)

  } SPR3;


  /** Interrupt Software priority register 4 (SPR4 at 0x7f73) */
  union {

    /// bytewise access to SPR4
    uint8_t  byte;

    /// bitwise access to register SPR4
    struct {
      BITFIELD_UINT   VECT12SPR  : 2;      // bits 0-1
      BITFIELD_UINT   VECT13SPR  : 2;      // bits 2-3
      BITFIELD_UINT   VECT14SPR  : 2;      // bits 4-5
      BITFIELD_UINT   VECT15SPR  : 2;      // bits 6-7
    };  // SPR4 bitfield

    /// register _ITC_SPR_SPR4 reset value
    #define sfr_ITC_SPR_SPR4_RESET_VALUE   ((uint8_t) 0xFF)

  } SPR4;


  /** Interrupt Software priority register 5 (SPR5 at 0x7f74) */
  union {

    /// bytewise access to SPR5
    uint8_t  byte;

    /// bitwise access to register SPR5
    struct {
      BITFIELD_UINT              : 4;      // 4 bits
      BITFIELD_UINT   VECT18SPR  : 2;      // bits 4-5
      BITFIELD_UINT   VECT19SPR  : 2;      // bits 6-7
    };  // SPR5 bitfield

    /// register _ITC_SPR_SPR5 reset value
    #define sfr_ITC_SPR_SPR5_RESET_VALUE   ((uint8_t) 0xFF)

  } SPR5;


  /** Interrupt Software priority register 6 (SPR6 at 0x7f75) */
  union {

    /// bytewise access to SPR6
    uint8_t  byte;

    /// bitwise access to register SPR6
    struct {
      BITFIELD_UINT   VECT20SPR  : 2;      // bits 0-1
      BITFIELD_UINT   VECT21SPR  : 2;      // bits 2-3
      BITFIELD_UINT   VECT22SPR  : 2;      // bits 4-5
      BITFIELD_UINT              : 2;      // 2 bits
    };  // SPR6 bitfield

    /// register _ITC_SPR_SPR6 reset value
    #define sfr_ITC_SPR_SPR6_RESET_VALUE   ((uint8_t) 0xFF)

  } SPR6;


  /** Interrupt Software priority register 7 (SPR7 at 0x7f76) */
  union {

    /// bytewise access to SPR7
    uint8_t  byte;

    /// bitwise access to register SPR7
    struct {
      BITFIELD_UINT              : 2;      // 2 bits
      BITFIELD_UINT   VECT25SPR  : 2;      // bits 2-3
      BITFIELD_UINT   VECT26SPR  : 2;      // bits 4-5
      BITFIELD_UINT   VECT27SPR  : 2;      // bits 6-7
    };  // SPR7 bitfield

    /// register _ITC_SPR_SPR7 reset value
    #define sfr_ITC_SPR_SPR7_RESET_VALUE   ((uint8_t) 0xFF)

  } SPR7;


  /** Interrupt Software priority register 8 (SPR8 at 0x7f77) */
  union {

    /// bytewise access to SPR8
    uint8_t  byte;

    /// bitwise access to register SPR8
    struct {
      BITFIELD_UINT   VECT28SPR  : 2;      // bits 0-1
      BITFIELD_UINT   VECT29SPR  : 2;      // bits 2-3
      BITFIELD_UINT              : 4;      // 4 bits
    };  // SPR8 bitfield

    /// register _ITC_SPR_SPR8 reset value
    #define sfr_ITC_SPR_SPR8_RESET_VALUE   ((uint8_t) 0xFF)

  } SPR8;

} ITC_SPR_t;

/// access to ITC_SPR SFR registers
#define sfr_ITC_SPR   (*((ITC_SPR_t*) 0x7f70))


//------------------------
// Module IWDG
//------------------------

/** struct containing IWDG module registers */
typedef struct {

  /** IWDG Key register (KR at 0x50e0) */
  union {

    /// bytewise access to KR
    uint8_t  byte;

    /// bitwise access to register KR
    struct {
      BITFIELD_UINT   KEY        : 8;      // bits 0-7
    };  // KR bitfield

    /// register _IWDG_KR reset value
    #define sfr_IWDG_KR_RESET_VALUE   ((uint8_t) 0x00)

  } KR;


  /** IWDG Prescaler register (PR at 0x50e1) */
  union {

    /// bytewise access to PR
    uint8_t  byte;

    /// bitwise access to register PR
    struct {
      BITFIELD_UINT   PR         : 3;      // bits 0-2
      BITFIELD_UINT              : 5;      // 5 bits
    };  // PR bitfield

    /// register _IWDG_PR reset value
    #define sfr_IWDG_PR_RESET_VALUE   ((uint8_t) 0x00)

  } PR;


  /** IWDG Reload register (RLR at 0x50e2) */
  union {

    /// bytewise access to RLR
    uint8_t  byte;

    /// bitwise access to register RLR
    struct {
      BITFIELD_UINT   RL         : 8;      // bits 0-7
    };  // RLR bitfield

    /// register _IWDG_RLR reset value
    #define sfr_IWDG_RLR_RESET_VALUE   ((uint8_t) 0xFF)

  } RLR;

} IWDG_t;

/// access to IWDG SFR registers
#define sfr_IWDG   (*((IWDG_t*) 0x50e0))


//------------------------
// Module OPT
//------------------------

/** struct containing OPT module registers */
typedef struct {

  /** Read-out protection (ROP) (OPT1 at 0x4800) */
  union {

    /// bytewise access to OPT1
    uint8_t  byte;

    /// skip bitwise access to register OPT1

    /// register _OPT_OPT1 reset value
    #define sfr_OPT_OPT1_RESET_VALUE   ((uint8_t) 0x00)

  } OPT1;


  /// Reserved register (1B)
  uint8_t     Reserved_1[1];


  /** UBC (User Boot code size) (OPT2 at 0x4802) */
  union {

    /// bytewise access to OPT2
    uint8_t  byte;

    /// skip bitwise access to register OPT2

    /// register _OPT_OPT2 reset value
    #define sfr_OPT_OPT2_RESET_VALUE   ((uint8_t) 0x00)

  } OPT2;


  /** DATASIZE (OPT3 at 0x4803) */
  union {

    /// bytewise access to OPT3
    uint8_t  byte;

    /// skip bitwise access to register OPT3

    /// register _OPT_OPT3 reset value
    #define sfr_OPT_OPT3_RESET_VALUE   ((uint8_t) 0x00)

  } OPT3;


  /// Reserved register (4B)
  uint8_t     Reserved_2[4];


  /** Independent watchdog option (OPT4 at 0x4808) */
  union {

    /// bytewise access to OPT4
    uint8_t  byte;

    /// skip bitwise access to register OPT4

    /// register _OPT_OPT4 reset value
    #define sfr_OPT_OPT4_RESET_VALUE   ((uint8_t) 0x00)

  } OPT4;

} OPT_t;

/// access to OPT SFR registers
#define sfr_OPT   (*((OPT_t*) 0x4800))


//------------------------
// Module PORT
//------------------------

/** struct containing PORTA module registers */
typedef struct {

  /** Port A data output latch register (ODR at 0x5000) */
  union {

    /// bytewise access to ODR
    uint8_t  byte;

    /// bitwise access to register ODR
    struct {
      BITFIELD_UINT   ODR0       : 1;      // bit 0
      BITFIELD_UINT   ODR1       : 1;      // bit 1
      BITFIELD_UINT   ODR2       : 1;      // bit 2
      BITFIELD_UINT   ODR3       : 1;      // bit 3
      BITFIELD_UINT   ODR4       : 1;      // bit 4
      BITFIELD_UINT   ODR5       : 1;      // bit 5
      BITFIELD_UINT   ODR6       : 1;      // bit 6
      BITFIELD_UINT   ODR7       : 1;      // bit 7
    };  // ODR bitfield

    /// register _PORT_ODR reset value
    #define sfr_PORT_ODR_RESET_VALUE   ((uint8_t) 0x00)

  } ODR;


  /** Port A input pin value register (IDR at 0x5001) */
  union {

    /// bytewise access to IDR
    uint8_t  byte;

    /// bitwise access to register IDR
    struct {
      BITFIELD_UINT   IDR0       : 1;      // bit 0
      BITFIELD_UINT   IDR1       : 1;      // bit 1
      BITFIELD_UINT   IDR2       : 1;      // bit 2
      BITFIELD_UINT   IDR3       : 1;      // bit 3
      BITFIELD_UINT   IDR4       : 1;      // bit 4
      BITFIELD_UINT   IDR5       : 1;      // bit 5
      BITFIELD_UINT   IDR6       : 1;      // bit 6
      BITFIELD_UINT   IDR7       : 1;      // bit 7
    };  // IDR bitfield

    /// register _PORT_IDR reset value
    #define sfr_PORT_IDR_RESET_VALUE   ((uint8_t) 0x00)

  } IDR;


  /** Port A data direction register (DDR at 0x5002) */
  union {

    /// bytewise access to DDR
    uint8_t  byte;

    /// bitwise access to register DDR
    struct {
      BITFIELD_UINT   DDR0       : 1;      // bit 0
      BITFIELD_UINT   DDR1       : 1;      // bit 1
      BITFIELD_UINT   DDR2       : 1;      // bit 2
      BITFIELD_UINT   DDR3       : 1;      // bit 3
      BITFIELD_UINT   DDR4       : 1;      // bit 4
      BITFIELD_UINT   DDR5       : 1;      // bit 5
      BITFIELD_UINT   DDR6       : 1;      // bit 6
      BITFIELD_UINT   DDR7       : 1;      // bit 7
    };  // DDR bitfield

    /// register _PORT_DDR reset value
    #define sfr_PORT_DDR_RESET_VALUE   ((uint8_t) 0x00)

  } DDR;


  /** Port A control register 1 (CR1 at 0x5003) */
  union {

    /// bytewise access to CR1
    uint8_t  byte;

    /// bitwise access to register CR1
    struct {
      BITFIELD_UINT   C10        : 1;      // bit 0
      BITFIELD_UINT   C11        : 1;      // bit 1
      BITFIELD_UINT   C12        : 1;      // bit 2
      BITFIELD_UINT   C13        : 1;      // bit 3
      BITFIELD_UINT   C14        : 1;      // bit 4
      BITFIELD_UINT   C15        : 1;      // bit 5
      BITFIELD_UINT   C16        : 1;      // bit 6
      BITFIELD_UINT   C17        : 1;      // bit 7
    };  // CR1 bitfield

    /// register _PORT_CR1 reset value
    #define sfr_PORT_CR1_RESET_VALUE   ((uint8_t) 0x00)

  } CR1;


  /** Port A control register 2 (CR2 at 0x5004) */
  union {

    /// bytewise access to CR2
    uint8_t  byte;

    /// bitwise access to register CR2
    struct {
      BITFIELD_UINT   C20        : 1;      // bit 0
      BITFIELD_UINT   C21        : 1;      // bit 1
      BITFIELD_UINT   C22        : 1;      // bit 2
      BITFIELD_UINT   C23        : 1;      // bit 3
      BITFIELD_UINT   C24        : 1;      // bit 4
      BITFIELD_UINT   C25        : 1;      // bit 5
      BITFIELD_UINT   C26        : 1;      // bit 6
      BITFIELD_UINT   C27        : 1;      // bit 7
    };  // CR2 bitfield

    /// register _PORT_CR2 reset value
    #define sfr_PORT_CR2_RESET_VALUE   ((uint8_t) 0x00)

  } CR2;

} PORT_t;

/// access to PORTA SFR registers
#define sfr_PORTA   (*((PORT_t*) 0x5000))


/// access to PORTB SFR registers
#define sfr_PORTB   (*((PORT_t*) 0x5005))


/// access to PORTC SFR registers
#define sfr_PORTC   (*((PORT_t*) 0x500a))


/// access to PORTD SFR registers
#define sfr_PORTD   (*((PORT_t*) 0x500f))


//------------------------
// Module RST
//------------------------

/** struct containing RST module registers */
typedef struct {

  /** Reset control register (CR at 0x50b0) */
  union {

    /// bytewise access to CR
    uint8_t  byte;

    /// bitwise access to register CR
    struct {
      BITFIELD_UINT   RSTPIN_KEY : 8;      // bits 0-7
    };  // CR bitfield

    /// register _RST_CR reset value
    #define sfr_RST_CR_RESET_VALUE   ((uint8_t) 0x00)

  } CR;


  /** Reset status register (SR at 0x50b1) */
  union {

    /// bytewise access to SR
    uint8_t  byte;

    /// bitwise access to register SR
    struct {
      BITFIELD_UINT   PORF       : 1;      // bit 0
      BITFIELD_UINT   IWDGF      : 1;      // bit 1
      BITFIELD_UINT   ILLOPF     : 1;      // bit 2
      BITFIELD_UINT   SWIMF      : 1;      // bit 3
      BITFIELD_UINT              : 4;      // 4 bits
    };  // SR bitfield

    /// register _RST_SR reset value
    #define sfr_RST_SR_RESET_VALUE   ((uint8_t) 0x01)

  } SR;

} RST_t;

/// access to RST SFR registers
#define sfr_RST   (*((RST_t*) 0x50b0))


//------------------------
// Module SPI
//------------------------

/** struct containing SPI module registers */
typedef struct {

  /** SPI control register 1 (CR1 at 0x5200) */
  union {

    /// bytewise access to CR1
    uint8_t  byte;

    /// bitwise access to register CR1
    struct {
      BITFIELD_UINT   CPHA       : 1;      // bit 0
      BITFIELD_UINT   CPOL       : 1;      // bit 1
      BITFIELD_UINT   MSTR       : 1;      // bit 2
      BITFIELD_UINT   BR         : 3;      // bits 3-5
      BITFIELD_UINT   SPE        : 1;      // bit 6
      BITFIELD_UINT   LSBFIRST   : 1;      // bit 7
    };  // CR1 bitfield

    /// register _SPI_CR1 reset value
    #define sfr_SPI_CR1_RESET_VALUE   ((uint8_t) 0x00)

  } CR1;


  /** SPI control register 2 (CR2 at 0x5201) */
  union {

    /// bytewise access to CR2
    uint8_t  byte;

    /// bitwise access to register CR2
    struct {
      BITFIELD_UINT   SSI        : 1;      // bit 0
      BITFIELD_UINT   SSM        : 1;      // bit 1
      BITFIELD_UINT   RXOnly     : 1;      // bit 2
      BITFIELD_UINT              : 3;      // 3 bits
      BITFIELD_UINT   BD0E       : 1;      // bit 6
      BITFIELD_UINT   BDM        : 1;      // bit 7
    };  // CR2 bitfield

    /// register _SPI_CR2 reset value
    #define sfr_SPI_CR2_RESET_VALUE   ((uint8_t) 0x00)

  } CR2;


  /** SPI interrupt control register (ICR at 0x5202) */
  union {

    /// bytewise access to ICR
    uint8_t  byte;

    /// bitwise access to register ICR
    struct {
      BITFIELD_UINT              : 4;      // 4 bits
      BITFIELD_UINT   WKIE       : 1;      // bit 4
      BITFIELD_UINT   ERRIE      : 1;      // bit 5
      BITFIELD_UINT   RXIE       : 1;      // bit 6
      BITFIELD_UINT   TXIE       : 1;      // bit 7
    };  // ICR bitfield

    /// register _SPI_ICR reset value
    #define sfr_SPI_ICR_RESET_VALUE   ((uint8_t) 0x00)

  } ICR;


  /** SPI status register (SR at 0x5203) */
  union {

    /// bytewise access to SR
    uint8_t  byte;

    /// bitwise access to register SR
    struct {
      BITFIELD_UINT   RXNE       : 1;      // bit 0
      BITFIELD_UINT   TXE        : 1;      // bit 1
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   WKUP       : 1;      // bit 3
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   MODF       : 1;      // bit 5
      BITFIELD_UINT   OVR        : 1;      // bit 6
      BITFIELD_UINT   BSY        : 1;      // bit 7
    };  // SR bitfield

    /// register _SPI_SR reset value
    #define sfr_SPI_SR_RESET_VALUE   ((uint8_t) 0x02)

  } SR;


  /** SPI data register (DR at 0x5204) */
  union {

    /// bytewise access to DR
    uint8_t  byte;

    /// bitwise access to register DR
    struct {
      BITFIELD_UINT   DR         : 8;      // bits 0-7
    };  // DR bitfield

    /// register _SPI_DR reset value
    #define sfr_SPI_DR_RESET_VALUE   ((uint8_t) 0x00)

  } DR;

} SPI_t;

/// access to SPI SFR registers
#define sfr_SPI   (*((SPI_t*) 0x5200))


//------------------------
// Module SWIM
//------------------------

/** struct containing SWIM module registers */
typedef struct {

  /** SWIM control status register (CSR at 0x7f80) */
  union {

    /// bytewise access to CSR
    uint8_t  byte;

    /// skip bitwise access to register CSR

    /// register _SWIM_CSR reset value
    #define sfr_SWIM_CSR_RESET_VALUE   ((uint8_t) 0x00)

  } CSR;

} SWIM_t;

/// access to SWIM SFR registers
#define sfr_SWIM   (*((SWIM_t*) 0x7f80))


//------------------------
// Module TIM2
//------------------------

/** struct containing TIM2 module registers */
typedef struct {

  /** TIM2 Control register 1 (CR1 at 0x5250) */
  union {

    /// bytewise access to CR1
    uint8_t  byte;

    /// bitwise access to register CR1
    struct {
      BITFIELD_UINT   CEN        : 1;      // bit 0
      BITFIELD_UINT   UDIS       : 1;      // bit 1
      BITFIELD_UINT   URS        : 1;      // bit 2
      BITFIELD_UINT   OPM        : 1;      // bit 3
      BITFIELD_UINT   DIR        : 1;      // bit 4
      BITFIELD_UINT   CMS        : 2;      // bits 5-6
      BITFIELD_UINT   ARPE       : 1;      // bit 7
    };  // CR1 bitfield

    /// register _TIM2_CR1 reset value
    #define sfr_TIM2_CR1_RESET_VALUE   ((uint8_t) 0x00)

  } CR1;


  /** TIM2 Control register 2 (CR2 at 0x5251) */
  union {

    /// bytewise access to CR2
    uint8_t  byte;

    /// bitwise access to register CR2
    struct {
      BITFIELD_UINT              : 4;      // 4 bits
      BITFIELD_UINT   MMS        : 3;      // bits 4-6
      BITFIELD_UINT              : 1;      // 1 bit
    };  // CR2 bitfield

    /// register _TIM2_CR2 reset value
    #define sfr_TIM2_CR2_RESET_VALUE   ((uint8_t) 0x00)

  } CR2;


  /** TIM2 Slave Mode Control register (SMCR at 0x5252) */
  union {

    /// bytewise access to SMCR
    uint8_t  byte;

    /// bitwise access to register SMCR
    struct {
      BITFIELD_UINT   SMS        : 3;      // bits 0-2
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   TS         : 3;      // bits 4-6
      BITFIELD_UINT   MSM        : 1;      // bit 7
    };  // SMCR bitfield

    /// register _TIM2_SMCR reset value
    #define sfr_TIM2_SMCR_RESET_VALUE   ((uint8_t) 0x00)

  } SMCR;


  /** TIM2 external trigger register (ETR at 0x5253) */
  union {

    /// bytewise access to ETR
    uint8_t  byte;

    /// bitwise access to register ETR
    struct {
      BITFIELD_UINT   ETF        : 4;      // bits 0-3
      BITFIELD_UINT   ETPS       : 2;      // bits 4-5
      BITFIELD_UINT   ECE        : 1;      // bit 6
      BITFIELD_UINT   ETP        : 1;      // bit 7
    };  // ETR bitfield

    /// register _TIM2_ETR reset value
    #define sfr_TIM2_ETR_RESET_VALUE   ((uint8_t) 0x00)

  } ETR;


  /** TIM2 Interrupt enable register (IER at 0x5254) */
  union {

    /// bytewise access to IER
    uint8_t  byte;

    /// bitwise access to register IER
    struct {
      BITFIELD_UINT   UIE        : 1;      // bit 0
      BITFIELD_UINT   CC1IE      : 1;      // bit 1
      BITFIELD_UINT   CC2IE      : 1;      // bit 2
      BITFIELD_UINT              : 3;      // 3 bits
      BITFIELD_UINT   TIE        : 1;      // bit 6
      BITFIELD_UINT   BIE        : 1;      // bit 7
    };  // IER bitfield

    /// register _TIM2_IER reset value
    #define sfr_TIM2_IER_RESET_VALUE   ((uint8_t) 0x00)

  } IER;


  /** TIM2 Status register 1 (SR1 at 0x5255) */
  union {

    /// bytewise access to SR1
    uint8_t  byte;

    /// bitwise access to register SR1
    struct {
      BITFIELD_UINT   UIF        : 1;      // bit 0
      BITFIELD_UINT   CC1IF      : 1;      // bit 1
      BITFIELD_UINT   CC2IF      : 1;      // bit 2
      BITFIELD_UINT              : 3;      // 3 bits
      BITFIELD_UINT   TIF        : 1;      // bit 6
      BITFIELD_UINT   BIF        : 1;      // bit 7
    };  // SR1 bitfield

    /// register _TIM2_SR1 reset value
    #define sfr_TIM2_SR1_RESET_VALUE   ((uint8_t) 0x00)

  } SR1;


  /** TIM2 Status register 2 (SR2 at 0x5256) */
  union {

    /// bytewise access to SR2
    uint8_t  byte;

    /// bitwise access to register SR2
    struct {
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   CC1OF      : 1;      // bit 1
      BITFIELD_UINT   CC2OF      : 1;      // bit 2
      BITFIELD_UINT              : 5;      // 5 bits
    };  // SR2 bitfield

    /// register _TIM2_SR2 reset value
    #define sfr_TIM2_SR2_RESET_VALUE   ((uint8_t) 0x00)

  } SR2;


  /** TIM2 Event Generation register (EGR at 0x5257) */
  union {

    /// bytewise access to EGR
    uint8_t  byte;

    /// bitwise access to register EGR
    struct {
      BITFIELD_UINT   UG         : 1;      // bit 0
      BITFIELD_UINT   CC1G       : 1;      // bit 1
      BITFIELD_UINT   CC2G       : 1;      // bit 2
      BITFIELD_UINT              : 3;      // 3 bits
      BITFIELD_UINT   TG         : 1;      // bit 6
      BITFIELD_UINT   BG         : 1;      // bit 7
    };  // EGR bitfield

    /// register _TIM2_EGR reset value
    #define sfr_TIM2_EGR_RESET_VALUE   ((uint8_t) 0x00)

  } EGR;


  /** TIM2 Capture/Compare mode register 1 (CCMR1_CAPTURE_CCMR1_COMPARE at 0x5258) */
  union {

    /// bytewise access to CCMR1_CAPTURE_CCMR1_COMPARE
    uint8_t  byte;

    /// bitwise access to register CCMR1_CAPTURE
    struct {
      BITFIELD_UINT   CC1S       : 2;      // bits 0-1
      BITFIELD_UINT   IC1PSC     : 2;      // bits 2-3
      BITFIELD_UINT   IC1F       : 4;      // bits 4-7
    };  // CCMR1_CAPTURE bitfield

    /// register _TIM2_CCMR1_CAPTURE reset value
    #define sfr_TIM2_CCMR1_CAPTURE_RESET_VALUE   ((uint8_t) 0x00)


    /// bitwise access to register CCMR1_COMPARE
    struct {
      BITFIELD_UINT              : 2;      // CC1S defined above 
      BITFIELD_UINT   OC1FE      : 1;      // bit 2
      BITFIELD_UINT   OC1PE      : 1;      // bit 3
      BITFIELD_UINT   OC1M       : 3;      // bits 4-6
      BITFIELD_UINT              : 1;      // 1 bit
    };  // CCMR1_COMPARE bitfield

    /// register _TIM2_CCMR1_COMPARE reset value
    #define sfr_TIM2_CCMR1_COMPARE_RESET_VALUE   ((uint8_t) 0x00)

  } CCMR1_CAPTURE_CCMR1_COMPARE;


  /** TIM2 Capture/Compare mode register 2 (CCMR2_CAPTURE_CCMR2_COMPARE at 0x5259) */
  union {

    /// bytewise access to CCMR2_CAPTURE_CCMR2_COMPARE
    uint8_t  byte;

    /// bitwise access to register CCMR2_CAPTURE
    struct {
      BITFIELD_UINT   CC2S       : 2;      // bits 0-1
      BITFIELD_UINT   IC2PSC     : 2;      // bits 2-3
      BITFIELD_UINT   IC2F       : 4;      // bits 4-7
    };  // CCMR2_CAPTURE bitfield

    /// register _TIM2_CCMR2_CAPTURE reset value
    #define sfr_TIM2_CCMR2_CAPTURE_RESET_VALUE   ((uint8_t) 0x00)


    /// bitwise access to register CCMR2_COMPARE
    struct {
      BITFIELD_UINT              : 2;      // CC2S defined above 
      BITFIELD_UINT   OC2FE      : 1;      // bit 2
      BITFIELD_UINT   OC2PE      : 1;      // bit 3
      BITFIELD_UINT   OC2M       : 3;      // bits 4-6
      BITFIELD_UINT              : 1;      // 1 bit
    };  // CCMR2_COMPARE bitfield

    /// register _TIM2_CCMR2_COMPARE reset value
    #define sfr_TIM2_CCMR2_COMPARE_RESET_VALUE   ((uint8_t) 0x00)

  } CCMR2_CAPTURE_CCMR2_COMPARE;


  /** TIM2 Capture/Compare enable register 1 (CCER1 at 0x525a) */
  union {

    /// bytewise access to CCER1
    uint8_t  byte;

    /// bitwise access to register CCER1
    struct {
      BITFIELD_UINT   CC1E       : 1;      // bit 0
      BITFIELD_UINT   CC1P       : 1;      // bit 1
      BITFIELD_UINT              : 2;      // 2 bits
      BITFIELD_UINT   CC2E       : 1;      // bit 4
      BITFIELD_UINT   CC2P       : 1;      // bit 5
      BITFIELD_UINT              : 2;      // 2 bits
    };  // CCER1 bitfield

    /// register _TIM2_CCER1 reset value
    #define sfr_TIM2_CCER1_RESET_VALUE   ((uint8_t) 0x00)

  } CCER1;


  /** TIM2 Counter high (CNTRH at 0x525b) */
  union {

    /// bytewise access to CNTRH
    uint8_t  byte;

    /// bitwise access to register CNTRH
    struct {
      BITFIELD_UINT   CNT        : 8;      // bits 0-7
    };  // CNTRH bitfield

    /// register _TIM2_CNTRH reset value
    #define sfr_TIM2_CNTRH_RESET_VALUE   ((uint8_t) 0x00)

  } CNTRH;


  /** TIM2 Counter low (CNTRL at 0x525c) */
  union {

    /// bytewise access to CNTRL
    uint8_t  byte;

    /// bitwise access to register CNTRL
    struct {
      BITFIELD_UINT   CNT        : 8;      // bits 0-7
    };  // CNTRL bitfield

    /// register _TIM2_CNTRL reset value
    #define sfr_TIM2_CNTRL_RESET_VALUE   ((uint8_t) 0x00)

  } CNTRL;


  /** TIM2 Prescaler register (PSCR at 0x525d) */
  union {

    /// bytewise access to PSCR
    uint8_t  byte;

    /// bitwise access to register PSCR
    struct {
      BITFIELD_UINT   PSC        : 3;      // bits 0-2
      BITFIELD_UINT              : 5;      // 5 bits
    };  // PSCR bitfield

    /// register _TIM2_PSCR reset value
    #define sfr_TIM2_PSCR_RESET_VALUE   ((uint8_t) 0x00)

  } PSCR;


  /** TIM2 Auto-reload register high (ARRH at 0x525e) */
  union {

    /// bytewise access to ARRH
    uint8_t  byte;

    /// bitwise access to register ARRH
    struct {
      BITFIELD_UINT   ARR        : 8;      // bits 0-7
    };  // ARRH bitfield

    /// register _TIM2_ARRH reset value
    #define sfr_TIM2_ARRH_RESET_VALUE   ((uint8_t) 0xFF)

  } ARRH;


  /** TIM2 Auto-reload register low (ARRL at 0x525f) */
  union {

    /// bytewise access to ARRL
    uint8_t  byte;

    /// bitwise access to register ARRL
    struct {
      BITFIELD_UINT   ARR        : 8;      // bits 0-7
    };  // ARRL bitfield

    /// register _TIM2_ARRL reset value
    #define sfr_TIM2_ARRL_RESET_VALUE   ((uint8_t) 0xFF)

  } ARRL;


  /** TIM2 Capture/Compare register 1 high (CCR1H at 0x5260) */
  union {

    /// bytewise access to CCR1H
    uint8_t  byte;

    /// bitwise access to register CCR1H
    struct {
      BITFIELD_UINT   CCR        : 8;      // bits 0-7
    };  // CCR1H bitfield

    /// register _TIM2_CCR1H reset value
    #define sfr_TIM2_CCR1H_RESET_VALUE   ((uint8_t) 0x00)

  } CCR1H;


  /** TIM2 Capture/Compare register 1 low (CCR1L at 0x5261) */
  union {

    /// bytewise access to CCR1L
    uint8_t  byte;

    /// bitwise access to register CCR1L
    struct {
      BITFIELD_UINT   CCR        : 8;      // bits 0-7
    };  // CCR1L bitfield

    /// register _TIM2_CCR1L reset value
    #define sfr_TIM2_CCR1L_RESET_VALUE   ((uint8_t) 0x00)

  } CCR1L;


  /** TIM2 Capture/Compare register 2 high (CCR2H at 0x5262) */
  union {

    /// bytewise access to CCR2H
    uint8_t  byte;

    /// bitwise access to register CCR2H
    struct {
      BITFIELD_UINT   CCR2       : 8;      // bits 0-7
    };  // CCR2H bitfield

    /// register _TIM2_CCR2H reset value
    #define sfr_TIM2_CCR2H_RESET_VALUE   ((uint8_t) 0x00)

  } CCR2H;


  /** TIM2 Capture/Compare register 2 low (CCR2L at 0x5263) */
  union {

    /// bytewise access to CCR2L
    uint8_t  byte;

    /// bitwise access to register CCR2L
    struct {
      BITFIELD_UINT   CCR2       : 8;      // bits 0-7
    };  // CCR2L bitfield

    /// register _TIM2_CCR2L reset value
    #define sfr_TIM2_CCR2L_RESET_VALUE   ((uint8_t) 0x00)

  } CCR2L;


  /** TIM2 Break register (BKR at 0x5264) */
  union {

    /// bytewise access to BKR
    uint8_t  byte;

    /// bitwise access to register BKR
    struct {
      BITFIELD_UINT   LOCK       : 2;      // bits 0-1
      BITFIELD_UINT   OSSI       : 1;      // bit 2
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   BKE        : 1;      // bit 4
      BITFIELD_UINT   BKP        : 1;      // bit 5
      BITFIELD_UINT   AOE        : 1;      // bit 6
      BITFIELD_UINT   MOE        : 1;      // bit 7
    };  // BKR bitfield

    /// register _TIM2_BKR reset value
    #define sfr_TIM2_BKR_RESET_VALUE   ((uint8_t) 0x00)

  } BKR;


  /** TIM2 Output idle state register (OISR at 0x5265) */
  union {

    /// bytewise access to OISR
    uint8_t  byte;

    /// bitwise access to register OISR
    struct {
      BITFIELD_UINT   OIS1       : 1;      // bit 0
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   PIS2       : 1;      // bit 2
      BITFIELD_UINT              : 5;      // 5 bits
    };  // OISR bitfield

    /// register _TIM2_OISR reset value
    #define sfr_TIM2_OISR_RESET_VALUE   ((uint8_t) 0x00)

  } OISR;

} TIM2_t;

/// access to TIM2 SFR registers
#define sfr_TIM2   (*((TIM2_t*) 0x5250))


//------------------------
// Module TIM3
//------------------------

/** struct containing TIM3 module registers */
typedef struct {

  /** TIM3 Control register 1 (CR1 at 0x5280) */
  union {

    /// bytewise access to CR1
    uint8_t  byte;

    /// bitwise access to register CR1
    struct {
      BITFIELD_UINT   CEN        : 1;      // bit 0
      BITFIELD_UINT   UDIS       : 1;      // bit 1
      BITFIELD_UINT   URS        : 1;      // bit 2
      BITFIELD_UINT   OPM        : 1;      // bit 3
      BITFIELD_UINT   DIR        : 1;      // bit 4
      BITFIELD_UINT   CMS        : 2;      // bits 5-6
      BITFIELD_UINT   ARPE       : 1;      // bit 7
    };  // CR1 bitfield

    /// register _TIM3_CR1 reset value
    #define sfr_TIM3_CR1_RESET_VALUE   ((uint8_t) 0x00)

  } CR1;


  /** TIM3 Control register 2 (CR2 at 0x5281) */
  union {

    /// bytewise access to CR2
    uint8_t  byte;

    /// bitwise access to register CR2
    struct {
      BITFIELD_UINT              : 4;      // 4 bits
      BITFIELD_UINT   MMS        : 3;      // bits 4-6
      BITFIELD_UINT              : 1;      // 1 bit
    };  // CR2 bitfield

    /// register _TIM3_CR2 reset value
    #define sfr_TIM3_CR2_RESET_VALUE   ((uint8_t) 0x00)

  } CR2;


  /** TIM3 Slave Mode Control register (SMCR at 0x5282) */
  union {

    /// bytewise access to SMCR
    uint8_t  byte;

    /// bitwise access to register SMCR
    struct {
      BITFIELD_UINT   SMS        : 3;      // bits 0-2
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   TS         : 3;      // bits 4-6
      BITFIELD_UINT   MSM        : 1;      // bit 7
    };  // SMCR bitfield

    /// register _TIM3_SMCR reset value
    #define sfr_TIM3_SMCR_RESET_VALUE   ((uint8_t) 0x00)

  } SMCR;


  /** TIM3 external trigger register (ETR at 0x5283) */
  union {

    /// bytewise access to ETR
    uint8_t  byte;

    /// bitwise access to register ETR
    struct {
      BITFIELD_UINT   ETF        : 4;      // bits 0-3
      BITFIELD_UINT   ETPS       : 2;      // bits 4-5
      BITFIELD_UINT   ECE        : 1;      // bit 6
      BITFIELD_UINT   ETP        : 1;      // bit 7
    };  // ETR bitfield

    /// register _TIM3_ETR reset value
    #define sfr_TIM3_ETR_RESET_VALUE   ((uint8_t) 0x00)

  } ETR;


  /** TIM3 Interrupt enable register (IER at 0x5284) */
  union {

    /// bytewise access to IER
    uint8_t  byte;

    /// bitwise access to register IER
    struct {
      BITFIELD_UINT   UIE        : 1;      // bit 0
      BITFIELD_UINT   CC1IE      : 1;      // bit 1
      BITFIELD_UINT   CC2IE      : 1;      // bit 2
      BITFIELD_UINT              : 3;      // 3 bits
      BITFIELD_UINT   TIE        : 1;      // bit 6
      BITFIELD_UINT   BIE        : 1;      // bit 7
    };  // IER bitfield

    /// register _TIM3_IER reset value
    #define sfr_TIM3_IER_RESET_VALUE   ((uint8_t) 0x00)

  } IER;


  /** TIM3 Status register 1 (SR1 at 0x5285) */
  union {

    /// bytewise access to SR1
    uint8_t  byte;

    /// bitwise access to register SR1
    struct {
      BITFIELD_UINT   UIF        : 1;      // bit 0
      BITFIELD_UINT   CC1IF      : 1;      // bit 1
      BITFIELD_UINT   CC2IF      : 1;      // bit 2
      BITFIELD_UINT              : 3;      // 3 bits
      BITFIELD_UINT   TIF        : 1;      // bit 6
      BITFIELD_UINT   BIF        : 1;      // bit 7
    };  // SR1 bitfield

    /// register _TIM3_SR1 reset value
    #define sfr_TIM3_SR1_RESET_VALUE   ((uint8_t) 0x00)

  } SR1;


  /** TIM3 Status register 2 (SR2 at 0x5286) */
  union {

    /// bytewise access to SR2
    uint8_t  byte;

    /// bitwise access to register SR2
    struct {
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   CC1OF      : 1;      // bit 1
      BITFIELD_UINT   CC2OF      : 1;      // bit 2
      BITFIELD_UINT              : 5;      // 5 bits
    };  // SR2 bitfield

    /// register _TIM3_SR2 reset value
    #define sfr_TIM3_SR2_RESET_VALUE   ((uint8_t) 0x00)

  } SR2;


  /** TIM3 Event Generation register (EGR at 0x5287) */
  union {

    /// bytewise access to EGR
    uint8_t  byte;

    /// bitwise access to register EGR
    struct {
      BITFIELD_UINT   UG         : 1;      // bit 0
      BITFIELD_UINT   CC1G       : 1;      // bit 1
      BITFIELD_UINT   CC2G       : 1;      // bit 2
      BITFIELD_UINT              : 3;      // 3 bits
      BITFIELD_UINT   TG         : 1;      // bit 6
      BITFIELD_UINT   BG         : 1;      // bit 7
    };  // EGR bitfield

    /// register _TIM3_EGR reset value
    #define sfr_TIM3_EGR_RESET_VALUE   ((uint8_t) 0x00)

  } EGR;


  /** TIM3 Capture/Compare mode register 1 (CCMR1_CAPTURE_CCMR1_COMPARE at 0x5288) */
  union {

    /// bytewise access to CCMR1_CAPTURE_CCMR1_COMPARE
    uint8_t  byte;

    /// bitwise access to register CCMR1_CAPTURE
    struct {
      BITFIELD_UINT   CC1S       : 2;      // bits 0-1
      BITFIELD_UINT   IC1PSC     : 2;      // bits 2-3
      BITFIELD_UINT   IC1F       : 4;      // bits 4-7
    };  // CCMR1_CAPTURE bitfield

    /// register _TIM3_CCMR1_CAPTURE reset value
    #define sfr_TIM3_CCMR1_CAPTURE_RESET_VALUE   ((uint8_t) 0x00)


    /// bitwise access to register CCMR1_COMPARE
    struct {
      BITFIELD_UINT              : 2;      // CC1S defined above 
      BITFIELD_UINT   OC1FE      : 1;      // bit 2
      BITFIELD_UINT   OC1PE      : 1;      // bit 3
      BITFIELD_UINT   OC1M       : 3;      // bits 4-6
      BITFIELD_UINT              : 1;      // 1 bit
    };  // CCMR1_COMPARE bitfield

    /// register _TIM3_CCMR1_COMPARE reset value
    #define sfr_TIM3_CCMR1_COMPARE_RESET_VALUE   ((uint8_t) 0x00)

  } CCMR1_CAPTURE_CCMR1_COMPARE;


  /** TIM3 Capture/Compare mode register 2 (CCMR2_CAPTURE_CCMR2_COMPARE at 0x5289) */
  union {

    /// bytewise access to CCMR2_CAPTURE_CCMR2_COMPARE
    uint8_t  byte;

    /// bitwise access to register CCMR2_CAPTURE
    struct {
      BITFIELD_UINT   CC2S       : 2;      // bits 0-1
      BITFIELD_UINT   IC2PSC     : 2;      // bits 2-3
      BITFIELD_UINT   IC2F       : 4;      // bits 4-7
    };  // CCMR2_CAPTURE bitfield

    /// register _TIM3_CCMR2_CAPTURE reset value
    #define sfr_TIM3_CCMR2_CAPTURE_RESET_VALUE   ((uint8_t) 0x00)


    /// bitwise access to register CCMR2_COMPARE
    struct {
      BITFIELD_UINT              : 2;      // CC2S defined above 
      BITFIELD_UINT   OC2FE      : 1;      // bit 2
      BITFIELD_UINT   OC2PE      : 1;      // bit 3
      BITFIELD_UINT   OC2M       : 3;      // bits 4-6
      BITFIELD_UINT              : 1;      // 1 bit
    };  // CCMR2_COMPARE bitfield

    /// register _TIM3_CCMR2_COMPARE reset value
    #define sfr_TIM3_CCMR2_COMPARE_RESET_VALUE   ((uint8_t) 0x00)

  } CCMR2_CAPTURE_CCMR2_COMPARE;


  /** TIM3 Capture/Compare enable register 1 (CCER1 at 0x528a) */
  union {

    /// bytewise access to CCER1
    uint8_t  byte;

    /// bitwise access to register CCER1
    struct {
      BITFIELD_UINT   CC1E       : 1;      // bit 0
      BITFIELD_UINT   CC1P       : 1;      // bit 1
      BITFIELD_UINT              : 2;      // 2 bits
      BITFIELD_UINT   CC2E       : 1;      // bit 4
      BITFIELD_UINT   CC2P       : 1;      // bit 5
      BITFIELD_UINT              : 2;      // 2 bits
    };  // CCER1 bitfield

    /// register _TIM3_CCER1 reset value
    #define sfr_TIM3_CCER1_RESET_VALUE   ((uint8_t) 0x00)

  } CCER1;


  /** TIM3 Counter high (CNTRH at 0x528b) */
  union {

    /// bytewise access to CNTRH
    uint8_t  byte;

    /// bitwise access to register CNTRH
    struct {
      BITFIELD_UINT   CNT        : 8;      // bits 0-7
    };  // CNTRH bitfield

    /// register _TIM3_CNTRH reset value
    #define sfr_TIM3_CNTRH_RESET_VALUE   ((uint8_t) 0x00)

  } CNTRH;


  /** TIM3 Counter low (CNTRL at 0x528c) */
  union {

    /// bytewise access to CNTRL
    uint8_t  byte;

    /// bitwise access to register CNTRL
    struct {
      BITFIELD_UINT   CNT        : 8;      // bits 0-7
    };  // CNTRL bitfield

    /// register _TIM3_CNTRL reset value
    #define sfr_TIM3_CNTRL_RESET_VALUE   ((uint8_t) 0x00)

  } CNTRL;


  /** TIM3 Prescaler register (PSCR at 0x528d) */
  union {

    /// bytewise access to PSCR
    uint8_t  byte;

    /// bitwise access to register PSCR
    struct {
      BITFIELD_UINT   PSC        : 3;      // bits 0-2
      BITFIELD_UINT              : 5;      // 5 bits
    };  // PSCR bitfield

    /// register _TIM3_PSCR reset value
    #define sfr_TIM3_PSCR_RESET_VALUE   ((uint8_t) 0x00)

  } PSCR;


  /** TIM3 Auto-reload register high (ARRH at 0x528e) */
  union {

    /// bytewise access to ARRH
    uint8_t  byte;

    /// bitwise access to register ARRH
    struct {
      BITFIELD_UINT   ARR        : 8;      // bits 0-7
    };  // ARRH bitfield

    /// register _TIM3_ARRH reset value
    #define sfr_TIM3_ARRH_RESET_VALUE   ((uint8_t) 0xFF)

  } ARRH;


  /** TIM3 Auto-reload register low (ARRL at 0x528f) */
  union {

    /// bytewise access to ARRL
    uint8_t  byte;

    /// bitwise access to register ARRL
    struct {
      BITFIELD_UINT   ARR        : 8;      // bits 0-7
    };  // ARRL bitfield

    /// register _TIM3_ARRL reset value
    #define sfr_TIM3_ARRL_RESET_VALUE   ((uint8_t) 0xFF)

  } ARRL;


  /** TIM3 Capture/Compare register 1 high (CCR1H at 0x5290) */
  union {

    /// bytewise access to CCR1H
    uint8_t  byte;

    /// bitwise access to register CCR1H
    struct {
      BITFIELD_UINT   CCR        : 8;      // bits 0-7
    };  // CCR1H bitfield

    /// register _TIM3_CCR1H reset value
    #define sfr_TIM3_CCR1H_RESET_VALUE   ((uint8_t) 0x00)

  } CCR1H;


  /** TIM3 Capture/Compare register 1 low (CCR1L at 0x5291) */
  union {

    /// bytewise access to CCR1L
    uint8_t  byte;

    /// bitwise access to register CCR1L
    struct {
      BITFIELD_UINT   CCR        : 8;      // bits 0-7
    };  // CCR1L bitfield

    /// register _TIM3_CCR1L reset value
    #define sfr_TIM3_CCR1L_RESET_VALUE   ((uint8_t) 0x00)

  } CCR1L;


  /** TIM3 Capture/Compare register 2 high (CCR2H at 0x5292) */
  union {

    /// bytewise access to CCR2H
    uint8_t  byte;

    /// bitwise access to register CCR2H
    struct {
      BITFIELD_UINT   CCR2       : 8;      // bits 0-7
    };  // CCR2H bitfield

    /// register _TIM3_CCR2H reset value
    #define sfr_TIM3_CCR2H_RESET_VALUE   ((uint8_t) 0x00)

  } CCR2H;


  /** TIM3 Capture/Compare register 2 low (CCR2L at 0x5293) */
  union {

    /// bytewise access to CCR2L
    uint8_t  byte;

    /// bitwise access to register CCR2L
    struct {
      BITFIELD_UINT   CCR2       : 8;      // bits 0-7
    };  // CCR2L bitfield

    /// register _TIM3_CCR2L reset value
    #define sfr_TIM3_CCR2L_RESET_VALUE   ((uint8_t) 0x00)

  } CCR2L;


  /** TIM3 Break register (BKR at 0x5294) */
  union {

    /// bytewise access to BKR
    uint8_t  byte;

    /// bitwise access to register BKR
    struct {
      BITFIELD_UINT   LOCK       : 2;      // bits 0-1
      BITFIELD_UINT   OSSI       : 1;      // bit 2
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   BKE        : 1;      // bit 4
      BITFIELD_UINT   BKP        : 1;      // bit 5
      BITFIELD_UINT   AOE        : 1;      // bit 6
      BITFIELD_UINT   MOE        : 1;      // bit 7
    };  // BKR bitfield

    /// register _TIM3_BKR reset value
    #define sfr_TIM3_BKR_RESET_VALUE   ((uint8_t) 0x00)

  } BKR;


  /** TIM3 Output idle state register (OISR at 0x5295) */
  union {

    /// bytewise access to OISR
    uint8_t  byte;

    /// bitwise access to register OISR
    struct {
      BITFIELD_UINT   OIS1       : 1;      // bit 0
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   PIS2       : 1;      // bit 2
      BITFIELD_UINT              : 5;      // 5 bits
    };  // OISR bitfield

    /// register _TIM3_OISR reset value
    #define sfr_TIM3_OISR_RESET_VALUE   ((uint8_t) 0x00)

  } OISR;

} TIM3_t;

/// access to TIM3 SFR registers
#define sfr_TIM3   (*((TIM3_t*) 0x5280))


//------------------------
// Module TIM4
//------------------------

/** struct containing TIM4 module registers */
typedef struct {

  /** TIM4 Control register 1 (CR1 at 0x52e0) */
  union {

    /// bytewise access to CR1
    uint8_t  byte;

    /// bitwise access to register CR1
    struct {
      BITFIELD_UINT   CEN        : 1;      // bit 0
      BITFIELD_UINT   UDIS       : 1;      // bit 1
      BITFIELD_UINT   URS        : 1;      // bit 2
      BITFIELD_UINT   OPM        : 1;      // bit 3
      BITFIELD_UINT              : 3;      // 3 bits
      BITFIELD_UINT   ARPE       : 1;      // bit 7
    };  // CR1 bitfield

    /// register _TIM4_CR1 reset value
    #define sfr_TIM4_CR1_RESET_VALUE   ((uint8_t) 0x00)

  } CR1;


  /** TIM4 Control register 2 (CR2 at 0x52e1) */
  union {

    /// bytewise access to CR2
    uint8_t  byte;

    /// bitwise access to register CR2
    struct {
      BITFIELD_UINT              : 4;      // 4 bits
      BITFIELD_UINT   MMS        : 3;      // bits 4-6
      BITFIELD_UINT              : 1;      // 1 bit
    };  // CR2 bitfield

    /// register _TIM4_CR2 reset value
    #define sfr_TIM4_CR2_RESET_VALUE   ((uint8_t) 0x00)

  } CR2;


  /** TIM4 Slave Mode Control Register (SMCR at 0x52e2) */
  union {

    /// bytewise access to SMCR
    uint8_t  byte;

    /// bitwise access to register SMCR
    struct {
      BITFIELD_UINT   SMS        : 3;      // bits 0-2
      BITFIELD_UINT              : 1;      // 1 bit
      BITFIELD_UINT   TS         : 3;      // bits 4-6
      BITFIELD_UINT   MSM        : 1;      // bit 7
    };  // SMCR bitfield

    /// register _TIM4_SMCR reset value
    #define sfr_TIM4_SMCR_RESET_VALUE   ((uint8_t) 0x00)

  } SMCR;


  /** TIM4 Interrupt enable register (IER at 0x52e3) */
  union {

    /// bytewise access to IER
    uint8_t  byte;

    /// bitwise access to register IER
    struct {
      BITFIELD_UINT   UIE        : 1;      // bit 0
      BITFIELD_UINT              : 5;      // 5 bits
      BITFIELD_UINT   TIE        : 1;      // bit 6
      BITFIELD_UINT              : 1;      // 1 bit
    };  // IER bitfield

    /// register _TIM4_IER reset value
    #define sfr_TIM4_IER_RESET_VALUE   ((uint8_t) 0x00)

  } IER;


  /** TIM4 Status register 1 (SR1 at 0x52e4) */
  union {

    /// bytewise access to SR1
    uint8_t  byte;

    /// bitwise access to register SR1
    struct {
      BITFIELD_UINT   UIF        : 1;      // bit 0
      BITFIELD_UINT              : 5;      // 5 bits
      BITFIELD_UINT   TIF        : 1;      // bit 6
      BITFIELD_UINT              : 1;      // 1 bit
    };  // SR1 bitfield

    /// register _TIM4_SR1 reset value
    #define sfr_TIM4_SR1_RESET_VALUE   ((uint8_t) 0x00)

  } SR1;


  /** TIM4 Event Generation register (EGR at 0x52e5) */
  union {

    /// bytewise access to EGR
    uint8_t  byte;

    /// bitwise access to register EGR
    struct {
      BITFIELD_UINT   UG         : 1;      // bit 0
      BITFIELD_UINT              : 5;      // 5 bits
      BITFIELD_UINT   TG         : 1;      // bit 6
      BITFIELD_UINT              : 1;      // 1 bit
    };  // EGR bitfield

    /// register _TIM4_EGR reset value
    #define sfr_TIM4_EGR_RESET_VALUE   ((uint8_t) 0x00)

  } EGR;


  /** TIM4 Counter (CNTR at 0x52e6) */
  union {

    /// bytewise access to CNTR
    uint8_t  byte;

    /// bitwise access to register CNTR
    struct {
      BITFIELD_UINT   CNT        : 8;      // bits 0-7
    };  // CNTR bitfield

    /// register _TIM4_CNTR reset value
    #define sfr_TIM4_CNTR_RESET_VALUE   ((uint8_t) 0x00)

  } CNTR;


  /** TIM4 Prescaler register (PSCR at 0x52e7) */
  union {

    /// bytewise access to PSCR
    uint8_t  byte;

    /// bitwise access to register PSCR
    struct {
      BITFIELD_UINT   PSC        : 4;      // bits 0-3
      BITFIELD_UINT              : 4;      // 4 bits
    };  // PSCR bitfield

    /// register _TIM4_PSCR reset value
    #define sfr_TIM4_PSCR_RESET_VALUE   ((uint8_t) 0x00)

  } PSCR;


  /** TIM4 Auto-reload register low (ARR at 0x52e8) */
  union {

    /// bytewise access to ARR
    uint8_t  byte;

    /// bitwise access to register ARR
    struct {
      BITFIELD_UINT   ARR        : 8;      // bits 0-7
    };  // ARR bitfield

    /// register _TIM4_ARR reset value
    #define sfr_TIM4_ARR_RESET_VALUE   ((uint8_t) 0xFF)

  } ARR;

} TIM4_t;

/// access to TIM4 SFR registers
#define sfr_TIM4   (*((TIM4_t*) 0x52e0))


//------------------------
// Module USART
//------------------------

/** struct containing USART module registers */
typedef struct {

  /** USART Status Register (SR at 0x5230) */
  union {

    /// bytewise access to SR
    uint8_t  byte;

    /// bitwise access to register SR
    struct {
      BITFIELD_UINT   PE         : 1;      // bit 0
      BITFIELD_UINT   FE         : 1;      // bit 1
      BITFIELD_UINT   NF         : 1;      // bit 2
      BITFIELD_UINT   OR         : 1;      // bit 3
      BITFIELD_UINT   IDLE       : 1;      // bit 4
      BITFIELD_UINT   RXNE       : 1;      // bit 5
      BITFIELD_UINT   TC         : 1;      // bit 6
      BITFIELD_UINT   TXE        : 1;      // bit 7
    };  // SR bitfield

    /// register _USART_SR reset value
    #define sfr_USART_SR_RESET_VALUE   ((uint8_t) 0xC0)

  } SR;


  /** USART Data Register (DR at 0x5231) */
  union {

    /// bytewise access to DR
    uint8_t  byte;

    /// bitwise access to register DR
    struct {
      BITFIELD_UINT   DR         : 8;      // bits 0-7
    };  // DR bitfield

    /// register _USART_DR reset value
    #define sfr_USART_DR_RESET_VALUE   ((uint8_t) 0x00)

  } DR;


  /** USART Baud Rate Register 1 (BRR1 at 0x5232) */
  union {

    /// bytewise access to BRR1
    uint8_t  byte;

    /// bitwise access to register BRR1
    struct {
      BITFIELD_UINT   USART_DIV  : 8;      // bits 0-7
    };  // BRR1 bitfield

    /// register _USART_BRR1 reset value
    #define sfr_USART_BRR1_RESET_VALUE   ((uint8_t) 0x00)

  } BRR1;


  /** USART Baud Rate Register 2 (BRR2 at 0x5233) */
  union {

    /// bytewise access to BRR2
    uint8_t  byte;

    /// bitwise access to register BRR2
    struct {
      BITFIELD_UINT   USART_DIV  : 8;      // bits 0-7
    };  // BRR2 bitfield

    /// register _USART_BRR2 reset value
    #define sfr_USART_BRR2_RESET_VALUE   ((uint8_t) 0x00)

  } BRR2;


  /** USART Control Register 1 (CR1 at 0x5234) */
  union {

    /// bytewise access to CR1
    uint8_t  byte;

    /// bitwise access to register CR1
    struct {
      BITFIELD_UINT   PIEN       : 1;      // bit 0
      BITFIELD_UINT   PS         : 1;      // bit 1
      BITFIELD_UINT   PCEN       : 1;      // bit 2
      BITFIELD_UINT   WAKE       : 1;      // bit 3
      BITFIELD_UINT   MSL        : 1;      // bit 4
      BITFIELD_UINT   USARTD     : 1;      // bit 5
      BITFIELD_UINT   T8         : 1;      // bit 6
      BITFIELD_UINT   R8         : 1;      // bit 7
    };  // CR1 bitfield

    /// register _USART_CR1 reset value
    #define sfr_USART_CR1_RESET_VALUE   ((uint8_t) 0x00)

  } CR1;


  /** USART Control Register 2 (CR2 at 0x5235) */
  union {

    /// bytewise access to CR2
    uint8_t  byte;

    /// bitwise access to register CR2
    struct {
      BITFIELD_UINT   SBK        : 1;      // bit 0
      BITFIELD_UINT   RWU        : 1;      // bit 1
      BITFIELD_UINT   REN        : 1;      // bit 2
      BITFIELD_UINT   TEN        : 1;      // bit 3
      BITFIELD_UINT   ILIEN      : 1;      // bit 4
      BITFIELD_UINT   RIEN       : 1;      // bit 5
      BITFIELD_UINT   TCIEN      : 1;      // bit 6
      BITFIELD_UINT   TIEN       : 1;      // bit 7
    };  // CR2 bitfield

    /// register _USART_CR2 reset value
    #define sfr_USART_CR2_RESET_VALUE   ((uint8_t) 0x00)

  } CR2;


  /** USART Control Register 3 (CR3 at 0x5236) */
  union {

    /// bytewise access to CR3
    uint8_t  byte;

    /// bitwise access to register CR3
    struct {
      BITFIELD_UINT   LBCL       : 1;      // bit 0
      BITFIELD_UINT   CPHA       : 1;      // bit 1
      BITFIELD_UINT   CPOL       : 1;      // bit 2
      BITFIELD_UINT   CLKEN      : 1;      // bit 3
      BITFIELD_UINT   STOP       : 2;      // bits 4-5
      BITFIELD_UINT              : 2;      // 2 bits
    };  // CR3 bitfield

    /// register _USART_CR3 reset value
    #define sfr_USART_CR3_RESET_VALUE   ((uint8_t) 0x00)

  } CR3;


  /** USART Control Register 4 (CR4 at 0x5237) */
  union {

    /// bytewise access to CR4
    uint8_t  byte;

    /// bitwise access to register CR4
    struct {
      BITFIELD_UINT   ADD        : 4;      // bits 0-3
      BITFIELD_UINT              : 4;      // 4 bits
    };  // CR4 bitfield

    /// register _USART_CR4 reset value
    #define sfr_USART_CR4_RESET_VALUE   ((uint8_t) 0x00)

  } CR4;

} USART_t;

/// access to USART SFR registers
#define sfr_USART   (*((USART_t*) 0x5230))


//------------------------
// Module WFE
//------------------------

/** struct containing WFE module registers */
typedef struct {

  /** WFE control register 1 (CR1 at 0x50a6) */
  union {

    /// bytewise access to CR1
    uint8_t  byte;

    /// bitwise access to register CR1
    struct {
      BITFIELD_UINT   TIM2_EV0   : 1;      // bit 0
      BITFIELD_UINT   TIM2_EV1   : 1;      // bit 1
      BITFIELD_UINT              : 2;      // 2 bits
      BITFIELD_UINT   EXTI_EV0   : 1;      // bit 4
      BITFIELD_UINT   EXTI_EV1   : 1;      // bit 5
      BITFIELD_UINT   EXTI_EV2   : 1;      // bit 6
      BITFIELD_UINT   EXTI_EV3   : 1;      // bit 7
    };  // CR1 bitfield

    /// register _WFE_CR1 reset value
    #define sfr_WFE_CR1_RESET_VALUE   ((uint8_t) 0x00)

  } CR1;


  /** WFE control register 2 (CR2 at 0x50a7) */
  union {

    /// bytewise access to CR2
    uint8_t  byte;

    /// bitwise access to register CR2
    struct {
      BITFIELD_UINT   EXTI_EV4   : 1;      // bit 0
      BITFIELD_UINT   EXTI_EV5   : 1;      // bit 1
      BITFIELD_UINT   EXTI_EV6   : 1;      // bit 2
      BITFIELD_UINT   EXTI_EV7   : 1;      // bit 3
      BITFIELD_UINT   EXTI_EVB   : 1;      // bit 4
      BITFIELD_UINT   EXTI_EVD   : 1;      // bit 5
      BITFIELD_UINT              : 2;      // 2 bits
    };  // CR2 bitfield

    /// register _WFE_CR2 reset value
    #define sfr_WFE_CR2_RESET_VALUE   ((uint8_t) 0x00)

  } CR2;

} WFE_t;

/// access to WFE SFR registers
#define sfr_WFE   (*((WFE_t*) 0x50a6))


// undefine local macros
#undef  BITFIELD_UINT

// required for C++
#ifdef __cplusplus
  }   // extern "C"
#endif

/*-------------------------------------------------------------------------
  END OF MODULE DEFINITION FOR MULTIPLE INLUSION
-------------------------------------------------------------------------*/
#endif // STM8L101F3_H