
---------- Begin Simulation Statistics ----------
final_tick                               1185853562000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 479647                       # Simulator instruction rate (inst/s)
host_mem_usage                                4558712                       # Number of bytes of host memory used
host_op_rate                                   729596                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2710.33                       # Real time elapsed on the host
host_tick_rate                               43067587                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000004                       # Number of instructions simulated
sim_ops                                    1977442458                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.116727                       # Number of seconds simulated
sim_ticks                                116727191750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       570000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1139990                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        68989                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12494260                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8192423                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8223008                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        30585                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12653500                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82750                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6767                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402611789                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200086484                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        69017                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27080949                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3616043                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875935                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    232937969                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.626510                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.701095                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    133354636     57.25%     57.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42410140     18.21%     75.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2517645      1.08%     76.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11812041      5.07%     81.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8541107      3.67%     85.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1521877      0.65%     85.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2324041      1.00%     86.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3375533      1.45%     88.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27080949     11.63%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    232937969                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159237                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274544                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487734     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077159     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875935                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528104                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875935                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.933818                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.933818                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    173137500                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383513354                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10332355                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32573474                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72313                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17336293                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107799684                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1393                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38317637                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11495                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12653500                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19545350                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           213800876                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9316                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            253561790                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          169                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        144626                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.054201                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19578555                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8275173                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.086130                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    233451945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.649880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.002824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      171125755     73.30%     73.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4226225      1.81%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2385965      1.02%     76.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4912745      2.10%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7921389      3.39%     81.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1223819      0.52%     82.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1761154      0.75%     82.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6099488      2.61%     85.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33795405     14.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    233451945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1891637                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         947869                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  2438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88561                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12197206                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.632451                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146161218                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38317618                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        862975                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107924602                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          414                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          615                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38395905                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382491720                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107843600                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       136684                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381102791                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        20253                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     37862965                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72313                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     37901266                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        10677                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7030642                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1591                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3605                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       650034                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       142336                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3605                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        57254                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31307                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640212123                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380914512                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497788                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318689881                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.631644                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380961462                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      774002212                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329387573                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.070873                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.070873                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90169      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233979138     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103503      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49824      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          340      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66401      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61651      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183133      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       199356      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           39      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227598      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32902      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15529      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107606106     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38320204     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       302640      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          945      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381239478                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1207534                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2405833                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1170528                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1783023                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1954741                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005127                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        206337     10.56%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            3      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            2      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2828      0.14%     10.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.70% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6662      0.34%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1736689     88.84%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         2120      0.11%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           85      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           15      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381896516                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    995552989                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379743984                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384327912                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382490488                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381239478                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1232                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3615702                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        73183                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1232                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5932202                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    233451945                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.633053                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.103161                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    121594647     52.09%     52.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15358176      6.58%     58.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26232169     11.24%     69.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22301943      9.55%     79.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19080796      8.17%     87.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12481414      5.35%     92.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9360139      4.01%     96.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4721241      2.02%     99.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2321420      0.99%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    233451945                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.633036                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19545379                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  45                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5200673                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6567879                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107924602                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38395905                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170756464                       # number of misc regfile reads
system.switch_cpus_1.numCycles              233454383                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      40524587                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844134                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2064669                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17745360                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32338703                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1626084                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356271682                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383055410                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533367696                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42446428                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     92228152                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72313                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    132663248                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5523434                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2315360                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777250945                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101627455                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          588348998                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765502216                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1494291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1269                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2984717                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1269                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1325143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         1265                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2648956                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           1265                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9722                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       561180                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8812                       # Transaction distribution
system.membus.trans_dist::ReadExReq            560276                       # Transaction distribution
system.membus.trans_dist::ReadExResp           560276                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9722                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1709988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1709988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1709988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     72395392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     72395392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72395392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            569998                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  569998    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              569998                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3526528500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3053043000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1185853562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1185853562000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            767918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           68                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          765293                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3866                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3866                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722508                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722507                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        767918                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4478804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4479008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    141872256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              141880960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          723476                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46217152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2217768                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000576                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023998                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2216490     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1278      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2217768                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2218823500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2237468500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            102000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       166603                       # number of demand (read+write) hits
system.l2.demand_hits::total                   166603                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       166603                       # number of overall hits
system.l2.overall_hits::total                  166603                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           68                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1323755                       # number of demand (read+write) misses
system.l2.demand_misses::total                1323823                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           68                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1323755                       # number of overall misses
system.l2.overall_misses::total               1323823                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      7250000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  77089277000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      77096527000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      7250000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  77089277000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     77096527000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           68                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1490358                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1490426                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           68                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1490358                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1490426                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.888213                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.888218                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.888213                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.888218                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 106617.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 58235.305627                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 58237.790853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 106617.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 58235.305627                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 58237.790853                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722143                       # number of writebacks
system.l2.writebacks::total                    722143                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1323755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1323823                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1323755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1323823                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      6570000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  63851737000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  63858307000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      6570000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  63851737000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63858307000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.888213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.888218                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.888213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.888218                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 96617.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 48235.313181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48237.798407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 96617.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 48235.313181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48237.798407                       # average overall mshr miss latency
system.l2.replacements                         722211                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726397                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726397                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726397                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726397                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           68                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               68                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           68                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           68                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       601616                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        601616                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2559                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2559                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1307                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1307                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3866                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3866                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.338076                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.338076                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1307                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1307                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     21703500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     21703500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.338076                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.338076                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16605.585310                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16605.585310                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1696                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1696                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  59133805000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   59133805000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997653                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997653                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82037.764355                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82037.764355                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  51925695000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  51925695000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72037.778228                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72037.778228                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       164907                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             164907                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           68                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       602943                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           603011                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7250000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17955472000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17962722000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           68                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       767850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         767918                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.785235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.785254                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 106617.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 29779.717154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 29788.381970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           68                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       602943                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       603011                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      6570000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11926042000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11932612000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.785235                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.785254                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 96617.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 19779.717154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 19788.381970                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.419227                       # Cycle average of tags in use
system.l2.tags.total_refs                     1721037                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730561                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.355775                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.419227                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999858                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3460                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24604129                       # Number of tag accesses
system.l2.tags.data_accesses                 24604129                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data       753824                       # number of demand (read+write) hits
system.l3.demand_hits::total                   753824                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data       753824                       # number of overall hits
system.l3.overall_hits::total                  753824                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           68                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       569930                       # number of demand (read+write) misses
system.l3.demand_misses::total                 569998                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           68                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       569930                       # number of overall misses
system.l3.overall_misses::total                569998                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6158000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  46349883500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      46356041500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6158000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  46349883500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     46356041500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           68                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1323754                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1323822                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           68                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1323754                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1323822                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.430541                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.430570                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.430541                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.430570                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 90558.823529                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 81325.572439                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 81326.673953                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 90558.823529                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 81325.572439                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 81326.673953                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              561180                       # number of writebacks
system.l3.writebacks::total                    561180                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           68                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       569930                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            569998                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           68                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       569930                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           569998                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5478000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  40650583500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  40656061500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5478000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  40650583500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  40656061500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.430541                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.430570                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.430541                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.430570                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 80558.823529                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71325.572439                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71326.673953                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 80558.823529                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71325.572439                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71326.673953                       # average overall mshr miss latency
system.l3.replacements                         570020                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722143                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722143                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722143                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722143                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         1237                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1237                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1307                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1307                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1307                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1307                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       160535                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                160535                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       560276                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              560276                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  45468604500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   45468604500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720811                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720811                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.777286                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.777286                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81153.939308                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 81153.939308                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       560276                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         560276                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  39865844500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  39865844500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.777286                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.777286                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71153.939308                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71153.939308                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       593289                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             593289                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           68                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data         9654                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             9722                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6158000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data    881279000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total    887437000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           68                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       602943                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         603011                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.016011                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.016122                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 90558.823529                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 91286.409778                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 91281.320716                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           68                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data         9654                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         9722                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5478000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data    784739000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total    790217000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.016011                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.016122                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 80558.823529                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 81286.409778                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 81281.320716                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l3.tags.total_refs                     6532849                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    586404                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     11.140526                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     374.219720                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       299.359972                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   241.771518                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     1.125164                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 15467.523627                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.022841                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.018271                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.014757                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000069                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.944063                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          517                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4999                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        10026                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          784                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  42953316                       # Number of tag accesses
system.l3.tags.data_accesses                 42953316                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            603011                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1283323                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          610524                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1307                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1307                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720811                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720811                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        603011                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3974085                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    130941760                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          570020                       # Total snoops (count)
system.tol3bus.snoopTraffic                  35915520                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1895149                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000667                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.025827                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1893884     99.93%     99.93% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1265      0.07%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1895149                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2046621000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1986386500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     36475520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36479872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     35915520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        35915520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       569930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              569998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       561180                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             561180                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        37284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    312485201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             312522485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        37284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            37284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      307687690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            307687690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      307687690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        37284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    312485201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            620210175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    561180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    569642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004480184500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        32381                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        32381                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1717834                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             529413                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      569998                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     561180                       # Number of write requests accepted
system.mem_ctrls.readBursts                    569998                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   561180                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    288                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            40427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            36182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             35132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             36523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            36803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33086                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6546120250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2848550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17228182750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11490.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30240.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   416519                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  480270                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                569998                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               561180                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  565590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  32383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       234066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    309.202635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.375614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.619975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       109400     46.74%     46.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24951     10.66%     57.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20589      8.80%     66.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18788      8.03%     74.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10961      4.68%     78.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12875      5.50%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12397      5.30%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9829      4.20%     93.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14276      6.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       234066                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        32381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.593558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.545340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.342904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6-7               1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9               1      0.00%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             2      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             6      0.02%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15           100      0.31%      0.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17         10077     31.12%     31.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19         20635     63.73%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          1097      3.39%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23           299      0.92%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25           108      0.33%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27            32      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29            15      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32381                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        32381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.329607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.302643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.954866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10935     33.77%     33.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               57      0.18%     33.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21191     65.44%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              183      0.57%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32381                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36461440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35913600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36479872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35915520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       312.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       307.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    312.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    307.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  116737175000                       # Total gap between requests
system.mem_ctrls.avgGap                     103199.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     36457088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35913600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 37283.514961285786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 312327294.552599370480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 307671241.478316485882                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       569930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       561180                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2663250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  17225519500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2787881682250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     39165.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30223.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4967892.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            889715400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            472883565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2058511980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1487966220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9214068240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41650150230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9749430720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        65522726355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.332157                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  24497787250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3897660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  88331744500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            781551540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            415396905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2009217420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1441236780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9214068240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41262579300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10075806240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        65199856425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.566136                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25402516000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3897660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  87427015750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382794027                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165825                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19545261                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471505113                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382794027                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165825                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19545261                       # number of overall hits
system.cpu.icache.overall_hits::total      1471505113                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1875                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           89                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1964                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1875                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           89                       # number of overall misses
system.cpu.icache.overall_misses::total          1964                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      9349000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9349000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      9349000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9349000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165825                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19545350                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471507077                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165825                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19545350                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471507077                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 105044.943820                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4760.183299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 105044.943820                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4760.183299                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1431                       # number of writebacks
system.cpu.icache.writebacks::total              1431                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           21                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           68                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           68                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           68                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           68                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      7352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      7352000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7352000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 108117.647059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 108117.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 108117.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 108117.647059                       # average overall mshr miss latency
system.cpu.icache.replacements                   1431                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382794027                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165825                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19545261                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471505113                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1875                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           89                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1964                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      9349000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9349000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19545350                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471507077                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 105044.943820                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4760.183299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           68                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      7352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 108117.647059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 108117.647059                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.991398                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471507056                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1943                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          757337.651055                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.271647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     5.719751                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.011171                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       11772058559                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      11772058559                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572869926                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28812711                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136593935                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738276572                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572869926                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28812711                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136593935                       # number of overall hits
system.cpu.dcache.overall_hits::total       738276572                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6119819                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       312322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2427214                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8859355                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6119819                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       312322                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2427214                       # number of overall misses
system.cpu.dcache.overall_misses::total       8859355                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  18325074000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  98034614839                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 116359688839                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  18325074000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  98034614839                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 116359688839                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125033                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139021149                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747135927                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139021149                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747135927                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010723                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011858                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010723                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017459                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011858                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58673.657315                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 40389.769851                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13134.103875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58673.657315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 40389.769851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13134.103875                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       280928                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           67                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12077                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.261406                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3768496                       # number of writebacks
system.cpu.dcache.writebacks::total           3768496                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       933878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       933878                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       933878                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       933878                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       312322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1493336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1805658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       312322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1493336                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1805658                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  18012752000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  81171053339                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  99183805339                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  18012752000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  81171053339                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  99183805339                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010723                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010742                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002417                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010723                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010742                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002417                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 57673.657315                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 54355.519012                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54929.452498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 57673.657315                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 54355.519012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54929.452498                       # average overall mshr miss latency
system.cpu.dcache.replacements                7902539                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423196343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21304849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99066767                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543567959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3224303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       165550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1700840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5090693                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4546925500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  36991418000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41538343500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100767607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548658652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016879                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009278                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 27465.572335                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21748.911126                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8159.663822                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       932990                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       932990                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       165550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       767850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       933400                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4381375500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20854229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25235605000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 26465.572335                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 27159.249202                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27036.217056                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149673583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194708613                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2895516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146772                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726374                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3768662                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  13778148500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  61043196839                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  74821345339                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 93874.502630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 84038.245916                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19853.556870                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          888                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          888                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725486                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  13631376500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  60316823839                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  73948200339                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 92874.502630                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 83139.886695                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84777.898671                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993839                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746203296                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7903051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.419648                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   412.038329                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    49.591102                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    50.364408                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.804762                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.096858                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.098368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996446759                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996446759                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1185853562000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815094000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 233038468000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
