/LIB*
!/SRC
*~
\#*
.\#*
transcript
vsim.wlf
make2.txt
.vscode/*
modelsim.ini

build

.project
.sw[a-p]
tags

trace_core_*.log

ibex_simple_system.log
ibex_simple_system_pcount.csv

__pycache__
