// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.3
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _savekeyvalues0_1_HH_
#define _savekeyvalues0_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct savekeyvalues0_1 : public sc_module {
    // Port declarations 58
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_dram_AWVALID;
    sc_in< sc_logic > m_axi_dram_AWREADY;
    sc_out< sc_lv<32> > m_axi_dram_AWADDR;
    sc_out< sc_lv<1> > m_axi_dram_AWID;
    sc_out< sc_lv<32> > m_axi_dram_AWLEN;
    sc_out< sc_lv<3> > m_axi_dram_AWSIZE;
    sc_out< sc_lv<2> > m_axi_dram_AWBURST;
    sc_out< sc_lv<2> > m_axi_dram_AWLOCK;
    sc_out< sc_lv<4> > m_axi_dram_AWCACHE;
    sc_out< sc_lv<3> > m_axi_dram_AWPROT;
    sc_out< sc_lv<4> > m_axi_dram_AWQOS;
    sc_out< sc_lv<4> > m_axi_dram_AWREGION;
    sc_out< sc_lv<1> > m_axi_dram_AWUSER;
    sc_out< sc_logic > m_axi_dram_WVALID;
    sc_in< sc_logic > m_axi_dram_WREADY;
    sc_out< sc_lv<64> > m_axi_dram_WDATA;
    sc_out< sc_lv<8> > m_axi_dram_WSTRB;
    sc_out< sc_logic > m_axi_dram_WLAST;
    sc_out< sc_lv<1> > m_axi_dram_WID;
    sc_out< sc_lv<1> > m_axi_dram_WUSER;
    sc_out< sc_logic > m_axi_dram_ARVALID;
    sc_in< sc_logic > m_axi_dram_ARREADY;
    sc_out< sc_lv<32> > m_axi_dram_ARADDR;
    sc_out< sc_lv<1> > m_axi_dram_ARID;
    sc_out< sc_lv<32> > m_axi_dram_ARLEN;
    sc_out< sc_lv<3> > m_axi_dram_ARSIZE;
    sc_out< sc_lv<2> > m_axi_dram_ARBURST;
    sc_out< sc_lv<2> > m_axi_dram_ARLOCK;
    sc_out< sc_lv<4> > m_axi_dram_ARCACHE;
    sc_out< sc_lv<3> > m_axi_dram_ARPROT;
    sc_out< sc_lv<4> > m_axi_dram_ARQOS;
    sc_out< sc_lv<4> > m_axi_dram_ARREGION;
    sc_out< sc_lv<1> > m_axi_dram_ARUSER;
    sc_in< sc_logic > m_axi_dram_RVALID;
    sc_out< sc_logic > m_axi_dram_RREADY;
    sc_in< sc_lv<64> > m_axi_dram_RDATA;
    sc_in< sc_logic > m_axi_dram_RLAST;
    sc_in< sc_lv<1> > m_axi_dram_RID;
    sc_in< sc_lv<1> > m_axi_dram_RUSER;
    sc_in< sc_lv<2> > m_axi_dram_RRESP;
    sc_in< sc_logic > m_axi_dram_BVALID;
    sc_out< sc_logic > m_axi_dram_BREADY;
    sc_in< sc_lv<2> > m_axi_dram_BRESP;
    sc_in< sc_lv<1> > m_axi_dram_BID;
    sc_in< sc_lv<1> > m_axi_dram_BUSER;
    sc_in< sc_lv<29> > dram_offset;
    sc_in< sc_lv<32> > buffer_0_key_read;
    sc_in< sc_lv<32> > buffer_0_value_read;
    sc_in< sc_lv<32> > offset_kvs;
    sc_out< sc_logic > dram_blk_n_AW;
    sc_out< sc_logic > dram_blk_n_W;
    sc_out< sc_logic > dram_blk_n_B;


    // Module declarations
    savekeyvalues0_1(sc_module_name name);
    SC_HAS_PROCESS(savekeyvalues0_1);

    ~savekeyvalues0_1();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > buffer_0_value_read_1_reg_133;
    sc_signal< sc_lv<32> > buffer_0_value_read_1_reg_133_pp0_iter1_reg;
    sc_signal< sc_lv<32> > buffer_0_key_read_1_reg_138;
    sc_signal< sc_lv<32> > buffer_0_key_read_1_reg_138_pp0_iter1_reg;
    sc_signal< sc_lv<33> > add_ln2517_fu_110_p2;
    sc_signal< sc_lv<33> > add_ln2517_reg_143;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln2517_5_fu_116_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > add_ln2517_1_fu_96_p2;
    sc_signal< sc_lv<33> > zext_ln2517_fu_102_p1;
    sc_signal< sc_lv<33> > zext_ln2517_4_fu_106_p1;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to6;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_18400;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln2517_1_fu_96_p2();
    void thread_add_ln2517_fu_110_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to6();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_dram_blk_n_AW();
    void thread_dram_blk_n_B();
    void thread_dram_blk_n_W();
    void thread_m_axi_dram_ARADDR();
    void thread_m_axi_dram_ARBURST();
    void thread_m_axi_dram_ARCACHE();
    void thread_m_axi_dram_ARID();
    void thread_m_axi_dram_ARLEN();
    void thread_m_axi_dram_ARLOCK();
    void thread_m_axi_dram_ARPROT();
    void thread_m_axi_dram_ARQOS();
    void thread_m_axi_dram_ARREGION();
    void thread_m_axi_dram_ARSIZE();
    void thread_m_axi_dram_ARUSER();
    void thread_m_axi_dram_ARVALID();
    void thread_m_axi_dram_AWADDR();
    void thread_m_axi_dram_AWBURST();
    void thread_m_axi_dram_AWCACHE();
    void thread_m_axi_dram_AWID();
    void thread_m_axi_dram_AWLEN();
    void thread_m_axi_dram_AWLOCK();
    void thread_m_axi_dram_AWPROT();
    void thread_m_axi_dram_AWQOS();
    void thread_m_axi_dram_AWREGION();
    void thread_m_axi_dram_AWSIZE();
    void thread_m_axi_dram_AWUSER();
    void thread_m_axi_dram_AWVALID();
    void thread_m_axi_dram_BREADY();
    void thread_m_axi_dram_RREADY();
    void thread_m_axi_dram_WDATA();
    void thread_m_axi_dram_WID();
    void thread_m_axi_dram_WLAST();
    void thread_m_axi_dram_WSTRB();
    void thread_m_axi_dram_WUSER();
    void thread_m_axi_dram_WVALID();
    void thread_zext_ln2517_4_fu_106_p1();
    void thread_zext_ln2517_5_fu_116_p1();
    void thread_zext_ln2517_fu_102_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
