
---------- Begin Simulation Statistics ----------
final_tick                                22829458500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55168                       # Simulator instruction rate (inst/s)
host_mem_usage                                 951392                       # Number of bytes of host memory used
host_op_rate                                   110194                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   543.80                       # Real time elapsed on the host
host_tick_rate                               41981588                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      59923262                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022829                       # Number of seconds simulated
sim_ticks                                 22829458500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  32165395                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19323252                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      59923262                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.521964                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.521964                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1819047                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   896141                       # number of floating regfile writes
system.cpu.idleCycles                         2471689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               607082                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7042925                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.556523                       # Inst execution rate
system.cpu.iew.exec_refs                     14919512                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5521214                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2557961                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              10110221                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1368                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             43408                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              6049114                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            76913358                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9398298                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            911916                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              71069156                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17518                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1084794                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 535250                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1107292                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           5937                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       429642                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         177440                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  79635872                       # num instructions consuming a value
system.cpu.iew.wb_count                      70520144                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.624172                       # average fanout of values written-back
system.cpu.iew.wb_producers                  49706468                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.544499                       # insts written-back per cycle
system.cpu.iew.wb_sent                       70780132                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                107036943                       # number of integer regfile reads
system.cpu.int_regfile_writes                56566683                       # number of integer regfile writes
system.cpu.ipc                               0.657046                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.657046                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1152924      1.60%      1.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              54788703     76.12%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               121748      0.17%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 83546      0.12%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               53219      0.07%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                21831      0.03%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               257285      0.36%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               103080      0.14%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              175331      0.24%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              14679      0.02%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             109      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9227217     12.82%     91.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5008365      6.96%     98.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          359177      0.50%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         613628      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               71981072                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1731778                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3375852                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1548718                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2494583                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1140050                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015838                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  946437     83.02%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  20943      1.84%     84.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    378      0.03%     84.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   908      0.08%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  416      0.04%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  53749      4.71%     89.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 43085      3.78%     93.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             36200      3.18%     96.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            37930      3.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               70236420                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          185019067                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     68971426                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          91414527                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   76899869                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  71981072                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               13489                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        16990073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            105496                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          10312                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     20437783                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      43187229                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.666721                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.284542                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            23884304     55.30%     55.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3075442      7.12%     62.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3317749      7.68%     70.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3173202      7.35%     77.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2925233      6.77%     84.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2405508      5.57%     89.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2459550      5.70%     95.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1305174      3.02%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              641067      1.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        43187229                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.576495                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            318568                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           556170                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             10110221                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6049114                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                29915790                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         45658918                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          327809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        88030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        184252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3515                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1036902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1501                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2074950                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1505                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 8922627                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6342847                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            623082                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3978100                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3535754                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.880471                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  758281                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               5786                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          429077                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             207163                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           221914                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        76876                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        16676891                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            520735                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     40751279                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.470463                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.438067                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        24825231     60.92%     60.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3739454      9.18%     70.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2495163      6.12%     76.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3635722      8.92%     85.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1113944      2.73%     87.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          685154      1.68%     89.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          626289      1.54%     91.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          395540      0.97%     92.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3234782      7.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     40751279                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               59923262                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12596804                       # Number of memory references committed
system.cpu.commit.loads                       7867876                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1584                       # Number of memory barriers committed
system.cpu.commit.branches                    6210706                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1192933                       # Number of committed floating point instructions.
system.cpu.commit.integer                    58730374                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                572664                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       718544      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     45877833     76.56%     77.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       116091      0.19%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        73694      0.12%     78.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42397      0.07%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        17886      0.03%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       221136      0.37%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        89042      0.15%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       163779      0.27%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         5737      0.01%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7682438     12.82%     91.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4295092      7.17%     98.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       185438      0.31%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       433836      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     59923262                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3234782                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     12772152                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12772152                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12803639                       # number of overall hits
system.cpu.dcache.overall_hits::total        12803639                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       404408                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         404408                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       405992                       # number of overall misses
system.cpu.dcache.overall_misses::total        405992                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15011635491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15011635491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15011635491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15011635491                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     13176560                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13176560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13209631                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13209631                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030691                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030691                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030735                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030735                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37120.026041                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37120.026041                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36975.200228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36975.200228                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       152318                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          327                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3561                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.773940                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    81.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       138953                       # number of writebacks
system.cpu.dcache.writebacks::total            138953                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       172428                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       172428                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       172428                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       172428                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       231980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       231980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       232863                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       232863                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7974712991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7974712991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8000270491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8000270491                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017606                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017606                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017628                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017628                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34376.726403                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34376.726403                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34356.125666                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34356.125666                       # average overall mshr miss latency
system.cpu.dcache.replacements                 232267                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      8115304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8115304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       328145                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        328145                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10798001500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10798001500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8443449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8443449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038864                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038864                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32906.189337                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32906.189337                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       171909                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       171909                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       156236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       156236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3852136000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3852136000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018504                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018504                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24655.879567                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24655.879567                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4656848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4656848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        76263                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        76263                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4213633991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4213633991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016113                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016113                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55251.353750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55251.353750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          519                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          519                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75744                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75744                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4122576991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4122576991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54427.769738                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54427.769738                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        31487                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         31487                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1584                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1584                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        33071                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        33071                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.047897                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.047897                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          883                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          883                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25557500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25557500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.026700                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.026700                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28943.941110                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28943.941110                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.287585                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13036527                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            232779                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             56.003879                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.287585                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998609                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998609                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          26652041                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         26652041                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 20678138                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               9500014                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11783393                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                690434                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 535250                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3463651                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                105504                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               81586816                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                507462                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     9401894                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5525655                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         70397                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         15821                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           22006944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       42751212                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     8922627                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4501198                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      20526425                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1277788                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         73                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1646                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         12739                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          482                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   6505670                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                329937                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           43187229                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.974451                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.198302                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 29703531     68.78%     68.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   708244      1.64%     70.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   777555      1.80%     72.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   690774      1.60%     73.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   960516      2.22%     76.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   981395      2.27%     78.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   924949      2.14%     80.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   885478      2.05%     82.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  7554787     17.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             43187229                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.195419                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.936317                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5640198                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5640198                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5640198                       # number of overall hits
system.cpu.icache.overall_hits::total         5640198                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       865468                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         865468                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       865468                       # number of overall misses
system.cpu.icache.overall_misses::total        865468                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12205181488                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12205181488                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12205181488                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12205181488                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6505666                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6505666                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6505666                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6505666                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.133033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.133033                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14102.406430                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14102.406430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14102.406430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14102.406430                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6978                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               302                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.105960                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       804609                       # number of writebacks
system.cpu.icache.writebacks::total            804609                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        60259                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        60259                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        60259                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        60259                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       805209                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       805209                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       805209                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       805209                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10817270493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10817270493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10817270493                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10817270493                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.123770                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.123770                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.123770                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.123770                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13434.115233                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13434.115233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13434.115233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13434.115233                       # average overall mshr miss latency
system.cpu.icache.replacements                 804609                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5640198                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5640198                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       865468                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        865468                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12205181488                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12205181488                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6505666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6505666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.133033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14102.406430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14102.406430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        60259                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        60259                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       805209                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       805209                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10817270493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10817270493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.123770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.123770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13434.115233                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13434.115233                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.753778                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6445407                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            805209                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.004639                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.753778                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997566                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997566                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          262                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13816541                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13816541                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     6507698                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         76858                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      905737                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 2242344                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 5846                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                5937                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1320186                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                12993                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2692                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  22829458500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 535250                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 21142844                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4399020                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3531                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  11940565                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5166019                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               79952892                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 42063                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 360025                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  66520                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4614228                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             399                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            87650525                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   198099299                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                123335103                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2213651                       # Number of floating rename lookups
system.cpu.rename.committedMaps              65521355                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 22129127                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      85                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  67                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2518542                       # count of insts added to the skid buffer
system.cpu.rob.reads                        113988795                       # The number of ROB reads
system.cpu.rob.writes                       155651618                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   59923262                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               788942                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               152657                       # number of demand (read+write) hits
system.l2.demand_hits::total                   941599                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              788942                       # number of overall hits
system.l2.overall_hits::.cpu.data              152657                       # number of overall hits
system.l2.overall_hits::total                  941599                       # number of overall hits
system.l2.demand_misses::.cpu.inst              16115                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              80122                       # number of demand (read+write) misses
system.l2.demand_misses::total                  96237                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             16115                       # number of overall misses
system.l2.overall_misses::.cpu.data             80122                       # number of overall misses
system.l2.overall_misses::total                 96237                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   1250269500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6018516500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7268786000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   1250269500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6018516500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7268786000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           805057                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           232779                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1037836                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          805057                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          232779                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1037836                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.020017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.344198                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.092729                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.020017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.344198                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.092729                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77584.207260                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75116.902973                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75530.056008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77584.207260                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75116.902973                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75530.056008                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53775                       # number of writebacks
system.l2.writebacks::total                     53775                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         16103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         80122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             96225                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        16103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        80122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            96225                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   1084976500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5201640750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6286617250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   1084976500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5201640750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6286617250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.020002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.344198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.092717                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.020002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.344198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.092717                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67377.289946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64921.504081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65332.473370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67377.289946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64921.504081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65332.473370                       # average overall mshr miss latency
system.l2.replacements                          89431                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       138953                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           138953                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       138953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       138953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       803794                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           803794                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       803794                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       803794                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           75                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            75                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               84                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   84                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data           86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.023256                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.023256                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        26000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        26000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.023256                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.023256                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             24463                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24463                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           51319                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51319                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3743248000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3743248000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.677192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.677192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72940.782166                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72940.782166                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        51319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3219516500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3219516500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.677192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.677192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62735.370915                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62735.370915                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         788942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             788942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        16115                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16115                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1250269500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1250269500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       805057                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         805057                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.020017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.020017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77584.207260                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77584.207260                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        16103                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16103                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   1084976500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1084976500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.020002                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.020002                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67377.289946                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67377.289946                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        128194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            128194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        28803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2275268500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2275268500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       156997                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        156997                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.183462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.183462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78994.149915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78994.149915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        28803                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28803                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1982124250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1982124250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.183462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.183462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68816.590286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68816.590286                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8125.396109                       # Cycle average of tags in use
system.l2.tags.total_refs                     2073354                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     97623                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.238376                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     220.026703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2388.982177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5516.387229                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.291624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.673387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991870                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          973                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6065                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1016                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16685167                       # Number of tag accesses
system.l2.tags.data_accesses                 16685167                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     53774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     16103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     80078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000615903750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3226                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3226                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246019                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50569                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       96225                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53775                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96225                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53775                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 96225                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53775                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   74321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.806572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.841368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.890878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3223     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3226                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.659950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.631487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.992369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2194     68.01%     68.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      1.36%     69.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              898     27.84%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               72      2.23%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.53%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3226                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6158400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3441600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    269.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    150.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   22827747000                       # Total gap between requests
system.mem_ctrls.avgGap                     152184.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1030592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5124992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3439680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 45143076.871490404010                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 224490300.547426462173                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 150668488.260463982821                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        16103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        80122                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        53775                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    553554750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2557983500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 538136388250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34375.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31926.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10007185.28                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      1030592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5127808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6158400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      1030592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      1030592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3441600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3441600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        16103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        80122                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          96225                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53775                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53775                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     45143077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    224613650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        269756727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     45143077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     45143077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    150752590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       150752590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    150752590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     45143077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    224613650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       420509317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                96181                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               53745                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         6027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3421                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3596                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3538                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3060                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3516                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1308144500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             480905000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3111538250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13600.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32350.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               66004                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              31717                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.62                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.01                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        52205                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   183.799713                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   121.522641                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   222.706017                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        26601     50.95%     50.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14731     28.22%     79.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4665      8.94%     88.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1841      3.53%     91.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1026      1.97%     93.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          613      1.17%     94.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          388      0.74%     95.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          258      0.49%     96.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2082      3.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        52205                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6155584                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3439680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              269.633377                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              150.668488                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.28                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       192023160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       102062730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      351238020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     142041420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1802124480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7977233220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2048875200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   12615598230                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   552.601729                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5246093750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    762219750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16821145000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       180720540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        96055245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      335494320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     138507480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1802124480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7884804870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2126709600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   12564416535                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   550.359814                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5445812250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    762219750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16621426500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              44906                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53775                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34250                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51319                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51319                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44906                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       280477                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       280477                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 280477                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9600000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9600000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9600000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96227                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96227    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96227                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            99838000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120281250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            962206                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       192728                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       804609                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          128970                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              86                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             86                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75782                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75782                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        805209                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       156997                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2414875                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       697997                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3112872                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    103018624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     23790848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              126809472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           89583                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3451328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1127505                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004468                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066749                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1122471     99.55%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5030      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1127505                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  22829458500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1981037000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1208031064                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349408605                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
