// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module IBUF(	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
  input         clock,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
                reset,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
  output        io_inst_data_ready,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:8:14
  input         io_inst_data_valid,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:8:14
  input  [63:0] io_inst_data_bits_pc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:8:14
  input  [31:0] io_inst_data_bits_instructions_0,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:8:14
                io_inst_data_bits_instructions_1,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:8:14
                io_inst_data_bits_instructions_2,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:8:14
                io_inst_data_bits_instructions_3,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:8:14
                io_inst_data_bits_instructions_4,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:8:14
                io_inst_data_bits_instructions_5,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:8:14
                io_inst_data_bits_instructions_6,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:8:14
                io_inst_data_bits_instructions_7,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:8:14
  output        io_out_valid,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:8:14
  output [63:0] io_out_bits_pc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:8:14
  output [31:0] io_out_bits_inst_raw	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:8:14
);

  reg  [2:0]       inst_idx;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:13:25
  reg  [63:0]      current_packet_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
  reg  [31:0]      current_packet_instructions_0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
  reg  [31:0]      current_packet_instructions_1;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
  reg  [31:0]      current_packet_instructions_2;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
  reg  [31:0]      current_packet_instructions_3;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
  reg  [31:0]      current_packet_instructions_4;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
  reg  [31:0]      current_packet_instructions_5;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
  reg  [31:0]      current_packet_instructions_6;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
  reg  [31:0]      current_packet_instructions_7;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
  reg              busy;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:15:21
  wire [7:0][31:0] _GEN =
    {{current_packet_instructions_7},
     {current_packet_instructions_6},
     {current_packet_instructions_5},
     {current_packet_instructions_4},
     {current_packet_instructions_3},
     {current_packet_instructions_2},
     {current_packet_instructions_1},
     {current_packet_instructions_0}};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27, :28:24
  always @(posedge clock) begin	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
    automatic logic _GEN_0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:20:14
    _GEN_0 = ~busy & io_inst_data_valid;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:15:21, :18:25, :20:14
    if (reset) begin	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
      inst_idx <= 3'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:13:25
      busy <= 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:15:21
    end
    else begin	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
      if (busy)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:15:21
        inst_idx <= inst_idx + 3'h1;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:13:25, :34:26
      else if (_GEN_0)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:20:14
        inst_idx <= 3'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:13:25
      busy <= ~(busy & (&inst_idx)) & (_GEN_0 | busy);	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:13:25, :15:21, :20:{14,37}, :22:10, :33:21, :35:{19,28}, :36:12
    end
    if (_GEN_0) begin	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:20:14
      current_packet_pc <= io_inst_data_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
      current_packet_instructions_0 <= io_inst_data_bits_instructions_0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
      current_packet_instructions_1 <= io_inst_data_bits_instructions_1;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
      current_packet_instructions_2 <= io_inst_data_bits_instructions_2;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
      current_packet_instructions_3 <= io_inst_data_bits_instructions_3;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
      current_packet_instructions_4 <= io_inst_data_bits_instructions_4;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
      current_packet_instructions_5 <= io_inst_data_bits_instructions_5;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
      current_packet_instructions_6 <= io_inst_data_bits_instructions_6;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
      current_packet_instructions_7 <= io_inst_data_bits_instructions_7;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:14:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
      automatic logic [31:0] _RANDOM[0:13];	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
        `INIT_RANDOM_PROLOG_	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
        for (logic [3:0] i = 4'h0; i < 4'hE; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
        end	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
        inst_idx = _RANDOM[4'h0][2:0];	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7, :13:25
        current_packet_pc = {_RANDOM[4'h0][31:3], _RANDOM[4'h1], _RANDOM[4'h2][2:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7, :13:25, :14:27
        current_packet_instructions_0 = {_RANDOM[4'h2][31:3], _RANDOM[4'h3][2:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7, :14:27
        current_packet_instructions_1 = {_RANDOM[4'h3][31:3], _RANDOM[4'h4][2:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7, :14:27
        current_packet_instructions_2 = {_RANDOM[4'h4][31:3], _RANDOM[4'h5][2:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7, :14:27
        current_packet_instructions_3 = {_RANDOM[4'h5][31:3], _RANDOM[4'h6][2:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7, :14:27
        current_packet_instructions_4 = {_RANDOM[4'h6][31:3], _RANDOM[4'h7][2:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7, :14:27
        current_packet_instructions_5 = {_RANDOM[4'h7][31:3], _RANDOM[4'h8][2:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7, :14:27
        current_packet_instructions_6 = {_RANDOM[4'h8][31:3], _RANDOM[4'h9][2:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7, :14:27
        current_packet_instructions_7 = {_RANDOM[4'h9][31:3], _RANDOM[4'hA][2:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7, :14:27
        busy = _RANDOM[4'hD][5];	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7, :15:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
      `FIRRTL_AFTER_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_inst_data_ready = ~busy;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7, :15:21, :18:25
  assign io_out_valid = busy;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7, :15:21
  assign io_out_bits_pc = current_packet_pc + {59'h0, inst_idx, 2'h0};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7, :13:25, :14:27, :30:{45,57}
  assign io_out_bits_inst_raw = _GEN[inst_idx];	// home/emerald/zaqal/src/main/scala/zaqal/frontend/IBUF.scala:7:7, :13:25, :28:24
endmodule

