name: CEC
description: HDMI-CEC
groupName: CEC
source: STM32G051 SVD v1.4
registers:
  - name: CR
    displayName: CR
    description: CEC control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CECEN
        description: CEC enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CEC peripheral is off.
            value: 0
          - name: B_0x1
            description: CEC peripheral is on.
            value: 1
      - name: TXSOM
        description: Tx start of message
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No CEC transmission is on-going
            value: 0
          - name: B_0x1
            description: CEC transmission command
            value: 1
      - name: TXEOM
        description: Tx end of message
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TXDR data byte is transmitted with EOM = 0
            value: 0
          - name: B_0x1
            description: TXDR data byte is transmitted with EOM = 1
            value: 1
  - name: CFGR
    displayName: CFGR
    description: "This register is used to configure the\n          HDMI-CEC controller. It is mandatory to write CEC_CFGR\n          only when CECEN=0."
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SFT
        description: Signal free time
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: 0.5 nominal data bit periods
            value: 1
          - name: B_0x2
            description: 1.5 nominal data bit periods
            value: 2
          - name: B_0x3
            description: 2.5 nominal data bit periods
            value: 3
          - name: B_0x4
            description: 3.5 nominal data bit periods
            value: 4
          - name: B_0x5
            description: 4.5 nominal data bit periods
            value: 5
          - name: B_0x6
            description: 5.5 nominal data bit periods
            value: 6
          - name: B_0x7
            description: 6.5 nominal data bit periods
            value: 7
      - name: RXTOL
        description: Rx-tolerance
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'Standard tolerance margin:'
            value: 0
          - name: B_0x1
            description: Extended tolerance
            value: 1
      - name: BRESTP
        description: "Rx-stop on bit rising error\nThe BRESTP bit is set and cleared by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BRE detection does not stop reception of the CEC message. Data bit is sampled at 1.05 ms.
            value: 0
          - name: B_0x1
            description: BRE detection stops message reception.
            value: 1
      - name: BREGEN
        description: Generate error-bit on bit rising error
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BRE detection does not generate an error-bit on the CEC line.
            value: 0
          - name: B_0x1
            description: BRE detection generates an error-bit on the CEC line (if BRESTP is set).
            value: 1
      - name: LBPEGEN
        description: Generate error-bit on long bit period error
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LBPE detection does not generate an error-bit on the CEC line.
            value: 0
          - name: B_0x1
            description: LBPE detection generates an error-bit on the CEC line.
            value: 1
      - name: BRDNOGEN
        description: Avoid error-bit generation in broadcast
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BRE detection with BRESTP = 1 and BREGEN = 0 on a broadcast message generates an
            value: 0
          - name: B_0x1
            description: Error-bit is not generated in the same condition as above. An error-bit is not generated even in case of an SBPE detection in a broadcast message if listen mode is set.
            value: 1
      - name: SFTOP
        description: "SFT option bit\nThe SFTOPT bit is set and cleared by software."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SFT timer starts when TXSOM is set by software.
            value: 0
          - name: B_0x1
            description: SFT timer starts automatically at the end of message transmission/reception.
            value: 1
      - name: OAR
        description: Own addresses configuration
        bitOffset: 16
        bitWidth: 15
        access: read-write
      - name: LSTN
        description: "Listen mode\nLSTN bit is set and cleared by software."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CEC peripheral receives only message addressed to its own address (OAR). Messages addressed to different destination are ignored. Broadcast messages are always received.
            value: 0
          - name: B_0x1
            description: 'CEC peripheral receives messages addressed to its own address (OAR) with positive acknowledge. Messages addressed to different destination are received, but without interfering with the CEC bus: no acknowledge sent.'
            value: 1
  - name: TXDR
    displayName: TXDR
    description: CEC Tx data register
    addressOffset: 8
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TXD
        description: "Tx Data register. TXD is a write-only\n              register containing the data byte to be transmitted.\n              Note: TXD must be written when\n              TXSTART=1"
        bitOffset: 0
        bitWidth: 8
  - name: RXDR
    displayName: RXDR
    description: CEC Rx Data Register
    addressOffset: 12
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RXD
        description: "Rx Data register. RXD is read-only and\n              contains the last data byte which has been received\n              from the CEC line."
        bitOffset: 0
        bitWidth: 8
  - name: ISR
    displayName: ISR
    description: "CEC Interrupt and Status\n          Register"
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: RXBR
        description: "Rx-Byte Received The RXBR bit is set by\n              hardware to inform application that a new byte has\n              been received from the CEC line and stored into the\n              RXD buffer. RXBR is cleared by software write at\n              1."
        bitOffset: 0
        bitWidth: 1
      - name: RXEND
        description: "End Of Reception RXEND is set by\n              hardware to inform application that the last byte of\n              a CEC message is received from the CEC line and\n              stored into the RXD buffer. RXEND is set at the same\n              time of RXBR. RXEND is cleared by software write at\n              1."
        bitOffset: 1
        bitWidth: 1
      - name: RXOVR
        description: "Rx-Overrun RXOVR is set by hardware if\n              RXBR is not yet cleared at the time a new byte is\n              received on the CEC line and stored into RXD. RXOVR\n              assertion stops message reception so that no\n              acknowledge is sent. In case of broadcast, a negative\n              acknowledge is sent. RXOVR is cleared by software\n              write at 1."
        bitOffset: 2
        bitWidth: 1
      - name: BRE
        description: "Rx-Bit Rising Error BRE is set by\n              hardware in case a Data-Bit waveform is detected with\n              Bit Rising Error. BRE is set either at the time the\n              misplaced rising edge occurs, or at the end of the\n              maximum BRE tolerance allowed by RXTOL, in case\n              rising edge is still longing. BRE stops message\n              reception if BRESTP=1. BRE generates an Error-Bit on\n              the CEC line if BREGEN=1. BRE is cleared by software\n              write at 1."
        bitOffset: 3
        bitWidth: 1
      - name: SBPE
        description: "Rx-Short Bit Period Error SBPE is set by\n              hardware in case a Data-Bit waveform is detected with\n              Short Bit Period Error. SBPE is set at the time the\n              anticipated falling edge occurs. SBPE generates an\n              Error-Bit on the CEC line. SBPE is cleared by\n              software write at 1."
        bitOffset: 4
        bitWidth: 1
      - name: LBPE
        description: "Rx-Long Bit Period Error LBPE is set by\n              hardware in case a Data-Bit waveform is detected with\n              Long Bit Period Error. LBPE is set at the end of the\n              maximum bit-extension tolerance allowed by RXTOL, in\n              case falling edge is still longing. LBPE always stops\n              reception of the CEC message. LBPE generates an\n              Error-Bit on the CEC line if LBPEGEN=1. In case of\n              broadcast, Error-Bit is generated even in case of\n              LBPEGEN=0. LBPE is cleared by software write at\n              1."
        bitOffset: 5
        bitWidth: 1
      - name: RXACKE
        description: "Rx-Missing Acknowledge In receive mode,\n              RXACKE is set by hardware to inform application that\n              no acknowledge was seen on the CEC line. RXACKE\n              applies only for broadcast messages and in listen\n              mode also for not directly addressed messages\n              (destination address not enabled in OAR). RXACKE\n              aborts message reception. RXACKE is cleared by\n              software write at 1."
        bitOffset: 6
        bitWidth: 1
      - name: ARBLST
        description: "Arbitration Lost ARBLST is set by\n              hardware to inform application that CEC device is\n              switching to reception due to arbitration lost event\n              following the TXSOM command. ARBLST can be due either\n              to a contending CEC device starting earlier or\n              starting at the same time but with higher HEADER\n              priority. After ARBLST assertion TXSOM bit keeps\n              pending for next transmission attempt. ARBLST is\n              cleared by software write at 1."
        bitOffset: 7
        bitWidth: 1
      - name: TXBR
        description: "Tx-Byte Request TXBR is set by hardware\n              to inform application that the next transmission data\n              has to be written to TXDR. TXBR is set when the 4th\n              bit of currently transmitted byte is sent.\n              Application must write the next byte to TXDR within 6\n              nominal data-bit periods before transmission underrun\n              error occurs (TXUDR). TXBR is cleared by software\n              write at 1."
        bitOffset: 8
        bitWidth: 1
      - name: TXEND
        description: "End of Transmission TXEND is set by\n              hardware to inform application that the last byte of\n              the CEC message has been successfully transmitted.\n              TXEND clears the TXSOM and TXEOM control bits. TXEND\n              is cleared by software write at 1."
        bitOffset: 9
        bitWidth: 1
      - name: TXUDR
        description: "Tx-Buffer Underrun In transmission mode,\n              TXUDR is set by hardware if application was not in\n              time to load TXDR before of next byte transmission.\n              TXUDR aborts message transmission and clears TXSOM\n              and TXEOM control bits. TXUDR is cleared by software\n              write at 1"
        bitOffset: 10
        bitWidth: 1
      - name: TXERR
        description: "Tx-Error In transmission mode, TXERR is\n              set by hardware if the CEC initiator detects low\n              impedance on the CEC line while it is released. TXERR\n              aborts message transmission and clears TXSOM and\n              TXEOM controls. TXERR is cleared by software write at\n              1."
        bitOffset: 11
        bitWidth: 1
      - name: TXACKE
        description: "Tx-Missing Acknowledge Error In\n              transmission mode, TXACKE is set by hardware to\n              inform application that no acknowledge was received.\n              In case of broadcast transmission, TXACKE informs\n              application that a negative acknowledge was received.\n              TXACKE aborts message transmission and clears TXSOM\n              and TXEOM controls. TXACKE is cleared by software\n              write at 1."
        bitOffset: 12
        bitWidth: 1
  - name: IER
    displayName: IER
    description: CEC interrupt enable register
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: RXBRIE
        description: "Rx-byte received interrupt enable\nThe RXBRIE bit is set and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RXBR interrupt disabled
            value: 0
          - name: B_0x1
            description: RXBR interrupt enabled
            value: 1
      - name: RXENDIE
        description: "End of reception interrupt enable\nThe RXENDIE bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RXEND interrupt disabled
            value: 0
          - name: B_0x1
            description: RXEND interrupt enabled
            value: 1
      - name: RXOVRIE
        description: "Rx-buffer overrun interrupt enable\nThe RXOVRIE bit is set and cleared by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RXOVR interrupt disabled
            value: 0
          - name: B_0x1
            description: RXOVR interrupt enabled
            value: 1
      - name: BREIE
        description: "Bit rising error interrupt enable\nThe BREIE bit is set and cleared by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BRE interrupt disabled
            value: 0
          - name: B_0x1
            description: BRE interrupt enabled
            value: 1
      - name: SBPEIE
        description: "Short bit period error interrupt enable\nThe SBPEIE bit is set and cleared by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SBPE interrupt disabled
            value: 0
          - name: B_0x1
            description: SBPE interrupt enabled
            value: 1
      - name: LBPEIE
        description: "Long bit period error interrupt enable\nThe LBPEIE bit is set and cleared by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LBPE interrupt disabled
            value: 0
          - name: B_0x1
            description: LBPE interrupt enabled
            value: 1
      - name: RXACKIE
        description: "Rx-missing acknowledge error interrupt enable\nThe RXACKIE bit is set and cleared by software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RXACKE interrupt disabled
            value: 0
          - name: B_0x1
            description: RXACKE interrupt enabled
            value: 1
      - name: ARBLSTIE
        description: "Arbitration lost interrupt enable\nThe ARBLSTIE bit is set and cleared by software."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ARBLST interrupt disabled
            value: 0
          - name: B_0x1
            description: ARBLST interrupt enabled
            value: 1
      - name: TXBRIE
        description: "Tx-byte request interrupt enable\nThe TXBRIE bit is set and cleared by software."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TXBR interrupt disabled
            value: 0
          - name: B_0x1
            description: TXBR interrupt enabled
            value: 1
      - name: TXENDIE
        description: "Tx-end of message interrupt enable\nThe TXENDIE bit is set and cleared by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TXEND interrupt disabled
            value: 0
          - name: B_0x1
            description: TXEND interrupt enabled
            value: 1
      - name: TXUDRIE
        description: "Tx-underrun interrupt enable\nThe TXUDRIE bit is set and cleared by software."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TXUDR interrupt disabled
            value: 0
          - name: B_0x1
            description: TXUDR interrupt enabled
            value: 1
      - name: TXERRIE
        description: "Tx-error interrupt enable\nThe TXERRIE bit is set and cleared by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TXERR interrupt disabled
            value: 0
          - name: B_0x1
            description: TXERR interrupt enabled
            value: 1
      - name: TXACKIE
        description: "Tx-missing acknowledge error interrupt enable\nThe TXACKEIE bit is set and cleared by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TXACKE interrupt disabled
            value: 0
          - name: B_0x1
            description: TXACKE interrupt enabled
            value: 1
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: CEC global interrupt
