pooling_buf_by_fifo_gen.v,verilog,xil_defaultlib,../../../../lab35.srcs/sources_1/ip/pooling_buf_by_fifo_gen/sim/pooling_buf_by_fifo_gen.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
