Running: xsim.dir/uart_loopback_top_time_synth/xsimk.exe -simmode gui -wdb uart_loopback_top_time_synth.wdb -simrunnum 0 -socket 3626
Design successfully loaded
Design Loading Memory Usage: 7536 KB (Peak: 7536 KB)
Design Loading CPU Usage: 31 ms
Simulation completed
Simulation Memory Usage: 8584 KB (Peak: 8584 KB)
Simulation CPU Usage: 31 ms
