Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 27 09:09:09 2024
| Host         : LAPTOP-HQ21H1CR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_segment7_led_timing_summary_routed.rpt -rpx test_segment7_led_timing_summary_routed.rpx -warn_on_violation
| Design       : test_segment7_led
| Device       : 7a35t-fgg484
| Speed File   : -2L  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.548        0.000                      0                   60        0.207        0.000                      0                   60        9.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.548        0.000                      0                   60        0.207        0.000                      0                   60        9.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.548ns  (required time - arrival time)
  Source:                 counter_dw_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_dw_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.800ns (23.366%)  route 2.624ns (76.634%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 24.343 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.407     4.608    clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  counter_dw_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.348     4.956 f  counter_dw_reg[22]/Q
                         net (fo=2, routed)           0.647     5.603    counter_dw_reg_n_0_[22]
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.242     5.845 r  counter_dw[25]_i_7/O
                         net (fo=1, routed)           0.808     6.653    counter_dw[25]_i_7_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.105     6.758 r  counter_dw[25]_i_4/O
                         net (fo=27, routed)          1.169     7.927    counter_dw[25]_i_4_n_0
    SLICE_X58Y74         LUT3 (Prop_lut3_I1_O)        0.105     8.032 r  counter_dw[23]_i_1/O
                         net (fo=1, routed)           0.000     8.032    counter_dw[23]
    SLICE_X58Y74         FDRE                                         r  counter_dw_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.301    24.343    clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  counter_dw_reg[23]/C
                         clock pessimism              0.240    24.583    
                         clock uncertainty           -0.035    24.548    
    SLICE_X58Y74         FDRE (Setup_fdre_C_D)        0.032    24.580    counter_dw_reg[23]
  -------------------------------------------------------------------
                         required time                         24.580    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                 16.548    

Slack (MET) :             16.572ns  (required time - arrival time)
  Source:                 counter_dw_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_dw_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.813ns (23.656%)  route 2.624ns (76.344%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 24.343 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.407     4.608    clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  counter_dw_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.348     4.956 f  counter_dw_reg[22]/Q
                         net (fo=2, routed)           0.647     5.603    counter_dw_reg_n_0_[22]
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.242     5.845 r  counter_dw[25]_i_7/O
                         net (fo=1, routed)           0.808     6.653    counter_dw[25]_i_7_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.105     6.758 r  counter_dw[25]_i_4/O
                         net (fo=27, routed)          1.169     7.927    counter_dw[25]_i_4_n_0
    SLICE_X58Y74         LUT3 (Prop_lut3_I1_O)        0.118     8.045 r  counter_dw[24]_i_1/O
                         net (fo=1, routed)           0.000     8.045    counter_dw[24]
    SLICE_X58Y74         FDRE                                         r  counter_dw_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.301    24.343    clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  counter_dw_reg[24]/C
                         clock pessimism              0.240    24.583    
                         clock uncertainty           -0.035    24.548    
    SLICE_X58Y74         FDRE (Setup_fdre_C_D)        0.069    24.617    counter_dw_reg[24]
  -------------------------------------------------------------------
                         required time                         24.617    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                 16.572    

Slack (MET) :             16.654ns  (required time - arrival time)
  Source:                 counter_dw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_dw_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 1.668ns (50.349%)  route 1.645ns (49.651%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 24.343 - 20.000 ) 
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.412     4.613    clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  counter_dw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.379     4.992 r  counter_dw_reg[0]/Q
                         net (fo=28, routed)          0.711     5.703    counter_dw_reg_n_0_[0]
    SLICE_X59Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.183 r  counter_dw_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.183    counter_dw_reg[4]_i_2_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.281 r  counter_dw_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.281    counter_dw_reg[8]_i_2_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.379 r  counter_dw_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.379    counter_dw_reg[12]_i_2_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.477 r  counter_dw_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.477    counter_dw_reg[16]_i_2_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.742 r  counter_dw_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.934     7.676    data0[18]
    SLICE_X58Y74         LUT3 (Prop_lut3_I2_O)        0.250     7.926 r  counter_dw[18]_i_1/O
                         net (fo=1, routed)           0.000     7.926    counter_dw[18]
    SLICE_X58Y74         FDRE                                         r  counter_dw_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.301    24.343    clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  counter_dw_reg[18]/C
                         clock pessimism              0.240    24.583    
                         clock uncertainty           -0.035    24.548    
    SLICE_X58Y74         FDRE (Setup_fdre_C_D)        0.032    24.580    counter_dw_reg[18]
  -------------------------------------------------------------------
                         required time                         24.580    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 16.654    

Slack (MET) :             16.689ns  (required time - arrival time)
  Source:                 counter_dw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_dw_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 1.791ns (54.019%)  route 1.525ns (45.981%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 24.344 - 20.000 ) 
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.412     4.613    clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  counter_dw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.379     4.992 r  counter_dw_reg[0]/Q
                         net (fo=28, routed)          0.711     5.703    counter_dw_reg_n_0_[0]
    SLICE_X59Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.183 r  counter_dw_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.183    counter_dw_reg[4]_i_2_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.281 r  counter_dw_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.281    counter_dw_reg[8]_i_2_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.379 r  counter_dw_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.379    counter_dw_reg[12]_i_2_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.477 r  counter_dw_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.477    counter_dw_reg[16]_i_2_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.575 r  counter_dw_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.583    counter_dw_reg[20]_i_2_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.681 r  counter_dw_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.681    counter_dw_reg[24]_i_2_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.861 r  counter_dw_reg[25]_i_5/O[0]
                         net (fo=1, routed)           0.805     7.666    data0[25]
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.262     7.928 r  counter_dw[25]_i_3/O
                         net (fo=1, routed)           0.000     7.928    counter_dw[25]
    SLICE_X58Y73         FDRE                                         r  counter_dw_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.302    24.344    clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  counter_dw_reg[25]/C
                         clock pessimism              0.240    24.584    
                         clock uncertainty           -0.035    24.549    
    SLICE_X58Y73         FDRE (Setup_fdre_C_D)        0.069    24.618    counter_dw_reg[25]
  -------------------------------------------------------------------
                         required time                         24.618    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                 16.689    

Slack (MET) :             16.719ns  (required time - arrival time)
  Source:                 counter_dw_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_dw_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.800ns (24.409%)  route 2.478ns (75.591%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 24.344 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.407     4.608    clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  counter_dw_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.348     4.956 f  counter_dw_reg[22]/Q
                         net (fo=2, routed)           0.647     5.603    counter_dw_reg_n_0_[22]
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.242     5.845 r  counter_dw[25]_i_7/O
                         net (fo=1, routed)           0.808     6.653    counter_dw[25]_i_7_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.105     6.758 r  counter_dw[25]_i_4/O
                         net (fo=27, routed)          1.022     7.780    counter_dw[25]_i_4_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I1_O)        0.105     7.885 r  counter_dw[16]_i_1/O
                         net (fo=1, routed)           0.000     7.885    counter_dw[16]
    SLICE_X58Y73         FDRE                                         r  counter_dw_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.302    24.344    clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  counter_dw_reg[16]/C
                         clock pessimism              0.264    24.608    
                         clock uncertainty           -0.035    24.573    
    SLICE_X58Y73         FDRE (Setup_fdre_C_D)        0.032    24.605    counter_dw_reg[16]
  -------------------------------------------------------------------
                         required time                         24.605    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                 16.719    

Slack (MET) :             16.801ns  (required time - arrival time)
  Source:                 counter_dw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_dw_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 1.780ns (55.563%)  route 1.424ns (44.437%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 24.344 - 20.000 ) 
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.412     4.613    clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  counter_dw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.379     4.992 r  counter_dw_reg[0]/Q
                         net (fo=28, routed)          0.711     5.703    counter_dw_reg_n_0_[0]
    SLICE_X59Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.183 r  counter_dw_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.183    counter_dw_reg[4]_i_2_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.281 r  counter_dw_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.281    counter_dw_reg[8]_i_2_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.379 r  counter_dw_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.379    counter_dw_reg[12]_i_2_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.477 r  counter_dw_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.477    counter_dw_reg[16]_i_2_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.575 r  counter_dw_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.583    counter_dw_reg[20]_i_2_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.848 r  counter_dw_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.704     7.553    data0[22]
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.264     7.817 r  counter_dw[22]_i_1/O
                         net (fo=1, routed)           0.000     7.817    counter_dw[22]
    SLICE_X58Y73         FDRE                                         r  counter_dw_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.302    24.344    clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  counter_dw_reg[22]/C
                         clock pessimism              0.240    24.584    
                         clock uncertainty           -0.035    24.549    
    SLICE_X58Y73         FDRE (Setup_fdre_C_D)        0.069    24.618    counter_dw_reg[22]
  -------------------------------------------------------------------
                         required time                         24.618    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                 16.801    

Slack (MET) :             16.810ns  (required time - arrival time)
  Source:                 counter_up_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_up_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.874ns (58.653%)  route 1.321ns (41.347%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 24.345 - 20.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.414     4.615    clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  counter_up_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.379     4.994 r  counter_up_reg[2]/Q
                         net (fo=2, routed)           0.508     5.502    counter_up_reg_n_0_[2]
    SLICE_X62Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.064 r  counter_up_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.064    counter_up_reg[4]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.162 r  counter_up_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.162    counter_up_reg[8]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.260 r  counter_up_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.260    counter_up_reg[12]_i_2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.358 r  counter_up_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    counter_up_reg[16]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.456 r  counter_up_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.464    counter_up_reg[20]_i_2_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.562 r  counter_up_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.562    counter_up_reg[24]_i_2_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.742 r  counter_up_reg[25]_i_4/O[0]
                         net (fo=1, routed)           0.805     7.547    counter_up_reg[25]_i_4_n_7
    SLICE_X63Y73         LUT3 (Prop_lut3_I2_O)        0.263     7.810 r  counter_up[25]_i_2/O
                         net (fo=1, routed)           0.000     7.810    counter_up[25]
    SLICE_X63Y73         FDRE                                         r  counter_up_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.303    24.345    clk_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  counter_up_reg[25]/C
                         clock pessimism              0.241    24.586    
                         clock uncertainty           -0.035    24.551    
    SLICE_X63Y73         FDRE (Setup_fdre_C_D)        0.069    24.620    counter_up_reg[25]
  -------------------------------------------------------------------
                         required time                         24.620    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                 16.810    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 counter_dw_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_dw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.800ns (25.339%)  route 2.357ns (74.661%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 24.346 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.407     4.608    clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  counter_dw_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.348     4.956 f  counter_dw_reg[22]/Q
                         net (fo=2, routed)           0.647     5.603    counter_dw_reg_n_0_[22]
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.242     5.845 r  counter_dw[25]_i_7/O
                         net (fo=1, routed)           0.808     6.653    counter_dw[25]_i_7_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.105     6.758 r  counter_dw[25]_i_4/O
                         net (fo=27, routed)          0.902     7.660    counter_dw[25]_i_4_n_0
    SLICE_X58Y71         LUT3 (Prop_lut3_I1_O)        0.105     7.765 r  counter_dw[7]_i_1/O
                         net (fo=1, routed)           0.000     7.765    counter_dw[7]
    SLICE_X58Y71         FDRE                                         r  counter_dw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.304    24.346    clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  counter_dw_reg[7]/C
                         clock pessimism              0.240    24.586    
                         clock uncertainty           -0.035    24.551    
    SLICE_X58Y71         FDRE (Setup_fdre_C_D)        0.032    24.583    counter_dw_reg[7]
  -------------------------------------------------------------------
                         required time                         24.583    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                 16.817    

Slack (MET) :             16.834ns  (required time - arrival time)
  Source:                 counter_dw_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_dw_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.800ns (25.509%)  route 2.336ns (74.491%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 24.343 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.407     4.608    clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  counter_dw_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.348     4.956 f  counter_dw_reg[22]/Q
                         net (fo=2, routed)           0.647     5.603    counter_dw_reg_n_0_[22]
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.242     5.845 r  counter_dw[25]_i_7/O
                         net (fo=1, routed)           0.808     6.653    counter_dw[25]_i_7_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.105     6.758 r  counter_dw[25]_i_4/O
                         net (fo=27, routed)          0.881     7.639    counter_dw[25]_i_4_n_0
    SLICE_X58Y74         LUT3 (Prop_lut3_I1_O)        0.105     7.744 r  counter_dw[17]_i_1/O
                         net (fo=1, routed)           0.000     7.744    counter_dw[17]
    SLICE_X58Y74         FDRE                                         r  counter_dw_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.301    24.343    clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  counter_dw_reg[17]/C
                         clock pessimism              0.240    24.583    
                         clock uncertainty           -0.035    24.548    
    SLICE_X58Y74         FDRE (Setup_fdre_C_D)        0.030    24.578    counter_dw_reg[17]
  -------------------------------------------------------------------
                         required time                         24.578    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                 16.834    

Slack (MET) :             16.838ns  (required time - arrival time)
  Source:                 counter_dw_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_dw_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.816ns (25.716%)  route 2.357ns (74.284%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 24.346 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.407     4.608    clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  counter_dw_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.348     4.956 f  counter_dw_reg[22]/Q
                         net (fo=2, routed)           0.647     5.603    counter_dw_reg_n_0_[22]
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.242     5.845 r  counter_dw[25]_i_7/O
                         net (fo=1, routed)           0.808     6.653    counter_dw[25]_i_7_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.105     6.758 r  counter_dw[25]_i_4/O
                         net (fo=27, routed)          0.902     7.660    counter_dw[25]_i_4_n_0
    SLICE_X58Y71         LUT3 (Prop_lut3_I1_O)        0.121     7.781 r  counter_dw[8]_i_1/O
                         net (fo=1, routed)           0.000     7.781    counter_dw[8]
    SLICE_X58Y71         FDRE                                         r  counter_dw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.304    24.346    clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  counter_dw_reg[8]/C
                         clock pessimism              0.240    24.586    
                         clock uncertainty           -0.035    24.551    
    SLICE_X58Y71         FDRE (Setup_fdre_C_D)        0.069    24.620    counter_dw_reg[8]
  -------------------------------------------------------------------
                         required time                         24.620    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                 16.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 in_bcd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_bcd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.246ns (74.986%)  route 0.082ns (25.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.505    clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  in_bcd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.148     1.653 r  in_bcd_reg[2]/Q
                         net (fo=9, routed)           0.082     1.735    in_bcd_reg__0[2]
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.098     1.833 r  in_bcd[3]_i_3/O
                         net (fo=1, routed)           0.000     1.833    in_bcd[3]
    SLICE_X60Y72         FDRE                                         r  in_bcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.849     2.018    clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  in_bcd_reg[3]/C
                         clock pessimism             -0.512     1.505    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.121     1.626    in_bcd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 in_bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.865%)  route 0.185ns (47.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.505    clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  in_bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  in_bcd_reg[1]/Q
                         net (fo=10, routed)          0.185     1.854    in_bcd_reg__0[1]
    SLICE_X60Y72         LUT5 (Prop_lut5_I2_O)        0.043     1.897 r  in_bcd[2]_i_1/O
                         net (fo=1, routed)           0.000     1.897    in_bcd[2]
    SLICE_X60Y72         FDRE                                         r  in_bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.849     2.018    clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  in_bcd_reg[2]/C
                         clock pessimism             -0.512     1.505    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.131     1.636    in_bcd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_up_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_up_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.208%)  route 0.189ns (50.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.507    clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  counter_up_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_up_reg[0]/Q
                         net (fo=31, routed)          0.189     1.837    counter_up_reg_n_0_[0]
    SLICE_X63Y70         LUT3 (Prop_lut3_I0_O)        0.042     1.879 r  counter_up[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    counter_up[1]
    SLICE_X63Y70         FDRE                                         r  counter_up_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.852     2.022    clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  counter_up_reg[1]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X63Y70         FDRE (Hold_fdre_C_D)         0.107     1.614    counter_up_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 in_bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            in_bcd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.105%)  route 0.185ns (46.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.505    clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  in_bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  in_bcd_reg[1]/Q
                         net (fo=10, routed)          0.185     1.854    in_bcd_reg__0[1]
    SLICE_X60Y72         LUT4 (Prop_lut4_I1_O)        0.045     1.899 r  in_bcd[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    in_bcd[1]
    SLICE_X60Y72         FDRE                                         r  in_bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.849     2.018    clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  in_bcd_reg[1]/C
                         clock pessimism             -0.512     1.505    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.120     1.625    in_bcd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 counter_up_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_up_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.615%)  route 0.189ns (50.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.507    clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  counter_up_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  counter_up_reg[0]/Q
                         net (fo=31, routed)          0.189     1.837    counter_up_reg_n_0_[0]
    SLICE_X63Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.882 r  counter_up[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    counter_up[0]
    SLICE_X63Y70         FDRE                                         r  counter_up_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.852     2.022    clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  counter_up_reg[0]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X63Y70         FDRE (Hold_fdre_C_D)         0.091     1.598    counter_up_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 counter_dw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_dw_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.190ns (46.751%)  route 0.216ns (53.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.583     1.506    clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  counter_dw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  counter_dw_reg[0]/Q
                         net (fo=28, routed)          0.216     1.864    counter_dw_reg_n_0_[0]
    SLICE_X58Y71         LUT3 (Prop_lut3_I0_O)        0.049     1.913 r  counter_dw[9]_i_1/O
                         net (fo=1, routed)           0.000     1.913    counter_dw[9]
    SLICE_X58Y71         FDRE                                         r  counter_dw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.850     2.019    clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  counter_dw_reg[9]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.107     1.626    counter_dw_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 counter_dw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_dw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.183ns (46.412%)  route 0.211ns (53.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.583     1.506    clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  counter_dw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  counter_dw_reg[0]/Q
                         net (fo=28, routed)          0.211     1.859    counter_dw_reg_n_0_[0]
    SLICE_X58Y70         LUT3 (Prop_lut3_I0_O)        0.042     1.901 r  counter_dw[1]_i_1/O
                         net (fo=1, routed)           0.000     1.901    counter_dw[1]
    SLICE_X58Y70         FDRE                                         r  counter_dw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.850     2.020    clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  counter_dw_reg[1]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X58Y70         FDRE (Hold_fdre_C_D)         0.107     1.613    counter_dw_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 counter_dw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_dw_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.192ns (46.659%)  route 0.219ns (53.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.583     1.506    clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  counter_dw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  counter_dw_reg[0]/Q
                         net (fo=28, routed)          0.219     1.867    counter_dw_reg_n_0_[0]
    SLICE_X58Y71         LUT3 (Prop_lut3_I0_O)        0.051     1.918 r  counter_dw[8]_i_1/O
                         net (fo=1, routed)           0.000     1.918    counter_dw[8]
    SLICE_X58Y71         FDRE                                         r  counter_dw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.850     2.019    clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  counter_dw_reg[8]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.107     1.626    counter_dw_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 counter_dw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_dw_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.222%)  route 0.216ns (53.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.583     1.506    clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  counter_dw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  counter_dw_reg[0]/Q
                         net (fo=28, routed)          0.216     1.864    counter_dw_reg_n_0_[0]
    SLICE_X58Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.909 r  counter_dw[6]_i_1/O
                         net (fo=1, routed)           0.000     1.909    counter_dw[6]
    SLICE_X58Y71         FDRE                                         r  counter_dw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.850     2.019    clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  counter_dw_reg[6]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.092     1.611    counter_dw_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 counter_dw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_dw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.870%)  route 0.219ns (54.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.583     1.506    clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  counter_dw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  counter_dw_reg[0]/Q
                         net (fo=28, routed)          0.219     1.867    counter_dw_reg_n_0_[0]
    SLICE_X58Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.912 r  counter_dw[7]_i_1/O
                         net (fo=1, routed)           0.000     1.912    counter_dw[7]
    SLICE_X58Y71         FDRE                                         r  counter_dw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.850     2.019    clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  counter_dw_reg[7]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.092     1.611    counter_dw_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X58Y70   counter_dw_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X58Y72   counter_dw_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X58Y72   counter_dw_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X58Y72   counter_dw_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X58Y72   counter_dw_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X58Y73   counter_dw_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X58Y73   counter_dw_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X58Y73   counter_dw_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X58Y74   counter_dw_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y72   counter_up_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y72   counter_up_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y72   counter_up_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y72   counter_up_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y70   counter_up_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y70   counter_up_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y70   counter_up_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y71   counter_up_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y71   counter_up_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y71   counter_up_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X58Y73   counter_dw_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X58Y73   counter_dw_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X58Y73   counter_dw_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X58Y74   counter_dw_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X58Y74   counter_dw_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X58Y74   counter_dw_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X58Y73   counter_dw_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X58Y74   counter_dw_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X58Y73   counter_dw_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X58Y74   counter_dw_reg[23]/C



