{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653513870853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653513870854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 18:24:30 2022 " "Processing started: Wed May 25 18:24:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653513870854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513870854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513870854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653513871255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653513871255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879449 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/somaConstante.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879450 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/somaConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879452 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879454 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879455 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879456 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879458 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879459 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879460 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1Bit-comportamento " "Found design unit 1: ULA1Bit-comportamento" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879462 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1Bit " "Found entity 1: ULA1Bit" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA32Bits-comportamento " "Found design unit 1: ULA32Bits-comportamento" {  } { { "ULA32Bits.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA32Bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879464 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA32Bits " "Found entity 1: ULA32Bits" {  } { { "ULA32Bits.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA32Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeDeControle-comportamento " "Found design unit 1: unidadeDeControle-comportamento" {  } { { "unidadeDeControle.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/unidadeDeControle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879465 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeDeControle " "Found entity 1: unidadeDeControle" {  } { { "unidadeDeControle.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/unidadeDeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontroleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontroleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeDeControleULA-comportamento " "Found design unit 1: unidadeDeControleULA-comportamento" {  } { { "unidadeDeControleULA.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/unidadeDeControleULA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879466 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeDeControleULA " "Found entity 1: unidadeDeControleULA" {  } { { "unidadeDeControleULA.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/unidadeDeControleULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879468 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucam/documents/insper/top secret/murilo_mips_restored/edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/lucam/documents/insper/top secret/murilo_mips_restored/edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "../../../top secret/murilo_mips_restored/edgeDetector.vhd" "" { Text "C:/Users/lucam/Documents/Insper/top secret/murilo_mips_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879469 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "../../../top secret/murilo_mips_restored/edgeDetector.vhd" "" { Text "C:/Users/lucam/Documents/Insper/top secret/murilo_mips_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879469 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "../../../top secret/murilo_mips_restored/edgeDetector.vhd" "" { Text "C:/Users/lucam/Documents/Insper/top secret/murilo_mips_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653513879469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653513879506 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "entradaB_ULA CPU.vhd(41) " "VHDL Signal Declaration warning at CPU.vhd(41): used implicit default value for signal \"entradaB_ULA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653513879508 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_MUX_END CPU.vhd(62) " "Verilog HDL or VHDL warning at CPU.vhd(62): object \"saida_MUX_END\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653513879508 "|CPU"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] CPU.vhd(19) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at CPU.vhd(19)" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513879517 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "CPU.vhd" "detectorSub0" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653513879536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "CPU.vhd" "PC" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653513879540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:somaConstante " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:somaConstante\"" {  } { { "CPU.vhd" "somaConstante" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653513879542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "CPU.vhd" "ROM" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653513879544 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653513879545 "|CPU|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "CPU.vhd" "RAM" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653513879546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BancoRegistradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BancoRegistradores\"" {  } { { "CPU.vhd" "BancoRegistradores" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653513879549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA32Bits ULA32Bits:ULA " "Elaborating entity \"ULA32Bits\" for hierarchy \"ULA32Bits:ULA\"" {  } { { "CPU.vhd" "ULA" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653513879551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1Bit ULA32Bits:ULA\|ULA1Bit:ULA0 " "Elaborating entity \"ULA1Bit\" for hierarchy \"ULA32Bits:ULA\|ULA1Bit:ULA0\"" {  } { { "ULA32Bits.vhd" "ULA0" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA32Bits.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653513879555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:EXT_SIN " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:EXT_SIN\"" {  } { { "CPU.vhd" "EXT_SIN" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653513879568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeDeControle unidadeDeControle:UNI_LOG " "Elaborating entity \"unidadeDeControle\" for hierarchy \"unidadeDeControle:UNI_LOG\"" {  } { { "CPU.vhd" "UNI_LOG" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653513879571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeDeControleULA unidadeDeControleULA:UNI_LOG_ULA " "Elaborating entity \"unidadeDeControleULA\" for hierarchy \"unidadeDeControleULA:UNI_LOG_ULA\"" {  } { { "CPU.vhd" "UNI_LOG_ULA" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653513879573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_PC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_PC\"" {  } { { "CPU.vhd" "MUX_PC" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653513879574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_END " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_END\"" {  } { { "CPU.vhd" "MUX_END" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653513879577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DISP_HEX0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DISP_HEX0\"" {  } { { "CPU.vhd" "DISP_HEX0" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653513879579 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:BancoRegistradores\|registrador " "RAM logic \"bancoRegistradores:BancoRegistradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653513880158 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653513880158 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653513880158 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653513880158 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "55 64 0 1 1 " "55 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 63 " "Addresses ranging from 9 to 63 are not initialized" {  } { { "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ROMcontent.mif" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1653513880160 ""}  } { { "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ROMcontent.mif" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ROMcontent.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1653513880160 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA31\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA31\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA30\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA30\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA29\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA29\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA28\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA28\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA27\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA27\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA26\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA26\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA25\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA25\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA24\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA24\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA23\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA23\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA22\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA22\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA21\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA21\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA20\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA20\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA19\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA19\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA18\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA18\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA17\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA17\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA16\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA16\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA15\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA15\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA14\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA14\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA13\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA13\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA12\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA12\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA11\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA11\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA10\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA10\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA9\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA9\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA8\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA8\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA7\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA7\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA6\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA6\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA5\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA5\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA4\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA4\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA3\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA3\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA2\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA2\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA1\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA1\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA32Bits:ULA\|ULA1Bit:ULA0\|saida " "Converted tri-state buffer \"ULA32Bits:ULA\|ULA1Bit:ULA0\|saida\" feeding internal logic into a wire" {  } { { "ULA1Bit.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653513880167 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1653513880167 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653513882016 "|CPU|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653513882016 "|CPU|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_teste\[18\] GND " "Pin \"instrucao_teste\[18\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653513882016 "|CPU|instrucao_teste[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_teste\[20\] GND " "Pin \"instrucao_teste\[20\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653513882016 "|CPU|instrucao_teste[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_teste\[22\] GND " "Pin \"instrucao_teste\[22\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653513882016 "|CPU|instrucao_teste[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_teste\[23\] GND " "Pin \"instrucao_teste\[23\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653513882016 "|CPU|instrucao_teste[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_teste\[25\] GND " "Pin \"instrucao_teste\[25\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653513882016 "|CPU|instrucao_teste[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_teste\[30\] GND " "Pin \"instrucao_teste\[30\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653513882016 "|CPU|instrucao_teste[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_teste\[0\] GND " "Pin \"pc_teste\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653513882016 "|CPU|pc_teste[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_teste\[1\] GND " "Pin \"pc_teste\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653513882016 "|CPU|pc_teste[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653513882016 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653513882095 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653513884344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653513884559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653513884559 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653513884632 "|CPU|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653513884632 "|CPU|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653513884632 "|CPU|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653513884632 "|CPU|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653513884632 "|CPU|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653513884632 "|CPU|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653513884632 "|CPU|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653513884632 "|CPU|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653513884632 "|CPU|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653513884632 "|CPU|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653513884632 "|CPU|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653513884632 "|CPU|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653513884632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "722 " "Implemented 722 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653513884635 ""} { "Info" "ICUT_CUT_TM_OPINS" "148 " "Implemented 148 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653513884635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "559 " "Implemented 559 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653513884635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653513884635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653513884662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 18:24:44 2022 " "Processing ended: Wed May 25 18:24:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653513884662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653513884662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653513884662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653513884662 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653513885843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653513885844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 18:24:45 2022 " "Processing started: Wed May 25 18:24:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653513885844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653513885844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653513885844 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653513885941 ""}
{ "Info" "0" "" "Project  = MIPS" {  } {  } 0 0 "Project  = MIPS" 0 0 "Fitter" 0 0 1653513885942 ""}
{ "Info" "0" "" "Revision = MIPS" {  } {  } 0 0 "Revision = MIPS" 0 0 "Fitter" 0 0 1653513885942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653513886090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653513886091 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"MIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653513886100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653513886136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653513886136 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653513886375 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653513886399 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653513886527 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "96 163 " "No exact pin location assignment(s) for 96 pins of 163 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1653513886714 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1653513891838 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653513892051 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653513892057 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653513892058 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653513892059 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653513892061 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653513892061 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653513892061 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653513892889 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653513892890 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653513892895 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653513892895 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653513892895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653513892932 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653513892933 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653513892933 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_RESET_N " "Node \"FPGA_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653513893013 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1653513893013 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653513893014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653513895798 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1653513896891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653513900477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653513905363 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653513910418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653513910418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653513912199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653513915835 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653513915835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653513921183 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653513921183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653513921187 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.06 " "Total time spent on timing analysis during the Fitter is 2.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653513923861 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653513923879 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653513924867 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653513924868 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653513926681 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653513933806 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1653513934049 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/output_files/MIPS.fit.smsg " "Generated suppressed messages file C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/output_files/MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653513934139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6253 " "Peak virtual memory: 6253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653513934810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 18:25:34 2022 " "Processing ended: Wed May 25 18:25:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653513934810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653513934810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653513934810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653513934810 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653513935947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653513935947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 18:25:35 2022 " "Processing started: Wed May 25 18:25:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653513935947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653513935947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653513935947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653513937159 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653513940376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653513940609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 18:25:40 2022 " "Processing ended: Wed May 25 18:25:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653513940609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653513940609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653513940609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653513940609 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653513941227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653513941791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653513941791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 18:25:41 2022 " "Processing started: Wed May 25 18:25:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653513941791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653513941791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS -c MIPS " "Command: quartus_sta MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653513941792 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653513941889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653513943111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653513943111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653513943184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653513943184 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653513943888 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653513943888 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653513943892 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653513943892 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653513943892 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653513943899 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653513943976 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653513943977 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653513944001 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653513944132 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653513944132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.898 " "Worst-case setup slack is -10.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513944136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513944136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.898            -918.232 KEY\[0\]  " "  -10.898            -918.232 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513944136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.747              -2.747 CLOCK_50  " "   -2.747              -2.747 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513944136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653513944136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.753 " "Worst-case hold slack is 0.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513944153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513944153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.753               0.000 CLOCK_50  " "    0.753               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513944153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.916               0.000 KEY\[0\]  " "    0.916               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513944153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653513944153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653513944159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653513944174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513944178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513944178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -88.941 KEY\[0\]  " "   -0.538             -88.941 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513944178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.041 CLOCK_50  " "   -0.538              -1.041 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513944178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653513944178 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653513944211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653513944277 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653513945699 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653513945817 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653513945829 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653513945829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.786 " "Worst-case setup slack is -10.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513945831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513945831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.786            -904.996 KEY\[0\]  " "  -10.786            -904.996 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513945831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.686              -2.686 CLOCK_50  " "   -2.686              -2.686 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513945831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653513945831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.558 " "Worst-case hold slack is 0.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513945839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513945839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 CLOCK_50  " "    0.558               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513945839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926               0.000 KEY\[0\]  " "    0.926               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513945839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653513945839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653513945842 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653513945848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513945851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513945851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -89.466 KEY\[0\]  " "   -0.538             -89.466 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513945851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.011 CLOCK_50  " "   -0.538              -1.011 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513945851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653513945851 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653513945860 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653513946013 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653513947976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653513948202 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653513948209 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653513948209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.258 " "Worst-case setup slack is -5.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.258            -449.183 KEY\[0\]  " "   -5.258            -449.183 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.944              -1.944 CLOCK_50  " "   -1.944              -1.944 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653513948216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.231 " "Worst-case hold slack is 0.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 CLOCK_50  " "    0.231               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 KEY\[0\]  " "    0.349               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653513948226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653513948236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653513948243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.462 " "Worst-case minimum pulse width slack is -0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.462              -0.575 CLOCK_50  " "   -0.462              -0.575 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371             -31.284 KEY\[0\]  " "   -0.371             -31.284 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653513948249 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653513948267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653513948673 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653513948681 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653513948681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.654 " "Worst-case setup slack is -4.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.654            -396.019 KEY\[0\]  " "   -4.654            -396.019 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736              -1.736 CLOCK_50  " "   -1.736              -1.736 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653513948687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 CLOCK_50  " "    0.083               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 KEY\[0\]  " "    0.313               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653513948697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653513948707 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653513948712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.417 " "Worst-case minimum pulse width slack is -0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.417              -0.494 CLOCK_50  " "   -0.417              -0.494 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.373             -33.717 KEY\[0\]  " "   -0.373             -33.717 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653513948720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653513948720 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653513952012 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653513952021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5079 " "Peak virtual memory: 5079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653513952104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 18:25:52 2022 " "Processing ended: Wed May 25 18:25:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653513952104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653513952104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653513952104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653513952104 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 111 s " "Quartus Prime Full Compilation was successful. 0 errors, 111 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653513952797 ""}
