// Seed: 2185849859
module module_0 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    input uwire id_3,
    output uwire id_4,
    input tri id_5,
    input wand id_6,
    output uwire id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri id_10,
    output tri id_11,
    input supply1 id_12,
    output wire id_13,
    input wire id_14,
    output tri1 id_15,
    output wire id_16
);
  wor id_18 = 1'h0 < 1;
  assign id_4  = 1;
  assign id_11 = id_12;
  wire id_19, id_20;
  assign id_16 = 1;
  assign id_11 = 1'h0;
  assign id_4  = 1;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    input wand id_6,
    output wire id_7,
    output tri1 id_8,
    input wand id_9,
    input uwire id_10,
    input tri1 id_11,
    output wire id_12,
    input tri1 id_13,
    output supply1 id_14
);
  assign id_14 = id_13;
  wire id_16;
  wire id_17;
  module_0(
      id_14,
      id_11,
      id_3,
      id_0,
      id_7,
      id_4,
      id_13,
      id_12,
      id_2,
      id_13,
      id_9,
      id_14,
      id_10,
      id_12,
      id_1,
      id_12,
      id_7
  );
endmodule
