Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Thu Mar 31 16:56:24 2016
| Host         : strudel running 64-bit SUSE Linux Enterprise Server 11 (x86_64)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file NoC_integration_wrapper_timing_summary_routed.rpt -rpx NoC_integration_wrapper_timing_summary_routed.rpx
| Design       : NoC_integration_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.179        0.000                      0                 5544        0.042        0.000                      0                 5544        4.020        0.000                       0                  2210  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.179        0.000                      0                 5544        0.042        0.000                      0                 5544        4.020        0.000                       0                  2210  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/S_FIFO/rd_ptr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 1.804ns (24.767%)  route 5.480ns (75.233%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.647     2.941    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/clk
    SLICE_X44Y87         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/Q
                         net (fo=2, routed)           1.289     4.686    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.810 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9/O
                         net (fo=1, routed)           0.000     4.810    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.342 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate_reg[3]_i_5/CO[3]
                         net (fo=7, routed)           1.120     6.463    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/CO[0]
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.118     6.581 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/data_out[31]_i_25/O
                         net (fo=1, routed)           0.433     7.014    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/Lport_reg_1
    SLICE_X47Y82         LUT5 (Prop_lut5_I4_O)        0.326     7.340 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_13/O
                         net (fo=34, routed)          0.793     8.133    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out_reg[3]_0
    SLICE_X34Y85         LUT3 (Prop_lut3_I1_O)        0.124     8.257 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_7/O
                         net (fo=33, routed)          0.976     9.233    NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/sel_in[2]
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.124     9.357 r  NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/rd_ptr[3]_i_1__1/O
                         net (fo=36, routed)          0.868    10.225    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/E[0]
    SLICE_X51Y80         FDSE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/rd_ptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.455    12.634    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/clk
    SLICE_X51Y80         FDSE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/rd_ptr_reg[0]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X51Y80         FDSE (Setup_fdse_C_CE)      -0.205    12.404    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/S_FIFO/rd_ptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 1.804ns (24.767%)  route 5.480ns (75.233%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.647     2.941    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/clk
    SLICE_X44Y87         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/Q
                         net (fo=2, routed)           1.289     4.686    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.810 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9/O
                         net (fo=1, routed)           0.000     4.810    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.342 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate_reg[3]_i_5/CO[3]
                         net (fo=7, routed)           1.120     6.463    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/CO[0]
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.118     6.581 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/data_out[31]_i_25/O
                         net (fo=1, routed)           0.433     7.014    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/Lport_reg_1
    SLICE_X47Y82         LUT5 (Prop_lut5_I4_O)        0.326     7.340 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_13/O
                         net (fo=34, routed)          0.793     8.133    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out_reg[3]_0
    SLICE_X34Y85         LUT3 (Prop_lut3_I1_O)        0.124     8.257 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_7/O
                         net (fo=33, routed)          0.976     9.233    NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/sel_in[2]
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.124     9.357 r  NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/rd_ptr[3]_i_1__1/O
                         net (fo=36, routed)          0.868    10.225    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/E[0]
    SLICE_X51Y80         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/rd_ptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.455    12.634    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/clk
    SLICE_X51Y80         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/rd_ptr_reg[2]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X51Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.404    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/rd_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 1.804ns (24.764%)  route 5.481ns (75.236%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.647     2.941    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/clk
    SLICE_X44Y87         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/Q
                         net (fo=2, routed)           1.289     4.686    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.810 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9/O
                         net (fo=1, routed)           0.000     4.810    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.342 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate_reg[3]_i_5/CO[3]
                         net (fo=7, routed)           1.120     6.463    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/CO[0]
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.118     6.581 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/data_out[31]_i_25/O
                         net (fo=1, routed)           0.433     7.014    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/Lport_reg_1
    SLICE_X47Y82         LUT5 (Prop_lut5_I4_O)        0.326     7.340 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_13/O
                         net (fo=34, routed)          0.793     8.133    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out_reg[3]_0
    SLICE_X34Y85         LUT3 (Prop_lut3_I1_O)        0.124     8.257 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_7/O
                         net (fo=33, routed)          0.976     9.233    NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/sel_in[2]
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.124     9.357 r  NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/rd_ptr[3]_i_1__1/O
                         net (fo=36, routed)          0.869    10.226    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/E[0]
    SLICE_X52Y83         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.459    12.638    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/clk
    SLICE_X52Y83         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[14]/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X52Y83         FDRE (Setup_fdre_C_CE)      -0.205    12.408    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 1.804ns (24.764%)  route 5.481ns (75.236%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.647     2.941    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/clk
    SLICE_X44Y87         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/Q
                         net (fo=2, routed)           1.289     4.686    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.810 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9/O
                         net (fo=1, routed)           0.000     4.810    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.342 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate_reg[3]_i_5/CO[3]
                         net (fo=7, routed)           1.120     6.463    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/CO[0]
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.118     6.581 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/data_out[31]_i_25/O
                         net (fo=1, routed)           0.433     7.014    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/Lport_reg_1
    SLICE_X47Y82         LUT5 (Prop_lut5_I4_O)        0.326     7.340 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_13/O
                         net (fo=34, routed)          0.793     8.133    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out_reg[3]_0
    SLICE_X34Y85         LUT3 (Prop_lut3_I1_O)        0.124     8.257 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_7/O
                         net (fo=33, routed)          0.976     9.233    NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/sel_in[2]
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.124     9.357 r  NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/rd_ptr[3]_i_1__1/O
                         net (fo=36, routed)          0.869    10.226    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/E[0]
    SLICE_X52Y83         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.459    12.638    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/clk
    SLICE_X52Y83         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[19]/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X52Y83         FDRE (Setup_fdre_C_CE)      -0.205    12.408    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 1.804ns (24.764%)  route 5.481ns (75.236%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.647     2.941    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/clk
    SLICE_X44Y87         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/Q
                         net (fo=2, routed)           1.289     4.686    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.810 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9/O
                         net (fo=1, routed)           0.000     4.810    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.342 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate_reg[3]_i_5/CO[3]
                         net (fo=7, routed)           1.120     6.463    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/CO[0]
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.118     6.581 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/data_out[31]_i_25/O
                         net (fo=1, routed)           0.433     7.014    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/Lport_reg_1
    SLICE_X47Y82         LUT5 (Prop_lut5_I4_O)        0.326     7.340 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_13/O
                         net (fo=34, routed)          0.793     8.133    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out_reg[3]_0
    SLICE_X34Y85         LUT3 (Prop_lut3_I1_O)        0.124     8.257 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_7/O
                         net (fo=33, routed)          0.976     9.233    NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/sel_in[2]
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.124     9.357 r  NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/rd_ptr[3]_i_1__1/O
                         net (fo=36, routed)          0.869    10.226    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/E[0]
    SLICE_X52Y83         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.459    12.638    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/clk
    SLICE_X52Y83         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[21]/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X52Y83         FDRE (Setup_fdre_C_CE)      -0.205    12.408    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 1.804ns (24.544%)  route 5.546ns (75.456%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.647     2.941    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/clk
    SLICE_X44Y87         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/Q
                         net (fo=2, routed)           1.289     4.686    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.810 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9/O
                         net (fo=1, routed)           0.000     4.810    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.342 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate_reg[3]_i_5/CO[3]
                         net (fo=7, routed)           1.120     6.463    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/CO[0]
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.118     6.581 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/data_out[31]_i_25/O
                         net (fo=1, routed)           0.433     7.014    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/Lport_reg_1
    SLICE_X47Y82         LUT5 (Prop_lut5_I4_O)        0.326     7.340 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_13/O
                         net (fo=34, routed)          0.793     8.133    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out_reg[3]_0
    SLICE_X34Y85         LUT3 (Prop_lut3_I1_O)        0.124     8.257 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_7/O
                         net (fo=33, routed)          0.976     9.233    NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/sel_in[2]
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.124     9.357 r  NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/rd_ptr[3]_i_1__1/O
                         net (fo=36, routed)          0.934    10.291    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/E[0]
    SLICE_X43Y78         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.467    12.646    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/clk
    SLICE_X43Y78         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[10]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X43Y78         FDRE (Setup_fdre_C_CE)      -0.205    12.516    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 1.804ns (24.544%)  route 5.546ns (75.456%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.647     2.941    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/clk
    SLICE_X44Y87         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/Q
                         net (fo=2, routed)           1.289     4.686    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.810 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9/O
                         net (fo=1, routed)           0.000     4.810    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.342 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate_reg[3]_i_5/CO[3]
                         net (fo=7, routed)           1.120     6.463    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/CO[0]
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.118     6.581 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/data_out[31]_i_25/O
                         net (fo=1, routed)           0.433     7.014    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/Lport_reg_1
    SLICE_X47Y82         LUT5 (Prop_lut5_I4_O)        0.326     7.340 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_13/O
                         net (fo=34, routed)          0.793     8.133    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out_reg[3]_0
    SLICE_X34Y85         LUT3 (Prop_lut3_I1_O)        0.124     8.257 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_7/O
                         net (fo=33, routed)          0.976     9.233    NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/sel_in[2]
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.124     9.357 r  NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/rd_ptr[3]_i_1__1/O
                         net (fo=36, routed)          0.934    10.291    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/E[0]
    SLICE_X43Y78         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.467    12.646    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/clk
    SLICE_X43Y78         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[11]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X43Y78         FDRE (Setup_fdre_C_CE)      -0.205    12.516    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 1.804ns (24.544%)  route 5.546ns (75.456%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.647     2.941    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/clk
    SLICE_X44Y87         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/Q
                         net (fo=2, routed)           1.289     4.686    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.810 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9/O
                         net (fo=1, routed)           0.000     4.810    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.342 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate_reg[3]_i_5/CO[3]
                         net (fo=7, routed)           1.120     6.463    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/CO[0]
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.118     6.581 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/data_out[31]_i_25/O
                         net (fo=1, routed)           0.433     7.014    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/Lport_reg_1
    SLICE_X47Y82         LUT5 (Prop_lut5_I4_O)        0.326     7.340 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_13/O
                         net (fo=34, routed)          0.793     8.133    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out_reg[3]_0
    SLICE_X34Y85         LUT3 (Prop_lut3_I1_O)        0.124     8.257 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_7/O
                         net (fo=33, routed)          0.976     9.233    NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/sel_in[2]
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.124     9.357 r  NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/rd_ptr[3]_i_1__1/O
                         net (fo=36, routed)          0.934    10.291    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/E[0]
    SLICE_X43Y78         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.467    12.646    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/clk
    SLICE_X43Y78         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[2]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X43Y78         FDRE (Setup_fdre_C_CE)      -0.205    12.516    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 1.804ns (24.544%)  route 5.546ns (75.456%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.647     2.941    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/clk
    SLICE_X44Y87         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/Q
                         net (fo=2, routed)           1.289     4.686    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.810 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9/O
                         net (fo=1, routed)           0.000     4.810    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.342 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate_reg[3]_i_5/CO[3]
                         net (fo=7, routed)           1.120     6.463    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/CO[0]
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.118     6.581 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/data_out[31]_i_25/O
                         net (fo=1, routed)           0.433     7.014    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/Lport_reg_1
    SLICE_X47Y82         LUT5 (Prop_lut5_I4_O)        0.326     7.340 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_13/O
                         net (fo=34, routed)          0.793     8.133    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out_reg[3]_0
    SLICE_X34Y85         LUT3 (Prop_lut3_I1_O)        0.124     8.257 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_7/O
                         net (fo=33, routed)          0.976     9.233    NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/sel_in[2]
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.124     9.357 r  NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/rd_ptr[3]_i_1__1/O
                         net (fo=36, routed)          0.934    10.291    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/E[0]
    SLICE_X43Y78         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.467    12.646    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/clk
    SLICE_X43Y78         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[9]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X43Y78         FDRE (Setup_fdre_C_CE)      -0.205    12.516    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 1.804ns (24.949%)  route 5.427ns (75.051%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.647     2.941    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/clk
    SLICE_X44Y87         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]/Q
                         net (fo=2, routed)           1.289     4.686    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/count_reg[0]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.810 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9/O
                         net (fo=1, routed)           0.000     4.810    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate[3]_i_9_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.342 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/currentstate_reg[3]_i_5/CO[3]
                         net (fo=7, routed)           1.120     6.463    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/CO[0]
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.118     6.581 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Ltimer/data_out[31]_i_25/O
                         net (fo=1, routed)           0.433     7.014    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/Lport_reg_1
    SLICE_X47Y82         LUT5 (Prop_lut5_I4_O)        0.326     7.340 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_13/O
                         net (fo=34, routed)          0.793     8.133    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out_reg[3]_0
    SLICE_X34Y85         LUT3 (Prop_lut3_I1_O)        0.124     8.257 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/data_out[31]_i_7/O
                         net (fo=33, routed)          0.976     9.233    NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/sel_in[2]
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.124     9.357 r  NoC_integration_i/noc_router_NW_0/inst/S_ARBITER/Ltimer/rd_ptr[3]_i_1__1/O
                         net (fo=36, routed)          0.815    10.172    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/E[0]
    SLICE_X51Y88         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        1.463    12.642    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/clk
    SLICE_X51Y88         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[22]/C
                         clock pessimism              0.129    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X51Y88         FDRE (Setup_fdre_C_CE)      -0.205    12.412    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/data_out_reg[22]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  2.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 NoC_integration_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/rst_processing_system7_0_100M/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.732%)  route 0.233ns (62.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.557     0.893    NoC_integration_i/rst_processing_system7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  NoC_integration_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.233     1.266    NoC_integration_i/rst_processing_system7_0_100M/U0/SEQ/lpf_int
    SLICE_X40Y100        FDSE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.911     1.277    NoC_integration_i/rst_processing_system7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X40Y100        FDSE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDSE (Hold_fdse_C_S)        -0.018     1.224    NoC_integration_i/rst_processing_system7_0_100M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 NoC_integration_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/rst_processing_system7_0_100M/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.732%)  route 0.233ns (62.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.557     0.893    NoC_integration_i/rst_processing_system7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  NoC_integration_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.233     1.266    NoC_integration_i/rst_processing_system7_0_100M/U0/SEQ/lpf_int
    SLICE_X40Y100        FDSE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.911     1.277    NoC_integration_i/rst_processing_system7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X40Y100        FDSE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDSE (Hold_fdse_C_S)        -0.018     1.224    NoC_integration_i/rst_processing_system7_0_100M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.484%)  route 0.162ns (53.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.659     0.995    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.162     1.298    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][23]
    SLICE_X31Y98         FDRE                                         r  NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.845     1.211    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.066     1.242    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/reg_data_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.315%)  route 0.215ns (62.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.548     0.884    NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/s00_axi_aclk
    SLICE_X48Y81         FDRE                                         r  NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[21]/Q
                         net (fo=4, routed)           0.215     1.227    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/S_RX[21]
    SLICE_X53Y81         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/reg_data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.811     1.177    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/clk
    SLICE_X53Y81         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/reg_data_out_reg[21]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.016     1.158    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/reg_data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[2].REG_IN/reg_data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.490%)  route 0.256ns (64.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.548     0.884    NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/s00_axi_aclk
    SLICE_X48Y81         FDRE                                         r  NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[19]/Q
                         net (fo=4, routed)           0.256     1.281    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[2].REG_IN/S_RX[19]
    SLICE_X51Y79         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[2].REG_IN/reg_data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.809     1.175    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[2].REG_IN/clk
    SLICE_X51Y79         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[2].REG_IN/reg_data_out_reg[19]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X51Y79         FDRE (Hold_fdre_C_D)         0.070     1.210    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[2].REG_IN/reg_data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.138%)  route 0.311ns (70.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.573     0.909    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y96         FDRE                                         r  NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=8, routed)           0.311     1.348    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][16]
    SLICE_X31Y103        FDRE                                         r  NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.930     1.296    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y103        FDRE                                         r  NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X31Y103        FDRE (Hold_fdre_C_D)         0.013     1.274    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.741%)  route 0.254ns (64.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.550     0.886    NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y83         FDRE                                         r  NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[20]/Q
                         net (fo=1, routed)           0.254     1.280    NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/Q[20]
    SLICE_X50Y77         FDRE                                         r  NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.807     1.173    NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/s00_axi_aclk
    SLICE_X50Y77         FDRE                                         r  NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[20]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.059     1.197    NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[1].REG_IN/reg_data_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.504%)  route 0.233ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.548     0.884    NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/s00_axi_aclk
    SLICE_X48Y81         FDRE                                         r  NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  NoC_integration_i/network_interface_1/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[21]/Q
                         net (fo=4, routed)           0.233     1.244    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[1].REG_IN/S_RX[21]
    SLICE_X50Y81         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[1].REG_IN/reg_data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.811     1.177    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[1].REG_IN/clk
    SLICE_X50Y81         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[1].REG_IN/reg_data_out_reg[21]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)        -0.002     1.140    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[1].REG_IN/reg_data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.555     0.891    NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y87         FDRE                                         r  NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  NoC_integration_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.166     1.197    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X32Y88         SRLC32E                                      r  NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.823     1.189    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y88         SRLC32E                                      r  NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X32Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.552     0.888    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/slv_reg2_reg[19]/Q
                         net (fo=1, routed)           0.056     1.085    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_Router_to_PE/slv_reg2_reg[31][19]
    SLICE_X36Y84         LUT5 (Prop_lut5_I2_O)        0.045     1.130 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_Router_to_PE/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     1.130    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/reg_TX[19]
    SLICE_X36Y84         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2210, routed)        0.818     1.184    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y84         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.283     0.901    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.120     1.021    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y75    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/RTS_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y74    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y72    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y74    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y79    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y79    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y79    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y74    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y81    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[16]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y88    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK



