
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036111                       # Number of seconds simulated
sim_ticks                                 36111388935                       # Number of ticks simulated
final_tick                               565675768872                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  53907                       # Simulator instruction rate (inst/s)
host_op_rate                                    68158                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 882649                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890700                       # Number of bytes of host memory used
host_seconds                                 40912.50                       # Real time elapsed on the host
sim_insts                                  2205466814                       # Number of instructions simulated
sim_ops                                    2788508055                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2353536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       675968                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3032576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       996480                       # Number of bytes written to this memory
system.physmem.bytes_written::total            996480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18387                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5281                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23692                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7785                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7785                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65174342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49624                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18718970                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                83978382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35446                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49624                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              85070                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27594618                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27594618                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27594618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35446                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65174342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49624                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18718970                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              111573000                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86598056                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30999388                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25426651                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015799                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13196127                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12098619                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163647                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87217                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32027593                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170161493                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30999388                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15262266                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36586059                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10806140                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7277144                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15669076                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805485                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84648488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.470669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.327958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48062429     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3650954      4.31%     61.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198419      3.78%     64.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440961      4.06%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3025833      3.57%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1580648      1.87%     74.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028688      1.22%     75.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2695464      3.18%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17965092     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84648488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357969                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.964957                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33695222                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6857856                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34800174                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543982                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8751245                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077909                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6989                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201830338                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51010                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8751245                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35359075                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3194512                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       967041                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33645965                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2730642                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195004729                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12081                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1705974                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748175                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           65                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270791485                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909315576                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909315576                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102532221                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34207                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18183                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7252269                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19251074                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10027521                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240183                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3090529                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183903985                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34192                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147794429                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       283613                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60987791                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186328436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2148                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84648488                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745978                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908780                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30438585     35.96%     35.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17884705     21.13%     57.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11920516     14.08%     71.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7619323      9.00%     80.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7564129      8.94%     89.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4433238      5.24%     94.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3383698      4.00%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       748523      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655771      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84648488                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083457     69.88%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204551     13.19%     83.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       262326     16.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121577300     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013768      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15743346     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8443993      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147794429                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.706671                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1550375                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010490                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382071330                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244927009                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143639671                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149344804                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264146                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7038945                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          441                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1072                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2285848                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8751245                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2423309                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161039                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183938177                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       309906                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19251074                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10027521                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18170                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6723                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1072                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232253                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128498                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360751                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145207406                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14798345                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587019                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22999248                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20587237                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8200903                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.676798                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143785707                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143639671                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93701776                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261672857                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.658694                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358087                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61519788                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2041267                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75897243                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.612996                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.168201                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30581460     40.29%     40.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20460313     26.96%     67.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8383224     11.05%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291254      5.65%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3677669      4.85%     88.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1808462      2.38%     91.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1991759      2.62%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006959      1.33%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3696143      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75897243                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3696143                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256142808                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376643083                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1949568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.865981                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.865981                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.154760                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.154760                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655622898                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197006331                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189291952                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86598056                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31892351                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25999932                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2130002                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13506766                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12472118                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3442454                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94544                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31907800                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175138636                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31892351                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15914572                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38920277                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11316359                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5313953                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15755817                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1036240                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85302146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.544777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46381869     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2575972      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4819014      5.65%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4796243      5.62%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2973851      3.49%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2370503      2.78%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1482790      1.74%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1387710      1.63%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18514194     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85302146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368280                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.022431                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33275132                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5253513                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37384457                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       229179                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9159858                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5395241                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     210148353                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1362                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9159858                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35692122                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1017571                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       927408                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35150508                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3354673                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202615492                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1397230                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1026700                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    284508894                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    945218560                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    945218560                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176021747                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108487101                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36096                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17332                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9332032                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18757105                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9560632                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120227                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3327459                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         191056944                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34664                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152195923                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       297952                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64588951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    197579017                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85302146                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784198                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897062                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29107701     34.12%     34.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18574840     21.78%     55.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12296117     14.41%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8039797      9.43%     79.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8470019      9.93%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4093187      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3232346      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       735741      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       752398      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85302146                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         948021     72.50%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        180654     13.82%     86.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178892     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127308867     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2044832      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17332      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14722418      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8102474      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152195923                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.757498                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1307567                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008591                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391299508                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    255680915                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148722206                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153503490                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       475064                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7282266                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1961                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          357                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2291396                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9159858                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         520948                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90936                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    191091611                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       383471                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18757105                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9560632                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17332                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71163                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          357                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1332603                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1183317                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2515920                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150187173                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14048649                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2008747                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21960270                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21294527                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7911621                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.734302                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148769010                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148722206                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94789498                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        272033011                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.717385                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348449                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102514587                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126225355                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64866691                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2155762                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76142288                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657756                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149933                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28763585     37.78%     37.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21391494     28.09%     65.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8888202     11.67%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4429297      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4420097      5.81%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1786693      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1793740      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       960167      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3709013      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76142288                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102514587                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126225355                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18744075                       # Number of memory references committed
system.switch_cpus1.commit.loads             11474839                       # Number of loads committed
system.switch_cpus1.commit.membars              17332                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18219237                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113719375                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2603381                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3709013                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           263525321                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          391350004                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1295910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102514587                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126225355                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102514587                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844739                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844739                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183798                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183798                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       674669305                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206596143                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      193033469                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34664                       # number of misc regfile writes
system.l20.replacements                         18397                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          684197                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26589                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.732333                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.382995                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.051695                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5435.740407                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2743.824903                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001023                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000495                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.663543                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.334940                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77518                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77518                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17875                       # number of Writeback hits
system.l20.Writeback_hits::total                17875                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77518                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77518                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77518                       # number of overall hits
system.l20.overall_hits::total                  77518                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18387                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18397                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18387                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18397                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18387                       # number of overall misses
system.l20.overall_misses::total                18397                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       709890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1824989118                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1825699008                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       709890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1824989118                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1825699008                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       709890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1824989118                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1825699008                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95905                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95915                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17875                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17875                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95905                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95915                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95905                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95915                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.191721                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.191805                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.191721                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.191805                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.191721                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.191805                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst        70989                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99254.316528                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99238.952438                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99254.316528                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99238.952438                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst        70989                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99254.316528                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99238.952438                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4263                       # number of writebacks
system.l20.writebacks::total                     4263                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18387                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18397                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18387                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18397                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18387                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18397                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       635887                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1687955331                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1688591218                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       635887                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1687955331                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1688591218                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       635887                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1687955331                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1688591218                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.191721                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.191805                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.191721                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.191805                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.191721                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.191805                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91801.562571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 91786.226994                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91801.562571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 91786.226994                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 63588.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91801.562571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 91786.226994                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5296                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          360858                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13488                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.754004                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          267.822971                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.925929                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2539.467398                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5372.783701                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032693                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001456                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.309994                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.655857                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34637                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34637                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10527                       # number of Writeback hits
system.l21.Writeback_hits::total                10527                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34637                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34637                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34637                       # number of overall hits
system.l21.overall_hits::total                  34637                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5281                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5295                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5281                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5295                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5281                       # number of overall misses
system.l21.overall_misses::total                 5295                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1040210                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    515740109                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      516780319                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1040210                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    515740109                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       516780319                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1040210                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    515740109                       # number of overall miss cycles
system.l21.overall_miss_latency::total      516780319                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39918                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39932                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10527                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10527                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39918                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39932                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39918                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39932                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.132296                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.132600                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.132296                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.132600                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.132296                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.132600                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 74300.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 97659.554819                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 97597.793957                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 74300.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 97659.554819                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 97597.793957                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 74300.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 97659.554819                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 97597.793957                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3522                       # number of writebacks
system.l21.writebacks::total                     3522                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5281                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5295                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5281                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5295                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5281                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5295                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       932280                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    474932145                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    475864425                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       932280                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    474932145                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    475864425                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       932280                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    474932145                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    475864425                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132296                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.132600                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.132296                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.132600                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.132296                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.132600                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 66591.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89932.237266                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 89870.524079                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 66591.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 89932.237266                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 89870.524079                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 66591.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 89932.237266                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 89870.524079                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997577                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015676726                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846684.956364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997577                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15669065                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15669065                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15669065                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15669065                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15669065                       # number of overall hits
system.cpu0.icache.overall_hits::total       15669065                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       855471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       855471                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       855471                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       855471                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       855471                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15669076                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15669076                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15669076                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15669076                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15669076                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15669076                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77770.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 77770.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77770.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       719890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       719890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       719890                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        71989                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        71989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        71989                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95905                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191895458                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96161                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1995.564293                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.506977                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.493023                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916043                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083957                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11630926                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11630926                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709460                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709460                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17228                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19340386                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19340386                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19340386                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19340386                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358786                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358786                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358851                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358851                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358851                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358851                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13374984750                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13374984750                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5850498                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5850498                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13380835248                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13380835248                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13380835248                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13380835248                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11989712                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11989712                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19699237                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19699237                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19699237                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19699237                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029924                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029924                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018216                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018216                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018216                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018216                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37278.446623                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37278.446623                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 90007.661538                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90007.661538                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37287.997659                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37287.997659                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37287.997659                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37287.997659                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17875                       # number of writebacks
system.cpu0.dcache.writebacks::total            17875                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262881                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262881                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262946                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262946                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262946                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262946                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95905                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95905                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95905                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95905                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95905                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95905                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2475815600                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2475815600                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2475815600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2475815600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2475815600                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2475815600                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007999                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007999                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004868                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004868                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004868                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004868                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25815.292216                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25815.292216                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25815.292216                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25815.292216                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25815.292216                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25815.292216                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997743                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018715674                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2200249.835853                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997743                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15755800                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15755800                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15755800                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15755800                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15755800                       # number of overall hits
system.cpu1.icache.overall_hits::total       15755800                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1372990                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1372990                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1372990                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1372990                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1372990                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1372990                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15755817                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15755817                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15755817                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15755817                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15755817                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15755817                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 80764.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80764.117647                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 80764.117647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80764.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 80764.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80764.117647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1071880                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1071880                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1071880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1071880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1071880                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1071880                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76562.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76562.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 76562.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76562.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 76562.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76562.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39918                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170089329                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40174                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4233.816125                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.861362                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.138638                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905708                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094292                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10719759                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10719759                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7235142                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7235142                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17332                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17332                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17954901                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17954901                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17954901                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17954901                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103118                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103118                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103118                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103118                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103118                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103118                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4123324373                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4123324373                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4123324373                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4123324373                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4123324373                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4123324373                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10822877                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10822877                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7235142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7235142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18058019                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18058019                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18058019                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18058019                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009528                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009528                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005710                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005710                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005710                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005710                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39986.465729                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39986.465729                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39986.465729                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39986.465729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39986.465729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39986.465729                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10527                       # number of writebacks
system.cpu1.dcache.writebacks::total            10527                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63200                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63200                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63200                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63200                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63200                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63200                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39918                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39918                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39918                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39918                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39918                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39918                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    744080814                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    744080814                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    744080814                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    744080814                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    744080814                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    744080814                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18640.232827                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18640.232827                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18640.232827                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18640.232827                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18640.232827                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18640.232827                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
