

================================================================
== Vivado HLS Report for 'scaleRange'
================================================================
* Date:           Thu Jun  6 02:01:45 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.702|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      4|       0|     68|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      30|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|      30|     68|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |rcReceiver_am_addbkb_U1  |rcReceiver_am_addbkb  | (i0 + i1) * i2 |
    +-------------------------+----------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |mul_fu_99_p2  |     *    |      4|  0|  28|          39|          38|
    |ap_return     |     +    |      0|  0|  21|          15|          15|
    |r_V_fu_60_p2  |     -    |      0|  0|  19|          13|          14|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      4|  0|  68|          67|          67|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |destFrom_V_read_reg_128  |  15|   0|   15|          0|
    |tmp_4_cast_reg_133       |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  30|   0|   30|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |  scaleRange  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |  scaleRange  | return value |
|ap_return   | out |   15| ap_ctrl_hs |  scaleRange  | return value |
|ap_ce       |  in |    1| ap_ctrl_hs |  scaleRange  | return value |
|x           |  in |   11|   ap_none  |       x      |    scalar    |
|destFrom_V  |  in |   15|   ap_none  |  destFrom_V  |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

