{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696598993511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696598993511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 06 18:59:53 2023 " "Processing started: Fri Oct 06 18:59:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696598993511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696598993511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NP_Processor -c NP_Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off NP_Processor -c NP_Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696598993511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696598993822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696598993822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datamemory " "Found entity 1: Datamemory" {  } { { "Datamemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/Datamemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696599002921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696599002921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunithw.sv 1 1 " "Found 1 design units, including 1 entities, in source file alunithw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUnitHW " "Found entity 1: ALUnitHW" {  } { { "ALUnitHW.sv" "" { Text "C:/Users/DELL/Desktop/Processor/ALUnitHW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696599002923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696599002923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender16to32.sv 1 1 " "Found 1 design units, including 1 entities, in source file signextender16to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender16to32 " "Found entity 1: SignExtender16to32" {  } { { "SignExtender16to32.sv" "" { Text "C:/Users/DELL/Desktop/Processor/SignExtender16to32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696599002924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696599002924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2input.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2input " "Found entity 1: Mux2input" {  } { { "Mux2input.sv" "" { Text "C:/Users/DELL/Desktop/Processor/Mux2input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696599002926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696599002926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfiles.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfiles.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFiles " "Found entity 1: RegFiles" {  } { { "RegFiles.sv" "" { Text "C:/Users/DELL/Desktop/Processor/RegFiles.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696599002927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696599002927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696599002928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696599002928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/DELL/Desktop/Processor/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696599002929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696599002929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "C:/Users/DELL/Desktop/Processor/Datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696599002931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696599002931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_tb " "Found entity 1: Datapath_tb" {  } { { "Datapath_tb.sv" "" { Text "C:/Users/DELL/Desktop/Processor/Datapath_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696599002933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696599002933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/DELL/Desktop/Processor/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696599002934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696599002934 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst Datapath.sv(33) " "Verilog HDL Implicit Net warning at Datapath.sv(33): created implicit net for \"rst\"" {  } { { "Datapath.sv" "" { Text "C:/Users/DELL/Desktop/Processor/Datapath.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1696599002934 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath_tb " "Elaborating entity \"Datapath_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1696599002955 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk Datapath_tb.sv(22) " "Verilog HDL warning at Datapath_tb.sv(22): assignments to clk create a combinational loop" {  } { { "Datapath_tb.sv" "" { Text "C:/Users/DELL/Desktop/Processor/Datapath_tb.sv" 22 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1696599002956 "|Datapath_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:dut " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:dut\"" {  } { { "Datapath_tb.sv" "dut" { Text "C:/Users/DELL/Desktop/Processor/Datapath_tb.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696599002956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc Datapath:dut\|pc:pcreg " "Elaborating entity \"pc\" for hierarchy \"Datapath:dut\|pc:pcreg\"" {  } { { "Datapath.sv" "pcreg" { Text "C:/Users/DELL/Desktop/Processor/Datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696599002958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Datapath:dut\|InstructionMemory:Imem " "Elaborating entity \"InstructionMemory\" for hierarchy \"Datapath:dut\|InstructionMemory:Imem\"" {  } { { "Datapath.sv" "Imem" { Text "C:/Users/DELL/Desktop/Processor/Datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696599002959 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[4..1\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[4..1\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1696599002960 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFiles Datapath:dut\|RegFiles:regF " "Elaborating entity \"RegFiles\" for hierarchy \"Datapath:dut\|RegFiles:regF\"" {  } { { "Datapath.sv" "regF" { Text "C:/Users/DELL/Desktop/Processor/Datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696599002960 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "register_file RegFiles.sv(29) " "Verilog HDL warning at RegFiles.sv(29): initial value for variable register_file should be constant" {  } { { "RegFiles.sv" "" { Text "C:/Users/DELL/Desktop/Processor/RegFiles.sv" 29 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1696599002961 "|Datapath_tb|Datapath:dut|RegFiles:regF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Datapath:dut\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"Datapath:dut\|ControlUnit:CU\"" {  } { { "Datapath.sv" "CU" { Text "C:/Users/DELL/Desktop/Processor/Datapath.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696599003038 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(27) " "Verilog HDL Case Statement warning at ControlUnit.sv(27): incomplete case statement has no default case item" {  } { { "ControlUnit.sv" "" { Text "C:/Users/DELL/Desktop/Processor/ControlUnit.sv" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1696599003039 "|Datapath_tb|Datapath:dut|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(39) " "Verilog HDL Case Statement warning at ControlUnit.sv(39): incomplete case statement has no default case item" {  } { { "ControlUnit.sv" "" { Text "C:/Users/DELL/Desktop/Processor/ControlUnit.sv" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1696599003039 "|Datapath_tb|Datapath:dut|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(23) " "Verilog HDL Case Statement warning at ControlUnit.sv(23): incomplete case statement has no default case item" {  } { { "ControlUnit.sv" "" { Text "C:/Users/DELL/Desktop/Processor/ControlUnit.sv" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1696599003039 "|Datapath_tb|Datapath:dut|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUnitHW Datapath:dut\|ALUnitHW:alu " "Elaborating entity \"ALUnitHW\" for hierarchy \"Datapath:dut\|ALUnitHW:alu\"" {  } { { "Datapath.sv" "alu" { Text "C:/Users/DELL/Desktop/Processor/Datapath.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696599003039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696599003142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 06 19:00:03 2023 " "Processing ended: Fri Oct 06 19:00:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696599003142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696599003142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696599003142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696599003142 ""}
