Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: BRAM_TEST.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BRAM_TEST.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BRAM_TEST"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : BRAM_TEST
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Block
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/brjathu/FPGA/Processor_FPGA/registerSpecial.v" into library work
Parsing module <registerSpecial>.
Analyzing Verilog file "/home/brjathu/FPGA/Processor_FPGA/register.v" into library work
Parsing module <register>.
Analyzing Verilog file "/home/brjathu/FPGA/Processor_FPGA/mux8.v" into library work
Parsing module <mux8>.
Analyzing Verilog file "/home/brjathu/FPGA/Processor_FPGA/decoder16.v" into library work
Parsing module <decoder16>.
Analyzing Verilog file "/home/brjathu/FPGA/Processor_FPGA/control_unit.v" into library work
Parsing module <control_unit>.
Analyzing Verilog file "/home/brjathu/FPGA/Processor_FPGA/async.v" into library work
Parsing module <async_transmitter>.
Parsing module <async_receiver>.
Parsing module <BaudTickGen>.
Analyzing Verilog file "/home/brjathu/FPGA/Processor_FPGA/ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" into library work
Parsing module <u_processor>.
Analyzing Verilog file "/home/brjathu/FPGA/Processor_FPGA/ipcore_dir/bram.v" into library work
Parsing module <bram>.
Analyzing Verilog file "/home/brjathu/FPGA/Processor_FPGA/io_module.v" into library work
Parsing module <io_module>.
Analyzing Verilog file "/home/brjathu/FPGA/Processor_FPGA/clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "/home/brjathu/FPGA/Processor_FPGA/cache.v" into library work
Parsing module <cache>.
Analyzing Verilog file "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.v" into library work
Parsing module <BRAM_TEST>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.v" Line 162: Port control_signals is not connected to this instance

Elaborating module <BRAM_TEST>.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.v" Line 118: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <clock_divider(num_clk=5)>.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/clock_divider.v" Line 26: Result of 18-bit expression is truncated to fit in 17-bit target.

Elaborating module <bram>.
WARNING:HDLCompiler:1499 - "/home/brjathu/FPGA/Processor_FPGA/ipcore_dir/bram.v" Line 39: Empty module <bram> remains a black box.
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/io_module.v" Line 76: Port RxD_endofpacket is not connected to this instance

Elaborating module <io_module>.

Elaborating module <async_receiver>.

Elaborating module <BaudTickGen(ClkFrequency=10000000,Baud=115200,Oversampling=16)>.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/async.v" Line 186: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <async_transmitter>.

Elaborating module <BaudTickGen(ClkFrequency=10000000,Baud=115200)>.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/io_module.v" Line 120: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/io_module.v" Line 137: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/io_module.v" Line 159: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 106: Port n is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 115: Port reset is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 152: Port ck_out is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 153: Port ck_out is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 154: Port ck_out is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 155: Port ck_out is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 156: Port ck_out is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 157: Port ck_out is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 159: Port ck_out is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 160: Port ck_out is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 161: Port ck_out is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 162: Port ck_out is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 168: Port to_cu is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 169: Port to_cu is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 172: Port to_cu is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 176: Port ck_out is not connected to this instance

Elaborating module <u_processor>.

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/ALU.v" Line 82: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/ALU.v" Line 92: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/ALU.v" Line 93: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/ALU.v" Line 94: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/ALU.v" Line 95: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <control_unit>.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/control_unit.v" Line 140: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <decoder16>.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/decoder16.v" Line 12: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <mux8>.

Elaborating module <register(bit_width=16,init_val=0)>.

Elaborating module <register(bit_width=16,init_val=6)>.

Elaborating module <register(bit_width=16,init_val=15)>.

Elaborating module <registerSpecial(bit_width=16)>.

Elaborating module <registerSpecial(bit_width=16,init_val=1)>.

Elaborating module <register(bit_width=16,init_val=20)>.
WARNING:HDLCompiler:634 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 120: Net <en> does not have a driver.
WARNING:HDLCompiler:552 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 106: Input port clk_100 is not connected on this instance
WARNING:HDLCompiler:552 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 115: Input port reset is not connected on this instance
WARNING:HDLCompiler:604 - "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.v" Line 175: Module instantiation should have an instance name

Elaborating module <cache>.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/cache.v" Line 88: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/cache.v" Line 101: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/cache.v" Line 115: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/brjathu/FPGA/Processor_FPGA/cache.v" Line 130: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:634 - "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.v" Line 81: Net <finished> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BRAM_TEST>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.v".
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.v" line 162: Output port <control_signals> of the instance <upro> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.v" line 162: Output port <instruction> of the instance <upro> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.v" line 162: Output port <mux8> of the instance <upro> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.v" line 162: Output port <b_bus> of the instance <upro> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.v" line 162: Output port <acc> of the instance <upro> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.v" line 162: Output port <finished> of the instance <upro> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <finished> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <counter>.
    Found 1-bit register for signal <led_pro>.
    Found 16-bit adder for signal <counter[15]_GND_1_o_add_4_OUT> created at line 118.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <BRAM_TEST> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/clock_divider.v".
        num_clk = 5
    Found 1-bit register for signal <clk_s>.
    Found 17-bit register for signal <counter>.
    Found 17-bit adder for signal <counter[16]_GND_2_o_add_1_OUT> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <io_module>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/io_module.v".
        start_image_loc = 36863
        end_image_loc = 53247
WARNING:Xst:647 - Input <data_in_io<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/io_module.v" line 76: Output port <RxD_endofpacket> of the instance <uutrx> is unconnected or connected to loadless signal.
    Found 6-bit register for signal <state>.
    Found 1-bit register for signal <we_io>.
    Found 16-bit register for signal <addr_io>.
    Found 16-bit register for signal <auto_send>.
    Found 8-bit register for signal <data_in>.
    Found 1-bit register for signal <send>.
    Found 16-bit register for signal <data_out_io>.
    Found 16-bit adder for signal <addr_io[15]_GND_4_o_add_11_OUT> created at line 120.
    Found 16-bit adder for signal <auto_send[15]_GND_4_o_add_33_OUT> created at line 137.
    Found 16-bit subtractor for signal <GND_4_o_GND_4_o_sub_46_OUT<15:0>> created at line 159.
    Found 16-bit comparator greater for signal <auto_send[15]_GND_4_o_LessThan_33_o> created at line 136
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <io_module> synthesized.

Synthesizing Unit <async_receiver>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/async.v".
        ClkFrequency = 10000000
        Baud = 115200
        Oversampling = 16
    Found 2-bit register for signal <Filter_cnt>.
    Found 1-bit register for signal <RxD_bit>.
    Found 4-bit register for signal <OversamplingCnt>.
    Found 4-bit register for signal <RxD_state>.
    Found 8-bit register for signal <RxD_data>.
    Found 1-bit register for signal <RxD_data_ready>.
    Found 4-bit register for signal <ready_counter>.
    Found 7-bit register for signal <GapCnt>.
    Found 1-bit register for signal <RxD_endofpacket>.
    Found 2-bit register for signal <RxD_sync>.
    Found finite state machine <FSM_0> for signal <RxD_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 32                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <Filter_cnt[1]_GND_5_o_sub_10_OUT> created at line 144.
    Found 2-bit adder for signal <Filter_cnt[1]_GND_5_o_add_6_OUT> created at line 142.
    Found 4-bit adder for signal <OversamplingCnt[3]_GND_5_o_add_18_OUT> created at line 155.
    Found 4-bit adder for signal <ready_counter[3]_GND_5_o_add_45_OUT> created at line 186.
    Found 7-bit adder for signal <GapCnt[6]_GND_5_o_add_52_OUT> created at line 199.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <async_receiver> synthesized.

Synthesizing Unit <BaudTickGen_1>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/async.v".
        ClkFrequency = 10000000
        Baud = 115200
        Oversampling = 16
    Found 16-bit register for signal <Acc>.
    Found 16-bit adder for signal <GND_6_o_BUS_0793_mux_2_OUT> created at line 227.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <BaudTickGen_1> synthesized.

Synthesizing Unit <async_transmitter>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/async.v".
        ClkFrequency = 10000000
        Baud = 115200
    Found 4-bit register for signal <TxD_state>.
    Found 8-bit register for signal <TxD_shift>.
    Found finite state machine <FSM_1> for signal <TxD_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <async_transmitter> synthesized.

Synthesizing Unit <BaudTickGen_2>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/async.v".
        ClkFrequency = 10000000
        Baud = 115200
        Oversampling = 1
    Found 16-bit register for signal <Acc>.
    Found 16-bit adder for signal <n0007> created at line 227.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <BaudTickGen_2> synthesized.

Synthesizing Unit <u_processor>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/u_processor.v".
WARNING:Xst:2898 - Port 'clk_100', unconnected in block instance 'alu', is tied to GND.
WARNING:Xst:2898 - Port 'reset', unconnected in block instance 'cu', is tied to GND.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 106: Output port <n> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 106: Output port <o> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 152: Output port <ck_out> of the instance <R0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 153: Output port <ck_out> of the instance <R1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 154: Output port <ck_out> of the instance <R2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 155: Output port <ck_out> of the instance <R3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 156: Output port <ck_out> of the instance <R4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 157: Output port <ck_out> of the instance <R5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 159: Output port <ck_out> of the instance <R7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 160: Output port <ck_out> of the instance <R8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 161: Output port <ck_out> of the instance <R9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 162: Output port <ck_out> of the instance <R10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 168: Output port <to_cu> of the instance <MDR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 169: Output port <to_cu> of the instance <MAR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 172: Output port <to_cu> of the instance <PC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" line 176: Output port <ck_out> of the instance <ACC> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit tristate buffer for signal <address_out<15>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<14>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<13>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<12>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<11>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<10>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<9>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<8>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<7>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<6>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<5>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<4>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<3>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<2>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<1>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<0>> created at line 98
    Found 1-bit tristate buffer for signal <address_out<15>> created at line 99
    Found 1-bit tristate buffer for signal <address_out<14>> created at line 99
    Found 1-bit tristate buffer for signal <address_out<13>> created at line 99
    Found 1-bit tristate buffer for signal <address_out<12>> created at line 99
    Found 1-bit tristate buffer for signal <address_out<11>> created at line 99
    Found 1-bit tristate buffer for signal <address_out<10>> created at line 99
    Found 1-bit tristate buffer for signal <address_out<9>> created at line 99
    Found 1-bit tristate buffer for signal <address_out<8>> created at line 99
    Found 1-bit tristate buffer for signal <address_out<7>> created at line 99
    Found 1-bit tristate buffer for signal <address_out<6>> created at line 99
    Found 1-bit tristate buffer for signal <address_out<5>> created at line 99
    Found 1-bit tristate buffer for signal <address_out<4>> created at line 99
    Found 1-bit tristate buffer for signal <address_out<3>> created at line 99
    Found 1-bit tristate buffer for signal <address_out<2>> created at line 99
    Found 1-bit tristate buffer for signal <address_out<1>> created at line 99
    Found 1-bit tristate buffer for signal <address_out<0>> created at line 99
    Found 1-bit tristate buffer for signal <memory_out<15>> created at line 101
    Found 1-bit tristate buffer for signal <memory_out<14>> created at line 101
    Found 1-bit tristate buffer for signal <memory_out<13>> created at line 101
    Found 1-bit tristate buffer for signal <memory_out<12>> created at line 101
    Found 1-bit tristate buffer for signal <memory_out<11>> created at line 101
    Found 1-bit tristate buffer for signal <memory_out<10>> created at line 101
    Found 1-bit tristate buffer for signal <memory_out<9>> created at line 101
    Found 1-bit tristate buffer for signal <memory_out<8>> created at line 101
    Found 1-bit tristate buffer for signal <memory_out<7>> created at line 101
    Found 1-bit tristate buffer for signal <memory_out<6>> created at line 101
    Found 1-bit tristate buffer for signal <memory_out<5>> created at line 101
    Found 1-bit tristate buffer for signal <memory_out<4>> created at line 101
    Found 1-bit tristate buffer for signal <memory_out<3>> created at line 101
    Found 1-bit tristate buffer for signal <memory_out<2>> created at line 101
    Found 1-bit tristate buffer for signal <memory_out<1>> created at line 101
    Found 1-bit tristate buffer for signal <memory_out<0>> created at line 101
    Found 1-bit tristate buffer for signal <memory_data_in<15>> created at line 103
    Found 1-bit tristate buffer for signal <memory_data_in<14>> created at line 103
    Found 1-bit tristate buffer for signal <memory_data_in<13>> created at line 103
    Found 1-bit tristate buffer for signal <memory_data_in<12>> created at line 103
    Found 1-bit tristate buffer for signal <memory_data_in<11>> created at line 103
    Found 1-bit tristate buffer for signal <memory_data_in<10>> created at line 103
    Found 1-bit tristate buffer for signal <memory_data_in<9>> created at line 103
    Found 1-bit tristate buffer for signal <memory_data_in<8>> created at line 103
    Found 1-bit tristate buffer for signal <memory_data_in<7>> created at line 103
    Found 1-bit tristate buffer for signal <memory_data_in<6>> created at line 103
    Found 1-bit tristate buffer for signal <memory_data_in<5>> created at line 103
    Found 1-bit tristate buffer for signal <memory_data_in<4>> created at line 103
    Found 1-bit tristate buffer for signal <memory_data_in<3>> created at line 103
    Found 1-bit tristate buffer for signal <memory_data_in<2>> created at line 103
    Found 1-bit tristate buffer for signal <memory_data_in<1>> created at line 103
    Found 1-bit tristate buffer for signal <memory_data_in<0>> created at line 103
    Found 1-bit tristate buffer for signal <ir_data<15>> created at line 104
    Found 1-bit tristate buffer for signal <ir_data<14>> created at line 104
    Found 1-bit tristate buffer for signal <ir_data<13>> created at line 104
    Found 1-bit tristate buffer for signal <ir_data<12>> created at line 104
    Found 1-bit tristate buffer for signal <ir_data<11>> created at line 104
    Found 1-bit tristate buffer for signal <ir_data<10>> created at line 104
    Found 1-bit tristate buffer for signal <ir_data<9>> created at line 104
    Found 1-bit tristate buffer for signal <ir_data<8>> created at line 104
    Found 1-bit tristate buffer for signal <ir_data<7>> created at line 104
    Found 1-bit tristate buffer for signal <ir_data<6>> created at line 104
    Found 1-bit tristate buffer for signal <ir_data<5>> created at line 104
    Found 1-bit tristate buffer for signal <ir_data<4>> created at line 104
    Found 1-bit tristate buffer for signal <ir_data<3>> created at line 104
    Found 1-bit tristate buffer for signal <ir_data<2>> created at line 104
    Found 1-bit tristate buffer for signal <ir_data<1>> created at line 104
    Found 1-bit tristate buffer for signal <ir_data<0>> created at line 104
    Summary:
	inferred  80 Tristate(s).
Unit <u_processor> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/ALU.v".
        ZERO = 5'b00000
        ONE = 5'b00001
        NONE = 5'b00010
        ONE28 = 5'b00011
        A = 5'b00100
        B = 5'b00101
        NA = 5'b00110
        NB = 5'b00111
        NOTA = 5'b01000
        NOTB = 5'b01001
        ADD = 5'b01010
        SUB = 5'b01011
        MUL = 5'b01100
        INCA = 5'b01101
        DECA = 5'b01110
        INCB = 5'b01111
        DECB = 5'b10000
        SFTL8 = 5'b10001
        SFTR8 = 5'b10010
        XOR = 5'b10011
        SHFL = 5'b10100
        SHFR = 5'b10101
        LESSAB = 5'b10110
        GRETAB = 5'b10111
        NOP = 5'b11000
WARNING:Xst:647 - Input <clk_100> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit subtractor for signal <acc[15]_unary_minus_3_OUT> created at line 85.
    Found 16-bit subtractor for signal <b_bus[15]_unary_minus_4_OUT> created at line 86.
    Found 16-bit subtractor for signal <b_bus[15]_acc[15]_sub_8_OUT> created at line 90.
    Found 16-bit adder for signal <GND_90_o_b_bus[15]_add_1_OUT> created at line 82.
    Found 16-bit adder for signal <acc[15]_b_bus[15]_add_6_OUT> created at line 89.
    Found 16-bit adder for signal <acc[15]_GND_90_o_add_9_OUT> created at line 92.
    Found 16-bit adder for signal <b_bus[15]_GND_90_o_add_11_OUT> created at line 94.
    Found 16-bit subtractor for signal <GND_90_o_GND_90_o_sub_11_OUT<15:0>> created at line 93.
    Found 16-bit subtractor for signal <GND_90_o_GND_90_o_sub_13_OUT<15:0>> created at line 95.
    Found 16x16-bit multiplier for signal <n0079> created at line 91.
    Found 16-bit shifter logical left for signal <b_bus[15]_acc[15]_shift_left_14_OUT> created at line 99
    Found 16-bit shifter logical right for signal <b_bus[15]_acc[15]_shift_right_15_OUT> created at line 100
    Found 32x2-bit Read Only RAM for signal <_n0134>
    Found 1-bit 23-to-1 multiplexer for signal <ctrl[4]_out[15]_Mux_19_o> created at line 78.
    Found 1-bit 22-to-1 multiplexer for signal <ctrl[4]_X_92_o_Mux_23_o> created at line 78.
    Found 1-bit 22-to-1 multiplexer for signal <ctrl[4]_X_94_o_Mux_27_o> created at line 78.
    Found 1-bit 22-to-1 multiplexer for signal <ctrl[4]_X_96_o_Mux_31_o> created at line 78.
    Found 1-bit 22-to-1 multiplexer for signal <ctrl[4]_X_98_o_Mux_35_o> created at line 78.
    Found 1-bit 22-to-1 multiplexer for signal <ctrl[4]_X_100_o_Mux_39_o> created at line 78.
    Found 1-bit 22-to-1 multiplexer for signal <ctrl[4]_X_102_o_Mux_43_o> created at line 78.
    Found 1-bit 22-to-1 multiplexer for signal <ctrl[4]_X_104_o_Mux_47_o> created at line 78.
    Found 1-bit 22-to-1 multiplexer for signal <ctrl[4]_X_106_o_Mux_51_o> created at line 78.
    Found 1-bit 22-to-1 multiplexer for signal <ctrl[4]_X_108_o_Mux_55_o> created at line 78.
    Found 1-bit 22-to-1 multiplexer for signal <ctrl[4]_X_110_o_Mux_59_o> created at line 78.
    Found 1-bit 22-to-1 multiplexer for signal <ctrl[4]_X_112_o_Mux_63_o> created at line 78.
    Found 1-bit 22-to-1 multiplexer for signal <ctrl[4]_X_114_o_Mux_67_o> created at line 78.
    Found 1-bit 22-to-1 multiplexer for signal <ctrl[4]_X_116_o_Mux_71_o> created at line 78.
    Found 1-bit 22-to-1 multiplexer for signal <ctrl[4]_X_118_o_Mux_75_o> created at line 78.
    Found 1-bit 24-to-1 multiplexer for signal <ctrl[4]_X_120_o_Mux_79_o> created at line 78.
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_2_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_3_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_4_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out<14>> created at line 76
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_6_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out<13>> created at line 76
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_8_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out<12>> created at line 76
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_10_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out<11>> created at line 76
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_12_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out<10>> created at line 76
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_14_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out<9>> created at line 76
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_16_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out<8>> created at line 76
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_18_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out<7>> created at line 76
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_20_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out<6>> created at line 76
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_22_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out<5>> created at line 76
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_24_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out<4>> created at line 76
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_26_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out<3>> created at line 76
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_28_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out<2>> created at line 76
WARNING:Xst:737 - Found 1-bit latch for signal <ctrl[4]_ctrl[4]_DLATCH_30_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out<1>> created at line 76
    Found 1-bit tristate buffer for signal <out<0>> created at line 76
WARNING:Xst:737 - Found 1-bit latch for signal <out<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit comparator greater for signal <acc[15]_b_bus[15]_LessThan_17_o> created at line 101
    Found 16-bit comparator greater for signal <b_bus[15]_acc[15]_LessThan_18_o> created at line 102
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred  17 Latch(s).
	inferred   2 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred  15 Tristate(s).
Unit <ALU> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/control_unit.v".
        CLRREG1 = 9'b011010000
        CLRREG2 = 9'b011010001
        ADD1 = 9'b001010000
        ADD2 = 9'b001010001
        ADDI1 = 9'b011001000
        ADDI2 = 9'b011001001
        SUBI1 = 9'b001011000
        SUBI2 = 9'b001011001
        ADDL1 = 9'b010001000
        ADDL2 = 9'b010001001
        ADDL3 = 9'b010001010
        ADDL4 = 9'b010001011
        ADDH1 = 9'b010010000
        ADDH2 = 9'b010010001
        ADDH3 = 9'b010010010
        ADDH4 = 9'b010010011
        LOD1281 = 9'b011011000
        LOD1282 = 9'b011011001
        LOD1283 = 9'b011011010
        INC1281 = 9'b000011000
        INC1282 = 9'b000011001
        INCACC1 = 9'b001101000
        CPYREG1 = 9'b000101000
        CPYREG2 = 9'b000101001
        CPYACC1 = 9'b000100000
        CPYACC2 = 9'b000100001
        SHFLI1 = 9'b010100000
        SHFLI2 = 9'b010100001
        SHFRI1 = 9'b010101000
        SHFRI2 = 9'b010101001
        LOAD1 = 9'b011100000
        LOAD2 = 9'b111100110
        LOAD3 = 9'b011100010
        LOAD4 = 9'b011100011
        LOAD_WAIT = 9'b011100110
        STORE1 = 9'b011101000
        STORE2 = 9'b011101001
        STORE3 = 9'b011101010
        GOTOZ1 = 9'b010110000
        GOTOZ2 = 9'b010110001
        GOTOZ3 = 9'b110110001
        FETCH1 = 9'b000000000
        INCPC = 9'b000000001
        HALT = 9'b011111111
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <addr_ins[8]_clk_DFF_68>.
    Found 1-bit register for signal <finished>.
    Found 16-bit register for signal <write_loc>.
    Found 39-bit register for signal <data_out>.
    Found 16-bit register for signal <Z_11_o_dff_57_OUT>.
    Found 16-bit adder for signal <write_loc[15]_PWR_61_o_add_10_OUT> created at line 155.
    Found 32-bit shifter logical left for signal <n0083> created at line 140
    Found 1-bit tristate buffer for signal <immediate<15>> created at line 126
    Found 1-bit tristate buffer for signal <immediate<14>> created at line 126
    Found 1-bit tristate buffer for signal <immediate<13>> created at line 126
    Found 1-bit tristate buffer for signal <immediate<12>> created at line 126
    Found 1-bit tristate buffer for signal <immediate<11>> created at line 126
    Found 1-bit tristate buffer for signal <immediate<10>> created at line 126
    Found 1-bit tristate buffer for signal <immediate<9>> created at line 126
    Found 1-bit tristate buffer for signal <immediate<8>> created at line 126
    Found 1-bit tristate buffer for signal <immediate<7>> created at line 126
    Found 1-bit tristate buffer for signal <immediate<6>> created at line 126
    Found 1-bit tristate buffer for signal <immediate<5>> created at line 126
    Found 1-bit tristate buffer for signal <immediate<4>> created at line 126
    Found 1-bit tristate buffer for signal <immediate<3>> created at line 126
    Found 1-bit tristate buffer for signal <immediate<2>> created at line 126
    Found 1-bit tristate buffer for signal <immediate<1>> created at line 126
    Found 1-bit tristate buffer for signal <immediate<0>> created at line 126
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred  16 Tristate(s).
Unit <control_unit> synthesized.

Synthesizing Unit <decoder16>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/decoder16.v".
    Found 32-bit shifter logical left for signal <n0002> created at line 12
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <decoder16> synthesized.

Synthesizing Unit <mux8>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/mux8.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux8> synthesized.

Synthesizing Unit <register_1>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/register.v".
        bit_width = 16
        init_val = 0
    Found 16-bit register for signal <store>.
    Found 1-bit tristate buffer for signal <data_out<15>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<14>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<13>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<12>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<11>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<10>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<9>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<8>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<7>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<6>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<5>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<4>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<3>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<2>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<1>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<0>> created at line 58
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <register_1> synthesized.

Synthesizing Unit <register_2>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/register.v".
        bit_width = 16
        init_val = 6
    Found 16-bit register for signal <store>.
    Found 1-bit tristate buffer for signal <data_out<15>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<14>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<13>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<12>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<11>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<10>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<9>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<8>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<7>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<6>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<5>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<4>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<3>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<2>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<1>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<0>> created at line 58
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <register_2> synthesized.

Synthesizing Unit <register_3>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/register.v".
        bit_width = 16
        init_val = 15
    Found 16-bit register for signal <store>.
    Found 1-bit tristate buffer for signal <data_out<15>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<14>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<13>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<12>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<11>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<10>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<9>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<8>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<7>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<6>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<5>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<4>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<3>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<2>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<1>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<0>> created at line 58
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <register_3> synthesized.

Synthesizing Unit <registerSpecial_1>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/registerSpecial.v".
        bit_width = 16
        init_val = 0
    Found 16-bit register for signal <store>.
    Found 1-bit tristate buffer for signal <data_out<15>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<14>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<13>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<12>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<11>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<10>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<9>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<8>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<7>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<6>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<5>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<4>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<3>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<2>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<1>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<0>> created at line 64
    Found 1-bit tristate buffer for signal <memory_bus_out<15>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<14>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<13>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<12>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<11>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<10>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<9>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<8>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<7>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<6>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<5>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<4>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<3>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<2>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<1>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<0>> created at line 65
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <registerSpecial_1> synthesized.

Synthesizing Unit <registerSpecial_2>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/registerSpecial.v".
        bit_width = 16
        init_val = 1
    Found 16-bit register for signal <store>.
    Found 1-bit tristate buffer for signal <data_out<15>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<14>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<13>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<12>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<11>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<10>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<9>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<8>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<7>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<6>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<5>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<4>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<3>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<2>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<1>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<0>> created at line 64
    Found 1-bit tristate buffer for signal <memory_bus_out<15>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<14>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<13>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<12>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<11>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<10>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<9>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<8>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<7>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<6>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<5>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<4>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<3>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<2>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<1>> created at line 65
    Found 1-bit tristate buffer for signal <memory_bus_out<0>> created at line 65
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <registerSpecial_2> synthesized.

Synthesizing Unit <register_4>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/register.v".
        bit_width = 16
        init_val = 20
    Found 16-bit register for signal <store>.
    Found 1-bit tristate buffer for signal <data_out<15>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<14>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<13>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<12>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<11>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<10>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<9>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<8>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<7>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<6>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<5>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<4>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<3>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<2>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<1>> created at line 58
    Found 1-bit tristate buffer for signal <data_out<0>> created at line 58
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <register_4> synthesized.

Synthesizing Unit <cache>.
    Related source file is "/home/brjathu/FPGA/Processor_FPGA/cache.v".
    Found 64x64-bit single-port RAM <Mram_cache_memory> for signal <cache_memory>.
    Found 64x8-bit single-port RAM <Mram_tag> for signal <tag>.
    Found 16-bit register for signal <data_out_to_pro>.
    Found 1-bit register for signal <hit>.
    Found 16-bit register for signal <addr_out>.
    Found 3-bit register for signal <counter_mem>.
    Found 3-bit register for signal <counter>.
    Found 16-bit register for signal <data_out_to_mem>.
    Found 16-bit register for signal <addr_in_reg>.
    Found finite state machine <FSM_2> for signal <counter>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_100 (rising_edge)                          |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <counter_mem[2]_GND_279_o_add_81_OUT> created at line 130.
    Found 16-bit 4-to-1 multiplexer for signal <data_out_to_pro[15]_addr_in_reg[7]_mux_15_OUT> created at line 68.
    Found 16-bit 4-to-1 multiplexer for signal <_n0333> created at line 98.
    Found 8-bit comparator equal for signal <addr_in_reg[7]_addr_in_reg[15]_equal_4_o> created at line 64
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cache> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x2-bit single-port Read Only RAM                    : 1
 64x64-bit single-port RAM                             : 1
 64x8-bit single-port RAM                              : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 22
 16-bit adder                                          : 10
 16-bit subtractor                                     : 6
 17-bit adder                                          : 1
 2-bit addsub                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 2
 7-bit adder                                           : 1
# Registers                                            : 50
 1-bit register                                        : 10
 16-bit register                                       : 28
 17-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 1
 39-bit register                                       : 1
 4-bit register                                        : 2
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 3
# Latches                                              : 17
 1-bit latch                                           : 17
# Comparators                                          : 4
 16-bit comparator greater                             : 3
 8-bit comparator equal                                : 1
# Multiplexers                                         : 91
 1-bit 2-to-1 multiplexer                              : 27
 1-bit 22-to-1 multiplexer                             : 14
 1-bit 23-to-1 multiplexer                             : 1
 1-bit 24-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 16
 16-bit 4-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 18
 8-bit 2-to-1 multiplexer                              : 12
# Logic shifters                                       : 4
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 32-bit shifter logical left                           : 2
# Tristates                                            : 431
 1-bit tristate buffer                                 : 431
# FSMs                                                 : 3
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/bram.ngc>.
Loading core <bram> for timing and area information for instance <bram>.
WARNING:Xst:2677 - Node <data_out_29> of sequential type is unconnected in block <cu>.

Synthesizing (advanced) Unit <BRAM_TEST>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <BRAM_TEST> synthesized (advanced).

Synthesizing (advanced) Unit <async_receiver>.
The following registers are absorbed into counter <Filter_cnt>: 1 register on signal <Filter_cnt>.
The following registers are absorbed into counter <ready_counter>: 1 register on signal <ready_counter>.
The following registers are absorbed into counter <OversamplingCnt>: 1 register on signal <OversamplingCnt>.
The following registers are absorbed into counter <GapCnt>: 1 register on signal <GapCnt>.
Unit <async_receiver> synthesized (advanced).

Synthesizing (advanced) Unit <cache>.
The following registers are absorbed into counter <counter_mem>: 1 register on signal <counter_mem>.
INFO:Xst:3225 - The RAM <Mram_cache_memory> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 64-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_100>       | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <addr_in_reg<7:2>> |          |
    |     diA            | connected to signal <(_n0291,_n0290,_n0289,_n0288,_n0287,_n0286,data_in_from_mem)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 64-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_100>       | rise     |
    |     addrB          | connected to signal <addr_in<7:2>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <Mram_tag> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_100>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr_in_reg<7:2>> |          |
    |     diA            | connected to signal <_n0296>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_100>       | rise     |
    |     addrB          | connected to signal <addr_in<7:2>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <cache> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <io_module>.
The following registers are absorbed into counter <auto_send>: 1 register on signal <auto_send>.
Unit <io_module> synthesized (advanced).

Synthesizing (advanced) Unit <u_processor>.
INFO:Xst:3226 - The RAM <alu/Mram__n0134> will be implemented as a BLOCK RAM, absorbing the following register(s): <cu/data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_100>       | fall     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cu/addr_ins[8]_PWR_61_o_select_56_OUT<27:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <u_processor> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x2-bit single-port block Read Only RAM              : 1
 64x64-bit dual-port block RAM                         : 1
 64x8-bit dual-port block RAM                          : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 14
 16-bit adder                                          : 8
 16-bit subtractor                                     : 6
# Counters                                             : 8
 16-bit up counter                                     : 2
 17-bit up counter                                     : 1
 2-bit updown counter                                  : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
 7-bit up counter                                      : 1
# Registers                                            : 497
 Flip-Flops                                            : 497
# Comparators                                          : 4
 16-bit comparator greater                             : 3
 8-bit comparator equal                                : 1
# Multiplexers                                         : 104
 1-bit 2-to-1 multiplexer                              : 43
 1-bit 22-to-1 multiplexer                             : 14
 1-bit 23-to-1 multiplexer                             : 1
 1-bit 24-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 15
 16-bit 4-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 18
 8-bit 2-to-1 multiplexer                              : 10
# Logic shifters                                       : 4
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 32-bit shifter logical left                           : 2
# FSMs                                                 : 3
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <cu/data_out_29> has a constant value of 0 in block <u_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <R0/store_15> of sequential type is unconnected in block <u_processor>.
WARNING:Xst:2677 - Node <R0/store_14> of sequential type is unconnected in block <u_processor>.
WARNING:Xst:2677 - Node <R0/store_13> of sequential type is unconnected in block <u_processor>.
WARNING:Xst:2677 - Node <R0/store_12> of sequential type is unconnected in block <u_processor>.
WARNING:Xst:2677 - Node <R0/store_11> of sequential type is unconnected in block <u_processor>.
WARNING:Xst:2677 - Node <R0/store_10> of sequential type is unconnected in block <u_processor>.
WARNING:Xst:2677 - Node <R0/store_9> of sequential type is unconnected in block <u_processor>.
WARNING:Xst:2677 - Node <R0/store_8> of sequential type is unconnected in block <u_processor>.
WARNING:Xst:2677 - Node <R0/store_7> of sequential type is unconnected in block <u_processor>.
WARNING:Xst:2677 - Node <R0/store_6> of sequential type is unconnected in block <u_processor>.
WARNING:Xst:2677 - Node <R0/store_5> of sequential type is unconnected in block <u_processor>.
WARNING:Xst:2677 - Node <R0/store_4> of sequential type is unconnected in block <u_processor>.
WARNING:Xst:2677 - Node <R0/store_3> of sequential type is unconnected in block <u_processor>.
WARNING:Xst:2677 - Node <R0/store_2> of sequential type is unconnected in block <u_processor>.
WARNING:Xst:2677 - Node <R0/store_1> of sequential type is unconnected in block <u_processor>.
WARNING:Xst:2677 - Node <R0/store_0> of sequential type is unconnected in block <u_processor>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <io/uutrx/FSM_0> on signal <RxD_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <io/uuttx/FSM_1> on signal <TxD_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0100  | 0100
 0011  | 0011
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_i000009/FSM_2> on signal <counter[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:1293 - FF/Latch <state_3> has a constant value of 0 in block <io_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_4> has a constant value of 0 in block <io_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_5> has a constant value of 0 in block <io_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Acc_0> of sequential type is unconnected in block <BaudTickGen_1>.
WARNING:Xst:2677 - Node <Acc_1> of sequential type is unconnected in block <BaudTickGen_1>.
WARNING:Xst:2677 - Node <Acc_2> of sequential type is unconnected in block <BaudTickGen_1>.
WARNING:Xst:1710 - FF/Latch <cu/immediate_8> (without init value) has a constant value of 0 in block <u_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cu/immediate_9> (without init value) has a constant value of 0 in block <u_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cu/immediate_10> (without init value) has a constant value of 0 in block <u_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cu/immediate_11> (without init value) has a constant value of 0 in block <u_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cu/immediate_12> (without init value) has a constant value of 0 in block <u_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cu/immediate_13> (without init value) has a constant value of 0 in block <u_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cu/immediate_14> (without init value) has a constant value of 0 in block <u_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cu/immediate_15> (without init value) has a constant value of 0 in block <u_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <upro/cu/write_loc_0> of sequential type is unconnected in block <BRAM_TEST>.
WARNING:Xst:2677 - Node <upro/cu/data_out_7> of sequential type is unconnected in block <BRAM_TEST>.
WARNING:Xst:2677 - Node <upro/cu/finished> of sequential type is unconnected in block <BRAM_TEST>.
WARNING:Xst:2042 - Unit BRAM_TEST: 79 internal tristates are replaced by logic (pull-up yes): N20, N21, N22, N23, N24, N25, N26, N27, N28, N29, N30, N31, N32, N33, N34, N35, N36, N37, N38, N39, N40, N41, N42, N43, N44, N45, N46, N47, N48, N49, N50, N51, N52, N53, N54, N55, N56, N57, N58, N59, N60, N61, N62, N63, N64, N65, N66, upro/ir_data<0>, upro/ir_data<10>, upro/ir_data<11>, upro/ir_data<12>, upro/ir_data<13>, upro/ir_data<14>, upro/ir_data<15>, upro/ir_data<1>, upro/ir_data<2>, upro/ir_data<3>, upro/ir_data<4>, upro/ir_data<5>, upro/ir_data<6>, upro/ir_data<7>, upro/ir_data<8>, upro/ir_data<9>, upro/memory_data_in<0>, upro/memory_data_in<10>, upro/memory_data_in<11>, upro/memory_data_in<12>, upro/memory_data_in<13>, upro/memory_data_in<14>, upro/memory_data_in<15>, upro/memory_data_in<1>, upro/memory_data_in<2>, upro/memory_data_in<3>, upro/memory_data_in<4>, upro/memory_data_in<5>, upro/memory_data_in<6>, upro/memory_data_in<7>, upro/memory_data_in<8>, upro/memory_data_in<9>.
WARNING:Xst:2040 - Unit BRAM_TEST: 32 multi-source signals are replaced by logic (pull-up yes): memory_addr_pro<0>_MLTSRCEDGE, memory_addr_pro<10>_MLTSRCEDGE, memory_addr_pro<11>_MLTSRCEDGE, memory_addr_pro<12>_MLTSRCEDGE, memory_addr_pro<13>_MLTSRCEDGE, memory_addr_pro<14>_MLTSRCEDGE, memory_addr_pro<15>_MLTSRCEDGE, memory_addr_pro<1>_MLTSRCEDGE, memory_addr_pro<2>_MLTSRCEDGE, memory_addr_pro<3>_MLTSRCEDGE, memory_addr_pro<4>_MLTSRCEDGE, memory_addr_pro<5>_MLTSRCEDGE, memory_addr_pro<6>_MLTSRCEDGE, memory_addr_pro<7>_MLTSRCEDGE, memory_addr_pro<8>_MLTSRCEDGE, memory_addr_pro<9>_MLTSRCEDGE, upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_cy<7>, upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<10>, upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<11>, upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<12>, upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<13>, upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<14>, upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<15>, upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<8>, upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<9>, upro/alu/Madd_b_bus[15]_GND_90_o_add_11_OUT_cy<0>, upro/alu/Madd_b_bus[15]_GND_90_o_add_11_OUT_lut<1>, upro/alu/Madd_b_bus[15]_GND_90_o_add_11_OUT_lut<2>, upro/alu/Madd_b_bus[15]_GND_90_o_add_11_OUT_lut<3>, upro/alu/Madd_b_bus[15]_GND_90_o_add_11_OUT_lut<4>, upro/alu/Madd_b_bus[15]_GND_90_o_add_11_OUT_lut<5>, upro/alu/Madd_b_bus[15]_GND_90_o_add_11_OUT_lut<6>.
WARNING:Xst:2042 - Unit registerSpecial_2: 32 internal tristates are replaced by logic (pull-up yes): data_out<0>, data_out<10>, data_out<11>, data_out<12>, data_out<13>, data_out<14>, data_out<15>, data_out<1>, data_out<2>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>, data_out<8>, data_out<9>, memory_bus_out<0>, memory_bus_out<10>, memory_bus_out<11>, memory_bus_out<12>, memory_bus_out<13>, memory_bus_out<14>, memory_bus_out<15>, memory_bus_out<1>, memory_bus_out<2>, memory_bus_out<3>, memory_bus_out<4>, memory_bus_out<5>, memory_bus_out<6>, memory_bus_out<7>, memory_bus_out<8>, memory_bus_out<9>.
WARNING:Xst:2042 - Unit registerSpecial_1: 32 internal tristates are replaced by logic (pull-up yes): data_out<0>, data_out<10>, data_out<11>, data_out<12>, data_out<13>, data_out<14>, data_out<15>, data_out<1>, data_out<2>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>, data_out<8>, data_out<9>, memory_bus_out<0>, memory_bus_out<10>, memory_bus_out<11>, memory_bus_out<12>, memory_bus_out<13>, memory_bus_out<14>, memory_bus_out<15>, memory_bus_out<1>, memory_bus_out<2>, memory_bus_out<3>, memory_bus_out<4>, memory_bus_out<5>, memory_bus_out<6>, memory_bus_out<7>, memory_bus_out<8>, memory_bus_out<9>.
WARNING:Xst:2042 - Unit register_3: 16 internal tristates are replaced by logic (pull-up yes): data_out<0>, data_out<10>, data_out<11>, data_out<12>, data_out<13>, data_out<14>, data_out<15>, data_out<1>, data_out<2>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>, data_out<8>, data_out<9>.
WARNING:Xst:2042 - Unit register_2: 16 internal tristates are replaced by logic (pull-up yes): data_out<0>, data_out<10>, data_out<11>, data_out<12>, data_out<13>, data_out<14>, data_out<15>, data_out<1>, data_out<2>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>, data_out<8>, data_out<9>.

Optimizing unit <BaudTickGen_1> ...

Optimizing unit <register_4> ...

Optimizing unit <BRAM_TEST> ...

Optimizing unit <io_module> ...

Optimizing unit <async_receiver> ...

Optimizing unit <async_transmitter> ...

Optimizing unit <BaudTickGen_2> ...

Optimizing unit <cache> ...
WARNING:Xst:2677 - Node <io/uutrx/RxD_endofpacket> of sequential type is unconnected in block <BRAM_TEST>.
WARNING:Xst:1293 - FF/Latch <io/auto_send_15> has a constant value of 0 in block <BRAM_TEST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <io/auto_send_14> has a constant value of 0 in block <BRAM_TEST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <io/auto_send_13> has a constant value of 0 in block <BRAM_TEST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <io/auto_send_12> has a constant value of 0 in block <BRAM_TEST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <io/auto_send_11> has a constant value of 0 in block <BRAM_TEST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <io/auto_send_10> has a constant value of 0 in block <BRAM_TEST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <io/uutrx/ready_counter_3> has a constant value of 0 in block <BRAM_TEST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <_i000009/counter_mem_2> has a constant value of 0 in block <BRAM_TEST>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BRAM_TEST, actual ratio is 6.
FlipFlop upro/IR/store_11 has been replicated 1 time(s)
Latch upro/alu/out_15 has been replicated 1 time(s) to handle iob=true attribute.
Latch upro/alu/ctrl[4]_ctrl[4]_DLATCH_2_q has been replicated 1 time(s) to handle iob=true attribute.
Latch upro/alu/ctrl[4]_ctrl[4]_DLATCH_4_q has been replicated 1 time(s) to handle iob=true attribute.
Latch upro/alu/ctrl[4]_ctrl[4]_DLATCH_6_q has been replicated 1 time(s) to handle iob=true attribute.
Latch upro/alu/ctrl[4]_ctrl[4]_DLATCH_8_q has been replicated 1 time(s) to handle iob=true attribute.
Latch upro/alu/ctrl[4]_ctrl[4]_DLATCH_10_q has been replicated 1 time(s) to handle iob=true attribute.
Latch upro/alu/ctrl[4]_ctrl[4]_DLATCH_12_q has been replicated 1 time(s) to handle iob=true attribute.
Latch upro/alu/ctrl[4]_ctrl[4]_DLATCH_14_q has been replicated 1 time(s) to handle iob=true attribute.
Latch upro/alu/ctrl[4]_ctrl[4]_DLATCH_16_q has been replicated 1 time(s) to handle iob=true attribute.
Latch upro/alu/ctrl[4]_ctrl[4]_DLATCH_18_q has been replicated 1 time(s) to handle iob=true attribute.
Latch upro/alu/ctrl[4]_ctrl[4]_DLATCH_20_q has been replicated 1 time(s) to handle iob=true attribute.
Latch upro/alu/ctrl[4]_ctrl[4]_DLATCH_22_q has been replicated 1 time(s) to handle iob=true attribute.
Latch upro/alu/ctrl[4]_ctrl[4]_DLATCH_24_q has been replicated 1 time(s) to handle iob=true attribute.
Latch upro/alu/ctrl[4]_ctrl[4]_DLATCH_26_q has been replicated 1 time(s) to handle iob=true attribute.
Latch upro/alu/ctrl[4]_ctrl[4]_DLATCH_28_q has been replicated 1 time(s) to handle iob=true attribute.
Latch upro/alu/ctrl[4]_ctrl[4]_DLATCH_30_q has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <BRAM_TEST> :
	Found 2-bit shift register for signal <io/uutrx/RxD_sync_1>.
Unit <BRAM_TEST> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 533
 Flip-Flops                                            : 533
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : BRAM_TEST.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1978
#      GND                         : 2
#      INV                         : 74
#      LUT1                        : 86
#      LUT2                        : 121
#      LUT3                        : 127
#      LUT4                        : 241
#      LUT5                        : 149
#      LUT6                        : 648
#      MUXCY                       : 314
#      MUXF7                       : 33
#      VCC                         : 1
#      XORCY                       : 182
# FlipFlops/Latches                : 577
#      FD                          : 70
#      FD_1                        : 61
#      FDE                         : 372
#      FDR                         : 20
#      FDRE                        : 21
#      LD                          : 33
# RAMS                             : 64
#      RAMB16BWER                  : 62
#      RAMB8BWER                   : 2
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 161
#      IBUF                        : 4
#      OBUF                        : 110
#      OBUFT                       : 47
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             561  out of  54576     1%  
 Number of Slice LUTs:                 1447  out of  27288     5%  
    Number used as Logic:              1446  out of  27288     5%  
    Number used as Memory:                1  out of   6408     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1614
   Number with an unused Flip Flop:    1053  out of   1614    65%  
   Number with an unused LUT:           167  out of   1614    10%  
   Number of fully used LUT-FF pairs:   394  out of   1614    24%  
   Number of unique control sets:        46

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                 162  out of    218    74%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of Block RAM/FIFO:               63  out of    116    54%  
    Number using Block RAM only:         63
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      1  out of     58     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+------------------------------+-------+
Clock Signal                        | Clock buffer(FF name)        | Load  |
------------------------------------+------------------------------+-------+
clk_100                             | BUFGP                        | 18    |
cd10/clk_s                          | BUFG                         | 283   |
pro_clk_OBUF(pro_clk1:O)            | BUFG(*)(upro/R3/store_0)     | 367   |
upro/alu/_n0134<0>                  | NONE(upro/alu/out_15)        | 33    |
upro/clk_100_inv(upro/clk_100_inv:O)| NONE(*)(upro/alu/Mram__n0134)| 1     |
------------------------------------+------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 16.838ns (Maximum Frequency: 59.389MHz)
   Minimum input arrival time before clock: 8.443ns
   Maximum output required time after clock: 10.915ns
   Maximum combinational path delay: 5.960ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100'
  Clock period: 4.798ns (frequency: 208.420MHz)
  Total number of paths / destination ports: 460 / 36
-------------------------------------------------------------------------
Delay:               4.798ns (Levels of Logic = 2)
  Source:            cd10/counter_0 (FF)
  Destination:       cd10/counter_0 (FF)
  Source Clock:      clk_100 rising
  Destination Clock: clk_100 rising

  Data Path: cd10/counter_0 to cd10/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   1.181  cd10/counter_0 (cd10/counter_0)
     LUT6:I0->O            1   0.254   0.910  cd10/GND_2_o_GND_2_o_equal_3_o<16>1 (cd10/GND_2_o_GND_2_o_equal_3_o<16>)
     LUT3:I0->O           18   0.235   1.234  cd10/GND_2_o_GND_2_o_equal_3_o<16>4 (cd10/GND_2_o_GND_2_o_equal_3_o)
     FDR:R                     0.459          cd10/counter_0
    ----------------------------------------
    Total                      4.798ns (1.473ns logic, 3.325ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cd10/clk_s'
  Clock period: 10.349ns (frequency: 96.624MHz)
  Total number of paths / destination ports: 6095 / 1713
-------------------------------------------------------------------------
Delay:               10.349ns (Levels of Logic = 6)
  Source:            io/addr_io_1 (FF)
  Destination:       io/addr_io_15 (FF)
  Source Clock:      cd10/clk_s rising
  Destination Clock: cd10/clk_s rising

  Data Path: io/addr_io_1 to io/addr_io_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              65   0.525   2.392  io/addr_io_1 (io/addr_io_1)
     LUT6:I0->O            1   0.254   0.682  io/n0062<15>2 (io/n0062<15>1)
     LUT6:I5->O            1   0.254   0.910  io/n0062<15>4_SW0 (N206)
     LUT6:I3->O            4   0.235   0.912  io/n0062<15>4 (io/n0062)
     LUT6:I4->O           19   0.250   1.716  io/Mmux_addr_io[15]_addr_io[15]_mux_66_OUT1011 (io/Mmux_addr_io[15]_addr_io[15]_mux_66_OUT101)
     LUT6:I0->O           16   0.254   1.637  io/_n0473_inv1 (io/_n0473_inv)
     LUT6:I0->O            1   0.254   0.000  io/addr_io_15_glue_set (io/addr_io_15_glue_set)
     FD:D                      0.074          io/addr_io_15
    ----------------------------------------
    Total                     10.349ns (2.100ns logic, 8.249ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pro_clk_OBUF'
  Clock period: 16.838ns (frequency: 59.389MHz)
  Total number of paths / destination ports: 43354 / 575
-------------------------------------------------------------------------
Delay:               8.419ns (Levels of Logic = 6)
  Source:            upro/IR/store_13 (FF)
  Destination:       upro/cu/data_out_31 (FF)
  Source Clock:      pro_clk_OBUF rising
  Destination Clock: pro_clk_OBUF falling

  Data Path: upro/IR/store_13 to upro/cu/data_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.525   0.944  upro/IR/store_13 (upro/IR/store_13)
     LUT3:I2->O           19   0.254   1.369  upro/m8/Mmux_mux_out61 (test_ins_5_OBUF)
     LUT5:I3->O            9   0.250   1.084  upro/cu/addr_ins[8]_GND_126_o_equal_35_o<8>11 (upro/cu/addr_ins[8]_GND_126_o_equal_35_o<8>1)
     LUT6:I4->O            1   0.250   0.682  upro/cu/out42 (upro/cu/out42)
     LUT3:I2->O           13   0.254   1.098  upro/cu/out43 (upro/cu/out4)
     LUT6:I5->O           14   0.254   1.127  upro/cu/out5 (upro/cu/out6)
     LUT6:I5->O            2   0.254   0.000  upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<16>4 (upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<23>)
     FD_1:D                    0.074          upro/cu/data_out_23
    ----------------------------------------
    Total                      8.419ns (2.115ns logic, 6.304ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cd10/clk_s'
  Total number of paths / destination ports: 389 / 151
-------------------------------------------------------------------------
Offset:              8.443ns (Levels of Logic = 5)
  Source:            ctrlSw<0> (PAD)
  Destination:       io/addr_io_15 (FF)
  Destination Clock: cd10/clk_s rising

  Data Path: ctrlSw<0> to io/addr_io_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.442  ctrlSw_0_IBUF (ledInd_0_OBUF)
     LUT2:I0->O            4   0.250   1.234  io/GND_4_o_GND_4_o_AND_31_o1 (io/GND_4_o_GND_4_o_AND_31_o)
     LUT6:I1->O           19   0.254   1.716  io/Mmux_addr_io[15]_addr_io[15]_mux_66_OUT1011 (io/Mmux_addr_io[15]_addr_io[15]_mux_66_OUT101)
     LUT6:I0->O           16   0.254   1.637  io/_n0473_inv1 (io/_n0473_inv)
     LUT6:I0->O            1   0.254   0.000  io/addr_io_15_glue_set (io/addr_io_15_glue_set)
     FD:D                      0.074          io/addr_io_15
    ----------------------------------------
    Total                      8.443ns (2.414ns logic, 6.029ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pro_clk_OBUF'
  Total number of paths / destination ports: 65 / 65
-------------------------------------------------------------------------
Offset:              4.689ns (Levels of Logic = 3)
  Source:            ctrlSw<1> (PAD)
  Destination:       bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination Clock: pro_clk_OBUF rising

  Data Path: ctrlSw<1> to bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   2.176  ctrlSw_1_IBUF (ledInd_1_OBUF)
     begin scope: 'bram:enb'
     LUT6:I0->O            1   0.254   0.681  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<1>11 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<1>)
     RAMB16BWER:ENB            0.250          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    ----------------------------------------
    Total                      4.689ns (1.832ns logic, 2.857ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cd10/clk_s'
  Total number of paths / destination ports: 585 / 76
-------------------------------------------------------------------------
Offset:              8.336ns (Levels of Logic = 5)
  Source:            bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:       data_in_io<7> (PAD)
  Source Clock:      cd10/clk_s rising

  Data Path: bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to data_in_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA0    1   2.100   0.958  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.ram_douta<0>)
     LUT6:I2->O            1   0.254   0.958  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_819 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_819)
     LUT6:I2->O            1   0.254   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_36 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_36)
     MUXF7:I1->O           2   0.175   0.725  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_5 (douta<7>)
     end scope: 'bram:douta<7>'
     OBUF:I->O                 2.912          data_in_io_7_OBUF (data_in_io<7>)
    ----------------------------------------
    Total                      8.336ns (5.695ns logic, 2.641ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pro_clk_OBUF'
  Total number of paths / destination ports: 234 / 58
-------------------------------------------------------------------------
Offset:              7.517ns (Levels of Logic = 2)
  Source:            upro/cu/data_out_30 (FF)
  Destination:       test_ins<0> (PAD)
  Source Clock:      pro_clk_OBUF falling

  Data Path: upro/cu/data_out_30 to test_ins<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            62   0.525   2.142  upro/cu/data_out_30 (upro/cu/data_out_30)
     LUT3:I0->O           43   0.235   1.703  upro/m8/Mmux_mux_out11 (test_ins_0_OBUF)
     OBUF:I->O                 2.912          test_ins_0_OBUF (test_ins<0>)
    ----------------------------------------
    Total                      7.517ns (3.672ns logic, 3.845ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'upro/alu/_n0134<0>'
  Total number of paths / destination ports: 93 / 18
-------------------------------------------------------------------------
Offset:              10.915ns (Levels of Logic = 5)
  Source:            upro/alu/ctrl[4]_ctrl[4]_DLATCH_3_q (LATCH)
  Destination:       test_ins<8> (PAD)
  Source Clock:      upro/alu/_n0134<0> falling

  Data Path: upro/alu/ctrl[4]_ctrl[4]_DLATCH_3_q to test_ins<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              46   0.581   1.862  upro/alu/ctrl[4]_ctrl[4]_DLATCH_3_q (upro/alu/ctrl[4]_ctrl[4]_DLATCH_3_q)
     LUT2:I0->O           14   0.250   1.582  N27LogicTrst1 (N27)
     LUT6:I0->O            2   0.254   1.181  upro/alu/out11 (upro/alu/out11)
     LUT6:I0->O            5   0.254   0.949  upro/alu/out13 (upro/alu/out[15]_reduce_or_1_o)
     LUT2:I0->O            5   0.250   0.840  upro/test_ins<8>1 (test_ins_8_OBUF)
     OBUF:I->O                 2.912          test_ins_8_OBUF (test_ins<8>)
    ----------------------------------------
    Total                     10.915ns (4.501ns logic, 6.414ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.242ns (Levels of Logic = 2)
  Source:            cd10/clk_s (FF)
  Destination:       pro_clk (PAD)
  Source Clock:      clk_100 rising

  Data Path: cd10/clk_s to pro_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   0.874  cd10/clk_s (cd10/clk_s)
     LUT2:I0->O            1   0.250   0.681  pro_clk1 (pro_clk_OBUF)
     OBUF:I->O                 2.912          pro_clk_OBUF (pro_clk)
    ----------------------------------------
    Total                      5.242ns (3.687ns logic, 1.555ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               5.960ns (Levels of Logic = 2)
  Source:            ctrlSw<1> (PAD)
  Destination:       ledInd<1> (PAD)

  Data Path: ctrlSw<1> to ledInd<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   1.720  ctrlSw_1_IBUF (ledInd_1_OBUF)
     OBUF:I->O                 2.912          ledInd_1_OBUF (ledInd<1>)
    ----------------------------------------
    Total                      5.960ns (4.240ns logic, 1.720ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock cd10/clk_s
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cd10/clk_s     |   10.349|         |         |         |
pro_clk_OBUF   |    6.660|    4.911|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    4.798|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pro_clk_OBUF
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
cd10/clk_s        |    4.071|         |   10.627|         |
pro_clk_OBUF      |         |    4.272|   11.458|         |
upro/alu/_n0134<0>|         |    2.767|   15.623|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock upro/alu/_n0134<0>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
pro_clk_OBUF    |         |         |   13.321|         |
upro/clk_100_inv|         |         |    2.517|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock upro/clk_100_inv
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
cd10/clk_s        |   11.474|         |         |         |
pro_clk_OBUF      |    9.470|   12.306|         |         |
upro/alu/_n0134<0>|         |   16.470|         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.50 secs
 
--> 


Total memory usage is 402028 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  119 (   0 filtered)
Number of infos    :   27 (   0 filtered)

