![Figure 1](https://github.com/AndresCasasola/fpga/raw/master/projects/pf22_timer/images/timer_schematic.png "Figure 1")
RTL schematic.
