// Seed: 127735262
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
  module_2 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9,
      id_6,
      id_4,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
macromodule module_1 ();
  wire id_2;
  wire id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_8 = id_6 && 1'b0 && 1 && 1;
  always id_4 = id_2;
  wire id_9;
  assign id_2 = 1;
  wor id_10 = id_6;
endmodule
