###################################################################

# Created by write_sdc for scenario [FUNC_WORST] on Mon Oct 24 20:04:50 2022

###################################################################
set sdc_version 2.1

set_units -time ps -resistance kOhm -capacitance fF -voltage V -current mA
#set_operating_conditions -analysis_type on_chip_variation typical_1.00 -library lib224_b15_7t_108pp_base_hp_psss_0p765v_125c_tttt_ctyp_ccslnt
set_max_fanout 16 [current_design]
set_max_transition 200 [current_design]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports rst_ni]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports test_mode]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_sclk]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_cs]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_sdi0]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_sdi1]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_sdi2]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports spi_sdi3]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[65]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[64]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[63]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[62]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[61]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[60]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[59]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[58]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[57]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[56]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[55]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[54]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[53]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[52]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[51]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[50]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[49]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[48]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[47]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[46]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[45]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[44]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[43]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[42]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[41]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[40]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[39]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[38]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[37]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[36]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[35]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[34]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[33]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[32]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[31]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[30]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[29]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[28]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[27]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[26]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[25]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[24]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[23]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[22]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[21]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[20]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[19]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[18]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[17]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[16]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[15]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[14]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[13]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[12]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[11]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[10]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[9]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[8]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[7]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[6]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[5]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[4]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[3]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[2]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[1]}]
set_driving_cell -lib_cell b15bfn000ah1n12x5 -input_transition_rise 100 -input_transition_fall 100 [get_ports {tl_i[0]}]
set_load -pin_load 5.078 [get_ports {spi_mode[1]}]
set_load -pin_load 5.078 [get_ports {spi_mode[0]}]
set_load -pin_load 5.078 [get_ports spi_sdo0]
set_load -pin_load 5.078 [get_ports spi_sdo1]
set_load -pin_load 5.078 [get_ports spi_sdo2]
set_load -pin_load 5.078 [get_ports spi_sdo3]
set_load -pin_load 5.078 [get_ports {tl_o[108]}]
set_load -pin_load 5.078 [get_ports {tl_o[107]}]
set_load -pin_load 5.078 [get_ports {tl_o[106]}]
set_load -pin_load 5.078 [get_ports {tl_o[105]}]
set_load -pin_load 5.078 [get_ports {tl_o[104]}]
set_load -pin_load 5.078 [get_ports {tl_o[103]}]
set_load -pin_load 5.078 [get_ports {tl_o[102]}]
set_load -pin_load 5.078 [get_ports {tl_o[101]}]
set_load -pin_load 5.078 [get_ports {tl_o[100]}]
set_load -pin_load 5.078 [get_ports {tl_o[99]}]
set_load -pin_load 5.078 [get_ports {tl_o[98]}]
set_load -pin_load 5.078 [get_ports {tl_o[97]}]
set_load -pin_load 5.078 [get_ports {tl_o[96]}]
set_load -pin_load 5.078 [get_ports {tl_o[95]}]
set_load -pin_load 5.078 [get_ports {tl_o[94]}]
set_load -pin_load 5.078 [get_ports {tl_o[93]}]
set_load -pin_load 5.078 [get_ports {tl_o[92]}]
set_load -pin_load 5.078 [get_ports {tl_o[91]}]
set_load -pin_load 5.078 [get_ports {tl_o[90]}]
set_load -pin_load 5.078 [get_ports {tl_o[89]}]
set_load -pin_load 5.078 [get_ports {tl_o[88]}]
set_load -pin_load 5.078 [get_ports {tl_o[87]}]
set_load -pin_load 5.078 [get_ports {tl_o[86]}]
set_load -pin_load 5.078 [get_ports {tl_o[85]}]
set_load -pin_load 5.078 [get_ports {tl_o[84]}]
set_load -pin_load 5.078 [get_ports {tl_o[83]}]
set_load -pin_load 5.078 [get_ports {tl_o[82]}]
set_load -pin_load 5.078 [get_ports {tl_o[81]}]
set_load -pin_load 5.078 [get_ports {tl_o[80]}]
set_load -pin_load 5.078 [get_ports {tl_o[79]}]
set_load -pin_load 5.078 [get_ports {tl_o[78]}]
set_load -pin_load 5.078 [get_ports {tl_o[77]}]
set_load -pin_load 5.078 [get_ports {tl_o[76]}]
set_load -pin_load 5.078 [get_ports {tl_o[75]}]
set_load -pin_load 5.078 [get_ports {tl_o[74]}]
set_load -pin_load 5.078 [get_ports {tl_o[73]}]
set_load -pin_load 5.078 [get_ports {tl_o[72]}]
set_load -pin_load 5.078 [get_ports {tl_o[71]}]
set_load -pin_load 5.078 [get_ports {tl_o[70]}]
set_load -pin_load 5.078 [get_ports {tl_o[69]}]
set_load -pin_load 5.078 [get_ports {tl_o[68]}]
set_load -pin_load 5.078 [get_ports {tl_o[67]}]
set_load -pin_load 5.078 [get_ports {tl_o[66]}]
set_load -pin_load 5.078 [get_ports {tl_o[65]}]
set_load -pin_load 5.078 [get_ports {tl_o[64]}]
set_load -pin_load 5.078 [get_ports {tl_o[63]}]
set_load -pin_load 5.078 [get_ports {tl_o[62]}]
set_load -pin_load 5.078 [get_ports {tl_o[61]}]
set_load -pin_load 5.078 [get_ports {tl_o[60]}]
set_load -pin_load 5.078 [get_ports {tl_o[59]}]
set_load -pin_load 5.078 [get_ports {tl_o[58]}]
set_load -pin_load 5.078 [get_ports {tl_o[57]}]
set_load -pin_load 5.078 [get_ports {tl_o[56]}]
set_load -pin_load 5.078 [get_ports {tl_o[55]}]
set_load -pin_load 5.078 [get_ports {tl_o[54]}]
set_load -pin_load 5.078 [get_ports {tl_o[53]}]
set_load -pin_load 5.078 [get_ports {tl_o[52]}]
set_load -pin_load 5.078 [get_ports {tl_o[51]}]
set_load -pin_load 5.078 [get_ports {tl_o[50]}]
set_load -pin_load 5.078 [get_ports {tl_o[49]}]
set_load -pin_load 5.078 [get_ports {tl_o[48]}]
set_load -pin_load 5.078 [get_ports {tl_o[47]}]
set_load -pin_load 5.078 [get_ports {tl_o[46]}]
set_load -pin_load 5.078 [get_ports {tl_o[45]}]
set_load -pin_load 5.078 [get_ports {tl_o[44]}]
set_load -pin_load 5.078 [get_ports {tl_o[43]}]
set_load -pin_load 5.078 [get_ports {tl_o[42]}]
set_load -pin_load 5.078 [get_ports {tl_o[41]}]
set_load -pin_load 5.078 [get_ports {tl_o[40]}]
set_load -pin_load 5.078 [get_ports {tl_o[39]}]
set_load -pin_load 5.078 [get_ports {tl_o[38]}]
set_load -pin_load 5.078 [get_ports {tl_o[37]}]
set_load -pin_load 5.078 [get_ports {tl_o[36]}]
set_load -pin_load 5.078 [get_ports {tl_o[35]}]
set_load -pin_load 5.078 [get_ports {tl_o[34]}]
set_load -pin_load 5.078 [get_ports {tl_o[33]}]
set_load -pin_load 5.078 [get_ports {tl_o[32]}]
set_load -pin_load 5.078 [get_ports {tl_o[31]}]
set_load -pin_load 5.078 [get_ports {tl_o[30]}]
set_load -pin_load 5.078 [get_ports {tl_o[29]}]
set_load -pin_load 5.078 [get_ports {tl_o[28]}]
set_load -pin_load 5.078 [get_ports {tl_o[27]}]
set_load -pin_load 5.078 [get_ports {tl_o[26]}]
set_load -pin_load 5.078 [get_ports {tl_o[25]}]
set_load -pin_load 5.078 [get_ports {tl_o[24]}]
set_load -pin_load 5.078 [get_ports {tl_o[23]}]
set_load -pin_load 5.078 [get_ports {tl_o[22]}]
set_load -pin_load 5.078 [get_ports {tl_o[21]}]
set_load -pin_load 5.078 [get_ports {tl_o[20]}]
set_load -pin_load 5.078 [get_ports {tl_o[19]}]
set_load -pin_load 5.078 [get_ports {tl_o[18]}]
set_load -pin_load 5.078 [get_ports {tl_o[17]}]
set_load -pin_load 5.078 [get_ports {tl_o[16]}]
set_load -pin_load 5.078 [get_ports {tl_o[15]}]
set_load -pin_load 5.078 [get_ports {tl_o[14]}]
set_load -pin_load 5.078 [get_ports {tl_o[13]}]
set_load -pin_load 5.078 [get_ports {tl_o[12]}]
set_load -pin_load 5.078 [get_ports {tl_o[11]}]
set_load -pin_load 5.078 [get_ports {tl_o[10]}]
set_load -pin_load 5.078 [get_ports {tl_o[9]}]
set_load -pin_load 5.078 [get_ports {tl_o[8]}]
set_load -pin_load 5.078 [get_ports {tl_o[7]}]
set_load -pin_load 5.078 [get_ports {tl_o[6]}]
set_load -pin_load 5.078 [get_ports {tl_o[5]}]
set_load -pin_load 5.078 [get_ports {tl_o[4]}]
set_load -pin_load 5.078 [get_ports {tl_o[3]}]
set_load -pin_load 5.078 [get_ports {tl_o[2]}]
set_load -pin_load 5.078 [get_ports {tl_o[1]}]
set_load -pin_load 5.078 [get_ports {tl_o[0]}]
#set_max_time_borrow 0 [get_cells u_syncro_valid_reg_reg_0__u_syncro_valid_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_syncro_rdwr_reg_reg_0__u_syncro_rdwr_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_31__u_spi_device_tlul_plug_we_reg]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_29__u_spi_device_tlul_plug_wdata_reg_30_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_27__u_spi_device_tlul_plug_wdata_reg_28_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_25__u_spi_device_tlul_plug_wdata_reg_26_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_23__u_spi_device_tlul_plug_wdata_reg_24_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_21__u_spi_device_tlul_plug_wdata_reg_22_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_19__u_spi_device_tlul_plug_wdata_reg_20_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_17__u_spi_device_tlul_plug_wdata_reg_18_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_15__u_spi_device_tlul_plug_wdata_reg_16_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_13__u_spi_device_tlul_plug_wdata_reg_14_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_11__u_spi_device_tlul_plug_wdata_reg_12_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_9__u_spi_device_tlul_plug_wdata_reg_10_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_7__u_spi_device_tlul_plug_wdata_reg_8_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_5__u_spi_device_tlul_plug_wdata_reg_6_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_3__u_spi_device_tlul_plug_wdata_reg_4_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_1__u_spi_device_tlul_plug_wdata_reg_2_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_u_tlul_adapter_host_intg_err_q_reg_u_spi_device_tlul_plug_wdata_reg_0_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_state_reg_1__u_spi_device_tlul_plug_u_tlul_adapter_host_g_multiple_reqs_source_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_full_latched_full_s_reg_u_spi_device_tlul_plug_state_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_full_full_synch_d_middle_reg_0__u_dcfifo_tx_u_din_full_full_synch_d_out_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_5__u_device_sm_tx_counter_reg_6_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_12__u_device_sm_tx_done_reg_reg]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_10__u_device_sm_tx_data_reg_11_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_3__u_device_sm_tx_counter_reg_4_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_1__u_device_sm_tx_counter_reg_2_]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_7__u_device_sm_tx_counter_reg_0_]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_5__u_device_sm_mode_reg_reg_6_]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_3__u_device_sm_mode_reg_reg_4_]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_1__u_device_sm_mode_reg_reg_2_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_31__u_device_sm_mode_reg_reg_0_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_29__u_device_sm_data_reg_reg_30_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_27__u_device_sm_data_reg_reg_28_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_25__u_device_sm_data_reg_reg_26_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_23__u_device_sm_data_reg_reg_24_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_21__u_device_sm_data_reg_reg_22_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_19__u_device_sm_data_reg_reg_20_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_17__u_device_sm_data_reg_reg_18_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_15__u_device_sm_data_reg_reg_16_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_13__u_device_sm_data_reg_reg_14_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_11__u_device_sm_data_reg_reg_12_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_9__u_device_sm_data_reg_reg_10_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_7__u_device_sm_data_reg_reg_8_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_5__u_device_sm_data_reg_reg_6_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_3__u_device_sm_data_reg_reg_4_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_5__u_dcfifo_tx_u_dout_empty_synch_d_out_reg_6_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_1__u_dcfifo_tx_u_dout_empty_synch_d_out_reg_4_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_6__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_4__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_full_full_synch_d_middle_reg_0__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_31__u_device_sm_tx_data_valid_reg]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_29__u_device_sm_tx_data_reg_30_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_27__u_device_sm_tx_data_reg_28_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_25__u_device_sm_tx_data_reg_26_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_23__u_device_sm_tx_data_reg_24_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_21__u_device_sm_tx_data_reg_22_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_19__u_device_sm_tx_data_reg_20_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_17__u_device_sm_tx_data_reg_18_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_15__u_device_sm_tx_data_reg_16_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_13__u_device_sm_tx_data_reg_14_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_8__u_device_sm_tx_data_reg_9_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_6__u_device_sm_tx_data_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_4__u_device_sm_tx_data_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_2__u_device_sm_tx_data_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_0__u_device_sm_tx_data_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_state_reg_2__u_device_sm_tx_counter_upd_reg]
#set_max_time_borrow 0 [get_cells u_device_sm_state_reg_0__u_device_sm_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_1__u_device_sm_data_reg_reg_2_]
#set_max_time_borrow 0 [get_cells u_device_sm_ctrl_data_tx_ready_reg_u_device_sm_data_reg_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_0__u_dcfifo_tx_u_dout_empty_synch_d_out_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_full_full_synch_d_out_reg_0__u_dcfifo_rx_u_din_full_latched_full_s_reg]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_6__u_dcfifo_rx_u_dout_read_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_4__u_dcfifo_rx_u_dout_read_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_2__u_dcfifo_rx_u_dout_read_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_6__u_dcfifo_rx_u_din_write_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_4__u_dcfifo_rx_u_din_write_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_0__u_dcfifo_rx_u_din_write_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__14__u_dcfifo_rx_u_din_buffer_data_reg_7__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__12__u_dcfifo_rx_u_din_buffer_data_reg_7__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__10__u_dcfifo_rx_u_din_buffer_data_reg_7__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__8__u_dcfifo_rx_u_din_buffer_data_reg_7__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__6__u_dcfifo_rx_u_din_buffer_data_reg_7__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__4__u_dcfifo_rx_u_din_buffer_data_reg_7__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__2__u_dcfifo_rx_u_din_buffer_data_reg_7__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__0__u_dcfifo_rx_u_din_buffer_data_reg_7__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__30__u_dcfifo_rx_u_din_buffer_data_reg_7__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__28__u_dcfifo_rx_u_din_buffer_data_reg_7__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__26__u_dcfifo_rx_u_din_buffer_data_reg_7__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__24__u_dcfifo_rx_u_din_buffer_data_reg_7__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__22__u_dcfifo_rx_u_din_buffer_data_reg_7__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__20__u_dcfifo_rx_u_din_buffer_data_reg_7__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__18__u_dcfifo_rx_u_din_buffer_data_reg_7__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__16__u_dcfifo_rx_u_din_buffer_data_reg_7__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__14__u_dcfifo_rx_u_din_buffer_data_reg_6__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__12__u_dcfifo_rx_u_din_buffer_data_reg_6__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__10__u_dcfifo_rx_u_din_buffer_data_reg_6__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__8__u_dcfifo_rx_u_din_buffer_data_reg_6__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__6__u_dcfifo_rx_u_din_buffer_data_reg_6__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__4__u_dcfifo_rx_u_din_buffer_data_reg_6__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__2__u_dcfifo_rx_u_din_buffer_data_reg_6__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__0__u_dcfifo_rx_u_din_buffer_data_reg_6__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__30__u_dcfifo_rx_u_din_buffer_data_reg_6__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__28__u_dcfifo_rx_u_din_buffer_data_reg_6__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__26__u_dcfifo_rx_u_din_buffer_data_reg_6__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__24__u_dcfifo_rx_u_din_buffer_data_reg_6__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__22__u_dcfifo_rx_u_din_buffer_data_reg_6__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__20__u_dcfifo_rx_u_din_buffer_data_reg_6__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__18__u_dcfifo_rx_u_din_buffer_data_reg_6__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__16__u_dcfifo_rx_u_din_buffer_data_reg_6__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__14__u_dcfifo_rx_u_din_buffer_data_reg_5__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__12__u_dcfifo_rx_u_din_buffer_data_reg_5__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__10__u_dcfifo_rx_u_din_buffer_data_reg_5__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__8__u_dcfifo_rx_u_din_buffer_data_reg_5__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__6__u_dcfifo_rx_u_din_buffer_data_reg_5__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__4__u_dcfifo_rx_u_din_buffer_data_reg_5__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__2__u_dcfifo_rx_u_din_buffer_data_reg_5__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__0__u_dcfifo_rx_u_din_buffer_data_reg_5__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__30__u_dcfifo_rx_u_din_buffer_data_reg_5__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__28__u_dcfifo_rx_u_din_buffer_data_reg_5__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__26__u_dcfifo_rx_u_din_buffer_data_reg_5__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__24__u_dcfifo_rx_u_din_buffer_data_reg_5__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__22__u_dcfifo_rx_u_din_buffer_data_reg_5__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__20__u_dcfifo_rx_u_din_buffer_data_reg_5__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__18__u_dcfifo_rx_u_din_buffer_data_reg_5__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__16__u_dcfifo_rx_u_din_buffer_data_reg_5__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__14__u_dcfifo_rx_u_din_buffer_data_reg_4__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__12__u_dcfifo_rx_u_din_buffer_data_reg_4__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__10__u_dcfifo_rx_u_din_buffer_data_reg_4__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__8__u_dcfifo_rx_u_din_buffer_data_reg_4__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__6__u_dcfifo_rx_u_din_buffer_data_reg_4__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__4__u_dcfifo_rx_u_din_buffer_data_reg_4__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__2__u_dcfifo_rx_u_din_buffer_data_reg_4__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__0__u_dcfifo_rx_u_din_buffer_data_reg_4__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__30__u_dcfifo_rx_u_din_buffer_data_reg_4__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__28__u_dcfifo_rx_u_din_buffer_data_reg_4__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__26__u_dcfifo_rx_u_din_buffer_data_reg_4__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__24__u_dcfifo_rx_u_din_buffer_data_reg_4__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__22__u_dcfifo_rx_u_din_buffer_data_reg_4__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__20__u_dcfifo_rx_u_din_buffer_data_reg_4__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__18__u_dcfifo_rx_u_din_buffer_data_reg_4__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__16__u_dcfifo_rx_u_din_buffer_data_reg_4__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__14__u_dcfifo_rx_u_din_buffer_data_reg_3__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__12__u_dcfifo_rx_u_din_buffer_data_reg_3__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__10__u_dcfifo_rx_u_din_buffer_data_reg_3__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__8__u_dcfifo_rx_u_din_buffer_data_reg_3__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__6__u_dcfifo_rx_u_din_buffer_data_reg_3__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__4__u_dcfifo_rx_u_din_buffer_data_reg_3__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__2__u_dcfifo_rx_u_din_buffer_data_reg_3__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__0__u_dcfifo_rx_u_din_buffer_data_reg_3__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__30__u_dcfifo_rx_u_din_buffer_data_reg_3__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__28__u_dcfifo_rx_u_din_buffer_data_reg_3__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__26__u_dcfifo_rx_u_din_buffer_data_reg_3__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__24__u_dcfifo_rx_u_din_buffer_data_reg_3__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__22__u_dcfifo_rx_u_din_buffer_data_reg_3__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__20__u_dcfifo_rx_u_din_buffer_data_reg_3__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__18__u_dcfifo_rx_u_din_buffer_data_reg_3__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__16__u_dcfifo_rx_u_din_buffer_data_reg_3__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__14__u_dcfifo_rx_u_din_buffer_data_reg_2__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__12__u_dcfifo_rx_u_din_buffer_data_reg_2__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__10__u_dcfifo_rx_u_din_buffer_data_reg_2__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__8__u_dcfifo_rx_u_din_buffer_data_reg_2__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__6__u_dcfifo_rx_u_din_buffer_data_reg_2__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__4__u_dcfifo_rx_u_din_buffer_data_reg_2__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__2__u_dcfifo_rx_u_din_buffer_data_reg_2__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__0__u_dcfifo_rx_u_din_buffer_data_reg_2__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__30__u_dcfifo_rx_u_din_buffer_data_reg_2__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__28__u_dcfifo_rx_u_din_buffer_data_reg_2__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__26__u_dcfifo_rx_u_din_buffer_data_reg_2__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__24__u_dcfifo_rx_u_din_buffer_data_reg_2__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__22__u_dcfifo_rx_u_din_buffer_data_reg_2__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__20__u_dcfifo_rx_u_din_buffer_data_reg_2__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__18__u_dcfifo_rx_u_din_buffer_data_reg_2__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__16__u_dcfifo_rx_u_din_buffer_data_reg_2__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__14__u_dcfifo_rx_u_din_buffer_data_reg_1__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__12__u_dcfifo_rx_u_din_buffer_data_reg_1__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__10__u_dcfifo_rx_u_din_buffer_data_reg_1__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__8__u_dcfifo_rx_u_din_buffer_data_reg_1__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__6__u_dcfifo_rx_u_din_buffer_data_reg_1__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__4__u_dcfifo_rx_u_din_buffer_data_reg_1__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__2__u_dcfifo_rx_u_din_buffer_data_reg_1__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__0__u_dcfifo_rx_u_din_buffer_data_reg_1__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__30__u_dcfifo_rx_u_din_buffer_data_reg_1__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__28__u_dcfifo_rx_u_din_buffer_data_reg_1__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__26__u_dcfifo_rx_u_din_buffer_data_reg_1__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__24__u_dcfifo_rx_u_din_buffer_data_reg_1__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__22__u_dcfifo_rx_u_din_buffer_data_reg_1__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__20__u_dcfifo_rx_u_din_buffer_data_reg_1__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__18__u_dcfifo_rx_u_din_buffer_data_reg_1__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__16__u_dcfifo_rx_u_din_buffer_data_reg_1__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__14__u_dcfifo_rx_u_din_buffer_data_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__12__u_dcfifo_rx_u_din_buffer_data_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__10__u_dcfifo_rx_u_din_buffer_data_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__8__u_dcfifo_rx_u_din_buffer_data_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__6__u_dcfifo_rx_u_din_buffer_data_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__4__u_dcfifo_rx_u_din_buffer_data_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__2__u_dcfifo_rx_u_din_buffer_data_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__0__u_dcfifo_rx_u_din_buffer_data_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__30__u_dcfifo_rx_u_din_buffer_data_reg_0__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__28__u_dcfifo_rx_u_din_buffer_data_reg_0__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__26__u_dcfifo_rx_u_din_buffer_data_reg_0__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__24__u_dcfifo_rx_u_din_buffer_data_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__22__u_dcfifo_rx_u_din_buffer_data_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__20__u_dcfifo_rx_u_din_buffer_data_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__18__u_dcfifo_rx_u_din_buffer_data_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__16__u_dcfifo_rx_u_din_buffer_data_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_6__u_dcfifo_tx_u_dout_read_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_4__u_dcfifo_tx_u_dout_read_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_2__u_dcfifo_tx_u_dout_read_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_6__u_dcfifo_tx_u_din_write_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_4__u_dcfifo_tx_u_din_write_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_0__u_dcfifo_tx_u_din_write_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__14__u_dcfifo_tx_u_din_buffer_data_reg_7__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__12__u_dcfifo_tx_u_din_buffer_data_reg_7__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__10__u_dcfifo_tx_u_din_buffer_data_reg_7__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__8__u_dcfifo_tx_u_din_buffer_data_reg_7__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__6__u_dcfifo_tx_u_din_buffer_data_reg_7__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__4__u_dcfifo_tx_u_din_buffer_data_reg_7__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__2__u_dcfifo_tx_u_din_buffer_data_reg_7__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__0__u_dcfifo_tx_u_din_buffer_data_reg_7__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__30__u_dcfifo_tx_u_din_buffer_data_reg_7__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__28__u_dcfifo_tx_u_din_buffer_data_reg_7__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__26__u_dcfifo_tx_u_din_buffer_data_reg_7__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__24__u_dcfifo_tx_u_din_buffer_data_reg_7__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__22__u_dcfifo_tx_u_din_buffer_data_reg_7__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__20__u_dcfifo_tx_u_din_buffer_data_reg_7__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__18__u_dcfifo_tx_u_din_buffer_data_reg_7__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__16__u_dcfifo_tx_u_din_buffer_data_reg_7__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__14__u_dcfifo_tx_u_din_buffer_data_reg_6__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__12__u_dcfifo_tx_u_din_buffer_data_reg_6__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__10__u_dcfifo_tx_u_din_buffer_data_reg_6__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__8__u_dcfifo_tx_u_din_buffer_data_reg_6__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__6__u_dcfifo_tx_u_din_buffer_data_reg_6__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__4__u_dcfifo_tx_u_din_buffer_data_reg_6__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__2__u_dcfifo_tx_u_din_buffer_data_reg_6__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__0__u_dcfifo_tx_u_din_buffer_data_reg_6__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__30__u_dcfifo_tx_u_din_buffer_data_reg_6__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__28__u_dcfifo_tx_u_din_buffer_data_reg_6__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__26__u_dcfifo_tx_u_din_buffer_data_reg_6__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__24__u_dcfifo_tx_u_din_buffer_data_reg_6__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__22__u_dcfifo_tx_u_din_buffer_data_reg_6__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__20__u_dcfifo_tx_u_din_buffer_data_reg_6__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__18__u_dcfifo_tx_u_din_buffer_data_reg_6__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__16__u_dcfifo_tx_u_din_buffer_data_reg_6__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__14__u_dcfifo_tx_u_din_buffer_data_reg_5__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__12__u_dcfifo_tx_u_din_buffer_data_reg_5__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__10__u_dcfifo_tx_u_din_buffer_data_reg_5__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__8__u_dcfifo_tx_u_din_buffer_data_reg_5__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__6__u_dcfifo_tx_u_din_buffer_data_reg_5__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__4__u_dcfifo_tx_u_din_buffer_data_reg_5__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__2__u_dcfifo_tx_u_din_buffer_data_reg_5__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__0__u_dcfifo_tx_u_din_buffer_data_reg_5__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__30__u_dcfifo_tx_u_din_buffer_data_reg_5__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__28__u_dcfifo_tx_u_din_buffer_data_reg_5__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__26__u_dcfifo_tx_u_din_buffer_data_reg_5__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__24__u_dcfifo_tx_u_din_buffer_data_reg_5__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__22__u_dcfifo_tx_u_din_buffer_data_reg_5__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__20__u_dcfifo_tx_u_din_buffer_data_reg_5__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__18__u_dcfifo_tx_u_din_buffer_data_reg_5__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__16__u_dcfifo_tx_u_din_buffer_data_reg_5__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__14__u_dcfifo_tx_u_din_buffer_data_reg_4__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__12__u_dcfifo_tx_u_din_buffer_data_reg_4__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__10__u_dcfifo_tx_u_din_buffer_data_reg_4__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__8__u_dcfifo_tx_u_din_buffer_data_reg_4__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__6__u_dcfifo_tx_u_din_buffer_data_reg_4__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__4__u_dcfifo_tx_u_din_buffer_data_reg_4__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__2__u_dcfifo_tx_u_din_buffer_data_reg_4__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__0__u_dcfifo_tx_u_din_buffer_data_reg_4__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__30__u_dcfifo_tx_u_din_buffer_data_reg_4__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__28__u_dcfifo_tx_u_din_buffer_data_reg_4__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__26__u_dcfifo_tx_u_din_buffer_data_reg_4__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__24__u_dcfifo_tx_u_din_buffer_data_reg_4__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__22__u_dcfifo_tx_u_din_buffer_data_reg_4__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__20__u_dcfifo_tx_u_din_buffer_data_reg_4__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__18__u_dcfifo_tx_u_din_buffer_data_reg_4__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__16__u_dcfifo_tx_u_din_buffer_data_reg_4__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__14__u_dcfifo_tx_u_din_buffer_data_reg_3__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__12__u_dcfifo_tx_u_din_buffer_data_reg_3__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__10__u_dcfifo_tx_u_din_buffer_data_reg_3__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__8__u_dcfifo_tx_u_din_buffer_data_reg_3__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__6__u_dcfifo_tx_u_din_buffer_data_reg_3__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__4__u_dcfifo_tx_u_din_buffer_data_reg_3__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__2__u_dcfifo_tx_u_din_buffer_data_reg_3__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__0__u_dcfifo_tx_u_din_buffer_data_reg_3__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__30__u_dcfifo_tx_u_din_buffer_data_reg_3__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__28__u_dcfifo_tx_u_din_buffer_data_reg_3__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__26__u_dcfifo_tx_u_din_buffer_data_reg_3__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__24__u_dcfifo_tx_u_din_buffer_data_reg_3__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__22__u_dcfifo_tx_u_din_buffer_data_reg_3__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__20__u_dcfifo_tx_u_din_buffer_data_reg_3__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__18__u_dcfifo_tx_u_din_buffer_data_reg_3__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__16__u_dcfifo_tx_u_din_buffer_data_reg_3__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__14__u_dcfifo_tx_u_din_buffer_data_reg_2__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__12__u_dcfifo_tx_u_din_buffer_data_reg_2__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__10__u_dcfifo_tx_u_din_buffer_data_reg_2__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__8__u_dcfifo_tx_u_din_buffer_data_reg_2__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__6__u_dcfifo_tx_u_din_buffer_data_reg_2__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__4__u_dcfifo_tx_u_din_buffer_data_reg_2__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__2__u_dcfifo_tx_u_din_buffer_data_reg_2__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__0__u_dcfifo_tx_u_din_buffer_data_reg_2__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__30__u_dcfifo_tx_u_din_buffer_data_reg_2__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__28__u_dcfifo_tx_u_din_buffer_data_reg_2__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__26__u_dcfifo_tx_u_din_buffer_data_reg_2__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__24__u_dcfifo_tx_u_din_buffer_data_reg_2__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__22__u_dcfifo_tx_u_din_buffer_data_reg_2__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__20__u_dcfifo_tx_u_din_buffer_data_reg_2__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__18__u_dcfifo_tx_u_din_buffer_data_reg_2__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__16__u_dcfifo_tx_u_din_buffer_data_reg_2__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__14__u_dcfifo_tx_u_din_buffer_data_reg_1__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__12__u_dcfifo_tx_u_din_buffer_data_reg_1__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__10__u_dcfifo_tx_u_din_buffer_data_reg_1__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__8__u_dcfifo_tx_u_din_buffer_data_reg_1__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__6__u_dcfifo_tx_u_din_buffer_data_reg_1__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__4__u_dcfifo_tx_u_din_buffer_data_reg_1__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__2__u_dcfifo_tx_u_din_buffer_data_reg_1__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__0__u_dcfifo_tx_u_din_buffer_data_reg_1__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__30__u_dcfifo_tx_u_din_buffer_data_reg_1__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__28__u_dcfifo_tx_u_din_buffer_data_reg_1__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__26__u_dcfifo_tx_u_din_buffer_data_reg_1__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__24__u_dcfifo_tx_u_din_buffer_data_reg_1__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__22__u_dcfifo_tx_u_din_buffer_data_reg_1__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__20__u_dcfifo_tx_u_din_buffer_data_reg_1__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__18__u_dcfifo_tx_u_din_buffer_data_reg_1__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__16__u_dcfifo_tx_u_din_buffer_data_reg_1__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__14__u_dcfifo_tx_u_din_buffer_data_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__12__u_dcfifo_tx_u_din_buffer_data_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__10__u_dcfifo_tx_u_din_buffer_data_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__8__u_dcfifo_tx_u_din_buffer_data_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__6__u_dcfifo_tx_u_din_buffer_data_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__4__u_dcfifo_tx_u_din_buffer_data_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__2__u_dcfifo_tx_u_din_buffer_data_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__0__u_dcfifo_tx_u_din_buffer_data_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__30__u_dcfifo_tx_u_din_buffer_data_reg_0__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__28__u_dcfifo_tx_u_din_buffer_data_reg_0__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__26__u_dcfifo_tx_u_din_buffer_data_reg_0__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__24__u_dcfifo_tx_u_din_buffer_data_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__22__u_dcfifo_tx_u_din_buffer_data_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__20__u_dcfifo_tx_u_din_buffer_data_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__18__u_dcfifo_tx_u_din_buffer_data_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__16__u_dcfifo_tx_u_din_buffer_data_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg3_reg_6__u_device_sm_u_spiregs_reg3_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg3_reg_4__u_device_sm_u_spiregs_reg3_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg3_reg_2__u_device_sm_u_spiregs_reg3_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg3_reg_0__u_device_sm_u_spiregs_reg3_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg0_reg_6__u_device_sm_u_spiregs_reg0_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg0_reg_4__u_device_sm_u_spiregs_reg0_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg0_reg_2__u_device_sm_u_spiregs_reg0_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg0_reg_0__u_device_sm_u_spiregs_reg0_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg1_reg_4__u_device_sm_u_spiregs_reg1_reg_6_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg1_reg_2__u_device_sm_u_spiregs_reg1_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg1_reg_0__u_device_sm_u_spiregs_reg1_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg2_reg_6__u_device_sm_u_spiregs_reg2_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg2_reg_4__u_device_sm_u_spiregs_reg2_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg2_reg_2__u_device_sm_u_spiregs_reg2_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg2_reg_0__u_device_sm_u_spiregs_reg2_reg_1_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_14__u_spi_device_tlul_plug_addr_reg_15_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_12__u_spi_device_tlul_plug_addr_reg_13_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_10__u_spi_device_tlul_plug_addr_reg_11_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_8__u_spi_device_tlul_plug_addr_reg_9_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_6__u_spi_device_tlul_plug_addr_reg_7_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_4__u_spi_device_tlul_plug_addr_reg_5_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_2__u_spi_device_tlul_plug_addr_reg_3_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_0__u_spi_device_tlul_plug_addr_reg_1_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_30__u_spi_device_tlul_plug_addr_reg_31_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_28__u_spi_device_tlul_plug_addr_reg_29_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_26__u_spi_device_tlul_plug_addr_reg_27_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_24__u_spi_device_tlul_plug_addr_reg_25_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_22__u_spi_device_tlul_plug_addr_reg_23_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_20__u_spi_device_tlul_plug_addr_reg_21_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_18__u_spi_device_tlul_plug_addr_reg_19_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_16__u_spi_device_tlul_plug_addr_reg_17_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_14__u_device_sm_addr_reg_reg_15_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_12__u_device_sm_addr_reg_reg_13_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_10__u_device_sm_addr_reg_reg_11_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_8__u_device_sm_addr_reg_reg_9_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_6__u_device_sm_addr_reg_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_4__u_device_sm_addr_reg_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_2__u_device_sm_addr_reg_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_0__u_device_sm_addr_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_30__u_device_sm_addr_reg_reg_31_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_28__u_device_sm_addr_reg_reg_29_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_26__u_device_sm_addr_reg_reg_27_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_24__u_device_sm_addr_reg_reg_25_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_22__u_device_sm_addr_reg_reg_23_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_20__u_device_sm_addr_reg_reg_21_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_18__u_device_sm_addr_reg_reg_19_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_16__u_device_sm_addr_reg_reg_17_]
#set_max_time_borrow 0 [get_cells u_device_sm_cmd_reg_reg_6__u_device_sm_cmd_reg_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_cmd_reg_reg_4__u_device_sm_cmd_reg_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_cmd_reg_reg_2__u_device_sm_cmd_reg_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_cmd_reg_reg_0__u_device_sm_cmd_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_reg_6__u_txreg_counter_reg_7_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_reg_4__u_txreg_counter_reg_5_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_reg_2__u_txreg_counter_reg_3_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_reg_0__u_txreg_counter_reg_1_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_14__u_txreg_data_int_reg_15_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_12__u_txreg_data_int_reg_13_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_10__u_txreg_data_int_reg_11_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_8__u_txreg_data_int_reg_9_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_6__u_txreg_data_int_reg_7_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_4__u_txreg_data_int_reg_5_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_2__u_txreg_data_int_reg_3_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_0__u_txreg_data_int_reg_1_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_30__u_txreg_data_int_reg_31_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_28__u_txreg_data_int_reg_29_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_26__u_txreg_data_int_reg_27_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_24__u_txreg_data_int_reg_25_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_22__u_txreg_data_int_reg_23_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_20__u_txreg_data_int_reg_21_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_18__u_txreg_data_int_reg_19_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_16__u_txreg_data_int_reg_17_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_5__u_txreg_counter_trgt_reg_6_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_3__u_txreg_counter_trgt_reg_4_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_reg_6__u_rxreg_counter_reg_7_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_reg_4__u_rxreg_counter_reg_5_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_reg_2__u_rxreg_counter_reg_3_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_reg_0__u_rxreg_counter_reg_1_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_14__u_rxreg_data_int_reg_15_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_12__u_rxreg_data_int_reg_13_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_10__u_rxreg_data_int_reg_11_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_8__u_rxreg_data_int_reg_9_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_6__u_rxreg_data_int_reg_7_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_4__u_rxreg_data_int_reg_5_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_2__u_rxreg_data_int_reg_3_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_0__u_rxreg_data_int_reg_1_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_30__u_rxreg_data_int_reg_31_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_28__u_rxreg_data_int_reg_29_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_26__u_rxreg_data_int_reg_27_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_24__u_rxreg_data_int_reg_25_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_22__u_rxreg_data_int_reg_23_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_20__u_rxreg_data_int_reg_21_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_18__u_rxreg_data_int_reg_19_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_16__u_rxreg_data_int_reg_17_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_trgt_reg_5__u_rxreg_counter_trgt_reg_6_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_trgt_reg_3__u_rxreg_counter_trgt_reg_4_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_trgt_reg_1__u_rxreg_counter_trgt_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_rxreg_running_reg]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_2_]
#set_max_time_borrow 0 [get_cells u_device_sm_ctrl_addr_valid_reg]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_3_]
#set_max_time_borrow 0 [get_cells u_syncro_valid_reg_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_2_]
#set_max_time_borrow 0 [get_cells u_syncro_cs_reg_reg_0_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_0_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_7_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_1_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_2_]
#set_max_time_borrow 0 [get_cells u_txreg_running_reg]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_7_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_trgt_reg_7_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_trgt_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_2_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg1_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg1_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_pad_mode_next_reg_0_]
#set_max_time_borrow 0 [get_cells u_device_sm_pad_mode_next_reg_1_]
#set_max_time_borrow 0 [get_cells u_syncro_cs_reg_reg_1_]
create_clock [get_ports clk_i]  -period 40000  -waveform {0 20000}
set_clock_latency 500  [get_clocks clk_i]
set_clock_uncertainty -setup 250  [get_clocks clk_i]
set_clock_uncertainty -hold 150  [get_clocks clk_i]
set_clock_transition -min -fall 200 [get_clocks clk_i]
set_clock_transition -min -rise 200 [get_clocks clk_i]
set_clock_transition -max -fall 200 [get_clocks clk_i]
set_clock_transition -max -rise 200 [get_clocks clk_i]
create_clock -name virtual_clk  -period 100000  -waveform {0 50000}
set_clock_latency 500  [get_clocks virtual_clk]
set_clock_uncertainty -setup 250  [get_clocks virtual_clk]
set_clock_uncertainty -hold 150  [get_clocks virtual_clk]
create_clock [get_ports spi_sclk]  -period 100000  -waveform {0 50000}
set_clock_latency 500  [get_clocks spi_sclk]
set_clock_uncertainty -setup 250  [get_clocks spi_sclk]
set_clock_uncertainty -hold 150  [get_clocks spi_sclk]
set_clock_transition -min -fall 200 [get_clocks spi_sclk]
set_clock_transition -min -rise 200 [get_clocks spi_sclk]
set_clock_transition -max -fall 200 [get_clocks spi_sclk]
set_clock_transition -max -rise 200 [get_clocks spi_sclk]
group_path -weight 5  -name REG2REG  -from [list [get_cells u_syncro_valid_reg_reg_0__u_syncro_valid_reg_reg_1_] [get_cells u_syncro_valid_reg_reg_2_] [get_cells u_syncro_cs_reg_reg_0_] [get_cells u_syncro_cs_reg_reg_1_] [get_cells u_syncro_rdwr_reg_reg_0__u_syncro_rdwr_reg_reg_1_] [get_cells u_spi_device_tlul_plug_u_tlul_adapter_host_intg_err_q_reg_u_spi_device_tlul_plug_wdata_reg_0_] [get_cells u_spi_device_tlul_plug_addr_reg_0__u_spi_device_tlul_plug_addr_reg_1_] [get_cells u_spi_device_tlul_plug_addr_reg_2__u_spi_device_tlul_plug_addr_reg_3_] [get_cells u_spi_device_tlul_plug_addr_reg_4__u_spi_device_tlul_plug_addr_reg_5_] [get_cells u_spi_device_tlul_plug_addr_reg_6__u_spi_device_tlul_plug_addr_reg_7_] [get_cells u_spi_device_tlul_plug_addr_reg_8__u_spi_device_tlul_plug_addr_reg_9_] [get_cells u_spi_device_tlul_plug_addr_reg_10__u_spi_device_tlul_plug_addr_reg_11_] [get_cells u_spi_device_tlul_plug_addr_reg_12__u_spi_device_tlul_plug_addr_reg_13_] [get_cells u_spi_device_tlul_plug_addr_reg_14__u_spi_device_tlul_plug_addr_reg_15_] [get_cells u_spi_device_tlul_plug_addr_reg_16__u_spi_device_tlul_plug_addr_reg_17_] [get_cells u_spi_device_tlul_plug_addr_reg_18__u_spi_device_tlul_plug_addr_reg_19_] [get_cells u_spi_device_tlul_plug_addr_reg_20__u_spi_device_tlul_plug_addr_reg_21_] [get_cells u_spi_device_tlul_plug_addr_reg_22__u_spi_device_tlul_plug_addr_reg_23_] [get_cells u_spi_device_tlul_plug_addr_reg_24__u_spi_device_tlul_plug_addr_reg_25_] [get_cells u_spi_device_tlul_plug_addr_reg_26__u_spi_device_tlul_plug_addr_reg_27_] [get_cells u_spi_device_tlul_plug_addr_reg_28__u_spi_device_tlul_plug_addr_reg_29_] [get_cells u_spi_device_tlul_plug_addr_reg_30__u_spi_device_tlul_plug_addr_reg_31_] [get_cells u_spi_device_tlul_plug_state_reg_1__u_spi_device_tlul_plug_u_tlul_adapter_host_g_multiple_reqs_source_q_reg_0_] [get_cells u_spi_device_tlul_plug_wdata_reg_1__u_spi_device_tlul_plug_wdata_reg_2_] [get_cells u_spi_device_tlul_plug_wdata_reg_3__u_spi_device_tlul_plug_wdata_reg_4_] [get_cells u_spi_device_tlul_plug_wdata_reg_5__u_spi_device_tlul_plug_wdata_reg_6_] [get_cells u_spi_device_tlul_plug_wdata_reg_7__u_spi_device_tlul_plug_wdata_reg_8_] [get_cells u_spi_device_tlul_plug_wdata_reg_9__u_spi_device_tlul_plug_wdata_reg_10_] [get_cells u_spi_device_tlul_plug_wdata_reg_11__u_spi_device_tlul_plug_wdata_reg_12_] [get_cells u_spi_device_tlul_plug_wdata_reg_13__u_spi_device_tlul_plug_wdata_reg_14_] [get_cells u_spi_device_tlul_plug_wdata_reg_15__u_spi_device_tlul_plug_wdata_reg_16_] [get_cells u_spi_device_tlul_plug_wdata_reg_17__u_spi_device_tlul_plug_wdata_reg_18_] [get_cells u_spi_device_tlul_plug_wdata_reg_19__u_spi_device_tlul_plug_wdata_reg_20_] [get_cells u_spi_device_tlul_plug_wdata_reg_21__u_spi_device_tlul_plug_wdata_reg_22_] [get_cells u_spi_device_tlul_plug_wdata_reg_23__u_spi_device_tlul_plug_wdata_reg_24_] [get_cells u_spi_device_tlul_plug_wdata_reg_25__u_spi_device_tlul_plug_wdata_reg_26_] [get_cells u_spi_device_tlul_plug_wdata_reg_27__u_spi_device_tlul_plug_wdata_reg_28_] [get_cells u_spi_device_tlul_plug_wdata_reg_29__u_spi_device_tlul_plug_wdata_reg_30_] [get_cells u_spi_device_tlul_plug_wdata_reg_31__u_spi_device_tlul_plug_we_reg] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_0__u_dcfifo_tx_u_dout_empty_synch_d_out_reg_0_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_4__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_6__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_1__u_dcfifo_tx_u_dout_empty_synch_d_out_reg_4_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_5__u_dcfifo_tx_u_dout_empty_synch_d_out_reg_6_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_0_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_1_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_2__u_dcfifo_tx_u_dout_read_tr_state_reg_3_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_4__u_dcfifo_tx_u_dout_read_tr_state_reg_5_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_6__u_dcfifo_tx_u_dout_read_tr_state_reg_7_] [get_cells u_dcfifo_tx_u_din_full_latched_full_s_reg_u_spi_device_tlul_plug_state_reg_0_] [get_cells u_dcfifo_tx_u_din_full_full_synch_d_middle_reg_0__u_dcfifo_tx_u_din_full_full_synch_d_out_reg_0_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_0__u_dcfifo_tx_u_din_write_tr_state_reg_1_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_2_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_3_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_4__u_dcfifo_tx_u_din_write_tr_state_reg_5_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_6__u_dcfifo_tx_u_din_write_tr_state_reg_7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__0__u_dcfifo_tx_u_din_buffer_data_reg_0__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__2__u_dcfifo_tx_u_din_buffer_data_reg_0__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__4__u_dcfifo_tx_u_din_buffer_data_reg_0__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__6__u_dcfifo_tx_u_din_buffer_data_reg_0__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__8__u_dcfifo_tx_u_din_buffer_data_reg_0__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__10__u_dcfifo_tx_u_din_buffer_data_reg_0__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__12__u_dcfifo_tx_u_din_buffer_data_reg_0__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__14__u_dcfifo_tx_u_din_buffer_data_reg_0__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__16__u_dcfifo_tx_u_din_buffer_data_reg_0__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__18__u_dcfifo_tx_u_din_buffer_data_reg_0__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__20__u_dcfifo_tx_u_din_buffer_data_reg_0__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__22__u_dcfifo_tx_u_din_buffer_data_reg_0__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__24__u_dcfifo_tx_u_din_buffer_data_reg_0__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__26__u_dcfifo_tx_u_din_buffer_data_reg_0__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__28__u_dcfifo_tx_u_din_buffer_data_reg_0__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__30__u_dcfifo_tx_u_din_buffer_data_reg_0__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__0__u_dcfifo_tx_u_din_buffer_data_reg_1__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__2__u_dcfifo_tx_u_din_buffer_data_reg_1__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__4__u_dcfifo_tx_u_din_buffer_data_reg_1__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__6__u_dcfifo_tx_u_din_buffer_data_reg_1__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__8__u_dcfifo_tx_u_din_buffer_data_reg_1__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__10__u_dcfifo_tx_u_din_buffer_data_reg_1__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__12__u_dcfifo_tx_u_din_buffer_data_reg_1__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__14__u_dcfifo_tx_u_din_buffer_data_reg_1__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__16__u_dcfifo_tx_u_din_buffer_data_reg_1__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__18__u_dcfifo_tx_u_din_buffer_data_reg_1__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__20__u_dcfifo_tx_u_din_buffer_data_reg_1__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__22__u_dcfifo_tx_u_din_buffer_data_reg_1__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__24__u_dcfifo_tx_u_din_buffer_data_reg_1__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__26__u_dcfifo_tx_u_din_buffer_data_reg_1__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__28__u_dcfifo_tx_u_din_buffer_data_reg_1__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__30__u_dcfifo_tx_u_din_buffer_data_reg_1__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__0__u_dcfifo_tx_u_din_buffer_data_reg_2__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__2__u_dcfifo_tx_u_din_buffer_data_reg_2__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__4__u_dcfifo_tx_u_din_buffer_data_reg_2__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__6__u_dcfifo_tx_u_din_buffer_data_reg_2__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__8__u_dcfifo_tx_u_din_buffer_data_reg_2__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__10__u_dcfifo_tx_u_din_buffer_data_reg_2__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__12__u_dcfifo_tx_u_din_buffer_data_reg_2__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__14__u_dcfifo_tx_u_din_buffer_data_reg_2__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__16__u_dcfifo_tx_u_din_buffer_data_reg_2__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__18__u_dcfifo_tx_u_din_buffer_data_reg_2__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__20__u_dcfifo_tx_u_din_buffer_data_reg_2__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__22__u_dcfifo_tx_u_din_buffer_data_reg_2__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__24__u_dcfifo_tx_u_din_buffer_data_reg_2__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__26__u_dcfifo_tx_u_din_buffer_data_reg_2__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__28__u_dcfifo_tx_u_din_buffer_data_reg_2__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__30__u_dcfifo_tx_u_din_buffer_data_reg_2__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__0__u_dcfifo_tx_u_din_buffer_data_reg_3__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__2__u_dcfifo_tx_u_din_buffer_data_reg_3__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__4__u_dcfifo_tx_u_din_buffer_data_reg_3__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__6__u_dcfifo_tx_u_din_buffer_data_reg_3__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__8__u_dcfifo_tx_u_din_buffer_data_reg_3__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__10__u_dcfifo_tx_u_din_buffer_data_reg_3__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__12__u_dcfifo_tx_u_din_buffer_data_reg_3__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__14__u_dcfifo_tx_u_din_buffer_data_reg_3__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__16__u_dcfifo_tx_u_din_buffer_data_reg_3__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__18__u_dcfifo_tx_u_din_buffer_data_reg_3__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__20__u_dcfifo_tx_u_din_buffer_data_reg_3__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__22__u_dcfifo_tx_u_din_buffer_data_reg_3__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__24__u_dcfifo_tx_u_din_buffer_data_reg_3__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__26__u_dcfifo_tx_u_din_buffer_data_reg_3__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__28__u_dcfifo_tx_u_din_buffer_data_reg_3__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__30__u_dcfifo_tx_u_din_buffer_data_reg_3__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__0__u_dcfifo_tx_u_din_buffer_data_reg_4__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__2__u_dcfifo_tx_u_din_buffer_data_reg_4__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__4__u_dcfifo_tx_u_din_buffer_data_reg_4__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__6__u_dcfifo_tx_u_din_buffer_data_reg_4__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__8__u_dcfifo_tx_u_din_buffer_data_reg_4__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__10__u_dcfifo_tx_u_din_buffer_data_reg_4__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__12__u_dcfifo_tx_u_din_buffer_data_reg_4__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__14__u_dcfifo_tx_u_din_buffer_data_reg_4__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__16__u_dcfifo_tx_u_din_buffer_data_reg_4__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__18__u_dcfifo_tx_u_din_buffer_data_reg_4__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__20__u_dcfifo_tx_u_din_buffer_data_reg_4__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__22__u_dcfifo_tx_u_din_buffer_data_reg_4__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__24__u_dcfifo_tx_u_din_buffer_data_reg_4__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__26__u_dcfifo_tx_u_din_buffer_data_reg_4__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__28__u_dcfifo_tx_u_din_buffer_data_reg_4__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__30__u_dcfifo_tx_u_din_buffer_data_reg_4__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__0__u_dcfifo_tx_u_din_buffer_data_reg_5__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__2__u_dcfifo_tx_u_din_buffer_data_reg_5__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__4__u_dcfifo_tx_u_din_buffer_data_reg_5__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__6__u_dcfifo_tx_u_din_buffer_data_reg_5__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__8__u_dcfifo_tx_u_din_buffer_data_reg_5__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__10__u_dcfifo_tx_u_din_buffer_data_reg_5__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__12__u_dcfifo_tx_u_din_buffer_data_reg_5__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__14__u_dcfifo_tx_u_din_buffer_data_reg_5__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__16__u_dcfifo_tx_u_din_buffer_data_reg_5__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__18__u_dcfifo_tx_u_din_buffer_data_reg_5__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__20__u_dcfifo_tx_u_din_buffer_data_reg_5__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__22__u_dcfifo_tx_u_din_buffer_data_reg_5__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__24__u_dcfifo_tx_u_din_buffer_data_reg_5__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__26__u_dcfifo_tx_u_din_buffer_data_reg_5__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__28__u_dcfifo_tx_u_din_buffer_data_reg_5__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__30__u_dcfifo_tx_u_din_buffer_data_reg_5__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__0__u_dcfifo_tx_u_din_buffer_data_reg_6__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__2__u_dcfifo_tx_u_din_buffer_data_reg_6__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__4__u_dcfifo_tx_u_din_buffer_data_reg_6__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__6__u_dcfifo_tx_u_din_buffer_data_reg_6__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__8__u_dcfifo_tx_u_din_buffer_data_reg_6__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__10__u_dcfifo_tx_u_din_buffer_data_reg_6__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__12__u_dcfifo_tx_u_din_buffer_data_reg_6__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__14__u_dcfifo_tx_u_din_buffer_data_reg_6__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__16__u_dcfifo_tx_u_din_buffer_data_reg_6__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__18__u_dcfifo_tx_u_din_buffer_data_reg_6__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__20__u_dcfifo_tx_u_din_buffer_data_reg_6__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__22__u_dcfifo_tx_u_din_buffer_data_reg_6__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__24__u_dcfifo_tx_u_din_buffer_data_reg_6__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__26__u_dcfifo_tx_u_din_buffer_data_reg_6__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__28__u_dcfifo_tx_u_din_buffer_data_reg_6__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__30__u_dcfifo_tx_u_din_buffer_data_reg_6__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__0__u_dcfifo_tx_u_din_buffer_data_reg_7__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__2__u_dcfifo_tx_u_din_buffer_data_reg_7__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__4__u_dcfifo_tx_u_din_buffer_data_reg_7__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__6__u_dcfifo_tx_u_din_buffer_data_reg_7__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__8__u_dcfifo_tx_u_din_buffer_data_reg_7__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__10__u_dcfifo_tx_u_din_buffer_data_reg_7__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__12__u_dcfifo_tx_u_din_buffer_data_reg_7__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__14__u_dcfifo_tx_u_din_buffer_data_reg_7__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__16__u_dcfifo_tx_u_din_buffer_data_reg_7__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__18__u_dcfifo_tx_u_din_buffer_data_reg_7__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__20__u_dcfifo_tx_u_din_buffer_data_reg_7__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__22__u_dcfifo_tx_u_din_buffer_data_reg_7__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__24__u_dcfifo_tx_u_din_buffer_data_reg_7__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__26__u_dcfifo_tx_u_din_buffer_data_reg_7__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__28__u_dcfifo_tx_u_din_buffer_data_reg_7__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__30__u_dcfifo_tx_u_din_buffer_data_reg_7__31_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_1_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_5_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_0_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_1_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_2__u_dcfifo_rx_u_dout_read_tr_state_reg_3_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_4__u_dcfifo_rx_u_dout_read_tr_state_reg_5_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_6__u_dcfifo_rx_u_dout_read_tr_state_reg_7_] [get_cells u_dcfifo_rx_u_din_full_full_synch_d_middle_reg_0__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_dcfifo_rx_u_din_full_full_synch_d_out_reg_0__u_dcfifo_rx_u_din_full_latched_full_s_reg] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_0__u_dcfifo_rx_u_din_write_tr_state_reg_1_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_2_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_3_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_4__u_dcfifo_rx_u_din_write_tr_state_reg_5_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_6__u_dcfifo_rx_u_din_write_tr_state_reg_7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__0__u_dcfifo_rx_u_din_buffer_data_reg_0__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__2__u_dcfifo_rx_u_din_buffer_data_reg_0__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__4__u_dcfifo_rx_u_din_buffer_data_reg_0__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__6__u_dcfifo_rx_u_din_buffer_data_reg_0__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__8__u_dcfifo_rx_u_din_buffer_data_reg_0__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__10__u_dcfifo_rx_u_din_buffer_data_reg_0__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__12__u_dcfifo_rx_u_din_buffer_data_reg_0__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__14__u_dcfifo_rx_u_din_buffer_data_reg_0__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__16__u_dcfifo_rx_u_din_buffer_data_reg_0__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__18__u_dcfifo_rx_u_din_buffer_data_reg_0__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__20__u_dcfifo_rx_u_din_buffer_data_reg_0__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__22__u_dcfifo_rx_u_din_buffer_data_reg_0__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__24__u_dcfifo_rx_u_din_buffer_data_reg_0__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__26__u_dcfifo_rx_u_din_buffer_data_reg_0__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__28__u_dcfifo_rx_u_din_buffer_data_reg_0__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__30__u_dcfifo_rx_u_din_buffer_data_reg_0__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__0__u_dcfifo_rx_u_din_buffer_data_reg_1__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__2__u_dcfifo_rx_u_din_buffer_data_reg_1__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__4__u_dcfifo_rx_u_din_buffer_data_reg_1__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__6__u_dcfifo_rx_u_din_buffer_data_reg_1__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__8__u_dcfifo_rx_u_din_buffer_data_reg_1__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__10__u_dcfifo_rx_u_din_buffer_data_reg_1__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__12__u_dcfifo_rx_u_din_buffer_data_reg_1__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__14__u_dcfifo_rx_u_din_buffer_data_reg_1__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__16__u_dcfifo_rx_u_din_buffer_data_reg_1__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__18__u_dcfifo_rx_u_din_buffer_data_reg_1__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__20__u_dcfifo_rx_u_din_buffer_data_reg_1__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__22__u_dcfifo_rx_u_din_buffer_data_reg_1__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__24__u_dcfifo_rx_u_din_buffer_data_reg_1__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__26__u_dcfifo_rx_u_din_buffer_data_reg_1__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__28__u_dcfifo_rx_u_din_buffer_data_reg_1__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__30__u_dcfifo_rx_u_din_buffer_data_reg_1__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__0__u_dcfifo_rx_u_din_buffer_data_reg_2__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__2__u_dcfifo_rx_u_din_buffer_data_reg_2__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__4__u_dcfifo_rx_u_din_buffer_data_reg_2__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__6__u_dcfifo_rx_u_din_buffer_data_reg_2__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__8__u_dcfifo_rx_u_din_buffer_data_reg_2__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__10__u_dcfifo_rx_u_din_buffer_data_reg_2__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__12__u_dcfifo_rx_u_din_buffer_data_reg_2__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__14__u_dcfifo_rx_u_din_buffer_data_reg_2__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__16__u_dcfifo_rx_u_din_buffer_data_reg_2__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__18__u_dcfifo_rx_u_din_buffer_data_reg_2__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__20__u_dcfifo_rx_u_din_buffer_data_reg_2__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__22__u_dcfifo_rx_u_din_buffer_data_reg_2__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__24__u_dcfifo_rx_u_din_buffer_data_reg_2__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__26__u_dcfifo_rx_u_din_buffer_data_reg_2__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__28__u_dcfifo_rx_u_din_buffer_data_reg_2__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__30__u_dcfifo_rx_u_din_buffer_data_reg_2__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__0__u_dcfifo_rx_u_din_buffer_data_reg_3__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__2__u_dcfifo_rx_u_din_buffer_data_reg_3__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__4__u_dcfifo_rx_u_din_buffer_data_reg_3__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__6__u_dcfifo_rx_u_din_buffer_data_reg_3__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__8__u_dcfifo_rx_u_din_buffer_data_reg_3__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__10__u_dcfifo_rx_u_din_buffer_data_reg_3__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__12__u_dcfifo_rx_u_din_buffer_data_reg_3__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__14__u_dcfifo_rx_u_din_buffer_data_reg_3__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__16__u_dcfifo_rx_u_din_buffer_data_reg_3__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__18__u_dcfifo_rx_u_din_buffer_data_reg_3__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__20__u_dcfifo_rx_u_din_buffer_data_reg_3__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__22__u_dcfifo_rx_u_din_buffer_data_reg_3__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__24__u_dcfifo_rx_u_din_buffer_data_reg_3__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__26__u_dcfifo_rx_u_din_buffer_data_reg_3__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__28__u_dcfifo_rx_u_din_buffer_data_reg_3__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__30__u_dcfifo_rx_u_din_buffer_data_reg_3__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__0__u_dcfifo_rx_u_din_buffer_data_reg_4__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__2__u_dcfifo_rx_u_din_buffer_data_reg_4__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__4__u_dcfifo_rx_u_din_buffer_data_reg_4__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__6__u_dcfifo_rx_u_din_buffer_data_reg_4__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__8__u_dcfifo_rx_u_din_buffer_data_reg_4__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__10__u_dcfifo_rx_u_din_buffer_data_reg_4__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__12__u_dcfifo_rx_u_din_buffer_data_reg_4__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__14__u_dcfifo_rx_u_din_buffer_data_reg_4__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__16__u_dcfifo_rx_u_din_buffer_data_reg_4__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__18__u_dcfifo_rx_u_din_buffer_data_reg_4__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__20__u_dcfifo_rx_u_din_buffer_data_reg_4__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__22__u_dcfifo_rx_u_din_buffer_data_reg_4__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__24__u_dcfifo_rx_u_din_buffer_data_reg_4__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__26__u_dcfifo_rx_u_din_buffer_data_reg_4__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__28__u_dcfifo_rx_u_din_buffer_data_reg_4__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__30__u_dcfifo_rx_u_din_buffer_data_reg_4__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__0__u_dcfifo_rx_u_din_buffer_data_reg_5__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__2__u_dcfifo_rx_u_din_buffer_data_reg_5__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__4__u_dcfifo_rx_u_din_buffer_data_reg_5__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__6__u_dcfifo_rx_u_din_buffer_data_reg_5__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__8__u_dcfifo_rx_u_din_buffer_data_reg_5__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__10__u_dcfifo_rx_u_din_buffer_data_reg_5__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__12__u_dcfifo_rx_u_din_buffer_data_reg_5__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__14__u_dcfifo_rx_u_din_buffer_data_reg_5__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__16__u_dcfifo_rx_u_din_buffer_data_reg_5__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__18__u_dcfifo_rx_u_din_buffer_data_reg_5__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__20__u_dcfifo_rx_u_din_buffer_data_reg_5__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__22__u_dcfifo_rx_u_din_buffer_data_reg_5__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__24__u_dcfifo_rx_u_din_buffer_data_reg_5__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__26__u_dcfifo_rx_u_din_buffer_data_reg_5__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__28__u_dcfifo_rx_u_din_buffer_data_reg_5__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__30__u_dcfifo_rx_u_din_buffer_data_reg_5__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__0__u_dcfifo_rx_u_din_buffer_data_reg_6__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__2__u_dcfifo_rx_u_din_buffer_data_reg_6__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__4__u_dcfifo_rx_u_din_buffer_data_reg_6__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__6__u_dcfifo_rx_u_din_buffer_data_reg_6__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__8__u_dcfifo_rx_u_din_buffer_data_reg_6__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__10__u_dcfifo_rx_u_din_buffer_data_reg_6__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__12__u_dcfifo_rx_u_din_buffer_data_reg_6__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__14__u_dcfifo_rx_u_din_buffer_data_reg_6__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__16__u_dcfifo_rx_u_din_buffer_data_reg_6__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__18__u_dcfifo_rx_u_din_buffer_data_reg_6__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__20__u_dcfifo_rx_u_din_buffer_data_reg_6__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__22__u_dcfifo_rx_u_din_buffer_data_reg_6__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__24__u_dcfifo_rx_u_din_buffer_data_reg_6__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__26__u_dcfifo_rx_u_din_buffer_data_reg_6__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__28__u_dcfifo_rx_u_din_buffer_data_reg_6__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__30__u_dcfifo_rx_u_din_buffer_data_reg_6__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__0__u_dcfifo_rx_u_din_buffer_data_reg_7__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__2__u_dcfifo_rx_u_din_buffer_data_reg_7__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__4__u_dcfifo_rx_u_din_buffer_data_reg_7__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__6__u_dcfifo_rx_u_din_buffer_data_reg_7__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__8__u_dcfifo_rx_u_din_buffer_data_reg_7__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__10__u_dcfifo_rx_u_din_buffer_data_reg_7__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__12__u_dcfifo_rx_u_din_buffer_data_reg_7__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__14__u_dcfifo_rx_u_din_buffer_data_reg_7__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__16__u_dcfifo_rx_u_din_buffer_data_reg_7__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__18__u_dcfifo_rx_u_din_buffer_data_reg_7__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__20__u_dcfifo_rx_u_din_buffer_data_reg_7__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__22__u_dcfifo_rx_u_din_buffer_data_reg_7__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__24__u_dcfifo_rx_u_din_buffer_data_reg_7__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__26__u_dcfifo_rx_u_din_buffer_data_reg_7__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__28__u_dcfifo_rx_u_din_buffer_data_reg_7__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__30__u_dcfifo_rx_u_din_buffer_data_reg_7__31_] [get_cells u_device_sm_tx_counter_reg_1__u_device_sm_tx_counter_reg_2_] [get_cells u_device_sm_tx_counter_reg_3__u_device_sm_tx_counter_reg_4_] [get_cells u_device_sm_tx_counter_reg_5__u_device_sm_tx_counter_reg_6_] [get_cells u_device_sm_tx_counter_reg_7_] [get_cells u_device_sm_ctrl_data_tx_ready_reg_u_device_sm_data_reg_reg_0_] [get_cells u_device_sm_ctrl_addr_valid_reg] [get_cells u_device_sm_cmd_reg_reg_0__u_device_sm_cmd_reg_reg_1_] [get_cells u_device_sm_cmd_reg_reg_2__u_device_sm_cmd_reg_reg_3_] [get_cells u_device_sm_cmd_reg_reg_4__u_device_sm_cmd_reg_reg_5_] [get_cells u_device_sm_cmd_reg_reg_6__u_device_sm_cmd_reg_reg_7_] [get_cells u_device_sm_data_reg_reg_1__u_device_sm_data_reg_reg_2_] [get_cells u_device_sm_data_reg_reg_3__u_device_sm_data_reg_reg_4_] [get_cells u_device_sm_data_reg_reg_5__u_device_sm_data_reg_reg_6_] [get_cells u_device_sm_data_reg_reg_7__u_device_sm_data_reg_reg_8_] [get_cells u_device_sm_data_reg_reg_9__u_device_sm_data_reg_reg_10_] [get_cells u_device_sm_data_reg_reg_11__u_device_sm_data_reg_reg_12_] [get_cells u_device_sm_data_reg_reg_13__u_device_sm_data_reg_reg_14_] [get_cells u_device_sm_data_reg_reg_15__u_device_sm_data_reg_reg_16_] [get_cells u_device_sm_data_reg_reg_17__u_device_sm_data_reg_reg_18_] [get_cells u_device_sm_data_reg_reg_19__u_device_sm_data_reg_reg_20_] [get_cells u_device_sm_data_reg_reg_21__u_device_sm_data_reg_reg_22_] [get_cells u_device_sm_data_reg_reg_23__u_device_sm_data_reg_reg_24_] [get_cells u_device_sm_data_reg_reg_25__u_device_sm_data_reg_reg_26_] [get_cells u_device_sm_data_reg_reg_27__u_device_sm_data_reg_reg_28_] [get_cells u_device_sm_data_reg_reg_29__u_device_sm_data_reg_reg_30_] [get_cells u_device_sm_data_reg_reg_31__u_device_sm_mode_reg_reg_0_] [get_cells u_device_sm_mode_reg_reg_1__u_device_sm_mode_reg_reg_2_] [get_cells u_device_sm_mode_reg_reg_3__u_device_sm_mode_reg_reg_4_] [get_cells u_device_sm_mode_reg_reg_5__u_device_sm_mode_reg_reg_6_] [get_cells u_device_sm_mode_reg_reg_7__u_device_sm_tx_counter_reg_0_] [get_cells u_device_sm_addr_reg_reg_0__u_device_sm_addr_reg_reg_1_] [get_cells u_device_sm_addr_reg_reg_2__u_device_sm_addr_reg_reg_3_] [get_cells u_device_sm_addr_reg_reg_4__u_device_sm_addr_reg_reg_5_] [get_cells u_device_sm_addr_reg_reg_6__u_device_sm_addr_reg_reg_7_] [get_cells u_device_sm_addr_reg_reg_8__u_device_sm_addr_reg_reg_9_] [get_cells u_device_sm_addr_reg_reg_10__u_device_sm_addr_reg_reg_11_] [get_cells u_device_sm_addr_reg_reg_12__u_device_sm_addr_reg_reg_13_] [get_cells u_device_sm_addr_reg_reg_14__u_device_sm_addr_reg_reg_15_] [get_cells u_device_sm_addr_reg_reg_16__u_device_sm_addr_reg_reg_17_] [get_cells u_device_sm_addr_reg_reg_18__u_device_sm_addr_reg_reg_19_] [get_cells u_device_sm_addr_reg_reg_20__u_device_sm_addr_reg_reg_21_] [get_cells u_device_sm_addr_reg_reg_22__u_device_sm_addr_reg_reg_23_] [get_cells u_device_sm_addr_reg_reg_24__u_device_sm_addr_reg_reg_25_] [get_cells u_device_sm_addr_reg_reg_26__u_device_sm_addr_reg_reg_27_] [get_cells u_device_sm_addr_reg_reg_28__u_device_sm_addr_reg_reg_29_] [get_cells u_device_sm_addr_reg_reg_30__u_device_sm_addr_reg_reg_31_] [get_cells u_device_sm_tx_data_reg_0__u_device_sm_tx_data_reg_1_] [get_cells u_device_sm_tx_data_reg_2__u_device_sm_tx_data_reg_3_] [get_cells u_device_sm_tx_data_reg_4__u_device_sm_tx_data_reg_5_] [get_cells u_device_sm_tx_data_reg_6__u_device_sm_tx_data_reg_7_] [get_cells u_device_sm_tx_data_reg_8__u_device_sm_tx_data_reg_9_] [get_cells u_device_sm_tx_data_reg_10__u_device_sm_tx_data_reg_11_] [get_cells u_device_sm_tx_data_reg_12__u_device_sm_tx_done_reg_reg] [get_cells u_device_sm_tx_data_reg_13__u_device_sm_tx_data_reg_14_] [get_cells u_device_sm_tx_data_reg_15__u_device_sm_tx_data_reg_16_] [get_cells u_device_sm_tx_data_reg_17__u_device_sm_tx_data_reg_18_] [get_cells u_device_sm_tx_data_reg_19__u_device_sm_tx_data_reg_20_] [get_cells u_device_sm_tx_data_reg_21__u_device_sm_tx_data_reg_22_] [get_cells u_device_sm_tx_data_reg_23__u_device_sm_tx_data_reg_24_] [get_cells u_device_sm_tx_data_reg_25__u_device_sm_tx_data_reg_26_] [get_cells u_device_sm_tx_data_reg_27__u_device_sm_tx_data_reg_28_] [get_cells u_device_sm_tx_data_reg_29__u_device_sm_tx_data_reg_30_] [get_cells u_device_sm_tx_data_reg_31__u_device_sm_tx_data_valid_reg] [get_cells u_device_sm_state_reg_0__u_device_sm_state_reg_1_] [get_cells u_device_sm_state_reg_2__u_device_sm_tx_counter_upd_reg] [get_cells u_device_sm_pad_mode_next_reg_0_] [get_cells u_device_sm_pad_mode_next_reg_1_] [get_cells u_device_sm_u_spiregs_reg2_reg_0__u_device_sm_u_spiregs_reg2_reg_1_] [get_cells u_device_sm_u_spiregs_reg2_reg_2__u_device_sm_u_spiregs_reg2_reg_3_] [get_cells u_device_sm_u_spiregs_reg2_reg_4__u_device_sm_u_spiregs_reg2_reg_5_] [get_cells u_device_sm_u_spiregs_reg2_reg_6__u_device_sm_u_spiregs_reg2_reg_7_] [get_cells u_device_sm_u_spiregs_reg1_reg_0__u_device_sm_u_spiregs_reg1_reg_1_] [get_cells u_device_sm_u_spiregs_reg1_reg_2__u_device_sm_u_spiregs_reg1_reg_3_] [get_cells u_device_sm_u_spiregs_reg1_reg_4__u_device_sm_u_spiregs_reg1_reg_6_] [get_cells u_device_sm_u_spiregs_reg1_reg_5_] [get_cells u_device_sm_u_spiregs_reg1_reg_7_] [get_cells u_device_sm_u_spiregs_reg0_reg_0__u_device_sm_u_spiregs_reg0_reg_1_] [get_cells u_device_sm_u_spiregs_reg0_reg_2__u_device_sm_u_spiregs_reg0_reg_3_] [get_cells u_device_sm_u_spiregs_reg0_reg_4__u_device_sm_u_spiregs_reg0_reg_5_] [get_cells u_device_sm_u_spiregs_reg0_reg_6__u_device_sm_u_spiregs_reg0_reg_7_] [get_cells u_device_sm_u_spiregs_reg3_reg_0__u_device_sm_u_spiregs_reg3_reg_1_] [get_cells u_device_sm_u_spiregs_reg3_reg_2__u_device_sm_u_spiregs_reg3_reg_3_] [get_cells u_device_sm_u_spiregs_reg3_reg_4__u_device_sm_u_spiregs_reg3_reg_5_] [get_cells u_device_sm_u_spiregs_reg3_reg_6__u_device_sm_u_spiregs_reg3_reg_7_] [get_cells u_txreg_data_int_reg_0__u_txreg_data_int_reg_1_] [get_cells u_txreg_data_int_reg_2__u_txreg_data_int_reg_3_] [get_cells u_txreg_data_int_reg_4__u_txreg_data_int_reg_5_] [get_cells u_txreg_data_int_reg_6__u_txreg_data_int_reg_7_] [get_cells u_txreg_data_int_reg_8__u_txreg_data_int_reg_9_] [get_cells u_txreg_data_int_reg_10__u_txreg_data_int_reg_11_] [get_cells u_txreg_data_int_reg_12__u_txreg_data_int_reg_13_] [get_cells u_txreg_data_int_reg_14__u_txreg_data_int_reg_15_] [get_cells u_txreg_data_int_reg_16__u_txreg_data_int_reg_17_] [get_cells u_txreg_data_int_reg_18__u_txreg_data_int_reg_19_] [get_cells u_txreg_data_int_reg_20__u_txreg_data_int_reg_21_] [get_cells u_txreg_data_int_reg_22__u_txreg_data_int_reg_23_] [get_cells u_txreg_data_int_reg_24__u_txreg_data_int_reg_25_] [get_cells u_txreg_data_int_reg_26__u_txreg_data_int_reg_27_] [get_cells u_txreg_data_int_reg_28__u_txreg_data_int_reg_29_] [get_cells u_txreg_data_int_reg_30__u_txreg_data_int_reg_31_] [get_cells u_txreg_counter_trgt_reg_0_] [get_cells u_txreg_counter_trgt_reg_1_] [get_cells u_txreg_counter_trgt_reg_2_] [get_cells u_txreg_counter_trgt_reg_3__u_txreg_counter_trgt_reg_4_] [get_cells u_txreg_counter_trgt_reg_5__u_txreg_counter_trgt_reg_6_] [get_cells u_txreg_counter_trgt_reg_7_] [get_cells u_txreg_counter_reg_0__u_txreg_counter_reg_1_] [get_cells u_txreg_counter_reg_2__u_txreg_counter_reg_3_] [get_cells u_txreg_counter_reg_4__u_txreg_counter_reg_5_] [get_cells u_txreg_counter_reg_6__u_txreg_counter_reg_7_] [get_cells u_txreg_running_reg] [get_cells u_rxreg_data_int_reg_0__u_rxreg_data_int_reg_1_] [get_cells u_rxreg_data_int_reg_2__u_rxreg_data_int_reg_3_] [get_cells u_rxreg_data_int_reg_4__u_rxreg_data_int_reg_5_] [get_cells u_rxreg_data_int_reg_6__u_rxreg_data_int_reg_7_] [get_cells u_rxreg_data_int_reg_8__u_rxreg_data_int_reg_9_] [get_cells u_rxreg_data_int_reg_10__u_rxreg_data_int_reg_11_] [get_cells u_rxreg_data_int_reg_12__u_rxreg_data_int_reg_13_] [get_cells u_rxreg_data_int_reg_14__u_rxreg_data_int_reg_15_] [get_cells u_rxreg_data_int_reg_16__u_rxreg_data_int_reg_17_] [get_cells u_rxreg_data_int_reg_18__u_rxreg_data_int_reg_19_] [get_cells u_rxreg_data_int_reg_20__u_rxreg_data_int_reg_21_] [get_cells u_rxreg_data_int_reg_22__u_rxreg_data_int_reg_23_] [get_cells u_rxreg_data_int_reg_24__u_rxreg_data_int_reg_25_] [get_cells u_rxreg_data_int_reg_26__u_rxreg_data_int_reg_27_] [get_cells u_rxreg_data_int_reg_28__u_rxreg_data_int_reg_29_] [get_cells u_rxreg_data_int_reg_30__u_rxreg_data_int_reg_31_] [get_cells u_rxreg_counter_trgt_reg_0_] [get_cells u_rxreg_counter_trgt_reg_1__u_rxreg_counter_trgt_reg_2_] [get_cells u_rxreg_counter_trgt_reg_3__u_rxreg_counter_trgt_reg_4_] [get_cells u_rxreg_counter_trgt_reg_5__u_rxreg_counter_trgt_reg_6_] [get_cells u_rxreg_counter_trgt_reg_7_] [get_cells u_rxreg_counter_reg_0__u_rxreg_counter_reg_1_] [get_cells u_rxreg_counter_reg_2__u_rxreg_counter_reg_3_] [get_cells u_rxreg_counter_reg_4__u_rxreg_counter_reg_5_] [get_cells u_rxreg_counter_reg_6__u_rxreg_counter_reg_7_] [get_cells u_rxreg_running_reg]]  -to [list [get_cells u_syncro_valid_reg_reg_0__u_syncro_valid_reg_reg_1_] [get_cells u_syncro_valid_reg_reg_2_] [get_cells u_syncro_cs_reg_reg_0_] [get_cells u_syncro_cs_reg_reg_1_] [get_cells u_syncro_rdwr_reg_reg_0__u_syncro_rdwr_reg_reg_1_] [get_cells u_spi_device_tlul_plug_u_tlul_adapter_host_intg_err_q_reg_u_spi_device_tlul_plug_wdata_reg_0_] [get_cells u_spi_device_tlul_plug_addr_reg_0__u_spi_device_tlul_plug_addr_reg_1_] [get_cells u_spi_device_tlul_plug_addr_reg_2__u_spi_device_tlul_plug_addr_reg_3_] [get_cells u_spi_device_tlul_plug_addr_reg_4__u_spi_device_tlul_plug_addr_reg_5_] [get_cells u_spi_device_tlul_plug_addr_reg_6__u_spi_device_tlul_plug_addr_reg_7_] [get_cells u_spi_device_tlul_plug_addr_reg_8__u_spi_device_tlul_plug_addr_reg_9_] [get_cells u_spi_device_tlul_plug_addr_reg_10__u_spi_device_tlul_plug_addr_reg_11_] [get_cells u_spi_device_tlul_plug_addr_reg_12__u_spi_device_tlul_plug_addr_reg_13_] [get_cells u_spi_device_tlul_plug_addr_reg_14__u_spi_device_tlul_plug_addr_reg_15_] [get_cells u_spi_device_tlul_plug_addr_reg_16__u_spi_device_tlul_plug_addr_reg_17_] [get_cells u_spi_device_tlul_plug_addr_reg_18__u_spi_device_tlul_plug_addr_reg_19_] [get_cells u_spi_device_tlul_plug_addr_reg_20__u_spi_device_tlul_plug_addr_reg_21_] [get_cells u_spi_device_tlul_plug_addr_reg_22__u_spi_device_tlul_plug_addr_reg_23_] [get_cells u_spi_device_tlul_plug_addr_reg_24__u_spi_device_tlul_plug_addr_reg_25_] [get_cells u_spi_device_tlul_plug_addr_reg_26__u_spi_device_tlul_plug_addr_reg_27_] [get_cells u_spi_device_tlul_plug_addr_reg_28__u_spi_device_tlul_plug_addr_reg_29_] [get_cells u_spi_device_tlul_plug_addr_reg_30__u_spi_device_tlul_plug_addr_reg_31_] [get_cells u_spi_device_tlul_plug_state_reg_1__u_spi_device_tlul_plug_u_tlul_adapter_host_g_multiple_reqs_source_q_reg_0_] [get_cells u_spi_device_tlul_plug_wdata_reg_1__u_spi_device_tlul_plug_wdata_reg_2_] [get_cells u_spi_device_tlul_plug_wdata_reg_3__u_spi_device_tlul_plug_wdata_reg_4_] [get_cells u_spi_device_tlul_plug_wdata_reg_5__u_spi_device_tlul_plug_wdata_reg_6_] [get_cells u_spi_device_tlul_plug_wdata_reg_7__u_spi_device_tlul_plug_wdata_reg_8_] [get_cells u_spi_device_tlul_plug_wdata_reg_9__u_spi_device_tlul_plug_wdata_reg_10_] [get_cells u_spi_device_tlul_plug_wdata_reg_11__u_spi_device_tlul_plug_wdata_reg_12_] [get_cells u_spi_device_tlul_plug_wdata_reg_13__u_spi_device_tlul_plug_wdata_reg_14_] [get_cells u_spi_device_tlul_plug_wdata_reg_15__u_spi_device_tlul_plug_wdata_reg_16_] [get_cells u_spi_device_tlul_plug_wdata_reg_17__u_spi_device_tlul_plug_wdata_reg_18_] [get_cells u_spi_device_tlul_plug_wdata_reg_19__u_spi_device_tlul_plug_wdata_reg_20_] [get_cells u_spi_device_tlul_plug_wdata_reg_21__u_spi_device_tlul_plug_wdata_reg_22_] [get_cells u_spi_device_tlul_plug_wdata_reg_23__u_spi_device_tlul_plug_wdata_reg_24_] [get_cells u_spi_device_tlul_plug_wdata_reg_25__u_spi_device_tlul_plug_wdata_reg_26_] [get_cells u_spi_device_tlul_plug_wdata_reg_27__u_spi_device_tlul_plug_wdata_reg_28_] [get_cells u_spi_device_tlul_plug_wdata_reg_29__u_spi_device_tlul_plug_wdata_reg_30_] [get_cells u_spi_device_tlul_plug_wdata_reg_31__u_spi_device_tlul_plug_we_reg] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_0__u_dcfifo_tx_u_dout_empty_synch_d_out_reg_0_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_4__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_6__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_1__u_dcfifo_tx_u_dout_empty_synch_d_out_reg_4_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_5__u_dcfifo_tx_u_dout_empty_synch_d_out_reg_6_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_0_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_1_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_2__u_dcfifo_tx_u_dout_read_tr_state_reg_3_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_4__u_dcfifo_tx_u_dout_read_tr_state_reg_5_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_6__u_dcfifo_tx_u_dout_read_tr_state_reg_7_] [get_cells u_dcfifo_tx_u_din_full_latched_full_s_reg_u_spi_device_tlul_plug_state_reg_0_] [get_cells u_dcfifo_tx_u_din_full_full_synch_d_middle_reg_0__u_dcfifo_tx_u_din_full_full_synch_d_out_reg_0_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_0__u_dcfifo_tx_u_din_write_tr_state_reg_1_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_2_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_3_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_4__u_dcfifo_tx_u_din_write_tr_state_reg_5_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_6__u_dcfifo_tx_u_din_write_tr_state_reg_7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__0__u_dcfifo_tx_u_din_buffer_data_reg_0__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__2__u_dcfifo_tx_u_din_buffer_data_reg_0__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__4__u_dcfifo_tx_u_din_buffer_data_reg_0__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__6__u_dcfifo_tx_u_din_buffer_data_reg_0__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__8__u_dcfifo_tx_u_din_buffer_data_reg_0__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__10__u_dcfifo_tx_u_din_buffer_data_reg_0__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__12__u_dcfifo_tx_u_din_buffer_data_reg_0__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__14__u_dcfifo_tx_u_din_buffer_data_reg_0__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__16__u_dcfifo_tx_u_din_buffer_data_reg_0__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__18__u_dcfifo_tx_u_din_buffer_data_reg_0__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__20__u_dcfifo_tx_u_din_buffer_data_reg_0__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__22__u_dcfifo_tx_u_din_buffer_data_reg_0__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__24__u_dcfifo_tx_u_din_buffer_data_reg_0__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__26__u_dcfifo_tx_u_din_buffer_data_reg_0__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__28__u_dcfifo_tx_u_din_buffer_data_reg_0__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__30__u_dcfifo_tx_u_din_buffer_data_reg_0__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__0__u_dcfifo_tx_u_din_buffer_data_reg_1__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__2__u_dcfifo_tx_u_din_buffer_data_reg_1__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__4__u_dcfifo_tx_u_din_buffer_data_reg_1__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__6__u_dcfifo_tx_u_din_buffer_data_reg_1__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__8__u_dcfifo_tx_u_din_buffer_data_reg_1__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__10__u_dcfifo_tx_u_din_buffer_data_reg_1__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__12__u_dcfifo_tx_u_din_buffer_data_reg_1__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__14__u_dcfifo_tx_u_din_buffer_data_reg_1__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__16__u_dcfifo_tx_u_din_buffer_data_reg_1__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__18__u_dcfifo_tx_u_din_buffer_data_reg_1__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__20__u_dcfifo_tx_u_din_buffer_data_reg_1__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__22__u_dcfifo_tx_u_din_buffer_data_reg_1__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__24__u_dcfifo_tx_u_din_buffer_data_reg_1__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__26__u_dcfifo_tx_u_din_buffer_data_reg_1__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__28__u_dcfifo_tx_u_din_buffer_data_reg_1__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__30__u_dcfifo_tx_u_din_buffer_data_reg_1__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__0__u_dcfifo_tx_u_din_buffer_data_reg_2__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__2__u_dcfifo_tx_u_din_buffer_data_reg_2__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__4__u_dcfifo_tx_u_din_buffer_data_reg_2__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__6__u_dcfifo_tx_u_din_buffer_data_reg_2__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__8__u_dcfifo_tx_u_din_buffer_data_reg_2__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__10__u_dcfifo_tx_u_din_buffer_data_reg_2__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__12__u_dcfifo_tx_u_din_buffer_data_reg_2__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__14__u_dcfifo_tx_u_din_buffer_data_reg_2__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__16__u_dcfifo_tx_u_din_buffer_data_reg_2__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__18__u_dcfifo_tx_u_din_buffer_data_reg_2__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__20__u_dcfifo_tx_u_din_buffer_data_reg_2__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__22__u_dcfifo_tx_u_din_buffer_data_reg_2__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__24__u_dcfifo_tx_u_din_buffer_data_reg_2__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__26__u_dcfifo_tx_u_din_buffer_data_reg_2__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__28__u_dcfifo_tx_u_din_buffer_data_reg_2__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__30__u_dcfifo_tx_u_din_buffer_data_reg_2__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__0__u_dcfifo_tx_u_din_buffer_data_reg_3__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__2__u_dcfifo_tx_u_din_buffer_data_reg_3__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__4__u_dcfifo_tx_u_din_buffer_data_reg_3__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__6__u_dcfifo_tx_u_din_buffer_data_reg_3__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__8__u_dcfifo_tx_u_din_buffer_data_reg_3__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__10__u_dcfifo_tx_u_din_buffer_data_reg_3__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__12__u_dcfifo_tx_u_din_buffer_data_reg_3__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__14__u_dcfifo_tx_u_din_buffer_data_reg_3__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__16__u_dcfifo_tx_u_din_buffer_data_reg_3__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__18__u_dcfifo_tx_u_din_buffer_data_reg_3__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__20__u_dcfifo_tx_u_din_buffer_data_reg_3__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__22__u_dcfifo_tx_u_din_buffer_data_reg_3__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__24__u_dcfifo_tx_u_din_buffer_data_reg_3__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__26__u_dcfifo_tx_u_din_buffer_data_reg_3__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__28__u_dcfifo_tx_u_din_buffer_data_reg_3__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__30__u_dcfifo_tx_u_din_buffer_data_reg_3__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__0__u_dcfifo_tx_u_din_buffer_data_reg_4__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__2__u_dcfifo_tx_u_din_buffer_data_reg_4__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__4__u_dcfifo_tx_u_din_buffer_data_reg_4__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__6__u_dcfifo_tx_u_din_buffer_data_reg_4__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__8__u_dcfifo_tx_u_din_buffer_data_reg_4__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__10__u_dcfifo_tx_u_din_buffer_data_reg_4__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__12__u_dcfifo_tx_u_din_buffer_data_reg_4__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__14__u_dcfifo_tx_u_din_buffer_data_reg_4__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__16__u_dcfifo_tx_u_din_buffer_data_reg_4__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__18__u_dcfifo_tx_u_din_buffer_data_reg_4__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__20__u_dcfifo_tx_u_din_buffer_data_reg_4__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__22__u_dcfifo_tx_u_din_buffer_data_reg_4__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__24__u_dcfifo_tx_u_din_buffer_data_reg_4__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__26__u_dcfifo_tx_u_din_buffer_data_reg_4__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__28__u_dcfifo_tx_u_din_buffer_data_reg_4__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__30__u_dcfifo_tx_u_din_buffer_data_reg_4__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__0__u_dcfifo_tx_u_din_buffer_data_reg_5__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__2__u_dcfifo_tx_u_din_buffer_data_reg_5__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__4__u_dcfifo_tx_u_din_buffer_data_reg_5__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__6__u_dcfifo_tx_u_din_buffer_data_reg_5__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__8__u_dcfifo_tx_u_din_buffer_data_reg_5__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__10__u_dcfifo_tx_u_din_buffer_data_reg_5__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__12__u_dcfifo_tx_u_din_buffer_data_reg_5__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__14__u_dcfifo_tx_u_din_buffer_data_reg_5__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__16__u_dcfifo_tx_u_din_buffer_data_reg_5__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__18__u_dcfifo_tx_u_din_buffer_data_reg_5__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__20__u_dcfifo_tx_u_din_buffer_data_reg_5__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__22__u_dcfifo_tx_u_din_buffer_data_reg_5__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__24__u_dcfifo_tx_u_din_buffer_data_reg_5__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__26__u_dcfifo_tx_u_din_buffer_data_reg_5__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__28__u_dcfifo_tx_u_din_buffer_data_reg_5__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__30__u_dcfifo_tx_u_din_buffer_data_reg_5__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__0__u_dcfifo_tx_u_din_buffer_data_reg_6__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__2__u_dcfifo_tx_u_din_buffer_data_reg_6__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__4__u_dcfifo_tx_u_din_buffer_data_reg_6__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__6__u_dcfifo_tx_u_din_buffer_data_reg_6__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__8__u_dcfifo_tx_u_din_buffer_data_reg_6__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__10__u_dcfifo_tx_u_din_buffer_data_reg_6__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__12__u_dcfifo_tx_u_din_buffer_data_reg_6__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__14__u_dcfifo_tx_u_din_buffer_data_reg_6__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__16__u_dcfifo_tx_u_din_buffer_data_reg_6__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__18__u_dcfifo_tx_u_din_buffer_data_reg_6__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__20__u_dcfifo_tx_u_din_buffer_data_reg_6__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__22__u_dcfifo_tx_u_din_buffer_data_reg_6__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__24__u_dcfifo_tx_u_din_buffer_data_reg_6__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__26__u_dcfifo_tx_u_din_buffer_data_reg_6__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__28__u_dcfifo_tx_u_din_buffer_data_reg_6__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__30__u_dcfifo_tx_u_din_buffer_data_reg_6__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__0__u_dcfifo_tx_u_din_buffer_data_reg_7__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__2__u_dcfifo_tx_u_din_buffer_data_reg_7__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__4__u_dcfifo_tx_u_din_buffer_data_reg_7__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__6__u_dcfifo_tx_u_din_buffer_data_reg_7__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__8__u_dcfifo_tx_u_din_buffer_data_reg_7__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__10__u_dcfifo_tx_u_din_buffer_data_reg_7__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__12__u_dcfifo_tx_u_din_buffer_data_reg_7__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__14__u_dcfifo_tx_u_din_buffer_data_reg_7__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__16__u_dcfifo_tx_u_din_buffer_data_reg_7__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__18__u_dcfifo_tx_u_din_buffer_data_reg_7__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__20__u_dcfifo_tx_u_din_buffer_data_reg_7__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__22__u_dcfifo_tx_u_din_buffer_data_reg_7__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__24__u_dcfifo_tx_u_din_buffer_data_reg_7__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__26__u_dcfifo_tx_u_din_buffer_data_reg_7__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__28__u_dcfifo_tx_u_din_buffer_data_reg_7__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__30__u_dcfifo_tx_u_din_buffer_data_reg_7__31_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_1_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_5_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_0_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_1_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_2__u_dcfifo_rx_u_dout_read_tr_state_reg_3_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_4__u_dcfifo_rx_u_dout_read_tr_state_reg_5_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_6__u_dcfifo_rx_u_dout_read_tr_state_reg_7_] [get_cells u_dcfifo_rx_u_din_full_full_synch_d_middle_reg_0__u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_dcfifo_rx_u_din_full_full_synch_d_out_reg_0__u_dcfifo_rx_u_din_full_latched_full_s_reg] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_0__u_dcfifo_rx_u_din_write_tr_state_reg_1_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_2_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_3_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_4__u_dcfifo_rx_u_din_write_tr_state_reg_5_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_6__u_dcfifo_rx_u_din_write_tr_state_reg_7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__0__u_dcfifo_rx_u_din_buffer_data_reg_0__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__2__u_dcfifo_rx_u_din_buffer_data_reg_0__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__4__u_dcfifo_rx_u_din_buffer_data_reg_0__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__6__u_dcfifo_rx_u_din_buffer_data_reg_0__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__8__u_dcfifo_rx_u_din_buffer_data_reg_0__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__10__u_dcfifo_rx_u_din_buffer_data_reg_0__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__12__u_dcfifo_rx_u_din_buffer_data_reg_0__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__14__u_dcfifo_rx_u_din_buffer_data_reg_0__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__16__u_dcfifo_rx_u_din_buffer_data_reg_0__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__18__u_dcfifo_rx_u_din_buffer_data_reg_0__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__20__u_dcfifo_rx_u_din_buffer_data_reg_0__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__22__u_dcfifo_rx_u_din_buffer_data_reg_0__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__24__u_dcfifo_rx_u_din_buffer_data_reg_0__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__26__u_dcfifo_rx_u_din_buffer_data_reg_0__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__28__u_dcfifo_rx_u_din_buffer_data_reg_0__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__30__u_dcfifo_rx_u_din_buffer_data_reg_0__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__0__u_dcfifo_rx_u_din_buffer_data_reg_1__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__2__u_dcfifo_rx_u_din_buffer_data_reg_1__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__4__u_dcfifo_rx_u_din_buffer_data_reg_1__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__6__u_dcfifo_rx_u_din_buffer_data_reg_1__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__8__u_dcfifo_rx_u_din_buffer_data_reg_1__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__10__u_dcfifo_rx_u_din_buffer_data_reg_1__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__12__u_dcfifo_rx_u_din_buffer_data_reg_1__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__14__u_dcfifo_rx_u_din_buffer_data_reg_1__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__16__u_dcfifo_rx_u_din_buffer_data_reg_1__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__18__u_dcfifo_rx_u_din_buffer_data_reg_1__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__20__u_dcfifo_rx_u_din_buffer_data_reg_1__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__22__u_dcfifo_rx_u_din_buffer_data_reg_1__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__24__u_dcfifo_rx_u_din_buffer_data_reg_1__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__26__u_dcfifo_rx_u_din_buffer_data_reg_1__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__28__u_dcfifo_rx_u_din_buffer_data_reg_1__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__30__u_dcfifo_rx_u_din_buffer_data_reg_1__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__0__u_dcfifo_rx_u_din_buffer_data_reg_2__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__2__u_dcfifo_rx_u_din_buffer_data_reg_2__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__4__u_dcfifo_rx_u_din_buffer_data_reg_2__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__6__u_dcfifo_rx_u_din_buffer_data_reg_2__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__8__u_dcfifo_rx_u_din_buffer_data_reg_2__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__10__u_dcfifo_rx_u_din_buffer_data_reg_2__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__12__u_dcfifo_rx_u_din_buffer_data_reg_2__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__14__u_dcfifo_rx_u_din_buffer_data_reg_2__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__16__u_dcfifo_rx_u_din_buffer_data_reg_2__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__18__u_dcfifo_rx_u_din_buffer_data_reg_2__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__20__u_dcfifo_rx_u_din_buffer_data_reg_2__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__22__u_dcfifo_rx_u_din_buffer_data_reg_2__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__24__u_dcfifo_rx_u_din_buffer_data_reg_2__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__26__u_dcfifo_rx_u_din_buffer_data_reg_2__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__28__u_dcfifo_rx_u_din_buffer_data_reg_2__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__30__u_dcfifo_rx_u_din_buffer_data_reg_2__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__0__u_dcfifo_rx_u_din_buffer_data_reg_3__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__2__u_dcfifo_rx_u_din_buffer_data_reg_3__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__4__u_dcfifo_rx_u_din_buffer_data_reg_3__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__6__u_dcfifo_rx_u_din_buffer_data_reg_3__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__8__u_dcfifo_rx_u_din_buffer_data_reg_3__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__10__u_dcfifo_rx_u_din_buffer_data_reg_3__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__12__u_dcfifo_rx_u_din_buffer_data_reg_3__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__14__u_dcfifo_rx_u_din_buffer_data_reg_3__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__16__u_dcfifo_rx_u_din_buffer_data_reg_3__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__18__u_dcfifo_rx_u_din_buffer_data_reg_3__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__20__u_dcfifo_rx_u_din_buffer_data_reg_3__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__22__u_dcfifo_rx_u_din_buffer_data_reg_3__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__24__u_dcfifo_rx_u_din_buffer_data_reg_3__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__26__u_dcfifo_rx_u_din_buffer_data_reg_3__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__28__u_dcfifo_rx_u_din_buffer_data_reg_3__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__30__u_dcfifo_rx_u_din_buffer_data_reg_3__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__0__u_dcfifo_rx_u_din_buffer_data_reg_4__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__2__u_dcfifo_rx_u_din_buffer_data_reg_4__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__4__u_dcfifo_rx_u_din_buffer_data_reg_4__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__6__u_dcfifo_rx_u_din_buffer_data_reg_4__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__8__u_dcfifo_rx_u_din_buffer_data_reg_4__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__10__u_dcfifo_rx_u_din_buffer_data_reg_4__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__12__u_dcfifo_rx_u_din_buffer_data_reg_4__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__14__u_dcfifo_rx_u_din_buffer_data_reg_4__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__16__u_dcfifo_rx_u_din_buffer_data_reg_4__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__18__u_dcfifo_rx_u_din_buffer_data_reg_4__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__20__u_dcfifo_rx_u_din_buffer_data_reg_4__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__22__u_dcfifo_rx_u_din_buffer_data_reg_4__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__24__u_dcfifo_rx_u_din_buffer_data_reg_4__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__26__u_dcfifo_rx_u_din_buffer_data_reg_4__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__28__u_dcfifo_rx_u_din_buffer_data_reg_4__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__30__u_dcfifo_rx_u_din_buffer_data_reg_4__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__0__u_dcfifo_rx_u_din_buffer_data_reg_5__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__2__u_dcfifo_rx_u_din_buffer_data_reg_5__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__4__u_dcfifo_rx_u_din_buffer_data_reg_5__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__6__u_dcfifo_rx_u_din_buffer_data_reg_5__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__8__u_dcfifo_rx_u_din_buffer_data_reg_5__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__10__u_dcfifo_rx_u_din_buffer_data_reg_5__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__12__u_dcfifo_rx_u_din_buffer_data_reg_5__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__14__u_dcfifo_rx_u_din_buffer_data_reg_5__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__16__u_dcfifo_rx_u_din_buffer_data_reg_5__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__18__u_dcfifo_rx_u_din_buffer_data_reg_5__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__20__u_dcfifo_rx_u_din_buffer_data_reg_5__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__22__u_dcfifo_rx_u_din_buffer_data_reg_5__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__24__u_dcfifo_rx_u_din_buffer_data_reg_5__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__26__u_dcfifo_rx_u_din_buffer_data_reg_5__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__28__u_dcfifo_rx_u_din_buffer_data_reg_5__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__30__u_dcfifo_rx_u_din_buffer_data_reg_5__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__0__u_dcfifo_rx_u_din_buffer_data_reg_6__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__2__u_dcfifo_rx_u_din_buffer_data_reg_6__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__4__u_dcfifo_rx_u_din_buffer_data_reg_6__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__6__u_dcfifo_rx_u_din_buffer_data_reg_6__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__8__u_dcfifo_rx_u_din_buffer_data_reg_6__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__10__u_dcfifo_rx_u_din_buffer_data_reg_6__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__12__u_dcfifo_rx_u_din_buffer_data_reg_6__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__14__u_dcfifo_rx_u_din_buffer_data_reg_6__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__16__u_dcfifo_rx_u_din_buffer_data_reg_6__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__18__u_dcfifo_rx_u_din_buffer_data_reg_6__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__20__u_dcfifo_rx_u_din_buffer_data_reg_6__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__22__u_dcfifo_rx_u_din_buffer_data_reg_6__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__24__u_dcfifo_rx_u_din_buffer_data_reg_6__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__26__u_dcfifo_rx_u_din_buffer_data_reg_6__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__28__u_dcfifo_rx_u_din_buffer_data_reg_6__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__30__u_dcfifo_rx_u_din_buffer_data_reg_6__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__0__u_dcfifo_rx_u_din_buffer_data_reg_7__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__2__u_dcfifo_rx_u_din_buffer_data_reg_7__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__4__u_dcfifo_rx_u_din_buffer_data_reg_7__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__6__u_dcfifo_rx_u_din_buffer_data_reg_7__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__8__u_dcfifo_rx_u_din_buffer_data_reg_7__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__10__u_dcfifo_rx_u_din_buffer_data_reg_7__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__12__u_dcfifo_rx_u_din_buffer_data_reg_7__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__14__u_dcfifo_rx_u_din_buffer_data_reg_7__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__16__u_dcfifo_rx_u_din_buffer_data_reg_7__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__18__u_dcfifo_rx_u_din_buffer_data_reg_7__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__20__u_dcfifo_rx_u_din_buffer_data_reg_7__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__22__u_dcfifo_rx_u_din_buffer_data_reg_7__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__24__u_dcfifo_rx_u_din_buffer_data_reg_7__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__26__u_dcfifo_rx_u_din_buffer_data_reg_7__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__28__u_dcfifo_rx_u_din_buffer_data_reg_7__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__30__u_dcfifo_rx_u_din_buffer_data_reg_7__31_] [get_cells u_device_sm_tx_counter_reg_1__u_device_sm_tx_counter_reg_2_] [get_cells u_device_sm_tx_counter_reg_3__u_device_sm_tx_counter_reg_4_] [get_cells u_device_sm_tx_counter_reg_5__u_device_sm_tx_counter_reg_6_] [get_cells u_device_sm_tx_counter_reg_7_] [get_cells u_device_sm_ctrl_data_tx_ready_reg_u_device_sm_data_reg_reg_0_] [get_cells u_device_sm_ctrl_addr_valid_reg] [get_cells u_device_sm_cmd_reg_reg_0__u_device_sm_cmd_reg_reg_1_] [get_cells u_device_sm_cmd_reg_reg_2__u_device_sm_cmd_reg_reg_3_] [get_cells u_device_sm_cmd_reg_reg_4__u_device_sm_cmd_reg_reg_5_] [get_cells u_device_sm_cmd_reg_reg_6__u_device_sm_cmd_reg_reg_7_] [get_cells u_device_sm_data_reg_reg_1__u_device_sm_data_reg_reg_2_] [get_cells u_device_sm_data_reg_reg_3__u_device_sm_data_reg_reg_4_] [get_cells u_device_sm_data_reg_reg_5__u_device_sm_data_reg_reg_6_] [get_cells u_device_sm_data_reg_reg_7__u_device_sm_data_reg_reg_8_] [get_cells u_device_sm_data_reg_reg_9__u_device_sm_data_reg_reg_10_] [get_cells u_device_sm_data_reg_reg_11__u_device_sm_data_reg_reg_12_] [get_cells u_device_sm_data_reg_reg_13__u_device_sm_data_reg_reg_14_] [get_cells u_device_sm_data_reg_reg_15__u_device_sm_data_reg_reg_16_] [get_cells u_device_sm_data_reg_reg_17__u_device_sm_data_reg_reg_18_] [get_cells u_device_sm_data_reg_reg_19__u_device_sm_data_reg_reg_20_] [get_cells u_device_sm_data_reg_reg_21__u_device_sm_data_reg_reg_22_] [get_cells u_device_sm_data_reg_reg_23__u_device_sm_data_reg_reg_24_] [get_cells u_device_sm_data_reg_reg_25__u_device_sm_data_reg_reg_26_] [get_cells u_device_sm_data_reg_reg_27__u_device_sm_data_reg_reg_28_] [get_cells u_device_sm_data_reg_reg_29__u_device_sm_data_reg_reg_30_] [get_cells u_device_sm_data_reg_reg_31__u_device_sm_mode_reg_reg_0_] [get_cells u_device_sm_mode_reg_reg_1__u_device_sm_mode_reg_reg_2_] [get_cells u_device_sm_mode_reg_reg_3__u_device_sm_mode_reg_reg_4_] [get_cells u_device_sm_mode_reg_reg_5__u_device_sm_mode_reg_reg_6_] [get_cells u_device_sm_mode_reg_reg_7__u_device_sm_tx_counter_reg_0_] [get_cells u_device_sm_addr_reg_reg_0__u_device_sm_addr_reg_reg_1_] [get_cells u_device_sm_addr_reg_reg_2__u_device_sm_addr_reg_reg_3_] [get_cells u_device_sm_addr_reg_reg_4__u_device_sm_addr_reg_reg_5_] [get_cells u_device_sm_addr_reg_reg_6__u_device_sm_addr_reg_reg_7_] [get_cells u_device_sm_addr_reg_reg_8__u_device_sm_addr_reg_reg_9_] [get_cells u_device_sm_addr_reg_reg_10__u_device_sm_addr_reg_reg_11_] [get_cells u_device_sm_addr_reg_reg_12__u_device_sm_addr_reg_reg_13_] [get_cells u_device_sm_addr_reg_reg_14__u_device_sm_addr_reg_reg_15_] [get_cells u_device_sm_addr_reg_reg_16__u_device_sm_addr_reg_reg_17_] [get_cells u_device_sm_addr_reg_reg_18__u_device_sm_addr_reg_reg_19_] [get_cells u_device_sm_addr_reg_reg_20__u_device_sm_addr_reg_reg_21_] [get_cells u_device_sm_addr_reg_reg_22__u_device_sm_addr_reg_reg_23_] [get_cells u_device_sm_addr_reg_reg_24__u_device_sm_addr_reg_reg_25_] [get_cells u_device_sm_addr_reg_reg_26__u_device_sm_addr_reg_reg_27_] [get_cells u_device_sm_addr_reg_reg_28__u_device_sm_addr_reg_reg_29_] [get_cells u_device_sm_addr_reg_reg_30__u_device_sm_addr_reg_reg_31_] [get_cells u_device_sm_tx_data_reg_0__u_device_sm_tx_data_reg_1_] [get_cells u_device_sm_tx_data_reg_2__u_device_sm_tx_data_reg_3_] [get_cells u_device_sm_tx_data_reg_4__u_device_sm_tx_data_reg_5_] [get_cells u_device_sm_tx_data_reg_6__u_device_sm_tx_data_reg_7_] [get_cells u_device_sm_tx_data_reg_8__u_device_sm_tx_data_reg_9_] [get_cells u_device_sm_tx_data_reg_10__u_device_sm_tx_data_reg_11_] [get_cells u_device_sm_tx_data_reg_12__u_device_sm_tx_done_reg_reg] [get_cells u_device_sm_tx_data_reg_13__u_device_sm_tx_data_reg_14_] [get_cells u_device_sm_tx_data_reg_15__u_device_sm_tx_data_reg_16_] [get_cells u_device_sm_tx_data_reg_17__u_device_sm_tx_data_reg_18_] [get_cells u_device_sm_tx_data_reg_19__u_device_sm_tx_data_reg_20_] [get_cells u_device_sm_tx_data_reg_21__u_device_sm_tx_data_reg_22_] [get_cells u_device_sm_tx_data_reg_23__u_device_sm_tx_data_reg_24_] [get_cells u_device_sm_tx_data_reg_25__u_device_sm_tx_data_reg_26_] [get_cells u_device_sm_tx_data_reg_27__u_device_sm_tx_data_reg_28_] [get_cells u_device_sm_tx_data_reg_29__u_device_sm_tx_data_reg_30_] [get_cells u_device_sm_tx_data_reg_31__u_device_sm_tx_data_valid_reg] [get_cells u_device_sm_state_reg_0__u_device_sm_state_reg_1_] [get_cells u_device_sm_state_reg_2__u_device_sm_tx_counter_upd_reg] [get_cells u_device_sm_pad_mode_next_reg_0_] [get_cells u_device_sm_pad_mode_next_reg_1_] [get_cells u_device_sm_u_spiregs_reg2_reg_0__u_device_sm_u_spiregs_reg2_reg_1_] [get_cells u_device_sm_u_spiregs_reg2_reg_2__u_device_sm_u_spiregs_reg2_reg_3_] [get_cells u_device_sm_u_spiregs_reg2_reg_4__u_device_sm_u_spiregs_reg2_reg_5_] [get_cells u_device_sm_u_spiregs_reg2_reg_6__u_device_sm_u_spiregs_reg2_reg_7_] [get_cells u_device_sm_u_spiregs_reg1_reg_0__u_device_sm_u_spiregs_reg1_reg_1_] [get_cells u_device_sm_u_spiregs_reg1_reg_2__u_device_sm_u_spiregs_reg1_reg_3_] [get_cells u_device_sm_u_spiregs_reg1_reg_4__u_device_sm_u_spiregs_reg1_reg_6_] [get_cells u_device_sm_u_spiregs_reg1_reg_5_] [get_cells u_device_sm_u_spiregs_reg1_reg_7_] [get_cells u_device_sm_u_spiregs_reg0_reg_0__u_device_sm_u_spiregs_reg0_reg_1_] [get_cells u_device_sm_u_spiregs_reg0_reg_2__u_device_sm_u_spiregs_reg0_reg_3_] [get_cells u_device_sm_u_spiregs_reg0_reg_4__u_device_sm_u_spiregs_reg0_reg_5_] [get_cells u_device_sm_u_spiregs_reg0_reg_6__u_device_sm_u_spiregs_reg0_reg_7_] [get_cells u_device_sm_u_spiregs_reg3_reg_0__u_device_sm_u_spiregs_reg3_reg_1_] [get_cells u_device_sm_u_spiregs_reg3_reg_2__u_device_sm_u_spiregs_reg3_reg_3_] [get_cells u_device_sm_u_spiregs_reg3_reg_4__u_device_sm_u_spiregs_reg3_reg_5_] [get_cells u_device_sm_u_spiregs_reg3_reg_6__u_device_sm_u_spiregs_reg3_reg_7_] [get_cells u_txreg_data_int_reg_0__u_txreg_data_int_reg_1_] [get_cells u_txreg_data_int_reg_2__u_txreg_data_int_reg_3_] [get_cells u_txreg_data_int_reg_4__u_txreg_data_int_reg_5_] [get_cells u_txreg_data_int_reg_6__u_txreg_data_int_reg_7_] [get_cells u_txreg_data_int_reg_8__u_txreg_data_int_reg_9_] [get_cells u_txreg_data_int_reg_10__u_txreg_data_int_reg_11_] [get_cells u_txreg_data_int_reg_12__u_txreg_data_int_reg_13_] [get_cells u_txreg_data_int_reg_14__u_txreg_data_int_reg_15_] [get_cells u_txreg_data_int_reg_16__u_txreg_data_int_reg_17_] [get_cells u_txreg_data_int_reg_18__u_txreg_data_int_reg_19_] [get_cells u_txreg_data_int_reg_20__u_txreg_data_int_reg_21_] [get_cells u_txreg_data_int_reg_22__u_txreg_data_int_reg_23_] [get_cells u_txreg_data_int_reg_24__u_txreg_data_int_reg_25_] [get_cells u_txreg_data_int_reg_26__u_txreg_data_int_reg_27_] [get_cells u_txreg_data_int_reg_28__u_txreg_data_int_reg_29_] [get_cells u_txreg_data_int_reg_30__u_txreg_data_int_reg_31_] [get_cells u_txreg_counter_trgt_reg_0_] [get_cells u_txreg_counter_trgt_reg_1_] [get_cells u_txreg_counter_trgt_reg_2_] [get_cells u_txreg_counter_trgt_reg_3__u_txreg_counter_trgt_reg_4_] [get_cells u_txreg_counter_trgt_reg_5__u_txreg_counter_trgt_reg_6_] [get_cells u_txreg_counter_trgt_reg_7_] [get_cells u_txreg_counter_reg_0__u_txreg_counter_reg_1_] [get_cells u_txreg_counter_reg_2__u_txreg_counter_reg_3_] [get_cells u_txreg_counter_reg_4__u_txreg_counter_reg_5_] [get_cells u_txreg_counter_reg_6__u_txreg_counter_reg_7_] [get_cells u_txreg_running_reg] [get_cells u_rxreg_data_int_reg_0__u_rxreg_data_int_reg_1_] [get_cells u_rxreg_data_int_reg_2__u_rxreg_data_int_reg_3_] [get_cells u_rxreg_data_int_reg_4__u_rxreg_data_int_reg_5_] [get_cells u_rxreg_data_int_reg_6__u_rxreg_data_int_reg_7_] [get_cells u_rxreg_data_int_reg_8__u_rxreg_data_int_reg_9_] [get_cells u_rxreg_data_int_reg_10__u_rxreg_data_int_reg_11_] [get_cells u_rxreg_data_int_reg_12__u_rxreg_data_int_reg_13_] [get_cells u_rxreg_data_int_reg_14__u_rxreg_data_int_reg_15_] [get_cells u_rxreg_data_int_reg_16__u_rxreg_data_int_reg_17_] [get_cells u_rxreg_data_int_reg_18__u_rxreg_data_int_reg_19_] [get_cells u_rxreg_data_int_reg_20__u_rxreg_data_int_reg_21_] [get_cells u_rxreg_data_int_reg_22__u_rxreg_data_int_reg_23_] [get_cells u_rxreg_data_int_reg_24__u_rxreg_data_int_reg_25_] [get_cells u_rxreg_data_int_reg_26__u_rxreg_data_int_reg_27_] [get_cells u_rxreg_data_int_reg_28__u_rxreg_data_int_reg_29_] [get_cells u_rxreg_data_int_reg_30__u_rxreg_data_int_reg_31_] [get_cells u_rxreg_counter_trgt_reg_0_] [get_cells u_rxreg_counter_trgt_reg_1__u_rxreg_counter_trgt_reg_2_] [get_cells u_rxreg_counter_trgt_reg_3__u_rxreg_counter_trgt_reg_4_] [get_cells u_rxreg_counter_trgt_reg_5__u_rxreg_counter_trgt_reg_6_] [get_cells u_rxreg_counter_trgt_reg_7_] [get_cells u_rxreg_counter_reg_0__u_rxreg_counter_reg_1_] [get_cells u_rxreg_counter_reg_2__u_rxreg_counter_reg_3_] [get_cells u_rxreg_counter_reg_4__u_rxreg_counter_reg_5_] [get_cells u_rxreg_counter_reg_6__u_rxreg_counter_reg_7_] [get_cells u_rxreg_running_reg]]
group_path -name COMB  -from [list [get_ports clk_i] [get_ports rst_ni] [get_ports test_mode] [get_ports spi_sclk] [get_ports spi_cs] [get_ports spi_sdi0] [get_ports spi_sdi1] [get_ports spi_sdi2] [get_ports spi_sdi3] [get_ports {tl_i[65]}] [get_ports {tl_i[64]}] [get_ports {tl_i[63]}] [get_ports {tl_i[62]}] [get_ports {tl_i[61]}] [get_ports {tl_i[60]}] [get_ports {tl_i[59]}] [get_ports {tl_i[58]}] [get_ports {tl_i[57]}] [get_ports {tl_i[56]}] [get_ports {tl_i[55]}] [get_ports {tl_i[54]}] [get_ports {tl_i[53]}] [get_ports {tl_i[52]}] [get_ports {tl_i[51]}] [get_ports {tl_i[50]}] [get_ports {tl_i[49]}] [get_ports {tl_i[48]}] [get_ports {tl_i[47]}] [get_ports {tl_i[46]}] [get_ports {tl_i[45]}] [get_ports {tl_i[44]}] [get_ports {tl_i[43]}] [get_ports {tl_i[42]}] [get_ports {tl_i[41]}] [get_ports {tl_i[40]}] [get_ports {tl_i[39]}] [get_ports {tl_i[38]}] [get_ports {tl_i[37]}] [get_ports {tl_i[36]}] [get_ports {tl_i[35]}] [get_ports {tl_i[34]}] [get_ports {tl_i[33]}] [get_ports {tl_i[32]}] [get_ports {tl_i[31]}] [get_ports {tl_i[30]}] [get_ports {tl_i[29]}] [get_ports {tl_i[28]}] [get_ports {tl_i[27]}] [get_ports {tl_i[26]}] [get_ports {tl_i[25]}] [get_ports {tl_i[24]}] [get_ports {tl_i[23]}] [get_ports {tl_i[22]}] [get_ports {tl_i[21]}] [get_ports {tl_i[20]}] [get_ports {tl_i[19]}] [get_ports {tl_i[18]}] [get_ports {tl_i[17]}] [get_ports {tl_i[16]}] [get_ports {tl_i[15]}] [get_ports {tl_i[14]}] [get_ports {tl_i[13]}] [get_ports {tl_i[12]}] [get_ports {tl_i[11]}] [get_ports {tl_i[10]}] [get_ports {tl_i[9]}] [get_ports {tl_i[8]}] [get_ports {tl_i[7]}] [get_ports {tl_i[6]}] [get_ports {tl_i[5]}] [get_ports {tl_i[4]}] [get_ports {tl_i[3]}] [get_ports {tl_i[2]}] [get_ports {tl_i[1]}] [get_ports {tl_i[0]}]]  -to [list [get_ports {spi_mode[1]}] [get_ports {spi_mode[0]}] [get_ports spi_sdo0] [get_ports spi_sdo1] [get_ports spi_sdo2] [get_ports spi_sdo3] [get_ports {tl_o[108]}] [get_ports {tl_o[107]}] [get_ports {tl_o[106]}] [get_ports {tl_o[105]}] [get_ports {tl_o[104]}] [get_ports {tl_o[103]}] [get_ports {tl_o[102]}] [get_ports {tl_o[101]}] [get_ports {tl_o[100]}] [get_ports {tl_o[99]}] [get_ports {tl_o[98]}] [get_ports {tl_o[97]}] [get_ports {tl_o[96]}] [get_ports {tl_o[95]}] [get_ports {tl_o[94]}] [get_ports {tl_o[93]}] [get_ports {tl_o[92]}] [get_ports {tl_o[91]}] [get_ports {tl_o[90]}] [get_ports {tl_o[89]}] [get_ports {tl_o[88]}] [get_ports {tl_o[87]}] [get_ports {tl_o[86]}] [get_ports {tl_o[85]}] [get_ports {tl_o[84]}] [get_ports {tl_o[83]}] [get_ports {tl_o[82]}] [get_ports {tl_o[81]}] [get_ports {tl_o[80]}] [get_ports {tl_o[79]}] [get_ports {tl_o[78]}] [get_ports {tl_o[77]}] [get_ports {tl_o[76]}] [get_ports {tl_o[75]}] [get_ports {tl_o[74]}] [get_ports {tl_o[73]}] [get_ports {tl_o[72]}] [get_ports {tl_o[71]}] [get_ports {tl_o[70]}] [get_ports {tl_o[69]}] [get_ports {tl_o[68]}] [get_ports {tl_o[67]}] [get_ports {tl_o[66]}] [get_ports {tl_o[65]}] [get_ports {tl_o[64]}] [get_ports {tl_o[63]}] [get_ports {tl_o[62]}] [get_ports {tl_o[61]}] [get_ports {tl_o[60]}] [get_ports {tl_o[59]}] [get_ports {tl_o[58]}] [get_ports {tl_o[57]}] [get_ports {tl_o[56]}] [get_ports {tl_o[55]}] [get_ports {tl_o[54]}] [get_ports {tl_o[53]}] [get_ports {tl_o[52]}] [get_ports {tl_o[51]}] [get_ports {tl_o[50]}] [get_ports {tl_o[49]}] [get_ports {tl_o[48]}] [get_ports {tl_o[47]}] [get_ports {tl_o[46]}] [get_ports {tl_o[45]}] [get_ports {tl_o[44]}] [get_ports {tl_o[43]}] [get_ports {tl_o[42]}] [get_ports {tl_o[41]}] [get_ports {tl_o[40]}] [get_ports {tl_o[39]}] [get_ports {tl_o[38]}] [get_ports {tl_o[37]}] [get_ports {tl_o[36]}] [get_ports {tl_o[35]}] [get_ports {tl_o[34]}] [get_ports {tl_o[33]}] [get_ports {tl_o[32]}] [get_ports {tl_o[31]}] [get_ports {tl_o[30]}] [get_ports {tl_o[29]}] [get_ports {tl_o[28]}] [get_ports {tl_o[27]}] [get_ports {tl_o[26]}] [get_ports {tl_o[25]}] [get_ports {tl_o[24]}] [get_ports {tl_o[23]}] [get_ports {tl_o[22]}] [get_ports {tl_o[21]}] [get_ports {tl_o[20]}] [get_ports {tl_o[19]}] [get_ports {tl_o[18]}] [get_ports {tl_o[17]}] [get_ports {tl_o[16]}] [get_ports {tl_o[15]}] [get_ports {tl_o[14]}] [get_ports {tl_o[13]}] [get_ports {tl_o[12]}] [get_ports {tl_o[11]}] [get_ports {tl_o[10]}] [get_ports {tl_o[9]}] [get_ports {tl_o[8]}] [get_ports {tl_o[7]}] [get_ports {tl_o[6]}] [get_ports {tl_o[5]}] [get_ports {tl_o[4]}] [get_ports {tl_o[3]}] [get_ports {tl_o[2]}] [get_ports {tl_o[1]}] [get_ports {tl_o[0]}]]
group_path -name INPUTS  -from [list [get_ports rst_ni] [get_ports test_mode] [get_ports spi_cs] [get_ports spi_sdi0] [get_ports spi_sdi1] [get_ports spi_sdi2] [get_ports spi_sdi3] [get_ports {tl_i[65]}] [get_ports {tl_i[64]}] [get_ports {tl_i[63]}] [get_ports {tl_i[62]}] [get_ports {tl_i[61]}] [get_ports {tl_i[60]}] [get_ports {tl_i[59]}] [get_ports {tl_i[58]}] [get_ports {tl_i[57]}] [get_ports {tl_i[56]}] [get_ports {tl_i[55]}] [get_ports {tl_i[54]}] [get_ports {tl_i[53]}] [get_ports {tl_i[52]}] [get_ports {tl_i[51]}] [get_ports {tl_i[50]}] [get_ports {tl_i[49]}] [get_ports {tl_i[48]}] [get_ports {tl_i[47]}] [get_ports {tl_i[46]}] [get_ports {tl_i[45]}] [get_ports {tl_i[44]}] [get_ports {tl_i[43]}] [get_ports {tl_i[42]}] [get_ports {tl_i[41]}] [get_ports {tl_i[40]}] [get_ports {tl_i[39]}] [get_ports {tl_i[38]}] [get_ports {tl_i[37]}] [get_ports {tl_i[36]}] [get_ports {tl_i[35]}] [get_ports {tl_i[34]}] [get_ports {tl_i[33]}] [get_ports {tl_i[32]}] [get_ports {tl_i[31]}] [get_ports {tl_i[30]}] [get_ports {tl_i[29]}] [get_ports {tl_i[28]}] [get_ports {tl_i[27]}] [get_ports {tl_i[26]}] [get_ports {tl_i[25]}] [get_ports {tl_i[24]}] [get_ports {tl_i[23]}] [get_ports {tl_i[22]}] [get_ports {tl_i[21]}] [get_ports {tl_i[20]}] [get_ports {tl_i[19]}] [get_ports {tl_i[18]}] [get_ports {tl_i[17]}] [get_ports {tl_i[16]}] [get_ports {tl_i[15]}] [get_ports {tl_i[14]}] [get_ports {tl_i[13]}] [get_ports {tl_i[12]}] [get_ports {tl_i[11]}] [get_ports {tl_i[10]}] [get_ports {tl_i[9]}] [get_ports {tl_i[8]}] [get_ports {tl_i[7]}] [get_ports {tl_i[6]}] [get_ports {tl_i[5]}] [get_ports {tl_i[4]}] [get_ports {tl_i[3]}] [get_ports {tl_i[2]}] [get_ports {tl_i[1]}] [get_ports {tl_i[0]}]]
group_path -name OUTPUTS  -to [list [get_ports {spi_mode[1]}] [get_ports {spi_mode[0]}] [get_ports spi_sdo0] [get_ports spi_sdo1] [get_ports spi_sdo2] [get_ports spi_sdo3] [get_ports {tl_o[108]}] [get_ports {tl_o[107]}] [get_ports {tl_o[106]}] [get_ports {tl_o[105]}] [get_ports {tl_o[104]}] [get_ports {tl_o[103]}] [get_ports {tl_o[102]}] [get_ports {tl_o[101]}] [get_ports {tl_o[100]}] [get_ports {tl_o[99]}] [get_ports {tl_o[98]}] [get_ports {tl_o[97]}] [get_ports {tl_o[96]}] [get_ports {tl_o[95]}] [get_ports {tl_o[94]}] [get_ports {tl_o[93]}] [get_ports {tl_o[92]}] [get_ports {tl_o[91]}] [get_ports {tl_o[90]}] [get_ports {tl_o[89]}] [get_ports {tl_o[88]}] [get_ports {tl_o[87]}] [get_ports {tl_o[86]}] [get_ports {tl_o[85]}] [get_ports {tl_o[84]}] [get_ports {tl_o[83]}] [get_ports {tl_o[82]}] [get_ports {tl_o[81]}] [get_ports {tl_o[80]}] [get_ports {tl_o[79]}] [get_ports {tl_o[78]}] [get_ports {tl_o[77]}] [get_ports {tl_o[76]}] [get_ports {tl_o[75]}] [get_ports {tl_o[74]}] [get_ports {tl_o[73]}] [get_ports {tl_o[72]}] [get_ports {tl_o[71]}] [get_ports {tl_o[70]}] [get_ports {tl_o[69]}] [get_ports {tl_o[68]}] [get_ports {tl_o[67]}] [get_ports {tl_o[66]}] [get_ports {tl_o[65]}] [get_ports {tl_o[64]}] [get_ports {tl_o[63]}] [get_ports {tl_o[62]}] [get_ports {tl_o[61]}] [get_ports {tl_o[60]}] [get_ports {tl_o[59]}] [get_ports {tl_o[58]}] [get_ports {tl_o[57]}] [get_ports {tl_o[56]}] [get_ports {tl_o[55]}] [get_ports {tl_o[54]}] [get_ports {tl_o[53]}] [get_ports {tl_o[52]}] [get_ports {tl_o[51]}] [get_ports {tl_o[50]}] [get_ports {tl_o[49]}] [get_ports {tl_o[48]}] [get_ports {tl_o[47]}] [get_ports {tl_o[46]}] [get_ports {tl_o[45]}] [get_ports {tl_o[44]}] [get_ports {tl_o[43]}] [get_ports {tl_o[42]}] [get_ports {tl_o[41]}] [get_ports {tl_o[40]}] [get_ports {tl_o[39]}] [get_ports {tl_o[38]}] [get_ports {tl_o[37]}] [get_ports {tl_o[36]}] [get_ports {tl_o[35]}] [get_ports {tl_o[34]}] [get_ports {tl_o[33]}] [get_ports {tl_o[32]}] [get_ports {tl_o[31]}] [get_ports {tl_o[30]}] [get_ports {tl_o[29]}] [get_ports {tl_o[28]}] [get_ports {tl_o[27]}] [get_ports {tl_o[26]}] [get_ports {tl_o[25]}] [get_ports {tl_o[24]}] [get_ports {tl_o[23]}] [get_ports {tl_o[22]}] [get_ports {tl_o[21]}] [get_ports {tl_o[20]}] [get_ports {tl_o[19]}] [get_ports {tl_o[18]}] [get_ports {tl_o[17]}] [get_ports {tl_o[16]}] [get_ports {tl_o[15]}] [get_ports {tl_o[14]}] [get_ports {tl_o[13]}] [get_ports {tl_o[12]}] [get_ports {tl_o[11]}] [get_ports {tl_o[10]}] [get_ports {tl_o[9]}] [get_ports {tl_o[8]}] [get_ports {tl_o[7]}] [get_ports {tl_o[6]}] [get_ports {tl_o[5]}] [get_ports {tl_o[4]}] [get_ports {tl_o[3]}] [get_ports {tl_o[2]}] [get_ports {tl_o[1]}] [get_ports {tl_o[0]}]]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_sclk]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_sclk]
set_input_delay -clock virtual_clk  -max 100  [get_ports rst_ni]
set_input_delay -clock virtual_clk  -min 50  [get_ports rst_ni]
set_input_delay -clock virtual_clk  -max 100  [get_ports test_mode]
set_input_delay -clock virtual_clk  -min 50  [get_ports test_mode]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_cs]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_cs]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_sdi0]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_sdi0]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_sdi1]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_sdi1]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_sdi2]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_sdi2]
set_input_delay -clock virtual_clk  -max 100  [get_ports spi_sdi3]
set_input_delay -clock virtual_clk  -min 50  [get_ports spi_sdi3]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[65]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[65]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[64]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[64]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[63]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[63]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[62]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[62]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[61]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[61]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[60]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[60]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[59]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[59]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[58]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[58]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[57]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[57]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[56]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[56]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[55]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[55]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[54]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[54]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[53]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[53]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[52]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[52]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[51]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[51]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[50]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[50]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[49]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[49]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[48]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[48]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[47]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[47]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[46]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[46]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[45]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[45]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[44]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[44]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[43]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[43]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[42]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[42]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[41]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[41]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[40]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[40]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[39]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[39]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[38]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[38]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[37]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[37]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[36]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[36]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[35]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[35]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[34]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[34]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[33]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[33]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[32]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[32]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[31]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[31]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[30]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[30]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[29]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[29]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[28]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[28]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[27]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[27]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[26]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[26]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[25]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[25]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[24]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[24]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[23]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[23]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[22]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[22]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[21]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[21]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[20]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[20]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[19]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[19]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[18]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[18]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[17]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[17]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[16]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[16]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[15]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[15]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[14]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[14]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[13]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[13]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[12]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[12]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[11]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[11]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[10]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[10]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[9]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[9]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[8]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[8]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[7]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[7]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[6]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[6]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[5]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[5]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[4]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[4]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[3]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[3]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[2]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[2]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[1]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[1]}]
set_input_delay -clock virtual_clk  -max 100  [get_ports {tl_i[0]}]
set_input_delay -clock virtual_clk  -min 50  [get_ports {tl_i[0]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {spi_mode[1]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {spi_mode[1]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {spi_mode[0]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {spi_mode[0]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports spi_sdo0]
set_output_delay -clock virtual_clk  -min 50  [get_ports spi_sdo0]
set_output_delay -clock virtual_clk  -max 100  [get_ports spi_sdo1]
set_output_delay -clock virtual_clk  -min 50  [get_ports spi_sdo1]
set_output_delay -clock virtual_clk  -max 100  [get_ports spi_sdo2]
set_output_delay -clock virtual_clk  -min 50  [get_ports spi_sdo2]
set_output_delay -clock virtual_clk  -max 100  [get_ports spi_sdo3]
set_output_delay -clock virtual_clk  -min 50  [get_ports spi_sdo3]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[108]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[108]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[107]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[107]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[106]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[106]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[105]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[105]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[104]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[104]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[103]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[103]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[102]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[102]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[101]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[101]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[100]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[100]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[99]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[99]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[98]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[98]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[97]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[97]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[96]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[96]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[95]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[95]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[94]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[94]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[93]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[93]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[92]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[92]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[91]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[91]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[90]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[90]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[89]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[89]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[88]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[88]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[87]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[87]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[86]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[86]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[85]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[85]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[84]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[84]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[83]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[83]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[82]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[82]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[81]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[81]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[80]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[80]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[79]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[79]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[78]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[78]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[77]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[77]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[76]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[76]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[75]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[75]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[74]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[74]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[73]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[73]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[72]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[72]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[71]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[71]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[70]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[70]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[69]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[69]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[68]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[68]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[67]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[67]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[66]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[66]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[65]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[65]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[64]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[64]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[63]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[63]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[62]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[62]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[61]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[61]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[60]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[60]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[59]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[59]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[58]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[58]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[57]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[57]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[56]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[56]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[55]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[55]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[54]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[54]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[53]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[53]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[52]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[52]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[51]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[51]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[50]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[50]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[49]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[49]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[48]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[48]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[47]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[47]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[46]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[46]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[45]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[45]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[44]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[44]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[43]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[43]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[42]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[42]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[41]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[41]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[40]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[40]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[39]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[39]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[38]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[38]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[37]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[37]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[36]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[36]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[35]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[35]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[34]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[34]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[33]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[33]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[32]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[32]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[31]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[31]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[30]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[30]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[29]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[29]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[28]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[28]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[27]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[27]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[26]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[26]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[25]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[25]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[24]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[24]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[23]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[23]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[22]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[22]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[21]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[21]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[20]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[20]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[19]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[19]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[18]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[18]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[17]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[17]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[16]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[16]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[15]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[15]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[14]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[14]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[13]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[13]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[12]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[12]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[11]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[11]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[10]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[10]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[9]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[9]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[8]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[8]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[7]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[7]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[6]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[6]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[5]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[5]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[4]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[4]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[3]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[3]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[2]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[2]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[1]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[1]}]
set_output_delay -clock virtual_clk  -max 100  [get_ports {tl_o[0]}]
set_output_delay -clock virtual_clk  -min 50  [get_ports {tl_o[0]}]
#set_load 10.6994  [get_nets rst_ni]
#set_resistance 0.898279  [get_nets rst_ni]
#set_load 0.110424  [get_nets test_mode]
#set_resistance 0.0158192  [get_nets test_mode]
#set_load 5.08584  [get_nets spi_cs]
#set_resistance 0.524016  [get_nets spi_cs]
#set_load 0.74232  [get_nets {spi_mode[1]}]
#set_resistance 0.110284  [get_nets {spi_mode[1]}]
#set_load 1.43882  [get_nets {spi_mode[0]}]
#set_resistance 0.215478  [get_nets {spi_mode[0]}]
#set_load 1.07393  [get_nets spi_sdi0]
#set_resistance 0.161468  [get_nets spi_sdi0]
#set_load 0.799419  [get_nets spi_sdi1]
#set_resistance 0.121505  [get_nets spi_sdi1]
#set_load 0.899043  [get_nets spi_sdi2]
#set_resistance 0.135609  [get_nets spi_sdi2]
#set_load 1.04921  [get_nets spi_sdi3]
#set_resistance 0.157472  [get_nets spi_sdi3]
#set_load 0.720277  [get_nets spi_sdo0]
#set_resistance 0.107785  [get_nets spi_sdo0]
#set_load 0.134508  [get_nets spi_sdo1]
#set_resistance 0.0204088  [get_nets spi_sdo1]
#set_load 0.0946215  [get_nets spi_sdo2]
#set_resistance 0.0142889  [get_nets spi_sdo2]
#set_load 0.177033  [get_nets spi_sdo3]
#set_resistance 0.0261479  [get_nets spi_sdo3]
#set_load 0.342779  [get_nets {tl_i[64]}]
#set_resistance 0.0438311  [get_nets {tl_i[64]}]
#set_load 0.128962  [get_nets {tl_i[63]}]
#set_resistance 0.0191845  [get_nets {tl_i[63]}]
#set_load 0.188758  [get_nets {tl_i[62]}]
#set_resistance 0.024207  [get_nets {tl_i[62]}]
#set_load 0.333988  [get_nets {tl_i[58]}]
#set_resistance 0.048719  [get_nets {tl_i[58]}]
#set_load 0.103504  [get_nets {tl_i[57]}]
#set_resistance 0.015177  [get_nets {tl_i[57]}]
#set_load 0.106683  [get_nets {tl_i[15]}]
#set_resistance 0.015436  [get_nets {tl_i[15]}]
#set_load 0.114842  [get_nets {tl_i[14]}]
#set_resistance 0.0167623  [get_nets {tl_i[14]}]
#set_load 0.367942  [get_nets {tl_i[13]}]
#set_resistance 0.0530841  [get_nets {tl_i[13]}]
#set_load 0.446175  [get_nets {tl_i[12]}]
#set_resistance 0.0643952  [get_nets {tl_i[12]}]
#set_load 0.218473  [get_nets {tl_i[11]}]
#set_resistance 0.0312664  [get_nets {tl_i[11]}]
#set_load 0.380881  [get_nets {tl_i[10]}]
#set_resistance 0.0554931  [get_nets {tl_i[10]}]
#set_load 0.142256  [get_nets {tl_i[9]}]
#set_resistance 0.0211919  [get_nets {tl_i[9]}]
#set_load 0.34097  [get_nets {tl_i[1]}]
#set_resistance 0.0495952  [get_nets {tl_i[1]}]
#set_load 0.295291  [get_nets {tl_i[0]}]
#set_resistance 0.0435773  [get_nets {tl_i[0]}]
#set_load 1.02629  [get_nets {tl_o[108]}]
#set_resistance 0.137538  [get_nets {tl_o[108]}]
#set_load 0.443605  [get_nets {tl_o[107]}]
#set_resistance 0.0668485  [get_nets {tl_o[107]}]
#set_load 1.4442  [get_nets {tl_o[92]}]
#set_resistance 0.208059  [get_nets {tl_o[92]}]
#set_load 0.915506  [get_nets {tl_o[91]}]
#set_resistance 0.119188  [get_nets {tl_o[91]}]
#set_load 1.05231  [get_nets {tl_o[90]}]
#set_resistance 0.136145  [get_nets {tl_o[90]}]
#set_load 1.16608  [get_nets {tl_o[89]}]
#set_resistance 0.150918  [get_nets {tl_o[89]}]
#set_load 0.998373  [get_nets {tl_o[88]}]
#set_resistance 0.130132  [get_nets {tl_o[88]}]
#set_load 0.998196  [get_nets {tl_o[87]}]
#set_resistance 0.124996  [get_nets {tl_o[87]}]
#set_load 0.483812  [get_nets {tl_o[86]}]
#set_resistance 0.0611128  [get_nets {tl_o[86]}]
#set_load 1.01668  [get_nets {tl_o[85]}]
#set_resistance 0.12655  [get_nets {tl_o[85]}]
#set_load 0.558711  [get_nets {tl_o[84]}]
#set_resistance 0.0704622  [get_nets {tl_o[84]}]
#set_load 1.21108  [get_nets {tl_o[83]}]
#set_resistance 0.151969  [get_nets {tl_o[83]}]
#set_load 0.744088  [get_nets {tl_o[82]}]
#set_resistance 0.0937491  [get_nets {tl_o[82]}]
#set_load 1.26051  [get_nets {tl_o[81]}]
#set_resistance 0.158395  [get_nets {tl_o[81]}]
#set_load 0.890515  [get_nets {tl_o[80]}]
#set_resistance 0.112538  [get_nets {tl_o[80]}]
#set_load 1.10682  [get_nets {tl_o[79]}]
#set_resistance 0.141898  [get_nets {tl_o[79]}]
#set_load 0.91055  [get_nets {tl_o[78]}]
#set_resistance 0.117572  [get_nets {tl_o[78]}]
#set_load 0.705274  [get_nets {tl_o[77]}]
#set_resistance 0.092458  [get_nets {tl_o[77]}]
#set_load 1.0139  [get_nets {tl_o[76]}]
#set_resistance 0.13071  [get_nets {tl_o[76]}]
#set_load 0.88833  [get_nets {tl_o[75]}]
#set_resistance 0.11325  [get_nets {tl_o[75]}]
#set_load 1.28629  [get_nets {tl_o[74]}]
#set_resistance 0.162574  [get_nets {tl_o[74]}]
#set_load 1.04093  [get_nets {tl_o[73]}]
#set_resistance 0.133383  [get_nets {tl_o[73]}]
#set_load 1.22717  [get_nets {tl_o[72]}]
#set_resistance 0.156466  [get_nets {tl_o[72]}]
#set_load 1.80654  [get_nets {tl_o[71]}]
#set_resistance 0.231657  [get_nets {tl_o[71]}]
#set_load 1.02487  [get_nets {tl_o[70]}]
#set_resistance 0.154287  [get_nets {tl_o[70]}]
#set_load 1.17623  [get_nets {tl_o[69]}]
#set_resistance 0.152857  [get_nets {tl_o[69]}]
#set_load 0.922811  [get_nets {tl_o[68]}]
#set_resistance 0.139016  [get_nets {tl_o[68]}]
#set_load 1.20426  [get_nets {tl_o[67]}]
#set_resistance 0.153343  [get_nets {tl_o[67]}]
#set_load 0.795499  [get_nets {tl_o[66]}]
#set_resistance 0.103032  [get_nets {tl_o[66]}]
#set_load 1.23162  [get_nets {tl_o[65]}]
#set_resistance 0.158002  [get_nets {tl_o[65]}]
#set_load 0.771167  [get_nets {tl_o[64]}]
#set_resistance 0.100934  [get_nets {tl_o[64]}]
#set_load 1.05657  [get_nets {tl_o[63]}]
#set_resistance 0.134377  [get_nets {tl_o[63]}]
#set_load 0.877904  [get_nets {tl_o[62]}]
#set_resistance 0.112233  [get_nets {tl_o[62]}]
#set_load 0.685007  [get_nets {tl_o[55]}]
#set_resistance 0.100748  [get_nets {tl_o[55]}]
#set_load 3.18981  [get_nets {tl_o[54]}]
#set_resistance 0.467817  [get_nets {tl_o[54]}]
#set_load 1.18874  [get_nets {tl_o[53]}]
#set_resistance 0.177233  [get_nets {tl_o[53]}]
#set_load 0.616244  [get_nets {tl_o[52]}]
#set_resistance 0.088943  [get_nets {tl_o[52]}]
#set_load 0.222571  [get_nets {tl_o[51]}]
#set_resistance 0.0326563  [get_nets {tl_o[51]}]
#set_load 0.985636  [get_nets {tl_o[50]}]
#set_resistance 0.143133  [get_nets {tl_o[50]}]
#set_load 0.245253  [get_nets {tl_o[49]}]
#set_resistance 0.0372742  [get_nets {tl_o[49]}]
#set_load 0.585002  [get_nets {tl_o[48]}]
#set_resistance 0.0851613  [get_nets {tl_o[48]}]
#set_load 0.176071  [get_nets {tl_o[47]}]
#set_resistance 0.026693  [get_nets {tl_o[47]}]
#set_load 1.15895  [get_nets {tl_o[46]}]
#set_resistance 0.167372  [get_nets {tl_o[46]}]
#set_load 0.673729  [get_nets {tl_o[45]}]
#set_resistance 0.097995  [get_nets {tl_o[45]}]
#set_load 1.15571  [get_nets {tl_o[44]}]
#set_resistance 0.167602  [get_nets {tl_o[44]}]
#set_load 0.464491  [get_nets {tl_o[43]}]
#set_resistance 0.0687735  [get_nets {tl_o[43]}]
#set_load 0.601157  [get_nets {tl_o[42]}]
#set_resistance 0.0867464  [get_nets {tl_o[42]}]
#set_load 0.238001  [get_nets {tl_o[41]}]
#set_resistance 0.0348231  [get_nets {tl_o[41]}]
#set_load 0.743093  [get_nets {tl_o[40]}]
#set_resistance 0.109298  [get_nets {tl_o[40]}]
#set_load 0.334925  [get_nets {tl_o[39]}]
#set_resistance 0.0509387  [get_nets {tl_o[39]}]
#set_load 1.59582  [get_nets {tl_o[38]}]
#set_resistance 0.238023  [get_nets {tl_o[38]}]
#set_load 1.12467  [get_nets {tl_o[37]}]
#set_resistance 0.170658  [get_nets {tl_o[37]}]
#set_load 2.61183  [get_nets {tl_o[36]}]
#set_resistance 0.394016  [get_nets {tl_o[36]}]
#set_load 2.40304  [get_nets {tl_o[35]}]
#set_resistance 0.364164  [get_nets {tl_o[35]}]
#set_load 2.23573  [get_nets {tl_o[34]}]
#set_resistance 0.337363  [get_nets {tl_o[34]}]
#set_load 1.94904  [get_nets {tl_o[33]}]
#set_resistance 0.296372  [get_nets {tl_o[33]}]
#set_load 1.10255  [get_nets {tl_o[32]}]
#set_resistance 0.163126  [get_nets {tl_o[32]}]
#set_load 0.693618  [get_nets {tl_o[31]}]
#set_resistance 0.104658  [get_nets {tl_o[31]}]
#set_load 1.21547  [get_nets {tl_o[30]}]
#set_resistance 0.179961  [get_nets {tl_o[30]}]
#set_load 0.669379  [get_nets {tl_o[29]}]
#set_resistance 0.101882  [get_nets {tl_o[29]}]
#set_load 1.19932  [get_nets {tl_o[28]}]
#set_resistance 0.178337  [get_nets {tl_o[28]}]
#set_load 0.813273  [get_nets {tl_o[27]}]
#set_resistance 0.123141  [get_nets {tl_o[27]}]
#set_load 0.734864  [get_nets {tl_o[26]}]
#set_resistance 0.110691  [get_nets {tl_o[26]}]
#set_load 0.859985  [get_nets {tl_o[25]}]
#set_resistance 0.128581  [get_nets {tl_o[25]}]
#set_load 3.76765  [get_nets {tl_o[24]}]
#set_resistance 0.559798  [get_nets {tl_o[24]}]
#set_load 0.0427902  [get_nets {tl_o[14]}]
#set_resistance 0.00643391  [get_nets {tl_o[14]}]
#set_load 0.260916  [get_nets {tl_o[13]}]
#set_resistance 0.0384669  [get_nets {tl_o[13]}]
#set_load 0.0467441  [get_nets {tl_o[12]}]
#set_resistance 0.0070365  [get_nets {tl_o[12]}]
#set_load 0.16947  [get_nets {tl_o[11]}]
#set_resistance 0.0245608  [get_nets {tl_o[11]}]
#set_load 0.198427  [get_nets {tl_o[10]}]
#set_resistance 0.0286607  [get_nets {tl_o[10]}]
#set_load 0.240622  [get_nets {tl_o[9]}]
#set_resistance 0.0347229  [get_nets {tl_o[9]}]
#set_load 0.509632  [get_nets {tl_o[8]}]
#set_resistance 0.077001  [get_nets {tl_o[8]}]
#set_load 0.770669  [get_nets en_quad]
#set_resistance 0.0759181  [get_nets en_quad]
#set_load 0.4518  [get_nets {tx_counter[7]}]
#set_resistance 0.0674833  [get_nets {tx_counter[7]}]
#set_load 0.437322  [get_nets {tx_counter[6]}]
#set_resistance 0.0632785  [get_nets {tx_counter[6]}]
#set_load 0.0853967  [get_nets {tx_counter[5]}]
#set_resistance 0.0129024  [get_nets {tx_counter[5]}]
#set_load 0.433983  [get_nets {tx_counter[4]}]
#set_resistance 0.0628257  [get_nets {tx_counter[4]}]
#set_load 0.0820571  [get_nets {tx_counter[3]}]
#set_resistance 0.0124497  [get_nets {tx_counter[3]}]
#set_load 0.526772  [get_nets {tx_counter[2]}]
#set_resistance 0.076163  [get_nets {tx_counter[2]}]
#set_load 0.0932884  [get_nets {tx_counter[1]}]
#set_resistance 0.0136057  [get_nets {tx_counter[1]}]
#set_load 0.481691  [get_nets {tx_counter[0]}]
#set_resistance 0.0726684  [get_nets {tx_counter[0]}]
#set_load 1.80773  [get_nets tx_counter_upd]
#set_resistance 0.225445  [get_nets tx_counter_upd]
#set_load 1.50797  [get_nets {tx_data[31]}]
#set_resistance 0.227005  [get_nets {tx_data[31]}]
#set_load 1.96565  [get_nets {tx_data[30]}]
#set_resistance 0.295924  [get_nets {tx_data[30]}]
#set_load 1.61153  [get_nets {tx_data[29]}]
#set_resistance 0.244685  [get_nets {tx_data[29]}]
#set_load 1.59131  [get_nets {tx_data[28]}]
#set_resistance 0.240223  [get_nets {tx_data[28]}]
#set_load 1.29907  [get_nets {tx_data[27]}]
#set_resistance 0.197284  [get_nets {tx_data[27]}]
#set_load 2.18438  [get_nets {tx_data[26]}]
#set_resistance 0.312857  [get_nets {tx_data[26]}]
#set_load 1.5428  [get_nets {tx_data[25]}]
#set_resistance 0.221339  [get_nets {tx_data[25]}]
#set_load 1.98042  [get_nets {tx_data[24]}]
#set_resistance 0.283161  [get_nets {tx_data[24]}]
#set_load 1.61355  [get_nets {tx_data[23]}]
#set_resistance 0.230854  [get_nets {tx_data[23]}]
#set_load 2.1041  [get_nets {tx_data[22]}]
#set_resistance 0.301301  [get_nets {tx_data[22]}]
#set_load 1.84189  [get_nets {tx_data[21]}]
#set_resistance 0.263898  [get_nets {tx_data[21]}]
#set_load 2.23208  [get_nets {tx_data[20]}]
#set_resistance 0.321356  [get_nets {tx_data[20]}]
#set_load 1.65841  [get_nets {tx_data[19]}]
#set_resistance 0.238146  [get_nets {tx_data[19]}]
#set_load 3.07412  [get_nets {tx_data[18]}]
#set_resistance 0.453679  [get_nets {tx_data[18]}]
#set_load 2.42411  [get_nets {tx_data[17]}]
#set_resistance 0.359514  [get_nets {tx_data[17]}]
#set_load 1.65169  [get_nets {tx_data[16]}]
#set_resistance 0.247483  [get_nets {tx_data[16]}]
#set_load 1.15758  [get_nets {tx_data[15]}]
#set_resistance 0.176065  [get_nets {tx_data[15]}]
#set_load 1.30138  [get_nets {tx_data[14]}]
#set_resistance 0.195714  [get_nets {tx_data[14]}]
#set_load 0.914811  [get_nets {tx_data[13]}]
#set_resistance 0.139083  [get_nets {tx_data[13]}]
#set_load 0.864226  [get_nets {tx_data[12]}]
#set_resistance 0.129024  [get_nets {tx_data[12]}]
#set_load 1.08249  [get_nets {tx_data[11]}]
#set_resistance 0.163194  [get_nets {tx_data[11]}]
#set_load 0.776487  [get_nets {tx_data[10]}]
#set_resistance 0.117307  [get_nets {tx_data[10]}]
#set_load 1.17815  [get_nets {tx_data[9]}]
#set_resistance 0.17489  [get_nets {tx_data[9]}]
#set_load 0.682712  [get_nets {tx_data[8]}]
#set_resistance 0.102833  [get_nets {tx_data[8]}]
#set_load 0.507661  [get_nets {tx_data[7]}]
#set_resistance 0.0738863  [get_nets {tx_data[7]}]
#set_load 0.153591  [get_nets {tx_data[6]}]
#set_resistance 0.0223468  [get_nets {tx_data[6]}]
#set_load 0.642213  [get_nets {tx_data[5]}]
#set_resistance 0.0931992  [get_nets {tx_data[5]}]
#set_load 0.157514  [get_nets {tx_data[4]}]
#set_resistance 0.0234974  [get_nets {tx_data[4]}]
#set_load 0.519074  [get_nets {tx_data[3]}]
#set_resistance 0.0748904  [get_nets {tx_data[3]}]
#set_load 0.0392959  [get_nets {tx_data[2]}]
#set_resistance 0.00567639  [get_nets {tx_data[2]}]
#set_load 0.763823  [get_nets {tx_data[1]}]
#set_resistance 0.110325  [get_nets {tx_data[1]}]
#set_load 0.314385  [get_nets {tx_data[0]}]
#set_resistance 0.0462715  [get_nets {tx_data[0]}]
#set_load 3.14905  [get_nets tx_data_valid]
#set_resistance 0.2662  [get_nets tx_data_valid]
#set_load 1.08101  [get_nets tx_done]
#set_resistance 0.157505  [get_nets tx_done]
#set_load 0.33311  [get_nets ctrl_rd_wr]
#set_resistance 0.0453928  [get_nets ctrl_rd_wr]
#set_load 0.347218  [get_nets ctrl_addr_valid]
#set_resistance 0.0498078  [get_nets ctrl_addr_valid]
#set_load 5.88451  [get_nets {ctrl_data_rx[31]}]
#set_resistance 0.61498  [get_nets {ctrl_data_rx[31]}]
#set_load 5.75772  [get_nets {ctrl_data_rx[30]}]
#set_resistance 0.601542  [get_nets {ctrl_data_rx[30]}]
#set_load 5.8432  [get_nets {ctrl_data_rx[29]}]
#set_resistance 0.611367  [get_nets {ctrl_data_rx[29]}]
#set_load 6.05313  [get_nets {ctrl_data_rx[28]}]
#set_resistance 0.633618  [get_nets {ctrl_data_rx[28]}]
#set_load 6.0887  [get_nets {ctrl_data_rx[27]}]
#set_resistance 0.639732  [get_nets {ctrl_data_rx[27]}]
#set_load 6.08313  [get_nets {ctrl_data_rx[26]}]
#set_resistance 0.639142  [get_nets {ctrl_data_rx[26]}]
#set_load 6.77121  [get_nets {ctrl_data_rx[25]}]
#set_resistance 0.711199  [get_nets {ctrl_data_rx[25]}]
#set_load 6.47604  [get_nets {ctrl_data_rx[24]}]
#set_resistance 0.679955  [get_nets {ctrl_data_rx[24]}]
#set_load 7.73387  [get_nets {ctrl_data_rx[23]}]
#set_resistance 0.808311  [get_nets {ctrl_data_rx[23]}]
#set_load 7.81296  [get_nets {ctrl_data_rx[22]}]
#set_resistance 0.816893  [get_nets {ctrl_data_rx[22]}]
#set_load 7.3118  [get_nets {ctrl_data_rx[21]}]
#set_resistance 0.762926  [get_nets {ctrl_data_rx[21]}]
#set_load 7.5087  [get_nets {ctrl_data_rx[20]}]
#set_resistance 0.783795  [get_nets {ctrl_data_rx[20]}]
#set_load 6.59443  [get_nets {ctrl_data_rx[19]}]
#set_resistance 0.689323  [get_nets {ctrl_data_rx[19]}]
#set_load 6.28465  [get_nets {ctrl_data_rx[18]}]
#set_resistance 0.656488  [get_nets {ctrl_data_rx[18]}]
#set_load 7.44589  [get_nets {ctrl_data_rx[17]}]
#set_resistance 0.773877  [get_nets {ctrl_data_rx[17]}]
#set_load 7.36872  [get_nets {ctrl_data_rx[16]}]
#set_resistance 0.765697  [get_nets {ctrl_data_rx[16]}]
#set_load 4.30166  [get_nets {ctrl_data_rx[15]}]
#set_resistance 0.448891  [get_nets {ctrl_data_rx[15]}]
#set_load 4.61374  [get_nets {ctrl_data_rx[14]}]
#set_resistance 0.481969  [get_nets {ctrl_data_rx[14]}]
#set_load 5.17289  [get_nets {ctrl_data_rx[13]}]
#set_resistance 0.5363  [get_nets {ctrl_data_rx[13]}]
#set_load 4.96251  [get_nets {ctrl_data_rx[12]}]
#set_resistance 0.514001  [get_nets {ctrl_data_rx[12]}]
#set_load 5.2475  [get_nets {ctrl_data_rx[11]}]
#set_resistance 0.541012  [get_nets {ctrl_data_rx[11]}]
#set_load 5.66983  [get_nets {ctrl_data_rx[10]}]
#set_resistance 0.585775  [get_nets {ctrl_data_rx[10]}]
#set_load 5.14026  [get_nets {ctrl_data_rx[9]}]
#set_resistance 0.525189  [get_nets {ctrl_data_rx[9]}]
#set_load 5.49936  [get_nets {ctrl_data_rx[8]}]
#set_resistance 0.563252  [get_nets {ctrl_data_rx[8]}]
#set_load 2.97805  [get_nets {ctrl_data_rx[7]}]
#set_resistance 0.259093  [get_nets {ctrl_data_rx[7]}]
#set_load 2.68268  [get_nets {ctrl_data_rx[6]}]
#set_resistance 0.234662  [get_nets {ctrl_data_rx[6]}]
#set_load 3.44607  [get_nets {ctrl_data_rx[4]}]
#set_resistance 0.292922  [get_nets {ctrl_data_rx[4]}]
#set_load 3.04566  [get_nets {ctrl_data_rx[3]}]
#set_resistance 0.260474  [get_nets {ctrl_data_rx[3]}]
#set_load 2.8885  [get_nets {ctrl_data_rx[2]}]
#set_resistance 0.247784  [get_nets {ctrl_data_rx[2]}]
#set_load 3.41082  [get_nets {ctrl_data_rx[1]}]
#set_resistance 0.299097  [get_nets {ctrl_data_rx[1]}]
#set_load 0.78192  [get_nets ctrl_data_tx_ready]
#set_resistance 0.118083  [get_nets ctrl_data_tx_ready]
#set_load 1.48873  [get_nets {tl_i[47]}]
#set_resistance 0.155765  [get_nets {tl_i[47]}]
#set_load 1.63133  [get_nets {tl_i[46]}]
#set_resistance 0.170412  [get_nets {tl_i[46]}]
#set_load 2.07402  [get_nets {tl_i[45]}]
#set_resistance 0.217489  [get_nets {tl_i[45]}]
#set_load 2.10338  [get_nets {tl_i[44]}]
#set_resistance 0.219818  [get_nets {tl_i[44]}]
#set_load 1.4441  [get_nets {tl_i[43]}]
#set_resistance 0.150165  [get_nets {tl_i[43]}]
#set_load 1.57539  [get_nets {tl_i[42]}]
#set_resistance 0.163582  [get_nets {tl_i[42]}]
#set_load 2.51628  [get_nets {tl_i[41]}]
#set_resistance 0.260437  [get_nets {tl_i[41]}]
#set_load 2.64757  [get_nets {tl_i[40]}]
#set_resistance 0.273854  [get_nets {tl_i[40]}]
#set_load 2.94727  [get_nets {tl_i[39]}]
#set_resistance 0.307364  [get_nets {tl_i[39]}]
#set_load 3.09747  [get_nets {tl_i[38]}]
#set_resistance 0.322838  [get_nets {tl_i[38]}]
#set_load 3.20796  [get_nets {tl_i[37]}]
#set_resistance 0.336782  [get_nets {tl_i[37]}]
#set_load 3.32795  [get_nets {tl_i[36]}]
#set_resistance 0.348969  [get_nets {tl_i[36]}]
#set_load 2.17407  [get_nets {tl_i[35]}]
#set_resistance 0.230425  [get_nets {tl_i[35]}]
#set_load 2.32147  [get_nets {tl_i[34]}]
#set_resistance 0.245595  [get_nets {tl_i[34]}]
#set_load 2.30849  [get_nets {tl_i[33]}]
#set_resistance 0.239802  [get_nets {tl_i[33]}]
#set_load 2.5115  [get_nets {tl_i[32]}]
#set_resistance 0.261021  [get_nets {tl_i[32]}]
#set_load 2.19497  [get_nets {tl_i[31]}]
#set_resistance 0.229044  [get_nets {tl_i[31]}]
#set_load 2.32627  [get_nets {tl_i[30]}]
#set_resistance 0.242461  [get_nets {tl_i[30]}]
#set_load 2.52678  [get_nets {tl_i[29]}]
#set_resistance 0.262122  [get_nets {tl_i[29]}]
#set_load 2.63917  [get_nets {tl_i[28]}]
#set_resistance 0.273482  [get_nets {tl_i[28]}]
#set_load 2.45006  [get_nets {tl_i[27]}]
#set_resistance 0.254789  [get_nets {tl_i[27]}]
#set_load 2.79405  [get_nets {tl_i[26]}]
#set_resistance 0.291346  [get_nets {tl_i[26]}]
#set_load 1.70867  [get_nets {tl_i[25]}]
#set_resistance 0.183048  [get_nets {tl_i[25]}]
#set_load 1.89154  [get_nets {tl_i[24]}]
#set_resistance 0.202076  [get_nets {tl_i[24]}]
#set_load 2.56715  [get_nets {tl_i[23]}]
#set_resistance 0.272613  [get_nets {tl_i[23]}]
#set_load 2.83059  [get_nets {tl_i[22]}]
#set_resistance 0.300405  [get_nets {tl_i[22]}]
#set_load 2.96766  [get_nets {tl_i[21]}]
#set_resistance 0.314273  [get_nets {tl_i[21]}]
#set_load 3.16061  [get_nets {tl_i[20]}]
#set_resistance 0.334397  [get_nets {tl_i[20]}]
#set_load 3.54807  [get_nets {tl_i[19]}]
#set_resistance 0.372964  [get_nets {tl_i[19]}]
#set_load 3.44898  [get_nets {tl_i[18]}]
#set_resistance 0.361319  [get_nets {tl_i[18]}]
#set_load 1.42881  [get_nets {tl_i[17]}]
#set_resistance 0.150082  [get_nets {tl_i[17]}]
#set_load 1.5601  [get_nets {tl_i[16]}]
#set_resistance 0.163499  [get_nets {tl_i[16]}]
#set_load 2.34888  [get_nets {tl_i[65]}]
#set_resistance 0.321418  [get_nets {tl_i[65]}]
#set_load 1.01612  [get_nets {addr_sync[31]}]
#set_resistance 0.150105  [get_nets {addr_sync[31]}]
#set_load 0.676826  [get_nets {addr_sync[30]}]
#set_resistance 0.101652  [get_nets {addr_sync[30]}]
#set_load 0.588136  [get_nets {addr_sync[29]}]
#set_resistance 0.0859879  [get_nets {addr_sync[29]}]
#set_load 0.248846  [get_nets {addr_sync[28]}]
#set_resistance 0.0375351  [get_nets {addr_sync[28]}]
#set_load 0.713883  [get_nets {addr_sync[27]}]
#set_resistance 0.107039  [get_nets {addr_sync[27]}]
#set_load 0.7152  [get_nets {addr_sync[26]}]
#set_resistance 0.107286  [get_nets {addr_sync[26]}]
#set_load 0.914031  [get_nets {addr_sync[25]}]
#set_resistance 0.134423  [get_nets {addr_sync[25]}]
#set_load 0.574741  [get_nets {addr_sync[24]}]
#set_resistance 0.0859703  [get_nets {addr_sync[24]}]
#set_load 0.649754  [get_nets {addr_sync[23]}]
#set_resistance 0.0947213  [get_nets {addr_sync[23]}]
#set_load 0.310464  [get_nets {addr_sync[22]}]
#set_resistance 0.0462684  [get_nets {addr_sync[22]}]
#set_load 0.645361  [get_nets {addr_sync[21]}]
#set_resistance 0.0947624  [get_nets {addr_sync[21]}]
#set_load 0.306071  [get_nets {addr_sync[20]}]
#set_resistance 0.0463096  [get_nets {addr_sync[20]}]
#set_load 0.935601  [get_nets {addr_sync[19]}]
#set_resistance 0.137853  [get_nets {addr_sync[19]}]
#set_load 0.596311  [get_nets {addr_sync[18]}]
#set_resistance 0.0894005  [get_nets {addr_sync[18]}]
#set_load 1.26045  [get_nets {addr_sync[17]}]
#set_resistance 0.184611  [get_nets {addr_sync[17]}]
#set_load 0.921161  [get_nets {addr_sync[16]}]
#set_resistance 0.136158  [get_nets {addr_sync[16]}]
#set_load 3.15135  [get_nets {addr_sync[15]}]
#set_resistance 0.467374  [get_nets {addr_sync[15]}]
#set_load 2.81206  [get_nets {addr_sync[14]}]
#set_resistance 0.418921  [get_nets {addr_sync[14]}]
#set_load 2.91373  [get_nets {addr_sync[13]}]
#set_resistance 0.434672  [get_nets {addr_sync[13]}]
#set_load 2.57444  [get_nets {addr_sync[12]}]
#set_resistance 0.386219  [get_nets {addr_sync[12]}]
#set_load 1.94575  [get_nets {addr_sync[11]}]
#set_resistance 0.291061  [get_nets {addr_sync[11]}]
#set_load 1.60646  [get_nets {addr_sync[10]}]
#set_resistance 0.242608  [get_nets {addr_sync[10]}]
#set_load 2.16675  [get_nets {addr_sync[9]}]
#set_resistance 0.326323  [get_nets {addr_sync[9]}]
#set_load 1.82746  [get_nets {addr_sync[8]}]
#set_resistance 0.27787  [get_nets {addr_sync[8]}]
#set_load 3.56571  [get_nets {addr_sync[7]}]
#set_resistance 0.53495  [get_nets {addr_sync[7]}]
#set_load 3.22642  [get_nets {addr_sync[6]}]
#set_resistance 0.486498  [get_nets {addr_sync[6]}]
#set_load 3.66277  [get_nets {addr_sync[5]}]
#set_resistance 0.549493  [get_nets {addr_sync[5]}]
#set_load 3.32348  [get_nets {addr_sync[4]}]
#set_resistance 0.50104  [get_nets {addr_sync[4]}]
#set_load 3.62341  [get_nets {addr_sync[3]}]
#set_resistance 0.545141  [get_nets {addr_sync[3]}]
#set_load 3.28412  [get_nets {addr_sync[2]}]
#set_resistance 0.496688  [get_nets {addr_sync[2]}]
#set_load 2.09986  [get_nets {addr_sync[1]}]
#set_resistance 0.313559  [get_nets {addr_sync[1]}]
#set_load 1.76057  [get_nets {addr_sync[0]}]
#set_resistance 0.265106  [get_nets {addr_sync[0]}]
#set_load 3.50051  [get_nets rd_wr_sync]
#set_resistance 0.522729  [get_nets rd_wr_sync]
#set_load 0.798234  [get_nets u_rxreg_N60]
#set_resistance 0.11625  [get_nets u_rxreg_N60]
#set_load 0.6039  [get_nets u_rxreg_N59]
#set_resistance 0.089279  [get_nets u_rxreg_N59]
#set_load 0.0533091  [get_nets u_rxreg_N58]
#set_resistance 0.00803455  [get_nets u_rxreg_N58]
#set_load 1.01792  [get_nets u_rxreg_N57]
#set_resistance 0.148742  [get_nets u_rxreg_N57]
#set_load 0.172427  [get_nets u_rxreg_N56]
#set_resistance 0.026061  [get_nets u_rxreg_N56]
#set_load 0.137666  [get_nets u_rxreg_N55]
#set_resistance 0.0209417  [get_nets u_rxreg_N55]
#set_load 0.56992  [get_nets u_rxreg_N54]
#set_resistance 0.0845295  [get_nets u_rxreg_N54]
#set_load 0.101712  [get_nets u_rxreg_N53]
#set_resistance 0.0151378  [get_nets u_rxreg_N53]
#set_load 0.662486  [get_nets u_rxreg_N52]
#set_resistance 0.098443  [get_nets u_rxreg_N52]
#set_load 0.587488  [get_nets u_rxreg_N51]
#set_resistance 0.0870121  [get_nets u_rxreg_N51]
#set_load 0.0811581  [get_nets u_rxreg_N50]
#set_resistance 0.0122573  [get_nets u_rxreg_N50]
#set_load 0.819888  [get_nets u_rxreg_N49]
#set_resistance 0.12202  [get_nets u_rxreg_N49]
#set_load 0.408781  [get_nets u_rxreg_N48]
#set_resistance 0.0613387  [get_nets u_rxreg_N48]
#set_load 0.294783  [get_nets u_rxreg_N47]
#set_resistance 0.0441174  [get_nets u_rxreg_N47]
#set_load 0.469476  [get_nets u_rxreg_N46]
#set_resistance 0.0691497  [get_nets u_rxreg_N46]
#set_load 0.482793  [get_nets u_rxreg_N45]
#set_resistance 0.0706613  [get_nets u_rxreg_N45]
#set_load 0.278623  [get_nets u_rxreg_N44]
#set_resistance 0.0410654  [get_nets u_rxreg_N44]
#set_load 0.547009  [get_nets u_rxreg_N43]
#set_resistance 0.0806183  [get_nets u_rxreg_N43]
#set_load 0.713538  [get_nets u_rxreg_N42]
#set_resistance 0.104383  [get_nets u_rxreg_N42]
#set_load 0.0603491  [get_nets u_rxreg_N41]
#set_resistance 0.00906657  [get_nets u_rxreg_N41]
#set_load 0.659362  [get_nets u_rxreg_N40]
#set_resistance 0.0980335  [get_nets u_rxreg_N40]
#set_load 0.626713  [get_nets u_rxreg_N39]
#set_resistance 0.0929957  [get_nets u_rxreg_N39]
#set_load 0.156991  [get_nets u_rxreg_N38]
#set_resistance 0.0230662  [get_nets u_rxreg_N38]
#set_load 0.820218  [get_nets u_rxreg_N37]
#set_resistance 0.119865  [get_nets u_rxreg_N37]
#set_load 0.312223  [get_nets u_rxreg_N36]
#set_resistance 0.0454083  [get_nets u_rxreg_N36]
#set_load 0.104171  [get_nets u_rxreg_N35]
#set_resistance 0.0157827  [get_nets u_rxreg_N35]
#set_load 0.220489  [get_nets u_rxreg_N34]
#set_resistance 0.0321638  [get_nets u_rxreg_N34]
#set_load 0.435995  [get_nets u_rxreg_N33]
#set_resistance 0.0624127  [get_nets u_rxreg_N33]
#set_load 0.302837  [get_nets u_rxreg_N32]
#set_resistance 0.0435737  [get_nets u_rxreg_N32]
#set_load 0.369086  [get_nets u_rxreg_N31]
#set_resistance 0.0535933  [get_nets u_rxreg_N31]
#set_load 0.207876  [get_nets u_rxreg_N30]
#set_resistance 0.0313227  [get_nets u_rxreg_N30]
#set_load 0.6569  [get_nets {u_rxreg_data_int[0]}]
#set_resistance 0.0888969  [get_nets {u_rxreg_data_int[0]}]
#set_load 0.153309  [get_nets {u_rxreg_data_int[1]}]
#set_resistance 0.0228519  [get_nets {u_rxreg_data_int[1]}]
#set_load 0.226336  [get_nets {u_rxreg_data_int[2]}]
#set_resistance 0.0307429  [get_nets {u_rxreg_data_int[2]}]
#set_load 0.642291  [get_nets {u_rxreg_data_int[3]}]
#set_resistance 0.0922986  [get_nets {u_rxreg_data_int[3]}]
#set_load 0.364157  [get_nets {u_rxreg_data_int[4]}]
#set_resistance 0.0524145  [get_nets {u_rxreg_data_int[4]}]
#set_load 0.193841  [get_nets {u_rxreg_data_int[5]}]
#set_resistance 0.0267653  [get_nets {u_rxreg_data_int[5]}]
#set_load 0.0191909  [get_nets {u_rxreg_data_int[6]}]
#set_resistance 0.00276491  [get_nets {u_rxreg_data_int[6]}]
#set_load 0.6494  [get_nets {u_rxreg_data_int[7]}]
#set_resistance 0.0866444  [get_nets {u_rxreg_data_int[7]}]
#set_load 0.893161  [get_nets {u_rxreg_data_int[8]}]
#set_resistance 0.12076  [get_nets {u_rxreg_data_int[8]}]
#set_load 0.179695  [get_nets {u_rxreg_data_int[9]}]
#set_resistance 0.0261386  [get_nets {u_rxreg_data_int[9]}]
#set_load 0.698082  [get_nets {u_rxreg_data_int[10]}]
#set_resistance 0.0959041  [get_nets {u_rxreg_data_int[10]}]
#set_load 0.880459  [get_nets {u_rxreg_data_int[11]}]
#set_resistance 0.119674  [get_nets {u_rxreg_data_int[11]}]
#set_load 0.0606313  [get_nets {u_rxreg_data_int[12]}]
#set_resistance 0.00907003  [get_nets {u_rxreg_data_int[12]}]
#set_load 1.33071  [get_nets {u_rxreg_data_int[13]}]
#set_resistance 0.177944  [get_nets {u_rxreg_data_int[13]}]
#set_load 0.523538  [get_nets {u_rxreg_data_int[14]}]
#set_resistance 0.0721141  [get_nets {u_rxreg_data_int[14]}]
#set_load 0.0382053  [get_nets {u_rxreg_data_int[15]}]
#set_resistance 0.0056817  [get_nets {u_rxreg_data_int[15]}]
#set_load 0.50615  [get_nets {u_rxreg_data_int[16]}]
#set_resistance 0.0688262  [get_nets {u_rxreg_data_int[16]}]
#set_load 0.353162  [get_nets {u_rxreg_data_int[17]}]
#set_resistance 0.0476369  [get_nets {u_rxreg_data_int[17]}]
#set_load 0.168024  [get_nets {u_rxreg_data_int[18]}]
#set_resistance 0.0246743  [get_nets {u_rxreg_data_int[18]}]
#set_load 1.10529  [get_nets {u_rxreg_data_int[19]}]
#set_resistance 0.149272  [get_nets {u_rxreg_data_int[19]}]
#set_load 0.799402  [get_nets {u_rxreg_data_int[20]}]
#set_resistance 0.110276  [get_nets {u_rxreg_data_int[20]}]
#set_load 0.0801136  [get_nets {u_rxreg_data_int[21]}]
#set_resistance 0.01206  [get_nets {u_rxreg_data_int[21]}]
#set_load 0.716972  [get_nets {u_rxreg_data_int[22]}]
#set_resistance 0.0976121  [get_nets {u_rxreg_data_int[22]}]
#set_load 0.69847  [get_nets {u_rxreg_data_int[23]}]
#set_resistance 0.0962848  [get_nets {u_rxreg_data_int[23]}]
#set_load 0.0533588  [get_nets {u_rxreg_data_int[24]}]
#set_resistance 0.00811877  [get_nets {u_rxreg_data_int[24]}]
#set_load 0.93296  [get_nets {u_rxreg_data_int[25]}]
#set_resistance 0.126203  [get_nets {u_rxreg_data_int[25]}]
#set_load 0.764875  [get_nets {u_rxreg_data_int[26]}]
#set_resistance 0.112289  [get_nets {u_rxreg_data_int[26]}]
#set_load 0.36977  [get_nets {u_rxreg_data_int[27]}]
#set_resistance 0.0541923  [get_nets {u_rxreg_data_int[27]}]
#set_load 1.21257  [get_nets {u_rxreg_data_int[28]}]
#set_resistance 0.176531  [get_nets {u_rxreg_data_int[28]}]
#set_load 0.0438935  [get_nets {u_rxreg_data_int[29]}]
#set_resistance 0.00636326  [get_nets {u_rxreg_data_int[29]}]
#set_load 0.532411  [get_nets {u_rxreg_data_int[30]}]
#set_resistance 0.0790163  [get_nets {u_rxreg_data_int[30]}]
#set_load 0.439367  [get_nets {u_rxreg_data_int[31]}]
#set_resistance 0.0648733  [get_nets {u_rxreg_data_int[31]}]
#set_load 0.080855  [get_nets u_rxreg_N29]
#set_resistance 0.012228  [get_nets u_rxreg_N29]
#set_load 0.190503  [get_nets u_rxreg_N28]
#set_resistance 0.028675  [get_nets u_rxreg_N28]
#set_load 0.0799886  [get_nets u_rxreg_N27]
#set_resistance 0.0119244  [get_nets u_rxreg_N27]
#set_load 0.0946661  [get_nets u_rxreg_N26]
#set_resistance 0.0141971  [get_nets u_rxreg_N26]
#set_load 0.063912  [get_nets u_rxreg_N25]
#set_resistance 0.00971251  [get_nets u_rxreg_N25]
#set_load 0.234304  [get_nets u_rxreg_N24]
#set_resistance 0.0355673  [get_nets u_rxreg_N24]
#set_load 0.0670988  [get_nets u_rxreg_N23]
#set_resistance 0.0101213  [get_nets u_rxreg_N23]
#set_load 0.0735172  [get_nets u_rxreg_N22]
#set_resistance 0.0109449  [get_nets u_rxreg_N22]
#set_load 0.84989  [get_nets u_rxreg_N9]
#set_resistance 0.121942  [get_nets u_rxreg_N9]
#set_load 0.598149  [get_nets {u_rxreg_counter[0]}]
#set_resistance 0.0678719  [get_nets {u_rxreg_counter[0]}]
#set_load 0.536151  [get_nets {u_rxreg_counter[1]}]
#set_resistance 0.0639617  [get_nets {u_rxreg_counter[1]}]
#set_load 0.679327  [get_nets {u_rxreg_counter[2]}]
#set_resistance 0.086808  [get_nets {u_rxreg_counter[2]}]
#set_load 0.710963  [get_nets {u_rxreg_counter[3]}]
#set_resistance 0.0891771  [get_nets {u_rxreg_counter[3]}]
#set_load 0.696169  [get_nets {u_rxreg_counter[4]}]
#set_resistance 0.0925068  [get_nets {u_rxreg_counter[4]}]
#set_load 0.411865  [get_nets {u_rxreg_counter[5]}]
#set_resistance 0.0530331  [get_nets {u_rxreg_counter[5]}]
#set_load 0.523648  [get_nets {u_rxreg_counter[6]}]
#set_resistance 0.0710568  [get_nets {u_rxreg_counter[6]}]
#set_load 0.482918  [get_nets {u_rxreg_counter[7]}]
#set_resistance 0.0616819  [get_nets {u_rxreg_counter[7]}]
#set_load 0.345468  [get_nets {u_rxreg_counter_trgt_next[0]}]
#set_resistance 0.052513  [get_nets {u_rxreg_counter_trgt_next[0]}]
#set_load 0.587683  [get_nets {u_rxreg_counter_trgt_next[1]}]
#set_resistance 0.0849562  [get_nets {u_rxreg_counter_trgt_next[1]}]
#set_load 0.522991  [get_nets {u_rxreg_counter_trgt_next[2]}]
#set_resistance 0.0754999  [get_nets {u_rxreg_counter_trgt_next[2]}]
#set_load 0.388005  [get_nets {u_rxreg_counter_trgt_next[3]}]
#set_resistance 0.0561721  [get_nets {u_rxreg_counter_trgt_next[3]}]
#set_load 0.295003  [get_nets {u_rxreg_counter_trgt_next[4]}]
#set_resistance 0.0427328  [get_nets {u_rxreg_counter_trgt_next[4]}]
#set_load 0.355544  [get_nets {u_rxreg_counter_trgt_next[5]}]
#set_resistance 0.0523711  [get_nets {u_rxreg_counter_trgt_next[5]}]
#set_load 0.13216  [get_nets {u_rxreg_counter_trgt_next[6]}]
#set_resistance 0.0198018  [get_nets {u_rxreg_counter_trgt_next[6]}]
#set_load 0.248883  [get_nets {u_rxreg_counter_trgt_next[7]}]
#set_resistance 0.036159  [get_nets {u_rxreg_counter_trgt_next[7]}]
#set_load 0.501965  [get_nets u_rxreg_N7]
#set_resistance 0.0691094  [get_nets u_rxreg_N7]
#set_load 0.0897471  [get_nets {u_rxreg_counter_trgt[0]}]
#set_resistance 0.0135333  [get_nets {u_rxreg_counter_trgt[0]}]
#set_load 0.277058  [get_nets {u_rxreg_counter_trgt[1]}]
#set_resistance 0.0401435  [get_nets {u_rxreg_counter_trgt[1]}]
#set_load 0.510213  [get_nets {u_rxreg_counter_trgt[2]}]
#set_resistance 0.0735652  [get_nets {u_rxreg_counter_trgt[2]}]
#set_load 0.129556  [get_nets {u_rxreg_counter_trgt[3]}]
#set_resistance 0.019504  [get_nets {u_rxreg_counter_trgt[3]}]
#set_load 0.269913  [get_nets {u_rxreg_counter_trgt[4]}]
#set_resistance 0.0390474  [get_nets {u_rxreg_counter_trgt[4]}]
#set_load 0.476541  [get_nets {u_rxreg_counter_trgt[5]}]
#set_resistance 0.0689166  [get_nets {u_rxreg_counter_trgt[5]}]
#set_load 1.01946  [get_nets {u_rxreg_counter_trgt[6]}]
#set_resistance 0.147004  [get_nets {u_rxreg_counter_trgt[6]}]
#set_load 0.393522  [get_nets {u_rxreg_counter_trgt[7]}]
#set_resistance 0.0578335  [get_nets {u_rxreg_counter_trgt[7]}]
#set_load 0.0126731  [get_nets u_txreg_sclk_inv]
#set_resistance 0.00181198  [get_nets u_txreg_sclk_inv]
#set_load 0.202516  [get_nets u_txreg_N65]
#set_resistance 0.0302789  [get_nets u_txreg_N65]
#set_load 0.267661  [get_nets u_txreg_N64]
#set_resistance 0.0397434  [get_nets u_txreg_N64]
#set_load 0.223971  [get_nets u_txreg_N63]
#set_resistance 0.0326281  [get_nets u_txreg_N63]
#set_load 0.0859605  [get_nets u_txreg_N62]
#set_resistance 0.0129941  [get_nets u_txreg_N62]
#set_load 0.263719  [get_nets u_txreg_N61]
#set_resistance 0.0397796  [get_nets u_txreg_N61]
#set_load 0.244649  [get_nets u_txreg_N60]
#set_resistance 0.0369612  [get_nets u_txreg_N60]
#set_load 0.33202  [get_nets u_txreg_N59]
#set_resistance 0.0485904  [get_nets u_txreg_N59]
#set_load 0.239137  [get_nets u_txreg_N58]
#set_resistance 0.0356127  [get_nets u_txreg_N58]
#set_load 0.162284  [get_nets u_txreg_N57]
#set_resistance 0.0244236  [get_nets u_txreg_N57]
#set_load 0.132505  [get_nets u_txreg_N56]
#set_resistance 0.0201371  [get_nets u_txreg_N56]
#set_load 0.0938546  [get_nets u_txreg_N55]
#set_resistance 0.0141733  [get_nets u_txreg_N55]
#set_load 0.11427  [get_nets u_txreg_N54]
#set_resistance 0.0169315  [get_nets u_txreg_N54]
#set_load 0.0592696  [get_nets u_txreg_N53]
#set_resistance 0.00900004  [get_nets u_txreg_N53]
#set_load 0.20294  [get_nets u_txreg_N52]
#set_resistance 0.0305612  [get_nets u_txreg_N52]
#set_load 0.292167  [get_nets u_txreg_N51]
#set_resistance 0.0422941  [get_nets u_txreg_N51]
#set_load 0.247321  [get_nets u_txreg_N50]
#set_resistance 0.0364367  [get_nets u_txreg_N50]
#set_load 0.246389  [get_nets u_txreg_N49]
#set_resistance 0.0358274  [get_nets u_txreg_N49]
#set_load 0.0848348  [get_nets u_txreg_N48]
#set_resistance 0.0125369  [get_nets u_txreg_N48]
#set_load 0.0679842  [get_nets u_txreg_N47]
#set_resistance 0.0102682  [get_nets u_txreg_N47]
#set_load 0.0437836  [get_nets u_txreg_N46]
#set_resistance 0.00661874  [get_nets u_txreg_N46]
#set_load 0.323033  [get_nets u_txreg_N45]
#set_resistance 0.0462885  [get_nets u_txreg_N45]
#set_load 0.337591  [get_nets u_txreg_N44]
#set_resistance 0.0502252  [get_nets u_txreg_N44]
#set_load 0.391682  [get_nets u_txreg_N43]
#set_resistance 0.0562431  [get_nets u_txreg_N43]
#set_load 0.103571  [get_nets u_txreg_N42]
#set_resistance 0.0151959  [get_nets u_txreg_N42]
#set_load 0.310647  [get_nets u_txreg_N41]
#set_resistance 0.0445778  [get_nets u_txreg_N41]
#set_load 0.233527  [get_nets u_txreg_N40]
#set_resistance 0.0344413  [get_nets u_txreg_N40]
#set_load 0.260076  [get_nets u_txreg_N39]
#set_resistance 0.0372111  [get_nets u_txreg_N39]
#set_load 0.095431  [get_nets u_txreg_N38]
#set_resistance 0.0140324  [get_nets u_txreg_N38]
#set_load 0.228973  [get_nets u_txreg_N37]
#set_resistance 0.0332389  [get_nets u_txreg_N37]
#set_load 0.356825  [get_nets u_txreg_N36]
#set_resistance 0.0520768  [get_nets u_txreg_N36]
#set_load 0.198061  [get_nets u_txreg_N35]
#set_resistance 0.0290298  [get_nets u_txreg_N35]
#set_load 0.376012  [get_nets u_txreg_N34]
#set_resistance 0.0542745  [get_nets u_txreg_N34]
#set_load 0.133997  [get_nets u_txreg_N31]
#set_resistance 0.0196645  [get_nets u_txreg_N31]
#set_load 0.146399  [get_nets u_txreg_N30]
#set_resistance 0.0215577  [get_nets u_txreg_N30]
#set_load 0.105134  [get_nets u_txreg_N29]
#set_resistance 0.0154658  [get_nets u_txreg_N29]
#set_load 0.173658  [get_nets u_txreg_N28]
#set_resistance 0.025526  [get_nets u_txreg_N28]
#set_load 0.105237  [get_nets u_txreg_N27]
#set_resistance 0.0155299  [get_nets u_txreg_N27]
#set_load 0.0676499  [get_nets u_txreg_N26]
#set_resistance 0.0102588  [get_nets u_txreg_N26]
#set_load 0.211351  [get_nets u_txreg_N25]
#set_resistance 0.0305156  [get_nets u_txreg_N25]
#set_load 0.196414  [get_nets u_txreg_N24]
#set_resistance 0.0287478  [get_nets u_txreg_N24]
#set_load 0.446403  [get_nets u_txreg_N11]
#set_resistance 0.0615682  [get_nets u_txreg_N11]
#set_load 0.11251  [get_nets u_txreg_running]
#set_resistance 0.0167093  [get_nets u_txreg_running]
#set_load 0.123393  [get_nets u_txreg_N10]
#set_resistance 0.018469  [get_nets u_txreg_N10]
#set_load 0.303619  [get_nets {u_txreg_counter[0]}]
#set_resistance 0.036819  [get_nets {u_txreg_counter[0]}]
#set_load 0.696459  [get_nets {u_txreg_counter[1]}]
#set_resistance 0.0879378  [get_nets {u_txreg_counter[1]}]
#set_load 0.119458  [get_nets {u_txreg_counter[2]}]
#set_resistance 0.0178076  [get_nets {u_txreg_counter[2]}]
#set_load 0.45306  [get_nets {u_txreg_counter[3]}]
#set_resistance 0.0606018  [get_nets {u_txreg_counter[3]}]
#set_load 0.46202  [get_nets {u_txreg_counter[4]}]
#set_resistance 0.0616856  [get_nets {u_txreg_counter[4]}]
#set_load 0.568618  [get_nets {u_txreg_counter[5]}]
#set_resistance 0.0763307  [get_nets {u_txreg_counter[5]}]
#set_load 0.812989  [get_nets {u_txreg_counter[6]}]
#set_resistance 0.119545  [get_nets {u_txreg_counter[6]}]
#set_load 0.455401  [get_nets {u_txreg_counter[7]}]
#set_resistance 0.0614846  [get_nets {u_txreg_counter[7]}]
#set_load 0.390293  [get_nets {u_txreg_counter_trgt[0]}]
#set_resistance 0.0580446  [get_nets {u_txreg_counter_trgt[0]}]
#set_load 0.267378  [get_nets {u_txreg_counter_trgt[1]}]
#set_resistance 0.0393292  [get_nets {u_txreg_counter_trgt[1]}]
#set_load 0.274355  [get_nets {u_txreg_counter_trgt[2]}]
#set_resistance 0.039736  [get_nets {u_txreg_counter_trgt[2]}]
#set_load 0.144538  [get_nets {u_txreg_counter_trgt[3]}]
#set_resistance 0.0209454  [get_nets {u_txreg_counter_trgt[3]}]
#set_load 0.540257  [get_nets {u_txreg_counter_trgt[4]}]
#set_resistance 0.0775163  [get_nets {u_txreg_counter_trgt[4]}]
#set_load 0.264113  [get_nets {u_txreg_counter_trgt[5]}]
#set_resistance 0.0394493  [get_nets {u_txreg_counter_trgt[5]}]
#set_load 0.511244  [get_nets {u_txreg_counter_trgt[6]}]
#set_resistance 0.0753796  [get_nets {u_txreg_counter_trgt[6]}]
#set_load 0.0466214  [get_nets {u_txreg_counter_trgt[7]}]
#set_resistance 0.00680311  [get_nets {u_txreg_counter_trgt[7]}]
#set_load 0.58616  [get_nets {u_txreg_data_int[0]}]
#set_resistance 0.0856508  [get_nets {u_txreg_data_int[0]}]
#set_load 0.280351  [get_nets {u_txreg_data_int[1]}]
#set_resistance 0.0421485  [get_nets {u_txreg_data_int[1]}]
#set_load 0.546056  [get_nets {u_txreg_data_int[2]}]
#set_resistance 0.0790508  [get_nets {u_txreg_data_int[2]}]
#set_load 0.208555  [get_nets {u_txreg_data_int[3]}]
#set_resistance 0.0312762  [get_nets {u_txreg_data_int[3]}]
#set_load 0.681588  [get_nets {u_txreg_data_int[4]}]
#set_resistance 0.098653  [get_nets {u_txreg_data_int[4]}]
#set_load 0.352899  [get_nets {u_txreg_data_int[5]}]
#set_resistance 0.0526475  [get_nets {u_txreg_data_int[5]}]
#set_load 0.635204  [get_nets {u_txreg_data_int[6]}]
#set_resistance 0.0913779  [get_nets {u_txreg_data_int[6]}]
#set_load 0.330003  [get_nets {u_txreg_data_int[7]}]
#set_resistance 0.0498446  [get_nets {u_txreg_data_int[7]}]
#set_load 0.718828  [get_nets {u_txreg_data_int[8]}]
#set_resistance 0.103309  [get_nets {u_txreg_data_int[8]}]
#set_load 0.115021  [get_nets {u_txreg_data_int[9]}]
#set_resistance 0.0172233  [get_nets {u_txreg_data_int[9]}]
#set_load 0.638696  [get_nets {u_txreg_data_int[10]}]
#set_resistance 0.0918551  [get_nets {u_txreg_data_int[10]}]
#set_load 0.22297  [get_nets {u_txreg_data_int[11]}]
#set_resistance 0.0335583  [get_nets {u_txreg_data_int[11]}]
#set_load 0.521519  [get_nets {u_txreg_data_int[12]}]
#set_resistance 0.0767742  [get_nets {u_txreg_data_int[12]}]
#set_load 0.267478  [get_nets {u_txreg_data_int[13]}]
#set_resistance 0.0400518  [get_nets {u_txreg_data_int[13]}]
#set_load 0.681842  [get_nets {u_txreg_data_int[14]}]
#set_resistance 0.0997065  [get_nets {u_txreg_data_int[14]}]
#set_load 0.304529  [get_nets {u_txreg_data_int[15]}]
#set_resistance 0.0460655  [get_nets {u_txreg_data_int[15]}]
#set_load 0.923908  [get_nets {u_txreg_data_int[16]}]
#set_resistance 0.135763  [get_nets {u_txreg_data_int[16]}]
#set_load 0.326238  [get_nets {u_txreg_data_int[17]}]
#set_resistance 0.0494812  [get_nets {u_txreg_data_int[17]}]
#set_load 0.598703  [get_nets {u_txreg_data_int[18]}]
#set_resistance 0.0881423  [get_nets {u_txreg_data_int[18]}]
#set_load 0.448392  [get_nets {u_txreg_data_int[19]}]
#set_resistance 0.0661511  [get_nets {u_txreg_data_int[19]}]
#set_load 0.469131  [get_nets {u_txreg_data_int[20]}]
#set_resistance 0.0687883  [get_nets {u_txreg_data_int[20]}]
#set_load 0.170645  [get_nets {u_txreg_data_int[21]}]
#set_resistance 0.025826  [get_nets {u_txreg_data_int[21]}]
#set_load 0.441189  [get_nets {u_txreg_data_int[22]}]
#set_resistance 0.0641298  [get_nets {u_txreg_data_int[22]}]
#set_load 0.185031  [get_nets {u_txreg_data_int[23]}]
#set_resistance 0.027652  [get_nets {u_txreg_data_int[23]}]
#set_load 0.854574  [get_nets {u_txreg_data_int[24]}]
#set_resistance 0.124115  [get_nets {u_txreg_data_int[24]}]
#set_load 0.311152  [get_nets {u_txreg_data_int[25]}]
#set_resistance 0.0462023  [get_nets {u_txreg_data_int[25]}]
#set_load 0.744807  [get_nets {u_txreg_data_int[26]}]
#set_resistance 0.110401  [get_nets {u_txreg_data_int[26]}]
#set_load 0.385432  [get_nets {u_txreg_data_int[27]}]
#set_resistance 0.0577974  [get_nets {u_txreg_data_int[27]}]
#set_load 0.702453  [get_nets {u_txreg_data_int[28]}]
#set_resistance 0.102436  [get_nets {u_txreg_data_int[28]}]
#set_load 0.69159  [get_nets {u_txreg_data_int[29]}]
#set_resistance 0.101798  [get_nets {u_txreg_data_int[29]}]
#set_load 0.510456  [get_nets {u_txreg_data_int[30]}]
#set_resistance 0.0763074  [get_nets {u_txreg_data_int[30]}]
#set_load 0.458711  [get_nets {u_txreg_data_int[31]}]
#set_resistance 0.0694621  [get_nets {u_txreg_data_int[31]}]
#set_load 2.96419  [get_nets u_device_sm_N205]
#set_resistance 0.42915  [get_nets u_device_sm_N205]
#set_load 2.31926  [get_nets u_device_sm_N204]
#set_resistance 0.333411  [get_nets u_device_sm_N204]
#set_load 2.51755  [get_nets u_device_sm_N203]
#set_resistance 0.362276  [get_nets u_device_sm_N203]
#set_load 1.17934  [get_nets u_device_sm_N202]
#set_resistance 0.172953  [get_nets u_device_sm_N202]
#set_load 1.79778  [get_nets u_device_sm_N201]
#set_resistance 0.260203  [get_nets u_device_sm_N201]
#set_load 2.24232  [get_nets u_device_sm_N200]
#set_resistance 0.335707  [get_nets u_device_sm_N200]
#set_load 1.86247  [get_nets u_device_sm_N199]
#set_resistance 0.282928  [get_nets u_device_sm_N199]
#set_load 1.8747  [get_nets u_device_sm_N198]
#set_resistance 0.285181  [get_nets u_device_sm_N198]
#set_load 1.60002  [get_nets u_device_sm_N197]
#set_resistance 0.243245  [get_nets u_device_sm_N197]
#set_load 1.63861  [get_nets u_device_sm_N196]
#set_resistance 0.24413  [get_nets u_device_sm_N196]
#set_load 1.65886  [get_nets u_device_sm_N195]
#set_resistance 0.252432  [get_nets u_device_sm_N195]
#set_load 1.50955  [get_nets u_device_sm_N194]
#set_resistance 0.229446  [get_nets u_device_sm_N194]
#set_load 1.44986  [get_nets u_device_sm_N193]
#set_resistance 0.219668  [get_nets u_device_sm_N193]
#set_load 0.491838  [get_nets u_device_sm_N192]
#set_resistance 0.0709218  [get_nets u_device_sm_N192]
#set_load 1.44789  [get_nets u_device_sm_N191]
#set_resistance 0.20751  [get_nets u_device_sm_N191]
#set_load 2.55241  [get_nets u_device_sm_N190]
#set_resistance 0.36682  [get_nets u_device_sm_N190]
#set_load 2.60881  [get_nets u_device_sm_N189]
#set_resistance 0.374697  [get_nets u_device_sm_N189]
#set_load 0.267668  [get_nets u_device_sm_N188]
#set_resistance 0.0382959  [get_nets u_device_sm_N188]
#set_load 0.362882  [get_nets u_device_sm_N187]
#set_resistance 0.0519459  [get_nets u_device_sm_N187]
#set_load 2.94806  [get_nets u_device_sm_N186]
#set_resistance 0.423653  [get_nets u_device_sm_N186]
#set_load 2.58861  [get_nets u_device_sm_N185]
#set_resistance 0.370216  [get_nets u_device_sm_N185]
#set_load 2.74659  [get_nets u_device_sm_N184]
#set_resistance 0.392704  [get_nets u_device_sm_N184]
#set_load 2.427  [get_nets u_device_sm_N183]
#set_resistance 0.348471  [get_nets u_device_sm_N183]
#set_load 2.42429  [get_nets u_device_sm_N182]
#set_resistance 0.347574  [get_nets u_device_sm_N182]
#set_load 1.39155  [get_nets u_device_sm_N181]
#set_resistance 0.199404  [get_nets u_device_sm_N181]
#set_load 0.902227  [get_nets u_device_sm_N180]
#set_resistance 0.129166  [get_nets u_device_sm_N180]
#set_load 1.31765  [get_nets u_device_sm_N179]
#set_resistance 0.188985  [get_nets u_device_sm_N179]
#set_load 1.80525  [get_nets u_device_sm_N178]
#set_resistance 0.259059  [get_nets u_device_sm_N178]
#set_load 1.6843  [get_nets u_device_sm_N177]
#set_resistance 0.242357  [get_nets u_device_sm_N177]
#set_load 1.31047  [get_nets u_device_sm_N176]
#set_resistance 0.187472  [get_nets u_device_sm_N176]
#set_load 0.637176  [get_nets u_device_sm_N175]
#set_resistance 0.0914934  [get_nets u_device_sm_N175]
#set_load 0.573121  [get_nets u_device_sm_N174]
#set_resistance 0.0824605  [get_nets u_device_sm_N174]
#set_load 0.655428  [get_nets u_device_sm_N163]
#set_resistance 0.0986565  [get_nets u_device_sm_N163]
#set_load 0.949075  [get_nets u_device_sm_tx_done_reg]
#set_resistance 0.132868  [get_nets u_device_sm_tx_done_reg]
#set_load 0.759013  [get_nets {u_device_sm_state[0]}]
#set_resistance 0.0819916  [get_nets {u_device_sm_state[0]}]
#set_load 0.369511  [get_nets {u_device_sm_state[1]}]
#set_resistance 0.0447223  [get_nets {u_device_sm_state[1]}]
#set_load 0.565889  [get_nets {u_device_sm_state[2]}]
#set_resistance 0.0729049  [get_nets {u_device_sm_state[2]}]
#set_load 0.125118  [get_nets {u_device_sm_state_next[0]}]
#set_resistance 0.0185677  [get_nets {u_device_sm_state_next[0]}]
#set_load 0.156618  [get_nets {u_device_sm_state_next[1]}]
#set_resistance 0.0230833  [get_nets {u_device_sm_state_next[1]}]
#set_load 0.516653  [get_nets {u_device_sm_state_next[2]}]
#set_resistance 0.0767031  [get_nets {u_device_sm_state_next[2]}]
#set_load 0.472424  [get_nets u_device_sm_tx_data_valid_next]
#set_resistance 0.0707021  [get_nets u_device_sm_tx_data_valid_next]
#set_load 1.12896  [get_nets u_device_sm_ctrl_data_tx_ready_next]
#set_resistance 0.170872  [get_nets u_device_sm_ctrl_data_tx_ready_next]
#set_load 0.358267  [get_nets u_device_sm_sample_CMD]
#set_resistance 0.0456805  [get_nets u_device_sm_sample_CMD]
#set_load 3.03604  [get_nets u_device_sm_sample_ADDR]
#set_resistance 0.398598  [get_nets u_device_sm_sample_ADDR]
#set_load 0.117172  [get_nets u_device_sm_tx_counter_upd_next]
#set_resistance 0.0173238  [get_nets u_device_sm_tx_counter_upd_next]
#set_load 1.40318  [get_nets u_device_sm_tx_counter_next_3_]
#set_resistance 0.205335  [get_nets u_device_sm_tx_counter_next_3_]
#set_load 1.17585  [get_nets {u_device_sm_s_dummy_cycles[0]}]
#set_resistance 0.175684  [get_nets {u_device_sm_s_dummy_cycles[0]}]
#set_load 0.751852  [get_nets {u_device_sm_s_dummy_cycles[1]}]
#set_resistance 0.110833  [get_nets {u_device_sm_s_dummy_cycles[1]}]
#set_load 0.0808301  [get_nets {u_device_sm_s_dummy_cycles[2]}]
#set_resistance 0.012137  [get_nets {u_device_sm_s_dummy_cycles[2]}]
#set_load 1.32778  [get_nets {u_device_sm_s_dummy_cycles[3]}]
#set_resistance 0.191001  [get_nets {u_device_sm_s_dummy_cycles[3]}]
#set_load 1.03768  [get_nets {u_device_sm_s_dummy_cycles[4]}]
#set_resistance 0.149121  [get_nets {u_device_sm_s_dummy_cycles[4]}]
#set_load 0.172623  [get_nets {u_device_sm_s_dummy_cycles[5]}]
#set_resistance 0.0259871  [get_nets {u_device_sm_s_dummy_cycles[5]}]
#set_load 1.84845  [get_nets {u_device_sm_s_dummy_cycles[6]}]
#set_resistance 0.270307  [get_nets {u_device_sm_s_dummy_cycles[6]}]
#set_load 1.92854  [get_nets {u_device_sm_s_dummy_cycles[7]}]
#set_resistance 0.282511  [get_nets {u_device_sm_s_dummy_cycles[7]}]
#set_load 0.391626  [get_nets {u_device_sm_cmd_reg[0]}]
#set_resistance 0.0575998  [get_nets {u_device_sm_cmd_reg[0]}]
#set_load 0.132433  [get_nets {u_device_sm_cmd_reg[1]}]
#set_resistance 0.0195641  [get_nets {u_device_sm_cmd_reg[1]}]
#set_load 0.140628  [get_nets {u_device_sm_cmd_reg[2]}]
#set_resistance 0.0201924  [get_nets {u_device_sm_cmd_reg[2]}]
#set_load 0.504056  [get_nets {u_device_sm_cmd_reg[3]}]
#set_resistance 0.0722432  [get_nets {u_device_sm_cmd_reg[3]}]
#set_load 0.137256  [get_nets {u_device_sm_cmd_reg[4]}]
#set_resistance 0.0203659  [get_nets {u_device_sm_cmd_reg[4]}]
#set_load 0.482238  [get_nets {u_device_sm_cmd_reg[5]}]
#set_resistance 0.0695916  [get_nets {u_device_sm_cmd_reg[5]}]
#set_load 0.097954  [get_nets {u_device_sm_cmd_reg[6]}]
#set_resistance 0.0148004  [get_nets {u_device_sm_cmd_reg[6]}]
#set_load 0.533788  [get_nets {u_device_sm_cmd_reg[7]}]
#set_resistance 0.0772149  [get_nets {u_device_sm_cmd_reg[7]}]
#set_load 0.348166  [get_nets u_spi_device_tlul_plug_N61]
#set_resistance 0.0518578  [get_nets u_spi_device_tlul_plug_N61]
#set_load 1.02522  [get_nets u_spi_device_tlul_plug_we]
#set_resistance 0.135991  [get_nets u_spi_device_tlul_plug_we]
#set_load 0.798561  [get_nets {u_spi_device_tlul_plug_state[0]}]
#set_resistance 0.0950769  [get_nets {u_spi_device_tlul_plug_state[0]}]
#set_load 0.43888  [get_nets {u_spi_device_tlul_plug_state[1]}]
#set_resistance 0.0594725  [get_nets {u_spi_device_tlul_plug_state[1]}]
#set_load 1.29323  [get_nets {u_spi_device_tlul_plug_wdata_next[0]}]
#set_resistance 0.184914  [get_nets {u_spi_device_tlul_plug_wdata_next[0]}]
#set_load 1.71465  [get_nets {u_spi_device_tlul_plug_wdata_next[1]}]
#set_resistance 0.257532  [get_nets {u_spi_device_tlul_plug_wdata_next[1]}]
#set_load 1.35366  [get_nets {u_spi_device_tlul_plug_wdata_next[2]}]
#set_resistance 0.205083  [get_nets {u_spi_device_tlul_plug_wdata_next[2]}]
#set_load 1.10203  [get_nets {u_spi_device_tlul_plug_wdata_next[3]}]
#set_resistance 0.167728  [get_nets {u_spi_device_tlul_plug_wdata_next[3]}]
#set_load 1.17941  [get_nets {u_spi_device_tlul_plug_wdata_next[4]}]
#set_resistance 0.178853  [get_nets {u_spi_device_tlul_plug_wdata_next[4]}]
#set_load 1.31061  [get_nets {u_spi_device_tlul_plug_wdata_next[5]}]
#set_resistance 0.199324  [get_nets {u_spi_device_tlul_plug_wdata_next[5]}]
#set_load 1.62232  [get_nets {u_spi_device_tlul_plug_wdata_next[6]}]
#set_resistance 0.244053  [get_nets {u_spi_device_tlul_plug_wdata_next[6]}]
#set_load 1.43009  [get_nets {u_spi_device_tlul_plug_wdata_next[7]}]
#set_resistance 0.216101  [get_nets {u_spi_device_tlul_plug_wdata_next[7]}]
#set_load 1.57371  [get_nets {u_spi_device_tlul_plug_wdata_next[8]}]
#set_resistance 0.238634  [get_nets {u_spi_device_tlul_plug_wdata_next[8]}]
#set_load 0.103647  [get_nets {u_spi_device_tlul_plug_wdata_next[9]}]
#set_resistance 0.0152668  [get_nets {u_spi_device_tlul_plug_wdata_next[9]}]
#set_load 0.395697  [get_nets {u_spi_device_tlul_plug_wdata_next[10]}]
#set_resistance 0.0601311  [get_nets {u_spi_device_tlul_plug_wdata_next[10]}]
#set_load 0.26215  [get_nets {u_spi_device_tlul_plug_wdata_next[11]}]
#set_resistance 0.0392229  [get_nets {u_spi_device_tlul_plug_wdata_next[11]}]
#set_load 0.353354  [get_nets {u_spi_device_tlul_plug_wdata_next[12]}]
#set_resistance 0.0523166  [get_nets {u_spi_device_tlul_plug_wdata_next[12]}]
#set_load 0.620079  [get_nets {u_spi_device_tlul_plug_wdata_next[13]}]
#set_resistance 0.0933806  [get_nets {u_spi_device_tlul_plug_wdata_next[13]}]
#set_load 1.13029  [get_nets {u_spi_device_tlul_plug_wdata_next[14]}]
#set_resistance 0.169625  [get_nets {u_spi_device_tlul_plug_wdata_next[14]}]
#set_load 0.796718  [get_nets {u_spi_device_tlul_plug_wdata_next[15]}]
#set_resistance 0.121019  [get_nets {u_spi_device_tlul_plug_wdata_next[15]}]
#set_load 0.746129  [get_nets {u_spi_device_tlul_plug_wdata_next[16]}]
#set_resistance 0.112121  [get_nets {u_spi_device_tlul_plug_wdata_next[16]}]
#set_load 1.27895  [get_nets {u_spi_device_tlul_plug_wdata_next[17]}]
#set_resistance 0.193004  [get_nets {u_spi_device_tlul_plug_wdata_next[17]}]
#set_load 0.955665  [get_nets {u_spi_device_tlul_plug_wdata_next[18]}]
#set_resistance 0.145225  [get_nets {u_spi_device_tlul_plug_wdata_next[18]}]
#set_load 0.784719  [get_nets {u_spi_device_tlul_plug_wdata_next[19]}]
#set_resistance 0.118392  [get_nets {u_spi_device_tlul_plug_wdata_next[19]}]
#set_load 0.873031  [get_nets {u_spi_device_tlul_plug_wdata_next[20]}]
#set_resistance 0.13196  [get_nets {u_spi_device_tlul_plug_wdata_next[20]}]
#set_load 0.27727  [get_nets {u_spi_device_tlul_plug_wdata_next[21]}]
#set_resistance 0.0411192  [get_nets {u_spi_device_tlul_plug_wdata_next[21]}]
#set_load 0.198766  [get_nets {u_spi_device_tlul_plug_wdata_next[22]}]
#set_resistance 0.0297589  [get_nets {u_spi_device_tlul_plug_wdata_next[22]}]
#set_load 0.678835  [get_nets {u_spi_device_tlul_plug_wdata_next[23]}]
#set_resistance 0.0985394  [get_nets {u_spi_device_tlul_plug_wdata_next[23]}]
#set_load 0.24107  [get_nets {u_spi_device_tlul_plug_wdata_next[24]}]
#set_resistance 0.0365241  [get_nets {u_spi_device_tlul_plug_wdata_next[24]}]
#set_load 0.644753  [get_nets {u_spi_device_tlul_plug_wdata_next[25]}]
#set_resistance 0.0931325  [get_nets {u_spi_device_tlul_plug_wdata_next[25]}]
#set_load 0.67401  [get_nets {u_spi_device_tlul_plug_wdata_next[26]}]
#set_resistance 0.101976  [get_nets {u_spi_device_tlul_plug_wdata_next[26]}]
#set_load 0.822223  [get_nets {u_spi_device_tlul_plug_wdata_next[27]}]
#set_resistance 0.124661  [get_nets {u_spi_device_tlul_plug_wdata_next[27]}]
#set_load 1.18726  [get_nets {u_spi_device_tlul_plug_wdata_next[28]}]
#set_resistance 0.178233  [get_nets {u_spi_device_tlul_plug_wdata_next[28]}]
#set_load 0.52757  [get_nets {u_spi_device_tlul_plug_wdata_next[29]}]
#set_resistance 0.0778235  [get_nets {u_spi_device_tlul_plug_wdata_next[29]}]
#set_load 0.176116  [get_nets {u_spi_device_tlul_plug_wdata_next[30]}]
#set_resistance 0.0262622  [get_nets {u_spi_device_tlul_plug_wdata_next[30]}]
#set_load 1.16866  [get_nets {u_spi_device_tlul_plug_wdata_next[31]}]
#set_resistance 0.174529  [get_nets {u_spi_device_tlul_plug_wdata_next[31]}]
#set_load 0.106569  [get_nets {u_spi_device_tlul_plug_state_next[0]}]
#set_resistance 0.0158806  [get_nets {u_spi_device_tlul_plug_state_next[0]}]
#set_load 0.109215  [get_nets {u_spi_device_tlul_plug_state_next[1]}]
#set_resistance 0.016067  [get_nets {u_spi_device_tlul_plug_state_next[1]}]
#set_load 0.267141  [get_nets u_syncro_rdwr_reg_0_]
#set_resistance 0.0382951  [get_nets u_syncro_rdwr_reg_0_]
#set_load 0.267141  [get_nets {u_syncro_valid_reg[0]}]
#set_resistance 0.0382951  [get_nets {u_syncro_valid_reg[0]}]
#set_load 1.63596  [get_nets {u_syncro_valid_reg[1]}]
#set_resistance 0.247217  [get_nets {u_syncro_valid_reg[1]}]
#set_load 0.0749835  [get_nets {u_syncro_valid_reg[2]}]
#set_resistance 0.0113984  [get_nets {u_syncro_valid_reg[2]}]
#set_load 0.160378  [get_nets u_syncro_cs_reg_0_]
#set_resistance 0.0237076  [get_nets u_syncro_cs_reg_0_]
#set_load 1.26415  [get_nets {u_dcfifo_tx_write_token[0]}]
#set_resistance 0.151594  [get_nets {u_dcfifo_tx_write_token[0]}]
#set_load 1.25983  [get_nets {u_dcfifo_tx_write_token[1]}]
#set_resistance 0.143128  [get_nets {u_dcfifo_tx_write_token[1]}]
#set_load 0.992362  [get_nets {u_dcfifo_tx_write_token[2]}]
#set_resistance 0.120112  [get_nets {u_dcfifo_tx_write_token[2]}]
#set_load 1.07422  [get_nets {u_dcfifo_tx_write_token[3]}]
#set_resistance 0.124389  [get_nets {u_dcfifo_tx_write_token[3]}]
#set_load 1.47693  [get_nets {u_dcfifo_tx_write_token[4]}]
#set_resistance 0.163808  [get_nets {u_dcfifo_tx_write_token[4]}]
#set_load 1.34092  [get_nets {u_dcfifo_tx_write_token[5]}]
#set_resistance 0.149288  [get_nets {u_dcfifo_tx_write_token[5]}]
#set_load 1.29524  [get_nets {u_dcfifo_tx_write_token[6]}]
#set_resistance 0.138116  [get_nets {u_dcfifo_tx_write_token[6]}]
#set_load 1.38343  [get_nets {u_dcfifo_tx_write_token[7]}]
#set_resistance 0.153397  [get_nets {u_dcfifo_tx_write_token[7]}]
#set_load 0.860808  [get_nets {u_dcfifo_rx_write_token[0]}]
#set_resistance 0.109734  [get_nets {u_dcfifo_rx_write_token[0]}]
#set_load 0.942788  [get_nets {u_dcfifo_rx_write_token[1]}]
#set_resistance 0.112899  [get_nets {u_dcfifo_rx_write_token[1]}]
#set_load 0.633601  [get_nets {u_dcfifo_rx_write_token[2]}]
#set_resistance 0.0773157  [get_nets {u_dcfifo_rx_write_token[2]}]
#set_load 1.40256  [get_nets {u_dcfifo_rx_write_token[3]}]
#set_resistance 0.155322  [get_nets {u_dcfifo_rx_write_token[3]}]
#set_load 1.25284  [get_nets {u_dcfifo_rx_write_token[4]}]
#set_resistance 0.146043  [get_nets {u_dcfifo_rx_write_token[4]}]
#set_load 1.48833  [get_nets {u_dcfifo_rx_write_token[5]}]
#set_resistance 0.165274  [get_nets {u_dcfifo_rx_write_token[5]}]
#set_load 0.66914  [get_nets {u_dcfifo_rx_write_token[6]}]
#set_resistance 0.0846544  [get_nets {u_dcfifo_rx_write_token[6]}]
#set_load 1.48874  [get_nets {u_dcfifo_rx_write_token[7]}]
#set_resistance 0.181187  [get_nets {u_dcfifo_rx_write_token[7]}]
#set_load 0.102845  [get_nets u_device_sm_u_spiregs_N34]
#set_resistance 0.0154385  [get_nets u_device_sm_u_spiregs_N34]
#set_load 0.134627  [get_nets u_device_sm_u_spiregs_N33]
#set_resistance 0.0204596  [get_nets u_device_sm_u_spiregs_N33]
#set_load 0.784259  [get_nets u_device_sm_u_spiregs_N32]
#set_resistance 0.113793  [get_nets u_device_sm_u_spiregs_N32]
#set_load 0.0712195  [get_nets u_device_sm_u_spiregs_N31]
#set_resistance 0.0105526  [get_nets u_device_sm_u_spiregs_N31]
#set_load 0.822148  [get_nets {u_device_sm_u_spiregs_reg0[1]}]
#set_resistance 0.12506  [get_nets {u_device_sm_u_spiregs_reg0[1]}]
#set_load 0.0637048  [get_nets {u_device_sm_u_spiregs_reg0[2]}]
#set_resistance 0.00914752  [get_nets {u_device_sm_u_spiregs_reg0[2]}]
#set_load 0.337097  [get_nets {u_device_sm_u_spiregs_reg0[3]}]
#set_resistance 0.0487048  [get_nets {u_device_sm_u_spiregs_reg0[3]}]
#set_load 0.253365  [get_nets {u_device_sm_u_spiregs_reg0[4]}]
#set_resistance 0.0368276  [get_nets {u_device_sm_u_spiregs_reg0[4]}]
#set_load 0.965311  [get_nets {u_device_sm_u_spiregs_reg0[5]}]
#set_resistance 0.138059  [get_nets {u_device_sm_u_spiregs_reg0[5]}]
#set_load 0.284933  [get_nets {u_device_sm_u_spiregs_reg0[6]}]
#set_resistance 0.041851  [get_nets {u_device_sm_u_spiregs_reg0[6]}]
#set_load 0.12307  [get_nets {u_device_sm_u_spiregs_reg0[7]}]
#set_resistance 0.0181139  [get_nets {u_device_sm_u_spiregs_reg0[7]}]
#set_load 0.442416  [get_nets {u_device_sm_u_spiregs_n[16]}]
#set_resistance 0.0646576  [get_nets {u_device_sm_u_spiregs_n[16]}]
#set_load 0.251752  [get_nets {u_device_sm_u_spiregs_n[15]}]
#set_resistance 0.0373927  [get_nets {u_device_sm_u_spiregs_n[15]}]
#set_load 0.0266139  [get_nets {u_device_sm_u_spiregs_n[14]}]
#set_resistance 0.00381886  [get_nets {u_device_sm_u_spiregs_n[14]}]
#set_load 0.28121  [get_nets {u_device_sm_u_spiregs_n[13]}]
#set_resistance 0.0421196  [get_nets {u_device_sm_u_spiregs_n[13]}]
#set_load 0.129252  [get_nets {u_device_sm_u_spiregs_n[12]}]
#set_resistance 0.0192857  [get_nets {u_device_sm_u_spiregs_n[12]}]
#set_load 0.585397  [get_nets {u_device_sm_u_spiregs_n[11]}]
#set_resistance 0.0840551  [get_nets {u_device_sm_u_spiregs_n[11]}]
#set_load 0.123841  [get_nets {u_device_sm_u_spiregs_n[10]}]
#set_resistance 0.0177144  [get_nets {u_device_sm_u_spiregs_n[10]}]
#set_load 0.0798185  [get_nets {u_device_sm_u_spiregs_n[9]}]
#set_resistance 0.0120241  [get_nets {u_device_sm_u_spiregs_n[9]}]
#set_load 0.386519  [get_nets {u_device_sm_u_spiregs_n[8]}]
#set_resistance 0.0558362  [get_nets {u_device_sm_u_spiregs_n[8]}]
#set_load 0.0369243  [get_nets {u_device_sm_u_spiregs_n[7]}]
#set_resistance 0.00557823  [get_nets {u_device_sm_u_spiregs_n[7]}]
#set_load 0.293717  [get_nets {u_device_sm_u_spiregs_n[6]}]
#set_resistance 0.0444354  [get_nets {u_device_sm_u_spiregs_n[6]}]
#set_load 0.136691  [get_nets {u_device_sm_u_spiregs_n[5]}]
#set_resistance 0.0200852  [get_nets {u_device_sm_u_spiregs_n[5]}]
#set_load 0.0808509  [get_nets {u_device_sm_u_spiregs_n[4]}]
#set_resistance 0.0116869  [get_nets {u_device_sm_u_spiregs_n[4]}]
#set_load 0.684066  [get_nets {u_device_sm_u_spiregs_n[3]}]
#set_resistance 0.0988413  [get_nets {u_device_sm_u_spiregs_n[3]}]
#set_load 0.0915513  [get_nets {u_device_sm_u_spiregs_n[2]}]
#set_resistance 0.013768  [get_nets {u_device_sm_u_spiregs_n[2]}]
#set_load 0.0311619  [get_nets {u_device_sm_u_spiregs_n[1]}]
#set_resistance 0.00449975  [get_nets {u_device_sm_u_spiregs_n[1]}]
#set_load 3.40508  [get_nets u_dcfifo_tx_u_din_write_enable]
#set_resistance 0.426384  [get_nets u_dcfifo_tx_u_din_write_enable]
#set_load 2.06365  [get_nets u_dcfifo_rx_u_din_write_enable]
#set_resistance 0.262823  [get_nets u_dcfifo_rx_u_din_write_enable]
#set_load 0.0619125  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[0]}]
#set_resistance 0.00929085  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[0]}]
#set_load 0.972855  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[1]}]
#set_resistance 0.141479  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[1]}]
#set_load 0.291945  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[2]}]
#set_resistance 0.0425247  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[2]}]
#set_load 0.572617  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[3]}]
#set_resistance 0.0845133  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[3]}]
#set_load 0.206766  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[4]}]
#set_resistance 0.0313673  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[4]}]
#set_load 0.28896  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[5]}]
#set_resistance 0.0430787  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[5]}]
#set_load 0.625089  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[6]}]
#set_resistance 0.0936262  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[6]}]
#set_load 0.826931  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[7]}]
#set_resistance 0.124291  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[7]}]
#set_load 0.360924  [get_nets {u_dcfifo_tx_u_dout_read_token[0]}]
#set_resistance 0.0465423  [get_nets {u_dcfifo_tx_u_dout_read_token[0]}]
#set_load 0.827804  [get_nets {u_dcfifo_tx_u_dout_read_token[1]}]
#set_resistance 0.0989702  [get_nets {u_dcfifo_tx_u_dout_read_token[1]}]
#set_load 0.701348  [get_nets {u_dcfifo_tx_u_dout_read_token[2]}]
#set_resistance 0.0830314  [get_nets {u_dcfifo_tx_u_dout_read_token[2]}]
#set_load 0.360152  [get_nets {u_dcfifo_tx_u_dout_read_token[3]}]
#set_resistance 0.0415887  [get_nets {u_dcfifo_tx_u_dout_read_token[3]}]
#set_load 0.471405  [get_nets {u_dcfifo_tx_u_dout_read_token[4]}]
#set_resistance 0.0597233  [get_nets {u_dcfifo_tx_u_dout_read_token[4]}]
#set_load 0.534854  [get_nets {u_dcfifo_tx_u_dout_read_token[5]}]
#set_resistance 0.0687436  [get_nets {u_dcfifo_tx_u_dout_read_token[5]}]
#set_load 0.563864  [get_nets {u_dcfifo_tx_u_dout_read_token[6]}]
#set_resistance 0.0720307  [get_nets {u_dcfifo_tx_u_dout_read_token[6]}]
#set_load 0.592962  [get_nets {u_dcfifo_tx_u_dout_read_token[7]}]
#set_resistance 0.0755386  [get_nets {u_dcfifo_tx_u_dout_read_token[7]}]
#set_load 0.539705  [get_nets u_dcfifo_tx_u_dout_read_enable]
#set_resistance 0.0821059  [get_nets u_dcfifo_tx_u_dout_read_enable]
#set_load 0.295726  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[0]}]
#set_resistance 0.04487  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[0]}]
#set_load 0.489552  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[1]}]
#set_resistance 0.0731112  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[1]}]
#set_load 0.287255  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[2]}]
#set_resistance 0.0428364  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[2]}]
#set_load 0.553393  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[3]}]
#set_resistance 0.080712  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[3]}]
#set_load 0.472346  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[4]}]
#set_resistance 0.0711463  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[4]}]
#set_load 0.750392  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[5]}]
#set_resistance 0.110901  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[5]}]
#set_load 0.609896  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[6]}]
#set_resistance 0.0879882  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[6]}]
#set_load 0.358929  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[7]}]
#set_resistance 0.0529798  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[7]}]
#set_load 0.510397  [get_nets {u_dcfifo_rx_u_dout_read_token[0]}]
#set_resistance 0.0644096  [get_nets {u_dcfifo_rx_u_dout_read_token[0]}]
#set_load 0.418928  [get_nets {u_dcfifo_rx_u_dout_read_token[1]}]
#set_resistance 0.0530123  [get_nets {u_dcfifo_rx_u_dout_read_token[1]}]
#set_load 0.537106  [get_nets {u_dcfifo_rx_u_dout_read_token[2]}]
#set_resistance 0.0671968  [get_nets {u_dcfifo_rx_u_dout_read_token[2]}]
#set_load 0.797804  [get_nets {u_dcfifo_rx_u_dout_read_token[3]}]
#set_resistance 0.0874344  [get_nets {u_dcfifo_rx_u_dout_read_token[3]}]
#set_load 0.593603  [get_nets {u_dcfifo_rx_u_dout_read_token[4]}]
#set_resistance 0.0649003  [get_nets {u_dcfifo_rx_u_dout_read_token[4]}]
#set_load 1.28304  [get_nets {u_dcfifo_rx_u_dout_read_token[5]}]
#set_resistance 0.132669  [get_nets {u_dcfifo_rx_u_dout_read_token[5]}]
#set_load 0.862501  [get_nets {u_dcfifo_rx_u_dout_read_token[6]}]
#set_resistance 0.108192  [get_nets {u_dcfifo_rx_u_dout_read_token[6]}]
#set_load 0.402002  [get_nets {u_dcfifo_rx_u_dout_read_token[7]}]
#set_resistance 0.0512676  [get_nets {u_dcfifo_rx_u_dout_read_token[7]}]
#set_load 0.460657  [get_nets u_dcfifo_tx_u_din_buffer_N33]
#set_resistance 0.0681501  [get_nets u_dcfifo_tx_u_din_buffer_N33]
#set_load 0.557551  [get_nets u_dcfifo_tx_u_din_buffer_N32]
#set_resistance 0.0841095  [get_nets u_dcfifo_tx_u_din_buffer_N32]
#set_load 0.722873  [get_nets u_dcfifo_tx_u_din_buffer_N31]
#set_resistance 0.108663  [get_nets u_dcfifo_tx_u_din_buffer_N31]
#set_load 1.08749  [get_nets u_dcfifo_tx_u_din_buffer_N30]
#set_resistance 0.164176  [get_nets u_dcfifo_tx_u_din_buffer_N30]
#set_load 0.82849  [get_nets u_dcfifo_tx_u_din_buffer_N29]
#set_resistance 0.123009  [get_nets u_dcfifo_tx_u_din_buffer_N29]
#set_load 0.83711  [get_nets u_dcfifo_tx_u_din_buffer_N28]
#set_resistance 0.125517  [get_nets u_dcfifo_tx_u_din_buffer_N28]
#set_load 0.535799  [get_nets u_dcfifo_tx_u_din_buffer_N27]
#set_resistance 0.080616  [get_nets u_dcfifo_tx_u_din_buffer_N27]
#set_load 0.282735  [get_nets u_dcfifo_tx_u_din_buffer_N26]
#set_resistance 0.0422856  [get_nets u_dcfifo_tx_u_din_buffer_N26]
#set_load 0.0259109  [get_nets {u_dcfifo_tx_u_din_buffer_data[0]}]
#set_resistance 0.00372868  [get_nets {u_dcfifo_tx_u_din_buffer_data[0]}]
#set_load 0.264543  [get_nets {u_dcfifo_tx_u_din_buffer_data[1]}]
#set_resistance 0.0394186  [get_nets {u_dcfifo_tx_u_din_buffer_data[1]}]
#set_load 0.366343  [get_nets {u_dcfifo_tx_u_din_buffer_data[2]}]
#set_resistance 0.054562  [get_nets {u_dcfifo_tx_u_din_buffer_data[2]}]
#set_load 0.11063  [get_nets {u_dcfifo_tx_u_din_buffer_data[3]}]
#set_resistance 0.0163516  [get_nets {u_dcfifo_tx_u_din_buffer_data[3]}]
#set_load 0.156329  [get_nets {u_dcfifo_tx_u_din_buffer_data[4]}]
#set_resistance 0.0230799  [get_nets {u_dcfifo_tx_u_din_buffer_data[4]}]
#set_load 0.233061  [get_nets {u_dcfifo_tx_u_din_buffer_data[5]}]
#set_resistance 0.0352092  [get_nets {u_dcfifo_tx_u_din_buffer_data[5]}]
#set_load 0.193296  [get_nets {u_dcfifo_tx_u_din_buffer_data[6]}]
#set_resistance 0.0289315  [get_nets {u_dcfifo_tx_u_din_buffer_data[6]}]
#set_load 0.271281  [get_nets {u_dcfifo_tx_u_din_buffer_data[7]}]
#set_resistance 0.0399193  [get_nets {u_dcfifo_tx_u_din_buffer_data[7]}]
#set_load 0.669172  [get_nets {u_dcfifo_tx_u_din_buffer_data[8]}]
#set_resistance 0.101533  [get_nets {u_dcfifo_tx_u_din_buffer_data[8]}]
#set_load 0.599254  [get_nets {u_dcfifo_tx_u_din_buffer_data[9]}]
#set_resistance 0.0909333  [get_nets {u_dcfifo_tx_u_din_buffer_data[9]}]
#set_load 0.184337  [get_nets {u_dcfifo_tx_u_din_buffer_data[10]}]
#set_resistance 0.0268315  [get_nets {u_dcfifo_tx_u_din_buffer_data[10]}]
#set_load 0.109647  [get_nets {u_dcfifo_tx_u_din_buffer_data[11]}]
#set_resistance 0.0161992  [get_nets {u_dcfifo_tx_u_din_buffer_data[11]}]
#set_load 0.266548  [get_nets {u_dcfifo_tx_u_din_buffer_data[12]}]
#set_resistance 0.0400097  [get_nets {u_dcfifo_tx_u_din_buffer_data[12]}]
#set_load 0.164053  [get_nets {u_dcfifo_tx_u_din_buffer_data[13]}]
#set_resistance 0.0248739  [get_nets {u_dcfifo_tx_u_din_buffer_data[13]}]
#set_load 0.408947  [get_nets {u_dcfifo_tx_u_din_buffer_data[14]}]
#set_resistance 0.0617868  [get_nets {u_dcfifo_tx_u_din_buffer_data[14]}]
#set_load 0.14241  [get_nets {u_dcfifo_tx_u_din_buffer_data[15]}]
#set_resistance 0.0215031  [get_nets {u_dcfifo_tx_u_din_buffer_data[15]}]
#set_load 0.14851  [get_nets {u_dcfifo_tx_u_din_buffer_data[16]}]
#set_resistance 0.0225649  [get_nets {u_dcfifo_tx_u_din_buffer_data[16]}]
#set_load 0.216333  [get_nets {u_dcfifo_tx_u_din_buffer_data[17]}]
#set_resistance 0.0327957  [get_nets {u_dcfifo_tx_u_din_buffer_data[17]}]
#set_load 0.985285  [get_nets {u_dcfifo_tx_u_din_buffer_data[18]}]
#set_resistance 0.149865  [get_nets {u_dcfifo_tx_u_din_buffer_data[18]}]
#set_load 0.461075  [get_nets {u_dcfifo_tx_u_din_buffer_data[19]}]
#set_resistance 0.0697429  [get_nets {u_dcfifo_tx_u_din_buffer_data[19]}]
#set_load 0.256043  [get_nets {u_dcfifo_tx_u_din_buffer_data[20]}]
#set_resistance 0.0388719  [get_nets {u_dcfifo_tx_u_din_buffer_data[20]}]
#set_load 0.353124  [get_nets {u_dcfifo_tx_u_din_buffer_data[21]}]
#set_resistance 0.0534014  [get_nets {u_dcfifo_tx_u_din_buffer_data[21]}]
#set_load 0.0571673  [get_nets {u_dcfifo_tx_u_din_buffer_data[22]}]
#set_resistance 0.00833825  [get_nets {u_dcfifo_tx_u_din_buffer_data[22]}]
#set_load 0.17618  [get_nets {u_dcfifo_tx_u_din_buffer_data[23]}]
#set_resistance 0.026268  [get_nets {u_dcfifo_tx_u_din_buffer_data[23]}]
#set_load 0.112773  [get_nets {u_dcfifo_tx_u_din_buffer_data[24]}]
#set_resistance 0.0167912  [get_nets {u_dcfifo_tx_u_din_buffer_data[24]}]
#set_load 0.152927  [get_nets {u_dcfifo_tx_u_din_buffer_data[25]}]
#set_resistance 0.023182  [get_nets {u_dcfifo_tx_u_din_buffer_data[25]}]
#set_load 0.0470502  [get_nets {u_dcfifo_tx_u_din_buffer_data[26]}]
#set_resistance 0.00698102  [get_nets {u_dcfifo_tx_u_din_buffer_data[26]}]
#set_load 0.123464  [get_nets {u_dcfifo_tx_u_din_buffer_data[27]}]
#set_resistance 0.0180836  [get_nets {u_dcfifo_tx_u_din_buffer_data[27]}]
#set_load 0.0517947  [get_nets {u_dcfifo_tx_u_din_buffer_data[28]}]
#set_resistance 0.0075033  [get_nets {u_dcfifo_tx_u_din_buffer_data[28]}]
#set_load 0.143096  [get_nets {u_dcfifo_tx_u_din_buffer_data[29]}]
#set_resistance 0.0214175  [get_nets {u_dcfifo_tx_u_din_buffer_data[29]}]
#set_load 0.0803624  [get_nets {u_dcfifo_tx_u_din_buffer_data[30]}]
#set_resistance 0.0116465  [get_nets {u_dcfifo_tx_u_din_buffer_data[30]}]
#set_load 0.135477  [get_nets {u_dcfifo_tx_u_din_buffer_data[31]}]
#set_resistance 0.0198832  [get_nets {u_dcfifo_tx_u_din_buffer_data[31]}]
#set_load 0.0506935  [get_nets {u_dcfifo_tx_u_din_buffer_data[32]}]
#set_resistance 0.00731965  [get_nets {u_dcfifo_tx_u_din_buffer_data[32]}]
#set_load 0.377353  [get_nets {u_dcfifo_tx_u_din_buffer_data[33]}]
#set_resistance 0.0544817  [get_nets {u_dcfifo_tx_u_din_buffer_data[33]}]
#set_load 0.435042  [get_nets {u_dcfifo_tx_u_din_buffer_data[34]}]
#set_resistance 0.0628599  [get_nets {u_dcfifo_tx_u_din_buffer_data[34]}]
#set_load 0.11469  [get_nets {u_dcfifo_tx_u_din_buffer_data[35]}]
#set_resistance 0.0170247  [get_nets {u_dcfifo_tx_u_din_buffer_data[35]}]
#set_load 0.408679  [get_nets {u_dcfifo_tx_u_din_buffer_data[36]}]
#set_resistance 0.0619397  [get_nets {u_dcfifo_tx_u_din_buffer_data[36]}]
#set_load 0.55632  [get_nets {u_dcfifo_tx_u_din_buffer_data[37]}]
#set_resistance 0.084501  [get_nets {u_dcfifo_tx_u_din_buffer_data[37]}]
#set_load 0.304332  [get_nets {u_dcfifo_tx_u_din_buffer_data[38]}]
#set_resistance 0.0460676  [get_nets {u_dcfifo_tx_u_din_buffer_data[38]}]
#set_load 0.506441  [get_nets {u_dcfifo_tx_u_din_buffer_data[39]}]
#set_resistance 0.0742059  [get_nets {u_dcfifo_tx_u_din_buffer_data[39]}]
#set_load 0.679174  [get_nets {u_dcfifo_tx_u_din_buffer_data[40]}]
#set_resistance 0.103152  [get_nets {u_dcfifo_tx_u_din_buffer_data[40]}]
#set_load 0.490004  [get_nets {u_dcfifo_tx_u_din_buffer_data[41]}]
#set_resistance 0.073967  [get_nets {u_dcfifo_tx_u_din_buffer_data[41]}]
#set_load 0.183804  [get_nets {u_dcfifo_tx_u_din_buffer_data[42]}]
#set_resistance 0.0270655  [get_nets {u_dcfifo_tx_u_din_buffer_data[42]}]
#set_load 0.305305  [get_nets {u_dcfifo_tx_u_din_buffer_data[43]}]
#set_resistance 0.0463048  [get_nets {u_dcfifo_tx_u_din_buffer_data[43]}]
#set_load 0.0425326  [get_nets {u_dcfifo_tx_u_din_buffer_data[44]}]
#set_resistance 0.00628675  [get_nets {u_dcfifo_tx_u_din_buffer_data[44]}]
#set_load 0.115238  [get_nets {u_dcfifo_tx_u_din_buffer_data[45]}]
#set_resistance 0.0171687  [get_nets {u_dcfifo_tx_u_din_buffer_data[45]}]
#set_load 0.220194  [get_nets {u_dcfifo_tx_u_din_buffer_data[46]}]
#set_resistance 0.0334776  [get_nets {u_dcfifo_tx_u_din_buffer_data[46]}]
#set_load 0.195305  [get_nets {u_dcfifo_tx_u_din_buffer_data[47]}]
#set_resistance 0.0293792  [get_nets {u_dcfifo_tx_u_din_buffer_data[47]}]
#set_load 0.186713  [get_nets {u_dcfifo_tx_u_din_buffer_data[48]}]
#set_resistance 0.0270339  [get_nets {u_dcfifo_tx_u_din_buffer_data[48]}]
#set_load 0.473791  [get_nets {u_dcfifo_tx_u_din_buffer_data[49]}]
#set_resistance 0.0682292  [get_nets {u_dcfifo_tx_u_din_buffer_data[49]}]
#set_load 1.02488  [get_nets {u_dcfifo_tx_u_din_buffer_data[50]}]
#set_resistance 0.154821  [get_nets {u_dcfifo_tx_u_din_buffer_data[50]}]
#set_load 0.284548  [get_nets {u_dcfifo_tx_u_din_buffer_data[51]}]
#set_resistance 0.0414314  [get_nets {u_dcfifo_tx_u_din_buffer_data[51]}]
#set_load 0.182104  [get_nets {u_dcfifo_tx_u_din_buffer_data[52]}]
#set_resistance 0.027612  [get_nets {u_dcfifo_tx_u_din_buffer_data[52]}]
#set_load 0.234723  [get_nets {u_dcfifo_tx_u_din_buffer_data[53]}]
#set_resistance 0.0356476  [get_nets {u_dcfifo_tx_u_din_buffer_data[53]}]
#set_load 0.167166  [get_nets {u_dcfifo_tx_u_din_buffer_data[54]}]
#set_resistance 0.0243642  [get_nets {u_dcfifo_tx_u_din_buffer_data[54]}]
#set_load 0.186708  [get_nets {u_dcfifo_tx_u_din_buffer_data[55]}]
#set_resistance 0.0272752  [get_nets {u_dcfifo_tx_u_din_buffer_data[55]}]
#set_load 0.0366535  [get_nets {u_dcfifo_tx_u_din_buffer_data[56]}]
#set_resistance 0.00524213  [get_nets {u_dcfifo_tx_u_din_buffer_data[56]}]
#set_load 0.0667614  [get_nets {u_dcfifo_tx_u_din_buffer_data[57]}]
#set_resistance 0.0100793  [get_nets {u_dcfifo_tx_u_din_buffer_data[57]}]
#set_load 0.172321  [get_nets {u_dcfifo_tx_u_din_buffer_data[58]}]
#set_resistance 0.0259122  [get_nets {u_dcfifo_tx_u_din_buffer_data[58]}]
#set_load 0.14725  [get_nets {u_dcfifo_tx_u_din_buffer_data[59]}]
#set_resistance 0.0223047  [get_nets {u_dcfifo_tx_u_din_buffer_data[59]}]
#set_load 0.115089  [get_nets {u_dcfifo_tx_u_din_buffer_data[60]}]
#set_resistance 0.0173138  [get_nets {u_dcfifo_tx_u_din_buffer_data[60]}]
#set_load 0.199257  [get_nets {u_dcfifo_tx_u_din_buffer_data[61]}]
#set_resistance 0.0298188  [get_nets {u_dcfifo_tx_u_din_buffer_data[61]}]
#set_load 0.228962  [get_nets {u_dcfifo_tx_u_din_buffer_data[62]}]
#set_resistance 0.0338649  [get_nets {u_dcfifo_tx_u_din_buffer_data[62]}]
#set_load 0.207072  [get_nets {u_dcfifo_tx_u_din_buffer_data[63]}]
#set_resistance 0.0309598  [get_nets {u_dcfifo_tx_u_din_buffer_data[63]}]
#set_load 0.185625  [get_nets {u_dcfifo_tx_u_din_buffer_data[64]}]
#set_resistance 0.0272022  [get_nets {u_dcfifo_tx_u_din_buffer_data[64]}]
#set_load 0.21074  [get_nets {u_dcfifo_tx_u_din_buffer_data[65]}]
#set_resistance 0.0306135  [get_nets {u_dcfifo_tx_u_din_buffer_data[65]}]
#set_load 0.227624  [get_nets {u_dcfifo_tx_u_din_buffer_data[66]}]
#set_resistance 0.0340359  [get_nets {u_dcfifo_tx_u_din_buffer_data[66]}]
#set_load 0.092706  [get_nets {u_dcfifo_tx_u_din_buffer_data[67]}]
#set_resistance 0.0134099  [get_nets {u_dcfifo_tx_u_din_buffer_data[67]}]
#set_load 0.468934  [get_nets {u_dcfifo_tx_u_din_buffer_data[68]}]
#set_resistance 0.0712094  [get_nets {u_dcfifo_tx_u_din_buffer_data[68]}]
#set_load 0.321363  [get_nets {u_dcfifo_tx_u_din_buffer_data[69]}]
#set_resistance 0.0487451  [get_nets {u_dcfifo_tx_u_din_buffer_data[69]}]
#set_load 0.398247  [get_nets {u_dcfifo_tx_u_din_buffer_data[70]}]
#set_resistance 0.0601947  [get_nets {u_dcfifo_tx_u_din_buffer_data[70]}]
#set_load 0.586918  [get_nets {u_dcfifo_tx_u_din_buffer_data[71]}]
#set_resistance 0.086275  [get_nets {u_dcfifo_tx_u_din_buffer_data[71]}]
#set_load 0.797401  [get_nets {u_dcfifo_tx_u_din_buffer_data[72]}]
#set_resistance 0.12124  [get_nets {u_dcfifo_tx_u_din_buffer_data[72]}]
#set_load 0.850476  [get_nets {u_dcfifo_tx_u_din_buffer_data[73]}]
#set_resistance 0.128866  [get_nets {u_dcfifo_tx_u_din_buffer_data[73]}]
#set_load 0.0293833  [get_nets {u_dcfifo_tx_u_din_buffer_data[74]}]
#set_resistance 0.00425173  [get_nets {u_dcfifo_tx_u_din_buffer_data[74]}]
#set_load 0.0440586  [get_nets {u_dcfifo_tx_u_din_buffer_data[75]}]
#set_resistance 0.00658315  [get_nets {u_dcfifo_tx_u_din_buffer_data[75]}]
#set_load 0.176247  [get_nets {u_dcfifo_tx_u_din_buffer_data[76]}]
#set_resistance 0.0260717  [get_nets {u_dcfifo_tx_u_din_buffer_data[76]}]
#set_load 0.128897  [get_nets {u_dcfifo_tx_u_din_buffer_data[77]}]
#set_resistance 0.0189114  [get_nets {u_dcfifo_tx_u_din_buffer_data[77]}]
#set_load 0.0269483  [get_nets {u_dcfifo_tx_u_din_buffer_data[78]}]
#set_resistance 0.00396519  [get_nets {u_dcfifo_tx_u_din_buffer_data[78]}]
#set_load 0.142603  [get_nets {u_dcfifo_tx_u_din_buffer_data[79]}]
#set_resistance 0.0214359  [get_nets {u_dcfifo_tx_u_din_buffer_data[79]}]
#set_load 0.0324832  [get_nets {u_dcfifo_tx_u_din_buffer_data[80]}]
#set_resistance 0.00478534  [get_nets {u_dcfifo_tx_u_din_buffer_data[80]}]
#set_load 0.0833004  [get_nets {u_dcfifo_tx_u_din_buffer_data[81]}]
#set_resistance 0.0124883  [get_nets {u_dcfifo_tx_u_din_buffer_data[81]}]
#set_load 0.779131  [get_nets {u_dcfifo_tx_u_din_buffer_data[82]}]
#set_resistance 0.118302  [get_nets {u_dcfifo_tx_u_din_buffer_data[82]}]
#set_load 0.37647  [get_nets {u_dcfifo_tx_u_din_buffer_data[83]}]
#set_resistance 0.0565972  [get_nets {u_dcfifo_tx_u_din_buffer_data[83]}]
#set_load 0.228532  [get_nets {u_dcfifo_tx_u_din_buffer_data[84]}]
#set_resistance 0.0347041  [get_nets {u_dcfifo_tx_u_din_buffer_data[84]}]
#set_load 0.602561  [get_nets {u_dcfifo_tx_u_din_buffer_data[85]}]
#set_resistance 0.0894174  [get_nets {u_dcfifo_tx_u_din_buffer_data[85]}]
#set_load 0.0551894  [get_nets {u_dcfifo_tx_u_din_buffer_data[86]}]
#set_resistance 0.00839231  [get_nets {u_dcfifo_tx_u_din_buffer_data[86]}]
#set_load 0.195905  [get_nets {u_dcfifo_tx_u_din_buffer_data[87]}]
#set_resistance 0.0292879  [get_nets {u_dcfifo_tx_u_din_buffer_data[87]}]
#set_load 0.0522622  [get_nets {u_dcfifo_tx_u_din_buffer_data[88]}]
#set_resistance 0.00783727  [get_nets {u_dcfifo_tx_u_din_buffer_data[88]}]
#set_load 0.541611  [get_nets {u_dcfifo_tx_u_din_buffer_data[89]}]
#set_resistance 0.0789034  [get_nets {u_dcfifo_tx_u_din_buffer_data[89]}]
#set_load 0.0624319  [get_nets {u_dcfifo_tx_u_din_buffer_data[90]}]
#set_resistance 0.00911569  [get_nets {u_dcfifo_tx_u_din_buffer_data[90]}]
#set_load 0.0637584  [get_nets {u_dcfifo_tx_u_din_buffer_data[91]}]
#set_resistance 0.00963594  [get_nets {u_dcfifo_tx_u_din_buffer_data[91]}]
#set_load 0.176329  [get_nets {u_dcfifo_tx_u_din_buffer_data[92]}]
#set_resistance 0.0264424  [get_nets {u_dcfifo_tx_u_din_buffer_data[92]}]
#set_load 0.0755146  [get_nets {u_dcfifo_tx_u_din_buffer_data[93]}]
#set_resistance 0.0110276  [get_nets {u_dcfifo_tx_u_din_buffer_data[93]}]
#set_load 0.118877  [get_nets {u_dcfifo_tx_u_din_buffer_data[94]}]
#set_resistance 0.0174618  [get_nets {u_dcfifo_tx_u_din_buffer_data[94]}]
#set_load 0.420352  [get_nets {u_dcfifo_tx_u_din_buffer_data[95]}]
#set_resistance 0.0607959  [get_nets {u_dcfifo_tx_u_din_buffer_data[95]}]
#set_load 0.207362  [get_nets {u_dcfifo_tx_u_din_buffer_data[96]}]
#set_resistance 0.0308784  [get_nets {u_dcfifo_tx_u_din_buffer_data[96]}]
#set_load 0.0362817  [get_nets {u_dcfifo_tx_u_din_buffer_data[97]}]
#set_resistance 0.00520705  [get_nets {u_dcfifo_tx_u_din_buffer_data[97]}]
#set_load 0.517453  [get_nets {u_dcfifo_tx_u_din_buffer_data[98]}]
#set_resistance 0.0760881  [get_nets {u_dcfifo_tx_u_din_buffer_data[98]}]
#set_load 0.0596709  [get_nets {u_dcfifo_tx_u_din_buffer_data[99]}]
#set_resistance 0.00895005  [get_nets {u_dcfifo_tx_u_din_buffer_data[99]}]
#set_load 0.191739  [get_nets {u_dcfifo_tx_u_din_buffer_data[100]}]
#set_resistance 0.0287333  [get_nets {u_dcfifo_tx_u_din_buffer_data[100]}]
#set_load 0.0535566  [get_nets {u_dcfifo_tx_u_din_buffer_data[101]}]
#set_resistance 0.00779063  [get_nets {u_dcfifo_tx_u_din_buffer_data[101]}]
#set_load 0.0845897  [get_nets {u_dcfifo_tx_u_din_buffer_data[102]}]
#set_resistance 0.0127612  [get_nets {u_dcfifo_tx_u_din_buffer_data[102]}]
#set_load 0.641364  [get_nets {u_dcfifo_tx_u_din_buffer_data[103]}]
#set_resistance 0.0935605  [get_nets {u_dcfifo_tx_u_din_buffer_data[103]}]
#set_load 0.0758853  [get_nets {u_dcfifo_tx_u_din_buffer_data[104]}]
#set_resistance 0.0108931  [get_nets {u_dcfifo_tx_u_din_buffer_data[104]}]
#set_load 0.365912  [get_nets {u_dcfifo_tx_u_din_buffer_data[105]}]
#set_resistance 0.0545406  [get_nets {u_dcfifo_tx_u_din_buffer_data[105]}]
#set_load 0.244321  [get_nets {u_dcfifo_tx_u_din_buffer_data[106]}]
#set_resistance 0.036052  [get_nets {u_dcfifo_tx_u_din_buffer_data[106]}]
#set_load 0.154368  [get_nets {u_dcfifo_tx_u_din_buffer_data[107]}]
#set_resistance 0.0228926  [get_nets {u_dcfifo_tx_u_din_buffer_data[107]}]
#set_load 0.0651901  [get_nets {u_dcfifo_tx_u_din_buffer_data[108]}]
#set_resistance 0.00948349  [get_nets {u_dcfifo_tx_u_din_buffer_data[108]}]
#set_load 0.484599  [get_nets {u_dcfifo_tx_u_din_buffer_data[109]}]
#set_resistance 0.0707461  [get_nets {u_dcfifo_tx_u_din_buffer_data[109]}]
#set_load 0.631951  [get_nets {u_dcfifo_tx_u_din_buffer_data[110]}]
#set_resistance 0.0917718  [get_nets {u_dcfifo_tx_u_din_buffer_data[110]}]
#set_load 0.707369  [get_nets {u_dcfifo_tx_u_din_buffer_data[111]}]
#set_resistance 0.103146  [get_nets {u_dcfifo_tx_u_din_buffer_data[111]}]
#set_load 0.70709  [get_nets {u_dcfifo_tx_u_din_buffer_data[112]}]
#set_resistance 0.101232  [get_nets {u_dcfifo_tx_u_din_buffer_data[112]}]
#set_load 1.08426  [get_nets {u_dcfifo_tx_u_din_buffer_data[113]}]
#set_resistance 0.156381  [get_nets {u_dcfifo_tx_u_din_buffer_data[113]}]
#set_load 0.112662  [get_nets {u_dcfifo_tx_u_din_buffer_data[114]}]
#set_resistance 0.0162448  [get_nets {u_dcfifo_tx_u_din_buffer_data[114]}]
#set_load 0.501611  [get_nets {u_dcfifo_tx_u_din_buffer_data[115]}]
#set_resistance 0.0717416  [get_nets {u_dcfifo_tx_u_din_buffer_data[115]}]
#set_load 0.763312  [get_nets {u_dcfifo_tx_u_din_buffer_data[116]}]
#set_resistance 0.109854  [get_nets {u_dcfifo_tx_u_din_buffer_data[116]}]
#set_load 1.07912  [get_nets {u_dcfifo_tx_u_din_buffer_data[117]}]
#set_resistance 0.155641  [get_nets {u_dcfifo_tx_u_din_buffer_data[117]}]
#set_load 0.39658  [get_nets {u_dcfifo_tx_u_din_buffer_data[118]}]
#set_resistance 0.0579764  [get_nets {u_dcfifo_tx_u_din_buffer_data[118]}]
#set_load 1.07144  [get_nets {u_dcfifo_tx_u_din_buffer_data[119]}]
#set_resistance 0.153332  [get_nets {u_dcfifo_tx_u_din_buffer_data[119]}]
#set_load 0.668625  [get_nets {u_dcfifo_tx_u_din_buffer_data[120]}]
#set_resistance 0.0961726  [get_nets {u_dcfifo_tx_u_din_buffer_data[120]}]
#set_load 0.999629  [get_nets {u_dcfifo_tx_u_din_buffer_data[121]}]
#set_resistance 0.143333  [get_nets {u_dcfifo_tx_u_din_buffer_data[121]}]
#set_load 0.0997584  [get_nets {u_dcfifo_tx_u_din_buffer_data[122]}]
#set_resistance 0.0147156  [get_nets {u_dcfifo_tx_u_din_buffer_data[122]}]
#set_load 0.269506  [get_nets {u_dcfifo_tx_u_din_buffer_data[123]}]
#set_resistance 0.040434  [get_nets {u_dcfifo_tx_u_din_buffer_data[123]}]
#set_load 0.0740196  [get_nets {u_dcfifo_tx_u_din_buffer_data[124]}]
#set_resistance 0.0106526  [get_nets {u_dcfifo_tx_u_din_buffer_data[124]}]
#set_load 0.590554  [get_nets {u_dcfifo_tx_u_din_buffer_data[125]}]
#set_resistance 0.0845143  [get_nets {u_dcfifo_tx_u_din_buffer_data[125]}]
#set_load 0.160057  [get_nets {u_dcfifo_tx_u_din_buffer_data[126]}]
#set_resistance 0.023385  [get_nets {u_dcfifo_tx_u_din_buffer_data[126]}]
#set_load 0.156515  [get_nets {u_dcfifo_tx_u_din_buffer_data[127]}]
#set_resistance 0.0235408  [get_nets {u_dcfifo_tx_u_din_buffer_data[127]}]
#set_load 0.254194  [get_nets {u_dcfifo_tx_u_din_buffer_data[128]}]
#set_resistance 0.0381552  [get_nets {u_dcfifo_tx_u_din_buffer_data[128]}]
#set_load 0.0720405  [get_nets {u_dcfifo_tx_u_din_buffer_data[129]}]
#set_resistance 0.0109348  [get_nets {u_dcfifo_tx_u_din_buffer_data[129]}]
#set_load 0.280586  [get_nets {u_dcfifo_tx_u_din_buffer_data[130]}]
#set_resistance 0.0407572  [get_nets {u_dcfifo_tx_u_din_buffer_data[130]}]
#set_load 0.0633848  [get_nets {u_dcfifo_tx_u_din_buffer_data[131]}]
#set_resistance 0.00951611  [get_nets {u_dcfifo_tx_u_din_buffer_data[131]}]
#set_load 0.0656761  [get_nets {u_dcfifo_tx_u_din_buffer_data[132]}]
#set_resistance 0.00942606  [get_nets {u_dcfifo_tx_u_din_buffer_data[132]}]
#set_load 0.0289347  [get_nets {u_dcfifo_tx_u_din_buffer_data[133]}]
#set_resistance 0.00421748  [get_nets {u_dcfifo_tx_u_din_buffer_data[133]}]
#set_load 0.0863998  [get_nets {u_dcfifo_tx_u_din_buffer_data[134]}]
#set_resistance 0.0127285  [get_nets {u_dcfifo_tx_u_din_buffer_data[134]}]
#set_load 0.22655  [get_nets {u_dcfifo_tx_u_din_buffer_data[135]}]
#set_resistance 0.0336694  [get_nets {u_dcfifo_tx_u_din_buffer_data[135]}]
#set_load 0.0657826  [get_nets {u_dcfifo_tx_u_din_buffer_data[136]}]
#set_resistance 0.00951618  [get_nets {u_dcfifo_tx_u_din_buffer_data[136]}]
#set_load 0.368646  [get_nets {u_dcfifo_tx_u_din_buffer_data[137]}]
#set_resistance 0.0538393  [get_nets {u_dcfifo_tx_u_din_buffer_data[137]}]
#set_load 0.199514  [get_nets {u_dcfifo_tx_u_din_buffer_data[138]}]
#set_resistance 0.0296726  [get_nets {u_dcfifo_tx_u_din_buffer_data[138]}]
#set_load 0.298426  [get_nets {u_dcfifo_tx_u_din_buffer_data[139]}]
#set_resistance 0.0438171  [get_nets {u_dcfifo_tx_u_din_buffer_data[139]}]
#set_load 0.0877437  [get_nets {u_dcfifo_tx_u_din_buffer_data[140]}]
#set_resistance 0.0131443  [get_nets {u_dcfifo_tx_u_din_buffer_data[140]}]
#set_load 0.21013  [get_nets {u_dcfifo_tx_u_din_buffer_data[141]}]
#set_resistance 0.0314221  [get_nets {u_dcfifo_tx_u_din_buffer_data[141]}]
#set_load 0.0969453  [get_nets {u_dcfifo_tx_u_din_buffer_data[142]}]
#set_resistance 0.0145049  [get_nets {u_dcfifo_tx_u_din_buffer_data[142]}]
#set_load 0.0443097  [get_nets {u_dcfifo_tx_u_din_buffer_data[143]}]
#set_resistance 0.00662607  [get_nets {u_dcfifo_tx_u_din_buffer_data[143]}]
#set_load 0.0865954  [get_nets {u_dcfifo_tx_u_din_buffer_data[144]}]
#set_resistance 0.013072  [get_nets {u_dcfifo_tx_u_din_buffer_data[144]}]
#set_load 0.161096  [get_nets {u_dcfifo_tx_u_din_buffer_data[145]}]
#set_resistance 0.024443  [get_nets {u_dcfifo_tx_u_din_buffer_data[145]}]
#set_load 0.601584  [get_nets {u_dcfifo_tx_u_din_buffer_data[146]}]
#set_resistance 0.0909993  [get_nets {u_dcfifo_tx_u_din_buffer_data[146]}]
#set_load 0.416217  [get_nets {u_dcfifo_tx_u_din_buffer_data[147]}]
#set_resistance 0.059928  [get_nets {u_dcfifo_tx_u_din_buffer_data[147]}]
#set_load 0.316355  [get_nets {u_dcfifo_tx_u_din_buffer_data[148]}]
#set_resistance 0.0472542  [get_nets {u_dcfifo_tx_u_din_buffer_data[148]}]
#set_load 0.300382  [get_nets {u_dcfifo_tx_u_din_buffer_data[149]}]
#set_resistance 0.0454715  [get_nets {u_dcfifo_tx_u_din_buffer_data[149]}]
#set_load 0.570512  [get_nets {u_dcfifo_tx_u_din_buffer_data[150]}]
#set_resistance 0.0823258  [get_nets {u_dcfifo_tx_u_din_buffer_data[150]}]
#set_load 0.0422766  [get_nets {u_dcfifo_tx_u_din_buffer_data[151]}]
#set_resistance 0.00622433  [get_nets {u_dcfifo_tx_u_din_buffer_data[151]}]
#set_load 0.300634  [get_nets {u_dcfifo_tx_u_din_buffer_data[152]}]
#set_resistance 0.0449341  [get_nets {u_dcfifo_tx_u_din_buffer_data[152]}]
#set_load 0.298986  [get_nets {u_dcfifo_tx_u_din_buffer_data[153]}]
#set_resistance 0.0453693  [get_nets {u_dcfifo_tx_u_din_buffer_data[153]}]
#set_load 0.0678833  [get_nets {u_dcfifo_tx_u_din_buffer_data[154]}]
#set_resistance 0.010191  [get_nets {u_dcfifo_tx_u_din_buffer_data[154]}]
#set_load 0.163472  [get_nets {u_dcfifo_tx_u_din_buffer_data[155]}]
#set_resistance 0.0245672  [get_nets {u_dcfifo_tx_u_din_buffer_data[155]}]
#set_load 0.0988736  [get_nets {u_dcfifo_tx_u_din_buffer_data[156]}]
#set_resistance 0.0148817  [get_nets {u_dcfifo_tx_u_din_buffer_data[156]}]
#set_load 0.594509  [get_nets {u_dcfifo_tx_u_din_buffer_data[157]}]
#set_resistance 0.085006  [get_nets {u_dcfifo_tx_u_din_buffer_data[157]}]
#set_load 0.213198  [get_nets {u_dcfifo_tx_u_din_buffer_data[158]}]
#set_resistance 0.0307499  [get_nets {u_dcfifo_tx_u_din_buffer_data[158]}]
#set_load 0.0671124  [get_nets {u_dcfifo_tx_u_din_buffer_data[159]}]
#set_resistance 0.0101081  [get_nets {u_dcfifo_tx_u_din_buffer_data[159]}]
#set_load 0.0654618  [get_nets {u_dcfifo_tx_u_din_buffer_data[160]}]
#set_resistance 0.00987174  [get_nets {u_dcfifo_tx_u_din_buffer_data[160]}]
#set_load 0.1336  [get_nets {u_dcfifo_tx_u_din_buffer_data[161]}]
#set_resistance 0.0202752  [get_nets {u_dcfifo_tx_u_din_buffer_data[161]}]
#set_load 0.503139  [get_nets {u_dcfifo_tx_u_din_buffer_data[162]}]
#set_resistance 0.0748155  [get_nets {u_dcfifo_tx_u_din_buffer_data[162]}]
#set_load 0.210469  [get_nets {u_dcfifo_tx_u_din_buffer_data[163]}]
#set_resistance 0.0316923  [get_nets {u_dcfifo_tx_u_din_buffer_data[163]}]
#set_load 0.358105  [get_nets {u_dcfifo_tx_u_din_buffer_data[164]}]
#set_resistance 0.0539733  [get_nets {u_dcfifo_tx_u_din_buffer_data[164]}]
#set_load 0.16037  [get_nets {u_dcfifo_tx_u_din_buffer_data[165]}]
#set_resistance 0.024327  [get_nets {u_dcfifo_tx_u_din_buffer_data[165]}]
#set_load 0.472622  [get_nets {u_dcfifo_tx_u_din_buffer_data[166]}]
#set_resistance 0.0682876  [get_nets {u_dcfifo_tx_u_din_buffer_data[166]}]
#set_load 0.062905  [get_nets {u_dcfifo_tx_u_din_buffer_data[167]}]
#set_resistance 0.00942352  [get_nets {u_dcfifo_tx_u_din_buffer_data[167]}]
#set_load 0.152887  [get_nets {u_dcfifo_tx_u_din_buffer_data[168]}]
#set_resistance 0.0226218  [get_nets {u_dcfifo_tx_u_din_buffer_data[168]}]
#set_load 0.258748  [get_nets {u_dcfifo_tx_u_din_buffer_data[169]}]
#set_resistance 0.0387708  [get_nets {u_dcfifo_tx_u_din_buffer_data[169]}]
#set_load 0.120349  [get_nets {u_dcfifo_tx_u_din_buffer_data[170]}]
#set_resistance 0.0180717  [get_nets {u_dcfifo_tx_u_din_buffer_data[170]}]
#set_load 0.0668751  [get_nets {u_dcfifo_tx_u_din_buffer_data[171]}]
#set_resistance 0.00971297  [get_nets {u_dcfifo_tx_u_din_buffer_data[171]}]
#set_load 0.187758  [get_nets {u_dcfifo_tx_u_din_buffer_data[172]}]
#set_resistance 0.0280788  [get_nets {u_dcfifo_tx_u_din_buffer_data[172]}]
#set_load 0.0430907  [get_nets {u_dcfifo_tx_u_din_buffer_data[173]}]
#set_resistance 0.00634589  [get_nets {u_dcfifo_tx_u_din_buffer_data[173]}]
#set_load 0.0750155  [get_nets {u_dcfifo_tx_u_din_buffer_data[174]}]
#set_resistance 0.0113916  [get_nets {u_dcfifo_tx_u_din_buffer_data[174]}]
#set_load 0.0525001  [get_nets {u_dcfifo_tx_u_din_buffer_data[175]}]
#set_resistance 0.00763257  [get_nets {u_dcfifo_tx_u_din_buffer_data[175]}]
#set_load 0.116295  [get_nets {u_dcfifo_tx_u_din_buffer_data[176]}]
#set_resistance 0.0174833  [get_nets {u_dcfifo_tx_u_din_buffer_data[176]}]
#set_load 0.0725165  [get_nets {u_dcfifo_tx_u_din_buffer_data[177]}]
#set_resistance 0.0106428  [get_nets {u_dcfifo_tx_u_din_buffer_data[177]}]
#set_load 0.294811  [get_nets {u_dcfifo_tx_u_din_buffer_data[178]}]
#set_resistance 0.0437064  [get_nets {u_dcfifo_tx_u_din_buffer_data[178]}]
#set_load 0.604562  [get_nets {u_dcfifo_tx_u_din_buffer_data[179]}]
#set_resistance 0.0883851  [get_nets {u_dcfifo_tx_u_din_buffer_data[179]}]
#set_load 0.0261412  [get_nets {u_dcfifo_tx_u_din_buffer_data[180]}]
#set_resistance 0.00374575  [get_nets {u_dcfifo_tx_u_din_buffer_data[180]}]
#set_load 0.0671014  [get_nets {u_dcfifo_tx_u_din_buffer_data[181]}]
#set_resistance 0.00970399  [get_nets {u_dcfifo_tx_u_din_buffer_data[181]}]
#set_load 0.147587  [get_nets {u_dcfifo_tx_u_din_buffer_data[182]}]
#set_resistance 0.0217991  [get_nets {u_dcfifo_tx_u_din_buffer_data[182]}]
#set_load 0.0371974  [get_nets {u_dcfifo_tx_u_din_buffer_data[183]}]
#set_resistance 0.00536011  [get_nets {u_dcfifo_tx_u_din_buffer_data[183]}]
#set_load 0.0722154  [get_nets {u_dcfifo_tx_u_din_buffer_data[184]}]
#set_resistance 0.0103396  [get_nets {u_dcfifo_tx_u_din_buffer_data[184]}]
#set_load 0.117596  [get_nets {u_dcfifo_tx_u_din_buffer_data[185]}]
#set_resistance 0.0170649  [get_nets {u_dcfifo_tx_u_din_buffer_data[185]}]
#set_load 0.204836  [get_nets {u_dcfifo_tx_u_din_buffer_data[186]}]
#set_resistance 0.0303711  [get_nets {u_dcfifo_tx_u_din_buffer_data[186]}]
#set_load 0.248038  [get_nets {u_dcfifo_tx_u_din_buffer_data[187]}]
#set_resistance 0.0365528  [get_nets {u_dcfifo_tx_u_din_buffer_data[187]}]
#set_load 0.549222  [get_nets {u_dcfifo_tx_u_din_buffer_data[188]}]
#set_resistance 0.078697  [get_nets {u_dcfifo_tx_u_din_buffer_data[188]}]
#set_load 0.563019  [get_nets {u_dcfifo_tx_u_din_buffer_data[189]}]
#set_resistance 0.0809206  [get_nets {u_dcfifo_tx_u_din_buffer_data[189]}]
#set_load 0.253261  [get_nets {u_dcfifo_tx_u_din_buffer_data[190]}]
#set_resistance 0.0371351  [get_nets {u_dcfifo_tx_u_din_buffer_data[190]}]
#set_load 0.359869  [get_nets {u_dcfifo_tx_u_din_buffer_data[191]}]
#set_resistance 0.0526175  [get_nets {u_dcfifo_tx_u_din_buffer_data[191]}]
#set_load 0.253063  [get_nets {u_dcfifo_tx_u_din_buffer_data[192]}]
#set_resistance 0.0367722  [get_nets {u_dcfifo_tx_u_din_buffer_data[192]}]
#set_load 0.15841  [get_nets {u_dcfifo_tx_u_din_buffer_data[193]}]
#set_resistance 0.0231226  [get_nets {u_dcfifo_tx_u_din_buffer_data[193]}]
#set_load 0.233179  [get_nets {u_dcfifo_tx_u_din_buffer_data[194]}]
#set_resistance 0.0347711  [get_nets {u_dcfifo_tx_u_din_buffer_data[194]}]
#set_load 0.144047  [get_nets {u_dcfifo_tx_u_din_buffer_data[195]}]
#set_resistance 0.0218309  [get_nets {u_dcfifo_tx_u_din_buffer_data[195]}]
#set_load 0.0596782  [get_nets {u_dcfifo_tx_u_din_buffer_data[196]}]
#set_resistance 0.00857181  [get_nets {u_dcfifo_tx_u_din_buffer_data[196]}]
#set_load 0.285178  [get_nets {u_dcfifo_tx_u_din_buffer_data[197]}]
#set_resistance 0.0415484  [get_nets {u_dcfifo_tx_u_din_buffer_data[197]}]
#set_load 0.271704  [get_nets {u_dcfifo_tx_u_din_buffer_data[198]}]
#set_resistance 0.040521  [get_nets {u_dcfifo_tx_u_din_buffer_data[198]}]
#set_load 0.290891  [get_nets {u_dcfifo_tx_u_din_buffer_data[199]}]
#set_resistance 0.0421645  [get_nets {u_dcfifo_tx_u_din_buffer_data[199]}]
#set_load 0.0905042  [get_nets {u_dcfifo_tx_u_din_buffer_data[200]}]
#set_resistance 0.0134534  [get_nets {u_dcfifo_tx_u_din_buffer_data[200]}]
#set_load 0.334381  [get_nets {u_dcfifo_tx_u_din_buffer_data[201]}]
#set_resistance 0.0482779  [get_nets {u_dcfifo_tx_u_din_buffer_data[201]}]
#set_load 0.0816562  [get_nets {u_dcfifo_tx_u_din_buffer_data[202]}]
#set_resistance 0.0117824  [get_nets {u_dcfifo_tx_u_din_buffer_data[202]}]
#set_load 0.460387  [get_nets {u_dcfifo_tx_u_din_buffer_data[203]}]
#set_resistance 0.0676249  [get_nets {u_dcfifo_tx_u_din_buffer_data[203]}]
#set_load 0.195342  [get_nets {u_dcfifo_tx_u_din_buffer_data[204]}]
#set_resistance 0.0291897  [get_nets {u_dcfifo_tx_u_din_buffer_data[204]}]
#set_load 0.251536  [get_nets {u_dcfifo_tx_u_din_buffer_data[205]}]
#set_resistance 0.0373951  [get_nets {u_dcfifo_tx_u_din_buffer_data[205]}]
#set_load 0.0332308  [get_nets {u_dcfifo_tx_u_din_buffer_data[206]}]
#set_resistance 0.00484243  [get_nets {u_dcfifo_tx_u_din_buffer_data[206]}]
#set_load 0.0832644  [get_nets {u_dcfifo_tx_u_din_buffer_data[207]}]
#set_resistance 0.0119736  [get_nets {u_dcfifo_tx_u_din_buffer_data[207]}]
#set_load 0.0435091  [get_nets {u_dcfifo_tx_u_din_buffer_data[208]}]
#set_resistance 0.00649131  [get_nets {u_dcfifo_tx_u_din_buffer_data[208]}]
#set_load 0.169697  [get_nets {u_dcfifo_tx_u_din_buffer_data[209]}]
#set_resistance 0.024767  [get_nets {u_dcfifo_tx_u_din_buffer_data[209]}]
#set_load 0.444589  [get_nets {u_dcfifo_tx_u_din_buffer_data[210]}]
#set_resistance 0.0671312  [get_nets {u_dcfifo_tx_u_din_buffer_data[210]}]
#set_load 0.346127  [get_nets {u_dcfifo_tx_u_din_buffer_data[211]}]
#set_resistance 0.0500739  [get_nets {u_dcfifo_tx_u_din_buffer_data[211]}]
#set_load 0.0353038  [get_nets {u_dcfifo_tx_u_din_buffer_data[212]}]
#set_resistance 0.00519158  [get_nets {u_dcfifo_tx_u_din_buffer_data[212]}]
#set_load 0.117084  [get_nets {u_dcfifo_tx_u_din_buffer_data[213]}]
#set_resistance 0.0168032  [get_nets {u_dcfifo_tx_u_din_buffer_data[213]}]
#set_load 0.129986  [get_nets {u_dcfifo_tx_u_din_buffer_data[214]}]
#set_resistance 0.0192386  [get_nets {u_dcfifo_tx_u_din_buffer_data[214]}]
#set_load 0.0667742  [get_nets {u_dcfifo_tx_u_din_buffer_data[215]}]
#set_resistance 0.0095967  [get_nets {u_dcfifo_tx_u_din_buffer_data[215]}]
#set_load 0.194609  [get_nets {u_dcfifo_tx_u_din_buffer_data[216]}]
#set_resistance 0.0284739  [get_nets {u_dcfifo_tx_u_din_buffer_data[216]}]
#set_load 0.0245282  [get_nets {u_dcfifo_tx_u_din_buffer_data[217]}]
#set_resistance 0.00351549  [get_nets {u_dcfifo_tx_u_din_buffer_data[217]}]
#set_load 0.0772312  [get_nets {u_dcfifo_tx_u_din_buffer_data[218]}]
#set_resistance 0.0115305  [get_nets {u_dcfifo_tx_u_din_buffer_data[218]}]
#set_load 0.0715955  [get_nets {u_dcfifo_tx_u_din_buffer_data[219]}]
#set_resistance 0.0106528  [get_nets {u_dcfifo_tx_u_din_buffer_data[219]}]
#set_load 0.101492  [get_nets {u_dcfifo_tx_u_din_buffer_data[220]}]
#set_resistance 0.0149968  [get_nets {u_dcfifo_tx_u_din_buffer_data[220]}]
#set_load 0.0299551  [get_nets {u_dcfifo_tx_u_din_buffer_data[221]}]
#set_resistance 0.00429769  [get_nets {u_dcfifo_tx_u_din_buffer_data[221]}]
#set_load 0.0549509  [get_nets {u_dcfifo_tx_u_din_buffer_data[222]}]
#set_resistance 0.00824494  [get_nets {u_dcfifo_tx_u_din_buffer_data[222]}]
#set_load 0.134049  [get_nets {u_dcfifo_tx_u_din_buffer_data[223]}]
#set_resistance 0.0202833  [get_nets {u_dcfifo_tx_u_din_buffer_data[223]}]
#set_load 0.203012  [get_nets {u_dcfifo_tx_u_din_buffer_data[224]}]
#set_resistance 0.0301627  [get_nets {u_dcfifo_tx_u_din_buffer_data[224]}]
#set_load 0.199151  [get_nets {u_dcfifo_tx_u_din_buffer_data[225]}]
#set_resistance 0.0290115  [get_nets {u_dcfifo_tx_u_din_buffer_data[225]}]
#set_load 1.24649  [get_nets {u_dcfifo_tx_u_din_buffer_data[226]}]
#set_resistance 0.181196  [get_nets {u_dcfifo_tx_u_din_buffer_data[226]}]
#set_load 0.659949  [get_nets {u_dcfifo_tx_u_din_buffer_data[227]}]
#set_resistance 0.0956343  [get_nets {u_dcfifo_tx_u_din_buffer_data[227]}]
#set_load 0.0948781  [get_nets {u_dcfifo_tx_u_din_buffer_data[228]}]
#set_resistance 0.0142666  [get_nets {u_dcfifo_tx_u_din_buffer_data[228]}]
#set_load 0.0510207  [get_nets {u_dcfifo_tx_u_din_buffer_data[229]}]
#set_resistance 0.00746606  [get_nets {u_dcfifo_tx_u_din_buffer_data[229]}]
#set_load 0.0396101  [get_nets {u_dcfifo_tx_u_din_buffer_data[230]}]
#set_resistance 0.00567298  [get_nets {u_dcfifo_tx_u_din_buffer_data[230]}]
#set_load 0.158566  [get_nets {u_dcfifo_tx_u_din_buffer_data[231]}]
#set_resistance 0.023336  [get_nets {u_dcfifo_tx_u_din_buffer_data[231]}]
#set_load 0.0728913  [get_nets {u_dcfifo_tx_u_din_buffer_data[232]}]
#set_resistance 0.0105344  [get_nets {u_dcfifo_tx_u_din_buffer_data[232]}]
#set_load 0.15539  [get_nets {u_dcfifo_tx_u_din_buffer_data[233]}]
#set_resistance 0.0228358  [get_nets {u_dcfifo_tx_u_din_buffer_data[233]}]
#set_load 0.395039  [get_nets {u_dcfifo_tx_u_din_buffer_data[234]}]
#set_resistance 0.0569499  [get_nets {u_dcfifo_tx_u_din_buffer_data[234]}]
#set_load 0.049085  [get_nets {u_dcfifo_tx_u_din_buffer_data[235]}]
#set_resistance 0.00744794  [get_nets {u_dcfifo_tx_u_din_buffer_data[235]}]
#set_load 0.24058  [get_nets {u_dcfifo_tx_u_din_buffer_data[236]}]
#set_resistance 0.0349125  [get_nets {u_dcfifo_tx_u_din_buffer_data[236]}]
#set_load 0.497918  [get_nets {u_dcfifo_tx_u_din_buffer_data[237]}]
#set_resistance 0.0712536  [get_nets {u_dcfifo_tx_u_din_buffer_data[237]}]
#set_load 0.179948  [get_nets {u_dcfifo_tx_u_din_buffer_data[238]}]
#set_resistance 0.0271399  [get_nets {u_dcfifo_tx_u_din_buffer_data[238]}]
#set_load 0.127796  [get_nets {u_dcfifo_tx_u_din_buffer_data[239]}]
#set_resistance 0.0184669  [get_nets {u_dcfifo_tx_u_din_buffer_data[239]}]
#set_load 0.114344  [get_nets {u_dcfifo_tx_u_din_buffer_data[240]}]
#set_resistance 0.0167612  [get_nets {u_dcfifo_tx_u_din_buffer_data[240]}]
#set_load 0.0725058  [get_nets {u_dcfifo_tx_u_din_buffer_data[241]}]
#set_resistance 0.0109102  [get_nets {u_dcfifo_tx_u_din_buffer_data[241]}]
#set_load 0.948504  [get_nets {u_dcfifo_tx_u_din_buffer_data[242]}]
#set_resistance 0.143216  [get_nets {u_dcfifo_tx_u_din_buffer_data[242]}]
#set_load 0.0549895  [get_nets {u_dcfifo_tx_u_din_buffer_data[243]}]
#set_resistance 0.00792504  [get_nets {u_dcfifo_tx_u_din_buffer_data[243]}]
#set_load 0.159938  [get_nets {u_dcfifo_tx_u_din_buffer_data[244]}]
#set_resistance 0.0240579  [get_nets {u_dcfifo_tx_u_din_buffer_data[244]}]
#set_load 0.207252  [get_nets {u_dcfifo_tx_u_din_buffer_data[245]}]
#set_resistance 0.0308926  [get_nets {u_dcfifo_tx_u_din_buffer_data[245]}]
#set_load 0.227025  [get_nets {u_dcfifo_tx_u_din_buffer_data[246]}]
#set_resistance 0.0337555  [get_nets {u_dcfifo_tx_u_din_buffer_data[246]}]
#set_load 0.068046  [get_nets {u_dcfifo_tx_u_din_buffer_data[247]}]
#set_resistance 0.0099741  [get_nets {u_dcfifo_tx_u_din_buffer_data[247]}]
#set_load 0.208773  [get_nets {u_dcfifo_tx_u_din_buffer_data[248]}]
#set_resistance 0.031176  [get_nets {u_dcfifo_tx_u_din_buffer_data[248]}]
#set_load 0.114664  [get_nets {u_dcfifo_tx_u_din_buffer_data[249]}]
#set_resistance 0.0170641  [get_nets {u_dcfifo_tx_u_din_buffer_data[249]}]
#set_load 0.0686838  [get_nets {u_dcfifo_tx_u_din_buffer_data[250]}]
#set_resistance 0.0103258  [get_nets {u_dcfifo_tx_u_din_buffer_data[250]}]
#set_load 0.0786429  [get_nets {u_dcfifo_tx_u_din_buffer_data[251]}]
#set_resistance 0.0118217  [get_nets {u_dcfifo_tx_u_din_buffer_data[251]}]
#set_load 0.0699722  [get_nets {u_dcfifo_tx_u_din_buffer_data[252]}]
#set_resistance 0.0100314  [get_nets {u_dcfifo_tx_u_din_buffer_data[252]}]
#set_load 0.120637  [get_nets {u_dcfifo_tx_u_din_buffer_data[253]}]
#set_resistance 0.0178665  [get_nets {u_dcfifo_tx_u_din_buffer_data[253]}]
#set_load 0.0669797  [get_nets {u_dcfifo_tx_u_din_buffer_data[254]}]
#set_resistance 0.0100965  [get_nets {u_dcfifo_tx_u_din_buffer_data[254]}]
#set_load 0.222815  [get_nets {u_dcfifo_tx_u_din_buffer_data[255]}]
#set_resistance 0.0320604  [get_nets {u_dcfifo_tx_u_din_buffer_data[255]}]
#set_load 0.408165  [get_nets u_dcfifo_tx_u_din_full_N0]
#set_resistance 0.0619974  [get_nets u_dcfifo_tx_u_din_full_N0]
#set_load 0.39278  [get_nets u_dcfifo_tx_u_din_full_latched_full_s]
#set_resistance 0.0588131  [get_nets u_dcfifo_tx_u_din_full_latched_full_s]
#set_load 0.644613  [get_nets u_dcfifo_tx_u_din_full_full_up]
#set_resistance 0.094112  [get_nets u_dcfifo_tx_u_din_full_full_up]
#set_load 0.304998  [get_nets u_dcfifo_tx_u_din_full_full_dn]
#set_resistance 0.0450759  [get_nets u_dcfifo_tx_u_din_full_full_dn]
#set_load 0.338551  [get_nets u_dcfifo_rx_u_din_full_N0]
#set_resistance 0.0494323  [get_nets u_dcfifo_rx_u_din_full_N0]
#set_load 0.0941141  [get_nets u_dcfifo_rx_u_din_full_latched_full_s]
#set_resistance 0.0134924  [get_nets u_dcfifo_rx_u_din_full_latched_full_s]
#set_load 0.649765  [get_nets u_dcfifo_rx_u_din_full_full_up]
#set_resistance 0.0940952  [get_nets u_dcfifo_rx_u_din_full_full_up]
#set_load 0.240739  [get_nets u_dcfifo_rx_u_din_full_full_dn]
#set_resistance 0.0360126  [get_nets u_dcfifo_rx_u_din_full_full_dn]
#set_load 0.267141  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[0]}]
#set_resistance 0.0382951  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[0]}]
#set_load 0.448744  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[1]}]
#set_resistance 0.0655539  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[1]}]
#set_load 0.0712702  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[2]}]
#set_resistance 0.0107476  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[2]}]
#set_load 0.078774  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[3]}]
#set_resistance 0.0113704  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[3]}]
#set_load 0.485121  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[4]}]
#set_resistance 0.0736027  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[4]}]
#set_load 0.422331  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[5]}]
#set_resistance 0.0610874  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[5]}]
#set_load 0.153604  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[6]}]
#set_resistance 0.0233638  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[6]}]
#set_load 0.114713  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[7]}]
#set_resistance 0.0171158  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[7]}]
#set_load 0.156398  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[0]}]
#set_resistance 0.0229814  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[0]}]
#set_load 0.317247  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[1]}]
#set_resistance 0.045921  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[1]}]
#set_load 0.0484567  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[2]}]
#set_resistance 0.00699836  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[2]}]
#set_load 0.268431  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[3]}]
#set_resistance 0.0391156  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[3]}]
#set_load 0.140407  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[4]}]
#set_resistance 0.0207164  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[4]}]
#set_load 0.337876  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[5]}]
#set_resistance 0.048892  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[5]}]
#set_load 0.242198  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[6]}]
#set_resistance 0.0353644  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[6]}]
#set_load 0.269115  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[7]}]
#set_resistance 0.0392712  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[7]}]
#set_load 0.50589  [get_nets u_dcfifo_rx_u_din_buffer_N33]
#set_resistance 0.0762527  [get_nets u_dcfifo_rx_u_din_buffer_N33]
#set_load 0.550295  [get_nets u_dcfifo_rx_u_din_buffer_N32]
#set_resistance 0.0830211  [get_nets u_dcfifo_rx_u_din_buffer_N32]
#set_load 0.431376  [get_nets u_dcfifo_rx_u_din_buffer_N31]
#set_resistance 0.0633887  [get_nets u_dcfifo_rx_u_din_buffer_N31]
#set_load 0.770518  [get_nets u_dcfifo_rx_u_din_buffer_N30]
#set_resistance 0.116355  [get_nets u_dcfifo_rx_u_din_buffer_N30]
#set_load 0.631905  [get_nets u_dcfifo_rx_u_din_buffer_N29]
#set_resistance 0.0940738  [get_nets u_dcfifo_rx_u_din_buffer_N29]
#set_load 0.602099  [get_nets u_dcfifo_rx_u_din_buffer_N28]
#set_resistance 0.0867036  [get_nets u_dcfifo_rx_u_din_buffer_N28]
#set_load 0.558882  [get_nets u_dcfifo_rx_u_din_buffer_N27]
#set_resistance 0.0840168  [get_nets u_dcfifo_rx_u_din_buffer_N27]
#set_load 0.259668  [get_nets u_dcfifo_rx_u_din_buffer_N26]
#set_resistance 0.0377959  [get_nets u_dcfifo_rx_u_din_buffer_N26]
#set_load 0.247416  [get_nets {u_dcfifo_rx_u_din_buffer_data[0]}]
#set_resistance 0.0358293  [get_nets {u_dcfifo_rx_u_din_buffer_data[0]}]
#set_load 0.249046  [get_nets {u_dcfifo_rx_u_din_buffer_data[1]}]
#set_resistance 0.037898  [get_nets {u_dcfifo_rx_u_din_buffer_data[1]}]
#set_load 0.529104  [get_nets {u_dcfifo_rx_u_din_buffer_data[2]}]
#set_resistance 0.079802  [get_nets {u_dcfifo_rx_u_din_buffer_data[2]}]
#set_load 0.417069  [get_nets {u_dcfifo_rx_u_din_buffer_data[3]}]
#set_resistance 0.0632765  [get_nets {u_dcfifo_rx_u_din_buffer_data[3]}]
#set_load 0.231889  [get_nets {u_dcfifo_rx_u_din_buffer_data[4]}]
#set_resistance 0.034935  [get_nets {u_dcfifo_rx_u_din_buffer_data[4]}]
#set_load 0.462363  [get_nets {u_dcfifo_rx_u_din_buffer_data[5]}]
#set_resistance 0.0679425  [get_nets {u_dcfifo_rx_u_din_buffer_data[5]}]
#set_load 0.116022  [get_nets {u_dcfifo_rx_u_din_buffer_data[6]}]
#set_resistance 0.0175449  [get_nets {u_dcfifo_rx_u_din_buffer_data[6]}]
#set_load 0.139859  [get_nets {u_dcfifo_rx_u_din_buffer_data[7]}]
#set_resistance 0.0203768  [get_nets {u_dcfifo_rx_u_din_buffer_data[7]}]
#set_load 0.0883487  [get_nets {u_dcfifo_rx_u_din_buffer_data[8]}]
#set_resistance 0.0129943  [get_nets {u_dcfifo_rx_u_din_buffer_data[8]}]
#set_load 0.0328671  [get_nets {u_dcfifo_rx_u_din_buffer_data[9]}]
#set_resistance 0.00485941  [get_nets {u_dcfifo_rx_u_din_buffer_data[9]}]
#set_load 0.136417  [get_nets {u_dcfifo_rx_u_din_buffer_data[10]}]
#set_resistance 0.0201338  [get_nets {u_dcfifo_rx_u_din_buffer_data[10]}]
#set_load 0.0641079  [get_nets {u_dcfifo_rx_u_din_buffer_data[11]}]
#set_resistance 0.00922139  [get_nets {u_dcfifo_rx_u_din_buffer_data[11]}]
#set_load 0.254726  [get_nets {u_dcfifo_rx_u_din_buffer_data[12]}]
#set_resistance 0.0379733  [get_nets {u_dcfifo_rx_u_din_buffer_data[12]}]
#set_load 0.0249024  [get_nets {u_dcfifo_rx_u_din_buffer_data[13]}]
#set_resistance 0.0035701  [get_nets {u_dcfifo_rx_u_din_buffer_data[13]}]
#set_load 0.0841561  [get_nets {u_dcfifo_rx_u_din_buffer_data[14]}]
#set_resistance 0.0125834  [get_nets {u_dcfifo_rx_u_din_buffer_data[14]}]
#set_load 0.0399733  [get_nets {u_dcfifo_rx_u_din_buffer_data[15]}]
#set_resistance 0.00579944  [get_nets {u_dcfifo_rx_u_din_buffer_data[15]}]
#set_load 0.0783853  [get_nets {u_dcfifo_rx_u_din_buffer_data[16]}]
#set_resistance 0.0117527  [get_nets {u_dcfifo_rx_u_din_buffer_data[16]}]
#set_load 0.267042  [get_nets {u_dcfifo_rx_u_din_buffer_data[17]}]
#set_resistance 0.0387982  [get_nets {u_dcfifo_rx_u_din_buffer_data[17]}]
#set_load 0.0713806  [get_nets {u_dcfifo_rx_u_din_buffer_data[18]}]
#set_resistance 0.0108051  [get_nets {u_dcfifo_rx_u_din_buffer_data[18]}]
#set_load 0.0278648  [get_nets {u_dcfifo_rx_u_din_buffer_data[19]}]
#set_resistance 0.00409217  [get_nets {u_dcfifo_rx_u_din_buffer_data[19]}]
#set_load 0.158874  [get_nets {u_dcfifo_rx_u_din_buffer_data[20]}]
#set_resistance 0.0241542  [get_nets {u_dcfifo_rx_u_din_buffer_data[20]}]
#set_load 0.450171  [get_nets {u_dcfifo_rx_u_din_buffer_data[21]}]
#set_resistance 0.067664  [get_nets {u_dcfifo_rx_u_din_buffer_data[21]}]
#set_load 0.227796  [get_nets {u_dcfifo_rx_u_din_buffer_data[22]}]
#set_resistance 0.034197  [get_nets {u_dcfifo_rx_u_din_buffer_data[22]}]
#set_load 0.104233  [get_nets {u_dcfifo_rx_u_din_buffer_data[23]}]
#set_resistance 0.015606  [get_nets {u_dcfifo_rx_u_din_buffer_data[23]}]
#set_load 0.125259  [get_nets {u_dcfifo_rx_u_din_buffer_data[24]}]
#set_resistance 0.018527  [get_nets {u_dcfifo_rx_u_din_buffer_data[24]}]
#set_load 0.0631107  [get_nets {u_dcfifo_rx_u_din_buffer_data[25]}]
#set_resistance 0.00912789  [get_nets {u_dcfifo_rx_u_din_buffer_data[25]}]
#set_load 0.0400923  [get_nets {u_dcfifo_rx_u_din_buffer_data[26]}]
#set_resistance 0.00574599  [get_nets {u_dcfifo_rx_u_din_buffer_data[26]}]
#set_load 0.0392382  [get_nets {u_dcfifo_rx_u_din_buffer_data[27]}]
#set_resistance 0.00563789  [get_nets {u_dcfifo_rx_u_din_buffer_data[27]}]
#set_load 0.168683  [get_nets {u_dcfifo_rx_u_din_buffer_data[28]}]
#set_resistance 0.0256061  [get_nets {u_dcfifo_rx_u_din_buffer_data[28]}]
#set_load 0.17168  [get_nets {u_dcfifo_rx_u_din_buffer_data[29]}]
#set_resistance 0.0257235  [get_nets {u_dcfifo_rx_u_din_buffer_data[29]}]
#set_load 0.0721294  [get_nets {u_dcfifo_rx_u_din_buffer_data[30]}]
#set_resistance 0.0105362  [get_nets {u_dcfifo_rx_u_din_buffer_data[30]}]
#set_load 0.140017  [get_nets {u_dcfifo_rx_u_din_buffer_data[31]}]
#set_resistance 0.0212031  [get_nets {u_dcfifo_rx_u_din_buffer_data[31]}]
#set_load 0.326652  [get_nets {u_dcfifo_rx_u_din_buffer_data[32]}]
#set_resistance 0.0484335  [get_nets {u_dcfifo_rx_u_din_buffer_data[32]}]
#set_load 0.196953  [get_nets {u_dcfifo_rx_u_din_buffer_data[33]}]
#set_resistance 0.0295765  [get_nets {u_dcfifo_rx_u_din_buffer_data[33]}]
#set_load 0.300927  [get_nets {u_dcfifo_rx_u_din_buffer_data[34]}]
#set_resistance 0.0456612  [get_nets {u_dcfifo_rx_u_din_buffer_data[34]}]
#set_load 0.243809  [get_nets {u_dcfifo_rx_u_din_buffer_data[35]}]
#set_resistance 0.0368008  [get_nets {u_dcfifo_rx_u_din_buffer_data[35]}]
#set_load 0.306706  [get_nets {u_dcfifo_rx_u_din_buffer_data[36]}]
#set_resistance 0.0463679  [get_nets {u_dcfifo_rx_u_din_buffer_data[36]}]
#set_load 0.646934  [get_nets {u_dcfifo_rx_u_din_buffer_data[37]}]
#set_resistance 0.0976598  [get_nets {u_dcfifo_rx_u_din_buffer_data[37]}]
#set_load 0.160976  [get_nets {u_dcfifo_rx_u_din_buffer_data[38]}]
#set_resistance 0.0240075  [get_nets {u_dcfifo_rx_u_din_buffer_data[38]}]
#set_load 0.310059  [get_nets {u_dcfifo_rx_u_din_buffer_data[39]}]
#set_resistance 0.0462728  [get_nets {u_dcfifo_rx_u_din_buffer_data[39]}]
#set_load 0.179639  [get_nets {u_dcfifo_rx_u_din_buffer_data[40]}]
#set_resistance 0.0266217  [get_nets {u_dcfifo_rx_u_din_buffer_data[40]}]
#set_load 0.176493  [get_nets {u_dcfifo_rx_u_din_buffer_data[41]}]
#set_resistance 0.0259908  [get_nets {u_dcfifo_rx_u_din_buffer_data[41]}]
#set_load 0.085199  [get_nets {u_dcfifo_rx_u_din_buffer_data[42]}]
#set_resistance 0.0128133  [get_nets {u_dcfifo_rx_u_din_buffer_data[42]}]
#set_load 0.157602  [get_nets {u_dcfifo_rx_u_din_buffer_data[43]}]
#set_resistance 0.0231052  [get_nets {u_dcfifo_rx_u_din_buffer_data[43]}]
#set_load 0.0316042  [get_nets {u_dcfifo_rx_u_din_buffer_data[44]}]
#set_resistance 0.00462535  [get_nets {u_dcfifo_rx_u_din_buffer_data[44]}]
#set_load 0.134192  [get_nets {u_dcfifo_rx_u_din_buffer_data[45]}]
#set_resistance 0.0197928  [get_nets {u_dcfifo_rx_u_din_buffer_data[45]}]
#set_load 0.146251  [get_nets {u_dcfifo_rx_u_din_buffer_data[46]}]
#set_resistance 0.0221265  [get_nets {u_dcfifo_rx_u_din_buffer_data[46]}]
#set_load 0.223687  [get_nets {u_dcfifo_rx_u_din_buffer_data[47]}]
#set_resistance 0.0334136  [get_nets {u_dcfifo_rx_u_din_buffer_data[47]}]
#set_load 0.13024  [get_nets {u_dcfifo_rx_u_din_buffer_data[48]}]
#set_resistance 0.0190989  [get_nets {u_dcfifo_rx_u_din_buffer_data[48]}]
#set_load 0.0441438  [get_nets {u_dcfifo_rx_u_din_buffer_data[49]}]
#set_resistance 0.00637359  [get_nets {u_dcfifo_rx_u_din_buffer_data[49]}]
#set_load 0.193812  [get_nets {u_dcfifo_rx_u_din_buffer_data[50]}]
#set_resistance 0.0294019  [get_nets {u_dcfifo_rx_u_din_buffer_data[50]}]
#set_load 0.0789402  [get_nets {u_dcfifo_rx_u_din_buffer_data[51]}]
#set_resistance 0.0117989  [get_nets {u_dcfifo_rx_u_din_buffer_data[51]}]
#set_load 0.213811  [get_nets {u_dcfifo_rx_u_din_buffer_data[52]}]
#set_resistance 0.0312713  [get_nets {u_dcfifo_rx_u_din_buffer_data[52]}]
#set_load 0.0793889  [get_nets {u_dcfifo_rx_u_din_buffer_data[53]}]
#set_resistance 0.0113963  [get_nets {u_dcfifo_rx_u_din_buffer_data[53]}]
#set_load 0.189509  [get_nets {u_dcfifo_rx_u_din_buffer_data[54]}]
#set_resistance 0.0283793  [get_nets {u_dcfifo_rx_u_din_buffer_data[54]}]
#set_load 0.137139  [get_nets {u_dcfifo_rx_u_din_buffer_data[55]}]
#set_resistance 0.0203802  [get_nets {u_dcfifo_rx_u_din_buffer_data[55]}]
#set_load 0.099646  [get_nets {u_dcfifo_rx_u_din_buffer_data[56]}]
#set_resistance 0.014932  [get_nets {u_dcfifo_rx_u_din_buffer_data[56]}]
#set_load 0.172977  [get_nets {u_dcfifo_rx_u_din_buffer_data[57]}]
#set_resistance 0.026068  [get_nets {u_dcfifo_rx_u_din_buffer_data[57]}]
#set_load 0.0798577  [get_nets {u_dcfifo_rx_u_din_buffer_data[58]}]
#set_resistance 0.0120171  [get_nets {u_dcfifo_rx_u_din_buffer_data[58]}]
#set_load 0.0809842  [get_nets {u_dcfifo_rx_u_din_buffer_data[59]}]
#set_resistance 0.012031  [get_nets {u_dcfifo_rx_u_din_buffer_data[59]}]
#set_load 0.274184  [get_nets {u_dcfifo_rx_u_din_buffer_data[60]}]
#set_resistance 0.0396791  [get_nets {u_dcfifo_rx_u_din_buffer_data[60]}]
#set_load 0.0788675  [get_nets {u_dcfifo_rx_u_din_buffer_data[61]}]
#set_resistance 0.0112911  [get_nets {u_dcfifo_rx_u_din_buffer_data[61]}]
#set_load 0.278231  [get_nets {u_dcfifo_rx_u_din_buffer_data[62]}]
#set_resistance 0.0417933  [get_nets {u_dcfifo_rx_u_din_buffer_data[62]}]
#set_load 0.235496  [get_nets {u_dcfifo_rx_u_din_buffer_data[63]}]
#set_resistance 0.0355544  [get_nets {u_dcfifo_rx_u_din_buffer_data[63]}]
#set_load 0.408855  [get_nets {u_dcfifo_rx_u_din_buffer_data[64]}]
#set_resistance 0.0590364  [get_nets {u_dcfifo_rx_u_din_buffer_data[64]}]
#set_load 0.0708857  [get_nets {u_dcfifo_rx_u_din_buffer_data[65]}]
#set_resistance 0.0107583  [get_nets {u_dcfifo_rx_u_din_buffer_data[65]}]
#set_load 0.670913  [get_nets {u_dcfifo_rx_u_din_buffer_data[66]}]
#set_resistance 0.100764  [get_nets {u_dcfifo_rx_u_din_buffer_data[66]}]
#set_load 0.481029  [get_nets {u_dcfifo_rx_u_din_buffer_data[67]}]
#set_resistance 0.0730929  [get_nets {u_dcfifo_rx_u_din_buffer_data[67]}]
#set_load 0.362598  [get_nets {u_dcfifo_rx_u_din_buffer_data[68]}]
#set_resistance 0.0550264  [get_nets {u_dcfifo_rx_u_din_buffer_data[68]}]
#set_load 0.576706  [get_nets {u_dcfifo_rx_u_din_buffer_data[69]}]
#set_resistance 0.0876637  [get_nets {u_dcfifo_rx_u_din_buffer_data[69]}]
#set_load 0.121266  [get_nets {u_dcfifo_rx_u_din_buffer_data[70]}]
#set_resistance 0.0180683  [get_nets {u_dcfifo_rx_u_din_buffer_data[70]}]
#set_load 0.139122  [get_nets {u_dcfifo_rx_u_din_buffer_data[71]}]
#set_resistance 0.0206456  [get_nets {u_dcfifo_rx_u_din_buffer_data[71]}]
#set_load 0.0219011  [get_nets {u_dcfifo_rx_u_din_buffer_data[72]}]
#set_resistance 0.00313323  [get_nets {u_dcfifo_rx_u_din_buffer_data[72]}]
#set_load 0.331497  [get_nets {u_dcfifo_rx_u_din_buffer_data[73]}]
#set_resistance 0.0478658  [get_nets {u_dcfifo_rx_u_din_buffer_data[73]}]
#set_load 0.159782  [get_nets {u_dcfifo_rx_u_din_buffer_data[74]}]
#set_resistance 0.0242356  [get_nets {u_dcfifo_rx_u_din_buffer_data[74]}]
#set_load 0.272082  [get_nets {u_dcfifo_rx_u_din_buffer_data[75]}]
#set_resistance 0.0408429  [get_nets {u_dcfifo_rx_u_din_buffer_data[75]}]
#set_load 0.0473424  [get_nets {u_dcfifo_rx_u_din_buffer_data[76]}]
#set_resistance 0.00717996  [get_nets {u_dcfifo_rx_u_din_buffer_data[76]}]
#set_load 0.110377  [get_nets {u_dcfifo_rx_u_din_buffer_data[77]}]
#set_resistance 0.0164065  [get_nets {u_dcfifo_rx_u_din_buffer_data[77]}]
#set_load 0.161635  [get_nets {u_dcfifo_rx_u_din_buffer_data[78]}]
#set_resistance 0.0241634  [get_nets {u_dcfifo_rx_u_din_buffer_data[78]}]
#set_load 0.416901  [get_nets {u_dcfifo_rx_u_din_buffer_data[79]}]
#set_resistance 0.0617005  [get_nets {u_dcfifo_rx_u_din_buffer_data[79]}]
#set_load 0.124592  [get_nets {u_dcfifo_rx_u_din_buffer_data[80]}]
#set_resistance 0.0189581  [get_nets {u_dcfifo_rx_u_din_buffer_data[80]}]
#set_load 0.106016  [get_nets {u_dcfifo_rx_u_din_buffer_data[81]}]
#set_resistance 0.0157627  [get_nets {u_dcfifo_rx_u_din_buffer_data[81]}]
#set_load 0.0882174  [get_nets {u_dcfifo_rx_u_din_buffer_data[82]}]
#set_resistance 0.0133869  [get_nets {u_dcfifo_rx_u_din_buffer_data[82]}]
#set_load 0.333995  [get_nets {u_dcfifo_rx_u_din_buffer_data[83]}]
#set_resistance 0.0496122  [get_nets {u_dcfifo_rx_u_din_buffer_data[83]}]
#set_load 0.0329293  [get_nets {u_dcfifo_rx_u_din_buffer_data[84]}]
#set_resistance 0.00474138  [get_nets {u_dcfifo_rx_u_din_buffer_data[84]}]
#set_load 0.0826992  [get_nets {u_dcfifo_rx_u_din_buffer_data[85]}]
#set_resistance 0.0124883  [get_nets {u_dcfifo_rx_u_din_buffer_data[85]}]
#set_load 0.0480772  [get_nets {u_dcfifo_rx_u_din_buffer_data[86]}]
#set_resistance 0.00720459  [get_nets {u_dcfifo_rx_u_din_buffer_data[86]}]
#set_load 0.0899093  [get_nets {u_dcfifo_rx_u_din_buffer_data[87]}]
#set_resistance 0.0134598  [get_nets {u_dcfifo_rx_u_din_buffer_data[87]}]
#set_load 0.0421777  [get_nets {u_dcfifo_rx_u_din_buffer_data[88]}]
#set_resistance 0.00634928  [get_nets {u_dcfifo_rx_u_din_buffer_data[88]}]
#set_load 0.065154  [get_nets {u_dcfifo_rx_u_din_buffer_data[89]}]
#set_resistance 0.00990116  [get_nets {u_dcfifo_rx_u_din_buffer_data[89]}]
#set_load 0.0399508  [get_nets {u_dcfifo_rx_u_din_buffer_data[90]}]
#set_resistance 0.00574752  [get_nets {u_dcfifo_rx_u_din_buffer_data[90]}]
#set_load 0.344372  [get_nets {u_dcfifo_rx_u_din_buffer_data[91]}]
#set_resistance 0.0504645  [get_nets {u_dcfifo_rx_u_din_buffer_data[91]}]
#set_load 0.0603518  [get_nets {u_dcfifo_rx_u_din_buffer_data[92]}]
#set_resistance 0.00876662  [get_nets {u_dcfifo_rx_u_din_buffer_data[92]}]
#set_load 0.107739  [get_nets {u_dcfifo_rx_u_din_buffer_data[93]}]
#set_resistance 0.0159135  [get_nets {u_dcfifo_rx_u_din_buffer_data[93]}]
#set_load 0.11643  [get_nets {u_dcfifo_rx_u_din_buffer_data[94]}]
#set_resistance 0.0172601  [get_nets {u_dcfifo_rx_u_din_buffer_data[94]}]
#set_load 0.254142  [get_nets {u_dcfifo_rx_u_din_buffer_data[95]}]
#set_resistance 0.0374972  [get_nets {u_dcfifo_rx_u_din_buffer_data[95]}]
#set_load 0.38901  [get_nets {u_dcfifo_rx_u_din_buffer_data[96]}]
#set_resistance 0.056735  [get_nets {u_dcfifo_rx_u_din_buffer_data[96]}]
#set_load 0.287528  [get_nets {u_dcfifo_rx_u_din_buffer_data[97]}]
#set_resistance 0.0431595  [get_nets {u_dcfifo_rx_u_din_buffer_data[97]}]
#set_load 0.483364  [get_nets {u_dcfifo_rx_u_din_buffer_data[98]}]
#set_resistance 0.0723438  [get_nets {u_dcfifo_rx_u_din_buffer_data[98]}]
#set_load 0.36058  [get_nets {u_dcfifo_rx_u_din_buffer_data[99]}]
#set_resistance 0.0541616  [get_nets {u_dcfifo_rx_u_din_buffer_data[99]}]
#set_load 0.224149  [get_nets {u_dcfifo_rx_u_din_buffer_data[100]}]
#set_resistance 0.0333173  [get_nets {u_dcfifo_rx_u_din_buffer_data[100]}]
#set_load 0.454006  [get_nets {u_dcfifo_rx_u_din_buffer_data[101]}]
#set_resistance 0.0680983  [get_nets {u_dcfifo_rx_u_din_buffer_data[101]}]
#set_load 0.101248  [get_nets {u_dcfifo_rx_u_din_buffer_data[102]}]
#set_resistance 0.0151754  [get_nets {u_dcfifo_rx_u_din_buffer_data[102]}]
#set_load 0.16513  [get_nets {u_dcfifo_rx_u_din_buffer_data[103]}]
#set_resistance 0.0245232  [get_nets {u_dcfifo_rx_u_din_buffer_data[103]}]
#set_load 0.178412  [get_nets {u_dcfifo_rx_u_din_buffer_data[104]}]
#set_resistance 0.0260677  [get_nets {u_dcfifo_rx_u_din_buffer_data[104]}]
#set_load 0.152236  [get_nets {u_dcfifo_rx_u_din_buffer_data[105]}]
#set_resistance 0.0220159  [get_nets {u_dcfifo_rx_u_din_buffer_data[105]}]
#set_load 0.147051  [get_nets {u_dcfifo_rx_u_din_buffer_data[106]}]
#set_resistance 0.0223656  [get_nets {u_dcfifo_rx_u_din_buffer_data[106]}]
#set_load 0.0262484  [get_nets {u_dcfifo_rx_u_din_buffer_data[107]}]
#set_resistance 0.00379022  [get_nets {u_dcfifo_rx_u_din_buffer_data[107]}]
#set_load 0.179286  [get_nets {u_dcfifo_rx_u_din_buffer_data[108]}]
#set_resistance 0.0270102  [get_nets {u_dcfifo_rx_u_din_buffer_data[108]}]
#set_load 0.0746964  [get_nets {u_dcfifo_rx_u_din_buffer_data[109]}]
#set_resistance 0.0113559  [get_nets {u_dcfifo_rx_u_din_buffer_data[109]}]
#set_load 0.0221083  [get_nets {u_dcfifo_rx_u_din_buffer_data[110]}]
#set_resistance 0.00322226  [get_nets {u_dcfifo_rx_u_din_buffer_data[110]}]
#set_load 0.125568  [get_nets {u_dcfifo_rx_u_din_buffer_data[111]}]
#set_resistance 0.018452  [get_nets {u_dcfifo_rx_u_din_buffer_data[111]}]
#set_load 0.0469916  [get_nets {u_dcfifo_rx_u_din_buffer_data[112]}]
#set_resistance 0.00683169  [get_nets {u_dcfifo_rx_u_din_buffer_data[112]}]
#set_load 0.142529  [get_nets {u_dcfifo_rx_u_din_buffer_data[113]}]
#set_resistance 0.0213519  [get_nets {u_dcfifo_rx_u_din_buffer_data[113]}]
#set_load 0.0894588  [get_nets {u_dcfifo_rx_u_din_buffer_data[114]}]
#set_resistance 0.0132235  [get_nets {u_dcfifo_rx_u_din_buffer_data[114]}]
#set_load 0.227935  [get_nets {u_dcfifo_rx_u_din_buffer_data[115]}]
#set_resistance 0.0337978  [get_nets {u_dcfifo_rx_u_din_buffer_data[115]}]
#set_load 0.272732  [get_nets {u_dcfifo_rx_u_din_buffer_data[116]}]
#set_resistance 0.041051  [get_nets {u_dcfifo_rx_u_din_buffer_data[116]}]
#set_load 0.178942  [get_nets {u_dcfifo_rx_u_din_buffer_data[117]}]
#set_resistance 0.0269226  [get_nets {u_dcfifo_rx_u_din_buffer_data[117]}]
#set_load 0.0557282  [get_nets {u_dcfifo_rx_u_din_buffer_data[118]}]
#set_resistance 0.00835386  [get_nets {u_dcfifo_rx_u_din_buffer_data[118]}]
#set_load 0.142287  [get_nets {u_dcfifo_rx_u_din_buffer_data[119]}]
#set_resistance 0.0207612  [get_nets {u_dcfifo_rx_u_din_buffer_data[119]}]
#set_load 0.0820674  [get_nets {u_dcfifo_rx_u_din_buffer_data[120]}]
#set_resistance 0.0124235  [get_nets {u_dcfifo_rx_u_din_buffer_data[120]}]
#set_load 0.0404791  [get_nets {u_dcfifo_rx_u_din_buffer_data[121]}]
#set_resistance 0.00611343  [get_nets {u_dcfifo_rx_u_din_buffer_data[121]}]
#set_load 0.312438  [get_nets {u_dcfifo_rx_u_din_buffer_data[122]}]
#set_resistance 0.0453603  [get_nets {u_dcfifo_rx_u_din_buffer_data[122]}]
#set_load 0.103756  [get_nets {u_dcfifo_rx_u_din_buffer_data[123]}]
#set_resistance 0.0148614  [get_nets {u_dcfifo_rx_u_din_buffer_data[123]}]
#set_load 0.348999  [get_nets {u_dcfifo_rx_u_din_buffer_data[124]}]
#set_resistance 0.0505513  [get_nets {u_dcfifo_rx_u_din_buffer_data[124]}]
#set_load 0.153607  [get_nets {u_dcfifo_rx_u_din_buffer_data[125]}]
#set_resistance 0.0228487  [get_nets {u_dcfifo_rx_u_din_buffer_data[125]}]
#set_load 0.0775863  [get_nets {u_dcfifo_rx_u_din_buffer_data[126]}]
#set_resistance 0.011129  [get_nets {u_dcfifo_rx_u_din_buffer_data[126]}]
#set_load 0.0802903  [get_nets {u_dcfifo_rx_u_din_buffer_data[127]}]
#set_resistance 0.0121037  [get_nets {u_dcfifo_rx_u_din_buffer_data[127]}]
#set_load 0.641043  [get_nets {u_dcfifo_rx_u_din_buffer_data[128]}]
#set_resistance 0.0942746  [get_nets {u_dcfifo_rx_u_din_buffer_data[128]}]
#set_load 0.328326  [get_nets {u_dcfifo_rx_u_din_buffer_data[129]}]
#set_resistance 0.0499214  [get_nets {u_dcfifo_rx_u_din_buffer_data[129]}]
#set_load 0.190409  [get_nets {u_dcfifo_rx_u_din_buffer_data[130]}]
#set_resistance 0.0289172  [get_nets {u_dcfifo_rx_u_din_buffer_data[130]}]
#set_load 0.198593  [get_nets {u_dcfifo_rx_u_din_buffer_data[131]}]
#set_resistance 0.0297804  [get_nets {u_dcfifo_rx_u_din_buffer_data[131]}]
#set_load 0.363282  [get_nets {u_dcfifo_rx_u_din_buffer_data[132]}]
#set_resistance 0.0548821  [get_nets {u_dcfifo_rx_u_din_buffer_data[132]}]
#set_load 0.605346  [get_nets {u_dcfifo_rx_u_din_buffer_data[133]}]
#set_resistance 0.0903587  [get_nets {u_dcfifo_rx_u_din_buffer_data[133]}]
#set_load 0.192189  [get_nets {u_dcfifo_rx_u_din_buffer_data[134]}]
#set_resistance 0.0287023  [get_nets {u_dcfifo_rx_u_din_buffer_data[134]}]
#set_load 0.169925  [get_nets {u_dcfifo_rx_u_din_buffer_data[135]}]
#set_resistance 0.0254948  [get_nets {u_dcfifo_rx_u_din_buffer_data[135]}]
#set_load 0.15424  [get_nets {u_dcfifo_rx_u_din_buffer_data[136]}]
#set_resistance 0.0231939  [get_nets {u_dcfifo_rx_u_din_buffer_data[136]}]
#set_load 0.52315  [get_nets {u_dcfifo_rx_u_din_buffer_data[137]}]
#set_resistance 0.0763849  [get_nets {u_dcfifo_rx_u_din_buffer_data[137]}]
#set_load 0.0333083  [get_nets {u_dcfifo_rx_u_din_buffer_data[138]}]
#set_resistance 0.00479595  [get_nets {u_dcfifo_rx_u_din_buffer_data[138]}]
#set_load 0.0953908  [get_nets {u_dcfifo_rx_u_din_buffer_data[139]}]
#set_resistance 0.0143849  [get_nets {u_dcfifo_rx_u_din_buffer_data[139]}]
#set_load 0.0597806  [get_nets {u_dcfifo_rx_u_din_buffer_data[140]}]
#set_resistance 0.00905318  [get_nets {u_dcfifo_rx_u_din_buffer_data[140]}]
#set_load 0.0315698  [get_nets {u_dcfifo_rx_u_din_buffer_data[141]}]
#set_resistance 0.00461269  [get_nets {u_dcfifo_rx_u_din_buffer_data[141]}]
#set_load 0.455058  [get_nets {u_dcfifo_rx_u_din_buffer_data[142]}]
#set_resistance 0.0687519  [get_nets {u_dcfifo_rx_u_din_buffer_data[142]}]
#set_load 0.0384725  [get_nets {u_dcfifo_rx_u_din_buffer_data[143]}]
#set_resistance 0.00577008  [get_nets {u_dcfifo_rx_u_din_buffer_data[143]}]
#set_load 0.259055  [get_nets {u_dcfifo_rx_u_din_buffer_data[144]}]
#set_resistance 0.0385458  [get_nets {u_dcfifo_rx_u_din_buffer_data[144]}]
#set_load 0.299037  [get_nets {u_dcfifo_rx_u_din_buffer_data[145]}]
#set_resistance 0.0440778  [get_nets {u_dcfifo_rx_u_din_buffer_data[145]}]
#set_load 0.0586354  [get_nets {u_dcfifo_rx_u_din_buffer_data[146]}]
#set_resistance 0.00842012  [get_nets {u_dcfifo_rx_u_din_buffer_data[146]}]
#set_load 0.169799  [get_nets {u_dcfifo_rx_u_din_buffer_data[147]}]
#set_resistance 0.0257504  [get_nets {u_dcfifo_rx_u_din_buffer_data[147]}]
#set_load 0.102857  [get_nets {u_dcfifo_rx_u_din_buffer_data[148]}]
#set_resistance 0.0153992  [get_nets {u_dcfifo_rx_u_din_buffer_data[148]}]
#set_load 0.0612675  [get_nets {u_dcfifo_rx_u_din_buffer_data[149]}]
#set_resistance 0.00891969  [get_nets {u_dcfifo_rx_u_din_buffer_data[149]}]
#set_load 0.251026  [get_nets {u_dcfifo_rx_u_din_buffer_data[150]}]
#set_resistance 0.03787  [get_nets {u_dcfifo_rx_u_din_buffer_data[150]}]
#set_load 0.517784  [get_nets {u_dcfifo_rx_u_din_buffer_data[151]}]
#set_resistance 0.078523  [get_nets {u_dcfifo_rx_u_din_buffer_data[151]}]
#set_load 0.146158  [get_nets {u_dcfifo_rx_u_din_buffer_data[152]}]
#set_resistance 0.0222058  [get_nets {u_dcfifo_rx_u_din_buffer_data[152]}]
#set_load 0.0970639  [get_nets {u_dcfifo_rx_u_din_buffer_data[153]}]
#set_resistance 0.0146732  [get_nets {u_dcfifo_rx_u_din_buffer_data[153]}]
#set_load 0.146091  [get_nets {u_dcfifo_rx_u_din_buffer_data[154]}]
#set_resistance 0.0221608  [get_nets {u_dcfifo_rx_u_din_buffer_data[154]}]
#set_load 0.0756976  [get_nets {u_dcfifo_rx_u_din_buffer_data[155]}]
#set_resistance 0.011495  [get_nets {u_dcfifo_rx_u_din_buffer_data[155]}]
#set_load 0.0689225  [get_nets {u_dcfifo_rx_u_din_buffer_data[156]}]
#set_resistance 0.0100754  [get_nets {u_dcfifo_rx_u_din_buffer_data[156]}]
#set_load 0.176783  [get_nets {u_dcfifo_rx_u_din_buffer_data[157]}]
#set_resistance 0.0257985  [get_nets {u_dcfifo_rx_u_din_buffer_data[157]}]
#set_load 0.244723  [get_nets {u_dcfifo_rx_u_din_buffer_data[158]}]
#set_resistance 0.0369409  [get_nets {u_dcfifo_rx_u_din_buffer_data[158]}]
#set_load 0.226372  [get_nets {u_dcfifo_rx_u_din_buffer_data[159]}]
#set_resistance 0.0341473  [get_nets {u_dcfifo_rx_u_din_buffer_data[159]}]
#set_load 0.471753  [get_nets {u_dcfifo_rx_u_din_buffer_data[160]}]
#set_resistance 0.0677102  [get_nets {u_dcfifo_rx_u_din_buffer_data[160]}]
#set_load 0.173775  [get_nets {u_dcfifo_rx_u_din_buffer_data[161]}]
#set_resistance 0.0250553  [get_nets {u_dcfifo_rx_u_din_buffer_data[161]}]
#set_load 0.0757567  [get_nets {u_dcfifo_rx_u_din_buffer_data[162]}]
#set_resistance 0.0114031  [get_nets {u_dcfifo_rx_u_din_buffer_data[162]}]
#set_load 0.0930948  [get_nets {u_dcfifo_rx_u_din_buffer_data[163]}]
#set_resistance 0.0140381  [get_nets {u_dcfifo_rx_u_din_buffer_data[163]}]
#set_load 0.654857  [get_nets {u_dcfifo_rx_u_din_buffer_data[164]}]
#set_resistance 0.0994972  [get_nets {u_dcfifo_rx_u_din_buffer_data[164]}]
#set_load 0.785227  [get_nets {u_dcfifo_rx_u_din_buffer_data[165]}]
#set_resistance 0.11823  [get_nets {u_dcfifo_rx_u_din_buffer_data[165]}]
#set_load 0.189036  [get_nets {u_dcfifo_rx_u_din_buffer_data[166]}]
#set_resistance 0.0282671  [get_nets {u_dcfifo_rx_u_din_buffer_data[166]}]
#set_load 0.0394783  [get_nets {u_dcfifo_rx_u_din_buffer_data[167]}]
#set_resistance 0.00579177  [get_nets {u_dcfifo_rx_u_din_buffer_data[167]}]
#set_load 0.11573  [get_nets {u_dcfifo_rx_u_din_buffer_data[168]}]
#set_resistance 0.0172612  [get_nets {u_dcfifo_rx_u_din_buffer_data[168]}]
#set_load 0.147709  [get_nets {u_dcfifo_rx_u_din_buffer_data[169]}]
#set_resistance 0.0222932  [get_nets {u_dcfifo_rx_u_din_buffer_data[169]}]
#set_load 0.0981586  [get_nets {u_dcfifo_rx_u_din_buffer_data[170]}]
#set_resistance 0.0147526  [get_nets {u_dcfifo_rx_u_din_buffer_data[170]}]
#set_load 0.318252  [get_nets {u_dcfifo_rx_u_din_buffer_data[171]}]
#set_resistance 0.0481464  [get_nets {u_dcfifo_rx_u_din_buffer_data[171]}]
#set_load 0.178169  [get_nets {u_dcfifo_rx_u_din_buffer_data[172]}]
#set_resistance 0.026755  [get_nets {u_dcfifo_rx_u_din_buffer_data[172]}]
#set_load 0.0783654  [get_nets {u_dcfifo_rx_u_din_buffer_data[173]}]
#set_resistance 0.0113226  [get_nets {u_dcfifo_rx_u_din_buffer_data[173]}]
#set_load 0.0712664  [get_nets {u_dcfifo_rx_u_din_buffer_data[174]}]
#set_resistance 0.0108389  [get_nets {u_dcfifo_rx_u_din_buffer_data[174]}]
#set_load 0.0596612  [get_nets {u_dcfifo_rx_u_din_buffer_data[175]}]
#set_resistance 0.00889147  [get_nets {u_dcfifo_rx_u_din_buffer_data[175]}]
#set_load 0.360628  [get_nets {u_dcfifo_rx_u_din_buffer_data[176]}]
#set_resistance 0.0527593  [get_nets {u_dcfifo_rx_u_din_buffer_data[176]}]
#set_load 0.327282  [get_nets {u_dcfifo_rx_u_din_buffer_data[177]}]
#set_resistance 0.0477421  [get_nets {u_dcfifo_rx_u_din_buffer_data[177]}]
#set_load 0.0594976  [get_nets {u_dcfifo_rx_u_din_buffer_data[178]}]
#set_resistance 0.00858029  [get_nets {u_dcfifo_rx_u_din_buffer_data[178]}]
#set_load 0.0629459  [get_nets {u_dcfifo_rx_u_din_buffer_data[179]}]
#set_resistance 0.00952088  [get_nets {u_dcfifo_rx_u_din_buffer_data[179]}]
#set_load 0.0858677  [get_nets {u_dcfifo_rx_u_din_buffer_data[180]}]
#set_resistance 0.0129886  [get_nets {u_dcfifo_rx_u_din_buffer_data[180]}]
#set_load 0.0254702  [get_nets {u_dcfifo_rx_u_din_buffer_data[181]}]
#set_resistance 0.0036487  [get_nets {u_dcfifo_rx_u_din_buffer_data[181]}]
#set_load 0.428445  [get_nets {u_dcfifo_rx_u_din_buffer_data[182]}]
#set_resistance 0.0648418  [get_nets {u_dcfifo_rx_u_din_buffer_data[182]}]
#set_load 0.0440063  [get_nets {u_dcfifo_rx_u_din_buffer_data[183]}]
#set_resistance 0.0063816  [get_nets {u_dcfifo_rx_u_din_buffer_data[183]}]
#set_load 0.0847759  [get_nets {u_dcfifo_rx_u_din_buffer_data[184]}]
#set_resistance 0.0127266  [get_nets {u_dcfifo_rx_u_din_buffer_data[184]}]
#set_load 0.116747  [get_nets {u_dcfifo_rx_u_din_buffer_data[185]}]
#set_resistance 0.0171524  [get_nets {u_dcfifo_rx_u_din_buffer_data[185]}]
#set_load 0.456572  [get_nets {u_dcfifo_rx_u_din_buffer_data[186]}]
#set_resistance 0.0665122  [get_nets {u_dcfifo_rx_u_din_buffer_data[186]}]
#set_load 0.456307  [get_nets {u_dcfifo_rx_u_din_buffer_data[187]}]
#set_resistance 0.0665607  [get_nets {u_dcfifo_rx_u_din_buffer_data[187]}]
#set_load 0.0864137  [get_nets {u_dcfifo_rx_u_din_buffer_data[188]}]
#set_resistance 0.012435  [get_nets {u_dcfifo_rx_u_din_buffer_data[188]}]
#set_load 0.078693  [get_nets {u_dcfifo_rx_u_din_buffer_data[189]}]
#set_resistance 0.0116646  [get_nets {u_dcfifo_rx_u_din_buffer_data[189]}]
#set_load 0.104077  [get_nets {u_dcfifo_rx_u_din_buffer_data[190]}]
#set_resistance 0.0151969  [get_nets {u_dcfifo_rx_u_din_buffer_data[190]}]
#set_load 0.140306  [get_nets {u_dcfifo_rx_u_din_buffer_data[191]}]
#set_resistance 0.0212717  [get_nets {u_dcfifo_rx_u_din_buffer_data[191]}]
#set_load 0.339124  [get_nets {u_dcfifo_rx_u_din_buffer_data[192]}]
#set_resistance 0.0495696  [get_nets {u_dcfifo_rx_u_din_buffer_data[192]}]
#set_load 0.0591392  [get_nets {u_dcfifo_rx_u_din_buffer_data[193]}]
#set_resistance 0.0084929  [get_nets {u_dcfifo_rx_u_din_buffer_data[193]}]
#set_load 0.22893  [get_nets {u_dcfifo_rx_u_din_buffer_data[194]}]
#set_resistance 0.0347063  [get_nets {u_dcfifo_rx_u_din_buffer_data[194]}]
#set_load 0.241302  [get_nets {u_dcfifo_rx_u_din_buffer_data[195]}]
#set_resistance 0.0365346  [get_nets {u_dcfifo_rx_u_din_buffer_data[195]}]
#set_load 0.340411  [get_nets {u_dcfifo_rx_u_din_buffer_data[196]}]
#set_resistance 0.0509509  [get_nets {u_dcfifo_rx_u_din_buffer_data[196]}]
#set_load 0.418116  [get_nets {u_dcfifo_rx_u_din_buffer_data[197]}]
#set_resistance 0.0629653  [get_nets {u_dcfifo_rx_u_din_buffer_data[197]}]
#set_load 0.0719068  [get_nets {u_dcfifo_rx_u_din_buffer_data[198]}]
#set_resistance 0.010832  [get_nets {u_dcfifo_rx_u_din_buffer_data[198]}]
#set_load 0.207488  [get_nets {u_dcfifo_rx_u_din_buffer_data[199]}]
#set_resistance 0.0309618  [get_nets {u_dcfifo_rx_u_din_buffer_data[199]}]
#set_load 0.172445  [get_nets {u_dcfifo_rx_u_din_buffer_data[200]}]
#set_resistance 0.0260347  [get_nets {u_dcfifo_rx_u_din_buffer_data[200]}]
#set_load 0.235026  [get_nets {u_dcfifo_rx_u_din_buffer_data[201]}]
#set_resistance 0.0354422  [get_nets {u_dcfifo_rx_u_din_buffer_data[201]}]
#set_load 0.0626044  [get_nets {u_dcfifo_rx_u_din_buffer_data[202]}]
#set_resistance 0.00899646  [get_nets {u_dcfifo_rx_u_din_buffer_data[202]}]
#set_load 0.0308565  [get_nets {u_dcfifo_rx_u_din_buffer_data[203]}]
#set_resistance 0.00450959  [get_nets {u_dcfifo_rx_u_din_buffer_data[203]}]
#set_load 0.0982423  [get_nets {u_dcfifo_rx_u_din_buffer_data[204]}]
#set_resistance 0.0145756  [get_nets {u_dcfifo_rx_u_din_buffer_data[204]}]
#set_load 0.0352081  [get_nets {u_dcfifo_rx_u_din_buffer_data[205]}]
#set_resistance 0.00534909  [get_nets {u_dcfifo_rx_u_din_buffer_data[205]}]
#set_load 0.572856  [get_nets {u_dcfifo_rx_u_din_buffer_data[206]}]
#set_resistance 0.0857886  [get_nets {u_dcfifo_rx_u_din_buffer_data[206]}]
#set_load 0.102781  [get_nets {u_dcfifo_rx_u_din_buffer_data[207]}]
#set_resistance 0.0156282  [get_nets {u_dcfifo_rx_u_din_buffer_data[207]}]
#set_load 0.266813  [get_nets {u_dcfifo_rx_u_din_buffer_data[208]}]
#set_resistance 0.0383573  [get_nets {u_dcfifo_rx_u_din_buffer_data[208]}]
#set_load 0.154642  [get_nets {u_dcfifo_rx_u_din_buffer_data[209]}]
#set_resistance 0.022544  [get_nets {u_dcfifo_rx_u_din_buffer_data[209]}]
#set_load 0.267751  [get_nets {u_dcfifo_rx_u_din_buffer_data[210]}]
#set_resistance 0.0407008  [get_nets {u_dcfifo_rx_u_din_buffer_data[210]}]
#set_load 0.18008  [get_nets {u_dcfifo_rx_u_din_buffer_data[211]}]
#set_resistance 0.0273145  [get_nets {u_dcfifo_rx_u_din_buffer_data[211]}]
#set_load 0.0406283  [get_nets {u_dcfifo_rx_u_din_buffer_data[212]}]
#set_resistance 0.00590969  [get_nets {u_dcfifo_rx_u_din_buffer_data[212]}]
#set_load 0.110519  [get_nets {u_dcfifo_rx_u_din_buffer_data[213]}]
#set_resistance 0.0164767  [get_nets {u_dcfifo_rx_u_din_buffer_data[213]}]
#set_load 0.193868  [get_nets {u_dcfifo_rx_u_din_buffer_data[214]}]
#set_resistance 0.0289188  [get_nets {u_dcfifo_rx_u_din_buffer_data[214]}]
#set_load 0.0934137  [get_nets {u_dcfifo_rx_u_din_buffer_data[215]}]
#set_resistance 0.0139956  [get_nets {u_dcfifo_rx_u_din_buffer_data[215]}]
#set_load 0.2024  [get_nets {u_dcfifo_rx_u_din_buffer_data[216]}]
#set_resistance 0.030215  [get_nets {u_dcfifo_rx_u_din_buffer_data[216]}]
#set_load 0.17276  [get_nets {u_dcfifo_rx_u_din_buffer_data[217]}]
#set_resistance 0.0259595  [get_nets {u_dcfifo_rx_u_din_buffer_data[217]}]
#set_load 0.0311275  [get_nets {u_dcfifo_rx_u_din_buffer_data[218]}]
#set_resistance 0.00448709  [get_nets {u_dcfifo_rx_u_din_buffer_data[218]}]
#set_load 0.125374  [get_nets {u_dcfifo_rx_u_din_buffer_data[219]}]
#set_resistance 0.0186497  [get_nets {u_dcfifo_rx_u_din_buffer_data[219]}]
#set_load 0.405705  [get_nets {u_dcfifo_rx_u_din_buffer_data[220]}]
#set_resistance 0.0597747  [get_nets {u_dcfifo_rx_u_din_buffer_data[220]}]
#set_load 0.210388  [get_nets {u_dcfifo_rx_u_din_buffer_data[221]}]
#set_resistance 0.0313867  [get_nets {u_dcfifo_rx_u_din_buffer_data[221]}]
#set_load 0.133658  [get_nets {u_dcfifo_rx_u_din_buffer_data[222]}]
#set_resistance 0.0199942  [get_nets {u_dcfifo_rx_u_din_buffer_data[222]}]
#set_load 0.333931  [get_nets {u_dcfifo_rx_u_din_buffer_data[223]}]
#set_resistance 0.0496063  [get_nets {u_dcfifo_rx_u_din_buffer_data[223]}]
#set_load 0.482667  [get_nets {u_dcfifo_rx_u_din_buffer_data[224]}]
#set_resistance 0.0698673  [get_nets {u_dcfifo_rx_u_din_buffer_data[224]}]
#set_load 0.11373  [get_nets {u_dcfifo_rx_u_din_buffer_data[225]}]
#set_resistance 0.0171395  [get_nets {u_dcfifo_rx_u_din_buffer_data[225]}]
#set_load 0.64948  [get_nets {u_dcfifo_rx_u_din_buffer_data[226]}]
#set_resistance 0.0988123  [get_nets {u_dcfifo_rx_u_din_buffer_data[226]}]
#set_load 0.641995  [get_nets {u_dcfifo_rx_u_din_buffer_data[227]}]
#set_resistance 0.09742  [get_nets {u_dcfifo_rx_u_din_buffer_data[227]}]
#set_load 0.665842  [get_nets {u_dcfifo_rx_u_din_buffer_data[228]}]
#set_resistance 0.100571  [get_nets {u_dcfifo_rx_u_din_buffer_data[228]}]
#set_load 0.775173  [get_nets {u_dcfifo_rx_u_din_buffer_data[229]}]
#set_resistance 0.117498  [get_nets {u_dcfifo_rx_u_din_buffer_data[229]}]
#set_load 0.210652  [get_nets {u_dcfifo_rx_u_din_buffer_data[230]}]
#set_resistance 0.0319576  [get_nets {u_dcfifo_rx_u_din_buffer_data[230]}]
#set_load 0.416354  [get_nets {u_dcfifo_rx_u_din_buffer_data[231]}]
#set_resistance 0.0616087  [get_nets {u_dcfifo_rx_u_din_buffer_data[231]}]
#set_load 0.0782596  [get_nets {u_dcfifo_rx_u_din_buffer_data[232]}]
#set_resistance 0.0116628  [get_nets {u_dcfifo_rx_u_din_buffer_data[232]}]
#set_load 0.29259  [get_nets {u_dcfifo_rx_u_din_buffer_data[233]}]
#set_resistance 0.0428568  [get_nets {u_dcfifo_rx_u_din_buffer_data[233]}]
#set_load 0.0798154  [get_nets {u_dcfifo_rx_u_din_buffer_data[234]}]
#set_resistance 0.0120893  [get_nets {u_dcfifo_rx_u_din_buffer_data[234]}]
#set_load 0.0854069  [get_nets {u_dcfifo_rx_u_din_buffer_data[235]}]
#set_resistance 0.0128371  [get_nets {u_dcfifo_rx_u_din_buffer_data[235]}]
#set_load 0.0196939  [get_nets {u_dcfifo_rx_u_din_buffer_data[236]}]
#set_resistance 0.00282465  [get_nets {u_dcfifo_rx_u_din_buffer_data[236]}]
#set_load 0.0655083  [get_nets {u_dcfifo_rx_u_din_buffer_data[237]}]
#set_resistance 0.00994296  [get_nets {u_dcfifo_rx_u_din_buffer_data[237]}]
#set_load 0.0233846  [get_nets {u_dcfifo_rx_u_din_buffer_data[238]}]
#set_resistance 0.00336489  [get_nets {u_dcfifo_rx_u_din_buffer_data[238]}]
#set_load 0.121859  [get_nets {u_dcfifo_rx_u_din_buffer_data[239]}]
#set_resistance 0.0180227  [get_nets {u_dcfifo_rx_u_din_buffer_data[239]}]
#set_load 0.16629  [get_nets {u_dcfifo_rx_u_din_buffer_data[240]}]
#set_resistance 0.0244193  [get_nets {u_dcfifo_rx_u_din_buffer_data[240]}]
#set_load 0.0718421  [get_nets {u_dcfifo_rx_u_din_buffer_data[241]}]
#set_resistance 0.0108522  [get_nets {u_dcfifo_rx_u_din_buffer_data[241]}]
#set_load 0.0769491  [get_nets {u_dcfifo_rx_u_din_buffer_data[242]}]
#set_resistance 0.0110902  [get_nets {u_dcfifo_rx_u_din_buffer_data[242]}]
#set_load 0.0674848  [get_nets {u_dcfifo_rx_u_din_buffer_data[243]}]
#set_resistance 0.0100193  [get_nets {u_dcfifo_rx_u_din_buffer_data[243]}]
#set_load 0.0440621  [get_nets {u_dcfifo_rx_u_din_buffer_data[244]}]
#set_resistance 0.00633535  [get_nets {u_dcfifo_rx_u_din_buffer_data[244]}]
#set_load 0.0854339  [get_nets {u_dcfifo_rx_u_din_buffer_data[245]}]
#set_resistance 0.0127129  [get_nets {u_dcfifo_rx_u_din_buffer_data[245]}]
#set_load 0.267666  [get_nets {u_dcfifo_rx_u_din_buffer_data[246]}]
#set_resistance 0.0404931  [get_nets {u_dcfifo_rx_u_din_buffer_data[246]}]
#set_load 0.23397  [get_nets {u_dcfifo_rx_u_din_buffer_data[247]}]
#set_resistance 0.0350429  [get_nets {u_dcfifo_rx_u_din_buffer_data[247]}]
#set_load 0.150184  [get_nets {u_dcfifo_rx_u_din_buffer_data[248]}]
#set_resistance 0.0227619  [get_nets {u_dcfifo_rx_u_din_buffer_data[248]}]
#set_load 0.109309  [get_nets {u_dcfifo_rx_u_din_buffer_data[249]}]
#set_resistance 0.0166202  [get_nets {u_dcfifo_rx_u_din_buffer_data[249]}]
#set_load 0.111483  [get_nets {u_dcfifo_rx_u_din_buffer_data[250]}]
#set_resistance 0.0165249  [get_nets {u_dcfifo_rx_u_din_buffer_data[250]}]
#set_load 0.320165  [get_nets {u_dcfifo_rx_u_din_buffer_data[251]}]
#set_resistance 0.0470238  [get_nets {u_dcfifo_rx_u_din_buffer_data[251]}]
#set_load 0.501861  [get_nets {u_dcfifo_rx_u_din_buffer_data[252]}]
#set_resistance 0.0717911  [get_nets {u_dcfifo_rx_u_din_buffer_data[252]}]
#set_load 0.33594  [get_nets {u_dcfifo_rx_u_din_buffer_data[253]}]
#set_resistance 0.0487239  [get_nets {u_dcfifo_rx_u_din_buffer_data[253]}]
#set_load 0.439226  [get_nets {u_dcfifo_rx_u_din_buffer_data[254]}]
#set_resistance 0.0635056  [get_nets {u_dcfifo_rx_u_din_buffer_data[254]}]
#set_load 0.235857  [get_nets {u_dcfifo_rx_u_din_buffer_data[255]}]
#set_resistance 0.0338944  [get_nets {u_dcfifo_rx_u_din_buffer_data[255]}]
#set_load 0.267141  [get_nets u_dcfifo_tx_u_din_full_full_synch_d_middle_0_]
#set_resistance 0.0382951  [get_nets u_dcfifo_tx_u_din_full_full_synch_d_middle_0_]
#set_load 1.62991  [get_nets u_dcfifo_rx_u_din_full_full_synch_d_middle_0_]
#set_resistance 0.242106  [get_nets u_dcfifo_rx_u_din_full_full_synch_d_middle_0_]
#set_load 0.936425  [get_nets n604]
#set_resistance 0.134108  [get_nets n604]
#set_load 0.0813934  [get_nets n1455]
#set_resistance 0.0118961  [get_nets n1455]
#set_load 0.202136  [get_nets n1456]
#set_resistance 0.0289856  [get_nets n1456]
#set_load 0.166983  [get_nets n1691]
#set_resistance 0.0239163  [get_nets n1691]
#set_load 0.166983  [get_nets n1694]
#set_resistance 0.0239163  [get_nets n1694]
#set_load 0.1939  [get_nets n1697]
#set_resistance 0.0278231  [get_nets n1697]
#set_load 0.1939  [get_nets n1700]
#set_resistance 0.0278231  [get_nets n1700]
#set_load 0.1939  [get_nets n1703]
#set_resistance 0.0278231  [get_nets n1703]
#set_load 0.1939  [get_nets n1706]
#set_resistance 0.0278231  [get_nets n1706]
#set_load 0.1939  [get_nets n1709]
#set_resistance 0.0278231  [get_nets n1709]
#set_load 0.1939  [get_nets n1712]
#set_resistance 0.0278231  [get_nets n1712]
#set_load 0.166983  [get_nets n1715]
#set_resistance 0.0239163  [get_nets n1715]
#set_load 0.166983  [get_nets n1718]
#set_resistance 0.0239163  [get_nets n1718]
#set_load 0.1939  [get_nets n1721]
#set_resistance 0.0278231  [get_nets n1721]
#set_load 0.1939  [get_nets n1724]
#set_resistance 0.0278231  [get_nets n1724]
#set_load 0.166983  [get_nets n1727]
#set_resistance 0.0239163  [get_nets n1727]
#set_load 0.166983  [get_nets n1730]
#set_resistance 0.0239163  [get_nets n1730]
#set_load 0.166983  [get_nets n1733]
#set_resistance 0.0239163  [get_nets n1733]
#set_load 0.1939  [get_nets n1736]
#set_resistance 0.0278231  [get_nets n1736]
#set_load 0.166983  [get_nets n1739]
#set_resistance 0.0239163  [get_nets n1739]
#set_load 0.1939  [get_nets n1742]
#set_resistance 0.0278231  [get_nets n1742]
#set_load 0.166983  [get_nets n1745]
#set_resistance 0.0239163  [get_nets n1745]
#set_load 0.1939  [get_nets n1748]
#set_resistance 0.0278231  [get_nets n1748]
#set_load 0.166983  [get_nets n1751]
#set_resistance 0.0239163  [get_nets n1751]
#set_load 0.1939  [get_nets n1754]
#set_resistance 0.0278231  [get_nets n1754]
#set_load 0.166983  [get_nets n1757]
#set_resistance 0.0239163  [get_nets n1757]
#set_load 0.1939  [get_nets n1760]
#set_resistance 0.0278231  [get_nets n1760]
#set_load 0.166983  [get_nets n1763]
#set_resistance 0.0239163  [get_nets n1763]
#set_load 0.1939  [get_nets n1766]
#set_resistance 0.0278231  [get_nets n1766]
#set_load 0.166983  [get_nets n1769]
#set_resistance 0.0239163  [get_nets n1769]
#set_load 0.1939  [get_nets n1772]
#set_resistance 0.0278231  [get_nets n1772]
#set_load 0.166983  [get_nets n1775]
#set_resistance 0.0239163  [get_nets n1775]
#set_load 0.1939  [get_nets n1778]
#set_resistance 0.0278231  [get_nets n1778]
#set_load 0.166983  [get_nets n1781]
#set_resistance 0.0239163  [get_nets n1781]
#set_load 0.1939  [get_nets n1784]
#set_resistance 0.0278231  [get_nets n1784]
#set_load 0.166983  [get_nets n1787]
#set_resistance 0.0239163  [get_nets n1787]
#set_load 0.1939  [get_nets n1790]
#set_resistance 0.0278231  [get_nets n1790]
#set_load 0.166983  [get_nets n1793]
#set_resistance 0.0239163  [get_nets n1793]
#set_load 0.1939  [get_nets n1796]
#set_resistance 0.0278231  [get_nets n1796]
#set_load 0.166983  [get_nets n1799]
#set_resistance 0.0239163  [get_nets n1799]
#set_load 0.1939  [get_nets n1802]
#set_resistance 0.0278231  [get_nets n1802]
#set_load 0.77716  [get_nets n1869]
#set_resistance 0.0701974  [get_nets n1869]
#set_load 0.166983  [get_nets n1878]
#set_resistance 0.0239163  [get_nets n1878]
#set_load 0.166983  [get_nets n1881]
#set_resistance 0.0239163  [get_nets n1881]
#set_load 2.34909  [get_nets n2656]
#set_resistance 0.267031  [get_nets n2656]
#set_load 0.424786  [get_nets n2723]
#set_resistance 0.0630103  [get_nets n2723]
#set_load 0.196351  [get_nets n2726]
#set_resistance 0.0286311  [get_nets n2726]
#set_load 0.025712  [get_nets n2727]
#set_resistance 0.0038482  [get_nets n2727]
#set_load 0.0380998  [get_nets n2728]
#set_resistance 0.0057024  [get_nets n2728]
#set_load 0.29969  [get_nets n2729]
#set_resistance 0.0408311  [get_nets n2729]
#set_load 0.0967217  [get_nets n2730]
#set_resistance 0.0141553  [get_nets n2730]
#set_load 0.15724  [get_nets n2731]
#set_resistance 0.0233243  [get_nets n2731]
#set_load 0.0577155  [get_nets n2732]
#set_resistance 0.00861918  [get_nets n2732]
#set_load 0.271046  [get_nets n2733]
#set_resistance 0.0393285  [get_nets n2733]
#set_load 0.0703086  [get_nets n2734]
#set_resistance 0.010419  [get_nets n2734]
#set_load 0.165511  [get_nets n2735]
#set_resistance 0.0242387  [get_nets n2735]
#set_load 0.203034  [get_nets n2736]
#set_resistance 0.029504  [get_nets n2736]
#set_load 0.0809005  [get_nets n2737]
#set_resistance 0.0116928  [get_nets n2737]
#set_load 0.191494  [get_nets n2738]
#set_resistance 0.0285273  [get_nets n2738]
#set_load 0.242481  [get_nets n2739]
#set_resistance 0.03542  [get_nets n2739]
#set_load 0.0934642  [get_nets n2740]
#set_resistance 0.0135582  [get_nets n2740]
#set_load 0.196866  [get_nets n2741]
#set_resistance 0.028456  [get_nets n2741]
#set_load 0.0804856  [get_nets n2742]
#set_resistance 0.0121929  [get_nets n2742]
#set_load 0.0192101  [get_nets n2743]
#set_resistance 0.0027647  [get_nets n2743]
#set_load 0.100657  [get_nets n2744]
#set_resistance 0.0147515  [get_nets n2744]
#set_load 0.0727192  [get_nets n2745]
#set_resistance 0.0108688  [get_nets n2745]
#set_load 0.113034  [get_nets n2746]
#set_resistance 0.0162799  [get_nets n2746]
#set_load 0.135526  [get_nets n2747]
#set_resistance 0.0195957  [get_nets n2747]
#set_load 0.093773  [get_nets n2748]
#set_resistance 0.0141351  [get_nets n2748]
#set_load 0.071751  [get_nets n2749]
#set_resistance 0.0108923  [get_nets n2749]
#set_load 0.996345  [get_nets n2750]
#set_resistance 0.112347  [get_nets n2750]
#set_load 0.115777  [get_nets n2751]
#set_resistance 0.0168499  [get_nets n2751]
#set_load 0.122475  [get_nets n2763]
#set_resistance 0.0178596  [get_nets n2763]
#set_load 0.0384557  [get_nets n2764]
#set_resistance 0.0057507  [get_nets n2764]
#set_load 0.5466  [get_nets n2765]
#set_resistance 0.0817051  [get_nets n2765]
#set_load 0.0481117  [get_nets n2766]
#set_resistance 0.00725638  [get_nets n2766]
#set_load 0.128348  [get_nets n2767]
#set_resistance 0.0193346  [get_nets n2767]
#set_load 0.0755288  [get_nets n2768]
#set_resistance 0.0109296  [get_nets n2768]
#set_load 0.420933  [get_nets n2769]
#set_resistance 0.0608222  [get_nets n2769]
#set_load 0.240702  [get_nets n2770]
#set_resistance 0.034859  [get_nets n2770]
#set_load 0.0586195  [get_nets n2771]
#set_resistance 0.00849202  [get_nets n2771]
#set_load 0.128016  [get_nets n2772]
#set_resistance 0.0194034  [get_nets n2772]
#set_load 0.0467145  [get_nets n2773]
#set_resistance 0.00702378  [get_nets n2773]
#set_load 0.0523883  [get_nets n2774]
#set_resistance 0.0077055  [get_nets n2774]
#set_load 0.351518  [get_nets n2775]
#set_resistance 0.0515867  [get_nets n2775]
#set_load 0.253497  [get_nets n2776]
#set_resistance 0.0367674  [get_nets n2776]
#set_load 0.216063  [get_nets n2777]
#set_resistance 0.0317424  [get_nets n2777]
#set_load 0.183159  [get_nets n2778]
#set_resistance 0.0271051  [get_nets n2778]
#set_load 0.0855987  [get_nets n2779]
#set_resistance 0.0122417  [get_nets n2779]
#set_load 0.106769  [get_nets n2780]
#set_resistance 0.0155785  [get_nets n2780]
#set_load 0.710909  [get_nets n2781]
#set_resistance 0.0852871  [get_nets n2781]
#set_load 0.0736685  [get_nets n2782]
#set_resistance 0.0105651  [get_nets n2782]
#set_load 0.300225  [get_nets n2783]
#set_resistance 0.0455058  [get_nets n2783]
#set_load 0.801799  [get_nets n2784]
#set_resistance 0.119569  [get_nets n2784]
#set_load 0.456659  [get_nets n2787]
#set_resistance 0.0613481  [get_nets n2787]
#set_load 0.10215  [get_nets n2788]
#set_resistance 0.0150809  [get_nets n2788]
#set_load 0.126835  [get_nets n2789]
#set_resistance 0.0192858  [get_nets n2789]
#set_load 0.169539  [get_nets n2790]
#set_resistance 0.0225687  [get_nets n2790]
#set_load 0.271039  [get_nets n2791]
#set_resistance 0.0374866  [get_nets n2791]
#set_load 0.0600529  [get_nets n2792]
#set_resistance 0.00886115  [get_nets n2792]
#set_load 0.120097  [get_nets n2793]
#set_resistance 0.0160095  [get_nets n2793]
#set_load 0.28902  [get_nets n2794]
#set_resistance 0.0382909  [get_nets n2794]
#set_load 0.0804758  [get_nets n2795]
#set_resistance 0.0116192  [get_nets n2795]
#set_load 0.0699199  [get_nets n2796]
#set_resistance 0.0102863  [get_nets n2796]
#set_load 0.257178  [get_nets n2797]
#set_resistance 0.0349718  [get_nets n2797]
#set_load 0.389543  [get_nets n2798]
#set_resistance 0.0525471  [get_nets n2798]
#set_load 0.575261  [get_nets n2799]
#set_resistance 0.0864797  [get_nets n2799]
#set_load 0.374655  [get_nets n2802]
#set_resistance 0.0557562  [get_nets n2802]
#set_load 0.37175  [get_nets n2803]
#set_resistance 0.0560094  [get_nets n2803]
#set_load 0.728602  [get_nets n2804]
#set_resistance 0.10041  [get_nets n2804]
#set_load 0.45636  [get_nets n2805]
#set_resistance 0.0683792  [get_nets n2805]
#set_load 1.06889  [get_nets n2806]
#set_resistance 0.145685  [get_nets n2806]
#set_load 0.750193  [get_nets n2808]
#set_resistance 0.112611  [get_nets n2808]
#set_load 1.02548  [get_nets n2809]
#set_resistance 0.140774  [get_nets n2809]
#set_load 0.548944  [get_nets n2810]
#set_resistance 0.0817709  [get_nets n2810]
#set_load 0.451096  [get_nets n2811]
#set_resistance 0.0629295  [get_nets n2811]
#set_load 0.85091  [get_nets n2812]
#set_resistance 0.125908  [get_nets n2812]
#set_load 1.08195  [get_nets n2813]
#set_resistance 0.147243  [get_nets n2813]
#set_load 0.858889  [get_nets n2814]
#set_resistance 0.125104  [get_nets n2814]
#set_load 0.870985  [get_nets n2815]
#set_resistance 0.118217  [get_nets n2815]
#set_load 0.605759  [get_nets n2816]
#set_resistance 0.090765  [get_nets n2816]
#set_load 0.687084  [get_nets n2817]
#set_resistance 0.0949319  [get_nets n2817]
#set_load 1.03799  [get_nets n2819]
#set_resistance 0.152749  [get_nets n2819]
#set_load 0.582614  [get_nets n2820]
#set_resistance 0.0859957  [get_nets n2820]
#set_load 0.171887  [get_nets n2822]
#set_resistance 0.0234189  [get_nets n2822]
#set_load 0.401228  [get_nets n2823]
#set_resistance 0.0593539  [get_nets n2823]
#set_load 0.121932  [get_nets n2824]
#set_resistance 0.0182697  [get_nets n2824]
#set_load 0.357917  [get_nets n2825]
#set_resistance 0.0451753  [get_nets n2825]
#set_load 0.233143  [get_nets n2826]
#set_resistance 0.0312746  [get_nets n2826]
#set_load 0.215459  [get_nets n2827]
#set_resistance 0.0309731  [get_nets n2827]
#set_load 0.156432  [get_nets n2828]
#set_resistance 0.0228767  [get_nets n2828]
#set_load 0.436393  [get_nets n2829]
#set_resistance 0.0591127  [get_nets n2829]
#set_load 0.205429  [get_nets n2830]
#set_resistance 0.0305799  [get_nets n2830]
#set_load 0.109505  [get_nets n2831]
#set_resistance 0.0163442  [get_nets n2831]
#set_load 0.259809  [get_nets n2832]
#set_resistance 0.032895  [get_nets n2832]
#set_load 0.343455  [get_nets n2833]
#set_resistance 0.0429054  [get_nets n2833]
#set_load 0.165101  [get_nets n2834]
#set_resistance 0.0250777  [get_nets n2834]
#set_load 0.0992245  [get_nets n2835]
#set_resistance 0.0148518  [get_nets n2835]
#set_load 0.384102  [get_nets n2836]
#set_resistance 0.0480716  [get_nets n2836]
#set_load 0.367673  [get_nets n2837]
#set_resistance 0.0464527  [get_nets n2837]
#set_load 0.0911708  [get_nets n2838]
#set_resistance 0.0138634  [get_nets n2838]
#set_load 0.336783  [get_nets n2839]
#set_resistance 0.0486235  [get_nets n2839]
#set_load 0.175262  [get_nets n2840]
#set_resistance 0.0222866  [get_nets n2840]
#set_load 0.199535  [get_nets n2841]
#set_resistance 0.0269952  [get_nets n2841]
#set_load 0.407033  [get_nets n2842]
#set_resistance 0.0518136  [get_nets n2842]
#set_load 0.130737  [get_nets n2843]
#set_resistance 0.0198238  [get_nets n2843]
#set_load 0.405367  [get_nets n2844]
#set_resistance 0.0588199  [get_nets n2844]
#set_load 0.655583  [get_nets n2845]
#set_resistance 0.0937648  [get_nets n2845]
#set_load 0.470862  [get_nets n2846]
#set_resistance 0.0704452  [get_nets n2846]
#set_load 0.621421  [get_nets n2847]
#set_resistance 0.0835148  [get_nets n2847]
#set_load 0.580063  [get_nets n2848]
#set_resistance 0.0839109  [get_nets n2848]
#set_load 0.289228  [get_nets n2849]
#set_resistance 0.0416545  [get_nets n2849]
#set_load 0.167638  [get_nets n2850]
#set_resistance 0.0250762  [get_nets n2850]
#set_load 0.577199  [get_nets n2851]
#set_resistance 0.0780117  [get_nets n2851]
#set_load 0.42748  [get_nets n2852]
#set_resistance 0.053649  [get_nets n2852]
#set_load 0.0940164  [get_nets n2853]
#set_resistance 0.0139043  [get_nets n2853]
#set_load 0.134785  [get_nets n2854]
#set_resistance 0.0200406  [get_nets n2854]
#set_load 0.255175  [get_nets n2855]
#set_resistance 0.0365602  [get_nets n2855]
#set_load 0.39638  [get_nets n2856]
#set_resistance 0.0593934  [get_nets n2856]
#set_load 0.148957  [get_nets n2857]
#set_resistance 0.0214256  [get_nets n2857]
#set_load 0.264268  [get_nets n2858]
#set_resistance 0.0335702  [get_nets n2858]
#set_load 0.189302  [get_nets n2859]
#set_resistance 0.0242736  [get_nets n2859]
#set_load 1.09867  [get_nets n2860]
#set_resistance 0.151294  [get_nets n2860]
#set_load 0.375251  [get_nets n2861]
#set_resistance 0.0553064  [get_nets n2861]
#set_load 0.70914  [get_nets n2862]
#set_resistance 0.0863395  [get_nets n2862]
#set_load 0.223416  [get_nets n2863]
#set_resistance 0.0323277  [get_nets n2863]
#set_load 0.222256  [get_nets n2864]
#set_resistance 0.032425  [get_nets n2864]
#set_load 3.48276  [get_nets n2865]
#set_resistance 0.419654  [get_nets n2865]
#set_load 0.184128  [get_nets n2866]
#set_resistance 0.0275771  [get_nets n2866]
#set_load 0.207514  [get_nets n2867]
#set_resistance 0.0297553  [get_nets n2867]
#set_load 2.1716  [get_nets n2868]
#set_resistance 0.245393  [get_nets n2868]
#set_load 0.523494  [get_nets n2870]
#set_resistance 0.0695391  [get_nets n2870]
#set_load 0.840287  [get_nets n2871]
#set_resistance 0.111764  [get_nets n2871]
#set_load 0.429183  [get_nets n2872]
#set_resistance 0.0621867  [get_nets n2872]
#set_load 0.0685619  [get_nets n2873]
#set_resistance 0.0101054  [get_nets n2873]
#set_load 0.997564  [get_nets n2874]
#set_resistance 0.13323  [get_nets n2874]
#set_load 0.633729  [get_nets n2875]
#set_resistance 0.093389  [get_nets n2875]
#set_load 0.231792  [get_nets n2876]
#set_resistance 0.0295007  [get_nets n2876]
#set_load 0.953408  [get_nets n2877]
#set_resistance 0.132779  [get_nets n2877]
#set_load 0.998211  [get_nets n2878]
#set_resistance 0.10454  [get_nets n2878]
#set_load 0.542907  [get_nets n2879]
#set_resistance 0.0711194  [get_nets n2879]
#set_load 0.695572  [get_nets n2880]
#set_resistance 0.0934386  [get_nets n2880]
#set_load 0.174761  [get_nets n2881]
#set_resistance 0.0252793  [get_nets n2881]
#set_load 0.311227  [get_nets n2882]
#set_resistance 0.044891  [get_nets n2882]
#set_load 0.253345  [get_nets n2883]
#set_resistance 0.0375515  [get_nets n2883]
#set_load 0.349633  [get_nets n2884]
#set_resistance 0.0529372  [get_nets n2884]
#set_load 0.341731  [get_nets n2885]
#set_resistance 0.0506692  [get_nets n2885]
#set_load 0.497639  [get_nets n2886]
#set_resistance 0.0517762  [get_nets n2886]
#set_load 0.113935  [get_nets n2887]
#set_resistance 0.0169351  [get_nets n2887]
#set_load 0.30079  [get_nets n2888]
#set_resistance 0.0450889  [get_nets n2888]
#set_load 0.616608  [get_nets n2889]
#set_resistance 0.0737633  [get_nets n2889]
#set_load 0.249362  [get_nets n2890]
#set_resistance 0.0322108  [get_nets n2890]
#set_load 0.488643  [get_nets n2891]
#set_resistance 0.0626387  [get_nets n2891]
#set_load 0.571602  [get_nets n2892]
#set_resistance 0.0834615  [get_nets n2892]
#set_load 0.10605  [get_nets n2893]
#set_resistance 0.0156775  [get_nets n2893]
#set_load 0.0322753  [get_nets n2894]
#set_resistance 0.00476151  [get_nets n2894]
#set_load 0.162839  [get_nets n2895]
#set_resistance 0.0240721  [get_nets n2895]
#set_load 0.493573  [get_nets n2896]
#set_resistance 0.0622402  [get_nets n2896]
#set_load 0.779862  [get_nets n2897]
#set_resistance 0.115628  [get_nets n2897]
#set_load 2.59217  [get_nets n2898]
#set_resistance 0.355793  [get_nets n2898]
#set_load 0.808464  [get_nets n2899]
#set_resistance 0.115715  [get_nets n2899]
#set_load 0.717335  [get_nets n2900]
#set_resistance 0.103514  [get_nets n2900]
#set_load 0.0912382  [get_nets n2901]
#set_resistance 0.0135041  [get_nets n2901]
#set_load 0.823732  [get_nets n2902]
#set_resistance 0.118399  [get_nets n2902]
#set_load 0.576716  [get_nets n2903]
#set_resistance 0.0795422  [get_nets n2903]
#set_load 0.042144  [get_nets n2904]
#set_resistance 0.00631052  [get_nets n2904]
#set_load 0.13979  [get_nets n2905]
#set_resistance 0.0203906  [get_nets n2905]
#set_load 0.262557  [get_nets n2906]
#set_resistance 0.0333581  [get_nets n2906]
#set_load 0.694726  [get_nets n2907]
#set_resistance 0.0997949  [get_nets n2907]
#set_load 1.95515  [get_nets n2908]
#set_resistance 0.233342  [get_nets n2908]
#set_load 2.5968  [get_nets n2917]
#set_resistance 0.218839  [get_nets n2917]
#set_load 2.82349  [get_nets n2919]
#set_resistance 0.249712  [get_nets n2919]
#set_load 0.0725104  [get_nets n2920]
#set_resistance 0.0107928  [get_nets n2920]
#set_load 0.160745  [get_nets n2921]
#set_resistance 0.0233254  [get_nets n2921]
#set_load 0.240238  [get_nets n2922]
#set_resistance 0.0360767  [get_nets n2922]
#set_load 0.175445  [get_nets n2923]
#set_resistance 0.0263607  [get_nets n2923]
#set_load 0.272803  [get_nets n2925]
#set_resistance 0.0397071  [get_nets n2925]
#set_load 0.0551162  [get_nets n2926]
#set_resistance 0.00810623  [get_nets n2926]
#set_load 0.128774  [get_nets n2927]
#set_resistance 0.0190366  [get_nets n2927]
#set_load 0.159117  [get_nets n2928]
#set_resistance 0.0229584  [get_nets n2928]
#set_load 0.074228  [get_nets n2930]
#set_resistance 0.0109698  [get_nets n2930]
#set_load 0.0719165  [get_nets n2931]
#set_resistance 0.0104146  [get_nets n2931]
#set_load 0.464134  [get_nets n2932]
#set_resistance 0.06703  [get_nets n2932]
#set_load 0.142071  [get_nets n2933]
#set_resistance 0.0203267  [get_nets n2933]
#set_load 0.209481  [get_nets n2934]
#set_resistance 0.0303273  [get_nets n2934]
#set_load 0.15367  [get_nets n2935]
#set_resistance 0.0222221  [get_nets n2935]
#set_load 0.422685  [get_nets n2936]
#set_resistance 0.0608358  [get_nets n2936]
#set_load 0.0672087  [get_nets n2937]
#set_resistance 0.00982671  [get_nets n2937]
#set_load 0.161659  [get_nets n2938]
#set_resistance 0.0234133  [get_nets n2938]
#set_load 0.0634978  [get_nets n2939]
#set_resistance 0.00917585  [get_nets n2939]
#set_load 0.0567892  [get_nets n2940]
#set_resistance 0.00833583  [get_nets n2940]
#set_load 0.0875397  [get_nets n2941]
#set_resistance 0.0126119  [get_nets n2941]
#set_load 0.0943485  [get_nets n2942]
#set_resistance 0.0135942  [get_nets n2942]
#set_load 0.0896937  [get_nets n2943]
#set_resistance 0.0131036  [get_nets n2943]
#set_load 0.0499084  [get_nets n2944]
#set_resistance 0.00739337  [get_nets n2944]
#set_load 0.180533  [get_nets n2945]
#set_resistance 0.0259078  [get_nets n2945]
#set_load 0.361682  [get_nets n2949]
#set_resistance 0.0517829  [get_nets n2949]
#set_load 0.163812  [get_nets n2951]
#set_resistance 0.0239115  [get_nets n2951]
#set_load 0.191052  [get_nets n2953]
#set_resistance 0.0281018  [get_nets n2953]
#set_load 0.0187352  [get_nets n2954]
#set_resistance 0.00280897  [get_nets n2954]
#set_load 0.133843  [get_nets n2955]
#set_resistance 0.0203638  [get_nets n2955]
#set_load 0.0896905  [get_nets n2956]
#set_resistance 0.0131101  [get_nets n2956]
#set_load 0.322721  [get_nets n2957]
#set_resistance 0.0489325  [get_nets n2957]
#set_load 0.267161  [get_nets n2958]
#set_resistance 0.0384513  [get_nets n2958]
#set_load 0.0723793  [get_nets n2959]
#set_resistance 0.0108269  [get_nets n2959]
#set_load 0.0928586  [get_nets n2960]
#set_resistance 0.0138125  [get_nets n2960]
#set_load 0.16176  [get_nets n2961]
#set_resistance 0.0243576  [get_nets n2961]
#set_load 0.277931  [get_nets n2962]
#set_resistance 0.0418357  [get_nets n2962]
#set_load 0.182916  [get_nets n2963]
#set_resistance 0.0273555  [get_nets n2963]
#set_load 0.0709439  [get_nets n2964]
#set_resistance 0.0106925  [get_nets n2964]
#set_load 0.0455418  [get_nets n2965]
#set_resistance 0.0066779  [get_nets n2965]
#set_load 0.342909  [get_nets n2966]
#set_resistance 0.0514323  [get_nets n2966]
#set_load 0.0360851  [get_nets n2967]
#set_resistance 0.00528742  [get_nets n2967]
#set_load 0.10164  [get_nets n2968]
#set_resistance 0.0148452  [get_nets n2968]
#set_load 0.0637945  [get_nets n2969]
#set_resistance 0.00923783  [get_nets n2969]
#set_load 0.0417424  [get_nets n2970]
#set_resistance 0.00616492  [get_nets n2970]
#set_load 0.253827  [get_nets n2971]
#set_resistance 0.0349076  [get_nets n2971]
#set_load 0.187435  [get_nets n2972]
#set_resistance 0.0249387  [get_nets n2972]
#set_load 0.0829861  [get_nets n2973]
#set_resistance 0.011918  [get_nets n2973]
#set_load 0.165541  [get_nets n2974]
#set_resistance 0.0220024  [get_nets n2974]
#set_load 0.282341  [get_nets n2975]
#set_resistance 0.0387099  [get_nets n2975]
#set_load 0.119698  [get_nets n2976]
#set_resistance 0.0174138  [get_nets n2976]
#set_load 0.703416  [get_nets n2977]
#set_resistance 0.0915953  [get_nets n2977]
#set_load 0.307266  [get_nets n2978]
#set_resistance 0.0420853  [get_nets n2978]
#set_load 0.137324  [get_nets n2979]
#set_resistance 0.0199805  [get_nets n2979]
#set_load 0.26404  [get_nets n2980]
#set_resistance 0.035692  [get_nets n2980]
#set_load 0.918837  [get_nets n2981]
#set_resistance 0.102656  [get_nets n2981]
#set_load 0.0839698  [get_nets n2982]
#set_resistance 0.0121029  [get_nets n2982]
#set_load 0.107269  [get_nets n2983]
#set_resistance 0.0162707  [get_nets n2983]
#set_load 0.0660497  [get_nets n2984]
#set_resistance 0.0100414  [get_nets n2984]
#set_load 0.473868  [get_nets n2985]
#set_resistance 0.0700475  [get_nets n2985]
#set_load 0.314183  [get_nets n2986]
#set_resistance 0.0451327  [get_nets n2986]
#set_load 0.246178  [get_nets n2987]
#set_resistance 0.0373098  [get_nets n2987]
#set_load 0.0718652  [get_nets n2988]
#set_resistance 0.0103239  [get_nets n2988]
#set_load 0.204261  [get_nets n2989]
#set_resistance 0.0304295  [get_nets n2989]
#set_load 0.446142  [get_nets n2990]
#set_resistance 0.0650671  [get_nets n2990]
#set_load 0.0857528  [get_nets n2991]
#set_resistance 0.0126508  [get_nets n2991]
#set_load 0.0735767  [get_nets n2992]
#set_resistance 0.0111659  [get_nets n2992]
#set_load 0.190993  [get_nets n2993]
#set_resistance 0.0281741  [get_nets n2993]
#set_load 0.1811  [get_nets n2994]
#set_resistance 0.0272383  [get_nets n2994]
#set_load 0.101724  [get_nets n2995]
#set_resistance 0.0152029  [get_nets n2995]
#set_load 0.165986  [get_nets n2996]
#set_resistance 0.024377  [get_nets n2996]
#set_load 0.362688  [get_nets n2997]
#set_resistance 0.052776  [get_nets n2997]
#set_load 7.71459  [get_nets n2998]
#set_resistance 0.645102  [get_nets n2998]
#set_load 0.192761  [get_nets n2999]
#set_resistance 0.0277311  [get_nets n2999]
#set_load 0.29227  [get_nets n3000]
#set_resistance 0.0426321  [get_nets n3000]
#set_load 0.0720379  [get_nets n3001]
#set_resistance 0.0103416  [get_nets n3001]
#set_load 0.0768337  [get_nets n3002]
#set_resistance 0.0114305  [get_nets n3002]
#set_load 0.168975  [get_nets n3021]
#set_resistance 0.0253682  [get_nets n3021]
#set_load 0.0632198  [get_nets n3022]
#set_resistance 0.00929623  [get_nets n3022]
#set_load 0.298551  [get_nets n3023]
#set_resistance 0.043066  [get_nets n3023]
#set_load 0.105032  [get_nets n3024]
#set_resistance 0.0150822  [get_nets n3024]
#set_load 0.107243  [get_nets n3026]
#set_resistance 0.0155733  [get_nets n3026]
#set_load 0.396279  [get_nets n3027]
#set_resistance 0.0569234  [get_nets n3027]
#set_load 0.556448  [get_nets n3028]
#set_resistance 0.080392  [get_nets n3028]
#set_load 1.03337  [get_nets n3029]
#set_resistance 0.148144  [get_nets n3029]
#set_load 0.379447  [get_nets n3030]
#set_resistance 0.0544003  [get_nets n3030]
#set_load 0.324063  [get_nets n3031]
#set_resistance 0.0472945  [get_nets n3031]
#set_load 0.298982  [get_nets n3032]
#set_resistance 0.0432243  [get_nets n3032]
#set_load 0.405834  [get_nets n3033]
#set_resistance 0.0545876  [get_nets n3033]
#set_load 0.387339  [get_nets n3034]
#set_resistance 0.0526213  [get_nets n3034]
#set_load 0.264418  [get_nets n3035]
#set_resistance 0.0381746  [get_nets n3035]
#set_load 0.990188  [get_nets n3036]
#set_resistance 0.141838  [get_nets n3036]
#set_load 1.71992  [get_nets n3037]
#set_resistance 0.202272  [get_nets n3037]
#set_load 0.323494  [get_nets n3038]
#set_resistance 0.0473463  [get_nets n3038]
#set_load 0.908949  [get_nets n3039]
#set_resistance 0.130547  [get_nets n3039]
#set_load 0.280573  [get_nets n3040]
#set_resistance 0.0403531  [get_nets n3040]
#set_load 1.06214  [get_nets n3041]
#set_resistance 0.152226  [get_nets n3041]
#set_load 0.381842  [get_nets n3042]
#set_resistance 0.0481059  [get_nets n3042]
#set_load 0.279881  [get_nets n3043]
#set_resistance 0.0403671  [get_nets n3043]
#set_load 0.159044  [get_nets n3044]
#set_resistance 0.0240024  [get_nets n3044]
#set_load 0.227129  [get_nets n3045]
#set_resistance 0.0338913  [get_nets n3045]
#set_load 0.197057  [get_nets n3046]
#set_resistance 0.0283365  [get_nets n3046]
#set_load 0.0593732  [get_nets n3047]
#set_resistance 0.0087968  [get_nets n3047]
#set_load 0.5451  [get_nets n3048]
#set_resistance 0.0792503  [get_nets n3048]
#set_load 0.432962  [get_nets n3049]
#set_resistance 0.0642777  [get_nets n3049]
#set_load 0.239255  [get_nets n3050]
#set_resistance 0.0343596  [get_nets n3050]
#set_load 2.23804  [get_nets n3051]
#set_resistance 0.321037  [get_nets n3051]
#set_load 0.377382  [get_nets n3052]
#set_resistance 0.0550942  [get_nets n3052]
#set_load 0.416886  [get_nets n3053]
#set_resistance 0.0602141  [get_nets n3053]
#set_load 2.74794  [get_nets n3054]
#set_resistance 0.363367  [get_nets n3054]
#set_load 0.256907  [get_nets n3055]
#set_resistance 0.0367956  [get_nets n3055]
#set_load 0.433287  [get_nets n3056]
#set_resistance 0.0629376  [get_nets n3056]
#set_load 2.73534  [get_nets n3057]
#set_resistance 0.391483  [get_nets n3057]
#set_load 0.18684  [get_nets n3058]
#set_resistance 0.0272151  [get_nets n3058]
#set_load 0.595506  [get_nets n3059]
#set_resistance 0.0751952  [get_nets n3059]
#set_load 2.498  [get_nets n3060]
#set_resistance 0.357533  [get_nets n3060]
#set_load 0.176602  [get_nets n3061]
#set_resistance 0.0265438  [get_nets n3061]
#set_load 2.42165  [get_nets n3062]
#set_resistance 0.346788  [get_nets n3062]
#set_load 0.243547  [get_nets n3063]
#set_resistance 0.0364907  [get_nets n3063]
#set_load 0.173154  [get_nets n3064]
#set_resistance 0.0234844  [get_nets n3064]
#set_load 2.44569  [get_nets n3065]
#set_resistance 0.350244  [get_nets n3065]
#set_load 2.31494  [get_nets n3066]
#set_resistance 0.331861  [get_nets n3066]
#set_load 0.160733  [get_nets n3067]
#set_resistance 0.0238602  [get_nets n3067]
#set_load 0.254242  [get_nets n3068]
#set_resistance 0.0367072  [get_nets n3068]
#set_load 0.144542  [get_nets n3069]
#set_resistance 0.0207107  [get_nets n3069]
#set_load 0.30975  [get_nets n3070]
#set_resistance 0.0454416  [get_nets n3070]
#set_load 0.302927  [get_nets n3071]
#set_resistance 0.0450266  [get_nets n3071]
#set_load 0.124624  [get_nets n3072]
#set_resistance 0.0178558  [get_nets n3072]
#set_load 1.48088  [get_nets n3073]
#set_resistance 0.212642  [get_nets n3073]
#set_load 0.218043  [get_nets n3074]
#set_resistance 0.0331358  [get_nets n3074]
#set_load 0.0475508  [get_nets n3075]
#set_resistance 0.00702122  [get_nets n3075]
#set_load 0.0981186  [get_nets n3076]
#set_resistance 0.0142314  [get_nets n3076]
#set_load 0.0852273  [get_nets n3077]
#set_resistance 0.0125196  [get_nets n3077]
#set_load 0.607837  [get_nets n3078]
#set_resistance 0.0909315  [get_nets n3078]
#set_load 0.125822  [get_nets n3079]
#set_resistance 0.0182275  [get_nets n3079]
#set_load 0.079913  [get_nets n3080]
#set_resistance 0.0116579  [get_nets n3080]
#set_load 0.124393  [get_nets n3081]
#set_resistance 0.0185234  [get_nets n3081]
#set_load 0.188195  [get_nets n3082]
#set_resistance 0.028211  [get_nets n3082]
#set_load 1.22232  [get_nets n3083]
#set_resistance 0.175806  [get_nets n3083]
#set_load 0.0974258  [get_nets n3084]
#set_resistance 0.0139781  [get_nets n3084]
#set_load 0.128382  [get_nets n3085]
#set_resistance 0.0183953  [get_nets n3085]
#set_load 0.398528  [get_nets n3086]
#set_resistance 0.0586268  [get_nets n3086]
#set_load 0.302896  [get_nets n3087]
#set_resistance 0.0437621  [get_nets n3087]
#set_load 0.313391  [get_nets n3088]
#set_resistance 0.0451413  [get_nets n3088]
#set_load 0.24872  [get_nets n3089]
#set_resistance 0.0358217  [get_nets n3089]
#set_load 0.2822  [get_nets n3090]
#set_resistance 0.0403485  [get_nets n3090]
#set_load 0.259366  [get_nets n3091]
#set_resistance 0.0373036  [get_nets n3091]
#set_load 0.126907  [get_nets n3092]
#set_resistance 0.0181897  [get_nets n3092]
#set_load 0.933741  [get_nets n3093]
#set_resistance 0.133883  [get_nets n3093]
#set_load 0.0894001  [get_nets n3095]
#set_resistance 0.0130155  [get_nets n3095]
#set_load 0.297824  [get_nets n3096]
#set_resistance 0.0447821  [get_nets n3096]
#set_load 0.210012  [get_nets n3097]
#set_resistance 0.0313647  [get_nets n3097]
#set_load 0.178086  [get_nets n3098]
#set_resistance 0.0265472  [get_nets n3098]
#set_load 0.295359  [get_nets n3099]
#set_resistance 0.0432766  [get_nets n3099]
#set_load 0.287165  [get_nets n3101]
#set_resistance 0.0427526  [get_nets n3101]
#set_load 0.0892926  [get_nets n3102]
#set_resistance 0.0128145  [get_nets n3102]
#set_load 0.268168  [get_nets n3103]
#set_resistance 0.0393727  [get_nets n3103]
#set_load 0.0948522  [get_nets n3104]
#set_resistance 0.0135692  [get_nets n3104]
#set_load 0.873083  [get_nets n3105]
#set_resistance 0.131829  [get_nets n3105]
#set_load 0.0884307  [get_nets n3106]
#set_resistance 0.0127717  [get_nets n3106]
#set_load 0.0928118  [get_nets n3107]
#set_resistance 0.0140412  [get_nets n3107]
#set_load 0.271425  [get_nets n3108]
#set_resistance 0.0411826  [get_nets n3108]
#set_load 0.171611  [get_nets n3109]
#set_resistance 0.0259329  [get_nets n3109]
#set_load 0.952943  [get_nets n3110]
#set_resistance 0.142796  [get_nets n3110]
#set_load 0.051405  [get_nets n3112]
#set_resistance 0.00775529  [get_nets n3112]
#set_load 0.0700658  [get_nets n3113]
#set_resistance 0.01005  [get_nets n3113]
#set_load 0.0753846  [get_nets n3114]
#set_resistance 0.0112506  [get_nets n3114]
#set_load 0.176894  [get_nets n3115]
#set_resistance 0.0267166  [get_nets n3115]
#set_load 0.260964  [get_nets n3116]
#set_resistance 0.0388054  [get_nets n3116]
#set_load 0.0909674  [get_nets n3120]
#set_resistance 0.013168  [get_nets n3120]
#set_load 0.223121  [get_nets n3121]
#set_resistance 0.033022  [get_nets n3121]
#set_load 0.176063  [get_nets n3122]
#set_resistance 0.0265561  [get_nets n3122]
#set_load 0.10287  [get_nets n3123]
#set_resistance 0.0147927  [get_nets n3123]
#set_load 0.219603  [get_nets n3124]
#set_resistance 0.0326559  [get_nets n3124]
#set_load 0.233584  [get_nets n3125]
#set_resistance 0.0343494  [get_nets n3125]
#set_load 0.150928  [get_nets n3126]
#set_resistance 0.0225517  [get_nets n3126]
#set_load 0.178656  [get_nets n3127]
#set_resistance 0.0257978  [get_nets n3127]
#set_load 0.0820597  [get_nets n3128]
#set_resistance 0.012091  [get_nets n3128]
#set_load 0.514194  [get_nets n3129]
#set_resistance 0.0741805  [get_nets n3129]
#set_load 0.179581  [get_nets n3131]
#set_resistance 0.027007  [get_nets n3131]
#set_load 0.175213  [get_nets n3132]
#set_resistance 0.0258612  [get_nets n3132]
#set_load 0.0549984  [get_nets n3133]
#set_resistance 0.00795102  [get_nets n3133]
#set_load 0.0563419  [get_nets n3134]
#set_resistance 0.00817117  [get_nets n3134]
#set_load 0.882797  [get_nets n3135]
#set_resistance 0.128118  [get_nets n3135]
#set_load 0.154365  [get_nets n3136]
#set_resistance 0.0232121  [get_nets n3136]
#set_load 0.29591  [get_nets n3137]
#set_resistance 0.0424426  [get_nets n3137]
#set_load 0.14166  [get_nets n3138]
#set_resistance 0.0213678  [get_nets n3138]
#set_load 0.241556  [get_nets n3139]
#set_resistance 0.0356386  [get_nets n3139]
#set_load 0.121544  [get_nets n3140]
#set_resistance 0.0174328  [get_nets n3140]
#set_load 0.139743  [get_nets n3141]
#set_resistance 0.020365  [get_nets n3141]
#set_load 0.126763  [get_nets n3142]
#set_resistance 0.0190714  [get_nets n3142]
#set_load 0.195617  [get_nets n3143]
#set_resistance 0.0291346  [get_nets n3143]
#set_load 0.132131  [get_nets n3144]
#set_resistance 0.0196391  [get_nets n3144]
#set_load 0.764018  [get_nets n3145]
#set_resistance 0.109866  [get_nets n3145]
#set_load 0.179786  [get_nets n3146]
#set_resistance 0.0271091  [get_nets n3146]
#set_load 0.219907  [get_nets n3147]
#set_resistance 0.0328352  [get_nets n3147]
#set_load 0.152078  [get_nets n3148]
#set_resistance 0.0228131  [get_nets n3148]
#set_load 0.0795418  [get_nets n3149]
#set_resistance 0.0114794  [get_nets n3149]
#set_load 1.35218  [get_nets n3150]
#set_resistance 0.200157  [get_nets n3150]
#set_load 0.309426  [get_nets n3151]
#set_resistance 0.0464948  [get_nets n3151]
#set_load 0.162142  [get_nets n3152]
#set_resistance 0.0242296  [get_nets n3152]
#set_load 0.155049  [get_nets n3153]
#set_resistance 0.023159  [get_nets n3153]
#set_load 0.393412  [get_nets n3154]
#set_resistance 0.0598494  [get_nets n3154]
#set_load 0.20998  [get_nets n3155]
#set_resistance 0.0314563  [get_nets n3155]
#set_load 0.0480649  [get_nets n3157]
#set_resistance 0.00698957  [get_nets n3157]
#set_load 0.0643422  [get_nets n3158]
#set_resistance 0.00920581  [get_nets n3158]
#set_load 0.142316  [get_nets n3159]
#set_resistance 0.0210738  [get_nets n3159]
#set_load 0.10558  [get_nets n3160]
#set_resistance 0.0155457  [get_nets n3160]
#set_load 2.8076  [get_nets n3161]
#set_resistance 0.401685  [get_nets n3161]
#set_load 0.328981  [get_nets n3162]
#set_resistance 0.0471955  [get_nets n3162]
#set_load 0.159086  [get_nets n3163]
#set_resistance 0.0227827  [get_nets n3163]
#set_load 0.3255  [get_nets n3164]
#set_resistance 0.0489871  [get_nets n3164]
#set_load 0.266893  [get_nets n3165]
#set_resistance 0.0405667  [get_nets n3165]
#set_load 0.903542  [get_nets n3166]
#set_resistance 0.133585  [get_nets n3166]
#set_load 0.0752069  [get_nets n3168]
#set_resistance 0.0111157  [get_nets n3168]
#set_load 0.178032  [get_nets n3169]
#set_resistance 0.0257459  [get_nets n3169]
#set_load 0.0778715  [get_nets n3170]
#set_resistance 0.0114649  [get_nets n3170]
#set_load 0.079351  [get_nets n3171]
#set_resistance 0.0116705  [get_nets n3171]
#set_load 0.401027  [get_nets n3172]
#set_resistance 0.0576282  [get_nets n3172]
#set_load 0.172626  [get_nets n3175]
#set_resistance 0.0253677  [get_nets n3175]
#set_load 0.206663  [get_nets n3176]
#set_resistance 0.0301557  [get_nets n3176]
#set_load 0.0434712  [get_nets n3177]
#set_resistance 0.00625049  [get_nets n3177]
#set_load 0.145441  [get_nets n3178]
#set_resistance 0.0213985  [get_nets n3178]
#set_load 3.01743  [get_nets n3179]
#set_resistance 0.434688  [get_nets n3179]
#set_load 0.461429  [get_nets n3180]
#set_resistance 0.066616  [get_nets n3180]
#set_load 0.0822455  [get_nets n3181]
#set_resistance 0.0118217  [get_nets n3181]
#set_load 0.0605135  [get_nets n3182]
#set_resistance 0.00889527  [get_nets n3182]
#set_load 0.086162  [get_nets n3183]
#set_resistance 0.0125551  [get_nets n3183]
#set_load 0.391792  [get_nets n3184]
#set_resistance 0.058074  [get_nets n3184]
#set_load 0.106138  [get_nets n3185]
#set_resistance 0.0161004  [get_nets n3185]
#set_load 0.111478  [get_nets n3186]
#set_resistance 0.0161337  [get_nets n3186]
#set_load 0.080967  [get_nets n3187]
#set_resistance 0.0117378  [get_nets n3187]
#set_load 0.151811  [get_nets n3188]
#set_resistance 0.0226791  [get_nets n3188]
#set_load 0.211358  [get_nets n3189]
#set_resistance 0.0302352  [get_nets n3189]
#set_load 0.297986  [get_nets n3190]
#set_resistance 0.0451063  [get_nets n3190]
#set_load 0.185637  [get_nets n3191]
#set_resistance 0.027815  [get_nets n3191]
#set_load 0.120475  [get_nets n3192]
#set_resistance 0.0178161  [get_nets n3192]
#set_load 0.0494208  [get_nets n3193]
#set_resistance 0.00742474  [get_nets n3193]
#set_load 1.05165  [get_nets n3194]
#set_resistance 0.16006  [get_nets n3194]
#set_load 0.0921054  [get_nets n3195]
#set_resistance 0.0133056  [get_nets n3195]
#set_load 0.0402973  [get_nets n3196]
#set_resistance 0.00591328  [get_nets n3196]
#set_load 0.144176  [get_nets n3197]
#set_resistance 0.0211254  [get_nets n3197]
#set_load 0.0686824  [get_nets n3198]
#set_resistance 0.0104366  [get_nets n3198]
#set_load 0.137311  [get_nets n3199]
#set_resistance 0.0196937  [get_nets n3199]
#set_load 0.187692  [get_nets n3202]
#set_resistance 0.0282491  [get_nets n3202]
#set_load 0.208196  [get_nets n3203]
#set_resistance 0.0315083  [get_nets n3203]
#set_load 0.115775  [get_nets n3204]
#set_resistance 0.0172086  [get_nets n3204]
#set_load 0.0641912  [get_nets n3205]
#set_resistance 0.00932481  [get_nets n3205]
#set_load 0.355105  [get_nets n3206]
#set_resistance 0.0532821  [get_nets n3206]
#set_load 0.285342  [get_nets n3207]
#set_resistance 0.0426355  [get_nets n3207]
#set_load 0.29508  [get_nets n3208]
#set_resistance 0.0440946  [get_nets n3208]
#set_load 0.0641279  [get_nets n3209]
#set_resistance 0.00919509  [get_nets n3209]
#set_load 0.0514259  [get_nets n3210]
#set_resistance 0.00736386  [get_nets n3210]
#set_load 0.522898  [get_nets n3211]
#set_resistance 0.0753705  [get_nets n3211]
#set_load 0.0787165  [get_nets n3212]
#set_resistance 0.0113905  [get_nets n3212]
#set_load 0.131955  [get_nets n3213]
#set_resistance 0.0199866  [get_nets n3213]
#set_load 0.192599  [get_nets n3214]
#set_resistance 0.0283001  [get_nets n3214]
#set_load 0.0620461  [get_nets n3215]
#set_resistance 0.00933504  [get_nets n3215]
#set_load 1.19281  [get_nets n3217]
#set_resistance 0.172488  [get_nets n3217]
#set_load 0.0824883  [get_nets n3218]
#set_resistance 0.0121516  [get_nets n3218]
#set_load 0.12008  [get_nets n3219]
#set_resistance 0.0172596  [get_nets n3219]
#set_load 0.0638456  [get_nets n3220]
#set_resistance 0.00915252  [get_nets n3220]
#set_load 0.14656  [get_nets n3221]
#set_resistance 0.0210604  [get_nets n3221]
#set_load 0.0352549  [get_nets n3222]
#set_resistance 0.00508127  [get_nets n3222]
#set_load 0.106155  [get_nets n3223]
#set_resistance 0.0159763  [get_nets n3223]
#set_load 0.14647  [get_nets n3224]
#set_resistance 0.0222611  [get_nets n3224]
#set_load 0.0768363  [get_nets n3225]
#set_resistance 0.0110523  [get_nets n3225]
#set_load 0.197484  [get_nets n3226]
#set_resistance 0.0299358  [get_nets n3226]
#set_load 0.112889  [get_nets n3227]
#set_resistance 0.0165683  [get_nets n3227]
#set_load 0.27251  [get_nets n3229]
#set_resistance 0.0407079  [get_nets n3229]
#set_load 0.188588  [get_nets n3230]
#set_resistance 0.0275156  [get_nets n3230]
#set_load 0.204058  [get_nets n3231]
#set_resistance 0.0310577  [get_nets n3231]
#set_load 0.105884  [get_nets n3232]
#set_resistance 0.0151904  [get_nets n3232]
#set_load 3.1827  [get_nets n3233]
#set_resistance 0.4727  [get_nets n3233]
#set_load 0.266377  [get_nets n3238]
#set_resistance 0.0386098  [get_nets n3238]
#set_load 0.0745958  [get_nets n3239]
#set_resistance 0.0109593  [get_nets n3239]
#set_load 0.234718  [get_nets n3240]
#set_resistance 0.0345588  [get_nets n3240]
#set_load 0.0940867  [get_nets n3241]
#set_resistance 0.0138187  [get_nets n3241]
#set_load 0.130112  [get_nets n3242]
#set_resistance 0.0195828  [get_nets n3242]
#set_load 0.0808374  [get_nets n3243]
#set_resistance 0.0117392  [get_nets n3243]
#set_load 0.224185  [get_nets n3244]
#set_resistance 0.0337863  [get_nets n3244]
#set_load 0.0931771  [get_nets n3245]
#set_resistance 0.0140112  [get_nets n3245]
#set_load 0.357722  [get_nets n3246]
#set_resistance 0.0515911  [get_nets n3246]
#set_load 0.994565  [get_nets n3247]
#set_resistance 0.149282  [get_nets n3247]
#set_load 0.181748  [get_nets n3250]
#set_resistance 0.0268335  [get_nets n3250]
#set_load 0.202885  [get_nets n3251]
#set_resistance 0.0298642  [get_nets n3251]
#set_load 0.190439  [get_nets n3252]
#set_resistance 0.0272804  [get_nets n3252]
#set_load 0.211828  [get_nets n3253]
#set_resistance 0.0303931  [get_nets n3253]
#set_load 1.74469  [get_nets n3254]
#set_resistance 0.256072  [get_nets n3254]
#set_load 0.133403  [get_nets n3256]
#set_resistance 0.0191298  [get_nets n3256]
#set_load 0.0711566  [get_nets n3257]
#set_resistance 0.0101816  [get_nets n3257]
#set_load 0.273933  [get_nets n3258]
#set_resistance 0.041677  [get_nets n3258]
#set_load 0.908975  [get_nets n3259]
#set_resistance 0.130488  [get_nets n3259]
#set_load 2.55724  [get_nets n3260]
#set_resistance 0.389203  [get_nets n3260]
#set_load 0.305559  [get_nets n3261]
#set_resistance 0.0449916  [get_nets n3261]
#set_load 0.363479  [get_nets n3262]
#set_resistance 0.0550755  [get_nets n3262]
#set_load 0.0479555  [get_nets n3263]
#set_resistance 0.00712115  [get_nets n3263]
#set_load 0.508075  [get_nets n3264]
#set_resistance 0.0763072  [get_nets n3264]
#set_load 3.66759  [get_nets n3265]
#set_resistance 0.540861  [get_nets n3265]
#set_load 0.69986  [get_nets n3266]
#set_resistance 0.101213  [get_nets n3266]
#set_load 0.0434985  [get_nets n3267]
#set_resistance 0.00632191  [get_nets n3267]
#set_load 0.142096  [get_nets n3268]
#set_resistance 0.0212849  [get_nets n3268]
#set_load 0.143547  [get_nets n3269]
#set_resistance 0.0217646  [get_nets n3269]
#set_load 3.37258  [get_nets n3270]
#set_resistance 0.501147  [get_nets n3270]
#set_load 0.303035  [get_nets n3272]
#set_resistance 0.0453645  [get_nets n3272]
#set_load 0.180154  [get_nets n3273]
#set_resistance 0.0273137  [get_nets n3273]
#set_load 0.0487967  [get_nets n3274]
#set_resistance 0.00717723  [get_nets n3274]
#set_load 0.144712  [get_nets n3275]
#set_resistance 0.0214456  [get_nets n3275]
#set_load 0.378293  [get_nets n3276]
#set_resistance 0.0570925  [get_nets n3276]
#set_load 0.211753  [get_nets n3277]
#set_resistance 0.0321804  [get_nets n3277]
#set_load 0.211144  [get_nets n3278]
#set_resistance 0.0318545  [get_nets n3278]
#set_load 0.0964278  [get_nets n3279]
#set_resistance 0.013852  [get_nets n3279]
#set_load 0.416037  [get_nets n3280]
#set_resistance 0.0631965  [get_nets n3280]
#set_load 1.13403  [get_nets n3281]
#set_resistance 0.166657  [get_nets n3281]
#set_load 0.205704  [get_nets n3282]
#set_resistance 0.0294489  [get_nets n3282]
#set_load 0.0771257  [get_nets n3283]
#set_resistance 0.0110557  [get_nets n3283]
#set_load 0.182715  [get_nets n3284]
#set_resistance 0.0261841  [get_nets n3284]
#set_load 0.245877  [get_nets n3285]
#set_resistance 0.036172  [get_nets n3285]
#set_load 0.543867  [get_nets n3286]
#set_resistance 0.0793028  [get_nets n3286]
#set_load 0.196113  [get_nets n3287]
#set_resistance 0.0280795  [get_nets n3287]
#set_load 0.191302  [get_nets n3288]
#set_resistance 0.0279165  [get_nets n3288]
#set_load 0.144368  [get_nets n3289]
#set_resistance 0.0217557  [get_nets n3289]
#set_load 0.115374  [get_nets n3290]
#set_resistance 0.0165414  [get_nets n3290]
#set_load 3.0842  [get_nets n3291]
#set_resistance 0.452441  [get_nets n3291]
#set_load 0.103503  [get_nets n3292]
#set_resistance 0.0157378  [get_nets n3292]
#set_load 0.0616072  [get_nets n3293]
#set_resistance 0.00886384  [get_nets n3293]
#set_load 0.0436684  [get_nets n3294]
#set_resistance 0.00658087  [get_nets n3294]
#set_load 0.0974827  [get_nets n3295]
#set_resistance 0.0145969  [get_nets n3295]
#set_load 2.67339  [get_nets n3296]
#set_resistance 0.396575  [get_nets n3296]
#set_load 0.0778207  [get_nets n3300]
#set_resistance 0.0111916  [get_nets n3300]
#set_load 0.461885  [get_nets n3301]
#set_resistance 0.0667089  [get_nets n3301]
#set_load 0.243953  [get_nets n3302]
#set_resistance 0.0363168  [get_nets n3302]
#set_load 0.22459  [get_nets n3303]
#set_resistance 0.0339906  [get_nets n3303]
#set_load 2.71614  [get_nets n3304]
#set_resistance 0.405337  [get_nets n3304]
#set_load 0.186416  [get_nets n3306]
#set_resistance 0.0283216  [get_nets n3306]
#set_load 0.0459221  [get_nets n3307]
#set_resistance 0.00696065  [get_nets n3307]
#set_load 0.163964  [get_nets n3308]
#set_resistance 0.0247575  [get_nets n3308]
#set_load 0.154964  [get_nets n3309]
#set_resistance 0.0234664  [get_nets n3309]
#set_load 0.489201  [get_nets n3310]
#set_resistance 0.0733172  [get_nets n3310]
#set_load 0.157524  [get_nets n3311]
#set_resistance 0.0226823  [get_nets n3311]
#set_load 0.0566689  [get_nets n3312]
#set_resistance 0.00812198  [get_nets n3312]
#set_load 0.136875  [get_nets n3313]
#set_resistance 0.0195942  [get_nets n3313]
#set_load 0.324101  [get_nets n3314]
#set_resistance 0.0488849  [get_nets n3314]
#set_load 0.210086  [get_nets n3315]
#set_resistance 0.0300795  [get_nets n3315]
#set_load 0.192487  [get_nets n3316]
#set_resistance 0.0292076  [get_nets n3316]
#set_load 0.410063  [get_nets n3317]
#set_resistance 0.0589516  [get_nets n3317]
#set_load 0.104768  [get_nets n3318]
#set_resistance 0.0155806  [get_nets n3318]
#set_load 0.643073  [get_nets n3319]
#set_resistance 0.0939722  [get_nets n3319]
#set_load 3.26931  [get_nets n3320]
#set_resistance 0.479336  [get_nets n3320]
#set_load 0.316597  [get_nets n3321]
#set_resistance 0.0472125  [get_nets n3321]
#set_load 0.0714824  [get_nets n3322]
#set_resistance 0.0104389  [get_nets n3322]
#set_load 0.217242  [get_nets n3323]
#set_resistance 0.0328445  [get_nets n3323]
#set_load 0.179276  [get_nets n3324]
#set_resistance 0.0267104  [get_nets n3324]
#set_load 0.977297  [get_nets n3325]
#set_resistance 0.142421  [get_nets n3325]
#set_load 0.0870406  [get_nets n3326]
#set_resistance 0.0124999  [get_nets n3326]
#set_load 0.137021  [get_nets n3327]
#set_resistance 0.0196317  [get_nets n3327]
#set_load 0.559491  [get_nets n3328]
#set_resistance 0.080522  [get_nets n3328]
#set_load 0.15763  [get_nets n3329]
#set_resistance 0.0238091  [get_nets n3329]
#set_load 2.0514  [get_nets n3330]
#set_resistance 0.305028  [get_nets n3330]
#set_load 0.113423  [get_nets n3331]
#set_resistance 0.0166668  [get_nets n3331]
#set_load 0.330913  [get_nets n3332]
#set_resistance 0.0498999  [get_nets n3332]
#set_load 0.0611262  [get_nets n3333]
#set_resistance 0.00905814  [get_nets n3333]
#set_load 0.200603  [get_nets n3334]
#set_resistance 0.0299346  [get_nets n3334]
#set_load 0.42741  [get_nets n3335]
#set_resistance 0.0637772  [get_nets n3335]
#set_load 0.0327565  [get_nets n3337]
#set_resistance 0.00472369  [get_nets n3337]
#set_load 0.0924275  [get_nets n3338]
#set_resistance 0.0132565  [get_nets n3338]
#set_load 0.0836659  [get_nets n3339]
#set_resistance 0.0120606  [get_nets n3339]
#set_load 0.284604  [get_nets n3340]
#set_resistance 0.0428717  [get_nets n3340]
#set_load 2.4493  [get_nets n3341]
#set_resistance 0.36241  [get_nets n3341]
#set_load 0.137152  [get_nets n3342]
#set_resistance 0.0200997  [get_nets n3342]
#set_load 0.216718  [get_nets n3343]
#set_resistance 0.0321461  [get_nets n3343]
#set_load 0.548177  [get_nets n3344]
#set_resistance 0.0783888  [get_nets n3344]
#set_load 0.678768  [get_nets n3345]
#set_resistance 0.0972101  [get_nets n3345]
#set_load 1.96006  [get_nets n3346]
#set_resistance 0.293272  [get_nets n3346]
#set_load 0.20935  [get_nets n3347]
#set_resistance 0.0314566  [get_nets n3347]
#set_load 0.137809  [get_nets n3348]
#set_resistance 0.0199557  [get_nets n3348]
#set_load 0.731006  [get_nets n3349]
#set_resistance 0.105706  [get_nets n3349]
#set_load 0.054512  [get_nets n3350]
#set_resistance 0.00826926  [get_nets n3350]
#set_load 3.49219  [get_nets n3352]
#set_resistance 0.512895  [get_nets n3352]
#set_load 0.164439  [get_nets n3357]
#set_resistance 0.0237548  [get_nets n3357]
#set_load 0.142158  [get_nets n3358]
#set_resistance 0.021532  [get_nets n3358]
#set_load 0.110901  [get_nets n3359]
#set_resistance 0.0165051  [get_nets n3359]
#set_load 0.0798186  [get_nets n3360]
#set_resistance 0.0115872  [get_nets n3360]
#set_load 1.01146  [get_nets n3361]
#set_resistance 0.151498  [get_nets n3361]
#set_load 0.113477  [get_nets n3367]
#set_resistance 0.0162816  [get_nets n3367]
#set_load 0.182601  [get_nets n3368]
#set_resistance 0.0261527  [get_nets n3368]
#set_load 0.084935  [get_nets n3369]
#set_resistance 0.0121837  [get_nets n3369]
#set_load 0.310678  [get_nets n3370]
#set_resistance 0.0450925  [get_nets n3370]
#set_load 0.673562  [get_nets n3371]
#set_resistance 0.100983  [get_nets n3371]
#set_load 0.235808  [get_nets n3380]
#set_resistance 0.0348338  [get_nets n3380]
#set_load 0.119404  [get_nets n3381]
#set_resistance 0.017104  [get_nets n3381]
#set_load 0.143278  [get_nets n3382]
#set_resistance 0.0206461  [get_nets n3382]
#set_load 0.118932  [get_nets n3383]
#set_resistance 0.0180806  [get_nets n3383]
#set_load 0.195187  [get_nets n3384]
#set_resistance 0.0293022  [get_nets n3384]
#set_load 0.113566  [get_nets n3388]
#set_resistance 0.0162741  [get_nets n3388]
#set_load 0.344826  [get_nets n3389]
#set_resistance 0.0493447  [get_nets n3389]
#set_load 0.243105  [get_nets n3390]
#set_resistance 0.0347938  [get_nets n3390]
#set_load 0.0958927  [get_nets n3391]
#set_resistance 0.0137405  [get_nets n3391]
#set_load 2.13584  [get_nets n3393]
#set_resistance 0.312555  [get_nets n3393]
#set_load 0.0510196  [get_nets n3395]
#set_resistance 0.00775295  [get_nets n3395]
#set_load 0.599825  [get_nets n3396]
#set_resistance 0.0878367  [get_nets n3396]
#set_load 0.196975  [get_nets n3397]
#set_resistance 0.0285004  [get_nets n3397]
#set_load 0.189472  [get_nets n3398]
#set_resistance 0.0286275  [get_nets n3398]
#set_load 0.118023  [get_nets n3399]
#set_resistance 0.0174319  [get_nets n3399]
#set_load 0.0711742  [get_nets n3400]
#set_resistance 0.0102336  [get_nets n3400]
#set_load 0.0675342  [get_nets n3401]
#set_resistance 0.00988838  [get_nets n3401]
#set_load 2.19364  [get_nets n3402]
#set_resistance 0.31408  [get_nets n3402]
#set_load 0.0478732  [get_nets n3407]
#set_resistance 0.00710901  [get_nets n3407]
#set_load 0.147213  [get_nets n3408]
#set_resistance 0.0213011  [get_nets n3408]
#set_load 0.329288  [get_nets n3409]
#set_resistance 0.0495524  [get_nets n3409]
#set_load 0.0575904  [get_nets n3410]
#set_resistance 0.00842494  [get_nets n3410]
#set_load 0.602763  [get_nets n3411]
#set_resistance 0.0915734  [get_nets n3411]
#set_load 0.107898  [get_nets n3412]
#set_resistance 0.0156445  [get_nets n3412]
#set_load 0.16973  [get_nets n3414]
#set_resistance 0.0245515  [get_nets n3414]
#set_load 0.511369  [get_nets n3415]
#set_resistance 0.0776341  [get_nets n3415]
#set_load 0.321522  [get_nets n3416]
#set_resistance 0.0487434  [get_nets n3416]
#set_load 3.61307  [get_nets n3417]
#set_resistance 0.523842  [get_nets n3417]
#set_load 0.231618  [get_nets n3419]
#set_resistance 0.033158  [get_nets n3419]
#set_load 0.120634  [get_nets n3420]
#set_resistance 0.0172993  [get_nets n3420]
#set_load 0.17567  [get_nets n3421]
#set_resistance 0.0252173  [get_nets n3421]
#set_load 0.124082  [get_nets n3422]
#set_resistance 0.0183181  [get_nets n3422]
#set_load 0.40997  [get_nets n3423]
#set_resistance 0.0587505  [get_nets n3423]
#set_load 0.252937  [get_nets n3424]
#set_resistance 0.0361867  [get_nets n3424]
#set_load 0.369738  [get_nets n3425]
#set_resistance 0.0558291  [get_nets n3425]
#set_load 1.1979  [get_nets n3426]
#set_resistance 0.172537  [get_nets n3426]
#set_load 0.103216  [get_nets n3428]
#set_resistance 0.0155192  [get_nets n3428]
#set_load 0.0755177  [get_nets n3429]
#set_resistance 0.0109623  [get_nets n3429]
#set_load 0.286367  [get_nets n3430]
#set_resistance 0.0430873  [get_nets n3430]
#set_load 0.079645  [get_nets n3431]
#set_resistance 0.0115369  [get_nets n3431]
#set_load 0.0774138  [get_nets n3432]
#set_resistance 0.0112286  [get_nets n3432]
#set_load 0.102576  [get_nets n3433]
#set_resistance 0.0154805  [get_nets n3433]
#set_load 0.0590485  [get_nets n3434]
#set_resistance 0.00874816  [get_nets n3434]
#set_load 2.63298  [get_nets n3435]
#set_resistance 0.37675  [get_nets n3435]
#set_load 0.906895  [get_nets n3437]
#set_resistance 0.132558  [get_nets n3437]
#set_load 0.191732  [get_nets n3438]
#set_resistance 0.0287986  [get_nets n3438]
#set_load 0.0764178  [get_nets n3439]
#set_resistance 0.0113829  [get_nets n3439]
#set_load 0.0631515  [get_nets n3440]
#set_resistance 0.00910789  [get_nets n3440]
#set_load 0.24247  [get_nets n3441]
#set_resistance 0.034755  [get_nets n3441]
#set_load 0.0921852  [get_nets n3442]
#set_resistance 0.0132395  [get_nets n3442]
#set_load 0.343632  [get_nets n3443]
#set_resistance 0.05207  [get_nets n3443]
#set_load 1.28195  [get_nets n3444]
#set_resistance 0.183335  [get_nets n3444]
#set_load 0.128543  [get_nets n3447]
#set_resistance 0.0194824  [get_nets n3447]
#set_load 0.158317  [get_nets n3448]
#set_resistance 0.0234365  [get_nets n3448]
#set_load 0.233194  [get_nets n3449]
#set_resistance 0.0354164  [get_nets n3449]
#set_load 0.208647  [get_nets n3450]
#set_resistance 0.0305124  [get_nets n3450]
#set_load 0.509354  [get_nets n3451]
#set_resistance 0.0733789  [get_nets n3451]
#set_load 1.59723  [get_nets n3452]
#set_resistance 0.233085  [get_nets n3452]
#set_load 0.189129  [get_nets n3453]
#set_resistance 0.0284486  [get_nets n3453]
#set_load 0.438646  [get_nets n3454]
#set_resistance 0.0665176  [get_nets n3454]
#set_load 2.08237  [get_nets n3455]
#set_resistance 0.298472  [get_nets n3455]
#set_load 0.0446443  [get_nets n3458]
#set_resistance 0.0064138  [get_nets n3458]
#set_load 0.0809083  [get_nets n3459]
#set_resistance 0.0115884  [get_nets n3459]
#set_load 0.135709  [get_nets n3460]
#set_resistance 0.0194308  [get_nets n3460]
#set_load 0.187001  [get_nets n3461]
#set_resistance 0.0267504  [get_nets n3461]
#set_load 0.0596704  [get_nets n3462]
#set_resistance 0.00865666  [get_nets n3462]
#set_load 1.25656  [get_nets n3463]
#set_resistance 0.180259  [get_nets n3463]
#set_load 0.221603  [get_nets n3465]
#set_resistance 0.033058  [get_nets n3465]
#set_load 1.95053  [get_nets n3466]
#set_resistance 0.203588  [get_nets n3466]
#set_load 0.609603  [get_nets n3467]
#set_resistance 0.0921381  [get_nets n3467]
#set_load 1.2517  [get_nets n3468]
#set_resistance 0.179197  [get_nets n3468]
#set_load 2.1861  [get_nets n3471]
#set_resistance 0.289348  [get_nets n3471]
#set_load 0.0771186  [get_nets n3472]
#set_resistance 0.0116296  [get_nets n3472]
#set_load 0.104534  [get_nets n3473]
#set_resistance 0.0151202  [get_nets n3473]
#set_load 2.04071  [get_nets n3474]
#set_resistance 0.270032  [get_nets n3474]
#set_load 0.137961  [get_nets n3475]
#set_resistance 0.0201235  [get_nets n3475]
#set_load 0.236959  [get_nets n3476]
#set_resistance 0.0301367  [get_nets n3476]
#set_load 0.22177  [get_nets n3477]
#set_resistance 0.032502  [get_nets n3477]
#set_load 2.71569  [get_nets n3478]
#set_resistance 0.31899  [get_nets n3478]
#set_load 0.953718  [get_nets n3479]
#set_resistance 0.121639  [get_nets n3479]
#set_load 0.10447  [get_nets n3480]
#set_resistance 0.0153296  [get_nets n3480]
#set_load 0.215142  [get_nets n3481]
#set_resistance 0.0323653  [get_nets n3481]
#set_load 0.0556043  [get_nets n3482]
#set_resistance 0.00834869  [get_nets n3482]
#set_load 0.403008  [get_nets n3483]
#set_resistance 0.0607624  [get_nets n3483]
#set_load 1.40347  [get_nets n3484]
#set_resistance 0.171767  [get_nets n3484]
#set_load 0.0167479  [get_nets n3485]
#set_resistance 0.00250454  [get_nets n3485]
#set_load 0.111919  [get_nets n3486]
#set_resistance 0.0167875  [get_nets n3486]
#set_load 0.238197  [get_nets n3487]
#set_resistance 0.0357664  [get_nets n3487]
#set_load 0.428081  [get_nets n3488]
#set_resistance 0.0615532  [get_nets n3488]
#set_load 0.0194998  [get_nets n3489]
#set_resistance 0.00296368  [get_nets n3489]
#set_load 0.152666  [get_nets n3490]
#set_resistance 0.0221873  [get_nets n3490]
#set_load 0.504184  [get_nets n3491]
#set_resistance 0.0756387  [get_nets n3491]
#set_load 0.0738022  [get_nets n3492]
#set_resistance 0.0111635  [get_nets n3492]
#set_load 0.265845  [get_nets n3493]
#set_resistance 0.0394306  [get_nets n3493]
#set_load 0.23935  [get_nets n3494]
#set_resistance 0.0354213  [get_nets n3494]
#set_load 0.392608  [get_nets n3495]
#set_resistance 0.0493413  [get_nets n3495]
#set_load 0.292744  [get_nets n3496]
#set_resistance 0.0372992  [get_nets n3496]
#set_load 0.0909684  [get_nets n3497]
#set_resistance 0.0132788  [get_nets n3497]
#set_load 0.0763683  [get_nets n3498]
#set_resistance 0.0109205  [get_nets n3498]
#set_load 0.222646  [get_nets n3499]
#set_resistance 0.0328707  [get_nets n3499]
#set_load 0.101048  [get_nets n3500]
#set_resistance 0.0152819  [get_nets n3500]
#set_load 0.0989389  [get_nets n3501]
#set_resistance 0.0142616  [get_nets n3501]
#set_load 0.448824  [get_nets n3502]
#set_resistance 0.05678  [get_nets n3502]
#set_load 0.372048  [get_nets n3503]
#set_resistance 0.0505447  [get_nets n3503]
#set_load 0.0946573  [get_nets n3504]
#set_resistance 0.0136561  [get_nets n3504]
#set_load 0.071172  [get_nets n3505]
#set_resistance 0.010351  [get_nets n3505]
#set_load 0.0345195  [get_nets n3506]
#set_resistance 0.00521964  [get_nets n3506]
#set_load 0.306182  [get_nets n3507]
#set_resistance 0.0451152  [get_nets n3507]
#set_load 0.0529047  [get_nets n3508]
#set_resistance 0.0076347  [get_nets n3508]
#set_load 0.0981402  [get_nets n3509]
#set_resistance 0.0142703  [get_nets n3509]
#set_load 0.155909  [get_nets n3510]
#set_resistance 0.0235409  [get_nets n3510]
#set_load 0.126981  [get_nets n3511]
#set_resistance 0.0182541  [get_nets n3511]
#set_load 0.156688  [get_nets n3512]
#set_resistance 0.0231217  [get_nets n3512]
#set_load 0.142539  [get_nets n3513]
#set_resistance 0.0211692  [get_nets n3513]
#set_load 0.156546  [get_nets n3514]
#set_resistance 0.0231428  [get_nets n3514]
#set_load 0.132609  [get_nets n3515]
#set_resistance 0.0196144  [get_nets n3515]
#set_load 0.128989  [get_nets n3516]
#set_resistance 0.018806  [get_nets n3516]
#set_load 0.055916  [get_nets n3517]
#set_resistance 0.00828663  [get_nets n3517]
#set_load 0.107047  [get_nets n3518]
#set_resistance 0.015432  [get_nets n3518]
#set_load 0.160791  [get_nets n3519]
#set_resistance 0.0218674  [get_nets n3519]
#set_load 0.261082  [get_nets n3520]
#set_resistance 0.0377479  [get_nets n3520]
#set_load 0.0389696  [get_nets n3521]
#set_resistance 0.00564081  [get_nets n3521]
#set_load 0.060007  [get_nets n3522]
#set_resistance 0.00912244  [get_nets n3522]
#set_load 0.209849  [get_nets n3523]
#set_resistance 0.0311904  [get_nets n3523]
#set_load 0.039899  [get_nets n3524]
#set_resistance 0.00587848  [get_nets n3524]
#set_load 0.0521209  [get_nets n3525]
#set_resistance 0.00746064  [get_nets n3525]
#set_load 0.404213  [get_nets n3526]
#set_resistance 0.0584413  [get_nets n3526]
#set_load 0.0251919  [get_nets n3527]
#set_resistance 0.0036126  [get_nets n3527]
#set_load 0.207596  [get_nets n3528]
#set_resistance 0.030602  [get_nets n3528]
#set_load 0.0528135  [get_nets n3529]
#set_resistance 0.00761613  [get_nets n3529]
#set_load 0.0851543  [get_nets n3530]
#set_resistance 0.0128659  [get_nets n3530]
#set_load 0.110891  [get_nets n3531]
#set_resistance 0.0159119  [get_nets n3531]
#set_load 0.168804  [get_nets n3532]
#set_resistance 0.0255004  [get_nets n3532]
#set_load 0.123034  [get_nets n3533]
#set_resistance 0.0177166  [get_nets n3533]
#set_load 0.303961  [get_nets n3534]
#set_resistance 0.0438875  [get_nets n3534]
#set_load 0.0987199  [get_nets n3535]
#set_resistance 0.0147465  [get_nets n3535]
#set_load 0.113143  [get_nets n3536]
#set_resistance 0.0169046  [get_nets n3536]
#set_load 0.0577791  [get_nets n3537]
#set_resistance 0.0083903  [get_nets n3537]
#set_load 0.0835892  [get_nets n3538]
#set_resistance 0.0125569  [get_nets n3538]
#set_load 0.110004  [get_nets n3539]
#set_resistance 0.016554  [get_nets n3539]
#set_load 0.706398  [get_nets n3540]
#set_resistance 0.101024  [get_nets n3540]
#set_load 0.0649087  [get_nets n3541]
#set_resistance 0.00951262  [get_nets n3541]
#set_load 0.153015  [get_nets n3542]
#set_resistance 0.0220336  [get_nets n3542]
#set_load 0.21046  [get_nets n3543]
#set_resistance 0.0283071  [get_nets n3543]
#set_load 0.101076  [get_nets n3544]
#set_resistance 0.0144731  [get_nets n3544]
#set_load 0.176181  [get_nets n3545]
#set_resistance 0.0256225  [get_nets n3545]
#set_load 0.226378  [get_nets n3546]
#set_resistance 0.0323738  [get_nets n3546]
#set_load 0.0918834  [get_nets n3547]
#set_resistance 0.0134775  [get_nets n3547]
#set_load 0.116192  [get_nets n3548]
#set_resistance 0.0173018  [get_nets n3548]
#set_load 0.511761  [get_nets n3549]
#set_resistance 0.0738353  [get_nets n3549]
#set_load 0.417213  [get_nets n3550]
#set_resistance 0.0602432  [get_nets n3550]
#set_load 0.176125  [get_nets n3551]
#set_resistance 0.0264055  [get_nets n3551]
#set_load 0.124356  [get_nets n3552]
#set_resistance 0.0186868  [get_nets n3552]
#set_load 0.056737  [get_nets n3553]
#set_resistance 0.00819296  [get_nets n3553]
#set_load 0.0518345  [get_nets n3554]
#set_resistance 0.00741159  [get_nets n3554]
#set_load 0.235065  [get_nets n3555]
#set_resistance 0.0356178  [get_nets n3555]
#set_load 0.114471  [get_nets n3556]
#set_resistance 0.0166555  [get_nets n3556]
#set_load 0.208336  [get_nets n3557]
#set_resistance 0.0308026  [get_nets n3557]
#set_load 0.100154  [get_nets n3558]
#set_resistance 0.0148874  [get_nets n3558]
#set_load 0.341838  [get_nets n3559]
#set_resistance 0.0491554  [get_nets n3559]
#set_load 0.511015  [get_nets n3560]
#set_resistance 0.07666  [get_nets n3560]
#set_load 0.30231  [get_nets n3561]
#set_resistance 0.0435142  [get_nets n3561]
#set_load 0.385727  [get_nets n3562]
#set_resistance 0.0575595  [get_nets n3562]
#set_load 0.12624  [get_nets n3563]
#set_resistance 0.0181187  [get_nets n3563]
#set_load 0.167749  [get_nets n3564]
#set_resistance 0.0250881  [get_nets n3564]
#set_load 0.198905  [get_nets n3565]
#set_resistance 0.0285447  [get_nets n3565]
#set_load 0.114347  [get_nets n3566]
#set_resistance 0.0171719  [get_nets n3566]
#set_load 0.0718364  [get_nets n3567]
#set_resistance 0.0108001  [get_nets n3567]
#set_load 0.0670748  [get_nets n3568]
#set_resistance 0.0100629  [get_nets n3568]
#set_load 0.113694  [get_nets n3569]
#set_resistance 0.0170616  [get_nets n3569]
#set_load 0.320728  [get_nets n3570]
#set_resistance 0.047937  [get_nets n3570]
#set_load 0.116941  [get_nets n3571]
#set_resistance 0.0171111  [get_nets n3571]
#set_load 0.0908312  [get_nets n3572]
#set_resistance 0.0134629  [get_nets n3572]
#set_load 0.169072  [get_nets n3573]
#set_resistance 0.0246238  [get_nets n3573]
#set_load 0.137594  [get_nets n3574]
#set_resistance 0.0207404  [get_nets n3574]
#set_load 0.611481  [get_nets n3575]
#set_resistance 0.0881732  [get_nets n3575]
#set_load 0.0653451  [get_nets n3576]
#set_resistance 0.00992517  [get_nets n3576]
#set_load 0.0838042  [get_nets n3577]
#set_resistance 0.012522  [get_nets n3577]
#set_load 0.111975  [get_nets n3578]
#set_resistance 0.0161023  [get_nets n3578]
#set_load 0.251132  [get_nets n3579]
#set_resistance 0.0377059  [get_nets n3579]
#set_load 0.0834623  [get_nets n3580]
#set_resistance 0.0122388  [get_nets n3580]
#set_load 0.133384  [get_nets n3581]
#set_resistance 0.0191496  [get_nets n3581]
#set_load 0.0865564  [get_nets n3582]
#set_resistance 0.0127008  [get_nets n3582]
#set_load 0.0661762  [get_nets n3583]
#set_resistance 0.00962927  [get_nets n3583]
#set_load 0.273038  [get_nets n3584]
#set_resistance 0.0414128  [get_nets n3584]
#set_load 0.206312  [get_nets n3585]
#set_resistance 0.0306811  [get_nets n3585]
#set_load 0.146315  [get_nets n3586]
#set_resistance 0.0210044  [get_nets n3586]
#set_load 0.159546  [get_nets n3587]
#set_resistance 0.023019  [get_nets n3587]
#set_load 0.0578373  [get_nets n3588]
#set_resistance 0.00832446  [get_nets n3588]
#set_load 0.233818  [get_nets n3589]
#set_resistance 0.0348163  [get_nets n3589]
#set_load 0.771378  [get_nets n3590]
#set_resistance 0.111619  [get_nets n3590]
#set_load 0.0897885  [get_nets n3591]
#set_resistance 0.0134285  [get_nets n3591]
#set_load 0.106949  [get_nets n3592]
#set_resistance 0.0160068  [get_nets n3592]
#set_load 0.501566  [get_nets n3593]
#set_resistance 0.0719312  [get_nets n3593]
#set_load 0.0791539  [get_nets n3594]
#set_resistance 0.0119335  [get_nets n3594]
#set_load 0.125409  [get_nets n3595]
#set_resistance 0.0184602  [get_nets n3595]
#set_load 0.132267  [get_nets n3596]
#set_resistance 0.0196311  [get_nets n3596]
#set_load 0.107535  [get_nets n3597]
#set_resistance 0.0156158  [get_nets n3597]
#set_load 0.188126  [get_nets n3598]
#set_resistance 0.0270382  [get_nets n3598]
#set_load 0.686087  [get_nets n3599]
#set_resistance 0.0986107  [get_nets n3599]
#set_load 0.177088  [get_nets n3600]
#set_resistance 0.0261669  [get_nets n3600]
#set_load 0.487048  [get_nets n3601]
#set_resistance 0.0715736  [get_nets n3601]
#set_load 0.0655997  [get_nets n3602]
#set_resistance 0.00960293  [get_nets n3602]
#set_load 0.158298  [get_nets n3603]
#set_resistance 0.0239909  [get_nets n3603]
#set_load 0.337825  [get_nets n3604]
#set_resistance 0.0483644  [get_nets n3604]
#set_load 0.127842  [get_nets n3605]
#set_resistance 0.0183425  [get_nets n3605]
#set_load 0.0783598  [get_nets n3606]
#set_resistance 0.0117856  [get_nets n3606]
#set_load 0.202473  [get_nets n3607]
#set_resistance 0.0290341  [get_nets n3607]
#set_load 0.509808  [get_nets n3608]
#set_resistance 0.0735435  [get_nets n3608]
#set_load 0.0281549  [get_nets n3609]
#set_resistance 0.00403034  [get_nets n3609]
#set_load 0.117774  [get_nets n3610]
#set_resistance 0.017715  [get_nets n3610]
#set_load 0.632872  [get_nets n3611]
#set_resistance 0.0753401  [get_nets n3611]
#set_load 0.350209  [get_nets n3612]
#set_resistance 0.0440937  [get_nets n3612]
#set_load 0.627522  [get_nets n3613]
#set_resistance 0.0714636  [get_nets n3613]
#set_load 0.0701716  [get_nets n3614]
#set_resistance 0.0102249  [get_nets n3614]
#set_load 0.0655231  [get_nets n3615]
#set_resistance 0.00970156  [get_nets n3615]
#set_load 0.54371  [get_nets n3616]
#set_resistance 0.0801847  [get_nets n3616]
#set_load 1.0393  [get_nets n3617]
#set_resistance 0.12302  [get_nets n3617]
#set_load 0.478262  [get_nets n3618]
#set_resistance 0.0640461  [get_nets n3618]
#set_load 0.182872  [get_nets n3619]
#set_resistance 0.0271669  [get_nets n3619]
#set_load 0.706369  [get_nets n3620]
#set_resistance 0.0881967  [get_nets n3620]
#set_load 0.152733  [get_nets n3621]
#set_resistance 0.0227669  [get_nets n3621]
#set_load 0.227308  [get_nets n3622]
#set_resistance 0.030831  [get_nets n3622]
#set_load 0.101104  [get_nets n3623]
#set_resistance 0.0149358  [get_nets n3623]
#set_load 0.451244  [get_nets n3625]
#set_resistance 0.0654616  [get_nets n3625]
#set_load 0.444025  [get_nets n3626]
#set_resistance 0.0611292  [get_nets n3626]
#set_load 0.812264  [get_nets n3627]
#set_resistance 0.10264  [get_nets n3627]
#set_load 0.311431  [get_nets n3628]
#set_resistance 0.0395358  [get_nets n3628]
#set_load 0.136332  [get_nets n3629]
#set_resistance 0.0202651  [get_nets n3629]
#set_load 0.622383  [get_nets n3631]
#set_resistance 0.0791087  [get_nets n3631]
#set_load 0.467304  [get_nets n3632]
#set_resistance 0.0600618  [get_nets n3632]
#set_load 0.415608  [get_nets n3633]
#set_resistance 0.0568629  [get_nets n3633]
#set_load 0.660751  [get_nets n3634]
#set_resistance 0.0843747  [get_nets n3634]
#set_load 0.356679  [get_nets n3635]
#set_resistance 0.0531477  [get_nets n3635]
#set_load 0.235157  [get_nets n3636]
#set_resistance 0.0338825  [get_nets n3636]
#set_load 0.127476  [get_nets n3637]
#set_resistance 0.0187768  [get_nets n3637]
#set_load 0.202358  [get_nets n3638]
#set_resistance 0.0296482  [get_nets n3638]
#set_load 0.448871  [get_nets n3639]
#set_resistance 0.0650766  [get_nets n3639]
#set_load 0.293474  [get_nets n3640]
#set_resistance 0.0397916  [get_nets n3640]
#set_load 0.268299  [get_nets n3641]
#set_resistance 0.0404276  [get_nets n3641]
#set_load 0.0754278  [get_nets n3642]
#set_resistance 0.0112306  [get_nets n3642]
#set_load 0.406197  [get_nets n3643]
#set_resistance 0.0596651  [get_nets n3643]
#set_load 0.22763  [get_nets n3644]
#set_resistance 0.0337881  [get_nets n3644]
#set_load 0.187099  [get_nets n3645]
#set_resistance 0.0253398  [get_nets n3645]
#set_load 0.14521  [get_nets n3646]
#set_resistance 0.0220596  [get_nets n3646]
#set_load 0.15685  [get_nets n3647]
#set_resistance 0.0211832  [get_nets n3647]
#set_load 0.0721031  [get_nets n3648]
#set_resistance 0.0106342  [get_nets n3648]
#set_load 0.180626  [get_nets n3649]
#set_resistance 0.024857  [get_nets n3649]
#set_load 0.145607  [get_nets n3650]
#set_resistance 0.0214098  [get_nets n3650]
#set_load 0.0646799  [get_nets n3651]
#set_resistance 0.00942382  [get_nets n3651]
#set_load 0.0389763  [get_nets n3652]
#set_resistance 0.00586241  [get_nets n3652]
#set_load 0.439725  [get_nets n3653]
#set_resistance 0.0660756  [get_nets n3653]
#set_load 0.451105  [get_nets n3654]
#set_resistance 0.0661608  [get_nets n3654]
#set_load 0.0392286  [get_nets n3655]
#set_resistance 0.00561844  [get_nets n3655]
#set_load 0.14114  [get_nets n3656]
#set_resistance 0.0203759  [get_nets n3656]
#set_load 0.218883  [get_nets n3657]
#set_resistance 0.0318553  [get_nets n3657]
#set_load 0.146565  [get_nets n3658]
#set_resistance 0.0210604  [get_nets n3658]
#set_load 0.118499  [get_nets n3659]
#set_resistance 0.017655  [get_nets n3659]
#set_load 0.0509984  [get_nets n3660]
#set_resistance 0.0075315  [get_nets n3660]
#set_load 0.352011  [get_nets n3661]
#set_resistance 0.0510598  [get_nets n3661]
#set_load 0.103119  [get_nets n3662]
#set_resistance 0.0148943  [get_nets n3662]
#set_load 2.69124  [get_nets n3663]
#set_resistance 0.274423  [get_nets n3663]
#set_load 2.03126  [get_nets n3664]
#set_resistance 0.212703  [get_nets n3664]
#set_load 2.69958  [get_nets n3665]
#set_resistance 0.275253  [get_nets n3665]
#set_load 2.17176  [get_nets n3666]
#set_resistance 0.226368  [get_nets n3666]
#set_load 0.338316  [get_nets n3675]
#set_resistance 0.0502694  [get_nets n3675]
#set_load 0.108963  [get_nets n3676]
#set_resistance 0.0156394  [get_nets n3676]
#set_load 0.335111  [get_nets n3677]
#set_resistance 0.0483287  [get_nets n3677]
#set_load 0.101762  [get_nets n3678]
#set_resistance 0.0146092  [get_nets n3678]
#set_load 3.71229  [get_nets n3679]
#set_resistance 0.537233  [get_nets n3679]
#set_load 0.196468  [get_nets n3680]
#set_resistance 0.029823  [get_nets n3680]
#set_load 1.88128  [get_nets n3681]
#set_resistance 0.243798  [get_nets n3681]
#set_load 0.344362  [get_nets n3682]
#set_resistance 0.0519577  [get_nets n3682]
#set_load 0.238859  [get_nets n3683]
#set_resistance 0.0361308  [get_nets n3683]
#set_load 0.0680362  [get_nets n3685]
#set_resistance 0.00983729  [get_nets n3685]
#set_load 0.375371  [get_nets n3688]
#set_resistance 0.0538511  [get_nets n3688]
#set_load 4.61405  [get_nets n3770]
#set_resistance 0.402956  [get_nets n3770]
#set_load 3.95332  [get_nets n3771]
#set_resistance 0.423742  [get_nets n3771]
#set_load 4.89784  [get_nets n3772]
#set_resistance 0.485586  [get_nets n3772]
#set_load 2.73994  [get_nets n3773]
#set_resistance 0.245856  [get_nets n3773]
#set_load 3.454  [get_nets n3774]
#set_resistance 0.285623  [get_nets n3774]
#set_load 3.1171  [get_nets n3775]
#set_resistance 0.319284  [get_nets n3775]
#set_load 4.10403  [get_nets n3776]
#set_resistance 0.376487  [get_nets n3776]
#set_load 3.14964  [get_nets n3777]
#set_resistance 0.280087  [get_nets n3777]
#set_load 2.37636  [get_nets n3778]
#set_resistance 0.234484  [get_nets n3778]
#set_load 1.48331  [get_nets n3779]
#set_resistance 0.155229  [get_nets n3779]
#set_load 2.0929  [get_nets n3780]
#set_resistance 0.214024  [get_nets n3780]
#set_load 1.65358  [get_nets n3781]
#set_resistance 0.186898  [get_nets n3781]
#set_load 2.82921  [get_nets n3782]
#set_resistance 0.294639  [get_nets n3782]
#set_load 3.60519  [get_nets n3783]
#set_resistance 0.445858  [get_nets n3783]
#set_load 6.53715  [get_nets n3784]
#set_resistance 0.548814  [get_nets n3784]
#set_load 3.64305  [get_nets n3785]
#set_resistance 0.321835  [get_nets n3785]
#set_load 2.62498  [get_nets n3786]
#set_resistance 0.268364  [get_nets n3786]
#set_load 3.69622  [get_nets n3787]
#set_resistance 0.308788  [get_nets n3787]
#set_load 1.21448  [get_nets n3788]
#set_resistance 0.168533  [get_nets n3788]
#set_load 2.22043  [get_nets n3789]
#set_resistance 0.228813  [get_nets n3789]
#set_load 2.10213  [get_nets n3790]
#set_resistance 0.205348  [get_nets n3790]
#set_load 1.72299  [get_nets n3791]
#set_resistance 0.170353  [get_nets n3791]
#set_load 1.9609  [get_nets n3792]
#set_resistance 0.201844  [get_nets n3792]
#set_load 2.82327  [get_nets n3793]
#set_resistance 0.247581  [get_nets n3793]
#set_load 3.7287  [get_nets n3794]
#set_resistance 0.360956  [get_nets n3794]
#set_load 3.20828  [get_nets n3795]
#set_resistance 0.273424  [get_nets n3795]
#set_load 1.92901  [get_nets n3796]
#set_resistance 0.219625  [get_nets n3796]
#set_load 3.08812  [get_nets n3797]
#set_resistance 0.287075  [get_nets n3797]
#set_load 3.66319  [get_nets n3798]
#set_resistance 0.319573  [get_nets n3798]
#set_load 3.56912  [get_nets n3799]
#set_resistance 0.375285  [get_nets n3799]
#set_load 3.1034  [get_nets n3800]
#set_resistance 0.315873  [get_nets n3800]
#set_load 2.97842  [get_nets n3801]
#set_resistance 0.255153  [get_nets n3801]
#set_load 1.91393  [get_nets n3802]
#set_resistance 0.196442  [get_nets n3802]
#set_load 2.0765  [get_nets n3803]
#set_resistance 0.191469  [get_nets n3803]
#set_load 3.23032  [get_nets n3804]
#set_resistance 0.307749  [get_nets n3804]
#set_load 0.975224  [get_nets n3805]
#set_resistance 0.0837185  [get_nets n3805]
#set_load 0.938929  [get_nets n3806]
#set_resistance 0.0825084  [get_nets n3806]
#set_load 1.56106  [get_nets n3808]
#set_resistance 0.141009  [get_nets n3808]
#set_load 0.918144  [get_nets n3809]
#set_resistance 0.0901397  [get_nets n3809]
#set_load 0.753351  [get_nets n3810]
#set_resistance 0.0779271  [get_nets n3810]
#set_load 2.02272  [get_nets n3812]
#set_resistance 0.168912  [get_nets n3812]
#set_load 1.4418  [get_nets n3814]
#set_resistance 0.147921  [get_nets n3814]
#set_load 1.68454  [get_nets n3815]
#set_resistance 0.173412  [get_nets n3815]
#set_load 0.542349  [get_nets n3816]
#set_resistance 0.0641218  [get_nets n3816]
#set_load 0.712528  [get_nets n3817]
#set_resistance 0.0684414  [get_nets n3817]
#set_load 0.618174  [get_nets n3818]
#set_resistance 0.0635026  [get_nets n3818]
#set_load 3.27786  [get_nets n3819]
#set_resistance 0.295158  [get_nets n3819]
#set_load 1.30497  [get_nets n3820]
#set_resistance 0.113059  [get_nets n3820]
#set_load 3.95858  [get_nets n3821]
#set_resistance 0.34344  [get_nets n3821]
#set_load 0.281307  [get_nets n3822]
#set_resistance 0.0386421  [get_nets n3822]
#set_load 6.04171  [get_nets n3823]
#set_resistance 0.50069  [get_nets n3823]
#set_load 6.41628  [get_nets n3898]
#set_resistance 0.538208  [get_nets n3898]
#set_load 6.12291  [get_nets n3899]
#set_resistance 0.513923  [get_nets n3899]
#set_load 6.21639  [get_nets n3900]
#set_resistance 0.521368  [get_nets n3900]
#set_load 6.72274  [get_nets n3901]
#set_resistance 0.565367  [get_nets n3901]
#set_load 7.19592  [get_nets n3902]
#set_resistance 0.603011  [get_nets n3902]
#set_load 6.94729  [get_nets n3903]
#set_resistance 0.583379  [get_nets n3903]
#set_load 6.41347  [get_nets n3904]
#set_resistance 0.539999  [get_nets n3904]
#set_load 5.36879  [get_nets n3905]
#set_resistance 0.451774  [get_nets n3905]
#set_load 6.27101  [get_nets n3906]
#set_resistance 0.526621  [get_nets n3906]
#set_load 6.12266  [get_nets n3907]
#set_resistance 0.516787  [get_nets n3907]
#set_load 6.70684  [get_nets n3908]
#set_resistance 0.563476  [get_nets n3908]
#set_load 5.81513  [get_nets n3909]
#set_resistance 0.489269  [get_nets n3909]
#set_load 6.87237  [get_nets n3910]
#set_resistance 0.577358  [get_nets n3910]
#set_load 6.40464  [get_nets n3911]
#set_resistance 0.540679  [get_nets n3911]
#set_load 6.11327  [get_nets n3912]
#set_resistance 0.514895  [get_nets n3912]
#set_load 6.85637  [get_nets n3913]
#set_resistance 0.576896  [get_nets n3913]
#set_load 0.78541  [get_nets n3914]
#set_resistance 0.100415  [get_nets n3914]
#set_load 2.29853  [get_nets n3915]
#set_resistance 0.191734  [get_nets n3915]
#set_load 6.30353  [get_nets n3916]
#set_resistance 0.530842  [get_nets n3916]
#set_load 7.46801  [get_nets n3917]
#set_resistance 0.627492  [get_nets n3917]
#set_load 6.76699  [get_nets n3918]
#set_resistance 0.567821  [get_nets n3918]
#set_load 2.47848  [get_nets n3919]
#set_resistance 0.316265  [get_nets n3919]
#set_load 2.73132  [get_nets n3920]
#set_resistance 0.232011  [get_nets n3920]
#set_load 5.87892  [get_nets n3922]
#set_resistance 0.495456  [get_nets n3922]
#set_load 7.18523  [get_nets n3923]
#set_resistance 0.604726  [get_nets n3923]
#set_load 6.7114  [get_nets n3924]
#set_resistance 0.568012  [get_nets n3924]
#set_load 0.826551  [get_nets n3925]
#set_resistance 0.0969029  [get_nets n3925]
#set_load 4.71094  [get_nets n3926]
#set_resistance 0.390905  [get_nets n3926]
#set_load 3.00791  [get_nets n3927]
#set_resistance 0.259264  [get_nets n3927]
#set_load 5.0778  [get_nets n3928]
#set_resistance 0.429749  [get_nets n3928]
#set_load 7.30157  [get_nets n3929]
#set_resistance 0.613961  [get_nets n3929]
#set_load 2.70625  [get_nets n3930]
#set_resistance 0.23019  [get_nets n3930]
#set_load 1.51501  [get_nets n3932]
#set_resistance 0.175336  [get_nets n3932]
#set_load 1.07212  [get_nets n3933]
#set_resistance 0.129581  [get_nets n3933]
#set_load 1.19548  [get_nets n3934]
#set_resistance 0.144843  [get_nets n3934]
#set_load 2.23099  [get_nets n3937]
#set_resistance 0.25812  [get_nets n3937]
#set_load 0.872557  [get_nets n3938]
#set_resistance 0.113822  [get_nets n3938]
#set_load 6.67473  [get_nets n3939]
#set_resistance 0.564899  [get_nets n3939]
#set_load 5.72361  [get_nets n3940]
#set_resistance 0.481237  [get_nets n3940]
#set_load 7.247  [get_nets n3941]
#set_resistance 0.609211  [get_nets n3941]
#set_load 1.54126  [get_nets n3942]
#set_resistance 0.185154  [get_nets n3942]
#set_load 0.447164  [get_nets n3944]
#set_resistance 0.0581844  [get_nets n3944]
#set_load 1.25044  [get_nets n3946]
#set_resistance 0.150823  [get_nets n3946]
#set_load 1.49553  [get_nets n3947]
#set_resistance 0.171693  [get_nets n3947]
#set_load 1.5253  [get_nets n3950]
#set_resistance 0.168208  [get_nets n3950]
#set_load 2.48131  [get_nets n3952]
#set_resistance 0.330028  [get_nets n3952]
#set_load 0.537949  [get_nets n3953]
#set_resistance 0.0729477  [get_nets n3953]
#set_load 1.03542  [get_nets n3954]
#set_resistance 0.123231  [get_nets n3954]
#set_load 1.98906  [get_nets n3956]
#set_resistance 0.22084  [get_nets n3956]
#set_load 1.64535  [get_nets n3957]
#set_resistance 0.21165  [get_nets n3957]
#set_load 0.413  [get_nets n3959]
#set_resistance 0.0570912  [get_nets n3959]
#set_load 1.67338  [get_nets n3960]
#set_resistance 0.199178  [get_nets n3960]
#set_load 0.906492  [get_nets n3961]
#set_resistance 0.1151  [get_nets n3961]
#set_load 0.662403  [get_nets n3962]
#set_resistance 0.0920496  [get_nets n3962]
#set_load 3.10339  [get_nets n3964]
#set_resistance 0.339222  [get_nets n3964]
#set_load 3.20783  [get_nets n3965]
#set_resistance 0.418674  [get_nets n3965]
#set_load 5.86911  [get_nets n3966]
#set_resistance 0.494486  [get_nets n3966]
#set_load 6.29157  [get_nets n3967]
#set_resistance 0.531958  [get_nets n3967]
#set_load 7.56421  [get_nets n3968]
#set_resistance 0.634726  [get_nets n3968]
#set_load 10.604  [get_nets n3969]
#set_resistance 0.877851  [get_nets n3969]
#set_load 3.24396  [get_nets n3970]
#set_resistance 0.379845  [get_nets n3970]
#set_load 2.23129  [get_nets n3973]
#set_resistance 0.25678  [get_nets n3973]
#set_load 1.72943  [get_nets n3974]
#set_resistance 0.2031  [get_nets n3974]
#set_load 6.25372  [get_nets n3975]
#set_resistance 0.525449  [get_nets n3975]
#set_load 7.1746  [get_nets n3976]
#set_resistance 0.603298  [get_nets n3976]
#set_load 6.72226  [get_nets n3977]
#set_resistance 0.564288  [get_nets n3977]
#set_load 0.0887017  [get_nets {tl_o[0]}]
#set_resistance 0.0132252  [get_nets {tl_o[0]}]
#set_load 0.0945302  [get_nets {tl_o[1]}]
#set_resistance 0.0141725  [get_nets {tl_o[1]}]
#set_load 0.244944  [get_nets {tl_o[2]}]
#set_resistance 0.036606  [get_nets {tl_o[2]}]
#set_load 0.100472  [get_nets {tl_o[3]}]
#set_resistance 0.0147144  [get_nets {tl_o[3]}]
#set_load 0.173728  [get_nets {tl_o[4]}]
#set_resistance 0.0258252  [get_nets {tl_o[4]}]
#set_load 0.0585774  [get_nets {tl_o[5]}]
#set_resistance 0.00866199  [get_nets {tl_o[5]}]
#set_load 0.100857  [get_nets {tl_o[6]}]
#set_resistance 0.0151992  [get_nets {tl_o[6]}]
#set_load 0.224773  [get_nets {tl_o[7]}]
#set_resistance 0.0339821  [get_nets {tl_o[7]}]
#set_load 0.170519  [get_nets {tl_o[15]}]
#set_resistance 0.0247255  [get_nets {tl_o[15]}]
#set_load 0.124957  [get_nets {tl_o[16]}]
#set_resistance 0.0183151  [get_nets {tl_o[16]}]
#set_load 0.0820951  [get_nets {tl_o[17]}]
#set_resistance 0.0122536  [get_nets {tl_o[17]}]
#set_load 0.0675296  [get_nets {tl_o[18]}]
#set_resistance 0.00998623  [get_nets {tl_o[18]}]
#set_load 0.0236719  [get_nets {tl_o[19]}]
#set_resistance 0.00352478  [get_nets {tl_o[19]}]
#set_load 0.092004  [get_nets {tl_o[20]}]
#set_resistance 0.0133719  [get_nets {tl_o[20]}]
#set_load 0.0720778  [get_nets {tl_o[21]}]
#set_resistance 0.010804  [get_nets {tl_o[21]}]
#set_load 0.196121  [get_nets {tl_o[22]}]
#set_resistance 0.0283923  [get_nets {tl_o[22]}]
#set_load 0.0729865  [get_nets {tl_o[23]}]
#set_resistance 0.0105399  [get_nets {tl_o[23]}]
#set_load 0.0998603  [get_nets {tl_o[56]}]
#set_resistance 0.0144668  [get_nets {tl_o[56]}]
#set_load 0.0418597  [get_nets {tl_o[57]}]
#set_resistance 0.00600717  [get_nets {tl_o[57]}]
#set_load 0.11994  [get_nets {tl_o[58]}]
#set_resistance 0.0177828  [get_nets {tl_o[58]}]
#set_load 0.0217636  [get_nets {tl_o[59]}]
#set_resistance 0.0031608  [get_nets {tl_o[59]}]
#set_load 0.0619254  [get_nets {tl_o[60]}]
#set_resistance 0.00886691  [get_nets {tl_o[60]}]
#set_load 0.0393535  [get_nets {tl_o[61]}]
#set_resistance 0.00569532  [get_nets {tl_o[61]}]
#set_load 0.089367  [get_nets {tl_o[93]}]
#set_resistance 0.0133288  [get_nets {tl_o[93]}]
#set_load 0.0934385  [get_nets {tl_o[94]}]
#set_resistance 0.0134541  [get_nets {tl_o[94]}]
#set_load 0.0715916  [get_nets {tl_o[95]}]
#set_resistance 0.0107246  [get_nets {tl_o[95]}]
#set_load 0.0663083  [get_nets {tl_o[96]}]
#set_resistance 0.0097452  [get_nets {tl_o[96]}]
#set_load 0.0863873  [get_nets {tl_o[97]}]
#set_resistance 0.0124157  [get_nets {tl_o[97]}]
#set_load 0.0402555  [get_nets {tl_o[98]}]
#set_resistance 0.00578333  [get_nets {tl_o[98]}]
#set_load 0.104567  [get_nets {tl_o[99]}]
#set_resistance 0.0154785  [get_nets {tl_o[99]}]
#set_load 0.0322801  [get_nets {tl_o[100]}]
#set_resistance 0.00476146  [get_nets {tl_o[100]}]
#set_load 0.0452757  [get_nets {tl_o[101]}]
#set_resistance 0.00673947  [get_nets {tl_o[101]}]
#set_load 0.148613  [get_nets {tl_o[102]}]
#set_resistance 0.0215923  [get_nets {tl_o[102]}]
#set_load 0.0288915  [get_nets {tl_o[103]}]
#set_resistance 0.00417883  [get_nets {tl_o[103]}]
#set_load 0.0902143  [get_nets {tl_o[104]}]
#set_resistance 0.0131762  [get_nets {tl_o[104]}]
#set_load 0.103533  [get_nets {tl_o[105]}]
#set_resistance 0.014942  [get_nets {tl_o[105]}]
#set_load 0.125939  [get_nets {tl_o[106]}]
#set_resistance 0.018311  [get_nets {tl_o[106]}]
