project -load "C:/repo/jabil2025/dmd/P1060973_FPGA/P1060973_TestFw/synthesis/Top_syn.prj"
project -run
project -save
