

================================================================
== Vivado HLS Report for 'CMFinterrupt2'
================================================================
* Date:           Tue Aug 25 18:01:46 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CMFinterrupt2
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.810|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %sinc) nounwind, !map !7"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %Saida1) nounwind, !map !13"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %Saida2) nounwind, !map !19"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @CMFinterrupt2_str) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sinc_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %sinc) nounwind" [CMFinterrupt2.c:4]   --->   Operation 6 'read' 'sinc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %Saida1, i16 5) nounwind" [CMFinterrupt2.c:11]   --->   Operation 7 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%aux_sinc_load = load i1* @aux_sinc, align 1" [CMFinterrupt2.c:14]   --->   Operation 8 'load' 'aux_sinc_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.94ns)   --->   "%tmp = xor i1 %aux_sinc_load, %sinc_read" [CMFinterrupt2.c:14]   --->   Operation 9 'xor' 'tmp' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%aux_saida2_load = load i16* @aux_saida2, align 2" [CMFinterrupt2.c:20]   --->   Operation 10 'load' 'aux_saida2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.66ns)   --->   "br i1 %tmp, label %1, label %._crit_edge" [CMFinterrupt2.c:14]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.66>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "store i1 %sinc_read, i1* @aux_sinc, align 1" [CMFinterrupt2.c:19]   --->   Operation 12 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.14ns)   --->   "%tmp_1 = add i16 %aux_saida2_load, 1" [CMFinterrupt2.c:20]   --->   Operation 13 'add' 'tmp_1' <Predicate = (tmp)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "store i16 %tmp_1, i16* @aux_saida2, align 2" [CMFinterrupt2.c:20]   --->   Operation 14 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.66ns)   --->   "br label %._crit_edge"   --->   Operation 15 'br' <Predicate = (tmp)> <Delay = 1.66>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%aux_saida2_loc = phi i16 [ %tmp_1, %1 ], [ %aux_saida2_load, %0 ]" [CMFinterrupt2.c:20]   --->   Operation 16 'phi' 'aux_saida2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %Saida2, i16 %aux_saida2_loc) nounwind" [CMFinterrupt2.c:23]   --->   Operation 17 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [CMFinterrupt2.c:26]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.81ns
The critical path consists of the following:
	'load' operation ('aux_saida2_load', CMFinterrupt2.c:20) on static variable 'aux_saida2' [14]  (0 ns)
	'add' operation ('tmp_1', CMFinterrupt2.c:20) [18]  (2.15 ns)
	multiplexor before 'phi' operation ('aux_saida2_loc', CMFinterrupt2.c:20) with incoming values : ('aux_saida2_load', CMFinterrupt2.c:20) ('tmp_1', CMFinterrupt2.c:20) [22]  (1.66 ns)
	'phi' operation ('aux_saida2_loc', CMFinterrupt2.c:20) with incoming values : ('aux_saida2_load', CMFinterrupt2.c:20) ('tmp_1', CMFinterrupt2.c:20) [22]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
