/*
Hazirlayanlar : Aykut Sahin ve Serhat Atilkan
Problem 2 - Decode Fetch Birlesim Modulu Test Bench(Lab grup7)
*/
`timescale 1ns/1ps
module tb_lab8_g7_p1();

logic clk,reset,pc_update,hata;
logic [31:0] pc,pc_new;
logic [31:0] komut;
logic [31:0] mem [0:63];


sahinatilkan inst2(.clk(clk), .reset(reset), .komut(komut), .pc(pc), .hata(hata));

always
begin
komut = mem[pc >> 2];
clk = 1; #5; clk = 0; #5;
end

initial begin
reset = 0; #10; reset = 1;
$readmemb("fib20.mem",mem);
end

initial begin
pc_new = 32'b0; #15; pc_new = 32'hAFA146E0; #15;
pc_new = 32'hA3A1D6E0; #15; pc_new = 32'b0;
end

initial begin
pc_update = 1; #60; pc_update = 0;
end


initial begin
#1000;
$stop;
end

endmodule

