

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_exp'
================================================================
* Date:           Wed Oct  8 19:21:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3088|     3088|  30.880 us|  30.880 us|  3088|  3088|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_exp  |     3086|     3086|        18|          3|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 3, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 21 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%max_val_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val_3_reload"   --->   Operation 23 'read' 'max_val_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc16.i"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_15 = load i11 %i" [activation_accelerator.cpp:377]   --->   Operation 27 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.94ns)   --->   "%icmp_ln375 = icmp_eq  i11 %i_15, i11 1024" [activation_accelerator.cpp:375]   --->   Operation 28 'icmp' 'icmp_ln375' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%add_ln375 = add i11 %i_15, i11 1" [activation_accelerator.cpp:375]   --->   Operation 30 'add' 'add_ln375' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln375 = br i1 %icmp_ln375, void %for.inc16.i.split, void %for.inc28.i.preheader.exitStub" [activation_accelerator.cpp:375]   --->   Operation 31 'br' 'br_ln375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_15, i32 2, i32 9" [activation_accelerator.cpp:377]   --->   Operation 32 'partselect' 'lshr_ln' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln377 = zext i8 %lshr_ln" [activation_accelerator.cpp:377]   --->   Operation 33 'zext' 'zext_ln377' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln377" [activation_accelerator.cpp:377]   --->   Operation 34 'getelementptr' 'x_addr' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln377" [activation_accelerator.cpp:377]   --->   Operation 35 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln377" [activation_accelerator.cpp:377]   --->   Operation 36 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln377" [activation_accelerator.cpp:377]   --->   Operation 37 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:377]   --->   Operation 38 'load' 'x_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:377]   --->   Operation 39 'load' 'x_2_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:377]   --->   Operation 40 'load' 'x_4_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:377]   --->   Operation 41 'load' 'x_6_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln377_1 = trunc i11 %i_15" [activation_accelerator.cpp:377]   --->   Operation 42 'trunc' 'trunc_ln377_1' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %trunc_ln377_1, void %arrayidx13.i.case.0, void %arrayidx13.i.case.1" [activation_accelerator.cpp:377]   --->   Operation 43 'br' 'br_ln377' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln375 = store i11 %add_ln375, i11 %i" [activation_accelerator.cpp:375]   --->   Operation 44 'store' 'store_ln375' <Predicate = (!icmp_ln375)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln377 = trunc i11 %i_15" [activation_accelerator.cpp:377]   --->   Operation 45 'trunc' 'trunc_ln377' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:377]   --->   Operation 46 'load' 'x_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:377]   --->   Operation 47 'load' 'x_2_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:377]   --->   Operation 48 'load' 'x_4_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:377]   --->   Operation 49 'load' 'x_6_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 50 [1/1] (0.52ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln377" [activation_accelerator.cpp:377]   --->   Operation 50 'mux' 'tmp_s' <Predicate = (!icmp_ln375)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln377_1 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %i_15, i32 1, i32 9" [activation_accelerator.cpp:377]   --->   Operation 51 'partselect' 'lshr_ln377_1' <Predicate = (!icmp_ln375)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 52 [4/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %tmp_s, i32 %max_val_3_reload_read" [activation_accelerator.cpp:377]   --->   Operation 52 'fsub' 'x_assign_3' <Predicate = (!icmp_ln375)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 53 [3/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %tmp_s, i32 %max_val_3_reload_read" [activation_accelerator.cpp:377]   --->   Operation 53 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 54 [2/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %tmp_s, i32 %max_val_3_reload_read" [activation_accelerator.cpp:377]   --->   Operation 54 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 55 [1/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %tmp_s, i32 %max_val_3_reload_read" [activation_accelerator.cpp:377]   --->   Operation 55 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 56 [8/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 56 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 57 [7/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 57 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 58 [6/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 58 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.91>
ST_10 : Operation 59 [5/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 59 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.91>
ST_11 : Operation 60 [4/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 60 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.91>
ST_12 : Operation 61 [3/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 61 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.91>
ST_13 : Operation 62 [2/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 62 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.15>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln376 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:376]   --->   Operation 63 'specpipeline' 'specpipeline_ln376' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln370 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [activation_accelerator.cpp:370]   --->   Operation 64 'specloopname' 'specloopname_ln370' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 65 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln377_1 = zext i9 %lshr_ln377_1" [activation_accelerator.cpp:377]   --->   Operation 66 'zext' 'zext_ln377_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%exp_vals_addr = getelementptr i32 %exp_vals, i64 0, i64 %zext_ln377_1" [activation_accelerator.cpp:377]   --->   Operation 67 'getelementptr' 'exp_vals_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%exp_vals_1_addr = getelementptr i32 %exp_vals_1, i64 0, i64 %zext_ln377_1" [activation_accelerator.cpp:377]   --->   Operation 68 'getelementptr' 'exp_vals_1_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln377 = store i32 %tmp_3, i9 %exp_vals_addr" [activation_accelerator.cpp:377]   --->   Operation 69 'store' 'store_ln377' <Predicate = (!trunc_ln377_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln377 = br void %arrayidx13.i.exit" [activation_accelerator.cpp:377]   --->   Operation 70 'br' 'br_ln377' <Predicate = (!trunc_ln377_1)> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln377 = store i32 %tmp_3, i9 %exp_vals_1_addr" [activation_accelerator.cpp:377]   --->   Operation 71 'store' 'store_ln377' <Predicate = (trunc_ln377_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln377 = br void %arrayidx13.i.exit" [activation_accelerator.cpp:377]   --->   Operation 72 'br' 'br_ln377' <Predicate = (trunc_ln377_1)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 4.89>
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "%sum_load_3 = load i32 %sum" [activation_accelerator.cpp:378]   --->   Operation 73 'load' 'sum_load_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 74 [4/4] (4.89ns)   --->   "%sum_3 = fadd i32 %sum_load_3, i32 %tmp_3" [activation_accelerator.cpp:378]   --->   Operation 74 'fadd' 'sum_3' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 80 'load' 'sum_load' <Predicate = (icmp_ln375)> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_11_out, i32 %sum_load"   --->   Operation 81 'write' 'write_ln0' <Predicate = (icmp_ln375)> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln375)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.89>
ST_16 : Operation 75 [3/4] (4.89ns)   --->   "%sum_3 = fadd i32 %sum_load_3, i32 %tmp_3" [activation_accelerator.cpp:378]   --->   Operation 75 'fadd' 'sum_3' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.89>
ST_17 : Operation 76 [2/4] (4.89ns)   --->   "%sum_3 = fadd i32 %sum_load_3, i32 %tmp_3" [activation_accelerator.cpp:378]   --->   Operation 76 'fadd' 'sum_3' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.32>
ST_18 : Operation 77 [1/4] (4.89ns)   --->   "%sum_3 = fadd i32 %sum_load_3, i32 %tmp_3" [activation_accelerator.cpp:378]   --->   Operation 77 'fadd' 'sum_3' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln375 = store i32 %sum_3, i32 %sum" [activation_accelerator.cpp:375]   --->   Operation 78 'store' 'store_ln375' <Predicate = true> <Delay = 0.42>
ST_18 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln375 = br void %for.inc16.i" [activation_accelerator.cpp:375]   --->   Operation 79 'br' 'br_ln375' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [10]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:377) on local variable 'i' [16]  (0 ns)
	'getelementptr' operation ('x_addr', activation_accelerator.cpp:377) [26]  (0 ns)
	'load' operation ('x_load', activation_accelerator.cpp:377) on array 'x' [31]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 1.76ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:377) on array 'x' [31]  (1.24 ns)
	'mux' operation ('tmp_s', activation_accelerator.cpp:377) [35]  (0.525 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:377) [36]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:377) [36]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:377) [36]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:377) [36]  (6.44 ns)

 <State 7>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_3', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [37]  (4.91 ns)

 <State 8>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_3', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [37]  (4.91 ns)

 <State 9>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_3', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [37]  (4.91 ns)

 <State 10>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_3', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [37]  (4.91 ns)

 <State 11>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_3', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [37]  (4.91 ns)

 <State 12>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_3', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [37]  (4.91 ns)

 <State 13>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_3', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [37]  (4.91 ns)

 <State 14>: 6.15ns
The critical path consists of the following:
	'fexp' operation ('tmp_3', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [37]  (4.91 ns)
	'store' operation ('store_ln377', activation_accelerator.cpp:377) of variable 'tmp_3', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 on array 'exp_vals_1' [48]  (1.24 ns)

 <State 15>: 4.89ns
The critical path consists of the following:
	'load' operation ('sum_load_3', activation_accelerator.cpp:378) on local variable 'sum' [51]  (0 ns)
	'fadd' operation ('sum', activation_accelerator.cpp:378) [52]  (4.89 ns)

 <State 16>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:378) [52]  (4.89 ns)

 <State 17>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:378) [52]  (4.89 ns)

 <State 18>: 5.32ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:378) [52]  (4.89 ns)
	'store' operation ('store_ln375', activation_accelerator.cpp:375) of variable 'sum', activation_accelerator.cpp:378 on local variable 'sum' [54]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
