Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 145 ns : File "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_2/lab5_2_2.srcs/sim_1/new/modeling_latch_flipflop_tb.v" Line 79
