// Seed: 198769886
module module_0 ();
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wand id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6
);
  wire id_8;
  assign id_0 = 1'b0;
  module_0();
  wire id_9;
  wire id_10, id_11, id_12, id_13;
endmodule
module module_2 (
    input supply1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    output tri1 id_3,
    output tri id_4,
    input wor id_5,
    input tri1 id_6,
    input uwire id_7,
    input uwire id_8,
    input uwire id_9,
    input tri0 id_10,
    output tri id_11,
    input tri id_12,
    output supply0 id_13,
    input wor id_14,
    input tri0 id_15,
    output supply1 id_16,
    output supply0 id_17,
    output wor id_18,
    input tri id_19,
    input tri id_20
);
  module_0();
endmodule
