static inline T_1\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nreturn ( F_2 ( V_2 -> V_3 ) - 1 ) * 0x800 ;\r\n}\r\nstatic inline T_1\r\nF_3 ( struct V_1 * V_2 )\r\n{\r\nreturn F_1 ( V_2 ) + ! ( V_2 -> V_4 . V_5 & 1 ) * 0x80 ;\r\n}\r\nstatic inline T_1\r\nF_4 ( struct V_6 * V_7 , T_2 V_8 )\r\n{\r\nstatic const T_2 V_9 [] = { 24 , 16 , 8 , 0 } ;\r\nstatic const T_2 V_10 [] = { 16 , 8 , 0 , 24 } ;\r\nif ( F_5 ( V_7 ) -> V_11 == 0xaf )\r\nreturn V_9 [ V_8 ] ;\r\nreturn V_10 [ V_8 ] ;\r\n}\r\nstatic int\r\nF_6 ( struct V_12 * V_13 , struct V_1 * V_2 ,\r\nint V_14 , int V_15 )\r\n{\r\nstruct V_6 * V_7 = ( void * ) V_13 ;\r\nconst T_1 V_16 = F_3 ( V_2 ) ;\r\nF_7 ( V_7 , 0x61c10c + V_16 , 0x0f000000 , V_15 << 24 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_8 ( struct V_12 * V_13 , struct V_1 * V_2 ,\r\nint V_14 , int V_17 , int V_18 , bool V_19 )\r\n{\r\nstruct V_6 * V_7 = ( void * ) V_13 ;\r\nconst T_1 V_20 = F_1 ( V_2 ) ;\r\nconst T_1 V_16 = F_3 ( V_2 ) ;\r\nT_1 V_21 = 0x00000000 ;\r\nT_1 V_22 = 0x00000000 ;\r\nT_1 V_8 = 0 ;\r\nint V_23 ;\r\nV_21 |= ( ( 1 << V_17 ) - 1 ) << 16 ;\r\nif ( V_19 )\r\nV_21 |= 0x00004000 ;\r\nif ( V_18 > 0x06 )\r\nV_22 |= 0x00040000 ;\r\nfor ( V_23 = 0 ; V_23 < V_17 ; V_23 ++ )\r\nV_8 |= 1 << ( F_4 ( V_7 , V_23 ) >> 3 ) ;\r\nF_7 ( V_7 , 0x614300 + V_20 , 0x000c0000 , V_22 ) ;\r\nF_7 ( V_7 , 0x61c10c + V_16 , 0x001f4000 , V_21 ) ;\r\nF_7 ( V_7 , 0x61c130 + V_16 , 0x0000000f , V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_9 ( struct V_12 * V_13 , struct V_1 * V_2 ,\r\nint V_14 , int V_8 , int V_24 , int V_25 )\r\n{\r\nstruct V_26 * V_27 = V_26 ( V_13 ) ;\r\nstruct V_6 * V_7 = ( void * ) V_13 ;\r\nconst T_1 V_16 = F_3 ( V_2 ) ;\r\nT_1 V_28 , V_29 = F_4 ( V_7 , V_8 ) ;\r\nT_2 V_30 , V_31 , V_32 , V_33 ;\r\nstruct V_34 V_35 ;\r\nstruct V_36 V_37 ;\r\nV_28 = F_10 ( V_27 , V_2 -> V_38 , V_2 -> V_39 ,\r\n& V_30 , & V_31 , & V_32 , & V_33 , & V_35 ) ;\r\nif ( ! V_28 )\r\nreturn - V_40 ;\r\nV_28 = F_11 ( V_27 , V_28 , 0 , V_24 , V_25 ,\r\n& V_30 , & V_31 , & V_32 , & V_33 , & V_37 ) ;\r\nif ( ! V_28 )\r\nreturn - V_41 ;\r\nF_7 ( V_7 , 0x61c118 + V_16 , 0x000000ff << V_29 , V_37 . V_42 << V_29 ) ;\r\nF_7 ( V_7 , 0x61c120 + V_16 , 0x000000ff << V_29 , V_37 . V_43 << V_29 ) ;\r\nF_7 ( V_7 , 0x61c130 + V_16 , 0x0000ff00 , V_37 . V_44 << 8 ) ;\r\nreturn 0 ;\r\n}
