Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Sun Feb  4 12:41:05 2018
| Host             : luigilinux running 64-bit openSUSE Leap 42.3
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.185        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.117        |
| Device Static (W)        | 0.069        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------+-----------+----------+-----------+-----------------+
| On-Chip      | Power (W) | Used     | Available | Utilization (%) |
+--------------+-----------+----------+-----------+-----------------+
| Clocks       |    <0.001 |        5 |       --- |             --- |
| Slice Logic  |     0.000 |       21 |       --- |             --- |
|   Others     |     0.000 |        7 |       --- |             --- |
|   Register   |     0.000 |       14 |     41600 |            0.03 |
| Signals      |     0.000 |       15 |       --- |             --- |
| MMCM         |     0.116 |        1 |         5 |           20.00 |
| I/O          |    <0.001 |       16 |       106 |           15.09 |
| Static Power |     0.069 |          |           |                 |
| Total        |     0.185 |          |           |                 |
+--------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.011 |       0.001 |      0.010 |
| Vccaux    |       1.800 |     0.077 |       0.064 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                   |
+-----------------------------+------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                          |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                          |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes        |                                                                                                          |
| Device models               | High       | Device models are Production                          |                                                                                                          |
|                             |            |                                                       |                                                                                                          |
| Overall confidence level    | Medium     |                                                       |                                                                                                          |
+-----------------------------+------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-----------------------------------------------------+-----------------+
| Clock                       | Domain                                              | Constraint (ns) |
+-----------------------------+-----------------------------------------------------+-----------------+
| clk_out1_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0 |            40.0 |
| clkfbout_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0 |            10.0 |
| sys_clock                   | sys_clock                                           |            10.0 |
+-----------------------------+-----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| system_wrapper   |     0.117 |
|   system_i       |     0.117 |
|     clk_wiz_0    |     0.116 |
|       inst       |     0.116 |
|     rgb2vga_0    |    <0.001 |
|       U0         |    <0.001 |
|     xlconstant_0 |     0.000 |
|     xlconstant_1 |     0.000 |
+------------------+-----------+


