library verilog;
use verilog.vl_types.all;
entity ALU is
    port(
        Ain             : in     vl_logic_vector(31 downto 0);
        Bin             : in     vl_logic_vector(31 downto 0);
        Cin             : in     vl_logic;
        ALUout          : out    vl_logic_vector(31 downto 0);
        Cout            : out    vl_logic;
        Vout            : out    vl_logic;
        OPCODE          : in     vl_logic_vector(31 downto 0)
    );
end ALU;
