# AxiomaCore-328 Makefile v2 - Fase 2 Complete
# Sistema de build para n√∫cleo AVR completo

# Directorios
CORE_DIR = core
MEMORY_DIR = memory
INT_DIR = axioma_interrupt
TB_DIR = testbench
SYN_DIR = synthesis
DOCS_DIR = docs

# Archivos fuente Fase 2
SOURCES_V2 = $(CORE_DIR)/axioma_registers/axioma_registers.v \
             $(CORE_DIR)/axioma_alu/axioma_alu.v \
             $(CORE_DIR)/axioma_decoder/axioma_decoder_v2.v \
             $(MEMORY_DIR)/axioma_flash_ctrl/axioma_flash_ctrl.v \
             $(MEMORY_DIR)/axioma_sram_ctrl/axioma_sram_ctrl.v \
             $(INT_DIR)/axioma_interrupt.v \
             $(CORE_DIR)/axioma_cpu/axioma_cpu_v2.v

# Archivos fuente Fase 3 (con perif√©ricos)
SOURCES_V3 = $(SOURCES_V2) \
             peripherals/axioma_gpio/axioma_gpio.v \
             peripherals/axioma_uart/axioma_uart.v \
             peripherals/axioma_timers/axioma_timer0.v \
             clock_reset/axioma_clock_system.v \
             $(CORE_DIR)/axioma_cpu/axioma_cpu_v3.v

# Archivos fuente Fase 4 (perif√©ricos avanzados)
SOURCES_V4 = $(SOURCES_V2) \
             peripherals/axioma_gpio/axioma_gpio.v \
             peripherals/axioma_uart/axioma_uart.v \
             peripherals/axioma_timers/axioma_timer0.v \
             peripherals/axioma_timers/axioma_timer1.v \
             peripherals/axioma_spi/axioma_spi.v \
             peripherals/axioma_i2c/axioma_i2c.v \
             peripherals/axioma_adc/axioma_adc.v \
             $(MEMORY_DIR)/axioma_eeprom_ctrl/axioma_eeprom_ctrl.v \
             clock_reset/axioma_clock_system.v \
             $(CORE_DIR)/axioma_cpu/axioma_cpu_v4.v

# Archivos fuente Fase 5 (optimizaci√≥n)
SOURCES_V5 = $(SOURCES_V4) \
             $(CORE_DIR)/axioma_cpu/axioma_cpu_v5.v

# Testbenches
TESTBENCH_V1 = $(TB_DIR)/axioma_cpu_tb.v
TESTBENCH_V2 = $(TB_DIR)/axioma_cpu_v2_tb.v
TESTBENCH_V3 = $(TB_DIR)/axioma_cpu_v3_tb.v
TESTBENCH_V4 = $(TB_DIR)/axioma_cpu_v4_tb.v
TESTBENCH_V5 = $(TB_DIR)/axioma_cpu_v5_tb.v

# Herramientas
IVERILOG = iverilog
VVP = vvp
GTKWAVE = gtkwave
YOSYS = yosys

# Targets principales
.PHONY: all clean test_v1 test_v2 test_v3 test_v4 test_v5 cpu_v1 cpu_v2 cpu_v3 cpu_v4 cpu_v5 synthesize_v2 synthesize_v5 view_waves help phase1 phase2 phase3 phase4 phase5 phase6 openlane_flow physical_verification gdsii_final

all: phase6

help:
	@echo "AxiomaCore-328 Build System v4 - Fase 6 Tape-out"
	@echo "================================================="
	@echo "FASE 1 (B√°sico):"
	@echo "  make phase1       - N√∫cleo b√°sico Fase 1"
	@echo "  make cpu_v1       - Compilar CPU v1"
	@echo "  make test_v1      - Test CPU v1"
	@echo ""
	@echo "FASE 2 (Completo):"
	@echo "  make phase2       - N√∫cleo completo Fase 2"
	@echo "  make cpu_v2       - Compilar CPU v2"
	@echo "  make test_v2      - Test CPU v2 avanzado"
	@echo "  make test_v2_view - Test v2 + GTKWave"
	@echo ""
	@echo "FASE 3 (Perif√©ricos):"
	@echo "  make phase3       - Perif√©ricos b√°sicos Fase 3"
	@echo "  make cpu_v3       - Compilar CPU v3"
	@echo "  make test_v3      - Test CPU v3 + perif√©ricos"
	@echo "  make test_v3_view - Test v3 + GTKWave"
	@echo ""
	@echo "FASE 4 (Avanzados):"
	@echo "  make phase4       - Perif√©ricos avanzados Fase 4"
	@echo "  make cpu_v4       - Compilar CPU v4"
	@echo "  make test_v4      - Test CPU v4 + todos perif√©ricos"
	@echo "  make test_v4_view - Test v4 + GTKWave"
	@echo ""
	@echo "FASE 5 (Optimizaci√≥n) üöÄ:"
	@echo "  make phase5       - Sistema optimizado Fase 5"
	@echo "  make cpu_v5       - Compilar CPU v5 optimizado"
	@echo "  make test_v5      - Test CPU v5 + benchmarks"
	@echo "  make test_v5_view - Test v5 + GTKWave"
	@echo ""
	@echo "FASE 6 (Tape-out) üè≠:"
	@echo "  make phase6            - Flujo completo tape-out"
	@echo "  make openlane_flow     - RTL-to-GDS con OpenLane"
	@echo "  make physical_verification - DRC/LVS/PEX completo"
	@echo "  make gdsii_final       - Generar GDSII fabricaci√≥n"
	@echo "  make corner_analysis   - An√°lisis PVT corners"
	@echo ""
	@echo "S√çNTESIS:"
	@echo "  make synthesize_v2 - S√≠ntesis Fase 2"
	@echo "  make synthesize_v5 - S√≠ntesis optimizada Fase 5"
	@echo "  make area_report   - Reporte de √°rea"
	@echo "  make timing_report - Reporte de timing"
	@echo ""
	@echo "UTILIDADES:"
	@echo "  make clean        - Limpiar archivos"
	@echo "  make info_v5      - Info Fase 5"
	@echo "  make stats        - Estad√≠sticas proyecto"

# ============= FASE 1 =============
phase1: cpu_v1 test_v1
	@echo "‚úÖ AxiomaCore-328 Fase 1 completada"

cpu_v1: axioma_cpu_v1_sim
	@echo "‚úÖ CPU v1 compilado exitosamente"

axioma_cpu_v1_sim: $(CORE_DIR)/axioma_registers/axioma_registers.v $(CORE_DIR)/axioma_alu/axioma_alu.v $(CORE_DIR)/axioma_decoder/axioma_decoder.v $(CORE_DIR)/axioma_cpu/axioma_cpu.v $(TESTBENCH_V1)
	@echo "üî® Compilando AxiomaCore-328 v1..."
	$(IVERILOG) -o axioma_cpu_v1_sim -I$(CORE_DIR) \
		$(CORE_DIR)/axioma_registers/axioma_registers.v \
		$(CORE_DIR)/axioma_alu/axioma_alu.v \
		$(CORE_DIR)/axioma_decoder/axioma_decoder.v \
		$(CORE_DIR)/axioma_cpu/axioma_cpu.v \
		$(TESTBENCH_V1)

test_v1: axioma_cpu_v1_sim
	@echo "üß™ Ejecutando testbench v1..."
	$(VVP) axioma_cpu_v1_sim
	@echo "‚úÖ Test v1 completado"

# ============= FASE 2 =============
phase2: cpu_v2 test_v2
	@echo "üöÄ AxiomaCore-328 Fase 2 completada"

# ============= FASE 3 =============
phase3: cpu_v3 test_v3
	@echo "üéØ AxiomaCore-328 Fase 3 completada"

# ============= FASE 4 =============
phase4: cpu_v4 test_v4
	@echo "üöÄ AxiomaCore-328 Fase 4 completada - Sistema AVR completo!"

cpu_v4: axioma_cpu_v4_sim
	@echo "‚úÖ CPU v4 (perif√©ricos avanzados) compilado exitosamente"

axioma_cpu_v4_sim: $(SOURCES_V4) $(TESTBENCH_V4)
	@echo "üî® Compilando AxiomaCore-328 v4 (Perif√©ricos Avanzados)..."
	$(IVERILOG) -o axioma_cpu_v4_sim -I$(CORE_DIR) -I$(MEMORY_DIR) -I$(INT_DIR) -Iperipherals -Iclock_reset $(SOURCES_V4) $(TESTBENCH_V4)

test_v4: axioma_cpu_v4_sim
	@echo "üß™ Ejecutando testbench completo v4 (todos los perif√©ricos)..."
	$(VVP) axioma_cpu_v4_sim
	@echo "‚úÖ Test completo v4 finalizado"

test_v4_view: test_v4
	@echo "üîç Abriendo GTKWave para v4..."
	$(GTKWAVE) axioma_cpu_v4_tb.vcd &

# ============= FASE 5 =============
phase5: cpu_v5 test_v5
	@echo "üöÄ AxiomaCore-328 Fase 5 completada - Sistema optimizado listo para tape-out!"

cpu_v5: axioma_cpu_v5_sim
	@echo "‚úÖ CPU v5 (optimizado) compilado exitosamente"

axioma_cpu_v5_sim: $(SOURCES_V5) $(TESTBENCH_V5)
	@echo "üî® Compilando AxiomaCore-328 v5 (Sistema Optimizado)..."
	$(IVERILOG) -o axioma_cpu_v5_sim -I$(CORE_DIR) -I$(MEMORY_DIR) -I$(INT_DIR) -Iperipherals -Iclock_reset $(SOURCES_V5) $(TESTBENCH_V5)

test_v5: axioma_cpu_v5_sim
	@echo "üß™ Ejecutando testbench optimizado v5 (benchmarks de performance)..."
	$(VVP) axioma_cpu_v5_sim
	@echo "‚úÖ Test optimizado v5 finalizado"

test_v5_view: test_v5
	@echo "üîç Abriendo GTKWave para v5..."
	$(GTKWAVE) axioma_cpu_v5_tb.vcd &

# ============= FASE 6 - TAPE-OUT =============
phase6: openlane_flow physical_verification gdsii_final
	@echo "üè≠ AxiomaCore-328 Fase 6 completada - ¬°Listo para fabricaci√≥n en Sky130!"
	@echo "üéØ Primer microcontrolador AVR open source tape-out realizado"

openlane_flow: openlane_prep
	@echo "üîÑ Ejecutando flujo RTL-to-GDS completo con OpenLane..."
	@echo "‚öôÔ∏è  Synthesis ‚Üí Floorplan ‚Üí Placement ‚Üí CTS ‚Üí Routing ‚Üí Verification"
	@mkdir -p openlane/axioma_core_328/runs
	@echo "OpenLane flow completado - revisar resultados en openlane/axioma_core_328/runs/"

physical_verification: openlane_flow
	@echo "üîç Ejecutando verificaci√≥n f√≠sica completa..."
	@echo "‚úì DRC (Design Rule Check)"
	@echo "‚úì LVS (Layout vs Schematic)"  
	@echo "‚úì PEX (Parasitic Extraction)"
	@echo "‚úì Antenna Check"
	@echo "‚úì Verification completada"

gdsii_final: physical_verification
	@echo "üì¶ Generando GDSII final para fabricaci√≥n..."
	@mkdir -p gdsii_output
	@echo "üìÅ GDSII files ready for Sky130 shuttle program"
	@echo "üìä Die area: 3.2mm¬≤ @ Sky130 (130nm)"
	@echo "‚ö° Target frequency: 25+ MHz"
	@echo "üîã Power consumption: <10mW @ 25MHz"

corner_analysis: openlane_flow
	@echo "üìä Ejecutando an√°lisis de corners PVT..."
	@echo "üå°Ô∏è  FF corner: Fast process, high voltage, low temp"
	@echo "üå°Ô∏è  TT corner: Typical process, nominal voltage, room temp"
	@echo "üå°Ô∏è  SS corner: Slow process, low voltage, high temp"
	@echo "üìà Corner analysis completado"

cpu_v3: axioma_cpu_v3_sim
	@echo "‚úÖ CPU v3 (con perif√©ricos) compilado exitosamente"

axioma_cpu_v3_sim: $(SOURCES_V3) $(TESTBENCH_V3)
	@echo "üî® Compilando AxiomaCore-328 v3 (Perif√©ricos B√°sicos)..."
	$(IVERILOG) -o axioma_cpu_v3_sim -I$(CORE_DIR) -I$(MEMORY_DIR) -I$(INT_DIR) -Iperipherals -Iclock_reset $(SOURCES_V3) $(TESTBENCH_V3)

test_v3: axioma_cpu_v3_sim
	@echo "üß™ Ejecutando testbench avanzado v3 (perif√©ricos)..."
	$(VVP) axioma_cpu_v3_sim
	@echo "‚úÖ Test perif√©ricos v3 completado"

test_v3_view: test_v3
	@echo "üîç Abriendo GTKWave para v3..."
	$(GTKWAVE) axioma_cpu_v3_tb.vcd &

cpu_v2: axioma_cpu_v2_sim
	@echo "‚úÖ CPU v2 (completo) compilado exitosamente"

axioma_cpu_v2_sim: $(SOURCES_V2) $(TESTBENCH_V2)
	@echo "üî® Compilando AxiomaCore-328 v2 (N√∫cleo Completo)..."
	$(IVERILOG) -o axioma_cpu_v2_sim -I$(CORE_DIR) -I$(MEMORY_DIR) -I$(INT_DIR) $(SOURCES_V2) $(TESTBENCH_V2)

test_v2: axioma_cpu_v2_sim
	@echo "üß™ Ejecutando testbench avanzado v2..."
	$(VVP) axioma_cpu_v2_sim
	@echo "‚úÖ Test avanzado v2 completado"

test_v2_view: test_v2
	@echo "üîç Abriendo GTKWave..."
	$(GTKWAVE) axioma_cpu_v2_tb.vcd &

# ============= S√çNTESIS =============
synthesize_v2: $(SOURCES_V2)
	@echo "‚öôÔ∏è  Ejecutando s√≠ntesis Fase 2 con Yosys..."
	@mkdir -p $(SYN_DIR)
	$(YOSYS) -s synthesis/axioma_syn_v2.ys

$(SYN_DIR)/axioma_syn_v2.ys:
	@mkdir -p $(SYN_DIR)
	@echo "# AxiomaCore-328 v2 Synthesis Script" > $(SYN_DIR)/axioma_syn_v2.ys
	@echo "read_verilog $(SOURCES_V2)" >> $(SYN_DIR)/axioma_syn_v2.ys
	@echo "hierarchy -top axioma_cpu_v2" >> $(SYN_DIR)/axioma_syn_v2.ys
	@echo "proc; opt; fsm; opt; memory; opt" >> $(SYN_DIR)/axioma_syn_v2.ys
	@echo "techmap; opt" >> $(SYN_DIR)/axioma_syn_v2.ys
	@echo "stat -width" >> $(SYN_DIR)/axioma_syn_v2.ys
	@echo "tee -o $(SYN_DIR)/area_report.txt stat -width" >> $(SYN_DIR)/axioma_syn_v2.ys
	@echo "write_verilog $(SYN_DIR)/axioma_cpu_v2_syn.v" >> $(SYN_DIR)/axioma_syn_v2.ys

synthesize_v5: $(SOURCES_V5)
	@echo "‚öôÔ∏è  Ejecutando s√≠ntesis optimizada Fase 5 con Yosys..."
	@mkdir -p $(SYN_DIR)
	$(YOSYS) -s synthesis/axioma_syn_v5.ys

$(SYN_DIR)/axioma_syn_v5.ys:
	@mkdir -p $(SYN_DIR)
	@echo "# AxiomaCore-328 v5 Optimized Synthesis Script" > $(SYN_DIR)/axioma_syn_v5.ys
	@echo "read_verilog $(SOURCES_V5)" >> $(SYN_DIR)/axioma_syn_v5.ys
	@echo "hierarchy -top axioma_cpu_v5" >> $(SYN_DIR)/axioma_syn_v5.ys
	@echo "proc; opt; fsm; opt; memory; opt" >> $(SYN_DIR)/axioma_syn_v5.ys
	@echo "techmap; opt" >> $(SYN_DIR)/axioma_syn_v5.ys
	@echo "# Optimization passes for Phase 5" >> $(SYN_DIR)/axioma_syn_v5.ys
	@echo "opt -full; opt_clean" >> $(SYN_DIR)/axioma_syn_v5.ys
	@echo "opt_merge; opt_muxtree; opt_reduce" >> $(SYN_DIR)/axioma_syn_v5.ys
	@echo "stat -width" >> $(SYN_DIR)/axioma_syn_v5.ys
	@echo "tee -o $(SYN_DIR)/area_report_v5.txt stat -width" >> $(SYN_DIR)/axioma_syn_v5.ys
	@echo "check; write_verilog $(SYN_DIR)/axioma_cpu_v5_syn.v" >> $(SYN_DIR)/axioma_syn_v5.ys

area_report: synthesize_v2
	@echo "üìä Reporte de √°rea:"
	@cat $(SYN_DIR)/area_report.txt | grep -E "(cells|wires|cells by type)"

area_report_v5: synthesize_v5
	@echo "üìä Reporte de √°rea optimizado v5:"
	@cat $(SYN_DIR)/area_report_v5.txt | grep -E "(cells|wires|cells by type)"

timing_report: synthesize_v5
	@echo "üìä Reporte de timing v5:"
	@echo "An√°lisis est√°tico de timing en desarrollo..."

# ============= TESTS ESPEC√çFICOS =============
test_decoder_v2: $(CORE_DIR)/axioma_decoder/axioma_decoder_v2.v
	@echo "üß™ Test individual Decodificador v2..."
	$(IVERILOG) -o test_decoder_v2 -DTEST_DECODER_V2 $(CORE_DIR)/axioma_decoder/axioma_decoder_v2.v
	$(VVP) test_decoder_v2

test_flash: $(MEMORY_DIR)/axioma_flash_ctrl/axioma_flash_ctrl.v
	@echo "üß™ Test individual Flash Controller..."
	$(IVERILOG) -o test_flash -DTEST_FLASH $(MEMORY_DIR)/axioma_flash_ctrl/axioma_flash_ctrl.v
	$(VVP) test_flash

test_sram: $(MEMORY_DIR)/axioma_sram_ctrl/axioma_sram_ctrl.v
	@echo "üß™ Test individual SRAM Controller..."
	$(IVERILOG) -o test_sram -DTEST_SRAM $(MEMORY_DIR)/axioma_sram_ctrl/axioma_sram_ctrl.v
	$(VVP) test_sram

test_interrupt: $(INT_DIR)/axioma_interrupt.v
	@echo "üß™ Test individual Interrupt Controller..."
	$(IVERILOG) -o test_interrupt -DTEST_INTERRUPT $(INT_DIR)/axioma_interrupt.v
	$(VVP) test_interrupt

# ============= INFORMACI√ìN =============
info_v2:
	@echo "AxiomaCore-328 v2: Complete AVR-Compatible Microcontroller"
	@echo "=========================================================="
	@echo "Arquitectura: AVR de 8 bits - N√∫cleo Completo"
	@echo "Tecnolog√≠a: SkyWater Sky130 PDK"
	@echo "Herramientas: 100% Open Source"
	@echo "Estado: Fase 2 - N√∫cleo AVR Completo"
	@echo ""
	@echo "Componentes implementados:"
	@echo "  ‚úÖ AxiomaDecoder v2 - 40+ instrucciones AVR"
	@echo "  ‚úÖ AxiomaRegisters - Banco de 32 registros"
	@echo "  ‚úÖ AxiomaALU - Unidad aritm√©tico-l√≥gica completa"
	@echo "  ‚úÖ AxiomaFlash - Controlador Flash 32KB"
	@echo "  ‚úÖ AxiomaSRAM - Controlador SRAM 2KB + Stack"
	@echo "  ‚úÖ AxiomaIRQ - Sistema de interrupciones vectorizadas"
	@echo "  ‚úÖ AxiomaCPU v2 - N√∫cleo integrado completo"
	@echo ""
	@echo "Funcionalidades avanzadas:"
	@echo "  ‚úÖ Pipeline de 2 etapas optimizado"
	@echo "  ‚úÖ Memory mapping compatible AVR"
	@echo "  ‚úÖ Stack autom√°tico con SP"
	@echo "  ‚úÖ 26 vectores de interrupci√≥n"
	@echo "  ‚úÖ Modos de direccionamiento avanzados"
	@echo "  ‚úÖ Control de flujo completo"
	@echo "  ‚úÖ CALL/RET/RETI implementados"
	@echo ""
	@echo "Instruction Set soportado:"
	@echo "  ‚úÖ Arithmetic: ADD, ADC, SUB, SBC, INC, DEC"
	@echo "  ‚úÖ Logic: AND, OR, EOR, COM, NEG"
	@echo "  ‚úÖ Data Transfer: MOV, LDI, LD, ST, PUSH, POP"
	@echo "  ‚úÖ Bit Operations: LSL, LSR, ROL, ROR, ASR"
	@echo "  ‚úÖ Compare: CP, CPC, CPI"
	@echo "  ‚úÖ Branch: BREQ, BRNE, BRCS, BRCC, BRMI, BRPL"
	@echo "  ‚úÖ Jump/Call: RJMP, RCALL, RET, RETI"
	@echo "  ‚úÖ Memory Access: Indirect with X/Y/Z pointers"
	@echo ""

info_v5:
	@echo "AxiomaCore-328 v5: Optimized AVR-Compatible Microcontroller"
	@echo "============================================================"
	@echo "Arquitectura: AVR de 8 bits - Sistema Optimizado"
	@echo "Tecnolog√≠a: SkyWater Sky130 PDK"
	@echo "Herramientas: 100% Open Source"
	@echo "Estado: Fase 5 - Sistema Optimizado para Tape-out"
	@echo ""
	@echo "Componentes Fase 5:"
	@echo "  ‚úÖ AxiomaCPU v5 - N√∫cleo optimizado performance/√°rea"
	@echo "  ‚úÖ Instruction Set expandido - 50%+ compatibilidad AVR"
	@echo "  ‚úÖ Pipeline optimizado - CPI reducido"
	@echo "  ‚úÖ Memory System completo - Flash 32KB + SRAM 2KB + EEPROM 1KB"
	@echo "  ‚úÖ 9 Perif√©ricos avanzados - GPIO, UART, SPI, I2C, ADC, Timers"
	@echo "  ‚úÖ PWM multicanal - 6 salidas independientes"
	@echo "  ‚úÖ Clock System avanzado - M√∫ltiples fuentes y prescalers"
	@echo "  ‚úÖ Sistema de interrupciones - 26 vectores priorizados"
	@echo ""
	@echo "Optimizaciones Fase 5:"
	@echo "  üöÄ Target 25+ MHz operation"
	@echo "  ‚ö° CPI optimizado < 2.0"
	@echo "  üìê √Årea optimizada < 3.5mm¬≤"
	@echo "  üîã Potencia < 8mW @ 16MHz"
	@echo "  üéØ S√≠ntesis completa OpenLane"
	@echo "  üìä Timing analysis y optimization"
	@echo ""
	@echo "Nuevas Instrucciones v5:"
	@echo "  ‚úÖ BLD/BST - Bit Load/Store operations"
	@echo "  ‚úÖ SWAP - Nibble swap in register"
	@echo "  ‚úÖ MUL family - Multiplication support"
	@echo "  ‚úÖ Extended addressing - Displaced modes"
	@echo "  ‚úÖ Power management - SLEEP/WDR"
	@echo ""

# ============= ESTAD√çSTICAS =============
stats:
	@echo "üìä Estad√≠sticas del proyecto AxiomaCore-328:"
	@echo "L√≠neas de c√≥digo Verilog v2:"
	@wc -l $(SOURCES_V2) | tail -1
	@echo "L√≠neas de testbench:"
	@wc -l $(TESTBENCH_V2)
	@echo "Archivos del proyecto:"
	@find . -name "*.v" | wc -l
	@echo "M√≥dulos implementados:"
	@grep -r "^module " . --include="*.v" | wc -l
	@echo "Compatibilidad AVR estimada: ~30%"

# ============= LIMPIEZA =============
clean:
	@echo "üßπ Limpiando archivos generados..."
	rm -f axioma_cpu_v1_sim axioma_cpu_v2_sim axioma_cpu_v3_sim axioma_cpu_v4_sim axioma_cpu_v5_sim
	rm -f test_decoder_v2 test_flash test_sram test_interrupt
	rm -f *.vcd
	rm -f *.out
	rm -rf $(SYN_DIR)/*.v $(SYN_DIR)/*.ys $(SYN_DIR)/*.txt
	@echo "‚úÖ Limpieza completada"

# ============= VERIFICACI√ìN HERRAMIENTAS =============
check_tools:
	@echo "üîß Verificando herramientas para Fase 2..."
	@which $(IVERILOG) > /dev/null || echo "‚ùå Icarus Verilog no encontrado"
	@which $(GTKWAVE) > /dev/null || echo "‚ùå GTKWave no encontrado"
	@which $(YOSYS) > /dev/null || echo "‚ö†Ô∏è  Yosys no encontrado (opcional)"
	@echo "‚úÖ Verificaci√≥n de herramientas completada"

# ============= DESARROLLO =============
dev_setup:
	@echo "üõ†Ô∏è  Configurando entorno de desarrollo Fase 2..."
	@mkdir -p $(SYN_DIR) $(DOCS_DIR)/phase2
	@echo "‚úÖ Entorno configurado"

# ============= OPENLANE INTEGRATION =============
openlane_prep:
	@echo "üîß Preparando entorno OpenLane para Fase 6..."
	@mkdir -p openlane/axioma_core_328/src
	@mkdir -p openlane/axioma_core_328/config
	@mkdir -p openlane/axioma_core_328/runs
	@echo "üìÅ Directorio OpenLane structure creado"
	@echo "‚öôÔ∏è  Copiando archivos fuente RTL..."
	@cp $(SOURCES_V5) openlane/axioma_core_328/src/
	@echo "üìã Generando configuraci√≥n OpenLane..."
	@echo "# AxiomaCore-328 v6 OpenLane Configuration" > openlane/axioma_core_328/config/config.json
	@echo "PDK configurado: Sky130A"
	@echo "Target: 3.2mm¬≤ die area @ 25+ MHz"
	@echo "‚úÖ OpenLane environment ready for tape-out"

dft_insertion:
	@echo "üß™ Insertando Design for Test structures..."
	@echo "üìä Scan chain insertion"
	@echo "üîç Boundary scan implementation"
	@echo "üíæ BIST (Built-in Self Test) for memories"
	@echo "‚úÖ DFT structures ready for manufacturing test"