<stg><name>matrix_vector</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %M) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_In) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_Out) nounwind, !map !18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @matrix_vector_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %data_loop_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln7 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln7, label %4, label %data_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
data_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
data_loop_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
data_loop_begin:2  %zext_ln11 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
data_loop_begin:3  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="7">
<![CDATA[
data_loop_begin:4  %zext_ln10 = zext i7 %tmp_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
data_loop_begin:5  br label %2

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i4 [ 0, %data_loop_begin ], [ %j, %3 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %sum_0 = phi i32 [ 0, %data_loop_begin ], [ %sum, %3 ]

]]></Node>
<StgValue><ssdm name="sum_0"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln10 = icmp eq i4 %j_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %j = add i4 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln10, label %data_loop_end, label %3

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln11_1 = zext i4 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4">
<![CDATA[
:2  %zext_ln11_2 = zext i4 %j_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln11_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln11 = add i8 %zext_ln10, %zext_ln11_2

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="8">
<![CDATA[
:4  %zext_ln11_3 = zext i8 %add_ln11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_3"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %M_addr = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11_3

]]></Node>
<StgValue><ssdm name="M_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %V_In_addr = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_1

]]></Node>
<StgValue><ssdm name="V_In_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="3">
<![CDATA[
:7  %V_In_load = load i32* %V_In_addr, align 4

]]></Node>
<StgValue><ssdm name="V_In_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="6">
<![CDATA[
:8  %M_load = load i32* %M_addr, align 4

]]></Node>
<StgValue><ssdm name="M_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
data_loop_end:0  %V_Out_addr = getelementptr [8 x i32]* %V_Out, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="V_Out_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
data_loop_end:1  store i32 %sum_0, i32* %V_Out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
data_loop_end:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
data_loop_end:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="3">
<![CDATA[
:7  %V_In_load = load i32* %V_In_addr, align 4

]]></Node>
<StgValue><ssdm name="V_In_load"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="6">
<![CDATA[
:8  %M_load = load i32* %M_addr, align 4

]]></Node>
<StgValue><ssdm name="M_load"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %mul_ln11 = mul nsw i32 %M_load, %V_In_load

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum = add nsw i32 %sum_0, %mul_ln11

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %2

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="52" name="M" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="M"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="V_In" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="V_In"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="V_Out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="V_Out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="56" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="55" toId="5">
</dataflow>
<dataflow id="57" from="M" to="specbitsmap_ln0" fromId="52" toId="5">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="59" from="V_In" to="specbitsmap_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="61" from="V_Out" to="specbitsmap_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="65" from="matrix_vector_str" to="spectopmodule_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_66" to="i_0" fromId="66" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="68" from="br_ln7" to="i_0" fromId="9" toId="10">
</dataflow>
<dataflow id="69" from="i" to="i_0" fromId="13" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="70" from="br_ln7" to="i_0" fromId="39" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="71" from="i_0" to="icmp_ln7" fromId="10" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_72" to="icmp_ln7" fromId="72" toId="11">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="74" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_76" to="empty" fromId="76" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_76" to="empty" fromId="76" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_76" to="empty" fromId="76" toId="12">
</dataflow>
<dataflow id="80" from="i_0" to="i" fromId="10" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_81" to="i" fromId="81" toId="13">
</dataflow>
<dataflow id="83" from="icmp_ln7" to="br_ln7" fromId="11" toId="14">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecLoopName" to="specloopname_ln7" fromId="84" toId="15">
</dataflow>
<dataflow id="87" from="p_str" to="specloopname_ln7" fromId="86" toId="15">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="88" toId="16">
</dataflow>
<dataflow id="90" from="p_str" to="tmp" fromId="86" toId="16">
</dataflow>
<dataflow id="91" from="i_0" to="zext_ln11" fromId="10" toId="17">
</dataflow>
<dataflow id="93" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_1" fromId="92" toId="18">
</dataflow>
<dataflow id="94" from="i_0" to="tmp_1" fromId="10" toId="18">
</dataflow>
<dataflow id="96" from="StgValue_95" to="tmp_1" fromId="95" toId="18">
</dataflow>
<dataflow id="97" from="tmp_1" to="zext_ln10" fromId="18" toId="19">
</dataflow>
<dataflow id="98" from="StgValue_66" to="j_0" fromId="66" toId="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="99" from="br_ln10" to="j_0" fromId="20" toId="22">
</dataflow>
<dataflow id="100" from="j" to="j_0" fromId="26" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="br_ln10" to="j_0" fromId="45" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="103" from="StgValue_102" to="sum_0" fromId="102" toId="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="br_ln10" to="sum_0" fromId="20" toId="23">
</dataflow>
<dataflow id="105" from="sum" to="sum_0" fromId="44" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="br_ln10" to="sum_0" fromId="45" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="107" from="j_0" to="icmp_ln10" fromId="22" toId="24">
</dataflow>
<dataflow id="108" from="StgValue_72" to="icmp_ln10" fromId="72" toId="24">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="74" toId="25">
</dataflow>
<dataflow id="110" from="StgValue_76" to="empty_2" fromId="76" toId="25">
</dataflow>
<dataflow id="111" from="StgValue_76" to="empty_2" fromId="76" toId="25">
</dataflow>
<dataflow id="112" from="StgValue_76" to="empty_2" fromId="76" toId="25">
</dataflow>
<dataflow id="113" from="j_0" to="j" fromId="22" toId="26">
</dataflow>
<dataflow id="114" from="StgValue_81" to="j" fromId="81" toId="26">
</dataflow>
<dataflow id="115" from="icmp_ln10" to="br_ln10" fromId="24" toId="27">
</dataflow>
<dataflow id="116" from="j_0" to="zext_ln11_1" fromId="22" toId="28">
</dataflow>
<dataflow id="117" from="j_0" to="zext_ln11_2" fromId="22" toId="29">
</dataflow>
<dataflow id="118" from="zext_ln10" to="add_ln11" fromId="19" toId="30">
</dataflow>
<dataflow id="119" from="zext_ln11_2" to="add_ln11" fromId="29" toId="30">
</dataflow>
<dataflow id="120" from="add_ln11" to="zext_ln11_3" fromId="30" toId="31">
</dataflow>
<dataflow id="121" from="M" to="M_addr" fromId="52" toId="32">
</dataflow>
<dataflow id="123" from="StgValue_122" to="M_addr" fromId="122" toId="32">
</dataflow>
<dataflow id="124" from="zext_ln11_3" to="M_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="125" from="V_In" to="V_In_addr" fromId="53" toId="33">
</dataflow>
<dataflow id="126" from="StgValue_122" to="V_In_addr" fromId="122" toId="33">
</dataflow>
<dataflow id="127" from="zext_ln11_1" to="V_In_addr" fromId="28" toId="33">
</dataflow>
<dataflow id="128" from="V_In_addr" to="V_In_load" fromId="33" toId="34">
</dataflow>
<dataflow id="129" from="M_addr" to="M_load" fromId="32" toId="35">
</dataflow>
<dataflow id="130" from="V_Out" to="V_Out_addr" fromId="54" toId="36">
</dataflow>
<dataflow id="131" from="StgValue_122" to="V_Out_addr" fromId="122" toId="36">
</dataflow>
<dataflow id="132" from="zext_ln11" to="V_Out_addr" fromId="17" toId="36">
</dataflow>
<dataflow id="133" from="sum_0" to="store_ln13" fromId="23" toId="37">
</dataflow>
<dataflow id="134" from="V_Out_addr" to="store_ln13" fromId="36" toId="37">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecRegionEnd" to="empty_3" fromId="135" toId="38">
</dataflow>
<dataflow id="137" from="p_str" to="empty_3" fromId="86" toId="38">
</dataflow>
<dataflow id="138" from="tmp" to="empty_3" fromId="16" toId="38">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecLoopName" to="specloopname_ln10" fromId="84" toId="40">
</dataflow>
<dataflow id="141" from="p_str1" to="specloopname_ln10" fromId="140" toId="40">
</dataflow>
<dataflow id="142" from="V_In_addr" to="V_In_load" fromId="33" toId="41">
</dataflow>
<dataflow id="143" from="M_addr" to="M_load" fromId="32" toId="42">
</dataflow>
<dataflow id="144" from="M_load" to="mul_ln11" fromId="42" toId="43">
</dataflow>
<dataflow id="145" from="V_In_load" to="mul_ln11" fromId="41" toId="43">
</dataflow>
<dataflow id="146" from="sum_0" to="sum" fromId="23" toId="44">
</dataflow>
<dataflow id="147" from="mul_ln11" to="sum" fromId="43" toId="44">
</dataflow>
<dataflow id="148" from="icmp_ln7" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="149" from="icmp_ln10" to="StgValue_3" fromId="24" toId="3">
</dataflow>
</dataflows>


</stg>
