From 806826ffe56a02aa2c152f4483634a031d32d1d2 Mon Sep 17 00:00:00 2001
From: Saydi <truong@ionmobility.com>
Date: Mon, 17 Jun 2024 16:50:49 +0700
Subject: fml build config add riscv

Signed-off-by: Saydi <truong@ionmobility.com>
---
 fml/build_config.h | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/flutter/fml/build_config.h b/flutter/fml/build_config.h
index d42a88e..9ee6e04 100644
--- a/flutter/fml/build_config.h
+++ b/flutter/fml/build_config.h
@@ -93,6 +93,16 @@
 #define FML_ARCH_CPU_ARM64 1
 #define FML_ARCH_CPU_64_BITS 1
 #define FML_ARCH_CPU_LITTLE_ENDIAN 1
+#elif defined(__riscv)
+#define FML_ARCH_CPU_RISC_FAMILY 1
+#if (__riscv_xlen == 32)
+#define FML_ARCH_CPU_RISCV32 1
+#define FML_ARCH_CPU_32_BITS 1
+#elif (__riscv_xlen == 64)
+#define FML_ARCH_CPU_RISCV64 1
+#define FML_ARCH_CPU_64_BITS 1
+#endif
+#define FML_ARCH_CPU_LITTLE_ENDIAN 1
 #elif defined(__pnacl__)
 #define FML_ARCH_CPU_32_BITS 1
 #define FML_ARCH_CPU_LITTLE_ENDIAN 1
-- 
2.25.1

