{"children":[{"children":[{"data":[474980,949960,2768,1047,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[28084,38336,104,0,0],"details":[{"text":"Global interconnect for 20 global loads and 12 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 20 global loads and 12 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[1083,1641,3,0,51],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 19 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'c' (hpl_torus_PCIE_replicated_intel.cl:796)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 7 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'i' (hpl_torus_PCIE_replicated_intel.cl:852)","type":"resource"},{"data":[16,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 4 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'ii' (hpl_torus_PCIE_replicated_intel.cl:853)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 7 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'j' (hpl_torus_PCIE_replicated_intel.cl:854)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:726 (a_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:727 (top_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:728 (left_buffer)","type":"resource"},{"children":[{"count":6,"data":[756,8938,4,0,29],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[820,8938,4,0,29],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":739}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":739}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":739}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":739}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":739}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":739}]],"name":"hpl_torus_PCIE_replicated_intel.cl:739","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"7-bit Select","type":"resource"}],"data":[75,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":734}]],"name":"hpl_torus_PCIE_replicated_intel.cl:734","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":735}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":735}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":735}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":735}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":735}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":735}]],"name":"4-bit Select","type":"resource"}],"data":[86,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":735}]],"name":"hpl_torus_PCIE_replicated_intel.cl:735","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":736}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":736}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":736}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":736}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":736}]],"name":"7-bit Select","type":"resource"}],"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":736}]],"name":"hpl_torus_PCIE_replicated_intel.cl:736","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":743}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":743}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":743}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":743}]],"name":"hpl_torus_PCIE_replicated_intel.cl:743","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":747}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":747}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":747}]],"name":"hpl_torus_PCIE_replicated_intel.cl:747","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":796}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[19,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":796}]],"name":"19-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":796}]],"name":"19-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":796}]],"name":"32-bit Integer Add","type":"resource"}],"data":[58,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":796}]],"name":"hpl_torus_PCIE_replicated_intel.cl:796","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":809}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":809}]],"name":"hpl_torus_PCIE_replicated_intel.cl:809","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":817}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":817}]],"name":"hpl_torus_PCIE_replicated_intel.cl:817","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":830}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":830}]],"name":"hpl_torus_PCIE_replicated_intel.cl:830","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":840}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":840}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":840}]],"name":"Store","type":"resource"}],"data":[1068,2081,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":840}]],"name":"hpl_torus_PCIE_replicated_intel.cl:840","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":852}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":852}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":852}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":852}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":852}]],"name":"hpl_torus_PCIE_replicated_intel.cl:852","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":857}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":857}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":857}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":857}]],"name":"Store","type":"resource"}],"data":[638,2747,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":857}]],"name":"hpl_torus_PCIE_replicated_intel.cl:857","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":853}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":853}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":853}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":853}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[38,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":853}]],"name":"hpl_torus_PCIE_replicated_intel.cl:853","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":854}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":854}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":854}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":854}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":854}]],"name":"hpl_torus_PCIE_replicated_intel.cl:854","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9594,32210,1299,579,125],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":726}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm0","total_kernel_resources":[9594,32210,1299,579,125],"total_percent":[1.49491,0.648041,0.862965,11.0827,10.0521],"type":"function"},{"children":[{"data":[1083,1641,3,0,51],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 19 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'c' (hpl_torus_PCIE_replicated_intel.cl:949)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 7 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'i' (hpl_torus_PCIE_replicated_intel.cl:1005)","type":"resource"},{"data":[16,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 4 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'ii' (hpl_torus_PCIE_replicated_intel.cl:1006)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 7 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'j' (hpl_torus_PCIE_replicated_intel.cl:1007)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:879 (a_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:880 (top_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:881 (left_buffer)","type":"resource"},{"children":[{"count":6,"data":[756,8938,4,0,29],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[820,8938,4,0,29],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":892}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":892}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":892}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":892}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":892}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":892}]],"name":"hpl_torus_PCIE_replicated_intel.cl:892","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"7-bit Select","type":"resource"}],"data":[75,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":887}]],"name":"hpl_torus_PCIE_replicated_intel.cl:887","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":888}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":888}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":888}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":888}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":888}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":888}]],"name":"4-bit Select","type":"resource"}],"data":[86,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":888}]],"name":"hpl_torus_PCIE_replicated_intel.cl:888","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":889}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":889}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":889}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":889}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":889}]],"name":"7-bit Select","type":"resource"}],"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":889}]],"name":"hpl_torus_PCIE_replicated_intel.cl:889","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":896}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":896}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":896}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":896}]],"name":"hpl_torus_PCIE_replicated_intel.cl:896","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":900}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":900}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":900}]],"name":"hpl_torus_PCIE_replicated_intel.cl:900","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":949}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[19,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":949}]],"name":"19-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":949}]],"name":"19-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":949}]],"name":"32-bit Integer Add","type":"resource"}],"data":[58,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":949}]],"name":"hpl_torus_PCIE_replicated_intel.cl:949","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":962}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":962}]],"name":"hpl_torus_PCIE_replicated_intel.cl:962","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":970}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":970}]],"name":"hpl_torus_PCIE_replicated_intel.cl:970","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":983}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":983}]],"name":"hpl_torus_PCIE_replicated_intel.cl:983","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":993}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":993}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":993}]],"name":"Store","type":"resource"}],"data":[1068,2081,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":993}]],"name":"hpl_torus_PCIE_replicated_intel.cl:993","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1005}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1005}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1005}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1005}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1005}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1005","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1010}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1010}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1010}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1010}]],"name":"Store","type":"resource"}],"data":[638,2747,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1010}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1010","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1006}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1006}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1006}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1006}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[38,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1006}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1006","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1007}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1007}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1007}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1007}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1007}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1007","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9594,32210,1299,579,125],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":879}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm1","total_kernel_resources":[9594,32210,1299,579,125],"total_percent":[1.49491,0.648041,0.862965,11.0827,10.0521],"type":"function"},{"children":[{"data":[1083,1641,3,0,51],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 19 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'c' (hpl_torus_PCIE_replicated_intel.cl:1102)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 7 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'i' (hpl_torus_PCIE_replicated_intel.cl:1158)","type":"resource"},{"data":[16,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 4 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'ii' (hpl_torus_PCIE_replicated_intel.cl:1159)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 7 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'j' (hpl_torus_PCIE_replicated_intel.cl:1160)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1032 (a_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1033 (top_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1034 (left_buffer)","type":"resource"},{"children":[{"count":6,"data":[756,8938,4,0,29],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[820,8938,4,0,29],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1045}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1045}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1045}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1045}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1045}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1045}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1045","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"7-bit Select","type":"resource"}],"data":[75,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1040}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1040","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1041}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1041}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1041}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1041}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1041}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1041}]],"name":"4-bit Select","type":"resource"}],"data":[86,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1041}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1041","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1042}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1042}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1042}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1042}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1042}]],"name":"7-bit Select","type":"resource"}],"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1042}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1042","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1049}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1049}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1049}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1049}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1049","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1053}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1053}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1053}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1053","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1102}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[19,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1102}]],"name":"19-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1102}]],"name":"19-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1102}]],"name":"32-bit Integer Add","type":"resource"}],"data":[58,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1102}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1102","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1115}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1115}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1115","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1123}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1123}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1123","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1136}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1136}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1136","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1146}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1146}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1146}]],"name":"Store","type":"resource"}],"data":[1068,2081,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1146}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1146","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1158}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1158}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1158}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1158}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1158}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1158","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1163}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1163}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1163}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1163}]],"name":"Store","type":"resource"}],"data":[638,2747,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1163}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1163","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1159}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1159}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1159}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1159}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[38,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1159}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1159","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1160}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1160}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1160}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1160}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1160}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1160","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9594,32210,1299,579,125],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1032}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm2","total_kernel_resources":[9594,32210,1299,579,125],"total_percent":[1.49491,0.648041,0.862965,11.0827,10.0521],"type":"function"},{"children":[{"data":[1083,1641,3,0,51],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 19 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'c' (hpl_torus_PCIE_replicated_intel.cl:1255)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 7 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'i' (hpl_torus_PCIE_replicated_intel.cl:1311)","type":"resource"},{"data":[16,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 4 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'ii' (hpl_torus_PCIE_replicated_intel.cl:1312)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 7 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'j' (hpl_torus_PCIE_replicated_intel.cl:1313)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1185 (a_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1186 (top_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1187 (left_buffer)","type":"resource"},{"children":[{"count":6,"data":[756,8938,4,0,29],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[820,8938,4,0,29],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1198}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1198}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1198}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1198}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1198}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1198}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1198","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"7-bit Select","type":"resource"}],"data":[75,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1193}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1193","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1194}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1194}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1194}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1194}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1194}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1194}]],"name":"4-bit Select","type":"resource"}],"data":[86,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1194}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1194","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1195}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1195}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1195}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1195}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1195}]],"name":"7-bit Select","type":"resource"}],"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1195}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1195","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1202}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1202}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1202}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1202}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1202","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1206}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1206}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1206}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1206","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1255}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[19,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1255}]],"name":"19-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1255}]],"name":"19-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1255}]],"name":"32-bit Integer Add","type":"resource"}],"data":[58,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1255}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1255","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1268}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1268}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1268","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1276}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1276}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1276","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1289}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1289}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1289","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1299}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1299}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1299}]],"name":"Store","type":"resource"}],"data":[1068,2081,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1299}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1299","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1311}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1311}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1311}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1311}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1311}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1311","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1316}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1316}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1316}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1316}]],"name":"Store","type":"resource"}],"data":[638,2747,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1316}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1316","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1312}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1312}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1312}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1312}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[38,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1312}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1312","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1313}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1313}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1313}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1313}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1313}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1313","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9594,32210,1299,579,125],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1185}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm3","total_kernel_resources":[9594,32210,1299,579,125],"total_percent":[1.49491,0.648041,0.862965,11.0827,10.0521],"type":"function"},{"children":[{"data":[1083,1641,3,0,51],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 19 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'c' (hpl_torus_PCIE_replicated_intel.cl:1408)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 7 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'i' (hpl_torus_PCIE_replicated_intel.cl:1464)","type":"resource"},{"data":[16,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 4 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'ii' (hpl_torus_PCIE_replicated_intel.cl:1465)","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 7 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'j' (hpl_torus_PCIE_replicated_intel.cl:1466)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1338 (a_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1339 (top_buffer)","type":"resource"},{"data":[0,0,410,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:1340 (left_buffer)","type":"resource"},{"children":[{"count":6,"data":[756,8938,4,0,29],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[820,8938,4,0,29],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1351}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1351}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1351}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1351}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1351}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1351}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1351","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"7-bit Select","type":"resource"}],"data":[75,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1346}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1346","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1347}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1347}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1347}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1347}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1347}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1347}]],"name":"4-bit Select","type":"resource"}],"data":[86,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1347}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1347","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1348}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1348}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1348}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1348}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1348}]],"name":"7-bit Select","type":"resource"}],"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1348}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1348","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1355}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1355}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1355}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1355}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1355","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1359}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1359}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1359}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1359","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1408}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[19,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1408}]],"name":"19-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1408}]],"name":"19-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1408}]],"name":"32-bit Integer Add","type":"resource"}],"data":[58,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1408}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1408","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1421}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1421}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1421","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1429}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1429}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1429","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1442}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,4096,0,512,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1442}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1442","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1452}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1452}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1452}]],"name":"Store","type":"resource"}],"data":[1068,2081,0,64,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1452}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1452","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1464}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1464}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1464}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1464}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1464}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1464","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1469}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1469}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1469}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1469}]],"name":"Store","type":"resource"}],"data":[638,2747,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1469}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1469","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1465}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1465}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1465}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1465}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[38,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1465}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1465","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1466}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1466}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1466}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1466}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1466}]],"name":"hpl_torus_PCIE_replicated_intel.cl:1466","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9594,32210,1299,579,125],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":1338}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm4","total_kernel_resources":[9594,32210,1299,579,125],"total_percent":[1.49491,0.648041,0.862965,11.0827,10.0521],"type":"function"},{"children":[{"data":[1029,1744,0,0,39],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,80,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 8","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 8 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'col' (hpl_torus_PCIE_replicated_intel.cl:625)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 11 reads and 3 writes. ","type":"text"},{"text":"Banked on bit 5 into 2 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"16384 words","Bank width":"256 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":"2 (banked on bit 5)","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:599 (a_buffer)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"128 words","Bank width":"128 bits","Implemented size":"2048 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n2048B requested,\n2048B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:622 (current_lu_row)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"128 words","Bank width":"128 bits","Implemented size":"2048 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n2048B requested,\n2048B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:623 (current_col)","type":"resource"},{"children":[{"count":8,"data":[384,7588,5,0,19],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[448,7588,5,0,19],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"8-bit Select","type":"resource"}],"data":[78,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":686}]],"name":"hpl_torus_PCIE_replicated_intel.cl:686","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":687}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":687}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":687}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":687}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":687}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":687}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":687}]],"name":"hpl_torus_PCIE_replicated_intel.cl:687","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":688}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":688}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":688}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":688}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":688}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":688}]],"name":"hpl_torus_PCIE_replicated_intel.cl:688","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[94,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":691}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":691}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":691}]],"name":"Load","type":"resource"},{"count":1,"data":[355,2260,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":691}]],"name":"Store","type":"resource"}],"data":[578,2443,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":691}]],"name":"hpl_torus_PCIE_replicated_intel.cl:691","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"8-bit Select","type":"resource"}],"data":[78,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":699}]],"name":"hpl_torus_PCIE_replicated_intel.cl:699","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":700}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":700}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":700}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":700}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":700}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":700}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":700}]],"name":"hpl_torus_PCIE_replicated_intel.cl:700","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":701}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":701}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":701}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":701}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":701}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":701}]],"name":"hpl_torus_PCIE_replicated_intel.cl:701","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":704}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[104,164,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":704}]],"name":"Load","type":"resource"},{"count":1,"data":[355,2260,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":704}]],"name":"Store","type":"resource"}],"data":[521,2424,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":704}]],"name":"hpl_torus_PCIE_replicated_intel.cl:704","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":608}]],"name":"State","type":"resource"},{"count":3,"data":[92,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":608}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":608}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[504,2098,15,0,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":608}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":608}]],"name":"Store","type":"resource"}],"data":[685,2191,15,1.5,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":608}]],"name":"hpl_torus_PCIE_replicated_intel.cl:608","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"8-bit Select","type":"resource"}],"data":[78,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":603}]],"name":"hpl_torus_PCIE_replicated_intel.cl:603","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":604}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":604}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":604}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":604}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":604}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":604}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":604}]],"name":"hpl_torus_PCIE_replicated_intel.cl:604","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":605}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":605}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":605}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":605}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":605}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":605}]],"name":"hpl_torus_PCIE_replicated_intel.cl:605","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0,64,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":617}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":617}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":617}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":617}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[83,65,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":617}]],"name":"hpl_torus_PCIE_replicated_intel.cl:617","type":"resource"},{"children":[{"count":1,"data":[0,63,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":619}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":619}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":619}]],"name":"33-bit Integer Add","type":"resource"}],"data":[65,63,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":619}]],"name":"hpl_torus_PCIE_replicated_intel.cl:619","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":625}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":625}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":625}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":625}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":625}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[45,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":625}]],"name":"hpl_torus_PCIE_replicated_intel.cl:625","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[104,164,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":630}]],"name":"Load","type":"resource"}],"data":[104,164,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":630}]],"name":"hpl_torus_PCIE_replicated_intel.cl:630","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":637}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":637}]],"name":"hpl_torus_PCIE_replicated_intel.cl:637","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":643}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":643}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":643}]],"name":"hpl_torus_PCIE_replicated_intel.cl:643","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":647}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":647}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2098,15,0,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":647}]],"name":"Load","type":"resource"}],"data":[592,2098,15,0,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":647}]],"name":"hpl_torus_PCIE_replicated_intel.cl:647","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":651}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[48,3,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":651}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[78,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":651}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":651}]],"name":"Store","type":"resource"}],"data":[163,27,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":651}]],"name":"hpl_torus_PCIE_replicated_intel.cl:651","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"33-bit Select","type":"resource"}],"data":[158,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":660}]],"name":"hpl_torus_PCIE_replicated_intel.cl:660","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":667}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":667}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":667}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":667}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":667}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":667}]],"name":"hpl_torus_PCIE_replicated_intel.cl:667","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":671}]],"name":"Load","type":"resource"}],"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":671}]],"name":"hpl_torus_PCIE_replicated_intel.cl:671","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":677}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[0,0,0,16,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":677}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":3,"data":[350,667,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":677}]],"name":"Load","type":"resource"},{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":677}]],"name":"Store","type":"resource"}],"data":[450,715,0,16,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":677}]],"name":"hpl_torus_PCIE_replicated_intel.cl:677","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7313,21236,589,19,78],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":599}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"left_update","total_kernel_resources":[7313,21236,589,19,78],"total_percent":[1.02617,0.475448,0.568951,5.02517,0.329861],"type":"function"},{"children":[{"data":[1807,2253,4,0,42],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[32,70,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 3 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'j' (hpl_torus_PCIE_replicated_intel.cl:77)","type":"resource"},{"data":[128,1024,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32","type":"text"},{"text":"Register,\n16 regs, 32 width","type":"brief"}],"name":"Private Variable: \n - 'lu_a_buffer_out' (hpl_torus_PCIE_replicated_intel.cl:260)","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'tj' (hpl_torus_PCIE_replicated_intel.cl:286)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 12 reads and 7 writes. ","type":"text"},{"text":"Banked on bit 5 into 2 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"16384 words","Bank width":"256 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":"2 (banked on bit 5)","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:221 (a_buffer)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","Bank depth":"128 words","Bank width":"128 bits","Implemented size":"2048 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n2048B requested,\n2048B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:226 (top_buffer)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","Bank depth":"128 words","Bank width":"128 bits","Implemented size":"2048 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n2048B requested,\n2048B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:227 (left_buffer)","type":"resource"},{"children":[{"count":11,"data":[1117,12456,3,0,168],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[288,96,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.case","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"}],"data":[1470,12552,3,0,168],"name":"No Source Line","type":"resource"},{"children":[{"count":2,"data":[0,64,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":245}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":245}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":245}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":245}]],"name":"32-bit Select","type":"resource"}],"data":[83,65,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":245}]],"name":"hpl_torus_PCIE_replicated_intel.cl:245","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"8-bit Select","type":"resource"}],"data":[79,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":413}]],"name":"hpl_torus_PCIE_replicated_intel.cl:413","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":414}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":414}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":414}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":414}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":414}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":414}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":414}]],"name":"hpl_torus_PCIE_replicated_intel.cl:414","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":415}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":415}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":415}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":415}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":415}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":415}]],"name":"hpl_torus_PCIE_replicated_intel.cl:415","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[94,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":418}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":418}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":418}]],"name":"Load","type":"resource"},{"count":1,"data":[355,2260,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":418}]],"name":"Store","type":"resource"}],"data":[578,2443,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":418}]],"name":"hpl_torus_PCIE_replicated_intel.cl:418","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"8-bit Select","type":"resource"}],"data":[78,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":425}]],"name":"hpl_torus_PCIE_replicated_intel.cl:425","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":426}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":426}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":426}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":426}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":426}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":426}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":426}]],"name":"hpl_torus_PCIE_replicated_intel.cl:426","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":427}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":427}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":427}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":427}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":427}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":427}]],"name":"hpl_torus_PCIE_replicated_intel.cl:427","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":430}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[104,164,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":430}]],"name":"Load","type":"resource"},{"count":1,"data":[355,2260,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":430}]],"name":"Store","type":"resource"}],"data":[521,2424,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":430}]],"name":"hpl_torus_PCIE_replicated_intel.cl:430","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"8-bit Select","type":"resource"}],"data":[79,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":436}]],"name":"hpl_torus_PCIE_replicated_intel.cl:436","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":437}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":437}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":437}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":437}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":437}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":437}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":437}]],"name":"hpl_torus_PCIE_replicated_intel.cl:437","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":438}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":438}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":438}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":438}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":438}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":438}]],"name":"hpl_torus_PCIE_replicated_intel.cl:438","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":441}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":441}]],"name":"Load","type":"resource"},{"count":1,"data":[355,2260,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":441}]],"name":"Store","type":"resource"}],"data":[491,2397,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":441}]],"name":"hpl_torus_PCIE_replicated_intel.cl:441","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":236}]],"name":"State","type":"resource"},{"count":3,"data":[92,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":236}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":236}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[504,2098,15,0,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":236}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":236}]],"name":"Store","type":"resource"}],"data":[685,2191,15,1.5,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":236}]],"name":"hpl_torus_PCIE_replicated_intel.cl:236","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"8-bit Select","type":"resource"}],"data":[78,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":231}]],"name":"hpl_torus_PCIE_replicated_intel.cl:231","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":232}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":232}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":232}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":232}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":232}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":232}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":232}]],"name":"hpl_torus_PCIE_replicated_intel.cl:232","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":233}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":233}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":233}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":233}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":233}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":233}]],"name":"hpl_torus_PCIE_replicated_intel.cl:233","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,63,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":247}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":247}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":247}]],"name":"33-bit Integer Add","type":"resource"}],"data":[65,63,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":247}]],"name":"hpl_torus_PCIE_replicated_intel.cl:247","type":"resource"},{"children":[{"count":1,"data":[0,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":248}]],"name":"State","type":"resource"},{"count":1,"data":[3.66667,0.333333,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":248}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[3.66667,2.333333,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":248}]],"name":"hpl_torus_PCIE_replicated_intel.cl:248","type":"resource"},{"children":[{"count":1,"data":[0,149,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":256}]],"name":"State","type":"resource"},{"count":2,"data":[276,530,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":256}]],"name":"Load","type":"resource"}],"data":[276,679,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":256}]],"name":"hpl_torus_PCIE_replicated_intel.cl:256","type":"resource"},{"children":[{"count":1,"data":[0,96,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":260}]],"name":"State","type":"resource"},{"count":15,"data":[78,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":260}]],"name":"32-bit Select","type":"resource"}],"data":[78,96,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":260}]],"name":"hpl_torus_PCIE_replicated_intel.cl:260","type":"resource"},{"children":[{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Integer Compare","type":"resource"},{"count":12,"data":[336,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[256,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"llvm.fpga.case","type":"resource"}],"data":[594,258,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":58}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:58","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,104,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"State","type":"resource"},{"count":24,"data":[238.5,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[528,682,3,2.5,4],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"Floating-point Divide","type":"resource"},{"count":1,"data":[64,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"llvm.fpga.case","type":"resource"}],"data":[830.5,946,3,2.5,4],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":62}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:62","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"State","type":"resource"},{"count":3,"data":[37,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[78,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"Hardened Floating-point Multiply","type":"resource"}],"data":[115,3,0,1,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":67}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:67","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,208,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"State","type":"resource"},{"count":3,"data":[3,3,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Integer Compare","type":"resource"},{"count":43,"data":[311,64,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[0,0,0,3,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":4,"data":[256,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"llvm.fpga.case","type":"resource"}],"data":[605,404,0,3,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":84}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:84","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,104,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"State","type":"resource"},{"count":20,"data":[116.5,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Select","type":"resource"}],"data":[116.5,136,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":90}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:90","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,0,0,2,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"Hardened Floating-point Multiply","type":"resource"}],"data":[0,0,0,2,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":68}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:68","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[25.6667,2.33333,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[62.6667,2.33333,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":77}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:77","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[22,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[96,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"llvm.fpga.case","type":"resource"}],"data":[118,34,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":78}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:78","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3.66667,0.333333,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[3.66667,0.333333,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":81}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:81","replace_name":true,"type":"resource"}],"data":[2445.33337,1783.666663,3,8.5,4],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":264}]],"name":"hpl_torus_PCIE_replicated_intel.cl:264","type":"resource"},{"children":[{"count":1,"data":[0,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":274}]],"name":"State","type":"resource"},{"count":4,"data":[256,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":274}]],"name":"llvm.fpga.case","type":"resource"}],"data":[256,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":274}]],"name":"hpl_torus_PCIE_replicated_intel.cl:274","type":"resource"},{"children":[{"count":1,"data":[0,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":278}]],"name":"State","type":"resource"},{"count":4,"data":[256,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":278}]],"name":"llvm.fpga.case","type":"resource"}],"data":[256,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":278}]],"name":"hpl_torus_PCIE_replicated_intel.cl:278","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":283}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":283}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":283}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":283}]],"name":"1-bit Or","type":"resource"}],"data":[40.5,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":283}]],"name":"hpl_torus_PCIE_replicated_intel.cl:283","type":"resource"},{"children":[{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":269}]],"name":"Store","type":"resource"}],"data":[68,48,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":269}]],"name":"hpl_torus_PCIE_replicated_intel.cl:269","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[0,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"State","type":"resource"},{"count":2,"data":[22,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[128,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"32-bit Select","type":"resource"}],"data":[150,132,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":175}]],"name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:175","replace_name":true,"type":"resource"},{"children":[{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[256,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"llvm.fpga.case","type":"resource"}],"data":[464,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":150}]],"name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:150","replace_name":true,"type":"resource"},{"children":[{"count":12,"data":[0,0,0,12,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,12,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":167}]],"name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:167","replace_name":true,"type":"resource"},{"children":[{"count":12,"data":[312,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"32-bit Select","type":"resource"}],"data":[312,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":181}]],"name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:181","replace_name":true,"type":"resource"}],"data":[926,132,0,12,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":311}]],"name":"hpl_torus_PCIE_replicated_intel.cl:311","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":286}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":286}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":286}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":286}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":286}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":286}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[48,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":286}]],"name":"hpl_torus_PCIE_replicated_intel.cl:286","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":291}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":291}]],"name":"hpl_torus_PCIE_replicated_intel.cl:291","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[276,530,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":306}]],"name":"Load","type":"resource"}],"data":[276,530,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":306}]],"name":"hpl_torus_PCIE_replicated_intel.cl:306","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":320}]],"name":"Store","type":"resource"},{"count":4,"data":[256,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":320}]],"name":"llvm.fpga.case","type":"resource"}],"data":[290,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":320}]],"name":"hpl_torus_PCIE_replicated_intel.cl:320","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":326}]],"name":"Store","type":"resource"}],"data":[68,48,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":326}]],"name":"hpl_torus_PCIE_replicated_intel.cl:326","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[4.5,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"33-bit Select","type":"resource"}],"data":[162.5,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":341}]],"name":"hpl_torus_PCIE_replicated_intel.cl:341","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":345}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":345}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":345}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":345}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":345}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":345}]],"name":"8-bit Select","type":"resource"}],"data":[64,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":345}]],"name":"hpl_torus_PCIE_replicated_intel.cl:345","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":348}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":348}]],"name":"hpl_torus_PCIE_replicated_intel.cl:348","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":352}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[46,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":352}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[47,3,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":352}]],"name":"hpl_torus_PCIE_replicated_intel.cl:352","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[104,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":368}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":368}]],"name":"Load","type":"resource"}],"data":[178,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":368}]],"name":"hpl_torus_PCIE_replicated_intel.cl:368","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[276,530,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":376}]],"name":"Load","type":"resource"}],"data":[276,530,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":376}]],"name":"hpl_torus_PCIE_replicated_intel.cl:376","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":382}]],"name":"Load","type":"resource"}],"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":382}]],"name":"hpl_torus_PCIE_replicated_intel.cl:382","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":12,"data":[336,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[256,128,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"llvm.fpga.case","type":"resource"}],"data":[592,256,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":150}]],"name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:150","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[0,0,0,4,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"Hardened Floating-point Multiply","type":"resource"},{"count":1,"data":[64,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"llvm.fpga.case","type":"resource"}],"data":[64,32,0,4,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":156}]],"name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:156","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"1-bit And","type":"resource"},{"count":16,"data":[512,512,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"32-bit Select","type":"resource"},{"count":16,"data":[0,0,0,16,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[513,512,0,16,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":167}]],"name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:167","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[110,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"32-bit Select","type":"resource"}],"data":[110,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":174}]],"name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:174","replace_name":true,"type":"resource"},{"children":[{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"32-bit Select","type":"resource"}],"data":[208,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385},{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":181}]],"name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:181","replace_name":true,"type":"resource"}],"data":[1487,832,0,20,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":385}]],"name":"hpl_torus_PCIE_replicated_intel.cl:385","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":395}]],"name":"Store","type":"resource"},{"count":4,"data":[256,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":395}]],"name":"llvm.fpga.case","type":"resource"}],"data":[290,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":395}]],"name":"hpl_torus_PCIE_replicated_intel.cl:395","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":402}]],"name":"Store","type":"resource"}],"data":[68,48,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":402}]],"name":"hpl_torus_PCIE_replicated_intel.cl:402","replace_name":"true","type":"resource"}],"compute_units":1,"data":[15994.00004,32334.999996,596,43.5,227],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":77}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"lu","total_kernel_resources":[15994,32335,596,43.5,227],"total_percent":[1.87939,1.10029,0.866314,5.08489,0.763889],"type":"function"},{"children":[{"data":[1025,1713,0,0,39],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,80,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 8","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 8 width,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'col' (hpl_torus_PCIE_replicated_intel.cl:491)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'current_scale' (hpl_torus_PCIE_replicated_intel.cl:489)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 4 reads and 3 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"16384 words","Bank width":"512 bits","Implemented size":"1048576 bytes","Local memory":"Stall-Free","Number of banks":1,"Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n1048576B requested,\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:463 (a_buffer)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"128 words","Bank width":"128 bits","Implemented size":"2048 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n2048B requested,\n2048B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:487 (current_lu_col)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"128 words","Bank width":"128 bits","Implemented size":"2048 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n2048B requested,\n2048B implemented.","type":"brief"}],"name":"hpl_torus_PCIE_replicated_intel.cl:488 (current_row)","type":"resource"},{"children":[{"count":8,"data":[393,5018,5,0,21],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[457,5018,5,0,21],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"8-bit Select","type":"resource"}],"data":[79,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":560}]],"name":"hpl_torus_PCIE_replicated_intel.cl:560","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":561}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":561}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":561}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":561}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":561}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":561}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":561}]],"name":"hpl_torus_PCIE_replicated_intel.cl:561","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":562}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":562}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":562}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":562}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":562}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":562}]],"name":"hpl_torus_PCIE_replicated_intel.cl:562","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[94,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":565}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":565}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":565}]],"name":"Load","type":"resource"},{"count":1,"data":[355,2260,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":565}]],"name":"Store","type":"resource"}],"data":[578,2443,17,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":565}]],"name":"hpl_torus_PCIE_replicated_intel.cl:565","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"8-bit Select","type":"resource"}],"data":[79,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":572}]],"name":"hpl_torus_PCIE_replicated_intel.cl:572","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":573}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":573}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":573}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":573}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":573}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":573}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":573}]],"name":"hpl_torus_PCIE_replicated_intel.cl:573","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":574}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":574}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":574}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":574}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":574}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":574}]],"name":"hpl_torus_PCIE_replicated_intel.cl:574","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":577}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":577}]],"name":"Load","type":"resource"},{"count":1,"data":[355,2260,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":577}]],"name":"Store","type":"resource"}],"data":[491,2397,17,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":577}]],"name":"hpl_torus_PCIE_replicated_intel.cl:577","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,23,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":473}]],"name":"State","type":"resource"},{"count":3,"data":[92,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":473}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":473}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[504,2098,15,0,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":473}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":473}]],"name":"Store","type":"resource"}],"data":[685,2191,15,1.5,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":473}]],"name":"hpl_torus_PCIE_replicated_intel.cl:473","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"8-bit Select","type":"resource"}],"data":[78,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":468}]],"name":"hpl_torus_PCIE_replicated_intel.cl:468","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":469}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":469}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":469}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":469}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":469}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":469}]],"name":"32-bit Select","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":469}]],"name":"hpl_torus_PCIE_replicated_intel.cl:469","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":470}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":470}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":470}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":470}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":470}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":470}]],"name":"hpl_torus_PCIE_replicated_intel.cl:470","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0,64,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":482}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":482}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":482}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":482}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[83,65,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":482}]],"name":"hpl_torus_PCIE_replicated_intel.cl:482","type":"resource"},{"children":[{"count":1,"data":[0,63,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":484}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":484}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":484}]],"name":"33-bit Integer Add","type":"resource"}],"data":[65,63,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":484}]],"name":"hpl_torus_PCIE_replicated_intel.cl:484","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":491}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":491}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":491}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":491}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[44,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":491}]],"name":"hpl_torus_PCIE_replicated_intel.cl:491","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":499}]],"name":"Load","type":"resource"}],"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":499}]],"name":"hpl_torus_PCIE_replicated_intel.cl:499","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":503}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":503}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":503}]],"name":"hpl_torus_PCIE_replicated_intel.cl:503","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[62,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":507}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[504,2098,15,0,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":507}]],"name":"Load","type":"resource"}],"data":[566,2098,15,0,7],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":507}]],"name":"hpl_torus_PCIE_replicated_intel.cl:507","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":509}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":509}]],"name":"hpl_torus_PCIE_replicated_intel.cl:509","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":510}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":510}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[64,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":510}]],"name":"llvm.fpga.case","type":"resource"}],"data":[91,32,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":510}]],"name":"hpl_torus_PCIE_replicated_intel.cl:510","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":514}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[48,3,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":514}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[104,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":514}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":514}]],"name":"Store","type":"resource"}],"data":[189,27,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":514}]],"name":"hpl_torus_PCIE_replicated_intel.cl:514","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[0,0,0,4,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":521}]],"name":"Hardened Floating-point Multiply","type":"resource"}],"data":[0,0,0,4,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":521}]],"name":"hpl_torus_PCIE_replicated_intel.cl:521","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":526}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":526}]],"name":"hpl_torus_PCIE_replicated_intel.cl:526","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":532}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":532}]],"name":"hpl_torus_PCIE_replicated_intel.cl:532","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"33-bit Select","type":"resource"}],"data":[159,2,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":538}]],"name":"hpl_torus_PCIE_replicated_intel.cl:538","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":541}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":541}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":541}]],"name":"8-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":541}]],"name":"8-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":541}]],"name":"8-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":541}]],"name":"hpl_torus_PCIE_replicated_intel.cl:541","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":545}]],"name":"Load","type":"resource"}],"data":[74,137,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":545}]],"name":"hpl_torus_PCIE_replicated_intel.cl:545","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":551}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[0,0,0,16,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":551}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":2,"data":[340,658,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":551}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":551}]],"name":"Store","type":"resource"}],"data":[406,682,0,16,0],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":551}]],"name":"hpl_torus_PCIE_replicated_intel.cl:551","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7360,18670,589,23,80],"debug":[[{"filename":"hpl_torus_PCIE_replicated_intel.cl","line":463}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"top_update","total_kernel_resources":[7360,18670,589,23,80],"total_percent":[0.954476,0.48011,0.500204,5.02517,0.399306],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[106723.00004,271697.999996,8375,2980.5,1010],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[581703,1221658,11143,4028,1010],"total_percent":[63.1598,32.2522,32.7305,95.0687,69.9306],"type":"module"}