// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_4 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_342_p2;
reg   [0:0] icmp_ln86_reg_1155;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_105_fu_348_p2;
reg   [0:0] icmp_ln86_105_reg_1162;
wire   [0:0] icmp_ln86_106_fu_354_p2;
reg   [0:0] icmp_ln86_106_reg_1167;
wire   [0:0] icmp_ln86_107_fu_360_p2;
reg   [0:0] icmp_ln86_107_reg_1173;
wire   [0:0] icmp_ln86_108_fu_366_p2;
reg   [0:0] icmp_ln86_108_reg_1179;
reg   [0:0] icmp_ln86_108_reg_1179_pp0_iter1_reg;
wire   [0:0] icmp_ln86_109_fu_372_p2;
reg   [0:0] icmp_ln86_109_reg_1185;
wire   [0:0] icmp_ln86_110_fu_378_p2;
reg   [0:0] icmp_ln86_110_reg_1190;
reg   [0:0] icmp_ln86_110_reg_1190_pp0_iter1_reg;
reg   [0:0] icmp_ln86_110_reg_1190_pp0_iter2_reg;
wire   [0:0] icmp_ln86_111_fu_384_p2;
reg   [0:0] icmp_ln86_111_reg_1196;
reg   [0:0] icmp_ln86_111_reg_1196_pp0_iter1_reg;
wire   [0:0] icmp_ln86_112_fu_390_p2;
reg   [0:0] icmp_ln86_112_reg_1202;
reg   [0:0] icmp_ln86_112_reg_1202_pp0_iter1_reg;
wire   [0:0] icmp_ln86_113_fu_396_p2;
reg   [0:0] icmp_ln86_113_reg_1208;
reg   [0:0] icmp_ln86_113_reg_1208_pp0_iter1_reg;
reg   [0:0] icmp_ln86_113_reg_1208_pp0_iter2_reg;
wire   [0:0] icmp_ln86_114_fu_402_p2;
reg   [0:0] icmp_ln86_114_reg_1214;
reg   [0:0] icmp_ln86_114_reg_1214_pp0_iter1_reg;
reg   [0:0] icmp_ln86_114_reg_1214_pp0_iter2_reg;
reg   [0:0] icmp_ln86_114_reg_1214_pp0_iter3_reg;
wire   [0:0] icmp_ln86_115_fu_408_p2;
reg   [0:0] icmp_ln86_115_reg_1220;
reg   [0:0] icmp_ln86_115_reg_1220_pp0_iter1_reg;
reg   [0:0] icmp_ln86_115_reg_1220_pp0_iter2_reg;
reg   [0:0] icmp_ln86_115_reg_1220_pp0_iter3_reg;
wire   [0:0] icmp_ln86_116_fu_414_p2;
reg   [0:0] icmp_ln86_116_reg_1226;
reg   [0:0] icmp_ln86_116_reg_1226_pp0_iter1_reg;
reg   [0:0] icmp_ln86_116_reg_1226_pp0_iter2_reg;
reg   [0:0] icmp_ln86_116_reg_1226_pp0_iter3_reg;
reg   [0:0] icmp_ln86_116_reg_1226_pp0_iter4_reg;
reg   [0:0] icmp_ln86_116_reg_1226_pp0_iter5_reg;
wire   [0:0] icmp_ln86_117_fu_420_p2;
reg   [0:0] icmp_ln86_117_reg_1232;
wire   [0:0] icmp_ln86_118_fu_426_p2;
reg   [0:0] icmp_ln86_118_reg_1237;
reg   [0:0] icmp_ln86_118_reg_1237_pp0_iter1_reg;
wire   [0:0] icmp_ln86_119_fu_432_p2;
reg   [0:0] icmp_ln86_119_reg_1242;
reg   [0:0] icmp_ln86_119_reg_1242_pp0_iter1_reg;
wire   [0:0] icmp_ln86_120_fu_438_p2;
reg   [0:0] icmp_ln86_120_reg_1247;
reg   [0:0] icmp_ln86_120_reg_1247_pp0_iter1_reg;
wire   [0:0] icmp_ln86_121_fu_444_p2;
reg   [0:0] icmp_ln86_121_reg_1252;
reg   [0:0] icmp_ln86_121_reg_1252_pp0_iter1_reg;
reg   [0:0] icmp_ln86_121_reg_1252_pp0_iter2_reg;
wire   [0:0] icmp_ln86_122_fu_450_p2;
reg   [0:0] icmp_ln86_122_reg_1257;
reg   [0:0] icmp_ln86_122_reg_1257_pp0_iter1_reg;
reg   [0:0] icmp_ln86_122_reg_1257_pp0_iter2_reg;
wire   [0:0] icmp_ln86_123_fu_456_p2;
reg   [0:0] icmp_ln86_123_reg_1262;
reg   [0:0] icmp_ln86_123_reg_1262_pp0_iter1_reg;
reg   [0:0] icmp_ln86_123_reg_1262_pp0_iter2_reg;
wire   [0:0] icmp_ln86_124_fu_462_p2;
reg   [0:0] icmp_ln86_124_reg_1267;
reg   [0:0] icmp_ln86_124_reg_1267_pp0_iter1_reg;
reg   [0:0] icmp_ln86_124_reg_1267_pp0_iter2_reg;
reg   [0:0] icmp_ln86_124_reg_1267_pp0_iter3_reg;
wire   [0:0] icmp_ln86_125_fu_468_p2;
reg   [0:0] icmp_ln86_125_reg_1272;
reg   [0:0] icmp_ln86_125_reg_1272_pp0_iter1_reg;
reg   [0:0] icmp_ln86_125_reg_1272_pp0_iter2_reg;
reg   [0:0] icmp_ln86_125_reg_1272_pp0_iter3_reg;
wire   [0:0] icmp_ln86_126_fu_474_p2;
reg   [0:0] icmp_ln86_126_reg_1277;
reg   [0:0] icmp_ln86_126_reg_1277_pp0_iter1_reg;
reg   [0:0] icmp_ln86_126_reg_1277_pp0_iter2_reg;
reg   [0:0] icmp_ln86_126_reg_1277_pp0_iter3_reg;
wire   [0:0] icmp_ln86_127_fu_480_p2;
reg   [0:0] icmp_ln86_127_reg_1282;
reg   [0:0] icmp_ln86_127_reg_1282_pp0_iter1_reg;
reg   [0:0] icmp_ln86_127_reg_1282_pp0_iter2_reg;
reg   [0:0] icmp_ln86_127_reg_1282_pp0_iter3_reg;
reg   [0:0] icmp_ln86_127_reg_1282_pp0_iter4_reg;
wire   [0:0] icmp_ln86_128_fu_486_p2;
reg   [0:0] icmp_ln86_128_reg_1287;
reg   [0:0] icmp_ln86_128_reg_1287_pp0_iter1_reg;
reg   [0:0] icmp_ln86_128_reg_1287_pp0_iter2_reg;
reg   [0:0] icmp_ln86_128_reg_1287_pp0_iter3_reg;
reg   [0:0] icmp_ln86_128_reg_1287_pp0_iter4_reg;
reg   [0:0] icmp_ln86_128_reg_1287_pp0_iter5_reg;
wire   [0:0] and_ln102_fu_492_p2;
reg   [0:0] and_ln102_reg_1292;
wire   [0:0] and_ln104_fu_508_p2;
reg   [0:0] and_ln104_reg_1299;
wire   [0:0] and_ln104_19_fu_523_p2;
reg   [0:0] and_ln104_19_reg_1305;
reg   [0:0] and_ln104_19_reg_1305_pp0_iter2_reg;
wire   [0:0] and_ln102_101_fu_529_p2;
reg   [0:0] and_ln102_101_reg_1311;
wire   [0:0] and_ln104_20_fu_538_p2;
reg   [0:0] and_ln104_20_reg_1316;
wire   [0:0] and_ln102_106_fu_553_p2;
reg   [0:0] and_ln102_106_reg_1321;
wire   [0:0] or_ln117_99_fu_587_p2;
reg   [0:0] or_ln117_99_reg_1327;
wire   [1:0] select_ln117_103_fu_593_p3;
reg   [1:0] select_ln117_103_reg_1333;
wire   [0:0] or_ln117_101_fu_601_p2;
reg   [0:0] or_ln117_101_reg_1338;
wire   [0:0] or_ln117_105_fu_607_p2;
reg   [0:0] or_ln117_105_reg_1345;
reg   [0:0] or_ln117_105_reg_1345_pp0_iter2_reg;
wire   [0:0] or_ln117_113_fu_612_p2;
reg   [0:0] or_ln117_113_reg_1353;
reg   [0:0] or_ln117_113_reg_1353_pp0_iter2_reg;
reg   [0:0] or_ln117_113_reg_1353_pp0_iter3_reg;
wire   [0:0] and_ln102_102_fu_617_p2;
reg   [0:0] and_ln102_102_reg_1361;
wire   [0:0] and_ln104_21_fu_626_p2;
reg   [0:0] and_ln104_21_reg_1367;
reg   [0:0] and_ln104_21_reg_1367_pp0_iter3_reg;
wire   [0:0] and_ln102_107_fu_641_p2;
reg   [0:0] and_ln102_107_reg_1373;
wire   [3:0] select_ln117_110_fu_743_p3;
reg   [3:0] select_ln117_110_reg_1378;
wire   [0:0] or_ln117_107_fu_750_p2;
reg   [0:0] or_ln117_107_reg_1383;
wire   [0:0] and_ln102_104_fu_755_p2;
reg   [0:0] and_ln102_104_reg_1389;
wire   [0:0] and_ln104_22_fu_764_p2;
reg   [0:0] and_ln104_22_reg_1395;
reg   [0:0] and_ln104_22_reg_1395_pp0_iter4_reg;
reg   [0:0] and_ln104_22_reg_1395_pp0_iter5_reg;
wire   [0:0] and_ln102_109_fu_778_p2;
reg   [0:0] and_ln102_109_reg_1401;
wire   [0:0] or_ln117_111_fu_852_p2;
reg   [0:0] or_ln117_111_reg_1407;
wire   [4:0] select_ln117_116_fu_870_p3;
reg   [4:0] select_ln117_116_reg_1412;
wire   [0:0] or_ln117_117_fu_962_p2;
reg   [0:0] or_ln117_117_reg_1417;
wire   [4:0] select_ln117_122_fu_974_p3;
reg   [4:0] select_ln117_122_reg_1423;
wire   [0:0] or_ln117_119_fu_996_p2;
reg   [0:0] or_ln117_119_reg_1428;
wire   [4:0] select_ln117_124_fu_1008_p3;
reg   [4:0] select_ln117_124_reg_1433;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_50_fu_503_p2;
wire   [0:0] xor_ln104_fu_498_p2;
wire   [0:0] xor_ln104_51_fu_518_p2;
wire   [0:0] xor_ln104_52_fu_533_p2;
wire   [0:0] and_ln102_100_fu_513_p2;
wire   [0:0] and_ln102_105_fu_548_p2;
wire   [0:0] and_ln102_103_fu_543_p2;
wire   [0:0] xor_ln117_fu_563_p2;
wire   [0:0] and_ln102_111_fu_558_p2;
wire   [1:0] zext_ln117_fu_569_p1;
wire   [0:0] or_ln117_fu_573_p2;
wire   [1:0] select_ln117_fu_579_p3;
wire   [0:0] xor_ln104_53_fu_621_p2;
wire   [0:0] xor_ln104_55_fu_631_p2;
wire   [0:0] and_ln102_123_fu_646_p2;
wire   [0:0] xor_ln104_56_fu_636_p2;
wire   [0:0] and_ln102_124_fu_660_p2;
wire   [0:0] and_ln102_112_fu_651_p2;
wire   [2:0] zext_ln117_9_fu_670_p1;
wire   [0:0] or_ln117_100_fu_673_p2;
wire   [2:0] select_ln117_104_fu_678_p3;
wire   [0:0] and_ln102_113_fu_656_p2;
wire   [2:0] select_ln117_105_fu_685_p3;
wire   [0:0] or_ln117_102_fu_693_p2;
wire   [2:0] select_ln117_106_fu_698_p3;
wire   [2:0] select_ln117_107_fu_709_p3;
wire   [0:0] or_ln117_103_fu_705_p2;
wire   [0:0] and_ln102_114_fu_665_p2;
wire   [3:0] zext_ln117_10_fu_717_p1;
wire   [0:0] or_ln117_104_fu_721_p2;
wire   [3:0] select_ln117_108_fu_727_p3;
wire   [3:0] select_ln117_109_fu_735_p3;
wire   [0:0] xor_ln104_54_fu_759_p2;
wire   [0:0] xor_ln104_57_fu_769_p2;
wire   [0:0] and_ln102_125_fu_787_p2;
wire   [0:0] and_ln102_108_fu_774_p2;
wire   [0:0] and_ln102_115_fu_783_p2;
wire   [0:0] or_ln117_106_fu_802_p2;
wire   [0:0] and_ln102_116_fu_792_p2;
wire   [3:0] select_ln117_111_fu_807_p3;
wire   [0:0] or_ln117_108_fu_814_p2;
wire   [3:0] select_ln117_112_fu_819_p3;
wire   [0:0] or_ln117_109_fu_826_p2;
wire   [0:0] and_ln102_117_fu_797_p2;
wire   [3:0] select_ln117_113_fu_830_p3;
wire   [0:0] or_ln117_110_fu_838_p2;
wire   [3:0] select_ln117_114_fu_844_p3;
wire   [3:0] select_ln117_115_fu_858_p3;
wire   [4:0] zext_ln117_11_fu_866_p1;
wire   [0:0] xor_ln104_58_fu_878_p2;
wire   [0:0] and_ln102_126_fu_888_p2;
wire   [0:0] xor_ln104_59_fu_883_p2;
wire   [0:0] and_ln102_127_fu_902_p2;
wire   [0:0] and_ln102_118_fu_893_p2;
wire   [0:0] or_ln117_112_fu_912_p2;
wire   [0:0] and_ln102_119_fu_898_p2;
wire   [4:0] select_ln117_117_fu_917_p3;
wire   [0:0] or_ln117_114_fu_924_p2;
wire   [4:0] select_ln117_118_fu_929_p3;
wire   [0:0] or_ln117_115_fu_936_p2;
wire   [0:0] and_ln102_120_fu_907_p2;
wire   [4:0] select_ln117_119_fu_940_p3;
wire   [0:0] or_ln117_116_fu_948_p2;
wire   [4:0] select_ln117_120_fu_954_p3;
wire   [4:0] select_ln117_121_fu_966_p3;
wire   [0:0] and_ln102_110_fu_982_p2;
wire   [0:0] and_ln102_121_fu_986_p2;
wire   [0:0] or_ln117_118_fu_991_p2;
wire   [4:0] select_ln117_123_fu_1001_p3;
wire   [0:0] xor_ln104_60_fu_1016_p2;
wire   [0:0] and_ln102_128_fu_1021_p2;
wire   [0:0] and_ln102_122_fu_1026_p2;
wire   [0:0] or_ln117_120_fu_1031_p2;
wire   [11:0] agg_result_fu_1043_p53;
wire   [4:0] agg_result_fu_1043_p54;
wire   [11:0] agg_result_fu_1043_p55;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
wire   [4:0] agg_result_fu_1043_p1;
wire   [4:0] agg_result_fu_1043_p3;
wire   [4:0] agg_result_fu_1043_p5;
wire   [4:0] agg_result_fu_1043_p7;
wire   [4:0] agg_result_fu_1043_p9;
wire   [4:0] agg_result_fu_1043_p11;
wire   [4:0] agg_result_fu_1043_p13;
wire   [4:0] agg_result_fu_1043_p15;
wire   [4:0] agg_result_fu_1043_p17;
wire   [4:0] agg_result_fu_1043_p19;
wire   [4:0] agg_result_fu_1043_p21;
wire   [4:0] agg_result_fu_1043_p23;
wire   [4:0] agg_result_fu_1043_p25;
wire   [4:0] agg_result_fu_1043_p27;
wire   [4:0] agg_result_fu_1043_p29;
wire   [4:0] agg_result_fu_1043_p31;
wire  signed [4:0] agg_result_fu_1043_p33;
wire  signed [4:0] agg_result_fu_1043_p35;
wire  signed [4:0] agg_result_fu_1043_p37;
wire  signed [4:0] agg_result_fu_1043_p39;
wire  signed [4:0] agg_result_fu_1043_p41;
wire  signed [4:0] agg_result_fu_1043_p43;
wire  signed [4:0] agg_result_fu_1043_p45;
wire  signed [4:0] agg_result_fu_1043_p47;
wire  signed [4:0] agg_result_fu_1043_p49;
wire  signed [4:0] agg_result_fu_1043_p51;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_53_5_12_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_53_5_12_1_1_x_U2174(
    .din0(12'd1789),
    .din1(12'd509),
    .din2(12'd7),
    .din3(12'd3727),
    .din4(12'd1786),
    .din5(12'd320),
    .din6(12'd4062),
    .din7(12'd338),
    .din8(12'd121),
    .din9(12'd3942),
    .din10(12'd3),
    .din11(12'd465),
    .din12(12'd3798),
    .din13(12'd114),
    .din14(12'd2874),
    .din15(12'd323),
    .din16(12'd3621),
    .din17(12'd295),
    .din18(12'd709),
    .din19(12'd3976),
    .din20(12'd3766),
    .din21(12'd2361),
    .din22(12'd503),
    .din23(12'd3832),
    .din24(12'd112),
    .din25(12'd3193),
    .def(agg_result_fu_1043_p53),
    .sel(agg_result_fu_1043_p54),
    .dout(agg_result_fu_1043_p55)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_101_reg_1311 <= and_ln102_101_fu_529_p2;
        and_ln102_102_reg_1361 <= and_ln102_102_fu_617_p2;
        and_ln102_104_reg_1389 <= and_ln102_104_fu_755_p2;
        and_ln102_106_reg_1321 <= and_ln102_106_fu_553_p2;
        and_ln102_107_reg_1373 <= and_ln102_107_fu_641_p2;
        and_ln102_109_reg_1401 <= and_ln102_109_fu_778_p2;
        and_ln102_reg_1292 <= and_ln102_fu_492_p2;
        and_ln104_19_reg_1305 <= and_ln104_19_fu_523_p2;
        and_ln104_19_reg_1305_pp0_iter2_reg <= and_ln104_19_reg_1305;
        and_ln104_20_reg_1316 <= and_ln104_20_fu_538_p2;
        and_ln104_21_reg_1367 <= and_ln104_21_fu_626_p2;
        and_ln104_21_reg_1367_pp0_iter3_reg <= and_ln104_21_reg_1367;
        and_ln104_22_reg_1395 <= and_ln104_22_fu_764_p2;
        and_ln104_22_reg_1395_pp0_iter4_reg <= and_ln104_22_reg_1395;
        and_ln104_22_reg_1395_pp0_iter5_reg <= and_ln104_22_reg_1395_pp0_iter4_reg;
        and_ln104_reg_1299 <= and_ln104_fu_508_p2;
        icmp_ln86_105_reg_1162 <= icmp_ln86_105_fu_348_p2;
        icmp_ln86_106_reg_1167 <= icmp_ln86_106_fu_354_p2;
        icmp_ln86_107_reg_1173 <= icmp_ln86_107_fu_360_p2;
        icmp_ln86_108_reg_1179 <= icmp_ln86_108_fu_366_p2;
        icmp_ln86_108_reg_1179_pp0_iter1_reg <= icmp_ln86_108_reg_1179;
        icmp_ln86_109_reg_1185 <= icmp_ln86_109_fu_372_p2;
        icmp_ln86_110_reg_1190 <= icmp_ln86_110_fu_378_p2;
        icmp_ln86_110_reg_1190_pp0_iter1_reg <= icmp_ln86_110_reg_1190;
        icmp_ln86_110_reg_1190_pp0_iter2_reg <= icmp_ln86_110_reg_1190_pp0_iter1_reg;
        icmp_ln86_111_reg_1196 <= icmp_ln86_111_fu_384_p2;
        icmp_ln86_111_reg_1196_pp0_iter1_reg <= icmp_ln86_111_reg_1196;
        icmp_ln86_112_reg_1202 <= icmp_ln86_112_fu_390_p2;
        icmp_ln86_112_reg_1202_pp0_iter1_reg <= icmp_ln86_112_reg_1202;
        icmp_ln86_113_reg_1208 <= icmp_ln86_113_fu_396_p2;
        icmp_ln86_113_reg_1208_pp0_iter1_reg <= icmp_ln86_113_reg_1208;
        icmp_ln86_113_reg_1208_pp0_iter2_reg <= icmp_ln86_113_reg_1208_pp0_iter1_reg;
        icmp_ln86_114_reg_1214 <= icmp_ln86_114_fu_402_p2;
        icmp_ln86_114_reg_1214_pp0_iter1_reg <= icmp_ln86_114_reg_1214;
        icmp_ln86_114_reg_1214_pp0_iter2_reg <= icmp_ln86_114_reg_1214_pp0_iter1_reg;
        icmp_ln86_114_reg_1214_pp0_iter3_reg <= icmp_ln86_114_reg_1214_pp0_iter2_reg;
        icmp_ln86_115_reg_1220 <= icmp_ln86_115_fu_408_p2;
        icmp_ln86_115_reg_1220_pp0_iter1_reg <= icmp_ln86_115_reg_1220;
        icmp_ln86_115_reg_1220_pp0_iter2_reg <= icmp_ln86_115_reg_1220_pp0_iter1_reg;
        icmp_ln86_115_reg_1220_pp0_iter3_reg <= icmp_ln86_115_reg_1220_pp0_iter2_reg;
        icmp_ln86_116_reg_1226 <= icmp_ln86_116_fu_414_p2;
        icmp_ln86_116_reg_1226_pp0_iter1_reg <= icmp_ln86_116_reg_1226;
        icmp_ln86_116_reg_1226_pp0_iter2_reg <= icmp_ln86_116_reg_1226_pp0_iter1_reg;
        icmp_ln86_116_reg_1226_pp0_iter3_reg <= icmp_ln86_116_reg_1226_pp0_iter2_reg;
        icmp_ln86_116_reg_1226_pp0_iter4_reg <= icmp_ln86_116_reg_1226_pp0_iter3_reg;
        icmp_ln86_116_reg_1226_pp0_iter5_reg <= icmp_ln86_116_reg_1226_pp0_iter4_reg;
        icmp_ln86_117_reg_1232 <= icmp_ln86_117_fu_420_p2;
        icmp_ln86_118_reg_1237 <= icmp_ln86_118_fu_426_p2;
        icmp_ln86_118_reg_1237_pp0_iter1_reg <= icmp_ln86_118_reg_1237;
        icmp_ln86_119_reg_1242 <= icmp_ln86_119_fu_432_p2;
        icmp_ln86_119_reg_1242_pp0_iter1_reg <= icmp_ln86_119_reg_1242;
        icmp_ln86_120_reg_1247 <= icmp_ln86_120_fu_438_p2;
        icmp_ln86_120_reg_1247_pp0_iter1_reg <= icmp_ln86_120_reg_1247;
        icmp_ln86_121_reg_1252 <= icmp_ln86_121_fu_444_p2;
        icmp_ln86_121_reg_1252_pp0_iter1_reg <= icmp_ln86_121_reg_1252;
        icmp_ln86_121_reg_1252_pp0_iter2_reg <= icmp_ln86_121_reg_1252_pp0_iter1_reg;
        icmp_ln86_122_reg_1257 <= icmp_ln86_122_fu_450_p2;
        icmp_ln86_122_reg_1257_pp0_iter1_reg <= icmp_ln86_122_reg_1257;
        icmp_ln86_122_reg_1257_pp0_iter2_reg <= icmp_ln86_122_reg_1257_pp0_iter1_reg;
        icmp_ln86_123_reg_1262 <= icmp_ln86_123_fu_456_p2;
        icmp_ln86_123_reg_1262_pp0_iter1_reg <= icmp_ln86_123_reg_1262;
        icmp_ln86_123_reg_1262_pp0_iter2_reg <= icmp_ln86_123_reg_1262_pp0_iter1_reg;
        icmp_ln86_124_reg_1267 <= icmp_ln86_124_fu_462_p2;
        icmp_ln86_124_reg_1267_pp0_iter1_reg <= icmp_ln86_124_reg_1267;
        icmp_ln86_124_reg_1267_pp0_iter2_reg <= icmp_ln86_124_reg_1267_pp0_iter1_reg;
        icmp_ln86_124_reg_1267_pp0_iter3_reg <= icmp_ln86_124_reg_1267_pp0_iter2_reg;
        icmp_ln86_125_reg_1272 <= icmp_ln86_125_fu_468_p2;
        icmp_ln86_125_reg_1272_pp0_iter1_reg <= icmp_ln86_125_reg_1272;
        icmp_ln86_125_reg_1272_pp0_iter2_reg <= icmp_ln86_125_reg_1272_pp0_iter1_reg;
        icmp_ln86_125_reg_1272_pp0_iter3_reg <= icmp_ln86_125_reg_1272_pp0_iter2_reg;
        icmp_ln86_126_reg_1277 <= icmp_ln86_126_fu_474_p2;
        icmp_ln86_126_reg_1277_pp0_iter1_reg <= icmp_ln86_126_reg_1277;
        icmp_ln86_126_reg_1277_pp0_iter2_reg <= icmp_ln86_126_reg_1277_pp0_iter1_reg;
        icmp_ln86_126_reg_1277_pp0_iter3_reg <= icmp_ln86_126_reg_1277_pp0_iter2_reg;
        icmp_ln86_127_reg_1282 <= icmp_ln86_127_fu_480_p2;
        icmp_ln86_127_reg_1282_pp0_iter1_reg <= icmp_ln86_127_reg_1282;
        icmp_ln86_127_reg_1282_pp0_iter2_reg <= icmp_ln86_127_reg_1282_pp0_iter1_reg;
        icmp_ln86_127_reg_1282_pp0_iter3_reg <= icmp_ln86_127_reg_1282_pp0_iter2_reg;
        icmp_ln86_127_reg_1282_pp0_iter4_reg <= icmp_ln86_127_reg_1282_pp0_iter3_reg;
        icmp_ln86_128_reg_1287 <= icmp_ln86_128_fu_486_p2;
        icmp_ln86_128_reg_1287_pp0_iter1_reg <= icmp_ln86_128_reg_1287;
        icmp_ln86_128_reg_1287_pp0_iter2_reg <= icmp_ln86_128_reg_1287_pp0_iter1_reg;
        icmp_ln86_128_reg_1287_pp0_iter3_reg <= icmp_ln86_128_reg_1287_pp0_iter2_reg;
        icmp_ln86_128_reg_1287_pp0_iter4_reg <= icmp_ln86_128_reg_1287_pp0_iter3_reg;
        icmp_ln86_128_reg_1287_pp0_iter5_reg <= icmp_ln86_128_reg_1287_pp0_iter4_reg;
        icmp_ln86_reg_1155 <= icmp_ln86_fu_342_p2;
        or_ln117_101_reg_1338 <= or_ln117_101_fu_601_p2;
        or_ln117_105_reg_1345 <= or_ln117_105_fu_607_p2;
        or_ln117_105_reg_1345_pp0_iter2_reg <= or_ln117_105_reg_1345;
        or_ln117_107_reg_1383 <= or_ln117_107_fu_750_p2;
        or_ln117_111_reg_1407 <= or_ln117_111_fu_852_p2;
        or_ln117_113_reg_1353 <= or_ln117_113_fu_612_p2;
        or_ln117_113_reg_1353_pp0_iter2_reg <= or_ln117_113_reg_1353;
        or_ln117_113_reg_1353_pp0_iter3_reg <= or_ln117_113_reg_1353_pp0_iter2_reg;
        or_ln117_117_reg_1417 <= or_ln117_117_fu_962_p2;
        or_ln117_119_reg_1428 <= or_ln117_119_fu_996_p2;
        or_ln117_99_reg_1327 <= or_ln117_99_fu_587_p2;
        select_ln117_103_reg_1333 <= select_ln117_103_fu_593_p3;
        select_ln117_110_reg_1378 <= select_ln117_110_fu_743_p3;
        select_ln117_116_reg_1412 <= select_ln117_116_fu_870_p3;
        select_ln117_122_reg_1423 <= select_ln117_122_fu_974_p3;
        select_ln117_124_reg_1433 <= select_ln117_124_fu_1008_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1043_p53 = 'bx;

assign agg_result_fu_1043_p54 = ((or_ln117_120_fu_1031_p2[0:0] == 1'b1) ? select_ln117_124_reg_1433 : 5'd25);

assign and_ln102_100_fu_513_p2 = (xor_ln104_fu_498_p2 & icmp_ln86_106_reg_1167);

assign and_ln102_101_fu_529_p2 = (icmp_ln86_107_reg_1173 & and_ln102_reg_1292);

assign and_ln102_102_fu_617_p2 = (icmp_ln86_108_reg_1179_pp0_iter1_reg & and_ln104_reg_1299);

assign and_ln102_103_fu_543_p2 = (icmp_ln86_109_reg_1185 & and_ln102_100_fu_513_p2);

assign and_ln102_104_fu_755_p2 = (icmp_ln86_110_reg_1190_pp0_iter2_reg & and_ln104_19_reg_1305_pp0_iter2_reg);

assign and_ln102_105_fu_548_p2 = (icmp_ln86_111_reg_1196 & and_ln102_101_fu_529_p2);

assign and_ln102_106_fu_553_p2 = (icmp_ln86_112_reg_1202 & and_ln104_20_fu_538_p2);

assign and_ln102_107_fu_641_p2 = (icmp_ln86_113_reg_1208_pp0_iter1_reg & and_ln102_102_fu_617_p2);

assign and_ln102_108_fu_774_p2 = (icmp_ln86_114_reg_1214_pp0_iter2_reg & and_ln104_21_reg_1367);

assign and_ln102_109_fu_778_p2 = (icmp_ln86_115_reg_1220_pp0_iter2_reg & and_ln102_104_fu_755_p2);

assign and_ln102_110_fu_982_p2 = (icmp_ln86_116_reg_1226_pp0_iter4_reg & and_ln104_22_reg_1395_pp0_iter4_reg);

assign and_ln102_111_fu_558_p2 = (icmp_ln86_117_reg_1232 & and_ln102_105_fu_548_p2);

assign and_ln102_112_fu_651_p2 = (and_ln102_123_fu_646_p2 & and_ln102_101_reg_1311);

assign and_ln102_113_fu_656_p2 = (icmp_ln86_119_reg_1242_pp0_iter1_reg & and_ln102_106_reg_1321);

assign and_ln102_114_fu_665_p2 = (and_ln104_20_reg_1316 & and_ln102_124_fu_660_p2);

assign and_ln102_115_fu_783_p2 = (icmp_ln86_121_reg_1252_pp0_iter2_reg & and_ln102_107_reg_1373);

assign and_ln102_116_fu_792_p2 = (and_ln102_125_fu_787_p2 & and_ln102_102_reg_1361);

assign and_ln102_117_fu_797_p2 = (icmp_ln86_123_reg_1262_pp0_iter2_reg & and_ln102_108_fu_774_p2);

assign and_ln102_118_fu_893_p2 = (and_ln104_21_reg_1367_pp0_iter3_reg & and_ln102_126_fu_888_p2);

assign and_ln102_119_fu_898_p2 = (icmp_ln86_125_reg_1272_pp0_iter3_reg & and_ln102_109_reg_1401);

assign and_ln102_120_fu_907_p2 = (and_ln102_127_fu_902_p2 & and_ln102_104_reg_1389);

assign and_ln102_121_fu_986_p2 = (icmp_ln86_127_reg_1282_pp0_iter4_reg & and_ln102_110_fu_982_p2);

assign and_ln102_122_fu_1026_p2 = (and_ln104_22_reg_1395_pp0_iter5_reg & and_ln102_128_fu_1021_p2);

assign and_ln102_123_fu_646_p2 = (xor_ln104_55_fu_631_p2 & icmp_ln86_118_reg_1237_pp0_iter1_reg);

assign and_ln102_124_fu_660_p2 = (xor_ln104_56_fu_636_p2 & icmp_ln86_120_reg_1247_pp0_iter1_reg);

assign and_ln102_125_fu_787_p2 = (xor_ln104_57_fu_769_p2 & icmp_ln86_122_reg_1257_pp0_iter2_reg);

assign and_ln102_126_fu_888_p2 = (xor_ln104_58_fu_878_p2 & icmp_ln86_124_reg_1267_pp0_iter3_reg);

assign and_ln102_127_fu_902_p2 = (xor_ln104_59_fu_883_p2 & icmp_ln86_126_reg_1277_pp0_iter3_reg);

assign and_ln102_128_fu_1021_p2 = (xor_ln104_60_fu_1016_p2 & icmp_ln86_128_reg_1287_pp0_iter5_reg);

assign and_ln102_fu_492_p2 = (icmp_ln86_fu_342_p2 & icmp_ln86_105_fu_348_p2);

assign and_ln104_19_fu_523_p2 = (xor_ln104_fu_498_p2 & xor_ln104_51_fu_518_p2);

assign and_ln104_20_fu_538_p2 = (xor_ln104_52_fu_533_p2 & and_ln102_reg_1292);

assign and_ln104_21_fu_626_p2 = (xor_ln104_53_fu_621_p2 & and_ln104_reg_1299);

assign and_ln104_22_fu_764_p2 = (xor_ln104_54_fu_759_p2 & and_ln104_19_reg_1305_pp0_iter2_reg);

assign and_ln104_fu_508_p2 = (xor_ln104_50_fu_503_p2 & icmp_ln86_reg_1155);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1043_p55;

assign icmp_ln86_105_fu_348_p2 = (($signed(p_read18_int_reg) < $signed(18'd520)) ? 1'b1 : 1'b0);

assign icmp_ln86_106_fu_354_p2 = (($signed(p_read11_int_reg) < $signed(18'd542)) ? 1'b1 : 1'b0);

assign icmp_ln86_107_fu_360_p2 = (($signed(p_read18_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_108_fu_366_p2 = (($signed(p_read14_int_reg) < $signed(18'd343)) ? 1'b1 : 1'b0);

assign icmp_ln86_109_fu_372_p2 = (($signed(p_read10_int_reg) < $signed(18'd967)) ? 1'b1 : 1'b0);

assign icmp_ln86_110_fu_378_p2 = (($signed(p_read17_int_reg) < $signed(18'd6779)) ? 1'b1 : 1'b0);

assign icmp_ln86_111_fu_384_p2 = (($signed(p_read15_int_reg) < $signed(18'd119)) ? 1'b1 : 1'b0);

assign icmp_ln86_112_fu_390_p2 = (($signed(p_read8_int_reg) < $signed(18'd365)) ? 1'b1 : 1'b0);

assign icmp_ln86_113_fu_396_p2 = (($signed(p_read4_int_reg) < $signed(18'd33)) ? 1'b1 : 1'b0);

assign icmp_ln86_114_fu_402_p2 = (($signed(p_read18_int_reg) < $signed(18'd958)) ? 1'b1 : 1'b0);

assign icmp_ln86_115_fu_408_p2 = (($signed(p_read7_int_reg) < $signed(18'd92)) ? 1'b1 : 1'b0);

assign icmp_ln86_116_fu_414_p2 = (($signed(p_read6_int_reg) < $signed(18'd260)) ? 1'b1 : 1'b0);

assign icmp_ln86_117_fu_420_p2 = (($signed(p_read9_int_reg) < $signed(18'd100300)) ? 1'b1 : 1'b0);

assign icmp_ln86_118_fu_426_p2 = (($signed(p_read6_int_reg) < $signed(18'd218)) ? 1'b1 : 1'b0);

assign icmp_ln86_119_fu_432_p2 = (($signed(p_read12_int_reg) < $signed(18'd37)) ? 1'b1 : 1'b0);

assign icmp_ln86_120_fu_438_p2 = (($signed(p_read5_int_reg) < $signed(18'd51640)) ? 1'b1 : 1'b0);

assign icmp_ln86_121_fu_444_p2 = (($signed(p_read7_int_reg) < $signed(18'd156)) ? 1'b1 : 1'b0);

assign icmp_ln86_122_fu_450_p2 = (($signed(p_read8_int_reg) < $signed(18'd146)) ? 1'b1 : 1'b0);

assign icmp_ln86_123_fu_456_p2 = (($signed(p_read4_int_reg) < $signed(18'd60)) ? 1'b1 : 1'b0);

assign icmp_ln86_124_fu_462_p2 = (($signed(p_read1_int_reg) < $signed(18'd250647)) ? 1'b1 : 1'b0);

assign icmp_ln86_125_fu_468_p2 = (($signed(p_read16_int_reg) < $signed(18'd314)) ? 1'b1 : 1'b0);

assign icmp_ln86_126_fu_474_p2 = (($signed(p_read3_int_reg) < $signed(18'd1083)) ? 1'b1 : 1'b0);

assign icmp_ln86_127_fu_480_p2 = (($signed(p_read13_int_reg) < $signed(18'd15)) ? 1'b1 : 1'b0);

assign icmp_ln86_128_fu_486_p2 = (($signed(p_read2_int_reg) < $signed(18'd1397)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_342_p2 = (($signed(p_read16_int_reg) < $signed(18'd312)) ? 1'b1 : 1'b0);

assign or_ln117_100_fu_673_p2 = (or_ln117_99_reg_1327 | and_ln102_112_fu_651_p2);

assign or_ln117_101_fu_601_p2 = (and_ln102_101_fu_529_p2 | and_ln102_100_fu_513_p2);

assign or_ln117_102_fu_693_p2 = (or_ln117_101_reg_1338 | and_ln102_113_fu_656_p2);

assign or_ln117_103_fu_705_p2 = (or_ln117_101_reg_1338 | and_ln102_106_reg_1321);

assign or_ln117_104_fu_721_p2 = (or_ln117_103_fu_705_p2 | and_ln102_114_fu_665_p2);

assign or_ln117_105_fu_607_p2 = (and_ln102_reg_1292 | and_ln102_100_fu_513_p2);

assign or_ln117_106_fu_802_p2 = (or_ln117_105_reg_1345_pp0_iter2_reg | and_ln102_115_fu_783_p2);

assign or_ln117_107_fu_750_p2 = (or_ln117_105_reg_1345 | and_ln102_107_fu_641_p2);

assign or_ln117_108_fu_814_p2 = (or_ln117_107_reg_1383 | and_ln102_116_fu_792_p2);

assign or_ln117_109_fu_826_p2 = (or_ln117_105_reg_1345_pp0_iter2_reg | and_ln102_102_reg_1361);

assign or_ln117_110_fu_838_p2 = (or_ln117_109_fu_826_p2 | and_ln102_117_fu_797_p2);

assign or_ln117_111_fu_852_p2 = (or_ln117_109_fu_826_p2 | and_ln102_108_fu_774_p2);

assign or_ln117_112_fu_912_p2 = (or_ln117_111_reg_1407 | and_ln102_118_fu_893_p2);

assign or_ln117_113_fu_612_p2 = (icmp_ln86_reg_1155 | and_ln102_100_fu_513_p2);

assign or_ln117_114_fu_924_p2 = (or_ln117_113_reg_1353_pp0_iter3_reg | and_ln102_119_fu_898_p2);

assign or_ln117_115_fu_936_p2 = (or_ln117_113_reg_1353_pp0_iter3_reg | and_ln102_109_reg_1401);

assign or_ln117_116_fu_948_p2 = (or_ln117_115_fu_936_p2 | and_ln102_120_fu_907_p2);

assign or_ln117_117_fu_962_p2 = (or_ln117_113_reg_1353_pp0_iter3_reg | and_ln102_104_reg_1389);

assign or_ln117_118_fu_991_p2 = (or_ln117_117_reg_1417 | and_ln102_121_fu_986_p2);

assign or_ln117_119_fu_996_p2 = (or_ln117_117_reg_1417 | and_ln102_110_fu_982_p2);

assign or_ln117_120_fu_1031_p2 = (or_ln117_119_reg_1428 | and_ln102_122_fu_1026_p2);

assign or_ln117_99_fu_587_p2 = (and_ln102_105_fu_548_p2 | and_ln102_100_fu_513_p2);

assign or_ln117_fu_573_p2 = (and_ln102_111_fu_558_p2 | and_ln102_100_fu_513_p2);

assign select_ln117_103_fu_593_p3 = ((or_ln117_fu_573_p2[0:0] == 1'b1) ? select_ln117_fu_579_p3 : 2'd3);

assign select_ln117_104_fu_678_p3 = ((or_ln117_99_reg_1327[0:0] == 1'b1) ? zext_ln117_9_fu_670_p1 : 3'd4);

assign select_ln117_105_fu_685_p3 = ((or_ln117_100_fu_673_p2[0:0] == 1'b1) ? select_ln117_104_fu_678_p3 : 3'd5);

assign select_ln117_106_fu_698_p3 = ((or_ln117_101_reg_1338[0:0] == 1'b1) ? select_ln117_105_fu_685_p3 : 3'd6);

assign select_ln117_107_fu_709_p3 = ((or_ln117_102_fu_693_p2[0:0] == 1'b1) ? select_ln117_106_fu_698_p3 : 3'd7);

assign select_ln117_108_fu_727_p3 = ((or_ln117_103_fu_705_p2[0:0] == 1'b1) ? zext_ln117_10_fu_717_p1 : 4'd8);

assign select_ln117_109_fu_735_p3 = ((or_ln117_104_fu_721_p2[0:0] == 1'b1) ? select_ln117_108_fu_727_p3 : 4'd9);

assign select_ln117_110_fu_743_p3 = ((or_ln117_105_reg_1345[0:0] == 1'b1) ? select_ln117_109_fu_735_p3 : 4'd10);

assign select_ln117_111_fu_807_p3 = ((or_ln117_106_fu_802_p2[0:0] == 1'b1) ? select_ln117_110_reg_1378 : 4'd11);

assign select_ln117_112_fu_819_p3 = ((or_ln117_107_reg_1383[0:0] == 1'b1) ? select_ln117_111_fu_807_p3 : 4'd12);

assign select_ln117_113_fu_830_p3 = ((or_ln117_108_fu_814_p2[0:0] == 1'b1) ? select_ln117_112_fu_819_p3 : 4'd13);

assign select_ln117_114_fu_844_p3 = ((or_ln117_109_fu_826_p2[0:0] == 1'b1) ? select_ln117_113_fu_830_p3 : 4'd14);

assign select_ln117_115_fu_858_p3 = ((or_ln117_110_fu_838_p2[0:0] == 1'b1) ? select_ln117_114_fu_844_p3 : 4'd15);

assign select_ln117_116_fu_870_p3 = ((or_ln117_111_fu_852_p2[0:0] == 1'b1) ? zext_ln117_11_fu_866_p1 : 5'd16);

assign select_ln117_117_fu_917_p3 = ((or_ln117_112_fu_912_p2[0:0] == 1'b1) ? select_ln117_116_reg_1412 : 5'd17);

assign select_ln117_118_fu_929_p3 = ((or_ln117_113_reg_1353_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_117_fu_917_p3 : 5'd18);

assign select_ln117_119_fu_940_p3 = ((or_ln117_114_fu_924_p2[0:0] == 1'b1) ? select_ln117_118_fu_929_p3 : 5'd19);

assign select_ln117_120_fu_954_p3 = ((or_ln117_115_fu_936_p2[0:0] == 1'b1) ? select_ln117_119_fu_940_p3 : 5'd20);

assign select_ln117_121_fu_966_p3 = ((or_ln117_116_fu_948_p2[0:0] == 1'b1) ? select_ln117_120_fu_954_p3 : 5'd21);

assign select_ln117_122_fu_974_p3 = ((or_ln117_117_fu_962_p2[0:0] == 1'b1) ? select_ln117_121_fu_966_p3 : 5'd22);

assign select_ln117_123_fu_1001_p3 = ((or_ln117_118_fu_991_p2[0:0] == 1'b1) ? select_ln117_122_reg_1423 : 5'd23);

assign select_ln117_124_fu_1008_p3 = ((or_ln117_119_fu_996_p2[0:0] == 1'b1) ? select_ln117_123_fu_1001_p3 : 5'd24);

assign select_ln117_fu_579_p3 = ((and_ln102_100_fu_513_p2[0:0] == 1'b1) ? zext_ln117_fu_569_p1 : 2'd2);

assign xor_ln104_50_fu_503_p2 = (icmp_ln86_105_reg_1162 ^ 1'd1);

assign xor_ln104_51_fu_518_p2 = (icmp_ln86_106_reg_1167 ^ 1'd1);

assign xor_ln104_52_fu_533_p2 = (icmp_ln86_107_reg_1173 ^ 1'd1);

assign xor_ln104_53_fu_621_p2 = (icmp_ln86_108_reg_1179_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_54_fu_759_p2 = (icmp_ln86_110_reg_1190_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_55_fu_631_p2 = (icmp_ln86_111_reg_1196_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_56_fu_636_p2 = (icmp_ln86_112_reg_1202_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_57_fu_769_p2 = (icmp_ln86_113_reg_1208_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_58_fu_878_p2 = (icmp_ln86_114_reg_1214_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_59_fu_883_p2 = (icmp_ln86_115_reg_1220_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_60_fu_1016_p2 = (icmp_ln86_116_reg_1226_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_498_p2 = (icmp_ln86_reg_1155 ^ 1'd1);

assign xor_ln117_fu_563_p2 = (1'd1 ^ and_ln102_103_fu_543_p2);

assign zext_ln117_10_fu_717_p1 = select_ln117_107_fu_709_p3;

assign zext_ln117_11_fu_866_p1 = select_ln117_115_fu_858_p3;

assign zext_ln117_9_fu_670_p1 = select_ln117_103_reg_1333;

assign zext_ln117_fu_569_p1 = xor_ln117_fu_563_p2;

endmodule //conifer_jettag_accelerator_decision_function_4
