# verilog-hdl-projects
A curated collection of my Verilog HDL designs with clean formatting, testbenches, and simulation results, serving as a personal portfolio of digital design projects.
