// Copyright (C) 1991-2014 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.1.4 Build 182 03/12/2014 SJ Full Version"

// DATE "10/03/2017 00:56:53"

// 
// Device: Altera EP3SE50F780C2 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module mp2 (
	clk,
	pmem_resp,
	pmem_rdata,
	pmem_read,
	pmem_write,
	pmem_address,
	pmem_wdata);
input 	clk;
input 	pmem_resp;
input 	[127:0] pmem_rdata;
output 	pmem_read;
output 	pmem_write;
output 	[15:0] pmem_address;
output 	[127:0] pmem_wdata;

// Design Ports Information
// pmem_rdata[0]	=>  Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[1]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[2]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[3]	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[5]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[6]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[7]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[8]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[9]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[10]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[11]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[12]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[13]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[14]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[15]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[16]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[17]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[18]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[19]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[20]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[21]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[22]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[23]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[24]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[25]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[26]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[27]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[28]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[29]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[30]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[31]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[32]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[33]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[34]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[35]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[36]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[37]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[38]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[39]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[40]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[41]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[42]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[43]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[44]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[45]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[46]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[47]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[48]	=>  Location: PIN_K23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[49]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[50]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[51]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[52]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[53]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[54]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[55]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[56]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[57]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[58]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[59]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[60]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[61]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[62]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[63]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[64]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[65]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[66]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[67]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[68]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[69]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[70]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[71]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[72]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[73]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[74]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[75]	=>  Location: PIN_A27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[76]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[77]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[78]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[79]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[80]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[81]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[82]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[83]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[84]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[85]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[86]	=>  Location: PIN_B28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[87]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[88]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[89]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[90]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[91]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[92]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[93]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[94]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[95]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[96]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[97]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[98]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[99]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[100]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[101]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[102]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[103]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[104]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[105]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[106]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[107]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[108]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[109]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[110]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[111]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[112]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[113]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[114]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[115]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[116]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[117]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[118]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[119]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[120]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[121]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[122]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[123]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[124]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[125]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[126]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[127]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_read	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_write	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[1]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[2]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[3]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[4]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[5]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[6]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[7]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[8]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[9]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[10]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[11]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[12]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[13]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[14]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[15]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[0]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[1]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[2]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[3]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[4]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[5]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[6]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[7]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[8]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[9]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[10]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[11]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[12]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[13]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[14]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[15]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[16]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[18]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[19]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[20]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[21]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[22]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[23]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[24]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[25]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[26]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[27]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[28]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[29]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[30]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[31]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[32]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[33]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[34]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[35]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[36]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[37]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[38]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[39]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[40]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[41]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[42]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[43]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[44]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[45]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[46]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[47]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[48]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[49]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[50]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[51]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[52]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[53]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[54]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[55]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[56]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[57]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[58]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[59]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[60]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[61]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[62]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[63]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[64]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[65]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[66]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[67]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[68]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[69]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[70]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[71]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[72]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[73]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[74]	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[75]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[76]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[77]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[78]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[79]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[80]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[81]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[82]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[83]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[84]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[85]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[86]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[87]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[88]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[89]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[90]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[91]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[92]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[93]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[94]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[95]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[96]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[97]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[98]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[99]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[100]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[101]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[102]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[103]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[104]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[105]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[106]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[107]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[108]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[109]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[110]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[111]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[112]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[113]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[114]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[115]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[116]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[117]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[118]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[119]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[120]	=>  Location: PIN_AF1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[121]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[122]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[123]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[124]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[125]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[126]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[127]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_resp	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mp2_min_1100mv_0c_v_fast.sdo");
// synopsys translate_on

wire \pmem_rdata[0]~input_o ;
wire \pmem_rdata[1]~input_o ;
wire \pmem_rdata[2]~input_o ;
wire \pmem_rdata[3]~input_o ;
wire \pmem_rdata[4]~input_o ;
wire \pmem_rdata[5]~input_o ;
wire \pmem_rdata[6]~input_o ;
wire \pmem_rdata[7]~input_o ;
wire \pmem_rdata[8]~input_o ;
wire \pmem_rdata[9]~input_o ;
wire \pmem_rdata[10]~input_o ;
wire \pmem_rdata[11]~input_o ;
wire \pmem_rdata[12]~input_o ;
wire \pmem_rdata[13]~input_o ;
wire \pmem_rdata[14]~input_o ;
wire \pmem_rdata[15]~input_o ;
wire \pmem_rdata[16]~input_o ;
wire \pmem_rdata[17]~input_o ;
wire \pmem_rdata[18]~input_o ;
wire \pmem_rdata[19]~input_o ;
wire \pmem_rdata[20]~input_o ;
wire \pmem_rdata[21]~input_o ;
wire \pmem_rdata[22]~input_o ;
wire \pmem_rdata[23]~input_o ;
wire \pmem_rdata[24]~input_o ;
wire \pmem_rdata[25]~input_o ;
wire \pmem_rdata[26]~input_o ;
wire \pmem_rdata[27]~input_o ;
wire \pmem_rdata[28]~input_o ;
wire \pmem_rdata[29]~input_o ;
wire \pmem_rdata[30]~input_o ;
wire \pmem_rdata[31]~input_o ;
wire \pmem_rdata[32]~input_o ;
wire \pmem_rdata[33]~input_o ;
wire \pmem_rdata[34]~input_o ;
wire \pmem_rdata[35]~input_o ;
wire \pmem_rdata[36]~input_o ;
wire \pmem_rdata[37]~input_o ;
wire \pmem_rdata[38]~input_o ;
wire \pmem_rdata[39]~input_o ;
wire \pmem_rdata[40]~input_o ;
wire \pmem_rdata[41]~input_o ;
wire \pmem_rdata[42]~input_o ;
wire \pmem_rdata[43]~input_o ;
wire \pmem_rdata[44]~input_o ;
wire \pmem_rdata[45]~input_o ;
wire \pmem_rdata[46]~input_o ;
wire \pmem_rdata[47]~input_o ;
wire \pmem_rdata[48]~input_o ;
wire \pmem_rdata[49]~input_o ;
wire \pmem_rdata[50]~input_o ;
wire \pmem_rdata[51]~input_o ;
wire \pmem_rdata[52]~input_o ;
wire \pmem_rdata[53]~input_o ;
wire \pmem_rdata[54]~input_o ;
wire \pmem_rdata[55]~input_o ;
wire \pmem_rdata[56]~input_o ;
wire \pmem_rdata[57]~input_o ;
wire \pmem_rdata[58]~input_o ;
wire \pmem_rdata[59]~input_o ;
wire \pmem_rdata[60]~input_o ;
wire \pmem_rdata[61]~input_o ;
wire \pmem_rdata[62]~input_o ;
wire \pmem_rdata[63]~input_o ;
wire \pmem_rdata[64]~input_o ;
wire \pmem_rdata[65]~input_o ;
wire \pmem_rdata[66]~input_o ;
wire \pmem_rdata[67]~input_o ;
wire \pmem_rdata[68]~input_o ;
wire \pmem_rdata[69]~input_o ;
wire \pmem_rdata[70]~input_o ;
wire \pmem_rdata[71]~input_o ;
wire \pmem_rdata[72]~input_o ;
wire \pmem_rdata[73]~input_o ;
wire \pmem_rdata[74]~input_o ;
wire \pmem_rdata[75]~input_o ;
wire \pmem_rdata[76]~input_o ;
wire \pmem_rdata[77]~input_o ;
wire \pmem_rdata[78]~input_o ;
wire \pmem_rdata[79]~input_o ;
wire \pmem_rdata[80]~input_o ;
wire \pmem_rdata[81]~input_o ;
wire \pmem_rdata[82]~input_o ;
wire \pmem_rdata[83]~input_o ;
wire \pmem_rdata[84]~input_o ;
wire \pmem_rdata[85]~input_o ;
wire \pmem_rdata[86]~input_o ;
wire \pmem_rdata[87]~input_o ;
wire \pmem_rdata[88]~input_o ;
wire \pmem_rdata[89]~input_o ;
wire \pmem_rdata[90]~input_o ;
wire \pmem_rdata[91]~input_o ;
wire \pmem_rdata[92]~input_o ;
wire \pmem_rdata[93]~input_o ;
wire \pmem_rdata[94]~input_o ;
wire \pmem_rdata[95]~input_o ;
wire \pmem_rdata[96]~input_o ;
wire \pmem_rdata[97]~input_o ;
wire \pmem_rdata[98]~input_o ;
wire \pmem_rdata[99]~input_o ;
wire \pmem_rdata[100]~input_o ;
wire \pmem_rdata[101]~input_o ;
wire \pmem_rdata[102]~input_o ;
wire \pmem_rdata[103]~input_o ;
wire \pmem_rdata[104]~input_o ;
wire \pmem_rdata[105]~input_o ;
wire \pmem_rdata[106]~input_o ;
wire \pmem_rdata[107]~input_o ;
wire \pmem_rdata[108]~input_o ;
wire \pmem_rdata[109]~input_o ;
wire \pmem_rdata[110]~input_o ;
wire \pmem_rdata[111]~input_o ;
wire \pmem_rdata[112]~input_o ;
wire \pmem_rdata[113]~input_o ;
wire \pmem_rdata[114]~input_o ;
wire \pmem_rdata[115]~input_o ;
wire \pmem_rdata[116]~input_o ;
wire \pmem_rdata[117]~input_o ;
wire \pmem_rdata[118]~input_o ;
wire \pmem_rdata[119]~input_o ;
wire \pmem_rdata[120]~input_o ;
wire \pmem_rdata[121]~input_o ;
wire \pmem_rdata[122]~input_o ;
wire \pmem_rdata[123]~input_o ;
wire \pmem_rdata[124]~input_o ;
wire \pmem_rdata[125]~input_o ;
wire \pmem_rdata[126]~input_o ;
wire \pmem_rdata[127]~input_o ;
wire \pmem_read~output_o ;
wire \pmem_write~output_o ;
wire \pmem_address[0]~output_o ;
wire \pmem_address[1]~output_o ;
wire \pmem_address[2]~output_o ;
wire \pmem_address[3]~output_o ;
wire \pmem_address[4]~output_o ;
wire \pmem_address[5]~output_o ;
wire \pmem_address[6]~output_o ;
wire \pmem_address[7]~output_o ;
wire \pmem_address[8]~output_o ;
wire \pmem_address[9]~output_o ;
wire \pmem_address[10]~output_o ;
wire \pmem_address[11]~output_o ;
wire \pmem_address[12]~output_o ;
wire \pmem_address[13]~output_o ;
wire \pmem_address[14]~output_o ;
wire \pmem_address[15]~output_o ;
wire \pmem_wdata[0]~output_o ;
wire \pmem_wdata[1]~output_o ;
wire \pmem_wdata[2]~output_o ;
wire \pmem_wdata[3]~output_o ;
wire \pmem_wdata[4]~output_o ;
wire \pmem_wdata[5]~output_o ;
wire \pmem_wdata[6]~output_o ;
wire \pmem_wdata[7]~output_o ;
wire \pmem_wdata[8]~output_o ;
wire \pmem_wdata[9]~output_o ;
wire \pmem_wdata[10]~output_o ;
wire \pmem_wdata[11]~output_o ;
wire \pmem_wdata[12]~output_o ;
wire \pmem_wdata[13]~output_o ;
wire \pmem_wdata[14]~output_o ;
wire \pmem_wdata[15]~output_o ;
wire \pmem_wdata[16]~output_o ;
wire \pmem_wdata[17]~output_o ;
wire \pmem_wdata[18]~output_o ;
wire \pmem_wdata[19]~output_o ;
wire \pmem_wdata[20]~output_o ;
wire \pmem_wdata[21]~output_o ;
wire \pmem_wdata[22]~output_o ;
wire \pmem_wdata[23]~output_o ;
wire \pmem_wdata[24]~output_o ;
wire \pmem_wdata[25]~output_o ;
wire \pmem_wdata[26]~output_o ;
wire \pmem_wdata[27]~output_o ;
wire \pmem_wdata[28]~output_o ;
wire \pmem_wdata[29]~output_o ;
wire \pmem_wdata[30]~output_o ;
wire \pmem_wdata[31]~output_o ;
wire \pmem_wdata[32]~output_o ;
wire \pmem_wdata[33]~output_o ;
wire \pmem_wdata[34]~output_o ;
wire \pmem_wdata[35]~output_o ;
wire \pmem_wdata[36]~output_o ;
wire \pmem_wdata[37]~output_o ;
wire \pmem_wdata[38]~output_o ;
wire \pmem_wdata[39]~output_o ;
wire \pmem_wdata[40]~output_o ;
wire \pmem_wdata[41]~output_o ;
wire \pmem_wdata[42]~output_o ;
wire \pmem_wdata[43]~output_o ;
wire \pmem_wdata[44]~output_o ;
wire \pmem_wdata[45]~output_o ;
wire \pmem_wdata[46]~output_o ;
wire \pmem_wdata[47]~output_o ;
wire \pmem_wdata[48]~output_o ;
wire \pmem_wdata[49]~output_o ;
wire \pmem_wdata[50]~output_o ;
wire \pmem_wdata[51]~output_o ;
wire \pmem_wdata[52]~output_o ;
wire \pmem_wdata[53]~output_o ;
wire \pmem_wdata[54]~output_o ;
wire \pmem_wdata[55]~output_o ;
wire \pmem_wdata[56]~output_o ;
wire \pmem_wdata[57]~output_o ;
wire \pmem_wdata[58]~output_o ;
wire \pmem_wdata[59]~output_o ;
wire \pmem_wdata[60]~output_o ;
wire \pmem_wdata[61]~output_o ;
wire \pmem_wdata[62]~output_o ;
wire \pmem_wdata[63]~output_o ;
wire \pmem_wdata[64]~output_o ;
wire \pmem_wdata[65]~output_o ;
wire \pmem_wdata[66]~output_o ;
wire \pmem_wdata[67]~output_o ;
wire \pmem_wdata[68]~output_o ;
wire \pmem_wdata[69]~output_o ;
wire \pmem_wdata[70]~output_o ;
wire \pmem_wdata[71]~output_o ;
wire \pmem_wdata[72]~output_o ;
wire \pmem_wdata[73]~output_o ;
wire \pmem_wdata[74]~output_o ;
wire \pmem_wdata[75]~output_o ;
wire \pmem_wdata[76]~output_o ;
wire \pmem_wdata[77]~output_o ;
wire \pmem_wdata[78]~output_o ;
wire \pmem_wdata[79]~output_o ;
wire \pmem_wdata[80]~output_o ;
wire \pmem_wdata[81]~output_o ;
wire \pmem_wdata[82]~output_o ;
wire \pmem_wdata[83]~output_o ;
wire \pmem_wdata[84]~output_o ;
wire \pmem_wdata[85]~output_o ;
wire \pmem_wdata[86]~output_o ;
wire \pmem_wdata[87]~output_o ;
wire \pmem_wdata[88]~output_o ;
wire \pmem_wdata[89]~output_o ;
wire \pmem_wdata[90]~output_o ;
wire \pmem_wdata[91]~output_o ;
wire \pmem_wdata[92]~output_o ;
wire \pmem_wdata[93]~output_o ;
wire \pmem_wdata[94]~output_o ;
wire \pmem_wdata[95]~output_o ;
wire \pmem_wdata[96]~output_o ;
wire \pmem_wdata[97]~output_o ;
wire \pmem_wdata[98]~output_o ;
wire \pmem_wdata[99]~output_o ;
wire \pmem_wdata[100]~output_o ;
wire \pmem_wdata[101]~output_o ;
wire \pmem_wdata[102]~output_o ;
wire \pmem_wdata[103]~output_o ;
wire \pmem_wdata[104]~output_o ;
wire \pmem_wdata[105]~output_o ;
wire \pmem_wdata[106]~output_o ;
wire \pmem_wdata[107]~output_o ;
wire \pmem_wdata[108]~output_o ;
wire \pmem_wdata[109]~output_o ;
wire \pmem_wdata[110]~output_o ;
wire \pmem_wdata[111]~output_o ;
wire \pmem_wdata[112]~output_o ;
wire \pmem_wdata[113]~output_o ;
wire \pmem_wdata[114]~output_o ;
wire \pmem_wdata[115]~output_o ;
wire \pmem_wdata[116]~output_o ;
wire \pmem_wdata[117]~output_o ;
wire \pmem_wdata[118]~output_o ;
wire \pmem_wdata[119]~output_o ;
wire \pmem_wdata[120]~output_o ;
wire \pmem_wdata[121]~output_o ;
wire \pmem_wdata[122]~output_o ;
wire \pmem_wdata[123]~output_o ;
wire \pmem_wdata[124]~output_o ;
wire \pmem_wdata[125]~output_o ;
wire \pmem_wdata[126]~output_o ;
wire \pmem_wdata[127]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \pmem_resp~input_o ;
wire \CPU|Control|Selector26~0_combout ;
wire \CPU|Control|Selector34~0_combout ;
wire \CPU|Control|state.ldb2~q ;
wire \CPU|Control|Selector4~0_combout ;
wire \CPU|Control|Selector47~0_combout ;
wire \CPU|Control|Selector35~0_combout ;
wire \CPU|Control|state.ldi1~q ;
wire \CPU|Control|Selector36~0_combout ;
wire \CPU|Control|state.ldi2~q ;
wire \CPU|Control|Selector37~0_combout ;
wire \CPU|Control|state.ldi3~q ;
wire \CPU|Control|Selector38~0_combout ;
wire \CPU|Control|state.ldi4~q ;
wire \CPU|Control|Selector25~0_combout ;
wire \CPU|Control|Selector25~1_combout ;
wire \CPU|Control|state.ldr1~q ;
wire \CPU|Control|Selector26~1_combout ;
wire \CPU|Control|state.ldr2~q ;
wire \CPU|Control|Selector31~0_combout ;
wire \CPU|Control|state.jsr1~q ;
wire \CPU|Control|WideOr14~0_combout ;
wire \CPU|Control|Selector30~0_combout ;
wire \CPU|Control|state.lea~q ;
wire \CPU|Control|WideOr13~combout ;
wire \CPU|Control|Selector20~0_combout ;
wire \CPU|Control|state.s_and~q ;
wire \CPU|Control|Selector22~0_combout ;
wire \CPU|Control|state.br~q ;
wire \CPU|Datapath|IR|always1~0_combout ;
wire \CPU|Datapath|regfilemux|f[10]~27_combout ;
wire \CPU|Datapath|regfilemux|f[10]~0_combout ;
wire \CPU|Datapath|regfilemux|f[10]~26_combout ;
wire \CPU|Control|Selector47~1_combout ;
wire \CPU|Control|state.sti1~q ;
wire \CPU|Control|state.sti2~q ;
wire \CPU|Control|Selector49~0_combout ;
wire \CPU|Control|state.sti3~q ;
wire \CPU|Control|Selector27~0_combout ;
wire \CPU|Control|state.str1~q ;
wire \CPU|Control|Selector44~0_combout ;
wire \CPU|Control|state.stb1_even~q ;
wire \CPU|Control|WideOr6~0_combout ;
wire \CPU|Control|Selector19~0_combout ;
wire \CPU|Control|state.s_add~q ;
wire \CPU|Control|Selector2~0_combout ;
wire \CPU|Control|Selector39~0_combout ;
wire \CPU|Control|state.shf~q ;
wire \CPU|Control|Selector40~0_combout ;
wire \CPU|Control|state.lshf~q ;
wire \CPU|Datapath|regfilemux|f[10]~8_combout ;
wire \CPU|Datapath|regfilemux|f[15]~9_combout ;
wire \CPU|Datapath|regfilemux|f[0]~2_combout ;
wire \CPU|Datapath|regfilemux|f[2]~10_combout ;
wire \CPU|Datapath|regfilemux|f[6]~11_combout ;
wire \CPU|Datapath|regfilemux|f[9]~13_combout ;
wire \CPU|Control|Selector17~0_combout ;
wire \CPU|Control|state.fetch3~q ;
wire \CPU|Control|state.jsr2~q ;
wire \CPU|Control|Selector29~0_combout ;
wire \CPU|Control|state.jmp~q ;
wire \CPU|Control|Selector54~0_combout ;
wire \CPU|Control|state.trap4~q ;
wire \CPU|Control|Selector0~0_combout ;
wire \CPU|Datapath|pc|data[1]~3_combout ;
wire \CPU|Datapath|pc|data[1]~4_combout ;
wire \CPU|Control|Selector42~0_combout ;
wire \CPU|Control|state.rshfa~q ;
wire \CPU|Control|WideOr12~0_combout ;
wire \CPU|Control|WideOr12~1_combout ;
wire \CPU|Control|WideOr12~2_combout ;
wire \CPU|Datapath|REGFILE|data~384_combout ;
wire \CPU|Datapath|ALU|Equal0~4_combout ;
wire \CPU|Datapath|REGFILE|data~386_combout ;
wire \CPU|Datapath|REGFILE|data~126_q ;
wire \CPU|Datapath|REGFILE|data~393_combout ;
wire \CPU|Datapath|REGFILE|data~110_q ;
wire \CPU|Datapath|storemux|f[2]~0_combout ;
wire \CPU|Datapath|storemux|f[1]~1_combout ;
wire \CPU|Datapath|REGFILE|data~388_combout ;
wire \CPU|Datapath|REGFILE|data~390_combout ;
wire \CPU|Datapath|REGFILE|data~62_q ;
wire \CPU|Datapath|REGFILE|data~389_combout ;
wire \CPU|Datapath|REGFILE|data~30_q ;
wire \CPU|Datapath|REGFILE|data~392_combout ;
wire \CPU|Datapath|REGFILE|data~46_q ;
wire \CPU|Datapath|storemux|f[0]~2_combout ;
wire \CPU|Datapath|REGFILE|data~391_combout ;
wire \CPU|Datapath|REGFILE|data~14_q ;
wire \CPU|Datapath|REGFILE|data~296_combout ;
wire \CPU|Datapath|REGFILE|data~387_combout ;
wire \CPU|Datapath|REGFILE|data~78_q ;
wire \CPU|Datapath|REGFILE|data~300_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~6_combout ;
wire \CPU|Datapath|ALU|Equal0~8_combout ;
wire \CPU|Datapath|alumux|f[14]~34_combout ;
wire \CPU|Datapath|ALU|Selector6~1_combout ;
wire \CPU|Datapath|ALU|Selector1~3_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~2 ;
wire \CPU|Datapath|ALU_IMM|Add0~6 ;
wire \CPU|Datapath|ALU_IMM|Add0~10 ;
wire \CPU|Datapath|ALU_IMM|Add0~14 ;
wire \CPU|Datapath|ALU_IMM|Add0~18 ;
wire \CPU|Datapath|ALU_IMM|Add0~21_sumout ;
wire \CPU|Datapath|regfilemux|f[1]~56_combout ;
wire \CPU|Datapath|regfilemux|f[1]~57_combout ;
wire \CPU|Datapath|_adder|Add0~1_sumout ;
wire \CPU|Datapath|regfilemux|f[1]~55_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~5_sumout ;
wire \CPU|Datapath|regfilemux|f[1]~58_combout ;
wire \CPU|Datapath|REGFILE|data~113_q ;
wire \CPU|Datapath|REGFILE|data~97_q ;
wire \CPU|Datapath|REGFILE|data~81_q ;
wire \CPU|Datapath|REGFILE|data~49_q ;
wire \CPU|Datapath|REGFILE|data~17feeder_combout ;
wire \CPU|Datapath|REGFILE|data~17_q ;
wire \CPU|Datapath|REGFILE|data~33_q ;
wire \CPU|Datapath|REGFILE|data~1_q ;
wire \CPU|Datapath|REGFILE|data~264_combout ;
wire \CPU|Datapath|REGFILE|data~65_q ;
wire \CPU|Datapath|REGFILE|data~268_combout ;
wire \CPU|Datapath|_plus2|Add0~1_sumout ;
wire \CPU|Datapath|_adder2|Add0~1_sumout ;
wire \CPU|Datapath|pcmux|f[1]~0_combout ;
wire \CPU|Control|WideOr3~combout ;
wire \CPU|Datapath|_adder|Add0~2 ;
wire \CPU|Datapath|_adder|Add0~6 ;
wire \CPU|Datapath|_adder|Add0~10 ;
wire \CPU|Datapath|_adder|Add0~14 ;
wire \CPU|Datapath|_adder|Add0~17_sumout ;
wire \CPU|Datapath|regfilemux|f[5]~23_combout ;
wire \CPU|Datapath|regfilemux|f[5]~22_combout ;
wire \CPU|Datapath|regfilemux|f[5]~24_combout ;
wire \CPU|Datapath|regfilemux|f[5]~25_combout ;
wire \CPU|Datapath|REGFILE|data~53_q ;
wire \CPU|Datapath|REGFILE|data~37_q ;
wire \CPU|Datapath|REGFILE|data~21feeder_combout ;
wire \CPU|Datapath|REGFILE|data~21_q ;
wire \CPU|Datapath|REGFILE|data~5_q ;
wire \CPU|Datapath|REGFILE|data~360_combout ;
wire \CPU|Datapath|REGFILE|data~85_q ;
wire \CPU|Datapath|REGFILE|data~101_q ;
wire \CPU|Datapath|REGFILE|data~117_q ;
wire \CPU|Datapath|REGFILE|data~69_q ;
wire \CPU|Datapath|REGFILE|data~364_combout ;
wire \CPU|Datapath|_plus2|Add0~2 ;
wire \CPU|Datapath|_plus2|Add0~6 ;
wire \CPU|Datapath|_plus2|Add0~10 ;
wire \CPU|Datapath|_plus2|Add0~14 ;
wire \CPU|Datapath|_plus2|Add0~17_sumout ;
wire \CPU|Datapath|_adder2|Add0~14 ;
wire \CPU|Datapath|_adder2|Add0~17_sumout ;
wire \CPU|Datapath|pcmux|f[5]~4_combout ;
wire \CPU|Datapath|_adder|Add0~18 ;
wire \CPU|Datapath|_adder|Add0~21_sumout ;
wire \CPU|Datapath|_plus2|Add0~18 ;
wire \CPU|Datapath|_plus2|Add0~21_sumout ;
wire \CPU|Datapath|regfilemux|f[6]~12_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~22 ;
wire \CPU|Datapath|ALU_IMM|Add0~25_sumout ;
wire \CPU|Datapath|regfilemux|f[6]~14_combout ;
wire \CPU|Datapath|regfilemux|f[6]~15_combout ;
wire \CPU|Datapath|REGFILE|data~118_q ;
wire \CPU|Datapath|REGFILE|data~86_q ;
wire \CPU|Datapath|REGFILE|data~102_q ;
wire \CPU|Datapath|REGFILE|data~54_q ;
wire \CPU|Datapath|REGFILE|data~38_q ;
wire \CPU|Datapath|REGFILE|data~22_q ;
wire \CPU|Datapath|REGFILE|data~6_q ;
wire \CPU|Datapath|REGFILE|data~368_combout ;
wire \CPU|Datapath|REGFILE|data~70_q ;
wire \CPU|Datapath|REGFILE|data~372_combout ;
wire \CPU|Datapath|_adder2|Add0~18 ;
wire \CPU|Datapath|_adder2|Add0~21_sumout ;
wire \CPU|Datapath|pcmux|f[6]~5_combout ;
wire \CPU|Datapath|_plus2|Add0~22 ;
wire \CPU|Datapath|_plus2|Add0~25_sumout ;
wire \CPU|Datapath|_adder|Add0~22 ;
wire \CPU|Datapath|_adder|Add0~25_sumout ;
wire \CPU|Datapath|regfilemux|f[7]~17_combout ;
wire \CPU|Datapath|regfilemux|f[7]~16_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~26 ;
wire \CPU|Datapath|ALU_IMM|Add0~29_sumout ;
wire \CPU|Datapath|regfilemux|f[7]~18_combout ;
wire \CPU|Datapath|REGFILE|data~119_q ;
wire \CPU|Datapath|REGFILE|data~87_q ;
wire \CPU|Datapath|REGFILE|data~103_q ;
wire \CPU|Datapath|REGFILE|data~23_q ;
wire \CPU|Datapath|REGFILE|data~55_q ;
wire \CPU|Datapath|REGFILE|data~39_q ;
wire \CPU|Datapath|REGFILE|data~7_q ;
wire \CPU|Datapath|REGFILE|data~352_combout ;
wire \CPU|Datapath|REGFILE|data~71_q ;
wire \CPU|Datapath|REGFILE|data~356_combout ;
wire \CPU|Datapath|_adder2|Add0~22 ;
wire \CPU|Datapath|_adder2|Add0~25_sumout ;
wire \CPU|Datapath|pcmux|f[7]~6_combout ;
wire \CPU|Datapath|_adder2|Add0~26 ;
wire \CPU|Datapath|_adder2|Add0~29_sumout ;
wire \CPU|Datapath|_plus2|Add0~26 ;
wire \CPU|Datapath|_plus2|Add0~29_sumout ;
wire \CPU|Datapath|_adder|Add0~26 ;
wire \CPU|Datapath|_adder|Add0~29_sumout ;
wire \CPU|Datapath|regfilemux|f[8]~37_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~30 ;
wire \CPU|Datapath|ALU_IMM|Add0~33_sumout ;
wire \CPU|Datapath|regfilemux|f[8]~38_combout ;
wire \CPU|Datapath|REGFILE|data~88_q ;
wire \CPU|Datapath|REGFILE|data~104_q ;
wire \CPU|Datapath|REGFILE|data~120_q ;
wire \CPU|Datapath|REGFILE|data~24_q ;
wire \CPU|Datapath|REGFILE|data~56_q ;
wire \CPU|Datapath|REGFILE|data~40_q ;
wire \CPU|Datapath|REGFILE|data~8_q ;
wire \CPU|Datapath|REGFILE|data~320_combout ;
wire \CPU|Datapath|REGFILE|data~72_q ;
wire \CPU|Datapath|REGFILE|data~324_combout ;
wire \CPU|Datapath|pcmux|f[8]~7_combout ;
wire \CPU|Datapath|_adder2|Add0~30 ;
wire \CPU|Datapath|_adder2|Add0~34 ;
wire \CPU|Datapath|_adder2|Add0~38 ;
wire \CPU|Datapath|_adder2|Add0~41_sumout ;
wire \CPU|Datapath|_plus2|Add0~38 ;
wire \CPU|Datapath|_plus2|Add0~41_sumout ;
wire \CPU|Datapath|ALU|Equal0~3_combout ;
wire \CPU|Datapath|REGFILE|data~115_q ;
wire \CPU|Datapath|REGFILE|data~99_q ;
wire \CPU|Datapath|REGFILE|data~19feeder_combout ;
wire \CPU|Datapath|REGFILE|data~19_q ;
wire \CPU|Datapath|REGFILE|data~35_q ;
wire \CPU|Datapath|REGFILE|data~51feeder_combout ;
wire \CPU|Datapath|REGFILE|data~51_q ;
wire \CPU|Datapath|REGFILE|data~3_q ;
wire \CPU|Datapath|REGFILE|data~248_combout ;
wire \CPU|Datapath|REGFILE|data~67_q ;
wire \CPU|Datapath|REGFILE|data~252_combout ;
wire \CPU|Datapath|alumux|f[3]~23_combout ;
wire \CPU|Datapath|alumux|f[3]~24_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~14_combout ;
wire \CPU|Datapath|REGFILE|data~80_q ;
wire \CPU|Datapath|REGFILE|data~96_q ;
wire \CPU|Datapath|REGFILE|data~16feeder_combout ;
wire \CPU|Datapath|REGFILE|data~16_q ;
wire \CPU|Datapath|REGFILE|data~48_q ;
wire \CPU|Datapath|REGFILE|data~32_q ;
wire \CPU|Datapath|REGFILE|data~0_q ;
wire \CPU|Datapath|REGFILE|data~128_combout ;
wire \CPU|Datapath|REGFILE|data~64_q ;
wire \CPU|Datapath|REGFILE|data~132_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~13_combout ;
wire \CPU|Control|truncate~0_combout ;
wire \CPU|Datapath|ALU|Selector6~4_combout ;
wire \CPU|Datapath|REGFILE|data~108_q ;
wire \CPU|Datapath|REGFILE|data~124_q ;
wire \CPU|Datapath|REGFILE|data~60_q ;
wire \CPU|Datapath|REGFILE|data~44_q ;
wire \CPU|Datapath|REGFILE|data~28feeder_combout ;
wire \CPU|Datapath|REGFILE|data~28_q ;
wire \CPU|Datapath|REGFILE|data~12_q ;
wire \CPU|Datapath|REGFILE|data~184_combout ;
wire \CPU|Datapath|REGFILE|data~76_q ;
wire \CPU|Datapath|REGFILE|data~188_combout ;
wire \CPU|Datapath|alumux|f[12]~32_combout ;
wire \CPU|Datapath|REGFILE|data~43_q ;
wire \CPU|Datapath|REGFILE|data~59feeder_combout ;
wire \CPU|Datapath|REGFILE|data~59_q ;
wire \CPU|Datapath|REGFILE|data~27_q ;
wire \CPU|Datapath|REGFILE|data~11_q ;
wire \CPU|Datapath|REGFILE|data~176_combout ;
wire \CPU|Datapath|REGFILE|data~107_q ;
wire \CPU|Datapath|REGFILE|data~91_q ;
wire \CPU|Datapath|REGFILE|data~75_q ;
wire \CPU|Datapath|REGFILE|data~180_combout ;
wire \CPU|Datapath|alumux|f[11]~31_combout ;
wire \CPU|Datapath|REGFILE|data~106_q ;
wire \CPU|Datapath|REGFILE|data~90_q ;
wire \CPU|Datapath|REGFILE|data~58_q ;
wire \CPU|Datapath|REGFILE|data~26_q ;
wire \CPU|Datapath|REGFILE|data~42_q ;
wire \CPU|Datapath|REGFILE|data~10_q ;
wire \CPU|Datapath|REGFILE|data~336_combout ;
wire \CPU|Datapath|REGFILE|data~74_q ;
wire \CPU|Datapath|REGFILE|data~340_combout ;
wire \CPU|Datapath|REGFILE|data~121_q ;
wire \CPU|Datapath|REGFILE|data~105_q ;
wire \CPU|Datapath|REGFILE|data~25_q ;
wire \CPU|Datapath|REGFILE|data~41_q ;
wire \CPU|Datapath|REGFILE|data~57_q ;
wire \CPU|Datapath|REGFILE|data~9_q ;
wire \CPU|Datapath|REGFILE|data~208_combout ;
wire \CPU|Datapath|REGFILE|data~73_q ;
wire \CPU|Datapath|REGFILE|data~212_combout ;
wire \CPU|Datapath|alumux|f[9]~29_combout ;
wire \CPU|Datapath|REGFILE|data~200_combout ;
wire \CPU|Datapath|REGFILE|data~204_combout ;
wire \CPU|Datapath|alumux|f[8]~28_combout ;
wire \CPU|Datapath|REGFILE|data~152_combout ;
wire \CPU|Datapath|REGFILE|data~156_combout ;
wire \CPU|Datapath|REGFILE|data~144_combout ;
wire \CPU|Datapath|REGFILE|data~148_combout ;
wire \CPU|Datapath|REGFILE|data~168_combout ;
wire \CPU|Datapath|REGFILE|data~172_combout ;
wire \CPU|Datapath|alumux|f[5]~19_combout ;
wire \CPU|Datapath|alumux|f[4]~17_combout ;
wire \CPU|Datapath|alumux|f[4]~18_combout ;
wire \CPU|Datapath|alumux|f[4]~27_combout ;
wire \CPU|Datapath|alumux|f[2]~20_combout ;
wire \CPU|Datapath|REGFILE|data~18feeder_combout ;
wire \CPU|Datapath|REGFILE|data~18_q ;
wire \CPU|Datapath|REGFILE|data~34_q ;
wire \CPU|Datapath|REGFILE|data~50feeder_combout ;
wire \CPU|Datapath|REGFILE|data~50_q ;
wire \CPU|Datapath|REGFILE|data~2_q ;
wire \CPU|Datapath|REGFILE|data~240_combout ;
wire \CPU|Datapath|REGFILE|data~98_q ;
wire \CPU|Datapath|REGFILE|data~82_q ;
wire \CPU|Datapath|REGFILE|data~66_q ;
wire \CPU|Datapath|REGFILE|data~244_combout ;
wire \CPU|Datapath|REGFILE|data~256_combout ;
wire \CPU|Datapath|REGFILE|data~260_combout ;
wire \CPU|Datapath|alumux|f[0]~16_combout ;
wire \CPU|Datapath|ALU|Add0~5 ;
wire \CPU|Datapath|ALU|Add0~9 ;
wire \CPU|Datapath|ALU|Add0~13 ;
wire \CPU|Datapath|ALU|Add0~17 ;
wire \CPU|Datapath|ALU|Add0~21 ;
wire \CPU|Datapath|ALU|Add0~25 ;
wire \CPU|Datapath|ALU|Add0~29 ;
wire \CPU|Datapath|ALU|Add0~33 ;
wire \CPU|Datapath|ALU|Add0~37 ;
wire \CPU|Datapath|ALU|Add0~41 ;
wire \CPU|Datapath|ALU|Add0~45 ;
wire \CPU|Datapath|ALU|Add0~49 ;
wire \CPU|Datapath|ALU|Add0~52_sumout ;
wire \CPU|Datapath|ALU|ShiftLeft0~27_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~15_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~20_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~19_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~26_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~28_combout ;
wire \CPU|Datapath|ALU|Equal0~6_combout ;
wire \CPU|Datapath|ALU|Selector14~9_combout ;
wire \CPU|Datapath|ALU|Selector3~1_combout ;
wire \CPU|Datapath|ALU|Selector2~0_combout ;
wire \CPU|Datapath|ALU|Selector2~1_combout ;
wire \CPU|Datapath|ALU|Selector2~2_combout ;
wire \CPU|Datapath|ALU|ShiftRight0~4_combout ;
wire \CPU|Datapath|ALU|Selector2~5_combout ;
wire \CPU|Datapath|ALU|Selector2~9_combout ;
wire \CPU|Datapath|ALU|Selector2~6_combout ;
wire \CPU|Datapath|REGFILE|data~109_q ;
wire \CPU|Datapath|REGFILE|data~93_q ;
wire \CPU|Datapath|REGFILE|data~61_q ;
wire \CPU|Datapath|REGFILE|data~45_q ;
wire \CPU|Datapath|REGFILE|data~29_q ;
wire \CPU|Datapath|REGFILE|data~13_q ;
wire \CPU|Datapath|REGFILE|data~192_combout ;
wire \CPU|Datapath|REGFILE|data~77_q ;
wire \CPU|Datapath|REGFILE|data~196_combout ;
wire \CPU|Datapath|alumux|f[13]~33_combout ;
wire \CPU|Datapath|ALU|Selector2~4_combout ;
wire \CPU|Datapath|ALU|Selector2~7_combout ;
wire \CPU|Datapath|ALU|Add0~53 ;
wire \CPU|Datapath|ALU|Add0~56_sumout ;
wire \CPU|Datapath|ALU|ShiftLeft0~10_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~21_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~22_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~16_combout ;
wire \CPU|Datapath|ALU|Selector2~3_combout ;
wire \CPU|Datapath|ALU|Selector2~8_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~34 ;
wire \CPU|Datapath|ALU_IMM|Add0~38 ;
wire \CPU|Datapath|ALU_IMM|Add0~42 ;
wire \CPU|Datapath|ALU_IMM|Add0~46 ;
wire \CPU|Datapath|ALU_IMM|Add0~50 ;
wire \CPU|Datapath|ALU_IMM|Add0~53_sumout ;
wire \CPU|Datapath|regfilemux|f[13]~34_combout ;
wire \CPU|Datapath|regfilemux|f[13]~35_combout ;
wire \CPU|Datapath|regfilemux|f[13]~36_combout ;
wire \CPU|Datapath|REGFILE|data~125_q ;
wire \CPU|Datapath|REGFILE|data~312_combout ;
wire \CPU|Datapath|REGFILE|data~316_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~2_combout ;
wire \CPU|Datapath|ALU|Selector3~2_combout ;
wire \CPU|Datapath|ALU|Selector3~3_combout ;
wire \CPU|Datapath|ALU|Selector3~4_combout ;
wire \CPU|Datapath|regfilemux|f[12]~31_combout ;
wire \CPU|Datapath|regfilemux|f[12]~32_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~49_sumout ;
wire \CPU|Datapath|regfilemux|f[12]~33_combout ;
wire \CPU|Datapath|REGFILE|data~92_q ;
wire \CPU|Datapath|REGFILE|data~304_combout ;
wire \CPU|Datapath|REGFILE|data~308_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~7_combout ;
wire \CPU|Datapath|ALU|Selector6~0_combout ;
wire \CPU|Datapath|ALU|ShiftRight0~1_combout ;
wire \CPU|Datapath|ALU|Selector6~5_combout ;
wire \CPU|Datapath|ALU|Selector6~8_combout ;
wire \CPU|Datapath|ALU|Add0~40_sumout ;
wire \CPU|Datapath|ALU|ShiftRight0~0_combout ;
wire \CPU|Datapath|ALU|Selector4~0_combout ;
wire \CPU|Datapath|ALU|Selector6~6_combout ;
wire \CPU|Datapath|ALU|Selector6~3_combout ;
wire \CPU|Datapath|ALU|Selector6~9_combout ;
wire \CPU|Datapath|ALU|Selector6~2_combout ;
wire \CPU|Datapath|ALU|Selector6~7_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~37_sumout ;
wire \CPU|Datapath|_adder|Add0~30 ;
wire \CPU|Datapath|_adder|Add0~33_sumout ;
wire \CPU|Datapath|regfilemux|f[9]~39_combout ;
wire \CPU|Datapath|regfilemux|f[9]~40_combout ;
wire \CPU|Datapath|REGFILE|data~89_q ;
wire \CPU|Datapath|REGFILE|data~328_combout ;
wire \CPU|Datapath|REGFILE|data~332_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~24_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~23_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~25_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~10_combout ;
wire \CPU|Datapath|ALU|Selector4~2_combout ;
wire \CPU|Datapath|ALU|Selector4~3_combout ;
wire \CPU|Datapath|ALU|Selector4~1_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~18_combout ;
wire \CPU|Datapath|ALU|Selector4~4_combout ;
wire \CPU|Datapath|ALU|Selector4~5_combout ;
wire \CPU|Datapath|ALU|Add0~48_sumout ;
wire \CPU|Datapath|ALU|Selector4~6_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~45_sumout ;
wire \CPU|Datapath|regfilemux|f[11]~30_combout ;
wire \CPU|Datapath|REGFILE|data~123_q ;
wire \CPU|Datapath|REGFILE|data~344_combout ;
wire \CPU|Datapath|REGFILE|data~348_combout ;
wire \CPU|Datapath|_adder|Add0~34 ;
wire \CPU|Datapath|_adder|Add0~38 ;
wire \CPU|Datapath|_adder|Add0~41_sumout ;
wire \CPU|Datapath|pcmux|f[11]~10_combout ;
wire \CPU|Datapath|_adder|Add0~42 ;
wire \CPU|Datapath|_adder|Add0~45_sumout ;
wire \CPU|Datapath|_plus2|Add0~42 ;
wire \CPU|Datapath|_plus2|Add0~45_sumout ;
wire \CPU|Datapath|_adder2|Add0~42 ;
wire \CPU|Datapath|_adder2|Add0~45_sumout ;
wire \CPU|Datapath|pcmux|f[12]~11_combout ;
wire \CPU|Datapath|_adder|Add0~46 ;
wire \CPU|Datapath|_adder|Add0~49_sumout ;
wire \CPU|Datapath|_plus2|Add0~46 ;
wire \CPU|Datapath|_plus2|Add0~49_sumout ;
wire \CPU|Datapath|_adder2|Add0~46 ;
wire \CPU|Datapath|_adder2|Add0~49_sumout ;
wire \CPU|Datapath|pcmux|f[13]~12_combout ;
wire \CPU|Datapath|_adder|Add0~50 ;
wire \CPU|Datapath|_adder|Add0~53_sumout ;
wire \CPU|Datapath|_plus2|Add0~50 ;
wire \CPU|Datapath|_plus2|Add0~53_sumout ;
wire \CPU|Datapath|_adder2|Add0~50 ;
wire \CPU|Datapath|_adder2|Add0~53_sumout ;
wire \CPU|Datapath|pcmux|f[14]~13_combout ;
wire \CPU|Datapath|_adder|Add0~54 ;
wire \CPU|Datapath|_adder|Add0~57_sumout ;
wire \CPU|Datapath|_plus2|Add0~54 ;
wire \CPU|Datapath|_plus2|Add0~57_sumout ;
wire \CPU|Datapath|_adder2|Add0~54 ;
wire \CPU|Datapath|_adder2|Add0~57_sumout ;
wire \CPU|Datapath|pcmux|f[15]~14_combout ;
wire \CPU|Datapath|regfilemux|f[15]~45_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~29_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~30_combout ;
wire \CPU|Datapath|ALU|Selector0~0_combout ;
wire \CPU|Datapath|REGFILE|data~111_q ;
wire \CPU|Datapath|REGFILE|data~95_q ;
wire \CPU|Datapath|REGFILE|data~31_q ;
wire \CPU|Datapath|REGFILE|data~63feeder_combout ;
wire \CPU|Datapath|REGFILE|data~63_q ;
wire \CPU|Datapath|REGFILE|data~47_q ;
wire \CPU|Datapath|REGFILE|data~15_q ;
wire \CPU|Datapath|REGFILE|data~232_combout ;
wire \CPU|Datapath|REGFILE|data~79_q ;
wire \CPU|Datapath|REGFILE|data~236_combout ;
wire \CPU|Datapath|alumux|f[15]~35_combout ;
wire \CPU|Datapath|ALU|Selector0~2_combout ;
wire \CPU|Datapath|ALU|Selector0~1_combout ;
wire \CPU|Datapath|ALU|Selector0~3_combout ;
wire \CPU|Datapath|ALU|Add0~57 ;
wire \CPU|Datapath|ALU|Add0~61 ;
wire \CPU|Datapath|ALU|Add0~64_sumout ;
wire \CPU|Datapath|ALU|Selector0~4_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~54 ;
wire \CPU|Datapath|ALU_IMM|Add0~58 ;
wire \CPU|Datapath|ALU_IMM|Add0~61_sumout ;
wire \CPU|Datapath|regfilemux|f[15]~46_combout ;
wire \CPU|Datapath|REGFILE|data~127_q ;
wire \CPU|Datapath|REGFILE|data~288_combout ;
wire \CPU|Datapath|REGFILE|data~292_combout ;
wire \CPU|Datapath|ALU|Selector1~4_combout ;
wire \CPU|Datapath|ALU|ShiftRight0~3_combout ;
wire \CPU|Datapath|ALU|Selector1~5_combout ;
wire \CPU|Datapath|ALU|Selector1~6_combout ;
wire \CPU|Datapath|ALU|Add0~60_sumout ;
wire \CPU|Datapath|ALU|ShiftLeft0~17_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~31_combout ;
wire \CPU|Datapath|ALU|Selector1~0_combout ;
wire \CPU|Datapath|ALU|Selector1~1_combout ;
wire \CPU|Datapath|ALU|Selector1~2_combout ;
wire \CPU|Datapath|ALU|Selector1~7_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~57_sumout ;
wire \CPU|Datapath|regfilemux|f[14]~43_combout ;
wire \CPU|Datapath|regfilemux|f[14]~44_combout ;
wire \CPU|Datapath|REGFILE|data~94_q ;
wire \CPU|Datapath|REGFILE|data~224_combout ;
wire \CPU|Datapath|REGFILE|data~228_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~4_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~3_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~2_combout ;
wire \CPU|Datapath|ALU|Selector14~1_combout ;
wire \CPU|Datapath|ALU|Selector14~2_combout ;
wire \CPU|Datapath|ALU|Selector10~0_combout ;
wire \CPU|Datapath|ALU|Selector14~3_combout ;
wire \CPU|Datapath|ALU|Selector14~5_combout ;
wire \CPU|Datapath|ALU|Selector14~6_combout ;
wire \CPU|Datapath|ALU|Selector15~4_combout ;
wire \CPU|Datapath|ALU|Add0~8_sumout ;
wire \CPU|Datapath|ALU|Selector14~7_combout ;
wire \CPU|Datapath|ALU|Selector9~0_combout ;
wire \CPU|Datapath|ALU|Selector14~4_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~6_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~7_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~9_combout ;
wire \CPU|Datapath|ALU|Selector14~0_combout ;
wire \CPU|Datapath|ALU|Selector14~8_combout ;
wire \CPU|Datapath|REGFILE|data~385_combout ;
wire \CPU|Datapath|REGFILE|data~84_q ;
wire \CPU|Datapath|REGFILE|data~100_q ;
wire \CPU|Datapath|REGFILE|data~52feeder_combout ;
wire \CPU|Datapath|REGFILE|data~52_q ;
wire \CPU|Datapath|REGFILE|data~36_q ;
wire \CPU|Datapath|REGFILE|data~20feeder_combout ;
wire \CPU|Datapath|REGFILE|data~20_q ;
wire \CPU|Datapath|REGFILE|data~4_q ;
wire \CPU|Datapath|REGFILE|data~160_combout ;
wire \CPU|Datapath|REGFILE|data~68_q ;
wire \CPU|Datapath|REGFILE|data~164_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~1_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~5_combout ;
wire \CPU|Datapath|ALU|Selector3~0_combout ;
wire \CPU|Datapath|ALU|Selector7~2_combout ;
wire \CPU|Datapath|ALU|Selector7~3_combout ;
wire \CPU|Datapath|ALU|Selector7~4_combout ;
wire \CPU|Datapath|ALU|Selector7~0_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~3_combout ;
wire \CPU|Datapath|ALU|Selector7~1_combout ;
wire \CPU|Datapath|ALU|Add0~36_sumout ;
wire \CPU|Datapath|ALU|Selector7~5_combout ;
wire \CPU|Datapath|_adder2|Add0~33_sumout ;
wire \CPU|Datapath|_plus2|Add0~30 ;
wire \CPU|Datapath|_plus2|Add0~33_sumout ;
wire \CPU|Datapath|pcmux|f[9]~8_combout ;
wire \CPU|Datapath|_plus2|Add0~34 ;
wire \CPU|Datapath|_plus2|Add0~37_sumout ;
wire \CPU|Datapath|_adder|Add0~37_sumout ;
wire \CPU|Datapath|_adder2|Add0~37_sumout ;
wire \CPU|Datapath|pcmux|f[10]~9_combout ;
wire \CPU|Datapath|regfilemux|f[10]~41_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~41_sumout ;
wire \CPU|Datapath|regfilemux|f[10]~42_combout ;
wire \CPU|Datapath|REGFILE|data~122_q ;
wire \CPU|Datapath|REGFILE|data~216_combout ;
wire \CPU|Datapath|REGFILE|data~220_combout ;
wire \CPU|Datapath|alumux|f[10]~30_combout ;
wire \CPU|Datapath|ALU|Add0~44_sumout ;
wire \CPU|Datapath|ALU|ShiftRight1~8_combout ;
wire \CPU|Datapath|ALU|Selector5~2_combout ;
wire \CPU|Datapath|ALU|Selector5~3_combout ;
wire \CPU|Datapath|ALU|ShiftRight0~2_combout ;
wire \CPU|Datapath|ALU|ShiftRight0~5_combout ;
wire \CPU|Datapath|ALU|Selector5~0_combout ;
wire \CPU|Datapath|ALU|Selector5~1_combout ;
wire \CPU|Datapath|ALU|Selector5~4_combout ;
wire \CPU|Datapath|regfilemux|f[2]~48_combout ;
wire \CPU|Datapath|regfilemux|f[2]~49_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~9_sumout ;
wire \CPU|Datapath|_adder|Add0~5_sumout ;
wire \CPU|Datapath|regfilemux|f[2]~47_combout ;
wire \CPU|Datapath|regfilemux|f[2]~50_combout ;
wire \CPU|Datapath|REGFILE|data~114_q ;
wire \CPU|Datapath|REGFILE|data~280_combout ;
wire \CPU|Datapath|REGFILE|data~284_combout ;
wire \CPU|Datapath|_plus2|Add0~5_sumout ;
wire \CPU|Datapath|_adder2|Add0~2 ;
wire \CPU|Datapath|_adder2|Add0~5_sumout ;
wire \CPU|Datapath|pcmux|f[2]~1_combout ;
wire \CPU|Datapath|_adder2|Add0~6 ;
wire \CPU|Datapath|_adder2|Add0~10 ;
wire \CPU|Datapath|_adder2|Add0~13_sumout ;
wire \CPU|Datapath|_plus2|Add0~13_sumout ;
wire \CPU|Datapath|pcmux|f[4]~3_combout ;
wire \CPU|Datapath|_adder|Add0~13_sumout ;
wire \CPU|Datapath|regfilemux|f[4]~20_combout ;
wire \CPU|Datapath|regfilemux|f[4]~19_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~17_sumout ;
wire \CPU|Datapath|regfilemux|f[4]~21_combout ;
wire \CPU|Datapath|REGFILE|data~116_q ;
wire \CPU|Datapath|REGFILE|data~376_combout ;
wire \CPU|Datapath|REGFILE|data~380_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~8_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~11_combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~12_combout ;
wire \CPU|Datapath|ALU|Selector13~0_combout ;
wire \CPU|Datapath|ALU|Selector13~2_combout ;
wire \CPU|Datapath|ALU|Selector9~1_combout ;
wire \CPU|Datapath|ALU|Selector13~3_combout ;
wire \CPU|Datapath|ALU|Add0~12_sumout ;
wire \CPU|Datapath|ALU|Selector13~4_combout ;
wire \CPU|Datapath|ALU|Selector13~1_combout ;
wire \CPU|Datapath|ALU|Selector13~5_combout ;
wire \CPU|Datapath|_adder2|Add0~9_sumout ;
wire \CPU|Datapath|_adder|Add0~9_sumout ;
wire \CPU|Datapath|_plus2|Add0~9_sumout ;
wire \CPU|Datapath|pcmux|f[3]~2_combout ;
wire \CPU|Datapath|regfilemux|f[3]~51_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~13_sumout ;
wire \CPU|Datapath|regfilemux|f[3]~52_combout ;
wire \CPU|Datapath|regfilemux|f[3]~53_combout ;
wire \CPU|Datapath|regfilemux|f[3]~54_combout ;
wire \CPU|Datapath|REGFILE|data~83_q ;
wire \CPU|Datapath|REGFILE|data~272_combout ;
wire \CPU|Datapath|REGFILE|data~276_combout ;
wire \CPU|Datapath|ALU|Selector12~6_combout ;
wire \CPU|Datapath|ALU|Selector12~3_combout ;
wire \CPU|Datapath|ALU|Selector12~4_combout ;
wire \CPU|Datapath|ALU|Add0~16_sumout ;
wire \CPU|Datapath|ALU|Selector12~5_combout ;
wire \CPU|Datapath|ALU|Selector12~0_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~9_combout ;
wire \CPU|Datapath|ALU|Selector12~1_combout ;
wire \CPU|Datapath|ALU|Selector12~2_combout ;
wire \CPU|Datapath|ALU|Selector12~7_combout ;
wire \CPU|Datapath|regfilemux|f[11]~28_combout ;
wire \CPU|Datapath|regfilemux|f[11]~29_combout ;
wire \CPU|Datapath|GENCC|WideOr0~2_combout ;
wire \CPU|Datapath|GENCC|WideOr0~4_combout ;
wire \CPU|Datapath|GENCC|WideOr0~5_combout ;
wire \CPU|Datapath|GENCC|WideOr0~3_combout ;
wire \CPU|Datapath|GENCC|WideOr0~1_combout ;
wire \CPU|Datapath|GENCC|WideOr0~7_combout ;
wire \CPU|Datapath|GENCC|WideOr0~6_combout ;
wire \CPU|Datapath|GENCC|WideOr0~0_combout ;
wire \CPU|Datapath|GENCC|out[0]~0_combout ;
wire \CPU|Datapath|GENCC|WideOr0~combout ;
wire \CPU|Datapath|CCCOMP|out~0_combout ;
wire \CPU|Datapath|CCCOMP|out~combout ;
wire \CPU|Control|Selector23~0_combout ;
wire \CPU|Control|state.br_taken~q ;
wire \CPU|Control|Selector15~0_combout ;
wire \CPU|Control|Selector45~0_combout ;
wire \CPU|Control|state.stb2_odd~q ;
wire \CPU|Control|Selector28~0_combout ;
wire \CPU|Control|state.str2~q ;
wire \CPU|Control|Selector46~0_combout ;
wire \CPU|Control|state.stb2_even~q ;
wire \CPU|Control|Selector50~0_combout ;
wire \CPU|Control|state.sti4~q ;
wire \CPU|Control|WideOr20~combout ;
wire \CPU|Control|Selector15~1_combout ;
wire \CPU|Control|state.fetch1~q ;
wire \CPU|Control|Selector16~0_combout ;
wire \CPU|Control|state.fetch2~q ;
wire \CPU|Control|WideOr4~0_combout ;
wire \CPU|Control|WideOr6~combout ;
wire \CPU|Datapath|regfilemux|f[0]~4_combout ;
wire \CPU|Datapath|regfilemux|f[0]~5_combout ;
wire \CPU|Datapath|pc|data[0]~1_combout ;
wire \CPU|Datapath|pc|data[0]~0_combout ;
wire \CPU|Datapath|pc|data[0]~2_combout ;
wire \CPU|Datapath|regfilemux|f[0]~6_combout ;
wire \CPU|Datapath|ALU_IMM|Add0~1_sumout ;
wire \CPU|Datapath|regfilemux|f[0]~1_combout ;
wire \CPU|Datapath|regfilemux|f[0]~3_combout ;
wire \CPU|Datapath|regfilemux|f[0]~7_combout ;
wire \CPU|Datapath|REGFILE|data~112_q ;
wire \CPU|Datapath|REGFILE|data~136_combout ;
wire \CPU|Datapath|REGFILE|data~140_combout ;
wire \CPU|Datapath|alumux|f[0]~22_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~0_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~1_combout ;
wire \CPU|Datapath|ALU|Add0~4_sumout ;
wire \CPU|Datapath|ALU|Selector15~5_combout ;
wire \CPU|Datapath|ALU|Selector15~6_combout ;
wire \CPU|Datapath|ALU|Selector15~7_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~4_combout ;
wire \CPU|Datapath|ALU|ShiftRight1~5_combout ;
wire \CPU|Datapath|ALU|Selector15~8_combout ;
wire \CPU|Datapath|alumux|f[1]~25_combout ;
wire \CPU|Datapath|alumux|f[1]~26_combout ;
wire \CPU|Datapath|ALU|Selector10~1_combout ;
wire \CPU|Datapath|ALU|Selector10~4_combout ;
wire \CPU|Datapath|ALU|Selector10~3_combout ;
wire \CPU|Datapath|ALU|Selector10~6_combout ;
wire \CPU|Datapath|ALU|Selector10~2_combout ;
wire \CPU|Datapath|ALU|Add0~24_sumout ;
wire \CPU|Datapath|ALU|Selector10~5_combout ;
wire \CPU|Control|Selector24~0_combout ;
wire \CPU|Control|state.calc_addr~q ;
wire \CPU|Datapath|alumux|f[4]~15_combout ;
wire \CPU|Control|Selector33~0_combout ;
wire \CPU|Control|state.ldb1~q ;
wire \CPU|Control|WideOr18~combout ;
wire \CPU|Datapath|ALU|ShiftLeft0~0_combout ;
wire \CPU|Datapath|alumux|f[2]~21_combout ;
wire \CPU|Datapath|ALU|Selector9~5_combout ;
wire \CPU|Datapath|ALU|Selector9~7_combout ;
wire \CPU|Datapath|ALU|Selector9~8_combout ;
wire \CPU|Datapath|ALU|Selector9~2_combout ;
wire \CPU|Datapath|ALU|Selector9~3_combout ;
wire \CPU|Datapath|ALU|Selector9~4_combout ;
wire \CPU|Datapath|ALU|Add0~28_sumout ;
wire \CPU|Datapath|ALU|Selector9~6_combout ;
wire \CPU|Control|Selector21~0_combout ;
wire \CPU|Control|state.s_not~q ;
wire \CPU|Control|Selector1~0_combout ;
wire \CPU|Datapath|ALU|Equal0~7_combout ;
wire \CPU|Datapath|ALU|Selector8~1_combout ;
wire \CPU|Datapath|ALU|Selector8~0_combout ;
wire \CPU|Datapath|ALU|Selector8~2_combout ;
wire \CPU|Datapath|ALU|Add0~32_sumout ;
wire \CPU|Datapath|ALU|Selector8~3_combout ;
wire \CPU|Datapath|ALU|Selector8~4_combout ;
wire \CPU|Datapath|ALU|Selector8~5_combout ;
wire \CPU|Datapath|ALU|Selector8~6_combout ;
wire \CPU|Datapath|ALU|Selector8~7_combout ;
wire \CPU|Control|next_states~1_combout ;
wire \CPU|Control|Selector43~0_combout ;
wire \CPU|Control|state.stb1_odd~q ;
wire \CPU|Datapath|MDR|data[2]~0_combout ;
wire \CPU|Control|Selector41~0_combout ;
wire \CPU|Control|state.rshfl~q ;
wire \CPU|Control|WideOr17~combout ;
wire \CPU|Datapath|ALU|Equal0~5_combout ;
wire \CPU|Datapath|ALU|Selector15~3_combout ;
wire \CPU|Datapath|ALU|Selector11~1_combout ;
wire \CPU|Datapath|ALU|Selector11~0_combout ;
wire \CPU|Datapath|ALU|Add0~20_sumout ;
wire \CPU|Datapath|ALU|Selector11~3_combout ;
wire \CPU|Datapath|ALU|Selector11~2_combout ;
wire \CPU|Datapath|ALU|Selector11~4_combout ;
wire \CPU|Datapath|ALU|Selector11~5_combout ;
wire \CPU|Control|Selector18~0_combout ;
wire \CPU|Control|state.decode~q ;
wire \CPU|Control|Selector51~0_combout ;
wire \CPU|Control|state.trap1~q ;
wire \CPU|Control|state.trap2~q ;
wire \CPU|Control|Selector53~0_combout ;
wire \CPU|Control|state.trap3~q ;
wire \CPU|Control|WideOr4~combout ;
wire \CPU|Datapath|MAR|data[8]~0_combout ;
wire \CPU|Datapath|marmux|f[0]~0_combout ;
wire \CPU|Datapath|MAR|data[0]~1_combout ;
wire \CPU|Control|WideOr0~combout ;
wire \CPU|Datapath|MAR|data[8]~2_combout ;
wire \CPU|Datapath|marmux|f[1]~1_combout ;
wire \CPU|Datapath|marmux|f[2]~2_combout ;
wire \CPU|Datapath|marmux|f[3]~3_combout ;
wire \CPU|Datapath|marmux|f[4]~4_combout ;
wire \CPU|Datapath|marmux|f[5]~5_combout ;
wire \CPU|Datapath|marmux|f[6]~6_combout ;
wire \CPU|Datapath|marmux|f[7]~7_combout ;
wire \CPU|Datapath|marmux|f[8]~8_combout ;
wire \CPU|Datapath|marmux|f[9]~9_combout ;
wire \CPU|Datapath|marmux|f[10]~10_combout ;
wire \CPU|Datapath|marmux|f[11]~11_combout ;
wire \CPU|Datapath|marmux|f[12]~12_combout ;
wire \CPU|Datapath|marmux|f[13]~13_combout ;
wire \CPU|Datapath|marmux|f[14]~14_combout ;
wire \CPU|Datapath|marmux|f[15]~15_combout ;
wire [15:0] \CPU|Datapath|MAR|data ;
wire [15:0] \CPU|Datapath|MDR|data ;
wire [15:0] \CPU|Datapath|pc|data ;
wire [2:0] \CPU|Datapath|CC|data ;
wire [15:0] \CPU|Datapath|IR|data ;


// Location: IOOBUF_X0_Y35_N113
stratixiii_io_obuf \pmem_read~output (
	.i(\CPU|Control|WideOr4~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_read~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_read~output .bus_hold = "false";
defparam \pmem_read~output .open_drain_output = "false";
defparam \pmem_read~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N20
stratixiii_io_obuf \pmem_write~output (
	.i(\CPU|Control|WideOr20~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_write~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_write~output .bus_hold = "false";
defparam \pmem_write~output .open_drain_output = "false";
defparam \pmem_write~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y51_N113
stratixiii_io_obuf \pmem_address[0]~output (
	.i(\CPU|Datapath|MAR|data [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[0]~output .bus_hold = "false";
defparam \pmem_address[0]~output .open_drain_output = "false";
defparam \pmem_address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N20
stratixiii_io_obuf \pmem_address[1]~output (
	.i(\CPU|Datapath|MAR|data [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[1]~output .bus_hold = "false";
defparam \pmem_address[1]~output .open_drain_output = "false";
defparam \pmem_address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N113
stratixiii_io_obuf \pmem_address[2]~output (
	.i(\CPU|Datapath|MAR|data [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[2]~output .bus_hold = "false";
defparam \pmem_address[2]~output .open_drain_output = "false";
defparam \pmem_address[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N51
stratixiii_io_obuf \pmem_address[3]~output (
	.i(\CPU|Datapath|MAR|data [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[3]~output .bus_hold = "false";
defparam \pmem_address[3]~output .open_drain_output = "false";
defparam \pmem_address[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N113
stratixiii_io_obuf \pmem_address[4]~output (
	.i(\CPU|Datapath|MAR|data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[4]~output .bus_hold = "false";
defparam \pmem_address[4]~output .open_drain_output = "false";
defparam \pmem_address[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N64
stratixiii_io_obuf \pmem_address[5]~output (
	.i(\CPU|Datapath|MAR|data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[5]~output .bus_hold = "false";
defparam \pmem_address[5]~output .open_drain_output = "false";
defparam \pmem_address[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N82
stratixiii_io_obuf \pmem_address[6]~output (
	.i(\CPU|Datapath|MAR|data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[6]~output .bus_hold = "false";
defparam \pmem_address[6]~output .open_drain_output = "false";
defparam \pmem_address[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N82
stratixiii_io_obuf \pmem_address[7]~output (
	.i(\CPU|Datapath|MAR|data [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[7]~output .bus_hold = "false";
defparam \pmem_address[7]~output .open_drain_output = "false";
defparam \pmem_address[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N20
stratixiii_io_obuf \pmem_address[8]~output (
	.i(\CPU|Datapath|MAR|data [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[8]~output .bus_hold = "false";
defparam \pmem_address[8]~output .open_drain_output = "false";
defparam \pmem_address[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y51_N95
stratixiii_io_obuf \pmem_address[9]~output (
	.i(\CPU|Datapath|MAR|data [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[9]~output .bus_hold = "false";
defparam \pmem_address[9]~output .open_drain_output = "false";
defparam \pmem_address[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y51_N113
stratixiii_io_obuf \pmem_address[10]~output (
	.i(\CPU|Datapath|MAR|data [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[10]~output .bus_hold = "false";
defparam \pmem_address[10]~output .open_drain_output = "false";
defparam \pmem_address[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y51_N33
stratixiii_io_obuf \pmem_address[11]~output (
	.i(\CPU|Datapath|MAR|data [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[11]~output .bus_hold = "false";
defparam \pmem_address[11]~output .open_drain_output = "false";
defparam \pmem_address[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y51_N2
stratixiii_io_obuf \pmem_address[12]~output (
	.i(\CPU|Datapath|MAR|data [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[12]~output .bus_hold = "false";
defparam \pmem_address[12]~output .open_drain_output = "false";
defparam \pmem_address[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N51
stratixiii_io_obuf \pmem_address[13]~output (
	.i(\CPU|Datapath|MAR|data [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[13]~output .bus_hold = "false";
defparam \pmem_address[13]~output .open_drain_output = "false";
defparam \pmem_address[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y51_N82
stratixiii_io_obuf \pmem_address[14]~output (
	.i(\CPU|Datapath|MAR|data [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[14]~output .bus_hold = "false";
defparam \pmem_address[14]~output .open_drain_output = "false";
defparam \pmem_address[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y51_N64
stratixiii_io_obuf \pmem_address[15]~output (
	.i(\CPU|Datapath|MAR|data [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[15]~output .bus_hold = "false";
defparam \pmem_address[15]~output .open_drain_output = "false";
defparam \pmem_address[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N51
stratixiii_io_obuf \pmem_wdata[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[0]~output .bus_hold = "false";
defparam \pmem_wdata[0]~output .open_drain_output = "false";
defparam \pmem_wdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y5_N2
stratixiii_io_obuf \pmem_wdata[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[1]~output .bus_hold = "false";
defparam \pmem_wdata[1]~output .open_drain_output = "false";
defparam \pmem_wdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N113
stratixiii_io_obuf \pmem_wdata[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[2]~output .bus_hold = "false";
defparam \pmem_wdata[2]~output .open_drain_output = "false";
defparam \pmem_wdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N82
stratixiii_io_obuf \pmem_wdata[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[3]~output .bus_hold = "false";
defparam \pmem_wdata[3]~output .open_drain_output = "false";
defparam \pmem_wdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N20
stratixiii_io_obuf \pmem_wdata[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[4]~output .bus_hold = "false";
defparam \pmem_wdata[4]~output .open_drain_output = "false";
defparam \pmem_wdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N2
stratixiii_io_obuf \pmem_wdata[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[5]~output .bus_hold = "false";
defparam \pmem_wdata[5]~output .open_drain_output = "false";
defparam \pmem_wdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y51_N20
stratixiii_io_obuf \pmem_wdata[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[6]~output .bus_hold = "false";
defparam \pmem_wdata[6]~output .open_drain_output = "false";
defparam \pmem_wdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N2
stratixiii_io_obuf \pmem_wdata[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[7]~output .bus_hold = "false";
defparam \pmem_wdata[7]~output .open_drain_output = "false";
defparam \pmem_wdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N113
stratixiii_io_obuf \pmem_wdata[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[8]~output .bus_hold = "false";
defparam \pmem_wdata[8]~output .open_drain_output = "false";
defparam \pmem_wdata[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N95
stratixiii_io_obuf \pmem_wdata[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[9]~output .bus_hold = "false";
defparam \pmem_wdata[9]~output .open_drain_output = "false";
defparam \pmem_wdata[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y51_N82
stratixiii_io_obuf \pmem_wdata[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[10]~output .bus_hold = "false";
defparam \pmem_wdata[10]~output .open_drain_output = "false";
defparam \pmem_wdata[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y51_N51
stratixiii_io_obuf \pmem_wdata[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[11]~output .bus_hold = "false";
defparam \pmem_wdata[11]~output .open_drain_output = "false";
defparam \pmem_wdata[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y17_N51
stratixiii_io_obuf \pmem_wdata[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[12]~output .bus_hold = "false";
defparam \pmem_wdata[12]~output .open_drain_output = "false";
defparam \pmem_wdata[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y51_N82
stratixiii_io_obuf \pmem_wdata[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[13]~output .bus_hold = "false";
defparam \pmem_wdata[13]~output .open_drain_output = "false";
defparam \pmem_wdata[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y51_N113
stratixiii_io_obuf \pmem_wdata[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[14]~output .bus_hold = "false";
defparam \pmem_wdata[14]~output .open_drain_output = "false";
defparam \pmem_wdata[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y51_N113
stratixiii_io_obuf \pmem_wdata[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[15]~output .bus_hold = "false";
defparam \pmem_wdata[15]~output .open_drain_output = "false";
defparam \pmem_wdata[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N64
stratixiii_io_obuf \pmem_wdata[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[16]~output .bus_hold = "false";
defparam \pmem_wdata[16]~output .open_drain_output = "false";
defparam \pmem_wdata[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N113
stratixiii_io_obuf \pmem_wdata[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[17]~output .bus_hold = "false";
defparam \pmem_wdata[17]~output .open_drain_output = "false";
defparam \pmem_wdata[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y51_N20
stratixiii_io_obuf \pmem_wdata[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[18]~output .bus_hold = "false";
defparam \pmem_wdata[18]~output .open_drain_output = "false";
defparam \pmem_wdata[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y51_N20
stratixiii_io_obuf \pmem_wdata[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[19]~output .bus_hold = "false";
defparam \pmem_wdata[19]~output .open_drain_output = "false";
defparam \pmem_wdata[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y29_N64
stratixiii_io_obuf \pmem_wdata[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[20]~output .bus_hold = "false";
defparam \pmem_wdata[20]~output .open_drain_output = "false";
defparam \pmem_wdata[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N82
stratixiii_io_obuf \pmem_wdata[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[21]~output .bus_hold = "false";
defparam \pmem_wdata[21]~output .open_drain_output = "false";
defparam \pmem_wdata[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N82
stratixiii_io_obuf \pmem_wdata[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[22]~output .bus_hold = "false";
defparam \pmem_wdata[22]~output .open_drain_output = "false";
defparam \pmem_wdata[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N113
stratixiii_io_obuf \pmem_wdata[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[23]~output .bus_hold = "false";
defparam \pmem_wdata[23]~output .open_drain_output = "false";
defparam \pmem_wdata[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N113
stratixiii_io_obuf \pmem_wdata[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[24]~output .bus_hold = "false";
defparam \pmem_wdata[24]~output .open_drain_output = "false";
defparam \pmem_wdata[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y51_N82
stratixiii_io_obuf \pmem_wdata[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[25]~output .bus_hold = "false";
defparam \pmem_wdata[25]~output .open_drain_output = "false";
defparam \pmem_wdata[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y51_N51
stratixiii_io_obuf \pmem_wdata[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[26]~output .bus_hold = "false";
defparam \pmem_wdata[26]~output .open_drain_output = "false";
defparam \pmem_wdata[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N113
stratixiii_io_obuf \pmem_wdata[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[27]~output .bus_hold = "false";
defparam \pmem_wdata[27]~output .open_drain_output = "false";
defparam \pmem_wdata[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y32_N82
stratixiii_io_obuf \pmem_wdata[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[28]~output .bus_hold = "false";
defparam \pmem_wdata[28]~output .open_drain_output = "false";
defparam \pmem_wdata[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N20
stratixiii_io_obuf \pmem_wdata[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[29]~output .bus_hold = "false";
defparam \pmem_wdata[29]~output .open_drain_output = "false";
defparam \pmem_wdata[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N82
stratixiii_io_obuf \pmem_wdata[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[30]~output .bus_hold = "false";
defparam \pmem_wdata[30]~output .open_drain_output = "false";
defparam \pmem_wdata[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N51
stratixiii_io_obuf \pmem_wdata[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[31]~output .bus_hold = "false";
defparam \pmem_wdata[31]~output .open_drain_output = "false";
defparam \pmem_wdata[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N113
stratixiii_io_obuf \pmem_wdata[32]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[32]~output .bus_hold = "false";
defparam \pmem_wdata[32]~output .open_drain_output = "false";
defparam \pmem_wdata[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N51
stratixiii_io_obuf \pmem_wdata[33]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[33]~output .bus_hold = "false";
defparam \pmem_wdata[33]~output .open_drain_output = "false";
defparam \pmem_wdata[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N64
stratixiii_io_obuf \pmem_wdata[34]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[34]~output .bus_hold = "false";
defparam \pmem_wdata[34]~output .open_drain_output = "false";
defparam \pmem_wdata[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N113
stratixiii_io_obuf \pmem_wdata[35]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[35]~output .bus_hold = "false";
defparam \pmem_wdata[35]~output .open_drain_output = "false";
defparam \pmem_wdata[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N82
stratixiii_io_obuf \pmem_wdata[36]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[36]~output .bus_hold = "false";
defparam \pmem_wdata[36]~output .open_drain_output = "false";
defparam \pmem_wdata[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N33
stratixiii_io_obuf \pmem_wdata[37]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[37]~output .bus_hold = "false";
defparam \pmem_wdata[37]~output .open_drain_output = "false";
defparam \pmem_wdata[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y51_N20
stratixiii_io_obuf \pmem_wdata[38]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[38]~output .bus_hold = "false";
defparam \pmem_wdata[38]~output .open_drain_output = "false";
defparam \pmem_wdata[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N113
stratixiii_io_obuf \pmem_wdata[39]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[39]~output .bus_hold = "false";
defparam \pmem_wdata[39]~output .open_drain_output = "false";
defparam \pmem_wdata[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y51_N64
stratixiii_io_obuf \pmem_wdata[40]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[40]~output .bus_hold = "false";
defparam \pmem_wdata[40]~output .open_drain_output = "false";
defparam \pmem_wdata[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N113
stratixiii_io_obuf \pmem_wdata[41]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[41]~output .bus_hold = "false";
defparam \pmem_wdata[41]~output .open_drain_output = "false";
defparam \pmem_wdata[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
stratixiii_io_obuf \pmem_wdata[42]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[42]~output .bus_hold = "false";
defparam \pmem_wdata[42]~output .open_drain_output = "false";
defparam \pmem_wdata[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N113
stratixiii_io_obuf \pmem_wdata[43]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[43]~output .bus_hold = "false";
defparam \pmem_wdata[43]~output .open_drain_output = "false";
defparam \pmem_wdata[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N82
stratixiii_io_obuf \pmem_wdata[44]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[44]~output .bus_hold = "false";
defparam \pmem_wdata[44]~output .open_drain_output = "false";
defparam \pmem_wdata[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N82
stratixiii_io_obuf \pmem_wdata[45]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[45]~output .bus_hold = "false";
defparam \pmem_wdata[45]~output .open_drain_output = "false";
defparam \pmem_wdata[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N51
stratixiii_io_obuf \pmem_wdata[46]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[46]~output .bus_hold = "false";
defparam \pmem_wdata[46]~output .open_drain_output = "false";
defparam \pmem_wdata[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y51_N64
stratixiii_io_obuf \pmem_wdata[47]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[47]~output .bus_hold = "false";
defparam \pmem_wdata[47]~output .open_drain_output = "false";
defparam \pmem_wdata[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y51_N51
stratixiii_io_obuf \pmem_wdata[48]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[48]~output .bus_hold = "false";
defparam \pmem_wdata[48]~output .open_drain_output = "false";
defparam \pmem_wdata[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N113
stratixiii_io_obuf \pmem_wdata[49]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[49]~output .bus_hold = "false";
defparam \pmem_wdata[49]~output .open_drain_output = "false";
defparam \pmem_wdata[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y42_N82
stratixiii_io_obuf \pmem_wdata[50]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[50]~output .bus_hold = "false";
defparam \pmem_wdata[50]~output .open_drain_output = "false";
defparam \pmem_wdata[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y51_N113
stratixiii_io_obuf \pmem_wdata[51]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[51]~output .bus_hold = "false";
defparam \pmem_wdata[51]~output .open_drain_output = "false";
defparam \pmem_wdata[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N82
stratixiii_io_obuf \pmem_wdata[52]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[52]~output .bus_hold = "false";
defparam \pmem_wdata[52]~output .open_drain_output = "false";
defparam \pmem_wdata[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N20
stratixiii_io_obuf \pmem_wdata[53]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[53]~output .bus_hold = "false";
defparam \pmem_wdata[53]~output .open_drain_output = "false";
defparam \pmem_wdata[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N51
stratixiii_io_obuf \pmem_wdata[54]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[54]~output .bus_hold = "false";
defparam \pmem_wdata[54]~output .open_drain_output = "false";
defparam \pmem_wdata[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y36_N64
stratixiii_io_obuf \pmem_wdata[55]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[55]~output .bus_hold = "false";
defparam \pmem_wdata[55]~output .open_drain_output = "false";
defparam \pmem_wdata[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y35_N20
stratixiii_io_obuf \pmem_wdata[56]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[56]~output .bus_hold = "false";
defparam \pmem_wdata[56]~output .open_drain_output = "false";
defparam \pmem_wdata[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N113
stratixiii_io_obuf \pmem_wdata[57]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[57]~output .bus_hold = "false";
defparam \pmem_wdata[57]~output .open_drain_output = "false";
defparam \pmem_wdata[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N51
stratixiii_io_obuf \pmem_wdata[58]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[58]~output .bus_hold = "false";
defparam \pmem_wdata[58]~output .open_drain_output = "false";
defparam \pmem_wdata[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y51_N51
stratixiii_io_obuf \pmem_wdata[59]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[59]~output .bus_hold = "false";
defparam \pmem_wdata[59]~output .open_drain_output = "false";
defparam \pmem_wdata[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y51_N82
stratixiii_io_obuf \pmem_wdata[60]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[60]~output .bus_hold = "false";
defparam \pmem_wdata[60]~output .open_drain_output = "false";
defparam \pmem_wdata[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y51_N20
stratixiii_io_obuf \pmem_wdata[61]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[61]~output .bus_hold = "false";
defparam \pmem_wdata[61]~output .open_drain_output = "false";
defparam \pmem_wdata[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N20
stratixiii_io_obuf \pmem_wdata[62]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[62]~output .bus_hold = "false";
defparam \pmem_wdata[62]~output .open_drain_output = "false";
defparam \pmem_wdata[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N82
stratixiii_io_obuf \pmem_wdata[63]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[63]~output .bus_hold = "false";
defparam \pmem_wdata[63]~output .open_drain_output = "false";
defparam \pmem_wdata[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y51_N95
stratixiii_io_obuf \pmem_wdata[64]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[64]~output .bus_hold = "false";
defparam \pmem_wdata[64]~output .open_drain_output = "false";
defparam \pmem_wdata[64]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N82
stratixiii_io_obuf \pmem_wdata[65]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[65]~output .bus_hold = "false";
defparam \pmem_wdata[65]~output .open_drain_output = "false";
defparam \pmem_wdata[65]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y51_N20
stratixiii_io_obuf \pmem_wdata[66]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[66]~output .bus_hold = "false";
defparam \pmem_wdata[66]~output .open_drain_output = "false";
defparam \pmem_wdata[66]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N20
stratixiii_io_obuf \pmem_wdata[67]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[67]~output .bus_hold = "false";
defparam \pmem_wdata[67]~output .open_drain_output = "false";
defparam \pmem_wdata[67]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N51
stratixiii_io_obuf \pmem_wdata[68]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[68]~output .bus_hold = "false";
defparam \pmem_wdata[68]~output .open_drain_output = "false";
defparam \pmem_wdata[68]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N82
stratixiii_io_obuf \pmem_wdata[69]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[69]~output .bus_hold = "false";
defparam \pmem_wdata[69]~output .open_drain_output = "false";
defparam \pmem_wdata[69]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y19_N20
stratixiii_io_obuf \pmem_wdata[70]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[70]~output .bus_hold = "false";
defparam \pmem_wdata[70]~output .open_drain_output = "false";
defparam \pmem_wdata[70]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N113
stratixiii_io_obuf \pmem_wdata[71]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[71]~output .bus_hold = "false";
defparam \pmem_wdata[71]~output .open_drain_output = "false";
defparam \pmem_wdata[71]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N51
stratixiii_io_obuf \pmem_wdata[72]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[72]~output .bus_hold = "false";
defparam \pmem_wdata[72]~output .open_drain_output = "false";
defparam \pmem_wdata[72]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N95
stratixiii_io_obuf \pmem_wdata[73]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[73]~output .bus_hold = "false";
defparam \pmem_wdata[73]~output .open_drain_output = "false";
defparam \pmem_wdata[73]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N95
stratixiii_io_obuf \pmem_wdata[74]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[74]~output .bus_hold = "false";
defparam \pmem_wdata[74]~output .open_drain_output = "false";
defparam \pmem_wdata[74]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y31_N113
stratixiii_io_obuf \pmem_wdata[75]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[75]~output .bus_hold = "false";
defparam \pmem_wdata[75]~output .open_drain_output = "false";
defparam \pmem_wdata[75]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y43_N113
stratixiii_io_obuf \pmem_wdata[76]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[76]~output .bus_hold = "false";
defparam \pmem_wdata[76]~output .open_drain_output = "false";
defparam \pmem_wdata[76]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y51_N51
stratixiii_io_obuf \pmem_wdata[77]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[77]~output .bus_hold = "false";
defparam \pmem_wdata[77]~output .open_drain_output = "false";
defparam \pmem_wdata[77]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N82
stratixiii_io_obuf \pmem_wdata[78]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[78]~output .bus_hold = "false";
defparam \pmem_wdata[78]~output .open_drain_output = "false";
defparam \pmem_wdata[78]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y17_N20
stratixiii_io_obuf \pmem_wdata[79]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[79]~output .bus_hold = "false";
defparam \pmem_wdata[79]~output .open_drain_output = "false";
defparam \pmem_wdata[79]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y29_N2
stratixiii_io_obuf \pmem_wdata[80]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[80]~output .bus_hold = "false";
defparam \pmem_wdata[80]~output .open_drain_output = "false";
defparam \pmem_wdata[80]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N20
stratixiii_io_obuf \pmem_wdata[81]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[81]~output .bus_hold = "false";
defparam \pmem_wdata[81]~output .open_drain_output = "false";
defparam \pmem_wdata[81]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N64
stratixiii_io_obuf \pmem_wdata[82]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[82]~output .bus_hold = "false";
defparam \pmem_wdata[82]~output .open_drain_output = "false";
defparam \pmem_wdata[82]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N2
stratixiii_io_obuf \pmem_wdata[83]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[83]~output .bus_hold = "false";
defparam \pmem_wdata[83]~output .open_drain_output = "false";
defparam \pmem_wdata[83]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
stratixiii_io_obuf \pmem_wdata[84]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[84]~output .bus_hold = "false";
defparam \pmem_wdata[84]~output .open_drain_output = "false";
defparam \pmem_wdata[84]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N113
stratixiii_io_obuf \pmem_wdata[85]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[85]~output .bus_hold = "false";
defparam \pmem_wdata[85]~output .open_drain_output = "false";
defparam \pmem_wdata[85]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y51_N51
stratixiii_io_obuf \pmem_wdata[86]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[86]~output .bus_hold = "false";
defparam \pmem_wdata[86]~output .open_drain_output = "false";
defparam \pmem_wdata[86]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y51_N95
stratixiii_io_obuf \pmem_wdata[87]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[87]~output .bus_hold = "false";
defparam \pmem_wdata[87]~output .open_drain_output = "false";
defparam \pmem_wdata[87]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y51_N51
stratixiii_io_obuf \pmem_wdata[88]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[88]~output .bus_hold = "false";
defparam \pmem_wdata[88]~output .open_drain_output = "false";
defparam \pmem_wdata[88]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N20
stratixiii_io_obuf \pmem_wdata[89]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[89]~output .bus_hold = "false";
defparam \pmem_wdata[89]~output .open_drain_output = "false";
defparam \pmem_wdata[89]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N33
stratixiii_io_obuf \pmem_wdata[90]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[90]~output .bus_hold = "false";
defparam \pmem_wdata[90]~output .open_drain_output = "false";
defparam \pmem_wdata[90]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y51_N82
stratixiii_io_obuf \pmem_wdata[91]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[91]~output .bus_hold = "false";
defparam \pmem_wdata[91]~output .open_drain_output = "false";
defparam \pmem_wdata[91]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N20
stratixiii_io_obuf \pmem_wdata[92]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[92]~output .bus_hold = "false";
defparam \pmem_wdata[92]~output .open_drain_output = "false";
defparam \pmem_wdata[92]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N95
stratixiii_io_obuf \pmem_wdata[93]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[93]~output .bus_hold = "false";
defparam \pmem_wdata[93]~output .open_drain_output = "false";
defparam \pmem_wdata[93]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y45_N33
stratixiii_io_obuf \pmem_wdata[94]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[94]~output .bus_hold = "false";
defparam \pmem_wdata[94]~output .open_drain_output = "false";
defparam \pmem_wdata[94]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y19_N113
stratixiii_io_obuf \pmem_wdata[95]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[95]~output .bus_hold = "false";
defparam \pmem_wdata[95]~output .open_drain_output = "false";
defparam \pmem_wdata[95]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y51_N82
stratixiii_io_obuf \pmem_wdata[96]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[96]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[96]~output .bus_hold = "false";
defparam \pmem_wdata[96]~output .open_drain_output = "false";
defparam \pmem_wdata[96]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N51
stratixiii_io_obuf \pmem_wdata[97]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[97]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[97]~output .bus_hold = "false";
defparam \pmem_wdata[97]~output .open_drain_output = "false";
defparam \pmem_wdata[97]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y44_N51
stratixiii_io_obuf \pmem_wdata[98]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[98]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[98]~output .bus_hold = "false";
defparam \pmem_wdata[98]~output .open_drain_output = "false";
defparam \pmem_wdata[98]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N51
stratixiii_io_obuf \pmem_wdata[99]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[99]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[99]~output .bus_hold = "false";
defparam \pmem_wdata[99]~output .open_drain_output = "false";
defparam \pmem_wdata[99]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y51_N20
stratixiii_io_obuf \pmem_wdata[100]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[100]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[100]~output .bus_hold = "false";
defparam \pmem_wdata[100]~output .open_drain_output = "false";
defparam \pmem_wdata[100]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y39_N82
stratixiii_io_obuf \pmem_wdata[101]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[101]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[101]~output .bus_hold = "false";
defparam \pmem_wdata[101]~output .open_drain_output = "false";
defparam \pmem_wdata[101]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y44_N82
stratixiii_io_obuf \pmem_wdata[102]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[102]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[102]~output .bus_hold = "false";
defparam \pmem_wdata[102]~output .open_drain_output = "false";
defparam \pmem_wdata[102]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N20
stratixiii_io_obuf \pmem_wdata[103]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[103]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[103]~output .bus_hold = "false";
defparam \pmem_wdata[103]~output .open_drain_output = "false";
defparam \pmem_wdata[103]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y51_N82
stratixiii_io_obuf \pmem_wdata[104]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[104]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[104]~output .bus_hold = "false";
defparam \pmem_wdata[104]~output .open_drain_output = "false";
defparam \pmem_wdata[104]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N33
stratixiii_io_obuf \pmem_wdata[105]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[105]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[105]~output .bus_hold = "false";
defparam \pmem_wdata[105]~output .open_drain_output = "false";
defparam \pmem_wdata[105]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y39_N51
stratixiii_io_obuf \pmem_wdata[106]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[106]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[106]~output .bus_hold = "false";
defparam \pmem_wdata[106]~output .open_drain_output = "false";
defparam \pmem_wdata[106]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N113
stratixiii_io_obuf \pmem_wdata[107]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[107]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[107]~output .bus_hold = "false";
defparam \pmem_wdata[107]~output .open_drain_output = "false";
defparam \pmem_wdata[107]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N51
stratixiii_io_obuf \pmem_wdata[108]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[108]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[108]~output .bus_hold = "false";
defparam \pmem_wdata[108]~output .open_drain_output = "false";
defparam \pmem_wdata[108]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N113
stratixiii_io_obuf \pmem_wdata[109]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[109]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[109]~output .bus_hold = "false";
defparam \pmem_wdata[109]~output .open_drain_output = "false";
defparam \pmem_wdata[109]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N113
stratixiii_io_obuf \pmem_wdata[110]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[110]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[110]~output .bus_hold = "false";
defparam \pmem_wdata[110]~output .open_drain_output = "false";
defparam \pmem_wdata[110]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N113
stratixiii_io_obuf \pmem_wdata[111]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[111]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[111]~output .bus_hold = "false";
defparam \pmem_wdata[111]~output .open_drain_output = "false";
defparam \pmem_wdata[111]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N51
stratixiii_io_obuf \pmem_wdata[112]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[112]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[112]~output .bus_hold = "false";
defparam \pmem_wdata[112]~output .open_drain_output = "false";
defparam \pmem_wdata[112]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N113
stratixiii_io_obuf \pmem_wdata[113]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[113]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[113]~output .bus_hold = "false";
defparam \pmem_wdata[113]~output .open_drain_output = "false";
defparam \pmem_wdata[113]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N20
stratixiii_io_obuf \pmem_wdata[114]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[114]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[114]~output .bus_hold = "false";
defparam \pmem_wdata[114]~output .open_drain_output = "false";
defparam \pmem_wdata[114]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y51_N51
stratixiii_io_obuf \pmem_wdata[115]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[115]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[115]~output .bus_hold = "false";
defparam \pmem_wdata[115]~output .open_drain_output = "false";
defparam \pmem_wdata[115]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N20
stratixiii_io_obuf \pmem_wdata[116]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[116]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[116]~output .bus_hold = "false";
defparam \pmem_wdata[116]~output .open_drain_output = "false";
defparam \pmem_wdata[116]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y51_N82
stratixiii_io_obuf \pmem_wdata[117]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[117]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[117]~output .bus_hold = "false";
defparam \pmem_wdata[117]~output .open_drain_output = "false";
defparam \pmem_wdata[117]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y51_N82
stratixiii_io_obuf \pmem_wdata[118]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[118]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[118]~output .bus_hold = "false";
defparam \pmem_wdata[118]~output .open_drain_output = "false";
defparam \pmem_wdata[118]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y51_N20
stratixiii_io_obuf \pmem_wdata[119]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[119]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[119]~output .bus_hold = "false";
defparam \pmem_wdata[119]~output .open_drain_output = "false";
defparam \pmem_wdata[119]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y5_N95
stratixiii_io_obuf \pmem_wdata[120]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[120]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[120]~output .bus_hold = "false";
defparam \pmem_wdata[120]~output .open_drain_output = "false";
defparam \pmem_wdata[120]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
stratixiii_io_obuf \pmem_wdata[121]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[121]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[121]~output .bus_hold = "false";
defparam \pmem_wdata[121]~output .open_drain_output = "false";
defparam \pmem_wdata[121]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y51_N113
stratixiii_io_obuf \pmem_wdata[122]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[122]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[122]~output .bus_hold = "false";
defparam \pmem_wdata[122]~output .open_drain_output = "false";
defparam \pmem_wdata[122]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
stratixiii_io_obuf \pmem_wdata[123]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[123]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[123]~output .bus_hold = "false";
defparam \pmem_wdata[123]~output .open_drain_output = "false";
defparam \pmem_wdata[123]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N113
stratixiii_io_obuf \pmem_wdata[124]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[124]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[124]~output .bus_hold = "false";
defparam \pmem_wdata[124]~output .open_drain_output = "false";
defparam \pmem_wdata[124]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y51_N20
stratixiii_io_obuf \pmem_wdata[125]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[125]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[125]~output .bus_hold = "false";
defparam \pmem_wdata[125]~output .open_drain_output = "false";
defparam \pmem_wdata[125]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y43_N82
stratixiii_io_obuf \pmem_wdata[126]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[126]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[126]~output .bus_hold = "false";
defparam \pmem_wdata[126]~output .open_drain_output = "false";
defparam \pmem_wdata[126]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N20
stratixiii_io_obuf \pmem_wdata[127]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[127]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[127]~output .bus_hold = "false";
defparam \pmem_wdata[127]~output .open_drain_output = "false";
defparam \pmem_wdata[127]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N1
stratixiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
stratixiii_clkena \clk~inputclkctrl (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N63
stratixiii_io_ibuf \pmem_resp~input (
	.i(pmem_resp),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_resp~input_o ));
// synopsys translate_off
defparam \pmem_resp~input .bus_hold = "false";
defparam \pmem_resp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N2
stratixiii_lcell_comb \CPU|Control|Selector26~0 (
// Equation(s):
// \CPU|Control|Selector26~0_combout  = ( \CPU|Control|state.calc_addr~q  & ( \CPU|Datapath|IR|data [15] & ( (!\CPU|Datapath|IR|data [14] & (!\CPU|Datapath|IR|data [13] & ((!\CPU|Control|state.decode~q ) # (!\CPU|Datapath|IR|data [12])))) # 
// (\CPU|Datapath|IR|data [14] & (!\CPU|Control|state.decode~q )) ) ) ) # ( !\CPU|Control|state.calc_addr~q  & ( \CPU|Datapath|IR|data [15] & ( (!\CPU|Datapath|IR|data [14] & (\CPU|Control|state.decode~q  & (!\CPU|Datapath|IR|data [13] & 
// !\CPU|Datapath|IR|data [12]))) ) ) ) # ( \CPU|Control|state.calc_addr~q  & ( !\CPU|Datapath|IR|data [15] & ( (!\CPU|Control|state.decode~q  & !\CPU|Datapath|IR|data [13]) ) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Control|state.decode~q ),
	.datac(!\CPU|Datapath|IR|data [13]),
	.datad(!\CPU|Datapath|IR|data [12]),
	.datae(!\CPU|Control|state.calc_addr~q ),
	.dataf(!\CPU|Datapath|IR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector26~0 .extended_lut = "off";
defparam \CPU|Control|Selector26~0 .lut_mask = 64'h0000C0C02000E4C4;
defparam \CPU|Control|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N10
stratixiii_lcell_comb \CPU|Control|Selector34~0 (
// Equation(s):
// \CPU|Control|Selector34~0_combout  = ( \CPU|Control|Selector26~0_combout  & ( (!\CPU|Control|state.ldb1~q  & ((\CPU|Control|state.ldb2~q ))) # (\CPU|Control|state.ldb1~q  & (\pmem_resp~input_o )) ) ) # ( !\CPU|Control|Selector26~0_combout  & ( 
// (\CPU|Control|state.ldb1~q  & \pmem_resp~input_o ) ) )

	.dataa(!\CPU|Control|state.ldb1~q ),
	.datab(gnd),
	.datac(!\pmem_resp~input_o ),
	.datad(!\CPU|Control|state.ldb2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector34~0 .extended_lut = "off";
defparam \CPU|Control|Selector34~0 .lut_mask = 64'h0505050505AF05AF;
defparam \CPU|Control|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N11
dffeas \CPU|Control|state.ldb2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldb2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldb2 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldb2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N26
stratixiii_lcell_comb \CPU|Control|Selector4~0 (
// Equation(s):
// \CPU|Control|Selector4~0_combout  = ( !\CPU|Control|state.ldb1~q  & ( \CPU|Datapath|IR|data [13] & ( (!\CPU|Control|state.ldb2~q  & (((!\CPU|Control|state.calc_addr~q ) # (\CPU|Datapath|IR|data [14])) # (\CPU|Datapath|IR|data [15]))) ) ) ) # ( 
// !\CPU|Control|state.ldb1~q  & ( !\CPU|Datapath|IR|data [13] & ( !\CPU|Control|state.ldb2~q  ) ) )

	.dataa(!\CPU|Datapath|IR|data [15]),
	.datab(!\CPU|Control|state.ldb2~q ),
	.datac(!\CPU|Control|state.calc_addr~q ),
	.datad(!\CPU|Datapath|IR|data [14]),
	.datae(!\CPU|Control|state.ldb1~q ),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector4~0 .extended_lut = "off";
defparam \CPU|Control|Selector4~0 .lut_mask = 64'hCCCC0000C4CC0000;
defparam \CPU|Control|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N18
stratixiii_lcell_comb \CPU|Control|Selector47~0 (
// Equation(s):
// \CPU|Control|Selector47~0_combout  = ( \CPU|Datapath|IR|data [13] & ( (\CPU|Control|state.calc_addr~q  & !\CPU|Datapath|IR|data [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.calc_addr~q ),
	.datad(!\CPU|Datapath|IR|data [14]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector47~0 .extended_lut = "off";
defparam \CPU|Control|Selector47~0 .lut_mask = 64'h000000000F000F00;
defparam \CPU|Control|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N16
stratixiii_lcell_comb \CPU|Control|Selector35~0 (
// Equation(s):
// \CPU|Control|Selector35~0_combout  = ( \CPU|Datapath|IR|data [15] & ( (!\CPU|Control|state.ldi1~q  & (\CPU|Control|Selector47~0_combout  & (!\CPU|Datapath|IR|data [12]))) # (\CPU|Control|state.ldi1~q  & (((!\pmem_resp~input_o )))) ) ) # ( 
// !\CPU|Datapath|IR|data [15] & ( (!\pmem_resp~input_o  & \CPU|Control|state.ldi1~q ) ) )

	.dataa(!\CPU|Control|Selector47~0_combout ),
	.datab(!\CPU|Datapath|IR|data [12]),
	.datac(!\pmem_resp~input_o ),
	.datad(!\CPU|Control|state.ldi1~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector35~0 .extended_lut = "off";
defparam \CPU|Control|Selector35~0 .lut_mask = 64'h00F000F044F044F0;
defparam \CPU|Control|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y35_N17
dffeas \CPU|Control|state.ldi1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldi1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldi1 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldi1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N20
stratixiii_lcell_comb \CPU|Control|Selector36~0 (
// Equation(s):
// \CPU|Control|Selector36~0_combout  = ( \CPU|Control|state.ldi1~q  & ( \pmem_resp~input_o  ) ) # ( !\CPU|Control|state.ldi1~q  & ( (\CPU|Control|Selector26~0_combout  & \CPU|Control|state.ldi2~q ) ) )

	.dataa(!\pmem_resp~input_o ),
	.datab(gnd),
	.datac(!\CPU|Control|Selector26~0_combout ),
	.datad(!\CPU|Control|state.ldi2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.ldi1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector36~0 .extended_lut = "off";
defparam \CPU|Control|Selector36~0 .lut_mask = 64'h000F000F55555555;
defparam \CPU|Control|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y35_N21
dffeas \CPU|Control|state.ldi2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldi2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldi2 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldi2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N22
stratixiii_lcell_comb \CPU|Control|Selector37~0 (
// Equation(s):
// \CPU|Control|Selector37~0_combout  = ( \CPU|Control|state.ldi2~q  ) # ( !\CPU|Control|state.ldi2~q  & ( (!\pmem_resp~input_o  & \CPU|Control|state.ldi3~q ) ) )

	.dataa(!\pmem_resp~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Control|state.ldi3~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.ldi2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector37~0 .extended_lut = "off";
defparam \CPU|Control|Selector37~0 .lut_mask = 64'h00AA00AAFFFFFFFF;
defparam \CPU|Control|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y35_N23
dffeas \CPU|Control|state.ldi3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldi3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldi3 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldi3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N30
stratixiii_lcell_comb \CPU|Control|Selector38~0 (
// Equation(s):
// \CPU|Control|Selector38~0_combout  = (\pmem_resp~input_o  & \CPU|Control|state.ldi3~q )

	.dataa(!\pmem_resp~input_o ),
	.datab(gnd),
	.datac(!\CPU|Control|state.ldi3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector38~0 .extended_lut = "off";
defparam \CPU|Control|Selector38~0 .lut_mask = 64'h0505050505050505;
defparam \CPU|Control|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y35_N31
dffeas \CPU|Control|state.ldi4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldi4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldi4 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldi4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N8
stratixiii_lcell_comb \CPU|Control|Selector25~0 (
// Equation(s):
// \CPU|Control|Selector25~0_combout  = ( \CPU|Datapath|IR|data [13] & ( (\CPU|Datapath|IR|data [14] & (!\CPU|Datapath|IR|data [15] & \CPU|Control|state.calc_addr~q )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [14]),
	.datac(!\CPU|Datapath|IR|data [15]),
	.datad(!\CPU|Control|state.calc_addr~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector25~0 .extended_lut = "off";
defparam \CPU|Control|Selector25~0 .lut_mask = 64'h0000000000300030;
defparam \CPU|Control|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N32
stratixiii_lcell_comb \CPU|Control|Selector25~1 (
// Equation(s):
// \CPU|Control|Selector25~1_combout  = (!\CPU|Control|state.ldr1~q  & (((!\CPU|Datapath|IR|data [12] & \CPU|Control|Selector25~0_combout )))) # (\CPU|Control|state.ldr1~q  & (!\pmem_resp~input_o ))

	.dataa(!\pmem_resp~input_o ),
	.datab(!\CPU|Datapath|IR|data [12]),
	.datac(!\CPU|Control|Selector25~0_combout ),
	.datad(!\CPU|Control|state.ldr1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector25~1 .extended_lut = "off";
defparam \CPU|Control|Selector25~1 .lut_mask = 64'h0CAA0CAA0CAA0CAA;
defparam \CPU|Control|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y35_N33
dffeas \CPU|Control|state.ldr1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldr1 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldr1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N34
stratixiii_lcell_comb \CPU|Control|Selector26~1 (
// Equation(s):
// \CPU|Control|Selector26~1_combout  = ( \CPU|Control|state.ldr1~q  & ( \pmem_resp~input_o  ) ) # ( !\CPU|Control|state.ldr1~q  & ( (\CPU|Control|Selector26~0_combout  & \CPU|Control|state.ldr2~q ) ) )

	.dataa(!\pmem_resp~input_o ),
	.datab(gnd),
	.datac(!\CPU|Control|Selector26~0_combout ),
	.datad(!\CPU|Control|state.ldr2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.ldr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector26~1 .extended_lut = "off";
defparam \CPU|Control|Selector26~1 .lut_mask = 64'h000F000F55555555;
defparam \CPU|Control|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y35_N35
dffeas \CPU|Control|state.ldr2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldr2 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldr2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N0
stratixiii_lcell_comb \CPU|Control|Selector31~0 (
// Equation(s):
// \CPU|Control|Selector31~0_combout  = ( !\CPU|Datapath|IR|data [13] & ( (\CPU|Control|state.decode~q  & (!\CPU|Datapath|IR|data [12] & (!\CPU|Datapath|IR|data [15] & \CPU|Datapath|IR|data [14]))) ) )

	.dataa(!\CPU|Control|state.decode~q ),
	.datab(!\CPU|Datapath|IR|data [12]),
	.datac(!\CPU|Datapath|IR|data [15]),
	.datad(!\CPU|Datapath|IR|data [14]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector31~0 .extended_lut = "off";
defparam \CPU|Control|Selector31~0 .lut_mask = 64'h0040004000000000;
defparam \CPU|Control|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y35_N1
dffeas \CPU|Control|state.jsr1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.jsr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.jsr1 .is_wysiwyg = "true";
defparam \CPU|Control|state.jsr1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N30
stratixiii_lcell_comb \CPU|Control|WideOr14~0 (
// Equation(s):
// \CPU|Control|WideOr14~0_combout  = ( !\CPU|Control|state.ldb2~q  & ( (!\CPU|Control|state.ldi4~q  & (!\CPU|Control|state.ldr2~q  & (!\CPU|Control|state.jsr1~q  & !\CPU|Control|state.trap1~q ))) ) )

	.dataa(!\CPU|Control|state.ldi4~q ),
	.datab(!\CPU|Control|state.ldr2~q ),
	.datac(!\CPU|Control|state.jsr1~q ),
	.datad(!\CPU|Control|state.trap1~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.ldb2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr14~0 .extended_lut = "off";
defparam \CPU|Control|WideOr14~0 .lut_mask = 64'h8000800000000000;
defparam \CPU|Control|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N32
stratixiii_lcell_comb \CPU|Control|Selector30~0 (
// Equation(s):
// \CPU|Control|Selector30~0_combout  = ( \CPU|Datapath|IR|data [13] & ( (\CPU|Datapath|IR|data [14] & (\CPU|Control|state.decode~q  & (!\CPU|Datapath|IR|data [12] & \CPU|Datapath|IR|data [15]))) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Control|state.decode~q ),
	.datac(!\CPU|Datapath|IR|data [12]),
	.datad(!\CPU|Datapath|IR|data [15]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector30~0 .extended_lut = "off";
defparam \CPU|Control|Selector30~0 .lut_mask = 64'h0000000000100010;
defparam \CPU|Control|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N33
dffeas \CPU|Control|state.lea (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.lea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.lea .is_wysiwyg = "true";
defparam \CPU|Control|state.lea .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N16
stratixiii_lcell_comb \CPU|Control|WideOr13 (
// Equation(s):
// \CPU|Control|WideOr13~combout  = ( !\CPU|Control|state.jsr1~q  & ( (!\CPU|Control|state.trap1~q  & !\CPU|Control|state.lea~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.trap1~q ),
	.datad(!\CPU|Control|state.lea~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.jsr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr13~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr13 .extended_lut = "off";
defparam \CPU|Control|WideOr13 .lut_mask = 64'hF000F00000000000;
defparam \CPU|Control|WideOr13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N28
stratixiii_lcell_comb \CPU|Control|Selector20~0 (
// Equation(s):
// \CPU|Control|Selector20~0_combout  = ( !\CPU|Datapath|IR|data [13] & ( (!\CPU|Datapath|IR|data [15] & (\CPU|Control|state.decode~q  & (\CPU|Datapath|IR|data [14] & \CPU|Datapath|IR|data [12]))) ) )

	.dataa(!\CPU|Datapath|IR|data [15]),
	.datab(!\CPU|Control|state.decode~q ),
	.datac(!\CPU|Datapath|IR|data [14]),
	.datad(!\CPU|Datapath|IR|data [12]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector20~0 .extended_lut = "off";
defparam \CPU|Control|Selector20~0 .lut_mask = 64'h0002000200000000;
defparam \CPU|Control|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N29
dffeas \CPU|Control|state.s_and (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.s_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.s_and .is_wysiwyg = "true";
defparam \CPU|Control|state.s_and .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N4
stratixiii_lcell_comb \CPU|Control|Selector22~0 (
// Equation(s):
// \CPU|Control|Selector22~0_combout  = ( !\CPU|Datapath|IR|data [13] & ( (\CPU|Control|state.decode~q  & (!\CPU|Datapath|IR|data [12] & (!\CPU|Datapath|IR|data [15] & !\CPU|Datapath|IR|data [14]))) ) )

	.dataa(!\CPU|Control|state.decode~q ),
	.datab(!\CPU|Datapath|IR|data [12]),
	.datac(!\CPU|Datapath|IR|data [15]),
	.datad(!\CPU|Datapath|IR|data [14]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector22~0 .extended_lut = "off";
defparam \CPU|Control|Selector22~0 .lut_mask = 64'h4000400000000000;
defparam \CPU|Control|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y35_N5
dffeas \CPU|Control|state.br (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.br .is_wysiwyg = "true";
defparam \CPU|Control|state.br .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N32
stratixiii_lcell_comb \CPU|Datapath|IR|always1~0 (
// Equation(s):
// \CPU|Datapath|IR|always1~0_combout  = ( \CPU|Datapath|IR|data [13] & ( (\CPU|Datapath|IR|data [12] & (\CPU|Datapath|IR|data [14] & \CPU|Datapath|IR|data [15])) ) ) # ( !\CPU|Datapath|IR|data [13] & ( (!\CPU|Datapath|IR|data [12] & (\CPU|Datapath|IR|data 
// [14] & !\CPU|Datapath|IR|data [15])) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [12]),
	.datac(!\CPU|Datapath|IR|data [14]),
	.datad(!\CPU|Datapath|IR|data [15]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|IR|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|IR|always1~0 .extended_lut = "off";
defparam \CPU|Datapath|IR|always1~0 .lut_mask = 64'h0C000C0000030003;
defparam \CPU|Datapath|IR|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y38_N14
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[10]~27 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[10]~27_combout  = ( \CPU|Control|WideOr14~0_combout  & ( (!\CPU|Control|WideOr13~combout ) # (\CPU|Control|state.ldb2~q ) ) ) # ( !\CPU|Control|WideOr14~0_combout  & ( (\CPU|Control|state.ldb2~q  & \CPU|Control|WideOr13~combout 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.ldb2~q ),
	.datad(!\CPU|Control|WideOr13~combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[10]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[10]~27 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[10]~27 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|Datapath|regfilemux|f[10]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N28
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[10]~0 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[10]~0_combout  = (!\CPU|Control|state.ldi4~q  & (!\CPU|Control|state.ldr2~q  & !\CPU|Control|state.lea~q ))

	.dataa(!\CPU|Control|state.ldi4~q ),
	.datab(!\CPU|Control|state.ldr2~q ),
	.datac(!\CPU|Control|state.lea~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[10]~0 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[10]~0 .lut_mask = 64'h8080808080808080;
defparam \CPU|Datapath|regfilemux|f[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N32
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[10]~26 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[10]~26_combout  = ( !\CPU|Datapath|regfilemux|f[10]~0_combout  & ( (!\CPU|Control|state.ldb2~q  & (!\CPU|Control|state.trap1~q  & !\CPU|Control|state.jsr1~q )) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|state.ldb2~q ),
	.datac(!\CPU|Control|state.trap1~q ),
	.datad(!\CPU|Control|state.jsr1~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[10]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[10]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[10]~26 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[10]~26 .lut_mask = 64'hC000C00000000000;
defparam \CPU|Datapath|regfilemux|f[10]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N2
stratixiii_lcell_comb \CPU|Control|Selector47~1 (
// Equation(s):
// \CPU|Control|Selector47~1_combout  = ( \CPU|Datapath|IR|data [15] & ( (!\CPU|Control|Selector47~0_combout  & (((!\pmem_resp~input_o  & \CPU|Control|state.sti1~q )))) # (\CPU|Control|Selector47~0_combout  & (((!\pmem_resp~input_o  & 
// \CPU|Control|state.sti1~q )) # (\CPU|Datapath|IR|data [12]))) ) ) # ( !\CPU|Datapath|IR|data [15] & ( (!\pmem_resp~input_o  & \CPU|Control|state.sti1~q ) ) )

	.dataa(!\CPU|Control|Selector47~0_combout ),
	.datab(!\CPU|Datapath|IR|data [12]),
	.datac(!\pmem_resp~input_o ),
	.datad(!\CPU|Control|state.sti1~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector47~1 .extended_lut = "off";
defparam \CPU|Control|Selector47~1 .lut_mask = 64'h00F000F011F111F1;
defparam \CPU|Control|Selector47~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y35_N3
dffeas \CPU|Control|state.sti1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector47~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.sti1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.sti1 .is_wysiwyg = "true";
defparam \CPU|Control|state.sti1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y35_N5
dffeas \CPU|Control|state.sti2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Control|state.sti1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pmem_resp~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.sti2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.sti2 .is_wysiwyg = "true";
defparam \CPU|Control|state.sti2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N8
stratixiii_lcell_comb \CPU|Control|Selector49~0 (
// Equation(s):
// \CPU|Control|Selector49~0_combout  = ( \CPU|Control|state.sti2~q  & ( \pmem_resp~input_o  ) )

	.dataa(!\pmem_resp~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|state.sti2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector49~0 .extended_lut = "off";
defparam \CPU|Control|Selector49~0 .lut_mask = 64'h0000000055555555;
defparam \CPU|Control|Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y35_N9
dffeas \CPU|Control|state.sti3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.sti3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.sti3 .is_wysiwyg = "true";
defparam \CPU|Control|state.sti3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N0
stratixiii_lcell_comb \CPU|Control|Selector27~0 (
// Equation(s):
// \CPU|Control|Selector27~0_combout  = (\CPU|Datapath|IR|data [12] & \CPU|Control|Selector25~0_combout )

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [12]),
	.datac(!\CPU|Control|Selector25~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector27~0 .extended_lut = "off";
defparam \CPU|Control|Selector27~0 .lut_mask = 64'h0303030303030303;
defparam \CPU|Control|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y35_N1
dffeas \CPU|Control|state.str1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.str1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.str1 .is_wysiwyg = "true";
defparam \CPU|Control|state.str1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N36
stratixiii_lcell_comb \CPU|Control|Selector44~0 (
// Equation(s):
// \CPU|Control|Selector44~0_combout  = ( !\CPU|Datapath|ALU|Selector15~8_combout  & ( (\CPU|Datapath|alumux|f[4]~15_combout  & (!\CPU|Control|next_states~1_combout  & \CPU|Datapath|IR|data [12])) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|alumux|f[4]~15_combout ),
	.datac(!\CPU|Control|next_states~1_combout ),
	.datad(!\CPU|Datapath|IR|data [12]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector15~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector44~0 .extended_lut = "off";
defparam \CPU|Control|Selector44~0 .lut_mask = 64'h0030003000000000;
defparam \CPU|Control|Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y35_N37
dffeas \CPU|Control|state.stb1_even (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.stb1_even~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.stb1_even .is_wysiwyg = "true";
defparam \CPU|Control|state.stb1_even .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N38
stratixiii_lcell_comb \CPU|Control|WideOr6~0 (
// Equation(s):
// \CPU|Control|WideOr6~0_combout  = ( !\CPU|Control|state.stb1_even~q  & ( (!\CPU|Control|state.sti3~q  & (!\CPU|Control|state.str1~q  & !\CPU|Control|state.stb1_odd~q )) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|state.sti3~q ),
	.datac(!\CPU|Control|state.str1~q ),
	.datad(!\CPU|Control|state.stb1_odd~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.stb1_even~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr6~0 .extended_lut = "off";
defparam \CPU|Control|WideOr6~0 .lut_mask = 64'hC000C00000000000;
defparam \CPU|Control|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N34
stratixiii_lcell_comb \CPU|Control|Selector19~0 (
// Equation(s):
// \CPU|Control|Selector19~0_combout  = ( !\CPU|Datapath|IR|data [13] & ( (!\CPU|Datapath|IR|data [14] & (\CPU|Control|state.decode~q  & (!\CPU|Datapath|IR|data [15] & \CPU|Datapath|IR|data [12]))) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Control|state.decode~q ),
	.datac(!\CPU|Datapath|IR|data [15]),
	.datad(!\CPU|Datapath|IR|data [12]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector19~0 .extended_lut = "off";
defparam \CPU|Control|Selector19~0 .lut_mask = 64'h0020002000000000;
defparam \CPU|Control|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N3
dffeas \CPU|Control|state.s_add (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Control|Selector19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.s_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.s_add .is_wysiwyg = "true";
defparam \CPU|Control|state.s_add .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N12
stratixiii_lcell_comb \CPU|Control|Selector2~0 (
// Equation(s):
// \CPU|Control|Selector2~0_combout  = ( \CPU|Control|state.s_add~q  & ( (!\CPU|Control|state.rshfl~q  & (!\CPU|Datapath|IR|data [5] & (!\CPU|Control|state.s_and~q  & \CPU|Control|WideOr6~0_combout ))) ) ) # ( !\CPU|Control|state.s_add~q  & ( 
// (!\CPU|Control|state.rshfl~q  & (!\CPU|Control|state.s_and~q  & \CPU|Control|WideOr6~0_combout )) ) )

	.dataa(!\CPU|Control|state.rshfl~q ),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(!\CPU|Control|state.s_and~q ),
	.datad(!\CPU|Control|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.s_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector2~0 .extended_lut = "off";
defparam \CPU|Control|Selector2~0 .lut_mask = 64'h00A000A000800080;
defparam \CPU|Control|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N36
stratixiii_lcell_comb \CPU|Control|Selector39~0 (
// Equation(s):
// \CPU|Control|Selector39~0_combout  = ( !\CPU|Datapath|IR|data [13] & ( (\CPU|Datapath|IR|data [15] & (\CPU|Datapath|IR|data [12] & (\CPU|Datapath|IR|data [14] & \CPU|Control|state.decode~q ))) ) )

	.dataa(!\CPU|Datapath|IR|data [15]),
	.datab(!\CPU|Datapath|IR|data [12]),
	.datac(!\CPU|Datapath|IR|data [14]),
	.datad(!\CPU|Control|state.decode~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector39~0 .extended_lut = "off";
defparam \CPU|Control|Selector39~0 .lut_mask = 64'h0001000100000000;
defparam \CPU|Control|Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N37
dffeas \CPU|Control|state.shf (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.shf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.shf .is_wysiwyg = "true";
defparam \CPU|Control|state.shf .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y35_N38
stratixiii_lcell_comb \CPU|Control|Selector40~0 (
// Equation(s):
// \CPU|Control|Selector40~0_combout  = ( !\CPU|Datapath|IR|data [4] & ( \CPU|Control|state.shf~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.shf~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector40~0 .extended_lut = "off";
defparam \CPU|Control|Selector40~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \CPU|Control|Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y35_N39
dffeas \CPU|Control|state.lshf (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.lshf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.lshf .is_wysiwyg = "true";
defparam \CPU|Control|state.lshf .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N10
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[10]~8 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[10]~8_combout  = ( !\CPU|Control|state.lea~q  & ( \CPU|Control|WideOr14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Control|WideOr14~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.lea~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[10]~8 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[10]~8 .lut_mask = 64'h00FF00FF00000000;
defparam \CPU|Datapath|regfilemux|f[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y35_N2
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[15]~9 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[15]~9_combout  = (!\CPU|Control|state.lshf~q  & (\CPU|Control|state.s_add~q  & (\CPU|Datapath|IR|data [5] & \CPU|Datapath|regfilemux|f[10]~8_combout )))

	.dataa(!\CPU|Control|state.lshf~q ),
	.datab(!\CPU|Control|state.s_add~q ),
	.datac(!\CPU|Datapath|IR|data [5]),
	.datad(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[15]~9 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[15]~9 .lut_mask = 64'h0002000200020002;
defparam \CPU|Datapath|regfilemux|f[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y38_N6
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[0]~2 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[0]~2_combout  = ( !\CPU|Control|WideOr14~0_combout  & ( \CPU|Control|WideOr13~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Control|WideOr13~combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[0]~2 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[0]~2 .lut_mask = 64'h00FF00FF00000000;
defparam \CPU|Datapath|regfilemux|f[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y38_N8
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[2]~10 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[2]~10_combout  = ( \CPU|Datapath|ALU|Selector15~8_combout  & ( (!\CPU|Control|WideOr13~combout  & (\CPU|Control|WideOr14~0_combout )) # (\CPU|Control|WideOr13~combout  & (!\CPU|Control|WideOr14~0_combout  & 
// !\CPU|Control|state.ldb2~q )) ) ) # ( !\CPU|Datapath|ALU|Selector15~8_combout  & ( !\CPU|Control|WideOr13~combout  $ (!\CPU|Control|WideOr14~0_combout ) ) )

	.dataa(!\CPU|Control|WideOr13~combout ),
	.datab(gnd),
	.datac(!\CPU|Control|WideOr14~0_combout ),
	.datad(!\CPU|Control|state.ldb2~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector15~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[2]~10 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[2]~10 .lut_mask = 64'h5A5A5A5A5A0A5A0A;
defparam \CPU|Datapath|regfilemux|f[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y38_N34
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[6]~11 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[6]~11_combout  = (!\CPU|Datapath|regfilemux|f[10]~8_combout  & ((!\CPU|Datapath|regfilemux|f[0]~2_combout ) # (\CPU|Datapath|regfilemux|f[2]~10_combout )))

	.dataa(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datac(gnd),
	.datad(!\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[6]~11 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[6]~11 .lut_mask = 64'h88AA88AA88AA88AA;
defparam \CPU|Datapath|regfilemux|f[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y35_N6
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[9]~13 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[9]~13_combout  = ( \CPU|Datapath|regfilemux|f[10]~8_combout  & ( \CPU|Control|state.s_and~q  & ( (!\CPU|Datapath|IR|data [5]) # (((\CPU|Datapath|IR|data [4] & !\CPU|Control|state.s_add~q )) # (\CPU|Control|state.lshf~q )) ) ) ) 
// # ( \CPU|Datapath|regfilemux|f[10]~8_combout  & ( !\CPU|Control|state.s_and~q  & ( (!\CPU|Datapath|IR|data [5]) # ((!\CPU|Control|state.s_add~q ) # (\CPU|Control|state.lshf~q )) ) ) )

	.dataa(!\CPU|Datapath|IR|data [4]),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(!\CPU|Control|state.s_add~q ),
	.datad(!\CPU|Control|state.lshf~q ),
	.datae(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.dataf(!\CPU|Control|state.s_and~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[9]~13 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[9]~13 .lut_mask = 64'h0000FCFF0000DCFF;
defparam \CPU|Datapath|regfilemux|f[9]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y38_N33
dffeas \CPU|Datapath|MDR|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|ALU|Selector12~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MDR|data[2]~0_combout ),
	.sload(vcc),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[3] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N10
stratixiii_lcell_comb \CPU|Control|Selector17~0 (
// Equation(s):
// \CPU|Control|Selector17~0_combout  = ( \CPU|Control|state.fetch2~q  & ( \pmem_resp~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pmem_resp~input_o ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.fetch2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector17~0 .extended_lut = "off";
defparam \CPU|Control|Selector17~0 .lut_mask = 64'h0000000000FF00FF;
defparam \CPU|Control|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y35_N11
dffeas \CPU|Control|state.fetch3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.fetch3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.fetch3 .is_wysiwyg = "true";
defparam \CPU|Control|state.fetch3 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y35_N7
dffeas \CPU|Datapath|IR|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[3] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y35_N35
dffeas \CPU|Control|state.jsr2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Control|state.jsr1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.jsr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.jsr2 .is_wysiwyg = "true";
defparam \CPU|Control|state.jsr2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N6
stratixiii_lcell_comb \CPU|Control|Selector29~0 (
// Equation(s):
// \CPU|Control|Selector29~0_combout  = ( !\CPU|Datapath|IR|data [13] & ( (\CPU|Control|state.decode~q  & (!\CPU|Datapath|IR|data [12] & (\CPU|Datapath|IR|data [14] & \CPU|Datapath|IR|data [15]))) ) )

	.dataa(!\CPU|Control|state.decode~q ),
	.datab(!\CPU|Datapath|IR|data [12]),
	.datac(!\CPU|Datapath|IR|data [14]),
	.datad(!\CPU|Datapath|IR|data [15]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector29~0 .extended_lut = "off";
defparam \CPU|Control|Selector29~0 .lut_mask = 64'h0004000400000000;
defparam \CPU|Control|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y35_N7
dffeas \CPU|Control|state.jmp (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.jmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.jmp .is_wysiwyg = "true";
defparam \CPU|Control|state.jmp .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y37_N34
stratixiii_lcell_comb \CPU|Control|Selector54~0 (
// Equation(s):
// \CPU|Control|Selector54~0_combout  = ( \CPU|Control|state.trap3~q  & ( \pmem_resp~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pmem_resp~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|state.trap3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector54~0 .extended_lut = "off";
defparam \CPU|Control|Selector54~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \CPU|Control|Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y37_N35
dffeas \CPU|Control|state.trap4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.trap4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.trap4 .is_wysiwyg = "true";
defparam \CPU|Control|state.trap4 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y35_N35
dffeas \CPU|Datapath|IR|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[11] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N32
stratixiii_lcell_comb \CPU|Control|Selector0~0 (
// Equation(s):
// \CPU|Control|Selector0~0_combout  = ( !\CPU|Control|state.jsr1~q  & ( (!\CPU|Control|state.br_taken~q  & ((!\CPU|Datapath|IR|data [11]) # (!\CPU|Control|state.jsr2~q ))) ) )

	.dataa(!\CPU|Control|state.br_taken~q ),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [11]),
	.datad(!\CPU|Control|state.jsr2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.jsr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector0~0 .extended_lut = "off";
defparam \CPU|Control|Selector0~0 .lut_mask = 64'hAAA0AAA000000000;
defparam \CPU|Control|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y36_N14
stratixiii_lcell_comb \CPU|Datapath|pc|data[1]~3 (
// Equation(s):
// \CPU|Datapath|pc|data[1]~3_combout  = ( \CPU|Control|Selector0~0_combout  & ( (!\CPU|Control|state.trap4~q  & (((\CPU|Control|state.jmp~q ) # (\CPU|Control|state.jsr2~q )) # (\CPU|Control|state.jsr1~q ))) ) ) # ( !\CPU|Control|Selector0~0_combout  & ( 
// (!\CPU|Control|state.jsr1~q  & (!\CPU|Control|state.jsr2~q  & (!\CPU|Control|state.jmp~q  & !\CPU|Control|state.trap4~q ))) ) )

	.dataa(!\CPU|Control|state.jsr1~q ),
	.datab(!\CPU|Control|state.jsr2~q ),
	.datac(!\CPU|Control|state.jmp~q ),
	.datad(!\CPU|Control|state.trap4~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pc|data[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pc|data[1]~3 .extended_lut = "off";
defparam \CPU|Datapath|pc|data[1]~3 .lut_mask = 64'h800080007F007F00;
defparam \CPU|Datapath|pc|data[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y36_N12
stratixiii_lcell_comb \CPU|Datapath|pc|data[1]~4 (
// Equation(s):
// \CPU|Datapath|pc|data[1]~4_combout  = ( !\CPU|Control|state.jmp~q  & ( (!\CPU|Control|state.jsr1~q  & (!\CPU|Control|state.jsr2~q  & !\CPU|Control|state.trap4~q )) ) )

	.dataa(!\CPU|Control|state.jsr1~q ),
	.datab(!\CPU|Control|state.jsr2~q ),
	.datac(gnd),
	.datad(!\CPU|Control|state.trap4~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.jmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pc|data[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pc|data[1]~4 .extended_lut = "off";
defparam \CPU|Datapath|pc|data[1]~4 .lut_mask = 64'h8800880000000000;
defparam \CPU|Datapath|pc|data[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y35_N30
stratixiii_lcell_comb \CPU|Control|Selector42~0 (
// Equation(s):
// \CPU|Control|Selector42~0_combout  = ( \CPU|Control|Selector26~0_combout  & ( (!\CPU|Control|state.shf~q  & (((\CPU|Control|state.rshfa~q )))) # (\CPU|Control|state.shf~q  & (\CPU|Datapath|IR|data [4] & (\CPU|Datapath|IR|data [5]))) ) ) # ( 
// !\CPU|Control|Selector26~0_combout  & ( (\CPU|Datapath|IR|data [4] & (\CPU|Control|state.shf~q  & \CPU|Datapath|IR|data [5])) ) )

	.dataa(!\CPU|Datapath|IR|data [4]),
	.datab(!\CPU|Control|state.shf~q ),
	.datac(!\CPU|Datapath|IR|data [5]),
	.datad(!\CPU|Control|state.rshfa~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector42~0 .extended_lut = "off";
defparam \CPU|Control|Selector42~0 .lut_mask = 64'h0101010101CD01CD;
defparam \CPU|Control|Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y35_N31
dffeas \CPU|Control|state.rshfa (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.rshfa~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.rshfa .is_wysiwyg = "true";
defparam \CPU|Control|state.rshfa .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N34
stratixiii_lcell_comb \CPU|Control|WideOr12~0 (
// Equation(s):
// \CPU|Control|WideOr12~0_combout  = (!\CPU|Control|state.s_not~q  & (!\CPU|Control|state.ldb2~q  & (!\CPU|Control|state.s_add~q  & !\CPU|Control|state.s_and~q )))

	.dataa(!\CPU|Control|state.s_not~q ),
	.datab(!\CPU|Control|state.ldb2~q ),
	.datac(!\CPU|Control|state.s_add~q ),
	.datad(!\CPU|Control|state.s_and~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr12~0 .extended_lut = "off";
defparam \CPU|Control|WideOr12~0 .lut_mask = 64'h8000800080008000;
defparam \CPU|Control|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N10
stratixiii_lcell_comb \CPU|Control|WideOr12~1 (
// Equation(s):
// \CPU|Control|WideOr12~1_combout  = ( \CPU|Datapath|regfilemux|f[10]~0_combout  & ( (!\CPU|Control|state.rshfl~q  & (!\CPU|Control|state.rshfa~q  & \CPU|Control|WideOr12~0_combout )) ) )

	.dataa(!\CPU|Control|state.rshfl~q ),
	.datab(!\CPU|Control|state.rshfa~q ),
	.datac(!\CPU|Control|WideOr12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[10]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr12~1 .extended_lut = "off";
defparam \CPU|Control|WideOr12~1 .lut_mask = 64'h0000000008080808;
defparam \CPU|Control|WideOr12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y35_N28
stratixiii_lcell_comb \CPU|Control|WideOr12~2 (
// Equation(s):
// \CPU|Control|WideOr12~2_combout  = ( \CPU|Control|WideOr12~1_combout  & ( !\CPU|Control|state.shf~q  ) )

	.dataa(gnd),
	.datab(!\CPU|Control|state.shf~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr12~2 .extended_lut = "off";
defparam \CPU|Control|WideOr12~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \CPU|Control|WideOr12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N36
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~384 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~384_combout  = ( \CPU|Datapath|IR|data [11] & ( (!\CPU|Control|state.trap1~q  & (!\CPU|Control|state.jsr1~q  & \CPU|Control|WideOr12~2_combout )) ) ) # ( !\CPU|Datapath|IR|data [11] & ( (!\CPU|Datapath|IR|always1~0_combout ) # 
// ((!\CPU|Control|state.trap1~q  & (!\CPU|Control|state.jsr1~q  & \CPU|Control|WideOr12~2_combout ))) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(!\CPU|Control|state.trap1~q ),
	.datac(!\CPU|Control|state.jsr1~q ),
	.datad(!\CPU|Control|WideOr12~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~384 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~384 .lut_mask = 64'hAAEAAAEA00C000C0;
defparam \CPU|Datapath|REGFILE|data~384 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Equal0~4 (
// Equation(s):
// \CPU|Datapath|ALU|Equal0~4_combout  = ( !\CPU|Control|Selector1~0_combout  & ( (\CPU|Control|WideOr17~combout  & \CPU|Control|Selector2~0_combout ) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Equal0~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Equal0~4 .lut_mask = 64'h0055005500000000;
defparam \CPU|Datapath|ALU|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N35
dffeas \CPU|Datapath|IR|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[10] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y38_N30
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~386 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~386_combout  = ( \CPU|Datapath|IR|data [10] & ( (!\CPU|Datapath|REGFILE|data~384_combout  & ((\CPU|Datapath|IR|data [9]) # (\CPU|Datapath|IR|always1~0_combout ))) ) ) # ( !\CPU|Datapath|IR|data [10] & ( 
// (\CPU|Datapath|IR|always1~0_combout  & !\CPU|Datapath|REGFILE|data~384_combout ) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~384_combout ),
	.datac(!\CPU|Datapath|IR|data [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~386 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~386 .lut_mask = 64'h444444444C4C4C4C;
defparam \CPU|Datapath|REGFILE|data~386 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y38_N19
dffeas \CPU|Datapath|REGFILE|data~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[14]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~126 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y38_N32
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~393 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~393_combout  = ( \CPU|Datapath|IR|data [10] & ( (!\CPU|Datapath|IR|always1~0_combout  & (!\CPU|Datapath|REGFILE|data~384_combout  & !\CPU|Datapath|IR|data [9])) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~384_combout ),
	.datac(!\CPU|Datapath|IR|data [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~393 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~393 .lut_mask = 64'h0000000080808080;
defparam \CPU|Datapath|REGFILE|data~393 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y38_N1
dffeas \CPU|Datapath|REGFILE|data~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~110 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~110 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N34
stratixiii_lcell_comb \CPU|Datapath|storemux|f[2]~0 (
// Equation(s):
// \CPU|Datapath|storemux|f[2]~0_combout  = ( \CPU|Control|WideOr6~0_combout  & ( \CPU|Datapath|IR|data [8] ) ) # ( !\CPU|Control|WideOr6~0_combout  & ( (\CPU|Datapath|IR|data [11]) # (\CPU|Datapath|IR|always1~0_combout ) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [8]),
	.datad(!\CPU|Datapath|IR|data [11]),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|storemux|f[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|storemux|f[2]~0 .extended_lut = "off";
defparam \CPU|Datapath|storemux|f[2]~0 .lut_mask = 64'h55FF55FF0F0F0F0F;
defparam \CPU|Datapath|storemux|f[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y38_N31
dffeas \CPU|Datapath|MDR|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|ALU|Selector8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MDR|data[2]~0_combout ),
	.sload(vcc),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[7] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y35_N37
dffeas \CPU|Datapath|IR|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[7] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N36
stratixiii_lcell_comb \CPU|Datapath|storemux|f[1]~1 (
// Equation(s):
// \CPU|Datapath|storemux|f[1]~1_combout  = ( \CPU|Datapath|IR|data [10] & ( (!\CPU|Control|WideOr6~0_combout ) # (\CPU|Datapath|IR|data [7]) ) ) # ( !\CPU|Datapath|IR|data [10] & ( (!\CPU|Control|WideOr6~0_combout  & (\CPU|Datapath|IR|always1~0_combout )) # 
// (\CPU|Control|WideOr6~0_combout  & ((\CPU|Datapath|IR|data [7]))) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Control|WideOr6~0_combout ),
	.datad(!\CPU|Datapath|IR|data [7]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|storemux|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|storemux|f[1]~1 .extended_lut = "off";
defparam \CPU|Datapath|storemux|f[1]~1 .lut_mask = 64'h505F505FF0FFF0FF;
defparam \CPU|Datapath|storemux|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N38
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~388 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~388_combout  = ( !\CPU|Datapath|IR|data [11] & ( (!\CPU|Datapath|IR|always1~0_combout  & (((!\CPU|Control|WideOr12~2_combout ) # (\CPU|Control|state.jsr1~q )) # (\CPU|Control|state.trap1~q ))) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(!\CPU|Control|state.trap1~q ),
	.datac(!\CPU|Control|WideOr12~2_combout ),
	.datad(!\CPU|Control|state.jsr1~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~388 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~388 .lut_mask = 64'hA2AAA2AA00000000;
defparam \CPU|Datapath|REGFILE|data~388 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y38_N14
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~390 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~390_combout  = ( \CPU|Datapath|IR|data [10] & ( (\CPU|Datapath|REGFILE|data~388_combout  & ((\CPU|Datapath|IR|always1~0_combout ) # (\CPU|Datapath|IR|data [9]))) ) ) # ( !\CPU|Datapath|IR|data [10] & ( 
// (\CPU|Datapath|REGFILE|data~388_combout  & \CPU|Datapath|IR|always1~0_combout ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~388_combout ),
	.datab(!\CPU|Datapath|IR|data [9]),
	.datac(!\CPU|Datapath|IR|always1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~390 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~390 .lut_mask = 64'h0505050515151515;
defparam \CPU|Datapath|REGFILE|data~390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y37_N15
dffeas \CPU|Datapath|REGFILE|data~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[14]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~62 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y38_N12
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~389 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~389_combout  = ( !\CPU|Datapath|IR|data [10] & ( (\CPU|Datapath|IR|data [9] & (\CPU|Datapath|REGFILE|data~388_combout  & !\CPU|Datapath|IR|always1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [9]),
	.datac(!\CPU|Datapath|REGFILE|data~388_combout ),
	.datad(!\CPU|Datapath|IR|always1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~389 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~389 .lut_mask = 64'h0300030000000000;
defparam \CPU|Datapath|REGFILE|data~389 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y36_N15
dffeas \CPU|Datapath|REGFILE|data~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[14]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~30 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N32
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~392 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~392_combout  = ( \CPU|Datapath|IR|data [10] & ( (!\CPU|Datapath|IR|always1~0_combout  & (\CPU|Datapath|REGFILE|data~388_combout  & !\CPU|Datapath|IR|data [9])) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~388_combout ),
	.datad(!\CPU|Datapath|IR|data [9]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~392 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~392 .lut_mask = 64'h000000000A000A00;
defparam \CPU|Datapath|REGFILE|data~392 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y36_N1
dffeas \CPU|Datapath|REGFILE|data~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[14]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~46 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y38_N25
dffeas \CPU|Datapath|MDR|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|ALU|Selector9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MDR|data[2]~0_combout ),
	.sload(vcc),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[6] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y35_N31
dffeas \CPU|Datapath|IR|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[6] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N30
stratixiii_lcell_comb \CPU|Datapath|storemux|f[0]~2 (
// Equation(s):
// \CPU|Datapath|storemux|f[0]~2_combout  = ( \CPU|Control|WideOr6~0_combout  & ( \CPU|Datapath|IR|data [6] ) ) # ( !\CPU|Control|WideOr6~0_combout  & ( (\CPU|Datapath|IR|data [9]) # (\CPU|Datapath|IR|always1~0_combout ) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [9]),
	.datad(!\CPU|Datapath|IR|data [6]),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|storemux|f[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|storemux|f[0]~2 .extended_lut = "off";
defparam \CPU|Datapath|storemux|f[0]~2 .lut_mask = 64'h5F5F5F5F00FF00FF;
defparam \CPU|Datapath|storemux|f[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y38_N6
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~391 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~391_combout  = ( !\CPU|Datapath|IR|always1~0_combout  & ( !\CPU|Datapath|IR|data [10] & ( (\CPU|Datapath|REGFILE|data~388_combout  & !\CPU|Datapath|IR|data [9]) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~388_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [9]),
	.datae(!\CPU|Datapath|IR|always1~0_combout ),
	.dataf(!\CPU|Datapath|IR|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~391 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~391 .lut_mask = 64'h5500000000000000;
defparam \CPU|Datapath|REGFILE|data~391 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y36_N11
dffeas \CPU|Datapath|REGFILE|data~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[14]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~14 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y36_N8
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~296 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~296_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~14_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (\CPU|Datapath|REGFILE|data~30_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~46_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~62_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) 
// ) )

	.dataa(!\CPU|Datapath|REGFILE|data~62_q ),
	.datab(!\CPU|Datapath|REGFILE|data~30_q ),
	.datac(!\CPU|Datapath|REGFILE|data~46_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~296 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~296 .lut_mask = 64'h0F000F0033FF55FF;
defparam \CPU|Datapath|REGFILE|data~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y38_N28
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~387 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~387_combout  = ( !\CPU|Datapath|IR|data [10] & ( (!\CPU|Datapath|REGFILE|data~384_combout  & (!\CPU|Datapath|IR|always1~0_combout  & !\CPU|Datapath|IR|data [9])) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|REGFILE|data~384_combout ),
	.datac(!\CPU|Datapath|IR|always1~0_combout ),
	.datad(!\CPU|Datapath|IR|data [9]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~387 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~387 .lut_mask = 64'hC000C00000000000;
defparam \CPU|Datapath|REGFILE|data~387 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y37_N21
dffeas \CPU|Datapath|REGFILE|data~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[14]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~78 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~300 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~300_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~296_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~296_combout  & ((\CPU|Datapath|REGFILE|data~78_q ))) # (\CPU|Datapath|REGFILE|data~296_combout  & (\CPU|Datapath|REGFILE|data~94_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~296_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|REGFILE|data~296_combout  & ((\CPU|Datapath|REGFILE|data~110_q ))) # 
// (\CPU|Datapath|REGFILE|data~296_combout  & (\CPU|Datapath|REGFILE|data~126_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~94_q ),
	.datab(!\CPU|Datapath|REGFILE|data~126_q ),
	.datac(!\CPU|Datapath|REGFILE|data~110_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~296_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~300 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~300 .lut_mask = 64'h000F000FFF55FF33;
defparam \CPU|Datapath|REGFILE|data~300 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y39_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~6 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~6_combout  = ( !\CPU|Datapath|alumux|f[1]~26_combout  & ( !\CPU|Datapath|alumux|f[0]~22_combout  ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~6 .lut_mask = 64'hAAAAAAAA00000000;
defparam \CPU|Datapath|ALU|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y38_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Equal0~8 (
// Equation(s):
// \CPU|Datapath|ALU|Equal0~8_combout  = (!\CPU|Control|Selector1~0_combout  & (!\CPU|Control|WideOr17~combout  & !\CPU|Control|Selector2~0_combout ))

	.dataa(gnd),
	.datab(!\CPU|Control|Selector1~0_combout ),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Equal0~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Equal0~8 .lut_mask = 64'hC000C000C000C000;
defparam \CPU|Datapath|ALU|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N32
stratixiii_lcell_comb \CPU|Datapath|alumux|f[14]~34 (
// Equation(s):
// \CPU|Datapath|alumux|f[14]~34_combout  = ( \CPU|Control|WideOr18~combout  & ( \CPU|Datapath|IR|data [5] ) ) # ( !\CPU|Control|WideOr18~combout  & ( \CPU|Datapath|REGFILE|data~228_combout  ) )

	.dataa(!\CPU|Datapath|REGFILE|data~228_combout ),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[14]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[14]~34 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[14]~34 .lut_mask = 64'h5555555533333333;
defparam \CPU|Datapath|alumux|f[14]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y38_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~1_combout  = ( !\CPU|Control|WideOr17~combout  & ( (\CPU|Control|Selector1~0_combout  & !\CPU|Control|Selector2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|Selector1~0_combout ),
	.datad(!\CPU|Control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr17~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~1 .lut_mask = 64'h0F000F0000000000;
defparam \CPU|Datapath|ALU|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~3_combout  = ( \CPU|Datapath|ALU|Selector6~1_combout  & ( (!\CPU|Datapath|ALU|Equal0~8_combout  & !\CPU|Datapath|alumux|f[14]~34_combout ) ) ) # ( !\CPU|Datapath|ALU|Selector6~1_combout  & ( !\CPU|Datapath|ALU|Equal0~8_combout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Equal0~8_combout ),
	.datad(!\CPU|Datapath|alumux|f[14]~34_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~3 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \CPU|Datapath|ALU|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y38_N7
dffeas \CPU|Datapath|MDR|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|ALU|Selector14~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MDR|data[2]~0_combout ),
	.sload(vcc),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[1] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y35_N1
dffeas \CPU|Datapath|IR|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[1] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N0
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~1 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~1_sumout  = SUM(( \CPU|Datapath|ALU|Selector15~8_combout  ) + ( \CPU|Datapath|IR|data [0] ) + ( !VCC ))
// \CPU|Datapath|ALU_IMM|Add0~2  = CARRY(( \CPU|Datapath|ALU|Selector15~8_combout  ) + ( \CPU|Datapath|IR|data [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector15~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~1_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~1 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N2
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~5 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~5_sumout  = SUM(( \CPU|Datapath|ALU|Selector14~8_combout  ) + ( \CPU|Datapath|IR|data [1] ) + ( \CPU|Datapath|ALU_IMM|Add0~2  ))
// \CPU|Datapath|ALU_IMM|Add0~6  = CARRY(( \CPU|Datapath|ALU|Selector14~8_combout  ) + ( \CPU|Datapath|IR|data [1] ) + ( \CPU|Datapath|ALU_IMM|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector14~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [1]),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~5_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~5 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N4
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~9 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~9_sumout  = SUM(( \CPU|Datapath|IR|data [2] ) + ( \CPU|Datapath|ALU|Selector13~5_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~6  ))
// \CPU|Datapath|ALU_IMM|Add0~10  = CARRY(( \CPU|Datapath|IR|data [2] ) + ( \CPU|Datapath|ALU|Selector13~5_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector13~5_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~9_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~9 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~9 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N6
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~13 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~13_sumout  = SUM(( \CPU|Datapath|ALU|Selector12~7_combout  ) + ( \CPU|Datapath|IR|data [3] ) + ( \CPU|Datapath|ALU_IMM|Add0~10  ))
// \CPU|Datapath|ALU_IMM|Add0~14  = CARRY(( \CPU|Datapath|ALU|Selector12~7_combout  ) + ( \CPU|Datapath|IR|data [3] ) + ( \CPU|Datapath|ALU_IMM|Add0~10  ))

	.dataa(!\CPU|Datapath|IR|data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector12~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~13_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~13 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N8
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~17 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~17_sumout  = SUM(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector11~5_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~14  ))
// \CPU|Datapath|ALU_IMM|Add0~18  = CARRY(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector11~5_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector11~5_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~17_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~17 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|ALU_IMM|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N10
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~21 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~21_sumout  = SUM(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector10~5_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~18  ))
// \CPU|Datapath|ALU_IMM|Add0~22  = CARRY(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector10~5_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [4]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector10~5_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~21_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~21 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~21 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y35_N36
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[1]~56 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[1]~56_combout  = ( \CPU|Control|state.s_and~q  & ( (!\CPU|Control|state.lshf~q  & (\CPU|Datapath|IR|data [5] & ((!\CPU|Datapath|IR|data [1]) # (\CPU|Control|state.s_add~q )))) ) ) # ( !\CPU|Control|state.s_and~q  & ( 
// (!\CPU|Control|state.lshf~q  & (\CPU|Control|state.s_add~q  & \CPU|Datapath|IR|data [5])) ) )

	.dataa(!\CPU|Control|state.lshf~q ),
	.datab(!\CPU|Control|state.s_add~q ),
	.datac(!\CPU|Datapath|IR|data [1]),
	.datad(!\CPU|Datapath|IR|data [5]),
	.datae(gnd),
	.dataf(!\CPU|Control|state.s_and~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[1]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[1]~56 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[1]~56 .lut_mask = 64'h0022002200A200A2;
defparam \CPU|Datapath|regfilemux|f[1]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y35_N10
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[1]~57 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[1]~57_combout  = ( \CPU|Datapath|MDR|data [9] & ( \CPU|Datapath|regfilemux|f[0]~2_combout  & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout  & (((!\CPU|Datapath|regfilemux|f[2]~10_combout )))) # 
// (\CPU|Datapath|regfilemux|f[10]~8_combout  & (!\CPU|Datapath|regfilemux|f[1]~56_combout  & (\CPU|Datapath|ALU|Selector14~8_combout ))) ) ) ) # ( !\CPU|Datapath|MDR|data [9] & ( \CPU|Datapath|regfilemux|f[0]~2_combout  & ( 
// (\CPU|Datapath|regfilemux|f[10]~8_combout  & (!\CPU|Datapath|regfilemux|f[1]~56_combout  & \CPU|Datapath|ALU|Selector14~8_combout )) ) ) ) # ( \CPU|Datapath|MDR|data [9] & ( !\CPU|Datapath|regfilemux|f[0]~2_combout  & ( 
// (\CPU|Datapath|regfilemux|f[10]~8_combout  & (!\CPU|Datapath|regfilemux|f[1]~56_combout  & \CPU|Datapath|ALU|Selector14~8_combout )) ) ) ) # ( !\CPU|Datapath|MDR|data [9] & ( !\CPU|Datapath|regfilemux|f[0]~2_combout  & ( 
// (\CPU|Datapath|regfilemux|f[10]~8_combout  & (!\CPU|Datapath|regfilemux|f[1]~56_combout  & \CPU|Datapath|ALU|Selector14~8_combout )) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[1]~56_combout ),
	.datac(!\CPU|Datapath|ALU|Selector14~8_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.datae(!\CPU|Datapath|MDR|data [9]),
	.dataf(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[1]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[1]~57 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[1]~57 .lut_mask = 64'h040404040404AE04;
defparam \CPU|Datapath|regfilemux|f[1]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N0
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~1 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~1_sumout  = SUM(( \CPU|Datapath|pc|data [1] ) + ( \CPU|Datapath|IR|data [0] ) + ( !VCC ))
// \CPU|Datapath|_adder|Add0~2  = CARRY(( \CPU|Datapath|pc|data [1] ) + ( \CPU|Datapath|IR|data [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [1]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~1_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~1 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~1 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N6
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[1]~55 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[1]~55_combout  = ( \CPU|Datapath|MDR|data [1] & ( \CPU|Datapath|pc|data [1] & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout  & ((!\CPU|Datapath|regfilemux|f[0]~2_combout  & ((!\CPU|Datapath|regfilemux|f[2]~10_combout ) # 
// (\CPU|Datapath|_adder|Add0~1_sumout ))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  & ((\CPU|Datapath|regfilemux|f[2]~10_combout ))))) ) ) ) # ( !\CPU|Datapath|MDR|data [1] & ( \CPU|Datapath|pc|data [1] & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout  & 
// (!\CPU|Datapath|regfilemux|f[0]~2_combout  & ((!\CPU|Datapath|regfilemux|f[2]~10_combout ) # (\CPU|Datapath|_adder|Add0~1_sumout )))) ) ) ) # ( \CPU|Datapath|MDR|data [1] & ( !\CPU|Datapath|pc|data [1] & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout  & 
// (\CPU|Datapath|regfilemux|f[2]~10_combout  & ((\CPU|Datapath|regfilemux|f[0]~2_combout ) # (\CPU|Datapath|_adder|Add0~1_sumout )))) ) ) ) # ( !\CPU|Datapath|MDR|data [1] & ( !\CPU|Datapath|pc|data [1] & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout  & 
// (\CPU|Datapath|_adder|Add0~1_sumout  & (!\CPU|Datapath|regfilemux|f[0]~2_combout  & \CPU|Datapath|regfilemux|f[2]~10_combout ))) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datab(!\CPU|Datapath|_adder|Add0~1_sumout ),
	.datac(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.datae(!\CPU|Datapath|MDR|data [1]),
	.dataf(!\CPU|Datapath|pc|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[1]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[1]~55 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[1]~55 .lut_mask = 64'h0020002AA020A02A;
defparam \CPU|Datapath|regfilemux|f[1]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y38_N36
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[1]~58 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[1]~58_combout  = ( \CPU|Datapath|ALU_IMM|Add0~5_sumout  & ( ((\CPU|Datapath|regfilemux|f[1]~55_combout ) # (\CPU|Datapath|regfilemux|f[15]~9_combout )) # (\CPU|Datapath|regfilemux|f[1]~57_combout ) ) ) # ( 
// !\CPU|Datapath|ALU_IMM|Add0~5_sumout  & ( (\CPU|Datapath|regfilemux|f[1]~55_combout ) # (\CPU|Datapath|regfilemux|f[1]~57_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|regfilemux|f[1]~57_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[1]~55_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU_IMM|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[1]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[1]~58 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[1]~58 .lut_mask = 64'h33FF33FF3FFF3FFF;
defparam \CPU|Datapath|regfilemux|f[1]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y36_N29
dffeas \CPU|Datapath|REGFILE|data~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[1]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~113 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y38_N31
dffeas \CPU|Datapath|REGFILE|data~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[1]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~97 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y36_N11
dffeas \CPU|Datapath|REGFILE|data~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[1]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~81 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y37_N33
dffeas \CPU|Datapath|REGFILE|data~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[1]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~49 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y36_N16
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~17feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~17feeder_combout  = ( \CPU|Datapath|regfilemux|f[1]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[1]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~17feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y36_N17
dffeas \CPU|Datapath|REGFILE|data~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~17 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y36_N33
dffeas \CPU|Datapath|REGFILE|data~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[1]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~33 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y36_N37
dffeas \CPU|Datapath|REGFILE|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[1]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~1 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y36_N36
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~264 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~264_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~1_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (\CPU|Datapath|REGFILE|data~17_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~33_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~49_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) 
// ) )

	.dataa(!\CPU|Datapath|REGFILE|data~49_q ),
	.datab(!\CPU|Datapath|REGFILE|data~17_q ),
	.datac(!\CPU|Datapath|REGFILE|data~33_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~264 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~264 .lut_mask = 64'h0F000F0033FF55FF;
defparam \CPU|Datapath|REGFILE|data~264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y36_N5
dffeas \CPU|Datapath|REGFILE|data~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[1]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~65 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~65 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y36_N28
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~268 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~268_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~264_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~264_combout  & (\CPU|Datapath|REGFILE|data~65_q )) # (\CPU|Datapath|REGFILE|data~264_combout  & ((\CPU|Datapath|REGFILE|data~81_q )))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~264_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((!\CPU|Datapath|REGFILE|data~264_combout  & ((\CPU|Datapath|REGFILE|data~97_q ))) # 
// (\CPU|Datapath|REGFILE|data~264_combout  & (\CPU|Datapath|REGFILE|data~113_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~113_q ),
	.datab(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~97_q ),
	.datad(!\CPU|Datapath|REGFILE|data~81_q ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~264_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~268 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~268 .lut_mask = 64'h03030303CCFFDDDD;
defparam \CPU|Datapath|REGFILE|data~268 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N0
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~1 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~1_sumout  = SUM(( VCC ) + ( \CPU|Datapath|pc|data [1] ) + ( !VCC ))
// \CPU|Datapath|_plus2|Add0~2  = CARRY(( VCC ) + ( \CPU|Datapath|pc|data [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~1_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~1 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~1 .lut_mask = 64'h0000FF000000FFFF;
defparam \CPU|Datapath|_plus2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N0
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~1 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~1_sumout  = SUM(( \CPU|Datapath|IR|data [0] ) + ( \CPU|Datapath|pc|data [1] ) + ( !VCC ))
// \CPU|Datapath|_adder2|Add0~2  = CARRY(( \CPU|Datapath|IR|data [0] ) + ( \CPU|Datapath|pc|data [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~1_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~1 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~1 .lut_mask = 64'h0000FF0000003333;
defparam \CPU|Datapath|_adder2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y35_N20
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[1]~0 (
// Equation(s):
// \CPU|Datapath|pcmux|f[1]~0_combout  = ( \CPU|Datapath|pc|data[1]~3_combout  & ( \CPU|Datapath|_adder2|Add0~1_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|REGFILE|data~268_combout )) # (\CPU|Datapath|pc|data[1]~4_combout  & 
// ((\CPU|Datapath|_adder|Add0~1_sumout ))) ) ) ) # ( !\CPU|Datapath|pc|data[1]~3_combout  & ( \CPU|Datapath|_adder2|Add0~1_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout ) # (\CPU|Datapath|_plus2|Add0~1_sumout ) ) ) ) # ( 
// \CPU|Datapath|pc|data[1]~3_combout  & ( !\CPU|Datapath|_adder2|Add0~1_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|REGFILE|data~268_combout )) # (\CPU|Datapath|pc|data[1]~4_combout  & ((\CPU|Datapath|_adder|Add0~1_sumout ))) ) ) ) # 
// ( !\CPU|Datapath|pc|data[1]~3_combout  & ( !\CPU|Datapath|_adder2|Add0~1_sumout  & ( (\CPU|Datapath|_plus2|Add0~1_sumout  & \CPU|Datapath|pc|data[1]~4_combout ) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datab(!\CPU|Datapath|_plus2|Add0~1_sumout ),
	.datac(!\CPU|Datapath|_adder|Add0~1_sumout ),
	.datad(!\CPU|Datapath|pc|data[1]~4_combout ),
	.datae(!\CPU|Datapath|pc|data[1]~3_combout ),
	.dataf(!\CPU|Datapath|_adder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[1]~0 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[1]~0 .lut_mask = 64'h0033550FFF33550F;
defparam \CPU|Datapath|pcmux|f[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N34
stratixiii_lcell_comb \CPU|Control|WideOr3 (
// Equation(s):
// \CPU|Control|WideOr3~combout  = ( \CPU|Control|state.trap4~q  ) # ( !\CPU|Control|state.trap4~q  & ( ((!\CPU|Control|state.fetch1~q ) # ((\CPU|Control|state.jsr2~q ) # (\CPU|Control|state.jmp~q ))) # (\CPU|Control|state.br_taken~q ) ) )

	.dataa(!\CPU|Control|state.br_taken~q ),
	.datab(!\CPU|Control|state.fetch1~q ),
	.datac(!\CPU|Control|state.jmp~q ),
	.datad(!\CPU|Control|state.jsr2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.trap4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr3 .extended_lut = "off";
defparam \CPU|Control|WideOr3 .lut_mask = 64'hDFFFDFFFFFFFFFFF;
defparam \CPU|Control|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y35_N21
dffeas \CPU|Datapath|pc|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pcmux|f[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap4~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[1] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N2
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~5 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~5_sumout  = SUM(( \CPU|Datapath|IR|data [1] ) + ( \CPU|Datapath|pc|data [2] ) + ( \CPU|Datapath|_adder|Add0~2  ))
// \CPU|Datapath|_adder|Add0~6  = CARRY(( \CPU|Datapath|IR|data [1] ) + ( \CPU|Datapath|pc|data [2] ) + ( \CPU|Datapath|_adder|Add0~2  ))

	.dataa(!\CPU|Datapath|pc|data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~5_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~5 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \CPU|Datapath|_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N4
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~9 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~9_sumout  = SUM(( \CPU|Datapath|IR|data [2] ) + ( \CPU|Datapath|pc|data [3] ) + ( \CPU|Datapath|_adder|Add0~6  ))
// \CPU|Datapath|_adder|Add0~10  = CARRY(( \CPU|Datapath|IR|data [2] ) + ( \CPU|Datapath|pc|data [3] ) + ( \CPU|Datapath|_adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [3]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~9_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~9 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N6
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~13 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~13_sumout  = SUM(( \CPU|Datapath|IR|data [3] ) + ( \CPU|Datapath|pc|data [4] ) + ( \CPU|Datapath|_adder|Add0~10  ))
// \CPU|Datapath|_adder|Add0~14  = CARRY(( \CPU|Datapath|IR|data [3] ) + ( \CPU|Datapath|pc|data [4] ) + ( \CPU|Datapath|_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [4]),
	.datad(!\CPU|Datapath|IR|data [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~13_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~13 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Datapath|_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N8
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~17 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~17_sumout  = SUM(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|pc|data [5] ) + ( \CPU|Datapath|_adder|Add0~14  ))
// \CPU|Datapath|_adder|Add0~18  = CARRY(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|pc|data [5] ) + ( \CPU|Datapath|_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [5]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~17_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~17 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N2
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[5]~23 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[5]~23_combout  = ( \CPU|Datapath|MDR|data [5] & ( \CPU|Datapath|pc|data [5] & ( (!\CPU|Datapath|regfilemux|f[2]~10_combout ) # ((\CPU|Datapath|_adder|Add0~17_sumout ) # (\CPU|Datapath|regfilemux|f[0]~2_combout )) ) ) ) # ( 
// !\CPU|Datapath|MDR|data [5] & ( \CPU|Datapath|pc|data [5] & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & ((!\CPU|Datapath|regfilemux|f[2]~10_combout ) # (\CPU|Datapath|_adder|Add0~17_sumout ))) ) ) ) # ( \CPU|Datapath|MDR|data [5] & ( 
// !\CPU|Datapath|pc|data [5] & ( ((\CPU|Datapath|regfilemux|f[2]~10_combout  & \CPU|Datapath|_adder|Add0~17_sumout )) # (\CPU|Datapath|regfilemux|f[0]~2_combout ) ) ) ) # ( !\CPU|Datapath|MDR|data [5] & ( !\CPU|Datapath|pc|data [5] & ( 
// (\CPU|Datapath|regfilemux|f[2]~10_combout  & (!\CPU|Datapath|regfilemux|f[0]~2_combout  & \CPU|Datapath|_adder|Add0~17_sumout )) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datad(!\CPU|Datapath|_adder|Add0~17_sumout ),
	.datae(!\CPU|Datapath|MDR|data [5]),
	.dataf(!\CPU|Datapath|pc|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[5]~23 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[5]~23 .lut_mask = 64'h00500F5FA0F0AFFF;
defparam \CPU|Datapath|regfilemux|f[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y38_N32
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[5]~22 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[5]~22_combout  = ( \CPU|Datapath|MDR|data [13] & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout  & (\CPU|Datapath|regfilemux|f[0]~2_combout  & !\CPU|Datapath|regfilemux|f[2]~10_combout )) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MDR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[5]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[5]~22 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[5]~22 .lut_mask = 64'h0000000020202020;
defparam \CPU|Datapath|regfilemux|f[5]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y38_N4
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[5]~24 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[5]~24_combout  = ( \CPU|Datapath|ALU|Selector10~5_combout  & ( (!\CPU|Datapath|regfilemux|f[9]~13_combout  & (!\CPU|Datapath|regfilemux|f[5]~22_combout  & ((!\CPU|Datapath|regfilemux|f[5]~23_combout ) # 
// (!\CPU|Datapath|regfilemux|f[6]~11_combout )))) ) ) # ( !\CPU|Datapath|ALU|Selector10~5_combout  & ( (!\CPU|Datapath|regfilemux|f[5]~22_combout  & ((!\CPU|Datapath|regfilemux|f[5]~23_combout ) # (!\CPU|Datapath|regfilemux|f[6]~11_combout ))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[5]~23_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[5]~22_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[6]~11_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[5]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[5]~24 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[5]~24 .lut_mask = 64'hF0C0F0C0A080A080;
defparam \CPU|Datapath|regfilemux|f[5]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y38_N22
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[5]~25 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[5]~25_combout  = ( \CPU|Datapath|regfilemux|f[5]~24_combout  & ( (\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~21_sumout ) ) ) # ( !\CPU|Datapath|regfilemux|f[5]~24_combout  )

	.dataa(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU_IMM|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[5]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[5]~25 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[5]~25 .lut_mask = 64'hFFFFFFFF00550055;
defparam \CPU|Datapath|regfilemux|f[5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N1
dffeas \CPU|Datapath|REGFILE|data~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~53 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N9
dffeas \CPU|Datapath|REGFILE|data~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~37 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y37_N2
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~21feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~21feeder_combout  = ( \CPU|Datapath|regfilemux|f[5]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[5]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~21feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N3
dffeas \CPU|Datapath|REGFILE|data~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~21 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y36_N29
dffeas \CPU|Datapath|REGFILE|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~5 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y36_N24
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~360 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~360_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~5_q  & (!\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & ((((\CPU|Datapath|REGFILE|data~21_q ) # (\CPU|Datapath|storemux|f[2]~0_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~37_q  & 
// (!\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|storemux|f[0]~2_combout  & ((((\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~53_q ))) ) )

	.dataa(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~53_q ),
	.datac(!\CPU|Datapath|REGFILE|data~37_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~21_q ),
	.datag(!\CPU|Datapath|REGFILE|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~360 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~360 .lut_mask = 64'h0A551B555F551B55;
defparam \CPU|Datapath|REGFILE|data~360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y37_N33
dffeas \CPU|Datapath|REGFILE|data~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~85 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y38_N23
dffeas \CPU|Datapath|REGFILE|data~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~101 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y36_N25
dffeas \CPU|Datapath|REGFILE|data~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~117 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y36_N1
dffeas \CPU|Datapath|REGFILE|data~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~69 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~69 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y36_N28
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~364 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~364_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|REGFILE|data~360_combout  & (((\CPU|Datapath|REGFILE|data~69_q  & (\CPU|Datapath|storemux|f[2]~0_combout ))))) # 
// (\CPU|Datapath|REGFILE|data~360_combout  & ((((!\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~85_q ))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|REGFILE|data~360_combout  & 
// (((\CPU|Datapath|REGFILE|data~101_q  & (\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|REGFILE|data~360_combout  & ((((!\CPU|Datapath|storemux|f[2]~0_combout ) # (\CPU|Datapath|REGFILE|data~117_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~360_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~85_q ),
	.datac(!\CPU|Datapath|REGFILE|data~101_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~117_q ),
	.datag(!\CPU|Datapath|REGFILE|data~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~364 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~364 .lut_mask = 64'h551B550A551B555F;
defparam \CPU|Datapath|REGFILE|data~364 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N2
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~5 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~5_sumout  = SUM(( \CPU|Datapath|pc|data [2] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~2  ))
// \CPU|Datapath|_plus2|Add0~6  = CARRY(( \CPU|Datapath|pc|data [2] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~2  ))

	.dataa(!\CPU|Datapath|pc|data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~5_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~5 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU|Datapath|_plus2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N4
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~9 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~9_sumout  = SUM(( \CPU|Datapath|pc|data [3] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~6  ))
// \CPU|Datapath|_plus2|Add0~10  = CARRY(( \CPU|Datapath|pc|data [3] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~6  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|pc|data [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~9_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~9 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU|Datapath|_plus2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N6
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~13 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~13_sumout  = SUM(( GND ) + ( \CPU|Datapath|pc|data [4] ) + ( \CPU|Datapath|_plus2|Add0~10  ))
// \CPU|Datapath|_plus2|Add0~14  = CARRY(( GND ) + ( \CPU|Datapath|pc|data [4] ) + ( \CPU|Datapath|_plus2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [4]),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~13_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~13 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \CPU|Datapath|_plus2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N8
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~17 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~17_sumout  = SUM(( \CPU|Datapath|pc|data [5] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~14  ))
// \CPU|Datapath|_plus2|Add0~18  = CARRY(( \CPU|Datapath|pc|data [5] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~14  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|pc|data [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~17_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~17 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU|Datapath|_plus2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N6
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~13 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~13_sumout  = SUM(( \CPU|Datapath|IR|data [3] ) + ( \CPU|Datapath|pc|data [4] ) + ( \CPU|Datapath|_adder2|Add0~10  ))
// \CPU|Datapath|_adder2|Add0~14  = CARRY(( \CPU|Datapath|IR|data [3] ) + ( \CPU|Datapath|pc|data [4] ) + ( \CPU|Datapath|_adder2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [4]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~13_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~13 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N8
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~17 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~17_sumout  = SUM(( \CPU|Datapath|pc|data [5] ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|_adder2|Add0~14  ))
// \CPU|Datapath|_adder2|Add0~18  = CARRY(( \CPU|Datapath|pc|data [5] ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|_adder2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [4]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~17_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~17 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y36_N26
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[5]~4 (
// Equation(s):
// \CPU|Datapath|pcmux|f[5]~4_combout  = ( \CPU|Datapath|_adder|Add0~17_sumout  & ( \CPU|Datapath|_adder2|Add0~17_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & (((!\CPU|Datapath|pc|data[1]~3_combout )) # (\CPU|Datapath|REGFILE|data~364_combout ))) # 
// (\CPU|Datapath|pc|data[1]~4_combout  & (((\CPU|Datapath|_plus2|Add0~17_sumout ) # (\CPU|Datapath|pc|data[1]~3_combout )))) ) ) ) # ( !\CPU|Datapath|_adder|Add0~17_sumout  & ( \CPU|Datapath|_adder2|Add0~17_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  
// & (((!\CPU|Datapath|pc|data[1]~3_combout )) # (\CPU|Datapath|REGFILE|data~364_combout ))) # (\CPU|Datapath|pc|data[1]~4_combout  & (((!\CPU|Datapath|pc|data[1]~3_combout  & \CPU|Datapath|_plus2|Add0~17_sumout )))) ) ) ) # ( 
// \CPU|Datapath|_adder|Add0~17_sumout  & ( !\CPU|Datapath|_adder2|Add0~17_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|REGFILE|data~364_combout  & (\CPU|Datapath|pc|data[1]~3_combout ))) # (\CPU|Datapath|pc|data[1]~4_combout  & 
// (((\CPU|Datapath|_plus2|Add0~17_sumout ) # (\CPU|Datapath|pc|data[1]~3_combout )))) ) ) ) # ( !\CPU|Datapath|_adder|Add0~17_sumout  & ( !\CPU|Datapath|_adder2|Add0~17_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & 
// (\CPU|Datapath|REGFILE|data~364_combout  & (\CPU|Datapath|pc|data[1]~3_combout ))) # (\CPU|Datapath|pc|data[1]~4_combout  & (((!\CPU|Datapath|pc|data[1]~3_combout  & \CPU|Datapath|_plus2|Add0~17_sumout )))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datab(!\CPU|Datapath|pc|data[1]~4_combout ),
	.datac(!\CPU|Datapath|pc|data[1]~3_combout ),
	.datad(!\CPU|Datapath|_plus2|Add0~17_sumout ),
	.datae(!\CPU|Datapath|_adder|Add0~17_sumout ),
	.dataf(!\CPU|Datapath|_adder2|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[5]~4 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[5]~4 .lut_mask = 64'h04340737C4F4C7F7;
defparam \CPU|Datapath|pcmux|f[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y36_N27
dffeas \CPU|Datapath|pc|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pcmux|f[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap4~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[5] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N10
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~21 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~21_sumout  = SUM(( \CPU|Datapath|pc|data [6] ) + ( \CPU|Datapath|IR|data [5] ) + ( \CPU|Datapath|_adder|Add0~18  ))
// \CPU|Datapath|_adder|Add0~22  = CARRY(( \CPU|Datapath|pc|data [6] ) + ( \CPU|Datapath|IR|data [5] ) + ( \CPU|Datapath|_adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [5]),
	.datad(!\CPU|Datapath|pc|data [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~21_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~21 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Datapath|_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N10
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~21 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~21_sumout  = SUM(( GND ) + ( \CPU|Datapath|pc|data [6] ) + ( \CPU|Datapath|_plus2|Add0~18  ))
// \CPU|Datapath|_plus2|Add0~22  = CARRY(( GND ) + ( \CPU|Datapath|pc|data [6] ) + ( \CPU|Datapath|_plus2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [6]),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~21_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~21 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~21 .lut_mask = 64'h0000FF0000000000;
defparam \CPU|Datapath|_plus2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N24
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[6]~12 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[6]~12_combout  = ( \CPU|Datapath|pc|data [6] & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & ((!\CPU|Datapath|regfilemux|f[2]~10_combout ) # ((\CPU|Datapath|_adder|Add0~21_sumout )))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  
// & (((\CPU|Datapath|MDR|data [6])))) ) ) # ( !\CPU|Datapath|pc|data [6] & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & (\CPU|Datapath|regfilemux|f[2]~10_combout  & (\CPU|Datapath|_adder|Add0~21_sumout ))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  & 
// (((\CPU|Datapath|MDR|data [6])))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datac(!\CPU|Datapath|_adder|Add0~21_sumout ),
	.datad(!\CPU|Datapath|MDR|data [6]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[6]~12 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[6]~12 .lut_mask = 64'h043704378CBF8CBF;
defparam \CPU|Datapath|regfilemux|f[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N12
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~25 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~25_sumout  = SUM(( \CPU|Datapath|ALU|Selector9~6_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~22  ))
// \CPU|Datapath|ALU_IMM|Add0~26  = CARRY(( \CPU|Datapath|ALU|Selector9~6_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [4]),
	.datad(!\CPU|Datapath|ALU|Selector9~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~25_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~25 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y38_N38
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[6]~14 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[6]~14_combout  = ( \CPU|Datapath|regfilemux|f[2]~10_combout  & ( \CPU|Datapath|ALU|Selector9~6_combout  & ( \CPU|Datapath|regfilemux|f[9]~13_combout  ) ) ) # ( !\CPU|Datapath|regfilemux|f[2]~10_combout  & ( 
// \CPU|Datapath|ALU|Selector9~6_combout  & ( ((\CPU|Datapath|MDR|data [14] & (\CPU|Datapath|regfilemux|f[0]~2_combout  & !\CPU|Datapath|regfilemux|f[10]~8_combout ))) # (\CPU|Datapath|regfilemux|f[9]~13_combout ) ) ) ) # ( 
// !\CPU|Datapath|regfilemux|f[2]~10_combout  & ( !\CPU|Datapath|ALU|Selector9~6_combout  & ( (\CPU|Datapath|MDR|data [14] & (\CPU|Datapath|regfilemux|f[0]~2_combout  & !\CPU|Datapath|regfilemux|f[10]~8_combout )) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datab(!\CPU|Datapath|MDR|data [14]),
	.datac(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[6]~14 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[6]~14 .lut_mask = 64'h0300000057555555;
defparam \CPU|Datapath|regfilemux|f[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N32
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[6]~15 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[6]~15_combout  = ( \CPU|Datapath|regfilemux|f[6]~14_combout  ) # ( !\CPU|Datapath|regfilemux|f[6]~14_combout  & ( (!\CPU|Datapath|regfilemux|f[15]~9_combout  & (\CPU|Datapath|regfilemux|f[6]~11_combout  & 
// (\CPU|Datapath|regfilemux|f[6]~12_combout ))) # (\CPU|Datapath|regfilemux|f[15]~9_combout  & (((\CPU|Datapath|regfilemux|f[6]~11_combout  & \CPU|Datapath|regfilemux|f[6]~12_combout )) # (\CPU|Datapath|ALU_IMM|Add0~25_sumout ))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[6]~11_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[6]~12_combout ),
	.datad(!\CPU|Datapath|ALU_IMM|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[6]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[6]~15 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[6]~15 .lut_mask = 64'h03570357FFFFFFFF;
defparam \CPU|Datapath|regfilemux|f[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y37_N13
dffeas \CPU|Datapath|REGFILE|data~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~118 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y37_N21
dffeas \CPU|Datapath|REGFILE|data~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~86 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y38_N33
dffeas \CPU|Datapath|REGFILE|data~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~102 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y39_N15
dffeas \CPU|Datapath|REGFILE|data~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~54 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y39_N1
dffeas \CPU|Datapath|REGFILE|data~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~38 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y38_N5
dffeas \CPU|Datapath|REGFILE|data~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~22 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y39_N31
dffeas \CPU|Datapath|REGFILE|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~6 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y39_N28
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~368 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~368_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[2]~0_combout  & (((!\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~6_q )) # (\CPU|Datapath|storemux|f[0]~2_combout  & 
// ((\CPU|Datapath|REGFILE|data~22_q )))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~38_q )))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~54_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|storemux|f[0]~2_combout 
// ))))) ) )

	.dataa(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~54_q ),
	.datac(!\CPU|Datapath|REGFILE|data~38_q ),
	.datad(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~22_q ),
	.datag(!\CPU|Datapath|REGFILE|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~368 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~368 .lut_mask = 64'h0A550A770AFF0A77;
defparam \CPU|Datapath|REGFILE|data~368 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y37_N1
dffeas \CPU|Datapath|REGFILE|data~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~70 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y37_N12
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~372 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~372_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~368_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~368_combout  & ((\CPU|Datapath|REGFILE|data~70_q ))) # (\CPU|Datapath|REGFILE|data~368_combout  & (\CPU|Datapath|REGFILE|data~86_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~368_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|REGFILE|data~368_combout  & ((\CPU|Datapath|REGFILE|data~102_q ))) # 
// (\CPU|Datapath|REGFILE|data~368_combout  & (\CPU|Datapath|REGFILE|data~118_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~118_q ),
	.datab(!\CPU|Datapath|REGFILE|data~86_q ),
	.datac(!\CPU|Datapath|REGFILE|data~102_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~368_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~372 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~372 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|Datapath|REGFILE|data~372 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N10
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~21 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~21_sumout  = SUM(( \CPU|Datapath|pc|data [6] ) + ( \CPU|Datapath|IR|data [5] ) + ( \CPU|Datapath|_adder2|Add0~18  ))
// \CPU|Datapath|_adder2|Add0~22  = CARRY(( \CPU|Datapath|pc|data [6] ) + ( \CPU|Datapath|IR|data [5] ) + ( \CPU|Datapath|_adder2|Add0~18  ))

	.dataa(!\CPU|Datapath|pc|data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [5]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~21_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~21 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~21 .lut_mask = 64'h0000FF0000005555;
defparam \CPU|Datapath|_adder2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N32
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[6]~5 (
// Equation(s):
// \CPU|Datapath|pcmux|f[6]~5_combout  = ( \CPU|Datapath|_adder2|Add0~21_sumout  & ( \CPU|Datapath|pc|data[1]~3_combout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & ((\CPU|Datapath|REGFILE|data~372_combout ))) # (\CPU|Datapath|pc|data[1]~4_combout  & 
// (\CPU|Datapath|_adder|Add0~21_sumout )) ) ) ) # ( !\CPU|Datapath|_adder2|Add0~21_sumout  & ( \CPU|Datapath|pc|data[1]~3_combout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & ((\CPU|Datapath|REGFILE|data~372_combout ))) # (\CPU|Datapath|pc|data[1]~4_combout 
//  & (\CPU|Datapath|_adder|Add0~21_sumout )) ) ) ) # ( \CPU|Datapath|_adder2|Add0~21_sumout  & ( !\CPU|Datapath|pc|data[1]~3_combout  & ( (!\CPU|Datapath|pc|data[1]~4_combout ) # (\CPU|Datapath|_plus2|Add0~21_sumout ) ) ) ) # ( 
// !\CPU|Datapath|_adder2|Add0~21_sumout  & ( !\CPU|Datapath|pc|data[1]~3_combout  & ( (\CPU|Datapath|_plus2|Add0~21_sumout  & \CPU|Datapath|pc|data[1]~4_combout ) ) ) )

	.dataa(!\CPU|Datapath|_adder|Add0~21_sumout ),
	.datab(!\CPU|Datapath|_plus2|Add0~21_sumout ),
	.datac(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datad(!\CPU|Datapath|pc|data[1]~4_combout ),
	.datae(!\CPU|Datapath|_adder2|Add0~21_sumout ),
	.dataf(!\CPU|Datapath|pc|data[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[6]~5 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[6]~5 .lut_mask = 64'h0033FF330F550F55;
defparam \CPU|Datapath|pcmux|f[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y36_N33
dffeas \CPU|Datapath|pc|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pcmux|f[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap4~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[6] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N12
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~25 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~25_sumout  = SUM(( \CPU|Datapath|pc|data [7] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~22  ))
// \CPU|Datapath|_plus2|Add0~26  = CARRY(( \CPU|Datapath|pc|data [7] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~22  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|pc|data [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~25_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~25 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU|Datapath|_plus2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N12
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~25 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~25_sumout  = SUM(( \CPU|Datapath|IR|data [6] ) + ( \CPU|Datapath|pc|data [7] ) + ( \CPU|Datapath|_adder|Add0~22  ))
// \CPU|Datapath|_adder|Add0~26  = CARRY(( \CPU|Datapath|IR|data [6] ) + ( \CPU|Datapath|pc|data [7] ) + ( \CPU|Datapath|_adder|Add0~22  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|pc|data [7]),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~25_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~25 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \CPU|Datapath|_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y38_N16
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[7]~17 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[7]~17_combout  = ( \CPU|Datapath|regfilemux|f[0]~2_combout  & ( \CPU|Datapath|regfilemux|f[2]~10_combout  & ( (\CPU|Datapath|regfilemux|f[9]~13_combout  & \CPU|Datapath|ALU|Selector8~7_combout ) ) ) ) # ( 
// !\CPU|Datapath|regfilemux|f[0]~2_combout  & ( \CPU|Datapath|regfilemux|f[2]~10_combout  & ( (\CPU|Datapath|regfilemux|f[9]~13_combout  & \CPU|Datapath|ALU|Selector8~7_combout ) ) ) ) # ( \CPU|Datapath|regfilemux|f[0]~2_combout  & ( 
// !\CPU|Datapath|regfilemux|f[2]~10_combout  & ( (!\CPU|Datapath|regfilemux|f[9]~13_combout  & (\CPU|Datapath|MDR|data [15] & ((!\CPU|Datapath|regfilemux|f[10]~8_combout )))) # (\CPU|Datapath|regfilemux|f[9]~13_combout  & (((\CPU|Datapath|MDR|data [15] & 
// !\CPU|Datapath|regfilemux|f[10]~8_combout )) # (\CPU|Datapath|ALU|Selector8~7_combout ))) ) ) ) # ( !\CPU|Datapath|regfilemux|f[0]~2_combout  & ( !\CPU|Datapath|regfilemux|f[2]~10_combout  & ( (\CPU|Datapath|regfilemux|f[9]~13_combout  & 
// \CPU|Datapath|ALU|Selector8~7_combout ) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datab(!\CPU|Datapath|MDR|data [15]),
	.datac(!\CPU|Datapath|ALU|Selector8~7_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.dataf(!\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[7]~17 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[7]~17 .lut_mask = 64'h0505370505050505;
defparam \CPU|Datapath|regfilemux|f[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N30
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[7]~16 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[7]~16_combout  = ( \CPU|Datapath|pc|data [7] & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & ((!\CPU|Datapath|regfilemux|f[2]~10_combout ) # ((\CPU|Datapath|_adder|Add0~25_sumout )))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  
// & (((\CPU|Datapath|MDR|data [7])))) ) ) # ( !\CPU|Datapath|pc|data [7] & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & (\CPU|Datapath|regfilemux|f[2]~10_combout  & (\CPU|Datapath|_adder|Add0~25_sumout ))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  & 
// (((\CPU|Datapath|MDR|data [7])))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datac(!\CPU|Datapath|_adder|Add0~25_sumout ),
	.datad(!\CPU|Datapath|MDR|data [7]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[7]~16 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[7]~16 .lut_mask = 64'h043704378CBF8CBF;
defparam \CPU|Datapath|regfilemux|f[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N14
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~29 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~29_sumout  = SUM(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector8~7_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~26  ))
// \CPU|Datapath|ALU_IMM|Add0~30  = CARRY(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector8~7_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [4]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector8~7_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~29_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~29 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~29 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N34
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[7]~18 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[7]~18_combout  = ( \CPU|Datapath|ALU_IMM|Add0~29_sumout  & ( (((\CPU|Datapath|regfilemux|f[6]~11_combout  & \CPU|Datapath|regfilemux|f[7]~16_combout )) # (\CPU|Datapath|regfilemux|f[7]~17_combout )) # 
// (\CPU|Datapath|regfilemux|f[15]~9_combout ) ) ) # ( !\CPU|Datapath|ALU_IMM|Add0~29_sumout  & ( ((\CPU|Datapath|regfilemux|f[6]~11_combout  & \CPU|Datapath|regfilemux|f[7]~16_combout )) # (\CPU|Datapath|regfilemux|f[7]~17_combout ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[6]~11_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[7]~17_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[7]~16_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU_IMM|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[7]~18 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[7]~18 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \CPU|Datapath|regfilemux|f[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y37_N25
dffeas \CPU|Datapath|REGFILE|data~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~119 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y37_N27
dffeas \CPU|Datapath|REGFILE|data~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~87 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y38_N35
dffeas \CPU|Datapath|REGFILE|data~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~103 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y37_N39
dffeas \CPU|Datapath|REGFILE|data~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~23 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y37_N37
dffeas \CPU|Datapath|REGFILE|data~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~55 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N1
dffeas \CPU|Datapath|REGFILE|data~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~39 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y37_N29
dffeas \CPU|Datapath|REGFILE|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~7 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y37_N28
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~352 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~352_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~7_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (\CPU|Datapath|REGFILE|data~23_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~39_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~55_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) 
// ) )

	.dataa(!\CPU|Datapath|REGFILE|data~23_q ),
	.datab(!\CPU|Datapath|REGFILE|data~55_q ),
	.datac(!\CPU|Datapath|REGFILE|data~39_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~352 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~352 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|Datapath|REGFILE|data~352 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y37_N5
dffeas \CPU|Datapath|REGFILE|data~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~71 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~71 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N24
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~356 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~356_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~352_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~352_combout  & ((\CPU|Datapath|REGFILE|data~71_q ))) # (\CPU|Datapath|REGFILE|data~352_combout  & (\CPU|Datapath|REGFILE|data~87_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~352_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|REGFILE|data~352_combout  & ((\CPU|Datapath|REGFILE|data~103_q ))) # 
// (\CPU|Datapath|REGFILE|data~352_combout  & (\CPU|Datapath|REGFILE|data~119_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~119_q ),
	.datab(!\CPU|Datapath|REGFILE|data~87_q ),
	.datac(!\CPU|Datapath|REGFILE|data~103_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~352_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~356 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~356 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|Datapath|REGFILE|data~356 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N12
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~25 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~25_sumout  = SUM(( \CPU|Datapath|pc|data [7] ) + ( \CPU|Datapath|IR|data [6] ) + ( \CPU|Datapath|_adder2|Add0~22  ))
// \CPU|Datapath|_adder2|Add0~26  = CARRY(( \CPU|Datapath|pc|data [7] ) + ( \CPU|Datapath|IR|data [6] ) + ( \CPU|Datapath|_adder2|Add0~22  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|pc|data [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [6]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~25_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~25 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~25 .lut_mask = 64'h0000FF0000003333;
defparam \CPU|Datapath|_adder2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y36_N28
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[7]~6 (
// Equation(s):
// \CPU|Datapath|pcmux|f[7]~6_combout  = ( \CPU|Datapath|REGFILE|data~356_combout  & ( \CPU|Datapath|_adder2|Add0~25_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout ) # ((!\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_plus2|Add0~25_sumout )) # 
// (\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|_adder|Add0~25_sumout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~356_combout  & ( \CPU|Datapath|_adder2|Add0~25_sumout  & ( (!\CPU|Datapath|pc|data[1]~3_combout  & 
// ((!\CPU|Datapath|pc|data[1]~4_combout ) # ((\CPU|Datapath|_plus2|Add0~25_sumout )))) # (\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|pc|data[1]~4_combout  & ((\CPU|Datapath|_adder|Add0~25_sumout )))) ) ) ) # ( 
// \CPU|Datapath|REGFILE|data~356_combout  & ( !\CPU|Datapath|_adder2|Add0~25_sumout  & ( (!\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|_plus2|Add0~25_sumout ))) # (\CPU|Datapath|pc|data[1]~3_combout  & 
// ((!\CPU|Datapath|pc|data[1]~4_combout ) # ((\CPU|Datapath|_adder|Add0~25_sumout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~356_combout  & ( !\CPU|Datapath|_adder2|Add0~25_sumout  & ( (\CPU|Datapath|pc|data[1]~4_combout  & 
// ((!\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_plus2|Add0~25_sumout )) # (\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|_adder|Add0~25_sumout ))))) ) ) )

	.dataa(!\CPU|Datapath|pc|data[1]~3_combout ),
	.datab(!\CPU|Datapath|pc|data[1]~4_combout ),
	.datac(!\CPU|Datapath|_plus2|Add0~25_sumout ),
	.datad(!\CPU|Datapath|_adder|Add0~25_sumout ),
	.datae(!\CPU|Datapath|REGFILE|data~356_combout ),
	.dataf(!\CPU|Datapath|_adder2|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[7]~6 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[7]~6 .lut_mask = 64'h021346578A9BCEDF;
defparam \CPU|Datapath|pcmux|f[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y36_N29
dffeas \CPU|Datapath|pc|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pcmux|f[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap4~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[7] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N14
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~29 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~29_sumout  = SUM(( \CPU|Datapath|pc|data [8] ) + ( \CPU|Datapath|IR|data [7] ) + ( \CPU|Datapath|_adder2|Add0~26  ))
// \CPU|Datapath|_adder2|Add0~30  = CARRY(( \CPU|Datapath|pc|data [8] ) + ( \CPU|Datapath|IR|data [7] ) + ( \CPU|Datapath|_adder2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [7]),
	.datad(!\CPU|Datapath|pc|data [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~29_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~29 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Datapath|_adder2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N14
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~29 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~29_sumout  = SUM(( GND ) + ( \CPU|Datapath|pc|data [8] ) + ( \CPU|Datapath|_plus2|Add0~26  ))
// \CPU|Datapath|_plus2|Add0~30  = CARRY(( GND ) + ( \CPU|Datapath|pc|data [8] ) + ( \CPU|Datapath|_plus2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [8]),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~29_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~29 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \CPU|Datapath|_plus2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N14
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~29 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~29_sumout  = SUM(( \CPU|Datapath|pc|data [8] ) + ( \CPU|Datapath|IR|data [7] ) + ( \CPU|Datapath|_adder|Add0~26  ))
// \CPU|Datapath|_adder|Add0~30  = CARRY(( \CPU|Datapath|pc|data [8] ) + ( \CPU|Datapath|IR|data [7] ) + ( \CPU|Datapath|_adder|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [7]),
	.datad(!\CPU|Datapath|pc|data [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~29_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~29 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Datapath|_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y37_N4
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[8]~37 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[8]~37_combout  = ( \CPU|Datapath|_adder|Add0~29_sumout  & ( (!\CPU|Datapath|regfilemux|f[10]~27_combout  & ((!\CPU|Datapath|regfilemux|f[10]~26_combout  & ((\CPU|Datapath|pc|data [8]))) # 
// (\CPU|Datapath|regfilemux|f[10]~26_combout  & (\CPU|Datapath|MDR|data [8])))) # (\CPU|Datapath|regfilemux|f[10]~27_combout  & (((\CPU|Datapath|regfilemux|f[10]~26_combout )))) ) ) # ( !\CPU|Datapath|_adder|Add0~29_sumout  & ( 
// (!\CPU|Datapath|regfilemux|f[10]~27_combout  & ((!\CPU|Datapath|regfilemux|f[10]~26_combout  & ((\CPU|Datapath|pc|data [8]))) # (\CPU|Datapath|regfilemux|f[10]~26_combout  & (\CPU|Datapath|MDR|data [8])))) ) )

	.dataa(!\CPU|Datapath|MDR|data [8]),
	.datab(!\CPU|Datapath|pc|data [8]),
	.datac(!\CPU|Datapath|regfilemux|f[10]~27_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[10]~26_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|_adder|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[8]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[8]~37 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[8]~37 .lut_mask = 64'h30503050305F305F;
defparam \CPU|Datapath|regfilemux|f[8]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N16
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~33 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~33_sumout  = SUM(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector7~5_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~30  ))
// \CPU|Datapath|ALU_IMM|Add0~34  = CARRY(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector7~5_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector7~5_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~33_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~33 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|ALU_IMM|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y38_N22
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[8]~38 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[8]~38_combout  = ( \CPU|Datapath|regfilemux|f[9]~13_combout  & ( \CPU|Datapath|ALU_IMM|Add0~33_sumout  & ( (((!\CPU|Datapath|regfilemux|f[10]~8_combout  & \CPU|Datapath|regfilemux|f[8]~37_combout )) # 
// (\CPU|Datapath|ALU|Selector7~5_combout )) # (\CPU|Datapath|regfilemux|f[15]~9_combout ) ) ) ) # ( !\CPU|Datapath|regfilemux|f[9]~13_combout  & ( \CPU|Datapath|ALU_IMM|Add0~33_sumout  & ( ((!\CPU|Datapath|regfilemux|f[10]~8_combout  & 
// \CPU|Datapath|regfilemux|f[8]~37_combout )) # (\CPU|Datapath|regfilemux|f[15]~9_combout ) ) ) ) # ( \CPU|Datapath|regfilemux|f[9]~13_combout  & ( !\CPU|Datapath|ALU_IMM|Add0~33_sumout  & ( ((!\CPU|Datapath|regfilemux|f[10]~8_combout  & 
// \CPU|Datapath|regfilemux|f[8]~37_combout )) # (\CPU|Datapath|ALU|Selector7~5_combout ) ) ) ) # ( !\CPU|Datapath|regfilemux|f[9]~13_combout  & ( !\CPU|Datapath|ALU_IMM|Add0~33_sumout  & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout  & 
// \CPU|Datapath|regfilemux|f[8]~37_combout ) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datac(!\CPU|Datapath|ALU|Selector7~5_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[8]~37_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.dataf(!\CPU|Datapath|ALU_IMM|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[8]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[8]~38 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[8]~38 .lut_mask = 64'h00CC0FCF55DD5FDF;
defparam \CPU|Datapath|regfilemux|f[8]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y38_N33
dffeas \CPU|Datapath|REGFILE|data~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~88 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y38_N23
dffeas \CPU|Datapath|REGFILE|data~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[8]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~104 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y38_N11
dffeas \CPU|Datapath|REGFILE|data~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~120 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y38_N17
dffeas \CPU|Datapath|REGFILE|data~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~24 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y39_N19
dffeas \CPU|Datapath|REGFILE|data~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~56 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y39_N33
dffeas \CPU|Datapath|REGFILE|data~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~40 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y39_N27
dffeas \CPU|Datapath|REGFILE|data~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~8 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y39_N24
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~320 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~320_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~8_q  & !\CPU|Datapath|storemux|f[2]~0_combout )))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (((\CPU|Datapath|storemux|f[2]~0_combout )) # (\CPU|Datapath|REGFILE|data~24_q )))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~40_q  & 
// !\CPU|Datapath|storemux|f[2]~0_combout )))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|storemux|f[2]~0_combout )) # (\CPU|Datapath|REGFILE|data~56_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~24_q ),
	.datab(!\CPU|Datapath|REGFILE|data~56_q ),
	.datac(!\CPU|Datapath|REGFILE|data~40_q ),
	.datad(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~320 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~320 .lut_mask = 64'h0F550F3300FF00FF;
defparam \CPU|Datapath|REGFILE|data~320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y38_N5
dffeas \CPU|Datapath|REGFILE|data~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[8]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~72 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~72 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y38_N32
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~324 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~324_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~320_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// (((!\CPU|Datapath|REGFILE|data~320_combout  & ((\CPU|Datapath|REGFILE|data~72_q ))) # (\CPU|Datapath|REGFILE|data~320_combout  & (\CPU|Datapath|REGFILE|data~88_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~320_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|REGFILE|data~320_combout  & (\CPU|Datapath|REGFILE|data~104_q )) # 
// (\CPU|Datapath|REGFILE|data~320_combout  & ((\CPU|Datapath|REGFILE|data~120_q )))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~88_q ),
	.datab(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~104_q ),
	.datad(!\CPU|Datapath|REGFILE|data~120_q ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~320_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~324 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~324 .lut_mask = 64'h03030303DDDDCCFF;
defparam \CPU|Datapath|REGFILE|data~324 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y37_N10
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[8]~7 (
// Equation(s):
// \CPU|Datapath|pcmux|f[8]~7_combout  = ( \CPU|Datapath|REGFILE|data~324_combout  & ( \CPU|Datapath|_adder|Add0~29_sumout  & ( ((!\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|_adder2|Add0~29_sumout )) # (\CPU|Datapath|pc|data[1]~4_combout  & 
// ((\CPU|Datapath|_plus2|Add0~29_sumout )))) # (\CPU|Datapath|pc|data[1]~3_combout ) ) ) ) # ( !\CPU|Datapath|REGFILE|data~324_combout  & ( \CPU|Datapath|_adder|Add0~29_sumout  & ( (!\CPU|Datapath|pc|data[1]~3_combout  & 
// ((!\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|_adder2|Add0~29_sumout )) # (\CPU|Datapath|pc|data[1]~4_combout  & ((\CPU|Datapath|_plus2|Add0~29_sumout ))))) # (\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|pc|data[1]~4_combout )) ) ) ) # 
// ( \CPU|Datapath|REGFILE|data~324_combout  & ( !\CPU|Datapath|_adder|Add0~29_sumout  & ( (!\CPU|Datapath|pc|data[1]~3_combout  & ((!\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|_adder2|Add0~29_sumout )) # (\CPU|Datapath|pc|data[1]~4_combout  & 
// ((\CPU|Datapath|_plus2|Add0~29_sumout ))))) # (\CPU|Datapath|pc|data[1]~3_combout  & (!\CPU|Datapath|pc|data[1]~4_combout )) ) ) ) # ( !\CPU|Datapath|REGFILE|data~324_combout  & ( !\CPU|Datapath|_adder|Add0~29_sumout  & ( 
// (!\CPU|Datapath|pc|data[1]~3_combout  & ((!\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|_adder2|Add0~29_sumout )) # (\CPU|Datapath|pc|data[1]~4_combout  & ((\CPU|Datapath|_plus2|Add0~29_sumout ))))) ) ) )

	.dataa(!\CPU|Datapath|pc|data[1]~3_combout ),
	.datab(!\CPU|Datapath|pc|data[1]~4_combout ),
	.datac(!\CPU|Datapath|_adder2|Add0~29_sumout ),
	.datad(!\CPU|Datapath|_plus2|Add0~29_sumout ),
	.datae(!\CPU|Datapath|REGFILE|data~324_combout ),
	.dataf(!\CPU|Datapath|_adder|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[8]~7 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[8]~7 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \CPU|Datapath|pcmux|f[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y37_N11
dffeas \CPU|Datapath|pc|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pcmux|f[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap4~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[8] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N16
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~33 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~33_sumout  = SUM(( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|pc|data [9] ) + ( \CPU|Datapath|_adder2|Add0~30  ))
// \CPU|Datapath|_adder2|Add0~34  = CARRY(( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|pc|data [9] ) + ( \CPU|Datapath|_adder2|Add0~30  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [9]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~33_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~33 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~33 .lut_mask = 64'h0000FF0000003333;
defparam \CPU|Datapath|_adder2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N18
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~37 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~37_sumout  = SUM(( \CPU|Datapath|pc|data [10] ) + ( \CPU|Datapath|IR|data [9] ) + ( \CPU|Datapath|_adder2|Add0~34  ))
// \CPU|Datapath|_adder2|Add0~38  = CARRY(( \CPU|Datapath|pc|data [10] ) + ( \CPU|Datapath|IR|data [9] ) + ( \CPU|Datapath|_adder2|Add0~34  ))

	.dataa(!\CPU|Datapath|IR|data [9]),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~37_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~37 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \CPU|Datapath|_adder2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N20
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~41 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~41_sumout  = SUM(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [11] ) + ( \CPU|Datapath|_adder2|Add0~38  ))
// \CPU|Datapath|_adder2|Add0~42  = CARRY(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [11] ) + ( \CPU|Datapath|_adder2|Add0~38  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [11]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~41_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~41 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~41 .lut_mask = 64'h0000FF0000003333;
defparam \CPU|Datapath|_adder2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N18
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~37 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~37_sumout  = SUM(( \CPU|Datapath|pc|data [10] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~34  ))
// \CPU|Datapath|_plus2|Add0~38  = CARRY(( \CPU|Datapath|pc|data [10] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~37_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~37 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|Datapath|_plus2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N20
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~41 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~41_sumout  = SUM(( GND ) + ( \CPU|Datapath|pc|data [11] ) + ( \CPU|Datapath|_plus2|Add0~38  ))
// \CPU|Datapath|_plus2|Add0~42  = CARRY(( GND ) + ( \CPU|Datapath|pc|data [11] ) + ( \CPU|Datapath|_plus2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [11]),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~41_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~41 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \CPU|Datapath|_plus2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y37_N30
stratixiii_lcell_comb \CPU|Datapath|ALU|Equal0~3 (
// Equation(s):
// \CPU|Datapath|ALU|Equal0~3_combout  = ( !\CPU|Control|WideOr17~combout  & ( (\CPU|Control|Selector1~0_combout  & \CPU|Control|Selector2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|Selector1~0_combout ),
	.datad(!\CPU|Control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr17~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Equal0~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Equal0~3 .lut_mask = 64'h000F000F00000000;
defparam \CPU|Datapath|ALU|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y36_N33
dffeas \CPU|Datapath|REGFILE|data~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[3]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~115 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y38_N21
dffeas \CPU|Datapath|REGFILE|data~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~99 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y36_N18
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~19feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~19feeder_combout  = ( \CPU|Datapath|regfilemux|f[3]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[3]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~19feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y36_N19
dffeas \CPU|Datapath|REGFILE|data~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~19 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y36_N29
dffeas \CPU|Datapath|REGFILE|data~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[3]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~35 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~35 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y37_N16
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~51feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~51feeder_combout  = ( \CPU|Datapath|regfilemux|f[3]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[3]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~51feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~51feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~51feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~51feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N17
dffeas \CPU|Datapath|REGFILE|data~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~51 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y36_N21
dffeas \CPU|Datapath|REGFILE|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[3]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~3 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y36_N28
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~248 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~248_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~3_q  & ((!\CPU|Datapath|IR|data [2])))))) # (\CPU|Datapath|IR|data [0] & ((((\CPU|Datapath|IR|data [2]))) # 
// (\CPU|Datapath|REGFILE|data~19_q ))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~35_q  & ((!\CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|IR|data [2]) # 
// (\CPU|Datapath|REGFILE|data~51_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~19_q ),
	.datab(!\CPU|Datapath|IR|data [0]),
	.datac(!\CPU|Datapath|REGFILE|data~35_q ),
	.datad(!\CPU|Datapath|REGFILE|data~51_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~248 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~248 .lut_mask = 64'h1D1D0C3F33333333;
defparam \CPU|Datapath|REGFILE|data~248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y36_N1
dffeas \CPU|Datapath|REGFILE|data~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[3]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~67 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~67 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y36_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~252 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~252_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~248_combout  & (((\CPU|Datapath|REGFILE|data~67_q  & \CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|REGFILE|data~248_combout  & 
// (((!\CPU|Datapath|IR|data [2])) # (\CPU|Datapath|REGFILE|data~83_q )))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~248_combout  & (((\CPU|Datapath|REGFILE|data~99_q  & \CPU|Datapath|IR|data [2])))) # 
// (\CPU|Datapath|REGFILE|data~248_combout  & (((!\CPU|Datapath|IR|data [2])) # (\CPU|Datapath|REGFILE|data~115_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~83_q ),
	.datab(!\CPU|Datapath|REGFILE|data~115_q ),
	.datac(!\CPU|Datapath|REGFILE|data~99_q ),
	.datad(!\CPU|Datapath|REGFILE|data~248_combout ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~252 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~252 .lut_mask = 64'h00FF00FF0F550F33;
defparam \CPU|Datapath|REGFILE|data~252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N18
stratixiii_lcell_comb \CPU|Datapath|alumux|f[3]~23 (
// Equation(s):
// \CPU|Datapath|alumux|f[3]~23_combout  = ( \CPU|Datapath|IR|data [2] & ( ((!\CPU|Control|WideOr17~combout  & (\CPU|Control|Selector4~0_combout  & \CPU|Control|WideOr18~combout ))) # (\CPU|Datapath|IR|data [3]) ) ) # ( !\CPU|Datapath|IR|data [2] & ( 
// (\CPU|Datapath|IR|data [3] & (((!\CPU|Control|Selector4~0_combout ) # (!\CPU|Control|WideOr18~combout )) # (\CPU|Control|WideOr17~combout ))) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|Selector4~0_combout ),
	.datac(!\CPU|Datapath|IR|data [3]),
	.datad(!\CPU|Control|WideOr18~combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[3]~23 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[3]~23 .lut_mask = 64'h0F0D0F0D0F2F0F2F;
defparam \CPU|Datapath|alumux|f[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y36_N22
stratixiii_lcell_comb \CPU|Datapath|alumux|f[3]~24 (
// Equation(s):
// \CPU|Datapath|alumux|f[3]~24_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~0_combout  & ( \CPU|Datapath|REGFILE|data~252_combout  ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~0_combout  & ( \CPU|Datapath|alumux|f[3]~23_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~252_combout ),
	.datad(!\CPU|Datapath|alumux|f[3]~23_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[3]~24 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[3]~24 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|Datapath|alumux|f[3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y36_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~14 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~14_combout  = ( \CPU|Datapath|REGFILE|data~276_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout ) # (\CPU|Datapath|REGFILE|data~268_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~276_combout  & ( 
// (\CPU|Datapath|alumux|f[1]~26_combout  & \CPU|Datapath|REGFILE|data~268_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(gnd),
	.datad(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~14 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~14 .lut_mask = 64'h00330033CCFFCCFF;
defparam \CPU|Datapath|ALU|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y37_N19
dffeas \CPU|Datapath|REGFILE|data~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~80 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y39_N11
dffeas \CPU|Datapath|REGFILE|data~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~96 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y37_N34
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~16feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~16feeder_combout  = ( \CPU|Datapath|regfilemux|f[0]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~16feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N35
dffeas \CPU|Datapath|REGFILE|data~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~16 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y39_N15
dffeas \CPU|Datapath|REGFILE|data~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~48 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y39_N25
dffeas \CPU|Datapath|REGFILE|data~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~32 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y39_N3
dffeas \CPU|Datapath|REGFILE|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~0 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~128 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~128_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~0_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (\CPU|Datapath|REGFILE|data~16_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~32_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~48_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) 
// ) )

	.dataa(!\CPU|Datapath|REGFILE|data~16_q ),
	.datab(!\CPU|Datapath|REGFILE|data~48_q ),
	.datac(!\CPU|Datapath|REGFILE|data~32_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~128 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~128 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|Datapath|REGFILE|data~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y39_N5
dffeas \CPU|Datapath|REGFILE|data~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~64 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~132 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~132_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~128_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~128_combout  & ((\CPU|Datapath|REGFILE|data~64_q ))) # (\CPU|Datapath|REGFILE|data~128_combout  & (\CPU|Datapath|REGFILE|data~80_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~128_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|REGFILE|data~128_combout  & ((\CPU|Datapath|REGFILE|data~96_q ))) # 
// (\CPU|Datapath|REGFILE|data~128_combout  & (\CPU|Datapath|REGFILE|data~112_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~112_q ),
	.datab(!\CPU|Datapath|REGFILE|data~80_q ),
	.datac(!\CPU|Datapath|REGFILE|data~96_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~128_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~132 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~132 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|Datapath|REGFILE|data~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~13 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~13_combout  = ( \CPU|Datapath|REGFILE|data~132_combout  & ( (\CPU|Datapath|REGFILE|data~284_combout ) # (\CPU|Datapath|alumux|f[1]~26_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~132_combout  & ( 
// (!\CPU|Datapath|alumux|f[1]~26_combout  & \CPU|Datapath|REGFILE|data~284_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~284_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~13 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~13 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|Datapath|ALU|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N38
stratixiii_lcell_comb \CPU|Control|truncate~0 (
// Equation(s):
// \CPU|Control|truncate~0_combout  = (!\CPU|Control|state.stb1_odd~q  & !\CPU|Control|state.stb1_even~q )

	.dataa(!\CPU|Control|state.stb1_odd~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Control|state.stb1_even~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|truncate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|truncate~0 .extended_lut = "off";
defparam \CPU|Control|truncate~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \CPU|Control|truncate~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y39_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~4_combout  = ( \CPU|Datapath|ALU|Equal0~4_combout  & ( (\CPU|Datapath|ALU|Selector14~1_combout  & \CPU|Control|truncate~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Selector14~1_combout ),
	.datad(!\CPU|Control|truncate~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~4 .lut_mask = 64'h00000000000F000F;
defparam \CPU|Datapath|ALU|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y38_N19
dffeas \CPU|Datapath|REGFILE|data~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[12]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~108 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y38_N7
dffeas \CPU|Datapath|REGFILE|data~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[12]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~124 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y39_N13
dffeas \CPU|Datapath|REGFILE|data~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[12]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~60 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y39_N5
dffeas \CPU|Datapath|REGFILE|data~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[12]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~44 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y38_N10
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~28feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~28feeder_combout  = ( \CPU|Datapath|regfilemux|f[12]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[12]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~28feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y38_N11
dffeas \CPU|Datapath|REGFILE|data~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~28 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y39_N39
dffeas \CPU|Datapath|REGFILE|data~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[12]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~12 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y39_N6
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~184 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~184_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~12_q  & (!\CPU|Datapath|IR|data [2]))))) # (\CPU|Datapath|IR|data [0] & ((((\CPU|Datapath|REGFILE|data~28_q ) # 
// (\CPU|Datapath|IR|data [2]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~44_q  & (!\CPU|Datapath|IR|data [2]))))) # (\CPU|Datapath|IR|data [0] & ((((\CPU|Datapath|IR|data [2]))) # 
// (\CPU|Datapath|REGFILE|data~60_q ))) ) )

	.dataa(!\CPU|Datapath|IR|data [0]),
	.datab(!\CPU|Datapath|REGFILE|data~60_q ),
	.datac(!\CPU|Datapath|REGFILE|data~44_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~28_q ),
	.datag(!\CPU|Datapath|REGFILE|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~184 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~184 .lut_mask = 64'h0A551B555F551B55;
defparam \CPU|Datapath|REGFILE|data~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y38_N1
dffeas \CPU|Datapath|REGFILE|data~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[12]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~76 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~76 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y38_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~188 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~188_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~184_combout ))))) # (\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|REGFILE|data~184_combout  & 
// ((\CPU|Datapath|REGFILE|data~76_q ))) # (\CPU|Datapath|REGFILE|data~184_combout  & (\CPU|Datapath|REGFILE|data~92_q ))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~184_combout ))))) # 
// (\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|REGFILE|data~184_combout  & (\CPU|Datapath|REGFILE|data~108_q )) # (\CPU|Datapath|REGFILE|data~184_combout  & ((\CPU|Datapath|REGFILE|data~124_q )))))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~92_q ),
	.datac(!\CPU|Datapath|REGFILE|data~108_q ),
	.datad(!\CPU|Datapath|REGFILE|data~124_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~184_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~188 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~188 .lut_mask = 64'h05050505BBBBAAFF;
defparam \CPU|Datapath|REGFILE|data~188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y38_N16
stratixiii_lcell_comb \CPU|Datapath|alumux|f[12]~32 (
// Equation(s):
// \CPU|Datapath|alumux|f[12]~32_combout  = ( \CPU|Datapath|REGFILE|data~188_combout  & ( (!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]) ) ) # ( !\CPU|Datapath|REGFILE|data~188_combout  & ( (\CPU|Control|WideOr18~combout  & 
// \CPU|Datapath|IR|data [5]) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|IR|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[12]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[12]~32 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[12]~32 .lut_mask = 64'h03030303CFCFCFCF;
defparam \CPU|Datapath|alumux|f[12]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y37_N13
dffeas \CPU|Datapath|REGFILE|data~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[11]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~43 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y37_N6
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~59feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~59feeder_combout  = ( \CPU|Datapath|regfilemux|f[11]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[11]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~59feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~59feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~59feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N7
dffeas \CPU|Datapath|REGFILE|data~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~59 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y37_N5
dffeas \CPU|Datapath|REGFILE|data~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[11]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~27 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y37_N25
dffeas \CPU|Datapath|REGFILE|data~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[11]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~11 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~11 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N12
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~176 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~176_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~11_q )) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~27_q )))))) # 
// (\CPU|Datapath|IR|data [2] & (\CPU|Datapath|IR|data [0])) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~43_q )) # (\CPU|Datapath|IR|data [0] & 
// (((\CPU|Datapath|REGFILE|data~59_q )))))) # (\CPU|Datapath|IR|data [2] & (\CPU|Datapath|IR|data [0])) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|IR|data [0]),
	.datac(!\CPU|Datapath|REGFILE|data~43_q ),
	.datad(!\CPU|Datapath|REGFILE|data~59_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~27_q ),
	.datag(!\CPU|Datapath|REGFILE|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~176 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~176 .lut_mask = 64'h1919193B3B3B193B;
defparam \CPU|Datapath|REGFILE|data~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y38_N33
dffeas \CPU|Datapath|REGFILE|data~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[11]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~107 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y37_N31
dffeas \CPU|Datapath|REGFILE|data~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[11]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~91 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y37_N37
dffeas \CPU|Datapath|REGFILE|data~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[11]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~75 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~75 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N36
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~180 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~180_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & (\CPU|Datapath|REGFILE|data~176_combout )) # (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~176_combout  & 
// (\CPU|Datapath|REGFILE|data~75_q )) # (\CPU|Datapath|REGFILE|data~176_combout  & (((\CPU|Datapath|REGFILE|data~91_q )))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & (\CPU|Datapath|REGFILE|data~176_combout )) # 
// (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~176_combout  & (\CPU|Datapath|REGFILE|data~107_q )) # (\CPU|Datapath|REGFILE|data~176_combout  & (((\CPU|Datapath|REGFILE|data~123_q )))))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~176_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~107_q ),
	.datad(!\CPU|Datapath|REGFILE|data~91_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~123_q ),
	.datag(!\CPU|Datapath|REGFILE|data~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~180 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~180 .lut_mask = 64'h2637262626373737;
defparam \CPU|Datapath|REGFILE|data~180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N32
stratixiii_lcell_comb \CPU|Datapath|alumux|f[11]~31 (
// Equation(s):
// \CPU|Datapath|alumux|f[11]~31_combout  = ( \CPU|Datapath|REGFILE|data~180_combout  & ( (!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]) ) ) # ( !\CPU|Datapath|REGFILE|data~180_combout  & ( (\CPU|Datapath|IR|data [5] & 
// \CPU|Control|WideOr18~combout ) ) )

	.dataa(!\CPU|Datapath|IR|data [5]),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[11]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[11]~31 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[11]~31 .lut_mask = 64'h11111111DDDDDDDD;
defparam \CPU|Datapath|alumux|f[11]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N37
dffeas \CPU|Datapath|REGFILE|data~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[10]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~106 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y39_N37
dffeas \CPU|Datapath|REGFILE|data~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[10]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~90 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y39_N39
dffeas \CPU|Datapath|REGFILE|data~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[10]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~58 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y38_N19
dffeas \CPU|Datapath|REGFILE|data~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[10]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~26 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y39_N33
dffeas \CPU|Datapath|REGFILE|data~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[10]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~42 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y39_N5
dffeas \CPU|Datapath|REGFILE|data~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[10]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~10 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~336 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~336_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~10_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (\CPU|Datapath|REGFILE|data~26_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~42_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~58_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) 
// ) )

	.dataa(!\CPU|Datapath|REGFILE|data~58_q ),
	.datab(!\CPU|Datapath|REGFILE|data~26_q ),
	.datac(!\CPU|Datapath|REGFILE|data~42_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~336 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~336 .lut_mask = 64'h0F000F0033FF55FF;
defparam \CPU|Datapath|REGFILE|data~336 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y39_N9
dffeas \CPU|Datapath|REGFILE|data~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[10]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~74 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y39_N36
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~340 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~340_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~336_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// (((!\CPU|Datapath|REGFILE|data~336_combout  & (\CPU|Datapath|REGFILE|data~74_q )) # (\CPU|Datapath|REGFILE|data~336_combout  & ((\CPU|Datapath|REGFILE|data~90_q )))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~336_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((!\CPU|Datapath|REGFILE|data~336_combout  & ((\CPU|Datapath|REGFILE|data~106_q ))) # 
// (\CPU|Datapath|REGFILE|data~336_combout  & (\CPU|Datapath|REGFILE|data~122_q ))))) ) )

	.dataa(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~122_q ),
	.datac(!\CPU|Datapath|REGFILE|data~106_q ),
	.datad(!\CPU|Datapath|REGFILE|data~90_q ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~336_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~340 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~340 .lut_mask = 64'h05050505AAFFBBBB;
defparam \CPU|Datapath|REGFILE|data~340 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y38_N35
dffeas \CPU|Datapath|REGFILE|data~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~121 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y38_N21
dffeas \CPU|Datapath|REGFILE|data~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~105 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y37_N11
dffeas \CPU|Datapath|REGFILE|data~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~25 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y39_N1
dffeas \CPU|Datapath|REGFILE|data~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~41 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y37_N9
dffeas \CPU|Datapath|REGFILE|data~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~57 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y37_N23
dffeas \CPU|Datapath|REGFILE|data~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~9 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y39_N2
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~208 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~208_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~9_q ))) # (\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~25_q ))))) # 
// (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~41_q )) # (\CPU|Datapath|IR|data [0] & 
// ((\CPU|Datapath|REGFILE|data~57_q )))))) # (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~25_q ),
	.datac(!\CPU|Datapath|REGFILE|data~41_q ),
	.datad(!\CPU|Datapath|REGFILE|data~57_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [0]),
	.datag(!\CPU|Datapath|REGFILE|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~208 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~208 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \CPU|Datapath|REGFILE|data~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y39_N5
dffeas \CPU|Datapath|REGFILE|data~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~73 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y39_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~212 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~212_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~208_combout  & (((\CPU|Datapath|REGFILE|data~73_q  & \CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|REGFILE|data~208_combout  & 
// (((!\CPU|Datapath|IR|data [2])) # (\CPU|Datapath|REGFILE|data~89_q )))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~208_combout  & (((\CPU|Datapath|REGFILE|data~105_q  & \CPU|Datapath|IR|data [2])))) # 
// (\CPU|Datapath|REGFILE|data~208_combout  & (((!\CPU|Datapath|IR|data [2])) # (\CPU|Datapath|REGFILE|data~121_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~89_q ),
	.datab(!\CPU|Datapath|REGFILE|data~121_q ),
	.datac(!\CPU|Datapath|REGFILE|data~105_q ),
	.datad(!\CPU|Datapath|REGFILE|data~208_combout ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~212 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~212 .lut_mask = 64'h00FF00FF0F550F33;
defparam \CPU|Datapath|REGFILE|data~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y39_N28
stratixiii_lcell_comb \CPU|Datapath|alumux|f[9]~29 (
// Equation(s):
// \CPU|Datapath|alumux|f[9]~29_combout  = ( \CPU|Control|WideOr18~combout  & ( \CPU|Datapath|IR|data [5] ) ) # ( !\CPU|Control|WideOr18~combout  & ( \CPU|Datapath|REGFILE|data~212_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~212_combout ),
	.datad(!\CPU|Datapath|IR|data [5]),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[9]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[9]~29 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[9]~29 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \CPU|Datapath|alumux|f[9]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y39_N34
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~200 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~200_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~8_q  & !\CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|IR|data [2])) # 
// (\CPU|Datapath|REGFILE|data~24_q )))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~40_q  & !\CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|IR|data [2])) # 
// (\CPU|Datapath|REGFILE|data~56_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~24_q ),
	.datab(!\CPU|Datapath|REGFILE|data~56_q ),
	.datac(!\CPU|Datapath|REGFILE|data~40_q ),
	.datad(!\CPU|Datapath|IR|data [0]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~200 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~200 .lut_mask = 64'h0F550F3300FF00FF;
defparam \CPU|Datapath|REGFILE|data~200 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y38_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~204 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~204_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|REGFILE|data~200_combout  & (((\CPU|Datapath|REGFILE|data~72_q  & ((\CPU|Datapath|IR|data [2])))))) # (\CPU|Datapath|REGFILE|data~200_combout  & 
// ((((!\CPU|Datapath|IR|data [2]))) # (\CPU|Datapath|REGFILE|data~88_q ))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~200_combout  & (\CPU|Datapath|REGFILE|data~104_q  & ((\CPU|Datapath|IR|data [2])))) # 
// (\CPU|Datapath|REGFILE|data~200_combout  & (((!\CPU|Datapath|IR|data [2]) # (\CPU|Datapath|REGFILE|data~120_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~88_q ),
	.datab(!\CPU|Datapath|REGFILE|data~200_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~104_q ),
	.datad(!\CPU|Datapath|REGFILE|data~120_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~204 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~204 .lut_mask = 64'h333333331D1D0C3F;
defparam \CPU|Datapath|REGFILE|data~204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y38_N24
stratixiii_lcell_comb \CPU|Datapath|alumux|f[8]~28 (
// Equation(s):
// \CPU|Datapath|alumux|f[8]~28_combout  = ( \CPU|Datapath|REGFILE|data~204_combout  & ( (!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]) ) ) # ( !\CPU|Datapath|REGFILE|data~204_combout  & ( (\CPU|Control|WideOr18~combout  & 
// \CPU|Datapath|IR|data [5]) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|IR|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[8]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[8]~28 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[8]~28 .lut_mask = 64'h03030303CFCFCFCF;
defparam \CPU|Datapath|alumux|f[8]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~152 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~152_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~7_q )) # (\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~23_q )))))) # 
// (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~39_q )))) # (\CPU|Datapath|IR|data [0] & 
// (\CPU|Datapath|REGFILE|data~55_q )))) # (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~55_q ),
	.datac(!\CPU|Datapath|REGFILE|data~39_q ),
	.datad(!\CPU|Datapath|IR|data [0]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~23_q ),
	.datag(!\CPU|Datapath|REGFILE|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~152 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~152 .lut_mask = 64'h0A550A770AFF0A77;
defparam \CPU|Datapath|REGFILE|data~152 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~156 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~156_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~152_combout  & (\CPU|Datapath|REGFILE|data~71_q  & ((\CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|REGFILE|data~152_combout  & 
// (((!\CPU|Datapath|IR|data [2]) # (\CPU|Datapath|REGFILE|data~87_q ))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|REGFILE|data~152_combout  & (((\CPU|Datapath|REGFILE|data~103_q  & ((\CPU|Datapath|IR|data [2])))))) # 
// (\CPU|Datapath|REGFILE|data~152_combout  & ((((!\CPU|Datapath|IR|data [2]))) # (\CPU|Datapath|REGFILE|data~119_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~119_q ),
	.datab(!\CPU|Datapath|REGFILE|data~152_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~103_q ),
	.datad(!\CPU|Datapath|REGFILE|data~87_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~156 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~156 .lut_mask = 64'h333333330C3F1D1D;
defparam \CPU|Datapath|REGFILE|data~156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y39_N2
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~144 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~144_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~6_q  & (!\CPU|Datapath|IR|data [2]))))) # (\CPU|Datapath|IR|data [0] & ((((\CPU|Datapath|REGFILE|data~22_q ) # 
// (\CPU|Datapath|IR|data [2]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~38_q  & (!\CPU|Datapath|IR|data [2]))))) # (\CPU|Datapath|IR|data [0] & ((((\CPU|Datapath|IR|data [2]))) # 
// (\CPU|Datapath|REGFILE|data~54_q ))) ) )

	.dataa(!\CPU|Datapath|IR|data [0]),
	.datab(!\CPU|Datapath|REGFILE|data~54_q ),
	.datac(!\CPU|Datapath|REGFILE|data~38_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~22_q ),
	.datag(!\CPU|Datapath|REGFILE|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~144 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~144 .lut_mask = 64'h0A551B555F551B55;
defparam \CPU|Datapath|REGFILE|data~144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y37_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~148 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~148_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~144_combout  & (((\CPU|Datapath|REGFILE|data~70_q  & \CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|REGFILE|data~144_combout  & 
// (((!\CPU|Datapath|IR|data [2])) # (\CPU|Datapath|REGFILE|data~86_q )))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~144_combout  & (((\CPU|Datapath|REGFILE|data~102_q  & \CPU|Datapath|IR|data [2])))) # 
// (\CPU|Datapath|REGFILE|data~144_combout  & (((!\CPU|Datapath|IR|data [2])) # (\CPU|Datapath|REGFILE|data~118_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~118_q ),
	.datab(!\CPU|Datapath|REGFILE|data~86_q ),
	.datac(!\CPU|Datapath|REGFILE|data~102_q ),
	.datad(!\CPU|Datapath|REGFILE|data~144_combout ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~148 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~148 .lut_mask = 64'h00FF00FF0F330F55;
defparam \CPU|Datapath|REGFILE|data~148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N10
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~168 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~168_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~5_q  & (!\CPU|Datapath|IR|data [2]))))) # (\CPU|Datapath|IR|data [0] & ((((\CPU|Datapath|IR|data [2]))) # 
// (\CPU|Datapath|REGFILE|data~21_q ))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~37_q  & (!\CPU|Datapath|IR|data [2]))) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~53_q ) # 
// (\CPU|Datapath|IR|data [2]))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~21_q ),
	.datab(!\CPU|Datapath|IR|data [0]),
	.datac(!\CPU|Datapath|REGFILE|data~37_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~53_q ),
	.datag(!\CPU|Datapath|REGFILE|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~168 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~168 .lut_mask = 64'h1D330C331D333F33;
defparam \CPU|Datapath|REGFILE|data~168 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y36_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~172 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~172_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|REGFILE|data~168_combout )))) # (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~168_combout  & 
// (\CPU|Datapath|REGFILE|data~69_q )) # (\CPU|Datapath|REGFILE|data~168_combout  & ((\CPU|Datapath|REGFILE|data~85_q )))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~168_combout ))))) # 
// (\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|REGFILE|data~168_combout  & ((\CPU|Datapath|REGFILE|data~101_q ))) # (\CPU|Datapath|REGFILE|data~168_combout  & (\CPU|Datapath|REGFILE|data~117_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~117_q ),
	.datab(!\CPU|Datapath|IR|data [2]),
	.datac(!\CPU|Datapath|REGFILE|data~101_q ),
	.datad(!\CPU|Datapath|REGFILE|data~85_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~168_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~172 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~172 .lut_mask = 64'h03030303CCFFDDDD;
defparam \CPU|Datapath|REGFILE|data~172 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y36_N22
stratixiii_lcell_comb \CPU|Datapath|alumux|f[5]~19 (
// Equation(s):
// \CPU|Datapath|alumux|f[5]~19_combout  = ( \CPU|Control|Selector4~0_combout  & ( \CPU|Control|WideOr18~combout  & ( (\CPU|Datapath|IR|data [4] & !\CPU|Control|WideOr17~combout ) ) ) ) # ( !\CPU|Control|Selector4~0_combout  & ( \CPU|Control|WideOr18~combout 
//  & ( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|IR|data [5]) ) ) ) # ( \CPU|Control|Selector4~0_combout  & ( !\CPU|Control|WideOr18~combout  & ( (\CPU|Datapath|REGFILE|data~172_combout  & !\CPU|Control|WideOr17~combout ) ) ) ) # ( 
// !\CPU|Control|Selector4~0_combout  & ( !\CPU|Control|WideOr18~combout  & ( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|IR|data [5]) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~172_combout ),
	.datab(!\CPU|Datapath|IR|data [4]),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Datapath|IR|data [5]),
	.datae(!\CPU|Control|Selector4~0_combout ),
	.dataf(!\CPU|Control|WideOr18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[5]~19 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[5]~19 .lut_mask = 64'h00F0505000F03030;
defparam \CPU|Datapath|alumux|f[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N34
stratixiii_lcell_comb \CPU|Datapath|alumux|f[4]~17 (
// Equation(s):
// \CPU|Datapath|alumux|f[4]~17_combout  = ( !\CPU|Control|WideOr18~combout  & ( (!\CPU|Control|WideOr17~combout  & \CPU|Control|Selector4~0_combout ) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(gnd),
	.datac(!\CPU|Control|Selector4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[4]~17 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[4]~17 .lut_mask = 64'h0A0A0A0A00000000;
defparam \CPU|Datapath|alumux|f[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N14
stratixiii_lcell_comb \CPU|Datapath|alumux|f[4]~18 (
// Equation(s):
// \CPU|Datapath|alumux|f[4]~18_combout  = ( \CPU|Control|WideOr18~combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|Selector4~0_combout  & ((\CPU|Datapath|IR|data [4]))) # (\CPU|Control|Selector4~0_combout  & (\CPU|Datapath|IR|data [3])))) ) ) 
// # ( !\CPU|Control|WideOr18~combout  & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector4~0_combout  & \CPU|Datapath|IR|data [4])) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|Selector4~0_combout ),
	.datac(!\CPU|Datapath|IR|data [3]),
	.datad(!\CPU|Datapath|IR|data [4]),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[4]~18 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[4]~18 .lut_mask = 64'h00880088028A028A;
defparam \CPU|Datapath|alumux|f[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N36
stratixiii_lcell_comb \CPU|Datapath|alumux|f[4]~27 (
// Equation(s):
// \CPU|Datapath|alumux|f[4]~27_combout  = ( \CPU|Datapath|alumux|f[4]~18_combout  ) # ( !\CPU|Datapath|alumux|f[4]~18_combout  & ( (\CPU|Datapath|REGFILE|data~164_combout  & \CPU|Datapath|alumux|f[4]~17_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~164_combout ),
	.datad(!\CPU|Datapath|alumux|f[4]~17_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[4]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[4]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[4]~27 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[4]~27 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \CPU|Datapath|alumux|f[4]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N12
stratixiii_lcell_comb \CPU|Datapath|alumux|f[2]~20 (
// Equation(s):
// \CPU|Datapath|alumux|f[2]~20_combout  = ( \CPU|Datapath|IR|data [2] & ( ((!\CPU|Control|Selector4~0_combout ) # ((!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [1]))) # (\CPU|Control|WideOr17~combout ) ) ) # ( !\CPU|Datapath|IR|data [2] & ( 
// (!\CPU|Control|WideOr17~combout  & (\CPU|Control|Selector4~0_combout  & (\CPU|Datapath|IR|data [1] & \CPU|Control|WideOr18~combout ))) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|Selector4~0_combout ),
	.datac(!\CPU|Datapath|IR|data [1]),
	.datad(!\CPU|Control|WideOr18~combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[2]~20 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[2]~20 .lut_mask = 64'h00020002FFDFFFDF;
defparam \CPU|Datapath|alumux|f[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y37_N18
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~18feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~18feeder_combout  = ( \CPU|Datapath|regfilemux|f[2]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[2]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~18feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N19
dffeas \CPU|Datapath|REGFILE|data~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~18 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y39_N17
dffeas \CPU|Datapath|REGFILE|data~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[2]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~34 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y37_N12
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~50feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~50feeder_combout  = ( \CPU|Datapath|regfilemux|f[2]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[2]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~50feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~50feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~50feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~50feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N13
dffeas \CPU|Datapath|REGFILE|data~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~50 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y39_N21
dffeas \CPU|Datapath|REGFILE|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[2]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~2 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N16
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~240 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~240_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~2_q  & ((!\CPU|Datapath|IR|data [2])))))) # (\CPU|Datapath|IR|data [0] & ((((\CPU|Datapath|IR|data [2]))) # 
// (\CPU|Datapath|REGFILE|data~18_q ))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~34_q  & ((!\CPU|Datapath|IR|data [2])))))) # (\CPU|Datapath|IR|data [0] & ((((\CPU|Datapath|IR|data [2]) # 
// (\CPU|Datapath|REGFILE|data~50_q ))))) ) )

	.dataa(!\CPU|Datapath|IR|data [0]),
	.datab(!\CPU|Datapath|REGFILE|data~18_q ),
	.datac(!\CPU|Datapath|REGFILE|data~34_q ),
	.datad(!\CPU|Datapath|REGFILE|data~50_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~240 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~240 .lut_mask = 64'h1B1B0A5F55555555;
defparam \CPU|Datapath|REGFILE|data~240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y37_N5
dffeas \CPU|Datapath|REGFILE|data~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[2]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~98 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y37_N37
dffeas \CPU|Datapath|REGFILE|data~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[2]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~82 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y37_N5
dffeas \CPU|Datapath|REGFILE|data~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[2]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~66 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~66 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y37_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~244 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~244_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~240_combout  & (\CPU|Datapath|REGFILE|data~66_q  & ((\CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|REGFILE|data~240_combout  & 
// (((!\CPU|Datapath|IR|data [2]) # (\CPU|Datapath|REGFILE|data~82_q ))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|REGFILE|data~240_combout  & (((\CPU|Datapath|REGFILE|data~98_q  & ((\CPU|Datapath|IR|data [2])))))) # 
// (\CPU|Datapath|REGFILE|data~240_combout  & ((((!\CPU|Datapath|IR|data [2]))) # (\CPU|Datapath|REGFILE|data~114_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~114_q ),
	.datab(!\CPU|Datapath|REGFILE|data~240_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~98_q ),
	.datad(!\CPU|Datapath|REGFILE|data~82_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~244 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~244 .lut_mask = 64'h333333330C3F1D1D;
defparam \CPU|Datapath|REGFILE|data~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y36_N32
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~256 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~256_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~1_q )) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~17_q )))))) # 
// (\CPU|Datapath|IR|data [2] & (\CPU|Datapath|IR|data [0])) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~33_q )) # (\CPU|Datapath|IR|data [0] & 
// (((\CPU|Datapath|REGFILE|data~49_q )))))) # (\CPU|Datapath|IR|data [2] & (\CPU|Datapath|IR|data [0])) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|IR|data [0]),
	.datac(!\CPU|Datapath|REGFILE|data~33_q ),
	.datad(!\CPU|Datapath|REGFILE|data~17_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~49_q ),
	.datag(!\CPU|Datapath|REGFILE|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~256 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~256 .lut_mask = 64'h193B1919193B3B3B;
defparam \CPU|Datapath|REGFILE|data~256 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y36_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~260 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~260_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~256_combout  & (\CPU|Datapath|REGFILE|data~65_q  & ((\CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|REGFILE|data~256_combout  & 
// (((!\CPU|Datapath|IR|data [2]) # (\CPU|Datapath|REGFILE|data~81_q ))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|REGFILE|data~256_combout  & (((\CPU|Datapath|REGFILE|data~97_q  & ((\CPU|Datapath|IR|data [2])))))) # 
// (\CPU|Datapath|REGFILE|data~256_combout  & ((((!\CPU|Datapath|IR|data [2]))) # (\CPU|Datapath|REGFILE|data~113_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~113_q ),
	.datab(!\CPU|Datapath|REGFILE|data~256_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~97_q ),
	.datad(!\CPU|Datapath|REGFILE|data~81_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~260 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~260 .lut_mask = 64'h333333330C3F1D1D;
defparam \CPU|Datapath|REGFILE|data~260 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N14
stratixiii_lcell_comb \CPU|Datapath|alumux|f[0]~16 (
// Equation(s):
// \CPU|Datapath|alumux|f[0]~16_combout  = ( \CPU|Control|Selector4~0_combout  & ( (\CPU|Datapath|REGFILE|data~140_combout  & !\CPU|Control|WideOr18~combout ) ) ) # ( !\CPU|Control|Selector4~0_combout  & ( (!\CPU|Control|WideOr18~combout  & 
// (\CPU|Datapath|REGFILE|data~140_combout )) # (\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|IR|data [0]))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~140_combout ),
	.datab(!\CPU|Datapath|IR|data [0]),
	.datac(gnd),
	.datad(!\CPU|Control|WideOr18~combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[0]~16 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[0]~16 .lut_mask = 64'h5533553355005500;
defparam \CPU|Datapath|alumux|f[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~4 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~4_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & ((\CPU|Datapath|alumux|f[0]~16_combout ))) # (\CPU|Control|WideOr17~combout  & (\CPU|Datapath|IR|data [0])) ) + ( \CPU|Datapath|REGFILE|data~132_combout  ) + ( !VCC ))
// \CPU|Datapath|ALU|Add0~5  = CARRY(( (!\CPU|Control|WideOr17~combout  & ((\CPU|Datapath|alumux|f[0]~16_combout ))) # (\CPU|Control|WideOr17~combout  & (\CPU|Datapath|IR|data [0])) ) + ( \CPU|Datapath|REGFILE|data~132_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\CPU|Control|WideOr17~combout ),
	.datac(!\CPU|Datapath|IR|data [0]),
	.datad(!\CPU|Datapath|alumux|f[0]~16_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~4_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~5 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~4 .lut_mask = 64'h0000FF00000003CF;
defparam \CPU|Datapath|ALU|Add0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~8 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~8_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~260_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|alumux|f[1]~25_combout )))) # 
// (\CPU|Control|WideOr17~combout  & (\CPU|Datapath|alumux|f[1]~25_combout )) ) + ( \CPU|Datapath|REGFILE|data~268_combout  ) + ( \CPU|Datapath|ALU|Add0~5  ))
// \CPU|Datapath|ALU|Add0~9  = CARRY(( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~260_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|alumux|f[1]~25_combout )))) # 
// (\CPU|Control|WideOr17~combout  & (\CPU|Datapath|alumux|f[1]~25_combout )) ) + ( \CPU|Datapath|REGFILE|data~268_combout  ) + ( \CPU|Datapath|ALU|Add0~5  ))

	.dataa(!\CPU|Datapath|alumux|f[1]~25_combout ),
	.datab(!\CPU|Control|WideOr17~combout ),
	.datac(!\CPU|Control|WideOr18~combout ),
	.datad(!\CPU|Datapath|REGFILE|data~260_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~5 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~8_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~9 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~8 .lut_mask = 64'h0000FF00000015D5;
defparam \CPU|Datapath|ALU|Add0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~12 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~12_sumout  = SUM(( \CPU|Datapath|REGFILE|data~284_combout  ) + ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~244_combout ))) # (\CPU|Control|WideOr18~combout  & 
// (\CPU|Datapath|alumux|f[2]~20_combout )))) # (\CPU|Control|WideOr17~combout  & (((\CPU|Datapath|alumux|f[2]~20_combout )))) ) + ( \CPU|Datapath|ALU|Add0~9  ))
// \CPU|Datapath|ALU|Add0~13  = CARRY(( \CPU|Datapath|REGFILE|data~284_combout  ) + ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~244_combout ))) # (\CPU|Control|WideOr18~combout  & 
// (\CPU|Datapath|alumux|f[2]~20_combout )))) # (\CPU|Control|WideOr17~combout  & (((\CPU|Datapath|alumux|f[2]~20_combout )))) ) + ( \CPU|Datapath|ALU|Add0~9  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|alumux|f[2]~20_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~284_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~244_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~9 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~12_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~13 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~12 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~12 .lut_mask = 64'h0000F870000000FF;
defparam \CPU|Datapath|ALU|Add0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~16 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~16_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~252_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|alumux|f[3]~23_combout )))) # 
// (\CPU|Control|WideOr17~combout  & (((\CPU|Datapath|alumux|f[3]~23_combout )))) ) + ( \CPU|Datapath|REGFILE|data~276_combout  ) + ( \CPU|Datapath|ALU|Add0~13  ))
// \CPU|Datapath|ALU|Add0~17  = CARRY(( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~252_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|alumux|f[3]~23_combout )))) # 
// (\CPU|Control|WideOr17~combout  & (((\CPU|Datapath|alumux|f[3]~23_combout )))) ) + ( \CPU|Datapath|REGFILE|data~276_combout  ) + ( \CPU|Datapath|ALU|Add0~13  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|alumux|f[3]~23_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~252_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~276_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~13 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~16_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~17 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~16 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~16 .lut_mask = 64'h0000FF000000078F;
defparam \CPU|Datapath|ALU|Add0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~20 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~20_sumout  = SUM(( \CPU|Datapath|alumux|f[4]~27_combout  ) + ( \CPU|Datapath|REGFILE|data~380_combout  ) + ( \CPU|Datapath|ALU|Add0~17  ))
// \CPU|Datapath|ALU|Add0~21  = CARRY(( \CPU|Datapath|alumux|f[4]~27_combout  ) + ( \CPU|Datapath|REGFILE|data~380_combout  ) + ( \CPU|Datapath|ALU|Add0~17  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|alumux|f[4]~27_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~17 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~20_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~21 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~20 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~20 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|ALU|Add0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~24 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~24_sumout  = SUM(( \CPU|Datapath|REGFILE|data~364_combout  ) + ( \CPU|Datapath|alumux|f[5]~19_combout  ) + ( \CPU|Datapath|ALU|Add0~21  ))
// \CPU|Datapath|ALU|Add0~25  = CARRY(( \CPU|Datapath|REGFILE|data~364_combout  ) + ( \CPU|Datapath|alumux|f[5]~19_combout  ) + ( \CPU|Datapath|ALU|Add0~21  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[5]~19_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~21 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~24_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~25 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~24 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~24 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|ALU|Add0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~28 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~28_sumout  = SUM(( \CPU|Datapath|REGFILE|data~372_combout  ) + ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~148_combout ))) # (\CPU|Control|WideOr18~combout  & 
// (\CPU|Datapath|IR|data [5])))) ) + ( \CPU|Datapath|ALU|Add0~25  ))
// \CPU|Datapath|ALU|Add0~29  = CARRY(( \CPU|Datapath|REGFILE|data~372_combout  ) + ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~148_combout ))) # (\CPU|Control|WideOr18~combout  & 
// (\CPU|Datapath|IR|data [5])))) ) + ( \CPU|Datapath|ALU|Add0~25  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|IR|data [5]),
	.datad(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~148_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~25 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~28_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~29 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~28 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~28 .lut_mask = 64'h0000FD75000000FF;
defparam \CPU|Datapath|ALU|Add0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~32 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~32_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~156_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|IR|data [5])))) ) + ( 
// \CPU|Datapath|REGFILE|data~356_combout  ) + ( \CPU|Datapath|ALU|Add0~29  ))
// \CPU|Datapath|ALU|Add0~33  = CARRY(( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~156_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|IR|data [5])))) ) + ( 
// \CPU|Datapath|REGFILE|data~356_combout  ) + ( \CPU|Datapath|ALU|Add0~29  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|IR|data [5]),
	.datad(!\CPU|Datapath|REGFILE|data~156_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~356_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~29 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~32_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~33 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~32 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~32 .lut_mask = 64'h0000FF000000028A;
defparam \CPU|Datapath|ALU|Add0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~36 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~36_sumout  = SUM(( (!\CPU|Control|state.stb1_even~q  & (!\CPU|Control|state.stb1_odd~q  & \CPU|Datapath|REGFILE|data~324_combout )) ) + ( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[8]~28_combout ) ) + ( 
// \CPU|Datapath|ALU|Add0~33  ))
// \CPU|Datapath|ALU|Add0~37  = CARRY(( (!\CPU|Control|state.stb1_even~q  & (!\CPU|Control|state.stb1_odd~q  & \CPU|Datapath|REGFILE|data~324_combout )) ) + ( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[8]~28_combout ) ) + ( 
// \CPU|Datapath|ALU|Add0~33  ))

	.dataa(!\CPU|Control|state.stb1_even~q ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Datapath|REGFILE|data~324_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[8]~28_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~33 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~36_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~37 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~36 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~36 .lut_mask = 64'h0000FF0F00000088;
defparam \CPU|Datapath|ALU|Add0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~40 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~40_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[9]~29_combout ) ) + ( (!\CPU|Control|state.stb1_even~q  & (!\CPU|Control|state.stb1_odd~q  & \CPU|Datapath|REGFILE|data~332_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~37  ))
// \CPU|Datapath|ALU|Add0~41  = CARRY(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[9]~29_combout ) ) + ( (!\CPU|Control|state.stb1_even~q  & (!\CPU|Control|state.stb1_odd~q  & \CPU|Datapath|REGFILE|data~332_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~37  ))

	.dataa(!\CPU|Control|state.stb1_even~q ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Datapath|alumux|f[9]~29_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~37 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~40_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~41 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~40 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~40 .lut_mask = 64'h0000FF77000000F0;
defparam \CPU|Datapath|ALU|Add0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~44 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~44_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[10]~30_combout ) ) + ( (!\CPU|Control|state.stb1_even~q  & (!\CPU|Control|state.stb1_odd~q  & \CPU|Datapath|REGFILE|data~340_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~41  ))
// \CPU|Datapath|ALU|Add0~45  = CARRY(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[10]~30_combout ) ) + ( (!\CPU|Control|state.stb1_even~q  & (!\CPU|Control|state.stb1_odd~q  & \CPU|Datapath|REGFILE|data~340_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~41  ))

	.dataa(!\CPU|Control|state.stb1_even~q ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Datapath|alumux|f[10]~30_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~41 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~44_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~45 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~44 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~44 .lut_mask = 64'h0000FF77000000F0;
defparam \CPU|Datapath|ALU|Add0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N22
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~48 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~48_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[11]~31_combout ) ) + ( (!\CPU|Control|state.stb1_even~q  & (!\CPU|Control|state.stb1_odd~q  & \CPU|Datapath|REGFILE|data~348_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~45  ))
// \CPU|Datapath|ALU|Add0~49  = CARRY(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[11]~31_combout ) ) + ( (!\CPU|Control|state.stb1_even~q  & (!\CPU|Control|state.stb1_odd~q  & \CPU|Datapath|REGFILE|data~348_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~45  ))

	.dataa(!\CPU|Control|state.stb1_even~q ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Datapath|alumux|f[11]~31_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~45 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~48_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~49 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~48 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~48 .lut_mask = 64'h0000FF77000000F0;
defparam \CPU|Datapath|ALU|Add0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~52 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~52_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[12]~32_combout ) ) + ( (!\CPU|Control|state.stb1_even~q  & (!\CPU|Control|state.stb1_odd~q  & \CPU|Datapath|REGFILE|data~308_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~49  ))
// \CPU|Datapath|ALU|Add0~53  = CARRY(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[12]~32_combout ) ) + ( (!\CPU|Control|state.stb1_even~q  & (!\CPU|Control|state.stb1_odd~q  & \CPU|Datapath|REGFILE|data~308_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~49  ))

	.dataa(!\CPU|Control|state.stb1_even~q ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Datapath|alumux|f[12]~32_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~49 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~52_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~53 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~52 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~52 .lut_mask = 64'h0000FF77000000F0;
defparam \CPU|Datapath|ALU|Add0~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~27 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~27_combout  = ( \CPU|Datapath|alumux|f[1]~26_combout  & ( \CPU|Datapath|REGFILE|data~308_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~340_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout 
//  & ((\CPU|Datapath|REGFILE|data~332_combout ))) ) ) ) # ( !\CPU|Datapath|alumux|f[1]~26_combout  & ( \CPU|Datapath|REGFILE|data~308_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|REGFILE|data~348_combout ) ) ) ) # ( 
// \CPU|Datapath|alumux|f[1]~26_combout  & ( !\CPU|Datapath|REGFILE|data~308_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~340_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~332_combout 
// ))) ) ) ) # ( !\CPU|Datapath|alumux|f[1]~26_combout  & ( !\CPU|Datapath|REGFILE|data~308_combout  & ( (\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|REGFILE|data~348_combout ) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datae(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~27 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~27 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \CPU|Datapath|ALU|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y36_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~15 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~15_combout  = ( \CPU|Datapath|REGFILE|data~268_combout  & ( \CPU|Datapath|REGFILE|data~276_combout  & ( ((!\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~380_combout )) # 
// (\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~284_combout )))) # (\CPU|Datapath|alumux|f[0]~22_combout ) ) ) ) # ( !\CPU|Datapath|REGFILE|data~268_combout  & ( \CPU|Datapath|REGFILE|data~276_combout  & ( 
// (!\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~380_combout )) # (\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~284_combout ))))) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & (((!\CPU|Datapath|alumux|f[1]~26_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~268_combout  & ( !\CPU|Datapath|REGFILE|data~276_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & 
// ((!\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~380_combout )) # (\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~284_combout ))))) # (\CPU|Datapath|alumux|f[0]~22_combout  & 
// (((\CPU|Datapath|alumux|f[1]~26_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~268_combout  & ( !\CPU|Datapath|REGFILE|data~276_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~26_combout  & 
// (\CPU|Datapath|REGFILE|data~380_combout )) # (\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~284_combout ))))) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~284_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~268_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~15 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~15 .lut_mask = 64'h220A225F770A775F;
defparam \CPU|Datapath|ALU|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y36_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~20 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~20_combout  = ( \CPU|Datapath|REGFILE|data~356_combout  & ( \CPU|Datapath|alumux|f[3]~24_combout  & ( (\CPU|Datapath|REGFILE|data~132_combout  & (!\CPU|Datapath|alumux|f[1]~26_combout  & !\CPU|Datapath|alumux|f[0]~22_combout 
// )) ) ) ) # ( !\CPU|Datapath|REGFILE|data~356_combout  & ( \CPU|Datapath|alumux|f[3]~24_combout  & ( (\CPU|Datapath|REGFILE|data~132_combout  & (!\CPU|Datapath|alumux|f[1]~26_combout  & !\CPU|Datapath|alumux|f[0]~22_combout )) ) ) ) # ( 
// \CPU|Datapath|REGFILE|data~356_combout  & ( !\CPU|Datapath|alumux|f[3]~24_combout  & ( (\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~26_combout ) # (\CPU|Datapath|REGFILE|data~364_combout ))) ) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~356_combout  & ( !\CPU|Datapath|alumux|f[3]~24_combout  & ( (\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~364_combout  & \CPU|Datapath|alumux|f[0]~22_combout )) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~356_combout ),
	.dataf(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~20 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~20 .lut_mask = 64'h000300CF44004400;
defparam \CPU|Datapath|ALU|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y36_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~19 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~19_combout  = ( \CPU|Datapath|REGFILE|data~324_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Control|truncate~0_combout )) # (\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~372_combout ))) 
// ) ) # ( !\CPU|Datapath|REGFILE|data~324_combout  & ( (\CPU|Datapath|alumux|f[1]~26_combout  & \CPU|Datapath|REGFILE|data~372_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Control|truncate~0_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~19 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~19 .lut_mask = 64'h003300330C3F0C3F;
defparam \CPU|Datapath|ALU|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y38_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~26 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~26_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~19_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~20_combout  & ((\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|alumux|f[3]~24_combout ))) ) ) # ( 
// !\CPU|Datapath|ALU|ShiftLeft0~19_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~20_combout  ) )

	.dataa(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~20_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~26 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~26 .lut_mask = 64'hF0F0F0F050F050F0;
defparam \CPU|Datapath|ALU|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y38_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~28 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~28_combout  = ( !\CPU|Datapath|ALU|ShiftLeft0~26_combout  & ( \CPU|Datapath|alumux|f[2]~21_combout  ) ) # ( \CPU|Datapath|ALU|ShiftLeft0~26_combout  & ( !\CPU|Datapath|alumux|f[2]~21_combout  & ( 
// (!\CPU|Datapath|alumux|f[3]~24_combout  & (\CPU|Datapath|ALU|ShiftLeft0~27_combout  & (\CPU|Control|truncate~0_combout ))) # (\CPU|Datapath|alumux|f[3]~24_combout  & (((\CPU|Datapath|ALU|ShiftLeft0~15_combout )))) ) ) ) # ( 
// !\CPU|Datapath|ALU|ShiftLeft0~26_combout  & ( !\CPU|Datapath|alumux|f[2]~21_combout  & ( (!\CPU|Datapath|alumux|f[3]~24_combout  & (\CPU|Datapath|ALU|ShiftLeft0~27_combout  & (\CPU|Control|truncate~0_combout ))) # (\CPU|Datapath|alumux|f[3]~24_combout  & 
// (((\CPU|Datapath|ALU|ShiftLeft0~15_combout )))) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~27_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~15_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftLeft0~26_combout ),
	.dataf(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~28 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~28 .lut_mask = 64'h101F101FFFFF0000;
defparam \CPU|Datapath|ALU|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y37_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|Equal0~6 (
// Equation(s):
// \CPU|Datapath|ALU|Equal0~6_combout  = ( !\CPU|Control|Selector1~0_combout  & ( (!\CPU|Control|WideOr17~combout  & \CPU|Control|Selector2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Equal0~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Equal0~6 .lut_mask = 64'h00F000F000000000;
defparam \CPU|Datapath|ALU|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y36_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~9 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~9_combout  = ( !\CPU|Datapath|alumux|f[2]~21_combout  & ( (!\CPU|Datapath|alumux|f[3]~24_combout  & !\CPU|Datapath|ALU|ShiftLeft0~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~9 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~9 .lut_mask = 64'hF000F00000000000;
defparam \CPU|Datapath|ALU|Selector14~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y38_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector3~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector3~1_combout  = ( \CPU|Datapath|ALU|Equal0~8_combout  & ( \CPU|Datapath|REGFILE|data~308_combout  ) ) # ( !\CPU|Datapath|ALU|Equal0~8_combout  & ( (\CPU|Datapath|REGFILE|data~308_combout  & (\CPU|Datapath|ALU|Selector6~1_combout  
// & \CPU|Datapath|alumux|f[12]~32_combout )) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Selector6~1_combout ),
	.datad(!\CPU|Datapath|alumux|f[12]~32_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector3~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector3~1 .lut_mask = 64'h0005000555555555;
defparam \CPU|Datapath|ALU|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~0_combout  = (!\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~308_combout ))) # (\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~340_combout ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~0 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \CPU|Datapath|ALU|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~1_combout  = ( \CPU|Datapath|REGFILE|data~348_combout  & ( (\CPU|Datapath|REGFILE|data~316_combout ) # (\CPU|Datapath|alumux|f[1]~26_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~348_combout  & ( 
// (!\CPU|Datapath|alumux|f[1]~26_combout  & \CPU|Datapath|REGFILE|data~316_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|Datapath|ALU|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~2_combout  = ( \CPU|Datapath|ALU|Selector2~0_combout  & ( \CPU|Datapath|ALU|Selector2~1_combout  & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Control|truncate~0_combout  & !\CPU|Datapath|alumux|f[3]~24_combout )) ) ) ) # 
// ( !\CPU|Datapath|ALU|Selector2~0_combout  & ( \CPU|Datapath|ALU|Selector2~1_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Control|truncate~0_combout  & !\CPU|Datapath|alumux|f[3]~24_combout ))) ) ) 
// ) # ( \CPU|Datapath|ALU|Selector2~0_combout  & ( !\CPU|Datapath|ALU|Selector2~1_combout  & ( (\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Control|truncate~0_combout  & !\CPU|Datapath|alumux|f[3]~24_combout ))) ) 
// ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datac(!\CPU|Control|truncate~0_combout ),
	.datad(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datae(!\CPU|Datapath|ALU|Selector2~0_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~2 .lut_mask = 64'h0000040008000C00;
defparam \CPU|Datapath|ALU|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y39_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight0~4 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight0~4_combout  = ( \CPU|Datapath|REGFILE|data~300_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~316_combout ) # (\CPU|Datapath|alumux|f[0]~22_combout ))) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~300_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[1]~26_combout  & \CPU|Datapath|REGFILE|data~316_combout )) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight0~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight0~4 .lut_mask = 64'h080808084C4C4C4C;
defparam \CPU|Datapath|ALU|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y39_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~5_combout  = ( \CPU|Datapath|ALU|ShiftRight0~4_combout  & ( (\CPU|Datapath|ALU|Equal0~4_combout  & ((\CPU|Datapath|REGFILE|data~292_combout ) # (\CPU|Datapath|ALU|Selector14~9_combout ))) ) ) # ( 
// !\CPU|Datapath|ALU|ShiftRight0~4_combout  & ( (\CPU|Datapath|REGFILE|data~292_combout  & (\CPU|Datapath|ALU|Equal0~4_combout  & ((!\CPU|Datapath|ALU|Selector14~9_combout ) # (\CPU|Datapath|alumux|f[1]~26_combout )))) ) )

	.dataa(!\CPU|Datapath|ALU|Selector14~9_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~5 .lut_mask = 64'h000B000B005F005F;
defparam \CPU|Datapath|ALU|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y36_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~9 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~9_combout  = ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Datapath|ALU|Equal0~5_combout  & (\CPU|Control|truncate~0_combout  & ((!\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~316_combout )) # 
// (\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~292_combout )))))) ) ) # ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Datapath|ALU|Equal0~5_combout  & (!\CPU|Datapath|alumux|f[1]~26_combout  & 
// (\CPU|Datapath|REGFILE|data~300_combout  & ((\CPU|Control|truncate~0_combout ))))) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datae(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.dataf(!\CPU|Control|truncate~0_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~316_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~9 .extended_lut = "on";
defparam \CPU|Datapath|ALU|Selector2~9 .lut_mask = 64'h0000000004150404;
defparam \CPU|Datapath|ALU|Selector2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y36_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~6_combout  = ( \CPU|Datapath|ALU|Selector14~9_combout  & ( (!\CPU|Datapath|ALU|Selector2~9_combout  & ((!\CPU|Datapath|ALU|Equal0~6_combout ) # ((\CPU|Control|truncate~0_combout  & \CPU|Datapath|REGFILE|data~316_combout )))) ) 
// ) # ( !\CPU|Datapath|ALU|Selector14~9_combout  & ( (!\CPU|Datapath|ALU|Equal0~6_combout ) # ((\CPU|Control|truncate~0_combout  & \CPU|Datapath|REGFILE|data~316_combout )) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datac(!\CPU|Datapath|ALU|Selector2~9_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~6 .lut_mask = 64'hCCDDCCDDC0D0C0D0;
defparam \CPU|Datapath|ALU|Selector2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N11
dffeas \CPU|Datapath|REGFILE|data~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[13]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~109 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y39_N23
dffeas \CPU|Datapath|REGFILE|data~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[13]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~93 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y39_N17
dffeas \CPU|Datapath|REGFILE|data~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[13]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~61 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y39_N9
dffeas \CPU|Datapath|REGFILE|data~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[13]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~45 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y38_N1
dffeas \CPU|Datapath|REGFILE|data~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[13]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~29 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y39_N23
dffeas \CPU|Datapath|REGFILE|data~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[13]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~13 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y39_N10
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~192 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~192_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~13_q )) # (\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~29_q )))))) # 
// (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~45_q )))) # (\CPU|Datapath|IR|data [0] & 
// (\CPU|Datapath|REGFILE|data~61_q )))) # (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~61_q ),
	.datac(!\CPU|Datapath|REGFILE|data~45_q ),
	.datad(!\CPU|Datapath|IR|data [0]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~29_q ),
	.datag(!\CPU|Datapath|REGFILE|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~192 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~192 .lut_mask = 64'h0A550A770AFF0A77;
defparam \CPU|Datapath|REGFILE|data~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N1
dffeas \CPU|Datapath|REGFILE|data~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[13]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~77 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~77 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y39_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~196 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~196_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|REGFILE|data~192_combout )))) # (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~192_combout  & 
// (\CPU|Datapath|REGFILE|data~77_q )) # (\CPU|Datapath|REGFILE|data~192_combout  & ((\CPU|Datapath|REGFILE|data~93_q )))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~192_combout ))))) # 
// (\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|REGFILE|data~192_combout  & ((\CPU|Datapath|REGFILE|data~109_q ))) # (\CPU|Datapath|REGFILE|data~192_combout  & (\CPU|Datapath|REGFILE|data~125_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~125_q ),
	.datab(!\CPU|Datapath|IR|data [2]),
	.datac(!\CPU|Datapath|REGFILE|data~109_q ),
	.datad(!\CPU|Datapath|REGFILE|data~93_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~192_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~196 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~196 .lut_mask = 64'h03030303CCFFDDDD;
defparam \CPU|Datapath|REGFILE|data~196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y39_N8
stratixiii_lcell_comb \CPU|Datapath|alumux|f[13]~33 (
// Equation(s):
// \CPU|Datapath|alumux|f[13]~33_combout  = ( \CPU|Control|WideOr18~combout  & ( \CPU|Datapath|IR|data [5] ) ) # ( !\CPU|Control|WideOr18~combout  & ( \CPU|Datapath|REGFILE|data~196_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|REGFILE|data~196_combout ),
	.datac(!\CPU|Datapath|IR|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[13]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[13]~33 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[13]~33 .lut_mask = 64'h333333330F0F0F0F;
defparam \CPU|Datapath|alumux|f[13]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y39_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~4_combout  = ( \CPU|Datapath|alumux|f[13]~33_combout  & ( (!\CPU|Datapath|ALU|Equal0~8_combout  & !\CPU|Datapath|ALU|Selector6~1_combout ) ) ) # ( !\CPU|Datapath|alumux|f[13]~33_combout  & ( !\CPU|Datapath|ALU|Equal0~8_combout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Equal0~8_combout ),
	.datad(!\CPU|Datapath|ALU|Selector6~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[13]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~4 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \CPU|Datapath|ALU|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y39_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~7_combout  = ( \CPU|Datapath|ALU|Selector2~4_combout  & ( (\CPU|Datapath|ALU|Selector2~6_combout  & ((!\CPU|Datapath|ALU|Selector2~5_combout ) # (!\CPU|Control|truncate~0_combout ))) ) ) # ( 
// !\CPU|Datapath|ALU|Selector2~4_combout  & ( (\CPU|Datapath|ALU|Selector2~6_combout  & ((!\CPU|Control|truncate~0_combout ) # ((!\CPU|Datapath|ALU|Selector2~5_combout  & !\CPU|Datapath|REGFILE|data~316_combout )))) ) )

	.dataa(!\CPU|Datapath|ALU|Selector2~5_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datac(!\CPU|Datapath|ALU|Selector2~6_combout ),
	.datad(!\CPU|Control|truncate~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~7 .lut_mask = 64'h0F080F080F0A0F0A;
defparam \CPU|Datapath|ALU|Selector2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~56 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~56_sumout  = SUM(( (!\CPU|Control|state.stb1_even~q  & (!\CPU|Control|state.stb1_odd~q  & \CPU|Datapath|REGFILE|data~316_combout )) ) + ( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[13]~33_combout ) ) + ( 
// \CPU|Datapath|ALU|Add0~53  ))
// \CPU|Datapath|ALU|Add0~57  = CARRY(( (!\CPU|Control|state.stb1_even~q  & (!\CPU|Control|state.stb1_odd~q  & \CPU|Datapath|REGFILE|data~316_combout )) ) + ( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[13]~33_combout ) ) + ( 
// \CPU|Datapath|ALU|Add0~53  ))

	.dataa(!\CPU|Control|state.stb1_even~q ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[13]~33_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~53 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~56_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~57 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~56 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~56 .lut_mask = 64'h0000FF0F00000088;
defparam \CPU|Datapath|ALU|Add0~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y36_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~10 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~10_combout  = ( !\CPU|Datapath|alumux|f[1]~26_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~268_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & 
// (\CPU|Datapath|REGFILE|data~132_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~10 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~10 .lut_mask = 64'h0F330F3300000000;
defparam \CPU|Datapath|ALU|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y36_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~21 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~21_combout  = ( \CPU|Datapath|REGFILE|data~332_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Control|truncate~0_combout )) # (\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~356_combout ))) 
// ) ) # ( !\CPU|Datapath|REGFILE|data~332_combout  & ( (\CPU|Datapath|alumux|f[1]~26_combout  & \CPU|Datapath|REGFILE|data~356_combout ) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(gnd),
	.datad(!\CPU|Datapath|REGFILE|data~356_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~21 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~21 .lut_mask = 64'h0033003344774477;
defparam \CPU|Datapath|ALU|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y39_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~22 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~22_combout  = ( \CPU|Datapath|alumux|f[3]~24_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~10_combout  ) ) # ( !\CPU|Datapath|alumux|f[3]~24_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & 
// ((\CPU|Datapath|ALU|ShiftLeft0~21_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|ALU|ShiftLeft0~19_combout )) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~10_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~19_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~21_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~22 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~22 .lut_mask = 64'h0F330F3355555555;
defparam \CPU|Datapath|ALU|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y37_N22
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~16 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~16_combout  = ( \CPU|Datapath|alumux|f[0]~22_combout  & ( \CPU|Datapath|alumux|f[1]~26_combout  & ( \CPU|Datapath|REGFILE|data~284_combout  ) ) ) # ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( 
// \CPU|Datapath|alumux|f[1]~26_combout  & ( \CPU|Datapath|REGFILE|data~276_combout  ) ) ) # ( \CPU|Datapath|alumux|f[0]~22_combout  & ( !\CPU|Datapath|alumux|f[1]~26_combout  & ( \CPU|Datapath|REGFILE|data~380_combout  ) ) ) # ( 
// !\CPU|Datapath|alumux|f[0]~22_combout  & ( !\CPU|Datapath|alumux|f[1]~26_combout  & ( \CPU|Datapath|REGFILE|data~364_combout  ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~276_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~284_combout ),
	.datae(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.dataf(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~16 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~16 .lut_mask = 64'h0F0F5555333300FF;
defparam \CPU|Datapath|ALU|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y39_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~3_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~16_combout  & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & ((\CPU|Datapath|alumux|f[3]~24_combout ))) # (\CPU|Datapath|alumux|f[2]~21_combout  & 
// (\CPU|Datapath|ALU|ShiftLeft0~22_combout )) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~16_combout  & ( (\CPU|Datapath|ALU|ShiftLeft0~22_combout  & \CPU|Datapath|alumux|f[2]~21_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~22_combout ),
	.datac(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datad(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~3 .lut_mask = 64'h003300330F330F33;
defparam \CPU|Datapath|ALU|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y39_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector2~8 (
// Equation(s):
// \CPU|Datapath|ALU|Selector2~8_combout  = ( \CPU|Datapath|ALU|Add0~56_sumout  & ( \CPU|Datapath|ALU|Selector2~3_combout  & ( ((!\CPU|Datapath|ALU|Selector2~7_combout ) # (\CPU|Datapath|ALU|Selector3~0_combout )) # (\CPU|Datapath|ALU|Equal0~3_combout ) ) ) 
// ) # ( !\CPU|Datapath|ALU|Add0~56_sumout  & ( \CPU|Datapath|ALU|Selector2~3_combout  & ( (!\CPU|Datapath|ALU|Selector2~7_combout ) # (\CPU|Datapath|ALU|Selector3~0_combout ) ) ) ) # ( \CPU|Datapath|ALU|Add0~56_sumout  & ( 
// !\CPU|Datapath|ALU|Selector2~3_combout  & ( ((!\CPU|Datapath|ALU|Selector2~7_combout ) # ((\CPU|Datapath|ALU|Selector2~2_combout  & \CPU|Datapath|ALU|Selector3~0_combout ))) # (\CPU|Datapath|ALU|Equal0~3_combout ) ) ) ) # ( 
// !\CPU|Datapath|ALU|Add0~56_sumout  & ( !\CPU|Datapath|ALU|Selector2~3_combout  & ( (!\CPU|Datapath|ALU|Selector2~7_combout ) # ((\CPU|Datapath|ALU|Selector2~2_combout  & \CPU|Datapath|ALU|Selector3~0_combout )) ) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datab(!\CPU|Datapath|ALU|Selector2~2_combout ),
	.datac(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datad(!\CPU|Datapath|ALU|Selector2~7_combout ),
	.datae(!\CPU|Datapath|ALU|Add0~56_sumout ),
	.dataf(!\CPU|Datapath|ALU|Selector2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector2~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector2~8 .lut_mask = 64'hFF03FF57FF0FFF5F;
defparam \CPU|Datapath|ALU|Selector2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N18
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~37 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~37_sumout  = SUM(( \CPU|Datapath|ALU|Selector6~7_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~34  ))
// \CPU|Datapath|ALU_IMM|Add0~38  = CARRY(( \CPU|Datapath|ALU|Selector6~7_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~34  ))

	.dataa(!\CPU|Datapath|IR|data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector6~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~37_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~37 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N20
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~41 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~41_sumout  = SUM(( \CPU|Datapath|ALU|Selector5~4_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~38  ))
// \CPU|Datapath|ALU_IMM|Add0~42  = CARRY(( \CPU|Datapath|ALU|Selector5~4_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [4]),
	.datad(!\CPU|Datapath|ALU|Selector5~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~41_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~41 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N22
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~45 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~45_sumout  = SUM(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector4~6_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~42  ))
// \CPU|Datapath|ALU_IMM|Add0~46  = CARRY(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector4~6_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~42  ))

	.dataa(!\CPU|Datapath|IR|data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector4~6_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~45_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~45 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~45 .lut_mask = 64'h0000FF0000005555;
defparam \CPU|Datapath|ALU_IMM|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N24
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~49 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~49_sumout  = SUM(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector3~4_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~46  ))
// \CPU|Datapath|ALU_IMM|Add0~50  = CARRY(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector3~4_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector3~4_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~49_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~49 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|ALU_IMM|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N26
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~53 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~53_sumout  = SUM(( \CPU|Datapath|ALU|Selector2~8_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~50  ))
// \CPU|Datapath|ALU_IMM|Add0~54  = CARRY(( \CPU|Datapath|ALU|Selector2~8_combout  ) + ( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU_IMM|Add0~50  ))

	.dataa(!\CPU|Datapath|IR|data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector2~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~53_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~53 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~53 .lut_mask = 64'h0000AAAA000000FF;
defparam \CPU|Datapath|ALU_IMM|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y40_N0
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[13]~34 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[13]~34_combout  = ( \CPU|Datapath|regfilemux|f[10]~27_combout  & ( (\CPU|Datapath|_adder|Add0~49_sumout  & \CPU|Datapath|regfilemux|f[10]~26_combout ) ) ) # ( !\CPU|Datapath|regfilemux|f[10]~27_combout  & ( 
// (!\CPU|Datapath|regfilemux|f[10]~26_combout  & (\CPU|Datapath|pc|data [13])) # (\CPU|Datapath|regfilemux|f[10]~26_combout  & ((\CPU|Datapath|MDR|data [13]))) ) )

	.dataa(!\CPU|Datapath|_adder|Add0~49_sumout ),
	.datab(!\CPU|Datapath|pc|data [13]),
	.datac(!\CPU|Datapath|regfilemux|f[10]~26_combout ),
	.datad(!\CPU|Datapath|MDR|data [13]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[10]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[13]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[13]~34 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[13]~34 .lut_mask = 64'h303F303F05050505;
defparam \CPU|Datapath|regfilemux|f[13]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y39_N22
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[13]~35 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[13]~35_combout  = ( \CPU|Datapath|regfilemux|f[10]~8_combout  & ( (\CPU|Datapath|regfilemux|f[9]~13_combout  & \CPU|Datapath|ALU|Selector2~8_combout ) ) ) # ( !\CPU|Datapath|regfilemux|f[10]~8_combout  & ( 
// ((\CPU|Datapath|regfilemux|f[9]~13_combout  & \CPU|Datapath|ALU|Selector2~8_combout )) # (\CPU|Datapath|regfilemux|f[13]~34_combout ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|regfilemux|f[13]~34_combout ),
	.datad(!\CPU|Datapath|ALU|Selector2~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[13]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[13]~35 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[13]~35 .lut_mask = 64'h0F5F0F5F00550055;
defparam \CPU|Datapath|regfilemux|f[13]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y39_N10
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[13]~36 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[13]~36_combout  = ( \CPU|Datapath|regfilemux|f[15]~9_combout  & ( (\CPU|Datapath|regfilemux|f[13]~35_combout ) # (\CPU|Datapath|ALU_IMM|Add0~53_sumout ) ) ) # ( !\CPU|Datapath|regfilemux|f[15]~9_combout  & ( 
// \CPU|Datapath|regfilemux|f[13]~35_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU_IMM|Add0~53_sumout ),
	.datad(!\CPU|Datapath|regfilemux|f[13]~35_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[13]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[13]~36 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[13]~36 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \CPU|Datapath|regfilemux|f[13]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y39_N5
dffeas \CPU|Datapath|REGFILE|data~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[13]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~125 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~125 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y39_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~312 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~312_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~13_q  & (!\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|storemux|f[0]~2_combout 
//  & ((((\CPU|Datapath|REGFILE|data~29_q ) # (\CPU|Datapath|storemux|f[2]~0_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~45_q  & 
// (!\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|storemux|f[0]~2_combout  & ((((\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~61_q ))) ) )

	.dataa(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~61_q ),
	.datac(!\CPU|Datapath|REGFILE|data~45_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~29_q ),
	.datag(!\CPU|Datapath|REGFILE|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~312 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~312 .lut_mask = 64'h0A551B555F551B55;
defparam \CPU|Datapath|REGFILE|data~312 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y39_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~316 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~316_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~312_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~312_combout  & (\CPU|Datapath|REGFILE|data~77_q )) # (\CPU|Datapath|REGFILE|data~312_combout  & ((\CPU|Datapath|REGFILE|data~93_q )))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~312_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((!\CPU|Datapath|REGFILE|data~312_combout  & ((\CPU|Datapath|REGFILE|data~109_q ))) # 
// (\CPU|Datapath|REGFILE|data~312_combout  & (\CPU|Datapath|REGFILE|data~125_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~125_q ),
	.datab(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~109_q ),
	.datad(!\CPU|Datapath|REGFILE|data~93_q ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~312_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~316 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~316 .lut_mask = 64'h03030303CCFFDDDD;
defparam \CPU|Datapath|REGFILE|data~316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~2 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~2_combout  = ( \CPU|Datapath|REGFILE|data~292_combout  & ( \CPU|Datapath|REGFILE|data~300_combout  & ( ((!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~308_combout )) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~316_combout )))) # (\CPU|Datapath|alumux|f[1]~26_combout ) ) ) ) # ( !\CPU|Datapath|REGFILE|data~292_combout  & ( \CPU|Datapath|REGFILE|data~300_combout  & ( 
// (!\CPU|Datapath|alumux|f[0]~22_combout  & (((\CPU|Datapath|REGFILE|data~308_combout )) # (\CPU|Datapath|alumux|f[1]~26_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[1]~26_combout  & 
// ((\CPU|Datapath|REGFILE|data~316_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~292_combout  & ( !\CPU|Datapath|REGFILE|data~300_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[1]~26_combout  & 
// (\CPU|Datapath|REGFILE|data~308_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & (((\CPU|Datapath|REGFILE|data~316_combout )) # (\CPU|Datapath|alumux|f[1]~26_combout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~292_combout  & ( 
// !\CPU|Datapath|REGFILE|data~300_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~308_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout  & 
// ((\CPU|Datapath|REGFILE|data~316_combout ))))) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~292_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~2 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \CPU|Datapath|ALU|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y38_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector3~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector3~2_combout  = ( !\CPU|Datapath|ALU|Selector3~1_combout  & ( \CPU|Datapath|ALU|ShiftRight1~2_combout  & ( (!\CPU|Datapath|ALU|Equal0~4_combout  & ((!\CPU|Datapath|ALU|Equal0~5_combout ) # ((!\CPU|Datapath|ALU|Selector14~9_combout 
// )))) # (\CPU|Datapath|ALU|Equal0~4_combout  & (((!\CPU|Datapath|REGFILE|data~292_combout  & !\CPU|Datapath|ALU|Selector14~9_combout )))) ) ) ) # ( !\CPU|Datapath|ALU|Selector3~1_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~2_combout  & ( 
// (!\CPU|Datapath|ALU|Equal0~4_combout ) # ((!\CPU|Datapath|REGFILE|data~292_combout ) # (\CPU|Datapath|ALU|Selector14~9_combout )) ) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datad(!\CPU|Datapath|ALU|Selector14~9_combout ),
	.datae(!\CPU|Datapath|ALU|Selector3~1_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector3~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector3~2 .lut_mask = 64'hFCFF0000FC880000;
defparam \CPU|Datapath|ALU|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y38_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector3~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector3~3_combout  = ( \CPU|Datapath|ALU|Selector3~2_combout  & ( (!\CPU|Datapath|ALU|Equal0~6_combout ) # ((\CPU|Datapath|REGFILE|data~308_combout  & \CPU|Control|truncate~0_combout )) ) ) # ( !\CPU|Datapath|ALU|Selector3~2_combout  & 
// ( (!\CPU|Datapath|ALU|Equal0~6_combout  & !\CPU|Control|truncate~0_combout ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datad(!\CPU|Control|truncate~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector3~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector3~3 .lut_mask = 64'hF000F000F0F5F0F5;
defparam \CPU|Datapath|ALU|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y38_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector3~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector3~4_combout  = ( \CPU|Datapath|ALU|Selector3~3_combout  & ( (!\CPU|Datapath|ALU|Selector3~0_combout  & (\CPU|Datapath|ALU|Equal0~3_combout  & (\CPU|Datapath|ALU|Add0~52_sumout ))) # (\CPU|Datapath|ALU|Selector3~0_combout  & 
// (((\CPU|Datapath|ALU|Equal0~3_combout  & \CPU|Datapath|ALU|Add0~52_sumout )) # (\CPU|Datapath|ALU|ShiftLeft0~28_combout ))) ) ) # ( !\CPU|Datapath|ALU|Selector3~3_combout  )

	.dataa(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datac(!\CPU|Datapath|ALU|Add0~52_sumout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~28_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector3~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector3~4 .lut_mask = 64'hFFFFFFFF03570357;
defparam \CPU|Datapath|ALU|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y40_N18
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[12]~31 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[12]~31_combout  = ( \CPU|Datapath|pc|data [12] & ( (!\CPU|Datapath|regfilemux|f[10]~26_combout  & (((!\CPU|Datapath|regfilemux|f[10]~27_combout )))) # (\CPU|Datapath|regfilemux|f[10]~26_combout  & 
// ((!\CPU|Datapath|regfilemux|f[10]~27_combout  & ((\CPU|Datapath|MDR|data [12]))) # (\CPU|Datapath|regfilemux|f[10]~27_combout  & (\CPU|Datapath|_adder|Add0~45_sumout )))) ) ) # ( !\CPU|Datapath|pc|data [12] & ( (\CPU|Datapath|regfilemux|f[10]~26_combout  
// & ((!\CPU|Datapath|regfilemux|f[10]~27_combout  & ((\CPU|Datapath|MDR|data [12]))) # (\CPU|Datapath|regfilemux|f[10]~27_combout  & (\CPU|Datapath|_adder|Add0~45_sumout )))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[10]~26_combout ),
	.datab(!\CPU|Datapath|_adder|Add0~45_sumout ),
	.datac(!\CPU|Datapath|regfilemux|f[10]~27_combout ),
	.datad(!\CPU|Datapath|MDR|data [12]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[12]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[12]~31 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[12]~31 .lut_mask = 64'h01510151A1F1A1F1;
defparam \CPU|Datapath|regfilemux|f[12]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y38_N8
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[12]~32 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[12]~32_combout  = ( \CPU|Datapath|regfilemux|f[12]~31_combout  & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout ) # ((\CPU|Datapath|regfilemux|f[9]~13_combout  & \CPU|Datapath|ALU|Selector3~4_combout )) ) ) # ( 
// !\CPU|Datapath|regfilemux|f[12]~31_combout  & ( (\CPU|Datapath|regfilemux|f[9]~13_combout  & \CPU|Datapath|ALU|Selector3~4_combout ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datad(!\CPU|Datapath|ALU|Selector3~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[12]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[12]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[12]~32 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[12]~32 .lut_mask = 64'h00550055F0F5F0F5;
defparam \CPU|Datapath|regfilemux|f[12]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y38_N18
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[12]~33 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[12]~33_combout  = ( \CPU|Datapath|ALU_IMM|Add0~49_sumout  & ( (\CPU|Datapath|regfilemux|f[12]~32_combout ) # (\CPU|Datapath|regfilemux|f[15]~9_combout ) ) ) # ( !\CPU|Datapath|ALU_IMM|Add0~49_sumout  & ( 
// \CPU|Datapath|regfilemux|f[12]~32_combout  ) )

	.dataa(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|regfilemux|f[12]~32_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU_IMM|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[12]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[12]~33 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[12]~33 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \CPU|Datapath|regfilemux|f[12]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y38_N29
dffeas \CPU|Datapath|REGFILE|data~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[12]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~92 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~92 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y39_N36
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~304 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~304_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~12_q  & (!\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & 
// (((\CPU|Datapath|REGFILE|data~28_q ) # (\CPU|Datapath|storemux|f[2]~0_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~44_q  & (!\CPU|Datapath|storemux|f[2]~0_combout 
// ))))) # (\CPU|Datapath|storemux|f[0]~2_combout  & ((((\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~60_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~60_q ),
	.datab(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~44_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~28_q ),
	.datag(!\CPU|Datapath|REGFILE|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~304 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~304 .lut_mask = 64'h0C331D333F331D33;
defparam \CPU|Datapath|REGFILE|data~304 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y38_N28
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~308 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~308_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~304_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// (((!\CPU|Datapath|REGFILE|data~304_combout  & ((\CPU|Datapath|REGFILE|data~76_q ))) # (\CPU|Datapath|REGFILE|data~304_combout  & (\CPU|Datapath|REGFILE|data~92_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~304_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((!\CPU|Datapath|REGFILE|data~304_combout  & (\CPU|Datapath|REGFILE|data~108_q )) # 
// (\CPU|Datapath|REGFILE|data~304_combout  & ((\CPU|Datapath|REGFILE|data~124_q )))))) ) )

	.dataa(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~92_q ),
	.datac(!\CPU|Datapath|REGFILE|data~108_q ),
	.datad(!\CPU|Datapath|REGFILE|data~124_q ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~304_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~308 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~308 .lut_mask = 64'h05050505BBBBAAFF;
defparam \CPU|Datapath|REGFILE|data~308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y39_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~7 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~7_combout  = ( \CPU|Datapath|REGFILE|data~332_combout  & ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~340_combout ))) # 
// (\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~308_combout )) ) ) ) # ( !\CPU|Datapath|REGFILE|data~332_combout  & ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & 
// ((\CPU|Datapath|REGFILE|data~340_combout ))) # (\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~308_combout )) ) ) ) # ( \CPU|Datapath|REGFILE|data~332_combout  & ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( 
// (!\CPU|Datapath|alumux|f[1]~26_combout ) # (\CPU|Datapath|REGFILE|data~348_combout ) ) ) ) # ( !\CPU|Datapath|REGFILE|data~332_combout  & ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Datapath|alumux|f[1]~26_combout  & 
// \CPU|Datapath|REGFILE|data~348_combout ) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~332_combout ),
	.dataf(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~7 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \CPU|Datapath|ALU|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y39_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~0_combout  = ( \CPU|Datapath|alumux|f[2]~21_combout  & ( (\CPU|Control|truncate~0_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout ) # (!\CPU|Datapath|alumux|f[1]~26_combout ))) ) ) # ( !\CPU|Datapath|alumux|f[2]~21_combout  
// & ( \CPU|Control|truncate~0_combout  ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Control|truncate~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~0 .lut_mask = 64'h0F0F0F0F0E0E0E0E;
defparam \CPU|Datapath|ALU|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y39_N30
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight0~1 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight0~1_combout  = ( \CPU|Datapath|REGFILE|data~300_combout  & ( ((!\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~316_combout ))) # (\CPU|Datapath|alumux|f[1]~26_combout  & 
// (\CPU|Datapath|REGFILE|data~292_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~300_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~26_combout  & 
// ((\CPU|Datapath|REGFILE|data~316_combout ))) # (\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~292_combout )))) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight0~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight0~1 .lut_mask = 64'h028A028A57DF57DF;
defparam \CPU|Datapath|ALU|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y37_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~5_combout  = ( \CPU|Datapath|ALU|Selector14~1_combout  & ( \CPU|Datapath|ALU|Equal0~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~5 .lut_mask = 64'h0000000000FF00FF;
defparam \CPU|Datapath|ALU|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y39_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~8 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~8_combout  = ( \CPU|Datapath|ALU|Selector6~5_combout  & ( \CPU|Datapath|alumux|f[2]~21_combout  & ( (\CPU|Datapath|ALU|Selector6~0_combout  & \CPU|Datapath|ALU|ShiftRight0~1_combout ) ) ) ) # ( 
// \CPU|Datapath|ALU|Selector6~5_combout  & ( !\CPU|Datapath|alumux|f[2]~21_combout  & ( (\CPU|Datapath|ALU|ShiftRight1~7_combout  & ((\CPU|Datapath|ALU|Selector6~0_combout ) # (\CPU|Datapath|ALU|Selector6~4_combout ))) ) ) ) # ( 
// !\CPU|Datapath|ALU|Selector6~5_combout  & ( !\CPU|Datapath|alumux|f[2]~21_combout  & ( (\CPU|Datapath|ALU|Selector6~4_combout  & \CPU|Datapath|ALU|ShiftRight1~7_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector6~4_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight1~7_combout ),
	.datac(!\CPU|Datapath|ALU|Selector6~0_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftRight0~1_combout ),
	.datae(!\CPU|Datapath|ALU|Selector6~5_combout ),
	.dataf(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~8 .lut_mask = 64'h111113130000000F;
defparam \CPU|Datapath|ALU|Selector6~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y39_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight0~0 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight0~0_combout  = ( \CPU|Datapath|alumux|f[2]~21_combout  & ( \CPU|Datapath|REGFILE|data~300_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (((\CPU|Datapath|REGFILE|data~316_combout )) # 
// (\CPU|Datapath|alumux|f[0]~22_combout ))) # (\CPU|Datapath|alumux|f[1]~26_combout  & (((\CPU|Datapath|REGFILE|data~292_combout )))) ) ) ) # ( \CPU|Datapath|alumux|f[2]~21_combout  & ( !\CPU|Datapath|REGFILE|data~300_combout  & ( 
// (!\CPU|Datapath|alumux|f[1]~26_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~316_combout )))) # (\CPU|Datapath|alumux|f[1]~26_combout  & (((\CPU|Datapath|REGFILE|data~292_combout )))) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datae(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight0~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight0~0 .lut_mask = 64'h0000038B000047CF;
defparam \CPU|Datapath|ALU|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y37_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~0_combout  = ( !\CPU|Datapath|ALU|ShiftLeft0~5_combout  & ( (\CPU|Datapath|alumux|f[2]~21_combout  & (!\CPU|Datapath|alumux|f[3]~24_combout  & \CPU|Datapath|ALU|Equal0~7_combout )) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datab(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Equal0~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~0 .lut_mask = 64'h0044004400000000;
defparam \CPU|Datapath|ALU|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y39_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~6_combout  = ( \CPU|Datapath|REGFILE|data~292_combout  & ( \CPU|Datapath|REGFILE|data~332_combout  & ( (!\CPU|Control|truncate~0_combout  & (\CPU|Datapath|ALU|Equal0~6_combout )) # (\CPU|Control|truncate~0_combout  & 
// (((!\CPU|Datapath|ALU|Selector14~1_combout  & \CPU|Datapath|ALU|Equal0~4_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~292_combout  & ( \CPU|Datapath|REGFILE|data~332_combout  & ( (!\CPU|Control|truncate~0_combout  & 
// \CPU|Datapath|ALU|Equal0~6_combout ) ) ) ) # ( \CPU|Datapath|REGFILE|data~292_combout  & ( !\CPU|Datapath|REGFILE|data~332_combout  & ( ((\CPU|Control|truncate~0_combout  & (!\CPU|Datapath|ALU|Selector14~1_combout  & \CPU|Datapath|ALU|Equal0~4_combout ))) 
// # (\CPU|Datapath|ALU|Equal0~6_combout ) ) ) ) # ( !\CPU|Datapath|REGFILE|data~292_combout  & ( !\CPU|Datapath|REGFILE|data~332_combout  & ( \CPU|Datapath|ALU|Equal0~6_combout  ) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datac(!\CPU|Datapath|ALU|Selector14~1_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~292_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~6 .lut_mask = 64'h3333337322222272;
defparam \CPU|Datapath|ALU|Selector6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y39_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~3_combout  = ( \CPU|Datapath|ALU|Equal0~8_combout  & ( \CPU|Datapath|ALU|Selector6~1_combout  & ( (\CPU|Datapath|REGFILE|data~332_combout  & \CPU|Control|truncate~0_combout ) ) ) ) # ( !\CPU|Datapath|ALU|Equal0~8_combout  & ( 
// \CPU|Datapath|ALU|Selector6~1_combout  & ( (\CPU|Datapath|alumux|f[9]~29_combout  & (\CPU|Datapath|REGFILE|data~332_combout  & \CPU|Control|truncate~0_combout )) ) ) ) # ( \CPU|Datapath|ALU|Equal0~8_combout  & ( !\CPU|Datapath|ALU|Selector6~1_combout  & ( 
// (\CPU|Datapath|REGFILE|data~332_combout  & \CPU|Control|truncate~0_combout ) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[9]~29_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datac(gnd),
	.datad(!\CPU|Control|truncate~0_combout ),
	.datae(!\CPU|Datapath|ALU|Equal0~8_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~3 .lut_mask = 64'h0000003300110033;
defparam \CPU|Datapath|ALU|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y39_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~9 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~9_combout  = ( \CPU|Datapath|ALU|Selector6~4_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~16_combout  & ( (!\CPU|Datapath|ALU|ShiftRight0~0_combout  & (!\CPU|Datapath|ALU|Selector4~0_combout  & 
// (!\CPU|Datapath|ALU|Selector6~6_combout  & !\CPU|Datapath|ALU|Selector6~3_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|Selector6~4_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~16_combout  & ( (!\CPU|Datapath|ALU|Selector4~0_combout  & 
// (!\CPU|Datapath|ALU|Selector6~6_combout  & !\CPU|Datapath|ALU|Selector6~3_combout )) ) ) ) # ( \CPU|Datapath|ALU|Selector6~4_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~16_combout  & ( (!\CPU|Datapath|ALU|ShiftRight0~0_combout  & 
// (!\CPU|Datapath|ALU|Selector6~6_combout  & !\CPU|Datapath|ALU|Selector6~3_combout )) ) ) ) # ( !\CPU|Datapath|ALU|Selector6~4_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~16_combout  & ( (!\CPU|Datapath|ALU|Selector6~6_combout  & 
// !\CPU|Datapath|ALU|Selector6~3_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftRight0~0_combout ),
	.datab(!\CPU|Datapath|ALU|Selector4~0_combout ),
	.datac(!\CPU|Datapath|ALU|Selector6~6_combout ),
	.datad(!\CPU|Datapath|ALU|Selector6~3_combout ),
	.datae(!\CPU|Datapath|ALU|Selector6~4_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~9 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~9 .lut_mask = 64'hF000A000C0008000;
defparam \CPU|Datapath|ALU|Selector6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N30
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~2_combout  = (!\CPU|Datapath|alumux|f[2]~21_combout  & \CPU|Datapath|ALU|Selector3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datad(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~2 .lut_mask = 64'h00F000F000F000F0;
defparam \CPU|Datapath|ALU|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y39_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector6~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector6~7_combout  = ( \CPU|Datapath|ALU|Selector6~9_combout  & ( \CPU|Datapath|ALU|Selector6~2_combout  & ( (((\CPU|Datapath|ALU|Equal0~3_combout  & \CPU|Datapath|ALU|Add0~40_sumout )) # (\CPU|Datapath|ALU|ShiftLeft0~22_combout )) # 
// (\CPU|Datapath|ALU|Selector6~8_combout ) ) ) ) # ( !\CPU|Datapath|ALU|Selector6~9_combout  & ( \CPU|Datapath|ALU|Selector6~2_combout  ) ) # ( \CPU|Datapath|ALU|Selector6~9_combout  & ( !\CPU|Datapath|ALU|Selector6~2_combout  & ( 
// ((\CPU|Datapath|ALU|Equal0~3_combout  & \CPU|Datapath|ALU|Add0~40_sumout )) # (\CPU|Datapath|ALU|Selector6~8_combout ) ) ) ) # ( !\CPU|Datapath|ALU|Selector6~9_combout  & ( !\CPU|Datapath|ALU|Selector6~2_combout  ) )

	.dataa(!\CPU|Datapath|ALU|Selector6~8_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~22_combout ),
	.datac(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datad(!\CPU|Datapath|ALU|Add0~40_sumout ),
	.datae(!\CPU|Datapath|ALU|Selector6~9_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector6~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector6~7 .lut_mask = 64'hFFFF555FFFFF777F;
defparam \CPU|Datapath|ALU|Selector6~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N16
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~33 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~33_sumout  = SUM(( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|pc|data [9] ) + ( \CPU|Datapath|_adder|Add0~30  ))
// \CPU|Datapath|_adder|Add0~34  = CARRY(( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|pc|data [9] ) + ( \CPU|Datapath|_adder|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [8]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [9]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~33_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~33 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~33 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y40_N24
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[9]~39 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[9]~39_combout  = ( \CPU|Datapath|_adder|Add0~33_sumout  & ( (!\CPU|Datapath|regfilemux|f[10]~26_combout  & (!\CPU|Datapath|regfilemux|f[10]~27_combout  & (\CPU|Datapath|pc|data [9]))) # (\CPU|Datapath|regfilemux|f[10]~26_combout 
//  & (((\CPU|Datapath|MDR|data [9])) # (\CPU|Datapath|regfilemux|f[10]~27_combout ))) ) ) # ( !\CPU|Datapath|_adder|Add0~33_sumout  & ( (!\CPU|Datapath|regfilemux|f[10]~27_combout  & ((!\CPU|Datapath|regfilemux|f[10]~26_combout  & (\CPU|Datapath|pc|data 
// [9])) # (\CPU|Datapath|regfilemux|f[10]~26_combout  & ((\CPU|Datapath|MDR|data [9]))))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[10]~26_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[10]~27_combout ),
	.datac(!\CPU|Datapath|pc|data [9]),
	.datad(!\CPU|Datapath|MDR|data [9]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|_adder|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[9]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[9]~39 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[9]~39 .lut_mask = 64'h084C084C195D195D;
defparam \CPU|Datapath|regfilemux|f[9]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y38_N22
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[9]~40 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[9]~40_combout  = ( \CPU|Datapath|regfilemux|f[9]~39_combout  & ( \CPU|Datapath|ALU|Selector6~7_combout  & ( ((!\CPU|Datapath|regfilemux|f[10]~8_combout ) # ((\CPU|Datapath|ALU_IMM|Add0~37_sumout  & 
// \CPU|Datapath|regfilemux|f[15]~9_combout ))) # (\CPU|Datapath|regfilemux|f[9]~13_combout ) ) ) ) # ( !\CPU|Datapath|regfilemux|f[9]~39_combout  & ( \CPU|Datapath|ALU|Selector6~7_combout  & ( ((\CPU|Datapath|ALU_IMM|Add0~37_sumout  & 
// \CPU|Datapath|regfilemux|f[15]~9_combout )) # (\CPU|Datapath|regfilemux|f[9]~13_combout ) ) ) ) # ( \CPU|Datapath|regfilemux|f[9]~39_combout  & ( !\CPU|Datapath|ALU|Selector6~7_combout  & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout ) # 
// ((\CPU|Datapath|ALU_IMM|Add0~37_sumout  & \CPU|Datapath|regfilemux|f[15]~9_combout )) ) ) ) # ( !\CPU|Datapath|regfilemux|f[9]~39_combout  & ( !\CPU|Datapath|ALU|Selector6~7_combout  & ( (\CPU|Datapath|ALU_IMM|Add0~37_sumout  & 
// \CPU|Datapath|regfilemux|f[15]~9_combout ) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datab(!\CPU|Datapath|ALU_IMM|Add0~37_sumout ),
	.datac(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[9]~39_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[9]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[9]~40 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[9]~40 .lut_mask = 64'h0303FF035757FF57;
defparam \CPU|Datapath|regfilemux|f[9]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y39_N33
dffeas \CPU|Datapath|REGFILE|data~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~89 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y37_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~328 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~328_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~9_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (\CPU|Datapath|REGFILE|data~25_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~41_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~57_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) 
// ) )

	.dataa(!\CPU|Datapath|REGFILE|data~57_q ),
	.datab(!\CPU|Datapath|REGFILE|data~25_q ),
	.datac(!\CPU|Datapath|REGFILE|data~41_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~328 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~328 .lut_mask = 64'h0F000F0033FF55FF;
defparam \CPU|Datapath|REGFILE|data~328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y39_N32
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~332 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~332_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~328_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// (((!\CPU|Datapath|REGFILE|data~328_combout  & ((\CPU|Datapath|REGFILE|data~73_q ))) # (\CPU|Datapath|REGFILE|data~328_combout  & (\CPU|Datapath|REGFILE|data~89_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~328_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|REGFILE|data~328_combout  & (\CPU|Datapath|REGFILE|data~105_q )) # 
// (\CPU|Datapath|REGFILE|data~328_combout  & ((\CPU|Datapath|REGFILE|data~121_q )))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~89_q ),
	.datab(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~105_q ),
	.datad(!\CPU|Datapath|REGFILE|data~121_q ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~328_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~332 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~332 .lut_mask = 64'h03030303DDDDCCFF;
defparam \CPU|Datapath|REGFILE|data~332 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~24 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~24_combout  = ( \CPU|Datapath|REGFILE|data~332_combout  & ( (\CPU|Control|truncate~0_combout  & ((\CPU|Datapath|alumux|f[1]~26_combout ) # (\CPU|Datapath|REGFILE|data~348_combout ))) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~332_combout  & ( (\CPU|Datapath|REGFILE|data~348_combout  & (\CPU|Control|truncate~0_combout  & !\CPU|Datapath|alumux|f[1]~26_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datac(!\CPU|Control|truncate~0_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~24 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~24 .lut_mask = 64'h03000300030F030F;
defparam \CPU|Datapath|ALU|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y36_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~23 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~23_combout  = ( \CPU|Datapath|REGFILE|data~324_combout  & ( (\CPU|Control|truncate~0_combout  & ((\CPU|Datapath|REGFILE|data~340_combout ) # (\CPU|Datapath|alumux|f[1]~26_combout ))) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~324_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Control|truncate~0_combout  & \CPU|Datapath|REGFILE|data~340_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Control|truncate~0_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~23 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~23 .lut_mask = 64'h000C000C030F030F;
defparam \CPU|Datapath|ALU|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N22
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~25 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~25_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~24_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~23_combout  & ( (!\CPU|Datapath|alumux|f[3]~24_combout ) # ((!\CPU|Datapath|alumux|f[0]~22_combout  & 
// (\CPU|Datapath|ALU|ShiftLeft0~14_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~13_combout )))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~24_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~23_combout  & ( 
// (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|alumux|f[3]~24_combout  & (\CPU|Datapath|ALU|ShiftLeft0~14_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[3]~24_combout ) # 
// ((\CPU|Datapath|ALU|ShiftLeft0~13_combout )))) ) ) ) # ( \CPU|Datapath|ALU|ShiftLeft0~24_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~23_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[3]~24_combout ) # 
// ((\CPU|Datapath|ALU|ShiftLeft0~14_combout )))) # (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|alumux|f[3]~24_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~13_combout )))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~24_combout  & ( 
// !\CPU|Datapath|ALU|ShiftLeft0~23_combout  & ( (\CPU|Datapath|alumux|f[3]~24_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|ALU|ShiftLeft0~14_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout  & 
// ((\CPU|Datapath|ALU|ShiftLeft0~13_combout ))))) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~14_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~13_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftLeft0~24_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~25 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~25 .lut_mask = 64'h02138A9B4657CEDF;
defparam \CPU|Datapath|ALU|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~10 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~10_combout  = ( \CPU|Datapath|alumux|f[1]~26_combout  & ( \CPU|Datapath|REGFILE|data~308_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~316_combout ))) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~300_combout )) ) ) ) # ( !\CPU|Datapath|alumux|f[1]~26_combout  & ( \CPU|Datapath|REGFILE|data~308_combout  & ( (\CPU|Datapath|REGFILE|data~348_combout ) # 
// (\CPU|Datapath|alumux|f[0]~22_combout ) ) ) ) # ( \CPU|Datapath|alumux|f[1]~26_combout  & ( !\CPU|Datapath|REGFILE|data~308_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~316_combout ))) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~300_combout )) ) ) ) # ( !\CPU|Datapath|alumux|f[1]~26_combout  & ( !\CPU|Datapath|REGFILE|data~308_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & 
// \CPU|Datapath|REGFILE|data~348_combout ) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datae(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~10 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~10 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \CPU|Datapath|ALU|ShiftRight1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~2_combout  = ( \CPU|Datapath|ALU|Selector6~1_combout  & ( (\CPU|Datapath|REGFILE|data~348_combout  & ((\CPU|Datapath|ALU|Equal0~8_combout ) # (\CPU|Datapath|alumux|f[11]~31_combout ))) ) ) # ( 
// !\CPU|Datapath|ALU|Selector6~1_combout  & ( (\CPU|Datapath|REGFILE|data~348_combout  & \CPU|Datapath|ALU|Equal0~8_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datac(!\CPU|Datapath|alumux|f[11]~31_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~2 .lut_mask = 64'h0033003303330333;
defparam \CPU|Datapath|ALU|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~3_combout  = ( \CPU|Datapath|ALU|Equal0~4_combout  & ( (!\CPU|Datapath|ALU|Selector4~2_combout  & ((!\CPU|Datapath|ALU|Selector14~9_combout  & ((!\CPU|Datapath|REGFILE|data~292_combout ))) # 
// (\CPU|Datapath|ALU|Selector14~9_combout  & (!\CPU|Datapath|ALU|ShiftRight1~10_combout )))) ) ) # ( !\CPU|Datapath|ALU|Equal0~4_combout  & ( !\CPU|Datapath|ALU|Selector4~2_combout  ) )

	.dataa(!\CPU|Datapath|ALU|ShiftRight1~10_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datac(!\CPU|Datapath|ALU|Selector4~2_combout ),
	.datad(!\CPU|Datapath|ALU|Selector14~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~3 .lut_mask = 64'hF0F0F0F0C0A0C0A0;
defparam \CPU|Datapath|ALU|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~1_combout  = ( \CPU|Datapath|ALU|Selector6~5_combout  & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Datapath|ALU|ShiftRight1~10_combout )) # (\CPU|Datapath|alumux|f[2]~21_combout  & 
// (((\CPU|Datapath|REGFILE|data~292_combout  & \CPU|Datapath|ALU|ShiftRight1~6_combout )))) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftRight1~10_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datac(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~1 .lut_mask = 64'h0000000050535053;
defparam \CPU|Datapath|ALU|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y37_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~18 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~18_combout  = ( \CPU|Datapath|REGFILE|data~356_combout  & ( \CPU|Datapath|REGFILE|data~372_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout ) # ((!\CPU|Datapath|alumux|f[0]~22_combout  & 
// ((\CPU|Datapath|REGFILE|data~364_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~380_combout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~356_combout  & ( \CPU|Datapath|REGFILE|data~372_combout  & ( 
// (!\CPU|Datapath|alumux|f[1]~26_combout  & (((\CPU|Datapath|alumux|f[0]~22_combout )))) # (\CPU|Datapath|alumux|f[1]~26_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~364_combout ))) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~380_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~356_combout  & ( !\CPU|Datapath|REGFILE|data~372_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & 
// (((!\CPU|Datapath|alumux|f[0]~22_combout )))) # (\CPU|Datapath|alumux|f[1]~26_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~364_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & 
// (\CPU|Datapath|REGFILE|data~380_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~356_combout  & ( !\CPU|Datapath|REGFILE|data~372_combout  & ( (\CPU|Datapath|alumux|f[1]~26_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout  & 
// ((\CPU|Datapath|REGFILE|data~364_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~380_combout )))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~356_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~18 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~18 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \CPU|Datapath|ALU|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~4_combout  = ( \CPU|Datapath|ALU|Selector4~0_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~18_combout  & ((!\CPU|Datapath|ALU|Equal0~6_combout ) # ((\CPU|Control|truncate~0_combout  & \CPU|Datapath|REGFILE|data~348_combout )))) ) 
// ) # ( !\CPU|Datapath|ALU|Selector4~0_combout  & ( (!\CPU|Datapath|ALU|Equal0~6_combout ) # ((\CPU|Control|truncate~0_combout  & \CPU|Datapath|REGFILE|data~348_combout )) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datac(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~18_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~4 .lut_mask = 64'hF1F1F1F1F100F100;
defparam \CPU|Datapath|ALU|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~5_combout  = ( \CPU|Datapath|ALU|Selector4~4_combout  & ( (!\CPU|Control|truncate~0_combout ) # ((\CPU|Datapath|ALU|Selector4~3_combout  & !\CPU|Datapath|ALU|Selector4~1_combout )) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Selector4~3_combout ),
	.datad(!\CPU|Datapath|ALU|Selector4~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~5 .lut_mask = 64'h00000000AFAAAFAA;
defparam \CPU|Datapath|ALU|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector4~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector4~6_combout  = ( \CPU|Datapath|ALU|Add0~48_sumout  & ( ((!\CPU|Datapath|ALU|Selector4~5_combout ) # ((\CPU|Datapath|ALU|ShiftLeft0~25_combout  & \CPU|Datapath|ALU|Selector6~2_combout ))) # (\CPU|Datapath|ALU|Equal0~3_combout ) ) 
// ) # ( !\CPU|Datapath|ALU|Add0~48_sumout  & ( (!\CPU|Datapath|ALU|Selector4~5_combout ) # ((\CPU|Datapath|ALU|ShiftLeft0~25_combout  & \CPU|Datapath|ALU|Selector6~2_combout )) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~25_combout ),
	.datac(!\CPU|Datapath|ALU|Selector4~5_combout ),
	.datad(!\CPU|Datapath|ALU|Selector6~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Add0~48_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector4~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector4~6 .lut_mask = 64'hF0F3F0F3F5F7F5F7;
defparam \CPU|Datapath|ALU|Selector4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y38_N34
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[11]~30 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[11]~30_combout  = ( \CPU|Datapath|regfilemux|f[11]~29_combout  ) # ( !\CPU|Datapath|regfilemux|f[11]~29_combout  & ( (\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~45_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datad(!\CPU|Datapath|ALU_IMM|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[11]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[11]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[11]~30 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[11]~30 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \CPU|Datapath|regfilemux|f[11]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y37_N21
dffeas \CPU|Datapath|REGFILE|data~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[11]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~123 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y37_N24
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~344 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~344_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~11_q  & (!\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|storemux|f[0]~2_combout 
//  & ((((\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~27_q ))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~43_q  & 
// (!\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~59_q ) # (\CPU|Datapath|storemux|f[2]~0_combout ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~27_q ),
	.datab(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~43_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~59_q ),
	.datag(!\CPU|Datapath|REGFILE|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~344 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~344 .lut_mask = 64'h1D330C331D333F33;
defparam \CPU|Datapath|REGFILE|data~344 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~348 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~348_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~344_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~344_combout  & ((\CPU|Datapath|REGFILE|data~75_q ))) # (\CPU|Datapath|REGFILE|data~344_combout  & (\CPU|Datapath|REGFILE|data~91_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~344_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|REGFILE|data~344_combout  & ((\CPU|Datapath|REGFILE|data~107_q ))) # 
// (\CPU|Datapath|REGFILE|data~344_combout  & (\CPU|Datapath|REGFILE|data~123_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~123_q ),
	.datab(!\CPU|Datapath|REGFILE|data~91_q ),
	.datac(!\CPU|Datapath|REGFILE|data~107_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~344_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~348 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~348 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|Datapath|REGFILE|data~348 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N18
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~37 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~37_sumout  = SUM(( \CPU|Datapath|pc|data [10] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~34  ))
// \CPU|Datapath|_adder|Add0~38  = CARRY(( \CPU|Datapath|pc|data [10] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~34  ))

	.dataa(!\CPU|Datapath|pc|data [10]),
	.datab(!\CPU|Datapath|IR|data [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~37_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~37 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~37 .lut_mask = 64'h0000CCCC00005555;
defparam \CPU|Datapath|_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N20
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~41 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~41_sumout  = SUM(( \CPU|Datapath|pc|data [11] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~38  ))
// \CPU|Datapath|_adder|Add0~42  = CARRY(( \CPU|Datapath|pc|data [11] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [8]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~41_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~41 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y37_N36
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[11]~10 (
// Equation(s):
// \CPU|Datapath|pcmux|f[11]~10_combout  = ( \CPU|Datapath|REGFILE|data~348_combout  & ( \CPU|Datapath|_adder|Add0~41_sumout  & ( ((!\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|_adder2|Add0~41_sumout )) # (\CPU|Datapath|pc|data[1]~4_combout  & 
// ((\CPU|Datapath|_plus2|Add0~41_sumout )))) # (\CPU|Datapath|pc|data[1]~3_combout ) ) ) ) # ( !\CPU|Datapath|REGFILE|data~348_combout  & ( \CPU|Datapath|_adder|Add0~41_sumout  & ( (!\CPU|Datapath|pc|data[1]~3_combout  & 
// ((!\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|_adder2|Add0~41_sumout )) # (\CPU|Datapath|pc|data[1]~4_combout  & ((\CPU|Datapath|_plus2|Add0~41_sumout ))))) # (\CPU|Datapath|pc|data[1]~3_combout  & (((\CPU|Datapath|pc|data[1]~4_combout )))) ) ) 
// ) # ( \CPU|Datapath|REGFILE|data~348_combout  & ( !\CPU|Datapath|_adder|Add0~41_sumout  & ( (!\CPU|Datapath|pc|data[1]~3_combout  & ((!\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|_adder2|Add0~41_sumout )) # (\CPU|Datapath|pc|data[1]~4_combout  & 
// ((\CPU|Datapath|_plus2|Add0~41_sumout ))))) # (\CPU|Datapath|pc|data[1]~3_combout  & (((!\CPU|Datapath|pc|data[1]~4_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~348_combout  & ( !\CPU|Datapath|_adder|Add0~41_sumout  & ( 
// (!\CPU|Datapath|pc|data[1]~3_combout  & ((!\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|_adder2|Add0~41_sumout )) # (\CPU|Datapath|pc|data[1]~4_combout  & ((\CPU|Datapath|_plus2|Add0~41_sumout ))))) ) ) )

	.dataa(!\CPU|Datapath|_adder2|Add0~41_sumout ),
	.datab(!\CPU|Datapath|_plus2|Add0~41_sumout ),
	.datac(!\CPU|Datapath|pc|data[1]~3_combout ),
	.datad(!\CPU|Datapath|pc|data[1]~4_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~348_combout ),
	.dataf(!\CPU|Datapath|_adder|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[11]~10 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[11]~10 .lut_mask = 64'h50305F30503F5F3F;
defparam \CPU|Datapath|pcmux|f[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y37_N37
dffeas \CPU|Datapath|pc|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pcmux|f[11]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap4~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[11] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N22
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~45 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~45_sumout  = SUM(( \CPU|Datapath|pc|data [12] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~42  ))
// \CPU|Datapath|_adder|Add0~46  = CARRY(( \CPU|Datapath|pc|data [12] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [8]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~45_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~45 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N22
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~45 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~45_sumout  = SUM(( GND ) + ( \CPU|Datapath|pc|data [12] ) + ( \CPU|Datapath|_plus2|Add0~42  ))
// \CPU|Datapath|_plus2|Add0~46  = CARRY(( GND ) + ( \CPU|Datapath|pc|data [12] ) + ( \CPU|Datapath|_plus2|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [12]),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~45_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~45 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~45 .lut_mask = 64'h0000FF0000000000;
defparam \CPU|Datapath|_plus2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N22
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~45 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~45_sumout  = SUM(( \CPU|Datapath|pc|data [12] ) + ( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|_adder2|Add0~42  ))
// \CPU|Datapath|_adder2|Add0~46  = CARRY(( \CPU|Datapath|pc|data [12] ) + ( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|_adder2|Add0~42  ))

	.dataa(!\CPU|Datapath|pc|data [12]),
	.datab(!\CPU|Datapath|IR|data [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~45_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~45 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~45 .lut_mask = 64'h0000CCCC00005555;
defparam \CPU|Datapath|_adder2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y36_N34
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[12]~11 (
// Equation(s):
// \CPU|Datapath|pcmux|f[12]~11_combout  = ( \CPU|Datapath|_adder2|Add0~45_sumout  & ( \CPU|Datapath|REGFILE|data~308_combout  & ( (!\CPU|Datapath|pc|data[1]~4_combout ) # ((!\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|_plus2|Add0~45_sumout ))) # 
// (\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder|Add0~45_sumout ))) ) ) ) # ( !\CPU|Datapath|_adder2|Add0~45_sumout  & ( \CPU|Datapath|REGFILE|data~308_combout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & (((\CPU|Datapath|pc|data[1]~3_combout 
// )))) # (\CPU|Datapath|pc|data[1]~4_combout  & ((!\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|_plus2|Add0~45_sumout ))) # (\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder|Add0~45_sumout )))) ) ) ) # ( 
// \CPU|Datapath|_adder2|Add0~45_sumout  & ( !\CPU|Datapath|REGFILE|data~308_combout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & (((!\CPU|Datapath|pc|data[1]~3_combout )))) # (\CPU|Datapath|pc|data[1]~4_combout  & ((!\CPU|Datapath|pc|data[1]~3_combout  & 
// ((\CPU|Datapath|_plus2|Add0~45_sumout ))) # (\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder|Add0~45_sumout )))) ) ) ) # ( !\CPU|Datapath|_adder2|Add0~45_sumout  & ( !\CPU|Datapath|REGFILE|data~308_combout  & ( 
// (\CPU|Datapath|pc|data[1]~4_combout  & ((!\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|_plus2|Add0~45_sumout ))) # (\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder|Add0~45_sumout )))) ) ) )

	.dataa(!\CPU|Datapath|_adder|Add0~45_sumout ),
	.datab(!\CPU|Datapath|_plus2|Add0~45_sumout ),
	.datac(!\CPU|Datapath|pc|data[1]~4_combout ),
	.datad(!\CPU|Datapath|pc|data[1]~3_combout ),
	.datae(!\CPU|Datapath|_adder2|Add0~45_sumout ),
	.dataf(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[12]~11 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[12]~11 .lut_mask = 64'h0305F30503F5F3F5;
defparam \CPU|Datapath|pcmux|f[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y36_N35
dffeas \CPU|Datapath|pc|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pcmux|f[12]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap4~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[12] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N24
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~49 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~49_sumout  = SUM(( \CPU|Datapath|pc|data [13] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~46  ))
// \CPU|Datapath|_adder|Add0~50  = CARRY(( \CPU|Datapath|pc|data [13] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [8]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~49_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~49 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N24
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~49 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~49_sumout  = SUM(( GND ) + ( \CPU|Datapath|pc|data [13] ) + ( \CPU|Datapath|_plus2|Add0~46  ))
// \CPU|Datapath|_plus2|Add0~50  = CARRY(( GND ) + ( \CPU|Datapath|pc|data [13] ) + ( \CPU|Datapath|_plus2|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [13]),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~49_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~49 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \CPU|Datapath|_plus2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N24
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~49 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~49_sumout  = SUM(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [13] ) + ( \CPU|Datapath|_adder2|Add0~46  ))
// \CPU|Datapath|_adder2|Add0~50  = CARRY(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [13] ) + ( \CPU|Datapath|_adder2|Add0~46  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [13]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~49_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~49 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~49 .lut_mask = 64'h0000FF0000003333;
defparam \CPU|Datapath|_adder2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y37_N2
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[13]~12 (
// Equation(s):
// \CPU|Datapath|pcmux|f[13]~12_combout  = ( \CPU|Datapath|REGFILE|data~316_combout  & ( \CPU|Datapath|_adder2|Add0~49_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout ) # ((!\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|_plus2|Add0~49_sumout ))) # 
// (\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder|Add0~49_sumout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~316_combout  & ( \CPU|Datapath|_adder2|Add0~49_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & (((!\CPU|Datapath|pc|data[1]~3_combout 
// )))) # (\CPU|Datapath|pc|data[1]~4_combout  & ((!\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|_plus2|Add0~49_sumout ))) # (\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder|Add0~49_sumout )))) ) ) ) # ( 
// \CPU|Datapath|REGFILE|data~316_combout  & ( !\CPU|Datapath|_adder2|Add0~49_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & (((\CPU|Datapath|pc|data[1]~3_combout )))) # (\CPU|Datapath|pc|data[1]~4_combout  & ((!\CPU|Datapath|pc|data[1]~3_combout  & 
// ((\CPU|Datapath|_plus2|Add0~49_sumout ))) # (\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder|Add0~49_sumout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~316_combout  & ( !\CPU|Datapath|_adder2|Add0~49_sumout  & ( 
// (\CPU|Datapath|pc|data[1]~4_combout  & ((!\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|_plus2|Add0~49_sumout ))) # (\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder|Add0~49_sumout )))) ) ) )

	.dataa(!\CPU|Datapath|_adder|Add0~49_sumout ),
	.datab(!\CPU|Datapath|pc|data[1]~4_combout ),
	.datac(!\CPU|Datapath|_plus2|Add0~49_sumout ),
	.datad(!\CPU|Datapath|pc|data[1]~3_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~316_combout ),
	.dataf(!\CPU|Datapath|_adder2|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[13]~12 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[13]~12 .lut_mask = 64'h031103DDCF11CFDD;
defparam \CPU|Datapath|pcmux|f[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y37_N3
dffeas \CPU|Datapath|pc|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pcmux|f[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap4~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[13] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N26
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~53 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~53_sumout  = SUM(( \CPU|Datapath|pc|data [14] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~50  ))
// \CPU|Datapath|_adder|Add0~54  = CARRY(( \CPU|Datapath|pc|data [14] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [8]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~53_sumout ),
	.cout(\CPU|Datapath|_adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~53 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~53 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N26
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~53 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~53_sumout  = SUM(( \CPU|Datapath|pc|data [14] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~50  ))
// \CPU|Datapath|_plus2|Add0~54  = CARRY(( \CPU|Datapath|pc|data [14] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~53_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~53 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|Datapath|_plus2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N26
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~53 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~53_sumout  = SUM(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [14] ) + ( \CPU|Datapath|_adder2|Add0~50  ))
// \CPU|Datapath|_adder2|Add0~54  = CARRY(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [14] ) + ( \CPU|Datapath|_adder2|Add0~50  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [14]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~53_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~53 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~53 .lut_mask = 64'h0000FF0000003333;
defparam \CPU|Datapath|_adder2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y36_N38
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[14]~13 (
// Equation(s):
// \CPU|Datapath|pcmux|f[14]~13_combout  = ( \CPU|Datapath|REGFILE|data~300_combout  & ( \CPU|Datapath|_adder2|Add0~53_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout ) # ((!\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|_plus2|Add0~53_sumout ))) # 
// (\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder|Add0~53_sumout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~300_combout  & ( \CPU|Datapath|_adder2|Add0~53_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & (((!\CPU|Datapath|pc|data[1]~3_combout 
// )))) # (\CPU|Datapath|pc|data[1]~4_combout  & ((!\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|_plus2|Add0~53_sumout ))) # (\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder|Add0~53_sumout )))) ) ) ) # ( 
// \CPU|Datapath|REGFILE|data~300_combout  & ( !\CPU|Datapath|_adder2|Add0~53_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & (((\CPU|Datapath|pc|data[1]~3_combout )))) # (\CPU|Datapath|pc|data[1]~4_combout  & ((!\CPU|Datapath|pc|data[1]~3_combout  & 
// ((\CPU|Datapath|_plus2|Add0~53_sumout ))) # (\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder|Add0~53_sumout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~300_combout  & ( !\CPU|Datapath|_adder2|Add0~53_sumout  & ( 
// (\CPU|Datapath|pc|data[1]~4_combout  & ((!\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|_plus2|Add0~53_sumout ))) # (\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder|Add0~53_sumout )))) ) ) )

	.dataa(!\CPU|Datapath|_adder|Add0~53_sumout ),
	.datab(!\CPU|Datapath|pc|data[1]~4_combout ),
	.datac(!\CPU|Datapath|pc|data[1]~3_combout ),
	.datad(!\CPU|Datapath|_plus2|Add0~53_sumout ),
	.datae(!\CPU|Datapath|REGFILE|data~300_combout ),
	.dataf(!\CPU|Datapath|_adder2|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[14]~13 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[14]~13 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \CPU|Datapath|pcmux|f[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y36_N39
dffeas \CPU|Datapath|pc|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pcmux|f[14]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap4~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[14] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y35_N28
stratixiii_lcell_comb \CPU|Datapath|_adder|Add0~57 (
// Equation(s):
// \CPU|Datapath|_adder|Add0~57_sumout  = SUM(( \CPU|Datapath|pc|data [15] ) + ( \CPU|Datapath|IR|data [8] ) + ( \CPU|Datapath|_adder|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [8]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder|Add0~57 .extended_lut = "off";
defparam \CPU|Datapath|_adder|Add0~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N28
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~57 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~57_sumout  = SUM(( GND ) + ( \CPU|Datapath|pc|data [15] ) + ( \CPU|Datapath|_plus2|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [15]),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~57 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \CPU|Datapath|_plus2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N28
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~57 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~57_sumout  = SUM(( \CPU|Datapath|IR|data [10] ) + ( \CPU|Datapath|pc|data [15] ) + ( \CPU|Datapath|_adder2|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [10]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [15]),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~57 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~57 .lut_mask = 64'h0000FF00000000FF;
defparam \CPU|Datapath|_adder2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y36_N22
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[15]~14 (
// Equation(s):
// \CPU|Datapath|pcmux|f[15]~14_combout  = ( \CPU|Datapath|pc|data[1]~3_combout  & ( \CPU|Datapath|_adder2|Add0~57_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & ((\CPU|Datapath|REGFILE|data~292_combout ))) # (\CPU|Datapath|pc|data[1]~4_combout  & 
// (\CPU|Datapath|_adder|Add0~57_sumout )) ) ) ) # ( !\CPU|Datapath|pc|data[1]~3_combout  & ( \CPU|Datapath|_adder2|Add0~57_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout ) # (\CPU|Datapath|_plus2|Add0~57_sumout ) ) ) ) # ( 
// \CPU|Datapath|pc|data[1]~3_combout  & ( !\CPU|Datapath|_adder2|Add0~57_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & ((\CPU|Datapath|REGFILE|data~292_combout ))) # (\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|_adder|Add0~57_sumout )) ) ) ) 
// # ( !\CPU|Datapath|pc|data[1]~3_combout  & ( !\CPU|Datapath|_adder2|Add0~57_sumout  & ( (\CPU|Datapath|pc|data[1]~4_combout  & \CPU|Datapath|_plus2|Add0~57_sumout ) ) ) )

	.dataa(!\CPU|Datapath|_adder|Add0~57_sumout ),
	.datab(!\CPU|Datapath|pc|data[1]~4_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datad(!\CPU|Datapath|_plus2|Add0~57_sumout ),
	.datae(!\CPU|Datapath|pc|data[1]~3_combout ),
	.dataf(!\CPU|Datapath|_adder2|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[15]~14 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[15]~14 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \CPU|Datapath|pcmux|f[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y36_N23
dffeas \CPU|Datapath|pc|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pcmux|f[15]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap4~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[15] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y40_N28
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[15]~45 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[15]~45_combout  = ( \CPU|Datapath|MDR|data [15] & ( (!\CPU|Datapath|regfilemux|f[10]~26_combout  & (!\CPU|Datapath|regfilemux|f[10]~27_combout  & (\CPU|Datapath|pc|data [15]))) # (\CPU|Datapath|regfilemux|f[10]~26_combout  & 
// ((!\CPU|Datapath|regfilemux|f[10]~27_combout ) # ((\CPU|Datapath|_adder|Add0~57_sumout )))) ) ) # ( !\CPU|Datapath|MDR|data [15] & ( (!\CPU|Datapath|regfilemux|f[10]~26_combout  & (!\CPU|Datapath|regfilemux|f[10]~27_combout  & (\CPU|Datapath|pc|data 
// [15]))) # (\CPU|Datapath|regfilemux|f[10]~26_combout  & (\CPU|Datapath|regfilemux|f[10]~27_combout  & ((\CPU|Datapath|_adder|Add0~57_sumout )))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[10]~26_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[10]~27_combout ),
	.datac(!\CPU|Datapath|pc|data [15]),
	.datad(!\CPU|Datapath|_adder|Add0~57_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MDR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[15]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[15]~45 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[15]~45 .lut_mask = 64'h081908194C5D4C5D;
defparam \CPU|Datapath|regfilemux|f[15]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y36_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~29 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~29_combout  = ( \CPU|Datapath|REGFILE|data~316_combout  & ( \CPU|Datapath|REGFILE|data~308_combout  & ( ((!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~292_combout )) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~300_combout )))) # (\CPU|Datapath|alumux|f[1]~26_combout ) ) ) ) # ( !\CPU|Datapath|REGFILE|data~316_combout  & ( \CPU|Datapath|REGFILE|data~308_combout  & ( 
// (!\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~292_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & (((\CPU|Datapath|REGFILE|data~300_combout )) # (\CPU|Datapath|alumux|f[1]~26_combout 
// ))) ) ) ) # ( \CPU|Datapath|REGFILE|data~316_combout  & ( !\CPU|Datapath|REGFILE|data~308_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (((\CPU|Datapath|REGFILE|data~292_combout )) # (\CPU|Datapath|alumux|f[1]~26_combout ))) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~300_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~316_combout  & ( !\CPU|Datapath|REGFILE|data~308_combout  & ( 
// (!\CPU|Datapath|alumux|f[1]~26_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~292_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~300_combout ))))) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~316_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~29 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~29 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \CPU|Datapath|ALU|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~30 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~30_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~29_combout  & ( (!\CPU|Datapath|alumux|f[3]~24_combout  & (\CPU|Control|truncate~0_combout )) # (\CPU|Datapath|alumux|f[3]~24_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~18_combout 
// ))) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~29_combout  & ( (\CPU|Datapath|alumux|f[3]~24_combout  & \CPU|Datapath|ALU|ShiftLeft0~18_combout ) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~18_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~30 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~30 .lut_mask = 64'h000F000F505F505F;
defparam \CPU|Datapath|ALU|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector0~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector0~0_combout  = ( \CPU|Datapath|alumux|f[2]~21_combout  & ( (\CPU|Datapath|ALU|ShiftLeft0~25_combout  & \CPU|Datapath|ALU|Selector3~0_combout ) ) ) # ( !\CPU|Datapath|alumux|f[2]~21_combout  & ( 
// (\CPU|Datapath|ALU|ShiftLeft0~30_combout  & \CPU|Datapath|ALU|Selector3~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~25_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~30_combout ),
	.datad(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector0~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector0~0 .lut_mask = 64'h000F000F00330033;
defparam \CPU|Datapath|ALU|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y35_N1
dffeas \CPU|Datapath|REGFILE|data~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~111 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y35_N21
dffeas \CPU|Datapath|REGFILE|data~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~95 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y36_N13
dffeas \CPU|Datapath|REGFILE|data~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~31 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y37_N14
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~63feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~63feeder_combout  = ( \CPU|Datapath|regfilemux|f[15]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[15]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~63feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N15
dffeas \CPU|Datapath|REGFILE|data~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~63 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y36_N5
dffeas \CPU|Datapath|REGFILE|data~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~47 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y36_N27
dffeas \CPU|Datapath|REGFILE|data~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~15 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y36_N6
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~232 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~232_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~15_q ))) # (\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~31_q )))) # 
// (\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|IR|data [0]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~47_q ))) # (\CPU|Datapath|IR|data [0] & 
// (\CPU|Datapath|REGFILE|data~63_q )))) # (\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|IR|data [0]))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~31_q ),
	.datab(!\CPU|Datapath|REGFILE|data~63_q ),
	.datac(!\CPU|Datapath|REGFILE|data~47_q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [0]),
	.datag(!\CPU|Datapath|REGFILE|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~232 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~232 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|Datapath|REGFILE|data~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y35_N25
dffeas \CPU|Datapath|REGFILE|data~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~79 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N0
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~236 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~236_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [2] & (((\CPU|Datapath|REGFILE|data~232_combout )))) # (\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|REGFILE|data~232_combout  & 
// (\CPU|Datapath|REGFILE|data~79_q )) # (\CPU|Datapath|REGFILE|data~232_combout  & ((\CPU|Datapath|REGFILE|data~95_q )))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~232_combout ))))) # 
// (\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|REGFILE|data~232_combout  & ((\CPU|Datapath|REGFILE|data~111_q ))) # (\CPU|Datapath|REGFILE|data~232_combout  & (\CPU|Datapath|REGFILE|data~127_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~127_q ),
	.datab(!\CPU|Datapath|IR|data [2]),
	.datac(!\CPU|Datapath|REGFILE|data~111_q ),
	.datad(!\CPU|Datapath|REGFILE|data~95_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~232_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~236 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~236 .lut_mask = 64'h03030303CCFFDDDD;
defparam \CPU|Datapath|REGFILE|data~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N22
stratixiii_lcell_comb \CPU|Datapath|alumux|f[15]~35 (
// Equation(s):
// \CPU|Datapath|alumux|f[15]~35_combout  = ( \CPU|Datapath|IR|data [5] & ( \CPU|Control|WideOr18~combout  ) ) # ( \CPU|Datapath|IR|data [5] & ( !\CPU|Control|WideOr18~combout  & ( \CPU|Datapath|REGFILE|data~236_combout  ) ) ) # ( !\CPU|Datapath|IR|data [5] 
// & ( !\CPU|Control|WideOr18~combout  & ( \CPU|Datapath|REGFILE|data~236_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~236_combout ),
	.datad(gnd),
	.datae(!\CPU|Datapath|IR|data [5]),
	.dataf(!\CPU|Control|WideOr18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[15]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[15]~35 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[15]~35 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \CPU|Datapath|alumux|f[15]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector0~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector0~2_combout  = (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector2~0_combout  & ((!\CPU|Control|Selector1~0_combout ) # (\CPU|Datapath|alumux|f[15]~35_combout )))) # (\CPU|Control|WideOr17~combout  & 
// (!\CPU|Control|Selector1~0_combout  & (\CPU|Control|Selector2~0_combout )))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|Selector1~0_combout ),
	.datac(!\CPU|Control|Selector2~0_combout ),
	.datad(!\CPU|Datapath|alumux|f[15]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector0~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector0~2 .lut_mask = 64'h84A484A484A484A4;
defparam \CPU|Datapath|ALU|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector0~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector0~1_combout  = ( !\CPU|Datapath|alumux|f[2]~21_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (\CPU|Datapath|ALU|ShiftRight1~6_combout  & (!\CPU|Datapath|alumux|f[3]~24_combout  & \CPU|Datapath|ALU|Equal0~5_combout ))) 
// ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.datac(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector0~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector0~1 .lut_mask = 64'h0020002000000000;
defparam \CPU|Datapath|ALU|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector0~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector0~3_combout  = ( \CPU|Datapath|ALU|Selector0~1_combout  & ( (!\CPU|Datapath|ALU|Equal0~6_combout  & ((!\CPU|Control|truncate~0_combout ) # (!\CPU|Datapath|REGFILE|data~292_combout ))) ) ) # ( 
// !\CPU|Datapath|ALU|Selector0~1_combout  & ( (!\CPU|Control|truncate~0_combout  & (((!\CPU|Datapath|ALU|Equal0~6_combout )))) # (\CPU|Control|truncate~0_combout  & ((!\CPU|Datapath|REGFILE|data~292_combout  & ((!\CPU|Datapath|ALU|Equal0~6_combout ))) # 
// (\CPU|Datapath|REGFILE|data~292_combout  & (!\CPU|Datapath|ALU|Selector0~2_combout )))) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|ALU|Selector0~2_combout ),
	.datac(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector0~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector0~3 .lut_mask = 64'hF0E4F0E4F0A0F0A0;
defparam \CPU|Datapath|ALU|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~60 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~60_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[14]~34_combout ) ) + ( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~300_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~57  ))
// \CPU|Datapath|ALU|Add0~61  = CARRY(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[14]~34_combout ) ) + ( (!\CPU|Control|state.stb1_odd~q  & (!\CPU|Control|state.stb1_even~q  & \CPU|Datapath|REGFILE|data~300_combout )) ) + ( 
// \CPU|Datapath|ALU|Add0~57  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Control|state.stb1_even~q ),
	.datad(!\CPU|Datapath|alumux|f[14]~34_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~57 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~60_sumout ),
	.cout(\CPU|Datapath|ALU|Add0~61 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~60 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~60 .lut_mask = 64'h0000FF3F000000AA;
defparam \CPU|Datapath|ALU|Add0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y37_N30
stratixiii_lcell_comb \CPU|Datapath|ALU|Add0~64 (
// Equation(s):
// \CPU|Datapath|ALU|Add0~64_sumout  = SUM(( (!\CPU|Control|WideOr17~combout  & \CPU|Datapath|alumux|f[15]~35_combout ) ) + ( (!\CPU|Control|state.stb1_odd~q  & (\CPU|Datapath|REGFILE|data~292_combout  & !\CPU|Control|state.stb1_even~q )) ) + ( 
// \CPU|Datapath|ALU|Add0~61  ))

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|state.stb1_odd~q ),
	.datac(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datad(!\CPU|Datapath|alumux|f[15]~35_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.stb1_even~q ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU|Add0~61 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU|Add0~64_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Add0~64 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Add0~64 .lut_mask = 64'h0000F3FF000000AA;
defparam \CPU|Datapath|ALU|Add0~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector0~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector0~4_combout  = ( \CPU|Datapath|ALU|Add0~64_sumout  & ( ((!\CPU|Datapath|ALU|Selector0~3_combout ) # (\CPU|Datapath|ALU|Equal0~3_combout )) # (\CPU|Datapath|ALU|Selector0~0_combout ) ) ) # ( !\CPU|Datapath|ALU|Add0~64_sumout  & ( 
// (!\CPU|Datapath|ALU|Selector0~3_combout ) # (\CPU|Datapath|ALU|Selector0~0_combout ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Selector0~3_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Add0~64_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector0~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector0~4 .lut_mask = 64'hF5F5F5F5F5FFF5FF;
defparam \CPU|Datapath|ALU|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N28
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~57 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~57_sumout  = SUM(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector1~7_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~54  ))
// \CPU|Datapath|ALU_IMM|Add0~58  = CARRY(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector1~7_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|IR|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector1~7_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~57_sumout ),
	.cout(\CPU|Datapath|ALU_IMM|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~57 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \CPU|Datapath|ALU_IMM|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N30
stratixiii_lcell_comb \CPU|Datapath|ALU_IMM|Add0~61 (
// Equation(s):
// \CPU|Datapath|ALU_IMM|Add0~61_sumout  = SUM(( \CPU|Datapath|IR|data [4] ) + ( \CPU|Datapath|ALU|Selector0~4_combout  ) + ( \CPU|Datapath|ALU_IMM|Add0~58  ))

	.dataa(!\CPU|Datapath|IR|data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector0~4_combout ),
	.datag(gnd),
	.cin(\CPU|Datapath|ALU_IMM|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|ALU_IMM|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU_IMM|Add0~61 .extended_lut = "off";
defparam \CPU|Datapath|ALU_IMM|Add0~61 .lut_mask = 64'h0000FF0000005555;
defparam \CPU|Datapath|ALU_IMM|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y38_N12
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[15]~46 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[15]~46_combout  = ( \CPU|Datapath|ALU|Selector0~4_combout  & ( \CPU|Datapath|ALU_IMM|Add0~61_sumout  & ( (((\CPU|Datapath|regfilemux|f[15]~45_combout  & !\CPU|Datapath|regfilemux|f[10]~8_combout )) # 
// (\CPU|Datapath|regfilemux|f[9]~13_combout )) # (\CPU|Datapath|regfilemux|f[15]~9_combout ) ) ) ) # ( !\CPU|Datapath|ALU|Selector0~4_combout  & ( \CPU|Datapath|ALU_IMM|Add0~61_sumout  & ( ((\CPU|Datapath|regfilemux|f[15]~45_combout  & 
// !\CPU|Datapath|regfilemux|f[10]~8_combout )) # (\CPU|Datapath|regfilemux|f[15]~9_combout ) ) ) ) # ( \CPU|Datapath|ALU|Selector0~4_combout  & ( !\CPU|Datapath|ALU_IMM|Add0~61_sumout  & ( ((\CPU|Datapath|regfilemux|f[15]~45_combout  & 
// !\CPU|Datapath|regfilemux|f[10]~8_combout )) # (\CPU|Datapath|regfilemux|f[9]~13_combout ) ) ) ) # ( !\CPU|Datapath|ALU|Selector0~4_combout  & ( !\CPU|Datapath|ALU_IMM|Add0~61_sumout  & ( (\CPU|Datapath|regfilemux|f[15]~45_combout  & 
// !\CPU|Datapath|regfilemux|f[10]~8_combout ) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[15]~45_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datae(!\CPU|Datapath|ALU|Selector0~4_combout ),
	.dataf(!\CPU|Datapath|ALU_IMM|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[15]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[15]~46 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[15]~46 .lut_mask = 64'h444444FF4F4F4FFF;
defparam \CPU|Datapath|regfilemux|f[15]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y38_N27
dffeas \CPU|Datapath|REGFILE|data~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~127 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y36_N24
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~288 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~288_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~15_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (\CPU|Datapath|REGFILE|data~31_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~47_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~63_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) 
// ) )

	.dataa(!\CPU|Datapath|REGFILE|data~31_q ),
	.datab(!\CPU|Datapath|REGFILE|data~63_q ),
	.datac(!\CPU|Datapath|REGFILE|data~47_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~288 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~288 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|Datapath|REGFILE|data~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N24
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~292 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~292_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~288_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~288_combout  & (\CPU|Datapath|REGFILE|data~79_q )) # (\CPU|Datapath|REGFILE|data~288_combout  & ((\CPU|Datapath|REGFILE|data~95_q )))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~288_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((!\CPU|Datapath|REGFILE|data~288_combout  & ((\CPU|Datapath|REGFILE|data~111_q ))) # 
// (\CPU|Datapath|REGFILE|data~288_combout  & (\CPU|Datapath|REGFILE|data~127_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~127_q ),
	.datab(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~111_q ),
	.datad(!\CPU|Datapath|REGFILE|data~95_q ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~288_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~292 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~292 .lut_mask = 64'h03030303CCFFDDDD;
defparam \CPU|Datapath|REGFILE|data~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~4_combout  = ( \CPU|Datapath|REGFILE|data~292_combout  & ( \CPU|Datapath|ALU|Selector14~9_combout  & ( (!\CPU|Datapath|ALU|Equal0~4_combout  & (\CPU|Datapath|REGFILE|data~300_combout  & ((!\CPU|Datapath|ALU|Selector1~3_combout 
// )))) # (\CPU|Datapath|ALU|Equal0~4_combout  & (((!\CPU|Datapath|ALU|ShiftRight1~6_combout )) # (\CPU|Datapath|REGFILE|data~300_combout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~292_combout  & ( \CPU|Datapath|ALU|Selector14~9_combout  & ( 
// (\CPU|Datapath|REGFILE|data~300_combout  & ((!\CPU|Datapath|ALU|Selector1~3_combout ) # ((\CPU|Datapath|ALU|Equal0~4_combout  & \CPU|Datapath|ALU|ShiftRight1~6_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~292_combout  & ( 
// !\CPU|Datapath|ALU|Selector14~9_combout  & ( ((\CPU|Datapath|REGFILE|data~300_combout  & !\CPU|Datapath|ALU|Selector1~3_combout )) # (\CPU|Datapath|ALU|Equal0~4_combout ) ) ) ) # ( !\CPU|Datapath|REGFILE|data~292_combout  & ( 
// !\CPU|Datapath|ALU|Selector14~9_combout  & ( (\CPU|Datapath|REGFILE|data~300_combout  & !\CPU|Datapath|ALU|Selector1~3_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.datad(!\CPU|Datapath|ALU|Selector1~3_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~292_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~4 .lut_mask = 64'h3300775533017351;
defparam \CPU|Datapath|ALU|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight0~3 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight0~3_combout  = ( \CPU|Datapath|REGFILE|data~300_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Control|truncate~0_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|REGFILE|data~292_combout )))) 
// ) ) # ( !\CPU|Datapath|REGFILE|data~300_combout  & ( (\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Control|truncate~0_combout  & \CPU|Datapath|REGFILE|data~292_combout ))) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Control|truncate~0_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight0~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight0~3 .lut_mask = 64'h00040004080C080C;
defparam \CPU|Datapath|ALU|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~5_combout  = ( \CPU|Datapath|ALU|ShiftRight0~3_combout  & ( (\CPU|Datapath|ALU|Selector14~9_combout  & \CPU|Datapath|ALU|Equal0~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Selector14~9_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~5 .lut_mask = 64'h00000000000F000F;
defparam \CPU|Datapath|ALU|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~6_combout  = ( \CPU|Datapath|REGFILE|data~300_combout  & ( (!\CPU|Datapath|ALU|Selector1~5_combout  & ((!\CPU|Control|truncate~0_combout  & ((!\CPU|Datapath|ALU|Equal0~6_combout ))) # (\CPU|Control|truncate~0_combout  & 
// (!\CPU|Datapath|ALU|Selector1~4_combout )))) ) ) # ( !\CPU|Datapath|REGFILE|data~300_combout  & ( (!\CPU|Datapath|ALU|Equal0~6_combout  & (!\CPU|Datapath|ALU|Selector1~5_combout  & ((!\CPU|Datapath|ALU|Selector1~4_combout ) # 
// (!\CPU|Control|truncate~0_combout )))) ) )

	.dataa(!\CPU|Datapath|ALU|Selector1~4_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datad(!\CPU|Datapath|ALU|Selector1~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~6 .lut_mask = 64'hE000E000E200E200;
defparam \CPU|Datapath|ALU|Selector1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y37_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~17 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~17_combout  = ( \CPU|Datapath|REGFILE|data~276_combout  & ( \CPU|Datapath|REGFILE|data~372_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout ) # 
// (\CPU|Datapath|REGFILE|data~364_combout )))) # (\CPU|Datapath|alumux|f[1]~26_combout  & (((\CPU|Datapath|alumux|f[0]~22_combout )) # (\CPU|Datapath|REGFILE|data~380_combout ))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~276_combout  & ( 
// \CPU|Datapath|REGFILE|data~372_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|REGFILE|data~364_combout )))) # (\CPU|Datapath|alumux|f[1]~26_combout  & 
// (\CPU|Datapath|REGFILE|data~380_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~276_combout  & ( !\CPU|Datapath|REGFILE|data~372_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & 
// (((\CPU|Datapath|REGFILE|data~364_combout  & \CPU|Datapath|alumux|f[0]~22_combout )))) # (\CPU|Datapath|alumux|f[1]~26_combout  & (((\CPU|Datapath|alumux|f[0]~22_combout )) # (\CPU|Datapath|REGFILE|data~380_combout ))) ) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~276_combout  & ( !\CPU|Datapath|REGFILE|data~372_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (((\CPU|Datapath|REGFILE|data~364_combout  & \CPU|Datapath|alumux|f[0]~22_combout )))) # 
// (\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~380_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout )))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~276_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~17 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~17 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \CPU|Datapath|ALU|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y36_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~31 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~31_combout  = ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( (!\CPU|Datapath|alumux|f[3]~24_combout  & (((\CPU|Datapath|ALU|ShiftLeft0~23_combout )))) # (\CPU|Datapath|alumux|f[3]~24_combout  & 
// ((((\CPU|Datapath|ALU|ShiftLeft0~13_combout ))))) ) ) # ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (!\CPU|Datapath|alumux|f[3]~24_combout  & ((((\CPU|Datapath|ALU|ShiftLeft0~21_combout ))))) # (\CPU|Datapath|alumux|f[3]~24_combout  & 
// (\CPU|Datapath|REGFILE|data~268_combout  & (!\CPU|Datapath|alumux|f[1]~26_combout ))) ) )

	.dataa(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datac(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~13_combout ),
	.datae(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~21_combout ),
	.datag(!\CPU|Datapath|ALU|ShiftLeft0~23_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~31 .extended_lut = "on";
defparam \CPU|Datapath|ALU|ShiftLeft0~31 .lut_mask = 64'h0A5F10100A5FBABA;
defparam \CPU|Datapath|ALU|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~0_combout  = ( \CPU|Datapath|REGFILE|data~300_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout ) # (\CPU|Datapath|REGFILE|data~308_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~300_combout  & ( 
// (\CPU|Datapath|REGFILE|data~308_combout  & \CPU|Datapath|alumux|f[1]~26_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|Datapath|ALU|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~1_combout  = ( \CPU|Datapath|ALU|Selector2~1_combout  & ( \CPU|Datapath|ALU|Selector1~0_combout  & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & (!\CPU|Datapath|alumux|f[3]~24_combout  & \CPU|Control|truncate~0_combout )) ) ) ) # 
// ( !\CPU|Datapath|ALU|Selector2~1_combout  & ( \CPU|Datapath|ALU|Selector1~0_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[2]~21_combout  & (!\CPU|Datapath|alumux|f[3]~24_combout  & \CPU|Control|truncate~0_combout ))) ) ) 
// ) # ( \CPU|Datapath|ALU|Selector2~1_combout  & ( !\CPU|Datapath|ALU|Selector1~0_combout  & ( (\CPU|Datapath|alumux|f[0]~22_combout  & (!\CPU|Datapath|alumux|f[2]~21_combout  & (!\CPU|Datapath|alumux|f[3]~24_combout  & \CPU|Control|truncate~0_combout ))) ) 
// ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datac(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datad(!\CPU|Control|truncate~0_combout ),
	.datae(!\CPU|Datapath|ALU|Selector2~1_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~1 .lut_mask = 64'h00000040008000C0;
defparam \CPU|Datapath|ALU|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~2_combout  = ( !\CPU|Datapath|ALU|Selector1~1_combout  & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & ((!\CPU|Datapath|ALU|ShiftLeft0~17_combout ) # ((!\CPU|Datapath|alumux|f[3]~24_combout )))) # 
// (\CPU|Datapath|alumux|f[2]~21_combout  & (((!\CPU|Datapath|ALU|ShiftLeft0~31_combout )))) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~17_combout ),
	.datab(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datac(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~31_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~2 .lut_mask = 64'hEFE0EFE000000000;
defparam \CPU|Datapath|ALU|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector1~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector1~7_combout  = ( \CPU|Datapath|ALU|Selector1~2_combout  & ( (!\CPU|Datapath|ALU|Selector1~6_combout ) # ((\CPU|Datapath|ALU|Equal0~3_combout  & \CPU|Datapath|ALU|Add0~60_sumout )) ) ) # ( !\CPU|Datapath|ALU|Selector1~2_combout  & 
// ( (!\CPU|Datapath|ALU|Selector1~6_combout ) # (((\CPU|Datapath|ALU|Equal0~3_combout  & \CPU|Datapath|ALU|Add0~60_sumout )) # (\CPU|Datapath|ALU|Selector3~0_combout )) ) )

	.dataa(!\CPU|Datapath|ALU|Selector1~6_combout ),
	.datab(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datac(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datad(!\CPU|Datapath|ALU|Add0~60_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector1~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector1~7 .lut_mask = 64'hBBBFBBBFAAAFAAAF;
defparam \CPU|Datapath|ALU|Selector1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y40_N30
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[14]~43 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[14]~43_combout  = ( \CPU|Datapath|pc|data [14] & ( (!\CPU|Datapath|regfilemux|f[10]~26_combout  & (!\CPU|Datapath|regfilemux|f[10]~27_combout )) # (\CPU|Datapath|regfilemux|f[10]~26_combout  & 
// ((!\CPU|Datapath|regfilemux|f[10]~27_combout  & (\CPU|Datapath|MDR|data [14])) # (\CPU|Datapath|regfilemux|f[10]~27_combout  & ((\CPU|Datapath|_adder|Add0~53_sumout ))))) ) ) # ( !\CPU|Datapath|pc|data [14] & ( (\CPU|Datapath|regfilemux|f[10]~26_combout  
// & ((!\CPU|Datapath|regfilemux|f[10]~27_combout  & (\CPU|Datapath|MDR|data [14])) # (\CPU|Datapath|regfilemux|f[10]~27_combout  & ((\CPU|Datapath|_adder|Add0~53_sumout ))))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[10]~26_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[10]~27_combout ),
	.datac(!\CPU|Datapath|MDR|data [14]),
	.datad(!\CPU|Datapath|_adder|Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[14]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[14]~43 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[14]~43 .lut_mask = 64'h041504158C9D8C9D;
defparam \CPU|Datapath|regfilemux|f[14]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y38_N0
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[14]~44 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[14]~44_combout  = ( \CPU|Datapath|regfilemux|f[14]~43_combout  & ( \CPU|Datapath|ALU|Selector1~7_combout  & ( ((!\CPU|Datapath|regfilemux|f[10]~8_combout ) # ((\CPU|Datapath|ALU_IMM|Add0~57_sumout  & 
// \CPU|Datapath|regfilemux|f[15]~9_combout ))) # (\CPU|Datapath|regfilemux|f[9]~13_combout ) ) ) ) # ( !\CPU|Datapath|regfilemux|f[14]~43_combout  & ( \CPU|Datapath|ALU|Selector1~7_combout  & ( ((\CPU|Datapath|ALU_IMM|Add0~57_sumout  & 
// \CPU|Datapath|regfilemux|f[15]~9_combout )) # (\CPU|Datapath|regfilemux|f[9]~13_combout ) ) ) ) # ( \CPU|Datapath|regfilemux|f[14]~43_combout  & ( !\CPU|Datapath|ALU|Selector1~7_combout  & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout ) # 
// ((\CPU|Datapath|ALU_IMM|Add0~57_sumout  & \CPU|Datapath|regfilemux|f[15]~9_combout )) ) ) ) # ( !\CPU|Datapath|regfilemux|f[14]~43_combout  & ( !\CPU|Datapath|ALU|Selector1~7_combout  & ( (\CPU|Datapath|ALU_IMM|Add0~57_sumout  & 
// \CPU|Datapath|regfilemux|f[15]~9_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU_IMM|Add0~57_sumout ),
	.datab(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[14]~43_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[14]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[14]~44 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[14]~44 .lut_mask = 64'h0505FF053737FF37;
defparam \CPU|Datapath|regfilemux|f[14]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y37_N5
dffeas \CPU|Datapath|REGFILE|data~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[14]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~94 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y36_N2
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~224 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~224_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~14_q  & ((!\CPU|Datapath|IR|data [2])))))) # (\CPU|Datapath|IR|data [0] & ((((\CPU|Datapath|IR|data [2]))) # 
// (\CPU|Datapath|REGFILE|data~30_q ))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~46_q  & ((!\CPU|Datapath|IR|data [2])))))) # (\CPU|Datapath|IR|data [0] & ((((\CPU|Datapath|IR|data [2]) # 
// (\CPU|Datapath|REGFILE|data~62_q ))))) ) )

	.dataa(!\CPU|Datapath|IR|data [0]),
	.datab(!\CPU|Datapath|REGFILE|data~30_q ),
	.datac(!\CPU|Datapath|REGFILE|data~46_q ),
	.datad(!\CPU|Datapath|REGFILE|data~62_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~224 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~224 .lut_mask = 64'h1B1B0A5F55555555;
defparam \CPU|Datapath|REGFILE|data~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y37_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~228 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~228_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~224_combout  & (((\CPU|Datapath|REGFILE|data~78_q  & \CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|REGFILE|data~224_combout  & 
// (((!\CPU|Datapath|IR|data [2])) # (\CPU|Datapath|REGFILE|data~94_q )))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~224_combout  & (((\CPU|Datapath|REGFILE|data~110_q  & \CPU|Datapath|IR|data [2])))) # 
// (\CPU|Datapath|REGFILE|data~224_combout  & (((!\CPU|Datapath|IR|data [2])) # (\CPU|Datapath|REGFILE|data~126_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~94_q ),
	.datab(!\CPU|Datapath|REGFILE|data~126_q ),
	.datac(!\CPU|Datapath|REGFILE|data~110_q ),
	.datad(!\CPU|Datapath|REGFILE|data~224_combout ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~228 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~228 .lut_mask = 64'h00FF00FF0F550F33;
defparam \CPU|Datapath|REGFILE|data~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~4 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~4_combout  = ( \CPU|Datapath|REGFILE|data~236_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]))) ) ) # ( !\CPU|Datapath|REGFILE|data~236_combout  & ( 
// (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~228_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|IR|data [5])))) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|IR|data [5]),
	.datad(!\CPU|Datapath|REGFILE|data~228_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~4 .lut_mask = 64'h028A028A8A8A8A8A;
defparam \CPU|Datapath|ALU|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~3 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~3_combout  = ( \CPU|Datapath|REGFILE|data~212_combout  & ( \CPU|Datapath|REGFILE|data~204_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]))) ) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~212_combout  & ( \CPU|Datapath|REGFILE|data~204_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]))) ) ) ) # ( \CPU|Datapath|REGFILE|data~212_combout  & ( 
// !\CPU|Datapath|REGFILE|data~204_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~212_combout  & ( !\CPU|Datapath|REGFILE|data~204_combout  & ( 
// (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~220_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|IR|data [5])))) ) ) )

	.dataa(!\CPU|Datapath|IR|data [5]),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|REGFILE|data~220_combout ),
	.datad(!\CPU|Control|WideOr17~combout ),
	.datae(!\CPU|Datapath|REGFILE|data~212_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~3 .lut_mask = 64'h1D00DD00DD00DD00;
defparam \CPU|Datapath|ALU|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~2 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~2_combout  = ( \CPU|Datapath|REGFILE|data~188_combout  & ( \CPU|Datapath|REGFILE|data~196_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]))) ) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~188_combout  & ( \CPU|Datapath|REGFILE|data~196_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]))) ) ) ) # ( \CPU|Datapath|REGFILE|data~188_combout  & ( 
// !\CPU|Datapath|REGFILE|data~196_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [5]))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~188_combout  & ( !\CPU|Datapath|REGFILE|data~196_combout  & ( 
// (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~180_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|IR|data [5])))) ) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(!\CPU|Datapath|IR|data [5]),
	.datad(!\CPU|Datapath|REGFILE|data~180_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~188_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~2 .lut_mask = 64'h028A8A8A8A8A8A8A;
defparam \CPU|Datapath|ALU|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~1_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~1_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~2_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~4_combout  & (!\CPU|Datapath|alumux|f[5]~19_combout  & 
// (!\CPU|Datapath|alumux|f[3]~24_combout  & !\CPU|Datapath|ALU|ShiftLeft0~3_combout ))) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~4_combout ),
	.datab(!\CPU|Datapath|alumux|f[5]~19_combout ),
	.datac(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~3_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftLeft0~1_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~1 .lut_mask = 64'h0000800000000000;
defparam \CPU|Datapath|ALU|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y38_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~2_combout  = ( \CPU|Datapath|ALU|Equal0~4_combout  & ( \CPU|Datapath|ALU|Selector14~1_combout  ) ) # ( !\CPU|Datapath|ALU|Equal0~4_combout  & ( (\CPU|Datapath|ALU|Equal0~5_combout  & \CPU|Datapath|ALU|Selector14~1_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datad(!\CPU|Datapath|ALU|Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~2 .lut_mask = 64'h000F000F00FF00FF;
defparam \CPU|Datapath|ALU|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~0_combout  = ( \CPU|Control|truncate~0_combout  & ( (\CPU|Datapath|ALU|Equal0~4_combout  & !\CPU|Datapath|ALU|Selector14~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datad(!\CPU|Datapath|ALU|Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|truncate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~0 .lut_mask = 64'h000000000F000F00;
defparam \CPU|Datapath|ALU|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y39_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~3_combout  = ( \CPU|Datapath|ALU|ShiftRight0~0_combout  & ( \CPU|Datapath|ALU|Selector10~0_combout  ) ) # ( !\CPU|Datapath|ALU|ShiftRight0~0_combout  & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & 
// (\CPU|Datapath|ALU|ShiftRight1~7_combout  & \CPU|Datapath|ALU|Selector10~0_combout )) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight1~7_combout ),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector10~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~3 .lut_mask = 64'h0022002200FF00FF;
defparam \CPU|Datapath|ALU|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y36_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~5_combout  = ( !\CPU|Datapath|alumux|f[2]~21_combout  & ( (\CPU|Datapath|ALU|Equal0~7_combout  & (!\CPU|Datapath|alumux|f[3]~24_combout  & !\CPU|Datapath|ALU|ShiftLeft0~5_combout )) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~7_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~5 .lut_mask = 64'h5000500000000000;
defparam \CPU|Datapath|ALU|Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y36_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~6_combout  = ( \CPU|Datapath|alumux|f[1]~26_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|Selector2~0_combout  & (\CPU|Datapath|REGFILE|data~268_combout )) # (\CPU|Control|Selector2~0_combout  & 
// (!\CPU|Datapath|REGFILE|data~268_combout  & !\CPU|Control|Selector1~0_combout )))) ) ) # ( !\CPU|Datapath|alumux|f[1]~26_combout  & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector1~0_combout  & (!\CPU|Control|Selector2~0_combout  $ 
// (!\CPU|Datapath|REGFILE|data~268_combout )))) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|Selector2~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datad(!\CPU|Control|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~6 .lut_mask = 64'h2800280028082808;
defparam \CPU|Datapath|ALU|Selector14~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y37_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector15~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector15~4_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~5_combout  & ( (\CPU|Control|truncate~0_combout  & (\CPU|Datapath|REGFILE|data~292_combout  & \CPU|Datapath|ALU|Equal0~4_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector15~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector15~4 .lut_mask = 64'h0000000000030003;
defparam \CPU|Datapath|ALU|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y39_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~7_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~10_combout  & ( \CPU|Datapath|ALU|Add0~8_sumout  & ( (!\CPU|Datapath|ALU|Selector14~5_combout  & (!\CPU|Datapath|ALU|Selector14~6_combout  & (!\CPU|Datapath|ALU|Equal0~3_combout  & 
// !\CPU|Datapath|ALU|Selector15~4_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~10_combout  & ( \CPU|Datapath|ALU|Add0~8_sumout  & ( (!\CPU|Datapath|ALU|Selector14~6_combout  & (!\CPU|Datapath|ALU|Equal0~3_combout  & 
// !\CPU|Datapath|ALU|Selector15~4_combout )) ) ) ) # ( \CPU|Datapath|ALU|ShiftLeft0~10_combout  & ( !\CPU|Datapath|ALU|Add0~8_sumout  & ( (!\CPU|Datapath|ALU|Selector14~5_combout  & (!\CPU|Datapath|ALU|Selector14~6_combout  & 
// !\CPU|Datapath|ALU|Selector15~4_combout )) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~10_combout  & ( !\CPU|Datapath|ALU|Add0~8_sumout  & ( (!\CPU|Datapath|ALU|Selector14~6_combout  & !\CPU|Datapath|ALU|Selector15~4_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector14~5_combout ),
	.datab(!\CPU|Datapath|ALU|Selector14~6_combout ),
	.datac(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datad(!\CPU|Datapath|ALU|Selector15~4_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftLeft0~10_combout ),
	.dataf(!\CPU|Datapath|ALU|Add0~8_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~7 .lut_mask = 64'hCC008800C0008000;
defparam \CPU|Datapath|ALU|Selector14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~0_combout  = ( \CPU|Datapath|ALU|Equal0~5_combout  & ( !\CPU|Datapath|ALU|Selector14~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~0 .lut_mask = 64'h00000000FF00FF00;
defparam \CPU|Datapath|ALU|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y39_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~4_combout  = ( \CPU|Datapath|ALU|Selector6~0_combout  & ( (\CPU|Datapath|ALU|Selector9~0_combout  & ((!\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Datapath|ALU|ShiftRight1~7_combout )) # (\CPU|Datapath|alumux|f[2]~21_combout 
//  & ((\CPU|Datapath|ALU|ShiftRight0~1_combout ))))) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight1~7_combout ),
	.datac(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftRight0~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~4 .lut_mask = 64'h0000000002070207;
defparam \CPU|Datapath|ALU|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N22
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~6 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~6_combout  = ( \CPU|Datapath|REGFILE|data~276_combout  & ( (\CPU|Datapath|alumux|f[1]~26_combout ) # (\CPU|Datapath|REGFILE|data~268_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~276_combout  & ( 
// (\CPU|Datapath|REGFILE|data~268_combout  & !\CPU|Datapath|alumux|f[1]~26_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~6 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \CPU|Datapath|ALU|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~7 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~7_combout  = ( \CPU|Datapath|REGFILE|data~356_combout  & ( (\CPU|Datapath|REGFILE|data~364_combout ) # (\CPU|Datapath|alumux|f[1]~26_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~356_combout  & ( 
// (!\CPU|Datapath|alumux|f[1]~26_combout  & \CPU|Datapath|REGFILE|data~364_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~7 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|Datapath|ALU|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~9 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~9_combout  = (!\CPU|Datapath|alumux|f[1]~26_combout  & (((\CPU|Datapath|REGFILE|data~372_combout )))) # (\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Control|truncate~0_combout  & (\CPU|Datapath|REGFILE|data~324_combout )))

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~324_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~9 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~9 .lut_mask = 64'h01CD01CD01CD01CD;
defparam \CPU|Datapath|ALU|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N30
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~0_combout  = ( \CPU|Datapath|alumux|f[2]~21_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( (\CPU|Datapath|ALU|ShiftLeft0~7_combout ) # (\CPU|Datapath|alumux|f[0]~22_combout ) ) ) ) # ( 
// !\CPU|Datapath|alumux|f[2]~21_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~6_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & 
// (\CPU|Datapath|ALU|ShiftLeft0~8_combout )) ) ) ) # ( \CPU|Datapath|alumux|f[2]~21_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|ALU|ShiftLeft0~7_combout ) ) ) ) # ( 
// !\CPU|Datapath|alumux|f[2]~21_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~6_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & 
// (\CPU|Datapath|ALU|ShiftLeft0~8_combout )) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~8_combout ),
	.datab(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~6_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~7_combout ),
	.datae(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~0 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \CPU|Datapath|ALU|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y39_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector14~8 (
// Equation(s):
// \CPU|Datapath|ALU|Selector14~8_combout  = ( \CPU|Datapath|ALU|Selector14~4_combout  & ( \CPU|Datapath|ALU|Selector14~0_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~5_combout ) # ((!\CPU|Datapath|ALU|Selector14~7_combout ) # 
// (\CPU|Datapath|ALU|Selector14~2_combout )) ) ) ) # ( !\CPU|Datapath|ALU|Selector14~4_combout  & ( \CPU|Datapath|ALU|Selector14~0_combout  & ( ((!\CPU|Datapath|ALU|Selector14~7_combout ) # ((!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & 
// \CPU|Datapath|ALU|Selector14~3_combout ))) # (\CPU|Datapath|ALU|Selector14~2_combout ) ) ) ) # ( \CPU|Datapath|ALU|Selector14~4_combout  & ( !\CPU|Datapath|ALU|Selector14~0_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~5_combout ) # 
// (!\CPU|Datapath|ALU|Selector14~7_combout ) ) ) ) # ( !\CPU|Datapath|ALU|Selector14~4_combout  & ( !\CPU|Datapath|ALU|Selector14~0_combout  & ( (!\CPU|Datapath|ALU|Selector14~7_combout ) # ((!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & 
// \CPU|Datapath|ALU|Selector14~3_combout )) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datab(!\CPU|Datapath|ALU|Selector14~2_combout ),
	.datac(!\CPU|Datapath|ALU|Selector14~3_combout ),
	.datad(!\CPU|Datapath|ALU|Selector14~7_combout ),
	.datae(!\CPU|Datapath|ALU|Selector14~4_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector14~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector14~8 .lut_mask = 64'hFF0AFFAAFF3BFFBB;
defparam \CPU|Datapath|ALU|Selector14~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y39_N21
dffeas \CPU|Datapath|MDR|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector14~8_combout ),
	.asdata(\CPU|Datapath|ALU|Selector6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU|Control|WideOr4~0_combout ),
	.sload(!\CPU|Control|state.stb1_odd~q ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[9] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y35_N33
dffeas \CPU|Datapath|IR|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[9] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y38_N26
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~385 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~385_combout  = ( !\CPU|Datapath|IR|data [10] & ( (!\CPU|Datapath|IR|always1~0_combout  & (!\CPU|Datapath|REGFILE|data~384_combout  & \CPU|Datapath|IR|data [9])) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~384_combout ),
	.datad(!\CPU|Datapath|IR|data [9]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~385 .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~385 .lut_mask = 64'h00A000A000000000;
defparam \CPU|Datapath|REGFILE|data~385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y37_N9
dffeas \CPU|Datapath|REGFILE|data~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[4]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~84 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y36_N29
dffeas \CPU|Datapath|REGFILE|data~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~100 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N12
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~52feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~52feeder_combout  = ( \CPU|Datapath|regfilemux|f[4]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[4]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~52feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~52feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~52feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~52feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y39_N13
dffeas \CPU|Datapath|REGFILE|data~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~52 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y39_N29
dffeas \CPU|Datapath|REGFILE|data~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[4]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~36 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y38_N8
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~20feeder (
// Equation(s):
// \CPU|Datapath|REGFILE|data~20feeder_combout  = ( \CPU|Datapath|regfilemux|f[4]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[4]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~20feeder .extended_lut = "off";
defparam \CPU|Datapath|REGFILE|data~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Datapath|REGFILE|data~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y38_N9
dffeas \CPU|Datapath|REGFILE|data~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|REGFILE|data~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Datapath|REGFILE|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~20 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y39_N9
dffeas \CPU|Datapath|REGFILE|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[4]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~4 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N28
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~160 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~160_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~4_q )) # (\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~20_q )))))) # 
// (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~36_q ))) # (\CPU|Datapath|IR|data [0] & 
// (\CPU|Datapath|REGFILE|data~52_q ))))) # (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~52_q ),
	.datac(!\CPU|Datapath|REGFILE|data~36_q ),
	.datad(!\CPU|Datapath|REGFILE|data~20_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [0]),
	.datag(!\CPU|Datapath|REGFILE|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~160 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~160 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \CPU|Datapath|REGFILE|data~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N21
dffeas \CPU|Datapath|REGFILE|data~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[4]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~68 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~164 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~164_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~160_combout  & (((\CPU|Datapath|REGFILE|data~68_q  & \CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|REGFILE|data~160_combout  & 
// (((!\CPU|Datapath|IR|data [2])) # (\CPU|Datapath|REGFILE|data~84_q )))) ) ) # ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~160_combout  & (((\CPU|Datapath|REGFILE|data~100_q  & \CPU|Datapath|IR|data [2])))) # 
// (\CPU|Datapath|REGFILE|data~160_combout  & (((!\CPU|Datapath|IR|data [2])) # (\CPU|Datapath|REGFILE|data~116_q )))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~116_q ),
	.datab(!\CPU|Datapath|REGFILE|data~84_q ),
	.datac(!\CPU|Datapath|REGFILE|data~100_q ),
	.datad(!\CPU|Datapath|REGFILE|data~160_combout ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~164 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~164 .lut_mask = 64'h00FF00FF0F330F55;
defparam \CPU|Datapath|REGFILE|data~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~1 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~1_combout  = ( !\CPU|Datapath|ALU|ShiftLeft0~0_combout  & ( \CPU|Datapath|REGFILE|data~156_combout  & ( (!\CPU|Datapath|alumux|f[4]~18_combout  & ((!\CPU|Datapath|REGFILE|data~164_combout ) # 
// (!\CPU|Datapath|alumux|f[4]~17_combout ))) ) ) ) # ( \CPU|Datapath|ALU|ShiftLeft0~0_combout  & ( !\CPU|Datapath|REGFILE|data~156_combout  & ( (!\CPU|Datapath|alumux|f[4]~18_combout  & (!\CPU|Datapath|REGFILE|data~148_combout  & 
// ((!\CPU|Datapath|REGFILE|data~164_combout ) # (!\CPU|Datapath|alumux|f[4]~17_combout )))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~0_combout  & ( !\CPU|Datapath|REGFILE|data~156_combout  & ( (!\CPU|Datapath|alumux|f[4]~18_combout  & 
// ((!\CPU|Datapath|REGFILE|data~164_combout ) # (!\CPU|Datapath|alumux|f[4]~17_combout ))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~164_combout ),
	.datab(!\CPU|Datapath|alumux|f[4]~18_combout ),
	.datac(!\CPU|Datapath|alumux|f[4]~17_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~148_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftLeft0~0_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~1 .lut_mask = 64'hC8C8C800C8C80000;
defparam \CPU|Datapath|ALU|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~5 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~5_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~3_combout  ) # ( !\CPU|Datapath|ALU|ShiftLeft0~3_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~1_combout ) # (((\CPU|Datapath|alumux|f[5]~19_combout ) # 
// (\CPU|Datapath|ALU|ShiftLeft0~4_combout )) # (\CPU|Datapath|ALU|ShiftLeft0~2_combout )) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~1_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~2_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~4_combout ),
	.datad(!\CPU|Datapath|alumux|f[5]~19_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~5 .lut_mask = 64'hBFFFBFFFFFFFFFFF;
defparam \CPU|Datapath|ALU|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y38_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector3~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector3~0_combout  = ( \CPU|Datapath|ALU|Equal0~7_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|Datapath|ALU|Equal0~7_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector3~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector3~0 .lut_mask = 64'h0000FFFF00000000;
defparam \CPU|Datapath|ALU|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y38_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector7~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector7~2_combout  = ( !\CPU|Datapath|ALU|Selector14~1_combout  & ( \CPU|Datapath|REGFILE|data~292_combout  & ( (\CPU|Control|truncate~0_combout  & \CPU|Datapath|ALU|Equal0~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datad(gnd),
	.datae(!\CPU|Datapath|ALU|Selector14~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector7~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector7~2 .lut_mask = 64'h0000000003030000;
defparam \CPU|Datapath|ALU|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y38_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector7~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector7~3_combout  = ( !\CPU|Datapath|ALU|Equal0~8_combout  & ( (!\CPU|Datapath|alumux|f[8]~28_combout ) # (!\CPU|Datapath|ALU|Selector6~1_combout ) ) )

	.dataa(!\CPU|Datapath|alumux|f[8]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector6~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector7~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector7~3 .lut_mask = 64'hFFAAFFAA00000000;
defparam \CPU|Datapath|ALU|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y38_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector7~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector7~4_combout  = ( \CPU|Datapath|ALU|Equal0~6_combout  & ( \CPU|Datapath|ALU|Selector7~3_combout  & ( (\CPU|Datapath|REGFILE|data~324_combout  & (\CPU|Control|truncate~0_combout  & !\CPU|Datapath|ALU|Selector7~2_combout )) ) ) ) # 
// ( !\CPU|Datapath|ALU|Equal0~6_combout  & ( \CPU|Datapath|ALU|Selector7~3_combout  & ( !\CPU|Datapath|ALU|Selector7~2_combout  ) ) ) # ( !\CPU|Datapath|ALU|Equal0~6_combout  & ( !\CPU|Datapath|ALU|Selector7~3_combout  & ( 
// (!\CPU|Datapath|ALU|Selector7~2_combout  & ((!\CPU|Datapath|REGFILE|data~324_combout ) # (!\CPU|Control|truncate~0_combout ))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~324_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|Selector7~2_combout ),
	.datae(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector7~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector7~4 .lut_mask = 64'hEE000000FF001100;
defparam \CPU|Datapath|ALU|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y38_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector7~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector7~0_combout  = ( \CPU|Datapath|alumux|f[0]~22_combout  & ( \CPU|Datapath|alumux|f[2]~21_combout  & ( (!\CPU|Datapath|alumux|f[3]~24_combout  & \CPU|Datapath|ALU|ShiftLeft0~15_combout ) ) ) ) # ( 
// !\CPU|Datapath|alumux|f[0]~22_combout  & ( \CPU|Datapath|alumux|f[2]~21_combout  & ( (!\CPU|Datapath|alumux|f[3]~24_combout  & \CPU|Datapath|ALU|ShiftLeft0~15_combout ) ) ) ) # ( \CPU|Datapath|alumux|f[0]~22_combout  & ( 
// !\CPU|Datapath|alumux|f[2]~21_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~20_combout  ) ) ) # ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( !\CPU|Datapath|alumux|f[2]~21_combout  & ( ((\CPU|Datapath|ALU|ShiftLeft0~19_combout  & 
// !\CPU|Datapath|alumux|f[3]~24_combout )) # (\CPU|Datapath|ALU|ShiftLeft0~20_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~20_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~19_combout ),
	.datac(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~15_combout ),
	.datae(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.dataf(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector7~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector7~0 .lut_mask = 64'h7575555500F000F0;
defparam \CPU|Datapath|ALU|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y39_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~3 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~3_combout  = ( \CPU|Datapath|REGFILE|data~332_combout  & ( \CPU|Datapath|REGFILE|data~340_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (((\CPU|Datapath|REGFILE|data~324_combout )) # 
// (\CPU|Datapath|alumux|f[0]~22_combout ))) # (\CPU|Datapath|alumux|f[1]~26_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout ) # ((\CPU|Datapath|REGFILE|data~348_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~332_combout  & ( 
// \CPU|Datapath|REGFILE|data~340_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~324_combout ))) # (\CPU|Datapath|alumux|f[1]~26_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout 
// ) # ((\CPU|Datapath|REGFILE|data~348_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~332_combout  & ( !\CPU|Datapath|REGFILE|data~340_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (((\CPU|Datapath|REGFILE|data~324_combout )) # 
// (\CPU|Datapath|alumux|f[0]~22_combout ))) # (\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~348_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~332_combout  & ( 
// !\CPU|Datapath|REGFILE|data~340_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|REGFILE|data~324_combout ))) # (\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|alumux|f[0]~22_combout  
// & ((\CPU|Datapath|REGFILE|data~348_combout )))) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datab(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~324_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~332_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~3 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \CPU|Datapath|ALU|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y38_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector7~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector7~1_combout  = ( \CPU|Datapath|ALU|ShiftRight1~2_combout  & ( (\CPU|Datapath|ALU|Selector14~2_combout  & (\CPU|Control|truncate~0_combout  & ((\CPU|Datapath|ALU|ShiftRight1~3_combout ) # (\CPU|Datapath|alumux|f[2]~21_combout )))) 
// ) ) # ( !\CPU|Datapath|ALU|ShiftRight1~2_combout  & ( (\CPU|Datapath|ALU|Selector14~2_combout  & (!\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Control|truncate~0_combout  & \CPU|Datapath|ALU|ShiftRight1~3_combout ))) ) )

	.dataa(!\CPU|Datapath|ALU|Selector14~2_combout ),
	.datab(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datac(!\CPU|Control|truncate~0_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftRight1~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector7~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector7~1 .lut_mask = 64'h0004000401050105;
defparam \CPU|Datapath|ALU|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y38_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector7~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector7~5_combout  = ( \CPU|Datapath|ALU|Selector7~1_combout  & ( \CPU|Datapath|ALU|Add0~36_sumout  ) ) # ( !\CPU|Datapath|ALU|Selector7~1_combout  & ( \CPU|Datapath|ALU|Add0~36_sumout  & ( ((!\CPU|Datapath|ALU|Selector7~4_combout ) # 
// ((\CPU|Datapath|ALU|Selector3~0_combout  & \CPU|Datapath|ALU|Selector7~0_combout ))) # (\CPU|Datapath|ALU|Equal0~3_combout ) ) ) ) # ( \CPU|Datapath|ALU|Selector7~1_combout  & ( !\CPU|Datapath|ALU|Add0~36_sumout  ) ) # ( 
// !\CPU|Datapath|ALU|Selector7~1_combout  & ( !\CPU|Datapath|ALU|Add0~36_sumout  & ( (!\CPU|Datapath|ALU|Selector7~4_combout ) # ((\CPU|Datapath|ALU|Selector3~0_combout  & \CPU|Datapath|ALU|Selector7~0_combout )) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datac(!\CPU|Datapath|ALU|Selector7~4_combout ),
	.datad(!\CPU|Datapath|ALU|Selector7~0_combout ),
	.datae(!\CPU|Datapath|ALU|Selector7~1_combout ),
	.dataf(!\CPU|Datapath|ALU|Add0~36_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector7~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector7~5 .lut_mask = 64'hF0F5FFFFF3F7FFFF;
defparam \CPU|Datapath|ALU|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y38_N21
dffeas \CPU|Datapath|MDR|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector15~8_combout ),
	.asdata(\CPU|Datapath|ALU|Selector7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU|Control|WideOr4~0_combout ),
	.sload(!\CPU|Control|state.stb1_odd~q ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[8] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y35_N17
dffeas \CPU|Datapath|IR|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[8] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N16
stratixiii_lcell_comb \CPU|Datapath|_plus2|Add0~33 (
// Equation(s):
// \CPU|Datapath|_plus2|Add0~33_sumout  = SUM(( \CPU|Datapath|pc|data [9] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~30  ))
// \CPU|Datapath|_plus2|Add0~34  = CARRY(( \CPU|Datapath|pc|data [9] ) + ( GND ) + ( \CPU|Datapath|_plus2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_plus2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_plus2|Add0~33_sumout ),
	.cout(\CPU|Datapath|_plus2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_plus2|Add0~33 .extended_lut = "off";
defparam \CPU|Datapath|_plus2|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|Datapath|_plus2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y37_N14
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[9]~8 (
// Equation(s):
// \CPU|Datapath|pcmux|f[9]~8_combout  = ( \CPU|Datapath|_adder|Add0~33_sumout  & ( \CPU|Datapath|REGFILE|data~332_combout  & ( ((!\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|_adder2|Add0~33_sumout )) # (\CPU|Datapath|pc|data[1]~4_combout  & 
// ((\CPU|Datapath|_plus2|Add0~33_sumout )))) # (\CPU|Datapath|pc|data[1]~3_combout ) ) ) ) # ( !\CPU|Datapath|_adder|Add0~33_sumout  & ( \CPU|Datapath|REGFILE|data~332_combout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & 
// (((\CPU|Datapath|pc|data[1]~3_combout )) # (\CPU|Datapath|_adder2|Add0~33_sumout ))) # (\CPU|Datapath|pc|data[1]~4_combout  & (((\CPU|Datapath|_plus2|Add0~33_sumout  & !\CPU|Datapath|pc|data[1]~3_combout )))) ) ) ) # ( \CPU|Datapath|_adder|Add0~33_sumout  
// & ( !\CPU|Datapath|REGFILE|data~332_combout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|_adder2|Add0~33_sumout  & ((!\CPU|Datapath|pc|data[1]~3_combout )))) # (\CPU|Datapath|pc|data[1]~4_combout  & (((\CPU|Datapath|pc|data[1]~3_combout ) # 
// (\CPU|Datapath|_plus2|Add0~33_sumout )))) ) ) ) # ( !\CPU|Datapath|_adder|Add0~33_sumout  & ( !\CPU|Datapath|REGFILE|data~332_combout  & ( (!\CPU|Datapath|pc|data[1]~3_combout  & ((!\CPU|Datapath|pc|data[1]~4_combout  & 
// (\CPU|Datapath|_adder2|Add0~33_sumout )) # (\CPU|Datapath|pc|data[1]~4_combout  & ((\CPU|Datapath|_plus2|Add0~33_sumout ))))) ) ) )

	.dataa(!\CPU|Datapath|_adder2|Add0~33_sumout ),
	.datab(!\CPU|Datapath|_plus2|Add0~33_sumout ),
	.datac(!\CPU|Datapath|pc|data[1]~4_combout ),
	.datad(!\CPU|Datapath|pc|data[1]~3_combout ),
	.datae(!\CPU|Datapath|_adder|Add0~33_sumout ),
	.dataf(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[9]~8 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[9]~8 .lut_mask = 64'h5300530F53F053FF;
defparam \CPU|Datapath|pcmux|f[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y37_N15
dffeas \CPU|Datapath|pc|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pcmux|f[9]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap4~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[9] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N36
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[10]~9 (
// Equation(s):
// \CPU|Datapath|pcmux|f[10]~9_combout  = ( \CPU|Datapath|REGFILE|data~340_combout  & ( \CPU|Datapath|_adder2|Add0~37_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout ) # ((!\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_plus2|Add0~37_sumout )) # 
// (\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|_adder|Add0~37_sumout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~340_combout  & ( \CPU|Datapath|_adder2|Add0~37_sumout  & ( (!\CPU|Datapath|pc|data[1]~3_combout  & 
// ((!\CPU|Datapath|pc|data[1]~4_combout ) # ((\CPU|Datapath|_plus2|Add0~37_sumout )))) # (\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|pc|data[1]~4_combout  & ((\CPU|Datapath|_adder|Add0~37_sumout )))) ) ) ) # ( 
// \CPU|Datapath|REGFILE|data~340_combout  & ( !\CPU|Datapath|_adder2|Add0~37_sumout  & ( (!\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|_plus2|Add0~37_sumout ))) # (\CPU|Datapath|pc|data[1]~3_combout  & 
// ((!\CPU|Datapath|pc|data[1]~4_combout ) # ((\CPU|Datapath|_adder|Add0~37_sumout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~340_combout  & ( !\CPU|Datapath|_adder2|Add0~37_sumout  & ( (\CPU|Datapath|pc|data[1]~4_combout  & 
// ((!\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_plus2|Add0~37_sumout )) # (\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|_adder|Add0~37_sumout ))))) ) ) )

	.dataa(!\CPU|Datapath|pc|data[1]~3_combout ),
	.datab(!\CPU|Datapath|pc|data[1]~4_combout ),
	.datac(!\CPU|Datapath|_plus2|Add0~37_sumout ),
	.datad(!\CPU|Datapath|_adder|Add0~37_sumout ),
	.datae(!\CPU|Datapath|REGFILE|data~340_combout ),
	.dataf(!\CPU|Datapath|_adder2|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[10]~9 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[10]~9 .lut_mask = 64'h021346578A9BCEDF;
defparam \CPU|Datapath|pcmux|f[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y36_N37
dffeas \CPU|Datapath|pc|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pcmux|f[10]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap4~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[10] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y40_N26
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[10]~41 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[10]~41_combout  = ( \CPU|Datapath|MDR|data [10] & ( (!\CPU|Datapath|regfilemux|f[10]~26_combout  & (!\CPU|Datapath|regfilemux|f[10]~27_combout  & (\CPU|Datapath|pc|data [10]))) # (\CPU|Datapath|regfilemux|f[10]~26_combout  & 
// ((!\CPU|Datapath|regfilemux|f[10]~27_combout ) # ((\CPU|Datapath|_adder|Add0~37_sumout )))) ) ) # ( !\CPU|Datapath|MDR|data [10] & ( (!\CPU|Datapath|regfilemux|f[10]~26_combout  & (!\CPU|Datapath|regfilemux|f[10]~27_combout  & (\CPU|Datapath|pc|data 
// [10]))) # (\CPU|Datapath|regfilemux|f[10]~26_combout  & (\CPU|Datapath|regfilemux|f[10]~27_combout  & ((\CPU|Datapath|_adder|Add0~37_sumout )))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[10]~26_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[10]~27_combout ),
	.datac(!\CPU|Datapath|pc|data [10]),
	.datad(!\CPU|Datapath|_adder|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MDR|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[10]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[10]~41 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[10]~41 .lut_mask = 64'h081908194C5D4C5D;
defparam \CPU|Datapath|regfilemux|f[10]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y38_N36
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[10]~42 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[10]~42_combout  = ( \CPU|Datapath|regfilemux|f[10]~41_combout  & ( \CPU|Datapath|ALU_IMM|Add0~41_sumout  & ( ((!\CPU|Datapath|regfilemux|f[10]~8_combout ) # ((\CPU|Datapath|regfilemux|f[9]~13_combout  & 
// \CPU|Datapath|ALU|Selector5~4_combout ))) # (\CPU|Datapath|regfilemux|f[15]~9_combout ) ) ) ) # ( !\CPU|Datapath|regfilemux|f[10]~41_combout  & ( \CPU|Datapath|ALU_IMM|Add0~41_sumout  & ( ((\CPU|Datapath|regfilemux|f[9]~13_combout  & 
// \CPU|Datapath|ALU|Selector5~4_combout )) # (\CPU|Datapath|regfilemux|f[15]~9_combout ) ) ) ) # ( \CPU|Datapath|regfilemux|f[10]~41_combout  & ( !\CPU|Datapath|ALU_IMM|Add0~41_sumout  & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout ) # 
// ((\CPU|Datapath|regfilemux|f[9]~13_combout  & \CPU|Datapath|ALU|Selector5~4_combout )) ) ) ) # ( !\CPU|Datapath|regfilemux|f[10]~41_combout  & ( !\CPU|Datapath|ALU_IMM|Add0~41_sumout  & ( (\CPU|Datapath|regfilemux|f[9]~13_combout  & 
// \CPU|Datapath|ALU|Selector5~4_combout ) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datac(!\CPU|Datapath|ALU|Selector5~4_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[10]~41_combout ),
	.dataf(!\CPU|Datapath|ALU_IMM|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[10]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[10]~42 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[10]~42 .lut_mask = 64'h0303FF035757FF57;
defparam \CPU|Datapath|regfilemux|f[10]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y38_N39
dffeas \CPU|Datapath|REGFILE|data~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[10]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~122 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N32
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~216 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~216_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~10_q  & ((!\CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|IR|data [2]) # 
// (\CPU|Datapath|REGFILE|data~26_q ))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~42_q  & ((!\CPU|Datapath|IR|data [2])))))) # (\CPU|Datapath|IR|data [0] & ((((\CPU|Datapath|IR|data [2]))) # 
// (\CPU|Datapath|REGFILE|data~58_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~58_q ),
	.datab(!\CPU|Datapath|IR|data [0]),
	.datac(!\CPU|Datapath|REGFILE|data~42_q ),
	.datad(!\CPU|Datapath|REGFILE|data~26_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~216 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~216 .lut_mask = 64'h0C3F1D1D33333333;
defparam \CPU|Datapath|REGFILE|data~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y39_N8
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~220 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~220_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~216_combout ))))) # (\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|REGFILE|data~216_combout  & 
// (\CPU|Datapath|REGFILE|data~74_q )) # (\CPU|Datapath|REGFILE|data~216_combout  & ((\CPU|Datapath|REGFILE|data~90_q )))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|REGFILE|data~216_combout ))))) # 
// (\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|REGFILE|data~216_combout  & ((\CPU|Datapath|REGFILE|data~106_q ))) # (\CPU|Datapath|REGFILE|data~216_combout  & (\CPU|Datapath|REGFILE|data~122_q ))))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~122_q ),
	.datac(!\CPU|Datapath|REGFILE|data~106_q ),
	.datad(!\CPU|Datapath|REGFILE|data~90_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~216_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~220 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~220 .lut_mask = 64'h05050505AAFFBBBB;
defparam \CPU|Datapath|REGFILE|data~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y39_N18
stratixiii_lcell_comb \CPU|Datapath|alumux|f[10]~30 (
// Equation(s):
// \CPU|Datapath|alumux|f[10]~30_combout  = ( \CPU|Control|WideOr18~combout  & ( \CPU|Datapath|IR|data [5] ) ) # ( !\CPU|Control|WideOr18~combout  & ( \CPU|Datapath|REGFILE|data~220_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|REGFILE|data~220_combout ),
	.datac(!\CPU|Datapath|IR|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[10]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[10]~30 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[10]~30 .lut_mask = 64'h333333330F0F0F0F;
defparam \CPU|Datapath|alumux|f[10]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~8 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~8_combout  = ( \CPU|Datapath|alumux|f[1]~26_combout  & ( \CPU|Datapath|REGFILE|data~308_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|REGFILE|data~316_combout ) ) ) ) # ( 
// !\CPU|Datapath|alumux|f[1]~26_combout  & ( \CPU|Datapath|REGFILE|data~308_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~340_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & 
// (\CPU|Datapath|REGFILE|data~348_combout )) ) ) ) # ( \CPU|Datapath|alumux|f[1]~26_combout  & ( !\CPU|Datapath|REGFILE|data~308_combout  & ( (\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|REGFILE|data~316_combout ) ) ) ) # ( 
// !\CPU|Datapath|alumux|f[1]~26_combout  & ( !\CPU|Datapath|REGFILE|data~308_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|REGFILE|data~340_combout ))) # (\CPU|Datapath|alumux|f[0]~22_combout  & 
// (\CPU|Datapath|REGFILE|data~348_combout )) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~348_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~316_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datae(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~8 .lut_mask = 64'h11BB050511BBAFAF;
defparam \CPU|Datapath|ALU|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y37_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector5~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector5~2_combout  = ( \CPU|Datapath|ALU|ShiftRight1~8_combout  & ( (\CPU|Datapath|ALU|Selector6~5_combout  & ((!\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Control|truncate~0_combout )) # (\CPU|Datapath|alumux|f[2]~21_combout  & 
// ((\CPU|Datapath|ALU|ShiftRight0~3_combout ))))) ) ) # ( !\CPU|Datapath|ALU|ShiftRight1~8_combout  & ( (\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Datapath|ALU|ShiftRight0~3_combout  & \CPU|Datapath|ALU|Selector6~5_combout )) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight0~3_combout ),
	.datad(!\CPU|Datapath|ALU|Selector6~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector5~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector5~2 .lut_mask = 64'h0005000500270027;
defparam \CPU|Datapath|ALU|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y37_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector5~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector5~3_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~17_combout  & ( !\CPU|Datapath|ALU|Selector5~2_combout  & ( (!\CPU|Datapath|ALU|Selector4~0_combout  & ((!\CPU|Datapath|ALU|Equal0~6_combout ) # ((\CPU|Control|truncate~0_combout  & 
// \CPU|Datapath|REGFILE|data~340_combout )))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~17_combout  & ( !\CPU|Datapath|ALU|Selector5~2_combout  & ( (!\CPU|Datapath|ALU|Equal0~6_combout ) # ((\CPU|Control|truncate~0_combout  & 
// \CPU|Datapath|REGFILE|data~340_combout )) ) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|ALU|Selector4~0_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftLeft0~17_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector5~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector5~3 .lut_mask = 64'hAABBA0B000000000;
defparam \CPU|Datapath|ALU|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y37_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight0~2 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight0~2_combout  = ( \CPU|Datapath|ALU|ShiftRight1~6_combout  & ( \CPU|Datapath|REGFILE|data~300_combout  ) ) # ( !\CPU|Datapath|ALU|ShiftRight1~6_combout  & ( \CPU|Datapath|REGFILE|data~292_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight0~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight0~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|Datapath|ALU|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y37_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight0~5 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight0~5_combout  = ( \CPU|Datapath|ALU|ShiftRight0~2_combout  & ( (\CPU|Datapath|ALU|ShiftRight1~8_combout ) # (\CPU|Datapath|alumux|f[2]~21_combout ) ) ) # ( !\CPU|Datapath|ALU|ShiftRight0~2_combout  & ( 
// (!\CPU|Datapath|alumux|f[2]~21_combout  & \CPU|Datapath|ALU|ShiftRight1~8_combout ) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight1~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight0~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight0~5 .lut_mask = 64'h2222222277777777;
defparam \CPU|Datapath|ALU|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y39_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector5~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector5~0_combout  = ( \CPU|Datapath|ALU|Selector6~1_combout  & ( (\CPU|Datapath|REGFILE|data~340_combout  & ((\CPU|Datapath|ALU|Equal0~8_combout ) # (\CPU|Datapath|alumux|f[10]~30_combout ))) ) ) # ( 
// !\CPU|Datapath|ALU|Selector6~1_combout  & ( (\CPU|Datapath|REGFILE|data~340_combout  & \CPU|Datapath|ALU|Equal0~8_combout ) ) )

	.dataa(!\CPU|Datapath|alumux|f[10]~30_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector5~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector5~0 .lut_mask = 64'h000F000F050F050F;
defparam \CPU|Datapath|ALU|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y37_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector5~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector5~1_combout  = ( \CPU|Control|truncate~0_combout  & ( \CPU|Datapath|ALU|Selector5~0_combout  ) ) # ( \CPU|Control|truncate~0_combout  & ( !\CPU|Datapath|ALU|Selector5~0_combout  & ( (\CPU|Datapath|ALU|Equal0~4_combout  & 
// ((!\CPU|Datapath|ALU|Selector14~1_combout  & ((\CPU|Datapath|REGFILE|data~292_combout ))) # (\CPU|Datapath|ALU|Selector14~1_combout  & (\CPU|Datapath|ALU|ShiftRight0~5_combout )))) ) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datab(!\CPU|Datapath|ALU|Selector14~1_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight0~5_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datae(!\CPU|Control|truncate~0_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector5~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector5~1 .lut_mask = 64'h000001450000FFFF;
defparam \CPU|Datapath|ALU|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y37_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector5~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector5~4_combout  = ( \CPU|Datapath|ALU|Selector5~1_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~31_combout  ) ) # ( !\CPU|Datapath|ALU|Selector5~1_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~31_combout  & ( 
// ((!\CPU|Datapath|ALU|Selector5~3_combout ) # ((\CPU|Datapath|ALU|Add0~44_sumout  & \CPU|Datapath|ALU|Equal0~3_combout ))) # (\CPU|Datapath|ALU|Selector6~2_combout ) ) ) ) # ( \CPU|Datapath|ALU|Selector5~1_combout  & ( 
// !\CPU|Datapath|ALU|ShiftLeft0~31_combout  ) ) # ( !\CPU|Datapath|ALU|Selector5~1_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~31_combout  & ( (!\CPU|Datapath|ALU|Selector5~3_combout ) # ((\CPU|Datapath|ALU|Add0~44_sumout  & 
// \CPU|Datapath|ALU|Equal0~3_combout )) ) ) )

	.dataa(!\CPU|Datapath|ALU|Add0~44_sumout ),
	.datab(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datac(!\CPU|Datapath|ALU|Selector6~2_combout ),
	.datad(!\CPU|Datapath|ALU|Selector5~3_combout ),
	.datae(!\CPU|Datapath|ALU|Selector5~1_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector5~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector5~4 .lut_mask = 64'hFF11FFFFFF1FFFFF;
defparam \CPU|Datapath|ALU|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y37_N1
dffeas \CPU|Datapath|MDR|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector13~5_combout ),
	.asdata(\CPU|Datapath|ALU|Selector5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU|Control|WideOr4~0_combout ),
	.sload(!\CPU|Control|state.stb1_odd~q ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[10] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y37_N24
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[2]~48 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[2]~48_combout  = ( \CPU|Control|state.s_and~q  & ( (\CPU|Datapath|IR|data [5] & (!\CPU|Control|state.lshf~q  & ((!\CPU|Datapath|IR|data [2]) # (\CPU|Control|state.s_add~q )))) ) ) # ( !\CPU|Control|state.s_and~q  & ( 
// (\CPU|Control|state.s_add~q  & (\CPU|Datapath|IR|data [5] & !\CPU|Control|state.lshf~q )) ) )

	.dataa(!\CPU|Control|state.s_add~q ),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(!\CPU|Control|state.lshf~q ),
	.datad(!\CPU|Datapath|IR|data [2]),
	.datae(gnd),
	.dataf(!\CPU|Control|state.s_and~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[2]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[2]~48 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[2]~48 .lut_mask = 64'h1010101030103010;
defparam \CPU|Datapath|regfilemux|f[2]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y37_N32
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[2]~49 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[2]~49_combout  = ( !\CPU|Datapath|regfilemux|f[10]~8_combout  & ( \CPU|Datapath|regfilemux|f[2]~48_combout  & ( (\CPU|Datapath|MDR|data [10] & (\CPU|Datapath|regfilemux|f[0]~2_combout  & !\CPU|Datapath|regfilemux|f[2]~10_combout 
// )) ) ) ) # ( \CPU|Datapath|regfilemux|f[10]~8_combout  & ( !\CPU|Datapath|regfilemux|f[2]~48_combout  & ( \CPU|Datapath|ALU|Selector13~5_combout  ) ) ) # ( !\CPU|Datapath|regfilemux|f[10]~8_combout  & ( !\CPU|Datapath|regfilemux|f[2]~48_combout  & ( 
// (\CPU|Datapath|MDR|data [10] & (\CPU|Datapath|regfilemux|f[0]~2_combout  & !\CPU|Datapath|regfilemux|f[2]~10_combout )) ) ) )

	.dataa(!\CPU|Datapath|MDR|data [10]),
	.datab(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datac(!\CPU|Datapath|ALU|Selector13~5_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.dataf(!\CPU|Datapath|regfilemux|f[2]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[2]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[2]~49 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[2]~49 .lut_mask = 64'h11000F0F11000000;
defparam \CPU|Datapath|regfilemux|f[2]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N8
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[2]~47 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[2]~47_combout  = ( \CPU|Datapath|pc|data [2] & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & (((!\CPU|Datapath|regfilemux|f[2]~10_combout )) # (\CPU|Datapath|_adder|Add0~5_sumout ))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  
// & (((\CPU|Datapath|MDR|data [2])))) ) ) # ( !\CPU|Datapath|pc|data [2] & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & (\CPU|Datapath|_adder|Add0~5_sumout  & (\CPU|Datapath|regfilemux|f[2]~10_combout ))) # (\CPU|Datapath|regfilemux|f[0]~2_combout  & 
// (((\CPU|Datapath|MDR|data [2])))) ) )

	.dataa(!\CPU|Datapath|_adder|Add0~5_sumout ),
	.datab(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.datad(!\CPU|Datapath|MDR|data [2]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[2]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[2]~47 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[2]~47 .lut_mask = 64'h04370437C4F7C4F7;
defparam \CPU|Datapath|regfilemux|f[2]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y37_N4
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[2]~50 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[2]~50_combout  = ( \CPU|Datapath|regfilemux|f[2]~47_combout  & ( (((\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~9_sumout )) # (\CPU|Datapath|regfilemux|f[6]~11_combout )) # 
// (\CPU|Datapath|regfilemux|f[2]~49_combout ) ) ) # ( !\CPU|Datapath|regfilemux|f[2]~47_combout  & ( ((\CPU|Datapath|regfilemux|f[15]~9_combout  & \CPU|Datapath|ALU_IMM|Add0~9_sumout )) # (\CPU|Datapath|regfilemux|f[2]~49_combout ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[2]~49_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[6]~11_combout ),
	.datad(!\CPU|Datapath|ALU_IMM|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[2]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[2]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[2]~50 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[2]~50 .lut_mask = 64'h557755775F7F5F7F;
defparam \CPU|Datapath|regfilemux|f[2]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y37_N29
dffeas \CPU|Datapath|REGFILE|data~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[2]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~114 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~114 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~280 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~280_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~2_q  & (!\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & ((((\CPU|Datapath|REGFILE|data~18_q ) # (\CPU|Datapath|storemux|f[2]~0_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( (!\CPU|Datapath|storemux|f[0]~2_combout  & (((\CPU|Datapath|REGFILE|data~34_q  & 
// (!\CPU|Datapath|storemux|f[2]~0_combout ))))) # (\CPU|Datapath|storemux|f[0]~2_combout  & ((((\CPU|Datapath|storemux|f[2]~0_combout ))) # (\CPU|Datapath|REGFILE|data~50_q ))) ) )

	.dataa(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~50_q ),
	.datac(!\CPU|Datapath|REGFILE|data~34_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~18_q ),
	.datag(!\CPU|Datapath|REGFILE|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~280 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~280 .lut_mask = 64'h0A551B555F551B55;
defparam \CPU|Datapath|REGFILE|data~280 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y37_N28
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~284 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~284_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~280_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~280_combout  & (\CPU|Datapath|REGFILE|data~66_q )) # (\CPU|Datapath|REGFILE|data~280_combout  & ((\CPU|Datapath|REGFILE|data~82_q )))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// (!\CPU|Datapath|storemux|f[2]~0_combout  & ((((\CPU|Datapath|REGFILE|data~280_combout ))))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((!\CPU|Datapath|REGFILE|data~280_combout  & ((\CPU|Datapath|REGFILE|data~98_q ))) # 
// (\CPU|Datapath|REGFILE|data~280_combout  & (\CPU|Datapath|REGFILE|data~114_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~114_q ),
	.datab(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~98_q ),
	.datad(!\CPU|Datapath|REGFILE|data~82_q ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~280_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~284 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~284 .lut_mask = 64'h03030303CCFFDDDD;
defparam \CPU|Datapath|REGFILE|data~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N2
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~5 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~5_sumout  = SUM(( \CPU|Datapath|IR|data [1] ) + ( \CPU|Datapath|pc|data [2] ) + ( \CPU|Datapath|_adder2|Add0~2  ))
// \CPU|Datapath|_adder2|Add0~6  = CARRY(( \CPU|Datapath|IR|data [1] ) + ( \CPU|Datapath|pc|data [2] ) + ( \CPU|Datapath|_adder2|Add0~2  ))

	.dataa(!\CPU|Datapath|pc|data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|IR|data [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~5_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~5 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \CPU|Datapath|_adder2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y36_N0
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[2]~1 (
// Equation(s):
// \CPU|Datapath|pcmux|f[2]~1_combout  = ( \CPU|Datapath|pc|data[1]~3_combout  & ( \CPU|Datapath|_adder2|Add0~5_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|REGFILE|data~284_combout )) # (\CPU|Datapath|pc|data[1]~4_combout  & 
// ((\CPU|Datapath|_adder|Add0~5_sumout ))) ) ) ) # ( !\CPU|Datapath|pc|data[1]~3_combout  & ( \CPU|Datapath|_adder2|Add0~5_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout ) # (\CPU|Datapath|_plus2|Add0~5_sumout ) ) ) ) # ( 
// \CPU|Datapath|pc|data[1]~3_combout  & ( !\CPU|Datapath|_adder2|Add0~5_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & (\CPU|Datapath|REGFILE|data~284_combout )) # (\CPU|Datapath|pc|data[1]~4_combout  & ((\CPU|Datapath|_adder|Add0~5_sumout ))) ) ) ) # 
// ( !\CPU|Datapath|pc|data[1]~3_combout  & ( !\CPU|Datapath|_adder2|Add0~5_sumout  & ( (\CPU|Datapath|_plus2|Add0~5_sumout  & \CPU|Datapath|pc|data[1]~4_combout ) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~284_combout ),
	.datab(!\CPU|Datapath|_plus2|Add0~5_sumout ),
	.datac(!\CPU|Datapath|_adder|Add0~5_sumout ),
	.datad(!\CPU|Datapath|pc|data[1]~4_combout ),
	.datae(!\CPU|Datapath|pc|data[1]~3_combout ),
	.dataf(!\CPU|Datapath|_adder2|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[2]~1 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[2]~1 .lut_mask = 64'h0033550FFF33550F;
defparam \CPU|Datapath|pcmux|f[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y36_N1
dffeas \CPU|Datapath|pc|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pcmux|f[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap4~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[2] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N4
stratixiii_lcell_comb \CPU|Datapath|_adder2|Add0~9 (
// Equation(s):
// \CPU|Datapath|_adder2|Add0~9_sumout  = SUM(( \CPU|Datapath|pc|data [3] ) + ( \CPU|Datapath|IR|data [2] ) + ( \CPU|Datapath|_adder2|Add0~6  ))
// \CPU|Datapath|_adder2|Add0~10  = CARRY(( \CPU|Datapath|pc|data [3] ) + ( \CPU|Datapath|IR|data [2] ) + ( \CPU|Datapath|_adder2|Add0~6  ))

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [2]),
	.datac(gnd),
	.datad(!\CPU|Datapath|pc|data [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Datapath|_adder2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Datapath|_adder2|Add0~9_sumout ),
	.cout(\CPU|Datapath|_adder2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|_adder2|Add0~9 .extended_lut = "off";
defparam \CPU|Datapath|_adder2|Add0~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \CPU|Datapath|_adder2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y37_N24
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[4]~3 (
// Equation(s):
// \CPU|Datapath|pcmux|f[4]~3_combout  = ( \CPU|Datapath|_plus2|Add0~13_sumout  & ( \CPU|Datapath|_adder|Add0~13_sumout  & ( ((!\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder2|Add0~13_sumout )) # (\CPU|Datapath|pc|data[1]~3_combout  & 
// ((\CPU|Datapath|REGFILE|data~380_combout )))) # (\CPU|Datapath|pc|data[1]~4_combout ) ) ) ) # ( !\CPU|Datapath|_plus2|Add0~13_sumout  & ( \CPU|Datapath|_adder|Add0~13_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & 
// ((!\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder2|Add0~13_sumout )) # (\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|REGFILE|data~380_combout ))))) # (\CPU|Datapath|pc|data[1]~4_combout  & (((\CPU|Datapath|pc|data[1]~3_combout )))) ) 
// ) ) # ( \CPU|Datapath|_plus2|Add0~13_sumout  & ( !\CPU|Datapath|_adder|Add0~13_sumout  & ( (!\CPU|Datapath|pc|data[1]~4_combout  & ((!\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder2|Add0~13_sumout )) # (\CPU|Datapath|pc|data[1]~3_combout  & 
// ((\CPU|Datapath|REGFILE|data~380_combout ))))) # (\CPU|Datapath|pc|data[1]~4_combout  & (((!\CPU|Datapath|pc|data[1]~3_combout )))) ) ) ) # ( !\CPU|Datapath|_plus2|Add0~13_sumout  & ( !\CPU|Datapath|_adder|Add0~13_sumout  & ( 
// (!\CPU|Datapath|pc|data[1]~4_combout  & ((!\CPU|Datapath|pc|data[1]~3_combout  & (\CPU|Datapath|_adder2|Add0~13_sumout )) # (\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|REGFILE|data~380_combout ))))) ) ) )

	.dataa(!\CPU|Datapath|_adder2|Add0~13_sumout ),
	.datab(!\CPU|Datapath|pc|data[1]~4_combout ),
	.datac(!\CPU|Datapath|pc|data[1]~3_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datae(!\CPU|Datapath|_plus2|Add0~13_sumout ),
	.dataf(!\CPU|Datapath|_adder|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[4]~3 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[4]~3 .lut_mask = 64'h404C707C434F737F;
defparam \CPU|Datapath|pcmux|f[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y37_N25
dffeas \CPU|Datapath|pc|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pcmux|f[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap4~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[4] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N36
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[4]~20 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[4]~20_combout  = ( \CPU|Datapath|MDR|data [4] & ( \CPU|Datapath|pc|data [4] & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout  & ((!\CPU|Datapath|regfilemux|f[2]~10_combout  & ((!\CPU|Datapath|regfilemux|f[0]~2_combout ))) # 
// (\CPU|Datapath|regfilemux|f[2]~10_combout  & ((\CPU|Datapath|regfilemux|f[0]~2_combout ) # (\CPU|Datapath|_adder|Add0~13_sumout ))))) ) ) ) # ( !\CPU|Datapath|MDR|data [4] & ( \CPU|Datapath|pc|data [4] & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout  & 
// (!\CPU|Datapath|regfilemux|f[0]~2_combout  & ((!\CPU|Datapath|regfilemux|f[2]~10_combout ) # (\CPU|Datapath|_adder|Add0~13_sumout )))) ) ) ) # ( \CPU|Datapath|MDR|data [4] & ( !\CPU|Datapath|pc|data [4] & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout  & 
// (\CPU|Datapath|regfilemux|f[2]~10_combout  & ((\CPU|Datapath|regfilemux|f[0]~2_combout ) # (\CPU|Datapath|_adder|Add0~13_sumout )))) ) ) ) # ( !\CPU|Datapath|MDR|data [4] & ( !\CPU|Datapath|pc|data [4] & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout  & 
// (\CPU|Datapath|_adder|Add0~13_sumout  & (\CPU|Datapath|regfilemux|f[2]~10_combout  & !\CPU|Datapath|regfilemux|f[0]~2_combout ))) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datab(!\CPU|Datapath|_adder|Add0~13_sumout ),
	.datac(!\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datae(!\CPU|Datapath|MDR|data [4]),
	.dataf(!\CPU|Datapath|pc|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[4]~20 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[4]~20 .lut_mask = 64'h0200020AA200A20A;
defparam \CPU|Datapath|regfilemux|f[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y38_N10
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[4]~19 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[4]~19_combout  = ( !\CPU|Datapath|regfilemux|f[10]~8_combout  & ( (\CPU|Datapath|MDR|data [12] & (\CPU|Datapath|regfilemux|f[0]~2_combout  & !\CPU|Datapath|regfilemux|f[2]~10_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|MDR|data [12]),
	.datac(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[4]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[4]~19 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[4]~19 .lut_mask = 64'h0300030000000000;
defparam \CPU|Datapath|regfilemux|f[4]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N28
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[4]~21 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[4]~21_combout  = ( \CPU|Datapath|regfilemux|f[4]~19_combout  & ( \CPU|Datapath|ALU_IMM|Add0~17_sumout  ) ) # ( !\CPU|Datapath|regfilemux|f[4]~19_combout  & ( \CPU|Datapath|ALU_IMM|Add0~17_sumout  & ( 
// (((\CPU|Datapath|regfilemux|f[9]~13_combout  & \CPU|Datapath|ALU|Selector11~5_combout )) # (\CPU|Datapath|regfilemux|f[4]~20_combout )) # (\CPU|Datapath|regfilemux|f[15]~9_combout ) ) ) ) # ( \CPU|Datapath|regfilemux|f[4]~19_combout  & ( 
// !\CPU|Datapath|ALU_IMM|Add0~17_sumout  ) ) # ( !\CPU|Datapath|regfilemux|f[4]~19_combout  & ( !\CPU|Datapath|ALU_IMM|Add0~17_sumout  & ( ((\CPU|Datapath|regfilemux|f[9]~13_combout  & \CPU|Datapath|ALU|Selector11~5_combout )) # 
// (\CPU|Datapath|regfilemux|f[4]~20_combout ) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datac(!\CPU|Datapath|ALU|Selector11~5_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[4]~20_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[4]~19_combout ),
	.dataf(!\CPU|Datapath|ALU_IMM|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[4]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[4]~21 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[4]~21 .lut_mask = 64'h03FFFFFF57FFFFFF;
defparam \CPU|Datapath|regfilemux|f[4]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N25
dffeas \CPU|Datapath|REGFILE|data~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[4]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~116 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N8
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~376 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~376_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~4_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (\CPU|Datapath|REGFILE|data~20_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~36_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~52_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) 
// ) )

	.dataa(!\CPU|Datapath|REGFILE|data~52_q ),
	.datab(!\CPU|Datapath|REGFILE|data~20_q ),
	.datac(!\CPU|Datapath|REGFILE|data~36_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~376 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~376 .lut_mask = 64'h0F000F0033FF55FF;
defparam \CPU|Datapath|REGFILE|data~376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N24
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~380 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~380_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~376_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~376_combout  & ((\CPU|Datapath|REGFILE|data~68_q ))) # (\CPU|Datapath|REGFILE|data~376_combout  & (\CPU|Datapath|REGFILE|data~84_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~376_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|REGFILE|data~376_combout  & ((\CPU|Datapath|REGFILE|data~100_q ))) # 
// (\CPU|Datapath|REGFILE|data~376_combout  & (\CPU|Datapath|REGFILE|data~116_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~116_q ),
	.datab(!\CPU|Datapath|REGFILE|data~84_q ),
	.datac(!\CPU|Datapath|REGFILE|data~100_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~376_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~380 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~380 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|Datapath|REGFILE|data~380 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~8 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~8_combout  = ( \CPU|Datapath|alumux|f[1]~26_combout  & ( \CPU|Datapath|REGFILE|data~380_combout  ) ) # ( !\CPU|Datapath|alumux|f[1]~26_combout  & ( \CPU|Datapath|REGFILE|data~284_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~284_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~8 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|Datapath|ALU|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N26
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~11 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~11_combout  = ( \CPU|Datapath|REGFILE|data~276_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout ) # (\CPU|Datapath|REGFILE|data~364_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~276_combout  & ( 
// (\CPU|Datapath|alumux|f[1]~26_combout  & \CPU|Datapath|REGFILE|data~364_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~11 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~11 .lut_mask = 64'h03030303CFCFCFCF;
defparam \CPU|Datapath|ALU|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y38_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~12 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~12_combout  = ( \CPU|Datapath|REGFILE|data~356_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout ) # ((\CPU|Control|truncate~0_combout  & \CPU|Datapath|REGFILE|data~332_combout )) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~356_combout  & ( (\CPU|Control|truncate~0_combout  & (\CPU|Datapath|REGFILE|data~332_combout  & \CPU|Datapath|alumux|f[1]~26_combout )) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~332_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~12 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~12 .lut_mask = 64'h00050005FF05FF05;
defparam \CPU|Datapath|ALU|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector13~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector13~0_combout  = ( \CPU|Datapath|alumux|f[2]~21_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|ALU|ShiftLeft0~12_combout ) ) ) ) # ( 
// !\CPU|Datapath|alumux|f[2]~21_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|ALU|ShiftLeft0~8_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout  & 
// ((\CPU|Datapath|ALU|ShiftLeft0~11_combout ))) ) ) ) # ( \CPU|Datapath|alumux|f[2]~21_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( (\CPU|Datapath|ALU|ShiftLeft0~12_combout  & \CPU|Datapath|alumux|f[0]~22_combout ) ) ) ) # ( 
// !\CPU|Datapath|alumux|f[2]~21_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|ALU|ShiftLeft0~8_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout  & 
// ((\CPU|Datapath|ALU|ShiftLeft0~11_combout ))) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~8_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~11_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~12_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector13~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector13~0 .lut_mask = 64'h5533000F5533FF0F;
defparam \CPU|Datapath|ALU|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y37_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector13~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector13~2_combout  = ( \CPU|Datapath|ALU|Selector9~0_combout  & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Datapath|ALU|ShiftRight1~8_combout  & ((\CPU|Control|truncate~0_combout )))) # (\CPU|Datapath|alumux|f[2]~21_combout  & 
// (((\CPU|Datapath|ALU|ShiftRight0~3_combout )))) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight1~8_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight0~3_combout ),
	.datad(!\CPU|Control|truncate~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector13~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector13~2 .lut_mask = 64'h0000000005270527;
defparam \CPU|Datapath|ALU|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y37_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~1_combout  = ( \CPU|Datapath|REGFILE|data~284_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|REGFILE|data~268_combout )))) # 
// (\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~132_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout ))) ) ) # ( !\CPU|Datapath|REGFILE|data~284_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & 
// (((\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|REGFILE|data~268_combout )))) # (\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~132_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~268_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~1 .lut_mask = 64'h101C101CD0DCD0DC;
defparam \CPU|Datapath|ALU|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y36_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector13~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector13~3_combout  = ( \CPU|Datapath|alumux|f[2]~21_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|Selector2~0_combout  & ((\CPU|Datapath|REGFILE|data~284_combout ))) # (\CPU|Control|Selector2~0_combout  & 
// (!\CPU|Control|Selector1~0_combout  & !\CPU|Datapath|REGFILE|data~284_combout )))) ) ) # ( !\CPU|Datapath|alumux|f[2]~21_combout  & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector1~0_combout  & (!\CPU|Control|Selector2~0_combout  $ 
// (!\CPU|Datapath|REGFILE|data~284_combout )))) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|Selector2~0_combout ),
	.datac(!\CPU|Control|Selector1~0_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~284_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector13~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector13~3 .lut_mask = 64'h2080208020882088;
defparam \CPU|Datapath|ALU|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y37_N22
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector13~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector13~4_combout  = ( !\CPU|Datapath|ALU|Selector13~3_combout  & ( \CPU|Datapath|ALU|Add0~12_sumout  & ( (!\CPU|Datapath|ALU|Equal0~3_combout  & (!\CPU|Datapath|ALU|Selector15~4_combout  & ((!\CPU|Datapath|ALU|Selector9~1_combout ) # 
// (!\CPU|Datapath|ALU|Selector14~5_combout )))) ) ) ) # ( !\CPU|Datapath|ALU|Selector13~3_combout  & ( !\CPU|Datapath|ALU|Add0~12_sumout  & ( (!\CPU|Datapath|ALU|Selector15~4_combout  & ((!\CPU|Datapath|ALU|Selector9~1_combout ) # 
// (!\CPU|Datapath|ALU|Selector14~5_combout ))) ) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datab(!\CPU|Datapath|ALU|Selector15~4_combout ),
	.datac(!\CPU|Datapath|ALU|Selector9~1_combout ),
	.datad(!\CPU|Datapath|ALU|Selector14~5_combout ),
	.datae(!\CPU|Datapath|ALU|Selector13~3_combout ),
	.dataf(!\CPU|Datapath|ALU|Add0~12_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector13~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector13~4 .lut_mask = 64'hCCC0000088800000;
defparam \CPU|Datapath|ALU|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y37_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector13~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector13~1_combout  = ( \CPU|Datapath|ALU|ShiftRight1~8_combout  & ( (\CPU|Datapath|ALU|Selector10~0_combout  & ((!\CPU|Datapath|alumux|f[2]~21_combout ) # (\CPU|Datapath|ALU|ShiftRight0~2_combout ))) ) ) # ( 
// !\CPU|Datapath|ALU|ShiftRight1~8_combout  & ( (\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Datapath|ALU|ShiftRight0~2_combout  & \CPU|Datapath|ALU|Selector10~0_combout )) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|ShiftRight0~2_combout ),
	.datad(!\CPU|Datapath|ALU|Selector10~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector13~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector13~1 .lut_mask = 64'h0005000500AF00AF;
defparam \CPU|Datapath|ALU|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y37_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector13~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector13~5_combout  = ( \CPU|Datapath|ALU|Selector13~1_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~5_combout  & ( (!\CPU|Datapath|ALU|Selector13~4_combout ) # ((\CPU|Datapath|ALU|Selector13~0_combout  & 
// \CPU|Datapath|ALU|Selector14~2_combout )) ) ) ) # ( !\CPU|Datapath|ALU|Selector13~1_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~5_combout  & ( (!\CPU|Datapath|ALU|Selector13~4_combout ) # ((\CPU|Datapath|ALU|Selector13~0_combout  & 
// \CPU|Datapath|ALU|Selector14~2_combout )) ) ) ) # ( \CPU|Datapath|ALU|Selector13~1_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~5_combout  ) ) # ( !\CPU|Datapath|ALU|Selector13~1_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~5_combout  & ( 
// ((!\CPU|Datapath|ALU|Selector13~4_combout ) # ((\CPU|Datapath|ALU|Selector13~0_combout  & \CPU|Datapath|ALU|Selector14~2_combout ))) # (\CPU|Datapath|ALU|Selector13~2_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector13~0_combout ),
	.datab(!\CPU|Datapath|ALU|Selector13~2_combout ),
	.datac(!\CPU|Datapath|ALU|Selector14~2_combout ),
	.datad(!\CPU|Datapath|ALU|Selector13~4_combout ),
	.datae(!\CPU|Datapath|ALU|Selector13~1_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector13~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector13~5 .lut_mask = 64'hFF37FFFFFF05FF05;
defparam \CPU|Datapath|ALU|Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y38_N9
dffeas \CPU|Datapath|MDR|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|ALU|Selector13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MDR|data[2]~0_combout ),
	.sload(vcc),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[2] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y35_N39
dffeas \CPU|Datapath|IR|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[2] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y37_N20
stratixiii_lcell_comb \CPU|Datapath|pcmux|f[3]~2 (
// Equation(s):
// \CPU|Datapath|pcmux|f[3]~2_combout  = ( \CPU|Datapath|_plus2|Add0~9_sumout  & ( \CPU|Datapath|pc|data[1]~4_combout  & ( (!\CPU|Datapath|pc|data[1]~3_combout ) # (\CPU|Datapath|_adder|Add0~9_sumout ) ) ) ) # ( !\CPU|Datapath|_plus2|Add0~9_sumout  & ( 
// \CPU|Datapath|pc|data[1]~4_combout  & ( (\CPU|Datapath|pc|data[1]~3_combout  & \CPU|Datapath|_adder|Add0~9_sumout ) ) ) ) # ( \CPU|Datapath|_plus2|Add0~9_sumout  & ( !\CPU|Datapath|pc|data[1]~4_combout  & ( (!\CPU|Datapath|pc|data[1]~3_combout  & 
// (\CPU|Datapath|_adder2|Add0~9_sumout )) # (\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|REGFILE|data~276_combout ))) ) ) ) # ( !\CPU|Datapath|_plus2|Add0~9_sumout  & ( !\CPU|Datapath|pc|data[1]~4_combout  & ( (!\CPU|Datapath|pc|data[1]~3_combout  
// & (\CPU|Datapath|_adder2|Add0~9_sumout )) # (\CPU|Datapath|pc|data[1]~3_combout  & ((\CPU|Datapath|REGFILE|data~276_combout ))) ) ) )

	.dataa(!\CPU|Datapath|_adder2|Add0~9_sumout ),
	.datab(!\CPU|Datapath|REGFILE|data~276_combout ),
	.datac(!\CPU|Datapath|pc|data[1]~3_combout ),
	.datad(!\CPU|Datapath|_adder|Add0~9_sumout ),
	.datae(!\CPU|Datapath|_plus2|Add0~9_sumout ),
	.dataf(!\CPU|Datapath|pc|data[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pcmux|f[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pcmux|f[3]~2 .extended_lut = "off";
defparam \CPU|Datapath|pcmux|f[3]~2 .lut_mask = 64'h53535353000FF0FF;
defparam \CPU|Datapath|pcmux|f[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y37_N21
dffeas \CPU|Datapath|pc|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pcmux|f[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.trap4~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[3] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N32
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[3]~51 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[3]~51_combout  = ( \CPU|Datapath|MDR|data [3] & ( \CPU|Datapath|_adder|Add0~9_sumout  & ( ((\CPU|Datapath|regfilemux|f[0]~2_combout ) # (\CPU|Datapath|pc|data [3])) # (\CPU|Datapath|regfilemux|f[2]~10_combout ) ) ) ) # ( 
// !\CPU|Datapath|MDR|data [3] & ( \CPU|Datapath|_adder|Add0~9_sumout  & ( (!\CPU|Datapath|regfilemux|f[0]~2_combout  & ((\CPU|Datapath|pc|data [3]) # (\CPU|Datapath|regfilemux|f[2]~10_combout ))) ) ) ) # ( \CPU|Datapath|MDR|data [3] & ( 
// !\CPU|Datapath|_adder|Add0~9_sumout  & ( ((!\CPU|Datapath|regfilemux|f[2]~10_combout  & \CPU|Datapath|pc|data [3])) # (\CPU|Datapath|regfilemux|f[0]~2_combout ) ) ) ) # ( !\CPU|Datapath|MDR|data [3] & ( !\CPU|Datapath|_adder|Add0~9_sumout  & ( 
// (!\CPU|Datapath|regfilemux|f[2]~10_combout  & (\CPU|Datapath|pc|data [3] & !\CPU|Datapath|regfilemux|f[0]~2_combout )) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|pc|data [3]),
	.datad(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datae(!\CPU|Datapath|MDR|data [3]),
	.dataf(!\CPU|Datapath|_adder|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[3]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[3]~51 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[3]~51 .lut_mask = 64'h0A000AFF5F005FFF;
defparam \CPU|Datapath|regfilemux|f[3]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y35_N0
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[3]~52 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[3]~52_combout  = ( \CPU|Control|state.s_and~q  & ( (!\CPU|Control|state.lshf~q  & (\CPU|Datapath|IR|data [5] & ((!\CPU|Datapath|IR|data [3]) # (\CPU|Control|state.s_add~q )))) ) ) # ( !\CPU|Control|state.s_and~q  & ( 
// (!\CPU|Control|state.lshf~q  & (\CPU|Control|state.s_add~q  & \CPU|Datapath|IR|data [5])) ) )

	.dataa(!\CPU|Control|state.lshf~q ),
	.datab(!\CPU|Control|state.s_add~q ),
	.datac(!\CPU|Datapath|IR|data [3]),
	.datad(!\CPU|Datapath|IR|data [5]),
	.datae(gnd),
	.dataf(!\CPU|Control|state.s_and~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[3]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[3]~52 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[3]~52 .lut_mask = 64'h0022002200A200A2;
defparam \CPU|Datapath|regfilemux|f[3]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N16
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[3]~53 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[3]~53_combout  = ( \CPU|Datapath|MDR|data [11] & ( \CPU|Datapath|regfilemux|f[0]~2_combout  & ( (!\CPU|Datapath|regfilemux|f[10]~8_combout  & (((!\CPU|Datapath|regfilemux|f[2]~10_combout )))) # 
// (\CPU|Datapath|regfilemux|f[10]~8_combout  & (!\CPU|Datapath|regfilemux|f[3]~52_combout  & ((\CPU|Datapath|ALU|Selector12~7_combout )))) ) ) ) # ( !\CPU|Datapath|MDR|data [11] & ( \CPU|Datapath|regfilemux|f[0]~2_combout  & ( 
// (\CPU|Datapath|regfilemux|f[10]~8_combout  & (!\CPU|Datapath|regfilemux|f[3]~52_combout  & \CPU|Datapath|ALU|Selector12~7_combout )) ) ) ) # ( \CPU|Datapath|MDR|data [11] & ( !\CPU|Datapath|regfilemux|f[0]~2_combout  & ( 
// (\CPU|Datapath|regfilemux|f[10]~8_combout  & (!\CPU|Datapath|regfilemux|f[3]~52_combout  & \CPU|Datapath|ALU|Selector12~7_combout )) ) ) ) # ( !\CPU|Datapath|MDR|data [11] & ( !\CPU|Datapath|regfilemux|f[0]~2_combout  & ( 
// (\CPU|Datapath|regfilemux|f[10]~8_combout  & (!\CPU|Datapath|regfilemux|f[3]~52_combout  & \CPU|Datapath|ALU|Selector12~7_combout )) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[3]~52_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[2]~10_combout ),
	.datad(!\CPU|Datapath|ALU|Selector12~7_combout ),
	.datae(!\CPU|Datapath|MDR|data [11]),
	.dataf(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[3]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[3]~53 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[3]~53 .lut_mask = 64'h004400440044A0E4;
defparam \CPU|Datapath|regfilemux|f[3]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y38_N20
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[3]~54 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[3]~54_combout  = ( \CPU|Datapath|regfilemux|f[3]~53_combout  ) # ( !\CPU|Datapath|regfilemux|f[3]~53_combout  & ( (!\CPU|Datapath|regfilemux|f[15]~9_combout  & (\CPU|Datapath|regfilemux|f[6]~11_combout  & 
// (\CPU|Datapath|regfilemux|f[3]~51_combout ))) # (\CPU|Datapath|regfilemux|f[15]~9_combout  & (((\CPU|Datapath|regfilemux|f[6]~11_combout  & \CPU|Datapath|regfilemux|f[3]~51_combout )) # (\CPU|Datapath|ALU_IMM|Add0~13_sumout ))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[6]~11_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[3]~51_combout ),
	.datad(!\CPU|Datapath|ALU_IMM|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[3]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[3]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[3]~54 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[3]~54 .lut_mask = 64'h03570357FFFFFFFF;
defparam \CPU|Datapath|regfilemux|f[3]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y36_N25
dffeas \CPU|Datapath|REGFILE|data~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[3]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~83 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~83 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y36_N20
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~272 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~272_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~3_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  
// & (\CPU|Datapath|REGFILE|data~19_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|storemux|f[0]~2_combout  & ((\CPU|Datapath|REGFILE|data~35_q ))) # (\CPU|Datapath|storemux|f[0]~2_combout  & (\CPU|Datapath|REGFILE|data~51_q )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|storemux|f[0]~2_combout ))))) 
// ) )

	.dataa(!\CPU|Datapath|REGFILE|data~19_q ),
	.datab(!\CPU|Datapath|REGFILE|data~51_q ),
	.datac(!\CPU|Datapath|REGFILE|data~35_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|storemux|f[0]~2_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~272 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~272 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|Datapath|REGFILE|data~272 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y36_N32
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~276 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~276_combout  = ( !\CPU|Datapath|storemux|f[1]~1_combout  & ( ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~272_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & 
// ((!\CPU|Datapath|REGFILE|data~272_combout  & ((\CPU|Datapath|REGFILE|data~67_q ))) # (\CPU|Datapath|REGFILE|data~272_combout  & (\CPU|Datapath|REGFILE|data~83_q ))))) ) ) # ( \CPU|Datapath|storemux|f[1]~1_combout  & ( 
// ((!\CPU|Datapath|storemux|f[2]~0_combout  & (((\CPU|Datapath|REGFILE|data~272_combout )))) # (\CPU|Datapath|storemux|f[2]~0_combout  & ((!\CPU|Datapath|REGFILE|data~272_combout  & ((\CPU|Datapath|REGFILE|data~99_q ))) # 
// (\CPU|Datapath|REGFILE|data~272_combout  & (\CPU|Datapath|REGFILE|data~115_q ))))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~83_q ),
	.datab(!\CPU|Datapath|REGFILE|data~115_q ),
	.datac(!\CPU|Datapath|REGFILE|data~99_q ),
	.datad(!\CPU|Datapath|storemux|f[2]~0_combout ),
	.datae(!\CPU|Datapath|storemux|f[1]~1_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~272_combout ),
	.datag(!\CPU|Datapath|REGFILE|data~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~276 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~276 .lut_mask = 64'h000F000FFF55FF33;
defparam \CPU|Datapath|REGFILE|data~276 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y37_N30
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~6_combout  = ( \CPU|Control|WideOr17~combout  & ( \CPU|Datapath|alumux|f[3]~24_combout  & ( !\CPU|Datapath|ALU|Selector15~4_combout  ) ) ) # ( !\CPU|Control|WideOr17~combout  & ( \CPU|Datapath|alumux|f[3]~24_combout  & ( 
// (!\CPU|Datapath|ALU|Selector15~4_combout  & ((!\CPU|Control|Selector2~0_combout  & ((!\CPU|Datapath|REGFILE|data~276_combout ))) # (\CPU|Control|Selector2~0_combout  & ((\CPU|Datapath|REGFILE|data~276_combout ) # (\CPU|Control|Selector1~0_combout ))))) ) 
// ) ) # ( \CPU|Control|WideOr17~combout  & ( !\CPU|Datapath|alumux|f[3]~24_combout  & ( !\CPU|Datapath|ALU|Selector15~4_combout  ) ) ) # ( !\CPU|Control|WideOr17~combout  & ( !\CPU|Datapath|alumux|f[3]~24_combout  & ( 
// (!\CPU|Datapath|ALU|Selector15~4_combout  & ((!\CPU|Control|Selector2~0_combout  $ (\CPU|Datapath|REGFILE|data~276_combout )) # (\CPU|Control|Selector1~0_combout ))) ) ) )

	.dataa(!\CPU|Control|Selector2~0_combout ),
	.datab(!\CPU|Control|Selector1~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~276_combout ),
	.datad(!\CPU|Datapath|ALU|Selector15~4_combout ),
	.datae(!\CPU|Control|WideOr17~combout ),
	.dataf(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~6 .lut_mask = 64'hB700FF00B500FF00;
defparam \CPU|Datapath|ALU|Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~3_combout  = ( \CPU|Datapath|alumux|f[2]~21_combout  & ( (\CPU|Datapath|ALU|Equal0~5_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout  & !\CPU|Datapath|alumux|f[1]~26_combout )) ) ) # ( !\CPU|Datapath|alumux|f[2]~21_combout  
// & ( \CPU|Datapath|ALU|Equal0~5_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~3 .lut_mask = 64'h3333333330003000;
defparam \CPU|Datapath|ALU|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~4_combout  = ( \CPU|Control|truncate~0_combout  & ( (\CPU|Datapath|alumux|f[3]~24_combout  & (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & ((\CPU|Datapath|ALU|Selector12~3_combout ) # (\CPU|Datapath|ALU|Equal0~4_combout )))) ) )

	.dataa(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datac(!\CPU|Datapath|ALU|Selector12~3_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|truncate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~4 .lut_mask = 64'h0000000015001500;
defparam \CPU|Datapath|ALU|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y38_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~5_combout  = ( \CPU|Datapath|ALU|Equal0~3_combout  & ( \CPU|Datapath|ALU|Add0~16_sumout  ) ) # ( !\CPU|Datapath|ALU|Equal0~3_combout  & ( \CPU|Datapath|ALU|Add0~16_sumout  & ( (\CPU|Datapath|ALU|Selector12~4_combout  & 
// ((!\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Datapath|ALU|ShiftRight1~10_combout )) # (\CPU|Datapath|alumux|f[2]~21_combout  & ((\CPU|Datapath|REGFILE|data~292_combout ))))) ) ) ) # ( \CPU|Datapath|ALU|Equal0~3_combout  & ( 
// !\CPU|Datapath|ALU|Add0~16_sumout  & ( (\CPU|Datapath|ALU|Selector12~4_combout  & ((!\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Datapath|ALU|ShiftRight1~10_combout )) # (\CPU|Datapath|alumux|f[2]~21_combout  & ((\CPU|Datapath|REGFILE|data~292_combout 
// ))))) ) ) ) # ( !\CPU|Datapath|ALU|Equal0~3_combout  & ( !\CPU|Datapath|ALU|Add0~16_sumout  & ( (\CPU|Datapath|ALU|Selector12~4_combout  & ((!\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Datapath|ALU|ShiftRight1~10_combout )) # 
// (\CPU|Datapath|alumux|f[2]~21_combout  & ((\CPU|Datapath|REGFILE|data~292_combout ))))) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftRight1~10_combout ),
	.datab(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datac(!\CPU|Datapath|ALU|Selector12~4_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datae(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.dataf(!\CPU|Datapath|ALU|Add0~16_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~5 .lut_mask = 64'h040704070407FFFF;
defparam \CPU|Datapath|ALU|Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y38_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~0_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~13_combout  & ( (\CPU|Datapath|ALU|Selector14~5_combout  & ((\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|ALU|ShiftLeft0~14_combout ))) ) ) # ( 
// !\CPU|Datapath|ALU|ShiftLeft0~13_combout  & ( (\CPU|Datapath|ALU|ShiftLeft0~14_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|ALU|Selector14~5_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~14_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|ALU|Selector14~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~0 .lut_mask = 64'h00300030003F003F;
defparam \CPU|Datapath|ALU|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y39_N30
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~9 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~9_combout  = ( \CPU|Datapath|REGFILE|data~340_combout  & ( (\CPU|Datapath|REGFILE|data~324_combout ) # (\CPU|Datapath|alumux|f[1]~26_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~340_combout  & ( 
// (!\CPU|Datapath|alumux|f[1]~26_combout  & \CPU|Datapath|REGFILE|data~324_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~324_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~340_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~9 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~9 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|Datapath|ALU|ShiftRight1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y37_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~1_combout  = ( \CPU|Datapath|REGFILE|data~276_combout  & ( \CPU|Datapath|REGFILE|data~372_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout )) # 
// (\CPU|Datapath|REGFILE|data~380_combout ))) # (\CPU|Datapath|alumux|f[1]~26_combout  & (((\CPU|Datapath|REGFILE|data~364_combout ) # (\CPU|Datapath|alumux|f[0]~22_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~276_combout  & ( 
// \CPU|Datapath|REGFILE|data~372_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~380_combout  & (\CPU|Datapath|alumux|f[0]~22_combout ))) # (\CPU|Datapath|alumux|f[1]~26_combout  & (((\CPU|Datapath|REGFILE|data~364_combout 
// ) # (\CPU|Datapath|alumux|f[0]~22_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~276_combout  & ( !\CPU|Datapath|REGFILE|data~372_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout )) # 
// (\CPU|Datapath|REGFILE|data~380_combout ))) # (\CPU|Datapath|alumux|f[1]~26_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout  & \CPU|Datapath|REGFILE|data~364_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~276_combout  & ( 
// !\CPU|Datapath|REGFILE|data~372_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~380_combout  & (\CPU|Datapath|alumux|f[0]~22_combout ))) # (\CPU|Datapath|alumux|f[1]~26_combout  & (((!\CPU|Datapath|alumux|f[0]~22_combout 
//  & \CPU|Datapath|REGFILE|data~364_combout )))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datab(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~276_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~1 .lut_mask = 64'h0434C4F40737C7F7;
defparam \CPU|Datapath|ALU|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y38_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~2_combout  = ( \CPU|Datapath|alumux|f[2]~21_combout  & ( \CPU|Datapath|ALU|Selector12~1_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (((\CPU|Datapath|ALU|ShiftLeft0~12_combout )))) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Control|truncate~0_combout  & ((\CPU|Datapath|ALU|ShiftRight1~9_combout )))) ) ) ) # ( !\CPU|Datapath|alumux|f[2]~21_combout  & ( \CPU|Datapath|ALU|Selector12~1_combout  ) ) # ( 
// \CPU|Datapath|alumux|f[2]~21_combout  & ( !\CPU|Datapath|ALU|Selector12~1_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & (((\CPU|Datapath|ALU|ShiftLeft0~12_combout )))) # (\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Control|truncate~0_combout  & 
// ((\CPU|Datapath|ALU|ShiftRight1~9_combout )))) ) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~12_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftRight1~9_combout ),
	.datae(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~2 .lut_mask = 64'h00003035FFFF3035;
defparam \CPU|Datapath|ALU|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y38_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector12~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector12~7_combout  = ( \CPU|Datapath|ALU|Selector12~2_combout  & ( \CPU|Datapath|alumux|f[3]~24_combout  & ( (!\CPU|Datapath|ALU|Selector12~6_combout ) # ((\CPU|Datapath|ALU|Selector12~0_combout ) # 
// (\CPU|Datapath|ALU|Selector12~5_combout )) ) ) ) # ( !\CPU|Datapath|ALU|Selector12~2_combout  & ( \CPU|Datapath|alumux|f[3]~24_combout  & ( (!\CPU|Datapath|ALU|Selector12~6_combout ) # ((\CPU|Datapath|ALU|Selector12~0_combout ) # 
// (\CPU|Datapath|ALU|Selector12~5_combout )) ) ) ) # ( \CPU|Datapath|ALU|Selector12~2_combout  & ( !\CPU|Datapath|alumux|f[3]~24_combout  & ( (!\CPU|Datapath|ALU|Selector12~6_combout ) # (((\CPU|Datapath|ALU|Selector12~0_combout ) # 
// (\CPU|Datapath|ALU|Selector12~5_combout )) # (\CPU|Datapath|ALU|Selector15~3_combout )) ) ) ) # ( !\CPU|Datapath|ALU|Selector12~2_combout  & ( !\CPU|Datapath|alumux|f[3]~24_combout  & ( (!\CPU|Datapath|ALU|Selector12~6_combout ) # 
// ((\CPU|Datapath|ALU|Selector12~0_combout ) # (\CPU|Datapath|ALU|Selector12~5_combout )) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector12~6_combout ),
	.datab(!\CPU|Datapath|ALU|Selector15~3_combout ),
	.datac(!\CPU|Datapath|ALU|Selector12~5_combout ),
	.datad(!\CPU|Datapath|ALU|Selector12~0_combout ),
	.datae(!\CPU|Datapath|ALU|Selector12~2_combout ),
	.dataf(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector12~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector12~7 .lut_mask = 64'hAFFFBFFFAFFFAFFF;
defparam \CPU|Datapath|ALU|Selector12~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y38_N21
dffeas \CPU|Datapath|MDR|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector12~7_combout ),
	.asdata(\CPU|Datapath|ALU|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU|Control|WideOr4~0_combout ),
	.sload(!\CPU|Control|state.stb1_odd~q ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[11] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y37_N16
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[11]~28 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[11]~28_combout  = ( \CPU|Datapath|pc|data [11] & ( \CPU|Datapath|_adder|Add0~41_sumout  & ( (!\CPU|Datapath|regfilemux|f[10]~27_combout  & ((!\CPU|Datapath|regfilemux|f[10]~26_combout ) # (\CPU|Datapath|MDR|data [11]))) # 
// (\CPU|Datapath|regfilemux|f[10]~27_combout  & (\CPU|Datapath|regfilemux|f[10]~26_combout )) ) ) ) # ( !\CPU|Datapath|pc|data [11] & ( \CPU|Datapath|_adder|Add0~41_sumout  & ( (\CPU|Datapath|regfilemux|f[10]~26_combout  & ((\CPU|Datapath|MDR|data [11]) # 
// (\CPU|Datapath|regfilemux|f[10]~27_combout ))) ) ) ) # ( \CPU|Datapath|pc|data [11] & ( !\CPU|Datapath|_adder|Add0~41_sumout  & ( (!\CPU|Datapath|regfilemux|f[10]~27_combout  & ((!\CPU|Datapath|regfilemux|f[10]~26_combout ) # (\CPU|Datapath|MDR|data 
// [11]))) ) ) ) # ( !\CPU|Datapath|pc|data [11] & ( !\CPU|Datapath|_adder|Add0~41_sumout  & ( (!\CPU|Datapath|regfilemux|f[10]~27_combout  & (\CPU|Datapath|regfilemux|f[10]~26_combout  & \CPU|Datapath|MDR|data [11])) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[10]~27_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[10]~26_combout ),
	.datac(!\CPU|Datapath|MDR|data [11]),
	.datad(gnd),
	.datae(!\CPU|Datapath|pc|data [11]),
	.dataf(!\CPU|Datapath|_adder|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[11]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[11]~28 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[11]~28 .lut_mask = 64'h02028A8A13139B9B;
defparam \CPU|Datapath|regfilemux|f[11]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y38_N24
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[11]~29 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[11]~29_combout  = ( \CPU|Datapath|ALU|Selector4~6_combout  & ( ((\CPU|Datapath|regfilemux|f[11]~28_combout  & !\CPU|Datapath|regfilemux|f[10]~8_combout )) # (\CPU|Datapath|regfilemux|f[9]~13_combout ) ) ) # ( 
// !\CPU|Datapath|ALU|Selector4~6_combout  & ( (\CPU|Datapath|regfilemux|f[11]~28_combout  & !\CPU|Datapath|regfilemux|f[10]~8_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|regfilemux|f[11]~28_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[11]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[11]~29 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[11]~29 .lut_mask = 64'h3030303030FF30FF;
defparam \CPU|Datapath|regfilemux|f[11]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y38_N4
stratixiii_lcell_comb \CPU|Datapath|GENCC|WideOr0~2 (
// Equation(s):
// \CPU|Datapath|GENCC|WideOr0~2_combout  = ( \CPU|Datapath|ALU_IMM|Add0~21_sumout  & ( \CPU|Datapath|regfilemux|f[5]~24_combout  & ( (!\CPU|Datapath|regfilemux|f[11]~29_combout  & (!\CPU|Datapath|regfilemux|f[1]~58_combout  & 
// !\CPU|Datapath|regfilemux|f[15]~9_combout )) ) ) ) # ( !\CPU|Datapath|ALU_IMM|Add0~21_sumout  & ( \CPU|Datapath|regfilemux|f[5]~24_combout  & ( (!\CPU|Datapath|regfilemux|f[11]~29_combout  & (!\CPU|Datapath|regfilemux|f[1]~58_combout  & 
// ((!\CPU|Datapath|regfilemux|f[15]~9_combout ) # (!\CPU|Datapath|ALU_IMM|Add0~45_sumout )))) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[11]~29_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[1]~58_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datad(!\CPU|Datapath|ALU_IMM|Add0~45_sumout ),
	.datae(!\CPU|Datapath|ALU_IMM|Add0~21_sumout ),
	.dataf(!\CPU|Datapath|regfilemux|f[5]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|WideOr0~2 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|WideOr0~2 .lut_mask = 64'h0000000088808080;
defparam \CPU|Datapath|GENCC|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y38_N28
stratixiii_lcell_comb \CPU|Datapath|GENCC|WideOr0~4 (
// Equation(s):
// \CPU|Datapath|GENCC|WideOr0~4_combout  = ( \CPU|Datapath|ALU|Selector7~5_combout  & ( \CPU|Datapath|regfilemux|f[10]~8_combout  & ( (!\CPU|Datapath|regfilemux|f[9]~13_combout  & ((!\CPU|Datapath|regfilemux|f[6]~11_combout ) # 
// (!\CPU|Datapath|regfilemux|f[3]~51_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|Selector7~5_combout  & ( \CPU|Datapath|regfilemux|f[10]~8_combout  & ( (!\CPU|Datapath|regfilemux|f[6]~11_combout ) # (!\CPU|Datapath|regfilemux|f[3]~51_combout ) ) ) ) # ( 
// \CPU|Datapath|ALU|Selector7~5_combout  & ( !\CPU|Datapath|regfilemux|f[10]~8_combout  & ( (!\CPU|Datapath|regfilemux|f[8]~37_combout  & (!\CPU|Datapath|regfilemux|f[9]~13_combout  & ((!\CPU|Datapath|regfilemux|f[6]~11_combout ) # 
// (!\CPU|Datapath|regfilemux|f[3]~51_combout )))) ) ) ) # ( !\CPU|Datapath|ALU|Selector7~5_combout  & ( !\CPU|Datapath|regfilemux|f[10]~8_combout  & ( (!\CPU|Datapath|regfilemux|f[8]~37_combout  & ((!\CPU|Datapath|regfilemux|f[6]~11_combout ) # 
// (!\CPU|Datapath|regfilemux|f[3]~51_combout ))) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[8]~37_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[6]~11_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[3]~51_combout ),
	.datae(!\CPU|Datapath|ALU|Selector7~5_combout ),
	.dataf(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|WideOr0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|WideOr0~4 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|WideOr0~4 .lut_mask = 64'hAAA08880FFF0CCC0;
defparam \CPU|Datapath|GENCC|WideOr0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y38_N38
stratixiii_lcell_comb \CPU|Datapath|GENCC|WideOr0~5 (
// Equation(s):
// \CPU|Datapath|GENCC|WideOr0~5_combout  = ( !\CPU|Datapath|regfilemux|f[12]~32_combout  & ( !\CPU|Datapath|regfilemux|f[3]~53_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|regfilemux|f[3]~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[12]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|WideOr0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|WideOr0~5 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|WideOr0~5 .lut_mask = 64'hF0F0F0F000000000;
defparam \CPU|Datapath|GENCC|WideOr0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y38_N32
stratixiii_lcell_comb \CPU|Datapath|GENCC|WideOr0~3 (
// Equation(s):
// \CPU|Datapath|GENCC|WideOr0~3_combout  = ( \CPU|Datapath|ALU_IMM|Add0~13_sumout  & ( \CPU|Datapath|GENCC|WideOr0~5_combout  & ( (\CPU|Datapath|GENCC|WideOr0~4_combout  & !\CPU|Datapath|regfilemux|f[15]~9_combout ) ) ) ) # ( 
// !\CPU|Datapath|ALU_IMM|Add0~13_sumout  & ( \CPU|Datapath|GENCC|WideOr0~5_combout  & ( (\CPU|Datapath|GENCC|WideOr0~4_combout  & ((!\CPU|Datapath|regfilemux|f[15]~9_combout ) # ((!\CPU|Datapath|ALU_IMM|Add0~49_sumout  & 
// !\CPU|Datapath|ALU_IMM|Add0~33_sumout )))) ) ) )

	.dataa(!\CPU|Datapath|GENCC|WideOr0~4_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.datac(!\CPU|Datapath|ALU_IMM|Add0~49_sumout ),
	.datad(!\CPU|Datapath|ALU_IMM|Add0~33_sumout ),
	.datae(!\CPU|Datapath|ALU_IMM|Add0~13_sumout ),
	.dataf(!\CPU|Datapath|GENCC|WideOr0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|WideOr0~3 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|WideOr0~3 .lut_mask = 64'h0000000054444444;
defparam \CPU|Datapath|GENCC|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N36
stratixiii_lcell_comb \CPU|Datapath|GENCC|WideOr0~1 (
// Equation(s):
// \CPU|Datapath|GENCC|WideOr0~1_combout  = ( !\CPU|Datapath|regfilemux|f[6]~15_combout  & ( (!\CPU|Datapath|regfilemux|f[0]~7_combout  & (!\CPU|Datapath|regfilemux|f[10]~42_combout  & (!\CPU|Datapath|regfilemux|f[2]~50_combout  & 
// !\CPU|Datapath|regfilemux|f[7]~18_combout ))) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[10]~42_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[2]~50_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[7]~18_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[6]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|WideOr0~1 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|WideOr0~1 .lut_mask = 64'h8000000080000000;
defparam \CPU|Datapath|GENCC|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y39_N30
stratixiii_lcell_comb \CPU|Datapath|GENCC|WideOr0~7 (
// Equation(s):
// \CPU|Datapath|GENCC|WideOr0~7_combout  = (!\CPU|Datapath|regfilemux|f[4]~19_combout  & !\CPU|Datapath|regfilemux|f[13]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|regfilemux|f[4]~19_combout ),
	.datad(!\CPU|Datapath|regfilemux|f[13]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|WideOr0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|WideOr0~7 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|WideOr0~7 .lut_mask = 64'hF000F000F000F000;
defparam \CPU|Datapath|GENCC|WideOr0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y38_N36
stratixiii_lcell_comb \CPU|Datapath|GENCC|WideOr0~6 (
// Equation(s):
// \CPU|Datapath|GENCC|WideOr0~6_combout  = ( \CPU|Datapath|regfilemux|f[9]~39_combout  & ( \CPU|Datapath|ALU|Selector6~7_combout  & ( (!\CPU|Datapath|regfilemux|f[9]~13_combout  & (!\CPU|Datapath|regfilemux|f[4]~20_combout  & 
// \CPU|Datapath|regfilemux|f[10]~8_combout )) ) ) ) # ( !\CPU|Datapath|regfilemux|f[9]~39_combout  & ( \CPU|Datapath|ALU|Selector6~7_combout  & ( (!\CPU|Datapath|regfilemux|f[9]~13_combout  & !\CPU|Datapath|regfilemux|f[4]~20_combout ) ) ) ) # ( 
// \CPU|Datapath|regfilemux|f[9]~39_combout  & ( !\CPU|Datapath|ALU|Selector6~7_combout  & ( (!\CPU|Datapath|regfilemux|f[4]~20_combout  & (\CPU|Datapath|regfilemux|f[10]~8_combout  & ((!\CPU|Datapath|regfilemux|f[9]~13_combout ) # 
// (!\CPU|Datapath|ALU|Selector11~5_combout )))) ) ) ) # ( !\CPU|Datapath|regfilemux|f[9]~39_combout  & ( !\CPU|Datapath|ALU|Selector6~7_combout  & ( (!\CPU|Datapath|regfilemux|f[4]~20_combout  & ((!\CPU|Datapath|regfilemux|f[9]~13_combout ) # 
// (!\CPU|Datapath|ALU|Selector11~5_combout ))) ) ) )

	.dataa(!\CPU|Datapath|regfilemux|f[9]~13_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[4]~20_combout ),
	.datac(!\CPU|Datapath|regfilemux|f[10]~8_combout ),
	.datad(!\CPU|Datapath|ALU|Selector11~5_combout ),
	.datae(!\CPU|Datapath|regfilemux|f[9]~39_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|WideOr0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|WideOr0~6 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|WideOr0~6 .lut_mask = 64'hCC880C0888880808;
defparam \CPU|Datapath|GENCC|WideOr0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y38_N8
stratixiii_lcell_comb \CPU|Datapath|GENCC|WideOr0~0 (
// Equation(s):
// \CPU|Datapath|GENCC|WideOr0~0_combout  = ( \CPU|Datapath|regfilemux|f[15]~9_combout  & ( \CPU|Datapath|GENCC|WideOr0~6_combout  & ( (!\CPU|Datapath|ALU_IMM|Add0~17_sumout  & (\CPU|Datapath|GENCC|WideOr0~7_combout  & (!\CPU|Datapath|ALU_IMM|Add0~53_sumout  
// & !\CPU|Datapath|ALU_IMM|Add0~37_sumout ))) ) ) ) # ( !\CPU|Datapath|regfilemux|f[15]~9_combout  & ( \CPU|Datapath|GENCC|WideOr0~6_combout  & ( \CPU|Datapath|GENCC|WideOr0~7_combout  ) ) )

	.dataa(!\CPU|Datapath|ALU_IMM|Add0~17_sumout ),
	.datab(!\CPU|Datapath|GENCC|WideOr0~7_combout ),
	.datac(!\CPU|Datapath|ALU_IMM|Add0~53_sumout ),
	.datad(!\CPU|Datapath|ALU_IMM|Add0~37_sumout ),
	.datae(!\CPU|Datapath|regfilemux|f[15]~9_combout ),
	.dataf(!\CPU|Datapath|GENCC|WideOr0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|WideOr0~0 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|WideOr0~0 .lut_mask = 64'h0000000033332000;
defparam \CPU|Datapath|GENCC|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y38_N24
stratixiii_lcell_comb \CPU|Datapath|GENCC|out[0]~0 (
// Equation(s):
// \CPU|Datapath|GENCC|out[0]~0_combout  = ( \CPU|Datapath|GENCC|WideOr0~0_combout  & ( !\CPU|Datapath|regfilemux|f[15]~46_combout  & ( (!\CPU|Datapath|GENCC|WideOr0~2_combout ) # (((!\CPU|Datapath|GENCC|WideOr0~3_combout ) # 
// (!\CPU|Datapath|GENCC|WideOr0~1_combout )) # (\CPU|Datapath|regfilemux|f[14]~44_combout )) ) ) ) # ( !\CPU|Datapath|GENCC|WideOr0~0_combout  & ( !\CPU|Datapath|regfilemux|f[15]~46_combout  ) )

	.dataa(!\CPU|Datapath|GENCC|WideOr0~2_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[14]~44_combout ),
	.datac(!\CPU|Datapath|GENCC|WideOr0~3_combout ),
	.datad(!\CPU|Datapath|GENCC|WideOr0~1_combout ),
	.datae(!\CPU|Datapath|GENCC|WideOr0~0_combout ),
	.dataf(!\CPU|Datapath|regfilemux|f[15]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|out[0]~0 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|out[0]~0 .lut_mask = 64'hFFFFFFFB00000000;
defparam \CPU|Datapath|GENCC|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y38_N25
dffeas \CPU|Datapath|CC|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|GENCC|out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|Control|WideOr12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|CC|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|CC|data[0] .is_wysiwyg = "true";
defparam \CPU|Datapath|CC|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y38_N13
dffeas \CPU|Datapath|CC|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|regfilemux|f[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|Control|WideOr12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|CC|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|CC|data[2] .is_wysiwyg = "true";
defparam \CPU|Datapath|CC|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y38_N16
stratixiii_lcell_comb \CPU|Datapath|GENCC|WideOr0 (
// Equation(s):
// \CPU|Datapath|GENCC|WideOr0~combout  = ( \CPU|Datapath|GENCC|WideOr0~0_combout  & ( !\CPU|Datapath|regfilemux|f[14]~44_combout  & ( (\CPU|Datapath|GENCC|WideOr0~3_combout  & (!\CPU|Datapath|regfilemux|f[15]~46_combout  & 
// (\CPU|Datapath|GENCC|WideOr0~2_combout  & \CPU|Datapath|GENCC|WideOr0~1_combout ))) ) ) )

	.dataa(!\CPU|Datapath|GENCC|WideOr0~3_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[15]~46_combout ),
	.datac(!\CPU|Datapath|GENCC|WideOr0~2_combout ),
	.datad(!\CPU|Datapath|GENCC|WideOr0~1_combout ),
	.datae(!\CPU|Datapath|GENCC|WideOr0~0_combout ),
	.dataf(!\CPU|Datapath|regfilemux|f[14]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|GENCC|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|GENCC|WideOr0 .extended_lut = "off";
defparam \CPU|Datapath|GENCC|WideOr0 .lut_mask = 64'h0000000400000000;
defparam \CPU|Datapath|GENCC|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y38_N17
dffeas \CPU|Datapath|CC|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|GENCC|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU|Control|WideOr12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|CC|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|CC|data[1] .is_wysiwyg = "true";
defparam \CPU|Datapath|CC|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N30
stratixiii_lcell_comb \CPU|Datapath|CCCOMP|out~0 (
// Equation(s):
// \CPU|Datapath|CCCOMP|out~0_combout  = ( \CPU|Datapath|IR|data [10] & ( (!\CPU|Datapath|CC|data [1] & ((!\CPU|Datapath|CC|data [2]) # ((!\CPU|Datapath|IR|always1~0_combout  & !\CPU|Datapath|IR|data [11])))) ) ) # ( !\CPU|Datapath|IR|data [10] & ( 
// (!\CPU|Datapath|IR|always1~0_combout  & ((!\CPU|Datapath|IR|data [11]) # ((!\CPU|Datapath|CC|data [2])))) # (\CPU|Datapath|IR|always1~0_combout  & (((!\CPU|Datapath|CC|data [2] & !\CPU|Datapath|CC|data [1])))) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(!\CPU|Datapath|IR|data [11]),
	.datac(!\CPU|Datapath|CC|data [2]),
	.datad(!\CPU|Datapath|CC|data [1]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|CCCOMP|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|CCCOMP|out~0 .extended_lut = "off";
defparam \CPU|Datapath|CCCOMP|out~0 .lut_mask = 64'hF8A8F8A8F800F800;
defparam \CPU|Datapath|CCCOMP|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N34
stratixiii_lcell_comb \CPU|Datapath|CCCOMP|out (
// Equation(s):
// \CPU|Datapath|CCCOMP|out~combout  = ( \CPU|Datapath|IR|data [9] & ( (!\CPU|Datapath|CC|data [0] & \CPU|Datapath|CCCOMP|out~0_combout ) ) ) # ( !\CPU|Datapath|IR|data [9] & ( (\CPU|Datapath|CCCOMP|out~0_combout  & ((!\CPU|Datapath|IR|always1~0_combout ) # 
// (!\CPU|Datapath|CC|data [0]))) ) )

	.dataa(!\CPU|Datapath|IR|always1~0_combout ),
	.datab(!\CPU|Datapath|CC|data [0]),
	.datac(!\CPU|Datapath|CCCOMP|out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|CCCOMP|out~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|CCCOMP|out .extended_lut = "off";
defparam \CPU|Datapath|CCCOMP|out .lut_mask = 64'h0E0E0E0E0C0C0C0C;
defparam \CPU|Datapath|CCCOMP|out .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N28
stratixiii_lcell_comb \CPU|Control|Selector23~0 (
// Equation(s):
// \CPU|Control|Selector23~0_combout  = ( !\CPU|Datapath|CCCOMP|out~combout  & ( \CPU|Control|state.br~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.br~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|CCCOMP|out~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector23~0 .extended_lut = "off";
defparam \CPU|Control|Selector23~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \CPU|Control|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y35_N29
dffeas \CPU|Control|state.br_taken (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.br_taken~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.br_taken .is_wysiwyg = "true";
defparam \CPU|Control|state.br_taken .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N30
stratixiii_lcell_comb \CPU|Control|Selector15~0 (
// Equation(s):
// \CPU|Control|Selector15~0_combout  = ( !\CPU|Control|state.trap4~q  & ( (!\CPU|Control|state.br_taken~q  & (!\CPU|Control|state.jmp~q  & (!\CPU|Control|state.jsr2~q  & !\CPU|Control|state.lshf~q ))) ) )

	.dataa(!\CPU|Control|state.br_taken~q ),
	.datab(!\CPU|Control|state.jmp~q ),
	.datac(!\CPU|Control|state.jsr2~q ),
	.datad(!\CPU|Control|state.lshf~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.trap4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector15~0 .extended_lut = "off";
defparam \CPU|Control|Selector15~0 .lut_mask = 64'h8000800000000000;
defparam \CPU|Control|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N26
stratixiii_lcell_comb \CPU|Control|Selector45~0 (
// Equation(s):
// \CPU|Control|Selector45~0_combout  = ((!\pmem_resp~input_o  & \CPU|Control|state.stb2_odd~q )) # (\CPU|Control|state.stb1_odd~q )

	.dataa(!\pmem_resp~input_o ),
	.datab(gnd),
	.datac(!\CPU|Control|state.stb1_odd~q ),
	.datad(!\CPU|Control|state.stb2_odd~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector45~0 .extended_lut = "off";
defparam \CPU|Control|Selector45~0 .lut_mask = 64'h0FAF0FAF0FAF0FAF;
defparam \CPU|Control|Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y35_N27
dffeas \CPU|Control|state.stb2_odd (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.stb2_odd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.stb2_odd .is_wysiwyg = "true";
defparam \CPU|Control|state.stb2_odd .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N20
stratixiii_lcell_comb \CPU|Control|Selector28~0 (
// Equation(s):
// \CPU|Control|Selector28~0_combout  = ((!\pmem_resp~input_o  & \CPU|Control|state.str2~q )) # (\CPU|Control|state.str1~q )

	.dataa(!\pmem_resp~input_o ),
	.datab(gnd),
	.datac(!\CPU|Control|state.str1~q ),
	.datad(!\CPU|Control|state.str2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector28~0 .extended_lut = "off";
defparam \CPU|Control|Selector28~0 .lut_mask = 64'h0FAF0FAF0FAF0FAF;
defparam \CPU|Control|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y35_N21
dffeas \CPU|Control|state.str2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.str2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.str2 .is_wysiwyg = "true";
defparam \CPU|Control|state.str2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N22
stratixiii_lcell_comb \CPU|Control|Selector46~0 (
// Equation(s):
// \CPU|Control|Selector46~0_combout  = ((!\pmem_resp~input_o  & \CPU|Control|state.stb2_even~q )) # (\CPU|Control|state.stb1_even~q )

	.dataa(!\pmem_resp~input_o ),
	.datab(gnd),
	.datac(!\CPU|Control|state.stb1_even~q ),
	.datad(!\CPU|Control|state.stb2_even~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector46~0 .extended_lut = "off";
defparam \CPU|Control|Selector46~0 .lut_mask = 64'h0FAF0FAF0FAF0FAF;
defparam \CPU|Control|Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y35_N23
dffeas \CPU|Control|state.stb2_even (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.stb2_even~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.stb2_even .is_wysiwyg = "true";
defparam \CPU|Control|state.stb2_even .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N10
stratixiii_lcell_comb \CPU|Control|Selector50~0 (
// Equation(s):
// \CPU|Control|Selector50~0_combout  = ( \CPU|Control|state.sti3~q  ) # ( !\CPU|Control|state.sti3~q  & ( (!\pmem_resp~input_o  & \CPU|Control|state.sti4~q ) ) )

	.dataa(!\pmem_resp~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Control|state.sti4~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.sti3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector50~0 .extended_lut = "off";
defparam \CPU|Control|Selector50~0 .lut_mask = 64'h00AA00AAFFFFFFFF;
defparam \CPU|Control|Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y35_N11
dffeas \CPU|Control|state.sti4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.sti4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.sti4 .is_wysiwyg = "true";
defparam \CPU|Control|state.sti4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N24
stratixiii_lcell_comb \CPU|Control|WideOr20 (
// Equation(s):
// \CPU|Control|WideOr20~combout  = ( \CPU|Control|state.sti4~q  ) # ( !\CPU|Control|state.sti4~q  & ( ((\CPU|Control|state.stb2_even~q ) # (\CPU|Control|state.str2~q )) # (\CPU|Control|state.stb2_odd~q ) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|state.stb2_odd~q ),
	.datac(!\CPU|Control|state.str2~q ),
	.datad(!\CPU|Control|state.stb2_even~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.sti4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr20~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr20 .extended_lut = "off";
defparam \CPU|Control|WideOr20 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \CPU|Control|WideOr20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N14
stratixiii_lcell_comb \CPU|Control|Selector15~1 (
// Equation(s):
// \CPU|Control|Selector15~1_combout  = ( \CPU|Control|WideOr12~1_combout  & ( \CPU|Datapath|CCCOMP|out~combout  & ( (!\CPU|Control|state.br~q  & (\CPU|Control|Selector15~0_combout  & ((!\CPU|Control|WideOr20~combout ) # (!\pmem_resp~input_o )))) ) ) ) # ( 
// \CPU|Control|WideOr12~1_combout  & ( !\CPU|Datapath|CCCOMP|out~combout  & ( (\CPU|Control|Selector15~0_combout  & ((!\CPU|Control|WideOr20~combout ) # (!\pmem_resp~input_o ))) ) ) )

	.dataa(!\CPU|Control|state.br~q ),
	.datab(!\CPU|Control|Selector15~0_combout ),
	.datac(!\CPU|Control|WideOr20~combout ),
	.datad(!\pmem_resp~input_o ),
	.datae(!\CPU|Control|WideOr12~1_combout ),
	.dataf(!\CPU|Datapath|CCCOMP|out~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector15~1 .extended_lut = "off";
defparam \CPU|Control|Selector15~1 .lut_mask = 64'h0000333000002220;
defparam \CPU|Control|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y35_N15
dffeas \CPU|Control|state.fetch1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.fetch1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.fetch1 .is_wysiwyg = "true";
defparam \CPU|Control|state.fetch1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N28
stratixiii_lcell_comb \CPU|Control|Selector16~0 (
// Equation(s):
// \CPU|Control|Selector16~0_combout  = ( \CPU|Control|state.fetch1~q  & ( (!\pmem_resp~input_o  & \CPU|Control|state.fetch2~q ) ) ) # ( !\CPU|Control|state.fetch1~q  )

	.dataa(!\pmem_resp~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Control|state.fetch2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.fetch1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector16~0 .extended_lut = "off";
defparam \CPU|Control|Selector16~0 .lut_mask = 64'hFFFFFFFF00AA00AA;
defparam \CPU|Control|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y35_N29
dffeas \CPU|Control|state.fetch2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.fetch2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.fetch2 .is_wysiwyg = "true";
defparam \CPU|Control|state.fetch2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N24
stratixiii_lcell_comb \CPU|Control|WideOr4~0 (
// Equation(s):
// \CPU|Control|WideOr4~0_combout  = ( !\CPU|Control|state.ldi3~q  & ( !\CPU|Control|state.ldb1~q  & ( (!\CPU|Control|state.ldr1~q  & (!\CPU|Control|state.fetch2~q  & !\CPU|Control|state.ldi1~q )) ) ) )

	.dataa(!\CPU|Control|state.ldr1~q ),
	.datab(gnd),
	.datac(!\CPU|Control|state.fetch2~q ),
	.datad(!\CPU|Control|state.ldi1~q ),
	.datae(!\CPU|Control|state.ldi3~q ),
	.dataf(!\CPU|Control|state.ldb1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr4~0 .extended_lut = "off";
defparam \CPU|Control|WideOr4~0 .lut_mask = 64'hA000000000000000;
defparam \CPU|Control|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N28
stratixiii_lcell_comb \CPU|Control|WideOr6 (
// Equation(s):
// \CPU|Control|WideOr6~combout  = (!\CPU|Control|WideOr4~0_combout ) # (!\CPU|Control|WideOr6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|WideOr4~0_combout ),
	.datad(!\CPU|Control|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr6 .extended_lut = "off";
defparam \CPU|Control|WideOr6 .lut_mask = 64'hFFF0FFF0FFF0FFF0;
defparam \CPU|Control|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y38_N3
dffeas \CPU|Datapath|MDR|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|ALU|Selector10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MDR|data[2]~0_combout ),
	.sload(vcc),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[5] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y35_N35
dffeas \CPU|Datapath|IR|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[5] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N18
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[0]~4 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[0]~4_combout  = ( \CPU|Control|state.lshf~q  & ( (\CPU|Datapath|IR|data [5] & \CPU|Control|state.s_add~q ) ) ) # ( !\CPU|Control|state.lshf~q  & ( (\CPU|Datapath|IR|data [5] & (((\CPU|Control|state.s_and~q  & 
// !\CPU|Datapath|IR|data [0])) # (\CPU|Control|state.s_add~q ))) ) )

	.dataa(!\CPU|Control|state.s_and~q ),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(!\CPU|Control|state.s_add~q ),
	.datad(!\CPU|Datapath|IR|data [0]),
	.datae(gnd),
	.dataf(!\CPU|Control|state.lshf~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[0]~4 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[0]~4 .lut_mask = 64'h1303130303030303;
defparam \CPU|Datapath|regfilemux|f[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N20
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[0]~5 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[0]~5_combout  = (!\CPU|Control|state.ldb2~q  & (!\CPU|Datapath|regfilemux|f[0]~4_combout  & ((\CPU|Control|WideOr14~0_combout )))) # (\CPU|Control|state.ldb2~q  & (((!\CPU|Datapath|regfilemux|f[0]~4_combout  & 
// \CPU|Control|WideOr14~0_combout )) # (\CPU|Datapath|MDR|data [8])))

	.dataa(!\CPU|Control|state.ldb2~q ),
	.datab(!\CPU|Datapath|regfilemux|f[0]~4_combout ),
	.datac(!\CPU|Datapath|MDR|data [8]),
	.datad(!\CPU|Control|WideOr14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[0]~5 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[0]~5 .lut_mask = 64'h05CD05CD05CD05CD;
defparam \CPU|Datapath|regfilemux|f[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N16
stratixiii_lcell_comb \CPU|Datapath|pc|data[0]~1 (
// Equation(s):
// \CPU|Datapath|pc|data[0]~1_combout  = ( \CPU|Control|state.jsr1~q  & ( \CPU|Control|state.jmp~q  & ( !\CPU|Control|state.trap4~q  ) ) ) # ( !\CPU|Control|state.jsr1~q  & ( \CPU|Control|state.jmp~q  & ( !\CPU|Control|state.trap4~q  ) ) ) # ( 
// \CPU|Control|state.jsr1~q  & ( !\CPU|Control|state.jmp~q  & ( !\CPU|Control|state.trap4~q  ) ) ) # ( !\CPU|Control|state.jsr1~q  & ( !\CPU|Control|state.jmp~q  & ( (!\CPU|Control|state.trap4~q  & \CPU|Control|state.jsr2~q ) ) ) )

	.dataa(!\CPU|Control|state.trap4~q ),
	.datab(!\CPU|Control|state.jsr2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|Control|state.jsr1~q ),
	.dataf(!\CPU|Control|state.jmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pc|data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pc|data[0]~1 .extended_lut = "off";
defparam \CPU|Datapath|pc|data[0]~1 .lut_mask = 64'h2222AAAAAAAAAAAA;
defparam \CPU|Datapath|pc|data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N36
stratixiii_lcell_comb \CPU|Datapath|pc|data[0]~0 (
// Equation(s):
// \CPU|Datapath|pc|data[0]~0_combout  = ( \CPU|Control|WideOr3~combout  & ( (((\CPU|Control|state.jsr2~q ) # (\CPU|Control|state.trap4~q )) # (\CPU|Control|state.jmp~q )) # (\CPU|Control|state.jsr1~q ) ) )

	.dataa(!\CPU|Control|state.jsr1~q ),
	.datab(!\CPU|Control|state.jmp~q ),
	.datac(!\CPU|Control|state.trap4~q ),
	.datad(!\CPU|Control|state.jsr2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr3~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pc|data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pc|data[0]~0 .extended_lut = "off";
defparam \CPU|Datapath|pc|data[0]~0 .lut_mask = 64'h000000007FFF7FFF;
defparam \CPU|Datapath|pc|data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y36_N30
stratixiii_lcell_comb \CPU|Datapath|pc|data[0]~2 (
// Equation(s):
// \CPU|Datapath|pc|data[0]~2_combout  = ( \CPU|Datapath|pc|data[0]~0_combout  & ( (\CPU|Datapath|pc|data[0]~1_combout  & ((!\CPU|Control|Selector0~0_combout  & ((\CPU|Datapath|pc|data [0]))) # (\CPU|Control|Selector0~0_combout  & 
// (\CPU|Datapath|REGFILE|data~132_combout )))) ) ) # ( !\CPU|Datapath|pc|data[0]~0_combout  & ( \CPU|Datapath|pc|data [0] ) )

	.dataa(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datab(!\CPU|Control|Selector0~0_combout ),
	.datac(!\CPU|Datapath|pc|data[0]~1_combout ),
	.datad(!\CPU|Datapath|pc|data [0]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|pc|data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|pc|data[0]~2 .extended_lut = "off";
defparam \CPU|Datapath|pc|data[0]~2 .lut_mask = 64'h00FF00FF010D010D;
defparam \CPU|Datapath|pc|data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y36_N31
dffeas \CPU|Datapath|pc|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|pc|data[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|pc|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|pc|data[0] .is_wysiwyg = "true";
defparam \CPU|Datapath|pc|data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N12
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[0]~6 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[0]~6_combout  = ( \CPU|Datapath|ALU|Selector15~8_combout  & ( (!\CPU|Control|WideOr13~combout  & ((\CPU|Datapath|pc|data [0]))) # (\CPU|Control|WideOr13~combout  & (\CPU|Datapath|regfilemux|f[0]~5_combout )) ) ) # ( 
// !\CPU|Datapath|ALU|Selector15~8_combout  & ( (!\CPU|Control|WideOr13~combout  & \CPU|Datapath|pc|data [0]) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|WideOr13~combout ),
	.datac(!\CPU|Datapath|regfilemux|f[0]~5_combout ),
	.datad(!\CPU|Datapath|pc|data [0]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector15~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[0]~6 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[0]~6 .lut_mask = 64'h00CC00CC03CF03CF;
defparam \CPU|Datapath|regfilemux|f[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N14
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[0]~1 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[0]~1_combout  = ( \CPU|Control|state.s_add~q  & ( (\CPU|Control|WideOr13~combout  & \CPU|Datapath|IR|data [5]) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|WideOr13~combout ),
	.datac(!\CPU|Datapath|IR|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|state.s_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[0]~1 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[0]~1 .lut_mask = 64'h0000000003030303;
defparam \CPU|Datapath|regfilemux|f[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N22
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[0]~3 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[0]~3_combout  = ( \CPU|Datapath|ALU|Selector15~8_combout  & ( (!\CPU|Control|state.ldb2~q  & (\CPU|Datapath|regfilemux|f[0]~2_combout  & \CPU|Datapath|MDR|data [0])) ) ) # ( !\CPU|Datapath|ALU|Selector15~8_combout  & ( 
// (\CPU|Datapath|regfilemux|f[0]~2_combout  & \CPU|Datapath|MDR|data [0]) ) )

	.dataa(!\CPU|Control|state.ldb2~q ),
	.datab(gnd),
	.datac(!\CPU|Datapath|regfilemux|f[0]~2_combout ),
	.datad(!\CPU|Datapath|MDR|data [0]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector15~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[0]~3 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[0]~3 .lut_mask = 64'h000F000F000A000A;
defparam \CPU|Datapath|regfilemux|f[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N10
stratixiii_lcell_comb \CPU|Datapath|regfilemux|f[0]~7 (
// Equation(s):
// \CPU|Datapath|regfilemux|f[0]~7_combout  = ( \CPU|Datapath|regfilemux|f[0]~3_combout  ) # ( !\CPU|Datapath|regfilemux|f[0]~3_combout  & ( ((\CPU|Control|WideOr14~0_combout  & (\CPU|Datapath|ALU_IMM|Add0~1_sumout  & \CPU|Datapath|regfilemux|f[0]~1_combout 
// ))) # (\CPU|Datapath|regfilemux|f[0]~6_combout ) ) )

	.dataa(!\CPU|Control|WideOr14~0_combout ),
	.datab(!\CPU|Datapath|regfilemux|f[0]~6_combout ),
	.datac(!\CPU|Datapath|ALU_IMM|Add0~1_sumout ),
	.datad(!\CPU|Datapath|regfilemux|f[0]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|regfilemux|f[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|regfilemux|f[0]~7 .extended_lut = "off";
defparam \CPU|Datapath|regfilemux|f[0]~7 .lut_mask = 64'h33373337FFFFFFFF;
defparam \CPU|Datapath|regfilemux|f[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y39_N1
dffeas \CPU|Datapath|REGFILE|data~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|regfilemux|f[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Datapath|REGFILE|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|REGFILE|data~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~112 .is_wysiwyg = "true";
defparam \CPU|Datapath|REGFILE|data~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N26
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~136 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~136_combout  = ( !\CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & (((!\CPU|Datapath|IR|data [0] & (\CPU|Datapath|REGFILE|data~0_q )) # (\CPU|Datapath|IR|data [0] & ((\CPU|Datapath|REGFILE|data~16_q )))))) # 
// (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|IR|data [2] & ((!\CPU|Datapath|IR|data [0] & (((\CPU|Datapath|REGFILE|data~32_q )))) # (\CPU|Datapath|IR|data [0] & 
// (\CPU|Datapath|REGFILE|data~48_q )))) # (\CPU|Datapath|IR|data [2] & ((((\CPU|Datapath|IR|data [0]))))) ) )

	.dataa(!\CPU|Datapath|IR|data [2]),
	.datab(!\CPU|Datapath|REGFILE|data~48_q ),
	.datac(!\CPU|Datapath|REGFILE|data~32_q ),
	.datad(!\CPU|Datapath|IR|data [0]),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|REGFILE|data~16_q ),
	.datag(!\CPU|Datapath|REGFILE|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~136 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~136 .lut_mask = 64'h0A550A770AFF0A77;
defparam \CPU|Datapath|REGFILE|data~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N4
stratixiii_lcell_comb \CPU|Datapath|REGFILE|data~140 (
// Equation(s):
// \CPU|Datapath|REGFILE|data~140_combout  = ( !\CPU|Datapath|IR|data [1] & ( ((!\CPU|Datapath|REGFILE|data~136_combout  & (\CPU|Datapath|REGFILE|data~64_q  & ((\CPU|Datapath|IR|data [2])))) # (\CPU|Datapath|REGFILE|data~136_combout  & 
// (((!\CPU|Datapath|IR|data [2]) # (\CPU|Datapath|REGFILE|data~80_q ))))) ) ) # ( \CPU|Datapath|IR|data [1] & ( (!\CPU|Datapath|REGFILE|data~136_combout  & (((\CPU|Datapath|REGFILE|data~96_q  & ((\CPU|Datapath|IR|data [2])))))) # 
// (\CPU|Datapath|REGFILE|data~136_combout  & ((((!\CPU|Datapath|IR|data [2]))) # (\CPU|Datapath|REGFILE|data~112_q ))) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~112_q ),
	.datab(!\CPU|Datapath|REGFILE|data~136_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~96_q ),
	.datad(!\CPU|Datapath|REGFILE|data~80_q ),
	.datae(!\CPU|Datapath|IR|data [1]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(!\CPU|Datapath|REGFILE|data~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|REGFILE|data~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|REGFILE|data~140 .extended_lut = "on";
defparam \CPU|Datapath|REGFILE|data~140 .lut_mask = 64'h333333330C3F1D1D;
defparam \CPU|Datapath|REGFILE|data~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N16
stratixiii_lcell_comb \CPU|Datapath|alumux|f[0]~22 (
// Equation(s):
// \CPU|Datapath|alumux|f[0]~22_combout  = ( \CPU|Datapath|IR|data [0] & ( ((!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~140_combout ))) # (\CPU|Control|WideOr18~combout  & (!\CPU|Control|Selector4~0_combout ))) # 
// (\CPU|Control|WideOr17~combout ) ) ) # ( !\CPU|Datapath|IR|data [0] & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|WideOr18~combout  & \CPU|Datapath|REGFILE|data~140_combout )) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|Selector4~0_combout ),
	.datac(!\CPU|Control|WideOr18~combout ),
	.datad(!\CPU|Datapath|REGFILE|data~140_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[0]~22 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[0]~22 .lut_mask = 64'h00A000A05DFD5DFD;
defparam \CPU|Datapath|alumux|f[0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~0 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~0_combout  = ( \CPU|Datapath|REGFILE|data~132_combout  & ( (!\CPU|Datapath|alumux|f[1]~26_combout ) # (\CPU|Datapath|REGFILE|data~284_combout ) ) ) # ( !\CPU|Datapath|REGFILE|data~132_combout  & ( 
// (\CPU|Datapath|REGFILE|data~284_combout  & \CPU|Datapath|alumux|f[1]~26_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|REGFILE|data~284_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|Datapath|ALU|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~1 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~1_combout  = ( !\CPU|Datapath|alumux|f[3]~24_combout  & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & ((!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|ALU|ShiftRight1~0_combout )) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~6_combout ))))) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftRight1~0_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~1 .lut_mask = 64'h084C084C00000000;
defparam \CPU|Datapath|ALU|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y37_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector15~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector15~5_combout  = ( \CPU|Datapath|ALU|ShiftRight1~6_combout  & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & (!\CPU|Datapath|alumux|f[3]~24_combout  & (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & \CPU|Datapath|ALU|Equal0~7_combout ))) 
// ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datab(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector15~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector15~5 .lut_mask = 64'h0000000000800080;
defparam \CPU|Datapath|ALU|Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y37_N22
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector15~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector15~6_combout  = ( !\CPU|Control|WideOr17~combout  & ( (!\CPU|Control|Selector2~0_combout  & ((!\CPU|Control|Selector1~0_combout ) # (\CPU|Datapath|alumux|f[0]~22_combout ))) ) )

	.dataa(!\CPU|Control|Selector2~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Control|Selector1~0_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr17~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector15~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector15~6 .lut_mask = 64'hA0AAA0AA00000000;
defparam \CPU|Datapath|ALU|Selector15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y38_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector15~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector15~7_combout  = ( !\CPU|Datapath|ALU|Selector15~4_combout  & ( (!\CPU|Datapath|REGFILE|data~132_combout  & (!\CPU|Datapath|ALU|Equal0~6_combout )) # (\CPU|Datapath|REGFILE|data~132_combout  & 
// (((!\CPU|Datapath|ALU|Selector15~5_combout  & !\CPU|Datapath|ALU|Selector15~6_combout )))) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~6_combout ),
	.datab(!\CPU|Datapath|ALU|Selector15~5_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datad(!\CPU|Datapath|ALU|Selector15~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector15~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector15~7 .lut_mask = 64'hACA0ACA000000000;
defparam \CPU|Datapath|ALU|Selector15~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y37_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~4 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~4_combout  = ( \CPU|Datapath|REGFILE|data~364_combout  & ( \CPU|Datapath|REGFILE|data~356_combout  & ( ((!\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~380_combout )) # 
// (\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~372_combout )))) # (\CPU|Datapath|alumux|f[0]~22_combout ) ) ) ) # ( !\CPU|Datapath|REGFILE|data~364_combout  & ( \CPU|Datapath|REGFILE|data~356_combout  & ( 
// (!\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~380_combout )) # (\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~372_combout ))))) # 
// (\CPU|Datapath|alumux|f[0]~22_combout  & (((\CPU|Datapath|alumux|f[1]~26_combout )))) ) ) ) # ( \CPU|Datapath|REGFILE|data~364_combout  & ( !\CPU|Datapath|REGFILE|data~356_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & 
// ((!\CPU|Datapath|alumux|f[1]~26_combout  & (\CPU|Datapath|REGFILE|data~380_combout )) # (\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~372_combout ))))) # (\CPU|Datapath|alumux|f[0]~22_combout  & 
// (((!\CPU|Datapath|alumux|f[1]~26_combout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~364_combout  & ( !\CPU|Datapath|REGFILE|data~356_combout  & ( (!\CPU|Datapath|alumux|f[0]~22_combout  & ((!\CPU|Datapath|alumux|f[1]~26_combout  & 
// (\CPU|Datapath|REGFILE|data~380_combout )) # (\CPU|Datapath|alumux|f[1]~26_combout  & ((\CPU|Datapath|REGFILE|data~372_combout ))))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datab(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~364_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~4 .lut_mask = 64'h50305F30503F5F3F;
defparam \CPU|Datapath|ALU|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y38_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftRight1~5 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftRight1~5_combout  = ( \CPU|Datapath|ALU|ShiftRight1~2_combout  & ( \CPU|Datapath|ALU|ShiftRight1~3_combout  & ( (!\CPU|Datapath|alumux|f[3]~24_combout  & (\CPU|Datapath|ALU|ShiftRight1~4_combout  & 
// ((\CPU|Datapath|alumux|f[2]~21_combout )))) # (\CPU|Datapath|alumux|f[3]~24_combout  & (((\CPU|Control|truncate~0_combout )))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftRight1~2_combout  & ( \CPU|Datapath|ALU|ShiftRight1~3_combout  & ( 
// (!\CPU|Datapath|alumux|f[2]~21_combout  & (((\CPU|Control|truncate~0_combout  & \CPU|Datapath|alumux|f[3]~24_combout )))) # (\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Datapath|ALU|ShiftRight1~4_combout  & ((!\CPU|Datapath|alumux|f[3]~24_combout )))) ) 
// ) ) # ( \CPU|Datapath|ALU|ShiftRight1~2_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~3_combout  & ( (\CPU|Datapath|alumux|f[2]~21_combout  & ((!\CPU|Datapath|alumux|f[3]~24_combout  & (\CPU|Datapath|ALU|ShiftRight1~4_combout )) # 
// (\CPU|Datapath|alumux|f[3]~24_combout  & ((\CPU|Control|truncate~0_combout ))))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftRight1~2_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~3_combout  & ( (\CPU|Datapath|ALU|ShiftRight1~4_combout  & 
// (\CPU|Datapath|alumux|f[2]~21_combout  & !\CPU|Datapath|alumux|f[3]~24_combout )) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftRight1~4_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datad(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftRight1~2_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftRight1~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftRight1~5 .lut_mask = 64'h0500050305300533;
defparam \CPU|Datapath|ALU|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y38_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector15~8 (
// Equation(s):
// \CPU|Datapath|ALU|Selector15~8_combout  = ( \CPU|Datapath|ALU|Selector15~7_combout  & ( \CPU|Datapath|ALU|ShiftRight1~5_combout  & ( ((\CPU|Datapath|ALU|Equal0~3_combout  & \CPU|Datapath|ALU|Add0~4_sumout )) # (\CPU|Datapath|ALU|Selector15~3_combout ) ) ) 
// ) # ( !\CPU|Datapath|ALU|Selector15~7_combout  & ( \CPU|Datapath|ALU|ShiftRight1~5_combout  ) ) # ( \CPU|Datapath|ALU|Selector15~7_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~5_combout  & ( (!\CPU|Datapath|ALU|ShiftRight1~1_combout  & 
// (\CPU|Datapath|ALU|Equal0~3_combout  & ((\CPU|Datapath|ALU|Add0~4_sumout )))) # (\CPU|Datapath|ALU|ShiftRight1~1_combout  & (((\CPU|Datapath|ALU|Equal0~3_combout  & \CPU|Datapath|ALU|Add0~4_sumout )) # (\CPU|Datapath|ALU|Selector15~3_combout ))) ) ) ) # ( 
// !\CPU|Datapath|ALU|Selector15~7_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~5_combout  ) )

	.dataa(!\CPU|Datapath|ALU|ShiftRight1~1_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datac(!\CPU|Datapath|ALU|Selector15~3_combout ),
	.datad(!\CPU|Datapath|ALU|Add0~4_sumout ),
	.datae(!\CPU|Datapath|ALU|Selector15~7_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector15~8 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector15~8 .lut_mask = 64'hFFFF0537FFFF0F3F;
defparam \CPU|Datapath|ALU|Selector15~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y38_N23
dffeas \CPU|Datapath|MDR|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|ALU|Selector15~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MDR|data[2]~0_combout ),
	.sload(vcc),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[0] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y35_N25
dffeas \CPU|Datapath|IR|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[0] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N16
stratixiii_lcell_comb \CPU|Datapath|alumux|f[1]~25 (
// Equation(s):
// \CPU|Datapath|alumux|f[1]~25_combout  = ( \CPU|Datapath|IR|data [1] & ( ((!\CPU|Control|Selector4~0_combout ) # ((!\CPU|Control|WideOr18~combout ) # (\CPU|Datapath|IR|data [0]))) # (\CPU|Control|WideOr17~combout ) ) ) # ( !\CPU|Datapath|IR|data [1] & ( 
// (!\CPU|Control|WideOr17~combout  & (\CPU|Control|Selector4~0_combout  & (\CPU|Datapath|IR|data [0] & \CPU|Control|WideOr18~combout ))) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|Selector4~0_combout ),
	.datac(!\CPU|Datapath|IR|data [0]),
	.datad(!\CPU|Control|WideOr18~combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[1]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[1]~25 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[1]~25 .lut_mask = 64'h00020002FFDFFFDF;
defparam \CPU|Datapath|alumux|f[1]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y36_N8
stratixiii_lcell_comb \CPU|Datapath|alumux|f[1]~26 (
// Equation(s):
// \CPU|Datapath|alumux|f[1]~26_combout  = ( \CPU|Datapath|REGFILE|data~260_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~0_combout  ) ) # ( \CPU|Datapath|REGFILE|data~260_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~0_combout  & ( 
// \CPU|Datapath|alumux|f[1]~25_combout  ) ) ) # ( !\CPU|Datapath|REGFILE|data~260_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~0_combout  & ( \CPU|Datapath|alumux|f[1]~25_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|alumux|f[1]~25_combout ),
	.datad(gnd),
	.datae(!\CPU|Datapath|REGFILE|data~260_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[1]~26 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[1]~26 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \CPU|Datapath|alumux|f[1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y38_N2
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~1_combout  = ( \CPU|Datapath|ALU|ShiftRight0~4_combout  & ( \CPU|Datapath|alumux|f[2]~21_combout  & ( (\CPU|Datapath|ALU|Selector10~0_combout  & \CPU|Datapath|REGFILE|data~292_combout ) ) ) ) # ( 
// !\CPU|Datapath|ALU|ShiftRight0~4_combout  & ( \CPU|Datapath|alumux|f[2]~21_combout  & ( (\CPU|Datapath|ALU|Selector10~0_combout  & \CPU|Datapath|REGFILE|data~292_combout ) ) ) ) # ( \CPU|Datapath|ALU|ShiftRight0~4_combout  & ( 
// !\CPU|Datapath|alumux|f[2]~21_combout  & ( (\CPU|Datapath|ALU|Selector10~0_combout  & ((!\CPU|Datapath|ALU|ShiftLeft0~5_combout ) # (\CPU|Datapath|REGFILE|data~292_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftRight0~4_combout  & ( 
// !\CPU|Datapath|alumux|f[2]~21_combout  & ( (\CPU|Datapath|ALU|Selector10~0_combout  & (\CPU|Datapath|REGFILE|data~292_combout  & ((\CPU|Datapath|ALU|ShiftLeft0~5_combout ) # (\CPU|Datapath|alumux|f[1]~26_combout )))) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[1]~26_combout ),
	.datab(!\CPU|Datapath|ALU|Selector10~0_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datad(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftRight0~4_combout ),
	.dataf(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~1 .lut_mask = 64'h0013303300330033;
defparam \CPU|Datapath|ALU|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y39_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~4_combout  = ( \CPU|Control|truncate~0_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~16_combout  & ( ((\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Datapath|ALU|ShiftRight1~7_combout  & \CPU|Datapath|ALU|Selector14~2_combout ))) 
// # (\CPU|Datapath|ALU|Selector14~5_combout ) ) ) ) # ( !\CPU|Control|truncate~0_combout  & ( \CPU|Datapath|ALU|ShiftLeft0~16_combout  & ( \CPU|Datapath|ALU|Selector14~5_combout  ) ) ) # ( \CPU|Control|truncate~0_combout  & ( 
// !\CPU|Datapath|ALU|ShiftLeft0~16_combout  & ( (\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Datapath|ALU|ShiftRight1~7_combout  & \CPU|Datapath|ALU|Selector14~2_combout )) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight1~7_combout ),
	.datac(!\CPU|Datapath|ALU|Selector14~2_combout ),
	.datad(!\CPU|Datapath|ALU|Selector14~5_combout ),
	.datae(!\CPU|Control|truncate~0_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~4 .lut_mask = 64'h0000010100FF01FF;
defparam \CPU|Datapath|ALU|Selector10~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y36_N36
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~3_combout  = ( \CPU|Control|Selector2~0_combout  & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector1~0_combout  & !\CPU|Datapath|REGFILE|data~364_combout )) ) ) # ( !\CPU|Control|Selector2~0_combout  & ( 
// (!\CPU|Control|WideOr17~combout  & (\CPU|Datapath|REGFILE|data~364_combout  & ((!\CPU|Control|Selector1~0_combout ) # (\CPU|Datapath|alumux|f[5]~19_combout )))) ) )

	.dataa(!\CPU|Control|WideOr17~combout ),
	.datab(!\CPU|Control|Selector1~0_combout ),
	.datac(!\CPU|Datapath|REGFILE|data~364_combout ),
	.datad(!\CPU|Datapath|alumux|f[5]~19_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~3 .lut_mask = 64'h080A080A80808080;
defparam \CPU|Datapath|ALU|Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y36_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~6_combout  = ( !\CPU|Datapath|alumux|f[3]~24_combout  & ( ((\CPU|Datapath|ALU|ShiftLeft0~10_combout  & (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (\CPU|Datapath|ALU|Equal0~7_combout  & \CPU|Datapath|alumux|f[2]~21_combout 
// )))) # (\CPU|Datapath|ALU|Selector10~3_combout ) ) ) # ( \CPU|Datapath|alumux|f[3]~24_combout  & ( (((!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (\CPU|Datapath|ALU|Selector2~9_combout  & !\CPU|Datapath|alumux|f[2]~21_combout ))) # 
// (\CPU|Datapath|ALU|Selector10~3_combout )) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~10_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datac(!\CPU|Datapath|ALU|Selector2~9_combout ),
	.datad(!\CPU|Datapath|ALU|Selector10~3_combout ),
	.datae(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.dataf(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datag(!\CPU|Datapath|ALU|Equal0~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~6 .extended_lut = "on";
defparam \CPU|Datapath|ALU|Selector10~6 .lut_mask = 64'h00FF0CFF04FF00FF;
defparam \CPU|Datapath|ALU|Selector10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y39_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~2_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( (\CPU|Datapath|ALU|Selector14~2_combout  & (!\CPU|Datapath|alumux|f[2]~21_combout  & ((\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|ALU|ShiftLeft0~7_combout 
// )))) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~9_combout  & ( (\CPU|Datapath|ALU|ShiftLeft0~7_combout  & (\CPU|Datapath|ALU|Selector14~2_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout  & !\CPU|Datapath|alumux|f[2]~21_combout ))) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftLeft0~7_combout ),
	.datab(!\CPU|Datapath|ALU|Selector14~2_combout ),
	.datac(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datad(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~2 .lut_mask = 64'h1000100013001300;
defparam \CPU|Datapath|ALU|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y38_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector10~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector10~5_combout  = ( \CPU|Datapath|ALU|Selector10~2_combout  & ( \CPU|Datapath|ALU|Add0~24_sumout  ) ) # ( !\CPU|Datapath|ALU|Selector10~2_combout  & ( \CPU|Datapath|ALU|Add0~24_sumout  & ( (((\CPU|Datapath|ALU|Selector10~6_combout 
// ) # (\CPU|Datapath|ALU|Selector10~4_combout )) # (\CPU|Datapath|ALU|Equal0~3_combout )) # (\CPU|Datapath|ALU|Selector10~1_combout ) ) ) ) # ( \CPU|Datapath|ALU|Selector10~2_combout  & ( !\CPU|Datapath|ALU|Add0~24_sumout  ) ) # ( 
// !\CPU|Datapath|ALU|Selector10~2_combout  & ( !\CPU|Datapath|ALU|Add0~24_sumout  & ( ((\CPU|Datapath|ALU|Selector10~6_combout ) # (\CPU|Datapath|ALU|Selector10~4_combout )) # (\CPU|Datapath|ALU|Selector10~1_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector10~1_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datac(!\CPU|Datapath|ALU|Selector10~4_combout ),
	.datad(!\CPU|Datapath|ALU|Selector10~6_combout ),
	.datae(!\CPU|Datapath|ALU|Selector10~2_combout ),
	.dataf(!\CPU|Datapath|ALU|Add0~24_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector10~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector10~5 .lut_mask = 64'h5FFFFFFF7FFFFFFF;
defparam \CPU|Datapath|ALU|Selector10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y38_N25
dffeas \CPU|Datapath|MDR|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector10~5_combout ),
	.asdata(\CPU|Datapath|ALU|Selector2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU|Control|WideOr4~0_combout ),
	.sload(!\CPU|Control|state.stb1_odd~q ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[13] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y35_N7
dffeas \CPU|Datapath|IR|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[13] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N30
stratixiii_lcell_comb \CPU|Control|Selector24~0 (
// Equation(s):
// \CPU|Control|Selector24~0_combout  = ( \CPU|Datapath|IR|data [13] & ( (!\CPU|Datapath|IR|data [15] & (\CPU|Control|state.decode~q )) # (\CPU|Datapath|IR|data [15] & ((!\CPU|Datapath|IR|data [14] & (\CPU|Control|state.decode~q )) # (\CPU|Datapath|IR|data 
// [14] & ((\CPU|Control|state.calc_addr~q ))))) ) ) # ( !\CPU|Datapath|IR|data [13] & ( \CPU|Control|state.calc_addr~q  ) )

	.dataa(!\CPU|Datapath|IR|data [15]),
	.datab(!\CPU|Control|state.decode~q ),
	.datac(!\CPU|Datapath|IR|data [14]),
	.datad(!\CPU|Control|state.calc_addr~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector24~0 .extended_lut = "off";
defparam \CPU|Control|Selector24~0 .lut_mask = 64'h00FF00FF32373237;
defparam \CPU|Control|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N31
dffeas \CPU|Control|state.calc_addr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.calc_addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.calc_addr .is_wysiwyg = "true";
defparam \CPU|Control|state.calc_addr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N6
stratixiii_lcell_comb \CPU|Datapath|alumux|f[4]~15 (
// Equation(s):
// \CPU|Datapath|alumux|f[4]~15_combout  = (!\CPU|Datapath|IR|data [14] & (!\CPU|Datapath|IR|data [15] & (\CPU|Control|state.calc_addr~q  & \CPU|Datapath|IR|data [13])))

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Datapath|IR|data [15]),
	.datac(!\CPU|Control|state.calc_addr~q ),
	.datad(!\CPU|Datapath|IR|data [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[4]~15 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[4]~15 .lut_mask = 64'h0008000800080008;
defparam \CPU|Datapath|alumux|f[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N6
stratixiii_lcell_comb \CPU|Control|Selector33~0 (
// Equation(s):
// \CPU|Control|Selector33~0_combout  = ( \CPU|Datapath|alumux|f[4]~15_combout  & ( (!\CPU|Control|state.ldb1~q  & (!\CPU|Datapath|IR|data [12])) # (\CPU|Control|state.ldb1~q  & ((!\pmem_resp~input_o ))) ) ) # ( !\CPU|Datapath|alumux|f[4]~15_combout  & ( 
// (!\pmem_resp~input_o  & \CPU|Control|state.ldb1~q ) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [12]),
	.datac(!\pmem_resp~input_o ),
	.datad(!\CPU|Control|state.ldb1~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[4]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector33~0 .extended_lut = "off";
defparam \CPU|Control|Selector33~0 .lut_mask = 64'h00F000F0CCF0CCF0;
defparam \CPU|Control|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y35_N7
dffeas \CPU|Control|state.ldb1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.ldb1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.ldb1 .is_wysiwyg = "true";
defparam \CPU|Control|state.ldb1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N8
stratixiii_lcell_comb \CPU|Control|WideOr18 (
// Equation(s):
// \CPU|Control|WideOr18~combout  = ( \CPU|Control|state.ldb2~q  ) # ( !\CPU|Control|state.ldb2~q  & ( (\CPU|Control|state.calc_addr~q ) # (\CPU|Control|state.ldb1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.ldb1~q ),
	.datad(!\CPU|Control|state.calc_addr~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.ldb2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr18~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr18 .extended_lut = "off";
defparam \CPU|Control|WideOr18 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \CPU|Control|WideOr18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y36_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|ShiftLeft0~0 (
// Equation(s):
// \CPU|Datapath|ALU|ShiftLeft0~0_combout  = ( !\CPU|Control|WideOr18~combout  & ( !\CPU|Control|WideOr17~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|ShiftLeft0~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|ShiftLeft0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \CPU|Datapath|ALU|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y37_N38
stratixiii_lcell_comb \CPU|Datapath|alumux|f[2]~21 (
// Equation(s):
// \CPU|Datapath|alumux|f[2]~21_combout  = ( \CPU|Datapath|alumux|f[2]~20_combout  & ( \CPU|Datapath|REGFILE|data~244_combout  ) ) # ( !\CPU|Datapath|alumux|f[2]~20_combout  & ( \CPU|Datapath|REGFILE|data~244_combout  & ( 
// \CPU|Datapath|ALU|ShiftLeft0~0_combout  ) ) ) # ( \CPU|Datapath|alumux|f[2]~20_combout  & ( !\CPU|Datapath|REGFILE|data~244_combout  & ( !\CPU|Datapath|ALU|ShiftLeft0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~0_combout ),
	.datae(!\CPU|Datapath|alumux|f[2]~20_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|alumux|f[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|alumux|f[2]~21 .extended_lut = "off";
defparam \CPU|Datapath|alumux|f[2]~21 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \CPU|Datapath|alumux|f[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y37_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~5_combout  = ( \CPU|Datapath|ALU|Selector9~0_combout  & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & \CPU|Datapath|ALU|ShiftRight0~3_combout )) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftRight0~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~5 .lut_mask = 64'h0000000000A000A0;
defparam \CPU|Datapath|ALU|Selector9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y37_N18
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~7_combout  = ( \CPU|Datapath|REGFILE|data~292_combout  & ( \CPU|Datapath|REGFILE|data~300_combout  & ( \CPU|Datapath|ALU|Selector10~0_combout  ) ) ) # ( !\CPU|Datapath|REGFILE|data~292_combout  & ( 
// \CPU|Datapath|REGFILE|data~300_combout  & ( (\CPU|Datapath|ALU|ShiftRight1~6_combout  & (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (\CPU|Datapath|ALU|Selector10~0_combout  & !\CPU|Datapath|alumux|f[2]~21_combout ))) ) ) ) # ( 
// \CPU|Datapath|REGFILE|data~292_combout  & ( !\CPU|Datapath|REGFILE|data~300_combout  & ( (\CPU|Datapath|ALU|Selector10~0_combout  & ((!\CPU|Datapath|ALU|ShiftRight1~6_combout ) # ((\CPU|Datapath|alumux|f[2]~21_combout ) # 
// (\CPU|Datapath|ALU|ShiftLeft0~5_combout )))) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datac(!\CPU|Datapath|ALU|Selector10~0_combout ),
	.datad(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datae(!\CPU|Datapath|REGFILE|data~292_combout ),
	.dataf(!\CPU|Datapath|REGFILE|data~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~7 .lut_mask = 64'h00000B0F04000F0F;
defparam \CPU|Datapath|ALU|Selector9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y37_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~8 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~8_combout  = ( !\CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Datapath|ALU|Selector14~2_combout  & ((!\CPU|Datapath|alumux|f[2]~21_combout  & (((\CPU|Datapath|ALU|ShiftLeft0~9_combout )))) # 
// (\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Control|truncate~0_combout  & ((\CPU|Datapath|ALU|ShiftRight1~8_combout )))))) ) ) # ( \CPU|Datapath|alumux|f[0]~22_combout  & ( (\CPU|Datapath|ALU|Selector14~2_combout  & 
// ((!\CPU|Datapath|alumux|f[2]~21_combout  & (((\CPU|Datapath|ALU|ShiftLeft0~12_combout )))) # (\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Control|truncate~0_combout  & ((\CPU|Datapath|ALU|ShiftRight1~8_combout )))))) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~12_combout ),
	.datad(!\CPU|Datapath|ALU|Selector14~2_combout ),
	.datae(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~8_combout ),
	.datag(!\CPU|Datapath|ALU|ShiftLeft0~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~8 .extended_lut = "on";
defparam \CPU|Datapath|ALU|Selector9~8 .lut_mask = 64'h000A000A001B001B;
defparam \CPU|Datapath|ALU|Selector9~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~2_combout  = ( \CPU|Control|WideOr18~combout  & ( \CPU|Datapath|IR|data [5] ) ) # ( !\CPU|Control|WideOr18~combout  & ( \CPU|Datapath|REGFILE|data~148_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(!\CPU|Datapath|REGFILE|data~148_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~2 .lut_mask = 64'h0F0F0F0F33333333;
defparam \CPU|Datapath|ALU|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y37_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~3_combout  = ( \CPU|Datapath|REGFILE|data~372_combout  & ( (!\CPU|Control|Selector2~0_combout  & (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|Selector1~0_combout ) # (\CPU|Datapath|ALU|Selector9~2_combout )))) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~372_combout  & ( (\CPU|Control|Selector2~0_combout  & (!\CPU|Control|Selector1~0_combout  & !\CPU|Control|WideOr17~combout )) ) )

	.dataa(!\CPU|Control|Selector2~0_combout ),
	.datab(!\CPU|Control|Selector1~0_combout ),
	.datac(!\CPU|Datapath|ALU|Selector9~2_combout ),
	.datad(!\CPU|Control|WideOr17~combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~3 .lut_mask = 64'h440044008A008A00;
defparam \CPU|Datapath|ALU|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y37_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~4_combout  = ( !\CPU|Datapath|ALU|Selector9~3_combout  & ( (!\CPU|Datapath|ALU|Selector9~1_combout  & (((!\CPU|Datapath|ALU|Selector14~5_combout ) # (!\CPU|Datapath|ALU|ShiftLeft0~17_combout )))) # 
// (\CPU|Datapath|ALU|Selector9~1_combout  & (!\CPU|Datapath|ALU|Selector4~0_combout  & ((!\CPU|Datapath|ALU|Selector14~5_combout ) # (!\CPU|Datapath|ALU|ShiftLeft0~17_combout )))) ) )

	.dataa(!\CPU|Datapath|ALU|Selector9~1_combout ),
	.datab(!\CPU|Datapath|ALU|Selector4~0_combout ),
	.datac(!\CPU|Datapath|ALU|Selector14~5_combout ),
	.datad(!\CPU|Datapath|ALU|ShiftLeft0~17_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~4 .lut_mask = 64'hEEE0EEE000000000;
defparam \CPU|Datapath|ALU|Selector9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y37_N0
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector9~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector9~6_combout  = ( \CPU|Datapath|ALU|Equal0~3_combout  & ( \CPU|Datapath|ALU|Add0~28_sumout  ) ) # ( !\CPU|Datapath|ALU|Equal0~3_combout  & ( \CPU|Datapath|ALU|Add0~28_sumout  & ( (((!\CPU|Datapath|ALU|Selector9~4_combout ) # 
// (\CPU|Datapath|ALU|Selector9~8_combout )) # (\CPU|Datapath|ALU|Selector9~7_combout )) # (\CPU|Datapath|ALU|Selector9~5_combout ) ) ) ) # ( \CPU|Datapath|ALU|Equal0~3_combout  & ( !\CPU|Datapath|ALU|Add0~28_sumout  & ( 
// (((!\CPU|Datapath|ALU|Selector9~4_combout ) # (\CPU|Datapath|ALU|Selector9~8_combout )) # (\CPU|Datapath|ALU|Selector9~7_combout )) # (\CPU|Datapath|ALU|Selector9~5_combout ) ) ) ) # ( !\CPU|Datapath|ALU|Equal0~3_combout  & ( 
// !\CPU|Datapath|ALU|Add0~28_sumout  & ( (((!\CPU|Datapath|ALU|Selector9~4_combout ) # (\CPU|Datapath|ALU|Selector9~8_combout )) # (\CPU|Datapath|ALU|Selector9~7_combout )) # (\CPU|Datapath|ALU|Selector9~5_combout ) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector9~5_combout ),
	.datab(!\CPU|Datapath|ALU|Selector9~7_combout ),
	.datac(!\CPU|Datapath|ALU|Selector9~8_combout ),
	.datad(!\CPU|Datapath|ALU|Selector9~4_combout ),
	.datae(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.dataf(!\CPU|Datapath|ALU|Add0~28_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector9~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector9~6 .lut_mask = 64'hFF7FFF7FFF7FFFFF;
defparam \CPU|Datapath|ALU|Selector9~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y37_N1
dffeas \CPU|Datapath|MDR|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector9~6_combout ),
	.asdata(\CPU|Datapath|ALU|Selector1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU|Control|WideOr4~0_combout ),
	.sload(!\CPU|Control|state.stb1_odd~q ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[14] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y35_N21
dffeas \CPU|Datapath|IR|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[14] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N4
stratixiii_lcell_comb \CPU|Control|Selector21~0 (
// Equation(s):
// \CPU|Control|Selector21~0_combout  = ( !\CPU|Datapath|IR|data [13] & ( (!\CPU|Datapath|IR|data [14] & (\CPU|Datapath|IR|data [15] & (\CPU|Datapath|IR|data [12] & \CPU|Control|state.decode~q ))) ) )

	.dataa(!\CPU|Datapath|IR|data [14]),
	.datab(!\CPU|Datapath|IR|data [15]),
	.datac(!\CPU|Datapath|IR|data [12]),
	.datad(!\CPU|Control|state.decode~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector21~0 .extended_lut = "off";
defparam \CPU|Control|Selector21~0 .lut_mask = 64'h0002000200000000;
defparam \CPU|Control|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N5
dffeas \CPU|Control|state.s_not (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.s_not~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.s_not .is_wysiwyg = "true";
defparam \CPU|Control|state.s_not .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y35_N34
stratixiii_lcell_comb \CPU|Control|Selector1~0 (
// Equation(s):
// \CPU|Control|Selector1~0_combout  = ( !\CPU|Datapath|IR|data [5] & ( \CPU|Control|state.s_and~q  & ( (!\CPU|Control|state.s_not~q  & (!\CPU|Control|state.rshfa~q  & \CPU|Control|WideOr6~0_combout )) ) ) ) # ( \CPU|Datapath|IR|data [5] & ( 
// !\CPU|Control|state.s_and~q  & ( (!\CPU|Control|state.s_not~q  & (!\CPU|Control|state.s_add~q  & (!\CPU|Control|state.rshfa~q  & \CPU|Control|WideOr6~0_combout ))) ) ) ) # ( !\CPU|Datapath|IR|data [5] & ( !\CPU|Control|state.s_and~q  & ( 
// (!\CPU|Control|state.s_not~q  & (!\CPU|Control|state.rshfa~q  & \CPU|Control|WideOr6~0_combout )) ) ) )

	.dataa(!\CPU|Control|state.s_not~q ),
	.datab(!\CPU|Control|state.s_add~q ),
	.datac(!\CPU|Control|state.rshfa~q ),
	.datad(!\CPU|Control|WideOr6~0_combout ),
	.datae(!\CPU|Datapath|IR|data [5]),
	.dataf(!\CPU|Control|state.s_and~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector1~0 .extended_lut = "off";
defparam \CPU|Control|Selector1~0 .lut_mask = 64'h00A0008000A00000;
defparam \CPU|Control|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y36_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|Equal0~7 (
// Equation(s):
// \CPU|Datapath|ALU|Equal0~7_combout  = ( \CPU|Control|Selector2~0_combout  & ( (\CPU|Control|WideOr17~combout  & \CPU|Control|Selector1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Control|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Equal0~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Equal0~7 .lut_mask = 64'h00000000000F000F;
defparam \CPU|Datapath|ALU|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y38_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector8~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector8~1_combout  = ( !\CPU|Datapath|ALU|ShiftLeft0~5_combout  & ( (!\CPU|Datapath|alumux|f[3]~24_combout  & ((\CPU|Datapath|ALU|Equal0~4_combout ) # (\CPU|Datapath|ALU|Equal0~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datac(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector8~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector8~1 .lut_mask = 64'h30F030F000000000;
defparam \CPU|Datapath|ALU|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y38_N6
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector8~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector8~0_combout  = ( \CPU|Datapath|ALU|ShiftRight1~9_combout  & ( \CPU|Control|truncate~0_combout  & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & (((\CPU|Datapath|alumux|f[0]~22_combout ) # (\CPU|Datapath|ALU|ShiftLeft0~12_combout 
// )))) # (\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Datapath|ALU|ShiftRight1~10_combout )) ) ) ) # ( !\CPU|Datapath|ALU|ShiftRight1~9_combout  & ( \CPU|Control|truncate~0_combout  & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & 
// (((\CPU|Datapath|ALU|ShiftLeft0~12_combout  & !\CPU|Datapath|alumux|f[0]~22_combout )))) # (\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Datapath|ALU|ShiftRight1~10_combout )) ) ) ) # ( \CPU|Datapath|ALU|ShiftRight1~9_combout  & ( 
// !\CPU|Control|truncate~0_combout  & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Datapath|ALU|ShiftLeft0~12_combout  & !\CPU|Datapath|alumux|f[0]~22_combout )) ) ) ) # ( !\CPU|Datapath|ALU|ShiftRight1~9_combout  & ( !\CPU|Control|truncate~0_combout  
// & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & (\CPU|Datapath|ALU|ShiftLeft0~12_combout  & !\CPU|Datapath|alumux|f[0]~22_combout )) ) ) )

	.dataa(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftRight1~10_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~12_combout ),
	.datad(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftRight1~9_combout ),
	.dataf(!\CPU|Control|truncate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector8~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector8~0 .lut_mask = 64'h0A000A001B111BBB;
defparam \CPU|Datapath|ALU|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y38_N8
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector8~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector8~2_combout  = ( \CPU|Datapath|alumux|f[2]~21_combout  & ( \CPU|Datapath|ALU|ShiftRight1~6_combout  & ( (\CPU|Datapath|ALU|Equal0~4_combout  & ((\CPU|Datapath|alumux|f[3]~24_combout ) # (\CPU|Datapath|ALU|ShiftLeft0~5_combout ))) 
// ) ) ) # ( !\CPU|Datapath|alumux|f[2]~21_combout  & ( \CPU|Datapath|ALU|ShiftRight1~6_combout  & ( (!\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (\CPU|Datapath|alumux|f[3]~24_combout  & ((\CPU|Datapath|ALU|Equal0~5_combout ) # 
// (\CPU|Datapath|ALU|Equal0~4_combout )))) # (\CPU|Datapath|ALU|ShiftLeft0~5_combout  & (\CPU|Datapath|ALU|Equal0~4_combout )) ) ) ) # ( \CPU|Datapath|alumux|f[2]~21_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~6_combout  & ( 
// (\CPU|Datapath|ALU|Equal0~4_combout  & ((\CPU|Datapath|alumux|f[3]~24_combout ) # (\CPU|Datapath|ALU|ShiftLeft0~5_combout ))) ) ) ) # ( !\CPU|Datapath|alumux|f[2]~21_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~6_combout  & ( 
// (\CPU|Datapath|ALU|Equal0~4_combout  & ((\CPU|Datapath|alumux|f[3]~24_combout ) # (\CPU|Datapath|ALU|ShiftLeft0~5_combout ))) ) ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datac(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datae(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector8~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector8~2 .lut_mask = 64'h15151515151D1515;
defparam \CPU|Datapath|ALU|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y37_N34
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector8~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector8~3_combout  = (!\CPU|Control|WideOr18~combout  & ((\CPU|Datapath|REGFILE|data~156_combout ))) # (\CPU|Control|WideOr18~combout  & (\CPU|Datapath|IR|data [5]))

	.dataa(!\CPU|Datapath|IR|data [5]),
	.datab(!\CPU|Control|WideOr18~combout ),
	.datac(gnd),
	.datad(!\CPU|Datapath|REGFILE|data~156_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector8~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector8~3 .lut_mask = 64'h11DD11DD11DD11DD;
defparam \CPU|Datapath|ALU|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y38_N28
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector8~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector8~4_combout  = ( \CPU|Datapath|REGFILE|data~356_combout  & ( (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector2~0_combout  & ((!\CPU|Control|Selector1~0_combout ) # (\CPU|Datapath|ALU|Selector8~3_combout )))) ) ) # ( 
// !\CPU|Datapath|REGFILE|data~356_combout  & ( (!\CPU|Control|Selector1~0_combout  & (!\CPU|Control|WideOr17~combout  & \CPU|Control|Selector2~0_combout )) ) )

	.dataa(!\CPU|Control|Selector1~0_combout ),
	.datab(!\CPU|Control|WideOr17~combout ),
	.datac(!\CPU|Control|Selector2~0_combout ),
	.datad(!\CPU|Datapath|ALU|Selector8~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|REGFILE|data~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector8~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector8~4 .lut_mask = 64'h0808080880C080C0;
defparam \CPU|Datapath|ALU|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y38_N12
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector8~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector8~5_combout  = ( \CPU|Datapath|REGFILE|data~292_combout  & ( !\CPU|Datapath|ALU|Selector8~4_combout  & ( (!\CPU|Control|truncate~0_combout  & ((!\CPU|Datapath|ALU|Equal0~3_combout ) # ((!\CPU|Datapath|ALU|Add0~32_sumout )))) # 
// (\CPU|Control|truncate~0_combout  & (!\CPU|Datapath|ALU|Selector8~2_combout  & ((!\CPU|Datapath|ALU|Equal0~3_combout ) # (!\CPU|Datapath|ALU|Add0~32_sumout )))) ) ) ) # ( !\CPU|Datapath|REGFILE|data~292_combout  & ( !\CPU|Datapath|ALU|Selector8~4_combout  
// & ( (!\CPU|Datapath|ALU|Equal0~3_combout ) # (!\CPU|Datapath|ALU|Add0~32_sumout ) ) ) )

	.dataa(!\CPU|Control|truncate~0_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datac(!\CPU|Datapath|ALU|Selector8~2_combout ),
	.datad(!\CPU|Datapath|ALU|Add0~32_sumout ),
	.datae(!\CPU|Datapath|REGFILE|data~292_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector8~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector8~5 .lut_mask = 64'hFFCCFAC800000000;
defparam \CPU|Datapath|ALU|Selector8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y38_N38
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector8~6 (
// Equation(s):
// \CPU|Datapath|ALU|Selector8~6_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~13_combout  & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & (((\CPU|Datapath|ALU|ShiftLeft0~18_combout )))) # (\CPU|Datapath|alumux|f[2]~21_combout  & 
// (((\CPU|Datapath|ALU|ShiftLeft0~14_combout )) # (\CPU|Datapath|alumux|f[0]~22_combout ))) ) ) # ( !\CPU|Datapath|ALU|ShiftLeft0~13_combout  & ( (!\CPU|Datapath|alumux|f[2]~21_combout  & (((\CPU|Datapath|ALU|ShiftLeft0~18_combout )))) # 
// (\CPU|Datapath|alumux|f[2]~21_combout  & (!\CPU|Datapath|alumux|f[0]~22_combout  & (\CPU|Datapath|ALU|ShiftLeft0~14_combout ))) ) )

	.dataa(!\CPU|Datapath|alumux|f[0]~22_combout ),
	.datab(!\CPU|Datapath|ALU|ShiftLeft0~14_combout ),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~18_combout ),
	.datad(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector8~6 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector8~6 .lut_mask = 64'h0F220F220F770F77;
defparam \CPU|Datapath|ALU|Selector8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y38_N24
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector8~7 (
// Equation(s):
// \CPU|Datapath|ALU|Selector8~7_combout  = ( \CPU|Datapath|ALU|Selector8~5_combout  & ( \CPU|Datapath|ALU|Selector8~6_combout  & ( (!\CPU|Datapath|ALU|Equal0~7_combout  & (\CPU|Datapath|ALU|Selector8~1_combout  & ((\CPU|Datapath|ALU|Selector8~0_combout )))) 
// # (\CPU|Datapath|ALU|Equal0~7_combout  & (((\CPU|Datapath|ALU|Selector8~1_combout  & \CPU|Datapath|ALU|Selector8~0_combout )) # (\CPU|Datapath|ALU|Selector14~1_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|Selector8~5_combout  & ( 
// \CPU|Datapath|ALU|Selector8~6_combout  ) ) # ( \CPU|Datapath|ALU|Selector8~5_combout  & ( !\CPU|Datapath|ALU|Selector8~6_combout  & ( (\CPU|Datapath|ALU|Selector8~1_combout  & \CPU|Datapath|ALU|Selector8~0_combout ) ) ) ) # ( 
// !\CPU|Datapath|ALU|Selector8~5_combout  & ( !\CPU|Datapath|ALU|Selector8~6_combout  ) )

	.dataa(!\CPU|Datapath|ALU|Equal0~7_combout ),
	.datab(!\CPU|Datapath|ALU|Selector8~1_combout ),
	.datac(!\CPU|Datapath|ALU|Selector14~1_combout ),
	.datad(!\CPU|Datapath|ALU|Selector8~0_combout ),
	.datae(!\CPU|Datapath|ALU|Selector8~5_combout ),
	.dataf(!\CPU|Datapath|ALU|Selector8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector8~7 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector8~7 .lut_mask = 64'hFFFF0033FFFF0537;
defparam \CPU|Datapath|ALU|Selector8~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y38_N25
dffeas \CPU|Datapath|MDR|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector8~7_combout ),
	.asdata(\CPU|Datapath|ALU|Selector0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU|Control|WideOr4~0_combout ),
	.sload(!\CPU|Control|state.stb1_odd~q ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[15] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y35_N33
dffeas \CPU|Datapath|IR|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[15] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N38
stratixiii_lcell_comb \CPU|Control|next_states~1 (
// Equation(s):
// \CPU|Control|next_states~1_combout  = ( \CPU|Datapath|IR|data [13] & ( (!\CPU|Datapath|IR|data [14] & (!\CPU|Datapath|IR|data [15] $ (\CPU|Datapath|IR|data [12]))) ) )

	.dataa(!\CPU|Datapath|IR|data [15]),
	.datab(!\CPU|Datapath|IR|data [12]),
	.datac(!\CPU|Datapath|IR|data [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|next_states~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|next_states~1 .extended_lut = "off";
defparam \CPU|Control|next_states~1 .lut_mask = 64'h0000000090909090;
defparam \CPU|Control|next_states~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N12
stratixiii_lcell_comb \CPU|Control|Selector43~0 (
// Equation(s):
// \CPU|Control|Selector43~0_combout  = ( \CPU|Datapath|ALU|Selector15~8_combout  & ( \CPU|Datapath|alumux|f[4]~15_combout  & ( (!\CPU|Control|next_states~1_combout  & \CPU|Datapath|IR|data [12]) ) ) )

	.dataa(!\CPU|Control|next_states~1_combout ),
	.datab(!\CPU|Datapath|IR|data [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|Datapath|ALU|Selector15~8_combout ),
	.dataf(!\CPU|Datapath|alumux|f[4]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector43~0 .extended_lut = "off";
defparam \CPU|Control|Selector43~0 .lut_mask = 64'h0000000000002222;
defparam \CPU|Control|Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y35_N13
dffeas \CPU|Control|state.stb1_odd (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.stb1_odd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.stb1_odd .is_wysiwyg = "true";
defparam \CPU|Control|state.stb1_odd .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N26
stratixiii_lcell_comb \CPU|Datapath|MDR|data[2]~0 (
// Equation(s):
// \CPU|Datapath|MDR|data[2]~0_combout  = ( \CPU|Control|WideOr4~0_combout  & ( \CPU|Control|state.stb1_odd~q  ) ) # ( !\CPU|Control|WideOr4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.stb1_odd~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|MDR|data[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[2]~0 .extended_lut = "off";
defparam \CPU|Datapath|MDR|data[2]~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \CPU|Datapath|MDR|data[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y38_N37
dffeas \CPU|Datapath|MDR|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|ALU|Selector11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MDR|data[2]~0_combout ),
	.sload(vcc),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[4] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y35_N15
dffeas \CPU|Datapath|IR|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[4] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y35_N24
stratixiii_lcell_comb \CPU|Control|Selector41~0 (
// Equation(s):
// \CPU|Control|Selector41~0_combout  = ( \CPU|Control|state.rshfl~q  & ( \CPU|Control|Selector26~0_combout  & ( (!\CPU|Control|state.shf~q ) # ((\CPU|Datapath|IR|data [4] & !\CPU|Datapath|IR|data [5])) ) ) ) # ( !\CPU|Control|state.rshfl~q  & ( 
// \CPU|Control|Selector26~0_combout  & ( (\CPU|Datapath|IR|data [4] & (!\CPU|Datapath|IR|data [5] & \CPU|Control|state.shf~q )) ) ) ) # ( \CPU|Control|state.rshfl~q  & ( !\CPU|Control|Selector26~0_combout  & ( (\CPU|Datapath|IR|data [4] & 
// (!\CPU|Datapath|IR|data [5] & \CPU|Control|state.shf~q )) ) ) ) # ( !\CPU|Control|state.rshfl~q  & ( !\CPU|Control|Selector26~0_combout  & ( (\CPU|Datapath|IR|data [4] & (!\CPU|Datapath|IR|data [5] & \CPU|Control|state.shf~q )) ) ) )

	.dataa(!\CPU|Datapath|IR|data [4]),
	.datab(!\CPU|Datapath|IR|data [5]),
	.datac(gnd),
	.datad(!\CPU|Control|state.shf~q ),
	.datae(!\CPU|Control|state.rshfl~q ),
	.dataf(!\CPU|Control|Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector41~0 .extended_lut = "off";
defparam \CPU|Control|Selector41~0 .lut_mask = 64'h004400440044FF44;
defparam \CPU|Control|Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y35_N25
dffeas \CPU|Control|state.rshfl (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.rshfl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.rshfl .is_wysiwyg = "true";
defparam \CPU|Control|state.rshfl .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N8
stratixiii_lcell_comb \CPU|Control|WideOr17 (
// Equation(s):
// \CPU|Control|WideOr17~combout  = ( \CPU|Control|state.shf~q  ) # ( !\CPU|Control|state.shf~q  & ( (\CPU|Control|state.rshfa~q ) # (\CPU|Control|state.rshfl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.rshfl~q ),
	.datad(!\CPU|Control|state.rshfa~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.shf~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr17~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr17 .extended_lut = "off";
defparam \CPU|Control|WideOr17 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \CPU|Control|WideOr17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|Equal0~5 (
// Equation(s):
// \CPU|Datapath|ALU|Equal0~5_combout  = ( \CPU|Control|Selector1~0_combout  & ( (\CPU|Control|WideOr17~combout  & !\CPU|Control|Selector2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Control|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Equal0~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Equal0~5 .lut_mask = 64'h000000000F000F00;
defparam \CPU|Datapath|ALU|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y38_N30
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector15~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector15~3_combout  = ( !\CPU|Datapath|ALU|ShiftLeft0~5_combout  & ( (\CPU|Datapath|ALU|Equal0~4_combout ) # (\CPU|Datapath|ALU|Equal0~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|Equal0~5_combout ),
	.datad(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector15~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector15~3 .lut_mask = 64'h0FFF0FFF00000000;
defparam \CPU|Datapath|ALU|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y38_N16
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector11~1 (
// Equation(s):
// \CPU|Datapath|ALU|Selector11~1_combout  = ( \CPU|Datapath|ALU|ShiftRight1~2_combout  & ( \CPU|Datapath|ALU|ShiftRight1~4_combout  & ( (!\CPU|Control|truncate~0_combout  & (((!\CPU|Datapath|alumux|f[2]~21_combout  & !\CPU|Datapath|alumux|f[3]~24_combout 
// )))) # (\CPU|Control|truncate~0_combout  & ((!\CPU|Datapath|alumux|f[2]~21_combout ) # ((\CPU|Datapath|ALU|ShiftRight1~3_combout  & !\CPU|Datapath|alumux|f[3]~24_combout )))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftRight1~2_combout  & ( 
// \CPU|Datapath|ALU|ShiftRight1~4_combout  & ( (!\CPU|Datapath|alumux|f[3]~24_combout  & ((!\CPU|Datapath|alumux|f[2]~21_combout ) # ((\CPU|Datapath|ALU|ShiftRight1~3_combout  & \CPU|Control|truncate~0_combout )))) ) ) ) # ( 
// \CPU|Datapath|ALU|ShiftRight1~2_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~4_combout  & ( (\CPU|Control|truncate~0_combout  & ((!\CPU|Datapath|alumux|f[2]~21_combout  & ((\CPU|Datapath|alumux|f[3]~24_combout ))) # (\CPU|Datapath|alumux|f[2]~21_combout  & 
// (\CPU|Datapath|ALU|ShiftRight1~3_combout  & !\CPU|Datapath|alumux|f[3]~24_combout )))) ) ) ) # ( !\CPU|Datapath|ALU|ShiftRight1~2_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~4_combout  & ( (\CPU|Datapath|ALU|ShiftRight1~3_combout  & 
// (\CPU|Control|truncate~0_combout  & (\CPU|Datapath|alumux|f[2]~21_combout  & !\CPU|Datapath|alumux|f[3]~24_combout ))) ) ) )

	.dataa(!\CPU|Datapath|ALU|ShiftRight1~3_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datad(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftRight1~2_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector11~1 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector11~1 .lut_mask = 64'h01000130F100F130;
defparam \CPU|Datapath|ALU|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y38_N14
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector11~0 (
// Equation(s):
// \CPU|Datapath|ALU|Selector11~0_combout  = ( !\CPU|Datapath|alumux|f[2]~21_combout  & ( (!\CPU|Datapath|alumux|f[3]~24_combout  & (\CPU|Datapath|ALU|ShiftLeft0~15_combout  & \CPU|Datapath|ALU|Selector3~0_combout )) ) )

	.dataa(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datab(gnd),
	.datac(!\CPU|Datapath|ALU|ShiftLeft0~15_combout ),
	.datad(!\CPU|Datapath|ALU|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector11~0 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector11~0 .lut_mask = 64'h000A000A00000000;
defparam \CPU|Datapath|ALU|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y37_N32
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector11~3 (
// Equation(s):
// \CPU|Datapath|ALU|Selector11~3_combout  = ( \CPU|Datapath|alumux|f[4]~27_combout  & ( (!\CPU|Control|WideOr17~combout  & ((!\CPU|Control|Selector2~0_combout  & ((\CPU|Datapath|REGFILE|data~380_combout ))) # (\CPU|Control|Selector2~0_combout  & 
// (!\CPU|Control|Selector1~0_combout  & !\CPU|Datapath|REGFILE|data~380_combout )))) ) ) # ( !\CPU|Datapath|alumux|f[4]~27_combout  & ( (!\CPU|Control|Selector1~0_combout  & (!\CPU|Control|WideOr17~combout  & (!\CPU|Control|Selector2~0_combout  $ 
// (!\CPU|Datapath|REGFILE|data~380_combout )))) ) )

	.dataa(!\CPU|Control|Selector2~0_combout ),
	.datab(!\CPU|Control|Selector1~0_combout ),
	.datac(!\CPU|Control|WideOr17~combout ),
	.datad(!\CPU|Datapath|REGFILE|data~380_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|alumux|f[4]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector11~3 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector11~3 .lut_mask = 64'h4080408040A040A0;
defparam \CPU|Datapath|ALU|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y37_N4
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector11~2 (
// Equation(s):
// \CPU|Datapath|ALU|Selector11~2_combout  = ( \CPU|Datapath|ALU|ShiftLeft0~5_combout  & ( \CPU|Datapath|alumux|f[2]~21_combout  & ( (\CPU|Datapath|REGFILE|data~292_combout  & (\CPU|Control|truncate~0_combout  & \CPU|Datapath|ALU|Equal0~4_combout )) ) ) ) # 
// ( !\CPU|Datapath|ALU|ShiftLeft0~5_combout  & ( \CPU|Datapath|alumux|f[2]~21_combout  & ( (\CPU|Datapath|REGFILE|data~292_combout  & (\CPU|Control|truncate~0_combout  & (\CPU|Datapath|ALU|Equal0~4_combout  & \CPU|Datapath|alumux|f[3]~24_combout ))) ) ) ) # 
// ( \CPU|Datapath|ALU|ShiftLeft0~5_combout  & ( !\CPU|Datapath|alumux|f[2]~21_combout  & ( (\CPU|Datapath|REGFILE|data~292_combout  & (\CPU|Control|truncate~0_combout  & \CPU|Datapath|ALU|Equal0~4_combout )) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~292_combout ),
	.datab(!\CPU|Control|truncate~0_combout ),
	.datac(!\CPU|Datapath|ALU|Equal0~4_combout ),
	.datad(!\CPU|Datapath|alumux|f[3]~24_combout ),
	.datae(!\CPU|Datapath|ALU|ShiftLeft0~5_combout ),
	.dataf(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector11~2 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector11~2 .lut_mask = 64'h0000010100010101;
defparam \CPU|Datapath|ALU|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y37_N10
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector11~4 (
// Equation(s):
// \CPU|Datapath|ALU|Selector11~4_combout  = ( !\CPU|Datapath|ALU|Selector11~2_combout  & ( \CPU|Datapath|ALU|ShiftRight1~6_combout  & ( (!\CPU|Datapath|ALU|Selector11~3_combout  & ((!\CPU|Datapath|REGFILE|data~132_combout ) # 
// (!\CPU|Datapath|ALU|Selector4~0_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|Selector11~2_combout  & ( !\CPU|Datapath|ALU|ShiftRight1~6_combout  & ( (!\CPU|Datapath|ALU|Selector11~3_combout  & ((!\CPU|Datapath|REGFILE|data~132_combout ) # 
// ((!\CPU|Datapath|ALU|Selector4~0_combout ) # (\CPU|Datapath|alumux|f[2]~21_combout )))) ) ) )

	.dataa(!\CPU|Datapath|REGFILE|data~132_combout ),
	.datab(!\CPU|Datapath|ALU|Selector11~3_combout ),
	.datac(!\CPU|Datapath|ALU|Selector4~0_combout ),
	.datad(!\CPU|Datapath|alumux|f[2]~21_combout ),
	.datae(!\CPU|Datapath|ALU|Selector11~2_combout ),
	.dataf(!\CPU|Datapath|ALU|ShiftRight1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector11~4 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector11~4 .lut_mask = 64'hC8CC0000C8C80000;
defparam \CPU|Datapath|ALU|Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y38_N20
stratixiii_lcell_comb \CPU|Datapath|ALU|Selector11~5 (
// Equation(s):
// \CPU|Datapath|ALU|Selector11~5_combout  = ( \CPU|Datapath|ALU|Add0~20_sumout  & ( \CPU|Datapath|ALU|Selector11~4_combout  & ( (((\CPU|Datapath|ALU|Selector15~3_combout  & \CPU|Datapath|ALU|Selector11~1_combout )) # (\CPU|Datapath|ALU|Selector11~0_combout 
// )) # (\CPU|Datapath|ALU|Equal0~3_combout ) ) ) ) # ( !\CPU|Datapath|ALU|Add0~20_sumout  & ( \CPU|Datapath|ALU|Selector11~4_combout  & ( ((\CPU|Datapath|ALU|Selector15~3_combout  & \CPU|Datapath|ALU|Selector11~1_combout )) # 
// (\CPU|Datapath|ALU|Selector11~0_combout ) ) ) ) # ( \CPU|Datapath|ALU|Add0~20_sumout  & ( !\CPU|Datapath|ALU|Selector11~4_combout  ) ) # ( !\CPU|Datapath|ALU|Add0~20_sumout  & ( !\CPU|Datapath|ALU|Selector11~4_combout  ) )

	.dataa(!\CPU|Datapath|ALU|Selector15~3_combout ),
	.datab(!\CPU|Datapath|ALU|Equal0~3_combout ),
	.datac(!\CPU|Datapath|ALU|Selector11~1_combout ),
	.datad(!\CPU|Datapath|ALU|Selector11~0_combout ),
	.datae(!\CPU|Datapath|ALU|Add0~20_sumout ),
	.dataf(!\CPU|Datapath|ALU|Selector11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|ALU|Selector11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|ALU|Selector11~5 .extended_lut = "off";
defparam \CPU|Datapath|ALU|Selector11~5 .lut_mask = 64'hFFFFFFFF05FF37FF;
defparam \CPU|Datapath|ALU|Selector11~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y38_N21
dffeas \CPU|Datapath|MDR|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|ALU|Selector11~5_combout ),
	.asdata(\CPU|Datapath|ALU|Selector3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU|Control|WideOr4~0_combout ),
	.sload(!\CPU|Control|state.stb1_odd~q ),
	.ena(\CPU|Control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MDR|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MDR|data[12] .is_wysiwyg = "true";
defparam \CPU|Datapath|MDR|data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y35_N35
dffeas \CPU|Datapath|IR|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Datapath|MDR|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|IR|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|IR|data[12] .is_wysiwyg = "true";
defparam \CPU|Datapath|IR|data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N20
stratixiii_lcell_comb \CPU|Control|Selector18~0 (
// Equation(s):
// \CPU|Control|Selector18~0_combout  = ( \CPU|Datapath|IR|data [14] & ( \CPU|Datapath|IR|data [13] & ( \CPU|Control|state.fetch3~q  ) ) ) # ( !\CPU|Datapath|IR|data [14] & ( \CPU|Datapath|IR|data [13] & ( \CPU|Control|state.fetch3~q  ) ) ) # ( 
// \CPU|Datapath|IR|data [14] & ( !\CPU|Datapath|IR|data [13] & ( \CPU|Control|state.fetch3~q  ) ) ) # ( !\CPU|Datapath|IR|data [14] & ( !\CPU|Datapath|IR|data [13] & ( ((!\CPU|Datapath|IR|data [12] & (\CPU|Control|state.decode~q  & \CPU|Datapath|IR|data 
// [15]))) # (\CPU|Control|state.fetch3~q ) ) ) )

	.dataa(!\CPU|Datapath|IR|data [12]),
	.datab(!\CPU|Control|state.decode~q ),
	.datac(!\CPU|Control|state.fetch3~q ),
	.datad(!\CPU|Datapath|IR|data [15]),
	.datae(!\CPU|Datapath|IR|data [14]),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector18~0 .extended_lut = "off";
defparam \CPU|Control|Selector18~0 .lut_mask = 64'h0F2F0F0F0F0F0F0F;
defparam \CPU|Control|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N27
dffeas \CPU|Control|state.decode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Control|Selector18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.decode .is_wysiwyg = "true";
defparam \CPU|Control|state.decode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N2
stratixiii_lcell_comb \CPU|Control|Selector51~0 (
// Equation(s):
// \CPU|Control|Selector51~0_combout  = ( \CPU|Datapath|IR|data [13] & ( (\CPU|Control|state.decode~q  & (\CPU|Datapath|IR|data [12] & (\CPU|Datapath|IR|data [14] & \CPU|Datapath|IR|data [15]))) ) )

	.dataa(!\CPU|Control|state.decode~q ),
	.datab(!\CPU|Datapath|IR|data [12]),
	.datac(!\CPU|Datapath|IR|data [14]),
	.datad(!\CPU|Datapath|IR|data [15]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector51~0 .extended_lut = "off";
defparam \CPU|Control|Selector51~0 .lut_mask = 64'h0000000000010001;
defparam \CPU|Control|Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y35_N3
dffeas \CPU|Control|state.trap1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.trap1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.trap1 .is_wysiwyg = "true";
defparam \CPU|Control|state.trap1 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y39_N9
dffeas \CPU|Control|state.trap2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Control|state.trap1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.trap2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.trap2 .is_wysiwyg = "true";
defparam \CPU|Control|state.trap2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y37_N6
stratixiii_lcell_comb \CPU|Control|Selector53~0 (
// Equation(s):
// \CPU|Control|Selector53~0_combout  = ( \CPU|Control|state.trap2~q  ) # ( !\CPU|Control|state.trap2~q  & ( (!\pmem_resp~input_o  & \CPU|Control|state.trap3~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pmem_resp~input_o ),
	.datad(!\CPU|Control|state.trap3~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.trap2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|Selector53~0 .extended_lut = "off";
defparam \CPU|Control|Selector53~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \CPU|Control|Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y37_N7
dffeas \CPU|Control|state.trap3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Control|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Control|state.trap3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Control|state.trap3 .is_wysiwyg = "true";
defparam \CPU|Control|state.trap3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y35_N4
stratixiii_lcell_comb \CPU|Control|WideOr4 (
// Equation(s):
// \CPU|Control|WideOr4~combout  = ( \CPU|Control|state.sti1~q  ) # ( !\CPU|Control|state.sti1~q  & ( ((!\CPU|Control|WideOr4~0_combout ) # (\CPU|Control|state.sti2~q )) # (\CPU|Control|state.trap3~q ) ) )

	.dataa(!\CPU|Control|state.trap3~q ),
	.datab(gnd),
	.datac(!\CPU|Control|WideOr4~0_combout ),
	.datad(!\CPU|Control|state.sti2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.sti1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr4 .extended_lut = "off";
defparam \CPU|Control|WideOr4 .lut_mask = 64'hF5FFF5FFFFFFFFFF;
defparam \CPU|Control|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y39_N8
stratixiii_lcell_comb \CPU|Datapath|MAR|data[8]~0 (
// Equation(s):
// \CPU|Datapath|MAR|data[8]~0_combout  = ( !\CPU|Control|state.trap2~q  & ( !\CPU|Control|state.ldi2~q  & ( !\CPU|Control|state.sti2~q  ) ) )

	.dataa(gnd),
	.datab(!\CPU|Control|state.sti2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|Control|state.trap2~q ),
	.dataf(!\CPU|Control|state.ldi2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|MAR|data[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[8]~0 .extended_lut = "off";
defparam \CPU|Datapath|MAR|data[8]~0 .lut_mask = 64'hCCCC000000000000;
defparam \CPU|Datapath|MAR|data[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y40_N22
stratixiii_lcell_comb \CPU|Datapath|marmux|f[0]~0 (
// Equation(s):
// \CPU|Datapath|marmux|f[0]~0_combout  = ( \CPU|Datapath|pc|data [0] & ( (!\CPU|Control|state.fetch1~q ) # ((!\CPU|Datapath|MAR|data[8]~0_combout  & (\CPU|Datapath|MDR|data [0])) # (\CPU|Datapath|MAR|data[8]~0_combout  & 
// ((\CPU|Datapath|ALU|Selector15~8_combout )))) ) ) # ( !\CPU|Datapath|pc|data [0] & ( (\CPU|Control|state.fetch1~q  & ((!\CPU|Datapath|MAR|data[8]~0_combout  & (\CPU|Datapath|MDR|data [0])) # (\CPU|Datapath|MAR|data[8]~0_combout  & 
// ((\CPU|Datapath|ALU|Selector15~8_combout ))))) ) )

	.dataa(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datab(!\CPU|Control|state.fetch1~q ),
	.datac(!\CPU|Datapath|MDR|data [0]),
	.datad(!\CPU|Datapath|ALU|Selector15~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[0]~0 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[0]~0 .lut_mask = 64'h02130213CEDFCEDF;
defparam \CPU|Datapath|marmux|f[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y35_N38
stratixiii_lcell_comb \CPU|Datapath|MAR|data[0]~1 (
// Equation(s):
// \CPU|Datapath|MAR|data[0]~1_combout  = ( \CPU|Control|state.sti2~q  ) # ( !\CPU|Control|state.sti2~q  & ( \CPU|Control|state.trap2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|Control|state.trap2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Control|state.sti2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|MAR|data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[0]~1 .extended_lut = "off";
defparam \CPU|Datapath|MAR|data[0]~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \CPU|Datapath|MAR|data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y39_N12
stratixiii_lcell_comb \CPU|Control|WideOr0 (
// Equation(s):
// \CPU|Control|WideOr0~combout  = ( \CPU|Datapath|MAR|data[8]~0_combout  & ( (!\CPU|Control|state.fetch1~q ) # (\CPU|Control|state.calc_addr~q ) ) ) # ( !\CPU|Datapath|MAR|data[8]~0_combout  )

	.dataa(!\CPU|Control|state.fetch1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Control|state.calc_addr~q ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Control|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Control|WideOr0 .extended_lut = "off";
defparam \CPU|Control|WideOr0 .lut_mask = 64'hFFFFFFFFAAFFAAFF;
defparam \CPU|Control|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N23
dffeas \CPU|Datapath|MAR|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MAR|data[0]~1_combout ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[0] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y39_N14
stratixiii_lcell_comb \CPU|Datapath|MAR|data[8]~2 (
// Equation(s):
// \CPU|Datapath|MAR|data[8]~2_combout  = ( \CPU|Control|state.ldi2~q  & ( (\CPU|Control|state.fetch1~q  & (!\CPU|Control|state.sti2~q  & !\CPU|Control|state.trap2~q )) ) ) # ( !\CPU|Control|state.ldi2~q  & ( (!\CPU|Control|state.fetch1~q  & 
// (!\CPU|Control|state.sti2~q  & !\CPU|Control|state.trap2~q )) ) )

	.dataa(!\CPU|Control|state.fetch1~q ),
	.datab(gnd),
	.datac(!\CPU|Control|state.sti2~q ),
	.datad(!\CPU|Control|state.trap2~q ),
	.datae(gnd),
	.dataf(!\CPU|Control|state.ldi2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|MAR|data[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[8]~2 .extended_lut = "off";
defparam \CPU|Datapath|MAR|data[8]~2 .lut_mask = 64'hA000A00050005000;
defparam \CPU|Datapath|MAR|data[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X12_Y39_N20
stratixiii_lcell_comb \CPU|Datapath|marmux|f[1]~1 (
// Equation(s):
// \CPU|Datapath|marmux|f[1]~1_combout  = ( \CPU|Datapath|MDR|data [1] & ( \CPU|Datapath|MAR|data[8]~0_combout  & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & ((\CPU|Datapath|ALU|Selector14~8_combout ))) # (\CPU|Datapath|MAR|data[8]~2_combout  & 
// (\CPU|Datapath|pc|data [1])) ) ) ) # ( !\CPU|Datapath|MDR|data [1] & ( \CPU|Datapath|MAR|data[8]~0_combout  & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & ((\CPU|Datapath|ALU|Selector14~8_combout ))) # (\CPU|Datapath|MAR|data[8]~2_combout  & 
// (\CPU|Datapath|pc|data [1])) ) ) ) # ( \CPU|Datapath|MDR|data [1] & ( !\CPU|Datapath|MAR|data[8]~0_combout  & ( (\CPU|Datapath|MAR|data[8]~2_combout ) # (\CPU|Datapath|IR|data [0]) ) ) ) # ( !\CPU|Datapath|MDR|data [1] & ( 
// !\CPU|Datapath|MAR|data[8]~0_combout  & ( (\CPU|Datapath|IR|data [0] & !\CPU|Datapath|MAR|data[8]~2_combout ) ) ) )

	.dataa(!\CPU|Datapath|IR|data [0]),
	.datab(!\CPU|Datapath|MAR|data[8]~2_combout ),
	.datac(!\CPU|Datapath|pc|data [1]),
	.datad(!\CPU|Datapath|ALU|Selector14~8_combout ),
	.datae(!\CPU|Datapath|MDR|data [1]),
	.dataf(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[1]~1 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[1]~1 .lut_mask = 64'h4444777703CF03CF;
defparam \CPU|Datapath|marmux|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y39_N21
dffeas \CPU|Datapath|MAR|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.sti2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[1] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y39_N24
stratixiii_lcell_comb \CPU|Datapath|marmux|f[2]~2 (
// Equation(s):
// \CPU|Datapath|marmux|f[2]~2_combout  = ( \CPU|Datapath|MDR|data [2] & ( \CPU|Datapath|ALU|Selector13~5_combout  & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & (((\CPU|Datapath|MAR|data[8]~0_combout )) # (\CPU|Datapath|IR|data [1]))) # 
// (\CPU|Datapath|MAR|data[8]~2_combout  & (((!\CPU|Datapath|MAR|data[8]~0_combout ) # (\CPU|Datapath|pc|data [2])))) ) ) ) # ( !\CPU|Datapath|MDR|data [2] & ( \CPU|Datapath|ALU|Selector13~5_combout  & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & 
// (((\CPU|Datapath|MAR|data[8]~0_combout )) # (\CPU|Datapath|IR|data [1]))) # (\CPU|Datapath|MAR|data[8]~2_combout  & (((\CPU|Datapath|MAR|data[8]~0_combout  & \CPU|Datapath|pc|data [2])))) ) ) ) # ( \CPU|Datapath|MDR|data [2] & ( 
// !\CPU|Datapath|ALU|Selector13~5_combout  & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & (\CPU|Datapath|IR|data [1] & (!\CPU|Datapath|MAR|data[8]~0_combout ))) # (\CPU|Datapath|MAR|data[8]~2_combout  & (((!\CPU|Datapath|MAR|data[8]~0_combout ) # 
// (\CPU|Datapath|pc|data [2])))) ) ) ) # ( !\CPU|Datapath|MDR|data [2] & ( !\CPU|Datapath|ALU|Selector13~5_combout  & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & (\CPU|Datapath|IR|data [1] & (!\CPU|Datapath|MAR|data[8]~0_combout ))) # 
// (\CPU|Datapath|MAR|data[8]~2_combout  & (((\CPU|Datapath|MAR|data[8]~0_combout  & \CPU|Datapath|pc|data [2])))) ) ) )

	.dataa(!\CPU|Datapath|IR|data [1]),
	.datab(!\CPU|Datapath|MAR|data[8]~2_combout ),
	.datac(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datad(!\CPU|Datapath|pc|data [2]),
	.datae(!\CPU|Datapath|MDR|data [2]),
	.dataf(!\CPU|Datapath|ALU|Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[2]~2 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[2]~2 .lut_mask = 64'h404370734C4F7C7F;
defparam \CPU|Datapath|marmux|f[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y39_N25
dffeas \CPU|Datapath|MAR|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.sti2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[2] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y39_N30
stratixiii_lcell_comb \CPU|Datapath|marmux|f[3]~3 (
// Equation(s):
// \CPU|Datapath|marmux|f[3]~3_combout  = ( \CPU|Datapath|pc|data [3] & ( \CPU|Datapath|IR|data [2] & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & (((!\CPU|Datapath|MAR|data[8]~0_combout )) # (\CPU|Datapath|ALU|Selector12~7_combout ))) # 
// (\CPU|Datapath|MAR|data[8]~2_combout  & (((\CPU|Datapath|MDR|data [3]) # (\CPU|Datapath|MAR|data[8]~0_combout )))) ) ) ) # ( !\CPU|Datapath|pc|data [3] & ( \CPU|Datapath|IR|data [2] & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & 
// (((!\CPU|Datapath|MAR|data[8]~0_combout )) # (\CPU|Datapath|ALU|Selector12~7_combout ))) # (\CPU|Datapath|MAR|data[8]~2_combout  & (((!\CPU|Datapath|MAR|data[8]~0_combout  & \CPU|Datapath|MDR|data [3])))) ) ) ) # ( \CPU|Datapath|pc|data [3] & ( 
// !\CPU|Datapath|IR|data [2] & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & (\CPU|Datapath|ALU|Selector12~7_combout  & (\CPU|Datapath|MAR|data[8]~0_combout ))) # (\CPU|Datapath|MAR|data[8]~2_combout  & (((\CPU|Datapath|MDR|data [3]) # 
// (\CPU|Datapath|MAR|data[8]~0_combout )))) ) ) ) # ( !\CPU|Datapath|pc|data [3] & ( !\CPU|Datapath|IR|data [2] & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & (\CPU|Datapath|ALU|Selector12~7_combout  & (\CPU|Datapath|MAR|data[8]~0_combout ))) # 
// (\CPU|Datapath|MAR|data[8]~2_combout  & (((!\CPU|Datapath|MAR|data[8]~0_combout  & \CPU|Datapath|MDR|data [3])))) ) ) )

	.dataa(!\CPU|Datapath|ALU|Selector12~7_combout ),
	.datab(!\CPU|Datapath|MAR|data[8]~2_combout ),
	.datac(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datad(!\CPU|Datapath|MDR|data [3]),
	.datae(!\CPU|Datapath|pc|data [3]),
	.dataf(!\CPU|Datapath|IR|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[3]~3 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[3]~3 .lut_mask = 64'h04340737C4F4C7F7;
defparam \CPU|Datapath|marmux|f[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y39_N31
dffeas \CPU|Datapath|MAR|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.sti2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[3] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y39_N34
stratixiii_lcell_comb \CPU|Datapath|marmux|f[4]~4 (
// Equation(s):
// \CPU|Datapath|marmux|f[4]~4_combout  = ( \CPU|Datapath|MDR|data [4] & ( \CPU|Datapath|MAR|data[8]~0_combout  & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & ((\CPU|Datapath|ALU|Selector11~5_combout ))) # (\CPU|Datapath|MAR|data[8]~2_combout  & 
// (\CPU|Datapath|pc|data [4])) ) ) ) # ( !\CPU|Datapath|MDR|data [4] & ( \CPU|Datapath|MAR|data[8]~0_combout  & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & ((\CPU|Datapath|ALU|Selector11~5_combout ))) # (\CPU|Datapath|MAR|data[8]~2_combout  & 
// (\CPU|Datapath|pc|data [4])) ) ) ) # ( \CPU|Datapath|MDR|data [4] & ( !\CPU|Datapath|MAR|data[8]~0_combout  & ( (\CPU|Datapath|MAR|data[8]~2_combout ) # (\CPU|Datapath|IR|data [3]) ) ) ) # ( !\CPU|Datapath|MDR|data [4] & ( 
// !\CPU|Datapath|MAR|data[8]~0_combout  & ( (\CPU|Datapath|IR|data [3] & !\CPU|Datapath|MAR|data[8]~2_combout ) ) ) )

	.dataa(!\CPU|Datapath|IR|data [3]),
	.datab(!\CPU|Datapath|pc|data [4]),
	.datac(!\CPU|Datapath|MAR|data[8]~2_combout ),
	.datad(!\CPU|Datapath|ALU|Selector11~5_combout ),
	.datae(!\CPU|Datapath|MDR|data [4]),
	.dataf(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[4]~4 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[4]~4 .lut_mask = 64'h50505F5F03F303F3;
defparam \CPU|Datapath|marmux|f[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y39_N35
dffeas \CPU|Datapath|MAR|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.sti2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[4] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y35_N20
stratixiii_lcell_comb \CPU|Datapath|marmux|f[5]~5 (
// Equation(s):
// \CPU|Datapath|marmux|f[5]~5_combout  = ( \CPU|Datapath|MAR|data[8]~0_combout  & ( \CPU|Datapath|IR|data [4] & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & ((\CPU|Datapath|ALU|Selector10~5_combout ))) # (\CPU|Datapath|MAR|data[8]~2_combout  & 
// (\CPU|Datapath|pc|data [5])) ) ) ) # ( !\CPU|Datapath|MAR|data[8]~0_combout  & ( \CPU|Datapath|IR|data [4] & ( (!\CPU|Datapath|MAR|data[8]~2_combout ) # (\CPU|Datapath|MDR|data [5]) ) ) ) # ( \CPU|Datapath|MAR|data[8]~0_combout  & ( !\CPU|Datapath|IR|data 
// [4] & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & ((\CPU|Datapath|ALU|Selector10~5_combout ))) # (\CPU|Datapath|MAR|data[8]~2_combout  & (\CPU|Datapath|pc|data [5])) ) ) ) # ( !\CPU|Datapath|MAR|data[8]~0_combout  & ( !\CPU|Datapath|IR|data [4] & ( 
// (\CPU|Datapath|MAR|data[8]~2_combout  & \CPU|Datapath|MDR|data [5]) ) ) )

	.dataa(!\CPU|Datapath|MAR|data[8]~2_combout ),
	.datab(!\CPU|Datapath|pc|data [5]),
	.datac(!\CPU|Datapath|MDR|data [5]),
	.datad(!\CPU|Datapath|ALU|Selector10~5_combout ),
	.datae(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.dataf(!\CPU|Datapath|IR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[5]~5 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[5]~5 .lut_mask = 64'h050511BBAFAF11BB;
defparam \CPU|Datapath|marmux|f[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y35_N21
dffeas \CPU|Datapath|MAR|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.sti2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[5] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y39_N18
stratixiii_lcell_comb \CPU|Datapath|marmux|f[6]~6 (
// Equation(s):
// \CPU|Datapath|marmux|f[6]~6_combout  = ( \CPU|Datapath|MDR|data [6] & ( \CPU|Datapath|ALU|Selector9~6_combout  & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & (((\CPU|Datapath|MAR|data[8]~0_combout )) # (\CPU|Datapath|IR|data [5]))) # 
// (\CPU|Datapath|MAR|data[8]~2_combout  & (((!\CPU|Datapath|MAR|data[8]~0_combout ) # (\CPU|Datapath|pc|data [6])))) ) ) ) # ( !\CPU|Datapath|MDR|data [6] & ( \CPU|Datapath|ALU|Selector9~6_combout  & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & 
// (((\CPU|Datapath|MAR|data[8]~0_combout )) # (\CPU|Datapath|IR|data [5]))) # (\CPU|Datapath|MAR|data[8]~2_combout  & (((\CPU|Datapath|MAR|data[8]~0_combout  & \CPU|Datapath|pc|data [6])))) ) ) ) # ( \CPU|Datapath|MDR|data [6] & ( 
// !\CPU|Datapath|ALU|Selector9~6_combout  & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & (\CPU|Datapath|IR|data [5] & (!\CPU|Datapath|MAR|data[8]~0_combout ))) # (\CPU|Datapath|MAR|data[8]~2_combout  & (((!\CPU|Datapath|MAR|data[8]~0_combout ) # 
// (\CPU|Datapath|pc|data [6])))) ) ) ) # ( !\CPU|Datapath|MDR|data [6] & ( !\CPU|Datapath|ALU|Selector9~6_combout  & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & (\CPU|Datapath|IR|data [5] & (!\CPU|Datapath|MAR|data[8]~0_combout ))) # 
// (\CPU|Datapath|MAR|data[8]~2_combout  & (((\CPU|Datapath|MAR|data[8]~0_combout  & \CPU|Datapath|pc|data [6])))) ) ) )

	.dataa(!\CPU|Datapath|IR|data [5]),
	.datab(!\CPU|Datapath|MAR|data[8]~2_combout ),
	.datac(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datad(!\CPU|Datapath|pc|data [6]),
	.datae(!\CPU|Datapath|MDR|data [6]),
	.dataf(!\CPU|Datapath|ALU|Selector9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[6]~6 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[6]~6 .lut_mask = 64'h404370734C4F7C7F;
defparam \CPU|Datapath|marmux|f[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y39_N19
dffeas \CPU|Datapath|MAR|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.sti2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[6] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y39_N2
stratixiii_lcell_comb \CPU|Datapath|marmux|f[7]~7 (
// Equation(s):
// \CPU|Datapath|marmux|f[7]~7_combout  = ( \CPU|Datapath|ALU|Selector8~7_combout  & ( \CPU|Datapath|MAR|data[8]~0_combout  & ( (!\CPU|Datapath|MAR|data[8]~2_combout ) # (\CPU|Datapath|pc|data [7]) ) ) ) # ( !\CPU|Datapath|ALU|Selector8~7_combout  & ( 
// \CPU|Datapath|MAR|data[8]~0_combout  & ( (\CPU|Datapath|MAR|data[8]~2_combout  & \CPU|Datapath|pc|data [7]) ) ) ) # ( \CPU|Datapath|ALU|Selector8~7_combout  & ( !\CPU|Datapath|MAR|data[8]~0_combout  & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & 
// (\CPU|Datapath|IR|data [6])) # (\CPU|Datapath|MAR|data[8]~2_combout  & ((\CPU|Datapath|MDR|data [7]))) ) ) ) # ( !\CPU|Datapath|ALU|Selector8~7_combout  & ( !\CPU|Datapath|MAR|data[8]~0_combout  & ( (!\CPU|Datapath|MAR|data[8]~2_combout  & 
// (\CPU|Datapath|IR|data [6])) # (\CPU|Datapath|MAR|data[8]~2_combout  & ((\CPU|Datapath|MDR|data [7]))) ) ) )

	.dataa(!\CPU|Datapath|IR|data [6]),
	.datab(!\CPU|Datapath|MDR|data [7]),
	.datac(!\CPU|Datapath|MAR|data[8]~2_combout ),
	.datad(!\CPU|Datapath|pc|data [7]),
	.datae(!\CPU|Datapath|ALU|Selector8~7_combout ),
	.dataf(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[7]~7 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[7]~7 .lut_mask = 64'h53535353000FF0FF;
defparam \CPU|Datapath|marmux|f[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y39_N3
dffeas \CPU|Datapath|MAR|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.sti2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[7] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X12_Y39_N6
stratixiii_lcell_comb \CPU|Datapath|marmux|f[8]~8 (
// Equation(s):
// \CPU|Datapath|marmux|f[8]~8_combout  = ( \CPU|Datapath|IR|data [7] & ( \CPU|Datapath|MAR|data[8]~2_combout  & ( (!\CPU|Datapath|MAR|data[8]~0_combout  & (\CPU|Datapath|MDR|data [8])) # (\CPU|Datapath|MAR|data[8]~0_combout  & ((\CPU|Datapath|pc|data [8]))) 
// ) ) ) # ( !\CPU|Datapath|IR|data [7] & ( \CPU|Datapath|MAR|data[8]~2_combout  & ( (!\CPU|Datapath|MAR|data[8]~0_combout  & (\CPU|Datapath|MDR|data [8])) # (\CPU|Datapath|MAR|data[8]~0_combout  & ((\CPU|Datapath|pc|data [8]))) ) ) ) # ( 
// \CPU|Datapath|IR|data [7] & ( !\CPU|Datapath|MAR|data[8]~2_combout  & ( (!\CPU|Datapath|MAR|data[8]~0_combout ) # (\CPU|Datapath|ALU|Selector7~5_combout ) ) ) ) # ( !\CPU|Datapath|IR|data [7] & ( !\CPU|Datapath|MAR|data[8]~2_combout  & ( 
// (\CPU|Datapath|MAR|data[8]~0_combout  & \CPU|Datapath|ALU|Selector7~5_combout ) ) ) )

	.dataa(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datab(!\CPU|Datapath|MDR|data [8]),
	.datac(!\CPU|Datapath|ALU|Selector7~5_combout ),
	.datad(!\CPU|Datapath|pc|data [8]),
	.datae(!\CPU|Datapath|IR|data [7]),
	.dataf(!\CPU|Datapath|MAR|data[8]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[8]~8 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[8]~8 .lut_mask = 64'h0505AFAF22772277;
defparam \CPU|Datapath|marmux|f[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y39_N7
dffeas \CPU|Datapath|MAR|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Control|state.sti2~q ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[8] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y40_N6
stratixiii_lcell_comb \CPU|Datapath|marmux|f[9]~9 (
// Equation(s):
// \CPU|Datapath|marmux|f[9]~9_combout  = ( \CPU|Datapath|ALU|Selector6~7_combout  & ( (!\CPU|Control|state.fetch1~q  & (((\CPU|Datapath|pc|data [9])))) # (\CPU|Control|state.fetch1~q  & (((\CPU|Datapath|MDR|data [9])) # (\CPU|Datapath|MAR|data[8]~0_combout 
// ))) ) ) # ( !\CPU|Datapath|ALU|Selector6~7_combout  & ( (!\CPU|Control|state.fetch1~q  & (((\CPU|Datapath|pc|data [9])))) # (\CPU|Control|state.fetch1~q  & (!\CPU|Datapath|MAR|data[8]~0_combout  & ((\CPU|Datapath|MDR|data [9])))) ) )

	.dataa(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datab(!\CPU|Control|state.fetch1~q ),
	.datac(!\CPU|Datapath|pc|data [9]),
	.datad(!\CPU|Datapath|MDR|data [9]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[9]~9 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[9]~9 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \CPU|Datapath|marmux|f[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N7
dffeas \CPU|Datapath|MAR|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MAR|data[0]~1_combout ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[9] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y40_N4
stratixiii_lcell_comb \CPU|Datapath|marmux|f[10]~10 (
// Equation(s):
// \CPU|Datapath|marmux|f[10]~10_combout  = ( \CPU|Datapath|ALU|Selector5~4_combout  & ( (!\CPU|Control|state.fetch1~q  & (((\CPU|Datapath|pc|data [10])))) # (\CPU|Control|state.fetch1~q  & (((\CPU|Datapath|MDR|data [10])) # 
// (\CPU|Datapath|MAR|data[8]~0_combout ))) ) ) # ( !\CPU|Datapath|ALU|Selector5~4_combout  & ( (!\CPU|Control|state.fetch1~q  & (((\CPU|Datapath|pc|data [10])))) # (\CPU|Control|state.fetch1~q  & (!\CPU|Datapath|MAR|data[8]~0_combout  & 
// (\CPU|Datapath|MDR|data [10]))) ) )

	.dataa(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datab(!\CPU|Control|state.fetch1~q ),
	.datac(!\CPU|Datapath|MDR|data [10]),
	.datad(!\CPU|Datapath|pc|data [10]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|ALU|Selector5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[10]~10 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[10]~10 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \CPU|Datapath|marmux|f[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N5
dffeas \CPU|Datapath|MAR|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MAR|data[0]~1_combout ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[10] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y38_N2
stratixiii_lcell_comb \CPU|Datapath|marmux|f[11]~11 (
// Equation(s):
// \CPU|Datapath|marmux|f[11]~11_combout  = ( \CPU|Control|state.fetch1~q  & ( \CPU|Datapath|ALU|Selector4~6_combout  & ( (\CPU|Datapath|MAR|data[8]~0_combout ) # (\CPU|Datapath|MDR|data [11]) ) ) ) # ( !\CPU|Control|state.fetch1~q  & ( 
// \CPU|Datapath|ALU|Selector4~6_combout  & ( \CPU|Datapath|pc|data [11] ) ) ) # ( \CPU|Control|state.fetch1~q  & ( !\CPU|Datapath|ALU|Selector4~6_combout  & ( (\CPU|Datapath|MDR|data [11] & !\CPU|Datapath|MAR|data[8]~0_combout ) ) ) ) # ( 
// !\CPU|Control|state.fetch1~q  & ( !\CPU|Datapath|ALU|Selector4~6_combout  & ( \CPU|Datapath|pc|data [11] ) ) )

	.dataa(!\CPU|Datapath|pc|data [11]),
	.datab(!\CPU|Datapath|MDR|data [11]),
	.datac(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datad(gnd),
	.datae(!\CPU|Control|state.fetch1~q ),
	.dataf(!\CPU|Datapath|ALU|Selector4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[11]~11 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[11]~11 .lut_mask = 64'h5555303055553F3F;
defparam \CPU|Datapath|marmux|f[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y38_N3
dffeas \CPU|Datapath|MAR|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MAR|data[0]~1_combout ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[11] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y40_N10
stratixiii_lcell_comb \CPU|Datapath|marmux|f[12]~12 (
// Equation(s):
// \CPU|Datapath|marmux|f[12]~12_combout  = ( \CPU|Datapath|MDR|data [12] & ( (!\CPU|Control|state.fetch1~q  & (((\CPU|Datapath|pc|data [12])))) # (\CPU|Control|state.fetch1~q  & ((!\CPU|Datapath|MAR|data[8]~0_combout ) # 
// ((\CPU|Datapath|ALU|Selector3~4_combout )))) ) ) # ( !\CPU|Datapath|MDR|data [12] & ( (!\CPU|Control|state.fetch1~q  & (((\CPU|Datapath|pc|data [12])))) # (\CPU|Control|state.fetch1~q  & (\CPU|Datapath|MAR|data[8]~0_combout  & 
// ((\CPU|Datapath|ALU|Selector3~4_combout )))) ) )

	.dataa(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datab(!\CPU|Control|state.fetch1~q ),
	.datac(!\CPU|Datapath|pc|data [12]),
	.datad(!\CPU|Datapath|ALU|Selector3~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MDR|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[12]~12 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[12]~12 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \CPU|Datapath|marmux|f[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N11
dffeas \CPU|Datapath|MAR|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MAR|data[0]~1_combout ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[12] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y40_N20
stratixiii_lcell_comb \CPU|Datapath|marmux|f[13]~13 (
// Equation(s):
// \CPU|Datapath|marmux|f[13]~13_combout  = ( \CPU|Datapath|pc|data [13] & ( (!\CPU|Control|state.fetch1~q ) # ((!\CPU|Datapath|MAR|data[8]~0_combout  & ((\CPU|Datapath|MDR|data [13]))) # (\CPU|Datapath|MAR|data[8]~0_combout  & 
// (\CPU|Datapath|ALU|Selector2~8_combout ))) ) ) # ( !\CPU|Datapath|pc|data [13] & ( (\CPU|Control|state.fetch1~q  & ((!\CPU|Datapath|MAR|data[8]~0_combout  & ((\CPU|Datapath|MDR|data [13]))) # (\CPU|Datapath|MAR|data[8]~0_combout  & 
// (\CPU|Datapath|ALU|Selector2~8_combout )))) ) )

	.dataa(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datab(!\CPU|Control|state.fetch1~q ),
	.datac(!\CPU|Datapath|ALU|Selector2~8_combout ),
	.datad(!\CPU|Datapath|MDR|data [13]),
	.datae(gnd),
	.dataf(!\CPU|Datapath|pc|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[13]~13 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[13]~13 .lut_mask = 64'h01230123CDEFCDEF;
defparam \CPU|Datapath|marmux|f[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N21
dffeas \CPU|Datapath|MAR|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MAR|data[0]~1_combout ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[13] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y40_N8
stratixiii_lcell_comb \CPU|Datapath|marmux|f[14]~14 (
// Equation(s):
// \CPU|Datapath|marmux|f[14]~14_combout  = ( \CPU|Datapath|MDR|data [14] & ( (!\CPU|Control|state.fetch1~q  & (((\CPU|Datapath|pc|data [14])))) # (\CPU|Control|state.fetch1~q  & ((!\CPU|Datapath|MAR|data[8]~0_combout ) # 
// ((\CPU|Datapath|ALU|Selector1~7_combout )))) ) ) # ( !\CPU|Datapath|MDR|data [14] & ( (!\CPU|Control|state.fetch1~q  & (((\CPU|Datapath|pc|data [14])))) # (\CPU|Control|state.fetch1~q  & (\CPU|Datapath|MAR|data[8]~0_combout  & 
// ((\CPU|Datapath|ALU|Selector1~7_combout )))) ) )

	.dataa(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datab(!\CPU|Control|state.fetch1~q ),
	.datac(!\CPU|Datapath|pc|data [14]),
	.datad(!\CPU|Datapath|ALU|Selector1~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|Datapath|MDR|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[14]~14 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[14]~14 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \CPU|Datapath|marmux|f[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N9
dffeas \CPU|Datapath|MAR|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MAR|data[0]~1_combout ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[14] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y40_N12
stratixiii_lcell_comb \CPU|Datapath|marmux|f[15]~15 (
// Equation(s):
// \CPU|Datapath|marmux|f[15]~15_combout  = ( \CPU|Datapath|ALU|Selector0~4_combout  & ( \CPU|Datapath|MDR|data [15] & ( (\CPU|Control|state.fetch1~q ) # (\CPU|Datapath|pc|data [15]) ) ) ) # ( !\CPU|Datapath|ALU|Selector0~4_combout  & ( 
// \CPU|Datapath|MDR|data [15] & ( (!\CPU|Control|state.fetch1~q  & (\CPU|Datapath|pc|data [15])) # (\CPU|Control|state.fetch1~q  & ((!\CPU|Datapath|MAR|data[8]~0_combout ))) ) ) ) # ( \CPU|Datapath|ALU|Selector0~4_combout  & ( !\CPU|Datapath|MDR|data [15] & 
// ( (!\CPU|Control|state.fetch1~q  & (\CPU|Datapath|pc|data [15])) # (\CPU|Control|state.fetch1~q  & ((\CPU|Datapath|MAR|data[8]~0_combout ))) ) ) ) # ( !\CPU|Datapath|ALU|Selector0~4_combout  & ( !\CPU|Datapath|MDR|data [15] & ( (\CPU|Datapath|pc|data [15] 
// & !\CPU|Control|state.fetch1~q ) ) ) )

	.dataa(!\CPU|Datapath|pc|data [15]),
	.datab(!\CPU|Control|state.fetch1~q ),
	.datac(!\CPU|Datapath|MAR|data[8]~0_combout ),
	.datad(gnd),
	.datae(!\CPU|Datapath|ALU|Selector0~4_combout ),
	.dataf(!\CPU|Datapath|MDR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Datapath|marmux|f[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Datapath|marmux|f[15]~15 .extended_lut = "off";
defparam \CPU|Datapath|marmux|f[15]~15 .lut_mask = 64'h4444474774747777;
defparam \CPU|Datapath|marmux|f[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y40_N13
dffeas \CPU|Datapath|MAR|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\CPU|Datapath|marmux|f[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|Datapath|MAR|data[0]~1_combout ),
	.sload(gnd),
	.ena(\CPU|Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Datapath|MAR|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Datapath|MAR|data[15] .is_wysiwyg = "true";
defparam \CPU|Datapath|MAR|data[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N63
stratixiii_io_ibuf \pmem_rdata[0]~input (
	.i(pmem_rdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[0]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[0]~input .bus_hold = "false";
defparam \pmem_rdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N94
stratixiii_io_ibuf \pmem_rdata[1]~input (
	.i(pmem_rdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[1]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[1]~input .bus_hold = "false";
defparam \pmem_rdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N1
stratixiii_io_ibuf \pmem_rdata[2]~input (
	.i(pmem_rdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[2]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[2]~input .bus_hold = "false";
defparam \pmem_rdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N32
stratixiii_io_ibuf \pmem_rdata[3]~input (
	.i(pmem_rdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[3]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[3]~input .bus_hold = "false";
defparam \pmem_rdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y51_N94
stratixiii_io_ibuf \pmem_rdata[4]~input (
	.i(pmem_rdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[4]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[4]~input .bus_hold = "false";
defparam \pmem_rdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y29_N32
stratixiii_io_ibuf \pmem_rdata[5]~input (
	.i(pmem_rdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[5]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[5]~input .bus_hold = "false";
defparam \pmem_rdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y51_N1
stratixiii_io_ibuf \pmem_rdata[6]~input (
	.i(pmem_rdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[6]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[6]~input .bus_hold = "false";
defparam \pmem_rdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y51_N1
stratixiii_io_ibuf \pmem_rdata[7]~input (
	.i(pmem_rdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[7]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[7]~input .bus_hold = "false";
defparam \pmem_rdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N32
stratixiii_io_ibuf \pmem_rdata[8]~input (
	.i(pmem_rdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[8]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[8]~input .bus_hold = "false";
defparam \pmem_rdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y51_N1
stratixiii_io_ibuf \pmem_rdata[9]~input (
	.i(pmem_rdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[9]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[9]~input .bus_hold = "false";
defparam \pmem_rdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y23_N32
stratixiii_io_ibuf \pmem_rdata[10]~input (
	.i(pmem_rdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[10]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[10]~input .bus_hold = "false";
defparam \pmem_rdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N63
stratixiii_io_ibuf \pmem_rdata[11]~input (
	.i(pmem_rdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[11]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[11]~input .bus_hold = "false";
defparam \pmem_rdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y51_N63
stratixiii_io_ibuf \pmem_rdata[12]~input (
	.i(pmem_rdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[12]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[12]~input .bus_hold = "false";
defparam \pmem_rdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
stratixiii_io_ibuf \pmem_rdata[13]~input (
	.i(pmem_rdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[13]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[13]~input .bus_hold = "false";
defparam \pmem_rdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y51_N1
stratixiii_io_ibuf \pmem_rdata[14]~input (
	.i(pmem_rdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[14]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[14]~input .bus_hold = "false";
defparam \pmem_rdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y51_N32
stratixiii_io_ibuf \pmem_rdata[15]~input (
	.i(pmem_rdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[15]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[15]~input .bus_hold = "false";
defparam \pmem_rdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y45_N1
stratixiii_io_ibuf \pmem_rdata[16]~input (
	.i(pmem_rdata[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[16]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[16]~input .bus_hold = "false";
defparam \pmem_rdata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y51_N32
stratixiii_io_ibuf \pmem_rdata[17]~input (
	.i(pmem_rdata[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[17]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[17]~input .bus_hold = "false";
defparam \pmem_rdata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N32
stratixiii_io_ibuf \pmem_rdata[18]~input (
	.i(pmem_rdata[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[18]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[18]~input .bus_hold = "false";
defparam \pmem_rdata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y51_N1
stratixiii_io_ibuf \pmem_rdata[19]~input (
	.i(pmem_rdata[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[19]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[19]~input .bus_hold = "false";
defparam \pmem_rdata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N63
stratixiii_io_ibuf \pmem_rdata[20]~input (
	.i(pmem_rdata[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[20]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[20]~input .bus_hold = "false";
defparam \pmem_rdata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N63
stratixiii_io_ibuf \pmem_rdata[21]~input (
	.i(pmem_rdata[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[21]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[21]~input .bus_hold = "false";
defparam \pmem_rdata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N1
stratixiii_io_ibuf \pmem_rdata[22]~input (
	.i(pmem_rdata[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[22]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[22]~input .bus_hold = "false";
defparam \pmem_rdata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N32
stratixiii_io_ibuf \pmem_rdata[23]~input (
	.i(pmem_rdata[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[23]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[23]~input .bus_hold = "false";
defparam \pmem_rdata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N1
stratixiii_io_ibuf \pmem_rdata[24]~input (
	.i(pmem_rdata[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[24]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[24]~input .bus_hold = "false";
defparam \pmem_rdata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N63
stratixiii_io_ibuf \pmem_rdata[25]~input (
	.i(pmem_rdata[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[25]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[25]~input .bus_hold = "false";
defparam \pmem_rdata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N32
stratixiii_io_ibuf \pmem_rdata[26]~input (
	.i(pmem_rdata[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[26]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[26]~input .bus_hold = "false";
defparam \pmem_rdata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y39_N1
stratixiii_io_ibuf \pmem_rdata[27]~input (
	.i(pmem_rdata[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[27]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[27]~input .bus_hold = "false";
defparam \pmem_rdata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N63
stratixiii_io_ibuf \pmem_rdata[28]~input (
	.i(pmem_rdata[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[28]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[28]~input .bus_hold = "false";
defparam \pmem_rdata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y32_N94
stratixiii_io_ibuf \pmem_rdata[29]~input (
	.i(pmem_rdata[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[29]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[29]~input .bus_hold = "false";
defparam \pmem_rdata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y38_N63
stratixiii_io_ibuf \pmem_rdata[30]~input (
	.i(pmem_rdata[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[30]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[30]~input .bus_hold = "false";
defparam \pmem_rdata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N94
stratixiii_io_ibuf \pmem_rdata[31]~input (
	.i(pmem_rdata[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[31]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[31]~input .bus_hold = "false";
defparam \pmem_rdata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N32
stratixiii_io_ibuf \pmem_rdata[32]~input (
	.i(pmem_rdata[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[32]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[32]~input .bus_hold = "false";
defparam \pmem_rdata[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y51_N94
stratixiii_io_ibuf \pmem_rdata[33]~input (
	.i(pmem_rdata[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[33]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[33]~input .bus_hold = "false";
defparam \pmem_rdata[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y43_N32
stratixiii_io_ibuf \pmem_rdata[34]~input (
	.i(pmem_rdata[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[34]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[34]~input .bus_hold = "false";
defparam \pmem_rdata[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N1
stratixiii_io_ibuf \pmem_rdata[35]~input (
	.i(pmem_rdata[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[35]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[35]~input .bus_hold = "false";
defparam \pmem_rdata[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y51_N94
stratixiii_io_ibuf \pmem_rdata[36]~input (
	.i(pmem_rdata[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[36]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[36]~input .bus_hold = "false";
defparam \pmem_rdata[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N94
stratixiii_io_ibuf \pmem_rdata[37]~input (
	.i(pmem_rdata[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[37]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[37]~input .bus_hold = "false";
defparam \pmem_rdata[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N94
stratixiii_io_ibuf \pmem_rdata[38]~input (
	.i(pmem_rdata[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[38]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[38]~input .bus_hold = "false";
defparam \pmem_rdata[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y5_N32
stratixiii_io_ibuf \pmem_rdata[39]~input (
	.i(pmem_rdata[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[39]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[39]~input .bus_hold = "false";
defparam \pmem_rdata[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y51_N1
stratixiii_io_ibuf \pmem_rdata[40]~input (
	.i(pmem_rdata[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[40]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[40]~input .bus_hold = "false";
defparam \pmem_rdata[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N32
stratixiii_io_ibuf \pmem_rdata[41]~input (
	.i(pmem_rdata[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[41]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[41]~input .bus_hold = "false";
defparam \pmem_rdata[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y51_N1
stratixiii_io_ibuf \pmem_rdata[42]~input (
	.i(pmem_rdata[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[42]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[42]~input .bus_hold = "false";
defparam \pmem_rdata[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N63
stratixiii_io_ibuf \pmem_rdata[43]~input (
	.i(pmem_rdata[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[43]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[43]~input .bus_hold = "false";
defparam \pmem_rdata[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N63
stratixiii_io_ibuf \pmem_rdata[44]~input (
	.i(pmem_rdata[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[44]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[44]~input .bus_hold = "false";
defparam \pmem_rdata[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N32
stratixiii_io_ibuf \pmem_rdata[45]~input (
	.i(pmem_rdata[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[45]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[45]~input .bus_hold = "false";
defparam \pmem_rdata[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N94
stratixiii_io_ibuf \pmem_rdata[46]~input (
	.i(pmem_rdata[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[46]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[46]~input .bus_hold = "false";
defparam \pmem_rdata[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N63
stratixiii_io_ibuf \pmem_rdata[47]~input (
	.i(pmem_rdata[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[47]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[47]~input .bus_hold = "false";
defparam \pmem_rdata[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N32
stratixiii_io_ibuf \pmem_rdata[48]~input (
	.i(pmem_rdata[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[48]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[48]~input .bus_hold = "false";
defparam \pmem_rdata[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y51_N63
stratixiii_io_ibuf \pmem_rdata[49]~input (
	.i(pmem_rdata[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[49]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[49]~input .bus_hold = "false";
defparam \pmem_rdata[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y51_N32
stratixiii_io_ibuf \pmem_rdata[50]~input (
	.i(pmem_rdata[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[50]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[50]~input .bus_hold = "false";
defparam \pmem_rdata[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y40_N1
stratixiii_io_ibuf \pmem_rdata[51]~input (
	.i(pmem_rdata[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[51]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[51]~input .bus_hold = "false";
defparam \pmem_rdata[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y44_N1
stratixiii_io_ibuf \pmem_rdata[52]~input (
	.i(pmem_rdata[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[52]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[52]~input .bus_hold = "false";
defparam \pmem_rdata[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y43_N1
stratixiii_io_ibuf \pmem_rdata[53]~input (
	.i(pmem_rdata[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[53]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[53]~input .bus_hold = "false";
defparam \pmem_rdata[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
stratixiii_io_ibuf \pmem_rdata[54]~input (
	.i(pmem_rdata[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[54]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[54]~input .bus_hold = "false";
defparam \pmem_rdata[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N32
stratixiii_io_ibuf \pmem_rdata[55]~input (
	.i(pmem_rdata[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[55]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[55]~input .bus_hold = "false";
defparam \pmem_rdata[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y45_N94
stratixiii_io_ibuf \pmem_rdata[56]~input (
	.i(pmem_rdata[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[56]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[56]~input .bus_hold = "false";
defparam \pmem_rdata[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N63
stratixiii_io_ibuf \pmem_rdata[57]~input (
	.i(pmem_rdata[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[57]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[57]~input .bus_hold = "false";
defparam \pmem_rdata[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N94
stratixiii_io_ibuf \pmem_rdata[58]~input (
	.i(pmem_rdata[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[58]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[58]~input .bus_hold = "false";
defparam \pmem_rdata[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N1
stratixiii_io_ibuf \pmem_rdata[59]~input (
	.i(pmem_rdata[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[59]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[59]~input .bus_hold = "false";
defparam \pmem_rdata[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y51_N94
stratixiii_io_ibuf \pmem_rdata[60]~input (
	.i(pmem_rdata[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[60]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[60]~input .bus_hold = "false";
defparam \pmem_rdata[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N32
stratixiii_io_ibuf \pmem_rdata[61]~input (
	.i(pmem_rdata[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[61]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[61]~input .bus_hold = "false";
defparam \pmem_rdata[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N1
stratixiii_io_ibuf \pmem_rdata[62]~input (
	.i(pmem_rdata[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[62]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[62]~input .bus_hold = "false";
defparam \pmem_rdata[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N32
stratixiii_io_ibuf \pmem_rdata[63]~input (
	.i(pmem_rdata[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[63]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[63]~input .bus_hold = "false";
defparam \pmem_rdata[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y51_N32
stratixiii_io_ibuf \pmem_rdata[64]~input (
	.i(pmem_rdata[64]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[64]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[64]~input .bus_hold = "false";
defparam \pmem_rdata[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N94
stratixiii_io_ibuf \pmem_rdata[65]~input (
	.i(pmem_rdata[65]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[65]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[65]~input .bus_hold = "false";
defparam \pmem_rdata[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N94
stratixiii_io_ibuf \pmem_rdata[66]~input (
	.i(pmem_rdata[66]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[66]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[66]~input .bus_hold = "false";
defparam \pmem_rdata[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N32
stratixiii_io_ibuf \pmem_rdata[67]~input (
	.i(pmem_rdata[67]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[67]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[67]~input .bus_hold = "false";
defparam \pmem_rdata[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N32
stratixiii_io_ibuf \pmem_rdata[68]~input (
	.i(pmem_rdata[68]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[68]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[68]~input .bus_hold = "false";
defparam \pmem_rdata[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y51_N32
stratixiii_io_ibuf \pmem_rdata[69]~input (
	.i(pmem_rdata[69]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[69]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[69]~input .bus_hold = "false";
defparam \pmem_rdata[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y40_N94
stratixiii_io_ibuf \pmem_rdata[70]~input (
	.i(pmem_rdata[70]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[70]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[70]~input .bus_hold = "false";
defparam \pmem_rdata[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N63
stratixiii_io_ibuf \pmem_rdata[71]~input (
	.i(pmem_rdata[71]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[71]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[71]~input .bus_hold = "false";
defparam \pmem_rdata[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N1
stratixiii_io_ibuf \pmem_rdata[72]~input (
	.i(pmem_rdata[72]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[72]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[72]~input .bus_hold = "false";
defparam \pmem_rdata[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y40_N63
stratixiii_io_ibuf \pmem_rdata[73]~input (
	.i(pmem_rdata[73]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[73]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[73]~input .bus_hold = "false";
defparam \pmem_rdata[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y51_N63
stratixiii_io_ibuf \pmem_rdata[74]~input (
	.i(pmem_rdata[74]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[74]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[74]~input .bus_hold = "false";
defparam \pmem_rdata[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y51_N94
stratixiii_io_ibuf \pmem_rdata[75]~input (
	.i(pmem_rdata[75]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[75]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[75]~input .bus_hold = "false";
defparam \pmem_rdata[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N63
stratixiii_io_ibuf \pmem_rdata[76]~input (
	.i(pmem_rdata[76]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[76]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[76]~input .bus_hold = "false";
defparam \pmem_rdata[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y51_N32
stratixiii_io_ibuf \pmem_rdata[77]~input (
	.i(pmem_rdata[77]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[77]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[77]~input .bus_hold = "false";
defparam \pmem_rdata[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
stratixiii_io_ibuf \pmem_rdata[78]~input (
	.i(pmem_rdata[78]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[78]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[78]~input .bus_hold = "false";
defparam \pmem_rdata[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y51_N94
stratixiii_io_ibuf \pmem_rdata[79]~input (
	.i(pmem_rdata[79]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[79]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[79]~input .bus_hold = "false";
defparam \pmem_rdata[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y51_N1
stratixiii_io_ibuf \pmem_rdata[80]~input (
	.i(pmem_rdata[80]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[80]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[80]~input .bus_hold = "false";
defparam \pmem_rdata[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N63
stratixiii_io_ibuf \pmem_rdata[81]~input (
	.i(pmem_rdata[81]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[81]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[81]~input .bus_hold = "false";
defparam \pmem_rdata[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N1
stratixiii_io_ibuf \pmem_rdata[82]~input (
	.i(pmem_rdata[82]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[82]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[82]~input .bus_hold = "false";
defparam \pmem_rdata[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y51_N1
stratixiii_io_ibuf \pmem_rdata[83]~input (
	.i(pmem_rdata[83]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[83]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[83]~input .bus_hold = "false";
defparam \pmem_rdata[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
stratixiii_io_ibuf \pmem_rdata[84]~input (
	.i(pmem_rdata[84]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[84]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[84]~input .bus_hold = "false";
defparam \pmem_rdata[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
stratixiii_io_ibuf \pmem_rdata[85]~input (
	.i(pmem_rdata[85]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[85]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[85]~input .bus_hold = "false";
defparam \pmem_rdata[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N94
stratixiii_io_ibuf \pmem_rdata[86]~input (
	.i(pmem_rdata[86]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[86]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[86]~input .bus_hold = "false";
defparam \pmem_rdata[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y23_N1
stratixiii_io_ibuf \pmem_rdata[87]~input (
	.i(pmem_rdata[87]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[87]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[87]~input .bus_hold = "false";
defparam \pmem_rdata[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y51_N63
stratixiii_io_ibuf \pmem_rdata[88]~input (
	.i(pmem_rdata[88]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[88]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[88]~input .bus_hold = "false";
defparam \pmem_rdata[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N32
stratixiii_io_ibuf \pmem_rdata[89]~input (
	.i(pmem_rdata[89]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[89]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[89]~input .bus_hold = "false";
defparam \pmem_rdata[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y51_N94
stratixiii_io_ibuf \pmem_rdata[90]~input (
	.i(pmem_rdata[90]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[90]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[90]~input .bus_hold = "false";
defparam \pmem_rdata[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N94
stratixiii_io_ibuf \pmem_rdata[91]~input (
	.i(pmem_rdata[91]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[91]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[91]~input .bus_hold = "false";
defparam \pmem_rdata[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y29_N94
stratixiii_io_ibuf \pmem_rdata[92]~input (
	.i(pmem_rdata[92]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[92]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[92]~input .bus_hold = "false";
defparam \pmem_rdata[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N94
stratixiii_io_ibuf \pmem_rdata[93]~input (
	.i(pmem_rdata[93]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[93]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[93]~input .bus_hold = "false";
defparam \pmem_rdata[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y36_N1
stratixiii_io_ibuf \pmem_rdata[94]~input (
	.i(pmem_rdata[94]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[94]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[94]~input .bus_hold = "false";
defparam \pmem_rdata[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N63
stratixiii_io_ibuf \pmem_rdata[95]~input (
	.i(pmem_rdata[95]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[95]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[95]~input .bus_hold = "false";
defparam \pmem_rdata[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y8_N32
stratixiii_io_ibuf \pmem_rdata[96]~input (
	.i(pmem_rdata[96]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[96]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[96]~input .bus_hold = "false";
defparam \pmem_rdata[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N94
stratixiii_io_ibuf \pmem_rdata[97]~input (
	.i(pmem_rdata[97]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[97]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[97]~input .bus_hold = "false";
defparam \pmem_rdata[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N63
stratixiii_io_ibuf \pmem_rdata[98]~input (
	.i(pmem_rdata[98]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[98]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[98]~input .bus_hold = "false";
defparam \pmem_rdata[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N63
stratixiii_io_ibuf \pmem_rdata[99]~input (
	.i(pmem_rdata[99]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[99]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[99]~input .bus_hold = "false";
defparam \pmem_rdata[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y51_N63
stratixiii_io_ibuf \pmem_rdata[100]~input (
	.i(pmem_rdata[100]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[100]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[100]~input .bus_hold = "false";
defparam \pmem_rdata[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y38_N1
stratixiii_io_ibuf \pmem_rdata[101]~input (
	.i(pmem_rdata[101]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[101]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[101]~input .bus_hold = "false";
defparam \pmem_rdata[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N32
stratixiii_io_ibuf \pmem_rdata[102]~input (
	.i(pmem_rdata[102]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[102]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[102]~input .bus_hold = "false";
defparam \pmem_rdata[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N1
stratixiii_io_ibuf \pmem_rdata[103]~input (
	.i(pmem_rdata[103]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[103]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[103]~input .bus_hold = "false";
defparam \pmem_rdata[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N32
stratixiii_io_ibuf \pmem_rdata[104]~input (
	.i(pmem_rdata[104]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[104]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[104]~input .bus_hold = "false";
defparam \pmem_rdata[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
stratixiii_io_ibuf \pmem_rdata[105]~input (
	.i(pmem_rdata[105]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[105]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[105]~input .bus_hold = "false";
defparam \pmem_rdata[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
stratixiii_io_ibuf \pmem_rdata[106]~input (
	.i(pmem_rdata[106]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[106]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[106]~input .bus_hold = "false";
defparam \pmem_rdata[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y51_N32
stratixiii_io_ibuf \pmem_rdata[107]~input (
	.i(pmem_rdata[107]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[107]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[107]~input .bus_hold = "false";
defparam \pmem_rdata[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N94
stratixiii_io_ibuf \pmem_rdata[108]~input (
	.i(pmem_rdata[108]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[108]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[108]~input .bus_hold = "false";
defparam \pmem_rdata[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y51_N63
stratixiii_io_ibuf \pmem_rdata[109]~input (
	.i(pmem_rdata[109]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[109]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[109]~input .bus_hold = "false";
defparam \pmem_rdata[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N94
stratixiii_io_ibuf \pmem_rdata[110]~input (
	.i(pmem_rdata[110]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[110]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[110]~input .bus_hold = "false";
defparam \pmem_rdata[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N63
stratixiii_io_ibuf \pmem_rdata[111]~input (
	.i(pmem_rdata[111]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[111]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[111]~input .bus_hold = "false";
defparam \pmem_rdata[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y35_N32
stratixiii_io_ibuf \pmem_rdata[112]~input (
	.i(pmem_rdata[112]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[112]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[112]~input .bus_hold = "false";
defparam \pmem_rdata[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y51_N63
stratixiii_io_ibuf \pmem_rdata[113]~input (
	.i(pmem_rdata[113]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[113]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[113]~input .bus_hold = "false";
defparam \pmem_rdata[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N63
stratixiii_io_ibuf \pmem_rdata[114]~input (
	.i(pmem_rdata[114]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[114]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[114]~input .bus_hold = "false";
defparam \pmem_rdata[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y51_N1
stratixiii_io_ibuf \pmem_rdata[115]~input (
	.i(pmem_rdata[115]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[115]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[115]~input .bus_hold = "false";
defparam \pmem_rdata[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N63
stratixiii_io_ibuf \pmem_rdata[116]~input (
	.i(pmem_rdata[116]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[116]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[116]~input .bus_hold = "false";
defparam \pmem_rdata[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y32_N32
stratixiii_io_ibuf \pmem_rdata[117]~input (
	.i(pmem_rdata[117]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[117]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[117]~input .bus_hold = "false";
defparam \pmem_rdata[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y51_N63
stratixiii_io_ibuf \pmem_rdata[118]~input (
	.i(pmem_rdata[118]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[118]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[118]~input .bus_hold = "false";
defparam \pmem_rdata[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y51_N32
stratixiii_io_ibuf \pmem_rdata[119]~input (
	.i(pmem_rdata[119]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[119]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[119]~input .bus_hold = "false";
defparam \pmem_rdata[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y51_N1
stratixiii_io_ibuf \pmem_rdata[120]~input (
	.i(pmem_rdata[120]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[120]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[120]~input .bus_hold = "false";
defparam \pmem_rdata[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y51_N32
stratixiii_io_ibuf \pmem_rdata[121]~input (
	.i(pmem_rdata[121]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[121]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[121]~input .bus_hold = "false";
defparam \pmem_rdata[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
stratixiii_io_ibuf \pmem_rdata[122]~input (
	.i(pmem_rdata[122]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[122]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[122]~input .bus_hold = "false";
defparam \pmem_rdata[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y51_N1
stratixiii_io_ibuf \pmem_rdata[123]~input (
	.i(pmem_rdata[123]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[123]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[123]~input .bus_hold = "false";
defparam \pmem_rdata[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N32
stratixiii_io_ibuf \pmem_rdata[124]~input (
	.i(pmem_rdata[124]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[124]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[124]~input .bus_hold = "false";
defparam \pmem_rdata[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N63
stratixiii_io_ibuf \pmem_rdata[125]~input (
	.i(pmem_rdata[125]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[125]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[125]~input .bus_hold = "false";
defparam \pmem_rdata[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y51_N32
stratixiii_io_ibuf \pmem_rdata[126]~input (
	.i(pmem_rdata[126]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[126]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[126]~input .bus_hold = "false";
defparam \pmem_rdata[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N94
stratixiii_io_ibuf \pmem_rdata[127]~input (
	.i(pmem_rdata[127]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[127]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[127]~input .bus_hold = "false";
defparam \pmem_rdata[127]~input .simulate_z_as = "z";
// synopsys translate_on

assign pmem_read = \pmem_read~output_o ;

assign pmem_write = \pmem_write~output_o ;

assign pmem_address[0] = \pmem_address[0]~output_o ;

assign pmem_address[1] = \pmem_address[1]~output_o ;

assign pmem_address[2] = \pmem_address[2]~output_o ;

assign pmem_address[3] = \pmem_address[3]~output_o ;

assign pmem_address[4] = \pmem_address[4]~output_o ;

assign pmem_address[5] = \pmem_address[5]~output_o ;

assign pmem_address[6] = \pmem_address[6]~output_o ;

assign pmem_address[7] = \pmem_address[7]~output_o ;

assign pmem_address[8] = \pmem_address[8]~output_o ;

assign pmem_address[9] = \pmem_address[9]~output_o ;

assign pmem_address[10] = \pmem_address[10]~output_o ;

assign pmem_address[11] = \pmem_address[11]~output_o ;

assign pmem_address[12] = \pmem_address[12]~output_o ;

assign pmem_address[13] = \pmem_address[13]~output_o ;

assign pmem_address[14] = \pmem_address[14]~output_o ;

assign pmem_address[15] = \pmem_address[15]~output_o ;

assign pmem_wdata[0] = \pmem_wdata[0]~output_o ;

assign pmem_wdata[1] = \pmem_wdata[1]~output_o ;

assign pmem_wdata[2] = \pmem_wdata[2]~output_o ;

assign pmem_wdata[3] = \pmem_wdata[3]~output_o ;

assign pmem_wdata[4] = \pmem_wdata[4]~output_o ;

assign pmem_wdata[5] = \pmem_wdata[5]~output_o ;

assign pmem_wdata[6] = \pmem_wdata[6]~output_o ;

assign pmem_wdata[7] = \pmem_wdata[7]~output_o ;

assign pmem_wdata[8] = \pmem_wdata[8]~output_o ;

assign pmem_wdata[9] = \pmem_wdata[9]~output_o ;

assign pmem_wdata[10] = \pmem_wdata[10]~output_o ;

assign pmem_wdata[11] = \pmem_wdata[11]~output_o ;

assign pmem_wdata[12] = \pmem_wdata[12]~output_o ;

assign pmem_wdata[13] = \pmem_wdata[13]~output_o ;

assign pmem_wdata[14] = \pmem_wdata[14]~output_o ;

assign pmem_wdata[15] = \pmem_wdata[15]~output_o ;

assign pmem_wdata[16] = \pmem_wdata[16]~output_o ;

assign pmem_wdata[17] = \pmem_wdata[17]~output_o ;

assign pmem_wdata[18] = \pmem_wdata[18]~output_o ;

assign pmem_wdata[19] = \pmem_wdata[19]~output_o ;

assign pmem_wdata[20] = \pmem_wdata[20]~output_o ;

assign pmem_wdata[21] = \pmem_wdata[21]~output_o ;

assign pmem_wdata[22] = \pmem_wdata[22]~output_o ;

assign pmem_wdata[23] = \pmem_wdata[23]~output_o ;

assign pmem_wdata[24] = \pmem_wdata[24]~output_o ;

assign pmem_wdata[25] = \pmem_wdata[25]~output_o ;

assign pmem_wdata[26] = \pmem_wdata[26]~output_o ;

assign pmem_wdata[27] = \pmem_wdata[27]~output_o ;

assign pmem_wdata[28] = \pmem_wdata[28]~output_o ;

assign pmem_wdata[29] = \pmem_wdata[29]~output_o ;

assign pmem_wdata[30] = \pmem_wdata[30]~output_o ;

assign pmem_wdata[31] = \pmem_wdata[31]~output_o ;

assign pmem_wdata[32] = \pmem_wdata[32]~output_o ;

assign pmem_wdata[33] = \pmem_wdata[33]~output_o ;

assign pmem_wdata[34] = \pmem_wdata[34]~output_o ;

assign pmem_wdata[35] = \pmem_wdata[35]~output_o ;

assign pmem_wdata[36] = \pmem_wdata[36]~output_o ;

assign pmem_wdata[37] = \pmem_wdata[37]~output_o ;

assign pmem_wdata[38] = \pmem_wdata[38]~output_o ;

assign pmem_wdata[39] = \pmem_wdata[39]~output_o ;

assign pmem_wdata[40] = \pmem_wdata[40]~output_o ;

assign pmem_wdata[41] = \pmem_wdata[41]~output_o ;

assign pmem_wdata[42] = \pmem_wdata[42]~output_o ;

assign pmem_wdata[43] = \pmem_wdata[43]~output_o ;

assign pmem_wdata[44] = \pmem_wdata[44]~output_o ;

assign pmem_wdata[45] = \pmem_wdata[45]~output_o ;

assign pmem_wdata[46] = \pmem_wdata[46]~output_o ;

assign pmem_wdata[47] = \pmem_wdata[47]~output_o ;

assign pmem_wdata[48] = \pmem_wdata[48]~output_o ;

assign pmem_wdata[49] = \pmem_wdata[49]~output_o ;

assign pmem_wdata[50] = \pmem_wdata[50]~output_o ;

assign pmem_wdata[51] = \pmem_wdata[51]~output_o ;

assign pmem_wdata[52] = \pmem_wdata[52]~output_o ;

assign pmem_wdata[53] = \pmem_wdata[53]~output_o ;

assign pmem_wdata[54] = \pmem_wdata[54]~output_o ;

assign pmem_wdata[55] = \pmem_wdata[55]~output_o ;

assign pmem_wdata[56] = \pmem_wdata[56]~output_o ;

assign pmem_wdata[57] = \pmem_wdata[57]~output_o ;

assign pmem_wdata[58] = \pmem_wdata[58]~output_o ;

assign pmem_wdata[59] = \pmem_wdata[59]~output_o ;

assign pmem_wdata[60] = \pmem_wdata[60]~output_o ;

assign pmem_wdata[61] = \pmem_wdata[61]~output_o ;

assign pmem_wdata[62] = \pmem_wdata[62]~output_o ;

assign pmem_wdata[63] = \pmem_wdata[63]~output_o ;

assign pmem_wdata[64] = \pmem_wdata[64]~output_o ;

assign pmem_wdata[65] = \pmem_wdata[65]~output_o ;

assign pmem_wdata[66] = \pmem_wdata[66]~output_o ;

assign pmem_wdata[67] = \pmem_wdata[67]~output_o ;

assign pmem_wdata[68] = \pmem_wdata[68]~output_o ;

assign pmem_wdata[69] = \pmem_wdata[69]~output_o ;

assign pmem_wdata[70] = \pmem_wdata[70]~output_o ;

assign pmem_wdata[71] = \pmem_wdata[71]~output_o ;

assign pmem_wdata[72] = \pmem_wdata[72]~output_o ;

assign pmem_wdata[73] = \pmem_wdata[73]~output_o ;

assign pmem_wdata[74] = \pmem_wdata[74]~output_o ;

assign pmem_wdata[75] = \pmem_wdata[75]~output_o ;

assign pmem_wdata[76] = \pmem_wdata[76]~output_o ;

assign pmem_wdata[77] = \pmem_wdata[77]~output_o ;

assign pmem_wdata[78] = \pmem_wdata[78]~output_o ;

assign pmem_wdata[79] = \pmem_wdata[79]~output_o ;

assign pmem_wdata[80] = \pmem_wdata[80]~output_o ;

assign pmem_wdata[81] = \pmem_wdata[81]~output_o ;

assign pmem_wdata[82] = \pmem_wdata[82]~output_o ;

assign pmem_wdata[83] = \pmem_wdata[83]~output_o ;

assign pmem_wdata[84] = \pmem_wdata[84]~output_o ;

assign pmem_wdata[85] = \pmem_wdata[85]~output_o ;

assign pmem_wdata[86] = \pmem_wdata[86]~output_o ;

assign pmem_wdata[87] = \pmem_wdata[87]~output_o ;

assign pmem_wdata[88] = \pmem_wdata[88]~output_o ;

assign pmem_wdata[89] = \pmem_wdata[89]~output_o ;

assign pmem_wdata[90] = \pmem_wdata[90]~output_o ;

assign pmem_wdata[91] = \pmem_wdata[91]~output_o ;

assign pmem_wdata[92] = \pmem_wdata[92]~output_o ;

assign pmem_wdata[93] = \pmem_wdata[93]~output_o ;

assign pmem_wdata[94] = \pmem_wdata[94]~output_o ;

assign pmem_wdata[95] = \pmem_wdata[95]~output_o ;

assign pmem_wdata[96] = \pmem_wdata[96]~output_o ;

assign pmem_wdata[97] = \pmem_wdata[97]~output_o ;

assign pmem_wdata[98] = \pmem_wdata[98]~output_o ;

assign pmem_wdata[99] = \pmem_wdata[99]~output_o ;

assign pmem_wdata[100] = \pmem_wdata[100]~output_o ;

assign pmem_wdata[101] = \pmem_wdata[101]~output_o ;

assign pmem_wdata[102] = \pmem_wdata[102]~output_o ;

assign pmem_wdata[103] = \pmem_wdata[103]~output_o ;

assign pmem_wdata[104] = \pmem_wdata[104]~output_o ;

assign pmem_wdata[105] = \pmem_wdata[105]~output_o ;

assign pmem_wdata[106] = \pmem_wdata[106]~output_o ;

assign pmem_wdata[107] = \pmem_wdata[107]~output_o ;

assign pmem_wdata[108] = \pmem_wdata[108]~output_o ;

assign pmem_wdata[109] = \pmem_wdata[109]~output_o ;

assign pmem_wdata[110] = \pmem_wdata[110]~output_o ;

assign pmem_wdata[111] = \pmem_wdata[111]~output_o ;

assign pmem_wdata[112] = \pmem_wdata[112]~output_o ;

assign pmem_wdata[113] = \pmem_wdata[113]~output_o ;

assign pmem_wdata[114] = \pmem_wdata[114]~output_o ;

assign pmem_wdata[115] = \pmem_wdata[115]~output_o ;

assign pmem_wdata[116] = \pmem_wdata[116]~output_o ;

assign pmem_wdata[117] = \pmem_wdata[117]~output_o ;

assign pmem_wdata[118] = \pmem_wdata[118]~output_o ;

assign pmem_wdata[119] = \pmem_wdata[119]~output_o ;

assign pmem_wdata[120] = \pmem_wdata[120]~output_o ;

assign pmem_wdata[121] = \pmem_wdata[121]~output_o ;

assign pmem_wdata[122] = \pmem_wdata[122]~output_o ;

assign pmem_wdata[123] = \pmem_wdata[123]~output_o ;

assign pmem_wdata[124] = \pmem_wdata[124]~output_o ;

assign pmem_wdata[125] = \pmem_wdata[125]~output_o ;

assign pmem_wdata[126] = \pmem_wdata[126]~output_o ;

assign pmem_wdata[127] = \pmem_wdata[127]~output_o ;

endmodule
