
‚
3Changing the constrs_type of fileset '%s' to '%s'.
11*project2
	constrs_12default:default2
XDC2default:defaultZ1-11
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1362default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.32default:defaultZ1-479
˜
Loading clock regions from %s
13*device2a
M/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
™
Loading clock buffers from %s
11*device2b
N/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
E/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
A/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
•
Loading package from %s
16*device2d
P/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
B/opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
—
$Parsing XDC File [%s] for cell '%s'
848*designutils2™
„/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_processing_system7_0_0/testDMA_processing_system7_0_0.xdc2default:default27
#testDMA_i/processing_system7_0/inst2default:defaultZ20-848
 
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2™
„/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_processing_system7_0_0/testDMA_processing_system7_0_0.xdc2default:default27
#testDMA_i/processing_system7_0/inst2default:defaultZ20-847
ó
$Parsing XDC File [%s] for cell '%s'
848*designutils2‚
n/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0.xdc2default:default2*
testDMA_i/axi_dma_0/U02default:defaultZ20-848
ü
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‚
n/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0.xdc2default:default2*
testDMA_i/axi_dma_0/U02default:defaultZ20-847
ˆ
$Parsing XDC File [%s] for cell '%s'
848*designutils2’
~/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0_board.xdc2default:default2/
testDMA_i/proc_sys_reset/U02default:defaultZ20-848
‘
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2’
~/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0_board.xdc2default:default2/
testDMA_i/proc_sys_reset/U02default:defaultZ20-847
‚
$Parsing XDC File [%s] for cell '%s'
848*designutils2Œ
x/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0.xdc2default:default2/
testDMA_i/proc_sys_reset/U02default:defaultZ20-848
Û
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2/
testDMA_i/proc_sys_reset/U02default:default2,
[get_ports ext_reset_in]2default:default2/
testDMA_i/proc_sys_reset/U02default:default2Ž
x/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0.xdc2default:default2
552default:default8@Z12-1399
‹
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Œ
x/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0.xdc2default:default2/
testDMA_i/proc_sys_reset/U02default:defaultZ20-847
è
$Parsing XDC File [%s] for cell '%s'
848*designutils2z
f/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_ila_0_0/constraints/ila.xdc2default:default2(
testDMA_i/ila_0/inst2default:defaultZ20-848
ñ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2z
f/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_ila_0_0/constraints/ila.xdc2default:default2(
testDMA_i/ila_0/inst2default:defaultZ20-847
–
Parsing XDC File [%s]
179*designutils2`
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:defaultZ20-179
Í
No ports matched '%s'.
584*	planAhead2
LD32default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
42default:default8@Z12-584
Ü
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
42default:default8@Z17-55
Í
No ports matched '%s'.
584*	planAhead2
LD52default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
62default:default8@Z12-584
Ü
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
62default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[31]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
122default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
122default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[30]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
132default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
132default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[29]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
142default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
142default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[28]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
152default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
152default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[27]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
162default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
162default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[26]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
172default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
172default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[25]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
182default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
182default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[24]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
192default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
192default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[23]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
202default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
202default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[22]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
212default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
212default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[21]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
222default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
222default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[20]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
232default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
232default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[19]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
242default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
242default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[18]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
252default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
252default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[17]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
262default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
262default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[16]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
272default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
272default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[15]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
282default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
282default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[14]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
292default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
292default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[13]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
302default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
302default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[12]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
312default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
312default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[11]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
322default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
322default:default8@Z17-55
Ò
No ports matched '%s'.
584*	planAhead2
LD3[10]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
332default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
332default:default8@Z17-55
Ñ
No ports matched '%s'.
584*	planAhead2
LD3[9]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
342default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
342default:default8@Z17-55
Ñ
No ports matched '%s'.
584*	planAhead2
LD3[8]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
352default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
352default:default8@Z17-55
Ñ
No ports matched '%s'.
584*	planAhead2
LD3[7]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
362default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
362default:default8@Z17-55
Ñ
No ports matched '%s'.
584*	planAhead2
LD3[6]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
372default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
372default:default8@Z17-55
Ñ
No ports matched '%s'.
584*	planAhead2
LD3[5]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
382default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
382default:default8@Z17-55
Ñ
No ports matched '%s'.
584*	planAhead2
LD3[4]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
392default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
392default:default8@Z17-55
Ñ
No ports matched '%s'.
584*	planAhead2
LD3[3]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
402default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
402default:default8@Z17-55
Ñ
No ports matched '%s'.
584*	planAhead2
LD3[2]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
412default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
412default:default8@Z17-55
Ñ
No ports matched '%s'.
584*	planAhead2
LD3[1]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
422default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
422default:default8@Z17-55
Ñ
No ports matched '%s'.
584*	planAhead2
LD3[0]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
432default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
432default:default8@Z17-55
Î
No ports matched '%s'.
584*	planAhead2
LD52default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
452default:default8@Z12-584
Ý
"'%s' expects at least one object.
55*common2 
set_property2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
452default:default8@Z17-55
ó
<Port '%s' already specified as part of a differential pair.
93*coretcl2
adcdp[0]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
552default:default8@Z2-93
ó
<Port '%s' already specified as part of a differential pair.
93*coretcl2
adcdp[1]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
562default:default8@Z2-93
ó
<Port '%s' already specified as part of a differential pair.
93*coretcl2
adcdp[2]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
572default:default8@Z2-93
ó
<Port '%s' already specified as part of a differential pair.
93*coretcl2
adcdp[3]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
582default:default8@Z2-93
ó
<Port '%s' already specified as part of a differential pair.
93*coretcl2
adcdp[4]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
592default:default8@Z2-93
ó
<Port '%s' already specified as part of a differential pair.
93*coretcl2
adcdp[5]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
602default:default8@Z2-93
ó
<Port '%s' already specified as part of a differential pair.
93*coretcl2
adcdp[6]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
612default:default8@Z2-93
ó
<Port '%s' already specified as part of a differential pair.
93*coretcl2
adcdp[7]2default:default2b
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:default2
622default:default8@Z2-93
Ÿ
Finished Parsing XDC File [%s]
178*designutils2`
L/home/vladimir/stas/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc2default:defaultZ20-178
ú
$Parsing XDC File [%s] for cell '%s'
848*designutils2‰
u/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0_clocks.xdc2default:default2*
testDMA_i/axi_dma_0/U02default:defaultZ20-848
ƒ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‰
u/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axi_dma_0_0/testDMA_axi_dma_0_0_clocks.xdc2default:default2*
testDMA_i/axi_dma_0/U02default:defaultZ20-847
’
$Parsing XDC File [%s] for cell '%s'
848*designutils2˜
ƒ/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axis_data_fifo_0_1/testDMA_axis_data_fifo_0_1_clocks.xdc2default:default23
testDMA_i/axis_data_fifo_0/inst2default:defaultZ20-848
›
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2˜
ƒ/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_axis_data_fifo_0_1/testDMA_axis_data_fifo_0_1_clocks.xdc2default:default23
testDMA_i/axis_data_fifo_0/inst2default:defaultZ20-847
©
$Parsing XDC File [%s] for cell '%s'
848*designutils2‹
w/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_2075/testDMA_auto_ds_2075_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst2default:defaultZ20-848
²
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‹
w/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_2075/testDMA_auto_ds_2075_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst2default:defaultZ20-847
©
$Parsing XDC File [%s] for cell '%s'
848*designutils2‹
w/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_2076/testDMA_auto_ds_2076_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst2default:defaultZ20-848
²
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‹
w/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_2076/testDMA_auto_ds_2076_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/m01_couplers/auto_ds/inst2default:defaultZ20-847
©
$Parsing XDC File [%s] for cell '%s'
848*designutils2‹
w/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_2077/testDMA_auto_ds_2077_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst2default:defaultZ20-848
²
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‹
w/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_2077/testDMA_auto_ds_2077_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/m03_couplers/auto_ds/inst2default:defaultZ20-847
©
$Parsing XDC File [%s] for cell '%s'
848*designutils2‹
w/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_2078/testDMA_auto_us_2078_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst2default:defaultZ20-848
²
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‹
w/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_2078/testDMA_auto_us_2078_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst2default:defaultZ20-847
©
$Parsing XDC File [%s] for cell '%s'
848*designutils2‹
w/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_2079/testDMA_auto_us_2079_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/s01_couplers/auto_us/inst2default:defaultZ20-848
²
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‹
w/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_2079/testDMA_auto_us_2079_clocks.xdc2default:default2W
CtestDMA_i/processing_system7_0_axi_periph/s01_couplers/auto_us/inst2default:defaultZ20-847
š
$Parsing XDC File [%s] for cell '%s'
848*designutils2‹
w/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_2080/testDMA_auto_us_2080_clocks.xdc2default:default2H
4testDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst2default:defaultZ20-848
£
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‹
w/home/vladimir/stas/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_2080/testDMA_auto_us_2080_clocks.xdc2default:default2H
4testDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst2default:defaultZ20-847
«
Parsing XDC File [%s]
179*designutils2u
a/home/vladimir/stas/final_dma/testDMA.runs/impl_1/.Xil/Vivado-7634-ubuntu/dcp/testDMA_wrapper.xdc2default:defaultZ20-179
´
Finished Parsing XDC File [%s]
178*designutils2u
a/home/vladimir/stas/final_dma/testDMA.runs/impl_1/.Xil/Vivado-7634-ubuntu/dcp/testDMA_wrapper.xdc2default:defaultZ20-178
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
Ê
!Unisim Transformation Summary:
%s111*project2
ø  A total of 73 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
2default:defaultZ1-111
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:232default:default2
00:00:232default:default2
1400.8442default:default2
678.0042default:defaultZ17-268


End Record