library ieee;
use ieee.std_logic_1164.all;

package common_pkg is
   component shift_reg is
      generic( N : integer := 8;
               RESET_VAL : std_logic_vector);
              
      port( clk_i, reset_i : in std_logic;
            shift_nLoad_i : in std_logic;
            shift_en_i : in  std_logic;
            serial_i : in  std_logic;
            serial_o : out std_logic;
            data_i : in  std_logic_vector(N - 1 downto 0);
            data_o : out std_logic_vector(N - 1 downto 0));
   end component;
end package;