Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 23 19:23:26 2024
| Host         : Mrigankashekhar running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            7 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             140 |           49 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------+-------------------------+------------------+----------------+
|   Clock Signal   |        Enable Signal       |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------+----------------------------+-------------------------+------------------+----------------+
|  clk1_OBUF_BUFG  |                            | registers[1][7]_i_2_n_0 |                1 |              1 |
|  clk1_OBUF_BUFG  | program_counter[3]_i_1_n_0 | registers[1][7]_i_2_n_0 |                2 |              4 |
|  clk1_OBUF_BUFG  | accumulator0               | registers[1][7]_i_2_n_0 |                5 |              8 |
|  clk1_OBUF_BUFG  | registers[2][7]_i_1_n_0    | registers[1][7]_i_2_n_0 |                3 |              8 |
|  clk1_OBUF_BUFG  | registers[1][7]_i_1_n_0    | registers[1][7]_i_2_n_0 |                3 |              8 |
|  clk1_OBUF_BUFG  | registers_reg[6]0          | registers[1][7]_i_2_n_0 |                2 |              8 |
|  clk1_OBUF_BUFG  | registers_reg[7]0          | registers[1][7]_i_2_n_0 |                4 |              8 |
|  clk1_OBUF_BUFG  | registers_reg[0]0          | registers[1][7]_i_2_n_0 |                1 |              8 |
|  clk1_OBUF_BUFG  | registers_reg[10]0         | registers[1][7]_i_2_n_0 |                3 |              8 |
|  clk1_OBUF_BUFG  | registers_reg[3]0          | registers[1][7]_i_2_n_0 |                2 |              8 |
|  clk1_OBUF_BUFG  | registers_reg[4]0          | registers[1][7]_i_2_n_0 |                3 |              8 |
|  clk1_OBUF_BUFG  | registers_reg[11]0         | registers[1][7]_i_2_n_0 |                2 |              8 |
|  clk1_OBUF_BUFG  | registers_reg[12]0         | registers[1][7]_i_2_n_0 |                1 |              8 |
|  clk1_OBUF_BUFG  | registers_reg[14]0         | registers[1][7]_i_2_n_0 |                1 |              8 |
|  clk1_OBUF_BUFG  | registers_reg[15]0         | registers[1][7]_i_2_n_0 |                3 |              8 |
|  clk1_OBUF_BUFG  | registers_reg[5]0          | registers[1][7]_i_2_n_0 |                4 |              8 |
|  clk1_OBUF_BUFG  | registers_reg[13]0         | registers[1][7]_i_2_n_0 |                3 |              8 |
|  clk1_OBUF_BUFG  | registers_reg[9]0          | registers[1][7]_i_2_n_0 |                5 |              8 |
|  clk1_OBUF_BUFG  | registers_reg[8]0          | registers[1][7]_i_2_n_0 |                2 |              8 |
|  clock_IBUF_BUFG |                            |                         |                7 |             28 |
+------------------+----------------------------+-------------------------+------------------+----------------+


