{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4219, "design__instance__area": 27466.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 38, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0035305279307067394, "power__switching__total": 0.0037026298232376575, "power__leakage__total": 2.6952593046303264e-08, "power__total": 0.007233184762299061, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.45068508534118096, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.44768320873114936, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3207555423167624, "timing__setup__ws__corner:nom_tt_025C_1v80": 11.77003683387033, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.320756, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 14.723204, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 39, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 38, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6000532462977669, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.5950986538656468, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8691522192415201, "timing__setup__ws__corner:nom_ss_100C_1v60": 7.477396691246635, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.869152, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 8.995381, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 38, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3868565577378717, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.384751685845955, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11071277541442129, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.423573743624406, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.110713, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 16.68132, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 39, "design__max_fanout_violation__count": 38, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.3837723858438123, "clock__skew__worst_setup": 0.3820373292518573, "timing__hold__ws": 0.10834000669908592, "timing__setup__ws": 7.3176515806967295, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.10834, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 8.25892, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 4219, "design__instance__area__stdcell": 27466.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.370185, "design__instance__utilization__stdcell": 0.370185, "design__instance__count__class:buffer": 639, "design__instance__count__class:inverter": 27, "design__instance__count__class:sequential_cell": 280, "design__instance__count__class:multi_input_combinational_cell": 1353, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 5585, "design__instance__count__class:tap_cell": 1071, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11228846, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 95002, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 756, "design__instance__count__class:clock_buffer": 44, "design__instance__count__class:clock_inverter": 34, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 120, "antenna__violating__nets": 3, "antenna__violating__pins": 3, "route__antenna_violation__count": 3, "antenna_diodes_count": 15, "design__instance__count__class:antenna_cell": 15, "route__net": 3158, "route__net__special": 2, "route__drc_errors__iter:1": 1794, "route__wirelength__iter:1": 104747, "route__drc_errors__iter:2": 1460, "route__wirelength__iter:2": 104108, "route__drc_errors__iter:3": 1236, "route__wirelength__iter:3": 103777, "route__drc_errors__iter:4": 195, "route__wirelength__iter:4": 103653, "route__drc_errors__iter:5": 48, "route__wirelength__iter:5": 103692, "route__drc_errors__iter:6": 5, "route__wirelength__iter:6": 103686, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 103698, "route__drc_errors": 0, "route__wirelength": 103698, "route__vias": 23087, "route__vias__singlecut": 23087, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 341.06, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 36, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 36, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 36, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 38, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.44648533356485187, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.44389557175321653, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3172426855451956, "timing__setup__ws__corner:min_tt_025C_1v80": 11.862691609233902, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.317243, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 14.861167, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 36, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 31, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 38, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5931818537594207, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5887950293981514, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8629809333623027, "timing__setup__ws__corner:min_ss_100C_1v60": 7.653451422578762, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.862981, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.249801, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 36, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 38, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.3837723858438123, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3820373292518573, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10834000669908592, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.481614428636473, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.10834, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 16.767735, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 36, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 38, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.45606850142869054, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.45189750442951243, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32476655617356737, "timing__setup__ws__corner:max_tt_025C_1v80": 11.68684027076564, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.324767, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 14.604443, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 36, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 39, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 38, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6092765353579953, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.602728550795869, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8762970597185651, "timing__setup__ws__corner:max_ss_100C_1v60": 7.3176515806967295, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.876297, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 8.25892, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 36, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 38, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3909545575711162, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3879605080336295, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11301798705679757, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.374238095550014, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.113018, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 16.603851, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 36, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 36, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.79926, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.79978, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.000739323, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.000845943, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.000216362, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.000845943, "design_powergrid__voltage__worst": 0.000845943, "design_powergrid__voltage__worst__net:VPWR": 1.79926, "design_powergrid__drop__worst": 0.000845943, "design_powergrid__drop__worst__net:VPWR": 0.000739323, "design_powergrid__voltage__worst__net:VGND": 0.000845943, "design_powergrid__drop__worst__net:VGND": 0.000845943, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000221, "ir__drop__worst": 0.000739, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}