
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 363.117 ; gain = 82.113
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [c:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 570.441 ; gain = 289.438
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 570.441 ; gain = 289.438
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 731.438 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 731.438 ; gain = 450.434
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 731.438 ; gain = 450.434
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 731.438 ; gain = 450.434
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:46 . Memory (MB): peak = 731.438 ; gain = 450.434
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 731.438 ; gain = 450.434
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:54 . Memory (MB): peak = 731.438 ; gain = 450.434
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:54 . Memory (MB): peak = 731.438 ; gain = 450.434
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:54 . Memory (MB): peak = 731.438 ; gain = 450.434
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:54 . Memory (MB): peak = 731.438 ; gain = 450.434
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:54 . Memory (MB): peak = 731.438 ; gain = 450.434
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:54 . Memory (MB): peak = 731.438 ; gain = 450.434
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:54 . Memory (MB): peak = 731.438 ; gain = 450.434
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:54 . Memory (MB): peak = 731.438 ; gain = 450.434
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:54 . Memory (MB): peak = 731.438 ; gain = 450.434

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |     7|
|2     |LUT4       |     9|
|3     |LUT5       |    17|
|4     |LUT6       |    37|
|5     |MUXF7      |     9|
|6     |RAMB18E1   |     1|
|7     |RAMB36E1   |    15|
|8     |RAMB36E1_1 |     7|
|9     |RAMB36E1_2 |     7|
|10    |FDRE       |    10|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:54 . Memory (MB): peak = 731.438 ; gain = 450.434
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:55 . Memory (MB): peak = 731.438 ; gain = 450.559
