
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xcku040-ffva1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18384 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 451.137 ; gain = 89.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/sd_bbmmpp/sources_1/src/top.v:29]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'clk_ref' [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/realtime/clk_ref_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ref' (2#1) [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/realtime/clk_ref_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'video_pll' [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/realtime/video_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'video_pll' (3#1) [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/realtime/video_pll_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'sd_card_bmp' [E:/sd_bbmmpp/sources_1/src/sd_card_bmp.v:29]
INFO: [Synth 8-638] synthesizing module 'ax_debounce' [E:/sd_bbmmpp/sources_1/src/ax_debounce.v:31]
	Parameter N bound to: 32 - type: integer 
	Parameter FREQ bound to: 200 - type: integer 
	Parameter MAX_TIME bound to: 20 - type: integer 
	Parameter TIMER_MAX_VAL bound to: 4000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ax_debounce' (4#1) [E:/sd_bbmmpp/sources_1/src/ax_debounce.v:31]
INFO: [Synth 8-638] synthesizing module 'bmp_read' [E:/sd_bbmmpp/sources_1/src/bmp_read.v:28]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_FIND bound to: 1 - type: integer 
	Parameter S_READ_WAIT bound to: 2 - type: integer 
	Parameter S_READ bound to: 3 - type: integer 
	Parameter S_END bound to: 4 - type: integer 
	Parameter HEADER_SIZE bound to: 54 - type: integer 
WARNING: [Synth 8-5788] Register width_reg in module bmp_read is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/sd_bbmmpp/sources_1/src/bmp_read.v:127]
INFO: [Synth 8-256] done synthesizing module 'bmp_read' (5#1) [E:/sd_bbmmpp/sources_1/src/bmp_read.v:28]
INFO: [Synth 8-638] synthesizing module 'sd_card_top' [E:/sd_bbmmpp/sources_1/src/sd_card/sd_card_top.v:29]
	Parameter SPI_LOW_SPEED_DIV bound to: 248 - type: integer 
	Parameter SPI_HIGH_SPEED_DIV bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sd_card_sec_read_write' [E:/sd_bbmmpp/sources_1/src/sd_card/sd_card_sec_read_write.v:29]
	Parameter SPI_LOW_SPEED_DIV bound to: 248 - type: integer 
	Parameter SPI_HIGH_SPEED_DIV bound to: 0 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CMD0 bound to: 1 - type: integer 
	Parameter S_CMD8 bound to: 2 - type: integer 
	Parameter S_CMD55 bound to: 3 - type: integer 
	Parameter S_CMD41 bound to: 4 - type: integer 
	Parameter S_CMD17 bound to: 5 - type: integer 
	Parameter S_READ bound to: 6 - type: integer 
	Parameter S_CMD24 bound to: 7 - type: integer 
	Parameter S_WRITE bound to: 8 - type: integer 
	Parameter S_ERR bound to: 14 - type: integer 
	Parameter S_WRITE_END bound to: 15 - type: integer 
	Parameter S_READ_END bound to: 16 - type: integer 
	Parameter S_WAIT_READ_WRITE bound to: 17 - type: integer 
	Parameter S_CMD16 bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sd_card_sec_read_write' (6#1) [E:/sd_bbmmpp/sources_1/src/sd_card/sd_card_sec_read_write.v:29]
INFO: [Synth 8-638] synthesizing module 'sd_card_cmd' [E:/sd_bbmmpp/sources_1/src/sd_card/sd_card_cmd.v:32]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WAIT bound to: 1 - type: integer 
	Parameter S_INIT bound to: 2 - type: integer 
	Parameter S_CMD_PRE bound to: 3 - type: integer 
	Parameter S_CMD bound to: 4 - type: integer 
	Parameter S_CMD_DATA bound to: 5 - type: integer 
	Parameter S_READ_WAIT bound to: 6 - type: integer 
	Parameter S_READ bound to: 7 - type: integer 
	Parameter S_READ_ACK bound to: 8 - type: integer 
	Parameter S_WRITE_TOKEN bound to: 9 - type: integer 
	Parameter S_WRITE_DATA_0 bound to: 10 - type: integer 
	Parameter S_WRITE_DATA_1 bound to: 11 - type: integer 
	Parameter S_WRITE_CRC bound to: 12 - type: integer 
	Parameter S_WRITE_SUC bound to: 13 - type: integer 
	Parameter S_WRITE_BUSY bound to: 14 - type: integer 
	Parameter S_WRITE_ACK bound to: 15 - type: integer 
	Parameter S_ERR bound to: 16 - type: integer 
	Parameter S_END bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sd_card_cmd' (7#1) [E:/sd_bbmmpp/sources_1/src/sd_card/sd_card_cmd.v:32]
INFO: [Synth 8-638] synthesizing module 'spi_master' [E:/sd_bbmmpp/sources_1/src/sd_card/spi_master.v:29]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DCLK_EDGE bound to: 1 - type: integer 
	Parameter DCLK_IDLE bound to: 2 - type: integer 
	Parameter ACK bound to: 3 - type: integer 
	Parameter LAST_HALF_CYCLE bound to: 4 - type: integer 
	Parameter ACK_WAIT bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (8#1) [E:/sd_bbmmpp/sources_1/src/sd_card/spi_master.v:29]
INFO: [Synth 8-256] done synthesizing module 'sd_card_top' (9#1) [E:/sd_bbmmpp/sources_1/src/sd_card/sd_card_top.v:29]
INFO: [Synth 8-256] done synthesizing module 'sd_card_bmp' (10#1) [E:/sd_bbmmpp/sources_1/src/sd_card_bmp.v:29]
INFO: [Synth 8-638] synthesizing module 'video_timing_data' [E:/sd_bbmmpp/sources_1/src/video_timing_data.v:30]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'color_bar' [E:/sd_bbmmpp/sources_1/src/color_bar.v:33]
	Parameter H_ACTIVE bound to: 16'b0000010000000000 
	Parameter H_FP bound to: 16'b0000000000011000 
	Parameter H_SYNC bound to: 16'b0000000010001000 
	Parameter H_BP bound to: 16'b0000000010100000 
	Parameter V_ACTIVE bound to: 16'b0000001100000000 
	Parameter V_FP bound to: 16'b0000000000000011 
	Parameter V_SYNC bound to: 16'b0000000000000110 
	Parameter V_BP bound to: 16'b0000000000011101 
	Parameter HS_POL bound to: 1'b0 
	Parameter VS_POL bound to: 1'b0 
	Parameter H_TOTAL bound to: 16'b0000010101000000 
	Parameter V_TOTAL bound to: 16'b0000001100100110 
	Parameter WHITE_R bound to: 8'b11111111 
	Parameter WHITE_G bound to: 8'b11111111 
	Parameter WHITE_B bound to: 8'b11111111 
	Parameter YELLOW_R bound to: 8'b11111111 
	Parameter YELLOW_G bound to: 8'b11111111 
	Parameter YELLOW_B bound to: 8'b00000000 
	Parameter CYAN_R bound to: 8'b00000000 
	Parameter CYAN_G bound to: 8'b11111111 
	Parameter CYAN_B bound to: 8'b11111111 
	Parameter GREEN_R bound to: 8'b00000000 
	Parameter GREEN_G bound to: 8'b11111111 
	Parameter GREEN_B bound to: 8'b00000000 
	Parameter MAGENTA_R bound to: 8'b11111111 
	Parameter MAGENTA_G bound to: 8'b00000000 
	Parameter MAGENTA_B bound to: 8'b11111111 
	Parameter RED_R bound to: 8'b11111111 
	Parameter RED_G bound to: 8'b00000000 
	Parameter RED_B bound to: 8'b00000000 
	Parameter BLUE_R bound to: 8'b00000000 
	Parameter BLUE_G bound to: 8'b00000000 
	Parameter BLUE_B bound to: 8'b11111111 
	Parameter BLACK_R bound to: 8'b00000000 
	Parameter BLACK_G bound to: 8'b00000000 
	Parameter BLACK_B bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'color_bar' (11#1) [E:/sd_bbmmpp/sources_1/src/color_bar.v:33]
WARNING: [Synth 8-5788] Register video_hs_d1_reg in module video_timing_data is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/sd_bbmmpp/sources_1/src/video_timing_data.v:59]
WARNING: [Synth 8-5788] Register video_vs_d1_reg in module video_timing_data is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/sd_bbmmpp/sources_1/src/video_timing_data.v:60]
WARNING: [Synth 8-5788] Register video_de_d1_reg in module video_timing_data is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/sd_bbmmpp/sources_1/src/video_timing_data.v:61]
INFO: [Synth 8-256] done synthesizing module 'video_timing_data' (12#1) [E:/sd_bbmmpp/sources_1/src/video_timing_data.v:30]
WARNING: [Synth 8-689] width (24) of port connection 'vout_data' does not match port width (32) of module 'video_timing_data' [E:/sd_bbmmpp/sources_1/src/top.v:248]
INFO: [Synth 8-638] synthesizing module 'frame_read_write' [E:/sd_bbmmpp/sources_1/src/frame_read_write.v:31]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter READ_DATA_BITS bound to: 32 - type: integer 
	Parameter WRITE_DATA_BITS bound to: 32 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/sd_bbmmpp/sources_1/src/frame_read_write.v:45]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/sd_bbmmpp/sources_1/src/frame_read_write.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/sd_bbmmpp/sources_1/src/frame_read_write.v:63]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/sd_bbmmpp/sources_1/src/frame_read_write.v:64]
INFO: [Synth 8-638] synthesizing module 'afifo_32i_64o_256' [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/realtime/afifo_32i_64o_256_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'afifo_32i_64o_256' (13#1) [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/realtime/afifo_32i_64o_256_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'rd_data_count' does not match port width (7) of module 'afifo_32i_64o_256' [E:/sd_bbmmpp/sources_1/src/frame_read_write.v:96]
WARNING: [Synth 8-350] instance 'write_buf' of module 'afifo_32i_64o_256' requires 13 connections, but only 11 given [E:/sd_bbmmpp/sources_1/src/frame_read_write.v:86]
INFO: [Synth 8-638] synthesizing module 'frame_fifo_write' [E:/sd_bbmmpp/sources_1/src/frame_fifo_write.v:31]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 64 - type: integer 
	Parameter ONE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ZERO bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_ACK bound to: 1 - type: integer 
	Parameter S_CHECK_FIFO bound to: 2 - type: integer 
	Parameter S_WRITE_BURST bound to: 3 - type: integer 
	Parameter S_WRITE_BURST_END bound to: 4 - type: integer 
	Parameter S_END bound to: 5 - type: integer 
	Parameter S_WAIT bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frame_fifo_write' (14#1) [E:/sd_bbmmpp/sources_1/src/frame_fifo_write.v:31]
INFO: [Synth 8-638] synthesizing module 'afifo_64i_32o_128' [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/realtime/afifo_64i_32o_128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'afifo_64i_32o_128' (15#1) [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/realtime/afifo_64i_32o_128_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'wr_data_count' does not match port width (7) of module 'afifo_64i_32o_128' [E:/sd_bbmmpp/sources_1/src/frame_read_write.v:158]
WARNING: [Synth 8-350] instance 'read_buf' of module 'afifo_64i_32o_128' requires 13 connections, but only 11 given [E:/sd_bbmmpp/sources_1/src/frame_read_write.v:147]
INFO: [Synth 8-638] synthesizing module 'frame_fifo_read' [E:/sd_bbmmpp/sources_1/src/frame_fifo_read.v:31]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter BURST_SIZE bound to: 64 - type: integer 
	Parameter ONE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ZERO bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_ACK bound to: 1 - type: integer 
	Parameter S_CHECK_FIFO bound to: 2 - type: integer 
	Parameter S_READ_BURST bound to: 3 - type: integer 
	Parameter S_READ_BURST_END bound to: 4 - type: integer 
	Parameter S_END bound to: 5 - type: integer 
	Parameter S_READ_WIAT bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'frame_fifo_read' (16#1) [E:/sd_bbmmpp/sources_1/src/frame_fifo_read.v:31]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'frame_fifo_read_m0'. This will prevent further optimization [E:/sd_bbmmpp/sources_1/src/frame_read_write.v:185]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'frame_fifo_write_m0'. This will prevent further optimization [E:/sd_bbmmpp/sources_1/src/frame_read_write.v:123]
INFO: [Synth 8-256] done synthesizing module 'frame_read_write' (17#1) [E:/sd_bbmmpp/sources_1/src/frame_read_write.v:31]
INFO: [Synth 8-638] synthesizing module 'ddr4_0' [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr4_0' (18#1) [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/realtime/ddr4_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_bus' does not match port width (512) of module 'ddr4_0' [E:/sd_bbmmpp/sources_1/src/top.v:308]
WARNING: [Synth 8-689] width (64) of port connection 'c0_ddr4_s_axi_awaddr' does not match port width (32) of module 'ddr4_0' [E:/sd_bbmmpp/sources_1/src/top.v:332]
WARNING: [Synth 8-689] width (64) of port connection 'c0_ddr4_s_axi_araddr' does not match port width (32) of module 'ddr4_0' [E:/sd_bbmmpp/sources_1/src/top.v:357]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_s_axi_arlock' does not match port width (1) of module 'ddr4_0' [E:/sd_bbmmpp/sources_1/src/top.v:361]
INFO: [Synth 8-638] synthesizing module 'aq_axi_master' [E:/sd_bbmmpp/sources_1/src/aq_axi_master.v:39]
	Parameter S_WR_IDLE bound to: 3'b000 
	Parameter S_WA_WAIT bound to: 3'b001 
	Parameter S_WA_START bound to: 3'b010 
	Parameter S_WD_WAIT bound to: 3'b011 
	Parameter S_WD_PROC bound to: 3'b100 
	Parameter S_WR_WAIT bound to: 3'b101 
	Parameter S_WR_DONE bound to: 3'b110 
	Parameter S_RD_IDLE bound to: 3'b000 
	Parameter S_RA_WAIT bound to: 3'b001 
	Parameter S_RA_START bound to: 3'b010 
	Parameter S_RD_WAIT bound to: 3'b011 
	Parameter S_RD_PROC bound to: 3'b100 
	Parameter S_RD_DONE bound to: 3'b101 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/sd_bbmmpp/sources_1/src/aq_axi_master.v:100]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/sd_bbmmpp/sources_1/src/aq_axi_master.v:101]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/sd_bbmmpp/sources_1/src/aq_axi_master.v:110]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/sd_bbmmpp/sources_1/src/aq_axi_master.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [E:/sd_bbmmpp/sources_1/src/aq_axi_master.v:350]
WARNING: [Synth 8-6014] Unused sequential element reg_w_stb_reg was removed.  [E:/sd_bbmmpp/sources_1/src/aq_axi_master.v:179]
WARNING: [Synth 8-6014] Unused sequential element reg_wr_status_reg was removed.  [E:/sd_bbmmpp/sources_1/src/aq_axi_master.v:180]
WARNING: [Synth 8-6014] Unused sequential element reg_w_count_reg was removed.  [E:/sd_bbmmpp/sources_1/src/aq_axi_master.v:181]
WARNING: [Synth 8-6014] Unused sequential element reg_r_count_reg was removed.  [E:/sd_bbmmpp/sources_1/src/aq_axi_master.v:182]
WARNING: [Synth 8-6014] Unused sequential element wr_chkdata_reg was removed.  [E:/sd_bbmmpp/sources_1/src/aq_axi_master.v:183]
WARNING: [Synth 8-6014] Unused sequential element rd_chkdata_reg was removed.  [E:/sd_bbmmpp/sources_1/src/aq_axi_master.v:184]
WARNING: [Synth 8-6014] Unused sequential element resp_reg was removed.  [E:/sd_bbmmpp/sources_1/src/aq_axi_master.v:185]
WARNING: [Synth 8-5788] Register reg_r_last_reg in module aq_axi_master is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/sd_bbmmpp/sources_1/src/aq_axi_master.v:370]
INFO: [Synth 8-256] done synthesizing module 'aq_axi_master' (19#1) [E:/sd_bbmmpp/sources_1/src/aq_axi_master.v:39]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_AWID' does not match port width (1) of module 'aq_axi_master' [E:/sd_bbmmpp/sources_1/src/top.v:458]
WARNING: [Synth 8-689] width (64) of port connection 'M_AXI_AWADDR' does not match port width (32) of module 'aq_axi_master' [E:/sd_bbmmpp/sources_1/src/top.v:459]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_BID' does not match port width (1) of module 'aq_axi_master' [E:/sd_bbmmpp/sources_1/src/top.v:476]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_ARID' does not match port width (1) of module 'aq_axi_master' [E:/sd_bbmmpp/sources_1/src/top.v:481]
WARNING: [Synth 8-689] width (64) of port connection 'M_AXI_ARADDR' does not match port width (32) of module 'aq_axi_master' [E:/sd_bbmmpp/sources_1/src/top.v:482]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_RID' does not match port width (1) of module 'aq_axi_master' [E:/sd_bbmmpp/sources_1/src/top.v:493]
WARNING: [Synth 8-689] width (28) of port connection 'WR_ADRS' does not match port width (32) of module 'aq_axi_master' [E:/sd_bbmmpp/sources_1/src/top.v:502]
WARNING: [Synth 8-689] width (13) of port connection 'WR_LEN' does not match port width (32) of module 'aq_axi_master' [E:/sd_bbmmpp/sources_1/src/top.v:503]
WARNING: [Synth 8-689] width (28) of port connection 'RD_ADRS' does not match port width (32) of module 'aq_axi_master' [E:/sd_bbmmpp/sources_1/src/top.v:511]
WARNING: [Synth 8-689] width (13) of port connection 'RD_LEN' does not match port width (32) of module 'aq_axi_master' [E:/sd_bbmmpp/sources_1/src/top.v:512]
INFO: [Synth 8-638] synthesizing module 'i2c_config' [E:/sd_bbmmpp/sources_1/i2c_master/i2c_config.v:30]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_I2C_CHECK bound to: 1 - type: integer 
	Parameter S_WR_I2C bound to: 2 - type: integer 
	Parameter S_WR_I2C_DONE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'i2c_master_top' [E:/sd_bbmmpp/sources_1/i2c_master/i2c_master_top.v:30]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_DEV_ADDR bound to: 1 - type: integer 
	Parameter S_WR_REG_ADDR bound to: 2 - type: integer 
	Parameter S_WR_DATA bound to: 3 - type: integer 
	Parameter S_WR_ACK bound to: 4 - type: integer 
	Parameter S_WR_ERR_NACK bound to: 5 - type: integer 
	Parameter S_RD_DEV_ADDR0 bound to: 6 - type: integer 
	Parameter S_RD_REG_ADDR bound to: 7 - type: integer 
	Parameter S_RD_DEV_ADDR1 bound to: 8 - type: integer 
	Parameter S_RD_DATA bound to: 9 - type: integer 
	Parameter S_RD_STOP bound to: 10 - type: integer 
	Parameter S_WR_STOP bound to: 11 - type: integer 
	Parameter S_WAIT bound to: 12 - type: integer 
	Parameter S_WR_REG_ADDR1 bound to: 13 - type: integer 
	Parameter S_RD_REG_ADDR1 bound to: 14 - type: integer 
	Parameter S_RD_ACK bound to: 15 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/sd_bbmmpp/sources_1/i2c_master/i2c_master_top.v:96]
INFO: [Synth 8-638] synthesizing module 'i2c_master_byte_ctrl' [E:/sd_bbmmpp/sources_1/i2c_master/i2c_master_byte_ctrl.v:75]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
INFO: [Synth 8-638] synthesizing module 'i2c_master_bit_ctrl' [E:/sd_bbmmpp/sources_1/i2c_master/i2c_master_bit_ctrl.v:143]
	Parameter idle bound to: 18'b000000000000000000 
	Parameter start_a bound to: 18'b000000000000000001 
	Parameter start_b bound to: 18'b000000000000000010 
	Parameter start_c bound to: 18'b000000000000000100 
	Parameter start_d bound to: 18'b000000000000001000 
	Parameter start_e bound to: 18'b000000000000010000 
	Parameter stop_a bound to: 18'b000000000000100000 
	Parameter stop_b bound to: 18'b000000000001000000 
	Parameter stop_c bound to: 18'b000000000010000000 
	Parameter stop_d bound to: 18'b000000000100000000 
	Parameter rd_a bound to: 18'b000000001000000000 
	Parameter rd_b bound to: 18'b000000010000000000 
	Parameter rd_c bound to: 18'b000000100000000000 
	Parameter rd_d bound to: 18'b000001000000000000 
	Parameter wr_a bound to: 18'b000010000000000000 
	Parameter wr_b bound to: 18'b000100000000000000 
	Parameter wr_c bound to: 18'b001000000000000000 
	Parameter wr_d bound to: 18'b010000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/sd_bbmmpp/sources_1/i2c_master/i2c_master_bit_ctrl.v:406]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/sd_bbmmpp/sources_1/i2c_master/i2c_master_bit_ctrl.v:406]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/sd_bbmmpp/sources_1/i2c_master/i2c_master_bit_ctrl.v:410]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/sd_bbmmpp/sources_1/i2c_master/i2c_master_bit_ctrl.v:410]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_bit_ctrl' (20#1) [E:/sd_bbmmpp/sources_1/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/sd_bbmmpp/sources_1/i2c_master/i2c_master_byte_ctrl.v:230]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/sd_bbmmpp/sources_1/i2c_master/i2c_master_byte_ctrl.v:230]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_byte_ctrl' (21#1) [E:/sd_bbmmpp/sources_1/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_top' (22#1) [E:/sd_bbmmpp/sources_1/i2c_master/i2c_master_top.v:30]
WARNING: [Synth 8-5788] Register i2c_write_req_reg in module i2c_config is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/sd_bbmmpp/sources_1/i2c_master/i2c_config.v:113]
WARNING: [Synth 8-3848] Net i2c_read_req in module/entity i2c_config does not have driver. [E:/sd_bbmmpp/sources_1/i2c_master/i2c_config.v:57]
INFO: [Synth 8-256] done synthesizing module 'i2c_config' (23#1) [E:/sd_bbmmpp/sources_1/i2c_master/i2c_config.v:30]
INFO: [Synth 8-638] synthesizing module 'lut_adv7511' [E:/sd_bbmmpp/sources_1/i2c_master/lut_adv7511.v:30]
INFO: [Synth 8-256] done synthesizing module 'lut_adv7511' (24#1) [E:/sd_bbmmpp/sources_1/i2c_master/lut_adv7511.v:30]
WARNING: [Synth 8-3848] Net s00_axi_buser in module/entity top does not have driver. [E:/sd_bbmmpp/sources_1/src/top.v:166]
WARNING: [Synth 8-3848] Net s00_axi_ruser in module/entity top does not have driver. [E:/sd_bbmmpp/sources_1/src/top.v:187]
INFO: [Synth 8-256] done synthesizing module 'top' (25#1) [E:/sd_bbmmpp/sources_1/src/top.v:29]
WARNING: [Synth 8-3917] design top has port fan driven by constant 0
WARNING: [Synth 8-3331] design i2c_master_top has unconnected port i2c_slave_dev_addr[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design frame_fifo_write has unconnected port wr_burst_data_req
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 513.238 ; gain = 151.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[7] to constant 0 [E:/sd_bbmmpp/sources_1/src/sd_card_bmp.v:88]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[6] to constant 0 [E:/sd_bbmmpp/sources_1/src/sd_card_bmp.v:88]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[5] to constant 0 [E:/sd_bbmmpp/sources_1/src/sd_card_bmp.v:88]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[4] to constant 0 [E:/sd_bbmmpp/sources_1/src/sd_card_bmp.v:88]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[3] to constant 0 [E:/sd_bbmmpp/sources_1/src/sd_card_bmp.v:88]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[2] to constant 0 [E:/sd_bbmmpp/sources_1/src/sd_card_bmp.v:88]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[1] to constant 0 [E:/sd_bbmmpp/sources_1/src/sd_card_bmp.v:88]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[0] to constant 0 [E:/sd_bbmmpp/sources_1/src/sd_card_bmp.v:88]
WARNING: [Synth 8-3295] tying undriven pin i2c_master_top_m0:i2c_read_req to constant 0 [E:/sd_bbmmpp/sources_1/i2c_master/i2c_config.v:142]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 513.238 ; gain = 151.375
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp6/afifo_64i_32o_128_in_context.xdc] for cell 'frame_read_write_m0/read_buf'
Finished Parsing XDC File [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp6/afifo_64i_32o_128_in_context.xdc] for cell 'frame_read_write_m0/read_buf'
Parsing XDC File [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp7/afifo_32i_64o_256_in_context.xdc] for cell 'frame_read_write_m0/write_buf'
Finished Parsing XDC File [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp7/afifo_32i_64o_256_in_context.xdc] for cell 'frame_read_write_m0/write_buf'
Parsing XDC File [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp8/video_pll_in_context.xdc] for cell 'video_pll_m0'
Finished Parsing XDC File [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp8/video_pll_in_context.xdc] for cell 'video_pll_m0'
Parsing XDC File [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp9/clk_ref_in_context.xdc] for cell 'clkref_m0'
Finished Parsing XDC File [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp9/clk_ref_in_context.xdc] for cell 'clkref_m0'
Parsing XDC File [E:/sd_bbmmpp/constrs_1/new/sd_picture_hdmi.xdc]
Finished Parsing XDC File [E:/sd_bbmmpp/constrs_1/new/sd_picture_hdmi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/sd_bbmmpp/constrs_1/new/sd_picture_hdmi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1099.328 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1099.328 ; gain = 737.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1099.328 ; gain = 737.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[4]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[4]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[5]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[5]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[6]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[6]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[7]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[7]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[32]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[32]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[33]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[33]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[34]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[34]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[35]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[35]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[36]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[36]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[37]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[37]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[38]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[38]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[39]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[39]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[40]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[40]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[41]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[41]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[42]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[42]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[43]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[43]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[44]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[44]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[45]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[45]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[46]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[46]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[47]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[47]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[48]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[48]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[49]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[49]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[50]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[50]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[51]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[51]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[52]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[52]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[53]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[53]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[54]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[54]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[55]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[55]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[56]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[56]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[57]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[57]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[58]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[58]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[59]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[59]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[60]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[60]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[61]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[61]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[62]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[62]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[63]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[63]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[4]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[4]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[5]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[5]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[6]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[6]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[7]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[7]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[4]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[4]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[5]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[5]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[6]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[6]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[7]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[7]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/.Xil/Vivado-27504-DESKTOP-C3F5G4E/dcp5/ddr4_0_in_context.xdc, line 230).
Applied set_property DONT_TOUCH = true for clkref_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for frame_read_write_m0/read_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for frame_read_write_m0/write_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for video_pll_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1099.328 ; gain = 737.465
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bmp_read'
INFO: [Synth 8-5546] ROM "header_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "header_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bmp_len_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_card_sec_read_write'
INFO: [Synth 8-5546] ROM "block_read_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_write_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_card_cmd'
INFO: [Synth 8-5546] ROM "spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_data_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_req_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [E:/sd_bbmmpp/sources_1/src/sd_card/spi_master.v:122]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'frame_fifo_write'
INFO: [Synth 8-5544] ROM "write_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_req_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_aclr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [E:/sd_bbmmpp/sources_1/src/frame_fifo_write.v:119]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'frame_fifo_read'
INFO: [Synth 8-5544] ROM "read_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_wiat" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_req_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_aclr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element read_wiat_reg was removed.  [E:/sd_bbmmpp/sources_1/src/frame_fifo_read.v:120]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'aq_axi_master'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'aq_axi_master'
INFO: [Synth 8-5546] ROM "M_AXI_WLAST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_w_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "WR_READY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_w_last" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RD_READY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_r_last" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master_top'
INFO: [Synth 8-5544] ROM "read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_config'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lut_data" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                             0000
                  S_FIND |                              001 |                             0001
             S_READ_WAIT |                              010 |                             0010
                  S_READ |                              011 |                             0011
                   S_END |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bmp_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0000 |                            00000
                  S_CMD0 |                             0001 |                            00001
                  S_CMD8 |                             0010 |                            00010
                 S_CMD55 |                             0011 |                            00011
                 S_CMD41 |                             0100 |                            00100
                 S_CMD16 |                             0101 |                            10010
       S_WAIT_READ_WRITE |                             0110 |                            10001
                 S_CMD24 |                             0111 |                            00111
                 S_WRITE |                             1001 |                            01000
             S_WRITE_END |                             1010 |                            01111
                 S_CMD17 |                             1000 |                            00101
                  S_READ |                             1011 |                            00110
              S_READ_END |                             1100 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_card_sec_read_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00000 |                            00000
                  S_INIT |                            00001 |                            00010
                  S_WAIT |                            00010 |                            00001
               S_CMD_PRE |                            00011 |                            00011
                   S_CMD |                            00110 |                            00100
                   S_ERR |                            00111 |                            10000
              S_CMD_DATA |                            01000 |                            00101
                   S_END |                            01001 |                            10001
             S_READ_WAIT |                            00100 |                            00110
                  S_READ |                            01010 |                            00111
              S_READ_ACK |                            01011 |                            01000
           S_WRITE_TOKEN |                            00101 |                            01001
          S_WRITE_DATA_0 |                            01100 |                            01010
          S_WRITE_DATA_1 |                            01101 |                            01011
             S_WRITE_CRC |                            01110 |                            01100
             S_WRITE_SUC |                            01111 |                            01101
            S_WRITE_BUSY |                            10000 |                            01110
             S_WRITE_ACK |                            10001 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_card_cmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               DCLK_IDLE |                              001 |                              010
               DCLK_EDGE |                              010 |                              001
         LAST_HALF_CYCLE |                              011 |                              100
                     ACK |                              100 |                              011
                ACK_WAIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                             0000
                   S_ACK |                              001 |                             0001
                  S_WAIT |                              010 |                             0110
            S_CHECK_FIFO |                              011 |                             0010
           S_WRITE_BURST |                              100 |                             0011
       S_WRITE_BURST_END |                              101 |                             0100
                   S_END |                              110 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'frame_fifo_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                             0000
                   S_ACK |                              001 |                             0001
             S_READ_WIAT |                              010 |                             0110
            S_CHECK_FIFO |                              011 |                             0010
            S_READ_BURST |                              100 |                             0011
        S_READ_BURST_END |                              101 |                             0100
                   S_END |                              110 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'frame_fifo_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_WR_IDLE |                              000 |                              000
               S_WA_WAIT |                              001 |                              001
              S_WA_START |                              010 |                              010
               S_WD_WAIT |                              011 |                              011
               S_WD_PROC |                              100 |                              100
               S_WR_WAIT |                              101 |                              101
               S_WR_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'aq_axi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_RD_IDLE |                              000 |                              000
               S_RA_WAIT |                              001 |                              001
              S_RA_START |                              010 |                              010
               S_RD_WAIT |                              011 |                              011
               S_RD_PROC |                              100 |                              100
               S_RD_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'aq_axi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |               000000000000000000
                 start_a |                            00001 |               000000000000000001
                 start_b |                            00010 |               000000000000000010
                 start_c |                            00011 |               000000000000000100
                 start_d |                            00100 |               000000000000001000
                 start_e |                            00101 |               000000000000010000
                  stop_a |                            00110 |               000000000000100000
                  stop_b |                            00111 |               000000000001000000
                  stop_c |                            01000 |               000000000010000000
                  stop_d |                            01001 |               000000000100000000
                    wr_a |                            01010 |               000010000000000000
                    wr_b |                            01011 |               000100000000000000
                    wr_c |                            01100 |               001000000000000000
                    wr_d |                            01101 |               010000000000000000
                    rd_a |                            01110 |               000000001000000000
                    rd_b |                            01111 |               000000010000000000
                    rd_c |                            10000 |               000000100000000000
                    rd_d |                            10001 |               000001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                 0000000000000001 |                             0000
           S_WR_DEV_ADDR |                 0000000000000010 |                             0001
           S_WR_REG_ADDR |                 0000000000010000 |                             0010
          S_WR_REG_ADDR1 |                 0000000000100000 |                             1101
               S_WR_DATA |                 0000000001000000 |                             0011
          S_RD_DEV_ADDR0 |                 0000000000000100 |                             0110
           S_WR_ERR_NACK |                 0000000000001000 |                             0101
               S_WR_STOP |                 0000000010000000 |                             1011
                S_WR_ACK |                 0000010000000000 |                             0100
           S_RD_REG_ADDR |                 0000100000000000 |                             0111
          S_RD_REG_ADDR1 |                 0001000000000000 |                             1110
          S_RD_DEV_ADDR1 |                 0010000000000000 |                             1000
               S_RD_DATA |                 0100000000000000 |                             1001
               S_RD_STOP |                 1000000000000000 |                             1010
                S_RD_ACK |                 0000000100000000 |                             1111
                  S_WAIT |                 0000001000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              000
          S_WR_I2C_CHECK |                               01 |                              001
                S_WR_I2C |                               10 |                              010
           S_WR_I2C_DONE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_config'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1099.328 ; gain = 737.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     25 Bit       Adders := 4     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               25 Bit    Registers := 10    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 82    
+---Muxes : 
	  13 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   3 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 4     
	   4 Input     25 Bit        Muxes := 2     
	   7 Input     25 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 3     
	  18 Input     18 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	  16 Input     16 Bit        Muxes := 1     
	  32 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	  16 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	  13 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   5 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 11    
	  18 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ax_debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module bmp_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 5     
Module sd_card_sec_read_write 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  13 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 9     
Module sd_card_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	  16 Input     16 Bit        Muxes := 1     
	  16 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 11    
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module color_bar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
Module video_timing_data 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module frame_fifo_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
	   7 Input     25 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 11    
Module frame_fifo_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
	   7 Input     25 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 11    
Module aq_axi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     21 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 5     
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module i2c_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module lut_adv7511 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ax_debounce_m0/button_posedge_reg was removed.  [E:/sd_bbmmpp/sources_1/src/ax_debounce.v:104]
INFO: [Synth 8-5545] ROM "ax_debounce_m0/button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "bmp_read_m0/file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bmp_read_m0/file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bmp_read_m0/file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bmp_read_m0/file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bmp_read_m0/header_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bmp_read_m0/header_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bmp_read_m0/width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bmp_read_m0/width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bmp_read_m0/width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bmp_read_m0/width" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_card_top_m0/sd_card_cmd_m0/spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_card_top_m0/sd_card_cmd_m0/spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_card_top_m0/sd_card_cmd_m0/spi_wr_req" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element sd_card_top_m0/spi_master_m0/clk_cnt_reg was removed.  [E:/sd_bbmmpp/sources_1/src/sd_card/spi_master.v:122]
WARNING: [Synth 8-6014] Unused sequential element color_bar_m0/active_x_reg was removed.  [E:/sd_bbmmpp/sources_1/src/color_bar.v:221]
WARNING: [Synth 8-6014] Unused sequential element color_bar_m0/rgb_r_reg_reg was removed.  [E:/sd_bbmmpp/sources_1/src/color_bar.v:188]
WARNING: [Synth 8-6014] Unused sequential element color_bar_m0/rgb_g_reg_reg was removed.  [E:/sd_bbmmpp/sources_1/src/color_bar.v:189]
WARNING: [Synth 8-6014] Unused sequential element color_bar_m0/rgb_b_reg_reg was removed.  [E:/sd_bbmmpp/sources_1/src/color_bar.v:190]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "color_bar_m0/v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "color_bar_m0/h_active" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [E:/sd_bbmmpp/sources_1/src/frame_fifo_write.v:119]
WARNING: [Synth 8-6014] Unused sequential element read_wiat_reg was removed.  [E:/sd_bbmmpp/sources_1/src/frame_fifo_read.v:120]
INFO: [Synth 8-5546] ROM "reg_w_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_AXI_WLAST" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i2c_master_top_m0/i2c_read_data_reg was removed.  [E:/sd_bbmmpp/sources_1/i2c_master/i2c_master_top.v:236]
WARNING: [Synth 8-3917] design top has port fan driven by constant 0
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design aq_axi_master has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design frame_fifo_write has unconnected port wr_burst_data_req
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[0]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[41]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[42]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[2]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[3]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[6]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[12]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[13]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[14]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[0]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[1]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[2]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[3]' (FDPE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[4]' (FDPE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[5]' (FDPE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[6]' (FDPE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[8]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[9]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[10]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[11] )
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[5]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[6]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[12]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[13]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[14]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[0]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[1]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[2]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[3]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[4]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[5]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[6]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[8]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[9]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[10]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[47]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[46]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[12]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[13]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[14]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[15]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[0]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[1]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[3]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[4]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[5]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[6]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[7]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[8]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[9]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[10]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[11]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[6]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[7]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[2]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[3]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[4]' (FDCE) to 'sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5] )
INFO: [Synth 8-3886] merging instance 'sd_card_bmp_m0/bmp_read_m0/state_code_reg[2]' (FDCE) to 'sd_card_bmp_m0/bmp_read_m0/state_code_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sd_card_bmp_m0/bmp_read_m0/state_code_reg[3] )
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/width_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/bmp_read_m0/state_code_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (video_timing_data_m0/vout_data_r_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (video_timing_data_m0/vout_data_r_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (video_timing_data_m0/vout_data_r_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (video_timing_data_m0/vout_data_r_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (video_timing_data_m0/vout_data_r_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (video_timing_data_m0/vout_data_r_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (video_timing_data_m0/vout_data_r_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (video_timing_data_m0/vout_data_r_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sta_condition_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/busy_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/error_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/error_reg) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[0]' (FDCE) to 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[1]' (FDCE) to 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[2]' (FDCE) to 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[3]' (FDCE) to 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[4]' (FDCE) to 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[5]' (FDCE) to 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[7]' (FDCE) to 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[8]' (FDCE) to 'frame_read_write_m0/frame_fifo_write_m0/wr_burst_len_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frame_read_write_m0/frame_fifo_write_m0/\wr_burst_len_reg[9] )
WARNING: [Synth 8-3332] Sequential element (write_cnt_reg[4]) is unused and will be removed from module frame_fifo_write.
WARNING: [Synth 8-3332] Sequential element (write_cnt_reg[3]) is unused and will be removed from module frame_fifo_write.
WARNING: [Synth 8-3332] Sequential element (write_cnt_reg[2]) is unused and will be removed from module frame_fifo_write.
WARNING: [Synth 8-3332] Sequential element (write_cnt_reg[1]) is unused and will be removed from module frame_fifo_write.
WARNING: [Synth 8-3332] Sequential element (write_cnt_reg[0]) is unused and will be removed from module frame_fifo_write.
WARNING: [Synth 8-3332] Sequential element (wr_burst_len_reg[9]) is unused and will be removed from module frame_fifo_write.
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[0]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[1]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[2]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[3]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[4]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[5]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[7]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[8]' (FDCE) to 'frame_read_write_m0/frame_fifo_read_m0/rd_burst_len_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frame_read_write_m0/frame_fifo_read_m0/\rd_burst_len_reg[9] )
WARNING: [Synth 8-3332] Sequential element (read_cnt_reg[4]) is unused and will be removed from module frame_fifo_read.
WARNING: [Synth 8-3332] Sequential element (read_cnt_reg[3]) is unused and will be removed from module frame_fifo_read.
WARNING: [Synth 8-3332] Sequential element (read_cnt_reg[2]) is unused and will be removed from module frame_fifo_read.
WARNING: [Synth 8-3332] Sequential element (read_cnt_reg[1]) is unused and will be removed from module frame_fifo_read.
WARNING: [Synth 8-3332] Sequential element (read_cnt_reg[0]) is unused and will be removed from module frame_fifo_read.
WARNING: [Synth 8-3332] Sequential element (rd_burst_len_reg[9]) is unused and will be removed from module frame_fifo_read.
WARNING: [Synth 8-3332] Sequential element (reg_wr_len_reg[2]) is unused and will be removed from module aq_axi_master.
WARNING: [Synth 8-3332] Sequential element (reg_wr_len_reg[1]) is unused and will be removed from module aq_axi_master.
WARNING: [Synth 8-3332] Sequential element (reg_wr_len_reg[0]) is unused and will be removed from module aq_axi_master.
WARNING: [Synth 8-3332] Sequential element (reg_rd_len_reg[2]) is unused and will be removed from module aq_axi_master.
WARNING: [Synth 8-3332] Sequential element (reg_rd_len_reg[1]) is unused and will be removed from module aq_axi_master.
WARNING: [Synth 8-3332] Sequential element (reg_rd_len_reg[0]) is unused and will be removed from module aq_axi_master.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frame_read_write_m0/frame_fifo_write_m0/i_5/\wait_cnt_reg[7] )
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[7]) is unused and will be removed from module frame_fifo_write.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frame_read_write_m0/frame_fifo_read_m0/i_5/\read_wiat_reg[7] )
WARNING: [Synth 8-3332] Sequential element (read_wiat_reg[7]) is unused and will be removed from module frame_fifo_read.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1099.328 ; gain = 737.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'video_pll_m0/clk_in1' to pin 'sys_clk_ibufgds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'video_pll_m0/clk_out1' to pin 'video_pll_m0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'video_pll_m0/clk_in1' to 'sys_clk_ibufgds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'video_pll_m0/clk_out2' to pin 'video_pll_m0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'video_pll_m0/clk_in1' to 'sys_clk_ibufgds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkref_m0/clk_in1' to pin 'sys_clk_ibufgds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkref_m0/clk_out1' to pin 'clkref_m0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clkref_m0/clk_in1' to 'sys_clk_ibufgds/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkref_m0/clk_out2' to pin 'clkref_m0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clkref_m0/clk_in1' to 'sys_clk_ibufgds/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1340.309 ; gain = 978.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1370.824 ; gain = 1008.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1384.070 ; gain = 1022.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1384.070 ; gain = 1022.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1384.070 ; gain = 1022.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1384.070 ; gain = 1022.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1384.070 ; gain = 1022.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1384.070 ; gain = 1022.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1384.070 ; gain = 1022.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |afifo_32i_64o_256 |         1|
|2     |afifo_64i_32o_128 |         1|
|3     |clk_ref           |         1|
|4     |video_pll         |         1|
|5     |ddr4_0            |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |afifo_32i_64o_256 |     1|
|2     |afifo_64i_32o_128 |     1|
|3     |clk_ref           |     1|
|4     |ddr4_0            |     1|
|5     |video_pll         |     1|
|6     |CARRY8            |    66|
|7     |LUT1              |   143|
|8     |LUT2              |   118|
|9     |LUT3              |   217|
|10    |LUT4              |   337|
|11    |LUT5              |   224|
|12    |LUT6              |   362|
|13    |MUXF7             |     8|
|14    |FDCE              |   922|
|15    |FDPE              |    19|
|16    |FDRE              |    84|
|17    |FDSE              |     6|
|18    |IBUF              |     2|
|19    |IBUFDS            |     1|
|20    |IOBUF             |     2|
|21    |OBUF              |    36|
+------+------------------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |  3312|
|2     |  frame_read_write_m0           |frame_read_write       |   680|
|3     |    frame_fifo_write_m0         |frame_fifo_write       |   273|
|4     |    frame_fifo_read_m0          |frame_fifo_read        |   273|
|5     |  u_aq_axi_master               |aq_axi_master          |   589|
|6     |  i2c_config_m0                 |i2c_config             |   289|
|7     |    i2c_master_top_m0           |i2c_master_top         |   261|
|8     |      byte_controller           |i2c_master_byte_ctrl   |   188|
|9     |        bit_controller          |i2c_master_bit_ctrl    |   124|
|10    |  sd_card_bmp_m0                |sd_card_bmp            |   944|
|11    |    ax_debounce_m0              |ax_debounce            |    88|
|12    |    bmp_read_m0                 |bmp_read               |   387|
|13    |    sd_card_top_m0              |sd_card_top            |   469|
|14    |      sd_card_cmd_m0            |sd_card_cmd            |   207|
|15    |      sd_card_sec_read_write_m0 |sd_card_sec_read_write |   152|
|16    |      spi_master_m0             |spi_master             |   110|
|17    |  video_timing_data_m0          |video_timing_data      |   136|
|18    |    color_bar_m0                |color_bar              |    81|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1384.070 ; gain = 1022.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 88 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1384.070 ; gain = 436.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1384.070 ; gain = 1022.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
294 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1394.730 ; gain = 1032.867
INFO: [Common 17-1381] The checkpoint 'E:/sd_bbmmpp/sd_bbmmpp.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1394.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 15 17:59:30 2021...
