{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666389367309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666389367309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 18:56:07 2022 " "Processing started: Fri Oct 21 18:56:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666389367309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389367309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389367309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666389367701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666389367701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389374740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389374740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666389374832 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/unidade de controle/unidadedecontrole.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/unidade de controle/unidadedecontrole.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "unidadedecontrole.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/unidade de controle/unidadedecontrole.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389374848 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389374848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:inst7 " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 888 -424 -224 1080 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389374849 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK " "Pin \"CLK\" not connected" {  } { { "unidadedecontrole.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/unidade de controle/unidadedecontrole.bdf" { { 56 40 208 72 "CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666389374849 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/12556973/Downloads/CPU/CPU/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389374863 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389374863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst6 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 392 -488 -296 504 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389374864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/12556973/Downloads/CPU/CPU/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666389374864 "|CPU|debouncer:inst6"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/memoria/memoria.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/memoria/memoria.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "memoria.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/memoria/memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389374877 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389374877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst1 " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 760 -416 -232 856 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389374879 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/memoria/rom01.v 1 1 " "Using design file /users/12556973/downloads/cpu/memoria/rom01.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rom01 " "Found entity 1: rom01" {  } { { "rom01.v" "" { Text "C:/Users/12556973/Downloads/CPU/memoria/rom01.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389374893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389374893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom01 Memoria:inst1\|rom01:inst6 " "Elaborating entity \"rom01\" for hierarchy \"Memoria:inst1\|rom01:inst6\"" {  } { { "memoria.bdf" "inst6" { Schematic "C:/Users/12556973/Downloads/CPU/memoria/memoria.bdf" { { 224 496 712 352 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389374894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component\"" {  } { { "rom01.v" "altsyncram_component" { Text "C:/Users/12556973/Downloads/CPU/memoria/rom01.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389374933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component\"" {  } { { "rom01.v" "" { Text "C:/Users/12556973/Downloads/CPU/memoria/rom01.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389374934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666389374934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666389374934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666389374934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Memoria/Memoria02.mif " "Parameter \"init_file\" = \"../../Memoria/Memoria02.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666389374934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666389374934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666389374934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666389374934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666389374934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666389374934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666389374934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666389374934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666389374934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666389374934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666389374934 ""}  } { { "rom01.v" "" { Text "C:/Users/12556973/Downloads/CPU/memoria/rom01.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666389374934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_feh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_feh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_feh1 " "Found entity 1: altsyncram_feh1" {  } { { "db/altsyncram_feh1.tdf" "" { Text "C:/Users/12556973/Downloads/CPU/CPU/db/altsyncram_feh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389374982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389374982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_feh1 Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component\|altsyncram_feh1:auto_generated " "Elaborating entity \"altsyncram_feh1\" for hierarchy \"Memoria:inst1\|rom01:inst6\|altsyncram:altsyncram_component\|altsyncram_feh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389374982 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/contador/contador.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/contador/contador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "contador.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/contador/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389375025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389375025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:inst2 " "Elaborating entity \"Contador\" for hierarchy \"Contador:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 624 -416 -240 752 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389375026 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.bdf 1 1 " "Using design file display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389375039 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389375039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:MEM4 " "Elaborating entity \"display\" for hierarchy \"display:MEM4\"" {  } { { "CPU.bdf" "MEM4" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 824 584 728 920 "MEM4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389375039 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/reg4bits/reg4bits.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/reg4bits/reg4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reg4Bits " "Found entity 1: Reg4Bits" {  } { { "reg4bits.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/reg4bits/reg4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389375054 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389375054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg4Bits Reg4Bits:inst4 " "Elaborating entity \"Reg4Bits\" for hierarchy \"Reg4Bits:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 768 56 264 896 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389375055 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/ula/ula.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/ula/ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389375069 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389375069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 640 96 224 736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389375069 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/mux8bits/multiplex4bits.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/mux8bits/multiplex4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex4bits " "Found entity 1: multiplex4bits" {  } { { "multiplex4bits.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/mux8bits/multiplex4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389375083 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389375083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex4bits ULA:inst\|multiplex4bits:inst10 " "Elaborating entity \"multiplex4bits\" for hierarchy \"ULA:inst\|multiplex4bits:inst10\"" {  } { { "ula.bdf" "inst10" { Schematic "C:/Users/12556973/Downloads/CPU/ula/ula.bdf" { { 152 856 952 312 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389375084 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/ula/somador4bits.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/ula/somador4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somador4bits " "Found entity 1: somador4bits" {  } { { "somador4bits.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/somador4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389375098 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389375098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador4bits ULA:inst\|somador4bits:inst " "Elaborating entity \"somador4bits\" for hierarchy \"ULA:inst\|somador4bits:inst\"" {  } { { "ula.bdf" "inst" { Schematic "C:/Users/12556973/Downloads/CPU/ula/ula.bdf" { { 144 368 464 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389375099 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst5 " "Primitive \"GND\" of instance \"inst5\" not used" {  } { { "somador4bits.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/somador4bits.bdf" { { 696 776 808 728 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666389375100 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/ula/somador.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/ula/somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389375113 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389375113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador ULA:inst\|somador4bits:inst\|somador:inst " "Elaborating entity \"somador\" for hierarchy \"ULA:inst\|somador4bits:inst\|somador:inst\"" {  } { { "somador4bits.bdf" "inst" { Schematic "C:/Users/12556973/Downloads/CPU/ula/somador4bits.bdf" { { 160 648 760 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389375114 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/ula/subtrator4bits.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/ula/subtrator4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator4bits " "Found entity 1: subtrator4bits" {  } { { "subtrator4bits.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/subtrator4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389375128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389375128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator4bits ULA:inst\|subtrator4bits:inst3 " "Elaborating entity \"subtrator4bits\" for hierarchy \"ULA:inst\|subtrator4bits:inst3\"" {  } { { "ula.bdf" "inst3" { Schematic "C:/Users/12556973/Downloads/CPU/ula/ula.bdf" { { 392 368 464 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389375129 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst5 " "Primitive \"GND\" of instance \"inst5\" not used" {  } { { "subtrator4bits.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/subtrator4bits.bdf" { { 776 872 904 808 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666389375130 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/ula/subtrator.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/ula/subtrator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/subtrator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389375142 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389375142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator ULA:inst\|subtrator4bits:inst3\|subtrator:inst " "Elaborating entity \"subtrator\" for hierarchy \"ULA:inst\|subtrator4bits:inst3\|subtrator:inst\"" {  } { { "subtrator4bits.bdf" "inst" { Schematic "C:/Users/12556973/Downloads/CPU/ula/subtrator4bits.bdf" { { 240 744 856 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389375143 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/ula/multiplicador.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/ula/multiplicador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/multiplicador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389375158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389375158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador ULA:inst\|multiplicador:inst2 " "Elaborating entity \"multiplicador\" for hierarchy \"ULA:inst\|multiplicador:inst2\"" {  } { { "ula.bdf" "inst2" { Schematic "C:/Users/12556973/Downloads/CPU/ula/ula.bdf" { { 632 368 488 760 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389375158 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/ula/divisor.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/ula/divisor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/ula/divisor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389375173 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389375173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor ULA:inst\|divisor:inst4 " "Elaborating entity \"divisor\" for hierarchy \"ULA:inst\|divisor:inst4\"" {  } { { "ula.bdf" "inst4" { Schematic "C:/Users/12556973/Downloads/CPU/ula/ula.bdf" { { 808 368 464 936 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389375174 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/12556973/downloads/cpu/mux8bits/mux8bits.bdf 1 1 " "Using design file /users/12556973/downloads/cpu/mux8bits/mux8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8bits " "Found entity 1: mux8bits" {  } { { "mux8bits.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/mux8bits/mux8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666389375189 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666389375189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8bits mux8bits:inst5 " "Elaborating entity \"mux8bits\" for hierarchy \"mux8bits:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "C:/Users/12556973/Downloads/CPU/CPU/CPU.bdf" { { 1040 56 192 1136 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389375189 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst2\|inst50 Contador:inst2\|inst50~_emulated Contador:inst2\|inst50~1 " "Register \"Contador:inst2\|inst50\" is converted into an equivalent circuit using register \"Contador:inst2\|inst50~_emulated\" and latch \"Contador:inst2\|inst50~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/contador/contador.bdf" { { 232 528 592 312 "inst50" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666389375632 "|CPU|Contador:inst2|inst50"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst2\|inst5 Contador:inst2\|inst5~_emulated Contador:inst2\|inst5~1 " "Register \"Contador:inst2\|inst5\" is converted into an equivalent circuit using register \"Contador:inst2\|inst5~_emulated\" and latch \"Contador:inst2\|inst5~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/contador/contador.bdf" { { 232 -16 48 312 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666389375632 "|CPU|Contador:inst2|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst2\|inst4 Contador:inst2\|inst4~_emulated Contador:inst2\|inst4~1 " "Register \"Contador:inst2\|inst4\" is converted into an equivalent circuit using register \"Contador:inst2\|inst4~_emulated\" and latch \"Contador:inst2\|inst4~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/contador/contador.bdf" { { 232 -448 -384 312 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666389375632 "|CPU|Contador:inst2|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador:inst2\|inst Contador:inst2\|inst~_emulated Contador:inst2\|inst~1 " "Register \"Contador:inst2\|inst\" is converted into an equivalent circuit using register \"Contador:inst2\|inst~_emulated\" and latch \"Contador:inst2\|inst~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/12556973/Downloads/CPU/contador/contador.bdf" { { 232 -888 -824 312 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666389375632 "|CPU|Contador:inst2|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst6\|out_key debouncer:inst6\|out_key~_emulated debouncer:inst6\|out_key~1 " "Register \"debouncer:inst6\|out_key\" is converted into an equivalent circuit using register \"debouncer:inst6\|out_key~_emulated\" and latch \"debouncer:inst6\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/12556973/Downloads/CPU/CPU/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666389375632 "|CPU|debouncer:inst6|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst6\|intermediate debouncer:inst6\|intermediate~_emulated debouncer:inst6\|out_key~1 " "Register \"debouncer:inst6\|intermediate\" is converted into an equivalent circuit using register \"debouncer:inst6\|intermediate~_emulated\" and latch \"debouncer:inst6\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/12556973/Downloads/CPU/CPU/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666389375632 "|CPU|debouncer:inst6|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1666389375632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666389375788 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666389376100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666389376100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666389376159 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666389376159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666389376159 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666389376159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666389376159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666389376173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 18:56:16 2022 " "Processing ended: Fri Oct 21 18:56:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666389376173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666389376173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666389376173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666389376173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666389377293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666389377294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 18:56:17 2022 " "Processing started: Fri Oct 21 18:56:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666389377294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666389377294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666389377294 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666389377381 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1666389377382 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1666389377382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666389377495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666389377495 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666389377505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666389377539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666389377539 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666389377753 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666389377778 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666389377890 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1666389377894 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 94 " "No exact pin location assignment(s) for 40 pins of 94 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1666389378089 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1666389381635 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PIN_M9~inputCLKENA0 18 global CLKCTRL_G6 " "PIN_M9~inputCLKENA0 with 18 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1666389381775 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1666389381775 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666389381776 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666389381780 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666389381780 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666389381781 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666389381782 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666389381782 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666389381782 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1666389382626 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666389382627 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666389382627 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|out_key~2  from: datac  to: combout " "Cell: inst6\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666389382629 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1666389382629 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666389382631 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1666389382631 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666389382632 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666389382636 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1666389382636 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666389382636 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666389382696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666389384793 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1666389385125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666389385797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666389386972 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666389388461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666389388461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666389389876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/12556973/Downloads/CPU/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666389392262 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666389392262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666389395091 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666389395091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666389395095 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.13 " "Total time spent on timing analysis during the Fitter is 1.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666389396533 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666389396547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666389397041 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666389397041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666389397548 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666389401301 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/12556973/Downloads/CPU/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/12556973/Downloads/CPU/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666389401590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6290 " "Peak virtual memory: 6290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666389402026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 18:56:42 2022 " "Processing ended: Fri Oct 21 18:56:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666389402026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666389402026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666389402026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666389402026 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666389403138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666389403138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 18:56:43 2022 " "Processing started: Fri Oct 21 18:56:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666389403138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666389403138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666389403138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1666389403783 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666389405926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666389406167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 18:56:46 2022 " "Processing ended: Fri Oct 21 18:56:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666389406167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666389406167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666389406167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666389406167 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666389406818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666389407317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666389407318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 18:56:47 2022 " "Processing started: Fri Oct 21 18:56:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666389407318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666389407318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666389407318 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1666389407411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1666389407952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666389407952 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389407987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389407987 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1666389408272 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1666389408292 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389408292 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_IN CLOCK_IN " "create_clock -period 1.000 -name CLOCK_IN CLOCK_IN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666389408293 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PIN_M9 PIN_M9 " "create_clock -period 1.000 -name PIN_M9 PIN_M9" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666389408293 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RST_DEBOUNCER RST_DEBOUNCER " "create_clock -period 1.000 -name RST_DEBOUNCER RST_DEBOUNCER" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666389408293 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666389408293 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|out_key~2  from: datad  to: combout " "Cell: inst6\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666389408294 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666389408294 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1666389408295 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666389408299 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666389408299 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666389408306 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666389408331 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666389408331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.291 " "Worst-case setup slack is -9.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.291            -196.104 CLOCK_IN  " "   -9.291            -196.104 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.980            -168.149 RST_DEBOUNCER  " "   -7.980            -168.149 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.260             -59.322 PIN_M9  " "   -4.260             -59.322 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389408333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.427 " "Worst-case hold slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 PIN_M9  " "    0.427               0.000 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.004               0.000 RST_DEBOUNCER  " "    1.004               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.303               0.000 CLOCK_IN  " "    2.303               0.000 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389408338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.384 " "Worst-case recovery slack is -6.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.384             -95.746 CLOCK_IN  " "   -6.384             -95.746 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.073             -74.770 RST_DEBOUNCER  " "   -5.073             -74.770 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.497             -43.725 PIN_M9  " "   -2.497             -43.725 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389408343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.237 " "Worst-case removal slack is 1.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.237               0.000 RST_DEBOUNCER  " "    1.237               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279               0.000 PIN_M9  " "    1.279               0.000 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.536               0.000 CLOCK_IN  " "    2.536               0.000 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389408346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -61.467 RST_DEBOUNCER  " "   -2.636             -61.467 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -59.473 CLOCK_IN  " "   -2.636             -59.473 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.049 PIN_M9  " "   -0.538             -14.049 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389408350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389408350 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666389408362 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666389408396 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666389409502 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|out_key~2  from: datad  to: combout " "Cell: inst6\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666389409573 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666389409573 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666389409577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666389409587 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666389409587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.471 " "Worst-case setup slack is -9.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.471            -197.797 CLOCK_IN  " "   -9.471            -197.797 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.177            -170.260 RST_DEBOUNCER  " "   -8.177            -170.260 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.096             -54.868 PIN_M9  " "   -4.096             -54.868 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389409589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.437 " "Worst-case hold slack is 0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 PIN_M9  " "    0.437               0.000 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 RST_DEBOUNCER  " "    0.915               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.362               0.000 CLOCK_IN  " "    2.362               0.000 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389409593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.595 " "Worst-case recovery slack is -6.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.595             -97.531 CLOCK_IN  " "   -6.595             -97.531 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.301             -76.827 RST_DEBOUNCER  " "   -5.301             -76.827 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.218             -38.757 PIN_M9  " "   -2.218             -38.757 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389409598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.948 " "Worst-case removal slack is 0.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.948               0.000 PIN_M9  " "    0.948               0.000 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.331               0.000 RST_DEBOUNCER  " "    1.331               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.615               0.000 CLOCK_IN  " "    2.615               0.000 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389409601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -64.733 RST_DEBOUNCER  " "   -2.636             -64.733 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -60.416 CLOCK_IN  " "   -2.636             -60.416 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.130 PIN_M9  " "   -0.538             -14.130 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389409605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389409605 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666389409618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666389409773 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666389410795 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|out_key~2  from: datad  to: combout " "Cell: inst6\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666389410850 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666389410850 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666389410854 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666389410857 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666389410857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.215 " "Worst-case setup slack is -5.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.215            -108.326 CLOCK_IN  " "   -5.215            -108.326 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.608             -95.410 RST_DEBOUNCER  " "   -4.608             -95.410 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.416             -31.181 PIN_M9  " "   -2.416             -31.181 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389410859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.001 " "Worst-case hold slack is -0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.001 PIN_M9  " "   -0.001              -0.001 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 RST_DEBOUNCER  " "    0.224               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 CLOCK_IN  " "    1.030               0.000 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389410865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.604 " "Worst-case recovery slack is -3.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.604             -55.569 CLOCK_IN  " "   -3.604             -55.569 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.997             -45.857 RST_DEBOUNCER  " "   -2.997             -45.857 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.517             -26.033 PIN_M9  " "   -1.517             -26.033 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389410869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.403 " "Worst-case removal slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 PIN_M9  " "    0.403               0.000 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.282               0.000 RST_DEBOUNCER  " "    1.282               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.897               0.000 CLOCK_IN  " "    1.897               0.000 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389410874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -53.591 RST_DEBOUNCER  " "   -2.174             -53.591 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -48.897 CLOCK_IN  " "   -2.174             -48.897 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -1.720 PIN_M9  " "   -0.096              -1.720 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389410876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389410876 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666389410887 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|out_key~2  from: datad  to: combout " "Cell: inst6\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666389411033 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666389411033 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666389411038 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666389411041 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666389411041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.868 " "Worst-case setup slack is -4.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.868             -99.185 CLOCK_IN  " "   -4.868             -99.185 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.326             -87.685 RST_DEBOUNCER  " "   -4.326             -87.685 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.122             -27.240 PIN_M9  " "   -2.122             -27.240 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389411045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.074 " "Worst-case hold slack is -0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.140 PIN_M9  " "   -0.074              -0.140 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 RST_DEBOUNCER  " "    0.229               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913               0.000 CLOCK_IN  " "    0.913               0.000 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389411052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.407 " "Worst-case recovery slack is -3.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.407             -52.231 CLOCK_IN  " "   -3.407             -52.231 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.865             -43.559 RST_DEBOUNCER  " "   -2.865             -43.559 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.291             -22.197 PIN_M9  " "   -1.291             -22.197 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389411057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.230 " "Worst-case removal slack is 0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 PIN_M9  " "    0.230               0.000 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.288               0.000 RST_DEBOUNCER  " "    1.288               0.000 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.836               0.000 CLOCK_IN  " "    1.836               0.000 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389411060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -51.315 RST_DEBOUNCER  " "   -2.174             -51.315 RST_DEBOUNCER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -46.629 CLOCK_IN  " "   -2.174             -46.629 CLOCK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098              -1.740 PIN_M9  " "   -0.098              -1.740 PIN_M9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666389411065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666389411065 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666389412912 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666389412913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5099 " "Peak virtual memory: 5099 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666389412979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 18:56:52 2022 " "Processing ended: Fri Oct 21 18:56:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666389412979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666389412979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666389412979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666389412979 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666389413696 ""}
