Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat May 26 16:18:49 2018
| Host         : udagawa-Lenovo-G500 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file UPDOWN_timing_summary_routed.rpt -pb UPDOWN_timing_summary_routed.pb -rpx UPDOWN_timing_summary_routed.rpx -warn_on_violation
| Design       : UPDOWN
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.390        0.000                      0                   31        0.240        0.000                      0                   31       41.160        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.390        0.000                      0                   31        0.240        0.000                      0                   31       41.160        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.390ns  (required time - arrival time)
  Source:                 tmp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 2.168ns (43.798%)  route 2.782ns (56.202%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.152    CLK_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.608 f  tmp_count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.299    tmp_count_reg[3]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  COUNT_TMP[3]_i_6/O
                         net (fo=1, routed)           1.105     7.528    COUNT_TMP[3]_i_6_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.652 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          0.985     8.638    ENABLE
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.762 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.762    tmp_count[0]_i_5_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.312 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.654 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.654    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.768 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.768    tmp_count_reg[16]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.102 r  tmp_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.102    tmp_count_reg[20]_i_1_n_6
    SLICE_X65Y81         FDCE                                         r  tmp_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.499    88.193    CLK_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  tmp_count_reg[21]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X65Y81         FDCE (Setup_fdce_C_D)        0.062    88.491    tmp_count_reg[21]
  -------------------------------------------------------------------
                         required time                         88.491    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                 78.390    

Slack (MET) :             78.485ns  (required time - arrival time)
  Source:                 tmp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.073ns (42.698%)  route 2.782ns (57.302%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.152    CLK_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.608 f  tmp_count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.299    tmp_count_reg[3]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  COUNT_TMP[3]_i_6/O
                         net (fo=1, routed)           1.105     7.528    COUNT_TMP[3]_i_6_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.652 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          0.985     8.638    ENABLE
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.762 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.762    tmp_count[0]_i_5_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.312 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.654 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.654    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.768 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.768    tmp_count_reg[16]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.007 r  tmp_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.007    tmp_count_reg[20]_i_1_n_5
    SLICE_X65Y81         FDCE                                         r  tmp_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.499    88.193    CLK_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  tmp_count_reg[22]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X65Y81         FDCE (Setup_fdce_C_D)        0.062    88.491    tmp_count_reg[22]
  -------------------------------------------------------------------
                         required time                         88.491    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                 78.485    

Slack (MET) :             78.501ns  (required time - arrival time)
  Source:                 tmp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 2.057ns (42.509%)  route 2.782ns (57.491%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.152    CLK_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.608 f  tmp_count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.299    tmp_count_reg[3]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  COUNT_TMP[3]_i_6/O
                         net (fo=1, routed)           1.105     7.528    COUNT_TMP[3]_i_6_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.652 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          0.985     8.638    ENABLE
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.762 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.762    tmp_count[0]_i_5_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.312 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.654 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.654    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.768 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.768    tmp_count_reg[16]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.991 r  tmp_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.991    tmp_count_reg[20]_i_1_n_7
    SLICE_X65Y81         FDCE                                         r  tmp_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.499    88.193    CLK_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  tmp_count_reg[20]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X65Y81         FDCE (Setup_fdce_C_D)        0.062    88.491    tmp_count_reg[20]
  -------------------------------------------------------------------
                         required time                         88.491    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                 78.501    

Slack (MET) :             78.503ns  (required time - arrival time)
  Source:                 tmp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 2.054ns (42.473%)  route 2.782ns (57.527%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.152    CLK_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.608 f  tmp_count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.299    tmp_count_reg[3]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  COUNT_TMP[3]_i_6/O
                         net (fo=1, routed)           1.105     7.528    COUNT_TMP[3]_i_6_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.652 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          0.985     8.638    ENABLE
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.762 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.762    tmp_count[0]_i_5_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.312 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.654 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.654    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.988 r  tmp_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.988    tmp_count_reg[16]_i_1_n_6
    SLICE_X65Y80         FDCE                                         r  tmp_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    88.192    CLK_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  tmp_count_reg[17]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X65Y80         FDCE (Setup_fdce_C_D)        0.062    88.490    tmp_count_reg[17]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                 78.503    

Slack (MET) :             78.524ns  (required time - arrival time)
  Source:                 tmp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 2.033ns (42.222%)  route 2.782ns (57.778%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.152    CLK_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.608 f  tmp_count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.299    tmp_count_reg[3]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  COUNT_TMP[3]_i_6/O
                         net (fo=1, routed)           1.105     7.528    COUNT_TMP[3]_i_6_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.652 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          0.985     8.638    ENABLE
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.762 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.762    tmp_count[0]_i_5_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.312 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.654 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.654    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.967 r  tmp_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.967    tmp_count_reg[16]_i_1_n_4
    SLICE_X65Y80         FDCE                                         r  tmp_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    88.192    CLK_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  tmp_count_reg[19]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X65Y80         FDCE (Setup_fdce_C_D)        0.062    88.490    tmp_count_reg[19]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                 78.524    

Slack (MET) :             78.598ns  (required time - arrival time)
  Source:                 tmp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.959ns (41.320%)  route 2.782ns (58.680%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.152    CLK_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.608 f  tmp_count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.299    tmp_count_reg[3]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  COUNT_TMP[3]_i_6/O
                         net (fo=1, routed)           1.105     7.528    COUNT_TMP[3]_i_6_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.652 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          0.985     8.638    ENABLE
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.762 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.762    tmp_count[0]_i_5_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.312 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.654 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.654    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.893 r  tmp_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.893    tmp_count_reg[16]_i_1_n_5
    SLICE_X65Y80         FDCE                                         r  tmp_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    88.192    CLK_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  tmp_count_reg[18]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X65Y80         FDCE (Setup_fdce_C_D)        0.062    88.490    tmp_count_reg[18]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 78.598    

Slack (MET) :             78.614ns  (required time - arrival time)
  Source:                 tmp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 1.943ns (41.122%)  route 2.782ns (58.878%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.152    CLK_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.608 f  tmp_count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.299    tmp_count_reg[3]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  COUNT_TMP[3]_i_6/O
                         net (fo=1, routed)           1.105     7.528    COUNT_TMP[3]_i_6_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.652 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          0.985     8.638    ENABLE
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.762 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.762    tmp_count[0]_i_5_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.312 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.654 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.654    tmp_count_reg[12]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.877 r  tmp_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.877    tmp_count_reg[16]_i_1_n_7
    SLICE_X65Y80         FDCE                                         r  tmp_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    88.192    CLK_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  tmp_count_reg[16]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X65Y80         FDCE (Setup_fdce_C_D)        0.062    88.490    tmp_count_reg[16]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                 78.614    

Slack (MET) :             78.617ns  (required time - arrival time)
  Source:                 tmp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.940ns (41.084%)  route 2.782ns (58.916%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.152    CLK_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.608 f  tmp_count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.299    tmp_count_reg[3]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  COUNT_TMP[3]_i_6/O
                         net (fo=1, routed)           1.105     7.528    COUNT_TMP[3]_i_6_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.652 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          0.985     8.638    ENABLE
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.762 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.762    tmp_count[0]_i_5_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.312 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.874 r  tmp_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.874    tmp_count_reg[12]_i_1_n_6
    SLICE_X65Y79         FDCE                                         r  tmp_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    88.192    CLK_IBUF_BUFG
    SLICE_X65Y79         FDCE                                         r  tmp_count_reg[13]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X65Y79         FDCE (Setup_fdce_C_D)        0.062    88.490    tmp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                 78.617    

Slack (MET) :             78.638ns  (required time - arrival time)
  Source:                 tmp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 1.919ns (40.821%)  route 2.782ns (59.179%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.152    CLK_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.608 f  tmp_count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.299    tmp_count_reg[3]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  COUNT_TMP[3]_i_6/O
                         net (fo=1, routed)           1.105     7.528    COUNT_TMP[3]_i_6_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.652 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          0.985     8.638    ENABLE
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.762 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.762    tmp_count[0]_i_5_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.312 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.853 r  tmp_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.853    tmp_count_reg[12]_i_1_n_4
    SLICE_X65Y79         FDCE                                         r  tmp_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    88.192    CLK_IBUF_BUFG
    SLICE_X65Y79         FDCE                                         r  tmp_count_reg[15]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X65Y79         FDCE (Setup_fdce_C_D)        0.062    88.490    tmp_count_reg[15]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                 78.638    

Slack (MET) :             78.712ns  (required time - arrival time)
  Source:                 tmp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.845ns (39.875%)  route 2.782ns (60.125%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.152    CLK_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.608 f  tmp_count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.299    tmp_count_reg[3]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  COUNT_TMP[3]_i_6/O
                         net (fo=1, routed)           1.105     7.528    COUNT_TMP[3]_i_6_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.652 f  COUNT_TMP[3]_i_1/O
                         net (fo=28, routed)          0.985     8.638    ENABLE
    SLICE_X65Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.762 r  tmp_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.762    tmp_count[0]_i_5_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.312 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.312    tmp_count_reg[0]_i_1_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.426 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    tmp_count_reg[4]_i_1_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.540 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.540    tmp_count_reg[8]_i_1_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.779 r  tmp_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.779    tmp_count_reg[12]_i_1_n_5
    SLICE_X65Y79         FDCE                                         r  tmp_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    88.192    CLK_IBUF_BUFG
    SLICE_X65Y79         FDCE                                         r  tmp_count_reg[14]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X65Y79         FDCE (Setup_fdce_C_D)        0.062    88.490    tmp_count_reg[14]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                 78.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 COUNT_TMP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            COUNT_TMP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.249ns (66.725%)  route 0.124ns (33.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.487    CLK_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  COUNT_TMP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.148     1.635 r  COUNT_TMP_reg[3]/Q
                         net (fo=4, routed)           0.124     1.759    COUNT_TMP[3]
    SLICE_X64Y78         LUT5 (Prop_lut5_I4_O)        0.101     1.860 r  COUNT_TMP[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    COUNT_TMP[2]_i_1_n_0
    SLICE_X64Y78         FDCE                                         r  COUNT_TMP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     2.001    CLK_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  COUNT_TMP_reg[2]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X64Y78         FDCE (Hold_fdce_C_D)         0.133     1.620    COUNT_TMP_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 COUNT_TMP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            COUNT_TMP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.213ns (56.438%)  route 0.164ns (43.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.487    CLK_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  COUNT_TMP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  COUNT_TMP_reg[2]/Q
                         net (fo=4, routed)           0.164     1.815    COUNT_TMP[2]
    SLICE_X64Y78         LUT5 (Prop_lut5_I4_O)        0.049     1.864 r  COUNT_TMP[3]_i_2/O
                         net (fo=1, routed)           0.000     1.864    COUNT_TMP[3]_i_2_n_0
    SLICE_X64Y78         FDCE                                         r  COUNT_TMP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     2.001    CLK_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  COUNT_TMP_reg[3]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X64Y78         FDCE (Hold_fdce_C_D)         0.131     1.618    COUNT_TMP_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 COUNT_TMP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            COUNT_TMP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.971%)  route 0.164ns (44.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.487    CLK_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  COUNT_TMP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  COUNT_TMP_reg[2]/Q
                         net (fo=4, routed)           0.164     1.815    COUNT_TMP[2]
    SLICE_X64Y78         LUT5 (Prop_lut5_I3_O)        0.045     1.860 r  COUNT_TMP[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    COUNT_TMP[1]_i_1_n_0
    SLICE_X64Y78         FDCE                                         r  COUNT_TMP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     2.001    CLK_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  COUNT_TMP_reg[1]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X64Y78         FDCE (Hold_fdce_C_D)         0.121     1.608    COUNT_TMP_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 tmp_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.489    CLK_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  tmp_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  tmp_count_reg[19]/Q
                         net (fo=2, routed)           0.169     1.799    tmp_count_reg[19]
    SLICE_X65Y80         LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  tmp_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.844    tmp_count[16]_i_2_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.907 r  tmp_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    tmp_count_reg[16]_i_1_n_4
    SLICE_X65Y80         FDCE                                         r  tmp_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     2.003    CLK_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  tmp_count_reg[19]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X65Y80         FDCE (Hold_fdce_C_D)         0.105     1.594    tmp_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 tmp_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.581     1.485    CLK_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  tmp_count_reg[3]/Q
                         net (fo=2, routed)           0.169     1.795    tmp_count_reg[3]
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.045     1.840 r  tmp_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.840    tmp_count[0]_i_3_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.903 r  tmp_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    tmp_count_reg[0]_i_1_n_4
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.848     1.998    CLK_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[3]/C
                         clock pessimism             -0.513     1.485    
    SLICE_X65Y76         FDCE (Hold_fdce_C_D)         0.105     1.590    tmp_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 tmp_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.488    CLK_IBUF_BUFG
    SLICE_X65Y79         FDCE                                         r  tmp_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  tmp_count_reg[15]/Q
                         net (fo=2, routed)           0.169     1.798    tmp_count_reg[15]
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  tmp_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.843    tmp_count[12]_i_2_n_0
    SLICE_X65Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.906 r  tmp_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    tmp_count_reg[12]_i_1_n_4
    SLICE_X65Y79         FDCE                                         r  tmp_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.852     2.002    CLK_IBUF_BUFG
    SLICE_X65Y79         FDCE                                         r  tmp_count_reg[15]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X65Y79         FDCE (Hold_fdce_C_D)         0.105     1.593    tmp_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 tmp_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.487    CLK_IBUF_BUFG
    SLICE_X65Y78         FDCE                                         r  tmp_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  tmp_count_reg[11]/Q
                         net (fo=2, routed)           0.170     1.798    tmp_count_reg[11]
    SLICE_X65Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  tmp_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.843    tmp_count[8]_i_2_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.906 r  tmp_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    tmp_count_reg[8]_i_1_n_4
    SLICE_X65Y78         FDCE                                         r  tmp_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     2.001    CLK_IBUF_BUFG
    SLICE_X65Y78         FDCE                                         r  tmp_count_reg[11]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X65Y78         FDCE (Hold_fdce_C_D)         0.105     1.592    tmp_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 tmp_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.487    CLK_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  tmp_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  tmp_count_reg[7]/Q
                         net (fo=2, routed)           0.170     1.798    tmp_count_reg[7]
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  tmp_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.843    tmp_count[4]_i_2_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.906 r  tmp_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    tmp_count_reg[4]_i_1_n_4
    SLICE_X65Y77         FDCE                                         r  tmp_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.850     2.000    CLK_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  tmp_count_reg[7]/C
                         clock pessimism             -0.513     1.487    
    SLICE_X65Y77         FDCE (Hold_fdce_C_D)         0.105     1.592    tmp_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 tmp_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.581     1.485    CLK_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  tmp_count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.793    tmp_count_reg[0]
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.045     1.838 r  tmp_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.838    tmp_count[0]_i_6_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.908 r  tmp_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    tmp_count_reg[0]_i_1_n_7
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.848     1.998    CLK_IBUF_BUFG
    SLICE_X65Y76         FDCE                                         r  tmp_count_reg[0]/C
                         clock pessimism             -0.513     1.485    
    SLICE_X65Y76         FDCE (Hold_fdce_C_D)         0.105     1.590    tmp_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 tmp_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.487    CLK_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  tmp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  tmp_count_reg[4]/Q
                         net (fo=2, routed)           0.167     1.795    tmp_count_reg[4]
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.045     1.840 r  tmp_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.840    tmp_count[4]_i_5_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.910 r  tmp_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    tmp_count_reg[4]_i_1_n_7
    SLICE_X65Y77         FDCE                                         r  tmp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.850     2.000    CLK_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  tmp_count_reg[4]/C
                         clock pessimism             -0.513     1.487    
    SLICE_X65Y77         FDCE (Hold_fdce_C_D)         0.105     1.592    tmp_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X64Y78   COUNT_TMP_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X64Y78   COUNT_TMP_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X64Y78   COUNT_TMP_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X64Y78   COUNT_TMP_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y76   tmp_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y78   tmp_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y78   tmp_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y79   tmp_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y79   tmp_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y78   COUNT_TMP_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y78   COUNT_TMP_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y78   COUNT_TMP_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y78   COUNT_TMP_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y78   tmp_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y78   tmp_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y78   tmp_count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y78   tmp_count_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y78   COUNT_TMP_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y78   COUNT_TMP_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y76   tmp_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y79   tmp_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y79   tmp_count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y79   tmp_count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y79   tmp_count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y76   tmp_count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y76   tmp_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y76   tmp_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y77   tmp_count_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y77   tmp_count_reg[4]/C



