module controllogic (
    input opcode[16],
    output asel,
    output bsel,
    output alufn[6],
    output wesnkhd,
    output wesnkpos,
    output wefood,
    output wescr,
    output wernd,    
  ) {

  always {
    
  }
}
