{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654180992577 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov7725_rgb565_640x480_vga EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ov7725_rgb565_640x480_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654180992656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654180992730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654180992730 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 928 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1654180992807 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 929 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1654180992807 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 930 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1654180992807 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 928 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1654180992807 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654180993120 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654180993863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654180993863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654180993863 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654180993863 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 6762 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654180993871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 6764 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654180993871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 6766 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654180993871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 6768 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654180993871 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654180993871 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654180993874 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1654180993877 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "sdram_clk pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 100 MHz 64 MHz " "Output pin \"sdram_clk\" (external output clock of PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 108 0 0 } } { "db/pll_clk_altpll.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/pll_clk_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 928 9662 10382 0} { 0 { 0 ""} 0 157 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_clk } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_clk } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1654180994576 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1654180995310 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1654180995310 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe3\|dffe4a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1654180995310 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1654180995310 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1654180995310 ""}
{ "Info" "ISTA_SDC_FOUND" "ov7725_rgb565_640x480_vga.sdc " "Reading SDC File: 'ov7725_rgb565_640x480_vga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1654180995325 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1654180995329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1654180995329 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1654180995329 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1654180995329 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1654180995329 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dri\|dri_clk " "Node: i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654180995335 "|ov7725_rgb565_640x480_vga|i2c_dri:u_i2c_dri|dri_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1654180995346 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1654180995347 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654180995348 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654180995348 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000     cam_pclk " "  40.000     cam_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654180995348 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654180995348 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654180995348 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654180995348 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  40.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654180995348 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1654180995348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654180995557 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/pll_clk_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 928 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654180995557 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654180995557 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/pll_clk_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 928 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654180995557 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654180995558 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/pll_clk_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 928 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654180995558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_dri:u_i2c_dri\|dri_clk  " "Automatically promoted node i2c_dri:u_i2c_dri\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654180995558 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:u_i2c_dri\|dri_clk~0 " "Destination node i2c_dri:u_i2c_dri\|dri_clk~0" {  } { { "../rtl/i2c_dri.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/i2c_dri.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_dri:u_i2c_dri|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 5071 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654180995558 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654180995558 ""}  } { { "../rtl/i2c_dri.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/i2c_dri.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_dri:u_i2c_dri|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 846 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654180995558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654180995558 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 71 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 4931 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654180995558 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~3 " "Destination node comb~3" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 5846 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654180995558 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654180995558 ""}  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 6739 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654180995558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654180995558 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1 " "Destination node sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/sdram/sdram_ctrl.v" 38 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 5215 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654180995558 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654180995558 ""}  } { { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 71 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 4931 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654180995558 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654180996392 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654180996395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654180996396 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654180996400 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654180996404 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654180996407 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654180996407 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654180996410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654180997292 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1654180997297 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654180997297 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/pll_clk_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/ipcore/pll_clk.v" 111 0 0 } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 108 0 0 } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 36 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1654180997374 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 clk\[2\] vga_clk~output " "PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"vga_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/pll_clk_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/ipcore/pll_clk.v" 111 0 0 } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 108 0 0 } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 47 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1654180997378 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 clk\[2\] cam_xclk~output " "PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"cam_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/db/pll_clk_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/ipcore/pll_clk.v" 111 0 0 } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 108 0 0 } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1654180997378 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654180997689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654180998795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654180999551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654180999578 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654181000666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654181000666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654181001563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1654181003767 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654181003767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654181004289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1654181004292 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1654181004292 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654181004292 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.03 " "Total time spent on timing analysis during the Fitter is 2.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1654181004366 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654181004446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654181004922 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654181004990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654181005706 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654181006745 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "30 Cyclone IV E " "30 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_sda 3.3-V LVCMOS L10 " "Pin cam_sda uses I/O standard 3.3-V LVCMOS at L10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_sda } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_sda" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[0\] 3.3-V LVCMOS P14 " "Pin sdram_data\[0\] uses I/O standard 3.3-V LVCMOS at P14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[0\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[1\] 3.3-V LVCMOS M12 " "Pin sdram_data\[1\] uses I/O standard 3.3-V LVCMOS at M12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[1\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[2\] 3.3-V LVCMOS N14 " "Pin sdram_data\[2\] uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[2\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[3\] 3.3-V LVCMOS L12 " "Pin sdram_data\[3\] uses I/O standard 3.3-V LVCMOS at L12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[3\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[4\] 3.3-V LVCMOS L13 " "Pin sdram_data\[4\] uses I/O standard 3.3-V LVCMOS at L13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[4\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[5\] 3.3-V LVCMOS L14 " "Pin sdram_data\[5\] uses I/O standard 3.3-V LVCMOS at L14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[5\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[6\] 3.3-V LVCMOS L11 " "Pin sdram_data\[6\] uses I/O standard 3.3-V LVCMOS at L11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[6\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[7\] 3.3-V LVCMOS K12 " "Pin sdram_data\[7\] uses I/O standard 3.3-V LVCMOS at K12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[7\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[8\] 3.3-V LVCMOS G16 " "Pin sdram_data\[8\] uses I/O standard 3.3-V LVCMOS at G16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[8\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[9\] 3.3-V LVCMOS J11 " "Pin sdram_data\[9\] uses I/O standard 3.3-V LVCMOS at J11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[9\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[10\] 3.3-V LVCMOS J16 " "Pin sdram_data\[10\] uses I/O standard 3.3-V LVCMOS at J16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[10\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[11\] 3.3-V LVCMOS J15 " "Pin sdram_data\[11\] uses I/O standard 3.3-V LVCMOS at J15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[11\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[12\] 3.3-V LVCMOS K16 " "Pin sdram_data\[12\] uses I/O standard 3.3-V LVCMOS at K16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[12\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[13\] 3.3-V LVCMOS K15 " "Pin sdram_data\[13\] uses I/O standard 3.3-V LVCMOS at K15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[13\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[14\] 3.3-V LVCMOS L16 " "Pin sdram_data\[14\] uses I/O standard 3.3-V LVCMOS at L16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[14\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[15\] 3.3-V LVCMOS L15 " "Pin sdram_data\[15\] uses I/O standard 3.3-V LVCMOS at L15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[15\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_rst_n 3.3-V LVCMOS M1 " "Pin sys_rst_n uses I/O standard 3.3-V LVCMOS at M1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 3.3-V LVCMOS E1 " "Pin sys_clk uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_pclk 3.3-V LVCMOS R13 " "Pin cam_pclk uses I/O standard 3.3-V LVCMOS at R13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_pclk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_pclk" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[0\] 3.3-V LVCMOS K9 " "Pin cam_data\[0\] uses I/O standard 3.3-V LVCMOS at K9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[0\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_href 3.3-V LVCMOS M9 " "Pin cam_href uses I/O standard 3.3-V LVCMOS at M9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_href } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_href" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_href } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[1\] 3.3-V LVCMOS P8 " "Pin cam_data\[1\] uses I/O standard 3.3-V LVCMOS at P8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[1\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[2\] 3.3-V LVCMOS N8 " "Pin cam_data\[2\] uses I/O standard 3.3-V LVCMOS at N8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[2\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[3\] 3.3-V LVCMOS M8 " "Pin cam_data\[3\] uses I/O standard 3.3-V LVCMOS at M8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[3\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[4\] 3.3-V LVCMOS P6 " "Pin cam_data\[4\] uses I/O standard 3.3-V LVCMOS at P6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[4\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[5\] 3.3-V LVCMOS N6 " "Pin cam_data\[5\] uses I/O standard 3.3-V LVCMOS at N6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[5\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[6\] 3.3-V LVCMOS R14 " "Pin cam_data\[6\] uses I/O standard 3.3-V LVCMOS at R14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[6\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[7\] 3.3-V LVCMOS T14 " "Pin cam_data\[7\] uses I/O standard 3.3-V LVCMOS at T14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[7\]" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_vsync 3.3-V LVCMOS P9 " "Pin cam_vsync uses I/O standard 3.3-V LVCMOS at P9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_vsync } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_vsync" } } } } { "../rtl/ov7725_rgb565_640x480_vga.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/rtl/ov7725_rgb565_640x480_vga.v" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1654181007801 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1654181007801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/output_files/ov7725_rgb565_640x480_vga.fit.smsg " "Generated suppressed messages file D:/Project development/FPGABoardDesign/FPGA_Code/03_ov7725_rgb565_hsv_640x480_vga/par/output_files/ov7725_rgb565_640x480_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654181008171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5815 " "Peak virtual memory: 5815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654181009372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 22:43:29 2022 " "Processing ended: Thu Jun 02 22:43:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654181009372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654181009372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654181009372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654181009372 ""}
