/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.35
Hash     : a368907
Date     : Feb  8 2024
Type     : Engineering
Log Time   : Thu Feb  8 05:57:32 2024 GMT
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/02_08_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_08_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_with_hex/PNR_SIM/run_1/synth_1_1/synthesis/PNR_SIM_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_with_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/packing/PNR_SIM_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report PNR_SIM_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_simple_dp_dc_512x32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_with_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/packing/PNR_SIM_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_with_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/placement/PNR_SIM_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_with_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/routing/PNR_SIM_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/02_08_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: PNR_SIM_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 16.7 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_with_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/packing/PNR_SIM_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_with_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/placement/PNR_SIM_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_with_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/routing/PNR_SIM_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_with_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/packing/PNR_SIM_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: PNR_SIM_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +1.3 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_with_hex/PNR_SIM/run_1/synth_1_1/synthesis/PNR_SIM_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.2 MiB, delta_rss +1.3 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   40 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 112
Swept block(s)      : 72
Constant Pins Marked: 40
# Clean circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 193
    .input   :      53
    .output  :      32
    0-LUT    :       3
    6-LUT    :     104
    RS_TDP36K:       1
  Nets  : 192
    Avg Fanout:     1.5
    Max Fanout:    38.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 480
  Timing Graph Edges: 572
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'read_clock' Fanout: 2 pins (0.4%), 1 blocks (0.5%)
  Netlist Clock 'write_clock' Fanout: 2 pins (0.4%), 1 blocks (0.5%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_with_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/packing/PNR_SIM_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'read_clock' Source: 'read_clock.inpad[0]'
  Constrained Clock 'write_clock' Source: 'write_clock.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_with_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/packing/PNR_SIM_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.06 seconds (max_rss 58.9 MiB, delta_rss +39.1 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 85
   io_output     : 32
    outpad       : 32
   io_input      : 53
    inpad        : 53
  clb            : 7
   clb_lr        : 7
    fle          : 54
     ble5        : 107
      lut5       : 107
       lut       : 107
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		85	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		7	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.02 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.21 seconds (max_rss 477.2 MiB, delta_rss +417.9 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.79 seconds (max_rss 477.2 MiB, delta_rss +417.9 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_with_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/placement/PNR_SIM_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/ram_simple_dp_dc_512x32/results_dir/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/Jira_Testcase/EDA-2462/PNR_SIM_0.9.30/EDA-2462/raptor_with_hex/raptor_with_hex/PNR_SIM/run_1/synth_1_1/impl_1_1_1/placement/PNR_SIM_post_synth.place.

# Load Placement took 0.04 seconds (max_rss 477.2 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 30.11 seconds (max_rss 477.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.11 seconds (max_rss 477.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 30.22 seconds (max_rss 477.2 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 52 ( 26.0%) |***************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  4 (  2.0%) |**
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8) 17 (  8.5%) |*********
[      0.8:      0.9) 36 ( 18.0%) |*******************
[      0.9:        1) 91 ( 45.5%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 477.2 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0   75804     189     198     202 ( 0.015%)    4718 ( 0.5%)    4.374     -300.0     -4.374      0.000      0.000      N/A
   2    0.0     0.5    3   46045     115     121     112 ( 0.008%)    4727 ( 0.5%)    4.374     -299.9     -4.374      0.000      0.000      N/A
   3    0.0     0.6    0   39627      84      93      47 ( 0.003%)    4761 ( 0.5%)    4.374     -300.0     -4.374      0.000      0.000      N/A
   4    0.0     0.8    0   26216      61      70      43 ( 0.003%)    4775 ( 0.5%)    4.374     -299.8     -4.374      0.000      0.000      N/A
   5    0.0     1.1    0   31868      51      57      25 ( 0.002%)    4811 ( 0.5%)    4.374     -300.3     -4.374      0.000      0.000      N/A
   6    0.0     1.4    1   24369      43      49      21 ( 0.002%)    4805 ( 0.5%)    4.374     -300.4     -4.374      0.000      0.000      N/A
   7    0.0     1.9    0   18069      32      37      16 ( 0.001%)    4827 ( 0.5%)    4.374     -300.1     -4.374      0.000      0.000      N/A
   8    0.0     2.4    0   12089      22      22       9 ( 0.001%)    4845 ( 0.5%)    4.374     -300.4     -4.374      0.000      0.000      N/A
   9    0.0     3.1    0   12024      16      21       7 ( 0.001%)    4841 ( 0.5%)    4.374     -300.4     -4.374      0.000      0.000      N/A
  10    0.0     4.1    0   10851      14      14       3 ( 0.000%)    4851 ( 0.5%)    4.374     -300.4     -4.374      0.000      0.000       15
  11    0.0     5.3    0    1700       5       5       3 ( 0.000%)    4851 ( 0.5%)    4.374     -300.4     -4.374      0.000      0.000       13
  12    0.0     6.9    0   18651       7       7       2 ( 0.000%)    4856 ( 0.5%)    4.374     -300.5     -4.374      0.000      0.000       13
  13    0.0     9.0    0    1227       3       3       1 ( 0.000%)    4859 ( 0.5%)    4.374     -300.4     -4.374      0.000      0.000       13
  14    0.0    11.6    0    2779       2       2       0 ( 0.000%)    4869 ( 0.5%)    4.374     -300.4     -4.374      0.000      0.000       13
Restoring best routing
Critical path: 4.37447 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 52 ( 26.0%) |**************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8) 17 (  8.5%) |************
[      0.8:      0.9) 66 ( 33.0%) |************************************************
[      0.9:        1) 65 ( 32.5%) |***********************************************
Router Stats: total_nets_routed: 644 total_connections_routed: 699 total_heap_pushes: 321319 total_heap_pops: 83045 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 321319 total_external_heap_pops: 83045 total_external_SOURCE_pushes: 699 total_external_SOURCE_pops: 669 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 699 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 699 total_external_SINK_pushes: 7968 total_external_SINK_pops: 7517 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 20504 total_external_IPIN_pops: 18549 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 699 total_external_OPIN_pops: 673 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 55 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 55 total_external_CHANX_pushes: 141096 total_external_CHANX_pops: 26175 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 184 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 184 total_external_CHANY_pushes: 150353 total_external_CHANY_pops: 29462 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 170 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 170 total_number_of_adding_all_rt: 1396 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.38 seconds (max_rss 477.2 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.03 seconds (max_rss 477.2 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 174711397
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 477.2 MiB, delta_rss +0.0 MiB)
Found 204 mismatches between routing and packing results.
Fixed 144 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 477.2 MiB, delta_rss +0.0 MiB)
Warning 185: All 2 clocks will be treated as global.
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         85                               0.376471                     0.623529   
       clb          7                                9.57143                      15.1429   
       dsp          0                                      0                            0   
      bram          1                                    101                           32   
Absorbed logical nets 1 out of 192 nets, 191 nets not absorbed.


Average number of bends per net: 7.15344  Maximum # of bends: 21

Number of global nets: 2
Number of routed nets (nonglobal): 189
Wire length results (in units of 1 clb segments)...
	Total wirelength: 4869, average net length: 25.7619
	Maximum net length: 61

Wire length results in terms of physical segments...
	Total wiring segments used: 1772, average wire segments per net: 9.37566
	Maximum segments used by a net: 23
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    2 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    8 (  0.1%) |
[      0.1:      0.2)   20 (  0.4%) |
[        0:      0.1) 5640 ( 99.5%) |**********************************************
Maximum routing channel utilization:      0.41 at (40,17)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       1   0.062      160
                         3       1   0.125      160
                         4       1   0.125      160
                         5       3   0.266      160
                         6       3   0.375      160
                         7       4   0.484      160
                         8       2   0.391      160
                         9       3   0.578      160
                        10       4   0.766      160
                        11       6   1.016      160
                        12       7   1.281      160
                        13       5   1.406      160
                        14       7   1.906      160
                        15       9   2.688      160
                        16      16   2.938      160
                        17      65   6.656      160
                        18      38   4.484      160
                        19      22   3.828      160
                        20       8   2.609      160
                        21      28   2.859      160
                        22       2   0.344      160
                        23       1   0.141      160
                        24      13   0.516      160
                        25       4   0.188      160
                        26       1   0.031      160
                        27       3   0.156      160
                        28       9   0.359      160
                        29       5   0.250      160
                        30       1   0.016      160
                        31       4   0.250      160
                        32      12   0.703      160
                        33       3   0.078      160
                        34       1   0.016      160
                        35       5   0.172      160
                        36       7   0.453      160
                        37       4   0.141      160
                        38       1   0.031      160
                        39       6   0.312      160
                        40      11   0.562      160
                        41       6   0.438      160
                        42       4   0.219      160
                        43      13   0.938      160
                        44       5   0.281      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       8   1.609      160
                         2       2   0.174      160
                         3       2   0.196      160
                         4       2   0.152      160
                         5       5   0.652      160
                         6       0   0.000      160
                         7       1   0.065      160
                         8       2   0.283      160
                         9       3   0.435      160
                        10       4   0.391      160
                        11       1   0.109      160
                        12       3   0.370      160
                        13       2   0.283      160
                        14       2   0.261      160
                        15       1   0.065      160
                        16       2   0.109      160
                        17       3   0.326      160
                        18       3   0.196      160
                        19       2   0.152      160
                        20       1   0.109      160
                        21       2   0.130      160
                        22       3   0.174      160
                        23       3   0.326      160
                        24       1   0.065      160
                        25       2   0.217      160
                        26       3   0.261      160
                        27       4   0.261      160
                        28       3   0.196      160
                        29       2   0.152      160
                        30       5   0.239      160
                        31       1   0.065      160
                        32       2   0.196      160
                        33       8   0.500      160
                        34       2   0.087      160
                        35       2   0.130      160
                        36       8   0.804      160
                        37      17   0.696      160
                        38       7   0.522      160
                        39      22   3.391      160
                        40      69   7.304      160
                        41      29   4.043      160
                        42      16   2.978      160
                        43      15   2.978      160
                        44      12   3.609      160
                        45      12   2.783      160
                        46      15   2.457      160
                        47      16   2.370      160
                        48      17   2.500      160
                        49      21   1.652      160
                        50       3   0.435      160
                        51      18   0.739      160
                        52       0   0.000      160
                        53       0   0.000      160
                        54       0   0.000      160
                        55       0   0.000      160
                        56       0   0.000      160
                        57       0   0.000      160
                        58       0   0.000      160
                        59       0   0.000      160
                        60       0   0.000      160
                        61       0   0.000      160
                        62       0   0.000      160

Total tracks in x-direction: 7200, in y-direction: 10080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.7908e+08
	Total used logic block area: 925258

Routing area (in minimum width transistor areas)...
	Total routing area: 3.68034e+07, per logic tile: 12501.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1  89280
                                                      Y      1  88704
                                                      X      4  93600
                                                      Y      4  94752

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00377
                                             4     0.00619

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0044
                                             4     0.00492

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00408
                             L4         0.00555

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00408
                             L4    1     0.00555

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.6e-09:  1.9e-09) 29 ( 27.4%) |************************************************
[  1.9e-09:  2.1e-09) 29 ( 27.4%) |************************************************
[  2.1e-09:  2.3e-09)  2 (  1.9%) |***
[  2.3e-09:  2.6e-09) 12 ( 11.3%) |********************
[  2.6e-09:  2.8e-09)  2 (  1.9%) |***
[  2.8e-09:    3e-09)  0 (  0.0%) |
[    3e-09:  3.3e-09)  1 (  0.9%) |**
[  3.3e-09:  3.5e-09) 19 ( 17.9%) |*******************************
[  3.5e-09:  3.7e-09)  7 (  6.6%) |************
[  3.7e-09:    4e-09)  5 (  4.7%) |********

Final intra-domain worst hold slacks per constraint:

Final inter-domain worst hold slacks per constraint:
  virtual_io_clock to read_clock worst hold slack: 1.6204 ns
  virtual_io_clock to write_clock worst hold slack: 1.6988 ns
  read_clock to virtual_io_clock worst hold slack: 3.23094 ns

Final critical path delay (least slack): 4.37447 ns
Final setup Worst Negative Slack (sWNS): -4.37447 ns
Final setup Total Negative Slack (sTNS): -300.44 ns

Final setup slack histogram:
[ -4.4e-09: -4.1e-09)  5 (  4.7%) |********
[ -4.1e-09: -3.9e-09) 13 ( 12.3%) |*********************
[ -3.9e-09: -3.6e-09) 14 ( 13.2%) |**********************
[ -3.6e-09: -3.4e-09)  0 (  0.0%) |
[ -3.4e-09: -3.2e-09)  0 (  0.0%) |
[ -3.2e-09: -2.9e-09)  4 (  3.8%) |******
[ -2.9e-09: -2.7e-09) 11 ( 10.4%) |******************
[ -2.7e-09: -2.4e-09)  6 (  5.7%) |**********
[ -2.4e-09: -2.2e-09) 23 ( 21.7%) |*************************************
[ -2.2e-09:   -2e-09) 30 ( 28.3%) |************************************************

Final intra-domain critical path delays (CPDs):

Final inter-domain critical path delays (CPDs):
  virtual_io_clock to read_clock CPD: 2.34598 ns (426.261 MHz)
  virtual_io_clock to write_clock CPD: 3.11715 ns (320.806 MHz)
  read_clock to virtual_io_clock CPD: 4.37447 ns (228.599 MHz)

Final intra-domain worst setup slacks per constraint:

Final inter-domain worst setup slacks per constraint:
  virtual_io_clock to read_clock worst setup slack: -2.34598 ns
  virtual_io_clock to write_clock worst setup slack: -3.11715 ns
  read_clock to virtual_io_clock worst setup slack: -4.37447 ns

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Writing Implementation Netlist: ram_simple_dp_dc_512x32_post_synthesis.v
Writing Implementation Netlist: ram_simple_dp_dc_512x32_post_synthesis.blif
Writing Implementation SDF    : ram_simple_dp_dc_512x32_post_synthesis.sdf
Incr Slack updates 1 in 1.4282e-05 sec
Full Max Req/Worst Slack updates 1 in 1.3284e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.2933e-05 sec
Flow timing analysis took 0.0187868 seconds (0.0171715 STA, 0.00161526 slack) (16 full updates: 0 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 45.16 seconds (max_rss 477.2 MiB)
Incr Slack updates 15 in 0.000164303 sec
Full Max Req/Worst Slack updates 2 in 3.1357e-05 sec
Incr Max Req/Worst Slack updates 13 in 0.000208526 sec
Incr Criticality updates 11 in 0.00018882 sec
Full Criticality updates 4 in 9.3315e-05 sec
