INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/tb/dual_port_AXI_Native_bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_AXI_Native_bram_tb
