\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.1.1}{GBT system}{chapter.1}% 2
\BOOKMARK [2][-]{subsection.1.1.1}{On-detector}{section.1.1}% 3
\BOOKMARK [2][-]{subsection.1.1.2}{Off-detector}{section.1.1}% 4
\BOOKMARK [1][-]{section.1.2}{Versatile Link Demo Board}{chapter.1}% 5
\BOOKMARK [1][-]{section.1.3}{Primary objective}{chapter.1}% 6
\BOOKMARK [1][-]{section.1.4}{Outline}{chapter.1}% 7
\BOOKMARK [1][-]{section.1.5}{Cyclone V Transceiver Technology}{chapter.1}% 8
\BOOKMARK [2][-]{subsection.1.5.1}{Differential Signals}{section.1.5}% 9
\BOOKMARK [2][-]{subsection.1.5.2}{Low-Voltage Differential Signaling}{section.1.5}% 10
\BOOKMARK [2][-]{subsection.1.5.3}{Current-Mode Logic}{section.1.5}% 11
\BOOKMARK [0][-]{chapter.2}{The Gigabit Transceiver}{}% 12
\BOOKMARK [1][-]{section.2.1}{Encoding modes}{chapter.2}% 13
\BOOKMARK [1][-]{section.2.2}{GBT-FPGA Core}{chapter.2}% 14
\BOOKMARK [2][-]{subsection.2.2.1}{GBT Bank}{section.2.2}% 15
\BOOKMARK [2][-]{subsection.2.2.2}{GBT Link}{section.2.2}% 16
