* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     May 20 2019 23:27:38

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k  --package  TQ144  --outdir  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc  --dst_sdc_file  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: latticehx1k
Used Logic Cell: 655/1280
Used Logic Tile: 124/160
Used IO Cell:    10/112
Used Bram Cell For iCE40: 1/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_g
Clock Source: latticehx1k_pll_inst.clk 
Clock Driver: latticehx1k_pll_inst.latticehx1k_pll_inst_RNIQV8B (ICE_GB)
Driver Position: (6, 17, 1)
Fanout to FF: 256
Fanout to Tile: 83


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   1 0 0 0 0 0 0 0 0 0 0 0   
15|   2 0 0 0 0 0 1 0 0 0 0 0   
14|   8 7 0 0 7 4 5 3 1 0 0 0   
13|   4 5 0 7 7 7 8 5 4 0 1 0   
12|   8 8 0 5 1 7 8 5 6 0 3 0   
11|   8 6 0 7 6 8 6 4 5 0 3 0   
10|   7 8 0 5 6 5 5 5 7 0 4 0   
 9|   5 8 0 8 6 8 5 5 5 0 6 1   
 8|   1 4 0 6 6 2 6 5 4 0 3 1   
 7|   6 2 0 4 6 7 4 7 8 0 6 0   
 6|   8 2 0 6 6 5 8 5 4 0 2 0   
 5|   8 7 0 8 6 8 5 5 5 0 8 1   
 4|   2 7 0 8 8 5 5 8 1 0 4 0   
 3|   1 0 0 3 8 6 6 8 5 0 7 5   
 2|   0 0 0 4 6 5 4 7 5 0 0 0   
 1|   0 0 0 5 8 6 5 3 5 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.28

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     4  0  0  0  0  0  0  0  0  0  0  0    
15|     5  0  0  0  0  0  1  0  0  0  0  0    
14|    13 13  0  0 13 11  5 10  4  0  0  0    
13|    12 13  0 10  9 12 11 14 13  0  4  0    
12|    14  8  0  7  1  9 14 14 14  0 11  0    
11|    13 12  0 14  3  8 14 14 13  0 11  0    
10|    12 13  0 13 14 13 12 14 13  0 14  0    
 9|     8 14  0 13 13 13 11 13 14  0 14  4    
 8|     2 13  0 14 13  5 13 13 14  0  8  2    
 7|     8  4  0 14 14 14  6 10 12  0 14  0    
 6|    14  7  0 14  9 14 14 11  9  0  6  0    
 5|    11 12  0 14 11 14 13 12 11  0 14  1    
 4|     3  9  0 11 14  8 14 11  4  0  7  0    
 3|     2  0  0 12 11 14 14  8  9  0 14 12    
 2|     0  0  0 12 14 13 11 13 12  0  0  0    
 1|     0  0  0 10 13 14 10 10 12  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 14
Average number of input nets per logic tile: 10.73

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     4  0  0  0  0  0  0  0  0  0  0  0    
15|     5  0  0  0  0  0  1  0  0  0  0  0    
14|    30 19  0  0 19 15  9 11  4  0  0  0    
13|    15 14  0 25 13 21 21 18 15  0  4  0    
12|    30  8  0 15  1 13 30 16 21  0 12  0    
11|    24 16  0 26  9 14 20 16 19  0 11  0    
10|    25 29  0 19 20 14 14 20 25  0 16  0    
 9|     9 29  0 28 23 27 18 16 18  0 21  4    
 8|     2 13  0 21 15  5 24 17 16  0  9  2    
 7|     8  4  0 14 20 28 10 26 31  0 21  0    
 6|    28  7  0 21 20 18 27 15 14  0  7  0    
 5|    27 24  0 27 20 31 19 14 11  0 28  1    
 4|     3 17  0 31 28 19 20 25  4  0 15  0    
 3|     2  0  0 12 32 24 24 26 17  0 23 13    
 2|     0  0  0 16 24 17 12 24 19  0  0  0    
 1|     0  0  0 20 30 22 16 12 16  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 17.31

***** Run Time Info *****
Run Time:  0
