read_verilog ../top.v
synth_intel -vpr vpr.vpr
write_verilog synth.v 
