/*
 * Header file for ATSAMG51N18
 *
 * Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* File generated from device description file (ATDF) version 2023-04-11T10:24:51Z */
#ifndef _SAMG51N18_H_
#define _SAMG51N18_H_

/* Header version uses Semantic Versioning 2.0.0 (https://semver.org/) */
#define HEADER_FORMAT_VERSION "2.1.1"

#define HEADER_FORMAT_VERSION_MAJOR (2)
#define HEADER_FORMAT_VERSION_MINOR (1)
#define HEADER_FORMAT_VERSION_PATCH (1)

/* SAMG51N18 definitions
  This file defines all structures and symbols for SAMG51N18:
    - registers and bitfields
    - peripheral base address
    - peripheral ID
    - PIO definitions
*/

#ifdef __cplusplus
 extern "C" {
#endif

#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#  include <stdint.h>
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */

#if !defined(SKIP_INTEGER_LITERALS)
#  if defined(_UINT8_) || defined(_UINT16_) || defined(_UINT32_)
#    error "Integer constant value macros already defined elsewhere"
#  endif

#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
/* Macros that deal with sizes of integer constants for C/C++ */
#  define _UINT8_(x)   ((uint8_t)(x))    /* C code: 8-bits unsigned integer constant value */
#  define _UINT16_(x)  ((uint16_t)(x))   /* C code: 16-bits unsigned integer constant value */
#  define _UINT32_(x)  ((uint32_t)(x))   /* C code: 32-bits unsigned integer constant value */

#else /* Assembler */

#  define _UINT8_(x) x    /* Assembler: 8-bits unsigned integer constant value */
#  define _UINT16_(x) x   /* Assembler: 16-bits unsigned integer constant value */
#  define _UINT32_(x) x   /* Assembler: 32-bits unsigned integer constant value */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#endif /* SKIP_INTEGER_LITERALS */

/* ************************************************************************** */
/* CMSIS DEFINITIONS FOR SAMG51N18                                          */
/* ************************************************************************** */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
/* Interrupt Number Definition */
typedef enum IRQn
{
/******  CORTEX-M4 Processor Exceptions Numbers ******************************/
  Reset_IRQn                = -15, /* -15 Reset Vector, invoked on Power up and warm reset */
  NonMaskableInt_IRQn       = -14, /* -14 Non maskable Interrupt, cannot be stopped or preempted */
  HardFault_IRQn            = -13, /* -13 Hard Fault, all classes of Fault    */
  MemoryManagement_IRQn     = -12, /* -12 Memory Management, MPU mismatch, including Access Violation and No Match */
  BusFault_IRQn             = -11, /* -11 Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory related Fault */
  UsageFault_IRQn           = -10, /* -10 Usage Fault, i.e. Undef Instruction, Illegal State Transition */
  SVCall_IRQn               =  -5, /* -5  System Service Call via SVC instruction */
  DebugMonitor_IRQn         =  -4, /* -4  Debug Monitor                       */
  PendSV_IRQn               =  -2, /* -2  Pendable request for system service */
  SysTick_IRQn              =  -1, /* -1  System Tick Timer                   */

/******  SAMG51N18 specific Interrupt Numbers ***********************************/
  SUPC_IRQn                 =   0, /* 0   Supply Controller (SUPC)            */
  RSTC_IRQn                 =   1, /* 1   Reset Controller (RSTC)             */
  RTC_IRQn                  =   2, /* 2   Real-time Clock (RTC)               */
  RTT_IRQn                  =   3, /* 3   Real-time Timer (RTT)               */
  WDT_IRQn                  =   4, /* 4   Watchdog Timer (WDT)                */
  PMC_IRQn                  =   5, /* 5   Power Management Controller (PMC)   */
  EFC_IRQn                  =   6, /* 6   Embedded Flash Controller (EFC)     */
  UART0_IRQn                =   8, /* 8   Universal Asynchronous Receiver Transmitter (UART0) */
  UART1_IRQn                =   9, /* 9   Universal Asynchronous Receiver Transmitter (UART1) */
  PIOA_IRQn                 =  11, /* 11  Parallel Input/Output Controller (PIOA) */
  PIOB_IRQn                 =  12, /* 12  Parallel Input/Output Controller (PIOB) */
  USART_IRQn                =  14, /* 14  Universal Synchronous Asynchronous Receiver Transmitter (USART) */
  MEM2MEM_IRQn              =  15, /* 15  Memory to Memory (MEM2MEM)          */
  TWI0_IRQn                 =  19, /* 19  Two-wire Interface High Speed (TWI0) */
  TWI1_IRQn                 =  20, /* 20  Two-wire Interface (TWI1)           */
  SPI_IRQn                  =  21, /* 21  Serial Peripheral Interface (SPI)   */
  TWI2_IRQn                 =  22, /* 22  Two-wire Interface (TWI2)           */
  TC0_CH0_IRQn              =  23, /* 23  Timer/Counter 0 Channel 0 (TC0)     */
  TC0_CH1_IRQn              =  24, /* 24  Timer/Counter 0 Channel 1 (TC0)     */
  TC0_CH2_IRQn              =  25, /* 25  Timer/Counter 0 Channel 2 (TC0)     */
  ADC_IRQn                  =  29, /* 29  Analog-to-Digital Converter (ADC)   */

  PERIPH_MAX_IRQn           =  29  /* Max peripheral ID */
} IRQn_Type;
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */

#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
typedef struct _DeviceVectors
{
  /* Stack pointer */
  void* pvStack;
  /* CORTEX-M4 handlers */
  void* pfnReset_Handler;                        /* -15 Reset Vector, invoked on Power up and warm reset */
  void* pfnNonMaskableInt_Handler;               /* -14 Non maskable Interrupt, cannot be stopped or preempted */
  void* pfnHardFault_Handler;                    /* -13 Hard Fault, all classes of Fault */
  void* pfnMemoryManagement_Handler;             /* -12 Memory Management, MPU mismatch, including Access Violation and No Match */
  void* pfnBusFault_Handler;                     /* -11 Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory related Fault */
  void* pfnUsageFault_Handler;                   /* -10 Usage Fault, i.e. Undef Instruction, Illegal State Transition */
  void* pvReservedC9;
  void* pvReservedC8;
  void* pvReservedC7;
  void* pvReservedC6;
  void* pfnSVCall_Handler;                       /*  -5 System Service Call via SVC instruction */
  void* pfnDebugMonitor_Handler;                 /*  -4 Debug Monitor */
  void* pvReservedC3;
  void* pfnPendSV_Handler;                       /*  -2 Pendable request for system service */
  void* pfnSysTick_Handler;                      /*  -1 System Tick Timer */

  /* Peripheral handlers */
  void* pfnSUPC_Handler;                         /*   0 Supply Controller (SUPC) */
  void* pfnRSTC_Handler;                         /*   1 Reset Controller (RSTC) */
  void* pfnRTC_Handler;                          /*   2 Real-time Clock (RTC) */
  void* pfnRTT_Handler;                          /*   3 Real-time Timer (RTT) */
  void* pfnWDT_Handler;                          /*   4 Watchdog Timer (WDT) */
  void* pfnPMC_Handler;                          /*   5 Power Management Controller (PMC) */
  void* pfnEFC_Handler;                          /*   6 Embedded Flash Controller (EFC) */
  void* pvReserved7;
  void* pfnUART0_Handler;                        /*   8 Universal Asynchronous Receiver Transmitter (UART0) */
  void* pfnUART1_Handler;                        /*   9 Universal Asynchronous Receiver Transmitter (UART1) */
  void* pvReserved10;
  void* pfnPIOA_Handler;                         /*  11 Parallel Input/Output Controller (PIOA) */
  void* pfnPIOB_Handler;                         /*  12 Parallel Input/Output Controller (PIOB) */
  void* pvReserved13;
  void* pfnUSART_Handler;                        /*  14 Universal Synchronous Asynchronous Receiver Transmitter (USART) */
  void* pfnMEM2MEM_Handler;                      /*  15 Memory to Memory (MEM2MEM) */
  void* pvReserved16;
  void* pvReserved17;
  void* pvReserved18;
  void* pfnTWI0_Handler;                         /*  19 Two-wire Interface High Speed (TWI0) */
  void* pfnTWI1_Handler;                         /*  20 Two-wire Interface (TWI1) */
  void* pfnSPI_Handler;                          /*  21 Serial Peripheral Interface (SPI) */
  void* pfnTWI2_Handler;                         /*  22 Two-wire Interface (TWI2) */
  void* pfnTC0_CH0_Handler;                      /*  23 Timer/Counter 0 Channel 0 (TC0) */
  void* pfnTC0_CH1_Handler;                      /*  24 Timer/Counter 0 Channel 1 (TC0) */
  void* pfnTC0_CH2_Handler;                      /*  25 Timer/Counter 0 Channel 2 (TC0) */
  void* pvReserved26;
  void* pvReserved27;
  void* pvReserved28;
  void* pfnADC_Handler;                          /*  29 Analog-to-Digital Converter (ADC) */
} DeviceVectors;

#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */

#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#if !defined DONT_USE_PREDEFINED_CORE_HANDLERS
/* CORTEX-M4 exception handlers */
void Reset_Handler                 ( void );
void NonMaskableInt_Handler        ( void );
void HardFault_Handler             ( void );
void MemoryManagement_Handler      ( void );
void BusFault_Handler              ( void );
void UsageFault_Handler            ( void );
void SVCall_Handler                ( void );
void DebugMonitor_Handler          ( void );
void PendSV_Handler                ( void );
void SysTick_Handler               ( void );
#endif /* DONT_USE_PREDEFINED_CORE_HANDLERS */

#if !defined DONT_USE_PREDEFINED_PERIPHERALS_HANDLERS
/* Peripherals interrupt handlers */
void SUPC_Handler                  ( void );
void RSTC_Handler                  ( void );
void RTC_Handler                   ( void );
void RTT_Handler                   ( void );
void WDT_Handler                   ( void );
void PMC_Handler                   ( void );
void EFC_Handler                   ( void );
void UART0_Handler                 ( void );
void UART1_Handler                 ( void );
void PIOA_Handler                  ( void );
void PIOB_Handler                  ( void );
void USART_Handler                 ( void );
void MEM2MEM_Handler               ( void );
void TWI0_Handler                  ( void );
void TWI1_Handler                  ( void );
void SPI_Handler                   ( void );
void TWI2_Handler                  ( void );
void TC0_CH0_Handler               ( void );
void TC0_CH1_Handler               ( void );
void TC0_CH2_Handler               ( void );
void ADC_Handler                   ( void );
#endif /* DONT_USE_PREDEFINED_PERIPHERALS_HANDLERS */
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */

/* Configuration of the CORTEX-M4 Processor and Core Peripherals */
#define __CM4_REV                     0x0001 /* CM4 Core Revision                                                         */
#define __NVIC_PRIO_BITS                   4 /* Number of Bits used for Priority Levels                                   */
#define __Vendor_SysTickConfig             0 /* Set to 1 if different SysTick Config is used                              */
#define __MPU_PRESENT                      1 /* MPU present or not                                                        */
#define __VTOR_PRESENT                     1 /* Vector Table Offset Register present or not                               */
#define __FPU_PRESENT                      1 /* FPU present or not                                                        */
#define __ARCH_ARM                         1
#define __ARCH_ARM_CORTEX_M                1

/* CMSIS includes */
// Note: Changed for MikroE implementation.
// #include "core_cm4.h"
#if defined USE_CMSIS_INIT
// Note: Changed for MikroE implementation.
// #include "system_samg51.h"
#endif /* USE_CMSIS_INIT */

/* ************************************************************************** */
/*   SOFTWARE PERIPHERAL API DEFINITION FOR SAMG51N18                         */
/* ************************************************************************** */
#include "component/adc.h"
#include "component/chipid.h"
#include "component/efc.h"
#include "component/fuses.h"
#include "component/gpbr.h"
#include "component/matrix.h"
#include "component/mem2mem.h"
#include "component/pdc.h"
#include "component/pio.h"
#include "component/pmc.h"
#include "component/rstc.h"
#include "component/rtc.h"
#include "component/rtt.h"
#include "component/spi.h"
#include "component/supc.h"
#include "component/tc.h"
#include "component/twi.h"
#include "component/twihs.h"
#include "component/uart.h"
#include "component/usart.h"
#include "component/wdt.h"

/* ************************************************************************** */
/*   INSTANCE DEFINITIONS FOR SAMG51N18 */
/* ************************************************************************** */
#include "instance/adc.h"
#include "instance/chipid.h"
#include "instance/efc.h"
#include "instance/fuses.h"
#include "instance/gpbr.h"
#include "instance/matrix.h"
#include "instance/mem2mem.h"
#include "instance/pioa.h"
#include "instance/piob.h"
#include "instance/pmc.h"
#include "instance/rstc.h"
#include "instance/rtc.h"
#include "instance/rtt.h"
#include "instance/spi.h"
#include "instance/supc.h"
#include "instance/tc0.h"
#include "instance/twi0.h"
#include "instance/twi1.h"
#include "instance/twi2.h"
#include "instance/uart0.h"
#include "instance/uart1.h"
#include "instance/usart.h"
#include "instance/wdt.h"

/* ************************************************************************** */
/*  PERIPHERAL ID DEFINITIONS FOR SAMG51N18                                   */
/* ************************************************************************** */
#define ID_SUPC          (  0) /* Supply Controller (SUPC) */
#define ID_RSTC          (  1) /* Reset Controller (RSTC) */
#define ID_RTC           (  2) /* Real-time Clock (RTC) */
#define ID_RTT           (  3) /* Real-time Timer (RTT) */
#define ID_WDT           (  4) /* Watchdog Timer (WDT) */
#define ID_PMC           (  5) /* Power Management Controller (PMC) */
#define ID_EFC           (  6) /* Embedded Flash Controller (EFC) */
#define ID_UART0         (  8) /* Universal Asynchronous Receiver Transmitter (UART0) */
#define ID_UART1         (  9) /* Universal Asynchronous Receiver Transmitter (UART1) */
#define ID_PIOA          ( 11) /* Parallel Input/Output Controller (PIOA) */
#define ID_PIOB          ( 12) /* Parallel Input/Output Controller (PIOB) */
#define ID_USART         ( 14) /* Universal Synchronous Asynchronous Receiver Transmitter (USART) */
#define ID_MEM2MEM       ( 15) /* Memory to Memory (MEM2MEM) */
#define ID_TWI0          ( 19) /* Two-wire Interface High Speed (TWI0) */
#define ID_TWI1          ( 20) /* Two-wire Interface (TWI1) */
#define ID_SPI           ( 21) /* Serial Peripheral Interface (SPI) */
#define ID_TWI2          ( 22) /* Two-wire Interface (TWI2) */
#define ID_TC0_CHANNEL0  ( 23) /* Timer Counter (TC0_CHANNEL0) */
#define ID_TC0_CHANNEL1  ( 24) /* Timer Counter (TC0_CHANNEL1) */
#define ID_TC0_CHANNEL2  ( 25) /* Timer Counter (TC0_CHANNEL2) */
#define ID_ADC           ( 29) /* Analog-to-Digital Converter (ADC) */

#define ID_PERIPH_MAX    ( 29) /* Number of peripheral IDs */

/* ************************************************************************** */
/*   REGISTER STRUCTURE ADDRESS DEFINITIONS FOR SAMG51N18                     */
/* ************************************************************************** */
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
#define ADC_REGS                         ((adc_registers_t*)0x40038000)                /* ADC Registers Address        */
#define CHIPID_REGS                      ((chipid_registers_t*)0x400e0740)             /* CHIPID Registers Address     */
#define EFC_REGS                         ((efc_registers_t*)0x400e0a00)                /* EFC Registers Address        */
#define GPBR_REGS                        ((gpbr_registers_t*)0x400e1490)               /* GPBR Registers Address       */
#define MATRIX_REGS                      ((matrix_registers_t*)0x400e0200)             /* MATRIX Registers Address     */
#define MEM2MEM_REGS                     ((mem2mem_registers_t*)0x40028000)            /* MEM2MEM Registers Address    */
#define PIOA_REGS                        ((pio_registers_t*)0x400e0e00)                /* PIOA Registers Address       */
#define PIOB_REGS                        ((pio_registers_t*)0x400e1000)                /* PIOB Registers Address       */
#define PMC_REGS                         ((pmc_registers_t*)0x400e0400)                /* PMC Registers Address        */
#define RSTC_REGS                        ((rstc_registers_t*)0x400e1400)               /* RSTC Registers Address       */
#define RTC_REGS                         ((rtc_registers_t*)0x400e1460)                /* RTC Registers Address        */
#define RTT_REGS                         ((rtt_registers_t*)0x400e1430)                /* RTT Registers Address        */
#define SPI_REGS                         ((spi_registers_t*)0x40008000)                /* SPI Registers Address        */
#define SUPC_REGS                        ((supc_registers_t*)0x400e1410)               /* SUPC Registers Address       */
#define TC0_REGS                         ((tc_registers_t*)0x40010000)                 /* TC0 Registers Address        */
#define TWI1_REGS                        ((twi_registers_t*)0x4001c000)                /* TWI1 Registers Address       */
#define TWI2_REGS                        ((twi_registers_t*)0x40040000)                /* TWI2 Registers Address       */
#define TWI0_REGS                        ((twihs_registers_t*)0x40018000)              /* TWI0 Registers Address       */
#define UART0_REGS                       ((uart_registers_t*)0x400e0600)               /* UART0 Registers Address      */
#define UART1_REGS                       ((uart_registers_t*)0x400e0800)               /* UART1 Registers Address      */
#define USART_REGS                       ((usart_registers_t*)0x40024000)              /* USART Registers Address      */
#define WDT_REGS                         ((wdt_registers_t*)0x400e1450)                /* WDT Registers Address        */
#define GPNVMBITS_REGS                   ((fuses_gpnvmbits_registers_t*)0x00000000)    /* FUSES Registers Address      */
#endif /* (defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */

/* ************************************************************************** */
/*   BASE ADDRESS DEFINITIONS FOR SAMG51N18                                   */
/* ************************************************************************** */
#define ADC_BASE_ADDRESS                 _UINT32_(0x40038000)                          /* ADC Base Address */
#define CHIPID_BASE_ADDRESS              _UINT32_(0x400e0740)                          /* CHIPID Base Address */
#define EFC_BASE_ADDRESS                 _UINT32_(0x400e0a00)                          /* EFC Base Address */
#define GPBR_BASE_ADDRESS                _UINT32_(0x400e1490)                          /* GPBR Base Address */
#define MATRIX_BASE_ADDRESS              _UINT32_(0x400e0200)                          /* MATRIX Base Address */
#define MEM2MEM_BASE_ADDRESS             _UINT32_(0x40028000)                          /* MEM2MEM Base Address */
#define PIOA_BASE_ADDRESS                _UINT32_(0x400e0e00)                          /* PIOA Base Address */
#define PIOB_BASE_ADDRESS                _UINT32_(0x400e1000)                          /* PIOB Base Address */
#define PMC_BASE_ADDRESS                 _UINT32_(0x400e0400)                          /* PMC Base Address */
#define RSTC_BASE_ADDRESS                _UINT32_(0x400e1400)                          /* RSTC Base Address */
#define RTC_BASE_ADDRESS                 _UINT32_(0x400e1460)                          /* RTC Base Address */
#define RTT_BASE_ADDRESS                 _UINT32_(0x400e1430)                          /* RTT Base Address */
#define SPI_BASE_ADDRESS                 _UINT32_(0x40008000)                          /* SPI Base Address */
#define SUPC_BASE_ADDRESS                _UINT32_(0x400e1410)                          /* SUPC Base Address */
#define TC0_BASE_ADDRESS                 _UINT32_(0x40010000)                          /* TC0 Base Address */
#define TWI1_BASE_ADDRESS                _UINT32_(0x4001c000)                          /* TWI1 Base Address */
#define TWI2_BASE_ADDRESS                _UINT32_(0x40040000)                          /* TWI2 Base Address */
#define TWI0_BASE_ADDRESS                _UINT32_(0x40018000)                          /* TWI0 Base Address */
#define UART0_BASE_ADDRESS               _UINT32_(0x400e0600)                          /* UART0 Base Address */
#define UART1_BASE_ADDRESS               _UINT32_(0x400e0800)                          /* UART1 Base Address */
#define USART_BASE_ADDRESS               _UINT32_(0x40024000)                          /* USART Base Address */
#define WDT_BASE_ADDRESS                 _UINT32_(0x400e1450)                          /* WDT Base Address */
#define GPNVMBITS_BASE_ADDRESS           _UINT32_(0x00000000)                          /* FUSES Base Address */

/* ************************************************************************** */
/*   PIO DEFINITIONS FOR SAMG51N18                                            */
/* ************************************************************************** */
// Note: Changed for MikroE implementation.
// #include "pio/samg51n18.h"

/* ************************************************************************** */
/*   MEMORY MAPPING DEFINITIONS FOR SAMG51N18                                 */
/* ************************************************************************** */
#define PERIPHERALS_SIZE               _UINT32_(0x20000000)    /* 524288kB Memory segment type: io */
#define SYSTEM_SIZE                    _UINT32_(0x10000000)    /* 262144kB Memory segment type: io */
#define IFLASH_SIZE                    _UINT32_(0x00040000)    /*  256kB Memory segment type: flash */
#define IFLASH_PAGE_SIZE               _UINT32_(       512)
#define IFLASH_NB_OF_PAGES             _UINT32_(       512)

#define IROM_SIZE                      _UINT32_(0x00400000)    /* 4096kB Memory segment type: rom */
#define IRAM_SIZE                      _UINT32_(0x00010000)    /*   64kB Memory segment type: ram */

#define PERIPHERALS_ADDR               _UINT32_(0x40000000)    /* PERIPHERALS base address (type: io)*/
#define SYSTEM_ADDR                    _UINT32_(0xe0000000)    /* SYSTEM base address (type: io)*/
#define IFLASH_ADDR                    _UINT32_(0x00400000)    /* IFLASH base address (type: flash)*/
#define IROM_ADDR                      _UINT32_(0x00800000)    /* IROM base address (type: rom)*/
#define IRAM_ADDR                      _UINT32_(0x20000000)    /* IRAM base address (type: ram)*/

/* ************************************************************************** */
/*   DEVICE SIGNATURES FOR SAMG51N18                                          */
/* ************************************************************************** */
#define CHIP_JTAGID                    _UINT32_(0X05B3A03F)
#define CHIP_CIDR                      _UINT32_(0X243B09E8)
#define CHIP_EXID                      _UINT32_(0X00000000)

/* ************************************************************************** */
/*   ELECTRICAL DEFINITIONS FOR SAMG51N18                                     */
/* ************************************************************************** */
#define CHIP_FREQ_SLCK_RC_MIN          _UINT32_(20000)     
#define CHIP_FREQ_SLCK_RC              _UINT32_(32000)     /* Typical Slow Clock Internal RC frequency */
#define CHIP_FREQ_SLCK_RC_MAX          _UINT32_(44000)     
#define CHIP_FREQ_MAINCK_RC_8MHZ       _UINT32_(8000000)   
#define CHIP_FREQ_MAINCK_RC_16MHZ      _UINT32_(16000000)  
#define CHIP_FREQ_MAINCK_RC_24MHZ      _UINT32_(24000000)  
#define CHIP_FREQ_CPU_MAX              _UINT32_(48000000)  
#define CHIP_FREQ_XTAL_32K             _UINT32_(32768)     
#define CHIP_FLASH_WRITE_WAIT_STATE    _UINT32_(6)         /* Embedded Flash Write Wait State */
#define CHIP_FREQ_FWS_0                _UINT32_(15000000)  /* Maximum operating frequency when FWS is 0 */
#define CHIP_FREQ_FWS_1                _UINT32_(30000000)  /* Maximum operating frequency when FWS is 1 */
#define CHIP_FREQ_FWS_2                _UINT32_(45000000)  /* Maximum operating frequency when FWS is 2 */
#define CHIP_FREQ_FWS_3                _UINT32_(60000000)  /* Maximum operating frequency when FWS is 3 */
#define CHIP_FREQ_FWS_NUMBER           _UINT32_(4)         /* Number of FWS ranges */



#ifdef __cplusplus
}
#endif

#endif /* _SAMG51N18_H_ */

