<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="shiyan3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/shiyan3_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/shiyan3_synthesis.v"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="shiyan3.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="shiyan3.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="shiyan3.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="shiyan3.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="shiyan3.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="shiyan3.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="shiyan3.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="shiyan3.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="shiyan3.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="shiyan3.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="shiyan3.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="shiyan3.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="shiyan3.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shiyan3.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="shiyan3.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="shiyan3.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="shiyan3.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="shiyan3.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="shiyan3.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="shiyan3.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="shiyan3.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="shiyan3.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="shiyan3.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="shiyan3_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="shiyan3_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="shiyan3_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="shiyan3_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="shiyan3_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="shiyan3_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shiyan3_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shiyan3_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="shiyan3_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="shiyan3_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shiyan3_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="shiyan3_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="shiyan3_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="shiyan3_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shiyan3_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test3_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test3_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1430298968" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1430298968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460170183" xil_pn:in_ck="3071187422373676128" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1460170183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="shiyan3.v"/>
      <outfile xil_pn:name="test3.v"/>
    </transform>
    <transform xil_pn:end_ts="1430298969" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4999263425244352470" xil_pn:start_ts="1430298969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430298969" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-989376671963522072" xil_pn:start_ts="1430298969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430298969" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2538948755604048733" xil_pn:start_ts="1430298969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460170183" xil_pn:in_ck="3071187422373676128" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1460170183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="shiyan3.v"/>
      <outfile xil_pn:name="test3.v"/>
    </transform>
    <transform xil_pn:end_ts="1460170190" xil_pn:in_ck="3071187422373676128" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3356062224587450643" xil_pn:start_ts="1460170183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test3_beh.prj"/>
      <outfile xil_pn:name="test3_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1460170191" xil_pn:in_ck="3533617710147236866" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7373969577175950678" xil_pn:start_ts="1460170190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test3_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1428982076" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1428982076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428982076" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1070875792513330764" xil_pn:start_ts="1428982076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428982076" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2538948755604048733" xil_pn:start_ts="1428982076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428982076" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1428982076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428982076" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3700821015960566646" xil_pn:start_ts="1428982076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428982076" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1428982076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428982076" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6463812556348364909" xil_pn:start_ts="1428982076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460169855" xil_pn:in_ck="959228446875829321" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7385113089318041362" xil_pn:start_ts="1460169822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="shiyan3.lso"/>
      <outfile xil_pn:name="shiyan3.ngc"/>
      <outfile xil_pn:name="shiyan3.ngr"/>
      <outfile xil_pn:name="shiyan3.prj"/>
      <outfile xil_pn:name="shiyan3.stx"/>
      <outfile xil_pn:name="shiyan3.syr"/>
      <outfile xil_pn:name="shiyan3.xst"/>
      <outfile xil_pn:name="shiyan3_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1460169906" xil_pn:in_ck="-5683938751340329961" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981282663010081" xil_pn:start_ts="1460169906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460169935" xil_pn:in_ck="-8409364869640892260" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3388599760531141348" xil_pn:start_ts="1460169918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="shiyan3.bld"/>
      <outfile xil_pn:name="shiyan3.ngd"/>
      <outfile xil_pn:name="shiyan3_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1460169959" xil_pn:in_ck="-8709243097321043395" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1460169935">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="shiyan3.pcf"/>
      <outfile xil_pn:name="shiyan3_map.map"/>
      <outfile xil_pn:name="shiyan3_map.mrp"/>
      <outfile xil_pn:name="shiyan3_map.ncd"/>
      <outfile xil_pn:name="shiyan3_map.ngm"/>
      <outfile xil_pn:name="shiyan3_map.xrpt"/>
      <outfile xil_pn:name="shiyan3_summary.xml"/>
      <outfile xil_pn:name="shiyan3_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1460169998" xil_pn:in_ck="-2304994977684943434" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1460169959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="shiyan3.ncd"/>
      <outfile xil_pn:name="shiyan3.pad"/>
      <outfile xil_pn:name="shiyan3.par"/>
      <outfile xil_pn:name="shiyan3.ptwx"/>
      <outfile xil_pn:name="shiyan3.unroutes"/>
      <outfile xil_pn:name="shiyan3.xpi"/>
      <outfile xil_pn:name="shiyan3_pad.csv"/>
      <outfile xil_pn:name="shiyan3_pad.txt"/>
      <outfile xil_pn:name="shiyan3_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1460170029" xil_pn:in_ck="181111337059274722" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1460170000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="shiyan3.bgn"/>
      <outfile xil_pn:name="shiyan3.bit"/>
      <outfile xil_pn:name="shiyan3.drc"/>
      <outfile xil_pn:name="shiyan3.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1460169998" xil_pn:in_ck="-6018805190960196807" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1460169982">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="shiyan3.twr"/>
      <outfile xil_pn:name="shiyan3.twx"/>
    </transform>
    <transform xil_pn:end_ts="1460169914" xil_pn:in_ck="181111337059274853" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="6832927417208753203" xil_pn:start_ts="1460169906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/shiyan3_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/shiyan3_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
