Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/timer.vhd" into library work
Parsing entity <timer>.
Parsing architecture <Behavioral> of entity <timer>.
Parsing VHDL file "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/read_multiple_data_bytes.vhd" into library work
Parsing entity <read_multiple_data_bytes>.
Parsing architecture <Behavioral> of entity <read_multiple_data_bytes>.
Parsing VHDL file "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/encrypter.vhd" into library work
Parsing entity <encrypter>.
Parsing architecture <Behavioral> of entity <encrypter>.
Parsing VHDL file "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/decryptor.vhd" into library work
Parsing entity <decrypter>.
Parsing architecture <Behavioral> of entity <decrypter>.
Parsing VHDL file "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/debouncer.vhd" into library work
Parsing entity <debouncer>.
Parsing architecture <Behavioral> of entity <debouncer>.
Parsing VHDL file "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/comm_fpga_fx2.vhdl" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <rtl> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/communication.vhd" into library work
Parsing entity <communication>.
Parsing architecture <Behavioral> of entity <communication>.
Parsing VHDL file "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/ATM_main_controller.vhd" into library work
Parsing entity <ATM_main_controller>.
Parsing architecture <Behavioral> of entity <atm_main_controller>.
Parsing VHDL file "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/top_module.vhd" into library work
Parsing entity <top_module>.
Parsing architecture <Behavioral> of entity <top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_module> (architecture <Behavioral>) from library <work>.

Elaborating entity <comm_fpga_fx2> (architecture <rtl>) from library <work>.

Elaborating entity <debouncer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <encrypter> (architecture <Behavioral>) from library <work>.

Elaborating entity <decrypter> (architecture <Behavioral>) from library <work>.

Elaborating entity <ATM_main_controller> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <timer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <read_multiple_data_bytes> (architecture <Behavioral>) from library <work>.

Elaborating entity <communication> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_module>.
    Related source file is "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/top_module.vhd".
    Found 1-bit tristate buffer for signal <fx2Addr_out<0>> created at line 38
    Summary:
	inferred   1 Tristate(s).
Unit <top_module> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/comm_fpga_fx2.vhdl".
    Found 17-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 7                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_6_o_GND_6_o_sub_21_OUT<16:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fifoOp<1>> created at line 121
    Found 1-bit tristate buffer for signal <fifoOp<0>> created at line 121
    Found 1-bit tristate buffer for signal <fx2PktEnd_out> created at line 121
    Found 1-bit tristate buffer for signal <fx2FifoSel_out> created at line 121
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 248
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 248
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 248
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 248
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 248
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 248
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 248
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 248
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred  12 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/debouncer.vhd".
        wait_cycles = "11110010111101000000"
    Found 1-bit register for signal <oldbutton>.
    Found 1-bit register for signal <button_deb>.
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count[19]_GND_22_o_add_0_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <debouncer> synthesized.

Synthesizing Unit <encrypter>.
    Related source file is "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/encrypter.vhd".
    Found 6-bit register for signal <i>.
    Found 32-bit register for signal <sum>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <state>.
    Found 32-bit register for signal <v0>.
    Found 32-bit register for signal <v1>.
    Found 64-bit register for signal <ciphertext>.
    Found 32-bit adder for signal <v1[27]_PWR_14_o_add_6_OUT> created at line 75.
    Found 32-bit adder for signal <v1[31]_sum[31]_add_7_OUT> created at line 75.
    Found 32-bit adder for signal <GND_23_o_GND_23_o_add_9_OUT> created at line 75.
    Found 32-bit adder for signal <v0[31]_v1[27]_add_11_OUT> created at line 75.
    Found 32-bit adder for signal <v0[27]_GND_23_o_add_12_OUT> created at line 78.
    Found 32-bit adder for signal <v0[31]_sum[31]_add_13_OUT> created at line 78.
    Found 32-bit adder for signal <GND_23_o_GND_23_o_add_15_OUT> created at line 78.
    Found 32-bit adder for signal <v1[31]_v0[27]_add_17_OUT> created at line 78.
    Found 32-bit adder for signal <sum[31]_PWR_14_o_add_18_OUT> created at line 80.
    Found 6-bit adder for signal <i[5]_GND_23_o_add_19_OUT> created at line 81.
    Found 6-bit comparator greater for signal <GND_23_o_i[5]_LessThan_5_o> created at line 73
    Found 6-bit comparator greater for signal <i[5]_PWR_14_o_LessThan_6_o> created at line 73
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 168 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <encrypter> synthesized.

Synthesizing Unit <decrypter>.
    Related source file is "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/decryptor.vhd".
    Found 6-bit register for signal <i>.
    Found 32-bit register for signal <sum>.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <v0>.
    Found 32-bit register for signal <v1>.
    Found 64-bit register for signal <plaintext>.
    Found 32-bit adder for signal <v0[27]_GND_25_o_add_6_OUT> created at line 74.
    Found 32-bit adder for signal <v0[31]_sum[31]_add_7_OUT> created at line 74.
    Found 32-bit adder for signal <GND_25_o_GND_25_o_add_9_OUT> created at line 74.
    Found 32-bit adder for signal <v1[27]_PWR_15_o_add_12_OUT> created at line 77.
    Found 32-bit adder for signal <v1[31]_sum[31]_add_13_OUT> created at line 77.
    Found 32-bit adder for signal <GND_25_o_GND_25_o_add_15_OUT> created at line 77.
    Found 6-bit adder for signal <i[5]_GND_25_o_add_19_OUT> created at line 79.
    Found 32-bit subtractor for signal <GND_25_o_GND_25_o_sub_12_OUT<31:0>> created at line 74.
    Found 32-bit subtractor for signal <GND_25_o_GND_25_o_sub_18_OUT<31:0>> created at line 77.
    Found 32-bit subtractor for signal <GND_25_o_GND_25_o_sub_19_OUT<31:0>> created at line 78.
    Found 6-bit comparator greater for signal <GND_25_o_i[5]_LessThan_5_o> created at line 72
    Found 6-bit comparator greater for signal <i[5]_PWR_15_o_LessThan_6_o> created at line 72
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 168 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <decrypter> synthesized.

Synthesizing Unit <ATM_main_controller>.
    Related source file is "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/ATM_main_controller.vhd".
        value2000 = "11111010000"
        value1000 = "1111101000"
        value500 = "111110100"
        value100 = "1100100"
    Found 5-bit register for signal <state>.
    Found 8-bit register for signal <n100>.
    Found 8-bit register for signal <n500>.
    Found 8-bit register for signal <n1000>.
    Found 8-bit register for signal <n2000>.
    Found 5-bit register for signal <current_user_bank_id>.
    Found 64-bit register for signal <data_to_be_encrypted>.
    Found 32-bit register for signal <money>.
    Found 3-bit register for signal <substate>.
    Found 8-bit register for signal <d2000>.
    Found 8-bit register for signal <d1000>.
    Found 8-bit register for signal <d500>.
    Found 8-bit register for signal <d100>.
    Found 1-bit register for signal <is_suf_atm>.
    Found 1-bit register for signal <is_suf_atm_signal>.
    Found 1-bit register for signal <start_encrypt>.
    Found 64-bit register for signal <encrypted_data_comm>.
    Found 1-bit register for signal <start_comm>.
    Found 64-bit register for signal <data_to_be_decrypted>.
    Found 1-bit register for signal <start_decrypt>.
    Found 8-bit register for signal <data_out_leds>.
    Found 3-bit register for signal <count_blink>.
    Found 1-bit register for signal <double_time>.
    Found 1-bit register for signal <finish_display>.
    Found 5-bit register for signal <bank_id>.
    Found finite state machine <FSM_2> for signal <substate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 51                                             |
    | Inputs             | 17                                             |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | state[4]_GND_27_o_equal_167_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 30                                             |
    | Inputs             | 14                                             |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_button (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <d2000[7]_GND_27_o_add_10_OUT> created at line 175.
    Found 8-bit adder for signal <d1000[7]_GND_27_o_add_20_OUT> created at line 182.
    Found 8-bit adder for signal <d500[7]_GND_27_o_add_30_OUT> created at line 189.
    Found 8-bit adder for signal <d100[7]_GND_27_o_add_40_OUT> created at line 196.
    Found 3-bit adder for signal <count_blink[2]_GND_27_o_add_319_OUT> created at line 405.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_8_OUT<7:0>> created at line 173.
    Found 32-bit subtractor for signal <GND_27_o_GND_27_o_sub_10_OUT<31:0>> created at line 174.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_18_OUT<7:0>> created at line 180.
    Found 32-bit subtractor for signal <GND_27_o_GND_27_o_sub_20_OUT<31:0>> created at line 181.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_28_OUT<7:0>> created at line 187.
    Found 32-bit subtractor for signal <GND_27_o_GND_27_o_sub_30_OUT<31:0>> created at line 188.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_38_OUT<7:0>> created at line 194.
    Found 32-bit subtractor for signal <GND_27_o_GND_27_o_sub_40_OUT<31:0>> created at line 195.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_211_OUT<7:0>> created at line 345.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_221_OUT<7:0>> created at line 354.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_231_OUT<7:0>> created at line 363.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_241_OUT<7:0>> created at line 372.
    Found 8-bit comparator greater for signal <GND_27_o_GND_27_o_LessThan_9_o> created at line 173
    Found 8-bit comparator greater for signal <GND_27_o_GND_27_o_LessThan_19_o> created at line 180
    Found 8-bit comparator greater for signal <GND_27_o_GND_27_o_LessThan_29_o> created at line 187
    Found 8-bit comparator greater for signal <GND_27_o_GND_27_o_LessThan_39_o> created at line 194
    Found 5-bit comparator equal for signal <current_user_bank_id[4]_bank_id[4]_equal_78_o> created at line 208
    Found 32-bit comparator greater for signal <n0099> created at line 219
    Found 3-bit comparator greater for signal <count_blink[2]_GND_27_o_LessThan_181_o> created at line 306
    Found 32-bit comparator greater for signal <n0246> created at line 338
    Found 8-bit comparator greater for signal <d2000[7]_restriction_2000[7]_LessThan_206_o> created at line 338
    Found 8-bit comparator greater for signal <GND_27_o_n2000[7]_LessThan_207_o> created at line 338
    Found 32-bit comparator greater for signal <n0257> created at line 347
    Found 8-bit comparator greater for signal <d1000[7]_restriction_1000[7]_LessThan_216_o> created at line 347
    Found 8-bit comparator greater for signal <GND_27_o_n1000[7]_LessThan_217_o> created at line 347
    Found 32-bit comparator greater for signal <n0268> created at line 356
    Found 8-bit comparator greater for signal <d500[7]_restriction_500[7]_LessThan_226_o> created at line 356
    Found 8-bit comparator greater for signal <GND_27_o_n500[7]_LessThan_227_o> created at line 356
    Found 32-bit comparator greater for signal <n0279> created at line 365
    Found 8-bit comparator greater for signal <d100[7]_restriction_100[7]_LessThan_236_o> created at line 365
    Found 8-bit comparator greater for signal <GND_27_o_n100[7]_LessThan_237_o> created at line 365
    Found 3-bit comparator greater for signal <count_blink[2]_PWR_17_o_LessThan_288_o> created at line 390
    Found 3-bit comparator greater for signal <count_blink[2]_PWR_17_o_LessThan_319_o> created at line 402
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred 316 D-type flip-flop(s).
	inferred  21 Comparator(s).
	inferred 226 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ATM_main_controller> synthesized.

Synthesizing Unit <timer>.
    Related source file is "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/timer.vhd".
        N = "111111110010111101000000"
    Found 1-bit register for signal <blink>.
    Found 1-bit register for signal <i>.
    Found 25-bit register for signal <temp>.
    Found 25-bit adder for signal <temp[24]_GND_28_o_add_3_OUT> created at line 52.
    Found 25-bit comparator greater for signal <temp[24]_GND_28_o_LessThan_1_o> created at line 47
    Found 25-bit comparator greater for signal <temp[24]_PWR_18_o_LessThan_3_o> created at line 50
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <timer> synthesized.

Synthesizing Unit <read_multiple_data_bytes>.
    Related source file is "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/read_multiple_data_bytes.vhd".
    Found 64-bit register for signal <temp>.
    Found 2-bit register for signal <state>.
    Found 4-bit register for signal <i>.
    Found 1-bit register for signal <done>.
    Found 64-bit register for signal <data>.
    Found 1-bit register for signal <prev_value>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 64-bit adder for signal <temp[63]_GND_29_o_add_4_OUT> created at line 53.
    Found 4-bit adder for signal <i[3]_GND_29_o_add_5_OUT> created at line 54.
    Found 4-bit comparator greater for signal <i[3]_PWR_19_o_LessThan_3_o> created at line 49
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 134 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <read_multiple_data_bytes> synthesized.

Synthesizing Unit <communication>.
    Related source file is "/home/kanak/CS254/Advanced-ATM-Controller-VHDL/frontend/communication.vhd".
    Found 8-bit register for signal <checkuser>.
    Found 1-bit register for signal <h2fReady_out>.
    Found 8-bit register for signal <restriction_2000>.
    Found 8-bit register for signal <restriction_1000>.
    Found 8-bit register for signal <restriction_500>.
    Found 8-bit register for signal <restriction_100>.
    Found 8-bit register for signal <x1>.
    Found 8-bit register for signal <x2>.
    Found 8-bit register for signal <x3>.
    Found 8-bit register for signal <x4>.
    Found 32-bit register for signal <restriction_total>.
    Found 1-bit register for signal <f2hValid_out>.
    Found 8-bit register for signal <f2hData_out>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <b>.
    Found 8-bit register for signal <c>.
    Found 8-bit register for signal <d>.
    Found 8-bit register for signal <e>.
    Found 8-bit register for signal <f>.
    Found 8-bit register for signal <g>.
    Found 8-bit register for signal <h>.
    Found 64-bit register for signal <data_recieved>.
    Summary:
	inferred 242 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <communication> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 46
 17-bit subtractor                                     : 1
 20-bit adder                                          : 5
 25-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 15
 32-bit subtractor                                     : 7
 4-bit adder                                           : 1
 6-bit adder                                           : 2
 64-bit adder                                          : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 8
# Registers                                            : 86
 1-bit register                                        : 29
 17-bit register                                       : 1
 20-bit register                                       : 5
 25-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 8
 4-bit register                                        : 1
 5-bit register                                        : 2
 6-bit register                                        : 2
 64-bit register                                       : 8
 7-bit register                                        : 1
 8-bit register                                        : 27
# Comparators                                          : 28
 25-bit comparator greater                             : 2
 3-bit comparator greater                              : 3
 32-bit comparator greater                             : 5
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 1
 6-bit comparator greater                              : 4
 8-bit comparator greater                              : 12
# Multiplexers                                         : 268
 1-bit 2-to-1 multiplexer                              : 24
 17-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 102
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 138
# Tristates                                            : 13
 1-bit tristate buffer                                 : 13
# FSMs                                                 : 4
# Xors                                                 : 18
 1-bit xor2                                            : 10
 32-bit xor2                                           : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <current_user_bank_id_2> in Unit <ATM_Main_cont> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_50> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_3> in Unit <ATM_Main_cont> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_51> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_4> in Unit <ATM_Main_cont> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_52> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_0> in Unit <ATM_Main_cont> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_48> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_1> in Unit <ATM_Main_cont> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_49> 
INFO:Xst:2261 - The FF/Latch <is_suf_atm_signal> in Unit <ATM_Main_cont> is equivalent to the following FF/Latch, which will be removed : <is_suf_atm> 

Synthesizing (advanced) Unit <ATM_main_controller>.
The following registers are absorbed into counter <d2000>: 1 register on signal <d2000>.
The following registers are absorbed into counter <d1000>: 1 register on signal <d1000>.
The following registers are absorbed into counter <d100>: 1 register on signal <d100>.
The following registers are absorbed into counter <d500>: 1 register on signal <d500>.
The following registers are absorbed into counter <count_blink>: 1 register on signal <count_blink>.
Unit <ATM_main_controller> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <decrypter>.
The following registers are absorbed into accumulator <v0>: 1 register on signal <v0>.
The following registers are absorbed into accumulator <v1>: 1 register on signal <v1>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <decrypter> synthesized (advanced).

Synthesizing (advanced) Unit <encrypter>.
The following registers are absorbed into accumulator <v0>: 1 register on signal <v0>.
The following registers are absorbed into accumulator <v1>: 1 register on signal <v1>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <encrypter> synthesized (advanced).

Synthesizing (advanced) Unit <read_multiple_data_bytes>.
The following registers are absorbed into accumulator <temp>: 1 register on signal <temp>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <read_multiple_data_bytes> synthesized (advanced).

Synthesizing (advanced) Unit <timer>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <timer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 17-bit subtractor                                     : 1
 20-bit adder                                          : 5
 32-bit adder                                          : 13
 32-bit subtractor                                     : 5
 8-bit subtractor                                      : 8
# Counters                                             : 14
 20-bit up counter                                     : 5
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
 8-bit up counter                                      : 4
# Accumulators                                         : 5
 32-bit down loadable accumulator                      : 2
 32-bit up loadable accumulator                        : 2
 64-bit up loadable accumulator                        : 1
# Registers                                            : 823
 Flip-Flops                                            : 823
# Comparators                                          : 28
 25-bit comparator greater                             : 2
 3-bit comparator greater                              : 3
 32-bit comparator greater                             : 5
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 1
 6-bit comparator greater                              : 4
 8-bit comparator greater                              : 12
# Multiplexers                                         : 263
 1-bit 2-to-1 multiplexer                              : 24
 17-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 98
 8-bit 2-to-1 multiplexer                              : 138
# FSMs                                                 : 4
# Xors                                                 : 18
 1-bit xor2                                            : 10
 32-bit xor2                                           : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_2> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_50> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_3> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_51> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_4> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_52> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_0> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_48> 
INFO:Xst:2261 - The FF/Latch <current_user_bank_id_1> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <data_to_be_encrypted_49> 
INFO:Xst:2261 - The FF/Latch <is_suf_atm> in Unit <ATM_main_controller> is equivalent to the following FF/Latch, which will be removed : <is_suf_atm_signal> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ATM_Main_cont/FSM_1> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00111 | 00111
 00110 | 00110
 01111 | 01111
 00101 | 00101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ATM_Main_cont/FSM_2> on signal <substate[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ATM_Main_cont/data_inp/FSM_3> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga/FSM_0> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_reset                | 0000
 s_idle                 | 0001
 s_get_count0           | 0010
 s_get_count1           | 0011
 s_begin_write          | 0100
 s_write                | 0101
 s_end_write_aligned    | 0110
 s_end_write_nonaligned | 0111
 s_read                 | 1000
------------------------------------

Optimizing unit <top_module> ...

Optimizing unit <ATM_main_controller> ...

Optimizing unit <read_multiple_data_bytes> ...

Optimizing unit <debouncer> ...

Optimizing unit <encrypter> ...

Optimizing unit <decrypter> ...

Optimizing unit <communication> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 9.
FlipFlop ATM_Main_cont/state_FSM_FFd3 has been replicated 2 time(s)
FlipFlop ATM_Main_cont/state_FSM_FFd4 has been replicated 2 time(s)
FlipFlop ATM_Main_cont/state_FSM_FFd5 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1204
 Flip-Flops                                            : 1204

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3920
#      GND                         : 1
#      INV                         : 289
#      LUT1                        : 380
#      LUT2                        : 207
#      LUT3                        : 61
#      LUT4                        : 153
#      LUT5                        : 317
#      LUT6                        : 471
#      MUXCY                       : 1020
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 1019
# FlipFlops/Latches                : 1204
#      FD                          : 21
#      FDC                         : 7
#      FDCE                        : 115
#      FDE                         : 808
#      FDPE                        : 37
#      FDR                         : 141
#      FDRE                        : 75
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 15
#      IOBUF                       : 8
#      OBUF                        : 8
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1204  out of  54576     2%  
 Number of Slice LUTs:                 1878  out of  27288     6%  
    Number used as Logic:              1878  out of  27288     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2481
   Number with an unused Flip Flop:    1277  out of   2481    51%  
   Number with an unused LUT:           603  out of   2481    24%  
   Number of fully used LUT-FF pairs:   601  out of   2481    24%  
   Number of unique control sets:        62

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  38  out of    218    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fx2Clk_in                          | BUFGP                  | 1204  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.079ns (Maximum Frequency: 123.778MHz)
   Minimum input arrival time before clock: 6.629ns
   Maximum output required time after clock: 6.739ns
   Maximum combinational path delay: 6.889ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 8.079ns (frequency: 123.778MHz)
  Total number of paths / destination ports: 372887 / 2460
-------------------------------------------------------------------------
Delay:               8.079ns (Levels of Logic = 7)
  Source:            comm/restriction_500_7 (FF)
  Destination:       ATM_Main_cont/money_31 (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: comm/restriction_500_7 to ATM_Main_cont/money_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.981  comm/restriction_500_7 (comm/restriction_500_7)
     LUT6:I0->O            1   0.203   0.808  ATM_Main_cont/d500[7]_restriction_500[7]_LessThan_226_o1_SW2 (N130)
     LUT5:I2->O            3   0.205   0.651  ATM_Main_cont/d500[7]_restriction_500[7]_LessThan_226_o21 (ATM_Main_cont/d500[7]_restriction_500[7]_LessThan_226_o)
     LUT6:I5->O           14   0.205   0.958  ATM_Main_cont/GND_27_o_GND_27_o_AND_55_o_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy (ATM_Main_cont/GND_27_o_GND_27_o_AND_55_o)
     LUT3:I2->O           12   0.205   1.137  ATM_Main_cont/Mmux_n100[7]_n100[7]_mux_424_OUT1131 (ATM_Main_cont/Mmux_n100[7]_n100[7]_mux_424_OUT113)
     LUT6:I3->O           15   0.205   0.982  ATM_Main_cont/money[31]_GND_27_o_mux_354_OUT<10>41 (ATM_Main_cont/money[31]_GND_27_o_mux_354_OUT<10>4)
     LUT6:I5->O            1   0.205   0.580  ATM_Main_cont/money[31]_GND_27_o_mux_354_OUT<9>2 (ATM_Main_cont/money[31]_GND_27_o_mux_354_OUT<9>2)
     LUT5:I4->O            1   0.205   0.000  ATM_Main_cont/money[31]_GND_27_o_mux_354_OUT<9>3 (ATM_Main_cont/money[31]_GND_27_o_mux_354_OUT<9>)
     FDRE:D                    0.102          ATM_Main_cont/money_9
    ----------------------------------------
    Total                      8.079ns (1.982ns logic, 6.097ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 1075 / 610
-------------------------------------------------------------------------
Offset:              6.629ns (Levels of Logic = 4)
  Source:            fx2GotData_in (PAD)
  Destination:       comm/d_7 (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotData_in to comm/d_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.222   1.565  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT6:I1->O            7   0.203   1.118  comm_fpga/Mmux_h2fValid_out11 (h2fValid)
     LUT6:I1->O            6   0.203   0.992  comm/_n0625_inv211 (comm/_n0625_inv21)
     LUT4:I0->O            8   0.203   0.802  comm/_n0693_inv1 (comm/_n0693_inv)
     FDE:CE                    0.322          comm/d_0
    ----------------------------------------
    Total                      6.629ns (2.153ns logic, 4.476ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 140 / 22
-------------------------------------------------------------------------
Offset:              6.739ns (Levels of Logic = 3)
  Source:            comm_fpga/state_FSM_FFd4 (FF)
  Destination:       fx2Data_io<7> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: comm_fpga/state_FSM_FFd4 to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              34   0.447   1.685  comm_fpga/state_FSM_FFd4 (comm_fpga/state_FSM_FFd4)
     LUT6:I0->O           18   0.203   1.050  comm_fpga/driveBus_inv1 (comm_fpga/driveBus_inv)
     LUT2:I1->O            1   0.205   0.579  comm_fpga/Mmux_dataOut11 (comm_fpga/dataOut<0>)
     IOBUF:I->IO               2.571          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                      6.739ns (3.426ns logic, 3.313ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 11
-------------------------------------------------------------------------
Delay:               6.889ns (Levels of Logic = 4)
  Source:            fx2GotRoom_in (PAD)
  Destination:       fx2Data_io<7> (PAD)

  Data Path: fx2GotRoom_in to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   1.059  fx2GotRoom_in_IBUF (fx2GotRoom_in_IBUF)
     LUT6:I1->O           18   0.203   1.050  comm_fpga/driveBus_inv1 (comm_fpga/driveBus_inv)
     LUT2:I1->O            1   0.205   0.579  comm_fpga/Mmux_dataOut11 (comm_fpga/dataOut<0>)
     IOBUF:I->IO               2.571          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                      6.889ns (4.201ns logic, 2.688ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    8.079|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.51 secs
 
--> 


Total memory usage is 417684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   12 (   0 filtered)

