
instruction cache misses l2

  l2 cache instruction misses                                  145000

