Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 20 13:55:22 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 603 register/latch pins with no clock driven by root clock pin: TMDS_clk_hdmi_in_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1147 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.108        0.000                      0                  348        0.122        0.000                      0                  348        0.264        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
sys_clk             {0.000 10.000}       20.000          50.000          
  clk_out1_clk_ref  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_ref  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_clk_ref        1.108        0.000                      0                  345        0.122        0.000                      0                  345        0.264        0.000                       0                   165  
  clkfbout_clk_ref                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_ref   clk_out1_clk_ref         3.372        0.000                      0                    3        0.448        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ref
  To Clock:  clk_out1_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack        1.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 1.194ns (33.452%)  route 2.375ns (66.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 3.553 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.626    -0.847    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X61Y51         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.949     0.520    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.325     0.845 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_7/O
                         net (fo=1, routed)           0.364     1.209    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.326     1.535 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=12, routed)          0.549     2.083    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I4_O)        0.124     2.207 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.514     2.722    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X63Y52         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.587    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.366 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.953    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.044 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.510     3.553    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X63Y52         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.561     4.115    
                         clock uncertainty           -0.079     4.035    
    SLICE_X63Y52         FDRE (Setup_fdre_C_CE)      -0.205     3.830    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          3.830    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.194ns (34.982%)  route 2.219ns (65.018%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 3.553 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.626    -0.847    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X61Y51         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.949     0.520    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.325     0.845 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_7/O
                         net (fo=1, routed)           0.364     1.209    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.326     1.535 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=12, routed)          0.549     2.083    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I4_O)        0.124     2.207 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.358     2.566    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X62Y52         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.587    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.366 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.953    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.044 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.510     3.553    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X62Y52         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.561     4.115    
                         clock uncertainty           -0.079     4.035    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205     3.830    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          3.830    
                         arrival time                          -2.566    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.194ns (34.982%)  route 2.219ns (65.018%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 3.553 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.626    -0.847    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X61Y51         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.949     0.520    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.325     0.845 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_7/O
                         net (fo=1, routed)           0.364     1.209    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.326     1.535 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=12, routed)          0.549     2.083    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I4_O)        0.124     2.207 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.358     2.566    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X62Y52         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.587    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.366 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.953    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.044 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.510     3.553    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X62Y52         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.561     4.115    
                         clock uncertainty           -0.079     4.035    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205     3.830    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          3.830    
                         arrival time                          -2.566    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.194ns (34.982%)  route 2.219ns (65.018%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 3.553 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.626    -0.847    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X61Y51         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.949     0.520    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.325     0.845 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_7/O
                         net (fo=1, routed)           0.364     1.209    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.326     1.535 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=12, routed)          0.549     2.083    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I4_O)        0.124     2.207 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.358     2.566    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X62Y52         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.587    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.366 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.953    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.044 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.510     3.553    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X62Y52         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.561     4.115    
                         clock uncertainty           -0.079     4.035    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205     3.830    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          3.830    
                         arrival time                          -2.566    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.194ns (34.982%)  route 2.219ns (65.018%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 3.553 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.626    -0.847    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X61Y51         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.949     0.520    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.325     0.845 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_7/O
                         net (fo=1, routed)           0.364     1.209    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.326     1.535 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=12, routed)          0.549     2.083    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I4_O)        0.124     2.207 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.358     2.566    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X62Y52         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.587    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.366 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.953    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.044 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.510     3.553    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X62Y52         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism              0.561     4.115    
                         clock uncertainty           -0.079     4.035    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205     3.830    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          3.830    
                         arrival time                          -2.566    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 1.194ns (34.928%)  route 2.224ns (65.072%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 3.552 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.626    -0.847    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X61Y51         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.949     0.520    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.325     0.845 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_7/O
                         net (fo=1, routed)           0.364     1.209    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.326     1.535 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=12, routed)          0.549     2.083    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I4_O)        0.124     2.207 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.363     2.571    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.587    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.366 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.953    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.044 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.509     3.552    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X60Y50         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.575     4.128    
                         clock uncertainty           -0.079     4.048    
    SLICE_X60Y50         FDRE (Setup_fdre_C_CE)      -0.169     3.879    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -2.571    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 1.194ns (34.928%)  route 2.224ns (65.072%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 3.552 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.626    -0.847    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X61Y51         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.949     0.520    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.325     0.845 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_7/O
                         net (fo=1, routed)           0.364     1.209    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.326     1.535 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=12, routed)          0.549     2.083    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I4_O)        0.124     2.207 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.363     2.571    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.587    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.366 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.953    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.044 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.509     3.552    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X60Y50         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.575     4.128    
                         clock uncertainty           -0.079     4.048    
    SLICE_X60Y50         FDRE (Setup_fdre_C_CE)      -0.169     3.879    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -2.571    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 1.194ns (34.928%)  route 2.224ns (65.072%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 3.552 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.626    -0.847    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X61Y51         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.428 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.949     0.520    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.325     0.845 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_7/O
                         net (fo=1, routed)           0.364     1.209    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X60Y50         LUT6 (Prop_lut6_I1_O)        0.326     1.535 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=12, routed)          0.549     2.083    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I4_O)        0.124     2.207 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.363     2.571    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.587    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.366 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.953    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.044 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.509     3.552    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X60Y50         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.575     4.128    
                         clock uncertainty           -0.079     4.048    
    SLICE_X60Y50         FDRE (Setup_fdre_C_CE)      -0.169     3.879    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -2.571    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.766ns (23.649%)  route 2.473ns (76.351%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.486 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.556    -0.917    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X56Y61         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.999     0.599    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X57Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.723 r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2/O
                         net (fo=2, routed)           0.816     1.540    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.124     1.664 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     2.322    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X56Y56         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.587    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.366 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.953    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.044 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.443     3.486    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X56Y56         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism              0.574     4.061    
                         clock uncertainty           -0.079     3.981    
    SLICE_X56Y56         FDRE (Setup_fdre_C_CE)      -0.169     3.812    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.812    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.766ns (23.649%)  route 2.473ns (76.351%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.486 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.556    -0.917    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X56Y61         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.999     0.599    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X57Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.723 r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2/O
                         net (fo=2, routed)           0.816     1.540    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.124     1.664 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     2.322    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X56Y56         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.587    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.366 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.953    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.044 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.443     3.486    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X56Y56         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism              0.574     4.061    
                         clock uncertainty           -0.079     3.981    
    SLICE_X56Y56         FDRE (Setup_fdre_C_CE)      -0.169     3.812    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.812    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                  1.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.582    -0.562    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/CLK
    SLICE_X59Y72         FDPE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.421 r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.365    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X59Y72         FDPE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.849    -0.802    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/CLK
    SLICE_X59Y72         FDPE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.240    -0.562    
    SLICE_X59Y72         FDPE (Hold_fdpe_C_D)         0.075    -0.487    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.581    -0.563    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X63Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDPE (Prop_fdpe_C_Q)         0.141    -0.422 r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.366    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X63Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.848    -0.802    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X63Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.239    -0.563    
    SLICE_X63Y73         FDPE (Hold_fdpe_C_D)         0.075    -0.488    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.583    -0.561    dvi2rgb_m0/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X65Y71         FDRE                                         r  dvi2rgb_m0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  dvi2rgb_m0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.364    dvi2rgb_m0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X65Y71         FDRE                                         r  dvi2rgb_m0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.851    -0.799    dvi2rgb_m0/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X65Y71         FDRE                                         r  dvi2rgb_m0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X65Y71         FDRE (Hold_fdre_C_D)         0.075    -0.486    dvi2rgb_m0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.580    -0.564    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X65Y75         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.423 r  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.367    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y75         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.847    -0.803    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X65Y75         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.239    -0.564    
    SLICE_X65Y75         FDPE (Hold_fdpe_C_D)         0.075    -0.489    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.591    -0.553    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/CLK
    SLICE_X58Y59         FDPE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDPE (Prop_fdpe_C_Q)         0.141    -0.412 r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.347    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X58Y59         FDPE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.860    -0.790    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/CLK
    SLICE_X58Y59         FDPE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.237    -0.553    
    SLICE_X58Y59         FDPE (Hold_fdpe_C_D)         0.075    -0.478    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.594    -0.550    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X64Y51         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.330    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X64Y51         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.864    -0.786    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X64Y51         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism              0.236    -0.550    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.060    -0.490    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.581    -0.563    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.415 r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.356    dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X64Y73         LUT2 (Prop_lut2_I1_O)        0.098    -0.258 r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X64Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.848    -0.802    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.239    -0.563    
    SLICE_X64Y73         FDPE (Hold_fdpe_C_D)         0.120    -0.443    dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.581    -0.563    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X65Y73         FDRE                                         r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.127    -0.295    dvi2rgb_m0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X64Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.848    -0.802    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X64Y73         FDPE (Hold_fdpe_C_D)         0.060    -0.490    dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.224%)  route 0.151ns (44.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.593    -0.551    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X61Y51         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/Q
                         net (fo=27, routed)          0.151    -0.259    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[0]
    SLICE_X60Y51         LUT6 (Prop_lut6_I4_O)        0.045    -0.214 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1/O
                         net (fo=1, routed)           0.000    -0.214    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.863    -0.788    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X60Y51         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/C
                         clock pessimism              0.250    -0.538    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.121    -0.417    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.594    -0.550    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X63Y52         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/Q
                         net (fo=5, routed)           0.121    -0.288    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[3]
    SLICE_X62Y52         LUT6 (Prop_lut6_I5_O)        0.045    -0.243 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1_n_0
    SLICE_X62Y52         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.864    -0.786    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X62Y52         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.249    -0.537    
    SLICE_X62Y52         FDRE (Hold_fdre_C_D)         0.091    -0.446    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_refm0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  dvi2rgb_m0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_refm0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X57Y72     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X57Y72     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X57Y72     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X57Y73     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X57Y73     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X57Y73     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X57Y73     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  dvi2rgb_m0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y72     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y72     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y72     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y57     dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y57     dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y58     dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y58     dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y58     dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y71     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y71     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y57     dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y57     dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y58     dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y58     dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y58     dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y70     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y70     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y70     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y70     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y58     dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_ref
  To Clock:  clkfbout_clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_ref
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_refm0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    clk_refm0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ref
  To Clock:  clk_out1_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack        3.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.419ns (44.903%)  route 0.514ns (55.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.606    -0.867    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X65Y75         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.448 f  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.514     0.066    dvi2rgb_m0/TMDS_ClockingX/rRdyRst
    SLICE_X65Y74         FDCE                                         f  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.587    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.366 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.953    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.044 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.492     3.535    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X65Y74         FDCE                                         r  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.561     4.097    
                         clock uncertainty           -0.079     4.017    
    SLICE_X65Y74         FDCE (Recov_fdce_C_CLR)     -0.580     3.437    dvi2rgb_m0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          3.437    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.419ns (43.754%)  route 0.539ns (56.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.608    -0.865    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X63Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.446 f  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.539     0.092    dvi2rgb_m0/TMDS_ClockingX/rLockLostRst
    SLICE_X64Y73         FDPE                                         f  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.587    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.366 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.953    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.044 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.494     3.537    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.575     4.113    
                         clock uncertainty           -0.079     4.033    
    SLICE_X64Y73         FDPE (Recov_fdpe_C_PRE)     -0.536     3.497    dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.497    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.419ns (43.754%)  route 0.539ns (56.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.729    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.608    -0.865    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X63Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.446 f  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.539     0.092    dvi2rgb_m0/TMDS_ClockingX/rLockLostRst
    SLICE_X64Y73         FDPE                                         f  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.587    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.366 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.953    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.044 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.494     3.537    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.575     4.113    
                         clock uncertainty           -0.079     4.033    
    SLICE_X64Y73         FDPE (Recov_fdpe_C_PRE)     -0.494     3.539    dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.539    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  3.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.081%)  route 0.208ns (61.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.580    -0.564    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X65Y75         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.436 f  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.208    -0.228    dvi2rgb_m0/TMDS_ClockingX/rRdyRst
    SLICE_X65Y74         FDCE                                         f  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.847    -0.803    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X65Y74         FDCE                                         r  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.273    -0.530    
    SLICE_X65Y74         FDCE (Remov_fdce_C_CLR)     -0.146    -0.676    dvi2rgb_m0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.799%)  route 0.211ns (62.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.581    -0.563    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X63Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.435 f  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.211    -0.225    dvi2rgb_m0/TMDS_ClockingX/rLockLostRst
    SLICE_X64Y73         FDPE                                         f  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.848    -0.802    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X64Y73         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.675    dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.799%)  route 0.211ns (62.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.581    -0.563    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X63Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.435 f  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.211    -0.225    dvi2rgb_m0/TMDS_ClockingX/rLockLostRst
    SLICE_X64Y73         FDPE                                         f  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_refm0/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_refm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.848    -0.802    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X64Y73         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.675    dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.451    





