
FC_v2.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016e30  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000125c  08016fe0  08016fe0  00026fe0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801823c  0801823c  00030254  2**0
                  CONTENTS
  4 .ARM          00000008  0801823c  0801823c  0002823c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018244  08018244  00030254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018244  08018244  00028244  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018248  08018248  00028248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000254  20000000  0801824c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030254  2**0
                  CONTENTS
 10 .bss          000066a8  20000254  20000254  00030254  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  200068fc  200068fc  00030254  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030254  2**0
                  CONTENTS, READONLY
 13 .debug_info   000582f8  00000000  00000000  00030284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00008a58  00000000  00000000  0008857c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003628  00000000  00000000  00090fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003330  00000000  00000000  00094600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003583e  00000000  00000000  00097930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00040862  00000000  00000000  000cd16e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010f496  00000000  00000000  0010d9d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0021ce66  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000fcc4  00000000  00000000  0021cebc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         000000cc  00000000  00000000  0022cb80  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      000001b9  00000000  00000000  0022cc4c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000254 	.word	0x20000254
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08016fc8 	.word	0x08016fc8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000258 	.word	0x20000258
 80001ec:	08016fc8 	.word	0x08016fc8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a4 	b.w	8001008 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468c      	mov	ip, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f040 8083 	bne.w	8000e5a <__udivmoddi4+0x116>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d947      	bls.n	8000dea <__udivmoddi4+0xa6>
 8000d5a:	fab2 f282 	clz	r2, r2
 8000d5e:	b142      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	f1c2 0020 	rsb	r0, r2, #32
 8000d64:	fa24 f000 	lsr.w	r0, r4, r0
 8000d68:	4091      	lsls	r1, r2
 8000d6a:	4097      	lsls	r7, r2
 8000d6c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d70:	4094      	lsls	r4, r2
 8000d72:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbbc f6f8 	udiv	r6, ip, r8
 8000d7c:	fa1f fe87 	uxth.w	lr, r7
 8000d80:	fb08 c116 	mls	r1, r8, r6, ip
 8000d84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d88:	fb06 f10e 	mul.w	r1, r6, lr
 8000d8c:	4299      	cmp	r1, r3
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x60>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d96:	f080 8119 	bcs.w	8000fcc <__udivmoddi4+0x288>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 8116 	bls.w	8000fcc <__udivmoddi4+0x288>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dac:	fb08 3310 	mls	r3, r8, r0, r3
 8000db0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d909      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dbc:	193c      	adds	r4, r7, r4
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	f080 8105 	bcs.w	8000fd0 <__udivmoddi4+0x28c>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f240 8102 	bls.w	8000fd0 <__udivmoddi4+0x28c>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	443c      	add	r4, r7
 8000dd0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd4:	eba4 040e 	sub.w	r4, r4, lr
 8000dd8:	2600      	movs	r6, #0
 8000dda:	b11d      	cbz	r5, 8000de4 <__udivmoddi4+0xa0>
 8000ddc:	40d4      	lsrs	r4, r2
 8000dde:	2300      	movs	r3, #0
 8000de0:	e9c5 4300 	strd	r4, r3, [r5]
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xaa>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f282 	clz	r2, r2
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	d150      	bne.n	8000e98 <__udivmoddi4+0x154>
 8000df6:	1bcb      	subs	r3, r1, r7
 8000df8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfc:	fa1f f887 	uxth.w	r8, r7
 8000e00:	2601      	movs	r6, #1
 8000e02:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e06:	0c21      	lsrs	r1, r4, #16
 8000e08:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e10:	fb08 f30c 	mul.w	r3, r8, ip
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d907      	bls.n	8000e28 <__udivmoddi4+0xe4>
 8000e18:	1879      	adds	r1, r7, r1
 8000e1a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e1e:	d202      	bcs.n	8000e26 <__udivmoddi4+0xe2>
 8000e20:	428b      	cmp	r3, r1
 8000e22:	f200 80e9 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e26:	4684      	mov	ip, r0
 8000e28:	1ac9      	subs	r1, r1, r3
 8000e2a:	b2a3      	uxth	r3, r4
 8000e2c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e30:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e34:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e38:	fb08 f800 	mul.w	r8, r8, r0
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	d907      	bls.n	8000e50 <__udivmoddi4+0x10c>
 8000e40:	193c      	adds	r4, r7, r4
 8000e42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x10a>
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	f200 80d9 	bhi.w	8001000 <__udivmoddi4+0x2bc>
 8000e4e:	4618      	mov	r0, r3
 8000e50:	eba4 0408 	sub.w	r4, r4, r8
 8000e54:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e58:	e7bf      	b.n	8000dda <__udivmoddi4+0x96>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d909      	bls.n	8000e72 <__udivmoddi4+0x12e>
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	f000 80b1 	beq.w	8000fc6 <__udivmoddi4+0x282>
 8000e64:	2600      	movs	r6, #0
 8000e66:	e9c5 0100 	strd	r0, r1, [r5]
 8000e6a:	4630      	mov	r0, r6
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	fab3 f683 	clz	r6, r3
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	d14a      	bne.n	8000f10 <__udivmoddi4+0x1cc>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d302      	bcc.n	8000e84 <__udivmoddi4+0x140>
 8000e7e:	4282      	cmp	r2, r0
 8000e80:	f200 80b8 	bhi.w	8000ff4 <__udivmoddi4+0x2b0>
 8000e84:	1a84      	subs	r4, r0, r2
 8000e86:	eb61 0103 	sbc.w	r1, r1, r3
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	468c      	mov	ip, r1
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	d0a8      	beq.n	8000de4 <__udivmoddi4+0xa0>
 8000e92:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e96:	e7a5      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f603 	lsr.w	r6, r0, r3
 8000ea0:	4097      	lsls	r7, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eaa:	40d9      	lsrs	r1, r3
 8000eac:	4330      	orrs	r0, r6
 8000eae:	0c03      	lsrs	r3, r0, #16
 8000eb0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000eb4:	fa1f f887 	uxth.w	r8, r7
 8000eb8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ebc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ec0:	fb06 f108 	mul.w	r1, r6, r8
 8000ec4:	4299      	cmp	r1, r3
 8000ec6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eca:	d909      	bls.n	8000ee0 <__udivmoddi4+0x19c>
 8000ecc:	18fb      	adds	r3, r7, r3
 8000ece:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ed2:	f080 808d 	bcs.w	8000ff0 <__udivmoddi4+0x2ac>
 8000ed6:	4299      	cmp	r1, r3
 8000ed8:	f240 808a 	bls.w	8000ff0 <__udivmoddi4+0x2ac>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	443b      	add	r3, r7
 8000ee0:	1a5b      	subs	r3, r3, r1
 8000ee2:	b281      	uxth	r1, r0
 8000ee4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef0:	fb00 f308 	mul.w	r3, r0, r8
 8000ef4:	428b      	cmp	r3, r1
 8000ef6:	d907      	bls.n	8000f08 <__udivmoddi4+0x1c4>
 8000ef8:	1879      	adds	r1, r7, r1
 8000efa:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efe:	d273      	bcs.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f00:	428b      	cmp	r3, r1
 8000f02:	d971      	bls.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4439      	add	r1, r7
 8000f08:	1acb      	subs	r3, r1, r3
 8000f0a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f0e:	e778      	b.n	8000e02 <__udivmoddi4+0xbe>
 8000f10:	f1c6 0c20 	rsb	ip, r6, #32
 8000f14:	fa03 f406 	lsl.w	r4, r3, r6
 8000f18:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f1c:	431c      	orrs	r4, r3
 8000f1e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f22:	fa01 f306 	lsl.w	r3, r1, r6
 8000f26:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f2e:	431f      	orrs	r7, r3
 8000f30:	0c3b      	lsrs	r3, r7, #16
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fa1f f884 	uxth.w	r8, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f42:	fb09 fa08 	mul.w	sl, r9, r8
 8000f46:	458a      	cmp	sl, r1
 8000f48:	fa02 f206 	lsl.w	r2, r2, r6
 8000f4c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x220>
 8000f52:	1861      	adds	r1, r4, r1
 8000f54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f58:	d248      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000f5a:	458a      	cmp	sl, r1
 8000f5c:	d946      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000f5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f62:	4421      	add	r1, r4
 8000f64:	eba1 010a 	sub.w	r1, r1, sl
 8000f68:	b2bf      	uxth	r7, r7
 8000f6a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f6e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f72:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f76:	fb00 f808 	mul.w	r8, r0, r8
 8000f7a:	45b8      	cmp	r8, r7
 8000f7c:	d907      	bls.n	8000f8e <__udivmoddi4+0x24a>
 8000f7e:	19e7      	adds	r7, r4, r7
 8000f80:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f84:	d22e      	bcs.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f86:	45b8      	cmp	r8, r7
 8000f88:	d92c      	bls.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f8a:	3802      	subs	r0, #2
 8000f8c:	4427      	add	r7, r4
 8000f8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f92:	eba7 0708 	sub.w	r7, r7, r8
 8000f96:	fba0 8902 	umull	r8, r9, r0, r2
 8000f9a:	454f      	cmp	r7, r9
 8000f9c:	46c6      	mov	lr, r8
 8000f9e:	4649      	mov	r1, r9
 8000fa0:	d31a      	bcc.n	8000fd8 <__udivmoddi4+0x294>
 8000fa2:	d017      	beq.n	8000fd4 <__udivmoddi4+0x290>
 8000fa4:	b15d      	cbz	r5, 8000fbe <__udivmoddi4+0x27a>
 8000fa6:	ebb3 020e 	subs.w	r2, r3, lr
 8000faa:	eb67 0701 	sbc.w	r7, r7, r1
 8000fae:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fb2:	40f2      	lsrs	r2, r6
 8000fb4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fb8:	40f7      	lsrs	r7, r6
 8000fba:	e9c5 2700 	strd	r2, r7, [r5]
 8000fbe:	2600      	movs	r6, #0
 8000fc0:	4631      	mov	r1, r6
 8000fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e70b      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e9      	b.n	8000da4 <__udivmoddi4+0x60>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6fd      	b.n	8000dd0 <__udivmoddi4+0x8c>
 8000fd4:	4543      	cmp	r3, r8
 8000fd6:	d2e5      	bcs.n	8000fa4 <__udivmoddi4+0x260>
 8000fd8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fdc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7df      	b.n	8000fa4 <__udivmoddi4+0x260>
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e7d2      	b.n	8000f8e <__udivmoddi4+0x24a>
 8000fe8:	4660      	mov	r0, ip
 8000fea:	e78d      	b.n	8000f08 <__udivmoddi4+0x1c4>
 8000fec:	4681      	mov	r9, r0
 8000fee:	e7b9      	b.n	8000f64 <__udivmoddi4+0x220>
 8000ff0:	4666      	mov	r6, ip
 8000ff2:	e775      	b.n	8000ee0 <__udivmoddi4+0x19c>
 8000ff4:	4630      	mov	r0, r6
 8000ff6:	e74a      	b.n	8000e8e <__udivmoddi4+0x14a>
 8000ff8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ffc:	4439      	add	r1, r7
 8000ffe:	e713      	b.n	8000e28 <__udivmoddi4+0xe4>
 8001000:	3802      	subs	r0, #2
 8001002:	443c      	add	r4, r7
 8001004:	e724      	b.n	8000e50 <__udivmoddi4+0x10c>
 8001006:	bf00      	nop

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <println>:

#include <MRT_helpers.h>
#include <MRT_setup.h>
#include <tim.h>

void println(char* s){
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&DEBUG_UART, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f7ff f8eb 	bl	80001f0 <strlen>
 800101a:	4603      	mov	r3, r0
 800101c:	b29a      	uxth	r2, r3
 800101e:	f04f 33ff 	mov.w	r3, #4294967295
 8001022:	6879      	ldr	r1, [r7, #4]
 8001024:	4806      	ldr	r0, [pc, #24]	; (8001040 <println+0x34>)
 8001026:	f009 fd8e 	bl	800ab46 <HAL_UART_Transmit>
	HAL_UART_Transmit(&DEBUG_UART, (uint8_t*) "\r\n", 2, HAL_MAX_DELAY);
 800102a:	f04f 33ff 	mov.w	r3, #4294967295
 800102e:	2202      	movs	r2, #2
 8001030:	4904      	ldr	r1, [pc, #16]	; (8001044 <println+0x38>)
 8001032:	4803      	ldr	r0, [pc, #12]	; (8001040 <println+0x34>)
 8001034:	f009 fd87 	bl	800ab46 <HAL_UART_Transmit>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20005274 	.word	0x20005274
 8001044:	08016fe0 	.word	0x08016fe0

08001048 <print>:

void print(char* s){
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&DEBUG_UART, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f7ff f8cd 	bl	80001f0 <strlen>
 8001056:	4603      	mov	r3, r0
 8001058:	b29a      	uxth	r2, r3
 800105a:	f04f 33ff 	mov.w	r3, #4294967295
 800105e:	6879      	ldr	r1, [r7, #4]
 8001060:	4803      	ldr	r0, [pc, #12]	; (8001070 <print+0x28>)
 8001062:	f009 fd70 	bl	800ab46 <HAL_UART_Transmit>
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20005274 	.word	0x20005274

08001074 <MRT_Init>:


//**************************************************//
//PUBLIC FUNCTIONS

void MRT_Init(void){
 8001074:	b580      	push	{r7, lr}
 8001076:	b0c0      	sub	sp, #256	; 0x100
 8001078:	af00      	add	r7, sp, #0
	print("\r\n\r\n/********MRT Init********/\r\n");
 800107a:	4812      	ldr	r0, [pc, #72]	; (80010c4 <MRT_Init+0x50>)
 800107c:	f7ff ffe4 	bl	8001048 <print>

	MRT_Reinitialize_Peripherals();
 8001080:	f000 f922 	bl	80012c8 <MRT_Reinitialize_Peripherals>
	MRT_external_flash_Init();
 8001084:	f001 faa6 	bl	80025d4 <MRT_external_flash_Init>
	MRT_reset_info();
 8001088:	f000 f826 	bl	80010d8 <MRT_reset_info>
	print("OK\r\n");
	#endif

	//RTC
	HAL_IWDG_Refresh(&hiwdg);
	MRT_rtc_Init();
 800108c:	f002 fb7c 	bl	8003788 <MRT_rtc_Init>
	#if MEMORY_THREAD

		//SD card
		#if SD_CARD_
			HAL_IWDG_Refresh(&hiwdg);
			sd_init_dynamic_filename("FC", "", filename);
 8001090:	4a0d      	ldr	r2, [pc, #52]	; (80010c8 <MRT_Init+0x54>)
 8001092:	490e      	ldr	r1, [pc, #56]	; (80010cc <MRT_Init+0x58>)
 8001094:	480e      	ldr	r0, [pc, #56]	; (80010d0 <MRT_Init+0x5c>)
 8001096:	f001 fc0b 	bl	80028b0 <sd_init_dynamic_filename>
		  checkForI2CDevices(huart8,hi2c1);
		  checkForI2CDevices(huart8,hi2c2);
		  checkForI2CDevices(huart8,hi2c3);
		#endif

		MRT_i2c_sensors_Init();
 800109a:	f002 fdc5 	bl	8003c28 <MRT_i2c_sensors_Init>

#define TX_BUF_DIM 256
char buffer[TX_BUF_DIM];

	while(1){
		HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 800109e:	2201      	movs	r2, #1
 80010a0:	2104      	movs	r1, #4
 80010a2:	480c      	ldr	r0, [pc, #48]	; (80010d4 <MRT_Init+0x60>)
 80010a4:	f004 fc68 	bl	8005978 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 80010a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010ac:	f003 ff40 	bl	8004f30 <HAL_Delay>
		  memset(buffer, 0, TX_BUF_DIM);
		  sprintf(buffer, "Temperature [degC]:%6.2f\r\n", lps22hh_temperature_degC);
		  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
		  */

		HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 80010b0:	2200      	movs	r2, #0
 80010b2:	2104      	movs	r1, #4
 80010b4:	4807      	ldr	r0, [pc, #28]	; (80010d4 <MRT_Init+0x60>)
 80010b6:	f004 fc5f 	bl	8005978 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 80010ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010be:	f003 ff37 	bl	8004f30 <HAL_Delay>
		HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 80010c2:	e7ec      	b.n	800109e <MRT_Init+0x2a>
 80010c4:	08016fe4 	.word	0x08016fe4
 80010c8:	20004f78 	.word	0x20004f78
 80010cc:	08017008 	.word	0x08017008
 80010d0:	0801700c 	.word	0x0801700c
 80010d4:	40020800 	.word	0x40020800

080010d8 <MRT_reset_info>:
	}

}


void MRT_reset_info(void){
 80010d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010da:	b0a7      	sub	sp, #156	; 0x9c
 80010dc:	af04      	add	r7, sp, #16

	  char buffer[100];
	  sprintf(buffer,"Reset: %i,  WU: %i,  IWDG: %i\r\nPrevious RTC time: %i:%i:%i\r\n",reset_flag, wu_flag, iwdg_flag, prev_hours, prev_min, prev_sec);
 80010de:	4b62      	ldr	r3, [pc, #392]	; (8001268 <MRT_reset_info+0x190>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	461d      	mov	r5, r3
 80010e4:	4b61      	ldr	r3, [pc, #388]	; (800126c <MRT_reset_info+0x194>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	461e      	mov	r6, r3
 80010ea:	4b61      	ldr	r3, [pc, #388]	; (8001270 <MRT_reset_info+0x198>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	461a      	mov	r2, r3
 80010f0:	4b60      	ldr	r3, [pc, #384]	; (8001274 <MRT_reset_info+0x19c>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	4619      	mov	r1, r3
 80010f6:	4b60      	ldr	r3, [pc, #384]	; (8001278 <MRT_reset_info+0x1a0>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	461c      	mov	r4, r3
 80010fc:	4b5f      	ldr	r3, [pc, #380]	; (800127c <MRT_reset_info+0x1a4>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	f107 0020 	add.w	r0, r7, #32
 8001104:	9303      	str	r3, [sp, #12]
 8001106:	9402      	str	r4, [sp, #8]
 8001108:	9101      	str	r1, [sp, #4]
 800110a:	9200      	str	r2, [sp, #0]
 800110c:	4633      	mov	r3, r6
 800110e:	462a      	mov	r2, r5
 8001110:	495b      	ldr	r1, [pc, #364]	; (8001280 <MRT_reset_info+0x1a8>)
 8001112:	f012 fb37 	bl	8013784 <siprintf>
	  print(buffer);
 8001116:	f107 0320 	add.w	r3, r7, #32
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff ff94 	bl	8001048 <print>

	  //Check if IWDG is being deactivated
	  if (iwdg_flag==1){
 8001120:	4b53      	ldr	r3, [pc, #332]	; (8001270 <MRT_reset_info+0x198>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d11a      	bne.n	800115e <MRT_reset_info+0x86>
		  print("Deactivating IWDG\r\n");
 8001128:	4856      	ldr	r0, [pc, #344]	; (8001284 <MRT_reset_info+0x1ac>)
 800112a:	f7ff ff8d 	bl	8001048 <print>

		  iwdg_flag = 0; //Flip flag
 800112e:	4b50      	ldr	r3, [pc, #320]	; (8001270 <MRT_reset_info+0x198>)
 8001130:	2200      	movs	r2, #0
 8001132:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
		  flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 8001134:	4b4e      	ldr	r3, [pc, #312]	; (8001270 <MRT_reset_info+0x198>)
 8001136:	781a      	ldrb	r2, [r3, #0]
 8001138:	4b53      	ldr	r3, [pc, #332]	; (8001288 <MRT_reset_info+0x1b0>)
 800113a:	709a      	strb	r2, [r3, #2]
		  W25qxx_EraseSector(1);
 800113c:	2001      	movs	r0, #1
 800113e:	f002 f81f 	bl	8003180 <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8001142:	2305      	movs	r3, #5
 8001144:	2200      	movs	r2, #0
 8001146:	2101      	movs	r1, #1
 8001148:	484f      	ldr	r0, [pc, #316]	; (8001288 <MRT_reset_info+0x1b0>)
 800114a:	f002 f963 	bl	8003414 <W25qxx_WriteSector>

		  HAL_Delay(1000);
 800114e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001152:	f003 feed 	bl	8004f30 <HAL_Delay>

		  //Go to sleep
		  MRT_StandByMode(SLEEP_TIME);
 8001156:	f648 40a0 	movw	r0, #36000	; 0x8ca0
 800115a:	f002 fbd7 	bl	800390c <MRT_StandByMode>
	  }


	  //Check if we are after waking up (and at which wake up we are at)
	  if (wu_flag>0){
 800115e:	4b43      	ldr	r3, [pc, #268]	; (800126c <MRT_reset_info+0x194>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d02b      	beq.n	80011be <MRT_reset_info+0xe6>
		  char buf[30];
		  sprintf(buf, "FC wake up %i\r\n", wu_flag);
 8001166:	4b41      	ldr	r3, [pc, #260]	; (800126c <MRT_reset_info+0x194>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	461a      	mov	r2, r3
 800116c:	463b      	mov	r3, r7
 800116e:	4947      	ldr	r1, [pc, #284]	; (800128c <MRT_reset_info+0x1b4>)
 8001170:	4618      	mov	r0, r3
 8001172:	f012 fb07 	bl	8013784 <siprintf>
		  print(buf);
 8001176:	463b      	mov	r3, r7
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff ff65 	bl	8001048 <print>

		  print("Resetting RTC time\r\n");
 800117e:	4844      	ldr	r0, [pc, #272]	; (8001290 <MRT_reset_info+0x1b8>)
 8001180:	f7ff ff62 	bl	8001048 <print>

		  //Clear RTC time (last recorded)
		  W25qxx_EraseSector(2);
 8001184:	2002      	movs	r0, #2
 8001186:	f001 fffb 	bl	8003180 <W25qxx_EraseSector>
		  W25qxx_WriteSector(RTC_TIME_NULL_BUFFER, 2, RTC_TIME_OFFSET, 3);
 800118a:	2303      	movs	r3, #3
 800118c:	2200      	movs	r2, #0
 800118e:	2102      	movs	r1, #2
 8001190:	4840      	ldr	r0, [pc, #256]	; (8001294 <MRT_reset_info+0x1bc>)
 8001192:	f002 f93f 	bl	8003414 <W25qxx_WriteSector>

		  //Update variables (to 0)
		  for (int i = 0; i < 3; i++){
 8001196:	2300      	movs	r3, #0
 8001198:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800119c:	e00b      	b.n	80011b6 <MRT_reset_info+0xde>
			  *flash_time[i] = 0x0;
 800119e:	4a3e      	ldr	r2, [pc, #248]	; (8001298 <MRT_reset_info+0x1c0>)
 80011a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80011a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a8:	2200      	movs	r2, #0
 80011aa:	701a      	strb	r2, [r3, #0]
		  for (int i = 0; i < 3; i++){
 80011ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80011b0:	3301      	adds	r3, #1
 80011b2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80011b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80011ba:	2b02      	cmp	r3, #2
 80011bc:	ddef      	ble.n	800119e <MRT_reset_info+0xc6>

	  }


	  //Check if we start from the beginning
	  if (reset_flag==0){
 80011be:	4b2a      	ldr	r3, [pc, #168]	; (8001268 <MRT_reset_info+0x190>)
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d112      	bne.n	80011ec <MRT_reset_info+0x114>
		  print("FC restarted\r\n");
 80011c6:	4835      	ldr	r0, [pc, #212]	; (800129c <MRT_reset_info+0x1c4>)
 80011c8:	f7ff ff3e 	bl	8001048 <print>

		  reset_flag = 1; //Flip flag
 80011cc:	4b26      	ldr	r3, [pc, #152]	; (8001268 <MRT_reset_info+0x190>)
 80011ce:	2201      	movs	r2, #1
 80011d0:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
	      flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 80011d2:	4b25      	ldr	r3, [pc, #148]	; (8001268 <MRT_reset_info+0x190>)
 80011d4:	781a      	ldrb	r2, [r3, #0]
 80011d6:	4b2c      	ldr	r3, [pc, #176]	; (8001288 <MRT_reset_info+0x1b0>)
 80011d8:	701a      	strb	r2, [r3, #0]
		  W25qxx_EraseSector(1);
 80011da:	2001      	movs	r0, #1
 80011dc:	f001 ffd0 	bl	8003180 <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 80011e0:	2305      	movs	r3, #5
 80011e2:	2200      	movs	r2, #0
 80011e4:	2101      	movs	r1, #1
 80011e6:	4828      	ldr	r0, [pc, #160]	; (8001288 <MRT_reset_info+0x1b0>)
 80011e8:	f002 f914 	bl	8003414 <W25qxx_WriteSector>
	  }


	  //Check if before or after apogee
	  if (apogee_flag == 0){
 80011ec:	4b2c      	ldr	r3, [pc, #176]	; (80012a0 <MRT_reset_info+0x1c8>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d103      	bne.n	80011fc <MRT_reset_info+0x124>
		  print("Pre-apogee\r\n");
 80011f4:	482b      	ldr	r0, [pc, #172]	; (80012a4 <MRT_reset_info+0x1cc>)
 80011f6:	f7ff ff27 	bl	8001048 <print>
 80011fa:	e006      	b.n	800120a <MRT_reset_info+0x132>
	  }
	  else if(apogee_flag==1){
 80011fc:	4b28      	ldr	r3, [pc, #160]	; (80012a0 <MRT_reset_info+0x1c8>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	2b01      	cmp	r3, #1
 8001202:	d102      	bne.n	800120a <MRT_reset_info+0x132>
		  print("Post-apogee\r\n");
 8001204:	4828      	ldr	r0, [pc, #160]	; (80012a8 <MRT_reset_info+0x1d0>)
 8001206:	f7ff ff1f 	bl	8001048 <print>
	  }


	  //Check ejection stage
	  print("Ejection Stage: ");
 800120a:	4828      	ldr	r0, [pc, #160]	; (80012ac <MRT_reset_info+0x1d4>)
 800120c:	f7ff ff1c 	bl	8001048 <print>
	  if (ejection_state_flag==0){
 8001210:	4b27      	ldr	r3, [pc, #156]	; (80012b0 <MRT_reset_info+0x1d8>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d103      	bne.n	8001220 <MRT_reset_info+0x148>
		  print("Pad\r\n");
 8001218:	4826      	ldr	r0, [pc, #152]	; (80012b4 <MRT_reset_info+0x1dc>)
 800121a:	f7ff ff15 	bl	8001048 <print>
		  print("Main descent\r\n");
	  }
	  else if(ejection_state_flag==4){
		  print("Landed\r\n");
	  }
}
 800121e:	e01e      	b.n	800125e <MRT_reset_info+0x186>
	  else if(ejection_state_flag==1){
 8001220:	4b23      	ldr	r3, [pc, #140]	; (80012b0 <MRT_reset_info+0x1d8>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b01      	cmp	r3, #1
 8001226:	d103      	bne.n	8001230 <MRT_reset_info+0x158>
		  print("Boost\r\n");
 8001228:	4823      	ldr	r0, [pc, #140]	; (80012b8 <MRT_reset_info+0x1e0>)
 800122a:	f7ff ff0d 	bl	8001048 <print>
}
 800122e:	e016      	b.n	800125e <MRT_reset_info+0x186>
	  else if(ejection_state_flag==2){
 8001230:	4b1f      	ldr	r3, [pc, #124]	; (80012b0 <MRT_reset_info+0x1d8>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b02      	cmp	r3, #2
 8001236:	d103      	bne.n	8001240 <MRT_reset_info+0x168>
		  print("Drogue descent\r\n");
 8001238:	4820      	ldr	r0, [pc, #128]	; (80012bc <MRT_reset_info+0x1e4>)
 800123a:	f7ff ff05 	bl	8001048 <print>
}
 800123e:	e00e      	b.n	800125e <MRT_reset_info+0x186>
	  else if(ejection_state_flag==3){
 8001240:	4b1b      	ldr	r3, [pc, #108]	; (80012b0 <MRT_reset_info+0x1d8>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	2b03      	cmp	r3, #3
 8001246:	d103      	bne.n	8001250 <MRT_reset_info+0x178>
		  print("Main descent\r\n");
 8001248:	481d      	ldr	r0, [pc, #116]	; (80012c0 <MRT_reset_info+0x1e8>)
 800124a:	f7ff fefd 	bl	8001048 <print>
}
 800124e:	e006      	b.n	800125e <MRT_reset_info+0x186>
	  else if(ejection_state_flag==4){
 8001250:	4b17      	ldr	r3, [pc, #92]	; (80012b0 <MRT_reset_info+0x1d8>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b04      	cmp	r3, #4
 8001256:	d102      	bne.n	800125e <MRT_reset_info+0x186>
		  print("Landed\r\n");
 8001258:	481a      	ldr	r0, [pc, #104]	; (80012c4 <MRT_reset_info+0x1ec>)
 800125a:	f7ff fef5 	bl	8001048 <print>
}
 800125e:	bf00      	nop
 8001260:	378c      	adds	r7, #140	; 0x8c
 8001262:	46bd      	mov	sp, r7
 8001264:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001266:	bf00      	nop
 8001268:	20000270 	.word	0x20000270
 800126c:	20000271 	.word	0x20000271
 8001270:	20000272 	.word	0x20000272
 8001274:	20000275 	.word	0x20000275
 8001278:	20000276 	.word	0x20000276
 800127c:	20000277 	.word	0x20000277
 8001280:	08017010 	.word	0x08017010
 8001284:	08017050 	.word	0x08017050
 8001288:	20005304 	.word	0x20005304
 800128c:	08017064 	.word	0x08017064
 8001290:	08017074 	.word	0x08017074
 8001294:	20000278 	.word	0x20000278
 8001298:	20000018 	.word	0x20000018
 800129c:	0801708c 	.word	0x0801708c
 80012a0:	20000273 	.word	0x20000273
 80012a4:	0801709c 	.word	0x0801709c
 80012a8:	080170ac 	.word	0x080170ac
 80012ac:	080170bc 	.word	0x080170bc
 80012b0:	20000274 	.word	0x20000274
 80012b4:	080170d0 	.word	0x080170d0
 80012b8:	080170d8 	.word	0x080170d8
 80012bc:	080170e0 	.word	0x080170e0
 80012c0:	080170f4 	.word	0x080170f4
 80012c4:	08017104 	.word	0x08017104

080012c8 <MRT_Reinitialize_Peripherals>:


//**************************************************//
//PRIVATE FUNCTIONS

void MRT_Reinitialize_Peripherals(void){
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
	  /*
	   * Reinitialize all peripherals
	   */

	  print("Reinitializing Peripherals...");
 80012cc:	482f      	ldr	r0, [pc, #188]	; (800138c <MRT_Reinitialize_Peripherals+0xc4>)
 80012ce:	f7ff febb 	bl	8001048 <print>

	  // reset LEDs
	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 80012d2:	2200      	movs	r2, #0
 80012d4:	2102      	movs	r1, #2
 80012d6:	482e      	ldr	r0, [pc, #184]	; (8001390 <MRT_Reinitialize_Peripherals+0xc8>)
 80012d8:	f004 fb4e 	bl	8005978 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 80012dc:	2200      	movs	r2, #0
 80012de:	2104      	movs	r1, #4
 80012e0:	482b      	ldr	r0, [pc, #172]	; (8001390 <MRT_Reinitialize_Peripherals+0xc8>)
 80012e2:	f004 fb49 	bl	8005978 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 80012e6:	2200      	movs	r2, #0
 80012e8:	2108      	movs	r1, #8
 80012ea:	4829      	ldr	r0, [pc, #164]	; (8001390 <MRT_Reinitialize_Peripherals+0xc8>)
 80012ec:	f004 fb44 	bl	8005978 <HAL_GPIO_WritePin>

	  // reset recovery pyro pins
	  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET); //PG14 ARMING RCOV
 80012f0:	2201      	movs	r2, #1
 80012f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012f6:	4827      	ldr	r0, [pc, #156]	; (8001394 <MRT_Reinitialize_Peripherals+0xcc>)
 80012f8:	f004 fb3e 	bl	8005978 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, RESET); //PG12 DROGUE GATE
 80012fc:	2200      	movs	r2, #0
 80012fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001302:	4824      	ldr	r0, [pc, #144]	; (8001394 <MRT_Reinitialize_Peripherals+0xcc>)
 8001304:	f004 fb38 	bl	8005978 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, RESET); //PG11 MAIN GATE
 8001308:	2200      	movs	r2, #0
 800130a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800130e:	4821      	ldr	r0, [pc, #132]	; (8001394 <MRT_Reinitialize_Peripherals+0xcc>)
 8001310:	f004 fb32 	bl	8005978 <HAL_GPIO_WritePin>

	  // reset prop pyro pins
	  HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, SET); //PG1 ARMING_PROP
 8001314:	2201      	movs	r2, #1
 8001316:	2102      	movs	r1, #2
 8001318:	481e      	ldr	r0, [pc, #120]	; (8001394 <MRT_Reinitialize_Peripherals+0xcc>)
 800131a:	f004 fb2d 	bl	8005978 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, RESET); //PF15 PROP GATE 1
 800131e:	2200      	movs	r2, #0
 8001320:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001324:	481c      	ldr	r0, [pc, #112]	; (8001398 <MRT_Reinitialize_Peripherals+0xd0>)
 8001326:	f004 fb27 	bl	8005978 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port,OUT_PyroValve_Gate_2_Pin, RESET); //PF14 PROP GATE 2
 800132a:	2200      	movs	r2, #0
 800132c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001330:	4819      	ldr	r0, [pc, #100]	; (8001398 <MRT_Reinitialize_Peripherals+0xd0>)
 8001332:	f004 fb21 	bl	8005978 <HAL_GPIO_WritePin>

	  // reset 12 V buck converter enable pin (disable converter)
	  HAL_GPIO_WritePin(EN_12V_Buck_GPIO_Port, EN_12V_Buck_Pin, RESET); //PE2 Buck converter enable
 8001336:	2200      	movs	r2, #0
 8001338:	2104      	movs	r1, #4
 800133a:	4818      	ldr	r0, [pc, #96]	; (800139c <MRT_Reinitialize_Peripherals+0xd4>)
 800133c:	f004 fb1c 	bl	8005978 <HAL_GPIO_WritePin>
	  //HAL_GPIO_WritePin(Vent_Valve_EN_GPIO_Port, Vent_Valve_EN_Pin, RESET); //This was in the previous code
	  //HAL_GPIO_WritePin(OUT_Prop_ActuatedVent_Gate_GPIO_Port, OUT_Prop_ActuatedVent_Gate_Pin, RESET); //PE7 (MAY NOT BE THE RIGHT ONE)


	  // reset payload EN signal
	  HAL_GPIO_WritePin(PAYLOAD_I2C_EN_GPIO_Port, PAYLOAD_I2C_EN_Pin, RESET); //PE9 Payload I2C enable
 8001340:	2200      	movs	r2, #0
 8001342:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001346:	4815      	ldr	r0, [pc, #84]	; (800139c <MRT_Reinitialize_Peripherals+0xd4>)
 8001348:	f004 fb16 	bl	8005978 <HAL_GPIO_WritePin>

	  // set CS pin for thermocouple chip high
	  //	HAL_GPIO_WritePin(TH_CS_1_GPIO_Port, TH_CS_1_Pin, SET);

	  // set power off for VR
	  HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, RESET); //PG9
 800134c:	2200      	movs	r2, #0
 800134e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001352:	4810      	ldr	r0, [pc, #64]	; (8001394 <MRT_Reinitialize_Peripherals+0xcc>)
 8001354:	f004 fb10 	bl	8005978 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, RESET); //PD7
 8001358:	2200      	movs	r2, #0
 800135a:	2180      	movs	r1, #128	; 0x80
 800135c:	4810      	ldr	r0, [pc, #64]	; (80013a0 <MRT_Reinitialize_Peripherals+0xd8>)
 800135e:	f004 fb0b 	bl	8005978 <HAL_GPIO_WritePin>

	  // FLASH set CS, WP and IO3 pins high
	  HAL_GPIO_WritePin(OUT_FLASH_CS_GPIO_Port, OUT_FLASH_CS_Pin, SET);
 8001362:	2201      	movs	r2, #1
 8001364:	2140      	movs	r1, #64	; 0x40
 8001366:	480e      	ldr	r0, [pc, #56]	; (80013a0 <MRT_Reinitialize_Peripherals+0xd8>)
 8001368:	f004 fb06 	bl	8005978 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_FLASH_WP_GPIO_Port, OUT_FLASH_WP_Pin, SET);
 800136c:	2201      	movs	r2, #1
 800136e:	2120      	movs	r1, #32
 8001370:	480b      	ldr	r0, [pc, #44]	; (80013a0 <MRT_Reinitialize_Peripherals+0xd8>)
 8001372:	f004 fb01 	bl	8005978 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_FLASH_IO3_GPIO_Port, OUT_FLASH_IO3_Pin, SET);
 8001376:	2201      	movs	r2, #1
 8001378:	2110      	movs	r1, #16
 800137a:	4809      	ldr	r0, [pc, #36]	; (80013a0 <MRT_Reinitialize_Peripherals+0xd8>)
 800137c:	f004 fafc 	bl	8005978 <HAL_GPIO_WritePin>

	  print("OK\r\n");
 8001380:	4808      	ldr	r0, [pc, #32]	; (80013a4 <MRT_Reinitialize_Peripherals+0xdc>)
 8001382:	f7ff fe61 	bl	8001048 <print>
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	08017110 	.word	0x08017110
 8001390:	40020800 	.word	0x40020800
 8001394:	40021800 	.word	0x40021800
 8001398:	40021400 	.word	0x40021400
 800139c:	40021000 	.word	0x40021000
 80013a0:	40020c00 	.word	0x40020c00
 80013a4:	08017130 	.word	0x08017130

080013a8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013ae:	463b      	mov	r3, r7
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80013ba:	4b21      	ldr	r3, [pc, #132]	; (8001440 <MX_ADC1_Init+0x98>)
 80013bc:	4a21      	ldr	r2, [pc, #132]	; (8001444 <MX_ADC1_Init+0x9c>)
 80013be:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80013c0:	4b1f      	ldr	r3, [pc, #124]	; (8001440 <MX_ADC1_Init+0x98>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013c6:	4b1e      	ldr	r3, [pc, #120]	; (8001440 <MX_ADC1_Init+0x98>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80013cc:	4b1c      	ldr	r3, [pc, #112]	; (8001440 <MX_ADC1_Init+0x98>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013d2:	4b1b      	ldr	r3, [pc, #108]	; (8001440 <MX_ADC1_Init+0x98>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013d8:	4b19      	ldr	r3, [pc, #100]	; (8001440 <MX_ADC1_Init+0x98>)
 80013da:	2200      	movs	r2, #0
 80013dc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013e0:	4b17      	ldr	r3, [pc, #92]	; (8001440 <MX_ADC1_Init+0x98>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013e6:	4b16      	ldr	r3, [pc, #88]	; (8001440 <MX_ADC1_Init+0x98>)
 80013e8:	4a17      	ldr	r2, [pc, #92]	; (8001448 <MX_ADC1_Init+0xa0>)
 80013ea:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013ec:	4b14      	ldr	r3, [pc, #80]	; (8001440 <MX_ADC1_Init+0x98>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80013f2:	4b13      	ldr	r3, [pc, #76]	; (8001440 <MX_ADC1_Init+0x98>)
 80013f4:	2201      	movs	r2, #1
 80013f6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013f8:	4b11      	ldr	r3, [pc, #68]	; (8001440 <MX_ADC1_Init+0x98>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001400:	4b0f      	ldr	r3, [pc, #60]	; (8001440 <MX_ADC1_Init+0x98>)
 8001402:	2201      	movs	r2, #1
 8001404:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001406:	480e      	ldr	r0, [pc, #56]	; (8001440 <MX_ADC1_Init+0x98>)
 8001408:	f003 fdb6 	bl	8004f78 <HAL_ADC_Init>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001412:	f000 fbc5 	bl	8001ba0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001416:	2306      	movs	r3, #6
 8001418:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800141a:	2301      	movs	r3, #1
 800141c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800141e:	2300      	movs	r3, #0
 8001420:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001422:	463b      	mov	r3, r7
 8001424:	4619      	mov	r1, r3
 8001426:	4806      	ldr	r0, [pc, #24]	; (8001440 <MX_ADC1_Init+0x98>)
 8001428:	f003 fdea 	bl	8005000 <HAL_ADC_ConfigChannel>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001432:	f000 fbb5 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001436:	bf00      	nop
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20004f88 	.word	0x20004f88
 8001444:	40012000 	.word	0x40012000
 8001448:	0f000001 	.word	0x0f000001

0800144c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b08a      	sub	sp, #40	; 0x28
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001454:	f107 0314 	add.w	r3, r7, #20
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	609a      	str	r2, [r3, #8]
 8001460:	60da      	str	r2, [r3, #12]
 8001462:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a17      	ldr	r2, [pc, #92]	; (80014c8 <HAL_ADC_MspInit+0x7c>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d127      	bne.n	80014be <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	613b      	str	r3, [r7, #16]
 8001472:	4b16      	ldr	r3, [pc, #88]	; (80014cc <HAL_ADC_MspInit+0x80>)
 8001474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001476:	4a15      	ldr	r2, [pc, #84]	; (80014cc <HAL_ADC_MspInit+0x80>)
 8001478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800147c:	6453      	str	r3, [r2, #68]	; 0x44
 800147e:	4b13      	ldr	r3, [pc, #76]	; (80014cc <HAL_ADC_MspInit+0x80>)
 8001480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001486:	613b      	str	r3, [r7, #16]
 8001488:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	60fb      	str	r3, [r7, #12]
 800148e:	4b0f      	ldr	r3, [pc, #60]	; (80014cc <HAL_ADC_MspInit+0x80>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	4a0e      	ldr	r2, [pc, #56]	; (80014cc <HAL_ADC_MspInit+0x80>)
 8001494:	f043 0301 	orr.w	r3, r3, #1
 8001498:	6313      	str	r3, [r2, #48]	; 0x30
 800149a:	4b0c      	ldr	r3, [pc, #48]	; (80014cc <HAL_ADC_MspInit+0x80>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	60fb      	str	r3, [r7, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN6_PropulsionPressureTransducer_Pin;
 80014a6:	2340      	movs	r3, #64	; 0x40
 80014a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014aa:	2303      	movs	r3, #3
 80014ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN6_PropulsionPressureTransducer_GPIO_Port, &GPIO_InitStruct);
 80014b2:	f107 0314 	add.w	r3, r7, #20
 80014b6:	4619      	mov	r1, r3
 80014b8:	4805      	ldr	r0, [pc, #20]	; (80014d0 <HAL_ADC_MspInit+0x84>)
 80014ba:	f004 f8b1 	bl	8005620 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80014be:	bf00      	nop
 80014c0:	3728      	adds	r7, #40	; 0x28
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40012000 	.word	0x40012000
 80014cc:	40023800 	.word	0x40023800
 80014d0:	40020000 	.word	0x40020000

080014d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b08e      	sub	sp, #56	; 0x38
 80014d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	623b      	str	r3, [r7, #32]
 80014ee:	4bb5      	ldr	r3, [pc, #724]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	4ab4      	ldr	r2, [pc, #720]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 80014f4:	f043 0310 	orr.w	r3, r3, #16
 80014f8:	6313      	str	r3, [r2, #48]	; 0x30
 80014fa:	4bb2      	ldr	r3, [pc, #712]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	f003 0310 	and.w	r3, r3, #16
 8001502:	623b      	str	r3, [r7, #32]
 8001504:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	61fb      	str	r3, [r7, #28]
 800150a:	4bae      	ldr	r3, [pc, #696]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	4aad      	ldr	r2, [pc, #692]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 8001510:	f043 0304 	orr.w	r3, r3, #4
 8001514:	6313      	str	r3, [r2, #48]	; 0x30
 8001516:	4bab      	ldr	r3, [pc, #684]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	f003 0304 	and.w	r3, r3, #4
 800151e:	61fb      	str	r3, [r7, #28]
 8001520:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	61bb      	str	r3, [r7, #24]
 8001526:	4ba7      	ldr	r3, [pc, #668]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	4aa6      	ldr	r2, [pc, #664]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 800152c:	f043 0320 	orr.w	r3, r3, #32
 8001530:	6313      	str	r3, [r2, #48]	; 0x30
 8001532:	4ba4      	ldr	r3, [pc, #656]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	f003 0320 	and.w	r3, r3, #32
 800153a:	61bb      	str	r3, [r7, #24]
 800153c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	617b      	str	r3, [r7, #20]
 8001542:	4ba0      	ldr	r3, [pc, #640]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	4a9f      	ldr	r2, [pc, #636]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 8001548:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800154c:	6313      	str	r3, [r2, #48]	; 0x30
 800154e:	4b9d      	ldr	r3, [pc, #628]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001556:	617b      	str	r3, [r7, #20]
 8001558:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	613b      	str	r3, [r7, #16]
 800155e:	4b99      	ldr	r3, [pc, #612]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	4a98      	ldr	r2, [pc, #608]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6313      	str	r3, [r2, #48]	; 0x30
 800156a:	4b96      	ldr	r3, [pc, #600]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	613b      	str	r3, [r7, #16]
 8001574:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	4b92      	ldr	r3, [pc, #584]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157e:	4a91      	ldr	r2, [pc, #580]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 8001580:	f043 0302 	orr.w	r3, r3, #2
 8001584:	6313      	str	r3, [r2, #48]	; 0x30
 8001586:	4b8f      	ldr	r3, [pc, #572]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	60bb      	str	r3, [r7, #8]
 8001596:	4b8b      	ldr	r3, [pc, #556]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159a:	4a8a      	ldr	r2, [pc, #552]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 800159c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015a0:	6313      	str	r3, [r2, #48]	; 0x30
 80015a2:	4b88      	ldr	r3, [pc, #544]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015aa:	60bb      	str	r3, [r7, #8]
 80015ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	607b      	str	r3, [r7, #4]
 80015b2:	4b84      	ldr	r3, [pc, #528]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	4a83      	ldr	r2, [pc, #524]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 80015b8:	f043 0308 	orr.w	r3, r3, #8
 80015bc:	6313      	str	r3, [r2, #48]	; 0x30
 80015be:	4b81      	ldr	r3, [pc, #516]	; (80017c4 <MX_GPIO_Init+0x2f0>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	f003 0308 	and.w	r3, r3, #8
 80015c6:	607b      	str	r3, [r7, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin, GPIO_PIN_RESET);
 80015ca:	2200      	movs	r2, #0
 80015cc:	f248 4184 	movw	r1, #33924	; 0x8484
 80015d0:	487d      	ldr	r0, [pc, #500]	; (80017c8 <MX_GPIO_Init+0x2f4>)
 80015d2:	f004 f9d1 	bl	8005978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin, GPIO_PIN_RESET);
 80015d6:	2200      	movs	r2, #0
 80015d8:	f44f 4144 	mov.w	r1, #50176	; 0xc400
 80015dc:	487b      	ldr	r0, [pc, #492]	; (80017cc <MX_GPIO_Init+0x2f8>)
 80015de:	f004 f9cb 	bl	8005978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin, GPIO_PIN_RESET);
 80015e2:	2200      	movs	r2, #0
 80015e4:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80015e8:	4879      	ldr	r0, [pc, #484]	; (80017d0 <MX_GPIO_Init+0x2fc>)
 80015ea:	f004 f9c5 	bl	8005978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_LEDF_GPIO_Port, OUT_LEDF_Pin, GPIO_PIN_RESET);
 80015ee:	2200      	movs	r2, #0
 80015f0:	2108      	movs	r1, #8
 80015f2:	4878      	ldr	r0, [pc, #480]	; (80017d4 <MX_GPIO_Init+0x300>)
 80015f4:	f004 f9c0 	bl	8005978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|OUT_VR_PWR_Pin
 80015f8:	2200      	movs	r2, #0
 80015fa:	f645 2126 	movw	r1, #23078	; 0x5a26
 80015fe:	4876      	ldr	r0, [pc, #472]	; (80017d8 <MX_GPIO_Init+0x304>)
 8001600:	f004 f9ba 	bl	8005978 <HAL_GPIO_WritePin>
                          |OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin|OUT_EJ_Arming_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_SX_CS_Pin|GPIO_PIN_8|POWER_ON_EXT_LED_Pin, GPIO_PIN_RESET);
 8001604:	2200      	movs	r2, #0
 8001606:	f44f 5198 	mov.w	r1, #4864	; 0x1300
 800160a:	4874      	ldr	r0, [pc, #464]	; (80017dc <MX_GPIO_Init+0x308>)
 800160c:	f004 f9b4 	bl	8005978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8001610:	2200      	movs	r2, #0
 8001612:	f647 41f0 	movw	r1, #31984	; 0x7cf0
 8001616:	4872      	ldr	r0, [pc, #456]	; (80017e0 <MX_GPIO_Init+0x30c>)
 8001618:	f004 f9ae 	bl	8005978 <HAL_GPIO_WritePin>
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin;
 800161c:	f248 4384 	movw	r3, #33924	; 0x8484
 8001620:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001622:	2301      	movs	r3, #1
 8001624:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162a:	2300      	movs	r3, #0
 800162c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800162e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001632:	4619      	mov	r1, r3
 8001634:	4864      	ldr	r0, [pc, #400]	; (80017c8 <MX_GPIO_Init+0x2f4>)
 8001636:	f003 fff3 	bl	8005620 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin;
 800163a:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 800163e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001640:	2301      	movs	r3, #1
 8001642:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	2300      	movs	r3, #0
 8001646:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001648:	2300      	movs	r3, #0
 800164a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800164c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001650:	4619      	mov	r1, r3
 8001652:	485e      	ldr	r0, [pc, #376]	; (80017cc <MX_GPIO_Init+0x2f8>)
 8001654:	f003 ffe4 	bl	8005620 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_Button_Pin;
 8001658:	2301      	movs	r3, #1
 800165a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800165c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001660:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Button_GPIO_Port, &GPIO_InitStruct);
 8001666:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800166a:	4619      	mov	r1, r3
 800166c:	4858      	ldr	r0, [pc, #352]	; (80017d0 <MX_GPIO_Init+0x2fc>)
 800166e:	f003 ffd7 	bl	8005620 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin;
 8001672:	f44f 7387 	mov.w	r3, #270	; 0x10e
 8001676:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001678:	2301      	movs	r3, #1
 800167a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001680:	2300      	movs	r3, #0
 8001682:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001684:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001688:	4619      	mov	r1, r3
 800168a:	4851      	ldr	r0, [pc, #324]	; (80017d0 <MX_GPIO_Init+0x2fc>)
 800168c:	f003 ffc8 	bl	8005620 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_LEDF_Pin;
 8001690:	2308      	movs	r3, #8
 8001692:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001694:	2301      	movs	r3, #1
 8001696:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001698:	2300      	movs	r3, #0
 800169a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169c:	2300      	movs	r3, #0
 800169e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OUT_LEDF_GPIO_Port, &GPIO_InitStruct);
 80016a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016a4:	4619      	mov	r1, r3
 80016a6:	484b      	ldr	r0, [pc, #300]	; (80017d4 <MX_GPIO_Init+0x300>)
 80016a8:	f003 ffba 	bl	8005620 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = IN_Prop_PyroTurboValve_LimitSwitch_Pin|IN_SD_CARD_DETECT_Pin;
 80016ac:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 80016b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016b2:	2300      	movs	r3, #0
 80016b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016be:	4619      	mov	r1, r3
 80016c0:	4843      	ldr	r0, [pc, #268]	; (80017d0 <MX_GPIO_Init+0x2fc>)
 80016c2:	f003 ffad 	bl	8005620 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_Prop_ActuatedVent_Feedback_Pin;
 80016c6:	2302      	movs	r3, #2
 80016c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016ca:	2300      	movs	r3, #0
 80016cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ce:	2300      	movs	r3, #0
 80016d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_ActuatedVent_Feedback_GPIO_Port, &GPIO_InitStruct);
 80016d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016d6:	4619      	mov	r1, r3
 80016d8:	4840      	ldr	r0, [pc, #256]	; (80017dc <MX_GPIO_Init+0x308>)
 80016da:	f003 ffa1 	bl	8005620 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_2_Pin;
 80016de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016e4:	2300      	movs	r3, #0
 80016e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_PyroValve_Cont_2_GPIO_Port, &GPIO_InitStruct);
 80016ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016f0:	4619      	mov	r1, r3
 80016f2:	4836      	ldr	r0, [pc, #216]	; (80017cc <MX_GPIO_Init+0x2f8>)
 80016f4:	f003 ff94 	bl	8005620 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_1_Pin|SX_BUSY_Pin|SX_DIO_Pin|IN_EJ_Main_Cont_Pin
 80016f8:	f242 4319 	movw	r3, #9241	; 0x2419
 80016fc:	627b      	str	r3, [r7, #36]	; 0x24
                          |IN_EJ_Drogue_Cont_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016fe:	2300      	movs	r3, #0
 8001700:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001706:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800170a:	4619      	mov	r1, r3
 800170c:	4832      	ldr	r0, [pc, #200]	; (80017d8 <MX_GPIO_Init+0x304>)
 800170e:	f003 ff87 	bl	8005620 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|OUT_VR_PWR_Pin
 8001712:	f645 2326 	movw	r3, #23078	; 0x5a26
 8001716:	627b      	str	r3, [r7, #36]	; 0x24
                          |OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin|OUT_EJ_Arming_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001718:	2301      	movs	r3, #1
 800171a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171c:	2300      	movs	r3, #0
 800171e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001720:	2300      	movs	r3, #0
 8001722:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001724:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001728:	4619      	mov	r1, r3
 800172a:	482b      	ldr	r0, [pc, #172]	; (80017d8 <MX_GPIO_Init+0x304>)
 800172c:	f003 ff78 	bl	8005620 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = PAYLOAD_I2C_EN_Pin|IN_XTend_Continuity_Pin;
 8001730:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001734:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001736:	2300      	movs	r3, #0
 8001738:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800173e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001742:	4619      	mov	r1, r3
 8001744:	4820      	ldr	r0, [pc, #128]	; (80017c8 <MX_GPIO_Init+0x2f4>)
 8001746:	f003 ff6b 	bl	8005620 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB8 PBPin */
  GPIO_InitStruct.Pin = SPI2_SX_CS_Pin|GPIO_PIN_8|POWER_ON_EXT_LED_Pin;
 800174a:	f44f 5398 	mov.w	r3, #4864	; 0x1300
 800174e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001750:	2301      	movs	r3, #1
 8001752:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001754:	2300      	movs	r3, #0
 8001756:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001758:	2300      	movs	r3, #0
 800175a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001760:	4619      	mov	r1, r3
 8001762:	481e      	ldr	r0, [pc, #120]	; (80017dc <MX_GPIO_Init+0x308>)
 8001764:	f003 ff5c 	bl	8005620 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8001768:	f647 43f0 	movw	r3, #31984	; 0x7cf0
 800176c:	627b      	str	r3, [r7, #36]	; 0x24
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800176e:	2301      	movs	r3, #1
 8001770:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001776:	2300      	movs	r3, #0
 8001778:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800177a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800177e:	4619      	mov	r1, r3
 8001780:	4817      	ldr	r0, [pc, #92]	; (80017e0 <MX_GPIO_Init+0x30c>)
 8001782:	f003 ff4d 	bl	8005620 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SX_BANDPASS_FILTER_Pin;
 8001786:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800178a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800178c:	2300      	movs	r3, #0
 800178e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SX_BANDPASS_FILTER_GPIO_Port, &GPIO_InitStruct);
 8001794:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001798:	4619      	mov	r1, r3
 800179a:	4811      	ldr	r0, [pc, #68]	; (80017e0 <MX_GPIO_Init+0x30c>)
 800179c:	f003 ff40 	bl	8005620 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = EXTI_LPS22HH_DRDY_Pin|EXTI_ISM330DCL_INT2_Pin|EXTI_LSM6DSR_INT1_Pin;
 80017a0:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80017a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017a6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80017aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017b4:	4619      	mov	r1, r3
 80017b6:	4808      	ldr	r0, [pc, #32]	; (80017d8 <MX_GPIO_Init+0x304>)
 80017b8:	f003 ff32 	bl	8005620 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80017bc:	2200      	movs	r2, #0
 80017be:	2105      	movs	r1, #5
 80017c0:	2006      	movs	r0, #6
 80017c2:	e00f      	b.n	80017e4 <MX_GPIO_Init+0x310>
 80017c4:	40023800 	.word	0x40023800
 80017c8:	40021000 	.word	0x40021000
 80017cc:	40021400 	.word	0x40021400
 80017d0:	40020800 	.word	0x40020800
 80017d4:	40020000 	.word	0x40020000
 80017d8:	40021800 	.word	0x40021800
 80017dc:	40020400 	.word	0x40020400
 80017e0:	40020c00 	.word	0x40020c00
 80017e4:	f003 fef2 	bl	80055cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80017e8:	2006      	movs	r0, #6
 80017ea:	f003 ff0b 	bl	8005604 <HAL_NVIC_EnableIRQ>

}
 80017ee:	bf00      	nop
 80017f0:	3738      	adds	r7, #56	; 0x38
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop

080017f8 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80017fc:	4b1b      	ldr	r3, [pc, #108]	; (800186c <MX_I2C2_Init+0x74>)
 80017fe:	4a1c      	ldr	r2, [pc, #112]	; (8001870 <MX_I2C2_Init+0x78>)
 8001800:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001802:	4b1a      	ldr	r3, [pc, #104]	; (800186c <MX_I2C2_Init+0x74>)
 8001804:	4a1b      	ldr	r2, [pc, #108]	; (8001874 <MX_I2C2_Init+0x7c>)
 8001806:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001808:	4b18      	ldr	r3, [pc, #96]	; (800186c <MX_I2C2_Init+0x74>)
 800180a:	2200      	movs	r2, #0
 800180c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800180e:	4b17      	ldr	r3, [pc, #92]	; (800186c <MX_I2C2_Init+0x74>)
 8001810:	2200      	movs	r2, #0
 8001812:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001814:	4b15      	ldr	r3, [pc, #84]	; (800186c <MX_I2C2_Init+0x74>)
 8001816:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800181a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800181c:	4b13      	ldr	r3, [pc, #76]	; (800186c <MX_I2C2_Init+0x74>)
 800181e:	2200      	movs	r2, #0
 8001820:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001822:	4b12      	ldr	r3, [pc, #72]	; (800186c <MX_I2C2_Init+0x74>)
 8001824:	2200      	movs	r2, #0
 8001826:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001828:	4b10      	ldr	r3, [pc, #64]	; (800186c <MX_I2C2_Init+0x74>)
 800182a:	2200      	movs	r2, #0
 800182c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800182e:	4b0f      	ldr	r3, [pc, #60]	; (800186c <MX_I2C2_Init+0x74>)
 8001830:	2200      	movs	r2, #0
 8001832:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001834:	480d      	ldr	r0, [pc, #52]	; (800186c <MX_I2C2_Init+0x74>)
 8001836:	f004 f8dd 	bl	80059f4 <HAL_I2C_Init>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001840:	f000 f9ae 	bl	8001ba0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001844:	2100      	movs	r1, #0
 8001846:	4809      	ldr	r0, [pc, #36]	; (800186c <MX_I2C2_Init+0x74>)
 8001848:	f005 f893 	bl	8006972 <HAL_I2CEx_ConfigAnalogFilter>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001852:	f000 f9a5 	bl	8001ba0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001856:	2100      	movs	r1, #0
 8001858:	4804      	ldr	r0, [pc, #16]	; (800186c <MX_I2C2_Init+0x74>)
 800185a:	f005 f8c6 	bl	80069ea <HAL_I2CEx_ConfigDigitalFilter>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001864:	f000 f99c 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001868:	bf00      	nop
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20005024 	.word	0x20005024
 8001870:	40005800 	.word	0x40005800
 8001874:	000186a0 	.word	0x000186a0

08001878 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800187c:	4b1b      	ldr	r3, [pc, #108]	; (80018ec <MX_I2C3_Init+0x74>)
 800187e:	4a1c      	ldr	r2, [pc, #112]	; (80018f0 <MX_I2C3_Init+0x78>)
 8001880:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001882:	4b1a      	ldr	r3, [pc, #104]	; (80018ec <MX_I2C3_Init+0x74>)
 8001884:	4a1b      	ldr	r2, [pc, #108]	; (80018f4 <MX_I2C3_Init+0x7c>)
 8001886:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001888:	4b18      	ldr	r3, [pc, #96]	; (80018ec <MX_I2C3_Init+0x74>)
 800188a:	2200      	movs	r2, #0
 800188c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800188e:	4b17      	ldr	r3, [pc, #92]	; (80018ec <MX_I2C3_Init+0x74>)
 8001890:	2200      	movs	r2, #0
 8001892:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001894:	4b15      	ldr	r3, [pc, #84]	; (80018ec <MX_I2C3_Init+0x74>)
 8001896:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800189a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800189c:	4b13      	ldr	r3, [pc, #76]	; (80018ec <MX_I2C3_Init+0x74>)
 800189e:	2200      	movs	r2, #0
 80018a0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80018a2:	4b12      	ldr	r3, [pc, #72]	; (80018ec <MX_I2C3_Init+0x74>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018a8:	4b10      	ldr	r3, [pc, #64]	; (80018ec <MX_I2C3_Init+0x74>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018ae:	4b0f      	ldr	r3, [pc, #60]	; (80018ec <MX_I2C3_Init+0x74>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80018b4:	480d      	ldr	r0, [pc, #52]	; (80018ec <MX_I2C3_Init+0x74>)
 80018b6:	f004 f89d 	bl	80059f4 <HAL_I2C_Init>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80018c0:	f000 f96e 	bl	8001ba0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018c4:	2100      	movs	r1, #0
 80018c6:	4809      	ldr	r0, [pc, #36]	; (80018ec <MX_I2C3_Init+0x74>)
 80018c8:	f005 f853 	bl	8006972 <HAL_I2CEx_ConfigAnalogFilter>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80018d2:	f000 f965 	bl	8001ba0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80018d6:	2100      	movs	r1, #0
 80018d8:	4804      	ldr	r0, [pc, #16]	; (80018ec <MX_I2C3_Init+0x74>)
 80018da:	f005 f886 	bl	80069ea <HAL_I2CEx_ConfigDigitalFilter>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80018e4:	f000 f95c 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80018e8:	bf00      	nop
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20004fd0 	.word	0x20004fd0
 80018f0:	40005c00 	.word	0x40005c00
 80018f4:	000186a0 	.word	0x000186a0

080018f8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b08c      	sub	sp, #48	; 0x30
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001900:	f107 031c 	add.w	r3, r7, #28
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	605a      	str	r2, [r3, #4]
 800190a:	609a      	str	r2, [r3, #8]
 800190c:	60da      	str	r2, [r3, #12]
 800190e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a42      	ldr	r2, [pc, #264]	; (8001a20 <HAL_I2C_MspInit+0x128>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d12d      	bne.n	8001976 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	61bb      	str	r3, [r7, #24]
 800191e:	4b41      	ldr	r3, [pc, #260]	; (8001a24 <HAL_I2C_MspInit+0x12c>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	4a40      	ldr	r2, [pc, #256]	; (8001a24 <HAL_I2C_MspInit+0x12c>)
 8001924:	f043 0302 	orr.w	r3, r3, #2
 8001928:	6313      	str	r3, [r2, #48]	; 0x30
 800192a:	4b3e      	ldr	r3, [pc, #248]	; (8001a24 <HAL_I2C_MspInit+0x12c>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	61bb      	str	r3, [r7, #24]
 8001934:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001936:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800193a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800193c:	2312      	movs	r3, #18
 800193e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001940:	2301      	movs	r3, #1
 8001942:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001944:	2303      	movs	r3, #3
 8001946:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001948:	2304      	movs	r3, #4
 800194a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800194c:	f107 031c 	add.w	r3, r7, #28
 8001950:	4619      	mov	r1, r3
 8001952:	4835      	ldr	r0, [pc, #212]	; (8001a28 <HAL_I2C_MspInit+0x130>)
 8001954:	f003 fe64 	bl	8005620 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001958:	2300      	movs	r3, #0
 800195a:	617b      	str	r3, [r7, #20]
 800195c:	4b31      	ldr	r3, [pc, #196]	; (8001a24 <HAL_I2C_MspInit+0x12c>)
 800195e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001960:	4a30      	ldr	r2, [pc, #192]	; (8001a24 <HAL_I2C_MspInit+0x12c>)
 8001962:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001966:	6413      	str	r3, [r2, #64]	; 0x40
 8001968:	4b2e      	ldr	r3, [pc, #184]	; (8001a24 <HAL_I2C_MspInit+0x12c>)
 800196a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001970:	617b      	str	r3, [r7, #20]
 8001972:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001974:	e050      	b.n	8001a18 <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C3)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a2c      	ldr	r2, [pc, #176]	; (8001a2c <HAL_I2C_MspInit+0x134>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d14b      	bne.n	8001a18 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001980:	2300      	movs	r3, #0
 8001982:	613b      	str	r3, [r7, #16]
 8001984:	4b27      	ldr	r3, [pc, #156]	; (8001a24 <HAL_I2C_MspInit+0x12c>)
 8001986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001988:	4a26      	ldr	r2, [pc, #152]	; (8001a24 <HAL_I2C_MspInit+0x12c>)
 800198a:	f043 0304 	orr.w	r3, r3, #4
 800198e:	6313      	str	r3, [r2, #48]	; 0x30
 8001990:	4b24      	ldr	r3, [pc, #144]	; (8001a24 <HAL_I2C_MspInit+0x12c>)
 8001992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001994:	f003 0304 	and.w	r3, r3, #4
 8001998:	613b      	str	r3, [r7, #16]
 800199a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199c:	2300      	movs	r3, #0
 800199e:	60fb      	str	r3, [r7, #12]
 80019a0:	4b20      	ldr	r3, [pc, #128]	; (8001a24 <HAL_I2C_MspInit+0x12c>)
 80019a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a4:	4a1f      	ldr	r2, [pc, #124]	; (8001a24 <HAL_I2C_MspInit+0x12c>)
 80019a6:	f043 0301 	orr.w	r3, r3, #1
 80019aa:	6313      	str	r3, [r2, #48]	; 0x30
 80019ac:	4b1d      	ldr	r3, [pc, #116]	; (8001a24 <HAL_I2C_MspInit+0x12c>)
 80019ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b0:	f003 0301 	and.w	r3, r3, #1
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019be:	2312      	movs	r3, #18
 80019c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019c2:	2301      	movs	r3, #1
 80019c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c6:	2303      	movs	r3, #3
 80019c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80019ca:	2304      	movs	r3, #4
 80019cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ce:	f107 031c 	add.w	r3, r7, #28
 80019d2:	4619      	mov	r1, r3
 80019d4:	4816      	ldr	r0, [pc, #88]	; (8001a30 <HAL_I2C_MspInit+0x138>)
 80019d6:	f003 fe23 	bl	8005620 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80019da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019e0:	2312      	movs	r3, #18
 80019e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019e4:	2301      	movs	r3, #1
 80019e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e8:	2303      	movs	r3, #3
 80019ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80019ec:	2304      	movs	r3, #4
 80019ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f0:	f107 031c 	add.w	r3, r7, #28
 80019f4:	4619      	mov	r1, r3
 80019f6:	480f      	ldr	r0, [pc, #60]	; (8001a34 <HAL_I2C_MspInit+0x13c>)
 80019f8:	f003 fe12 	bl	8005620 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80019fc:	2300      	movs	r3, #0
 80019fe:	60bb      	str	r3, [r7, #8]
 8001a00:	4b08      	ldr	r3, [pc, #32]	; (8001a24 <HAL_I2C_MspInit+0x12c>)
 8001a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a04:	4a07      	ldr	r2, [pc, #28]	; (8001a24 <HAL_I2C_MspInit+0x12c>)
 8001a06:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001a0a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a0c:	4b05      	ldr	r3, [pc, #20]	; (8001a24 <HAL_I2C_MspInit+0x12c>)
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a10:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001a14:	60bb      	str	r3, [r7, #8]
 8001a16:	68bb      	ldr	r3, [r7, #8]
}
 8001a18:	bf00      	nop
 8001a1a:	3730      	adds	r7, #48	; 0x30
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	40005800 	.word	0x40005800
 8001a24:	40023800 	.word	0x40023800
 8001a28:	40020400 	.word	0x40020400
 8001a2c:	40005c00 	.word	0x40005c00
 8001a30:	40020800 	.word	0x40020800
 8001a34:	40020000 	.word	0x40020000

08001a38 <main>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int main(void){
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
	MRT_STM_Init();
 8001a3c:	f000 f87c 	bl	8001b38 <MRT_STM_Init>
	println("\r\n\r\nSTM Init...OK");
 8001a40:	4805      	ldr	r0, [pc, #20]	; (8001a58 <main+0x20>)
 8001a42:	f7ff fae3 	bl	800100c <println>

	MRT_Init();
 8001a46:	f7ff fb15 	bl	8001074 <MRT_Init>

	println("\r\n/****Starting FC****/\r\n");
 8001a4a:	4804      	ldr	r0, [pc, #16]	; (8001a5c <main+0x24>)
 8001a4c:	f7ff fade 	bl	800100c <println>

	return 1;
 8001a50:	2301      	movs	r3, #1
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	08017138 	.word	0x08017138
 8001a5c:	0801714c 	.word	0x0801714c

08001a60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b094      	sub	sp, #80	; 0x50
 8001a64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a66:	f107 0320 	add.w	r3, r7, #32
 8001a6a:	2230      	movs	r2, #48	; 0x30
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f010 fe74 	bl	801275c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a74:	f107 030c 	add.w	r3, r7, #12
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
 8001a80:	60da      	str	r2, [r3, #12]
 8001a82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a84:	2300      	movs	r3, #0
 8001a86:	60bb      	str	r3, [r7, #8]
 8001a88:	4b29      	ldr	r3, [pc, #164]	; (8001b30 <SystemClock_Config+0xd0>)
 8001a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8c:	4a28      	ldr	r2, [pc, #160]	; (8001b30 <SystemClock_Config+0xd0>)
 8001a8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a92:	6413      	str	r3, [r2, #64]	; 0x40
 8001a94:	4b26      	ldr	r3, [pc, #152]	; (8001b30 <SystemClock_Config+0xd0>)
 8001a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a9c:	60bb      	str	r3, [r7, #8]
 8001a9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	607b      	str	r3, [r7, #4]
 8001aa4:	4b23      	ldr	r3, [pc, #140]	; (8001b34 <SystemClock_Config+0xd4>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001aac:	4a21      	ldr	r2, [pc, #132]	; (8001b34 <SystemClock_Config+0xd4>)
 8001aae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ab2:	6013      	str	r3, [r2, #0]
 8001ab4:	4b1f      	ldr	r3, [pc, #124]	; (8001b34 <SystemClock_Config+0xd4>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001abc:	607b      	str	r3, [r7, #4]
 8001abe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001ac0:	2309      	movs	r3, #9
 8001ac2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ac4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001aca:	2301      	movs	r3, #1
 8001acc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ad2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ad6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001ad8:	2308      	movs	r3, #8
 8001ada:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001adc:	2348      	movs	r3, #72	; 0x48
 8001ade:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ae8:	f107 0320 	add.w	r3, r7, #32
 8001aec:	4618      	mov	r0, r3
 8001aee:	f005 ff73 	bl	80079d8 <HAL_RCC_OscConfig>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001af8:	f000 f852 	bl	8001ba0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001afc:	230f      	movs	r3, #15
 8001afe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001b00:	2301      	movs	r3, #1
 8001b02:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b04:	2300      	movs	r3, #0
 8001b06:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b0c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b12:	f107 030c 	add.w	r3, r7, #12
 8001b16:	2100      	movs	r1, #0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f006 f9d5 	bl	8007ec8 <HAL_RCC_ClockConfig>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001b24:	f000 f83c 	bl	8001ba0 <Error_Handler>
  }
}
 8001b28:	bf00      	nop
 8001b2a:	3750      	adds	r7, #80	; 0x50
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40007000 	.word	0x40007000

08001b38 <MRT_STM_Init>:

/* USER CODE BEGIN 4 */

void MRT_STM_Init(void){
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
	HAL_Init();
 8001b3c:	f003 f9b6 	bl	8004eac <HAL_Init>
	SystemClock_Config();
 8001b40:	f7ff ff8e 	bl	8001a60 <SystemClock_Config>

	MX_GPIO_Init();
 8001b44:	f7ff fcc6 	bl	80014d4 <MX_GPIO_Init>
	MX_ADC1_Init();
 8001b48:	f7ff fc2e 	bl	80013a8 <MX_ADC1_Init>
	MX_I2C2_Init();
 8001b4c:	f7ff fe54 	bl	80017f8 <MX_I2C2_Init>
	MX_I2C3_Init();
 8001b50:	f7ff fe92 	bl	8001878 <MX_I2C3_Init>
	MX_SPI2_Init();
 8001b54:	f000 f8e8 	bl	8001d28 <MX_SPI2_Init>
	MX_SPI4_Init();
 8001b58:	f000 f91c 	bl	8001d94 <MX_SPI4_Init>
	MX_SPI5_Init();
 8001b5c:	f000 f950 	bl	8001e00 <MX_SPI5_Init>
	MX_TIM2_Init();
 8001b60:	f000 fb0e 	bl	8002180 <MX_TIM2_Init>
	MX_UART8_Init();
 8001b64:	f000 fbda 	bl	800231c <MX_UART8_Init>
	MX_USART3_UART_Init();
 8001b68:	f000 fc02 	bl	8002370 <MX_USART3_UART_Init>
	MX_USART6_UART_Init();
 8001b6c:	f000 fc2a 	bl	80023c4 <MX_USART6_UART_Init>
	MX_RTC_Init();
 8001b70:	f000 f81c 	bl	8001bac <MX_RTC_Init>
	//MX_IWDG_Init(); TODO ADDED IN MRT_Init()
	MX_FATFS_Init();
 8001b74:	f00a fa6c 	bl	800c050 <MX_FATFS_Init>
}
 8001b78:	bf00      	nop
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a04      	ldr	r2, [pc, #16]	; (8001b9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d101      	bne.n	8001b92 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001b8e:	f003 f9af 	bl	8004ef0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40001000 	.word	0x40001000

08001ba0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ba4:	b672      	cpsid	i
}
 8001ba6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ba8:	e7fe      	b.n	8001ba8 <Error_Handler+0x8>
	...

08001bac <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b090      	sub	sp, #64	; 0x40
 8001bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001bb2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]
 8001bbc:	609a      	str	r2, [r3, #8]
 8001bbe:	60da      	str	r2, [r3, #12]
 8001bc0:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8001bc6:	463b      	mov	r3, r7
 8001bc8:	2228      	movs	r2, #40	; 0x28
 8001bca:	2100      	movs	r1, #0
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f010 fdc5 	bl	801275c <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001bd2:	4b3a      	ldr	r3, [pc, #232]	; (8001cbc <MX_RTC_Init+0x110>)
 8001bd4:	4a3a      	ldr	r2, [pc, #232]	; (8001cc0 <MX_RTC_Init+0x114>)
 8001bd6:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001bd8:	4b38      	ldr	r3, [pc, #224]	; (8001cbc <MX_RTC_Init+0x110>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001bde:	4b37      	ldr	r3, [pc, #220]	; (8001cbc <MX_RTC_Init+0x110>)
 8001be0:	227f      	movs	r2, #127	; 0x7f
 8001be2:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001be4:	4b35      	ldr	r3, [pc, #212]	; (8001cbc <MX_RTC_Init+0x110>)
 8001be6:	22ff      	movs	r2, #255	; 0xff
 8001be8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001bea:	4b34      	ldr	r3, [pc, #208]	; (8001cbc <MX_RTC_Init+0x110>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001bf0:	4b32      	ldr	r3, [pc, #200]	; (8001cbc <MX_RTC_Init+0x110>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001bf6:	4b31      	ldr	r3, [pc, #196]	; (8001cbc <MX_RTC_Init+0x110>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001bfc:	482f      	ldr	r0, [pc, #188]	; (8001cbc <MX_RTC_Init+0x110>)
 8001bfe:	f006 fd4d 	bl	800869c <HAL_RTC_Init>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001c08:	f7ff ffca 	bl	8001ba0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8001c12:	2300      	movs	r3, #0
 8001c14:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001c22:	2300      	movs	r3, #0
 8001c24:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001c26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4823      	ldr	r0, [pc, #140]	; (8001cbc <MX_RTC_Init+0x110>)
 8001c30:	f006 fdc5 	bl	80087be <HAL_RTC_SetTime>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8001c3a:	f7ff ffb1 	bl	8001ba0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8001c44:	2301      	movs	r3, #1
 8001c46:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 8001c50:	2300      	movs	r3, #0
 8001c52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001c56:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4817      	ldr	r0, [pc, #92]	; (8001cbc <MX_RTC_Init+0x110>)
 8001c60:	f006 fe6a 	bl	8008938 <HAL_RTC_SetDate>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001c6a:	f7ff ff99 	bl	8001ba0 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8001c72:	2301      	movs	r3, #1
 8001c74:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001c76:	2300      	movs	r3, #0
 8001c78:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001c86:	2300      	movs	r3, #0
 8001c88:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001c92:	2301      	movs	r3, #1
 8001c94:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001c98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c9c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001c9e:	463b      	mov	r3, r7
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4805      	ldr	r0, [pc, #20]	; (8001cbc <MX_RTC_Init+0x110>)
 8001ca6:	f006 feef 	bl	8008a88 <HAL_RTC_SetAlarm_IT>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001cb0:	f7ff ff76 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001cb4:	bf00      	nop
 8001cb6:	3740      	adds	r7, #64	; 0x40
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	20005078 	.word	0x20005078
 8001cc0:	40002800 	.word	0x40002800

08001cc4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08e      	sub	sp, #56	; 0x38
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ccc:	f107 0308 	add.w	r3, r7, #8
 8001cd0:	2230      	movs	r2, #48	; 0x30
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f010 fd41 	bl	801275c <memset>
  if(rtcHandle->Instance==RTC)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a10      	ldr	r2, [pc, #64]	; (8001d20 <HAL_RTC_MspInit+0x5c>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d119      	bne.n	8001d18 <HAL_RTC_MspInit+0x54>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001ce4:	2320      	movs	r3, #32
 8001ce6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001ce8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cec:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cee:	f107 0308 	add.w	r3, r7, #8
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f006 fb14 	bl	8008320 <HAL_RCCEx_PeriphCLKConfig>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001cfe:	f7ff ff4f 	bl	8001ba0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001d02:	4b08      	ldr	r3, [pc, #32]	; (8001d24 <HAL_RTC_MspInit+0x60>)
 8001d04:	2201      	movs	r2, #1
 8001d06:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	2105      	movs	r1, #5
 8001d0c:	2029      	movs	r0, #41	; 0x29
 8001d0e:	f003 fc5d 	bl	80055cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001d12:	2029      	movs	r0, #41	; 0x29
 8001d14:	f003 fc76 	bl	8005604 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001d18:	bf00      	nop
 8001d1a:	3738      	adds	r7, #56	; 0x38
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40002800 	.word	0x40002800
 8001d24:	42470e3c 	.word	0x42470e3c

08001d28 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi4;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001d2c:	4b17      	ldr	r3, [pc, #92]	; (8001d8c <MX_SPI2_Init+0x64>)
 8001d2e:	4a18      	ldr	r2, [pc, #96]	; (8001d90 <MX_SPI2_Init+0x68>)
 8001d30:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d32:	4b16      	ldr	r3, [pc, #88]	; (8001d8c <MX_SPI2_Init+0x64>)
 8001d34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d38:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d3a:	4b14      	ldr	r3, [pc, #80]	; (8001d8c <MX_SPI2_Init+0x64>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d40:	4b12      	ldr	r3, [pc, #72]	; (8001d8c <MX_SPI2_Init+0x64>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d46:	4b11      	ldr	r3, [pc, #68]	; (8001d8c <MX_SPI2_Init+0x64>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d4c:	4b0f      	ldr	r3, [pc, #60]	; (8001d8c <MX_SPI2_Init+0x64>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d52:	4b0e      	ldr	r3, [pc, #56]	; (8001d8c <MX_SPI2_Init+0x64>)
 8001d54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d58:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d5a:	4b0c      	ldr	r3, [pc, #48]	; (8001d8c <MX_SPI2_Init+0x64>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d60:	4b0a      	ldr	r3, [pc, #40]	; (8001d8c <MX_SPI2_Init+0x64>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d66:	4b09      	ldr	r3, [pc, #36]	; (8001d8c <MX_SPI2_Init+0x64>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d6c:	4b07      	ldr	r3, [pc, #28]	; (8001d8c <MX_SPI2_Init+0x64>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001d72:	4b06      	ldr	r3, [pc, #24]	; (8001d8c <MX_SPI2_Init+0x64>)
 8001d74:	220a      	movs	r2, #10
 8001d76:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001d78:	4804      	ldr	r0, [pc, #16]	; (8001d8c <MX_SPI2_Init+0x64>)
 8001d7a:	f007 f9a1 	bl	80090c0 <HAL_SPI_Init>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001d84:	f7ff ff0c 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001d88:	bf00      	nop
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	20005098 	.word	0x20005098
 8001d90:	40003800 	.word	0x40003800

08001d94 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8001d98:	4b17      	ldr	r3, [pc, #92]	; (8001df8 <MX_SPI4_Init+0x64>)
 8001d9a:	4a18      	ldr	r2, [pc, #96]	; (8001dfc <MX_SPI4_Init+0x68>)
 8001d9c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001d9e:	4b16      	ldr	r3, [pc, #88]	; (8001df8 <MX_SPI4_Init+0x64>)
 8001da0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001da4:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001da6:	4b14      	ldr	r3, [pc, #80]	; (8001df8 <MX_SPI4_Init+0x64>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001dac:	4b12      	ldr	r3, [pc, #72]	; (8001df8 <MX_SPI4_Init+0x64>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001db2:	4b11      	ldr	r3, [pc, #68]	; (8001df8 <MX_SPI4_Init+0x64>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001db8:	4b0f      	ldr	r3, [pc, #60]	; (8001df8 <MX_SPI4_Init+0x64>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001dbe:	4b0e      	ldr	r3, [pc, #56]	; (8001df8 <MX_SPI4_Init+0x64>)
 8001dc0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dc4:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001dc6:	4b0c      	ldr	r3, [pc, #48]	; (8001df8 <MX_SPI4_Init+0x64>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001dcc:	4b0a      	ldr	r3, [pc, #40]	; (8001df8 <MX_SPI4_Init+0x64>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dd2:	4b09      	ldr	r3, [pc, #36]	; (8001df8 <MX_SPI4_Init+0x64>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dd8:	4b07      	ldr	r3, [pc, #28]	; (8001df8 <MX_SPI4_Init+0x64>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8001dde:	4b06      	ldr	r3, [pc, #24]	; (8001df8 <MX_SPI4_Init+0x64>)
 8001de0:	220a      	movs	r2, #10
 8001de2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001de4:	4804      	ldr	r0, [pc, #16]	; (8001df8 <MX_SPI4_Init+0x64>)
 8001de6:	f007 f96b 	bl	80090c0 <HAL_SPI_Init>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8001df0:	f7ff fed6 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001df4:	bf00      	nop
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	20005148 	.word	0x20005148
 8001dfc:	40013400 	.word	0x40013400

08001e00 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8001e04:	4b17      	ldr	r3, [pc, #92]	; (8001e64 <MX_SPI5_Init+0x64>)
 8001e06:	4a18      	ldr	r2, [pc, #96]	; (8001e68 <MX_SPI5_Init+0x68>)
 8001e08:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001e0a:	4b16      	ldr	r3, [pc, #88]	; (8001e64 <MX_SPI5_Init+0x64>)
 8001e0c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e10:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001e12:	4b14      	ldr	r3, [pc, #80]	; (8001e64 <MX_SPI5_Init+0x64>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e18:	4b12      	ldr	r3, [pc, #72]	; (8001e64 <MX_SPI5_Init+0x64>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e1e:	4b11      	ldr	r3, [pc, #68]	; (8001e64 <MX_SPI5_Init+0x64>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e24:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <MX_SPI5_Init+0x64>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001e2a:	4b0e      	ldr	r3, [pc, #56]	; (8001e64 <MX_SPI5_Init+0x64>)
 8001e2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e30:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e32:	4b0c      	ldr	r3, [pc, #48]	; (8001e64 <MX_SPI5_Init+0x64>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e38:	4b0a      	ldr	r3, [pc, #40]	; (8001e64 <MX_SPI5_Init+0x64>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e3e:	4b09      	ldr	r3, [pc, #36]	; (8001e64 <MX_SPI5_Init+0x64>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e44:	4b07      	ldr	r3, [pc, #28]	; (8001e64 <MX_SPI5_Init+0x64>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001e4a:	4b06      	ldr	r3, [pc, #24]	; (8001e64 <MX_SPI5_Init+0x64>)
 8001e4c:	220a      	movs	r2, #10
 8001e4e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001e50:	4804      	ldr	r0, [pc, #16]	; (8001e64 <MX_SPI5_Init+0x64>)
 8001e52:	f007 f935 	bl	80090c0 <HAL_SPI_Init>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001e5c:	f7ff fea0 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	200050f0 	.word	0x200050f0
 8001e68:	40015000 	.word	0x40015000

08001e6c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b08e      	sub	sp, #56	; 0x38
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
 8001e80:	60da      	str	r2, [r3, #12]
 8001e82:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a4c      	ldr	r2, [pc, #304]	; (8001fbc <HAL_SPI_MspInit+0x150>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d12d      	bne.n	8001eea <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	623b      	str	r3, [r7, #32]
 8001e92:	4b4b      	ldr	r3, [pc, #300]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	4a4a      	ldr	r2, [pc, #296]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001e98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e9e:	4b48      	ldr	r3, [pc, #288]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ea6:	623b      	str	r3, [r7, #32]
 8001ea8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eaa:	2300      	movs	r3, #0
 8001eac:	61fb      	str	r3, [r7, #28]
 8001eae:	4b44      	ldr	r3, [pc, #272]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb2:	4a43      	ldr	r2, [pc, #268]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001eb4:	f043 0302 	orr.w	r3, r3, #2
 8001eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eba:	4b41      	ldr	r3, [pc, #260]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	61fb      	str	r3, [r7, #28]
 8001ec4:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001ec6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001eca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ed8:	2305      	movs	r3, #5
 8001eda:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001edc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4838      	ldr	r0, [pc, #224]	; (8001fc4 <HAL_SPI_MspInit+0x158>)
 8001ee4:	f003 fb9c 	bl	8005620 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8001ee8:	e064      	b.n	8001fb4 <HAL_SPI_MspInit+0x148>
  else if(spiHandle->Instance==SPI4)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a36      	ldr	r2, [pc, #216]	; (8001fc8 <HAL_SPI_MspInit+0x15c>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d12d      	bne.n	8001f50 <HAL_SPI_MspInit+0xe4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	61bb      	str	r3, [r7, #24]
 8001ef8:	4b31      	ldr	r3, [pc, #196]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001efa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001efc:	4a30      	ldr	r2, [pc, #192]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001efe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f02:	6453      	str	r3, [r2, #68]	; 0x44
 8001f04:	4b2e      	ldr	r3, [pc, #184]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f0c:	61bb      	str	r3, [r7, #24]
 8001f0e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f10:	2300      	movs	r3, #0
 8001f12:	617b      	str	r3, [r7, #20]
 8001f14:	4b2a      	ldr	r3, [pc, #168]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f18:	4a29      	ldr	r2, [pc, #164]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001f1a:	f043 0310 	orr.w	r3, r3, #16
 8001f1e:	6313      	str	r3, [r2, #48]	; 0x30
 8001f20:	4b27      	ldr	r3, [pc, #156]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f24:	f003 0310 	and.w	r3, r3, #16
 8001f28:	617b      	str	r3, [r7, #20]
 8001f2a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8001f2c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001f30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f32:	2302      	movs	r3, #2
 8001f34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f36:	2300      	movs	r3, #0
 8001f38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001f3e:	2305      	movs	r3, #5
 8001f40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f46:	4619      	mov	r1, r3
 8001f48:	4820      	ldr	r0, [pc, #128]	; (8001fcc <HAL_SPI_MspInit+0x160>)
 8001f4a:	f003 fb69 	bl	8005620 <HAL_GPIO_Init>
}
 8001f4e:	e031      	b.n	8001fb4 <HAL_SPI_MspInit+0x148>
  else if(spiHandle->Instance==SPI5)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a1e      	ldr	r2, [pc, #120]	; (8001fd0 <HAL_SPI_MspInit+0x164>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d12c      	bne.n	8001fb4 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	613b      	str	r3, [r7, #16]
 8001f5e:	4b18      	ldr	r3, [pc, #96]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f62:	4a17      	ldr	r2, [pc, #92]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001f64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f68:	6453      	str	r3, [r2, #68]	; 0x44
 8001f6a:	4b15      	ldr	r3, [pc, #84]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f72:	613b      	str	r3, [r7, #16]
 8001f74:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f76:	2300      	movs	r3, #0
 8001f78:	60fb      	str	r3, [r7, #12]
 8001f7a:	4b11      	ldr	r3, [pc, #68]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7e:	4a10      	ldr	r2, [pc, #64]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001f80:	f043 0320 	orr.w	r3, r3, #32
 8001f84:	6313      	str	r3, [r2, #48]	; 0x30
 8001f86:	4b0e      	ldr	r3, [pc, #56]	; (8001fc0 <HAL_SPI_MspInit+0x154>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8a:	f003 0320 	and.w	r3, r3, #32
 8001f8e:	60fb      	str	r3, [r7, #12]
 8001f90:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001f92:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001f96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f98:	2302      	movs	r3, #2
 8001f9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001fa4:	2305      	movs	r3, #5
 8001fa6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fa8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fac:	4619      	mov	r1, r3
 8001fae:	4809      	ldr	r0, [pc, #36]	; (8001fd4 <HAL_SPI_MspInit+0x168>)
 8001fb0:	f003 fb36 	bl	8005620 <HAL_GPIO_Init>
}
 8001fb4:	bf00      	nop
 8001fb6:	3738      	adds	r7, #56	; 0x38
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	40003800 	.word	0x40003800
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	40020400 	.word	0x40020400
 8001fc8:	40013400 	.word	0x40013400
 8001fcc:	40021000 	.word	0x40021000
 8001fd0:	40015000 	.word	0x40015000
 8001fd4:	40021400 	.word	0x40021400

08001fd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	607b      	str	r3, [r7, #4]
 8001fe2:	4b12      	ldr	r3, [pc, #72]	; (800202c <HAL_MspInit+0x54>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe6:	4a11      	ldr	r2, [pc, #68]	; (800202c <HAL_MspInit+0x54>)
 8001fe8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fec:	6453      	str	r3, [r2, #68]	; 0x44
 8001fee:	4b0f      	ldr	r3, [pc, #60]	; (800202c <HAL_MspInit+0x54>)
 8001ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ff6:	607b      	str	r3, [r7, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	603b      	str	r3, [r7, #0]
 8001ffe:	4b0b      	ldr	r3, [pc, #44]	; (800202c <HAL_MspInit+0x54>)
 8002000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002002:	4a0a      	ldr	r2, [pc, #40]	; (800202c <HAL_MspInit+0x54>)
 8002004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002008:	6413      	str	r3, [r2, #64]	; 0x40
 800200a:	4b08      	ldr	r3, [pc, #32]	; (800202c <HAL_MspInit+0x54>)
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002012:	603b      	str	r3, [r7, #0]
 8002014:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002016:	2200      	movs	r2, #0
 8002018:	210f      	movs	r1, #15
 800201a:	f06f 0001 	mvn.w	r0, #1
 800201e:	f003 fad5 	bl	80055cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002022:	bf00      	nop
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	40023800 	.word	0x40023800

08002030 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08c      	sub	sp, #48	; 0x30
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002038:	2300      	movs	r3, #0
 800203a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800203c:	2300      	movs	r3, #0
 800203e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002040:	2200      	movs	r2, #0
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	2036      	movs	r0, #54	; 0x36
 8002046:	f003 fac1 	bl	80055cc <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800204a:	2036      	movs	r0, #54	; 0x36
 800204c:	f003 fada 	bl	8005604 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002050:	2300      	movs	r3, #0
 8002052:	60fb      	str	r3, [r7, #12]
 8002054:	4b1f      	ldr	r3, [pc, #124]	; (80020d4 <HAL_InitTick+0xa4>)
 8002056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002058:	4a1e      	ldr	r2, [pc, #120]	; (80020d4 <HAL_InitTick+0xa4>)
 800205a:	f043 0310 	orr.w	r3, r3, #16
 800205e:	6413      	str	r3, [r2, #64]	; 0x40
 8002060:	4b1c      	ldr	r3, [pc, #112]	; (80020d4 <HAL_InitTick+0xa4>)
 8002062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002064:	f003 0310 	and.w	r3, r3, #16
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800206c:	f107 0210 	add.w	r2, r7, #16
 8002070:	f107 0314 	add.w	r3, r7, #20
 8002074:	4611      	mov	r1, r2
 8002076:	4618      	mov	r0, r3
 8002078:	f006 f920 	bl	80082bc <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800207c:	f006 f8f6 	bl	800826c <HAL_RCC_GetPCLK1Freq>
 8002080:	4603      	mov	r3, r0
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002088:	4a13      	ldr	r2, [pc, #76]	; (80020d8 <HAL_InitTick+0xa8>)
 800208a:	fba2 2303 	umull	r2, r3, r2, r3
 800208e:	0c9b      	lsrs	r3, r3, #18
 8002090:	3b01      	subs	r3, #1
 8002092:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002094:	4b11      	ldr	r3, [pc, #68]	; (80020dc <HAL_InitTick+0xac>)
 8002096:	4a12      	ldr	r2, [pc, #72]	; (80020e0 <HAL_InitTick+0xb0>)
 8002098:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800209a:	4b10      	ldr	r3, [pc, #64]	; (80020dc <HAL_InitTick+0xac>)
 800209c:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020a0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80020a2:	4a0e      	ldr	r2, [pc, #56]	; (80020dc <HAL_InitTick+0xac>)
 80020a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020a6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80020a8:	4b0c      	ldr	r3, [pc, #48]	; (80020dc <HAL_InitTick+0xac>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ae:	4b0b      	ldr	r3, [pc, #44]	; (80020dc <HAL_InitTick+0xac>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80020b4:	4809      	ldr	r0, [pc, #36]	; (80020dc <HAL_InitTick+0xac>)
 80020b6:	f007 fdab 	bl	8009c10 <HAL_TIM_Base_Init>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d104      	bne.n	80020ca <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80020c0:	4806      	ldr	r0, [pc, #24]	; (80020dc <HAL_InitTick+0xac>)
 80020c2:	f007 fdf5 	bl	8009cb0 <HAL_TIM_Base_Start_IT>
 80020c6:	4603      	mov	r3, r0
 80020c8:	e000      	b.n	80020cc <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3730      	adds	r7, #48	; 0x30
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40023800 	.word	0x40023800
 80020d8:	431bde83 	.word	0x431bde83
 80020dc:	200051a0 	.word	0x200051a0
 80020e0:	40001000 	.word	0x40001000

080020e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020e8:	e7fe      	b.n	80020e8 <NMI_Handler+0x4>

080020ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020ea:	b480      	push	{r7}
 80020ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020ee:	e7fe      	b.n	80020ee <HardFault_Handler+0x4>

080020f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f4:	e7fe      	b.n	80020f4 <MemManage_Handler+0x4>

080020f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020fa:	e7fe      	b.n	80020fa <BusFault_Handler+0x4>

080020fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002100:	e7fe      	b.n	8002100 <UsageFault_Handler+0x4>

08002102 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002106:	bf00      	nop
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002114:	2001      	movs	r0, #1
 8002116:	f003 fc49 	bl	80059ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
	...

08002120 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002124:	4802      	ldr	r0, [pc, #8]	; (8002130 <RTC_Alarm_IRQHandler+0x10>)
 8002126:	f006 fde7 	bl	8008cf8 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800212a:	bf00      	nop
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	20005078 	.word	0x20005078

08002134 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002138:	4802      	ldr	r0, [pc, #8]	; (8002144 <TIM6_DAC_IRQHandler+0x10>)
 800213a:	f007 fe82 	bl	8009e42 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	200051a0 	.word	0x200051a0

08002148 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800214c:	4802      	ldr	r0, [pc, #8]	; (8002158 <OTG_FS_IRQHandler+0x10>)
 800214e:	f004 fc8b 	bl	8006a68 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002152:	bf00      	nop
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	200064e4 	.word	0x200064e4

0800215c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002160:	4b06      	ldr	r3, [pc, #24]	; (800217c <SystemInit+0x20>)
 8002162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002166:	4a05      	ldr	r2, [pc, #20]	; (800217c <SystemInit+0x20>)
 8002168:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800216c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002170:	bf00      	nop
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08e      	sub	sp, #56	; 0x38
 8002184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002186:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
 800218e:	605a      	str	r2, [r3, #4]
 8002190:	609a      	str	r2, [r3, #8]
 8002192:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002194:	f107 0320 	add.w	r3, r7, #32
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800219e:	1d3b      	adds	r3, r7, #4
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	60da      	str	r2, [r3, #12]
 80021aa:	611a      	str	r2, [r3, #16]
 80021ac:	615a      	str	r2, [r3, #20]
 80021ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021b0:	4b2d      	ldr	r3, [pc, #180]	; (8002268 <MX_TIM2_Init+0xe8>)
 80021b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 80021b8:	4b2b      	ldr	r3, [pc, #172]	; (8002268 <MX_TIM2_Init+0xe8>)
 80021ba:	2259      	movs	r2, #89	; 0x59
 80021bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021be:	4b2a      	ldr	r3, [pc, #168]	; (8002268 <MX_TIM2_Init+0xe8>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 400-1;
 80021c4:	4b28      	ldr	r3, [pc, #160]	; (8002268 <MX_TIM2_Init+0xe8>)
 80021c6:	f240 128f 	movw	r2, #399	; 0x18f
 80021ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021cc:	4b26      	ldr	r3, [pc, #152]	; (8002268 <MX_TIM2_Init+0xe8>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021d2:	4b25      	ldr	r3, [pc, #148]	; (8002268 <MX_TIM2_Init+0xe8>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021d8:	4823      	ldr	r0, [pc, #140]	; (8002268 <MX_TIM2_Init+0xe8>)
 80021da:	f007 fd19 	bl	8009c10 <HAL_TIM_Base_Init>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80021e4:	f7ff fcdc 	bl	8001ba0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021ec:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80021ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021f2:	4619      	mov	r1, r3
 80021f4:	481c      	ldr	r0, [pc, #112]	; (8002268 <MX_TIM2_Init+0xe8>)
 80021f6:	f007 ffef 	bl	800a1d8 <HAL_TIM_ConfigClockSource>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002200:	f7ff fcce 	bl	8001ba0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002204:	4818      	ldr	r0, [pc, #96]	; (8002268 <MX_TIM2_Init+0xe8>)
 8002206:	f007 fdc3 	bl	8009d90 <HAL_TIM_PWM_Init>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002210:	f7ff fcc6 	bl	8001ba0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002214:	2320      	movs	r3, #32
 8002216:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002218:	2300      	movs	r3, #0
 800221a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800221c:	f107 0320 	add.w	r3, r7, #32
 8002220:	4619      	mov	r1, r3
 8002222:	4811      	ldr	r0, [pc, #68]	; (8002268 <MX_TIM2_Init+0xe8>)
 8002224:	f008 fbb2 	bl	800a98c <HAL_TIMEx_MasterConfigSynchronization>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800222e:	f7ff fcb7 	bl	8001ba0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002232:	2360      	movs	r3, #96	; 0x60
 8002234:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 8002236:	2364      	movs	r3, #100	; 0x64
 8002238:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800223a:	2300      	movs	r3, #0
 800223c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800223e:	2300      	movs	r3, #0
 8002240:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002242:	1d3b      	adds	r3, r7, #4
 8002244:	2208      	movs	r2, #8
 8002246:	4619      	mov	r1, r3
 8002248:	4807      	ldr	r0, [pc, #28]	; (8002268 <MX_TIM2_Init+0xe8>)
 800224a:	f007 ff03 	bl	800a054 <HAL_TIM_PWM_ConfigChannel>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002254:	f7ff fca4 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002258:	4803      	ldr	r0, [pc, #12]	; (8002268 <MX_TIM2_Init+0xe8>)
 800225a:	f000 f827 	bl	80022ac <HAL_TIM_MspPostInit>

}
 800225e:	bf00      	nop
 8002260:	3738      	adds	r7, #56	; 0x38
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	200051e8 	.word	0x200051e8

0800226c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800227c:	d10d      	bne.n	800229a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800227e:	2300      	movs	r3, #0
 8002280:	60fb      	str	r3, [r7, #12]
 8002282:	4b09      	ldr	r3, [pc, #36]	; (80022a8 <HAL_TIM_Base_MspInit+0x3c>)
 8002284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002286:	4a08      	ldr	r2, [pc, #32]	; (80022a8 <HAL_TIM_Base_MspInit+0x3c>)
 8002288:	f043 0301 	orr.w	r3, r3, #1
 800228c:	6413      	str	r3, [r2, #64]	; 0x40
 800228e:	4b06      	ldr	r3, [pc, #24]	; (80022a8 <HAL_TIM_Base_MspInit+0x3c>)
 8002290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	60fb      	str	r3, [r7, #12]
 8002298:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800229a:	bf00      	nop
 800229c:	3714      	adds	r7, #20
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	40023800 	.word	0x40023800

080022ac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b088      	sub	sp, #32
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b4:	f107 030c 	add.w	r3, r7, #12
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	60da      	str	r2, [r3, #12]
 80022c2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022cc:	d11d      	bne.n	800230a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	60bb      	str	r3, [r7, #8]
 80022d2:	4b10      	ldr	r3, [pc, #64]	; (8002314 <HAL_TIM_MspPostInit+0x68>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d6:	4a0f      	ldr	r2, [pc, #60]	; (8002314 <HAL_TIM_MspPostInit+0x68>)
 80022d8:	f043 0301 	orr.w	r3, r3, #1
 80022dc:	6313      	str	r3, [r2, #48]	; 0x30
 80022de:	4b0d      	ldr	r3, [pc, #52]	; (8002314 <HAL_TIM_MspPostInit+0x68>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	60bb      	str	r3, [r7, #8]
 80022e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 80022ea:	2304      	movs	r3, #4
 80022ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ee:	2302      	movs	r3, #2
 80022f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f2:	2300      	movs	r3, #0
 80022f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f6:	2300      	movs	r3, #0
 80022f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80022fa:	2301      	movs	r3, #1
 80022fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 80022fe:	f107 030c 	add.w	r3, r7, #12
 8002302:	4619      	mov	r1, r3
 8002304:	4804      	ldr	r0, [pc, #16]	; (8002318 <HAL_TIM_MspPostInit+0x6c>)
 8002306:	f003 f98b 	bl	8005620 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800230a:	bf00      	nop
 800230c:	3720      	adds	r7, #32
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	40023800 	.word	0x40023800
 8002318:	40020000 	.word	0x40020000

0800231c <MX_UART8_Init>:
UART_HandleTypeDef huart3;
UART_HandleTypeDef huart6;

/* UART8 init function */
void MX_UART8_Init(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8002320:	4b11      	ldr	r3, [pc, #68]	; (8002368 <MX_UART8_Init+0x4c>)
 8002322:	4a12      	ldr	r2, [pc, #72]	; (800236c <MX_UART8_Init+0x50>)
 8002324:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8002326:	4b10      	ldr	r3, [pc, #64]	; (8002368 <MX_UART8_Init+0x4c>)
 8002328:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800232c:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 800232e:	4b0e      	ldr	r3, [pc, #56]	; (8002368 <MX_UART8_Init+0x4c>)
 8002330:	2200      	movs	r2, #0
 8002332:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8002334:	4b0c      	ldr	r3, [pc, #48]	; (8002368 <MX_UART8_Init+0x4c>)
 8002336:	2200      	movs	r2, #0
 8002338:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 800233a:	4b0b      	ldr	r3, [pc, #44]	; (8002368 <MX_UART8_Init+0x4c>)
 800233c:	2200      	movs	r2, #0
 800233e:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8002340:	4b09      	ldr	r3, [pc, #36]	; (8002368 <MX_UART8_Init+0x4c>)
 8002342:	220c      	movs	r2, #12
 8002344:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002346:	4b08      	ldr	r3, [pc, #32]	; (8002368 <MX_UART8_Init+0x4c>)
 8002348:	2200      	movs	r2, #0
 800234a:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 800234c:	4b06      	ldr	r3, [pc, #24]	; (8002368 <MX_UART8_Init+0x4c>)
 800234e:	2200      	movs	r2, #0
 8002350:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8002352:	4805      	ldr	r0, [pc, #20]	; (8002368 <MX_UART8_Init+0x4c>)
 8002354:	f008 fbaa 	bl	800aaac <HAL_UART_Init>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <MX_UART8_Init+0x46>
  {
    Error_Handler();
 800235e:	f7ff fc1f 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8002362:	bf00      	nop
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	20005274 	.word	0x20005274
 800236c:	40007c00 	.word	0x40007c00

08002370 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002374:	4b11      	ldr	r3, [pc, #68]	; (80023bc <MX_USART3_UART_Init+0x4c>)
 8002376:	4a12      	ldr	r2, [pc, #72]	; (80023c0 <MX_USART3_UART_Init+0x50>)
 8002378:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800237a:	4b10      	ldr	r3, [pc, #64]	; (80023bc <MX_USART3_UART_Init+0x4c>)
 800237c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002380:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002382:	4b0e      	ldr	r3, [pc, #56]	; (80023bc <MX_USART3_UART_Init+0x4c>)
 8002384:	2200      	movs	r2, #0
 8002386:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002388:	4b0c      	ldr	r3, [pc, #48]	; (80023bc <MX_USART3_UART_Init+0x4c>)
 800238a:	2200      	movs	r2, #0
 800238c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800238e:	4b0b      	ldr	r3, [pc, #44]	; (80023bc <MX_USART3_UART_Init+0x4c>)
 8002390:	2200      	movs	r2, #0
 8002392:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002394:	4b09      	ldr	r3, [pc, #36]	; (80023bc <MX_USART3_UART_Init+0x4c>)
 8002396:	220c      	movs	r2, #12
 8002398:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800239a:	4b08      	ldr	r3, [pc, #32]	; (80023bc <MX_USART3_UART_Init+0x4c>)
 800239c:	2200      	movs	r2, #0
 800239e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80023a0:	4b06      	ldr	r3, [pc, #24]	; (80023bc <MX_USART3_UART_Init+0x4c>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80023a6:	4805      	ldr	r0, [pc, #20]	; (80023bc <MX_USART3_UART_Init+0x4c>)
 80023a8:	f008 fb80 	bl	800aaac <HAL_UART_Init>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80023b2:	f7ff fbf5 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20005230 	.word	0x20005230
 80023c0:	40004800 	.word	0x40004800

080023c4 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80023c8:	4b11      	ldr	r3, [pc, #68]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023ca:	4a12      	ldr	r2, [pc, #72]	; (8002414 <MX_USART6_UART_Init+0x50>)
 80023cc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80023ce:	4b10      	ldr	r3, [pc, #64]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023d0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80023d4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80023d6:	4b0e      	ldr	r3, [pc, #56]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023d8:	2200      	movs	r2, #0
 80023da:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80023dc:	4b0c      	ldr	r3, [pc, #48]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023de:	2200      	movs	r2, #0
 80023e0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80023e2:	4b0b      	ldr	r3, [pc, #44]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80023e8:	4b09      	ldr	r3, [pc, #36]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023ea:	220c      	movs	r2, #12
 80023ec:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023ee:	4b08      	ldr	r3, [pc, #32]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80023f4:	4b06      	ldr	r3, [pc, #24]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80023fa:	4805      	ldr	r0, [pc, #20]	; (8002410 <MX_USART6_UART_Init+0x4c>)
 80023fc:	f008 fb56 	bl	800aaac <HAL_UART_Init>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002406:	f7ff fbcb 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	200052b8 	.word	0x200052b8
 8002414:	40011400 	.word	0x40011400

08002418 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b08e      	sub	sp, #56	; 0x38
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002420:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	605a      	str	r2, [r3, #4]
 800242a:	609a      	str	r2, [r3, #8]
 800242c:	60da      	str	r2, [r3, #12]
 800242e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART8)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a4b      	ldr	r2, [pc, #300]	; (8002564 <HAL_UART_MspInit+0x14c>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d12c      	bne.n	8002494 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* UART8 clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 800243a:	2300      	movs	r3, #0
 800243c:	623b      	str	r3, [r7, #32]
 800243e:	4b4a      	ldr	r3, [pc, #296]	; (8002568 <HAL_UART_MspInit+0x150>)
 8002440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002442:	4a49      	ldr	r2, [pc, #292]	; (8002568 <HAL_UART_MspInit+0x150>)
 8002444:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002448:	6413      	str	r3, [r2, #64]	; 0x40
 800244a:	4b47      	ldr	r3, [pc, #284]	; (8002568 <HAL_UART_MspInit+0x150>)
 800244c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002452:	623b      	str	r3, [r7, #32]
 8002454:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002456:	2300      	movs	r3, #0
 8002458:	61fb      	str	r3, [r7, #28]
 800245a:	4b43      	ldr	r3, [pc, #268]	; (8002568 <HAL_UART_MspInit+0x150>)
 800245c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245e:	4a42      	ldr	r2, [pc, #264]	; (8002568 <HAL_UART_MspInit+0x150>)
 8002460:	f043 0310 	orr.w	r3, r3, #16
 8002464:	6313      	str	r3, [r2, #48]	; 0x30
 8002466:	4b40      	ldr	r3, [pc, #256]	; (8002568 <HAL_UART_MspInit+0x150>)
 8002468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246a:	f003 0310 	and.w	r3, r3, #16
 800246e:	61fb      	str	r3, [r7, #28]
 8002470:	69fb      	ldr	r3, [r7, #28]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = UART8_RX_Debug_Pin|UART8_TX_Debug_Pin;
 8002472:	2303      	movs	r3, #3
 8002474:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002476:	2302      	movs	r3, #2
 8002478:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247a:	2300      	movs	r3, #0
 800247c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800247e:	2303      	movs	r3, #3
 8002480:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8002482:	2308      	movs	r3, #8
 8002484:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002486:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800248a:	4619      	mov	r1, r3
 800248c:	4837      	ldr	r0, [pc, #220]	; (800256c <HAL_UART_MspInit+0x154>)
 800248e:	f003 f8c7 	bl	8005620 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002492:	e063      	b.n	800255c <HAL_UART_MspInit+0x144>
  else if(uartHandle->Instance==USART3)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a35      	ldr	r2, [pc, #212]	; (8002570 <HAL_UART_MspInit+0x158>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d12d      	bne.n	80024fa <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	61bb      	str	r3, [r7, #24]
 80024a2:	4b31      	ldr	r3, [pc, #196]	; (8002568 <HAL_UART_MspInit+0x150>)
 80024a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a6:	4a30      	ldr	r2, [pc, #192]	; (8002568 <HAL_UART_MspInit+0x150>)
 80024a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024ac:	6413      	str	r3, [r2, #64]	; 0x40
 80024ae:	4b2e      	ldr	r3, [pc, #184]	; (8002568 <HAL_UART_MspInit+0x150>)
 80024b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024b6:	61bb      	str	r3, [r7, #24]
 80024b8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024ba:	2300      	movs	r3, #0
 80024bc:	617b      	str	r3, [r7, #20]
 80024be:	4b2a      	ldr	r3, [pc, #168]	; (8002568 <HAL_UART_MspInit+0x150>)
 80024c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c2:	4a29      	ldr	r2, [pc, #164]	; (8002568 <HAL_UART_MspInit+0x150>)
 80024c4:	f043 0308 	orr.w	r3, r3, #8
 80024c8:	6313      	str	r3, [r2, #48]	; 0x30
 80024ca:	4b27      	ldr	r3, [pc, #156]	; (8002568 <HAL_UART_MspInit+0x150>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ce:	f003 0308 	and.w	r3, r3, #8
 80024d2:	617b      	str	r3, [r7, #20]
 80024d4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART3_TX_XTend_Pin|USART3_RX_XTend_Pin;
 80024d6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80024da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024dc:	2302      	movs	r3, #2
 80024de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e0:	2300      	movs	r3, #0
 80024e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e4:	2303      	movs	r3, #3
 80024e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80024e8:	2307      	movs	r3, #7
 80024ea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024f0:	4619      	mov	r1, r3
 80024f2:	4820      	ldr	r0, [pc, #128]	; (8002574 <HAL_UART_MspInit+0x15c>)
 80024f4:	f003 f894 	bl	8005620 <HAL_GPIO_Init>
}
 80024f8:	e030      	b.n	800255c <HAL_UART_MspInit+0x144>
  else if(uartHandle->Instance==USART6)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a1e      	ldr	r2, [pc, #120]	; (8002578 <HAL_UART_MspInit+0x160>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d12b      	bne.n	800255c <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002504:	2300      	movs	r3, #0
 8002506:	613b      	str	r3, [r7, #16]
 8002508:	4b17      	ldr	r3, [pc, #92]	; (8002568 <HAL_UART_MspInit+0x150>)
 800250a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800250c:	4a16      	ldr	r2, [pc, #88]	; (8002568 <HAL_UART_MspInit+0x150>)
 800250e:	f043 0320 	orr.w	r3, r3, #32
 8002512:	6453      	str	r3, [r2, #68]	; 0x44
 8002514:	4b14      	ldr	r3, [pc, #80]	; (8002568 <HAL_UART_MspInit+0x150>)
 8002516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002518:	f003 0320 	and.w	r3, r3, #32
 800251c:	613b      	str	r3, [r7, #16]
 800251e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002520:	2300      	movs	r3, #0
 8002522:	60fb      	str	r3, [r7, #12]
 8002524:	4b10      	ldr	r3, [pc, #64]	; (8002568 <HAL_UART_MspInit+0x150>)
 8002526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002528:	4a0f      	ldr	r2, [pc, #60]	; (8002568 <HAL_UART_MspInit+0x150>)
 800252a:	f043 0304 	orr.w	r3, r3, #4
 800252e:	6313      	str	r3, [r2, #48]	; 0x30
 8002530:	4b0d      	ldr	r3, [pc, #52]	; (8002568 <HAL_UART_MspInit+0x150>)
 8002532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002534:	f003 0304 	and.w	r3, r3, #4
 8002538:	60fb      	str	r3, [r7, #12]
 800253a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_GPS_Pin|USART6_RX_GPS_Pin;
 800253c:	23c0      	movs	r3, #192	; 0xc0
 800253e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002540:	2302      	movs	r3, #2
 8002542:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002544:	2300      	movs	r3, #0
 8002546:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002548:	2303      	movs	r3, #3
 800254a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800254c:	2308      	movs	r3, #8
 800254e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002550:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002554:	4619      	mov	r1, r3
 8002556:	4809      	ldr	r0, [pc, #36]	; (800257c <HAL_UART_MspInit+0x164>)
 8002558:	f003 f862 	bl	8005620 <HAL_GPIO_Init>
}
 800255c:	bf00      	nop
 800255e:	3738      	adds	r7, #56	; 0x38
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	40007c00 	.word	0x40007c00
 8002568:	40023800 	.word	0x40023800
 800256c:	40021000 	.word	0x40021000
 8002570:	40004800 	.word	0x40004800
 8002574:	40020c00 	.word	0x40020c00
 8002578:	40011400 	.word	0x40011400
 800257c:	40020800 	.word	0x40020800

08002580 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002580:	f8df d034 	ldr.w	sp, [pc, #52]	; 80025b8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002584:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002586:	e003      	b.n	8002590 <LoopCopyDataInit>

08002588 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002588:	4b0c      	ldr	r3, [pc, #48]	; (80025bc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800258a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800258c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800258e:	3104      	adds	r1, #4

08002590 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002590:	480b      	ldr	r0, [pc, #44]	; (80025c0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002592:	4b0c      	ldr	r3, [pc, #48]	; (80025c4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002594:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002596:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002598:	d3f6      	bcc.n	8002588 <CopyDataInit>
  ldr  r2, =_sbss
 800259a:	4a0b      	ldr	r2, [pc, #44]	; (80025c8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800259c:	e002      	b.n	80025a4 <LoopFillZerobss>

0800259e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800259e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80025a0:	f842 3b04 	str.w	r3, [r2], #4

080025a4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80025a4:	4b09      	ldr	r3, [pc, #36]	; (80025cc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80025a6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80025a8:	d3f9      	bcc.n	800259e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80025aa:	f7ff fdd7 	bl	800215c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025ae:	f010 f897 	bl	80126e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025b2:	f7ff fa41 	bl	8001a38 <main>
  bx  lr    
 80025b6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80025b8:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80025bc:	0801824c 	.word	0x0801824c
  ldr  r0, =_sdata
 80025c0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80025c4:	20000254 	.word	0x20000254
  ldr  r2, =_sbss
 80025c8:	20000254 	.word	0x20000254
  ldr  r3, = _ebss
 80025cc:	200068fc 	.word	0x200068fc

080025d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025d0:	e7fe      	b.n	80025d0 <ADC_IRQHandler>
	...

080025d4 <MRT_external_flash_Init>:


//**************************************************//
//FUNCTIONS

void MRT_external_flash_Init(void){
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0

	for (int i = 0; i < NB_OF_FLAGS; i++){
 80025da:	2300      	movs	r3, #0
 80025dc:	607b      	str	r3, [r7, #4]
 80025de:	e007      	b.n	80025f0 <MRT_external_flash_Init+0x1c>
		FLAGS_NULL_BUFFER[i] = 0; //Setup the flags null buffer for the correct number of values
 80025e0:	4a0e      	ldr	r2, [pc, #56]	; (800261c <MRT_external_flash_Init+0x48>)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4413      	add	r3, r2
 80025e6:	2200      	movs	r2, #0
 80025e8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	3301      	adds	r3, #1
 80025ee:	607b      	str	r3, [r7, #4]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2b04      	cmp	r3, #4
 80025f4:	ddf4      	ble.n	80025e0 <MRT_external_flash_Init+0xc>
	}

	if (!W25qxx_Init()) {
 80025f6:	f000 fc71 	bl	8002edc <W25qxx_Init>
 80025fa:	4603      	mov	r3, r0
 80025fc:	f083 0301 	eor.w	r3, r3, #1
 8002600:	b2db      	uxtb	r3, r3
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MRT_external_flash_Init+0x36>
		Error_Handler(); // hangs and blinks LEDF
 8002606:	f7ff facb 	bl	8001ba0 <Error_Handler>
	}
	MRT_check_for_wake_up(); //Needs to be called before getFlags() and after the W25xx_Init()
 800260a:	f001 f8f7 	bl	80037fc <MRT_check_for_wake_up>
	MRT_get_flags();
 800260e:	f000 f807 	bl	8002620 <MRT_get_flags>
}
 8002612:	bf00      	nop
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	200052fc 	.word	0x200052fc

08002620 <MRT_get_flags>:




void MRT_get_flags(void){
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0

	//Retrieve flags
	W25qxx_ReadSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8002624:	2305      	movs	r3, #5
 8002626:	2200      	movs	r2, #0
 8002628:	2101      	movs	r1, #1
 800262a:	486a      	ldr	r0, [pc, #424]	; (80027d4 <MRT_get_flags+0x1b4>)
 800262c:	f001 f830 	bl	8003690 <W25qxx_ReadSector>

	//Retrieve RTC time (last recorded)
	W25qxx_ReadSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8002630:	2303      	movs	r3, #3
 8002632:	2200      	movs	r2, #0
 8002634:	2102      	movs	r1, #2
 8002636:	4868      	ldr	r0, [pc, #416]	; (80027d8 <MRT_get_flags+0x1b8>)
 8002638:	f001 f82a 	bl	8003690 <W25qxx_ReadSector>

	//If RTC detected a wake up, update the flash memory
	if (wu_flag == 1){
 800263c:	4b67      	ldr	r3, [pc, #412]	; (80027dc <MRT_get_flags+0x1bc>)
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d10e      	bne.n	8002662 <MRT_get_flags+0x42>
		//Write the new number of wake up to external flash
		flash_flags_buffer[WU_FLAG_OFFSET] = flash_flags_buffer[WU_FLAG_OFFSET] + 1; //Update number of wake up
 8002644:	4b63      	ldr	r3, [pc, #396]	; (80027d4 <MRT_get_flags+0x1b4>)
 8002646:	785b      	ldrb	r3, [r3, #1]
 8002648:	3301      	adds	r3, #1
 800264a:	b2da      	uxtb	r2, r3
 800264c:	4b61      	ldr	r3, [pc, #388]	; (80027d4 <MRT_get_flags+0x1b4>)
 800264e:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 8002650:	2001      	movs	r0, #1
 8002652:	f000 fd95 	bl	8003180 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8002656:	2305      	movs	r3, #5
 8002658:	2200      	movs	r2, #0
 800265a:	2101      	movs	r1, #1
 800265c:	485d      	ldr	r0, [pc, #372]	; (80027d4 <MRT_get_flags+0x1b4>)
 800265e:	f000 fed9 	bl	8003414 <W25qxx_WriteSector>
	}

	//Assign each value read to their variable
	 MRT_update_flags_values();
 8002662:	f000 f8cb 	bl	80027fc <MRT_update_flags_values>


	//Check flags values
	//Reset flag
	if (reset_flag != 0 && reset_flag !=1){ //If random value (none was written)
 8002666:	4b5e      	ldr	r3, [pc, #376]	; (80027e0 <MRT_get_flags+0x1c0>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d013      	beq.n	8002696 <MRT_get_flags+0x76>
 800266e:	4b5c      	ldr	r3, [pc, #368]	; (80027e0 <MRT_get_flags+0x1c0>)
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	2b01      	cmp	r3, #1
 8002674:	d00f      	beq.n	8002696 <MRT_get_flags+0x76>
		reset_flag = 0;
 8002676:	4b5a      	ldr	r3, [pc, #360]	; (80027e0 <MRT_get_flags+0x1c0>)
 8002678:	2200      	movs	r2, #0
 800267a:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 800267c:	4b58      	ldr	r3, [pc, #352]	; (80027e0 <MRT_get_flags+0x1c0>)
 800267e:	781a      	ldrb	r2, [r3, #0]
 8002680:	4b54      	ldr	r3, [pc, #336]	; (80027d4 <MRT_get_flags+0x1b4>)
 8002682:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(1);
 8002684:	2001      	movs	r0, #1
 8002686:	f000 fd7b 	bl	8003180 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 800268a:	2305      	movs	r3, #5
 800268c:	2200      	movs	r2, #0
 800268e:	2101      	movs	r1, #1
 8002690:	4850      	ldr	r0, [pc, #320]	; (80027d4 <MRT_get_flags+0x1b4>)
 8002692:	f000 febf 	bl	8003414 <W25qxx_WriteSector>
	}

	//Wake up flag
	if (wu_flag != 0 && wu_flag !=1 && wu_flag !=2){ //If random value (none was written)
 8002696:	4b51      	ldr	r3, [pc, #324]	; (80027dc <MRT_get_flags+0x1bc>)
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d017      	beq.n	80026ce <MRT_get_flags+0xae>
 800269e:	4b4f      	ldr	r3, [pc, #316]	; (80027dc <MRT_get_flags+0x1bc>)
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d013      	beq.n	80026ce <MRT_get_flags+0xae>
 80026a6:	4b4d      	ldr	r3, [pc, #308]	; (80027dc <MRT_get_flags+0x1bc>)
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d00f      	beq.n	80026ce <MRT_get_flags+0xae>
		wu_flag = 0;
 80026ae:	4b4b      	ldr	r3, [pc, #300]	; (80027dc <MRT_get_flags+0x1bc>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[WU_FLAG_OFFSET] = wu_flag;
 80026b4:	4b49      	ldr	r3, [pc, #292]	; (80027dc <MRT_get_flags+0x1bc>)
 80026b6:	781a      	ldrb	r2, [r3, #0]
 80026b8:	4b46      	ldr	r3, [pc, #280]	; (80027d4 <MRT_get_flags+0x1b4>)
 80026ba:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 80026bc:	2001      	movs	r0, #1
 80026be:	f000 fd5f 	bl	8003180 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 80026c2:	2305      	movs	r3, #5
 80026c4:	2200      	movs	r2, #0
 80026c6:	2101      	movs	r1, #1
 80026c8:	4842      	ldr	r0, [pc, #264]	; (80027d4 <MRT_get_flags+0x1b4>)
 80026ca:	f000 fea3 	bl	8003414 <W25qxx_WriteSector>
	}

	//IWDG flag
	if (iwdg_flag != 0 && iwdg_flag !=1){ //If random value (none was written)
 80026ce:	4b45      	ldr	r3, [pc, #276]	; (80027e4 <MRT_get_flags+0x1c4>)
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d013      	beq.n	80026fe <MRT_get_flags+0xde>
 80026d6:	4b43      	ldr	r3, [pc, #268]	; (80027e4 <MRT_get_flags+0x1c4>)
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d00f      	beq.n	80026fe <MRT_get_flags+0xde>
		iwdg_flag = 0;
 80026de:	4b41      	ldr	r3, [pc, #260]	; (80027e4 <MRT_get_flags+0x1c4>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 80026e4:	4b3f      	ldr	r3, [pc, #252]	; (80027e4 <MRT_get_flags+0x1c4>)
 80026e6:	781a      	ldrb	r2, [r3, #0]
 80026e8:	4b3a      	ldr	r3, [pc, #232]	; (80027d4 <MRT_get_flags+0x1b4>)
 80026ea:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(1);
 80026ec:	2001      	movs	r0, #1
 80026ee:	f000 fd47 	bl	8003180 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 80026f2:	2305      	movs	r3, #5
 80026f4:	2200      	movs	r2, #0
 80026f6:	2101      	movs	r1, #1
 80026f8:	4836      	ldr	r0, [pc, #216]	; (80027d4 <MRT_get_flags+0x1b4>)
 80026fa:	f000 fe8b 	bl	8003414 <W25qxx_WriteSector>
	}

	//Apogee flag
	if (apogee_flag != 0 && apogee_flag !=1){ //If random value (none was written)
 80026fe:	4b3a      	ldr	r3, [pc, #232]	; (80027e8 <MRT_get_flags+0x1c8>)
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d013      	beq.n	800272e <MRT_get_flags+0x10e>
 8002706:	4b38      	ldr	r3, [pc, #224]	; (80027e8 <MRT_get_flags+0x1c8>)
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	2b01      	cmp	r3, #1
 800270c:	d00f      	beq.n	800272e <MRT_get_flags+0x10e>
		apogee_flag = 0;
 800270e:	4b36      	ldr	r3, [pc, #216]	; (80027e8 <MRT_get_flags+0x1c8>)
 8002710:	2200      	movs	r2, #0
 8002712:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[APOGEE_FLAG_OFFSET] = apogee_flag;
 8002714:	4b34      	ldr	r3, [pc, #208]	; (80027e8 <MRT_get_flags+0x1c8>)
 8002716:	781a      	ldrb	r2, [r3, #0]
 8002718:	4b2e      	ldr	r3, [pc, #184]	; (80027d4 <MRT_get_flags+0x1b4>)
 800271a:	70da      	strb	r2, [r3, #3]
		W25qxx_EraseSector(1);
 800271c:	2001      	movs	r0, #1
 800271e:	f000 fd2f 	bl	8003180 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8002722:	2305      	movs	r3, #5
 8002724:	2200      	movs	r2, #0
 8002726:	2101      	movs	r1, #1
 8002728:	482a      	ldr	r0, [pc, #168]	; (80027d4 <MRT_get_flags+0x1b4>)
 800272a:	f000 fe73 	bl	8003414 <W25qxx_WriteSector>
	}

	//Ejection state flag
	if (!(ejection_state_flag >= 0 && ejection_state_flag <=4)){ //If random value (none was written)
 800272e:	4b2f      	ldr	r3, [pc, #188]	; (80027ec <MRT_get_flags+0x1cc>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	2b04      	cmp	r3, #4
 8002734:	d90f      	bls.n	8002756 <MRT_get_flags+0x136>
		ejection_state_flag = 0;
 8002736:	4b2d      	ldr	r3, [pc, #180]	; (80027ec <MRT_get_flags+0x1cc>)
 8002738:	2200      	movs	r2, #0
 800273a:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[EJECTION_STATE_FLAG_OFFSET] = ejection_state_flag;
 800273c:	4b2b      	ldr	r3, [pc, #172]	; (80027ec <MRT_get_flags+0x1cc>)
 800273e:	781a      	ldrb	r2, [r3, #0]
 8002740:	4b24      	ldr	r3, [pc, #144]	; (80027d4 <MRT_get_flags+0x1b4>)
 8002742:	711a      	strb	r2, [r3, #4]
		W25qxx_EraseSector(1);
 8002744:	2001      	movs	r0, #1
 8002746:	f000 fd1b 	bl	8003180 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 800274a:	2305      	movs	r3, #5
 800274c:	2200      	movs	r2, #0
 800274e:	2101      	movs	r1, #1
 8002750:	4820      	ldr	r0, [pc, #128]	; (80027d4 <MRT_get_flags+0x1b4>)
 8002752:	f000 fe5f 	bl	8003414 <W25qxx_WriteSector>
	}


	//Check RTC time values
	//Hours
	if (!(prev_hours >= 0 && prev_hours < 24)){ //If random value (none was written)
 8002756:	4b26      	ldr	r3, [pc, #152]	; (80027f0 <MRT_get_flags+0x1d0>)
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	2b17      	cmp	r3, #23
 800275c:	d90f      	bls.n	800277e <MRT_get_flags+0x15e>
		prev_hours = 0;
 800275e:	4b24      	ldr	r3, [pc, #144]	; (80027f0 <MRT_get_flags+0x1d0>)
 8002760:	2200      	movs	r2, #0
 8002762:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_HOURS_OFFSET] = prev_hours;
 8002764:	4b22      	ldr	r3, [pc, #136]	; (80027f0 <MRT_get_flags+0x1d0>)
 8002766:	781a      	ldrb	r2, [r3, #0]
 8002768:	4b1b      	ldr	r3, [pc, #108]	; (80027d8 <MRT_get_flags+0x1b8>)
 800276a:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(2);
 800276c:	2002      	movs	r0, #2
 800276e:	f000 fd07 	bl	8003180 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8002772:	2303      	movs	r3, #3
 8002774:	2200      	movs	r2, #0
 8002776:	2102      	movs	r1, #2
 8002778:	4817      	ldr	r0, [pc, #92]	; (80027d8 <MRT_get_flags+0x1b8>)
 800277a:	f000 fe4b 	bl	8003414 <W25qxx_WriteSector>
	}

	//Minutes
	if (!(prev_min >= 0 && prev_min < 60)){ //If random value (none was written)
 800277e:	4b1d      	ldr	r3, [pc, #116]	; (80027f4 <MRT_get_flags+0x1d4>)
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	2b3b      	cmp	r3, #59	; 0x3b
 8002784:	d90f      	bls.n	80027a6 <MRT_get_flags+0x186>
		prev_min = 0;
 8002786:	4b1b      	ldr	r3, [pc, #108]	; (80027f4 <MRT_get_flags+0x1d4>)
 8002788:	2200      	movs	r2, #0
 800278a:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_MIN_OFFSET] = prev_min;
 800278c:	4b19      	ldr	r3, [pc, #100]	; (80027f4 <MRT_get_flags+0x1d4>)
 800278e:	781a      	ldrb	r2, [r3, #0]
 8002790:	4b11      	ldr	r3, [pc, #68]	; (80027d8 <MRT_get_flags+0x1b8>)
 8002792:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(2);
 8002794:	2002      	movs	r0, #2
 8002796:	f000 fcf3 	bl	8003180 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 800279a:	2303      	movs	r3, #3
 800279c:	2200      	movs	r2, #0
 800279e:	2102      	movs	r1, #2
 80027a0:	480d      	ldr	r0, [pc, #52]	; (80027d8 <MRT_get_flags+0x1b8>)
 80027a2:	f000 fe37 	bl	8003414 <W25qxx_WriteSector>
	}

	//Seconds
	if (!(prev_sec >= 0 && prev_sec < 60)){ //If random value (none was written)
 80027a6:	4b14      	ldr	r3, [pc, #80]	; (80027f8 <MRT_get_flags+0x1d8>)
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	2b3b      	cmp	r3, #59	; 0x3b
 80027ac:	d90f      	bls.n	80027ce <MRT_get_flags+0x1ae>
		prev_sec = 0;
 80027ae:	4b12      	ldr	r3, [pc, #72]	; (80027f8 <MRT_get_flags+0x1d8>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_SEC_OFFSET] = prev_sec;
 80027b4:	4b10      	ldr	r3, [pc, #64]	; (80027f8 <MRT_get_flags+0x1d8>)
 80027b6:	781a      	ldrb	r2, [r3, #0]
 80027b8:	4b07      	ldr	r3, [pc, #28]	; (80027d8 <MRT_get_flags+0x1b8>)
 80027ba:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(2);
 80027bc:	2002      	movs	r0, #2
 80027be:	f000 fcdf 	bl	8003180 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 80027c2:	2303      	movs	r3, #3
 80027c4:	2200      	movs	r2, #0
 80027c6:	2102      	movs	r1, #2
 80027c8:	4803      	ldr	r0, [pc, #12]	; (80027d8 <MRT_get_flags+0x1b8>)
 80027ca:	f000 fe23 	bl	8003414 <W25qxx_WriteSector>
	}
}
 80027ce:	bf00      	nop
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	20005304 	.word	0x20005304
 80027d8:	2000530c 	.word	0x2000530c
 80027dc:	20000271 	.word	0x20000271
 80027e0:	20000270 	.word	0x20000270
 80027e4:	20000272 	.word	0x20000272
 80027e8:	20000273 	.word	0x20000273
 80027ec:	20000274 	.word	0x20000274
 80027f0:	20000275 	.word	0x20000275
 80027f4:	20000276 	.word	0x20000276
 80027f8:	20000277 	.word	0x20000277

080027fc <MRT_update_flags_values>:
		flash_time_buffer[i] = *flash_time[i];
	}
}


void MRT_update_flags_values(void){
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8002802:	2300      	movs	r3, #0
 8002804:	607b      	str	r3, [r7, #4]
 8002806:	e00b      	b.n	8002820 <MRT_update_flags_values+0x24>
		*flash_flags[i] = flash_flags_buffer[i];
 8002808:	4a13      	ldr	r2, [pc, #76]	; (8002858 <MRT_update_flags_values+0x5c>)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002810:	4912      	ldr	r1, [pc, #72]	; (800285c <MRT_update_flags_values+0x60>)
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	440a      	add	r2, r1
 8002816:	7812      	ldrb	r2, [r2, #0]
 8002818:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	3301      	adds	r3, #1
 800281e:	607b      	str	r3, [r7, #4]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2b04      	cmp	r3, #4
 8002824:	ddf0      	ble.n	8002808 <MRT_update_flags_values+0xc>
	}
	for (int i = 0; i < 3; i++){
 8002826:	2300      	movs	r3, #0
 8002828:	603b      	str	r3, [r7, #0]
 800282a:	e00b      	b.n	8002844 <MRT_update_flags_values+0x48>
		*flash_time[i] = flash_time_buffer[i];
 800282c:	4a0c      	ldr	r2, [pc, #48]	; (8002860 <MRT_update_flags_values+0x64>)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002834:	490b      	ldr	r1, [pc, #44]	; (8002864 <MRT_update_flags_values+0x68>)
 8002836:	683a      	ldr	r2, [r7, #0]
 8002838:	440a      	add	r2, r1
 800283a:	7812      	ldrb	r2, [r2, #0]
 800283c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; i++){
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	3301      	adds	r3, #1
 8002842:	603b      	str	r3, [r7, #0]
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	2b02      	cmp	r3, #2
 8002848:	ddf0      	ble.n	800282c <MRT_update_flags_values+0x30>
	}
}
 800284a:	bf00      	nop
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	20000004 	.word	0x20000004
 800285c:	20005304 	.word	0x20005304
 8002860:	20000018 	.word	0x20000018
 8002864:	2000530c 	.word	0x2000530c

08002868 <myprintf>:


uint8_t extract_filename_suffix(char* filename, uint8_t len_prefix, uint32_t* num_value);
void str2upper(char* string, char* upper);

void myprintf(const char *fmt, ...) { // currently does nothing, was copied from a tutorial to make the code work
 8002868:	b40f      	push	{r0, r1, r2, r3}
 800286a:	b580      	push	{r7, lr}
 800286c:	b082      	sub	sp, #8
 800286e:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 8002870:	f107 0314 	add.w	r3, r7, #20
 8002874:	607b      	str	r3, [r7, #4]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800287e:	480a      	ldr	r0, [pc, #40]	; (80028a8 <myprintf+0x40>)
 8002880:	f011 fee6 	bl	8014650 <vsniprintf>
  va_end(args);

  //CDC_Transmit_FS((uint8_t *)buffer, strlen(buffer));
  HAL_UART_Transmit(&DEBUG_UART, (uint8_t*)buffer, strlen(buffer), -1);
 8002884:	4808      	ldr	r0, [pc, #32]	; (80028a8 <myprintf+0x40>)
 8002886:	f7fd fcb3 	bl	80001f0 <strlen>
 800288a:	4603      	mov	r3, r0
 800288c:	b29a      	uxth	r2, r3
 800288e:	f04f 33ff 	mov.w	r3, #4294967295
 8002892:	4905      	ldr	r1, [pc, #20]	; (80028a8 <myprintf+0x40>)
 8002894:	4805      	ldr	r0, [pc, #20]	; (80028ac <myprintf+0x44>)
 8002896:	f008 f956 	bl	800ab46 <HAL_UART_Transmit>

}
 800289a:	bf00      	nop
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80028a4:	b004      	add	sp, #16
 80028a6:	4770      	bx	lr
 80028a8:	2000027c 	.word	0x2000027c
 80028ac:	20005274 	.word	0x20005274

080028b0 <sd_init_dynamic_filename>:
 * creates new file of form "[prefix][number].txt"
 * where the string composed of "[prefix][number]" is 8 characters long.
 *
 */
FRESULT sd_init_dynamic_filename(char *prefix, char *header_text, char* return_filename)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b08a      	sub	sp, #40	; 0x28
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
	FRESULT fres = f_mount(&FatFs, "", 1);
 80028bc:	2201      	movs	r2, #1
 80028be:	4932      	ldr	r1, [pc, #200]	; (8002988 <sd_init_dynamic_filename+0xd8>)
 80028c0:	4832      	ldr	r0, [pc, #200]	; (800298c <sd_init_dynamic_filename+0xdc>)
 80028c2:	f00c fb05 	bl	800eed0 <f_mount>
 80028c6:	4603      	mov	r3, r0
 80028c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (fres != FR_OK) {
 80028cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d008      	beq.n	80028e6 <sd_init_dynamic_filename+0x36>
		myprintf("f_mount error (%i)\r\n", fres);
 80028d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028d8:	4619      	mov	r1, r3
 80028da:	482d      	ldr	r0, [pc, #180]	; (8002990 <sd_init_dynamic_filename+0xe0>)
 80028dc:	f7ff ffc4 	bl	8002868 <myprintf>
		return fres;
 80028e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028e4:	e04b      	b.n	800297e <sd_init_dynamic_filename+0xce>
	}

	// scan files on drive to figure out what suffix number is appropriate
	uint32_t max_used_value = 0;
 80028e6:	2300      	movs	r3, #0
 80028e8:	623b      	str	r3, [r7, #32]
	fres = scan_files("", prefix, &max_used_value);
 80028ea:	f107 0320 	add.w	r3, r7, #32
 80028ee:	461a      	mov	r2, r3
 80028f0:	68f9      	ldr	r1, [r7, #12]
 80028f2:	4825      	ldr	r0, [pc, #148]	; (8002988 <sd_init_dynamic_filename+0xd8>)
 80028f4:	f000 f884 	bl	8002a00 <scan_files>
 80028f8:	4603      	mov	r3, r0
 80028fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// create filename (max filename length in char array is 13 without LFN)
	char filename[13];
	sprintf(filename, "fc%06lu.txt", max_used_value + 1);
 80028fe:	6a3b      	ldr	r3, [r7, #32]
 8002900:	1c5a      	adds	r2, r3, #1
 8002902:	f107 0310 	add.w	r3, r7, #16
 8002906:	4923      	ldr	r1, [pc, #140]	; (8002994 <sd_init_dynamic_filename+0xe4>)
 8002908:	4618      	mov	r0, r3
 800290a:	f010 ff3b 	bl	8013784 <siprintf>
	return_filename = strcpy(return_filename, filename); // needed so that other functions can open the file!
 800290e:	f107 0310 	add.w	r3, r7, #16
 8002912:	4619      	mov	r1, r3
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f010 ff98 	bl	801384a <strcpy>
 800291a:	6078      	str	r0, [r7, #4]

	// open file (create file) on SD card
	fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 800291c:	f107 0310 	add.w	r3, r7, #16
 8002920:	221a      	movs	r2, #26
 8002922:	4619      	mov	r1, r3
 8002924:	481c      	ldr	r0, [pc, #112]	; (8002998 <sd_init_dynamic_filename+0xe8>)
 8002926:	f00c fb37 	bl	800ef98 <f_open>
 800292a:	4603      	mov	r3, r0
 800292c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (fres == FR_OK) {
 8002930:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002934:	2b00      	cmp	r3, #0
 8002936:	d11a      	bne.n	800296e <sd_init_dynamic_filename+0xbe>
		myprintf("I was able to open filename.txt for writing\r\n");
 8002938:	4818      	ldr	r0, [pc, #96]	; (800299c <sd_init_dynamic_filename+0xec>)
 800293a:	f7ff ff95 	bl	8002868 <myprintf>
	} else {
		myprintf("f_open error (%i)\r\n", fres);
		return fres;
	}
	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 800293e:	4b16      	ldr	r3, [pc, #88]	; (8002998 <sd_init_dynamic_filename+0xe8>)
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	4619      	mov	r1, r3
 8002944:	4814      	ldr	r0, [pc, #80]	; (8002998 <sd_init_dynamic_filename+0xe8>)
 8002946:	f00c ff48 	bl	800f7da <f_lseek>

	// save indicate start of new log session
	sprintf((char *)msg_buffer, "--- new logging session! ---\r\n");
 800294a:	4915      	ldr	r1, [pc, #84]	; (80029a0 <sd_init_dynamic_filename+0xf0>)
 800294c:	4815      	ldr	r0, [pc, #84]	; (80029a4 <sd_init_dynamic_filename+0xf4>)
 800294e:	f010 ff19 	bl	8013784 <siprintf>
	sd_write(&fil, msg_buffer);
 8002952:	4914      	ldr	r1, [pc, #80]	; (80029a4 <sd_init_dynamic_filename+0xf4>)
 8002954:	4810      	ldr	r0, [pc, #64]	; (8002998 <sd_init_dynamic_filename+0xe8>)
 8002956:	f000 f829 	bl	80029ac <sd_write>

	// save header row to indicate what the data is
	sd_write(&fil, (uint8_t *)header_text);
 800295a:	68b9      	ldr	r1, [r7, #8]
 800295c:	480e      	ldr	r0, [pc, #56]	; (8002998 <sd_init_dynamic_filename+0xe8>)
 800295e:	f000 f825 	bl	80029ac <sd_write>
	f_close(&fil);
 8002962:	480d      	ldr	r0, [pc, #52]	; (8002998 <sd_init_dynamic_filename+0xe8>)
 8002964:	f00c ff0a 	bl	800f77c <f_close>

	return fres;
 8002968:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800296c:	e007      	b.n	800297e <sd_init_dynamic_filename+0xce>
		myprintf("f_open error (%i)\r\n", fres);
 800296e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002972:	4619      	mov	r1, r3
 8002974:	480c      	ldr	r0, [pc, #48]	; (80029a8 <sd_init_dynamic_filename+0xf8>)
 8002976:	f7ff ff77 	bl	8002868 <myprintf>
		return fres;
 800297a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800297e:	4618      	mov	r0, r3
 8002980:	3728      	adds	r7, #40	; 0x28
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	08017168 	.word	0x08017168
 800298c:	20005310 	.word	0x20005310
 8002990:	0801716c 	.word	0x0801716c
 8002994:	080171e8 	.word	0x080171e8
 8002998:	20005d18 	.word	0x20005d18
 800299c:	08017184 	.word	0x08017184
 80029a0:	080171c8 	.word	0x080171c8
 80029a4:	20005544 	.word	0x20005544
 80029a8:	080171b4 	.word	0x080171b4

080029ac <sd_write>:
 * @brief  write buffer to file on sd card.
 * @param  fp 		file to save to
 * @param  buffer	data to write to file
 */
int8_t sd_write(FIL* fp, uint8_t* buffer)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	6039      	str	r1, [r7, #0]
	UINT bytesWrote;
	FRESULT fres = f_write(fp, buffer, strlen((char const *)buffer), &bytesWrote);
 80029b6:	6838      	ldr	r0, [r7, #0]
 80029b8:	f7fd fc1a 	bl	80001f0 <strlen>
 80029bc:	4602      	mov	r2, r0
 80029be:	f107 0308 	add.w	r3, r7, #8
 80029c2:	6839      	ldr	r1, [r7, #0]
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	f00c fcac 	bl	800f322 <f_write>
 80029ca:	4603      	mov	r3, r0
 80029cc:	73fb      	strb	r3, [r7, #15]
	if (fres == FR_OK) {
 80029ce:	7bfb      	ldrb	r3, [r7, #15]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d107      	bne.n	80029e4 <sd_write+0x38>
		myprintf("Wrote %i bytes to 'write.txt'!\r\n", bytesWrote);
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	4619      	mov	r1, r3
 80029d8:	4807      	ldr	r0, [pc, #28]	; (80029f8 <sd_write+0x4c>)
 80029da:	f7ff ff45 	bl	8002868 <myprintf>
		return bytesWrote;
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	b25b      	sxtb	r3, r3
 80029e2:	e004      	b.n	80029ee <sd_write+0x42>
	} else {
		myprintf("f_write error (%i)\r\n");
 80029e4:	4805      	ldr	r0, [pc, #20]	; (80029fc <sd_write+0x50>)
 80029e6:	f7ff ff3f 	bl	8002868 <myprintf>
		return -1;
 80029ea:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3710      	adds	r7, #16
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	080171f4 	.word	0x080171f4
 80029fc:	08017218 	.word	0x08017218

08002a00 <scan_files>:
FRESULT scan_files (
    char* path,        /* Start node to be scanned (***also used as work area***) */
	char* prefix,	   /* prefix in the filename for our datafiles */
	uint32_t* max_used_value
)
{
 8002a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a02:	b099      	sub	sp, #100	; 0x64
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
 8002a0c:	466b      	mov	r3, sp
 8002a0e:	461d      	mov	r5, r3
    DIR dir;
//    UINT i;
    static FILINFO fno;

    // does not change so make it static
    uint8_t len_prefix = strlen(prefix);
 8002a10:	68b8      	ldr	r0, [r7, #8]
 8002a12:	f7fd fbed 	bl	80001f0 <strlen>
 8002a16:	4603      	mov	r3, r0
 8002a18:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    char prefix_upper[len_prefix];
 8002a1c:	f897 405e 	ldrb.w	r4, [r7, #94]	; 0x5e
 8002a20:	4623      	mov	r3, r4
 8002a22:	3b01      	subs	r3, #1
 8002a24:	65bb      	str	r3, [r7, #88]	; 0x58
 8002a26:	b2e0      	uxtb	r0, r4
 8002a28:	f04f 0100 	mov.w	r1, #0
 8002a2c:	f04f 0200 	mov.w	r2, #0
 8002a30:	f04f 0300 	mov.w	r3, #0
 8002a34:	00cb      	lsls	r3, r1, #3
 8002a36:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002a3a:	00c2      	lsls	r2, r0, #3
 8002a3c:	b2e0      	uxtb	r0, r4
 8002a3e:	f04f 0100 	mov.w	r1, #0
 8002a42:	f04f 0200 	mov.w	r2, #0
 8002a46:	f04f 0300 	mov.w	r3, #0
 8002a4a:	00cb      	lsls	r3, r1, #3
 8002a4c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002a50:	00c2      	lsls	r2, r0, #3
 8002a52:	4623      	mov	r3, r4
 8002a54:	3307      	adds	r3, #7
 8002a56:	08db      	lsrs	r3, r3, #3
 8002a58:	00db      	lsls	r3, r3, #3
 8002a5a:	ebad 0d03 	sub.w	sp, sp, r3
 8002a5e:	466b      	mov	r3, sp
 8002a60:	3300      	adds	r3, #0
 8002a62:	657b      	str	r3, [r7, #84]	; 0x54
	str2upper(prefix, prefix_upper);
 8002a64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a66:	4619      	mov	r1, r3
 8002a68:	68b8      	ldr	r0, [r7, #8]
 8002a6a:	f000 f8ff 	bl	8002c6c <str2upper>

	*max_used_value = 0; // initialize to known minimum value
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]
	uint32_t num_files_fc = 0; // suffix on the files containing fc data already on sd card
 8002a74:	2300      	movs	r3, #0
 8002a76:	617b      	str	r3, [r7, #20]

    res = f_opendir(&dir, path);                       /* Open the directory */
 8002a78:	f107 0318 	add.w	r3, r7, #24
 8002a7c:	68f9      	ldr	r1, [r7, #12]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f00d f8fe 	bl	800fc80 <f_opendir>
 8002a84:	4603      	mov	r3, r0
 8002a86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (res == FR_OK) {
 8002a8a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d16c      	bne.n	8002b6c <scan_files+0x16c>
        for (;;) {
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8002a92:	f107 0318 	add.w	r3, r7, #24
 8002a96:	4939      	ldr	r1, [pc, #228]	; (8002b7c <scan_files+0x17c>)
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f00d f995 	bl	800fdc8 <f_readdir>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
            if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 8002aa4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d15a      	bne.n	8002b62 <scan_files+0x162>
 8002aac:	4b33      	ldr	r3, [pc, #204]	; (8002b7c <scan_files+0x17c>)
 8002aae:	7a5b      	ldrb	r3, [r3, #9]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d056      	beq.n	8002b62 <scan_files+0x162>
            if (fno.fattrib & AM_DIR) {                    /* It is a directory */
 8002ab4:	4b31      	ldr	r3, [pc, #196]	; (8002b7c <scan_files+0x17c>)
 8002ab6:	7a1b      	ldrb	r3, [r3, #8]
 8002ab8:	f003 0310 	and.w	r3, r3, #16
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d14e      	bne.n	8002b5e <scan_files+0x15e>
//                i = strlen(path);
//                sprintf(&path[i], "/%s", fno.fname);
//                res = scan_files(path, prefix, max_used_value);    /* Enter the directory */
//                if (res != FR_OK) break;
//                path[i] = 0;
            } else {                                       /* It is a file. */
 8002ac0:	466b      	mov	r3, sp
 8002ac2:	461e      	mov	r6, r3
//                printf("%s/%s\n", path, fno.fname);

            	// check if filename contains parts of our standard prefix "FC000000.txt"
            	// but first convert to uppercase to make case insensitive

            	char fname_upper[strlen((char *)fno.fname)];
 8002ac4:	482e      	ldr	r0, [pc, #184]	; (8002b80 <scan_files+0x180>)
 8002ac6:	f7fd fb93 	bl	80001f0 <strlen>
 8002aca:	4604      	mov	r4, r0
 8002acc:	4623      	mov	r3, r4
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	653b      	str	r3, [r7, #80]	; 0x50
 8002ad2:	4620      	mov	r0, r4
 8002ad4:	f04f 0100 	mov.w	r1, #0
 8002ad8:	f04f 0200 	mov.w	r2, #0
 8002adc:	f04f 0300 	mov.w	r3, #0
 8002ae0:	00cb      	lsls	r3, r1, #3
 8002ae2:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002ae6:	00c2      	lsls	r2, r0, #3
 8002ae8:	4620      	mov	r0, r4
 8002aea:	f04f 0100 	mov.w	r1, #0
 8002aee:	f04f 0200 	mov.w	r2, #0
 8002af2:	f04f 0300 	mov.w	r3, #0
 8002af6:	00cb      	lsls	r3, r1, #3
 8002af8:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002afc:	00c2      	lsls	r2, r0, #3
 8002afe:	1de3      	adds	r3, r4, #7
 8002b00:	08db      	lsrs	r3, r3, #3
 8002b02:	00db      	lsls	r3, r3, #3
 8002b04:	ebad 0d03 	sub.w	sp, sp, r3
 8002b08:	466b      	mov	r3, sp
 8002b0a:	3300      	adds	r3, #0
 8002b0c:	64fb      	str	r3, [r7, #76]	; 0x4c
            	str2upper((char *)fno.fname, fname_upper);
 8002b0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b10:	4619      	mov	r1, r3
 8002b12:	481b      	ldr	r0, [pc, #108]	; (8002b80 <scan_files+0x180>)
 8002b14:	f000 f8aa 	bl	8002c6c <str2upper>

            	int8_t contains_prefix = strncmp(fno.fname, prefix_upper, len_prefix);
 8002b18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b1a:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8002b1e:	4619      	mov	r1, r3
 8002b20:	4817      	ldr	r0, [pc, #92]	; (8002b80 <scan_files+0x180>)
 8002b22:	f010 fe9a 	bl	801385a <strncmp>
 8002b26:	4603      	mov	r3, r0
 8002b28:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b

            	if (contains_prefix == 0)
 8002b2c:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d112      	bne.n	8002b5a <scan_files+0x15a>
            	{
            		// can do error checking with status if desired
            		uint8_t status = extract_filename_suffix(fname_upper, len_prefix, &num_files_fc);
 8002b34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b36:	f107 0214 	add.w	r2, r7, #20
 8002b3a:	f897 105e 	ldrb.w	r1, [r7, #94]	; 0x5e
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f000 f820 	bl	8002b84 <extract_filename_suffix>
 8002b44:	4603      	mov	r3, r0
 8002b46:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a

            		if (num_files_fc > *max_used_value)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d202      	bcs.n	8002b5a <scan_files+0x15a>
            		{
            			*max_used_value = num_files_fc;
 8002b54:	697a      	ldr	r2, [r7, #20]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	601a      	str	r2, [r3, #0]
 8002b5a:	46b5      	mov	sp, r6
 8002b5c:	e799      	b.n	8002a92 <scan_files+0x92>
            	continue; // don't enter directory
 8002b5e:	bf00      	nop
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8002b60:	e797      	b.n	8002a92 <scan_files+0x92>
            		}
            	}
            }
        }

        f_closedir(&dir);
 8002b62:	f107 0318 	add.w	r3, r7, #24
 8002b66:	4618      	mov	r0, r3
 8002b68:	f00d f903 	bl	800fd72 <f_closedir>
    }

    return res;
 8002b6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002b70:	46ad      	mov	sp, r5
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3764      	adds	r7, #100	; 0x64
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	2000037c 	.word	0x2000037c
 8002b80:	20000385 	.word	0x20000385

08002b84 <extract_filename_suffix>:
 * which is assumed to be .txt. assumes that filename contains prefix.
 *
 * returns integer indicating success/fail: 0 = success, 1 = fail
 */
uint8_t extract_filename_suffix(char* filename, uint8_t len_prefix, uint32_t* num_value)
{
 8002b84:	b5b0      	push	{r4, r5, r7, lr}
 8002b86:	b088      	sub	sp, #32
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	607a      	str	r2, [r7, #4]
 8002b90:	72fb      	strb	r3, [r7, #11]
 8002b92:	466b      	mov	r3, sp
 8002b94:	461d      	mov	r5, r3
	uint8_t len_filename = strlen(filename);
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f7fd fb2a 	bl	80001f0 <strlen>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	77bb      	strb	r3, [r7, #30]

	// add characters between prefix and filename extension to buffer
	uint8_t len_buf = 8;
 8002ba0:	2308      	movs	r3, #8
 8002ba2:	777b      	strb	r3, [r7, #29]
	char buf[len_buf]; // filenames can't be longer than 8 characters total
 8002ba4:	7f7c      	ldrb	r4, [r7, #29]
 8002ba6:	4623      	mov	r3, r4
 8002ba8:	3b01      	subs	r3, #1
 8002baa:	61bb      	str	r3, [r7, #24]
 8002bac:	b2e0      	uxtb	r0, r4
 8002bae:	f04f 0100 	mov.w	r1, #0
 8002bb2:	f04f 0200 	mov.w	r2, #0
 8002bb6:	f04f 0300 	mov.w	r3, #0
 8002bba:	00cb      	lsls	r3, r1, #3
 8002bbc:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002bc0:	00c2      	lsls	r2, r0, #3
 8002bc2:	b2e0      	uxtb	r0, r4
 8002bc4:	f04f 0100 	mov.w	r1, #0
 8002bc8:	f04f 0200 	mov.w	r2, #0
 8002bcc:	f04f 0300 	mov.w	r3, #0
 8002bd0:	00cb      	lsls	r3, r1, #3
 8002bd2:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002bd6:	00c2      	lsls	r2, r0, #3
 8002bd8:	4623      	mov	r3, r4
 8002bda:	3307      	adds	r3, #7
 8002bdc:	08db      	lsrs	r3, r3, #3
 8002bde:	00db      	lsls	r3, r3, #3
 8002be0:	ebad 0d03 	sub.w	sp, sp, r3
 8002be4:	466b      	mov	r3, sp
 8002be6:	3300      	adds	r3, #0
 8002be8:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < len_buf; i++)
 8002bea:	2300      	movs	r3, #0
 8002bec:	77fb      	strb	r3, [r7, #31]
 8002bee:	e014      	b.n	8002c1a <extract_filename_suffix+0x96>
	{
		if (len_prefix - 1 + i < len_filename - 1) // go to end of filename
 8002bf0:	7afb      	ldrb	r3, [r7, #11]
 8002bf2:	1e5a      	subs	r2, r3, #1
 8002bf4:	7ffb      	ldrb	r3, [r7, #31]
 8002bf6:	441a      	add	r2, r3
 8002bf8:	7fbb      	ldrb	r3, [r7, #30]
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	da11      	bge.n	8002c24 <extract_filename_suffix+0xa0>
		{
			buf[i] = filename[len_prefix + i];
 8002c00:	7afa      	ldrb	r2, [r7, #11]
 8002c02:	7ffb      	ldrb	r3, [r7, #31]
 8002c04:	4413      	add	r3, r2
 8002c06:	461a      	mov	r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	441a      	add	r2, r3
 8002c0c:	7ffb      	ldrb	r3, [r7, #31]
 8002c0e:	7811      	ldrb	r1, [r2, #0]
 8002c10:	697a      	ldr	r2, [r7, #20]
 8002c12:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < len_buf; i++)
 8002c14:	7ffb      	ldrb	r3, [r7, #31]
 8002c16:	3301      	adds	r3, #1
 8002c18:	77fb      	strb	r3, [r7, #31]
 8002c1a:	7ffa      	ldrb	r2, [r7, #31]
 8002c1c:	7f7b      	ldrb	r3, [r7, #29]
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d3e6      	bcc.n	8002bf0 <extract_filename_suffix+0x6c>
 8002c22:	e000      	b.n	8002c26 <extract_filename_suffix+0xa2>
		}
		else break;
 8002c24:	bf00      	nop
	}

	// change chars to integer, strtol will strip out the .txt
	char *ptr;
	*num_value = strtol(buf, &ptr, 10);
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	f107 0110 	add.w	r1, r7, #16
 8002c2c:	220a      	movs	r2, #10
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f011 fcd8 	bl	80145e4 <strtol>
 8002c34:	4603      	mov	r3, r0
 8002c36:	461a      	mov	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	601a      	str	r2, [r3, #0]

	if (ptr == buf || *num_value == LONG_MIN || *num_value == LONG_MAX)
 8002c3c:	697a      	ldr	r2, [r7, #20]
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d00a      	beq.n	8002c5a <extract_filename_suffix+0xd6>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002c4c:	d005      	beq.n	8002c5a <extract_filename_suffix+0xd6>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d101      	bne.n	8002c5e <extract_filename_suffix+0xda>
	{
		return 1;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e000      	b.n	8002c60 <extract_filename_suffix+0xdc>
	}

	return 0;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	46ad      	mov	sp, r5
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3720      	adds	r7, #32
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002c6c <str2upper>:
/**
 * assumes that upper has enough characters in the array
 * to store the uppercase version.
 */
void str2upper(char* string, char* upper)
{
 8002c6c:	b590      	push	{r4, r7, lr}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	6039      	str	r1, [r7, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 8002c76:	2300      	movs	r3, #0
 8002c78:	73fb      	strb	r3, [r7, #15]
 8002c7a:	e019      	b.n	8002cb0 <str2upper+0x44>
	{
		upper[i] = toupper(string[i]);
 8002c7c:	7bfb      	ldrb	r3, [r7, #15]
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	4413      	add	r3, r2
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	73bb      	strb	r3, [r7, #14]
 8002c86:	7bbb      	ldrb	r3, [r7, #14]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	4a0f      	ldr	r2, [pc, #60]	; (8002cc8 <str2upper+0x5c>)
 8002c8c:	4413      	add	r3, r2
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	f003 0303 	and.w	r3, r3, #3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d102      	bne.n	8002c9e <str2upper+0x32>
 8002c98:	7bbb      	ldrb	r3, [r7, #14]
 8002c9a:	3b20      	subs	r3, #32
 8002c9c:	e000      	b.n	8002ca0 <str2upper+0x34>
 8002c9e:	7bbb      	ldrb	r3, [r7, #14]
 8002ca0:	7bfa      	ldrb	r2, [r7, #15]
 8002ca2:	6839      	ldr	r1, [r7, #0]
 8002ca4:	440a      	add	r2, r1
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	7013      	strb	r3, [r2, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 8002caa:	7bfb      	ldrb	r3, [r7, #15]
 8002cac:	3301      	adds	r3, #1
 8002cae:	73fb      	strb	r3, [r7, #15]
 8002cb0:	7bfc      	ldrb	r4, [r7, #15]
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f7fd fa9c 	bl	80001f0 <strlen>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	429c      	cmp	r4, r3
 8002cbc:	d3de      	bcc.n	8002c7c <str2upper+0x10>
	}
}
 8002cbe:	bf00      	nop
 8002cc0:	bf00      	nop
 8002cc2:	3714      	adds	r7, #20
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd90      	pop	{r4, r7, pc}
 8002cc8:	08017d80 	.word	0x08017d80

08002ccc <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b086      	sub	sp, #24
 8002cd0:	af02      	add	r7, sp, #8
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 8002cd6:	f107 020f 	add.w	r2, r7, #15
 8002cda:	1df9      	adds	r1, r7, #7
 8002cdc:	2364      	movs	r3, #100	; 0x64
 8002cde:	9300      	str	r3, [sp, #0]
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	4804      	ldr	r0, [pc, #16]	; (8002cf4 <W25qxx_Spi+0x28>)
 8002ce4:	f006 fcc2 	bl	800966c <HAL_SPI_TransmitReceive>
	return ret;
 8002ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	200050f0 	.word	0x200050f0

08002cf8 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	60fb      	str	r3, [r7, #12]
 8002d02:	2300      	movs	r3, #0
 8002d04:	60bb      	str	r3, [r7, #8]
 8002d06:	2300      	movs	r3, #0
 8002d08:	607b      	str	r3, [r7, #4]
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002d0e:	2200      	movs	r2, #0
 8002d10:	2140      	movs	r1, #64	; 0x40
 8002d12:	4813      	ldr	r0, [pc, #76]	; (8002d60 <W25qxx_ReadID+0x68>)
 8002d14:	f002 fe30 	bl	8005978 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 8002d18:	209f      	movs	r0, #159	; 0x9f
 8002d1a:	f7ff ffd7 	bl	8002ccc <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002d1e:	20a5      	movs	r0, #165	; 0xa5
 8002d20:	f7ff ffd4 	bl	8002ccc <W25qxx_Spi>
 8002d24:	4603      	mov	r3, r0
 8002d26:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002d28:	20a5      	movs	r0, #165	; 0xa5
 8002d2a:	f7ff ffcf 	bl	8002ccc <W25qxx_Spi>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002d32:	20a5      	movs	r0, #165	; 0xa5
 8002d34:	f7ff ffca 	bl	8002ccc <W25qxx_Spi>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	2140      	movs	r1, #64	; 0x40
 8002d40:	4807      	ldr	r0, [pc, #28]	; (8002d60 <W25qxx_ReadID+0x68>)
 8002d42:	f002 fe19 	bl	8005978 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	041a      	lsls	r2, r3, #16
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	021b      	lsls	r3, r3, #8
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	683a      	ldr	r2, [r7, #0]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	60fb      	str	r3, [r7, #12]
	return Temp;
 8002d56:	68fb      	ldr	r3, [r7, #12]
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3710      	adds	r7, #16
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	40020c00 	.word	0x40020c00

08002d64 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8002d64:	b590      	push	{r4, r7, lr}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	2140      	movs	r1, #64	; 0x40
 8002d6e:	4816      	ldr	r0, [pc, #88]	; (8002dc8 <W25qxx_ReadUniqID+0x64>)
 8002d70:	f002 fe02 	bl	8005978 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 8002d74:	204b      	movs	r0, #75	; 0x4b
 8002d76:	f7ff ffa9 	bl	8002ccc <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	71fb      	strb	r3, [r7, #7]
 8002d7e:	e005      	b.n	8002d8c <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002d80:	20a5      	movs	r0, #165	; 0xa5
 8002d82:	f7ff ffa3 	bl	8002ccc <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8002d86:	79fb      	ldrb	r3, [r7, #7]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	71fb      	strb	r3, [r7, #7]
 8002d8c:	79fb      	ldrb	r3, [r7, #7]
 8002d8e:	2b03      	cmp	r3, #3
 8002d90:	d9f6      	bls.n	8002d80 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 8002d92:	2300      	movs	r3, #0
 8002d94:	71bb      	strb	r3, [r7, #6]
 8002d96:	e00b      	b.n	8002db0 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002d98:	79bc      	ldrb	r4, [r7, #6]
 8002d9a:	20a5      	movs	r0, #165	; 0xa5
 8002d9c:	f7ff ff96 	bl	8002ccc <W25qxx_Spi>
 8002da0:	4603      	mov	r3, r0
 8002da2:	461a      	mov	r2, r3
 8002da4:	4b09      	ldr	r3, [pc, #36]	; (8002dcc <W25qxx_ReadUniqID+0x68>)
 8002da6:	4423      	add	r3, r4
 8002da8:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 8002daa:	79bb      	ldrb	r3, [r7, #6]
 8002dac:	3301      	adds	r3, #1
 8002dae:	71bb      	strb	r3, [r7, #6]
 8002db0:	79bb      	ldrb	r3, [r7, #6]
 8002db2:	2b07      	cmp	r3, #7
 8002db4:	d9f0      	bls.n	8002d98 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002db6:	2201      	movs	r2, #1
 8002db8:	2140      	movs	r1, #64	; 0x40
 8002dba:	4803      	ldr	r0, [pc, #12]	; (8002dc8 <W25qxx_ReadUniqID+0x64>)
 8002dbc:	f002 fddc 	bl	8005978 <HAL_GPIO_WritePin>
}
 8002dc0:	bf00      	nop
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd90      	pop	{r4, r7, pc}
 8002dc8:	40020c00 	.word	0x40020c00
 8002dcc:	20005f48 	.word	0x20005f48

08002dd0 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	2140      	movs	r1, #64	; 0x40
 8002dd8:	4807      	ldr	r0, [pc, #28]	; (8002df8 <W25qxx_WriteEnable+0x28>)
 8002dda:	f002 fdcd 	bl	8005978 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8002dde:	2006      	movs	r0, #6
 8002de0:	f7ff ff74 	bl	8002ccc <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002de4:	2201      	movs	r2, #1
 8002de6:	2140      	movs	r1, #64	; 0x40
 8002de8:	4803      	ldr	r0, [pc, #12]	; (8002df8 <W25qxx_WriteEnable+0x28>)
 8002dea:	f002 fdc5 	bl	8005978 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 8002dee:	2001      	movs	r0, #1
 8002df0:	f00d f8e0 	bl	800ffb4 <osDelay>
}
 8002df4:	bf00      	nop
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	40020c00 	.word	0x40020c00

08002dfc <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	4603      	mov	r3, r0
 8002e04:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8002e06:	2300      	movs	r3, #0
 8002e08:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	2140      	movs	r1, #64	; 0x40
 8002e0e:	481c      	ldr	r0, [pc, #112]	; (8002e80 <W25qxx_ReadStatusRegister+0x84>)
 8002e10:	f002 fdb2 	bl	8005978 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8002e14:	79fb      	ldrb	r3, [r7, #7]
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d10c      	bne.n	8002e34 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 8002e1a:	2005      	movs	r0, #5
 8002e1c:	f7ff ff56 	bl	8002ccc <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002e20:	20a5      	movs	r0, #165	; 0xa5
 8002e22:	f7ff ff53 	bl	8002ccc <W25qxx_Spi>
 8002e26:	4603      	mov	r3, r0
 8002e28:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 8002e2a:	4a16      	ldr	r2, [pc, #88]	; (8002e84 <W25qxx_ReadStatusRegister+0x88>)
 8002e2c:	7bfb      	ldrb	r3, [r7, #15]
 8002e2e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 8002e32:	e01b      	b.n	8002e6c <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8002e34:	79fb      	ldrb	r3, [r7, #7]
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d10c      	bne.n	8002e54 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 8002e3a:	2035      	movs	r0, #53	; 0x35
 8002e3c:	f7ff ff46 	bl	8002ccc <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002e40:	20a5      	movs	r0, #165	; 0xa5
 8002e42:	f7ff ff43 	bl	8002ccc <W25qxx_Spi>
 8002e46:	4603      	mov	r3, r0
 8002e48:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 8002e4a:	4a0e      	ldr	r2, [pc, #56]	; (8002e84 <W25qxx_ReadStatusRegister+0x88>)
 8002e4c:	7bfb      	ldrb	r3, [r7, #15]
 8002e4e:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 8002e52:	e00b      	b.n	8002e6c <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8002e54:	2015      	movs	r0, #21
 8002e56:	f7ff ff39 	bl	8002ccc <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002e5a:	20a5      	movs	r0, #165	; 0xa5
 8002e5c:	f7ff ff36 	bl	8002ccc <W25qxx_Spi>
 8002e60:	4603      	mov	r3, r0
 8002e62:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8002e64:	4a07      	ldr	r2, [pc, #28]	; (8002e84 <W25qxx_ReadStatusRegister+0x88>)
 8002e66:	7bfb      	ldrb	r3, [r7, #15]
 8002e68:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	2140      	movs	r1, #64	; 0x40
 8002e70:	4803      	ldr	r0, [pc, #12]	; (8002e80 <W25qxx_ReadStatusRegister+0x84>)
 8002e72:	f002 fd81 	bl	8005978 <HAL_GPIO_WritePin>
	return status;
 8002e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	40020c00 	.word	0x40020c00
 8002e84:	20005f48 	.word	0x20005f48

08002e88 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8002e8c:	2001      	movs	r0, #1
 8002e8e:	f00d f891 	bl	800ffb4 <osDelay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002e92:	2200      	movs	r2, #0
 8002e94:	2140      	movs	r1, #64	; 0x40
 8002e96:	480f      	ldr	r0, [pc, #60]	; (8002ed4 <W25qxx_WaitForWriteEnd+0x4c>)
 8002e98:	f002 fd6e 	bl	8005978 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8002e9c:	2005      	movs	r0, #5
 8002e9e:	f7ff ff15 	bl	8002ccc <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002ea2:	20a5      	movs	r0, #165	; 0xa5
 8002ea4:	f7ff ff12 	bl	8002ccc <W25qxx_Spi>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	461a      	mov	r2, r3
 8002eac:	4b0a      	ldr	r3, [pc, #40]	; (8002ed8 <W25qxx_WaitForWriteEnd+0x50>)
 8002eae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8002eb2:	2001      	movs	r0, #1
 8002eb4:	f00d f87e 	bl	800ffb4 <osDelay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8002eb8:	4b07      	ldr	r3, [pc, #28]	; (8002ed8 <W25qxx_WaitForWriteEnd+0x50>)
 8002eba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d1ed      	bne.n	8002ea2 <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	2140      	movs	r1, #64	; 0x40
 8002eca:	4802      	ldr	r0, [pc, #8]	; (8002ed4 <W25qxx_WaitForWriteEnd+0x4c>)
 8002ecc:	f002 fd54 	bl	8005978 <HAL_GPIO_WritePin>
}
 8002ed0:	bf00      	nop
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	40020c00 	.word	0x40020c00
 8002ed8:	20005f48 	.word	0x20005f48

08002edc <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8002ee2:	4b90      	ldr	r3, [pc, #576]	; (8003124 <W25qxx_Init+0x248>)
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 8002eea:	e002      	b.n	8002ef2 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8002eec:	2001      	movs	r0, #1
 8002eee:	f00d f861 	bl	800ffb4 <osDelay>
	while (HAL_GetTick() < 100)
 8002ef2:	f002 f811 	bl	8004f18 <HAL_GetTick>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b63      	cmp	r3, #99	; 0x63
 8002efa:	d9f7      	bls.n	8002eec <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002efc:	2201      	movs	r2, #1
 8002efe:	2140      	movs	r1, #64	; 0x40
 8002f00:	4889      	ldr	r0, [pc, #548]	; (8003128 <W25qxx_Init+0x24c>)
 8002f02:	f002 fd39 	bl	8005978 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8002f06:	2064      	movs	r0, #100	; 0x64
 8002f08:	f00d f854 	bl	800ffb4 <osDelay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
 8002f0c:	4887      	ldr	r0, [pc, #540]	; (800312c <W25qxx_Init+0x250>)
 8002f0e:	f010 fbd7 	bl	80136c0 <puts>
#endif
	id = W25qxx_ReadID();
 8002f12:	f7ff fef1 	bl	8002cf8 <W25qxx_ReadID>
 8002f16:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
 8002f18:	6879      	ldr	r1, [r7, #4]
 8002f1a:	4885      	ldr	r0, [pc, #532]	; (8003130 <W25qxx_Init+0x254>)
 8002f1c:	f010 fb4a 	bl	80135b4 <iprintf>
#endif
	switch (id & 0x000000FF)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	3b11      	subs	r3, #17
 8002f26:	2b0f      	cmp	r3, #15
 8002f28:	f200 808b 	bhi.w	8003042 <W25qxx_Init+0x166>
 8002f2c:	a201      	add	r2, pc, #4	; (adr r2, 8002f34 <W25qxx_Init+0x58>)
 8002f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f32:	bf00      	nop
 8002f34:	0800302f 	.word	0x0800302f
 8002f38:	0800301b 	.word	0x0800301b
 8002f3c:	08003007 	.word	0x08003007
 8002f40:	08002ff3 	.word	0x08002ff3
 8002f44:	08002fdf 	.word	0x08002fdf
 8002f48:	08002fcb 	.word	0x08002fcb
 8002f4c:	08002fb7 	.word	0x08002fb7
 8002f50:	08002fa1 	.word	0x08002fa1
 8002f54:	08002f8b 	.word	0x08002f8b
 8002f58:	08003043 	.word	0x08003043
 8002f5c:	08003043 	.word	0x08003043
 8002f60:	08003043 	.word	0x08003043
 8002f64:	08003043 	.word	0x08003043
 8002f68:	08003043 	.word	0x08003043
 8002f6c:	08003043 	.word	0x08003043
 8002f70:	08002f75 	.word	0x08002f75
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 8002f74:	4b6b      	ldr	r3, [pc, #428]	; (8003124 <W25qxx_Init+0x248>)
 8002f76:	220a      	movs	r2, #10
 8002f78:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 8002f7a:	4b6a      	ldr	r3, [pc, #424]	; (8003124 <W25qxx_Init+0x248>)
 8002f7c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f80:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
 8002f82:	486c      	ldr	r0, [pc, #432]	; (8003134 <W25qxx_Init+0x258>)
 8002f84:	f010 fb9c 	bl	80136c0 <puts>
#endif
		break;
 8002f88:	e064      	b.n	8003054 <W25qxx_Init+0x178>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 8002f8a:	4b66      	ldr	r3, [pc, #408]	; (8003124 <W25qxx_Init+0x248>)
 8002f8c:	2209      	movs	r2, #9
 8002f8e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 8002f90:	4b64      	ldr	r3, [pc, #400]	; (8003124 <W25qxx_Init+0x248>)
 8002f92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f96:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
 8002f98:	4867      	ldr	r0, [pc, #412]	; (8003138 <W25qxx_Init+0x25c>)
 8002f9a:	f010 fb91 	bl	80136c0 <puts>
#endif
		break;
 8002f9e:	e059      	b.n	8003054 <W25qxx_Init+0x178>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8002fa0:	4b60      	ldr	r3, [pc, #384]	; (8003124 <W25qxx_Init+0x248>)
 8002fa2:	2208      	movs	r2, #8
 8002fa4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 8002fa6:	4b5f      	ldr	r3, [pc, #380]	; (8003124 <W25qxx_Init+0x248>)
 8002fa8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002fac:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
 8002fae:	4863      	ldr	r0, [pc, #396]	; (800313c <W25qxx_Init+0x260>)
 8002fb0:	f010 fb86 	bl	80136c0 <puts>
#endif
		break;
 8002fb4:	e04e      	b.n	8003054 <W25qxx_Init+0x178>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 8002fb6:	4b5b      	ldr	r3, [pc, #364]	; (8003124 <W25qxx_Init+0x248>)
 8002fb8:	2207      	movs	r2, #7
 8002fba:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 8002fbc:	4b59      	ldr	r3, [pc, #356]	; (8003124 <W25qxx_Init+0x248>)
 8002fbe:	2280      	movs	r2, #128	; 0x80
 8002fc0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
 8002fc2:	485f      	ldr	r0, [pc, #380]	; (8003140 <W25qxx_Init+0x264>)
 8002fc4:	f010 fb7c 	bl	80136c0 <puts>
#endif
		break;
 8002fc8:	e044      	b.n	8003054 <W25qxx_Init+0x178>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8002fca:	4b56      	ldr	r3, [pc, #344]	; (8003124 <W25qxx_Init+0x248>)
 8002fcc:	2206      	movs	r2, #6
 8002fce:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8002fd0:	4b54      	ldr	r3, [pc, #336]	; (8003124 <W25qxx_Init+0x248>)
 8002fd2:	2240      	movs	r2, #64	; 0x40
 8002fd4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
 8002fd6:	485b      	ldr	r0, [pc, #364]	; (8003144 <W25qxx_Init+0x268>)
 8002fd8:	f010 fb72 	bl	80136c0 <puts>
#endif
		break;
 8002fdc:	e03a      	b.n	8003054 <W25qxx_Init+0x178>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8002fde:	4b51      	ldr	r3, [pc, #324]	; (8003124 <W25qxx_Init+0x248>)
 8002fe0:	2205      	movs	r2, #5
 8002fe2:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8002fe4:	4b4f      	ldr	r3, [pc, #316]	; (8003124 <W25qxx_Init+0x248>)
 8002fe6:	2220      	movs	r2, #32
 8002fe8:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
 8002fea:	4857      	ldr	r0, [pc, #348]	; (8003148 <W25qxx_Init+0x26c>)
 8002fec:	f010 fb68 	bl	80136c0 <puts>
#endif
		break;
 8002ff0:	e030      	b.n	8003054 <W25qxx_Init+0x178>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8002ff2:	4b4c      	ldr	r3, [pc, #304]	; (8003124 <W25qxx_Init+0x248>)
 8002ff4:	2204      	movs	r2, #4
 8002ff6:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8002ff8:	4b4a      	ldr	r3, [pc, #296]	; (8003124 <W25qxx_Init+0x248>)
 8002ffa:	2210      	movs	r2, #16
 8002ffc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
 8002ffe:	4853      	ldr	r0, [pc, #332]	; (800314c <W25qxx_Init+0x270>)
 8003000:	f010 fb5e 	bl	80136c0 <puts>
#endif
		break;
 8003004:	e026      	b.n	8003054 <W25qxx_Init+0x178>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8003006:	4b47      	ldr	r3, [pc, #284]	; (8003124 <W25qxx_Init+0x248>)
 8003008:	2203      	movs	r2, #3
 800300a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 800300c:	4b45      	ldr	r3, [pc, #276]	; (8003124 <W25qxx_Init+0x248>)
 800300e:	2208      	movs	r2, #8
 8003010:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
 8003012:	484f      	ldr	r0, [pc, #316]	; (8003150 <W25qxx_Init+0x274>)
 8003014:	f010 fb54 	bl	80136c0 <puts>
#endif
		break;
 8003018:	e01c      	b.n	8003054 <W25qxx_Init+0x178>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 800301a:	4b42      	ldr	r3, [pc, #264]	; (8003124 <W25qxx_Init+0x248>)
 800301c:	2202      	movs	r2, #2
 800301e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8003020:	4b40      	ldr	r3, [pc, #256]	; (8003124 <W25qxx_Init+0x248>)
 8003022:	2204      	movs	r2, #4
 8003024:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
 8003026:	484b      	ldr	r0, [pc, #300]	; (8003154 <W25qxx_Init+0x278>)
 8003028:	f010 fb4a 	bl	80136c0 <puts>
#endif
		break;
 800302c:	e012      	b.n	8003054 <W25qxx_Init+0x178>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 800302e:	4b3d      	ldr	r3, [pc, #244]	; (8003124 <W25qxx_Init+0x248>)
 8003030:	2201      	movs	r2, #1
 8003032:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8003034:	4b3b      	ldr	r3, [pc, #236]	; (8003124 <W25qxx_Init+0x248>)
 8003036:	2202      	movs	r2, #2
 8003038:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
 800303a:	4847      	ldr	r0, [pc, #284]	; (8003158 <W25qxx_Init+0x27c>)
 800303c:	f010 fb40 	bl	80136c0 <puts>
#endif
		break;
 8003040:	e008      	b.n	8003054 <W25qxx_Init+0x178>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
 8003042:	4846      	ldr	r0, [pc, #280]	; (800315c <W25qxx_Init+0x280>)
 8003044:	f010 fb3c 	bl	80136c0 <puts>
#endif
		w25qxx.Lock = 0;
 8003048:	4b36      	ldr	r3, [pc, #216]	; (8003124 <W25qxx_Init+0x248>)
 800304a:	2200      	movs	r2, #0
 800304c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8003050:	2300      	movs	r3, #0
 8003052:	e063      	b.n	800311c <W25qxx_Init+0x240>
	}
	w25qxx.PageSize = 256;
 8003054:	4b33      	ldr	r3, [pc, #204]	; (8003124 <W25qxx_Init+0x248>)
 8003056:	f44f 7280 	mov.w	r2, #256	; 0x100
 800305a:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 800305c:	4b31      	ldr	r3, [pc, #196]	; (8003124 <W25qxx_Init+0x248>)
 800305e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003062:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8003064:	4b2f      	ldr	r3, [pc, #188]	; (8003124 <W25qxx_Init+0x248>)
 8003066:	69db      	ldr	r3, [r3, #28]
 8003068:	011b      	lsls	r3, r3, #4
 800306a:	4a2e      	ldr	r2, [pc, #184]	; (8003124 <W25qxx_Init+0x248>)
 800306c:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 800306e:	4b2d      	ldr	r3, [pc, #180]	; (8003124 <W25qxx_Init+0x248>)
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	4a2c      	ldr	r2, [pc, #176]	; (8003124 <W25qxx_Init+0x248>)
 8003074:	6912      	ldr	r2, [r2, #16]
 8003076:	fb02 f303 	mul.w	r3, r2, r3
 800307a:	4a2a      	ldr	r2, [pc, #168]	; (8003124 <W25qxx_Init+0x248>)
 800307c:	8952      	ldrh	r2, [r2, #10]
 800307e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003082:	4a28      	ldr	r2, [pc, #160]	; (8003124 <W25qxx_Init+0x248>)
 8003084:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8003086:	4b27      	ldr	r3, [pc, #156]	; (8003124 <W25qxx_Init+0x248>)
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	011b      	lsls	r3, r3, #4
 800308c:	4a25      	ldr	r2, [pc, #148]	; (8003124 <W25qxx_Init+0x248>)
 800308e:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 8003090:	4b24      	ldr	r3, [pc, #144]	; (8003124 <W25qxx_Init+0x248>)
 8003092:	695b      	ldr	r3, [r3, #20]
 8003094:	4a23      	ldr	r2, [pc, #140]	; (8003124 <W25qxx_Init+0x248>)
 8003096:	6912      	ldr	r2, [r2, #16]
 8003098:	fb02 f303 	mul.w	r3, r2, r3
 800309c:	0a9b      	lsrs	r3, r3, #10
 800309e:	4a21      	ldr	r2, [pc, #132]	; (8003124 <W25qxx_Init+0x248>)
 80030a0:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 80030a2:	f7ff fe5f 	bl	8002d64 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 80030a6:	2001      	movs	r0, #1
 80030a8:	f7ff fea8 	bl	8002dfc <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 80030ac:	2002      	movs	r0, #2
 80030ae:	f7ff fea5 	bl	8002dfc <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 80030b2:	2003      	movs	r0, #3
 80030b4:	f7ff fea2 	bl	8002dfc <W25qxx_ReadStatusRegister>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Page Size: %d Bytes\r\n", w25qxx.PageSize);
 80030b8:	4b1a      	ldr	r3, [pc, #104]	; (8003124 <W25qxx_Init+0x248>)
 80030ba:	895b      	ldrh	r3, [r3, #10]
 80030bc:	4619      	mov	r1, r3
 80030be:	4828      	ldr	r0, [pc, #160]	; (8003160 <W25qxx_Init+0x284>)
 80030c0:	f010 fa78 	bl	80135b4 <iprintf>
	printf("w25qxx Page Count: %d\r\n", w25qxx.PageCount);
 80030c4:	4b17      	ldr	r3, [pc, #92]	; (8003124 <W25qxx_Init+0x248>)
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	4619      	mov	r1, r3
 80030ca:	4826      	ldr	r0, [pc, #152]	; (8003164 <W25qxx_Init+0x288>)
 80030cc:	f010 fa72 	bl	80135b4 <iprintf>
	printf("w25qxx Sector Size: %d Bytes\r\n", w25qxx.SectorSize);
 80030d0:	4b14      	ldr	r3, [pc, #80]	; (8003124 <W25qxx_Init+0x248>)
 80030d2:	691b      	ldr	r3, [r3, #16]
 80030d4:	4619      	mov	r1, r3
 80030d6:	4824      	ldr	r0, [pc, #144]	; (8003168 <W25qxx_Init+0x28c>)
 80030d8:	f010 fa6c 	bl	80135b4 <iprintf>
	printf("w25qxx Sector Count: %d\r\n", w25qxx.SectorCount);
 80030dc:	4b11      	ldr	r3, [pc, #68]	; (8003124 <W25qxx_Init+0x248>)
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	4619      	mov	r1, r3
 80030e2:	4822      	ldr	r0, [pc, #136]	; (800316c <W25qxx_Init+0x290>)
 80030e4:	f010 fa66 	bl	80135b4 <iprintf>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
 80030e8:	4b0e      	ldr	r3, [pc, #56]	; (8003124 <W25qxx_Init+0x248>)
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	4619      	mov	r1, r3
 80030ee:	4820      	ldr	r0, [pc, #128]	; (8003170 <W25qxx_Init+0x294>)
 80030f0:	f010 fa60 	bl	80135b4 <iprintf>
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
 80030f4:	4b0b      	ldr	r3, [pc, #44]	; (8003124 <W25qxx_Init+0x248>)
 80030f6:	69db      	ldr	r3, [r3, #28]
 80030f8:	4619      	mov	r1, r3
 80030fa:	481e      	ldr	r0, [pc, #120]	; (8003174 <W25qxx_Init+0x298>)
 80030fc:	f010 fa5a 	bl	80135b4 <iprintf>
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
 8003100:	4b08      	ldr	r3, [pc, #32]	; (8003124 <W25qxx_Init+0x248>)
 8003102:	6a1b      	ldr	r3, [r3, #32]
 8003104:	4619      	mov	r1, r3
 8003106:	481c      	ldr	r0, [pc, #112]	; (8003178 <W25qxx_Init+0x29c>)
 8003108:	f010 fa54 	bl	80135b4 <iprintf>
	printf("w25qxx Init Done\r\n");
 800310c:	481b      	ldr	r0, [pc, #108]	; (800317c <W25qxx_Init+0x2a0>)
 800310e:	f010 fad7 	bl	80136c0 <puts>
#endif
	w25qxx.Lock = 0;
 8003112:	4b04      	ldr	r3, [pc, #16]	; (8003124 <W25qxx_Init+0x248>)
 8003114:	2200      	movs	r2, #0
 8003116:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 800311a:	2301      	movs	r3, #1
}
 800311c:	4618      	mov	r0, r3
 800311e:	3708      	adds	r7, #8
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	20005f48 	.word	0x20005f48
 8003128:	40020c00 	.word	0x40020c00
 800312c:	08017230 	.word	0x08017230
 8003130:	08017248 	.word	0x08017248
 8003134:	0801725c 	.word	0x0801725c
 8003138:	08017274 	.word	0x08017274
 800313c:	0801728c 	.word	0x0801728c
 8003140:	080172a4 	.word	0x080172a4
 8003144:	080172bc 	.word	0x080172bc
 8003148:	080172d4 	.word	0x080172d4
 800314c:	080172ec 	.word	0x080172ec
 8003150:	08017304 	.word	0x08017304
 8003154:	0801731c 	.word	0x0801731c
 8003158:	08017334 	.word	0x08017334
 800315c:	0801734c 	.word	0x0801734c
 8003160:	08017360 	.word	0x08017360
 8003164:	08017380 	.word	0x08017380
 8003168:	08017398 	.word	0x08017398
 800316c:	080173b8 	.word	0x080173b8
 8003170:	080173d4 	.word	0x080173d4
 8003174:	080173f4 	.word	0x080173f4
 8003178:	08017410 	.word	0x08017410
 800317c:	08017430 	.word	0x08017430

08003180 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8003188:	e002      	b.n	8003190 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 800318a:	2001      	movs	r0, #1
 800318c:	f00c ff12 	bl	800ffb4 <osDelay>
	while (w25qxx.Lock == 1)
 8003190:	4b2d      	ldr	r3, [pc, #180]	; (8003248 <W25qxx_EraseSector+0xc8>)
 8003192:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003196:	2b01      	cmp	r3, #1
 8003198:	d0f7      	beq.n	800318a <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 800319a:	4b2b      	ldr	r3, [pc, #172]	; (8003248 <W25qxx_EraseSector+0xc8>)
 800319c:	2201      	movs	r2, #1
 800319e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
 80031a2:	f001 feb9 	bl	8004f18 <HAL_GetTick>
 80031a6:	60f8      	str	r0, [r7, #12]
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
 80031a8:	6879      	ldr	r1, [r7, #4]
 80031aa:	4828      	ldr	r0, [pc, #160]	; (800324c <W25qxx_EraseSector+0xcc>)
 80031ac:	f010 fa02 	bl	80135b4 <iprintf>
#endif
	W25qxx_WaitForWriteEnd();
 80031b0:	f7ff fe6a 	bl	8002e88 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 80031b4:	4b24      	ldr	r3, [pc, #144]	; (8003248 <W25qxx_EraseSector+0xc8>)
 80031b6:	691a      	ldr	r2, [r3, #16]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	fb02 f303 	mul.w	r3, r2, r3
 80031be:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 80031c0:	f7ff fe06 	bl	8002dd0 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80031c4:	2200      	movs	r2, #0
 80031c6:	2140      	movs	r1, #64	; 0x40
 80031c8:	4821      	ldr	r0, [pc, #132]	; (8003250 <W25qxx_EraseSector+0xd0>)
 80031ca:	f002 fbd5 	bl	8005978 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 80031ce:	4b1e      	ldr	r3, [pc, #120]	; (8003248 <W25qxx_EraseSector+0xc8>)
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	2b08      	cmp	r3, #8
 80031d4:	d909      	bls.n	80031ea <W25qxx_EraseSector+0x6a>
	{
		W25qxx_Spi(0x21);
 80031d6:	2021      	movs	r0, #33	; 0x21
 80031d8:	f7ff fd78 	bl	8002ccc <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	0e1b      	lsrs	r3, r3, #24
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7ff fd72 	bl	8002ccc <W25qxx_Spi>
 80031e8:	e002      	b.n	80031f0 <W25qxx_EraseSector+0x70>
	}
	else
	{
		W25qxx_Spi(0x20);
 80031ea:	2020      	movs	r0, #32
 80031ec:	f7ff fd6e 	bl	8002ccc <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	0c1b      	lsrs	r3, r3, #16
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7ff fd68 	bl	8002ccc <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	0a1b      	lsrs	r3, r3, #8
 8003200:	b2db      	uxtb	r3, r3
 8003202:	4618      	mov	r0, r3
 8003204:	f7ff fd62 	bl	8002ccc <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	b2db      	uxtb	r3, r3
 800320c:	4618      	mov	r0, r3
 800320e:	f7ff fd5d 	bl	8002ccc <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003212:	2201      	movs	r2, #1
 8003214:	2140      	movs	r1, #64	; 0x40
 8003216:	480e      	ldr	r0, [pc, #56]	; (8003250 <W25qxx_EraseSector+0xd0>)
 8003218:	f002 fbae 	bl	8005978 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 800321c:	f7ff fe34 	bl	8002e88 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
 8003220:	f001 fe7a 	bl	8004f18 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	4619      	mov	r1, r3
 800322c:	4809      	ldr	r0, [pc, #36]	; (8003254 <W25qxx_EraseSector+0xd4>)
 800322e:	f010 f9c1 	bl	80135b4 <iprintf>
#endif
	W25qxx_Delay(1);
 8003232:	2001      	movs	r0, #1
 8003234:	f00c febe 	bl	800ffb4 <osDelay>
	w25qxx.Lock = 0;
 8003238:	4b03      	ldr	r3, [pc, #12]	; (8003248 <W25qxx_EraseSector+0xc8>)
 800323a:	2200      	movs	r2, #0
 800323c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003240:	bf00      	nop
 8003242:	3710      	adds	r7, #16
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	20005f48 	.word	0x20005f48
 800324c:	08017488 	.word	0x08017488
 8003250:	40020c00 	.word	0x40020c00
 8003254:	080174ac 	.word	0x080174ac

08003258 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8003260:	4b07      	ldr	r3, [pc, #28]	; (8003280 <W25qxx_SectorToPage+0x28>)
 8003262:	691b      	ldr	r3, [r3, #16]
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	fb02 f303 	mul.w	r3, r2, r3
 800326a:	4a05      	ldr	r2, [pc, #20]	; (8003280 <W25qxx_SectorToPage+0x28>)
 800326c:	8952      	ldrh	r2, [r2, #10]
 800326e:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8003272:	4618      	mov	r0, r3
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop
 8003280:	20005f48 	.word	0x20005f48

08003284 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	607a      	str	r2, [r7, #4]
 8003290:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8003292:	e002      	b.n	800329a <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8003294:	2001      	movs	r0, #1
 8003296:	f00c fe8d 	bl	800ffb4 <osDelay>
	while (w25qxx.Lock == 1)
 800329a:	4b57      	ldr	r3, [pc, #348]	; (80033f8 <W25qxx_WritePage+0x174>)
 800329c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d0f7      	beq.n	8003294 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 80032a4:	4b54      	ldr	r3, [pc, #336]	; (80033f8 <W25qxx_WritePage+0x174>)
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 80032ac:	683a      	ldr	r2, [r7, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4413      	add	r3, r2
 80032b2:	4a51      	ldr	r2, [pc, #324]	; (80033f8 <W25qxx_WritePage+0x174>)
 80032b4:	8952      	ldrh	r2, [r2, #10]
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d802      	bhi.n	80032c0 <W25qxx_WritePage+0x3c>
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d105      	bne.n	80032cc <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80032c0:	4b4d      	ldr	r3, [pc, #308]	; (80033f8 <W25qxx_WritePage+0x174>)
 80032c2:	895b      	ldrh	r3, [r3, #10]
 80032c4:	461a      	mov	r2, r3
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	4413      	add	r3, r2
 80032d2:	4a49      	ldr	r2, [pc, #292]	; (80033f8 <W25qxx_WritePage+0x174>)
 80032d4:	8952      	ldrh	r2, [r2, #10]
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d905      	bls.n	80032e6 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80032da:	4b47      	ldr	r3, [pc, #284]	; (80033f8 <W25qxx_WritePage+0x174>)
 80032dc:	895b      	ldrh	r3, [r3, #10]
 80032de:	461a      	mov	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	68b9      	ldr	r1, [r7, #8]
 80032ec:	4843      	ldr	r0, [pc, #268]	; (80033fc <W25qxx_WritePage+0x178>)
 80032ee:	f010 f961 	bl	80135b4 <iprintf>
	W25qxx_Delay(100);
 80032f2:	2064      	movs	r0, #100	; 0x64
 80032f4:	f00c fe5e 	bl	800ffb4 <osDelay>
	uint32_t StartTime = HAL_GetTick();
 80032f8:	f001 fe0e 	bl	8004f18 <HAL_GetTick>
 80032fc:	6138      	str	r0, [r7, #16]
#endif
	W25qxx_WaitForWriteEnd();
 80032fe:	f7ff fdc3 	bl	8002e88 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8003302:	f7ff fd65 	bl	8002dd0 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003306:	2200      	movs	r2, #0
 8003308:	2140      	movs	r1, #64	; 0x40
 800330a:	483d      	ldr	r0, [pc, #244]	; (8003400 <W25qxx_WritePage+0x17c>)
 800330c:	f002 fb34 	bl	8005978 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8003310:	4b39      	ldr	r3, [pc, #228]	; (80033f8 <W25qxx_WritePage+0x174>)
 8003312:	895b      	ldrh	r3, [r3, #10]
 8003314:	461a      	mov	r2, r3
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	fb03 f302 	mul.w	r3, r3, r2
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	4413      	add	r3, r2
 8003320:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8003322:	4b35      	ldr	r3, [pc, #212]	; (80033f8 <W25qxx_WritePage+0x174>)
 8003324:	781b      	ldrb	r3, [r3, #0]
 8003326:	2b08      	cmp	r3, #8
 8003328:	d909      	bls.n	800333e <W25qxx_WritePage+0xba>
	{
		W25qxx_Spi(0x12);
 800332a:	2012      	movs	r0, #18
 800332c:	f7ff fcce 	bl	8002ccc <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	0e1b      	lsrs	r3, r3, #24
 8003334:	b2db      	uxtb	r3, r3
 8003336:	4618      	mov	r0, r3
 8003338:	f7ff fcc8 	bl	8002ccc <W25qxx_Spi>
 800333c:	e002      	b.n	8003344 <W25qxx_WritePage+0xc0>
	}
	else
	{
		W25qxx_Spi(0x02);
 800333e:	2002      	movs	r0, #2
 8003340:	f7ff fcc4 	bl	8002ccc <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	0c1b      	lsrs	r3, r3, #16
 8003348:	b2db      	uxtb	r3, r3
 800334a:	4618      	mov	r0, r3
 800334c:	f7ff fcbe 	bl	8002ccc <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	0a1b      	lsrs	r3, r3, #8
 8003354:	b2db      	uxtb	r3, r3
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff fcb8 	bl	8002ccc <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	b2db      	uxtb	r3, r3
 8003360:	4618      	mov	r0, r3
 8003362:	f7ff fcb3 	bl	8002ccc <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	b29a      	uxth	r2, r3
 800336a:	2364      	movs	r3, #100	; 0x64
 800336c:	68f9      	ldr	r1, [r7, #12]
 800336e:	4825      	ldr	r0, [pc, #148]	; (8003404 <W25qxx_WritePage+0x180>)
 8003370:	f005 ff2f 	bl	80091d2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003374:	2201      	movs	r2, #1
 8003376:	2140      	movs	r1, #64	; 0x40
 8003378:	4821      	ldr	r0, [pc, #132]	; (8003400 <W25qxx_WritePage+0x17c>)
 800337a:	f002 fafd 	bl	8005978 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 800337e:	f7ff fd83 	bl	8002e88 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 8003382:	f001 fdc9 	bl	8004f18 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 800338e:	2300      	movs	r3, #0
 8003390:	617b      	str	r3, [r7, #20]
 8003392:	e018      	b.n	80033c6 <W25qxx_WritePage+0x142>
	{
		if ((i % 8 == 0) && (i > 2))
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	f003 0307 	and.w	r3, r3, #7
 800339a:	2b00      	cmp	r3, #0
 800339c:	d108      	bne.n	80033b0 <W25qxx_WritePage+0x12c>
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d905      	bls.n	80033b0 <W25qxx_WritePage+0x12c>
		{
			printf("\r\n");
 80033a4:	4818      	ldr	r0, [pc, #96]	; (8003408 <W25qxx_WritePage+0x184>)
 80033a6:	f010 f98b 	bl	80136c0 <puts>
			W25qxx_Delay(10);
 80033aa:	200a      	movs	r0, #10
 80033ac:	f00c fe02 	bl	800ffb4 <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	4413      	add	r3, r2
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	4619      	mov	r1, r3
 80033ba:	4814      	ldr	r0, [pc, #80]	; (800340c <W25qxx_WritePage+0x188>)
 80033bc:	f010 f8fa 	bl	80135b4 <iprintf>
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	3301      	adds	r3, #1
 80033c4:	617b      	str	r3, [r7, #20]
 80033c6:	697a      	ldr	r2, [r7, #20]
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d3e2      	bcc.n	8003394 <W25qxx_WritePage+0x110>
	}
	printf("\r\n");
 80033ce:	480e      	ldr	r0, [pc, #56]	; (8003408 <W25qxx_WritePage+0x184>)
 80033d0:	f010 f976 	bl	80136c0 <puts>
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
 80033d4:	6939      	ldr	r1, [r7, #16]
 80033d6:	480e      	ldr	r0, [pc, #56]	; (8003410 <W25qxx_WritePage+0x18c>)
 80033d8:	f010 f8ec 	bl	80135b4 <iprintf>
	W25qxx_Delay(100);
 80033dc:	2064      	movs	r0, #100	; 0x64
 80033de:	f00c fde9 	bl	800ffb4 <osDelay>
#endif
	W25qxx_Delay(1);
 80033e2:	2001      	movs	r0, #1
 80033e4:	f00c fde6 	bl	800ffb4 <osDelay>
	w25qxx.Lock = 0;
 80033e8:	4b03      	ldr	r3, [pc, #12]	; (80033f8 <W25qxx_WritePage+0x174>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80033f0:	bf00      	nop
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	20005f48 	.word	0x20005f48
 80033fc:	08017710 	.word	0x08017710
 8003400:	40020c00 	.word	0x40020c00
 8003404:	200050f0 	.word	0x200050f0
 8003408:	0801774c 	.word	0x0801774c
 800340c:	08017750 	.word	0x08017750
 8003410:	08017758 	.word	0x08017758

08003414 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b088      	sub	sp, #32
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
 8003420:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8003422:	4b36      	ldr	r3, [pc, #216]	; (80034fc <W25qxx_WriteSector+0xe8>)
 8003424:	691b      	ldr	r3, [r3, #16]
 8003426:	683a      	ldr	r2, [r7, #0]
 8003428:	429a      	cmp	r2, r3
 800342a:	d802      	bhi.n	8003432 <W25qxx_WriteSector+0x1e>
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d102      	bne.n	8003438 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8003432:	4b32      	ldr	r3, [pc, #200]	; (80034fc <W25qxx_WriteSector+0xe8>)
 8003434:	691b      	ldr	r3, [r3, #16]
 8003436:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	687a      	ldr	r2, [r7, #4]
 800343c:	68b9      	ldr	r1, [r7, #8]
 800343e:	4830      	ldr	r0, [pc, #192]	; (8003500 <W25qxx_WriteSector+0xec>)
 8003440:	f010 f8b8 	bl	80135b4 <iprintf>
	W25qxx_Delay(100);
 8003444:	2064      	movs	r0, #100	; 0x64
 8003446:	f00c fdb5 	bl	800ffb4 <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 800344a:	4b2c      	ldr	r3, [pc, #176]	; (80034fc <W25qxx_WriteSector+0xe8>)
 800344c:	691b      	ldr	r3, [r3, #16]
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	429a      	cmp	r2, r3
 8003452:	d306      	bcc.n	8003462 <W25qxx_WriteSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx WriteSector Faild!\r\n");
 8003454:	482b      	ldr	r0, [pc, #172]	; (8003504 <W25qxx_WriteSector+0xf0>)
 8003456:	f010 f933 	bl	80136c0 <puts>
		W25qxx_Delay(100);
 800345a:	2064      	movs	r0, #100	; 0x64
 800345c:	f00c fdaa 	bl	800ffb4 <osDelay>
#endif
		return;
 8003460:	e048      	b.n	80034f4 <W25qxx_WriteSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	441a      	add	r2, r3
 8003468:	4b24      	ldr	r3, [pc, #144]	; (80034fc <W25qxx_WriteSector+0xe8>)
 800346a:	691b      	ldr	r3, [r3, #16]
 800346c:	429a      	cmp	r2, r3
 800346e:	d905      	bls.n	800347c <W25qxx_WriteSector+0x68>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8003470:	4b22      	ldr	r3, [pc, #136]	; (80034fc <W25qxx_WriteSector+0xe8>)
 8003472:	691a      	ldr	r2, [r3, #16]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	61bb      	str	r3, [r7, #24]
 800347a:	e001      	b.n	8003480 <W25qxx_WriteSector+0x6c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8003480:	68b8      	ldr	r0, [r7, #8]
 8003482:	f7ff fee9 	bl	8003258 <W25qxx_SectorToPage>
 8003486:	4602      	mov	r2, r0
 8003488:	4b1c      	ldr	r3, [pc, #112]	; (80034fc <W25qxx_WriteSector+0xe8>)
 800348a:	895b      	ldrh	r3, [r3, #10]
 800348c:	4619      	mov	r1, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	fbb3 f3f1 	udiv	r3, r3, r1
 8003494:	4413      	add	r3, r2
 8003496:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8003498:	4b18      	ldr	r3, [pc, #96]	; (80034fc <W25qxx_WriteSector+0xe8>)
 800349a:	895b      	ldrh	r3, [r3, #10]
 800349c:	461a      	mov	r2, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	fbb3 f1f2 	udiv	r1, r3, r2
 80034a4:	fb02 f201 	mul.w	r2, r2, r1
 80034a8:	1a9b      	subs	r3, r3, r2
 80034aa:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 80034ac:	69bb      	ldr	r3, [r7, #24]
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	69f9      	ldr	r1, [r7, #28]
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	f7ff fee6 	bl	8003284 <W25qxx_WritePage>
		StartPage++;
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	3301      	adds	r3, #1
 80034bc:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 80034be:	4b0f      	ldr	r3, [pc, #60]	; (80034fc <W25qxx_WriteSector+0xe8>)
 80034c0:	895b      	ldrh	r3, [r3, #10]
 80034c2:	461a      	mov	r2, r3
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	1a9a      	subs	r2, r3, r2
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	4413      	add	r3, r2
 80034cc:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 80034ce:	4b0b      	ldr	r3, [pc, #44]	; (80034fc <W25qxx_WriteSector+0xe8>)
 80034d0:	895b      	ldrh	r3, [r3, #10]
 80034d2:	461a      	mov	r2, r3
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	68fa      	ldr	r2, [r7, #12]
 80034da:	4413      	add	r3, r2
 80034dc:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 80034de:	2300      	movs	r3, #0
 80034e0:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 80034e2:	69bb      	ldr	r3, [r7, #24]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	dce1      	bgt.n	80034ac <W25qxx_WriteSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
 80034e8:	4807      	ldr	r0, [pc, #28]	; (8003508 <W25qxx_WriteSector+0xf4>)
 80034ea:	f010 f8e9 	bl	80136c0 <puts>
	W25qxx_Delay(100);
 80034ee:	2064      	movs	r0, #100	; 0x64
 80034f0:	f00c fd60 	bl	800ffb4 <osDelay>
#endif
}
 80034f4:	3720      	adds	r7, #32
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	20005f48 	.word	0x20005f48
 8003500:	0801777c 	.word	0x0801777c
 8003504:	080177bc 	.word	0x080177bc
 8003508:	080177dc 	.word	0x080177dc

0800350c <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b086      	sub	sp, #24
 8003510:	af00      	add	r7, sp, #0
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	60b9      	str	r1, [r7, #8]
 8003516:	607a      	str	r2, [r7, #4]
 8003518:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 800351a:	e002      	b.n	8003522 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 800351c:	2001      	movs	r0, #1
 800351e:	f00c fd49 	bl	800ffb4 <osDelay>
	while (w25qxx.Lock == 1)
 8003522:	4b54      	ldr	r3, [pc, #336]	; (8003674 <W25qxx_ReadPage+0x168>)
 8003524:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003528:	2b01      	cmp	r3, #1
 800352a:	d0f7      	beq.n	800351c <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 800352c:	4b51      	ldr	r3, [pc, #324]	; (8003674 <W25qxx_ReadPage+0x168>)
 800352e:	2201      	movs	r2, #1
 8003530:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8003534:	4b4f      	ldr	r3, [pc, #316]	; (8003674 <W25qxx_ReadPage+0x168>)
 8003536:	895b      	ldrh	r3, [r3, #10]
 8003538:	461a      	mov	r2, r3
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	4293      	cmp	r3, r2
 800353e:	d802      	bhi.n	8003546 <W25qxx_ReadPage+0x3a>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d102      	bne.n	800354c <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8003546:	4b4b      	ldr	r3, [pc, #300]	; (8003674 <W25qxx_ReadPage+0x168>)
 8003548:	895b      	ldrh	r3, [r3, #10]
 800354a:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	4413      	add	r3, r2
 8003552:	4a48      	ldr	r2, [pc, #288]	; (8003674 <W25qxx_ReadPage+0x168>)
 8003554:	8952      	ldrh	r2, [r2, #10]
 8003556:	4293      	cmp	r3, r2
 8003558:	d905      	bls.n	8003566 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800355a:	4b46      	ldr	r3, [pc, #280]	; (8003674 <W25qxx_ReadPage+0x168>)
 800355c:	895b      	ldrh	r3, [r3, #10]
 800355e:	461a      	mov	r2, r3
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	68b9      	ldr	r1, [r7, #8]
 800356c:	4842      	ldr	r0, [pc, #264]	; (8003678 <W25qxx_ReadPage+0x16c>)
 800356e:	f010 f821 	bl	80135b4 <iprintf>
	W25qxx_Delay(100);
 8003572:	2064      	movs	r0, #100	; 0x64
 8003574:	f00c fd1e 	bl	800ffb4 <osDelay>
	uint32_t StartTime = HAL_GetTick();
 8003578:	f001 fcce 	bl	8004f18 <HAL_GetTick>
 800357c:	6138      	str	r0, [r7, #16]
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 800357e:	4b3d      	ldr	r3, [pc, #244]	; (8003674 <W25qxx_ReadPage+0x168>)
 8003580:	895b      	ldrh	r3, [r3, #10]
 8003582:	461a      	mov	r2, r3
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	fb03 f302 	mul.w	r3, r3, r2
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	4413      	add	r3, r2
 800358e:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003590:	2200      	movs	r2, #0
 8003592:	2140      	movs	r1, #64	; 0x40
 8003594:	4839      	ldr	r0, [pc, #228]	; (800367c <W25qxx_ReadPage+0x170>)
 8003596:	f002 f9ef 	bl	8005978 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 800359a:	4b36      	ldr	r3, [pc, #216]	; (8003674 <W25qxx_ReadPage+0x168>)
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	2b08      	cmp	r3, #8
 80035a0:	d909      	bls.n	80035b6 <W25qxx_ReadPage+0xaa>
	{
		W25qxx_Spi(0x0C);
 80035a2:	200c      	movs	r0, #12
 80035a4:	f7ff fb92 	bl	8002ccc <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	0e1b      	lsrs	r3, r3, #24
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7ff fb8c 	bl	8002ccc <W25qxx_Spi>
 80035b4:	e002      	b.n	80035bc <W25qxx_ReadPage+0xb0>
	}
	else
	{
		W25qxx_Spi(0x0B);
 80035b6:	200b      	movs	r0, #11
 80035b8:	f7ff fb88 	bl	8002ccc <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	0c1b      	lsrs	r3, r3, #16
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	4618      	mov	r0, r3
 80035c4:	f7ff fb82 	bl	8002ccc <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	0a1b      	lsrs	r3, r3, #8
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7ff fb7c 	bl	8002ccc <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	4618      	mov	r0, r3
 80035da:	f7ff fb77 	bl	8002ccc <W25qxx_Spi>
	W25qxx_Spi(0);
 80035de:	2000      	movs	r0, #0
 80035e0:	f7ff fb74 	bl	8002ccc <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	b29a      	uxth	r2, r3
 80035e8:	2364      	movs	r3, #100	; 0x64
 80035ea:	68f9      	ldr	r1, [r7, #12]
 80035ec:	4824      	ldr	r0, [pc, #144]	; (8003680 <W25qxx_ReadPage+0x174>)
 80035ee:	f005 ff2c 	bl	800944a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80035f2:	2201      	movs	r2, #1
 80035f4:	2140      	movs	r1, #64	; 0x40
 80035f6:	4821      	ldr	r0, [pc, #132]	; (800367c <W25qxx_ReadPage+0x170>)
 80035f8:	f002 f9be 	bl	8005978 <HAL_GPIO_WritePin>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 80035fc:	f001 fc8c 	bl	8004f18 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 8003608:	2300      	movs	r3, #0
 800360a:	617b      	str	r3, [r7, #20]
 800360c:	e018      	b.n	8003640 <W25qxx_ReadPage+0x134>
	{
		if ((i % 8 == 0) && (i > 2))
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	f003 0307 	and.w	r3, r3, #7
 8003614:	2b00      	cmp	r3, #0
 8003616:	d108      	bne.n	800362a <W25qxx_ReadPage+0x11e>
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	2b02      	cmp	r3, #2
 800361c:	d905      	bls.n	800362a <W25qxx_ReadPage+0x11e>
		{
			printf("\r\n");
 800361e:	4819      	ldr	r0, [pc, #100]	; (8003684 <W25qxx_ReadPage+0x178>)
 8003620:	f010 f84e 	bl	80136c0 <puts>
			W25qxx_Delay(10);
 8003624:	200a      	movs	r0, #10
 8003626:	f00c fcc5 	bl	800ffb4 <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 800362a:	68fa      	ldr	r2, [r7, #12]
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	4413      	add	r3, r2
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	4619      	mov	r1, r3
 8003634:	4814      	ldr	r0, [pc, #80]	; (8003688 <W25qxx_ReadPage+0x17c>)
 8003636:	f00f ffbd 	bl	80135b4 <iprintf>
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	3301      	adds	r3, #1
 800363e:	617b      	str	r3, [r7, #20]
 8003640:	697a      	ldr	r2, [r7, #20]
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	429a      	cmp	r2, r3
 8003646:	d3e2      	bcc.n	800360e <W25qxx_ReadPage+0x102>
	}
	printf("\r\n");
 8003648:	480e      	ldr	r0, [pc, #56]	; (8003684 <W25qxx_ReadPage+0x178>)
 800364a:	f010 f839 	bl	80136c0 <puts>
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
 800364e:	6939      	ldr	r1, [r7, #16]
 8003650:	480e      	ldr	r0, [pc, #56]	; (800368c <W25qxx_ReadPage+0x180>)
 8003652:	f00f ffaf 	bl	80135b4 <iprintf>
	W25qxx_Delay(100);
 8003656:	2064      	movs	r0, #100	; 0x64
 8003658:	f00c fcac 	bl	800ffb4 <osDelay>
#endif
	W25qxx_Delay(1);
 800365c:	2001      	movs	r0, #1
 800365e:	f00c fca9 	bl	800ffb4 <osDelay>
	w25qxx.Lock = 0;
 8003662:	4b04      	ldr	r3, [pc, #16]	; (8003674 <W25qxx_ReadPage+0x168>)
 8003664:	2200      	movs	r2, #0
 8003666:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800366a:	bf00      	nop
 800366c:	3718      	adds	r7, #24
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	20005f48 	.word	0x20005f48
 8003678:	08017928 	.word	0x08017928
 800367c:	40020c00 	.word	0x40020c00
 8003680:	200050f0 	.word	0x200050f0
 8003684:	0801774c 	.word	0x0801774c
 8003688:	08017750 	.word	0x08017750
 800368c:	08017964 	.word	0x08017964

08003690 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b088      	sub	sp, #32
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
 800369c:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 800369e:	4b36      	ldr	r3, [pc, #216]	; (8003778 <W25qxx_ReadSector+0xe8>)
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	683a      	ldr	r2, [r7, #0]
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d802      	bhi.n	80036ae <W25qxx_ReadSector+0x1e>
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d102      	bne.n	80036b4 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 80036ae:	4b32      	ldr	r3, [pc, #200]	; (8003778 <W25qxx_ReadSector+0xe8>)
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	68b9      	ldr	r1, [r7, #8]
 80036ba:	4830      	ldr	r0, [pc, #192]	; (800377c <W25qxx_ReadSector+0xec>)
 80036bc:	f00f ff7a 	bl	80135b4 <iprintf>
	W25qxx_Delay(100);
 80036c0:	2064      	movs	r0, #100	; 0x64
 80036c2:	f00c fc77 	bl	800ffb4 <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 80036c6:	4b2c      	ldr	r3, [pc, #176]	; (8003778 <W25qxx_ReadSector+0xe8>)
 80036c8:	691b      	ldr	r3, [r3, #16]
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d306      	bcc.n	80036de <W25qxx_ReadSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx ReadSector Faild!\r\n");
 80036d0:	482b      	ldr	r0, [pc, #172]	; (8003780 <W25qxx_ReadSector+0xf0>)
 80036d2:	f00f fff5 	bl	80136c0 <puts>
		W25qxx_Delay(100);
 80036d6:	2064      	movs	r0, #100	; 0x64
 80036d8:	f00c fc6c 	bl	800ffb4 <osDelay>
#endif
		return;
 80036dc:	e048      	b.n	8003770 <W25qxx_ReadSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	441a      	add	r2, r3
 80036e4:	4b24      	ldr	r3, [pc, #144]	; (8003778 <W25qxx_ReadSector+0xe8>)
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d905      	bls.n	80036f8 <W25qxx_ReadSector+0x68>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 80036ec:	4b22      	ldr	r3, [pc, #136]	; (8003778 <W25qxx_ReadSector+0xe8>)
 80036ee:	691a      	ldr	r2, [r3, #16]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	61bb      	str	r3, [r7, #24]
 80036f6:	e001      	b.n	80036fc <W25qxx_ReadSector+0x6c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 80036fc:	68b8      	ldr	r0, [r7, #8]
 80036fe:	f7ff fdab 	bl	8003258 <W25qxx_SectorToPage>
 8003702:	4602      	mov	r2, r0
 8003704:	4b1c      	ldr	r3, [pc, #112]	; (8003778 <W25qxx_ReadSector+0xe8>)
 8003706:	895b      	ldrh	r3, [r3, #10]
 8003708:	4619      	mov	r1, r3
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	fbb3 f3f1 	udiv	r3, r3, r1
 8003710:	4413      	add	r3, r2
 8003712:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8003714:	4b18      	ldr	r3, [pc, #96]	; (8003778 <W25qxx_ReadSector+0xe8>)
 8003716:	895b      	ldrh	r3, [r3, #10]
 8003718:	461a      	mov	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	fbb3 f1f2 	udiv	r1, r3, r2
 8003720:	fb02 f201 	mul.w	r2, r2, r1
 8003724:	1a9b      	subs	r3, r3, r2
 8003726:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8003728:	69bb      	ldr	r3, [r7, #24]
 800372a:	697a      	ldr	r2, [r7, #20]
 800372c:	69f9      	ldr	r1, [r7, #28]
 800372e:	68f8      	ldr	r0, [r7, #12]
 8003730:	f7ff feec 	bl	800350c <W25qxx_ReadPage>
		StartPage++;
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	3301      	adds	r3, #1
 8003738:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 800373a:	4b0f      	ldr	r3, [pc, #60]	; (8003778 <W25qxx_ReadSector+0xe8>)
 800373c:	895b      	ldrh	r3, [r3, #10]
 800373e:	461a      	mov	r2, r3
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	1a9a      	subs	r2, r3, r2
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	4413      	add	r3, r2
 8003748:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 800374a:	4b0b      	ldr	r3, [pc, #44]	; (8003778 <W25qxx_ReadSector+0xe8>)
 800374c:	895b      	ldrh	r3, [r3, #10]
 800374e:	461a      	mov	r2, r3
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	68fa      	ldr	r2, [r7, #12]
 8003756:	4413      	add	r3, r2
 8003758:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 800375a:	2300      	movs	r3, #0
 800375c:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	2b00      	cmp	r3, #0
 8003762:	dce1      	bgt.n	8003728 <W25qxx_ReadSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
 8003764:	4807      	ldr	r0, [pc, #28]	; (8003784 <W25qxx_ReadSector+0xf4>)
 8003766:	f00f ffab 	bl	80136c0 <puts>
	W25qxx_Delay(100);
 800376a:	2064      	movs	r0, #100	; 0x64
 800376c:	f00c fc22 	bl	800ffb4 <osDelay>
#endif
}
 8003770:	3720      	adds	r7, #32
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	20005f48 	.word	0x20005f48
 800377c:	08017988 	.word	0x08017988
 8003780:	080179c8 	.word	0x080179c8
 8003784:	080179e8 	.word	0x080179e8

08003788 <MRT_rtc_Init>:


//**************************************************//
//FUNCTIONS

void MRT_rtc_Init(void){
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0

	print("Setting RTC to previous time...");
 800378c:	4814      	ldr	r0, [pc, #80]	; (80037e0 <MRT_rtc_Init+0x58>)
 800378e:	f7fd fc5b 	bl	8001048 <print>
	MRT_set_rtc(prev_hours,prev_min,prev_sec);
 8003792:	4b14      	ldr	r3, [pc, #80]	; (80037e4 <MRT_rtc_Init+0x5c>)
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	4a14      	ldr	r2, [pc, #80]	; (80037e8 <MRT_rtc_Init+0x60>)
 8003798:	7811      	ldrb	r1, [r2, #0]
 800379a:	4a14      	ldr	r2, [pc, #80]	; (80037ec <MRT_rtc_Init+0x64>)
 800379c:	7812      	ldrb	r2, [r2, #0]
 800379e:	4618      	mov	r0, r3
 80037a0:	f000 f8e8 	bl	8003974 <MRT_set_rtc>
	print("OK\r\n");
 80037a4:	4812      	ldr	r0, [pc, #72]	; (80037f0 <MRT_rtc_Init+0x68>)
 80037a6:	f7fd fc4f 	bl	8001048 <print>

	#if ALARM_A_ACTIVE
		print("Setting alarmA...");
 80037aa:	4812      	ldr	r0, [pc, #72]	; (80037f4 <MRT_rtc_Init+0x6c>)
 80037ac:	f7fd fc4c 	bl	8001048 <print>
		HAL_Delay(2000); //To make sure that when you set the Alarm it doesn't go off automatically
 80037b0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80037b4:	f001 fbbc 	bl	8004f30 <HAL_Delay>
		if (wu_flag == 0){
 80037b8:	4b0f      	ldr	r3, [pc, #60]	; (80037f8 <MRT_rtc_Init+0x70>)
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d105      	bne.n	80037cc <MRT_rtc_Init+0x44>
			MRT_set_alarmA(PRE_WHEN_SLEEP_TIME_HOURS, PRE_WHEN_SLEEP_TIME_MIN, PRE_WHEN_SLEEP_TIME_SEC);
 80037c0:	2200      	movs	r2, #0
 80037c2:	211e      	movs	r1, #30
 80037c4:	2004      	movs	r0, #4
 80037c6:	f000 f91b 	bl	8003a00 <MRT_set_alarmA>
 80037ca:	e004      	b.n	80037d6 <MRT_rtc_Init+0x4e>
		}
		else{
			MRT_set_alarmA(POST_WHEN_SLEEP_TIME_HOURS, POST_WHEN_SLEEP_TIME_MIN, POST_WHEN_SLEEP_TIME_SEC);
 80037cc:	2200      	movs	r2, #0
 80037ce:	2100      	movs	r1, #0
 80037d0:	200e      	movs	r0, #14
 80037d2:	f000 f915 	bl	8003a00 <MRT_set_alarmA>
		}
		print("OK\r\n");
 80037d6:	4806      	ldr	r0, [pc, #24]	; (80037f0 <MRT_rtc_Init+0x68>)
 80037d8:	f7fd fc36 	bl	8001048 <print>
	#endif
}
 80037dc:	bf00      	nop
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	08017a7c 	.word	0x08017a7c
 80037e4:	20000275 	.word	0x20000275
 80037e8:	20000276 	.word	0x20000276
 80037ec:	20000277 	.word	0x20000277
 80037f0:	08017a9c 	.word	0x08017a9c
 80037f4:	08017aa4 	.word	0x08017aa4
 80037f8:	20000271 	.word	0x20000271

080037fc <MRT_check_for_wake_up>:


void MRT_check_for_wake_up(void){
 80037fc:	b580      	push	{r7, lr}
 80037fe:	af00      	add	r7, sp, #0

	//If WU flag set, wake up procedure
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8003800:	4b0e      	ldr	r3, [pc, #56]	; (800383c <MRT_check_for_wake_up+0x40>)
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f003 0302 	and.w	r3, r3, #2
 8003808:	2b02      	cmp	r3, #2
 800380a:	d112      	bne.n	8003832 <MRT_check_for_wake_up+0x36>
	{

		wu_flag = 1;
 800380c:	4b0c      	ldr	r3, [pc, #48]	; (8003840 <MRT_check_for_wake_up+0x44>)
 800380e:	2201      	movs	r2, #1
 8003810:	701a      	strb	r2, [r3, #0]

		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 8003812:	4b0a      	ldr	r3, [pc, #40]	; (800383c <MRT_check_for_wake_up+0x40>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a09      	ldr	r2, [pc, #36]	; (800383c <MRT_check_for_wake_up+0x40>)
 8003818:	f043 0308 	orr.w	r3, r3, #8
 800381c:	6013      	str	r3, [r2, #0]

		print("Wakeup from the STANDBY MODE\r\n");
 800381e:	4809      	ldr	r0, [pc, #36]	; (8003844 <MRT_check_for_wake_up+0x48>)
 8003820:	f7fd fc12 	bl	8001048 <print>

		/** Disable the WWAKEUP PIN **/
		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 8003824:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003828:	f004 f8aa 	bl	8007980 <HAL_PWR_DisableWakeUpPin>

		/** Deactivate the RTC wakeup  **/
		HAL_RTCEx_DeactivateWakeUpTimer(&hrtc); //TODO hrtc from rtc.h (should we pass it as an argument instead?)
 800382c:	4806      	ldr	r0, [pc, #24]	; (8003848 <MRT_check_for_wake_up+0x4c>)
 800382e:	f005 fbe5 	bl	8008ffc <HAL_RTCEx_DeactivateWakeUpTimer>
	}

	MRT_clear_alarms_flags();
 8003832:	f000 f80b 	bl	800384c <MRT_clear_alarms_flags>
}
 8003836:	bf00      	nop
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	40007000 	.word	0x40007000
 8003840:	20000271 	.word	0x20000271
 8003844:	08017ab8 	.word	0x08017ab8
 8003848:	20005078 	.word	0x20005078

0800384c <MRT_clear_alarms_flags>:



void MRT_clear_alarms_flags(void){
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
	//Must be after alarm A was activated and before going to sleep

	print("Clearing the flags\r\n");
 8003850:	482a      	ldr	r0, [pc, #168]	; (80038fc <MRT_clear_alarms_flags+0xb0>)
 8003852:	f7fd fbf9 	bl	8001048 <print>

	//Clear alarmA flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8003856:	4b2a      	ldr	r3, [pc, #168]	; (8003900 <MRT_clear_alarms_flags+0xb4>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	22ca      	movs	r2, #202	; 0xca
 800385c:	625a      	str	r2, [r3, #36]	; 0x24
 800385e:	4b28      	ldr	r3, [pc, #160]	; (8003900 <MRT_clear_alarms_flags+0xb4>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2253      	movs	r2, #83	; 0x53
 8003864:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 8003866:	e008      	b.n	800387a <MRT_clear_alarms_flags+0x2e>
		//print("Clearing alarm A flag\r\n");
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8003868:	4b25      	ldr	r3, [pc, #148]	; (8003900 <MRT_clear_alarms_flags+0xb4>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	b2da      	uxtb	r2, r3
 8003870:	4b23      	ldr	r3, [pc, #140]	; (8003900 <MRT_clear_alarms_flags+0xb4>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8003878:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 800387a:	4b21      	ldr	r3, [pc, #132]	; (8003900 <MRT_clear_alarms_flags+0xb4>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1ef      	bne.n	8003868 <MRT_clear_alarms_flags+0x1c>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8003888:	4b1d      	ldr	r3, [pc, #116]	; (8003900 <MRT_clear_alarms_flags+0xb4>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	22ff      	movs	r2, #255	; 0xff
 800388e:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8003890:	4b1c      	ldr	r3, [pc, #112]	; (8003904 <MRT_clear_alarms_flags+0xb8>)
 8003892:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003896:	615a      	str	r2, [r3, #20]


  	//Clear alarmB flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8003898:	4b19      	ldr	r3, [pc, #100]	; (8003900 <MRT_clear_alarms_flags+0xb4>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	22ca      	movs	r2, #202	; 0xca
 800389e:	625a      	str	r2, [r3, #36]	; 0x24
 80038a0:	4b17      	ldr	r3, [pc, #92]	; (8003900 <MRT_clear_alarms_flags+0xb4>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2253      	movs	r2, #83	; 0x53
 80038a6:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 80038a8:	e008      	b.n	80038bc <MRT_clear_alarms_flags+0x70>
		//print("Clearing alarm B flag\r\n");
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRBF);
 80038aa:	4b15      	ldr	r3, [pc, #84]	; (8003900 <MRT_clear_alarms_flags+0xb4>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	b2da      	uxtb	r2, r3
 80038b2:	4b13      	ldr	r3, [pc, #76]	; (8003900 <MRT_clear_alarms_flags+0xb4>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f462 7220 	orn	r2, r2, #640	; 0x280
 80038ba:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 80038bc:	4b10      	ldr	r3, [pc, #64]	; (8003900 <MRT_clear_alarms_flags+0xb4>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1ef      	bne.n	80038aa <MRT_clear_alarms_flags+0x5e>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 80038ca:	4b0d      	ldr	r3, [pc, #52]	; (8003900 <MRT_clear_alarms_flags+0xb4>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	22ff      	movs	r2, #255	; 0xff
 80038d0:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80038d2:	4b0c      	ldr	r3, [pc, #48]	; (8003904 <MRT_clear_alarms_flags+0xb8>)
 80038d4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80038d8:	615a      	str	r2, [r3, #20]

	/* Clear the WU FLAG */
	//print("Clearing wake up flag\r\n");
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80038da:	4b0b      	ldr	r3, [pc, #44]	; (8003908 <MRT_clear_alarms_flags+0xbc>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a0a      	ldr	r2, [pc, #40]	; (8003908 <MRT_clear_alarms_flags+0xbc>)
 80038e0:	f043 0304 	orr.w	r3, r3, #4
 80038e4:	6013      	str	r3, [r2, #0]

	/* clear the RTC Wake UP (WU) flag */
	//print("Clearing RTC wake up flag\r\n");
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 80038e6:	4b06      	ldr	r3, [pc, #24]	; (8003900 <MRT_clear_alarms_flags+0xb4>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	b2da      	uxtb	r2, r3
 80038ee:	4b04      	ldr	r3, [pc, #16]	; (8003900 <MRT_clear_alarms_flags+0xb4>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80038f6:	60da      	str	r2, [r3, #12]
}
 80038f8:	bf00      	nop
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	08017ad8 	.word	0x08017ad8
 8003900:	20005078 	.word	0x20005078
 8003904:	40013c00 	.word	0x40013c00
 8003908:	40007000 	.word	0x40007000

0800390c <MRT_StandByMode>:

/*
 * This function is called to enter standby mode
 * @param seconds: time before it wakes up (max of 36 hours)
 */
void MRT_StandByMode(uint32_t seconds){
 800390c:	b580      	push	{r7, lr}
 800390e:	b0a4      	sub	sp, #144	; 0x90
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
	print("\r\n/*****StandByMode*****/\r\n");
 8003914:	4813      	ldr	r0, [pc, #76]	; (8003964 <MRT_StandByMode+0x58>)
 8003916:	f7fd fb97 	bl	8001048 <print>

	/* Enable the WAKEUP PIN
	 * (Needs to be placed BEFORE clearing up the flags or else it wakes up as soon as we enter standby mode)*/
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 800391a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800391e:	f004 f81d 	bl	800795c <HAL_PWR_EnableWakeUpPin>

	/*Clear the flags so it doesn't wake up as soon as it goes to sleep*/
	MRT_clear_alarms_flags();
 8003922:	f7ff ff93 	bl	800384c <MRT_clear_alarms_flags>

	//Setup RTC wake up timer
	println("Setting up RTCW");
 8003926:	4810      	ldr	r0, [pc, #64]	; (8003968 <MRT_StandByMode+0x5c>)
 8003928:	f7fd fb70 	bl	800100c <println>
	  Error_Handler();
	}
	*/

	char* msg[30+sizeof(uint32_t)];
	sprintf(msg,"Going to sleep for %i seconds",seconds);
 800392c:	f107 0308 	add.w	r3, r7, #8
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	490e      	ldr	r1, [pc, #56]	; (800396c <MRT_StandByMode+0x60>)
 8003934:	4618      	mov	r0, r3
 8003936:	f00f ff25 	bl	8013784 <siprintf>
	println(msg);
 800393a:	f107 0308 	add.w	r3, r7, #8
 800393e:	4618      	mov	r0, r3
 8003940:	f7fd fb64 	bl	800100c <println>

	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc,seconds, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8003944:	2204      	movs	r2, #4
 8003946:	6879      	ldr	r1, [r7, #4]
 8003948:	4809      	ldr	r0, [pc, #36]	; (8003970 <MRT_StandByMode+0x64>)
 800394a:	f005 fa97 	bl	8008e7c <HAL_RTCEx_SetWakeUpTimer_IT>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <MRT_StandByMode+0x4c>
	{
	  Error_Handler();
 8003954:	f7fe f924 	bl	8001ba0 <Error_Handler>
	}

	HAL_PWR_EnterSTANDBYMode();
 8003958:	f004 f826 	bl	80079a8 <HAL_PWR_EnterSTANDBYMode>
}
 800395c:	bf00      	nop
 800395e:	3790      	adds	r7, #144	; 0x90
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	08017af0 	.word	0x08017af0
 8003968:	08017b0c 	.word	0x08017b0c
 800396c:	08017b1c 	.word	0x08017b1c
 8003970:	20005078 	.word	0x20005078

08003974 <MRT_set_rtc>:




void MRT_set_rtc(uint8_t h, uint8_t m, uint8_t s){
 8003974:	b580      	push	{r7, lr}
 8003976:	b088      	sub	sp, #32
 8003978:	af00      	add	r7, sp, #0
 800397a:	4603      	mov	r3, r0
 800397c:	71fb      	strb	r3, [r7, #7]
 800397e:	460b      	mov	r3, r1
 8003980:	71bb      	strb	r3, [r7, #6]
 8003982:	4613      	mov	r3, r2
 8003984:	717b      	strb	r3, [r7, #5]
	  /** Initialize RTC and set the Time and Date
	  */
	  RTC_TimeTypeDef sTime;

	  sTime.Hours = int_to_hex_table[h];
 8003986:	79fb      	ldrb	r3, [r7, #7]
 8003988:	4a1a      	ldr	r2, [pc, #104]	; (80039f4 <MRT_set_rtc+0x80>)
 800398a:	5cd3      	ldrb	r3, [r2, r3]
 800398c:	733b      	strb	r3, [r7, #12]
	  sTime.Minutes = int_to_hex_table[m];
 800398e:	79bb      	ldrb	r3, [r7, #6]
 8003990:	4a18      	ldr	r2, [pc, #96]	; (80039f4 <MRT_set_rtc+0x80>)
 8003992:	5cd3      	ldrb	r3, [r2, r3]
 8003994:	737b      	strb	r3, [r7, #13]
	  sTime.Seconds = int_to_hex_table[s];
 8003996:	797b      	ldrb	r3, [r7, #5]
 8003998:	4a16      	ldr	r2, [pc, #88]	; (80039f4 <MRT_set_rtc+0x80>)
 800399a:	5cd3      	ldrb	r3, [r2, r3]
 800399c:	73bb      	strb	r3, [r7, #14]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800399e:	2300      	movs	r3, #0
 80039a0:	61bb      	str	r3, [r7, #24]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80039a2:	2300      	movs	r3, #0
 80039a4:	61fb      	str	r3, [r7, #28]
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80039a6:	f107 030c 	add.w	r3, r7, #12
 80039aa:	2201      	movs	r2, #1
 80039ac:	4619      	mov	r1, r3
 80039ae:	4812      	ldr	r0, [pc, #72]	; (80039f8 <MRT_set_rtc+0x84>)
 80039b0:	f004 ff05 	bl	80087be <HAL_RTC_SetTime>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d001      	beq.n	80039be <MRT_set_rtc+0x4a>
	  {
	    Error_Handler();
 80039ba:	f7fe f8f1 	bl	8001ba0 <Error_Handler>
	  }
	  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80039be:	4b0f      	ldr	r3, [pc, #60]	; (80039fc <MRT_set_rtc+0x88>)
 80039c0:	2201      	movs	r2, #1
 80039c2:	701a      	strb	r2, [r3, #0]
	  sDate.Month = RTC_MONTH_JANUARY;
 80039c4:	4b0d      	ldr	r3, [pc, #52]	; (80039fc <MRT_set_rtc+0x88>)
 80039c6:	2201      	movs	r2, #1
 80039c8:	705a      	strb	r2, [r3, #1]
	  sDate.Date = 0x1;
 80039ca:	4b0c      	ldr	r3, [pc, #48]	; (80039fc <MRT_set_rtc+0x88>)
 80039cc:	2201      	movs	r2, #1
 80039ce:	709a      	strb	r2, [r3, #2]
	  sDate.Year = 0x0;
 80039d0:	4b0a      	ldr	r3, [pc, #40]	; (80039fc <MRT_set_rtc+0x88>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	70da      	strb	r2, [r3, #3]

	  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80039d6:	2201      	movs	r2, #1
 80039d8:	4908      	ldr	r1, [pc, #32]	; (80039fc <MRT_set_rtc+0x88>)
 80039da:	4807      	ldr	r0, [pc, #28]	; (80039f8 <MRT_set_rtc+0x84>)
 80039dc:	f004 ffac 	bl	8008938 <HAL_RTC_SetDate>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <MRT_set_rtc+0x76>
	  {
	    Error_Handler();
 80039e6:	f7fe f8db 	bl	8001ba0 <Error_Handler>
	  }
}
 80039ea:	bf00      	nop
 80039ec:	3720      	adds	r7, #32
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	20000024 	.word	0x20000024
 80039f8:	20005078 	.word	0x20005078
 80039fc:	20000394 	.word	0x20000394

08003a00 <MRT_set_alarmA>:



void MRT_set_alarmA(uint8_t h, uint8_t m, uint8_t s){
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	4603      	mov	r3, r0
 8003a08:	71fb      	strb	r3, [r7, #7]
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	71bb      	strb	r3, [r7, #6]
 8003a0e:	4613      	mov	r3, r2
 8003a10:	717b      	strb	r3, [r7, #5]
	  /** Enable the Alarm A
	  */
	  sAlarm.AlarmTime.Hours = int_to_hex_table[h];
 8003a12:	79fb      	ldrb	r3, [r7, #7]
 8003a14:	4a1a      	ldr	r2, [pc, #104]	; (8003a80 <MRT_set_alarmA+0x80>)
 8003a16:	5cd2      	ldrb	r2, [r2, r3]
 8003a18:	4b1a      	ldr	r3, [pc, #104]	; (8003a84 <MRT_set_alarmA+0x84>)
 8003a1a:	701a      	strb	r2, [r3, #0]
	  sAlarm.AlarmTime.Minutes = int_to_hex_table[m];
 8003a1c:	79bb      	ldrb	r3, [r7, #6]
 8003a1e:	4a18      	ldr	r2, [pc, #96]	; (8003a80 <MRT_set_alarmA+0x80>)
 8003a20:	5cd2      	ldrb	r2, [r2, r3]
 8003a22:	4b18      	ldr	r3, [pc, #96]	; (8003a84 <MRT_set_alarmA+0x84>)
 8003a24:	705a      	strb	r2, [r3, #1]
	  sAlarm.AlarmTime.Seconds = int_to_hex_table[s];
 8003a26:	797b      	ldrb	r3, [r7, #5]
 8003a28:	4a15      	ldr	r2, [pc, #84]	; (8003a80 <MRT_set_alarmA+0x80>)
 8003a2a:	5cd2      	ldrb	r2, [r2, r3]
 8003a2c:	4b15      	ldr	r3, [pc, #84]	; (8003a84 <MRT_set_alarmA+0x84>)
 8003a2e:	709a      	strb	r2, [r3, #2]
	  sAlarm.AlarmTime.SubSeconds = 0x0;
 8003a30:	4b14      	ldr	r3, [pc, #80]	; (8003a84 <MRT_set_alarmA+0x84>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	605a      	str	r2, [r3, #4]
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003a36:	4b13      	ldr	r3, [pc, #76]	; (8003a84 <MRT_set_alarmA+0x84>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	60da      	str	r2, [r3, #12]
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003a3c:	4b11      	ldr	r3, [pc, #68]	; (8003a84 <MRT_set_alarmA+0x84>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	611a      	str	r2, [r3, #16]
	  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003a42:	4b10      	ldr	r3, [pc, #64]	; (8003a84 <MRT_set_alarmA+0x84>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	615a      	str	r2, [r3, #20]
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8003a48:	4b0e      	ldr	r3, [pc, #56]	; (8003a84 <MRT_set_alarmA+0x84>)
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	619a      	str	r2, [r3, #24]
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8003a4e:	4b0d      	ldr	r3, [pc, #52]	; (8003a84 <MRT_set_alarmA+0x84>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	61da      	str	r2, [r3, #28]
	  sAlarm.AlarmDateWeekDay = 0x1;
 8003a54:	4b0b      	ldr	r3, [pc, #44]	; (8003a84 <MRT_set_alarmA+0x84>)
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2020 	strb.w	r2, [r3, #32]
	  sAlarm.Alarm = RTC_ALARM_A;
 8003a5c:	4b09      	ldr	r3, [pc, #36]	; (8003a84 <MRT_set_alarmA+0x84>)
 8003a5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a62:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8003a64:	2201      	movs	r2, #1
 8003a66:	4907      	ldr	r1, [pc, #28]	; (8003a84 <MRT_set_alarmA+0x84>)
 8003a68:	4807      	ldr	r0, [pc, #28]	; (8003a88 <MRT_set_alarmA+0x88>)
 8003a6a:	f005 f80d 	bl	8008a88 <HAL_RTC_SetAlarm_IT>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d001      	beq.n	8003a78 <MRT_set_alarmA+0x78>
	  {
	    Error_Handler();
 8003a74:	f7fe f894 	bl	8001ba0 <Error_Handler>
	  }
}
 8003a78:	bf00      	nop
 8003a7a:	3708      	adds	r7, #8
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	20000024 	.word	0x20000024
 8003a84:	20000398 	.word	0x20000398
 8003a88:	20005078 	.word	0x20005078

08003a8c <MRT_LSM6DSR_Constructor>:


//**************************************************//
/*****LSM6DSR STATIC FUNCTIONS*****/

void MRT_LSM6DSR_Constructor(){
 8003a8c:	b598      	push	{r3, r4, r7, lr}
 8003a8e:	af00      	add	r7, sp, #0
	if (lsm6dsr==NULL){
 8003a90:	4b08      	ldr	r3, [pc, #32]	; (8003ab4 <MRT_LSM6DSR_Constructor+0x28>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d10b      	bne.n	8003ab0 <MRT_LSM6DSR_Constructor+0x24>
		lsm6dsr = new LSM6DSR(&LSM6DSR_I2C, (uint8_t) MRT_LSM6DSR_ADDRESS);
 8003a98:	2038      	movs	r0, #56	; 0x38
 8003a9a:	f00e fcf9 	bl	8012490 <_Znwj>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	461c      	mov	r4, r3
 8003aa2:	226a      	movs	r2, #106	; 0x6a
 8003aa4:	4904      	ldr	r1, [pc, #16]	; (8003ab8 <MRT_LSM6DSR_Constructor+0x2c>)
 8003aa6:	4620      	mov	r0, r4
 8003aa8:	f000 f8e6 	bl	8003c78 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh>
 8003aac:	4b01      	ldr	r3, [pc, #4]	; (8003ab4 <MRT_LSM6DSR_Constructor+0x28>)
 8003aae:	601c      	str	r4, [r3, #0]
	}
}
 8003ab0:	bf00      	nop
 8003ab2:	bd98      	pop	{r3, r4, r7, pc}
 8003ab4:	200003c0 	.word	0x200003c0
 8003ab8:	20004fd0 	.word	0x20004fd0

08003abc <MRT_LSM6DSR_getAcceleration>:
	if (lsm6dsr!=NULL){
		lsm6dsr = NULL;
	}
}

void MRT_LSM6DSR_getAcceleration(void){
 8003abc:	b580      	push	{r7, lr}
 8003abe:	af00      	add	r7, sp, #0
	lsm6dsr->getAcceleration();
 8003ac0:	4b0a      	ldr	r3, [pc, #40]	; (8003aec <MRT_LSM6DSR_getAcceleration+0x30>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f000 f96f 	bl	8003da8 <_ZN7LSM6DSR15getAccelerationEv>
	hlsm6dsr.acceleration_mg[0] = lsm6dsr->acceleration_mg[0];
 8003aca:	4b08      	ldr	r3, [pc, #32]	; (8003aec <MRT_LSM6DSR_getAcceleration+0x30>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a07      	ldr	r2, [pc, #28]	; (8003af0 <MRT_LSM6DSR_getAcceleration+0x34>)
 8003ad2:	6013      	str	r3, [r2, #0]
	hlsm6dsr.acceleration_mg[1] = lsm6dsr->acceleration_mg[1];
 8003ad4:	4b05      	ldr	r3, [pc, #20]	; (8003aec <MRT_LSM6DSR_getAcceleration+0x30>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	4a05      	ldr	r2, [pc, #20]	; (8003af0 <MRT_LSM6DSR_getAcceleration+0x34>)
 8003adc:	6053      	str	r3, [r2, #4]
	hlsm6dsr.acceleration_mg[2] = lsm6dsr->acceleration_mg[2];
 8003ade:	4b03      	ldr	r3, [pc, #12]	; (8003aec <MRT_LSM6DSR_getAcceleration+0x30>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	4a02      	ldr	r2, [pc, #8]	; (8003af0 <MRT_LSM6DSR_getAcceleration+0x34>)
 8003ae6:	6093      	str	r3, [r2, #8]
}
 8003ae8:	bf00      	nop
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	200003c0 	.word	0x200003c0
 8003af0:	200003c8 	.word	0x200003c8

08003af4 <MRT_LSM6DSR_getAngularRate>:
void MRT_LSM6DSR_getAngularRate(void){
 8003af4:	b580      	push	{r7, lr}
 8003af6:	af00      	add	r7, sp, #0
	lsm6dsr->getAngularRate();
 8003af8:	4b0a      	ldr	r3, [pc, #40]	; (8003b24 <MRT_LSM6DSR_getAngularRate+0x30>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4618      	mov	r0, r3
 8003afe:	f000 f9c5 	bl	8003e8c <_ZN7LSM6DSR14getAngularRateEv>
	hlsm6dsr.angular_rate_mdps[0] = lsm6dsr->angular_rate_mdps[0];
 8003b02:	4b08      	ldr	r3, [pc, #32]	; (8003b24 <MRT_LSM6DSR_getAngularRate+0x30>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	4a07      	ldr	r2, [pc, #28]	; (8003b28 <MRT_LSM6DSR_getAngularRate+0x34>)
 8003b0a:	60d3      	str	r3, [r2, #12]
	hlsm6dsr.angular_rate_mdps[1] = lsm6dsr->angular_rate_mdps[1];
 8003b0c:	4b05      	ldr	r3, [pc, #20]	; (8003b24 <MRT_LSM6DSR_getAngularRate+0x30>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	4a05      	ldr	r2, [pc, #20]	; (8003b28 <MRT_LSM6DSR_getAngularRate+0x34>)
 8003b14:	6113      	str	r3, [r2, #16]
	hlsm6dsr.angular_rate_mdps[2] = lsm6dsr->angular_rate_mdps[2];
 8003b16:	4b03      	ldr	r3, [pc, #12]	; (8003b24 <MRT_LSM6DSR_getAngularRate+0x30>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	695b      	ldr	r3, [r3, #20]
 8003b1c:	4a02      	ldr	r2, [pc, #8]	; (8003b28 <MRT_LSM6DSR_getAngularRate+0x34>)
 8003b1e:	6153      	str	r3, [r2, #20]
}
 8003b20:	bf00      	nop
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	200003c0 	.word	0x200003c0
 8003b28:	200003c8 	.word	0x200003c8

08003b2c <MRT_LSM6DSR_getTemperature>:
void MRT_LSM6DSR_getTemperature(void){
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	af00      	add	r7, sp, #0
	lsm6dsr->getTemperature();
 8003b30:	4b05      	ldr	r3, [pc, #20]	; (8003b48 <MRT_LSM6DSR_getTemperature+0x1c>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f000 f97b 	bl	8003e30 <_ZN7LSM6DSR14getTemperatureEv>
	hlsm6dsr.temperature_degC = lsm6dsr->temperature_degC;
 8003b3a:	4b03      	ldr	r3, [pc, #12]	; (8003b48 <MRT_LSM6DSR_getTemperature+0x1c>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	699b      	ldr	r3, [r3, #24]
 8003b40:	4a02      	ldr	r2, [pc, #8]	; (8003b4c <MRT_LSM6DSR_getTemperature+0x20>)
 8003b42:	6193      	str	r3, [r2, #24]
}
 8003b44:	bf00      	nop
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	200003c0 	.word	0x200003c0
 8003b4c:	200003c8 	.word	0x200003c8

08003b50 <MRT_LPS22HH_Constructor>:


//**************************************************//
/*****LPS22HH STATIC FUNCTIONS*****/

void MRT_LPS22HH_Constructor(){
 8003b50:	b598      	push	{r3, r4, r7, lr}
 8003b52:	af00      	add	r7, sp, #0
	if (lps22hh==NULL){
 8003b54:	4b08      	ldr	r3, [pc, #32]	; (8003b78 <MRT_LPS22HH_Constructor+0x28>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d10b      	bne.n	8003b74 <MRT_LPS22HH_Constructor+0x24>
		lps22hh = new LPS22HH(&LPS22HH_I2C, (uint8_t) MRT_LPS22HH_ADDRESS);
 8003b5c:	2020      	movs	r0, #32
 8003b5e:	f00e fc97 	bl	8012490 <_Znwj>
 8003b62:	4603      	mov	r3, r0
 8003b64:	461c      	mov	r4, r3
 8003b66:	22b3      	movs	r2, #179	; 0xb3
 8003b68:	4904      	ldr	r1, [pc, #16]	; (8003b7c <MRT_LPS22HH_Constructor+0x2c>)
 8003b6a:	4620      	mov	r0, r4
 8003b6c:	f000 fa0c 	bl	8003f88 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh>
 8003b70:	4b01      	ldr	r3, [pc, #4]	; (8003b78 <MRT_LPS22HH_Constructor+0x28>)
 8003b72:	601c      	str	r4, [r3, #0]
	}
}
 8003b74:	bf00      	nop
 8003b76:	bd98      	pop	{r3, r4, r7, pc}
 8003b78:	200003c4 	.word	0x200003c4
 8003b7c:	20004fd0 	.word	0x20004fd0

08003b80 <MRT_LPS22HH_getPressure>:
	if (lps22hh!=NULL){
		lps22hh = NULL;
	}
}

void MRT_LPS22HH_getPressure(void){
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0
	lps22hh->getPressure();
 8003b84:	4b05      	ldr	r3, [pc, #20]	; (8003b9c <MRT_LPS22HH_getPressure+0x1c>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f000 fa83 	bl	8004094 <_ZN7LPS22HH11getPressureEv>
	hlps22hh.pressure_hPa = lps22hh->pressure_hPa;
 8003b8e:	4b03      	ldr	r3, [pc, #12]	; (8003b9c <MRT_LPS22HH_getPressure+0x1c>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a02      	ldr	r2, [pc, #8]	; (8003ba0 <MRT_LPS22HH_getPressure+0x20>)
 8003b96:	6013      	str	r3, [r2, #0]
}
 8003b98:	bf00      	nop
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	200003c4 	.word	0x200003c4
 8003ba0:	200003f0 	.word	0x200003f0

08003ba4 <MRT_LPS22HH_getTemperature>:

void MRT_LPS22HH_getTemperature(void){
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
	lps22hh->getTemperature();
 8003ba8:	4b05      	ldr	r3, [pc, #20]	; (8003bc0 <MRT_LPS22HH_getTemperature+0x1c>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4618      	mov	r0, r3
 8003bae:	f000 faa2 	bl	80040f6 <_ZN7LPS22HH14getTemperatureEv>
	hlps22hh.temperature_degC = lps22hh->temperature_degC;
 8003bb2:	4b03      	ldr	r3, [pc, #12]	; (8003bc0 <MRT_LPS22HH_getTemperature+0x1c>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	4a02      	ldr	r2, [pc, #8]	; (8003bc4 <MRT_LPS22HH_getTemperature+0x20>)
 8003bba:	6053      	str	r3, [r2, #4]
}
 8003bbc:	bf00      	nop
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	200003c4 	.word	0x200003c4
 8003bc4:	200003f0 	.word	0x200003f0

08003bc8 <MRT_LSM6DSR_Init>:


//**************************************************//
/*****PUBLIC STATIC FUNCTIONS*****/

HLSM6DSR MRT_LSM6DSR_Init(void){
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
	MRT_LSM6DSR_Constructor();
 8003bd0:	f7ff ff5c 	bl	8003a8c <MRT_LSM6DSR_Constructor>
	HLSM6DSR lsm6dsr_handler;
	lsm6dsr_handler.getAcceleration = &MRT_LSM6DSR_getAcceleration;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	4a06      	ldr	r2, [pc, #24]	; (8003bf0 <MRT_LSM6DSR_Init+0x28>)
 8003bd8:	61da      	str	r2, [r3, #28]
	lsm6dsr_handler.getAngularRate = &MRT_LSM6DSR_getAngularRate;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4a05      	ldr	r2, [pc, #20]	; (8003bf4 <MRT_LSM6DSR_Init+0x2c>)
 8003bde:	621a      	str	r2, [r3, #32]
	lsm6dsr_handler.getTemperature = &MRT_LSM6DSR_getTemperature;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a05      	ldr	r2, [pc, #20]	; (8003bf8 <MRT_LSM6DSR_Init+0x30>)
 8003be4:	625a      	str	r2, [r3, #36]	; 0x24
	return lsm6dsr_handler;
 8003be6:	bf00      	nop
}
 8003be8:	6878      	ldr	r0, [r7, #4]
 8003bea:	3708      	adds	r7, #8
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	08003abd 	.word	0x08003abd
 8003bf4:	08003af5 	.word	0x08003af5
 8003bf8:	08003b2d 	.word	0x08003b2d

08003bfc <MRT_LPS22HH_Init>:

struct HLPS22HH MRT_LPS22HH_Init(void){
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
	MRT_LPS22HH_Constructor();
 8003c04:	f7ff ffa4 	bl	8003b50 <MRT_LPS22HH_Constructor>
	struct HLPS22HH lps22hh_handler;
	lps22hh_handler.getPressure = &MRT_LPS22HH_getPressure;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a05      	ldr	r2, [pc, #20]	; (8003c20 <MRT_LPS22HH_Init+0x24>)
 8003c0c:	609a      	str	r2, [r3, #8]
	lps22hh_handler.getTemperature = &MRT_LPS22HH_getTemperature;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a04      	ldr	r2, [pc, #16]	; (8003c24 <MRT_LPS22HH_Init+0x28>)
 8003c12:	60da      	str	r2, [r3, #12]
	return lps22hh_handler;
 8003c14:	bf00      	nop
}
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	3708      	adds	r7, #8
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	08003b81 	.word	0x08003b81
 8003c24:	08003ba5 	.word	0x08003ba5

08003c28 <MRT_i2c_sensors_Init>:

void MRT_i2c_sensors_Init(void){
 8003c28:	b5b0      	push	{r4, r5, r7, lr}
 8003c2a:	b08a      	sub	sp, #40	; 0x28
 8003c2c:	af00      	add	r7, sp, #0

	//LSM6DSR
	#if LSM6DSR_
	HAL_IWDG_Refresh(&hiwdg);
	hlsm6dsr = MRT_LSM6DSR_Init();
 8003c2e:	4c0f      	ldr	r4, [pc, #60]	; (8003c6c <MRT_i2c_sensors_Init+0x44>)
 8003c30:	463b      	mov	r3, r7
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7ff ffc8 	bl	8003bc8 <MRT_LSM6DSR_Init>
 8003c38:	4625      	mov	r5, r4
 8003c3a:	463c      	mov	r4, r7
 8003c3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c44:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003c48:	e885 0003 	stmia.w	r5, {r0, r1}
	#endif

	//LPS22HH
	#if LPS22HH_
	HAL_IWDG_Refresh(&hiwdg);
	hlps22hh = MRT_LPS22HH_Init();
 8003c4c:	4c08      	ldr	r4, [pc, #32]	; (8003c70 <MRT_i2c_sensors_Init+0x48>)
 8003c4e:	463b      	mov	r3, r7
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7ff ffd3 	bl	8003bfc <MRT_LPS22HH_Init>
 8003c56:	463b      	mov	r3, r7
 8003c58:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c5a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	//GPS
	#if GPS_
	HAL_IWDG_Refresh(&hiwdg);
	//GPS_Init(&GPS_UART, &DEBUG_UART);TODO change to that?
	GPS_Init(&GPS_UART);
 8003c5e:	4805      	ldr	r0, [pc, #20]	; (8003c74 <MRT_i2c_sensors_Init+0x4c>)
 8003c60:	f000 fab2 	bl	80041c8 <GPS_Init>
	#endif

}
 8003c64:	bf00      	nop
 8003c66:	3728      	adds	r7, #40	; 0x28
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bdb0      	pop	{r4, r5, r7, pc}
 8003c6c:	200003c8 	.word	0x200003c8
 8003c70:	200003f0 	.word	0x200003f0
 8003c74:	200052b8 	.word	0x200052b8

08003c78 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh>:


//**************************************************//
/*****LSM6DSR*****/

LSM6DSR::LSM6DSR(I2C_HandleTypeDef* i2c_bus, uint8_t address){
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b088      	sub	sp, #32
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	60b9      	str	r1, [r7, #8]
 8003c82:	4613      	mov	r3, r2
 8003c84:	71fb      	strb	r3, [r7, #7]
	println((char*) "LSM6DSR Setup Starts");
 8003c86:	483e      	ldr	r0, [pc, #248]	; (8003d80 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x108>)
 8003c88:	f7fd f9c0 	bl	800100c <println>

	/* Initialize mems driver interface */
	ctx.write_reg = write;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	4a3d      	ldr	r2, [pc, #244]	; (8003d84 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x10c>)
 8003c90:	61da      	str	r2, [r3, #28]
	ctx.read_reg = read;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	4a3c      	ldr	r2, [pc, #240]	; (8003d88 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x110>)
 8003c96:	621a      	str	r2, [r3, #32]
	ctx.handle = i2c_bus;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	68ba      	ldr	r2, [r7, #8]
 8003c9c:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait sensor boot time */
	HAL_Delay(LSM6DSR_BOOT_TIME);
 8003c9e:	2064      	movs	r0, #100	; 0x64
 8003ca0:	f001 f946 	bl	8004f30 <HAL_Delay>
	/* Check device ID */
	lsm6dsr_device_id_get(&ctx, &whoamI);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f103 021c 	add.w	r2, r3, #28
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	3336      	adds	r3, #54	; 0x36
 8003cae:	4619      	mov	r1, r3
 8003cb0:	4610      	mov	r0, r2
 8003cb2:	f001 f837 	bl	8004d24 <lsm6dsr_device_id_get>

	print((char*) "Checking Sensor ID...");
 8003cb6:	4835      	ldr	r0, [pc, #212]	; (8003d8c <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x114>)
 8003cb8:	f7fd f9c6 	bl	8001048 <print>
	//if (whoamI != LSM6DSR_ID){ ORIGINAL
	if (whoamI != address){
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003cc2:	79fa      	ldrb	r2, [r7, #7]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d018      	beq.n	8003cfa <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x82>
	  println((char*) "NOT OK");
 8003cc8:	4831      	ldr	r0, [pc, #196]	; (8003d90 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x118>)
 8003cca:	f7fd f99f 	bl	800100c <println>
	  print((char*) "This Device is: ");
 8003cce:	4831      	ldr	r0, [pc, #196]	; (8003d94 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x11c>)
 8003cd0:	f7fd f9ba 	bl	8001048 <print>

	  char buffer[10];
	  sprintf(buffer, "%X\r\n", whoamI);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003cda:	461a      	mov	r2, r3
 8003cdc:	f107 0314 	add.w	r3, r7, #20
 8003ce0:	492d      	ldr	r1, [pc, #180]	; (8003d98 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x120>)
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f00f fd4e 	bl	8013784 <siprintf>
	  print(buffer);
 8003ce8:	f107 0314 	add.w	r3, r7, #20
 8003cec:	4618      	mov	r0, r3
 8003cee:	f7fd f9ab 	bl	8001048 <print>

	  println((char*) "\n\rProgram Terminated\n\r");
 8003cf2:	482a      	ldr	r0, [pc, #168]	; (8003d9c <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x124>)
 8003cf4:	f7fd f98a 	bl	800100c <println>
	  while(1);
 8003cf8:	e7fe      	b.n	8003cf8 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x80>
	}
	println((char*) "OK");
 8003cfa:	4829      	ldr	r0, [pc, #164]	; (8003da0 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x128>)
 8003cfc:	f7fd f986 	bl	800100c <println>

	/* Restore default configuration */
	lsm6dsr_reset_set(&ctx, PROPERTY_ENABLE);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	331c      	adds	r3, #28
 8003d04:	2101      	movs	r1, #1
 8003d06:	4618      	mov	r0, r3
 8003d08:	f001 f81d 	bl	8004d46 <lsm6dsr_reset_set>
	HAL_Delay(500);
 8003d0c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003d10:	f001 f90e 	bl	8004f30 <HAL_Delay>
	do {
	lsm6dsr_reset_get(&ctx, &rst);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f103 021c 	add.w	r2, r3, #28
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	3337      	adds	r3, #55	; 0x37
 8003d1e:	4619      	mov	r1, r3
 8003d20:	4610      	mov	r0, r2
 8003d22:	f001 f836 	bl	8004d92 <lsm6dsr_reset_get>
	} while (rst);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d000      	beq.n	8003d32 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0xba>
	do {
 8003d30:	e7f0      	b.n	8003d14 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x9c>

	/* Disable I3C interface */
	//TODO JASPER lsm6dsr_i3c_disable_set(&ctx, LSM6DSR_I3C_DISABLE);

	/* Enable Block Data Update */
	lsm6dsr_block_data_update_set(&ctx, PROPERTY_ENABLE);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	331c      	adds	r3, #28
 8003d36:	2101      	movs	r1, #1
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f000 fea3 	bl	8004a84 <lsm6dsr_block_data_update_set>
	/* Set Output Data Rate */
	lsm6dsr_xl_data_rate_set(&ctx, LSM6DSR_XL_ODR_12Hz5);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	331c      	adds	r3, #28
 8003d42:	2101      	movs	r1, #1
 8003d44:	4618      	mov	r0, r3
 8003d46:	f000 fc7f 	bl	8004648 <lsm6dsr_xl_data_rate_set>
	lsm6dsr_gy_data_rate_set(&ctx, LSM6DSR_GY_ODR_12Hz5);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	331c      	adds	r3, #28
 8003d4e:	2101      	movs	r1, #1
 8003d50:	4618      	mov	r0, r3
 8003d52:	f000 fd9b 	bl	800488c <lsm6dsr_gy_data_rate_set>
	/* Set full scale */
	lsm6dsr_xl_full_scale_set(&ctx, LSM6DSR_2g);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	331c      	adds	r3, #28
 8003d5a:	2100      	movs	r1, #0
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f000 fc4d 	bl	80045fc <lsm6dsr_xl_full_scale_set>
	lsm6dsr_gy_full_scale_set(&ctx, LSM6DSR_2000dps);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	331c      	adds	r3, #28
 8003d66:	210c      	movs	r1, #12
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f000 fd69 	bl	8004840 <lsm6dsr_gy_full_scale_set>
	/* Configure filtering chain(No aux interface)
	* Accelerometer - LPF1 + LPF2 path
	*/
	//TODO JASPER lsm6dsr_xl_hp_path_on_out_set(&ctx, LSM6DSR_LP_ODR_DIV_100);
	//TODO JASPER lsm6dsr_xl_filter_lp2_set(&ctx, PROPERTY_ENABLE);
	println((char*) "LSM6DSR Setup Ends");
 8003d6e:	480d      	ldr	r0, [pc, #52]	; (8003da4 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x12c>)
 8003d70:	f7fd f94c 	bl	800100c <println>

	//return ctx;
}
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	4618      	mov	r0, r3
 8003d78:	3720      	adds	r7, #32
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	08017b3c 	.word	0x08017b3c
 8003d84:	08003f15 	.word	0x08003f15
 8003d88:	08003f4f 	.word	0x08003f4f
 8003d8c:	08017b54 	.word	0x08017b54
 8003d90:	08017b6c 	.word	0x08017b6c
 8003d94:	08017b74 	.word	0x08017b74
 8003d98:	08017b88 	.word	0x08017b88
 8003d9c:	08017b90 	.word	0x08017b90
 8003da0:	08017ba8 	.word	0x08017ba8
 8003da4:	08017bac 	.word	0x08017bac

08003da8 <_ZN7LSM6DSR15getAccelerationEv>:


void LSM6DSR::getAcceleration(void){
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
	//lsm6dsr_reg_t reg;
	//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

	uint8_t reg;
	lsm6dsr_xl_flag_data_ready_get(&ctx, &reg);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	331c      	adds	r3, #28
 8003db4:	f107 020f 	add.w	r2, r7, #15
 8003db8:	4611      	mov	r1, r2
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f000 fe88 	bl	8004ad0 <lsm6dsr_xl_flag_data_ready_get>

	//if (reg.status_reg.gda) {
	if(reg){
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d030      	beq.n	8003e28 <_ZN7LSM6DSR15getAccelerationEv+0x80>
	/* Read magnetic field data */
	memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	3328      	adds	r3, #40	; 0x28
 8003dca:	2206      	movs	r2, #6
 8003dcc:	2100      	movs	r1, #0
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f00e fcc4 	bl	801275c <memset>
	lsm6dsr_acceleration_raw_get(&ctx, data_raw_acceleration);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f103 021c 	add.w	r2, r3, #28
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	3328      	adds	r3, #40	; 0x28
 8003dde:	4619      	mov	r1, r3
 8003de0:	4610      	mov	r0, r2
 8003de2:	f000 ff2e 	bl	8004c42 <lsm6dsr_acceleration_raw_get>
	acceleration_mg[0] = lsm6dsr_from_fs2g_to_mg(
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8003dec:	4618      	mov	r0, r3
 8003dee:	f000 fbb9 	bl	8004564 <lsm6dsr_from_fs2g_to_mg>
 8003df2:	eef0 7a40 	vmov.f32	s15, s0
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	edc3 7a00 	vstr	s15, [r3]
						   data_raw_acceleration[0]);
	acceleration_mg[1] = lsm6dsr_from_fs2g_to_mg(
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 fbae 	bl	8004564 <lsm6dsr_from_fs2g_to_mg>
 8003e08:	eef0 7a40 	vmov.f32	s15, s0
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	edc3 7a01 	vstr	s15, [r3, #4]
						   data_raw_acceleration[1]);
	acceleration_mg[2] = lsm6dsr_from_fs2g_to_mg(
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f000 fba3 	bl	8004564 <lsm6dsr_from_fs2g_to_mg>
 8003e1e:	eef0 7a40 	vmov.f32	s15, s0
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	edc3 7a02 	vstr	s15, [r3, #8]
						   data_raw_acceleration[2]);
	}
}
 8003e28:	bf00      	nop
 8003e2a:	3710      	adds	r7, #16
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <_ZN7LSM6DSR14getTemperatureEv>:


void LSM6DSR::getTemperature(void){
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
	//lsm6dsr_reg_t reg;
	//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    uint8_t reg;
    lsm6dsr_temp_flag_data_ready_get(&ctx, &reg);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	331c      	adds	r3, #28
 8003e3c:	f107 020f 	add.w	r2, r7, #15
 8003e40:	4611      	mov	r1, r2
 8003e42:	4618      	mov	r0, r3
 8003e44:	f000 fe76 	bl	8004b34 <lsm6dsr_temp_flag_data_ready_get>

	//if (reg.status_reg.tda) {
    if(reg){
 8003e48:	7bfb      	ldrb	r3, [r7, #15]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d01a      	beq.n	8003e84 <_ZN7LSM6DSR14getTemperatureEv+0x54>
		//Read temperature data
		memset(&data_raw_temperature, 0x00, sizeof(int16_t));
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	3334      	adds	r3, #52	; 0x34
 8003e52:	2202      	movs	r2, #2
 8003e54:	2100      	movs	r1, #0
 8003e56:	4618      	mov	r0, r3
 8003e58:	f00e fc80 	bl	801275c <memset>
		lsm6dsr_temperature_raw_get(&ctx, &data_raw_temperature);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	f103 021c 	add.w	r2, r3, #28
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	3334      	adds	r3, #52	; 0x34
 8003e66:	4619      	mov	r1, r3
 8003e68:	4610      	mov	r0, r2
 8003e6a:	f000 fe7c 	bl	8004b66 <lsm6dsr_temperature_raw_get>
		temperature_degC = lsm6dsr_from_lsb_to_celsius(data_raw_temperature);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 8003e74:	4618      	mov	r0, r3
 8003e76:	f000 fba5 	bl	80045c4 <lsm6dsr_from_lsb_to_celsius>
 8003e7a:	eef0 7a40 	vmov.f32	s15, s0
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	edc3 7a06 	vstr	s15, [r3, #24]

	}
}
 8003e84:	bf00      	nop
 8003e86:	3710      	adds	r7, #16
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <_ZN7LSM6DSR14getAngularRateEv>:
void LSM6DSR::getAngularRate(void){
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
	//lsm6dsr_reg_t reg;
	//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

	uint8_t reg;
    lsm6dsr_gy_flag_data_ready_get(&ctx, &reg);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	331c      	adds	r3, #28
 8003e98:	f107 020f 	add.w	r2, r7, #15
 8003e9c:	4611      	mov	r1, r2
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f000 fe2f 	bl	8004b02 <lsm6dsr_gy_flag_data_ready_get>

	//if (reg.status_reg.xlda) {
    if(reg){
 8003ea4:	7bfb      	ldrb	r3, [r7, #15]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d030      	beq.n	8003f0c <_ZN7LSM6DSR14getAngularRateEv+0x80>
	/* Read magnetic field data */
	memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	332e      	adds	r3, #46	; 0x2e
 8003eae:	2206      	movs	r2, #6
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f00e fc52 	bl	801275c <memset>
	lsm6dsr_angular_rate_raw_get(&ctx, data_raw_angular_rate);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f103 021c 	add.w	r2, r3, #28
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	332e      	adds	r3, #46	; 0x2e
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	4610      	mov	r0, r2
 8003ec6:	f000 fe71 	bl	8004bac <lsm6dsr_angular_rate_raw_get>
	angular_rate_mdps[0] =
			lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f000 fb5f 	bl	8004594 <lsm6dsr_from_fs2000dps_to_mdps>
 8003ed6:	eef0 7a40 	vmov.f32	s15, s0
	angular_rate_mdps[0] =
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	edc3 7a03 	vstr	s15, [r3, #12]
	angular_rate_mdps[1] =
			lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f000 fb54 	bl	8004594 <lsm6dsr_from_fs2000dps_to_mdps>
 8003eec:	eef0 7a40 	vmov.f32	s15, s0
	angular_rate_mdps[1] =
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	edc3 7a04 	vstr	s15, [r3, #16]
	angular_rate_mdps[2] =
			lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8003efc:	4618      	mov	r0, r3
 8003efe:	f000 fb49 	bl	8004594 <lsm6dsr_from_fs2000dps_to_mdps>
 8003f02:	eef0 7a40 	vmov.f32	s15, s0
	angular_rate_mdps[2] =
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	edc3 7a05 	vstr	s15, [r3, #20]
	fs1000dps_to_mdps
	fs2000dps_to_mdps
	*/

	}
}
 8003f0c:	bf00      	nop
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <_ZN7LSM6DSR5writeEPvhPKht>:


//int32_t LSM6DSR::write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len) {
int32_t LSM6DSR::write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len) {
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b088      	sub	sp, #32
 8003f18:	af04      	add	r7, sp, #16
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	607a      	str	r2, [r7, #4]
 8003f1e:	461a      	mov	r2, r3
 8003f20:	460b      	mov	r3, r1
 8003f22:	72fb      	strb	r3, [r7, #11]
 8003f24:	4613      	mov	r3, r2
 8003f26:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write((I2C_HandleTypeDef*) handle, LSM6DSR_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 8003f28:	7afb      	ldrb	r3, [r7, #11]
 8003f2a:	b29a      	uxth	r2, r3
 8003f2c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f30:	9302      	str	r3, [sp, #8]
 8003f32:	893b      	ldrh	r3, [r7, #8]
 8003f34:	9301      	str	r3, [sp, #4]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	9300      	str	r3, [sp, #0]
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	21d5      	movs	r1, #213	; 0xd5
 8003f3e:	68f8      	ldr	r0, [r7, #12]
 8003f40:	f001 fe9c 	bl	8005c7c <HAL_I2C_Mem_Write>
  return 0;
 8003f44:	2300      	movs	r3, #0
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3710      	adds	r7, #16
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}

08003f4e <_ZN7LSM6DSR4readEPvhPht>:

//int32_t LSM6DSR::read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len) {
int32_t LSM6DSR::read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len) {
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	b088      	sub	sp, #32
 8003f52:	af04      	add	r7, sp, #16
 8003f54:	60f8      	str	r0, [r7, #12]
 8003f56:	607a      	str	r2, [r7, #4]
 8003f58:	461a      	mov	r2, r3
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	72fb      	strb	r3, [r7, #11]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read((I2C_HandleTypeDef*) handle, LSM6DSR_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 8003f62:	7afb      	ldrb	r3, [r7, #11]
 8003f64:	b29a      	uxth	r2, r3
 8003f66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f6a:	9302      	str	r3, [sp, #8]
 8003f6c:	893b      	ldrh	r3, [r7, #8]
 8003f6e:	9301      	str	r3, [sp, #4]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	9300      	str	r3, [sp, #0]
 8003f74:	2301      	movs	r3, #1
 8003f76:	21d5      	movs	r1, #213	; 0xd5
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	f001 ff79 	bl	8005e70 <HAL_I2C_Mem_Read>
  return 0;
 8003f7e:	2300      	movs	r3, #0
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3710      	adds	r7, #16
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh>:

//**************************************************//
/*****LPS22HH*****/


LPS22HH::LPS22HH(I2C_HandleTypeDef* i2c_bus, uint8_t address){
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b088      	sub	sp, #32
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	4613      	mov	r3, r2
 8003f94:	71fb      	strb	r3, [r7, #7]
	println((char*) "LPS22HH Setup Starts");
 8003f96:	4835      	ldr	r0, [pc, #212]	; (800406c <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xe4>)
 8003f98:	f7fd f838 	bl	800100c <println>

	/* Initialize mems driver interface */
	ctx.write_reg = write;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	4a34      	ldr	r2, [pc, #208]	; (8004070 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xe8>)
 8003fa0:	609a      	str	r2, [r3, #8]
	ctx.read_reg = read;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	4a33      	ldr	r2, [pc, #204]	; (8004074 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xec>)
 8003fa6:	60da      	str	r2, [r3, #12]
	ctx.handle = i2c_bus;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	68ba      	ldr	r2, [r7, #8]
 8003fac:	611a      	str	r2, [r3, #16]
	/* Wait sensor boot time */
	HAL_Delay(LPS22HH_BOOT_TIME);
 8003fae:	2064      	movs	r0, #100	; 0x64
 8003fb0:	f000 ffbe 	bl	8004f30 <HAL_Delay>
	/* Check device ID */
	whoamI = 0;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	779a      	strb	r2, [r3, #30]
	lps22hh_device_id_get(&ctx, &whoamI);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	f103 0208 	add.w	r2, r3, #8
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	331e      	adds	r3, #30
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	4610      	mov	r0, r2
 8003fc8:	f000 fa4b 	bl	8004462 <lps22hh_device_id_get>


	print((char*) "Checking Sensor ID...");
 8003fcc:	482a      	ldr	r0, [pc, #168]	; (8004078 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xf0>)
 8003fce:	f7fd f83b 	bl	8001048 <print>
	//if ( whoamI != LPS22HH_ID ){ ORIGINAL
	if ( whoamI != address ){
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	7f9b      	ldrb	r3, [r3, #30]
 8003fd6:	79fa      	ldrb	r2, [r7, #7]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d017      	beq.n	800400c <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x84>
	  println((char*) "NOT OK");
 8003fdc:	4827      	ldr	r0, [pc, #156]	; (800407c <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xf4>)
 8003fde:	f7fd f815 	bl	800100c <println>
	  print((char*) "This Device is: ");
 8003fe2:	4827      	ldr	r0, [pc, #156]	; (8004080 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xf8>)
 8003fe4:	f7fd f830 	bl	8001048 <print>

	  char buffer[10];
	  sprintf(buffer, "%X\r\n", whoamI);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	7f9b      	ldrb	r3, [r3, #30]
 8003fec:	461a      	mov	r2, r3
 8003fee:	f107 0314 	add.w	r3, r7, #20
 8003ff2:	4924      	ldr	r1, [pc, #144]	; (8004084 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xfc>)
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f00f fbc5 	bl	8013784 <siprintf>
	  print(buffer);
 8003ffa:	f107 0314 	add.w	r3, r7, #20
 8003ffe:	4618      	mov	r0, r3
 8004000:	f7fd f822 	bl	8001048 <print>

	  println((char*) "\n\rProgram Terminated\n\r");
 8004004:	4820      	ldr	r0, [pc, #128]	; (8004088 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x100>)
 8004006:	f7fd f801 	bl	800100c <println>
	  while(1);
 800400a:	e7fe      	b.n	800400a <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x82>
	}
	println((char*) "OK");
 800400c:	481f      	ldr	r0, [pc, #124]	; (800408c <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x104>)
 800400e:	f7fc fffd 	bl	800100c <println>

	/* Restore default configuration */
	lps22hh_reset_set(&ctx, PROPERTY_ENABLE);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	3308      	adds	r3, #8
 8004016:	2101      	movs	r1, #1
 8004018:	4618      	mov	r0, r3
 800401a:	f000 fa33 	bl	8004484 <lps22hh_reset_set>
	HAL_Delay(500);
 800401e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004022:	f000 ff85 	bl	8004f30 <HAL_Delay>
	do {
	lps22hh_reset_get(&ctx, &rst);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	f103 0208 	add.w	r2, r3, #8
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	331f      	adds	r3, #31
 8004030:	4619      	mov	r1, r3
 8004032:	4610      	mov	r0, r2
 8004034:	f000 fa4c 	bl	80044d0 <lps22hh_reset_get>
	} while (rst);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	7fdb      	ldrb	r3, [r3, #31]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d000      	beq.n	8004042 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xba>
	do {
 8004040:	e7f1      	b.n	8004026 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x9e>


	/* Enable Block Data Update */
	lps22hh_block_data_update_set(&ctx, PROPERTY_ENABLE);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	3308      	adds	r3, #8
 8004046:	2101      	movs	r1, #1
 8004048:	4618      	mov	r0, r3
 800404a:	f000 f931 	bl	80042b0 <lps22hh_block_data_update_set>

	/* Set Output Data Rate */
	lps22hh_data_rate_set(&ctx, LPS22HH_75_Hz_LOW_NOISE);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	3308      	adds	r3, #8
 8004052:	2115      	movs	r1, #21
 8004054:	4618      	mov	r0, r3
 8004056:	f000 f951 	bl	80042fc <lps22hh_data_rate_set>
	println((char*) "LPS22HH Setup Ends");
 800405a:	480d      	ldr	r0, [pc, #52]	; (8004090 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x108>)
 800405c:	f7fc ffd6 	bl	800100c <println>

	//return ctx;
}
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	4618      	mov	r0, r3
 8004064:	3720      	adds	r7, #32
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	08017bc0 	.word	0x08017bc0
 8004070:	08004153 	.word	0x08004153
 8004074:	0800418d 	.word	0x0800418d
 8004078:	08017b54 	.word	0x08017b54
 800407c:	08017b6c 	.word	0x08017b6c
 8004080:	08017b74 	.word	0x08017b74
 8004084:	08017b88 	.word	0x08017b88
 8004088:	08017b90 	.word	0x08017b90
 800408c:	08017ba8 	.word	0x08017ba8
 8004090:	08017bd8 	.word	0x08017bd8

08004094 <_ZN7LPS22HH11getPressureEv>:



void LPS22HH::getPressure(void){
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
	/* Read output only if new value is available */
	lps22hh_reg_t reg;
	lps22hh_read_reg(&ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f103 0008 	add.w	r0, r3, #8
 80040a2:	f107 020c 	add.w	r2, r7, #12
 80040a6:	2301      	movs	r3, #1
 80040a8:	2127      	movs	r1, #39	; 0x27
 80040aa:	f000 f89f 	bl	80041ec <lps22hh_read_reg>

	//uint8_t reg;
	//lps22hh_press_flag_data_ready_get(&ctx, &reg);

	if (reg.status.p_da) {
 80040ae:	7b3b      	ldrb	r3, [r7, #12]
 80040b0:	f003 0301 	and.w	r3, r3, #1
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d019      	beq.n	80040ee <_ZN7LPS22HH11getPressureEv+0x5a>
	//if (reg) {
	  memset(&data_raw_pressure, 0x00, sizeof(uint32_t)); //TODO CAN CAUSE AN HARDFAULT
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	3318      	adds	r3, #24
 80040be:	2204      	movs	r2, #4
 80040c0:	2100      	movs	r1, #0
 80040c2:	4618      	mov	r0, r3
 80040c4:	f00e fb4a 	bl	801275c <memset>
	  lps22hh_pressure_raw_get(&ctx, &data_raw_pressure);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f103 0208 	add.w	r2, r3, #8
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	3318      	adds	r3, #24
 80040d2:	4619      	mov	r1, r3
 80040d4:	4610      	mov	r0, r2
 80040d6:	f000 f978 	bl	80043ca <lps22hh_pressure_raw_get>
	  pressure_hPa = lps22hh_from_lsb_to_hpa(data_raw_pressure);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	699b      	ldr	r3, [r3, #24]
 80040de:	4618      	mov	r0, r3
 80040e0:	f000 f8b4 	bl	800424c <lps22hh_from_lsb_to_hpa>
 80040e4:	eef0 7a40 	vmov.f32	s15, s0
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80040ee:	bf00      	nop
 80040f0:	3710      	adds	r7, #16
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}

080040f6 <_ZN7LPS22HH14getTemperatureEv>:


void LPS22HH::getTemperature(void){
 80040f6:	b580      	push	{r7, lr}
 80040f8:	b084      	sub	sp, #16
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
	/* Read output only if new value is available */
	//lps22hh_reg_t reg;
	//lps22hh_read_reg(&ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);

	uint8_t reg;
	lps22hh_temp_flag_data_ready_get(&ctx, &reg);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	3308      	adds	r3, #8
 8004102:	f107 020f 	add.w	r2, r7, #15
 8004106:	4611      	mov	r1, r2
 8004108:	4618      	mov	r0, r3
 800410a:	f000 f945 	bl	8004398 <lps22hh_temp_flag_data_ready_get>

	//if (reg.status.t_da) {
	if (reg) {
 800410e:	7bfb      	ldrb	r3, [r7, #15]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d01a      	beq.n	800414a <_ZN7LPS22HH14getTemperatureEv+0x54>
	  memset(&data_raw_temperature, 0x00, sizeof(int16_t));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	331c      	adds	r3, #28
 8004118:	2202      	movs	r2, #2
 800411a:	2100      	movs	r1, #0
 800411c:	4618      	mov	r0, r3
 800411e:	f00e fb1d 	bl	801275c <memset>
	  lps22hh_temperature_raw_get(&ctx, &data_raw_temperature);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f103 0208 	add.w	r2, r3, #8
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	331c      	adds	r3, #28
 800412c:	4619      	mov	r1, r3
 800412e:	4610      	mov	r0, r2
 8004130:	f000 f974 	bl	800441c <lps22hh_temperature_raw_get>
	  temperature_degC = lps22hh_from_lsb_to_celsius(data_raw_temperature);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800413a:	4618      	mov	r0, r3
 800413c:	f000 f89e 	bl	800427c <lps22hh_from_lsb_to_celsius>
 8004140:	eef0 7a40 	vmov.f32	s15, s0
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	edc3 7a01 	vstr	s15, [r3, #4]
	}
}
 800414a:	bf00      	nop
 800414c:	3710      	adds	r7, #16
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}

08004152 <_ZN7LPS22HH5writeEPvhPKht>:



int32_t LPS22HH::write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len) {
 8004152:	b580      	push	{r7, lr}
 8004154:	b088      	sub	sp, #32
 8004156:	af04      	add	r7, sp, #16
 8004158:	60f8      	str	r0, [r7, #12]
 800415a:	607a      	str	r2, [r7, #4]
 800415c:	461a      	mov	r2, r3
 800415e:	460b      	mov	r3, r1
 8004160:	72fb      	strb	r3, [r7, #11]
 8004162:	4613      	mov	r3, r2
 8004164:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write((I2C_HandleTypeDef*) handle, LSM6DSR_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 8004166:	7afb      	ldrb	r3, [r7, #11]
 8004168:	b29a      	uxth	r2, r3
 800416a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800416e:	9302      	str	r3, [sp, #8]
 8004170:	893b      	ldrh	r3, [r7, #8]
 8004172:	9301      	str	r3, [sp, #4]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	9300      	str	r3, [sp, #0]
 8004178:	2301      	movs	r3, #1
 800417a:	21d5      	movs	r1, #213	; 0xd5
 800417c:	68f8      	ldr	r0, [r7, #12]
 800417e:	f001 fd7d 	bl	8005c7c <HAL_I2C_Mem_Write>
  return 0;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	3710      	adds	r7, #16
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <_ZN7LPS22HH4readEPvhPht>:

int32_t LPS22HH::read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len) {
 800418c:	b580      	push	{r7, lr}
 800418e:	b088      	sub	sp, #32
 8004190:	af04      	add	r7, sp, #16
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	607a      	str	r2, [r7, #4]
 8004196:	461a      	mov	r2, r3
 8004198:	460b      	mov	r3, r1
 800419a:	72fb      	strb	r3, [r7, #11]
 800419c:	4613      	mov	r3, r2
 800419e:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read((I2C_HandleTypeDef*) handle, LSM6DSR_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 80041a0:	7afb      	ldrb	r3, [r7, #11]
 80041a2:	b29a      	uxth	r2, r3
 80041a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041a8:	9302      	str	r3, [sp, #8]
 80041aa:	893b      	ldrh	r3, [r7, #8]
 80041ac:	9301      	str	r3, [sp, #4]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	9300      	str	r3, [sp, #0]
 80041b2:	2301      	movs	r3, #1
 80041b4:	21d5      	movs	r1, #213	; 0xd5
 80041b6:	68f8      	ldr	r0, [r7, #12]
 80041b8:	f001 fe5a 	bl	8005e70 <HAL_I2C_Mem_Read>
  return 0;
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3710      	adds	r7, #16
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
	...

080041c8 <GPS_Init>:
		}
	}
}


void GPS_Init(UART_HandleTypeDef* data_uart){
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
	GPS_USART = data_uart;
 80041d0:	4a04      	ldr	r2, [pc, #16]	; (80041e4 <GPS_Init+0x1c>)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6013      	str	r3, [r2, #0]
	print("GPS Init\r\n");
 80041d6:	4804      	ldr	r0, [pc, #16]	; (80041e8 <GPS_Init+0x20>)
 80041d8:	f7fc ff36 	bl	8001048 <print>
}
 80041dc:	bf00      	nop
 80041de:	3708      	adds	r7, #8
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	20005f70 	.word	0x20005f70
 80041e8:	08017c98 	.word	0x08017c98

080041ec <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 80041ec:	b590      	push	{r4, r7, lr}
 80041ee:	b087      	sub	sp, #28
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	607a      	str	r2, [r7, #4]
 80041f6:	461a      	mov	r2, r3
 80041f8:	460b      	mov	r3, r1
 80041fa:	72fb      	strb	r3, [r7, #11]
 80041fc:	4613      	mov	r3, r2
 80041fe:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	685c      	ldr	r4, [r3, #4]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6898      	ldr	r0, [r3, #8]
 8004208:	893b      	ldrh	r3, [r7, #8]
 800420a:	7af9      	ldrb	r1, [r7, #11]
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	47a0      	blx	r4
 8004210:	6178      	str	r0, [r7, #20]

  return ret;
 8004212:	697b      	ldr	r3, [r7, #20]
}
 8004214:	4618      	mov	r0, r3
 8004216:	371c      	adds	r7, #28
 8004218:	46bd      	mov	sp, r7
 800421a:	bd90      	pop	{r4, r7, pc}

0800421c <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 800421c:	b590      	push	{r4, r7, lr}
 800421e:	b087      	sub	sp, #28
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	607a      	str	r2, [r7, #4]
 8004226:	461a      	mov	r2, r3
 8004228:	460b      	mov	r3, r1
 800422a:	72fb      	strb	r3, [r7, #11]
 800422c:	4613      	mov	r3, r2
 800422e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681c      	ldr	r4, [r3, #0]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6898      	ldr	r0, [r3, #8]
 8004238:	893b      	ldrh	r3, [r7, #8]
 800423a:	7af9      	ldrb	r1, [r7, #11]
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	47a0      	blx	r4
 8004240:	6178      	str	r0, [r7, #20]

  return ret;
 8004242:	697b      	ldr	r3, [r7, #20]
}
 8004244:	4618      	mov	r0, r3
 8004246:	371c      	adds	r7, #28
 8004248:	46bd      	mov	sp, r7
 800424a:	bd90      	pop	{r4, r7, pc}

0800424c <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	ee07 3a90 	vmov	s15, r3
 800425a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800425e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8004278 <lps22hh_from_lsb_to_hpa+0x2c>
 8004262:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004266:	eef0 7a66 	vmov.f32	s15, s13
}
 800426a:	eeb0 0a67 	vmov.f32	s0, s15
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr
 8004278:	49800000 	.word	0x49800000

0800427c <lps22hh_from_lsb_to_celsius>:

float_t lps22hh_from_lsb_to_celsius(int16_t lsb)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	4603      	mov	r3, r0
 8004284:	80fb      	strh	r3, [r7, #6]
  return ((float_t) lsb / 100.0f);
 8004286:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800428a:	ee07 3a90 	vmov	s15, r3
 800428e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004292:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80042ac <lps22hh_from_lsb_to_celsius+0x30>
 8004296:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800429a:	eef0 7a66 	vmov.f32	s15, s13
}
 800429e:	eeb0 0a67 	vmov.f32	s0, s15
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr
 80042ac:	42c80000 	.word	0x42c80000

080042b0 <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	460b      	mov	r3, r1
 80042ba:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 80042bc:	f107 0208 	add.w	r2, r7, #8
 80042c0:	2301      	movs	r3, #1
 80042c2:	2110      	movs	r1, #16
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f7ff ff91 	bl	80041ec <lps22hh_read_reg>
 80042ca:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d10f      	bne.n	80042f2 <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 80042d2:	78fb      	ldrb	r3, [r7, #3]
 80042d4:	f003 0301 	and.w	r3, r3, #1
 80042d8:	b2da      	uxtb	r2, r3
 80042da:	7a3b      	ldrb	r3, [r7, #8]
 80042dc:	f362 0341 	bfi	r3, r2, #1, #1
 80042e0:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 80042e2:	f107 0208 	add.w	r2, r7, #8
 80042e6:	2301      	movs	r3, #1
 80042e8:	2110      	movs	r1, #16
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f7ff ff96 	bl	800421c <lps22hh_write_reg>
 80042f0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80042f2:	68fb      	ldr	r3, [r7, #12]
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3710      	adds	r7, #16
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b086      	sub	sp, #24
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	460b      	mov	r3, r1
 8004306:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8004308:	f107 0210 	add.w	r2, r7, #16
 800430c:	2301      	movs	r3, #1
 800430e:	2110      	movs	r1, #16
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7ff ff6b 	bl	80041ec <lps22hh_read_reg>
 8004316:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d107      	bne.n	800432e <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 800431e:	f107 020c 	add.w	r2, r7, #12
 8004322:	2301      	movs	r3, #1
 8004324:	2111      	movs	r1, #17
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f7ff ff60 	bl	80041ec <lps22hh_read_reg>
 800432c:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d10f      	bne.n	8004354 <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 8004334:	78fb      	ldrb	r3, [r7, #3]
 8004336:	f003 0307 	and.w	r3, r3, #7
 800433a:	b2da      	uxtb	r2, r3
 800433c:	7c3b      	ldrb	r3, [r7, #16]
 800433e:	f362 1306 	bfi	r3, r2, #4, #3
 8004342:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8004344:	f107 0210 	add.w	r2, r7, #16
 8004348:	2301      	movs	r3, #1
 800434a:	2110      	movs	r1, #16
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f7ff ff65 	bl	800421c <lps22hh_write_reg>
 8004352:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d119      	bne.n	800438e <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 800435a:	78fb      	ldrb	r3, [r7, #3]
 800435c:	091b      	lsrs	r3, r3, #4
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	b2da      	uxtb	r2, r3
 8004364:	7b3b      	ldrb	r3, [r7, #12]
 8004366:	f362 0341 	bfi	r3, r2, #1, #1
 800436a:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 800436c:	78fb      	ldrb	r3, [r7, #3]
 800436e:	08db      	lsrs	r3, r3, #3
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	b2da      	uxtb	r2, r3
 8004376:	7b3b      	ldrb	r3, [r7, #12]
 8004378:	f362 0300 	bfi	r3, r2, #0, #1
 800437c:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 800437e:	f107 020c 	add.w	r2, r7, #12
 8004382:	2301      	movs	r3, #1
 8004384:	2111      	movs	r1, #17
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f7ff ff48 	bl	800421c <lps22hh_write_reg>
 800438c:	6178      	str	r0, [r7, #20]
  }

  return ret;
 800438e:	697b      	ldr	r3, [r7, #20]
}
 8004390:	4618      	mov	r0, r3
 8004392:	3718      	adds	r7, #24
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <lps22hh_temp_flag_data_ready_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]
  lps22hh_status_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_STATUS, (uint8_t *) &reg, 1);
 80043a2:	f107 0208 	add.w	r2, r7, #8
 80043a6:	2301      	movs	r3, #1
 80043a8:	2127      	movs	r1, #39	; 0x27
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f7ff ff1e 	bl	80041ec <lps22hh_read_reg>
 80043b0:	60f8      	str	r0, [r7, #12]
  *val = reg.t_da;
 80043b2:	7a3b      	ldrb	r3, [r7, #8]
 80043b4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	461a      	mov	r2, r3
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	701a      	strb	r2, [r3, #0]

  return ret;
 80043c0:	68fb      	ldr	r3, [r7, #12]
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3710      	adds	r7, #16
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}

080043ca <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 80043ca:	b580      	push	{r7, lr}
 80043cc:	b084      	sub	sp, #16
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
 80043d2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 80043d4:	f107 0208 	add.w	r2, r7, #8
 80043d8:	2303      	movs	r3, #3
 80043da:	2128      	movs	r1, #40	; 0x28
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	f7ff ff05 	bl	80041ec <lps22hh_read_reg>
 80043e2:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 80043e4:	7abb      	ldrb	r3, [r7, #10]
 80043e6:	461a      	mov	r2, r3
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	021b      	lsls	r3, r3, #8
 80043f2:	7a7a      	ldrb	r2, [r7, #9]
 80043f4:	441a      	add	r2, r3
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	021b      	lsls	r3, r3, #8
 8004400:	7a3a      	ldrb	r2, [r7, #8]
 8004402:	441a      	add	r2, r3
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	021a      	lsls	r2, r3, #8
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	601a      	str	r2, [r3, #0]

  return ret;
 8004412:	68fb      	ldr	r3, [r7, #12]
}
 8004414:	4618      	mov	r0, r3
 8004416:	3710      	adds	r7, #16
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <lps22hh_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[2];
  ret =  lps22hh_read_reg(ctx, LPS22HH_TEMP_OUT_L, reg, 2);
 8004426:	f107 0208 	add.w	r2, r7, #8
 800442a:	2302      	movs	r3, #2
 800442c:	212b      	movs	r1, #43	; 0x2b
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f7ff fedc 	bl	80041ec <lps22hh_read_reg>
 8004434:	60f8      	str	r0, [r7, #12]
  *buff = reg[1];
 8004436:	7a7b      	ldrb	r3, [r7, #9]
 8004438:	b21a      	sxth	r2, r3
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004444:	b29b      	uxth	r3, r3
 8004446:	021b      	lsls	r3, r3, #8
 8004448:	b29a      	uxth	r2, r3
 800444a:	7a3b      	ldrb	r3, [r7, #8]
 800444c:	b29b      	uxth	r3, r3
 800444e:	4413      	add	r3, r2
 8004450:	b29b      	uxth	r3, r3
 8004452:	b21a      	sxth	r2, r3
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	801a      	strh	r2, [r3, #0]

  return ret;
 8004458:	68fb      	ldr	r3, [r7, #12]
}
 800445a:	4618      	mov	r0, r3
 800445c:	3710      	adds	r7, #16
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}

08004462 <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004462:	b580      	push	{r7, lr}
 8004464:	b084      	sub	sp, #16
 8004466:	af00      	add	r7, sp, #0
 8004468:	6078      	str	r0, [r7, #4]
 800446a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 800446c:	2301      	movs	r3, #1
 800446e:	683a      	ldr	r2, [r7, #0]
 8004470:	210f      	movs	r1, #15
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f7ff feba 	bl	80041ec <lps22hh_read_reg>
 8004478:	60f8      	str	r0, [r7, #12]

  return ret;
 800447a:	68fb      	ldr	r3, [r7, #12]
}
 800447c:	4618      	mov	r0, r3
 800447e:	3710      	adds	r7, #16
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}

08004484 <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	460b      	mov	r3, r1
 800448e:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8004490:	f107 0208 	add.w	r2, r7, #8
 8004494:	2301      	movs	r3, #1
 8004496:	2111      	movs	r1, #17
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f7ff fea7 	bl	80041ec <lps22hh_read_reg>
 800449e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d10f      	bne.n	80044c6 <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 80044a6:	78fb      	ldrb	r3, [r7, #3]
 80044a8:	f003 0301 	and.w	r3, r3, #1
 80044ac:	b2da      	uxtb	r2, r3
 80044ae:	7a3b      	ldrb	r3, [r7, #8]
 80044b0:	f362 0382 	bfi	r3, r2, #2, #1
 80044b4:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 80044b6:	f107 0208 	add.w	r2, r7, #8
 80044ba:	2301      	movs	r3, #1
 80044bc:	2111      	movs	r1, #17
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f7ff feac 	bl	800421c <lps22hh_write_reg>
 80044c4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80044c6:	68fb      	ldr	r3, [r7, #12]
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3710      	adds	r7, #16
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 80044da:	f107 0208 	add.w	r2, r7, #8
 80044de:	2301      	movs	r3, #1
 80044e0:	2111      	movs	r1, #17
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f7ff fe82 	bl	80041ec <lps22hh_read_reg>
 80044e8:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 80044ea:	7a3b      	ldrb	r3, [r7, #8]
 80044ec:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	461a      	mov	r2, r3
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	701a      	strb	r2, [r3, #0]

  return ret;
 80044f8:	68fb      	ldr	r3, [r7, #12]
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3710      	adds	r7, #16
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}

08004502 <lsm6dsr_read_reg>:
  *
  */
int32_t lsm6dsr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8004502:	b590      	push	{r4, r7, lr}
 8004504:	b087      	sub	sp, #28
 8004506:	af00      	add	r7, sp, #0
 8004508:	60f8      	str	r0, [r7, #12]
 800450a:	607a      	str	r2, [r7, #4]
 800450c:	461a      	mov	r2, r3
 800450e:	460b      	mov	r3, r1
 8004510:	72fb      	strb	r3, [r7, #11]
 8004512:	4613      	mov	r3, r2
 8004514:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	685c      	ldr	r4, [r3, #4]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6898      	ldr	r0, [r3, #8]
 800451e:	893b      	ldrh	r3, [r7, #8]
 8004520:	7af9      	ldrb	r1, [r7, #11]
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	47a0      	blx	r4
 8004526:	6178      	str	r0, [r7, #20]

  return ret;
 8004528:	697b      	ldr	r3, [r7, #20]
}
 800452a:	4618      	mov	r0, r3
 800452c:	371c      	adds	r7, #28
 800452e:	46bd      	mov	sp, r7
 8004530:	bd90      	pop	{r4, r7, pc}

08004532 <lsm6dsr_write_reg>:
  *
  */
int32_t lsm6dsr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8004532:	b590      	push	{r4, r7, lr}
 8004534:	b087      	sub	sp, #28
 8004536:	af00      	add	r7, sp, #0
 8004538:	60f8      	str	r0, [r7, #12]
 800453a:	607a      	str	r2, [r7, #4]
 800453c:	461a      	mov	r2, r3
 800453e:	460b      	mov	r3, r1
 8004540:	72fb      	strb	r3, [r7, #11]
 8004542:	4613      	mov	r3, r2
 8004544:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681c      	ldr	r4, [r3, #0]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6898      	ldr	r0, [r3, #8]
 800454e:	893b      	ldrh	r3, [r7, #8]
 8004550:	7af9      	ldrb	r1, [r7, #11]
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	47a0      	blx	r4
 8004556:	6178      	str	r0, [r7, #20]

  return ret;
 8004558:	697b      	ldr	r3, [r7, #20]
}
 800455a:	4618      	mov	r0, r3
 800455c:	371c      	adds	r7, #28
 800455e:	46bd      	mov	sp, r7
 8004560:	bd90      	pop	{r4, r7, pc}
	...

08004564 <lsm6dsr_from_fs2g_to_mg>:
  * @{
  *
  */

float_t lsm6dsr_from_fs2g_to_mg(int16_t lsb)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	4603      	mov	r3, r0
 800456c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 800456e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004572:	ee07 3a90 	vmov	s15, r3
 8004576:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800457a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8004590 <lsm6dsr_from_fs2g_to_mg+0x2c>
 800457e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8004582:	eeb0 0a67 	vmov.f32	s0, s15
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr
 8004590:	3d79db23 	.word	0x3d79db23

08004594 <lsm6dsr_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsr_from_fs2000dps_to_mdps(int16_t lsb)
{
 8004594:	b480      	push	{r7}
 8004596:	b083      	sub	sp, #12
 8004598:	af00      	add	r7, sp, #0
 800459a:	4603      	mov	r3, r0
 800459c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 800459e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80045a2:	ee07 3a90 	vmov	s15, r3
 80045a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80045aa:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80045c0 <lsm6dsr_from_fs2000dps_to_mdps+0x2c>
 80045ae:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80045b2:	eeb0 0a67 	vmov.f32	s0, s15
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr
 80045c0:	428c0000 	.word	0x428c0000

080045c4 <lsm6dsr_from_lsb_to_celsius>:
{
  return ((float_t)lsb * 140.0f);
}

float_t lsm6dsr_from_lsb_to_celsius(int16_t lsb)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	4603      	mov	r3, r0
 80045cc:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 80045ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80045d2:	ee07 3a90 	vmov	s15, r3
 80045d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80045da:	eddf 6a07 	vldr	s13, [pc, #28]	; 80045f8 <lsm6dsr_from_lsb_to_celsius+0x34>
 80045de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80045e2:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80045e6:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80045ea:	eeb0 0a67 	vmov.f32	s0, s15
 80045ee:	370c      	adds	r7, #12
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr
 80045f8:	43800000 	.word	0x43800000

080045fc <lsm6dsr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t val)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	460b      	mov	r3, r1
 8004606:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8004608:	f107 0208 	add.w	r2, r7, #8
 800460c:	2301      	movs	r3, #1
 800460e:	2110      	movs	r1, #16
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f7ff ff76 	bl	8004502 <lsm6dsr_read_reg>
 8004616:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d10f      	bne.n	800463e <lsm6dsr_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 800461e:	78fb      	ldrb	r3, [r7, #3]
 8004620:	f003 0303 	and.w	r3, r3, #3
 8004624:	b2da      	uxtb	r2, r3
 8004626:	7a3b      	ldrb	r3, [r7, #8]
 8004628:	f362 0383 	bfi	r3, r2, #2, #2
 800462c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 800462e:	f107 0208 	add.w	r2, r7, #8
 8004632:	2301      	movs	r3, #1
 8004634:	2110      	movs	r1, #16
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f7ff ff7b 	bl	8004532 <lsm6dsr_write_reg>
 800463c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 800463e:	68fb      	ldr	r3, [r7, #12]
}
 8004640:	4618      	mov	r0, r3
 8004642:	3710      	adds	r7, #16
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}

08004648 <lsm6dsr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t val)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b086      	sub	sp, #24
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	460b      	mov	r3, r1
 8004652:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_xl_t odr_xl =  val;
 8004654:	78fb      	ldrb	r3, [r7, #3]
 8004656:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8004658:	f107 030c 	add.w	r3, r7, #12
 800465c:	4619      	mov	r1, r3
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 fbb0 	bl	8004dc4 <lsm6dsr_fsm_enable_get>
 8004664:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	2b00      	cmp	r3, #0
 800466a:	f040 80c4 	bne.w	80047f6 <lsm6dsr_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800466e:	7b3b      	ldrb	r3, [r7, #12]
 8004670:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004674:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8004676:	7b3b      	ldrb	r3, [r7, #12]
 8004678:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800467c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800467e:	4313      	orrs	r3, r2
 8004680:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8004682:	7b3b      	ldrb	r3, [r7, #12]
 8004684:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004688:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800468a:	4313      	orrs	r3, r2
 800468c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800468e:	7b3b      	ldrb	r3, [r7, #12]
 8004690:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004694:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8004696:	4313      	orrs	r3, r2
 8004698:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800469a:	7b3b      	ldrb	r3, [r7, #12]
 800469c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80046a0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80046a2:	4313      	orrs	r3, r2
 80046a4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80046a6:	7b3b      	ldrb	r3, [r7, #12]
 80046a8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80046ac:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80046ae:	4313      	orrs	r3, r2
 80046b0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80046b2:	7b3b      	ldrb	r3, [r7, #12]
 80046b4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80046b8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80046ba:	4313      	orrs	r3, r2
 80046bc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80046be:	7b3b      	ldrb	r3, [r7, #12]
 80046c0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80046c4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80046c6:	4313      	orrs	r3, r2
 80046c8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80046ca:	7b7b      	ldrb	r3, [r7, #13]
 80046cc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80046d0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80046d2:	4313      	orrs	r3, r2
 80046d4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80046d6:	7b7b      	ldrb	r3, [r7, #13]
 80046d8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80046dc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80046de:	4313      	orrs	r3, r2
 80046e0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80046e2:	7b7b      	ldrb	r3, [r7, #13]
 80046e4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80046e8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80046ea:	4313      	orrs	r3, r2
 80046ec:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80046ee:	7b7b      	ldrb	r3, [r7, #13]
 80046f0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80046f4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80046f6:	4313      	orrs	r3, r2
 80046f8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80046fa:	7b7b      	ldrb	r3, [r7, #13]
 80046fc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004700:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8004702:	4313      	orrs	r3, r2
 8004704:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8004706:	7b7b      	ldrb	r3, [r7, #13]
 8004708:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800470c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800470e:	4313      	orrs	r3, r2
 8004710:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004712:	7b7b      	ldrb	r3, [r7, #13]
 8004714:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004718:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800471a:	4313      	orrs	r3, r2
 800471c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 800471e:	7b7b      	ldrb	r3, [r7, #13]
 8004720:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004724:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004726:	4313      	orrs	r3, r2
 8004728:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800472a:	2b01      	cmp	r3, #1
 800472c:	d163      	bne.n	80047f6 <lsm6dsr_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 800472e:	f107 030b 	add.w	r3, r7, #11
 8004732:	4619      	mov	r1, r3
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f000 fb71 	bl	8004e1c <lsm6dsr_fsm_data_rate_get>
 800473a:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d159      	bne.n	80047f6 <lsm6dsr_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8004742:	7afb      	ldrb	r3, [r7, #11]
 8004744:	2b03      	cmp	r3, #3
 8004746:	d853      	bhi.n	80047f0 <lsm6dsr_xl_data_rate_set+0x1a8>
 8004748:	a201      	add	r2, pc, #4	; (adr r2, 8004750 <lsm6dsr_xl_data_rate_set+0x108>)
 800474a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800474e:	bf00      	nop
 8004750:	08004761 	.word	0x08004761
 8004754:	08004773 	.word	0x08004773
 8004758:	08004791 	.word	0x08004791
 800475c:	080047bb 	.word	0x080047bb
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_XL_ODR_OFF)
 8004760:	78fb      	ldrb	r3, [r7, #3]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d102      	bne.n	800476c <lsm6dsr_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSR_XL_ODR_12Hz5;
 8004766:	2301      	movs	r3, #1
 8004768:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800476a:	e045      	b.n	80047f8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800476c:	78fb      	ldrb	r3, [r7, #3]
 800476e:	75fb      	strb	r3, [r7, #23]
            break;
 8004770:	e042      	b.n	80047f8 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8004772:	78fb      	ldrb	r3, [r7, #3]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d102      	bne.n	800477e <lsm6dsr_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8004778:	2302      	movs	r3, #2
 800477a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800477c:	e03c      	b.n	80047f8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 800477e:	78fb      	ldrb	r3, [r7, #3]
 8004780:	2b01      	cmp	r3, #1
 8004782:	d102      	bne.n	800478a <lsm6dsr_xl_data_rate_set+0x142>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8004784:	2302      	movs	r3, #2
 8004786:	75fb      	strb	r3, [r7, #23]
            break;
 8004788:	e036      	b.n	80047f8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800478a:	78fb      	ldrb	r3, [r7, #3]
 800478c:	75fb      	strb	r3, [r7, #23]
            break;
 800478e:	e033      	b.n	80047f8 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8004790:	78fb      	ldrb	r3, [r7, #3]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d102      	bne.n	800479c <lsm6dsr_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8004796:	2303      	movs	r3, #3
 8004798:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800479a:	e02d      	b.n	80047f8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 800479c:	78fb      	ldrb	r3, [r7, #3]
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d102      	bne.n	80047a8 <lsm6dsr_xl_data_rate_set+0x160>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 80047a2:	2303      	movs	r3, #3
 80047a4:	75fb      	strb	r3, [r7, #23]
            break;
 80047a6:	e027      	b.n	80047f8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 80047a8:	78fb      	ldrb	r3, [r7, #3]
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d102      	bne.n	80047b4 <lsm6dsr_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 80047ae:	2303      	movs	r3, #3
 80047b0:	75fb      	strb	r3, [r7, #23]
            break;
 80047b2:	e021      	b.n	80047f8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80047b4:	78fb      	ldrb	r3, [r7, #3]
 80047b6:	75fb      	strb	r3, [r7, #23]
            break;
 80047b8:	e01e      	b.n	80047f8 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 80047ba:	78fb      	ldrb	r3, [r7, #3]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d102      	bne.n	80047c6 <lsm6dsr_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80047c0:	2304      	movs	r3, #4
 80047c2:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80047c4:	e018      	b.n	80047f8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 80047c6:	78fb      	ldrb	r3, [r7, #3]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d102      	bne.n	80047d2 <lsm6dsr_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80047cc:	2304      	movs	r3, #4
 80047ce:	75fb      	strb	r3, [r7, #23]
            break;
 80047d0:	e012      	b.n	80047f8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 80047d2:	78fb      	ldrb	r3, [r7, #3]
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d102      	bne.n	80047de <lsm6dsr_xl_data_rate_set+0x196>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80047d8:	2304      	movs	r3, #4
 80047da:	75fb      	strb	r3, [r7, #23]
            break;
 80047dc:	e00c      	b.n	80047f8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_52Hz)
 80047de:	78fb      	ldrb	r3, [r7, #3]
 80047e0:	2b03      	cmp	r3, #3
 80047e2:	d102      	bne.n	80047ea <lsm6dsr_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80047e4:	2304      	movs	r3, #4
 80047e6:	75fb      	strb	r3, [r7, #23]
            break;
 80047e8:	e006      	b.n	80047f8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80047ea:	78fb      	ldrb	r3, [r7, #3]
 80047ec:	75fb      	strb	r3, [r7, #23]
            break;
 80047ee:	e003      	b.n	80047f8 <lsm6dsr_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 80047f0:	78fb      	ldrb	r3, [r7, #3]
 80047f2:	75fb      	strb	r3, [r7, #23]
            break;
 80047f4:	e000      	b.n	80047f8 <lsm6dsr_xl_data_rate_set+0x1b0>
        }
      }
 80047f6:	bf00      	nop
    }
  }

  if (ret == 0)
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d107      	bne.n	800480e <lsm6dsr_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80047fe:	f107 0208 	add.w	r2, r7, #8
 8004802:	2301      	movs	r3, #1
 8004804:	2110      	movs	r1, #16
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f7ff fe7b 	bl	8004502 <lsm6dsr_read_reg>
 800480c:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10f      	bne.n	8004834 <lsm6dsr_xl_data_rate_set+0x1ec>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8004814:	7dfb      	ldrb	r3, [r7, #23]
 8004816:	f003 030f 	and.w	r3, r3, #15
 800481a:	b2da      	uxtb	r2, r3
 800481c:	7a3b      	ldrb	r3, [r7, #8]
 800481e:	f362 1307 	bfi	r3, r2, #4, #4
 8004822:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8004824:	f107 0208 	add.w	r2, r7, #8
 8004828:	2301      	movs	r3, #1
 800482a:	2110      	movs	r1, #16
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f7ff fe80 	bl	8004532 <lsm6dsr_write_reg>
 8004832:	6138      	str	r0, [r7, #16]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8004834:	693b      	ldr	r3, [r7, #16]
}
 8004836:	4618      	mov	r0, r3
 8004838:	3718      	adds	r7, #24
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
 800483e:	bf00      	nop

08004840 <lsm6dsr_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t val)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	460b      	mov	r3, r1
 800484a:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800484c:	f107 0208 	add.w	r2, r7, #8
 8004850:	2301      	movs	r3, #1
 8004852:	2111      	movs	r1, #17
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f7ff fe54 	bl	8004502 <lsm6dsr_read_reg>
 800485a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d10f      	bne.n	8004882 <lsm6dsr_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t)val;
 8004862:	78fb      	ldrb	r3, [r7, #3]
 8004864:	f003 030f 	and.w	r3, r3, #15
 8004868:	b2da      	uxtb	r2, r3
 800486a:	7a3b      	ldrb	r3, [r7, #8]
 800486c:	f362 0303 	bfi	r3, r2, #0, #4
 8004870:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004872:	f107 0208 	add.w	r2, r7, #8
 8004876:	2301      	movs	r3, #1
 8004878:	2111      	movs	r1, #17
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f7ff fe59 	bl	8004532 <lsm6dsr_write_reg>
 8004880:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004882:	68fb      	ldr	r3, [r7, #12]
}
 8004884:	4618      	mov	r0, r3
 8004886:	3710      	adds	r7, #16
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <lsm6dsr_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t val)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b086      	sub	sp, #24
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	460b      	mov	r3, r1
 8004896:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_g_t odr_gy =  val;
 8004898:	78fb      	ldrb	r3, [r7, #3]
 800489a:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 800489c:	f107 030c 	add.w	r3, r7, #12
 80048a0:	4619      	mov	r1, r3
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 fa8e 	bl	8004dc4 <lsm6dsr_fsm_enable_get>
 80048a8:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	f040 80c4 	bne.w	8004a3a <lsm6dsr_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80048b2:	7b3b      	ldrb	r3, [r7, #12]
 80048b4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80048b8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80048ba:	7b3b      	ldrb	r3, [r7, #12]
 80048bc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80048c0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80048c2:	4313      	orrs	r3, r2
 80048c4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80048c6:	7b3b      	ldrb	r3, [r7, #12]
 80048c8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80048cc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80048ce:	4313      	orrs	r3, r2
 80048d0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80048d2:	7b3b      	ldrb	r3, [r7, #12]
 80048d4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80048d8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80048da:	4313      	orrs	r3, r2
 80048dc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80048de:	7b3b      	ldrb	r3, [r7, #12]
 80048e0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80048e4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80048e6:	4313      	orrs	r3, r2
 80048e8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80048ea:	7b3b      	ldrb	r3, [r7, #12]
 80048ec:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80048f0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80048f2:	4313      	orrs	r3, r2
 80048f4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80048f6:	7b3b      	ldrb	r3, [r7, #12]
 80048f8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80048fc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80048fe:	4313      	orrs	r3, r2
 8004900:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8004902:	7b3b      	ldrb	r3, [r7, #12]
 8004904:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004908:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800490a:	4313      	orrs	r3, r2
 800490c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800490e:	7b7b      	ldrb	r3, [r7, #13]
 8004910:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004914:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8004916:	4313      	orrs	r3, r2
 8004918:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800491a:	7b7b      	ldrb	r3, [r7, #13]
 800491c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004920:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8004922:	4313      	orrs	r3, r2
 8004924:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8004926:	7b7b      	ldrb	r3, [r7, #13]
 8004928:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800492c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800492e:	4313      	orrs	r3, r2
 8004930:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8004932:	7b7b      	ldrb	r3, [r7, #13]
 8004934:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004938:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800493a:	4313      	orrs	r3, r2
 800493c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800493e:	7b7b      	ldrb	r3, [r7, #13]
 8004940:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004944:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8004946:	4313      	orrs	r3, r2
 8004948:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800494a:	7b7b      	ldrb	r3, [r7, #13]
 800494c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004950:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8004952:	4313      	orrs	r3, r2
 8004954:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004956:	7b7b      	ldrb	r3, [r7, #13]
 8004958:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800495c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800495e:	4313      	orrs	r3, r2
 8004960:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8004962:	7b7b      	ldrb	r3, [r7, #13]
 8004964:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004968:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800496a:	4313      	orrs	r3, r2
 800496c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800496e:	2b01      	cmp	r3, #1
 8004970:	d163      	bne.n	8004a3a <lsm6dsr_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 8004972:	f107 030b 	add.w	r3, r7, #11
 8004976:	4619      	mov	r1, r3
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 fa4f 	bl	8004e1c <lsm6dsr_fsm_data_rate_get>
 800497e:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d159      	bne.n	8004a3a <lsm6dsr_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8004986:	7afb      	ldrb	r3, [r7, #11]
 8004988:	2b03      	cmp	r3, #3
 800498a:	d853      	bhi.n	8004a34 <lsm6dsr_gy_data_rate_set+0x1a8>
 800498c:	a201      	add	r2, pc, #4	; (adr r2, 8004994 <lsm6dsr_gy_data_rate_set+0x108>)
 800498e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004992:	bf00      	nop
 8004994:	080049a5 	.word	0x080049a5
 8004998:	080049b7 	.word	0x080049b7
 800499c:	080049d5 	.word	0x080049d5
 80049a0:	080049ff 	.word	0x080049ff
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_GY_ODR_OFF)
 80049a4:	78fb      	ldrb	r3, [r7, #3]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d102      	bne.n	80049b0 <lsm6dsr_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSR_GY_ODR_12Hz5;
 80049aa:	2301      	movs	r3, #1
 80049ac:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80049ae:	e045      	b.n	8004a3c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80049b0:	78fb      	ldrb	r3, [r7, #3]
 80049b2:	75fb      	strb	r3, [r7, #23]
            break;
 80049b4:	e042      	b.n	8004a3c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 80049b6:	78fb      	ldrb	r3, [r7, #3]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d102      	bne.n	80049c2 <lsm6dsr_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 80049bc:	2302      	movs	r3, #2
 80049be:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80049c0:	e03c      	b.n	8004a3c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80049c2:	78fb      	ldrb	r3, [r7, #3]
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d102      	bne.n	80049ce <lsm6dsr_gy_data_rate_set+0x142>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 80049c8:	2302      	movs	r3, #2
 80049ca:	75fb      	strb	r3, [r7, #23]
            break;
 80049cc:	e036      	b.n	8004a3c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80049ce:	78fb      	ldrb	r3, [r7, #3]
 80049d0:	75fb      	strb	r3, [r7, #23]
            break;
 80049d2:	e033      	b.n	8004a3c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 80049d4:	78fb      	ldrb	r3, [r7, #3]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d102      	bne.n	80049e0 <lsm6dsr_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80049da:	2303      	movs	r3, #3
 80049dc:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80049de:	e02d      	b.n	8004a3c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80049e0:	78fb      	ldrb	r3, [r7, #3]
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d102      	bne.n	80049ec <lsm6dsr_gy_data_rate_set+0x160>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80049e6:	2303      	movs	r3, #3
 80049e8:	75fb      	strb	r3, [r7, #23]
            break;
 80049ea:	e027      	b.n	8004a3c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 80049ec:	78fb      	ldrb	r3, [r7, #3]
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d102      	bne.n	80049f8 <lsm6dsr_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80049f2:	2303      	movs	r3, #3
 80049f4:	75fb      	strb	r3, [r7, #23]
            break;
 80049f6:	e021      	b.n	8004a3c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80049f8:	78fb      	ldrb	r3, [r7, #3]
 80049fa:	75fb      	strb	r3, [r7, #23]
            break;
 80049fc:	e01e      	b.n	8004a3c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 80049fe:	78fb      	ldrb	r3, [r7, #3]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d102      	bne.n	8004a0a <lsm6dsr_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8004a04:	2304      	movs	r3, #4
 8004a06:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8004a08:	e018      	b.n	8004a3c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8004a0a:	78fb      	ldrb	r3, [r7, #3]
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d102      	bne.n	8004a16 <lsm6dsr_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8004a10:	2304      	movs	r3, #4
 8004a12:	75fb      	strb	r3, [r7, #23]
            break;
 8004a14:	e012      	b.n	8004a3c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 8004a16:	78fb      	ldrb	r3, [r7, #3]
 8004a18:	2b02      	cmp	r3, #2
 8004a1a:	d102      	bne.n	8004a22 <lsm6dsr_gy_data_rate_set+0x196>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8004a1c:	2304      	movs	r3, #4
 8004a1e:	75fb      	strb	r3, [r7, #23]
            break;
 8004a20:	e00c      	b.n	8004a3c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_52Hz)
 8004a22:	78fb      	ldrb	r3, [r7, #3]
 8004a24:	2b03      	cmp	r3, #3
 8004a26:	d102      	bne.n	8004a2e <lsm6dsr_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8004a28:	2304      	movs	r3, #4
 8004a2a:	75fb      	strb	r3, [r7, #23]
            break;
 8004a2c:	e006      	b.n	8004a3c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8004a2e:	78fb      	ldrb	r3, [r7, #3]
 8004a30:	75fb      	strb	r3, [r7, #23]
            break;
 8004a32:	e003      	b.n	8004a3c <lsm6dsr_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8004a34:	78fb      	ldrb	r3, [r7, #3]
 8004a36:	75fb      	strb	r3, [r7, #23]
            break;
 8004a38:	e000      	b.n	8004a3c <lsm6dsr_gy_data_rate_set+0x1b0>
        }
      }
 8004a3a:	bf00      	nop
    }
  }

  if (ret == 0)
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d107      	bne.n	8004a52 <lsm6dsr_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004a42:	f107 0208 	add.w	r2, r7, #8
 8004a46:	2301      	movs	r3, #1
 8004a48:	2111      	movs	r1, #17
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f7ff fd59 	bl	8004502 <lsm6dsr_read_reg>
 8004a50:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d10f      	bne.n	8004a78 <lsm6dsr_gy_data_rate_set+0x1ec>
  {
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 8004a58:	7dfb      	ldrb	r3, [r7, #23]
 8004a5a:	f003 030f 	and.w	r3, r3, #15
 8004a5e:	b2da      	uxtb	r2, r3
 8004a60:	7a3b      	ldrb	r3, [r7, #8]
 8004a62:	f362 1307 	bfi	r3, r2, #4, #4
 8004a66:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004a68:	f107 0208 	add.w	r2, r7, #8
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	2111      	movs	r1, #17
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f7ff fd5e 	bl	8004532 <lsm6dsr_write_reg>
 8004a76:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8004a78:	693b      	ldr	r3, [r7, #16]
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3718      	adds	r7, #24
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop

08004a84 <lsm6dsr_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8004a90:	f107 0208 	add.w	r2, r7, #8
 8004a94:	2301      	movs	r3, #1
 8004a96:	2112      	movs	r1, #18
 8004a98:	6878      	ldr	r0, [r7, #4]
 8004a9a:	f7ff fd32 	bl	8004502 <lsm6dsr_read_reg>
 8004a9e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d10f      	bne.n	8004ac6 <lsm6dsr_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 8004aa6:	78fb      	ldrb	r3, [r7, #3]
 8004aa8:	f003 0301 	and.w	r3, r3, #1
 8004aac:	b2da      	uxtb	r2, r3
 8004aae:	7a3b      	ldrb	r3, [r7, #8]
 8004ab0:	f362 1386 	bfi	r3, r2, #6, #1
 8004ab4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8004ab6:	f107 0208 	add.w	r2, r7, #8
 8004aba:	2301      	movs	r3, #1
 8004abc:	2112      	movs	r1, #18
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f7ff fd37 	bl	8004532 <lsm6dsr_write_reg>
 8004ac4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3710      	adds	r7, #16
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <lsm6dsr_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8004ada:	f107 0208 	add.w	r2, r7, #8
 8004ade:	2301      	movs	r3, #1
 8004ae0:	211e      	movs	r1, #30
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f7ff fd0d 	bl	8004502 <lsm6dsr_read_reg>
 8004ae8:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 8004aea:	7a3b      	ldrb	r3, [r7, #8]
 8004aec:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	461a      	mov	r2, r3
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	701a      	strb	r2, [r3, #0]

  return ret;
 8004af8:	68fb      	ldr	r3, [r7, #12]
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3710      	adds	r7, #16
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}

08004b02 <lsm6dsr_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8004b02:	b580      	push	{r7, lr}
 8004b04:	b084      	sub	sp, #16
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	6078      	str	r0, [r7, #4]
 8004b0a:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8004b0c:	f107 0208 	add.w	r2, r7, #8
 8004b10:	2301      	movs	r3, #1
 8004b12:	211e      	movs	r1, #30
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f7ff fcf4 	bl	8004502 <lsm6dsr_read_reg>
 8004b1a:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 8004b1c:	7a3b      	ldrb	r3, [r7, #8]
 8004b1e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	461a      	mov	r2, r3
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	701a      	strb	r2, [r3, #0]

  return ret;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <lsm6dsr_temp_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8004b3e:	f107 0208 	add.w	r2, r7, #8
 8004b42:	2301      	movs	r3, #1
 8004b44:	211e      	movs	r1, #30
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7ff fcdb 	bl	8004502 <lsm6dsr_read_reg>
 8004b4c:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.tda;
 8004b4e:	7a3b      	ldrb	r3, [r7, #8]
 8004b50:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	461a      	mov	r2, r3
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	701a      	strb	r2, [r3, #0]

  return ret;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3710      	adds	r7, #16
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <lsm6dsr_temperature_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8004b66:	b580      	push	{r7, lr}
 8004b68:	b084      	sub	sp, #16
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
 8004b6e:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUT_TEMP_L, buff, 2);
 8004b70:	f107 0208 	add.w	r2, r7, #8
 8004b74:	2302      	movs	r3, #2
 8004b76:	2120      	movs	r1, #32
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f7ff fcc2 	bl	8004502 <lsm6dsr_read_reg>
 8004b7e:	60f8      	str	r0, [r7, #12]
  val[0] = (int16_t)buff[1];
 8004b80:	7a7b      	ldrb	r3, [r7, #9]
 8004b82:	b21a      	sxth	r2, r3
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	021b      	lsls	r3, r3, #8
 8004b92:	b29a      	uxth	r2, r3
 8004b94:	7a3b      	ldrb	r3, [r7, #8]
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	4413      	add	r3, r2
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	b21a      	sxth	r2, r3
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	801a      	strh	r2, [r3, #0]

  return ret;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3710      	adds	r7, #16
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <lsm6dsr_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b086      	sub	sp, #24
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_G, buff, 6);
 8004bb6:	f107 020c 	add.w	r2, r7, #12
 8004bba:	2306      	movs	r3, #6
 8004bbc:	2122      	movs	r1, #34	; 0x22
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f7ff fc9f 	bl	8004502 <lsm6dsr_read_reg>
 8004bc4:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8004bc6:	7b7b      	ldrb	r3, [r7, #13]
 8004bc8:	b21a      	sxth	r2, r3
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	021b      	lsls	r3, r3, #8
 8004bd8:	b29a      	uxth	r2, r3
 8004bda:	7b3b      	ldrb	r3, [r7, #12]
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	4413      	add	r3, r2
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	b21a      	sxth	r2, r3
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8004be8:	7bfa      	ldrb	r2, [r7, #15]
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	3302      	adds	r3, #2
 8004bee:	b212      	sxth	r2, r2
 8004bf0:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	3302      	adds	r3, #2
 8004bf6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	021b      	lsls	r3, r3, #8
 8004bfe:	b29a      	uxth	r2, r3
 8004c00:	7bbb      	ldrb	r3, [r7, #14]
 8004c02:	b29b      	uxth	r3, r3
 8004c04:	4413      	add	r3, r2
 8004c06:	b29a      	uxth	r2, r3
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	3302      	adds	r3, #2
 8004c0c:	b212      	sxth	r2, r2
 8004c0e:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8004c10:	7c7a      	ldrb	r2, [r7, #17]
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	3304      	adds	r3, #4
 8004c16:	b212      	sxth	r2, r2
 8004c18:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	3304      	adds	r3, #4
 8004c1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	021b      	lsls	r3, r3, #8
 8004c26:	b29a      	uxth	r2, r3
 8004c28:	7c3b      	ldrb	r3, [r7, #16]
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	4413      	add	r3, r2
 8004c2e:	b29a      	uxth	r2, r3
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	3304      	adds	r3, #4
 8004c34:	b212      	sxth	r2, r2
 8004c36:	801a      	strh	r2, [r3, #0]

  return ret;
 8004c38:	697b      	ldr	r3, [r7, #20]
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	3718      	adds	r7, #24
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}

08004c42 <lsm6dsr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8004c42:	b580      	push	{r7, lr}
 8004c44:	b086      	sub	sp, #24
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	6078      	str	r0, [r7, #4]
 8004c4a:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_A, buff, 6);
 8004c4c:	f107 020c 	add.w	r2, r7, #12
 8004c50:	2306      	movs	r3, #6
 8004c52:	2128      	movs	r1, #40	; 0x28
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f7ff fc54 	bl	8004502 <lsm6dsr_read_reg>
 8004c5a:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8004c5c:	7b7b      	ldrb	r3, [r7, #13]
 8004c5e:	b21a      	sxth	r2, r3
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	021b      	lsls	r3, r3, #8
 8004c6e:	b29a      	uxth	r2, r3
 8004c70:	7b3b      	ldrb	r3, [r7, #12]
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	4413      	add	r3, r2
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	b21a      	sxth	r2, r3
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8004c7e:	7bfa      	ldrb	r2, [r7, #15]
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	3302      	adds	r3, #2
 8004c84:	b212      	sxth	r2, r2
 8004c86:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	3302      	adds	r3, #2
 8004c8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	021b      	lsls	r3, r3, #8
 8004c94:	b29a      	uxth	r2, r3
 8004c96:	7bbb      	ldrb	r3, [r7, #14]
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	4413      	add	r3, r2
 8004c9c:	b29a      	uxth	r2, r3
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	3302      	adds	r3, #2
 8004ca2:	b212      	sxth	r2, r2
 8004ca4:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8004ca6:	7c7a      	ldrb	r2, [r7, #17]
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	3304      	adds	r3, #4
 8004cac:	b212      	sxth	r2, r2
 8004cae:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	3304      	adds	r3, #4
 8004cb4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	021b      	lsls	r3, r3, #8
 8004cbc:	b29a      	uxth	r2, r3
 8004cbe:	7c3b      	ldrb	r3, [r7, #16]
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	4413      	add	r3, r2
 8004cc4:	b29a      	uxth	r2, r3
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	3304      	adds	r3, #4
 8004cca:	b212      	sxth	r2, r2
 8004ccc:	801a      	strh	r2, [r3, #0]

  return ret;
 8004cce:	697b      	ldr	r3, [r7, #20]
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3718      	adds	r7, #24
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <lsm6dsr_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dsr_reg_access_t val)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 8004ce4:	f107 0208 	add.w	r2, r7, #8
 8004ce8:	2301      	movs	r3, #1
 8004cea:	2101      	movs	r1, #1
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f7ff fc08 	bl	8004502 <lsm6dsr_read_reg>
 8004cf2:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d10f      	bne.n	8004d1a <lsm6dsr_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 8004cfa:	78fb      	ldrb	r3, [r7, #3]
 8004cfc:	f003 0303 	and.w	r3, r3, #3
 8004d00:	b2da      	uxtb	r2, r3
 8004d02:	7a3b      	ldrb	r3, [r7, #8]
 8004d04:	f362 1387 	bfi	r3, r2, #6, #2
 8004d08:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 8004d0a:	f107 0208 	add.w	r2, r7, #8
 8004d0e:	2301      	movs	r3, #1
 8004d10:	2101      	movs	r1, #1
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f7ff fc0d 	bl	8004532 <lsm6dsr_write_reg>
 8004d18:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3710      	adds	r7, #16
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <lsm6dsr_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b084      	sub	sp, #16
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_WHO_AM_I, buff, 1);
 8004d2e:	2301      	movs	r3, #1
 8004d30:	683a      	ldr	r2, [r7, #0]
 8004d32:	210f      	movs	r1, #15
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f7ff fbe4 	bl	8004502 <lsm6dsr_read_reg>
 8004d3a:	60f8      	str	r0, [r7, #12]

  return ret;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3710      	adds	r7, #16
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}

08004d46 <lsm6dsr_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004d46:	b580      	push	{r7, lr}
 8004d48:	b084      	sub	sp, #16
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
 8004d4e:	460b      	mov	r3, r1
 8004d50:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8004d52:	f107 0208 	add.w	r2, r7, #8
 8004d56:	2301      	movs	r3, #1
 8004d58:	2112      	movs	r1, #18
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f7ff fbd1 	bl	8004502 <lsm6dsr_read_reg>
 8004d60:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d10f      	bne.n	8004d88 <lsm6dsr_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 8004d68:	78fb      	ldrb	r3, [r7, #3]
 8004d6a:	f003 0301 	and.w	r3, r3, #1
 8004d6e:	b2da      	uxtb	r2, r3
 8004d70:	7a3b      	ldrb	r3, [r7, #8]
 8004d72:	f362 0300 	bfi	r3, r2, #0, #1
 8004d76:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8004d78:	f107 0208 	add.w	r2, r7, #8
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	2112      	movs	r1, #18
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f7ff fbd6 	bl	8004532 <lsm6dsr_write_reg>
 8004d86:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004d88:	68fb      	ldr	r3, [r7, #12]
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3710      	adds	r7, #16
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <lsm6dsr_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b084      	sub	sp, #16
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
 8004d9a:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8004d9c:	f107 0208 	add.w	r2, r7, #8
 8004da0:	2301      	movs	r3, #1
 8004da2:	2112      	movs	r1, #18
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f7ff fbac 	bl	8004502 <lsm6dsr_read_reg>
 8004daa:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 8004dac:	7a3b      	ldrb	r3, [r7, #8]
 8004dae:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	461a      	mov	r2, r3
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	701a      	strb	r2, [r3, #0]

  return ret;
 8004dba:	68fb      	ldr	r3, [r7, #12]
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3710      	adds	r7, #16
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <lsm6dsr_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dsr_emb_fsm_enable_t *val)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8004dce:	2102      	movs	r1, #2
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f7ff ff81 	bl	8004cd8 <lsm6dsr_mem_bank_set>
 8004dd6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d106      	bne.n	8004dec <lsm6dsr_fsm_enable_get+0x28>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
                           (uint8_t *)&val->fsm_enable_a, 1);
 8004dde:	683a      	ldr	r2, [r7, #0]
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
 8004de0:	2301      	movs	r3, #1
 8004de2:	2146      	movs	r1, #70	; 0x46
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f7ff fb8c 	bl	8004502 <lsm6dsr_read_reg>
 8004dea:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d107      	bne.n	8004e02 <lsm6dsr_fsm_enable_get+0x3e>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
                           (uint8_t *)&val->fsm_enable_b, 1);
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	1c5a      	adds	r2, r3, #1
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
 8004df6:	2301      	movs	r3, #1
 8004df8:	2147      	movs	r1, #71	; 0x47
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f7ff fb81 	bl	8004502 <lsm6dsr_read_reg>
 8004e00:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d104      	bne.n	8004e12 <lsm6dsr_fsm_enable_get+0x4e>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8004e08:	2100      	movs	r1, #0
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f7ff ff64 	bl	8004cd8 <lsm6dsr_mem_bank_set>
 8004e10:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004e12:	68fb      	ldr	r3, [r7, #12]
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3710      	adds	r7, #16
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <lsm6dsr_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fsm_odr_t *val)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  lsm6dsr_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8004e26:	2102      	movs	r1, #2
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f7ff ff55 	bl	8004cd8 <lsm6dsr_mem_bank_set>
 8004e2e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d107      	bne.n	8004e46 <lsm6dsr_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_EMB_FUNC_ODR_CFG_B,
 8004e36:	f107 0208 	add.w	r2, r7, #8
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	215f      	movs	r1, #95	; 0x5f
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7ff fb5f 	bl	8004502 <lsm6dsr_read_reg>
 8004e44:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d104      	bne.n	8004e56 <lsm6dsr_fsm_data_rate_get+0x3a>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f7ff ff42 	bl	8004cd8 <lsm6dsr_mem_bank_set>
 8004e54:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 8004e56:	7a3b      	ldrb	r3, [r7, #8]
 8004e58:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	2b03      	cmp	r3, #3
 8004e60:	d81a      	bhi.n	8004e98 <lsm6dsr_fsm_data_rate_get+0x7c>
 8004e62:	a201      	add	r2, pc, #4	; (adr r2, 8004e68 <lsm6dsr_fsm_data_rate_get+0x4c>)
 8004e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e68:	08004e79 	.word	0x08004e79
 8004e6c:	08004e81 	.word	0x08004e81
 8004e70:	08004e89 	.word	0x08004e89
 8004e74:	08004e91 	.word	0x08004e91
  {
    case LSM6DSR_ODR_FSM_12Hz5:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	701a      	strb	r2, [r3, #0]
      break;
 8004e7e:	e00f      	b.n	8004ea0 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_26Hz:
      *val = LSM6DSR_ODR_FSM_26Hz;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	2201      	movs	r2, #1
 8004e84:	701a      	strb	r2, [r3, #0]
      break;
 8004e86:	e00b      	b.n	8004ea0 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_52Hz:
      *val = LSM6DSR_ODR_FSM_52Hz;
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	2202      	movs	r2, #2
 8004e8c:	701a      	strb	r2, [r3, #0]
      break;
 8004e8e:	e007      	b.n	8004ea0 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_104Hz:
      *val = LSM6DSR_ODR_FSM_104Hz;
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	2203      	movs	r2, #3
 8004e94:	701a      	strb	r2, [r3, #0]
      break;
 8004e96:	e003      	b.n	8004ea0 <lsm6dsr_fsm_data_rate_get+0x84>

    default:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	701a      	strb	r2, [r3, #0]
      break;
 8004e9e:	bf00      	nop
  }

  return ret;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3710      	adds	r7, #16
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop

08004eac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004eb0:	4b0e      	ldr	r3, [pc, #56]	; (8004eec <HAL_Init+0x40>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a0d      	ldr	r2, [pc, #52]	; (8004eec <HAL_Init+0x40>)
 8004eb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004eba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ebc:	4b0b      	ldr	r3, [pc, #44]	; (8004eec <HAL_Init+0x40>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a0a      	ldr	r2, [pc, #40]	; (8004eec <HAL_Init+0x40>)
 8004ec2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004ec6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ec8:	4b08      	ldr	r3, [pc, #32]	; (8004eec <HAL_Init+0x40>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a07      	ldr	r2, [pc, #28]	; (8004eec <HAL_Init+0x40>)
 8004ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ed2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ed4:	2003      	movs	r0, #3
 8004ed6:	f000 fb6e 	bl	80055b6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004eda:	2000      	movs	r0, #0
 8004edc:	f7fd f8a8 	bl	8002030 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ee0:	f7fd f87a 	bl	8001fd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	40023c00 	.word	0x40023c00

08004ef0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ef4:	4b06      	ldr	r3, [pc, #24]	; (8004f10 <HAL_IncTick+0x20>)
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	461a      	mov	r2, r3
 8004efa:	4b06      	ldr	r3, [pc, #24]	; (8004f14 <HAL_IncTick+0x24>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4413      	add	r3, r2
 8004f00:	4a04      	ldr	r2, [pc, #16]	; (8004f14 <HAL_IncTick+0x24>)
 8004f02:	6013      	str	r3, [r2, #0]
}
 8004f04:	bf00      	nop
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop
 8004f10:	20000064 	.word	0x20000064
 8004f14:	20006034 	.word	0x20006034

08004f18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	af00      	add	r7, sp, #0
  return uwTick;
 8004f1c:	4b03      	ldr	r3, [pc, #12]	; (8004f2c <HAL_GetTick+0x14>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	20006034 	.word	0x20006034

08004f30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f38:	f7ff ffee 	bl	8004f18 <HAL_GetTick>
 8004f3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f48:	d005      	beq.n	8004f56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004f4a:	4b0a      	ldr	r3, [pc, #40]	; (8004f74 <HAL_Delay+0x44>)
 8004f4c:	781b      	ldrb	r3, [r3, #0]
 8004f4e:	461a      	mov	r2, r3
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	4413      	add	r3, r2
 8004f54:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004f56:	bf00      	nop
 8004f58:	f7ff ffde 	bl	8004f18 <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d8f7      	bhi.n	8004f58 <HAL_Delay+0x28>
  {
  }
}
 8004f68:	bf00      	nop
 8004f6a:	bf00      	nop
 8004f6c:	3710      	adds	r7, #16
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	bf00      	nop
 8004f74:	20000064 	.word	0x20000064

08004f78 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f80:	2300      	movs	r3, #0
 8004f82:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d101      	bne.n	8004f8e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e033      	b.n	8004ff6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d109      	bne.n	8004faa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f7fc fa58 	bl	800144c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fae:	f003 0310 	and.w	r3, r3, #16
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d118      	bne.n	8004fe8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fba:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004fbe:	f023 0302 	bic.w	r3, r3, #2
 8004fc2:	f043 0202 	orr.w	r2, r3, #2
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f000 f94a 	bl	8005264 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fda:	f023 0303 	bic.w	r3, r3, #3
 8004fde:	f043 0201 	orr.w	r2, r3, #1
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	641a      	str	r2, [r3, #64]	; 0x40
 8004fe6:	e001      	b.n	8004fec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3710      	adds	r7, #16
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
	...

08005000 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005000:	b480      	push	{r7}
 8005002:	b085      	sub	sp, #20
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800500a:	2300      	movs	r3, #0
 800500c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005014:	2b01      	cmp	r3, #1
 8005016:	d101      	bne.n	800501c <HAL_ADC_ConfigChannel+0x1c>
 8005018:	2302      	movs	r3, #2
 800501a:	e113      	b.n	8005244 <HAL_ADC_ConfigChannel+0x244>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	2b09      	cmp	r3, #9
 800502a:	d925      	bls.n	8005078 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68d9      	ldr	r1, [r3, #12]
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	b29b      	uxth	r3, r3
 8005038:	461a      	mov	r2, r3
 800503a:	4613      	mov	r3, r2
 800503c:	005b      	lsls	r3, r3, #1
 800503e:	4413      	add	r3, r2
 8005040:	3b1e      	subs	r3, #30
 8005042:	2207      	movs	r2, #7
 8005044:	fa02 f303 	lsl.w	r3, r2, r3
 8005048:	43da      	mvns	r2, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	400a      	ands	r2, r1
 8005050:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68d9      	ldr	r1, [r3, #12]
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	689a      	ldr	r2, [r3, #8]
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	b29b      	uxth	r3, r3
 8005062:	4618      	mov	r0, r3
 8005064:	4603      	mov	r3, r0
 8005066:	005b      	lsls	r3, r3, #1
 8005068:	4403      	add	r3, r0
 800506a:	3b1e      	subs	r3, #30
 800506c:	409a      	lsls	r2, r3
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	430a      	orrs	r2, r1
 8005074:	60da      	str	r2, [r3, #12]
 8005076:	e022      	b.n	80050be <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	6919      	ldr	r1, [r3, #16]
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	b29b      	uxth	r3, r3
 8005084:	461a      	mov	r2, r3
 8005086:	4613      	mov	r3, r2
 8005088:	005b      	lsls	r3, r3, #1
 800508a:	4413      	add	r3, r2
 800508c:	2207      	movs	r2, #7
 800508e:	fa02 f303 	lsl.w	r3, r2, r3
 8005092:	43da      	mvns	r2, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	400a      	ands	r2, r1
 800509a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	6919      	ldr	r1, [r3, #16]
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	689a      	ldr	r2, [r3, #8]
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	4618      	mov	r0, r3
 80050ae:	4603      	mov	r3, r0
 80050b0:	005b      	lsls	r3, r3, #1
 80050b2:	4403      	add	r3, r0
 80050b4:	409a      	lsls	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	430a      	orrs	r2, r1
 80050bc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	2b06      	cmp	r3, #6
 80050c4:	d824      	bhi.n	8005110 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	685a      	ldr	r2, [r3, #4]
 80050d0:	4613      	mov	r3, r2
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	4413      	add	r3, r2
 80050d6:	3b05      	subs	r3, #5
 80050d8:	221f      	movs	r2, #31
 80050da:	fa02 f303 	lsl.w	r3, r2, r3
 80050de:	43da      	mvns	r2, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	400a      	ands	r2, r1
 80050e6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	4618      	mov	r0, r3
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	685a      	ldr	r2, [r3, #4]
 80050fa:	4613      	mov	r3, r2
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	4413      	add	r3, r2
 8005100:	3b05      	subs	r3, #5
 8005102:	fa00 f203 	lsl.w	r2, r0, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	635a      	str	r2, [r3, #52]	; 0x34
 800510e:	e04c      	b.n	80051aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	2b0c      	cmp	r3, #12
 8005116:	d824      	bhi.n	8005162 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	685a      	ldr	r2, [r3, #4]
 8005122:	4613      	mov	r3, r2
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	4413      	add	r3, r2
 8005128:	3b23      	subs	r3, #35	; 0x23
 800512a:	221f      	movs	r2, #31
 800512c:	fa02 f303 	lsl.w	r3, r2, r3
 8005130:	43da      	mvns	r2, r3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	400a      	ands	r2, r1
 8005138:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	b29b      	uxth	r3, r3
 8005146:	4618      	mov	r0, r3
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	685a      	ldr	r2, [r3, #4]
 800514c:	4613      	mov	r3, r2
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	4413      	add	r3, r2
 8005152:	3b23      	subs	r3, #35	; 0x23
 8005154:	fa00 f203 	lsl.w	r2, r0, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	430a      	orrs	r2, r1
 800515e:	631a      	str	r2, [r3, #48]	; 0x30
 8005160:	e023      	b.n	80051aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	685a      	ldr	r2, [r3, #4]
 800516c:	4613      	mov	r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	4413      	add	r3, r2
 8005172:	3b41      	subs	r3, #65	; 0x41
 8005174:	221f      	movs	r2, #31
 8005176:	fa02 f303 	lsl.w	r3, r2, r3
 800517a:	43da      	mvns	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	400a      	ands	r2, r1
 8005182:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	b29b      	uxth	r3, r3
 8005190:	4618      	mov	r0, r3
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	685a      	ldr	r2, [r3, #4]
 8005196:	4613      	mov	r3, r2
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	4413      	add	r3, r2
 800519c:	3b41      	subs	r3, #65	; 0x41
 800519e:	fa00 f203 	lsl.w	r2, r0, r3
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	430a      	orrs	r2, r1
 80051a8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80051aa:	4b29      	ldr	r3, [pc, #164]	; (8005250 <HAL_ADC_ConfigChannel+0x250>)
 80051ac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a28      	ldr	r2, [pc, #160]	; (8005254 <HAL_ADC_ConfigChannel+0x254>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d10f      	bne.n	80051d8 <HAL_ADC_ConfigChannel+0x1d8>
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2b12      	cmp	r3, #18
 80051be:	d10b      	bne.n	80051d8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a1d      	ldr	r2, [pc, #116]	; (8005254 <HAL_ADC_ConfigChannel+0x254>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d12b      	bne.n	800523a <HAL_ADC_ConfigChannel+0x23a>
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a1c      	ldr	r2, [pc, #112]	; (8005258 <HAL_ADC_ConfigChannel+0x258>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d003      	beq.n	80051f4 <HAL_ADC_ConfigChannel+0x1f4>
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2b11      	cmp	r3, #17
 80051f2:	d122      	bne.n	800523a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a11      	ldr	r2, [pc, #68]	; (8005258 <HAL_ADC_ConfigChannel+0x258>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d111      	bne.n	800523a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005216:	4b11      	ldr	r3, [pc, #68]	; (800525c <HAL_ADC_ConfigChannel+0x25c>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a11      	ldr	r2, [pc, #68]	; (8005260 <HAL_ADC_ConfigChannel+0x260>)
 800521c:	fba2 2303 	umull	r2, r3, r2, r3
 8005220:	0c9a      	lsrs	r2, r3, #18
 8005222:	4613      	mov	r3, r2
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	4413      	add	r3, r2
 8005228:	005b      	lsls	r3, r3, #1
 800522a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800522c:	e002      	b.n	8005234 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	3b01      	subs	r3, #1
 8005232:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d1f9      	bne.n	800522e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005242:	2300      	movs	r3, #0
}
 8005244:	4618      	mov	r0, r3
 8005246:	3714      	adds	r7, #20
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr
 8005250:	40012300 	.word	0x40012300
 8005254:	40012000 	.word	0x40012000
 8005258:	10000012 	.word	0x10000012
 800525c:	20000000 	.word	0x20000000
 8005260:	431bde83 	.word	0x431bde83

08005264 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005264:	b480      	push	{r7}
 8005266:	b085      	sub	sp, #20
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800526c:	4b79      	ldr	r3, [pc, #484]	; (8005454 <ADC_Init+0x1f0>)
 800526e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	685a      	ldr	r2, [r3, #4]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	431a      	orrs	r2, r3
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	685a      	ldr	r2, [r3, #4]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005298:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	6859      	ldr	r1, [r3, #4]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	691b      	ldr	r3, [r3, #16]
 80052a4:	021a      	lsls	r2, r3, #8
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	430a      	orrs	r2, r1
 80052ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	685a      	ldr	r2, [r3, #4]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80052bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	6859      	ldr	r1, [r3, #4]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	689a      	ldr	r2, [r3, #8]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	430a      	orrs	r2, r1
 80052ce:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	689a      	ldr	r2, [r3, #8]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	6899      	ldr	r1, [r3, #8]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	68da      	ldr	r2, [r3, #12]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	430a      	orrs	r2, r1
 80052f0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f6:	4a58      	ldr	r2, [pc, #352]	; (8005458 <ADC_Init+0x1f4>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d022      	beq.n	8005342 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	689a      	ldr	r2, [r3, #8]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800530a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	6899      	ldr	r1, [r3, #8]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	430a      	orrs	r2, r1
 800531c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	689a      	ldr	r2, [r3, #8]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800532c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	6899      	ldr	r1, [r3, #8]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	430a      	orrs	r2, r1
 800533e:	609a      	str	r2, [r3, #8]
 8005340:	e00f      	b.n	8005362 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	689a      	ldr	r2, [r3, #8]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005350:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	689a      	ldr	r2, [r3, #8]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005360:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	689a      	ldr	r2, [r3, #8]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f022 0202 	bic.w	r2, r2, #2
 8005370:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	6899      	ldr	r1, [r3, #8]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	7e1b      	ldrb	r3, [r3, #24]
 800537c:	005a      	lsls	r2, r3, #1
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	430a      	orrs	r2, r1
 8005384:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 3020 	ldrb.w	r3, [r3, #32]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d01b      	beq.n	80053c8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	685a      	ldr	r2, [r3, #4]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800539e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	685a      	ldr	r2, [r3, #4]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80053ae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	6859      	ldr	r1, [r3, #4]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ba:	3b01      	subs	r3, #1
 80053bc:	035a      	lsls	r2, r3, #13
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	430a      	orrs	r2, r1
 80053c4:	605a      	str	r2, [r3, #4]
 80053c6:	e007      	b.n	80053d8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053d6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80053e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	69db      	ldr	r3, [r3, #28]
 80053f2:	3b01      	subs	r3, #1
 80053f4:	051a      	lsls	r2, r3, #20
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	430a      	orrs	r2, r1
 80053fc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	689a      	ldr	r2, [r3, #8]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800540c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	6899      	ldr	r1, [r3, #8]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800541a:	025a      	lsls	r2, r3, #9
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	430a      	orrs	r2, r1
 8005422:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	689a      	ldr	r2, [r3, #8]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005432:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6899      	ldr	r1, [r3, #8]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	029a      	lsls	r2, r3, #10
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	430a      	orrs	r2, r1
 8005446:	609a      	str	r2, [r3, #8]
}
 8005448:	bf00      	nop
 800544a:	3714      	adds	r7, #20
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr
 8005454:	40012300 	.word	0x40012300
 8005458:	0f000001 	.word	0x0f000001

0800545c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800545c:	b480      	push	{r7}
 800545e:	b085      	sub	sp, #20
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f003 0307 	and.w	r3, r3, #7
 800546a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800546c:	4b0c      	ldr	r3, [pc, #48]	; (80054a0 <__NVIC_SetPriorityGrouping+0x44>)
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005472:	68ba      	ldr	r2, [r7, #8]
 8005474:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005478:	4013      	ands	r3, r2
 800547a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005484:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005488:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800548c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800548e:	4a04      	ldr	r2, [pc, #16]	; (80054a0 <__NVIC_SetPriorityGrouping+0x44>)
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	60d3      	str	r3, [r2, #12]
}
 8005494:	bf00      	nop
 8005496:	3714      	adds	r7, #20
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr
 80054a0:	e000ed00 	.word	0xe000ed00

080054a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80054a4:	b480      	push	{r7}
 80054a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054a8:	4b04      	ldr	r3, [pc, #16]	; (80054bc <__NVIC_GetPriorityGrouping+0x18>)
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	0a1b      	lsrs	r3, r3, #8
 80054ae:	f003 0307 	and.w	r3, r3, #7
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr
 80054bc:	e000ed00 	.word	0xe000ed00

080054c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	4603      	mov	r3, r0
 80054c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	db0b      	blt.n	80054ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054d2:	79fb      	ldrb	r3, [r7, #7]
 80054d4:	f003 021f 	and.w	r2, r3, #31
 80054d8:	4907      	ldr	r1, [pc, #28]	; (80054f8 <__NVIC_EnableIRQ+0x38>)
 80054da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054de:	095b      	lsrs	r3, r3, #5
 80054e0:	2001      	movs	r0, #1
 80054e2:	fa00 f202 	lsl.w	r2, r0, r2
 80054e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80054ea:	bf00      	nop
 80054ec:	370c      	adds	r7, #12
 80054ee:	46bd      	mov	sp, r7
 80054f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f4:	4770      	bx	lr
 80054f6:	bf00      	nop
 80054f8:	e000e100 	.word	0xe000e100

080054fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b083      	sub	sp, #12
 8005500:	af00      	add	r7, sp, #0
 8005502:	4603      	mov	r3, r0
 8005504:	6039      	str	r1, [r7, #0]
 8005506:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800550c:	2b00      	cmp	r3, #0
 800550e:	db0a      	blt.n	8005526 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	b2da      	uxtb	r2, r3
 8005514:	490c      	ldr	r1, [pc, #48]	; (8005548 <__NVIC_SetPriority+0x4c>)
 8005516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800551a:	0112      	lsls	r2, r2, #4
 800551c:	b2d2      	uxtb	r2, r2
 800551e:	440b      	add	r3, r1
 8005520:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005524:	e00a      	b.n	800553c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	b2da      	uxtb	r2, r3
 800552a:	4908      	ldr	r1, [pc, #32]	; (800554c <__NVIC_SetPriority+0x50>)
 800552c:	79fb      	ldrb	r3, [r7, #7]
 800552e:	f003 030f 	and.w	r3, r3, #15
 8005532:	3b04      	subs	r3, #4
 8005534:	0112      	lsls	r2, r2, #4
 8005536:	b2d2      	uxtb	r2, r2
 8005538:	440b      	add	r3, r1
 800553a:	761a      	strb	r2, [r3, #24]
}
 800553c:	bf00      	nop
 800553e:	370c      	adds	r7, #12
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr
 8005548:	e000e100 	.word	0xe000e100
 800554c:	e000ed00 	.word	0xe000ed00

08005550 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005550:	b480      	push	{r7}
 8005552:	b089      	sub	sp, #36	; 0x24
 8005554:	af00      	add	r7, sp, #0
 8005556:	60f8      	str	r0, [r7, #12]
 8005558:	60b9      	str	r1, [r7, #8]
 800555a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f003 0307 	and.w	r3, r3, #7
 8005562:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	f1c3 0307 	rsb	r3, r3, #7
 800556a:	2b04      	cmp	r3, #4
 800556c:	bf28      	it	cs
 800556e:	2304      	movcs	r3, #4
 8005570:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005572:	69fb      	ldr	r3, [r7, #28]
 8005574:	3304      	adds	r3, #4
 8005576:	2b06      	cmp	r3, #6
 8005578:	d902      	bls.n	8005580 <NVIC_EncodePriority+0x30>
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	3b03      	subs	r3, #3
 800557e:	e000      	b.n	8005582 <NVIC_EncodePriority+0x32>
 8005580:	2300      	movs	r3, #0
 8005582:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005584:	f04f 32ff 	mov.w	r2, #4294967295
 8005588:	69bb      	ldr	r3, [r7, #24]
 800558a:	fa02 f303 	lsl.w	r3, r2, r3
 800558e:	43da      	mvns	r2, r3
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	401a      	ands	r2, r3
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005598:	f04f 31ff 	mov.w	r1, #4294967295
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	fa01 f303 	lsl.w	r3, r1, r3
 80055a2:	43d9      	mvns	r1, r3
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055a8:	4313      	orrs	r3, r2
         );
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3724      	adds	r7, #36	; 0x24
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr

080055b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055b6:	b580      	push	{r7, lr}
 80055b8:	b082      	sub	sp, #8
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f7ff ff4c 	bl	800545c <__NVIC_SetPriorityGrouping>
}
 80055c4:	bf00      	nop
 80055c6:	3708      	adds	r7, #8
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}

080055cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b086      	sub	sp, #24
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	4603      	mov	r3, r0
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	607a      	str	r2, [r7, #4]
 80055d8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80055da:	2300      	movs	r3, #0
 80055dc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80055de:	f7ff ff61 	bl	80054a4 <__NVIC_GetPriorityGrouping>
 80055e2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	68b9      	ldr	r1, [r7, #8]
 80055e8:	6978      	ldr	r0, [r7, #20]
 80055ea:	f7ff ffb1 	bl	8005550 <NVIC_EncodePriority>
 80055ee:	4602      	mov	r2, r0
 80055f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055f4:	4611      	mov	r1, r2
 80055f6:	4618      	mov	r0, r3
 80055f8:	f7ff ff80 	bl	80054fc <__NVIC_SetPriority>
}
 80055fc:	bf00      	nop
 80055fe:	3718      	adds	r7, #24
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}

08005604 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
 800560a:	4603      	mov	r3, r0
 800560c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800560e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005612:	4618      	mov	r0, r3
 8005614:	f7ff ff54 	bl	80054c0 <__NVIC_EnableIRQ>
}
 8005618:	bf00      	nop
 800561a:	3708      	adds	r7, #8
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}

08005620 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005620:	b480      	push	{r7}
 8005622:	b089      	sub	sp, #36	; 0x24
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800562a:	2300      	movs	r3, #0
 800562c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800562e:	2300      	movs	r3, #0
 8005630:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005632:	2300      	movs	r3, #0
 8005634:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005636:	2300      	movs	r3, #0
 8005638:	61fb      	str	r3, [r7, #28]
 800563a:	e177      	b.n	800592c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800563c:	2201      	movs	r2, #1
 800563e:	69fb      	ldr	r3, [r7, #28]
 8005640:	fa02 f303 	lsl.w	r3, r2, r3
 8005644:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	697a      	ldr	r2, [r7, #20]
 800564c:	4013      	ands	r3, r2
 800564e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005650:	693a      	ldr	r2, [r7, #16]
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	429a      	cmp	r2, r3
 8005656:	f040 8166 	bne.w	8005926 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	f003 0303 	and.w	r3, r3, #3
 8005662:	2b01      	cmp	r3, #1
 8005664:	d005      	beq.n	8005672 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800566e:	2b02      	cmp	r3, #2
 8005670:	d130      	bne.n	80056d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005678:	69fb      	ldr	r3, [r7, #28]
 800567a:	005b      	lsls	r3, r3, #1
 800567c:	2203      	movs	r2, #3
 800567e:	fa02 f303 	lsl.w	r3, r2, r3
 8005682:	43db      	mvns	r3, r3
 8005684:	69ba      	ldr	r2, [r7, #24]
 8005686:	4013      	ands	r3, r2
 8005688:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	68da      	ldr	r2, [r3, #12]
 800568e:	69fb      	ldr	r3, [r7, #28]
 8005690:	005b      	lsls	r3, r3, #1
 8005692:	fa02 f303 	lsl.w	r3, r2, r3
 8005696:	69ba      	ldr	r2, [r7, #24]
 8005698:	4313      	orrs	r3, r2
 800569a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	69ba      	ldr	r2, [r7, #24]
 80056a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80056a8:	2201      	movs	r2, #1
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	fa02 f303 	lsl.w	r3, r2, r3
 80056b0:	43db      	mvns	r3, r3
 80056b2:	69ba      	ldr	r2, [r7, #24]
 80056b4:	4013      	ands	r3, r2
 80056b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	091b      	lsrs	r3, r3, #4
 80056be:	f003 0201 	and.w	r2, r3, #1
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	fa02 f303 	lsl.w	r3, r2, r3
 80056c8:	69ba      	ldr	r2, [r7, #24]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	69ba      	ldr	r2, [r7, #24]
 80056d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f003 0303 	and.w	r3, r3, #3
 80056dc:	2b03      	cmp	r3, #3
 80056de:	d017      	beq.n	8005710 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	005b      	lsls	r3, r3, #1
 80056ea:	2203      	movs	r2, #3
 80056ec:	fa02 f303 	lsl.w	r3, r2, r3
 80056f0:	43db      	mvns	r3, r3
 80056f2:	69ba      	ldr	r2, [r7, #24]
 80056f4:	4013      	ands	r3, r2
 80056f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	689a      	ldr	r2, [r3, #8]
 80056fc:	69fb      	ldr	r3, [r7, #28]
 80056fe:	005b      	lsls	r3, r3, #1
 8005700:	fa02 f303 	lsl.w	r3, r2, r3
 8005704:	69ba      	ldr	r2, [r7, #24]
 8005706:	4313      	orrs	r3, r2
 8005708:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	69ba      	ldr	r2, [r7, #24]
 800570e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	f003 0303 	and.w	r3, r3, #3
 8005718:	2b02      	cmp	r3, #2
 800571a:	d123      	bne.n	8005764 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	08da      	lsrs	r2, r3, #3
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	3208      	adds	r2, #8
 8005724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005728:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	f003 0307 	and.w	r3, r3, #7
 8005730:	009b      	lsls	r3, r3, #2
 8005732:	220f      	movs	r2, #15
 8005734:	fa02 f303 	lsl.w	r3, r2, r3
 8005738:	43db      	mvns	r3, r3
 800573a:	69ba      	ldr	r2, [r7, #24]
 800573c:	4013      	ands	r3, r2
 800573e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	691a      	ldr	r2, [r3, #16]
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	f003 0307 	and.w	r3, r3, #7
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	fa02 f303 	lsl.w	r3, r2, r3
 8005750:	69ba      	ldr	r2, [r7, #24]
 8005752:	4313      	orrs	r3, r2
 8005754:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005756:	69fb      	ldr	r3, [r7, #28]
 8005758:	08da      	lsrs	r2, r3, #3
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	3208      	adds	r2, #8
 800575e:	69b9      	ldr	r1, [r7, #24]
 8005760:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800576a:	69fb      	ldr	r3, [r7, #28]
 800576c:	005b      	lsls	r3, r3, #1
 800576e:	2203      	movs	r2, #3
 8005770:	fa02 f303 	lsl.w	r3, r2, r3
 8005774:	43db      	mvns	r3, r3
 8005776:	69ba      	ldr	r2, [r7, #24]
 8005778:	4013      	ands	r3, r2
 800577a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f003 0203 	and.w	r2, r3, #3
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	005b      	lsls	r3, r3, #1
 8005788:	fa02 f303 	lsl.w	r3, r2, r3
 800578c:	69ba      	ldr	r2, [r7, #24]
 800578e:	4313      	orrs	r3, r2
 8005790:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	69ba      	ldr	r2, [r7, #24]
 8005796:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f000 80c0 	beq.w	8005926 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057a6:	2300      	movs	r3, #0
 80057a8:	60fb      	str	r3, [r7, #12]
 80057aa:	4b66      	ldr	r3, [pc, #408]	; (8005944 <HAL_GPIO_Init+0x324>)
 80057ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057ae:	4a65      	ldr	r2, [pc, #404]	; (8005944 <HAL_GPIO_Init+0x324>)
 80057b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80057b4:	6453      	str	r3, [r2, #68]	; 0x44
 80057b6:	4b63      	ldr	r3, [pc, #396]	; (8005944 <HAL_GPIO_Init+0x324>)
 80057b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057be:	60fb      	str	r3, [r7, #12]
 80057c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80057c2:	4a61      	ldr	r2, [pc, #388]	; (8005948 <HAL_GPIO_Init+0x328>)
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	089b      	lsrs	r3, r3, #2
 80057c8:	3302      	adds	r3, #2
 80057ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	f003 0303 	and.w	r3, r3, #3
 80057d6:	009b      	lsls	r3, r3, #2
 80057d8:	220f      	movs	r2, #15
 80057da:	fa02 f303 	lsl.w	r3, r2, r3
 80057de:	43db      	mvns	r3, r3
 80057e0:	69ba      	ldr	r2, [r7, #24]
 80057e2:	4013      	ands	r3, r2
 80057e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a58      	ldr	r2, [pc, #352]	; (800594c <HAL_GPIO_Init+0x32c>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d037      	beq.n	800585e <HAL_GPIO_Init+0x23e>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4a57      	ldr	r2, [pc, #348]	; (8005950 <HAL_GPIO_Init+0x330>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d031      	beq.n	800585a <HAL_GPIO_Init+0x23a>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a56      	ldr	r2, [pc, #344]	; (8005954 <HAL_GPIO_Init+0x334>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d02b      	beq.n	8005856 <HAL_GPIO_Init+0x236>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a55      	ldr	r2, [pc, #340]	; (8005958 <HAL_GPIO_Init+0x338>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d025      	beq.n	8005852 <HAL_GPIO_Init+0x232>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a54      	ldr	r2, [pc, #336]	; (800595c <HAL_GPIO_Init+0x33c>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d01f      	beq.n	800584e <HAL_GPIO_Init+0x22e>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a53      	ldr	r2, [pc, #332]	; (8005960 <HAL_GPIO_Init+0x340>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d019      	beq.n	800584a <HAL_GPIO_Init+0x22a>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a52      	ldr	r2, [pc, #328]	; (8005964 <HAL_GPIO_Init+0x344>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d013      	beq.n	8005846 <HAL_GPIO_Init+0x226>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a51      	ldr	r2, [pc, #324]	; (8005968 <HAL_GPIO_Init+0x348>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d00d      	beq.n	8005842 <HAL_GPIO_Init+0x222>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a50      	ldr	r2, [pc, #320]	; (800596c <HAL_GPIO_Init+0x34c>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d007      	beq.n	800583e <HAL_GPIO_Init+0x21e>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a4f      	ldr	r2, [pc, #316]	; (8005970 <HAL_GPIO_Init+0x350>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d101      	bne.n	800583a <HAL_GPIO_Init+0x21a>
 8005836:	2309      	movs	r3, #9
 8005838:	e012      	b.n	8005860 <HAL_GPIO_Init+0x240>
 800583a:	230a      	movs	r3, #10
 800583c:	e010      	b.n	8005860 <HAL_GPIO_Init+0x240>
 800583e:	2308      	movs	r3, #8
 8005840:	e00e      	b.n	8005860 <HAL_GPIO_Init+0x240>
 8005842:	2307      	movs	r3, #7
 8005844:	e00c      	b.n	8005860 <HAL_GPIO_Init+0x240>
 8005846:	2306      	movs	r3, #6
 8005848:	e00a      	b.n	8005860 <HAL_GPIO_Init+0x240>
 800584a:	2305      	movs	r3, #5
 800584c:	e008      	b.n	8005860 <HAL_GPIO_Init+0x240>
 800584e:	2304      	movs	r3, #4
 8005850:	e006      	b.n	8005860 <HAL_GPIO_Init+0x240>
 8005852:	2303      	movs	r3, #3
 8005854:	e004      	b.n	8005860 <HAL_GPIO_Init+0x240>
 8005856:	2302      	movs	r3, #2
 8005858:	e002      	b.n	8005860 <HAL_GPIO_Init+0x240>
 800585a:	2301      	movs	r3, #1
 800585c:	e000      	b.n	8005860 <HAL_GPIO_Init+0x240>
 800585e:	2300      	movs	r3, #0
 8005860:	69fa      	ldr	r2, [r7, #28]
 8005862:	f002 0203 	and.w	r2, r2, #3
 8005866:	0092      	lsls	r2, r2, #2
 8005868:	4093      	lsls	r3, r2
 800586a:	69ba      	ldr	r2, [r7, #24]
 800586c:	4313      	orrs	r3, r2
 800586e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005870:	4935      	ldr	r1, [pc, #212]	; (8005948 <HAL_GPIO_Init+0x328>)
 8005872:	69fb      	ldr	r3, [r7, #28]
 8005874:	089b      	lsrs	r3, r3, #2
 8005876:	3302      	adds	r3, #2
 8005878:	69ba      	ldr	r2, [r7, #24]
 800587a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800587e:	4b3d      	ldr	r3, [pc, #244]	; (8005974 <HAL_GPIO_Init+0x354>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	43db      	mvns	r3, r3
 8005888:	69ba      	ldr	r2, [r7, #24]
 800588a:	4013      	ands	r3, r2
 800588c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d003      	beq.n	80058a2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800589a:	69ba      	ldr	r2, [r7, #24]
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	4313      	orrs	r3, r2
 80058a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80058a2:	4a34      	ldr	r2, [pc, #208]	; (8005974 <HAL_GPIO_Init+0x354>)
 80058a4:	69bb      	ldr	r3, [r7, #24]
 80058a6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80058a8:	4b32      	ldr	r3, [pc, #200]	; (8005974 <HAL_GPIO_Init+0x354>)
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	43db      	mvns	r3, r3
 80058b2:	69ba      	ldr	r2, [r7, #24]
 80058b4:	4013      	ands	r3, r2
 80058b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d003      	beq.n	80058cc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80058c4:	69ba      	ldr	r2, [r7, #24]
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80058cc:	4a29      	ldr	r2, [pc, #164]	; (8005974 <HAL_GPIO_Init+0x354>)
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80058d2:	4b28      	ldr	r3, [pc, #160]	; (8005974 <HAL_GPIO_Init+0x354>)
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	43db      	mvns	r3, r3
 80058dc:	69ba      	ldr	r2, [r7, #24]
 80058de:	4013      	ands	r3, r2
 80058e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d003      	beq.n	80058f6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80058ee:	69ba      	ldr	r2, [r7, #24]
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80058f6:	4a1f      	ldr	r2, [pc, #124]	; (8005974 <HAL_GPIO_Init+0x354>)
 80058f8:	69bb      	ldr	r3, [r7, #24]
 80058fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80058fc:	4b1d      	ldr	r3, [pc, #116]	; (8005974 <HAL_GPIO_Init+0x354>)
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	43db      	mvns	r3, r3
 8005906:	69ba      	ldr	r2, [r7, #24]
 8005908:	4013      	ands	r3, r2
 800590a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005914:	2b00      	cmp	r3, #0
 8005916:	d003      	beq.n	8005920 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005918:	69ba      	ldr	r2, [r7, #24]
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	4313      	orrs	r3, r2
 800591e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005920:	4a14      	ldr	r2, [pc, #80]	; (8005974 <HAL_GPIO_Init+0x354>)
 8005922:	69bb      	ldr	r3, [r7, #24]
 8005924:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	3301      	adds	r3, #1
 800592a:	61fb      	str	r3, [r7, #28]
 800592c:	69fb      	ldr	r3, [r7, #28]
 800592e:	2b0f      	cmp	r3, #15
 8005930:	f67f ae84 	bls.w	800563c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005934:	bf00      	nop
 8005936:	bf00      	nop
 8005938:	3724      	adds	r7, #36	; 0x24
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr
 8005942:	bf00      	nop
 8005944:	40023800 	.word	0x40023800
 8005948:	40013800 	.word	0x40013800
 800594c:	40020000 	.word	0x40020000
 8005950:	40020400 	.word	0x40020400
 8005954:	40020800 	.word	0x40020800
 8005958:	40020c00 	.word	0x40020c00
 800595c:	40021000 	.word	0x40021000
 8005960:	40021400 	.word	0x40021400
 8005964:	40021800 	.word	0x40021800
 8005968:	40021c00 	.word	0x40021c00
 800596c:	40022000 	.word	0x40022000
 8005970:	40022400 	.word	0x40022400
 8005974:	40013c00 	.word	0x40013c00

08005978 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005978:	b480      	push	{r7}
 800597a:	b083      	sub	sp, #12
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	460b      	mov	r3, r1
 8005982:	807b      	strh	r3, [r7, #2]
 8005984:	4613      	mov	r3, r2
 8005986:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005988:	787b      	ldrb	r3, [r7, #1]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d003      	beq.n	8005996 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800598e:	887a      	ldrh	r2, [r7, #2]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005994:	e003      	b.n	800599e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005996:	887b      	ldrh	r3, [r7, #2]
 8005998:	041a      	lsls	r2, r3, #16
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	619a      	str	r2, [r3, #24]
}
 800599e:	bf00      	nop
 80059a0:	370c      	adds	r7, #12
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
	...

080059ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b082      	sub	sp, #8
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	4603      	mov	r3, r0
 80059b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80059b6:	4b08      	ldr	r3, [pc, #32]	; (80059d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80059b8:	695a      	ldr	r2, [r3, #20]
 80059ba:	88fb      	ldrh	r3, [r7, #6]
 80059bc:	4013      	ands	r3, r2
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d006      	beq.n	80059d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80059c2:	4a05      	ldr	r2, [pc, #20]	; (80059d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80059c4:	88fb      	ldrh	r3, [r7, #6]
 80059c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80059c8:	88fb      	ldrh	r3, [r7, #6]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f000 f806 	bl	80059dc <HAL_GPIO_EXTI_Callback>
  }
}
 80059d0:	bf00      	nop
 80059d2:	3708      	adds	r7, #8
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}
 80059d8:	40013c00 	.word	0x40013c00

080059dc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	4603      	mov	r3, r0
 80059e4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80059e6:	bf00      	nop
 80059e8:	370c      	adds	r7, #12
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr
	...

080059f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b084      	sub	sp, #16
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d101      	bne.n	8005a06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e12b      	b.n	8005c5e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d106      	bne.n	8005a20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f7fb ff6c 	bl	80018f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2224      	movs	r2, #36	; 0x24
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f022 0201 	bic.w	r2, r2, #1
 8005a36:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a46:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005a56:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005a58:	f002 fc08 	bl	800826c <HAL_RCC_GetPCLK1Freq>
 8005a5c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	4a81      	ldr	r2, [pc, #516]	; (8005c68 <HAL_I2C_Init+0x274>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d807      	bhi.n	8005a78 <HAL_I2C_Init+0x84>
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	4a80      	ldr	r2, [pc, #512]	; (8005c6c <HAL_I2C_Init+0x278>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	bf94      	ite	ls
 8005a70:	2301      	movls	r3, #1
 8005a72:	2300      	movhi	r3, #0
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	e006      	b.n	8005a86 <HAL_I2C_Init+0x92>
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	4a7d      	ldr	r2, [pc, #500]	; (8005c70 <HAL_I2C_Init+0x27c>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	bf94      	ite	ls
 8005a80:	2301      	movls	r3, #1
 8005a82:	2300      	movhi	r3, #0
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d001      	beq.n	8005a8e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e0e7      	b.n	8005c5e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	4a78      	ldr	r2, [pc, #480]	; (8005c74 <HAL_I2C_Init+0x280>)
 8005a92:	fba2 2303 	umull	r2, r3, r2, r3
 8005a96:	0c9b      	lsrs	r3, r3, #18
 8005a98:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68ba      	ldr	r2, [r7, #8]
 8005aaa:	430a      	orrs	r2, r1
 8005aac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	6a1b      	ldr	r3, [r3, #32]
 8005ab4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	4a6a      	ldr	r2, [pc, #424]	; (8005c68 <HAL_I2C_Init+0x274>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d802      	bhi.n	8005ac8 <HAL_I2C_Init+0xd4>
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	3301      	adds	r3, #1
 8005ac6:	e009      	b.n	8005adc <HAL_I2C_Init+0xe8>
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005ace:	fb02 f303 	mul.w	r3, r2, r3
 8005ad2:	4a69      	ldr	r2, [pc, #420]	; (8005c78 <HAL_I2C_Init+0x284>)
 8005ad4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad8:	099b      	lsrs	r3, r3, #6
 8005ada:	3301      	adds	r3, #1
 8005adc:	687a      	ldr	r2, [r7, #4]
 8005ade:	6812      	ldr	r2, [r2, #0]
 8005ae0:	430b      	orrs	r3, r1
 8005ae2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	69db      	ldr	r3, [r3, #28]
 8005aea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005aee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	495c      	ldr	r1, [pc, #368]	; (8005c68 <HAL_I2C_Init+0x274>)
 8005af8:	428b      	cmp	r3, r1
 8005afa:	d819      	bhi.n	8005b30 <HAL_I2C_Init+0x13c>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	1e59      	subs	r1, r3, #1
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	005b      	lsls	r3, r3, #1
 8005b06:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b0a:	1c59      	adds	r1, r3, #1
 8005b0c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005b10:	400b      	ands	r3, r1
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d00a      	beq.n	8005b2c <HAL_I2C_Init+0x138>
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	1e59      	subs	r1, r3, #1
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	005b      	lsls	r3, r3, #1
 8005b20:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b24:	3301      	adds	r3, #1
 8005b26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b2a:	e051      	b.n	8005bd0 <HAL_I2C_Init+0x1dc>
 8005b2c:	2304      	movs	r3, #4
 8005b2e:	e04f      	b.n	8005bd0 <HAL_I2C_Init+0x1dc>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d111      	bne.n	8005b5c <HAL_I2C_Init+0x168>
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	1e58      	subs	r0, r3, #1
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6859      	ldr	r1, [r3, #4]
 8005b40:	460b      	mov	r3, r1
 8005b42:	005b      	lsls	r3, r3, #1
 8005b44:	440b      	add	r3, r1
 8005b46:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	bf0c      	ite	eq
 8005b54:	2301      	moveq	r3, #1
 8005b56:	2300      	movne	r3, #0
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	e012      	b.n	8005b82 <HAL_I2C_Init+0x18e>
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	1e58      	subs	r0, r3, #1
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6859      	ldr	r1, [r3, #4]
 8005b64:	460b      	mov	r3, r1
 8005b66:	009b      	lsls	r3, r3, #2
 8005b68:	440b      	add	r3, r1
 8005b6a:	0099      	lsls	r1, r3, #2
 8005b6c:	440b      	add	r3, r1
 8005b6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b72:	3301      	adds	r3, #1
 8005b74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	bf0c      	ite	eq
 8005b7c:	2301      	moveq	r3, #1
 8005b7e:	2300      	movne	r3, #0
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d001      	beq.n	8005b8a <HAL_I2C_Init+0x196>
 8005b86:	2301      	movs	r3, #1
 8005b88:	e022      	b.n	8005bd0 <HAL_I2C_Init+0x1dc>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d10e      	bne.n	8005bb0 <HAL_I2C_Init+0x1bc>
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	1e58      	subs	r0, r3, #1
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6859      	ldr	r1, [r3, #4]
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	005b      	lsls	r3, r3, #1
 8005b9e:	440b      	add	r3, r1
 8005ba0:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ba4:	3301      	adds	r3, #1
 8005ba6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005baa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005bae:	e00f      	b.n	8005bd0 <HAL_I2C_Init+0x1dc>
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	1e58      	subs	r0, r3, #1
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6859      	ldr	r1, [r3, #4]
 8005bb8:	460b      	mov	r3, r1
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	440b      	add	r3, r1
 8005bbe:	0099      	lsls	r1, r3, #2
 8005bc0:	440b      	add	r3, r1
 8005bc2:	fbb0 f3f3 	udiv	r3, r0, r3
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bcc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005bd0:	6879      	ldr	r1, [r7, #4]
 8005bd2:	6809      	ldr	r1, [r1, #0]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	69da      	ldr	r2, [r3, #28]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a1b      	ldr	r3, [r3, #32]
 8005bea:	431a      	orrs	r2, r3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	430a      	orrs	r2, r1
 8005bf2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005bfe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	6911      	ldr	r1, [r2, #16]
 8005c06:	687a      	ldr	r2, [r7, #4]
 8005c08:	68d2      	ldr	r2, [r2, #12]
 8005c0a:	4311      	orrs	r1, r2
 8005c0c:	687a      	ldr	r2, [r7, #4]
 8005c0e:	6812      	ldr	r2, [r2, #0]
 8005c10:	430b      	orrs	r3, r1
 8005c12:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	68db      	ldr	r3, [r3, #12]
 8005c1a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	695a      	ldr	r2, [r3, #20]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	431a      	orrs	r2, r3
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	430a      	orrs	r2, r1
 8005c2e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f042 0201 	orr.w	r2, r2, #1
 8005c3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3710      	adds	r7, #16
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	000186a0 	.word	0x000186a0
 8005c6c:	001e847f 	.word	0x001e847f
 8005c70:	003d08ff 	.word	0x003d08ff
 8005c74:	431bde83 	.word	0x431bde83
 8005c78:	10624dd3 	.word	0x10624dd3

08005c7c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b088      	sub	sp, #32
 8005c80:	af02      	add	r7, sp, #8
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	4608      	mov	r0, r1
 8005c86:	4611      	mov	r1, r2
 8005c88:	461a      	mov	r2, r3
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	817b      	strh	r3, [r7, #10]
 8005c8e:	460b      	mov	r3, r1
 8005c90:	813b      	strh	r3, [r7, #8]
 8005c92:	4613      	mov	r3, r2
 8005c94:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005c96:	f7ff f93f 	bl	8004f18 <HAL_GetTick>
 8005c9a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	2b20      	cmp	r3, #32
 8005ca6:	f040 80d9 	bne.w	8005e5c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	9300      	str	r3, [sp, #0]
 8005cae:	2319      	movs	r3, #25
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	496d      	ldr	r1, [pc, #436]	; (8005e68 <HAL_I2C_Mem_Write+0x1ec>)
 8005cb4:	68f8      	ldr	r0, [r7, #12]
 8005cb6:	f000 fc7f 	bl	80065b8 <I2C_WaitOnFlagUntilTimeout>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d001      	beq.n	8005cc4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005cc0:	2302      	movs	r3, #2
 8005cc2:	e0cc      	b.n	8005e5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d101      	bne.n	8005cd2 <HAL_I2C_Mem_Write+0x56>
 8005cce:	2302      	movs	r3, #2
 8005cd0:	e0c5      	b.n	8005e5e <HAL_I2C_Mem_Write+0x1e2>
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0301 	and.w	r3, r3, #1
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d007      	beq.n	8005cf8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f042 0201 	orr.w	r2, r2, #1
 8005cf6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d06:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2221      	movs	r2, #33	; 0x21
 8005d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2240      	movs	r2, #64	; 0x40
 8005d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6a3a      	ldr	r2, [r7, #32]
 8005d22:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005d28:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d2e:	b29a      	uxth	r2, r3
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	4a4d      	ldr	r2, [pc, #308]	; (8005e6c <HAL_I2C_Mem_Write+0x1f0>)
 8005d38:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005d3a:	88f8      	ldrh	r0, [r7, #6]
 8005d3c:	893a      	ldrh	r2, [r7, #8]
 8005d3e:	8979      	ldrh	r1, [r7, #10]
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	9301      	str	r3, [sp, #4]
 8005d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d46:	9300      	str	r3, [sp, #0]
 8005d48:	4603      	mov	r3, r0
 8005d4a:	68f8      	ldr	r0, [r7, #12]
 8005d4c:	f000 fab6 	bl	80062bc <I2C_RequestMemoryWrite>
 8005d50:	4603      	mov	r3, r0
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d052      	beq.n	8005dfc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e081      	b.n	8005e5e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d5a:	697a      	ldr	r2, [r7, #20]
 8005d5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005d5e:	68f8      	ldr	r0, [r7, #12]
 8005d60:	f000 fd00 	bl	8006764 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d64:	4603      	mov	r3, r0
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d00d      	beq.n	8005d86 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d6e:	2b04      	cmp	r3, #4
 8005d70:	d107      	bne.n	8005d82 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e06b      	b.n	8005e5e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8a:	781a      	ldrb	r2, [r3, #0]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d96:	1c5a      	adds	r2, r3, #1
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005da0:	3b01      	subs	r3, #1
 8005da2:	b29a      	uxth	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	3b01      	subs	r3, #1
 8005db0:	b29a      	uxth	r2, r3
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	695b      	ldr	r3, [r3, #20]
 8005dbc:	f003 0304 	and.w	r3, r3, #4
 8005dc0:	2b04      	cmp	r3, #4
 8005dc2:	d11b      	bne.n	8005dfc <HAL_I2C_Mem_Write+0x180>
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d017      	beq.n	8005dfc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd0:	781a      	ldrb	r2, [r3, #0]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ddc:	1c5a      	adds	r2, r3, #1
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005de6:	3b01      	subs	r3, #1
 8005de8:	b29a      	uxth	r2, r3
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	3b01      	subs	r3, #1
 8005df6:	b29a      	uxth	r2, r3
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1aa      	bne.n	8005d5a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e04:	697a      	ldr	r2, [r7, #20]
 8005e06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e08:	68f8      	ldr	r0, [r7, #12]
 8005e0a:	f000 fcec 	bl	80067e6 <I2C_WaitOnBTFFlagUntilTimeout>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d00d      	beq.n	8005e30 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e18:	2b04      	cmp	r3, #4
 8005e1a:	d107      	bne.n	8005e2c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e2a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e016      	b.n	8005e5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2220      	movs	r2, #32
 8005e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2200      	movs	r2, #0
 8005e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	e000      	b.n	8005e5e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005e5c:	2302      	movs	r3, #2
  }
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3718      	adds	r7, #24
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	00100002 	.word	0x00100002
 8005e6c:	ffff0000 	.word	0xffff0000

08005e70 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b08c      	sub	sp, #48	; 0x30
 8005e74:	af02      	add	r7, sp, #8
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	4608      	mov	r0, r1
 8005e7a:	4611      	mov	r1, r2
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	4603      	mov	r3, r0
 8005e80:	817b      	strh	r3, [r7, #10]
 8005e82:	460b      	mov	r3, r1
 8005e84:	813b      	strh	r3, [r7, #8]
 8005e86:	4613      	mov	r3, r2
 8005e88:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005e8a:	f7ff f845 	bl	8004f18 <HAL_GetTick>
 8005e8e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	2b20      	cmp	r3, #32
 8005e9a:	f040 8208 	bne.w	80062ae <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea0:	9300      	str	r3, [sp, #0]
 8005ea2:	2319      	movs	r3, #25
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	497b      	ldr	r1, [pc, #492]	; (8006094 <HAL_I2C_Mem_Read+0x224>)
 8005ea8:	68f8      	ldr	r0, [r7, #12]
 8005eaa:	f000 fb85 	bl	80065b8 <I2C_WaitOnFlagUntilTimeout>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d001      	beq.n	8005eb8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005eb4:	2302      	movs	r3, #2
 8005eb6:	e1fb      	b.n	80062b0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d101      	bne.n	8005ec6 <HAL_I2C_Mem_Read+0x56>
 8005ec2:	2302      	movs	r3, #2
 8005ec4:	e1f4      	b.n	80062b0 <HAL_I2C_Mem_Read+0x440>
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2201      	movs	r2, #1
 8005eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 0301 	and.w	r3, r3, #1
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d007      	beq.n	8005eec <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f042 0201 	orr.w	r2, r2, #1
 8005eea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005efa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2222      	movs	r2, #34	; 0x22
 8005f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2240      	movs	r2, #64	; 0x40
 8005f08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f16:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005f1c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f22:	b29a      	uxth	r2, r3
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	4a5b      	ldr	r2, [pc, #364]	; (8006098 <HAL_I2C_Mem_Read+0x228>)
 8005f2c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005f2e:	88f8      	ldrh	r0, [r7, #6]
 8005f30:	893a      	ldrh	r2, [r7, #8]
 8005f32:	8979      	ldrh	r1, [r7, #10]
 8005f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f36:	9301      	str	r3, [sp, #4]
 8005f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f3a:	9300      	str	r3, [sp, #0]
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	68f8      	ldr	r0, [r7, #12]
 8005f40:	f000 fa52 	bl	80063e8 <I2C_RequestMemoryRead>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d001      	beq.n	8005f4e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e1b0      	b.n	80062b0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d113      	bne.n	8005f7e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f56:	2300      	movs	r3, #0
 8005f58:	623b      	str	r3, [r7, #32]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	695b      	ldr	r3, [r3, #20]
 8005f60:	623b      	str	r3, [r7, #32]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	699b      	ldr	r3, [r3, #24]
 8005f68:	623b      	str	r3, [r7, #32]
 8005f6a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f7a:	601a      	str	r2, [r3, #0]
 8005f7c:	e184      	b.n	8006288 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f82:	2b01      	cmp	r3, #1
 8005f84:	d11b      	bne.n	8005fbe <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f94:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f96:	2300      	movs	r3, #0
 8005f98:	61fb      	str	r3, [r7, #28]
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	695b      	ldr	r3, [r3, #20]
 8005fa0:	61fb      	str	r3, [r7, #28]
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	699b      	ldr	r3, [r3, #24]
 8005fa8:	61fb      	str	r3, [r7, #28]
 8005faa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fba:	601a      	str	r2, [r3, #0]
 8005fbc:	e164      	b.n	8006288 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fc2:	2b02      	cmp	r3, #2
 8005fc4:	d11b      	bne.n	8005ffe <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fd4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005fe4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	61bb      	str	r3, [r7, #24]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	695b      	ldr	r3, [r3, #20]
 8005ff0:	61bb      	str	r3, [r7, #24]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	699b      	ldr	r3, [r3, #24]
 8005ff8:	61bb      	str	r3, [r7, #24]
 8005ffa:	69bb      	ldr	r3, [r7, #24]
 8005ffc:	e144      	b.n	8006288 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ffe:	2300      	movs	r3, #0
 8006000:	617b      	str	r3, [r7, #20]
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	695b      	ldr	r3, [r3, #20]
 8006008:	617b      	str	r3, [r7, #20]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	699b      	ldr	r3, [r3, #24]
 8006010:	617b      	str	r3, [r7, #20]
 8006012:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006014:	e138      	b.n	8006288 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800601a:	2b03      	cmp	r3, #3
 800601c:	f200 80f1 	bhi.w	8006202 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006024:	2b01      	cmp	r3, #1
 8006026:	d123      	bne.n	8006070 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006028:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800602a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800602c:	68f8      	ldr	r0, [r7, #12]
 800602e:	f000 fc1b 	bl	8006868 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006032:	4603      	mov	r3, r0
 8006034:	2b00      	cmp	r3, #0
 8006036:	d001      	beq.n	800603c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e139      	b.n	80062b0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	691a      	ldr	r2, [r3, #16]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006046:	b2d2      	uxtb	r2, r2
 8006048:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800604e:	1c5a      	adds	r2, r3, #1
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006058:	3b01      	subs	r3, #1
 800605a:	b29a      	uxth	r2, r3
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006064:	b29b      	uxth	r3, r3
 8006066:	3b01      	subs	r3, #1
 8006068:	b29a      	uxth	r2, r3
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800606e:	e10b      	b.n	8006288 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006074:	2b02      	cmp	r3, #2
 8006076:	d14e      	bne.n	8006116 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607a:	9300      	str	r3, [sp, #0]
 800607c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800607e:	2200      	movs	r2, #0
 8006080:	4906      	ldr	r1, [pc, #24]	; (800609c <HAL_I2C_Mem_Read+0x22c>)
 8006082:	68f8      	ldr	r0, [r7, #12]
 8006084:	f000 fa98 	bl	80065b8 <I2C_WaitOnFlagUntilTimeout>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d008      	beq.n	80060a0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	e10e      	b.n	80062b0 <HAL_I2C_Mem_Read+0x440>
 8006092:	bf00      	nop
 8006094:	00100002 	.word	0x00100002
 8006098:	ffff0000 	.word	0xffff0000
 800609c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	691a      	ldr	r2, [r3, #16]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ba:	b2d2      	uxtb	r2, r2
 80060bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c2:	1c5a      	adds	r2, r3, #1
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060cc:	3b01      	subs	r3, #1
 80060ce:	b29a      	uxth	r2, r3
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060d8:	b29b      	uxth	r3, r3
 80060da:	3b01      	subs	r3, #1
 80060dc:	b29a      	uxth	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	691a      	ldr	r2, [r3, #16]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ec:	b2d2      	uxtb	r2, r2
 80060ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f4:	1c5a      	adds	r2, r3, #1
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060fe:	3b01      	subs	r3, #1
 8006100:	b29a      	uxth	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800610a:	b29b      	uxth	r3, r3
 800610c:	3b01      	subs	r3, #1
 800610e:	b29a      	uxth	r2, r3
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006114:	e0b8      	b.n	8006288 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006118:	9300      	str	r3, [sp, #0]
 800611a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800611c:	2200      	movs	r2, #0
 800611e:	4966      	ldr	r1, [pc, #408]	; (80062b8 <HAL_I2C_Mem_Read+0x448>)
 8006120:	68f8      	ldr	r0, [r7, #12]
 8006122:	f000 fa49 	bl	80065b8 <I2C_WaitOnFlagUntilTimeout>
 8006126:	4603      	mov	r3, r0
 8006128:	2b00      	cmp	r3, #0
 800612a:	d001      	beq.n	8006130 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	e0bf      	b.n	80062b0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800613e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	691a      	ldr	r2, [r3, #16]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614a:	b2d2      	uxtb	r2, r2
 800614c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006152:	1c5a      	adds	r2, r3, #1
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800615c:	3b01      	subs	r3, #1
 800615e:	b29a      	uxth	r2, r3
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006168:	b29b      	uxth	r3, r3
 800616a:	3b01      	subs	r3, #1
 800616c:	b29a      	uxth	r2, r3
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006174:	9300      	str	r3, [sp, #0]
 8006176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006178:	2200      	movs	r2, #0
 800617a:	494f      	ldr	r1, [pc, #316]	; (80062b8 <HAL_I2C_Mem_Read+0x448>)
 800617c:	68f8      	ldr	r0, [r7, #12]
 800617e:	f000 fa1b 	bl	80065b8 <I2C_WaitOnFlagUntilTimeout>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	d001      	beq.n	800618c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e091      	b.n	80062b0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800619a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	691a      	ldr	r2, [r3, #16]
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a6:	b2d2      	uxtb	r2, r2
 80061a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ae:	1c5a      	adds	r2, r3, #1
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061b8:	3b01      	subs	r3, #1
 80061ba:	b29a      	uxth	r2, r3
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	3b01      	subs	r3, #1
 80061c8:	b29a      	uxth	r2, r3
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	691a      	ldr	r2, [r3, #16]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d8:	b2d2      	uxtb	r2, r2
 80061da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e0:	1c5a      	adds	r2, r3, #1
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061ea:	3b01      	subs	r3, #1
 80061ec:	b29a      	uxth	r2, r3
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	3b01      	subs	r3, #1
 80061fa:	b29a      	uxth	r2, r3
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006200:	e042      	b.n	8006288 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006202:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006204:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006206:	68f8      	ldr	r0, [r7, #12]
 8006208:	f000 fb2e 	bl	8006868 <I2C_WaitOnRXNEFlagUntilTimeout>
 800620c:	4603      	mov	r3, r0
 800620e:	2b00      	cmp	r3, #0
 8006210:	d001      	beq.n	8006216 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e04c      	b.n	80062b0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	691a      	ldr	r2, [r3, #16]
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006220:	b2d2      	uxtb	r2, r2
 8006222:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006228:	1c5a      	adds	r2, r3, #1
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006232:	3b01      	subs	r3, #1
 8006234:	b29a      	uxth	r2, r3
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800623e:	b29b      	uxth	r3, r3
 8006240:	3b01      	subs	r3, #1
 8006242:	b29a      	uxth	r2, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	695b      	ldr	r3, [r3, #20]
 800624e:	f003 0304 	and.w	r3, r3, #4
 8006252:	2b04      	cmp	r3, #4
 8006254:	d118      	bne.n	8006288 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	691a      	ldr	r2, [r3, #16]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006260:	b2d2      	uxtb	r2, r2
 8006262:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006268:	1c5a      	adds	r2, r3, #1
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006272:	3b01      	subs	r3, #1
 8006274:	b29a      	uxth	r2, r3
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800627e:	b29b      	uxth	r3, r3
 8006280:	3b01      	subs	r3, #1
 8006282:	b29a      	uxth	r2, r3
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800628c:	2b00      	cmp	r3, #0
 800628e:	f47f aec2 	bne.w	8006016 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2220      	movs	r2, #32
 8006296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80062aa:	2300      	movs	r3, #0
 80062ac:	e000      	b.n	80062b0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80062ae:	2302      	movs	r3, #2
  }
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3728      	adds	r7, #40	; 0x28
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}
 80062b8:	00010004 	.word	0x00010004

080062bc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b088      	sub	sp, #32
 80062c0:	af02      	add	r7, sp, #8
 80062c2:	60f8      	str	r0, [r7, #12]
 80062c4:	4608      	mov	r0, r1
 80062c6:	4611      	mov	r1, r2
 80062c8:	461a      	mov	r2, r3
 80062ca:	4603      	mov	r3, r0
 80062cc:	817b      	strh	r3, [r7, #10]
 80062ce:	460b      	mov	r3, r1
 80062d0:	813b      	strh	r3, [r7, #8]
 80062d2:	4613      	mov	r3, r2
 80062d4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80062e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e8:	9300      	str	r3, [sp, #0]
 80062ea:	6a3b      	ldr	r3, [r7, #32]
 80062ec:	2200      	movs	r2, #0
 80062ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80062f2:	68f8      	ldr	r0, [r7, #12]
 80062f4:	f000 f960 	bl	80065b8 <I2C_WaitOnFlagUntilTimeout>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d00d      	beq.n	800631a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006308:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800630c:	d103      	bne.n	8006316 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006314:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006316:	2303      	movs	r3, #3
 8006318:	e05f      	b.n	80063da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800631a:	897b      	ldrh	r3, [r7, #10]
 800631c:	b2db      	uxtb	r3, r3
 800631e:	461a      	mov	r2, r3
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006328:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800632a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632c:	6a3a      	ldr	r2, [r7, #32]
 800632e:	492d      	ldr	r1, [pc, #180]	; (80063e4 <I2C_RequestMemoryWrite+0x128>)
 8006330:	68f8      	ldr	r0, [r7, #12]
 8006332:	f000 f998 	bl	8006666 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d001      	beq.n	8006340 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	e04c      	b.n	80063da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006340:	2300      	movs	r3, #0
 8006342:	617b      	str	r3, [r7, #20]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	695b      	ldr	r3, [r3, #20]
 800634a:	617b      	str	r3, [r7, #20]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	699b      	ldr	r3, [r3, #24]
 8006352:	617b      	str	r3, [r7, #20]
 8006354:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006356:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006358:	6a39      	ldr	r1, [r7, #32]
 800635a:	68f8      	ldr	r0, [r7, #12]
 800635c:	f000 fa02 	bl	8006764 <I2C_WaitOnTXEFlagUntilTimeout>
 8006360:	4603      	mov	r3, r0
 8006362:	2b00      	cmp	r3, #0
 8006364:	d00d      	beq.n	8006382 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800636a:	2b04      	cmp	r3, #4
 800636c:	d107      	bne.n	800637e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800637c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	e02b      	b.n	80063da <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006382:	88fb      	ldrh	r3, [r7, #6]
 8006384:	2b01      	cmp	r3, #1
 8006386:	d105      	bne.n	8006394 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006388:	893b      	ldrh	r3, [r7, #8]
 800638a:	b2da      	uxtb	r2, r3
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	611a      	str	r2, [r3, #16]
 8006392:	e021      	b.n	80063d8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006394:	893b      	ldrh	r3, [r7, #8]
 8006396:	0a1b      	lsrs	r3, r3, #8
 8006398:	b29b      	uxth	r3, r3
 800639a:	b2da      	uxtb	r2, r3
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063a4:	6a39      	ldr	r1, [r7, #32]
 80063a6:	68f8      	ldr	r0, [r7, #12]
 80063a8:	f000 f9dc 	bl	8006764 <I2C_WaitOnTXEFlagUntilTimeout>
 80063ac:	4603      	mov	r3, r0
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d00d      	beq.n	80063ce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b6:	2b04      	cmp	r3, #4
 80063b8:	d107      	bne.n	80063ca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e005      	b.n	80063da <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80063ce:	893b      	ldrh	r3, [r7, #8]
 80063d0:	b2da      	uxtb	r2, r3
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3718      	adds	r7, #24
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
 80063e2:	bf00      	nop
 80063e4:	00010002 	.word	0x00010002

080063e8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b088      	sub	sp, #32
 80063ec:	af02      	add	r7, sp, #8
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	4608      	mov	r0, r1
 80063f2:	4611      	mov	r1, r2
 80063f4:	461a      	mov	r2, r3
 80063f6:	4603      	mov	r3, r0
 80063f8:	817b      	strh	r3, [r7, #10]
 80063fa:	460b      	mov	r3, r1
 80063fc:	813b      	strh	r3, [r7, #8]
 80063fe:	4613      	mov	r3, r2
 8006400:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006410:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006420:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006424:	9300      	str	r3, [sp, #0]
 8006426:	6a3b      	ldr	r3, [r7, #32]
 8006428:	2200      	movs	r2, #0
 800642a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800642e:	68f8      	ldr	r0, [r7, #12]
 8006430:	f000 f8c2 	bl	80065b8 <I2C_WaitOnFlagUntilTimeout>
 8006434:	4603      	mov	r3, r0
 8006436:	2b00      	cmp	r3, #0
 8006438:	d00d      	beq.n	8006456 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006444:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006448:	d103      	bne.n	8006452 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006450:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	e0aa      	b.n	80065ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006456:	897b      	ldrh	r3, [r7, #10]
 8006458:	b2db      	uxtb	r3, r3
 800645a:	461a      	mov	r2, r3
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006464:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006468:	6a3a      	ldr	r2, [r7, #32]
 800646a:	4952      	ldr	r1, [pc, #328]	; (80065b4 <I2C_RequestMemoryRead+0x1cc>)
 800646c:	68f8      	ldr	r0, [r7, #12]
 800646e:	f000 f8fa 	bl	8006666 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d001      	beq.n	800647c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e097      	b.n	80065ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800647c:	2300      	movs	r3, #0
 800647e:	617b      	str	r3, [r7, #20]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	695b      	ldr	r3, [r3, #20]
 8006486:	617b      	str	r3, [r7, #20]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	617b      	str	r3, [r7, #20]
 8006490:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006494:	6a39      	ldr	r1, [r7, #32]
 8006496:	68f8      	ldr	r0, [r7, #12]
 8006498:	f000 f964 	bl	8006764 <I2C_WaitOnTXEFlagUntilTimeout>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d00d      	beq.n	80064be <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a6:	2b04      	cmp	r3, #4
 80064a8:	d107      	bne.n	80064ba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	681a      	ldr	r2, [r3, #0]
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	e076      	b.n	80065ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80064be:	88fb      	ldrh	r3, [r7, #6]
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	d105      	bne.n	80064d0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80064c4:	893b      	ldrh	r3, [r7, #8]
 80064c6:	b2da      	uxtb	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	611a      	str	r2, [r3, #16]
 80064ce:	e021      	b.n	8006514 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80064d0:	893b      	ldrh	r3, [r7, #8]
 80064d2:	0a1b      	lsrs	r3, r3, #8
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	b2da      	uxtb	r2, r3
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064e0:	6a39      	ldr	r1, [r7, #32]
 80064e2:	68f8      	ldr	r0, [r7, #12]
 80064e4:	f000 f93e 	bl	8006764 <I2C_WaitOnTXEFlagUntilTimeout>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00d      	beq.n	800650a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064f2:	2b04      	cmp	r3, #4
 80064f4:	d107      	bne.n	8006506 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006504:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e050      	b.n	80065ac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800650a:	893b      	ldrh	r3, [r7, #8]
 800650c:	b2da      	uxtb	r2, r3
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006514:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006516:	6a39      	ldr	r1, [r7, #32]
 8006518:	68f8      	ldr	r0, [r7, #12]
 800651a:	f000 f923 	bl	8006764 <I2C_WaitOnTXEFlagUntilTimeout>
 800651e:	4603      	mov	r3, r0
 8006520:	2b00      	cmp	r3, #0
 8006522:	d00d      	beq.n	8006540 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006528:	2b04      	cmp	r3, #4
 800652a:	d107      	bne.n	800653c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800653a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	e035      	b.n	80065ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800654e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006552:	9300      	str	r3, [sp, #0]
 8006554:	6a3b      	ldr	r3, [r7, #32]
 8006556:	2200      	movs	r2, #0
 8006558:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800655c:	68f8      	ldr	r0, [r7, #12]
 800655e:	f000 f82b 	bl	80065b8 <I2C_WaitOnFlagUntilTimeout>
 8006562:	4603      	mov	r3, r0
 8006564:	2b00      	cmp	r3, #0
 8006566:	d00d      	beq.n	8006584 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006572:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006576:	d103      	bne.n	8006580 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800657e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006580:	2303      	movs	r3, #3
 8006582:	e013      	b.n	80065ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006584:	897b      	ldrh	r3, [r7, #10]
 8006586:	b2db      	uxtb	r3, r3
 8006588:	f043 0301 	orr.w	r3, r3, #1
 800658c:	b2da      	uxtb	r2, r3
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006596:	6a3a      	ldr	r2, [r7, #32]
 8006598:	4906      	ldr	r1, [pc, #24]	; (80065b4 <I2C_RequestMemoryRead+0x1cc>)
 800659a:	68f8      	ldr	r0, [r7, #12]
 800659c:	f000 f863 	bl	8006666 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d001      	beq.n	80065aa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e000      	b.n	80065ac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80065aa:	2300      	movs	r3, #0
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3718      	adds	r7, #24
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	00010002 	.word	0x00010002

080065b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b084      	sub	sp, #16
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	603b      	str	r3, [r7, #0]
 80065c4:	4613      	mov	r3, r2
 80065c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80065c8:	e025      	b.n	8006616 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065d0:	d021      	beq.n	8006616 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065d2:	f7fe fca1 	bl	8004f18 <HAL_GetTick>
 80065d6:	4602      	mov	r2, r0
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	1ad3      	subs	r3, r2, r3
 80065dc:	683a      	ldr	r2, [r7, #0]
 80065de:	429a      	cmp	r2, r3
 80065e0:	d302      	bcc.n	80065e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d116      	bne.n	8006616 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2200      	movs	r2, #0
 80065ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2220      	movs	r2, #32
 80065f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	2200      	movs	r2, #0
 80065fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006602:	f043 0220 	orr.w	r2, r3, #32
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e023      	b.n	800665e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	0c1b      	lsrs	r3, r3, #16
 800661a:	b2db      	uxtb	r3, r3
 800661c:	2b01      	cmp	r3, #1
 800661e:	d10d      	bne.n	800663c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	43da      	mvns	r2, r3
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	4013      	ands	r3, r2
 800662c:	b29b      	uxth	r3, r3
 800662e:	2b00      	cmp	r3, #0
 8006630:	bf0c      	ite	eq
 8006632:	2301      	moveq	r3, #1
 8006634:	2300      	movne	r3, #0
 8006636:	b2db      	uxtb	r3, r3
 8006638:	461a      	mov	r2, r3
 800663a:	e00c      	b.n	8006656 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	699b      	ldr	r3, [r3, #24]
 8006642:	43da      	mvns	r2, r3
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	4013      	ands	r3, r2
 8006648:	b29b      	uxth	r3, r3
 800664a:	2b00      	cmp	r3, #0
 800664c:	bf0c      	ite	eq
 800664e:	2301      	moveq	r3, #1
 8006650:	2300      	movne	r3, #0
 8006652:	b2db      	uxtb	r3, r3
 8006654:	461a      	mov	r2, r3
 8006656:	79fb      	ldrb	r3, [r7, #7]
 8006658:	429a      	cmp	r2, r3
 800665a:	d0b6      	beq.n	80065ca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800665c:	2300      	movs	r3, #0
}
 800665e:	4618      	mov	r0, r3
 8006660:	3710      	adds	r7, #16
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}

08006666 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006666:	b580      	push	{r7, lr}
 8006668:	b084      	sub	sp, #16
 800666a:	af00      	add	r7, sp, #0
 800666c:	60f8      	str	r0, [r7, #12]
 800666e:	60b9      	str	r1, [r7, #8]
 8006670:	607a      	str	r2, [r7, #4]
 8006672:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006674:	e051      	b.n	800671a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	695b      	ldr	r3, [r3, #20]
 800667c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006680:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006684:	d123      	bne.n	80066ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006694:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800669e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2200      	movs	r2, #0
 80066a4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2220      	movs	r2, #32
 80066aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ba:	f043 0204 	orr.w	r2, r3, #4
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	2200      	movs	r2, #0
 80066c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	e046      	b.n	800675c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066d4:	d021      	beq.n	800671a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066d6:	f7fe fc1f 	bl	8004f18 <HAL_GetTick>
 80066da:	4602      	mov	r2, r0
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	1ad3      	subs	r3, r2, r3
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d302      	bcc.n	80066ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d116      	bne.n	800671a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2200      	movs	r2, #0
 80066f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2220      	movs	r2, #32
 80066f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006706:	f043 0220 	orr.w	r2, r3, #32
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e020      	b.n	800675c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	0c1b      	lsrs	r3, r3, #16
 800671e:	b2db      	uxtb	r3, r3
 8006720:	2b01      	cmp	r3, #1
 8006722:	d10c      	bne.n	800673e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	695b      	ldr	r3, [r3, #20]
 800672a:	43da      	mvns	r2, r3
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	4013      	ands	r3, r2
 8006730:	b29b      	uxth	r3, r3
 8006732:	2b00      	cmp	r3, #0
 8006734:	bf14      	ite	ne
 8006736:	2301      	movne	r3, #1
 8006738:	2300      	moveq	r3, #0
 800673a:	b2db      	uxtb	r3, r3
 800673c:	e00b      	b.n	8006756 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	699b      	ldr	r3, [r3, #24]
 8006744:	43da      	mvns	r2, r3
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	4013      	ands	r3, r2
 800674a:	b29b      	uxth	r3, r3
 800674c:	2b00      	cmp	r3, #0
 800674e:	bf14      	ite	ne
 8006750:	2301      	movne	r3, #1
 8006752:	2300      	moveq	r3, #0
 8006754:	b2db      	uxtb	r3, r3
 8006756:	2b00      	cmp	r3, #0
 8006758:	d18d      	bne.n	8006676 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800675a:	2300      	movs	r3, #0
}
 800675c:	4618      	mov	r0, r3
 800675e:	3710      	adds	r7, #16
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}

08006764 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006770:	e02d      	b.n	80067ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006772:	68f8      	ldr	r0, [r7, #12]
 8006774:	f000 f8ce 	bl	8006914 <I2C_IsAcknowledgeFailed>
 8006778:	4603      	mov	r3, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	d001      	beq.n	8006782 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	e02d      	b.n	80067de <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006788:	d021      	beq.n	80067ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800678a:	f7fe fbc5 	bl	8004f18 <HAL_GetTick>
 800678e:	4602      	mov	r2, r0
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	1ad3      	subs	r3, r2, r3
 8006794:	68ba      	ldr	r2, [r7, #8]
 8006796:	429a      	cmp	r2, r3
 8006798:	d302      	bcc.n	80067a0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d116      	bne.n	80067ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2200      	movs	r2, #0
 80067a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2220      	movs	r2, #32
 80067aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2200      	movs	r2, #0
 80067b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ba:	f043 0220 	orr.w	r2, r3, #32
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e007      	b.n	80067de <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	695b      	ldr	r3, [r3, #20]
 80067d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067d8:	2b80      	cmp	r3, #128	; 0x80
 80067da:	d1ca      	bne.n	8006772 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80067dc:	2300      	movs	r3, #0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3710      	adds	r7, #16
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}

080067e6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067e6:	b580      	push	{r7, lr}
 80067e8:	b084      	sub	sp, #16
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	60f8      	str	r0, [r7, #12]
 80067ee:	60b9      	str	r1, [r7, #8]
 80067f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80067f2:	e02d      	b.n	8006850 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80067f4:	68f8      	ldr	r0, [r7, #12]
 80067f6:	f000 f88d 	bl	8006914 <I2C_IsAcknowledgeFailed>
 80067fa:	4603      	mov	r3, r0
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d001      	beq.n	8006804 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	e02d      	b.n	8006860 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800680a:	d021      	beq.n	8006850 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800680c:	f7fe fb84 	bl	8004f18 <HAL_GetTick>
 8006810:	4602      	mov	r2, r0
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	1ad3      	subs	r3, r2, r3
 8006816:	68ba      	ldr	r2, [r7, #8]
 8006818:	429a      	cmp	r2, r3
 800681a:	d302      	bcc.n	8006822 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d116      	bne.n	8006850 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2200      	movs	r2, #0
 8006826:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2220      	movs	r2, #32
 800682c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2200      	movs	r2, #0
 8006834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800683c:	f043 0220 	orr.w	r2, r3, #32
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2200      	movs	r2, #0
 8006848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800684c:	2301      	movs	r3, #1
 800684e:	e007      	b.n	8006860 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	695b      	ldr	r3, [r3, #20]
 8006856:	f003 0304 	and.w	r3, r3, #4
 800685a:	2b04      	cmp	r3, #4
 800685c:	d1ca      	bne.n	80067f4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800685e:	2300      	movs	r3, #0
}
 8006860:	4618      	mov	r0, r3
 8006862:	3710      	adds	r7, #16
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}

08006868 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b084      	sub	sp, #16
 800686c:	af00      	add	r7, sp, #0
 800686e:	60f8      	str	r0, [r7, #12]
 8006870:	60b9      	str	r1, [r7, #8]
 8006872:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006874:	e042      	b.n	80068fc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	695b      	ldr	r3, [r3, #20]
 800687c:	f003 0310 	and.w	r3, r3, #16
 8006880:	2b10      	cmp	r3, #16
 8006882:	d119      	bne.n	80068b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f06f 0210 	mvn.w	r2, #16
 800688c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2200      	movs	r2, #0
 8006892:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2220      	movs	r2, #32
 8006898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2200      	movs	r2, #0
 80068a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2200      	movs	r2, #0
 80068b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	e029      	b.n	800690c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068b8:	f7fe fb2e 	bl	8004f18 <HAL_GetTick>
 80068bc:	4602      	mov	r2, r0
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	1ad3      	subs	r3, r2, r3
 80068c2:	68ba      	ldr	r2, [r7, #8]
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d302      	bcc.n	80068ce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d116      	bne.n	80068fc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2200      	movs	r2, #0
 80068d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2220      	movs	r2, #32
 80068d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2200      	movs	r2, #0
 80068e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e8:	f043 0220 	orr.w	r2, r3, #32
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2200      	movs	r2, #0
 80068f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	e007      	b.n	800690c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	695b      	ldr	r3, [r3, #20]
 8006902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006906:	2b40      	cmp	r3, #64	; 0x40
 8006908:	d1b5      	bne.n	8006876 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800690a:	2300      	movs	r3, #0
}
 800690c:	4618      	mov	r0, r3
 800690e:	3710      	adds	r7, #16
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006914:	b480      	push	{r7}
 8006916:	b083      	sub	sp, #12
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006926:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800692a:	d11b      	bne.n	8006964 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006934:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2200      	movs	r2, #0
 800693a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2220      	movs	r2, #32
 8006940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006950:	f043 0204 	orr.w	r2, r3, #4
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006960:	2301      	movs	r3, #1
 8006962:	e000      	b.n	8006966 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	370c      	adds	r7, #12
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr

08006972 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006972:	b480      	push	{r7}
 8006974:	b083      	sub	sp, #12
 8006976:	af00      	add	r7, sp, #0
 8006978:	6078      	str	r0, [r7, #4]
 800697a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006982:	b2db      	uxtb	r3, r3
 8006984:	2b20      	cmp	r3, #32
 8006986:	d129      	bne.n	80069dc <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2224      	movs	r2, #36	; 0x24
 800698c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f022 0201 	bic.w	r2, r2, #1
 800699e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f022 0210 	bic.w	r2, r2, #16
 80069ae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	683a      	ldr	r2, [r7, #0]
 80069bc:	430a      	orrs	r2, r1
 80069be:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f042 0201 	orr.w	r2, r2, #1
 80069ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2220      	movs	r2, #32
 80069d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80069d8:	2300      	movs	r3, #0
 80069da:	e000      	b.n	80069de <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80069dc:	2302      	movs	r3, #2
  }
}
 80069de:	4618      	mov	r0, r3
 80069e0:	370c      	adds	r7, #12
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr

080069ea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80069ea:	b480      	push	{r7}
 80069ec:	b085      	sub	sp, #20
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
 80069f2:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80069f4:	2300      	movs	r3, #0
 80069f6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	2b20      	cmp	r3, #32
 8006a02:	d12a      	bne.n	8006a5a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2224      	movs	r2, #36	; 0x24
 8006a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f022 0201 	bic.w	r2, r2, #1
 8006a1a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a22:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8006a24:	89fb      	ldrh	r3, [r7, #14]
 8006a26:	f023 030f 	bic.w	r3, r3, #15
 8006a2a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	b29a      	uxth	r2, r3
 8006a30:	89fb      	ldrh	r3, [r7, #14]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	89fa      	ldrh	r2, [r7, #14]
 8006a3c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	681a      	ldr	r2, [r3, #0]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f042 0201 	orr.w	r2, r2, #1
 8006a4c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2220      	movs	r2, #32
 8006a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006a56:	2300      	movs	r3, #0
 8006a58:	e000      	b.n	8006a5c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8006a5a:	2302      	movs	r3, #2
  }
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3714      	adds	r7, #20
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr

08006a68 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006a68:	b590      	push	{r4, r7, lr}
 8006a6a:	b08d      	sub	sp, #52	; 0x34
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a76:	6a3b      	ldr	r3, [r7, #32]
 8006a78:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4618      	mov	r0, r3
 8006a80:	f005 fa56 	bl	800bf30 <USB_GetMode>
 8006a84:	4603      	mov	r3, r0
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	f040 839d 	bne.w	80071c6 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4618      	mov	r0, r3
 8006a92:	f005 f9ba 	bl	800be0a <USB_ReadInterrupts>
 8006a96:	4603      	mov	r3, r0
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	f000 8393 	beq.w	80071c4 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f005 f9b1 	bl	800be0a <USB_ReadInterrupts>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	f003 0302 	and.w	r3, r3, #2
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	d107      	bne.n	8006ac2 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	695a      	ldr	r2, [r3, #20]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f002 0202 	and.w	r2, r2, #2
 8006ac0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f005 f99f 	bl	800be0a <USB_ReadInterrupts>
 8006acc:	4603      	mov	r3, r0
 8006ace:	f003 0310 	and.w	r3, r3, #16
 8006ad2:	2b10      	cmp	r3, #16
 8006ad4:	d161      	bne.n	8006b9a <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	699a      	ldr	r2, [r3, #24]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f022 0210 	bic.w	r2, r2, #16
 8006ae4:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8006ae6:	6a3b      	ldr	r3, [r7, #32]
 8006ae8:	6a1b      	ldr	r3, [r3, #32]
 8006aea:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8006aec:	69bb      	ldr	r3, [r7, #24]
 8006aee:	f003 020f 	and.w	r2, r3, #15
 8006af2:	4613      	mov	r3, r2
 8006af4:	00db      	lsls	r3, r3, #3
 8006af6:	1a9b      	subs	r3, r3, r2
 8006af8:	009b      	lsls	r3, r3, #2
 8006afa:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	4413      	add	r3, r2
 8006b02:	3304      	adds	r3, #4
 8006b04:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006b06:	69bb      	ldr	r3, [r7, #24]
 8006b08:	0c5b      	lsrs	r3, r3, #17
 8006b0a:	f003 030f 	and.w	r3, r3, #15
 8006b0e:	2b02      	cmp	r3, #2
 8006b10:	d124      	bne.n	8006b5c <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006b12:	69ba      	ldr	r2, [r7, #24]
 8006b14:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8006b18:	4013      	ands	r3, r2
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d035      	beq.n	8006b8a <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006b22:	69bb      	ldr	r3, [r7, #24]
 8006b24:	091b      	lsrs	r3, r3, #4
 8006b26:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006b28:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	461a      	mov	r2, r3
 8006b30:	6a38      	ldr	r0, [r7, #32]
 8006b32:	f005 f818 	bl	800bb66 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	68da      	ldr	r2, [r3, #12]
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	091b      	lsrs	r3, r3, #4
 8006b3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006b42:	441a      	add	r2, r3
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	699a      	ldr	r2, [r3, #24]
 8006b4c:	69bb      	ldr	r3, [r7, #24]
 8006b4e:	091b      	lsrs	r3, r3, #4
 8006b50:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006b54:	441a      	add	r2, r3
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	619a      	str	r2, [r3, #24]
 8006b5a:	e016      	b.n	8006b8a <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8006b5c:	69bb      	ldr	r3, [r7, #24]
 8006b5e:	0c5b      	lsrs	r3, r3, #17
 8006b60:	f003 030f 	and.w	r3, r3, #15
 8006b64:	2b06      	cmp	r3, #6
 8006b66:	d110      	bne.n	8006b8a <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006b6e:	2208      	movs	r2, #8
 8006b70:	4619      	mov	r1, r3
 8006b72:	6a38      	ldr	r0, [r7, #32]
 8006b74:	f004 fff7 	bl	800bb66 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	699a      	ldr	r2, [r3, #24]
 8006b7c:	69bb      	ldr	r3, [r7, #24]
 8006b7e:	091b      	lsrs	r3, r3, #4
 8006b80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006b84:	441a      	add	r2, r3
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	699a      	ldr	r2, [r3, #24]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f042 0210 	orr.w	r2, r2, #16
 8006b98:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f005 f933 	bl	800be0a <USB_ReadInterrupts>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006baa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006bae:	d16e      	bne.n	8006c8e <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4618      	mov	r0, r3
 8006bba:	f005 f939 	bl	800be30 <USB_ReadDevAllOutEpInterrupt>
 8006bbe:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8006bc0:	e062      	b.n	8006c88 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bc4:	f003 0301 	and.w	r3, r3, #1
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d057      	beq.n	8006c7c <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bd2:	b2d2      	uxtb	r2, r2
 8006bd4:	4611      	mov	r1, r2
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f005 f95e 	bl	800be98 <USB_ReadDevOutEPInterrupt>
 8006bdc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	f003 0301 	and.w	r3, r3, #1
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d00c      	beq.n	8006c02 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bea:	015a      	lsls	r2, r3, #5
 8006bec:	69fb      	ldr	r3, [r7, #28]
 8006bee:	4413      	add	r3, r2
 8006bf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006bfa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 fd4f 	bl	80076a0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	f003 0308 	and.w	r3, r3, #8
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d00c      	beq.n	8006c26 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c0e:	015a      	lsls	r2, r3, #5
 8006c10:	69fb      	ldr	r3, [r7, #28]
 8006c12:	4413      	add	r3, r2
 8006c14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c18:	461a      	mov	r2, r3
 8006c1a:	2308      	movs	r3, #8
 8006c1c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006c1e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f000 fe49 	bl	80078b8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	f003 0310 	and.w	r3, r3, #16
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d008      	beq.n	8006c42 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c32:	015a      	lsls	r2, r3, #5
 8006c34:	69fb      	ldr	r3, [r7, #28]
 8006c36:	4413      	add	r3, r2
 8006c38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	2310      	movs	r3, #16
 8006c40:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	f003 0320 	and.w	r3, r3, #32
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d008      	beq.n	8006c5e <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4e:	015a      	lsls	r2, r3, #5
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	4413      	add	r3, r2
 8006c54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c58:	461a      	mov	r2, r3
 8006c5a:	2320      	movs	r3, #32
 8006c5c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d009      	beq.n	8006c7c <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c6a:	015a      	lsls	r2, r3, #5
 8006c6c:	69fb      	ldr	r3, [r7, #28]
 8006c6e:	4413      	add	r3, r2
 8006c70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c74:	461a      	mov	r2, r3
 8006c76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006c7a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c7e:	3301      	adds	r3, #1
 8006c80:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c84:	085b      	lsrs	r3, r3, #1
 8006c86:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d199      	bne.n	8006bc2 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4618      	mov	r0, r3
 8006c94:	f005 f8b9 	bl	800be0a <USB_ReadInterrupts>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006c9e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006ca2:	f040 80c0 	bne.w	8006e26 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4618      	mov	r0, r3
 8006cac:	f005 f8da 	bl	800be64 <USB_ReadDevAllInEpInterrupt>
 8006cb0:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8006cb6:	e0b2      	b.n	8006e1e <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cba:	f003 0301 	and.w	r3, r3, #1
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	f000 80a7 	beq.w	8006e12 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cca:	b2d2      	uxtb	r2, r2
 8006ccc:	4611      	mov	r1, r2
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f005 f900 	bl	800bed4 <USB_ReadDevInEPInterrupt>
 8006cd4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	f003 0301 	and.w	r3, r3, #1
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d057      	beq.n	8006d90 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce2:	f003 030f 	and.w	r3, r3, #15
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8006cec:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cf4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	43db      	mvns	r3, r3
 8006cfa:	69f9      	ldr	r1, [r7, #28]
 8006cfc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006d00:	4013      	ands	r3, r2
 8006d02:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d06:	015a      	lsls	r2, r3, #5
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	4413      	add	r3, r2
 8006d0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d10:	461a      	mov	r2, r3
 8006d12:	2301      	movs	r3, #1
 8006d14:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	691b      	ldr	r3, [r3, #16]
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d132      	bne.n	8006d84 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006d1e:	6879      	ldr	r1, [r7, #4]
 8006d20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d22:	4613      	mov	r3, r2
 8006d24:	00db      	lsls	r3, r3, #3
 8006d26:	1a9b      	subs	r3, r3, r2
 8006d28:	009b      	lsls	r3, r3, #2
 8006d2a:	440b      	add	r3, r1
 8006d2c:	3348      	adds	r3, #72	; 0x48
 8006d2e:	6819      	ldr	r1, [r3, #0]
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d34:	4613      	mov	r3, r2
 8006d36:	00db      	lsls	r3, r3, #3
 8006d38:	1a9b      	subs	r3, r3, r2
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	4403      	add	r3, r0
 8006d3e:	3344      	adds	r3, #68	; 0x44
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4419      	add	r1, r3
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d48:	4613      	mov	r3, r2
 8006d4a:	00db      	lsls	r3, r3, #3
 8006d4c:	1a9b      	subs	r3, r3, r2
 8006d4e:	009b      	lsls	r3, r3, #2
 8006d50:	4403      	add	r3, r0
 8006d52:	3348      	adds	r3, #72	; 0x48
 8006d54:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d113      	bne.n	8006d84 <HAL_PCD_IRQHandler+0x31c>
 8006d5c:	6879      	ldr	r1, [r7, #4]
 8006d5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d60:	4613      	mov	r3, r2
 8006d62:	00db      	lsls	r3, r3, #3
 8006d64:	1a9b      	subs	r3, r3, r2
 8006d66:	009b      	lsls	r3, r3, #2
 8006d68:	440b      	add	r3, r1
 8006d6a:	3350      	adds	r3, #80	; 0x50
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d108      	bne.n	8006d84 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6818      	ldr	r0, [r3, #0]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	2101      	movs	r1, #1
 8006d80:	f005 f908 	bl	800bf94 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	4619      	mov	r1, r3
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f00b f99d 	bl	80120ca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	f003 0308 	and.w	r3, r3, #8
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d008      	beq.n	8006dac <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9c:	015a      	lsls	r2, r3, #5
 8006d9e:	69fb      	ldr	r3, [r7, #28]
 8006da0:	4413      	add	r3, r2
 8006da2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006da6:	461a      	mov	r2, r3
 8006da8:	2308      	movs	r3, #8
 8006daa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	f003 0310 	and.w	r3, r3, #16
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d008      	beq.n	8006dc8 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db8:	015a      	lsls	r2, r3, #5
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	4413      	add	r3, r2
 8006dbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	2310      	movs	r3, #16
 8006dc6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d008      	beq.n	8006de4 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd4:	015a      	lsls	r2, r3, #5
 8006dd6:	69fb      	ldr	r3, [r7, #28]
 8006dd8:	4413      	add	r3, r2
 8006dda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dde:	461a      	mov	r2, r3
 8006de0:	2340      	movs	r3, #64	; 0x40
 8006de2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	f003 0302 	and.w	r3, r3, #2
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d008      	beq.n	8006e00 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df0:	015a      	lsls	r2, r3, #5
 8006df2:	69fb      	ldr	r3, [r7, #28]
 8006df4:	4413      	add	r3, r2
 8006df6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	2302      	movs	r3, #2
 8006dfe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d003      	beq.n	8006e12 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006e0a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f000 fbb9 	bl	8007584 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e14:	3301      	adds	r3, #1
 8006e16:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e1a:	085b      	lsrs	r3, r3, #1
 8006e1c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	f47f af49 	bne.w	8006cb8 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f004 ffed 	bl	800be0a <USB_ReadInterrupts>
 8006e30:	4603      	mov	r3, r0
 8006e32:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006e36:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006e3a:	d122      	bne.n	8006e82 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006e3c:	69fb      	ldr	r3, [r7, #28]
 8006e3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	69fa      	ldr	r2, [r7, #28]
 8006e46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e4a:	f023 0301 	bic.w	r3, r3, #1
 8006e4e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d108      	bne.n	8006e6c <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006e62:	2100      	movs	r1, #0
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f000 fd6d 	bl	8007944 <HAL_PCDEx_LPM_Callback>
 8006e6a:	e002      	b.n	8006e72 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f00b f9a3 	bl	80121b8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	695a      	ldr	r2, [r3, #20]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8006e80:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4618      	mov	r0, r3
 8006e88:	f004 ffbf 	bl	800be0a <USB_ReadInterrupts>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e96:	d112      	bne.n	8006ebe <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006e98:	69fb      	ldr	r3, [r7, #28]
 8006e9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	f003 0301 	and.w	r3, r3, #1
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d102      	bne.n	8006eae <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f00b f95f 	bl	801216c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	695a      	ldr	r2, [r3, #20]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8006ebc:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f004 ffa1 	bl	800be0a <USB_ReadInterrupts>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ed2:	f040 80c7 	bne.w	8007064 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006ed6:	69fb      	ldr	r3, [r7, #28]
 8006ed8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	69fa      	ldr	r2, [r7, #28]
 8006ee0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006ee4:	f023 0301 	bic.w	r3, r3, #1
 8006ee8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	2110      	movs	r1, #16
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f004 f993 	bl	800b21c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006efa:	e056      	b.n	8006faa <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006efe:	015a      	lsls	r2, r3, #5
 8006f00:	69fb      	ldr	r3, [r7, #28]
 8006f02:	4413      	add	r3, r2
 8006f04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f08:	461a      	mov	r2, r3
 8006f0a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006f0e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f12:	015a      	lsls	r2, r3, #5
 8006f14:	69fb      	ldr	r3, [r7, #28]
 8006f16:	4413      	add	r3, r2
 8006f18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f20:	0151      	lsls	r1, r2, #5
 8006f22:	69fa      	ldr	r2, [r7, #28]
 8006f24:	440a      	add	r2, r1
 8006f26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f2a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006f2e:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f32:	015a      	lsls	r2, r3, #5
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	4413      	add	r3, r2
 8006f38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f40:	0151      	lsls	r1, r2, #5
 8006f42:	69fa      	ldr	r2, [r7, #28]
 8006f44:	440a      	add	r2, r1
 8006f46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f4a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006f4e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006f50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f52:	015a      	lsls	r2, r3, #5
 8006f54:	69fb      	ldr	r3, [r7, #28]
 8006f56:	4413      	add	r3, r2
 8006f58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f5c:	461a      	mov	r2, r3
 8006f5e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006f62:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f66:	015a      	lsls	r2, r3, #5
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f74:	0151      	lsls	r1, r2, #5
 8006f76:	69fa      	ldr	r2, [r7, #28]
 8006f78:	440a      	add	r2, r1
 8006f7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f7e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006f82:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f86:	015a      	lsls	r2, r3, #5
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	4413      	add	r3, r2
 8006f8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f94:	0151      	lsls	r1, r2, #5
 8006f96:	69fa      	ldr	r2, [r7, #28]
 8006f98:	440a      	add	r2, r1
 8006f9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f9e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006fa2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fa6:	3301      	adds	r3, #1
 8006fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d3a3      	bcc.n	8006efc <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fba:	69db      	ldr	r3, [r3, #28]
 8006fbc:	69fa      	ldr	r2, [r7, #28]
 8006fbe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006fc2:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8006fc6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d016      	beq.n	8006ffe <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006fd0:	69fb      	ldr	r3, [r7, #28]
 8006fd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fda:	69fa      	ldr	r2, [r7, #28]
 8006fdc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006fe0:	f043 030b 	orr.w	r3, r3, #11
 8006fe4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006fe8:	69fb      	ldr	r3, [r7, #28]
 8006fea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ff0:	69fa      	ldr	r2, [r7, #28]
 8006ff2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006ff6:	f043 030b 	orr.w	r3, r3, #11
 8006ffa:	6453      	str	r3, [r2, #68]	; 0x44
 8006ffc:	e015      	b.n	800702a <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006ffe:	69fb      	ldr	r3, [r7, #28]
 8007000:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007004:	695b      	ldr	r3, [r3, #20]
 8007006:	69fa      	ldr	r2, [r7, #28]
 8007008:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800700c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007010:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8007014:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007016:	69fb      	ldr	r3, [r7, #28]
 8007018:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800701c:	691b      	ldr	r3, [r3, #16]
 800701e:	69fa      	ldr	r2, [r7, #28]
 8007020:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007024:	f043 030b 	orr.w	r3, r3, #11
 8007028:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800702a:	69fb      	ldr	r3, [r7, #28]
 800702c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	69fa      	ldr	r2, [r7, #28]
 8007034:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007038:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800703c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6818      	ldr	r0, [r3, #0]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	691b      	ldr	r3, [r3, #16]
 8007046:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800704e:	461a      	mov	r2, r3
 8007050:	f004 ffa0 	bl	800bf94 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	695a      	ldr	r2, [r3, #20]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8007062:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4618      	mov	r0, r3
 800706a:	f004 fece 	bl	800be0a <USB_ReadInterrupts>
 800706e:	4603      	mov	r3, r0
 8007070:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007074:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007078:	d124      	bne.n	80070c4 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4618      	mov	r0, r3
 8007080:	f004 ff64 	bl	800bf4c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4618      	mov	r0, r3
 800708a:	f004 f8eb 	bl	800b264 <USB_GetDevSpeed>
 800708e:	4603      	mov	r3, r0
 8007090:	461a      	mov	r2, r3
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681c      	ldr	r4, [r3, #0]
 800709a:	f001 f8db 	bl	8008254 <HAL_RCC_GetHCLKFreq>
 800709e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	461a      	mov	r2, r3
 80070a8:	4620      	mov	r0, r4
 80070aa:	f004 f815 	bl	800b0d8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f00b f833 	bl	801211a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	695a      	ldr	r2, [r3, #20]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80070c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4618      	mov	r0, r3
 80070ca:	f004 fe9e 	bl	800be0a <USB_ReadInterrupts>
 80070ce:	4603      	mov	r3, r0
 80070d0:	f003 0308 	and.w	r3, r3, #8
 80070d4:	2b08      	cmp	r3, #8
 80070d6:	d10a      	bne.n	80070ee <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f00b f810 	bl	80120fe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	695a      	ldr	r2, [r3, #20]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f002 0208 	and.w	r2, r2, #8
 80070ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4618      	mov	r0, r3
 80070f4:	f004 fe89 	bl	800be0a <USB_ReadInterrupts>
 80070f8:	4603      	mov	r3, r0
 80070fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80070fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007102:	d10f      	bne.n	8007124 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8007104:	2300      	movs	r3, #0
 8007106:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800710a:	b2db      	uxtb	r3, r3
 800710c:	4619      	mov	r1, r3
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f00b f872 	bl	80121f8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	695a      	ldr	r2, [r3, #20]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8007122:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4618      	mov	r0, r3
 800712a:	f004 fe6e 	bl	800be0a <USB_ReadInterrupts>
 800712e:	4603      	mov	r3, r0
 8007130:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007134:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007138:	d10f      	bne.n	800715a <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800713a:	2300      	movs	r3, #0
 800713c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800713e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007140:	b2db      	uxtb	r3, r3
 8007142:	4619      	mov	r1, r3
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	f00b f845 	bl	80121d4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	695a      	ldr	r2, [r3, #20]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8007158:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4618      	mov	r0, r3
 8007160:	f004 fe53 	bl	800be0a <USB_ReadInterrupts>
 8007164:	4603      	mov	r3, r0
 8007166:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800716a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800716e:	d10a      	bne.n	8007186 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f00b f853 	bl	801221c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	695a      	ldr	r2, [r3, #20]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8007184:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4618      	mov	r0, r3
 800718c:	f004 fe3d 	bl	800be0a <USB_ReadInterrupts>
 8007190:	4603      	mov	r3, r0
 8007192:	f003 0304 	and.w	r3, r3, #4
 8007196:	2b04      	cmp	r3, #4
 8007198:	d115      	bne.n	80071c6 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80071a2:	69bb      	ldr	r3, [r7, #24]
 80071a4:	f003 0304 	and.w	r3, r3, #4
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d002      	beq.n	80071b2 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f00b f843 	bl	8012238 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	6859      	ldr	r1, [r3, #4]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	69ba      	ldr	r2, [r7, #24]
 80071be:	430a      	orrs	r2, r1
 80071c0:	605a      	str	r2, [r3, #4]
 80071c2:	e000      	b.n	80071c6 <HAL_PCD_IRQHandler+0x75e>
      return;
 80071c4:	bf00      	nop
    }
  }
}
 80071c6:	3734      	adds	r7, #52	; 0x34
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd90      	pop	{r4, r7, pc}

080071cc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b082      	sub	sp, #8
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	460b      	mov	r3, r1
 80071d6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d101      	bne.n	80071e6 <HAL_PCD_SetAddress+0x1a>
 80071e2:	2302      	movs	r3, #2
 80071e4:	e013      	b.n	800720e <HAL_PCD_SetAddress+0x42>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2201      	movs	r2, #1
 80071ea:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	78fa      	ldrb	r2, [r7, #3]
 80071f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	78fa      	ldrb	r2, [r7, #3]
 80071fc:	4611      	mov	r1, r2
 80071fe:	4618      	mov	r0, r3
 8007200:	f004 fddd 	bl	800bdbe <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800720c:	2300      	movs	r3, #0
}
 800720e:	4618      	mov	r0, r3
 8007210:	3708      	adds	r7, #8
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}

08007216 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007216:	b580      	push	{r7, lr}
 8007218:	b084      	sub	sp, #16
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
 800721e:	4608      	mov	r0, r1
 8007220:	4611      	mov	r1, r2
 8007222:	461a      	mov	r2, r3
 8007224:	4603      	mov	r3, r0
 8007226:	70fb      	strb	r3, [r7, #3]
 8007228:	460b      	mov	r3, r1
 800722a:	803b      	strh	r3, [r7, #0]
 800722c:	4613      	mov	r3, r2
 800722e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007230:	2300      	movs	r3, #0
 8007232:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007234:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007238:	2b00      	cmp	r3, #0
 800723a:	da0f      	bge.n	800725c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800723c:	78fb      	ldrb	r3, [r7, #3]
 800723e:	f003 020f 	and.w	r2, r3, #15
 8007242:	4613      	mov	r3, r2
 8007244:	00db      	lsls	r3, r3, #3
 8007246:	1a9b      	subs	r3, r3, r2
 8007248:	009b      	lsls	r3, r3, #2
 800724a:	3338      	adds	r3, #56	; 0x38
 800724c:	687a      	ldr	r2, [r7, #4]
 800724e:	4413      	add	r3, r2
 8007250:	3304      	adds	r3, #4
 8007252:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2201      	movs	r2, #1
 8007258:	705a      	strb	r2, [r3, #1]
 800725a:	e00f      	b.n	800727c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800725c:	78fb      	ldrb	r3, [r7, #3]
 800725e:	f003 020f 	and.w	r2, r3, #15
 8007262:	4613      	mov	r3, r2
 8007264:	00db      	lsls	r3, r3, #3
 8007266:	1a9b      	subs	r3, r3, r2
 8007268:	009b      	lsls	r3, r3, #2
 800726a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	4413      	add	r3, r2
 8007272:	3304      	adds	r3, #4
 8007274:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2200      	movs	r2, #0
 800727a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800727c:	78fb      	ldrb	r3, [r7, #3]
 800727e:	f003 030f 	and.w	r3, r3, #15
 8007282:	b2da      	uxtb	r2, r3
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007288:	883a      	ldrh	r2, [r7, #0]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	78ba      	ldrb	r2, [r7, #2]
 8007292:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	785b      	ldrb	r3, [r3, #1]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d004      	beq.n	80072a6 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	781b      	ldrb	r3, [r3, #0]
 80072a0:	b29a      	uxth	r2, r3
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80072a6:	78bb      	ldrb	r3, [r7, #2]
 80072a8:	2b02      	cmp	r3, #2
 80072aa:	d102      	bne.n	80072b2 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2200      	movs	r2, #0
 80072b0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d101      	bne.n	80072c0 <HAL_PCD_EP_Open+0xaa>
 80072bc:	2302      	movs	r3, #2
 80072be:	e00e      	b.n	80072de <HAL_PCD_EP_Open+0xc8>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	68f9      	ldr	r1, [r7, #12]
 80072ce:	4618      	mov	r0, r3
 80072d0:	f003 ffed 	bl	800b2ae <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80072dc:	7afb      	ldrb	r3, [r7, #11]
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3710      	adds	r7, #16
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}

080072e6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80072e6:	b580      	push	{r7, lr}
 80072e8:	b086      	sub	sp, #24
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	60f8      	str	r0, [r7, #12]
 80072ee:	607a      	str	r2, [r7, #4]
 80072f0:	603b      	str	r3, [r7, #0]
 80072f2:	460b      	mov	r3, r1
 80072f4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80072f6:	7afb      	ldrb	r3, [r7, #11]
 80072f8:	f003 020f 	and.w	r2, r3, #15
 80072fc:	4613      	mov	r3, r2
 80072fe:	00db      	lsls	r3, r3, #3
 8007300:	1a9b      	subs	r3, r3, r2
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007308:	68fa      	ldr	r2, [r7, #12]
 800730a:	4413      	add	r3, r2
 800730c:	3304      	adds	r3, #4
 800730e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	687a      	ldr	r2, [r7, #4]
 8007314:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	683a      	ldr	r2, [r7, #0]
 800731a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	2200      	movs	r2, #0
 8007320:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	2200      	movs	r2, #0
 8007326:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007328:	7afb      	ldrb	r3, [r7, #11]
 800732a:	f003 030f 	and.w	r3, r3, #15
 800732e:	b2da      	uxtb	r2, r3
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	691b      	ldr	r3, [r3, #16]
 8007338:	2b01      	cmp	r3, #1
 800733a:	d102      	bne.n	8007342 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800733c:	687a      	ldr	r2, [r7, #4]
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007342:	7afb      	ldrb	r3, [r7, #11]
 8007344:	f003 030f 	and.w	r3, r3, #15
 8007348:	2b00      	cmp	r3, #0
 800734a:	d109      	bne.n	8007360 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	6818      	ldr	r0, [r3, #0]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	691b      	ldr	r3, [r3, #16]
 8007354:	b2db      	uxtb	r3, r3
 8007356:	461a      	mov	r2, r3
 8007358:	6979      	ldr	r1, [r7, #20]
 800735a:	f004 fa73 	bl	800b844 <USB_EP0StartXfer>
 800735e:	e008      	b.n	8007372 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6818      	ldr	r0, [r3, #0]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	691b      	ldr	r3, [r3, #16]
 8007368:	b2db      	uxtb	r3, r3
 800736a:	461a      	mov	r2, r3
 800736c:	6979      	ldr	r1, [r7, #20]
 800736e:	f004 f825 	bl	800b3bc <USB_EPStartXfer>
  }

  return HAL_OK;
 8007372:	2300      	movs	r3, #0
}
 8007374:	4618      	mov	r0, r3
 8007376:	3718      	adds	r7, #24
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b086      	sub	sp, #24
 8007380:	af00      	add	r7, sp, #0
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	607a      	str	r2, [r7, #4]
 8007386:	603b      	str	r3, [r7, #0]
 8007388:	460b      	mov	r3, r1
 800738a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800738c:	7afb      	ldrb	r3, [r7, #11]
 800738e:	f003 020f 	and.w	r2, r3, #15
 8007392:	4613      	mov	r3, r2
 8007394:	00db      	lsls	r3, r3, #3
 8007396:	1a9b      	subs	r3, r3, r2
 8007398:	009b      	lsls	r3, r3, #2
 800739a:	3338      	adds	r3, #56	; 0x38
 800739c:	68fa      	ldr	r2, [r7, #12]
 800739e:	4413      	add	r3, r2
 80073a0:	3304      	adds	r3, #4
 80073a2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	683a      	ldr	r2, [r7, #0]
 80073ae:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	2200      	movs	r2, #0
 80073b4:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	2201      	movs	r2, #1
 80073ba:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80073bc:	7afb      	ldrb	r3, [r7, #11]
 80073be:	f003 030f 	and.w	r3, r3, #15
 80073c2:	b2da      	uxtb	r2, r3
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	691b      	ldr	r3, [r3, #16]
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d102      	bne.n	80073d6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80073d6:	7afb      	ldrb	r3, [r7, #11]
 80073d8:	f003 030f 	and.w	r3, r3, #15
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d109      	bne.n	80073f4 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	6818      	ldr	r0, [r3, #0]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	691b      	ldr	r3, [r3, #16]
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	461a      	mov	r2, r3
 80073ec:	6979      	ldr	r1, [r7, #20]
 80073ee:	f004 fa29 	bl	800b844 <USB_EP0StartXfer>
 80073f2:	e008      	b.n	8007406 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	6818      	ldr	r0, [r3, #0]
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	691b      	ldr	r3, [r3, #16]
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	461a      	mov	r2, r3
 8007400:	6979      	ldr	r1, [r7, #20]
 8007402:	f003 ffdb 	bl	800b3bc <USB_EPStartXfer>
  }

  return HAL_OK;
 8007406:	2300      	movs	r3, #0
}
 8007408:	4618      	mov	r0, r3
 800740a:	3718      	adds	r7, #24
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}

08007410 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b084      	sub	sp, #16
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	460b      	mov	r3, r1
 800741a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800741c:	78fb      	ldrb	r3, [r7, #3]
 800741e:	f003 020f 	and.w	r2, r3, #15
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	429a      	cmp	r2, r3
 8007428:	d901      	bls.n	800742e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e050      	b.n	80074d0 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800742e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007432:	2b00      	cmp	r3, #0
 8007434:	da0f      	bge.n	8007456 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007436:	78fb      	ldrb	r3, [r7, #3]
 8007438:	f003 020f 	and.w	r2, r3, #15
 800743c:	4613      	mov	r3, r2
 800743e:	00db      	lsls	r3, r3, #3
 8007440:	1a9b      	subs	r3, r3, r2
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	3338      	adds	r3, #56	; 0x38
 8007446:	687a      	ldr	r2, [r7, #4]
 8007448:	4413      	add	r3, r2
 800744a:	3304      	adds	r3, #4
 800744c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2201      	movs	r2, #1
 8007452:	705a      	strb	r2, [r3, #1]
 8007454:	e00d      	b.n	8007472 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007456:	78fa      	ldrb	r2, [r7, #3]
 8007458:	4613      	mov	r3, r2
 800745a:	00db      	lsls	r3, r3, #3
 800745c:	1a9b      	subs	r3, r3, r2
 800745e:	009b      	lsls	r3, r3, #2
 8007460:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007464:	687a      	ldr	r2, [r7, #4]
 8007466:	4413      	add	r3, r2
 8007468:	3304      	adds	r3, #4
 800746a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2200      	movs	r2, #0
 8007470:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2201      	movs	r2, #1
 8007476:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007478:	78fb      	ldrb	r3, [r7, #3]
 800747a:	f003 030f 	and.w	r3, r3, #15
 800747e:	b2da      	uxtb	r2, r3
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800748a:	2b01      	cmp	r3, #1
 800748c:	d101      	bne.n	8007492 <HAL_PCD_EP_SetStall+0x82>
 800748e:	2302      	movs	r3, #2
 8007490:	e01e      	b.n	80074d0 <HAL_PCD_EP_SetStall+0xc0>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2201      	movs	r2, #1
 8007496:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	68f9      	ldr	r1, [r7, #12]
 80074a0:	4618      	mov	r0, r3
 80074a2:	f004 fbb8 	bl	800bc16 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80074a6:	78fb      	ldrb	r3, [r7, #3]
 80074a8:	f003 030f 	and.w	r3, r3, #15
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d10a      	bne.n	80074c6 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6818      	ldr	r0, [r3, #0]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	691b      	ldr	r3, [r3, #16]
 80074b8:	b2d9      	uxtb	r1, r3
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80074c0:	461a      	mov	r2, r3
 80074c2:	f004 fd67 	bl	800bf94 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3710      	adds	r7, #16
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	460b      	mov	r3, r1
 80074e2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80074e4:	78fb      	ldrb	r3, [r7, #3]
 80074e6:	f003 020f 	and.w	r2, r3, #15
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	429a      	cmp	r2, r3
 80074f0:	d901      	bls.n	80074f6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80074f2:	2301      	movs	r3, #1
 80074f4:	e042      	b.n	800757c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80074f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	da0f      	bge.n	800751e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80074fe:	78fb      	ldrb	r3, [r7, #3]
 8007500:	f003 020f 	and.w	r2, r3, #15
 8007504:	4613      	mov	r3, r2
 8007506:	00db      	lsls	r3, r3, #3
 8007508:	1a9b      	subs	r3, r3, r2
 800750a:	009b      	lsls	r3, r3, #2
 800750c:	3338      	adds	r3, #56	; 0x38
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	4413      	add	r3, r2
 8007512:	3304      	adds	r3, #4
 8007514:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2201      	movs	r2, #1
 800751a:	705a      	strb	r2, [r3, #1]
 800751c:	e00f      	b.n	800753e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800751e:	78fb      	ldrb	r3, [r7, #3]
 8007520:	f003 020f 	and.w	r2, r3, #15
 8007524:	4613      	mov	r3, r2
 8007526:	00db      	lsls	r3, r3, #3
 8007528:	1a9b      	subs	r3, r3, r2
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007530:	687a      	ldr	r2, [r7, #4]
 8007532:	4413      	add	r3, r2
 8007534:	3304      	adds	r3, #4
 8007536:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2200      	movs	r2, #0
 800753c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2200      	movs	r2, #0
 8007542:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007544:	78fb      	ldrb	r3, [r7, #3]
 8007546:	f003 030f 	and.w	r3, r3, #15
 800754a:	b2da      	uxtb	r2, r3
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007556:	2b01      	cmp	r3, #1
 8007558:	d101      	bne.n	800755e <HAL_PCD_EP_ClrStall+0x86>
 800755a:	2302      	movs	r3, #2
 800755c:	e00e      	b.n	800757c <HAL_PCD_EP_ClrStall+0xa4>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2201      	movs	r2, #1
 8007562:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	68f9      	ldr	r1, [r7, #12]
 800756c:	4618      	mov	r0, r3
 800756e:	f004 fbc0 	bl	800bcf2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2200      	movs	r2, #0
 8007576:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800757a:	2300      	movs	r3, #0
}
 800757c:	4618      	mov	r0, r3
 800757e:	3710      	adds	r7, #16
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}

08007584 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b08a      	sub	sp, #40	; 0x28
 8007588:	af02      	add	r7, sp, #8
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007598:	683a      	ldr	r2, [r7, #0]
 800759a:	4613      	mov	r3, r2
 800759c:	00db      	lsls	r3, r3, #3
 800759e:	1a9b      	subs	r3, r3, r2
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	3338      	adds	r3, #56	; 0x38
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	4413      	add	r3, r2
 80075a8:	3304      	adds	r3, #4
 80075aa:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	699a      	ldr	r2, [r3, #24]
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	695b      	ldr	r3, [r3, #20]
 80075b4:	429a      	cmp	r2, r3
 80075b6:	d901      	bls.n	80075bc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80075b8:	2301      	movs	r3, #1
 80075ba:	e06c      	b.n	8007696 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	695a      	ldr	r2, [r3, #20]
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	699b      	ldr	r3, [r3, #24]
 80075c4:	1ad3      	subs	r3, r2, r3
 80075c6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	689b      	ldr	r3, [r3, #8]
 80075cc:	69fa      	ldr	r2, [r7, #28]
 80075ce:	429a      	cmp	r2, r3
 80075d0:	d902      	bls.n	80075d8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80075d8:	69fb      	ldr	r3, [r7, #28]
 80075da:	3303      	adds	r3, #3
 80075dc:	089b      	lsrs	r3, r3, #2
 80075de:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80075e0:	e02b      	b.n	800763a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	695a      	ldr	r2, [r3, #20]
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	699b      	ldr	r3, [r3, #24]
 80075ea:	1ad3      	subs	r3, r2, r3
 80075ec:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	69fa      	ldr	r2, [r7, #28]
 80075f4:	429a      	cmp	r2, r3
 80075f6:	d902      	bls.n	80075fe <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80075fe:	69fb      	ldr	r3, [r7, #28]
 8007600:	3303      	adds	r3, #3
 8007602:	089b      	lsrs	r3, r3, #2
 8007604:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	68d9      	ldr	r1, [r3, #12]
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	b2da      	uxtb	r2, r3
 800760e:	69fb      	ldr	r3, [r7, #28]
 8007610:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007616:	b2db      	uxtb	r3, r3
 8007618:	9300      	str	r3, [sp, #0]
 800761a:	4603      	mov	r3, r0
 800761c:	6978      	ldr	r0, [r7, #20]
 800761e:	f004 fa64 	bl	800baea <USB_WritePacket>

    ep->xfer_buff  += len;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	68da      	ldr	r2, [r3, #12]
 8007626:	69fb      	ldr	r3, [r7, #28]
 8007628:	441a      	add	r2, r3
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	699a      	ldr	r2, [r3, #24]
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	441a      	add	r2, r3
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	015a      	lsls	r2, r3, #5
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	4413      	add	r3, r2
 8007642:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007646:	699b      	ldr	r3, [r3, #24]
 8007648:	b29b      	uxth	r3, r3
 800764a:	69ba      	ldr	r2, [r7, #24]
 800764c:	429a      	cmp	r2, r3
 800764e:	d809      	bhi.n	8007664 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	699a      	ldr	r2, [r3, #24]
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007658:	429a      	cmp	r2, r3
 800765a:	d203      	bcs.n	8007664 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	695b      	ldr	r3, [r3, #20]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d1be      	bne.n	80075e2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	695a      	ldr	r2, [r3, #20]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	699b      	ldr	r3, [r3, #24]
 800766c:	429a      	cmp	r2, r3
 800766e:	d811      	bhi.n	8007694 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	f003 030f 	and.w	r3, r3, #15
 8007676:	2201      	movs	r2, #1
 8007678:	fa02 f303 	lsl.w	r3, r2, r3
 800767c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007684:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	43db      	mvns	r3, r3
 800768a:	6939      	ldr	r1, [r7, #16]
 800768c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007690:	4013      	ands	r3, r2
 8007692:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3720      	adds	r7, #32
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
	...

080076a0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b086      	sub	sp, #24
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
 80076a8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	333c      	adds	r3, #60	; 0x3c
 80076b8:	3304      	adds	r3, #4
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	015a      	lsls	r2, r3, #5
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	4413      	add	r3, r2
 80076c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	691b      	ldr	r3, [r3, #16]
 80076d2:	2b01      	cmp	r3, #1
 80076d4:	f040 80a0 	bne.w	8007818 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	f003 0308 	and.w	r3, r3, #8
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d015      	beq.n	800770e <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	4a72      	ldr	r2, [pc, #456]	; (80078b0 <PCD_EP_OutXfrComplete_int+0x210>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	f240 80dd 	bls.w	80078a6 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	f000 80d7 	beq.w	80078a6 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	015a      	lsls	r2, r3, #5
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	4413      	add	r3, r2
 8007700:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007704:	461a      	mov	r2, r3
 8007706:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800770a:	6093      	str	r3, [r2, #8]
 800770c:	e0cb      	b.n	80078a6 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	f003 0320 	and.w	r3, r3, #32
 8007714:	2b00      	cmp	r3, #0
 8007716:	d009      	beq.n	800772c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	015a      	lsls	r2, r3, #5
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	4413      	add	r3, r2
 8007720:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007724:	461a      	mov	r2, r3
 8007726:	2320      	movs	r3, #32
 8007728:	6093      	str	r3, [r2, #8]
 800772a:	e0bc      	b.n	80078a6 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007732:	2b00      	cmp	r3, #0
 8007734:	f040 80b7 	bne.w	80078a6 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	4a5d      	ldr	r2, [pc, #372]	; (80078b0 <PCD_EP_OutXfrComplete_int+0x210>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d90f      	bls.n	8007760 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00a      	beq.n	8007760 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	015a      	lsls	r2, r3, #5
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	4413      	add	r3, r2
 8007752:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007756:	461a      	mov	r2, r3
 8007758:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800775c:	6093      	str	r3, [r2, #8]
 800775e:	e0a2      	b.n	80078a6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8007760:	6879      	ldr	r1, [r7, #4]
 8007762:	683a      	ldr	r2, [r7, #0]
 8007764:	4613      	mov	r3, r2
 8007766:	00db      	lsls	r3, r3, #3
 8007768:	1a9b      	subs	r3, r3, r2
 800776a:	009b      	lsls	r3, r3, #2
 800776c:	440b      	add	r3, r1
 800776e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007772:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	0159      	lsls	r1, r3, #5
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	440b      	add	r3, r1
 800777c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007780:	691b      	ldr	r3, [r3, #16]
 8007782:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8007786:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	683a      	ldr	r2, [r7, #0]
 800778c:	4613      	mov	r3, r2
 800778e:	00db      	lsls	r3, r3, #3
 8007790:	1a9b      	subs	r3, r3, r2
 8007792:	009b      	lsls	r3, r3, #2
 8007794:	4403      	add	r3, r0
 8007796:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800779a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800779c:	6879      	ldr	r1, [r7, #4]
 800779e:	683a      	ldr	r2, [r7, #0]
 80077a0:	4613      	mov	r3, r2
 80077a2:	00db      	lsls	r3, r3, #3
 80077a4:	1a9b      	subs	r3, r3, r2
 80077a6:	009b      	lsls	r3, r3, #2
 80077a8:	440b      	add	r3, r1
 80077aa:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80077ae:	6819      	ldr	r1, [r3, #0]
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	683a      	ldr	r2, [r7, #0]
 80077b4:	4613      	mov	r3, r2
 80077b6:	00db      	lsls	r3, r3, #3
 80077b8:	1a9b      	subs	r3, r3, r2
 80077ba:	009b      	lsls	r3, r3, #2
 80077bc:	4403      	add	r3, r0
 80077be:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4419      	add	r1, r3
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	683a      	ldr	r2, [r7, #0]
 80077ca:	4613      	mov	r3, r2
 80077cc:	00db      	lsls	r3, r3, #3
 80077ce:	1a9b      	subs	r3, r3, r2
 80077d0:	009b      	lsls	r3, r3, #2
 80077d2:	4403      	add	r3, r0
 80077d4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80077d8:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d114      	bne.n	800780a <PCD_EP_OutXfrComplete_int+0x16a>
 80077e0:	6879      	ldr	r1, [r7, #4]
 80077e2:	683a      	ldr	r2, [r7, #0]
 80077e4:	4613      	mov	r3, r2
 80077e6:	00db      	lsls	r3, r3, #3
 80077e8:	1a9b      	subs	r3, r3, r2
 80077ea:	009b      	lsls	r3, r3, #2
 80077ec:	440b      	add	r3, r1
 80077ee:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d108      	bne.n	800780a <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6818      	ldr	r0, [r3, #0]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007802:	461a      	mov	r2, r3
 8007804:	2101      	movs	r1, #1
 8007806:	f004 fbc5 	bl	800bf94 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	b2db      	uxtb	r3, r3
 800780e:	4619      	mov	r1, r3
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f00a fc3f 	bl	8012094 <HAL_PCD_DataOutStageCallback>
 8007816:	e046      	b.n	80078a6 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	4a26      	ldr	r2, [pc, #152]	; (80078b4 <PCD_EP_OutXfrComplete_int+0x214>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d124      	bne.n	800786a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007826:	2b00      	cmp	r3, #0
 8007828:	d00a      	beq.n	8007840 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	015a      	lsls	r2, r3, #5
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	4413      	add	r3, r2
 8007832:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007836:	461a      	mov	r2, r3
 8007838:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800783c:	6093      	str	r3, [r2, #8]
 800783e:	e032      	b.n	80078a6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	f003 0320 	and.w	r3, r3, #32
 8007846:	2b00      	cmp	r3, #0
 8007848:	d008      	beq.n	800785c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	015a      	lsls	r2, r3, #5
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	4413      	add	r3, r2
 8007852:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007856:	461a      	mov	r2, r3
 8007858:	2320      	movs	r3, #32
 800785a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	b2db      	uxtb	r3, r3
 8007860:	4619      	mov	r1, r3
 8007862:	6878      	ldr	r0, [r7, #4]
 8007864:	f00a fc16 	bl	8012094 <HAL_PCD_DataOutStageCallback>
 8007868:	e01d      	b.n	80078a6 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d114      	bne.n	800789a <PCD_EP_OutXfrComplete_int+0x1fa>
 8007870:	6879      	ldr	r1, [r7, #4]
 8007872:	683a      	ldr	r2, [r7, #0]
 8007874:	4613      	mov	r3, r2
 8007876:	00db      	lsls	r3, r3, #3
 8007878:	1a9b      	subs	r3, r3, r2
 800787a:	009b      	lsls	r3, r3, #2
 800787c:	440b      	add	r3, r1
 800787e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d108      	bne.n	800789a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6818      	ldr	r0, [r3, #0]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007892:	461a      	mov	r2, r3
 8007894:	2100      	movs	r1, #0
 8007896:	f004 fb7d 	bl	800bf94 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	b2db      	uxtb	r3, r3
 800789e:	4619      	mov	r1, r3
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f00a fbf7 	bl	8012094 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80078a6:	2300      	movs	r3, #0
}
 80078a8:	4618      	mov	r0, r3
 80078aa:	3718      	adds	r7, #24
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}
 80078b0:	4f54300a 	.word	0x4f54300a
 80078b4:	4f54310a 	.word	0x4f54310a

080078b8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b086      	sub	sp, #24
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	333c      	adds	r3, #60	; 0x3c
 80078d0:	3304      	adds	r3, #4
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	015a      	lsls	r2, r3, #5
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	4413      	add	r3, r2
 80078de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	4a15      	ldr	r2, [pc, #84]	; (8007940 <PCD_EP_OutSetupPacket_int+0x88>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d90e      	bls.n	800790c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d009      	beq.n	800790c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	015a      	lsls	r2, r3, #5
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	4413      	add	r3, r2
 8007900:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007904:	461a      	mov	r2, r3
 8007906:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800790a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f00a fbaf 	bl	8012070 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	4a0a      	ldr	r2, [pc, #40]	; (8007940 <PCD_EP_OutSetupPacket_int+0x88>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d90c      	bls.n	8007934 <PCD_EP_OutSetupPacket_int+0x7c>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	691b      	ldr	r3, [r3, #16]
 800791e:	2b01      	cmp	r3, #1
 8007920:	d108      	bne.n	8007934 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6818      	ldr	r0, [r3, #0]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800792c:	461a      	mov	r2, r3
 800792e:	2101      	movs	r1, #1
 8007930:	f004 fb30 	bl	800bf94 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007934:	2300      	movs	r3, #0
}
 8007936:	4618      	mov	r0, r3
 8007938:	3718      	adds	r7, #24
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}
 800793e:	bf00      	nop
 8007940:	4f54300a 	.word	0x4f54300a

08007944 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	460b      	mov	r3, r1
 800794e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007950:	bf00      	nop
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 800795c:	b480      	push	{r7}
 800795e:	b083      	sub	sp, #12
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8007964:	4b05      	ldr	r3, [pc, #20]	; (800797c <HAL_PWR_EnableWakeUpPin+0x20>)
 8007966:	685a      	ldr	r2, [r3, #4]
 8007968:	4904      	ldr	r1, [pc, #16]	; (800797c <HAL_PWR_EnableWakeUpPin+0x20>)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	4313      	orrs	r3, r2
 800796e:	604b      	str	r3, [r1, #4]
}
 8007970:	bf00      	nop
 8007972:	370c      	adds	r7, #12
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr
 800797c:	40007000 	.word	0x40007000

08007980 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8007980:	b480      	push	{r7}
 8007982:	b083      	sub	sp, #12
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8007988:	4b06      	ldr	r3, [pc, #24]	; (80079a4 <HAL_PWR_DisableWakeUpPin+0x24>)
 800798a:	685a      	ldr	r2, [r3, #4]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	43db      	mvns	r3, r3
 8007990:	4904      	ldr	r1, [pc, #16]	; (80079a4 <HAL_PWR_DisableWakeUpPin+0x24>)
 8007992:	4013      	ands	r3, r2
 8007994:	604b      	str	r3, [r1, #4]
}
 8007996:	bf00      	nop
 8007998:	370c      	adds	r7, #12
 800799a:	46bd      	mov	sp, r7
 800799c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a0:	4770      	bx	lr
 80079a2:	bf00      	nop
 80079a4:	40007000 	.word	0x40007000

080079a8 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 80079a8:	b480      	push	{r7}
 80079aa:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 80079ac:	4b08      	ldr	r3, [pc, #32]	; (80079d0 <HAL_PWR_EnterSTANDBYMode+0x28>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a07      	ldr	r2, [pc, #28]	; (80079d0 <HAL_PWR_EnterSTANDBYMode+0x28>)
 80079b2:	f043 0302 	orr.w	r3, r3, #2
 80079b6:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80079b8:	4b06      	ldr	r3, [pc, #24]	; (80079d4 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80079ba:	691b      	ldr	r3, [r3, #16]
 80079bc:	4a05      	ldr	r2, [pc, #20]	; (80079d4 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80079be:	f043 0304 	orr.w	r3, r3, #4
 80079c2:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 80079c4:	bf30      	wfi
}
 80079c6:	bf00      	nop
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr
 80079d0:	40007000 	.word	0x40007000
 80079d4:	e000ed00 	.word	0xe000ed00

080079d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b086      	sub	sp, #24
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d101      	bne.n	80079ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80079e6:	2301      	movs	r3, #1
 80079e8:	e264      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f003 0301 	and.w	r3, r3, #1
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d075      	beq.n	8007ae2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80079f6:	4ba3      	ldr	r3, [pc, #652]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	f003 030c 	and.w	r3, r3, #12
 80079fe:	2b04      	cmp	r3, #4
 8007a00:	d00c      	beq.n	8007a1c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007a02:	4ba0      	ldr	r3, [pc, #640]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007a04:	689b      	ldr	r3, [r3, #8]
 8007a06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007a0a:	2b08      	cmp	r3, #8
 8007a0c:	d112      	bne.n	8007a34 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007a0e:	4b9d      	ldr	r3, [pc, #628]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007a1a:	d10b      	bne.n	8007a34 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a1c:	4b99      	ldr	r3, [pc, #612]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d05b      	beq.n	8007ae0 <HAL_RCC_OscConfig+0x108>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d157      	bne.n	8007ae0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007a30:	2301      	movs	r3, #1
 8007a32:	e23f      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a3c:	d106      	bne.n	8007a4c <HAL_RCC_OscConfig+0x74>
 8007a3e:	4b91      	ldr	r3, [pc, #580]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4a90      	ldr	r2, [pc, #576]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007a44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a48:	6013      	str	r3, [r2, #0]
 8007a4a:	e01d      	b.n	8007a88 <HAL_RCC_OscConfig+0xb0>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007a54:	d10c      	bne.n	8007a70 <HAL_RCC_OscConfig+0x98>
 8007a56:	4b8b      	ldr	r3, [pc, #556]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a8a      	ldr	r2, [pc, #552]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007a5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007a60:	6013      	str	r3, [r2, #0]
 8007a62:	4b88      	ldr	r3, [pc, #544]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a87      	ldr	r2, [pc, #540]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007a68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a6c:	6013      	str	r3, [r2, #0]
 8007a6e:	e00b      	b.n	8007a88 <HAL_RCC_OscConfig+0xb0>
 8007a70:	4b84      	ldr	r3, [pc, #528]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a83      	ldr	r2, [pc, #524]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007a76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a7a:	6013      	str	r3, [r2, #0]
 8007a7c:	4b81      	ldr	r3, [pc, #516]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a80      	ldr	r2, [pc, #512]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007a82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007a86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d013      	beq.n	8007ab8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a90:	f7fd fa42 	bl	8004f18 <HAL_GetTick>
 8007a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a96:	e008      	b.n	8007aaa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007a98:	f7fd fa3e 	bl	8004f18 <HAL_GetTick>
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	1ad3      	subs	r3, r2, r3
 8007aa2:	2b64      	cmp	r3, #100	; 0x64
 8007aa4:	d901      	bls.n	8007aaa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007aa6:	2303      	movs	r3, #3
 8007aa8:	e204      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007aaa:	4b76      	ldr	r3, [pc, #472]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d0f0      	beq.n	8007a98 <HAL_RCC_OscConfig+0xc0>
 8007ab6:	e014      	b.n	8007ae2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ab8:	f7fd fa2e 	bl	8004f18 <HAL_GetTick>
 8007abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007abe:	e008      	b.n	8007ad2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007ac0:	f7fd fa2a 	bl	8004f18 <HAL_GetTick>
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	1ad3      	subs	r3, r2, r3
 8007aca:	2b64      	cmp	r3, #100	; 0x64
 8007acc:	d901      	bls.n	8007ad2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e1f0      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ad2:	4b6c      	ldr	r3, [pc, #432]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d1f0      	bne.n	8007ac0 <HAL_RCC_OscConfig+0xe8>
 8007ade:	e000      	b.n	8007ae2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ae0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f003 0302 	and.w	r3, r3, #2
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d063      	beq.n	8007bb6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007aee:	4b65      	ldr	r3, [pc, #404]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	f003 030c 	and.w	r3, r3, #12
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d00b      	beq.n	8007b12 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007afa:	4b62      	ldr	r3, [pc, #392]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007b02:	2b08      	cmp	r3, #8
 8007b04:	d11c      	bne.n	8007b40 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007b06:	4b5f      	ldr	r3, [pc, #380]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007b08:	685b      	ldr	r3, [r3, #4]
 8007b0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d116      	bne.n	8007b40 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b12:	4b5c      	ldr	r3, [pc, #368]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f003 0302 	and.w	r3, r3, #2
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d005      	beq.n	8007b2a <HAL_RCC_OscConfig+0x152>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	68db      	ldr	r3, [r3, #12]
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d001      	beq.n	8007b2a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	e1c4      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b2a:	4b56      	ldr	r3, [pc, #344]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	691b      	ldr	r3, [r3, #16]
 8007b36:	00db      	lsls	r3, r3, #3
 8007b38:	4952      	ldr	r1, [pc, #328]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b3e:	e03a      	b.n	8007bb6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	68db      	ldr	r3, [r3, #12]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d020      	beq.n	8007b8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007b48:	4b4f      	ldr	r3, [pc, #316]	; (8007c88 <HAL_RCC_OscConfig+0x2b0>)
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b4e:	f7fd f9e3 	bl	8004f18 <HAL_GetTick>
 8007b52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b54:	e008      	b.n	8007b68 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007b56:	f7fd f9df 	bl	8004f18 <HAL_GetTick>
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	1ad3      	subs	r3, r2, r3
 8007b60:	2b02      	cmp	r3, #2
 8007b62:	d901      	bls.n	8007b68 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007b64:	2303      	movs	r3, #3
 8007b66:	e1a5      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b68:	4b46      	ldr	r3, [pc, #280]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f003 0302 	and.w	r3, r3, #2
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d0f0      	beq.n	8007b56 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b74:	4b43      	ldr	r3, [pc, #268]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	691b      	ldr	r3, [r3, #16]
 8007b80:	00db      	lsls	r3, r3, #3
 8007b82:	4940      	ldr	r1, [pc, #256]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007b84:	4313      	orrs	r3, r2
 8007b86:	600b      	str	r3, [r1, #0]
 8007b88:	e015      	b.n	8007bb6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b8a:	4b3f      	ldr	r3, [pc, #252]	; (8007c88 <HAL_RCC_OscConfig+0x2b0>)
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b90:	f7fd f9c2 	bl	8004f18 <HAL_GetTick>
 8007b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007b96:	e008      	b.n	8007baa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007b98:	f7fd f9be 	bl	8004f18 <HAL_GetTick>
 8007b9c:	4602      	mov	r2, r0
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	1ad3      	subs	r3, r2, r3
 8007ba2:	2b02      	cmp	r3, #2
 8007ba4:	d901      	bls.n	8007baa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007ba6:	2303      	movs	r3, #3
 8007ba8:	e184      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007baa:	4b36      	ldr	r3, [pc, #216]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f003 0302 	and.w	r3, r3, #2
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d1f0      	bne.n	8007b98 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f003 0308 	and.w	r3, r3, #8
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d030      	beq.n	8007c24 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	695b      	ldr	r3, [r3, #20]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d016      	beq.n	8007bf8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007bca:	4b30      	ldr	r3, [pc, #192]	; (8007c8c <HAL_RCC_OscConfig+0x2b4>)
 8007bcc:	2201      	movs	r2, #1
 8007bce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bd0:	f7fd f9a2 	bl	8004f18 <HAL_GetTick>
 8007bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007bd6:	e008      	b.n	8007bea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007bd8:	f7fd f99e 	bl	8004f18 <HAL_GetTick>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	1ad3      	subs	r3, r2, r3
 8007be2:	2b02      	cmp	r3, #2
 8007be4:	d901      	bls.n	8007bea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007be6:	2303      	movs	r3, #3
 8007be8:	e164      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007bea:	4b26      	ldr	r3, [pc, #152]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007bec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007bee:	f003 0302 	and.w	r3, r3, #2
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d0f0      	beq.n	8007bd8 <HAL_RCC_OscConfig+0x200>
 8007bf6:	e015      	b.n	8007c24 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007bf8:	4b24      	ldr	r3, [pc, #144]	; (8007c8c <HAL_RCC_OscConfig+0x2b4>)
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007bfe:	f7fd f98b 	bl	8004f18 <HAL_GetTick>
 8007c02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c04:	e008      	b.n	8007c18 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007c06:	f7fd f987 	bl	8004f18 <HAL_GetTick>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	1ad3      	subs	r3, r2, r3
 8007c10:	2b02      	cmp	r3, #2
 8007c12:	d901      	bls.n	8007c18 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007c14:	2303      	movs	r3, #3
 8007c16:	e14d      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c18:	4b1a      	ldr	r3, [pc, #104]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007c1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c1c:	f003 0302 	and.w	r3, r3, #2
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d1f0      	bne.n	8007c06 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f003 0304 	and.w	r3, r3, #4
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	f000 80a0 	beq.w	8007d72 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007c32:	2300      	movs	r3, #0
 8007c34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c36:	4b13      	ldr	r3, [pc, #76]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d10f      	bne.n	8007c62 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c42:	2300      	movs	r3, #0
 8007c44:	60bb      	str	r3, [r7, #8]
 8007c46:	4b0f      	ldr	r3, [pc, #60]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c4a:	4a0e      	ldr	r2, [pc, #56]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007c4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c50:	6413      	str	r3, [r2, #64]	; 0x40
 8007c52:	4b0c      	ldr	r3, [pc, #48]	; (8007c84 <HAL_RCC_OscConfig+0x2ac>)
 8007c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c5a:	60bb      	str	r3, [r7, #8]
 8007c5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c62:	4b0b      	ldr	r3, [pc, #44]	; (8007c90 <HAL_RCC_OscConfig+0x2b8>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d121      	bne.n	8007cb2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007c6e:	4b08      	ldr	r3, [pc, #32]	; (8007c90 <HAL_RCC_OscConfig+0x2b8>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a07      	ldr	r2, [pc, #28]	; (8007c90 <HAL_RCC_OscConfig+0x2b8>)
 8007c74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007c7a:	f7fd f94d 	bl	8004f18 <HAL_GetTick>
 8007c7e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c80:	e011      	b.n	8007ca6 <HAL_RCC_OscConfig+0x2ce>
 8007c82:	bf00      	nop
 8007c84:	40023800 	.word	0x40023800
 8007c88:	42470000 	.word	0x42470000
 8007c8c:	42470e80 	.word	0x42470e80
 8007c90:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c94:	f7fd f940 	bl	8004f18 <HAL_GetTick>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	1ad3      	subs	r3, r2, r3
 8007c9e:	2b02      	cmp	r3, #2
 8007ca0:	d901      	bls.n	8007ca6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007ca2:	2303      	movs	r3, #3
 8007ca4:	e106      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ca6:	4b85      	ldr	r3, [pc, #532]	; (8007ebc <HAL_RCC_OscConfig+0x4e4>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d0f0      	beq.n	8007c94 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	2b01      	cmp	r3, #1
 8007cb8:	d106      	bne.n	8007cc8 <HAL_RCC_OscConfig+0x2f0>
 8007cba:	4b81      	ldr	r3, [pc, #516]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cbe:	4a80      	ldr	r2, [pc, #512]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007cc0:	f043 0301 	orr.w	r3, r3, #1
 8007cc4:	6713      	str	r3, [r2, #112]	; 0x70
 8007cc6:	e01c      	b.n	8007d02 <HAL_RCC_OscConfig+0x32a>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	689b      	ldr	r3, [r3, #8]
 8007ccc:	2b05      	cmp	r3, #5
 8007cce:	d10c      	bne.n	8007cea <HAL_RCC_OscConfig+0x312>
 8007cd0:	4b7b      	ldr	r3, [pc, #492]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007cd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cd4:	4a7a      	ldr	r2, [pc, #488]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007cd6:	f043 0304 	orr.w	r3, r3, #4
 8007cda:	6713      	str	r3, [r2, #112]	; 0x70
 8007cdc:	4b78      	ldr	r3, [pc, #480]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ce0:	4a77      	ldr	r2, [pc, #476]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007ce2:	f043 0301 	orr.w	r3, r3, #1
 8007ce6:	6713      	str	r3, [r2, #112]	; 0x70
 8007ce8:	e00b      	b.n	8007d02 <HAL_RCC_OscConfig+0x32a>
 8007cea:	4b75      	ldr	r3, [pc, #468]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cee:	4a74      	ldr	r2, [pc, #464]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007cf0:	f023 0301 	bic.w	r3, r3, #1
 8007cf4:	6713      	str	r3, [r2, #112]	; 0x70
 8007cf6:	4b72      	ldr	r3, [pc, #456]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007cf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cfa:	4a71      	ldr	r2, [pc, #452]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007cfc:	f023 0304 	bic.w	r3, r3, #4
 8007d00:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d015      	beq.n	8007d36 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d0a:	f7fd f905 	bl	8004f18 <HAL_GetTick>
 8007d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d10:	e00a      	b.n	8007d28 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007d12:	f7fd f901 	bl	8004f18 <HAL_GetTick>
 8007d16:	4602      	mov	r2, r0
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	1ad3      	subs	r3, r2, r3
 8007d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d901      	bls.n	8007d28 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007d24:	2303      	movs	r3, #3
 8007d26:	e0c5      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d28:	4b65      	ldr	r3, [pc, #404]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007d2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d2c:	f003 0302 	and.w	r3, r3, #2
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d0ee      	beq.n	8007d12 <HAL_RCC_OscConfig+0x33a>
 8007d34:	e014      	b.n	8007d60 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d36:	f7fd f8ef 	bl	8004f18 <HAL_GetTick>
 8007d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d3c:	e00a      	b.n	8007d54 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007d3e:	f7fd f8eb 	bl	8004f18 <HAL_GetTick>
 8007d42:	4602      	mov	r2, r0
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	1ad3      	subs	r3, r2, r3
 8007d48:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d901      	bls.n	8007d54 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007d50:	2303      	movs	r3, #3
 8007d52:	e0af      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d54:	4b5a      	ldr	r3, [pc, #360]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007d56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d58:	f003 0302 	and.w	r3, r3, #2
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1ee      	bne.n	8007d3e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007d60:	7dfb      	ldrb	r3, [r7, #23]
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	d105      	bne.n	8007d72 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d66:	4b56      	ldr	r3, [pc, #344]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d6a:	4a55      	ldr	r2, [pc, #340]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007d6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d70:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	699b      	ldr	r3, [r3, #24]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	f000 809b 	beq.w	8007eb2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007d7c:	4b50      	ldr	r3, [pc, #320]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007d7e:	689b      	ldr	r3, [r3, #8]
 8007d80:	f003 030c 	and.w	r3, r3, #12
 8007d84:	2b08      	cmp	r3, #8
 8007d86:	d05c      	beq.n	8007e42 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	699b      	ldr	r3, [r3, #24]
 8007d8c:	2b02      	cmp	r3, #2
 8007d8e:	d141      	bne.n	8007e14 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d90:	4b4c      	ldr	r3, [pc, #304]	; (8007ec4 <HAL_RCC_OscConfig+0x4ec>)
 8007d92:	2200      	movs	r2, #0
 8007d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d96:	f7fd f8bf 	bl	8004f18 <HAL_GetTick>
 8007d9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d9c:	e008      	b.n	8007db0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007d9e:	f7fd f8bb 	bl	8004f18 <HAL_GetTick>
 8007da2:	4602      	mov	r2, r0
 8007da4:	693b      	ldr	r3, [r7, #16]
 8007da6:	1ad3      	subs	r3, r2, r3
 8007da8:	2b02      	cmp	r3, #2
 8007daa:	d901      	bls.n	8007db0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007dac:	2303      	movs	r3, #3
 8007dae:	e081      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007db0:	4b43      	ldr	r3, [pc, #268]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d1f0      	bne.n	8007d9e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	69da      	ldr	r2, [r3, #28]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6a1b      	ldr	r3, [r3, #32]
 8007dc4:	431a      	orrs	r2, r3
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dca:	019b      	lsls	r3, r3, #6
 8007dcc:	431a      	orrs	r2, r3
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dd2:	085b      	lsrs	r3, r3, #1
 8007dd4:	3b01      	subs	r3, #1
 8007dd6:	041b      	lsls	r3, r3, #16
 8007dd8:	431a      	orrs	r2, r3
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dde:	061b      	lsls	r3, r3, #24
 8007de0:	4937      	ldr	r1, [pc, #220]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007de2:	4313      	orrs	r3, r2
 8007de4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007de6:	4b37      	ldr	r3, [pc, #220]	; (8007ec4 <HAL_RCC_OscConfig+0x4ec>)
 8007de8:	2201      	movs	r2, #1
 8007dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dec:	f7fd f894 	bl	8004f18 <HAL_GetTick>
 8007df0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007df2:	e008      	b.n	8007e06 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007df4:	f7fd f890 	bl	8004f18 <HAL_GetTick>
 8007df8:	4602      	mov	r2, r0
 8007dfa:	693b      	ldr	r3, [r7, #16]
 8007dfc:	1ad3      	subs	r3, r2, r3
 8007dfe:	2b02      	cmp	r3, #2
 8007e00:	d901      	bls.n	8007e06 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8007e02:	2303      	movs	r3, #3
 8007e04:	e056      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e06:	4b2e      	ldr	r3, [pc, #184]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d0f0      	beq.n	8007df4 <HAL_RCC_OscConfig+0x41c>
 8007e12:	e04e      	b.n	8007eb2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e14:	4b2b      	ldr	r3, [pc, #172]	; (8007ec4 <HAL_RCC_OscConfig+0x4ec>)
 8007e16:	2200      	movs	r2, #0
 8007e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e1a:	f7fd f87d 	bl	8004f18 <HAL_GetTick>
 8007e1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e20:	e008      	b.n	8007e34 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e22:	f7fd f879 	bl	8004f18 <HAL_GetTick>
 8007e26:	4602      	mov	r2, r0
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	1ad3      	subs	r3, r2, r3
 8007e2c:	2b02      	cmp	r3, #2
 8007e2e:	d901      	bls.n	8007e34 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007e30:	2303      	movs	r3, #3
 8007e32:	e03f      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e34:	4b22      	ldr	r3, [pc, #136]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d1f0      	bne.n	8007e22 <HAL_RCC_OscConfig+0x44a>
 8007e40:	e037      	b.n	8007eb2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	699b      	ldr	r3, [r3, #24]
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d101      	bne.n	8007e4e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e032      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007e4e:	4b1c      	ldr	r3, [pc, #112]	; (8007ec0 <HAL_RCC_OscConfig+0x4e8>)
 8007e50:	685b      	ldr	r3, [r3, #4]
 8007e52:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	699b      	ldr	r3, [r3, #24]
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	d028      	beq.n	8007eae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d121      	bne.n	8007eae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e74:	429a      	cmp	r2, r3
 8007e76:	d11a      	bne.n	8007eae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007e78:	68fa      	ldr	r2, [r7, #12]
 8007e7a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007e7e:	4013      	ands	r3, r2
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007e84:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d111      	bne.n	8007eae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e94:	085b      	lsrs	r3, r3, #1
 8007e96:	3b01      	subs	r3, #1
 8007e98:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d107      	bne.n	8007eae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ea8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d001      	beq.n	8007eb2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	e000      	b.n	8007eb4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8007eb2:	2300      	movs	r3, #0
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3718      	adds	r7, #24
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}
 8007ebc:	40007000 	.word	0x40007000
 8007ec0:	40023800 	.word	0x40023800
 8007ec4:	42470060 	.word	0x42470060

08007ec8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d101      	bne.n	8007edc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ed8:	2301      	movs	r3, #1
 8007eda:	e0cc      	b.n	8008076 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007edc:	4b68      	ldr	r3, [pc, #416]	; (8008080 <HAL_RCC_ClockConfig+0x1b8>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f003 030f 	and.w	r3, r3, #15
 8007ee4:	683a      	ldr	r2, [r7, #0]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d90c      	bls.n	8007f04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007eea:	4b65      	ldr	r3, [pc, #404]	; (8008080 <HAL_RCC_ClockConfig+0x1b8>)
 8007eec:	683a      	ldr	r2, [r7, #0]
 8007eee:	b2d2      	uxtb	r2, r2
 8007ef0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ef2:	4b63      	ldr	r3, [pc, #396]	; (8008080 <HAL_RCC_ClockConfig+0x1b8>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f003 030f 	and.w	r3, r3, #15
 8007efa:	683a      	ldr	r2, [r7, #0]
 8007efc:	429a      	cmp	r2, r3
 8007efe:	d001      	beq.n	8007f04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007f00:	2301      	movs	r3, #1
 8007f02:	e0b8      	b.n	8008076 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f003 0302 	and.w	r3, r3, #2
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d020      	beq.n	8007f52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f003 0304 	and.w	r3, r3, #4
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d005      	beq.n	8007f28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007f1c:	4b59      	ldr	r3, [pc, #356]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	4a58      	ldr	r2, [pc, #352]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 8007f22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007f26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f003 0308 	and.w	r3, r3, #8
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d005      	beq.n	8007f40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007f34:	4b53      	ldr	r3, [pc, #332]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	4a52      	ldr	r2, [pc, #328]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 8007f3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007f3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f40:	4b50      	ldr	r3, [pc, #320]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 8007f42:	689b      	ldr	r3, [r3, #8]
 8007f44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	689b      	ldr	r3, [r3, #8]
 8007f4c:	494d      	ldr	r1, [pc, #308]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f003 0301 	and.w	r3, r3, #1
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d044      	beq.n	8007fe8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	2b01      	cmp	r3, #1
 8007f64:	d107      	bne.n	8007f76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007f66:	4b47      	ldr	r3, [pc, #284]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d119      	bne.n	8007fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	e07f      	b.n	8008076 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	2b02      	cmp	r3, #2
 8007f7c:	d003      	beq.n	8007f86 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007f82:	2b03      	cmp	r3, #3
 8007f84:	d107      	bne.n	8007f96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f86:	4b3f      	ldr	r3, [pc, #252]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d109      	bne.n	8007fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	e06f      	b.n	8008076 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f96:	4b3b      	ldr	r3, [pc, #236]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f003 0302 	and.w	r3, r3, #2
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d101      	bne.n	8007fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	e067      	b.n	8008076 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007fa6:	4b37      	ldr	r3, [pc, #220]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 8007fa8:	689b      	ldr	r3, [r3, #8]
 8007faa:	f023 0203 	bic.w	r2, r3, #3
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	685b      	ldr	r3, [r3, #4]
 8007fb2:	4934      	ldr	r1, [pc, #208]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007fb8:	f7fc ffae 	bl	8004f18 <HAL_GetTick>
 8007fbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007fbe:	e00a      	b.n	8007fd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007fc0:	f7fc ffaa 	bl	8004f18 <HAL_GetTick>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	1ad3      	subs	r3, r2, r3
 8007fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d901      	bls.n	8007fd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007fd2:	2303      	movs	r3, #3
 8007fd4:	e04f      	b.n	8008076 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007fd6:	4b2b      	ldr	r3, [pc, #172]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 8007fd8:	689b      	ldr	r3, [r3, #8]
 8007fda:	f003 020c 	and.w	r2, r3, #12
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	009b      	lsls	r3, r3, #2
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d1eb      	bne.n	8007fc0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007fe8:	4b25      	ldr	r3, [pc, #148]	; (8008080 <HAL_RCC_ClockConfig+0x1b8>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f003 030f 	and.w	r3, r3, #15
 8007ff0:	683a      	ldr	r2, [r7, #0]
 8007ff2:	429a      	cmp	r2, r3
 8007ff4:	d20c      	bcs.n	8008010 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ff6:	4b22      	ldr	r3, [pc, #136]	; (8008080 <HAL_RCC_ClockConfig+0x1b8>)
 8007ff8:	683a      	ldr	r2, [r7, #0]
 8007ffa:	b2d2      	uxtb	r2, r2
 8007ffc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ffe:	4b20      	ldr	r3, [pc, #128]	; (8008080 <HAL_RCC_ClockConfig+0x1b8>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f003 030f 	and.w	r3, r3, #15
 8008006:	683a      	ldr	r2, [r7, #0]
 8008008:	429a      	cmp	r2, r3
 800800a:	d001      	beq.n	8008010 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	e032      	b.n	8008076 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f003 0304 	and.w	r3, r3, #4
 8008018:	2b00      	cmp	r3, #0
 800801a:	d008      	beq.n	800802e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800801c:	4b19      	ldr	r3, [pc, #100]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 800801e:	689b      	ldr	r3, [r3, #8]
 8008020:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	68db      	ldr	r3, [r3, #12]
 8008028:	4916      	ldr	r1, [pc, #88]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 800802a:	4313      	orrs	r3, r2
 800802c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f003 0308 	and.w	r3, r3, #8
 8008036:	2b00      	cmp	r3, #0
 8008038:	d009      	beq.n	800804e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800803a:	4b12      	ldr	r3, [pc, #72]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 800803c:	689b      	ldr	r3, [r3, #8]
 800803e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	691b      	ldr	r3, [r3, #16]
 8008046:	00db      	lsls	r3, r3, #3
 8008048:	490e      	ldr	r1, [pc, #56]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 800804a:	4313      	orrs	r3, r2
 800804c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800804e:	f000 f821 	bl	8008094 <HAL_RCC_GetSysClockFreq>
 8008052:	4602      	mov	r2, r0
 8008054:	4b0b      	ldr	r3, [pc, #44]	; (8008084 <HAL_RCC_ClockConfig+0x1bc>)
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	091b      	lsrs	r3, r3, #4
 800805a:	f003 030f 	and.w	r3, r3, #15
 800805e:	490a      	ldr	r1, [pc, #40]	; (8008088 <HAL_RCC_ClockConfig+0x1c0>)
 8008060:	5ccb      	ldrb	r3, [r1, r3]
 8008062:	fa22 f303 	lsr.w	r3, r2, r3
 8008066:	4a09      	ldr	r2, [pc, #36]	; (800808c <HAL_RCC_ClockConfig+0x1c4>)
 8008068:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800806a:	4b09      	ldr	r3, [pc, #36]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4618      	mov	r0, r3
 8008070:	f7f9 ffde 	bl	8002030 <HAL_InitTick>

  return HAL_OK;
 8008074:	2300      	movs	r3, #0
}
 8008076:	4618      	mov	r0, r3
 8008078:	3710      	adds	r7, #16
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}
 800807e:	bf00      	nop
 8008080:	40023c00 	.word	0x40023c00
 8008084:	40023800 	.word	0x40023800
 8008088:	08017ce8 	.word	0x08017ce8
 800808c:	20000000 	.word	0x20000000
 8008090:	20000060 	.word	0x20000060

08008094 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008094:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008098:	b084      	sub	sp, #16
 800809a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800809c:	2300      	movs	r3, #0
 800809e:	607b      	str	r3, [r7, #4]
 80080a0:	2300      	movs	r3, #0
 80080a2:	60fb      	str	r3, [r7, #12]
 80080a4:	2300      	movs	r3, #0
 80080a6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80080a8:	2300      	movs	r3, #0
 80080aa:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80080ac:	4b67      	ldr	r3, [pc, #412]	; (800824c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80080ae:	689b      	ldr	r3, [r3, #8]
 80080b0:	f003 030c 	and.w	r3, r3, #12
 80080b4:	2b08      	cmp	r3, #8
 80080b6:	d00d      	beq.n	80080d4 <HAL_RCC_GetSysClockFreq+0x40>
 80080b8:	2b08      	cmp	r3, #8
 80080ba:	f200 80bd 	bhi.w	8008238 <HAL_RCC_GetSysClockFreq+0x1a4>
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d002      	beq.n	80080c8 <HAL_RCC_GetSysClockFreq+0x34>
 80080c2:	2b04      	cmp	r3, #4
 80080c4:	d003      	beq.n	80080ce <HAL_RCC_GetSysClockFreq+0x3a>
 80080c6:	e0b7      	b.n	8008238 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80080c8:	4b61      	ldr	r3, [pc, #388]	; (8008250 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80080ca:	60bb      	str	r3, [r7, #8]
       break;
 80080cc:	e0b7      	b.n	800823e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80080ce:	4b60      	ldr	r3, [pc, #384]	; (8008250 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80080d0:	60bb      	str	r3, [r7, #8]
      break;
 80080d2:	e0b4      	b.n	800823e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80080d4:	4b5d      	ldr	r3, [pc, #372]	; (800824c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80080d6:	685b      	ldr	r3, [r3, #4]
 80080d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80080dc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80080de:	4b5b      	ldr	r3, [pc, #364]	; (800824c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d04d      	beq.n	8008186 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80080ea:	4b58      	ldr	r3, [pc, #352]	; (800824c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80080ec:	685b      	ldr	r3, [r3, #4]
 80080ee:	099b      	lsrs	r3, r3, #6
 80080f0:	461a      	mov	r2, r3
 80080f2:	f04f 0300 	mov.w	r3, #0
 80080f6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80080fa:	f04f 0100 	mov.w	r1, #0
 80080fe:	ea02 0800 	and.w	r8, r2, r0
 8008102:	ea03 0901 	and.w	r9, r3, r1
 8008106:	4640      	mov	r0, r8
 8008108:	4649      	mov	r1, r9
 800810a:	f04f 0200 	mov.w	r2, #0
 800810e:	f04f 0300 	mov.w	r3, #0
 8008112:	014b      	lsls	r3, r1, #5
 8008114:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008118:	0142      	lsls	r2, r0, #5
 800811a:	4610      	mov	r0, r2
 800811c:	4619      	mov	r1, r3
 800811e:	ebb0 0008 	subs.w	r0, r0, r8
 8008122:	eb61 0109 	sbc.w	r1, r1, r9
 8008126:	f04f 0200 	mov.w	r2, #0
 800812a:	f04f 0300 	mov.w	r3, #0
 800812e:	018b      	lsls	r3, r1, #6
 8008130:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008134:	0182      	lsls	r2, r0, #6
 8008136:	1a12      	subs	r2, r2, r0
 8008138:	eb63 0301 	sbc.w	r3, r3, r1
 800813c:	f04f 0000 	mov.w	r0, #0
 8008140:	f04f 0100 	mov.w	r1, #0
 8008144:	00d9      	lsls	r1, r3, #3
 8008146:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800814a:	00d0      	lsls	r0, r2, #3
 800814c:	4602      	mov	r2, r0
 800814e:	460b      	mov	r3, r1
 8008150:	eb12 0208 	adds.w	r2, r2, r8
 8008154:	eb43 0309 	adc.w	r3, r3, r9
 8008158:	f04f 0000 	mov.w	r0, #0
 800815c:	f04f 0100 	mov.w	r1, #0
 8008160:	0299      	lsls	r1, r3, #10
 8008162:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8008166:	0290      	lsls	r0, r2, #10
 8008168:	4602      	mov	r2, r0
 800816a:	460b      	mov	r3, r1
 800816c:	4610      	mov	r0, r2
 800816e:	4619      	mov	r1, r3
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	461a      	mov	r2, r3
 8008174:	f04f 0300 	mov.w	r3, #0
 8008178:	f7f8 fd96 	bl	8000ca8 <__aeabi_uldivmod>
 800817c:	4602      	mov	r2, r0
 800817e:	460b      	mov	r3, r1
 8008180:	4613      	mov	r3, r2
 8008182:	60fb      	str	r3, [r7, #12]
 8008184:	e04a      	b.n	800821c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008186:	4b31      	ldr	r3, [pc, #196]	; (800824c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	099b      	lsrs	r3, r3, #6
 800818c:	461a      	mov	r2, r3
 800818e:	f04f 0300 	mov.w	r3, #0
 8008192:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008196:	f04f 0100 	mov.w	r1, #0
 800819a:	ea02 0400 	and.w	r4, r2, r0
 800819e:	ea03 0501 	and.w	r5, r3, r1
 80081a2:	4620      	mov	r0, r4
 80081a4:	4629      	mov	r1, r5
 80081a6:	f04f 0200 	mov.w	r2, #0
 80081aa:	f04f 0300 	mov.w	r3, #0
 80081ae:	014b      	lsls	r3, r1, #5
 80081b0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80081b4:	0142      	lsls	r2, r0, #5
 80081b6:	4610      	mov	r0, r2
 80081b8:	4619      	mov	r1, r3
 80081ba:	1b00      	subs	r0, r0, r4
 80081bc:	eb61 0105 	sbc.w	r1, r1, r5
 80081c0:	f04f 0200 	mov.w	r2, #0
 80081c4:	f04f 0300 	mov.w	r3, #0
 80081c8:	018b      	lsls	r3, r1, #6
 80081ca:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80081ce:	0182      	lsls	r2, r0, #6
 80081d0:	1a12      	subs	r2, r2, r0
 80081d2:	eb63 0301 	sbc.w	r3, r3, r1
 80081d6:	f04f 0000 	mov.w	r0, #0
 80081da:	f04f 0100 	mov.w	r1, #0
 80081de:	00d9      	lsls	r1, r3, #3
 80081e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80081e4:	00d0      	lsls	r0, r2, #3
 80081e6:	4602      	mov	r2, r0
 80081e8:	460b      	mov	r3, r1
 80081ea:	1912      	adds	r2, r2, r4
 80081ec:	eb45 0303 	adc.w	r3, r5, r3
 80081f0:	f04f 0000 	mov.w	r0, #0
 80081f4:	f04f 0100 	mov.w	r1, #0
 80081f8:	0299      	lsls	r1, r3, #10
 80081fa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80081fe:	0290      	lsls	r0, r2, #10
 8008200:	4602      	mov	r2, r0
 8008202:	460b      	mov	r3, r1
 8008204:	4610      	mov	r0, r2
 8008206:	4619      	mov	r1, r3
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	461a      	mov	r2, r3
 800820c:	f04f 0300 	mov.w	r3, #0
 8008210:	f7f8 fd4a 	bl	8000ca8 <__aeabi_uldivmod>
 8008214:	4602      	mov	r2, r0
 8008216:	460b      	mov	r3, r1
 8008218:	4613      	mov	r3, r2
 800821a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800821c:	4b0b      	ldr	r3, [pc, #44]	; (800824c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	0c1b      	lsrs	r3, r3, #16
 8008222:	f003 0303 	and.w	r3, r3, #3
 8008226:	3301      	adds	r3, #1
 8008228:	005b      	lsls	r3, r3, #1
 800822a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800822c:	68fa      	ldr	r2, [r7, #12]
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	fbb2 f3f3 	udiv	r3, r2, r3
 8008234:	60bb      	str	r3, [r7, #8]
      break;
 8008236:	e002      	b.n	800823e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008238:	4b05      	ldr	r3, [pc, #20]	; (8008250 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800823a:	60bb      	str	r3, [r7, #8]
      break;
 800823c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800823e:	68bb      	ldr	r3, [r7, #8]
}
 8008240:	4618      	mov	r0, r3
 8008242:	3710      	adds	r7, #16
 8008244:	46bd      	mov	sp, r7
 8008246:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800824a:	bf00      	nop
 800824c:	40023800 	.word	0x40023800
 8008250:	00f42400 	.word	0x00f42400

08008254 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008254:	b480      	push	{r7}
 8008256:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008258:	4b03      	ldr	r3, [pc, #12]	; (8008268 <HAL_RCC_GetHCLKFreq+0x14>)
 800825a:	681b      	ldr	r3, [r3, #0]
}
 800825c:	4618      	mov	r0, r3
 800825e:	46bd      	mov	sp, r7
 8008260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008264:	4770      	bx	lr
 8008266:	bf00      	nop
 8008268:	20000000 	.word	0x20000000

0800826c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008270:	f7ff fff0 	bl	8008254 <HAL_RCC_GetHCLKFreq>
 8008274:	4602      	mov	r2, r0
 8008276:	4b05      	ldr	r3, [pc, #20]	; (800828c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	0a9b      	lsrs	r3, r3, #10
 800827c:	f003 0307 	and.w	r3, r3, #7
 8008280:	4903      	ldr	r1, [pc, #12]	; (8008290 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008282:	5ccb      	ldrb	r3, [r1, r3]
 8008284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008288:	4618      	mov	r0, r3
 800828a:	bd80      	pop	{r7, pc}
 800828c:	40023800 	.word	0x40023800
 8008290:	08017cf8 	.word	0x08017cf8

08008294 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008298:	f7ff ffdc 	bl	8008254 <HAL_RCC_GetHCLKFreq>
 800829c:	4602      	mov	r2, r0
 800829e:	4b05      	ldr	r3, [pc, #20]	; (80082b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80082a0:	689b      	ldr	r3, [r3, #8]
 80082a2:	0b5b      	lsrs	r3, r3, #13
 80082a4:	f003 0307 	and.w	r3, r3, #7
 80082a8:	4903      	ldr	r1, [pc, #12]	; (80082b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80082aa:	5ccb      	ldrb	r3, [r1, r3]
 80082ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	bd80      	pop	{r7, pc}
 80082b4:	40023800 	.word	0x40023800
 80082b8:	08017cf8 	.word	0x08017cf8

080082bc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80082bc:	b480      	push	{r7}
 80082be:	b083      	sub	sp, #12
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	220f      	movs	r2, #15
 80082ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80082cc:	4b12      	ldr	r3, [pc, #72]	; (8008318 <HAL_RCC_GetClockConfig+0x5c>)
 80082ce:	689b      	ldr	r3, [r3, #8]
 80082d0:	f003 0203 	and.w	r2, r3, #3
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80082d8:	4b0f      	ldr	r3, [pc, #60]	; (8008318 <HAL_RCC_GetClockConfig+0x5c>)
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80082e4:	4b0c      	ldr	r3, [pc, #48]	; (8008318 <HAL_RCC_GetClockConfig+0x5c>)
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80082f0:	4b09      	ldr	r3, [pc, #36]	; (8008318 <HAL_RCC_GetClockConfig+0x5c>)
 80082f2:	689b      	ldr	r3, [r3, #8]
 80082f4:	08db      	lsrs	r3, r3, #3
 80082f6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80082fe:	4b07      	ldr	r3, [pc, #28]	; (800831c <HAL_RCC_GetClockConfig+0x60>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f003 020f 	and.w	r2, r3, #15
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	601a      	str	r2, [r3, #0]
}
 800830a:	bf00      	nop
 800830c:	370c      	adds	r7, #12
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr
 8008316:	bf00      	nop
 8008318:	40023800 	.word	0x40023800
 800831c:	40023c00 	.word	0x40023c00

08008320 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b086      	sub	sp, #24
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008328:	2300      	movs	r3, #0
 800832a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800832c:	2300      	movs	r3, #0
 800832e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f003 0301 	and.w	r3, r3, #1
 8008338:	2b00      	cmp	r3, #0
 800833a:	d10b      	bne.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008344:	2b00      	cmp	r3, #0
 8008346:	d105      	bne.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8008350:	2b00      	cmp	r3, #0
 8008352:	d075      	beq.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008354:	4bad      	ldr	r3, [pc, #692]	; (800860c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8008356:	2200      	movs	r2, #0
 8008358:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800835a:	f7fc fddd 	bl	8004f18 <HAL_GetTick>
 800835e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008360:	e008      	b.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008362:	f7fc fdd9 	bl	8004f18 <HAL_GetTick>
 8008366:	4602      	mov	r2, r0
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	1ad3      	subs	r3, r2, r3
 800836c:	2b02      	cmp	r3, #2
 800836e:	d901      	bls.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008370:	2303      	movs	r3, #3
 8008372:	e18b      	b.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008374:	4ba6      	ldr	r3, [pc, #664]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800837c:	2b00      	cmp	r3, #0
 800837e:	d1f0      	bne.n	8008362 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f003 0301 	and.w	r3, r3, #1
 8008388:	2b00      	cmp	r3, #0
 800838a:	d009      	beq.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	019a      	lsls	r2, r3, #6
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	689b      	ldr	r3, [r3, #8]
 8008396:	071b      	lsls	r3, r3, #28
 8008398:	499d      	ldr	r1, [pc, #628]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800839a:	4313      	orrs	r3, r2
 800839c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f003 0302 	and.w	r3, r3, #2
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d01f      	beq.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80083ac:	4b98      	ldr	r3, [pc, #608]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80083ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80083b2:	0f1b      	lsrs	r3, r3, #28
 80083b4:	f003 0307 	and.w	r3, r3, #7
 80083b8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	019a      	lsls	r2, r3, #6
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	68db      	ldr	r3, [r3, #12]
 80083c4:	061b      	lsls	r3, r3, #24
 80083c6:	431a      	orrs	r2, r3
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	071b      	lsls	r3, r3, #28
 80083cc:	4990      	ldr	r1, [pc, #576]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80083ce:	4313      	orrs	r3, r2
 80083d0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80083d4:	4b8e      	ldr	r3, [pc, #568]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80083d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80083da:	f023 021f 	bic.w	r2, r3, #31
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	69db      	ldr	r3, [r3, #28]
 80083e2:	3b01      	subs	r3, #1
 80083e4:	498a      	ldr	r1, [pc, #552]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80083e6:	4313      	orrs	r3, r2
 80083e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d00d      	beq.n	8008414 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	019a      	lsls	r2, r3, #6
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	68db      	ldr	r3, [r3, #12]
 8008402:	061b      	lsls	r3, r3, #24
 8008404:	431a      	orrs	r2, r3
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	689b      	ldr	r3, [r3, #8]
 800840a:	071b      	lsls	r3, r3, #28
 800840c:	4980      	ldr	r1, [pc, #512]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800840e:	4313      	orrs	r3, r2
 8008410:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008414:	4b7d      	ldr	r3, [pc, #500]	; (800860c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8008416:	2201      	movs	r2, #1
 8008418:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800841a:	f7fc fd7d 	bl	8004f18 <HAL_GetTick>
 800841e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008420:	e008      	b.n	8008434 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008422:	f7fc fd79 	bl	8004f18 <HAL_GetTick>
 8008426:	4602      	mov	r2, r0
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	1ad3      	subs	r3, r2, r3
 800842c:	2b02      	cmp	r3, #2
 800842e:	d901      	bls.n	8008434 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008430:	2303      	movs	r3, #3
 8008432:	e12b      	b.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008434:	4b76      	ldr	r3, [pc, #472]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800843c:	2b00      	cmp	r3, #0
 800843e:	d0f0      	beq.n	8008422 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f003 0304 	and.w	r3, r3, #4
 8008448:	2b00      	cmp	r3, #0
 800844a:	d105      	bne.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8008454:	2b00      	cmp	r3, #0
 8008456:	d079      	beq.n	800854c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008458:	4b6e      	ldr	r3, [pc, #440]	; (8008614 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800845a:	2200      	movs	r2, #0
 800845c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800845e:	f7fc fd5b 	bl	8004f18 <HAL_GetTick>
 8008462:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008464:	e008      	b.n	8008478 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008466:	f7fc fd57 	bl	8004f18 <HAL_GetTick>
 800846a:	4602      	mov	r2, r0
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	1ad3      	subs	r3, r2, r3
 8008470:	2b02      	cmp	r3, #2
 8008472:	d901      	bls.n	8008478 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008474:	2303      	movs	r3, #3
 8008476:	e109      	b.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008478:	4b65      	ldr	r3, [pc, #404]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008480:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008484:	d0ef      	beq.n	8008466 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f003 0304 	and.w	r3, r3, #4
 800848e:	2b00      	cmp	r3, #0
 8008490:	d020      	beq.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008492:	4b5f      	ldr	r3, [pc, #380]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008494:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008498:	0f1b      	lsrs	r3, r3, #28
 800849a:	f003 0307 	and.w	r3, r3, #7
 800849e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	691b      	ldr	r3, [r3, #16]
 80084a4:	019a      	lsls	r2, r3, #6
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	695b      	ldr	r3, [r3, #20]
 80084aa:	061b      	lsls	r3, r3, #24
 80084ac:	431a      	orrs	r2, r3
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	071b      	lsls	r3, r3, #28
 80084b2:	4957      	ldr	r1, [pc, #348]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80084b4:	4313      	orrs	r3, r2
 80084b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80084ba:	4b55      	ldr	r3, [pc, #340]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80084bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084c0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6a1b      	ldr	r3, [r3, #32]
 80084c8:	3b01      	subs	r3, #1
 80084ca:	021b      	lsls	r3, r3, #8
 80084cc:	4950      	ldr	r1, [pc, #320]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80084ce:	4313      	orrs	r3, r2
 80084d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f003 0308 	and.w	r3, r3, #8
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d01e      	beq.n	800851e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80084e0:	4b4b      	ldr	r3, [pc, #300]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80084e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084e6:	0e1b      	lsrs	r3, r3, #24
 80084e8:	f003 030f 	and.w	r3, r3, #15
 80084ec:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	691b      	ldr	r3, [r3, #16]
 80084f2:	019a      	lsls	r2, r3, #6
 80084f4:	693b      	ldr	r3, [r7, #16]
 80084f6:	061b      	lsls	r3, r3, #24
 80084f8:	431a      	orrs	r2, r3
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	699b      	ldr	r3, [r3, #24]
 80084fe:	071b      	lsls	r3, r3, #28
 8008500:	4943      	ldr	r1, [pc, #268]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008502:	4313      	orrs	r3, r2
 8008504:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008508:	4b41      	ldr	r3, [pc, #260]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800850a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800850e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008516:	493e      	ldr	r1, [pc, #248]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008518:	4313      	orrs	r3, r2
 800851a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800851e:	4b3d      	ldr	r3, [pc, #244]	; (8008614 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008520:	2201      	movs	r2, #1
 8008522:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008524:	f7fc fcf8 	bl	8004f18 <HAL_GetTick>
 8008528:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800852a:	e008      	b.n	800853e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800852c:	f7fc fcf4 	bl	8004f18 <HAL_GetTick>
 8008530:	4602      	mov	r2, r0
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	1ad3      	subs	r3, r2, r3
 8008536:	2b02      	cmp	r3, #2
 8008538:	d901      	bls.n	800853e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800853a:	2303      	movs	r3, #3
 800853c:	e0a6      	b.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800853e:	4b34      	ldr	r3, [pc, #208]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008546:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800854a:	d1ef      	bne.n	800852c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f003 0320 	and.w	r3, r3, #32
 8008554:	2b00      	cmp	r3, #0
 8008556:	f000 808d 	beq.w	8008674 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800855a:	2300      	movs	r3, #0
 800855c:	60fb      	str	r3, [r7, #12]
 800855e:	4b2c      	ldr	r3, [pc, #176]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008562:	4a2b      	ldr	r2, [pc, #172]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008568:	6413      	str	r3, [r2, #64]	; 0x40
 800856a:	4b29      	ldr	r3, [pc, #164]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800856c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800856e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008572:	60fb      	str	r3, [r7, #12]
 8008574:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008576:	4b28      	ldr	r3, [pc, #160]	; (8008618 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a27      	ldr	r2, [pc, #156]	; (8008618 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800857c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008580:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008582:	f7fc fcc9 	bl	8004f18 <HAL_GetTick>
 8008586:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008588:	e008      	b.n	800859c <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800858a:	f7fc fcc5 	bl	8004f18 <HAL_GetTick>
 800858e:	4602      	mov	r2, r0
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	1ad3      	subs	r3, r2, r3
 8008594:	2b02      	cmp	r3, #2
 8008596:	d901      	bls.n	800859c <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8008598:	2303      	movs	r3, #3
 800859a:	e077      	b.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800859c:	4b1e      	ldr	r3, [pc, #120]	; (8008618 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d0f0      	beq.n	800858a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80085a8:	4b19      	ldr	r3, [pc, #100]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80085aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085b0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d039      	beq.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x30c>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085c0:	693a      	ldr	r2, [r7, #16]
 80085c2:	429a      	cmp	r2, r3
 80085c4:	d032      	beq.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80085c6:	4b12      	ldr	r3, [pc, #72]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80085c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085ce:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80085d0:	4b12      	ldr	r3, [pc, #72]	; (800861c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80085d2:	2201      	movs	r2, #1
 80085d4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80085d6:	4b11      	ldr	r3, [pc, #68]	; (800861c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80085d8:	2200      	movs	r2, #0
 80085da:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80085dc:	4a0c      	ldr	r2, [pc, #48]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80085de:	693b      	ldr	r3, [r7, #16]
 80085e0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80085e2:	4b0b      	ldr	r3, [pc, #44]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80085e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085e6:	f003 0301 	and.w	r3, r3, #1
 80085ea:	2b01      	cmp	r3, #1
 80085ec:	d11e      	bne.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80085ee:	f7fc fc93 	bl	8004f18 <HAL_GetTick>
 80085f2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80085f4:	e014      	b.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80085f6:	f7fc fc8f 	bl	8004f18 <HAL_GetTick>
 80085fa:	4602      	mov	r2, r0
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	1ad3      	subs	r3, r2, r3
 8008600:	f241 3288 	movw	r2, #5000	; 0x1388
 8008604:	4293      	cmp	r3, r2
 8008606:	d90b      	bls.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 8008608:	2303      	movs	r3, #3
 800860a:	e03f      	b.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800860c:	42470068 	.word	0x42470068
 8008610:	40023800 	.word	0x40023800
 8008614:	42470070 	.word	0x42470070
 8008618:	40007000 	.word	0x40007000
 800861c:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008620:	4b1c      	ldr	r3, [pc, #112]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008624:	f003 0302 	and.w	r3, r3, #2
 8008628:	2b00      	cmp	r3, #0
 800862a:	d0e4      	beq.n	80085f6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008630:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008634:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008638:	d10d      	bne.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0x336>
 800863a:	4b16      	ldr	r3, [pc, #88]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800863c:	689b      	ldr	r3, [r3, #8]
 800863e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008646:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800864a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800864e:	4911      	ldr	r1, [pc, #68]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008650:	4313      	orrs	r3, r2
 8008652:	608b      	str	r3, [r1, #8]
 8008654:	e005      	b.n	8008662 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8008656:	4b0f      	ldr	r3, [pc, #60]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008658:	689b      	ldr	r3, [r3, #8]
 800865a:	4a0e      	ldr	r2, [pc, #56]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800865c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008660:	6093      	str	r3, [r2, #8]
 8008662:	4b0c      	ldr	r3, [pc, #48]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008664:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800866a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800866e:	4909      	ldr	r1, [pc, #36]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008670:	4313      	orrs	r3, r2
 8008672:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f003 0310 	and.w	r3, r3, #16
 800867c:	2b00      	cmp	r3, #0
 800867e:	d004      	beq.n	800868a <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8008686:	4b04      	ldr	r3, [pc, #16]	; (8008698 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8008688:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800868a:	2300      	movs	r3, #0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3718      	adds	r7, #24
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}
 8008694:	40023800 	.word	0x40023800
 8008698:	424711e0 	.word	0x424711e0

0800869c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b082      	sub	sp, #8
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d101      	bne.n	80086ae <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80086aa:	2301      	movs	r3, #1
 80086ac:	e083      	b.n	80087b6 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	7f5b      	ldrb	r3, [r3, #29]
 80086b2:	b2db      	uxtb	r3, r3
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d105      	bne.n	80086c4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2200      	movs	r2, #0
 80086bc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f7f9 fb00 	bl	8001cc4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2202      	movs	r2, #2
 80086c8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	22ca      	movs	r2, #202	; 0xca
 80086d0:	625a      	str	r2, [r3, #36]	; 0x24
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	2253      	movs	r2, #83	; 0x53
 80086d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 fb84 	bl	8008de8 <RTC_EnterInitMode>
 80086e0:	4603      	mov	r3, r0
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d008      	beq.n	80086f8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	22ff      	movs	r2, #255	; 0xff
 80086ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2204      	movs	r2, #4
 80086f2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80086f4:	2301      	movs	r3, #1
 80086f6:	e05e      	b.n	80087b6 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	689b      	ldr	r3, [r3, #8]
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	6812      	ldr	r2, [r2, #0]
 8008702:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008706:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800870a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	6899      	ldr	r1, [r3, #8]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	685a      	ldr	r2, [r3, #4]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	691b      	ldr	r3, [r3, #16]
 800871a:	431a      	orrs	r2, r3
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	695b      	ldr	r3, [r3, #20]
 8008720:	431a      	orrs	r2, r3
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	430a      	orrs	r2, r1
 8008728:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	687a      	ldr	r2, [r7, #4]
 8008730:	68d2      	ldr	r2, [r2, #12]
 8008732:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	6919      	ldr	r1, [r3, #16]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	689b      	ldr	r3, [r3, #8]
 800873e:	041a      	lsls	r2, r3, #16
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	430a      	orrs	r2, r1
 8008746:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	68da      	ldr	r2, [r3, #12]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008756:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	689b      	ldr	r3, [r3, #8]
 800875e:	f003 0320 	and.w	r3, r3, #32
 8008762:	2b00      	cmp	r3, #0
 8008764:	d10e      	bne.n	8008784 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f000 fb16 	bl	8008d98 <HAL_RTC_WaitForSynchro>
 800876c:	4603      	mov	r3, r0
 800876e:	2b00      	cmp	r3, #0
 8008770:	d008      	beq.n	8008784 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	22ff      	movs	r2, #255	; 0xff
 8008778:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2204      	movs	r2, #4
 800877e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8008780:	2301      	movs	r3, #1
 8008782:	e018      	b.n	80087b6 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008792:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	699a      	ldr	r2, [r3, #24]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	430a      	orrs	r2, r1
 80087a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	22ff      	movs	r2, #255	; 0xff
 80087ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2201      	movs	r2, #1
 80087b2:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80087b4:	2300      	movs	r3, #0
  }
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3708      	adds	r7, #8
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}

080087be <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80087be:	b590      	push	{r4, r7, lr}
 80087c0:	b087      	sub	sp, #28
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	60f8      	str	r0, [r7, #12]
 80087c6:	60b9      	str	r1, [r7, #8]
 80087c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80087ca:	2300      	movs	r3, #0
 80087cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	7f1b      	ldrb	r3, [r3, #28]
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d101      	bne.n	80087da <HAL_RTC_SetTime+0x1c>
 80087d6:	2302      	movs	r3, #2
 80087d8:	e0aa      	b.n	8008930 <HAL_RTC_SetTime+0x172>
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2201      	movs	r2, #1
 80087de:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2202      	movs	r2, #2
 80087e4:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d126      	bne.n	800883a <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	689b      	ldr	r3, [r3, #8]
 80087f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d102      	bne.n	8008800 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	2200      	movs	r2, #0
 80087fe:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	781b      	ldrb	r3, [r3, #0]
 8008804:	4618      	mov	r0, r3
 8008806:	f000 fb1b 	bl	8008e40 <RTC_ByteToBcd2>
 800880a:	4603      	mov	r3, r0
 800880c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	785b      	ldrb	r3, [r3, #1]
 8008812:	4618      	mov	r0, r3
 8008814:	f000 fb14 	bl	8008e40 <RTC_ByteToBcd2>
 8008818:	4603      	mov	r3, r0
 800881a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800881c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	789b      	ldrb	r3, [r3, #2]
 8008822:	4618      	mov	r0, r3
 8008824:	f000 fb0c 	bl	8008e40 <RTC_ByteToBcd2>
 8008828:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800882a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	78db      	ldrb	r3, [r3, #3]
 8008832:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8008834:	4313      	orrs	r3, r2
 8008836:	617b      	str	r3, [r7, #20]
 8008838:	e018      	b.n	800886c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008844:	2b00      	cmp	r3, #0
 8008846:	d102      	bne.n	800884e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	2200      	movs	r2, #0
 800884c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	785b      	ldrb	r3, [r3, #1]
 8008858:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800885a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800885c:	68ba      	ldr	r2, [r7, #8]
 800885e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8008860:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	78db      	ldrb	r3, [r3, #3]
 8008866:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8008868:	4313      	orrs	r3, r2
 800886a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	22ca      	movs	r2, #202	; 0xca
 8008872:	625a      	str	r2, [r3, #36]	; 0x24
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	2253      	movs	r2, #83	; 0x53
 800887a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800887c:	68f8      	ldr	r0, [r7, #12]
 800887e:	f000 fab3 	bl	8008de8 <RTC_EnterInitMode>
 8008882:	4603      	mov	r3, r0
 8008884:	2b00      	cmp	r3, #0
 8008886:	d00b      	beq.n	80088a0 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	22ff      	movs	r2, #255	; 0xff
 800888e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	2204      	movs	r2, #4
 8008894:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2200      	movs	r2, #0
 800889a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800889c:	2301      	movs	r3, #1
 800889e:	e047      	b.n	8008930 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681a      	ldr	r2, [r3, #0]
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80088aa:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80088ae:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	689a      	ldr	r2, [r3, #8]
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80088be:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	6899      	ldr	r1, [r3, #8]
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	68da      	ldr	r2, [r3, #12]
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	691b      	ldr	r3, [r3, #16]
 80088ce:	431a      	orrs	r2, r3
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	430a      	orrs	r2, r1
 80088d6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	68da      	ldr	r2, [r3, #12]
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80088e6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	689b      	ldr	r3, [r3, #8]
 80088ee:	f003 0320 	and.w	r3, r3, #32
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d111      	bne.n	800891a <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80088f6:	68f8      	ldr	r0, [r7, #12]
 80088f8:	f000 fa4e 	bl	8008d98 <HAL_RTC_WaitForSynchro>
 80088fc:	4603      	mov	r3, r0
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d00b      	beq.n	800891a <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	22ff      	movs	r2, #255	; 0xff
 8008908:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2204      	movs	r2, #4
 800890e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2200      	movs	r2, #0
 8008914:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008916:	2301      	movs	r3, #1
 8008918:	e00a      	b.n	8008930 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	22ff      	movs	r2, #255	; 0xff
 8008920:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2201      	movs	r2, #1
 8008926:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2200      	movs	r2, #0
 800892c:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800892e:	2300      	movs	r3, #0
  }
}
 8008930:	4618      	mov	r0, r3
 8008932:	371c      	adds	r7, #28
 8008934:	46bd      	mov	sp, r7
 8008936:	bd90      	pop	{r4, r7, pc}

08008938 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008938:	b590      	push	{r4, r7, lr}
 800893a:	b087      	sub	sp, #28
 800893c:	af00      	add	r7, sp, #0
 800893e:	60f8      	str	r0, [r7, #12]
 8008940:	60b9      	str	r1, [r7, #8]
 8008942:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008944:	2300      	movs	r3, #0
 8008946:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	7f1b      	ldrb	r3, [r3, #28]
 800894c:	2b01      	cmp	r3, #1
 800894e:	d101      	bne.n	8008954 <HAL_RTC_SetDate+0x1c>
 8008950:	2302      	movs	r3, #2
 8008952:	e094      	b.n	8008a7e <HAL_RTC_SetDate+0x146>
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	2201      	movs	r2, #1
 8008958:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	2202      	movs	r2, #2
 800895e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d10e      	bne.n	8008984 <HAL_RTC_SetDate+0x4c>
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	785b      	ldrb	r3, [r3, #1]
 800896a:	f003 0310 	and.w	r3, r3, #16
 800896e:	2b00      	cmp	r3, #0
 8008970:	d008      	beq.n	8008984 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	785b      	ldrb	r3, [r3, #1]
 8008976:	f023 0310 	bic.w	r3, r3, #16
 800897a:	b2db      	uxtb	r3, r3
 800897c:	330a      	adds	r3, #10
 800897e:	b2da      	uxtb	r2, r3
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d11c      	bne.n	80089c4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	78db      	ldrb	r3, [r3, #3]
 800898e:	4618      	mov	r0, r3
 8008990:	f000 fa56 	bl	8008e40 <RTC_ByteToBcd2>
 8008994:	4603      	mov	r3, r0
 8008996:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	785b      	ldrb	r3, [r3, #1]
 800899c:	4618      	mov	r0, r3
 800899e:	f000 fa4f 	bl	8008e40 <RTC_ByteToBcd2>
 80089a2:	4603      	mov	r3, r0
 80089a4:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80089a6:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	789b      	ldrb	r3, [r3, #2]
 80089ac:	4618      	mov	r0, r3
 80089ae:	f000 fa47 	bl	8008e40 <RTC_ByteToBcd2>
 80089b2:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80089b4:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	781b      	ldrb	r3, [r3, #0]
 80089bc:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80089be:	4313      	orrs	r3, r2
 80089c0:	617b      	str	r3, [r7, #20]
 80089c2:	e00e      	b.n	80089e2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	78db      	ldrb	r3, [r3, #3]
 80089c8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	785b      	ldrb	r3, [r3, #1]
 80089ce:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80089d0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80089d2:	68ba      	ldr	r2, [r7, #8]
 80089d4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80089d6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	781b      	ldrb	r3, [r3, #0]
 80089dc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80089de:	4313      	orrs	r3, r2
 80089e0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	22ca      	movs	r2, #202	; 0xca
 80089e8:	625a      	str	r2, [r3, #36]	; 0x24
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	2253      	movs	r2, #83	; 0x53
 80089f0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80089f2:	68f8      	ldr	r0, [r7, #12]
 80089f4:	f000 f9f8 	bl	8008de8 <RTC_EnterInitMode>
 80089f8:	4603      	mov	r3, r0
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d00b      	beq.n	8008a16 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	22ff      	movs	r2, #255	; 0xff
 8008a04:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2204      	movs	r2, #4
 8008a0a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008a12:	2301      	movs	r3, #1
 8008a14:	e033      	b.n	8008a7e <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681a      	ldr	r2, [r3, #0]
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008a20:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008a24:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	68da      	ldr	r2, [r3, #12]
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008a34:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	689b      	ldr	r3, [r3, #8]
 8008a3c:	f003 0320 	and.w	r3, r3, #32
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d111      	bne.n	8008a68 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008a44:	68f8      	ldr	r0, [r7, #12]
 8008a46:	f000 f9a7 	bl	8008d98 <HAL_RTC_WaitForSynchro>
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d00b      	beq.n	8008a68 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	22ff      	movs	r2, #255	; 0xff
 8008a56:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	2204      	movs	r2, #4
 8008a5c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	2200      	movs	r2, #0
 8008a62:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008a64:	2301      	movs	r3, #1
 8008a66:	e00a      	b.n	8008a7e <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	22ff      	movs	r2, #255	; 0xff
 8008a6e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2201      	movs	r2, #1
 8008a74:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8008a7c:	2300      	movs	r3, #0
  }
}
 8008a7e:	4618      	mov	r0, r3
 8008a80:	371c      	adds	r7, #28
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd90      	pop	{r4, r7, pc}
	...

08008a88 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8008a88:	b590      	push	{r4, r7, lr}
 8008a8a:	b089      	sub	sp, #36	; 0x24
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	60f8      	str	r0, [r7, #12]
 8008a90:	60b9      	str	r1, [r7, #8]
 8008a92:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8008a94:	2300      	movs	r3, #0
 8008a96:	61fb      	str	r3, [r7, #28]
 8008a98:	2300      	movs	r3, #0
 8008a9a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8008a9c:	4b93      	ldr	r3, [pc, #588]	; (8008cec <HAL_RTC_SetAlarm_IT+0x264>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	4a93      	ldr	r2, [pc, #588]	; (8008cf0 <HAL_RTC_SetAlarm_IT+0x268>)
 8008aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8008aa6:	0adb      	lsrs	r3, r3, #11
 8008aa8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008aac:	fb02 f303 	mul.w	r3, r2, r3
 8008ab0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	7f1b      	ldrb	r3, [r3, #28]
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	d101      	bne.n	8008abe <HAL_RTC_SetAlarm_IT+0x36>
 8008aba:	2302      	movs	r3, #2
 8008abc:	e111      	b.n	8008ce2 <HAL_RTC_SetAlarm_IT+0x25a>
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2201      	movs	r2, #1
 8008ac2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2202      	movs	r2, #2
 8008ac8:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d137      	bne.n	8008b40 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	689b      	ldr	r3, [r3, #8]
 8008ad6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d102      	bne.n	8008ae4 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	781b      	ldrb	r3, [r3, #0]
 8008ae8:	4618      	mov	r0, r3
 8008aea:	f000 f9a9 	bl	8008e40 <RTC_ByteToBcd2>
 8008aee:	4603      	mov	r3, r0
 8008af0:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	785b      	ldrb	r3, [r3, #1]
 8008af6:	4618      	mov	r0, r3
 8008af8:	f000 f9a2 	bl	8008e40 <RTC_ByteToBcd2>
 8008afc:	4603      	mov	r3, r0
 8008afe:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8008b00:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	789b      	ldrb	r3, [r3, #2]
 8008b06:	4618      	mov	r0, r3
 8008b08:	f000 f99a 	bl	8008e40 <RTC_ByteToBcd2>
 8008b0c:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8008b0e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	78db      	ldrb	r3, [r3, #3]
 8008b16:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8008b18:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008b22:	4618      	mov	r0, r3
 8008b24:	f000 f98c 	bl	8008e40 <RTC_ByteToBcd2>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8008b2c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8008b34:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	61fb      	str	r3, [r7, #28]
 8008b3e:	e023      	b.n	8008b88 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	689b      	ldr	r3, [r3, #8]
 8008b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d102      	bne.n	8008b54 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	2200      	movs	r2, #0
 8008b52:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	785b      	ldrb	r3, [r3, #1]
 8008b5e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8008b60:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8008b62:	68ba      	ldr	r2, [r7, #8]
 8008b64:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8008b66:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	78db      	ldrb	r3, [r3, #3]
 8008b6c:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8008b6e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008b76:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8008b78:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8008b7e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8008b84:	4313      	orrs	r3, r2
 8008b86:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	685a      	ldr	r2, [r3, #4]
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	699b      	ldr	r3, [r3, #24]
 8008b90:	4313      	orrs	r3, r2
 8008b92:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	22ca      	movs	r2, #202	; 0xca
 8008b9a:	625a      	str	r2, [r3, #36]	; 0x24
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	2253      	movs	r2, #83	; 0x53
 8008ba2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ba8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008bac:	d141      	bne.n	8008c32 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	689a      	ldr	r2, [r3, #8]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008bbc:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	68db      	ldr	r3, [r3, #12]
 8008bc4:	b2da      	uxtb	r2, r3
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8008bce:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8008bd0:	697b      	ldr	r3, [r7, #20]
 8008bd2:	1e5a      	subs	r2, r3, #1
 8008bd4:	617a      	str	r2, [r7, #20]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d10b      	bne.n	8008bf2 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	22ff      	movs	r2, #255	; 0xff
 8008be0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	2203      	movs	r2, #3
 8008be6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	2200      	movs	r2, #0
 8008bec:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008bee:	2303      	movs	r3, #3
 8008bf0:	e077      	b.n	8008ce2 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	68db      	ldr	r3, [r3, #12]
 8008bf8:	f003 0301 	and.w	r3, r3, #1
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d0e7      	beq.n	8008bd0 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	69fa      	ldr	r2, [r7, #28]
 8008c06:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	69ba      	ldr	r2, [r7, #24]
 8008c0e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	689a      	ldr	r2, [r3, #8]
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008c1e:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	689a      	ldr	r2, [r3, #8]
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008c2e:	609a      	str	r2, [r3, #8]
 8008c30:	e040      	b.n	8008cb4 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	689a      	ldr	r2, [r3, #8]
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008c40:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	68db      	ldr	r3, [r3, #12]
 8008c48:	b2da      	uxtb	r2, r3
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8008c52:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	1e5a      	subs	r2, r3, #1
 8008c58:	617a      	str	r2, [r7, #20]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d10b      	bne.n	8008c76 <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	22ff      	movs	r2, #255	; 0xff
 8008c64:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2203      	movs	r2, #3
 8008c6a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008c72:	2303      	movs	r3, #3
 8008c74:	e035      	b.n	8008ce2 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	68db      	ldr	r3, [r3, #12]
 8008c7c:	f003 0302 	and.w	r3, r3, #2
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d0e7      	beq.n	8008c54 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	69fa      	ldr	r2, [r7, #28]
 8008c8a:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	69ba      	ldr	r2, [r7, #24]
 8008c92:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	689a      	ldr	r2, [r3, #8]
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008ca2:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	689a      	ldr	r2, [r3, #8]
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008cb2:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8008cb4:	4b0f      	ldr	r3, [pc, #60]	; (8008cf4 <HAL_RTC_SetAlarm_IT+0x26c>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a0e      	ldr	r2, [pc, #56]	; (8008cf4 <HAL_RTC_SetAlarm_IT+0x26c>)
 8008cba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008cbe:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8008cc0:	4b0c      	ldr	r3, [pc, #48]	; (8008cf4 <HAL_RTC_SetAlarm_IT+0x26c>)
 8008cc2:	689b      	ldr	r3, [r3, #8]
 8008cc4:	4a0b      	ldr	r2, [pc, #44]	; (8008cf4 <HAL_RTC_SetAlarm_IT+0x26c>)
 8008cc6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008cca:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	22ff      	movs	r2, #255	; 0xff
 8008cd2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	2201      	movs	r2, #1
 8008cd8:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008ce0:	2300      	movs	r3, #0
}
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	3724      	adds	r7, #36	; 0x24
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd90      	pop	{r4, r7, pc}
 8008cea:	bf00      	nop
 8008cec:	20000000 	.word	0x20000000
 8008cf0:	10624dd3 	.word	0x10624dd3
 8008cf4:	40013c00 	.word	0x40013c00

08008cf8 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b082      	sub	sp, #8
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	689b      	ldr	r3, [r3, #8]
 8008d06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d012      	beq.n	8008d34 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d00b      	beq.n	8008d34 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f000 f831 	bl	8008d84 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	68db      	ldr	r3, [r3, #12]
 8008d28:	b2da      	uxtb	r2, r3
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8008d32:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	689b      	ldr	r3, [r3, #8]
 8008d3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d012      	beq.n	8008d68 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	68db      	ldr	r3, [r3, #12]
 8008d48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d00b      	beq.n	8008d68 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f000 f9ab 	bl	80090ac <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	68db      	ldr	r3, [r3, #12]
 8008d5c:	b2da      	uxtb	r2, r3
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f462 7220 	orn	r2, r2, #640	; 0x280
 8008d66:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8008d68:	4b05      	ldr	r3, [pc, #20]	; (8008d80 <HAL_RTC_AlarmIRQHandler+0x88>)
 8008d6a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008d6e:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2201      	movs	r2, #1
 8008d74:	775a      	strb	r2, [r3, #29]
}
 8008d76:	bf00      	nop
 8008d78:	3708      	adds	r7, #8
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	bd80      	pop	{r7, pc}
 8008d7e:	bf00      	nop
 8008d80:	40013c00 	.word	0x40013c00

08008d84 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b083      	sub	sp, #12
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8008d8c:	bf00      	nop
 8008d8e:	370c      	adds	r7, #12
 8008d90:	46bd      	mov	sp, r7
 8008d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d96:	4770      	bx	lr

08008d98 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b084      	sub	sp, #16
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008da0:	2300      	movs	r3, #0
 8008da2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	68da      	ldr	r2, [r3, #12]
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008db2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008db4:	f7fc f8b0 	bl	8004f18 <HAL_GetTick>
 8008db8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008dba:	e009      	b.n	8008dd0 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008dbc:	f7fc f8ac 	bl	8004f18 <HAL_GetTick>
 8008dc0:	4602      	mov	r2, r0
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	1ad3      	subs	r3, r2, r3
 8008dc6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008dca:	d901      	bls.n	8008dd0 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008dcc:	2303      	movs	r3, #3
 8008dce:	e007      	b.n	8008de0 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	68db      	ldr	r3, [r3, #12]
 8008dd6:	f003 0320 	and.w	r3, r3, #32
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d0ee      	beq.n	8008dbc <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008dde:	2300      	movs	r3, #0
}
 8008de0:	4618      	mov	r0, r3
 8008de2:	3710      	adds	r7, #16
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008df0:	2300      	movs	r3, #0
 8008df2:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	68db      	ldr	r3, [r3, #12]
 8008dfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d119      	bne.n	8008e36 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f04f 32ff 	mov.w	r2, #4294967295
 8008e0a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008e0c:	f7fc f884 	bl	8004f18 <HAL_GetTick>
 8008e10:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008e12:	e009      	b.n	8008e28 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008e14:	f7fc f880 	bl	8004f18 <HAL_GetTick>
 8008e18:	4602      	mov	r2, r0
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	1ad3      	subs	r3, r2, r3
 8008e1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008e22:	d901      	bls.n	8008e28 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8008e24:	2303      	movs	r3, #3
 8008e26:	e007      	b.n	8008e38 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	68db      	ldr	r3, [r3, #12]
 8008e2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d0ee      	beq.n	8008e14 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8008e36:	2300      	movs	r3, #0
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3710      	adds	r7, #16
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}

08008e40 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b085      	sub	sp, #20
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	4603      	mov	r3, r0
 8008e48:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8008e4e:	e005      	b.n	8008e5c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	3301      	adds	r3, #1
 8008e54:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8008e56:	79fb      	ldrb	r3, [r7, #7]
 8008e58:	3b0a      	subs	r3, #10
 8008e5a:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8008e5c:	79fb      	ldrb	r3, [r7, #7]
 8008e5e:	2b09      	cmp	r3, #9
 8008e60:	d8f6      	bhi.n	8008e50 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	b2db      	uxtb	r3, r3
 8008e66:	011b      	lsls	r3, r3, #4
 8008e68:	b2da      	uxtb	r2, r3
 8008e6a:	79fb      	ldrb	r3, [r7, #7]
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	b2db      	uxtb	r3, r3
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	3714      	adds	r7, #20
 8008e74:	46bd      	mov	sp, r7
 8008e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7a:	4770      	bx	lr

08008e7c <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	b087      	sub	sp, #28
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	60f8      	str	r0, [r7, #12]
 8008e84:	60b9      	str	r1, [r7, #8]
 8008e86:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	7f1b      	ldrb	r3, [r3, #28]
 8008e8c:	2b01      	cmp	r3, #1
 8008e8e:	d101      	bne.n	8008e94 <HAL_RTCEx_SetWakeUpTimer_IT+0x18>
 8008e90:	2302      	movs	r3, #2
 8008e92:	e0a6      	b.n	8008fe2 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	2201      	movs	r2, #1
 8008e98:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2202      	movs	r2, #2
 8008e9e:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	22ca      	movs	r2, #202	; 0xca
 8008ea6:	625a      	str	r2, [r3, #36]	; 0x24
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	2253      	movs	r2, #83	; 0x53
 8008eae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wake up timer enabled */
  if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	689b      	ldr	r3, [r3, #8]
 8008eb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d022      	beq.n	8008f04 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 8008ebe:	4b4c      	ldr	r3, [pc, #304]	; (8008ff0 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4a4c      	ldr	r2, [pc, #304]	; (8008ff4 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8008ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8008ec8:	0adb      	lsrs	r3, r3, #11
 8008eca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008ece:	fb02 f303 	mul.w	r3, r2, r3
 8008ed2:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 8008ed4:	697b      	ldr	r3, [r7, #20]
 8008ed6:	1e5a      	subs	r2, r3, #1
 8008ed8:	617a      	str	r2, [r7, #20]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d10b      	bne.n	8008ef6 <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	22ff      	movs	r2, #255	; 0xff
 8008ee4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	2203      	movs	r2, #3
 8008eea:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2200      	movs	r2, #0
 8008ef0:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008ef2:	2303      	movs	r3, #3
 8008ef4:	e075      	b.n	8008fe2 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    }
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET);
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	68db      	ldr	r3, [r3, #12]
 8008efc:	f003 0304 	and.w	r3, r3, #4
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d1e7      	bne.n	8008ed4 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	689a      	ldr	r2, [r3, #8]
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f12:	609a      	str	r2, [r3, #8]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 8008f14:	4b36      	ldr	r3, [pc, #216]	; (8008ff0 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a36      	ldr	r2, [pc, #216]	; (8008ff4 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8008f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8008f1e:	0adb      	lsrs	r3, r3, #11
 8008f20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008f24:	fb02 f303 	mul.w	r3, r2, r3
 8008f28:	617b      	str	r3, [r7, #20]
  do
  {
    if(count-- == 0U)
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	1e5a      	subs	r2, r3, #1
 8008f2e:	617a      	str	r2, [r7, #20]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d10b      	bne.n	8008f4c <HAL_RTCEx_SetWakeUpTimer_IT+0xd0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	22ff      	movs	r2, #255	; 0xff
 8008f3a:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2203      	movs	r2, #3
 8008f40:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	2200      	movs	r2, #0
 8008f46:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8008f48:	2303      	movs	r3, #3
 8008f4a:	e04a      	b.n	8008fe2 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  }
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	68db      	ldr	r3, [r3, #12]
 8008f52:	f003 0304 	and.w	r3, r3, #4
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d0e7      	beq.n	8008f2a <HAL_RTCEx_SetWakeUpTimer_IT+0xae>

  /* Configure the Wake-up Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	68ba      	ldr	r2, [r7, #8]
 8008f60:	615a      	str	r2, [r3, #20]

  /* Clear the Wake-up Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	689a      	ldr	r2, [r3, #8]
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f022 0207 	bic.w	r2, r2, #7
 8008f70:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	6899      	ldr	r1, [r3, #8]
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	687a      	ldr	r2, [r7, #4]
 8008f7e:	430a      	orrs	r2, r1
 8008f80:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8008f82:	4b1d      	ldr	r3, [pc, #116]	; (8008ff8 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4a1c      	ldr	r2, [pc, #112]	; (8008ff8 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8008f88:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008f8c:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT;
 8008f8e:	4b1a      	ldr	r3, [pc, #104]	; (8008ff8 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8008f90:	689b      	ldr	r3, [r3, #8]
 8008f92:	4a19      	ldr	r2, [pc, #100]	; (8008ff8 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8008f94:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008f98:	6093      	str	r3, [r2, #8]

  /* Clear RTC Wake Up timer Flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	68db      	ldr	r3, [r3, #12]
 8008fa0:	b2da      	uxtb	r2, r3
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8008faa:	60da      	str	r2, [r3, #12]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	689a      	ldr	r2, [r3, #8]
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008fba:	609a      	str	r2, [r3, #8]

  /* Enable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	689a      	ldr	r2, [r3, #8]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008fca:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	22ff      	movs	r2, #255	; 0xff
 8008fd2:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008fe0:	2300      	movs	r3, #0
}
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	371c      	adds	r7, #28
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fec:	4770      	bx	lr
 8008fee:	bf00      	nop
 8008ff0:	20000000 	.word	0x20000000
 8008ff4:	10624dd3 	.word	0x10624dd3
 8008ff8:	40013c00 	.word	0x40013c00

08008ffc <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b084      	sub	sp, #16
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009004:	2300      	movs	r3, #0
 8009006:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	7f1b      	ldrb	r3, [r3, #28]
 800900c:	2b01      	cmp	r3, #1
 800900e:	d101      	bne.n	8009014 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 8009010:	2302      	movs	r3, #2
 8009012:	e047      	b.n	80090a4 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2201      	movs	r2, #1
 8009018:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2202      	movs	r2, #2
 800901e:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	22ca      	movs	r2, #202	; 0xca
 8009026:	625a      	str	r2, [r3, #36]	; 0x24
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	2253      	movs	r2, #83	; 0x53
 800902e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	689a      	ldr	r2, [r3, #8]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800903e:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	689a      	ldr	r2, [r3, #8]
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800904e:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009050:	f7fb ff62 	bl	8004f18 <HAL_GetTick>
 8009054:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 8009056:	e013      	b.n	8009080 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009058:	f7fb ff5e 	bl	8004f18 <HAL_GetTick>
 800905c:	4602      	mov	r2, r0
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	1ad3      	subs	r3, r2, r3
 8009062:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009066:	d90b      	bls.n	8009080 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	22ff      	movs	r2, #255	; 0xff
 800906e:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2203      	movs	r2, #3
 8009074:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	2200      	movs	r2, #0
 800907a:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800907c:	2303      	movs	r3, #3
 800907e:	e011      	b.n	80090a4 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	68db      	ldr	r3, [r3, #12]
 8009086:	f003 0304 	and.w	r3, r3, #4
 800908a:	2b00      	cmp	r3, #0
 800908c:	d0e4      	beq.n	8009058 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	22ff      	movs	r2, #255	; 0xff
 8009094:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2201      	movs	r2, #1
 800909a:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2200      	movs	r2, #0
 80090a0:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80090a2:	2300      	movs	r3, #0
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	3710      	adds	r7, #16
 80090a8:	46bd      	mov	sp, r7
 80090aa:	bd80      	pop	{r7, pc}

080090ac <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b083      	sub	sp, #12
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 80090b4:	bf00      	nop
 80090b6:	370c      	adds	r7, #12
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr

080090c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b082      	sub	sp, #8
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d101      	bne.n	80090d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80090ce:	2301      	movs	r3, #1
 80090d0:	e07b      	b.n	80091ca <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d108      	bne.n	80090ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	685b      	ldr	r3, [r3, #4]
 80090de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80090e2:	d009      	beq.n	80090f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2200      	movs	r2, #0
 80090e8:	61da      	str	r2, [r3, #28]
 80090ea:	e005      	b.n	80090f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2200      	movs	r2, #0
 80090f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2200      	movs	r2, #0
 80090f6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2200      	movs	r2, #0
 80090fc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009104:	b2db      	uxtb	r3, r3
 8009106:	2b00      	cmp	r3, #0
 8009108:	d106      	bne.n	8009118 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2200      	movs	r2, #0
 800910e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	f7f8 feaa 	bl	8001e6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2202      	movs	r2, #2
 800911c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	681a      	ldr	r2, [r3, #0]
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800912e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	685b      	ldr	r3, [r3, #4]
 8009134:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009140:	431a      	orrs	r2, r3
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	68db      	ldr	r3, [r3, #12]
 8009146:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800914a:	431a      	orrs	r2, r3
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	691b      	ldr	r3, [r3, #16]
 8009150:	f003 0302 	and.w	r3, r3, #2
 8009154:	431a      	orrs	r2, r3
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	695b      	ldr	r3, [r3, #20]
 800915a:	f003 0301 	and.w	r3, r3, #1
 800915e:	431a      	orrs	r2, r3
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	699b      	ldr	r3, [r3, #24]
 8009164:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009168:	431a      	orrs	r2, r3
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	69db      	ldr	r3, [r3, #28]
 800916e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009172:	431a      	orrs	r2, r3
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	6a1b      	ldr	r3, [r3, #32]
 8009178:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800917c:	ea42 0103 	orr.w	r1, r2, r3
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009184:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	430a      	orrs	r2, r1
 800918e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	699b      	ldr	r3, [r3, #24]
 8009194:	0c1b      	lsrs	r3, r3, #16
 8009196:	f003 0104 	and.w	r1, r3, #4
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800919e:	f003 0210 	and.w	r2, r3, #16
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	430a      	orrs	r2, r1
 80091a8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	69da      	ldr	r2, [r3, #28]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80091b8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2200      	movs	r2, #0
 80091be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2201      	movs	r2, #1
 80091c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80091c8:	2300      	movs	r3, #0
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3708      	adds	r7, #8
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}

080091d2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091d2:	b580      	push	{r7, lr}
 80091d4:	b088      	sub	sp, #32
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	60f8      	str	r0, [r7, #12]
 80091da:	60b9      	str	r1, [r7, #8]
 80091dc:	603b      	str	r3, [r7, #0]
 80091de:	4613      	mov	r3, r2
 80091e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80091e2:	2300      	movs	r3, #0
 80091e4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d101      	bne.n	80091f4 <HAL_SPI_Transmit+0x22>
 80091f0:	2302      	movs	r3, #2
 80091f2:	e126      	b.n	8009442 <HAL_SPI_Transmit+0x270>
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2201      	movs	r2, #1
 80091f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80091fc:	f7fb fe8c 	bl	8004f18 <HAL_GetTick>
 8009200:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009202:	88fb      	ldrh	r3, [r7, #6]
 8009204:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800920c:	b2db      	uxtb	r3, r3
 800920e:	2b01      	cmp	r3, #1
 8009210:	d002      	beq.n	8009218 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009212:	2302      	movs	r3, #2
 8009214:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009216:	e10b      	b.n	8009430 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d002      	beq.n	8009224 <HAL_SPI_Transmit+0x52>
 800921e:	88fb      	ldrh	r3, [r7, #6]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d102      	bne.n	800922a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009224:	2301      	movs	r3, #1
 8009226:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009228:	e102      	b.n	8009430 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2203      	movs	r2, #3
 800922e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2200      	movs	r2, #0
 8009236:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	68ba      	ldr	r2, [r7, #8]
 800923c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	88fa      	ldrh	r2, [r7, #6]
 8009242:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	88fa      	ldrh	r2, [r7, #6]
 8009248:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	2200      	movs	r2, #0
 800924e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2200      	movs	r2, #0
 8009254:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	2200      	movs	r2, #0
 800925a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2200      	movs	r2, #0
 8009260:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2200      	movs	r2, #0
 8009266:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	689b      	ldr	r3, [r3, #8]
 800926c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009270:	d10f      	bne.n	8009292 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	681a      	ldr	r2, [r3, #0]
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009280:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	681a      	ldr	r2, [r3, #0]
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009290:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800929c:	2b40      	cmp	r3, #64	; 0x40
 800929e:	d007      	beq.n	80092b0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	681a      	ldr	r2, [r3, #0]
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80092ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	68db      	ldr	r3, [r3, #12]
 80092b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80092b8:	d14b      	bne.n	8009352 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	685b      	ldr	r3, [r3, #4]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d002      	beq.n	80092c8 <HAL_SPI_Transmit+0xf6>
 80092c2:	8afb      	ldrh	r3, [r7, #22]
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d13e      	bne.n	8009346 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092cc:	881a      	ldrh	r2, [r3, #0]
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092d8:	1c9a      	adds	r2, r3, #2
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80092e2:	b29b      	uxth	r3, r3
 80092e4:	3b01      	subs	r3, #1
 80092e6:	b29a      	uxth	r2, r3
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80092ec:	e02b      	b.n	8009346 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	689b      	ldr	r3, [r3, #8]
 80092f4:	f003 0302 	and.w	r3, r3, #2
 80092f8:	2b02      	cmp	r3, #2
 80092fa:	d112      	bne.n	8009322 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009300:	881a      	ldrh	r2, [r3, #0]
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800930c:	1c9a      	adds	r2, r3, #2
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009316:	b29b      	uxth	r3, r3
 8009318:	3b01      	subs	r3, #1
 800931a:	b29a      	uxth	r2, r3
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	86da      	strh	r2, [r3, #54]	; 0x36
 8009320:	e011      	b.n	8009346 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009322:	f7fb fdf9 	bl	8004f18 <HAL_GetTick>
 8009326:	4602      	mov	r2, r0
 8009328:	69bb      	ldr	r3, [r7, #24]
 800932a:	1ad3      	subs	r3, r2, r3
 800932c:	683a      	ldr	r2, [r7, #0]
 800932e:	429a      	cmp	r2, r3
 8009330:	d803      	bhi.n	800933a <HAL_SPI_Transmit+0x168>
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009338:	d102      	bne.n	8009340 <HAL_SPI_Transmit+0x16e>
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d102      	bne.n	8009346 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8009340:	2303      	movs	r3, #3
 8009342:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009344:	e074      	b.n	8009430 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800934a:	b29b      	uxth	r3, r3
 800934c:	2b00      	cmp	r3, #0
 800934e:	d1ce      	bne.n	80092ee <HAL_SPI_Transmit+0x11c>
 8009350:	e04c      	b.n	80093ec <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	685b      	ldr	r3, [r3, #4]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d002      	beq.n	8009360 <HAL_SPI_Transmit+0x18e>
 800935a:	8afb      	ldrh	r3, [r7, #22]
 800935c:	2b01      	cmp	r3, #1
 800935e:	d140      	bne.n	80093e2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	330c      	adds	r3, #12
 800936a:	7812      	ldrb	r2, [r2, #0]
 800936c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009372:	1c5a      	adds	r2, r3, #1
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800937c:	b29b      	uxth	r3, r3
 800937e:	3b01      	subs	r3, #1
 8009380:	b29a      	uxth	r2, r3
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009386:	e02c      	b.n	80093e2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	689b      	ldr	r3, [r3, #8]
 800938e:	f003 0302 	and.w	r3, r3, #2
 8009392:	2b02      	cmp	r3, #2
 8009394:	d113      	bne.n	80093be <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	330c      	adds	r3, #12
 80093a0:	7812      	ldrb	r2, [r2, #0]
 80093a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093a8:	1c5a      	adds	r2, r3, #1
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093b2:	b29b      	uxth	r3, r3
 80093b4:	3b01      	subs	r3, #1
 80093b6:	b29a      	uxth	r2, r3
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	86da      	strh	r2, [r3, #54]	; 0x36
 80093bc:	e011      	b.n	80093e2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80093be:	f7fb fdab 	bl	8004f18 <HAL_GetTick>
 80093c2:	4602      	mov	r2, r0
 80093c4:	69bb      	ldr	r3, [r7, #24]
 80093c6:	1ad3      	subs	r3, r2, r3
 80093c8:	683a      	ldr	r2, [r7, #0]
 80093ca:	429a      	cmp	r2, r3
 80093cc:	d803      	bhi.n	80093d6 <HAL_SPI_Transmit+0x204>
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093d4:	d102      	bne.n	80093dc <HAL_SPI_Transmit+0x20a>
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d102      	bne.n	80093e2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80093dc:	2303      	movs	r3, #3
 80093de:	77fb      	strb	r3, [r7, #31]
          goto error;
 80093e0:	e026      	b.n	8009430 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093e6:	b29b      	uxth	r3, r3
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d1cd      	bne.n	8009388 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80093ec:	69ba      	ldr	r2, [r7, #24]
 80093ee:	6839      	ldr	r1, [r7, #0]
 80093f0:	68f8      	ldr	r0, [r7, #12]
 80093f2:	f000 fbcb 	bl	8009b8c <SPI_EndRxTxTransaction>
 80093f6:	4603      	mov	r3, r0
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d002      	beq.n	8009402 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	2220      	movs	r2, #32
 8009400:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	689b      	ldr	r3, [r3, #8]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d10a      	bne.n	8009420 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800940a:	2300      	movs	r3, #0
 800940c:	613b      	str	r3, [r7, #16]
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	68db      	ldr	r3, [r3, #12]
 8009414:	613b      	str	r3, [r7, #16]
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	689b      	ldr	r3, [r3, #8]
 800941c:	613b      	str	r3, [r7, #16]
 800941e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009424:	2b00      	cmp	r3, #0
 8009426:	d002      	beq.n	800942e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8009428:	2301      	movs	r3, #1
 800942a:	77fb      	strb	r3, [r7, #31]
 800942c:	e000      	b.n	8009430 <HAL_SPI_Transmit+0x25e>
  }

error:
 800942e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	2201      	movs	r2, #1
 8009434:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2200      	movs	r2, #0
 800943c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009440:	7ffb      	ldrb	r3, [r7, #31]
}
 8009442:	4618      	mov	r0, r3
 8009444:	3720      	adds	r7, #32
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}

0800944a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800944a:	b580      	push	{r7, lr}
 800944c:	b088      	sub	sp, #32
 800944e:	af02      	add	r7, sp, #8
 8009450:	60f8      	str	r0, [r7, #12]
 8009452:	60b9      	str	r1, [r7, #8]
 8009454:	603b      	str	r3, [r7, #0]
 8009456:	4613      	mov	r3, r2
 8009458:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800945a:	2300      	movs	r3, #0
 800945c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	685b      	ldr	r3, [r3, #4]
 8009462:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009466:	d112      	bne.n	800948e <HAL_SPI_Receive+0x44>
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	689b      	ldr	r3, [r3, #8]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d10e      	bne.n	800948e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2204      	movs	r2, #4
 8009474:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009478:	88fa      	ldrh	r2, [r7, #6]
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	9300      	str	r3, [sp, #0]
 800947e:	4613      	mov	r3, r2
 8009480:	68ba      	ldr	r2, [r7, #8]
 8009482:	68b9      	ldr	r1, [r7, #8]
 8009484:	68f8      	ldr	r0, [r7, #12]
 8009486:	f000 f8f1 	bl	800966c <HAL_SPI_TransmitReceive>
 800948a:	4603      	mov	r3, r0
 800948c:	e0ea      	b.n	8009664 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009494:	2b01      	cmp	r3, #1
 8009496:	d101      	bne.n	800949c <HAL_SPI_Receive+0x52>
 8009498:	2302      	movs	r3, #2
 800949a:	e0e3      	b.n	8009664 <HAL_SPI_Receive+0x21a>
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2201      	movs	r2, #1
 80094a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80094a4:	f7fb fd38 	bl	8004f18 <HAL_GetTick>
 80094a8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80094b0:	b2db      	uxtb	r3, r3
 80094b2:	2b01      	cmp	r3, #1
 80094b4:	d002      	beq.n	80094bc <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80094b6:	2302      	movs	r3, #2
 80094b8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80094ba:	e0ca      	b.n	8009652 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d002      	beq.n	80094c8 <HAL_SPI_Receive+0x7e>
 80094c2:	88fb      	ldrh	r3, [r7, #6]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d102      	bne.n	80094ce <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80094c8:	2301      	movs	r3, #1
 80094ca:	75fb      	strb	r3, [r7, #23]
    goto error;
 80094cc:	e0c1      	b.n	8009652 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	2204      	movs	r2, #4
 80094d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2200      	movs	r2, #0
 80094da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	68ba      	ldr	r2, [r7, #8]
 80094e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	88fa      	ldrh	r2, [r7, #6]
 80094e6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	88fa      	ldrh	r2, [r7, #6]
 80094ec:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	2200      	movs	r2, #0
 80094f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2200      	movs	r2, #0
 80094f8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2200      	movs	r2, #0
 80094fe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	2200      	movs	r2, #0
 8009504:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2200      	movs	r2, #0
 800950a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	689b      	ldr	r3, [r3, #8]
 8009510:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009514:	d10f      	bne.n	8009536 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	681a      	ldr	r2, [r3, #0]
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009524:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009534:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009540:	2b40      	cmp	r3, #64	; 0x40
 8009542:	d007      	beq.n	8009554 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	681a      	ldr	r2, [r3, #0]
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009552:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d162      	bne.n	8009622 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800955c:	e02e      	b.n	80095bc <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	689b      	ldr	r3, [r3, #8]
 8009564:	f003 0301 	and.w	r3, r3, #1
 8009568:	2b01      	cmp	r3, #1
 800956a:	d115      	bne.n	8009598 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f103 020c 	add.w	r2, r3, #12
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009578:	7812      	ldrb	r2, [r2, #0]
 800957a:	b2d2      	uxtb	r2, r2
 800957c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009582:	1c5a      	adds	r2, r3, #1
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800958c:	b29b      	uxth	r3, r3
 800958e:	3b01      	subs	r3, #1
 8009590:	b29a      	uxth	r2, r3
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009596:	e011      	b.n	80095bc <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009598:	f7fb fcbe 	bl	8004f18 <HAL_GetTick>
 800959c:	4602      	mov	r2, r0
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	1ad3      	subs	r3, r2, r3
 80095a2:	683a      	ldr	r2, [r7, #0]
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d803      	bhi.n	80095b0 <HAL_SPI_Receive+0x166>
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095ae:	d102      	bne.n	80095b6 <HAL_SPI_Receive+0x16c>
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d102      	bne.n	80095bc <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80095b6:	2303      	movs	r3, #3
 80095b8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80095ba:	e04a      	b.n	8009652 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d1cb      	bne.n	800955e <HAL_SPI_Receive+0x114>
 80095c6:	e031      	b.n	800962c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	f003 0301 	and.w	r3, r3, #1
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d113      	bne.n	80095fe <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	68da      	ldr	r2, [r3, #12]
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095e0:	b292      	uxth	r2, r2
 80095e2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095e8:	1c9a      	adds	r2, r3, #2
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095f2:	b29b      	uxth	r3, r3
 80095f4:	3b01      	subs	r3, #1
 80095f6:	b29a      	uxth	r2, r3
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80095fc:	e011      	b.n	8009622 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80095fe:	f7fb fc8b 	bl	8004f18 <HAL_GetTick>
 8009602:	4602      	mov	r2, r0
 8009604:	693b      	ldr	r3, [r7, #16]
 8009606:	1ad3      	subs	r3, r2, r3
 8009608:	683a      	ldr	r2, [r7, #0]
 800960a:	429a      	cmp	r2, r3
 800960c:	d803      	bhi.n	8009616 <HAL_SPI_Receive+0x1cc>
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009614:	d102      	bne.n	800961c <HAL_SPI_Receive+0x1d2>
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d102      	bne.n	8009622 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800961c:	2303      	movs	r3, #3
 800961e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009620:	e017      	b.n	8009652 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009626:	b29b      	uxth	r3, r3
 8009628:	2b00      	cmp	r3, #0
 800962a:	d1cd      	bne.n	80095c8 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800962c:	693a      	ldr	r2, [r7, #16]
 800962e:	6839      	ldr	r1, [r7, #0]
 8009630:	68f8      	ldr	r0, [r7, #12]
 8009632:	f000 fa45 	bl	8009ac0 <SPI_EndRxTransaction>
 8009636:	4603      	mov	r3, r0
 8009638:	2b00      	cmp	r3, #0
 800963a:	d002      	beq.n	8009642 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	2220      	movs	r2, #32
 8009640:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009646:	2b00      	cmp	r3, #0
 8009648:	d002      	beq.n	8009650 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800964a:	2301      	movs	r3, #1
 800964c:	75fb      	strb	r3, [r7, #23]
 800964e:	e000      	b.n	8009652 <HAL_SPI_Receive+0x208>
  }

error :
 8009650:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2201      	movs	r2, #1
 8009656:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	2200      	movs	r2, #0
 800965e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009662:	7dfb      	ldrb	r3, [r7, #23]
}
 8009664:	4618      	mov	r0, r3
 8009666:	3718      	adds	r7, #24
 8009668:	46bd      	mov	sp, r7
 800966a:	bd80      	pop	{r7, pc}

0800966c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b08c      	sub	sp, #48	; 0x30
 8009670:	af00      	add	r7, sp, #0
 8009672:	60f8      	str	r0, [r7, #12]
 8009674:	60b9      	str	r1, [r7, #8]
 8009676:	607a      	str	r2, [r7, #4]
 8009678:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800967a:	2301      	movs	r3, #1
 800967c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800967e:	2300      	movs	r3, #0
 8009680:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800968a:	2b01      	cmp	r3, #1
 800968c:	d101      	bne.n	8009692 <HAL_SPI_TransmitReceive+0x26>
 800968e:	2302      	movs	r3, #2
 8009690:	e18a      	b.n	80099a8 <HAL_SPI_TransmitReceive+0x33c>
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	2201      	movs	r2, #1
 8009696:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800969a:	f7fb fc3d 	bl	8004f18 <HAL_GetTick>
 800969e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80096a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	685b      	ldr	r3, [r3, #4]
 80096ae:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80096b0:	887b      	ldrh	r3, [r7, #2]
 80096b2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80096b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80096b8:	2b01      	cmp	r3, #1
 80096ba:	d00f      	beq.n	80096dc <HAL_SPI_TransmitReceive+0x70>
 80096bc:	69fb      	ldr	r3, [r7, #28]
 80096be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80096c2:	d107      	bne.n	80096d4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	689b      	ldr	r3, [r3, #8]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d103      	bne.n	80096d4 <HAL_SPI_TransmitReceive+0x68>
 80096cc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80096d0:	2b04      	cmp	r3, #4
 80096d2:	d003      	beq.n	80096dc <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80096d4:	2302      	movs	r3, #2
 80096d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80096da:	e15b      	b.n	8009994 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d005      	beq.n	80096ee <HAL_SPI_TransmitReceive+0x82>
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d002      	beq.n	80096ee <HAL_SPI_TransmitReceive+0x82>
 80096e8:	887b      	ldrh	r3, [r7, #2]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d103      	bne.n	80096f6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80096ee:	2301      	movs	r3, #1
 80096f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80096f4:	e14e      	b.n	8009994 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80096fc:	b2db      	uxtb	r3, r3
 80096fe:	2b04      	cmp	r3, #4
 8009700:	d003      	beq.n	800970a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	2205      	movs	r2, #5
 8009706:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	2200      	movs	r2, #0
 800970e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	687a      	ldr	r2, [r7, #4]
 8009714:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	887a      	ldrh	r2, [r7, #2]
 800971a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	887a      	ldrh	r2, [r7, #2]
 8009720:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	68ba      	ldr	r2, [r7, #8]
 8009726:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	887a      	ldrh	r2, [r7, #2]
 800972c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	887a      	ldrh	r2, [r7, #2]
 8009732:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2200      	movs	r2, #0
 8009738:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2200      	movs	r2, #0
 800973e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800974a:	2b40      	cmp	r3, #64	; 0x40
 800974c:	d007      	beq.n	800975e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	681a      	ldr	r2, [r3, #0]
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800975c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	68db      	ldr	r3, [r3, #12]
 8009762:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009766:	d178      	bne.n	800985a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d002      	beq.n	8009776 <HAL_SPI_TransmitReceive+0x10a>
 8009770:	8b7b      	ldrh	r3, [r7, #26]
 8009772:	2b01      	cmp	r3, #1
 8009774:	d166      	bne.n	8009844 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800977a:	881a      	ldrh	r2, [r3, #0]
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009786:	1c9a      	adds	r2, r3, #2
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009790:	b29b      	uxth	r3, r3
 8009792:	3b01      	subs	r3, #1
 8009794:	b29a      	uxth	r2, r3
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800979a:	e053      	b.n	8009844 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	689b      	ldr	r3, [r3, #8]
 80097a2:	f003 0302 	and.w	r3, r3, #2
 80097a6:	2b02      	cmp	r3, #2
 80097a8:	d11b      	bne.n	80097e2 <HAL_SPI_TransmitReceive+0x176>
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80097ae:	b29b      	uxth	r3, r3
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d016      	beq.n	80097e2 <HAL_SPI_TransmitReceive+0x176>
 80097b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097b6:	2b01      	cmp	r3, #1
 80097b8:	d113      	bne.n	80097e2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097be:	881a      	ldrh	r2, [r3, #0]
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097ca:	1c9a      	adds	r2, r3, #2
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80097d4:	b29b      	uxth	r3, r3
 80097d6:	3b01      	subs	r3, #1
 80097d8:	b29a      	uxth	r2, r3
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80097de:	2300      	movs	r3, #0
 80097e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	689b      	ldr	r3, [r3, #8]
 80097e8:	f003 0301 	and.w	r3, r3, #1
 80097ec:	2b01      	cmp	r3, #1
 80097ee:	d119      	bne.n	8009824 <HAL_SPI_TransmitReceive+0x1b8>
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80097f4:	b29b      	uxth	r3, r3
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d014      	beq.n	8009824 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	68da      	ldr	r2, [r3, #12]
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009804:	b292      	uxth	r2, r2
 8009806:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800980c:	1c9a      	adds	r2, r3, #2
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009816:	b29b      	uxth	r3, r3
 8009818:	3b01      	subs	r3, #1
 800981a:	b29a      	uxth	r2, r3
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009820:	2301      	movs	r3, #1
 8009822:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009824:	f7fb fb78 	bl	8004f18 <HAL_GetTick>
 8009828:	4602      	mov	r2, r0
 800982a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800982c:	1ad3      	subs	r3, r2, r3
 800982e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009830:	429a      	cmp	r2, r3
 8009832:	d807      	bhi.n	8009844 <HAL_SPI_TransmitReceive+0x1d8>
 8009834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800983a:	d003      	beq.n	8009844 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800983c:	2303      	movs	r3, #3
 800983e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009842:	e0a7      	b.n	8009994 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009848:	b29b      	uxth	r3, r3
 800984a:	2b00      	cmp	r3, #0
 800984c:	d1a6      	bne.n	800979c <HAL_SPI_TransmitReceive+0x130>
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009852:	b29b      	uxth	r3, r3
 8009854:	2b00      	cmp	r3, #0
 8009856:	d1a1      	bne.n	800979c <HAL_SPI_TransmitReceive+0x130>
 8009858:	e07c      	b.n	8009954 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	685b      	ldr	r3, [r3, #4]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d002      	beq.n	8009868 <HAL_SPI_TransmitReceive+0x1fc>
 8009862:	8b7b      	ldrh	r3, [r7, #26]
 8009864:	2b01      	cmp	r3, #1
 8009866:	d16b      	bne.n	8009940 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	330c      	adds	r3, #12
 8009872:	7812      	ldrb	r2, [r2, #0]
 8009874:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800987a:	1c5a      	adds	r2, r3, #1
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009884:	b29b      	uxth	r3, r3
 8009886:	3b01      	subs	r3, #1
 8009888:	b29a      	uxth	r2, r3
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800988e:	e057      	b.n	8009940 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	f003 0302 	and.w	r3, r3, #2
 800989a:	2b02      	cmp	r3, #2
 800989c:	d11c      	bne.n	80098d8 <HAL_SPI_TransmitReceive+0x26c>
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80098a2:	b29b      	uxth	r3, r3
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d017      	beq.n	80098d8 <HAL_SPI_TransmitReceive+0x26c>
 80098a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098aa:	2b01      	cmp	r3, #1
 80098ac:	d114      	bne.n	80098d8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	330c      	adds	r3, #12
 80098b8:	7812      	ldrb	r2, [r2, #0]
 80098ba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098c0:	1c5a      	adds	r2, r3, #1
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	3b01      	subs	r3, #1
 80098ce:	b29a      	uxth	r2, r3
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80098d4:	2300      	movs	r3, #0
 80098d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	689b      	ldr	r3, [r3, #8]
 80098de:	f003 0301 	and.w	r3, r3, #1
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	d119      	bne.n	800991a <HAL_SPI_TransmitReceive+0x2ae>
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80098ea:	b29b      	uxth	r3, r3
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d014      	beq.n	800991a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	68da      	ldr	r2, [r3, #12]
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098fa:	b2d2      	uxtb	r2, r2
 80098fc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009902:	1c5a      	adds	r2, r3, #1
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800990c:	b29b      	uxth	r3, r3
 800990e:	3b01      	subs	r3, #1
 8009910:	b29a      	uxth	r2, r3
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009916:	2301      	movs	r3, #1
 8009918:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800991a:	f7fb fafd 	bl	8004f18 <HAL_GetTick>
 800991e:	4602      	mov	r2, r0
 8009920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009922:	1ad3      	subs	r3, r2, r3
 8009924:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009926:	429a      	cmp	r2, r3
 8009928:	d803      	bhi.n	8009932 <HAL_SPI_TransmitReceive+0x2c6>
 800992a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800992c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009930:	d102      	bne.n	8009938 <HAL_SPI_TransmitReceive+0x2cc>
 8009932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009934:	2b00      	cmp	r3, #0
 8009936:	d103      	bne.n	8009940 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009938:	2303      	movs	r3, #3
 800993a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800993e:	e029      	b.n	8009994 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009944:	b29b      	uxth	r3, r3
 8009946:	2b00      	cmp	r3, #0
 8009948:	d1a2      	bne.n	8009890 <HAL_SPI_TransmitReceive+0x224>
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800994e:	b29b      	uxth	r3, r3
 8009950:	2b00      	cmp	r3, #0
 8009952:	d19d      	bne.n	8009890 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009954:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009956:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009958:	68f8      	ldr	r0, [r7, #12]
 800995a:	f000 f917 	bl	8009b8c <SPI_EndRxTxTransaction>
 800995e:	4603      	mov	r3, r0
 8009960:	2b00      	cmp	r3, #0
 8009962:	d006      	beq.n	8009972 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8009964:	2301      	movs	r3, #1
 8009966:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	2220      	movs	r2, #32
 800996e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009970:	e010      	b.n	8009994 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	689b      	ldr	r3, [r3, #8]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d10b      	bne.n	8009992 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800997a:	2300      	movs	r3, #0
 800997c:	617b      	str	r3, [r7, #20]
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	68db      	ldr	r3, [r3, #12]
 8009984:	617b      	str	r3, [r7, #20]
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	689b      	ldr	r3, [r3, #8]
 800998c:	617b      	str	r3, [r7, #20]
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	e000      	b.n	8009994 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009992:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	2201      	movs	r2, #1
 8009998:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2200      	movs	r2, #0
 80099a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80099a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3730      	adds	r7, #48	; 0x30
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b088      	sub	sp, #32
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	60f8      	str	r0, [r7, #12]
 80099b8:	60b9      	str	r1, [r7, #8]
 80099ba:	603b      	str	r3, [r7, #0]
 80099bc:	4613      	mov	r3, r2
 80099be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80099c0:	f7fb faaa 	bl	8004f18 <HAL_GetTick>
 80099c4:	4602      	mov	r2, r0
 80099c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099c8:	1a9b      	subs	r3, r3, r2
 80099ca:	683a      	ldr	r2, [r7, #0]
 80099cc:	4413      	add	r3, r2
 80099ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80099d0:	f7fb faa2 	bl	8004f18 <HAL_GetTick>
 80099d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80099d6:	4b39      	ldr	r3, [pc, #228]	; (8009abc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	015b      	lsls	r3, r3, #5
 80099dc:	0d1b      	lsrs	r3, r3, #20
 80099de:	69fa      	ldr	r2, [r7, #28]
 80099e0:	fb02 f303 	mul.w	r3, r2, r3
 80099e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80099e6:	e054      	b.n	8009a92 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ee:	d050      	beq.n	8009a92 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80099f0:	f7fb fa92 	bl	8004f18 <HAL_GetTick>
 80099f4:	4602      	mov	r2, r0
 80099f6:	69bb      	ldr	r3, [r7, #24]
 80099f8:	1ad3      	subs	r3, r2, r3
 80099fa:	69fa      	ldr	r2, [r7, #28]
 80099fc:	429a      	cmp	r2, r3
 80099fe:	d902      	bls.n	8009a06 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009a00:	69fb      	ldr	r3, [r7, #28]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d13d      	bne.n	8009a82 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	685a      	ldr	r2, [r3, #4]
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009a14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	685b      	ldr	r3, [r3, #4]
 8009a1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a1e:	d111      	bne.n	8009a44 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	689b      	ldr	r3, [r3, #8]
 8009a24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a28:	d004      	beq.n	8009a34 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	689b      	ldr	r3, [r3, #8]
 8009a2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a32:	d107      	bne.n	8009a44 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	681a      	ldr	r2, [r3, #0]
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a4c:	d10f      	bne.n	8009a6e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	681a      	ldr	r2, [r3, #0]
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009a5c:	601a      	str	r2, [r3, #0]
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	681a      	ldr	r2, [r3, #0]
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009a6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2201      	movs	r2, #1
 8009a72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009a7e:	2303      	movs	r3, #3
 8009a80:	e017      	b.n	8009ab2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d101      	bne.n	8009a8c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009a88:	2300      	movs	r3, #0
 8009a8a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	3b01      	subs	r3, #1
 8009a90:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	689a      	ldr	r2, [r3, #8]
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	4013      	ands	r3, r2
 8009a9c:	68ba      	ldr	r2, [r7, #8]
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	bf0c      	ite	eq
 8009aa2:	2301      	moveq	r3, #1
 8009aa4:	2300      	movne	r3, #0
 8009aa6:	b2db      	uxtb	r3, r3
 8009aa8:	461a      	mov	r2, r3
 8009aaa:	79fb      	ldrb	r3, [r7, #7]
 8009aac:	429a      	cmp	r2, r3
 8009aae:	d19b      	bne.n	80099e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009ab0:	2300      	movs	r3, #0
}
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	3720      	adds	r7, #32
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	bd80      	pop	{r7, pc}
 8009aba:	bf00      	nop
 8009abc:	20000000 	.word	0x20000000

08009ac0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b086      	sub	sp, #24
 8009ac4:	af02      	add	r7, sp, #8
 8009ac6:	60f8      	str	r0, [r7, #12]
 8009ac8:	60b9      	str	r1, [r7, #8]
 8009aca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009ad4:	d111      	bne.n	8009afa <SPI_EndRxTransaction+0x3a>
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	689b      	ldr	r3, [r3, #8]
 8009ada:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ade:	d004      	beq.n	8009aea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	689b      	ldr	r3, [r3, #8]
 8009ae4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009ae8:	d107      	bne.n	8009afa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	681a      	ldr	r2, [r3, #0]
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009af8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	685b      	ldr	r3, [r3, #4]
 8009afe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009b02:	d12a      	bne.n	8009b5a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	689b      	ldr	r3, [r3, #8]
 8009b08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b0c:	d012      	beq.n	8009b34 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	9300      	str	r3, [sp, #0]
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	2200      	movs	r2, #0
 8009b16:	2180      	movs	r1, #128	; 0x80
 8009b18:	68f8      	ldr	r0, [r7, #12]
 8009b1a:	f7ff ff49 	bl	80099b0 <SPI_WaitFlagStateUntilTimeout>
 8009b1e:	4603      	mov	r3, r0
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d02d      	beq.n	8009b80 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b28:	f043 0220 	orr.w	r2, r3, #32
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009b30:	2303      	movs	r3, #3
 8009b32:	e026      	b.n	8009b82 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	9300      	str	r3, [sp, #0]
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	2101      	movs	r1, #1
 8009b3e:	68f8      	ldr	r0, [r7, #12]
 8009b40:	f7ff ff36 	bl	80099b0 <SPI_WaitFlagStateUntilTimeout>
 8009b44:	4603      	mov	r3, r0
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d01a      	beq.n	8009b80 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b4e:	f043 0220 	orr.w	r2, r3, #32
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009b56:	2303      	movs	r3, #3
 8009b58:	e013      	b.n	8009b82 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	9300      	str	r3, [sp, #0]
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	2200      	movs	r2, #0
 8009b62:	2101      	movs	r1, #1
 8009b64:	68f8      	ldr	r0, [r7, #12]
 8009b66:	f7ff ff23 	bl	80099b0 <SPI_WaitFlagStateUntilTimeout>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d007      	beq.n	8009b80 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b74:	f043 0220 	orr.w	r2, r3, #32
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009b7c:	2303      	movs	r3, #3
 8009b7e:	e000      	b.n	8009b82 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009b80:	2300      	movs	r3, #0
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	3710      	adds	r7, #16
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}
	...

08009b8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b088      	sub	sp, #32
 8009b90:	af02      	add	r7, sp, #8
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	60b9      	str	r1, [r7, #8]
 8009b96:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009b98:	4b1b      	ldr	r3, [pc, #108]	; (8009c08 <SPI_EndRxTxTransaction+0x7c>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	4a1b      	ldr	r2, [pc, #108]	; (8009c0c <SPI_EndRxTxTransaction+0x80>)
 8009b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8009ba2:	0d5b      	lsrs	r3, r3, #21
 8009ba4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009ba8:	fb02 f303 	mul.w	r3, r2, r3
 8009bac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	685b      	ldr	r3, [r3, #4]
 8009bb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009bb6:	d112      	bne.n	8009bde <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	9300      	str	r3, [sp, #0]
 8009bbc:	68bb      	ldr	r3, [r7, #8]
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	2180      	movs	r1, #128	; 0x80
 8009bc2:	68f8      	ldr	r0, [r7, #12]
 8009bc4:	f7ff fef4 	bl	80099b0 <SPI_WaitFlagStateUntilTimeout>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d016      	beq.n	8009bfc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bd2:	f043 0220 	orr.w	r2, r3, #32
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009bda:	2303      	movs	r3, #3
 8009bdc:	e00f      	b.n	8009bfe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009bde:	697b      	ldr	r3, [r7, #20]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d00a      	beq.n	8009bfa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009be4:	697b      	ldr	r3, [r7, #20]
 8009be6:	3b01      	subs	r3, #1
 8009be8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	689b      	ldr	r3, [r3, #8]
 8009bf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bf4:	2b80      	cmp	r3, #128	; 0x80
 8009bf6:	d0f2      	beq.n	8009bde <SPI_EndRxTxTransaction+0x52>
 8009bf8:	e000      	b.n	8009bfc <SPI_EndRxTxTransaction+0x70>
        break;
 8009bfa:	bf00      	nop
  }

  return HAL_OK;
 8009bfc:	2300      	movs	r3, #0
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	3718      	adds	r7, #24
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}
 8009c06:	bf00      	nop
 8009c08:	20000000 	.word	0x20000000
 8009c0c:	165e9f81 	.word	0x165e9f81

08009c10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b082      	sub	sp, #8
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d101      	bne.n	8009c22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009c1e:	2301      	movs	r3, #1
 8009c20:	e041      	b.n	8009ca6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c28:	b2db      	uxtb	r3, r3
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d106      	bne.n	8009c3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2200      	movs	r2, #0
 8009c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009c36:	6878      	ldr	r0, [r7, #4]
 8009c38:	f7f8 fb18 	bl	800226c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2202      	movs	r2, #2
 8009c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681a      	ldr	r2, [r3, #0]
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	3304      	adds	r3, #4
 8009c4c:	4619      	mov	r1, r3
 8009c4e:	4610      	mov	r0, r2
 8009c50:	f000 fbb2 	bl	800a3b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2201      	movs	r2, #1
 8009c58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2201      	movs	r2, #1
 8009c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2201      	movs	r2, #1
 8009c68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2201      	movs	r2, #1
 8009c70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2201      	movs	r2, #1
 8009c78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2201      	movs	r2, #1
 8009c80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2201      	movs	r2, #1
 8009c88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2201      	movs	r2, #1
 8009c90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2201      	movs	r2, #1
 8009c98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2201      	movs	r2, #1
 8009ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009ca4:	2300      	movs	r3, #0
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	3708      	adds	r7, #8
 8009caa:	46bd      	mov	sp, r7
 8009cac:	bd80      	pop	{r7, pc}
	...

08009cb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b085      	sub	sp, #20
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009cbe:	b2db      	uxtb	r3, r3
 8009cc0:	2b01      	cmp	r3, #1
 8009cc2:	d001      	beq.n	8009cc8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	e04e      	b.n	8009d66 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2202      	movs	r2, #2
 8009ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	68da      	ldr	r2, [r3, #12]
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f042 0201 	orr.w	r2, r2, #1
 8009cde:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	4a23      	ldr	r2, [pc, #140]	; (8009d74 <HAL_TIM_Base_Start_IT+0xc4>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d022      	beq.n	8009d30 <HAL_TIM_Base_Start_IT+0x80>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cf2:	d01d      	beq.n	8009d30 <HAL_TIM_Base_Start_IT+0x80>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	4a1f      	ldr	r2, [pc, #124]	; (8009d78 <HAL_TIM_Base_Start_IT+0xc8>)
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	d018      	beq.n	8009d30 <HAL_TIM_Base_Start_IT+0x80>
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	4a1e      	ldr	r2, [pc, #120]	; (8009d7c <HAL_TIM_Base_Start_IT+0xcc>)
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d013      	beq.n	8009d30 <HAL_TIM_Base_Start_IT+0x80>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	4a1c      	ldr	r2, [pc, #112]	; (8009d80 <HAL_TIM_Base_Start_IT+0xd0>)
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d00e      	beq.n	8009d30 <HAL_TIM_Base_Start_IT+0x80>
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4a1b      	ldr	r2, [pc, #108]	; (8009d84 <HAL_TIM_Base_Start_IT+0xd4>)
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	d009      	beq.n	8009d30 <HAL_TIM_Base_Start_IT+0x80>
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4a19      	ldr	r2, [pc, #100]	; (8009d88 <HAL_TIM_Base_Start_IT+0xd8>)
 8009d22:	4293      	cmp	r3, r2
 8009d24:	d004      	beq.n	8009d30 <HAL_TIM_Base_Start_IT+0x80>
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	4a18      	ldr	r2, [pc, #96]	; (8009d8c <HAL_TIM_Base_Start_IT+0xdc>)
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	d111      	bne.n	8009d54 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	689b      	ldr	r3, [r3, #8]
 8009d36:	f003 0307 	and.w	r3, r3, #7
 8009d3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	2b06      	cmp	r3, #6
 8009d40:	d010      	beq.n	8009d64 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	681a      	ldr	r2, [r3, #0]
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f042 0201 	orr.w	r2, r2, #1
 8009d50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d52:	e007      	b.n	8009d64 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	681a      	ldr	r2, [r3, #0]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f042 0201 	orr.w	r2, r2, #1
 8009d62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009d64:	2300      	movs	r3, #0
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	3714      	adds	r7, #20
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d70:	4770      	bx	lr
 8009d72:	bf00      	nop
 8009d74:	40010000 	.word	0x40010000
 8009d78:	40000400 	.word	0x40000400
 8009d7c:	40000800 	.word	0x40000800
 8009d80:	40000c00 	.word	0x40000c00
 8009d84:	40010400 	.word	0x40010400
 8009d88:	40014000 	.word	0x40014000
 8009d8c:	40001800 	.word	0x40001800

08009d90 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b082      	sub	sp, #8
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d101      	bne.n	8009da2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009d9e:	2301      	movs	r3, #1
 8009da0:	e041      	b.n	8009e26 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009da8:	b2db      	uxtb	r3, r3
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d106      	bne.n	8009dbc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2200      	movs	r2, #0
 8009db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f000 f839 	bl	8009e2e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2202      	movs	r2, #2
 8009dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681a      	ldr	r2, [r3, #0]
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	3304      	adds	r3, #4
 8009dcc:	4619      	mov	r1, r3
 8009dce:	4610      	mov	r0, r2
 8009dd0:	f000 faf2 	bl	800a3b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2201      	movs	r2, #1
 8009dd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2201      	movs	r2, #1
 8009de0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2201      	movs	r2, #1
 8009de8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2201      	movs	r2, #1
 8009df0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2201      	movs	r2, #1
 8009df8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2201      	movs	r2, #1
 8009e00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2201      	movs	r2, #1
 8009e08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	2201      	movs	r2, #1
 8009e10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2201      	movs	r2, #1
 8009e18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	2201      	movs	r2, #1
 8009e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009e24:	2300      	movs	r3, #0
}
 8009e26:	4618      	mov	r0, r3
 8009e28:	3708      	adds	r7, #8
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bd80      	pop	{r7, pc}

08009e2e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009e2e:	b480      	push	{r7}
 8009e30:	b083      	sub	sp, #12
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009e36:	bf00      	nop
 8009e38:	370c      	adds	r7, #12
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e40:	4770      	bx	lr

08009e42 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009e42:	b580      	push	{r7, lr}
 8009e44:	b082      	sub	sp, #8
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	691b      	ldr	r3, [r3, #16]
 8009e50:	f003 0302 	and.w	r3, r3, #2
 8009e54:	2b02      	cmp	r3, #2
 8009e56:	d122      	bne.n	8009e9e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	68db      	ldr	r3, [r3, #12]
 8009e5e:	f003 0302 	and.w	r3, r3, #2
 8009e62:	2b02      	cmp	r3, #2
 8009e64:	d11b      	bne.n	8009e9e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	f06f 0202 	mvn.w	r2, #2
 8009e6e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2201      	movs	r2, #1
 8009e74:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	699b      	ldr	r3, [r3, #24]
 8009e7c:	f003 0303 	and.w	r3, r3, #3
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d003      	beq.n	8009e8c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	f000 fa78 	bl	800a37a <HAL_TIM_IC_CaptureCallback>
 8009e8a:	e005      	b.n	8009e98 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	f000 fa6a 	bl	800a366 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f000 fa7b 	bl	800a38e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	691b      	ldr	r3, [r3, #16]
 8009ea4:	f003 0304 	and.w	r3, r3, #4
 8009ea8:	2b04      	cmp	r3, #4
 8009eaa:	d122      	bne.n	8009ef2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	68db      	ldr	r3, [r3, #12]
 8009eb2:	f003 0304 	and.w	r3, r3, #4
 8009eb6:	2b04      	cmp	r3, #4
 8009eb8:	d11b      	bne.n	8009ef2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f06f 0204 	mvn.w	r2, #4
 8009ec2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2202      	movs	r2, #2
 8009ec8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	699b      	ldr	r3, [r3, #24]
 8009ed0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d003      	beq.n	8009ee0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f000 fa4e 	bl	800a37a <HAL_TIM_IC_CaptureCallback>
 8009ede:	e005      	b.n	8009eec <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f000 fa40 	bl	800a366 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	f000 fa51 	bl	800a38e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2200      	movs	r2, #0
 8009ef0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	691b      	ldr	r3, [r3, #16]
 8009ef8:	f003 0308 	and.w	r3, r3, #8
 8009efc:	2b08      	cmp	r3, #8
 8009efe:	d122      	bne.n	8009f46 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	68db      	ldr	r3, [r3, #12]
 8009f06:	f003 0308 	and.w	r3, r3, #8
 8009f0a:	2b08      	cmp	r3, #8
 8009f0c:	d11b      	bne.n	8009f46 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f06f 0208 	mvn.w	r2, #8
 8009f16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	2204      	movs	r2, #4
 8009f1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	69db      	ldr	r3, [r3, #28]
 8009f24:	f003 0303 	and.w	r3, r3, #3
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d003      	beq.n	8009f34 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f2c:	6878      	ldr	r0, [r7, #4]
 8009f2e:	f000 fa24 	bl	800a37a <HAL_TIM_IC_CaptureCallback>
 8009f32:	e005      	b.n	8009f40 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f34:	6878      	ldr	r0, [r7, #4]
 8009f36:	f000 fa16 	bl	800a366 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f000 fa27 	bl	800a38e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2200      	movs	r2, #0
 8009f44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	691b      	ldr	r3, [r3, #16]
 8009f4c:	f003 0310 	and.w	r3, r3, #16
 8009f50:	2b10      	cmp	r3, #16
 8009f52:	d122      	bne.n	8009f9a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	68db      	ldr	r3, [r3, #12]
 8009f5a:	f003 0310 	and.w	r3, r3, #16
 8009f5e:	2b10      	cmp	r3, #16
 8009f60:	d11b      	bne.n	8009f9a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f06f 0210 	mvn.w	r2, #16
 8009f6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2208      	movs	r2, #8
 8009f70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	69db      	ldr	r3, [r3, #28]
 8009f78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d003      	beq.n	8009f88 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	f000 f9fa 	bl	800a37a <HAL_TIM_IC_CaptureCallback>
 8009f86:	e005      	b.n	8009f94 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	f000 f9ec 	bl	800a366 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f000 f9fd 	bl	800a38e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2200      	movs	r2, #0
 8009f98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	691b      	ldr	r3, [r3, #16]
 8009fa0:	f003 0301 	and.w	r3, r3, #1
 8009fa4:	2b01      	cmp	r3, #1
 8009fa6:	d10e      	bne.n	8009fc6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	68db      	ldr	r3, [r3, #12]
 8009fae:	f003 0301 	and.w	r3, r3, #1
 8009fb2:	2b01      	cmp	r3, #1
 8009fb4:	d107      	bne.n	8009fc6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f06f 0201 	mvn.w	r2, #1
 8009fbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f7f7 fddb 	bl	8001b7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	691b      	ldr	r3, [r3, #16]
 8009fcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fd0:	2b80      	cmp	r3, #128	; 0x80
 8009fd2:	d10e      	bne.n	8009ff2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	68db      	ldr	r3, [r3, #12]
 8009fda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fde:	2b80      	cmp	r3, #128	; 0x80
 8009fe0:	d107      	bne.n	8009ff2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009fea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009fec:	6878      	ldr	r0, [r7, #4]
 8009fee:	f000 fd53 	bl	800aa98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	691b      	ldr	r3, [r3, #16]
 8009ff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ffc:	2b40      	cmp	r3, #64	; 0x40
 8009ffe:	d10e      	bne.n	800a01e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	68db      	ldr	r3, [r3, #12]
 800a006:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a00a:	2b40      	cmp	r3, #64	; 0x40
 800a00c:	d107      	bne.n	800a01e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a016:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f000 f9c2 	bl	800a3a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	691b      	ldr	r3, [r3, #16]
 800a024:	f003 0320 	and.w	r3, r3, #32
 800a028:	2b20      	cmp	r3, #32
 800a02a:	d10e      	bne.n	800a04a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	68db      	ldr	r3, [r3, #12]
 800a032:	f003 0320 	and.w	r3, r3, #32
 800a036:	2b20      	cmp	r3, #32
 800a038:	d107      	bne.n	800a04a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f06f 0220 	mvn.w	r2, #32
 800a042:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a044:	6878      	ldr	r0, [r7, #4]
 800a046:	f000 fd1d 	bl	800aa84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a04a:	bf00      	nop
 800a04c:	3708      	adds	r7, #8
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}
	...

0800a054 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a054:	b580      	push	{r7, lr}
 800a056:	b086      	sub	sp, #24
 800a058:	af00      	add	r7, sp, #0
 800a05a:	60f8      	str	r0, [r7, #12]
 800a05c:	60b9      	str	r1, [r7, #8]
 800a05e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a060:	2300      	movs	r3, #0
 800a062:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a06a:	2b01      	cmp	r3, #1
 800a06c:	d101      	bne.n	800a072 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a06e:	2302      	movs	r3, #2
 800a070:	e0ae      	b.n	800a1d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	2201      	movs	r2, #1
 800a076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	2b0c      	cmp	r3, #12
 800a07e:	f200 809f 	bhi.w	800a1c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800a082:	a201      	add	r2, pc, #4	; (adr r2, 800a088 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a088:	0800a0bd 	.word	0x0800a0bd
 800a08c:	0800a1c1 	.word	0x0800a1c1
 800a090:	0800a1c1 	.word	0x0800a1c1
 800a094:	0800a1c1 	.word	0x0800a1c1
 800a098:	0800a0fd 	.word	0x0800a0fd
 800a09c:	0800a1c1 	.word	0x0800a1c1
 800a0a0:	0800a1c1 	.word	0x0800a1c1
 800a0a4:	0800a1c1 	.word	0x0800a1c1
 800a0a8:	0800a13f 	.word	0x0800a13f
 800a0ac:	0800a1c1 	.word	0x0800a1c1
 800a0b0:	0800a1c1 	.word	0x0800a1c1
 800a0b4:	0800a1c1 	.word	0x0800a1c1
 800a0b8:	0800a17f 	.word	0x0800a17f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	68b9      	ldr	r1, [r7, #8]
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f000 fa18 	bl	800a4f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	699a      	ldr	r2, [r3, #24]
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	f042 0208 	orr.w	r2, r2, #8
 800a0d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	699a      	ldr	r2, [r3, #24]
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f022 0204 	bic.w	r2, r2, #4
 800a0e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	6999      	ldr	r1, [r3, #24]
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	691a      	ldr	r2, [r3, #16]
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	430a      	orrs	r2, r1
 800a0f8:	619a      	str	r2, [r3, #24]
      break;
 800a0fa:	e064      	b.n	800a1c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	68b9      	ldr	r1, [r7, #8]
 800a102:	4618      	mov	r0, r3
 800a104:	f000 fa68 	bl	800a5d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	699a      	ldr	r2, [r3, #24]
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a116:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	699a      	ldr	r2, [r3, #24]
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a126:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	6999      	ldr	r1, [r3, #24]
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	691b      	ldr	r3, [r3, #16]
 800a132:	021a      	lsls	r2, r3, #8
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	430a      	orrs	r2, r1
 800a13a:	619a      	str	r2, [r3, #24]
      break;
 800a13c:	e043      	b.n	800a1c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	68b9      	ldr	r1, [r7, #8]
 800a144:	4618      	mov	r0, r3
 800a146:	f000 fabd 	bl	800a6c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	69da      	ldr	r2, [r3, #28]
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	f042 0208 	orr.w	r2, r2, #8
 800a158:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	69da      	ldr	r2, [r3, #28]
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f022 0204 	bic.w	r2, r2, #4
 800a168:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	69d9      	ldr	r1, [r3, #28]
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	691a      	ldr	r2, [r3, #16]
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	430a      	orrs	r2, r1
 800a17a:	61da      	str	r2, [r3, #28]
      break;
 800a17c:	e023      	b.n	800a1c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	68b9      	ldr	r1, [r7, #8]
 800a184:	4618      	mov	r0, r3
 800a186:	f000 fb11 	bl	800a7ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	69da      	ldr	r2, [r3, #28]
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a198:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	69da      	ldr	r2, [r3, #28]
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a1a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	69d9      	ldr	r1, [r3, #28]
 800a1b0:	68bb      	ldr	r3, [r7, #8]
 800a1b2:	691b      	ldr	r3, [r3, #16]
 800a1b4:	021a      	lsls	r2, r3, #8
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	430a      	orrs	r2, r1
 800a1bc:	61da      	str	r2, [r3, #28]
      break;
 800a1be:	e002      	b.n	800a1c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	75fb      	strb	r3, [r7, #23]
      break;
 800a1c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a1ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	3718      	adds	r7, #24
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bd80      	pop	{r7, pc}

0800a1d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b084      	sub	sp, #16
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
 800a1e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a1ec:	2b01      	cmp	r3, #1
 800a1ee:	d101      	bne.n	800a1f4 <HAL_TIM_ConfigClockSource+0x1c>
 800a1f0:	2302      	movs	r3, #2
 800a1f2:	e0b4      	b.n	800a35e <HAL_TIM_ConfigClockSource+0x186>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2201      	movs	r2, #1
 800a1f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2202      	movs	r2, #2
 800a200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	689b      	ldr	r3, [r3, #8]
 800a20a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a20c:	68bb      	ldr	r3, [r7, #8]
 800a20e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a212:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a21a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	68ba      	ldr	r2, [r7, #8]
 800a222:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a22c:	d03e      	beq.n	800a2ac <HAL_TIM_ConfigClockSource+0xd4>
 800a22e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a232:	f200 8087 	bhi.w	800a344 <HAL_TIM_ConfigClockSource+0x16c>
 800a236:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a23a:	f000 8086 	beq.w	800a34a <HAL_TIM_ConfigClockSource+0x172>
 800a23e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a242:	d87f      	bhi.n	800a344 <HAL_TIM_ConfigClockSource+0x16c>
 800a244:	2b70      	cmp	r3, #112	; 0x70
 800a246:	d01a      	beq.n	800a27e <HAL_TIM_ConfigClockSource+0xa6>
 800a248:	2b70      	cmp	r3, #112	; 0x70
 800a24a:	d87b      	bhi.n	800a344 <HAL_TIM_ConfigClockSource+0x16c>
 800a24c:	2b60      	cmp	r3, #96	; 0x60
 800a24e:	d050      	beq.n	800a2f2 <HAL_TIM_ConfigClockSource+0x11a>
 800a250:	2b60      	cmp	r3, #96	; 0x60
 800a252:	d877      	bhi.n	800a344 <HAL_TIM_ConfigClockSource+0x16c>
 800a254:	2b50      	cmp	r3, #80	; 0x50
 800a256:	d03c      	beq.n	800a2d2 <HAL_TIM_ConfigClockSource+0xfa>
 800a258:	2b50      	cmp	r3, #80	; 0x50
 800a25a:	d873      	bhi.n	800a344 <HAL_TIM_ConfigClockSource+0x16c>
 800a25c:	2b40      	cmp	r3, #64	; 0x40
 800a25e:	d058      	beq.n	800a312 <HAL_TIM_ConfigClockSource+0x13a>
 800a260:	2b40      	cmp	r3, #64	; 0x40
 800a262:	d86f      	bhi.n	800a344 <HAL_TIM_ConfigClockSource+0x16c>
 800a264:	2b30      	cmp	r3, #48	; 0x30
 800a266:	d064      	beq.n	800a332 <HAL_TIM_ConfigClockSource+0x15a>
 800a268:	2b30      	cmp	r3, #48	; 0x30
 800a26a:	d86b      	bhi.n	800a344 <HAL_TIM_ConfigClockSource+0x16c>
 800a26c:	2b20      	cmp	r3, #32
 800a26e:	d060      	beq.n	800a332 <HAL_TIM_ConfigClockSource+0x15a>
 800a270:	2b20      	cmp	r3, #32
 800a272:	d867      	bhi.n	800a344 <HAL_TIM_ConfigClockSource+0x16c>
 800a274:	2b00      	cmp	r3, #0
 800a276:	d05c      	beq.n	800a332 <HAL_TIM_ConfigClockSource+0x15a>
 800a278:	2b10      	cmp	r3, #16
 800a27a:	d05a      	beq.n	800a332 <HAL_TIM_ConfigClockSource+0x15a>
 800a27c:	e062      	b.n	800a344 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	6818      	ldr	r0, [r3, #0]
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	6899      	ldr	r1, [r3, #8]
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	685a      	ldr	r2, [r3, #4]
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	68db      	ldr	r3, [r3, #12]
 800a28e:	f000 fb5d 	bl	800a94c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	689b      	ldr	r3, [r3, #8]
 800a298:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a2a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	68ba      	ldr	r2, [r7, #8]
 800a2a8:	609a      	str	r2, [r3, #8]
      break;
 800a2aa:	e04f      	b.n	800a34c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	6818      	ldr	r0, [r3, #0]
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	6899      	ldr	r1, [r3, #8]
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	685a      	ldr	r2, [r3, #4]
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	68db      	ldr	r3, [r3, #12]
 800a2bc:	f000 fb46 	bl	800a94c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	689a      	ldr	r2, [r3, #8]
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a2ce:	609a      	str	r2, [r3, #8]
      break;
 800a2d0:	e03c      	b.n	800a34c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	6818      	ldr	r0, [r3, #0]
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	6859      	ldr	r1, [r3, #4]
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	68db      	ldr	r3, [r3, #12]
 800a2de:	461a      	mov	r2, r3
 800a2e0:	f000 faba 	bl	800a858 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	2150      	movs	r1, #80	; 0x50
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	f000 fb13 	bl	800a916 <TIM_ITRx_SetConfig>
      break;
 800a2f0:	e02c      	b.n	800a34c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	6818      	ldr	r0, [r3, #0]
 800a2f6:	683b      	ldr	r3, [r7, #0]
 800a2f8:	6859      	ldr	r1, [r3, #4]
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	68db      	ldr	r3, [r3, #12]
 800a2fe:	461a      	mov	r2, r3
 800a300:	f000 fad9 	bl	800a8b6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	2160      	movs	r1, #96	; 0x60
 800a30a:	4618      	mov	r0, r3
 800a30c:	f000 fb03 	bl	800a916 <TIM_ITRx_SetConfig>
      break;
 800a310:	e01c      	b.n	800a34c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6818      	ldr	r0, [r3, #0]
 800a316:	683b      	ldr	r3, [r7, #0]
 800a318:	6859      	ldr	r1, [r3, #4]
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	68db      	ldr	r3, [r3, #12]
 800a31e:	461a      	mov	r2, r3
 800a320:	f000 fa9a 	bl	800a858 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	2140      	movs	r1, #64	; 0x40
 800a32a:	4618      	mov	r0, r3
 800a32c:	f000 faf3 	bl	800a916 <TIM_ITRx_SetConfig>
      break;
 800a330:	e00c      	b.n	800a34c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681a      	ldr	r2, [r3, #0]
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	4619      	mov	r1, r3
 800a33c:	4610      	mov	r0, r2
 800a33e:	f000 faea 	bl	800a916 <TIM_ITRx_SetConfig>
      break;
 800a342:	e003      	b.n	800a34c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a344:	2301      	movs	r3, #1
 800a346:	73fb      	strb	r3, [r7, #15]
      break;
 800a348:	e000      	b.n	800a34c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a34a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2201      	movs	r2, #1
 800a350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2200      	movs	r2, #0
 800a358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a35c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a35e:	4618      	mov	r0, r3
 800a360:	3710      	adds	r7, #16
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}

0800a366 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a366:	b480      	push	{r7}
 800a368:	b083      	sub	sp, #12
 800a36a:	af00      	add	r7, sp, #0
 800a36c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a36e:	bf00      	nop
 800a370:	370c      	adds	r7, #12
 800a372:	46bd      	mov	sp, r7
 800a374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a378:	4770      	bx	lr

0800a37a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a37a:	b480      	push	{r7}
 800a37c:	b083      	sub	sp, #12
 800a37e:	af00      	add	r7, sp, #0
 800a380:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a382:	bf00      	nop
 800a384:	370c      	adds	r7, #12
 800a386:	46bd      	mov	sp, r7
 800a388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38c:	4770      	bx	lr

0800a38e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a38e:	b480      	push	{r7}
 800a390:	b083      	sub	sp, #12
 800a392:	af00      	add	r7, sp, #0
 800a394:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a396:	bf00      	nop
 800a398:	370c      	adds	r7, #12
 800a39a:	46bd      	mov	sp, r7
 800a39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a0:	4770      	bx	lr

0800a3a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a3a2:	b480      	push	{r7}
 800a3a4:	b083      	sub	sp, #12
 800a3a6:	af00      	add	r7, sp, #0
 800a3a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a3aa:	bf00      	nop
 800a3ac:	370c      	adds	r7, #12
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b4:	4770      	bx	lr
	...

0800a3b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b085      	sub	sp, #20
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
 800a3c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	4a40      	ldr	r2, [pc, #256]	; (800a4cc <TIM_Base_SetConfig+0x114>)
 800a3cc:	4293      	cmp	r3, r2
 800a3ce:	d013      	beq.n	800a3f8 <TIM_Base_SetConfig+0x40>
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3d6:	d00f      	beq.n	800a3f8 <TIM_Base_SetConfig+0x40>
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	4a3d      	ldr	r2, [pc, #244]	; (800a4d0 <TIM_Base_SetConfig+0x118>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d00b      	beq.n	800a3f8 <TIM_Base_SetConfig+0x40>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	4a3c      	ldr	r2, [pc, #240]	; (800a4d4 <TIM_Base_SetConfig+0x11c>)
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	d007      	beq.n	800a3f8 <TIM_Base_SetConfig+0x40>
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	4a3b      	ldr	r2, [pc, #236]	; (800a4d8 <TIM_Base_SetConfig+0x120>)
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d003      	beq.n	800a3f8 <TIM_Base_SetConfig+0x40>
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	4a3a      	ldr	r2, [pc, #232]	; (800a4dc <TIM_Base_SetConfig+0x124>)
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	d108      	bne.n	800a40a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	685b      	ldr	r3, [r3, #4]
 800a404:	68fa      	ldr	r2, [r7, #12]
 800a406:	4313      	orrs	r3, r2
 800a408:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	4a2f      	ldr	r2, [pc, #188]	; (800a4cc <TIM_Base_SetConfig+0x114>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d02b      	beq.n	800a46a <TIM_Base_SetConfig+0xb2>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a418:	d027      	beq.n	800a46a <TIM_Base_SetConfig+0xb2>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	4a2c      	ldr	r2, [pc, #176]	; (800a4d0 <TIM_Base_SetConfig+0x118>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d023      	beq.n	800a46a <TIM_Base_SetConfig+0xb2>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	4a2b      	ldr	r2, [pc, #172]	; (800a4d4 <TIM_Base_SetConfig+0x11c>)
 800a426:	4293      	cmp	r3, r2
 800a428:	d01f      	beq.n	800a46a <TIM_Base_SetConfig+0xb2>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	4a2a      	ldr	r2, [pc, #168]	; (800a4d8 <TIM_Base_SetConfig+0x120>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d01b      	beq.n	800a46a <TIM_Base_SetConfig+0xb2>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	4a29      	ldr	r2, [pc, #164]	; (800a4dc <TIM_Base_SetConfig+0x124>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d017      	beq.n	800a46a <TIM_Base_SetConfig+0xb2>
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	4a28      	ldr	r2, [pc, #160]	; (800a4e0 <TIM_Base_SetConfig+0x128>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d013      	beq.n	800a46a <TIM_Base_SetConfig+0xb2>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	4a27      	ldr	r2, [pc, #156]	; (800a4e4 <TIM_Base_SetConfig+0x12c>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d00f      	beq.n	800a46a <TIM_Base_SetConfig+0xb2>
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	4a26      	ldr	r2, [pc, #152]	; (800a4e8 <TIM_Base_SetConfig+0x130>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d00b      	beq.n	800a46a <TIM_Base_SetConfig+0xb2>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	4a25      	ldr	r2, [pc, #148]	; (800a4ec <TIM_Base_SetConfig+0x134>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d007      	beq.n	800a46a <TIM_Base_SetConfig+0xb2>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	4a24      	ldr	r2, [pc, #144]	; (800a4f0 <TIM_Base_SetConfig+0x138>)
 800a45e:	4293      	cmp	r3, r2
 800a460:	d003      	beq.n	800a46a <TIM_Base_SetConfig+0xb2>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	4a23      	ldr	r2, [pc, #140]	; (800a4f4 <TIM_Base_SetConfig+0x13c>)
 800a466:	4293      	cmp	r3, r2
 800a468:	d108      	bne.n	800a47c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a470:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	68db      	ldr	r3, [r3, #12]
 800a476:	68fa      	ldr	r2, [r7, #12]
 800a478:	4313      	orrs	r3, r2
 800a47a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	695b      	ldr	r3, [r3, #20]
 800a486:	4313      	orrs	r3, r2
 800a488:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	68fa      	ldr	r2, [r7, #12]
 800a48e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	689a      	ldr	r2, [r3, #8]
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	681a      	ldr	r2, [r3, #0]
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	4a0a      	ldr	r2, [pc, #40]	; (800a4cc <TIM_Base_SetConfig+0x114>)
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d003      	beq.n	800a4b0 <TIM_Base_SetConfig+0xf8>
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	4a0c      	ldr	r2, [pc, #48]	; (800a4dc <TIM_Base_SetConfig+0x124>)
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	d103      	bne.n	800a4b8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	691a      	ldr	r2, [r3, #16]
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	2201      	movs	r2, #1
 800a4bc:	615a      	str	r2, [r3, #20]
}
 800a4be:	bf00      	nop
 800a4c0:	3714      	adds	r7, #20
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c8:	4770      	bx	lr
 800a4ca:	bf00      	nop
 800a4cc:	40010000 	.word	0x40010000
 800a4d0:	40000400 	.word	0x40000400
 800a4d4:	40000800 	.word	0x40000800
 800a4d8:	40000c00 	.word	0x40000c00
 800a4dc:	40010400 	.word	0x40010400
 800a4e0:	40014000 	.word	0x40014000
 800a4e4:	40014400 	.word	0x40014400
 800a4e8:	40014800 	.word	0x40014800
 800a4ec:	40001800 	.word	0x40001800
 800a4f0:	40001c00 	.word	0x40001c00
 800a4f4:	40002000 	.word	0x40002000

0800a4f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b087      	sub	sp, #28
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
 800a500:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6a1b      	ldr	r3, [r3, #32]
 800a506:	f023 0201 	bic.w	r2, r3, #1
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6a1b      	ldr	r3, [r3, #32]
 800a512:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	685b      	ldr	r3, [r3, #4]
 800a518:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	699b      	ldr	r3, [r3, #24]
 800a51e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a526:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	f023 0303 	bic.w	r3, r3, #3
 800a52e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	68fa      	ldr	r2, [r7, #12]
 800a536:	4313      	orrs	r3, r2
 800a538:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a53a:	697b      	ldr	r3, [r7, #20]
 800a53c:	f023 0302 	bic.w	r3, r3, #2
 800a540:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	689b      	ldr	r3, [r3, #8]
 800a546:	697a      	ldr	r2, [r7, #20]
 800a548:	4313      	orrs	r3, r2
 800a54a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	4a20      	ldr	r2, [pc, #128]	; (800a5d0 <TIM_OC1_SetConfig+0xd8>)
 800a550:	4293      	cmp	r3, r2
 800a552:	d003      	beq.n	800a55c <TIM_OC1_SetConfig+0x64>
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	4a1f      	ldr	r2, [pc, #124]	; (800a5d4 <TIM_OC1_SetConfig+0xdc>)
 800a558:	4293      	cmp	r3, r2
 800a55a:	d10c      	bne.n	800a576 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a55c:	697b      	ldr	r3, [r7, #20]
 800a55e:	f023 0308 	bic.w	r3, r3, #8
 800a562:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	68db      	ldr	r3, [r3, #12]
 800a568:	697a      	ldr	r2, [r7, #20]
 800a56a:	4313      	orrs	r3, r2
 800a56c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a56e:	697b      	ldr	r3, [r7, #20]
 800a570:	f023 0304 	bic.w	r3, r3, #4
 800a574:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	4a15      	ldr	r2, [pc, #84]	; (800a5d0 <TIM_OC1_SetConfig+0xd8>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	d003      	beq.n	800a586 <TIM_OC1_SetConfig+0x8e>
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	4a14      	ldr	r2, [pc, #80]	; (800a5d4 <TIM_OC1_SetConfig+0xdc>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d111      	bne.n	800a5aa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a58c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a58e:	693b      	ldr	r3, [r7, #16]
 800a590:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a594:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	695b      	ldr	r3, [r3, #20]
 800a59a:	693a      	ldr	r2, [r7, #16]
 800a59c:	4313      	orrs	r3, r2
 800a59e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	699b      	ldr	r3, [r3, #24]
 800a5a4:	693a      	ldr	r2, [r7, #16]
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	693a      	ldr	r2, [r7, #16]
 800a5ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	68fa      	ldr	r2, [r7, #12]
 800a5b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	685a      	ldr	r2, [r3, #4]
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	697a      	ldr	r2, [r7, #20]
 800a5c2:	621a      	str	r2, [r3, #32]
}
 800a5c4:	bf00      	nop
 800a5c6:	371c      	adds	r7, #28
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr
 800a5d0:	40010000 	.word	0x40010000
 800a5d4:	40010400 	.word	0x40010400

0800a5d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a5d8:	b480      	push	{r7}
 800a5da:	b087      	sub	sp, #28
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
 800a5e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6a1b      	ldr	r3, [r3, #32]
 800a5e6:	f023 0210 	bic.w	r2, r3, #16
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6a1b      	ldr	r3, [r3, #32]
 800a5f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	685b      	ldr	r3, [r3, #4]
 800a5f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	699b      	ldr	r3, [r3, #24]
 800a5fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a60e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	021b      	lsls	r3, r3, #8
 800a616:	68fa      	ldr	r2, [r7, #12]
 800a618:	4313      	orrs	r3, r2
 800a61a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a61c:	697b      	ldr	r3, [r7, #20]
 800a61e:	f023 0320 	bic.w	r3, r3, #32
 800a622:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	689b      	ldr	r3, [r3, #8]
 800a628:	011b      	lsls	r3, r3, #4
 800a62a:	697a      	ldr	r2, [r7, #20]
 800a62c:	4313      	orrs	r3, r2
 800a62e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	4a22      	ldr	r2, [pc, #136]	; (800a6bc <TIM_OC2_SetConfig+0xe4>)
 800a634:	4293      	cmp	r3, r2
 800a636:	d003      	beq.n	800a640 <TIM_OC2_SetConfig+0x68>
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	4a21      	ldr	r2, [pc, #132]	; (800a6c0 <TIM_OC2_SetConfig+0xe8>)
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d10d      	bne.n	800a65c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a640:	697b      	ldr	r3, [r7, #20]
 800a642:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a646:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	68db      	ldr	r3, [r3, #12]
 800a64c:	011b      	lsls	r3, r3, #4
 800a64e:	697a      	ldr	r2, [r7, #20]
 800a650:	4313      	orrs	r3, r2
 800a652:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a654:	697b      	ldr	r3, [r7, #20]
 800a656:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a65a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	4a17      	ldr	r2, [pc, #92]	; (800a6bc <TIM_OC2_SetConfig+0xe4>)
 800a660:	4293      	cmp	r3, r2
 800a662:	d003      	beq.n	800a66c <TIM_OC2_SetConfig+0x94>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	4a16      	ldr	r2, [pc, #88]	; (800a6c0 <TIM_OC2_SetConfig+0xe8>)
 800a668:	4293      	cmp	r3, r2
 800a66a:	d113      	bne.n	800a694 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a66c:	693b      	ldr	r3, [r7, #16]
 800a66e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a672:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a674:	693b      	ldr	r3, [r7, #16]
 800a676:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a67a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	695b      	ldr	r3, [r3, #20]
 800a680:	009b      	lsls	r3, r3, #2
 800a682:	693a      	ldr	r2, [r7, #16]
 800a684:	4313      	orrs	r3, r2
 800a686:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	699b      	ldr	r3, [r3, #24]
 800a68c:	009b      	lsls	r3, r3, #2
 800a68e:	693a      	ldr	r2, [r7, #16]
 800a690:	4313      	orrs	r3, r2
 800a692:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	693a      	ldr	r2, [r7, #16]
 800a698:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	68fa      	ldr	r2, [r7, #12]
 800a69e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a6a0:	683b      	ldr	r3, [r7, #0]
 800a6a2:	685a      	ldr	r2, [r3, #4]
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	697a      	ldr	r2, [r7, #20]
 800a6ac:	621a      	str	r2, [r3, #32]
}
 800a6ae:	bf00      	nop
 800a6b0:	371c      	adds	r7, #28
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b8:	4770      	bx	lr
 800a6ba:	bf00      	nop
 800a6bc:	40010000 	.word	0x40010000
 800a6c0:	40010400 	.word	0x40010400

0800a6c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b087      	sub	sp, #28
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
 800a6cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6a1b      	ldr	r3, [r3, #32]
 800a6d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6a1b      	ldr	r3, [r3, #32]
 800a6de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	685b      	ldr	r3, [r3, #4]
 800a6e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	69db      	ldr	r3, [r3, #28]
 800a6ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	f023 0303 	bic.w	r3, r3, #3
 800a6fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	68fa      	ldr	r2, [r7, #12]
 800a702:	4313      	orrs	r3, r2
 800a704:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a706:	697b      	ldr	r3, [r7, #20]
 800a708:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a70c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	689b      	ldr	r3, [r3, #8]
 800a712:	021b      	lsls	r3, r3, #8
 800a714:	697a      	ldr	r2, [r7, #20]
 800a716:	4313      	orrs	r3, r2
 800a718:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	4a21      	ldr	r2, [pc, #132]	; (800a7a4 <TIM_OC3_SetConfig+0xe0>)
 800a71e:	4293      	cmp	r3, r2
 800a720:	d003      	beq.n	800a72a <TIM_OC3_SetConfig+0x66>
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	4a20      	ldr	r2, [pc, #128]	; (800a7a8 <TIM_OC3_SetConfig+0xe4>)
 800a726:	4293      	cmp	r3, r2
 800a728:	d10d      	bne.n	800a746 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a730:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	68db      	ldr	r3, [r3, #12]
 800a736:	021b      	lsls	r3, r3, #8
 800a738:	697a      	ldr	r2, [r7, #20]
 800a73a:	4313      	orrs	r3, r2
 800a73c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a73e:	697b      	ldr	r3, [r7, #20]
 800a740:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a744:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	4a16      	ldr	r2, [pc, #88]	; (800a7a4 <TIM_OC3_SetConfig+0xe0>)
 800a74a:	4293      	cmp	r3, r2
 800a74c:	d003      	beq.n	800a756 <TIM_OC3_SetConfig+0x92>
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	4a15      	ldr	r2, [pc, #84]	; (800a7a8 <TIM_OC3_SetConfig+0xe4>)
 800a752:	4293      	cmp	r3, r2
 800a754:	d113      	bne.n	800a77e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a75c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a75e:	693b      	ldr	r3, [r7, #16]
 800a760:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a764:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	695b      	ldr	r3, [r3, #20]
 800a76a:	011b      	lsls	r3, r3, #4
 800a76c:	693a      	ldr	r2, [r7, #16]
 800a76e:	4313      	orrs	r3, r2
 800a770:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	699b      	ldr	r3, [r3, #24]
 800a776:	011b      	lsls	r3, r3, #4
 800a778:	693a      	ldr	r2, [r7, #16]
 800a77a:	4313      	orrs	r3, r2
 800a77c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	693a      	ldr	r2, [r7, #16]
 800a782:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	68fa      	ldr	r2, [r7, #12]
 800a788:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	685a      	ldr	r2, [r3, #4]
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	697a      	ldr	r2, [r7, #20]
 800a796:	621a      	str	r2, [r3, #32]
}
 800a798:	bf00      	nop
 800a79a:	371c      	adds	r7, #28
 800a79c:	46bd      	mov	sp, r7
 800a79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a2:	4770      	bx	lr
 800a7a4:	40010000 	.word	0x40010000
 800a7a8:	40010400 	.word	0x40010400

0800a7ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b087      	sub	sp, #28
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
 800a7b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6a1b      	ldr	r3, [r3, #32]
 800a7ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	6a1b      	ldr	r3, [r3, #32]
 800a7c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	69db      	ldr	r3, [r3, #28]
 800a7d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a7da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a7e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	021b      	lsls	r3, r3, #8
 800a7ea:	68fa      	ldr	r2, [r7, #12]
 800a7ec:	4313      	orrs	r3, r2
 800a7ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a7f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	689b      	ldr	r3, [r3, #8]
 800a7fc:	031b      	lsls	r3, r3, #12
 800a7fe:	693a      	ldr	r2, [r7, #16]
 800a800:	4313      	orrs	r3, r2
 800a802:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	4a12      	ldr	r2, [pc, #72]	; (800a850 <TIM_OC4_SetConfig+0xa4>)
 800a808:	4293      	cmp	r3, r2
 800a80a:	d003      	beq.n	800a814 <TIM_OC4_SetConfig+0x68>
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	4a11      	ldr	r2, [pc, #68]	; (800a854 <TIM_OC4_SetConfig+0xa8>)
 800a810:	4293      	cmp	r3, r2
 800a812:	d109      	bne.n	800a828 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a814:	697b      	ldr	r3, [r7, #20]
 800a816:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a81a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	695b      	ldr	r3, [r3, #20]
 800a820:	019b      	lsls	r3, r3, #6
 800a822:	697a      	ldr	r2, [r7, #20]
 800a824:	4313      	orrs	r3, r2
 800a826:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	697a      	ldr	r2, [r7, #20]
 800a82c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	68fa      	ldr	r2, [r7, #12]
 800a832:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a834:	683b      	ldr	r3, [r7, #0]
 800a836:	685a      	ldr	r2, [r3, #4]
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	693a      	ldr	r2, [r7, #16]
 800a840:	621a      	str	r2, [r3, #32]
}
 800a842:	bf00      	nop
 800a844:	371c      	adds	r7, #28
 800a846:	46bd      	mov	sp, r7
 800a848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84c:	4770      	bx	lr
 800a84e:	bf00      	nop
 800a850:	40010000 	.word	0x40010000
 800a854:	40010400 	.word	0x40010400

0800a858 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a858:	b480      	push	{r7}
 800a85a:	b087      	sub	sp, #28
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	60f8      	str	r0, [r7, #12]
 800a860:	60b9      	str	r1, [r7, #8]
 800a862:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	6a1b      	ldr	r3, [r3, #32]
 800a868:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	6a1b      	ldr	r3, [r3, #32]
 800a86e:	f023 0201 	bic.w	r2, r3, #1
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	699b      	ldr	r3, [r3, #24]
 800a87a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a87c:	693b      	ldr	r3, [r7, #16]
 800a87e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a882:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	011b      	lsls	r3, r3, #4
 800a888:	693a      	ldr	r2, [r7, #16]
 800a88a:	4313      	orrs	r3, r2
 800a88c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a88e:	697b      	ldr	r3, [r7, #20]
 800a890:	f023 030a 	bic.w	r3, r3, #10
 800a894:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a896:	697a      	ldr	r2, [r7, #20]
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	4313      	orrs	r3, r2
 800a89c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	693a      	ldr	r2, [r7, #16]
 800a8a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	697a      	ldr	r2, [r7, #20]
 800a8a8:	621a      	str	r2, [r3, #32]
}
 800a8aa:	bf00      	nop
 800a8ac:	371c      	adds	r7, #28
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b4:	4770      	bx	lr

0800a8b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a8b6:	b480      	push	{r7}
 800a8b8:	b087      	sub	sp, #28
 800a8ba:	af00      	add	r7, sp, #0
 800a8bc:	60f8      	str	r0, [r7, #12]
 800a8be:	60b9      	str	r1, [r7, #8]
 800a8c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	6a1b      	ldr	r3, [r3, #32]
 800a8c6:	f023 0210 	bic.w	r2, r3, #16
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	699b      	ldr	r3, [r3, #24]
 800a8d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	6a1b      	ldr	r3, [r3, #32]
 800a8d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a8e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	031b      	lsls	r3, r3, #12
 800a8e6:	697a      	ldr	r2, [r7, #20]
 800a8e8:	4313      	orrs	r3, r2
 800a8ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a8ec:	693b      	ldr	r3, [r7, #16]
 800a8ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a8f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	011b      	lsls	r3, r3, #4
 800a8f8:	693a      	ldr	r2, [r7, #16]
 800a8fa:	4313      	orrs	r3, r2
 800a8fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	697a      	ldr	r2, [r7, #20]
 800a902:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	693a      	ldr	r2, [r7, #16]
 800a908:	621a      	str	r2, [r3, #32]
}
 800a90a:	bf00      	nop
 800a90c:	371c      	adds	r7, #28
 800a90e:	46bd      	mov	sp, r7
 800a910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a914:	4770      	bx	lr

0800a916 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a916:	b480      	push	{r7}
 800a918:	b085      	sub	sp, #20
 800a91a:	af00      	add	r7, sp, #0
 800a91c:	6078      	str	r0, [r7, #4]
 800a91e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	689b      	ldr	r3, [r3, #8]
 800a924:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a92c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a92e:	683a      	ldr	r2, [r7, #0]
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	4313      	orrs	r3, r2
 800a934:	f043 0307 	orr.w	r3, r3, #7
 800a938:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	68fa      	ldr	r2, [r7, #12]
 800a93e:	609a      	str	r2, [r3, #8]
}
 800a940:	bf00      	nop
 800a942:	3714      	adds	r7, #20
 800a944:	46bd      	mov	sp, r7
 800a946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94a:	4770      	bx	lr

0800a94c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a94c:	b480      	push	{r7}
 800a94e:	b087      	sub	sp, #28
 800a950:	af00      	add	r7, sp, #0
 800a952:	60f8      	str	r0, [r7, #12]
 800a954:	60b9      	str	r1, [r7, #8]
 800a956:	607a      	str	r2, [r7, #4]
 800a958:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	689b      	ldr	r3, [r3, #8]
 800a95e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a966:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	021a      	lsls	r2, r3, #8
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	431a      	orrs	r2, r3
 800a970:	68bb      	ldr	r3, [r7, #8]
 800a972:	4313      	orrs	r3, r2
 800a974:	697a      	ldr	r2, [r7, #20]
 800a976:	4313      	orrs	r3, r2
 800a978:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	697a      	ldr	r2, [r7, #20]
 800a97e:	609a      	str	r2, [r3, #8]
}
 800a980:	bf00      	nop
 800a982:	371c      	adds	r7, #28
 800a984:	46bd      	mov	sp, r7
 800a986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98a:	4770      	bx	lr

0800a98c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a98c:	b480      	push	{r7}
 800a98e:	b085      	sub	sp, #20
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
 800a994:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a99c:	2b01      	cmp	r3, #1
 800a99e:	d101      	bne.n	800a9a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a9a0:	2302      	movs	r3, #2
 800a9a2:	e05a      	b.n	800aa5a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2201      	movs	r2, #1
 800a9a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2202      	movs	r2, #2
 800a9b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	685b      	ldr	r3, [r3, #4]
 800a9ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	689b      	ldr	r3, [r3, #8]
 800a9c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	68fa      	ldr	r2, [r7, #12]
 800a9d2:	4313      	orrs	r3, r2
 800a9d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	68fa      	ldr	r2, [r7, #12]
 800a9dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	4a21      	ldr	r2, [pc, #132]	; (800aa68 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a9e4:	4293      	cmp	r3, r2
 800a9e6:	d022      	beq.n	800aa2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9f0:	d01d      	beq.n	800aa2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	4a1d      	ldr	r2, [pc, #116]	; (800aa6c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a9f8:	4293      	cmp	r3, r2
 800a9fa:	d018      	beq.n	800aa2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	4a1b      	ldr	r2, [pc, #108]	; (800aa70 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800aa02:	4293      	cmp	r3, r2
 800aa04:	d013      	beq.n	800aa2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	4a1a      	ldr	r2, [pc, #104]	; (800aa74 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800aa0c:	4293      	cmp	r3, r2
 800aa0e:	d00e      	beq.n	800aa2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	4a18      	ldr	r2, [pc, #96]	; (800aa78 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800aa16:	4293      	cmp	r3, r2
 800aa18:	d009      	beq.n	800aa2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	4a17      	ldr	r2, [pc, #92]	; (800aa7c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d004      	beq.n	800aa2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	4a15      	ldr	r2, [pc, #84]	; (800aa80 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800aa2a:	4293      	cmp	r3, r2
 800aa2c:	d10c      	bne.n	800aa48 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aa34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	685b      	ldr	r3, [r3, #4]
 800aa3a:	68ba      	ldr	r2, [r7, #8]
 800aa3c:	4313      	orrs	r3, r2
 800aa3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	68ba      	ldr	r2, [r7, #8]
 800aa46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2201      	movs	r2, #1
 800aa4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2200      	movs	r2, #0
 800aa54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aa58:	2300      	movs	r3, #0
}
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	3714      	adds	r7, #20
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa64:	4770      	bx	lr
 800aa66:	bf00      	nop
 800aa68:	40010000 	.word	0x40010000
 800aa6c:	40000400 	.word	0x40000400
 800aa70:	40000800 	.word	0x40000800
 800aa74:	40000c00 	.word	0x40000c00
 800aa78:	40010400 	.word	0x40010400
 800aa7c:	40014000 	.word	0x40014000
 800aa80:	40001800 	.word	0x40001800

0800aa84 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aa84:	b480      	push	{r7}
 800aa86:	b083      	sub	sp, #12
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aa8c:	bf00      	nop
 800aa8e:	370c      	adds	r7, #12
 800aa90:	46bd      	mov	sp, r7
 800aa92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa96:	4770      	bx	lr

0800aa98 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b083      	sub	sp, #12
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aaa0:	bf00      	nop
 800aaa2:	370c      	adds	r7, #12
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaaa:	4770      	bx	lr

0800aaac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b082      	sub	sp, #8
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d101      	bne.n	800aabe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aaba:	2301      	movs	r3, #1
 800aabc:	e03f      	b.n	800ab3e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aac4:	b2db      	uxtb	r3, r3
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d106      	bne.n	800aad8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2200      	movs	r2, #0
 800aace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aad2:	6878      	ldr	r0, [r7, #4]
 800aad4:	f7f7 fca0 	bl	8002418 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2224      	movs	r2, #36	; 0x24
 800aadc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	68da      	ldr	r2, [r3, #12]
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aaee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	f000 f929 	bl	800ad48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	691a      	ldr	r2, [r3, #16]
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ab04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	695a      	ldr	r2, [r3, #20]
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ab14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	68da      	ldr	r2, [r3, #12]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ab24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	2200      	movs	r2, #0
 800ab2a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2220      	movs	r2, #32
 800ab30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2220      	movs	r2, #32
 800ab38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ab3c:	2300      	movs	r3, #0
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	3708      	adds	r7, #8
 800ab42:	46bd      	mov	sp, r7
 800ab44:	bd80      	pop	{r7, pc}

0800ab46 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab46:	b580      	push	{r7, lr}
 800ab48:	b08a      	sub	sp, #40	; 0x28
 800ab4a:	af02      	add	r7, sp, #8
 800ab4c:	60f8      	str	r0, [r7, #12]
 800ab4e:	60b9      	str	r1, [r7, #8]
 800ab50:	603b      	str	r3, [r7, #0]
 800ab52:	4613      	mov	r3, r2
 800ab54:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ab56:	2300      	movs	r3, #0
 800ab58:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab60:	b2db      	uxtb	r3, r3
 800ab62:	2b20      	cmp	r3, #32
 800ab64:	d17c      	bne.n	800ac60 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab66:	68bb      	ldr	r3, [r7, #8]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d002      	beq.n	800ab72 <HAL_UART_Transmit+0x2c>
 800ab6c:	88fb      	ldrh	r3, [r7, #6]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d101      	bne.n	800ab76 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800ab72:	2301      	movs	r3, #1
 800ab74:	e075      	b.n	800ac62 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ab7c:	2b01      	cmp	r3, #1
 800ab7e:	d101      	bne.n	800ab84 <HAL_UART_Transmit+0x3e>
 800ab80:	2302      	movs	r3, #2
 800ab82:	e06e      	b.n	800ac62 <HAL_UART_Transmit+0x11c>
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	2201      	movs	r2, #1
 800ab88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	2200      	movs	r2, #0
 800ab90:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	2221      	movs	r2, #33	; 0x21
 800ab96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ab9a:	f7fa f9bd 	bl	8004f18 <HAL_GetTick>
 800ab9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	88fa      	ldrh	r2, [r7, #6]
 800aba4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	88fa      	ldrh	r2, [r7, #6]
 800abaa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	689b      	ldr	r3, [r3, #8]
 800abb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800abb4:	d108      	bne.n	800abc8 <HAL_UART_Transmit+0x82>
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	691b      	ldr	r3, [r3, #16]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d104      	bne.n	800abc8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800abbe:	2300      	movs	r3, #0
 800abc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	61bb      	str	r3, [r7, #24]
 800abc6:	e003      	b.n	800abd0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800abcc:	2300      	movs	r3, #0
 800abce:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	2200      	movs	r2, #0
 800abd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800abd8:	e02a      	b.n	800ac30 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	9300      	str	r3, [sp, #0]
 800abde:	697b      	ldr	r3, [r7, #20]
 800abe0:	2200      	movs	r2, #0
 800abe2:	2180      	movs	r1, #128	; 0x80
 800abe4:	68f8      	ldr	r0, [r7, #12]
 800abe6:	f000 f840 	bl	800ac6a <UART_WaitOnFlagUntilTimeout>
 800abea:	4603      	mov	r3, r0
 800abec:	2b00      	cmp	r3, #0
 800abee:	d001      	beq.n	800abf4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800abf0:	2303      	movs	r3, #3
 800abf2:	e036      	b.n	800ac62 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800abf4:	69fb      	ldr	r3, [r7, #28]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d10b      	bne.n	800ac12 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800abfa:	69bb      	ldr	r3, [r7, #24]
 800abfc:	881b      	ldrh	r3, [r3, #0]
 800abfe:	461a      	mov	r2, r3
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ac08:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800ac0a:	69bb      	ldr	r3, [r7, #24]
 800ac0c:	3302      	adds	r3, #2
 800ac0e:	61bb      	str	r3, [r7, #24]
 800ac10:	e007      	b.n	800ac22 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800ac12:	69fb      	ldr	r3, [r7, #28]
 800ac14:	781a      	ldrb	r2, [r3, #0]
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800ac1c:	69fb      	ldr	r3, [r7, #28]
 800ac1e:	3301      	adds	r3, #1
 800ac20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ac26:	b29b      	uxth	r3, r3
 800ac28:	3b01      	subs	r3, #1
 800ac2a:	b29a      	uxth	r2, r3
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ac34:	b29b      	uxth	r3, r3
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d1cf      	bne.n	800abda <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	9300      	str	r3, [sp, #0]
 800ac3e:	697b      	ldr	r3, [r7, #20]
 800ac40:	2200      	movs	r2, #0
 800ac42:	2140      	movs	r1, #64	; 0x40
 800ac44:	68f8      	ldr	r0, [r7, #12]
 800ac46:	f000 f810 	bl	800ac6a <UART_WaitOnFlagUntilTimeout>
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d001      	beq.n	800ac54 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800ac50:	2303      	movs	r3, #3
 800ac52:	e006      	b.n	800ac62 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	2220      	movs	r2, #32
 800ac58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	e000      	b.n	800ac62 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800ac60:	2302      	movs	r3, #2
  }
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	3720      	adds	r7, #32
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}

0800ac6a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800ac6a:	b580      	push	{r7, lr}
 800ac6c:	b090      	sub	sp, #64	; 0x40
 800ac6e:	af00      	add	r7, sp, #0
 800ac70:	60f8      	str	r0, [r7, #12]
 800ac72:	60b9      	str	r1, [r7, #8]
 800ac74:	603b      	str	r3, [r7, #0]
 800ac76:	4613      	mov	r3, r2
 800ac78:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ac7a:	e050      	b.n	800ad1e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ac7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ac7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac82:	d04c      	beq.n	800ad1e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800ac84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d007      	beq.n	800ac9a <UART_WaitOnFlagUntilTimeout+0x30>
 800ac8a:	f7fa f945 	bl	8004f18 <HAL_GetTick>
 800ac8e:	4602      	mov	r2, r0
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	1ad3      	subs	r3, r2, r3
 800ac94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ac96:	429a      	cmp	r2, r3
 800ac98:	d241      	bcs.n	800ad1e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	330c      	adds	r3, #12
 800aca0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aca4:	e853 3f00 	ldrex	r3, [r3]
 800aca8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800acaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800acb0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	330c      	adds	r3, #12
 800acb8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800acba:	637a      	str	r2, [r7, #52]	; 0x34
 800acbc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acbe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800acc0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800acc2:	e841 2300 	strex	r3, r2, [r1]
 800acc6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800acc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acca:	2b00      	cmp	r3, #0
 800accc:	d1e5      	bne.n	800ac9a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	3314      	adds	r3, #20
 800acd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acd6:	697b      	ldr	r3, [r7, #20]
 800acd8:	e853 3f00 	ldrex	r3, [r3]
 800acdc:	613b      	str	r3, [r7, #16]
   return(result);
 800acde:	693b      	ldr	r3, [r7, #16]
 800ace0:	f023 0301 	bic.w	r3, r3, #1
 800ace4:	63bb      	str	r3, [r7, #56]	; 0x38
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	3314      	adds	r3, #20
 800acec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800acee:	623a      	str	r2, [r7, #32]
 800acf0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acf2:	69f9      	ldr	r1, [r7, #28]
 800acf4:	6a3a      	ldr	r2, [r7, #32]
 800acf6:	e841 2300 	strex	r3, r2, [r1]
 800acfa:	61bb      	str	r3, [r7, #24]
   return(result);
 800acfc:	69bb      	ldr	r3, [r7, #24]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d1e5      	bne.n	800acce <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	2220      	movs	r2, #32
 800ad06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	2220      	movs	r2, #32
 800ad0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2200      	movs	r2, #0
 800ad16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800ad1a:	2303      	movs	r3, #3
 800ad1c:	e00f      	b.n	800ad3e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	681a      	ldr	r2, [r3, #0]
 800ad24:	68bb      	ldr	r3, [r7, #8]
 800ad26:	4013      	ands	r3, r2
 800ad28:	68ba      	ldr	r2, [r7, #8]
 800ad2a:	429a      	cmp	r2, r3
 800ad2c:	bf0c      	ite	eq
 800ad2e:	2301      	moveq	r3, #1
 800ad30:	2300      	movne	r3, #0
 800ad32:	b2db      	uxtb	r3, r3
 800ad34:	461a      	mov	r2, r3
 800ad36:	79fb      	ldrb	r3, [r7, #7]
 800ad38:	429a      	cmp	r2, r3
 800ad3a:	d09f      	beq.n	800ac7c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ad3c:	2300      	movs	r3, #0
}
 800ad3e:	4618      	mov	r0, r3
 800ad40:	3740      	adds	r7, #64	; 0x40
 800ad42:	46bd      	mov	sp, r7
 800ad44:	bd80      	pop	{r7, pc}
	...

0800ad48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ad48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad4c:	b09f      	sub	sp, #124	; 0x7c
 800ad4e:	af00      	add	r7, sp, #0
 800ad50:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ad52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	691b      	ldr	r3, [r3, #16]
 800ad58:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800ad5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad5e:	68d9      	ldr	r1, [r3, #12]
 800ad60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad62:	681a      	ldr	r2, [r3, #0]
 800ad64:	ea40 0301 	orr.w	r3, r0, r1
 800ad68:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ad6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad6c:	689a      	ldr	r2, [r3, #8]
 800ad6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad70:	691b      	ldr	r3, [r3, #16]
 800ad72:	431a      	orrs	r2, r3
 800ad74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad76:	695b      	ldr	r3, [r3, #20]
 800ad78:	431a      	orrs	r2, r3
 800ad7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad7c:	69db      	ldr	r3, [r3, #28]
 800ad7e:	4313      	orrs	r3, r2
 800ad80:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800ad82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	68db      	ldr	r3, [r3, #12]
 800ad88:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800ad8c:	f021 010c 	bic.w	r1, r1, #12
 800ad90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad92:	681a      	ldr	r2, [r3, #0]
 800ad94:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ad96:	430b      	orrs	r3, r1
 800ad98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ad9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	695b      	ldr	r3, [r3, #20]
 800ada0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800ada4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ada6:	6999      	ldr	r1, [r3, #24]
 800ada8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800adaa:	681a      	ldr	r2, [r3, #0]
 800adac:	ea40 0301 	orr.w	r3, r0, r1
 800adb0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800adb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800adb4:	681a      	ldr	r2, [r3, #0]
 800adb6:	4bc5      	ldr	r3, [pc, #788]	; (800b0cc <UART_SetConfig+0x384>)
 800adb8:	429a      	cmp	r2, r3
 800adba:	d004      	beq.n	800adc6 <UART_SetConfig+0x7e>
 800adbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800adbe:	681a      	ldr	r2, [r3, #0]
 800adc0:	4bc3      	ldr	r3, [pc, #780]	; (800b0d0 <UART_SetConfig+0x388>)
 800adc2:	429a      	cmp	r2, r3
 800adc4:	d103      	bne.n	800adce <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800adc6:	f7fd fa65 	bl	8008294 <HAL_RCC_GetPCLK2Freq>
 800adca:	6778      	str	r0, [r7, #116]	; 0x74
 800adcc:	e002      	b.n	800add4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800adce:	f7fd fa4d 	bl	800826c <HAL_RCC_GetPCLK1Freq>
 800add2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800add4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800add6:	69db      	ldr	r3, [r3, #28]
 800add8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800addc:	f040 80b6 	bne.w	800af4c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ade0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ade2:	461c      	mov	r4, r3
 800ade4:	f04f 0500 	mov.w	r5, #0
 800ade8:	4622      	mov	r2, r4
 800adea:	462b      	mov	r3, r5
 800adec:	1891      	adds	r1, r2, r2
 800adee:	6439      	str	r1, [r7, #64]	; 0x40
 800adf0:	415b      	adcs	r3, r3
 800adf2:	647b      	str	r3, [r7, #68]	; 0x44
 800adf4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800adf8:	1912      	adds	r2, r2, r4
 800adfa:	eb45 0303 	adc.w	r3, r5, r3
 800adfe:	f04f 0000 	mov.w	r0, #0
 800ae02:	f04f 0100 	mov.w	r1, #0
 800ae06:	00d9      	lsls	r1, r3, #3
 800ae08:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ae0c:	00d0      	lsls	r0, r2, #3
 800ae0e:	4602      	mov	r2, r0
 800ae10:	460b      	mov	r3, r1
 800ae12:	1911      	adds	r1, r2, r4
 800ae14:	6639      	str	r1, [r7, #96]	; 0x60
 800ae16:	416b      	adcs	r3, r5
 800ae18:	667b      	str	r3, [r7, #100]	; 0x64
 800ae1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ae1c:	685b      	ldr	r3, [r3, #4]
 800ae1e:	461a      	mov	r2, r3
 800ae20:	f04f 0300 	mov.w	r3, #0
 800ae24:	1891      	adds	r1, r2, r2
 800ae26:	63b9      	str	r1, [r7, #56]	; 0x38
 800ae28:	415b      	adcs	r3, r3
 800ae2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ae2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ae30:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800ae34:	f7f5 ff38 	bl	8000ca8 <__aeabi_uldivmod>
 800ae38:	4602      	mov	r2, r0
 800ae3a:	460b      	mov	r3, r1
 800ae3c:	4ba5      	ldr	r3, [pc, #660]	; (800b0d4 <UART_SetConfig+0x38c>)
 800ae3e:	fba3 2302 	umull	r2, r3, r3, r2
 800ae42:	095b      	lsrs	r3, r3, #5
 800ae44:	011e      	lsls	r6, r3, #4
 800ae46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ae48:	461c      	mov	r4, r3
 800ae4a:	f04f 0500 	mov.w	r5, #0
 800ae4e:	4622      	mov	r2, r4
 800ae50:	462b      	mov	r3, r5
 800ae52:	1891      	adds	r1, r2, r2
 800ae54:	6339      	str	r1, [r7, #48]	; 0x30
 800ae56:	415b      	adcs	r3, r3
 800ae58:	637b      	str	r3, [r7, #52]	; 0x34
 800ae5a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ae5e:	1912      	adds	r2, r2, r4
 800ae60:	eb45 0303 	adc.w	r3, r5, r3
 800ae64:	f04f 0000 	mov.w	r0, #0
 800ae68:	f04f 0100 	mov.w	r1, #0
 800ae6c:	00d9      	lsls	r1, r3, #3
 800ae6e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ae72:	00d0      	lsls	r0, r2, #3
 800ae74:	4602      	mov	r2, r0
 800ae76:	460b      	mov	r3, r1
 800ae78:	1911      	adds	r1, r2, r4
 800ae7a:	65b9      	str	r1, [r7, #88]	; 0x58
 800ae7c:	416b      	adcs	r3, r5
 800ae7e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ae80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ae82:	685b      	ldr	r3, [r3, #4]
 800ae84:	461a      	mov	r2, r3
 800ae86:	f04f 0300 	mov.w	r3, #0
 800ae8a:	1891      	adds	r1, r2, r2
 800ae8c:	62b9      	str	r1, [r7, #40]	; 0x28
 800ae8e:	415b      	adcs	r3, r3
 800ae90:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ae92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ae96:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800ae9a:	f7f5 ff05 	bl	8000ca8 <__aeabi_uldivmod>
 800ae9e:	4602      	mov	r2, r0
 800aea0:	460b      	mov	r3, r1
 800aea2:	4b8c      	ldr	r3, [pc, #560]	; (800b0d4 <UART_SetConfig+0x38c>)
 800aea4:	fba3 1302 	umull	r1, r3, r3, r2
 800aea8:	095b      	lsrs	r3, r3, #5
 800aeaa:	2164      	movs	r1, #100	; 0x64
 800aeac:	fb01 f303 	mul.w	r3, r1, r3
 800aeb0:	1ad3      	subs	r3, r2, r3
 800aeb2:	00db      	lsls	r3, r3, #3
 800aeb4:	3332      	adds	r3, #50	; 0x32
 800aeb6:	4a87      	ldr	r2, [pc, #540]	; (800b0d4 <UART_SetConfig+0x38c>)
 800aeb8:	fba2 2303 	umull	r2, r3, r2, r3
 800aebc:	095b      	lsrs	r3, r3, #5
 800aebe:	005b      	lsls	r3, r3, #1
 800aec0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800aec4:	441e      	add	r6, r3
 800aec6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aec8:	4618      	mov	r0, r3
 800aeca:	f04f 0100 	mov.w	r1, #0
 800aece:	4602      	mov	r2, r0
 800aed0:	460b      	mov	r3, r1
 800aed2:	1894      	adds	r4, r2, r2
 800aed4:	623c      	str	r4, [r7, #32]
 800aed6:	415b      	adcs	r3, r3
 800aed8:	627b      	str	r3, [r7, #36]	; 0x24
 800aeda:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aede:	1812      	adds	r2, r2, r0
 800aee0:	eb41 0303 	adc.w	r3, r1, r3
 800aee4:	f04f 0400 	mov.w	r4, #0
 800aee8:	f04f 0500 	mov.w	r5, #0
 800aeec:	00dd      	lsls	r5, r3, #3
 800aeee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800aef2:	00d4      	lsls	r4, r2, #3
 800aef4:	4622      	mov	r2, r4
 800aef6:	462b      	mov	r3, r5
 800aef8:	1814      	adds	r4, r2, r0
 800aefa:	653c      	str	r4, [r7, #80]	; 0x50
 800aefc:	414b      	adcs	r3, r1
 800aefe:	657b      	str	r3, [r7, #84]	; 0x54
 800af00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af02:	685b      	ldr	r3, [r3, #4]
 800af04:	461a      	mov	r2, r3
 800af06:	f04f 0300 	mov.w	r3, #0
 800af0a:	1891      	adds	r1, r2, r2
 800af0c:	61b9      	str	r1, [r7, #24]
 800af0e:	415b      	adcs	r3, r3
 800af10:	61fb      	str	r3, [r7, #28]
 800af12:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800af16:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800af1a:	f7f5 fec5 	bl	8000ca8 <__aeabi_uldivmod>
 800af1e:	4602      	mov	r2, r0
 800af20:	460b      	mov	r3, r1
 800af22:	4b6c      	ldr	r3, [pc, #432]	; (800b0d4 <UART_SetConfig+0x38c>)
 800af24:	fba3 1302 	umull	r1, r3, r3, r2
 800af28:	095b      	lsrs	r3, r3, #5
 800af2a:	2164      	movs	r1, #100	; 0x64
 800af2c:	fb01 f303 	mul.w	r3, r1, r3
 800af30:	1ad3      	subs	r3, r2, r3
 800af32:	00db      	lsls	r3, r3, #3
 800af34:	3332      	adds	r3, #50	; 0x32
 800af36:	4a67      	ldr	r2, [pc, #412]	; (800b0d4 <UART_SetConfig+0x38c>)
 800af38:	fba2 2303 	umull	r2, r3, r2, r3
 800af3c:	095b      	lsrs	r3, r3, #5
 800af3e:	f003 0207 	and.w	r2, r3, #7
 800af42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	4432      	add	r2, r6
 800af48:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800af4a:	e0b9      	b.n	800b0c0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800af4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800af4e:	461c      	mov	r4, r3
 800af50:	f04f 0500 	mov.w	r5, #0
 800af54:	4622      	mov	r2, r4
 800af56:	462b      	mov	r3, r5
 800af58:	1891      	adds	r1, r2, r2
 800af5a:	6139      	str	r1, [r7, #16]
 800af5c:	415b      	adcs	r3, r3
 800af5e:	617b      	str	r3, [r7, #20]
 800af60:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800af64:	1912      	adds	r2, r2, r4
 800af66:	eb45 0303 	adc.w	r3, r5, r3
 800af6a:	f04f 0000 	mov.w	r0, #0
 800af6e:	f04f 0100 	mov.w	r1, #0
 800af72:	00d9      	lsls	r1, r3, #3
 800af74:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800af78:	00d0      	lsls	r0, r2, #3
 800af7a:	4602      	mov	r2, r0
 800af7c:	460b      	mov	r3, r1
 800af7e:	eb12 0804 	adds.w	r8, r2, r4
 800af82:	eb43 0905 	adc.w	r9, r3, r5
 800af86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af88:	685b      	ldr	r3, [r3, #4]
 800af8a:	4618      	mov	r0, r3
 800af8c:	f04f 0100 	mov.w	r1, #0
 800af90:	f04f 0200 	mov.w	r2, #0
 800af94:	f04f 0300 	mov.w	r3, #0
 800af98:	008b      	lsls	r3, r1, #2
 800af9a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800af9e:	0082      	lsls	r2, r0, #2
 800afa0:	4640      	mov	r0, r8
 800afa2:	4649      	mov	r1, r9
 800afa4:	f7f5 fe80 	bl	8000ca8 <__aeabi_uldivmod>
 800afa8:	4602      	mov	r2, r0
 800afaa:	460b      	mov	r3, r1
 800afac:	4b49      	ldr	r3, [pc, #292]	; (800b0d4 <UART_SetConfig+0x38c>)
 800afae:	fba3 2302 	umull	r2, r3, r3, r2
 800afb2:	095b      	lsrs	r3, r3, #5
 800afb4:	011e      	lsls	r6, r3, #4
 800afb6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800afb8:	4618      	mov	r0, r3
 800afba:	f04f 0100 	mov.w	r1, #0
 800afbe:	4602      	mov	r2, r0
 800afc0:	460b      	mov	r3, r1
 800afc2:	1894      	adds	r4, r2, r2
 800afc4:	60bc      	str	r4, [r7, #8]
 800afc6:	415b      	adcs	r3, r3
 800afc8:	60fb      	str	r3, [r7, #12]
 800afca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800afce:	1812      	adds	r2, r2, r0
 800afd0:	eb41 0303 	adc.w	r3, r1, r3
 800afd4:	f04f 0400 	mov.w	r4, #0
 800afd8:	f04f 0500 	mov.w	r5, #0
 800afdc:	00dd      	lsls	r5, r3, #3
 800afde:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800afe2:	00d4      	lsls	r4, r2, #3
 800afe4:	4622      	mov	r2, r4
 800afe6:	462b      	mov	r3, r5
 800afe8:	1814      	adds	r4, r2, r0
 800afea:	64bc      	str	r4, [r7, #72]	; 0x48
 800afec:	414b      	adcs	r3, r1
 800afee:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aff0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aff2:	685b      	ldr	r3, [r3, #4]
 800aff4:	4618      	mov	r0, r3
 800aff6:	f04f 0100 	mov.w	r1, #0
 800affa:	f04f 0200 	mov.w	r2, #0
 800affe:	f04f 0300 	mov.w	r3, #0
 800b002:	008b      	lsls	r3, r1, #2
 800b004:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b008:	0082      	lsls	r2, r0, #2
 800b00a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800b00e:	f7f5 fe4b 	bl	8000ca8 <__aeabi_uldivmod>
 800b012:	4602      	mov	r2, r0
 800b014:	460b      	mov	r3, r1
 800b016:	4b2f      	ldr	r3, [pc, #188]	; (800b0d4 <UART_SetConfig+0x38c>)
 800b018:	fba3 1302 	umull	r1, r3, r3, r2
 800b01c:	095b      	lsrs	r3, r3, #5
 800b01e:	2164      	movs	r1, #100	; 0x64
 800b020:	fb01 f303 	mul.w	r3, r1, r3
 800b024:	1ad3      	subs	r3, r2, r3
 800b026:	011b      	lsls	r3, r3, #4
 800b028:	3332      	adds	r3, #50	; 0x32
 800b02a:	4a2a      	ldr	r2, [pc, #168]	; (800b0d4 <UART_SetConfig+0x38c>)
 800b02c:	fba2 2303 	umull	r2, r3, r2, r3
 800b030:	095b      	lsrs	r3, r3, #5
 800b032:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b036:	441e      	add	r6, r3
 800b038:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b03a:	4618      	mov	r0, r3
 800b03c:	f04f 0100 	mov.w	r1, #0
 800b040:	4602      	mov	r2, r0
 800b042:	460b      	mov	r3, r1
 800b044:	1894      	adds	r4, r2, r2
 800b046:	603c      	str	r4, [r7, #0]
 800b048:	415b      	adcs	r3, r3
 800b04a:	607b      	str	r3, [r7, #4]
 800b04c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b050:	1812      	adds	r2, r2, r0
 800b052:	eb41 0303 	adc.w	r3, r1, r3
 800b056:	f04f 0400 	mov.w	r4, #0
 800b05a:	f04f 0500 	mov.w	r5, #0
 800b05e:	00dd      	lsls	r5, r3, #3
 800b060:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b064:	00d4      	lsls	r4, r2, #3
 800b066:	4622      	mov	r2, r4
 800b068:	462b      	mov	r3, r5
 800b06a:	eb12 0a00 	adds.w	sl, r2, r0
 800b06e:	eb43 0b01 	adc.w	fp, r3, r1
 800b072:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b074:	685b      	ldr	r3, [r3, #4]
 800b076:	4618      	mov	r0, r3
 800b078:	f04f 0100 	mov.w	r1, #0
 800b07c:	f04f 0200 	mov.w	r2, #0
 800b080:	f04f 0300 	mov.w	r3, #0
 800b084:	008b      	lsls	r3, r1, #2
 800b086:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b08a:	0082      	lsls	r2, r0, #2
 800b08c:	4650      	mov	r0, sl
 800b08e:	4659      	mov	r1, fp
 800b090:	f7f5 fe0a 	bl	8000ca8 <__aeabi_uldivmod>
 800b094:	4602      	mov	r2, r0
 800b096:	460b      	mov	r3, r1
 800b098:	4b0e      	ldr	r3, [pc, #56]	; (800b0d4 <UART_SetConfig+0x38c>)
 800b09a:	fba3 1302 	umull	r1, r3, r3, r2
 800b09e:	095b      	lsrs	r3, r3, #5
 800b0a0:	2164      	movs	r1, #100	; 0x64
 800b0a2:	fb01 f303 	mul.w	r3, r1, r3
 800b0a6:	1ad3      	subs	r3, r2, r3
 800b0a8:	011b      	lsls	r3, r3, #4
 800b0aa:	3332      	adds	r3, #50	; 0x32
 800b0ac:	4a09      	ldr	r2, [pc, #36]	; (800b0d4 <UART_SetConfig+0x38c>)
 800b0ae:	fba2 2303 	umull	r2, r3, r2, r3
 800b0b2:	095b      	lsrs	r3, r3, #5
 800b0b4:	f003 020f 	and.w	r2, r3, #15
 800b0b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	4432      	add	r2, r6
 800b0be:	609a      	str	r2, [r3, #8]
}
 800b0c0:	bf00      	nop
 800b0c2:	377c      	adds	r7, #124	; 0x7c
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0ca:	bf00      	nop
 800b0cc:	40011000 	.word	0x40011000
 800b0d0:	40011400 	.word	0x40011400
 800b0d4:	51eb851f 	.word	0x51eb851f

0800b0d8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b0d8:	b480      	push	{r7}
 800b0da:	b087      	sub	sp, #28
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	60f8      	str	r0, [r7, #12]
 800b0e0:	60b9      	str	r1, [r7, #8]
 800b0e2:	4613      	mov	r3, r2
 800b0e4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b0e6:	79fb      	ldrb	r3, [r7, #7]
 800b0e8:	2b02      	cmp	r3, #2
 800b0ea:	d165      	bne.n	800b1b8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	4a41      	ldr	r2, [pc, #260]	; (800b1f4 <USB_SetTurnaroundTime+0x11c>)
 800b0f0:	4293      	cmp	r3, r2
 800b0f2:	d906      	bls.n	800b102 <USB_SetTurnaroundTime+0x2a>
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	4a40      	ldr	r2, [pc, #256]	; (800b1f8 <USB_SetTurnaroundTime+0x120>)
 800b0f8:	4293      	cmp	r3, r2
 800b0fa:	d202      	bcs.n	800b102 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b0fc:	230f      	movs	r3, #15
 800b0fe:	617b      	str	r3, [r7, #20]
 800b100:	e062      	b.n	800b1c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b102:	68bb      	ldr	r3, [r7, #8]
 800b104:	4a3c      	ldr	r2, [pc, #240]	; (800b1f8 <USB_SetTurnaroundTime+0x120>)
 800b106:	4293      	cmp	r3, r2
 800b108:	d306      	bcc.n	800b118 <USB_SetTurnaroundTime+0x40>
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	4a3b      	ldr	r2, [pc, #236]	; (800b1fc <USB_SetTurnaroundTime+0x124>)
 800b10e:	4293      	cmp	r3, r2
 800b110:	d202      	bcs.n	800b118 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b112:	230e      	movs	r3, #14
 800b114:	617b      	str	r3, [r7, #20]
 800b116:	e057      	b.n	800b1c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b118:	68bb      	ldr	r3, [r7, #8]
 800b11a:	4a38      	ldr	r2, [pc, #224]	; (800b1fc <USB_SetTurnaroundTime+0x124>)
 800b11c:	4293      	cmp	r3, r2
 800b11e:	d306      	bcc.n	800b12e <USB_SetTurnaroundTime+0x56>
 800b120:	68bb      	ldr	r3, [r7, #8]
 800b122:	4a37      	ldr	r2, [pc, #220]	; (800b200 <USB_SetTurnaroundTime+0x128>)
 800b124:	4293      	cmp	r3, r2
 800b126:	d202      	bcs.n	800b12e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b128:	230d      	movs	r3, #13
 800b12a:	617b      	str	r3, [r7, #20]
 800b12c:	e04c      	b.n	800b1c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b12e:	68bb      	ldr	r3, [r7, #8]
 800b130:	4a33      	ldr	r2, [pc, #204]	; (800b200 <USB_SetTurnaroundTime+0x128>)
 800b132:	4293      	cmp	r3, r2
 800b134:	d306      	bcc.n	800b144 <USB_SetTurnaroundTime+0x6c>
 800b136:	68bb      	ldr	r3, [r7, #8]
 800b138:	4a32      	ldr	r2, [pc, #200]	; (800b204 <USB_SetTurnaroundTime+0x12c>)
 800b13a:	4293      	cmp	r3, r2
 800b13c:	d802      	bhi.n	800b144 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b13e:	230c      	movs	r3, #12
 800b140:	617b      	str	r3, [r7, #20]
 800b142:	e041      	b.n	800b1c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b144:	68bb      	ldr	r3, [r7, #8]
 800b146:	4a2f      	ldr	r2, [pc, #188]	; (800b204 <USB_SetTurnaroundTime+0x12c>)
 800b148:	4293      	cmp	r3, r2
 800b14a:	d906      	bls.n	800b15a <USB_SetTurnaroundTime+0x82>
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	4a2e      	ldr	r2, [pc, #184]	; (800b208 <USB_SetTurnaroundTime+0x130>)
 800b150:	4293      	cmp	r3, r2
 800b152:	d802      	bhi.n	800b15a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b154:	230b      	movs	r3, #11
 800b156:	617b      	str	r3, [r7, #20]
 800b158:	e036      	b.n	800b1c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b15a:	68bb      	ldr	r3, [r7, #8]
 800b15c:	4a2a      	ldr	r2, [pc, #168]	; (800b208 <USB_SetTurnaroundTime+0x130>)
 800b15e:	4293      	cmp	r3, r2
 800b160:	d906      	bls.n	800b170 <USB_SetTurnaroundTime+0x98>
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	4a29      	ldr	r2, [pc, #164]	; (800b20c <USB_SetTurnaroundTime+0x134>)
 800b166:	4293      	cmp	r3, r2
 800b168:	d802      	bhi.n	800b170 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b16a:	230a      	movs	r3, #10
 800b16c:	617b      	str	r3, [r7, #20]
 800b16e:	e02b      	b.n	800b1c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	4a26      	ldr	r2, [pc, #152]	; (800b20c <USB_SetTurnaroundTime+0x134>)
 800b174:	4293      	cmp	r3, r2
 800b176:	d906      	bls.n	800b186 <USB_SetTurnaroundTime+0xae>
 800b178:	68bb      	ldr	r3, [r7, #8]
 800b17a:	4a25      	ldr	r2, [pc, #148]	; (800b210 <USB_SetTurnaroundTime+0x138>)
 800b17c:	4293      	cmp	r3, r2
 800b17e:	d202      	bcs.n	800b186 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b180:	2309      	movs	r3, #9
 800b182:	617b      	str	r3, [r7, #20]
 800b184:	e020      	b.n	800b1c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	4a21      	ldr	r2, [pc, #132]	; (800b210 <USB_SetTurnaroundTime+0x138>)
 800b18a:	4293      	cmp	r3, r2
 800b18c:	d306      	bcc.n	800b19c <USB_SetTurnaroundTime+0xc4>
 800b18e:	68bb      	ldr	r3, [r7, #8]
 800b190:	4a20      	ldr	r2, [pc, #128]	; (800b214 <USB_SetTurnaroundTime+0x13c>)
 800b192:	4293      	cmp	r3, r2
 800b194:	d802      	bhi.n	800b19c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b196:	2308      	movs	r3, #8
 800b198:	617b      	str	r3, [r7, #20]
 800b19a:	e015      	b.n	800b1c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	4a1d      	ldr	r2, [pc, #116]	; (800b214 <USB_SetTurnaroundTime+0x13c>)
 800b1a0:	4293      	cmp	r3, r2
 800b1a2:	d906      	bls.n	800b1b2 <USB_SetTurnaroundTime+0xda>
 800b1a4:	68bb      	ldr	r3, [r7, #8]
 800b1a6:	4a1c      	ldr	r2, [pc, #112]	; (800b218 <USB_SetTurnaroundTime+0x140>)
 800b1a8:	4293      	cmp	r3, r2
 800b1aa:	d202      	bcs.n	800b1b2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b1ac:	2307      	movs	r3, #7
 800b1ae:	617b      	str	r3, [r7, #20]
 800b1b0:	e00a      	b.n	800b1c8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b1b2:	2306      	movs	r3, #6
 800b1b4:	617b      	str	r3, [r7, #20]
 800b1b6:	e007      	b.n	800b1c8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b1b8:	79fb      	ldrb	r3, [r7, #7]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d102      	bne.n	800b1c4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b1be:	2309      	movs	r3, #9
 800b1c0:	617b      	str	r3, [r7, #20]
 800b1c2:	e001      	b.n	800b1c8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b1c4:	2309      	movs	r3, #9
 800b1c6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	68db      	ldr	r3, [r3, #12]
 800b1cc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	68da      	ldr	r2, [r3, #12]
 800b1d8:	697b      	ldr	r3, [r7, #20]
 800b1da:	029b      	lsls	r3, r3, #10
 800b1dc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800b1e0:	431a      	orrs	r2, r3
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b1e6:	2300      	movs	r3, #0
}
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	371c      	adds	r7, #28
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f2:	4770      	bx	lr
 800b1f4:	00d8acbf 	.word	0x00d8acbf
 800b1f8:	00e4e1c0 	.word	0x00e4e1c0
 800b1fc:	00f42400 	.word	0x00f42400
 800b200:	01067380 	.word	0x01067380
 800b204:	011a499f 	.word	0x011a499f
 800b208:	01312cff 	.word	0x01312cff
 800b20c:	014ca43f 	.word	0x014ca43f
 800b210:	016e3600 	.word	0x016e3600
 800b214:	01a6ab1f 	.word	0x01a6ab1f
 800b218:	01e84800 	.word	0x01e84800

0800b21c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b21c:	b480      	push	{r7}
 800b21e:	b085      	sub	sp, #20
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
 800b224:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b226:	2300      	movs	r3, #0
 800b228:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	019b      	lsls	r3, r3, #6
 800b22e:	f043 0220 	orr.w	r2, r3, #32
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	3301      	adds	r3, #1
 800b23a:	60fb      	str	r3, [r7, #12]
 800b23c:	4a08      	ldr	r2, [pc, #32]	; (800b260 <USB_FlushTxFifo+0x44>)
 800b23e:	4293      	cmp	r3, r2
 800b240:	d901      	bls.n	800b246 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800b242:	2303      	movs	r3, #3
 800b244:	e006      	b.n	800b254 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	691b      	ldr	r3, [r3, #16]
 800b24a:	f003 0320 	and.w	r3, r3, #32
 800b24e:	2b20      	cmp	r3, #32
 800b250:	d0f1      	beq.n	800b236 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800b252:	2300      	movs	r3, #0
}
 800b254:	4618      	mov	r0, r3
 800b256:	3714      	adds	r7, #20
 800b258:	46bd      	mov	sp, r7
 800b25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25e:	4770      	bx	lr
 800b260:	00030d40 	.word	0x00030d40

0800b264 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800b264:	b480      	push	{r7}
 800b266:	b087      	sub	sp, #28
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b270:	693b      	ldr	r3, [r7, #16]
 800b272:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b276:	689b      	ldr	r3, [r3, #8]
 800b278:	f003 0306 	and.w	r3, r3, #6
 800b27c:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d102      	bne.n	800b28a <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b284:	2300      	movs	r3, #0
 800b286:	75fb      	strb	r3, [r7, #23]
 800b288:	e00a      	b.n	800b2a0 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	2b02      	cmp	r3, #2
 800b28e:	d002      	beq.n	800b296 <USB_GetDevSpeed+0x32>
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	2b06      	cmp	r3, #6
 800b294:	d102      	bne.n	800b29c <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b296:	2302      	movs	r3, #2
 800b298:	75fb      	strb	r3, [r7, #23]
 800b29a:	e001      	b.n	800b2a0 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b29c:	230f      	movs	r3, #15
 800b29e:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b2a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	371c      	adds	r7, #28
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ac:	4770      	bx	lr

0800b2ae <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b2ae:	b480      	push	{r7}
 800b2b0:	b085      	sub	sp, #20
 800b2b2:	af00      	add	r7, sp, #0
 800b2b4:	6078      	str	r0, [r7, #4]
 800b2b6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b2bc:	683b      	ldr	r3, [r7, #0]
 800b2be:	781b      	ldrb	r3, [r3, #0]
 800b2c0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	785b      	ldrb	r3, [r3, #1]
 800b2c6:	2b01      	cmp	r3, #1
 800b2c8:	d13a      	bne.n	800b340 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2d0:	69da      	ldr	r2, [r3, #28]
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	781b      	ldrb	r3, [r3, #0]
 800b2d6:	f003 030f 	and.w	r3, r3, #15
 800b2da:	2101      	movs	r1, #1
 800b2dc:	fa01 f303 	lsl.w	r3, r1, r3
 800b2e0:	b29b      	uxth	r3, r3
 800b2e2:	68f9      	ldr	r1, [r7, #12]
 800b2e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b2e8:	4313      	orrs	r3, r2
 800b2ea:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b2ec:	68bb      	ldr	r3, [r7, #8]
 800b2ee:	015a      	lsls	r2, r3, #5
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	4413      	add	r3, r2
 800b2f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d155      	bne.n	800b3ae <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	015a      	lsls	r2, r3, #5
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	4413      	add	r3, r2
 800b30a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b30e:	681a      	ldr	r2, [r3, #0]
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	689b      	ldr	r3, [r3, #8]
 800b314:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	78db      	ldrb	r3, [r3, #3]
 800b31c:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b31e:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	059b      	lsls	r3, r3, #22
 800b324:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b326:	4313      	orrs	r3, r2
 800b328:	68ba      	ldr	r2, [r7, #8]
 800b32a:	0151      	lsls	r1, r2, #5
 800b32c:	68fa      	ldr	r2, [r7, #12]
 800b32e:	440a      	add	r2, r1
 800b330:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b338:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b33c:	6013      	str	r3, [r2, #0]
 800b33e:	e036      	b.n	800b3ae <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b346:	69da      	ldr	r2, [r3, #28]
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	781b      	ldrb	r3, [r3, #0]
 800b34c:	f003 030f 	and.w	r3, r3, #15
 800b350:	2101      	movs	r1, #1
 800b352:	fa01 f303 	lsl.w	r3, r1, r3
 800b356:	041b      	lsls	r3, r3, #16
 800b358:	68f9      	ldr	r1, [r7, #12]
 800b35a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b35e:	4313      	orrs	r3, r2
 800b360:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b362:	68bb      	ldr	r3, [r7, #8]
 800b364:	015a      	lsls	r2, r3, #5
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	4413      	add	r3, r2
 800b36a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b374:	2b00      	cmp	r3, #0
 800b376:	d11a      	bne.n	800b3ae <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b378:	68bb      	ldr	r3, [r7, #8]
 800b37a:	015a      	lsls	r2, r3, #5
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	4413      	add	r3, r2
 800b380:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b384:	681a      	ldr	r2, [r3, #0]
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	689b      	ldr	r3, [r3, #8]
 800b38a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	78db      	ldrb	r3, [r3, #3]
 800b392:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b394:	430b      	orrs	r3, r1
 800b396:	4313      	orrs	r3, r2
 800b398:	68ba      	ldr	r2, [r7, #8]
 800b39a:	0151      	lsls	r1, r2, #5
 800b39c:	68fa      	ldr	r2, [r7, #12]
 800b39e:	440a      	add	r2, r1
 800b3a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b3a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b3a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b3ac:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b3ae:	2300      	movs	r3, #0
}
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	3714      	adds	r7, #20
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ba:	4770      	bx	lr

0800b3bc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b08a      	sub	sp, #40	; 0x28
 800b3c0:	af02      	add	r7, sp, #8
 800b3c2:	60f8      	str	r0, [r7, #12]
 800b3c4:	60b9      	str	r1, [r7, #8]
 800b3c6:	4613      	mov	r3, r2
 800b3c8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b3ce:	68bb      	ldr	r3, [r7, #8]
 800b3d0:	781b      	ldrb	r3, [r3, #0]
 800b3d2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	785b      	ldrb	r3, [r3, #1]
 800b3d8:	2b01      	cmp	r3, #1
 800b3da:	f040 815c 	bne.w	800b696 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b3de:	68bb      	ldr	r3, [r7, #8]
 800b3e0:	695b      	ldr	r3, [r3, #20]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d132      	bne.n	800b44c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b3e6:	69bb      	ldr	r3, [r7, #24]
 800b3e8:	015a      	lsls	r2, r3, #5
 800b3ea:	69fb      	ldr	r3, [r7, #28]
 800b3ec:	4413      	add	r3, r2
 800b3ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3f2:	691b      	ldr	r3, [r3, #16]
 800b3f4:	69ba      	ldr	r2, [r7, #24]
 800b3f6:	0151      	lsls	r1, r2, #5
 800b3f8:	69fa      	ldr	r2, [r7, #28]
 800b3fa:	440a      	add	r2, r1
 800b3fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b400:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b404:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b408:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b40a:	69bb      	ldr	r3, [r7, #24]
 800b40c:	015a      	lsls	r2, r3, #5
 800b40e:	69fb      	ldr	r3, [r7, #28]
 800b410:	4413      	add	r3, r2
 800b412:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b416:	691b      	ldr	r3, [r3, #16]
 800b418:	69ba      	ldr	r2, [r7, #24]
 800b41a:	0151      	lsls	r1, r2, #5
 800b41c:	69fa      	ldr	r2, [r7, #28]
 800b41e:	440a      	add	r2, r1
 800b420:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b424:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b428:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b42a:	69bb      	ldr	r3, [r7, #24]
 800b42c:	015a      	lsls	r2, r3, #5
 800b42e:	69fb      	ldr	r3, [r7, #28]
 800b430:	4413      	add	r3, r2
 800b432:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b436:	691b      	ldr	r3, [r3, #16]
 800b438:	69ba      	ldr	r2, [r7, #24]
 800b43a:	0151      	lsls	r1, r2, #5
 800b43c:	69fa      	ldr	r2, [r7, #28]
 800b43e:	440a      	add	r2, r1
 800b440:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b444:	0cdb      	lsrs	r3, r3, #19
 800b446:	04db      	lsls	r3, r3, #19
 800b448:	6113      	str	r3, [r2, #16]
 800b44a:	e074      	b.n	800b536 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b44c:	69bb      	ldr	r3, [r7, #24]
 800b44e:	015a      	lsls	r2, r3, #5
 800b450:	69fb      	ldr	r3, [r7, #28]
 800b452:	4413      	add	r3, r2
 800b454:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b458:	691b      	ldr	r3, [r3, #16]
 800b45a:	69ba      	ldr	r2, [r7, #24]
 800b45c:	0151      	lsls	r1, r2, #5
 800b45e:	69fa      	ldr	r2, [r7, #28]
 800b460:	440a      	add	r2, r1
 800b462:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b466:	0cdb      	lsrs	r3, r3, #19
 800b468:	04db      	lsls	r3, r3, #19
 800b46a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b46c:	69bb      	ldr	r3, [r7, #24]
 800b46e:	015a      	lsls	r2, r3, #5
 800b470:	69fb      	ldr	r3, [r7, #28]
 800b472:	4413      	add	r3, r2
 800b474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b478:	691b      	ldr	r3, [r3, #16]
 800b47a:	69ba      	ldr	r2, [r7, #24]
 800b47c:	0151      	lsls	r1, r2, #5
 800b47e:	69fa      	ldr	r2, [r7, #28]
 800b480:	440a      	add	r2, r1
 800b482:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b486:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b48a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b48e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800b490:	69bb      	ldr	r3, [r7, #24]
 800b492:	015a      	lsls	r2, r3, #5
 800b494:	69fb      	ldr	r3, [r7, #28]
 800b496:	4413      	add	r3, r2
 800b498:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b49c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b49e:	68bb      	ldr	r3, [r7, #8]
 800b4a0:	6959      	ldr	r1, [r3, #20]
 800b4a2:	68bb      	ldr	r3, [r7, #8]
 800b4a4:	689b      	ldr	r3, [r3, #8]
 800b4a6:	440b      	add	r3, r1
 800b4a8:	1e59      	subs	r1, r3, #1
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	689b      	ldr	r3, [r3, #8]
 800b4ae:	fbb1 f3f3 	udiv	r3, r1, r3
 800b4b2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800b4b4:	4b9d      	ldr	r3, [pc, #628]	; (800b72c <USB_EPStartXfer+0x370>)
 800b4b6:	400b      	ands	r3, r1
 800b4b8:	69b9      	ldr	r1, [r7, #24]
 800b4ba:	0148      	lsls	r0, r1, #5
 800b4bc:	69f9      	ldr	r1, [r7, #28]
 800b4be:	4401      	add	r1, r0
 800b4c0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b4c4:	4313      	orrs	r3, r2
 800b4c6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b4c8:	69bb      	ldr	r3, [r7, #24]
 800b4ca:	015a      	lsls	r2, r3, #5
 800b4cc:	69fb      	ldr	r3, [r7, #28]
 800b4ce:	4413      	add	r3, r2
 800b4d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4d4:	691a      	ldr	r2, [r3, #16]
 800b4d6:	68bb      	ldr	r3, [r7, #8]
 800b4d8:	695b      	ldr	r3, [r3, #20]
 800b4da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b4de:	69b9      	ldr	r1, [r7, #24]
 800b4e0:	0148      	lsls	r0, r1, #5
 800b4e2:	69f9      	ldr	r1, [r7, #28]
 800b4e4:	4401      	add	r1, r0
 800b4e6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b4ea:	4313      	orrs	r3, r2
 800b4ec:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800b4ee:	68bb      	ldr	r3, [r7, #8]
 800b4f0:	78db      	ldrb	r3, [r3, #3]
 800b4f2:	2b01      	cmp	r3, #1
 800b4f4:	d11f      	bne.n	800b536 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b4f6:	69bb      	ldr	r3, [r7, #24]
 800b4f8:	015a      	lsls	r2, r3, #5
 800b4fa:	69fb      	ldr	r3, [r7, #28]
 800b4fc:	4413      	add	r3, r2
 800b4fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b502:	691b      	ldr	r3, [r3, #16]
 800b504:	69ba      	ldr	r2, [r7, #24]
 800b506:	0151      	lsls	r1, r2, #5
 800b508:	69fa      	ldr	r2, [r7, #28]
 800b50a:	440a      	add	r2, r1
 800b50c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b510:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800b514:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800b516:	69bb      	ldr	r3, [r7, #24]
 800b518:	015a      	lsls	r2, r3, #5
 800b51a:	69fb      	ldr	r3, [r7, #28]
 800b51c:	4413      	add	r3, r2
 800b51e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b522:	691b      	ldr	r3, [r3, #16]
 800b524:	69ba      	ldr	r2, [r7, #24]
 800b526:	0151      	lsls	r1, r2, #5
 800b528:	69fa      	ldr	r2, [r7, #28]
 800b52a:	440a      	add	r2, r1
 800b52c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b530:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b534:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800b536:	79fb      	ldrb	r3, [r7, #7]
 800b538:	2b01      	cmp	r3, #1
 800b53a:	d14b      	bne.n	800b5d4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b53c:	68bb      	ldr	r3, [r7, #8]
 800b53e:	691b      	ldr	r3, [r3, #16]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d009      	beq.n	800b558 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b544:	69bb      	ldr	r3, [r7, #24]
 800b546:	015a      	lsls	r2, r3, #5
 800b548:	69fb      	ldr	r3, [r7, #28]
 800b54a:	4413      	add	r3, r2
 800b54c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b550:	461a      	mov	r2, r3
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	691b      	ldr	r3, [r3, #16]
 800b556:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b558:	68bb      	ldr	r3, [r7, #8]
 800b55a:	78db      	ldrb	r3, [r3, #3]
 800b55c:	2b01      	cmp	r3, #1
 800b55e:	d128      	bne.n	800b5b2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b560:	69fb      	ldr	r3, [r7, #28]
 800b562:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b566:	689b      	ldr	r3, [r3, #8]
 800b568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d110      	bne.n	800b592 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b570:	69bb      	ldr	r3, [r7, #24]
 800b572:	015a      	lsls	r2, r3, #5
 800b574:	69fb      	ldr	r3, [r7, #28]
 800b576:	4413      	add	r3, r2
 800b578:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	69ba      	ldr	r2, [r7, #24]
 800b580:	0151      	lsls	r1, r2, #5
 800b582:	69fa      	ldr	r2, [r7, #28]
 800b584:	440a      	add	r2, r1
 800b586:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b58a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b58e:	6013      	str	r3, [r2, #0]
 800b590:	e00f      	b.n	800b5b2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b592:	69bb      	ldr	r3, [r7, #24]
 800b594:	015a      	lsls	r2, r3, #5
 800b596:	69fb      	ldr	r3, [r7, #28]
 800b598:	4413      	add	r3, r2
 800b59a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	69ba      	ldr	r2, [r7, #24]
 800b5a2:	0151      	lsls	r1, r2, #5
 800b5a4:	69fa      	ldr	r2, [r7, #28]
 800b5a6:	440a      	add	r2, r1
 800b5a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b5ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b5b0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b5b2:	69bb      	ldr	r3, [r7, #24]
 800b5b4:	015a      	lsls	r2, r3, #5
 800b5b6:	69fb      	ldr	r3, [r7, #28]
 800b5b8:	4413      	add	r3, r2
 800b5ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	69ba      	ldr	r2, [r7, #24]
 800b5c2:	0151      	lsls	r1, r2, #5
 800b5c4:	69fa      	ldr	r2, [r7, #28]
 800b5c6:	440a      	add	r2, r1
 800b5c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b5cc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b5d0:	6013      	str	r3, [r2, #0]
 800b5d2:	e12f      	b.n	800b834 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b5d4:	69bb      	ldr	r3, [r7, #24]
 800b5d6:	015a      	lsls	r2, r3, #5
 800b5d8:	69fb      	ldr	r3, [r7, #28]
 800b5da:	4413      	add	r3, r2
 800b5dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	69ba      	ldr	r2, [r7, #24]
 800b5e4:	0151      	lsls	r1, r2, #5
 800b5e6:	69fa      	ldr	r2, [r7, #28]
 800b5e8:	440a      	add	r2, r1
 800b5ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b5ee:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b5f2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b5f4:	68bb      	ldr	r3, [r7, #8]
 800b5f6:	78db      	ldrb	r3, [r3, #3]
 800b5f8:	2b01      	cmp	r3, #1
 800b5fa:	d015      	beq.n	800b628 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b5fc:	68bb      	ldr	r3, [r7, #8]
 800b5fe:	695b      	ldr	r3, [r3, #20]
 800b600:	2b00      	cmp	r3, #0
 800b602:	f000 8117 	beq.w	800b834 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b606:	69fb      	ldr	r3, [r7, #28]
 800b608:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b60c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b60e:	68bb      	ldr	r3, [r7, #8]
 800b610:	781b      	ldrb	r3, [r3, #0]
 800b612:	f003 030f 	and.w	r3, r3, #15
 800b616:	2101      	movs	r1, #1
 800b618:	fa01 f303 	lsl.w	r3, r1, r3
 800b61c:	69f9      	ldr	r1, [r7, #28]
 800b61e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b622:	4313      	orrs	r3, r2
 800b624:	634b      	str	r3, [r1, #52]	; 0x34
 800b626:	e105      	b.n	800b834 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b628:	69fb      	ldr	r3, [r7, #28]
 800b62a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b62e:	689b      	ldr	r3, [r3, #8]
 800b630:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b634:	2b00      	cmp	r3, #0
 800b636:	d110      	bne.n	800b65a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b638:	69bb      	ldr	r3, [r7, #24]
 800b63a:	015a      	lsls	r2, r3, #5
 800b63c:	69fb      	ldr	r3, [r7, #28]
 800b63e:	4413      	add	r3, r2
 800b640:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	69ba      	ldr	r2, [r7, #24]
 800b648:	0151      	lsls	r1, r2, #5
 800b64a:	69fa      	ldr	r2, [r7, #28]
 800b64c:	440a      	add	r2, r1
 800b64e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b652:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b656:	6013      	str	r3, [r2, #0]
 800b658:	e00f      	b.n	800b67a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b65a:	69bb      	ldr	r3, [r7, #24]
 800b65c:	015a      	lsls	r2, r3, #5
 800b65e:	69fb      	ldr	r3, [r7, #28]
 800b660:	4413      	add	r3, r2
 800b662:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	69ba      	ldr	r2, [r7, #24]
 800b66a:	0151      	lsls	r1, r2, #5
 800b66c:	69fa      	ldr	r2, [r7, #28]
 800b66e:	440a      	add	r2, r1
 800b670:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b674:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b678:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	68d9      	ldr	r1, [r3, #12]
 800b67e:	68bb      	ldr	r3, [r7, #8]
 800b680:	781a      	ldrb	r2, [r3, #0]
 800b682:	68bb      	ldr	r3, [r7, #8]
 800b684:	695b      	ldr	r3, [r3, #20]
 800b686:	b298      	uxth	r0, r3
 800b688:	79fb      	ldrb	r3, [r7, #7]
 800b68a:	9300      	str	r3, [sp, #0]
 800b68c:	4603      	mov	r3, r0
 800b68e:	68f8      	ldr	r0, [r7, #12]
 800b690:	f000 fa2b 	bl	800baea <USB_WritePacket>
 800b694:	e0ce      	b.n	800b834 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b696:	69bb      	ldr	r3, [r7, #24]
 800b698:	015a      	lsls	r2, r3, #5
 800b69a:	69fb      	ldr	r3, [r7, #28]
 800b69c:	4413      	add	r3, r2
 800b69e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6a2:	691b      	ldr	r3, [r3, #16]
 800b6a4:	69ba      	ldr	r2, [r7, #24]
 800b6a6:	0151      	lsls	r1, r2, #5
 800b6a8:	69fa      	ldr	r2, [r7, #28]
 800b6aa:	440a      	add	r2, r1
 800b6ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6b0:	0cdb      	lsrs	r3, r3, #19
 800b6b2:	04db      	lsls	r3, r3, #19
 800b6b4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b6b6:	69bb      	ldr	r3, [r7, #24]
 800b6b8:	015a      	lsls	r2, r3, #5
 800b6ba:	69fb      	ldr	r3, [r7, #28]
 800b6bc:	4413      	add	r3, r2
 800b6be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6c2:	691b      	ldr	r3, [r3, #16]
 800b6c4:	69ba      	ldr	r2, [r7, #24]
 800b6c6:	0151      	lsls	r1, r2, #5
 800b6c8:	69fa      	ldr	r2, [r7, #28]
 800b6ca:	440a      	add	r2, r1
 800b6cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6d0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b6d4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b6d8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800b6da:	68bb      	ldr	r3, [r7, #8]
 800b6dc:	695b      	ldr	r3, [r3, #20]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d126      	bne.n	800b730 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b6e2:	69bb      	ldr	r3, [r7, #24]
 800b6e4:	015a      	lsls	r2, r3, #5
 800b6e6:	69fb      	ldr	r3, [r7, #28]
 800b6e8:	4413      	add	r3, r2
 800b6ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6ee:	691a      	ldr	r2, [r3, #16]
 800b6f0:	68bb      	ldr	r3, [r7, #8]
 800b6f2:	689b      	ldr	r3, [r3, #8]
 800b6f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b6f8:	69b9      	ldr	r1, [r7, #24]
 800b6fa:	0148      	lsls	r0, r1, #5
 800b6fc:	69f9      	ldr	r1, [r7, #28]
 800b6fe:	4401      	add	r1, r0
 800b700:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b704:	4313      	orrs	r3, r2
 800b706:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b708:	69bb      	ldr	r3, [r7, #24]
 800b70a:	015a      	lsls	r2, r3, #5
 800b70c:	69fb      	ldr	r3, [r7, #28]
 800b70e:	4413      	add	r3, r2
 800b710:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b714:	691b      	ldr	r3, [r3, #16]
 800b716:	69ba      	ldr	r2, [r7, #24]
 800b718:	0151      	lsls	r1, r2, #5
 800b71a:	69fa      	ldr	r2, [r7, #28]
 800b71c:	440a      	add	r2, r1
 800b71e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b722:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b726:	6113      	str	r3, [r2, #16]
 800b728:	e036      	b.n	800b798 <USB_EPStartXfer+0x3dc>
 800b72a:	bf00      	nop
 800b72c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	695a      	ldr	r2, [r3, #20]
 800b734:	68bb      	ldr	r3, [r7, #8]
 800b736:	689b      	ldr	r3, [r3, #8]
 800b738:	4413      	add	r3, r2
 800b73a:	1e5a      	subs	r2, r3, #1
 800b73c:	68bb      	ldr	r3, [r7, #8]
 800b73e:	689b      	ldr	r3, [r3, #8]
 800b740:	fbb2 f3f3 	udiv	r3, r2, r3
 800b744:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b746:	69bb      	ldr	r3, [r7, #24]
 800b748:	015a      	lsls	r2, r3, #5
 800b74a:	69fb      	ldr	r3, [r7, #28]
 800b74c:	4413      	add	r3, r2
 800b74e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b752:	691a      	ldr	r2, [r3, #16]
 800b754:	8afb      	ldrh	r3, [r7, #22]
 800b756:	04d9      	lsls	r1, r3, #19
 800b758:	4b39      	ldr	r3, [pc, #228]	; (800b840 <USB_EPStartXfer+0x484>)
 800b75a:	400b      	ands	r3, r1
 800b75c:	69b9      	ldr	r1, [r7, #24]
 800b75e:	0148      	lsls	r0, r1, #5
 800b760:	69f9      	ldr	r1, [r7, #28]
 800b762:	4401      	add	r1, r0
 800b764:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b768:	4313      	orrs	r3, r2
 800b76a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800b76c:	69bb      	ldr	r3, [r7, #24]
 800b76e:	015a      	lsls	r2, r3, #5
 800b770:	69fb      	ldr	r3, [r7, #28]
 800b772:	4413      	add	r3, r2
 800b774:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b778:	691a      	ldr	r2, [r3, #16]
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	689b      	ldr	r3, [r3, #8]
 800b77e:	8af9      	ldrh	r1, [r7, #22]
 800b780:	fb01 f303 	mul.w	r3, r1, r3
 800b784:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b788:	69b9      	ldr	r1, [r7, #24]
 800b78a:	0148      	lsls	r0, r1, #5
 800b78c:	69f9      	ldr	r1, [r7, #28]
 800b78e:	4401      	add	r1, r0
 800b790:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b794:	4313      	orrs	r3, r2
 800b796:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b798:	79fb      	ldrb	r3, [r7, #7]
 800b79a:	2b01      	cmp	r3, #1
 800b79c:	d10d      	bne.n	800b7ba <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	68db      	ldr	r3, [r3, #12]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d009      	beq.n	800b7ba <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	68d9      	ldr	r1, [r3, #12]
 800b7aa:	69bb      	ldr	r3, [r7, #24]
 800b7ac:	015a      	lsls	r2, r3, #5
 800b7ae:	69fb      	ldr	r3, [r7, #28]
 800b7b0:	4413      	add	r3, r2
 800b7b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b7b6:	460a      	mov	r2, r1
 800b7b8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b7ba:	68bb      	ldr	r3, [r7, #8]
 800b7bc:	78db      	ldrb	r3, [r3, #3]
 800b7be:	2b01      	cmp	r3, #1
 800b7c0:	d128      	bne.n	800b814 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b7c2:	69fb      	ldr	r3, [r7, #28]
 800b7c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7c8:	689b      	ldr	r3, [r3, #8]
 800b7ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d110      	bne.n	800b7f4 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b7d2:	69bb      	ldr	r3, [r7, #24]
 800b7d4:	015a      	lsls	r2, r3, #5
 800b7d6:	69fb      	ldr	r3, [r7, #28]
 800b7d8:	4413      	add	r3, r2
 800b7da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	69ba      	ldr	r2, [r7, #24]
 800b7e2:	0151      	lsls	r1, r2, #5
 800b7e4:	69fa      	ldr	r2, [r7, #28]
 800b7e6:	440a      	add	r2, r1
 800b7e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b7ec:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b7f0:	6013      	str	r3, [r2, #0]
 800b7f2:	e00f      	b.n	800b814 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b7f4:	69bb      	ldr	r3, [r7, #24]
 800b7f6:	015a      	lsls	r2, r3, #5
 800b7f8:	69fb      	ldr	r3, [r7, #28]
 800b7fa:	4413      	add	r3, r2
 800b7fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	69ba      	ldr	r2, [r7, #24]
 800b804:	0151      	lsls	r1, r2, #5
 800b806:	69fa      	ldr	r2, [r7, #28]
 800b808:	440a      	add	r2, r1
 800b80a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b80e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b812:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b814:	69bb      	ldr	r3, [r7, #24]
 800b816:	015a      	lsls	r2, r3, #5
 800b818:	69fb      	ldr	r3, [r7, #28]
 800b81a:	4413      	add	r3, r2
 800b81c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	69ba      	ldr	r2, [r7, #24]
 800b824:	0151      	lsls	r1, r2, #5
 800b826:	69fa      	ldr	r2, [r7, #28]
 800b828:	440a      	add	r2, r1
 800b82a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b82e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b832:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b834:	2300      	movs	r3, #0
}
 800b836:	4618      	mov	r0, r3
 800b838:	3720      	adds	r7, #32
 800b83a:	46bd      	mov	sp, r7
 800b83c:	bd80      	pop	{r7, pc}
 800b83e:	bf00      	nop
 800b840:	1ff80000 	.word	0x1ff80000

0800b844 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b844:	b480      	push	{r7}
 800b846:	b087      	sub	sp, #28
 800b848:	af00      	add	r7, sp, #0
 800b84a:	60f8      	str	r0, [r7, #12]
 800b84c:	60b9      	str	r1, [r7, #8]
 800b84e:	4613      	mov	r3, r2
 800b850:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800b856:	68bb      	ldr	r3, [r7, #8]
 800b858:	781b      	ldrb	r3, [r3, #0]
 800b85a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	785b      	ldrb	r3, [r3, #1]
 800b860:	2b01      	cmp	r3, #1
 800b862:	f040 80cd 	bne.w	800ba00 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b866:	68bb      	ldr	r3, [r7, #8]
 800b868:	695b      	ldr	r3, [r3, #20]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d132      	bne.n	800b8d4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b86e:	693b      	ldr	r3, [r7, #16]
 800b870:	015a      	lsls	r2, r3, #5
 800b872:	697b      	ldr	r3, [r7, #20]
 800b874:	4413      	add	r3, r2
 800b876:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b87a:	691b      	ldr	r3, [r3, #16]
 800b87c:	693a      	ldr	r2, [r7, #16]
 800b87e:	0151      	lsls	r1, r2, #5
 800b880:	697a      	ldr	r2, [r7, #20]
 800b882:	440a      	add	r2, r1
 800b884:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b888:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b88c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b890:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b892:	693b      	ldr	r3, [r7, #16]
 800b894:	015a      	lsls	r2, r3, #5
 800b896:	697b      	ldr	r3, [r7, #20]
 800b898:	4413      	add	r3, r2
 800b89a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b89e:	691b      	ldr	r3, [r3, #16]
 800b8a0:	693a      	ldr	r2, [r7, #16]
 800b8a2:	0151      	lsls	r1, r2, #5
 800b8a4:	697a      	ldr	r2, [r7, #20]
 800b8a6:	440a      	add	r2, r1
 800b8a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b8ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b8b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b8b2:	693b      	ldr	r3, [r7, #16]
 800b8b4:	015a      	lsls	r2, r3, #5
 800b8b6:	697b      	ldr	r3, [r7, #20]
 800b8b8:	4413      	add	r3, r2
 800b8ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8be:	691b      	ldr	r3, [r3, #16]
 800b8c0:	693a      	ldr	r2, [r7, #16]
 800b8c2:	0151      	lsls	r1, r2, #5
 800b8c4:	697a      	ldr	r2, [r7, #20]
 800b8c6:	440a      	add	r2, r1
 800b8c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b8cc:	0cdb      	lsrs	r3, r3, #19
 800b8ce:	04db      	lsls	r3, r3, #19
 800b8d0:	6113      	str	r3, [r2, #16]
 800b8d2:	e04e      	b.n	800b972 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b8d4:	693b      	ldr	r3, [r7, #16]
 800b8d6:	015a      	lsls	r2, r3, #5
 800b8d8:	697b      	ldr	r3, [r7, #20]
 800b8da:	4413      	add	r3, r2
 800b8dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8e0:	691b      	ldr	r3, [r3, #16]
 800b8e2:	693a      	ldr	r2, [r7, #16]
 800b8e4:	0151      	lsls	r1, r2, #5
 800b8e6:	697a      	ldr	r2, [r7, #20]
 800b8e8:	440a      	add	r2, r1
 800b8ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b8ee:	0cdb      	lsrs	r3, r3, #19
 800b8f0:	04db      	lsls	r3, r3, #19
 800b8f2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b8f4:	693b      	ldr	r3, [r7, #16]
 800b8f6:	015a      	lsls	r2, r3, #5
 800b8f8:	697b      	ldr	r3, [r7, #20]
 800b8fa:	4413      	add	r3, r2
 800b8fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b900:	691b      	ldr	r3, [r3, #16]
 800b902:	693a      	ldr	r2, [r7, #16]
 800b904:	0151      	lsls	r1, r2, #5
 800b906:	697a      	ldr	r2, [r7, #20]
 800b908:	440a      	add	r2, r1
 800b90a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b90e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b912:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b916:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800b918:	68bb      	ldr	r3, [r7, #8]
 800b91a:	695a      	ldr	r2, [r3, #20]
 800b91c:	68bb      	ldr	r3, [r7, #8]
 800b91e:	689b      	ldr	r3, [r3, #8]
 800b920:	429a      	cmp	r2, r3
 800b922:	d903      	bls.n	800b92c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800b924:	68bb      	ldr	r3, [r7, #8]
 800b926:	689a      	ldr	r2, [r3, #8]
 800b928:	68bb      	ldr	r3, [r7, #8]
 800b92a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b92c:	693b      	ldr	r3, [r7, #16]
 800b92e:	015a      	lsls	r2, r3, #5
 800b930:	697b      	ldr	r3, [r7, #20]
 800b932:	4413      	add	r3, r2
 800b934:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b938:	691b      	ldr	r3, [r3, #16]
 800b93a:	693a      	ldr	r2, [r7, #16]
 800b93c:	0151      	lsls	r1, r2, #5
 800b93e:	697a      	ldr	r2, [r7, #20]
 800b940:	440a      	add	r2, r1
 800b942:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b946:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b94a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b94c:	693b      	ldr	r3, [r7, #16]
 800b94e:	015a      	lsls	r2, r3, #5
 800b950:	697b      	ldr	r3, [r7, #20]
 800b952:	4413      	add	r3, r2
 800b954:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b958:	691a      	ldr	r2, [r3, #16]
 800b95a:	68bb      	ldr	r3, [r7, #8]
 800b95c:	695b      	ldr	r3, [r3, #20]
 800b95e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b962:	6939      	ldr	r1, [r7, #16]
 800b964:	0148      	lsls	r0, r1, #5
 800b966:	6979      	ldr	r1, [r7, #20]
 800b968:	4401      	add	r1, r0
 800b96a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b96e:	4313      	orrs	r3, r2
 800b970:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b972:	79fb      	ldrb	r3, [r7, #7]
 800b974:	2b01      	cmp	r3, #1
 800b976:	d11e      	bne.n	800b9b6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b978:	68bb      	ldr	r3, [r7, #8]
 800b97a:	691b      	ldr	r3, [r3, #16]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d009      	beq.n	800b994 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b980:	693b      	ldr	r3, [r7, #16]
 800b982:	015a      	lsls	r2, r3, #5
 800b984:	697b      	ldr	r3, [r7, #20]
 800b986:	4413      	add	r3, r2
 800b988:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b98c:	461a      	mov	r2, r3
 800b98e:	68bb      	ldr	r3, [r7, #8]
 800b990:	691b      	ldr	r3, [r3, #16]
 800b992:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b994:	693b      	ldr	r3, [r7, #16]
 800b996:	015a      	lsls	r2, r3, #5
 800b998:	697b      	ldr	r3, [r7, #20]
 800b99a:	4413      	add	r3, r2
 800b99c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	693a      	ldr	r2, [r7, #16]
 800b9a4:	0151      	lsls	r1, r2, #5
 800b9a6:	697a      	ldr	r2, [r7, #20]
 800b9a8:	440a      	add	r2, r1
 800b9aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b9ae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b9b2:	6013      	str	r3, [r2, #0]
 800b9b4:	e092      	b.n	800badc <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b9b6:	693b      	ldr	r3, [r7, #16]
 800b9b8:	015a      	lsls	r2, r3, #5
 800b9ba:	697b      	ldr	r3, [r7, #20]
 800b9bc:	4413      	add	r3, r2
 800b9be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	693a      	ldr	r2, [r7, #16]
 800b9c6:	0151      	lsls	r1, r2, #5
 800b9c8:	697a      	ldr	r2, [r7, #20]
 800b9ca:	440a      	add	r2, r1
 800b9cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b9d0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b9d4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800b9d6:	68bb      	ldr	r3, [r7, #8]
 800b9d8:	695b      	ldr	r3, [r3, #20]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d07e      	beq.n	800badc <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b9de:	697b      	ldr	r3, [r7, #20]
 800b9e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b9e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b9e6:	68bb      	ldr	r3, [r7, #8]
 800b9e8:	781b      	ldrb	r3, [r3, #0]
 800b9ea:	f003 030f 	and.w	r3, r3, #15
 800b9ee:	2101      	movs	r1, #1
 800b9f0:	fa01 f303 	lsl.w	r3, r1, r3
 800b9f4:	6979      	ldr	r1, [r7, #20]
 800b9f6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b9fa:	4313      	orrs	r3, r2
 800b9fc:	634b      	str	r3, [r1, #52]	; 0x34
 800b9fe:	e06d      	b.n	800badc <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ba00:	693b      	ldr	r3, [r7, #16]
 800ba02:	015a      	lsls	r2, r3, #5
 800ba04:	697b      	ldr	r3, [r7, #20]
 800ba06:	4413      	add	r3, r2
 800ba08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba0c:	691b      	ldr	r3, [r3, #16]
 800ba0e:	693a      	ldr	r2, [r7, #16]
 800ba10:	0151      	lsls	r1, r2, #5
 800ba12:	697a      	ldr	r2, [r7, #20]
 800ba14:	440a      	add	r2, r1
 800ba16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba1a:	0cdb      	lsrs	r3, r3, #19
 800ba1c:	04db      	lsls	r3, r3, #19
 800ba1e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ba20:	693b      	ldr	r3, [r7, #16]
 800ba22:	015a      	lsls	r2, r3, #5
 800ba24:	697b      	ldr	r3, [r7, #20]
 800ba26:	4413      	add	r3, r2
 800ba28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba2c:	691b      	ldr	r3, [r3, #16]
 800ba2e:	693a      	ldr	r2, [r7, #16]
 800ba30:	0151      	lsls	r1, r2, #5
 800ba32:	697a      	ldr	r2, [r7, #20]
 800ba34:	440a      	add	r2, r1
 800ba36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba3a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ba3e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ba42:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800ba44:	68bb      	ldr	r3, [r7, #8]
 800ba46:	695b      	ldr	r3, [r3, #20]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d003      	beq.n	800ba54 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800ba4c:	68bb      	ldr	r3, [r7, #8]
 800ba4e:	689a      	ldr	r2, [r3, #8]
 800ba50:	68bb      	ldr	r3, [r7, #8]
 800ba52:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ba54:	693b      	ldr	r3, [r7, #16]
 800ba56:	015a      	lsls	r2, r3, #5
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	4413      	add	r3, r2
 800ba5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba60:	691b      	ldr	r3, [r3, #16]
 800ba62:	693a      	ldr	r2, [r7, #16]
 800ba64:	0151      	lsls	r1, r2, #5
 800ba66:	697a      	ldr	r2, [r7, #20]
 800ba68:	440a      	add	r2, r1
 800ba6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba6e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ba72:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800ba74:	693b      	ldr	r3, [r7, #16]
 800ba76:	015a      	lsls	r2, r3, #5
 800ba78:	697b      	ldr	r3, [r7, #20]
 800ba7a:	4413      	add	r3, r2
 800ba7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba80:	691a      	ldr	r2, [r3, #16]
 800ba82:	68bb      	ldr	r3, [r7, #8]
 800ba84:	689b      	ldr	r3, [r3, #8]
 800ba86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ba8a:	6939      	ldr	r1, [r7, #16]
 800ba8c:	0148      	lsls	r0, r1, #5
 800ba8e:	6979      	ldr	r1, [r7, #20]
 800ba90:	4401      	add	r1, r0
 800ba92:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ba96:	4313      	orrs	r3, r2
 800ba98:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800ba9a:	79fb      	ldrb	r3, [r7, #7]
 800ba9c:	2b01      	cmp	r3, #1
 800ba9e:	d10d      	bne.n	800babc <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800baa0:	68bb      	ldr	r3, [r7, #8]
 800baa2:	68db      	ldr	r3, [r3, #12]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d009      	beq.n	800babc <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800baa8:	68bb      	ldr	r3, [r7, #8]
 800baaa:	68d9      	ldr	r1, [r3, #12]
 800baac:	693b      	ldr	r3, [r7, #16]
 800baae:	015a      	lsls	r2, r3, #5
 800bab0:	697b      	ldr	r3, [r7, #20]
 800bab2:	4413      	add	r3, r2
 800bab4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bab8:	460a      	mov	r2, r1
 800baba:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800babc:	693b      	ldr	r3, [r7, #16]
 800babe:	015a      	lsls	r2, r3, #5
 800bac0:	697b      	ldr	r3, [r7, #20]
 800bac2:	4413      	add	r3, r2
 800bac4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	693a      	ldr	r2, [r7, #16]
 800bacc:	0151      	lsls	r1, r2, #5
 800bace:	697a      	ldr	r2, [r7, #20]
 800bad0:	440a      	add	r2, r1
 800bad2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bad6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bada:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800badc:	2300      	movs	r3, #0
}
 800bade:	4618      	mov	r0, r3
 800bae0:	371c      	adds	r7, #28
 800bae2:	46bd      	mov	sp, r7
 800bae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae8:	4770      	bx	lr

0800baea <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800baea:	b480      	push	{r7}
 800baec:	b089      	sub	sp, #36	; 0x24
 800baee:	af00      	add	r7, sp, #0
 800baf0:	60f8      	str	r0, [r7, #12]
 800baf2:	60b9      	str	r1, [r7, #8]
 800baf4:	4611      	mov	r1, r2
 800baf6:	461a      	mov	r2, r3
 800baf8:	460b      	mov	r3, r1
 800bafa:	71fb      	strb	r3, [r7, #7]
 800bafc:	4613      	mov	r3, r2
 800bafe:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800bb04:	68bb      	ldr	r3, [r7, #8]
 800bb06:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800bb08:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d123      	bne.n	800bb58 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800bb10:	88bb      	ldrh	r3, [r7, #4]
 800bb12:	3303      	adds	r3, #3
 800bb14:	089b      	lsrs	r3, r3, #2
 800bb16:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bb18:	2300      	movs	r3, #0
 800bb1a:	61bb      	str	r3, [r7, #24]
 800bb1c:	e018      	b.n	800bb50 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bb1e:	79fb      	ldrb	r3, [r7, #7]
 800bb20:	031a      	lsls	r2, r3, #12
 800bb22:	697b      	ldr	r3, [r7, #20]
 800bb24:	4413      	add	r3, r2
 800bb26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bb2a:	461a      	mov	r2, r3
 800bb2c:	69fb      	ldr	r3, [r7, #28]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bb32:	69fb      	ldr	r3, [r7, #28]
 800bb34:	3301      	adds	r3, #1
 800bb36:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb38:	69fb      	ldr	r3, [r7, #28]
 800bb3a:	3301      	adds	r3, #1
 800bb3c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb3e:	69fb      	ldr	r3, [r7, #28]
 800bb40:	3301      	adds	r3, #1
 800bb42:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb44:	69fb      	ldr	r3, [r7, #28]
 800bb46:	3301      	adds	r3, #1
 800bb48:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800bb4a:	69bb      	ldr	r3, [r7, #24]
 800bb4c:	3301      	adds	r3, #1
 800bb4e:	61bb      	str	r3, [r7, #24]
 800bb50:	69ba      	ldr	r2, [r7, #24]
 800bb52:	693b      	ldr	r3, [r7, #16]
 800bb54:	429a      	cmp	r2, r3
 800bb56:	d3e2      	bcc.n	800bb1e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800bb58:	2300      	movs	r3, #0
}
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	3724      	adds	r7, #36	; 0x24
 800bb5e:	46bd      	mov	sp, r7
 800bb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb64:	4770      	bx	lr

0800bb66 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800bb66:	b480      	push	{r7}
 800bb68:	b08b      	sub	sp, #44	; 0x2c
 800bb6a:	af00      	add	r7, sp, #0
 800bb6c:	60f8      	str	r0, [r7, #12]
 800bb6e:	60b9      	str	r1, [r7, #8]
 800bb70:	4613      	mov	r3, r2
 800bb72:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800bb78:	68bb      	ldr	r3, [r7, #8]
 800bb7a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800bb7c:	88fb      	ldrh	r3, [r7, #6]
 800bb7e:	089b      	lsrs	r3, r3, #2
 800bb80:	b29b      	uxth	r3, r3
 800bb82:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800bb84:	88fb      	ldrh	r3, [r7, #6]
 800bb86:	f003 0303 	and.w	r3, r3, #3
 800bb8a:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	623b      	str	r3, [r7, #32]
 800bb90:	e014      	b.n	800bbbc <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bb92:	69bb      	ldr	r3, [r7, #24]
 800bb94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bb98:	681a      	ldr	r2, [r3, #0]
 800bb9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb9c:	601a      	str	r2, [r3, #0]
    pDest++;
 800bb9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bba0:	3301      	adds	r3, #1
 800bba2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800bba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bba6:	3301      	adds	r3, #1
 800bba8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800bbaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbac:	3301      	adds	r3, #1
 800bbae:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800bbb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbb2:	3301      	adds	r3, #1
 800bbb4:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800bbb6:	6a3b      	ldr	r3, [r7, #32]
 800bbb8:	3301      	adds	r3, #1
 800bbba:	623b      	str	r3, [r7, #32]
 800bbbc:	6a3a      	ldr	r2, [r7, #32]
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	429a      	cmp	r2, r3
 800bbc2:	d3e6      	bcc.n	800bb92 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800bbc4:	8bfb      	ldrh	r3, [r7, #30]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d01e      	beq.n	800bc08 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800bbca:	2300      	movs	r3, #0
 800bbcc:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800bbce:	69bb      	ldr	r3, [r7, #24]
 800bbd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bbd4:	461a      	mov	r2, r3
 800bbd6:	f107 0310 	add.w	r3, r7, #16
 800bbda:	6812      	ldr	r2, [r2, #0]
 800bbdc:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800bbde:	693a      	ldr	r2, [r7, #16]
 800bbe0:	6a3b      	ldr	r3, [r7, #32]
 800bbe2:	b2db      	uxtb	r3, r3
 800bbe4:	00db      	lsls	r3, r3, #3
 800bbe6:	fa22 f303 	lsr.w	r3, r2, r3
 800bbea:	b2da      	uxtb	r2, r3
 800bbec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbee:	701a      	strb	r2, [r3, #0]
      i++;
 800bbf0:	6a3b      	ldr	r3, [r7, #32]
 800bbf2:	3301      	adds	r3, #1
 800bbf4:	623b      	str	r3, [r7, #32]
      pDest++;
 800bbf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbf8:	3301      	adds	r3, #1
 800bbfa:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800bbfc:	8bfb      	ldrh	r3, [r7, #30]
 800bbfe:	3b01      	subs	r3, #1
 800bc00:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800bc02:	8bfb      	ldrh	r3, [r7, #30]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d1ea      	bne.n	800bbde <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800bc08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	372c      	adds	r7, #44	; 0x2c
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc14:	4770      	bx	lr

0800bc16 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bc16:	b480      	push	{r7}
 800bc18:	b085      	sub	sp, #20
 800bc1a:	af00      	add	r7, sp, #0
 800bc1c:	6078      	str	r0, [r7, #4]
 800bc1e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bc24:	683b      	ldr	r3, [r7, #0]
 800bc26:	781b      	ldrb	r3, [r3, #0]
 800bc28:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bc2a:	683b      	ldr	r3, [r7, #0]
 800bc2c:	785b      	ldrb	r3, [r3, #1]
 800bc2e:	2b01      	cmp	r3, #1
 800bc30:	d12c      	bne.n	800bc8c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bc32:	68bb      	ldr	r3, [r7, #8]
 800bc34:	015a      	lsls	r2, r3, #5
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	4413      	add	r3, r2
 800bc3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	db12      	blt.n	800bc6a <USB_EPSetStall+0x54>
 800bc44:	68bb      	ldr	r3, [r7, #8]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d00f      	beq.n	800bc6a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800bc4a:	68bb      	ldr	r3, [r7, #8]
 800bc4c:	015a      	lsls	r2, r3, #5
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	4413      	add	r3, r2
 800bc52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	68ba      	ldr	r2, [r7, #8]
 800bc5a:	0151      	lsls	r1, r2, #5
 800bc5c:	68fa      	ldr	r2, [r7, #12]
 800bc5e:	440a      	add	r2, r1
 800bc60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bc64:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800bc68:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800bc6a:	68bb      	ldr	r3, [r7, #8]
 800bc6c:	015a      	lsls	r2, r3, #5
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	4413      	add	r3, r2
 800bc72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	68ba      	ldr	r2, [r7, #8]
 800bc7a:	0151      	lsls	r1, r2, #5
 800bc7c:	68fa      	ldr	r2, [r7, #12]
 800bc7e:	440a      	add	r2, r1
 800bc80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bc84:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800bc88:	6013      	str	r3, [r2, #0]
 800bc8a:	e02b      	b.n	800bce4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bc8c:	68bb      	ldr	r3, [r7, #8]
 800bc8e:	015a      	lsls	r2, r3, #5
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	4413      	add	r3, r2
 800bc94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	db12      	blt.n	800bcc4 <USB_EPSetStall+0xae>
 800bc9e:	68bb      	ldr	r3, [r7, #8]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d00f      	beq.n	800bcc4 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800bca4:	68bb      	ldr	r3, [r7, #8]
 800bca6:	015a      	lsls	r2, r3, #5
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	4413      	add	r3, r2
 800bcac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	68ba      	ldr	r2, [r7, #8]
 800bcb4:	0151      	lsls	r1, r2, #5
 800bcb6:	68fa      	ldr	r2, [r7, #12]
 800bcb8:	440a      	add	r2, r1
 800bcba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bcbe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800bcc2:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800bcc4:	68bb      	ldr	r3, [r7, #8]
 800bcc6:	015a      	lsls	r2, r3, #5
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	4413      	add	r3, r2
 800bccc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	68ba      	ldr	r2, [r7, #8]
 800bcd4:	0151      	lsls	r1, r2, #5
 800bcd6:	68fa      	ldr	r2, [r7, #12]
 800bcd8:	440a      	add	r2, r1
 800bcda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bcde:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800bce2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bce4:	2300      	movs	r3, #0
}
 800bce6:	4618      	mov	r0, r3
 800bce8:	3714      	adds	r7, #20
 800bcea:	46bd      	mov	sp, r7
 800bcec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf0:	4770      	bx	lr

0800bcf2 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bcf2:	b480      	push	{r7}
 800bcf4:	b085      	sub	sp, #20
 800bcf6:	af00      	add	r7, sp, #0
 800bcf8:	6078      	str	r0, [r7, #4]
 800bcfa:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bd00:	683b      	ldr	r3, [r7, #0]
 800bd02:	781b      	ldrb	r3, [r3, #0]
 800bd04:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	785b      	ldrb	r3, [r3, #1]
 800bd0a:	2b01      	cmp	r3, #1
 800bd0c:	d128      	bne.n	800bd60 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800bd0e:	68bb      	ldr	r3, [r7, #8]
 800bd10:	015a      	lsls	r2, r3, #5
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	4413      	add	r3, r2
 800bd16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	68ba      	ldr	r2, [r7, #8]
 800bd1e:	0151      	lsls	r1, r2, #5
 800bd20:	68fa      	ldr	r2, [r7, #12]
 800bd22:	440a      	add	r2, r1
 800bd24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd28:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800bd2c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	78db      	ldrb	r3, [r3, #3]
 800bd32:	2b03      	cmp	r3, #3
 800bd34:	d003      	beq.n	800bd3e <USB_EPClearStall+0x4c>
 800bd36:	683b      	ldr	r3, [r7, #0]
 800bd38:	78db      	ldrb	r3, [r3, #3]
 800bd3a:	2b02      	cmp	r3, #2
 800bd3c:	d138      	bne.n	800bdb0 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bd3e:	68bb      	ldr	r3, [r7, #8]
 800bd40:	015a      	lsls	r2, r3, #5
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	4413      	add	r3, r2
 800bd46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	68ba      	ldr	r2, [r7, #8]
 800bd4e:	0151      	lsls	r1, r2, #5
 800bd50:	68fa      	ldr	r2, [r7, #12]
 800bd52:	440a      	add	r2, r1
 800bd54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bd5c:	6013      	str	r3, [r2, #0]
 800bd5e:	e027      	b.n	800bdb0 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800bd60:	68bb      	ldr	r3, [r7, #8]
 800bd62:	015a      	lsls	r2, r3, #5
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	4413      	add	r3, r2
 800bd68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	68ba      	ldr	r2, [r7, #8]
 800bd70:	0151      	lsls	r1, r2, #5
 800bd72:	68fa      	ldr	r2, [r7, #12]
 800bd74:	440a      	add	r2, r1
 800bd76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bd7a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800bd7e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bd80:	683b      	ldr	r3, [r7, #0]
 800bd82:	78db      	ldrb	r3, [r3, #3]
 800bd84:	2b03      	cmp	r3, #3
 800bd86:	d003      	beq.n	800bd90 <USB_EPClearStall+0x9e>
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	78db      	ldrb	r3, [r3, #3]
 800bd8c:	2b02      	cmp	r3, #2
 800bd8e:	d10f      	bne.n	800bdb0 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bd90:	68bb      	ldr	r3, [r7, #8]
 800bd92:	015a      	lsls	r2, r3, #5
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	4413      	add	r3, r2
 800bd98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	68ba      	ldr	r2, [r7, #8]
 800bda0:	0151      	lsls	r1, r2, #5
 800bda2:	68fa      	ldr	r2, [r7, #12]
 800bda4:	440a      	add	r2, r1
 800bda6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bdaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bdae:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800bdb0:	2300      	movs	r3, #0
}
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	3714      	adds	r7, #20
 800bdb6:	46bd      	mov	sp, r7
 800bdb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdbc:	4770      	bx	lr

0800bdbe <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800bdbe:	b480      	push	{r7}
 800bdc0:	b085      	sub	sp, #20
 800bdc2:	af00      	add	r7, sp, #0
 800bdc4:	6078      	str	r0, [r7, #4]
 800bdc6:	460b      	mov	r3, r1
 800bdc8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	68fa      	ldr	r2, [r7, #12]
 800bdd8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bddc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800bde0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bde8:	681a      	ldr	r2, [r3, #0]
 800bdea:	78fb      	ldrb	r3, [r7, #3]
 800bdec:	011b      	lsls	r3, r3, #4
 800bdee:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800bdf2:	68f9      	ldr	r1, [r7, #12]
 800bdf4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bdf8:	4313      	orrs	r3, r2
 800bdfa:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800bdfc:	2300      	movs	r3, #0
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	3714      	adds	r7, #20
 800be02:	46bd      	mov	sp, r7
 800be04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be08:	4770      	bx	lr

0800be0a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800be0a:	b480      	push	{r7}
 800be0c:	b085      	sub	sp, #20
 800be0e:	af00      	add	r7, sp, #0
 800be10:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	695b      	ldr	r3, [r3, #20]
 800be16:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	699b      	ldr	r3, [r3, #24]
 800be1c:	68fa      	ldr	r2, [r7, #12]
 800be1e:	4013      	ands	r3, r2
 800be20:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800be22:	68fb      	ldr	r3, [r7, #12]
}
 800be24:	4618      	mov	r0, r3
 800be26:	3714      	adds	r7, #20
 800be28:	46bd      	mov	sp, r7
 800be2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2e:	4770      	bx	lr

0800be30 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800be30:	b480      	push	{r7}
 800be32:	b085      	sub	sp, #20
 800be34:	af00      	add	r7, sp, #0
 800be36:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be42:	699b      	ldr	r3, [r3, #24]
 800be44:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be4c:	69db      	ldr	r3, [r3, #28]
 800be4e:	68ba      	ldr	r2, [r7, #8]
 800be50:	4013      	ands	r3, r2
 800be52:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	0c1b      	lsrs	r3, r3, #16
}
 800be58:	4618      	mov	r0, r3
 800be5a:	3714      	adds	r7, #20
 800be5c:	46bd      	mov	sp, r7
 800be5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be62:	4770      	bx	lr

0800be64 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800be64:	b480      	push	{r7}
 800be66:	b085      	sub	sp, #20
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be76:	699b      	ldr	r3, [r3, #24]
 800be78:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be80:	69db      	ldr	r3, [r3, #28]
 800be82:	68ba      	ldr	r2, [r7, #8]
 800be84:	4013      	ands	r3, r2
 800be86:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800be88:	68bb      	ldr	r3, [r7, #8]
 800be8a:	b29b      	uxth	r3, r3
}
 800be8c:	4618      	mov	r0, r3
 800be8e:	3714      	adds	r7, #20
 800be90:	46bd      	mov	sp, r7
 800be92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be96:	4770      	bx	lr

0800be98 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800be98:	b480      	push	{r7}
 800be9a:	b085      	sub	sp, #20
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
 800bea0:	460b      	mov	r3, r1
 800bea2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800bea8:	78fb      	ldrb	r3, [r7, #3]
 800beaa:	015a      	lsls	r2, r3, #5
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	4413      	add	r3, r2
 800beb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800beb4:	689b      	ldr	r3, [r3, #8]
 800beb6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bebe:	695b      	ldr	r3, [r3, #20]
 800bec0:	68ba      	ldr	r2, [r7, #8]
 800bec2:	4013      	ands	r3, r2
 800bec4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bec6:	68bb      	ldr	r3, [r7, #8]
}
 800bec8:	4618      	mov	r0, r3
 800beca:	3714      	adds	r7, #20
 800becc:	46bd      	mov	sp, r7
 800bece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed2:	4770      	bx	lr

0800bed4 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bed4:	b480      	push	{r7}
 800bed6:	b087      	sub	sp, #28
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
 800bedc:	460b      	mov	r3, r1
 800bede:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800bee4:	697b      	ldr	r3, [r7, #20]
 800bee6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800beea:	691b      	ldr	r3, [r3, #16]
 800beec:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800beee:	697b      	ldr	r3, [r7, #20]
 800bef0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bef6:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800bef8:	78fb      	ldrb	r3, [r7, #3]
 800befa:	f003 030f 	and.w	r3, r3, #15
 800befe:	68fa      	ldr	r2, [r7, #12]
 800bf00:	fa22 f303 	lsr.w	r3, r2, r3
 800bf04:	01db      	lsls	r3, r3, #7
 800bf06:	b2db      	uxtb	r3, r3
 800bf08:	693a      	ldr	r2, [r7, #16]
 800bf0a:	4313      	orrs	r3, r2
 800bf0c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800bf0e:	78fb      	ldrb	r3, [r7, #3]
 800bf10:	015a      	lsls	r2, r3, #5
 800bf12:	697b      	ldr	r3, [r7, #20]
 800bf14:	4413      	add	r3, r2
 800bf16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf1a:	689b      	ldr	r3, [r3, #8]
 800bf1c:	693a      	ldr	r2, [r7, #16]
 800bf1e:	4013      	ands	r3, r2
 800bf20:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bf22:	68bb      	ldr	r3, [r7, #8]
}
 800bf24:	4618      	mov	r0, r3
 800bf26:	371c      	adds	r7, #28
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2e:	4770      	bx	lr

0800bf30 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800bf30:	b480      	push	{r7}
 800bf32:	b083      	sub	sp, #12
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	695b      	ldr	r3, [r3, #20]
 800bf3c:	f003 0301 	and.w	r3, r3, #1
}
 800bf40:	4618      	mov	r0, r3
 800bf42:	370c      	adds	r7, #12
 800bf44:	46bd      	mov	sp, r7
 800bf46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf4a:	4770      	bx	lr

0800bf4c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800bf4c:	b480      	push	{r7}
 800bf4e:	b085      	sub	sp, #20
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	68fa      	ldr	r2, [r7, #12]
 800bf62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf66:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800bf6a:	f023 0307 	bic.w	r3, r3, #7
 800bf6e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bf76:	685b      	ldr	r3, [r3, #4]
 800bf78:	68fa      	ldr	r2, [r7, #12]
 800bf7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bf7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bf82:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bf84:	2300      	movs	r3, #0
}
 800bf86:	4618      	mov	r0, r3
 800bf88:	3714      	adds	r7, #20
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf90:	4770      	bx	lr
	...

0800bf94 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800bf94:	b480      	push	{r7}
 800bf96:	b087      	sub	sp, #28
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	60f8      	str	r0, [r7, #12]
 800bf9c:	460b      	mov	r3, r1
 800bf9e:	607a      	str	r2, [r7, #4]
 800bfa0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	333c      	adds	r3, #60	; 0x3c
 800bfaa:	3304      	adds	r3, #4
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800bfb0:	693b      	ldr	r3, [r7, #16]
 800bfb2:	4a26      	ldr	r2, [pc, #152]	; (800c04c <USB_EP0_OutStart+0xb8>)
 800bfb4:	4293      	cmp	r3, r2
 800bfb6:	d90a      	bls.n	800bfce <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bfb8:	697b      	ldr	r3, [r7, #20]
 800bfba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bfc4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bfc8:	d101      	bne.n	800bfce <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800bfca:	2300      	movs	r3, #0
 800bfcc:	e037      	b.n	800c03e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800bfce:	697b      	ldr	r3, [r7, #20]
 800bfd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bfd4:	461a      	mov	r2, r3
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bfda:	697b      	ldr	r3, [r7, #20]
 800bfdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bfe0:	691b      	ldr	r3, [r3, #16]
 800bfe2:	697a      	ldr	r2, [r7, #20]
 800bfe4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bfe8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bfec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800bfee:	697b      	ldr	r3, [r7, #20]
 800bff0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bff4:	691b      	ldr	r3, [r3, #16]
 800bff6:	697a      	ldr	r2, [r7, #20]
 800bff8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bffc:	f043 0318 	orr.w	r3, r3, #24
 800c000:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c002:	697b      	ldr	r3, [r7, #20]
 800c004:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c008:	691b      	ldr	r3, [r3, #16]
 800c00a:	697a      	ldr	r2, [r7, #20]
 800c00c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c010:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800c014:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c016:	7afb      	ldrb	r3, [r7, #11]
 800c018:	2b01      	cmp	r3, #1
 800c01a:	d10f      	bne.n	800c03c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c01c:	697b      	ldr	r3, [r7, #20]
 800c01e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c022:	461a      	mov	r2, r3
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c028:	697b      	ldr	r3, [r7, #20]
 800c02a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	697a      	ldr	r2, [r7, #20]
 800c032:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c036:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800c03a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c03c:	2300      	movs	r3, #0
}
 800c03e:	4618      	mov	r0, r3
 800c040:	371c      	adds	r7, #28
 800c042:	46bd      	mov	sp, r7
 800c044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c048:	4770      	bx	lr
 800c04a:	bf00      	nop
 800c04c:	4f54300a 	.word	0x4f54300a

0800c050 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c050:	b580      	push	{r7, lr}
 800c052:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800c054:	4904      	ldr	r1, [pc, #16]	; (800c068 <MX_FATFS_Init+0x18>)
 800c056:	4805      	ldr	r0, [pc, #20]	; (800c06c <MX_FATFS_Init+0x1c>)
 800c058:	f003 ff46 	bl	800fee8 <FATFS_LinkDriver>
 800c05c:	4603      	mov	r3, r0
 800c05e:	461a      	mov	r2, r3
 800c060:	4b03      	ldr	r3, [pc, #12]	; (800c070 <MX_FATFS_Init+0x20>)
 800c062:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c064:	bf00      	nop
 800c066:	bd80      	pop	{r7, pc}
 800c068:	20006038 	.word	0x20006038
 800c06c:	20000068 	.word	0x20000068
 800c070:	2000603c 	.word	0x2000603c

0800c074 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800c074:	b480      	push	{r7}
 800c076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800c078:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800c07a:	4618      	mov	r0, r3
 800c07c:	46bd      	mov	sp, r7
 800c07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c082:	4770      	bx	lr

0800c084 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800c084:	b480      	push	{r7}
 800c086:	b083      	sub	sp, #12
 800c088:	af00      	add	r7, sp, #0
 800c08a:	4603      	mov	r3, r0
 800c08c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800c08e:	4b06      	ldr	r3, [pc, #24]	; (800c0a8 <USER_initialize+0x24>)
 800c090:	2201      	movs	r2, #1
 800c092:	701a      	strb	r2, [r3, #0]
    return Stat;
 800c094:	4b04      	ldr	r3, [pc, #16]	; (800c0a8 <USER_initialize+0x24>)
 800c096:	781b      	ldrb	r3, [r3, #0]
 800c098:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800c09a:	4618      	mov	r0, r3
 800c09c:	370c      	adds	r7, #12
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a4:	4770      	bx	lr
 800c0a6:	bf00      	nop
 800c0a8:	20000065 	.word	0x20000065

0800c0ac <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800c0ac:	b480      	push	{r7}
 800c0ae:	b083      	sub	sp, #12
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	4603      	mov	r3, r0
 800c0b4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800c0b6:	4b06      	ldr	r3, [pc, #24]	; (800c0d0 <USER_status+0x24>)
 800c0b8:	2201      	movs	r2, #1
 800c0ba:	701a      	strb	r2, [r3, #0]
    return Stat;
 800c0bc:	4b04      	ldr	r3, [pc, #16]	; (800c0d0 <USER_status+0x24>)
 800c0be:	781b      	ldrb	r3, [r3, #0]
 800c0c0:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	370c      	adds	r7, #12
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0cc:	4770      	bx	lr
 800c0ce:	bf00      	nop
 800c0d0:	20000065 	.word	0x20000065

0800c0d4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800c0d4:	b480      	push	{r7}
 800c0d6:	b085      	sub	sp, #20
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	60b9      	str	r1, [r7, #8]
 800c0dc:	607a      	str	r2, [r7, #4]
 800c0de:	603b      	str	r3, [r7, #0]
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800c0e4:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3714      	adds	r7, #20
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f0:	4770      	bx	lr

0800c0f2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800c0f2:	b480      	push	{r7}
 800c0f4:	b085      	sub	sp, #20
 800c0f6:	af00      	add	r7, sp, #0
 800c0f8:	60b9      	str	r1, [r7, #8]
 800c0fa:	607a      	str	r2, [r7, #4]
 800c0fc:	603b      	str	r3, [r7, #0]
 800c0fe:	4603      	mov	r3, r0
 800c100:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800c102:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800c104:	4618      	mov	r0, r3
 800c106:	3714      	adds	r7, #20
 800c108:	46bd      	mov	sp, r7
 800c10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10e:	4770      	bx	lr

0800c110 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800c110:	b480      	push	{r7}
 800c112:	b085      	sub	sp, #20
 800c114:	af00      	add	r7, sp, #0
 800c116:	4603      	mov	r3, r0
 800c118:	603a      	str	r2, [r7, #0]
 800c11a:	71fb      	strb	r3, [r7, #7]
 800c11c:	460b      	mov	r3, r1
 800c11e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800c120:	2301      	movs	r3, #1
 800c122:	73fb      	strb	r3, [r7, #15]
    return res;
 800c124:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800c126:	4618      	mov	r0, r3
 800c128:	3714      	adds	r7, #20
 800c12a:	46bd      	mov	sp, r7
 800c12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c130:	4770      	bx	lr

0800c132 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c132:	b480      	push	{r7}
 800c134:	b083      	sub	sp, #12
 800c136:	af00      	add	r7, sp, #0
 800c138:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c13a:	2300      	movs	r3, #0
}
 800c13c:	4618      	mov	r0, r3
 800c13e:	370c      	adds	r7, #12
 800c140:	46bd      	mov	sp, r7
 800c142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c146:	4770      	bx	lr

0800c148 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b084      	sub	sp, #16
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
 800c150:	460b      	mov	r3, r1
 800c152:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c154:	2303      	movs	r3, #3
 800c156:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d009      	beq.n	800c176 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	78fa      	ldrb	r2, [r7, #3]
 800c16c:	4611      	mov	r1, r2
 800c16e:	6878      	ldr	r0, [r7, #4]
 800c170:	4798      	blx	r3
 800c172:	4603      	mov	r3, r0
 800c174:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c176:	7bfb      	ldrb	r3, [r7, #15]
}
 800c178:	4618      	mov	r0, r3
 800c17a:	3710      	adds	r7, #16
 800c17c:	46bd      	mov	sp, r7
 800c17e:	bd80      	pop	{r7, pc}

0800c180 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c180:	b580      	push	{r7, lr}
 800c182:	b082      	sub	sp, #8
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
 800c188:	460b      	mov	r3, r1
 800c18a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c192:	2b00      	cmp	r3, #0
 800c194:	d007      	beq.n	800c1a6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c19c:	685b      	ldr	r3, [r3, #4]
 800c19e:	78fa      	ldrb	r2, [r7, #3]
 800c1a0:	4611      	mov	r1, r2
 800c1a2:	6878      	ldr	r0, [r7, #4]
 800c1a4:	4798      	blx	r3
  }

  return USBD_OK;
 800c1a6:	2300      	movs	r3, #0
}
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	3708      	adds	r7, #8
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bd80      	pop	{r7, pc}

0800c1b0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b084      	sub	sp, #16
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
 800c1b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c1c0:	6839      	ldr	r1, [r7, #0]
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	f000 ff90 	bl	800d0e8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	2201      	movs	r2, #1
 800c1cc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800c1d6:	461a      	mov	r2, r3
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c1e4:	f003 031f 	and.w	r3, r3, #31
 800c1e8:	2b02      	cmp	r3, #2
 800c1ea:	d01a      	beq.n	800c222 <USBD_LL_SetupStage+0x72>
 800c1ec:	2b02      	cmp	r3, #2
 800c1ee:	d822      	bhi.n	800c236 <USBD_LL_SetupStage+0x86>
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d002      	beq.n	800c1fa <USBD_LL_SetupStage+0x4a>
 800c1f4:	2b01      	cmp	r3, #1
 800c1f6:	d00a      	beq.n	800c20e <USBD_LL_SetupStage+0x5e>
 800c1f8:	e01d      	b.n	800c236 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c200:	4619      	mov	r1, r3
 800c202:	6878      	ldr	r0, [r7, #4]
 800c204:	f000 fa62 	bl	800c6cc <USBD_StdDevReq>
 800c208:	4603      	mov	r3, r0
 800c20a:	73fb      	strb	r3, [r7, #15]
      break;
 800c20c:	e020      	b.n	800c250 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c214:	4619      	mov	r1, r3
 800c216:	6878      	ldr	r0, [r7, #4]
 800c218:	f000 fac6 	bl	800c7a8 <USBD_StdItfReq>
 800c21c:	4603      	mov	r3, r0
 800c21e:	73fb      	strb	r3, [r7, #15]
      break;
 800c220:	e016      	b.n	800c250 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c228:	4619      	mov	r1, r3
 800c22a:	6878      	ldr	r0, [r7, #4]
 800c22c:	f000 fb05 	bl	800c83a <USBD_StdEPReq>
 800c230:	4603      	mov	r3, r0
 800c232:	73fb      	strb	r3, [r7, #15]
      break;
 800c234:	e00c      	b.n	800c250 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c23c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c240:	b2db      	uxtb	r3, r3
 800c242:	4619      	mov	r1, r3
 800c244:	6878      	ldr	r0, [r7, #4]
 800c246:	f006 f82b 	bl	80122a0 <USBD_LL_StallEP>
 800c24a:	4603      	mov	r3, r0
 800c24c:	73fb      	strb	r3, [r7, #15]
      break;
 800c24e:	bf00      	nop
  }

  return ret;
 800c250:	7bfb      	ldrb	r3, [r7, #15]
}
 800c252:	4618      	mov	r0, r3
 800c254:	3710      	adds	r7, #16
 800c256:	46bd      	mov	sp, r7
 800c258:	bd80      	pop	{r7, pc}

0800c25a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c25a:	b580      	push	{r7, lr}
 800c25c:	b086      	sub	sp, #24
 800c25e:	af00      	add	r7, sp, #0
 800c260:	60f8      	str	r0, [r7, #12]
 800c262:	460b      	mov	r3, r1
 800c264:	607a      	str	r2, [r7, #4]
 800c266:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c268:	7afb      	ldrb	r3, [r7, #11]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d138      	bne.n	800c2e0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800c274:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c27c:	2b03      	cmp	r3, #3
 800c27e:	d14a      	bne.n	800c316 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800c280:	693b      	ldr	r3, [r7, #16]
 800c282:	689a      	ldr	r2, [r3, #8]
 800c284:	693b      	ldr	r3, [r7, #16]
 800c286:	68db      	ldr	r3, [r3, #12]
 800c288:	429a      	cmp	r2, r3
 800c28a:	d913      	bls.n	800c2b4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c28c:	693b      	ldr	r3, [r7, #16]
 800c28e:	689a      	ldr	r2, [r3, #8]
 800c290:	693b      	ldr	r3, [r7, #16]
 800c292:	68db      	ldr	r3, [r3, #12]
 800c294:	1ad2      	subs	r2, r2, r3
 800c296:	693b      	ldr	r3, [r7, #16]
 800c298:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c29a:	693b      	ldr	r3, [r7, #16]
 800c29c:	68da      	ldr	r2, [r3, #12]
 800c29e:	693b      	ldr	r3, [r7, #16]
 800c2a0:	689b      	ldr	r3, [r3, #8]
 800c2a2:	4293      	cmp	r3, r2
 800c2a4:	bf28      	it	cs
 800c2a6:	4613      	movcs	r3, r2
 800c2a8:	461a      	mov	r2, r3
 800c2aa:	6879      	ldr	r1, [r7, #4]
 800c2ac:	68f8      	ldr	r0, [r7, #12]
 800c2ae:	f000 ff92 	bl	800d1d6 <USBD_CtlContinueRx>
 800c2b2:	e030      	b.n	800c316 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c2ba:	b2db      	uxtb	r3, r3
 800c2bc:	2b03      	cmp	r3, #3
 800c2be:	d10b      	bne.n	800c2d8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2c6:	691b      	ldr	r3, [r3, #16]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d005      	beq.n	800c2d8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2d2:	691b      	ldr	r3, [r3, #16]
 800c2d4:	68f8      	ldr	r0, [r7, #12]
 800c2d6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c2d8:	68f8      	ldr	r0, [r7, #12]
 800c2da:	f000 ff8d 	bl	800d1f8 <USBD_CtlSendStatus>
 800c2de:	e01a      	b.n	800c316 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c2e6:	b2db      	uxtb	r3, r3
 800c2e8:	2b03      	cmp	r3, #3
 800c2ea:	d114      	bne.n	800c316 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2f2:	699b      	ldr	r3, [r3, #24]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d00e      	beq.n	800c316 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2fe:	699b      	ldr	r3, [r3, #24]
 800c300:	7afa      	ldrb	r2, [r7, #11]
 800c302:	4611      	mov	r1, r2
 800c304:	68f8      	ldr	r0, [r7, #12]
 800c306:	4798      	blx	r3
 800c308:	4603      	mov	r3, r0
 800c30a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c30c:	7dfb      	ldrb	r3, [r7, #23]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d001      	beq.n	800c316 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800c312:	7dfb      	ldrb	r3, [r7, #23]
 800c314:	e000      	b.n	800c318 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800c316:	2300      	movs	r3, #0
}
 800c318:	4618      	mov	r0, r3
 800c31a:	3718      	adds	r7, #24
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd80      	pop	{r7, pc}

0800c320 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b086      	sub	sp, #24
 800c324:	af00      	add	r7, sp, #0
 800c326:	60f8      	str	r0, [r7, #12]
 800c328:	460b      	mov	r3, r1
 800c32a:	607a      	str	r2, [r7, #4]
 800c32c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c32e:	7afb      	ldrb	r3, [r7, #11]
 800c330:	2b00      	cmp	r3, #0
 800c332:	d16b      	bne.n	800c40c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	3314      	adds	r3, #20
 800c338:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c340:	2b02      	cmp	r3, #2
 800c342:	d156      	bne.n	800c3f2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800c344:	693b      	ldr	r3, [r7, #16]
 800c346:	689a      	ldr	r2, [r3, #8]
 800c348:	693b      	ldr	r3, [r7, #16]
 800c34a:	68db      	ldr	r3, [r3, #12]
 800c34c:	429a      	cmp	r2, r3
 800c34e:	d914      	bls.n	800c37a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c350:	693b      	ldr	r3, [r7, #16]
 800c352:	689a      	ldr	r2, [r3, #8]
 800c354:	693b      	ldr	r3, [r7, #16]
 800c356:	68db      	ldr	r3, [r3, #12]
 800c358:	1ad2      	subs	r2, r2, r3
 800c35a:	693b      	ldr	r3, [r7, #16]
 800c35c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c35e:	693b      	ldr	r3, [r7, #16]
 800c360:	689b      	ldr	r3, [r3, #8]
 800c362:	461a      	mov	r2, r3
 800c364:	6879      	ldr	r1, [r7, #4]
 800c366:	68f8      	ldr	r0, [r7, #12]
 800c368:	f000 ff24 	bl	800d1b4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c36c:	2300      	movs	r3, #0
 800c36e:	2200      	movs	r2, #0
 800c370:	2100      	movs	r1, #0
 800c372:	68f8      	ldr	r0, [r7, #12]
 800c374:	f006 f83e 	bl	80123f4 <USBD_LL_PrepareReceive>
 800c378:	e03b      	b.n	800c3f2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c37a:	693b      	ldr	r3, [r7, #16]
 800c37c:	68da      	ldr	r2, [r3, #12]
 800c37e:	693b      	ldr	r3, [r7, #16]
 800c380:	689b      	ldr	r3, [r3, #8]
 800c382:	429a      	cmp	r2, r3
 800c384:	d11c      	bne.n	800c3c0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c386:	693b      	ldr	r3, [r7, #16]
 800c388:	685a      	ldr	r2, [r3, #4]
 800c38a:	693b      	ldr	r3, [r7, #16]
 800c38c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c38e:	429a      	cmp	r2, r3
 800c390:	d316      	bcc.n	800c3c0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	685a      	ldr	r2, [r3, #4]
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c39c:	429a      	cmp	r2, r3
 800c39e:	d20f      	bcs.n	800c3c0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	2100      	movs	r1, #0
 800c3a4:	68f8      	ldr	r0, [r7, #12]
 800c3a6:	f000 ff05 	bl	800d1b4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	2200      	movs	r2, #0
 800c3ae:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	2100      	movs	r1, #0
 800c3b8:	68f8      	ldr	r0, [r7, #12]
 800c3ba:	f006 f81b 	bl	80123f4 <USBD_LL_PrepareReceive>
 800c3be:	e018      	b.n	800c3f2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c3c6:	b2db      	uxtb	r3, r3
 800c3c8:	2b03      	cmp	r3, #3
 800c3ca:	d10b      	bne.n	800c3e4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c3d2:	68db      	ldr	r3, [r3, #12]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d005      	beq.n	800c3e4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c3de:	68db      	ldr	r3, [r3, #12]
 800c3e0:	68f8      	ldr	r0, [r7, #12]
 800c3e2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c3e4:	2180      	movs	r1, #128	; 0x80
 800c3e6:	68f8      	ldr	r0, [r7, #12]
 800c3e8:	f005 ff5a 	bl	80122a0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c3ec:	68f8      	ldr	r0, [r7, #12]
 800c3ee:	f000 ff16 	bl	800d21e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c3f8:	2b01      	cmp	r3, #1
 800c3fa:	d122      	bne.n	800c442 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800c3fc:	68f8      	ldr	r0, [r7, #12]
 800c3fe:	f7ff fe98 	bl	800c132 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	2200      	movs	r2, #0
 800c406:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c40a:	e01a      	b.n	800c442 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c412:	b2db      	uxtb	r3, r3
 800c414:	2b03      	cmp	r3, #3
 800c416:	d114      	bne.n	800c442 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c41e:	695b      	ldr	r3, [r3, #20]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d00e      	beq.n	800c442 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c42a:	695b      	ldr	r3, [r3, #20]
 800c42c:	7afa      	ldrb	r2, [r7, #11]
 800c42e:	4611      	mov	r1, r2
 800c430:	68f8      	ldr	r0, [r7, #12]
 800c432:	4798      	blx	r3
 800c434:	4603      	mov	r3, r0
 800c436:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c438:	7dfb      	ldrb	r3, [r7, #23]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d001      	beq.n	800c442 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800c43e:	7dfb      	ldrb	r3, [r7, #23]
 800c440:	e000      	b.n	800c444 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800c442:	2300      	movs	r3, #0
}
 800c444:	4618      	mov	r0, r3
 800c446:	3718      	adds	r7, #24
 800c448:	46bd      	mov	sp, r7
 800c44a:	bd80      	pop	{r7, pc}

0800c44c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c44c:	b580      	push	{r7, lr}
 800c44e:	b082      	sub	sp, #8
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	2201      	movs	r2, #1
 800c458:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2200      	movs	r2, #0
 800c460:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	2200      	movs	r2, #0
 800c468:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	2200      	movs	r2, #0
 800c46e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d101      	bne.n	800c480 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800c47c:	2303      	movs	r3, #3
 800c47e:	e02f      	b.n	800c4e0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c486:	2b00      	cmp	r3, #0
 800c488:	d00f      	beq.n	800c4aa <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c490:	685b      	ldr	r3, [r3, #4]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d009      	beq.n	800c4aa <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c49c:	685b      	ldr	r3, [r3, #4]
 800c49e:	687a      	ldr	r2, [r7, #4]
 800c4a0:	6852      	ldr	r2, [r2, #4]
 800c4a2:	b2d2      	uxtb	r2, r2
 800c4a4:	4611      	mov	r1, r2
 800c4a6:	6878      	ldr	r0, [r7, #4]
 800c4a8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c4aa:	2340      	movs	r3, #64	; 0x40
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	2100      	movs	r1, #0
 800c4b0:	6878      	ldr	r0, [r7, #4]
 800c4b2:	f005 fecf 	bl	8012254 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	2201      	movs	r2, #1
 800c4ba:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	2240      	movs	r2, #64	; 0x40
 800c4c2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c4c6:	2340      	movs	r3, #64	; 0x40
 800c4c8:	2200      	movs	r2, #0
 800c4ca:	2180      	movs	r1, #128	; 0x80
 800c4cc:	6878      	ldr	r0, [r7, #4]
 800c4ce:	f005 fec1 	bl	8012254 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	2201      	movs	r2, #1
 800c4d6:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2240      	movs	r2, #64	; 0x40
 800c4dc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800c4de:	2300      	movs	r3, #0
}
 800c4e0:	4618      	mov	r0, r3
 800c4e2:	3708      	adds	r7, #8
 800c4e4:	46bd      	mov	sp, r7
 800c4e6:	bd80      	pop	{r7, pc}

0800c4e8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c4e8:	b480      	push	{r7}
 800c4ea:	b083      	sub	sp, #12
 800c4ec:	af00      	add	r7, sp, #0
 800c4ee:	6078      	str	r0, [r7, #4]
 800c4f0:	460b      	mov	r3, r1
 800c4f2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	78fa      	ldrb	r2, [r7, #3]
 800c4f8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c4fa:	2300      	movs	r3, #0
}
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	370c      	adds	r7, #12
 800c500:	46bd      	mov	sp, r7
 800c502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c506:	4770      	bx	lr

0800c508 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c508:	b480      	push	{r7}
 800c50a:	b083      	sub	sp, #12
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c516:	b2da      	uxtb	r2, r3
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	2204      	movs	r2, #4
 800c522:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c526:	2300      	movs	r3, #0
}
 800c528:	4618      	mov	r0, r3
 800c52a:	370c      	adds	r7, #12
 800c52c:	46bd      	mov	sp, r7
 800c52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c532:	4770      	bx	lr

0800c534 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c534:	b480      	push	{r7}
 800c536:	b083      	sub	sp, #12
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c542:	b2db      	uxtb	r3, r3
 800c544:	2b04      	cmp	r3, #4
 800c546:	d106      	bne.n	800c556 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800c54e:	b2da      	uxtb	r2, r3
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c556:	2300      	movs	r3, #0
}
 800c558:	4618      	mov	r0, r3
 800c55a:	370c      	adds	r7, #12
 800c55c:	46bd      	mov	sp, r7
 800c55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c562:	4770      	bx	lr

0800c564 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b082      	sub	sp, #8
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c572:	2b00      	cmp	r3, #0
 800c574:	d101      	bne.n	800c57a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800c576:	2303      	movs	r3, #3
 800c578:	e012      	b.n	800c5a0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c580:	b2db      	uxtb	r3, r3
 800c582:	2b03      	cmp	r3, #3
 800c584:	d10b      	bne.n	800c59e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c58c:	69db      	ldr	r3, [r3, #28]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d005      	beq.n	800c59e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c598:	69db      	ldr	r3, [r3, #28]
 800c59a:	6878      	ldr	r0, [r7, #4]
 800c59c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c59e:	2300      	movs	r3, #0
}
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	3708      	adds	r7, #8
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	bd80      	pop	{r7, pc}

0800c5a8 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b082      	sub	sp, #8
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
 800c5b0:	460b      	mov	r3, r1
 800c5b2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d101      	bne.n	800c5c2 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800c5be:	2303      	movs	r3, #3
 800c5c0:	e014      	b.n	800c5ec <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c5c8:	b2db      	uxtb	r3, r3
 800c5ca:	2b03      	cmp	r3, #3
 800c5cc:	d10d      	bne.n	800c5ea <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c5d4:	6a1b      	ldr	r3, [r3, #32]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d007      	beq.n	800c5ea <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c5e0:	6a1b      	ldr	r3, [r3, #32]
 800c5e2:	78fa      	ldrb	r2, [r7, #3]
 800c5e4:	4611      	mov	r1, r2
 800c5e6:	6878      	ldr	r0, [r7, #4]
 800c5e8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c5ea:	2300      	movs	r3, #0
}
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	3708      	adds	r7, #8
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	bd80      	pop	{r7, pc}

0800c5f4 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b082      	sub	sp, #8
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
 800c5fc:	460b      	mov	r3, r1
 800c5fe:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c606:	2b00      	cmp	r3, #0
 800c608:	d101      	bne.n	800c60e <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800c60a:	2303      	movs	r3, #3
 800c60c:	e014      	b.n	800c638 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c614:	b2db      	uxtb	r3, r3
 800c616:	2b03      	cmp	r3, #3
 800c618:	d10d      	bne.n	800c636 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c622:	2b00      	cmp	r3, #0
 800c624:	d007      	beq.n	800c636 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c62c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c62e:	78fa      	ldrb	r2, [r7, #3]
 800c630:	4611      	mov	r1, r2
 800c632:	6878      	ldr	r0, [r7, #4]
 800c634:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c636:	2300      	movs	r3, #0
}
 800c638:	4618      	mov	r0, r3
 800c63a:	3708      	adds	r7, #8
 800c63c:	46bd      	mov	sp, r7
 800c63e:	bd80      	pop	{r7, pc}

0800c640 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c640:	b480      	push	{r7}
 800c642:	b083      	sub	sp, #12
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c648:	2300      	movs	r3, #0
}
 800c64a:	4618      	mov	r0, r3
 800c64c:	370c      	adds	r7, #12
 800c64e:	46bd      	mov	sp, r7
 800c650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c654:	4770      	bx	lr

0800c656 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c656:	b580      	push	{r7, lr}
 800c658:	b082      	sub	sp, #8
 800c65a:	af00      	add	r7, sp, #0
 800c65c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	2201      	movs	r2, #1
 800c662:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d009      	beq.n	800c684 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c676:	685b      	ldr	r3, [r3, #4]
 800c678:	687a      	ldr	r2, [r7, #4]
 800c67a:	6852      	ldr	r2, [r2, #4]
 800c67c:	b2d2      	uxtb	r2, r2
 800c67e:	4611      	mov	r1, r2
 800c680:	6878      	ldr	r0, [r7, #4]
 800c682:	4798      	blx	r3
  }

  return USBD_OK;
 800c684:	2300      	movs	r3, #0
}
 800c686:	4618      	mov	r0, r3
 800c688:	3708      	adds	r7, #8
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd80      	pop	{r7, pc}

0800c68e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c68e:	b480      	push	{r7}
 800c690:	b087      	sub	sp, #28
 800c692:	af00      	add	r7, sp, #0
 800c694:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c69a:	697b      	ldr	r3, [r7, #20]
 800c69c:	781b      	ldrb	r3, [r3, #0]
 800c69e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c6a0:	697b      	ldr	r3, [r7, #20]
 800c6a2:	3301      	adds	r3, #1
 800c6a4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c6a6:	697b      	ldr	r3, [r7, #20]
 800c6a8:	781b      	ldrb	r3, [r3, #0]
 800c6aa:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c6ac:	8a3b      	ldrh	r3, [r7, #16]
 800c6ae:	021b      	lsls	r3, r3, #8
 800c6b0:	b21a      	sxth	r2, r3
 800c6b2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c6b6:	4313      	orrs	r3, r2
 800c6b8:	b21b      	sxth	r3, r3
 800c6ba:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c6bc:	89fb      	ldrh	r3, [r7, #14]
}
 800c6be:	4618      	mov	r0, r3
 800c6c0:	371c      	adds	r7, #28
 800c6c2:	46bd      	mov	sp, r7
 800c6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c8:	4770      	bx	lr
	...

0800c6cc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b084      	sub	sp, #16
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	6078      	str	r0, [r7, #4]
 800c6d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c6da:	683b      	ldr	r3, [r7, #0]
 800c6dc:	781b      	ldrb	r3, [r3, #0]
 800c6de:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c6e2:	2b40      	cmp	r3, #64	; 0x40
 800c6e4:	d005      	beq.n	800c6f2 <USBD_StdDevReq+0x26>
 800c6e6:	2b40      	cmp	r3, #64	; 0x40
 800c6e8:	d853      	bhi.n	800c792 <USBD_StdDevReq+0xc6>
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d00b      	beq.n	800c706 <USBD_StdDevReq+0x3a>
 800c6ee:	2b20      	cmp	r3, #32
 800c6f0:	d14f      	bne.n	800c792 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c6f8:	689b      	ldr	r3, [r3, #8]
 800c6fa:	6839      	ldr	r1, [r7, #0]
 800c6fc:	6878      	ldr	r0, [r7, #4]
 800c6fe:	4798      	blx	r3
 800c700:	4603      	mov	r3, r0
 800c702:	73fb      	strb	r3, [r7, #15]
      break;
 800c704:	e04a      	b.n	800c79c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c706:	683b      	ldr	r3, [r7, #0]
 800c708:	785b      	ldrb	r3, [r3, #1]
 800c70a:	2b09      	cmp	r3, #9
 800c70c:	d83b      	bhi.n	800c786 <USBD_StdDevReq+0xba>
 800c70e:	a201      	add	r2, pc, #4	; (adr r2, 800c714 <USBD_StdDevReq+0x48>)
 800c710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c714:	0800c769 	.word	0x0800c769
 800c718:	0800c77d 	.word	0x0800c77d
 800c71c:	0800c787 	.word	0x0800c787
 800c720:	0800c773 	.word	0x0800c773
 800c724:	0800c787 	.word	0x0800c787
 800c728:	0800c747 	.word	0x0800c747
 800c72c:	0800c73d 	.word	0x0800c73d
 800c730:	0800c787 	.word	0x0800c787
 800c734:	0800c75f 	.word	0x0800c75f
 800c738:	0800c751 	.word	0x0800c751
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c73c:	6839      	ldr	r1, [r7, #0]
 800c73e:	6878      	ldr	r0, [r7, #4]
 800c740:	f000 f9de 	bl	800cb00 <USBD_GetDescriptor>
          break;
 800c744:	e024      	b.n	800c790 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c746:	6839      	ldr	r1, [r7, #0]
 800c748:	6878      	ldr	r0, [r7, #4]
 800c74a:	f000 fb43 	bl	800cdd4 <USBD_SetAddress>
          break;
 800c74e:	e01f      	b.n	800c790 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c750:	6839      	ldr	r1, [r7, #0]
 800c752:	6878      	ldr	r0, [r7, #4]
 800c754:	f000 fb82 	bl	800ce5c <USBD_SetConfig>
 800c758:	4603      	mov	r3, r0
 800c75a:	73fb      	strb	r3, [r7, #15]
          break;
 800c75c:	e018      	b.n	800c790 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c75e:	6839      	ldr	r1, [r7, #0]
 800c760:	6878      	ldr	r0, [r7, #4]
 800c762:	f000 fc21 	bl	800cfa8 <USBD_GetConfig>
          break;
 800c766:	e013      	b.n	800c790 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c768:	6839      	ldr	r1, [r7, #0]
 800c76a:	6878      	ldr	r0, [r7, #4]
 800c76c:	f000 fc52 	bl	800d014 <USBD_GetStatus>
          break;
 800c770:	e00e      	b.n	800c790 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c772:	6839      	ldr	r1, [r7, #0]
 800c774:	6878      	ldr	r0, [r7, #4]
 800c776:	f000 fc81 	bl	800d07c <USBD_SetFeature>
          break;
 800c77a:	e009      	b.n	800c790 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c77c:	6839      	ldr	r1, [r7, #0]
 800c77e:	6878      	ldr	r0, [r7, #4]
 800c780:	f000 fc90 	bl	800d0a4 <USBD_ClrFeature>
          break;
 800c784:	e004      	b.n	800c790 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800c786:	6839      	ldr	r1, [r7, #0]
 800c788:	6878      	ldr	r0, [r7, #4]
 800c78a:	f000 fce7 	bl	800d15c <USBD_CtlError>
          break;
 800c78e:	bf00      	nop
      }
      break;
 800c790:	e004      	b.n	800c79c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800c792:	6839      	ldr	r1, [r7, #0]
 800c794:	6878      	ldr	r0, [r7, #4]
 800c796:	f000 fce1 	bl	800d15c <USBD_CtlError>
      break;
 800c79a:	bf00      	nop
  }

  return ret;
 800c79c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c79e:	4618      	mov	r0, r3
 800c7a0:	3710      	adds	r7, #16
 800c7a2:	46bd      	mov	sp, r7
 800c7a4:	bd80      	pop	{r7, pc}
 800c7a6:	bf00      	nop

0800c7a8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b084      	sub	sp, #16
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
 800c7b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c7b6:	683b      	ldr	r3, [r7, #0]
 800c7b8:	781b      	ldrb	r3, [r3, #0]
 800c7ba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c7be:	2b40      	cmp	r3, #64	; 0x40
 800c7c0:	d005      	beq.n	800c7ce <USBD_StdItfReq+0x26>
 800c7c2:	2b40      	cmp	r3, #64	; 0x40
 800c7c4:	d82f      	bhi.n	800c826 <USBD_StdItfReq+0x7e>
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d001      	beq.n	800c7ce <USBD_StdItfReq+0x26>
 800c7ca:	2b20      	cmp	r3, #32
 800c7cc:	d12b      	bne.n	800c826 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c7d4:	b2db      	uxtb	r3, r3
 800c7d6:	3b01      	subs	r3, #1
 800c7d8:	2b02      	cmp	r3, #2
 800c7da:	d81d      	bhi.n	800c818 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c7dc:	683b      	ldr	r3, [r7, #0]
 800c7de:	889b      	ldrh	r3, [r3, #4]
 800c7e0:	b2db      	uxtb	r3, r3
 800c7e2:	2b01      	cmp	r3, #1
 800c7e4:	d813      	bhi.n	800c80e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c7ec:	689b      	ldr	r3, [r3, #8]
 800c7ee:	6839      	ldr	r1, [r7, #0]
 800c7f0:	6878      	ldr	r0, [r7, #4]
 800c7f2:	4798      	blx	r3
 800c7f4:	4603      	mov	r3, r0
 800c7f6:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c7f8:	683b      	ldr	r3, [r7, #0]
 800c7fa:	88db      	ldrh	r3, [r3, #6]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d110      	bne.n	800c822 <USBD_StdItfReq+0x7a>
 800c800:	7bfb      	ldrb	r3, [r7, #15]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d10d      	bne.n	800c822 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c806:	6878      	ldr	r0, [r7, #4]
 800c808:	f000 fcf6 	bl	800d1f8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c80c:	e009      	b.n	800c822 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800c80e:	6839      	ldr	r1, [r7, #0]
 800c810:	6878      	ldr	r0, [r7, #4]
 800c812:	f000 fca3 	bl	800d15c <USBD_CtlError>
          break;
 800c816:	e004      	b.n	800c822 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800c818:	6839      	ldr	r1, [r7, #0]
 800c81a:	6878      	ldr	r0, [r7, #4]
 800c81c:	f000 fc9e 	bl	800d15c <USBD_CtlError>
          break;
 800c820:	e000      	b.n	800c824 <USBD_StdItfReq+0x7c>
          break;
 800c822:	bf00      	nop
      }
      break;
 800c824:	e004      	b.n	800c830 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800c826:	6839      	ldr	r1, [r7, #0]
 800c828:	6878      	ldr	r0, [r7, #4]
 800c82a:	f000 fc97 	bl	800d15c <USBD_CtlError>
      break;
 800c82e:	bf00      	nop
  }

  return ret;
 800c830:	7bfb      	ldrb	r3, [r7, #15]
}
 800c832:	4618      	mov	r0, r3
 800c834:	3710      	adds	r7, #16
 800c836:	46bd      	mov	sp, r7
 800c838:	bd80      	pop	{r7, pc}

0800c83a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c83a:	b580      	push	{r7, lr}
 800c83c:	b084      	sub	sp, #16
 800c83e:	af00      	add	r7, sp, #0
 800c840:	6078      	str	r0, [r7, #4]
 800c842:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c844:	2300      	movs	r3, #0
 800c846:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800c848:	683b      	ldr	r3, [r7, #0]
 800c84a:	889b      	ldrh	r3, [r3, #4]
 800c84c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c84e:	683b      	ldr	r3, [r7, #0]
 800c850:	781b      	ldrb	r3, [r3, #0]
 800c852:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c856:	2b40      	cmp	r3, #64	; 0x40
 800c858:	d007      	beq.n	800c86a <USBD_StdEPReq+0x30>
 800c85a:	2b40      	cmp	r3, #64	; 0x40
 800c85c:	f200 8145 	bhi.w	800caea <USBD_StdEPReq+0x2b0>
 800c860:	2b00      	cmp	r3, #0
 800c862:	d00c      	beq.n	800c87e <USBD_StdEPReq+0x44>
 800c864:	2b20      	cmp	r3, #32
 800c866:	f040 8140 	bne.w	800caea <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c870:	689b      	ldr	r3, [r3, #8]
 800c872:	6839      	ldr	r1, [r7, #0]
 800c874:	6878      	ldr	r0, [r7, #4]
 800c876:	4798      	blx	r3
 800c878:	4603      	mov	r3, r0
 800c87a:	73fb      	strb	r3, [r7, #15]
      break;
 800c87c:	e13a      	b.n	800caf4 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c87e:	683b      	ldr	r3, [r7, #0]
 800c880:	785b      	ldrb	r3, [r3, #1]
 800c882:	2b03      	cmp	r3, #3
 800c884:	d007      	beq.n	800c896 <USBD_StdEPReq+0x5c>
 800c886:	2b03      	cmp	r3, #3
 800c888:	f300 8129 	bgt.w	800cade <USBD_StdEPReq+0x2a4>
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d07f      	beq.n	800c990 <USBD_StdEPReq+0x156>
 800c890:	2b01      	cmp	r3, #1
 800c892:	d03c      	beq.n	800c90e <USBD_StdEPReq+0xd4>
 800c894:	e123      	b.n	800cade <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c89c:	b2db      	uxtb	r3, r3
 800c89e:	2b02      	cmp	r3, #2
 800c8a0:	d002      	beq.n	800c8a8 <USBD_StdEPReq+0x6e>
 800c8a2:	2b03      	cmp	r3, #3
 800c8a4:	d016      	beq.n	800c8d4 <USBD_StdEPReq+0x9a>
 800c8a6:	e02c      	b.n	800c902 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c8a8:	7bbb      	ldrb	r3, [r7, #14]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d00d      	beq.n	800c8ca <USBD_StdEPReq+0x90>
 800c8ae:	7bbb      	ldrb	r3, [r7, #14]
 800c8b0:	2b80      	cmp	r3, #128	; 0x80
 800c8b2:	d00a      	beq.n	800c8ca <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c8b4:	7bbb      	ldrb	r3, [r7, #14]
 800c8b6:	4619      	mov	r1, r3
 800c8b8:	6878      	ldr	r0, [r7, #4]
 800c8ba:	f005 fcf1 	bl	80122a0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c8be:	2180      	movs	r1, #128	; 0x80
 800c8c0:	6878      	ldr	r0, [r7, #4]
 800c8c2:	f005 fced 	bl	80122a0 <USBD_LL_StallEP>
 800c8c6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c8c8:	e020      	b.n	800c90c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800c8ca:	6839      	ldr	r1, [r7, #0]
 800c8cc:	6878      	ldr	r0, [r7, #4]
 800c8ce:	f000 fc45 	bl	800d15c <USBD_CtlError>
              break;
 800c8d2:	e01b      	b.n	800c90c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c8d4:	683b      	ldr	r3, [r7, #0]
 800c8d6:	885b      	ldrh	r3, [r3, #2]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d10e      	bne.n	800c8fa <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c8dc:	7bbb      	ldrb	r3, [r7, #14]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d00b      	beq.n	800c8fa <USBD_StdEPReq+0xc0>
 800c8e2:	7bbb      	ldrb	r3, [r7, #14]
 800c8e4:	2b80      	cmp	r3, #128	; 0x80
 800c8e6:	d008      	beq.n	800c8fa <USBD_StdEPReq+0xc0>
 800c8e8:	683b      	ldr	r3, [r7, #0]
 800c8ea:	88db      	ldrh	r3, [r3, #6]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d104      	bne.n	800c8fa <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c8f0:	7bbb      	ldrb	r3, [r7, #14]
 800c8f2:	4619      	mov	r1, r3
 800c8f4:	6878      	ldr	r0, [r7, #4]
 800c8f6:	f005 fcd3 	bl	80122a0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c8fa:	6878      	ldr	r0, [r7, #4]
 800c8fc:	f000 fc7c 	bl	800d1f8 <USBD_CtlSendStatus>

              break;
 800c900:	e004      	b.n	800c90c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800c902:	6839      	ldr	r1, [r7, #0]
 800c904:	6878      	ldr	r0, [r7, #4]
 800c906:	f000 fc29 	bl	800d15c <USBD_CtlError>
              break;
 800c90a:	bf00      	nop
          }
          break;
 800c90c:	e0ec      	b.n	800cae8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c914:	b2db      	uxtb	r3, r3
 800c916:	2b02      	cmp	r3, #2
 800c918:	d002      	beq.n	800c920 <USBD_StdEPReq+0xe6>
 800c91a:	2b03      	cmp	r3, #3
 800c91c:	d016      	beq.n	800c94c <USBD_StdEPReq+0x112>
 800c91e:	e030      	b.n	800c982 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c920:	7bbb      	ldrb	r3, [r7, #14]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d00d      	beq.n	800c942 <USBD_StdEPReq+0x108>
 800c926:	7bbb      	ldrb	r3, [r7, #14]
 800c928:	2b80      	cmp	r3, #128	; 0x80
 800c92a:	d00a      	beq.n	800c942 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c92c:	7bbb      	ldrb	r3, [r7, #14]
 800c92e:	4619      	mov	r1, r3
 800c930:	6878      	ldr	r0, [r7, #4]
 800c932:	f005 fcb5 	bl	80122a0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c936:	2180      	movs	r1, #128	; 0x80
 800c938:	6878      	ldr	r0, [r7, #4]
 800c93a:	f005 fcb1 	bl	80122a0 <USBD_LL_StallEP>
 800c93e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c940:	e025      	b.n	800c98e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800c942:	6839      	ldr	r1, [r7, #0]
 800c944:	6878      	ldr	r0, [r7, #4]
 800c946:	f000 fc09 	bl	800d15c <USBD_CtlError>
              break;
 800c94a:	e020      	b.n	800c98e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	885b      	ldrh	r3, [r3, #2]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d11b      	bne.n	800c98c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c954:	7bbb      	ldrb	r3, [r7, #14]
 800c956:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d004      	beq.n	800c968 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c95e:	7bbb      	ldrb	r3, [r7, #14]
 800c960:	4619      	mov	r1, r3
 800c962:	6878      	ldr	r0, [r7, #4]
 800c964:	f005 fcbb 	bl	80122de <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c968:	6878      	ldr	r0, [r7, #4]
 800c96a:	f000 fc45 	bl	800d1f8 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c974:	689b      	ldr	r3, [r3, #8]
 800c976:	6839      	ldr	r1, [r7, #0]
 800c978:	6878      	ldr	r0, [r7, #4]
 800c97a:	4798      	blx	r3
 800c97c:	4603      	mov	r3, r0
 800c97e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800c980:	e004      	b.n	800c98c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800c982:	6839      	ldr	r1, [r7, #0]
 800c984:	6878      	ldr	r0, [r7, #4]
 800c986:	f000 fbe9 	bl	800d15c <USBD_CtlError>
              break;
 800c98a:	e000      	b.n	800c98e <USBD_StdEPReq+0x154>
              break;
 800c98c:	bf00      	nop
          }
          break;
 800c98e:	e0ab      	b.n	800cae8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c996:	b2db      	uxtb	r3, r3
 800c998:	2b02      	cmp	r3, #2
 800c99a:	d002      	beq.n	800c9a2 <USBD_StdEPReq+0x168>
 800c99c:	2b03      	cmp	r3, #3
 800c99e:	d032      	beq.n	800ca06 <USBD_StdEPReq+0x1cc>
 800c9a0:	e097      	b.n	800cad2 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c9a2:	7bbb      	ldrb	r3, [r7, #14]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d007      	beq.n	800c9b8 <USBD_StdEPReq+0x17e>
 800c9a8:	7bbb      	ldrb	r3, [r7, #14]
 800c9aa:	2b80      	cmp	r3, #128	; 0x80
 800c9ac:	d004      	beq.n	800c9b8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800c9ae:	6839      	ldr	r1, [r7, #0]
 800c9b0:	6878      	ldr	r0, [r7, #4]
 800c9b2:	f000 fbd3 	bl	800d15c <USBD_CtlError>
                break;
 800c9b6:	e091      	b.n	800cadc <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c9b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	da0b      	bge.n	800c9d8 <USBD_StdEPReq+0x19e>
 800c9c0:	7bbb      	ldrb	r3, [r7, #14]
 800c9c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c9c6:	4613      	mov	r3, r2
 800c9c8:	009b      	lsls	r3, r3, #2
 800c9ca:	4413      	add	r3, r2
 800c9cc:	009b      	lsls	r3, r3, #2
 800c9ce:	3310      	adds	r3, #16
 800c9d0:	687a      	ldr	r2, [r7, #4]
 800c9d2:	4413      	add	r3, r2
 800c9d4:	3304      	adds	r3, #4
 800c9d6:	e00b      	b.n	800c9f0 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c9d8:	7bbb      	ldrb	r3, [r7, #14]
 800c9da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c9de:	4613      	mov	r3, r2
 800c9e0:	009b      	lsls	r3, r3, #2
 800c9e2:	4413      	add	r3, r2
 800c9e4:	009b      	lsls	r3, r3, #2
 800c9e6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c9ea:	687a      	ldr	r2, [r7, #4]
 800c9ec:	4413      	add	r3, r2
 800c9ee:	3304      	adds	r3, #4
 800c9f0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c9f2:	68bb      	ldr	r3, [r7, #8]
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c9f8:	68bb      	ldr	r3, [r7, #8]
 800c9fa:	2202      	movs	r2, #2
 800c9fc:	4619      	mov	r1, r3
 800c9fe:	6878      	ldr	r0, [r7, #4]
 800ca00:	f000 fbbd 	bl	800d17e <USBD_CtlSendData>
              break;
 800ca04:	e06a      	b.n	800cadc <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ca06:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	da11      	bge.n	800ca32 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ca0e:	7bbb      	ldrb	r3, [r7, #14]
 800ca10:	f003 020f 	and.w	r2, r3, #15
 800ca14:	6879      	ldr	r1, [r7, #4]
 800ca16:	4613      	mov	r3, r2
 800ca18:	009b      	lsls	r3, r3, #2
 800ca1a:	4413      	add	r3, r2
 800ca1c:	009b      	lsls	r3, r3, #2
 800ca1e:	440b      	add	r3, r1
 800ca20:	3324      	adds	r3, #36	; 0x24
 800ca22:	881b      	ldrh	r3, [r3, #0]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d117      	bne.n	800ca58 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ca28:	6839      	ldr	r1, [r7, #0]
 800ca2a:	6878      	ldr	r0, [r7, #4]
 800ca2c:	f000 fb96 	bl	800d15c <USBD_CtlError>
                  break;
 800ca30:	e054      	b.n	800cadc <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ca32:	7bbb      	ldrb	r3, [r7, #14]
 800ca34:	f003 020f 	and.w	r2, r3, #15
 800ca38:	6879      	ldr	r1, [r7, #4]
 800ca3a:	4613      	mov	r3, r2
 800ca3c:	009b      	lsls	r3, r3, #2
 800ca3e:	4413      	add	r3, r2
 800ca40:	009b      	lsls	r3, r3, #2
 800ca42:	440b      	add	r3, r1
 800ca44:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ca48:	881b      	ldrh	r3, [r3, #0]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d104      	bne.n	800ca58 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ca4e:	6839      	ldr	r1, [r7, #0]
 800ca50:	6878      	ldr	r0, [r7, #4]
 800ca52:	f000 fb83 	bl	800d15c <USBD_CtlError>
                  break;
 800ca56:	e041      	b.n	800cadc <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	da0b      	bge.n	800ca78 <USBD_StdEPReq+0x23e>
 800ca60:	7bbb      	ldrb	r3, [r7, #14]
 800ca62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ca66:	4613      	mov	r3, r2
 800ca68:	009b      	lsls	r3, r3, #2
 800ca6a:	4413      	add	r3, r2
 800ca6c:	009b      	lsls	r3, r3, #2
 800ca6e:	3310      	adds	r3, #16
 800ca70:	687a      	ldr	r2, [r7, #4]
 800ca72:	4413      	add	r3, r2
 800ca74:	3304      	adds	r3, #4
 800ca76:	e00b      	b.n	800ca90 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ca78:	7bbb      	ldrb	r3, [r7, #14]
 800ca7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca7e:	4613      	mov	r3, r2
 800ca80:	009b      	lsls	r3, r3, #2
 800ca82:	4413      	add	r3, r2
 800ca84:	009b      	lsls	r3, r3, #2
 800ca86:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ca8a:	687a      	ldr	r2, [r7, #4]
 800ca8c:	4413      	add	r3, r2
 800ca8e:	3304      	adds	r3, #4
 800ca90:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ca92:	7bbb      	ldrb	r3, [r7, #14]
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d002      	beq.n	800ca9e <USBD_StdEPReq+0x264>
 800ca98:	7bbb      	ldrb	r3, [r7, #14]
 800ca9a:	2b80      	cmp	r3, #128	; 0x80
 800ca9c:	d103      	bne.n	800caa6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800ca9e:	68bb      	ldr	r3, [r7, #8]
 800caa0:	2200      	movs	r2, #0
 800caa2:	601a      	str	r2, [r3, #0]
 800caa4:	e00e      	b.n	800cac4 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800caa6:	7bbb      	ldrb	r3, [r7, #14]
 800caa8:	4619      	mov	r1, r3
 800caaa:	6878      	ldr	r0, [r7, #4]
 800caac:	f005 fc36 	bl	801231c <USBD_LL_IsStallEP>
 800cab0:	4603      	mov	r3, r0
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d003      	beq.n	800cabe <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	2201      	movs	r2, #1
 800caba:	601a      	str	r2, [r3, #0]
 800cabc:	e002      	b.n	800cac4 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800cabe:	68bb      	ldr	r3, [r7, #8]
 800cac0:	2200      	movs	r2, #0
 800cac2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cac4:	68bb      	ldr	r3, [r7, #8]
 800cac6:	2202      	movs	r2, #2
 800cac8:	4619      	mov	r1, r3
 800caca:	6878      	ldr	r0, [r7, #4]
 800cacc:	f000 fb57 	bl	800d17e <USBD_CtlSendData>
              break;
 800cad0:	e004      	b.n	800cadc <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800cad2:	6839      	ldr	r1, [r7, #0]
 800cad4:	6878      	ldr	r0, [r7, #4]
 800cad6:	f000 fb41 	bl	800d15c <USBD_CtlError>
              break;
 800cada:	bf00      	nop
          }
          break;
 800cadc:	e004      	b.n	800cae8 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800cade:	6839      	ldr	r1, [r7, #0]
 800cae0:	6878      	ldr	r0, [r7, #4]
 800cae2:	f000 fb3b 	bl	800d15c <USBD_CtlError>
          break;
 800cae6:	bf00      	nop
      }
      break;
 800cae8:	e004      	b.n	800caf4 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800caea:	6839      	ldr	r1, [r7, #0]
 800caec:	6878      	ldr	r0, [r7, #4]
 800caee:	f000 fb35 	bl	800d15c <USBD_CtlError>
      break;
 800caf2:	bf00      	nop
  }

  return ret;
 800caf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800caf6:	4618      	mov	r0, r3
 800caf8:	3710      	adds	r7, #16
 800cafa:	46bd      	mov	sp, r7
 800cafc:	bd80      	pop	{r7, pc}
	...

0800cb00 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb00:	b580      	push	{r7, lr}
 800cb02:	b084      	sub	sp, #16
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	6078      	str	r0, [r7, #4]
 800cb08:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800cb0e:	2300      	movs	r3, #0
 800cb10:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800cb12:	2300      	movs	r3, #0
 800cb14:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800cb16:	683b      	ldr	r3, [r7, #0]
 800cb18:	885b      	ldrh	r3, [r3, #2]
 800cb1a:	0a1b      	lsrs	r3, r3, #8
 800cb1c:	b29b      	uxth	r3, r3
 800cb1e:	3b01      	subs	r3, #1
 800cb20:	2b06      	cmp	r3, #6
 800cb22:	f200 8128 	bhi.w	800cd76 <USBD_GetDescriptor+0x276>
 800cb26:	a201      	add	r2, pc, #4	; (adr r2, 800cb2c <USBD_GetDescriptor+0x2c>)
 800cb28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb2c:	0800cb49 	.word	0x0800cb49
 800cb30:	0800cb61 	.word	0x0800cb61
 800cb34:	0800cba1 	.word	0x0800cba1
 800cb38:	0800cd77 	.word	0x0800cd77
 800cb3c:	0800cd77 	.word	0x0800cd77
 800cb40:	0800cd17 	.word	0x0800cd17
 800cb44:	0800cd43 	.word	0x0800cd43
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	687a      	ldr	r2, [r7, #4]
 800cb52:	7c12      	ldrb	r2, [r2, #16]
 800cb54:	f107 0108 	add.w	r1, r7, #8
 800cb58:	4610      	mov	r0, r2
 800cb5a:	4798      	blx	r3
 800cb5c:	60f8      	str	r0, [r7, #12]
      break;
 800cb5e:	e112      	b.n	800cd86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	7c1b      	ldrb	r3, [r3, #16]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d10d      	bne.n	800cb84 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cb6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb70:	f107 0208 	add.w	r2, r7, #8
 800cb74:	4610      	mov	r0, r2
 800cb76:	4798      	blx	r3
 800cb78:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	3301      	adds	r3, #1
 800cb7e:	2202      	movs	r2, #2
 800cb80:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800cb82:	e100      	b.n	800cd86 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cb8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb8c:	f107 0208 	add.w	r2, r7, #8
 800cb90:	4610      	mov	r0, r2
 800cb92:	4798      	blx	r3
 800cb94:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	3301      	adds	r3, #1
 800cb9a:	2202      	movs	r2, #2
 800cb9c:	701a      	strb	r2, [r3, #0]
      break;
 800cb9e:	e0f2      	b.n	800cd86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800cba0:	683b      	ldr	r3, [r7, #0]
 800cba2:	885b      	ldrh	r3, [r3, #2]
 800cba4:	b2db      	uxtb	r3, r3
 800cba6:	2b05      	cmp	r3, #5
 800cba8:	f200 80ac 	bhi.w	800cd04 <USBD_GetDescriptor+0x204>
 800cbac:	a201      	add	r2, pc, #4	; (adr r2, 800cbb4 <USBD_GetDescriptor+0xb4>)
 800cbae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbb2:	bf00      	nop
 800cbb4:	0800cbcd 	.word	0x0800cbcd
 800cbb8:	0800cc01 	.word	0x0800cc01
 800cbbc:	0800cc35 	.word	0x0800cc35
 800cbc0:	0800cc69 	.word	0x0800cc69
 800cbc4:	0800cc9d 	.word	0x0800cc9d
 800cbc8:	0800ccd1 	.word	0x0800ccd1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cbd2:	685b      	ldr	r3, [r3, #4]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d00b      	beq.n	800cbf0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cbde:	685b      	ldr	r3, [r3, #4]
 800cbe0:	687a      	ldr	r2, [r7, #4]
 800cbe2:	7c12      	ldrb	r2, [r2, #16]
 800cbe4:	f107 0108 	add.w	r1, r7, #8
 800cbe8:	4610      	mov	r0, r2
 800cbea:	4798      	blx	r3
 800cbec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cbee:	e091      	b.n	800cd14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cbf0:	6839      	ldr	r1, [r7, #0]
 800cbf2:	6878      	ldr	r0, [r7, #4]
 800cbf4:	f000 fab2 	bl	800d15c <USBD_CtlError>
            err++;
 800cbf8:	7afb      	ldrb	r3, [r7, #11]
 800cbfa:	3301      	adds	r3, #1
 800cbfc:	72fb      	strb	r3, [r7, #11]
          break;
 800cbfe:	e089      	b.n	800cd14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc06:	689b      	ldr	r3, [r3, #8]
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d00b      	beq.n	800cc24 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc12:	689b      	ldr	r3, [r3, #8]
 800cc14:	687a      	ldr	r2, [r7, #4]
 800cc16:	7c12      	ldrb	r2, [r2, #16]
 800cc18:	f107 0108 	add.w	r1, r7, #8
 800cc1c:	4610      	mov	r0, r2
 800cc1e:	4798      	blx	r3
 800cc20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc22:	e077      	b.n	800cd14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cc24:	6839      	ldr	r1, [r7, #0]
 800cc26:	6878      	ldr	r0, [r7, #4]
 800cc28:	f000 fa98 	bl	800d15c <USBD_CtlError>
            err++;
 800cc2c:	7afb      	ldrb	r3, [r7, #11]
 800cc2e:	3301      	adds	r3, #1
 800cc30:	72fb      	strb	r3, [r7, #11]
          break;
 800cc32:	e06f      	b.n	800cd14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc3a:	68db      	ldr	r3, [r3, #12]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d00b      	beq.n	800cc58 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc46:	68db      	ldr	r3, [r3, #12]
 800cc48:	687a      	ldr	r2, [r7, #4]
 800cc4a:	7c12      	ldrb	r2, [r2, #16]
 800cc4c:	f107 0108 	add.w	r1, r7, #8
 800cc50:	4610      	mov	r0, r2
 800cc52:	4798      	blx	r3
 800cc54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc56:	e05d      	b.n	800cd14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cc58:	6839      	ldr	r1, [r7, #0]
 800cc5a:	6878      	ldr	r0, [r7, #4]
 800cc5c:	f000 fa7e 	bl	800d15c <USBD_CtlError>
            err++;
 800cc60:	7afb      	ldrb	r3, [r7, #11]
 800cc62:	3301      	adds	r3, #1
 800cc64:	72fb      	strb	r3, [r7, #11]
          break;
 800cc66:	e055      	b.n	800cd14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc6e:	691b      	ldr	r3, [r3, #16]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d00b      	beq.n	800cc8c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cc7a:	691b      	ldr	r3, [r3, #16]
 800cc7c:	687a      	ldr	r2, [r7, #4]
 800cc7e:	7c12      	ldrb	r2, [r2, #16]
 800cc80:	f107 0108 	add.w	r1, r7, #8
 800cc84:	4610      	mov	r0, r2
 800cc86:	4798      	blx	r3
 800cc88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc8a:	e043      	b.n	800cd14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cc8c:	6839      	ldr	r1, [r7, #0]
 800cc8e:	6878      	ldr	r0, [r7, #4]
 800cc90:	f000 fa64 	bl	800d15c <USBD_CtlError>
            err++;
 800cc94:	7afb      	ldrb	r3, [r7, #11]
 800cc96:	3301      	adds	r3, #1
 800cc98:	72fb      	strb	r3, [r7, #11]
          break;
 800cc9a:	e03b      	b.n	800cd14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cca2:	695b      	ldr	r3, [r3, #20]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d00b      	beq.n	800ccc0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccae:	695b      	ldr	r3, [r3, #20]
 800ccb0:	687a      	ldr	r2, [r7, #4]
 800ccb2:	7c12      	ldrb	r2, [r2, #16]
 800ccb4:	f107 0108 	add.w	r1, r7, #8
 800ccb8:	4610      	mov	r0, r2
 800ccba:	4798      	blx	r3
 800ccbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ccbe:	e029      	b.n	800cd14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ccc0:	6839      	ldr	r1, [r7, #0]
 800ccc2:	6878      	ldr	r0, [r7, #4]
 800ccc4:	f000 fa4a 	bl	800d15c <USBD_CtlError>
            err++;
 800ccc8:	7afb      	ldrb	r3, [r7, #11]
 800ccca:	3301      	adds	r3, #1
 800cccc:	72fb      	strb	r3, [r7, #11]
          break;
 800ccce:	e021      	b.n	800cd14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ccd6:	699b      	ldr	r3, [r3, #24]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d00b      	beq.n	800ccf4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cce2:	699b      	ldr	r3, [r3, #24]
 800cce4:	687a      	ldr	r2, [r7, #4]
 800cce6:	7c12      	ldrb	r2, [r2, #16]
 800cce8:	f107 0108 	add.w	r1, r7, #8
 800ccec:	4610      	mov	r0, r2
 800ccee:	4798      	blx	r3
 800ccf0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ccf2:	e00f      	b.n	800cd14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ccf4:	6839      	ldr	r1, [r7, #0]
 800ccf6:	6878      	ldr	r0, [r7, #4]
 800ccf8:	f000 fa30 	bl	800d15c <USBD_CtlError>
            err++;
 800ccfc:	7afb      	ldrb	r3, [r7, #11]
 800ccfe:	3301      	adds	r3, #1
 800cd00:	72fb      	strb	r3, [r7, #11]
          break;
 800cd02:	e007      	b.n	800cd14 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800cd04:	6839      	ldr	r1, [r7, #0]
 800cd06:	6878      	ldr	r0, [r7, #4]
 800cd08:	f000 fa28 	bl	800d15c <USBD_CtlError>
          err++;
 800cd0c:	7afb      	ldrb	r3, [r7, #11]
 800cd0e:	3301      	adds	r3, #1
 800cd10:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800cd12:	bf00      	nop
      }
      break;
 800cd14:	e037      	b.n	800cd86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	7c1b      	ldrb	r3, [r3, #16]
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d109      	bne.n	800cd32 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cd24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd26:	f107 0208 	add.w	r2, r7, #8
 800cd2a:	4610      	mov	r0, r2
 800cd2c:	4798      	blx	r3
 800cd2e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cd30:	e029      	b.n	800cd86 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800cd32:	6839      	ldr	r1, [r7, #0]
 800cd34:	6878      	ldr	r0, [r7, #4]
 800cd36:	f000 fa11 	bl	800d15c <USBD_CtlError>
        err++;
 800cd3a:	7afb      	ldrb	r3, [r7, #11]
 800cd3c:	3301      	adds	r3, #1
 800cd3e:	72fb      	strb	r3, [r7, #11]
      break;
 800cd40:	e021      	b.n	800cd86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	7c1b      	ldrb	r3, [r3, #16]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d10d      	bne.n	800cd66 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cd50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd52:	f107 0208 	add.w	r2, r7, #8
 800cd56:	4610      	mov	r0, r2
 800cd58:	4798      	blx	r3
 800cd5a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	3301      	adds	r3, #1
 800cd60:	2207      	movs	r2, #7
 800cd62:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cd64:	e00f      	b.n	800cd86 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800cd66:	6839      	ldr	r1, [r7, #0]
 800cd68:	6878      	ldr	r0, [r7, #4]
 800cd6a:	f000 f9f7 	bl	800d15c <USBD_CtlError>
        err++;
 800cd6e:	7afb      	ldrb	r3, [r7, #11]
 800cd70:	3301      	adds	r3, #1
 800cd72:	72fb      	strb	r3, [r7, #11]
      break;
 800cd74:	e007      	b.n	800cd86 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800cd76:	6839      	ldr	r1, [r7, #0]
 800cd78:	6878      	ldr	r0, [r7, #4]
 800cd7a:	f000 f9ef 	bl	800d15c <USBD_CtlError>
      err++;
 800cd7e:	7afb      	ldrb	r3, [r7, #11]
 800cd80:	3301      	adds	r3, #1
 800cd82:	72fb      	strb	r3, [r7, #11]
      break;
 800cd84:	bf00      	nop
  }

  if (err != 0U)
 800cd86:	7afb      	ldrb	r3, [r7, #11]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d11e      	bne.n	800cdca <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	88db      	ldrh	r3, [r3, #6]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d016      	beq.n	800cdc2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800cd94:	893b      	ldrh	r3, [r7, #8]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d00e      	beq.n	800cdb8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800cd9a:	683b      	ldr	r3, [r7, #0]
 800cd9c:	88da      	ldrh	r2, [r3, #6]
 800cd9e:	893b      	ldrh	r3, [r7, #8]
 800cda0:	4293      	cmp	r3, r2
 800cda2:	bf28      	it	cs
 800cda4:	4613      	movcs	r3, r2
 800cda6:	b29b      	uxth	r3, r3
 800cda8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800cdaa:	893b      	ldrh	r3, [r7, #8]
 800cdac:	461a      	mov	r2, r3
 800cdae:	68f9      	ldr	r1, [r7, #12]
 800cdb0:	6878      	ldr	r0, [r7, #4]
 800cdb2:	f000 f9e4 	bl	800d17e <USBD_CtlSendData>
 800cdb6:	e009      	b.n	800cdcc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800cdb8:	6839      	ldr	r1, [r7, #0]
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f000 f9ce 	bl	800d15c <USBD_CtlError>
 800cdc0:	e004      	b.n	800cdcc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800cdc2:	6878      	ldr	r0, [r7, #4]
 800cdc4:	f000 fa18 	bl	800d1f8 <USBD_CtlSendStatus>
 800cdc8:	e000      	b.n	800cdcc <USBD_GetDescriptor+0x2cc>
    return;
 800cdca:	bf00      	nop
  }
}
 800cdcc:	3710      	adds	r7, #16
 800cdce:	46bd      	mov	sp, r7
 800cdd0:	bd80      	pop	{r7, pc}
 800cdd2:	bf00      	nop

0800cdd4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b084      	sub	sp, #16
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
 800cddc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	889b      	ldrh	r3, [r3, #4]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d131      	bne.n	800ce4a <USBD_SetAddress+0x76>
 800cde6:	683b      	ldr	r3, [r7, #0]
 800cde8:	88db      	ldrh	r3, [r3, #6]
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d12d      	bne.n	800ce4a <USBD_SetAddress+0x76>
 800cdee:	683b      	ldr	r3, [r7, #0]
 800cdf0:	885b      	ldrh	r3, [r3, #2]
 800cdf2:	2b7f      	cmp	r3, #127	; 0x7f
 800cdf4:	d829      	bhi.n	800ce4a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	885b      	ldrh	r3, [r3, #2]
 800cdfa:	b2db      	uxtb	r3, r3
 800cdfc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce00:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce08:	b2db      	uxtb	r3, r3
 800ce0a:	2b03      	cmp	r3, #3
 800ce0c:	d104      	bne.n	800ce18 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ce0e:	6839      	ldr	r1, [r7, #0]
 800ce10:	6878      	ldr	r0, [r7, #4]
 800ce12:	f000 f9a3 	bl	800d15c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce16:	e01d      	b.n	800ce54 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	7bfa      	ldrb	r2, [r7, #15]
 800ce1c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ce20:	7bfb      	ldrb	r3, [r7, #15]
 800ce22:	4619      	mov	r1, r3
 800ce24:	6878      	ldr	r0, [r7, #4]
 800ce26:	f005 faa5 	bl	8012374 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ce2a:	6878      	ldr	r0, [r7, #4]
 800ce2c:	f000 f9e4 	bl	800d1f8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ce30:	7bfb      	ldrb	r3, [r7, #15]
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d004      	beq.n	800ce40 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	2202      	movs	r2, #2
 800ce3a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce3e:	e009      	b.n	800ce54 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2201      	movs	r2, #1
 800ce44:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce48:	e004      	b.n	800ce54 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ce4a:	6839      	ldr	r1, [r7, #0]
 800ce4c:	6878      	ldr	r0, [r7, #4]
 800ce4e:	f000 f985 	bl	800d15c <USBD_CtlError>
  }
}
 800ce52:	bf00      	nop
 800ce54:	bf00      	nop
 800ce56:	3710      	adds	r7, #16
 800ce58:	46bd      	mov	sp, r7
 800ce5a:	bd80      	pop	{r7, pc}

0800ce5c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce5c:	b580      	push	{r7, lr}
 800ce5e:	b084      	sub	sp, #16
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	6078      	str	r0, [r7, #4]
 800ce64:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ce66:	2300      	movs	r3, #0
 800ce68:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ce6a:	683b      	ldr	r3, [r7, #0]
 800ce6c:	885b      	ldrh	r3, [r3, #2]
 800ce6e:	b2da      	uxtb	r2, r3
 800ce70:	4b4c      	ldr	r3, [pc, #304]	; (800cfa4 <USBD_SetConfig+0x148>)
 800ce72:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ce74:	4b4b      	ldr	r3, [pc, #300]	; (800cfa4 <USBD_SetConfig+0x148>)
 800ce76:	781b      	ldrb	r3, [r3, #0]
 800ce78:	2b01      	cmp	r3, #1
 800ce7a:	d905      	bls.n	800ce88 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ce7c:	6839      	ldr	r1, [r7, #0]
 800ce7e:	6878      	ldr	r0, [r7, #4]
 800ce80:	f000 f96c 	bl	800d15c <USBD_CtlError>
    return USBD_FAIL;
 800ce84:	2303      	movs	r3, #3
 800ce86:	e088      	b.n	800cf9a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce8e:	b2db      	uxtb	r3, r3
 800ce90:	2b02      	cmp	r3, #2
 800ce92:	d002      	beq.n	800ce9a <USBD_SetConfig+0x3e>
 800ce94:	2b03      	cmp	r3, #3
 800ce96:	d025      	beq.n	800cee4 <USBD_SetConfig+0x88>
 800ce98:	e071      	b.n	800cf7e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ce9a:	4b42      	ldr	r3, [pc, #264]	; (800cfa4 <USBD_SetConfig+0x148>)
 800ce9c:	781b      	ldrb	r3, [r3, #0]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d01c      	beq.n	800cedc <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800cea2:	4b40      	ldr	r3, [pc, #256]	; (800cfa4 <USBD_SetConfig+0x148>)
 800cea4:	781b      	ldrb	r3, [r3, #0]
 800cea6:	461a      	mov	r2, r3
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ceac:	4b3d      	ldr	r3, [pc, #244]	; (800cfa4 <USBD_SetConfig+0x148>)
 800ceae:	781b      	ldrb	r3, [r3, #0]
 800ceb0:	4619      	mov	r1, r3
 800ceb2:	6878      	ldr	r0, [r7, #4]
 800ceb4:	f7ff f948 	bl	800c148 <USBD_SetClassConfig>
 800ceb8:	4603      	mov	r3, r0
 800ceba:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800cebc:	7bfb      	ldrb	r3, [r7, #15]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d004      	beq.n	800cecc <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800cec2:	6839      	ldr	r1, [r7, #0]
 800cec4:	6878      	ldr	r0, [r7, #4]
 800cec6:	f000 f949 	bl	800d15c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ceca:	e065      	b.n	800cf98 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800cecc:	6878      	ldr	r0, [r7, #4]
 800cece:	f000 f993 	bl	800d1f8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	2203      	movs	r2, #3
 800ced6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800ceda:	e05d      	b.n	800cf98 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800cedc:	6878      	ldr	r0, [r7, #4]
 800cede:	f000 f98b 	bl	800d1f8 <USBD_CtlSendStatus>
      break;
 800cee2:	e059      	b.n	800cf98 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800cee4:	4b2f      	ldr	r3, [pc, #188]	; (800cfa4 <USBD_SetConfig+0x148>)
 800cee6:	781b      	ldrb	r3, [r3, #0]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d112      	bne.n	800cf12 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	2202      	movs	r2, #2
 800cef0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800cef4:	4b2b      	ldr	r3, [pc, #172]	; (800cfa4 <USBD_SetConfig+0x148>)
 800cef6:	781b      	ldrb	r3, [r3, #0]
 800cef8:	461a      	mov	r2, r3
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cefe:	4b29      	ldr	r3, [pc, #164]	; (800cfa4 <USBD_SetConfig+0x148>)
 800cf00:	781b      	ldrb	r3, [r3, #0]
 800cf02:	4619      	mov	r1, r3
 800cf04:	6878      	ldr	r0, [r7, #4]
 800cf06:	f7ff f93b 	bl	800c180 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800cf0a:	6878      	ldr	r0, [r7, #4]
 800cf0c:	f000 f974 	bl	800d1f8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cf10:	e042      	b.n	800cf98 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800cf12:	4b24      	ldr	r3, [pc, #144]	; (800cfa4 <USBD_SetConfig+0x148>)
 800cf14:	781b      	ldrb	r3, [r3, #0]
 800cf16:	461a      	mov	r2, r3
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	685b      	ldr	r3, [r3, #4]
 800cf1c:	429a      	cmp	r2, r3
 800cf1e:	d02a      	beq.n	800cf76 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	685b      	ldr	r3, [r3, #4]
 800cf24:	b2db      	uxtb	r3, r3
 800cf26:	4619      	mov	r1, r3
 800cf28:	6878      	ldr	r0, [r7, #4]
 800cf2a:	f7ff f929 	bl	800c180 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800cf2e:	4b1d      	ldr	r3, [pc, #116]	; (800cfa4 <USBD_SetConfig+0x148>)
 800cf30:	781b      	ldrb	r3, [r3, #0]
 800cf32:	461a      	mov	r2, r3
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cf38:	4b1a      	ldr	r3, [pc, #104]	; (800cfa4 <USBD_SetConfig+0x148>)
 800cf3a:	781b      	ldrb	r3, [r3, #0]
 800cf3c:	4619      	mov	r1, r3
 800cf3e:	6878      	ldr	r0, [r7, #4]
 800cf40:	f7ff f902 	bl	800c148 <USBD_SetClassConfig>
 800cf44:	4603      	mov	r3, r0
 800cf46:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800cf48:	7bfb      	ldrb	r3, [r7, #15]
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d00f      	beq.n	800cf6e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800cf4e:	6839      	ldr	r1, [r7, #0]
 800cf50:	6878      	ldr	r0, [r7, #4]
 800cf52:	f000 f903 	bl	800d15c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	685b      	ldr	r3, [r3, #4]
 800cf5a:	b2db      	uxtb	r3, r3
 800cf5c:	4619      	mov	r1, r3
 800cf5e:	6878      	ldr	r0, [r7, #4]
 800cf60:	f7ff f90e 	bl	800c180 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	2202      	movs	r2, #2
 800cf68:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800cf6c:	e014      	b.n	800cf98 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800cf6e:	6878      	ldr	r0, [r7, #4]
 800cf70:	f000 f942 	bl	800d1f8 <USBD_CtlSendStatus>
      break;
 800cf74:	e010      	b.n	800cf98 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800cf76:	6878      	ldr	r0, [r7, #4]
 800cf78:	f000 f93e 	bl	800d1f8 <USBD_CtlSendStatus>
      break;
 800cf7c:	e00c      	b.n	800cf98 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800cf7e:	6839      	ldr	r1, [r7, #0]
 800cf80:	6878      	ldr	r0, [r7, #4]
 800cf82:	f000 f8eb 	bl	800d15c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cf86:	4b07      	ldr	r3, [pc, #28]	; (800cfa4 <USBD_SetConfig+0x148>)
 800cf88:	781b      	ldrb	r3, [r3, #0]
 800cf8a:	4619      	mov	r1, r3
 800cf8c:	6878      	ldr	r0, [r7, #4]
 800cf8e:	f7ff f8f7 	bl	800c180 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800cf92:	2303      	movs	r3, #3
 800cf94:	73fb      	strb	r3, [r7, #15]
      break;
 800cf96:	bf00      	nop
  }

  return ret;
 800cf98:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	3710      	adds	r7, #16
 800cf9e:	46bd      	mov	sp, r7
 800cfa0:	bd80      	pop	{r7, pc}
 800cfa2:	bf00      	nop
 800cfa4:	20000400 	.word	0x20000400

0800cfa8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b082      	sub	sp, #8
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
 800cfb0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cfb2:	683b      	ldr	r3, [r7, #0]
 800cfb4:	88db      	ldrh	r3, [r3, #6]
 800cfb6:	2b01      	cmp	r3, #1
 800cfb8:	d004      	beq.n	800cfc4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cfba:	6839      	ldr	r1, [r7, #0]
 800cfbc:	6878      	ldr	r0, [r7, #4]
 800cfbe:	f000 f8cd 	bl	800d15c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800cfc2:	e023      	b.n	800d00c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cfca:	b2db      	uxtb	r3, r3
 800cfcc:	2b02      	cmp	r3, #2
 800cfce:	dc02      	bgt.n	800cfd6 <USBD_GetConfig+0x2e>
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	dc03      	bgt.n	800cfdc <USBD_GetConfig+0x34>
 800cfd4:	e015      	b.n	800d002 <USBD_GetConfig+0x5a>
 800cfd6:	2b03      	cmp	r3, #3
 800cfd8:	d00b      	beq.n	800cff2 <USBD_GetConfig+0x4a>
 800cfda:	e012      	b.n	800d002 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	2200      	movs	r2, #0
 800cfe0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	3308      	adds	r3, #8
 800cfe6:	2201      	movs	r2, #1
 800cfe8:	4619      	mov	r1, r3
 800cfea:	6878      	ldr	r0, [r7, #4]
 800cfec:	f000 f8c7 	bl	800d17e <USBD_CtlSendData>
        break;
 800cff0:	e00c      	b.n	800d00c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	3304      	adds	r3, #4
 800cff6:	2201      	movs	r2, #1
 800cff8:	4619      	mov	r1, r3
 800cffa:	6878      	ldr	r0, [r7, #4]
 800cffc:	f000 f8bf 	bl	800d17e <USBD_CtlSendData>
        break;
 800d000:	e004      	b.n	800d00c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d002:	6839      	ldr	r1, [r7, #0]
 800d004:	6878      	ldr	r0, [r7, #4]
 800d006:	f000 f8a9 	bl	800d15c <USBD_CtlError>
        break;
 800d00a:	bf00      	nop
}
 800d00c:	bf00      	nop
 800d00e:	3708      	adds	r7, #8
 800d010:	46bd      	mov	sp, r7
 800d012:	bd80      	pop	{r7, pc}

0800d014 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d014:	b580      	push	{r7, lr}
 800d016:	b082      	sub	sp, #8
 800d018:	af00      	add	r7, sp, #0
 800d01a:	6078      	str	r0, [r7, #4]
 800d01c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d024:	b2db      	uxtb	r3, r3
 800d026:	3b01      	subs	r3, #1
 800d028:	2b02      	cmp	r3, #2
 800d02a:	d81e      	bhi.n	800d06a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d02c:	683b      	ldr	r3, [r7, #0]
 800d02e:	88db      	ldrh	r3, [r3, #6]
 800d030:	2b02      	cmp	r3, #2
 800d032:	d004      	beq.n	800d03e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d034:	6839      	ldr	r1, [r7, #0]
 800d036:	6878      	ldr	r0, [r7, #4]
 800d038:	f000 f890 	bl	800d15c <USBD_CtlError>
        break;
 800d03c:	e01a      	b.n	800d074 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	2201      	movs	r2, #1
 800d042:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d005      	beq.n	800d05a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	68db      	ldr	r3, [r3, #12]
 800d052:	f043 0202 	orr.w	r2, r3, #2
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	330c      	adds	r3, #12
 800d05e:	2202      	movs	r2, #2
 800d060:	4619      	mov	r1, r3
 800d062:	6878      	ldr	r0, [r7, #4]
 800d064:	f000 f88b 	bl	800d17e <USBD_CtlSendData>
      break;
 800d068:	e004      	b.n	800d074 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d06a:	6839      	ldr	r1, [r7, #0]
 800d06c:	6878      	ldr	r0, [r7, #4]
 800d06e:	f000 f875 	bl	800d15c <USBD_CtlError>
      break;
 800d072:	bf00      	nop
  }
}
 800d074:	bf00      	nop
 800d076:	3708      	adds	r7, #8
 800d078:	46bd      	mov	sp, r7
 800d07a:	bd80      	pop	{r7, pc}

0800d07c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d07c:	b580      	push	{r7, lr}
 800d07e:	b082      	sub	sp, #8
 800d080:	af00      	add	r7, sp, #0
 800d082:	6078      	str	r0, [r7, #4]
 800d084:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d086:	683b      	ldr	r3, [r7, #0]
 800d088:	885b      	ldrh	r3, [r3, #2]
 800d08a:	2b01      	cmp	r3, #1
 800d08c:	d106      	bne.n	800d09c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	2201      	movs	r2, #1
 800d092:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d096:	6878      	ldr	r0, [r7, #4]
 800d098:	f000 f8ae 	bl	800d1f8 <USBD_CtlSendStatus>
  }
}
 800d09c:	bf00      	nop
 800d09e:	3708      	adds	r7, #8
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	bd80      	pop	{r7, pc}

0800d0a4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b082      	sub	sp, #8
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	6078      	str	r0, [r7, #4]
 800d0ac:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d0b4:	b2db      	uxtb	r3, r3
 800d0b6:	3b01      	subs	r3, #1
 800d0b8:	2b02      	cmp	r3, #2
 800d0ba:	d80b      	bhi.n	800d0d4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d0bc:	683b      	ldr	r3, [r7, #0]
 800d0be:	885b      	ldrh	r3, [r3, #2]
 800d0c0:	2b01      	cmp	r3, #1
 800d0c2:	d10c      	bne.n	800d0de <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	2200      	movs	r2, #0
 800d0c8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d0cc:	6878      	ldr	r0, [r7, #4]
 800d0ce:	f000 f893 	bl	800d1f8 <USBD_CtlSendStatus>
      }
      break;
 800d0d2:	e004      	b.n	800d0de <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d0d4:	6839      	ldr	r1, [r7, #0]
 800d0d6:	6878      	ldr	r0, [r7, #4]
 800d0d8:	f000 f840 	bl	800d15c <USBD_CtlError>
      break;
 800d0dc:	e000      	b.n	800d0e0 <USBD_ClrFeature+0x3c>
      break;
 800d0de:	bf00      	nop
  }
}
 800d0e0:	bf00      	nop
 800d0e2:	3708      	adds	r7, #8
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	bd80      	pop	{r7, pc}

0800d0e8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d0e8:	b580      	push	{r7, lr}
 800d0ea:	b084      	sub	sp, #16
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	6078      	str	r0, [r7, #4]
 800d0f0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d0f2:	683b      	ldr	r3, [r7, #0]
 800d0f4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	781a      	ldrb	r2, [r3, #0]
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	3301      	adds	r3, #1
 800d102:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	781a      	ldrb	r2, [r3, #0]
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	3301      	adds	r3, #1
 800d110:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d112:	68f8      	ldr	r0, [r7, #12]
 800d114:	f7ff fabb 	bl	800c68e <SWAPBYTE>
 800d118:	4603      	mov	r3, r0
 800d11a:	461a      	mov	r2, r3
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	3301      	adds	r3, #1
 800d124:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	3301      	adds	r3, #1
 800d12a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d12c:	68f8      	ldr	r0, [r7, #12]
 800d12e:	f7ff faae 	bl	800c68e <SWAPBYTE>
 800d132:	4603      	mov	r3, r0
 800d134:	461a      	mov	r2, r3
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	3301      	adds	r3, #1
 800d13e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	3301      	adds	r3, #1
 800d144:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d146:	68f8      	ldr	r0, [r7, #12]
 800d148:	f7ff faa1 	bl	800c68e <SWAPBYTE>
 800d14c:	4603      	mov	r3, r0
 800d14e:	461a      	mov	r2, r3
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	80da      	strh	r2, [r3, #6]
}
 800d154:	bf00      	nop
 800d156:	3710      	adds	r7, #16
 800d158:	46bd      	mov	sp, r7
 800d15a:	bd80      	pop	{r7, pc}

0800d15c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b082      	sub	sp, #8
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]
 800d164:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d166:	2180      	movs	r1, #128	; 0x80
 800d168:	6878      	ldr	r0, [r7, #4]
 800d16a:	f005 f899 	bl	80122a0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d16e:	2100      	movs	r1, #0
 800d170:	6878      	ldr	r0, [r7, #4]
 800d172:	f005 f895 	bl	80122a0 <USBD_LL_StallEP>
}
 800d176:	bf00      	nop
 800d178:	3708      	adds	r7, #8
 800d17a:	46bd      	mov	sp, r7
 800d17c:	bd80      	pop	{r7, pc}

0800d17e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d17e:	b580      	push	{r7, lr}
 800d180:	b084      	sub	sp, #16
 800d182:	af00      	add	r7, sp, #0
 800d184:	60f8      	str	r0, [r7, #12]
 800d186:	60b9      	str	r1, [r7, #8]
 800d188:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	2202      	movs	r2, #2
 800d18e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	687a      	ldr	r2, [r7, #4]
 800d196:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	687a      	ldr	r2, [r7, #4]
 800d19c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	68ba      	ldr	r2, [r7, #8]
 800d1a2:	2100      	movs	r1, #0
 800d1a4:	68f8      	ldr	r0, [r7, #12]
 800d1a6:	f005 f904 	bl	80123b2 <USBD_LL_Transmit>

  return USBD_OK;
 800d1aa:	2300      	movs	r3, #0
}
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	3710      	adds	r7, #16
 800d1b0:	46bd      	mov	sp, r7
 800d1b2:	bd80      	pop	{r7, pc}

0800d1b4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d1b4:	b580      	push	{r7, lr}
 800d1b6:	b084      	sub	sp, #16
 800d1b8:	af00      	add	r7, sp, #0
 800d1ba:	60f8      	str	r0, [r7, #12]
 800d1bc:	60b9      	str	r1, [r7, #8]
 800d1be:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	68ba      	ldr	r2, [r7, #8]
 800d1c4:	2100      	movs	r1, #0
 800d1c6:	68f8      	ldr	r0, [r7, #12]
 800d1c8:	f005 f8f3 	bl	80123b2 <USBD_LL_Transmit>

  return USBD_OK;
 800d1cc:	2300      	movs	r3, #0
}
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	3710      	adds	r7, #16
 800d1d2:	46bd      	mov	sp, r7
 800d1d4:	bd80      	pop	{r7, pc}

0800d1d6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d1d6:	b580      	push	{r7, lr}
 800d1d8:	b084      	sub	sp, #16
 800d1da:	af00      	add	r7, sp, #0
 800d1dc:	60f8      	str	r0, [r7, #12]
 800d1de:	60b9      	str	r1, [r7, #8]
 800d1e0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	68ba      	ldr	r2, [r7, #8]
 800d1e6:	2100      	movs	r1, #0
 800d1e8:	68f8      	ldr	r0, [r7, #12]
 800d1ea:	f005 f903 	bl	80123f4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d1ee:	2300      	movs	r3, #0
}
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	3710      	adds	r7, #16
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	bd80      	pop	{r7, pc}

0800d1f8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d1f8:	b580      	push	{r7, lr}
 800d1fa:	b082      	sub	sp, #8
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	2204      	movs	r2, #4
 800d204:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d208:	2300      	movs	r3, #0
 800d20a:	2200      	movs	r2, #0
 800d20c:	2100      	movs	r1, #0
 800d20e:	6878      	ldr	r0, [r7, #4]
 800d210:	f005 f8cf 	bl	80123b2 <USBD_LL_Transmit>

  return USBD_OK;
 800d214:	2300      	movs	r3, #0
}
 800d216:	4618      	mov	r0, r3
 800d218:	3708      	adds	r7, #8
 800d21a:	46bd      	mov	sp, r7
 800d21c:	bd80      	pop	{r7, pc}

0800d21e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d21e:	b580      	push	{r7, lr}
 800d220:	b082      	sub	sp, #8
 800d222:	af00      	add	r7, sp, #0
 800d224:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	2205      	movs	r2, #5
 800d22a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d22e:	2300      	movs	r3, #0
 800d230:	2200      	movs	r2, #0
 800d232:	2100      	movs	r1, #0
 800d234:	6878      	ldr	r0, [r7, #4]
 800d236:	f005 f8dd 	bl	80123f4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d23a:	2300      	movs	r3, #0
}
 800d23c:	4618      	mov	r0, r3
 800d23e:	3708      	adds	r7, #8
 800d240:	46bd      	mov	sp, r7
 800d242:	bd80      	pop	{r7, pc}

0800d244 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800d244:	b580      	push	{r7, lr}
 800d246:	b084      	sub	sp, #16
 800d248:	af00      	add	r7, sp, #0
 800d24a:	4603      	mov	r3, r0
 800d24c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800d24e:	79fb      	ldrb	r3, [r7, #7]
 800d250:	4a08      	ldr	r2, [pc, #32]	; (800d274 <disk_status+0x30>)
 800d252:	009b      	lsls	r3, r3, #2
 800d254:	4413      	add	r3, r2
 800d256:	685b      	ldr	r3, [r3, #4]
 800d258:	685b      	ldr	r3, [r3, #4]
 800d25a:	79fa      	ldrb	r2, [r7, #7]
 800d25c:	4905      	ldr	r1, [pc, #20]	; (800d274 <disk_status+0x30>)
 800d25e:	440a      	add	r2, r1
 800d260:	7a12      	ldrb	r2, [r2, #8]
 800d262:	4610      	mov	r0, r2
 800d264:	4798      	blx	r3
 800d266:	4603      	mov	r3, r0
 800d268:	73fb      	strb	r3, [r7, #15]
  return stat;
 800d26a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d26c:	4618      	mov	r0, r3
 800d26e:	3710      	adds	r7, #16
 800d270:	46bd      	mov	sp, r7
 800d272:	bd80      	pop	{r7, pc}
 800d274:	2000042c 	.word	0x2000042c

0800d278 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800d278:	b580      	push	{r7, lr}
 800d27a:	b084      	sub	sp, #16
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	4603      	mov	r3, r0
 800d280:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800d282:	2300      	movs	r3, #0
 800d284:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800d286:	79fb      	ldrb	r3, [r7, #7]
 800d288:	4a0d      	ldr	r2, [pc, #52]	; (800d2c0 <disk_initialize+0x48>)
 800d28a:	5cd3      	ldrb	r3, [r2, r3]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d111      	bne.n	800d2b4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800d290:	79fb      	ldrb	r3, [r7, #7]
 800d292:	4a0b      	ldr	r2, [pc, #44]	; (800d2c0 <disk_initialize+0x48>)
 800d294:	2101      	movs	r1, #1
 800d296:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800d298:	79fb      	ldrb	r3, [r7, #7]
 800d29a:	4a09      	ldr	r2, [pc, #36]	; (800d2c0 <disk_initialize+0x48>)
 800d29c:	009b      	lsls	r3, r3, #2
 800d29e:	4413      	add	r3, r2
 800d2a0:	685b      	ldr	r3, [r3, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	79fa      	ldrb	r2, [r7, #7]
 800d2a6:	4906      	ldr	r1, [pc, #24]	; (800d2c0 <disk_initialize+0x48>)
 800d2a8:	440a      	add	r2, r1
 800d2aa:	7a12      	ldrb	r2, [r2, #8]
 800d2ac:	4610      	mov	r0, r2
 800d2ae:	4798      	blx	r3
 800d2b0:	4603      	mov	r3, r0
 800d2b2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800d2b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	3710      	adds	r7, #16
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	bd80      	pop	{r7, pc}
 800d2be:	bf00      	nop
 800d2c0:	2000042c 	.word	0x2000042c

0800d2c4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800d2c4:	b590      	push	{r4, r7, lr}
 800d2c6:	b087      	sub	sp, #28
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	60b9      	str	r1, [r7, #8]
 800d2cc:	607a      	str	r2, [r7, #4]
 800d2ce:	603b      	str	r3, [r7, #0]
 800d2d0:	4603      	mov	r3, r0
 800d2d2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800d2d4:	7bfb      	ldrb	r3, [r7, #15]
 800d2d6:	4a0a      	ldr	r2, [pc, #40]	; (800d300 <disk_read+0x3c>)
 800d2d8:	009b      	lsls	r3, r3, #2
 800d2da:	4413      	add	r3, r2
 800d2dc:	685b      	ldr	r3, [r3, #4]
 800d2de:	689c      	ldr	r4, [r3, #8]
 800d2e0:	7bfb      	ldrb	r3, [r7, #15]
 800d2e2:	4a07      	ldr	r2, [pc, #28]	; (800d300 <disk_read+0x3c>)
 800d2e4:	4413      	add	r3, r2
 800d2e6:	7a18      	ldrb	r0, [r3, #8]
 800d2e8:	683b      	ldr	r3, [r7, #0]
 800d2ea:	687a      	ldr	r2, [r7, #4]
 800d2ec:	68b9      	ldr	r1, [r7, #8]
 800d2ee:	47a0      	blx	r4
 800d2f0:	4603      	mov	r3, r0
 800d2f2:	75fb      	strb	r3, [r7, #23]
  return res;
 800d2f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	371c      	adds	r7, #28
 800d2fa:	46bd      	mov	sp, r7
 800d2fc:	bd90      	pop	{r4, r7, pc}
 800d2fe:	bf00      	nop
 800d300:	2000042c 	.word	0x2000042c

0800d304 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800d304:	b590      	push	{r4, r7, lr}
 800d306:	b087      	sub	sp, #28
 800d308:	af00      	add	r7, sp, #0
 800d30a:	60b9      	str	r1, [r7, #8]
 800d30c:	607a      	str	r2, [r7, #4]
 800d30e:	603b      	str	r3, [r7, #0]
 800d310:	4603      	mov	r3, r0
 800d312:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800d314:	7bfb      	ldrb	r3, [r7, #15]
 800d316:	4a0a      	ldr	r2, [pc, #40]	; (800d340 <disk_write+0x3c>)
 800d318:	009b      	lsls	r3, r3, #2
 800d31a:	4413      	add	r3, r2
 800d31c:	685b      	ldr	r3, [r3, #4]
 800d31e:	68dc      	ldr	r4, [r3, #12]
 800d320:	7bfb      	ldrb	r3, [r7, #15]
 800d322:	4a07      	ldr	r2, [pc, #28]	; (800d340 <disk_write+0x3c>)
 800d324:	4413      	add	r3, r2
 800d326:	7a18      	ldrb	r0, [r3, #8]
 800d328:	683b      	ldr	r3, [r7, #0]
 800d32a:	687a      	ldr	r2, [r7, #4]
 800d32c:	68b9      	ldr	r1, [r7, #8]
 800d32e:	47a0      	blx	r4
 800d330:	4603      	mov	r3, r0
 800d332:	75fb      	strb	r3, [r7, #23]
  return res;
 800d334:	7dfb      	ldrb	r3, [r7, #23]
}
 800d336:	4618      	mov	r0, r3
 800d338:	371c      	adds	r7, #28
 800d33a:	46bd      	mov	sp, r7
 800d33c:	bd90      	pop	{r4, r7, pc}
 800d33e:	bf00      	nop
 800d340:	2000042c 	.word	0x2000042c

0800d344 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800d344:	b580      	push	{r7, lr}
 800d346:	b084      	sub	sp, #16
 800d348:	af00      	add	r7, sp, #0
 800d34a:	4603      	mov	r3, r0
 800d34c:	603a      	str	r2, [r7, #0]
 800d34e:	71fb      	strb	r3, [r7, #7]
 800d350:	460b      	mov	r3, r1
 800d352:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800d354:	79fb      	ldrb	r3, [r7, #7]
 800d356:	4a09      	ldr	r2, [pc, #36]	; (800d37c <disk_ioctl+0x38>)
 800d358:	009b      	lsls	r3, r3, #2
 800d35a:	4413      	add	r3, r2
 800d35c:	685b      	ldr	r3, [r3, #4]
 800d35e:	691b      	ldr	r3, [r3, #16]
 800d360:	79fa      	ldrb	r2, [r7, #7]
 800d362:	4906      	ldr	r1, [pc, #24]	; (800d37c <disk_ioctl+0x38>)
 800d364:	440a      	add	r2, r1
 800d366:	7a10      	ldrb	r0, [r2, #8]
 800d368:	79b9      	ldrb	r1, [r7, #6]
 800d36a:	683a      	ldr	r2, [r7, #0]
 800d36c:	4798      	blx	r3
 800d36e:	4603      	mov	r3, r0
 800d370:	73fb      	strb	r3, [r7, #15]
  return res;
 800d372:	7bfb      	ldrb	r3, [r7, #15]
}
 800d374:	4618      	mov	r0, r3
 800d376:	3710      	adds	r7, #16
 800d378:	46bd      	mov	sp, r7
 800d37a:	bd80      	pop	{r7, pc}
 800d37c:	2000042c 	.word	0x2000042c

0800d380 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800d380:	b480      	push	{r7}
 800d382:	b085      	sub	sp, #20
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	3301      	adds	r3, #1
 800d38c:	781b      	ldrb	r3, [r3, #0]
 800d38e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800d390:	89fb      	ldrh	r3, [r7, #14]
 800d392:	021b      	lsls	r3, r3, #8
 800d394:	b21a      	sxth	r2, r3
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	781b      	ldrb	r3, [r3, #0]
 800d39a:	b21b      	sxth	r3, r3
 800d39c:	4313      	orrs	r3, r2
 800d39e:	b21b      	sxth	r3, r3
 800d3a0:	81fb      	strh	r3, [r7, #14]
	return rv;
 800d3a2:	89fb      	ldrh	r3, [r7, #14]
}
 800d3a4:	4618      	mov	r0, r3
 800d3a6:	3714      	adds	r7, #20
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ae:	4770      	bx	lr

0800d3b0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800d3b0:	b480      	push	{r7}
 800d3b2:	b085      	sub	sp, #20
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	3303      	adds	r3, #3
 800d3bc:	781b      	ldrb	r3, [r3, #0]
 800d3be:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	021b      	lsls	r3, r3, #8
 800d3c4:	687a      	ldr	r2, [r7, #4]
 800d3c6:	3202      	adds	r2, #2
 800d3c8:	7812      	ldrb	r2, [r2, #0]
 800d3ca:	4313      	orrs	r3, r2
 800d3cc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	021b      	lsls	r3, r3, #8
 800d3d2:	687a      	ldr	r2, [r7, #4]
 800d3d4:	3201      	adds	r2, #1
 800d3d6:	7812      	ldrb	r2, [r2, #0]
 800d3d8:	4313      	orrs	r3, r2
 800d3da:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	021b      	lsls	r3, r3, #8
 800d3e0:	687a      	ldr	r2, [r7, #4]
 800d3e2:	7812      	ldrb	r2, [r2, #0]
 800d3e4:	4313      	orrs	r3, r2
 800d3e6:	60fb      	str	r3, [r7, #12]
	return rv;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
}
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	3714      	adds	r7, #20
 800d3ee:	46bd      	mov	sp, r7
 800d3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f4:	4770      	bx	lr

0800d3f6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800d3f6:	b480      	push	{r7}
 800d3f8:	b083      	sub	sp, #12
 800d3fa:	af00      	add	r7, sp, #0
 800d3fc:	6078      	str	r0, [r7, #4]
 800d3fe:	460b      	mov	r3, r1
 800d400:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	1c5a      	adds	r2, r3, #1
 800d406:	607a      	str	r2, [r7, #4]
 800d408:	887a      	ldrh	r2, [r7, #2]
 800d40a:	b2d2      	uxtb	r2, r2
 800d40c:	701a      	strb	r2, [r3, #0]
 800d40e:	887b      	ldrh	r3, [r7, #2]
 800d410:	0a1b      	lsrs	r3, r3, #8
 800d412:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	1c5a      	adds	r2, r3, #1
 800d418:	607a      	str	r2, [r7, #4]
 800d41a:	887a      	ldrh	r2, [r7, #2]
 800d41c:	b2d2      	uxtb	r2, r2
 800d41e:	701a      	strb	r2, [r3, #0]
}
 800d420:	bf00      	nop
 800d422:	370c      	adds	r7, #12
 800d424:	46bd      	mov	sp, r7
 800d426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42a:	4770      	bx	lr

0800d42c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800d42c:	b480      	push	{r7}
 800d42e:	b083      	sub	sp, #12
 800d430:	af00      	add	r7, sp, #0
 800d432:	6078      	str	r0, [r7, #4]
 800d434:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	1c5a      	adds	r2, r3, #1
 800d43a:	607a      	str	r2, [r7, #4]
 800d43c:	683a      	ldr	r2, [r7, #0]
 800d43e:	b2d2      	uxtb	r2, r2
 800d440:	701a      	strb	r2, [r3, #0]
 800d442:	683b      	ldr	r3, [r7, #0]
 800d444:	0a1b      	lsrs	r3, r3, #8
 800d446:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	1c5a      	adds	r2, r3, #1
 800d44c:	607a      	str	r2, [r7, #4]
 800d44e:	683a      	ldr	r2, [r7, #0]
 800d450:	b2d2      	uxtb	r2, r2
 800d452:	701a      	strb	r2, [r3, #0]
 800d454:	683b      	ldr	r3, [r7, #0]
 800d456:	0a1b      	lsrs	r3, r3, #8
 800d458:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	1c5a      	adds	r2, r3, #1
 800d45e:	607a      	str	r2, [r7, #4]
 800d460:	683a      	ldr	r2, [r7, #0]
 800d462:	b2d2      	uxtb	r2, r2
 800d464:	701a      	strb	r2, [r3, #0]
 800d466:	683b      	ldr	r3, [r7, #0]
 800d468:	0a1b      	lsrs	r3, r3, #8
 800d46a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	1c5a      	adds	r2, r3, #1
 800d470:	607a      	str	r2, [r7, #4]
 800d472:	683a      	ldr	r2, [r7, #0]
 800d474:	b2d2      	uxtb	r2, r2
 800d476:	701a      	strb	r2, [r3, #0]
}
 800d478:	bf00      	nop
 800d47a:	370c      	adds	r7, #12
 800d47c:	46bd      	mov	sp, r7
 800d47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d482:	4770      	bx	lr

0800d484 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800d484:	b480      	push	{r7}
 800d486:	b087      	sub	sp, #28
 800d488:	af00      	add	r7, sp, #0
 800d48a:	60f8      	str	r0, [r7, #12]
 800d48c:	60b9      	str	r1, [r7, #8]
 800d48e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800d494:	68bb      	ldr	r3, [r7, #8]
 800d496:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d00d      	beq.n	800d4ba <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800d49e:	693a      	ldr	r2, [r7, #16]
 800d4a0:	1c53      	adds	r3, r2, #1
 800d4a2:	613b      	str	r3, [r7, #16]
 800d4a4:	697b      	ldr	r3, [r7, #20]
 800d4a6:	1c59      	adds	r1, r3, #1
 800d4a8:	6179      	str	r1, [r7, #20]
 800d4aa:	7812      	ldrb	r2, [r2, #0]
 800d4ac:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	3b01      	subs	r3, #1
 800d4b2:	607b      	str	r3, [r7, #4]
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d1f1      	bne.n	800d49e <mem_cpy+0x1a>
	}
}
 800d4ba:	bf00      	nop
 800d4bc:	371c      	adds	r7, #28
 800d4be:	46bd      	mov	sp, r7
 800d4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c4:	4770      	bx	lr

0800d4c6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800d4c6:	b480      	push	{r7}
 800d4c8:	b087      	sub	sp, #28
 800d4ca:	af00      	add	r7, sp, #0
 800d4cc:	60f8      	str	r0, [r7, #12]
 800d4ce:	60b9      	str	r1, [r7, #8]
 800d4d0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800d4d6:	697b      	ldr	r3, [r7, #20]
 800d4d8:	1c5a      	adds	r2, r3, #1
 800d4da:	617a      	str	r2, [r7, #20]
 800d4dc:	68ba      	ldr	r2, [r7, #8]
 800d4de:	b2d2      	uxtb	r2, r2
 800d4e0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	3b01      	subs	r3, #1
 800d4e6:	607b      	str	r3, [r7, #4]
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d1f3      	bne.n	800d4d6 <mem_set+0x10>
}
 800d4ee:	bf00      	nop
 800d4f0:	bf00      	nop
 800d4f2:	371c      	adds	r7, #28
 800d4f4:	46bd      	mov	sp, r7
 800d4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4fa:	4770      	bx	lr

0800d4fc <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800d4fc:	b480      	push	{r7}
 800d4fe:	b089      	sub	sp, #36	; 0x24
 800d500:	af00      	add	r7, sp, #0
 800d502:	60f8      	str	r0, [r7, #12]
 800d504:	60b9      	str	r1, [r7, #8]
 800d506:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	61fb      	str	r3, [r7, #28]
 800d50c:	68bb      	ldr	r3, [r7, #8]
 800d50e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800d510:	2300      	movs	r3, #0
 800d512:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800d514:	69fb      	ldr	r3, [r7, #28]
 800d516:	1c5a      	adds	r2, r3, #1
 800d518:	61fa      	str	r2, [r7, #28]
 800d51a:	781b      	ldrb	r3, [r3, #0]
 800d51c:	4619      	mov	r1, r3
 800d51e:	69bb      	ldr	r3, [r7, #24]
 800d520:	1c5a      	adds	r2, r3, #1
 800d522:	61ba      	str	r2, [r7, #24]
 800d524:	781b      	ldrb	r3, [r3, #0]
 800d526:	1acb      	subs	r3, r1, r3
 800d528:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	3b01      	subs	r3, #1
 800d52e:	607b      	str	r3, [r7, #4]
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d002      	beq.n	800d53c <mem_cmp+0x40>
 800d536:	697b      	ldr	r3, [r7, #20]
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d0eb      	beq.n	800d514 <mem_cmp+0x18>

	return r;
 800d53c:	697b      	ldr	r3, [r7, #20]
}
 800d53e:	4618      	mov	r0, r3
 800d540:	3724      	adds	r7, #36	; 0x24
 800d542:	46bd      	mov	sp, r7
 800d544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d548:	4770      	bx	lr

0800d54a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800d54a:	b480      	push	{r7}
 800d54c:	b083      	sub	sp, #12
 800d54e:	af00      	add	r7, sp, #0
 800d550:	6078      	str	r0, [r7, #4]
 800d552:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800d554:	e002      	b.n	800d55c <chk_chr+0x12>
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	3301      	adds	r3, #1
 800d55a:	607b      	str	r3, [r7, #4]
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	781b      	ldrb	r3, [r3, #0]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d005      	beq.n	800d570 <chk_chr+0x26>
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	781b      	ldrb	r3, [r3, #0]
 800d568:	461a      	mov	r2, r3
 800d56a:	683b      	ldr	r3, [r7, #0]
 800d56c:	4293      	cmp	r3, r2
 800d56e:	d1f2      	bne.n	800d556 <chk_chr+0xc>
	return *str;
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	781b      	ldrb	r3, [r3, #0]
}
 800d574:	4618      	mov	r0, r3
 800d576:	370c      	adds	r7, #12
 800d578:	46bd      	mov	sp, r7
 800d57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57e:	4770      	bx	lr

0800d580 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b082      	sub	sp, #8
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d009      	beq.n	800d5a2 <lock_fs+0x22>
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	68db      	ldr	r3, [r3, #12]
 800d592:	4618      	mov	r0, r3
 800d594:	f002 fcde 	bl	800ff54 <ff_req_grant>
 800d598:	4603      	mov	r3, r0
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d001      	beq.n	800d5a2 <lock_fs+0x22>
 800d59e:	2301      	movs	r3, #1
 800d5a0:	e000      	b.n	800d5a4 <lock_fs+0x24>
 800d5a2:	2300      	movs	r3, #0
}
 800d5a4:	4618      	mov	r0, r3
 800d5a6:	3708      	adds	r7, #8
 800d5a8:	46bd      	mov	sp, r7
 800d5aa:	bd80      	pop	{r7, pc}

0800d5ac <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b082      	sub	sp, #8
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	6078      	str	r0, [r7, #4]
 800d5b4:	460b      	mov	r3, r1
 800d5b6:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d00d      	beq.n	800d5da <unlock_fs+0x2e>
 800d5be:	78fb      	ldrb	r3, [r7, #3]
 800d5c0:	2b0c      	cmp	r3, #12
 800d5c2:	d00a      	beq.n	800d5da <unlock_fs+0x2e>
 800d5c4:	78fb      	ldrb	r3, [r7, #3]
 800d5c6:	2b0b      	cmp	r3, #11
 800d5c8:	d007      	beq.n	800d5da <unlock_fs+0x2e>
 800d5ca:	78fb      	ldrb	r3, [r7, #3]
 800d5cc:	2b0f      	cmp	r3, #15
 800d5ce:	d004      	beq.n	800d5da <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	68db      	ldr	r3, [r3, #12]
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	f002 fcd2 	bl	800ff7e <ff_rel_grant>
	}
}
 800d5da:	bf00      	nop
 800d5dc:	3708      	adds	r7, #8
 800d5de:	46bd      	mov	sp, r7
 800d5e0:	bd80      	pop	{r7, pc}
	...

0800d5e4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d5e4:	b480      	push	{r7}
 800d5e6:	b085      	sub	sp, #20
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	6078      	str	r0, [r7, #4]
 800d5ec:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d5ee:	2300      	movs	r3, #0
 800d5f0:	60bb      	str	r3, [r7, #8]
 800d5f2:	68bb      	ldr	r3, [r7, #8]
 800d5f4:	60fb      	str	r3, [r7, #12]
 800d5f6:	e029      	b.n	800d64c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800d5f8:	4a27      	ldr	r2, [pc, #156]	; (800d698 <chk_lock+0xb4>)
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	011b      	lsls	r3, r3, #4
 800d5fe:	4413      	add	r3, r2
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	2b00      	cmp	r3, #0
 800d604:	d01d      	beq.n	800d642 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d606:	4a24      	ldr	r2, [pc, #144]	; (800d698 <chk_lock+0xb4>)
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	011b      	lsls	r3, r3, #4
 800d60c:	4413      	add	r3, r2
 800d60e:	681a      	ldr	r2, [r3, #0]
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	429a      	cmp	r2, r3
 800d616:	d116      	bne.n	800d646 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800d618:	4a1f      	ldr	r2, [pc, #124]	; (800d698 <chk_lock+0xb4>)
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	011b      	lsls	r3, r3, #4
 800d61e:	4413      	add	r3, r2
 800d620:	3304      	adds	r3, #4
 800d622:	681a      	ldr	r2, [r3, #0]
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d628:	429a      	cmp	r2, r3
 800d62a:	d10c      	bne.n	800d646 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d62c:	4a1a      	ldr	r2, [pc, #104]	; (800d698 <chk_lock+0xb4>)
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	011b      	lsls	r3, r3, #4
 800d632:	4413      	add	r3, r2
 800d634:	3308      	adds	r3, #8
 800d636:	681a      	ldr	r2, [r3, #0]
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800d63c:	429a      	cmp	r2, r3
 800d63e:	d102      	bne.n	800d646 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d640:	e007      	b.n	800d652 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800d642:	2301      	movs	r3, #1
 800d644:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	3301      	adds	r3, #1
 800d64a:	60fb      	str	r3, [r7, #12]
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	2b01      	cmp	r3, #1
 800d650:	d9d2      	bls.n	800d5f8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	2b02      	cmp	r3, #2
 800d656:	d109      	bne.n	800d66c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800d658:	68bb      	ldr	r3, [r7, #8]
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d102      	bne.n	800d664 <chk_lock+0x80>
 800d65e:	683b      	ldr	r3, [r7, #0]
 800d660:	2b02      	cmp	r3, #2
 800d662:	d101      	bne.n	800d668 <chk_lock+0x84>
 800d664:	2300      	movs	r3, #0
 800d666:	e010      	b.n	800d68a <chk_lock+0xa6>
 800d668:	2312      	movs	r3, #18
 800d66a:	e00e      	b.n	800d68a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800d66c:	683b      	ldr	r3, [r7, #0]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d108      	bne.n	800d684 <chk_lock+0xa0>
 800d672:	4a09      	ldr	r2, [pc, #36]	; (800d698 <chk_lock+0xb4>)
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	011b      	lsls	r3, r3, #4
 800d678:	4413      	add	r3, r2
 800d67a:	330c      	adds	r3, #12
 800d67c:	881b      	ldrh	r3, [r3, #0]
 800d67e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d682:	d101      	bne.n	800d688 <chk_lock+0xa4>
 800d684:	2310      	movs	r3, #16
 800d686:	e000      	b.n	800d68a <chk_lock+0xa6>
 800d688:	2300      	movs	r3, #0
}
 800d68a:	4618      	mov	r0, r3
 800d68c:	3714      	adds	r7, #20
 800d68e:	46bd      	mov	sp, r7
 800d690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d694:	4770      	bx	lr
 800d696:	bf00      	nop
 800d698:	2000040c 	.word	0x2000040c

0800d69c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800d69c:	b480      	push	{r7}
 800d69e:	b083      	sub	sp, #12
 800d6a0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	607b      	str	r3, [r7, #4]
 800d6a6:	e002      	b.n	800d6ae <enq_lock+0x12>
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	3301      	adds	r3, #1
 800d6ac:	607b      	str	r3, [r7, #4]
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	2b01      	cmp	r3, #1
 800d6b2:	d806      	bhi.n	800d6c2 <enq_lock+0x26>
 800d6b4:	4a09      	ldr	r2, [pc, #36]	; (800d6dc <enq_lock+0x40>)
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	011b      	lsls	r3, r3, #4
 800d6ba:	4413      	add	r3, r2
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d1f2      	bne.n	800d6a8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	2b02      	cmp	r3, #2
 800d6c6:	bf14      	ite	ne
 800d6c8:	2301      	movne	r3, #1
 800d6ca:	2300      	moveq	r3, #0
 800d6cc:	b2db      	uxtb	r3, r3
}
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	370c      	adds	r7, #12
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d8:	4770      	bx	lr
 800d6da:	bf00      	nop
 800d6dc:	2000040c 	.word	0x2000040c

0800d6e0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d6e0:	b480      	push	{r7}
 800d6e2:	b085      	sub	sp, #20
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]
 800d6e8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	60fb      	str	r3, [r7, #12]
 800d6ee:	e01f      	b.n	800d730 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800d6f0:	4a41      	ldr	r2, [pc, #260]	; (800d7f8 <inc_lock+0x118>)
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	011b      	lsls	r3, r3, #4
 800d6f6:	4413      	add	r3, r2
 800d6f8:	681a      	ldr	r2, [r3, #0]
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	429a      	cmp	r2, r3
 800d700:	d113      	bne.n	800d72a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800d702:	4a3d      	ldr	r2, [pc, #244]	; (800d7f8 <inc_lock+0x118>)
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	011b      	lsls	r3, r3, #4
 800d708:	4413      	add	r3, r2
 800d70a:	3304      	adds	r3, #4
 800d70c:	681a      	ldr	r2, [r3, #0]
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800d712:	429a      	cmp	r2, r3
 800d714:	d109      	bne.n	800d72a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800d716:	4a38      	ldr	r2, [pc, #224]	; (800d7f8 <inc_lock+0x118>)
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	011b      	lsls	r3, r3, #4
 800d71c:	4413      	add	r3, r2
 800d71e:	3308      	adds	r3, #8
 800d720:	681a      	ldr	r2, [r3, #0]
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800d726:	429a      	cmp	r2, r3
 800d728:	d006      	beq.n	800d738 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	3301      	adds	r3, #1
 800d72e:	60fb      	str	r3, [r7, #12]
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	2b01      	cmp	r3, #1
 800d734:	d9dc      	bls.n	800d6f0 <inc_lock+0x10>
 800d736:	e000      	b.n	800d73a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800d738:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	2b02      	cmp	r3, #2
 800d73e:	d132      	bne.n	800d7a6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d740:	2300      	movs	r3, #0
 800d742:	60fb      	str	r3, [r7, #12]
 800d744:	e002      	b.n	800d74c <inc_lock+0x6c>
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	3301      	adds	r3, #1
 800d74a:	60fb      	str	r3, [r7, #12]
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	2b01      	cmp	r3, #1
 800d750:	d806      	bhi.n	800d760 <inc_lock+0x80>
 800d752:	4a29      	ldr	r2, [pc, #164]	; (800d7f8 <inc_lock+0x118>)
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	011b      	lsls	r3, r3, #4
 800d758:	4413      	add	r3, r2
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d1f2      	bne.n	800d746 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	2b02      	cmp	r3, #2
 800d764:	d101      	bne.n	800d76a <inc_lock+0x8a>
 800d766:	2300      	movs	r3, #0
 800d768:	e040      	b.n	800d7ec <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	681a      	ldr	r2, [r3, #0]
 800d76e:	4922      	ldr	r1, [pc, #136]	; (800d7f8 <inc_lock+0x118>)
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	011b      	lsls	r3, r3, #4
 800d774:	440b      	add	r3, r1
 800d776:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	689a      	ldr	r2, [r3, #8]
 800d77c:	491e      	ldr	r1, [pc, #120]	; (800d7f8 <inc_lock+0x118>)
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	011b      	lsls	r3, r3, #4
 800d782:	440b      	add	r3, r1
 800d784:	3304      	adds	r3, #4
 800d786:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	695a      	ldr	r2, [r3, #20]
 800d78c:	491a      	ldr	r1, [pc, #104]	; (800d7f8 <inc_lock+0x118>)
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	011b      	lsls	r3, r3, #4
 800d792:	440b      	add	r3, r1
 800d794:	3308      	adds	r3, #8
 800d796:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800d798:	4a17      	ldr	r2, [pc, #92]	; (800d7f8 <inc_lock+0x118>)
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	011b      	lsls	r3, r3, #4
 800d79e:	4413      	add	r3, r2
 800d7a0:	330c      	adds	r3, #12
 800d7a2:	2200      	movs	r2, #0
 800d7a4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800d7a6:	683b      	ldr	r3, [r7, #0]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d009      	beq.n	800d7c0 <inc_lock+0xe0>
 800d7ac:	4a12      	ldr	r2, [pc, #72]	; (800d7f8 <inc_lock+0x118>)
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	011b      	lsls	r3, r3, #4
 800d7b2:	4413      	add	r3, r2
 800d7b4:	330c      	adds	r3, #12
 800d7b6:	881b      	ldrh	r3, [r3, #0]
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d001      	beq.n	800d7c0 <inc_lock+0xe0>
 800d7bc:	2300      	movs	r3, #0
 800d7be:	e015      	b.n	800d7ec <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800d7c0:	683b      	ldr	r3, [r7, #0]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d108      	bne.n	800d7d8 <inc_lock+0xf8>
 800d7c6:	4a0c      	ldr	r2, [pc, #48]	; (800d7f8 <inc_lock+0x118>)
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	011b      	lsls	r3, r3, #4
 800d7cc:	4413      	add	r3, r2
 800d7ce:	330c      	adds	r3, #12
 800d7d0:	881b      	ldrh	r3, [r3, #0]
 800d7d2:	3301      	adds	r3, #1
 800d7d4:	b29a      	uxth	r2, r3
 800d7d6:	e001      	b.n	800d7dc <inc_lock+0xfc>
 800d7d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d7dc:	4906      	ldr	r1, [pc, #24]	; (800d7f8 <inc_lock+0x118>)
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	011b      	lsls	r3, r3, #4
 800d7e2:	440b      	add	r3, r1
 800d7e4:	330c      	adds	r3, #12
 800d7e6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	3301      	adds	r3, #1
}
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	3714      	adds	r7, #20
 800d7f0:	46bd      	mov	sp, r7
 800d7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f6:	4770      	bx	lr
 800d7f8:	2000040c 	.word	0x2000040c

0800d7fc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800d7fc:	b480      	push	{r7}
 800d7fe:	b085      	sub	sp, #20
 800d800:	af00      	add	r7, sp, #0
 800d802:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	3b01      	subs	r3, #1
 800d808:	607b      	str	r3, [r7, #4]
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	2b01      	cmp	r3, #1
 800d80e:	d825      	bhi.n	800d85c <dec_lock+0x60>
		n = Files[i].ctr;
 800d810:	4a17      	ldr	r2, [pc, #92]	; (800d870 <dec_lock+0x74>)
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	011b      	lsls	r3, r3, #4
 800d816:	4413      	add	r3, r2
 800d818:	330c      	adds	r3, #12
 800d81a:	881b      	ldrh	r3, [r3, #0]
 800d81c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800d81e:	89fb      	ldrh	r3, [r7, #14]
 800d820:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d824:	d101      	bne.n	800d82a <dec_lock+0x2e>
 800d826:	2300      	movs	r3, #0
 800d828:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800d82a:	89fb      	ldrh	r3, [r7, #14]
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d002      	beq.n	800d836 <dec_lock+0x3a>
 800d830:	89fb      	ldrh	r3, [r7, #14]
 800d832:	3b01      	subs	r3, #1
 800d834:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d836:	4a0e      	ldr	r2, [pc, #56]	; (800d870 <dec_lock+0x74>)
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	011b      	lsls	r3, r3, #4
 800d83c:	4413      	add	r3, r2
 800d83e:	330c      	adds	r3, #12
 800d840:	89fa      	ldrh	r2, [r7, #14]
 800d842:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d844:	89fb      	ldrh	r3, [r7, #14]
 800d846:	2b00      	cmp	r3, #0
 800d848:	d105      	bne.n	800d856 <dec_lock+0x5a>
 800d84a:	4a09      	ldr	r2, [pc, #36]	; (800d870 <dec_lock+0x74>)
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	011b      	lsls	r3, r3, #4
 800d850:	4413      	add	r3, r2
 800d852:	2200      	movs	r2, #0
 800d854:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d856:	2300      	movs	r3, #0
 800d858:	737b      	strb	r3, [r7, #13]
 800d85a:	e001      	b.n	800d860 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d85c:	2302      	movs	r3, #2
 800d85e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d860:	7b7b      	ldrb	r3, [r7, #13]
}
 800d862:	4618      	mov	r0, r3
 800d864:	3714      	adds	r7, #20
 800d866:	46bd      	mov	sp, r7
 800d868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d86c:	4770      	bx	lr
 800d86e:	bf00      	nop
 800d870:	2000040c 	.word	0x2000040c

0800d874 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d874:	b480      	push	{r7}
 800d876:	b085      	sub	sp, #20
 800d878:	af00      	add	r7, sp, #0
 800d87a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d87c:	2300      	movs	r3, #0
 800d87e:	60fb      	str	r3, [r7, #12]
 800d880:	e010      	b.n	800d8a4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d882:	4a0d      	ldr	r2, [pc, #52]	; (800d8b8 <clear_lock+0x44>)
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	011b      	lsls	r3, r3, #4
 800d888:	4413      	add	r3, r2
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	687a      	ldr	r2, [r7, #4]
 800d88e:	429a      	cmp	r2, r3
 800d890:	d105      	bne.n	800d89e <clear_lock+0x2a>
 800d892:	4a09      	ldr	r2, [pc, #36]	; (800d8b8 <clear_lock+0x44>)
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	011b      	lsls	r3, r3, #4
 800d898:	4413      	add	r3, r2
 800d89a:	2200      	movs	r2, #0
 800d89c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	3301      	adds	r3, #1
 800d8a2:	60fb      	str	r3, [r7, #12]
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	2b01      	cmp	r3, #1
 800d8a8:	d9eb      	bls.n	800d882 <clear_lock+0xe>
	}
}
 800d8aa:	bf00      	nop
 800d8ac:	bf00      	nop
 800d8ae:	3714      	adds	r7, #20
 800d8b0:	46bd      	mov	sp, r7
 800d8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b6:	4770      	bx	lr
 800d8b8:	2000040c 	.word	0x2000040c

0800d8bc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d8bc:	b580      	push	{r7, lr}
 800d8be:	b086      	sub	sp, #24
 800d8c0:	af00      	add	r7, sp, #0
 800d8c2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d8c4:	2300      	movs	r3, #0
 800d8c6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	78db      	ldrb	r3, [r3, #3]
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d034      	beq.n	800d93a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8d4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	7858      	ldrb	r0, [r3, #1]
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d8e0:	2301      	movs	r3, #1
 800d8e2:	697a      	ldr	r2, [r7, #20]
 800d8e4:	f7ff fd0e 	bl	800d304 <disk_write>
 800d8e8:	4603      	mov	r3, r0
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d002      	beq.n	800d8f4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d8ee:	2301      	movs	r3, #1
 800d8f0:	73fb      	strb	r3, [r7, #15]
 800d8f2:	e022      	b.n	800d93a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	2200      	movs	r2, #0
 800d8f8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8fe:	697a      	ldr	r2, [r7, #20]
 800d900:	1ad2      	subs	r2, r2, r3
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	69db      	ldr	r3, [r3, #28]
 800d906:	429a      	cmp	r2, r3
 800d908:	d217      	bcs.n	800d93a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	789b      	ldrb	r3, [r3, #2]
 800d90e:	613b      	str	r3, [r7, #16]
 800d910:	e010      	b.n	800d934 <sync_window+0x78>
					wsect += fs->fsize;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	69db      	ldr	r3, [r3, #28]
 800d916:	697a      	ldr	r2, [r7, #20]
 800d918:	4413      	add	r3, r2
 800d91a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	7858      	ldrb	r0, [r3, #1]
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d926:	2301      	movs	r3, #1
 800d928:	697a      	ldr	r2, [r7, #20]
 800d92a:	f7ff fceb 	bl	800d304 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d92e:	693b      	ldr	r3, [r7, #16]
 800d930:	3b01      	subs	r3, #1
 800d932:	613b      	str	r3, [r7, #16]
 800d934:	693b      	ldr	r3, [r7, #16]
 800d936:	2b01      	cmp	r3, #1
 800d938:	d8eb      	bhi.n	800d912 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d93a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d93c:	4618      	mov	r0, r3
 800d93e:	3718      	adds	r7, #24
 800d940:	46bd      	mov	sp, r7
 800d942:	bd80      	pop	{r7, pc}

0800d944 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d944:	b580      	push	{r7, lr}
 800d946:	b084      	sub	sp, #16
 800d948:	af00      	add	r7, sp, #0
 800d94a:	6078      	str	r0, [r7, #4]
 800d94c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d94e:	2300      	movs	r3, #0
 800d950:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d956:	683a      	ldr	r2, [r7, #0]
 800d958:	429a      	cmp	r2, r3
 800d95a:	d01b      	beq.n	800d994 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d95c:	6878      	ldr	r0, [r7, #4]
 800d95e:	f7ff ffad 	bl	800d8bc <sync_window>
 800d962:	4603      	mov	r3, r0
 800d964:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d966:	7bfb      	ldrb	r3, [r7, #15]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d113      	bne.n	800d994 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	7858      	ldrb	r0, [r3, #1]
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d976:	2301      	movs	r3, #1
 800d978:	683a      	ldr	r2, [r7, #0]
 800d97a:	f7ff fca3 	bl	800d2c4 <disk_read>
 800d97e:	4603      	mov	r3, r0
 800d980:	2b00      	cmp	r3, #0
 800d982:	d004      	beq.n	800d98e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d984:	f04f 33ff 	mov.w	r3, #4294967295
 800d988:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d98a:	2301      	movs	r3, #1
 800d98c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	683a      	ldr	r2, [r7, #0]
 800d992:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800d994:	7bfb      	ldrb	r3, [r7, #15]
}
 800d996:	4618      	mov	r0, r3
 800d998:	3710      	adds	r7, #16
 800d99a:	46bd      	mov	sp, r7
 800d99c:	bd80      	pop	{r7, pc}
	...

0800d9a0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d9a0:	b580      	push	{r7, lr}
 800d9a2:	b084      	sub	sp, #16
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d9a8:	6878      	ldr	r0, [r7, #4]
 800d9aa:	f7ff ff87 	bl	800d8bc <sync_window>
 800d9ae:	4603      	mov	r3, r0
 800d9b0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d9b2:	7bfb      	ldrb	r3, [r7, #15]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d158      	bne.n	800da6a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	781b      	ldrb	r3, [r3, #0]
 800d9bc:	2b03      	cmp	r3, #3
 800d9be:	d148      	bne.n	800da52 <sync_fs+0xb2>
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	791b      	ldrb	r3, [r3, #4]
 800d9c4:	2b01      	cmp	r3, #1
 800d9c6:	d144      	bne.n	800da52 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	3334      	adds	r3, #52	; 0x34
 800d9cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d9d0:	2100      	movs	r1, #0
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	f7ff fd77 	bl	800d4c6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	3334      	adds	r3, #52	; 0x34
 800d9dc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d9e0:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	f7ff fd06 	bl	800d3f6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	3334      	adds	r3, #52	; 0x34
 800d9ee:	4921      	ldr	r1, [pc, #132]	; (800da74 <sync_fs+0xd4>)
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	f7ff fd1b 	bl	800d42c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	3334      	adds	r3, #52	; 0x34
 800d9fa:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d9fe:	491e      	ldr	r1, [pc, #120]	; (800da78 <sync_fs+0xd8>)
 800da00:	4618      	mov	r0, r3
 800da02:	f7ff fd13 	bl	800d42c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	3334      	adds	r3, #52	; 0x34
 800da0a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	695b      	ldr	r3, [r3, #20]
 800da12:	4619      	mov	r1, r3
 800da14:	4610      	mov	r0, r2
 800da16:	f7ff fd09 	bl	800d42c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	3334      	adds	r3, #52	; 0x34
 800da1e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	691b      	ldr	r3, [r3, #16]
 800da26:	4619      	mov	r1, r3
 800da28:	4610      	mov	r0, r2
 800da2a:	f7ff fcff 	bl	800d42c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	6a1b      	ldr	r3, [r3, #32]
 800da32:	1c5a      	adds	r2, r3, #1
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	7858      	ldrb	r0, [r3, #1]
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800da46:	2301      	movs	r3, #1
 800da48:	f7ff fc5c 	bl	800d304 <disk_write>
			fs->fsi_flag = 0;
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	2200      	movs	r2, #0
 800da50:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	785b      	ldrb	r3, [r3, #1]
 800da56:	2200      	movs	r2, #0
 800da58:	2100      	movs	r1, #0
 800da5a:	4618      	mov	r0, r3
 800da5c:	f7ff fc72 	bl	800d344 <disk_ioctl>
 800da60:	4603      	mov	r3, r0
 800da62:	2b00      	cmp	r3, #0
 800da64:	d001      	beq.n	800da6a <sync_fs+0xca>
 800da66:	2301      	movs	r3, #1
 800da68:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800da6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800da6c:	4618      	mov	r0, r3
 800da6e:	3710      	adds	r7, #16
 800da70:	46bd      	mov	sp, r7
 800da72:	bd80      	pop	{r7, pc}
 800da74:	41615252 	.word	0x41615252
 800da78:	61417272 	.word	0x61417272

0800da7c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800da7c:	b480      	push	{r7}
 800da7e:	b083      	sub	sp, #12
 800da80:	af00      	add	r7, sp, #0
 800da82:	6078      	str	r0, [r7, #4]
 800da84:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800da86:	683b      	ldr	r3, [r7, #0]
 800da88:	3b02      	subs	r3, #2
 800da8a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	699b      	ldr	r3, [r3, #24]
 800da90:	3b02      	subs	r3, #2
 800da92:	683a      	ldr	r2, [r7, #0]
 800da94:	429a      	cmp	r2, r3
 800da96:	d301      	bcc.n	800da9c <clust2sect+0x20>
 800da98:	2300      	movs	r3, #0
 800da9a:	e008      	b.n	800daae <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	895b      	ldrh	r3, [r3, #10]
 800daa0:	461a      	mov	r2, r3
 800daa2:	683b      	ldr	r3, [r7, #0]
 800daa4:	fb03 f202 	mul.w	r2, r3, r2
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800daac:	4413      	add	r3, r2
}
 800daae:	4618      	mov	r0, r3
 800dab0:	370c      	adds	r7, #12
 800dab2:	46bd      	mov	sp, r7
 800dab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab8:	4770      	bx	lr

0800daba <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800daba:	b580      	push	{r7, lr}
 800dabc:	b086      	sub	sp, #24
 800dabe:	af00      	add	r7, sp, #0
 800dac0:	6078      	str	r0, [r7, #4]
 800dac2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800daca:	683b      	ldr	r3, [r7, #0]
 800dacc:	2b01      	cmp	r3, #1
 800dace:	d904      	bls.n	800dada <get_fat+0x20>
 800dad0:	693b      	ldr	r3, [r7, #16]
 800dad2:	699b      	ldr	r3, [r3, #24]
 800dad4:	683a      	ldr	r2, [r7, #0]
 800dad6:	429a      	cmp	r2, r3
 800dad8:	d302      	bcc.n	800dae0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800dada:	2301      	movs	r3, #1
 800dadc:	617b      	str	r3, [r7, #20]
 800dade:	e08f      	b.n	800dc00 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800dae0:	f04f 33ff 	mov.w	r3, #4294967295
 800dae4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800dae6:	693b      	ldr	r3, [r7, #16]
 800dae8:	781b      	ldrb	r3, [r3, #0]
 800daea:	2b03      	cmp	r3, #3
 800daec:	d062      	beq.n	800dbb4 <get_fat+0xfa>
 800daee:	2b03      	cmp	r3, #3
 800daf0:	dc7c      	bgt.n	800dbec <get_fat+0x132>
 800daf2:	2b01      	cmp	r3, #1
 800daf4:	d002      	beq.n	800dafc <get_fat+0x42>
 800daf6:	2b02      	cmp	r3, #2
 800daf8:	d042      	beq.n	800db80 <get_fat+0xc6>
 800dafa:	e077      	b.n	800dbec <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	60fb      	str	r3, [r7, #12]
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	085b      	lsrs	r3, r3, #1
 800db04:	68fa      	ldr	r2, [r7, #12]
 800db06:	4413      	add	r3, r2
 800db08:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800db0a:	693b      	ldr	r3, [r7, #16]
 800db0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	0a5b      	lsrs	r3, r3, #9
 800db12:	4413      	add	r3, r2
 800db14:	4619      	mov	r1, r3
 800db16:	6938      	ldr	r0, [r7, #16]
 800db18:	f7ff ff14 	bl	800d944 <move_window>
 800db1c:	4603      	mov	r3, r0
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d167      	bne.n	800dbf2 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	1c5a      	adds	r2, r3, #1
 800db26:	60fa      	str	r2, [r7, #12]
 800db28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db2c:	693a      	ldr	r2, [r7, #16]
 800db2e:	4413      	add	r3, r2
 800db30:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800db34:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800db36:	693b      	ldr	r3, [r7, #16]
 800db38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	0a5b      	lsrs	r3, r3, #9
 800db3e:	4413      	add	r3, r2
 800db40:	4619      	mov	r1, r3
 800db42:	6938      	ldr	r0, [r7, #16]
 800db44:	f7ff fefe 	bl	800d944 <move_window>
 800db48:	4603      	mov	r3, r0
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d153      	bne.n	800dbf6 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db54:	693a      	ldr	r2, [r7, #16]
 800db56:	4413      	add	r3, r2
 800db58:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800db5c:	021b      	lsls	r3, r3, #8
 800db5e:	461a      	mov	r2, r3
 800db60:	68bb      	ldr	r3, [r7, #8]
 800db62:	4313      	orrs	r3, r2
 800db64:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800db66:	683b      	ldr	r3, [r7, #0]
 800db68:	f003 0301 	and.w	r3, r3, #1
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d002      	beq.n	800db76 <get_fat+0xbc>
 800db70:	68bb      	ldr	r3, [r7, #8]
 800db72:	091b      	lsrs	r3, r3, #4
 800db74:	e002      	b.n	800db7c <get_fat+0xc2>
 800db76:	68bb      	ldr	r3, [r7, #8]
 800db78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800db7c:	617b      	str	r3, [r7, #20]
			break;
 800db7e:	e03f      	b.n	800dc00 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800db80:	693b      	ldr	r3, [r7, #16]
 800db82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800db84:	683b      	ldr	r3, [r7, #0]
 800db86:	0a1b      	lsrs	r3, r3, #8
 800db88:	4413      	add	r3, r2
 800db8a:	4619      	mov	r1, r3
 800db8c:	6938      	ldr	r0, [r7, #16]
 800db8e:	f7ff fed9 	bl	800d944 <move_window>
 800db92:	4603      	mov	r3, r0
 800db94:	2b00      	cmp	r3, #0
 800db96:	d130      	bne.n	800dbfa <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800db98:	693b      	ldr	r3, [r7, #16]
 800db9a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800db9e:	683b      	ldr	r3, [r7, #0]
 800dba0:	005b      	lsls	r3, r3, #1
 800dba2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800dba6:	4413      	add	r3, r2
 800dba8:	4618      	mov	r0, r3
 800dbaa:	f7ff fbe9 	bl	800d380 <ld_word>
 800dbae:	4603      	mov	r3, r0
 800dbb0:	617b      	str	r3, [r7, #20]
			break;
 800dbb2:	e025      	b.n	800dc00 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800dbb4:	693b      	ldr	r3, [r7, #16]
 800dbb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dbb8:	683b      	ldr	r3, [r7, #0]
 800dbba:	09db      	lsrs	r3, r3, #7
 800dbbc:	4413      	add	r3, r2
 800dbbe:	4619      	mov	r1, r3
 800dbc0:	6938      	ldr	r0, [r7, #16]
 800dbc2:	f7ff febf 	bl	800d944 <move_window>
 800dbc6:	4603      	mov	r3, r0
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d118      	bne.n	800dbfe <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800dbcc:	693b      	ldr	r3, [r7, #16]
 800dbce:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	009b      	lsls	r3, r3, #2
 800dbd6:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800dbda:	4413      	add	r3, r2
 800dbdc:	4618      	mov	r0, r3
 800dbde:	f7ff fbe7 	bl	800d3b0 <ld_dword>
 800dbe2:	4603      	mov	r3, r0
 800dbe4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800dbe8:	617b      	str	r3, [r7, #20]
			break;
 800dbea:	e009      	b.n	800dc00 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800dbec:	2301      	movs	r3, #1
 800dbee:	617b      	str	r3, [r7, #20]
 800dbf0:	e006      	b.n	800dc00 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dbf2:	bf00      	nop
 800dbf4:	e004      	b.n	800dc00 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dbf6:	bf00      	nop
 800dbf8:	e002      	b.n	800dc00 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800dbfa:	bf00      	nop
 800dbfc:	e000      	b.n	800dc00 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800dbfe:	bf00      	nop
		}
	}

	return val;
 800dc00:	697b      	ldr	r3, [r7, #20]
}
 800dc02:	4618      	mov	r0, r3
 800dc04:	3718      	adds	r7, #24
 800dc06:	46bd      	mov	sp, r7
 800dc08:	bd80      	pop	{r7, pc}

0800dc0a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800dc0a:	b590      	push	{r4, r7, lr}
 800dc0c:	b089      	sub	sp, #36	; 0x24
 800dc0e:	af00      	add	r7, sp, #0
 800dc10:	60f8      	str	r0, [r7, #12]
 800dc12:	60b9      	str	r1, [r7, #8]
 800dc14:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800dc16:	2302      	movs	r3, #2
 800dc18:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800dc1a:	68bb      	ldr	r3, [r7, #8]
 800dc1c:	2b01      	cmp	r3, #1
 800dc1e:	f240 80d2 	bls.w	800ddc6 <put_fat+0x1bc>
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	699b      	ldr	r3, [r3, #24]
 800dc26:	68ba      	ldr	r2, [r7, #8]
 800dc28:	429a      	cmp	r2, r3
 800dc2a:	f080 80cc 	bcs.w	800ddc6 <put_fat+0x1bc>
		switch (fs->fs_type) {
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	781b      	ldrb	r3, [r3, #0]
 800dc32:	2b03      	cmp	r3, #3
 800dc34:	f000 8096 	beq.w	800dd64 <put_fat+0x15a>
 800dc38:	2b03      	cmp	r3, #3
 800dc3a:	f300 80cd 	bgt.w	800ddd8 <put_fat+0x1ce>
 800dc3e:	2b01      	cmp	r3, #1
 800dc40:	d002      	beq.n	800dc48 <put_fat+0x3e>
 800dc42:	2b02      	cmp	r3, #2
 800dc44:	d06e      	beq.n	800dd24 <put_fat+0x11a>
 800dc46:	e0c7      	b.n	800ddd8 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800dc48:	68bb      	ldr	r3, [r7, #8]
 800dc4a:	61bb      	str	r3, [r7, #24]
 800dc4c:	69bb      	ldr	r3, [r7, #24]
 800dc4e:	085b      	lsrs	r3, r3, #1
 800dc50:	69ba      	ldr	r2, [r7, #24]
 800dc52:	4413      	add	r3, r2
 800dc54:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dc5a:	69bb      	ldr	r3, [r7, #24]
 800dc5c:	0a5b      	lsrs	r3, r3, #9
 800dc5e:	4413      	add	r3, r2
 800dc60:	4619      	mov	r1, r3
 800dc62:	68f8      	ldr	r0, [r7, #12]
 800dc64:	f7ff fe6e 	bl	800d944 <move_window>
 800dc68:	4603      	mov	r3, r0
 800dc6a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dc6c:	7ffb      	ldrb	r3, [r7, #31]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	f040 80ab 	bne.w	800ddca <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800dc7a:	69bb      	ldr	r3, [r7, #24]
 800dc7c:	1c59      	adds	r1, r3, #1
 800dc7e:	61b9      	str	r1, [r7, #24]
 800dc80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc84:	4413      	add	r3, r2
 800dc86:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800dc88:	68bb      	ldr	r3, [r7, #8]
 800dc8a:	f003 0301 	and.w	r3, r3, #1
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d00d      	beq.n	800dcae <put_fat+0xa4>
 800dc92:	697b      	ldr	r3, [r7, #20]
 800dc94:	781b      	ldrb	r3, [r3, #0]
 800dc96:	b25b      	sxtb	r3, r3
 800dc98:	f003 030f 	and.w	r3, r3, #15
 800dc9c:	b25a      	sxtb	r2, r3
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	b2db      	uxtb	r3, r3
 800dca2:	011b      	lsls	r3, r3, #4
 800dca4:	b25b      	sxtb	r3, r3
 800dca6:	4313      	orrs	r3, r2
 800dca8:	b25b      	sxtb	r3, r3
 800dcaa:	b2db      	uxtb	r3, r3
 800dcac:	e001      	b.n	800dcb2 <put_fat+0xa8>
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	b2db      	uxtb	r3, r3
 800dcb2:	697a      	ldr	r2, [r7, #20]
 800dcb4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	2201      	movs	r2, #1
 800dcba:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dcc0:	69bb      	ldr	r3, [r7, #24]
 800dcc2:	0a5b      	lsrs	r3, r3, #9
 800dcc4:	4413      	add	r3, r2
 800dcc6:	4619      	mov	r1, r3
 800dcc8:	68f8      	ldr	r0, [r7, #12]
 800dcca:	f7ff fe3b 	bl	800d944 <move_window>
 800dcce:	4603      	mov	r3, r0
 800dcd0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dcd2:	7ffb      	ldrb	r3, [r7, #31]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d17a      	bne.n	800ddce <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800dcde:	69bb      	ldr	r3, [r7, #24]
 800dce0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dce4:	4413      	add	r3, r2
 800dce6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800dce8:	68bb      	ldr	r3, [r7, #8]
 800dcea:	f003 0301 	and.w	r3, r3, #1
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d003      	beq.n	800dcfa <put_fat+0xf0>
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	091b      	lsrs	r3, r3, #4
 800dcf6:	b2db      	uxtb	r3, r3
 800dcf8:	e00e      	b.n	800dd18 <put_fat+0x10e>
 800dcfa:	697b      	ldr	r3, [r7, #20]
 800dcfc:	781b      	ldrb	r3, [r3, #0]
 800dcfe:	b25b      	sxtb	r3, r3
 800dd00:	f023 030f 	bic.w	r3, r3, #15
 800dd04:	b25a      	sxtb	r2, r3
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	0a1b      	lsrs	r3, r3, #8
 800dd0a:	b25b      	sxtb	r3, r3
 800dd0c:	f003 030f 	and.w	r3, r3, #15
 800dd10:	b25b      	sxtb	r3, r3
 800dd12:	4313      	orrs	r3, r2
 800dd14:	b25b      	sxtb	r3, r3
 800dd16:	b2db      	uxtb	r3, r3
 800dd18:	697a      	ldr	r2, [r7, #20]
 800dd1a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	2201      	movs	r2, #1
 800dd20:	70da      	strb	r2, [r3, #3]
			break;
 800dd22:	e059      	b.n	800ddd8 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	0a1b      	lsrs	r3, r3, #8
 800dd2c:	4413      	add	r3, r2
 800dd2e:	4619      	mov	r1, r3
 800dd30:	68f8      	ldr	r0, [r7, #12]
 800dd32:	f7ff fe07 	bl	800d944 <move_window>
 800dd36:	4603      	mov	r3, r0
 800dd38:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dd3a:	7ffb      	ldrb	r3, [r7, #31]
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d148      	bne.n	800ddd2 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800dd46:	68bb      	ldr	r3, [r7, #8]
 800dd48:	005b      	lsls	r3, r3, #1
 800dd4a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800dd4e:	4413      	add	r3, r2
 800dd50:	687a      	ldr	r2, [r7, #4]
 800dd52:	b292      	uxth	r2, r2
 800dd54:	4611      	mov	r1, r2
 800dd56:	4618      	mov	r0, r3
 800dd58:	f7ff fb4d 	bl	800d3f6 <st_word>
			fs->wflag = 1;
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	2201      	movs	r2, #1
 800dd60:	70da      	strb	r2, [r3, #3]
			break;
 800dd62:	e039      	b.n	800ddd8 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dd68:	68bb      	ldr	r3, [r7, #8]
 800dd6a:	09db      	lsrs	r3, r3, #7
 800dd6c:	4413      	add	r3, r2
 800dd6e:	4619      	mov	r1, r3
 800dd70:	68f8      	ldr	r0, [r7, #12]
 800dd72:	f7ff fde7 	bl	800d944 <move_window>
 800dd76:	4603      	mov	r3, r0
 800dd78:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dd7a:	7ffb      	ldrb	r3, [r7, #31]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d12a      	bne.n	800ddd6 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800dd8c:	68bb      	ldr	r3, [r7, #8]
 800dd8e:	009b      	lsls	r3, r3, #2
 800dd90:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800dd94:	4413      	add	r3, r2
 800dd96:	4618      	mov	r0, r3
 800dd98:	f7ff fb0a 	bl	800d3b0 <ld_dword>
 800dd9c:	4603      	mov	r3, r0
 800dd9e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800dda2:	4323      	orrs	r3, r4
 800dda4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800ddac:	68bb      	ldr	r3, [r7, #8]
 800ddae:	009b      	lsls	r3, r3, #2
 800ddb0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800ddb4:	4413      	add	r3, r2
 800ddb6:	6879      	ldr	r1, [r7, #4]
 800ddb8:	4618      	mov	r0, r3
 800ddba:	f7ff fb37 	bl	800d42c <st_dword>
			fs->wflag = 1;
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	2201      	movs	r2, #1
 800ddc2:	70da      	strb	r2, [r3, #3]
			break;
 800ddc4:	e008      	b.n	800ddd8 <put_fat+0x1ce>
		}
	}
 800ddc6:	bf00      	nop
 800ddc8:	e006      	b.n	800ddd8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800ddca:	bf00      	nop
 800ddcc:	e004      	b.n	800ddd8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800ddce:	bf00      	nop
 800ddd0:	e002      	b.n	800ddd8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800ddd2:	bf00      	nop
 800ddd4:	e000      	b.n	800ddd8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800ddd6:	bf00      	nop
	return res;
 800ddd8:	7ffb      	ldrb	r3, [r7, #31]
}
 800ddda:	4618      	mov	r0, r3
 800dddc:	3724      	adds	r7, #36	; 0x24
 800ddde:	46bd      	mov	sp, r7
 800dde0:	bd90      	pop	{r4, r7, pc}

0800dde2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800dde2:	b580      	push	{r7, lr}
 800dde4:	b088      	sub	sp, #32
 800dde6:	af00      	add	r7, sp, #0
 800dde8:	60f8      	str	r0, [r7, #12]
 800ddea:	60b9      	str	r1, [r7, #8]
 800ddec:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800ddee:	2300      	movs	r3, #0
 800ddf0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800ddf8:	68bb      	ldr	r3, [r7, #8]
 800ddfa:	2b01      	cmp	r3, #1
 800ddfc:	d904      	bls.n	800de08 <remove_chain+0x26>
 800ddfe:	69bb      	ldr	r3, [r7, #24]
 800de00:	699b      	ldr	r3, [r3, #24]
 800de02:	68ba      	ldr	r2, [r7, #8]
 800de04:	429a      	cmp	r2, r3
 800de06:	d301      	bcc.n	800de0c <remove_chain+0x2a>
 800de08:	2302      	movs	r3, #2
 800de0a:	e04b      	b.n	800dea4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d00c      	beq.n	800de2c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800de12:	f04f 32ff 	mov.w	r2, #4294967295
 800de16:	6879      	ldr	r1, [r7, #4]
 800de18:	69b8      	ldr	r0, [r7, #24]
 800de1a:	f7ff fef6 	bl	800dc0a <put_fat>
 800de1e:	4603      	mov	r3, r0
 800de20:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800de22:	7ffb      	ldrb	r3, [r7, #31]
 800de24:	2b00      	cmp	r3, #0
 800de26:	d001      	beq.n	800de2c <remove_chain+0x4a>
 800de28:	7ffb      	ldrb	r3, [r7, #31]
 800de2a:	e03b      	b.n	800dea4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800de2c:	68b9      	ldr	r1, [r7, #8]
 800de2e:	68f8      	ldr	r0, [r7, #12]
 800de30:	f7ff fe43 	bl	800daba <get_fat>
 800de34:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800de36:	697b      	ldr	r3, [r7, #20]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d031      	beq.n	800dea0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800de3c:	697b      	ldr	r3, [r7, #20]
 800de3e:	2b01      	cmp	r3, #1
 800de40:	d101      	bne.n	800de46 <remove_chain+0x64>
 800de42:	2302      	movs	r3, #2
 800de44:	e02e      	b.n	800dea4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800de46:	697b      	ldr	r3, [r7, #20]
 800de48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de4c:	d101      	bne.n	800de52 <remove_chain+0x70>
 800de4e:	2301      	movs	r3, #1
 800de50:	e028      	b.n	800dea4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800de52:	2200      	movs	r2, #0
 800de54:	68b9      	ldr	r1, [r7, #8]
 800de56:	69b8      	ldr	r0, [r7, #24]
 800de58:	f7ff fed7 	bl	800dc0a <put_fat>
 800de5c:	4603      	mov	r3, r0
 800de5e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800de60:	7ffb      	ldrb	r3, [r7, #31]
 800de62:	2b00      	cmp	r3, #0
 800de64:	d001      	beq.n	800de6a <remove_chain+0x88>
 800de66:	7ffb      	ldrb	r3, [r7, #31]
 800de68:	e01c      	b.n	800dea4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800de6a:	69bb      	ldr	r3, [r7, #24]
 800de6c:	695a      	ldr	r2, [r3, #20]
 800de6e:	69bb      	ldr	r3, [r7, #24]
 800de70:	699b      	ldr	r3, [r3, #24]
 800de72:	3b02      	subs	r3, #2
 800de74:	429a      	cmp	r2, r3
 800de76:	d20b      	bcs.n	800de90 <remove_chain+0xae>
			fs->free_clst++;
 800de78:	69bb      	ldr	r3, [r7, #24]
 800de7a:	695b      	ldr	r3, [r3, #20]
 800de7c:	1c5a      	adds	r2, r3, #1
 800de7e:	69bb      	ldr	r3, [r7, #24]
 800de80:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800de82:	69bb      	ldr	r3, [r7, #24]
 800de84:	791b      	ldrb	r3, [r3, #4]
 800de86:	f043 0301 	orr.w	r3, r3, #1
 800de8a:	b2da      	uxtb	r2, r3
 800de8c:	69bb      	ldr	r3, [r7, #24]
 800de8e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800de90:	697b      	ldr	r3, [r7, #20]
 800de92:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800de94:	69bb      	ldr	r3, [r7, #24]
 800de96:	699b      	ldr	r3, [r3, #24]
 800de98:	68ba      	ldr	r2, [r7, #8]
 800de9a:	429a      	cmp	r2, r3
 800de9c:	d3c6      	bcc.n	800de2c <remove_chain+0x4a>
 800de9e:	e000      	b.n	800dea2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800dea0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800dea2:	2300      	movs	r3, #0
}
 800dea4:	4618      	mov	r0, r3
 800dea6:	3720      	adds	r7, #32
 800dea8:	46bd      	mov	sp, r7
 800deaa:	bd80      	pop	{r7, pc}

0800deac <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800deac:	b580      	push	{r7, lr}
 800deae:	b088      	sub	sp, #32
 800deb0:	af00      	add	r7, sp, #0
 800deb2:	6078      	str	r0, [r7, #4]
 800deb4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800debc:	683b      	ldr	r3, [r7, #0]
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d10d      	bne.n	800dede <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800dec2:	693b      	ldr	r3, [r7, #16]
 800dec4:	691b      	ldr	r3, [r3, #16]
 800dec6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800dec8:	69bb      	ldr	r3, [r7, #24]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d004      	beq.n	800ded8 <create_chain+0x2c>
 800dece:	693b      	ldr	r3, [r7, #16]
 800ded0:	699b      	ldr	r3, [r3, #24]
 800ded2:	69ba      	ldr	r2, [r7, #24]
 800ded4:	429a      	cmp	r2, r3
 800ded6:	d31b      	bcc.n	800df10 <create_chain+0x64>
 800ded8:	2301      	movs	r3, #1
 800deda:	61bb      	str	r3, [r7, #24]
 800dedc:	e018      	b.n	800df10 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800dede:	6839      	ldr	r1, [r7, #0]
 800dee0:	6878      	ldr	r0, [r7, #4]
 800dee2:	f7ff fdea 	bl	800daba <get_fat>
 800dee6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	2b01      	cmp	r3, #1
 800deec:	d801      	bhi.n	800def2 <create_chain+0x46>
 800deee:	2301      	movs	r3, #1
 800def0:	e070      	b.n	800dfd4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800def8:	d101      	bne.n	800defe <create_chain+0x52>
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	e06a      	b.n	800dfd4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800defe:	693b      	ldr	r3, [r7, #16]
 800df00:	699b      	ldr	r3, [r3, #24]
 800df02:	68fa      	ldr	r2, [r7, #12]
 800df04:	429a      	cmp	r2, r3
 800df06:	d201      	bcs.n	800df0c <create_chain+0x60>
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	e063      	b.n	800dfd4 <create_chain+0x128>
		scl = clst;
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800df10:	69bb      	ldr	r3, [r7, #24]
 800df12:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800df14:	69fb      	ldr	r3, [r7, #28]
 800df16:	3301      	adds	r3, #1
 800df18:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800df1a:	693b      	ldr	r3, [r7, #16]
 800df1c:	699b      	ldr	r3, [r3, #24]
 800df1e:	69fa      	ldr	r2, [r7, #28]
 800df20:	429a      	cmp	r2, r3
 800df22:	d307      	bcc.n	800df34 <create_chain+0x88>
				ncl = 2;
 800df24:	2302      	movs	r3, #2
 800df26:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800df28:	69fa      	ldr	r2, [r7, #28]
 800df2a:	69bb      	ldr	r3, [r7, #24]
 800df2c:	429a      	cmp	r2, r3
 800df2e:	d901      	bls.n	800df34 <create_chain+0x88>
 800df30:	2300      	movs	r3, #0
 800df32:	e04f      	b.n	800dfd4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800df34:	69f9      	ldr	r1, [r7, #28]
 800df36:	6878      	ldr	r0, [r7, #4]
 800df38:	f7ff fdbf 	bl	800daba <get_fat>
 800df3c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	2b00      	cmp	r3, #0
 800df42:	d00e      	beq.n	800df62 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	2b01      	cmp	r3, #1
 800df48:	d003      	beq.n	800df52 <create_chain+0xa6>
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df50:	d101      	bne.n	800df56 <create_chain+0xaa>
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	e03e      	b.n	800dfd4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800df56:	69fa      	ldr	r2, [r7, #28]
 800df58:	69bb      	ldr	r3, [r7, #24]
 800df5a:	429a      	cmp	r2, r3
 800df5c:	d1da      	bne.n	800df14 <create_chain+0x68>
 800df5e:	2300      	movs	r3, #0
 800df60:	e038      	b.n	800dfd4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800df62:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800df64:	f04f 32ff 	mov.w	r2, #4294967295
 800df68:	69f9      	ldr	r1, [r7, #28]
 800df6a:	6938      	ldr	r0, [r7, #16]
 800df6c:	f7ff fe4d 	bl	800dc0a <put_fat>
 800df70:	4603      	mov	r3, r0
 800df72:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800df74:	7dfb      	ldrb	r3, [r7, #23]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d109      	bne.n	800df8e <create_chain+0xe2>
 800df7a:	683b      	ldr	r3, [r7, #0]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d006      	beq.n	800df8e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800df80:	69fa      	ldr	r2, [r7, #28]
 800df82:	6839      	ldr	r1, [r7, #0]
 800df84:	6938      	ldr	r0, [r7, #16]
 800df86:	f7ff fe40 	bl	800dc0a <put_fat>
 800df8a:	4603      	mov	r3, r0
 800df8c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800df8e:	7dfb      	ldrb	r3, [r7, #23]
 800df90:	2b00      	cmp	r3, #0
 800df92:	d116      	bne.n	800dfc2 <create_chain+0x116>
		fs->last_clst = ncl;
 800df94:	693b      	ldr	r3, [r7, #16]
 800df96:	69fa      	ldr	r2, [r7, #28]
 800df98:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800df9a:	693b      	ldr	r3, [r7, #16]
 800df9c:	695a      	ldr	r2, [r3, #20]
 800df9e:	693b      	ldr	r3, [r7, #16]
 800dfa0:	699b      	ldr	r3, [r3, #24]
 800dfa2:	3b02      	subs	r3, #2
 800dfa4:	429a      	cmp	r2, r3
 800dfa6:	d804      	bhi.n	800dfb2 <create_chain+0x106>
 800dfa8:	693b      	ldr	r3, [r7, #16]
 800dfaa:	695b      	ldr	r3, [r3, #20]
 800dfac:	1e5a      	subs	r2, r3, #1
 800dfae:	693b      	ldr	r3, [r7, #16]
 800dfb0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800dfb2:	693b      	ldr	r3, [r7, #16]
 800dfb4:	791b      	ldrb	r3, [r3, #4]
 800dfb6:	f043 0301 	orr.w	r3, r3, #1
 800dfba:	b2da      	uxtb	r2, r3
 800dfbc:	693b      	ldr	r3, [r7, #16]
 800dfbe:	711a      	strb	r2, [r3, #4]
 800dfc0:	e007      	b.n	800dfd2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800dfc2:	7dfb      	ldrb	r3, [r7, #23]
 800dfc4:	2b01      	cmp	r3, #1
 800dfc6:	d102      	bne.n	800dfce <create_chain+0x122>
 800dfc8:	f04f 33ff 	mov.w	r3, #4294967295
 800dfcc:	e000      	b.n	800dfd0 <create_chain+0x124>
 800dfce:	2301      	movs	r3, #1
 800dfd0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800dfd2:	69fb      	ldr	r3, [r7, #28]
}
 800dfd4:	4618      	mov	r0, r3
 800dfd6:	3720      	adds	r7, #32
 800dfd8:	46bd      	mov	sp, r7
 800dfda:	bd80      	pop	{r7, pc}

0800dfdc <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800dfdc:	b480      	push	{r7}
 800dfde:	b087      	sub	sp, #28
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	6078      	str	r0, [r7, #4]
 800dfe4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dff0:	3304      	adds	r3, #4
 800dff2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800dff4:	683b      	ldr	r3, [r7, #0]
 800dff6:	0a5b      	lsrs	r3, r3, #9
 800dff8:	68fa      	ldr	r2, [r7, #12]
 800dffa:	8952      	ldrh	r2, [r2, #10]
 800dffc:	fbb3 f3f2 	udiv	r3, r3, r2
 800e000:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e002:	693b      	ldr	r3, [r7, #16]
 800e004:	1d1a      	adds	r2, r3, #4
 800e006:	613a      	str	r2, [r7, #16]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800e00c:	68bb      	ldr	r3, [r7, #8]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d101      	bne.n	800e016 <clmt_clust+0x3a>
 800e012:	2300      	movs	r3, #0
 800e014:	e010      	b.n	800e038 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800e016:	697a      	ldr	r2, [r7, #20]
 800e018:	68bb      	ldr	r3, [r7, #8]
 800e01a:	429a      	cmp	r2, r3
 800e01c:	d307      	bcc.n	800e02e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800e01e:	697a      	ldr	r2, [r7, #20]
 800e020:	68bb      	ldr	r3, [r7, #8]
 800e022:	1ad3      	subs	r3, r2, r3
 800e024:	617b      	str	r3, [r7, #20]
 800e026:	693b      	ldr	r3, [r7, #16]
 800e028:	3304      	adds	r3, #4
 800e02a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e02c:	e7e9      	b.n	800e002 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800e02e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800e030:	693b      	ldr	r3, [r7, #16]
 800e032:	681a      	ldr	r2, [r3, #0]
 800e034:	697b      	ldr	r3, [r7, #20]
 800e036:	4413      	add	r3, r2
}
 800e038:	4618      	mov	r0, r3
 800e03a:	371c      	adds	r7, #28
 800e03c:	46bd      	mov	sp, r7
 800e03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e042:	4770      	bx	lr

0800e044 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800e044:	b580      	push	{r7, lr}
 800e046:	b086      	sub	sp, #24
 800e048:	af00      	add	r7, sp, #0
 800e04a:	6078      	str	r0, [r7, #4]
 800e04c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e05a:	d204      	bcs.n	800e066 <dir_sdi+0x22>
 800e05c:	683b      	ldr	r3, [r7, #0]
 800e05e:	f003 031f 	and.w	r3, r3, #31
 800e062:	2b00      	cmp	r3, #0
 800e064:	d001      	beq.n	800e06a <dir_sdi+0x26>
		return FR_INT_ERR;
 800e066:	2302      	movs	r3, #2
 800e068:	e063      	b.n	800e132 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	683a      	ldr	r2, [r7, #0]
 800e06e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	689b      	ldr	r3, [r3, #8]
 800e074:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800e076:	697b      	ldr	r3, [r7, #20]
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d106      	bne.n	800e08a <dir_sdi+0x46>
 800e07c:	693b      	ldr	r3, [r7, #16]
 800e07e:	781b      	ldrb	r3, [r3, #0]
 800e080:	2b02      	cmp	r3, #2
 800e082:	d902      	bls.n	800e08a <dir_sdi+0x46>
		clst = fs->dirbase;
 800e084:	693b      	ldr	r3, [r7, #16]
 800e086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e088:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800e08a:	697b      	ldr	r3, [r7, #20]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d10c      	bne.n	800e0aa <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800e090:	683b      	ldr	r3, [r7, #0]
 800e092:	095b      	lsrs	r3, r3, #5
 800e094:	693a      	ldr	r2, [r7, #16]
 800e096:	8912      	ldrh	r2, [r2, #8]
 800e098:	4293      	cmp	r3, r2
 800e09a:	d301      	bcc.n	800e0a0 <dir_sdi+0x5c>
 800e09c:	2302      	movs	r3, #2
 800e09e:	e048      	b.n	800e132 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800e0a0:	693b      	ldr	r3, [r7, #16]
 800e0a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	61da      	str	r2, [r3, #28]
 800e0a8:	e029      	b.n	800e0fe <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800e0aa:	693b      	ldr	r3, [r7, #16]
 800e0ac:	895b      	ldrh	r3, [r3, #10]
 800e0ae:	025b      	lsls	r3, r3, #9
 800e0b0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e0b2:	e019      	b.n	800e0e8 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	6979      	ldr	r1, [r7, #20]
 800e0b8:	4618      	mov	r0, r3
 800e0ba:	f7ff fcfe 	bl	800daba <get_fat>
 800e0be:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e0c0:	697b      	ldr	r3, [r7, #20]
 800e0c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0c6:	d101      	bne.n	800e0cc <dir_sdi+0x88>
 800e0c8:	2301      	movs	r3, #1
 800e0ca:	e032      	b.n	800e132 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800e0cc:	697b      	ldr	r3, [r7, #20]
 800e0ce:	2b01      	cmp	r3, #1
 800e0d0:	d904      	bls.n	800e0dc <dir_sdi+0x98>
 800e0d2:	693b      	ldr	r3, [r7, #16]
 800e0d4:	699b      	ldr	r3, [r3, #24]
 800e0d6:	697a      	ldr	r2, [r7, #20]
 800e0d8:	429a      	cmp	r2, r3
 800e0da:	d301      	bcc.n	800e0e0 <dir_sdi+0x9c>
 800e0dc:	2302      	movs	r3, #2
 800e0de:	e028      	b.n	800e132 <dir_sdi+0xee>
			ofs -= csz;
 800e0e0:	683a      	ldr	r2, [r7, #0]
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	1ad3      	subs	r3, r2, r3
 800e0e6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e0e8:	683a      	ldr	r2, [r7, #0]
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	429a      	cmp	r2, r3
 800e0ee:	d2e1      	bcs.n	800e0b4 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800e0f0:	6979      	ldr	r1, [r7, #20]
 800e0f2:	6938      	ldr	r0, [r7, #16]
 800e0f4:	f7ff fcc2 	bl	800da7c <clust2sect>
 800e0f8:	4602      	mov	r2, r0
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	697a      	ldr	r2, [r7, #20]
 800e102:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	69db      	ldr	r3, [r3, #28]
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d101      	bne.n	800e110 <dir_sdi+0xcc>
 800e10c:	2302      	movs	r3, #2
 800e10e:	e010      	b.n	800e132 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	69da      	ldr	r2, [r3, #28]
 800e114:	683b      	ldr	r3, [r7, #0]
 800e116:	0a5b      	lsrs	r3, r3, #9
 800e118:	441a      	add	r2, r3
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e11e:	693b      	ldr	r3, [r7, #16]
 800e120:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e124:	683b      	ldr	r3, [r7, #0]
 800e126:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e12a:	441a      	add	r2, r3
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e130:	2300      	movs	r3, #0
}
 800e132:	4618      	mov	r0, r3
 800e134:	3718      	adds	r7, #24
 800e136:	46bd      	mov	sp, r7
 800e138:	bd80      	pop	{r7, pc}

0800e13a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800e13a:	b580      	push	{r7, lr}
 800e13c:	b086      	sub	sp, #24
 800e13e:	af00      	add	r7, sp, #0
 800e140:	6078      	str	r0, [r7, #4]
 800e142:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	695b      	ldr	r3, [r3, #20]
 800e14e:	3320      	adds	r3, #32
 800e150:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	69db      	ldr	r3, [r3, #28]
 800e156:	2b00      	cmp	r3, #0
 800e158:	d003      	beq.n	800e162 <dir_next+0x28>
 800e15a:	68bb      	ldr	r3, [r7, #8]
 800e15c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e160:	d301      	bcc.n	800e166 <dir_next+0x2c>
 800e162:	2304      	movs	r3, #4
 800e164:	e0aa      	b.n	800e2bc <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800e166:	68bb      	ldr	r3, [r7, #8]
 800e168:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	f040 8098 	bne.w	800e2a2 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	69db      	ldr	r3, [r3, #28]
 800e176:	1c5a      	adds	r2, r3, #1
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	699b      	ldr	r3, [r3, #24]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d10b      	bne.n	800e19c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800e184:	68bb      	ldr	r3, [r7, #8]
 800e186:	095b      	lsrs	r3, r3, #5
 800e188:	68fa      	ldr	r2, [r7, #12]
 800e18a:	8912      	ldrh	r2, [r2, #8]
 800e18c:	4293      	cmp	r3, r2
 800e18e:	f0c0 8088 	bcc.w	800e2a2 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	2200      	movs	r2, #0
 800e196:	61da      	str	r2, [r3, #28]
 800e198:	2304      	movs	r3, #4
 800e19a:	e08f      	b.n	800e2bc <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800e19c:	68bb      	ldr	r3, [r7, #8]
 800e19e:	0a5b      	lsrs	r3, r3, #9
 800e1a0:	68fa      	ldr	r2, [r7, #12]
 800e1a2:	8952      	ldrh	r2, [r2, #10]
 800e1a4:	3a01      	subs	r2, #1
 800e1a6:	4013      	ands	r3, r2
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d17a      	bne.n	800e2a2 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800e1ac:	687a      	ldr	r2, [r7, #4]
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	699b      	ldr	r3, [r3, #24]
 800e1b2:	4619      	mov	r1, r3
 800e1b4:	4610      	mov	r0, r2
 800e1b6:	f7ff fc80 	bl	800daba <get_fat>
 800e1ba:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800e1bc:	697b      	ldr	r3, [r7, #20]
 800e1be:	2b01      	cmp	r3, #1
 800e1c0:	d801      	bhi.n	800e1c6 <dir_next+0x8c>
 800e1c2:	2302      	movs	r3, #2
 800e1c4:	e07a      	b.n	800e2bc <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800e1c6:	697b      	ldr	r3, [r7, #20]
 800e1c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1cc:	d101      	bne.n	800e1d2 <dir_next+0x98>
 800e1ce:	2301      	movs	r3, #1
 800e1d0:	e074      	b.n	800e2bc <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	699b      	ldr	r3, [r3, #24]
 800e1d6:	697a      	ldr	r2, [r7, #20]
 800e1d8:	429a      	cmp	r2, r3
 800e1da:	d358      	bcc.n	800e28e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800e1dc:	683b      	ldr	r3, [r7, #0]
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d104      	bne.n	800e1ec <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	61da      	str	r2, [r3, #28]
 800e1e8:	2304      	movs	r3, #4
 800e1ea:	e067      	b.n	800e2bc <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800e1ec:	687a      	ldr	r2, [r7, #4]
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	699b      	ldr	r3, [r3, #24]
 800e1f2:	4619      	mov	r1, r3
 800e1f4:	4610      	mov	r0, r2
 800e1f6:	f7ff fe59 	bl	800deac <create_chain>
 800e1fa:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800e1fc:	697b      	ldr	r3, [r7, #20]
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d101      	bne.n	800e206 <dir_next+0xcc>
 800e202:	2307      	movs	r3, #7
 800e204:	e05a      	b.n	800e2bc <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800e206:	697b      	ldr	r3, [r7, #20]
 800e208:	2b01      	cmp	r3, #1
 800e20a:	d101      	bne.n	800e210 <dir_next+0xd6>
 800e20c:	2302      	movs	r3, #2
 800e20e:	e055      	b.n	800e2bc <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e210:	697b      	ldr	r3, [r7, #20]
 800e212:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e216:	d101      	bne.n	800e21c <dir_next+0xe2>
 800e218:	2301      	movs	r3, #1
 800e21a:	e04f      	b.n	800e2bc <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800e21c:	68f8      	ldr	r0, [r7, #12]
 800e21e:	f7ff fb4d 	bl	800d8bc <sync_window>
 800e222:	4603      	mov	r3, r0
 800e224:	2b00      	cmp	r3, #0
 800e226:	d001      	beq.n	800e22c <dir_next+0xf2>
 800e228:	2301      	movs	r3, #1
 800e22a:	e047      	b.n	800e2bc <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	3334      	adds	r3, #52	; 0x34
 800e230:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e234:	2100      	movs	r1, #0
 800e236:	4618      	mov	r0, r3
 800e238:	f7ff f945 	bl	800d4c6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e23c:	2300      	movs	r3, #0
 800e23e:	613b      	str	r3, [r7, #16]
 800e240:	6979      	ldr	r1, [r7, #20]
 800e242:	68f8      	ldr	r0, [r7, #12]
 800e244:	f7ff fc1a 	bl	800da7c <clust2sect>
 800e248:	4602      	mov	r2, r0
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	631a      	str	r2, [r3, #48]	; 0x30
 800e24e:	e012      	b.n	800e276 <dir_next+0x13c>
						fs->wflag = 1;
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	2201      	movs	r2, #1
 800e254:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800e256:	68f8      	ldr	r0, [r7, #12]
 800e258:	f7ff fb30 	bl	800d8bc <sync_window>
 800e25c:	4603      	mov	r3, r0
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d001      	beq.n	800e266 <dir_next+0x12c>
 800e262:	2301      	movs	r3, #1
 800e264:	e02a      	b.n	800e2bc <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e266:	693b      	ldr	r3, [r7, #16]
 800e268:	3301      	adds	r3, #1
 800e26a:	613b      	str	r3, [r7, #16]
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e270:	1c5a      	adds	r2, r3, #1
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	631a      	str	r2, [r3, #48]	; 0x30
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	895b      	ldrh	r3, [r3, #10]
 800e27a:	461a      	mov	r2, r3
 800e27c:	693b      	ldr	r3, [r7, #16]
 800e27e:	4293      	cmp	r3, r2
 800e280:	d3e6      	bcc.n	800e250 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e286:	693b      	ldr	r3, [r7, #16]
 800e288:	1ad2      	subs	r2, r2, r3
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	697a      	ldr	r2, [r7, #20]
 800e292:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800e294:	6979      	ldr	r1, [r7, #20]
 800e296:	68f8      	ldr	r0, [r7, #12]
 800e298:	f7ff fbf0 	bl	800da7c <clust2sect>
 800e29c:	4602      	mov	r2, r0
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	68ba      	ldr	r2, [r7, #8]
 800e2a6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e2ae:	68bb      	ldr	r3, [r7, #8]
 800e2b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e2b4:	441a      	add	r2, r3
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e2ba:	2300      	movs	r3, #0
}
 800e2bc:	4618      	mov	r0, r3
 800e2be:	3718      	adds	r7, #24
 800e2c0:	46bd      	mov	sp, r7
 800e2c2:	bd80      	pop	{r7, pc}

0800e2c4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800e2c4:	b580      	push	{r7, lr}
 800e2c6:	b086      	sub	sp, #24
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	6078      	str	r0, [r7, #4]
 800e2cc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800e2d4:	2100      	movs	r1, #0
 800e2d6:	6878      	ldr	r0, [r7, #4]
 800e2d8:	f7ff feb4 	bl	800e044 <dir_sdi>
 800e2dc:	4603      	mov	r3, r0
 800e2de:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e2e0:	7dfb      	ldrb	r3, [r7, #23]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d12b      	bne.n	800e33e <dir_alloc+0x7a>
		n = 0;
 800e2e6:	2300      	movs	r3, #0
 800e2e8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	69db      	ldr	r3, [r3, #28]
 800e2ee:	4619      	mov	r1, r3
 800e2f0:	68f8      	ldr	r0, [r7, #12]
 800e2f2:	f7ff fb27 	bl	800d944 <move_window>
 800e2f6:	4603      	mov	r3, r0
 800e2f8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e2fa:	7dfb      	ldrb	r3, [r7, #23]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d11d      	bne.n	800e33c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	6a1b      	ldr	r3, [r3, #32]
 800e304:	781b      	ldrb	r3, [r3, #0]
 800e306:	2be5      	cmp	r3, #229	; 0xe5
 800e308:	d004      	beq.n	800e314 <dir_alloc+0x50>
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	6a1b      	ldr	r3, [r3, #32]
 800e30e:	781b      	ldrb	r3, [r3, #0]
 800e310:	2b00      	cmp	r3, #0
 800e312:	d107      	bne.n	800e324 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800e314:	693b      	ldr	r3, [r7, #16]
 800e316:	3301      	adds	r3, #1
 800e318:	613b      	str	r3, [r7, #16]
 800e31a:	693a      	ldr	r2, [r7, #16]
 800e31c:	683b      	ldr	r3, [r7, #0]
 800e31e:	429a      	cmp	r2, r3
 800e320:	d102      	bne.n	800e328 <dir_alloc+0x64>
 800e322:	e00c      	b.n	800e33e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800e324:	2300      	movs	r3, #0
 800e326:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800e328:	2101      	movs	r1, #1
 800e32a:	6878      	ldr	r0, [r7, #4]
 800e32c:	f7ff ff05 	bl	800e13a <dir_next>
 800e330:	4603      	mov	r3, r0
 800e332:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800e334:	7dfb      	ldrb	r3, [r7, #23]
 800e336:	2b00      	cmp	r3, #0
 800e338:	d0d7      	beq.n	800e2ea <dir_alloc+0x26>
 800e33a:	e000      	b.n	800e33e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800e33c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800e33e:	7dfb      	ldrb	r3, [r7, #23]
 800e340:	2b04      	cmp	r3, #4
 800e342:	d101      	bne.n	800e348 <dir_alloc+0x84>
 800e344:	2307      	movs	r3, #7
 800e346:	75fb      	strb	r3, [r7, #23]
	return res;
 800e348:	7dfb      	ldrb	r3, [r7, #23]
}
 800e34a:	4618      	mov	r0, r3
 800e34c:	3718      	adds	r7, #24
 800e34e:	46bd      	mov	sp, r7
 800e350:	bd80      	pop	{r7, pc}

0800e352 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800e352:	b580      	push	{r7, lr}
 800e354:	b084      	sub	sp, #16
 800e356:	af00      	add	r7, sp, #0
 800e358:	6078      	str	r0, [r7, #4]
 800e35a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800e35c:	683b      	ldr	r3, [r7, #0]
 800e35e:	331a      	adds	r3, #26
 800e360:	4618      	mov	r0, r3
 800e362:	f7ff f80d 	bl	800d380 <ld_word>
 800e366:	4603      	mov	r3, r0
 800e368:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	781b      	ldrb	r3, [r3, #0]
 800e36e:	2b03      	cmp	r3, #3
 800e370:	d109      	bne.n	800e386 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800e372:	683b      	ldr	r3, [r7, #0]
 800e374:	3314      	adds	r3, #20
 800e376:	4618      	mov	r0, r3
 800e378:	f7ff f802 	bl	800d380 <ld_word>
 800e37c:	4603      	mov	r3, r0
 800e37e:	041b      	lsls	r3, r3, #16
 800e380:	68fa      	ldr	r2, [r7, #12]
 800e382:	4313      	orrs	r3, r2
 800e384:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800e386:	68fb      	ldr	r3, [r7, #12]
}
 800e388:	4618      	mov	r0, r3
 800e38a:	3710      	adds	r7, #16
 800e38c:	46bd      	mov	sp, r7
 800e38e:	bd80      	pop	{r7, pc}

0800e390 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800e390:	b580      	push	{r7, lr}
 800e392:	b084      	sub	sp, #16
 800e394:	af00      	add	r7, sp, #0
 800e396:	60f8      	str	r0, [r7, #12]
 800e398:	60b9      	str	r1, [r7, #8]
 800e39a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800e39c:	68bb      	ldr	r3, [r7, #8]
 800e39e:	331a      	adds	r3, #26
 800e3a0:	687a      	ldr	r2, [r7, #4]
 800e3a2:	b292      	uxth	r2, r2
 800e3a4:	4611      	mov	r1, r2
 800e3a6:	4618      	mov	r0, r3
 800e3a8:	f7ff f825 	bl	800d3f6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	781b      	ldrb	r3, [r3, #0]
 800e3b0:	2b03      	cmp	r3, #3
 800e3b2:	d109      	bne.n	800e3c8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800e3b4:	68bb      	ldr	r3, [r7, #8]
 800e3b6:	f103 0214 	add.w	r2, r3, #20
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	0c1b      	lsrs	r3, r3, #16
 800e3be:	b29b      	uxth	r3, r3
 800e3c0:	4619      	mov	r1, r3
 800e3c2:	4610      	mov	r0, r2
 800e3c4:	f7ff f817 	bl	800d3f6 <st_word>
	}
}
 800e3c8:	bf00      	nop
 800e3ca:	3710      	adds	r7, #16
 800e3cc:	46bd      	mov	sp, r7
 800e3ce:	bd80      	pop	{r7, pc}

0800e3d0 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800e3d0:	b580      	push	{r7, lr}
 800e3d2:	b086      	sub	sp, #24
 800e3d4:	af00      	add	r7, sp, #0
 800e3d6:	6078      	str	r0, [r7, #4]
 800e3d8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800e3da:	2304      	movs	r3, #4
 800e3dc:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800e3e4:	e03c      	b.n	800e460 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	69db      	ldr	r3, [r3, #28]
 800e3ea:	4619      	mov	r1, r3
 800e3ec:	6938      	ldr	r0, [r7, #16]
 800e3ee:	f7ff faa9 	bl	800d944 <move_window>
 800e3f2:	4603      	mov	r3, r0
 800e3f4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e3f6:	7dfb      	ldrb	r3, [r7, #23]
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d136      	bne.n	800e46a <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	6a1b      	ldr	r3, [r3, #32]
 800e400:	781b      	ldrb	r3, [r3, #0]
 800e402:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800e404:	7bfb      	ldrb	r3, [r7, #15]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d102      	bne.n	800e410 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800e40a:	2304      	movs	r3, #4
 800e40c:	75fb      	strb	r3, [r7, #23]
 800e40e:	e031      	b.n	800e474 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	6a1b      	ldr	r3, [r3, #32]
 800e414:	330b      	adds	r3, #11
 800e416:	781b      	ldrb	r3, [r3, #0]
 800e418:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e41c:	73bb      	strb	r3, [r7, #14]
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	7bba      	ldrb	r2, [r7, #14]
 800e422:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800e424:	7bfb      	ldrb	r3, [r7, #15]
 800e426:	2be5      	cmp	r3, #229	; 0xe5
 800e428:	d011      	beq.n	800e44e <dir_read+0x7e>
 800e42a:	7bfb      	ldrb	r3, [r7, #15]
 800e42c:	2b2e      	cmp	r3, #46	; 0x2e
 800e42e:	d00e      	beq.n	800e44e <dir_read+0x7e>
 800e430:	7bbb      	ldrb	r3, [r7, #14]
 800e432:	2b0f      	cmp	r3, #15
 800e434:	d00b      	beq.n	800e44e <dir_read+0x7e>
 800e436:	7bbb      	ldrb	r3, [r7, #14]
 800e438:	f023 0320 	bic.w	r3, r3, #32
 800e43c:	2b08      	cmp	r3, #8
 800e43e:	bf0c      	ite	eq
 800e440:	2301      	moveq	r3, #1
 800e442:	2300      	movne	r3, #0
 800e444:	b2db      	uxtb	r3, r3
 800e446:	461a      	mov	r2, r3
 800e448:	683b      	ldr	r3, [r7, #0]
 800e44a:	4293      	cmp	r3, r2
 800e44c:	d00f      	beq.n	800e46e <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800e44e:	2100      	movs	r1, #0
 800e450:	6878      	ldr	r0, [r7, #4]
 800e452:	f7ff fe72 	bl	800e13a <dir_next>
 800e456:	4603      	mov	r3, r0
 800e458:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e45a:	7dfb      	ldrb	r3, [r7, #23]
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d108      	bne.n	800e472 <dir_read+0xa2>
	while (dp->sect) {
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	69db      	ldr	r3, [r3, #28]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d1be      	bne.n	800e3e6 <dir_read+0x16>
 800e468:	e004      	b.n	800e474 <dir_read+0xa4>
		if (res != FR_OK) break;
 800e46a:	bf00      	nop
 800e46c:	e002      	b.n	800e474 <dir_read+0xa4>
				break;
 800e46e:	bf00      	nop
 800e470:	e000      	b.n	800e474 <dir_read+0xa4>
		if (res != FR_OK) break;
 800e472:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800e474:	7dfb      	ldrb	r3, [r7, #23]
 800e476:	2b00      	cmp	r3, #0
 800e478:	d002      	beq.n	800e480 <dir_read+0xb0>
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	2200      	movs	r2, #0
 800e47e:	61da      	str	r2, [r3, #28]
	return res;
 800e480:	7dfb      	ldrb	r3, [r7, #23]
}
 800e482:	4618      	mov	r0, r3
 800e484:	3718      	adds	r7, #24
 800e486:	46bd      	mov	sp, r7
 800e488:	bd80      	pop	{r7, pc}

0800e48a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800e48a:	b580      	push	{r7, lr}
 800e48c:	b086      	sub	sp, #24
 800e48e:	af00      	add	r7, sp, #0
 800e490:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800e498:	2100      	movs	r1, #0
 800e49a:	6878      	ldr	r0, [r7, #4]
 800e49c:	f7ff fdd2 	bl	800e044 <dir_sdi>
 800e4a0:	4603      	mov	r3, r0
 800e4a2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800e4a4:	7dfb      	ldrb	r3, [r7, #23]
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d001      	beq.n	800e4ae <dir_find+0x24>
 800e4aa:	7dfb      	ldrb	r3, [r7, #23]
 800e4ac:	e03e      	b.n	800e52c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	69db      	ldr	r3, [r3, #28]
 800e4b2:	4619      	mov	r1, r3
 800e4b4:	6938      	ldr	r0, [r7, #16]
 800e4b6:	f7ff fa45 	bl	800d944 <move_window>
 800e4ba:	4603      	mov	r3, r0
 800e4bc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e4be:	7dfb      	ldrb	r3, [r7, #23]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d12f      	bne.n	800e524 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	6a1b      	ldr	r3, [r3, #32]
 800e4c8:	781b      	ldrb	r3, [r3, #0]
 800e4ca:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800e4cc:	7bfb      	ldrb	r3, [r7, #15]
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d102      	bne.n	800e4d8 <dir_find+0x4e>
 800e4d2:	2304      	movs	r3, #4
 800e4d4:	75fb      	strb	r3, [r7, #23]
 800e4d6:	e028      	b.n	800e52a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	6a1b      	ldr	r3, [r3, #32]
 800e4dc:	330b      	adds	r3, #11
 800e4de:	781b      	ldrb	r3, [r3, #0]
 800e4e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e4e4:	b2da      	uxtb	r2, r3
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	6a1b      	ldr	r3, [r3, #32]
 800e4ee:	330b      	adds	r3, #11
 800e4f0:	781b      	ldrb	r3, [r3, #0]
 800e4f2:	f003 0308 	and.w	r3, r3, #8
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d10a      	bne.n	800e510 <dir_find+0x86>
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	6a18      	ldr	r0, [r3, #32]
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	3324      	adds	r3, #36	; 0x24
 800e502:	220b      	movs	r2, #11
 800e504:	4619      	mov	r1, r3
 800e506:	f7fe fff9 	bl	800d4fc <mem_cmp>
 800e50a:	4603      	mov	r3, r0
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d00b      	beq.n	800e528 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800e510:	2100      	movs	r1, #0
 800e512:	6878      	ldr	r0, [r7, #4]
 800e514:	f7ff fe11 	bl	800e13a <dir_next>
 800e518:	4603      	mov	r3, r0
 800e51a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800e51c:	7dfb      	ldrb	r3, [r7, #23]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d0c5      	beq.n	800e4ae <dir_find+0x24>
 800e522:	e002      	b.n	800e52a <dir_find+0xa0>
		if (res != FR_OK) break;
 800e524:	bf00      	nop
 800e526:	e000      	b.n	800e52a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800e528:	bf00      	nop

	return res;
 800e52a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e52c:	4618      	mov	r0, r3
 800e52e:	3718      	adds	r7, #24
 800e530:	46bd      	mov	sp, r7
 800e532:	bd80      	pop	{r7, pc}

0800e534 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800e534:	b580      	push	{r7, lr}
 800e536:	b084      	sub	sp, #16
 800e538:	af00      	add	r7, sp, #0
 800e53a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800e542:	2101      	movs	r1, #1
 800e544:	6878      	ldr	r0, [r7, #4]
 800e546:	f7ff febd 	bl	800e2c4 <dir_alloc>
 800e54a:	4603      	mov	r3, r0
 800e54c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800e54e:	7bfb      	ldrb	r3, [r7, #15]
 800e550:	2b00      	cmp	r3, #0
 800e552:	d11c      	bne.n	800e58e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	69db      	ldr	r3, [r3, #28]
 800e558:	4619      	mov	r1, r3
 800e55a:	68b8      	ldr	r0, [r7, #8]
 800e55c:	f7ff f9f2 	bl	800d944 <move_window>
 800e560:	4603      	mov	r3, r0
 800e562:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e564:	7bfb      	ldrb	r3, [r7, #15]
 800e566:	2b00      	cmp	r3, #0
 800e568:	d111      	bne.n	800e58e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	6a1b      	ldr	r3, [r3, #32]
 800e56e:	2220      	movs	r2, #32
 800e570:	2100      	movs	r1, #0
 800e572:	4618      	mov	r0, r3
 800e574:	f7fe ffa7 	bl	800d4c6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	6a18      	ldr	r0, [r3, #32]
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	3324      	adds	r3, #36	; 0x24
 800e580:	220b      	movs	r2, #11
 800e582:	4619      	mov	r1, r3
 800e584:	f7fe ff7e 	bl	800d484 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800e588:	68bb      	ldr	r3, [r7, #8]
 800e58a:	2201      	movs	r2, #1
 800e58c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800e58e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e590:	4618      	mov	r0, r3
 800e592:	3710      	adds	r7, #16
 800e594:	46bd      	mov	sp, r7
 800e596:	bd80      	pop	{r7, pc}

0800e598 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800e598:	b580      	push	{r7, lr}
 800e59a:	b086      	sub	sp, #24
 800e59c:	af00      	add	r7, sp, #0
 800e59e:	6078      	str	r0, [r7, #4]
 800e5a0:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800e5a2:	683b      	ldr	r3, [r7, #0]
 800e5a4:	2200      	movs	r2, #0
 800e5a6:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	69db      	ldr	r3, [r3, #28]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d04e      	beq.n	800e64e <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	613b      	str	r3, [r7, #16]
 800e5b4:	693b      	ldr	r3, [r7, #16]
 800e5b6:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 800e5b8:	e021      	b.n	800e5fe <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	6a1a      	ldr	r2, [r3, #32]
 800e5be:	697b      	ldr	r3, [r7, #20]
 800e5c0:	1c59      	adds	r1, r3, #1
 800e5c2:	6179      	str	r1, [r7, #20]
 800e5c4:	4413      	add	r3, r2
 800e5c6:	781b      	ldrb	r3, [r3, #0]
 800e5c8:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 800e5ca:	7bfb      	ldrb	r3, [r7, #15]
 800e5cc:	2b20      	cmp	r3, #32
 800e5ce:	d100      	bne.n	800e5d2 <get_fileinfo+0x3a>
 800e5d0:	e015      	b.n	800e5fe <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800e5d2:	7bfb      	ldrb	r3, [r7, #15]
 800e5d4:	2b05      	cmp	r3, #5
 800e5d6:	d101      	bne.n	800e5dc <get_fileinfo+0x44>
 800e5d8:	23e5      	movs	r3, #229	; 0xe5
 800e5da:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800e5dc:	697b      	ldr	r3, [r7, #20]
 800e5de:	2b09      	cmp	r3, #9
 800e5e0:	d106      	bne.n	800e5f0 <get_fileinfo+0x58>
 800e5e2:	693b      	ldr	r3, [r7, #16]
 800e5e4:	1c5a      	adds	r2, r3, #1
 800e5e6:	613a      	str	r2, [r7, #16]
 800e5e8:	683a      	ldr	r2, [r7, #0]
 800e5ea:	4413      	add	r3, r2
 800e5ec:	222e      	movs	r2, #46	; 0x2e
 800e5ee:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800e5f0:	693b      	ldr	r3, [r7, #16]
 800e5f2:	1c5a      	adds	r2, r3, #1
 800e5f4:	613a      	str	r2, [r7, #16]
 800e5f6:	683a      	ldr	r2, [r7, #0]
 800e5f8:	4413      	add	r3, r2
 800e5fa:	7bfa      	ldrb	r2, [r7, #15]
 800e5fc:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 800e5fe:	697b      	ldr	r3, [r7, #20]
 800e600:	2b0a      	cmp	r3, #10
 800e602:	d9da      	bls.n	800e5ba <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800e604:	683a      	ldr	r2, [r7, #0]
 800e606:	693b      	ldr	r3, [r7, #16]
 800e608:	4413      	add	r3, r2
 800e60a:	3309      	adds	r3, #9
 800e60c:	2200      	movs	r2, #0
 800e60e:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	6a1b      	ldr	r3, [r3, #32]
 800e614:	7ada      	ldrb	r2, [r3, #11]
 800e616:	683b      	ldr	r3, [r7, #0]
 800e618:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	6a1b      	ldr	r3, [r3, #32]
 800e61e:	331c      	adds	r3, #28
 800e620:	4618      	mov	r0, r3
 800e622:	f7fe fec5 	bl	800d3b0 <ld_dword>
 800e626:	4602      	mov	r2, r0
 800e628:	683b      	ldr	r3, [r7, #0]
 800e62a:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	6a1b      	ldr	r3, [r3, #32]
 800e630:	3316      	adds	r3, #22
 800e632:	4618      	mov	r0, r3
 800e634:	f7fe febc 	bl	800d3b0 <ld_dword>
 800e638:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800e63a:	68bb      	ldr	r3, [r7, #8]
 800e63c:	b29a      	uxth	r2, r3
 800e63e:	683b      	ldr	r3, [r7, #0]
 800e640:	80da      	strh	r2, [r3, #6]
 800e642:	68bb      	ldr	r3, [r7, #8]
 800e644:	0c1b      	lsrs	r3, r3, #16
 800e646:	b29a      	uxth	r2, r3
 800e648:	683b      	ldr	r3, [r7, #0]
 800e64a:	809a      	strh	r2, [r3, #4]
 800e64c:	e000      	b.n	800e650 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800e64e:	bf00      	nop
}
 800e650:	3718      	adds	r7, #24
 800e652:	46bd      	mov	sp, r7
 800e654:	bd80      	pop	{r7, pc}
	...

0800e658 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800e658:	b580      	push	{r7, lr}
 800e65a:	b088      	sub	sp, #32
 800e65c:	af00      	add	r7, sp, #0
 800e65e:	6078      	str	r0, [r7, #4]
 800e660:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800e662:	683b      	ldr	r3, [r7, #0]
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	60fb      	str	r3, [r7, #12]
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	3324      	adds	r3, #36	; 0x24
 800e66c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800e66e:	220b      	movs	r2, #11
 800e670:	2120      	movs	r1, #32
 800e672:	68b8      	ldr	r0, [r7, #8]
 800e674:	f7fe ff27 	bl	800d4c6 <mem_set>
	si = i = 0; ni = 8;
 800e678:	2300      	movs	r3, #0
 800e67a:	613b      	str	r3, [r7, #16]
 800e67c:	693b      	ldr	r3, [r7, #16]
 800e67e:	61fb      	str	r3, [r7, #28]
 800e680:	2308      	movs	r3, #8
 800e682:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800e684:	69fb      	ldr	r3, [r7, #28]
 800e686:	1c5a      	adds	r2, r3, #1
 800e688:	61fa      	str	r2, [r7, #28]
 800e68a:	68fa      	ldr	r2, [r7, #12]
 800e68c:	4413      	add	r3, r2
 800e68e:	781b      	ldrb	r3, [r3, #0]
 800e690:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e692:	7efb      	ldrb	r3, [r7, #27]
 800e694:	2b20      	cmp	r3, #32
 800e696:	d94e      	bls.n	800e736 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800e698:	7efb      	ldrb	r3, [r7, #27]
 800e69a:	2b2f      	cmp	r3, #47	; 0x2f
 800e69c:	d006      	beq.n	800e6ac <create_name+0x54>
 800e69e:	7efb      	ldrb	r3, [r7, #27]
 800e6a0:	2b5c      	cmp	r3, #92	; 0x5c
 800e6a2:	d110      	bne.n	800e6c6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800e6a4:	e002      	b.n	800e6ac <create_name+0x54>
 800e6a6:	69fb      	ldr	r3, [r7, #28]
 800e6a8:	3301      	adds	r3, #1
 800e6aa:	61fb      	str	r3, [r7, #28]
 800e6ac:	68fa      	ldr	r2, [r7, #12]
 800e6ae:	69fb      	ldr	r3, [r7, #28]
 800e6b0:	4413      	add	r3, r2
 800e6b2:	781b      	ldrb	r3, [r3, #0]
 800e6b4:	2b2f      	cmp	r3, #47	; 0x2f
 800e6b6:	d0f6      	beq.n	800e6a6 <create_name+0x4e>
 800e6b8:	68fa      	ldr	r2, [r7, #12]
 800e6ba:	69fb      	ldr	r3, [r7, #28]
 800e6bc:	4413      	add	r3, r2
 800e6be:	781b      	ldrb	r3, [r3, #0]
 800e6c0:	2b5c      	cmp	r3, #92	; 0x5c
 800e6c2:	d0f0      	beq.n	800e6a6 <create_name+0x4e>
			break;
 800e6c4:	e038      	b.n	800e738 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800e6c6:	7efb      	ldrb	r3, [r7, #27]
 800e6c8:	2b2e      	cmp	r3, #46	; 0x2e
 800e6ca:	d003      	beq.n	800e6d4 <create_name+0x7c>
 800e6cc:	693a      	ldr	r2, [r7, #16]
 800e6ce:	697b      	ldr	r3, [r7, #20]
 800e6d0:	429a      	cmp	r2, r3
 800e6d2:	d30c      	bcc.n	800e6ee <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800e6d4:	697b      	ldr	r3, [r7, #20]
 800e6d6:	2b0b      	cmp	r3, #11
 800e6d8:	d002      	beq.n	800e6e0 <create_name+0x88>
 800e6da:	7efb      	ldrb	r3, [r7, #27]
 800e6dc:	2b2e      	cmp	r3, #46	; 0x2e
 800e6de:	d001      	beq.n	800e6e4 <create_name+0x8c>
 800e6e0:	2306      	movs	r3, #6
 800e6e2:	e044      	b.n	800e76e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800e6e4:	2308      	movs	r3, #8
 800e6e6:	613b      	str	r3, [r7, #16]
 800e6e8:	230b      	movs	r3, #11
 800e6ea:	617b      	str	r3, [r7, #20]
			continue;
 800e6ec:	e022      	b.n	800e734 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800e6ee:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	da04      	bge.n	800e700 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800e6f6:	7efb      	ldrb	r3, [r7, #27]
 800e6f8:	3b80      	subs	r3, #128	; 0x80
 800e6fa:	4a1f      	ldr	r2, [pc, #124]	; (800e778 <create_name+0x120>)
 800e6fc:	5cd3      	ldrb	r3, [r2, r3]
 800e6fe:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800e700:	7efb      	ldrb	r3, [r7, #27]
 800e702:	4619      	mov	r1, r3
 800e704:	481d      	ldr	r0, [pc, #116]	; (800e77c <create_name+0x124>)
 800e706:	f7fe ff20 	bl	800d54a <chk_chr>
 800e70a:	4603      	mov	r3, r0
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d001      	beq.n	800e714 <create_name+0xbc>
 800e710:	2306      	movs	r3, #6
 800e712:	e02c      	b.n	800e76e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800e714:	7efb      	ldrb	r3, [r7, #27]
 800e716:	2b60      	cmp	r3, #96	; 0x60
 800e718:	d905      	bls.n	800e726 <create_name+0xce>
 800e71a:	7efb      	ldrb	r3, [r7, #27]
 800e71c:	2b7a      	cmp	r3, #122	; 0x7a
 800e71e:	d802      	bhi.n	800e726 <create_name+0xce>
 800e720:	7efb      	ldrb	r3, [r7, #27]
 800e722:	3b20      	subs	r3, #32
 800e724:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800e726:	693b      	ldr	r3, [r7, #16]
 800e728:	1c5a      	adds	r2, r3, #1
 800e72a:	613a      	str	r2, [r7, #16]
 800e72c:	68ba      	ldr	r2, [r7, #8]
 800e72e:	4413      	add	r3, r2
 800e730:	7efa      	ldrb	r2, [r7, #27]
 800e732:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800e734:	e7a6      	b.n	800e684 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e736:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800e738:	68fa      	ldr	r2, [r7, #12]
 800e73a:	69fb      	ldr	r3, [r7, #28]
 800e73c:	441a      	add	r2, r3
 800e73e:	683b      	ldr	r3, [r7, #0]
 800e740:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800e742:	693b      	ldr	r3, [r7, #16]
 800e744:	2b00      	cmp	r3, #0
 800e746:	d101      	bne.n	800e74c <create_name+0xf4>
 800e748:	2306      	movs	r3, #6
 800e74a:	e010      	b.n	800e76e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800e74c:	68bb      	ldr	r3, [r7, #8]
 800e74e:	781b      	ldrb	r3, [r3, #0]
 800e750:	2be5      	cmp	r3, #229	; 0xe5
 800e752:	d102      	bne.n	800e75a <create_name+0x102>
 800e754:	68bb      	ldr	r3, [r7, #8]
 800e756:	2205      	movs	r2, #5
 800e758:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800e75a:	7efb      	ldrb	r3, [r7, #27]
 800e75c:	2b20      	cmp	r3, #32
 800e75e:	d801      	bhi.n	800e764 <create_name+0x10c>
 800e760:	2204      	movs	r2, #4
 800e762:	e000      	b.n	800e766 <create_name+0x10e>
 800e764:	2200      	movs	r2, #0
 800e766:	68bb      	ldr	r3, [r7, #8]
 800e768:	330b      	adds	r3, #11
 800e76a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800e76c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800e76e:	4618      	mov	r0, r3
 800e770:	3720      	adds	r7, #32
 800e772:	46bd      	mov	sp, r7
 800e774:	bd80      	pop	{r7, pc}
 800e776:	bf00      	nop
 800e778:	08017d00 	.word	0x08017d00
 800e77c:	08017ca4 	.word	0x08017ca4

0800e780 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800e780:	b580      	push	{r7, lr}
 800e782:	b086      	sub	sp, #24
 800e784:	af00      	add	r7, sp, #0
 800e786:	6078      	str	r0, [r7, #4]
 800e788:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800e78e:	693b      	ldr	r3, [r7, #16]
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800e794:	e002      	b.n	800e79c <follow_path+0x1c>
 800e796:	683b      	ldr	r3, [r7, #0]
 800e798:	3301      	adds	r3, #1
 800e79a:	603b      	str	r3, [r7, #0]
 800e79c:	683b      	ldr	r3, [r7, #0]
 800e79e:	781b      	ldrb	r3, [r3, #0]
 800e7a0:	2b2f      	cmp	r3, #47	; 0x2f
 800e7a2:	d0f8      	beq.n	800e796 <follow_path+0x16>
 800e7a4:	683b      	ldr	r3, [r7, #0]
 800e7a6:	781b      	ldrb	r3, [r3, #0]
 800e7a8:	2b5c      	cmp	r3, #92	; 0x5c
 800e7aa:	d0f4      	beq.n	800e796 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800e7ac:	693b      	ldr	r3, [r7, #16]
 800e7ae:	2200      	movs	r2, #0
 800e7b0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800e7b2:	683b      	ldr	r3, [r7, #0]
 800e7b4:	781b      	ldrb	r3, [r3, #0]
 800e7b6:	2b1f      	cmp	r3, #31
 800e7b8:	d80a      	bhi.n	800e7d0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	2280      	movs	r2, #128	; 0x80
 800e7be:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800e7c2:	2100      	movs	r1, #0
 800e7c4:	6878      	ldr	r0, [r7, #4]
 800e7c6:	f7ff fc3d 	bl	800e044 <dir_sdi>
 800e7ca:	4603      	mov	r3, r0
 800e7cc:	75fb      	strb	r3, [r7, #23]
 800e7ce:	e043      	b.n	800e858 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e7d0:	463b      	mov	r3, r7
 800e7d2:	4619      	mov	r1, r3
 800e7d4:	6878      	ldr	r0, [r7, #4]
 800e7d6:	f7ff ff3f 	bl	800e658 <create_name>
 800e7da:	4603      	mov	r3, r0
 800e7dc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e7de:	7dfb      	ldrb	r3, [r7, #23]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d134      	bne.n	800e84e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800e7e4:	6878      	ldr	r0, [r7, #4]
 800e7e6:	f7ff fe50 	bl	800e48a <dir_find>
 800e7ea:	4603      	mov	r3, r0
 800e7ec:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e7f4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800e7f6:	7dfb      	ldrb	r3, [r7, #23]
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d00a      	beq.n	800e812 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800e7fc:	7dfb      	ldrb	r3, [r7, #23]
 800e7fe:	2b04      	cmp	r3, #4
 800e800:	d127      	bne.n	800e852 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800e802:	7afb      	ldrb	r3, [r7, #11]
 800e804:	f003 0304 	and.w	r3, r3, #4
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d122      	bne.n	800e852 <follow_path+0xd2>
 800e80c:	2305      	movs	r3, #5
 800e80e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800e810:	e01f      	b.n	800e852 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e812:	7afb      	ldrb	r3, [r7, #11]
 800e814:	f003 0304 	and.w	r3, r3, #4
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d11c      	bne.n	800e856 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800e81c:	693b      	ldr	r3, [r7, #16]
 800e81e:	799b      	ldrb	r3, [r3, #6]
 800e820:	f003 0310 	and.w	r3, r3, #16
 800e824:	2b00      	cmp	r3, #0
 800e826:	d102      	bne.n	800e82e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800e828:	2305      	movs	r3, #5
 800e82a:	75fb      	strb	r3, [r7, #23]
 800e82c:	e014      	b.n	800e858 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	695b      	ldr	r3, [r3, #20]
 800e838:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e83c:	4413      	add	r3, r2
 800e83e:	4619      	mov	r1, r3
 800e840:	68f8      	ldr	r0, [r7, #12]
 800e842:	f7ff fd86 	bl	800e352 <ld_clust>
 800e846:	4602      	mov	r2, r0
 800e848:	693b      	ldr	r3, [r7, #16]
 800e84a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e84c:	e7c0      	b.n	800e7d0 <follow_path+0x50>
			if (res != FR_OK) break;
 800e84e:	bf00      	nop
 800e850:	e002      	b.n	800e858 <follow_path+0xd8>
				break;
 800e852:	bf00      	nop
 800e854:	e000      	b.n	800e858 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e856:	bf00      	nop
			}
		}
	}

	return res;
 800e858:	7dfb      	ldrb	r3, [r7, #23]
}
 800e85a:	4618      	mov	r0, r3
 800e85c:	3718      	adds	r7, #24
 800e85e:	46bd      	mov	sp, r7
 800e860:	bd80      	pop	{r7, pc}

0800e862 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800e862:	b480      	push	{r7}
 800e864:	b087      	sub	sp, #28
 800e866:	af00      	add	r7, sp, #0
 800e868:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800e86a:	f04f 33ff 	mov.w	r3, #4294967295
 800e86e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	2b00      	cmp	r3, #0
 800e876:	d031      	beq.n	800e8dc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	617b      	str	r3, [r7, #20]
 800e87e:	e002      	b.n	800e886 <get_ldnumber+0x24>
 800e880:	697b      	ldr	r3, [r7, #20]
 800e882:	3301      	adds	r3, #1
 800e884:	617b      	str	r3, [r7, #20]
 800e886:	697b      	ldr	r3, [r7, #20]
 800e888:	781b      	ldrb	r3, [r3, #0]
 800e88a:	2b20      	cmp	r3, #32
 800e88c:	d903      	bls.n	800e896 <get_ldnumber+0x34>
 800e88e:	697b      	ldr	r3, [r7, #20]
 800e890:	781b      	ldrb	r3, [r3, #0]
 800e892:	2b3a      	cmp	r3, #58	; 0x3a
 800e894:	d1f4      	bne.n	800e880 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800e896:	697b      	ldr	r3, [r7, #20]
 800e898:	781b      	ldrb	r3, [r3, #0]
 800e89a:	2b3a      	cmp	r3, #58	; 0x3a
 800e89c:	d11c      	bne.n	800e8d8 <get_ldnumber+0x76>
			tp = *path;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	1c5a      	adds	r2, r3, #1
 800e8a8:	60fa      	str	r2, [r7, #12]
 800e8aa:	781b      	ldrb	r3, [r3, #0]
 800e8ac:	3b30      	subs	r3, #48	; 0x30
 800e8ae:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800e8b0:	68bb      	ldr	r3, [r7, #8]
 800e8b2:	2b09      	cmp	r3, #9
 800e8b4:	d80e      	bhi.n	800e8d4 <get_ldnumber+0x72>
 800e8b6:	68fa      	ldr	r2, [r7, #12]
 800e8b8:	697b      	ldr	r3, [r7, #20]
 800e8ba:	429a      	cmp	r2, r3
 800e8bc:	d10a      	bne.n	800e8d4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e8be:	68bb      	ldr	r3, [r7, #8]
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d107      	bne.n	800e8d4 <get_ldnumber+0x72>
					vol = (int)i;
 800e8c4:	68bb      	ldr	r3, [r7, #8]
 800e8c6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800e8c8:	697b      	ldr	r3, [r7, #20]
 800e8ca:	3301      	adds	r3, #1
 800e8cc:	617b      	str	r3, [r7, #20]
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	697a      	ldr	r2, [r7, #20]
 800e8d2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800e8d4:	693b      	ldr	r3, [r7, #16]
 800e8d6:	e002      	b.n	800e8de <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800e8d8:	2300      	movs	r3, #0
 800e8da:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800e8dc:	693b      	ldr	r3, [r7, #16]
}
 800e8de:	4618      	mov	r0, r3
 800e8e0:	371c      	adds	r7, #28
 800e8e2:	46bd      	mov	sp, r7
 800e8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e8:	4770      	bx	lr
	...

0800e8ec <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800e8ec:	b580      	push	{r7, lr}
 800e8ee:	b082      	sub	sp, #8
 800e8f0:	af00      	add	r7, sp, #0
 800e8f2:	6078      	str	r0, [r7, #4]
 800e8f4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	2200      	movs	r2, #0
 800e8fa:	70da      	strb	r2, [r3, #3]
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	f04f 32ff 	mov.w	r2, #4294967295
 800e902:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800e904:	6839      	ldr	r1, [r7, #0]
 800e906:	6878      	ldr	r0, [r7, #4]
 800e908:	f7ff f81c 	bl	800d944 <move_window>
 800e90c:	4603      	mov	r3, r0
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d001      	beq.n	800e916 <check_fs+0x2a>
 800e912:	2304      	movs	r3, #4
 800e914:	e038      	b.n	800e988 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	3334      	adds	r3, #52	; 0x34
 800e91a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e91e:	4618      	mov	r0, r3
 800e920:	f7fe fd2e 	bl	800d380 <ld_word>
 800e924:	4603      	mov	r3, r0
 800e926:	461a      	mov	r2, r3
 800e928:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800e92c:	429a      	cmp	r2, r3
 800e92e:	d001      	beq.n	800e934 <check_fs+0x48>
 800e930:	2303      	movs	r3, #3
 800e932:	e029      	b.n	800e988 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e93a:	2be9      	cmp	r3, #233	; 0xe9
 800e93c:	d009      	beq.n	800e952 <check_fs+0x66>
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e944:	2beb      	cmp	r3, #235	; 0xeb
 800e946:	d11e      	bne.n	800e986 <check_fs+0x9a>
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800e94e:	2b90      	cmp	r3, #144	; 0x90
 800e950:	d119      	bne.n	800e986 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	3334      	adds	r3, #52	; 0x34
 800e956:	3336      	adds	r3, #54	; 0x36
 800e958:	4618      	mov	r0, r3
 800e95a:	f7fe fd29 	bl	800d3b0 <ld_dword>
 800e95e:	4603      	mov	r3, r0
 800e960:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800e964:	4a0a      	ldr	r2, [pc, #40]	; (800e990 <check_fs+0xa4>)
 800e966:	4293      	cmp	r3, r2
 800e968:	d101      	bne.n	800e96e <check_fs+0x82>
 800e96a:	2300      	movs	r3, #0
 800e96c:	e00c      	b.n	800e988 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	3334      	adds	r3, #52	; 0x34
 800e972:	3352      	adds	r3, #82	; 0x52
 800e974:	4618      	mov	r0, r3
 800e976:	f7fe fd1b 	bl	800d3b0 <ld_dword>
 800e97a:	4603      	mov	r3, r0
 800e97c:	4a05      	ldr	r2, [pc, #20]	; (800e994 <check_fs+0xa8>)
 800e97e:	4293      	cmp	r3, r2
 800e980:	d101      	bne.n	800e986 <check_fs+0x9a>
 800e982:	2300      	movs	r3, #0
 800e984:	e000      	b.n	800e988 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800e986:	2302      	movs	r3, #2
}
 800e988:	4618      	mov	r0, r3
 800e98a:	3708      	adds	r7, #8
 800e98c:	46bd      	mov	sp, r7
 800e98e:	bd80      	pop	{r7, pc}
 800e990:	00544146 	.word	0x00544146
 800e994:	33544146 	.word	0x33544146

0800e998 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800e998:	b580      	push	{r7, lr}
 800e99a:	b096      	sub	sp, #88	; 0x58
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	60f8      	str	r0, [r7, #12]
 800e9a0:	60b9      	str	r1, [r7, #8]
 800e9a2:	4613      	mov	r3, r2
 800e9a4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800e9a6:	68bb      	ldr	r3, [r7, #8]
 800e9a8:	2200      	movs	r2, #0
 800e9aa:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800e9ac:	68f8      	ldr	r0, [r7, #12]
 800e9ae:	f7ff ff58 	bl	800e862 <get_ldnumber>
 800e9b2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e9b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	da01      	bge.n	800e9be <find_volume+0x26>
 800e9ba:	230b      	movs	r3, #11
 800e9bc:	e236      	b.n	800ee2c <find_volume+0x494>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e9be:	4aac      	ldr	r2, [pc, #688]	; (800ec70 <find_volume+0x2d8>)
 800e9c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e9c6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e9c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d101      	bne.n	800e9d2 <find_volume+0x3a>
 800e9ce:	230c      	movs	r3, #12
 800e9d0:	e22c      	b.n	800ee2c <find_volume+0x494>

	ENTER_FF(fs);						/* Lock the volume */
 800e9d2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e9d4:	f7fe fdd4 	bl	800d580 <lock_fs>
 800e9d8:	4603      	mov	r3, r0
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d101      	bne.n	800e9e2 <find_volume+0x4a>
 800e9de:	230f      	movs	r3, #15
 800e9e0:	e224      	b.n	800ee2c <find_volume+0x494>
	*rfs = fs;							/* Return pointer to the file system object */
 800e9e2:	68bb      	ldr	r3, [r7, #8]
 800e9e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e9e6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e9e8:	79fb      	ldrb	r3, [r7, #7]
 800e9ea:	f023 0301 	bic.w	r3, r3, #1
 800e9ee:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e9f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9f2:	781b      	ldrb	r3, [r3, #0]
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d01a      	beq.n	800ea2e <find_volume+0x96>
		stat = disk_status(fs->drv);
 800e9f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9fa:	785b      	ldrb	r3, [r3, #1]
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	f7fe fc21 	bl	800d244 <disk_status>
 800ea02:	4603      	mov	r3, r0
 800ea04:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800ea08:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ea0c:	f003 0301 	and.w	r3, r3, #1
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d10c      	bne.n	800ea2e <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800ea14:	79fb      	ldrb	r3, [r7, #7]
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d007      	beq.n	800ea2a <find_volume+0x92>
 800ea1a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ea1e:	f003 0304 	and.w	r3, r3, #4
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d001      	beq.n	800ea2a <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800ea26:	230a      	movs	r3, #10
 800ea28:	e200      	b.n	800ee2c <find_volume+0x494>
			}
			return FR_OK;				/* The file system object is valid */
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	e1fe      	b.n	800ee2c <find_volume+0x494>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800ea2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea30:	2200      	movs	r2, #0
 800ea32:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800ea34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea36:	b2da      	uxtb	r2, r3
 800ea38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea3a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800ea3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea3e:	785b      	ldrb	r3, [r3, #1]
 800ea40:	4618      	mov	r0, r3
 800ea42:	f7fe fc19 	bl	800d278 <disk_initialize>
 800ea46:	4603      	mov	r3, r0
 800ea48:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800ea4c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ea50:	f003 0301 	and.w	r3, r3, #1
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d001      	beq.n	800ea5c <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800ea58:	2303      	movs	r3, #3
 800ea5a:	e1e7      	b.n	800ee2c <find_volume+0x494>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800ea5c:	79fb      	ldrb	r3, [r7, #7]
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d007      	beq.n	800ea72 <find_volume+0xda>
 800ea62:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ea66:	f003 0304 	and.w	r3, r3, #4
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d001      	beq.n	800ea72 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800ea6e:	230a      	movs	r3, #10
 800ea70:	e1dc      	b.n	800ee2c <find_volume+0x494>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800ea72:	2300      	movs	r3, #0
 800ea74:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800ea76:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ea78:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ea7a:	f7ff ff37 	bl	800e8ec <check_fs>
 800ea7e:	4603      	mov	r3, r0
 800ea80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800ea84:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ea88:	2b02      	cmp	r3, #2
 800ea8a:	d14b      	bne.n	800eb24 <find_volume+0x18c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ea8c:	2300      	movs	r3, #0
 800ea8e:	643b      	str	r3, [r7, #64]	; 0x40
 800ea90:	e01f      	b.n	800ead2 <find_volume+0x13a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800ea92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea94:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800ea98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ea9a:	011b      	lsls	r3, r3, #4
 800ea9c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800eaa0:	4413      	add	r3, r2
 800eaa2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800eaa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaa6:	3304      	adds	r3, #4
 800eaa8:	781b      	ldrb	r3, [r3, #0]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d006      	beq.n	800eabc <find_volume+0x124>
 800eaae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eab0:	3308      	adds	r3, #8
 800eab2:	4618      	mov	r0, r3
 800eab4:	f7fe fc7c 	bl	800d3b0 <ld_dword>
 800eab8:	4602      	mov	r2, r0
 800eaba:	e000      	b.n	800eabe <find_volume+0x126>
 800eabc:	2200      	movs	r2, #0
 800eabe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eac0:	009b      	lsls	r3, r3, #2
 800eac2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800eac6:	440b      	add	r3, r1
 800eac8:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800eacc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eace:	3301      	adds	r3, #1
 800ead0:	643b      	str	r3, [r7, #64]	; 0x40
 800ead2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ead4:	2b03      	cmp	r3, #3
 800ead6:	d9dc      	bls.n	800ea92 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800ead8:	2300      	movs	r3, #0
 800eada:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800eadc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d002      	beq.n	800eae8 <find_volume+0x150>
 800eae2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eae4:	3b01      	subs	r3, #1
 800eae6:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800eae8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eaea:	009b      	lsls	r3, r3, #2
 800eaec:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800eaf0:	4413      	add	r3, r2
 800eaf2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800eaf6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800eaf8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d005      	beq.n	800eb0a <find_volume+0x172>
 800eafe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800eb00:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800eb02:	f7ff fef3 	bl	800e8ec <check_fs>
 800eb06:	4603      	mov	r3, r0
 800eb08:	e000      	b.n	800eb0c <find_volume+0x174>
 800eb0a:	2303      	movs	r3, #3
 800eb0c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800eb10:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800eb14:	2b01      	cmp	r3, #1
 800eb16:	d905      	bls.n	800eb24 <find_volume+0x18c>
 800eb18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eb1a:	3301      	adds	r3, #1
 800eb1c:	643b      	str	r3, [r7, #64]	; 0x40
 800eb1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eb20:	2b03      	cmp	r3, #3
 800eb22:	d9e1      	bls.n	800eae8 <find_volume+0x150>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800eb24:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800eb28:	2b04      	cmp	r3, #4
 800eb2a:	d101      	bne.n	800eb30 <find_volume+0x198>
 800eb2c:	2301      	movs	r3, #1
 800eb2e:	e17d      	b.n	800ee2c <find_volume+0x494>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800eb30:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800eb34:	2b01      	cmp	r3, #1
 800eb36:	d901      	bls.n	800eb3c <find_volume+0x1a4>
 800eb38:	230d      	movs	r3, #13
 800eb3a:	e177      	b.n	800ee2c <find_volume+0x494>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800eb3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb3e:	3334      	adds	r3, #52	; 0x34
 800eb40:	330b      	adds	r3, #11
 800eb42:	4618      	mov	r0, r3
 800eb44:	f7fe fc1c 	bl	800d380 <ld_word>
 800eb48:	4603      	mov	r3, r0
 800eb4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800eb4e:	d001      	beq.n	800eb54 <find_volume+0x1bc>
 800eb50:	230d      	movs	r3, #13
 800eb52:	e16b      	b.n	800ee2c <find_volume+0x494>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800eb54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb56:	3334      	adds	r3, #52	; 0x34
 800eb58:	3316      	adds	r3, #22
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	f7fe fc10 	bl	800d380 <ld_word>
 800eb60:	4603      	mov	r3, r0
 800eb62:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800eb64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d106      	bne.n	800eb78 <find_volume+0x1e0>
 800eb6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb6c:	3334      	adds	r3, #52	; 0x34
 800eb6e:	3324      	adds	r3, #36	; 0x24
 800eb70:	4618      	mov	r0, r3
 800eb72:	f7fe fc1d 	bl	800d3b0 <ld_dword>
 800eb76:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800eb78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb7a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800eb7c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800eb7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb80:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800eb84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb86:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800eb88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb8a:	789b      	ldrb	r3, [r3, #2]
 800eb8c:	2b01      	cmp	r3, #1
 800eb8e:	d005      	beq.n	800eb9c <find_volume+0x204>
 800eb90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb92:	789b      	ldrb	r3, [r3, #2]
 800eb94:	2b02      	cmp	r3, #2
 800eb96:	d001      	beq.n	800eb9c <find_volume+0x204>
 800eb98:	230d      	movs	r3, #13
 800eb9a:	e147      	b.n	800ee2c <find_volume+0x494>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800eb9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb9e:	789b      	ldrb	r3, [r3, #2]
 800eba0:	461a      	mov	r2, r3
 800eba2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eba4:	fb02 f303 	mul.w	r3, r2, r3
 800eba8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800ebaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ebb0:	b29a      	uxth	r2, r3
 800ebb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebb4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800ebb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebb8:	895b      	ldrh	r3, [r3, #10]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d008      	beq.n	800ebd0 <find_volume+0x238>
 800ebbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebc0:	895b      	ldrh	r3, [r3, #10]
 800ebc2:	461a      	mov	r2, r3
 800ebc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebc6:	895b      	ldrh	r3, [r3, #10]
 800ebc8:	3b01      	subs	r3, #1
 800ebca:	4013      	ands	r3, r2
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d001      	beq.n	800ebd4 <find_volume+0x23c>
 800ebd0:	230d      	movs	r3, #13
 800ebd2:	e12b      	b.n	800ee2c <find_volume+0x494>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800ebd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebd6:	3334      	adds	r3, #52	; 0x34
 800ebd8:	3311      	adds	r3, #17
 800ebda:	4618      	mov	r0, r3
 800ebdc:	f7fe fbd0 	bl	800d380 <ld_word>
 800ebe0:	4603      	mov	r3, r0
 800ebe2:	461a      	mov	r2, r3
 800ebe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebe6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800ebe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebea:	891b      	ldrh	r3, [r3, #8]
 800ebec:	f003 030f 	and.w	r3, r3, #15
 800ebf0:	b29b      	uxth	r3, r3
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d001      	beq.n	800ebfa <find_volume+0x262>
 800ebf6:	230d      	movs	r3, #13
 800ebf8:	e118      	b.n	800ee2c <find_volume+0x494>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800ebfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebfc:	3334      	adds	r3, #52	; 0x34
 800ebfe:	3313      	adds	r3, #19
 800ec00:	4618      	mov	r0, r3
 800ec02:	f7fe fbbd 	bl	800d380 <ld_word>
 800ec06:	4603      	mov	r3, r0
 800ec08:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800ec0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d106      	bne.n	800ec1e <find_volume+0x286>
 800ec10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec12:	3334      	adds	r3, #52	; 0x34
 800ec14:	3320      	adds	r3, #32
 800ec16:	4618      	mov	r0, r3
 800ec18:	f7fe fbca 	bl	800d3b0 <ld_dword>
 800ec1c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800ec1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec20:	3334      	adds	r3, #52	; 0x34
 800ec22:	330e      	adds	r3, #14
 800ec24:	4618      	mov	r0, r3
 800ec26:	f7fe fbab 	bl	800d380 <ld_word>
 800ec2a:	4603      	mov	r3, r0
 800ec2c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800ec2e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d101      	bne.n	800ec38 <find_volume+0x2a0>
 800ec34:	230d      	movs	r3, #13
 800ec36:	e0f9      	b.n	800ee2c <find_volume+0x494>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800ec38:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ec3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ec3c:	4413      	add	r3, r2
 800ec3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ec40:	8912      	ldrh	r2, [r2, #8]
 800ec42:	0912      	lsrs	r2, r2, #4
 800ec44:	b292      	uxth	r2, r2
 800ec46:	4413      	add	r3, r2
 800ec48:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800ec4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ec4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec4e:	429a      	cmp	r2, r3
 800ec50:	d201      	bcs.n	800ec56 <find_volume+0x2be>
 800ec52:	230d      	movs	r3, #13
 800ec54:	e0ea      	b.n	800ee2c <find_volume+0x494>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800ec56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ec58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec5a:	1ad3      	subs	r3, r2, r3
 800ec5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ec5e:	8952      	ldrh	r2, [r2, #10]
 800ec60:	fbb3 f3f2 	udiv	r3, r3, r2
 800ec64:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800ec66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d103      	bne.n	800ec74 <find_volume+0x2dc>
 800ec6c:	230d      	movs	r3, #13
 800ec6e:	e0dd      	b.n	800ee2c <find_volume+0x494>
 800ec70:	20000404 	.word	0x20000404
		fmt = FS_FAT32;
 800ec74:	2303      	movs	r3, #3
 800ec76:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800ec7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec7c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800ec80:	4293      	cmp	r3, r2
 800ec82:	d802      	bhi.n	800ec8a <find_volume+0x2f2>
 800ec84:	2302      	movs	r3, #2
 800ec86:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800ec8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec8c:	f640 72f5 	movw	r2, #4085	; 0xff5
 800ec90:	4293      	cmp	r3, r2
 800ec92:	d802      	bhi.n	800ec9a <find_volume+0x302>
 800ec94:	2301      	movs	r3, #1
 800ec96:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800ec9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec9c:	1c9a      	adds	r2, r3, #2
 800ec9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eca0:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800eca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eca4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800eca6:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800eca8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ecaa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ecac:	441a      	add	r2, r3
 800ecae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecb0:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800ecb2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ecb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecb6:	441a      	add	r2, r3
 800ecb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecba:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800ecbc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ecc0:	2b03      	cmp	r3, #3
 800ecc2:	d11e      	bne.n	800ed02 <find_volume+0x36a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800ecc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecc6:	3334      	adds	r3, #52	; 0x34
 800ecc8:	332a      	adds	r3, #42	; 0x2a
 800ecca:	4618      	mov	r0, r3
 800eccc:	f7fe fb58 	bl	800d380 <ld_word>
 800ecd0:	4603      	mov	r3, r0
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d001      	beq.n	800ecda <find_volume+0x342>
 800ecd6:	230d      	movs	r3, #13
 800ecd8:	e0a8      	b.n	800ee2c <find_volume+0x494>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ecda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecdc:	891b      	ldrh	r3, [r3, #8]
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d001      	beq.n	800ece6 <find_volume+0x34e>
 800ece2:	230d      	movs	r3, #13
 800ece4:	e0a2      	b.n	800ee2c <find_volume+0x494>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800ece6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ece8:	3334      	adds	r3, #52	; 0x34
 800ecea:	332c      	adds	r3, #44	; 0x2c
 800ecec:	4618      	mov	r0, r3
 800ecee:	f7fe fb5f 	bl	800d3b0 <ld_dword>
 800ecf2:	4602      	mov	r2, r0
 800ecf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecf6:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800ecf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecfa:	699b      	ldr	r3, [r3, #24]
 800ecfc:	009b      	lsls	r3, r3, #2
 800ecfe:	647b      	str	r3, [r7, #68]	; 0x44
 800ed00:	e01f      	b.n	800ed42 <find_volume+0x3aa>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800ed02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed04:	891b      	ldrh	r3, [r3, #8]
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d101      	bne.n	800ed0e <find_volume+0x376>
 800ed0a:	230d      	movs	r3, #13
 800ed0c:	e08e      	b.n	800ee2c <find_volume+0x494>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800ed0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ed12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ed14:	441a      	add	r2, r3
 800ed16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed18:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ed1a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ed1e:	2b02      	cmp	r3, #2
 800ed20:	d103      	bne.n	800ed2a <find_volume+0x392>
 800ed22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed24:	699b      	ldr	r3, [r3, #24]
 800ed26:	005b      	lsls	r3, r3, #1
 800ed28:	e00a      	b.n	800ed40 <find_volume+0x3a8>
 800ed2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed2c:	699a      	ldr	r2, [r3, #24]
 800ed2e:	4613      	mov	r3, r2
 800ed30:	005b      	lsls	r3, r3, #1
 800ed32:	4413      	add	r3, r2
 800ed34:	085a      	lsrs	r2, r3, #1
 800ed36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed38:	699b      	ldr	r3, [r3, #24]
 800ed3a:	f003 0301 	and.w	r3, r3, #1
 800ed3e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800ed40:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800ed42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed44:	69da      	ldr	r2, [r3, #28]
 800ed46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed48:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800ed4c:	0a5b      	lsrs	r3, r3, #9
 800ed4e:	429a      	cmp	r2, r3
 800ed50:	d201      	bcs.n	800ed56 <find_volume+0x3be>
 800ed52:	230d      	movs	r3, #13
 800ed54:	e06a      	b.n	800ee2c <find_volume+0x494>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800ed56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed58:	f04f 32ff 	mov.w	r2, #4294967295
 800ed5c:	615a      	str	r2, [r3, #20]
 800ed5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed60:	695a      	ldr	r2, [r3, #20]
 800ed62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed64:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800ed66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed68:	2280      	movs	r2, #128	; 0x80
 800ed6a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800ed6c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ed70:	2b03      	cmp	r3, #3
 800ed72:	d149      	bne.n	800ee08 <find_volume+0x470>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800ed74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed76:	3334      	adds	r3, #52	; 0x34
 800ed78:	3330      	adds	r3, #48	; 0x30
 800ed7a:	4618      	mov	r0, r3
 800ed7c:	f7fe fb00 	bl	800d380 <ld_word>
 800ed80:	4603      	mov	r3, r0
 800ed82:	2b01      	cmp	r3, #1
 800ed84:	d140      	bne.n	800ee08 <find_volume+0x470>
			&& move_window(fs, bsect + 1) == FR_OK)
 800ed86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ed88:	3301      	adds	r3, #1
 800ed8a:	4619      	mov	r1, r3
 800ed8c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ed8e:	f7fe fdd9 	bl	800d944 <move_window>
 800ed92:	4603      	mov	r3, r0
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d137      	bne.n	800ee08 <find_volume+0x470>
		{
			fs->fsi_flag = 0;
 800ed98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800ed9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eda0:	3334      	adds	r3, #52	; 0x34
 800eda2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800eda6:	4618      	mov	r0, r3
 800eda8:	f7fe faea 	bl	800d380 <ld_word>
 800edac:	4603      	mov	r3, r0
 800edae:	461a      	mov	r2, r3
 800edb0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800edb4:	429a      	cmp	r2, r3
 800edb6:	d127      	bne.n	800ee08 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800edb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800edba:	3334      	adds	r3, #52	; 0x34
 800edbc:	4618      	mov	r0, r3
 800edbe:	f7fe faf7 	bl	800d3b0 <ld_dword>
 800edc2:	4603      	mov	r3, r0
 800edc4:	4a1b      	ldr	r2, [pc, #108]	; (800ee34 <find_volume+0x49c>)
 800edc6:	4293      	cmp	r3, r2
 800edc8:	d11e      	bne.n	800ee08 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800edca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800edcc:	3334      	adds	r3, #52	; 0x34
 800edce:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800edd2:	4618      	mov	r0, r3
 800edd4:	f7fe faec 	bl	800d3b0 <ld_dword>
 800edd8:	4603      	mov	r3, r0
 800edda:	4a17      	ldr	r2, [pc, #92]	; (800ee38 <find_volume+0x4a0>)
 800eddc:	4293      	cmp	r3, r2
 800edde:	d113      	bne.n	800ee08 <find_volume+0x470>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800ede0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ede2:	3334      	adds	r3, #52	; 0x34
 800ede4:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800ede8:	4618      	mov	r0, r3
 800edea:	f7fe fae1 	bl	800d3b0 <ld_dword>
 800edee:	4602      	mov	r2, r0
 800edf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800edf2:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800edf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800edf6:	3334      	adds	r3, #52	; 0x34
 800edf8:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800edfc:	4618      	mov	r0, r3
 800edfe:	f7fe fad7 	bl	800d3b0 <ld_dword>
 800ee02:	4602      	mov	r2, r0
 800ee04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee06:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ee08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee0a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800ee0e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ee10:	4b0a      	ldr	r3, [pc, #40]	; (800ee3c <find_volume+0x4a4>)
 800ee12:	881b      	ldrh	r3, [r3, #0]
 800ee14:	3301      	adds	r3, #1
 800ee16:	b29a      	uxth	r2, r3
 800ee18:	4b08      	ldr	r3, [pc, #32]	; (800ee3c <find_volume+0x4a4>)
 800ee1a:	801a      	strh	r2, [r3, #0]
 800ee1c:	4b07      	ldr	r3, [pc, #28]	; (800ee3c <find_volume+0x4a4>)
 800ee1e:	881a      	ldrh	r2, [r3, #0]
 800ee20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee22:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ee24:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ee26:	f7fe fd25 	bl	800d874 <clear_lock>
#endif
	return FR_OK;
 800ee2a:	2300      	movs	r3, #0
}
 800ee2c:	4618      	mov	r0, r3
 800ee2e:	3758      	adds	r7, #88	; 0x58
 800ee30:	46bd      	mov	sp, r7
 800ee32:	bd80      	pop	{r7, pc}
 800ee34:	41615252 	.word	0x41615252
 800ee38:	61417272 	.word	0x61417272
 800ee3c:	20000408 	.word	0x20000408

0800ee40 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ee40:	b580      	push	{r7, lr}
 800ee42:	b084      	sub	sp, #16
 800ee44:	af00      	add	r7, sp, #0
 800ee46:	6078      	str	r0, [r7, #4]
 800ee48:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800ee4a:	2309      	movs	r3, #9
 800ee4c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d02e      	beq.n	800eeb2 <validate+0x72>
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d02a      	beq.n	800eeb2 <validate+0x72>
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	781b      	ldrb	r3, [r3, #0]
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d025      	beq.n	800eeb2 <validate+0x72>
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	889a      	ldrh	r2, [r3, #4]
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	88db      	ldrh	r3, [r3, #6]
 800ee70:	429a      	cmp	r2, r3
 800ee72:	d11e      	bne.n	800eeb2 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	4618      	mov	r0, r3
 800ee7a:	f7fe fb81 	bl	800d580 <lock_fs>
 800ee7e:	4603      	mov	r3, r0
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d014      	beq.n	800eeae <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	785b      	ldrb	r3, [r3, #1]
 800ee8a:	4618      	mov	r0, r3
 800ee8c:	f7fe f9da 	bl	800d244 <disk_status>
 800ee90:	4603      	mov	r3, r0
 800ee92:	f003 0301 	and.w	r3, r3, #1
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d102      	bne.n	800eea0 <validate+0x60>
				res = FR_OK;
 800ee9a:	2300      	movs	r3, #0
 800ee9c:	73fb      	strb	r3, [r7, #15]
 800ee9e:	e008      	b.n	800eeb2 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	2100      	movs	r1, #0
 800eea6:	4618      	mov	r0, r3
 800eea8:	f7fe fb80 	bl	800d5ac <unlock_fs>
 800eeac:	e001      	b.n	800eeb2 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800eeae:	230f      	movs	r3, #15
 800eeb0:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800eeb2:	7bfb      	ldrb	r3, [r7, #15]
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	d102      	bne.n	800eebe <validate+0x7e>
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	e000      	b.n	800eec0 <validate+0x80>
 800eebe:	2300      	movs	r3, #0
 800eec0:	683a      	ldr	r2, [r7, #0]
 800eec2:	6013      	str	r3, [r2, #0]
	return res;
 800eec4:	7bfb      	ldrb	r3, [r7, #15]
}
 800eec6:	4618      	mov	r0, r3
 800eec8:	3710      	adds	r7, #16
 800eeca:	46bd      	mov	sp, r7
 800eecc:	bd80      	pop	{r7, pc}
	...

0800eed0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800eed0:	b580      	push	{r7, lr}
 800eed2:	b088      	sub	sp, #32
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	60f8      	str	r0, [r7, #12]
 800eed8:	60b9      	str	r1, [r7, #8]
 800eeda:	4613      	mov	r3, r2
 800eedc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800eede:	68bb      	ldr	r3, [r7, #8]
 800eee0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800eee2:	f107 0310 	add.w	r3, r7, #16
 800eee6:	4618      	mov	r0, r3
 800eee8:	f7ff fcbb 	bl	800e862 <get_ldnumber>
 800eeec:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800eeee:	69fb      	ldr	r3, [r7, #28]
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	da01      	bge.n	800eef8 <f_mount+0x28>
 800eef4:	230b      	movs	r3, #11
 800eef6:	e048      	b.n	800ef8a <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800eef8:	4a26      	ldr	r2, [pc, #152]	; (800ef94 <f_mount+0xc4>)
 800eefa:	69fb      	ldr	r3, [r7, #28]
 800eefc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ef00:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800ef02:	69bb      	ldr	r3, [r7, #24]
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d00f      	beq.n	800ef28 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800ef08:	69b8      	ldr	r0, [r7, #24]
 800ef0a:	f7fe fcb3 	bl	800d874 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800ef0e:	69bb      	ldr	r3, [r7, #24]
 800ef10:	68db      	ldr	r3, [r3, #12]
 800ef12:	4618      	mov	r0, r3
 800ef14:	f001 f812 	bl	800ff3c <ff_del_syncobj>
 800ef18:	4603      	mov	r3, r0
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d101      	bne.n	800ef22 <f_mount+0x52>
 800ef1e:	2302      	movs	r3, #2
 800ef20:	e033      	b.n	800ef8a <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800ef22:	69bb      	ldr	r3, [r7, #24]
 800ef24:	2200      	movs	r2, #0
 800ef26:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d00f      	beq.n	800ef4e <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	2200      	movs	r2, #0
 800ef32:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800ef34:	69fb      	ldr	r3, [r7, #28]
 800ef36:	b2da      	uxtb	r2, r3
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	330c      	adds	r3, #12
 800ef3c:	4619      	mov	r1, r3
 800ef3e:	4610      	mov	r0, r2
 800ef40:	f000 ffe1 	bl	800ff06 <ff_cre_syncobj>
 800ef44:	4603      	mov	r3, r0
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d101      	bne.n	800ef4e <f_mount+0x7e>
 800ef4a:	2302      	movs	r3, #2
 800ef4c:	e01d      	b.n	800ef8a <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800ef4e:	68fa      	ldr	r2, [r7, #12]
 800ef50:	4910      	ldr	r1, [pc, #64]	; (800ef94 <f_mount+0xc4>)
 800ef52:	69fb      	ldr	r3, [r7, #28]
 800ef54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d002      	beq.n	800ef64 <f_mount+0x94>
 800ef5e:	79fb      	ldrb	r3, [r7, #7]
 800ef60:	2b01      	cmp	r3, #1
 800ef62:	d001      	beq.n	800ef68 <f_mount+0x98>
 800ef64:	2300      	movs	r3, #0
 800ef66:	e010      	b.n	800ef8a <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ef68:	f107 010c 	add.w	r1, r7, #12
 800ef6c:	f107 0308 	add.w	r3, r7, #8
 800ef70:	2200      	movs	r2, #0
 800ef72:	4618      	mov	r0, r3
 800ef74:	f7ff fd10 	bl	800e998 <find_volume>
 800ef78:	4603      	mov	r3, r0
 800ef7a:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	7dfa      	ldrb	r2, [r7, #23]
 800ef80:	4611      	mov	r1, r2
 800ef82:	4618      	mov	r0, r3
 800ef84:	f7fe fb12 	bl	800d5ac <unlock_fs>
 800ef88:	7dfb      	ldrb	r3, [r7, #23]
}
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	3720      	adds	r7, #32
 800ef8e:	46bd      	mov	sp, r7
 800ef90:	bd80      	pop	{r7, pc}
 800ef92:	bf00      	nop
 800ef94:	20000404 	.word	0x20000404

0800ef98 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b098      	sub	sp, #96	; 0x60
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	60f8      	str	r0, [r7, #12]
 800efa0:	60b9      	str	r1, [r7, #8]
 800efa2:	4613      	mov	r3, r2
 800efa4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d101      	bne.n	800efb0 <f_open+0x18>
 800efac:	2309      	movs	r3, #9
 800efae:	e1b4      	b.n	800f31a <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800efb0:	79fb      	ldrb	r3, [r7, #7]
 800efb2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800efb6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800efb8:	79fa      	ldrb	r2, [r7, #7]
 800efba:	f107 0110 	add.w	r1, r7, #16
 800efbe:	f107 0308 	add.w	r3, r7, #8
 800efc2:	4618      	mov	r0, r3
 800efc4:	f7ff fce8 	bl	800e998 <find_volume>
 800efc8:	4603      	mov	r3, r0
 800efca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800efce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	f040 8191 	bne.w	800f2fa <f_open+0x362>
		dj.obj.fs = fs;
 800efd8:	693b      	ldr	r3, [r7, #16]
 800efda:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800efdc:	68ba      	ldr	r2, [r7, #8]
 800efde:	f107 0314 	add.w	r3, r7, #20
 800efe2:	4611      	mov	r1, r2
 800efe4:	4618      	mov	r0, r3
 800efe6:	f7ff fbcb 	bl	800e780 <follow_path>
 800efea:	4603      	mov	r3, r0
 800efec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800eff0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d11a      	bne.n	800f02e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800eff8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800effc:	b25b      	sxtb	r3, r3
 800effe:	2b00      	cmp	r3, #0
 800f000:	da03      	bge.n	800f00a <f_open+0x72>
				res = FR_INVALID_NAME;
 800f002:	2306      	movs	r3, #6
 800f004:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800f008:	e011      	b.n	800f02e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f00a:	79fb      	ldrb	r3, [r7, #7]
 800f00c:	f023 0301 	bic.w	r3, r3, #1
 800f010:	2b00      	cmp	r3, #0
 800f012:	bf14      	ite	ne
 800f014:	2301      	movne	r3, #1
 800f016:	2300      	moveq	r3, #0
 800f018:	b2db      	uxtb	r3, r3
 800f01a:	461a      	mov	r2, r3
 800f01c:	f107 0314 	add.w	r3, r7, #20
 800f020:	4611      	mov	r1, r2
 800f022:	4618      	mov	r0, r3
 800f024:	f7fe fade 	bl	800d5e4 <chk_lock>
 800f028:	4603      	mov	r3, r0
 800f02a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800f02e:	79fb      	ldrb	r3, [r7, #7]
 800f030:	f003 031c 	and.w	r3, r3, #28
 800f034:	2b00      	cmp	r3, #0
 800f036:	d07f      	beq.n	800f138 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800f038:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d017      	beq.n	800f070 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800f040:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f044:	2b04      	cmp	r3, #4
 800f046:	d10e      	bne.n	800f066 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800f048:	f7fe fb28 	bl	800d69c <enq_lock>
 800f04c:	4603      	mov	r3, r0
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d006      	beq.n	800f060 <f_open+0xc8>
 800f052:	f107 0314 	add.w	r3, r7, #20
 800f056:	4618      	mov	r0, r3
 800f058:	f7ff fa6c 	bl	800e534 <dir_register>
 800f05c:	4603      	mov	r3, r0
 800f05e:	e000      	b.n	800f062 <f_open+0xca>
 800f060:	2312      	movs	r3, #18
 800f062:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800f066:	79fb      	ldrb	r3, [r7, #7]
 800f068:	f043 0308 	orr.w	r3, r3, #8
 800f06c:	71fb      	strb	r3, [r7, #7]
 800f06e:	e010      	b.n	800f092 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800f070:	7ebb      	ldrb	r3, [r7, #26]
 800f072:	f003 0311 	and.w	r3, r3, #17
 800f076:	2b00      	cmp	r3, #0
 800f078:	d003      	beq.n	800f082 <f_open+0xea>
					res = FR_DENIED;
 800f07a:	2307      	movs	r3, #7
 800f07c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800f080:	e007      	b.n	800f092 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800f082:	79fb      	ldrb	r3, [r7, #7]
 800f084:	f003 0304 	and.w	r3, r3, #4
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d002      	beq.n	800f092 <f_open+0xfa>
 800f08c:	2308      	movs	r3, #8
 800f08e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800f092:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f096:	2b00      	cmp	r3, #0
 800f098:	d168      	bne.n	800f16c <f_open+0x1d4>
 800f09a:	79fb      	ldrb	r3, [r7, #7]
 800f09c:	f003 0308 	and.w	r3, r3, #8
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d063      	beq.n	800f16c <f_open+0x1d4>
				dw = GET_FATTIME();
 800f0a4:	f7fc ffe6 	bl	800c074 <get_fattime>
 800f0a8:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800f0aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0ac:	330e      	adds	r3, #14
 800f0ae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f0b0:	4618      	mov	r0, r3
 800f0b2:	f7fe f9bb 	bl	800d42c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800f0b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0b8:	3316      	adds	r3, #22
 800f0ba:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f0bc:	4618      	mov	r0, r3
 800f0be:	f7fe f9b5 	bl	800d42c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800f0c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0c4:	330b      	adds	r3, #11
 800f0c6:	2220      	movs	r2, #32
 800f0c8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800f0ca:	693b      	ldr	r3, [r7, #16]
 800f0cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f0ce:	4611      	mov	r1, r2
 800f0d0:	4618      	mov	r0, r3
 800f0d2:	f7ff f93e 	bl	800e352 <ld_clust>
 800f0d6:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800f0d8:	693b      	ldr	r3, [r7, #16]
 800f0da:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800f0dc:	2200      	movs	r2, #0
 800f0de:	4618      	mov	r0, r3
 800f0e0:	f7ff f956 	bl	800e390 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800f0e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0e6:	331c      	adds	r3, #28
 800f0e8:	2100      	movs	r1, #0
 800f0ea:	4618      	mov	r0, r3
 800f0ec:	f7fe f99e 	bl	800d42c <st_dword>
					fs->wflag = 1;
 800f0f0:	693b      	ldr	r3, [r7, #16]
 800f0f2:	2201      	movs	r2, #1
 800f0f4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800f0f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d037      	beq.n	800f16c <f_open+0x1d4>
						dw = fs->winsect;
 800f0fc:	693b      	ldr	r3, [r7, #16]
 800f0fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f100:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800f102:	f107 0314 	add.w	r3, r7, #20
 800f106:	2200      	movs	r2, #0
 800f108:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800f10a:	4618      	mov	r0, r3
 800f10c:	f7fe fe69 	bl	800dde2 <remove_chain>
 800f110:	4603      	mov	r3, r0
 800f112:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800f116:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d126      	bne.n	800f16c <f_open+0x1d4>
							res = move_window(fs, dw);
 800f11e:	693b      	ldr	r3, [r7, #16]
 800f120:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f122:	4618      	mov	r0, r3
 800f124:	f7fe fc0e 	bl	800d944 <move_window>
 800f128:	4603      	mov	r3, r0
 800f12a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800f12e:	693b      	ldr	r3, [r7, #16]
 800f130:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f132:	3a01      	subs	r2, #1
 800f134:	611a      	str	r2, [r3, #16]
 800f136:	e019      	b.n	800f16c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800f138:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d115      	bne.n	800f16c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800f140:	7ebb      	ldrb	r3, [r7, #26]
 800f142:	f003 0310 	and.w	r3, r3, #16
 800f146:	2b00      	cmp	r3, #0
 800f148:	d003      	beq.n	800f152 <f_open+0x1ba>
					res = FR_NO_FILE;
 800f14a:	2304      	movs	r3, #4
 800f14c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800f150:	e00c      	b.n	800f16c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800f152:	79fb      	ldrb	r3, [r7, #7]
 800f154:	f003 0302 	and.w	r3, r3, #2
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d007      	beq.n	800f16c <f_open+0x1d4>
 800f15c:	7ebb      	ldrb	r3, [r7, #26]
 800f15e:	f003 0301 	and.w	r3, r3, #1
 800f162:	2b00      	cmp	r3, #0
 800f164:	d002      	beq.n	800f16c <f_open+0x1d4>
						res = FR_DENIED;
 800f166:	2307      	movs	r3, #7
 800f168:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800f16c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f170:	2b00      	cmp	r3, #0
 800f172:	d128      	bne.n	800f1c6 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800f174:	79fb      	ldrb	r3, [r7, #7]
 800f176:	f003 0308 	and.w	r3, r3, #8
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d003      	beq.n	800f186 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800f17e:	79fb      	ldrb	r3, [r7, #7]
 800f180:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f184:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800f186:	693b      	ldr	r3, [r7, #16]
 800f188:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800f18e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f194:	79fb      	ldrb	r3, [r7, #7]
 800f196:	f023 0301 	bic.w	r3, r3, #1
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	bf14      	ite	ne
 800f19e:	2301      	movne	r3, #1
 800f1a0:	2300      	moveq	r3, #0
 800f1a2:	b2db      	uxtb	r3, r3
 800f1a4:	461a      	mov	r2, r3
 800f1a6:	f107 0314 	add.w	r3, r7, #20
 800f1aa:	4611      	mov	r1, r2
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	f7fe fa97 	bl	800d6e0 <inc_lock>
 800f1b2:	4602      	mov	r2, r0
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	691b      	ldr	r3, [r3, #16]
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d102      	bne.n	800f1c6 <f_open+0x22e>
 800f1c0:	2302      	movs	r3, #2
 800f1c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800f1c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	f040 8095 	bne.w	800f2fa <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800f1d0:	693b      	ldr	r3, [r7, #16]
 800f1d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f1d4:	4611      	mov	r1, r2
 800f1d6:	4618      	mov	r0, r3
 800f1d8:	f7ff f8bb 	bl	800e352 <ld_clust>
 800f1dc:	4602      	mov	r2, r0
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800f1e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1e4:	331c      	adds	r3, #28
 800f1e6:	4618      	mov	r0, r3
 800f1e8:	f7fe f8e2 	bl	800d3b0 <ld_dword>
 800f1ec:	4602      	mov	r2, r0
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	2200      	movs	r2, #0
 800f1f6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800f1f8:	693a      	ldr	r2, [r7, #16]
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800f1fe:	693b      	ldr	r3, [r7, #16]
 800f200:	88da      	ldrh	r2, [r3, #6]
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	79fa      	ldrb	r2, [r7, #7]
 800f20a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	2200      	movs	r2, #0
 800f210:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800f212:	68fb      	ldr	r3, [r7, #12]
 800f214:	2200      	movs	r2, #0
 800f216:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	2200      	movs	r2, #0
 800f21c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	3330      	adds	r3, #48	; 0x30
 800f222:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f226:	2100      	movs	r1, #0
 800f228:	4618      	mov	r0, r3
 800f22a:	f7fe f94c 	bl	800d4c6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800f22e:	79fb      	ldrb	r3, [r7, #7]
 800f230:	f003 0320 	and.w	r3, r3, #32
 800f234:	2b00      	cmp	r3, #0
 800f236:	d060      	beq.n	800f2fa <f_open+0x362>
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	68db      	ldr	r3, [r3, #12]
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d05c      	beq.n	800f2fa <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	68da      	ldr	r2, [r3, #12]
 800f244:	68fb      	ldr	r3, [r7, #12]
 800f246:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800f248:	693b      	ldr	r3, [r7, #16]
 800f24a:	895b      	ldrh	r3, [r3, #10]
 800f24c:	025b      	lsls	r3, r3, #9
 800f24e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	689b      	ldr	r3, [r3, #8]
 800f254:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	68db      	ldr	r3, [r3, #12]
 800f25a:	657b      	str	r3, [r7, #84]	; 0x54
 800f25c:	e016      	b.n	800f28c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f262:	4618      	mov	r0, r3
 800f264:	f7fe fc29 	bl	800daba <get_fat>
 800f268:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800f26a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f26c:	2b01      	cmp	r3, #1
 800f26e:	d802      	bhi.n	800f276 <f_open+0x2de>
 800f270:	2302      	movs	r3, #2
 800f272:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800f276:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f27c:	d102      	bne.n	800f284 <f_open+0x2ec>
 800f27e:	2301      	movs	r3, #1
 800f280:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f284:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f286:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f288:	1ad3      	subs	r3, r2, r3
 800f28a:	657b      	str	r3, [r7, #84]	; 0x54
 800f28c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f290:	2b00      	cmp	r3, #0
 800f292:	d103      	bne.n	800f29c <f_open+0x304>
 800f294:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f296:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f298:	429a      	cmp	r2, r3
 800f29a:	d8e0      	bhi.n	800f25e <f_open+0x2c6>
				}
				fp->clust = clst;
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f2a0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f2a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d127      	bne.n	800f2fa <f_open+0x362>
 800f2aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f2ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d022      	beq.n	800f2fa <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800f2b4:	693b      	ldr	r3, [r7, #16]
 800f2b6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f2b8:	4618      	mov	r0, r3
 800f2ba:	f7fe fbdf 	bl	800da7c <clust2sect>
 800f2be:	6478      	str	r0, [r7, #68]	; 0x44
 800f2c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d103      	bne.n	800f2ce <f_open+0x336>
						res = FR_INT_ERR;
 800f2c6:	2302      	movs	r3, #2
 800f2c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800f2cc:	e015      	b.n	800f2fa <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800f2ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f2d0:	0a5a      	lsrs	r2, r3, #9
 800f2d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f2d4:	441a      	add	r2, r3
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f2da:	693b      	ldr	r3, [r7, #16]
 800f2dc:	7858      	ldrb	r0, [r3, #1]
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	6a1a      	ldr	r2, [r3, #32]
 800f2e8:	2301      	movs	r3, #1
 800f2ea:	f7fd ffeb 	bl	800d2c4 <disk_read>
 800f2ee:	4603      	mov	r3, r0
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d002      	beq.n	800f2fa <f_open+0x362>
 800f2f4:	2301      	movs	r3, #1
 800f2f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800f2fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d002      	beq.n	800f308 <f_open+0x370>
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	2200      	movs	r2, #0
 800f306:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800f308:	693b      	ldr	r3, [r7, #16]
 800f30a:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 800f30e:	4611      	mov	r1, r2
 800f310:	4618      	mov	r0, r3
 800f312:	f7fe f94b 	bl	800d5ac <unlock_fs>
 800f316:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800f31a:	4618      	mov	r0, r3
 800f31c:	3760      	adds	r7, #96	; 0x60
 800f31e:	46bd      	mov	sp, r7
 800f320:	bd80      	pop	{r7, pc}

0800f322 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800f322:	b580      	push	{r7, lr}
 800f324:	b08c      	sub	sp, #48	; 0x30
 800f326:	af00      	add	r7, sp, #0
 800f328:	60f8      	str	r0, [r7, #12]
 800f32a:	60b9      	str	r1, [r7, #8]
 800f32c:	607a      	str	r2, [r7, #4]
 800f32e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800f330:	68bb      	ldr	r3, [r7, #8]
 800f332:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800f334:	683b      	ldr	r3, [r7, #0]
 800f336:	2200      	movs	r2, #0
 800f338:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800f33a:	68fb      	ldr	r3, [r7, #12]
 800f33c:	f107 0210 	add.w	r2, r7, #16
 800f340:	4611      	mov	r1, r2
 800f342:	4618      	mov	r0, r3
 800f344:	f7ff fd7c 	bl	800ee40 <validate>
 800f348:	4603      	mov	r3, r0
 800f34a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f34e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f352:	2b00      	cmp	r3, #0
 800f354:	d107      	bne.n	800f366 <f_write+0x44>
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	7d5b      	ldrb	r3, [r3, #21]
 800f35a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800f35e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f362:	2b00      	cmp	r3, #0
 800f364:	d009      	beq.n	800f37a <f_write+0x58>
 800f366:	693b      	ldr	r3, [r7, #16]
 800f368:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800f36c:	4611      	mov	r1, r2
 800f36e:	4618      	mov	r0, r3
 800f370:	f7fe f91c 	bl	800d5ac <unlock_fs>
 800f374:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f378:	e173      	b.n	800f662 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	7d1b      	ldrb	r3, [r3, #20]
 800f37e:	f003 0302 	and.w	r3, r3, #2
 800f382:	2b00      	cmp	r3, #0
 800f384:	d106      	bne.n	800f394 <f_write+0x72>
 800f386:	693b      	ldr	r3, [r7, #16]
 800f388:	2107      	movs	r1, #7
 800f38a:	4618      	mov	r0, r3
 800f38c:	f7fe f90e 	bl	800d5ac <unlock_fs>
 800f390:	2307      	movs	r3, #7
 800f392:	e166      	b.n	800f662 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	699a      	ldr	r2, [r3, #24]
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	441a      	add	r2, r3
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	699b      	ldr	r3, [r3, #24]
 800f3a0:	429a      	cmp	r2, r3
 800f3a2:	f080 814b 	bcs.w	800f63c <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	699b      	ldr	r3, [r3, #24]
 800f3aa:	43db      	mvns	r3, r3
 800f3ac:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800f3ae:	e145      	b.n	800f63c <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	699b      	ldr	r3, [r3, #24]
 800f3b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	f040 8101 	bne.w	800f5c0 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	699b      	ldr	r3, [r3, #24]
 800f3c2:	0a5b      	lsrs	r3, r3, #9
 800f3c4:	693a      	ldr	r2, [r7, #16]
 800f3c6:	8952      	ldrh	r2, [r2, #10]
 800f3c8:	3a01      	subs	r2, #1
 800f3ca:	4013      	ands	r3, r2
 800f3cc:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800f3ce:	69bb      	ldr	r3, [r7, #24]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d14d      	bne.n	800f470 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	699b      	ldr	r3, [r3, #24]
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d10c      	bne.n	800f3f6 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	689b      	ldr	r3, [r3, #8]
 800f3e0:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800f3e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d11a      	bne.n	800f41e <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	2100      	movs	r1, #0
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	f7fe fd5d 	bl	800deac <create_chain>
 800f3f2:	62b8      	str	r0, [r7, #40]	; 0x28
 800f3f4:	e013      	b.n	800f41e <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800f3f6:	68fb      	ldr	r3, [r7, #12]
 800f3f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d007      	beq.n	800f40e <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	699b      	ldr	r3, [r3, #24]
 800f402:	4619      	mov	r1, r3
 800f404:	68f8      	ldr	r0, [r7, #12]
 800f406:	f7fe fde9 	bl	800dfdc <clmt_clust>
 800f40a:	62b8      	str	r0, [r7, #40]	; 0x28
 800f40c:	e007      	b.n	800f41e <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800f40e:	68fa      	ldr	r2, [r7, #12]
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	69db      	ldr	r3, [r3, #28]
 800f414:	4619      	mov	r1, r3
 800f416:	4610      	mov	r0, r2
 800f418:	f7fe fd48 	bl	800deac <create_chain>
 800f41c:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f41e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f420:	2b00      	cmp	r3, #0
 800f422:	f000 8110 	beq.w	800f646 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f428:	2b01      	cmp	r3, #1
 800f42a:	d109      	bne.n	800f440 <f_write+0x11e>
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	2202      	movs	r2, #2
 800f430:	755a      	strb	r2, [r3, #21]
 800f432:	693b      	ldr	r3, [r7, #16]
 800f434:	2102      	movs	r1, #2
 800f436:	4618      	mov	r0, r3
 800f438:	f7fe f8b8 	bl	800d5ac <unlock_fs>
 800f43c:	2302      	movs	r3, #2
 800f43e:	e110      	b.n	800f662 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f442:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f446:	d109      	bne.n	800f45c <f_write+0x13a>
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	2201      	movs	r2, #1
 800f44c:	755a      	strb	r2, [r3, #21]
 800f44e:	693b      	ldr	r3, [r7, #16]
 800f450:	2101      	movs	r1, #1
 800f452:	4618      	mov	r0, r3
 800f454:	f7fe f8aa 	bl	800d5ac <unlock_fs>
 800f458:	2301      	movs	r3, #1
 800f45a:	e102      	b.n	800f662 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f460:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800f462:	68fb      	ldr	r3, [r7, #12]
 800f464:	689b      	ldr	r3, [r3, #8]
 800f466:	2b00      	cmp	r3, #0
 800f468:	d102      	bne.n	800f470 <f_write+0x14e>
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f46e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	7d1b      	ldrb	r3, [r3, #20]
 800f474:	b25b      	sxtb	r3, r3
 800f476:	2b00      	cmp	r3, #0
 800f478:	da1d      	bge.n	800f4b6 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f47a:	693b      	ldr	r3, [r7, #16]
 800f47c:	7858      	ldrb	r0, [r3, #1]
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	6a1a      	ldr	r2, [r3, #32]
 800f488:	2301      	movs	r3, #1
 800f48a:	f7fd ff3b 	bl	800d304 <disk_write>
 800f48e:	4603      	mov	r3, r0
 800f490:	2b00      	cmp	r3, #0
 800f492:	d009      	beq.n	800f4a8 <f_write+0x186>
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	2201      	movs	r2, #1
 800f498:	755a      	strb	r2, [r3, #21]
 800f49a:	693b      	ldr	r3, [r7, #16]
 800f49c:	2101      	movs	r1, #1
 800f49e:	4618      	mov	r0, r3
 800f4a0:	f7fe f884 	bl	800d5ac <unlock_fs>
 800f4a4:	2301      	movs	r3, #1
 800f4a6:	e0dc      	b.n	800f662 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	7d1b      	ldrb	r3, [r3, #20]
 800f4ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f4b0:	b2da      	uxtb	r2, r3
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800f4b6:	693a      	ldr	r2, [r7, #16]
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	69db      	ldr	r3, [r3, #28]
 800f4bc:	4619      	mov	r1, r3
 800f4be:	4610      	mov	r0, r2
 800f4c0:	f7fe fadc 	bl	800da7c <clust2sect>
 800f4c4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800f4c6:	697b      	ldr	r3, [r7, #20]
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d109      	bne.n	800f4e0 <f_write+0x1be>
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	2202      	movs	r2, #2
 800f4d0:	755a      	strb	r2, [r3, #21]
 800f4d2:	693b      	ldr	r3, [r7, #16]
 800f4d4:	2102      	movs	r1, #2
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	f7fe f868 	bl	800d5ac <unlock_fs>
 800f4dc:	2302      	movs	r3, #2
 800f4de:	e0c0      	b.n	800f662 <f_write+0x340>
			sect += csect;
 800f4e0:	697a      	ldr	r2, [r7, #20]
 800f4e2:	69bb      	ldr	r3, [r7, #24]
 800f4e4:	4413      	add	r3, r2
 800f4e6:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	0a5b      	lsrs	r3, r3, #9
 800f4ec:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800f4ee:	6a3b      	ldr	r3, [r7, #32]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d041      	beq.n	800f578 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f4f4:	69ba      	ldr	r2, [r7, #24]
 800f4f6:	6a3b      	ldr	r3, [r7, #32]
 800f4f8:	4413      	add	r3, r2
 800f4fa:	693a      	ldr	r2, [r7, #16]
 800f4fc:	8952      	ldrh	r2, [r2, #10]
 800f4fe:	4293      	cmp	r3, r2
 800f500:	d905      	bls.n	800f50e <f_write+0x1ec>
					cc = fs->csize - csect;
 800f502:	693b      	ldr	r3, [r7, #16]
 800f504:	895b      	ldrh	r3, [r3, #10]
 800f506:	461a      	mov	r2, r3
 800f508:	69bb      	ldr	r3, [r7, #24]
 800f50a:	1ad3      	subs	r3, r2, r3
 800f50c:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f50e:	693b      	ldr	r3, [r7, #16]
 800f510:	7858      	ldrb	r0, [r3, #1]
 800f512:	6a3b      	ldr	r3, [r7, #32]
 800f514:	697a      	ldr	r2, [r7, #20]
 800f516:	69f9      	ldr	r1, [r7, #28]
 800f518:	f7fd fef4 	bl	800d304 <disk_write>
 800f51c:	4603      	mov	r3, r0
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d009      	beq.n	800f536 <f_write+0x214>
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	2201      	movs	r2, #1
 800f526:	755a      	strb	r2, [r3, #21]
 800f528:	693b      	ldr	r3, [r7, #16]
 800f52a:	2101      	movs	r1, #1
 800f52c:	4618      	mov	r0, r3
 800f52e:	f7fe f83d 	bl	800d5ac <unlock_fs>
 800f532:	2301      	movs	r3, #1
 800f534:	e095      	b.n	800f662 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	6a1a      	ldr	r2, [r3, #32]
 800f53a:	697b      	ldr	r3, [r7, #20]
 800f53c:	1ad3      	subs	r3, r2, r3
 800f53e:	6a3a      	ldr	r2, [r7, #32]
 800f540:	429a      	cmp	r2, r3
 800f542:	d915      	bls.n	800f570 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800f544:	68fb      	ldr	r3, [r7, #12]
 800f546:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	6a1a      	ldr	r2, [r3, #32]
 800f54e:	697b      	ldr	r3, [r7, #20]
 800f550:	1ad3      	subs	r3, r2, r3
 800f552:	025b      	lsls	r3, r3, #9
 800f554:	69fa      	ldr	r2, [r7, #28]
 800f556:	4413      	add	r3, r2
 800f558:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f55c:	4619      	mov	r1, r3
 800f55e:	f7fd ff91 	bl	800d484 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	7d1b      	ldrb	r3, [r3, #20]
 800f566:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f56a:	b2da      	uxtb	r2, r3
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800f570:	6a3b      	ldr	r3, [r7, #32]
 800f572:	025b      	lsls	r3, r3, #9
 800f574:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800f576:	e044      	b.n	800f602 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800f578:	68fb      	ldr	r3, [r7, #12]
 800f57a:	6a1b      	ldr	r3, [r3, #32]
 800f57c:	697a      	ldr	r2, [r7, #20]
 800f57e:	429a      	cmp	r2, r3
 800f580:	d01b      	beq.n	800f5ba <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	699a      	ldr	r2, [r3, #24]
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800f58a:	429a      	cmp	r2, r3
 800f58c:	d215      	bcs.n	800f5ba <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800f58e:	693b      	ldr	r3, [r7, #16]
 800f590:	7858      	ldrb	r0, [r3, #1]
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f598:	2301      	movs	r3, #1
 800f59a:	697a      	ldr	r2, [r7, #20]
 800f59c:	f7fd fe92 	bl	800d2c4 <disk_read>
 800f5a0:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d009      	beq.n	800f5ba <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	2201      	movs	r2, #1
 800f5aa:	755a      	strb	r2, [r3, #21]
 800f5ac:	693b      	ldr	r3, [r7, #16]
 800f5ae:	2101      	movs	r1, #1
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	f7fd fffb 	bl	800d5ac <unlock_fs>
 800f5b6:	2301      	movs	r3, #1
 800f5b8:	e053      	b.n	800f662 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	697a      	ldr	r2, [r7, #20]
 800f5be:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	699b      	ldr	r3, [r3, #24]
 800f5c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f5c8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800f5cc:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800f5ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	429a      	cmp	r2, r3
 800f5d4:	d901      	bls.n	800f5da <f_write+0x2b8>
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	699b      	ldr	r3, [r3, #24]
 800f5e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f5e8:	4413      	add	r3, r2
 800f5ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f5ec:	69f9      	ldr	r1, [r7, #28]
 800f5ee:	4618      	mov	r0, r3
 800f5f0:	f7fd ff48 	bl	800d484 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	7d1b      	ldrb	r3, [r3, #20]
 800f5f8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f5fc:	b2da      	uxtb	r2, r3
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800f602:	69fa      	ldr	r2, [r7, #28]
 800f604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f606:	4413      	add	r3, r2
 800f608:	61fb      	str	r3, [r7, #28]
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	699a      	ldr	r2, [r3, #24]
 800f60e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f610:	441a      	add	r2, r3
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	619a      	str	r2, [r3, #24]
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	68da      	ldr	r2, [r3, #12]
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	699b      	ldr	r3, [r3, #24]
 800f61e:	429a      	cmp	r2, r3
 800f620:	bf38      	it	cc
 800f622:	461a      	movcc	r2, r3
 800f624:	68fb      	ldr	r3, [r7, #12]
 800f626:	60da      	str	r2, [r3, #12]
 800f628:	683b      	ldr	r3, [r7, #0]
 800f62a:	681a      	ldr	r2, [r3, #0]
 800f62c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f62e:	441a      	add	r2, r3
 800f630:	683b      	ldr	r3, [r7, #0]
 800f632:	601a      	str	r2, [r3, #0]
 800f634:	687a      	ldr	r2, [r7, #4]
 800f636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f638:	1ad3      	subs	r3, r2, r3
 800f63a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	2b00      	cmp	r3, #0
 800f640:	f47f aeb6 	bne.w	800f3b0 <f_write+0x8e>
 800f644:	e000      	b.n	800f648 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f646:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	7d1b      	ldrb	r3, [r3, #20]
 800f64c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f650:	b2da      	uxtb	r2, r3
 800f652:	68fb      	ldr	r3, [r7, #12]
 800f654:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800f656:	693b      	ldr	r3, [r7, #16]
 800f658:	2100      	movs	r1, #0
 800f65a:	4618      	mov	r0, r3
 800f65c:	f7fd ffa6 	bl	800d5ac <unlock_fs>
 800f660:	2300      	movs	r3, #0
}
 800f662:	4618      	mov	r0, r3
 800f664:	3730      	adds	r7, #48	; 0x30
 800f666:	46bd      	mov	sp, r7
 800f668:	bd80      	pop	{r7, pc}

0800f66a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800f66a:	b580      	push	{r7, lr}
 800f66c:	b086      	sub	sp, #24
 800f66e:	af00      	add	r7, sp, #0
 800f670:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	f107 0208 	add.w	r2, r7, #8
 800f678:	4611      	mov	r1, r2
 800f67a:	4618      	mov	r0, r3
 800f67c:	f7ff fbe0 	bl	800ee40 <validate>
 800f680:	4603      	mov	r3, r0
 800f682:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f684:	7dfb      	ldrb	r3, [r7, #23]
 800f686:	2b00      	cmp	r3, #0
 800f688:	d16d      	bne.n	800f766 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	7d1b      	ldrb	r3, [r3, #20]
 800f68e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f692:	2b00      	cmp	r3, #0
 800f694:	d067      	beq.n	800f766 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	7d1b      	ldrb	r3, [r3, #20]
 800f69a:	b25b      	sxtb	r3, r3
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	da1a      	bge.n	800f6d6 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f6a0:	68bb      	ldr	r3, [r7, #8]
 800f6a2:	7858      	ldrb	r0, [r3, #1]
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	6a1a      	ldr	r2, [r3, #32]
 800f6ae:	2301      	movs	r3, #1
 800f6b0:	f7fd fe28 	bl	800d304 <disk_write>
 800f6b4:	4603      	mov	r3, r0
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d006      	beq.n	800f6c8 <f_sync+0x5e>
 800f6ba:	68bb      	ldr	r3, [r7, #8]
 800f6bc:	2101      	movs	r1, #1
 800f6be:	4618      	mov	r0, r3
 800f6c0:	f7fd ff74 	bl	800d5ac <unlock_fs>
 800f6c4:	2301      	movs	r3, #1
 800f6c6:	e055      	b.n	800f774 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	7d1b      	ldrb	r3, [r3, #20]
 800f6cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f6d0:	b2da      	uxtb	r2, r3
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800f6d6:	f7fc fccd 	bl	800c074 <get_fattime>
 800f6da:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800f6dc:	68ba      	ldr	r2, [r7, #8]
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6e2:	4619      	mov	r1, r3
 800f6e4:	4610      	mov	r0, r2
 800f6e6:	f7fe f92d 	bl	800d944 <move_window>
 800f6ea:	4603      	mov	r3, r0
 800f6ec:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800f6ee:	7dfb      	ldrb	r3, [r7, #23]
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d138      	bne.n	800f766 <f_sync+0xfc>
					dir = fp->dir_ptr;
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f6f8:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800f6fa:	68fb      	ldr	r3, [r7, #12]
 800f6fc:	330b      	adds	r3, #11
 800f6fe:	781a      	ldrb	r2, [r3, #0]
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	330b      	adds	r3, #11
 800f704:	f042 0220 	orr.w	r2, r2, #32
 800f708:	b2d2      	uxtb	r2, r2
 800f70a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	6818      	ldr	r0, [r3, #0]
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	689b      	ldr	r3, [r3, #8]
 800f714:	461a      	mov	r2, r3
 800f716:	68f9      	ldr	r1, [r7, #12]
 800f718:	f7fe fe3a 	bl	800e390 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	f103 021c 	add.w	r2, r3, #28
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	68db      	ldr	r3, [r3, #12]
 800f726:	4619      	mov	r1, r3
 800f728:	4610      	mov	r0, r2
 800f72a:	f7fd fe7f 	bl	800d42c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	3316      	adds	r3, #22
 800f732:	6939      	ldr	r1, [r7, #16]
 800f734:	4618      	mov	r0, r3
 800f736:	f7fd fe79 	bl	800d42c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	3312      	adds	r3, #18
 800f73e:	2100      	movs	r1, #0
 800f740:	4618      	mov	r0, r3
 800f742:	f7fd fe58 	bl	800d3f6 <st_word>
					fs->wflag = 1;
 800f746:	68bb      	ldr	r3, [r7, #8]
 800f748:	2201      	movs	r2, #1
 800f74a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f74c:	68bb      	ldr	r3, [r7, #8]
 800f74e:	4618      	mov	r0, r3
 800f750:	f7fe f926 	bl	800d9a0 <sync_fs>
 800f754:	4603      	mov	r3, r0
 800f756:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	7d1b      	ldrb	r3, [r3, #20]
 800f75c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f760:	b2da      	uxtb	r2, r3
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800f766:	68bb      	ldr	r3, [r7, #8]
 800f768:	7dfa      	ldrb	r2, [r7, #23]
 800f76a:	4611      	mov	r1, r2
 800f76c:	4618      	mov	r0, r3
 800f76e:	f7fd ff1d 	bl	800d5ac <unlock_fs>
 800f772:	7dfb      	ldrb	r3, [r7, #23]
}
 800f774:	4618      	mov	r0, r3
 800f776:	3718      	adds	r7, #24
 800f778:	46bd      	mov	sp, r7
 800f77a:	bd80      	pop	{r7, pc}

0800f77c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800f77c:	b580      	push	{r7, lr}
 800f77e:	b084      	sub	sp, #16
 800f780:	af00      	add	r7, sp, #0
 800f782:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800f784:	6878      	ldr	r0, [r7, #4]
 800f786:	f7ff ff70 	bl	800f66a <f_sync>
 800f78a:	4603      	mov	r3, r0
 800f78c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800f78e:	7bfb      	ldrb	r3, [r7, #15]
 800f790:	2b00      	cmp	r3, #0
 800f792:	d11d      	bne.n	800f7d0 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	f107 0208 	add.w	r2, r7, #8
 800f79a:	4611      	mov	r1, r2
 800f79c:	4618      	mov	r0, r3
 800f79e:	f7ff fb4f 	bl	800ee40 <validate>
 800f7a2:	4603      	mov	r3, r0
 800f7a4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f7a6:	7bfb      	ldrb	r3, [r7, #15]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d111      	bne.n	800f7d0 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	691b      	ldr	r3, [r3, #16]
 800f7b0:	4618      	mov	r0, r3
 800f7b2:	f7fe f823 	bl	800d7fc <dec_lock>
 800f7b6:	4603      	mov	r3, r0
 800f7b8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800f7ba:	7bfb      	ldrb	r3, [r7, #15]
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d102      	bne.n	800f7c6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	2200      	movs	r2, #0
 800f7c4:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800f7c6:	68bb      	ldr	r3, [r7, #8]
 800f7c8:	2100      	movs	r1, #0
 800f7ca:	4618      	mov	r0, r3
 800f7cc:	f7fd feee 	bl	800d5ac <unlock_fs>
#endif
		}
	}
	return res;
 800f7d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7d2:	4618      	mov	r0, r3
 800f7d4:	3710      	adds	r7, #16
 800f7d6:	46bd      	mov	sp, r7
 800f7d8:	bd80      	pop	{r7, pc}

0800f7da <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800f7da:	b580      	push	{r7, lr}
 800f7dc:	b090      	sub	sp, #64	; 0x40
 800f7de:	af00      	add	r7, sp, #0
 800f7e0:	6078      	str	r0, [r7, #4]
 800f7e2:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	f107 0208 	add.w	r2, r7, #8
 800f7ea:	4611      	mov	r1, r2
 800f7ec:	4618      	mov	r0, r3
 800f7ee:	f7ff fb27 	bl	800ee40 <validate>
 800f7f2:	4603      	mov	r3, r0
 800f7f4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800f7f8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d103      	bne.n	800f808 <f_lseek+0x2e>
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	7d5b      	ldrb	r3, [r3, #21]
 800f804:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800f808:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d009      	beq.n	800f824 <f_lseek+0x4a>
 800f810:	68bb      	ldr	r3, [r7, #8]
 800f812:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800f816:	4611      	mov	r1, r2
 800f818:	4618      	mov	r0, r3
 800f81a:	f7fd fec7 	bl	800d5ac <unlock_fs>
 800f81e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f822:	e229      	b.n	800fc78 <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f828:	2b00      	cmp	r3, #0
 800f82a:	f000 80ea 	beq.w	800fa02 <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800f82e:	683b      	ldr	r3, [r7, #0]
 800f830:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f834:	d164      	bne.n	800f900 <f_lseek+0x126>
			tbl = fp->cltbl;
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f83a:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f83c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f83e:	1d1a      	adds	r2, r3, #4
 800f840:	627a      	str	r2, [r7, #36]	; 0x24
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	617b      	str	r3, [r7, #20]
 800f846:	2302      	movs	r3, #2
 800f848:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	689b      	ldr	r3, [r3, #8]
 800f84e:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800f850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f852:	2b00      	cmp	r3, #0
 800f854:	d044      	beq.n	800f8e0 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800f856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f858:	613b      	str	r3, [r7, #16]
 800f85a:	2300      	movs	r3, #0
 800f85c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f85e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f860:	3302      	adds	r3, #2
 800f862:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800f864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f866:	60fb      	str	r3, [r7, #12]
 800f868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f86a:	3301      	adds	r3, #1
 800f86c:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f872:	4618      	mov	r0, r3
 800f874:	f7fe f921 	bl	800daba <get_fat>
 800f878:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f87a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f87c:	2b01      	cmp	r3, #1
 800f87e:	d809      	bhi.n	800f894 <f_lseek+0xba>
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	2202      	movs	r2, #2
 800f884:	755a      	strb	r2, [r3, #21]
 800f886:	68bb      	ldr	r3, [r7, #8]
 800f888:	2102      	movs	r1, #2
 800f88a:	4618      	mov	r0, r3
 800f88c:	f7fd fe8e 	bl	800d5ac <unlock_fs>
 800f890:	2302      	movs	r3, #2
 800f892:	e1f1      	b.n	800fc78 <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f896:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f89a:	d109      	bne.n	800f8b0 <f_lseek+0xd6>
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	2201      	movs	r2, #1
 800f8a0:	755a      	strb	r2, [r3, #21]
 800f8a2:	68bb      	ldr	r3, [r7, #8]
 800f8a4:	2101      	movs	r1, #1
 800f8a6:	4618      	mov	r0, r3
 800f8a8:	f7fd fe80 	bl	800d5ac <unlock_fs>
 800f8ac:	2301      	movs	r3, #1
 800f8ae:	e1e3      	b.n	800fc78 <f_lseek+0x49e>
					} while (cl == pcl + 1);
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	3301      	adds	r3, #1
 800f8b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f8b6:	429a      	cmp	r2, r3
 800f8b8:	d0d4      	beq.n	800f864 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800f8ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f8bc:	697b      	ldr	r3, [r7, #20]
 800f8be:	429a      	cmp	r2, r3
 800f8c0:	d809      	bhi.n	800f8d6 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 800f8c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8c4:	1d1a      	adds	r2, r3, #4
 800f8c6:	627a      	str	r2, [r7, #36]	; 0x24
 800f8c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f8ca:	601a      	str	r2, [r3, #0]
 800f8cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8ce:	1d1a      	adds	r2, r3, #4
 800f8d0:	627a      	str	r2, [r7, #36]	; 0x24
 800f8d2:	693a      	ldr	r2, [r7, #16]
 800f8d4:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800f8d6:	68bb      	ldr	r3, [r7, #8]
 800f8d8:	699b      	ldr	r3, [r3, #24]
 800f8da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f8dc:	429a      	cmp	r2, r3
 800f8de:	d3ba      	bcc.n	800f856 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f8e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f8e6:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800f8e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f8ea:	697b      	ldr	r3, [r7, #20]
 800f8ec:	429a      	cmp	r2, r3
 800f8ee:	d803      	bhi.n	800f8f8 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 800f8f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8f2:	2200      	movs	r2, #0
 800f8f4:	601a      	str	r2, [r3, #0]
 800f8f6:	e1b6      	b.n	800fc66 <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800f8f8:	2311      	movs	r3, #17
 800f8fa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800f8fe:	e1b2      	b.n	800fc66 <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	68db      	ldr	r3, [r3, #12]
 800f904:	683a      	ldr	r2, [r7, #0]
 800f906:	429a      	cmp	r2, r3
 800f908:	d902      	bls.n	800f910 <f_lseek+0x136>
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	68db      	ldr	r3, [r3, #12]
 800f90e:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	683a      	ldr	r2, [r7, #0]
 800f914:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800f916:	683b      	ldr	r3, [r7, #0]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	f000 81a4 	beq.w	800fc66 <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800f91e:	683b      	ldr	r3, [r7, #0]
 800f920:	3b01      	subs	r3, #1
 800f922:	4619      	mov	r1, r3
 800f924:	6878      	ldr	r0, [r7, #4]
 800f926:	f7fe fb59 	bl	800dfdc <clmt_clust>
 800f92a:	4602      	mov	r2, r0
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800f930:	68ba      	ldr	r2, [r7, #8]
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	69db      	ldr	r3, [r3, #28]
 800f936:	4619      	mov	r1, r3
 800f938:	4610      	mov	r0, r2
 800f93a:	f7fe f89f 	bl	800da7c <clust2sect>
 800f93e:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f940:	69bb      	ldr	r3, [r7, #24]
 800f942:	2b00      	cmp	r3, #0
 800f944:	d109      	bne.n	800f95a <f_lseek+0x180>
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	2202      	movs	r2, #2
 800f94a:	755a      	strb	r2, [r3, #21]
 800f94c:	68bb      	ldr	r3, [r7, #8]
 800f94e:	2102      	movs	r1, #2
 800f950:	4618      	mov	r0, r3
 800f952:	f7fd fe2b 	bl	800d5ac <unlock_fs>
 800f956:	2302      	movs	r3, #2
 800f958:	e18e      	b.n	800fc78 <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800f95a:	683b      	ldr	r3, [r7, #0]
 800f95c:	3b01      	subs	r3, #1
 800f95e:	0a5b      	lsrs	r3, r3, #9
 800f960:	68ba      	ldr	r2, [r7, #8]
 800f962:	8952      	ldrh	r2, [r2, #10]
 800f964:	3a01      	subs	r2, #1
 800f966:	4013      	ands	r3, r2
 800f968:	69ba      	ldr	r2, [r7, #24]
 800f96a:	4413      	add	r3, r2
 800f96c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	699b      	ldr	r3, [r3, #24]
 800f972:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f976:	2b00      	cmp	r3, #0
 800f978:	f000 8175 	beq.w	800fc66 <f_lseek+0x48c>
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	6a1b      	ldr	r3, [r3, #32]
 800f980:	69ba      	ldr	r2, [r7, #24]
 800f982:	429a      	cmp	r2, r3
 800f984:	f000 816f 	beq.w	800fc66 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	7d1b      	ldrb	r3, [r3, #20]
 800f98c:	b25b      	sxtb	r3, r3
 800f98e:	2b00      	cmp	r3, #0
 800f990:	da1d      	bge.n	800f9ce <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f992:	68bb      	ldr	r3, [r7, #8]
 800f994:	7858      	ldrb	r0, [r3, #1]
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	6a1a      	ldr	r2, [r3, #32]
 800f9a0:	2301      	movs	r3, #1
 800f9a2:	f7fd fcaf 	bl	800d304 <disk_write>
 800f9a6:	4603      	mov	r3, r0
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d009      	beq.n	800f9c0 <f_lseek+0x1e6>
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	2201      	movs	r2, #1
 800f9b0:	755a      	strb	r2, [r3, #21]
 800f9b2:	68bb      	ldr	r3, [r7, #8]
 800f9b4:	2101      	movs	r1, #1
 800f9b6:	4618      	mov	r0, r3
 800f9b8:	f7fd fdf8 	bl	800d5ac <unlock_fs>
 800f9bc:	2301      	movs	r3, #1
 800f9be:	e15b      	b.n	800fc78 <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	7d1b      	ldrb	r3, [r3, #20]
 800f9c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f9c8:	b2da      	uxtb	r2, r3
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800f9ce:	68bb      	ldr	r3, [r7, #8]
 800f9d0:	7858      	ldrb	r0, [r3, #1]
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f9d8:	2301      	movs	r3, #1
 800f9da:	69ba      	ldr	r2, [r7, #24]
 800f9dc:	f7fd fc72 	bl	800d2c4 <disk_read>
 800f9e0:	4603      	mov	r3, r0
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d009      	beq.n	800f9fa <f_lseek+0x220>
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	2201      	movs	r2, #1
 800f9ea:	755a      	strb	r2, [r3, #21]
 800f9ec:	68bb      	ldr	r3, [r7, #8]
 800f9ee:	2101      	movs	r1, #1
 800f9f0:	4618      	mov	r0, r3
 800f9f2:	f7fd fddb 	bl	800d5ac <unlock_fs>
 800f9f6:	2301      	movs	r3, #1
 800f9f8:	e13e      	b.n	800fc78 <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	69ba      	ldr	r2, [r7, #24]
 800f9fe:	621a      	str	r2, [r3, #32]
 800fa00:	e131      	b.n	800fc66 <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	68db      	ldr	r3, [r3, #12]
 800fa06:	683a      	ldr	r2, [r7, #0]
 800fa08:	429a      	cmp	r2, r3
 800fa0a:	d908      	bls.n	800fa1e <f_lseek+0x244>
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	7d1b      	ldrb	r3, [r3, #20]
 800fa10:	f003 0302 	and.w	r3, r3, #2
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d102      	bne.n	800fa1e <f_lseek+0x244>
			ofs = fp->obj.objsize;
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	68db      	ldr	r3, [r3, #12]
 800fa1c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	699b      	ldr	r3, [r3, #24]
 800fa22:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800fa24:	2300      	movs	r3, #0
 800fa26:	637b      	str	r3, [r7, #52]	; 0x34
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fa2c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800fa2e:	683b      	ldr	r3, [r7, #0]
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	f000 80c0 	beq.w	800fbb6 <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800fa36:	68bb      	ldr	r3, [r7, #8]
 800fa38:	895b      	ldrh	r3, [r3, #10]
 800fa3a:	025b      	lsls	r3, r3, #9
 800fa3c:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800fa3e:	6a3b      	ldr	r3, [r7, #32]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d01b      	beq.n	800fa7c <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800fa44:	683b      	ldr	r3, [r7, #0]
 800fa46:	1e5a      	subs	r2, r3, #1
 800fa48:	69fb      	ldr	r3, [r7, #28]
 800fa4a:	fbb2 f2f3 	udiv	r2, r2, r3
 800fa4e:	6a3b      	ldr	r3, [r7, #32]
 800fa50:	1e59      	subs	r1, r3, #1
 800fa52:	69fb      	ldr	r3, [r7, #28]
 800fa54:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800fa58:	429a      	cmp	r2, r3
 800fa5a:	d30f      	bcc.n	800fa7c <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800fa5c:	6a3b      	ldr	r3, [r7, #32]
 800fa5e:	1e5a      	subs	r2, r3, #1
 800fa60:	69fb      	ldr	r3, [r7, #28]
 800fa62:	425b      	negs	r3, r3
 800fa64:	401a      	ands	r2, r3
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	699b      	ldr	r3, [r3, #24]
 800fa6e:	683a      	ldr	r2, [r7, #0]
 800fa70:	1ad3      	subs	r3, r2, r3
 800fa72:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	69db      	ldr	r3, [r3, #28]
 800fa78:	63bb      	str	r3, [r7, #56]	; 0x38
 800fa7a:	e02c      	b.n	800fad6 <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	689b      	ldr	r3, [r3, #8]
 800fa80:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800fa82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d123      	bne.n	800fad0 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	2100      	movs	r1, #0
 800fa8c:	4618      	mov	r0, r3
 800fa8e:	f7fe fa0d 	bl	800deac <create_chain>
 800fa92:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800fa94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa96:	2b01      	cmp	r3, #1
 800fa98:	d109      	bne.n	800faae <f_lseek+0x2d4>
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	2202      	movs	r2, #2
 800fa9e:	755a      	strb	r2, [r3, #21]
 800faa0:	68bb      	ldr	r3, [r7, #8]
 800faa2:	2102      	movs	r1, #2
 800faa4:	4618      	mov	r0, r3
 800faa6:	f7fd fd81 	bl	800d5ac <unlock_fs>
 800faaa:	2302      	movs	r3, #2
 800faac:	e0e4      	b.n	800fc78 <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800faae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fab4:	d109      	bne.n	800faca <f_lseek+0x2f0>
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	2201      	movs	r2, #1
 800faba:	755a      	strb	r2, [r3, #21]
 800fabc:	68bb      	ldr	r3, [r7, #8]
 800fabe:	2101      	movs	r1, #1
 800fac0:	4618      	mov	r0, r3
 800fac2:	f7fd fd73 	bl	800d5ac <unlock_fs>
 800fac6:	2301      	movs	r3, #1
 800fac8:	e0d6      	b.n	800fc78 <f_lseek+0x49e>
					fp->obj.sclust = clst;
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800face:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fad4:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800fad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d06c      	beq.n	800fbb6 <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 800fadc:	e044      	b.n	800fb68 <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 800fade:	683a      	ldr	r2, [r7, #0]
 800fae0:	69fb      	ldr	r3, [r7, #28]
 800fae2:	1ad3      	subs	r3, r2, r3
 800fae4:	603b      	str	r3, [r7, #0]
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	699a      	ldr	r2, [r3, #24]
 800faea:	69fb      	ldr	r3, [r7, #28]
 800faec:	441a      	add	r2, r3
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	7d1b      	ldrb	r3, [r3, #20]
 800faf6:	f003 0302 	and.w	r3, r3, #2
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d00b      	beq.n	800fb16 <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800fb02:	4618      	mov	r0, r3
 800fb04:	f7fe f9d2 	bl	800deac <create_chain>
 800fb08:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800fb0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d108      	bne.n	800fb22 <f_lseek+0x348>
							ofs = 0; break;
 800fb10:	2300      	movs	r3, #0
 800fb12:	603b      	str	r3, [r7, #0]
 800fb14:	e02c      	b.n	800fb70 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800fb1a:	4618      	mov	r0, r3
 800fb1c:	f7fd ffcd 	bl	800daba <get_fat>
 800fb20:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800fb22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb28:	d109      	bne.n	800fb3e <f_lseek+0x364>
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	2201      	movs	r2, #1
 800fb2e:	755a      	strb	r2, [r3, #21]
 800fb30:	68bb      	ldr	r3, [r7, #8]
 800fb32:	2101      	movs	r1, #1
 800fb34:	4618      	mov	r0, r3
 800fb36:	f7fd fd39 	bl	800d5ac <unlock_fs>
 800fb3a:	2301      	movs	r3, #1
 800fb3c:	e09c      	b.n	800fc78 <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800fb3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb40:	2b01      	cmp	r3, #1
 800fb42:	d904      	bls.n	800fb4e <f_lseek+0x374>
 800fb44:	68bb      	ldr	r3, [r7, #8]
 800fb46:	699b      	ldr	r3, [r3, #24]
 800fb48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fb4a:	429a      	cmp	r2, r3
 800fb4c:	d309      	bcc.n	800fb62 <f_lseek+0x388>
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	2202      	movs	r2, #2
 800fb52:	755a      	strb	r2, [r3, #21]
 800fb54:	68bb      	ldr	r3, [r7, #8]
 800fb56:	2102      	movs	r1, #2
 800fb58:	4618      	mov	r0, r3
 800fb5a:	f7fd fd27 	bl	800d5ac <unlock_fs>
 800fb5e:	2302      	movs	r3, #2
 800fb60:	e08a      	b.n	800fc78 <f_lseek+0x49e>
					fp->clust = clst;
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fb66:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800fb68:	683a      	ldr	r2, [r7, #0]
 800fb6a:	69fb      	ldr	r3, [r7, #28]
 800fb6c:	429a      	cmp	r2, r3
 800fb6e:	d8b6      	bhi.n	800fade <f_lseek+0x304>
				}
				fp->fptr += ofs;
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	699a      	ldr	r2, [r3, #24]
 800fb74:	683b      	ldr	r3, [r7, #0]
 800fb76:	441a      	add	r2, r3
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800fb7c:	683b      	ldr	r3, [r7, #0]
 800fb7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d017      	beq.n	800fbb6 <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800fb86:	68bb      	ldr	r3, [r7, #8]
 800fb88:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800fb8a:	4618      	mov	r0, r3
 800fb8c:	f7fd ff76 	bl	800da7c <clust2sect>
 800fb90:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800fb92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	d109      	bne.n	800fbac <f_lseek+0x3d2>
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	2202      	movs	r2, #2
 800fb9c:	755a      	strb	r2, [r3, #21]
 800fb9e:	68bb      	ldr	r3, [r7, #8]
 800fba0:	2102      	movs	r1, #2
 800fba2:	4618      	mov	r0, r3
 800fba4:	f7fd fd02 	bl	800d5ac <unlock_fs>
 800fba8:	2302      	movs	r3, #2
 800fbaa:	e065      	b.n	800fc78 <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 800fbac:	683b      	ldr	r3, [r7, #0]
 800fbae:	0a5b      	lsrs	r3, r3, #9
 800fbb0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fbb2:	4413      	add	r3, r2
 800fbb4:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	699a      	ldr	r2, [r3, #24]
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	68db      	ldr	r3, [r3, #12]
 800fbbe:	429a      	cmp	r2, r3
 800fbc0:	d90a      	bls.n	800fbd8 <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	699a      	ldr	r2, [r3, #24]
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	7d1b      	ldrb	r3, [r3, #20]
 800fbce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fbd2:	b2da      	uxtb	r2, r3
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	699b      	ldr	r3, [r3, #24]
 800fbdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d040      	beq.n	800fc66 <f_lseek+0x48c>
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	6a1b      	ldr	r3, [r3, #32]
 800fbe8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fbea:	429a      	cmp	r2, r3
 800fbec:	d03b      	beq.n	800fc66 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	7d1b      	ldrb	r3, [r3, #20]
 800fbf2:	b25b      	sxtb	r3, r3
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	da1d      	bge.n	800fc34 <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800fbf8:	68bb      	ldr	r3, [r7, #8]
 800fbfa:	7858      	ldrb	r0, [r3, #1]
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	6a1a      	ldr	r2, [r3, #32]
 800fc06:	2301      	movs	r3, #1
 800fc08:	f7fd fb7c 	bl	800d304 <disk_write>
 800fc0c:	4603      	mov	r3, r0
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d009      	beq.n	800fc26 <f_lseek+0x44c>
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	2201      	movs	r2, #1
 800fc16:	755a      	strb	r2, [r3, #21]
 800fc18:	68bb      	ldr	r3, [r7, #8]
 800fc1a:	2101      	movs	r1, #1
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	f7fd fcc5 	bl	800d5ac <unlock_fs>
 800fc22:	2301      	movs	r3, #1
 800fc24:	e028      	b.n	800fc78 <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	7d1b      	ldrb	r3, [r3, #20]
 800fc2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fc2e:	b2da      	uxtb	r2, r3
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800fc34:	68bb      	ldr	r3, [r7, #8]
 800fc36:	7858      	ldrb	r0, [r3, #1]
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800fc3e:	2301      	movs	r3, #1
 800fc40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fc42:	f7fd fb3f 	bl	800d2c4 <disk_read>
 800fc46:	4603      	mov	r3, r0
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d009      	beq.n	800fc60 <f_lseek+0x486>
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	2201      	movs	r2, #1
 800fc50:	755a      	strb	r2, [r3, #21]
 800fc52:	68bb      	ldr	r3, [r7, #8]
 800fc54:	2101      	movs	r1, #1
 800fc56:	4618      	mov	r0, r3
 800fc58:	f7fd fca8 	bl	800d5ac <unlock_fs>
 800fc5c:	2301      	movs	r3, #1
 800fc5e:	e00b      	b.n	800fc78 <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fc64:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800fc66:	68bb      	ldr	r3, [r7, #8]
 800fc68:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800fc6c:	4611      	mov	r1, r2
 800fc6e:	4618      	mov	r0, r3
 800fc70:	f7fd fc9c 	bl	800d5ac <unlock_fs>
 800fc74:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800fc78:	4618      	mov	r0, r3
 800fc7a:	3740      	adds	r7, #64	; 0x40
 800fc7c:	46bd      	mov	sp, r7
 800fc7e:	bd80      	pop	{r7, pc}

0800fc80 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800fc80:	b580      	push	{r7, lr}
 800fc82:	b086      	sub	sp, #24
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	6078      	str	r0, [r7, #4]
 800fc88:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d101      	bne.n	800fc94 <f_opendir+0x14>
 800fc90:	2309      	movs	r3, #9
 800fc92:	e06a      	b.n	800fd6a <f_opendir+0xea>

	/* Get logical drive */
	obj = &dp->obj;
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800fc98:	f107 010c 	add.w	r1, r7, #12
 800fc9c:	463b      	mov	r3, r7
 800fc9e:	2200      	movs	r2, #0
 800fca0:	4618      	mov	r0, r3
 800fca2:	f7fe fe79 	bl	800e998 <find_volume>
 800fca6:	4603      	mov	r3, r0
 800fca8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800fcaa:	7dfb      	ldrb	r3, [r7, #23]
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d14f      	bne.n	800fd50 <f_opendir+0xd0>
		obj->fs = fs;
 800fcb0:	68fa      	ldr	r2, [r7, #12]
 800fcb2:	693b      	ldr	r3, [r7, #16]
 800fcb4:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800fcb6:	683b      	ldr	r3, [r7, #0]
 800fcb8:	4619      	mov	r1, r3
 800fcba:	6878      	ldr	r0, [r7, #4]
 800fcbc:	f7fe fd60 	bl	800e780 <follow_path>
 800fcc0:	4603      	mov	r3, r0
 800fcc2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800fcc4:	7dfb      	ldrb	r3, [r7, #23]
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d13d      	bne.n	800fd46 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fcd0:	b25b      	sxtb	r3, r3
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	db12      	blt.n	800fcfc <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800fcd6:	693b      	ldr	r3, [r7, #16]
 800fcd8:	799b      	ldrb	r3, [r3, #6]
 800fcda:	f003 0310 	and.w	r3, r3, #16
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d00a      	beq.n	800fcf8 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800fce2:	68fa      	ldr	r2, [r7, #12]
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	6a1b      	ldr	r3, [r3, #32]
 800fce8:	4619      	mov	r1, r3
 800fcea:	4610      	mov	r0, r2
 800fcec:	f7fe fb31 	bl	800e352 <ld_clust>
 800fcf0:	4602      	mov	r2, r0
 800fcf2:	693b      	ldr	r3, [r7, #16]
 800fcf4:	609a      	str	r2, [r3, #8]
 800fcf6:	e001      	b.n	800fcfc <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800fcf8:	2305      	movs	r3, #5
 800fcfa:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800fcfc:	7dfb      	ldrb	r3, [r7, #23]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d121      	bne.n	800fd46 <f_opendir+0xc6>
				obj->id = fs->id;
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	88da      	ldrh	r2, [r3, #6]
 800fd06:	693b      	ldr	r3, [r7, #16]
 800fd08:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800fd0a:	2100      	movs	r1, #0
 800fd0c:	6878      	ldr	r0, [r7, #4]
 800fd0e:	f7fe f999 	bl	800e044 <dir_sdi>
 800fd12:	4603      	mov	r3, r0
 800fd14:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800fd16:	7dfb      	ldrb	r3, [r7, #23]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d114      	bne.n	800fd46 <f_opendir+0xc6>
					if (obj->sclust) {
 800fd1c:	693b      	ldr	r3, [r7, #16]
 800fd1e:	689b      	ldr	r3, [r3, #8]
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d00d      	beq.n	800fd40 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800fd24:	2100      	movs	r1, #0
 800fd26:	6878      	ldr	r0, [r7, #4]
 800fd28:	f7fd fcda 	bl	800d6e0 <inc_lock>
 800fd2c:	4602      	mov	r2, r0
 800fd2e:	693b      	ldr	r3, [r7, #16]
 800fd30:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800fd32:	693b      	ldr	r3, [r7, #16]
 800fd34:	691b      	ldr	r3, [r3, #16]
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d105      	bne.n	800fd46 <f_opendir+0xc6>
 800fd3a:	2312      	movs	r3, #18
 800fd3c:	75fb      	strb	r3, [r7, #23]
 800fd3e:	e002      	b.n	800fd46 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800fd40:	693b      	ldr	r3, [r7, #16]
 800fd42:	2200      	movs	r2, #0
 800fd44:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800fd46:	7dfb      	ldrb	r3, [r7, #23]
 800fd48:	2b04      	cmp	r3, #4
 800fd4a:	d101      	bne.n	800fd50 <f_opendir+0xd0>
 800fd4c:	2305      	movs	r3, #5
 800fd4e:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800fd50:	7dfb      	ldrb	r3, [r7, #23]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d002      	beq.n	800fd5c <f_opendir+0xdc>
 800fd56:	693b      	ldr	r3, [r7, #16]
 800fd58:	2200      	movs	r2, #0
 800fd5a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	7dfa      	ldrb	r2, [r7, #23]
 800fd60:	4611      	mov	r1, r2
 800fd62:	4618      	mov	r0, r3
 800fd64:	f7fd fc22 	bl	800d5ac <unlock_fs>
 800fd68:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd6a:	4618      	mov	r0, r3
 800fd6c:	3718      	adds	r7, #24
 800fd6e:	46bd      	mov	sp, r7
 800fd70:	bd80      	pop	{r7, pc}

0800fd72 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800fd72:	b580      	push	{r7, lr}
 800fd74:	b084      	sub	sp, #16
 800fd76:	af00      	add	r7, sp, #0
 800fd78:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	f107 0208 	add.w	r2, r7, #8
 800fd80:	4611      	mov	r1, r2
 800fd82:	4618      	mov	r0, r3
 800fd84:	f7ff f85c 	bl	800ee40 <validate>
 800fd88:	4603      	mov	r3, r0
 800fd8a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800fd8c:	7bfb      	ldrb	r3, [r7, #15]
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d115      	bne.n	800fdbe <f_closedir+0x4c>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	691b      	ldr	r3, [r3, #16]
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d006      	beq.n	800fda8 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	691b      	ldr	r3, [r3, #16]
 800fd9e:	4618      	mov	r0, r3
 800fda0:	f7fd fd2c 	bl	800d7fc <dec_lock>
 800fda4:	4603      	mov	r3, r0
 800fda6:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800fda8:	7bfb      	ldrb	r3, [r7, #15]
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d102      	bne.n	800fdb4 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	2200      	movs	r2, #0
 800fdb2:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 800fdb4:	68bb      	ldr	r3, [r7, #8]
 800fdb6:	2100      	movs	r1, #0
 800fdb8:	4618      	mov	r0, r3
 800fdba:	f7fd fbf7 	bl	800d5ac <unlock_fs>
#endif
	}
	return res;
 800fdbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800fdc0:	4618      	mov	r0, r3
 800fdc2:	3710      	adds	r7, #16
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	bd80      	pop	{r7, pc}

0800fdc8 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800fdc8:	b580      	push	{r7, lr}
 800fdca:	b084      	sub	sp, #16
 800fdcc:	af00      	add	r7, sp, #0
 800fdce:	6078      	str	r0, [r7, #4]
 800fdd0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	f107 0208 	add.w	r2, r7, #8
 800fdd8:	4611      	mov	r1, r2
 800fdda:	4618      	mov	r0, r3
 800fddc:	f7ff f830 	bl	800ee40 <validate>
 800fde0:	4603      	mov	r3, r0
 800fde2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800fde4:	7bfb      	ldrb	r3, [r7, #15]
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d126      	bne.n	800fe38 <f_readdir+0x70>
		if (!fno) {
 800fdea:	683b      	ldr	r3, [r7, #0]
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d106      	bne.n	800fdfe <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800fdf0:	2100      	movs	r1, #0
 800fdf2:	6878      	ldr	r0, [r7, #4]
 800fdf4:	f7fe f926 	bl	800e044 <dir_sdi>
 800fdf8:	4603      	mov	r3, r0
 800fdfa:	73fb      	strb	r3, [r7, #15]
 800fdfc:	e01c      	b.n	800fe38 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800fdfe:	2100      	movs	r1, #0
 800fe00:	6878      	ldr	r0, [r7, #4]
 800fe02:	f7fe fae5 	bl	800e3d0 <dir_read>
 800fe06:	4603      	mov	r3, r0
 800fe08:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800fe0a:	7bfb      	ldrb	r3, [r7, #15]
 800fe0c:	2b04      	cmp	r3, #4
 800fe0e:	d101      	bne.n	800fe14 <f_readdir+0x4c>
 800fe10:	2300      	movs	r3, #0
 800fe12:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800fe14:	7bfb      	ldrb	r3, [r7, #15]
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d10e      	bne.n	800fe38 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800fe1a:	6839      	ldr	r1, [r7, #0]
 800fe1c:	6878      	ldr	r0, [r7, #4]
 800fe1e:	f7fe fbbb 	bl	800e598 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800fe22:	2100      	movs	r1, #0
 800fe24:	6878      	ldr	r0, [r7, #4]
 800fe26:	f7fe f988 	bl	800e13a <dir_next>
 800fe2a:	4603      	mov	r3, r0
 800fe2c:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800fe2e:	7bfb      	ldrb	r3, [r7, #15]
 800fe30:	2b04      	cmp	r3, #4
 800fe32:	d101      	bne.n	800fe38 <f_readdir+0x70>
 800fe34:	2300      	movs	r3, #0
 800fe36:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800fe38:	68bb      	ldr	r3, [r7, #8]
 800fe3a:	7bfa      	ldrb	r2, [r7, #15]
 800fe3c:	4611      	mov	r1, r2
 800fe3e:	4618      	mov	r0, r3
 800fe40:	f7fd fbb4 	bl	800d5ac <unlock_fs>
 800fe44:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe46:	4618      	mov	r0, r3
 800fe48:	3710      	adds	r7, #16
 800fe4a:	46bd      	mov	sp, r7
 800fe4c:	bd80      	pop	{r7, pc}
	...

0800fe50 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800fe50:	b480      	push	{r7}
 800fe52:	b087      	sub	sp, #28
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	60f8      	str	r0, [r7, #12]
 800fe58:	60b9      	str	r1, [r7, #8]
 800fe5a:	4613      	mov	r3, r2
 800fe5c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800fe5e:	2301      	movs	r3, #1
 800fe60:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800fe62:	2300      	movs	r3, #0
 800fe64:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800fe66:	4b1f      	ldr	r3, [pc, #124]	; (800fee4 <FATFS_LinkDriverEx+0x94>)
 800fe68:	7a5b      	ldrb	r3, [r3, #9]
 800fe6a:	b2db      	uxtb	r3, r3
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d131      	bne.n	800fed4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800fe70:	4b1c      	ldr	r3, [pc, #112]	; (800fee4 <FATFS_LinkDriverEx+0x94>)
 800fe72:	7a5b      	ldrb	r3, [r3, #9]
 800fe74:	b2db      	uxtb	r3, r3
 800fe76:	461a      	mov	r2, r3
 800fe78:	4b1a      	ldr	r3, [pc, #104]	; (800fee4 <FATFS_LinkDriverEx+0x94>)
 800fe7a:	2100      	movs	r1, #0
 800fe7c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800fe7e:	4b19      	ldr	r3, [pc, #100]	; (800fee4 <FATFS_LinkDriverEx+0x94>)
 800fe80:	7a5b      	ldrb	r3, [r3, #9]
 800fe82:	b2db      	uxtb	r3, r3
 800fe84:	4a17      	ldr	r2, [pc, #92]	; (800fee4 <FATFS_LinkDriverEx+0x94>)
 800fe86:	009b      	lsls	r3, r3, #2
 800fe88:	4413      	add	r3, r2
 800fe8a:	68fa      	ldr	r2, [r7, #12]
 800fe8c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800fe8e:	4b15      	ldr	r3, [pc, #84]	; (800fee4 <FATFS_LinkDriverEx+0x94>)
 800fe90:	7a5b      	ldrb	r3, [r3, #9]
 800fe92:	b2db      	uxtb	r3, r3
 800fe94:	461a      	mov	r2, r3
 800fe96:	4b13      	ldr	r3, [pc, #76]	; (800fee4 <FATFS_LinkDriverEx+0x94>)
 800fe98:	4413      	add	r3, r2
 800fe9a:	79fa      	ldrb	r2, [r7, #7]
 800fe9c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800fe9e:	4b11      	ldr	r3, [pc, #68]	; (800fee4 <FATFS_LinkDriverEx+0x94>)
 800fea0:	7a5b      	ldrb	r3, [r3, #9]
 800fea2:	b2db      	uxtb	r3, r3
 800fea4:	1c5a      	adds	r2, r3, #1
 800fea6:	b2d1      	uxtb	r1, r2
 800fea8:	4a0e      	ldr	r2, [pc, #56]	; (800fee4 <FATFS_LinkDriverEx+0x94>)
 800feaa:	7251      	strb	r1, [r2, #9]
 800feac:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800feae:	7dbb      	ldrb	r3, [r7, #22]
 800feb0:	3330      	adds	r3, #48	; 0x30
 800feb2:	b2da      	uxtb	r2, r3
 800feb4:	68bb      	ldr	r3, [r7, #8]
 800feb6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800feb8:	68bb      	ldr	r3, [r7, #8]
 800feba:	3301      	adds	r3, #1
 800febc:	223a      	movs	r2, #58	; 0x3a
 800febe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800fec0:	68bb      	ldr	r3, [r7, #8]
 800fec2:	3302      	adds	r3, #2
 800fec4:	222f      	movs	r2, #47	; 0x2f
 800fec6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800fec8:	68bb      	ldr	r3, [r7, #8]
 800feca:	3303      	adds	r3, #3
 800fecc:	2200      	movs	r2, #0
 800fece:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800fed0:	2300      	movs	r3, #0
 800fed2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800fed4:	7dfb      	ldrb	r3, [r7, #23]
}
 800fed6:	4618      	mov	r0, r3
 800fed8:	371c      	adds	r7, #28
 800feda:	46bd      	mov	sp, r7
 800fedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee0:	4770      	bx	lr
 800fee2:	bf00      	nop
 800fee4:	2000042c 	.word	0x2000042c

0800fee8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800fee8:	b580      	push	{r7, lr}
 800feea:	b082      	sub	sp, #8
 800feec:	af00      	add	r7, sp, #0
 800feee:	6078      	str	r0, [r7, #4]
 800fef0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800fef2:	2200      	movs	r2, #0
 800fef4:	6839      	ldr	r1, [r7, #0]
 800fef6:	6878      	ldr	r0, [r7, #4]
 800fef8:	f7ff ffaa 	bl	800fe50 <FATFS_LinkDriverEx>
 800fefc:	4603      	mov	r3, r0
}
 800fefe:	4618      	mov	r0, r3
 800ff00:	3708      	adds	r7, #8
 800ff02:	46bd      	mov	sp, r7
 800ff04:	bd80      	pop	{r7, pc}

0800ff06 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800ff06:	b580      	push	{r7, lr}
 800ff08:	b084      	sub	sp, #16
 800ff0a:	af00      	add	r7, sp, #0
 800ff0c:	4603      	mov	r3, r0
 800ff0e:	6039      	str	r1, [r7, #0]
 800ff10:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800ff12:	2200      	movs	r2, #0
 800ff14:	2101      	movs	r1, #1
 800ff16:	2001      	movs	r0, #1
 800ff18:	f000 f867 	bl	800ffea <osSemaphoreNew>
 800ff1c:	4602      	mov	r2, r0
 800ff1e:	683b      	ldr	r3, [r7, #0]
 800ff20:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800ff22:	683b      	ldr	r3, [r7, #0]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	bf14      	ite	ne
 800ff2a:	2301      	movne	r3, #1
 800ff2c:	2300      	moveq	r3, #0
 800ff2e:	b2db      	uxtb	r3, r3
 800ff30:	60fb      	str	r3, [r7, #12]

    return ret;
 800ff32:	68fb      	ldr	r3, [r7, #12]
}
 800ff34:	4618      	mov	r0, r3
 800ff36:	3710      	adds	r7, #16
 800ff38:	46bd      	mov	sp, r7
 800ff3a:	bd80      	pop	{r7, pc}

0800ff3c <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800ff3c:	b580      	push	{r7, lr}
 800ff3e:	b082      	sub	sp, #8
 800ff40:	af00      	add	r7, sp, #0
 800ff42:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800ff44:	6878      	ldr	r0, [r7, #4]
 800ff46:	f000 f96f 	bl	8010228 <osSemaphoreDelete>
#endif
    return 1;
 800ff4a:	2301      	movs	r3, #1
}
 800ff4c:	4618      	mov	r0, r3
 800ff4e:	3708      	adds	r7, #8
 800ff50:	46bd      	mov	sp, r7
 800ff52:	bd80      	pop	{r7, pc}

0800ff54 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800ff54:	b580      	push	{r7, lr}
 800ff56:	b084      	sub	sp, #16
 800ff58:	af00      	add	r7, sp, #0
 800ff5a:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800ff5c:	2300      	movs	r3, #0
 800ff5e:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800ff60:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800ff64:	6878      	ldr	r0, [r7, #4]
 800ff66:	f000 f8c9 	bl	80100fc <osSemaphoreAcquire>
 800ff6a:	4603      	mov	r3, r0
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d101      	bne.n	800ff74 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800ff70:	2301      	movs	r3, #1
 800ff72:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800ff74:	68fb      	ldr	r3, [r7, #12]
}
 800ff76:	4618      	mov	r0, r3
 800ff78:	3710      	adds	r7, #16
 800ff7a:	46bd      	mov	sp, r7
 800ff7c:	bd80      	pop	{r7, pc}

0800ff7e <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800ff7e:	b580      	push	{r7, lr}
 800ff80:	b082      	sub	sp, #8
 800ff82:	af00      	add	r7, sp, #0
 800ff84:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800ff86:	6878      	ldr	r0, [r7, #4]
 800ff88:	f000 f90a 	bl	80101a0 <osSemaphoreRelease>
#endif
}
 800ff8c:	bf00      	nop
 800ff8e:	3708      	adds	r7, #8
 800ff90:	46bd      	mov	sp, r7
 800ff92:	bd80      	pop	{r7, pc}

0800ff94 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ff94:	b580      	push	{r7, lr}
 800ff96:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ff98:	4b05      	ldr	r3, [pc, #20]	; (800ffb0 <SysTick_Handler+0x1c>)
 800ff9a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ff9c:	f001 fb9a 	bl	80116d4 <xTaskGetSchedulerState>
 800ffa0:	4603      	mov	r3, r0
 800ffa2:	2b01      	cmp	r3, #1
 800ffa4:	d001      	beq.n	800ffaa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ffa6:	f001 fe17 	bl	8011bd8 <xPortSysTickHandler>
  }
}
 800ffaa:	bf00      	nop
 800ffac:	bd80      	pop	{r7, pc}
 800ffae:	bf00      	nop
 800ffb0:	e000e010 	.word	0xe000e010

0800ffb4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ffb4:	b580      	push	{r7, lr}
 800ffb6:	b084      	sub	sp, #16
 800ffb8:	af00      	add	r7, sp, #0
 800ffba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ffbc:	f3ef 8305 	mrs	r3, IPSR
 800ffc0:	60bb      	str	r3, [r7, #8]
  return(result);
 800ffc2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d003      	beq.n	800ffd0 <osDelay+0x1c>
    stat = osErrorISR;
 800ffc8:	f06f 0305 	mvn.w	r3, #5
 800ffcc:	60fb      	str	r3, [r7, #12]
 800ffce:	e007      	b.n	800ffe0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ffd0:	2300      	movs	r3, #0
 800ffd2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d002      	beq.n	800ffe0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800ffda:	6878      	ldr	r0, [r7, #4]
 800ffdc:	f001 f850 	bl	8011080 <vTaskDelay>
    }
  }

  return (stat);
 800ffe0:	68fb      	ldr	r3, [r7, #12]
}
 800ffe2:	4618      	mov	r0, r3
 800ffe4:	3710      	adds	r7, #16
 800ffe6:	46bd      	mov	sp, r7
 800ffe8:	bd80      	pop	{r7, pc}

0800ffea <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800ffea:	b580      	push	{r7, lr}
 800ffec:	b08a      	sub	sp, #40	; 0x28
 800ffee:	af02      	add	r7, sp, #8
 800fff0:	60f8      	str	r0, [r7, #12]
 800fff2:	60b9      	str	r1, [r7, #8]
 800fff4:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800fff6:	2300      	movs	r3, #0
 800fff8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fffa:	f3ef 8305 	mrs	r3, IPSR
 800fffe:	613b      	str	r3, [r7, #16]
  return(result);
 8010000:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8010002:	2b00      	cmp	r3, #0
 8010004:	d175      	bne.n	80100f2 <osSemaphoreNew+0x108>
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	2b00      	cmp	r3, #0
 801000a:	d072      	beq.n	80100f2 <osSemaphoreNew+0x108>
 801000c:	68ba      	ldr	r2, [r7, #8]
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	429a      	cmp	r2, r3
 8010012:	d86e      	bhi.n	80100f2 <osSemaphoreNew+0x108>
    mem = -1;
 8010014:	f04f 33ff 	mov.w	r3, #4294967295
 8010018:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	2b00      	cmp	r3, #0
 801001e:	d015      	beq.n	801004c <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	689b      	ldr	r3, [r3, #8]
 8010024:	2b00      	cmp	r3, #0
 8010026:	d006      	beq.n	8010036 <osSemaphoreNew+0x4c>
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	68db      	ldr	r3, [r3, #12]
 801002c:	2b4f      	cmp	r3, #79	; 0x4f
 801002e:	d902      	bls.n	8010036 <osSemaphoreNew+0x4c>
        mem = 1;
 8010030:	2301      	movs	r3, #1
 8010032:	61bb      	str	r3, [r7, #24]
 8010034:	e00c      	b.n	8010050 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	689b      	ldr	r3, [r3, #8]
 801003a:	2b00      	cmp	r3, #0
 801003c:	d108      	bne.n	8010050 <osSemaphoreNew+0x66>
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	68db      	ldr	r3, [r3, #12]
 8010042:	2b00      	cmp	r3, #0
 8010044:	d104      	bne.n	8010050 <osSemaphoreNew+0x66>
          mem = 0;
 8010046:	2300      	movs	r3, #0
 8010048:	61bb      	str	r3, [r7, #24]
 801004a:	e001      	b.n	8010050 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 801004c:	2300      	movs	r3, #0
 801004e:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8010050:	69bb      	ldr	r3, [r7, #24]
 8010052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010056:	d04c      	beq.n	80100f2 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	2b01      	cmp	r3, #1
 801005c:	d128      	bne.n	80100b0 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 801005e:	69bb      	ldr	r3, [r7, #24]
 8010060:	2b01      	cmp	r3, #1
 8010062:	d10a      	bne.n	801007a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	689b      	ldr	r3, [r3, #8]
 8010068:	2203      	movs	r2, #3
 801006a:	9200      	str	r2, [sp, #0]
 801006c:	2200      	movs	r2, #0
 801006e:	2100      	movs	r1, #0
 8010070:	2001      	movs	r0, #1
 8010072:	f000 fa0d 	bl	8010490 <xQueueGenericCreateStatic>
 8010076:	61f8      	str	r0, [r7, #28]
 8010078:	e005      	b.n	8010086 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 801007a:	2203      	movs	r2, #3
 801007c:	2100      	movs	r1, #0
 801007e:	2001      	movs	r0, #1
 8010080:	f000 fa7e 	bl	8010580 <xQueueGenericCreate>
 8010084:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8010086:	69fb      	ldr	r3, [r7, #28]
 8010088:	2b00      	cmp	r3, #0
 801008a:	d022      	beq.n	80100d2 <osSemaphoreNew+0xe8>
 801008c:	68bb      	ldr	r3, [r7, #8]
 801008e:	2b00      	cmp	r3, #0
 8010090:	d01f      	beq.n	80100d2 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8010092:	2300      	movs	r3, #0
 8010094:	2200      	movs	r2, #0
 8010096:	2100      	movs	r1, #0
 8010098:	69f8      	ldr	r0, [r7, #28]
 801009a:	f000 fb39 	bl	8010710 <xQueueGenericSend>
 801009e:	4603      	mov	r3, r0
 80100a0:	2b01      	cmp	r3, #1
 80100a2:	d016      	beq.n	80100d2 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80100a4:	69f8      	ldr	r0, [r7, #28]
 80100a6:	f000 fe4b 	bl	8010d40 <vQueueDelete>
            hSemaphore = NULL;
 80100aa:	2300      	movs	r3, #0
 80100ac:	61fb      	str	r3, [r7, #28]
 80100ae:	e010      	b.n	80100d2 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80100b0:	69bb      	ldr	r3, [r7, #24]
 80100b2:	2b01      	cmp	r3, #1
 80100b4:	d108      	bne.n	80100c8 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	689b      	ldr	r3, [r3, #8]
 80100ba:	461a      	mov	r2, r3
 80100bc:	68b9      	ldr	r1, [r7, #8]
 80100be:	68f8      	ldr	r0, [r7, #12]
 80100c0:	f000 fabb 	bl	801063a <xQueueCreateCountingSemaphoreStatic>
 80100c4:	61f8      	str	r0, [r7, #28]
 80100c6:	e004      	b.n	80100d2 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80100c8:	68b9      	ldr	r1, [r7, #8]
 80100ca:	68f8      	ldr	r0, [r7, #12]
 80100cc:	f000 faec 	bl	80106a8 <xQueueCreateCountingSemaphore>
 80100d0:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80100d2:	69fb      	ldr	r3, [r7, #28]
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d00c      	beq.n	80100f2 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d003      	beq.n	80100e6 <osSemaphoreNew+0xfc>
          name = attr->name;
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	617b      	str	r3, [r7, #20]
 80100e4:	e001      	b.n	80100ea <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80100e6:	2300      	movs	r3, #0
 80100e8:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80100ea:	6979      	ldr	r1, [r7, #20]
 80100ec:	69f8      	ldr	r0, [r7, #28]
 80100ee:	f000 ff73 	bl	8010fd8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80100f2:	69fb      	ldr	r3, [r7, #28]
}
 80100f4:	4618      	mov	r0, r3
 80100f6:	3720      	adds	r7, #32
 80100f8:	46bd      	mov	sp, r7
 80100fa:	bd80      	pop	{r7, pc}

080100fc <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80100fc:	b580      	push	{r7, lr}
 80100fe:	b086      	sub	sp, #24
 8010100:	af00      	add	r7, sp, #0
 8010102:	6078      	str	r0, [r7, #4]
 8010104:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 801010a:	2300      	movs	r3, #0
 801010c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 801010e:	693b      	ldr	r3, [r7, #16]
 8010110:	2b00      	cmp	r3, #0
 8010112:	d103      	bne.n	801011c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8010114:	f06f 0303 	mvn.w	r3, #3
 8010118:	617b      	str	r3, [r7, #20]
 801011a:	e039      	b.n	8010190 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801011c:	f3ef 8305 	mrs	r3, IPSR
 8010120:	60fb      	str	r3, [r7, #12]
  return(result);
 8010122:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8010124:	2b00      	cmp	r3, #0
 8010126:	d022      	beq.n	801016e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8010128:	683b      	ldr	r3, [r7, #0]
 801012a:	2b00      	cmp	r3, #0
 801012c:	d003      	beq.n	8010136 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 801012e:	f06f 0303 	mvn.w	r3, #3
 8010132:	617b      	str	r3, [r7, #20]
 8010134:	e02c      	b.n	8010190 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8010136:	2300      	movs	r3, #0
 8010138:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 801013a:	f107 0308 	add.w	r3, r7, #8
 801013e:	461a      	mov	r2, r3
 8010140:	2100      	movs	r1, #0
 8010142:	6938      	ldr	r0, [r7, #16]
 8010144:	f000 fd7c 	bl	8010c40 <xQueueReceiveFromISR>
 8010148:	4603      	mov	r3, r0
 801014a:	2b01      	cmp	r3, #1
 801014c:	d003      	beq.n	8010156 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 801014e:	f06f 0302 	mvn.w	r3, #2
 8010152:	617b      	str	r3, [r7, #20]
 8010154:	e01c      	b.n	8010190 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8010156:	68bb      	ldr	r3, [r7, #8]
 8010158:	2b00      	cmp	r3, #0
 801015a:	d019      	beq.n	8010190 <osSemaphoreAcquire+0x94>
 801015c:	4b0f      	ldr	r3, [pc, #60]	; (801019c <osSemaphoreAcquire+0xa0>)
 801015e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010162:	601a      	str	r2, [r3, #0]
 8010164:	f3bf 8f4f 	dsb	sy
 8010168:	f3bf 8f6f 	isb	sy
 801016c:	e010      	b.n	8010190 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 801016e:	6839      	ldr	r1, [r7, #0]
 8010170:	6938      	ldr	r0, [r7, #16]
 8010172:	f000 fc59 	bl	8010a28 <xQueueSemaphoreTake>
 8010176:	4603      	mov	r3, r0
 8010178:	2b01      	cmp	r3, #1
 801017a:	d009      	beq.n	8010190 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 801017c:	683b      	ldr	r3, [r7, #0]
 801017e:	2b00      	cmp	r3, #0
 8010180:	d003      	beq.n	801018a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8010182:	f06f 0301 	mvn.w	r3, #1
 8010186:	617b      	str	r3, [r7, #20]
 8010188:	e002      	b.n	8010190 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 801018a:	f06f 0302 	mvn.w	r3, #2
 801018e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8010190:	697b      	ldr	r3, [r7, #20]
}
 8010192:	4618      	mov	r0, r3
 8010194:	3718      	adds	r7, #24
 8010196:	46bd      	mov	sp, r7
 8010198:	bd80      	pop	{r7, pc}
 801019a:	bf00      	nop
 801019c:	e000ed04 	.word	0xe000ed04

080101a0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80101a0:	b580      	push	{r7, lr}
 80101a2:	b086      	sub	sp, #24
 80101a4:	af00      	add	r7, sp, #0
 80101a6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80101ac:	2300      	movs	r3, #0
 80101ae:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80101b0:	693b      	ldr	r3, [r7, #16]
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d103      	bne.n	80101be <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80101b6:	f06f 0303 	mvn.w	r3, #3
 80101ba:	617b      	str	r3, [r7, #20]
 80101bc:	e02c      	b.n	8010218 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80101be:	f3ef 8305 	mrs	r3, IPSR
 80101c2:	60fb      	str	r3, [r7, #12]
  return(result);
 80101c4:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d01a      	beq.n	8010200 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80101ca:	2300      	movs	r3, #0
 80101cc:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80101ce:	f107 0308 	add.w	r3, r7, #8
 80101d2:	4619      	mov	r1, r3
 80101d4:	6938      	ldr	r0, [r7, #16]
 80101d6:	f000 fb99 	bl	801090c <xQueueGiveFromISR>
 80101da:	4603      	mov	r3, r0
 80101dc:	2b01      	cmp	r3, #1
 80101de:	d003      	beq.n	80101e8 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80101e0:	f06f 0302 	mvn.w	r3, #2
 80101e4:	617b      	str	r3, [r7, #20]
 80101e6:	e017      	b.n	8010218 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80101e8:	68bb      	ldr	r3, [r7, #8]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d014      	beq.n	8010218 <osSemaphoreRelease+0x78>
 80101ee:	4b0d      	ldr	r3, [pc, #52]	; (8010224 <osSemaphoreRelease+0x84>)
 80101f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80101f4:	601a      	str	r2, [r3, #0]
 80101f6:	f3bf 8f4f 	dsb	sy
 80101fa:	f3bf 8f6f 	isb	sy
 80101fe:	e00b      	b.n	8010218 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8010200:	2300      	movs	r3, #0
 8010202:	2200      	movs	r2, #0
 8010204:	2100      	movs	r1, #0
 8010206:	6938      	ldr	r0, [r7, #16]
 8010208:	f000 fa82 	bl	8010710 <xQueueGenericSend>
 801020c:	4603      	mov	r3, r0
 801020e:	2b01      	cmp	r3, #1
 8010210:	d002      	beq.n	8010218 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8010212:	f06f 0302 	mvn.w	r3, #2
 8010216:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8010218:	697b      	ldr	r3, [r7, #20]
}
 801021a:	4618      	mov	r0, r3
 801021c:	3718      	adds	r7, #24
 801021e:	46bd      	mov	sp, r7
 8010220:	bd80      	pop	{r7, pc}
 8010222:	bf00      	nop
 8010224:	e000ed04 	.word	0xe000ed04

08010228 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8010228:	b580      	push	{r7, lr}
 801022a:	b086      	sub	sp, #24
 801022c:	af00      	add	r7, sp, #0
 801022e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010234:	f3ef 8305 	mrs	r3, IPSR
 8010238:	60fb      	str	r3, [r7, #12]
  return(result);
 801023a:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 801023c:	2b00      	cmp	r3, #0
 801023e:	d003      	beq.n	8010248 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8010240:	f06f 0305 	mvn.w	r3, #5
 8010244:	617b      	str	r3, [r7, #20]
 8010246:	e00e      	b.n	8010266 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8010248:	693b      	ldr	r3, [r7, #16]
 801024a:	2b00      	cmp	r3, #0
 801024c:	d103      	bne.n	8010256 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 801024e:	f06f 0303 	mvn.w	r3, #3
 8010252:	617b      	str	r3, [r7, #20]
 8010254:	e007      	b.n	8010266 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8010256:	6938      	ldr	r0, [r7, #16]
 8010258:	f000 fee8 	bl	801102c <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 801025c:	2300      	movs	r3, #0
 801025e:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8010260:	6938      	ldr	r0, [r7, #16]
 8010262:	f000 fd6d 	bl	8010d40 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8010266:	697b      	ldr	r3, [r7, #20]
}
 8010268:	4618      	mov	r0, r3
 801026a:	3718      	adds	r7, #24
 801026c:	46bd      	mov	sp, r7
 801026e:	bd80      	pop	{r7, pc}

08010270 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010270:	b480      	push	{r7}
 8010272:	b083      	sub	sp, #12
 8010274:	af00      	add	r7, sp, #0
 8010276:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	f103 0208 	add.w	r2, r3, #8
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	f04f 32ff 	mov.w	r2, #4294967295
 8010288:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	f103 0208 	add.w	r2, r3, #8
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	f103 0208 	add.w	r2, r3, #8
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	2200      	movs	r2, #0
 80102a2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80102a4:	bf00      	nop
 80102a6:	370c      	adds	r7, #12
 80102a8:	46bd      	mov	sp, r7
 80102aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ae:	4770      	bx	lr

080102b0 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80102b0:	b480      	push	{r7}
 80102b2:	b085      	sub	sp, #20
 80102b4:	af00      	add	r7, sp, #0
 80102b6:	6078      	str	r0, [r7, #4]
 80102b8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	685b      	ldr	r3, [r3, #4]
 80102be:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80102c0:	683b      	ldr	r3, [r7, #0]
 80102c2:	68fa      	ldr	r2, [r7, #12]
 80102c4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	689a      	ldr	r2, [r3, #8]
 80102ca:	683b      	ldr	r3, [r7, #0]
 80102cc:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	689b      	ldr	r3, [r3, #8]
 80102d2:	683a      	ldr	r2, [r7, #0]
 80102d4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80102d6:	68fb      	ldr	r3, [r7, #12]
 80102d8:	683a      	ldr	r2, [r7, #0]
 80102da:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80102dc:	683b      	ldr	r3, [r7, #0]
 80102de:	687a      	ldr	r2, [r7, #4]
 80102e0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	1c5a      	adds	r2, r3, #1
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	601a      	str	r2, [r3, #0]
}
 80102ec:	bf00      	nop
 80102ee:	3714      	adds	r7, #20
 80102f0:	46bd      	mov	sp, r7
 80102f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f6:	4770      	bx	lr

080102f8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80102f8:	b480      	push	{r7}
 80102fa:	b085      	sub	sp, #20
 80102fc:	af00      	add	r7, sp, #0
 80102fe:	6078      	str	r0, [r7, #4]
 8010300:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010302:	683b      	ldr	r3, [r7, #0]
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010308:	68bb      	ldr	r3, [r7, #8]
 801030a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801030e:	d103      	bne.n	8010318 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	691b      	ldr	r3, [r3, #16]
 8010314:	60fb      	str	r3, [r7, #12]
 8010316:	e00c      	b.n	8010332 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	3308      	adds	r3, #8
 801031c:	60fb      	str	r3, [r7, #12]
 801031e:	e002      	b.n	8010326 <vListInsert+0x2e>
 8010320:	68fb      	ldr	r3, [r7, #12]
 8010322:	685b      	ldr	r3, [r3, #4]
 8010324:	60fb      	str	r3, [r7, #12]
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	685b      	ldr	r3, [r3, #4]
 801032a:	681b      	ldr	r3, [r3, #0]
 801032c:	68ba      	ldr	r2, [r7, #8]
 801032e:	429a      	cmp	r2, r3
 8010330:	d2f6      	bcs.n	8010320 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	685a      	ldr	r2, [r3, #4]
 8010336:	683b      	ldr	r3, [r7, #0]
 8010338:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801033a:	683b      	ldr	r3, [r7, #0]
 801033c:	685b      	ldr	r3, [r3, #4]
 801033e:	683a      	ldr	r2, [r7, #0]
 8010340:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010342:	683b      	ldr	r3, [r7, #0]
 8010344:	68fa      	ldr	r2, [r7, #12]
 8010346:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010348:	68fb      	ldr	r3, [r7, #12]
 801034a:	683a      	ldr	r2, [r7, #0]
 801034c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801034e:	683b      	ldr	r3, [r7, #0]
 8010350:	687a      	ldr	r2, [r7, #4]
 8010352:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	681b      	ldr	r3, [r3, #0]
 8010358:	1c5a      	adds	r2, r3, #1
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	601a      	str	r2, [r3, #0]
}
 801035e:	bf00      	nop
 8010360:	3714      	adds	r7, #20
 8010362:	46bd      	mov	sp, r7
 8010364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010368:	4770      	bx	lr

0801036a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801036a:	b480      	push	{r7}
 801036c:	b085      	sub	sp, #20
 801036e:	af00      	add	r7, sp, #0
 8010370:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	691b      	ldr	r3, [r3, #16]
 8010376:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	685b      	ldr	r3, [r3, #4]
 801037c:	687a      	ldr	r2, [r7, #4]
 801037e:	6892      	ldr	r2, [r2, #8]
 8010380:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	689b      	ldr	r3, [r3, #8]
 8010386:	687a      	ldr	r2, [r7, #4]
 8010388:	6852      	ldr	r2, [r2, #4]
 801038a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	685b      	ldr	r3, [r3, #4]
 8010390:	687a      	ldr	r2, [r7, #4]
 8010392:	429a      	cmp	r2, r3
 8010394:	d103      	bne.n	801039e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	689a      	ldr	r2, [r3, #8]
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	2200      	movs	r2, #0
 80103a2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80103a4:	68fb      	ldr	r3, [r7, #12]
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	1e5a      	subs	r2, r3, #1
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80103ae:	68fb      	ldr	r3, [r7, #12]
 80103b0:	681b      	ldr	r3, [r3, #0]
}
 80103b2:	4618      	mov	r0, r3
 80103b4:	3714      	adds	r7, #20
 80103b6:	46bd      	mov	sp, r7
 80103b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103bc:	4770      	bx	lr
	...

080103c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80103c0:	b580      	push	{r7, lr}
 80103c2:	b084      	sub	sp, #16
 80103c4:	af00      	add	r7, sp, #0
 80103c6:	6078      	str	r0, [r7, #4]
 80103c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d10a      	bne.n	80103ea <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80103d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103d8:	f383 8811 	msr	BASEPRI, r3
 80103dc:	f3bf 8f6f 	isb	sy
 80103e0:	f3bf 8f4f 	dsb	sy
 80103e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80103e6:	bf00      	nop
 80103e8:	e7fe      	b.n	80103e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80103ea:	f001 fb65 	bl	8011ab8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80103ee:	68fb      	ldr	r3, [r7, #12]
 80103f0:	681a      	ldr	r2, [r3, #0]
 80103f2:	68fb      	ldr	r3, [r7, #12]
 80103f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80103f6:	68f9      	ldr	r1, [r7, #12]
 80103f8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80103fa:	fb01 f303 	mul.w	r3, r1, r3
 80103fe:	441a      	add	r2, r3
 8010400:	68fb      	ldr	r3, [r7, #12]
 8010402:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010404:	68fb      	ldr	r3, [r7, #12]
 8010406:	2200      	movs	r2, #0
 8010408:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801040a:	68fb      	ldr	r3, [r7, #12]
 801040c:	681a      	ldr	r2, [r3, #0]
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010412:	68fb      	ldr	r3, [r7, #12]
 8010414:	681a      	ldr	r2, [r3, #0]
 8010416:	68fb      	ldr	r3, [r7, #12]
 8010418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801041a:	3b01      	subs	r3, #1
 801041c:	68f9      	ldr	r1, [r7, #12]
 801041e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010420:	fb01 f303 	mul.w	r3, r1, r3
 8010424:	441a      	add	r2, r3
 8010426:	68fb      	ldr	r3, [r7, #12]
 8010428:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801042a:	68fb      	ldr	r3, [r7, #12]
 801042c:	22ff      	movs	r2, #255	; 0xff
 801042e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010432:	68fb      	ldr	r3, [r7, #12]
 8010434:	22ff      	movs	r2, #255	; 0xff
 8010436:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 801043a:	683b      	ldr	r3, [r7, #0]
 801043c:	2b00      	cmp	r3, #0
 801043e:	d114      	bne.n	801046a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010440:	68fb      	ldr	r3, [r7, #12]
 8010442:	691b      	ldr	r3, [r3, #16]
 8010444:	2b00      	cmp	r3, #0
 8010446:	d01a      	beq.n	801047e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010448:	68fb      	ldr	r3, [r7, #12]
 801044a:	3310      	adds	r3, #16
 801044c:	4618      	mov	r0, r3
 801044e:	f001 f839 	bl	80114c4 <xTaskRemoveFromEventList>
 8010452:	4603      	mov	r3, r0
 8010454:	2b00      	cmp	r3, #0
 8010456:	d012      	beq.n	801047e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010458:	4b0c      	ldr	r3, [pc, #48]	; (801048c <xQueueGenericReset+0xcc>)
 801045a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801045e:	601a      	str	r2, [r3, #0]
 8010460:	f3bf 8f4f 	dsb	sy
 8010464:	f3bf 8f6f 	isb	sy
 8010468:	e009      	b.n	801047e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801046a:	68fb      	ldr	r3, [r7, #12]
 801046c:	3310      	adds	r3, #16
 801046e:	4618      	mov	r0, r3
 8010470:	f7ff fefe 	bl	8010270 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010474:	68fb      	ldr	r3, [r7, #12]
 8010476:	3324      	adds	r3, #36	; 0x24
 8010478:	4618      	mov	r0, r3
 801047a:	f7ff fef9 	bl	8010270 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801047e:	f001 fb4b 	bl	8011b18 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010482:	2301      	movs	r3, #1
}
 8010484:	4618      	mov	r0, r3
 8010486:	3710      	adds	r7, #16
 8010488:	46bd      	mov	sp, r7
 801048a:	bd80      	pop	{r7, pc}
 801048c:	e000ed04 	.word	0xe000ed04

08010490 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010490:	b580      	push	{r7, lr}
 8010492:	b08e      	sub	sp, #56	; 0x38
 8010494:	af02      	add	r7, sp, #8
 8010496:	60f8      	str	r0, [r7, #12]
 8010498:	60b9      	str	r1, [r7, #8]
 801049a:	607a      	str	r2, [r7, #4]
 801049c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d10a      	bne.n	80104ba <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80104a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104a8:	f383 8811 	msr	BASEPRI, r3
 80104ac:	f3bf 8f6f 	isb	sy
 80104b0:	f3bf 8f4f 	dsb	sy
 80104b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80104b6:	bf00      	nop
 80104b8:	e7fe      	b.n	80104b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80104ba:	683b      	ldr	r3, [r7, #0]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d10a      	bne.n	80104d6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80104c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104c4:	f383 8811 	msr	BASEPRI, r3
 80104c8:	f3bf 8f6f 	isb	sy
 80104cc:	f3bf 8f4f 	dsb	sy
 80104d0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80104d2:	bf00      	nop
 80104d4:	e7fe      	b.n	80104d4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d002      	beq.n	80104e2 <xQueueGenericCreateStatic+0x52>
 80104dc:	68bb      	ldr	r3, [r7, #8]
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d001      	beq.n	80104e6 <xQueueGenericCreateStatic+0x56>
 80104e2:	2301      	movs	r3, #1
 80104e4:	e000      	b.n	80104e8 <xQueueGenericCreateStatic+0x58>
 80104e6:	2300      	movs	r3, #0
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d10a      	bne.n	8010502 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80104ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104f0:	f383 8811 	msr	BASEPRI, r3
 80104f4:	f3bf 8f6f 	isb	sy
 80104f8:	f3bf 8f4f 	dsb	sy
 80104fc:	623b      	str	r3, [r7, #32]
}
 80104fe:	bf00      	nop
 8010500:	e7fe      	b.n	8010500 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	2b00      	cmp	r3, #0
 8010506:	d102      	bne.n	801050e <xQueueGenericCreateStatic+0x7e>
 8010508:	68bb      	ldr	r3, [r7, #8]
 801050a:	2b00      	cmp	r3, #0
 801050c:	d101      	bne.n	8010512 <xQueueGenericCreateStatic+0x82>
 801050e:	2301      	movs	r3, #1
 8010510:	e000      	b.n	8010514 <xQueueGenericCreateStatic+0x84>
 8010512:	2300      	movs	r3, #0
 8010514:	2b00      	cmp	r3, #0
 8010516:	d10a      	bne.n	801052e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8010518:	f04f 0350 	mov.w	r3, #80	; 0x50
 801051c:	f383 8811 	msr	BASEPRI, r3
 8010520:	f3bf 8f6f 	isb	sy
 8010524:	f3bf 8f4f 	dsb	sy
 8010528:	61fb      	str	r3, [r7, #28]
}
 801052a:	bf00      	nop
 801052c:	e7fe      	b.n	801052c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801052e:	2350      	movs	r3, #80	; 0x50
 8010530:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8010532:	697b      	ldr	r3, [r7, #20]
 8010534:	2b50      	cmp	r3, #80	; 0x50
 8010536:	d00a      	beq.n	801054e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8010538:	f04f 0350 	mov.w	r3, #80	; 0x50
 801053c:	f383 8811 	msr	BASEPRI, r3
 8010540:	f3bf 8f6f 	isb	sy
 8010544:	f3bf 8f4f 	dsb	sy
 8010548:	61bb      	str	r3, [r7, #24]
}
 801054a:	bf00      	nop
 801054c:	e7fe      	b.n	801054c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801054e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010550:	683b      	ldr	r3, [r7, #0]
 8010552:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8010554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010556:	2b00      	cmp	r3, #0
 8010558:	d00d      	beq.n	8010576 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801055a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801055c:	2201      	movs	r2, #1
 801055e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010562:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8010566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010568:	9300      	str	r3, [sp, #0]
 801056a:	4613      	mov	r3, r2
 801056c:	687a      	ldr	r2, [r7, #4]
 801056e:	68b9      	ldr	r1, [r7, #8]
 8010570:	68f8      	ldr	r0, [r7, #12]
 8010572:	f000 f83f 	bl	80105f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8010578:	4618      	mov	r0, r3
 801057a:	3730      	adds	r7, #48	; 0x30
 801057c:	46bd      	mov	sp, r7
 801057e:	bd80      	pop	{r7, pc}

08010580 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8010580:	b580      	push	{r7, lr}
 8010582:	b08a      	sub	sp, #40	; 0x28
 8010584:	af02      	add	r7, sp, #8
 8010586:	60f8      	str	r0, [r7, #12]
 8010588:	60b9      	str	r1, [r7, #8]
 801058a:	4613      	mov	r3, r2
 801058c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	2b00      	cmp	r3, #0
 8010592:	d10a      	bne.n	80105aa <xQueueGenericCreate+0x2a>
	__asm volatile
 8010594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010598:	f383 8811 	msr	BASEPRI, r3
 801059c:	f3bf 8f6f 	isb	sy
 80105a0:	f3bf 8f4f 	dsb	sy
 80105a4:	613b      	str	r3, [r7, #16]
}
 80105a6:	bf00      	nop
 80105a8:	e7fe      	b.n	80105a8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	68ba      	ldr	r2, [r7, #8]
 80105ae:	fb02 f303 	mul.w	r3, r2, r3
 80105b2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80105b4:	69fb      	ldr	r3, [r7, #28]
 80105b6:	3350      	adds	r3, #80	; 0x50
 80105b8:	4618      	mov	r0, r3
 80105ba:	f001 fb6f 	bl	8011c9c <pvPortMalloc>
 80105be:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80105c0:	69bb      	ldr	r3, [r7, #24]
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	d011      	beq.n	80105ea <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80105c6:	69bb      	ldr	r3, [r7, #24]
 80105c8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80105ca:	697b      	ldr	r3, [r7, #20]
 80105cc:	3350      	adds	r3, #80	; 0x50
 80105ce:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80105d0:	69bb      	ldr	r3, [r7, #24]
 80105d2:	2200      	movs	r2, #0
 80105d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80105d8:	79fa      	ldrb	r2, [r7, #7]
 80105da:	69bb      	ldr	r3, [r7, #24]
 80105dc:	9300      	str	r3, [sp, #0]
 80105de:	4613      	mov	r3, r2
 80105e0:	697a      	ldr	r2, [r7, #20]
 80105e2:	68b9      	ldr	r1, [r7, #8]
 80105e4:	68f8      	ldr	r0, [r7, #12]
 80105e6:	f000 f805 	bl	80105f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80105ea:	69bb      	ldr	r3, [r7, #24]
	}
 80105ec:	4618      	mov	r0, r3
 80105ee:	3720      	adds	r7, #32
 80105f0:	46bd      	mov	sp, r7
 80105f2:	bd80      	pop	{r7, pc}

080105f4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80105f4:	b580      	push	{r7, lr}
 80105f6:	b084      	sub	sp, #16
 80105f8:	af00      	add	r7, sp, #0
 80105fa:	60f8      	str	r0, [r7, #12]
 80105fc:	60b9      	str	r1, [r7, #8]
 80105fe:	607a      	str	r2, [r7, #4]
 8010600:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010602:	68bb      	ldr	r3, [r7, #8]
 8010604:	2b00      	cmp	r3, #0
 8010606:	d103      	bne.n	8010610 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010608:	69bb      	ldr	r3, [r7, #24]
 801060a:	69ba      	ldr	r2, [r7, #24]
 801060c:	601a      	str	r2, [r3, #0]
 801060e:	e002      	b.n	8010616 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010610:	69bb      	ldr	r3, [r7, #24]
 8010612:	687a      	ldr	r2, [r7, #4]
 8010614:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010616:	69bb      	ldr	r3, [r7, #24]
 8010618:	68fa      	ldr	r2, [r7, #12]
 801061a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 801061c:	69bb      	ldr	r3, [r7, #24]
 801061e:	68ba      	ldr	r2, [r7, #8]
 8010620:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010622:	2101      	movs	r1, #1
 8010624:	69b8      	ldr	r0, [r7, #24]
 8010626:	f7ff fecb 	bl	80103c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 801062a:	69bb      	ldr	r3, [r7, #24]
 801062c:	78fa      	ldrb	r2, [r7, #3]
 801062e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010632:	bf00      	nop
 8010634:	3710      	adds	r7, #16
 8010636:	46bd      	mov	sp, r7
 8010638:	bd80      	pop	{r7, pc}

0801063a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 801063a:	b580      	push	{r7, lr}
 801063c:	b08a      	sub	sp, #40	; 0x28
 801063e:	af02      	add	r7, sp, #8
 8010640:	60f8      	str	r0, [r7, #12]
 8010642:	60b9      	str	r1, [r7, #8]
 8010644:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8010646:	68fb      	ldr	r3, [r7, #12]
 8010648:	2b00      	cmp	r3, #0
 801064a:	d10a      	bne.n	8010662 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 801064c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010650:	f383 8811 	msr	BASEPRI, r3
 8010654:	f3bf 8f6f 	isb	sy
 8010658:	f3bf 8f4f 	dsb	sy
 801065c:	61bb      	str	r3, [r7, #24]
}
 801065e:	bf00      	nop
 8010660:	e7fe      	b.n	8010660 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8010662:	68ba      	ldr	r2, [r7, #8]
 8010664:	68fb      	ldr	r3, [r7, #12]
 8010666:	429a      	cmp	r2, r3
 8010668:	d90a      	bls.n	8010680 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 801066a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801066e:	f383 8811 	msr	BASEPRI, r3
 8010672:	f3bf 8f6f 	isb	sy
 8010676:	f3bf 8f4f 	dsb	sy
 801067a:	617b      	str	r3, [r7, #20]
}
 801067c:	bf00      	nop
 801067e:	e7fe      	b.n	801067e <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8010680:	2302      	movs	r3, #2
 8010682:	9300      	str	r3, [sp, #0]
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	2200      	movs	r2, #0
 8010688:	2100      	movs	r1, #0
 801068a:	68f8      	ldr	r0, [r7, #12]
 801068c:	f7ff ff00 	bl	8010490 <xQueueGenericCreateStatic>
 8010690:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8010692:	69fb      	ldr	r3, [r7, #28]
 8010694:	2b00      	cmp	r3, #0
 8010696:	d002      	beq.n	801069e <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010698:	69fb      	ldr	r3, [r7, #28]
 801069a:	68ba      	ldr	r2, [r7, #8]
 801069c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801069e:	69fb      	ldr	r3, [r7, #28]
	}
 80106a0:	4618      	mov	r0, r3
 80106a2:	3720      	adds	r7, #32
 80106a4:	46bd      	mov	sp, r7
 80106a6:	bd80      	pop	{r7, pc}

080106a8 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80106a8:	b580      	push	{r7, lr}
 80106aa:	b086      	sub	sp, #24
 80106ac:	af00      	add	r7, sp, #0
 80106ae:	6078      	str	r0, [r7, #4]
 80106b0:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	d10a      	bne.n	80106ce <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80106b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106bc:	f383 8811 	msr	BASEPRI, r3
 80106c0:	f3bf 8f6f 	isb	sy
 80106c4:	f3bf 8f4f 	dsb	sy
 80106c8:	613b      	str	r3, [r7, #16]
}
 80106ca:	bf00      	nop
 80106cc:	e7fe      	b.n	80106cc <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80106ce:	683a      	ldr	r2, [r7, #0]
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	429a      	cmp	r2, r3
 80106d4:	d90a      	bls.n	80106ec <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80106d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106da:	f383 8811 	msr	BASEPRI, r3
 80106de:	f3bf 8f6f 	isb	sy
 80106e2:	f3bf 8f4f 	dsb	sy
 80106e6:	60fb      	str	r3, [r7, #12]
}
 80106e8:	bf00      	nop
 80106ea:	e7fe      	b.n	80106ea <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80106ec:	2202      	movs	r2, #2
 80106ee:	2100      	movs	r1, #0
 80106f0:	6878      	ldr	r0, [r7, #4]
 80106f2:	f7ff ff45 	bl	8010580 <xQueueGenericCreate>
 80106f6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80106f8:	697b      	ldr	r3, [r7, #20]
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d002      	beq.n	8010704 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80106fe:	697b      	ldr	r3, [r7, #20]
 8010700:	683a      	ldr	r2, [r7, #0]
 8010702:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8010704:	697b      	ldr	r3, [r7, #20]
	}
 8010706:	4618      	mov	r0, r3
 8010708:	3718      	adds	r7, #24
 801070a:	46bd      	mov	sp, r7
 801070c:	bd80      	pop	{r7, pc}
	...

08010710 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010710:	b580      	push	{r7, lr}
 8010712:	b08e      	sub	sp, #56	; 0x38
 8010714:	af00      	add	r7, sp, #0
 8010716:	60f8      	str	r0, [r7, #12]
 8010718:	60b9      	str	r1, [r7, #8]
 801071a:	607a      	str	r2, [r7, #4]
 801071c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801071e:	2300      	movs	r3, #0
 8010720:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8010726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010728:	2b00      	cmp	r3, #0
 801072a:	d10a      	bne.n	8010742 <xQueueGenericSend+0x32>
	__asm volatile
 801072c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010730:	f383 8811 	msr	BASEPRI, r3
 8010734:	f3bf 8f6f 	isb	sy
 8010738:	f3bf 8f4f 	dsb	sy
 801073c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801073e:	bf00      	nop
 8010740:	e7fe      	b.n	8010740 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010742:	68bb      	ldr	r3, [r7, #8]
 8010744:	2b00      	cmp	r3, #0
 8010746:	d103      	bne.n	8010750 <xQueueGenericSend+0x40>
 8010748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801074a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801074c:	2b00      	cmp	r3, #0
 801074e:	d101      	bne.n	8010754 <xQueueGenericSend+0x44>
 8010750:	2301      	movs	r3, #1
 8010752:	e000      	b.n	8010756 <xQueueGenericSend+0x46>
 8010754:	2300      	movs	r3, #0
 8010756:	2b00      	cmp	r3, #0
 8010758:	d10a      	bne.n	8010770 <xQueueGenericSend+0x60>
	__asm volatile
 801075a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801075e:	f383 8811 	msr	BASEPRI, r3
 8010762:	f3bf 8f6f 	isb	sy
 8010766:	f3bf 8f4f 	dsb	sy
 801076a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801076c:	bf00      	nop
 801076e:	e7fe      	b.n	801076e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010770:	683b      	ldr	r3, [r7, #0]
 8010772:	2b02      	cmp	r3, #2
 8010774:	d103      	bne.n	801077e <xQueueGenericSend+0x6e>
 8010776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801077a:	2b01      	cmp	r3, #1
 801077c:	d101      	bne.n	8010782 <xQueueGenericSend+0x72>
 801077e:	2301      	movs	r3, #1
 8010780:	e000      	b.n	8010784 <xQueueGenericSend+0x74>
 8010782:	2300      	movs	r3, #0
 8010784:	2b00      	cmp	r3, #0
 8010786:	d10a      	bne.n	801079e <xQueueGenericSend+0x8e>
	__asm volatile
 8010788:	f04f 0350 	mov.w	r3, #80	; 0x50
 801078c:	f383 8811 	msr	BASEPRI, r3
 8010790:	f3bf 8f6f 	isb	sy
 8010794:	f3bf 8f4f 	dsb	sy
 8010798:	623b      	str	r3, [r7, #32]
}
 801079a:	bf00      	nop
 801079c:	e7fe      	b.n	801079c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801079e:	f000 ff99 	bl	80116d4 <xTaskGetSchedulerState>
 80107a2:	4603      	mov	r3, r0
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d102      	bne.n	80107ae <xQueueGenericSend+0x9e>
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d101      	bne.n	80107b2 <xQueueGenericSend+0xa2>
 80107ae:	2301      	movs	r3, #1
 80107b0:	e000      	b.n	80107b4 <xQueueGenericSend+0xa4>
 80107b2:	2300      	movs	r3, #0
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d10a      	bne.n	80107ce <xQueueGenericSend+0xbe>
	__asm volatile
 80107b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107bc:	f383 8811 	msr	BASEPRI, r3
 80107c0:	f3bf 8f6f 	isb	sy
 80107c4:	f3bf 8f4f 	dsb	sy
 80107c8:	61fb      	str	r3, [r7, #28]
}
 80107ca:	bf00      	nop
 80107cc:	e7fe      	b.n	80107cc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80107ce:	f001 f973 	bl	8011ab8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80107d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80107d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80107da:	429a      	cmp	r2, r3
 80107dc:	d302      	bcc.n	80107e4 <xQueueGenericSend+0xd4>
 80107de:	683b      	ldr	r3, [r7, #0]
 80107e0:	2b02      	cmp	r3, #2
 80107e2:	d129      	bne.n	8010838 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80107e4:	683a      	ldr	r2, [r7, #0]
 80107e6:	68b9      	ldr	r1, [r7, #8]
 80107e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80107ea:	f000 fae4 	bl	8010db6 <prvCopyDataToQueue>
 80107ee:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80107f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d010      	beq.n	801081a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80107f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107fa:	3324      	adds	r3, #36	; 0x24
 80107fc:	4618      	mov	r0, r3
 80107fe:	f000 fe61 	bl	80114c4 <xTaskRemoveFromEventList>
 8010802:	4603      	mov	r3, r0
 8010804:	2b00      	cmp	r3, #0
 8010806:	d013      	beq.n	8010830 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010808:	4b3f      	ldr	r3, [pc, #252]	; (8010908 <xQueueGenericSend+0x1f8>)
 801080a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801080e:	601a      	str	r2, [r3, #0]
 8010810:	f3bf 8f4f 	dsb	sy
 8010814:	f3bf 8f6f 	isb	sy
 8010818:	e00a      	b.n	8010830 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801081a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801081c:	2b00      	cmp	r3, #0
 801081e:	d007      	beq.n	8010830 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010820:	4b39      	ldr	r3, [pc, #228]	; (8010908 <xQueueGenericSend+0x1f8>)
 8010822:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010826:	601a      	str	r2, [r3, #0]
 8010828:	f3bf 8f4f 	dsb	sy
 801082c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010830:	f001 f972 	bl	8011b18 <vPortExitCritical>
				return pdPASS;
 8010834:	2301      	movs	r3, #1
 8010836:	e063      	b.n	8010900 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	2b00      	cmp	r3, #0
 801083c:	d103      	bne.n	8010846 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801083e:	f001 f96b 	bl	8011b18 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8010842:	2300      	movs	r3, #0
 8010844:	e05c      	b.n	8010900 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010848:	2b00      	cmp	r3, #0
 801084a:	d106      	bne.n	801085a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801084c:	f107 0314 	add.w	r3, r7, #20
 8010850:	4618      	mov	r0, r3
 8010852:	f000 fe9b 	bl	801158c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010856:	2301      	movs	r3, #1
 8010858:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801085a:	f001 f95d 	bl	8011b18 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801085e:	f000 fc43 	bl	80110e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010862:	f001 f929 	bl	8011ab8 <vPortEnterCritical>
 8010866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010868:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801086c:	b25b      	sxtb	r3, r3
 801086e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010872:	d103      	bne.n	801087c <xQueueGenericSend+0x16c>
 8010874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010876:	2200      	movs	r2, #0
 8010878:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801087c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801087e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010882:	b25b      	sxtb	r3, r3
 8010884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010888:	d103      	bne.n	8010892 <xQueueGenericSend+0x182>
 801088a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801088c:	2200      	movs	r2, #0
 801088e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010892:	f001 f941 	bl	8011b18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010896:	1d3a      	adds	r2, r7, #4
 8010898:	f107 0314 	add.w	r3, r7, #20
 801089c:	4611      	mov	r1, r2
 801089e:	4618      	mov	r0, r3
 80108a0:	f000 fe8a 	bl	80115b8 <xTaskCheckForTimeOut>
 80108a4:	4603      	mov	r3, r0
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d124      	bne.n	80108f4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80108aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80108ac:	f000 fb7b 	bl	8010fa6 <prvIsQueueFull>
 80108b0:	4603      	mov	r3, r0
 80108b2:	2b00      	cmp	r3, #0
 80108b4:	d018      	beq.n	80108e8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80108b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108b8:	3310      	adds	r3, #16
 80108ba:	687a      	ldr	r2, [r7, #4]
 80108bc:	4611      	mov	r1, r2
 80108be:	4618      	mov	r0, r3
 80108c0:	f000 fddc 	bl	801147c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80108c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80108c6:	f000 fb06 	bl	8010ed6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80108ca:	f000 fc1b 	bl	8011104 <xTaskResumeAll>
 80108ce:	4603      	mov	r3, r0
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	f47f af7c 	bne.w	80107ce <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80108d6:	4b0c      	ldr	r3, [pc, #48]	; (8010908 <xQueueGenericSend+0x1f8>)
 80108d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80108dc:	601a      	str	r2, [r3, #0]
 80108de:	f3bf 8f4f 	dsb	sy
 80108e2:	f3bf 8f6f 	isb	sy
 80108e6:	e772      	b.n	80107ce <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80108e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80108ea:	f000 faf4 	bl	8010ed6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80108ee:	f000 fc09 	bl	8011104 <xTaskResumeAll>
 80108f2:	e76c      	b.n	80107ce <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80108f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80108f6:	f000 faee 	bl	8010ed6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80108fa:	f000 fc03 	bl	8011104 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80108fe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010900:	4618      	mov	r0, r3
 8010902:	3738      	adds	r7, #56	; 0x38
 8010904:	46bd      	mov	sp, r7
 8010906:	bd80      	pop	{r7, pc}
 8010908:	e000ed04 	.word	0xe000ed04

0801090c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801090c:	b580      	push	{r7, lr}
 801090e:	b08e      	sub	sp, #56	; 0x38
 8010910:	af00      	add	r7, sp, #0
 8010912:	6078      	str	r0, [r7, #4]
 8010914:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 801091a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801091c:	2b00      	cmp	r3, #0
 801091e:	d10a      	bne.n	8010936 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8010920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010924:	f383 8811 	msr	BASEPRI, r3
 8010928:	f3bf 8f6f 	isb	sy
 801092c:	f3bf 8f4f 	dsb	sy
 8010930:	623b      	str	r3, [r7, #32]
}
 8010932:	bf00      	nop
 8010934:	e7fe      	b.n	8010934 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801093a:	2b00      	cmp	r3, #0
 801093c:	d00a      	beq.n	8010954 <xQueueGiveFromISR+0x48>
	__asm volatile
 801093e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010942:	f383 8811 	msr	BASEPRI, r3
 8010946:	f3bf 8f6f 	isb	sy
 801094a:	f3bf 8f4f 	dsb	sy
 801094e:	61fb      	str	r3, [r7, #28]
}
 8010950:	bf00      	nop
 8010952:	e7fe      	b.n	8010952 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010956:	681b      	ldr	r3, [r3, #0]
 8010958:	2b00      	cmp	r3, #0
 801095a:	d103      	bne.n	8010964 <xQueueGiveFromISR+0x58>
 801095c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801095e:	689b      	ldr	r3, [r3, #8]
 8010960:	2b00      	cmp	r3, #0
 8010962:	d101      	bne.n	8010968 <xQueueGiveFromISR+0x5c>
 8010964:	2301      	movs	r3, #1
 8010966:	e000      	b.n	801096a <xQueueGiveFromISR+0x5e>
 8010968:	2300      	movs	r3, #0
 801096a:	2b00      	cmp	r3, #0
 801096c:	d10a      	bne.n	8010984 <xQueueGiveFromISR+0x78>
	__asm volatile
 801096e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010972:	f383 8811 	msr	BASEPRI, r3
 8010976:	f3bf 8f6f 	isb	sy
 801097a:	f3bf 8f4f 	dsb	sy
 801097e:	61bb      	str	r3, [r7, #24]
}
 8010980:	bf00      	nop
 8010982:	e7fe      	b.n	8010982 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010984:	f001 f94a 	bl	8011c1c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010988:	f3ef 8211 	mrs	r2, BASEPRI
 801098c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010990:	f383 8811 	msr	BASEPRI, r3
 8010994:	f3bf 8f6f 	isb	sy
 8010998:	f3bf 8f4f 	dsb	sy
 801099c:	617a      	str	r2, [r7, #20]
 801099e:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80109a0:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80109a2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80109a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80109a8:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80109aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80109ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80109b0:	429a      	cmp	r2, r3
 80109b2:	d22b      	bcs.n	8010a0c <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80109b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80109ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80109be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109c0:	1c5a      	adds	r2, r3, #1
 80109c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109c4:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80109c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80109ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109ce:	d112      	bne.n	80109f6 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80109d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d016      	beq.n	8010a06 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80109d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109da:	3324      	adds	r3, #36	; 0x24
 80109dc:	4618      	mov	r0, r3
 80109de:	f000 fd71 	bl	80114c4 <xTaskRemoveFromEventList>
 80109e2:	4603      	mov	r3, r0
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	d00e      	beq.n	8010a06 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80109e8:	683b      	ldr	r3, [r7, #0]
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d00b      	beq.n	8010a06 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80109ee:	683b      	ldr	r3, [r7, #0]
 80109f0:	2201      	movs	r2, #1
 80109f2:	601a      	str	r2, [r3, #0]
 80109f4:	e007      	b.n	8010a06 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80109f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80109fa:	3301      	adds	r3, #1
 80109fc:	b2db      	uxtb	r3, r3
 80109fe:	b25a      	sxtb	r2, r3
 8010a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010a06:	2301      	movs	r3, #1
 8010a08:	637b      	str	r3, [r7, #52]	; 0x34
 8010a0a:	e001      	b.n	8010a10 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010a0c:	2300      	movs	r3, #0
 8010a0e:	637b      	str	r3, [r7, #52]	; 0x34
 8010a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a12:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010a14:	68fb      	ldr	r3, [r7, #12]
 8010a16:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010a1a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010a1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010a1e:	4618      	mov	r0, r3
 8010a20:	3738      	adds	r7, #56	; 0x38
 8010a22:	46bd      	mov	sp, r7
 8010a24:	bd80      	pop	{r7, pc}
	...

08010a28 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010a28:	b580      	push	{r7, lr}
 8010a2a:	b08e      	sub	sp, #56	; 0x38
 8010a2c:	af00      	add	r7, sp, #0
 8010a2e:	6078      	str	r0, [r7, #4]
 8010a30:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8010a32:	2300      	movs	r3, #0
 8010a34:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8010a3a:	2300      	movs	r3, #0
 8010a3c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d10a      	bne.n	8010a5a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8010a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a48:	f383 8811 	msr	BASEPRI, r3
 8010a4c:	f3bf 8f6f 	isb	sy
 8010a50:	f3bf 8f4f 	dsb	sy
 8010a54:	623b      	str	r3, [r7, #32]
}
 8010a56:	bf00      	nop
 8010a58:	e7fe      	b.n	8010a58 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d00a      	beq.n	8010a78 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8010a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a66:	f383 8811 	msr	BASEPRI, r3
 8010a6a:	f3bf 8f6f 	isb	sy
 8010a6e:	f3bf 8f4f 	dsb	sy
 8010a72:	61fb      	str	r3, [r7, #28]
}
 8010a74:	bf00      	nop
 8010a76:	e7fe      	b.n	8010a76 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010a78:	f000 fe2c 	bl	80116d4 <xTaskGetSchedulerState>
 8010a7c:	4603      	mov	r3, r0
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d102      	bne.n	8010a88 <xQueueSemaphoreTake+0x60>
 8010a82:	683b      	ldr	r3, [r7, #0]
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d101      	bne.n	8010a8c <xQueueSemaphoreTake+0x64>
 8010a88:	2301      	movs	r3, #1
 8010a8a:	e000      	b.n	8010a8e <xQueueSemaphoreTake+0x66>
 8010a8c:	2300      	movs	r3, #0
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d10a      	bne.n	8010aa8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8010a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a96:	f383 8811 	msr	BASEPRI, r3
 8010a9a:	f3bf 8f6f 	isb	sy
 8010a9e:	f3bf 8f4f 	dsb	sy
 8010aa2:	61bb      	str	r3, [r7, #24]
}
 8010aa4:	bf00      	nop
 8010aa6:	e7fe      	b.n	8010aa6 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010aa8:	f001 f806 	bl	8011ab8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8010aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ab0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8010ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d024      	beq.n	8010b02 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8010ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010aba:	1e5a      	subs	r2, r3, #1
 8010abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010abe:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d104      	bne.n	8010ad2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8010ac8:	f000 ff7a 	bl	80119c0 <pvTaskIncrementMutexHeldCount>
 8010acc:	4602      	mov	r2, r0
 8010ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ad0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ad4:	691b      	ldr	r3, [r3, #16]
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d00f      	beq.n	8010afa <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010adc:	3310      	adds	r3, #16
 8010ade:	4618      	mov	r0, r3
 8010ae0:	f000 fcf0 	bl	80114c4 <xTaskRemoveFromEventList>
 8010ae4:	4603      	mov	r3, r0
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d007      	beq.n	8010afa <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010aea:	4b54      	ldr	r3, [pc, #336]	; (8010c3c <xQueueSemaphoreTake+0x214>)
 8010aec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010af0:	601a      	str	r2, [r3, #0]
 8010af2:	f3bf 8f4f 	dsb	sy
 8010af6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010afa:	f001 f80d 	bl	8011b18 <vPortExitCritical>
				return pdPASS;
 8010afe:	2301      	movs	r3, #1
 8010b00:	e097      	b.n	8010c32 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010b02:	683b      	ldr	r3, [r7, #0]
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d111      	bne.n	8010b2c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	d00a      	beq.n	8010b24 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8010b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b12:	f383 8811 	msr	BASEPRI, r3
 8010b16:	f3bf 8f6f 	isb	sy
 8010b1a:	f3bf 8f4f 	dsb	sy
 8010b1e:	617b      	str	r3, [r7, #20]
}
 8010b20:	bf00      	nop
 8010b22:	e7fe      	b.n	8010b22 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010b24:	f000 fff8 	bl	8011b18 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010b28:	2300      	movs	r3, #0
 8010b2a:	e082      	b.n	8010c32 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010b2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	d106      	bne.n	8010b40 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010b32:	f107 030c 	add.w	r3, r7, #12
 8010b36:	4618      	mov	r0, r3
 8010b38:	f000 fd28 	bl	801158c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010b3c:	2301      	movs	r3, #1
 8010b3e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010b40:	f000 ffea 	bl	8011b18 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010b44:	f000 fad0 	bl	80110e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010b48:	f000 ffb6 	bl	8011ab8 <vPortEnterCritical>
 8010b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b4e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010b52:	b25b      	sxtb	r3, r3
 8010b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b58:	d103      	bne.n	8010b62 <xQueueSemaphoreTake+0x13a>
 8010b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b5c:	2200      	movs	r2, #0
 8010b5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010b68:	b25b      	sxtb	r3, r3
 8010b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b6e:	d103      	bne.n	8010b78 <xQueueSemaphoreTake+0x150>
 8010b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b72:	2200      	movs	r2, #0
 8010b74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010b78:	f000 ffce 	bl	8011b18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010b7c:	463a      	mov	r2, r7
 8010b7e:	f107 030c 	add.w	r3, r7, #12
 8010b82:	4611      	mov	r1, r2
 8010b84:	4618      	mov	r0, r3
 8010b86:	f000 fd17 	bl	80115b8 <xTaskCheckForTimeOut>
 8010b8a:	4603      	mov	r3, r0
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d132      	bne.n	8010bf6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010b90:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010b92:	f000 f9f2 	bl	8010f7a <prvIsQueueEmpty>
 8010b96:	4603      	mov	r3, r0
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d026      	beq.n	8010bea <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d109      	bne.n	8010bb8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8010ba4:	f000 ff88 	bl	8011ab8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010baa:	689b      	ldr	r3, [r3, #8]
 8010bac:	4618      	mov	r0, r3
 8010bae:	f000 fdaf 	bl	8011710 <xTaskPriorityInherit>
 8010bb2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8010bb4:	f000 ffb0 	bl	8011b18 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010bba:	3324      	adds	r3, #36	; 0x24
 8010bbc:	683a      	ldr	r2, [r7, #0]
 8010bbe:	4611      	mov	r1, r2
 8010bc0:	4618      	mov	r0, r3
 8010bc2:	f000 fc5b 	bl	801147c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010bc6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010bc8:	f000 f985 	bl	8010ed6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010bcc:	f000 fa9a 	bl	8011104 <xTaskResumeAll>
 8010bd0:	4603      	mov	r3, r0
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	f47f af68 	bne.w	8010aa8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8010bd8:	4b18      	ldr	r3, [pc, #96]	; (8010c3c <xQueueSemaphoreTake+0x214>)
 8010bda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010bde:	601a      	str	r2, [r3, #0]
 8010be0:	f3bf 8f4f 	dsb	sy
 8010be4:	f3bf 8f6f 	isb	sy
 8010be8:	e75e      	b.n	8010aa8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8010bea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010bec:	f000 f973 	bl	8010ed6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010bf0:	f000 fa88 	bl	8011104 <xTaskResumeAll>
 8010bf4:	e758      	b.n	8010aa8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8010bf6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010bf8:	f000 f96d 	bl	8010ed6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010bfc:	f000 fa82 	bl	8011104 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010c00:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010c02:	f000 f9ba 	bl	8010f7a <prvIsQueueEmpty>
 8010c06:	4603      	mov	r3, r0
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	f43f af4d 	beq.w	8010aa8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8010c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d00d      	beq.n	8010c30 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8010c14:	f000 ff50 	bl	8011ab8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010c18:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010c1a:	f000 f8b4 	bl	8010d86 <prvGetDisinheritPriorityAfterTimeout>
 8010c1e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8010c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c22:	689b      	ldr	r3, [r3, #8]
 8010c24:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010c26:	4618      	mov	r0, r3
 8010c28:	f000 fe48 	bl	80118bc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010c2c:	f000 ff74 	bl	8011b18 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010c30:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010c32:	4618      	mov	r0, r3
 8010c34:	3738      	adds	r7, #56	; 0x38
 8010c36:	46bd      	mov	sp, r7
 8010c38:	bd80      	pop	{r7, pc}
 8010c3a:	bf00      	nop
 8010c3c:	e000ed04 	.word	0xe000ed04

08010c40 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010c40:	b580      	push	{r7, lr}
 8010c42:	b08e      	sub	sp, #56	; 0x38
 8010c44:	af00      	add	r7, sp, #0
 8010c46:	60f8      	str	r0, [r7, #12]
 8010c48:	60b9      	str	r1, [r7, #8]
 8010c4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8010c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	d10a      	bne.n	8010c6c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8010c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c5a:	f383 8811 	msr	BASEPRI, r3
 8010c5e:	f3bf 8f6f 	isb	sy
 8010c62:	f3bf 8f4f 	dsb	sy
 8010c66:	623b      	str	r3, [r7, #32]
}
 8010c68:	bf00      	nop
 8010c6a:	e7fe      	b.n	8010c6a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010c6c:	68bb      	ldr	r3, [r7, #8]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d103      	bne.n	8010c7a <xQueueReceiveFromISR+0x3a>
 8010c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d101      	bne.n	8010c7e <xQueueReceiveFromISR+0x3e>
 8010c7a:	2301      	movs	r3, #1
 8010c7c:	e000      	b.n	8010c80 <xQueueReceiveFromISR+0x40>
 8010c7e:	2300      	movs	r3, #0
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d10a      	bne.n	8010c9a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8010c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c88:	f383 8811 	msr	BASEPRI, r3
 8010c8c:	f3bf 8f6f 	isb	sy
 8010c90:	f3bf 8f4f 	dsb	sy
 8010c94:	61fb      	str	r3, [r7, #28]
}
 8010c96:	bf00      	nop
 8010c98:	e7fe      	b.n	8010c98 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010c9a:	f000 ffbf 	bl	8011c1c <vPortValidateInterruptPriority>
	__asm volatile
 8010c9e:	f3ef 8211 	mrs	r2, BASEPRI
 8010ca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ca6:	f383 8811 	msr	BASEPRI, r3
 8010caa:	f3bf 8f6f 	isb	sy
 8010cae:	f3bf 8f4f 	dsb	sy
 8010cb2:	61ba      	str	r2, [r7, #24]
 8010cb4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8010cb6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010cbe:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d02f      	beq.n	8010d26 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8010cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010ccc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010cd0:	68b9      	ldr	r1, [r7, #8]
 8010cd2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010cd4:	f000 f8d9 	bl	8010e8a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cda:	1e5a      	subs	r2, r3, #1
 8010cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cde:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010ce0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ce8:	d112      	bne.n	8010d10 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cec:	691b      	ldr	r3, [r3, #16]
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d016      	beq.n	8010d20 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cf4:	3310      	adds	r3, #16
 8010cf6:	4618      	mov	r0, r3
 8010cf8:	f000 fbe4 	bl	80114c4 <xTaskRemoveFromEventList>
 8010cfc:	4603      	mov	r3, r0
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d00e      	beq.n	8010d20 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d00b      	beq.n	8010d20 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	2201      	movs	r2, #1
 8010d0c:	601a      	str	r2, [r3, #0]
 8010d0e:	e007      	b.n	8010d20 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010d10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010d14:	3301      	adds	r3, #1
 8010d16:	b2db      	uxtb	r3, r3
 8010d18:	b25a      	sxtb	r2, r3
 8010d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8010d20:	2301      	movs	r3, #1
 8010d22:	637b      	str	r3, [r7, #52]	; 0x34
 8010d24:	e001      	b.n	8010d2a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8010d26:	2300      	movs	r3, #0
 8010d28:	637b      	str	r3, [r7, #52]	; 0x34
 8010d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d2c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010d2e:	693b      	ldr	r3, [r7, #16]
 8010d30:	f383 8811 	msr	BASEPRI, r3
}
 8010d34:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010d36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010d38:	4618      	mov	r0, r3
 8010d3a:	3738      	adds	r7, #56	; 0x38
 8010d3c:	46bd      	mov	sp, r7
 8010d3e:	bd80      	pop	{r7, pc}

08010d40 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8010d40:	b580      	push	{r7, lr}
 8010d42:	b084      	sub	sp, #16
 8010d44:	af00      	add	r7, sp, #0
 8010d46:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010d4c:	68fb      	ldr	r3, [r7, #12]
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d10a      	bne.n	8010d68 <vQueueDelete+0x28>
	__asm volatile
 8010d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d56:	f383 8811 	msr	BASEPRI, r3
 8010d5a:	f3bf 8f6f 	isb	sy
 8010d5e:	f3bf 8f4f 	dsb	sy
 8010d62:	60bb      	str	r3, [r7, #8]
}
 8010d64:	bf00      	nop
 8010d66:	e7fe      	b.n	8010d66 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8010d68:	68f8      	ldr	r0, [r7, #12]
 8010d6a:	f000 f95f 	bl	801102c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8010d74:	2b00      	cmp	r3, #0
 8010d76:	d102      	bne.n	8010d7e <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8010d78:	68f8      	ldr	r0, [r7, #12]
 8010d7a:	f001 f85b 	bl	8011e34 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8010d7e:	bf00      	nop
 8010d80:	3710      	adds	r7, #16
 8010d82:	46bd      	mov	sp, r7
 8010d84:	bd80      	pop	{r7, pc}

08010d86 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010d86:	b480      	push	{r7}
 8010d88:	b085      	sub	sp, #20
 8010d8a:	af00      	add	r7, sp, #0
 8010d8c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	d006      	beq.n	8010da4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8010da0:	60fb      	str	r3, [r7, #12]
 8010da2:	e001      	b.n	8010da8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8010da4:	2300      	movs	r3, #0
 8010da6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010da8:	68fb      	ldr	r3, [r7, #12]
	}
 8010daa:	4618      	mov	r0, r3
 8010dac:	3714      	adds	r7, #20
 8010dae:	46bd      	mov	sp, r7
 8010db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010db4:	4770      	bx	lr

08010db6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010db6:	b580      	push	{r7, lr}
 8010db8:	b086      	sub	sp, #24
 8010dba:	af00      	add	r7, sp, #0
 8010dbc:	60f8      	str	r0, [r7, #12]
 8010dbe:	60b9      	str	r1, [r7, #8]
 8010dc0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010dc2:	2300      	movs	r3, #0
 8010dc4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010dc6:	68fb      	ldr	r3, [r7, #12]
 8010dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010dca:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010dcc:	68fb      	ldr	r3, [r7, #12]
 8010dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d10d      	bne.n	8010df0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010dd4:	68fb      	ldr	r3, [r7, #12]
 8010dd6:	681b      	ldr	r3, [r3, #0]
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d14d      	bne.n	8010e78 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	689b      	ldr	r3, [r3, #8]
 8010de0:	4618      	mov	r0, r3
 8010de2:	f000 fcfd 	bl	80117e0 <xTaskPriorityDisinherit>
 8010de6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010de8:	68fb      	ldr	r3, [r7, #12]
 8010dea:	2200      	movs	r2, #0
 8010dec:	609a      	str	r2, [r3, #8]
 8010dee:	e043      	b.n	8010e78 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d119      	bne.n	8010e2a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010df6:	68fb      	ldr	r3, [r7, #12]
 8010df8:	6858      	ldr	r0, [r3, #4]
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010dfe:	461a      	mov	r2, r3
 8010e00:	68b9      	ldr	r1, [r7, #8]
 8010e02:	f001 fc9d 	bl	8012740 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010e06:	68fb      	ldr	r3, [r7, #12]
 8010e08:	685a      	ldr	r2, [r3, #4]
 8010e0a:	68fb      	ldr	r3, [r7, #12]
 8010e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e0e:	441a      	add	r2, r3
 8010e10:	68fb      	ldr	r3, [r7, #12]
 8010e12:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010e14:	68fb      	ldr	r3, [r7, #12]
 8010e16:	685a      	ldr	r2, [r3, #4]
 8010e18:	68fb      	ldr	r3, [r7, #12]
 8010e1a:	689b      	ldr	r3, [r3, #8]
 8010e1c:	429a      	cmp	r2, r3
 8010e1e:	d32b      	bcc.n	8010e78 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010e20:	68fb      	ldr	r3, [r7, #12]
 8010e22:	681a      	ldr	r2, [r3, #0]
 8010e24:	68fb      	ldr	r3, [r7, #12]
 8010e26:	605a      	str	r2, [r3, #4]
 8010e28:	e026      	b.n	8010e78 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010e2a:	68fb      	ldr	r3, [r7, #12]
 8010e2c:	68d8      	ldr	r0, [r3, #12]
 8010e2e:	68fb      	ldr	r3, [r7, #12]
 8010e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e32:	461a      	mov	r2, r3
 8010e34:	68b9      	ldr	r1, [r7, #8]
 8010e36:	f001 fc83 	bl	8012740 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010e3a:	68fb      	ldr	r3, [r7, #12]
 8010e3c:	68da      	ldr	r2, [r3, #12]
 8010e3e:	68fb      	ldr	r3, [r7, #12]
 8010e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e42:	425b      	negs	r3, r3
 8010e44:	441a      	add	r2, r3
 8010e46:	68fb      	ldr	r3, [r7, #12]
 8010e48:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010e4a:	68fb      	ldr	r3, [r7, #12]
 8010e4c:	68da      	ldr	r2, [r3, #12]
 8010e4e:	68fb      	ldr	r3, [r7, #12]
 8010e50:	681b      	ldr	r3, [r3, #0]
 8010e52:	429a      	cmp	r2, r3
 8010e54:	d207      	bcs.n	8010e66 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010e56:	68fb      	ldr	r3, [r7, #12]
 8010e58:	689a      	ldr	r2, [r3, #8]
 8010e5a:	68fb      	ldr	r3, [r7, #12]
 8010e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e5e:	425b      	negs	r3, r3
 8010e60:	441a      	add	r2, r3
 8010e62:	68fb      	ldr	r3, [r7, #12]
 8010e64:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	2b02      	cmp	r3, #2
 8010e6a:	d105      	bne.n	8010e78 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010e6c:	693b      	ldr	r3, [r7, #16]
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d002      	beq.n	8010e78 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010e72:	693b      	ldr	r3, [r7, #16]
 8010e74:	3b01      	subs	r3, #1
 8010e76:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010e78:	693b      	ldr	r3, [r7, #16]
 8010e7a:	1c5a      	adds	r2, r3, #1
 8010e7c:	68fb      	ldr	r3, [r7, #12]
 8010e7e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8010e80:	697b      	ldr	r3, [r7, #20]
}
 8010e82:	4618      	mov	r0, r3
 8010e84:	3718      	adds	r7, #24
 8010e86:	46bd      	mov	sp, r7
 8010e88:	bd80      	pop	{r7, pc}

08010e8a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010e8a:	b580      	push	{r7, lr}
 8010e8c:	b082      	sub	sp, #8
 8010e8e:	af00      	add	r7, sp, #0
 8010e90:	6078      	str	r0, [r7, #4]
 8010e92:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d018      	beq.n	8010ece <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	68da      	ldr	r2, [r3, #12]
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ea4:	441a      	add	r2, r3
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	68da      	ldr	r2, [r3, #12]
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	689b      	ldr	r3, [r3, #8]
 8010eb2:	429a      	cmp	r2, r3
 8010eb4:	d303      	bcc.n	8010ebe <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	681a      	ldr	r2, [r3, #0]
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	68d9      	ldr	r1, [r3, #12]
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ec6:	461a      	mov	r2, r3
 8010ec8:	6838      	ldr	r0, [r7, #0]
 8010eca:	f001 fc39 	bl	8012740 <memcpy>
	}
}
 8010ece:	bf00      	nop
 8010ed0:	3708      	adds	r7, #8
 8010ed2:	46bd      	mov	sp, r7
 8010ed4:	bd80      	pop	{r7, pc}

08010ed6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010ed6:	b580      	push	{r7, lr}
 8010ed8:	b084      	sub	sp, #16
 8010eda:	af00      	add	r7, sp, #0
 8010edc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010ede:	f000 fdeb 	bl	8011ab8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010ee8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010eea:	e011      	b.n	8010f10 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d012      	beq.n	8010f1a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	3324      	adds	r3, #36	; 0x24
 8010ef8:	4618      	mov	r0, r3
 8010efa:	f000 fae3 	bl	80114c4 <xTaskRemoveFromEventList>
 8010efe:	4603      	mov	r3, r0
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d001      	beq.n	8010f08 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010f04:	f000 fbba 	bl	801167c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010f08:	7bfb      	ldrb	r3, [r7, #15]
 8010f0a:	3b01      	subs	r3, #1
 8010f0c:	b2db      	uxtb	r3, r3
 8010f0e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010f10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	dce9      	bgt.n	8010eec <prvUnlockQueue+0x16>
 8010f18:	e000      	b.n	8010f1c <prvUnlockQueue+0x46>
					break;
 8010f1a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	22ff      	movs	r2, #255	; 0xff
 8010f20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8010f24:	f000 fdf8 	bl	8011b18 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010f28:	f000 fdc6 	bl	8011ab8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010f32:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010f34:	e011      	b.n	8010f5a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	691b      	ldr	r3, [r3, #16]
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d012      	beq.n	8010f64 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	3310      	adds	r3, #16
 8010f42:	4618      	mov	r0, r3
 8010f44:	f000 fabe 	bl	80114c4 <xTaskRemoveFromEventList>
 8010f48:	4603      	mov	r3, r0
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d001      	beq.n	8010f52 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010f4e:	f000 fb95 	bl	801167c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010f52:	7bbb      	ldrb	r3, [r7, #14]
 8010f54:	3b01      	subs	r3, #1
 8010f56:	b2db      	uxtb	r3, r3
 8010f58:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010f5a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	dce9      	bgt.n	8010f36 <prvUnlockQueue+0x60>
 8010f62:	e000      	b.n	8010f66 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010f64:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	22ff      	movs	r2, #255	; 0xff
 8010f6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8010f6e:	f000 fdd3 	bl	8011b18 <vPortExitCritical>
}
 8010f72:	bf00      	nop
 8010f74:	3710      	adds	r7, #16
 8010f76:	46bd      	mov	sp, r7
 8010f78:	bd80      	pop	{r7, pc}

08010f7a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010f7a:	b580      	push	{r7, lr}
 8010f7c:	b084      	sub	sp, #16
 8010f7e:	af00      	add	r7, sp, #0
 8010f80:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010f82:	f000 fd99 	bl	8011ab8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d102      	bne.n	8010f94 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010f8e:	2301      	movs	r3, #1
 8010f90:	60fb      	str	r3, [r7, #12]
 8010f92:	e001      	b.n	8010f98 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010f94:	2300      	movs	r3, #0
 8010f96:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010f98:	f000 fdbe 	bl	8011b18 <vPortExitCritical>

	return xReturn;
 8010f9c:	68fb      	ldr	r3, [r7, #12]
}
 8010f9e:	4618      	mov	r0, r3
 8010fa0:	3710      	adds	r7, #16
 8010fa2:	46bd      	mov	sp, r7
 8010fa4:	bd80      	pop	{r7, pc}

08010fa6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010fa6:	b580      	push	{r7, lr}
 8010fa8:	b084      	sub	sp, #16
 8010faa:	af00      	add	r7, sp, #0
 8010fac:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010fae:	f000 fd83 	bl	8011ab8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010fba:	429a      	cmp	r2, r3
 8010fbc:	d102      	bne.n	8010fc4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010fbe:	2301      	movs	r3, #1
 8010fc0:	60fb      	str	r3, [r7, #12]
 8010fc2:	e001      	b.n	8010fc8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010fc4:	2300      	movs	r3, #0
 8010fc6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010fc8:	f000 fda6 	bl	8011b18 <vPortExitCritical>

	return xReturn;
 8010fcc:	68fb      	ldr	r3, [r7, #12]
}
 8010fce:	4618      	mov	r0, r3
 8010fd0:	3710      	adds	r7, #16
 8010fd2:	46bd      	mov	sp, r7
 8010fd4:	bd80      	pop	{r7, pc}
	...

08010fd8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010fd8:	b480      	push	{r7}
 8010fda:	b085      	sub	sp, #20
 8010fdc:	af00      	add	r7, sp, #0
 8010fde:	6078      	str	r0, [r7, #4]
 8010fe0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010fe2:	2300      	movs	r3, #0
 8010fe4:	60fb      	str	r3, [r7, #12]
 8010fe6:	e014      	b.n	8011012 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010fe8:	4a0f      	ldr	r2, [pc, #60]	; (8011028 <vQueueAddToRegistry+0x50>)
 8010fea:	68fb      	ldr	r3, [r7, #12]
 8010fec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d10b      	bne.n	801100c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010ff4:	490c      	ldr	r1, [pc, #48]	; (8011028 <vQueueAddToRegistry+0x50>)
 8010ff6:	68fb      	ldr	r3, [r7, #12]
 8010ff8:	683a      	ldr	r2, [r7, #0]
 8010ffa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010ffe:	4a0a      	ldr	r2, [pc, #40]	; (8011028 <vQueueAddToRegistry+0x50>)
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	00db      	lsls	r3, r3, #3
 8011004:	4413      	add	r3, r2
 8011006:	687a      	ldr	r2, [r7, #4]
 8011008:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801100a:	e006      	b.n	801101a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	3301      	adds	r3, #1
 8011010:	60fb      	str	r3, [r7, #12]
 8011012:	68fb      	ldr	r3, [r7, #12]
 8011014:	2b07      	cmp	r3, #7
 8011016:	d9e7      	bls.n	8010fe8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011018:	bf00      	nop
 801101a:	bf00      	nop
 801101c:	3714      	adds	r7, #20
 801101e:	46bd      	mov	sp, r7
 8011020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011024:	4770      	bx	lr
 8011026:	bf00      	nop
 8011028:	200064a4 	.word	0x200064a4

0801102c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 801102c:	b480      	push	{r7}
 801102e:	b085      	sub	sp, #20
 8011030:	af00      	add	r7, sp, #0
 8011032:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011034:	2300      	movs	r3, #0
 8011036:	60fb      	str	r3, [r7, #12]
 8011038:	e016      	b.n	8011068 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 801103a:	4a10      	ldr	r2, [pc, #64]	; (801107c <vQueueUnregisterQueue+0x50>)
 801103c:	68fb      	ldr	r3, [r7, #12]
 801103e:	00db      	lsls	r3, r3, #3
 8011040:	4413      	add	r3, r2
 8011042:	685b      	ldr	r3, [r3, #4]
 8011044:	687a      	ldr	r2, [r7, #4]
 8011046:	429a      	cmp	r2, r3
 8011048:	d10b      	bne.n	8011062 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 801104a:	4a0c      	ldr	r2, [pc, #48]	; (801107c <vQueueUnregisterQueue+0x50>)
 801104c:	68fb      	ldr	r3, [r7, #12]
 801104e:	2100      	movs	r1, #0
 8011050:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8011054:	4a09      	ldr	r2, [pc, #36]	; (801107c <vQueueUnregisterQueue+0x50>)
 8011056:	68fb      	ldr	r3, [r7, #12]
 8011058:	00db      	lsls	r3, r3, #3
 801105a:	4413      	add	r3, r2
 801105c:	2200      	movs	r2, #0
 801105e:	605a      	str	r2, [r3, #4]
				break;
 8011060:	e006      	b.n	8011070 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011062:	68fb      	ldr	r3, [r7, #12]
 8011064:	3301      	adds	r3, #1
 8011066:	60fb      	str	r3, [r7, #12]
 8011068:	68fb      	ldr	r3, [r7, #12]
 801106a:	2b07      	cmp	r3, #7
 801106c:	d9e5      	bls.n	801103a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801106e:	bf00      	nop
 8011070:	bf00      	nop
 8011072:	3714      	adds	r7, #20
 8011074:	46bd      	mov	sp, r7
 8011076:	f85d 7b04 	ldr.w	r7, [sp], #4
 801107a:	4770      	bx	lr
 801107c:	200064a4 	.word	0x200064a4

08011080 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8011080:	b580      	push	{r7, lr}
 8011082:	b084      	sub	sp, #16
 8011084:	af00      	add	r7, sp, #0
 8011086:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011088:	2300      	movs	r3, #0
 801108a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	2b00      	cmp	r3, #0
 8011090:	d017      	beq.n	80110c2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8011092:	4b13      	ldr	r3, [pc, #76]	; (80110e0 <vTaskDelay+0x60>)
 8011094:	681b      	ldr	r3, [r3, #0]
 8011096:	2b00      	cmp	r3, #0
 8011098:	d00a      	beq.n	80110b0 <vTaskDelay+0x30>
	__asm volatile
 801109a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801109e:	f383 8811 	msr	BASEPRI, r3
 80110a2:	f3bf 8f6f 	isb	sy
 80110a6:	f3bf 8f4f 	dsb	sy
 80110aa:	60bb      	str	r3, [r7, #8]
}
 80110ac:	bf00      	nop
 80110ae:	e7fe      	b.n	80110ae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80110b0:	f000 f81a 	bl	80110e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80110b4:	2100      	movs	r1, #0
 80110b6:	6878      	ldr	r0, [r7, #4]
 80110b8:	f000 fc96 	bl	80119e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80110bc:	f000 f822 	bl	8011104 <xTaskResumeAll>
 80110c0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80110c2:	68fb      	ldr	r3, [r7, #12]
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d107      	bne.n	80110d8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80110c8:	4b06      	ldr	r3, [pc, #24]	; (80110e4 <vTaskDelay+0x64>)
 80110ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80110ce:	601a      	str	r2, [r3, #0]
 80110d0:	f3bf 8f4f 	dsb	sy
 80110d4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80110d8:	bf00      	nop
 80110da:	3710      	adds	r7, #16
 80110dc:	46bd      	mov	sp, r7
 80110de:	bd80      	pop	{r7, pc}
 80110e0:	200008ec 	.word	0x200008ec
 80110e4:	e000ed04 	.word	0xe000ed04

080110e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80110e8:	b480      	push	{r7}
 80110ea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80110ec:	4b04      	ldr	r3, [pc, #16]	; (8011100 <vTaskSuspendAll+0x18>)
 80110ee:	681b      	ldr	r3, [r3, #0]
 80110f0:	3301      	adds	r3, #1
 80110f2:	4a03      	ldr	r2, [pc, #12]	; (8011100 <vTaskSuspendAll+0x18>)
 80110f4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80110f6:	bf00      	nop
 80110f8:	46bd      	mov	sp, r7
 80110fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110fe:	4770      	bx	lr
 8011100:	200008ec 	.word	0x200008ec

08011104 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011104:	b580      	push	{r7, lr}
 8011106:	b084      	sub	sp, #16
 8011108:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801110a:	2300      	movs	r3, #0
 801110c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801110e:	2300      	movs	r3, #0
 8011110:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8011112:	4b42      	ldr	r3, [pc, #264]	; (801121c <xTaskResumeAll+0x118>)
 8011114:	681b      	ldr	r3, [r3, #0]
 8011116:	2b00      	cmp	r3, #0
 8011118:	d10a      	bne.n	8011130 <xTaskResumeAll+0x2c>
	__asm volatile
 801111a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801111e:	f383 8811 	msr	BASEPRI, r3
 8011122:	f3bf 8f6f 	isb	sy
 8011126:	f3bf 8f4f 	dsb	sy
 801112a:	603b      	str	r3, [r7, #0]
}
 801112c:	bf00      	nop
 801112e:	e7fe      	b.n	801112e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011130:	f000 fcc2 	bl	8011ab8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011134:	4b39      	ldr	r3, [pc, #228]	; (801121c <xTaskResumeAll+0x118>)
 8011136:	681b      	ldr	r3, [r3, #0]
 8011138:	3b01      	subs	r3, #1
 801113a:	4a38      	ldr	r2, [pc, #224]	; (801121c <xTaskResumeAll+0x118>)
 801113c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801113e:	4b37      	ldr	r3, [pc, #220]	; (801121c <xTaskResumeAll+0x118>)
 8011140:	681b      	ldr	r3, [r3, #0]
 8011142:	2b00      	cmp	r3, #0
 8011144:	d162      	bne.n	801120c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011146:	4b36      	ldr	r3, [pc, #216]	; (8011220 <xTaskResumeAll+0x11c>)
 8011148:	681b      	ldr	r3, [r3, #0]
 801114a:	2b00      	cmp	r3, #0
 801114c:	d05e      	beq.n	801120c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801114e:	e02f      	b.n	80111b0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011150:	4b34      	ldr	r3, [pc, #208]	; (8011224 <xTaskResumeAll+0x120>)
 8011152:	68db      	ldr	r3, [r3, #12]
 8011154:	68db      	ldr	r3, [r3, #12]
 8011156:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	3318      	adds	r3, #24
 801115c:	4618      	mov	r0, r3
 801115e:	f7ff f904 	bl	801036a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011162:	68fb      	ldr	r3, [r7, #12]
 8011164:	3304      	adds	r3, #4
 8011166:	4618      	mov	r0, r3
 8011168:	f7ff f8ff 	bl	801036a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801116c:	68fb      	ldr	r3, [r7, #12]
 801116e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011170:	4b2d      	ldr	r3, [pc, #180]	; (8011228 <xTaskResumeAll+0x124>)
 8011172:	681b      	ldr	r3, [r3, #0]
 8011174:	429a      	cmp	r2, r3
 8011176:	d903      	bls.n	8011180 <xTaskResumeAll+0x7c>
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801117c:	4a2a      	ldr	r2, [pc, #168]	; (8011228 <xTaskResumeAll+0x124>)
 801117e:	6013      	str	r3, [r2, #0]
 8011180:	68fb      	ldr	r3, [r7, #12]
 8011182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011184:	4613      	mov	r3, r2
 8011186:	009b      	lsls	r3, r3, #2
 8011188:	4413      	add	r3, r2
 801118a:	009b      	lsls	r3, r3, #2
 801118c:	4a27      	ldr	r2, [pc, #156]	; (801122c <xTaskResumeAll+0x128>)
 801118e:	441a      	add	r2, r3
 8011190:	68fb      	ldr	r3, [r7, #12]
 8011192:	3304      	adds	r3, #4
 8011194:	4619      	mov	r1, r3
 8011196:	4610      	mov	r0, r2
 8011198:	f7ff f88a 	bl	80102b0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801119c:	68fb      	ldr	r3, [r7, #12]
 801119e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80111a0:	4b23      	ldr	r3, [pc, #140]	; (8011230 <xTaskResumeAll+0x12c>)
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80111a6:	429a      	cmp	r2, r3
 80111a8:	d302      	bcc.n	80111b0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80111aa:	4b22      	ldr	r3, [pc, #136]	; (8011234 <xTaskResumeAll+0x130>)
 80111ac:	2201      	movs	r2, #1
 80111ae:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80111b0:	4b1c      	ldr	r3, [pc, #112]	; (8011224 <xTaskResumeAll+0x120>)
 80111b2:	681b      	ldr	r3, [r3, #0]
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	d1cb      	bne.n	8011150 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80111b8:	68fb      	ldr	r3, [r7, #12]
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d001      	beq.n	80111c2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80111be:	f000 fa69 	bl	8011694 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80111c2:	4b1d      	ldr	r3, [pc, #116]	; (8011238 <xTaskResumeAll+0x134>)
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d010      	beq.n	80111f0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80111ce:	f000 f837 	bl	8011240 <xTaskIncrementTick>
 80111d2:	4603      	mov	r3, r0
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	d002      	beq.n	80111de <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80111d8:	4b16      	ldr	r3, [pc, #88]	; (8011234 <xTaskResumeAll+0x130>)
 80111da:	2201      	movs	r2, #1
 80111dc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	3b01      	subs	r3, #1
 80111e2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d1f1      	bne.n	80111ce <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80111ea:	4b13      	ldr	r3, [pc, #76]	; (8011238 <xTaskResumeAll+0x134>)
 80111ec:	2200      	movs	r2, #0
 80111ee:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80111f0:	4b10      	ldr	r3, [pc, #64]	; (8011234 <xTaskResumeAll+0x130>)
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d009      	beq.n	801120c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80111f8:	2301      	movs	r3, #1
 80111fa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80111fc:	4b0f      	ldr	r3, [pc, #60]	; (801123c <xTaskResumeAll+0x138>)
 80111fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011202:	601a      	str	r2, [r3, #0]
 8011204:	f3bf 8f4f 	dsb	sy
 8011208:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801120c:	f000 fc84 	bl	8011b18 <vPortExitCritical>

	return xAlreadyYielded;
 8011210:	68bb      	ldr	r3, [r7, #8]
}
 8011212:	4618      	mov	r0, r3
 8011214:	3710      	adds	r7, #16
 8011216:	46bd      	mov	sp, r7
 8011218:	bd80      	pop	{r7, pc}
 801121a:	bf00      	nop
 801121c:	200008ec 	.word	0x200008ec
 8011220:	200008cc 	.word	0x200008cc
 8011224:	200008a4 	.word	0x200008a4
 8011228:	200008d4 	.word	0x200008d4
 801122c:	2000043c 	.word	0x2000043c
 8011230:	20000438 	.word	0x20000438
 8011234:	200008e0 	.word	0x200008e0
 8011238:	200008dc 	.word	0x200008dc
 801123c:	e000ed04 	.word	0xe000ed04

08011240 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011240:	b580      	push	{r7, lr}
 8011242:	b086      	sub	sp, #24
 8011244:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011246:	2300      	movs	r3, #0
 8011248:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801124a:	4b4f      	ldr	r3, [pc, #316]	; (8011388 <xTaskIncrementTick+0x148>)
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	2b00      	cmp	r3, #0
 8011250:	f040 808f 	bne.w	8011372 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011254:	4b4d      	ldr	r3, [pc, #308]	; (801138c <xTaskIncrementTick+0x14c>)
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	3301      	adds	r3, #1
 801125a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801125c:	4a4b      	ldr	r2, [pc, #300]	; (801138c <xTaskIncrementTick+0x14c>)
 801125e:	693b      	ldr	r3, [r7, #16]
 8011260:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011262:	693b      	ldr	r3, [r7, #16]
 8011264:	2b00      	cmp	r3, #0
 8011266:	d120      	bne.n	80112aa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8011268:	4b49      	ldr	r3, [pc, #292]	; (8011390 <xTaskIncrementTick+0x150>)
 801126a:	681b      	ldr	r3, [r3, #0]
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	2b00      	cmp	r3, #0
 8011270:	d00a      	beq.n	8011288 <xTaskIncrementTick+0x48>
	__asm volatile
 8011272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011276:	f383 8811 	msr	BASEPRI, r3
 801127a:	f3bf 8f6f 	isb	sy
 801127e:	f3bf 8f4f 	dsb	sy
 8011282:	603b      	str	r3, [r7, #0]
}
 8011284:	bf00      	nop
 8011286:	e7fe      	b.n	8011286 <xTaskIncrementTick+0x46>
 8011288:	4b41      	ldr	r3, [pc, #260]	; (8011390 <xTaskIncrementTick+0x150>)
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	60fb      	str	r3, [r7, #12]
 801128e:	4b41      	ldr	r3, [pc, #260]	; (8011394 <xTaskIncrementTick+0x154>)
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	4a3f      	ldr	r2, [pc, #252]	; (8011390 <xTaskIncrementTick+0x150>)
 8011294:	6013      	str	r3, [r2, #0]
 8011296:	4a3f      	ldr	r2, [pc, #252]	; (8011394 <xTaskIncrementTick+0x154>)
 8011298:	68fb      	ldr	r3, [r7, #12]
 801129a:	6013      	str	r3, [r2, #0]
 801129c:	4b3e      	ldr	r3, [pc, #248]	; (8011398 <xTaskIncrementTick+0x158>)
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	3301      	adds	r3, #1
 80112a2:	4a3d      	ldr	r2, [pc, #244]	; (8011398 <xTaskIncrementTick+0x158>)
 80112a4:	6013      	str	r3, [r2, #0]
 80112a6:	f000 f9f5 	bl	8011694 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80112aa:	4b3c      	ldr	r3, [pc, #240]	; (801139c <xTaskIncrementTick+0x15c>)
 80112ac:	681b      	ldr	r3, [r3, #0]
 80112ae:	693a      	ldr	r2, [r7, #16]
 80112b0:	429a      	cmp	r2, r3
 80112b2:	d349      	bcc.n	8011348 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80112b4:	4b36      	ldr	r3, [pc, #216]	; (8011390 <xTaskIncrementTick+0x150>)
 80112b6:	681b      	ldr	r3, [r3, #0]
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	d104      	bne.n	80112c8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80112be:	4b37      	ldr	r3, [pc, #220]	; (801139c <xTaskIncrementTick+0x15c>)
 80112c0:	f04f 32ff 	mov.w	r2, #4294967295
 80112c4:	601a      	str	r2, [r3, #0]
					break;
 80112c6:	e03f      	b.n	8011348 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80112c8:	4b31      	ldr	r3, [pc, #196]	; (8011390 <xTaskIncrementTick+0x150>)
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	68db      	ldr	r3, [r3, #12]
 80112ce:	68db      	ldr	r3, [r3, #12]
 80112d0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80112d2:	68bb      	ldr	r3, [r7, #8]
 80112d4:	685b      	ldr	r3, [r3, #4]
 80112d6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80112d8:	693a      	ldr	r2, [r7, #16]
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	429a      	cmp	r2, r3
 80112de:	d203      	bcs.n	80112e8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80112e0:	4a2e      	ldr	r2, [pc, #184]	; (801139c <xTaskIncrementTick+0x15c>)
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80112e6:	e02f      	b.n	8011348 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80112e8:	68bb      	ldr	r3, [r7, #8]
 80112ea:	3304      	adds	r3, #4
 80112ec:	4618      	mov	r0, r3
 80112ee:	f7ff f83c 	bl	801036a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80112f2:	68bb      	ldr	r3, [r7, #8]
 80112f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	d004      	beq.n	8011304 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80112fa:	68bb      	ldr	r3, [r7, #8]
 80112fc:	3318      	adds	r3, #24
 80112fe:	4618      	mov	r0, r3
 8011300:	f7ff f833 	bl	801036a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011304:	68bb      	ldr	r3, [r7, #8]
 8011306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011308:	4b25      	ldr	r3, [pc, #148]	; (80113a0 <xTaskIncrementTick+0x160>)
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	429a      	cmp	r2, r3
 801130e:	d903      	bls.n	8011318 <xTaskIncrementTick+0xd8>
 8011310:	68bb      	ldr	r3, [r7, #8]
 8011312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011314:	4a22      	ldr	r2, [pc, #136]	; (80113a0 <xTaskIncrementTick+0x160>)
 8011316:	6013      	str	r3, [r2, #0]
 8011318:	68bb      	ldr	r3, [r7, #8]
 801131a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801131c:	4613      	mov	r3, r2
 801131e:	009b      	lsls	r3, r3, #2
 8011320:	4413      	add	r3, r2
 8011322:	009b      	lsls	r3, r3, #2
 8011324:	4a1f      	ldr	r2, [pc, #124]	; (80113a4 <xTaskIncrementTick+0x164>)
 8011326:	441a      	add	r2, r3
 8011328:	68bb      	ldr	r3, [r7, #8]
 801132a:	3304      	adds	r3, #4
 801132c:	4619      	mov	r1, r3
 801132e:	4610      	mov	r0, r2
 8011330:	f7fe ffbe 	bl	80102b0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011334:	68bb      	ldr	r3, [r7, #8]
 8011336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011338:	4b1b      	ldr	r3, [pc, #108]	; (80113a8 <xTaskIncrementTick+0x168>)
 801133a:	681b      	ldr	r3, [r3, #0]
 801133c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801133e:	429a      	cmp	r2, r3
 8011340:	d3b8      	bcc.n	80112b4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8011342:	2301      	movs	r3, #1
 8011344:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011346:	e7b5      	b.n	80112b4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011348:	4b17      	ldr	r3, [pc, #92]	; (80113a8 <xTaskIncrementTick+0x168>)
 801134a:	681b      	ldr	r3, [r3, #0]
 801134c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801134e:	4915      	ldr	r1, [pc, #84]	; (80113a4 <xTaskIncrementTick+0x164>)
 8011350:	4613      	mov	r3, r2
 8011352:	009b      	lsls	r3, r3, #2
 8011354:	4413      	add	r3, r2
 8011356:	009b      	lsls	r3, r3, #2
 8011358:	440b      	add	r3, r1
 801135a:	681b      	ldr	r3, [r3, #0]
 801135c:	2b01      	cmp	r3, #1
 801135e:	d901      	bls.n	8011364 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8011360:	2301      	movs	r3, #1
 8011362:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011364:	4b11      	ldr	r3, [pc, #68]	; (80113ac <xTaskIncrementTick+0x16c>)
 8011366:	681b      	ldr	r3, [r3, #0]
 8011368:	2b00      	cmp	r3, #0
 801136a:	d007      	beq.n	801137c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 801136c:	2301      	movs	r3, #1
 801136e:	617b      	str	r3, [r7, #20]
 8011370:	e004      	b.n	801137c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011372:	4b0f      	ldr	r3, [pc, #60]	; (80113b0 <xTaskIncrementTick+0x170>)
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	3301      	adds	r3, #1
 8011378:	4a0d      	ldr	r2, [pc, #52]	; (80113b0 <xTaskIncrementTick+0x170>)
 801137a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801137c:	697b      	ldr	r3, [r7, #20]
}
 801137e:	4618      	mov	r0, r3
 8011380:	3718      	adds	r7, #24
 8011382:	46bd      	mov	sp, r7
 8011384:	bd80      	pop	{r7, pc}
 8011386:	bf00      	nop
 8011388:	200008ec 	.word	0x200008ec
 801138c:	200008d0 	.word	0x200008d0
 8011390:	2000089c 	.word	0x2000089c
 8011394:	200008a0 	.word	0x200008a0
 8011398:	200008e4 	.word	0x200008e4
 801139c:	200008e8 	.word	0x200008e8
 80113a0:	200008d4 	.word	0x200008d4
 80113a4:	2000043c 	.word	0x2000043c
 80113a8:	20000438 	.word	0x20000438
 80113ac:	200008e0 	.word	0x200008e0
 80113b0:	200008dc 	.word	0x200008dc

080113b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80113b4:	b480      	push	{r7}
 80113b6:	b085      	sub	sp, #20
 80113b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80113ba:	4b2a      	ldr	r3, [pc, #168]	; (8011464 <vTaskSwitchContext+0xb0>)
 80113bc:	681b      	ldr	r3, [r3, #0]
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d003      	beq.n	80113ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80113c2:	4b29      	ldr	r3, [pc, #164]	; (8011468 <vTaskSwitchContext+0xb4>)
 80113c4:	2201      	movs	r2, #1
 80113c6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80113c8:	e046      	b.n	8011458 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80113ca:	4b27      	ldr	r3, [pc, #156]	; (8011468 <vTaskSwitchContext+0xb4>)
 80113cc:	2200      	movs	r2, #0
 80113ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80113d0:	4b26      	ldr	r3, [pc, #152]	; (801146c <vTaskSwitchContext+0xb8>)
 80113d2:	681b      	ldr	r3, [r3, #0]
 80113d4:	60fb      	str	r3, [r7, #12]
 80113d6:	e010      	b.n	80113fa <vTaskSwitchContext+0x46>
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d10a      	bne.n	80113f4 <vTaskSwitchContext+0x40>
	__asm volatile
 80113de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113e2:	f383 8811 	msr	BASEPRI, r3
 80113e6:	f3bf 8f6f 	isb	sy
 80113ea:	f3bf 8f4f 	dsb	sy
 80113ee:	607b      	str	r3, [r7, #4]
}
 80113f0:	bf00      	nop
 80113f2:	e7fe      	b.n	80113f2 <vTaskSwitchContext+0x3e>
 80113f4:	68fb      	ldr	r3, [r7, #12]
 80113f6:	3b01      	subs	r3, #1
 80113f8:	60fb      	str	r3, [r7, #12]
 80113fa:	491d      	ldr	r1, [pc, #116]	; (8011470 <vTaskSwitchContext+0xbc>)
 80113fc:	68fa      	ldr	r2, [r7, #12]
 80113fe:	4613      	mov	r3, r2
 8011400:	009b      	lsls	r3, r3, #2
 8011402:	4413      	add	r3, r2
 8011404:	009b      	lsls	r3, r3, #2
 8011406:	440b      	add	r3, r1
 8011408:	681b      	ldr	r3, [r3, #0]
 801140a:	2b00      	cmp	r3, #0
 801140c:	d0e4      	beq.n	80113d8 <vTaskSwitchContext+0x24>
 801140e:	68fa      	ldr	r2, [r7, #12]
 8011410:	4613      	mov	r3, r2
 8011412:	009b      	lsls	r3, r3, #2
 8011414:	4413      	add	r3, r2
 8011416:	009b      	lsls	r3, r3, #2
 8011418:	4a15      	ldr	r2, [pc, #84]	; (8011470 <vTaskSwitchContext+0xbc>)
 801141a:	4413      	add	r3, r2
 801141c:	60bb      	str	r3, [r7, #8]
 801141e:	68bb      	ldr	r3, [r7, #8]
 8011420:	685b      	ldr	r3, [r3, #4]
 8011422:	685a      	ldr	r2, [r3, #4]
 8011424:	68bb      	ldr	r3, [r7, #8]
 8011426:	605a      	str	r2, [r3, #4]
 8011428:	68bb      	ldr	r3, [r7, #8]
 801142a:	685a      	ldr	r2, [r3, #4]
 801142c:	68bb      	ldr	r3, [r7, #8]
 801142e:	3308      	adds	r3, #8
 8011430:	429a      	cmp	r2, r3
 8011432:	d104      	bne.n	801143e <vTaskSwitchContext+0x8a>
 8011434:	68bb      	ldr	r3, [r7, #8]
 8011436:	685b      	ldr	r3, [r3, #4]
 8011438:	685a      	ldr	r2, [r3, #4]
 801143a:	68bb      	ldr	r3, [r7, #8]
 801143c:	605a      	str	r2, [r3, #4]
 801143e:	68bb      	ldr	r3, [r7, #8]
 8011440:	685b      	ldr	r3, [r3, #4]
 8011442:	68db      	ldr	r3, [r3, #12]
 8011444:	4a0b      	ldr	r2, [pc, #44]	; (8011474 <vTaskSwitchContext+0xc0>)
 8011446:	6013      	str	r3, [r2, #0]
 8011448:	4a08      	ldr	r2, [pc, #32]	; (801146c <vTaskSwitchContext+0xb8>)
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801144e:	4b09      	ldr	r3, [pc, #36]	; (8011474 <vTaskSwitchContext+0xc0>)
 8011450:	681b      	ldr	r3, [r3, #0]
 8011452:	3354      	adds	r3, #84	; 0x54
 8011454:	4a08      	ldr	r2, [pc, #32]	; (8011478 <vTaskSwitchContext+0xc4>)
 8011456:	6013      	str	r3, [r2, #0]
}
 8011458:	bf00      	nop
 801145a:	3714      	adds	r7, #20
 801145c:	46bd      	mov	sp, r7
 801145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011462:	4770      	bx	lr
 8011464:	200008ec 	.word	0x200008ec
 8011468:	200008e0 	.word	0x200008e0
 801146c:	200008d4 	.word	0x200008d4
 8011470:	2000043c 	.word	0x2000043c
 8011474:	20000438 	.word	0x20000438
 8011478:	20000080 	.word	0x20000080

0801147c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801147c:	b580      	push	{r7, lr}
 801147e:	b084      	sub	sp, #16
 8011480:	af00      	add	r7, sp, #0
 8011482:	6078      	str	r0, [r7, #4]
 8011484:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	2b00      	cmp	r3, #0
 801148a:	d10a      	bne.n	80114a2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 801148c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011490:	f383 8811 	msr	BASEPRI, r3
 8011494:	f3bf 8f6f 	isb	sy
 8011498:	f3bf 8f4f 	dsb	sy
 801149c:	60fb      	str	r3, [r7, #12]
}
 801149e:	bf00      	nop
 80114a0:	e7fe      	b.n	80114a0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80114a2:	4b07      	ldr	r3, [pc, #28]	; (80114c0 <vTaskPlaceOnEventList+0x44>)
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	3318      	adds	r3, #24
 80114a8:	4619      	mov	r1, r3
 80114aa:	6878      	ldr	r0, [r7, #4]
 80114ac:	f7fe ff24 	bl	80102f8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80114b0:	2101      	movs	r1, #1
 80114b2:	6838      	ldr	r0, [r7, #0]
 80114b4:	f000 fa98 	bl	80119e8 <prvAddCurrentTaskToDelayedList>
}
 80114b8:	bf00      	nop
 80114ba:	3710      	adds	r7, #16
 80114bc:	46bd      	mov	sp, r7
 80114be:	bd80      	pop	{r7, pc}
 80114c0:	20000438 	.word	0x20000438

080114c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80114c4:	b580      	push	{r7, lr}
 80114c6:	b086      	sub	sp, #24
 80114c8:	af00      	add	r7, sp, #0
 80114ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	68db      	ldr	r3, [r3, #12]
 80114d0:	68db      	ldr	r3, [r3, #12]
 80114d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80114d4:	693b      	ldr	r3, [r7, #16]
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d10a      	bne.n	80114f0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80114da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114de:	f383 8811 	msr	BASEPRI, r3
 80114e2:	f3bf 8f6f 	isb	sy
 80114e6:	f3bf 8f4f 	dsb	sy
 80114ea:	60fb      	str	r3, [r7, #12]
}
 80114ec:	bf00      	nop
 80114ee:	e7fe      	b.n	80114ee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80114f0:	693b      	ldr	r3, [r7, #16]
 80114f2:	3318      	adds	r3, #24
 80114f4:	4618      	mov	r0, r3
 80114f6:	f7fe ff38 	bl	801036a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80114fa:	4b1e      	ldr	r3, [pc, #120]	; (8011574 <xTaskRemoveFromEventList+0xb0>)
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	2b00      	cmp	r3, #0
 8011500:	d11d      	bne.n	801153e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011502:	693b      	ldr	r3, [r7, #16]
 8011504:	3304      	adds	r3, #4
 8011506:	4618      	mov	r0, r3
 8011508:	f7fe ff2f 	bl	801036a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801150c:	693b      	ldr	r3, [r7, #16]
 801150e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011510:	4b19      	ldr	r3, [pc, #100]	; (8011578 <xTaskRemoveFromEventList+0xb4>)
 8011512:	681b      	ldr	r3, [r3, #0]
 8011514:	429a      	cmp	r2, r3
 8011516:	d903      	bls.n	8011520 <xTaskRemoveFromEventList+0x5c>
 8011518:	693b      	ldr	r3, [r7, #16]
 801151a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801151c:	4a16      	ldr	r2, [pc, #88]	; (8011578 <xTaskRemoveFromEventList+0xb4>)
 801151e:	6013      	str	r3, [r2, #0]
 8011520:	693b      	ldr	r3, [r7, #16]
 8011522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011524:	4613      	mov	r3, r2
 8011526:	009b      	lsls	r3, r3, #2
 8011528:	4413      	add	r3, r2
 801152a:	009b      	lsls	r3, r3, #2
 801152c:	4a13      	ldr	r2, [pc, #76]	; (801157c <xTaskRemoveFromEventList+0xb8>)
 801152e:	441a      	add	r2, r3
 8011530:	693b      	ldr	r3, [r7, #16]
 8011532:	3304      	adds	r3, #4
 8011534:	4619      	mov	r1, r3
 8011536:	4610      	mov	r0, r2
 8011538:	f7fe feba 	bl	80102b0 <vListInsertEnd>
 801153c:	e005      	b.n	801154a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801153e:	693b      	ldr	r3, [r7, #16]
 8011540:	3318      	adds	r3, #24
 8011542:	4619      	mov	r1, r3
 8011544:	480e      	ldr	r0, [pc, #56]	; (8011580 <xTaskRemoveFromEventList+0xbc>)
 8011546:	f7fe feb3 	bl	80102b0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801154a:	693b      	ldr	r3, [r7, #16]
 801154c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801154e:	4b0d      	ldr	r3, [pc, #52]	; (8011584 <xTaskRemoveFromEventList+0xc0>)
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011554:	429a      	cmp	r2, r3
 8011556:	d905      	bls.n	8011564 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011558:	2301      	movs	r3, #1
 801155a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801155c:	4b0a      	ldr	r3, [pc, #40]	; (8011588 <xTaskRemoveFromEventList+0xc4>)
 801155e:	2201      	movs	r2, #1
 8011560:	601a      	str	r2, [r3, #0]
 8011562:	e001      	b.n	8011568 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8011564:	2300      	movs	r3, #0
 8011566:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011568:	697b      	ldr	r3, [r7, #20]
}
 801156a:	4618      	mov	r0, r3
 801156c:	3718      	adds	r7, #24
 801156e:	46bd      	mov	sp, r7
 8011570:	bd80      	pop	{r7, pc}
 8011572:	bf00      	nop
 8011574:	200008ec 	.word	0x200008ec
 8011578:	200008d4 	.word	0x200008d4
 801157c:	2000043c 	.word	0x2000043c
 8011580:	200008a4 	.word	0x200008a4
 8011584:	20000438 	.word	0x20000438
 8011588:	200008e0 	.word	0x200008e0

0801158c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801158c:	b480      	push	{r7}
 801158e:	b083      	sub	sp, #12
 8011590:	af00      	add	r7, sp, #0
 8011592:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011594:	4b06      	ldr	r3, [pc, #24]	; (80115b0 <vTaskInternalSetTimeOutState+0x24>)
 8011596:	681a      	ldr	r2, [r3, #0]
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801159c:	4b05      	ldr	r3, [pc, #20]	; (80115b4 <vTaskInternalSetTimeOutState+0x28>)
 801159e:	681a      	ldr	r2, [r3, #0]
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	605a      	str	r2, [r3, #4]
}
 80115a4:	bf00      	nop
 80115a6:	370c      	adds	r7, #12
 80115a8:	46bd      	mov	sp, r7
 80115aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115ae:	4770      	bx	lr
 80115b0:	200008e4 	.word	0x200008e4
 80115b4:	200008d0 	.word	0x200008d0

080115b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80115b8:	b580      	push	{r7, lr}
 80115ba:	b088      	sub	sp, #32
 80115bc:	af00      	add	r7, sp, #0
 80115be:	6078      	str	r0, [r7, #4]
 80115c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	d10a      	bne.n	80115de <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80115c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115cc:	f383 8811 	msr	BASEPRI, r3
 80115d0:	f3bf 8f6f 	isb	sy
 80115d4:	f3bf 8f4f 	dsb	sy
 80115d8:	613b      	str	r3, [r7, #16]
}
 80115da:	bf00      	nop
 80115dc:	e7fe      	b.n	80115dc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80115de:	683b      	ldr	r3, [r7, #0]
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d10a      	bne.n	80115fa <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80115e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115e8:	f383 8811 	msr	BASEPRI, r3
 80115ec:	f3bf 8f6f 	isb	sy
 80115f0:	f3bf 8f4f 	dsb	sy
 80115f4:	60fb      	str	r3, [r7, #12]
}
 80115f6:	bf00      	nop
 80115f8:	e7fe      	b.n	80115f8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80115fa:	f000 fa5d 	bl	8011ab8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80115fe:	4b1d      	ldr	r3, [pc, #116]	; (8011674 <xTaskCheckForTimeOut+0xbc>)
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	685b      	ldr	r3, [r3, #4]
 8011608:	69ba      	ldr	r2, [r7, #24]
 801160a:	1ad3      	subs	r3, r2, r3
 801160c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801160e:	683b      	ldr	r3, [r7, #0]
 8011610:	681b      	ldr	r3, [r3, #0]
 8011612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011616:	d102      	bne.n	801161e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011618:	2300      	movs	r3, #0
 801161a:	61fb      	str	r3, [r7, #28]
 801161c:	e023      	b.n	8011666 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	681a      	ldr	r2, [r3, #0]
 8011622:	4b15      	ldr	r3, [pc, #84]	; (8011678 <xTaskCheckForTimeOut+0xc0>)
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	429a      	cmp	r2, r3
 8011628:	d007      	beq.n	801163a <xTaskCheckForTimeOut+0x82>
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	685b      	ldr	r3, [r3, #4]
 801162e:	69ba      	ldr	r2, [r7, #24]
 8011630:	429a      	cmp	r2, r3
 8011632:	d302      	bcc.n	801163a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011634:	2301      	movs	r3, #1
 8011636:	61fb      	str	r3, [r7, #28]
 8011638:	e015      	b.n	8011666 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801163a:	683b      	ldr	r3, [r7, #0]
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	697a      	ldr	r2, [r7, #20]
 8011640:	429a      	cmp	r2, r3
 8011642:	d20b      	bcs.n	801165c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011644:	683b      	ldr	r3, [r7, #0]
 8011646:	681a      	ldr	r2, [r3, #0]
 8011648:	697b      	ldr	r3, [r7, #20]
 801164a:	1ad2      	subs	r2, r2, r3
 801164c:	683b      	ldr	r3, [r7, #0]
 801164e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011650:	6878      	ldr	r0, [r7, #4]
 8011652:	f7ff ff9b 	bl	801158c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011656:	2300      	movs	r3, #0
 8011658:	61fb      	str	r3, [r7, #28]
 801165a:	e004      	b.n	8011666 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 801165c:	683b      	ldr	r3, [r7, #0]
 801165e:	2200      	movs	r2, #0
 8011660:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011662:	2301      	movs	r3, #1
 8011664:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011666:	f000 fa57 	bl	8011b18 <vPortExitCritical>

	return xReturn;
 801166a:	69fb      	ldr	r3, [r7, #28]
}
 801166c:	4618      	mov	r0, r3
 801166e:	3720      	adds	r7, #32
 8011670:	46bd      	mov	sp, r7
 8011672:	bd80      	pop	{r7, pc}
 8011674:	200008d0 	.word	0x200008d0
 8011678:	200008e4 	.word	0x200008e4

0801167c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801167c:	b480      	push	{r7}
 801167e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011680:	4b03      	ldr	r3, [pc, #12]	; (8011690 <vTaskMissedYield+0x14>)
 8011682:	2201      	movs	r2, #1
 8011684:	601a      	str	r2, [r3, #0]
}
 8011686:	bf00      	nop
 8011688:	46bd      	mov	sp, r7
 801168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801168e:	4770      	bx	lr
 8011690:	200008e0 	.word	0x200008e0

08011694 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011694:	b480      	push	{r7}
 8011696:	b083      	sub	sp, #12
 8011698:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801169a:	4b0c      	ldr	r3, [pc, #48]	; (80116cc <prvResetNextTaskUnblockTime+0x38>)
 801169c:	681b      	ldr	r3, [r3, #0]
 801169e:	681b      	ldr	r3, [r3, #0]
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d104      	bne.n	80116ae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80116a4:	4b0a      	ldr	r3, [pc, #40]	; (80116d0 <prvResetNextTaskUnblockTime+0x3c>)
 80116a6:	f04f 32ff 	mov.w	r2, #4294967295
 80116aa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80116ac:	e008      	b.n	80116c0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80116ae:	4b07      	ldr	r3, [pc, #28]	; (80116cc <prvResetNextTaskUnblockTime+0x38>)
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	68db      	ldr	r3, [r3, #12]
 80116b4:	68db      	ldr	r3, [r3, #12]
 80116b6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	685b      	ldr	r3, [r3, #4]
 80116bc:	4a04      	ldr	r2, [pc, #16]	; (80116d0 <prvResetNextTaskUnblockTime+0x3c>)
 80116be:	6013      	str	r3, [r2, #0]
}
 80116c0:	bf00      	nop
 80116c2:	370c      	adds	r7, #12
 80116c4:	46bd      	mov	sp, r7
 80116c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116ca:	4770      	bx	lr
 80116cc:	2000089c 	.word	0x2000089c
 80116d0:	200008e8 	.word	0x200008e8

080116d4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80116d4:	b480      	push	{r7}
 80116d6:	b083      	sub	sp, #12
 80116d8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80116da:	4b0b      	ldr	r3, [pc, #44]	; (8011708 <xTaskGetSchedulerState+0x34>)
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	2b00      	cmp	r3, #0
 80116e0:	d102      	bne.n	80116e8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80116e2:	2301      	movs	r3, #1
 80116e4:	607b      	str	r3, [r7, #4]
 80116e6:	e008      	b.n	80116fa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80116e8:	4b08      	ldr	r3, [pc, #32]	; (801170c <xTaskGetSchedulerState+0x38>)
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d102      	bne.n	80116f6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80116f0:	2302      	movs	r3, #2
 80116f2:	607b      	str	r3, [r7, #4]
 80116f4:	e001      	b.n	80116fa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80116f6:	2300      	movs	r3, #0
 80116f8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80116fa:	687b      	ldr	r3, [r7, #4]
	}
 80116fc:	4618      	mov	r0, r3
 80116fe:	370c      	adds	r7, #12
 8011700:	46bd      	mov	sp, r7
 8011702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011706:	4770      	bx	lr
 8011708:	200008d8 	.word	0x200008d8
 801170c:	200008ec 	.word	0x200008ec

08011710 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8011710:	b580      	push	{r7, lr}
 8011712:	b084      	sub	sp, #16
 8011714:	af00      	add	r7, sp, #0
 8011716:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801171c:	2300      	movs	r3, #0
 801171e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	2b00      	cmp	r3, #0
 8011724:	d051      	beq.n	80117ca <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8011726:	68bb      	ldr	r3, [r7, #8]
 8011728:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801172a:	4b2a      	ldr	r3, [pc, #168]	; (80117d4 <xTaskPriorityInherit+0xc4>)
 801172c:	681b      	ldr	r3, [r3, #0]
 801172e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011730:	429a      	cmp	r2, r3
 8011732:	d241      	bcs.n	80117b8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011734:	68bb      	ldr	r3, [r7, #8]
 8011736:	699b      	ldr	r3, [r3, #24]
 8011738:	2b00      	cmp	r3, #0
 801173a:	db06      	blt.n	801174a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801173c:	4b25      	ldr	r3, [pc, #148]	; (80117d4 <xTaskPriorityInherit+0xc4>)
 801173e:	681b      	ldr	r3, [r3, #0]
 8011740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011742:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011746:	68bb      	ldr	r3, [r7, #8]
 8011748:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801174a:	68bb      	ldr	r3, [r7, #8]
 801174c:	6959      	ldr	r1, [r3, #20]
 801174e:	68bb      	ldr	r3, [r7, #8]
 8011750:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011752:	4613      	mov	r3, r2
 8011754:	009b      	lsls	r3, r3, #2
 8011756:	4413      	add	r3, r2
 8011758:	009b      	lsls	r3, r3, #2
 801175a:	4a1f      	ldr	r2, [pc, #124]	; (80117d8 <xTaskPriorityInherit+0xc8>)
 801175c:	4413      	add	r3, r2
 801175e:	4299      	cmp	r1, r3
 8011760:	d122      	bne.n	80117a8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011762:	68bb      	ldr	r3, [r7, #8]
 8011764:	3304      	adds	r3, #4
 8011766:	4618      	mov	r0, r3
 8011768:	f7fe fdff 	bl	801036a <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801176c:	4b19      	ldr	r3, [pc, #100]	; (80117d4 <xTaskPriorityInherit+0xc4>)
 801176e:	681b      	ldr	r3, [r3, #0]
 8011770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011772:	68bb      	ldr	r3, [r7, #8]
 8011774:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8011776:	68bb      	ldr	r3, [r7, #8]
 8011778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801177a:	4b18      	ldr	r3, [pc, #96]	; (80117dc <xTaskPriorityInherit+0xcc>)
 801177c:	681b      	ldr	r3, [r3, #0]
 801177e:	429a      	cmp	r2, r3
 8011780:	d903      	bls.n	801178a <xTaskPriorityInherit+0x7a>
 8011782:	68bb      	ldr	r3, [r7, #8]
 8011784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011786:	4a15      	ldr	r2, [pc, #84]	; (80117dc <xTaskPriorityInherit+0xcc>)
 8011788:	6013      	str	r3, [r2, #0]
 801178a:	68bb      	ldr	r3, [r7, #8]
 801178c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801178e:	4613      	mov	r3, r2
 8011790:	009b      	lsls	r3, r3, #2
 8011792:	4413      	add	r3, r2
 8011794:	009b      	lsls	r3, r3, #2
 8011796:	4a10      	ldr	r2, [pc, #64]	; (80117d8 <xTaskPriorityInherit+0xc8>)
 8011798:	441a      	add	r2, r3
 801179a:	68bb      	ldr	r3, [r7, #8]
 801179c:	3304      	adds	r3, #4
 801179e:	4619      	mov	r1, r3
 80117a0:	4610      	mov	r0, r2
 80117a2:	f7fe fd85 	bl	80102b0 <vListInsertEnd>
 80117a6:	e004      	b.n	80117b2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80117a8:	4b0a      	ldr	r3, [pc, #40]	; (80117d4 <xTaskPriorityInherit+0xc4>)
 80117aa:	681b      	ldr	r3, [r3, #0]
 80117ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80117ae:	68bb      	ldr	r3, [r7, #8]
 80117b0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80117b2:	2301      	movs	r3, #1
 80117b4:	60fb      	str	r3, [r7, #12]
 80117b6:	e008      	b.n	80117ca <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80117b8:	68bb      	ldr	r3, [r7, #8]
 80117ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80117bc:	4b05      	ldr	r3, [pc, #20]	; (80117d4 <xTaskPriorityInherit+0xc4>)
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117c2:	429a      	cmp	r2, r3
 80117c4:	d201      	bcs.n	80117ca <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80117c6:	2301      	movs	r3, #1
 80117c8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80117ca:	68fb      	ldr	r3, [r7, #12]
	}
 80117cc:	4618      	mov	r0, r3
 80117ce:	3710      	adds	r7, #16
 80117d0:	46bd      	mov	sp, r7
 80117d2:	bd80      	pop	{r7, pc}
 80117d4:	20000438 	.word	0x20000438
 80117d8:	2000043c 	.word	0x2000043c
 80117dc:	200008d4 	.word	0x200008d4

080117e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80117e0:	b580      	push	{r7, lr}
 80117e2:	b086      	sub	sp, #24
 80117e4:	af00      	add	r7, sp, #0
 80117e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80117ec:	2300      	movs	r3, #0
 80117ee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d056      	beq.n	80118a4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80117f6:	4b2e      	ldr	r3, [pc, #184]	; (80118b0 <xTaskPriorityDisinherit+0xd0>)
 80117f8:	681b      	ldr	r3, [r3, #0]
 80117fa:	693a      	ldr	r2, [r7, #16]
 80117fc:	429a      	cmp	r2, r3
 80117fe:	d00a      	beq.n	8011816 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8011800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011804:	f383 8811 	msr	BASEPRI, r3
 8011808:	f3bf 8f6f 	isb	sy
 801180c:	f3bf 8f4f 	dsb	sy
 8011810:	60fb      	str	r3, [r7, #12]
}
 8011812:	bf00      	nop
 8011814:	e7fe      	b.n	8011814 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8011816:	693b      	ldr	r3, [r7, #16]
 8011818:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801181a:	2b00      	cmp	r3, #0
 801181c:	d10a      	bne.n	8011834 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801181e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011822:	f383 8811 	msr	BASEPRI, r3
 8011826:	f3bf 8f6f 	isb	sy
 801182a:	f3bf 8f4f 	dsb	sy
 801182e:	60bb      	str	r3, [r7, #8]
}
 8011830:	bf00      	nop
 8011832:	e7fe      	b.n	8011832 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8011834:	693b      	ldr	r3, [r7, #16]
 8011836:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011838:	1e5a      	subs	r2, r3, #1
 801183a:	693b      	ldr	r3, [r7, #16]
 801183c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801183e:	693b      	ldr	r3, [r7, #16]
 8011840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011842:	693b      	ldr	r3, [r7, #16]
 8011844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011846:	429a      	cmp	r2, r3
 8011848:	d02c      	beq.n	80118a4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801184a:	693b      	ldr	r3, [r7, #16]
 801184c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801184e:	2b00      	cmp	r3, #0
 8011850:	d128      	bne.n	80118a4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011852:	693b      	ldr	r3, [r7, #16]
 8011854:	3304      	adds	r3, #4
 8011856:	4618      	mov	r0, r3
 8011858:	f7fe fd87 	bl	801036a <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801185c:	693b      	ldr	r3, [r7, #16]
 801185e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011860:	693b      	ldr	r3, [r7, #16]
 8011862:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011864:	693b      	ldr	r3, [r7, #16]
 8011866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011868:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801186c:	693b      	ldr	r3, [r7, #16]
 801186e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011870:	693b      	ldr	r3, [r7, #16]
 8011872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011874:	4b0f      	ldr	r3, [pc, #60]	; (80118b4 <xTaskPriorityDisinherit+0xd4>)
 8011876:	681b      	ldr	r3, [r3, #0]
 8011878:	429a      	cmp	r2, r3
 801187a:	d903      	bls.n	8011884 <xTaskPriorityDisinherit+0xa4>
 801187c:	693b      	ldr	r3, [r7, #16]
 801187e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011880:	4a0c      	ldr	r2, [pc, #48]	; (80118b4 <xTaskPriorityDisinherit+0xd4>)
 8011882:	6013      	str	r3, [r2, #0]
 8011884:	693b      	ldr	r3, [r7, #16]
 8011886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011888:	4613      	mov	r3, r2
 801188a:	009b      	lsls	r3, r3, #2
 801188c:	4413      	add	r3, r2
 801188e:	009b      	lsls	r3, r3, #2
 8011890:	4a09      	ldr	r2, [pc, #36]	; (80118b8 <xTaskPriorityDisinherit+0xd8>)
 8011892:	441a      	add	r2, r3
 8011894:	693b      	ldr	r3, [r7, #16]
 8011896:	3304      	adds	r3, #4
 8011898:	4619      	mov	r1, r3
 801189a:	4610      	mov	r0, r2
 801189c:	f7fe fd08 	bl	80102b0 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80118a0:	2301      	movs	r3, #1
 80118a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80118a4:	697b      	ldr	r3, [r7, #20]
	}
 80118a6:	4618      	mov	r0, r3
 80118a8:	3718      	adds	r7, #24
 80118aa:	46bd      	mov	sp, r7
 80118ac:	bd80      	pop	{r7, pc}
 80118ae:	bf00      	nop
 80118b0:	20000438 	.word	0x20000438
 80118b4:	200008d4 	.word	0x200008d4
 80118b8:	2000043c 	.word	0x2000043c

080118bc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80118bc:	b580      	push	{r7, lr}
 80118be:	b088      	sub	sp, #32
 80118c0:	af00      	add	r7, sp, #0
 80118c2:	6078      	str	r0, [r7, #4]
 80118c4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80118ca:	2301      	movs	r3, #1
 80118cc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d06a      	beq.n	80119aa <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80118d4:	69bb      	ldr	r3, [r7, #24]
 80118d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d10a      	bne.n	80118f2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80118dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118e0:	f383 8811 	msr	BASEPRI, r3
 80118e4:	f3bf 8f6f 	isb	sy
 80118e8:	f3bf 8f4f 	dsb	sy
 80118ec:	60fb      	str	r3, [r7, #12]
}
 80118ee:	bf00      	nop
 80118f0:	e7fe      	b.n	80118f0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80118f2:	69bb      	ldr	r3, [r7, #24]
 80118f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80118f6:	683a      	ldr	r2, [r7, #0]
 80118f8:	429a      	cmp	r2, r3
 80118fa:	d902      	bls.n	8011902 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80118fc:	683b      	ldr	r3, [r7, #0]
 80118fe:	61fb      	str	r3, [r7, #28]
 8011900:	e002      	b.n	8011908 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8011902:	69bb      	ldr	r3, [r7, #24]
 8011904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011906:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8011908:	69bb      	ldr	r3, [r7, #24]
 801190a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801190c:	69fa      	ldr	r2, [r7, #28]
 801190e:	429a      	cmp	r2, r3
 8011910:	d04b      	beq.n	80119aa <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8011912:	69bb      	ldr	r3, [r7, #24]
 8011914:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011916:	697a      	ldr	r2, [r7, #20]
 8011918:	429a      	cmp	r2, r3
 801191a:	d146      	bne.n	80119aa <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801191c:	4b25      	ldr	r3, [pc, #148]	; (80119b4 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 801191e:	681b      	ldr	r3, [r3, #0]
 8011920:	69ba      	ldr	r2, [r7, #24]
 8011922:	429a      	cmp	r2, r3
 8011924:	d10a      	bne.n	801193c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8011926:	f04f 0350 	mov.w	r3, #80	; 0x50
 801192a:	f383 8811 	msr	BASEPRI, r3
 801192e:	f3bf 8f6f 	isb	sy
 8011932:	f3bf 8f4f 	dsb	sy
 8011936:	60bb      	str	r3, [r7, #8]
}
 8011938:	bf00      	nop
 801193a:	e7fe      	b.n	801193a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801193c:	69bb      	ldr	r3, [r7, #24]
 801193e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011940:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8011942:	69bb      	ldr	r3, [r7, #24]
 8011944:	69fa      	ldr	r2, [r7, #28]
 8011946:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011948:	69bb      	ldr	r3, [r7, #24]
 801194a:	699b      	ldr	r3, [r3, #24]
 801194c:	2b00      	cmp	r3, #0
 801194e:	db04      	blt.n	801195a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011950:	69fb      	ldr	r3, [r7, #28]
 8011952:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011956:	69bb      	ldr	r3, [r7, #24]
 8011958:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801195a:	69bb      	ldr	r3, [r7, #24]
 801195c:	6959      	ldr	r1, [r3, #20]
 801195e:	693a      	ldr	r2, [r7, #16]
 8011960:	4613      	mov	r3, r2
 8011962:	009b      	lsls	r3, r3, #2
 8011964:	4413      	add	r3, r2
 8011966:	009b      	lsls	r3, r3, #2
 8011968:	4a13      	ldr	r2, [pc, #76]	; (80119b8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801196a:	4413      	add	r3, r2
 801196c:	4299      	cmp	r1, r3
 801196e:	d11c      	bne.n	80119aa <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011970:	69bb      	ldr	r3, [r7, #24]
 8011972:	3304      	adds	r3, #4
 8011974:	4618      	mov	r0, r3
 8011976:	f7fe fcf8 	bl	801036a <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801197a:	69bb      	ldr	r3, [r7, #24]
 801197c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801197e:	4b0f      	ldr	r3, [pc, #60]	; (80119bc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8011980:	681b      	ldr	r3, [r3, #0]
 8011982:	429a      	cmp	r2, r3
 8011984:	d903      	bls.n	801198e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8011986:	69bb      	ldr	r3, [r7, #24]
 8011988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801198a:	4a0c      	ldr	r2, [pc, #48]	; (80119bc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801198c:	6013      	str	r3, [r2, #0]
 801198e:	69bb      	ldr	r3, [r7, #24]
 8011990:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011992:	4613      	mov	r3, r2
 8011994:	009b      	lsls	r3, r3, #2
 8011996:	4413      	add	r3, r2
 8011998:	009b      	lsls	r3, r3, #2
 801199a:	4a07      	ldr	r2, [pc, #28]	; (80119b8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801199c:	441a      	add	r2, r3
 801199e:	69bb      	ldr	r3, [r7, #24]
 80119a0:	3304      	adds	r3, #4
 80119a2:	4619      	mov	r1, r3
 80119a4:	4610      	mov	r0, r2
 80119a6:	f7fe fc83 	bl	80102b0 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80119aa:	bf00      	nop
 80119ac:	3720      	adds	r7, #32
 80119ae:	46bd      	mov	sp, r7
 80119b0:	bd80      	pop	{r7, pc}
 80119b2:	bf00      	nop
 80119b4:	20000438 	.word	0x20000438
 80119b8:	2000043c 	.word	0x2000043c
 80119bc:	200008d4 	.word	0x200008d4

080119c0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80119c0:	b480      	push	{r7}
 80119c2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80119c4:	4b07      	ldr	r3, [pc, #28]	; (80119e4 <pvTaskIncrementMutexHeldCount+0x24>)
 80119c6:	681b      	ldr	r3, [r3, #0]
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	d004      	beq.n	80119d6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80119cc:	4b05      	ldr	r3, [pc, #20]	; (80119e4 <pvTaskIncrementMutexHeldCount+0x24>)
 80119ce:	681b      	ldr	r3, [r3, #0]
 80119d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80119d2:	3201      	adds	r2, #1
 80119d4:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80119d6:	4b03      	ldr	r3, [pc, #12]	; (80119e4 <pvTaskIncrementMutexHeldCount+0x24>)
 80119d8:	681b      	ldr	r3, [r3, #0]
	}
 80119da:	4618      	mov	r0, r3
 80119dc:	46bd      	mov	sp, r7
 80119de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119e2:	4770      	bx	lr
 80119e4:	20000438 	.word	0x20000438

080119e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80119e8:	b580      	push	{r7, lr}
 80119ea:	b084      	sub	sp, #16
 80119ec:	af00      	add	r7, sp, #0
 80119ee:	6078      	str	r0, [r7, #4]
 80119f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80119f2:	4b21      	ldr	r3, [pc, #132]	; (8011a78 <prvAddCurrentTaskToDelayedList+0x90>)
 80119f4:	681b      	ldr	r3, [r3, #0]
 80119f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80119f8:	4b20      	ldr	r3, [pc, #128]	; (8011a7c <prvAddCurrentTaskToDelayedList+0x94>)
 80119fa:	681b      	ldr	r3, [r3, #0]
 80119fc:	3304      	adds	r3, #4
 80119fe:	4618      	mov	r0, r3
 8011a00:	f7fe fcb3 	bl	801036a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a0a:	d10a      	bne.n	8011a22 <prvAddCurrentTaskToDelayedList+0x3a>
 8011a0c:	683b      	ldr	r3, [r7, #0]
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d007      	beq.n	8011a22 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a12:	4b1a      	ldr	r3, [pc, #104]	; (8011a7c <prvAddCurrentTaskToDelayedList+0x94>)
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	3304      	adds	r3, #4
 8011a18:	4619      	mov	r1, r3
 8011a1a:	4819      	ldr	r0, [pc, #100]	; (8011a80 <prvAddCurrentTaskToDelayedList+0x98>)
 8011a1c:	f7fe fc48 	bl	80102b0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011a20:	e026      	b.n	8011a70 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011a22:	68fa      	ldr	r2, [r7, #12]
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	4413      	add	r3, r2
 8011a28:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011a2a:	4b14      	ldr	r3, [pc, #80]	; (8011a7c <prvAddCurrentTaskToDelayedList+0x94>)
 8011a2c:	681b      	ldr	r3, [r3, #0]
 8011a2e:	68ba      	ldr	r2, [r7, #8]
 8011a30:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011a32:	68ba      	ldr	r2, [r7, #8]
 8011a34:	68fb      	ldr	r3, [r7, #12]
 8011a36:	429a      	cmp	r2, r3
 8011a38:	d209      	bcs.n	8011a4e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a3a:	4b12      	ldr	r3, [pc, #72]	; (8011a84 <prvAddCurrentTaskToDelayedList+0x9c>)
 8011a3c:	681a      	ldr	r2, [r3, #0]
 8011a3e:	4b0f      	ldr	r3, [pc, #60]	; (8011a7c <prvAddCurrentTaskToDelayedList+0x94>)
 8011a40:	681b      	ldr	r3, [r3, #0]
 8011a42:	3304      	adds	r3, #4
 8011a44:	4619      	mov	r1, r3
 8011a46:	4610      	mov	r0, r2
 8011a48:	f7fe fc56 	bl	80102f8 <vListInsert>
}
 8011a4c:	e010      	b.n	8011a70 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a4e:	4b0e      	ldr	r3, [pc, #56]	; (8011a88 <prvAddCurrentTaskToDelayedList+0xa0>)
 8011a50:	681a      	ldr	r2, [r3, #0]
 8011a52:	4b0a      	ldr	r3, [pc, #40]	; (8011a7c <prvAddCurrentTaskToDelayedList+0x94>)
 8011a54:	681b      	ldr	r3, [r3, #0]
 8011a56:	3304      	adds	r3, #4
 8011a58:	4619      	mov	r1, r3
 8011a5a:	4610      	mov	r0, r2
 8011a5c:	f7fe fc4c 	bl	80102f8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011a60:	4b0a      	ldr	r3, [pc, #40]	; (8011a8c <prvAddCurrentTaskToDelayedList+0xa4>)
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	68ba      	ldr	r2, [r7, #8]
 8011a66:	429a      	cmp	r2, r3
 8011a68:	d202      	bcs.n	8011a70 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8011a6a:	4a08      	ldr	r2, [pc, #32]	; (8011a8c <prvAddCurrentTaskToDelayedList+0xa4>)
 8011a6c:	68bb      	ldr	r3, [r7, #8]
 8011a6e:	6013      	str	r3, [r2, #0]
}
 8011a70:	bf00      	nop
 8011a72:	3710      	adds	r7, #16
 8011a74:	46bd      	mov	sp, r7
 8011a76:	bd80      	pop	{r7, pc}
 8011a78:	200008d0 	.word	0x200008d0
 8011a7c:	20000438 	.word	0x20000438
 8011a80:	200008b8 	.word	0x200008b8
 8011a84:	200008a0 	.word	0x200008a0
 8011a88:	2000089c 	.word	0x2000089c
 8011a8c:	200008e8 	.word	0x200008e8

08011a90 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011a90:	4b07      	ldr	r3, [pc, #28]	; (8011ab0 <pxCurrentTCBConst2>)
 8011a92:	6819      	ldr	r1, [r3, #0]
 8011a94:	6808      	ldr	r0, [r1, #0]
 8011a96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a9a:	f380 8809 	msr	PSP, r0
 8011a9e:	f3bf 8f6f 	isb	sy
 8011aa2:	f04f 0000 	mov.w	r0, #0
 8011aa6:	f380 8811 	msr	BASEPRI, r0
 8011aaa:	4770      	bx	lr
 8011aac:	f3af 8000 	nop.w

08011ab0 <pxCurrentTCBConst2>:
 8011ab0:	20000438 	.word	0x20000438
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011ab4:	bf00      	nop
 8011ab6:	bf00      	nop

08011ab8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011ab8:	b480      	push	{r7}
 8011aba:	b083      	sub	sp, #12
 8011abc:	af00      	add	r7, sp, #0
	__asm volatile
 8011abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ac2:	f383 8811 	msr	BASEPRI, r3
 8011ac6:	f3bf 8f6f 	isb	sy
 8011aca:	f3bf 8f4f 	dsb	sy
 8011ace:	607b      	str	r3, [r7, #4]
}
 8011ad0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011ad2:	4b0f      	ldr	r3, [pc, #60]	; (8011b10 <vPortEnterCritical+0x58>)
 8011ad4:	681b      	ldr	r3, [r3, #0]
 8011ad6:	3301      	adds	r3, #1
 8011ad8:	4a0d      	ldr	r2, [pc, #52]	; (8011b10 <vPortEnterCritical+0x58>)
 8011ada:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011adc:	4b0c      	ldr	r3, [pc, #48]	; (8011b10 <vPortEnterCritical+0x58>)
 8011ade:	681b      	ldr	r3, [r3, #0]
 8011ae0:	2b01      	cmp	r3, #1
 8011ae2:	d10f      	bne.n	8011b04 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011ae4:	4b0b      	ldr	r3, [pc, #44]	; (8011b14 <vPortEnterCritical+0x5c>)
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	b2db      	uxtb	r3, r3
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d00a      	beq.n	8011b04 <vPortEnterCritical+0x4c>
	__asm volatile
 8011aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011af2:	f383 8811 	msr	BASEPRI, r3
 8011af6:	f3bf 8f6f 	isb	sy
 8011afa:	f3bf 8f4f 	dsb	sy
 8011afe:	603b      	str	r3, [r7, #0]
}
 8011b00:	bf00      	nop
 8011b02:	e7fe      	b.n	8011b02 <vPortEnterCritical+0x4a>
	}
}
 8011b04:	bf00      	nop
 8011b06:	370c      	adds	r7, #12
 8011b08:	46bd      	mov	sp, r7
 8011b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b0e:	4770      	bx	lr
 8011b10:	2000007c 	.word	0x2000007c
 8011b14:	e000ed04 	.word	0xe000ed04

08011b18 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011b18:	b480      	push	{r7}
 8011b1a:	b083      	sub	sp, #12
 8011b1c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011b1e:	4b12      	ldr	r3, [pc, #72]	; (8011b68 <vPortExitCritical+0x50>)
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d10a      	bne.n	8011b3c <vPortExitCritical+0x24>
	__asm volatile
 8011b26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b2a:	f383 8811 	msr	BASEPRI, r3
 8011b2e:	f3bf 8f6f 	isb	sy
 8011b32:	f3bf 8f4f 	dsb	sy
 8011b36:	607b      	str	r3, [r7, #4]
}
 8011b38:	bf00      	nop
 8011b3a:	e7fe      	b.n	8011b3a <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011b3c:	4b0a      	ldr	r3, [pc, #40]	; (8011b68 <vPortExitCritical+0x50>)
 8011b3e:	681b      	ldr	r3, [r3, #0]
 8011b40:	3b01      	subs	r3, #1
 8011b42:	4a09      	ldr	r2, [pc, #36]	; (8011b68 <vPortExitCritical+0x50>)
 8011b44:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011b46:	4b08      	ldr	r3, [pc, #32]	; (8011b68 <vPortExitCritical+0x50>)
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d105      	bne.n	8011b5a <vPortExitCritical+0x42>
 8011b4e:	2300      	movs	r3, #0
 8011b50:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011b52:	683b      	ldr	r3, [r7, #0]
 8011b54:	f383 8811 	msr	BASEPRI, r3
}
 8011b58:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011b5a:	bf00      	nop
 8011b5c:	370c      	adds	r7, #12
 8011b5e:	46bd      	mov	sp, r7
 8011b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b64:	4770      	bx	lr
 8011b66:	bf00      	nop
 8011b68:	2000007c 	.word	0x2000007c
 8011b6c:	00000000 	.word	0x00000000

08011b70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011b70:	f3ef 8009 	mrs	r0, PSP
 8011b74:	f3bf 8f6f 	isb	sy
 8011b78:	4b15      	ldr	r3, [pc, #84]	; (8011bd0 <pxCurrentTCBConst>)
 8011b7a:	681a      	ldr	r2, [r3, #0]
 8011b7c:	f01e 0f10 	tst.w	lr, #16
 8011b80:	bf08      	it	eq
 8011b82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011b86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b8a:	6010      	str	r0, [r2, #0]
 8011b8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011b90:	f04f 0050 	mov.w	r0, #80	; 0x50
 8011b94:	f380 8811 	msr	BASEPRI, r0
 8011b98:	f3bf 8f4f 	dsb	sy
 8011b9c:	f3bf 8f6f 	isb	sy
 8011ba0:	f7ff fc08 	bl	80113b4 <vTaskSwitchContext>
 8011ba4:	f04f 0000 	mov.w	r0, #0
 8011ba8:	f380 8811 	msr	BASEPRI, r0
 8011bac:	bc09      	pop	{r0, r3}
 8011bae:	6819      	ldr	r1, [r3, #0]
 8011bb0:	6808      	ldr	r0, [r1, #0]
 8011bb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bb6:	f01e 0f10 	tst.w	lr, #16
 8011bba:	bf08      	it	eq
 8011bbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011bc0:	f380 8809 	msr	PSP, r0
 8011bc4:	f3bf 8f6f 	isb	sy
 8011bc8:	4770      	bx	lr
 8011bca:	bf00      	nop
 8011bcc:	f3af 8000 	nop.w

08011bd0 <pxCurrentTCBConst>:
 8011bd0:	20000438 	.word	0x20000438
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011bd4:	bf00      	nop
 8011bd6:	bf00      	nop

08011bd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011bd8:	b580      	push	{r7, lr}
 8011bda:	b082      	sub	sp, #8
 8011bdc:	af00      	add	r7, sp, #0
	__asm volatile
 8011bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011be2:	f383 8811 	msr	BASEPRI, r3
 8011be6:	f3bf 8f6f 	isb	sy
 8011bea:	f3bf 8f4f 	dsb	sy
 8011bee:	607b      	str	r3, [r7, #4]
}
 8011bf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011bf2:	f7ff fb25 	bl	8011240 <xTaskIncrementTick>
 8011bf6:	4603      	mov	r3, r0
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d003      	beq.n	8011c04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011bfc:	4b06      	ldr	r3, [pc, #24]	; (8011c18 <xPortSysTickHandler+0x40>)
 8011bfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011c02:	601a      	str	r2, [r3, #0]
 8011c04:	2300      	movs	r3, #0
 8011c06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011c08:	683b      	ldr	r3, [r7, #0]
 8011c0a:	f383 8811 	msr	BASEPRI, r3
}
 8011c0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011c10:	bf00      	nop
 8011c12:	3708      	adds	r7, #8
 8011c14:	46bd      	mov	sp, r7
 8011c16:	bd80      	pop	{r7, pc}
 8011c18:	e000ed04 	.word	0xe000ed04

08011c1c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011c1c:	b480      	push	{r7}
 8011c1e:	b085      	sub	sp, #20
 8011c20:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011c22:	f3ef 8305 	mrs	r3, IPSR
 8011c26:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	2b0f      	cmp	r3, #15
 8011c2c:	d914      	bls.n	8011c58 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011c2e:	4a17      	ldr	r2, [pc, #92]	; (8011c8c <vPortValidateInterruptPriority+0x70>)
 8011c30:	68fb      	ldr	r3, [r7, #12]
 8011c32:	4413      	add	r3, r2
 8011c34:	781b      	ldrb	r3, [r3, #0]
 8011c36:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011c38:	4b15      	ldr	r3, [pc, #84]	; (8011c90 <vPortValidateInterruptPriority+0x74>)
 8011c3a:	781b      	ldrb	r3, [r3, #0]
 8011c3c:	7afa      	ldrb	r2, [r7, #11]
 8011c3e:	429a      	cmp	r2, r3
 8011c40:	d20a      	bcs.n	8011c58 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8011c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c46:	f383 8811 	msr	BASEPRI, r3
 8011c4a:	f3bf 8f6f 	isb	sy
 8011c4e:	f3bf 8f4f 	dsb	sy
 8011c52:	607b      	str	r3, [r7, #4]
}
 8011c54:	bf00      	nop
 8011c56:	e7fe      	b.n	8011c56 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011c58:	4b0e      	ldr	r3, [pc, #56]	; (8011c94 <vPortValidateInterruptPriority+0x78>)
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8011c60:	4b0d      	ldr	r3, [pc, #52]	; (8011c98 <vPortValidateInterruptPriority+0x7c>)
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	429a      	cmp	r2, r3
 8011c66:	d90a      	bls.n	8011c7e <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8011c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c6c:	f383 8811 	msr	BASEPRI, r3
 8011c70:	f3bf 8f6f 	isb	sy
 8011c74:	f3bf 8f4f 	dsb	sy
 8011c78:	603b      	str	r3, [r7, #0]
}
 8011c7a:	bf00      	nop
 8011c7c:	e7fe      	b.n	8011c7c <vPortValidateInterruptPriority+0x60>
	}
 8011c7e:	bf00      	nop
 8011c80:	3714      	adds	r7, #20
 8011c82:	46bd      	mov	sp, r7
 8011c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c88:	4770      	bx	lr
 8011c8a:	bf00      	nop
 8011c8c:	e000e3f0 	.word	0xe000e3f0
 8011c90:	200008f0 	.word	0x200008f0
 8011c94:	e000ed0c 	.word	0xe000ed0c
 8011c98:	200008f4 	.word	0x200008f4

08011c9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011c9c:	b580      	push	{r7, lr}
 8011c9e:	b08a      	sub	sp, #40	; 0x28
 8011ca0:	af00      	add	r7, sp, #0
 8011ca2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011ca8:	f7ff fa1e 	bl	80110e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011cac:	4b5b      	ldr	r3, [pc, #364]	; (8011e1c <pvPortMalloc+0x180>)
 8011cae:	681b      	ldr	r3, [r3, #0]
 8011cb0:	2b00      	cmp	r3, #0
 8011cb2:	d101      	bne.n	8011cb8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011cb4:	f000 f920 	bl	8011ef8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011cb8:	4b59      	ldr	r3, [pc, #356]	; (8011e20 <pvPortMalloc+0x184>)
 8011cba:	681a      	ldr	r2, [r3, #0]
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	4013      	ands	r3, r2
 8011cc0:	2b00      	cmp	r3, #0
 8011cc2:	f040 8093 	bne.w	8011dec <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	d01d      	beq.n	8011d08 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8011ccc:	2208      	movs	r2, #8
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	4413      	add	r3, r2
 8011cd2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	f003 0307 	and.w	r3, r3, #7
 8011cda:	2b00      	cmp	r3, #0
 8011cdc:	d014      	beq.n	8011d08 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	f023 0307 	bic.w	r3, r3, #7
 8011ce4:	3308      	adds	r3, #8
 8011ce6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	f003 0307 	and.w	r3, r3, #7
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d00a      	beq.n	8011d08 <pvPortMalloc+0x6c>
	__asm volatile
 8011cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011cf6:	f383 8811 	msr	BASEPRI, r3
 8011cfa:	f3bf 8f6f 	isb	sy
 8011cfe:	f3bf 8f4f 	dsb	sy
 8011d02:	617b      	str	r3, [r7, #20]
}
 8011d04:	bf00      	nop
 8011d06:	e7fe      	b.n	8011d06 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	d06e      	beq.n	8011dec <pvPortMalloc+0x150>
 8011d0e:	4b45      	ldr	r3, [pc, #276]	; (8011e24 <pvPortMalloc+0x188>)
 8011d10:	681b      	ldr	r3, [r3, #0]
 8011d12:	687a      	ldr	r2, [r7, #4]
 8011d14:	429a      	cmp	r2, r3
 8011d16:	d869      	bhi.n	8011dec <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011d18:	4b43      	ldr	r3, [pc, #268]	; (8011e28 <pvPortMalloc+0x18c>)
 8011d1a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011d1c:	4b42      	ldr	r3, [pc, #264]	; (8011e28 <pvPortMalloc+0x18c>)
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011d22:	e004      	b.n	8011d2e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8011d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d26:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d2a:	681b      	ldr	r3, [r3, #0]
 8011d2c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d30:	685b      	ldr	r3, [r3, #4]
 8011d32:	687a      	ldr	r2, [r7, #4]
 8011d34:	429a      	cmp	r2, r3
 8011d36:	d903      	bls.n	8011d40 <pvPortMalloc+0xa4>
 8011d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d3a:	681b      	ldr	r3, [r3, #0]
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	d1f1      	bne.n	8011d24 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011d40:	4b36      	ldr	r3, [pc, #216]	; (8011e1c <pvPortMalloc+0x180>)
 8011d42:	681b      	ldr	r3, [r3, #0]
 8011d44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011d46:	429a      	cmp	r2, r3
 8011d48:	d050      	beq.n	8011dec <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011d4a:	6a3b      	ldr	r3, [r7, #32]
 8011d4c:	681b      	ldr	r3, [r3, #0]
 8011d4e:	2208      	movs	r2, #8
 8011d50:	4413      	add	r3, r2
 8011d52:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d56:	681a      	ldr	r2, [r3, #0]
 8011d58:	6a3b      	ldr	r3, [r7, #32]
 8011d5a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d5e:	685a      	ldr	r2, [r3, #4]
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	1ad2      	subs	r2, r2, r3
 8011d64:	2308      	movs	r3, #8
 8011d66:	005b      	lsls	r3, r3, #1
 8011d68:	429a      	cmp	r2, r3
 8011d6a:	d91f      	bls.n	8011dac <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011d6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	4413      	add	r3, r2
 8011d72:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011d74:	69bb      	ldr	r3, [r7, #24]
 8011d76:	f003 0307 	and.w	r3, r3, #7
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d00a      	beq.n	8011d94 <pvPortMalloc+0xf8>
	__asm volatile
 8011d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d82:	f383 8811 	msr	BASEPRI, r3
 8011d86:	f3bf 8f6f 	isb	sy
 8011d8a:	f3bf 8f4f 	dsb	sy
 8011d8e:	613b      	str	r3, [r7, #16]
}
 8011d90:	bf00      	nop
 8011d92:	e7fe      	b.n	8011d92 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d96:	685a      	ldr	r2, [r3, #4]
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	1ad2      	subs	r2, r2, r3
 8011d9c:	69bb      	ldr	r3, [r7, #24]
 8011d9e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011da2:	687a      	ldr	r2, [r7, #4]
 8011da4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011da6:	69b8      	ldr	r0, [r7, #24]
 8011da8:	f000 f908 	bl	8011fbc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011dac:	4b1d      	ldr	r3, [pc, #116]	; (8011e24 <pvPortMalloc+0x188>)
 8011dae:	681a      	ldr	r2, [r3, #0]
 8011db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011db2:	685b      	ldr	r3, [r3, #4]
 8011db4:	1ad3      	subs	r3, r2, r3
 8011db6:	4a1b      	ldr	r2, [pc, #108]	; (8011e24 <pvPortMalloc+0x188>)
 8011db8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011dba:	4b1a      	ldr	r3, [pc, #104]	; (8011e24 <pvPortMalloc+0x188>)
 8011dbc:	681a      	ldr	r2, [r3, #0]
 8011dbe:	4b1b      	ldr	r3, [pc, #108]	; (8011e2c <pvPortMalloc+0x190>)
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	429a      	cmp	r2, r3
 8011dc4:	d203      	bcs.n	8011dce <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011dc6:	4b17      	ldr	r3, [pc, #92]	; (8011e24 <pvPortMalloc+0x188>)
 8011dc8:	681b      	ldr	r3, [r3, #0]
 8011dca:	4a18      	ldr	r2, [pc, #96]	; (8011e2c <pvPortMalloc+0x190>)
 8011dcc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dd0:	685a      	ldr	r2, [r3, #4]
 8011dd2:	4b13      	ldr	r3, [pc, #76]	; (8011e20 <pvPortMalloc+0x184>)
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	431a      	orrs	r2, r3
 8011dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dda:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dde:	2200      	movs	r2, #0
 8011de0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011de2:	4b13      	ldr	r3, [pc, #76]	; (8011e30 <pvPortMalloc+0x194>)
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	3301      	adds	r3, #1
 8011de8:	4a11      	ldr	r2, [pc, #68]	; (8011e30 <pvPortMalloc+0x194>)
 8011dea:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011dec:	f7ff f98a 	bl	8011104 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011df0:	69fb      	ldr	r3, [r7, #28]
 8011df2:	f003 0307 	and.w	r3, r3, #7
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d00a      	beq.n	8011e10 <pvPortMalloc+0x174>
	__asm volatile
 8011dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011dfe:	f383 8811 	msr	BASEPRI, r3
 8011e02:	f3bf 8f6f 	isb	sy
 8011e06:	f3bf 8f4f 	dsb	sy
 8011e0a:	60fb      	str	r3, [r7, #12]
}
 8011e0c:	bf00      	nop
 8011e0e:	e7fe      	b.n	8011e0e <pvPortMalloc+0x172>
	return pvReturn;
 8011e10:	69fb      	ldr	r3, [r7, #28]
}
 8011e12:	4618      	mov	r0, r3
 8011e14:	3728      	adds	r7, #40	; 0x28
 8011e16:	46bd      	mov	sp, r7
 8011e18:	bd80      	pop	{r7, pc}
 8011e1a:	bf00      	nop
 8011e1c:	20004f50 	.word	0x20004f50
 8011e20:	20004f64 	.word	0x20004f64
 8011e24:	20004f54 	.word	0x20004f54
 8011e28:	20004f48 	.word	0x20004f48
 8011e2c:	20004f58 	.word	0x20004f58
 8011e30:	20004f5c 	.word	0x20004f5c

08011e34 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011e34:	b580      	push	{r7, lr}
 8011e36:	b086      	sub	sp, #24
 8011e38:	af00      	add	r7, sp, #0
 8011e3a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	d04d      	beq.n	8011ee2 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011e46:	2308      	movs	r3, #8
 8011e48:	425b      	negs	r3, r3
 8011e4a:	697a      	ldr	r2, [r7, #20]
 8011e4c:	4413      	add	r3, r2
 8011e4e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011e50:	697b      	ldr	r3, [r7, #20]
 8011e52:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011e54:	693b      	ldr	r3, [r7, #16]
 8011e56:	685a      	ldr	r2, [r3, #4]
 8011e58:	4b24      	ldr	r3, [pc, #144]	; (8011eec <vPortFree+0xb8>)
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	4013      	ands	r3, r2
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	d10a      	bne.n	8011e78 <vPortFree+0x44>
	__asm volatile
 8011e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e66:	f383 8811 	msr	BASEPRI, r3
 8011e6a:	f3bf 8f6f 	isb	sy
 8011e6e:	f3bf 8f4f 	dsb	sy
 8011e72:	60fb      	str	r3, [r7, #12]
}
 8011e74:	bf00      	nop
 8011e76:	e7fe      	b.n	8011e76 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011e78:	693b      	ldr	r3, [r7, #16]
 8011e7a:	681b      	ldr	r3, [r3, #0]
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d00a      	beq.n	8011e96 <vPortFree+0x62>
	__asm volatile
 8011e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e84:	f383 8811 	msr	BASEPRI, r3
 8011e88:	f3bf 8f6f 	isb	sy
 8011e8c:	f3bf 8f4f 	dsb	sy
 8011e90:	60bb      	str	r3, [r7, #8]
}
 8011e92:	bf00      	nop
 8011e94:	e7fe      	b.n	8011e94 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011e96:	693b      	ldr	r3, [r7, #16]
 8011e98:	685a      	ldr	r2, [r3, #4]
 8011e9a:	4b14      	ldr	r3, [pc, #80]	; (8011eec <vPortFree+0xb8>)
 8011e9c:	681b      	ldr	r3, [r3, #0]
 8011e9e:	4013      	ands	r3, r2
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d01e      	beq.n	8011ee2 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011ea4:	693b      	ldr	r3, [r7, #16]
 8011ea6:	681b      	ldr	r3, [r3, #0]
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d11a      	bne.n	8011ee2 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011eac:	693b      	ldr	r3, [r7, #16]
 8011eae:	685a      	ldr	r2, [r3, #4]
 8011eb0:	4b0e      	ldr	r3, [pc, #56]	; (8011eec <vPortFree+0xb8>)
 8011eb2:	681b      	ldr	r3, [r3, #0]
 8011eb4:	43db      	mvns	r3, r3
 8011eb6:	401a      	ands	r2, r3
 8011eb8:	693b      	ldr	r3, [r7, #16]
 8011eba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011ebc:	f7ff f914 	bl	80110e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011ec0:	693b      	ldr	r3, [r7, #16]
 8011ec2:	685a      	ldr	r2, [r3, #4]
 8011ec4:	4b0a      	ldr	r3, [pc, #40]	; (8011ef0 <vPortFree+0xbc>)
 8011ec6:	681b      	ldr	r3, [r3, #0]
 8011ec8:	4413      	add	r3, r2
 8011eca:	4a09      	ldr	r2, [pc, #36]	; (8011ef0 <vPortFree+0xbc>)
 8011ecc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011ece:	6938      	ldr	r0, [r7, #16]
 8011ed0:	f000 f874 	bl	8011fbc <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8011ed4:	4b07      	ldr	r3, [pc, #28]	; (8011ef4 <vPortFree+0xc0>)
 8011ed6:	681b      	ldr	r3, [r3, #0]
 8011ed8:	3301      	adds	r3, #1
 8011eda:	4a06      	ldr	r2, [pc, #24]	; (8011ef4 <vPortFree+0xc0>)
 8011edc:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011ede:	f7ff f911 	bl	8011104 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011ee2:	bf00      	nop
 8011ee4:	3718      	adds	r7, #24
 8011ee6:	46bd      	mov	sp, r7
 8011ee8:	bd80      	pop	{r7, pc}
 8011eea:	bf00      	nop
 8011eec:	20004f64 	.word	0x20004f64
 8011ef0:	20004f54 	.word	0x20004f54
 8011ef4:	20004f60 	.word	0x20004f60

08011ef8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011ef8:	b480      	push	{r7}
 8011efa:	b085      	sub	sp, #20
 8011efc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011efe:	f244 6350 	movw	r3, #18000	; 0x4650
 8011f02:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011f04:	4b27      	ldr	r3, [pc, #156]	; (8011fa4 <prvHeapInit+0xac>)
 8011f06:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	f003 0307 	and.w	r3, r3, #7
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d00c      	beq.n	8011f2c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011f12:	68fb      	ldr	r3, [r7, #12]
 8011f14:	3307      	adds	r3, #7
 8011f16:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011f18:	68fb      	ldr	r3, [r7, #12]
 8011f1a:	f023 0307 	bic.w	r3, r3, #7
 8011f1e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011f20:	68ba      	ldr	r2, [r7, #8]
 8011f22:	68fb      	ldr	r3, [r7, #12]
 8011f24:	1ad3      	subs	r3, r2, r3
 8011f26:	4a1f      	ldr	r2, [pc, #124]	; (8011fa4 <prvHeapInit+0xac>)
 8011f28:	4413      	add	r3, r2
 8011f2a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011f2c:	68fb      	ldr	r3, [r7, #12]
 8011f2e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011f30:	4a1d      	ldr	r2, [pc, #116]	; (8011fa8 <prvHeapInit+0xb0>)
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011f36:	4b1c      	ldr	r3, [pc, #112]	; (8011fa8 <prvHeapInit+0xb0>)
 8011f38:	2200      	movs	r2, #0
 8011f3a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	68ba      	ldr	r2, [r7, #8]
 8011f40:	4413      	add	r3, r2
 8011f42:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011f44:	2208      	movs	r2, #8
 8011f46:	68fb      	ldr	r3, [r7, #12]
 8011f48:	1a9b      	subs	r3, r3, r2
 8011f4a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011f4c:	68fb      	ldr	r3, [r7, #12]
 8011f4e:	f023 0307 	bic.w	r3, r3, #7
 8011f52:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011f54:	68fb      	ldr	r3, [r7, #12]
 8011f56:	4a15      	ldr	r2, [pc, #84]	; (8011fac <prvHeapInit+0xb4>)
 8011f58:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011f5a:	4b14      	ldr	r3, [pc, #80]	; (8011fac <prvHeapInit+0xb4>)
 8011f5c:	681b      	ldr	r3, [r3, #0]
 8011f5e:	2200      	movs	r2, #0
 8011f60:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011f62:	4b12      	ldr	r3, [pc, #72]	; (8011fac <prvHeapInit+0xb4>)
 8011f64:	681b      	ldr	r3, [r3, #0]
 8011f66:	2200      	movs	r2, #0
 8011f68:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011f6e:	683b      	ldr	r3, [r7, #0]
 8011f70:	68fa      	ldr	r2, [r7, #12]
 8011f72:	1ad2      	subs	r2, r2, r3
 8011f74:	683b      	ldr	r3, [r7, #0]
 8011f76:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011f78:	4b0c      	ldr	r3, [pc, #48]	; (8011fac <prvHeapInit+0xb4>)
 8011f7a:	681a      	ldr	r2, [r3, #0]
 8011f7c:	683b      	ldr	r3, [r7, #0]
 8011f7e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011f80:	683b      	ldr	r3, [r7, #0]
 8011f82:	685b      	ldr	r3, [r3, #4]
 8011f84:	4a0a      	ldr	r2, [pc, #40]	; (8011fb0 <prvHeapInit+0xb8>)
 8011f86:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011f88:	683b      	ldr	r3, [r7, #0]
 8011f8a:	685b      	ldr	r3, [r3, #4]
 8011f8c:	4a09      	ldr	r2, [pc, #36]	; (8011fb4 <prvHeapInit+0xbc>)
 8011f8e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011f90:	4b09      	ldr	r3, [pc, #36]	; (8011fb8 <prvHeapInit+0xc0>)
 8011f92:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8011f96:	601a      	str	r2, [r3, #0]
}
 8011f98:	bf00      	nop
 8011f9a:	3714      	adds	r7, #20
 8011f9c:	46bd      	mov	sp, r7
 8011f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fa2:	4770      	bx	lr
 8011fa4:	200008f8 	.word	0x200008f8
 8011fa8:	20004f48 	.word	0x20004f48
 8011fac:	20004f50 	.word	0x20004f50
 8011fb0:	20004f58 	.word	0x20004f58
 8011fb4:	20004f54 	.word	0x20004f54
 8011fb8:	20004f64 	.word	0x20004f64

08011fbc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011fbc:	b480      	push	{r7}
 8011fbe:	b085      	sub	sp, #20
 8011fc0:	af00      	add	r7, sp, #0
 8011fc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011fc4:	4b28      	ldr	r3, [pc, #160]	; (8012068 <prvInsertBlockIntoFreeList+0xac>)
 8011fc6:	60fb      	str	r3, [r7, #12]
 8011fc8:	e002      	b.n	8011fd0 <prvInsertBlockIntoFreeList+0x14>
 8011fca:	68fb      	ldr	r3, [r7, #12]
 8011fcc:	681b      	ldr	r3, [r3, #0]
 8011fce:	60fb      	str	r3, [r7, #12]
 8011fd0:	68fb      	ldr	r3, [r7, #12]
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	687a      	ldr	r2, [r7, #4]
 8011fd6:	429a      	cmp	r2, r3
 8011fd8:	d8f7      	bhi.n	8011fca <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011fda:	68fb      	ldr	r3, [r7, #12]
 8011fdc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011fde:	68fb      	ldr	r3, [r7, #12]
 8011fe0:	685b      	ldr	r3, [r3, #4]
 8011fe2:	68ba      	ldr	r2, [r7, #8]
 8011fe4:	4413      	add	r3, r2
 8011fe6:	687a      	ldr	r2, [r7, #4]
 8011fe8:	429a      	cmp	r2, r3
 8011fea:	d108      	bne.n	8011ffe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011fec:	68fb      	ldr	r3, [r7, #12]
 8011fee:	685a      	ldr	r2, [r3, #4]
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	685b      	ldr	r3, [r3, #4]
 8011ff4:	441a      	add	r2, r3
 8011ff6:	68fb      	ldr	r3, [r7, #12]
 8011ff8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011ffa:	68fb      	ldr	r3, [r7, #12]
 8011ffc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	685b      	ldr	r3, [r3, #4]
 8012006:	68ba      	ldr	r2, [r7, #8]
 8012008:	441a      	add	r2, r3
 801200a:	68fb      	ldr	r3, [r7, #12]
 801200c:	681b      	ldr	r3, [r3, #0]
 801200e:	429a      	cmp	r2, r3
 8012010:	d118      	bne.n	8012044 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8012012:	68fb      	ldr	r3, [r7, #12]
 8012014:	681a      	ldr	r2, [r3, #0]
 8012016:	4b15      	ldr	r3, [pc, #84]	; (801206c <prvInsertBlockIntoFreeList+0xb0>)
 8012018:	681b      	ldr	r3, [r3, #0]
 801201a:	429a      	cmp	r2, r3
 801201c:	d00d      	beq.n	801203a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	685a      	ldr	r2, [r3, #4]
 8012022:	68fb      	ldr	r3, [r7, #12]
 8012024:	681b      	ldr	r3, [r3, #0]
 8012026:	685b      	ldr	r3, [r3, #4]
 8012028:	441a      	add	r2, r3
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801202e:	68fb      	ldr	r3, [r7, #12]
 8012030:	681b      	ldr	r3, [r3, #0]
 8012032:	681a      	ldr	r2, [r3, #0]
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	601a      	str	r2, [r3, #0]
 8012038:	e008      	b.n	801204c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801203a:	4b0c      	ldr	r3, [pc, #48]	; (801206c <prvInsertBlockIntoFreeList+0xb0>)
 801203c:	681a      	ldr	r2, [r3, #0]
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	601a      	str	r2, [r3, #0]
 8012042:	e003      	b.n	801204c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	681a      	ldr	r2, [r3, #0]
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 801204c:	68fa      	ldr	r2, [r7, #12]
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	429a      	cmp	r2, r3
 8012052:	d002      	beq.n	801205a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	687a      	ldr	r2, [r7, #4]
 8012058:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801205a:	bf00      	nop
 801205c:	3714      	adds	r7, #20
 801205e:	46bd      	mov	sp, r7
 8012060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012064:	4770      	bx	lr
 8012066:	bf00      	nop
 8012068:	20004f48 	.word	0x20004f48
 801206c:	20004f50 	.word	0x20004f50

08012070 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012070:	b580      	push	{r7, lr}
 8012072:	b082      	sub	sp, #8
 8012074:	af00      	add	r7, sp, #0
 8012076:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8012084:	4619      	mov	r1, r3
 8012086:	4610      	mov	r0, r2
 8012088:	f7fa f892 	bl	800c1b0 <USBD_LL_SetupStage>
}
 801208c:	bf00      	nop
 801208e:	3708      	adds	r7, #8
 8012090:	46bd      	mov	sp, r7
 8012092:	bd80      	pop	{r7, pc}

08012094 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012094:	b580      	push	{r7, lr}
 8012096:	b082      	sub	sp, #8
 8012098:	af00      	add	r7, sp, #0
 801209a:	6078      	str	r0, [r7, #4]
 801209c:	460b      	mov	r3, r1
 801209e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80120a6:	78fa      	ldrb	r2, [r7, #3]
 80120a8:	6879      	ldr	r1, [r7, #4]
 80120aa:	4613      	mov	r3, r2
 80120ac:	00db      	lsls	r3, r3, #3
 80120ae:	1a9b      	subs	r3, r3, r2
 80120b0:	009b      	lsls	r3, r3, #2
 80120b2:	440b      	add	r3, r1
 80120b4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80120b8:	681a      	ldr	r2, [r3, #0]
 80120ba:	78fb      	ldrb	r3, [r7, #3]
 80120bc:	4619      	mov	r1, r3
 80120be:	f7fa f8cc 	bl	800c25a <USBD_LL_DataOutStage>
}
 80120c2:	bf00      	nop
 80120c4:	3708      	adds	r7, #8
 80120c6:	46bd      	mov	sp, r7
 80120c8:	bd80      	pop	{r7, pc}

080120ca <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80120ca:	b580      	push	{r7, lr}
 80120cc:	b082      	sub	sp, #8
 80120ce:	af00      	add	r7, sp, #0
 80120d0:	6078      	str	r0, [r7, #4]
 80120d2:	460b      	mov	r3, r1
 80120d4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80120dc:	78fa      	ldrb	r2, [r7, #3]
 80120de:	6879      	ldr	r1, [r7, #4]
 80120e0:	4613      	mov	r3, r2
 80120e2:	00db      	lsls	r3, r3, #3
 80120e4:	1a9b      	subs	r3, r3, r2
 80120e6:	009b      	lsls	r3, r3, #2
 80120e8:	440b      	add	r3, r1
 80120ea:	3348      	adds	r3, #72	; 0x48
 80120ec:	681a      	ldr	r2, [r3, #0]
 80120ee:	78fb      	ldrb	r3, [r7, #3]
 80120f0:	4619      	mov	r1, r3
 80120f2:	f7fa f915 	bl	800c320 <USBD_LL_DataInStage>
}
 80120f6:	bf00      	nop
 80120f8:	3708      	adds	r7, #8
 80120fa:	46bd      	mov	sp, r7
 80120fc:	bd80      	pop	{r7, pc}

080120fe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80120fe:	b580      	push	{r7, lr}
 8012100:	b082      	sub	sp, #8
 8012102:	af00      	add	r7, sp, #0
 8012104:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801210c:	4618      	mov	r0, r3
 801210e:	f7fa fa29 	bl	800c564 <USBD_LL_SOF>
}
 8012112:	bf00      	nop
 8012114:	3708      	adds	r7, #8
 8012116:	46bd      	mov	sp, r7
 8012118:	bd80      	pop	{r7, pc}

0801211a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801211a:	b580      	push	{r7, lr}
 801211c:	b084      	sub	sp, #16
 801211e:	af00      	add	r7, sp, #0
 8012120:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8012122:	2301      	movs	r3, #1
 8012124:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	68db      	ldr	r3, [r3, #12]
 801212a:	2b00      	cmp	r3, #0
 801212c:	d102      	bne.n	8012134 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801212e:	2300      	movs	r3, #0
 8012130:	73fb      	strb	r3, [r7, #15]
 8012132:	e008      	b.n	8012146 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	68db      	ldr	r3, [r3, #12]
 8012138:	2b02      	cmp	r3, #2
 801213a:	d102      	bne.n	8012142 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801213c:	2301      	movs	r3, #1
 801213e:	73fb      	strb	r3, [r7, #15]
 8012140:	e001      	b.n	8012146 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8012142:	f7ef fd2d 	bl	8001ba0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801214c:	7bfa      	ldrb	r2, [r7, #15]
 801214e:	4611      	mov	r1, r2
 8012150:	4618      	mov	r0, r3
 8012152:	f7fa f9c9 	bl	800c4e8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801215c:	4618      	mov	r0, r3
 801215e:	f7fa f975 	bl	800c44c <USBD_LL_Reset>
}
 8012162:	bf00      	nop
 8012164:	3710      	adds	r7, #16
 8012166:	46bd      	mov	sp, r7
 8012168:	bd80      	pop	{r7, pc}
	...

0801216c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801216c:	b580      	push	{r7, lr}
 801216e:	b082      	sub	sp, #8
 8012170:	af00      	add	r7, sp, #0
 8012172:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801217a:	4618      	mov	r0, r3
 801217c:	f7fa f9c4 	bl	800c508 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	681b      	ldr	r3, [r3, #0]
 8012184:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012188:	681b      	ldr	r3, [r3, #0]
 801218a:	687a      	ldr	r2, [r7, #4]
 801218c:	6812      	ldr	r2, [r2, #0]
 801218e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012192:	f043 0301 	orr.w	r3, r3, #1
 8012196:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	6a1b      	ldr	r3, [r3, #32]
 801219c:	2b00      	cmp	r3, #0
 801219e:	d005      	beq.n	80121ac <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80121a0:	4b04      	ldr	r3, [pc, #16]	; (80121b4 <HAL_PCD_SuspendCallback+0x48>)
 80121a2:	691b      	ldr	r3, [r3, #16]
 80121a4:	4a03      	ldr	r2, [pc, #12]	; (80121b4 <HAL_PCD_SuspendCallback+0x48>)
 80121a6:	f043 0306 	orr.w	r3, r3, #6
 80121aa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80121ac:	bf00      	nop
 80121ae:	3708      	adds	r7, #8
 80121b0:	46bd      	mov	sp, r7
 80121b2:	bd80      	pop	{r7, pc}
 80121b4:	e000ed00 	.word	0xe000ed00

080121b8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80121b8:	b580      	push	{r7, lr}
 80121ba:	b082      	sub	sp, #8
 80121bc:	af00      	add	r7, sp, #0
 80121be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80121c6:	4618      	mov	r0, r3
 80121c8:	f7fa f9b4 	bl	800c534 <USBD_LL_Resume>
}
 80121cc:	bf00      	nop
 80121ce:	3708      	adds	r7, #8
 80121d0:	46bd      	mov	sp, r7
 80121d2:	bd80      	pop	{r7, pc}

080121d4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80121d4:	b580      	push	{r7, lr}
 80121d6:	b082      	sub	sp, #8
 80121d8:	af00      	add	r7, sp, #0
 80121da:	6078      	str	r0, [r7, #4]
 80121dc:	460b      	mov	r3, r1
 80121de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80121e0:	687b      	ldr	r3, [r7, #4]
 80121e2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80121e6:	78fa      	ldrb	r2, [r7, #3]
 80121e8:	4611      	mov	r1, r2
 80121ea:	4618      	mov	r0, r3
 80121ec:	f7fa fa02 	bl	800c5f4 <USBD_LL_IsoOUTIncomplete>
}
 80121f0:	bf00      	nop
 80121f2:	3708      	adds	r7, #8
 80121f4:	46bd      	mov	sp, r7
 80121f6:	bd80      	pop	{r7, pc}

080121f8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80121f8:	b580      	push	{r7, lr}
 80121fa:	b082      	sub	sp, #8
 80121fc:	af00      	add	r7, sp, #0
 80121fe:	6078      	str	r0, [r7, #4]
 8012200:	460b      	mov	r3, r1
 8012202:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801220a:	78fa      	ldrb	r2, [r7, #3]
 801220c:	4611      	mov	r1, r2
 801220e:	4618      	mov	r0, r3
 8012210:	f7fa f9ca 	bl	800c5a8 <USBD_LL_IsoINIncomplete>
}
 8012214:	bf00      	nop
 8012216:	3708      	adds	r7, #8
 8012218:	46bd      	mov	sp, r7
 801221a:	bd80      	pop	{r7, pc}

0801221c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801221c:	b580      	push	{r7, lr}
 801221e:	b082      	sub	sp, #8
 8012220:	af00      	add	r7, sp, #0
 8012222:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801222a:	4618      	mov	r0, r3
 801222c:	f7fa fa08 	bl	800c640 <USBD_LL_DevConnected>
}
 8012230:	bf00      	nop
 8012232:	3708      	adds	r7, #8
 8012234:	46bd      	mov	sp, r7
 8012236:	bd80      	pop	{r7, pc}

08012238 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012238:	b580      	push	{r7, lr}
 801223a:	b082      	sub	sp, #8
 801223c:	af00      	add	r7, sp, #0
 801223e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012246:	4618      	mov	r0, r3
 8012248:	f7fa fa05 	bl	800c656 <USBD_LL_DevDisconnected>
}
 801224c:	bf00      	nop
 801224e:	3708      	adds	r7, #8
 8012250:	46bd      	mov	sp, r7
 8012252:	bd80      	pop	{r7, pc}

08012254 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8012254:	b580      	push	{r7, lr}
 8012256:	b084      	sub	sp, #16
 8012258:	af00      	add	r7, sp, #0
 801225a:	6078      	str	r0, [r7, #4]
 801225c:	4608      	mov	r0, r1
 801225e:	4611      	mov	r1, r2
 8012260:	461a      	mov	r2, r3
 8012262:	4603      	mov	r3, r0
 8012264:	70fb      	strb	r3, [r7, #3]
 8012266:	460b      	mov	r3, r1
 8012268:	70bb      	strb	r3, [r7, #2]
 801226a:	4613      	mov	r3, r2
 801226c:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801226e:	2300      	movs	r3, #0
 8012270:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012272:	2300      	movs	r3, #0
 8012274:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801227c:	78bb      	ldrb	r3, [r7, #2]
 801227e:	883a      	ldrh	r2, [r7, #0]
 8012280:	78f9      	ldrb	r1, [r7, #3]
 8012282:	f7f4 ffc8 	bl	8007216 <HAL_PCD_EP_Open>
 8012286:	4603      	mov	r3, r0
 8012288:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801228a:	7bfb      	ldrb	r3, [r7, #15]
 801228c:	4618      	mov	r0, r3
 801228e:	f000 f8d3 	bl	8012438 <USBD_Get_USB_Status>
 8012292:	4603      	mov	r3, r0
 8012294:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012296:	7bbb      	ldrb	r3, [r7, #14]
}
 8012298:	4618      	mov	r0, r3
 801229a:	3710      	adds	r7, #16
 801229c:	46bd      	mov	sp, r7
 801229e:	bd80      	pop	{r7, pc}

080122a0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80122a0:	b580      	push	{r7, lr}
 80122a2:	b084      	sub	sp, #16
 80122a4:	af00      	add	r7, sp, #0
 80122a6:	6078      	str	r0, [r7, #4]
 80122a8:	460b      	mov	r3, r1
 80122aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80122ac:	2300      	movs	r3, #0
 80122ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80122b0:	2300      	movs	r3, #0
 80122b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80122ba:	78fa      	ldrb	r2, [r7, #3]
 80122bc:	4611      	mov	r1, r2
 80122be:	4618      	mov	r0, r3
 80122c0:	f7f5 f8a6 	bl	8007410 <HAL_PCD_EP_SetStall>
 80122c4:	4603      	mov	r3, r0
 80122c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80122c8:	7bfb      	ldrb	r3, [r7, #15]
 80122ca:	4618      	mov	r0, r3
 80122cc:	f000 f8b4 	bl	8012438 <USBD_Get_USB_Status>
 80122d0:	4603      	mov	r3, r0
 80122d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80122d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80122d6:	4618      	mov	r0, r3
 80122d8:	3710      	adds	r7, #16
 80122da:	46bd      	mov	sp, r7
 80122dc:	bd80      	pop	{r7, pc}

080122de <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80122de:	b580      	push	{r7, lr}
 80122e0:	b084      	sub	sp, #16
 80122e2:	af00      	add	r7, sp, #0
 80122e4:	6078      	str	r0, [r7, #4]
 80122e6:	460b      	mov	r3, r1
 80122e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80122ea:	2300      	movs	r3, #0
 80122ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80122ee:	2300      	movs	r3, #0
 80122f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80122f8:	78fa      	ldrb	r2, [r7, #3]
 80122fa:	4611      	mov	r1, r2
 80122fc:	4618      	mov	r0, r3
 80122fe:	f7f5 f8eb 	bl	80074d8 <HAL_PCD_EP_ClrStall>
 8012302:	4603      	mov	r3, r0
 8012304:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012306:	7bfb      	ldrb	r3, [r7, #15]
 8012308:	4618      	mov	r0, r3
 801230a:	f000 f895 	bl	8012438 <USBD_Get_USB_Status>
 801230e:	4603      	mov	r3, r0
 8012310:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012312:	7bbb      	ldrb	r3, [r7, #14]
}
 8012314:	4618      	mov	r0, r3
 8012316:	3710      	adds	r7, #16
 8012318:	46bd      	mov	sp, r7
 801231a:	bd80      	pop	{r7, pc}

0801231c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801231c:	b480      	push	{r7}
 801231e:	b085      	sub	sp, #20
 8012320:	af00      	add	r7, sp, #0
 8012322:	6078      	str	r0, [r7, #4]
 8012324:	460b      	mov	r3, r1
 8012326:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801232e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8012330:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012334:	2b00      	cmp	r3, #0
 8012336:	da0b      	bge.n	8012350 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8012338:	78fb      	ldrb	r3, [r7, #3]
 801233a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801233e:	68f9      	ldr	r1, [r7, #12]
 8012340:	4613      	mov	r3, r2
 8012342:	00db      	lsls	r3, r3, #3
 8012344:	1a9b      	subs	r3, r3, r2
 8012346:	009b      	lsls	r3, r3, #2
 8012348:	440b      	add	r3, r1
 801234a:	333e      	adds	r3, #62	; 0x3e
 801234c:	781b      	ldrb	r3, [r3, #0]
 801234e:	e00b      	b.n	8012368 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8012350:	78fb      	ldrb	r3, [r7, #3]
 8012352:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012356:	68f9      	ldr	r1, [r7, #12]
 8012358:	4613      	mov	r3, r2
 801235a:	00db      	lsls	r3, r3, #3
 801235c:	1a9b      	subs	r3, r3, r2
 801235e:	009b      	lsls	r3, r3, #2
 8012360:	440b      	add	r3, r1
 8012362:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012366:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012368:	4618      	mov	r0, r3
 801236a:	3714      	adds	r7, #20
 801236c:	46bd      	mov	sp, r7
 801236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012372:	4770      	bx	lr

08012374 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8012374:	b580      	push	{r7, lr}
 8012376:	b084      	sub	sp, #16
 8012378:	af00      	add	r7, sp, #0
 801237a:	6078      	str	r0, [r7, #4]
 801237c:	460b      	mov	r3, r1
 801237e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012380:	2300      	movs	r3, #0
 8012382:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012384:	2300      	movs	r3, #0
 8012386:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801238e:	78fa      	ldrb	r2, [r7, #3]
 8012390:	4611      	mov	r1, r2
 8012392:	4618      	mov	r0, r3
 8012394:	f7f4 ff1a 	bl	80071cc <HAL_PCD_SetAddress>
 8012398:	4603      	mov	r3, r0
 801239a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801239c:	7bfb      	ldrb	r3, [r7, #15]
 801239e:	4618      	mov	r0, r3
 80123a0:	f000 f84a 	bl	8012438 <USBD_Get_USB_Status>
 80123a4:	4603      	mov	r3, r0
 80123a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80123a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80123aa:	4618      	mov	r0, r3
 80123ac:	3710      	adds	r7, #16
 80123ae:	46bd      	mov	sp, r7
 80123b0:	bd80      	pop	{r7, pc}

080123b2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80123b2:	b580      	push	{r7, lr}
 80123b4:	b086      	sub	sp, #24
 80123b6:	af00      	add	r7, sp, #0
 80123b8:	60f8      	str	r0, [r7, #12]
 80123ba:	607a      	str	r2, [r7, #4]
 80123bc:	603b      	str	r3, [r7, #0]
 80123be:	460b      	mov	r3, r1
 80123c0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80123c2:	2300      	movs	r3, #0
 80123c4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80123c6:	2300      	movs	r3, #0
 80123c8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80123ca:	68fb      	ldr	r3, [r7, #12]
 80123cc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80123d0:	7af9      	ldrb	r1, [r7, #11]
 80123d2:	683b      	ldr	r3, [r7, #0]
 80123d4:	687a      	ldr	r2, [r7, #4]
 80123d6:	f7f4 ffd1 	bl	800737c <HAL_PCD_EP_Transmit>
 80123da:	4603      	mov	r3, r0
 80123dc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80123de:	7dfb      	ldrb	r3, [r7, #23]
 80123e0:	4618      	mov	r0, r3
 80123e2:	f000 f829 	bl	8012438 <USBD_Get_USB_Status>
 80123e6:	4603      	mov	r3, r0
 80123e8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80123ea:	7dbb      	ldrb	r3, [r7, #22]
}
 80123ec:	4618      	mov	r0, r3
 80123ee:	3718      	adds	r7, #24
 80123f0:	46bd      	mov	sp, r7
 80123f2:	bd80      	pop	{r7, pc}

080123f4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80123f4:	b580      	push	{r7, lr}
 80123f6:	b086      	sub	sp, #24
 80123f8:	af00      	add	r7, sp, #0
 80123fa:	60f8      	str	r0, [r7, #12]
 80123fc:	607a      	str	r2, [r7, #4]
 80123fe:	603b      	str	r3, [r7, #0]
 8012400:	460b      	mov	r3, r1
 8012402:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012404:	2300      	movs	r3, #0
 8012406:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012408:	2300      	movs	r3, #0
 801240a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801240c:	68fb      	ldr	r3, [r7, #12]
 801240e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012412:	7af9      	ldrb	r1, [r7, #11]
 8012414:	683b      	ldr	r3, [r7, #0]
 8012416:	687a      	ldr	r2, [r7, #4]
 8012418:	f7f4 ff65 	bl	80072e6 <HAL_PCD_EP_Receive>
 801241c:	4603      	mov	r3, r0
 801241e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012420:	7dfb      	ldrb	r3, [r7, #23]
 8012422:	4618      	mov	r0, r3
 8012424:	f000 f808 	bl	8012438 <USBD_Get_USB_Status>
 8012428:	4603      	mov	r3, r0
 801242a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801242c:	7dbb      	ldrb	r3, [r7, #22]
}
 801242e:	4618      	mov	r0, r3
 8012430:	3718      	adds	r7, #24
 8012432:	46bd      	mov	sp, r7
 8012434:	bd80      	pop	{r7, pc}
	...

08012438 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012438:	b480      	push	{r7}
 801243a:	b085      	sub	sp, #20
 801243c:	af00      	add	r7, sp, #0
 801243e:	4603      	mov	r3, r0
 8012440:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012442:	2300      	movs	r3, #0
 8012444:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8012446:	79fb      	ldrb	r3, [r7, #7]
 8012448:	2b03      	cmp	r3, #3
 801244a:	d817      	bhi.n	801247c <USBD_Get_USB_Status+0x44>
 801244c:	a201      	add	r2, pc, #4	; (adr r2, 8012454 <USBD_Get_USB_Status+0x1c>)
 801244e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012452:	bf00      	nop
 8012454:	08012465 	.word	0x08012465
 8012458:	0801246b 	.word	0x0801246b
 801245c:	08012471 	.word	0x08012471
 8012460:	08012477 	.word	0x08012477
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012464:	2300      	movs	r3, #0
 8012466:	73fb      	strb	r3, [r7, #15]
    break;
 8012468:	e00b      	b.n	8012482 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801246a:	2303      	movs	r3, #3
 801246c:	73fb      	strb	r3, [r7, #15]
    break;
 801246e:	e008      	b.n	8012482 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012470:	2301      	movs	r3, #1
 8012472:	73fb      	strb	r3, [r7, #15]
    break;
 8012474:	e005      	b.n	8012482 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012476:	2303      	movs	r3, #3
 8012478:	73fb      	strb	r3, [r7, #15]
    break;
 801247a:	e002      	b.n	8012482 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801247c:	2303      	movs	r3, #3
 801247e:	73fb      	strb	r3, [r7, #15]
    break;
 8012480:	bf00      	nop
  }
  return usb_status;
 8012482:	7bfb      	ldrb	r3, [r7, #15]
}
 8012484:	4618      	mov	r0, r3
 8012486:	3714      	adds	r7, #20
 8012488:	46bd      	mov	sp, r7
 801248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801248e:	4770      	bx	lr

08012490 <_Znwj>:
 8012490:	2801      	cmp	r0, #1
 8012492:	bf38      	it	cc
 8012494:	2001      	movcc	r0, #1
 8012496:	b510      	push	{r4, lr}
 8012498:	4604      	mov	r4, r0
 801249a:	4620      	mov	r0, r4
 801249c:	f000 f948 	bl	8012730 <malloc>
 80124a0:	b930      	cbnz	r0, 80124b0 <_Znwj+0x20>
 80124a2:	f000 f807 	bl	80124b4 <_ZSt15get_new_handlerv>
 80124a6:	b908      	cbnz	r0, 80124ac <_Znwj+0x1c>
 80124a8:	f000 f816 	bl	80124d8 <abort>
 80124ac:	4780      	blx	r0
 80124ae:	e7f4      	b.n	801249a <_Znwj+0xa>
 80124b0:	bd10      	pop	{r4, pc}
	...

080124b4 <_ZSt15get_new_handlerv>:
 80124b4:	4b02      	ldr	r3, [pc, #8]	; (80124c0 <_ZSt15get_new_handlerv+0xc>)
 80124b6:	6818      	ldr	r0, [r3, #0]
 80124b8:	f3bf 8f5b 	dmb	ish
 80124bc:	4770      	bx	lr
 80124be:	bf00      	nop
 80124c0:	20004f68 	.word	0x20004f68
 80124c4:	00000000 	.word	0x00000000

080124c8 <nan>:
 80124c8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80124d0 <nan+0x8>
 80124cc:	4770      	bx	lr
 80124ce:	bf00      	nop
 80124d0:	00000000 	.word	0x00000000
 80124d4:	7ff80000 	.word	0x7ff80000

080124d8 <abort>:
 80124d8:	b508      	push	{r3, lr}
 80124da:	2006      	movs	r0, #6
 80124dc:	f001 f936 	bl	801374c <raise>
 80124e0:	2001      	movs	r0, #1
 80124e2:	f004 fd6f 	bl	8016fc4 <_exit>
	...

080124e8 <__errno>:
 80124e8:	4b01      	ldr	r3, [pc, #4]	; (80124f0 <__errno+0x8>)
 80124ea:	6818      	ldr	r0, [r3, #0]
 80124ec:	4770      	bx	lr
 80124ee:	bf00      	nop
 80124f0:	20000080 	.word	0x20000080

080124f4 <std>:
 80124f4:	2300      	movs	r3, #0
 80124f6:	b510      	push	{r4, lr}
 80124f8:	4604      	mov	r4, r0
 80124fa:	e9c0 3300 	strd	r3, r3, [r0]
 80124fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012502:	6083      	str	r3, [r0, #8]
 8012504:	8181      	strh	r1, [r0, #12]
 8012506:	6643      	str	r3, [r0, #100]	; 0x64
 8012508:	81c2      	strh	r2, [r0, #14]
 801250a:	6183      	str	r3, [r0, #24]
 801250c:	4619      	mov	r1, r3
 801250e:	2208      	movs	r2, #8
 8012510:	305c      	adds	r0, #92	; 0x5c
 8012512:	f000 f923 	bl	801275c <memset>
 8012516:	4b05      	ldr	r3, [pc, #20]	; (801252c <std+0x38>)
 8012518:	6263      	str	r3, [r4, #36]	; 0x24
 801251a:	4b05      	ldr	r3, [pc, #20]	; (8012530 <std+0x3c>)
 801251c:	62a3      	str	r3, [r4, #40]	; 0x28
 801251e:	4b05      	ldr	r3, [pc, #20]	; (8012534 <std+0x40>)
 8012520:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012522:	4b05      	ldr	r3, [pc, #20]	; (8012538 <std+0x44>)
 8012524:	6224      	str	r4, [r4, #32]
 8012526:	6323      	str	r3, [r4, #48]	; 0x30
 8012528:	bd10      	pop	{r4, pc}
 801252a:	bf00      	nop
 801252c:	080137c5 	.word	0x080137c5
 8012530:	080137e7 	.word	0x080137e7
 8012534:	0801381f 	.word	0x0801381f
 8012538:	08013843 	.word	0x08013843

0801253c <_cleanup_r>:
 801253c:	4901      	ldr	r1, [pc, #4]	; (8012544 <_cleanup_r+0x8>)
 801253e:	f000 b8af 	b.w	80126a0 <_fwalk_reent>
 8012542:	bf00      	nop
 8012544:	0801562d 	.word	0x0801562d

08012548 <__sfmoreglue>:
 8012548:	b570      	push	{r4, r5, r6, lr}
 801254a:	1e4a      	subs	r2, r1, #1
 801254c:	2568      	movs	r5, #104	; 0x68
 801254e:	4355      	muls	r5, r2
 8012550:	460e      	mov	r6, r1
 8012552:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012556:	f000 f959 	bl	801280c <_malloc_r>
 801255a:	4604      	mov	r4, r0
 801255c:	b140      	cbz	r0, 8012570 <__sfmoreglue+0x28>
 801255e:	2100      	movs	r1, #0
 8012560:	e9c0 1600 	strd	r1, r6, [r0]
 8012564:	300c      	adds	r0, #12
 8012566:	60a0      	str	r0, [r4, #8]
 8012568:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801256c:	f000 f8f6 	bl	801275c <memset>
 8012570:	4620      	mov	r0, r4
 8012572:	bd70      	pop	{r4, r5, r6, pc}

08012574 <__sfp_lock_acquire>:
 8012574:	4801      	ldr	r0, [pc, #4]	; (801257c <__sfp_lock_acquire+0x8>)
 8012576:	f000 b8d8 	b.w	801272a <__retarget_lock_acquire_recursive>
 801257a:	bf00      	nop
 801257c:	200068f4 	.word	0x200068f4

08012580 <__sfp_lock_release>:
 8012580:	4801      	ldr	r0, [pc, #4]	; (8012588 <__sfp_lock_release+0x8>)
 8012582:	f000 b8d3 	b.w	801272c <__retarget_lock_release_recursive>
 8012586:	bf00      	nop
 8012588:	200068f4 	.word	0x200068f4

0801258c <__sinit_lock_acquire>:
 801258c:	4801      	ldr	r0, [pc, #4]	; (8012594 <__sinit_lock_acquire+0x8>)
 801258e:	f000 b8cc 	b.w	801272a <__retarget_lock_acquire_recursive>
 8012592:	bf00      	nop
 8012594:	200068ef 	.word	0x200068ef

08012598 <__sinit_lock_release>:
 8012598:	4801      	ldr	r0, [pc, #4]	; (80125a0 <__sinit_lock_release+0x8>)
 801259a:	f000 b8c7 	b.w	801272c <__retarget_lock_release_recursive>
 801259e:	bf00      	nop
 80125a0:	200068ef 	.word	0x200068ef

080125a4 <__sinit>:
 80125a4:	b510      	push	{r4, lr}
 80125a6:	4604      	mov	r4, r0
 80125a8:	f7ff fff0 	bl	801258c <__sinit_lock_acquire>
 80125ac:	69a3      	ldr	r3, [r4, #24]
 80125ae:	b11b      	cbz	r3, 80125b8 <__sinit+0x14>
 80125b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80125b4:	f7ff bff0 	b.w	8012598 <__sinit_lock_release>
 80125b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80125bc:	6523      	str	r3, [r4, #80]	; 0x50
 80125be:	4b13      	ldr	r3, [pc, #76]	; (801260c <__sinit+0x68>)
 80125c0:	4a13      	ldr	r2, [pc, #76]	; (8012610 <__sinit+0x6c>)
 80125c2:	681b      	ldr	r3, [r3, #0]
 80125c4:	62a2      	str	r2, [r4, #40]	; 0x28
 80125c6:	42a3      	cmp	r3, r4
 80125c8:	bf04      	itt	eq
 80125ca:	2301      	moveq	r3, #1
 80125cc:	61a3      	streq	r3, [r4, #24]
 80125ce:	4620      	mov	r0, r4
 80125d0:	f000 f820 	bl	8012614 <__sfp>
 80125d4:	6060      	str	r0, [r4, #4]
 80125d6:	4620      	mov	r0, r4
 80125d8:	f000 f81c 	bl	8012614 <__sfp>
 80125dc:	60a0      	str	r0, [r4, #8]
 80125de:	4620      	mov	r0, r4
 80125e0:	f000 f818 	bl	8012614 <__sfp>
 80125e4:	2200      	movs	r2, #0
 80125e6:	60e0      	str	r0, [r4, #12]
 80125e8:	2104      	movs	r1, #4
 80125ea:	6860      	ldr	r0, [r4, #4]
 80125ec:	f7ff ff82 	bl	80124f4 <std>
 80125f0:	68a0      	ldr	r0, [r4, #8]
 80125f2:	2201      	movs	r2, #1
 80125f4:	2109      	movs	r1, #9
 80125f6:	f7ff ff7d 	bl	80124f4 <std>
 80125fa:	68e0      	ldr	r0, [r4, #12]
 80125fc:	2202      	movs	r2, #2
 80125fe:	2112      	movs	r1, #18
 8012600:	f7ff ff78 	bl	80124f4 <std>
 8012604:	2301      	movs	r3, #1
 8012606:	61a3      	str	r3, [r4, #24]
 8012608:	e7d2      	b.n	80125b0 <__sinit+0xc>
 801260a:	bf00      	nop
 801260c:	08017ee4 	.word	0x08017ee4
 8012610:	0801253d 	.word	0x0801253d

08012614 <__sfp>:
 8012614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012616:	4607      	mov	r7, r0
 8012618:	f7ff ffac 	bl	8012574 <__sfp_lock_acquire>
 801261c:	4b1e      	ldr	r3, [pc, #120]	; (8012698 <__sfp+0x84>)
 801261e:	681e      	ldr	r6, [r3, #0]
 8012620:	69b3      	ldr	r3, [r6, #24]
 8012622:	b913      	cbnz	r3, 801262a <__sfp+0x16>
 8012624:	4630      	mov	r0, r6
 8012626:	f7ff ffbd 	bl	80125a4 <__sinit>
 801262a:	3648      	adds	r6, #72	; 0x48
 801262c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012630:	3b01      	subs	r3, #1
 8012632:	d503      	bpl.n	801263c <__sfp+0x28>
 8012634:	6833      	ldr	r3, [r6, #0]
 8012636:	b30b      	cbz	r3, 801267c <__sfp+0x68>
 8012638:	6836      	ldr	r6, [r6, #0]
 801263a:	e7f7      	b.n	801262c <__sfp+0x18>
 801263c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012640:	b9d5      	cbnz	r5, 8012678 <__sfp+0x64>
 8012642:	4b16      	ldr	r3, [pc, #88]	; (801269c <__sfp+0x88>)
 8012644:	60e3      	str	r3, [r4, #12]
 8012646:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801264a:	6665      	str	r5, [r4, #100]	; 0x64
 801264c:	f000 f86c 	bl	8012728 <__retarget_lock_init_recursive>
 8012650:	f7ff ff96 	bl	8012580 <__sfp_lock_release>
 8012654:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012658:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801265c:	6025      	str	r5, [r4, #0]
 801265e:	61a5      	str	r5, [r4, #24]
 8012660:	2208      	movs	r2, #8
 8012662:	4629      	mov	r1, r5
 8012664:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012668:	f000 f878 	bl	801275c <memset>
 801266c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012670:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012674:	4620      	mov	r0, r4
 8012676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012678:	3468      	adds	r4, #104	; 0x68
 801267a:	e7d9      	b.n	8012630 <__sfp+0x1c>
 801267c:	2104      	movs	r1, #4
 801267e:	4638      	mov	r0, r7
 8012680:	f7ff ff62 	bl	8012548 <__sfmoreglue>
 8012684:	4604      	mov	r4, r0
 8012686:	6030      	str	r0, [r6, #0]
 8012688:	2800      	cmp	r0, #0
 801268a:	d1d5      	bne.n	8012638 <__sfp+0x24>
 801268c:	f7ff ff78 	bl	8012580 <__sfp_lock_release>
 8012690:	230c      	movs	r3, #12
 8012692:	603b      	str	r3, [r7, #0]
 8012694:	e7ee      	b.n	8012674 <__sfp+0x60>
 8012696:	bf00      	nop
 8012698:	08017ee4 	.word	0x08017ee4
 801269c:	ffff0001 	.word	0xffff0001

080126a0 <_fwalk_reent>:
 80126a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80126a4:	4606      	mov	r6, r0
 80126a6:	4688      	mov	r8, r1
 80126a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80126ac:	2700      	movs	r7, #0
 80126ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80126b2:	f1b9 0901 	subs.w	r9, r9, #1
 80126b6:	d505      	bpl.n	80126c4 <_fwalk_reent+0x24>
 80126b8:	6824      	ldr	r4, [r4, #0]
 80126ba:	2c00      	cmp	r4, #0
 80126bc:	d1f7      	bne.n	80126ae <_fwalk_reent+0xe>
 80126be:	4638      	mov	r0, r7
 80126c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80126c4:	89ab      	ldrh	r3, [r5, #12]
 80126c6:	2b01      	cmp	r3, #1
 80126c8:	d907      	bls.n	80126da <_fwalk_reent+0x3a>
 80126ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80126ce:	3301      	adds	r3, #1
 80126d0:	d003      	beq.n	80126da <_fwalk_reent+0x3a>
 80126d2:	4629      	mov	r1, r5
 80126d4:	4630      	mov	r0, r6
 80126d6:	47c0      	blx	r8
 80126d8:	4307      	orrs	r7, r0
 80126da:	3568      	adds	r5, #104	; 0x68
 80126dc:	e7e9      	b.n	80126b2 <_fwalk_reent+0x12>
	...

080126e0 <__libc_init_array>:
 80126e0:	b570      	push	{r4, r5, r6, lr}
 80126e2:	4d0d      	ldr	r5, [pc, #52]	; (8012718 <__libc_init_array+0x38>)
 80126e4:	4c0d      	ldr	r4, [pc, #52]	; (801271c <__libc_init_array+0x3c>)
 80126e6:	1b64      	subs	r4, r4, r5
 80126e8:	10a4      	asrs	r4, r4, #2
 80126ea:	2600      	movs	r6, #0
 80126ec:	42a6      	cmp	r6, r4
 80126ee:	d109      	bne.n	8012704 <__libc_init_array+0x24>
 80126f0:	4d0b      	ldr	r5, [pc, #44]	; (8012720 <__libc_init_array+0x40>)
 80126f2:	4c0c      	ldr	r4, [pc, #48]	; (8012724 <__libc_init_array+0x44>)
 80126f4:	f004 fc68 	bl	8016fc8 <_init>
 80126f8:	1b64      	subs	r4, r4, r5
 80126fa:	10a4      	asrs	r4, r4, #2
 80126fc:	2600      	movs	r6, #0
 80126fe:	42a6      	cmp	r6, r4
 8012700:	d105      	bne.n	801270e <__libc_init_array+0x2e>
 8012702:	bd70      	pop	{r4, r5, r6, pc}
 8012704:	f855 3b04 	ldr.w	r3, [r5], #4
 8012708:	4798      	blx	r3
 801270a:	3601      	adds	r6, #1
 801270c:	e7ee      	b.n	80126ec <__libc_init_array+0xc>
 801270e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012712:	4798      	blx	r3
 8012714:	3601      	adds	r6, #1
 8012716:	e7f2      	b.n	80126fe <__libc_init_array+0x1e>
 8012718:	08018244 	.word	0x08018244
 801271c:	08018244 	.word	0x08018244
 8012720:	08018244 	.word	0x08018244
 8012724:	08018248 	.word	0x08018248

08012728 <__retarget_lock_init_recursive>:
 8012728:	4770      	bx	lr

0801272a <__retarget_lock_acquire_recursive>:
 801272a:	4770      	bx	lr

0801272c <__retarget_lock_release_recursive>:
 801272c:	4770      	bx	lr
	...

08012730 <malloc>:
 8012730:	4b02      	ldr	r3, [pc, #8]	; (801273c <malloc+0xc>)
 8012732:	4601      	mov	r1, r0
 8012734:	6818      	ldr	r0, [r3, #0]
 8012736:	f000 b869 	b.w	801280c <_malloc_r>
 801273a:	bf00      	nop
 801273c:	20000080 	.word	0x20000080

08012740 <memcpy>:
 8012740:	440a      	add	r2, r1
 8012742:	4291      	cmp	r1, r2
 8012744:	f100 33ff 	add.w	r3, r0, #4294967295
 8012748:	d100      	bne.n	801274c <memcpy+0xc>
 801274a:	4770      	bx	lr
 801274c:	b510      	push	{r4, lr}
 801274e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012752:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012756:	4291      	cmp	r1, r2
 8012758:	d1f9      	bne.n	801274e <memcpy+0xe>
 801275a:	bd10      	pop	{r4, pc}

0801275c <memset>:
 801275c:	4402      	add	r2, r0
 801275e:	4603      	mov	r3, r0
 8012760:	4293      	cmp	r3, r2
 8012762:	d100      	bne.n	8012766 <memset+0xa>
 8012764:	4770      	bx	lr
 8012766:	f803 1b01 	strb.w	r1, [r3], #1
 801276a:	e7f9      	b.n	8012760 <memset+0x4>

0801276c <_free_r>:
 801276c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801276e:	2900      	cmp	r1, #0
 8012770:	d048      	beq.n	8012804 <_free_r+0x98>
 8012772:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012776:	9001      	str	r0, [sp, #4]
 8012778:	2b00      	cmp	r3, #0
 801277a:	f1a1 0404 	sub.w	r4, r1, #4
 801277e:	bfb8      	it	lt
 8012780:	18e4      	addlt	r4, r4, r3
 8012782:	f003 fb8b 	bl	8015e9c <__malloc_lock>
 8012786:	4a20      	ldr	r2, [pc, #128]	; (8012808 <_free_r+0x9c>)
 8012788:	9801      	ldr	r0, [sp, #4]
 801278a:	6813      	ldr	r3, [r2, #0]
 801278c:	4615      	mov	r5, r2
 801278e:	b933      	cbnz	r3, 801279e <_free_r+0x32>
 8012790:	6063      	str	r3, [r4, #4]
 8012792:	6014      	str	r4, [r2, #0]
 8012794:	b003      	add	sp, #12
 8012796:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801279a:	f003 bb85 	b.w	8015ea8 <__malloc_unlock>
 801279e:	42a3      	cmp	r3, r4
 80127a0:	d90b      	bls.n	80127ba <_free_r+0x4e>
 80127a2:	6821      	ldr	r1, [r4, #0]
 80127a4:	1862      	adds	r2, r4, r1
 80127a6:	4293      	cmp	r3, r2
 80127a8:	bf04      	itt	eq
 80127aa:	681a      	ldreq	r2, [r3, #0]
 80127ac:	685b      	ldreq	r3, [r3, #4]
 80127ae:	6063      	str	r3, [r4, #4]
 80127b0:	bf04      	itt	eq
 80127b2:	1852      	addeq	r2, r2, r1
 80127b4:	6022      	streq	r2, [r4, #0]
 80127b6:	602c      	str	r4, [r5, #0]
 80127b8:	e7ec      	b.n	8012794 <_free_r+0x28>
 80127ba:	461a      	mov	r2, r3
 80127bc:	685b      	ldr	r3, [r3, #4]
 80127be:	b10b      	cbz	r3, 80127c4 <_free_r+0x58>
 80127c0:	42a3      	cmp	r3, r4
 80127c2:	d9fa      	bls.n	80127ba <_free_r+0x4e>
 80127c4:	6811      	ldr	r1, [r2, #0]
 80127c6:	1855      	adds	r5, r2, r1
 80127c8:	42a5      	cmp	r5, r4
 80127ca:	d10b      	bne.n	80127e4 <_free_r+0x78>
 80127cc:	6824      	ldr	r4, [r4, #0]
 80127ce:	4421      	add	r1, r4
 80127d0:	1854      	adds	r4, r2, r1
 80127d2:	42a3      	cmp	r3, r4
 80127d4:	6011      	str	r1, [r2, #0]
 80127d6:	d1dd      	bne.n	8012794 <_free_r+0x28>
 80127d8:	681c      	ldr	r4, [r3, #0]
 80127da:	685b      	ldr	r3, [r3, #4]
 80127dc:	6053      	str	r3, [r2, #4]
 80127de:	4421      	add	r1, r4
 80127e0:	6011      	str	r1, [r2, #0]
 80127e2:	e7d7      	b.n	8012794 <_free_r+0x28>
 80127e4:	d902      	bls.n	80127ec <_free_r+0x80>
 80127e6:	230c      	movs	r3, #12
 80127e8:	6003      	str	r3, [r0, #0]
 80127ea:	e7d3      	b.n	8012794 <_free_r+0x28>
 80127ec:	6825      	ldr	r5, [r4, #0]
 80127ee:	1961      	adds	r1, r4, r5
 80127f0:	428b      	cmp	r3, r1
 80127f2:	bf04      	itt	eq
 80127f4:	6819      	ldreq	r1, [r3, #0]
 80127f6:	685b      	ldreq	r3, [r3, #4]
 80127f8:	6063      	str	r3, [r4, #4]
 80127fa:	bf04      	itt	eq
 80127fc:	1949      	addeq	r1, r1, r5
 80127fe:	6021      	streq	r1, [r4, #0]
 8012800:	6054      	str	r4, [r2, #4]
 8012802:	e7c7      	b.n	8012794 <_free_r+0x28>
 8012804:	b003      	add	sp, #12
 8012806:	bd30      	pop	{r4, r5, pc}
 8012808:	20004f6c 	.word	0x20004f6c

0801280c <_malloc_r>:
 801280c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801280e:	1ccd      	adds	r5, r1, #3
 8012810:	f025 0503 	bic.w	r5, r5, #3
 8012814:	3508      	adds	r5, #8
 8012816:	2d0c      	cmp	r5, #12
 8012818:	bf38      	it	cc
 801281a:	250c      	movcc	r5, #12
 801281c:	2d00      	cmp	r5, #0
 801281e:	4606      	mov	r6, r0
 8012820:	db01      	blt.n	8012826 <_malloc_r+0x1a>
 8012822:	42a9      	cmp	r1, r5
 8012824:	d903      	bls.n	801282e <_malloc_r+0x22>
 8012826:	230c      	movs	r3, #12
 8012828:	6033      	str	r3, [r6, #0]
 801282a:	2000      	movs	r0, #0
 801282c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801282e:	f003 fb35 	bl	8015e9c <__malloc_lock>
 8012832:	4921      	ldr	r1, [pc, #132]	; (80128b8 <_malloc_r+0xac>)
 8012834:	680a      	ldr	r2, [r1, #0]
 8012836:	4614      	mov	r4, r2
 8012838:	b99c      	cbnz	r4, 8012862 <_malloc_r+0x56>
 801283a:	4f20      	ldr	r7, [pc, #128]	; (80128bc <_malloc_r+0xb0>)
 801283c:	683b      	ldr	r3, [r7, #0]
 801283e:	b923      	cbnz	r3, 801284a <_malloc_r+0x3e>
 8012840:	4621      	mov	r1, r4
 8012842:	4630      	mov	r0, r6
 8012844:	f000 ff44 	bl	80136d0 <_sbrk_r>
 8012848:	6038      	str	r0, [r7, #0]
 801284a:	4629      	mov	r1, r5
 801284c:	4630      	mov	r0, r6
 801284e:	f000 ff3f 	bl	80136d0 <_sbrk_r>
 8012852:	1c43      	adds	r3, r0, #1
 8012854:	d123      	bne.n	801289e <_malloc_r+0x92>
 8012856:	230c      	movs	r3, #12
 8012858:	6033      	str	r3, [r6, #0]
 801285a:	4630      	mov	r0, r6
 801285c:	f003 fb24 	bl	8015ea8 <__malloc_unlock>
 8012860:	e7e3      	b.n	801282a <_malloc_r+0x1e>
 8012862:	6823      	ldr	r3, [r4, #0]
 8012864:	1b5b      	subs	r3, r3, r5
 8012866:	d417      	bmi.n	8012898 <_malloc_r+0x8c>
 8012868:	2b0b      	cmp	r3, #11
 801286a:	d903      	bls.n	8012874 <_malloc_r+0x68>
 801286c:	6023      	str	r3, [r4, #0]
 801286e:	441c      	add	r4, r3
 8012870:	6025      	str	r5, [r4, #0]
 8012872:	e004      	b.n	801287e <_malloc_r+0x72>
 8012874:	6863      	ldr	r3, [r4, #4]
 8012876:	42a2      	cmp	r2, r4
 8012878:	bf0c      	ite	eq
 801287a:	600b      	streq	r3, [r1, #0]
 801287c:	6053      	strne	r3, [r2, #4]
 801287e:	4630      	mov	r0, r6
 8012880:	f003 fb12 	bl	8015ea8 <__malloc_unlock>
 8012884:	f104 000b 	add.w	r0, r4, #11
 8012888:	1d23      	adds	r3, r4, #4
 801288a:	f020 0007 	bic.w	r0, r0, #7
 801288e:	1ac2      	subs	r2, r0, r3
 8012890:	d0cc      	beq.n	801282c <_malloc_r+0x20>
 8012892:	1a1b      	subs	r3, r3, r0
 8012894:	50a3      	str	r3, [r4, r2]
 8012896:	e7c9      	b.n	801282c <_malloc_r+0x20>
 8012898:	4622      	mov	r2, r4
 801289a:	6864      	ldr	r4, [r4, #4]
 801289c:	e7cc      	b.n	8012838 <_malloc_r+0x2c>
 801289e:	1cc4      	adds	r4, r0, #3
 80128a0:	f024 0403 	bic.w	r4, r4, #3
 80128a4:	42a0      	cmp	r0, r4
 80128a6:	d0e3      	beq.n	8012870 <_malloc_r+0x64>
 80128a8:	1a21      	subs	r1, r4, r0
 80128aa:	4630      	mov	r0, r6
 80128ac:	f000 ff10 	bl	80136d0 <_sbrk_r>
 80128b0:	3001      	adds	r0, #1
 80128b2:	d1dd      	bne.n	8012870 <_malloc_r+0x64>
 80128b4:	e7cf      	b.n	8012856 <_malloc_r+0x4a>
 80128b6:	bf00      	nop
 80128b8:	20004f6c 	.word	0x20004f6c
 80128bc:	20004f70 	.word	0x20004f70

080128c0 <__cvt>:
 80128c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80128c4:	ec55 4b10 	vmov	r4, r5, d0
 80128c8:	2d00      	cmp	r5, #0
 80128ca:	460e      	mov	r6, r1
 80128cc:	4619      	mov	r1, r3
 80128ce:	462b      	mov	r3, r5
 80128d0:	bfbb      	ittet	lt
 80128d2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80128d6:	461d      	movlt	r5, r3
 80128d8:	2300      	movge	r3, #0
 80128da:	232d      	movlt	r3, #45	; 0x2d
 80128dc:	700b      	strb	r3, [r1, #0]
 80128de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80128e0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80128e4:	4691      	mov	r9, r2
 80128e6:	f023 0820 	bic.w	r8, r3, #32
 80128ea:	bfbc      	itt	lt
 80128ec:	4622      	movlt	r2, r4
 80128ee:	4614      	movlt	r4, r2
 80128f0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80128f4:	d005      	beq.n	8012902 <__cvt+0x42>
 80128f6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80128fa:	d100      	bne.n	80128fe <__cvt+0x3e>
 80128fc:	3601      	adds	r6, #1
 80128fe:	2102      	movs	r1, #2
 8012900:	e000      	b.n	8012904 <__cvt+0x44>
 8012902:	2103      	movs	r1, #3
 8012904:	ab03      	add	r3, sp, #12
 8012906:	9301      	str	r3, [sp, #4]
 8012908:	ab02      	add	r3, sp, #8
 801290a:	9300      	str	r3, [sp, #0]
 801290c:	ec45 4b10 	vmov	d0, r4, r5
 8012910:	4653      	mov	r3, sl
 8012912:	4632      	mov	r2, r6
 8012914:	f002 f818 	bl	8014948 <_dtoa_r>
 8012918:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801291c:	4607      	mov	r7, r0
 801291e:	d102      	bne.n	8012926 <__cvt+0x66>
 8012920:	f019 0f01 	tst.w	r9, #1
 8012924:	d022      	beq.n	801296c <__cvt+0xac>
 8012926:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801292a:	eb07 0906 	add.w	r9, r7, r6
 801292e:	d110      	bne.n	8012952 <__cvt+0x92>
 8012930:	783b      	ldrb	r3, [r7, #0]
 8012932:	2b30      	cmp	r3, #48	; 0x30
 8012934:	d10a      	bne.n	801294c <__cvt+0x8c>
 8012936:	2200      	movs	r2, #0
 8012938:	2300      	movs	r3, #0
 801293a:	4620      	mov	r0, r4
 801293c:	4629      	mov	r1, r5
 801293e:	f7ee f8d3 	bl	8000ae8 <__aeabi_dcmpeq>
 8012942:	b918      	cbnz	r0, 801294c <__cvt+0x8c>
 8012944:	f1c6 0601 	rsb	r6, r6, #1
 8012948:	f8ca 6000 	str.w	r6, [sl]
 801294c:	f8da 3000 	ldr.w	r3, [sl]
 8012950:	4499      	add	r9, r3
 8012952:	2200      	movs	r2, #0
 8012954:	2300      	movs	r3, #0
 8012956:	4620      	mov	r0, r4
 8012958:	4629      	mov	r1, r5
 801295a:	f7ee f8c5 	bl	8000ae8 <__aeabi_dcmpeq>
 801295e:	b108      	cbz	r0, 8012964 <__cvt+0xa4>
 8012960:	f8cd 900c 	str.w	r9, [sp, #12]
 8012964:	2230      	movs	r2, #48	; 0x30
 8012966:	9b03      	ldr	r3, [sp, #12]
 8012968:	454b      	cmp	r3, r9
 801296a:	d307      	bcc.n	801297c <__cvt+0xbc>
 801296c:	9b03      	ldr	r3, [sp, #12]
 801296e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012970:	1bdb      	subs	r3, r3, r7
 8012972:	4638      	mov	r0, r7
 8012974:	6013      	str	r3, [r2, #0]
 8012976:	b004      	add	sp, #16
 8012978:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801297c:	1c59      	adds	r1, r3, #1
 801297e:	9103      	str	r1, [sp, #12]
 8012980:	701a      	strb	r2, [r3, #0]
 8012982:	e7f0      	b.n	8012966 <__cvt+0xa6>

08012984 <__exponent>:
 8012984:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012986:	4603      	mov	r3, r0
 8012988:	2900      	cmp	r1, #0
 801298a:	bfb8      	it	lt
 801298c:	4249      	neglt	r1, r1
 801298e:	f803 2b02 	strb.w	r2, [r3], #2
 8012992:	bfb4      	ite	lt
 8012994:	222d      	movlt	r2, #45	; 0x2d
 8012996:	222b      	movge	r2, #43	; 0x2b
 8012998:	2909      	cmp	r1, #9
 801299a:	7042      	strb	r2, [r0, #1]
 801299c:	dd2a      	ble.n	80129f4 <__exponent+0x70>
 801299e:	f10d 0407 	add.w	r4, sp, #7
 80129a2:	46a4      	mov	ip, r4
 80129a4:	270a      	movs	r7, #10
 80129a6:	46a6      	mov	lr, r4
 80129a8:	460a      	mov	r2, r1
 80129aa:	fb91 f6f7 	sdiv	r6, r1, r7
 80129ae:	fb07 1516 	mls	r5, r7, r6, r1
 80129b2:	3530      	adds	r5, #48	; 0x30
 80129b4:	2a63      	cmp	r2, #99	; 0x63
 80129b6:	f104 34ff 	add.w	r4, r4, #4294967295
 80129ba:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80129be:	4631      	mov	r1, r6
 80129c0:	dcf1      	bgt.n	80129a6 <__exponent+0x22>
 80129c2:	3130      	adds	r1, #48	; 0x30
 80129c4:	f1ae 0502 	sub.w	r5, lr, #2
 80129c8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80129cc:	1c44      	adds	r4, r0, #1
 80129ce:	4629      	mov	r1, r5
 80129d0:	4561      	cmp	r1, ip
 80129d2:	d30a      	bcc.n	80129ea <__exponent+0x66>
 80129d4:	f10d 0209 	add.w	r2, sp, #9
 80129d8:	eba2 020e 	sub.w	r2, r2, lr
 80129dc:	4565      	cmp	r5, ip
 80129de:	bf88      	it	hi
 80129e0:	2200      	movhi	r2, #0
 80129e2:	4413      	add	r3, r2
 80129e4:	1a18      	subs	r0, r3, r0
 80129e6:	b003      	add	sp, #12
 80129e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80129ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80129ee:	f804 2f01 	strb.w	r2, [r4, #1]!
 80129f2:	e7ed      	b.n	80129d0 <__exponent+0x4c>
 80129f4:	2330      	movs	r3, #48	; 0x30
 80129f6:	3130      	adds	r1, #48	; 0x30
 80129f8:	7083      	strb	r3, [r0, #2]
 80129fa:	70c1      	strb	r1, [r0, #3]
 80129fc:	1d03      	adds	r3, r0, #4
 80129fe:	e7f1      	b.n	80129e4 <__exponent+0x60>

08012a00 <_printf_float>:
 8012a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a04:	ed2d 8b02 	vpush	{d8}
 8012a08:	b08d      	sub	sp, #52	; 0x34
 8012a0a:	460c      	mov	r4, r1
 8012a0c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8012a10:	4616      	mov	r6, r2
 8012a12:	461f      	mov	r7, r3
 8012a14:	4605      	mov	r5, r0
 8012a16:	f003 f9b5 	bl	8015d84 <_localeconv_r>
 8012a1a:	f8d0 a000 	ldr.w	sl, [r0]
 8012a1e:	4650      	mov	r0, sl
 8012a20:	f7ed fbe6 	bl	80001f0 <strlen>
 8012a24:	2300      	movs	r3, #0
 8012a26:	930a      	str	r3, [sp, #40]	; 0x28
 8012a28:	6823      	ldr	r3, [r4, #0]
 8012a2a:	9305      	str	r3, [sp, #20]
 8012a2c:	f8d8 3000 	ldr.w	r3, [r8]
 8012a30:	f894 b018 	ldrb.w	fp, [r4, #24]
 8012a34:	3307      	adds	r3, #7
 8012a36:	f023 0307 	bic.w	r3, r3, #7
 8012a3a:	f103 0208 	add.w	r2, r3, #8
 8012a3e:	f8c8 2000 	str.w	r2, [r8]
 8012a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a46:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012a4a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8012a4e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012a52:	9307      	str	r3, [sp, #28]
 8012a54:	f8cd 8018 	str.w	r8, [sp, #24]
 8012a58:	ee08 0a10 	vmov	s16, r0
 8012a5c:	4b9f      	ldr	r3, [pc, #636]	; (8012cdc <_printf_float+0x2dc>)
 8012a5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012a62:	f04f 32ff 	mov.w	r2, #4294967295
 8012a66:	f7ee f871 	bl	8000b4c <__aeabi_dcmpun>
 8012a6a:	bb88      	cbnz	r0, 8012ad0 <_printf_float+0xd0>
 8012a6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012a70:	4b9a      	ldr	r3, [pc, #616]	; (8012cdc <_printf_float+0x2dc>)
 8012a72:	f04f 32ff 	mov.w	r2, #4294967295
 8012a76:	f7ee f84b 	bl	8000b10 <__aeabi_dcmple>
 8012a7a:	bb48      	cbnz	r0, 8012ad0 <_printf_float+0xd0>
 8012a7c:	2200      	movs	r2, #0
 8012a7e:	2300      	movs	r3, #0
 8012a80:	4640      	mov	r0, r8
 8012a82:	4649      	mov	r1, r9
 8012a84:	f7ee f83a 	bl	8000afc <__aeabi_dcmplt>
 8012a88:	b110      	cbz	r0, 8012a90 <_printf_float+0x90>
 8012a8a:	232d      	movs	r3, #45	; 0x2d
 8012a8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012a90:	4b93      	ldr	r3, [pc, #588]	; (8012ce0 <_printf_float+0x2e0>)
 8012a92:	4894      	ldr	r0, [pc, #592]	; (8012ce4 <_printf_float+0x2e4>)
 8012a94:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8012a98:	bf94      	ite	ls
 8012a9a:	4698      	movls	r8, r3
 8012a9c:	4680      	movhi	r8, r0
 8012a9e:	2303      	movs	r3, #3
 8012aa0:	6123      	str	r3, [r4, #16]
 8012aa2:	9b05      	ldr	r3, [sp, #20]
 8012aa4:	f023 0204 	bic.w	r2, r3, #4
 8012aa8:	6022      	str	r2, [r4, #0]
 8012aaa:	f04f 0900 	mov.w	r9, #0
 8012aae:	9700      	str	r7, [sp, #0]
 8012ab0:	4633      	mov	r3, r6
 8012ab2:	aa0b      	add	r2, sp, #44	; 0x2c
 8012ab4:	4621      	mov	r1, r4
 8012ab6:	4628      	mov	r0, r5
 8012ab8:	f000 f9d8 	bl	8012e6c <_printf_common>
 8012abc:	3001      	adds	r0, #1
 8012abe:	f040 8090 	bne.w	8012be2 <_printf_float+0x1e2>
 8012ac2:	f04f 30ff 	mov.w	r0, #4294967295
 8012ac6:	b00d      	add	sp, #52	; 0x34
 8012ac8:	ecbd 8b02 	vpop	{d8}
 8012acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ad0:	4642      	mov	r2, r8
 8012ad2:	464b      	mov	r3, r9
 8012ad4:	4640      	mov	r0, r8
 8012ad6:	4649      	mov	r1, r9
 8012ad8:	f7ee f838 	bl	8000b4c <__aeabi_dcmpun>
 8012adc:	b140      	cbz	r0, 8012af0 <_printf_float+0xf0>
 8012ade:	464b      	mov	r3, r9
 8012ae0:	2b00      	cmp	r3, #0
 8012ae2:	bfbc      	itt	lt
 8012ae4:	232d      	movlt	r3, #45	; 0x2d
 8012ae6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8012aea:	487f      	ldr	r0, [pc, #508]	; (8012ce8 <_printf_float+0x2e8>)
 8012aec:	4b7f      	ldr	r3, [pc, #508]	; (8012cec <_printf_float+0x2ec>)
 8012aee:	e7d1      	b.n	8012a94 <_printf_float+0x94>
 8012af0:	6863      	ldr	r3, [r4, #4]
 8012af2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8012af6:	9206      	str	r2, [sp, #24]
 8012af8:	1c5a      	adds	r2, r3, #1
 8012afa:	d13f      	bne.n	8012b7c <_printf_float+0x17c>
 8012afc:	2306      	movs	r3, #6
 8012afe:	6063      	str	r3, [r4, #4]
 8012b00:	9b05      	ldr	r3, [sp, #20]
 8012b02:	6861      	ldr	r1, [r4, #4]
 8012b04:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8012b08:	2300      	movs	r3, #0
 8012b0a:	9303      	str	r3, [sp, #12]
 8012b0c:	ab0a      	add	r3, sp, #40	; 0x28
 8012b0e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8012b12:	ab09      	add	r3, sp, #36	; 0x24
 8012b14:	ec49 8b10 	vmov	d0, r8, r9
 8012b18:	9300      	str	r3, [sp, #0]
 8012b1a:	6022      	str	r2, [r4, #0]
 8012b1c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012b20:	4628      	mov	r0, r5
 8012b22:	f7ff fecd 	bl	80128c0 <__cvt>
 8012b26:	9b06      	ldr	r3, [sp, #24]
 8012b28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012b2a:	2b47      	cmp	r3, #71	; 0x47
 8012b2c:	4680      	mov	r8, r0
 8012b2e:	d108      	bne.n	8012b42 <_printf_float+0x142>
 8012b30:	1cc8      	adds	r0, r1, #3
 8012b32:	db02      	blt.n	8012b3a <_printf_float+0x13a>
 8012b34:	6863      	ldr	r3, [r4, #4]
 8012b36:	4299      	cmp	r1, r3
 8012b38:	dd41      	ble.n	8012bbe <_printf_float+0x1be>
 8012b3a:	f1ab 0b02 	sub.w	fp, fp, #2
 8012b3e:	fa5f fb8b 	uxtb.w	fp, fp
 8012b42:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8012b46:	d820      	bhi.n	8012b8a <_printf_float+0x18a>
 8012b48:	3901      	subs	r1, #1
 8012b4a:	465a      	mov	r2, fp
 8012b4c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012b50:	9109      	str	r1, [sp, #36]	; 0x24
 8012b52:	f7ff ff17 	bl	8012984 <__exponent>
 8012b56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012b58:	1813      	adds	r3, r2, r0
 8012b5a:	2a01      	cmp	r2, #1
 8012b5c:	4681      	mov	r9, r0
 8012b5e:	6123      	str	r3, [r4, #16]
 8012b60:	dc02      	bgt.n	8012b68 <_printf_float+0x168>
 8012b62:	6822      	ldr	r2, [r4, #0]
 8012b64:	07d2      	lsls	r2, r2, #31
 8012b66:	d501      	bpl.n	8012b6c <_printf_float+0x16c>
 8012b68:	3301      	adds	r3, #1
 8012b6a:	6123      	str	r3, [r4, #16]
 8012b6c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d09c      	beq.n	8012aae <_printf_float+0xae>
 8012b74:	232d      	movs	r3, #45	; 0x2d
 8012b76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012b7a:	e798      	b.n	8012aae <_printf_float+0xae>
 8012b7c:	9a06      	ldr	r2, [sp, #24]
 8012b7e:	2a47      	cmp	r2, #71	; 0x47
 8012b80:	d1be      	bne.n	8012b00 <_printf_float+0x100>
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d1bc      	bne.n	8012b00 <_printf_float+0x100>
 8012b86:	2301      	movs	r3, #1
 8012b88:	e7b9      	b.n	8012afe <_printf_float+0xfe>
 8012b8a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8012b8e:	d118      	bne.n	8012bc2 <_printf_float+0x1c2>
 8012b90:	2900      	cmp	r1, #0
 8012b92:	6863      	ldr	r3, [r4, #4]
 8012b94:	dd0b      	ble.n	8012bae <_printf_float+0x1ae>
 8012b96:	6121      	str	r1, [r4, #16]
 8012b98:	b913      	cbnz	r3, 8012ba0 <_printf_float+0x1a0>
 8012b9a:	6822      	ldr	r2, [r4, #0]
 8012b9c:	07d0      	lsls	r0, r2, #31
 8012b9e:	d502      	bpl.n	8012ba6 <_printf_float+0x1a6>
 8012ba0:	3301      	adds	r3, #1
 8012ba2:	440b      	add	r3, r1
 8012ba4:	6123      	str	r3, [r4, #16]
 8012ba6:	65a1      	str	r1, [r4, #88]	; 0x58
 8012ba8:	f04f 0900 	mov.w	r9, #0
 8012bac:	e7de      	b.n	8012b6c <_printf_float+0x16c>
 8012bae:	b913      	cbnz	r3, 8012bb6 <_printf_float+0x1b6>
 8012bb0:	6822      	ldr	r2, [r4, #0]
 8012bb2:	07d2      	lsls	r2, r2, #31
 8012bb4:	d501      	bpl.n	8012bba <_printf_float+0x1ba>
 8012bb6:	3302      	adds	r3, #2
 8012bb8:	e7f4      	b.n	8012ba4 <_printf_float+0x1a4>
 8012bba:	2301      	movs	r3, #1
 8012bbc:	e7f2      	b.n	8012ba4 <_printf_float+0x1a4>
 8012bbe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8012bc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012bc4:	4299      	cmp	r1, r3
 8012bc6:	db05      	blt.n	8012bd4 <_printf_float+0x1d4>
 8012bc8:	6823      	ldr	r3, [r4, #0]
 8012bca:	6121      	str	r1, [r4, #16]
 8012bcc:	07d8      	lsls	r0, r3, #31
 8012bce:	d5ea      	bpl.n	8012ba6 <_printf_float+0x1a6>
 8012bd0:	1c4b      	adds	r3, r1, #1
 8012bd2:	e7e7      	b.n	8012ba4 <_printf_float+0x1a4>
 8012bd4:	2900      	cmp	r1, #0
 8012bd6:	bfd4      	ite	le
 8012bd8:	f1c1 0202 	rsble	r2, r1, #2
 8012bdc:	2201      	movgt	r2, #1
 8012bde:	4413      	add	r3, r2
 8012be0:	e7e0      	b.n	8012ba4 <_printf_float+0x1a4>
 8012be2:	6823      	ldr	r3, [r4, #0]
 8012be4:	055a      	lsls	r2, r3, #21
 8012be6:	d407      	bmi.n	8012bf8 <_printf_float+0x1f8>
 8012be8:	6923      	ldr	r3, [r4, #16]
 8012bea:	4642      	mov	r2, r8
 8012bec:	4631      	mov	r1, r6
 8012bee:	4628      	mov	r0, r5
 8012bf0:	47b8      	blx	r7
 8012bf2:	3001      	adds	r0, #1
 8012bf4:	d12c      	bne.n	8012c50 <_printf_float+0x250>
 8012bf6:	e764      	b.n	8012ac2 <_printf_float+0xc2>
 8012bf8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8012bfc:	f240 80e0 	bls.w	8012dc0 <_printf_float+0x3c0>
 8012c00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012c04:	2200      	movs	r2, #0
 8012c06:	2300      	movs	r3, #0
 8012c08:	f7ed ff6e 	bl	8000ae8 <__aeabi_dcmpeq>
 8012c0c:	2800      	cmp	r0, #0
 8012c0e:	d034      	beq.n	8012c7a <_printf_float+0x27a>
 8012c10:	4a37      	ldr	r2, [pc, #220]	; (8012cf0 <_printf_float+0x2f0>)
 8012c12:	2301      	movs	r3, #1
 8012c14:	4631      	mov	r1, r6
 8012c16:	4628      	mov	r0, r5
 8012c18:	47b8      	blx	r7
 8012c1a:	3001      	adds	r0, #1
 8012c1c:	f43f af51 	beq.w	8012ac2 <_printf_float+0xc2>
 8012c20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012c24:	429a      	cmp	r2, r3
 8012c26:	db02      	blt.n	8012c2e <_printf_float+0x22e>
 8012c28:	6823      	ldr	r3, [r4, #0]
 8012c2a:	07d8      	lsls	r0, r3, #31
 8012c2c:	d510      	bpl.n	8012c50 <_printf_float+0x250>
 8012c2e:	ee18 3a10 	vmov	r3, s16
 8012c32:	4652      	mov	r2, sl
 8012c34:	4631      	mov	r1, r6
 8012c36:	4628      	mov	r0, r5
 8012c38:	47b8      	blx	r7
 8012c3a:	3001      	adds	r0, #1
 8012c3c:	f43f af41 	beq.w	8012ac2 <_printf_float+0xc2>
 8012c40:	f04f 0800 	mov.w	r8, #0
 8012c44:	f104 091a 	add.w	r9, r4, #26
 8012c48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012c4a:	3b01      	subs	r3, #1
 8012c4c:	4543      	cmp	r3, r8
 8012c4e:	dc09      	bgt.n	8012c64 <_printf_float+0x264>
 8012c50:	6823      	ldr	r3, [r4, #0]
 8012c52:	079b      	lsls	r3, r3, #30
 8012c54:	f100 8105 	bmi.w	8012e62 <_printf_float+0x462>
 8012c58:	68e0      	ldr	r0, [r4, #12]
 8012c5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012c5c:	4298      	cmp	r0, r3
 8012c5e:	bfb8      	it	lt
 8012c60:	4618      	movlt	r0, r3
 8012c62:	e730      	b.n	8012ac6 <_printf_float+0xc6>
 8012c64:	2301      	movs	r3, #1
 8012c66:	464a      	mov	r2, r9
 8012c68:	4631      	mov	r1, r6
 8012c6a:	4628      	mov	r0, r5
 8012c6c:	47b8      	blx	r7
 8012c6e:	3001      	adds	r0, #1
 8012c70:	f43f af27 	beq.w	8012ac2 <_printf_float+0xc2>
 8012c74:	f108 0801 	add.w	r8, r8, #1
 8012c78:	e7e6      	b.n	8012c48 <_printf_float+0x248>
 8012c7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	dc39      	bgt.n	8012cf4 <_printf_float+0x2f4>
 8012c80:	4a1b      	ldr	r2, [pc, #108]	; (8012cf0 <_printf_float+0x2f0>)
 8012c82:	2301      	movs	r3, #1
 8012c84:	4631      	mov	r1, r6
 8012c86:	4628      	mov	r0, r5
 8012c88:	47b8      	blx	r7
 8012c8a:	3001      	adds	r0, #1
 8012c8c:	f43f af19 	beq.w	8012ac2 <_printf_float+0xc2>
 8012c90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012c94:	4313      	orrs	r3, r2
 8012c96:	d102      	bne.n	8012c9e <_printf_float+0x29e>
 8012c98:	6823      	ldr	r3, [r4, #0]
 8012c9a:	07d9      	lsls	r1, r3, #31
 8012c9c:	d5d8      	bpl.n	8012c50 <_printf_float+0x250>
 8012c9e:	ee18 3a10 	vmov	r3, s16
 8012ca2:	4652      	mov	r2, sl
 8012ca4:	4631      	mov	r1, r6
 8012ca6:	4628      	mov	r0, r5
 8012ca8:	47b8      	blx	r7
 8012caa:	3001      	adds	r0, #1
 8012cac:	f43f af09 	beq.w	8012ac2 <_printf_float+0xc2>
 8012cb0:	f04f 0900 	mov.w	r9, #0
 8012cb4:	f104 0a1a 	add.w	sl, r4, #26
 8012cb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012cba:	425b      	negs	r3, r3
 8012cbc:	454b      	cmp	r3, r9
 8012cbe:	dc01      	bgt.n	8012cc4 <_printf_float+0x2c4>
 8012cc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012cc2:	e792      	b.n	8012bea <_printf_float+0x1ea>
 8012cc4:	2301      	movs	r3, #1
 8012cc6:	4652      	mov	r2, sl
 8012cc8:	4631      	mov	r1, r6
 8012cca:	4628      	mov	r0, r5
 8012ccc:	47b8      	blx	r7
 8012cce:	3001      	adds	r0, #1
 8012cd0:	f43f aef7 	beq.w	8012ac2 <_printf_float+0xc2>
 8012cd4:	f109 0901 	add.w	r9, r9, #1
 8012cd8:	e7ee      	b.n	8012cb8 <_printf_float+0x2b8>
 8012cda:	bf00      	nop
 8012cdc:	7fefffff 	.word	0x7fefffff
 8012ce0:	08017ee8 	.word	0x08017ee8
 8012ce4:	08017eec 	.word	0x08017eec
 8012ce8:	08017ef4 	.word	0x08017ef4
 8012cec:	08017ef0 	.word	0x08017ef0
 8012cf0:	08017ef8 	.word	0x08017ef8
 8012cf4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012cf6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012cf8:	429a      	cmp	r2, r3
 8012cfa:	bfa8      	it	ge
 8012cfc:	461a      	movge	r2, r3
 8012cfe:	2a00      	cmp	r2, #0
 8012d00:	4691      	mov	r9, r2
 8012d02:	dc37      	bgt.n	8012d74 <_printf_float+0x374>
 8012d04:	f04f 0b00 	mov.w	fp, #0
 8012d08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012d0c:	f104 021a 	add.w	r2, r4, #26
 8012d10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012d12:	9305      	str	r3, [sp, #20]
 8012d14:	eba3 0309 	sub.w	r3, r3, r9
 8012d18:	455b      	cmp	r3, fp
 8012d1a:	dc33      	bgt.n	8012d84 <_printf_float+0x384>
 8012d1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012d20:	429a      	cmp	r2, r3
 8012d22:	db3b      	blt.n	8012d9c <_printf_float+0x39c>
 8012d24:	6823      	ldr	r3, [r4, #0]
 8012d26:	07da      	lsls	r2, r3, #31
 8012d28:	d438      	bmi.n	8012d9c <_printf_float+0x39c>
 8012d2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012d2c:	9b05      	ldr	r3, [sp, #20]
 8012d2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012d30:	1ad3      	subs	r3, r2, r3
 8012d32:	eba2 0901 	sub.w	r9, r2, r1
 8012d36:	4599      	cmp	r9, r3
 8012d38:	bfa8      	it	ge
 8012d3a:	4699      	movge	r9, r3
 8012d3c:	f1b9 0f00 	cmp.w	r9, #0
 8012d40:	dc35      	bgt.n	8012dae <_printf_float+0x3ae>
 8012d42:	f04f 0800 	mov.w	r8, #0
 8012d46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012d4a:	f104 0a1a 	add.w	sl, r4, #26
 8012d4e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012d52:	1a9b      	subs	r3, r3, r2
 8012d54:	eba3 0309 	sub.w	r3, r3, r9
 8012d58:	4543      	cmp	r3, r8
 8012d5a:	f77f af79 	ble.w	8012c50 <_printf_float+0x250>
 8012d5e:	2301      	movs	r3, #1
 8012d60:	4652      	mov	r2, sl
 8012d62:	4631      	mov	r1, r6
 8012d64:	4628      	mov	r0, r5
 8012d66:	47b8      	blx	r7
 8012d68:	3001      	adds	r0, #1
 8012d6a:	f43f aeaa 	beq.w	8012ac2 <_printf_float+0xc2>
 8012d6e:	f108 0801 	add.w	r8, r8, #1
 8012d72:	e7ec      	b.n	8012d4e <_printf_float+0x34e>
 8012d74:	4613      	mov	r3, r2
 8012d76:	4631      	mov	r1, r6
 8012d78:	4642      	mov	r2, r8
 8012d7a:	4628      	mov	r0, r5
 8012d7c:	47b8      	blx	r7
 8012d7e:	3001      	adds	r0, #1
 8012d80:	d1c0      	bne.n	8012d04 <_printf_float+0x304>
 8012d82:	e69e      	b.n	8012ac2 <_printf_float+0xc2>
 8012d84:	2301      	movs	r3, #1
 8012d86:	4631      	mov	r1, r6
 8012d88:	4628      	mov	r0, r5
 8012d8a:	9205      	str	r2, [sp, #20]
 8012d8c:	47b8      	blx	r7
 8012d8e:	3001      	adds	r0, #1
 8012d90:	f43f ae97 	beq.w	8012ac2 <_printf_float+0xc2>
 8012d94:	9a05      	ldr	r2, [sp, #20]
 8012d96:	f10b 0b01 	add.w	fp, fp, #1
 8012d9a:	e7b9      	b.n	8012d10 <_printf_float+0x310>
 8012d9c:	ee18 3a10 	vmov	r3, s16
 8012da0:	4652      	mov	r2, sl
 8012da2:	4631      	mov	r1, r6
 8012da4:	4628      	mov	r0, r5
 8012da6:	47b8      	blx	r7
 8012da8:	3001      	adds	r0, #1
 8012daa:	d1be      	bne.n	8012d2a <_printf_float+0x32a>
 8012dac:	e689      	b.n	8012ac2 <_printf_float+0xc2>
 8012dae:	9a05      	ldr	r2, [sp, #20]
 8012db0:	464b      	mov	r3, r9
 8012db2:	4442      	add	r2, r8
 8012db4:	4631      	mov	r1, r6
 8012db6:	4628      	mov	r0, r5
 8012db8:	47b8      	blx	r7
 8012dba:	3001      	adds	r0, #1
 8012dbc:	d1c1      	bne.n	8012d42 <_printf_float+0x342>
 8012dbe:	e680      	b.n	8012ac2 <_printf_float+0xc2>
 8012dc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012dc2:	2a01      	cmp	r2, #1
 8012dc4:	dc01      	bgt.n	8012dca <_printf_float+0x3ca>
 8012dc6:	07db      	lsls	r3, r3, #31
 8012dc8:	d538      	bpl.n	8012e3c <_printf_float+0x43c>
 8012dca:	2301      	movs	r3, #1
 8012dcc:	4642      	mov	r2, r8
 8012dce:	4631      	mov	r1, r6
 8012dd0:	4628      	mov	r0, r5
 8012dd2:	47b8      	blx	r7
 8012dd4:	3001      	adds	r0, #1
 8012dd6:	f43f ae74 	beq.w	8012ac2 <_printf_float+0xc2>
 8012dda:	ee18 3a10 	vmov	r3, s16
 8012dde:	4652      	mov	r2, sl
 8012de0:	4631      	mov	r1, r6
 8012de2:	4628      	mov	r0, r5
 8012de4:	47b8      	blx	r7
 8012de6:	3001      	adds	r0, #1
 8012de8:	f43f ae6b 	beq.w	8012ac2 <_printf_float+0xc2>
 8012dec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012df0:	2200      	movs	r2, #0
 8012df2:	2300      	movs	r3, #0
 8012df4:	f7ed fe78 	bl	8000ae8 <__aeabi_dcmpeq>
 8012df8:	b9d8      	cbnz	r0, 8012e32 <_printf_float+0x432>
 8012dfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012dfc:	f108 0201 	add.w	r2, r8, #1
 8012e00:	3b01      	subs	r3, #1
 8012e02:	4631      	mov	r1, r6
 8012e04:	4628      	mov	r0, r5
 8012e06:	47b8      	blx	r7
 8012e08:	3001      	adds	r0, #1
 8012e0a:	d10e      	bne.n	8012e2a <_printf_float+0x42a>
 8012e0c:	e659      	b.n	8012ac2 <_printf_float+0xc2>
 8012e0e:	2301      	movs	r3, #1
 8012e10:	4652      	mov	r2, sl
 8012e12:	4631      	mov	r1, r6
 8012e14:	4628      	mov	r0, r5
 8012e16:	47b8      	blx	r7
 8012e18:	3001      	adds	r0, #1
 8012e1a:	f43f ae52 	beq.w	8012ac2 <_printf_float+0xc2>
 8012e1e:	f108 0801 	add.w	r8, r8, #1
 8012e22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012e24:	3b01      	subs	r3, #1
 8012e26:	4543      	cmp	r3, r8
 8012e28:	dcf1      	bgt.n	8012e0e <_printf_float+0x40e>
 8012e2a:	464b      	mov	r3, r9
 8012e2c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012e30:	e6dc      	b.n	8012bec <_printf_float+0x1ec>
 8012e32:	f04f 0800 	mov.w	r8, #0
 8012e36:	f104 0a1a 	add.w	sl, r4, #26
 8012e3a:	e7f2      	b.n	8012e22 <_printf_float+0x422>
 8012e3c:	2301      	movs	r3, #1
 8012e3e:	4642      	mov	r2, r8
 8012e40:	e7df      	b.n	8012e02 <_printf_float+0x402>
 8012e42:	2301      	movs	r3, #1
 8012e44:	464a      	mov	r2, r9
 8012e46:	4631      	mov	r1, r6
 8012e48:	4628      	mov	r0, r5
 8012e4a:	47b8      	blx	r7
 8012e4c:	3001      	adds	r0, #1
 8012e4e:	f43f ae38 	beq.w	8012ac2 <_printf_float+0xc2>
 8012e52:	f108 0801 	add.w	r8, r8, #1
 8012e56:	68e3      	ldr	r3, [r4, #12]
 8012e58:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012e5a:	1a5b      	subs	r3, r3, r1
 8012e5c:	4543      	cmp	r3, r8
 8012e5e:	dcf0      	bgt.n	8012e42 <_printf_float+0x442>
 8012e60:	e6fa      	b.n	8012c58 <_printf_float+0x258>
 8012e62:	f04f 0800 	mov.w	r8, #0
 8012e66:	f104 0919 	add.w	r9, r4, #25
 8012e6a:	e7f4      	b.n	8012e56 <_printf_float+0x456>

08012e6c <_printf_common>:
 8012e6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012e70:	4616      	mov	r6, r2
 8012e72:	4699      	mov	r9, r3
 8012e74:	688a      	ldr	r2, [r1, #8]
 8012e76:	690b      	ldr	r3, [r1, #16]
 8012e78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012e7c:	4293      	cmp	r3, r2
 8012e7e:	bfb8      	it	lt
 8012e80:	4613      	movlt	r3, r2
 8012e82:	6033      	str	r3, [r6, #0]
 8012e84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012e88:	4607      	mov	r7, r0
 8012e8a:	460c      	mov	r4, r1
 8012e8c:	b10a      	cbz	r2, 8012e92 <_printf_common+0x26>
 8012e8e:	3301      	adds	r3, #1
 8012e90:	6033      	str	r3, [r6, #0]
 8012e92:	6823      	ldr	r3, [r4, #0]
 8012e94:	0699      	lsls	r1, r3, #26
 8012e96:	bf42      	ittt	mi
 8012e98:	6833      	ldrmi	r3, [r6, #0]
 8012e9a:	3302      	addmi	r3, #2
 8012e9c:	6033      	strmi	r3, [r6, #0]
 8012e9e:	6825      	ldr	r5, [r4, #0]
 8012ea0:	f015 0506 	ands.w	r5, r5, #6
 8012ea4:	d106      	bne.n	8012eb4 <_printf_common+0x48>
 8012ea6:	f104 0a19 	add.w	sl, r4, #25
 8012eaa:	68e3      	ldr	r3, [r4, #12]
 8012eac:	6832      	ldr	r2, [r6, #0]
 8012eae:	1a9b      	subs	r3, r3, r2
 8012eb0:	42ab      	cmp	r3, r5
 8012eb2:	dc26      	bgt.n	8012f02 <_printf_common+0x96>
 8012eb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012eb8:	1e13      	subs	r3, r2, #0
 8012eba:	6822      	ldr	r2, [r4, #0]
 8012ebc:	bf18      	it	ne
 8012ebe:	2301      	movne	r3, #1
 8012ec0:	0692      	lsls	r2, r2, #26
 8012ec2:	d42b      	bmi.n	8012f1c <_printf_common+0xb0>
 8012ec4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012ec8:	4649      	mov	r1, r9
 8012eca:	4638      	mov	r0, r7
 8012ecc:	47c0      	blx	r8
 8012ece:	3001      	adds	r0, #1
 8012ed0:	d01e      	beq.n	8012f10 <_printf_common+0xa4>
 8012ed2:	6823      	ldr	r3, [r4, #0]
 8012ed4:	68e5      	ldr	r5, [r4, #12]
 8012ed6:	6832      	ldr	r2, [r6, #0]
 8012ed8:	f003 0306 	and.w	r3, r3, #6
 8012edc:	2b04      	cmp	r3, #4
 8012ede:	bf08      	it	eq
 8012ee0:	1aad      	subeq	r5, r5, r2
 8012ee2:	68a3      	ldr	r3, [r4, #8]
 8012ee4:	6922      	ldr	r2, [r4, #16]
 8012ee6:	bf0c      	ite	eq
 8012ee8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012eec:	2500      	movne	r5, #0
 8012eee:	4293      	cmp	r3, r2
 8012ef0:	bfc4      	itt	gt
 8012ef2:	1a9b      	subgt	r3, r3, r2
 8012ef4:	18ed      	addgt	r5, r5, r3
 8012ef6:	2600      	movs	r6, #0
 8012ef8:	341a      	adds	r4, #26
 8012efa:	42b5      	cmp	r5, r6
 8012efc:	d11a      	bne.n	8012f34 <_printf_common+0xc8>
 8012efe:	2000      	movs	r0, #0
 8012f00:	e008      	b.n	8012f14 <_printf_common+0xa8>
 8012f02:	2301      	movs	r3, #1
 8012f04:	4652      	mov	r2, sl
 8012f06:	4649      	mov	r1, r9
 8012f08:	4638      	mov	r0, r7
 8012f0a:	47c0      	blx	r8
 8012f0c:	3001      	adds	r0, #1
 8012f0e:	d103      	bne.n	8012f18 <_printf_common+0xac>
 8012f10:	f04f 30ff 	mov.w	r0, #4294967295
 8012f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012f18:	3501      	adds	r5, #1
 8012f1a:	e7c6      	b.n	8012eaa <_printf_common+0x3e>
 8012f1c:	18e1      	adds	r1, r4, r3
 8012f1e:	1c5a      	adds	r2, r3, #1
 8012f20:	2030      	movs	r0, #48	; 0x30
 8012f22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012f26:	4422      	add	r2, r4
 8012f28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012f2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012f30:	3302      	adds	r3, #2
 8012f32:	e7c7      	b.n	8012ec4 <_printf_common+0x58>
 8012f34:	2301      	movs	r3, #1
 8012f36:	4622      	mov	r2, r4
 8012f38:	4649      	mov	r1, r9
 8012f3a:	4638      	mov	r0, r7
 8012f3c:	47c0      	blx	r8
 8012f3e:	3001      	adds	r0, #1
 8012f40:	d0e6      	beq.n	8012f10 <_printf_common+0xa4>
 8012f42:	3601      	adds	r6, #1
 8012f44:	e7d9      	b.n	8012efa <_printf_common+0x8e>
	...

08012f48 <_printf_i>:
 8012f48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012f4c:	460c      	mov	r4, r1
 8012f4e:	4691      	mov	r9, r2
 8012f50:	7e27      	ldrb	r7, [r4, #24]
 8012f52:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012f54:	2f78      	cmp	r7, #120	; 0x78
 8012f56:	4680      	mov	r8, r0
 8012f58:	469a      	mov	sl, r3
 8012f5a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012f5e:	d807      	bhi.n	8012f70 <_printf_i+0x28>
 8012f60:	2f62      	cmp	r7, #98	; 0x62
 8012f62:	d80a      	bhi.n	8012f7a <_printf_i+0x32>
 8012f64:	2f00      	cmp	r7, #0
 8012f66:	f000 80d8 	beq.w	801311a <_printf_i+0x1d2>
 8012f6a:	2f58      	cmp	r7, #88	; 0x58
 8012f6c:	f000 80a3 	beq.w	80130b6 <_printf_i+0x16e>
 8012f70:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012f74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012f78:	e03a      	b.n	8012ff0 <_printf_i+0xa8>
 8012f7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8012f7e:	2b15      	cmp	r3, #21
 8012f80:	d8f6      	bhi.n	8012f70 <_printf_i+0x28>
 8012f82:	a001      	add	r0, pc, #4	; (adr r0, 8012f88 <_printf_i+0x40>)
 8012f84:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8012f88:	08012fe1 	.word	0x08012fe1
 8012f8c:	08012ff5 	.word	0x08012ff5
 8012f90:	08012f71 	.word	0x08012f71
 8012f94:	08012f71 	.word	0x08012f71
 8012f98:	08012f71 	.word	0x08012f71
 8012f9c:	08012f71 	.word	0x08012f71
 8012fa0:	08012ff5 	.word	0x08012ff5
 8012fa4:	08012f71 	.word	0x08012f71
 8012fa8:	08012f71 	.word	0x08012f71
 8012fac:	08012f71 	.word	0x08012f71
 8012fb0:	08012f71 	.word	0x08012f71
 8012fb4:	08013101 	.word	0x08013101
 8012fb8:	08013025 	.word	0x08013025
 8012fbc:	080130e3 	.word	0x080130e3
 8012fc0:	08012f71 	.word	0x08012f71
 8012fc4:	08012f71 	.word	0x08012f71
 8012fc8:	08013123 	.word	0x08013123
 8012fcc:	08012f71 	.word	0x08012f71
 8012fd0:	08013025 	.word	0x08013025
 8012fd4:	08012f71 	.word	0x08012f71
 8012fd8:	08012f71 	.word	0x08012f71
 8012fdc:	080130eb 	.word	0x080130eb
 8012fe0:	680b      	ldr	r3, [r1, #0]
 8012fe2:	1d1a      	adds	r2, r3, #4
 8012fe4:	681b      	ldr	r3, [r3, #0]
 8012fe6:	600a      	str	r2, [r1, #0]
 8012fe8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012fec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012ff0:	2301      	movs	r3, #1
 8012ff2:	e0a3      	b.n	801313c <_printf_i+0x1f4>
 8012ff4:	6825      	ldr	r5, [r4, #0]
 8012ff6:	6808      	ldr	r0, [r1, #0]
 8012ff8:	062e      	lsls	r6, r5, #24
 8012ffa:	f100 0304 	add.w	r3, r0, #4
 8012ffe:	d50a      	bpl.n	8013016 <_printf_i+0xce>
 8013000:	6805      	ldr	r5, [r0, #0]
 8013002:	600b      	str	r3, [r1, #0]
 8013004:	2d00      	cmp	r5, #0
 8013006:	da03      	bge.n	8013010 <_printf_i+0xc8>
 8013008:	232d      	movs	r3, #45	; 0x2d
 801300a:	426d      	negs	r5, r5
 801300c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013010:	485e      	ldr	r0, [pc, #376]	; (801318c <_printf_i+0x244>)
 8013012:	230a      	movs	r3, #10
 8013014:	e019      	b.n	801304a <_printf_i+0x102>
 8013016:	f015 0f40 	tst.w	r5, #64	; 0x40
 801301a:	6805      	ldr	r5, [r0, #0]
 801301c:	600b      	str	r3, [r1, #0]
 801301e:	bf18      	it	ne
 8013020:	b22d      	sxthne	r5, r5
 8013022:	e7ef      	b.n	8013004 <_printf_i+0xbc>
 8013024:	680b      	ldr	r3, [r1, #0]
 8013026:	6825      	ldr	r5, [r4, #0]
 8013028:	1d18      	adds	r0, r3, #4
 801302a:	6008      	str	r0, [r1, #0]
 801302c:	0628      	lsls	r0, r5, #24
 801302e:	d501      	bpl.n	8013034 <_printf_i+0xec>
 8013030:	681d      	ldr	r5, [r3, #0]
 8013032:	e002      	b.n	801303a <_printf_i+0xf2>
 8013034:	0669      	lsls	r1, r5, #25
 8013036:	d5fb      	bpl.n	8013030 <_printf_i+0xe8>
 8013038:	881d      	ldrh	r5, [r3, #0]
 801303a:	4854      	ldr	r0, [pc, #336]	; (801318c <_printf_i+0x244>)
 801303c:	2f6f      	cmp	r7, #111	; 0x6f
 801303e:	bf0c      	ite	eq
 8013040:	2308      	moveq	r3, #8
 8013042:	230a      	movne	r3, #10
 8013044:	2100      	movs	r1, #0
 8013046:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801304a:	6866      	ldr	r6, [r4, #4]
 801304c:	60a6      	str	r6, [r4, #8]
 801304e:	2e00      	cmp	r6, #0
 8013050:	bfa2      	ittt	ge
 8013052:	6821      	ldrge	r1, [r4, #0]
 8013054:	f021 0104 	bicge.w	r1, r1, #4
 8013058:	6021      	strge	r1, [r4, #0]
 801305a:	b90d      	cbnz	r5, 8013060 <_printf_i+0x118>
 801305c:	2e00      	cmp	r6, #0
 801305e:	d04d      	beq.n	80130fc <_printf_i+0x1b4>
 8013060:	4616      	mov	r6, r2
 8013062:	fbb5 f1f3 	udiv	r1, r5, r3
 8013066:	fb03 5711 	mls	r7, r3, r1, r5
 801306a:	5dc7      	ldrb	r7, [r0, r7]
 801306c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013070:	462f      	mov	r7, r5
 8013072:	42bb      	cmp	r3, r7
 8013074:	460d      	mov	r5, r1
 8013076:	d9f4      	bls.n	8013062 <_printf_i+0x11a>
 8013078:	2b08      	cmp	r3, #8
 801307a:	d10b      	bne.n	8013094 <_printf_i+0x14c>
 801307c:	6823      	ldr	r3, [r4, #0]
 801307e:	07df      	lsls	r7, r3, #31
 8013080:	d508      	bpl.n	8013094 <_printf_i+0x14c>
 8013082:	6923      	ldr	r3, [r4, #16]
 8013084:	6861      	ldr	r1, [r4, #4]
 8013086:	4299      	cmp	r1, r3
 8013088:	bfde      	ittt	le
 801308a:	2330      	movle	r3, #48	; 0x30
 801308c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013090:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013094:	1b92      	subs	r2, r2, r6
 8013096:	6122      	str	r2, [r4, #16]
 8013098:	f8cd a000 	str.w	sl, [sp]
 801309c:	464b      	mov	r3, r9
 801309e:	aa03      	add	r2, sp, #12
 80130a0:	4621      	mov	r1, r4
 80130a2:	4640      	mov	r0, r8
 80130a4:	f7ff fee2 	bl	8012e6c <_printf_common>
 80130a8:	3001      	adds	r0, #1
 80130aa:	d14c      	bne.n	8013146 <_printf_i+0x1fe>
 80130ac:	f04f 30ff 	mov.w	r0, #4294967295
 80130b0:	b004      	add	sp, #16
 80130b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80130b6:	4835      	ldr	r0, [pc, #212]	; (801318c <_printf_i+0x244>)
 80130b8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80130bc:	6823      	ldr	r3, [r4, #0]
 80130be:	680e      	ldr	r6, [r1, #0]
 80130c0:	061f      	lsls	r7, r3, #24
 80130c2:	f856 5b04 	ldr.w	r5, [r6], #4
 80130c6:	600e      	str	r6, [r1, #0]
 80130c8:	d514      	bpl.n	80130f4 <_printf_i+0x1ac>
 80130ca:	07d9      	lsls	r1, r3, #31
 80130cc:	bf44      	itt	mi
 80130ce:	f043 0320 	orrmi.w	r3, r3, #32
 80130d2:	6023      	strmi	r3, [r4, #0]
 80130d4:	b91d      	cbnz	r5, 80130de <_printf_i+0x196>
 80130d6:	6823      	ldr	r3, [r4, #0]
 80130d8:	f023 0320 	bic.w	r3, r3, #32
 80130dc:	6023      	str	r3, [r4, #0]
 80130de:	2310      	movs	r3, #16
 80130e0:	e7b0      	b.n	8013044 <_printf_i+0xfc>
 80130e2:	6823      	ldr	r3, [r4, #0]
 80130e4:	f043 0320 	orr.w	r3, r3, #32
 80130e8:	6023      	str	r3, [r4, #0]
 80130ea:	2378      	movs	r3, #120	; 0x78
 80130ec:	4828      	ldr	r0, [pc, #160]	; (8013190 <_printf_i+0x248>)
 80130ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80130f2:	e7e3      	b.n	80130bc <_printf_i+0x174>
 80130f4:	065e      	lsls	r6, r3, #25
 80130f6:	bf48      	it	mi
 80130f8:	b2ad      	uxthmi	r5, r5
 80130fa:	e7e6      	b.n	80130ca <_printf_i+0x182>
 80130fc:	4616      	mov	r6, r2
 80130fe:	e7bb      	b.n	8013078 <_printf_i+0x130>
 8013100:	680b      	ldr	r3, [r1, #0]
 8013102:	6826      	ldr	r6, [r4, #0]
 8013104:	6960      	ldr	r0, [r4, #20]
 8013106:	1d1d      	adds	r5, r3, #4
 8013108:	600d      	str	r5, [r1, #0]
 801310a:	0635      	lsls	r5, r6, #24
 801310c:	681b      	ldr	r3, [r3, #0]
 801310e:	d501      	bpl.n	8013114 <_printf_i+0x1cc>
 8013110:	6018      	str	r0, [r3, #0]
 8013112:	e002      	b.n	801311a <_printf_i+0x1d2>
 8013114:	0671      	lsls	r1, r6, #25
 8013116:	d5fb      	bpl.n	8013110 <_printf_i+0x1c8>
 8013118:	8018      	strh	r0, [r3, #0]
 801311a:	2300      	movs	r3, #0
 801311c:	6123      	str	r3, [r4, #16]
 801311e:	4616      	mov	r6, r2
 8013120:	e7ba      	b.n	8013098 <_printf_i+0x150>
 8013122:	680b      	ldr	r3, [r1, #0]
 8013124:	1d1a      	adds	r2, r3, #4
 8013126:	600a      	str	r2, [r1, #0]
 8013128:	681e      	ldr	r6, [r3, #0]
 801312a:	6862      	ldr	r2, [r4, #4]
 801312c:	2100      	movs	r1, #0
 801312e:	4630      	mov	r0, r6
 8013130:	f7ed f866 	bl	8000200 <memchr>
 8013134:	b108      	cbz	r0, 801313a <_printf_i+0x1f2>
 8013136:	1b80      	subs	r0, r0, r6
 8013138:	6060      	str	r0, [r4, #4]
 801313a:	6863      	ldr	r3, [r4, #4]
 801313c:	6123      	str	r3, [r4, #16]
 801313e:	2300      	movs	r3, #0
 8013140:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013144:	e7a8      	b.n	8013098 <_printf_i+0x150>
 8013146:	6923      	ldr	r3, [r4, #16]
 8013148:	4632      	mov	r2, r6
 801314a:	4649      	mov	r1, r9
 801314c:	4640      	mov	r0, r8
 801314e:	47d0      	blx	sl
 8013150:	3001      	adds	r0, #1
 8013152:	d0ab      	beq.n	80130ac <_printf_i+0x164>
 8013154:	6823      	ldr	r3, [r4, #0]
 8013156:	079b      	lsls	r3, r3, #30
 8013158:	d413      	bmi.n	8013182 <_printf_i+0x23a>
 801315a:	68e0      	ldr	r0, [r4, #12]
 801315c:	9b03      	ldr	r3, [sp, #12]
 801315e:	4298      	cmp	r0, r3
 8013160:	bfb8      	it	lt
 8013162:	4618      	movlt	r0, r3
 8013164:	e7a4      	b.n	80130b0 <_printf_i+0x168>
 8013166:	2301      	movs	r3, #1
 8013168:	4632      	mov	r2, r6
 801316a:	4649      	mov	r1, r9
 801316c:	4640      	mov	r0, r8
 801316e:	47d0      	blx	sl
 8013170:	3001      	adds	r0, #1
 8013172:	d09b      	beq.n	80130ac <_printf_i+0x164>
 8013174:	3501      	adds	r5, #1
 8013176:	68e3      	ldr	r3, [r4, #12]
 8013178:	9903      	ldr	r1, [sp, #12]
 801317a:	1a5b      	subs	r3, r3, r1
 801317c:	42ab      	cmp	r3, r5
 801317e:	dcf2      	bgt.n	8013166 <_printf_i+0x21e>
 8013180:	e7eb      	b.n	801315a <_printf_i+0x212>
 8013182:	2500      	movs	r5, #0
 8013184:	f104 0619 	add.w	r6, r4, #25
 8013188:	e7f5      	b.n	8013176 <_printf_i+0x22e>
 801318a:	bf00      	nop
 801318c:	08017efa 	.word	0x08017efa
 8013190:	08017f0b 	.word	0x08017f0b

08013194 <_scanf_float>:
 8013194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013198:	b087      	sub	sp, #28
 801319a:	4617      	mov	r7, r2
 801319c:	9303      	str	r3, [sp, #12]
 801319e:	688b      	ldr	r3, [r1, #8]
 80131a0:	1e5a      	subs	r2, r3, #1
 80131a2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80131a6:	bf83      	ittte	hi
 80131a8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80131ac:	195b      	addhi	r3, r3, r5
 80131ae:	9302      	strhi	r3, [sp, #8]
 80131b0:	2300      	movls	r3, #0
 80131b2:	bf86      	itte	hi
 80131b4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80131b8:	608b      	strhi	r3, [r1, #8]
 80131ba:	9302      	strls	r3, [sp, #8]
 80131bc:	680b      	ldr	r3, [r1, #0]
 80131be:	468b      	mov	fp, r1
 80131c0:	2500      	movs	r5, #0
 80131c2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80131c6:	f84b 3b1c 	str.w	r3, [fp], #28
 80131ca:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80131ce:	4680      	mov	r8, r0
 80131d0:	460c      	mov	r4, r1
 80131d2:	465e      	mov	r6, fp
 80131d4:	46aa      	mov	sl, r5
 80131d6:	46a9      	mov	r9, r5
 80131d8:	9501      	str	r5, [sp, #4]
 80131da:	68a2      	ldr	r2, [r4, #8]
 80131dc:	b152      	cbz	r2, 80131f4 <_scanf_float+0x60>
 80131de:	683b      	ldr	r3, [r7, #0]
 80131e0:	781b      	ldrb	r3, [r3, #0]
 80131e2:	2b4e      	cmp	r3, #78	; 0x4e
 80131e4:	d864      	bhi.n	80132b0 <_scanf_float+0x11c>
 80131e6:	2b40      	cmp	r3, #64	; 0x40
 80131e8:	d83c      	bhi.n	8013264 <_scanf_float+0xd0>
 80131ea:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80131ee:	b2c8      	uxtb	r0, r1
 80131f0:	280e      	cmp	r0, #14
 80131f2:	d93a      	bls.n	801326a <_scanf_float+0xd6>
 80131f4:	f1b9 0f00 	cmp.w	r9, #0
 80131f8:	d003      	beq.n	8013202 <_scanf_float+0x6e>
 80131fa:	6823      	ldr	r3, [r4, #0]
 80131fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013200:	6023      	str	r3, [r4, #0]
 8013202:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013206:	f1ba 0f01 	cmp.w	sl, #1
 801320a:	f200 8113 	bhi.w	8013434 <_scanf_float+0x2a0>
 801320e:	455e      	cmp	r6, fp
 8013210:	f200 8105 	bhi.w	801341e <_scanf_float+0x28a>
 8013214:	2501      	movs	r5, #1
 8013216:	4628      	mov	r0, r5
 8013218:	b007      	add	sp, #28
 801321a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801321e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8013222:	2a0d      	cmp	r2, #13
 8013224:	d8e6      	bhi.n	80131f4 <_scanf_float+0x60>
 8013226:	a101      	add	r1, pc, #4	; (adr r1, 801322c <_scanf_float+0x98>)
 8013228:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801322c:	0801336b 	.word	0x0801336b
 8013230:	080131f5 	.word	0x080131f5
 8013234:	080131f5 	.word	0x080131f5
 8013238:	080131f5 	.word	0x080131f5
 801323c:	080133cb 	.word	0x080133cb
 8013240:	080133a3 	.word	0x080133a3
 8013244:	080131f5 	.word	0x080131f5
 8013248:	080131f5 	.word	0x080131f5
 801324c:	08013379 	.word	0x08013379
 8013250:	080131f5 	.word	0x080131f5
 8013254:	080131f5 	.word	0x080131f5
 8013258:	080131f5 	.word	0x080131f5
 801325c:	080131f5 	.word	0x080131f5
 8013260:	08013331 	.word	0x08013331
 8013264:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8013268:	e7db      	b.n	8013222 <_scanf_float+0x8e>
 801326a:	290e      	cmp	r1, #14
 801326c:	d8c2      	bhi.n	80131f4 <_scanf_float+0x60>
 801326e:	a001      	add	r0, pc, #4	; (adr r0, 8013274 <_scanf_float+0xe0>)
 8013270:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8013274:	08013323 	.word	0x08013323
 8013278:	080131f5 	.word	0x080131f5
 801327c:	08013323 	.word	0x08013323
 8013280:	080133b7 	.word	0x080133b7
 8013284:	080131f5 	.word	0x080131f5
 8013288:	080132d1 	.word	0x080132d1
 801328c:	0801330d 	.word	0x0801330d
 8013290:	0801330d 	.word	0x0801330d
 8013294:	0801330d 	.word	0x0801330d
 8013298:	0801330d 	.word	0x0801330d
 801329c:	0801330d 	.word	0x0801330d
 80132a0:	0801330d 	.word	0x0801330d
 80132a4:	0801330d 	.word	0x0801330d
 80132a8:	0801330d 	.word	0x0801330d
 80132ac:	0801330d 	.word	0x0801330d
 80132b0:	2b6e      	cmp	r3, #110	; 0x6e
 80132b2:	d809      	bhi.n	80132c8 <_scanf_float+0x134>
 80132b4:	2b60      	cmp	r3, #96	; 0x60
 80132b6:	d8b2      	bhi.n	801321e <_scanf_float+0x8a>
 80132b8:	2b54      	cmp	r3, #84	; 0x54
 80132ba:	d077      	beq.n	80133ac <_scanf_float+0x218>
 80132bc:	2b59      	cmp	r3, #89	; 0x59
 80132be:	d199      	bne.n	80131f4 <_scanf_float+0x60>
 80132c0:	2d07      	cmp	r5, #7
 80132c2:	d197      	bne.n	80131f4 <_scanf_float+0x60>
 80132c4:	2508      	movs	r5, #8
 80132c6:	e029      	b.n	801331c <_scanf_float+0x188>
 80132c8:	2b74      	cmp	r3, #116	; 0x74
 80132ca:	d06f      	beq.n	80133ac <_scanf_float+0x218>
 80132cc:	2b79      	cmp	r3, #121	; 0x79
 80132ce:	e7f6      	b.n	80132be <_scanf_float+0x12a>
 80132d0:	6821      	ldr	r1, [r4, #0]
 80132d2:	05c8      	lsls	r0, r1, #23
 80132d4:	d51a      	bpl.n	801330c <_scanf_float+0x178>
 80132d6:	9b02      	ldr	r3, [sp, #8]
 80132d8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80132dc:	6021      	str	r1, [r4, #0]
 80132de:	f109 0901 	add.w	r9, r9, #1
 80132e2:	b11b      	cbz	r3, 80132ec <_scanf_float+0x158>
 80132e4:	3b01      	subs	r3, #1
 80132e6:	3201      	adds	r2, #1
 80132e8:	9302      	str	r3, [sp, #8]
 80132ea:	60a2      	str	r2, [r4, #8]
 80132ec:	68a3      	ldr	r3, [r4, #8]
 80132ee:	3b01      	subs	r3, #1
 80132f0:	60a3      	str	r3, [r4, #8]
 80132f2:	6923      	ldr	r3, [r4, #16]
 80132f4:	3301      	adds	r3, #1
 80132f6:	6123      	str	r3, [r4, #16]
 80132f8:	687b      	ldr	r3, [r7, #4]
 80132fa:	3b01      	subs	r3, #1
 80132fc:	2b00      	cmp	r3, #0
 80132fe:	607b      	str	r3, [r7, #4]
 8013300:	f340 8084 	ble.w	801340c <_scanf_float+0x278>
 8013304:	683b      	ldr	r3, [r7, #0]
 8013306:	3301      	adds	r3, #1
 8013308:	603b      	str	r3, [r7, #0]
 801330a:	e766      	b.n	80131da <_scanf_float+0x46>
 801330c:	eb1a 0f05 	cmn.w	sl, r5
 8013310:	f47f af70 	bne.w	80131f4 <_scanf_float+0x60>
 8013314:	6822      	ldr	r2, [r4, #0]
 8013316:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801331a:	6022      	str	r2, [r4, #0]
 801331c:	f806 3b01 	strb.w	r3, [r6], #1
 8013320:	e7e4      	b.n	80132ec <_scanf_float+0x158>
 8013322:	6822      	ldr	r2, [r4, #0]
 8013324:	0610      	lsls	r0, r2, #24
 8013326:	f57f af65 	bpl.w	80131f4 <_scanf_float+0x60>
 801332a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801332e:	e7f4      	b.n	801331a <_scanf_float+0x186>
 8013330:	f1ba 0f00 	cmp.w	sl, #0
 8013334:	d10e      	bne.n	8013354 <_scanf_float+0x1c0>
 8013336:	f1b9 0f00 	cmp.w	r9, #0
 801333a:	d10e      	bne.n	801335a <_scanf_float+0x1c6>
 801333c:	6822      	ldr	r2, [r4, #0]
 801333e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8013342:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8013346:	d108      	bne.n	801335a <_scanf_float+0x1c6>
 8013348:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801334c:	6022      	str	r2, [r4, #0]
 801334e:	f04f 0a01 	mov.w	sl, #1
 8013352:	e7e3      	b.n	801331c <_scanf_float+0x188>
 8013354:	f1ba 0f02 	cmp.w	sl, #2
 8013358:	d055      	beq.n	8013406 <_scanf_float+0x272>
 801335a:	2d01      	cmp	r5, #1
 801335c:	d002      	beq.n	8013364 <_scanf_float+0x1d0>
 801335e:	2d04      	cmp	r5, #4
 8013360:	f47f af48 	bne.w	80131f4 <_scanf_float+0x60>
 8013364:	3501      	adds	r5, #1
 8013366:	b2ed      	uxtb	r5, r5
 8013368:	e7d8      	b.n	801331c <_scanf_float+0x188>
 801336a:	f1ba 0f01 	cmp.w	sl, #1
 801336e:	f47f af41 	bne.w	80131f4 <_scanf_float+0x60>
 8013372:	f04f 0a02 	mov.w	sl, #2
 8013376:	e7d1      	b.n	801331c <_scanf_float+0x188>
 8013378:	b97d      	cbnz	r5, 801339a <_scanf_float+0x206>
 801337a:	f1b9 0f00 	cmp.w	r9, #0
 801337e:	f47f af3c 	bne.w	80131fa <_scanf_float+0x66>
 8013382:	6822      	ldr	r2, [r4, #0]
 8013384:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8013388:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801338c:	f47f af39 	bne.w	8013202 <_scanf_float+0x6e>
 8013390:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013394:	6022      	str	r2, [r4, #0]
 8013396:	2501      	movs	r5, #1
 8013398:	e7c0      	b.n	801331c <_scanf_float+0x188>
 801339a:	2d03      	cmp	r5, #3
 801339c:	d0e2      	beq.n	8013364 <_scanf_float+0x1d0>
 801339e:	2d05      	cmp	r5, #5
 80133a0:	e7de      	b.n	8013360 <_scanf_float+0x1cc>
 80133a2:	2d02      	cmp	r5, #2
 80133a4:	f47f af26 	bne.w	80131f4 <_scanf_float+0x60>
 80133a8:	2503      	movs	r5, #3
 80133aa:	e7b7      	b.n	801331c <_scanf_float+0x188>
 80133ac:	2d06      	cmp	r5, #6
 80133ae:	f47f af21 	bne.w	80131f4 <_scanf_float+0x60>
 80133b2:	2507      	movs	r5, #7
 80133b4:	e7b2      	b.n	801331c <_scanf_float+0x188>
 80133b6:	6822      	ldr	r2, [r4, #0]
 80133b8:	0591      	lsls	r1, r2, #22
 80133ba:	f57f af1b 	bpl.w	80131f4 <_scanf_float+0x60>
 80133be:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80133c2:	6022      	str	r2, [r4, #0]
 80133c4:	f8cd 9004 	str.w	r9, [sp, #4]
 80133c8:	e7a8      	b.n	801331c <_scanf_float+0x188>
 80133ca:	6822      	ldr	r2, [r4, #0]
 80133cc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80133d0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80133d4:	d006      	beq.n	80133e4 <_scanf_float+0x250>
 80133d6:	0550      	lsls	r0, r2, #21
 80133d8:	f57f af0c 	bpl.w	80131f4 <_scanf_float+0x60>
 80133dc:	f1b9 0f00 	cmp.w	r9, #0
 80133e0:	f43f af0f 	beq.w	8013202 <_scanf_float+0x6e>
 80133e4:	0591      	lsls	r1, r2, #22
 80133e6:	bf58      	it	pl
 80133e8:	9901      	ldrpl	r1, [sp, #4]
 80133ea:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80133ee:	bf58      	it	pl
 80133f0:	eba9 0101 	subpl.w	r1, r9, r1
 80133f4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80133f8:	bf58      	it	pl
 80133fa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80133fe:	6022      	str	r2, [r4, #0]
 8013400:	f04f 0900 	mov.w	r9, #0
 8013404:	e78a      	b.n	801331c <_scanf_float+0x188>
 8013406:	f04f 0a03 	mov.w	sl, #3
 801340a:	e787      	b.n	801331c <_scanf_float+0x188>
 801340c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013410:	4639      	mov	r1, r7
 8013412:	4640      	mov	r0, r8
 8013414:	4798      	blx	r3
 8013416:	2800      	cmp	r0, #0
 8013418:	f43f aedf 	beq.w	80131da <_scanf_float+0x46>
 801341c:	e6ea      	b.n	80131f4 <_scanf_float+0x60>
 801341e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013422:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013426:	463a      	mov	r2, r7
 8013428:	4640      	mov	r0, r8
 801342a:	4798      	blx	r3
 801342c:	6923      	ldr	r3, [r4, #16]
 801342e:	3b01      	subs	r3, #1
 8013430:	6123      	str	r3, [r4, #16]
 8013432:	e6ec      	b.n	801320e <_scanf_float+0x7a>
 8013434:	1e6b      	subs	r3, r5, #1
 8013436:	2b06      	cmp	r3, #6
 8013438:	d825      	bhi.n	8013486 <_scanf_float+0x2f2>
 801343a:	2d02      	cmp	r5, #2
 801343c:	d836      	bhi.n	80134ac <_scanf_float+0x318>
 801343e:	455e      	cmp	r6, fp
 8013440:	f67f aee8 	bls.w	8013214 <_scanf_float+0x80>
 8013444:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013448:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801344c:	463a      	mov	r2, r7
 801344e:	4640      	mov	r0, r8
 8013450:	4798      	blx	r3
 8013452:	6923      	ldr	r3, [r4, #16]
 8013454:	3b01      	subs	r3, #1
 8013456:	6123      	str	r3, [r4, #16]
 8013458:	e7f1      	b.n	801343e <_scanf_float+0x2aa>
 801345a:	9802      	ldr	r0, [sp, #8]
 801345c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013460:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8013464:	9002      	str	r0, [sp, #8]
 8013466:	463a      	mov	r2, r7
 8013468:	4640      	mov	r0, r8
 801346a:	4798      	blx	r3
 801346c:	6923      	ldr	r3, [r4, #16]
 801346e:	3b01      	subs	r3, #1
 8013470:	6123      	str	r3, [r4, #16]
 8013472:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013476:	fa5f fa8a 	uxtb.w	sl, sl
 801347a:	f1ba 0f02 	cmp.w	sl, #2
 801347e:	d1ec      	bne.n	801345a <_scanf_float+0x2c6>
 8013480:	3d03      	subs	r5, #3
 8013482:	b2ed      	uxtb	r5, r5
 8013484:	1b76      	subs	r6, r6, r5
 8013486:	6823      	ldr	r3, [r4, #0]
 8013488:	05da      	lsls	r2, r3, #23
 801348a:	d52f      	bpl.n	80134ec <_scanf_float+0x358>
 801348c:	055b      	lsls	r3, r3, #21
 801348e:	d510      	bpl.n	80134b2 <_scanf_float+0x31e>
 8013490:	455e      	cmp	r6, fp
 8013492:	f67f aebf 	bls.w	8013214 <_scanf_float+0x80>
 8013496:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801349a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801349e:	463a      	mov	r2, r7
 80134a0:	4640      	mov	r0, r8
 80134a2:	4798      	blx	r3
 80134a4:	6923      	ldr	r3, [r4, #16]
 80134a6:	3b01      	subs	r3, #1
 80134a8:	6123      	str	r3, [r4, #16]
 80134aa:	e7f1      	b.n	8013490 <_scanf_float+0x2fc>
 80134ac:	46aa      	mov	sl, r5
 80134ae:	9602      	str	r6, [sp, #8]
 80134b0:	e7df      	b.n	8013472 <_scanf_float+0x2de>
 80134b2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80134b6:	6923      	ldr	r3, [r4, #16]
 80134b8:	2965      	cmp	r1, #101	; 0x65
 80134ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80134be:	f106 35ff 	add.w	r5, r6, #4294967295
 80134c2:	6123      	str	r3, [r4, #16]
 80134c4:	d00c      	beq.n	80134e0 <_scanf_float+0x34c>
 80134c6:	2945      	cmp	r1, #69	; 0x45
 80134c8:	d00a      	beq.n	80134e0 <_scanf_float+0x34c>
 80134ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80134ce:	463a      	mov	r2, r7
 80134d0:	4640      	mov	r0, r8
 80134d2:	4798      	blx	r3
 80134d4:	6923      	ldr	r3, [r4, #16]
 80134d6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80134da:	3b01      	subs	r3, #1
 80134dc:	1eb5      	subs	r5, r6, #2
 80134de:	6123      	str	r3, [r4, #16]
 80134e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80134e4:	463a      	mov	r2, r7
 80134e6:	4640      	mov	r0, r8
 80134e8:	4798      	blx	r3
 80134ea:	462e      	mov	r6, r5
 80134ec:	6825      	ldr	r5, [r4, #0]
 80134ee:	f015 0510 	ands.w	r5, r5, #16
 80134f2:	d158      	bne.n	80135a6 <_scanf_float+0x412>
 80134f4:	7035      	strb	r5, [r6, #0]
 80134f6:	6823      	ldr	r3, [r4, #0]
 80134f8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80134fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013500:	d11c      	bne.n	801353c <_scanf_float+0x3a8>
 8013502:	9b01      	ldr	r3, [sp, #4]
 8013504:	454b      	cmp	r3, r9
 8013506:	eba3 0209 	sub.w	r2, r3, r9
 801350a:	d124      	bne.n	8013556 <_scanf_float+0x3c2>
 801350c:	2200      	movs	r2, #0
 801350e:	4659      	mov	r1, fp
 8013510:	4640      	mov	r0, r8
 8013512:	f000 ffdb 	bl	80144cc <_strtod_r>
 8013516:	9b03      	ldr	r3, [sp, #12]
 8013518:	6821      	ldr	r1, [r4, #0]
 801351a:	681b      	ldr	r3, [r3, #0]
 801351c:	f011 0f02 	tst.w	r1, #2
 8013520:	ec57 6b10 	vmov	r6, r7, d0
 8013524:	f103 0204 	add.w	r2, r3, #4
 8013528:	d020      	beq.n	801356c <_scanf_float+0x3d8>
 801352a:	9903      	ldr	r1, [sp, #12]
 801352c:	600a      	str	r2, [r1, #0]
 801352e:	681b      	ldr	r3, [r3, #0]
 8013530:	e9c3 6700 	strd	r6, r7, [r3]
 8013534:	68e3      	ldr	r3, [r4, #12]
 8013536:	3301      	adds	r3, #1
 8013538:	60e3      	str	r3, [r4, #12]
 801353a:	e66c      	b.n	8013216 <_scanf_float+0x82>
 801353c:	9b04      	ldr	r3, [sp, #16]
 801353e:	2b00      	cmp	r3, #0
 8013540:	d0e4      	beq.n	801350c <_scanf_float+0x378>
 8013542:	9905      	ldr	r1, [sp, #20]
 8013544:	230a      	movs	r3, #10
 8013546:	462a      	mov	r2, r5
 8013548:	3101      	adds	r1, #1
 801354a:	4640      	mov	r0, r8
 801354c:	f001 f848 	bl	80145e0 <_strtol_r>
 8013550:	9b04      	ldr	r3, [sp, #16]
 8013552:	9e05      	ldr	r6, [sp, #20]
 8013554:	1ac2      	subs	r2, r0, r3
 8013556:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801355a:	429e      	cmp	r6, r3
 801355c:	bf28      	it	cs
 801355e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8013562:	4912      	ldr	r1, [pc, #72]	; (80135ac <_scanf_float+0x418>)
 8013564:	4630      	mov	r0, r6
 8013566:	f000 f90d 	bl	8013784 <siprintf>
 801356a:	e7cf      	b.n	801350c <_scanf_float+0x378>
 801356c:	f011 0f04 	tst.w	r1, #4
 8013570:	9903      	ldr	r1, [sp, #12]
 8013572:	600a      	str	r2, [r1, #0]
 8013574:	d1db      	bne.n	801352e <_scanf_float+0x39a>
 8013576:	f8d3 8000 	ldr.w	r8, [r3]
 801357a:	ee10 2a10 	vmov	r2, s0
 801357e:	ee10 0a10 	vmov	r0, s0
 8013582:	463b      	mov	r3, r7
 8013584:	4639      	mov	r1, r7
 8013586:	f7ed fae1 	bl	8000b4c <__aeabi_dcmpun>
 801358a:	b128      	cbz	r0, 8013598 <_scanf_float+0x404>
 801358c:	4808      	ldr	r0, [pc, #32]	; (80135b0 <_scanf_float+0x41c>)
 801358e:	f000 f8af 	bl	80136f0 <nanf>
 8013592:	ed88 0a00 	vstr	s0, [r8]
 8013596:	e7cd      	b.n	8013534 <_scanf_float+0x3a0>
 8013598:	4630      	mov	r0, r6
 801359a:	4639      	mov	r1, r7
 801359c:	f7ed fb34 	bl	8000c08 <__aeabi_d2f>
 80135a0:	f8c8 0000 	str.w	r0, [r8]
 80135a4:	e7c6      	b.n	8013534 <_scanf_float+0x3a0>
 80135a6:	2500      	movs	r5, #0
 80135a8:	e635      	b.n	8013216 <_scanf_float+0x82>
 80135aa:	bf00      	nop
 80135ac:	08017f1c 	.word	0x08017f1c
 80135b0:	08018238 	.word	0x08018238

080135b4 <iprintf>:
 80135b4:	b40f      	push	{r0, r1, r2, r3}
 80135b6:	4b0a      	ldr	r3, [pc, #40]	; (80135e0 <iprintf+0x2c>)
 80135b8:	b513      	push	{r0, r1, r4, lr}
 80135ba:	681c      	ldr	r4, [r3, #0]
 80135bc:	b124      	cbz	r4, 80135c8 <iprintf+0x14>
 80135be:	69a3      	ldr	r3, [r4, #24]
 80135c0:	b913      	cbnz	r3, 80135c8 <iprintf+0x14>
 80135c2:	4620      	mov	r0, r4
 80135c4:	f7fe ffee 	bl	80125a4 <__sinit>
 80135c8:	ab05      	add	r3, sp, #20
 80135ca:	9a04      	ldr	r2, [sp, #16]
 80135cc:	68a1      	ldr	r1, [r4, #8]
 80135ce:	9301      	str	r3, [sp, #4]
 80135d0:	4620      	mov	r0, r4
 80135d2:	f003 fabf 	bl	8016b54 <_vfiprintf_r>
 80135d6:	b002      	add	sp, #8
 80135d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80135dc:	b004      	add	sp, #16
 80135de:	4770      	bx	lr
 80135e0:	20000080 	.word	0x20000080

080135e4 <_puts_r>:
 80135e4:	b570      	push	{r4, r5, r6, lr}
 80135e6:	460e      	mov	r6, r1
 80135e8:	4605      	mov	r5, r0
 80135ea:	b118      	cbz	r0, 80135f4 <_puts_r+0x10>
 80135ec:	6983      	ldr	r3, [r0, #24]
 80135ee:	b90b      	cbnz	r3, 80135f4 <_puts_r+0x10>
 80135f0:	f7fe ffd8 	bl	80125a4 <__sinit>
 80135f4:	69ab      	ldr	r3, [r5, #24]
 80135f6:	68ac      	ldr	r4, [r5, #8]
 80135f8:	b913      	cbnz	r3, 8013600 <_puts_r+0x1c>
 80135fa:	4628      	mov	r0, r5
 80135fc:	f7fe ffd2 	bl	80125a4 <__sinit>
 8013600:	4b2c      	ldr	r3, [pc, #176]	; (80136b4 <_puts_r+0xd0>)
 8013602:	429c      	cmp	r4, r3
 8013604:	d120      	bne.n	8013648 <_puts_r+0x64>
 8013606:	686c      	ldr	r4, [r5, #4]
 8013608:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801360a:	07db      	lsls	r3, r3, #31
 801360c:	d405      	bmi.n	801361a <_puts_r+0x36>
 801360e:	89a3      	ldrh	r3, [r4, #12]
 8013610:	0598      	lsls	r0, r3, #22
 8013612:	d402      	bmi.n	801361a <_puts_r+0x36>
 8013614:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013616:	f7ff f888 	bl	801272a <__retarget_lock_acquire_recursive>
 801361a:	89a3      	ldrh	r3, [r4, #12]
 801361c:	0719      	lsls	r1, r3, #28
 801361e:	d51d      	bpl.n	801365c <_puts_r+0x78>
 8013620:	6923      	ldr	r3, [r4, #16]
 8013622:	b1db      	cbz	r3, 801365c <_puts_r+0x78>
 8013624:	3e01      	subs	r6, #1
 8013626:	68a3      	ldr	r3, [r4, #8]
 8013628:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801362c:	3b01      	subs	r3, #1
 801362e:	60a3      	str	r3, [r4, #8]
 8013630:	bb39      	cbnz	r1, 8013682 <_puts_r+0x9e>
 8013632:	2b00      	cmp	r3, #0
 8013634:	da38      	bge.n	80136a8 <_puts_r+0xc4>
 8013636:	4622      	mov	r2, r4
 8013638:	210a      	movs	r1, #10
 801363a:	4628      	mov	r0, r5
 801363c:	f001 f816 	bl	801466c <__swbuf_r>
 8013640:	3001      	adds	r0, #1
 8013642:	d011      	beq.n	8013668 <_puts_r+0x84>
 8013644:	250a      	movs	r5, #10
 8013646:	e011      	b.n	801366c <_puts_r+0x88>
 8013648:	4b1b      	ldr	r3, [pc, #108]	; (80136b8 <_puts_r+0xd4>)
 801364a:	429c      	cmp	r4, r3
 801364c:	d101      	bne.n	8013652 <_puts_r+0x6e>
 801364e:	68ac      	ldr	r4, [r5, #8]
 8013650:	e7da      	b.n	8013608 <_puts_r+0x24>
 8013652:	4b1a      	ldr	r3, [pc, #104]	; (80136bc <_puts_r+0xd8>)
 8013654:	429c      	cmp	r4, r3
 8013656:	bf08      	it	eq
 8013658:	68ec      	ldreq	r4, [r5, #12]
 801365a:	e7d5      	b.n	8013608 <_puts_r+0x24>
 801365c:	4621      	mov	r1, r4
 801365e:	4628      	mov	r0, r5
 8013660:	f001 f868 	bl	8014734 <__swsetup_r>
 8013664:	2800      	cmp	r0, #0
 8013666:	d0dd      	beq.n	8013624 <_puts_r+0x40>
 8013668:	f04f 35ff 	mov.w	r5, #4294967295
 801366c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801366e:	07da      	lsls	r2, r3, #31
 8013670:	d405      	bmi.n	801367e <_puts_r+0x9a>
 8013672:	89a3      	ldrh	r3, [r4, #12]
 8013674:	059b      	lsls	r3, r3, #22
 8013676:	d402      	bmi.n	801367e <_puts_r+0x9a>
 8013678:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801367a:	f7ff f857 	bl	801272c <__retarget_lock_release_recursive>
 801367e:	4628      	mov	r0, r5
 8013680:	bd70      	pop	{r4, r5, r6, pc}
 8013682:	2b00      	cmp	r3, #0
 8013684:	da04      	bge.n	8013690 <_puts_r+0xac>
 8013686:	69a2      	ldr	r2, [r4, #24]
 8013688:	429a      	cmp	r2, r3
 801368a:	dc06      	bgt.n	801369a <_puts_r+0xb6>
 801368c:	290a      	cmp	r1, #10
 801368e:	d004      	beq.n	801369a <_puts_r+0xb6>
 8013690:	6823      	ldr	r3, [r4, #0]
 8013692:	1c5a      	adds	r2, r3, #1
 8013694:	6022      	str	r2, [r4, #0]
 8013696:	7019      	strb	r1, [r3, #0]
 8013698:	e7c5      	b.n	8013626 <_puts_r+0x42>
 801369a:	4622      	mov	r2, r4
 801369c:	4628      	mov	r0, r5
 801369e:	f000 ffe5 	bl	801466c <__swbuf_r>
 80136a2:	3001      	adds	r0, #1
 80136a4:	d1bf      	bne.n	8013626 <_puts_r+0x42>
 80136a6:	e7df      	b.n	8013668 <_puts_r+0x84>
 80136a8:	6823      	ldr	r3, [r4, #0]
 80136aa:	250a      	movs	r5, #10
 80136ac:	1c5a      	adds	r2, r3, #1
 80136ae:	6022      	str	r2, [r4, #0]
 80136b0:	701d      	strb	r5, [r3, #0]
 80136b2:	e7db      	b.n	801366c <_puts_r+0x88>
 80136b4:	08017ea4 	.word	0x08017ea4
 80136b8:	08017ec4 	.word	0x08017ec4
 80136bc:	08017e84 	.word	0x08017e84

080136c0 <puts>:
 80136c0:	4b02      	ldr	r3, [pc, #8]	; (80136cc <puts+0xc>)
 80136c2:	4601      	mov	r1, r0
 80136c4:	6818      	ldr	r0, [r3, #0]
 80136c6:	f7ff bf8d 	b.w	80135e4 <_puts_r>
 80136ca:	bf00      	nop
 80136cc:	20000080 	.word	0x20000080

080136d0 <_sbrk_r>:
 80136d0:	b538      	push	{r3, r4, r5, lr}
 80136d2:	4d06      	ldr	r5, [pc, #24]	; (80136ec <_sbrk_r+0x1c>)
 80136d4:	2300      	movs	r3, #0
 80136d6:	4604      	mov	r4, r0
 80136d8:	4608      	mov	r0, r1
 80136da:	602b      	str	r3, [r5, #0]
 80136dc:	f003 fc5c 	bl	8016f98 <_sbrk>
 80136e0:	1c43      	adds	r3, r0, #1
 80136e2:	d102      	bne.n	80136ea <_sbrk_r+0x1a>
 80136e4:	682b      	ldr	r3, [r5, #0]
 80136e6:	b103      	cbz	r3, 80136ea <_sbrk_r+0x1a>
 80136e8:	6023      	str	r3, [r4, #0]
 80136ea:	bd38      	pop	{r3, r4, r5, pc}
 80136ec:	200068f8 	.word	0x200068f8

080136f0 <nanf>:
 80136f0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80136f8 <nanf+0x8>
 80136f4:	4770      	bx	lr
 80136f6:	bf00      	nop
 80136f8:	7fc00000 	.word	0x7fc00000

080136fc <_raise_r>:
 80136fc:	291f      	cmp	r1, #31
 80136fe:	b538      	push	{r3, r4, r5, lr}
 8013700:	4604      	mov	r4, r0
 8013702:	460d      	mov	r5, r1
 8013704:	d904      	bls.n	8013710 <_raise_r+0x14>
 8013706:	2316      	movs	r3, #22
 8013708:	6003      	str	r3, [r0, #0]
 801370a:	f04f 30ff 	mov.w	r0, #4294967295
 801370e:	bd38      	pop	{r3, r4, r5, pc}
 8013710:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8013712:	b112      	cbz	r2, 801371a <_raise_r+0x1e>
 8013714:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013718:	b94b      	cbnz	r3, 801372e <_raise_r+0x32>
 801371a:	4620      	mov	r0, r4
 801371c:	f000 f830 	bl	8013780 <_getpid_r>
 8013720:	462a      	mov	r2, r5
 8013722:	4601      	mov	r1, r0
 8013724:	4620      	mov	r0, r4
 8013726:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801372a:	f000 b817 	b.w	801375c <_kill_r>
 801372e:	2b01      	cmp	r3, #1
 8013730:	d00a      	beq.n	8013748 <_raise_r+0x4c>
 8013732:	1c59      	adds	r1, r3, #1
 8013734:	d103      	bne.n	801373e <_raise_r+0x42>
 8013736:	2316      	movs	r3, #22
 8013738:	6003      	str	r3, [r0, #0]
 801373a:	2001      	movs	r0, #1
 801373c:	e7e7      	b.n	801370e <_raise_r+0x12>
 801373e:	2400      	movs	r4, #0
 8013740:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013744:	4628      	mov	r0, r5
 8013746:	4798      	blx	r3
 8013748:	2000      	movs	r0, #0
 801374a:	e7e0      	b.n	801370e <_raise_r+0x12>

0801374c <raise>:
 801374c:	4b02      	ldr	r3, [pc, #8]	; (8013758 <raise+0xc>)
 801374e:	4601      	mov	r1, r0
 8013750:	6818      	ldr	r0, [r3, #0]
 8013752:	f7ff bfd3 	b.w	80136fc <_raise_r>
 8013756:	bf00      	nop
 8013758:	20000080 	.word	0x20000080

0801375c <_kill_r>:
 801375c:	b538      	push	{r3, r4, r5, lr}
 801375e:	4d07      	ldr	r5, [pc, #28]	; (801377c <_kill_r+0x20>)
 8013760:	2300      	movs	r3, #0
 8013762:	4604      	mov	r4, r0
 8013764:	4608      	mov	r0, r1
 8013766:	4611      	mov	r1, r2
 8013768:	602b      	str	r3, [r5, #0]
 801376a:	f003 fbfd 	bl	8016f68 <_kill>
 801376e:	1c43      	adds	r3, r0, #1
 8013770:	d102      	bne.n	8013778 <_kill_r+0x1c>
 8013772:	682b      	ldr	r3, [r5, #0]
 8013774:	b103      	cbz	r3, 8013778 <_kill_r+0x1c>
 8013776:	6023      	str	r3, [r4, #0]
 8013778:	bd38      	pop	{r3, r4, r5, pc}
 801377a:	bf00      	nop
 801377c:	200068f8 	.word	0x200068f8

08013780 <_getpid_r>:
 8013780:	f003 bbe2 	b.w	8016f48 <_getpid>

08013784 <siprintf>:
 8013784:	b40e      	push	{r1, r2, r3}
 8013786:	b500      	push	{lr}
 8013788:	b09c      	sub	sp, #112	; 0x70
 801378a:	ab1d      	add	r3, sp, #116	; 0x74
 801378c:	9002      	str	r0, [sp, #8]
 801378e:	9006      	str	r0, [sp, #24]
 8013790:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8013794:	4809      	ldr	r0, [pc, #36]	; (80137bc <siprintf+0x38>)
 8013796:	9107      	str	r1, [sp, #28]
 8013798:	9104      	str	r1, [sp, #16]
 801379a:	4909      	ldr	r1, [pc, #36]	; (80137c0 <siprintf+0x3c>)
 801379c:	f853 2b04 	ldr.w	r2, [r3], #4
 80137a0:	9105      	str	r1, [sp, #20]
 80137a2:	6800      	ldr	r0, [r0, #0]
 80137a4:	9301      	str	r3, [sp, #4]
 80137a6:	a902      	add	r1, sp, #8
 80137a8:	f003 f8aa 	bl	8016900 <_svfiprintf_r>
 80137ac:	9b02      	ldr	r3, [sp, #8]
 80137ae:	2200      	movs	r2, #0
 80137b0:	701a      	strb	r2, [r3, #0]
 80137b2:	b01c      	add	sp, #112	; 0x70
 80137b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80137b8:	b003      	add	sp, #12
 80137ba:	4770      	bx	lr
 80137bc:	20000080 	.word	0x20000080
 80137c0:	ffff0208 	.word	0xffff0208

080137c4 <__sread>:
 80137c4:	b510      	push	{r4, lr}
 80137c6:	460c      	mov	r4, r1
 80137c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80137cc:	f003 faf2 	bl	8016db4 <_read_r>
 80137d0:	2800      	cmp	r0, #0
 80137d2:	bfab      	itete	ge
 80137d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80137d6:	89a3      	ldrhlt	r3, [r4, #12]
 80137d8:	181b      	addge	r3, r3, r0
 80137da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80137de:	bfac      	ite	ge
 80137e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80137e2:	81a3      	strhlt	r3, [r4, #12]
 80137e4:	bd10      	pop	{r4, pc}

080137e6 <__swrite>:
 80137e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137ea:	461f      	mov	r7, r3
 80137ec:	898b      	ldrh	r3, [r1, #12]
 80137ee:	05db      	lsls	r3, r3, #23
 80137f0:	4605      	mov	r5, r0
 80137f2:	460c      	mov	r4, r1
 80137f4:	4616      	mov	r6, r2
 80137f6:	d505      	bpl.n	8013804 <__swrite+0x1e>
 80137f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80137fc:	2302      	movs	r3, #2
 80137fe:	2200      	movs	r2, #0
 8013800:	f002 fac4 	bl	8015d8c <_lseek_r>
 8013804:	89a3      	ldrh	r3, [r4, #12]
 8013806:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801380a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801380e:	81a3      	strh	r3, [r4, #12]
 8013810:	4632      	mov	r2, r6
 8013812:	463b      	mov	r3, r7
 8013814:	4628      	mov	r0, r5
 8013816:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801381a:	f000 bf79 	b.w	8014710 <_write_r>

0801381e <__sseek>:
 801381e:	b510      	push	{r4, lr}
 8013820:	460c      	mov	r4, r1
 8013822:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013826:	f002 fab1 	bl	8015d8c <_lseek_r>
 801382a:	1c43      	adds	r3, r0, #1
 801382c:	89a3      	ldrh	r3, [r4, #12]
 801382e:	bf15      	itete	ne
 8013830:	6560      	strne	r0, [r4, #84]	; 0x54
 8013832:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013836:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801383a:	81a3      	strheq	r3, [r4, #12]
 801383c:	bf18      	it	ne
 801383e:	81a3      	strhne	r3, [r4, #12]
 8013840:	bd10      	pop	{r4, pc}

08013842 <__sclose>:
 8013842:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013846:	f000 bfe3 	b.w	8014810 <_close_r>

0801384a <strcpy>:
 801384a:	4603      	mov	r3, r0
 801384c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013850:	f803 2b01 	strb.w	r2, [r3], #1
 8013854:	2a00      	cmp	r2, #0
 8013856:	d1f9      	bne.n	801384c <strcpy+0x2>
 8013858:	4770      	bx	lr

0801385a <strncmp>:
 801385a:	b510      	push	{r4, lr}
 801385c:	b16a      	cbz	r2, 801387a <strncmp+0x20>
 801385e:	3901      	subs	r1, #1
 8013860:	1884      	adds	r4, r0, r2
 8013862:	f810 3b01 	ldrb.w	r3, [r0], #1
 8013866:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801386a:	4293      	cmp	r3, r2
 801386c:	d103      	bne.n	8013876 <strncmp+0x1c>
 801386e:	42a0      	cmp	r0, r4
 8013870:	d001      	beq.n	8013876 <strncmp+0x1c>
 8013872:	2b00      	cmp	r3, #0
 8013874:	d1f5      	bne.n	8013862 <strncmp+0x8>
 8013876:	1a98      	subs	r0, r3, r2
 8013878:	bd10      	pop	{r4, pc}
 801387a:	4610      	mov	r0, r2
 801387c:	e7fc      	b.n	8013878 <strncmp+0x1e>

0801387e <sulp>:
 801387e:	b570      	push	{r4, r5, r6, lr}
 8013880:	4604      	mov	r4, r0
 8013882:	460d      	mov	r5, r1
 8013884:	ec45 4b10 	vmov	d0, r4, r5
 8013888:	4616      	mov	r6, r2
 801388a:	f002 fe7f 	bl	801658c <__ulp>
 801388e:	ec51 0b10 	vmov	r0, r1, d0
 8013892:	b17e      	cbz	r6, 80138b4 <sulp+0x36>
 8013894:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013898:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801389c:	2b00      	cmp	r3, #0
 801389e:	dd09      	ble.n	80138b4 <sulp+0x36>
 80138a0:	051b      	lsls	r3, r3, #20
 80138a2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80138a6:	2400      	movs	r4, #0
 80138a8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80138ac:	4622      	mov	r2, r4
 80138ae:	462b      	mov	r3, r5
 80138b0:	f7ec feb2 	bl	8000618 <__aeabi_dmul>
 80138b4:	bd70      	pop	{r4, r5, r6, pc}
	...

080138b8 <_strtod_l>:
 80138b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138bc:	b0a3      	sub	sp, #140	; 0x8c
 80138be:	461f      	mov	r7, r3
 80138c0:	2300      	movs	r3, #0
 80138c2:	931e      	str	r3, [sp, #120]	; 0x78
 80138c4:	4ba4      	ldr	r3, [pc, #656]	; (8013b58 <_strtod_l+0x2a0>)
 80138c6:	9219      	str	r2, [sp, #100]	; 0x64
 80138c8:	681b      	ldr	r3, [r3, #0]
 80138ca:	9307      	str	r3, [sp, #28]
 80138cc:	4604      	mov	r4, r0
 80138ce:	4618      	mov	r0, r3
 80138d0:	4688      	mov	r8, r1
 80138d2:	f7ec fc8d 	bl	80001f0 <strlen>
 80138d6:	f04f 0a00 	mov.w	sl, #0
 80138da:	4605      	mov	r5, r0
 80138dc:	f04f 0b00 	mov.w	fp, #0
 80138e0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80138e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80138e6:	781a      	ldrb	r2, [r3, #0]
 80138e8:	2a2b      	cmp	r2, #43	; 0x2b
 80138ea:	d04c      	beq.n	8013986 <_strtod_l+0xce>
 80138ec:	d839      	bhi.n	8013962 <_strtod_l+0xaa>
 80138ee:	2a0d      	cmp	r2, #13
 80138f0:	d832      	bhi.n	8013958 <_strtod_l+0xa0>
 80138f2:	2a08      	cmp	r2, #8
 80138f4:	d832      	bhi.n	801395c <_strtod_l+0xa4>
 80138f6:	2a00      	cmp	r2, #0
 80138f8:	d03c      	beq.n	8013974 <_strtod_l+0xbc>
 80138fa:	2300      	movs	r3, #0
 80138fc:	930e      	str	r3, [sp, #56]	; 0x38
 80138fe:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8013900:	7833      	ldrb	r3, [r6, #0]
 8013902:	2b30      	cmp	r3, #48	; 0x30
 8013904:	f040 80b4 	bne.w	8013a70 <_strtod_l+0x1b8>
 8013908:	7873      	ldrb	r3, [r6, #1]
 801390a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801390e:	2b58      	cmp	r3, #88	; 0x58
 8013910:	d16c      	bne.n	80139ec <_strtod_l+0x134>
 8013912:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013914:	9301      	str	r3, [sp, #4]
 8013916:	ab1e      	add	r3, sp, #120	; 0x78
 8013918:	9702      	str	r7, [sp, #8]
 801391a:	9300      	str	r3, [sp, #0]
 801391c:	4a8f      	ldr	r2, [pc, #572]	; (8013b5c <_strtod_l+0x2a4>)
 801391e:	ab1f      	add	r3, sp, #124	; 0x7c
 8013920:	a91d      	add	r1, sp, #116	; 0x74
 8013922:	4620      	mov	r0, r4
 8013924:	f001 ff26 	bl	8015774 <__gethex>
 8013928:	f010 0707 	ands.w	r7, r0, #7
 801392c:	4605      	mov	r5, r0
 801392e:	d005      	beq.n	801393c <_strtod_l+0x84>
 8013930:	2f06      	cmp	r7, #6
 8013932:	d12a      	bne.n	801398a <_strtod_l+0xd2>
 8013934:	3601      	adds	r6, #1
 8013936:	2300      	movs	r3, #0
 8013938:	961d      	str	r6, [sp, #116]	; 0x74
 801393a:	930e      	str	r3, [sp, #56]	; 0x38
 801393c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801393e:	2b00      	cmp	r3, #0
 8013940:	f040 8596 	bne.w	8014470 <_strtod_l+0xbb8>
 8013944:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013946:	b1db      	cbz	r3, 8013980 <_strtod_l+0xc8>
 8013948:	4652      	mov	r2, sl
 801394a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801394e:	ec43 2b10 	vmov	d0, r2, r3
 8013952:	b023      	add	sp, #140	; 0x8c
 8013954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013958:	2a20      	cmp	r2, #32
 801395a:	d1ce      	bne.n	80138fa <_strtod_l+0x42>
 801395c:	3301      	adds	r3, #1
 801395e:	931d      	str	r3, [sp, #116]	; 0x74
 8013960:	e7c0      	b.n	80138e4 <_strtod_l+0x2c>
 8013962:	2a2d      	cmp	r2, #45	; 0x2d
 8013964:	d1c9      	bne.n	80138fa <_strtod_l+0x42>
 8013966:	2201      	movs	r2, #1
 8013968:	920e      	str	r2, [sp, #56]	; 0x38
 801396a:	1c5a      	adds	r2, r3, #1
 801396c:	921d      	str	r2, [sp, #116]	; 0x74
 801396e:	785b      	ldrb	r3, [r3, #1]
 8013970:	2b00      	cmp	r3, #0
 8013972:	d1c4      	bne.n	80138fe <_strtod_l+0x46>
 8013974:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8013976:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801397a:	2b00      	cmp	r3, #0
 801397c:	f040 8576 	bne.w	801446c <_strtod_l+0xbb4>
 8013980:	4652      	mov	r2, sl
 8013982:	465b      	mov	r3, fp
 8013984:	e7e3      	b.n	801394e <_strtod_l+0x96>
 8013986:	2200      	movs	r2, #0
 8013988:	e7ee      	b.n	8013968 <_strtod_l+0xb0>
 801398a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801398c:	b13a      	cbz	r2, 801399e <_strtod_l+0xe6>
 801398e:	2135      	movs	r1, #53	; 0x35
 8013990:	a820      	add	r0, sp, #128	; 0x80
 8013992:	f002 ff06 	bl	80167a2 <__copybits>
 8013996:	991e      	ldr	r1, [sp, #120]	; 0x78
 8013998:	4620      	mov	r0, r4
 801399a:	f002 facb 	bl	8015f34 <_Bfree>
 801399e:	3f01      	subs	r7, #1
 80139a0:	2f05      	cmp	r7, #5
 80139a2:	d807      	bhi.n	80139b4 <_strtod_l+0xfc>
 80139a4:	e8df f007 	tbb	[pc, r7]
 80139a8:	1d180b0e 	.word	0x1d180b0e
 80139ac:	030e      	.short	0x030e
 80139ae:	f04f 0b00 	mov.w	fp, #0
 80139b2:	46da      	mov	sl, fp
 80139b4:	0728      	lsls	r0, r5, #28
 80139b6:	d5c1      	bpl.n	801393c <_strtod_l+0x84>
 80139b8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80139bc:	e7be      	b.n	801393c <_strtod_l+0x84>
 80139be:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80139c2:	e7f7      	b.n	80139b4 <_strtod_l+0xfc>
 80139c4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 80139c8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80139ca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80139ce:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80139d2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80139d6:	e7ed      	b.n	80139b4 <_strtod_l+0xfc>
 80139d8:	f8df b184 	ldr.w	fp, [pc, #388]	; 8013b60 <_strtod_l+0x2a8>
 80139dc:	f04f 0a00 	mov.w	sl, #0
 80139e0:	e7e8      	b.n	80139b4 <_strtod_l+0xfc>
 80139e2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80139e6:	f04f 3aff 	mov.w	sl, #4294967295
 80139ea:	e7e3      	b.n	80139b4 <_strtod_l+0xfc>
 80139ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80139ee:	1c5a      	adds	r2, r3, #1
 80139f0:	921d      	str	r2, [sp, #116]	; 0x74
 80139f2:	785b      	ldrb	r3, [r3, #1]
 80139f4:	2b30      	cmp	r3, #48	; 0x30
 80139f6:	d0f9      	beq.n	80139ec <_strtod_l+0x134>
 80139f8:	2b00      	cmp	r3, #0
 80139fa:	d09f      	beq.n	801393c <_strtod_l+0x84>
 80139fc:	2301      	movs	r3, #1
 80139fe:	f04f 0900 	mov.w	r9, #0
 8013a02:	9304      	str	r3, [sp, #16]
 8013a04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013a06:	930a      	str	r3, [sp, #40]	; 0x28
 8013a08:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8013a0c:	464f      	mov	r7, r9
 8013a0e:	220a      	movs	r2, #10
 8013a10:	981d      	ldr	r0, [sp, #116]	; 0x74
 8013a12:	7806      	ldrb	r6, [r0, #0]
 8013a14:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8013a18:	b2d9      	uxtb	r1, r3
 8013a1a:	2909      	cmp	r1, #9
 8013a1c:	d92a      	bls.n	8013a74 <_strtod_l+0x1bc>
 8013a1e:	9907      	ldr	r1, [sp, #28]
 8013a20:	462a      	mov	r2, r5
 8013a22:	f7ff ff1a 	bl	801385a <strncmp>
 8013a26:	b398      	cbz	r0, 8013a90 <_strtod_l+0x1d8>
 8013a28:	2000      	movs	r0, #0
 8013a2a:	4633      	mov	r3, r6
 8013a2c:	463d      	mov	r5, r7
 8013a2e:	9007      	str	r0, [sp, #28]
 8013a30:	4602      	mov	r2, r0
 8013a32:	2b65      	cmp	r3, #101	; 0x65
 8013a34:	d001      	beq.n	8013a3a <_strtod_l+0x182>
 8013a36:	2b45      	cmp	r3, #69	; 0x45
 8013a38:	d118      	bne.n	8013a6c <_strtod_l+0x1b4>
 8013a3a:	b91d      	cbnz	r5, 8013a44 <_strtod_l+0x18c>
 8013a3c:	9b04      	ldr	r3, [sp, #16]
 8013a3e:	4303      	orrs	r3, r0
 8013a40:	d098      	beq.n	8013974 <_strtod_l+0xbc>
 8013a42:	2500      	movs	r5, #0
 8013a44:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8013a48:	f108 0301 	add.w	r3, r8, #1
 8013a4c:	931d      	str	r3, [sp, #116]	; 0x74
 8013a4e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8013a52:	2b2b      	cmp	r3, #43	; 0x2b
 8013a54:	d075      	beq.n	8013b42 <_strtod_l+0x28a>
 8013a56:	2b2d      	cmp	r3, #45	; 0x2d
 8013a58:	d07b      	beq.n	8013b52 <_strtod_l+0x29a>
 8013a5a:	f04f 0c00 	mov.w	ip, #0
 8013a5e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8013a62:	2909      	cmp	r1, #9
 8013a64:	f240 8082 	bls.w	8013b6c <_strtod_l+0x2b4>
 8013a68:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8013a6c:	2600      	movs	r6, #0
 8013a6e:	e09d      	b.n	8013bac <_strtod_l+0x2f4>
 8013a70:	2300      	movs	r3, #0
 8013a72:	e7c4      	b.n	80139fe <_strtod_l+0x146>
 8013a74:	2f08      	cmp	r7, #8
 8013a76:	bfd8      	it	le
 8013a78:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8013a7a:	f100 0001 	add.w	r0, r0, #1
 8013a7e:	bfda      	itte	le
 8013a80:	fb02 3301 	mlale	r3, r2, r1, r3
 8013a84:	9309      	strle	r3, [sp, #36]	; 0x24
 8013a86:	fb02 3909 	mlagt	r9, r2, r9, r3
 8013a8a:	3701      	adds	r7, #1
 8013a8c:	901d      	str	r0, [sp, #116]	; 0x74
 8013a8e:	e7bf      	b.n	8013a10 <_strtod_l+0x158>
 8013a90:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013a92:	195a      	adds	r2, r3, r5
 8013a94:	921d      	str	r2, [sp, #116]	; 0x74
 8013a96:	5d5b      	ldrb	r3, [r3, r5]
 8013a98:	2f00      	cmp	r7, #0
 8013a9a:	d037      	beq.n	8013b0c <_strtod_l+0x254>
 8013a9c:	9007      	str	r0, [sp, #28]
 8013a9e:	463d      	mov	r5, r7
 8013aa0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8013aa4:	2a09      	cmp	r2, #9
 8013aa6:	d912      	bls.n	8013ace <_strtod_l+0x216>
 8013aa8:	2201      	movs	r2, #1
 8013aaa:	e7c2      	b.n	8013a32 <_strtod_l+0x17a>
 8013aac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013aae:	1c5a      	adds	r2, r3, #1
 8013ab0:	921d      	str	r2, [sp, #116]	; 0x74
 8013ab2:	785b      	ldrb	r3, [r3, #1]
 8013ab4:	3001      	adds	r0, #1
 8013ab6:	2b30      	cmp	r3, #48	; 0x30
 8013ab8:	d0f8      	beq.n	8013aac <_strtod_l+0x1f4>
 8013aba:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8013abe:	2a08      	cmp	r2, #8
 8013ac0:	f200 84db 	bhi.w	801447a <_strtod_l+0xbc2>
 8013ac4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8013ac6:	9007      	str	r0, [sp, #28]
 8013ac8:	2000      	movs	r0, #0
 8013aca:	920a      	str	r2, [sp, #40]	; 0x28
 8013acc:	4605      	mov	r5, r0
 8013ace:	3b30      	subs	r3, #48	; 0x30
 8013ad0:	f100 0201 	add.w	r2, r0, #1
 8013ad4:	d014      	beq.n	8013b00 <_strtod_l+0x248>
 8013ad6:	9907      	ldr	r1, [sp, #28]
 8013ad8:	4411      	add	r1, r2
 8013ada:	9107      	str	r1, [sp, #28]
 8013adc:	462a      	mov	r2, r5
 8013ade:	eb00 0e05 	add.w	lr, r0, r5
 8013ae2:	210a      	movs	r1, #10
 8013ae4:	4572      	cmp	r2, lr
 8013ae6:	d113      	bne.n	8013b10 <_strtod_l+0x258>
 8013ae8:	182a      	adds	r2, r5, r0
 8013aea:	2a08      	cmp	r2, #8
 8013aec:	f105 0501 	add.w	r5, r5, #1
 8013af0:	4405      	add	r5, r0
 8013af2:	dc1c      	bgt.n	8013b2e <_strtod_l+0x276>
 8013af4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013af6:	220a      	movs	r2, #10
 8013af8:	fb02 3301 	mla	r3, r2, r1, r3
 8013afc:	9309      	str	r3, [sp, #36]	; 0x24
 8013afe:	2200      	movs	r2, #0
 8013b00:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013b02:	1c59      	adds	r1, r3, #1
 8013b04:	911d      	str	r1, [sp, #116]	; 0x74
 8013b06:	785b      	ldrb	r3, [r3, #1]
 8013b08:	4610      	mov	r0, r2
 8013b0a:	e7c9      	b.n	8013aa0 <_strtod_l+0x1e8>
 8013b0c:	4638      	mov	r0, r7
 8013b0e:	e7d2      	b.n	8013ab6 <_strtod_l+0x1fe>
 8013b10:	2a08      	cmp	r2, #8
 8013b12:	dc04      	bgt.n	8013b1e <_strtod_l+0x266>
 8013b14:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8013b16:	434e      	muls	r6, r1
 8013b18:	9609      	str	r6, [sp, #36]	; 0x24
 8013b1a:	3201      	adds	r2, #1
 8013b1c:	e7e2      	b.n	8013ae4 <_strtod_l+0x22c>
 8013b1e:	f102 0c01 	add.w	ip, r2, #1
 8013b22:	f1bc 0f10 	cmp.w	ip, #16
 8013b26:	bfd8      	it	le
 8013b28:	fb01 f909 	mulle.w	r9, r1, r9
 8013b2c:	e7f5      	b.n	8013b1a <_strtod_l+0x262>
 8013b2e:	2d10      	cmp	r5, #16
 8013b30:	bfdc      	itt	le
 8013b32:	220a      	movle	r2, #10
 8013b34:	fb02 3909 	mlale	r9, r2, r9, r3
 8013b38:	e7e1      	b.n	8013afe <_strtod_l+0x246>
 8013b3a:	2300      	movs	r3, #0
 8013b3c:	9307      	str	r3, [sp, #28]
 8013b3e:	2201      	movs	r2, #1
 8013b40:	e77c      	b.n	8013a3c <_strtod_l+0x184>
 8013b42:	f04f 0c00 	mov.w	ip, #0
 8013b46:	f108 0302 	add.w	r3, r8, #2
 8013b4a:	931d      	str	r3, [sp, #116]	; 0x74
 8013b4c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8013b50:	e785      	b.n	8013a5e <_strtod_l+0x1a6>
 8013b52:	f04f 0c01 	mov.w	ip, #1
 8013b56:	e7f6      	b.n	8013b46 <_strtod_l+0x28e>
 8013b58:	08018078 	.word	0x08018078
 8013b5c:	08017f24 	.word	0x08017f24
 8013b60:	7ff00000 	.word	0x7ff00000
 8013b64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013b66:	1c59      	adds	r1, r3, #1
 8013b68:	911d      	str	r1, [sp, #116]	; 0x74
 8013b6a:	785b      	ldrb	r3, [r3, #1]
 8013b6c:	2b30      	cmp	r3, #48	; 0x30
 8013b6e:	d0f9      	beq.n	8013b64 <_strtod_l+0x2ac>
 8013b70:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8013b74:	2908      	cmp	r1, #8
 8013b76:	f63f af79 	bhi.w	8013a6c <_strtod_l+0x1b4>
 8013b7a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8013b7e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013b80:	9308      	str	r3, [sp, #32]
 8013b82:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013b84:	1c59      	adds	r1, r3, #1
 8013b86:	911d      	str	r1, [sp, #116]	; 0x74
 8013b88:	785b      	ldrb	r3, [r3, #1]
 8013b8a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8013b8e:	2e09      	cmp	r6, #9
 8013b90:	d937      	bls.n	8013c02 <_strtod_l+0x34a>
 8013b92:	9e08      	ldr	r6, [sp, #32]
 8013b94:	1b89      	subs	r1, r1, r6
 8013b96:	2908      	cmp	r1, #8
 8013b98:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8013b9c:	dc02      	bgt.n	8013ba4 <_strtod_l+0x2ec>
 8013b9e:	4576      	cmp	r6, lr
 8013ba0:	bfa8      	it	ge
 8013ba2:	4676      	movge	r6, lr
 8013ba4:	f1bc 0f00 	cmp.w	ip, #0
 8013ba8:	d000      	beq.n	8013bac <_strtod_l+0x2f4>
 8013baa:	4276      	negs	r6, r6
 8013bac:	2d00      	cmp	r5, #0
 8013bae:	d14f      	bne.n	8013c50 <_strtod_l+0x398>
 8013bb0:	9904      	ldr	r1, [sp, #16]
 8013bb2:	4301      	orrs	r1, r0
 8013bb4:	f47f aec2 	bne.w	801393c <_strtod_l+0x84>
 8013bb8:	2a00      	cmp	r2, #0
 8013bba:	f47f aedb 	bne.w	8013974 <_strtod_l+0xbc>
 8013bbe:	2b69      	cmp	r3, #105	; 0x69
 8013bc0:	d027      	beq.n	8013c12 <_strtod_l+0x35a>
 8013bc2:	dc24      	bgt.n	8013c0e <_strtod_l+0x356>
 8013bc4:	2b49      	cmp	r3, #73	; 0x49
 8013bc6:	d024      	beq.n	8013c12 <_strtod_l+0x35a>
 8013bc8:	2b4e      	cmp	r3, #78	; 0x4e
 8013bca:	f47f aed3 	bne.w	8013974 <_strtod_l+0xbc>
 8013bce:	499e      	ldr	r1, [pc, #632]	; (8013e48 <_strtod_l+0x590>)
 8013bd0:	a81d      	add	r0, sp, #116	; 0x74
 8013bd2:	f002 f827 	bl	8015c24 <__match>
 8013bd6:	2800      	cmp	r0, #0
 8013bd8:	f43f aecc 	beq.w	8013974 <_strtod_l+0xbc>
 8013bdc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013bde:	781b      	ldrb	r3, [r3, #0]
 8013be0:	2b28      	cmp	r3, #40	; 0x28
 8013be2:	d12d      	bne.n	8013c40 <_strtod_l+0x388>
 8013be4:	4999      	ldr	r1, [pc, #612]	; (8013e4c <_strtod_l+0x594>)
 8013be6:	aa20      	add	r2, sp, #128	; 0x80
 8013be8:	a81d      	add	r0, sp, #116	; 0x74
 8013bea:	f002 f82f 	bl	8015c4c <__hexnan>
 8013bee:	2805      	cmp	r0, #5
 8013bf0:	d126      	bne.n	8013c40 <_strtod_l+0x388>
 8013bf2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013bf4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8013bf8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8013bfc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8013c00:	e69c      	b.n	801393c <_strtod_l+0x84>
 8013c02:	210a      	movs	r1, #10
 8013c04:	fb01 3e0e 	mla	lr, r1, lr, r3
 8013c08:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8013c0c:	e7b9      	b.n	8013b82 <_strtod_l+0x2ca>
 8013c0e:	2b6e      	cmp	r3, #110	; 0x6e
 8013c10:	e7db      	b.n	8013bca <_strtod_l+0x312>
 8013c12:	498f      	ldr	r1, [pc, #572]	; (8013e50 <_strtod_l+0x598>)
 8013c14:	a81d      	add	r0, sp, #116	; 0x74
 8013c16:	f002 f805 	bl	8015c24 <__match>
 8013c1a:	2800      	cmp	r0, #0
 8013c1c:	f43f aeaa 	beq.w	8013974 <_strtod_l+0xbc>
 8013c20:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013c22:	498c      	ldr	r1, [pc, #560]	; (8013e54 <_strtod_l+0x59c>)
 8013c24:	3b01      	subs	r3, #1
 8013c26:	a81d      	add	r0, sp, #116	; 0x74
 8013c28:	931d      	str	r3, [sp, #116]	; 0x74
 8013c2a:	f001 fffb 	bl	8015c24 <__match>
 8013c2e:	b910      	cbnz	r0, 8013c36 <_strtod_l+0x37e>
 8013c30:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013c32:	3301      	adds	r3, #1
 8013c34:	931d      	str	r3, [sp, #116]	; 0x74
 8013c36:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8013e64 <_strtod_l+0x5ac>
 8013c3a:	f04f 0a00 	mov.w	sl, #0
 8013c3e:	e67d      	b.n	801393c <_strtod_l+0x84>
 8013c40:	4885      	ldr	r0, [pc, #532]	; (8013e58 <_strtod_l+0x5a0>)
 8013c42:	f7fe fc41 	bl	80124c8 <nan>
 8013c46:	ed8d 0b04 	vstr	d0, [sp, #16]
 8013c4a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8013c4e:	e675      	b.n	801393c <_strtod_l+0x84>
 8013c50:	9b07      	ldr	r3, [sp, #28]
 8013c52:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013c54:	1af3      	subs	r3, r6, r3
 8013c56:	2f00      	cmp	r7, #0
 8013c58:	bf08      	it	eq
 8013c5a:	462f      	moveq	r7, r5
 8013c5c:	2d10      	cmp	r5, #16
 8013c5e:	9308      	str	r3, [sp, #32]
 8013c60:	46a8      	mov	r8, r5
 8013c62:	bfa8      	it	ge
 8013c64:	f04f 0810 	movge.w	r8, #16
 8013c68:	f7ec fc5c 	bl	8000524 <__aeabi_ui2d>
 8013c6c:	2d09      	cmp	r5, #9
 8013c6e:	4682      	mov	sl, r0
 8013c70:	468b      	mov	fp, r1
 8013c72:	dd13      	ble.n	8013c9c <_strtod_l+0x3e4>
 8013c74:	4b79      	ldr	r3, [pc, #484]	; (8013e5c <_strtod_l+0x5a4>)
 8013c76:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013c7a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8013c7e:	f7ec fccb 	bl	8000618 <__aeabi_dmul>
 8013c82:	4682      	mov	sl, r0
 8013c84:	4648      	mov	r0, r9
 8013c86:	468b      	mov	fp, r1
 8013c88:	f7ec fc4c 	bl	8000524 <__aeabi_ui2d>
 8013c8c:	4602      	mov	r2, r0
 8013c8e:	460b      	mov	r3, r1
 8013c90:	4650      	mov	r0, sl
 8013c92:	4659      	mov	r1, fp
 8013c94:	f7ec fb0a 	bl	80002ac <__adddf3>
 8013c98:	4682      	mov	sl, r0
 8013c9a:	468b      	mov	fp, r1
 8013c9c:	2d0f      	cmp	r5, #15
 8013c9e:	dc38      	bgt.n	8013d12 <_strtod_l+0x45a>
 8013ca0:	9b08      	ldr	r3, [sp, #32]
 8013ca2:	2b00      	cmp	r3, #0
 8013ca4:	f43f ae4a 	beq.w	801393c <_strtod_l+0x84>
 8013ca8:	dd24      	ble.n	8013cf4 <_strtod_l+0x43c>
 8013caa:	2b16      	cmp	r3, #22
 8013cac:	dc0b      	bgt.n	8013cc6 <_strtod_l+0x40e>
 8013cae:	4d6b      	ldr	r5, [pc, #428]	; (8013e5c <_strtod_l+0x5a4>)
 8013cb0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8013cb4:	e9d5 0100 	ldrd	r0, r1, [r5]
 8013cb8:	4652      	mov	r2, sl
 8013cba:	465b      	mov	r3, fp
 8013cbc:	f7ec fcac 	bl	8000618 <__aeabi_dmul>
 8013cc0:	4682      	mov	sl, r0
 8013cc2:	468b      	mov	fp, r1
 8013cc4:	e63a      	b.n	801393c <_strtod_l+0x84>
 8013cc6:	9a08      	ldr	r2, [sp, #32]
 8013cc8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8013ccc:	4293      	cmp	r3, r2
 8013cce:	db20      	blt.n	8013d12 <_strtod_l+0x45a>
 8013cd0:	4c62      	ldr	r4, [pc, #392]	; (8013e5c <_strtod_l+0x5a4>)
 8013cd2:	f1c5 050f 	rsb	r5, r5, #15
 8013cd6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8013cda:	4652      	mov	r2, sl
 8013cdc:	465b      	mov	r3, fp
 8013cde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ce2:	f7ec fc99 	bl	8000618 <__aeabi_dmul>
 8013ce6:	9b08      	ldr	r3, [sp, #32]
 8013ce8:	1b5d      	subs	r5, r3, r5
 8013cea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8013cee:	e9d4 2300 	ldrd	r2, r3, [r4]
 8013cf2:	e7e3      	b.n	8013cbc <_strtod_l+0x404>
 8013cf4:	9b08      	ldr	r3, [sp, #32]
 8013cf6:	3316      	adds	r3, #22
 8013cf8:	db0b      	blt.n	8013d12 <_strtod_l+0x45a>
 8013cfa:	9b07      	ldr	r3, [sp, #28]
 8013cfc:	4a57      	ldr	r2, [pc, #348]	; (8013e5c <_strtod_l+0x5a4>)
 8013cfe:	1b9e      	subs	r6, r3, r6
 8013d00:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8013d04:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013d08:	4650      	mov	r0, sl
 8013d0a:	4659      	mov	r1, fp
 8013d0c:	f7ec fdae 	bl	800086c <__aeabi_ddiv>
 8013d10:	e7d6      	b.n	8013cc0 <_strtod_l+0x408>
 8013d12:	9b08      	ldr	r3, [sp, #32]
 8013d14:	eba5 0808 	sub.w	r8, r5, r8
 8013d18:	4498      	add	r8, r3
 8013d1a:	f1b8 0f00 	cmp.w	r8, #0
 8013d1e:	dd71      	ble.n	8013e04 <_strtod_l+0x54c>
 8013d20:	f018 030f 	ands.w	r3, r8, #15
 8013d24:	d00a      	beq.n	8013d3c <_strtod_l+0x484>
 8013d26:	494d      	ldr	r1, [pc, #308]	; (8013e5c <_strtod_l+0x5a4>)
 8013d28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013d2c:	4652      	mov	r2, sl
 8013d2e:	465b      	mov	r3, fp
 8013d30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d34:	f7ec fc70 	bl	8000618 <__aeabi_dmul>
 8013d38:	4682      	mov	sl, r0
 8013d3a:	468b      	mov	fp, r1
 8013d3c:	f038 080f 	bics.w	r8, r8, #15
 8013d40:	d04d      	beq.n	8013dde <_strtod_l+0x526>
 8013d42:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8013d46:	dd22      	ble.n	8013d8e <_strtod_l+0x4d6>
 8013d48:	2500      	movs	r5, #0
 8013d4a:	462e      	mov	r6, r5
 8013d4c:	9509      	str	r5, [sp, #36]	; 0x24
 8013d4e:	9507      	str	r5, [sp, #28]
 8013d50:	2322      	movs	r3, #34	; 0x22
 8013d52:	f8df b110 	ldr.w	fp, [pc, #272]	; 8013e64 <_strtod_l+0x5ac>
 8013d56:	6023      	str	r3, [r4, #0]
 8013d58:	f04f 0a00 	mov.w	sl, #0
 8013d5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	f43f adec 	beq.w	801393c <_strtod_l+0x84>
 8013d64:	991e      	ldr	r1, [sp, #120]	; 0x78
 8013d66:	4620      	mov	r0, r4
 8013d68:	f002 f8e4 	bl	8015f34 <_Bfree>
 8013d6c:	9907      	ldr	r1, [sp, #28]
 8013d6e:	4620      	mov	r0, r4
 8013d70:	f002 f8e0 	bl	8015f34 <_Bfree>
 8013d74:	4631      	mov	r1, r6
 8013d76:	4620      	mov	r0, r4
 8013d78:	f002 f8dc 	bl	8015f34 <_Bfree>
 8013d7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013d7e:	4620      	mov	r0, r4
 8013d80:	f002 f8d8 	bl	8015f34 <_Bfree>
 8013d84:	4629      	mov	r1, r5
 8013d86:	4620      	mov	r0, r4
 8013d88:	f002 f8d4 	bl	8015f34 <_Bfree>
 8013d8c:	e5d6      	b.n	801393c <_strtod_l+0x84>
 8013d8e:	2300      	movs	r3, #0
 8013d90:	ea4f 1828 	mov.w	r8, r8, asr #4
 8013d94:	4650      	mov	r0, sl
 8013d96:	4659      	mov	r1, fp
 8013d98:	4699      	mov	r9, r3
 8013d9a:	f1b8 0f01 	cmp.w	r8, #1
 8013d9e:	dc21      	bgt.n	8013de4 <_strtod_l+0x52c>
 8013da0:	b10b      	cbz	r3, 8013da6 <_strtod_l+0x4ee>
 8013da2:	4682      	mov	sl, r0
 8013da4:	468b      	mov	fp, r1
 8013da6:	4b2e      	ldr	r3, [pc, #184]	; (8013e60 <_strtod_l+0x5a8>)
 8013da8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8013dac:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8013db0:	4652      	mov	r2, sl
 8013db2:	465b      	mov	r3, fp
 8013db4:	e9d9 0100 	ldrd	r0, r1, [r9]
 8013db8:	f7ec fc2e 	bl	8000618 <__aeabi_dmul>
 8013dbc:	4b29      	ldr	r3, [pc, #164]	; (8013e64 <_strtod_l+0x5ac>)
 8013dbe:	460a      	mov	r2, r1
 8013dc0:	400b      	ands	r3, r1
 8013dc2:	4929      	ldr	r1, [pc, #164]	; (8013e68 <_strtod_l+0x5b0>)
 8013dc4:	428b      	cmp	r3, r1
 8013dc6:	4682      	mov	sl, r0
 8013dc8:	d8be      	bhi.n	8013d48 <_strtod_l+0x490>
 8013dca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8013dce:	428b      	cmp	r3, r1
 8013dd0:	bf86      	itte	hi
 8013dd2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8013e6c <_strtod_l+0x5b4>
 8013dd6:	f04f 3aff 	movhi.w	sl, #4294967295
 8013dda:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8013dde:	2300      	movs	r3, #0
 8013de0:	9304      	str	r3, [sp, #16]
 8013de2:	e081      	b.n	8013ee8 <_strtod_l+0x630>
 8013de4:	f018 0f01 	tst.w	r8, #1
 8013de8:	d007      	beq.n	8013dfa <_strtod_l+0x542>
 8013dea:	4b1d      	ldr	r3, [pc, #116]	; (8013e60 <_strtod_l+0x5a8>)
 8013dec:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8013df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013df4:	f7ec fc10 	bl	8000618 <__aeabi_dmul>
 8013df8:	2301      	movs	r3, #1
 8013dfa:	f109 0901 	add.w	r9, r9, #1
 8013dfe:	ea4f 0868 	mov.w	r8, r8, asr #1
 8013e02:	e7ca      	b.n	8013d9a <_strtod_l+0x4e2>
 8013e04:	d0eb      	beq.n	8013dde <_strtod_l+0x526>
 8013e06:	f1c8 0800 	rsb	r8, r8, #0
 8013e0a:	f018 020f 	ands.w	r2, r8, #15
 8013e0e:	d00a      	beq.n	8013e26 <_strtod_l+0x56e>
 8013e10:	4b12      	ldr	r3, [pc, #72]	; (8013e5c <_strtod_l+0x5a4>)
 8013e12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013e16:	4650      	mov	r0, sl
 8013e18:	4659      	mov	r1, fp
 8013e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e1e:	f7ec fd25 	bl	800086c <__aeabi_ddiv>
 8013e22:	4682      	mov	sl, r0
 8013e24:	468b      	mov	fp, r1
 8013e26:	ea5f 1828 	movs.w	r8, r8, asr #4
 8013e2a:	d0d8      	beq.n	8013dde <_strtod_l+0x526>
 8013e2c:	f1b8 0f1f 	cmp.w	r8, #31
 8013e30:	dd1e      	ble.n	8013e70 <_strtod_l+0x5b8>
 8013e32:	2500      	movs	r5, #0
 8013e34:	462e      	mov	r6, r5
 8013e36:	9509      	str	r5, [sp, #36]	; 0x24
 8013e38:	9507      	str	r5, [sp, #28]
 8013e3a:	2322      	movs	r3, #34	; 0x22
 8013e3c:	f04f 0a00 	mov.w	sl, #0
 8013e40:	f04f 0b00 	mov.w	fp, #0
 8013e44:	6023      	str	r3, [r4, #0]
 8013e46:	e789      	b.n	8013d5c <_strtod_l+0x4a4>
 8013e48:	08017ef5 	.word	0x08017ef5
 8013e4c:	08017f38 	.word	0x08017f38
 8013e50:	08017eed 	.word	0x08017eed
 8013e54:	08017f7b 	.word	0x08017f7b
 8013e58:	08018238 	.word	0x08018238
 8013e5c:	08018118 	.word	0x08018118
 8013e60:	080180f0 	.word	0x080180f0
 8013e64:	7ff00000 	.word	0x7ff00000
 8013e68:	7ca00000 	.word	0x7ca00000
 8013e6c:	7fefffff 	.word	0x7fefffff
 8013e70:	f018 0310 	ands.w	r3, r8, #16
 8013e74:	bf18      	it	ne
 8013e76:	236a      	movne	r3, #106	; 0x6a
 8013e78:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8014230 <_strtod_l+0x978>
 8013e7c:	9304      	str	r3, [sp, #16]
 8013e7e:	4650      	mov	r0, sl
 8013e80:	4659      	mov	r1, fp
 8013e82:	2300      	movs	r3, #0
 8013e84:	f018 0f01 	tst.w	r8, #1
 8013e88:	d004      	beq.n	8013e94 <_strtod_l+0x5dc>
 8013e8a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8013e8e:	f7ec fbc3 	bl	8000618 <__aeabi_dmul>
 8013e92:	2301      	movs	r3, #1
 8013e94:	ea5f 0868 	movs.w	r8, r8, asr #1
 8013e98:	f109 0908 	add.w	r9, r9, #8
 8013e9c:	d1f2      	bne.n	8013e84 <_strtod_l+0x5cc>
 8013e9e:	b10b      	cbz	r3, 8013ea4 <_strtod_l+0x5ec>
 8013ea0:	4682      	mov	sl, r0
 8013ea2:	468b      	mov	fp, r1
 8013ea4:	9b04      	ldr	r3, [sp, #16]
 8013ea6:	b1bb      	cbz	r3, 8013ed8 <_strtod_l+0x620>
 8013ea8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8013eac:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	4659      	mov	r1, fp
 8013eb4:	dd10      	ble.n	8013ed8 <_strtod_l+0x620>
 8013eb6:	2b1f      	cmp	r3, #31
 8013eb8:	f340 8128 	ble.w	801410c <_strtod_l+0x854>
 8013ebc:	2b34      	cmp	r3, #52	; 0x34
 8013ebe:	bfde      	ittt	le
 8013ec0:	3b20      	suble	r3, #32
 8013ec2:	f04f 32ff 	movle.w	r2, #4294967295
 8013ec6:	fa02 f303 	lslle.w	r3, r2, r3
 8013eca:	f04f 0a00 	mov.w	sl, #0
 8013ece:	bfcc      	ite	gt
 8013ed0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8013ed4:	ea03 0b01 	andle.w	fp, r3, r1
 8013ed8:	2200      	movs	r2, #0
 8013eda:	2300      	movs	r3, #0
 8013edc:	4650      	mov	r0, sl
 8013ede:	4659      	mov	r1, fp
 8013ee0:	f7ec fe02 	bl	8000ae8 <__aeabi_dcmpeq>
 8013ee4:	2800      	cmp	r0, #0
 8013ee6:	d1a4      	bne.n	8013e32 <_strtod_l+0x57a>
 8013ee8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013eea:	9300      	str	r3, [sp, #0]
 8013eec:	990a      	ldr	r1, [sp, #40]	; 0x28
 8013eee:	462b      	mov	r3, r5
 8013ef0:	463a      	mov	r2, r7
 8013ef2:	4620      	mov	r0, r4
 8013ef4:	f002 f88a 	bl	801600c <__s2b>
 8013ef8:	9009      	str	r0, [sp, #36]	; 0x24
 8013efa:	2800      	cmp	r0, #0
 8013efc:	f43f af24 	beq.w	8013d48 <_strtod_l+0x490>
 8013f00:	9b07      	ldr	r3, [sp, #28]
 8013f02:	1b9e      	subs	r6, r3, r6
 8013f04:	9b08      	ldr	r3, [sp, #32]
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	bfb4      	ite	lt
 8013f0a:	4633      	movlt	r3, r6
 8013f0c:	2300      	movge	r3, #0
 8013f0e:	9310      	str	r3, [sp, #64]	; 0x40
 8013f10:	9b08      	ldr	r3, [sp, #32]
 8013f12:	2500      	movs	r5, #0
 8013f14:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013f18:	9318      	str	r3, [sp, #96]	; 0x60
 8013f1a:	462e      	mov	r6, r5
 8013f1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f1e:	4620      	mov	r0, r4
 8013f20:	6859      	ldr	r1, [r3, #4]
 8013f22:	f001 ffc7 	bl	8015eb4 <_Balloc>
 8013f26:	9007      	str	r0, [sp, #28]
 8013f28:	2800      	cmp	r0, #0
 8013f2a:	f43f af11 	beq.w	8013d50 <_strtod_l+0x498>
 8013f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f30:	691a      	ldr	r2, [r3, #16]
 8013f32:	3202      	adds	r2, #2
 8013f34:	f103 010c 	add.w	r1, r3, #12
 8013f38:	0092      	lsls	r2, r2, #2
 8013f3a:	300c      	adds	r0, #12
 8013f3c:	f7fe fc00 	bl	8012740 <memcpy>
 8013f40:	ec4b ab10 	vmov	d0, sl, fp
 8013f44:	aa20      	add	r2, sp, #128	; 0x80
 8013f46:	a91f      	add	r1, sp, #124	; 0x7c
 8013f48:	4620      	mov	r0, r4
 8013f4a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8013f4e:	f002 fb99 	bl	8016684 <__d2b>
 8013f52:	901e      	str	r0, [sp, #120]	; 0x78
 8013f54:	2800      	cmp	r0, #0
 8013f56:	f43f aefb 	beq.w	8013d50 <_strtod_l+0x498>
 8013f5a:	2101      	movs	r1, #1
 8013f5c:	4620      	mov	r0, r4
 8013f5e:	f002 f8ef 	bl	8016140 <__i2b>
 8013f62:	4606      	mov	r6, r0
 8013f64:	2800      	cmp	r0, #0
 8013f66:	f43f aef3 	beq.w	8013d50 <_strtod_l+0x498>
 8013f6a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013f6c:	9904      	ldr	r1, [sp, #16]
 8013f6e:	2b00      	cmp	r3, #0
 8013f70:	bfab      	itete	ge
 8013f72:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8013f74:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8013f76:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8013f78:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8013f7c:	bfac      	ite	ge
 8013f7e:	eb03 0902 	addge.w	r9, r3, r2
 8013f82:	1ad7      	sublt	r7, r2, r3
 8013f84:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8013f86:	eba3 0801 	sub.w	r8, r3, r1
 8013f8a:	4490      	add	r8, r2
 8013f8c:	4ba3      	ldr	r3, [pc, #652]	; (801421c <_strtod_l+0x964>)
 8013f8e:	f108 38ff 	add.w	r8, r8, #4294967295
 8013f92:	4598      	cmp	r8, r3
 8013f94:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8013f98:	f280 80cc 	bge.w	8014134 <_strtod_l+0x87c>
 8013f9c:	eba3 0308 	sub.w	r3, r3, r8
 8013fa0:	2b1f      	cmp	r3, #31
 8013fa2:	eba2 0203 	sub.w	r2, r2, r3
 8013fa6:	f04f 0101 	mov.w	r1, #1
 8013faa:	f300 80b6 	bgt.w	801411a <_strtod_l+0x862>
 8013fae:	fa01 f303 	lsl.w	r3, r1, r3
 8013fb2:	9311      	str	r3, [sp, #68]	; 0x44
 8013fb4:	2300      	movs	r3, #0
 8013fb6:	930c      	str	r3, [sp, #48]	; 0x30
 8013fb8:	eb09 0802 	add.w	r8, r9, r2
 8013fbc:	9b04      	ldr	r3, [sp, #16]
 8013fbe:	45c1      	cmp	r9, r8
 8013fc0:	4417      	add	r7, r2
 8013fc2:	441f      	add	r7, r3
 8013fc4:	464b      	mov	r3, r9
 8013fc6:	bfa8      	it	ge
 8013fc8:	4643      	movge	r3, r8
 8013fca:	42bb      	cmp	r3, r7
 8013fcc:	bfa8      	it	ge
 8013fce:	463b      	movge	r3, r7
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	bfc2      	ittt	gt
 8013fd4:	eba8 0803 	subgt.w	r8, r8, r3
 8013fd8:	1aff      	subgt	r7, r7, r3
 8013fda:	eba9 0903 	subgt.w	r9, r9, r3
 8013fde:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013fe0:	2b00      	cmp	r3, #0
 8013fe2:	dd17      	ble.n	8014014 <_strtod_l+0x75c>
 8013fe4:	4631      	mov	r1, r6
 8013fe6:	461a      	mov	r2, r3
 8013fe8:	4620      	mov	r0, r4
 8013fea:	f002 f965 	bl	80162b8 <__pow5mult>
 8013fee:	4606      	mov	r6, r0
 8013ff0:	2800      	cmp	r0, #0
 8013ff2:	f43f aead 	beq.w	8013d50 <_strtod_l+0x498>
 8013ff6:	4601      	mov	r1, r0
 8013ff8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013ffa:	4620      	mov	r0, r4
 8013ffc:	f002 f8b6 	bl	801616c <__multiply>
 8014000:	900f      	str	r0, [sp, #60]	; 0x3c
 8014002:	2800      	cmp	r0, #0
 8014004:	f43f aea4 	beq.w	8013d50 <_strtod_l+0x498>
 8014008:	991e      	ldr	r1, [sp, #120]	; 0x78
 801400a:	4620      	mov	r0, r4
 801400c:	f001 ff92 	bl	8015f34 <_Bfree>
 8014010:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014012:	931e      	str	r3, [sp, #120]	; 0x78
 8014014:	f1b8 0f00 	cmp.w	r8, #0
 8014018:	f300 8091 	bgt.w	801413e <_strtod_l+0x886>
 801401c:	9b08      	ldr	r3, [sp, #32]
 801401e:	2b00      	cmp	r3, #0
 8014020:	dd08      	ble.n	8014034 <_strtod_l+0x77c>
 8014022:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8014024:	9907      	ldr	r1, [sp, #28]
 8014026:	4620      	mov	r0, r4
 8014028:	f002 f946 	bl	80162b8 <__pow5mult>
 801402c:	9007      	str	r0, [sp, #28]
 801402e:	2800      	cmp	r0, #0
 8014030:	f43f ae8e 	beq.w	8013d50 <_strtod_l+0x498>
 8014034:	2f00      	cmp	r7, #0
 8014036:	dd08      	ble.n	801404a <_strtod_l+0x792>
 8014038:	9907      	ldr	r1, [sp, #28]
 801403a:	463a      	mov	r2, r7
 801403c:	4620      	mov	r0, r4
 801403e:	f002 f995 	bl	801636c <__lshift>
 8014042:	9007      	str	r0, [sp, #28]
 8014044:	2800      	cmp	r0, #0
 8014046:	f43f ae83 	beq.w	8013d50 <_strtod_l+0x498>
 801404a:	f1b9 0f00 	cmp.w	r9, #0
 801404e:	dd08      	ble.n	8014062 <_strtod_l+0x7aa>
 8014050:	4631      	mov	r1, r6
 8014052:	464a      	mov	r2, r9
 8014054:	4620      	mov	r0, r4
 8014056:	f002 f989 	bl	801636c <__lshift>
 801405a:	4606      	mov	r6, r0
 801405c:	2800      	cmp	r0, #0
 801405e:	f43f ae77 	beq.w	8013d50 <_strtod_l+0x498>
 8014062:	9a07      	ldr	r2, [sp, #28]
 8014064:	991e      	ldr	r1, [sp, #120]	; 0x78
 8014066:	4620      	mov	r0, r4
 8014068:	f002 fa08 	bl	801647c <__mdiff>
 801406c:	4605      	mov	r5, r0
 801406e:	2800      	cmp	r0, #0
 8014070:	f43f ae6e 	beq.w	8013d50 <_strtod_l+0x498>
 8014074:	68c3      	ldr	r3, [r0, #12]
 8014076:	930f      	str	r3, [sp, #60]	; 0x3c
 8014078:	2300      	movs	r3, #0
 801407a:	60c3      	str	r3, [r0, #12]
 801407c:	4631      	mov	r1, r6
 801407e:	f002 f9e1 	bl	8016444 <__mcmp>
 8014082:	2800      	cmp	r0, #0
 8014084:	da65      	bge.n	8014152 <_strtod_l+0x89a>
 8014086:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014088:	ea53 030a 	orrs.w	r3, r3, sl
 801408c:	f040 8087 	bne.w	801419e <_strtod_l+0x8e6>
 8014090:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014094:	2b00      	cmp	r3, #0
 8014096:	f040 8082 	bne.w	801419e <_strtod_l+0x8e6>
 801409a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801409e:	0d1b      	lsrs	r3, r3, #20
 80140a0:	051b      	lsls	r3, r3, #20
 80140a2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80140a6:	d97a      	bls.n	801419e <_strtod_l+0x8e6>
 80140a8:	696b      	ldr	r3, [r5, #20]
 80140aa:	b913      	cbnz	r3, 80140b2 <_strtod_l+0x7fa>
 80140ac:	692b      	ldr	r3, [r5, #16]
 80140ae:	2b01      	cmp	r3, #1
 80140b0:	dd75      	ble.n	801419e <_strtod_l+0x8e6>
 80140b2:	4629      	mov	r1, r5
 80140b4:	2201      	movs	r2, #1
 80140b6:	4620      	mov	r0, r4
 80140b8:	f002 f958 	bl	801636c <__lshift>
 80140bc:	4631      	mov	r1, r6
 80140be:	4605      	mov	r5, r0
 80140c0:	f002 f9c0 	bl	8016444 <__mcmp>
 80140c4:	2800      	cmp	r0, #0
 80140c6:	dd6a      	ble.n	801419e <_strtod_l+0x8e6>
 80140c8:	9904      	ldr	r1, [sp, #16]
 80140ca:	4a55      	ldr	r2, [pc, #340]	; (8014220 <_strtod_l+0x968>)
 80140cc:	465b      	mov	r3, fp
 80140ce:	2900      	cmp	r1, #0
 80140d0:	f000 8085 	beq.w	80141de <_strtod_l+0x926>
 80140d4:	ea02 010b 	and.w	r1, r2, fp
 80140d8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80140dc:	dc7f      	bgt.n	80141de <_strtod_l+0x926>
 80140de:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80140e2:	f77f aeaa 	ble.w	8013e3a <_strtod_l+0x582>
 80140e6:	4a4f      	ldr	r2, [pc, #316]	; (8014224 <_strtod_l+0x96c>)
 80140e8:	2300      	movs	r3, #0
 80140ea:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 80140ee:	4650      	mov	r0, sl
 80140f0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80140f4:	4659      	mov	r1, fp
 80140f6:	f7ec fa8f 	bl	8000618 <__aeabi_dmul>
 80140fa:	460b      	mov	r3, r1
 80140fc:	4303      	orrs	r3, r0
 80140fe:	bf08      	it	eq
 8014100:	2322      	moveq	r3, #34	; 0x22
 8014102:	4682      	mov	sl, r0
 8014104:	468b      	mov	fp, r1
 8014106:	bf08      	it	eq
 8014108:	6023      	streq	r3, [r4, #0]
 801410a:	e62b      	b.n	8013d64 <_strtod_l+0x4ac>
 801410c:	f04f 32ff 	mov.w	r2, #4294967295
 8014110:	fa02 f303 	lsl.w	r3, r2, r3
 8014114:	ea03 0a0a 	and.w	sl, r3, sl
 8014118:	e6de      	b.n	8013ed8 <_strtod_l+0x620>
 801411a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801411e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8014122:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8014126:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801412a:	fa01 f308 	lsl.w	r3, r1, r8
 801412e:	930c      	str	r3, [sp, #48]	; 0x30
 8014130:	9111      	str	r1, [sp, #68]	; 0x44
 8014132:	e741      	b.n	8013fb8 <_strtod_l+0x700>
 8014134:	2300      	movs	r3, #0
 8014136:	930c      	str	r3, [sp, #48]	; 0x30
 8014138:	2301      	movs	r3, #1
 801413a:	9311      	str	r3, [sp, #68]	; 0x44
 801413c:	e73c      	b.n	8013fb8 <_strtod_l+0x700>
 801413e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8014140:	4642      	mov	r2, r8
 8014142:	4620      	mov	r0, r4
 8014144:	f002 f912 	bl	801636c <__lshift>
 8014148:	901e      	str	r0, [sp, #120]	; 0x78
 801414a:	2800      	cmp	r0, #0
 801414c:	f47f af66 	bne.w	801401c <_strtod_l+0x764>
 8014150:	e5fe      	b.n	8013d50 <_strtod_l+0x498>
 8014152:	465f      	mov	r7, fp
 8014154:	d16e      	bne.n	8014234 <_strtod_l+0x97c>
 8014156:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014158:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801415c:	b342      	cbz	r2, 80141b0 <_strtod_l+0x8f8>
 801415e:	4a32      	ldr	r2, [pc, #200]	; (8014228 <_strtod_l+0x970>)
 8014160:	4293      	cmp	r3, r2
 8014162:	d128      	bne.n	80141b6 <_strtod_l+0x8fe>
 8014164:	9b04      	ldr	r3, [sp, #16]
 8014166:	4650      	mov	r0, sl
 8014168:	b1eb      	cbz	r3, 80141a6 <_strtod_l+0x8ee>
 801416a:	4a2d      	ldr	r2, [pc, #180]	; (8014220 <_strtod_l+0x968>)
 801416c:	403a      	ands	r2, r7
 801416e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8014172:	f04f 31ff 	mov.w	r1, #4294967295
 8014176:	d819      	bhi.n	80141ac <_strtod_l+0x8f4>
 8014178:	0d12      	lsrs	r2, r2, #20
 801417a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801417e:	fa01 f303 	lsl.w	r3, r1, r3
 8014182:	4298      	cmp	r0, r3
 8014184:	d117      	bne.n	80141b6 <_strtod_l+0x8fe>
 8014186:	4b29      	ldr	r3, [pc, #164]	; (801422c <_strtod_l+0x974>)
 8014188:	429f      	cmp	r7, r3
 801418a:	d102      	bne.n	8014192 <_strtod_l+0x8da>
 801418c:	3001      	adds	r0, #1
 801418e:	f43f addf 	beq.w	8013d50 <_strtod_l+0x498>
 8014192:	4b23      	ldr	r3, [pc, #140]	; (8014220 <_strtod_l+0x968>)
 8014194:	403b      	ands	r3, r7
 8014196:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801419a:	f04f 0a00 	mov.w	sl, #0
 801419e:	9b04      	ldr	r3, [sp, #16]
 80141a0:	2b00      	cmp	r3, #0
 80141a2:	d1a0      	bne.n	80140e6 <_strtod_l+0x82e>
 80141a4:	e5de      	b.n	8013d64 <_strtod_l+0x4ac>
 80141a6:	f04f 33ff 	mov.w	r3, #4294967295
 80141aa:	e7ea      	b.n	8014182 <_strtod_l+0x8ca>
 80141ac:	460b      	mov	r3, r1
 80141ae:	e7e8      	b.n	8014182 <_strtod_l+0x8ca>
 80141b0:	ea53 030a 	orrs.w	r3, r3, sl
 80141b4:	d088      	beq.n	80140c8 <_strtod_l+0x810>
 80141b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80141b8:	b1db      	cbz	r3, 80141f2 <_strtod_l+0x93a>
 80141ba:	423b      	tst	r3, r7
 80141bc:	d0ef      	beq.n	801419e <_strtod_l+0x8e6>
 80141be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80141c0:	9a04      	ldr	r2, [sp, #16]
 80141c2:	4650      	mov	r0, sl
 80141c4:	4659      	mov	r1, fp
 80141c6:	b1c3      	cbz	r3, 80141fa <_strtod_l+0x942>
 80141c8:	f7ff fb59 	bl	801387e <sulp>
 80141cc:	4602      	mov	r2, r0
 80141ce:	460b      	mov	r3, r1
 80141d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80141d4:	f7ec f86a 	bl	80002ac <__adddf3>
 80141d8:	4682      	mov	sl, r0
 80141da:	468b      	mov	fp, r1
 80141dc:	e7df      	b.n	801419e <_strtod_l+0x8e6>
 80141de:	4013      	ands	r3, r2
 80141e0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80141e4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80141e8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80141ec:	f04f 3aff 	mov.w	sl, #4294967295
 80141f0:	e7d5      	b.n	801419e <_strtod_l+0x8e6>
 80141f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80141f4:	ea13 0f0a 	tst.w	r3, sl
 80141f8:	e7e0      	b.n	80141bc <_strtod_l+0x904>
 80141fa:	f7ff fb40 	bl	801387e <sulp>
 80141fe:	4602      	mov	r2, r0
 8014200:	460b      	mov	r3, r1
 8014202:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014206:	f7ec f84f 	bl	80002a8 <__aeabi_dsub>
 801420a:	2200      	movs	r2, #0
 801420c:	2300      	movs	r3, #0
 801420e:	4682      	mov	sl, r0
 8014210:	468b      	mov	fp, r1
 8014212:	f7ec fc69 	bl	8000ae8 <__aeabi_dcmpeq>
 8014216:	2800      	cmp	r0, #0
 8014218:	d0c1      	beq.n	801419e <_strtod_l+0x8e6>
 801421a:	e60e      	b.n	8013e3a <_strtod_l+0x582>
 801421c:	fffffc02 	.word	0xfffffc02
 8014220:	7ff00000 	.word	0x7ff00000
 8014224:	39500000 	.word	0x39500000
 8014228:	000fffff 	.word	0x000fffff
 801422c:	7fefffff 	.word	0x7fefffff
 8014230:	08017f50 	.word	0x08017f50
 8014234:	4631      	mov	r1, r6
 8014236:	4628      	mov	r0, r5
 8014238:	f002 fa80 	bl	801673c <__ratio>
 801423c:	ec59 8b10 	vmov	r8, r9, d0
 8014240:	ee10 0a10 	vmov	r0, s0
 8014244:	2200      	movs	r2, #0
 8014246:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801424a:	4649      	mov	r1, r9
 801424c:	f7ec fc60 	bl	8000b10 <__aeabi_dcmple>
 8014250:	2800      	cmp	r0, #0
 8014252:	d07c      	beq.n	801434e <_strtod_l+0xa96>
 8014254:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014256:	2b00      	cmp	r3, #0
 8014258:	d04c      	beq.n	80142f4 <_strtod_l+0xa3c>
 801425a:	4b95      	ldr	r3, [pc, #596]	; (80144b0 <_strtod_l+0xbf8>)
 801425c:	2200      	movs	r2, #0
 801425e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8014262:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80144b0 <_strtod_l+0xbf8>
 8014266:	f04f 0800 	mov.w	r8, #0
 801426a:	4b92      	ldr	r3, [pc, #584]	; (80144b4 <_strtod_l+0xbfc>)
 801426c:	403b      	ands	r3, r7
 801426e:	9311      	str	r3, [sp, #68]	; 0x44
 8014270:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8014272:	4b91      	ldr	r3, [pc, #580]	; (80144b8 <_strtod_l+0xc00>)
 8014274:	429a      	cmp	r2, r3
 8014276:	f040 80b2 	bne.w	80143de <_strtod_l+0xb26>
 801427a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801427e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014282:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8014286:	ec4b ab10 	vmov	d0, sl, fp
 801428a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 801428e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014292:	f002 f97b 	bl	801658c <__ulp>
 8014296:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801429a:	ec53 2b10 	vmov	r2, r3, d0
 801429e:	f7ec f9bb 	bl	8000618 <__aeabi_dmul>
 80142a2:	4652      	mov	r2, sl
 80142a4:	465b      	mov	r3, fp
 80142a6:	f7ec f801 	bl	80002ac <__adddf3>
 80142aa:	460b      	mov	r3, r1
 80142ac:	4981      	ldr	r1, [pc, #516]	; (80144b4 <_strtod_l+0xbfc>)
 80142ae:	4a83      	ldr	r2, [pc, #524]	; (80144bc <_strtod_l+0xc04>)
 80142b0:	4019      	ands	r1, r3
 80142b2:	4291      	cmp	r1, r2
 80142b4:	4682      	mov	sl, r0
 80142b6:	d95e      	bls.n	8014376 <_strtod_l+0xabe>
 80142b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80142ba:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80142be:	4293      	cmp	r3, r2
 80142c0:	d103      	bne.n	80142ca <_strtod_l+0xa12>
 80142c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80142c4:	3301      	adds	r3, #1
 80142c6:	f43f ad43 	beq.w	8013d50 <_strtod_l+0x498>
 80142ca:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80144c8 <_strtod_l+0xc10>
 80142ce:	f04f 3aff 	mov.w	sl, #4294967295
 80142d2:	991e      	ldr	r1, [sp, #120]	; 0x78
 80142d4:	4620      	mov	r0, r4
 80142d6:	f001 fe2d 	bl	8015f34 <_Bfree>
 80142da:	9907      	ldr	r1, [sp, #28]
 80142dc:	4620      	mov	r0, r4
 80142de:	f001 fe29 	bl	8015f34 <_Bfree>
 80142e2:	4631      	mov	r1, r6
 80142e4:	4620      	mov	r0, r4
 80142e6:	f001 fe25 	bl	8015f34 <_Bfree>
 80142ea:	4629      	mov	r1, r5
 80142ec:	4620      	mov	r0, r4
 80142ee:	f001 fe21 	bl	8015f34 <_Bfree>
 80142f2:	e613      	b.n	8013f1c <_strtod_l+0x664>
 80142f4:	f1ba 0f00 	cmp.w	sl, #0
 80142f8:	d11b      	bne.n	8014332 <_strtod_l+0xa7a>
 80142fa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80142fe:	b9f3      	cbnz	r3, 801433e <_strtod_l+0xa86>
 8014300:	4b6b      	ldr	r3, [pc, #428]	; (80144b0 <_strtod_l+0xbf8>)
 8014302:	2200      	movs	r2, #0
 8014304:	4640      	mov	r0, r8
 8014306:	4649      	mov	r1, r9
 8014308:	f7ec fbf8 	bl	8000afc <__aeabi_dcmplt>
 801430c:	b9d0      	cbnz	r0, 8014344 <_strtod_l+0xa8c>
 801430e:	4640      	mov	r0, r8
 8014310:	4649      	mov	r1, r9
 8014312:	4b6b      	ldr	r3, [pc, #428]	; (80144c0 <_strtod_l+0xc08>)
 8014314:	2200      	movs	r2, #0
 8014316:	f7ec f97f 	bl	8000618 <__aeabi_dmul>
 801431a:	4680      	mov	r8, r0
 801431c:	4689      	mov	r9, r1
 801431e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8014322:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8014326:	931b      	str	r3, [sp, #108]	; 0x6c
 8014328:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 801432c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8014330:	e79b      	b.n	801426a <_strtod_l+0x9b2>
 8014332:	f1ba 0f01 	cmp.w	sl, #1
 8014336:	d102      	bne.n	801433e <_strtod_l+0xa86>
 8014338:	2f00      	cmp	r7, #0
 801433a:	f43f ad7e 	beq.w	8013e3a <_strtod_l+0x582>
 801433e:	4b61      	ldr	r3, [pc, #388]	; (80144c4 <_strtod_l+0xc0c>)
 8014340:	2200      	movs	r2, #0
 8014342:	e78c      	b.n	801425e <_strtod_l+0x9a6>
 8014344:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80144c0 <_strtod_l+0xc08>
 8014348:	f04f 0800 	mov.w	r8, #0
 801434c:	e7e7      	b.n	801431e <_strtod_l+0xa66>
 801434e:	4b5c      	ldr	r3, [pc, #368]	; (80144c0 <_strtod_l+0xc08>)
 8014350:	4640      	mov	r0, r8
 8014352:	4649      	mov	r1, r9
 8014354:	2200      	movs	r2, #0
 8014356:	f7ec f95f 	bl	8000618 <__aeabi_dmul>
 801435a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801435c:	4680      	mov	r8, r0
 801435e:	4689      	mov	r9, r1
 8014360:	b933      	cbnz	r3, 8014370 <_strtod_l+0xab8>
 8014362:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014366:	9012      	str	r0, [sp, #72]	; 0x48
 8014368:	9313      	str	r3, [sp, #76]	; 0x4c
 801436a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801436e:	e7dd      	b.n	801432c <_strtod_l+0xa74>
 8014370:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8014374:	e7f9      	b.n	801436a <_strtod_l+0xab2>
 8014376:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801437a:	9b04      	ldr	r3, [sp, #16]
 801437c:	2b00      	cmp	r3, #0
 801437e:	d1a8      	bne.n	80142d2 <_strtod_l+0xa1a>
 8014380:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014384:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8014386:	0d1b      	lsrs	r3, r3, #20
 8014388:	051b      	lsls	r3, r3, #20
 801438a:	429a      	cmp	r2, r3
 801438c:	d1a1      	bne.n	80142d2 <_strtod_l+0xa1a>
 801438e:	4640      	mov	r0, r8
 8014390:	4649      	mov	r1, r9
 8014392:	f7ec fca1 	bl	8000cd8 <__aeabi_d2lz>
 8014396:	f7ec f911 	bl	80005bc <__aeabi_l2d>
 801439a:	4602      	mov	r2, r0
 801439c:	460b      	mov	r3, r1
 801439e:	4640      	mov	r0, r8
 80143a0:	4649      	mov	r1, r9
 80143a2:	f7eb ff81 	bl	80002a8 <__aeabi_dsub>
 80143a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80143a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80143ac:	ea43 030a 	orr.w	r3, r3, sl
 80143b0:	4313      	orrs	r3, r2
 80143b2:	4680      	mov	r8, r0
 80143b4:	4689      	mov	r9, r1
 80143b6:	d053      	beq.n	8014460 <_strtod_l+0xba8>
 80143b8:	a335      	add	r3, pc, #212	; (adr r3, 8014490 <_strtod_l+0xbd8>)
 80143ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143be:	f7ec fb9d 	bl	8000afc <__aeabi_dcmplt>
 80143c2:	2800      	cmp	r0, #0
 80143c4:	f47f acce 	bne.w	8013d64 <_strtod_l+0x4ac>
 80143c8:	a333      	add	r3, pc, #204	; (adr r3, 8014498 <_strtod_l+0xbe0>)
 80143ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143ce:	4640      	mov	r0, r8
 80143d0:	4649      	mov	r1, r9
 80143d2:	f7ec fbb1 	bl	8000b38 <__aeabi_dcmpgt>
 80143d6:	2800      	cmp	r0, #0
 80143d8:	f43f af7b 	beq.w	80142d2 <_strtod_l+0xa1a>
 80143dc:	e4c2      	b.n	8013d64 <_strtod_l+0x4ac>
 80143de:	9b04      	ldr	r3, [sp, #16]
 80143e0:	b333      	cbz	r3, 8014430 <_strtod_l+0xb78>
 80143e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80143e4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80143e8:	d822      	bhi.n	8014430 <_strtod_l+0xb78>
 80143ea:	a32d      	add	r3, pc, #180	; (adr r3, 80144a0 <_strtod_l+0xbe8>)
 80143ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143f0:	4640      	mov	r0, r8
 80143f2:	4649      	mov	r1, r9
 80143f4:	f7ec fb8c 	bl	8000b10 <__aeabi_dcmple>
 80143f8:	b1a0      	cbz	r0, 8014424 <_strtod_l+0xb6c>
 80143fa:	4649      	mov	r1, r9
 80143fc:	4640      	mov	r0, r8
 80143fe:	f7ec fbe3 	bl	8000bc8 <__aeabi_d2uiz>
 8014402:	2801      	cmp	r0, #1
 8014404:	bf38      	it	cc
 8014406:	2001      	movcc	r0, #1
 8014408:	f7ec f88c 	bl	8000524 <__aeabi_ui2d>
 801440c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801440e:	4680      	mov	r8, r0
 8014410:	4689      	mov	r9, r1
 8014412:	bb13      	cbnz	r3, 801445a <_strtod_l+0xba2>
 8014414:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014418:	9014      	str	r0, [sp, #80]	; 0x50
 801441a:	9315      	str	r3, [sp, #84]	; 0x54
 801441c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8014420:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8014424:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014426:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8014428:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801442c:	1a9b      	subs	r3, r3, r2
 801442e:	930d      	str	r3, [sp, #52]	; 0x34
 8014430:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014434:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8014438:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801443c:	f002 f8a6 	bl	801658c <__ulp>
 8014440:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014444:	ec53 2b10 	vmov	r2, r3, d0
 8014448:	f7ec f8e6 	bl	8000618 <__aeabi_dmul>
 801444c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014450:	f7eb ff2c 	bl	80002ac <__adddf3>
 8014454:	4682      	mov	sl, r0
 8014456:	468b      	mov	fp, r1
 8014458:	e78f      	b.n	801437a <_strtod_l+0xac2>
 801445a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 801445e:	e7dd      	b.n	801441c <_strtod_l+0xb64>
 8014460:	a311      	add	r3, pc, #68	; (adr r3, 80144a8 <_strtod_l+0xbf0>)
 8014462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014466:	f7ec fb49 	bl	8000afc <__aeabi_dcmplt>
 801446a:	e7b4      	b.n	80143d6 <_strtod_l+0xb1e>
 801446c:	2300      	movs	r3, #0
 801446e:	930e      	str	r3, [sp, #56]	; 0x38
 8014470:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8014472:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8014474:	6013      	str	r3, [r2, #0]
 8014476:	f7ff ba65 	b.w	8013944 <_strtod_l+0x8c>
 801447a:	2b65      	cmp	r3, #101	; 0x65
 801447c:	f43f ab5d 	beq.w	8013b3a <_strtod_l+0x282>
 8014480:	2b45      	cmp	r3, #69	; 0x45
 8014482:	f43f ab5a 	beq.w	8013b3a <_strtod_l+0x282>
 8014486:	2201      	movs	r2, #1
 8014488:	f7ff bb92 	b.w	8013bb0 <_strtod_l+0x2f8>
 801448c:	f3af 8000 	nop.w
 8014490:	94a03595 	.word	0x94a03595
 8014494:	3fdfffff 	.word	0x3fdfffff
 8014498:	35afe535 	.word	0x35afe535
 801449c:	3fe00000 	.word	0x3fe00000
 80144a0:	ffc00000 	.word	0xffc00000
 80144a4:	41dfffff 	.word	0x41dfffff
 80144a8:	94a03595 	.word	0x94a03595
 80144ac:	3fcfffff 	.word	0x3fcfffff
 80144b0:	3ff00000 	.word	0x3ff00000
 80144b4:	7ff00000 	.word	0x7ff00000
 80144b8:	7fe00000 	.word	0x7fe00000
 80144bc:	7c9fffff 	.word	0x7c9fffff
 80144c0:	3fe00000 	.word	0x3fe00000
 80144c4:	bff00000 	.word	0xbff00000
 80144c8:	7fefffff 	.word	0x7fefffff

080144cc <_strtod_r>:
 80144cc:	4b01      	ldr	r3, [pc, #4]	; (80144d4 <_strtod_r+0x8>)
 80144ce:	f7ff b9f3 	b.w	80138b8 <_strtod_l>
 80144d2:	bf00      	nop
 80144d4:	200000e8 	.word	0x200000e8

080144d8 <_strtol_l.isra.0>:
 80144d8:	2b01      	cmp	r3, #1
 80144da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80144de:	d001      	beq.n	80144e4 <_strtol_l.isra.0+0xc>
 80144e0:	2b24      	cmp	r3, #36	; 0x24
 80144e2:	d906      	bls.n	80144f2 <_strtol_l.isra.0+0x1a>
 80144e4:	f7fe f800 	bl	80124e8 <__errno>
 80144e8:	2316      	movs	r3, #22
 80144ea:	6003      	str	r3, [r0, #0]
 80144ec:	2000      	movs	r0, #0
 80144ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80144f2:	4f3a      	ldr	r7, [pc, #232]	; (80145dc <_strtol_l.isra.0+0x104>)
 80144f4:	468e      	mov	lr, r1
 80144f6:	4676      	mov	r6, lr
 80144f8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80144fc:	5de5      	ldrb	r5, [r4, r7]
 80144fe:	f015 0508 	ands.w	r5, r5, #8
 8014502:	d1f8      	bne.n	80144f6 <_strtol_l.isra.0+0x1e>
 8014504:	2c2d      	cmp	r4, #45	; 0x2d
 8014506:	d134      	bne.n	8014572 <_strtol_l.isra.0+0x9a>
 8014508:	f89e 4000 	ldrb.w	r4, [lr]
 801450c:	f04f 0801 	mov.w	r8, #1
 8014510:	f106 0e02 	add.w	lr, r6, #2
 8014514:	2b00      	cmp	r3, #0
 8014516:	d05c      	beq.n	80145d2 <_strtol_l.isra.0+0xfa>
 8014518:	2b10      	cmp	r3, #16
 801451a:	d10c      	bne.n	8014536 <_strtol_l.isra.0+0x5e>
 801451c:	2c30      	cmp	r4, #48	; 0x30
 801451e:	d10a      	bne.n	8014536 <_strtol_l.isra.0+0x5e>
 8014520:	f89e 4000 	ldrb.w	r4, [lr]
 8014524:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8014528:	2c58      	cmp	r4, #88	; 0x58
 801452a:	d14d      	bne.n	80145c8 <_strtol_l.isra.0+0xf0>
 801452c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8014530:	2310      	movs	r3, #16
 8014532:	f10e 0e02 	add.w	lr, lr, #2
 8014536:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 801453a:	f10c 3cff 	add.w	ip, ip, #4294967295
 801453e:	2600      	movs	r6, #0
 8014540:	fbbc f9f3 	udiv	r9, ip, r3
 8014544:	4635      	mov	r5, r6
 8014546:	fb03 ca19 	mls	sl, r3, r9, ip
 801454a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801454e:	2f09      	cmp	r7, #9
 8014550:	d818      	bhi.n	8014584 <_strtol_l.isra.0+0xac>
 8014552:	463c      	mov	r4, r7
 8014554:	42a3      	cmp	r3, r4
 8014556:	dd24      	ble.n	80145a2 <_strtol_l.isra.0+0xca>
 8014558:	2e00      	cmp	r6, #0
 801455a:	db1f      	blt.n	801459c <_strtol_l.isra.0+0xc4>
 801455c:	45a9      	cmp	r9, r5
 801455e:	d31d      	bcc.n	801459c <_strtol_l.isra.0+0xc4>
 8014560:	d101      	bne.n	8014566 <_strtol_l.isra.0+0x8e>
 8014562:	45a2      	cmp	sl, r4
 8014564:	db1a      	blt.n	801459c <_strtol_l.isra.0+0xc4>
 8014566:	fb05 4503 	mla	r5, r5, r3, r4
 801456a:	2601      	movs	r6, #1
 801456c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8014570:	e7eb      	b.n	801454a <_strtol_l.isra.0+0x72>
 8014572:	2c2b      	cmp	r4, #43	; 0x2b
 8014574:	bf08      	it	eq
 8014576:	f89e 4000 	ldrbeq.w	r4, [lr]
 801457a:	46a8      	mov	r8, r5
 801457c:	bf08      	it	eq
 801457e:	f106 0e02 	addeq.w	lr, r6, #2
 8014582:	e7c7      	b.n	8014514 <_strtol_l.isra.0+0x3c>
 8014584:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8014588:	2f19      	cmp	r7, #25
 801458a:	d801      	bhi.n	8014590 <_strtol_l.isra.0+0xb8>
 801458c:	3c37      	subs	r4, #55	; 0x37
 801458e:	e7e1      	b.n	8014554 <_strtol_l.isra.0+0x7c>
 8014590:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8014594:	2f19      	cmp	r7, #25
 8014596:	d804      	bhi.n	80145a2 <_strtol_l.isra.0+0xca>
 8014598:	3c57      	subs	r4, #87	; 0x57
 801459a:	e7db      	b.n	8014554 <_strtol_l.isra.0+0x7c>
 801459c:	f04f 36ff 	mov.w	r6, #4294967295
 80145a0:	e7e4      	b.n	801456c <_strtol_l.isra.0+0x94>
 80145a2:	2e00      	cmp	r6, #0
 80145a4:	da05      	bge.n	80145b2 <_strtol_l.isra.0+0xda>
 80145a6:	2322      	movs	r3, #34	; 0x22
 80145a8:	6003      	str	r3, [r0, #0]
 80145aa:	4665      	mov	r5, ip
 80145ac:	b942      	cbnz	r2, 80145c0 <_strtol_l.isra.0+0xe8>
 80145ae:	4628      	mov	r0, r5
 80145b0:	e79d      	b.n	80144ee <_strtol_l.isra.0+0x16>
 80145b2:	f1b8 0f00 	cmp.w	r8, #0
 80145b6:	d000      	beq.n	80145ba <_strtol_l.isra.0+0xe2>
 80145b8:	426d      	negs	r5, r5
 80145ba:	2a00      	cmp	r2, #0
 80145bc:	d0f7      	beq.n	80145ae <_strtol_l.isra.0+0xd6>
 80145be:	b10e      	cbz	r6, 80145c4 <_strtol_l.isra.0+0xec>
 80145c0:	f10e 31ff 	add.w	r1, lr, #4294967295
 80145c4:	6011      	str	r1, [r2, #0]
 80145c6:	e7f2      	b.n	80145ae <_strtol_l.isra.0+0xd6>
 80145c8:	2430      	movs	r4, #48	; 0x30
 80145ca:	2b00      	cmp	r3, #0
 80145cc:	d1b3      	bne.n	8014536 <_strtol_l.isra.0+0x5e>
 80145ce:	2308      	movs	r3, #8
 80145d0:	e7b1      	b.n	8014536 <_strtol_l.isra.0+0x5e>
 80145d2:	2c30      	cmp	r4, #48	; 0x30
 80145d4:	d0a4      	beq.n	8014520 <_strtol_l.isra.0+0x48>
 80145d6:	230a      	movs	r3, #10
 80145d8:	e7ad      	b.n	8014536 <_strtol_l.isra.0+0x5e>
 80145da:	bf00      	nop
 80145dc:	08017d81 	.word	0x08017d81

080145e0 <_strtol_r>:
 80145e0:	f7ff bf7a 	b.w	80144d8 <_strtol_l.isra.0>

080145e4 <strtol>:
 80145e4:	4613      	mov	r3, r2
 80145e6:	460a      	mov	r2, r1
 80145e8:	4601      	mov	r1, r0
 80145ea:	4802      	ldr	r0, [pc, #8]	; (80145f4 <strtol+0x10>)
 80145ec:	6800      	ldr	r0, [r0, #0]
 80145ee:	f7ff bf73 	b.w	80144d8 <_strtol_l.isra.0>
 80145f2:	bf00      	nop
 80145f4:	20000080 	.word	0x20000080

080145f8 <_vsniprintf_r>:
 80145f8:	b530      	push	{r4, r5, lr}
 80145fa:	1e14      	subs	r4, r2, #0
 80145fc:	4605      	mov	r5, r0
 80145fe:	b09b      	sub	sp, #108	; 0x6c
 8014600:	4618      	mov	r0, r3
 8014602:	da05      	bge.n	8014610 <_vsniprintf_r+0x18>
 8014604:	238b      	movs	r3, #139	; 0x8b
 8014606:	602b      	str	r3, [r5, #0]
 8014608:	f04f 30ff 	mov.w	r0, #4294967295
 801460c:	b01b      	add	sp, #108	; 0x6c
 801460e:	bd30      	pop	{r4, r5, pc}
 8014610:	f44f 7302 	mov.w	r3, #520	; 0x208
 8014614:	f8ad 300c 	strh.w	r3, [sp, #12]
 8014618:	bf14      	ite	ne
 801461a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801461e:	4623      	moveq	r3, r4
 8014620:	9302      	str	r3, [sp, #8]
 8014622:	9305      	str	r3, [sp, #20]
 8014624:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014628:	9100      	str	r1, [sp, #0]
 801462a:	9104      	str	r1, [sp, #16]
 801462c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8014630:	4602      	mov	r2, r0
 8014632:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014634:	4669      	mov	r1, sp
 8014636:	4628      	mov	r0, r5
 8014638:	f002 f962 	bl	8016900 <_svfiprintf_r>
 801463c:	1c43      	adds	r3, r0, #1
 801463e:	bfbc      	itt	lt
 8014640:	238b      	movlt	r3, #139	; 0x8b
 8014642:	602b      	strlt	r3, [r5, #0]
 8014644:	2c00      	cmp	r4, #0
 8014646:	d0e1      	beq.n	801460c <_vsniprintf_r+0x14>
 8014648:	9b00      	ldr	r3, [sp, #0]
 801464a:	2200      	movs	r2, #0
 801464c:	701a      	strb	r2, [r3, #0]
 801464e:	e7dd      	b.n	801460c <_vsniprintf_r+0x14>

08014650 <vsniprintf>:
 8014650:	b507      	push	{r0, r1, r2, lr}
 8014652:	9300      	str	r3, [sp, #0]
 8014654:	4613      	mov	r3, r2
 8014656:	460a      	mov	r2, r1
 8014658:	4601      	mov	r1, r0
 801465a:	4803      	ldr	r0, [pc, #12]	; (8014668 <vsniprintf+0x18>)
 801465c:	6800      	ldr	r0, [r0, #0]
 801465e:	f7ff ffcb 	bl	80145f8 <_vsniprintf_r>
 8014662:	b003      	add	sp, #12
 8014664:	f85d fb04 	ldr.w	pc, [sp], #4
 8014668:	20000080 	.word	0x20000080

0801466c <__swbuf_r>:
 801466c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801466e:	460e      	mov	r6, r1
 8014670:	4614      	mov	r4, r2
 8014672:	4605      	mov	r5, r0
 8014674:	b118      	cbz	r0, 801467e <__swbuf_r+0x12>
 8014676:	6983      	ldr	r3, [r0, #24]
 8014678:	b90b      	cbnz	r3, 801467e <__swbuf_r+0x12>
 801467a:	f7fd ff93 	bl	80125a4 <__sinit>
 801467e:	4b21      	ldr	r3, [pc, #132]	; (8014704 <__swbuf_r+0x98>)
 8014680:	429c      	cmp	r4, r3
 8014682:	d12b      	bne.n	80146dc <__swbuf_r+0x70>
 8014684:	686c      	ldr	r4, [r5, #4]
 8014686:	69a3      	ldr	r3, [r4, #24]
 8014688:	60a3      	str	r3, [r4, #8]
 801468a:	89a3      	ldrh	r3, [r4, #12]
 801468c:	071a      	lsls	r2, r3, #28
 801468e:	d52f      	bpl.n	80146f0 <__swbuf_r+0x84>
 8014690:	6923      	ldr	r3, [r4, #16]
 8014692:	b36b      	cbz	r3, 80146f0 <__swbuf_r+0x84>
 8014694:	6923      	ldr	r3, [r4, #16]
 8014696:	6820      	ldr	r0, [r4, #0]
 8014698:	1ac0      	subs	r0, r0, r3
 801469a:	6963      	ldr	r3, [r4, #20]
 801469c:	b2f6      	uxtb	r6, r6
 801469e:	4283      	cmp	r3, r0
 80146a0:	4637      	mov	r7, r6
 80146a2:	dc04      	bgt.n	80146ae <__swbuf_r+0x42>
 80146a4:	4621      	mov	r1, r4
 80146a6:	4628      	mov	r0, r5
 80146a8:	f000 ffc0 	bl	801562c <_fflush_r>
 80146ac:	bb30      	cbnz	r0, 80146fc <__swbuf_r+0x90>
 80146ae:	68a3      	ldr	r3, [r4, #8]
 80146b0:	3b01      	subs	r3, #1
 80146b2:	60a3      	str	r3, [r4, #8]
 80146b4:	6823      	ldr	r3, [r4, #0]
 80146b6:	1c5a      	adds	r2, r3, #1
 80146b8:	6022      	str	r2, [r4, #0]
 80146ba:	701e      	strb	r6, [r3, #0]
 80146bc:	6963      	ldr	r3, [r4, #20]
 80146be:	3001      	adds	r0, #1
 80146c0:	4283      	cmp	r3, r0
 80146c2:	d004      	beq.n	80146ce <__swbuf_r+0x62>
 80146c4:	89a3      	ldrh	r3, [r4, #12]
 80146c6:	07db      	lsls	r3, r3, #31
 80146c8:	d506      	bpl.n	80146d8 <__swbuf_r+0x6c>
 80146ca:	2e0a      	cmp	r6, #10
 80146cc:	d104      	bne.n	80146d8 <__swbuf_r+0x6c>
 80146ce:	4621      	mov	r1, r4
 80146d0:	4628      	mov	r0, r5
 80146d2:	f000 ffab 	bl	801562c <_fflush_r>
 80146d6:	b988      	cbnz	r0, 80146fc <__swbuf_r+0x90>
 80146d8:	4638      	mov	r0, r7
 80146da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80146dc:	4b0a      	ldr	r3, [pc, #40]	; (8014708 <__swbuf_r+0x9c>)
 80146de:	429c      	cmp	r4, r3
 80146e0:	d101      	bne.n	80146e6 <__swbuf_r+0x7a>
 80146e2:	68ac      	ldr	r4, [r5, #8]
 80146e4:	e7cf      	b.n	8014686 <__swbuf_r+0x1a>
 80146e6:	4b09      	ldr	r3, [pc, #36]	; (801470c <__swbuf_r+0xa0>)
 80146e8:	429c      	cmp	r4, r3
 80146ea:	bf08      	it	eq
 80146ec:	68ec      	ldreq	r4, [r5, #12]
 80146ee:	e7ca      	b.n	8014686 <__swbuf_r+0x1a>
 80146f0:	4621      	mov	r1, r4
 80146f2:	4628      	mov	r0, r5
 80146f4:	f000 f81e 	bl	8014734 <__swsetup_r>
 80146f8:	2800      	cmp	r0, #0
 80146fa:	d0cb      	beq.n	8014694 <__swbuf_r+0x28>
 80146fc:	f04f 37ff 	mov.w	r7, #4294967295
 8014700:	e7ea      	b.n	80146d8 <__swbuf_r+0x6c>
 8014702:	bf00      	nop
 8014704:	08017ea4 	.word	0x08017ea4
 8014708:	08017ec4 	.word	0x08017ec4
 801470c:	08017e84 	.word	0x08017e84

08014710 <_write_r>:
 8014710:	b538      	push	{r3, r4, r5, lr}
 8014712:	4d07      	ldr	r5, [pc, #28]	; (8014730 <_write_r+0x20>)
 8014714:	4604      	mov	r4, r0
 8014716:	4608      	mov	r0, r1
 8014718:	4611      	mov	r1, r2
 801471a:	2200      	movs	r2, #0
 801471c:	602a      	str	r2, [r5, #0]
 801471e:	461a      	mov	r2, r3
 8014720:	f002 fc48 	bl	8016fb4 <_write>
 8014724:	1c43      	adds	r3, r0, #1
 8014726:	d102      	bne.n	801472e <_write_r+0x1e>
 8014728:	682b      	ldr	r3, [r5, #0]
 801472a:	b103      	cbz	r3, 801472e <_write_r+0x1e>
 801472c:	6023      	str	r3, [r4, #0]
 801472e:	bd38      	pop	{r3, r4, r5, pc}
 8014730:	200068f8 	.word	0x200068f8

08014734 <__swsetup_r>:
 8014734:	4b32      	ldr	r3, [pc, #200]	; (8014800 <__swsetup_r+0xcc>)
 8014736:	b570      	push	{r4, r5, r6, lr}
 8014738:	681d      	ldr	r5, [r3, #0]
 801473a:	4606      	mov	r6, r0
 801473c:	460c      	mov	r4, r1
 801473e:	b125      	cbz	r5, 801474a <__swsetup_r+0x16>
 8014740:	69ab      	ldr	r3, [r5, #24]
 8014742:	b913      	cbnz	r3, 801474a <__swsetup_r+0x16>
 8014744:	4628      	mov	r0, r5
 8014746:	f7fd ff2d 	bl	80125a4 <__sinit>
 801474a:	4b2e      	ldr	r3, [pc, #184]	; (8014804 <__swsetup_r+0xd0>)
 801474c:	429c      	cmp	r4, r3
 801474e:	d10f      	bne.n	8014770 <__swsetup_r+0x3c>
 8014750:	686c      	ldr	r4, [r5, #4]
 8014752:	89a3      	ldrh	r3, [r4, #12]
 8014754:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014758:	0719      	lsls	r1, r3, #28
 801475a:	d42c      	bmi.n	80147b6 <__swsetup_r+0x82>
 801475c:	06dd      	lsls	r5, r3, #27
 801475e:	d411      	bmi.n	8014784 <__swsetup_r+0x50>
 8014760:	2309      	movs	r3, #9
 8014762:	6033      	str	r3, [r6, #0]
 8014764:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8014768:	81a3      	strh	r3, [r4, #12]
 801476a:	f04f 30ff 	mov.w	r0, #4294967295
 801476e:	e03e      	b.n	80147ee <__swsetup_r+0xba>
 8014770:	4b25      	ldr	r3, [pc, #148]	; (8014808 <__swsetup_r+0xd4>)
 8014772:	429c      	cmp	r4, r3
 8014774:	d101      	bne.n	801477a <__swsetup_r+0x46>
 8014776:	68ac      	ldr	r4, [r5, #8]
 8014778:	e7eb      	b.n	8014752 <__swsetup_r+0x1e>
 801477a:	4b24      	ldr	r3, [pc, #144]	; (801480c <__swsetup_r+0xd8>)
 801477c:	429c      	cmp	r4, r3
 801477e:	bf08      	it	eq
 8014780:	68ec      	ldreq	r4, [r5, #12]
 8014782:	e7e6      	b.n	8014752 <__swsetup_r+0x1e>
 8014784:	0758      	lsls	r0, r3, #29
 8014786:	d512      	bpl.n	80147ae <__swsetup_r+0x7a>
 8014788:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801478a:	b141      	cbz	r1, 801479e <__swsetup_r+0x6a>
 801478c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014790:	4299      	cmp	r1, r3
 8014792:	d002      	beq.n	801479a <__swsetup_r+0x66>
 8014794:	4630      	mov	r0, r6
 8014796:	f7fd ffe9 	bl	801276c <_free_r>
 801479a:	2300      	movs	r3, #0
 801479c:	6363      	str	r3, [r4, #52]	; 0x34
 801479e:	89a3      	ldrh	r3, [r4, #12]
 80147a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80147a4:	81a3      	strh	r3, [r4, #12]
 80147a6:	2300      	movs	r3, #0
 80147a8:	6063      	str	r3, [r4, #4]
 80147aa:	6923      	ldr	r3, [r4, #16]
 80147ac:	6023      	str	r3, [r4, #0]
 80147ae:	89a3      	ldrh	r3, [r4, #12]
 80147b0:	f043 0308 	orr.w	r3, r3, #8
 80147b4:	81a3      	strh	r3, [r4, #12]
 80147b6:	6923      	ldr	r3, [r4, #16]
 80147b8:	b94b      	cbnz	r3, 80147ce <__swsetup_r+0x9a>
 80147ba:	89a3      	ldrh	r3, [r4, #12]
 80147bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80147c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80147c4:	d003      	beq.n	80147ce <__swsetup_r+0x9a>
 80147c6:	4621      	mov	r1, r4
 80147c8:	4630      	mov	r0, r6
 80147ca:	f001 fb15 	bl	8015df8 <__smakebuf_r>
 80147ce:	89a0      	ldrh	r0, [r4, #12]
 80147d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80147d4:	f010 0301 	ands.w	r3, r0, #1
 80147d8:	d00a      	beq.n	80147f0 <__swsetup_r+0xbc>
 80147da:	2300      	movs	r3, #0
 80147dc:	60a3      	str	r3, [r4, #8]
 80147de:	6963      	ldr	r3, [r4, #20]
 80147e0:	425b      	negs	r3, r3
 80147e2:	61a3      	str	r3, [r4, #24]
 80147e4:	6923      	ldr	r3, [r4, #16]
 80147e6:	b943      	cbnz	r3, 80147fa <__swsetup_r+0xc6>
 80147e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80147ec:	d1ba      	bne.n	8014764 <__swsetup_r+0x30>
 80147ee:	bd70      	pop	{r4, r5, r6, pc}
 80147f0:	0781      	lsls	r1, r0, #30
 80147f2:	bf58      	it	pl
 80147f4:	6963      	ldrpl	r3, [r4, #20]
 80147f6:	60a3      	str	r3, [r4, #8]
 80147f8:	e7f4      	b.n	80147e4 <__swsetup_r+0xb0>
 80147fa:	2000      	movs	r0, #0
 80147fc:	e7f7      	b.n	80147ee <__swsetup_r+0xba>
 80147fe:	bf00      	nop
 8014800:	20000080 	.word	0x20000080
 8014804:	08017ea4 	.word	0x08017ea4
 8014808:	08017ec4 	.word	0x08017ec4
 801480c:	08017e84 	.word	0x08017e84

08014810 <_close_r>:
 8014810:	b538      	push	{r3, r4, r5, lr}
 8014812:	4d06      	ldr	r5, [pc, #24]	; (801482c <_close_r+0x1c>)
 8014814:	2300      	movs	r3, #0
 8014816:	4604      	mov	r4, r0
 8014818:	4608      	mov	r0, r1
 801481a:	602b      	str	r3, [r5, #0]
 801481c:	f002 fb84 	bl	8016f28 <_close>
 8014820:	1c43      	adds	r3, r0, #1
 8014822:	d102      	bne.n	801482a <_close_r+0x1a>
 8014824:	682b      	ldr	r3, [r5, #0]
 8014826:	b103      	cbz	r3, 801482a <_close_r+0x1a>
 8014828:	6023      	str	r3, [r4, #0]
 801482a:	bd38      	pop	{r3, r4, r5, pc}
 801482c:	200068f8 	.word	0x200068f8

08014830 <quorem>:
 8014830:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014834:	6903      	ldr	r3, [r0, #16]
 8014836:	690c      	ldr	r4, [r1, #16]
 8014838:	42a3      	cmp	r3, r4
 801483a:	4607      	mov	r7, r0
 801483c:	f2c0 8081 	blt.w	8014942 <quorem+0x112>
 8014840:	3c01      	subs	r4, #1
 8014842:	f101 0814 	add.w	r8, r1, #20
 8014846:	f100 0514 	add.w	r5, r0, #20
 801484a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801484e:	9301      	str	r3, [sp, #4]
 8014850:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014854:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014858:	3301      	adds	r3, #1
 801485a:	429a      	cmp	r2, r3
 801485c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8014860:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014864:	fbb2 f6f3 	udiv	r6, r2, r3
 8014868:	d331      	bcc.n	80148ce <quorem+0x9e>
 801486a:	f04f 0e00 	mov.w	lr, #0
 801486e:	4640      	mov	r0, r8
 8014870:	46ac      	mov	ip, r5
 8014872:	46f2      	mov	sl, lr
 8014874:	f850 2b04 	ldr.w	r2, [r0], #4
 8014878:	b293      	uxth	r3, r2
 801487a:	fb06 e303 	mla	r3, r6, r3, lr
 801487e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8014882:	b29b      	uxth	r3, r3
 8014884:	ebaa 0303 	sub.w	r3, sl, r3
 8014888:	0c12      	lsrs	r2, r2, #16
 801488a:	f8dc a000 	ldr.w	sl, [ip]
 801488e:	fb06 e202 	mla	r2, r6, r2, lr
 8014892:	fa13 f38a 	uxtah	r3, r3, sl
 8014896:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801489a:	fa1f fa82 	uxth.w	sl, r2
 801489e:	f8dc 2000 	ldr.w	r2, [ip]
 80148a2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80148a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80148aa:	b29b      	uxth	r3, r3
 80148ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80148b0:	4581      	cmp	r9, r0
 80148b2:	f84c 3b04 	str.w	r3, [ip], #4
 80148b6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80148ba:	d2db      	bcs.n	8014874 <quorem+0x44>
 80148bc:	f855 300b 	ldr.w	r3, [r5, fp]
 80148c0:	b92b      	cbnz	r3, 80148ce <quorem+0x9e>
 80148c2:	9b01      	ldr	r3, [sp, #4]
 80148c4:	3b04      	subs	r3, #4
 80148c6:	429d      	cmp	r5, r3
 80148c8:	461a      	mov	r2, r3
 80148ca:	d32e      	bcc.n	801492a <quorem+0xfa>
 80148cc:	613c      	str	r4, [r7, #16]
 80148ce:	4638      	mov	r0, r7
 80148d0:	f001 fdb8 	bl	8016444 <__mcmp>
 80148d4:	2800      	cmp	r0, #0
 80148d6:	db24      	blt.n	8014922 <quorem+0xf2>
 80148d8:	3601      	adds	r6, #1
 80148da:	4628      	mov	r0, r5
 80148dc:	f04f 0c00 	mov.w	ip, #0
 80148e0:	f858 2b04 	ldr.w	r2, [r8], #4
 80148e4:	f8d0 e000 	ldr.w	lr, [r0]
 80148e8:	b293      	uxth	r3, r2
 80148ea:	ebac 0303 	sub.w	r3, ip, r3
 80148ee:	0c12      	lsrs	r2, r2, #16
 80148f0:	fa13 f38e 	uxtah	r3, r3, lr
 80148f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80148f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80148fc:	b29b      	uxth	r3, r3
 80148fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014902:	45c1      	cmp	r9, r8
 8014904:	f840 3b04 	str.w	r3, [r0], #4
 8014908:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801490c:	d2e8      	bcs.n	80148e0 <quorem+0xb0>
 801490e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014912:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014916:	b922      	cbnz	r2, 8014922 <quorem+0xf2>
 8014918:	3b04      	subs	r3, #4
 801491a:	429d      	cmp	r5, r3
 801491c:	461a      	mov	r2, r3
 801491e:	d30a      	bcc.n	8014936 <quorem+0x106>
 8014920:	613c      	str	r4, [r7, #16]
 8014922:	4630      	mov	r0, r6
 8014924:	b003      	add	sp, #12
 8014926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801492a:	6812      	ldr	r2, [r2, #0]
 801492c:	3b04      	subs	r3, #4
 801492e:	2a00      	cmp	r2, #0
 8014930:	d1cc      	bne.n	80148cc <quorem+0x9c>
 8014932:	3c01      	subs	r4, #1
 8014934:	e7c7      	b.n	80148c6 <quorem+0x96>
 8014936:	6812      	ldr	r2, [r2, #0]
 8014938:	3b04      	subs	r3, #4
 801493a:	2a00      	cmp	r2, #0
 801493c:	d1f0      	bne.n	8014920 <quorem+0xf0>
 801493e:	3c01      	subs	r4, #1
 8014940:	e7eb      	b.n	801491a <quorem+0xea>
 8014942:	2000      	movs	r0, #0
 8014944:	e7ee      	b.n	8014924 <quorem+0xf4>
	...

08014948 <_dtoa_r>:
 8014948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801494c:	ed2d 8b02 	vpush	{d8}
 8014950:	ec57 6b10 	vmov	r6, r7, d0
 8014954:	b095      	sub	sp, #84	; 0x54
 8014956:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014958:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801495c:	9105      	str	r1, [sp, #20]
 801495e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8014962:	4604      	mov	r4, r0
 8014964:	9209      	str	r2, [sp, #36]	; 0x24
 8014966:	930f      	str	r3, [sp, #60]	; 0x3c
 8014968:	b975      	cbnz	r5, 8014988 <_dtoa_r+0x40>
 801496a:	2010      	movs	r0, #16
 801496c:	f7fd fee0 	bl	8012730 <malloc>
 8014970:	4602      	mov	r2, r0
 8014972:	6260      	str	r0, [r4, #36]	; 0x24
 8014974:	b920      	cbnz	r0, 8014980 <_dtoa_r+0x38>
 8014976:	4bb2      	ldr	r3, [pc, #712]	; (8014c40 <_dtoa_r+0x2f8>)
 8014978:	21ea      	movs	r1, #234	; 0xea
 801497a:	48b2      	ldr	r0, [pc, #712]	; (8014c44 <_dtoa_r+0x2fc>)
 801497c:	f002 fa3a 	bl	8016df4 <__assert_func>
 8014980:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014984:	6005      	str	r5, [r0, #0]
 8014986:	60c5      	str	r5, [r0, #12]
 8014988:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801498a:	6819      	ldr	r1, [r3, #0]
 801498c:	b151      	cbz	r1, 80149a4 <_dtoa_r+0x5c>
 801498e:	685a      	ldr	r2, [r3, #4]
 8014990:	604a      	str	r2, [r1, #4]
 8014992:	2301      	movs	r3, #1
 8014994:	4093      	lsls	r3, r2
 8014996:	608b      	str	r3, [r1, #8]
 8014998:	4620      	mov	r0, r4
 801499a:	f001 facb 	bl	8015f34 <_Bfree>
 801499e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80149a0:	2200      	movs	r2, #0
 80149a2:	601a      	str	r2, [r3, #0]
 80149a4:	1e3b      	subs	r3, r7, #0
 80149a6:	bfb9      	ittee	lt
 80149a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80149ac:	9303      	strlt	r3, [sp, #12]
 80149ae:	2300      	movge	r3, #0
 80149b0:	f8c8 3000 	strge.w	r3, [r8]
 80149b4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80149b8:	4ba3      	ldr	r3, [pc, #652]	; (8014c48 <_dtoa_r+0x300>)
 80149ba:	bfbc      	itt	lt
 80149bc:	2201      	movlt	r2, #1
 80149be:	f8c8 2000 	strlt.w	r2, [r8]
 80149c2:	ea33 0309 	bics.w	r3, r3, r9
 80149c6:	d11b      	bne.n	8014a00 <_dtoa_r+0xb8>
 80149c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80149ca:	f242 730f 	movw	r3, #9999	; 0x270f
 80149ce:	6013      	str	r3, [r2, #0]
 80149d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80149d4:	4333      	orrs	r3, r6
 80149d6:	f000 857a 	beq.w	80154ce <_dtoa_r+0xb86>
 80149da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80149dc:	b963      	cbnz	r3, 80149f8 <_dtoa_r+0xb0>
 80149de:	4b9b      	ldr	r3, [pc, #620]	; (8014c4c <_dtoa_r+0x304>)
 80149e0:	e024      	b.n	8014a2c <_dtoa_r+0xe4>
 80149e2:	4b9b      	ldr	r3, [pc, #620]	; (8014c50 <_dtoa_r+0x308>)
 80149e4:	9300      	str	r3, [sp, #0]
 80149e6:	3308      	adds	r3, #8
 80149e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80149ea:	6013      	str	r3, [r2, #0]
 80149ec:	9800      	ldr	r0, [sp, #0]
 80149ee:	b015      	add	sp, #84	; 0x54
 80149f0:	ecbd 8b02 	vpop	{d8}
 80149f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149f8:	4b94      	ldr	r3, [pc, #592]	; (8014c4c <_dtoa_r+0x304>)
 80149fa:	9300      	str	r3, [sp, #0]
 80149fc:	3303      	adds	r3, #3
 80149fe:	e7f3      	b.n	80149e8 <_dtoa_r+0xa0>
 8014a00:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014a04:	2200      	movs	r2, #0
 8014a06:	ec51 0b17 	vmov	r0, r1, d7
 8014a0a:	2300      	movs	r3, #0
 8014a0c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8014a10:	f7ec f86a 	bl	8000ae8 <__aeabi_dcmpeq>
 8014a14:	4680      	mov	r8, r0
 8014a16:	b158      	cbz	r0, 8014a30 <_dtoa_r+0xe8>
 8014a18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014a1a:	2301      	movs	r3, #1
 8014a1c:	6013      	str	r3, [r2, #0]
 8014a1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014a20:	2b00      	cmp	r3, #0
 8014a22:	f000 8551 	beq.w	80154c8 <_dtoa_r+0xb80>
 8014a26:	488b      	ldr	r0, [pc, #556]	; (8014c54 <_dtoa_r+0x30c>)
 8014a28:	6018      	str	r0, [r3, #0]
 8014a2a:	1e43      	subs	r3, r0, #1
 8014a2c:	9300      	str	r3, [sp, #0]
 8014a2e:	e7dd      	b.n	80149ec <_dtoa_r+0xa4>
 8014a30:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8014a34:	aa12      	add	r2, sp, #72	; 0x48
 8014a36:	a913      	add	r1, sp, #76	; 0x4c
 8014a38:	4620      	mov	r0, r4
 8014a3a:	f001 fe23 	bl	8016684 <__d2b>
 8014a3e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014a42:	4683      	mov	fp, r0
 8014a44:	2d00      	cmp	r5, #0
 8014a46:	d07c      	beq.n	8014b42 <_dtoa_r+0x1fa>
 8014a48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014a4a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8014a4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014a52:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8014a56:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8014a5a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8014a5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014a62:	4b7d      	ldr	r3, [pc, #500]	; (8014c58 <_dtoa_r+0x310>)
 8014a64:	2200      	movs	r2, #0
 8014a66:	4630      	mov	r0, r6
 8014a68:	4639      	mov	r1, r7
 8014a6a:	f7eb fc1d 	bl	80002a8 <__aeabi_dsub>
 8014a6e:	a36e      	add	r3, pc, #440	; (adr r3, 8014c28 <_dtoa_r+0x2e0>)
 8014a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a74:	f7eb fdd0 	bl	8000618 <__aeabi_dmul>
 8014a78:	a36d      	add	r3, pc, #436	; (adr r3, 8014c30 <_dtoa_r+0x2e8>)
 8014a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a7e:	f7eb fc15 	bl	80002ac <__adddf3>
 8014a82:	4606      	mov	r6, r0
 8014a84:	4628      	mov	r0, r5
 8014a86:	460f      	mov	r7, r1
 8014a88:	f7eb fd5c 	bl	8000544 <__aeabi_i2d>
 8014a8c:	a36a      	add	r3, pc, #424	; (adr r3, 8014c38 <_dtoa_r+0x2f0>)
 8014a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a92:	f7eb fdc1 	bl	8000618 <__aeabi_dmul>
 8014a96:	4602      	mov	r2, r0
 8014a98:	460b      	mov	r3, r1
 8014a9a:	4630      	mov	r0, r6
 8014a9c:	4639      	mov	r1, r7
 8014a9e:	f7eb fc05 	bl	80002ac <__adddf3>
 8014aa2:	4606      	mov	r6, r0
 8014aa4:	460f      	mov	r7, r1
 8014aa6:	f7ec f867 	bl	8000b78 <__aeabi_d2iz>
 8014aaa:	2200      	movs	r2, #0
 8014aac:	4682      	mov	sl, r0
 8014aae:	2300      	movs	r3, #0
 8014ab0:	4630      	mov	r0, r6
 8014ab2:	4639      	mov	r1, r7
 8014ab4:	f7ec f822 	bl	8000afc <__aeabi_dcmplt>
 8014ab8:	b148      	cbz	r0, 8014ace <_dtoa_r+0x186>
 8014aba:	4650      	mov	r0, sl
 8014abc:	f7eb fd42 	bl	8000544 <__aeabi_i2d>
 8014ac0:	4632      	mov	r2, r6
 8014ac2:	463b      	mov	r3, r7
 8014ac4:	f7ec f810 	bl	8000ae8 <__aeabi_dcmpeq>
 8014ac8:	b908      	cbnz	r0, 8014ace <_dtoa_r+0x186>
 8014aca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014ace:	f1ba 0f16 	cmp.w	sl, #22
 8014ad2:	d854      	bhi.n	8014b7e <_dtoa_r+0x236>
 8014ad4:	4b61      	ldr	r3, [pc, #388]	; (8014c5c <_dtoa_r+0x314>)
 8014ad6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ade:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014ae2:	f7ec f80b 	bl	8000afc <__aeabi_dcmplt>
 8014ae6:	2800      	cmp	r0, #0
 8014ae8:	d04b      	beq.n	8014b82 <_dtoa_r+0x23a>
 8014aea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014aee:	2300      	movs	r3, #0
 8014af0:	930e      	str	r3, [sp, #56]	; 0x38
 8014af2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8014af4:	1b5d      	subs	r5, r3, r5
 8014af6:	1e6b      	subs	r3, r5, #1
 8014af8:	9304      	str	r3, [sp, #16]
 8014afa:	bf43      	ittte	mi
 8014afc:	2300      	movmi	r3, #0
 8014afe:	f1c5 0801 	rsbmi	r8, r5, #1
 8014b02:	9304      	strmi	r3, [sp, #16]
 8014b04:	f04f 0800 	movpl.w	r8, #0
 8014b08:	f1ba 0f00 	cmp.w	sl, #0
 8014b0c:	db3b      	blt.n	8014b86 <_dtoa_r+0x23e>
 8014b0e:	9b04      	ldr	r3, [sp, #16]
 8014b10:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8014b14:	4453      	add	r3, sl
 8014b16:	9304      	str	r3, [sp, #16]
 8014b18:	2300      	movs	r3, #0
 8014b1a:	9306      	str	r3, [sp, #24]
 8014b1c:	9b05      	ldr	r3, [sp, #20]
 8014b1e:	2b09      	cmp	r3, #9
 8014b20:	d869      	bhi.n	8014bf6 <_dtoa_r+0x2ae>
 8014b22:	2b05      	cmp	r3, #5
 8014b24:	bfc4      	itt	gt
 8014b26:	3b04      	subgt	r3, #4
 8014b28:	9305      	strgt	r3, [sp, #20]
 8014b2a:	9b05      	ldr	r3, [sp, #20]
 8014b2c:	f1a3 0302 	sub.w	r3, r3, #2
 8014b30:	bfcc      	ite	gt
 8014b32:	2500      	movgt	r5, #0
 8014b34:	2501      	movle	r5, #1
 8014b36:	2b03      	cmp	r3, #3
 8014b38:	d869      	bhi.n	8014c0e <_dtoa_r+0x2c6>
 8014b3a:	e8df f003 	tbb	[pc, r3]
 8014b3e:	4e2c      	.short	0x4e2c
 8014b40:	5a4c      	.short	0x5a4c
 8014b42:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8014b46:	441d      	add	r5, r3
 8014b48:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8014b4c:	2b20      	cmp	r3, #32
 8014b4e:	bfc1      	itttt	gt
 8014b50:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8014b54:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8014b58:	fa09 f303 	lslgt.w	r3, r9, r3
 8014b5c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8014b60:	bfda      	itte	le
 8014b62:	f1c3 0320 	rsble	r3, r3, #32
 8014b66:	fa06 f003 	lslle.w	r0, r6, r3
 8014b6a:	4318      	orrgt	r0, r3
 8014b6c:	f7eb fcda 	bl	8000524 <__aeabi_ui2d>
 8014b70:	2301      	movs	r3, #1
 8014b72:	4606      	mov	r6, r0
 8014b74:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8014b78:	3d01      	subs	r5, #1
 8014b7a:	9310      	str	r3, [sp, #64]	; 0x40
 8014b7c:	e771      	b.n	8014a62 <_dtoa_r+0x11a>
 8014b7e:	2301      	movs	r3, #1
 8014b80:	e7b6      	b.n	8014af0 <_dtoa_r+0x1a8>
 8014b82:	900e      	str	r0, [sp, #56]	; 0x38
 8014b84:	e7b5      	b.n	8014af2 <_dtoa_r+0x1aa>
 8014b86:	f1ca 0300 	rsb	r3, sl, #0
 8014b8a:	9306      	str	r3, [sp, #24]
 8014b8c:	2300      	movs	r3, #0
 8014b8e:	eba8 080a 	sub.w	r8, r8, sl
 8014b92:	930d      	str	r3, [sp, #52]	; 0x34
 8014b94:	e7c2      	b.n	8014b1c <_dtoa_r+0x1d4>
 8014b96:	2300      	movs	r3, #0
 8014b98:	9308      	str	r3, [sp, #32]
 8014b9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014b9c:	2b00      	cmp	r3, #0
 8014b9e:	dc39      	bgt.n	8014c14 <_dtoa_r+0x2cc>
 8014ba0:	f04f 0901 	mov.w	r9, #1
 8014ba4:	f8cd 9004 	str.w	r9, [sp, #4]
 8014ba8:	464b      	mov	r3, r9
 8014baa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8014bae:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8014bb0:	2200      	movs	r2, #0
 8014bb2:	6042      	str	r2, [r0, #4]
 8014bb4:	2204      	movs	r2, #4
 8014bb6:	f102 0614 	add.w	r6, r2, #20
 8014bba:	429e      	cmp	r6, r3
 8014bbc:	6841      	ldr	r1, [r0, #4]
 8014bbe:	d92f      	bls.n	8014c20 <_dtoa_r+0x2d8>
 8014bc0:	4620      	mov	r0, r4
 8014bc2:	f001 f977 	bl	8015eb4 <_Balloc>
 8014bc6:	9000      	str	r0, [sp, #0]
 8014bc8:	2800      	cmp	r0, #0
 8014bca:	d14b      	bne.n	8014c64 <_dtoa_r+0x31c>
 8014bcc:	4b24      	ldr	r3, [pc, #144]	; (8014c60 <_dtoa_r+0x318>)
 8014bce:	4602      	mov	r2, r0
 8014bd0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8014bd4:	e6d1      	b.n	801497a <_dtoa_r+0x32>
 8014bd6:	2301      	movs	r3, #1
 8014bd8:	e7de      	b.n	8014b98 <_dtoa_r+0x250>
 8014bda:	2300      	movs	r3, #0
 8014bdc:	9308      	str	r3, [sp, #32]
 8014bde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014be0:	eb0a 0903 	add.w	r9, sl, r3
 8014be4:	f109 0301 	add.w	r3, r9, #1
 8014be8:	2b01      	cmp	r3, #1
 8014bea:	9301      	str	r3, [sp, #4]
 8014bec:	bfb8      	it	lt
 8014bee:	2301      	movlt	r3, #1
 8014bf0:	e7dd      	b.n	8014bae <_dtoa_r+0x266>
 8014bf2:	2301      	movs	r3, #1
 8014bf4:	e7f2      	b.n	8014bdc <_dtoa_r+0x294>
 8014bf6:	2501      	movs	r5, #1
 8014bf8:	2300      	movs	r3, #0
 8014bfa:	9305      	str	r3, [sp, #20]
 8014bfc:	9508      	str	r5, [sp, #32]
 8014bfe:	f04f 39ff 	mov.w	r9, #4294967295
 8014c02:	2200      	movs	r2, #0
 8014c04:	f8cd 9004 	str.w	r9, [sp, #4]
 8014c08:	2312      	movs	r3, #18
 8014c0a:	9209      	str	r2, [sp, #36]	; 0x24
 8014c0c:	e7cf      	b.n	8014bae <_dtoa_r+0x266>
 8014c0e:	2301      	movs	r3, #1
 8014c10:	9308      	str	r3, [sp, #32]
 8014c12:	e7f4      	b.n	8014bfe <_dtoa_r+0x2b6>
 8014c14:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8014c18:	f8cd 9004 	str.w	r9, [sp, #4]
 8014c1c:	464b      	mov	r3, r9
 8014c1e:	e7c6      	b.n	8014bae <_dtoa_r+0x266>
 8014c20:	3101      	adds	r1, #1
 8014c22:	6041      	str	r1, [r0, #4]
 8014c24:	0052      	lsls	r2, r2, #1
 8014c26:	e7c6      	b.n	8014bb6 <_dtoa_r+0x26e>
 8014c28:	636f4361 	.word	0x636f4361
 8014c2c:	3fd287a7 	.word	0x3fd287a7
 8014c30:	8b60c8b3 	.word	0x8b60c8b3
 8014c34:	3fc68a28 	.word	0x3fc68a28
 8014c38:	509f79fb 	.word	0x509f79fb
 8014c3c:	3fd34413 	.word	0x3fd34413
 8014c40:	08017f85 	.word	0x08017f85
 8014c44:	08017f9c 	.word	0x08017f9c
 8014c48:	7ff00000 	.word	0x7ff00000
 8014c4c:	08017f81 	.word	0x08017f81
 8014c50:	08017f78 	.word	0x08017f78
 8014c54:	08017ef9 	.word	0x08017ef9
 8014c58:	3ff80000 	.word	0x3ff80000
 8014c5c:	08018118 	.word	0x08018118
 8014c60:	08017ffb 	.word	0x08017ffb
 8014c64:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014c66:	9a00      	ldr	r2, [sp, #0]
 8014c68:	601a      	str	r2, [r3, #0]
 8014c6a:	9b01      	ldr	r3, [sp, #4]
 8014c6c:	2b0e      	cmp	r3, #14
 8014c6e:	f200 80ad 	bhi.w	8014dcc <_dtoa_r+0x484>
 8014c72:	2d00      	cmp	r5, #0
 8014c74:	f000 80aa 	beq.w	8014dcc <_dtoa_r+0x484>
 8014c78:	f1ba 0f00 	cmp.w	sl, #0
 8014c7c:	dd36      	ble.n	8014cec <_dtoa_r+0x3a4>
 8014c7e:	4ac3      	ldr	r2, [pc, #780]	; (8014f8c <_dtoa_r+0x644>)
 8014c80:	f00a 030f 	and.w	r3, sl, #15
 8014c84:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014c88:	ed93 7b00 	vldr	d7, [r3]
 8014c8c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8014c90:	ea4f 172a 	mov.w	r7, sl, asr #4
 8014c94:	eeb0 8a47 	vmov.f32	s16, s14
 8014c98:	eef0 8a67 	vmov.f32	s17, s15
 8014c9c:	d016      	beq.n	8014ccc <_dtoa_r+0x384>
 8014c9e:	4bbc      	ldr	r3, [pc, #752]	; (8014f90 <_dtoa_r+0x648>)
 8014ca0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014ca4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014ca8:	f7eb fde0 	bl	800086c <__aeabi_ddiv>
 8014cac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014cb0:	f007 070f 	and.w	r7, r7, #15
 8014cb4:	2503      	movs	r5, #3
 8014cb6:	4eb6      	ldr	r6, [pc, #728]	; (8014f90 <_dtoa_r+0x648>)
 8014cb8:	b957      	cbnz	r7, 8014cd0 <_dtoa_r+0x388>
 8014cba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014cbe:	ec53 2b18 	vmov	r2, r3, d8
 8014cc2:	f7eb fdd3 	bl	800086c <__aeabi_ddiv>
 8014cc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014cca:	e029      	b.n	8014d20 <_dtoa_r+0x3d8>
 8014ccc:	2502      	movs	r5, #2
 8014cce:	e7f2      	b.n	8014cb6 <_dtoa_r+0x36e>
 8014cd0:	07f9      	lsls	r1, r7, #31
 8014cd2:	d508      	bpl.n	8014ce6 <_dtoa_r+0x39e>
 8014cd4:	ec51 0b18 	vmov	r0, r1, d8
 8014cd8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8014cdc:	f7eb fc9c 	bl	8000618 <__aeabi_dmul>
 8014ce0:	ec41 0b18 	vmov	d8, r0, r1
 8014ce4:	3501      	adds	r5, #1
 8014ce6:	107f      	asrs	r7, r7, #1
 8014ce8:	3608      	adds	r6, #8
 8014cea:	e7e5      	b.n	8014cb8 <_dtoa_r+0x370>
 8014cec:	f000 80a6 	beq.w	8014e3c <_dtoa_r+0x4f4>
 8014cf0:	f1ca 0600 	rsb	r6, sl, #0
 8014cf4:	4ba5      	ldr	r3, [pc, #660]	; (8014f8c <_dtoa_r+0x644>)
 8014cf6:	4fa6      	ldr	r7, [pc, #664]	; (8014f90 <_dtoa_r+0x648>)
 8014cf8:	f006 020f 	and.w	r2, r6, #15
 8014cfc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d04:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014d08:	f7eb fc86 	bl	8000618 <__aeabi_dmul>
 8014d0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014d10:	1136      	asrs	r6, r6, #4
 8014d12:	2300      	movs	r3, #0
 8014d14:	2502      	movs	r5, #2
 8014d16:	2e00      	cmp	r6, #0
 8014d18:	f040 8085 	bne.w	8014e26 <_dtoa_r+0x4de>
 8014d1c:	2b00      	cmp	r3, #0
 8014d1e:	d1d2      	bne.n	8014cc6 <_dtoa_r+0x37e>
 8014d20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014d22:	2b00      	cmp	r3, #0
 8014d24:	f000 808c 	beq.w	8014e40 <_dtoa_r+0x4f8>
 8014d28:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014d2c:	4b99      	ldr	r3, [pc, #612]	; (8014f94 <_dtoa_r+0x64c>)
 8014d2e:	2200      	movs	r2, #0
 8014d30:	4630      	mov	r0, r6
 8014d32:	4639      	mov	r1, r7
 8014d34:	f7eb fee2 	bl	8000afc <__aeabi_dcmplt>
 8014d38:	2800      	cmp	r0, #0
 8014d3a:	f000 8081 	beq.w	8014e40 <_dtoa_r+0x4f8>
 8014d3e:	9b01      	ldr	r3, [sp, #4]
 8014d40:	2b00      	cmp	r3, #0
 8014d42:	d07d      	beq.n	8014e40 <_dtoa_r+0x4f8>
 8014d44:	f1b9 0f00 	cmp.w	r9, #0
 8014d48:	dd3c      	ble.n	8014dc4 <_dtoa_r+0x47c>
 8014d4a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8014d4e:	9307      	str	r3, [sp, #28]
 8014d50:	2200      	movs	r2, #0
 8014d52:	4b91      	ldr	r3, [pc, #580]	; (8014f98 <_dtoa_r+0x650>)
 8014d54:	4630      	mov	r0, r6
 8014d56:	4639      	mov	r1, r7
 8014d58:	f7eb fc5e 	bl	8000618 <__aeabi_dmul>
 8014d5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014d60:	3501      	adds	r5, #1
 8014d62:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8014d66:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014d6a:	4628      	mov	r0, r5
 8014d6c:	f7eb fbea 	bl	8000544 <__aeabi_i2d>
 8014d70:	4632      	mov	r2, r6
 8014d72:	463b      	mov	r3, r7
 8014d74:	f7eb fc50 	bl	8000618 <__aeabi_dmul>
 8014d78:	4b88      	ldr	r3, [pc, #544]	; (8014f9c <_dtoa_r+0x654>)
 8014d7a:	2200      	movs	r2, #0
 8014d7c:	f7eb fa96 	bl	80002ac <__adddf3>
 8014d80:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8014d84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014d88:	9303      	str	r3, [sp, #12]
 8014d8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014d8c:	2b00      	cmp	r3, #0
 8014d8e:	d15c      	bne.n	8014e4a <_dtoa_r+0x502>
 8014d90:	4b83      	ldr	r3, [pc, #524]	; (8014fa0 <_dtoa_r+0x658>)
 8014d92:	2200      	movs	r2, #0
 8014d94:	4630      	mov	r0, r6
 8014d96:	4639      	mov	r1, r7
 8014d98:	f7eb fa86 	bl	80002a8 <__aeabi_dsub>
 8014d9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014da0:	4606      	mov	r6, r0
 8014da2:	460f      	mov	r7, r1
 8014da4:	f7eb fec8 	bl	8000b38 <__aeabi_dcmpgt>
 8014da8:	2800      	cmp	r0, #0
 8014daa:	f040 8296 	bne.w	80152da <_dtoa_r+0x992>
 8014dae:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8014db2:	4630      	mov	r0, r6
 8014db4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014db8:	4639      	mov	r1, r7
 8014dba:	f7eb fe9f 	bl	8000afc <__aeabi_dcmplt>
 8014dbe:	2800      	cmp	r0, #0
 8014dc0:	f040 8288 	bne.w	80152d4 <_dtoa_r+0x98c>
 8014dc4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014dc8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014dcc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014dce:	2b00      	cmp	r3, #0
 8014dd0:	f2c0 8158 	blt.w	8015084 <_dtoa_r+0x73c>
 8014dd4:	f1ba 0f0e 	cmp.w	sl, #14
 8014dd8:	f300 8154 	bgt.w	8015084 <_dtoa_r+0x73c>
 8014ddc:	4b6b      	ldr	r3, [pc, #428]	; (8014f8c <_dtoa_r+0x644>)
 8014dde:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014de2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014de8:	2b00      	cmp	r3, #0
 8014dea:	f280 80e3 	bge.w	8014fb4 <_dtoa_r+0x66c>
 8014dee:	9b01      	ldr	r3, [sp, #4]
 8014df0:	2b00      	cmp	r3, #0
 8014df2:	f300 80df 	bgt.w	8014fb4 <_dtoa_r+0x66c>
 8014df6:	f040 826d 	bne.w	80152d4 <_dtoa_r+0x98c>
 8014dfa:	4b69      	ldr	r3, [pc, #420]	; (8014fa0 <_dtoa_r+0x658>)
 8014dfc:	2200      	movs	r2, #0
 8014dfe:	4640      	mov	r0, r8
 8014e00:	4649      	mov	r1, r9
 8014e02:	f7eb fc09 	bl	8000618 <__aeabi_dmul>
 8014e06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014e0a:	f7eb fe8b 	bl	8000b24 <__aeabi_dcmpge>
 8014e0e:	9e01      	ldr	r6, [sp, #4]
 8014e10:	4637      	mov	r7, r6
 8014e12:	2800      	cmp	r0, #0
 8014e14:	f040 8243 	bne.w	801529e <_dtoa_r+0x956>
 8014e18:	9d00      	ldr	r5, [sp, #0]
 8014e1a:	2331      	movs	r3, #49	; 0x31
 8014e1c:	f805 3b01 	strb.w	r3, [r5], #1
 8014e20:	f10a 0a01 	add.w	sl, sl, #1
 8014e24:	e23f      	b.n	80152a6 <_dtoa_r+0x95e>
 8014e26:	07f2      	lsls	r2, r6, #31
 8014e28:	d505      	bpl.n	8014e36 <_dtoa_r+0x4ee>
 8014e2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014e2e:	f7eb fbf3 	bl	8000618 <__aeabi_dmul>
 8014e32:	3501      	adds	r5, #1
 8014e34:	2301      	movs	r3, #1
 8014e36:	1076      	asrs	r6, r6, #1
 8014e38:	3708      	adds	r7, #8
 8014e3a:	e76c      	b.n	8014d16 <_dtoa_r+0x3ce>
 8014e3c:	2502      	movs	r5, #2
 8014e3e:	e76f      	b.n	8014d20 <_dtoa_r+0x3d8>
 8014e40:	9b01      	ldr	r3, [sp, #4]
 8014e42:	f8cd a01c 	str.w	sl, [sp, #28]
 8014e46:	930c      	str	r3, [sp, #48]	; 0x30
 8014e48:	e78d      	b.n	8014d66 <_dtoa_r+0x41e>
 8014e4a:	9900      	ldr	r1, [sp, #0]
 8014e4c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8014e4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014e50:	4b4e      	ldr	r3, [pc, #312]	; (8014f8c <_dtoa_r+0x644>)
 8014e52:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014e56:	4401      	add	r1, r0
 8014e58:	9102      	str	r1, [sp, #8]
 8014e5a:	9908      	ldr	r1, [sp, #32]
 8014e5c:	eeb0 8a47 	vmov.f32	s16, s14
 8014e60:	eef0 8a67 	vmov.f32	s17, s15
 8014e64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014e68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014e6c:	2900      	cmp	r1, #0
 8014e6e:	d045      	beq.n	8014efc <_dtoa_r+0x5b4>
 8014e70:	494c      	ldr	r1, [pc, #304]	; (8014fa4 <_dtoa_r+0x65c>)
 8014e72:	2000      	movs	r0, #0
 8014e74:	f7eb fcfa 	bl	800086c <__aeabi_ddiv>
 8014e78:	ec53 2b18 	vmov	r2, r3, d8
 8014e7c:	f7eb fa14 	bl	80002a8 <__aeabi_dsub>
 8014e80:	9d00      	ldr	r5, [sp, #0]
 8014e82:	ec41 0b18 	vmov	d8, r0, r1
 8014e86:	4639      	mov	r1, r7
 8014e88:	4630      	mov	r0, r6
 8014e8a:	f7eb fe75 	bl	8000b78 <__aeabi_d2iz>
 8014e8e:	900c      	str	r0, [sp, #48]	; 0x30
 8014e90:	f7eb fb58 	bl	8000544 <__aeabi_i2d>
 8014e94:	4602      	mov	r2, r0
 8014e96:	460b      	mov	r3, r1
 8014e98:	4630      	mov	r0, r6
 8014e9a:	4639      	mov	r1, r7
 8014e9c:	f7eb fa04 	bl	80002a8 <__aeabi_dsub>
 8014ea0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014ea2:	3330      	adds	r3, #48	; 0x30
 8014ea4:	f805 3b01 	strb.w	r3, [r5], #1
 8014ea8:	ec53 2b18 	vmov	r2, r3, d8
 8014eac:	4606      	mov	r6, r0
 8014eae:	460f      	mov	r7, r1
 8014eb0:	f7eb fe24 	bl	8000afc <__aeabi_dcmplt>
 8014eb4:	2800      	cmp	r0, #0
 8014eb6:	d165      	bne.n	8014f84 <_dtoa_r+0x63c>
 8014eb8:	4632      	mov	r2, r6
 8014eba:	463b      	mov	r3, r7
 8014ebc:	4935      	ldr	r1, [pc, #212]	; (8014f94 <_dtoa_r+0x64c>)
 8014ebe:	2000      	movs	r0, #0
 8014ec0:	f7eb f9f2 	bl	80002a8 <__aeabi_dsub>
 8014ec4:	ec53 2b18 	vmov	r2, r3, d8
 8014ec8:	f7eb fe18 	bl	8000afc <__aeabi_dcmplt>
 8014ecc:	2800      	cmp	r0, #0
 8014ece:	f040 80b9 	bne.w	8015044 <_dtoa_r+0x6fc>
 8014ed2:	9b02      	ldr	r3, [sp, #8]
 8014ed4:	429d      	cmp	r5, r3
 8014ed6:	f43f af75 	beq.w	8014dc4 <_dtoa_r+0x47c>
 8014eda:	4b2f      	ldr	r3, [pc, #188]	; (8014f98 <_dtoa_r+0x650>)
 8014edc:	ec51 0b18 	vmov	r0, r1, d8
 8014ee0:	2200      	movs	r2, #0
 8014ee2:	f7eb fb99 	bl	8000618 <__aeabi_dmul>
 8014ee6:	4b2c      	ldr	r3, [pc, #176]	; (8014f98 <_dtoa_r+0x650>)
 8014ee8:	ec41 0b18 	vmov	d8, r0, r1
 8014eec:	2200      	movs	r2, #0
 8014eee:	4630      	mov	r0, r6
 8014ef0:	4639      	mov	r1, r7
 8014ef2:	f7eb fb91 	bl	8000618 <__aeabi_dmul>
 8014ef6:	4606      	mov	r6, r0
 8014ef8:	460f      	mov	r7, r1
 8014efa:	e7c4      	b.n	8014e86 <_dtoa_r+0x53e>
 8014efc:	ec51 0b17 	vmov	r0, r1, d7
 8014f00:	f7eb fb8a 	bl	8000618 <__aeabi_dmul>
 8014f04:	9b02      	ldr	r3, [sp, #8]
 8014f06:	9d00      	ldr	r5, [sp, #0]
 8014f08:	930c      	str	r3, [sp, #48]	; 0x30
 8014f0a:	ec41 0b18 	vmov	d8, r0, r1
 8014f0e:	4639      	mov	r1, r7
 8014f10:	4630      	mov	r0, r6
 8014f12:	f7eb fe31 	bl	8000b78 <__aeabi_d2iz>
 8014f16:	9011      	str	r0, [sp, #68]	; 0x44
 8014f18:	f7eb fb14 	bl	8000544 <__aeabi_i2d>
 8014f1c:	4602      	mov	r2, r0
 8014f1e:	460b      	mov	r3, r1
 8014f20:	4630      	mov	r0, r6
 8014f22:	4639      	mov	r1, r7
 8014f24:	f7eb f9c0 	bl	80002a8 <__aeabi_dsub>
 8014f28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014f2a:	3330      	adds	r3, #48	; 0x30
 8014f2c:	f805 3b01 	strb.w	r3, [r5], #1
 8014f30:	9b02      	ldr	r3, [sp, #8]
 8014f32:	429d      	cmp	r5, r3
 8014f34:	4606      	mov	r6, r0
 8014f36:	460f      	mov	r7, r1
 8014f38:	f04f 0200 	mov.w	r2, #0
 8014f3c:	d134      	bne.n	8014fa8 <_dtoa_r+0x660>
 8014f3e:	4b19      	ldr	r3, [pc, #100]	; (8014fa4 <_dtoa_r+0x65c>)
 8014f40:	ec51 0b18 	vmov	r0, r1, d8
 8014f44:	f7eb f9b2 	bl	80002ac <__adddf3>
 8014f48:	4602      	mov	r2, r0
 8014f4a:	460b      	mov	r3, r1
 8014f4c:	4630      	mov	r0, r6
 8014f4e:	4639      	mov	r1, r7
 8014f50:	f7eb fdf2 	bl	8000b38 <__aeabi_dcmpgt>
 8014f54:	2800      	cmp	r0, #0
 8014f56:	d175      	bne.n	8015044 <_dtoa_r+0x6fc>
 8014f58:	ec53 2b18 	vmov	r2, r3, d8
 8014f5c:	4911      	ldr	r1, [pc, #68]	; (8014fa4 <_dtoa_r+0x65c>)
 8014f5e:	2000      	movs	r0, #0
 8014f60:	f7eb f9a2 	bl	80002a8 <__aeabi_dsub>
 8014f64:	4602      	mov	r2, r0
 8014f66:	460b      	mov	r3, r1
 8014f68:	4630      	mov	r0, r6
 8014f6a:	4639      	mov	r1, r7
 8014f6c:	f7eb fdc6 	bl	8000afc <__aeabi_dcmplt>
 8014f70:	2800      	cmp	r0, #0
 8014f72:	f43f af27 	beq.w	8014dc4 <_dtoa_r+0x47c>
 8014f76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8014f78:	1e6b      	subs	r3, r5, #1
 8014f7a:	930c      	str	r3, [sp, #48]	; 0x30
 8014f7c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014f80:	2b30      	cmp	r3, #48	; 0x30
 8014f82:	d0f8      	beq.n	8014f76 <_dtoa_r+0x62e>
 8014f84:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8014f88:	e04a      	b.n	8015020 <_dtoa_r+0x6d8>
 8014f8a:	bf00      	nop
 8014f8c:	08018118 	.word	0x08018118
 8014f90:	080180f0 	.word	0x080180f0
 8014f94:	3ff00000 	.word	0x3ff00000
 8014f98:	40240000 	.word	0x40240000
 8014f9c:	401c0000 	.word	0x401c0000
 8014fa0:	40140000 	.word	0x40140000
 8014fa4:	3fe00000 	.word	0x3fe00000
 8014fa8:	4baf      	ldr	r3, [pc, #700]	; (8015268 <_dtoa_r+0x920>)
 8014faa:	f7eb fb35 	bl	8000618 <__aeabi_dmul>
 8014fae:	4606      	mov	r6, r0
 8014fb0:	460f      	mov	r7, r1
 8014fb2:	e7ac      	b.n	8014f0e <_dtoa_r+0x5c6>
 8014fb4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014fb8:	9d00      	ldr	r5, [sp, #0]
 8014fba:	4642      	mov	r2, r8
 8014fbc:	464b      	mov	r3, r9
 8014fbe:	4630      	mov	r0, r6
 8014fc0:	4639      	mov	r1, r7
 8014fc2:	f7eb fc53 	bl	800086c <__aeabi_ddiv>
 8014fc6:	f7eb fdd7 	bl	8000b78 <__aeabi_d2iz>
 8014fca:	9002      	str	r0, [sp, #8]
 8014fcc:	f7eb faba 	bl	8000544 <__aeabi_i2d>
 8014fd0:	4642      	mov	r2, r8
 8014fd2:	464b      	mov	r3, r9
 8014fd4:	f7eb fb20 	bl	8000618 <__aeabi_dmul>
 8014fd8:	4602      	mov	r2, r0
 8014fda:	460b      	mov	r3, r1
 8014fdc:	4630      	mov	r0, r6
 8014fde:	4639      	mov	r1, r7
 8014fe0:	f7eb f962 	bl	80002a8 <__aeabi_dsub>
 8014fe4:	9e02      	ldr	r6, [sp, #8]
 8014fe6:	9f01      	ldr	r7, [sp, #4]
 8014fe8:	3630      	adds	r6, #48	; 0x30
 8014fea:	f805 6b01 	strb.w	r6, [r5], #1
 8014fee:	9e00      	ldr	r6, [sp, #0]
 8014ff0:	1bae      	subs	r6, r5, r6
 8014ff2:	42b7      	cmp	r7, r6
 8014ff4:	4602      	mov	r2, r0
 8014ff6:	460b      	mov	r3, r1
 8014ff8:	d137      	bne.n	801506a <_dtoa_r+0x722>
 8014ffa:	f7eb f957 	bl	80002ac <__adddf3>
 8014ffe:	4642      	mov	r2, r8
 8015000:	464b      	mov	r3, r9
 8015002:	4606      	mov	r6, r0
 8015004:	460f      	mov	r7, r1
 8015006:	f7eb fd97 	bl	8000b38 <__aeabi_dcmpgt>
 801500a:	b9c8      	cbnz	r0, 8015040 <_dtoa_r+0x6f8>
 801500c:	4642      	mov	r2, r8
 801500e:	464b      	mov	r3, r9
 8015010:	4630      	mov	r0, r6
 8015012:	4639      	mov	r1, r7
 8015014:	f7eb fd68 	bl	8000ae8 <__aeabi_dcmpeq>
 8015018:	b110      	cbz	r0, 8015020 <_dtoa_r+0x6d8>
 801501a:	9b02      	ldr	r3, [sp, #8]
 801501c:	07d9      	lsls	r1, r3, #31
 801501e:	d40f      	bmi.n	8015040 <_dtoa_r+0x6f8>
 8015020:	4620      	mov	r0, r4
 8015022:	4659      	mov	r1, fp
 8015024:	f000 ff86 	bl	8015f34 <_Bfree>
 8015028:	2300      	movs	r3, #0
 801502a:	702b      	strb	r3, [r5, #0]
 801502c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801502e:	f10a 0001 	add.w	r0, sl, #1
 8015032:	6018      	str	r0, [r3, #0]
 8015034:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015036:	2b00      	cmp	r3, #0
 8015038:	f43f acd8 	beq.w	80149ec <_dtoa_r+0xa4>
 801503c:	601d      	str	r5, [r3, #0]
 801503e:	e4d5      	b.n	80149ec <_dtoa_r+0xa4>
 8015040:	f8cd a01c 	str.w	sl, [sp, #28]
 8015044:	462b      	mov	r3, r5
 8015046:	461d      	mov	r5, r3
 8015048:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801504c:	2a39      	cmp	r2, #57	; 0x39
 801504e:	d108      	bne.n	8015062 <_dtoa_r+0x71a>
 8015050:	9a00      	ldr	r2, [sp, #0]
 8015052:	429a      	cmp	r2, r3
 8015054:	d1f7      	bne.n	8015046 <_dtoa_r+0x6fe>
 8015056:	9a07      	ldr	r2, [sp, #28]
 8015058:	9900      	ldr	r1, [sp, #0]
 801505a:	3201      	adds	r2, #1
 801505c:	9207      	str	r2, [sp, #28]
 801505e:	2230      	movs	r2, #48	; 0x30
 8015060:	700a      	strb	r2, [r1, #0]
 8015062:	781a      	ldrb	r2, [r3, #0]
 8015064:	3201      	adds	r2, #1
 8015066:	701a      	strb	r2, [r3, #0]
 8015068:	e78c      	b.n	8014f84 <_dtoa_r+0x63c>
 801506a:	4b7f      	ldr	r3, [pc, #508]	; (8015268 <_dtoa_r+0x920>)
 801506c:	2200      	movs	r2, #0
 801506e:	f7eb fad3 	bl	8000618 <__aeabi_dmul>
 8015072:	2200      	movs	r2, #0
 8015074:	2300      	movs	r3, #0
 8015076:	4606      	mov	r6, r0
 8015078:	460f      	mov	r7, r1
 801507a:	f7eb fd35 	bl	8000ae8 <__aeabi_dcmpeq>
 801507e:	2800      	cmp	r0, #0
 8015080:	d09b      	beq.n	8014fba <_dtoa_r+0x672>
 8015082:	e7cd      	b.n	8015020 <_dtoa_r+0x6d8>
 8015084:	9a08      	ldr	r2, [sp, #32]
 8015086:	2a00      	cmp	r2, #0
 8015088:	f000 80c4 	beq.w	8015214 <_dtoa_r+0x8cc>
 801508c:	9a05      	ldr	r2, [sp, #20]
 801508e:	2a01      	cmp	r2, #1
 8015090:	f300 80a8 	bgt.w	80151e4 <_dtoa_r+0x89c>
 8015094:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8015096:	2a00      	cmp	r2, #0
 8015098:	f000 80a0 	beq.w	80151dc <_dtoa_r+0x894>
 801509c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80150a0:	9e06      	ldr	r6, [sp, #24]
 80150a2:	4645      	mov	r5, r8
 80150a4:	9a04      	ldr	r2, [sp, #16]
 80150a6:	2101      	movs	r1, #1
 80150a8:	441a      	add	r2, r3
 80150aa:	4620      	mov	r0, r4
 80150ac:	4498      	add	r8, r3
 80150ae:	9204      	str	r2, [sp, #16]
 80150b0:	f001 f846 	bl	8016140 <__i2b>
 80150b4:	4607      	mov	r7, r0
 80150b6:	2d00      	cmp	r5, #0
 80150b8:	dd0b      	ble.n	80150d2 <_dtoa_r+0x78a>
 80150ba:	9b04      	ldr	r3, [sp, #16]
 80150bc:	2b00      	cmp	r3, #0
 80150be:	dd08      	ble.n	80150d2 <_dtoa_r+0x78a>
 80150c0:	42ab      	cmp	r3, r5
 80150c2:	9a04      	ldr	r2, [sp, #16]
 80150c4:	bfa8      	it	ge
 80150c6:	462b      	movge	r3, r5
 80150c8:	eba8 0803 	sub.w	r8, r8, r3
 80150cc:	1aed      	subs	r5, r5, r3
 80150ce:	1ad3      	subs	r3, r2, r3
 80150d0:	9304      	str	r3, [sp, #16]
 80150d2:	9b06      	ldr	r3, [sp, #24]
 80150d4:	b1fb      	cbz	r3, 8015116 <_dtoa_r+0x7ce>
 80150d6:	9b08      	ldr	r3, [sp, #32]
 80150d8:	2b00      	cmp	r3, #0
 80150da:	f000 809f 	beq.w	801521c <_dtoa_r+0x8d4>
 80150de:	2e00      	cmp	r6, #0
 80150e0:	dd11      	ble.n	8015106 <_dtoa_r+0x7be>
 80150e2:	4639      	mov	r1, r7
 80150e4:	4632      	mov	r2, r6
 80150e6:	4620      	mov	r0, r4
 80150e8:	f001 f8e6 	bl	80162b8 <__pow5mult>
 80150ec:	465a      	mov	r2, fp
 80150ee:	4601      	mov	r1, r0
 80150f0:	4607      	mov	r7, r0
 80150f2:	4620      	mov	r0, r4
 80150f4:	f001 f83a 	bl	801616c <__multiply>
 80150f8:	4659      	mov	r1, fp
 80150fa:	9007      	str	r0, [sp, #28]
 80150fc:	4620      	mov	r0, r4
 80150fe:	f000 ff19 	bl	8015f34 <_Bfree>
 8015102:	9b07      	ldr	r3, [sp, #28]
 8015104:	469b      	mov	fp, r3
 8015106:	9b06      	ldr	r3, [sp, #24]
 8015108:	1b9a      	subs	r2, r3, r6
 801510a:	d004      	beq.n	8015116 <_dtoa_r+0x7ce>
 801510c:	4659      	mov	r1, fp
 801510e:	4620      	mov	r0, r4
 8015110:	f001 f8d2 	bl	80162b8 <__pow5mult>
 8015114:	4683      	mov	fp, r0
 8015116:	2101      	movs	r1, #1
 8015118:	4620      	mov	r0, r4
 801511a:	f001 f811 	bl	8016140 <__i2b>
 801511e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015120:	2b00      	cmp	r3, #0
 8015122:	4606      	mov	r6, r0
 8015124:	dd7c      	ble.n	8015220 <_dtoa_r+0x8d8>
 8015126:	461a      	mov	r2, r3
 8015128:	4601      	mov	r1, r0
 801512a:	4620      	mov	r0, r4
 801512c:	f001 f8c4 	bl	80162b8 <__pow5mult>
 8015130:	9b05      	ldr	r3, [sp, #20]
 8015132:	2b01      	cmp	r3, #1
 8015134:	4606      	mov	r6, r0
 8015136:	dd76      	ble.n	8015226 <_dtoa_r+0x8de>
 8015138:	2300      	movs	r3, #0
 801513a:	9306      	str	r3, [sp, #24]
 801513c:	6933      	ldr	r3, [r6, #16]
 801513e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8015142:	6918      	ldr	r0, [r3, #16]
 8015144:	f000 ffac 	bl	80160a0 <__hi0bits>
 8015148:	f1c0 0020 	rsb	r0, r0, #32
 801514c:	9b04      	ldr	r3, [sp, #16]
 801514e:	4418      	add	r0, r3
 8015150:	f010 001f 	ands.w	r0, r0, #31
 8015154:	f000 8086 	beq.w	8015264 <_dtoa_r+0x91c>
 8015158:	f1c0 0320 	rsb	r3, r0, #32
 801515c:	2b04      	cmp	r3, #4
 801515e:	dd7f      	ble.n	8015260 <_dtoa_r+0x918>
 8015160:	f1c0 001c 	rsb	r0, r0, #28
 8015164:	9b04      	ldr	r3, [sp, #16]
 8015166:	4403      	add	r3, r0
 8015168:	4480      	add	r8, r0
 801516a:	4405      	add	r5, r0
 801516c:	9304      	str	r3, [sp, #16]
 801516e:	f1b8 0f00 	cmp.w	r8, #0
 8015172:	dd05      	ble.n	8015180 <_dtoa_r+0x838>
 8015174:	4659      	mov	r1, fp
 8015176:	4642      	mov	r2, r8
 8015178:	4620      	mov	r0, r4
 801517a:	f001 f8f7 	bl	801636c <__lshift>
 801517e:	4683      	mov	fp, r0
 8015180:	9b04      	ldr	r3, [sp, #16]
 8015182:	2b00      	cmp	r3, #0
 8015184:	dd05      	ble.n	8015192 <_dtoa_r+0x84a>
 8015186:	4631      	mov	r1, r6
 8015188:	461a      	mov	r2, r3
 801518a:	4620      	mov	r0, r4
 801518c:	f001 f8ee 	bl	801636c <__lshift>
 8015190:	4606      	mov	r6, r0
 8015192:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015194:	2b00      	cmp	r3, #0
 8015196:	d069      	beq.n	801526c <_dtoa_r+0x924>
 8015198:	4631      	mov	r1, r6
 801519a:	4658      	mov	r0, fp
 801519c:	f001 f952 	bl	8016444 <__mcmp>
 80151a0:	2800      	cmp	r0, #0
 80151a2:	da63      	bge.n	801526c <_dtoa_r+0x924>
 80151a4:	2300      	movs	r3, #0
 80151a6:	4659      	mov	r1, fp
 80151a8:	220a      	movs	r2, #10
 80151aa:	4620      	mov	r0, r4
 80151ac:	f000 fee4 	bl	8015f78 <__multadd>
 80151b0:	9b08      	ldr	r3, [sp, #32]
 80151b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80151b6:	4683      	mov	fp, r0
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	f000 818f 	beq.w	80154dc <_dtoa_r+0xb94>
 80151be:	4639      	mov	r1, r7
 80151c0:	2300      	movs	r3, #0
 80151c2:	220a      	movs	r2, #10
 80151c4:	4620      	mov	r0, r4
 80151c6:	f000 fed7 	bl	8015f78 <__multadd>
 80151ca:	f1b9 0f00 	cmp.w	r9, #0
 80151ce:	4607      	mov	r7, r0
 80151d0:	f300 808e 	bgt.w	80152f0 <_dtoa_r+0x9a8>
 80151d4:	9b05      	ldr	r3, [sp, #20]
 80151d6:	2b02      	cmp	r3, #2
 80151d8:	dc50      	bgt.n	801527c <_dtoa_r+0x934>
 80151da:	e089      	b.n	80152f0 <_dtoa_r+0x9a8>
 80151dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80151de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80151e2:	e75d      	b.n	80150a0 <_dtoa_r+0x758>
 80151e4:	9b01      	ldr	r3, [sp, #4]
 80151e6:	1e5e      	subs	r6, r3, #1
 80151e8:	9b06      	ldr	r3, [sp, #24]
 80151ea:	42b3      	cmp	r3, r6
 80151ec:	bfbf      	itttt	lt
 80151ee:	9b06      	ldrlt	r3, [sp, #24]
 80151f0:	9606      	strlt	r6, [sp, #24]
 80151f2:	1af2      	sublt	r2, r6, r3
 80151f4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80151f6:	bfb6      	itet	lt
 80151f8:	189b      	addlt	r3, r3, r2
 80151fa:	1b9e      	subge	r6, r3, r6
 80151fc:	930d      	strlt	r3, [sp, #52]	; 0x34
 80151fe:	9b01      	ldr	r3, [sp, #4]
 8015200:	bfb8      	it	lt
 8015202:	2600      	movlt	r6, #0
 8015204:	2b00      	cmp	r3, #0
 8015206:	bfb5      	itete	lt
 8015208:	eba8 0503 	sublt.w	r5, r8, r3
 801520c:	9b01      	ldrge	r3, [sp, #4]
 801520e:	2300      	movlt	r3, #0
 8015210:	4645      	movge	r5, r8
 8015212:	e747      	b.n	80150a4 <_dtoa_r+0x75c>
 8015214:	9e06      	ldr	r6, [sp, #24]
 8015216:	9f08      	ldr	r7, [sp, #32]
 8015218:	4645      	mov	r5, r8
 801521a:	e74c      	b.n	80150b6 <_dtoa_r+0x76e>
 801521c:	9a06      	ldr	r2, [sp, #24]
 801521e:	e775      	b.n	801510c <_dtoa_r+0x7c4>
 8015220:	9b05      	ldr	r3, [sp, #20]
 8015222:	2b01      	cmp	r3, #1
 8015224:	dc18      	bgt.n	8015258 <_dtoa_r+0x910>
 8015226:	9b02      	ldr	r3, [sp, #8]
 8015228:	b9b3      	cbnz	r3, 8015258 <_dtoa_r+0x910>
 801522a:	9b03      	ldr	r3, [sp, #12]
 801522c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015230:	b9a3      	cbnz	r3, 801525c <_dtoa_r+0x914>
 8015232:	9b03      	ldr	r3, [sp, #12]
 8015234:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015238:	0d1b      	lsrs	r3, r3, #20
 801523a:	051b      	lsls	r3, r3, #20
 801523c:	b12b      	cbz	r3, 801524a <_dtoa_r+0x902>
 801523e:	9b04      	ldr	r3, [sp, #16]
 8015240:	3301      	adds	r3, #1
 8015242:	9304      	str	r3, [sp, #16]
 8015244:	f108 0801 	add.w	r8, r8, #1
 8015248:	2301      	movs	r3, #1
 801524a:	9306      	str	r3, [sp, #24]
 801524c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801524e:	2b00      	cmp	r3, #0
 8015250:	f47f af74 	bne.w	801513c <_dtoa_r+0x7f4>
 8015254:	2001      	movs	r0, #1
 8015256:	e779      	b.n	801514c <_dtoa_r+0x804>
 8015258:	2300      	movs	r3, #0
 801525a:	e7f6      	b.n	801524a <_dtoa_r+0x902>
 801525c:	9b02      	ldr	r3, [sp, #8]
 801525e:	e7f4      	b.n	801524a <_dtoa_r+0x902>
 8015260:	d085      	beq.n	801516e <_dtoa_r+0x826>
 8015262:	4618      	mov	r0, r3
 8015264:	301c      	adds	r0, #28
 8015266:	e77d      	b.n	8015164 <_dtoa_r+0x81c>
 8015268:	40240000 	.word	0x40240000
 801526c:	9b01      	ldr	r3, [sp, #4]
 801526e:	2b00      	cmp	r3, #0
 8015270:	dc38      	bgt.n	80152e4 <_dtoa_r+0x99c>
 8015272:	9b05      	ldr	r3, [sp, #20]
 8015274:	2b02      	cmp	r3, #2
 8015276:	dd35      	ble.n	80152e4 <_dtoa_r+0x99c>
 8015278:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801527c:	f1b9 0f00 	cmp.w	r9, #0
 8015280:	d10d      	bne.n	801529e <_dtoa_r+0x956>
 8015282:	4631      	mov	r1, r6
 8015284:	464b      	mov	r3, r9
 8015286:	2205      	movs	r2, #5
 8015288:	4620      	mov	r0, r4
 801528a:	f000 fe75 	bl	8015f78 <__multadd>
 801528e:	4601      	mov	r1, r0
 8015290:	4606      	mov	r6, r0
 8015292:	4658      	mov	r0, fp
 8015294:	f001 f8d6 	bl	8016444 <__mcmp>
 8015298:	2800      	cmp	r0, #0
 801529a:	f73f adbd 	bgt.w	8014e18 <_dtoa_r+0x4d0>
 801529e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80152a0:	9d00      	ldr	r5, [sp, #0]
 80152a2:	ea6f 0a03 	mvn.w	sl, r3
 80152a6:	f04f 0800 	mov.w	r8, #0
 80152aa:	4631      	mov	r1, r6
 80152ac:	4620      	mov	r0, r4
 80152ae:	f000 fe41 	bl	8015f34 <_Bfree>
 80152b2:	2f00      	cmp	r7, #0
 80152b4:	f43f aeb4 	beq.w	8015020 <_dtoa_r+0x6d8>
 80152b8:	f1b8 0f00 	cmp.w	r8, #0
 80152bc:	d005      	beq.n	80152ca <_dtoa_r+0x982>
 80152be:	45b8      	cmp	r8, r7
 80152c0:	d003      	beq.n	80152ca <_dtoa_r+0x982>
 80152c2:	4641      	mov	r1, r8
 80152c4:	4620      	mov	r0, r4
 80152c6:	f000 fe35 	bl	8015f34 <_Bfree>
 80152ca:	4639      	mov	r1, r7
 80152cc:	4620      	mov	r0, r4
 80152ce:	f000 fe31 	bl	8015f34 <_Bfree>
 80152d2:	e6a5      	b.n	8015020 <_dtoa_r+0x6d8>
 80152d4:	2600      	movs	r6, #0
 80152d6:	4637      	mov	r7, r6
 80152d8:	e7e1      	b.n	801529e <_dtoa_r+0x956>
 80152da:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80152dc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80152e0:	4637      	mov	r7, r6
 80152e2:	e599      	b.n	8014e18 <_dtoa_r+0x4d0>
 80152e4:	9b08      	ldr	r3, [sp, #32]
 80152e6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	f000 80fd 	beq.w	80154ea <_dtoa_r+0xba2>
 80152f0:	2d00      	cmp	r5, #0
 80152f2:	dd05      	ble.n	8015300 <_dtoa_r+0x9b8>
 80152f4:	4639      	mov	r1, r7
 80152f6:	462a      	mov	r2, r5
 80152f8:	4620      	mov	r0, r4
 80152fa:	f001 f837 	bl	801636c <__lshift>
 80152fe:	4607      	mov	r7, r0
 8015300:	9b06      	ldr	r3, [sp, #24]
 8015302:	2b00      	cmp	r3, #0
 8015304:	d05c      	beq.n	80153c0 <_dtoa_r+0xa78>
 8015306:	6879      	ldr	r1, [r7, #4]
 8015308:	4620      	mov	r0, r4
 801530a:	f000 fdd3 	bl	8015eb4 <_Balloc>
 801530e:	4605      	mov	r5, r0
 8015310:	b928      	cbnz	r0, 801531e <_dtoa_r+0x9d6>
 8015312:	4b80      	ldr	r3, [pc, #512]	; (8015514 <_dtoa_r+0xbcc>)
 8015314:	4602      	mov	r2, r0
 8015316:	f240 21ea 	movw	r1, #746	; 0x2ea
 801531a:	f7ff bb2e 	b.w	801497a <_dtoa_r+0x32>
 801531e:	693a      	ldr	r2, [r7, #16]
 8015320:	3202      	adds	r2, #2
 8015322:	0092      	lsls	r2, r2, #2
 8015324:	f107 010c 	add.w	r1, r7, #12
 8015328:	300c      	adds	r0, #12
 801532a:	f7fd fa09 	bl	8012740 <memcpy>
 801532e:	2201      	movs	r2, #1
 8015330:	4629      	mov	r1, r5
 8015332:	4620      	mov	r0, r4
 8015334:	f001 f81a 	bl	801636c <__lshift>
 8015338:	9b00      	ldr	r3, [sp, #0]
 801533a:	3301      	adds	r3, #1
 801533c:	9301      	str	r3, [sp, #4]
 801533e:	9b00      	ldr	r3, [sp, #0]
 8015340:	444b      	add	r3, r9
 8015342:	9307      	str	r3, [sp, #28]
 8015344:	9b02      	ldr	r3, [sp, #8]
 8015346:	f003 0301 	and.w	r3, r3, #1
 801534a:	46b8      	mov	r8, r7
 801534c:	9306      	str	r3, [sp, #24]
 801534e:	4607      	mov	r7, r0
 8015350:	9b01      	ldr	r3, [sp, #4]
 8015352:	4631      	mov	r1, r6
 8015354:	3b01      	subs	r3, #1
 8015356:	4658      	mov	r0, fp
 8015358:	9302      	str	r3, [sp, #8]
 801535a:	f7ff fa69 	bl	8014830 <quorem>
 801535e:	4603      	mov	r3, r0
 8015360:	3330      	adds	r3, #48	; 0x30
 8015362:	9004      	str	r0, [sp, #16]
 8015364:	4641      	mov	r1, r8
 8015366:	4658      	mov	r0, fp
 8015368:	9308      	str	r3, [sp, #32]
 801536a:	f001 f86b 	bl	8016444 <__mcmp>
 801536e:	463a      	mov	r2, r7
 8015370:	4681      	mov	r9, r0
 8015372:	4631      	mov	r1, r6
 8015374:	4620      	mov	r0, r4
 8015376:	f001 f881 	bl	801647c <__mdiff>
 801537a:	68c2      	ldr	r2, [r0, #12]
 801537c:	9b08      	ldr	r3, [sp, #32]
 801537e:	4605      	mov	r5, r0
 8015380:	bb02      	cbnz	r2, 80153c4 <_dtoa_r+0xa7c>
 8015382:	4601      	mov	r1, r0
 8015384:	4658      	mov	r0, fp
 8015386:	f001 f85d 	bl	8016444 <__mcmp>
 801538a:	9b08      	ldr	r3, [sp, #32]
 801538c:	4602      	mov	r2, r0
 801538e:	4629      	mov	r1, r5
 8015390:	4620      	mov	r0, r4
 8015392:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8015396:	f000 fdcd 	bl	8015f34 <_Bfree>
 801539a:	9b05      	ldr	r3, [sp, #20]
 801539c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801539e:	9d01      	ldr	r5, [sp, #4]
 80153a0:	ea43 0102 	orr.w	r1, r3, r2
 80153a4:	9b06      	ldr	r3, [sp, #24]
 80153a6:	430b      	orrs	r3, r1
 80153a8:	9b08      	ldr	r3, [sp, #32]
 80153aa:	d10d      	bne.n	80153c8 <_dtoa_r+0xa80>
 80153ac:	2b39      	cmp	r3, #57	; 0x39
 80153ae:	d029      	beq.n	8015404 <_dtoa_r+0xabc>
 80153b0:	f1b9 0f00 	cmp.w	r9, #0
 80153b4:	dd01      	ble.n	80153ba <_dtoa_r+0xa72>
 80153b6:	9b04      	ldr	r3, [sp, #16]
 80153b8:	3331      	adds	r3, #49	; 0x31
 80153ba:	9a02      	ldr	r2, [sp, #8]
 80153bc:	7013      	strb	r3, [r2, #0]
 80153be:	e774      	b.n	80152aa <_dtoa_r+0x962>
 80153c0:	4638      	mov	r0, r7
 80153c2:	e7b9      	b.n	8015338 <_dtoa_r+0x9f0>
 80153c4:	2201      	movs	r2, #1
 80153c6:	e7e2      	b.n	801538e <_dtoa_r+0xa46>
 80153c8:	f1b9 0f00 	cmp.w	r9, #0
 80153cc:	db06      	blt.n	80153dc <_dtoa_r+0xa94>
 80153ce:	9905      	ldr	r1, [sp, #20]
 80153d0:	ea41 0909 	orr.w	r9, r1, r9
 80153d4:	9906      	ldr	r1, [sp, #24]
 80153d6:	ea59 0101 	orrs.w	r1, r9, r1
 80153da:	d120      	bne.n	801541e <_dtoa_r+0xad6>
 80153dc:	2a00      	cmp	r2, #0
 80153de:	ddec      	ble.n	80153ba <_dtoa_r+0xa72>
 80153e0:	4659      	mov	r1, fp
 80153e2:	2201      	movs	r2, #1
 80153e4:	4620      	mov	r0, r4
 80153e6:	9301      	str	r3, [sp, #4]
 80153e8:	f000 ffc0 	bl	801636c <__lshift>
 80153ec:	4631      	mov	r1, r6
 80153ee:	4683      	mov	fp, r0
 80153f0:	f001 f828 	bl	8016444 <__mcmp>
 80153f4:	2800      	cmp	r0, #0
 80153f6:	9b01      	ldr	r3, [sp, #4]
 80153f8:	dc02      	bgt.n	8015400 <_dtoa_r+0xab8>
 80153fa:	d1de      	bne.n	80153ba <_dtoa_r+0xa72>
 80153fc:	07da      	lsls	r2, r3, #31
 80153fe:	d5dc      	bpl.n	80153ba <_dtoa_r+0xa72>
 8015400:	2b39      	cmp	r3, #57	; 0x39
 8015402:	d1d8      	bne.n	80153b6 <_dtoa_r+0xa6e>
 8015404:	9a02      	ldr	r2, [sp, #8]
 8015406:	2339      	movs	r3, #57	; 0x39
 8015408:	7013      	strb	r3, [r2, #0]
 801540a:	462b      	mov	r3, r5
 801540c:	461d      	mov	r5, r3
 801540e:	3b01      	subs	r3, #1
 8015410:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8015414:	2a39      	cmp	r2, #57	; 0x39
 8015416:	d050      	beq.n	80154ba <_dtoa_r+0xb72>
 8015418:	3201      	adds	r2, #1
 801541a:	701a      	strb	r2, [r3, #0]
 801541c:	e745      	b.n	80152aa <_dtoa_r+0x962>
 801541e:	2a00      	cmp	r2, #0
 8015420:	dd03      	ble.n	801542a <_dtoa_r+0xae2>
 8015422:	2b39      	cmp	r3, #57	; 0x39
 8015424:	d0ee      	beq.n	8015404 <_dtoa_r+0xabc>
 8015426:	3301      	adds	r3, #1
 8015428:	e7c7      	b.n	80153ba <_dtoa_r+0xa72>
 801542a:	9a01      	ldr	r2, [sp, #4]
 801542c:	9907      	ldr	r1, [sp, #28]
 801542e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8015432:	428a      	cmp	r2, r1
 8015434:	d02a      	beq.n	801548c <_dtoa_r+0xb44>
 8015436:	4659      	mov	r1, fp
 8015438:	2300      	movs	r3, #0
 801543a:	220a      	movs	r2, #10
 801543c:	4620      	mov	r0, r4
 801543e:	f000 fd9b 	bl	8015f78 <__multadd>
 8015442:	45b8      	cmp	r8, r7
 8015444:	4683      	mov	fp, r0
 8015446:	f04f 0300 	mov.w	r3, #0
 801544a:	f04f 020a 	mov.w	r2, #10
 801544e:	4641      	mov	r1, r8
 8015450:	4620      	mov	r0, r4
 8015452:	d107      	bne.n	8015464 <_dtoa_r+0xb1c>
 8015454:	f000 fd90 	bl	8015f78 <__multadd>
 8015458:	4680      	mov	r8, r0
 801545a:	4607      	mov	r7, r0
 801545c:	9b01      	ldr	r3, [sp, #4]
 801545e:	3301      	adds	r3, #1
 8015460:	9301      	str	r3, [sp, #4]
 8015462:	e775      	b.n	8015350 <_dtoa_r+0xa08>
 8015464:	f000 fd88 	bl	8015f78 <__multadd>
 8015468:	4639      	mov	r1, r7
 801546a:	4680      	mov	r8, r0
 801546c:	2300      	movs	r3, #0
 801546e:	220a      	movs	r2, #10
 8015470:	4620      	mov	r0, r4
 8015472:	f000 fd81 	bl	8015f78 <__multadd>
 8015476:	4607      	mov	r7, r0
 8015478:	e7f0      	b.n	801545c <_dtoa_r+0xb14>
 801547a:	f1b9 0f00 	cmp.w	r9, #0
 801547e:	9a00      	ldr	r2, [sp, #0]
 8015480:	bfcc      	ite	gt
 8015482:	464d      	movgt	r5, r9
 8015484:	2501      	movle	r5, #1
 8015486:	4415      	add	r5, r2
 8015488:	f04f 0800 	mov.w	r8, #0
 801548c:	4659      	mov	r1, fp
 801548e:	2201      	movs	r2, #1
 8015490:	4620      	mov	r0, r4
 8015492:	9301      	str	r3, [sp, #4]
 8015494:	f000 ff6a 	bl	801636c <__lshift>
 8015498:	4631      	mov	r1, r6
 801549a:	4683      	mov	fp, r0
 801549c:	f000 ffd2 	bl	8016444 <__mcmp>
 80154a0:	2800      	cmp	r0, #0
 80154a2:	dcb2      	bgt.n	801540a <_dtoa_r+0xac2>
 80154a4:	d102      	bne.n	80154ac <_dtoa_r+0xb64>
 80154a6:	9b01      	ldr	r3, [sp, #4]
 80154a8:	07db      	lsls	r3, r3, #31
 80154aa:	d4ae      	bmi.n	801540a <_dtoa_r+0xac2>
 80154ac:	462b      	mov	r3, r5
 80154ae:	461d      	mov	r5, r3
 80154b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80154b4:	2a30      	cmp	r2, #48	; 0x30
 80154b6:	d0fa      	beq.n	80154ae <_dtoa_r+0xb66>
 80154b8:	e6f7      	b.n	80152aa <_dtoa_r+0x962>
 80154ba:	9a00      	ldr	r2, [sp, #0]
 80154bc:	429a      	cmp	r2, r3
 80154be:	d1a5      	bne.n	801540c <_dtoa_r+0xac4>
 80154c0:	f10a 0a01 	add.w	sl, sl, #1
 80154c4:	2331      	movs	r3, #49	; 0x31
 80154c6:	e779      	b.n	80153bc <_dtoa_r+0xa74>
 80154c8:	4b13      	ldr	r3, [pc, #76]	; (8015518 <_dtoa_r+0xbd0>)
 80154ca:	f7ff baaf 	b.w	8014a2c <_dtoa_r+0xe4>
 80154ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	f47f aa86 	bne.w	80149e2 <_dtoa_r+0x9a>
 80154d6:	4b11      	ldr	r3, [pc, #68]	; (801551c <_dtoa_r+0xbd4>)
 80154d8:	f7ff baa8 	b.w	8014a2c <_dtoa_r+0xe4>
 80154dc:	f1b9 0f00 	cmp.w	r9, #0
 80154e0:	dc03      	bgt.n	80154ea <_dtoa_r+0xba2>
 80154e2:	9b05      	ldr	r3, [sp, #20]
 80154e4:	2b02      	cmp	r3, #2
 80154e6:	f73f aec9 	bgt.w	801527c <_dtoa_r+0x934>
 80154ea:	9d00      	ldr	r5, [sp, #0]
 80154ec:	4631      	mov	r1, r6
 80154ee:	4658      	mov	r0, fp
 80154f0:	f7ff f99e 	bl	8014830 <quorem>
 80154f4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80154f8:	f805 3b01 	strb.w	r3, [r5], #1
 80154fc:	9a00      	ldr	r2, [sp, #0]
 80154fe:	1aaa      	subs	r2, r5, r2
 8015500:	4591      	cmp	r9, r2
 8015502:	ddba      	ble.n	801547a <_dtoa_r+0xb32>
 8015504:	4659      	mov	r1, fp
 8015506:	2300      	movs	r3, #0
 8015508:	220a      	movs	r2, #10
 801550a:	4620      	mov	r0, r4
 801550c:	f000 fd34 	bl	8015f78 <__multadd>
 8015510:	4683      	mov	fp, r0
 8015512:	e7eb      	b.n	80154ec <_dtoa_r+0xba4>
 8015514:	08017ffb 	.word	0x08017ffb
 8015518:	08017ef8 	.word	0x08017ef8
 801551c:	08017f78 	.word	0x08017f78

08015520 <__sflush_r>:
 8015520:	898a      	ldrh	r2, [r1, #12]
 8015522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015526:	4605      	mov	r5, r0
 8015528:	0710      	lsls	r0, r2, #28
 801552a:	460c      	mov	r4, r1
 801552c:	d458      	bmi.n	80155e0 <__sflush_r+0xc0>
 801552e:	684b      	ldr	r3, [r1, #4]
 8015530:	2b00      	cmp	r3, #0
 8015532:	dc05      	bgt.n	8015540 <__sflush_r+0x20>
 8015534:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015536:	2b00      	cmp	r3, #0
 8015538:	dc02      	bgt.n	8015540 <__sflush_r+0x20>
 801553a:	2000      	movs	r0, #0
 801553c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015540:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015542:	2e00      	cmp	r6, #0
 8015544:	d0f9      	beq.n	801553a <__sflush_r+0x1a>
 8015546:	2300      	movs	r3, #0
 8015548:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801554c:	682f      	ldr	r7, [r5, #0]
 801554e:	602b      	str	r3, [r5, #0]
 8015550:	d032      	beq.n	80155b8 <__sflush_r+0x98>
 8015552:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015554:	89a3      	ldrh	r3, [r4, #12]
 8015556:	075a      	lsls	r2, r3, #29
 8015558:	d505      	bpl.n	8015566 <__sflush_r+0x46>
 801555a:	6863      	ldr	r3, [r4, #4]
 801555c:	1ac0      	subs	r0, r0, r3
 801555e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015560:	b10b      	cbz	r3, 8015566 <__sflush_r+0x46>
 8015562:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015564:	1ac0      	subs	r0, r0, r3
 8015566:	2300      	movs	r3, #0
 8015568:	4602      	mov	r2, r0
 801556a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801556c:	6a21      	ldr	r1, [r4, #32]
 801556e:	4628      	mov	r0, r5
 8015570:	47b0      	blx	r6
 8015572:	1c43      	adds	r3, r0, #1
 8015574:	89a3      	ldrh	r3, [r4, #12]
 8015576:	d106      	bne.n	8015586 <__sflush_r+0x66>
 8015578:	6829      	ldr	r1, [r5, #0]
 801557a:	291d      	cmp	r1, #29
 801557c:	d82c      	bhi.n	80155d8 <__sflush_r+0xb8>
 801557e:	4a2a      	ldr	r2, [pc, #168]	; (8015628 <__sflush_r+0x108>)
 8015580:	40ca      	lsrs	r2, r1
 8015582:	07d6      	lsls	r6, r2, #31
 8015584:	d528      	bpl.n	80155d8 <__sflush_r+0xb8>
 8015586:	2200      	movs	r2, #0
 8015588:	6062      	str	r2, [r4, #4]
 801558a:	04d9      	lsls	r1, r3, #19
 801558c:	6922      	ldr	r2, [r4, #16]
 801558e:	6022      	str	r2, [r4, #0]
 8015590:	d504      	bpl.n	801559c <__sflush_r+0x7c>
 8015592:	1c42      	adds	r2, r0, #1
 8015594:	d101      	bne.n	801559a <__sflush_r+0x7a>
 8015596:	682b      	ldr	r3, [r5, #0]
 8015598:	b903      	cbnz	r3, 801559c <__sflush_r+0x7c>
 801559a:	6560      	str	r0, [r4, #84]	; 0x54
 801559c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801559e:	602f      	str	r7, [r5, #0]
 80155a0:	2900      	cmp	r1, #0
 80155a2:	d0ca      	beq.n	801553a <__sflush_r+0x1a>
 80155a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80155a8:	4299      	cmp	r1, r3
 80155aa:	d002      	beq.n	80155b2 <__sflush_r+0x92>
 80155ac:	4628      	mov	r0, r5
 80155ae:	f7fd f8dd 	bl	801276c <_free_r>
 80155b2:	2000      	movs	r0, #0
 80155b4:	6360      	str	r0, [r4, #52]	; 0x34
 80155b6:	e7c1      	b.n	801553c <__sflush_r+0x1c>
 80155b8:	6a21      	ldr	r1, [r4, #32]
 80155ba:	2301      	movs	r3, #1
 80155bc:	4628      	mov	r0, r5
 80155be:	47b0      	blx	r6
 80155c0:	1c41      	adds	r1, r0, #1
 80155c2:	d1c7      	bne.n	8015554 <__sflush_r+0x34>
 80155c4:	682b      	ldr	r3, [r5, #0]
 80155c6:	2b00      	cmp	r3, #0
 80155c8:	d0c4      	beq.n	8015554 <__sflush_r+0x34>
 80155ca:	2b1d      	cmp	r3, #29
 80155cc:	d001      	beq.n	80155d2 <__sflush_r+0xb2>
 80155ce:	2b16      	cmp	r3, #22
 80155d0:	d101      	bne.n	80155d6 <__sflush_r+0xb6>
 80155d2:	602f      	str	r7, [r5, #0]
 80155d4:	e7b1      	b.n	801553a <__sflush_r+0x1a>
 80155d6:	89a3      	ldrh	r3, [r4, #12]
 80155d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80155dc:	81a3      	strh	r3, [r4, #12]
 80155de:	e7ad      	b.n	801553c <__sflush_r+0x1c>
 80155e0:	690f      	ldr	r7, [r1, #16]
 80155e2:	2f00      	cmp	r7, #0
 80155e4:	d0a9      	beq.n	801553a <__sflush_r+0x1a>
 80155e6:	0793      	lsls	r3, r2, #30
 80155e8:	680e      	ldr	r6, [r1, #0]
 80155ea:	bf08      	it	eq
 80155ec:	694b      	ldreq	r3, [r1, #20]
 80155ee:	600f      	str	r7, [r1, #0]
 80155f0:	bf18      	it	ne
 80155f2:	2300      	movne	r3, #0
 80155f4:	eba6 0807 	sub.w	r8, r6, r7
 80155f8:	608b      	str	r3, [r1, #8]
 80155fa:	f1b8 0f00 	cmp.w	r8, #0
 80155fe:	dd9c      	ble.n	801553a <__sflush_r+0x1a>
 8015600:	6a21      	ldr	r1, [r4, #32]
 8015602:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015604:	4643      	mov	r3, r8
 8015606:	463a      	mov	r2, r7
 8015608:	4628      	mov	r0, r5
 801560a:	47b0      	blx	r6
 801560c:	2800      	cmp	r0, #0
 801560e:	dc06      	bgt.n	801561e <__sflush_r+0xfe>
 8015610:	89a3      	ldrh	r3, [r4, #12]
 8015612:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015616:	81a3      	strh	r3, [r4, #12]
 8015618:	f04f 30ff 	mov.w	r0, #4294967295
 801561c:	e78e      	b.n	801553c <__sflush_r+0x1c>
 801561e:	4407      	add	r7, r0
 8015620:	eba8 0800 	sub.w	r8, r8, r0
 8015624:	e7e9      	b.n	80155fa <__sflush_r+0xda>
 8015626:	bf00      	nop
 8015628:	20400001 	.word	0x20400001

0801562c <_fflush_r>:
 801562c:	b538      	push	{r3, r4, r5, lr}
 801562e:	690b      	ldr	r3, [r1, #16]
 8015630:	4605      	mov	r5, r0
 8015632:	460c      	mov	r4, r1
 8015634:	b913      	cbnz	r3, 801563c <_fflush_r+0x10>
 8015636:	2500      	movs	r5, #0
 8015638:	4628      	mov	r0, r5
 801563a:	bd38      	pop	{r3, r4, r5, pc}
 801563c:	b118      	cbz	r0, 8015646 <_fflush_r+0x1a>
 801563e:	6983      	ldr	r3, [r0, #24]
 8015640:	b90b      	cbnz	r3, 8015646 <_fflush_r+0x1a>
 8015642:	f7fc ffaf 	bl	80125a4 <__sinit>
 8015646:	4b14      	ldr	r3, [pc, #80]	; (8015698 <_fflush_r+0x6c>)
 8015648:	429c      	cmp	r4, r3
 801564a:	d11b      	bne.n	8015684 <_fflush_r+0x58>
 801564c:	686c      	ldr	r4, [r5, #4]
 801564e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015652:	2b00      	cmp	r3, #0
 8015654:	d0ef      	beq.n	8015636 <_fflush_r+0xa>
 8015656:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8015658:	07d0      	lsls	r0, r2, #31
 801565a:	d404      	bmi.n	8015666 <_fflush_r+0x3a>
 801565c:	0599      	lsls	r1, r3, #22
 801565e:	d402      	bmi.n	8015666 <_fflush_r+0x3a>
 8015660:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015662:	f7fd f862 	bl	801272a <__retarget_lock_acquire_recursive>
 8015666:	4628      	mov	r0, r5
 8015668:	4621      	mov	r1, r4
 801566a:	f7ff ff59 	bl	8015520 <__sflush_r>
 801566e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015670:	07da      	lsls	r2, r3, #31
 8015672:	4605      	mov	r5, r0
 8015674:	d4e0      	bmi.n	8015638 <_fflush_r+0xc>
 8015676:	89a3      	ldrh	r3, [r4, #12]
 8015678:	059b      	lsls	r3, r3, #22
 801567a:	d4dd      	bmi.n	8015638 <_fflush_r+0xc>
 801567c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801567e:	f7fd f855 	bl	801272c <__retarget_lock_release_recursive>
 8015682:	e7d9      	b.n	8015638 <_fflush_r+0xc>
 8015684:	4b05      	ldr	r3, [pc, #20]	; (801569c <_fflush_r+0x70>)
 8015686:	429c      	cmp	r4, r3
 8015688:	d101      	bne.n	801568e <_fflush_r+0x62>
 801568a:	68ac      	ldr	r4, [r5, #8]
 801568c:	e7df      	b.n	801564e <_fflush_r+0x22>
 801568e:	4b04      	ldr	r3, [pc, #16]	; (80156a0 <_fflush_r+0x74>)
 8015690:	429c      	cmp	r4, r3
 8015692:	bf08      	it	eq
 8015694:	68ec      	ldreq	r4, [r5, #12]
 8015696:	e7da      	b.n	801564e <_fflush_r+0x22>
 8015698:	08017ea4 	.word	0x08017ea4
 801569c:	08017ec4 	.word	0x08017ec4
 80156a0:	08017e84 	.word	0x08017e84

080156a4 <rshift>:
 80156a4:	6903      	ldr	r3, [r0, #16]
 80156a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80156aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80156ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 80156b2:	f100 0414 	add.w	r4, r0, #20
 80156b6:	dd45      	ble.n	8015744 <rshift+0xa0>
 80156b8:	f011 011f 	ands.w	r1, r1, #31
 80156bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80156c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80156c4:	d10c      	bne.n	80156e0 <rshift+0x3c>
 80156c6:	f100 0710 	add.w	r7, r0, #16
 80156ca:	4629      	mov	r1, r5
 80156cc:	42b1      	cmp	r1, r6
 80156ce:	d334      	bcc.n	801573a <rshift+0x96>
 80156d0:	1a9b      	subs	r3, r3, r2
 80156d2:	009b      	lsls	r3, r3, #2
 80156d4:	1eea      	subs	r2, r5, #3
 80156d6:	4296      	cmp	r6, r2
 80156d8:	bf38      	it	cc
 80156da:	2300      	movcc	r3, #0
 80156dc:	4423      	add	r3, r4
 80156de:	e015      	b.n	801570c <rshift+0x68>
 80156e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80156e4:	f1c1 0820 	rsb	r8, r1, #32
 80156e8:	40cf      	lsrs	r7, r1
 80156ea:	f105 0e04 	add.w	lr, r5, #4
 80156ee:	46a1      	mov	r9, r4
 80156f0:	4576      	cmp	r6, lr
 80156f2:	46f4      	mov	ip, lr
 80156f4:	d815      	bhi.n	8015722 <rshift+0x7e>
 80156f6:	1a9b      	subs	r3, r3, r2
 80156f8:	009a      	lsls	r2, r3, #2
 80156fa:	3a04      	subs	r2, #4
 80156fc:	3501      	adds	r5, #1
 80156fe:	42ae      	cmp	r6, r5
 8015700:	bf38      	it	cc
 8015702:	2200      	movcc	r2, #0
 8015704:	18a3      	adds	r3, r4, r2
 8015706:	50a7      	str	r7, [r4, r2]
 8015708:	b107      	cbz	r7, 801570c <rshift+0x68>
 801570a:	3304      	adds	r3, #4
 801570c:	1b1a      	subs	r2, r3, r4
 801570e:	42a3      	cmp	r3, r4
 8015710:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015714:	bf08      	it	eq
 8015716:	2300      	moveq	r3, #0
 8015718:	6102      	str	r2, [r0, #16]
 801571a:	bf08      	it	eq
 801571c:	6143      	streq	r3, [r0, #20]
 801571e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015722:	f8dc c000 	ldr.w	ip, [ip]
 8015726:	fa0c fc08 	lsl.w	ip, ip, r8
 801572a:	ea4c 0707 	orr.w	r7, ip, r7
 801572e:	f849 7b04 	str.w	r7, [r9], #4
 8015732:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015736:	40cf      	lsrs	r7, r1
 8015738:	e7da      	b.n	80156f0 <rshift+0x4c>
 801573a:	f851 cb04 	ldr.w	ip, [r1], #4
 801573e:	f847 cf04 	str.w	ip, [r7, #4]!
 8015742:	e7c3      	b.n	80156cc <rshift+0x28>
 8015744:	4623      	mov	r3, r4
 8015746:	e7e1      	b.n	801570c <rshift+0x68>

08015748 <__hexdig_fun>:
 8015748:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801574c:	2b09      	cmp	r3, #9
 801574e:	d802      	bhi.n	8015756 <__hexdig_fun+0xe>
 8015750:	3820      	subs	r0, #32
 8015752:	b2c0      	uxtb	r0, r0
 8015754:	4770      	bx	lr
 8015756:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801575a:	2b05      	cmp	r3, #5
 801575c:	d801      	bhi.n	8015762 <__hexdig_fun+0x1a>
 801575e:	3847      	subs	r0, #71	; 0x47
 8015760:	e7f7      	b.n	8015752 <__hexdig_fun+0xa>
 8015762:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8015766:	2b05      	cmp	r3, #5
 8015768:	d801      	bhi.n	801576e <__hexdig_fun+0x26>
 801576a:	3827      	subs	r0, #39	; 0x27
 801576c:	e7f1      	b.n	8015752 <__hexdig_fun+0xa>
 801576e:	2000      	movs	r0, #0
 8015770:	4770      	bx	lr
	...

08015774 <__gethex>:
 8015774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015778:	ed2d 8b02 	vpush	{d8}
 801577c:	b089      	sub	sp, #36	; 0x24
 801577e:	ee08 0a10 	vmov	s16, r0
 8015782:	9304      	str	r3, [sp, #16]
 8015784:	4bbc      	ldr	r3, [pc, #752]	; (8015a78 <__gethex+0x304>)
 8015786:	681b      	ldr	r3, [r3, #0]
 8015788:	9301      	str	r3, [sp, #4]
 801578a:	4618      	mov	r0, r3
 801578c:	468b      	mov	fp, r1
 801578e:	4690      	mov	r8, r2
 8015790:	f7ea fd2e 	bl	80001f0 <strlen>
 8015794:	9b01      	ldr	r3, [sp, #4]
 8015796:	f8db 2000 	ldr.w	r2, [fp]
 801579a:	4403      	add	r3, r0
 801579c:	4682      	mov	sl, r0
 801579e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80157a2:	9305      	str	r3, [sp, #20]
 80157a4:	1c93      	adds	r3, r2, #2
 80157a6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80157aa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80157ae:	32fe      	adds	r2, #254	; 0xfe
 80157b0:	18d1      	adds	r1, r2, r3
 80157b2:	461f      	mov	r7, r3
 80157b4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80157b8:	9100      	str	r1, [sp, #0]
 80157ba:	2830      	cmp	r0, #48	; 0x30
 80157bc:	d0f8      	beq.n	80157b0 <__gethex+0x3c>
 80157be:	f7ff ffc3 	bl	8015748 <__hexdig_fun>
 80157c2:	4604      	mov	r4, r0
 80157c4:	2800      	cmp	r0, #0
 80157c6:	d13a      	bne.n	801583e <__gethex+0xca>
 80157c8:	9901      	ldr	r1, [sp, #4]
 80157ca:	4652      	mov	r2, sl
 80157cc:	4638      	mov	r0, r7
 80157ce:	f7fe f844 	bl	801385a <strncmp>
 80157d2:	4605      	mov	r5, r0
 80157d4:	2800      	cmp	r0, #0
 80157d6:	d168      	bne.n	80158aa <__gethex+0x136>
 80157d8:	f817 000a 	ldrb.w	r0, [r7, sl]
 80157dc:	eb07 060a 	add.w	r6, r7, sl
 80157e0:	f7ff ffb2 	bl	8015748 <__hexdig_fun>
 80157e4:	2800      	cmp	r0, #0
 80157e6:	d062      	beq.n	80158ae <__gethex+0x13a>
 80157e8:	4633      	mov	r3, r6
 80157ea:	7818      	ldrb	r0, [r3, #0]
 80157ec:	2830      	cmp	r0, #48	; 0x30
 80157ee:	461f      	mov	r7, r3
 80157f0:	f103 0301 	add.w	r3, r3, #1
 80157f4:	d0f9      	beq.n	80157ea <__gethex+0x76>
 80157f6:	f7ff ffa7 	bl	8015748 <__hexdig_fun>
 80157fa:	2301      	movs	r3, #1
 80157fc:	fab0 f480 	clz	r4, r0
 8015800:	0964      	lsrs	r4, r4, #5
 8015802:	4635      	mov	r5, r6
 8015804:	9300      	str	r3, [sp, #0]
 8015806:	463a      	mov	r2, r7
 8015808:	4616      	mov	r6, r2
 801580a:	3201      	adds	r2, #1
 801580c:	7830      	ldrb	r0, [r6, #0]
 801580e:	f7ff ff9b 	bl	8015748 <__hexdig_fun>
 8015812:	2800      	cmp	r0, #0
 8015814:	d1f8      	bne.n	8015808 <__gethex+0x94>
 8015816:	9901      	ldr	r1, [sp, #4]
 8015818:	4652      	mov	r2, sl
 801581a:	4630      	mov	r0, r6
 801581c:	f7fe f81d 	bl	801385a <strncmp>
 8015820:	b980      	cbnz	r0, 8015844 <__gethex+0xd0>
 8015822:	b94d      	cbnz	r5, 8015838 <__gethex+0xc4>
 8015824:	eb06 050a 	add.w	r5, r6, sl
 8015828:	462a      	mov	r2, r5
 801582a:	4616      	mov	r6, r2
 801582c:	3201      	adds	r2, #1
 801582e:	7830      	ldrb	r0, [r6, #0]
 8015830:	f7ff ff8a 	bl	8015748 <__hexdig_fun>
 8015834:	2800      	cmp	r0, #0
 8015836:	d1f8      	bne.n	801582a <__gethex+0xb6>
 8015838:	1bad      	subs	r5, r5, r6
 801583a:	00ad      	lsls	r5, r5, #2
 801583c:	e004      	b.n	8015848 <__gethex+0xd4>
 801583e:	2400      	movs	r4, #0
 8015840:	4625      	mov	r5, r4
 8015842:	e7e0      	b.n	8015806 <__gethex+0x92>
 8015844:	2d00      	cmp	r5, #0
 8015846:	d1f7      	bne.n	8015838 <__gethex+0xc4>
 8015848:	7833      	ldrb	r3, [r6, #0]
 801584a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801584e:	2b50      	cmp	r3, #80	; 0x50
 8015850:	d13b      	bne.n	80158ca <__gethex+0x156>
 8015852:	7873      	ldrb	r3, [r6, #1]
 8015854:	2b2b      	cmp	r3, #43	; 0x2b
 8015856:	d02c      	beq.n	80158b2 <__gethex+0x13e>
 8015858:	2b2d      	cmp	r3, #45	; 0x2d
 801585a:	d02e      	beq.n	80158ba <__gethex+0x146>
 801585c:	1c71      	adds	r1, r6, #1
 801585e:	f04f 0900 	mov.w	r9, #0
 8015862:	7808      	ldrb	r0, [r1, #0]
 8015864:	f7ff ff70 	bl	8015748 <__hexdig_fun>
 8015868:	1e43      	subs	r3, r0, #1
 801586a:	b2db      	uxtb	r3, r3
 801586c:	2b18      	cmp	r3, #24
 801586e:	d82c      	bhi.n	80158ca <__gethex+0x156>
 8015870:	f1a0 0210 	sub.w	r2, r0, #16
 8015874:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015878:	f7ff ff66 	bl	8015748 <__hexdig_fun>
 801587c:	1e43      	subs	r3, r0, #1
 801587e:	b2db      	uxtb	r3, r3
 8015880:	2b18      	cmp	r3, #24
 8015882:	d91d      	bls.n	80158c0 <__gethex+0x14c>
 8015884:	f1b9 0f00 	cmp.w	r9, #0
 8015888:	d000      	beq.n	801588c <__gethex+0x118>
 801588a:	4252      	negs	r2, r2
 801588c:	4415      	add	r5, r2
 801588e:	f8cb 1000 	str.w	r1, [fp]
 8015892:	b1e4      	cbz	r4, 80158ce <__gethex+0x15a>
 8015894:	9b00      	ldr	r3, [sp, #0]
 8015896:	2b00      	cmp	r3, #0
 8015898:	bf14      	ite	ne
 801589a:	2700      	movne	r7, #0
 801589c:	2706      	moveq	r7, #6
 801589e:	4638      	mov	r0, r7
 80158a0:	b009      	add	sp, #36	; 0x24
 80158a2:	ecbd 8b02 	vpop	{d8}
 80158a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158aa:	463e      	mov	r6, r7
 80158ac:	4625      	mov	r5, r4
 80158ae:	2401      	movs	r4, #1
 80158b0:	e7ca      	b.n	8015848 <__gethex+0xd4>
 80158b2:	f04f 0900 	mov.w	r9, #0
 80158b6:	1cb1      	adds	r1, r6, #2
 80158b8:	e7d3      	b.n	8015862 <__gethex+0xee>
 80158ba:	f04f 0901 	mov.w	r9, #1
 80158be:	e7fa      	b.n	80158b6 <__gethex+0x142>
 80158c0:	230a      	movs	r3, #10
 80158c2:	fb03 0202 	mla	r2, r3, r2, r0
 80158c6:	3a10      	subs	r2, #16
 80158c8:	e7d4      	b.n	8015874 <__gethex+0x100>
 80158ca:	4631      	mov	r1, r6
 80158cc:	e7df      	b.n	801588e <__gethex+0x11a>
 80158ce:	1bf3      	subs	r3, r6, r7
 80158d0:	3b01      	subs	r3, #1
 80158d2:	4621      	mov	r1, r4
 80158d4:	2b07      	cmp	r3, #7
 80158d6:	dc0b      	bgt.n	80158f0 <__gethex+0x17c>
 80158d8:	ee18 0a10 	vmov	r0, s16
 80158dc:	f000 faea 	bl	8015eb4 <_Balloc>
 80158e0:	4604      	mov	r4, r0
 80158e2:	b940      	cbnz	r0, 80158f6 <__gethex+0x182>
 80158e4:	4b65      	ldr	r3, [pc, #404]	; (8015a7c <__gethex+0x308>)
 80158e6:	4602      	mov	r2, r0
 80158e8:	21de      	movs	r1, #222	; 0xde
 80158ea:	4865      	ldr	r0, [pc, #404]	; (8015a80 <__gethex+0x30c>)
 80158ec:	f001 fa82 	bl	8016df4 <__assert_func>
 80158f0:	3101      	adds	r1, #1
 80158f2:	105b      	asrs	r3, r3, #1
 80158f4:	e7ee      	b.n	80158d4 <__gethex+0x160>
 80158f6:	f100 0914 	add.w	r9, r0, #20
 80158fa:	f04f 0b00 	mov.w	fp, #0
 80158fe:	f1ca 0301 	rsb	r3, sl, #1
 8015902:	f8cd 9008 	str.w	r9, [sp, #8]
 8015906:	f8cd b000 	str.w	fp, [sp]
 801590a:	9306      	str	r3, [sp, #24]
 801590c:	42b7      	cmp	r7, r6
 801590e:	d340      	bcc.n	8015992 <__gethex+0x21e>
 8015910:	9802      	ldr	r0, [sp, #8]
 8015912:	9b00      	ldr	r3, [sp, #0]
 8015914:	f840 3b04 	str.w	r3, [r0], #4
 8015918:	eba0 0009 	sub.w	r0, r0, r9
 801591c:	1080      	asrs	r0, r0, #2
 801591e:	0146      	lsls	r6, r0, #5
 8015920:	6120      	str	r0, [r4, #16]
 8015922:	4618      	mov	r0, r3
 8015924:	f000 fbbc 	bl	80160a0 <__hi0bits>
 8015928:	1a30      	subs	r0, r6, r0
 801592a:	f8d8 6000 	ldr.w	r6, [r8]
 801592e:	42b0      	cmp	r0, r6
 8015930:	dd63      	ble.n	80159fa <__gethex+0x286>
 8015932:	1b87      	subs	r7, r0, r6
 8015934:	4639      	mov	r1, r7
 8015936:	4620      	mov	r0, r4
 8015938:	f000 ff56 	bl	80167e8 <__any_on>
 801593c:	4682      	mov	sl, r0
 801593e:	b1a8      	cbz	r0, 801596c <__gethex+0x1f8>
 8015940:	1e7b      	subs	r3, r7, #1
 8015942:	1159      	asrs	r1, r3, #5
 8015944:	f003 021f 	and.w	r2, r3, #31
 8015948:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801594c:	f04f 0a01 	mov.w	sl, #1
 8015950:	fa0a f202 	lsl.w	r2, sl, r2
 8015954:	420a      	tst	r2, r1
 8015956:	d009      	beq.n	801596c <__gethex+0x1f8>
 8015958:	4553      	cmp	r3, sl
 801595a:	dd05      	ble.n	8015968 <__gethex+0x1f4>
 801595c:	1eb9      	subs	r1, r7, #2
 801595e:	4620      	mov	r0, r4
 8015960:	f000 ff42 	bl	80167e8 <__any_on>
 8015964:	2800      	cmp	r0, #0
 8015966:	d145      	bne.n	80159f4 <__gethex+0x280>
 8015968:	f04f 0a02 	mov.w	sl, #2
 801596c:	4639      	mov	r1, r7
 801596e:	4620      	mov	r0, r4
 8015970:	f7ff fe98 	bl	80156a4 <rshift>
 8015974:	443d      	add	r5, r7
 8015976:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801597a:	42ab      	cmp	r3, r5
 801597c:	da4c      	bge.n	8015a18 <__gethex+0x2a4>
 801597e:	ee18 0a10 	vmov	r0, s16
 8015982:	4621      	mov	r1, r4
 8015984:	f000 fad6 	bl	8015f34 <_Bfree>
 8015988:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801598a:	2300      	movs	r3, #0
 801598c:	6013      	str	r3, [r2, #0]
 801598e:	27a3      	movs	r7, #163	; 0xa3
 8015990:	e785      	b.n	801589e <__gethex+0x12a>
 8015992:	1e73      	subs	r3, r6, #1
 8015994:	9a05      	ldr	r2, [sp, #20]
 8015996:	9303      	str	r3, [sp, #12]
 8015998:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801599c:	4293      	cmp	r3, r2
 801599e:	d019      	beq.n	80159d4 <__gethex+0x260>
 80159a0:	f1bb 0f20 	cmp.w	fp, #32
 80159a4:	d107      	bne.n	80159b6 <__gethex+0x242>
 80159a6:	9b02      	ldr	r3, [sp, #8]
 80159a8:	9a00      	ldr	r2, [sp, #0]
 80159aa:	f843 2b04 	str.w	r2, [r3], #4
 80159ae:	9302      	str	r3, [sp, #8]
 80159b0:	2300      	movs	r3, #0
 80159b2:	9300      	str	r3, [sp, #0]
 80159b4:	469b      	mov	fp, r3
 80159b6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80159ba:	f7ff fec5 	bl	8015748 <__hexdig_fun>
 80159be:	9b00      	ldr	r3, [sp, #0]
 80159c0:	f000 000f 	and.w	r0, r0, #15
 80159c4:	fa00 f00b 	lsl.w	r0, r0, fp
 80159c8:	4303      	orrs	r3, r0
 80159ca:	9300      	str	r3, [sp, #0]
 80159cc:	f10b 0b04 	add.w	fp, fp, #4
 80159d0:	9b03      	ldr	r3, [sp, #12]
 80159d2:	e00d      	b.n	80159f0 <__gethex+0x27c>
 80159d4:	9b03      	ldr	r3, [sp, #12]
 80159d6:	9a06      	ldr	r2, [sp, #24]
 80159d8:	4413      	add	r3, r2
 80159da:	42bb      	cmp	r3, r7
 80159dc:	d3e0      	bcc.n	80159a0 <__gethex+0x22c>
 80159de:	4618      	mov	r0, r3
 80159e0:	9901      	ldr	r1, [sp, #4]
 80159e2:	9307      	str	r3, [sp, #28]
 80159e4:	4652      	mov	r2, sl
 80159e6:	f7fd ff38 	bl	801385a <strncmp>
 80159ea:	9b07      	ldr	r3, [sp, #28]
 80159ec:	2800      	cmp	r0, #0
 80159ee:	d1d7      	bne.n	80159a0 <__gethex+0x22c>
 80159f0:	461e      	mov	r6, r3
 80159f2:	e78b      	b.n	801590c <__gethex+0x198>
 80159f4:	f04f 0a03 	mov.w	sl, #3
 80159f8:	e7b8      	b.n	801596c <__gethex+0x1f8>
 80159fa:	da0a      	bge.n	8015a12 <__gethex+0x29e>
 80159fc:	1a37      	subs	r7, r6, r0
 80159fe:	4621      	mov	r1, r4
 8015a00:	ee18 0a10 	vmov	r0, s16
 8015a04:	463a      	mov	r2, r7
 8015a06:	f000 fcb1 	bl	801636c <__lshift>
 8015a0a:	1bed      	subs	r5, r5, r7
 8015a0c:	4604      	mov	r4, r0
 8015a0e:	f100 0914 	add.w	r9, r0, #20
 8015a12:	f04f 0a00 	mov.w	sl, #0
 8015a16:	e7ae      	b.n	8015976 <__gethex+0x202>
 8015a18:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015a1c:	42a8      	cmp	r0, r5
 8015a1e:	dd72      	ble.n	8015b06 <__gethex+0x392>
 8015a20:	1b45      	subs	r5, r0, r5
 8015a22:	42ae      	cmp	r6, r5
 8015a24:	dc36      	bgt.n	8015a94 <__gethex+0x320>
 8015a26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015a2a:	2b02      	cmp	r3, #2
 8015a2c:	d02a      	beq.n	8015a84 <__gethex+0x310>
 8015a2e:	2b03      	cmp	r3, #3
 8015a30:	d02c      	beq.n	8015a8c <__gethex+0x318>
 8015a32:	2b01      	cmp	r3, #1
 8015a34:	d115      	bne.n	8015a62 <__gethex+0x2ee>
 8015a36:	42ae      	cmp	r6, r5
 8015a38:	d113      	bne.n	8015a62 <__gethex+0x2ee>
 8015a3a:	2e01      	cmp	r6, #1
 8015a3c:	d10b      	bne.n	8015a56 <__gethex+0x2e2>
 8015a3e:	9a04      	ldr	r2, [sp, #16]
 8015a40:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015a44:	6013      	str	r3, [r2, #0]
 8015a46:	2301      	movs	r3, #1
 8015a48:	6123      	str	r3, [r4, #16]
 8015a4a:	f8c9 3000 	str.w	r3, [r9]
 8015a4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015a50:	2762      	movs	r7, #98	; 0x62
 8015a52:	601c      	str	r4, [r3, #0]
 8015a54:	e723      	b.n	801589e <__gethex+0x12a>
 8015a56:	1e71      	subs	r1, r6, #1
 8015a58:	4620      	mov	r0, r4
 8015a5a:	f000 fec5 	bl	80167e8 <__any_on>
 8015a5e:	2800      	cmp	r0, #0
 8015a60:	d1ed      	bne.n	8015a3e <__gethex+0x2ca>
 8015a62:	ee18 0a10 	vmov	r0, s16
 8015a66:	4621      	mov	r1, r4
 8015a68:	f000 fa64 	bl	8015f34 <_Bfree>
 8015a6c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015a6e:	2300      	movs	r3, #0
 8015a70:	6013      	str	r3, [r2, #0]
 8015a72:	2750      	movs	r7, #80	; 0x50
 8015a74:	e713      	b.n	801589e <__gethex+0x12a>
 8015a76:	bf00      	nop
 8015a78:	08018078 	.word	0x08018078
 8015a7c:	08017ffb 	.word	0x08017ffb
 8015a80:	0801800c 	.word	0x0801800c
 8015a84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015a86:	2b00      	cmp	r3, #0
 8015a88:	d1eb      	bne.n	8015a62 <__gethex+0x2ee>
 8015a8a:	e7d8      	b.n	8015a3e <__gethex+0x2ca>
 8015a8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015a8e:	2b00      	cmp	r3, #0
 8015a90:	d1d5      	bne.n	8015a3e <__gethex+0x2ca>
 8015a92:	e7e6      	b.n	8015a62 <__gethex+0x2ee>
 8015a94:	1e6f      	subs	r7, r5, #1
 8015a96:	f1ba 0f00 	cmp.w	sl, #0
 8015a9a:	d131      	bne.n	8015b00 <__gethex+0x38c>
 8015a9c:	b127      	cbz	r7, 8015aa8 <__gethex+0x334>
 8015a9e:	4639      	mov	r1, r7
 8015aa0:	4620      	mov	r0, r4
 8015aa2:	f000 fea1 	bl	80167e8 <__any_on>
 8015aa6:	4682      	mov	sl, r0
 8015aa8:	117b      	asrs	r3, r7, #5
 8015aaa:	2101      	movs	r1, #1
 8015aac:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8015ab0:	f007 071f 	and.w	r7, r7, #31
 8015ab4:	fa01 f707 	lsl.w	r7, r1, r7
 8015ab8:	421f      	tst	r7, r3
 8015aba:	4629      	mov	r1, r5
 8015abc:	4620      	mov	r0, r4
 8015abe:	bf18      	it	ne
 8015ac0:	f04a 0a02 	orrne.w	sl, sl, #2
 8015ac4:	1b76      	subs	r6, r6, r5
 8015ac6:	f7ff fded 	bl	80156a4 <rshift>
 8015aca:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8015ace:	2702      	movs	r7, #2
 8015ad0:	f1ba 0f00 	cmp.w	sl, #0
 8015ad4:	d048      	beq.n	8015b68 <__gethex+0x3f4>
 8015ad6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015ada:	2b02      	cmp	r3, #2
 8015adc:	d015      	beq.n	8015b0a <__gethex+0x396>
 8015ade:	2b03      	cmp	r3, #3
 8015ae0:	d017      	beq.n	8015b12 <__gethex+0x39e>
 8015ae2:	2b01      	cmp	r3, #1
 8015ae4:	d109      	bne.n	8015afa <__gethex+0x386>
 8015ae6:	f01a 0f02 	tst.w	sl, #2
 8015aea:	d006      	beq.n	8015afa <__gethex+0x386>
 8015aec:	f8d9 0000 	ldr.w	r0, [r9]
 8015af0:	ea4a 0a00 	orr.w	sl, sl, r0
 8015af4:	f01a 0f01 	tst.w	sl, #1
 8015af8:	d10e      	bne.n	8015b18 <__gethex+0x3a4>
 8015afa:	f047 0710 	orr.w	r7, r7, #16
 8015afe:	e033      	b.n	8015b68 <__gethex+0x3f4>
 8015b00:	f04f 0a01 	mov.w	sl, #1
 8015b04:	e7d0      	b.n	8015aa8 <__gethex+0x334>
 8015b06:	2701      	movs	r7, #1
 8015b08:	e7e2      	b.n	8015ad0 <__gethex+0x35c>
 8015b0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015b0c:	f1c3 0301 	rsb	r3, r3, #1
 8015b10:	9315      	str	r3, [sp, #84]	; 0x54
 8015b12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015b14:	2b00      	cmp	r3, #0
 8015b16:	d0f0      	beq.n	8015afa <__gethex+0x386>
 8015b18:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015b1c:	f104 0314 	add.w	r3, r4, #20
 8015b20:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8015b24:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015b28:	f04f 0c00 	mov.w	ip, #0
 8015b2c:	4618      	mov	r0, r3
 8015b2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015b32:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015b36:	d01c      	beq.n	8015b72 <__gethex+0x3fe>
 8015b38:	3201      	adds	r2, #1
 8015b3a:	6002      	str	r2, [r0, #0]
 8015b3c:	2f02      	cmp	r7, #2
 8015b3e:	f104 0314 	add.w	r3, r4, #20
 8015b42:	d13f      	bne.n	8015bc4 <__gethex+0x450>
 8015b44:	f8d8 2000 	ldr.w	r2, [r8]
 8015b48:	3a01      	subs	r2, #1
 8015b4a:	42b2      	cmp	r2, r6
 8015b4c:	d10a      	bne.n	8015b64 <__gethex+0x3f0>
 8015b4e:	1171      	asrs	r1, r6, #5
 8015b50:	2201      	movs	r2, #1
 8015b52:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015b56:	f006 061f 	and.w	r6, r6, #31
 8015b5a:	fa02 f606 	lsl.w	r6, r2, r6
 8015b5e:	421e      	tst	r6, r3
 8015b60:	bf18      	it	ne
 8015b62:	4617      	movne	r7, r2
 8015b64:	f047 0720 	orr.w	r7, r7, #32
 8015b68:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015b6a:	601c      	str	r4, [r3, #0]
 8015b6c:	9b04      	ldr	r3, [sp, #16]
 8015b6e:	601d      	str	r5, [r3, #0]
 8015b70:	e695      	b.n	801589e <__gethex+0x12a>
 8015b72:	4299      	cmp	r1, r3
 8015b74:	f843 cc04 	str.w	ip, [r3, #-4]
 8015b78:	d8d8      	bhi.n	8015b2c <__gethex+0x3b8>
 8015b7a:	68a3      	ldr	r3, [r4, #8]
 8015b7c:	459b      	cmp	fp, r3
 8015b7e:	db19      	blt.n	8015bb4 <__gethex+0x440>
 8015b80:	6861      	ldr	r1, [r4, #4]
 8015b82:	ee18 0a10 	vmov	r0, s16
 8015b86:	3101      	adds	r1, #1
 8015b88:	f000 f994 	bl	8015eb4 <_Balloc>
 8015b8c:	4681      	mov	r9, r0
 8015b8e:	b918      	cbnz	r0, 8015b98 <__gethex+0x424>
 8015b90:	4b1a      	ldr	r3, [pc, #104]	; (8015bfc <__gethex+0x488>)
 8015b92:	4602      	mov	r2, r0
 8015b94:	2184      	movs	r1, #132	; 0x84
 8015b96:	e6a8      	b.n	80158ea <__gethex+0x176>
 8015b98:	6922      	ldr	r2, [r4, #16]
 8015b9a:	3202      	adds	r2, #2
 8015b9c:	f104 010c 	add.w	r1, r4, #12
 8015ba0:	0092      	lsls	r2, r2, #2
 8015ba2:	300c      	adds	r0, #12
 8015ba4:	f7fc fdcc 	bl	8012740 <memcpy>
 8015ba8:	4621      	mov	r1, r4
 8015baa:	ee18 0a10 	vmov	r0, s16
 8015bae:	f000 f9c1 	bl	8015f34 <_Bfree>
 8015bb2:	464c      	mov	r4, r9
 8015bb4:	6923      	ldr	r3, [r4, #16]
 8015bb6:	1c5a      	adds	r2, r3, #1
 8015bb8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015bbc:	6122      	str	r2, [r4, #16]
 8015bbe:	2201      	movs	r2, #1
 8015bc0:	615a      	str	r2, [r3, #20]
 8015bc2:	e7bb      	b.n	8015b3c <__gethex+0x3c8>
 8015bc4:	6922      	ldr	r2, [r4, #16]
 8015bc6:	455a      	cmp	r2, fp
 8015bc8:	dd0b      	ble.n	8015be2 <__gethex+0x46e>
 8015bca:	2101      	movs	r1, #1
 8015bcc:	4620      	mov	r0, r4
 8015bce:	f7ff fd69 	bl	80156a4 <rshift>
 8015bd2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015bd6:	3501      	adds	r5, #1
 8015bd8:	42ab      	cmp	r3, r5
 8015bda:	f6ff aed0 	blt.w	801597e <__gethex+0x20a>
 8015bde:	2701      	movs	r7, #1
 8015be0:	e7c0      	b.n	8015b64 <__gethex+0x3f0>
 8015be2:	f016 061f 	ands.w	r6, r6, #31
 8015be6:	d0fa      	beq.n	8015bde <__gethex+0x46a>
 8015be8:	449a      	add	sl, r3
 8015bea:	f1c6 0620 	rsb	r6, r6, #32
 8015bee:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8015bf2:	f000 fa55 	bl	80160a0 <__hi0bits>
 8015bf6:	42b0      	cmp	r0, r6
 8015bf8:	dbe7      	blt.n	8015bca <__gethex+0x456>
 8015bfa:	e7f0      	b.n	8015bde <__gethex+0x46a>
 8015bfc:	08017ffb 	.word	0x08017ffb

08015c00 <L_shift>:
 8015c00:	f1c2 0208 	rsb	r2, r2, #8
 8015c04:	0092      	lsls	r2, r2, #2
 8015c06:	b570      	push	{r4, r5, r6, lr}
 8015c08:	f1c2 0620 	rsb	r6, r2, #32
 8015c0c:	6843      	ldr	r3, [r0, #4]
 8015c0e:	6804      	ldr	r4, [r0, #0]
 8015c10:	fa03 f506 	lsl.w	r5, r3, r6
 8015c14:	432c      	orrs	r4, r5
 8015c16:	40d3      	lsrs	r3, r2
 8015c18:	6004      	str	r4, [r0, #0]
 8015c1a:	f840 3f04 	str.w	r3, [r0, #4]!
 8015c1e:	4288      	cmp	r0, r1
 8015c20:	d3f4      	bcc.n	8015c0c <L_shift+0xc>
 8015c22:	bd70      	pop	{r4, r5, r6, pc}

08015c24 <__match>:
 8015c24:	b530      	push	{r4, r5, lr}
 8015c26:	6803      	ldr	r3, [r0, #0]
 8015c28:	3301      	adds	r3, #1
 8015c2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015c2e:	b914      	cbnz	r4, 8015c36 <__match+0x12>
 8015c30:	6003      	str	r3, [r0, #0]
 8015c32:	2001      	movs	r0, #1
 8015c34:	bd30      	pop	{r4, r5, pc}
 8015c36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015c3a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8015c3e:	2d19      	cmp	r5, #25
 8015c40:	bf98      	it	ls
 8015c42:	3220      	addls	r2, #32
 8015c44:	42a2      	cmp	r2, r4
 8015c46:	d0f0      	beq.n	8015c2a <__match+0x6>
 8015c48:	2000      	movs	r0, #0
 8015c4a:	e7f3      	b.n	8015c34 <__match+0x10>

08015c4c <__hexnan>:
 8015c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c50:	680b      	ldr	r3, [r1, #0]
 8015c52:	6801      	ldr	r1, [r0, #0]
 8015c54:	115e      	asrs	r6, r3, #5
 8015c56:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8015c5a:	f013 031f 	ands.w	r3, r3, #31
 8015c5e:	b087      	sub	sp, #28
 8015c60:	bf18      	it	ne
 8015c62:	3604      	addne	r6, #4
 8015c64:	2500      	movs	r5, #0
 8015c66:	1f37      	subs	r7, r6, #4
 8015c68:	4682      	mov	sl, r0
 8015c6a:	4690      	mov	r8, r2
 8015c6c:	9301      	str	r3, [sp, #4]
 8015c6e:	f846 5c04 	str.w	r5, [r6, #-4]
 8015c72:	46b9      	mov	r9, r7
 8015c74:	463c      	mov	r4, r7
 8015c76:	9502      	str	r5, [sp, #8]
 8015c78:	46ab      	mov	fp, r5
 8015c7a:	784a      	ldrb	r2, [r1, #1]
 8015c7c:	1c4b      	adds	r3, r1, #1
 8015c7e:	9303      	str	r3, [sp, #12]
 8015c80:	b342      	cbz	r2, 8015cd4 <__hexnan+0x88>
 8015c82:	4610      	mov	r0, r2
 8015c84:	9105      	str	r1, [sp, #20]
 8015c86:	9204      	str	r2, [sp, #16]
 8015c88:	f7ff fd5e 	bl	8015748 <__hexdig_fun>
 8015c8c:	2800      	cmp	r0, #0
 8015c8e:	d14f      	bne.n	8015d30 <__hexnan+0xe4>
 8015c90:	9a04      	ldr	r2, [sp, #16]
 8015c92:	9905      	ldr	r1, [sp, #20]
 8015c94:	2a20      	cmp	r2, #32
 8015c96:	d818      	bhi.n	8015cca <__hexnan+0x7e>
 8015c98:	9b02      	ldr	r3, [sp, #8]
 8015c9a:	459b      	cmp	fp, r3
 8015c9c:	dd13      	ble.n	8015cc6 <__hexnan+0x7a>
 8015c9e:	454c      	cmp	r4, r9
 8015ca0:	d206      	bcs.n	8015cb0 <__hexnan+0x64>
 8015ca2:	2d07      	cmp	r5, #7
 8015ca4:	dc04      	bgt.n	8015cb0 <__hexnan+0x64>
 8015ca6:	462a      	mov	r2, r5
 8015ca8:	4649      	mov	r1, r9
 8015caa:	4620      	mov	r0, r4
 8015cac:	f7ff ffa8 	bl	8015c00 <L_shift>
 8015cb0:	4544      	cmp	r4, r8
 8015cb2:	d950      	bls.n	8015d56 <__hexnan+0x10a>
 8015cb4:	2300      	movs	r3, #0
 8015cb6:	f1a4 0904 	sub.w	r9, r4, #4
 8015cba:	f844 3c04 	str.w	r3, [r4, #-4]
 8015cbe:	f8cd b008 	str.w	fp, [sp, #8]
 8015cc2:	464c      	mov	r4, r9
 8015cc4:	461d      	mov	r5, r3
 8015cc6:	9903      	ldr	r1, [sp, #12]
 8015cc8:	e7d7      	b.n	8015c7a <__hexnan+0x2e>
 8015cca:	2a29      	cmp	r2, #41	; 0x29
 8015ccc:	d156      	bne.n	8015d7c <__hexnan+0x130>
 8015cce:	3102      	adds	r1, #2
 8015cd0:	f8ca 1000 	str.w	r1, [sl]
 8015cd4:	f1bb 0f00 	cmp.w	fp, #0
 8015cd8:	d050      	beq.n	8015d7c <__hexnan+0x130>
 8015cda:	454c      	cmp	r4, r9
 8015cdc:	d206      	bcs.n	8015cec <__hexnan+0xa0>
 8015cde:	2d07      	cmp	r5, #7
 8015ce0:	dc04      	bgt.n	8015cec <__hexnan+0xa0>
 8015ce2:	462a      	mov	r2, r5
 8015ce4:	4649      	mov	r1, r9
 8015ce6:	4620      	mov	r0, r4
 8015ce8:	f7ff ff8a 	bl	8015c00 <L_shift>
 8015cec:	4544      	cmp	r4, r8
 8015cee:	d934      	bls.n	8015d5a <__hexnan+0x10e>
 8015cf0:	f1a8 0204 	sub.w	r2, r8, #4
 8015cf4:	4623      	mov	r3, r4
 8015cf6:	f853 1b04 	ldr.w	r1, [r3], #4
 8015cfa:	f842 1f04 	str.w	r1, [r2, #4]!
 8015cfe:	429f      	cmp	r7, r3
 8015d00:	d2f9      	bcs.n	8015cf6 <__hexnan+0xaa>
 8015d02:	1b3b      	subs	r3, r7, r4
 8015d04:	f023 0303 	bic.w	r3, r3, #3
 8015d08:	3304      	adds	r3, #4
 8015d0a:	3401      	adds	r4, #1
 8015d0c:	3e03      	subs	r6, #3
 8015d0e:	42b4      	cmp	r4, r6
 8015d10:	bf88      	it	hi
 8015d12:	2304      	movhi	r3, #4
 8015d14:	4443      	add	r3, r8
 8015d16:	2200      	movs	r2, #0
 8015d18:	f843 2b04 	str.w	r2, [r3], #4
 8015d1c:	429f      	cmp	r7, r3
 8015d1e:	d2fb      	bcs.n	8015d18 <__hexnan+0xcc>
 8015d20:	683b      	ldr	r3, [r7, #0]
 8015d22:	b91b      	cbnz	r3, 8015d2c <__hexnan+0xe0>
 8015d24:	4547      	cmp	r7, r8
 8015d26:	d127      	bne.n	8015d78 <__hexnan+0x12c>
 8015d28:	2301      	movs	r3, #1
 8015d2a:	603b      	str	r3, [r7, #0]
 8015d2c:	2005      	movs	r0, #5
 8015d2e:	e026      	b.n	8015d7e <__hexnan+0x132>
 8015d30:	3501      	adds	r5, #1
 8015d32:	2d08      	cmp	r5, #8
 8015d34:	f10b 0b01 	add.w	fp, fp, #1
 8015d38:	dd06      	ble.n	8015d48 <__hexnan+0xfc>
 8015d3a:	4544      	cmp	r4, r8
 8015d3c:	d9c3      	bls.n	8015cc6 <__hexnan+0x7a>
 8015d3e:	2300      	movs	r3, #0
 8015d40:	f844 3c04 	str.w	r3, [r4, #-4]
 8015d44:	2501      	movs	r5, #1
 8015d46:	3c04      	subs	r4, #4
 8015d48:	6822      	ldr	r2, [r4, #0]
 8015d4a:	f000 000f 	and.w	r0, r0, #15
 8015d4e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8015d52:	6022      	str	r2, [r4, #0]
 8015d54:	e7b7      	b.n	8015cc6 <__hexnan+0x7a>
 8015d56:	2508      	movs	r5, #8
 8015d58:	e7b5      	b.n	8015cc6 <__hexnan+0x7a>
 8015d5a:	9b01      	ldr	r3, [sp, #4]
 8015d5c:	2b00      	cmp	r3, #0
 8015d5e:	d0df      	beq.n	8015d20 <__hexnan+0xd4>
 8015d60:	f04f 32ff 	mov.w	r2, #4294967295
 8015d64:	f1c3 0320 	rsb	r3, r3, #32
 8015d68:	fa22 f303 	lsr.w	r3, r2, r3
 8015d6c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8015d70:	401a      	ands	r2, r3
 8015d72:	f846 2c04 	str.w	r2, [r6, #-4]
 8015d76:	e7d3      	b.n	8015d20 <__hexnan+0xd4>
 8015d78:	3f04      	subs	r7, #4
 8015d7a:	e7d1      	b.n	8015d20 <__hexnan+0xd4>
 8015d7c:	2004      	movs	r0, #4
 8015d7e:	b007      	add	sp, #28
 8015d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015d84 <_localeconv_r>:
 8015d84:	4800      	ldr	r0, [pc, #0]	; (8015d88 <_localeconv_r+0x4>)
 8015d86:	4770      	bx	lr
 8015d88:	200001d8 	.word	0x200001d8

08015d8c <_lseek_r>:
 8015d8c:	b538      	push	{r3, r4, r5, lr}
 8015d8e:	4d07      	ldr	r5, [pc, #28]	; (8015dac <_lseek_r+0x20>)
 8015d90:	4604      	mov	r4, r0
 8015d92:	4608      	mov	r0, r1
 8015d94:	4611      	mov	r1, r2
 8015d96:	2200      	movs	r2, #0
 8015d98:	602a      	str	r2, [r5, #0]
 8015d9a:	461a      	mov	r2, r3
 8015d9c:	f001 f8ec 	bl	8016f78 <_lseek>
 8015da0:	1c43      	adds	r3, r0, #1
 8015da2:	d102      	bne.n	8015daa <_lseek_r+0x1e>
 8015da4:	682b      	ldr	r3, [r5, #0]
 8015da6:	b103      	cbz	r3, 8015daa <_lseek_r+0x1e>
 8015da8:	6023      	str	r3, [r4, #0]
 8015daa:	bd38      	pop	{r3, r4, r5, pc}
 8015dac:	200068f8 	.word	0x200068f8

08015db0 <__swhatbuf_r>:
 8015db0:	b570      	push	{r4, r5, r6, lr}
 8015db2:	460e      	mov	r6, r1
 8015db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015db8:	2900      	cmp	r1, #0
 8015dba:	b096      	sub	sp, #88	; 0x58
 8015dbc:	4614      	mov	r4, r2
 8015dbe:	461d      	mov	r5, r3
 8015dc0:	da07      	bge.n	8015dd2 <__swhatbuf_r+0x22>
 8015dc2:	2300      	movs	r3, #0
 8015dc4:	602b      	str	r3, [r5, #0]
 8015dc6:	89b3      	ldrh	r3, [r6, #12]
 8015dc8:	061a      	lsls	r2, r3, #24
 8015dca:	d410      	bmi.n	8015dee <__swhatbuf_r+0x3e>
 8015dcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015dd0:	e00e      	b.n	8015df0 <__swhatbuf_r+0x40>
 8015dd2:	466a      	mov	r2, sp
 8015dd4:	f001 f83e 	bl	8016e54 <_fstat_r>
 8015dd8:	2800      	cmp	r0, #0
 8015dda:	dbf2      	blt.n	8015dc2 <__swhatbuf_r+0x12>
 8015ddc:	9a01      	ldr	r2, [sp, #4]
 8015dde:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8015de2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8015de6:	425a      	negs	r2, r3
 8015de8:	415a      	adcs	r2, r3
 8015dea:	602a      	str	r2, [r5, #0]
 8015dec:	e7ee      	b.n	8015dcc <__swhatbuf_r+0x1c>
 8015dee:	2340      	movs	r3, #64	; 0x40
 8015df0:	2000      	movs	r0, #0
 8015df2:	6023      	str	r3, [r4, #0]
 8015df4:	b016      	add	sp, #88	; 0x58
 8015df6:	bd70      	pop	{r4, r5, r6, pc}

08015df8 <__smakebuf_r>:
 8015df8:	898b      	ldrh	r3, [r1, #12]
 8015dfa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015dfc:	079d      	lsls	r5, r3, #30
 8015dfe:	4606      	mov	r6, r0
 8015e00:	460c      	mov	r4, r1
 8015e02:	d507      	bpl.n	8015e14 <__smakebuf_r+0x1c>
 8015e04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015e08:	6023      	str	r3, [r4, #0]
 8015e0a:	6123      	str	r3, [r4, #16]
 8015e0c:	2301      	movs	r3, #1
 8015e0e:	6163      	str	r3, [r4, #20]
 8015e10:	b002      	add	sp, #8
 8015e12:	bd70      	pop	{r4, r5, r6, pc}
 8015e14:	ab01      	add	r3, sp, #4
 8015e16:	466a      	mov	r2, sp
 8015e18:	f7ff ffca 	bl	8015db0 <__swhatbuf_r>
 8015e1c:	9900      	ldr	r1, [sp, #0]
 8015e1e:	4605      	mov	r5, r0
 8015e20:	4630      	mov	r0, r6
 8015e22:	f7fc fcf3 	bl	801280c <_malloc_r>
 8015e26:	b948      	cbnz	r0, 8015e3c <__smakebuf_r+0x44>
 8015e28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015e2c:	059a      	lsls	r2, r3, #22
 8015e2e:	d4ef      	bmi.n	8015e10 <__smakebuf_r+0x18>
 8015e30:	f023 0303 	bic.w	r3, r3, #3
 8015e34:	f043 0302 	orr.w	r3, r3, #2
 8015e38:	81a3      	strh	r3, [r4, #12]
 8015e3a:	e7e3      	b.n	8015e04 <__smakebuf_r+0xc>
 8015e3c:	4b0d      	ldr	r3, [pc, #52]	; (8015e74 <__smakebuf_r+0x7c>)
 8015e3e:	62b3      	str	r3, [r6, #40]	; 0x28
 8015e40:	89a3      	ldrh	r3, [r4, #12]
 8015e42:	6020      	str	r0, [r4, #0]
 8015e44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015e48:	81a3      	strh	r3, [r4, #12]
 8015e4a:	9b00      	ldr	r3, [sp, #0]
 8015e4c:	6163      	str	r3, [r4, #20]
 8015e4e:	9b01      	ldr	r3, [sp, #4]
 8015e50:	6120      	str	r0, [r4, #16]
 8015e52:	b15b      	cbz	r3, 8015e6c <__smakebuf_r+0x74>
 8015e54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015e58:	4630      	mov	r0, r6
 8015e5a:	f001 f80d 	bl	8016e78 <_isatty_r>
 8015e5e:	b128      	cbz	r0, 8015e6c <__smakebuf_r+0x74>
 8015e60:	89a3      	ldrh	r3, [r4, #12]
 8015e62:	f023 0303 	bic.w	r3, r3, #3
 8015e66:	f043 0301 	orr.w	r3, r3, #1
 8015e6a:	81a3      	strh	r3, [r4, #12]
 8015e6c:	89a0      	ldrh	r0, [r4, #12]
 8015e6e:	4305      	orrs	r5, r0
 8015e70:	81a5      	strh	r5, [r4, #12]
 8015e72:	e7cd      	b.n	8015e10 <__smakebuf_r+0x18>
 8015e74:	0801253d 	.word	0x0801253d

08015e78 <__ascii_mbtowc>:
 8015e78:	b082      	sub	sp, #8
 8015e7a:	b901      	cbnz	r1, 8015e7e <__ascii_mbtowc+0x6>
 8015e7c:	a901      	add	r1, sp, #4
 8015e7e:	b142      	cbz	r2, 8015e92 <__ascii_mbtowc+0x1a>
 8015e80:	b14b      	cbz	r3, 8015e96 <__ascii_mbtowc+0x1e>
 8015e82:	7813      	ldrb	r3, [r2, #0]
 8015e84:	600b      	str	r3, [r1, #0]
 8015e86:	7812      	ldrb	r2, [r2, #0]
 8015e88:	1e10      	subs	r0, r2, #0
 8015e8a:	bf18      	it	ne
 8015e8c:	2001      	movne	r0, #1
 8015e8e:	b002      	add	sp, #8
 8015e90:	4770      	bx	lr
 8015e92:	4610      	mov	r0, r2
 8015e94:	e7fb      	b.n	8015e8e <__ascii_mbtowc+0x16>
 8015e96:	f06f 0001 	mvn.w	r0, #1
 8015e9a:	e7f8      	b.n	8015e8e <__ascii_mbtowc+0x16>

08015e9c <__malloc_lock>:
 8015e9c:	4801      	ldr	r0, [pc, #4]	; (8015ea4 <__malloc_lock+0x8>)
 8015e9e:	f7fc bc44 	b.w	801272a <__retarget_lock_acquire_recursive>
 8015ea2:	bf00      	nop
 8015ea4:	200068f0 	.word	0x200068f0

08015ea8 <__malloc_unlock>:
 8015ea8:	4801      	ldr	r0, [pc, #4]	; (8015eb0 <__malloc_unlock+0x8>)
 8015eaa:	f7fc bc3f 	b.w	801272c <__retarget_lock_release_recursive>
 8015eae:	bf00      	nop
 8015eb0:	200068f0 	.word	0x200068f0

08015eb4 <_Balloc>:
 8015eb4:	b570      	push	{r4, r5, r6, lr}
 8015eb6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015eb8:	4604      	mov	r4, r0
 8015eba:	460d      	mov	r5, r1
 8015ebc:	b976      	cbnz	r6, 8015edc <_Balloc+0x28>
 8015ebe:	2010      	movs	r0, #16
 8015ec0:	f7fc fc36 	bl	8012730 <malloc>
 8015ec4:	4602      	mov	r2, r0
 8015ec6:	6260      	str	r0, [r4, #36]	; 0x24
 8015ec8:	b920      	cbnz	r0, 8015ed4 <_Balloc+0x20>
 8015eca:	4b18      	ldr	r3, [pc, #96]	; (8015f2c <_Balloc+0x78>)
 8015ecc:	4818      	ldr	r0, [pc, #96]	; (8015f30 <_Balloc+0x7c>)
 8015ece:	2166      	movs	r1, #102	; 0x66
 8015ed0:	f000 ff90 	bl	8016df4 <__assert_func>
 8015ed4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015ed8:	6006      	str	r6, [r0, #0]
 8015eda:	60c6      	str	r6, [r0, #12]
 8015edc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015ede:	68f3      	ldr	r3, [r6, #12]
 8015ee0:	b183      	cbz	r3, 8015f04 <_Balloc+0x50>
 8015ee2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015ee4:	68db      	ldr	r3, [r3, #12]
 8015ee6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015eea:	b9b8      	cbnz	r0, 8015f1c <_Balloc+0x68>
 8015eec:	2101      	movs	r1, #1
 8015eee:	fa01 f605 	lsl.w	r6, r1, r5
 8015ef2:	1d72      	adds	r2, r6, #5
 8015ef4:	0092      	lsls	r2, r2, #2
 8015ef6:	4620      	mov	r0, r4
 8015ef8:	f000 fc97 	bl	801682a <_calloc_r>
 8015efc:	b160      	cbz	r0, 8015f18 <_Balloc+0x64>
 8015efe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015f02:	e00e      	b.n	8015f22 <_Balloc+0x6e>
 8015f04:	2221      	movs	r2, #33	; 0x21
 8015f06:	2104      	movs	r1, #4
 8015f08:	4620      	mov	r0, r4
 8015f0a:	f000 fc8e 	bl	801682a <_calloc_r>
 8015f0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015f10:	60f0      	str	r0, [r6, #12]
 8015f12:	68db      	ldr	r3, [r3, #12]
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	d1e4      	bne.n	8015ee2 <_Balloc+0x2e>
 8015f18:	2000      	movs	r0, #0
 8015f1a:	bd70      	pop	{r4, r5, r6, pc}
 8015f1c:	6802      	ldr	r2, [r0, #0]
 8015f1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015f22:	2300      	movs	r3, #0
 8015f24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015f28:	e7f7      	b.n	8015f1a <_Balloc+0x66>
 8015f2a:	bf00      	nop
 8015f2c:	08017f85 	.word	0x08017f85
 8015f30:	0801808c 	.word	0x0801808c

08015f34 <_Bfree>:
 8015f34:	b570      	push	{r4, r5, r6, lr}
 8015f36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015f38:	4605      	mov	r5, r0
 8015f3a:	460c      	mov	r4, r1
 8015f3c:	b976      	cbnz	r6, 8015f5c <_Bfree+0x28>
 8015f3e:	2010      	movs	r0, #16
 8015f40:	f7fc fbf6 	bl	8012730 <malloc>
 8015f44:	4602      	mov	r2, r0
 8015f46:	6268      	str	r0, [r5, #36]	; 0x24
 8015f48:	b920      	cbnz	r0, 8015f54 <_Bfree+0x20>
 8015f4a:	4b09      	ldr	r3, [pc, #36]	; (8015f70 <_Bfree+0x3c>)
 8015f4c:	4809      	ldr	r0, [pc, #36]	; (8015f74 <_Bfree+0x40>)
 8015f4e:	218a      	movs	r1, #138	; 0x8a
 8015f50:	f000 ff50 	bl	8016df4 <__assert_func>
 8015f54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015f58:	6006      	str	r6, [r0, #0]
 8015f5a:	60c6      	str	r6, [r0, #12]
 8015f5c:	b13c      	cbz	r4, 8015f6e <_Bfree+0x3a>
 8015f5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015f60:	6862      	ldr	r2, [r4, #4]
 8015f62:	68db      	ldr	r3, [r3, #12]
 8015f64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015f68:	6021      	str	r1, [r4, #0]
 8015f6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015f6e:	bd70      	pop	{r4, r5, r6, pc}
 8015f70:	08017f85 	.word	0x08017f85
 8015f74:	0801808c 	.word	0x0801808c

08015f78 <__multadd>:
 8015f78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f7c:	690e      	ldr	r6, [r1, #16]
 8015f7e:	4607      	mov	r7, r0
 8015f80:	4698      	mov	r8, r3
 8015f82:	460c      	mov	r4, r1
 8015f84:	f101 0014 	add.w	r0, r1, #20
 8015f88:	2300      	movs	r3, #0
 8015f8a:	6805      	ldr	r5, [r0, #0]
 8015f8c:	b2a9      	uxth	r1, r5
 8015f8e:	fb02 8101 	mla	r1, r2, r1, r8
 8015f92:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8015f96:	0c2d      	lsrs	r5, r5, #16
 8015f98:	fb02 c505 	mla	r5, r2, r5, ip
 8015f9c:	b289      	uxth	r1, r1
 8015f9e:	3301      	adds	r3, #1
 8015fa0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8015fa4:	429e      	cmp	r6, r3
 8015fa6:	f840 1b04 	str.w	r1, [r0], #4
 8015faa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8015fae:	dcec      	bgt.n	8015f8a <__multadd+0x12>
 8015fb0:	f1b8 0f00 	cmp.w	r8, #0
 8015fb4:	d022      	beq.n	8015ffc <__multadd+0x84>
 8015fb6:	68a3      	ldr	r3, [r4, #8]
 8015fb8:	42b3      	cmp	r3, r6
 8015fba:	dc19      	bgt.n	8015ff0 <__multadd+0x78>
 8015fbc:	6861      	ldr	r1, [r4, #4]
 8015fbe:	4638      	mov	r0, r7
 8015fc0:	3101      	adds	r1, #1
 8015fc2:	f7ff ff77 	bl	8015eb4 <_Balloc>
 8015fc6:	4605      	mov	r5, r0
 8015fc8:	b928      	cbnz	r0, 8015fd6 <__multadd+0x5e>
 8015fca:	4602      	mov	r2, r0
 8015fcc:	4b0d      	ldr	r3, [pc, #52]	; (8016004 <__multadd+0x8c>)
 8015fce:	480e      	ldr	r0, [pc, #56]	; (8016008 <__multadd+0x90>)
 8015fd0:	21b5      	movs	r1, #181	; 0xb5
 8015fd2:	f000 ff0f 	bl	8016df4 <__assert_func>
 8015fd6:	6922      	ldr	r2, [r4, #16]
 8015fd8:	3202      	adds	r2, #2
 8015fda:	f104 010c 	add.w	r1, r4, #12
 8015fde:	0092      	lsls	r2, r2, #2
 8015fe0:	300c      	adds	r0, #12
 8015fe2:	f7fc fbad 	bl	8012740 <memcpy>
 8015fe6:	4621      	mov	r1, r4
 8015fe8:	4638      	mov	r0, r7
 8015fea:	f7ff ffa3 	bl	8015f34 <_Bfree>
 8015fee:	462c      	mov	r4, r5
 8015ff0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8015ff4:	3601      	adds	r6, #1
 8015ff6:	f8c3 8014 	str.w	r8, [r3, #20]
 8015ffa:	6126      	str	r6, [r4, #16]
 8015ffc:	4620      	mov	r0, r4
 8015ffe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016002:	bf00      	nop
 8016004:	08017ffb 	.word	0x08017ffb
 8016008:	0801808c 	.word	0x0801808c

0801600c <__s2b>:
 801600c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016010:	460c      	mov	r4, r1
 8016012:	4615      	mov	r5, r2
 8016014:	461f      	mov	r7, r3
 8016016:	2209      	movs	r2, #9
 8016018:	3308      	adds	r3, #8
 801601a:	4606      	mov	r6, r0
 801601c:	fb93 f3f2 	sdiv	r3, r3, r2
 8016020:	2100      	movs	r1, #0
 8016022:	2201      	movs	r2, #1
 8016024:	429a      	cmp	r2, r3
 8016026:	db09      	blt.n	801603c <__s2b+0x30>
 8016028:	4630      	mov	r0, r6
 801602a:	f7ff ff43 	bl	8015eb4 <_Balloc>
 801602e:	b940      	cbnz	r0, 8016042 <__s2b+0x36>
 8016030:	4602      	mov	r2, r0
 8016032:	4b19      	ldr	r3, [pc, #100]	; (8016098 <__s2b+0x8c>)
 8016034:	4819      	ldr	r0, [pc, #100]	; (801609c <__s2b+0x90>)
 8016036:	21ce      	movs	r1, #206	; 0xce
 8016038:	f000 fedc 	bl	8016df4 <__assert_func>
 801603c:	0052      	lsls	r2, r2, #1
 801603e:	3101      	adds	r1, #1
 8016040:	e7f0      	b.n	8016024 <__s2b+0x18>
 8016042:	9b08      	ldr	r3, [sp, #32]
 8016044:	6143      	str	r3, [r0, #20]
 8016046:	2d09      	cmp	r5, #9
 8016048:	f04f 0301 	mov.w	r3, #1
 801604c:	6103      	str	r3, [r0, #16]
 801604e:	dd16      	ble.n	801607e <__s2b+0x72>
 8016050:	f104 0909 	add.w	r9, r4, #9
 8016054:	46c8      	mov	r8, r9
 8016056:	442c      	add	r4, r5
 8016058:	f818 3b01 	ldrb.w	r3, [r8], #1
 801605c:	4601      	mov	r1, r0
 801605e:	3b30      	subs	r3, #48	; 0x30
 8016060:	220a      	movs	r2, #10
 8016062:	4630      	mov	r0, r6
 8016064:	f7ff ff88 	bl	8015f78 <__multadd>
 8016068:	45a0      	cmp	r8, r4
 801606a:	d1f5      	bne.n	8016058 <__s2b+0x4c>
 801606c:	f1a5 0408 	sub.w	r4, r5, #8
 8016070:	444c      	add	r4, r9
 8016072:	1b2d      	subs	r5, r5, r4
 8016074:	1963      	adds	r3, r4, r5
 8016076:	42bb      	cmp	r3, r7
 8016078:	db04      	blt.n	8016084 <__s2b+0x78>
 801607a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801607e:	340a      	adds	r4, #10
 8016080:	2509      	movs	r5, #9
 8016082:	e7f6      	b.n	8016072 <__s2b+0x66>
 8016084:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016088:	4601      	mov	r1, r0
 801608a:	3b30      	subs	r3, #48	; 0x30
 801608c:	220a      	movs	r2, #10
 801608e:	4630      	mov	r0, r6
 8016090:	f7ff ff72 	bl	8015f78 <__multadd>
 8016094:	e7ee      	b.n	8016074 <__s2b+0x68>
 8016096:	bf00      	nop
 8016098:	08017ffb 	.word	0x08017ffb
 801609c:	0801808c 	.word	0x0801808c

080160a0 <__hi0bits>:
 80160a0:	0c03      	lsrs	r3, r0, #16
 80160a2:	041b      	lsls	r3, r3, #16
 80160a4:	b9d3      	cbnz	r3, 80160dc <__hi0bits+0x3c>
 80160a6:	0400      	lsls	r0, r0, #16
 80160a8:	2310      	movs	r3, #16
 80160aa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80160ae:	bf04      	itt	eq
 80160b0:	0200      	lsleq	r0, r0, #8
 80160b2:	3308      	addeq	r3, #8
 80160b4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80160b8:	bf04      	itt	eq
 80160ba:	0100      	lsleq	r0, r0, #4
 80160bc:	3304      	addeq	r3, #4
 80160be:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80160c2:	bf04      	itt	eq
 80160c4:	0080      	lsleq	r0, r0, #2
 80160c6:	3302      	addeq	r3, #2
 80160c8:	2800      	cmp	r0, #0
 80160ca:	db05      	blt.n	80160d8 <__hi0bits+0x38>
 80160cc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80160d0:	f103 0301 	add.w	r3, r3, #1
 80160d4:	bf08      	it	eq
 80160d6:	2320      	moveq	r3, #32
 80160d8:	4618      	mov	r0, r3
 80160da:	4770      	bx	lr
 80160dc:	2300      	movs	r3, #0
 80160de:	e7e4      	b.n	80160aa <__hi0bits+0xa>

080160e0 <__lo0bits>:
 80160e0:	6803      	ldr	r3, [r0, #0]
 80160e2:	f013 0207 	ands.w	r2, r3, #7
 80160e6:	4601      	mov	r1, r0
 80160e8:	d00b      	beq.n	8016102 <__lo0bits+0x22>
 80160ea:	07da      	lsls	r2, r3, #31
 80160ec:	d424      	bmi.n	8016138 <__lo0bits+0x58>
 80160ee:	0798      	lsls	r0, r3, #30
 80160f0:	bf49      	itett	mi
 80160f2:	085b      	lsrmi	r3, r3, #1
 80160f4:	089b      	lsrpl	r3, r3, #2
 80160f6:	2001      	movmi	r0, #1
 80160f8:	600b      	strmi	r3, [r1, #0]
 80160fa:	bf5c      	itt	pl
 80160fc:	600b      	strpl	r3, [r1, #0]
 80160fe:	2002      	movpl	r0, #2
 8016100:	4770      	bx	lr
 8016102:	b298      	uxth	r0, r3
 8016104:	b9b0      	cbnz	r0, 8016134 <__lo0bits+0x54>
 8016106:	0c1b      	lsrs	r3, r3, #16
 8016108:	2010      	movs	r0, #16
 801610a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801610e:	bf04      	itt	eq
 8016110:	0a1b      	lsreq	r3, r3, #8
 8016112:	3008      	addeq	r0, #8
 8016114:	071a      	lsls	r2, r3, #28
 8016116:	bf04      	itt	eq
 8016118:	091b      	lsreq	r3, r3, #4
 801611a:	3004      	addeq	r0, #4
 801611c:	079a      	lsls	r2, r3, #30
 801611e:	bf04      	itt	eq
 8016120:	089b      	lsreq	r3, r3, #2
 8016122:	3002      	addeq	r0, #2
 8016124:	07da      	lsls	r2, r3, #31
 8016126:	d403      	bmi.n	8016130 <__lo0bits+0x50>
 8016128:	085b      	lsrs	r3, r3, #1
 801612a:	f100 0001 	add.w	r0, r0, #1
 801612e:	d005      	beq.n	801613c <__lo0bits+0x5c>
 8016130:	600b      	str	r3, [r1, #0]
 8016132:	4770      	bx	lr
 8016134:	4610      	mov	r0, r2
 8016136:	e7e8      	b.n	801610a <__lo0bits+0x2a>
 8016138:	2000      	movs	r0, #0
 801613a:	4770      	bx	lr
 801613c:	2020      	movs	r0, #32
 801613e:	4770      	bx	lr

08016140 <__i2b>:
 8016140:	b510      	push	{r4, lr}
 8016142:	460c      	mov	r4, r1
 8016144:	2101      	movs	r1, #1
 8016146:	f7ff feb5 	bl	8015eb4 <_Balloc>
 801614a:	4602      	mov	r2, r0
 801614c:	b928      	cbnz	r0, 801615a <__i2b+0x1a>
 801614e:	4b05      	ldr	r3, [pc, #20]	; (8016164 <__i2b+0x24>)
 8016150:	4805      	ldr	r0, [pc, #20]	; (8016168 <__i2b+0x28>)
 8016152:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8016156:	f000 fe4d 	bl	8016df4 <__assert_func>
 801615a:	2301      	movs	r3, #1
 801615c:	6144      	str	r4, [r0, #20]
 801615e:	6103      	str	r3, [r0, #16]
 8016160:	bd10      	pop	{r4, pc}
 8016162:	bf00      	nop
 8016164:	08017ffb 	.word	0x08017ffb
 8016168:	0801808c 	.word	0x0801808c

0801616c <__multiply>:
 801616c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016170:	4614      	mov	r4, r2
 8016172:	690a      	ldr	r2, [r1, #16]
 8016174:	6923      	ldr	r3, [r4, #16]
 8016176:	429a      	cmp	r2, r3
 8016178:	bfb8      	it	lt
 801617a:	460b      	movlt	r3, r1
 801617c:	460d      	mov	r5, r1
 801617e:	bfbc      	itt	lt
 8016180:	4625      	movlt	r5, r4
 8016182:	461c      	movlt	r4, r3
 8016184:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8016188:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801618c:	68ab      	ldr	r3, [r5, #8]
 801618e:	6869      	ldr	r1, [r5, #4]
 8016190:	eb0a 0709 	add.w	r7, sl, r9
 8016194:	42bb      	cmp	r3, r7
 8016196:	b085      	sub	sp, #20
 8016198:	bfb8      	it	lt
 801619a:	3101      	addlt	r1, #1
 801619c:	f7ff fe8a 	bl	8015eb4 <_Balloc>
 80161a0:	b930      	cbnz	r0, 80161b0 <__multiply+0x44>
 80161a2:	4602      	mov	r2, r0
 80161a4:	4b42      	ldr	r3, [pc, #264]	; (80162b0 <__multiply+0x144>)
 80161a6:	4843      	ldr	r0, [pc, #268]	; (80162b4 <__multiply+0x148>)
 80161a8:	f240 115d 	movw	r1, #349	; 0x15d
 80161ac:	f000 fe22 	bl	8016df4 <__assert_func>
 80161b0:	f100 0614 	add.w	r6, r0, #20
 80161b4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80161b8:	4633      	mov	r3, r6
 80161ba:	2200      	movs	r2, #0
 80161bc:	4543      	cmp	r3, r8
 80161be:	d31e      	bcc.n	80161fe <__multiply+0x92>
 80161c0:	f105 0c14 	add.w	ip, r5, #20
 80161c4:	f104 0314 	add.w	r3, r4, #20
 80161c8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80161cc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80161d0:	9202      	str	r2, [sp, #8]
 80161d2:	ebac 0205 	sub.w	r2, ip, r5
 80161d6:	3a15      	subs	r2, #21
 80161d8:	f022 0203 	bic.w	r2, r2, #3
 80161dc:	3204      	adds	r2, #4
 80161de:	f105 0115 	add.w	r1, r5, #21
 80161e2:	458c      	cmp	ip, r1
 80161e4:	bf38      	it	cc
 80161e6:	2204      	movcc	r2, #4
 80161e8:	9201      	str	r2, [sp, #4]
 80161ea:	9a02      	ldr	r2, [sp, #8]
 80161ec:	9303      	str	r3, [sp, #12]
 80161ee:	429a      	cmp	r2, r3
 80161f0:	d808      	bhi.n	8016204 <__multiply+0x98>
 80161f2:	2f00      	cmp	r7, #0
 80161f4:	dc55      	bgt.n	80162a2 <__multiply+0x136>
 80161f6:	6107      	str	r7, [r0, #16]
 80161f8:	b005      	add	sp, #20
 80161fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80161fe:	f843 2b04 	str.w	r2, [r3], #4
 8016202:	e7db      	b.n	80161bc <__multiply+0x50>
 8016204:	f8b3 a000 	ldrh.w	sl, [r3]
 8016208:	f1ba 0f00 	cmp.w	sl, #0
 801620c:	d020      	beq.n	8016250 <__multiply+0xe4>
 801620e:	f105 0e14 	add.w	lr, r5, #20
 8016212:	46b1      	mov	r9, r6
 8016214:	2200      	movs	r2, #0
 8016216:	f85e 4b04 	ldr.w	r4, [lr], #4
 801621a:	f8d9 b000 	ldr.w	fp, [r9]
 801621e:	b2a1      	uxth	r1, r4
 8016220:	fa1f fb8b 	uxth.w	fp, fp
 8016224:	fb0a b101 	mla	r1, sl, r1, fp
 8016228:	4411      	add	r1, r2
 801622a:	f8d9 2000 	ldr.w	r2, [r9]
 801622e:	0c24      	lsrs	r4, r4, #16
 8016230:	0c12      	lsrs	r2, r2, #16
 8016232:	fb0a 2404 	mla	r4, sl, r4, r2
 8016236:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801623a:	b289      	uxth	r1, r1
 801623c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8016240:	45f4      	cmp	ip, lr
 8016242:	f849 1b04 	str.w	r1, [r9], #4
 8016246:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801624a:	d8e4      	bhi.n	8016216 <__multiply+0xaa>
 801624c:	9901      	ldr	r1, [sp, #4]
 801624e:	5072      	str	r2, [r6, r1]
 8016250:	9a03      	ldr	r2, [sp, #12]
 8016252:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8016256:	3304      	adds	r3, #4
 8016258:	f1b9 0f00 	cmp.w	r9, #0
 801625c:	d01f      	beq.n	801629e <__multiply+0x132>
 801625e:	6834      	ldr	r4, [r6, #0]
 8016260:	f105 0114 	add.w	r1, r5, #20
 8016264:	46b6      	mov	lr, r6
 8016266:	f04f 0a00 	mov.w	sl, #0
 801626a:	880a      	ldrh	r2, [r1, #0]
 801626c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8016270:	fb09 b202 	mla	r2, r9, r2, fp
 8016274:	4492      	add	sl, r2
 8016276:	b2a4      	uxth	r4, r4
 8016278:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801627c:	f84e 4b04 	str.w	r4, [lr], #4
 8016280:	f851 4b04 	ldr.w	r4, [r1], #4
 8016284:	f8be 2000 	ldrh.w	r2, [lr]
 8016288:	0c24      	lsrs	r4, r4, #16
 801628a:	fb09 2404 	mla	r4, r9, r4, r2
 801628e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8016292:	458c      	cmp	ip, r1
 8016294:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8016298:	d8e7      	bhi.n	801626a <__multiply+0xfe>
 801629a:	9a01      	ldr	r2, [sp, #4]
 801629c:	50b4      	str	r4, [r6, r2]
 801629e:	3604      	adds	r6, #4
 80162a0:	e7a3      	b.n	80161ea <__multiply+0x7e>
 80162a2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80162a6:	2b00      	cmp	r3, #0
 80162a8:	d1a5      	bne.n	80161f6 <__multiply+0x8a>
 80162aa:	3f01      	subs	r7, #1
 80162ac:	e7a1      	b.n	80161f2 <__multiply+0x86>
 80162ae:	bf00      	nop
 80162b0:	08017ffb 	.word	0x08017ffb
 80162b4:	0801808c 	.word	0x0801808c

080162b8 <__pow5mult>:
 80162b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80162bc:	4615      	mov	r5, r2
 80162be:	f012 0203 	ands.w	r2, r2, #3
 80162c2:	4606      	mov	r6, r0
 80162c4:	460f      	mov	r7, r1
 80162c6:	d007      	beq.n	80162d8 <__pow5mult+0x20>
 80162c8:	4c25      	ldr	r4, [pc, #148]	; (8016360 <__pow5mult+0xa8>)
 80162ca:	3a01      	subs	r2, #1
 80162cc:	2300      	movs	r3, #0
 80162ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80162d2:	f7ff fe51 	bl	8015f78 <__multadd>
 80162d6:	4607      	mov	r7, r0
 80162d8:	10ad      	asrs	r5, r5, #2
 80162da:	d03d      	beq.n	8016358 <__pow5mult+0xa0>
 80162dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80162de:	b97c      	cbnz	r4, 8016300 <__pow5mult+0x48>
 80162e0:	2010      	movs	r0, #16
 80162e2:	f7fc fa25 	bl	8012730 <malloc>
 80162e6:	4602      	mov	r2, r0
 80162e8:	6270      	str	r0, [r6, #36]	; 0x24
 80162ea:	b928      	cbnz	r0, 80162f8 <__pow5mult+0x40>
 80162ec:	4b1d      	ldr	r3, [pc, #116]	; (8016364 <__pow5mult+0xac>)
 80162ee:	481e      	ldr	r0, [pc, #120]	; (8016368 <__pow5mult+0xb0>)
 80162f0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80162f4:	f000 fd7e 	bl	8016df4 <__assert_func>
 80162f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80162fc:	6004      	str	r4, [r0, #0]
 80162fe:	60c4      	str	r4, [r0, #12]
 8016300:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8016304:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016308:	b94c      	cbnz	r4, 801631e <__pow5mult+0x66>
 801630a:	f240 2171 	movw	r1, #625	; 0x271
 801630e:	4630      	mov	r0, r6
 8016310:	f7ff ff16 	bl	8016140 <__i2b>
 8016314:	2300      	movs	r3, #0
 8016316:	f8c8 0008 	str.w	r0, [r8, #8]
 801631a:	4604      	mov	r4, r0
 801631c:	6003      	str	r3, [r0, #0]
 801631e:	f04f 0900 	mov.w	r9, #0
 8016322:	07eb      	lsls	r3, r5, #31
 8016324:	d50a      	bpl.n	801633c <__pow5mult+0x84>
 8016326:	4639      	mov	r1, r7
 8016328:	4622      	mov	r2, r4
 801632a:	4630      	mov	r0, r6
 801632c:	f7ff ff1e 	bl	801616c <__multiply>
 8016330:	4639      	mov	r1, r7
 8016332:	4680      	mov	r8, r0
 8016334:	4630      	mov	r0, r6
 8016336:	f7ff fdfd 	bl	8015f34 <_Bfree>
 801633a:	4647      	mov	r7, r8
 801633c:	106d      	asrs	r5, r5, #1
 801633e:	d00b      	beq.n	8016358 <__pow5mult+0xa0>
 8016340:	6820      	ldr	r0, [r4, #0]
 8016342:	b938      	cbnz	r0, 8016354 <__pow5mult+0x9c>
 8016344:	4622      	mov	r2, r4
 8016346:	4621      	mov	r1, r4
 8016348:	4630      	mov	r0, r6
 801634a:	f7ff ff0f 	bl	801616c <__multiply>
 801634e:	6020      	str	r0, [r4, #0]
 8016350:	f8c0 9000 	str.w	r9, [r0]
 8016354:	4604      	mov	r4, r0
 8016356:	e7e4      	b.n	8016322 <__pow5mult+0x6a>
 8016358:	4638      	mov	r0, r7
 801635a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801635e:	bf00      	nop
 8016360:	080181e0 	.word	0x080181e0
 8016364:	08017f85 	.word	0x08017f85
 8016368:	0801808c 	.word	0x0801808c

0801636c <__lshift>:
 801636c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016370:	460c      	mov	r4, r1
 8016372:	6849      	ldr	r1, [r1, #4]
 8016374:	6923      	ldr	r3, [r4, #16]
 8016376:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801637a:	68a3      	ldr	r3, [r4, #8]
 801637c:	4607      	mov	r7, r0
 801637e:	4691      	mov	r9, r2
 8016380:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016384:	f108 0601 	add.w	r6, r8, #1
 8016388:	42b3      	cmp	r3, r6
 801638a:	db0b      	blt.n	80163a4 <__lshift+0x38>
 801638c:	4638      	mov	r0, r7
 801638e:	f7ff fd91 	bl	8015eb4 <_Balloc>
 8016392:	4605      	mov	r5, r0
 8016394:	b948      	cbnz	r0, 80163aa <__lshift+0x3e>
 8016396:	4602      	mov	r2, r0
 8016398:	4b28      	ldr	r3, [pc, #160]	; (801643c <__lshift+0xd0>)
 801639a:	4829      	ldr	r0, [pc, #164]	; (8016440 <__lshift+0xd4>)
 801639c:	f240 11d9 	movw	r1, #473	; 0x1d9
 80163a0:	f000 fd28 	bl	8016df4 <__assert_func>
 80163a4:	3101      	adds	r1, #1
 80163a6:	005b      	lsls	r3, r3, #1
 80163a8:	e7ee      	b.n	8016388 <__lshift+0x1c>
 80163aa:	2300      	movs	r3, #0
 80163ac:	f100 0114 	add.w	r1, r0, #20
 80163b0:	f100 0210 	add.w	r2, r0, #16
 80163b4:	4618      	mov	r0, r3
 80163b6:	4553      	cmp	r3, sl
 80163b8:	db33      	blt.n	8016422 <__lshift+0xb6>
 80163ba:	6920      	ldr	r0, [r4, #16]
 80163bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80163c0:	f104 0314 	add.w	r3, r4, #20
 80163c4:	f019 091f 	ands.w	r9, r9, #31
 80163c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80163cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80163d0:	d02b      	beq.n	801642a <__lshift+0xbe>
 80163d2:	f1c9 0e20 	rsb	lr, r9, #32
 80163d6:	468a      	mov	sl, r1
 80163d8:	2200      	movs	r2, #0
 80163da:	6818      	ldr	r0, [r3, #0]
 80163dc:	fa00 f009 	lsl.w	r0, r0, r9
 80163e0:	4302      	orrs	r2, r0
 80163e2:	f84a 2b04 	str.w	r2, [sl], #4
 80163e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80163ea:	459c      	cmp	ip, r3
 80163ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80163f0:	d8f3      	bhi.n	80163da <__lshift+0x6e>
 80163f2:	ebac 0304 	sub.w	r3, ip, r4
 80163f6:	3b15      	subs	r3, #21
 80163f8:	f023 0303 	bic.w	r3, r3, #3
 80163fc:	3304      	adds	r3, #4
 80163fe:	f104 0015 	add.w	r0, r4, #21
 8016402:	4584      	cmp	ip, r0
 8016404:	bf38      	it	cc
 8016406:	2304      	movcc	r3, #4
 8016408:	50ca      	str	r2, [r1, r3]
 801640a:	b10a      	cbz	r2, 8016410 <__lshift+0xa4>
 801640c:	f108 0602 	add.w	r6, r8, #2
 8016410:	3e01      	subs	r6, #1
 8016412:	4638      	mov	r0, r7
 8016414:	612e      	str	r6, [r5, #16]
 8016416:	4621      	mov	r1, r4
 8016418:	f7ff fd8c 	bl	8015f34 <_Bfree>
 801641c:	4628      	mov	r0, r5
 801641e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016422:	f842 0f04 	str.w	r0, [r2, #4]!
 8016426:	3301      	adds	r3, #1
 8016428:	e7c5      	b.n	80163b6 <__lshift+0x4a>
 801642a:	3904      	subs	r1, #4
 801642c:	f853 2b04 	ldr.w	r2, [r3], #4
 8016430:	f841 2f04 	str.w	r2, [r1, #4]!
 8016434:	459c      	cmp	ip, r3
 8016436:	d8f9      	bhi.n	801642c <__lshift+0xc0>
 8016438:	e7ea      	b.n	8016410 <__lshift+0xa4>
 801643a:	bf00      	nop
 801643c:	08017ffb 	.word	0x08017ffb
 8016440:	0801808c 	.word	0x0801808c

08016444 <__mcmp>:
 8016444:	b530      	push	{r4, r5, lr}
 8016446:	6902      	ldr	r2, [r0, #16]
 8016448:	690c      	ldr	r4, [r1, #16]
 801644a:	1b12      	subs	r2, r2, r4
 801644c:	d10e      	bne.n	801646c <__mcmp+0x28>
 801644e:	f100 0314 	add.w	r3, r0, #20
 8016452:	3114      	adds	r1, #20
 8016454:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8016458:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801645c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8016460:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8016464:	42a5      	cmp	r5, r4
 8016466:	d003      	beq.n	8016470 <__mcmp+0x2c>
 8016468:	d305      	bcc.n	8016476 <__mcmp+0x32>
 801646a:	2201      	movs	r2, #1
 801646c:	4610      	mov	r0, r2
 801646e:	bd30      	pop	{r4, r5, pc}
 8016470:	4283      	cmp	r3, r0
 8016472:	d3f3      	bcc.n	801645c <__mcmp+0x18>
 8016474:	e7fa      	b.n	801646c <__mcmp+0x28>
 8016476:	f04f 32ff 	mov.w	r2, #4294967295
 801647a:	e7f7      	b.n	801646c <__mcmp+0x28>

0801647c <__mdiff>:
 801647c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016480:	460c      	mov	r4, r1
 8016482:	4606      	mov	r6, r0
 8016484:	4611      	mov	r1, r2
 8016486:	4620      	mov	r0, r4
 8016488:	4617      	mov	r7, r2
 801648a:	f7ff ffdb 	bl	8016444 <__mcmp>
 801648e:	1e05      	subs	r5, r0, #0
 8016490:	d110      	bne.n	80164b4 <__mdiff+0x38>
 8016492:	4629      	mov	r1, r5
 8016494:	4630      	mov	r0, r6
 8016496:	f7ff fd0d 	bl	8015eb4 <_Balloc>
 801649a:	b930      	cbnz	r0, 80164aa <__mdiff+0x2e>
 801649c:	4b39      	ldr	r3, [pc, #228]	; (8016584 <__mdiff+0x108>)
 801649e:	4602      	mov	r2, r0
 80164a0:	f240 2132 	movw	r1, #562	; 0x232
 80164a4:	4838      	ldr	r0, [pc, #224]	; (8016588 <__mdiff+0x10c>)
 80164a6:	f000 fca5 	bl	8016df4 <__assert_func>
 80164aa:	2301      	movs	r3, #1
 80164ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80164b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80164b4:	bfa4      	itt	ge
 80164b6:	463b      	movge	r3, r7
 80164b8:	4627      	movge	r7, r4
 80164ba:	4630      	mov	r0, r6
 80164bc:	6879      	ldr	r1, [r7, #4]
 80164be:	bfa6      	itte	ge
 80164c0:	461c      	movge	r4, r3
 80164c2:	2500      	movge	r5, #0
 80164c4:	2501      	movlt	r5, #1
 80164c6:	f7ff fcf5 	bl	8015eb4 <_Balloc>
 80164ca:	b920      	cbnz	r0, 80164d6 <__mdiff+0x5a>
 80164cc:	4b2d      	ldr	r3, [pc, #180]	; (8016584 <__mdiff+0x108>)
 80164ce:	4602      	mov	r2, r0
 80164d0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80164d4:	e7e6      	b.n	80164a4 <__mdiff+0x28>
 80164d6:	693e      	ldr	r6, [r7, #16]
 80164d8:	60c5      	str	r5, [r0, #12]
 80164da:	6925      	ldr	r5, [r4, #16]
 80164dc:	f107 0114 	add.w	r1, r7, #20
 80164e0:	f104 0914 	add.w	r9, r4, #20
 80164e4:	f100 0e14 	add.w	lr, r0, #20
 80164e8:	f107 0210 	add.w	r2, r7, #16
 80164ec:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80164f0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80164f4:	46f2      	mov	sl, lr
 80164f6:	2700      	movs	r7, #0
 80164f8:	f859 3b04 	ldr.w	r3, [r9], #4
 80164fc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8016500:	fa1f f883 	uxth.w	r8, r3
 8016504:	fa17 f78b 	uxtah	r7, r7, fp
 8016508:	0c1b      	lsrs	r3, r3, #16
 801650a:	eba7 0808 	sub.w	r8, r7, r8
 801650e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8016512:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8016516:	fa1f f888 	uxth.w	r8, r8
 801651a:	141f      	asrs	r7, r3, #16
 801651c:	454d      	cmp	r5, r9
 801651e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8016522:	f84a 3b04 	str.w	r3, [sl], #4
 8016526:	d8e7      	bhi.n	80164f8 <__mdiff+0x7c>
 8016528:	1b2b      	subs	r3, r5, r4
 801652a:	3b15      	subs	r3, #21
 801652c:	f023 0303 	bic.w	r3, r3, #3
 8016530:	3304      	adds	r3, #4
 8016532:	3415      	adds	r4, #21
 8016534:	42a5      	cmp	r5, r4
 8016536:	bf38      	it	cc
 8016538:	2304      	movcc	r3, #4
 801653a:	4419      	add	r1, r3
 801653c:	4473      	add	r3, lr
 801653e:	469e      	mov	lr, r3
 8016540:	460d      	mov	r5, r1
 8016542:	4565      	cmp	r5, ip
 8016544:	d30e      	bcc.n	8016564 <__mdiff+0xe8>
 8016546:	f10c 0203 	add.w	r2, ip, #3
 801654a:	1a52      	subs	r2, r2, r1
 801654c:	f022 0203 	bic.w	r2, r2, #3
 8016550:	3903      	subs	r1, #3
 8016552:	458c      	cmp	ip, r1
 8016554:	bf38      	it	cc
 8016556:	2200      	movcc	r2, #0
 8016558:	441a      	add	r2, r3
 801655a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801655e:	b17b      	cbz	r3, 8016580 <__mdiff+0x104>
 8016560:	6106      	str	r6, [r0, #16]
 8016562:	e7a5      	b.n	80164b0 <__mdiff+0x34>
 8016564:	f855 8b04 	ldr.w	r8, [r5], #4
 8016568:	fa17 f488 	uxtah	r4, r7, r8
 801656c:	1422      	asrs	r2, r4, #16
 801656e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8016572:	b2a4      	uxth	r4, r4
 8016574:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8016578:	f84e 4b04 	str.w	r4, [lr], #4
 801657c:	1417      	asrs	r7, r2, #16
 801657e:	e7e0      	b.n	8016542 <__mdiff+0xc6>
 8016580:	3e01      	subs	r6, #1
 8016582:	e7ea      	b.n	801655a <__mdiff+0xde>
 8016584:	08017ffb 	.word	0x08017ffb
 8016588:	0801808c 	.word	0x0801808c

0801658c <__ulp>:
 801658c:	b082      	sub	sp, #8
 801658e:	ed8d 0b00 	vstr	d0, [sp]
 8016592:	9b01      	ldr	r3, [sp, #4]
 8016594:	4912      	ldr	r1, [pc, #72]	; (80165e0 <__ulp+0x54>)
 8016596:	4019      	ands	r1, r3
 8016598:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801659c:	2900      	cmp	r1, #0
 801659e:	dd05      	ble.n	80165ac <__ulp+0x20>
 80165a0:	2200      	movs	r2, #0
 80165a2:	460b      	mov	r3, r1
 80165a4:	ec43 2b10 	vmov	d0, r2, r3
 80165a8:	b002      	add	sp, #8
 80165aa:	4770      	bx	lr
 80165ac:	4249      	negs	r1, r1
 80165ae:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80165b2:	ea4f 5021 	mov.w	r0, r1, asr #20
 80165b6:	f04f 0200 	mov.w	r2, #0
 80165ba:	f04f 0300 	mov.w	r3, #0
 80165be:	da04      	bge.n	80165ca <__ulp+0x3e>
 80165c0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80165c4:	fa41 f300 	asr.w	r3, r1, r0
 80165c8:	e7ec      	b.n	80165a4 <__ulp+0x18>
 80165ca:	f1a0 0114 	sub.w	r1, r0, #20
 80165ce:	291e      	cmp	r1, #30
 80165d0:	bfda      	itte	le
 80165d2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80165d6:	fa20 f101 	lsrle.w	r1, r0, r1
 80165da:	2101      	movgt	r1, #1
 80165dc:	460a      	mov	r2, r1
 80165de:	e7e1      	b.n	80165a4 <__ulp+0x18>
 80165e0:	7ff00000 	.word	0x7ff00000

080165e4 <__b2d>:
 80165e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80165e6:	6905      	ldr	r5, [r0, #16]
 80165e8:	f100 0714 	add.w	r7, r0, #20
 80165ec:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80165f0:	1f2e      	subs	r6, r5, #4
 80165f2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80165f6:	4620      	mov	r0, r4
 80165f8:	f7ff fd52 	bl	80160a0 <__hi0bits>
 80165fc:	f1c0 0320 	rsb	r3, r0, #32
 8016600:	280a      	cmp	r0, #10
 8016602:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8016680 <__b2d+0x9c>
 8016606:	600b      	str	r3, [r1, #0]
 8016608:	dc14      	bgt.n	8016634 <__b2d+0x50>
 801660a:	f1c0 0e0b 	rsb	lr, r0, #11
 801660e:	fa24 f10e 	lsr.w	r1, r4, lr
 8016612:	42b7      	cmp	r7, r6
 8016614:	ea41 030c 	orr.w	r3, r1, ip
 8016618:	bf34      	ite	cc
 801661a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801661e:	2100      	movcs	r1, #0
 8016620:	3015      	adds	r0, #21
 8016622:	fa04 f000 	lsl.w	r0, r4, r0
 8016626:	fa21 f10e 	lsr.w	r1, r1, lr
 801662a:	ea40 0201 	orr.w	r2, r0, r1
 801662e:	ec43 2b10 	vmov	d0, r2, r3
 8016632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016634:	42b7      	cmp	r7, r6
 8016636:	bf3a      	itte	cc
 8016638:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801663c:	f1a5 0608 	subcc.w	r6, r5, #8
 8016640:	2100      	movcs	r1, #0
 8016642:	380b      	subs	r0, #11
 8016644:	d017      	beq.n	8016676 <__b2d+0x92>
 8016646:	f1c0 0c20 	rsb	ip, r0, #32
 801664a:	fa04 f500 	lsl.w	r5, r4, r0
 801664e:	42be      	cmp	r6, r7
 8016650:	fa21 f40c 	lsr.w	r4, r1, ip
 8016654:	ea45 0504 	orr.w	r5, r5, r4
 8016658:	bf8c      	ite	hi
 801665a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801665e:	2400      	movls	r4, #0
 8016660:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8016664:	fa01 f000 	lsl.w	r0, r1, r0
 8016668:	fa24 f40c 	lsr.w	r4, r4, ip
 801666c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8016670:	ea40 0204 	orr.w	r2, r0, r4
 8016674:	e7db      	b.n	801662e <__b2d+0x4a>
 8016676:	ea44 030c 	orr.w	r3, r4, ip
 801667a:	460a      	mov	r2, r1
 801667c:	e7d7      	b.n	801662e <__b2d+0x4a>
 801667e:	bf00      	nop
 8016680:	3ff00000 	.word	0x3ff00000

08016684 <__d2b>:
 8016684:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016688:	4689      	mov	r9, r1
 801668a:	2101      	movs	r1, #1
 801668c:	ec57 6b10 	vmov	r6, r7, d0
 8016690:	4690      	mov	r8, r2
 8016692:	f7ff fc0f 	bl	8015eb4 <_Balloc>
 8016696:	4604      	mov	r4, r0
 8016698:	b930      	cbnz	r0, 80166a8 <__d2b+0x24>
 801669a:	4602      	mov	r2, r0
 801669c:	4b25      	ldr	r3, [pc, #148]	; (8016734 <__d2b+0xb0>)
 801669e:	4826      	ldr	r0, [pc, #152]	; (8016738 <__d2b+0xb4>)
 80166a0:	f240 310a 	movw	r1, #778	; 0x30a
 80166a4:	f000 fba6 	bl	8016df4 <__assert_func>
 80166a8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80166ac:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80166b0:	bb35      	cbnz	r5, 8016700 <__d2b+0x7c>
 80166b2:	2e00      	cmp	r6, #0
 80166b4:	9301      	str	r3, [sp, #4]
 80166b6:	d028      	beq.n	801670a <__d2b+0x86>
 80166b8:	4668      	mov	r0, sp
 80166ba:	9600      	str	r6, [sp, #0]
 80166bc:	f7ff fd10 	bl	80160e0 <__lo0bits>
 80166c0:	9900      	ldr	r1, [sp, #0]
 80166c2:	b300      	cbz	r0, 8016706 <__d2b+0x82>
 80166c4:	9a01      	ldr	r2, [sp, #4]
 80166c6:	f1c0 0320 	rsb	r3, r0, #32
 80166ca:	fa02 f303 	lsl.w	r3, r2, r3
 80166ce:	430b      	orrs	r3, r1
 80166d0:	40c2      	lsrs	r2, r0
 80166d2:	6163      	str	r3, [r4, #20]
 80166d4:	9201      	str	r2, [sp, #4]
 80166d6:	9b01      	ldr	r3, [sp, #4]
 80166d8:	61a3      	str	r3, [r4, #24]
 80166da:	2b00      	cmp	r3, #0
 80166dc:	bf14      	ite	ne
 80166de:	2202      	movne	r2, #2
 80166e0:	2201      	moveq	r2, #1
 80166e2:	6122      	str	r2, [r4, #16]
 80166e4:	b1d5      	cbz	r5, 801671c <__d2b+0x98>
 80166e6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80166ea:	4405      	add	r5, r0
 80166ec:	f8c9 5000 	str.w	r5, [r9]
 80166f0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80166f4:	f8c8 0000 	str.w	r0, [r8]
 80166f8:	4620      	mov	r0, r4
 80166fa:	b003      	add	sp, #12
 80166fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016700:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016704:	e7d5      	b.n	80166b2 <__d2b+0x2e>
 8016706:	6161      	str	r1, [r4, #20]
 8016708:	e7e5      	b.n	80166d6 <__d2b+0x52>
 801670a:	a801      	add	r0, sp, #4
 801670c:	f7ff fce8 	bl	80160e0 <__lo0bits>
 8016710:	9b01      	ldr	r3, [sp, #4]
 8016712:	6163      	str	r3, [r4, #20]
 8016714:	2201      	movs	r2, #1
 8016716:	6122      	str	r2, [r4, #16]
 8016718:	3020      	adds	r0, #32
 801671a:	e7e3      	b.n	80166e4 <__d2b+0x60>
 801671c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8016720:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016724:	f8c9 0000 	str.w	r0, [r9]
 8016728:	6918      	ldr	r0, [r3, #16]
 801672a:	f7ff fcb9 	bl	80160a0 <__hi0bits>
 801672e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8016732:	e7df      	b.n	80166f4 <__d2b+0x70>
 8016734:	08017ffb 	.word	0x08017ffb
 8016738:	0801808c 	.word	0x0801808c

0801673c <__ratio>:
 801673c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016740:	4688      	mov	r8, r1
 8016742:	4669      	mov	r1, sp
 8016744:	4681      	mov	r9, r0
 8016746:	f7ff ff4d 	bl	80165e4 <__b2d>
 801674a:	a901      	add	r1, sp, #4
 801674c:	4640      	mov	r0, r8
 801674e:	ec55 4b10 	vmov	r4, r5, d0
 8016752:	f7ff ff47 	bl	80165e4 <__b2d>
 8016756:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801675a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801675e:	eba3 0c02 	sub.w	ip, r3, r2
 8016762:	e9dd 3200 	ldrd	r3, r2, [sp]
 8016766:	1a9b      	subs	r3, r3, r2
 8016768:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801676c:	ec51 0b10 	vmov	r0, r1, d0
 8016770:	2b00      	cmp	r3, #0
 8016772:	bfd6      	itet	le
 8016774:	460a      	movle	r2, r1
 8016776:	462a      	movgt	r2, r5
 8016778:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801677c:	468b      	mov	fp, r1
 801677e:	462f      	mov	r7, r5
 8016780:	bfd4      	ite	le
 8016782:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8016786:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801678a:	4620      	mov	r0, r4
 801678c:	ee10 2a10 	vmov	r2, s0
 8016790:	465b      	mov	r3, fp
 8016792:	4639      	mov	r1, r7
 8016794:	f7ea f86a 	bl	800086c <__aeabi_ddiv>
 8016798:	ec41 0b10 	vmov	d0, r0, r1
 801679c:	b003      	add	sp, #12
 801679e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080167a2 <__copybits>:
 80167a2:	3901      	subs	r1, #1
 80167a4:	b570      	push	{r4, r5, r6, lr}
 80167a6:	1149      	asrs	r1, r1, #5
 80167a8:	6914      	ldr	r4, [r2, #16]
 80167aa:	3101      	adds	r1, #1
 80167ac:	f102 0314 	add.w	r3, r2, #20
 80167b0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80167b4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80167b8:	1f05      	subs	r5, r0, #4
 80167ba:	42a3      	cmp	r3, r4
 80167bc:	d30c      	bcc.n	80167d8 <__copybits+0x36>
 80167be:	1aa3      	subs	r3, r4, r2
 80167c0:	3b11      	subs	r3, #17
 80167c2:	f023 0303 	bic.w	r3, r3, #3
 80167c6:	3211      	adds	r2, #17
 80167c8:	42a2      	cmp	r2, r4
 80167ca:	bf88      	it	hi
 80167cc:	2300      	movhi	r3, #0
 80167ce:	4418      	add	r0, r3
 80167d0:	2300      	movs	r3, #0
 80167d2:	4288      	cmp	r0, r1
 80167d4:	d305      	bcc.n	80167e2 <__copybits+0x40>
 80167d6:	bd70      	pop	{r4, r5, r6, pc}
 80167d8:	f853 6b04 	ldr.w	r6, [r3], #4
 80167dc:	f845 6f04 	str.w	r6, [r5, #4]!
 80167e0:	e7eb      	b.n	80167ba <__copybits+0x18>
 80167e2:	f840 3b04 	str.w	r3, [r0], #4
 80167e6:	e7f4      	b.n	80167d2 <__copybits+0x30>

080167e8 <__any_on>:
 80167e8:	f100 0214 	add.w	r2, r0, #20
 80167ec:	6900      	ldr	r0, [r0, #16]
 80167ee:	114b      	asrs	r3, r1, #5
 80167f0:	4298      	cmp	r0, r3
 80167f2:	b510      	push	{r4, lr}
 80167f4:	db11      	blt.n	801681a <__any_on+0x32>
 80167f6:	dd0a      	ble.n	801680e <__any_on+0x26>
 80167f8:	f011 011f 	ands.w	r1, r1, #31
 80167fc:	d007      	beq.n	801680e <__any_on+0x26>
 80167fe:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016802:	fa24 f001 	lsr.w	r0, r4, r1
 8016806:	fa00 f101 	lsl.w	r1, r0, r1
 801680a:	428c      	cmp	r4, r1
 801680c:	d10b      	bne.n	8016826 <__any_on+0x3e>
 801680e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016812:	4293      	cmp	r3, r2
 8016814:	d803      	bhi.n	801681e <__any_on+0x36>
 8016816:	2000      	movs	r0, #0
 8016818:	bd10      	pop	{r4, pc}
 801681a:	4603      	mov	r3, r0
 801681c:	e7f7      	b.n	801680e <__any_on+0x26>
 801681e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016822:	2900      	cmp	r1, #0
 8016824:	d0f5      	beq.n	8016812 <__any_on+0x2a>
 8016826:	2001      	movs	r0, #1
 8016828:	e7f6      	b.n	8016818 <__any_on+0x30>

0801682a <_calloc_r>:
 801682a:	b513      	push	{r0, r1, r4, lr}
 801682c:	434a      	muls	r2, r1
 801682e:	4611      	mov	r1, r2
 8016830:	9201      	str	r2, [sp, #4]
 8016832:	f7fb ffeb 	bl	801280c <_malloc_r>
 8016836:	4604      	mov	r4, r0
 8016838:	b118      	cbz	r0, 8016842 <_calloc_r+0x18>
 801683a:	9a01      	ldr	r2, [sp, #4]
 801683c:	2100      	movs	r1, #0
 801683e:	f7fb ff8d 	bl	801275c <memset>
 8016842:	4620      	mov	r0, r4
 8016844:	b002      	add	sp, #8
 8016846:	bd10      	pop	{r4, pc}

08016848 <__ssputs_r>:
 8016848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801684c:	688e      	ldr	r6, [r1, #8]
 801684e:	429e      	cmp	r6, r3
 8016850:	4682      	mov	sl, r0
 8016852:	460c      	mov	r4, r1
 8016854:	4690      	mov	r8, r2
 8016856:	461f      	mov	r7, r3
 8016858:	d838      	bhi.n	80168cc <__ssputs_r+0x84>
 801685a:	898a      	ldrh	r2, [r1, #12]
 801685c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016860:	d032      	beq.n	80168c8 <__ssputs_r+0x80>
 8016862:	6825      	ldr	r5, [r4, #0]
 8016864:	6909      	ldr	r1, [r1, #16]
 8016866:	eba5 0901 	sub.w	r9, r5, r1
 801686a:	6965      	ldr	r5, [r4, #20]
 801686c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016870:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016874:	3301      	adds	r3, #1
 8016876:	444b      	add	r3, r9
 8016878:	106d      	asrs	r5, r5, #1
 801687a:	429d      	cmp	r5, r3
 801687c:	bf38      	it	cc
 801687e:	461d      	movcc	r5, r3
 8016880:	0553      	lsls	r3, r2, #21
 8016882:	d531      	bpl.n	80168e8 <__ssputs_r+0xa0>
 8016884:	4629      	mov	r1, r5
 8016886:	f7fb ffc1 	bl	801280c <_malloc_r>
 801688a:	4606      	mov	r6, r0
 801688c:	b950      	cbnz	r0, 80168a4 <__ssputs_r+0x5c>
 801688e:	230c      	movs	r3, #12
 8016890:	f8ca 3000 	str.w	r3, [sl]
 8016894:	89a3      	ldrh	r3, [r4, #12]
 8016896:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801689a:	81a3      	strh	r3, [r4, #12]
 801689c:	f04f 30ff 	mov.w	r0, #4294967295
 80168a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80168a4:	6921      	ldr	r1, [r4, #16]
 80168a6:	464a      	mov	r2, r9
 80168a8:	f7fb ff4a 	bl	8012740 <memcpy>
 80168ac:	89a3      	ldrh	r3, [r4, #12]
 80168ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80168b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80168b6:	81a3      	strh	r3, [r4, #12]
 80168b8:	6126      	str	r6, [r4, #16]
 80168ba:	6165      	str	r5, [r4, #20]
 80168bc:	444e      	add	r6, r9
 80168be:	eba5 0509 	sub.w	r5, r5, r9
 80168c2:	6026      	str	r6, [r4, #0]
 80168c4:	60a5      	str	r5, [r4, #8]
 80168c6:	463e      	mov	r6, r7
 80168c8:	42be      	cmp	r6, r7
 80168ca:	d900      	bls.n	80168ce <__ssputs_r+0x86>
 80168cc:	463e      	mov	r6, r7
 80168ce:	4632      	mov	r2, r6
 80168d0:	6820      	ldr	r0, [r4, #0]
 80168d2:	4641      	mov	r1, r8
 80168d4:	f000 fae0 	bl	8016e98 <memmove>
 80168d8:	68a3      	ldr	r3, [r4, #8]
 80168da:	6822      	ldr	r2, [r4, #0]
 80168dc:	1b9b      	subs	r3, r3, r6
 80168de:	4432      	add	r2, r6
 80168e0:	60a3      	str	r3, [r4, #8]
 80168e2:	6022      	str	r2, [r4, #0]
 80168e4:	2000      	movs	r0, #0
 80168e6:	e7db      	b.n	80168a0 <__ssputs_r+0x58>
 80168e8:	462a      	mov	r2, r5
 80168ea:	f000 faef 	bl	8016ecc <_realloc_r>
 80168ee:	4606      	mov	r6, r0
 80168f0:	2800      	cmp	r0, #0
 80168f2:	d1e1      	bne.n	80168b8 <__ssputs_r+0x70>
 80168f4:	6921      	ldr	r1, [r4, #16]
 80168f6:	4650      	mov	r0, sl
 80168f8:	f7fb ff38 	bl	801276c <_free_r>
 80168fc:	e7c7      	b.n	801688e <__ssputs_r+0x46>
	...

08016900 <_svfiprintf_r>:
 8016900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016904:	4698      	mov	r8, r3
 8016906:	898b      	ldrh	r3, [r1, #12]
 8016908:	061b      	lsls	r3, r3, #24
 801690a:	b09d      	sub	sp, #116	; 0x74
 801690c:	4607      	mov	r7, r0
 801690e:	460d      	mov	r5, r1
 8016910:	4614      	mov	r4, r2
 8016912:	d50e      	bpl.n	8016932 <_svfiprintf_r+0x32>
 8016914:	690b      	ldr	r3, [r1, #16]
 8016916:	b963      	cbnz	r3, 8016932 <_svfiprintf_r+0x32>
 8016918:	2140      	movs	r1, #64	; 0x40
 801691a:	f7fb ff77 	bl	801280c <_malloc_r>
 801691e:	6028      	str	r0, [r5, #0]
 8016920:	6128      	str	r0, [r5, #16]
 8016922:	b920      	cbnz	r0, 801692e <_svfiprintf_r+0x2e>
 8016924:	230c      	movs	r3, #12
 8016926:	603b      	str	r3, [r7, #0]
 8016928:	f04f 30ff 	mov.w	r0, #4294967295
 801692c:	e0d1      	b.n	8016ad2 <_svfiprintf_r+0x1d2>
 801692e:	2340      	movs	r3, #64	; 0x40
 8016930:	616b      	str	r3, [r5, #20]
 8016932:	2300      	movs	r3, #0
 8016934:	9309      	str	r3, [sp, #36]	; 0x24
 8016936:	2320      	movs	r3, #32
 8016938:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801693c:	f8cd 800c 	str.w	r8, [sp, #12]
 8016940:	2330      	movs	r3, #48	; 0x30
 8016942:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8016aec <_svfiprintf_r+0x1ec>
 8016946:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801694a:	f04f 0901 	mov.w	r9, #1
 801694e:	4623      	mov	r3, r4
 8016950:	469a      	mov	sl, r3
 8016952:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016956:	b10a      	cbz	r2, 801695c <_svfiprintf_r+0x5c>
 8016958:	2a25      	cmp	r2, #37	; 0x25
 801695a:	d1f9      	bne.n	8016950 <_svfiprintf_r+0x50>
 801695c:	ebba 0b04 	subs.w	fp, sl, r4
 8016960:	d00b      	beq.n	801697a <_svfiprintf_r+0x7a>
 8016962:	465b      	mov	r3, fp
 8016964:	4622      	mov	r2, r4
 8016966:	4629      	mov	r1, r5
 8016968:	4638      	mov	r0, r7
 801696a:	f7ff ff6d 	bl	8016848 <__ssputs_r>
 801696e:	3001      	adds	r0, #1
 8016970:	f000 80aa 	beq.w	8016ac8 <_svfiprintf_r+0x1c8>
 8016974:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016976:	445a      	add	r2, fp
 8016978:	9209      	str	r2, [sp, #36]	; 0x24
 801697a:	f89a 3000 	ldrb.w	r3, [sl]
 801697e:	2b00      	cmp	r3, #0
 8016980:	f000 80a2 	beq.w	8016ac8 <_svfiprintf_r+0x1c8>
 8016984:	2300      	movs	r3, #0
 8016986:	f04f 32ff 	mov.w	r2, #4294967295
 801698a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801698e:	f10a 0a01 	add.w	sl, sl, #1
 8016992:	9304      	str	r3, [sp, #16]
 8016994:	9307      	str	r3, [sp, #28]
 8016996:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801699a:	931a      	str	r3, [sp, #104]	; 0x68
 801699c:	4654      	mov	r4, sl
 801699e:	2205      	movs	r2, #5
 80169a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80169a4:	4851      	ldr	r0, [pc, #324]	; (8016aec <_svfiprintf_r+0x1ec>)
 80169a6:	f7e9 fc2b 	bl	8000200 <memchr>
 80169aa:	9a04      	ldr	r2, [sp, #16]
 80169ac:	b9d8      	cbnz	r0, 80169e6 <_svfiprintf_r+0xe6>
 80169ae:	06d0      	lsls	r0, r2, #27
 80169b0:	bf44      	itt	mi
 80169b2:	2320      	movmi	r3, #32
 80169b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80169b8:	0711      	lsls	r1, r2, #28
 80169ba:	bf44      	itt	mi
 80169bc:	232b      	movmi	r3, #43	; 0x2b
 80169be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80169c2:	f89a 3000 	ldrb.w	r3, [sl]
 80169c6:	2b2a      	cmp	r3, #42	; 0x2a
 80169c8:	d015      	beq.n	80169f6 <_svfiprintf_r+0xf6>
 80169ca:	9a07      	ldr	r2, [sp, #28]
 80169cc:	4654      	mov	r4, sl
 80169ce:	2000      	movs	r0, #0
 80169d0:	f04f 0c0a 	mov.w	ip, #10
 80169d4:	4621      	mov	r1, r4
 80169d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80169da:	3b30      	subs	r3, #48	; 0x30
 80169dc:	2b09      	cmp	r3, #9
 80169de:	d94e      	bls.n	8016a7e <_svfiprintf_r+0x17e>
 80169e0:	b1b0      	cbz	r0, 8016a10 <_svfiprintf_r+0x110>
 80169e2:	9207      	str	r2, [sp, #28]
 80169e4:	e014      	b.n	8016a10 <_svfiprintf_r+0x110>
 80169e6:	eba0 0308 	sub.w	r3, r0, r8
 80169ea:	fa09 f303 	lsl.w	r3, r9, r3
 80169ee:	4313      	orrs	r3, r2
 80169f0:	9304      	str	r3, [sp, #16]
 80169f2:	46a2      	mov	sl, r4
 80169f4:	e7d2      	b.n	801699c <_svfiprintf_r+0x9c>
 80169f6:	9b03      	ldr	r3, [sp, #12]
 80169f8:	1d19      	adds	r1, r3, #4
 80169fa:	681b      	ldr	r3, [r3, #0]
 80169fc:	9103      	str	r1, [sp, #12]
 80169fe:	2b00      	cmp	r3, #0
 8016a00:	bfbb      	ittet	lt
 8016a02:	425b      	neglt	r3, r3
 8016a04:	f042 0202 	orrlt.w	r2, r2, #2
 8016a08:	9307      	strge	r3, [sp, #28]
 8016a0a:	9307      	strlt	r3, [sp, #28]
 8016a0c:	bfb8      	it	lt
 8016a0e:	9204      	strlt	r2, [sp, #16]
 8016a10:	7823      	ldrb	r3, [r4, #0]
 8016a12:	2b2e      	cmp	r3, #46	; 0x2e
 8016a14:	d10c      	bne.n	8016a30 <_svfiprintf_r+0x130>
 8016a16:	7863      	ldrb	r3, [r4, #1]
 8016a18:	2b2a      	cmp	r3, #42	; 0x2a
 8016a1a:	d135      	bne.n	8016a88 <_svfiprintf_r+0x188>
 8016a1c:	9b03      	ldr	r3, [sp, #12]
 8016a1e:	1d1a      	adds	r2, r3, #4
 8016a20:	681b      	ldr	r3, [r3, #0]
 8016a22:	9203      	str	r2, [sp, #12]
 8016a24:	2b00      	cmp	r3, #0
 8016a26:	bfb8      	it	lt
 8016a28:	f04f 33ff 	movlt.w	r3, #4294967295
 8016a2c:	3402      	adds	r4, #2
 8016a2e:	9305      	str	r3, [sp, #20]
 8016a30:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8016afc <_svfiprintf_r+0x1fc>
 8016a34:	7821      	ldrb	r1, [r4, #0]
 8016a36:	2203      	movs	r2, #3
 8016a38:	4650      	mov	r0, sl
 8016a3a:	f7e9 fbe1 	bl	8000200 <memchr>
 8016a3e:	b140      	cbz	r0, 8016a52 <_svfiprintf_r+0x152>
 8016a40:	2340      	movs	r3, #64	; 0x40
 8016a42:	eba0 000a 	sub.w	r0, r0, sl
 8016a46:	fa03 f000 	lsl.w	r0, r3, r0
 8016a4a:	9b04      	ldr	r3, [sp, #16]
 8016a4c:	4303      	orrs	r3, r0
 8016a4e:	3401      	adds	r4, #1
 8016a50:	9304      	str	r3, [sp, #16]
 8016a52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016a56:	4826      	ldr	r0, [pc, #152]	; (8016af0 <_svfiprintf_r+0x1f0>)
 8016a58:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016a5c:	2206      	movs	r2, #6
 8016a5e:	f7e9 fbcf 	bl	8000200 <memchr>
 8016a62:	2800      	cmp	r0, #0
 8016a64:	d038      	beq.n	8016ad8 <_svfiprintf_r+0x1d8>
 8016a66:	4b23      	ldr	r3, [pc, #140]	; (8016af4 <_svfiprintf_r+0x1f4>)
 8016a68:	bb1b      	cbnz	r3, 8016ab2 <_svfiprintf_r+0x1b2>
 8016a6a:	9b03      	ldr	r3, [sp, #12]
 8016a6c:	3307      	adds	r3, #7
 8016a6e:	f023 0307 	bic.w	r3, r3, #7
 8016a72:	3308      	adds	r3, #8
 8016a74:	9303      	str	r3, [sp, #12]
 8016a76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016a78:	4433      	add	r3, r6
 8016a7a:	9309      	str	r3, [sp, #36]	; 0x24
 8016a7c:	e767      	b.n	801694e <_svfiprintf_r+0x4e>
 8016a7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8016a82:	460c      	mov	r4, r1
 8016a84:	2001      	movs	r0, #1
 8016a86:	e7a5      	b.n	80169d4 <_svfiprintf_r+0xd4>
 8016a88:	2300      	movs	r3, #0
 8016a8a:	3401      	adds	r4, #1
 8016a8c:	9305      	str	r3, [sp, #20]
 8016a8e:	4619      	mov	r1, r3
 8016a90:	f04f 0c0a 	mov.w	ip, #10
 8016a94:	4620      	mov	r0, r4
 8016a96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016a9a:	3a30      	subs	r2, #48	; 0x30
 8016a9c:	2a09      	cmp	r2, #9
 8016a9e:	d903      	bls.n	8016aa8 <_svfiprintf_r+0x1a8>
 8016aa0:	2b00      	cmp	r3, #0
 8016aa2:	d0c5      	beq.n	8016a30 <_svfiprintf_r+0x130>
 8016aa4:	9105      	str	r1, [sp, #20]
 8016aa6:	e7c3      	b.n	8016a30 <_svfiprintf_r+0x130>
 8016aa8:	fb0c 2101 	mla	r1, ip, r1, r2
 8016aac:	4604      	mov	r4, r0
 8016aae:	2301      	movs	r3, #1
 8016ab0:	e7f0      	b.n	8016a94 <_svfiprintf_r+0x194>
 8016ab2:	ab03      	add	r3, sp, #12
 8016ab4:	9300      	str	r3, [sp, #0]
 8016ab6:	462a      	mov	r2, r5
 8016ab8:	4b0f      	ldr	r3, [pc, #60]	; (8016af8 <_svfiprintf_r+0x1f8>)
 8016aba:	a904      	add	r1, sp, #16
 8016abc:	4638      	mov	r0, r7
 8016abe:	f7fb ff9f 	bl	8012a00 <_printf_float>
 8016ac2:	1c42      	adds	r2, r0, #1
 8016ac4:	4606      	mov	r6, r0
 8016ac6:	d1d6      	bne.n	8016a76 <_svfiprintf_r+0x176>
 8016ac8:	89ab      	ldrh	r3, [r5, #12]
 8016aca:	065b      	lsls	r3, r3, #25
 8016acc:	f53f af2c 	bmi.w	8016928 <_svfiprintf_r+0x28>
 8016ad0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016ad2:	b01d      	add	sp, #116	; 0x74
 8016ad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ad8:	ab03      	add	r3, sp, #12
 8016ada:	9300      	str	r3, [sp, #0]
 8016adc:	462a      	mov	r2, r5
 8016ade:	4b06      	ldr	r3, [pc, #24]	; (8016af8 <_svfiprintf_r+0x1f8>)
 8016ae0:	a904      	add	r1, sp, #16
 8016ae2:	4638      	mov	r0, r7
 8016ae4:	f7fc fa30 	bl	8012f48 <_printf_i>
 8016ae8:	e7eb      	b.n	8016ac2 <_svfiprintf_r+0x1c2>
 8016aea:	bf00      	nop
 8016aec:	080181ec 	.word	0x080181ec
 8016af0:	080181f6 	.word	0x080181f6
 8016af4:	08012a01 	.word	0x08012a01
 8016af8:	08016849 	.word	0x08016849
 8016afc:	080181f2 	.word	0x080181f2

08016b00 <__sfputc_r>:
 8016b00:	6893      	ldr	r3, [r2, #8]
 8016b02:	3b01      	subs	r3, #1
 8016b04:	2b00      	cmp	r3, #0
 8016b06:	b410      	push	{r4}
 8016b08:	6093      	str	r3, [r2, #8]
 8016b0a:	da08      	bge.n	8016b1e <__sfputc_r+0x1e>
 8016b0c:	6994      	ldr	r4, [r2, #24]
 8016b0e:	42a3      	cmp	r3, r4
 8016b10:	db01      	blt.n	8016b16 <__sfputc_r+0x16>
 8016b12:	290a      	cmp	r1, #10
 8016b14:	d103      	bne.n	8016b1e <__sfputc_r+0x1e>
 8016b16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016b1a:	f7fd bda7 	b.w	801466c <__swbuf_r>
 8016b1e:	6813      	ldr	r3, [r2, #0]
 8016b20:	1c58      	adds	r0, r3, #1
 8016b22:	6010      	str	r0, [r2, #0]
 8016b24:	7019      	strb	r1, [r3, #0]
 8016b26:	4608      	mov	r0, r1
 8016b28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016b2c:	4770      	bx	lr

08016b2e <__sfputs_r>:
 8016b2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b30:	4606      	mov	r6, r0
 8016b32:	460f      	mov	r7, r1
 8016b34:	4614      	mov	r4, r2
 8016b36:	18d5      	adds	r5, r2, r3
 8016b38:	42ac      	cmp	r4, r5
 8016b3a:	d101      	bne.n	8016b40 <__sfputs_r+0x12>
 8016b3c:	2000      	movs	r0, #0
 8016b3e:	e007      	b.n	8016b50 <__sfputs_r+0x22>
 8016b40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016b44:	463a      	mov	r2, r7
 8016b46:	4630      	mov	r0, r6
 8016b48:	f7ff ffda 	bl	8016b00 <__sfputc_r>
 8016b4c:	1c43      	adds	r3, r0, #1
 8016b4e:	d1f3      	bne.n	8016b38 <__sfputs_r+0xa>
 8016b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016b54 <_vfiprintf_r>:
 8016b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b58:	460d      	mov	r5, r1
 8016b5a:	b09d      	sub	sp, #116	; 0x74
 8016b5c:	4614      	mov	r4, r2
 8016b5e:	4698      	mov	r8, r3
 8016b60:	4606      	mov	r6, r0
 8016b62:	b118      	cbz	r0, 8016b6c <_vfiprintf_r+0x18>
 8016b64:	6983      	ldr	r3, [r0, #24]
 8016b66:	b90b      	cbnz	r3, 8016b6c <_vfiprintf_r+0x18>
 8016b68:	f7fb fd1c 	bl	80125a4 <__sinit>
 8016b6c:	4b89      	ldr	r3, [pc, #548]	; (8016d94 <_vfiprintf_r+0x240>)
 8016b6e:	429d      	cmp	r5, r3
 8016b70:	d11b      	bne.n	8016baa <_vfiprintf_r+0x56>
 8016b72:	6875      	ldr	r5, [r6, #4]
 8016b74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016b76:	07d9      	lsls	r1, r3, #31
 8016b78:	d405      	bmi.n	8016b86 <_vfiprintf_r+0x32>
 8016b7a:	89ab      	ldrh	r3, [r5, #12]
 8016b7c:	059a      	lsls	r2, r3, #22
 8016b7e:	d402      	bmi.n	8016b86 <_vfiprintf_r+0x32>
 8016b80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016b82:	f7fb fdd2 	bl	801272a <__retarget_lock_acquire_recursive>
 8016b86:	89ab      	ldrh	r3, [r5, #12]
 8016b88:	071b      	lsls	r3, r3, #28
 8016b8a:	d501      	bpl.n	8016b90 <_vfiprintf_r+0x3c>
 8016b8c:	692b      	ldr	r3, [r5, #16]
 8016b8e:	b9eb      	cbnz	r3, 8016bcc <_vfiprintf_r+0x78>
 8016b90:	4629      	mov	r1, r5
 8016b92:	4630      	mov	r0, r6
 8016b94:	f7fd fdce 	bl	8014734 <__swsetup_r>
 8016b98:	b1c0      	cbz	r0, 8016bcc <_vfiprintf_r+0x78>
 8016b9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016b9c:	07dc      	lsls	r4, r3, #31
 8016b9e:	d50e      	bpl.n	8016bbe <_vfiprintf_r+0x6a>
 8016ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8016ba4:	b01d      	add	sp, #116	; 0x74
 8016ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016baa:	4b7b      	ldr	r3, [pc, #492]	; (8016d98 <_vfiprintf_r+0x244>)
 8016bac:	429d      	cmp	r5, r3
 8016bae:	d101      	bne.n	8016bb4 <_vfiprintf_r+0x60>
 8016bb0:	68b5      	ldr	r5, [r6, #8]
 8016bb2:	e7df      	b.n	8016b74 <_vfiprintf_r+0x20>
 8016bb4:	4b79      	ldr	r3, [pc, #484]	; (8016d9c <_vfiprintf_r+0x248>)
 8016bb6:	429d      	cmp	r5, r3
 8016bb8:	bf08      	it	eq
 8016bba:	68f5      	ldreq	r5, [r6, #12]
 8016bbc:	e7da      	b.n	8016b74 <_vfiprintf_r+0x20>
 8016bbe:	89ab      	ldrh	r3, [r5, #12]
 8016bc0:	0598      	lsls	r0, r3, #22
 8016bc2:	d4ed      	bmi.n	8016ba0 <_vfiprintf_r+0x4c>
 8016bc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016bc6:	f7fb fdb1 	bl	801272c <__retarget_lock_release_recursive>
 8016bca:	e7e9      	b.n	8016ba0 <_vfiprintf_r+0x4c>
 8016bcc:	2300      	movs	r3, #0
 8016bce:	9309      	str	r3, [sp, #36]	; 0x24
 8016bd0:	2320      	movs	r3, #32
 8016bd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016bd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8016bda:	2330      	movs	r3, #48	; 0x30
 8016bdc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8016da0 <_vfiprintf_r+0x24c>
 8016be0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016be4:	f04f 0901 	mov.w	r9, #1
 8016be8:	4623      	mov	r3, r4
 8016bea:	469a      	mov	sl, r3
 8016bec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016bf0:	b10a      	cbz	r2, 8016bf6 <_vfiprintf_r+0xa2>
 8016bf2:	2a25      	cmp	r2, #37	; 0x25
 8016bf4:	d1f9      	bne.n	8016bea <_vfiprintf_r+0x96>
 8016bf6:	ebba 0b04 	subs.w	fp, sl, r4
 8016bfa:	d00b      	beq.n	8016c14 <_vfiprintf_r+0xc0>
 8016bfc:	465b      	mov	r3, fp
 8016bfe:	4622      	mov	r2, r4
 8016c00:	4629      	mov	r1, r5
 8016c02:	4630      	mov	r0, r6
 8016c04:	f7ff ff93 	bl	8016b2e <__sfputs_r>
 8016c08:	3001      	adds	r0, #1
 8016c0a:	f000 80aa 	beq.w	8016d62 <_vfiprintf_r+0x20e>
 8016c0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016c10:	445a      	add	r2, fp
 8016c12:	9209      	str	r2, [sp, #36]	; 0x24
 8016c14:	f89a 3000 	ldrb.w	r3, [sl]
 8016c18:	2b00      	cmp	r3, #0
 8016c1a:	f000 80a2 	beq.w	8016d62 <_vfiprintf_r+0x20e>
 8016c1e:	2300      	movs	r3, #0
 8016c20:	f04f 32ff 	mov.w	r2, #4294967295
 8016c24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016c28:	f10a 0a01 	add.w	sl, sl, #1
 8016c2c:	9304      	str	r3, [sp, #16]
 8016c2e:	9307      	str	r3, [sp, #28]
 8016c30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016c34:	931a      	str	r3, [sp, #104]	; 0x68
 8016c36:	4654      	mov	r4, sl
 8016c38:	2205      	movs	r2, #5
 8016c3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016c3e:	4858      	ldr	r0, [pc, #352]	; (8016da0 <_vfiprintf_r+0x24c>)
 8016c40:	f7e9 fade 	bl	8000200 <memchr>
 8016c44:	9a04      	ldr	r2, [sp, #16]
 8016c46:	b9d8      	cbnz	r0, 8016c80 <_vfiprintf_r+0x12c>
 8016c48:	06d1      	lsls	r1, r2, #27
 8016c4a:	bf44      	itt	mi
 8016c4c:	2320      	movmi	r3, #32
 8016c4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016c52:	0713      	lsls	r3, r2, #28
 8016c54:	bf44      	itt	mi
 8016c56:	232b      	movmi	r3, #43	; 0x2b
 8016c58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016c5c:	f89a 3000 	ldrb.w	r3, [sl]
 8016c60:	2b2a      	cmp	r3, #42	; 0x2a
 8016c62:	d015      	beq.n	8016c90 <_vfiprintf_r+0x13c>
 8016c64:	9a07      	ldr	r2, [sp, #28]
 8016c66:	4654      	mov	r4, sl
 8016c68:	2000      	movs	r0, #0
 8016c6a:	f04f 0c0a 	mov.w	ip, #10
 8016c6e:	4621      	mov	r1, r4
 8016c70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016c74:	3b30      	subs	r3, #48	; 0x30
 8016c76:	2b09      	cmp	r3, #9
 8016c78:	d94e      	bls.n	8016d18 <_vfiprintf_r+0x1c4>
 8016c7a:	b1b0      	cbz	r0, 8016caa <_vfiprintf_r+0x156>
 8016c7c:	9207      	str	r2, [sp, #28]
 8016c7e:	e014      	b.n	8016caa <_vfiprintf_r+0x156>
 8016c80:	eba0 0308 	sub.w	r3, r0, r8
 8016c84:	fa09 f303 	lsl.w	r3, r9, r3
 8016c88:	4313      	orrs	r3, r2
 8016c8a:	9304      	str	r3, [sp, #16]
 8016c8c:	46a2      	mov	sl, r4
 8016c8e:	e7d2      	b.n	8016c36 <_vfiprintf_r+0xe2>
 8016c90:	9b03      	ldr	r3, [sp, #12]
 8016c92:	1d19      	adds	r1, r3, #4
 8016c94:	681b      	ldr	r3, [r3, #0]
 8016c96:	9103      	str	r1, [sp, #12]
 8016c98:	2b00      	cmp	r3, #0
 8016c9a:	bfbb      	ittet	lt
 8016c9c:	425b      	neglt	r3, r3
 8016c9e:	f042 0202 	orrlt.w	r2, r2, #2
 8016ca2:	9307      	strge	r3, [sp, #28]
 8016ca4:	9307      	strlt	r3, [sp, #28]
 8016ca6:	bfb8      	it	lt
 8016ca8:	9204      	strlt	r2, [sp, #16]
 8016caa:	7823      	ldrb	r3, [r4, #0]
 8016cac:	2b2e      	cmp	r3, #46	; 0x2e
 8016cae:	d10c      	bne.n	8016cca <_vfiprintf_r+0x176>
 8016cb0:	7863      	ldrb	r3, [r4, #1]
 8016cb2:	2b2a      	cmp	r3, #42	; 0x2a
 8016cb4:	d135      	bne.n	8016d22 <_vfiprintf_r+0x1ce>
 8016cb6:	9b03      	ldr	r3, [sp, #12]
 8016cb8:	1d1a      	adds	r2, r3, #4
 8016cba:	681b      	ldr	r3, [r3, #0]
 8016cbc:	9203      	str	r2, [sp, #12]
 8016cbe:	2b00      	cmp	r3, #0
 8016cc0:	bfb8      	it	lt
 8016cc2:	f04f 33ff 	movlt.w	r3, #4294967295
 8016cc6:	3402      	adds	r4, #2
 8016cc8:	9305      	str	r3, [sp, #20]
 8016cca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8016db0 <_vfiprintf_r+0x25c>
 8016cce:	7821      	ldrb	r1, [r4, #0]
 8016cd0:	2203      	movs	r2, #3
 8016cd2:	4650      	mov	r0, sl
 8016cd4:	f7e9 fa94 	bl	8000200 <memchr>
 8016cd8:	b140      	cbz	r0, 8016cec <_vfiprintf_r+0x198>
 8016cda:	2340      	movs	r3, #64	; 0x40
 8016cdc:	eba0 000a 	sub.w	r0, r0, sl
 8016ce0:	fa03 f000 	lsl.w	r0, r3, r0
 8016ce4:	9b04      	ldr	r3, [sp, #16]
 8016ce6:	4303      	orrs	r3, r0
 8016ce8:	3401      	adds	r4, #1
 8016cea:	9304      	str	r3, [sp, #16]
 8016cec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016cf0:	482c      	ldr	r0, [pc, #176]	; (8016da4 <_vfiprintf_r+0x250>)
 8016cf2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016cf6:	2206      	movs	r2, #6
 8016cf8:	f7e9 fa82 	bl	8000200 <memchr>
 8016cfc:	2800      	cmp	r0, #0
 8016cfe:	d03f      	beq.n	8016d80 <_vfiprintf_r+0x22c>
 8016d00:	4b29      	ldr	r3, [pc, #164]	; (8016da8 <_vfiprintf_r+0x254>)
 8016d02:	bb1b      	cbnz	r3, 8016d4c <_vfiprintf_r+0x1f8>
 8016d04:	9b03      	ldr	r3, [sp, #12]
 8016d06:	3307      	adds	r3, #7
 8016d08:	f023 0307 	bic.w	r3, r3, #7
 8016d0c:	3308      	adds	r3, #8
 8016d0e:	9303      	str	r3, [sp, #12]
 8016d10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016d12:	443b      	add	r3, r7
 8016d14:	9309      	str	r3, [sp, #36]	; 0x24
 8016d16:	e767      	b.n	8016be8 <_vfiprintf_r+0x94>
 8016d18:	fb0c 3202 	mla	r2, ip, r2, r3
 8016d1c:	460c      	mov	r4, r1
 8016d1e:	2001      	movs	r0, #1
 8016d20:	e7a5      	b.n	8016c6e <_vfiprintf_r+0x11a>
 8016d22:	2300      	movs	r3, #0
 8016d24:	3401      	adds	r4, #1
 8016d26:	9305      	str	r3, [sp, #20]
 8016d28:	4619      	mov	r1, r3
 8016d2a:	f04f 0c0a 	mov.w	ip, #10
 8016d2e:	4620      	mov	r0, r4
 8016d30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016d34:	3a30      	subs	r2, #48	; 0x30
 8016d36:	2a09      	cmp	r2, #9
 8016d38:	d903      	bls.n	8016d42 <_vfiprintf_r+0x1ee>
 8016d3a:	2b00      	cmp	r3, #0
 8016d3c:	d0c5      	beq.n	8016cca <_vfiprintf_r+0x176>
 8016d3e:	9105      	str	r1, [sp, #20]
 8016d40:	e7c3      	b.n	8016cca <_vfiprintf_r+0x176>
 8016d42:	fb0c 2101 	mla	r1, ip, r1, r2
 8016d46:	4604      	mov	r4, r0
 8016d48:	2301      	movs	r3, #1
 8016d4a:	e7f0      	b.n	8016d2e <_vfiprintf_r+0x1da>
 8016d4c:	ab03      	add	r3, sp, #12
 8016d4e:	9300      	str	r3, [sp, #0]
 8016d50:	462a      	mov	r2, r5
 8016d52:	4b16      	ldr	r3, [pc, #88]	; (8016dac <_vfiprintf_r+0x258>)
 8016d54:	a904      	add	r1, sp, #16
 8016d56:	4630      	mov	r0, r6
 8016d58:	f7fb fe52 	bl	8012a00 <_printf_float>
 8016d5c:	4607      	mov	r7, r0
 8016d5e:	1c78      	adds	r0, r7, #1
 8016d60:	d1d6      	bne.n	8016d10 <_vfiprintf_r+0x1bc>
 8016d62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016d64:	07d9      	lsls	r1, r3, #31
 8016d66:	d405      	bmi.n	8016d74 <_vfiprintf_r+0x220>
 8016d68:	89ab      	ldrh	r3, [r5, #12]
 8016d6a:	059a      	lsls	r2, r3, #22
 8016d6c:	d402      	bmi.n	8016d74 <_vfiprintf_r+0x220>
 8016d6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016d70:	f7fb fcdc 	bl	801272c <__retarget_lock_release_recursive>
 8016d74:	89ab      	ldrh	r3, [r5, #12]
 8016d76:	065b      	lsls	r3, r3, #25
 8016d78:	f53f af12 	bmi.w	8016ba0 <_vfiprintf_r+0x4c>
 8016d7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016d7e:	e711      	b.n	8016ba4 <_vfiprintf_r+0x50>
 8016d80:	ab03      	add	r3, sp, #12
 8016d82:	9300      	str	r3, [sp, #0]
 8016d84:	462a      	mov	r2, r5
 8016d86:	4b09      	ldr	r3, [pc, #36]	; (8016dac <_vfiprintf_r+0x258>)
 8016d88:	a904      	add	r1, sp, #16
 8016d8a:	4630      	mov	r0, r6
 8016d8c:	f7fc f8dc 	bl	8012f48 <_printf_i>
 8016d90:	e7e4      	b.n	8016d5c <_vfiprintf_r+0x208>
 8016d92:	bf00      	nop
 8016d94:	08017ea4 	.word	0x08017ea4
 8016d98:	08017ec4 	.word	0x08017ec4
 8016d9c:	08017e84 	.word	0x08017e84
 8016da0:	080181ec 	.word	0x080181ec
 8016da4:	080181f6 	.word	0x080181f6
 8016da8:	08012a01 	.word	0x08012a01
 8016dac:	08016b2f 	.word	0x08016b2f
 8016db0:	080181f2 	.word	0x080181f2

08016db4 <_read_r>:
 8016db4:	b538      	push	{r3, r4, r5, lr}
 8016db6:	4d07      	ldr	r5, [pc, #28]	; (8016dd4 <_read_r+0x20>)
 8016db8:	4604      	mov	r4, r0
 8016dba:	4608      	mov	r0, r1
 8016dbc:	4611      	mov	r1, r2
 8016dbe:	2200      	movs	r2, #0
 8016dc0:	602a      	str	r2, [r5, #0]
 8016dc2:	461a      	mov	r2, r3
 8016dc4:	f000 f8e0 	bl	8016f88 <_read>
 8016dc8:	1c43      	adds	r3, r0, #1
 8016dca:	d102      	bne.n	8016dd2 <_read_r+0x1e>
 8016dcc:	682b      	ldr	r3, [r5, #0]
 8016dce:	b103      	cbz	r3, 8016dd2 <_read_r+0x1e>
 8016dd0:	6023      	str	r3, [r4, #0]
 8016dd2:	bd38      	pop	{r3, r4, r5, pc}
 8016dd4:	200068f8 	.word	0x200068f8

08016dd8 <__ascii_wctomb>:
 8016dd8:	b149      	cbz	r1, 8016dee <__ascii_wctomb+0x16>
 8016dda:	2aff      	cmp	r2, #255	; 0xff
 8016ddc:	bf85      	ittet	hi
 8016dde:	238a      	movhi	r3, #138	; 0x8a
 8016de0:	6003      	strhi	r3, [r0, #0]
 8016de2:	700a      	strbls	r2, [r1, #0]
 8016de4:	f04f 30ff 	movhi.w	r0, #4294967295
 8016de8:	bf98      	it	ls
 8016dea:	2001      	movls	r0, #1
 8016dec:	4770      	bx	lr
 8016dee:	4608      	mov	r0, r1
 8016df0:	4770      	bx	lr
	...

08016df4 <__assert_func>:
 8016df4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016df6:	4614      	mov	r4, r2
 8016df8:	461a      	mov	r2, r3
 8016dfa:	4b09      	ldr	r3, [pc, #36]	; (8016e20 <__assert_func+0x2c>)
 8016dfc:	681b      	ldr	r3, [r3, #0]
 8016dfe:	4605      	mov	r5, r0
 8016e00:	68d8      	ldr	r0, [r3, #12]
 8016e02:	b14c      	cbz	r4, 8016e18 <__assert_func+0x24>
 8016e04:	4b07      	ldr	r3, [pc, #28]	; (8016e24 <__assert_func+0x30>)
 8016e06:	9100      	str	r1, [sp, #0]
 8016e08:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016e0c:	4906      	ldr	r1, [pc, #24]	; (8016e28 <__assert_func+0x34>)
 8016e0e:	462b      	mov	r3, r5
 8016e10:	f000 f80e 	bl	8016e30 <fiprintf>
 8016e14:	f7fb fb60 	bl	80124d8 <abort>
 8016e18:	4b04      	ldr	r3, [pc, #16]	; (8016e2c <__assert_func+0x38>)
 8016e1a:	461c      	mov	r4, r3
 8016e1c:	e7f3      	b.n	8016e06 <__assert_func+0x12>
 8016e1e:	bf00      	nop
 8016e20:	20000080 	.word	0x20000080
 8016e24:	080181fd 	.word	0x080181fd
 8016e28:	0801820a 	.word	0x0801820a
 8016e2c:	08018238 	.word	0x08018238

08016e30 <fiprintf>:
 8016e30:	b40e      	push	{r1, r2, r3}
 8016e32:	b503      	push	{r0, r1, lr}
 8016e34:	4601      	mov	r1, r0
 8016e36:	ab03      	add	r3, sp, #12
 8016e38:	4805      	ldr	r0, [pc, #20]	; (8016e50 <fiprintf+0x20>)
 8016e3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8016e3e:	6800      	ldr	r0, [r0, #0]
 8016e40:	9301      	str	r3, [sp, #4]
 8016e42:	f7ff fe87 	bl	8016b54 <_vfiprintf_r>
 8016e46:	b002      	add	sp, #8
 8016e48:	f85d eb04 	ldr.w	lr, [sp], #4
 8016e4c:	b003      	add	sp, #12
 8016e4e:	4770      	bx	lr
 8016e50:	20000080 	.word	0x20000080

08016e54 <_fstat_r>:
 8016e54:	b538      	push	{r3, r4, r5, lr}
 8016e56:	4d07      	ldr	r5, [pc, #28]	; (8016e74 <_fstat_r+0x20>)
 8016e58:	2300      	movs	r3, #0
 8016e5a:	4604      	mov	r4, r0
 8016e5c:	4608      	mov	r0, r1
 8016e5e:	4611      	mov	r1, r2
 8016e60:	602b      	str	r3, [r5, #0]
 8016e62:	f000 f869 	bl	8016f38 <_fstat>
 8016e66:	1c43      	adds	r3, r0, #1
 8016e68:	d102      	bne.n	8016e70 <_fstat_r+0x1c>
 8016e6a:	682b      	ldr	r3, [r5, #0]
 8016e6c:	b103      	cbz	r3, 8016e70 <_fstat_r+0x1c>
 8016e6e:	6023      	str	r3, [r4, #0]
 8016e70:	bd38      	pop	{r3, r4, r5, pc}
 8016e72:	bf00      	nop
 8016e74:	200068f8 	.word	0x200068f8

08016e78 <_isatty_r>:
 8016e78:	b538      	push	{r3, r4, r5, lr}
 8016e7a:	4d06      	ldr	r5, [pc, #24]	; (8016e94 <_isatty_r+0x1c>)
 8016e7c:	2300      	movs	r3, #0
 8016e7e:	4604      	mov	r4, r0
 8016e80:	4608      	mov	r0, r1
 8016e82:	602b      	str	r3, [r5, #0]
 8016e84:	f000 f868 	bl	8016f58 <_isatty>
 8016e88:	1c43      	adds	r3, r0, #1
 8016e8a:	d102      	bne.n	8016e92 <_isatty_r+0x1a>
 8016e8c:	682b      	ldr	r3, [r5, #0]
 8016e8e:	b103      	cbz	r3, 8016e92 <_isatty_r+0x1a>
 8016e90:	6023      	str	r3, [r4, #0]
 8016e92:	bd38      	pop	{r3, r4, r5, pc}
 8016e94:	200068f8 	.word	0x200068f8

08016e98 <memmove>:
 8016e98:	4288      	cmp	r0, r1
 8016e9a:	b510      	push	{r4, lr}
 8016e9c:	eb01 0402 	add.w	r4, r1, r2
 8016ea0:	d902      	bls.n	8016ea8 <memmove+0x10>
 8016ea2:	4284      	cmp	r4, r0
 8016ea4:	4623      	mov	r3, r4
 8016ea6:	d807      	bhi.n	8016eb8 <memmove+0x20>
 8016ea8:	1e43      	subs	r3, r0, #1
 8016eaa:	42a1      	cmp	r1, r4
 8016eac:	d008      	beq.n	8016ec0 <memmove+0x28>
 8016eae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016eb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016eb6:	e7f8      	b.n	8016eaa <memmove+0x12>
 8016eb8:	4402      	add	r2, r0
 8016eba:	4601      	mov	r1, r0
 8016ebc:	428a      	cmp	r2, r1
 8016ebe:	d100      	bne.n	8016ec2 <memmove+0x2a>
 8016ec0:	bd10      	pop	{r4, pc}
 8016ec2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016ec6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016eca:	e7f7      	b.n	8016ebc <memmove+0x24>

08016ecc <_realloc_r>:
 8016ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016ece:	4607      	mov	r7, r0
 8016ed0:	4614      	mov	r4, r2
 8016ed2:	460e      	mov	r6, r1
 8016ed4:	b921      	cbnz	r1, 8016ee0 <_realloc_r+0x14>
 8016ed6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8016eda:	4611      	mov	r1, r2
 8016edc:	f7fb bc96 	b.w	801280c <_malloc_r>
 8016ee0:	b922      	cbnz	r2, 8016eec <_realloc_r+0x20>
 8016ee2:	f7fb fc43 	bl	801276c <_free_r>
 8016ee6:	4625      	mov	r5, r4
 8016ee8:	4628      	mov	r0, r5
 8016eea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016eec:	f000 f814 	bl	8016f18 <_malloc_usable_size_r>
 8016ef0:	42a0      	cmp	r0, r4
 8016ef2:	d20f      	bcs.n	8016f14 <_realloc_r+0x48>
 8016ef4:	4621      	mov	r1, r4
 8016ef6:	4638      	mov	r0, r7
 8016ef8:	f7fb fc88 	bl	801280c <_malloc_r>
 8016efc:	4605      	mov	r5, r0
 8016efe:	2800      	cmp	r0, #0
 8016f00:	d0f2      	beq.n	8016ee8 <_realloc_r+0x1c>
 8016f02:	4631      	mov	r1, r6
 8016f04:	4622      	mov	r2, r4
 8016f06:	f7fb fc1b 	bl	8012740 <memcpy>
 8016f0a:	4631      	mov	r1, r6
 8016f0c:	4638      	mov	r0, r7
 8016f0e:	f7fb fc2d 	bl	801276c <_free_r>
 8016f12:	e7e9      	b.n	8016ee8 <_realloc_r+0x1c>
 8016f14:	4635      	mov	r5, r6
 8016f16:	e7e7      	b.n	8016ee8 <_realloc_r+0x1c>

08016f18 <_malloc_usable_size_r>:
 8016f18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016f1c:	1f18      	subs	r0, r3, #4
 8016f1e:	2b00      	cmp	r3, #0
 8016f20:	bfbc      	itt	lt
 8016f22:	580b      	ldrlt	r3, [r1, r0]
 8016f24:	18c0      	addlt	r0, r0, r3
 8016f26:	4770      	bx	lr

08016f28 <_close>:
 8016f28:	4b02      	ldr	r3, [pc, #8]	; (8016f34 <_close+0xc>)
 8016f2a:	2258      	movs	r2, #88	; 0x58
 8016f2c:	601a      	str	r2, [r3, #0]
 8016f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8016f32:	4770      	bx	lr
 8016f34:	200068f8 	.word	0x200068f8

08016f38 <_fstat>:
 8016f38:	4b02      	ldr	r3, [pc, #8]	; (8016f44 <_fstat+0xc>)
 8016f3a:	2258      	movs	r2, #88	; 0x58
 8016f3c:	601a      	str	r2, [r3, #0]
 8016f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8016f42:	4770      	bx	lr
 8016f44:	200068f8 	.word	0x200068f8

08016f48 <_getpid>:
 8016f48:	4b02      	ldr	r3, [pc, #8]	; (8016f54 <_getpid+0xc>)
 8016f4a:	2258      	movs	r2, #88	; 0x58
 8016f4c:	601a      	str	r2, [r3, #0]
 8016f4e:	f04f 30ff 	mov.w	r0, #4294967295
 8016f52:	4770      	bx	lr
 8016f54:	200068f8 	.word	0x200068f8

08016f58 <_isatty>:
 8016f58:	4b02      	ldr	r3, [pc, #8]	; (8016f64 <_isatty+0xc>)
 8016f5a:	2258      	movs	r2, #88	; 0x58
 8016f5c:	601a      	str	r2, [r3, #0]
 8016f5e:	2000      	movs	r0, #0
 8016f60:	4770      	bx	lr
 8016f62:	bf00      	nop
 8016f64:	200068f8 	.word	0x200068f8

08016f68 <_kill>:
 8016f68:	4b02      	ldr	r3, [pc, #8]	; (8016f74 <_kill+0xc>)
 8016f6a:	2258      	movs	r2, #88	; 0x58
 8016f6c:	601a      	str	r2, [r3, #0]
 8016f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8016f72:	4770      	bx	lr
 8016f74:	200068f8 	.word	0x200068f8

08016f78 <_lseek>:
 8016f78:	4b02      	ldr	r3, [pc, #8]	; (8016f84 <_lseek+0xc>)
 8016f7a:	2258      	movs	r2, #88	; 0x58
 8016f7c:	601a      	str	r2, [r3, #0]
 8016f7e:	f04f 30ff 	mov.w	r0, #4294967295
 8016f82:	4770      	bx	lr
 8016f84:	200068f8 	.word	0x200068f8

08016f88 <_read>:
 8016f88:	4b02      	ldr	r3, [pc, #8]	; (8016f94 <_read+0xc>)
 8016f8a:	2258      	movs	r2, #88	; 0x58
 8016f8c:	601a      	str	r2, [r3, #0]
 8016f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8016f92:	4770      	bx	lr
 8016f94:	200068f8 	.word	0x200068f8

08016f98 <_sbrk>:
 8016f98:	4b04      	ldr	r3, [pc, #16]	; (8016fac <_sbrk+0x14>)
 8016f9a:	6819      	ldr	r1, [r3, #0]
 8016f9c:	4602      	mov	r2, r0
 8016f9e:	b909      	cbnz	r1, 8016fa4 <_sbrk+0xc>
 8016fa0:	4903      	ldr	r1, [pc, #12]	; (8016fb0 <_sbrk+0x18>)
 8016fa2:	6019      	str	r1, [r3, #0]
 8016fa4:	6818      	ldr	r0, [r3, #0]
 8016fa6:	4402      	add	r2, r0
 8016fa8:	601a      	str	r2, [r3, #0]
 8016faa:	4770      	bx	lr
 8016fac:	20004f74 	.word	0x20004f74
 8016fb0:	20006900 	.word	0x20006900

08016fb4 <_write>:
 8016fb4:	4b02      	ldr	r3, [pc, #8]	; (8016fc0 <_write+0xc>)
 8016fb6:	2258      	movs	r2, #88	; 0x58
 8016fb8:	601a      	str	r2, [r3, #0]
 8016fba:	f04f 30ff 	mov.w	r0, #4294967295
 8016fbe:	4770      	bx	lr
 8016fc0:	200068f8 	.word	0x200068f8

08016fc4 <_exit>:
 8016fc4:	e7fe      	b.n	8016fc4 <_exit>
	...

08016fc8 <_init>:
 8016fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016fca:	bf00      	nop
 8016fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016fce:	bc08      	pop	{r3}
 8016fd0:	469e      	mov	lr, r3
 8016fd2:	4770      	bx	lr

08016fd4 <_fini>:
 8016fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016fd6:	bf00      	nop
 8016fd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016fda:	bc08      	pop	{r3}
 8016fdc:	469e      	mov	lr, r3
 8016fde:	4770      	bx	lr
