

================================================================
== Vitis HLS Report for 'sink_from_aie'
================================================================
* Date:           Fri Jun 28 08:29:53 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sink_from_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95  |sink_from_aie_Pipeline_VITIS_LOOP_24_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      52|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        0|     -|      970|    1439|    0|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     196|    -|
|Register         |        -|     -|      173|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|     1143|    1687|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                   |control_s_axi                           |        0|   0|  144|   232|    0|
    |gmem1_m_axi_U                                     |gmem1_m_axi                             |        0|   0|  760|  1076|    0|
    |grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95  |sink_from_aie_Pipeline_VITIS_LOOP_24_1  |        0|   0|   66|   131|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |Total                                             |                                        |        0|   0|  970|  1439|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_cur_n  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n      |       and|   0|  0|   2|           1|           2|
    |icmp_ln24_fu_109_p2    |      icmp|   0|  0|  16|          32|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |empty_fu_125_p3        |    select|   0|  0|  26|           1|          31|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  52|          38|          39|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  86|         73|    1|         73|
    |ap_done                           |   2|          2|    1|          2|
    |gmem1_AWADDR                      |  64|          3|   64|        192|
    |gmem1_AWLEN                       |  32|          3|   32|         96|
    |gmem1_AWVALID                     |   2|          3|    1|          3|
    |gmem1_BREADY                      |   2|          3|    1|          3|
    |gmem1_WVALID                      |   2|          2|    1|          2|
    |gmem1_blk_n_AW                    |   2|          2|    1|          2|
    |gmem1_blk_n_B                     |   2|          2|    1|          2|
    |input_stream_TREADY_int_regslice  |   2|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 196|         95|  104|        377|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |  72|   0|   72|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                          |   1|   0|    1|          0|
    |ap_int_blocking_n_reg                                          |   1|   0|    1|          0|
    |ap_rst_n_inv                                                   |   1|   0|    1|          0|
    |ap_rst_reg_1                                                   |   1|   0|    1|          0|
    |ap_rst_reg_2                                                   |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                                          |   1|   0|    1|          0|
    |empty_reg_158                                                  |  31|   0|   31|          0|
    |grp_sink_from_aie_Pipeline_VITIS_LOOP_24_1_fu_95_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_152                                               |  62|   0|   62|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          | 173|   0|  173|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object |    C Type    |
+-----------------------+-----+-----+---------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|  sink_from_aie|  return value|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|          gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|          gmem1|       pointer|
|input_stream_TDATA     |   in|   32|           axis|   input_stream|       pointer|
|input_stream_TVALID    |   in|    1|           axis|   input_stream|       pointer|
|input_stream_TREADY    |  out|    1|           axis|   input_stream|       pointer|
+-----------------------+-----+-----+---------------+---------------+--------------+

