<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LAB4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CONTROL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Datapath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Datapath.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Datapath.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PROCESSOR_TEST.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PROCESSOR_TEST.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESSOR_TEST.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROCESSOR_TEST.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PROCESSOR_TEST.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PROCESSOR_TEST.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESSOR_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PROCESSOR_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PROCESSOR_TEST_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESSOR_TEST_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROCESSOR_TEST_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESSOR_TEST_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processor_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UNPACKER.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UNPACKER.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UNPACKER.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1490486646" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1490486646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490617393" xil_pn:in_ck="6216590659265648884" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1490617392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADD32BIT.vhd"/>
      <outfile xil_pn:name="ADD_MMX_4BYTE.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="CONTROL.vhd"/>
      <outfile xil_pn:name="CompareModule.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="Data_MEM.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="Decoder5to32.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IF_MEM.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="MUX2TO1.vhd"/>
      <outfile xil_pn:name="MUX2X1_5B.vhd"/>
      <outfile xil_pn:name="MUX32x1.vhd"/>
      <outfile xil_pn:name="PCREGISTER.vhd"/>
      <outfile xil_pn:name="PROCESSOR_TEST.vhd"/>
      <outfile xil_pn:name="Processor.vhd"/>
      <outfile xil_pn:name="QUADREG.vhd"/>
      <outfile xil_pn:name="QUADREG_TEST.vhd"/>
      <outfile xil_pn:name="REGISTER_FILE.vhd"/>
      <outfile xil_pn:name="REGMUX2x1.vhd"/>
      <outfile xil_pn:name="ROTL.vhd"/>
      <outfile xil_pn:name="ROTR.vhd"/>
      <outfile xil_pn:name="SLLO.vhd"/>
      <outfile xil_pn:name="SRAO.vhd"/>
      <outfile xil_pn:name="SRLO.vhd"/>
      <outfile xil_pn:name="SUB32BIT.vhd"/>
      <outfile xil_pn:name="UNPACKER.vhd"/>
      <outfile xil_pn:name="myRegister.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1491853472" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1939234787842834079" xil_pn:start_ts="1491853471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491853472" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-441475846573428149" xil_pn:start_ts="1491853472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490486647" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4226643150586676724" xil_pn:start_ts="1490486647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490617393" xil_pn:in_ck="6216590659265648884" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1490617393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADD32BIT.vhd"/>
      <outfile xil_pn:name="ADD_MMX_4BYTE.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="CONTROL.vhd"/>
      <outfile xil_pn:name="CompareModule.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="Data_MEM.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="Decoder5to32.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IF_MEM.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="MUX2TO1.vhd"/>
      <outfile xil_pn:name="MUX2X1_5B.vhd"/>
      <outfile xil_pn:name="MUX32x1.vhd"/>
      <outfile xil_pn:name="PCREGISTER.vhd"/>
      <outfile xil_pn:name="PROCESSOR_TEST.vhd"/>
      <outfile xil_pn:name="Processor.vhd"/>
      <outfile xil_pn:name="QUADREG.vhd"/>
      <outfile xil_pn:name="QUADREG_TEST.vhd"/>
      <outfile xil_pn:name="REGISTER_FILE.vhd"/>
      <outfile xil_pn:name="REGMUX2x1.vhd"/>
      <outfile xil_pn:name="ROTL.vhd"/>
      <outfile xil_pn:name="ROTR.vhd"/>
      <outfile xil_pn:name="SLLO.vhd"/>
      <outfile xil_pn:name="SRAO.vhd"/>
      <outfile xil_pn:name="SRLO.vhd"/>
      <outfile xil_pn:name="SUB32BIT.vhd"/>
      <outfile xil_pn:name="UNPACKER.vhd"/>
      <outfile xil_pn:name="myRegister.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1491853476" xil_pn:in_ck="6216590659265648884" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8746065183239294427" xil_pn:start_ts="1491853472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PROCESSOR_TEST_beh.prj"/>
      <outfile xil_pn:name="PROCESSOR_TEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1491853477" xil_pn:in_ck="-2664712432455645986" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6761118684040267064" xil_pn:start_ts="1491853476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PROCESSOR_TEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1490385085" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1490385085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490385085" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2935369955297093045" xil_pn:start_ts="1490385085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490385085" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4226643150586676724" xil_pn:start_ts="1490385085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490385085" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1490385085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490385085" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1939234787842834079" xil_pn:start_ts="1490385085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490385085" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1490385085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490385085" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7838102442735394474" xil_pn:start_ts="1490385085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490385094" xil_pn:in_ck="-1574983849205474997" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6971140704587820170" xil_pn:start_ts="1490385085">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PROCESSOR_TEST.lso"/>
      <outfile xil_pn:name="PROCESSOR_TEST.prj"/>
      <outfile xil_pn:name="PROCESSOR_TEST.syr"/>
      <outfile xil_pn:name="PROCESSOR_TEST.xst"/>
      <outfile xil_pn:name="PROCESSOR_TEST_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
