
*** Running vivado
    with args -log Atg_ram_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Atg_ram_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Atg_ram_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/ip_repo/Ram_IP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Camilo/Desktop/bloques_separados5/operator_full'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Camilo/Desktop/bloques_separados5/op_choser'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Camilo/Desktop/bloques_separados5/led_verif_or'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/camilo/desktop/bloques_separados5/selector_led2/selector_led2.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/camilo/desktop/bloques_separados5/ngate/ngate.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top Atg_ram_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4372
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1063.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Atg_ram_wrapper' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/hdl/Atg_ram_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'Atg_ram' declared at 'C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/synth/Atg_ram.vhd:14' bound to instance 'Atg_ram_i' of component 'Atg_ram' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/hdl/Atg_ram_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Atg_ram' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/synth/Atg_ram.vhd:34]
INFO: [Synth 8-3491] module 'Atg_ram_Ram_IP_0_0' declared at 'C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_Ram_IP_0_0_stub.vhdl:5' bound to instance 'Ram_IP_0' of component 'Atg_ram_Ram_IP_0_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/synth/Atg_ram.vhd:219]
INFO: [Synth 8-638] synthesizing module 'Atg_ram_Ram_IP_0_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_Ram_IP_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'Atg_ram_axi_traffic_gen_0_0' declared at 'C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_axi_traffic_gen_0_0_stub.vhdl:5' bound to instance 'axi_traffic_gen_0' of component 'Atg_ram_axi_traffic_gen_0_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/synth/Atg_ram.vhd:245]
INFO: [Synth 8-638] synthesizing module 'Atg_ram_axi_traffic_gen_0_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_axi_traffic_gen_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'Atg_ram_ngate_0_0' declared at 'C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_ngate_0_0_stub.vhdl:5' bound to instance 'ngate_0' of component 'Atg_ram_ngate_0_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/synth/Atg_ram.vhd:270]
INFO: [Synth 8-638] synthesizing module 'Atg_ram_ngate_0_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_ngate_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Atg_ram_op_choser_0_0' declared at 'C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_op_choser_0_0_stub.vhdl:5' bound to instance 'op_choser_0' of component 'Atg_ram_op_choser_0_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/synth/Atg_ram.vhd:275]
INFO: [Synth 8-638] synthesizing module 'Atg_ram_op_choser_0_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_op_choser_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Atg_ram_operator_full_0_0' declared at 'C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_operator_full_0_0_stub.vhdl:5' bound to instance 'operator_full_0' of component 'Atg_ram_operator_full_0_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/synth/Atg_ram.vhd:288]
INFO: [Synth 8-638] synthesizing module 'Atg_ram_operator_full_0_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_operator_full_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Atg_ram_operator_full_1_0' declared at 'C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_operator_full_1_0_stub.vhdl:5' bound to instance 'operator_full_1' of component 'Atg_ram_operator_full_1_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/synth/Atg_ram.vhd:296]
INFO: [Synth 8-638] synthesizing module 'Atg_ram_operator_full_1_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_operator_full_1_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Atg_ram_operator_full_2_0' declared at 'C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_operator_full_2_0_stub.vhdl:5' bound to instance 'operator_full_2' of component 'Atg_ram_operator_full_2_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/synth/Atg_ram.vhd:304]
INFO: [Synth 8-638] synthesizing module 'Atg_ram_operator_full_2_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_operator_full_2_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Atg_ram_selector_led2_0_0' declared at 'C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_selector_led2_0_0_stub.vhdl:5' bound to instance 'selector_led2_0' of component 'Atg_ram_selector_led2_0_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/synth/Atg_ram.vhd:312]
INFO: [Synth 8-638] synthesizing module 'Atg_ram_selector_led2_0_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_selector_led2_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'Atg_ram_verif_led_or_0_0' declared at 'C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_verif_led_or_0_0_stub.vhdl:5' bound to instance 'verif_led_or_0' of component 'Atg_ram_verif_led_or_0_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/synth/Atg_ram.vhd:326]
INFO: [Synth 8-638] synthesizing module 'Atg_ram_verif_led_or_0_0' [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/.Xil/Vivado-10168-LAPTOP-D88VNJP2/realtime/Atg_ram_verif_led_or_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'Atg_ram' (1#1) [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/synth/Atg_ram.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Atg_ram_wrapper' (2#1) [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/hdl/Atg_ram_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.223 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1063.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_Ram_IP_0_0/Atg_ram_Ram_IP_0_0/Atg_ram_Ram_IP_0_0_in_context.xdc] for cell 'Atg_ram_i/Ram_IP_0'
Finished Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_Ram_IP_0_0/Atg_ram_Ram_IP_0_0/Atg_ram_Ram_IP_0_0_in_context.xdc] for cell 'Atg_ram_i/Ram_IP_0'
Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_selector_led2_0_0/Atg_ram_selector_led2_0_0/Atg_ram_selector_led2_0_0_in_context.xdc] for cell 'Atg_ram_i/selector_led2_0'
Finished Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_selector_led2_0_0/Atg_ram_selector_led2_0_0/Atg_ram_selector_led2_0_0_in_context.xdc] for cell 'Atg_ram_i/selector_led2_0'
Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_verif_led_or_0_0/Atg_ram_verif_led_or_0_0/Atg_ram_verif_led_or_0_0_in_context.xdc] for cell 'Atg_ram_i/verif_led_or_0'
Finished Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_verif_led_or_0_0/Atg_ram_verif_led_or_0_0/Atg_ram_verif_led_or_0_0_in_context.xdc] for cell 'Atg_ram_i/verif_led_or_0'
Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_operator_full_0_0/Atg_ram_operator_full_0_0/Atg_ram_operator_full_2_0_in_context.xdc] for cell 'Atg_ram_i/operator_full_0'
Finished Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_operator_full_0_0/Atg_ram_operator_full_0_0/Atg_ram_operator_full_2_0_in_context.xdc] for cell 'Atg_ram_i/operator_full_0'
Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_operator_full_1_0/Atg_ram_operator_full_1_0/Atg_ram_operator_full_2_0_in_context.xdc] for cell 'Atg_ram_i/operator_full_1'
Finished Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_operator_full_1_0/Atg_ram_operator_full_1_0/Atg_ram_operator_full_2_0_in_context.xdc] for cell 'Atg_ram_i/operator_full_1'
Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_operator_full_2_0/Atg_ram_operator_full_2_0/Atg_ram_operator_full_2_0_in_context.xdc] for cell 'Atg_ram_i/operator_full_2'
Finished Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_operator_full_2_0/Atg_ram_operator_full_2_0/Atg_ram_operator_full_2_0_in_context.xdc] for cell 'Atg_ram_i/operator_full_2'
Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_op_choser_0_0/Atg_ram_op_choser_0_0/Atg_ram_op_choser_0_0_in_context.xdc] for cell 'Atg_ram_i/op_choser_0'
Finished Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_op_choser_0_0/Atg_ram_op_choser_0_0/Atg_ram_op_choser_0_0_in_context.xdc] for cell 'Atg_ram_i/op_choser_0'
Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_axi_traffic_gen_0_0/Atg_ram_axi_traffic_gen_0_0/Atg_ram_axi_traffic_gen_0_0_in_context.xdc] for cell 'Atg_ram_i/axi_traffic_gen_0'
Finished Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_axi_traffic_gen_0_0/Atg_ram_axi_traffic_gen_0_0/Atg_ram_axi_traffic_gen_0_0_in_context.xdc] for cell 'Atg_ram_i/axi_traffic_gen_0'
Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_ngate_0_0/Atg_ram_ngate_0_0/Atg_ram_ngate_0_0_in_context.xdc] for cell 'Atg_ram_i/ngate_0'
Finished Parsing XDC File [c:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/sources_1/bd/Atg_ram/ip/Atg_ram_ngate_0_0/Atg_ram_ngate_0_0/Atg_ram_ngate_0_0_in_context.xdc] for cell 'Atg_ram_i/ngate_0'
Parsing XDC File [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/constrs_1/imports/proyectos/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/constrs_1/imports/proyectos/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.srcs/constrs_1/imports/proyectos/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Atg_ram_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Atg_ram_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1087.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1087.707 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Atg_ram_i/axi_traffic_gen_0' at clock pin 's_axi_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.262 ; gain = 33.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.262 ; gain = 33.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Atg_ram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Atg_ram_i/Ram_IP_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Atg_ram_i/selector_led2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Atg_ram_i/verif_led_or_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Atg_ram_i/operator_full_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Atg_ram_i/operator_full_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Atg_ram_i/operator_full_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Atg_ram_i/op_choser_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Atg_ram_i/axi_traffic_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Atg_ram_i/ngate_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.262 ; gain = 33.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.262 ; gain = 33.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1096.262 ; gain = 33.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1109.691 ; gain = 46.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1109.691 ; gain = 46.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1128.797 ; gain = 65.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1133.645 ; gain = 70.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1133.645 ; gain = 70.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1133.645 ; gain = 70.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1133.645 ; gain = 70.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1133.645 ; gain = 70.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1133.645 ; gain = 70.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |Atg_ram_Ram_IP_0_0          |         1|
|2     |Atg_ram_axi_traffic_gen_0_0 |         1|
|3     |Atg_ram_ngate_0_0           |         1|
|4     |Atg_ram_op_choser_0_0       |         1|
|5     |Atg_ram_operator_full_0_0   |         1|
|6     |Atg_ram_operator_full_1_0   |         1|
|7     |Atg_ram_operator_full_2_0   |         1|
|8     |Atg_ram_selector_led2_0_0   |         1|
|9     |Atg_ram_verif_led_or_0_0    |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |Atg_ram_Ram_IP_0_0_bbox          |     1|
|2     |Atg_ram_axi_traffic_gen_0_0_bbox |     1|
|3     |Atg_ram_ngate_0_0_bbox           |     1|
|4     |Atg_ram_op_choser_0_0_bbox       |     1|
|5     |Atg_ram_operator_full_0_0_bbox   |     1|
|6     |Atg_ram_operator_full_1_0_bbox   |     1|
|7     |Atg_ram_operator_full_2_0_bbox   |     1|
|8     |Atg_ram_selector_led2_0_0_bbox   |     1|
|9     |Atg_ram_verif_led_or_0_0_bbox    |     1|
|10    |IBUF                             |     9|
|11    |OBUF                             |     7|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1133.645 ; gain = 70.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1133.645 ; gain = 37.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1133.645 ; gain = 70.422
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1146.645 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1149.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1149.625 ; gain = 86.402
INFO: [Common 17-1381] The checkpoint 'C:/Users/Camilo/Desktop/bloques_separados5/atg_ram/atg_ram/atg_ram.runs/synth_1/Atg_ram_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Atg_ram_wrapper_utilization_synth.rpt -pb Atg_ram_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  8 11:07:35 2023...
