# üëã Hi, I'm Anudeep Narala

<div align="center">

[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white)](https://linkedin.com/in/anudeep-narala)
[![Email](https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:anudeepreddynarala@gmail.com)

</div>

## üîß Embedded Systems Engineer

**Building firmware solutions for MCU platforms | Passionate about RTOS development, bare-metal programming, and edge AI**

I specialize in developing embedded systems from hardware to software, with expertise in real-time operating systems, microcontroller programming, FPGA design, and deploying machine learning models on resource-constrained devices.

---

## üõ†Ô∏è Core Technologies

### Embedded Systems & Hardware
![C](https://img.shields.io/badge/C-00599C?style=flat-square&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C?style=flat-square&logo=cplusplus&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-8B0000?style=flat-square&logo=verilog&logoColor=white)
![ARM](https://img.shields.io/badge/ARM_Cortex-0091BD?style=flat-square&logo=arm&logoColor=white)
![ESP32](https://img.shields.io/badge/ESP32-E7352C?style=flat-square&logo=espressif&logoColor=white)
![FPGA](https://img.shields.io/badge/FPGA-FF6600?style=flat-square&logo=xilinx&logoColor=white)

### Development Tools & Frameworks
![RTOS](https://img.shields.io/badge/FreeRTOS-00979D?style=flat-square&logo=freertos&logoColor=white)
![PlatformIO](https://img.shields.io/badge/PlatformIO-FF7F00?style=flat-square&logo=platformio&logoColor=white)
![Keil](https://img.shields.io/badge/Keil_MDK-009639?style=flat-square&logo=keil&logoColor=white)
![Vivado](https://img.shields.io/badge/Xilinx_Vivado-E01F27?style=flat-square&logo=xilinx&logoColor=white)
![Altium](https://img.shields.io/badge/Altium-A5915F?style=flat-square&logo=altium-designer&logoColor=white)

### Edge AI & ML
![TensorFlow Lite](https://img.shields.io/badge/TensorFlow_Lite-FF6F00?style=flat-square&logo=tensorflow&logoColor=white)
![TinyML](https://img.shields.io/badge/TinyML-412991?style=flat-square&logo=arduino&logoColor=white)
![YOLO](https://img.shields.io/badge/YOLO-00FFFF?style=flat-square&logo=yolo&logoColor=black)
![Jetson](https://img.shields.io/badge/NVIDIA_Jetson-76B900?style=flat-square&logo=nvidia&logoColor=white)

### Software & Scripting
![Python](https://img.shields.io/badge/Python-3776AB?style=flat-square&logo=python&logoColor=white)
![Rust](https://img.shields.io/badge/Rust-000000?style=flat-square&logo=rust&logoColor=white)
![JavaScript](https://img.shields.io/badge/JavaScript-F7DF1E?style=flat-square&logo=javascript&logoColor=black)
![Git](https://img.shields.io/badge/Git-F05032?style=flat-square&logo=git&logoColor=white)

---

## üöÄ Featured Embedded Projects

### üîπ [Real-Time Object Detection with Rust Networking](https://github.com/Anudeepreddynarala/jetson-trt-stream)
High-performance object detection pipeline combining TensorRT-optimized YOLO inference with low-latency Rust networking on NVIDIA Jetson Orin Nano. Features Unix socket IPC for inter-process communication and concurrent UDP/TCP streaming.
- **Tech:** TensorRT FP16, Rust (Tokio async), Python, CUDA, Unix Sockets
- **Performance:** 248.7 qps throughput, 4.6ms inference latency, <50ms end-to-end
- **Architecture:** Parallel pipeline (Camera ‚Üí TensorRT ‚Üí Rust ‚Üí UDP/TCP streams)

### üîπ [Resource-Constrained Edge ML Deployment](https://github.com/Anudeepreddynarala/Fan_Anomaly_Detection)
Ported TensorFlow Lite Micro to ESP32 with custom porting layer, resolving CMSIS-DSP incompatibilities. Achieved production-grade inference performance through multi-core task scheduling and DMA optimization.
- **Tech:** ESP-IDF, TensorFlow Lite, CMSIS, CMake Build Systems, C/C++, FreeRTOS
- **Performance:** 55.1ms inference, 85KB RAM, 6.2 inferences/sec, 342KB total firmware


### üîπ [Single-Precision Floating-Point FPGA](https://github.com/Anudeepreddynarala/single-precision-floating-point-fpga)
Implemented IEEE 754 single-precision floating-point arithmetic unit in Verilog. Hardware-accelerated computation for DSP applications.
- **Tech:** Verilog, Xilinx Vivado, FPGA
- **Features:** Addition, multiplication, division with pipelining

### üîπ [Stepper Motor Control (Verilog)](https://github.com/Anudeepreddynarala/Stepper_motor_control_verilog)
FSM-based stepper motor controller with configurable speed and direction control. Synthesized for FPGA deployment.
- **Tech:** Verilog, FPGA, PWM, FSM design
- **Application:** Robotics, CNC machines, automation

### üîπ [Manufacturing Test Station](https://github.com/Anudeepreddynarala/manufacturing-test-station)
Automated test fixture for embedded hardware validation. Interfaces with multiple sensors and actuators for production testing.
- **Tech:** STM32, Python, I2C/SPI/UART protocols
- **Features:** Automated pass/fail criteria, data logging

### üîπ [Semiconductor Yield Analyzer](https://github.com/Anudeepreddynarala/semiconductor-yield-analyzer)
Analytics dashboard for semiconductor manufacturing yield optimization. Real-time monitoring of hardware test results.
- **Tech:** Python, Pandas, Plotly, embedded data collection
- **Application:** Quality control, defect analysis

---

## üéØ Current Focus

- üî¨ Building TinyML models for ultra-low-power microcontrollers
- ‚ö° Optimizing real-time inference on edge devices (ESP32, Jetson)
- üõ†Ô∏è Designing custom FPGA IP cores for signal processing
- üì° Developing IoT sensor networks with LoRa/BLE connectivity
- ü§ñ Integrating AI/ML into embedded robotics applications

---

## üì´ Let's Connect

I'm always excited to discuss embedded systems, hardware design, and edge AI projects!

- üíº LinkedIn: [anudeep-narala](https://linkedin.com/in/anudeep-narala)
- üìß Email: anudeepreddynarala@gmail.com
- üåê Open to collaboration on embedded systems and IoT projects

