
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : Ac_glitch03.csv
#     Report Created by: ICer
#     Report Created on:  Sun Aug 24 19:55:39 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : clock-reset(SpyGlass_vL-2016.06)
#
################################################################################
##Sheet_Prop:use_violation_based_waiver:1
##Sheet_Prop:instance_based_viol_col:1
##Sheet_Prop:hidecols:10
ID,TYPE,DEST.,CLOCK(s),GRAY-ENCODING CHECK,REASON,TOTAL SOURCES,TOTAL SOURCE DOMAINS,WAIVED,CSV FILE
45,flop,"SYSTEM_TOP.U0_DATA_SYNC.U0_BIT_SYNC.q[0][0]","SYSTEM_TOP.REF_CLK","DISABLED","Source reconverges",2,1,no,spyglass-1/cdc/cdc_verify_struct/spyglass_reports/clock-reset/Ac_glitch03/Asynchronous_Sources_01.csv
46,flop,"SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][2:0]","SYSTEM_TOP.REF_CLK","DISABLED","Sources from same domain in fanin",1,1,no,spyglass-1/cdc/cdc_verify_struct/spyglass_reports/clock-reset/Ac_glitch03/Asynchronous_Sources_02.csv
47,flop,"SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][2:0]","SYSTEM_TOP.UART_CLK","DISABLED","Sources from same domain in fanin",1,1,no,spyglass-1/cdc/cdc_verify_struct/spyglass_reports/clock-reset/Ac_glitch03/Asynchronous_Sources_03.csv
