Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jul 14 19:57:03 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            7 |
| Yes          | No                    | No                     |               9 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                     Enable Signal                     |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ar_hs              | bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata[7]_i_1_n_0 |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr              |                                                     |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ar_hs              |                                                     |                4 |              5 |         1.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a[7]_i_1_n_0   | bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n_inv     |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_done            | bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n_inv     |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b[7]_i_1_n_0   | bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n_inv     |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i[7]_i_1_n_0 | bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n_inv     |                2 |              8 |         4.00 |
|  ap_clk      |                                                       | bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n_inv     |                7 |             16 |         2.29 |
+--------------+-------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


