// Seed: 569654752
module module_0 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 id_5,
    output uwire id_6,
    input tri1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wor id_10,
    input tri id_11,
    input supply1 id_12
);
  wire id_14;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  supply0 id_0,
    output supply1 id_1#(.id_5(1), .id_6(-1)),
    input  supply0 id_2,
    input  uwire   id_3
);
  assign id_6 = id_5;
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_1,
      id_0,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2
  );
  logic id_8;
endmodule
