<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: STM32G4</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('modules.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">STM32G4</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span><span onclick="javascript:toggleLevel(4);">4</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_0_" class="arrow" onclick="toggleFolder('0_')">&#9660;</span><a class="el" href="group__CM3__defines.html" target="_self">CM3 Defines</a></td><td class="desc">Defined Constants and Types for Cortex M3 core features </td></tr>
<tr id="row_0_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__debugging.html" target="_self">Debugging</a></td><td class="desc">Macros and functions to aid in debugging </td></tr>
<tr id="row_0_1_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_1_" class="arrow" onclick="toggleFolder('0_1_')">&#9658;</span><a class="el" href="group__CM3__cortex__defines.html" target="_self">Cortex Core Defines</a></td><td class="desc"><b>libopencm3 Defined Constants and Types for the Cortex Core </b> </td></tr>
<tr id="row_0_1_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__cortex__atomic__defines.html" target="_self">Cortex Core Atomic support Defines</a></td><td class="desc">Atomic operation support </td></tr>
<tr id="row_0_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__dwt.html" target="_self">Cortex-M Data Watch and Trace unit.</a></td><td class="desc">System Control Space (SCS) =&gt; Data Watchpoint and Trace (DWT) </td></tr>
<tr id="row_0_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__fpb.html" target="_self">Cortex-M Flash Patch and Breakpoint (FPB) unit</a></td><td class="desc"></td></tr>
<tr id="row_0_4_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__itm.html" target="_self">Cortex-M Instrumentation Trace Macrocell (ITM)</a></td><td class="desc"></td></tr>
<tr id="row_0_5_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_5_" class="arrow" onclick="toggleFolder('0_5_')">&#9658;</span><a class="el" href="group__CM3__mpu__defines.html" target="_self">Cortex-M MPU Defines</a></td><td class="desc"><b>libopencm3 Cortex Memory Protection Unit</b> </td></tr>
<tr id="row_0_5_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__registers.html" target="_self">MPU Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_5_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__type.html" target="_self">MPU TYPE register fields</a></td><td class="desc">The MPU_TYPE register is always available, even if the MPU is not implemented </td></tr>
<tr id="row_0_5_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__ctrl.html" target="_self">MPU CTRL register fields</a></td><td class="desc">Defines for the Control Register </td></tr>
<tr id="row_0_5_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__rnr.html" target="_self">MPU RNR register fields</a></td><td class="desc">Defines for the Region Number Register </td></tr>
<tr id="row_0_5_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__rbar.html" target="_self">MPU RBAR register fields</a></td><td class="desc">Defines for the Region Base Address Register </td></tr>
<tr id="row_0_5_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_0_5_5_" class="arrow" onclick="toggleFolder('0_5_5_')">&#9658;</span><a class="el" href="group__CM3__mpu__rasr.html" target="_self">MPU RASR register fields</a></td><td class="desc">Defines for the Region Attribute and Size Register </td></tr>
<tr id="row_0_5_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__mpu__rasr__attributes.html" target="_self">MPU RASR Attributes</a></td><td class="desc">Not all attributes are available on v6m </td></tr>
<tr id="row_0_6_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_6_" class="arrow" onclick="toggleFolder('0_6_')">&#9658;</span><a class="el" href="group__CM3__nvic__defines.html" target="_self">Cortex-M NVIC Defines</a></td><td class="desc"><b>libopencm3 Cortex Nested Vectored Interrupt Controller</b> </td></tr>
<tr id="row_0_6_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__nvic__registers.html" target="_self">NVIC Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_6_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__nvic__sysint.html" target="_self">Cortex M0/M3/M4 System Interrupts</a></td><td class="desc">IRQ numbers -3 and -6 to -9 are reserved </td></tr>
<tr id="row_0_6_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__defines__irqs.html" target="_self">User interrupts for STM32 G4 series</a></td><td class="desc"></td></tr>
<tr id="row_0_7_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_7_" class="arrow" onclick="toggleFolder('0_7_')">&#9658;</span><a class="el" href="group__cm__scb.html" target="_self">Cortex-M System Control Block</a></td><td class="desc">The System Control Block is a section of the System Control Space </td></tr>
<tr id="row_0_7_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm__scb__registers.html" target="_self">SCB Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_7_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__cpuid__values.html" target="_self">SCB_CPUID Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__icsr__values.html" target="_self">SCB_ICSR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__vtor__values.html" target="_self">SCB_VTOR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__aicr__values.html" target="_self">SCB_AICR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__scr__values.html" target="_self">SCB_SCR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__ccr__values.html" target="_self">SCB_CCR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_8_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_8_" class="arrow" onclick="toggleFolder('0_8_')">&#9658;</span><a class="el" href="group__cm__scs.html" target="_self">Cortex-M System Control Space</a></td><td class="desc">The System Control Space (SCS) is a memory-mapped 4KB address space that provides 32-bit registers for configuration, status reporting and control </td></tr>
<tr id="row_0_8_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm__scs__registers.html" target="_self">SCS Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_9_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_9_" class="arrow" onclick="toggleFolder('0_9_')">&#9658;</span><a class="el" href="group__CM3__systick__defines.html" target="_self">Cortex-M SysTick Defines</a></td><td class="desc"><b>libopencm3 Defined Constants and Types for the Cortex SysTick </b> </td></tr>
<tr id="row_0_9_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_0_9_0_" class="arrow" onclick="toggleFolder('0_9_0_')">&#9658;</span><a class="el" href="group__STK__CSR__VALUES.html" target="_self">STK_CSR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_9_0_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__systick__clksource.html" target="_self">Clock source selection</a></td><td class="desc"></td></tr>
<tr id="row_0_9_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__STK__RVR__VALUES.html" target="_self">STK_RVR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_9_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__STK__CALIB__VALUES.html" target="_self">STK_CALIB Values</a></td><td class="desc"></td></tr>
<tr id="row_0_10_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__tpiu.html" target="_self">Cortex-M Trace Port Interface Unit (TPIU)</a></td><td class="desc"></td></tr>
<tr id="row_1_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_1_" class="arrow" onclick="toggleFolder('1_')">&#9660;</span><a class="el" href="group__CM3__files.html" target="_self">Cortex Core Peripheral APIs</a></td><td class="desc">APIs for Cortex Core peripherals </td></tr>
<tr id="row_1_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__dwt__file.html" target="_self">DWT</a></td><td class="desc"><b>libopencm3 Cortex-M Data Watchpoint and Trace unit</b> </td></tr>
<tr id="row_1_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__file.html" target="_self">NVIC</a></td><td class="desc"><b>libopencm3 Cortex Nested Vectored Interrupt Controller</b> </td></tr>
<tr id="row_1_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__scb__file.html" target="_self">SCB</a></td><td class="desc"><b>libopencm3 Cortex-M System Control Block</b> </td></tr>
<tr id="row_1_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__systick__file.html" target="_self">SysTick</a></td><td class="desc"><b>libopencm3 Cortex System Tick Timer</b> </td></tr>
<tr id="row_2_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__coresight__registers.html" target="_self">Coresight Registers</a></td><td class="desc">CoreSight Lock Status Registers and Lock Access Registers are documented for the DWT, ITM, FPB and TPIU peripherals </td></tr>
<tr id="row_3_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_3_" class="arrow" onclick="toggleFolder('3_')">&#9660;</span><a class="el" href="group__peripheral__apis.html" target="_self">Peripheral APIs</a></td><td class="desc">APIs for device peripherals </td></tr>
<tr id="row_3_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__quadspi__file.html" target="_self">QuadSPI peripheral API</a></td><td class="desc">APIs for the specialized SPI Flash peripheral </td></tr>
<tr id="row_3_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__dma__file.html" target="_self">DMA peripheral API</a></td><td class="desc">DMA library for the multi channel controller found in F0/1/3 &amp; L/G parts </td></tr>
<tr id="row_3_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__flash__file.html" target="_self">FLASH peripheral API</a></td><td class="desc"><b>libopencm3 STM32G4xx FLASH</b> </td></tr>
<tr id="row_3_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__pwr__file.html" target="_self">PWR peripheral API</a></td><td class="desc"><b>libopencm3 STM32G4xx Power Control</b> </td></tr>
<tr id="row_3_4_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__file.html" target="_self">RCC peripheral API</a></td><td class="desc"><b>libopencm3 STM32G4xx Reset and Clock Control</b> </td></tr>
<tr id="row_3_5_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__adc__file.html" target="_self">ADC peripheral API</a></td><td class="desc"><b>libopencm3 STM32G4xx ADC</b> </td></tr>
<tr id="row_3_6_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cordic__file.html" target="_self">CORDIC peripheral API</a></td><td class="desc">HW accelerated maths trig/hyperbolic operations </td></tr>
<tr id="row_3_7_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__crc__file.html" target="_self">CRC peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_8_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__crs__file.html" target="_self">CRS peripheral API</a></td><td class="desc"><b>(USB) STM32 Clock Recovery Subsystem</b> </td></tr>
<tr id="row_3_9_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__dac__file.html" target="_self">DAC peripheral API</a></td><td class="desc">Digital to Analog Converter </td></tr>
<tr id="row_3_10_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__file.html" target="_self">DMAMUX peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_11_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__file.html" target="_self">GPIO peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_12_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__i2c__file.html" target="_self">I2C peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_13_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__opamp__file.html" target="_self">OPAMP peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_14_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__rng__file.html" target="_self">RNG peripheral API</a></td><td class="desc">This library supports "version 1" of the random number generator peripheral (RNG) in the STM32 series of ARM Cortex Microcontrollers by ST Microelectronics </td></tr>
<tr id="row_3_15_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__spi__file.html" target="_self">SPI peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_16_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__timer__file.html" target="_self">TIMER peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_17_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__usart__file.html" target="_self">USART peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_18_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__file.html" target="_self">FDCAN peripheral API</a></td><td class="desc"><b>libopencm3 STM32 FDCAN</b> </td></tr>
<tr id="row_4_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__STM32G4xx.html" target="_self">STM32G4xx</a></td><td class="desc">Libraries for ST Microelectronics STM32G4xx series </td></tr>
<tr id="row_5_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_5_" class="arrow" onclick="toggleFolder('5_')">&#9660;</span><a class="el" href="group__STM32G4xx__defines.html" target="_self">STM32G4xx Defines</a></td><td class="desc">Defined Constants and Types for the STM32G4xx series </td></tr>
<tr id="row_5_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_0_" class="arrow" onclick="toggleFolder('5_0_')">&#9658;</span><a class="el" href="group__adc__defines.html" target="_self">ADC Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G4xx Analog to Digital converter</b> </td></tr>
<tr id="row_5_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__reg__base.html" target="_self">ADC register base addresses</a></td><td class="desc"></td></tr>
<tr id="row_5_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__sample.html" target="_self">ADC Sample Time Selection values</a></td><td class="desc"></td></tr>
<tr id="row_5_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__multi__mode.html" target="_self">ADC Multi mode selection</a></td><td class="desc"></td></tr>
<tr id="row_5_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__channel.html" target="_self">ADC Channel Numbers</a></td><td class="desc"></td></tr>
<tr id="row_5_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__registers.html" target="_self">ADC registers</a></td><td class="desc"></td></tr>
<tr id="row_5_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__isr.html" target="_self">ISR ADC interrupt status register</a></td><td class="desc"></td></tr>
<tr id="row_5_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__ier.html" target="_self">IER ADC interrupt enable register</a></td><td class="desc"></td></tr>
<tr id="row_5_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cr.html" target="_self">CR ADC control register</a></td><td class="desc"></td></tr>
<tr id="row_5_0_8_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_0_8_" class="arrow" onclick="toggleFolder('5_0_8_')">&#9658;</span><a class="el" href="group__adc__cfgr1.html" target="_self">CFGR1 ADC configuration register 1</a></td><td class="desc"></td></tr>
<tr id="row_5_0_8_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cfgr1__exten.html" target="_self">EXTEN: External trigger enable and polarity selection for regular channels</a></td><td class="desc"></td></tr>
<tr id="row_5_0_8_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cfgr1__res.html" target="_self">RES: Data resolution</a></td><td class="desc"></td></tr>
<tr id="row_5_0_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__smpr.html" target="_self">SMPR ADC sample time register</a></td><td class="desc"></td></tr>
<tr id="row_5_0_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cfgr2.html" target="_self">CFGR2 ADC configuration register 2</a></td><td class="desc"></td></tr>
<tr id="row_5_0_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__tr1.html" target="_self">TR1 ADC watchdog threshold register 1</a></td><td class="desc"></td></tr>
<tr id="row_5_0_12_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_0_12_" class="arrow" onclick="toggleFolder('5_0_12_')">&#9658;</span><a class="el" href="group__adc__ccr.html" target="_self">CCR ADC common configuration register</a></td><td class="desc"></td></tr>
<tr id="row_5_0_12_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__adc__ccr__presc.html" target="_self">ADC clock prescaler</a></td><td class="desc"></td></tr>
<tr id="row_5_1_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_1_" class="arrow" onclick="toggleFolder('5_1_')">&#9658;</span><a class="el" href="group__cordic__defines.html" target="_self">CORDIC Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G4xx CORDIC</b> </td></tr>
<tr id="row_5_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cordic__registers.html" target="_self">CORDIC registers</a></td><td class="desc"></td></tr>
<tr id="row_5_1_1_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_1_1_" class="arrow" onclick="toggleFolder('5_1_1_')">&#9658;</span><a class="el" href="group__cordic__csr.html" target="_self">CSR CORDIC control/status register</a></td><td class="desc"></td></tr>
<tr id="row_5_1_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__cordic__csr__scale.html" target="_self">SCALE: Scaling factor</a></td><td class="desc"></td></tr>
<tr id="row_5_1_1_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__cordic__csr__precision.html" target="_self">PRECISION: Precision of CORDIC operation (number of iterations)</a></td><td class="desc"></td></tr>
<tr id="row_5_1_1_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__cordic__csr__function.html" target="_self">FUNCTION: CORDIC operation to be performed</a></td><td class="desc"></td></tr>
<tr id="row_5_2_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_2_" class="arrow" onclick="toggleFolder('5_2_')">&#9658;</span><a class="el" href="group__crc__defines.html" target="_self">CRC Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G4xx CRC Generator </b> </td></tr>
<tr id="row_5_2_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__crc__registers.html" target="_self">CRC Registers</a></td><td class="desc"></td></tr>
<tr id="row_5_2_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_2_1_" class="arrow" onclick="toggleFolder('5_2_1_')">&#9658;</span><a class="el" href="group__crc__cr__values.html" target="_self">CRC_CR values</a></td><td class="desc"></td></tr>
<tr id="row_5_2_1_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__crc__rev__in.html" target="_self">CRC Reverse input options</a></td><td class="desc"></td></tr>
<tr id="row_5_2_1_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__crc__polysize.html" target="_self">CRC Polynomial size</a></td><td class="desc"></td></tr>
<tr id="row_5_3_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__crs__defines.html" target="_self">CRS Defines</a></td><td class="desc"><b>Defined Constants and Types for the Clock Recovery System</b> </td></tr>
<tr id="row_5_4_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_4_" class="arrow" onclick="toggleFolder('5_4_')">&#9658;</span><a class="el" href="group__dac__defines.html" target="_self">DAC Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G4xx DAC</b> </td></tr>
<tr id="row_5_4_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__reg__base.html" target="_self">DAC register base addresses</a></td><td class="desc"></td></tr>
<tr id="row_5_4_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__registers.html" target="_self">DAC Registers</a></td><td class="desc"></td></tr>
<tr id="row_5_4_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_4_2_" class="arrow" onclick="toggleFolder('5_4_2_')">&#9658;</span><a class="el" href="group__dac__cr__values.html" target="_self">DAC_CR values</a></td><td class="desc"></td></tr>
<tr id="row_5_4_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__dac__trig2__sel.html" target="_self">DAC Channel 2 Trigger Source Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_4_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__dac__trig1__sel.html" target="_self">DAC Channel 1 Trigger Source Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_4_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__swtrigr__values.html" target="_self">DAC_SWTRIGR Values</a></td><td class="desc"></td></tr>
<tr id="row_5_4_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__dhrxxx__values.html" target="_self">DAC_DHRxxx Values</a></td><td class="desc"></td></tr>
<tr id="row_5_4_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__dorx__values.html" target="_self">DAC_DORx Values</a></td><td class="desc"></td></tr>
<tr id="row_5_4_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__sr__values.html" target="_self">DAC_SR Values</a></td><td class="desc"></td></tr>
<tr id="row_5_4_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__channel__id.html" target="_self">DAC Channel Identifier</a></td><td class="desc"></td></tr>
<tr id="row_5_4_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__ccr__values.html" target="_self">DAC_CCR values</a></td><td class="desc"></td></tr>
<tr id="row_5_4_9_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_4_9_" class="arrow" onclick="toggleFolder('5_4_9_')">&#9658;</span><a class="el" href="group__dac__mcr__values.html" target="_self">DAC_MCR values</a></td><td class="desc"></td></tr>
<tr id="row_5_4_9_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__dac__mode2__sel.html" target="_self">DAC Channel 2 Mode Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_4_9_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__dac__hfsel.html" target="_self">High frequency interface mode selection</a></td><td class="desc"></td></tr>
<tr id="row_5_4_9_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__dac__mode1__sel.html" target="_self">DAC Channel 1 Mode Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_4_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__stdir1.html" target="_self">DAC Channel 1 Sawtooth Direction Setting</a></td><td class="desc"></td></tr>
<tr id="row_5_4_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__stdir2.html" target="_self">DAC Channel 2 Sawtooth Direction Setting</a></td><td class="desc"></td></tr>
<tr id="row_5_4_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__sawtooth2__inc.html" target="_self">DAC Channel 2 Sawtooth Increment Trigger</a></td><td class="desc"></td></tr>
<tr id="row_5_4_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__sawtooth2__rst.html" target="_self">DAC Channel 2 Sawtooth Reset Trigger</a></td><td class="desc"></td></tr>
<tr id="row_5_4_14_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__sawtooth1__inc.html" target="_self">DAC Channel 1 Sawtooth Increment Trigger</a></td><td class="desc"></td></tr>
<tr id="row_5_4_15_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__sawtooth1__rst.html" target="_self">DAC Channel 1 Sawtooth Reset Trigger</a></td><td class="desc"></td></tr>
<tr id="row_5_5_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_5_" class="arrow" onclick="toggleFolder('5_5_')">&#9658;</span><a class="el" href="group__dma__defines.html" target="_self">DMA Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G4xx DMA Controller</b> </td></tr>
<tr id="row_5_5_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dma__if__offset.html" target="_self">DMA Interrupt Flag Offsets within channel flag</a></td><td class="desc">Group </td></tr>
<tr id="row_5_5_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dma__ch__pri.html" target="_self">DMA Channel Priority Levels</a></td><td class="desc"></td></tr>
<tr id="row_5_5_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dma__ch__memwidth.html" target="_self">DMA Channel Memory Word Width</a></td><td class="desc"></td></tr>
<tr id="row_5_5_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dma__ch__perwidth.html" target="_self">DMA Channel Peripheral Word Width</a></td><td class="desc"></td></tr>
<tr id="row_5_5_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dma__ch.html" target="_self">DMA Channel Number</a></td><td class="desc"></td></tr>
<tr id="row_5_6_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_6_" class="arrow" onclick="toggleFolder('5_6_')">&#9658;</span><a class="el" href="group__dmamux__defines.html" target="_self">DMAMUX Defines</a></td><td class="desc">Defined Constants and Types for the STM32G4xx DMAMUX </td></tr>
<tr id="row_5_6_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__reg__base.html" target="_self">DMAMUX register base addresses</a></td><td class="desc"></td></tr>
<tr id="row_5_6_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__cxcr__sync__id.html" target="_self">SYNCID Synchronization input selected</a></td><td class="desc"></td></tr>
<tr id="row_5_6_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__cxcr__dmareq__id.html" target="_self">DMAREQID DMA request line selected</a></td><td class="desc"></td></tr>
<tr id="row_5_6_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__rgxcr__sig__id.html" target="_self">SIGID DMA request trigger input selected</a></td><td class="desc"></td></tr>
<tr id="row_5_6_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_6_4_" class="arrow" onclick="toggleFolder('5_6_4_')">&#9658;</span><a class="el" href="group__dmamux__cxcr.html" target="_self">CxCR DMA request line multiplexer channel x control register</a></td><td class="desc"></td></tr>
<tr id="row_5_6_4_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__cxcr__spol.html" target="_self">SPOL Event Polarity</a></td><td class="desc">Synchronization event type selector </td></tr>
<tr id="row_5_6_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__csr.html" target="_self">CSR request line multiplexer interrupt channel status register</a></td><td class="desc"></td></tr>
<tr id="row_5_6_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__cfr.html" target="_self">CFR request line multiplexer interrupt clear flag register</a></td><td class="desc"></td></tr>
<tr id="row_5_6_7_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_6_7_" class="arrow" onclick="toggleFolder('5_6_7_')">&#9658;</span><a class="el" href="group__dmamux__rgxcr.html" target="_self">RGxCR DMA request generator channel x control register</a></td><td class="desc"></td></tr>
<tr id="row_5_6_7_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__rgxcr__gpol.html" target="_self">GPOL Event Polarity</a></td><td class="desc">DMA request generator trigger event type selection </td></tr>
<tr id="row_5_6_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__rgsr.html" target="_self">RGSR DMA request generator interrupt status register</a></td><td class="desc"></td></tr>
<tr id="row_5_6_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__rgcfr.html" target="_self">RGCFR DMA request generator clear flag register</a></td><td class="desc"></td></tr>
<tr id="row_5_6_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__rg__channel.html" target="_self">DMAMUX Request Generator Channel Number</a></td><td class="desc"></td></tr>
<tr id="row_5_7_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_7_" class="arrow" onclick="toggleFolder('5_7_')">&#9658;</span><a class="el" href="group__fdcan__defines.html" target="_self">FDCAN Defines</a></td><td class="desc"></td></tr>
<tr id="row_5_7_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__block.html" target="_self">FDCAN block base addresses</a></td><td class="desc"></td></tr>
<tr id="row_5_7_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__fifo.html" target="_self">Named constants for FIFOs</a></td><td class="desc"></td></tr>
<tr id="row_5_7_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FDCAN.html" target="_self">registers file in each FDCAN block.</a></td><td class="desc"></td></tr>
<tr id="row_5_7_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__cccr.html" target="_self">FDCAN CC control register bits</a></td><td class="desc"></td></tr>
<tr id="row_5_7_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__ir.html" target="_self">FDCAN interrupt register flags</a></td><td class="desc"></td></tr>
<tr id="row_5_7_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__ie.html" target="_self">FDCAN interrupt enable flags</a></td><td class="desc"></td></tr>
<tr id="row_5_7_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__ils.html" target="_self">FDCAN_ILS interrupt line select flags</a></td><td class="desc"></td></tr>
<tr id="row_5_7_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__txbrp.html" target="_self">FDCAN_TXBRP Transmit request pending bits</a></td><td class="desc"></td></tr>
<tr id="row_5_7_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__txbar.html" target="_self">FDCAN_TXBAR Transmit buffer add request bits</a></td><td class="desc"></td></tr>
<tr id="row_5_7_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__txbcr.html" target="_self">FDCAN_TXBCR Transmit buffer cancel request bits</a></td><td class="desc"></td></tr>
<tr id="row_5_7_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__txbto.html" target="_self">FDCAN_TXBTO Transmit buffer transfer occured bits</a></td><td class="desc"></td></tr>
<tr id="row_5_7_11_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__txbcf.html" target="_self">FDCAN_TXBCF Transmit buffer cancellation finished bits</a></td><td class="desc"></td></tr>
<tr id="row_5_7_12_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__txbtie.html" target="_self">FDCAN_TXBTIE Transmit interrupt enable bits</a></td><td class="desc">Each bit enables or disables transmit interrupt for transmit buffer slot </td></tr>
<tr id="row_5_7_13_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__txbcie.html" target="_self">FDCAN_TXBCIE Transmit cancelled interrupt enable bits</a></td><td class="desc">Each bit enables or disables transmit cancelled interrupt for transmit buffer slot </td></tr>
<tr id="row_5_7_14_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__sft.html" target="_self">Standard ID filter match type</a></td><td class="desc">Matching strategy for standard ID filters </td></tr>
<tr id="row_5_7_15_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__sfec.html" target="_self">Standard ID filter action</a></td><td class="desc">Defines possible actions for standard ID filters </td></tr>
<tr id="row_5_7_16_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__efec.html" target="_self">Extended ID filter action</a></td><td class="desc">These are possible actions, extended filter can have </td></tr>
<tr id="row_5_7_17_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__eft.html" target="_self">Extended ID filter match type</a></td><td class="desc">Matching strategy for extended ID filters </td></tr>
<tr id="row_5_7_18_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__fifo__flags.html" target="_self">FIFO / buffer flags</a></td><td class="desc"></td></tr>
<tr id="row_5_7_19_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__fdcan__error.html" target="_self">FDCAN error return values</a></td><td class="desc"></td></tr>
<tr id="row_5_8_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_8_" class="arrow" onclick="toggleFolder('5_8_')">&#9658;</span><a class="el" href="group__flash__defines.html" target="_self">FLASH Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G4xx Flash Control</b> </td></tr>
<tr id="row_5_8_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__flash__acr__values.html" target="_self">Flash_acr_values</a></td><td class="desc"></td></tr>
<tr id="row_5_9_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_9_" class="arrow" onclick="toggleFolder('5_9_')">&#9658;</span><a class="el" href="group__gpio__defines.html" target="_self">GPIO Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G4xx General Purpose I/O</b> </td></tr>
<tr id="row_5_9_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__speed.html" target="_self">GPIO Output Pin Speed</a></td><td class="desc"></td></tr>
<tr id="row_5_9_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__pin__id.html" target="_self">GPIO Pin Identifiers</a></td><td class="desc"></td></tr>
<tr id="row_5_9_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__port__id.html" target="_self">GPIO Port IDs</a></td><td class="desc"></td></tr>
<tr id="row_5_9_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__mode.html" target="_self">GPIO Pin Direction and Analog/Digital Mode</a></td><td class="desc"></td></tr>
<tr id="row_5_9_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__output__type.html" target="_self">GPIO Output Pin Driver Type</a></td><td class="desc"></td></tr>
<tr id="row_5_9_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__pup.html" target="_self">GPIO Output Pin Pullup</a></td><td class="desc"></td></tr>
<tr id="row_5_9_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__af__num.html" target="_self">Alternate Function Pin Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_10_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_10_" class="arrow" onclick="toggleFolder('5_10_')">&#9658;</span><a class="el" href="group__i2c__defines.html" target="_self">I2C Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G4xx I2C</b> </td></tr>
<tr id="row_5_10_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__i2c__reg__base.html" target="_self">I2C register base address</a></td><td class="desc"></td></tr>
<tr id="row_5_11_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__opamp__defines.html" target="_self">OPAMP Defines</a></td><td class="desc"><b>libopencm3 Defined Constants and Types for the STM32G4xx Operational Amplifier module</b> </td></tr>
<tr id="row_5_12_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_12_" class="arrow" onclick="toggleFolder('5_12_')">&#9658;</span><a class="el" href="group__pwr__defines.html" target="_self">PWR Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G4xx Power Control</b> </td></tr>
<tr id="row_5_12_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__pwr__pls.html" target="_self">PVD level selection</a></td><td class="desc"></td></tr>
<tr id="row_5_13_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_13_" class="arrow" onclick="toggleFolder('5_13_')">&#9658;</span><a class="el" href="group__quadspi__defines.html" target="_self">QuadSPI Defines</a></td><td class="desc">Defined constants and types for the STM32G4 QuadSPI peripheral </td></tr>
<tr id="row_5_13_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__quadspi__registers.html" target="_self">QuadSPI Registers</a></td><td class="desc"></td></tr>
<tr id="row_5_14_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_14_" class="arrow" onclick="toggleFolder('5_14_')">&#9658;</span><a class="el" href="group__rcc__defines.html" target="_self">RCC Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G4xx Reset and Clock Control</b> </td></tr>
<tr id="row_5_14_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__registers.html" target="_self">RCC Registers</a></td><td class="desc"></td></tr>
<tr id="row_5_14_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cr__values.html" target="_self">RCC_CR values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__icscr__values.html" target="_self">RCC_ICSCR values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_3_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_14_3_" class="arrow" onclick="toggleFolder('5_14_3_')">&#9658;</span><a class="el" href="group__rcc__cfgr__values.html" target="_self">RCC_CFGR values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_3_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__mcopre.html" target="_self">MCOPRE MCO prescaler</a></td><td class="desc"></td></tr>
<tr id="row_5_14_3_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__mco.html" target="_self">MCO: Microcontroller clock output</a></td><td class="desc"></td></tr>
<tr id="row_5_14_3_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__pprex.html" target="_self">PPREx: APBx prescaler</a></td><td class="desc"></td></tr>
<tr id="row_5_14_3_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__hpre.html" target="_self">HPRE: AHB prescaler</a></td><td class="desc"></td></tr>
<tr id="row_5_14_3_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__swx.html" target="_self">SW/SWS System clock switch (status)</a></td><td class="desc"></td></tr>
<tr id="row_5_14_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_14_4_" class="arrow" onclick="toggleFolder('5_14_4_')">&#9658;</span><a class="el" href="group__rcc__pllcfgr__values.html" target="_self">RCC_PLLCFGR - PLL Configuration Register</a></td><td class="desc"></td></tr>
<tr id="row_5_14_4_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__pllcfgr__pllr.html" target="_self">RCC_PLLCFGR PLLR values</a></td><td class="desc">Set these bits correctly not to exceed 170 MHz on this domain </td></tr>
<tr id="row_5_14_4_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__pllcfgr__plln.html" target="_self">RCC_PLLCFGR PLLN values</a></td><td class="desc">Allowed values 8 &lt;= n &lt;= 127, VCO output limits specified in datasheet </td></tr>
<tr id="row_5_14_4_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__pllcfgr__pllm.html" target="_self">RCC_PLLCFGR PLLM values</a></td><td class="desc">Allowed values 1 &lt;= m &lt;= 16, VCO input limits specified in datasheet </td></tr>
<tr id="row_5_14_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cier__values.html" target="_self">RCC_CIER - Clock interrupt enable register</a></td><td class="desc"></td></tr>
<tr id="row_5_14_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cifr__values.html" target="_self">RCC_CIFR - Clock interrupt flag register</a></td><td class="desc"></td></tr>
<tr id="row_5_14_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cicr__values.html" target="_self">RCC_CICR - Clock interrupt clear register</a></td><td class="desc"></td></tr>
<tr id="row_5_14_8_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_14_8_" class="arrow" onclick="toggleFolder('5_14_8_')">&#9658;</span><a class="el" href="group__rcc__ahbrstr__rst.html" target="_self">RCC_AHBxRSTR reset values (full set)</a></td><td class="desc"></td></tr>
<tr id="row_5_14_8_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ahb1rstr__rst.html" target="_self">RCC_AHB1RSTR reset values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_8_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ahb2rstr__rst.html" target="_self">RCC_AHB2RSTR reset values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_8_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ahb3rstr__rst.html" target="_self">RCC_AHB3RSTR reset values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_9_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_14_9_" class="arrow" onclick="toggleFolder('5_14_9_')">&#9658;</span><a class="el" href="group__rcc__apb1rstr__rst.html" target="_self">RCC_APB1RSTRx reset values (full set)</a></td><td class="desc"></td></tr>
<tr id="row_5_14_9_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apb1rstr1__rst.html" target="_self">RCC_APB1RSTR1 reset values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_9_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apb1rstr2__rst.html" target="_self">RCC_APB1RSTR2 reset values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apb2rstr__rst.html" target="_self">RCC_APB2RSTR reset values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_11_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_14_11_" class="arrow" onclick="toggleFolder('5_14_11_')">&#9658;</span><a class="el" href="group__rcc__ahbenr__en.html" target="_self">RCC_AHBxENR enable values (full set)</a></td><td class="desc"></td></tr>
<tr id="row_5_14_11_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ahb1enr__en.html" target="_self">RCC_AHB1ENR enable values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_11_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ahb2enr__en.html" target="_self">RCC_AHB2ENR enable values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_11_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ahb3enr__en.html" target="_self">RCC_AHB3ENR enable values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_12_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_14_12_" class="arrow" onclick="toggleFolder('5_14_12_')">&#9658;</span><a class="el" href="group__rcc__apb1enr__en.html" target="_self">RCC_APB1ENRx enable values (full set)</a></td><td class="desc"></td></tr>
<tr id="row_5_14_12_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apb1enr1__en.html" target="_self">RCC_APB1ENR1 enable values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_12_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apb1enr2__en.html" target="_self">RCC_APB1ENR2 enable values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apb2enr__en.html" target="_self">RCC_APB2ENR enable values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_14_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ahb1smenr__values.html" target="_self">RCC_AHB1SMENR - AHB1 periph clock in sleep mode</a></td><td class="desc"></td></tr>
<tr id="row_5_14_15_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ahb2smenr.html" target="_self">RCC_AHB2SMENR - AHB2 periph clock in sleep mode</a></td><td class="desc"></td></tr>
<tr id="row_5_14_16_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ahb3smenr.html" target="_self">RCC_AHB3SMENR - AHB3 periph clock in sleep mode</a></td><td class="desc"></td></tr>
<tr id="row_5_14_17_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apb1smenr1.html" target="_self">RCC_APB1SMENR1 - APB1 periph clock in sleep mode</a></td><td class="desc"></td></tr>
<tr id="row_5_14_18_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apb1smenr2.html" target="_self">RCC_APB1SMENR2 - APB1 periph clock in sleep mode</a></td><td class="desc"></td></tr>
<tr id="row_5_14_19_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apb2smenr.html" target="_self">RCC_APB2SMENR - APB2 periph clock in sleep mode</a></td><td class="desc"></td></tr>
<tr id="row_5_14_20_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__values.html" target="_self">RCC_CCIPR - Peripherals independent clock config register</a></td><td class="desc"></td></tr>
<tr id="row_5_14_21_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__bdcr__values.html" target="_self">RCC_BDCR - Backup domain control register</a></td><td class="desc"></td></tr>
<tr id="row_5_14_22_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__csr__values.html" target="_self">RCC_CSR - Control/Status register</a></td><td class="desc"></td></tr>
<tr id="row_5_14_23_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__crrcr.html" target="_self">RCC_CRRCR Clock Recovery RC register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__rng__defines.html" target="_self">RNG Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G4xx RNG Control</b> </td></tr>
<tr id="row_5_16_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_16_" class="arrow" onclick="toggleFolder('5_16_')">&#9658;</span><a class="el" href="group__spi__defines.html" target="_self">SPI Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G4xx SPI</b> </td></tr>
<tr id="row_5_16_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__reg__base.html" target="_self">SPI Register base address</a></td><td class="desc"></td></tr>
<tr id="row_5_16_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__lsbfirst.html" target="_self">SPI lsb/msb first</a></td><td class="desc"></td></tr>
<tr id="row_5_16_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__baudrate.html" target="_self">SPI peripheral baud rates</a></td><td class="desc"></td></tr>
<tr id="row_5_16_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__br__pre.html" target="_self">SPI peripheral baud rate prescale values</a></td><td class="desc"></td></tr>
<tr id="row_5_16_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__cpol.html" target="_self">SPI clock polarity</a></td><td class="desc"></td></tr>
<tr id="row_5_16_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__cpha.html" target="_self">SPI clock phase</a></td><td class="desc"></td></tr>
<tr id="row_5_16_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__crcl.html" target="_self">SPI crc length</a></td><td class="desc"></td></tr>
<tr id="row_5_16_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__ds.html" target="_self">SPI data size</a></td><td class="desc"></td></tr>
<tr id="row_5_17_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_17_" class="arrow" onclick="toggleFolder('5_17_')">&#9658;</span><a class="el" href="group__syscfg__defines.html" target="_self">SYSCFG Defines</a></td><td class="desc">Defined Constants and Types for the STM32G4xx Sysconfig </td></tr>
<tr id="row_5_17_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__registers.html" target="_self">SYSCFG registers</a></td><td class="desc"></td></tr>
<tr id="row_5_18_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_18_" class="arrow" onclick="toggleFolder('5_18_')">&#9658;</span><a class="el" href="group__timer__defines.html" target="_self">Timer Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G4xx Timers</b> </td></tr>
<tr id="row_5_18_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__reg__base.html" target="_self">Timer register base addresses</a></td><td class="desc"></td></tr>
<tr id="row_5_18_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__x__cr1__cdr.html" target="_self">TIMx_CR1 CKD[1:0] Clock Division Ratio</a></td><td class="desc"></td></tr>
<tr id="row_5_18_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__x__cr1__cms.html" target="_self">TIMx_CR1 CMS[1:0]: Center-aligned Mode Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_18_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__x__cr1__dir.html" target="_self">TIMx_CR1 DIR: Direction</a></td><td class="desc"></td></tr>
<tr id="row_5_18_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__x__cr2__ois.html" target="_self">TIMx_CR2_OIS: Force Output Idle State Control Values</a></td><td class="desc"></td></tr>
<tr id="row_5_18_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__mastermode.html" target="_self">TIMx_CR2 MMS[6:4]: Master Mode Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_18_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__ts.html" target="_self">TIMx_SMCR TS Trigger selection</a></td><td class="desc"></td></tr>
<tr id="row_5_18_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__sms.html" target="_self">TIMx_SMCR SMS Slave mode selection</a></td><td class="desc"></td></tr>
<tr id="row_5_18_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__irq__enable.html" target="_self">TIMx_DIER Timer DMA and Interrupt Enable Values</a></td><td class="desc"></td></tr>
<tr id="row_5_18_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__sr__values.html" target="_self">TIMx_SR Timer Status Register Flags</a></td><td class="desc"></td></tr>
<tr id="row_5_18_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__event__gen.html" target="_self">TIMx_EGR Timer Event Generator Values</a></td><td class="desc"></td></tr>
<tr id="row_5_18_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__lock.html" target="_self">TIM_BDTR_LOCK Timer Lock Values</a></td><td class="desc"></td></tr>
<tr id="row_5_18_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim2__opt__trigger__remap.html" target="_self">TIM2_OR Timer 2 Option Register Internal</a></td><td class="desc">Trigger 1 Remap </td></tr>
<tr id="row_5_18_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim5__opt__trigger__remap.html" target="_self">TIM5_OR Timer 5 Option Register Internal Trigger 4 Remap</a></td><td class="desc">Only available in F2 and F4 series </td></tr>
<tr id="row_5_19_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_19_" class="arrow" onclick="toggleFolder('5_19_')">&#9658;</span><a class="el" href="group__usart__defines.html" target="_self">USART Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G4xx USART</b> </td></tr>
<tr id="row_5_19_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__reg__base.html" target="_self">USART register base addresses</a></td><td class="desc">Holds all the U(S)ART peripherals supported </td></tr>
<tr id="row_5_19_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr1__parity.html" target="_self">USART Parity Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_19_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr1__mode.html" target="_self">USART Tx/Rx Mode Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_19_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr2__stopbits.html" target="_self">USART Stop Bit Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_19_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr3__flowcontrol.html" target="_self">USART Hardware Flow Control Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_19_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__registers.html" target="_self">USART Registers</a></td><td class="desc"></td></tr>
<tr id="row_5_19_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__convenience__flags.html" target="_self">U(S)ART convenience Flags</a></td><td class="desc">We define the "common" lower flag bits using a standard name, allowing them to be used regardless of which usart peripheral version you have </td></tr>
<tr id="row_5_19_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr1__values.html" target="_self">USART_CR1 Values</a></td><td class="desc"></td></tr>
<tr id="row_5_19_8_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_19_8_" class="arrow" onclick="toggleFolder('5_19_8_')">&#9658;</span><a class="el" href="group__usart__cr2__values.html" target="_self">USART_CR2 Values</a></td><td class="desc"></td></tr>
<tr id="row_5_19_8_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr2__abrmod.html" target="_self">Auto baud rate mode</a></td><td class="desc">ABRMOD[1:0]: Auto baud rate mode </td></tr>
<tr id="row_5_19_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr3__values.html" target="_self">USART_CR3 Values</a></td><td class="desc"></td></tr>
<tr id="row_5_19_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__gtpr__values.html" target="_self">USART_GTPR Values</a></td><td class="desc"></td></tr>
<tr id="row_5_19_11_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__rtor__values.html" target="_self">USART_RTOR Values</a></td><td class="desc"></td></tr>
<tr id="row_5_19_12_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__rqr__values.html" target="_self">USART_RQR Values</a></td><td class="desc"></td></tr>
<tr id="row_5_19_13_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__isr__values.html" target="_self">USART_ISR Values</a></td><td class="desc"></td></tr>
<tr id="row_5_19_14_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__icr__values.html" target="_self">USART_ICR Values</a></td><td class="desc"></td></tr>
<tr id="row_5_19_15_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__dr__values.html" target="_self">USART_RDR/TDR Values</a></td><td class="desc"></td></tr>
<tr id="row_6_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html" target="_self">User interrupt service routines (ISR) prototypes for STM32 G4 series</a></td><td class="desc"></td></tr>
<tr id="row_7_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__defines.html" target="_self">USB Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32F* USB drivers</b> </td></tr>
<tr id="row_8_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__audio__defines.html" target="_self">USB Audio Type Definitions</a></td><td class="desc"><b>Defined Constants and Types for the USB Audio Type Definitions</b> </td></tr>
<tr id="row_9_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__cdc__defines.html" target="_self">USB CDC Type Definitions</a></td><td class="desc"><b>Defined Constants and Types for the USB CDC Type Definitions</b> </td></tr>
<tr id="row_10_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__hid__defines.html" target="_self">USB HID Type Definitions</a></td><td class="desc"><b>Defined Constants and Types for the USB HID Type Definitions</b> </td></tr>
<tr id="row_11_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__msc__defines.html" target="_self">USB MSC Type Definitions</a></td><td class="desc"><b>Defined Constants and Types for the USB MSC Type Definitions</b> </td></tr>
<tr id="row_12_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__driver__defines.html" target="_self">USB Drivers</a></td><td class="desc"><b>Defined Constants and Types for the USB Drivers</b> </td></tr>
<tr id="row_13_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__type__defines.html" target="_self">USB Standard Structure Definitions</a></td><td class="desc"><b>Defined Constants and Types for the USB Standard Structure Definitions</b> </td></tr>
<tr id="row_14_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__isrdecls__STM32G4.html" target="_self">User interrupt service routines (ISR) defaults for STM32 G4 series</a></td><td class="desc"></td></tr>
<tr id="row_15_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__drivers__file.html" target="_self">Generic USB Drivers</a></td><td class="desc"><b>Generic USB Drivers</b> </td></tr>
<tr id="row_16_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__control__file.html" target="_self">Generic USB Control Requests</a></td><td class="desc"><b>Generic USB Control Requests</b> </td></tr>
<tr id="row_17_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__standard__file.html" target="_self">Generic USB Standard Request Interface</a></td><td class="desc"><b>Generic USB Standard Request Interface</b> </td></tr>
<tr id="row_18_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__msc.html" target="_self">Usb_msc</a></td><td class="desc"></td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:23 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
