strict digraph "compose( ,  )" {
	node [label="\N"];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4908371050>",
		fillcolor=firebrick,
		label="23:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4908371050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_19:AL"	[def_var="['present_state']",
		label="Leaf_19:AL"];
	"23:NS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4908781610>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f49083e0450>",
		fillcolor=cadetblue,
		label="31:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f49083e0450>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:IF" -> "31:BS"	[cond="['x']",
		label="!((x == 1))",
		lineno=28];
	"29:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f490c4c5d10>",
		fillcolor=cadetblue,
		label="29:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f490c4c5d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:IF" -> "29:BS"	[cond="['x']",
		label="(x == 1)",
		lineno=28];
	"27:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f4907fd8650>",
		fillcolor=linen,
		label="27:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4908366750>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"36:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4907fd8c10>",
		fillcolor=lightcyan,
		label="36:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "36:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"32:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f49083e0d10>",
		fillcolor=lightcyan,
		label="32:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "32:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"40:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4907fd8d50>",
		fillcolor=lightcyan,
		label="40:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "40:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"42:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4907fd8590>",
		fillcolor=lightcyan,
		label="42:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "42:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"31:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"42:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4907fd8f50>",
		fillcolor=cadetblue,
		label="42:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4907fd8f50>]",
		style=filled,
		typ=BlockingSubstitution];
	"42:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"29:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"28:CA" -> "28:IF"	[cond="[]",
		lineno=None];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4908366650>",
		fillcolor=turquoise,
		label="26:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:BL" -> "27:CS"	[cond="[]",
		lineno=None];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4908371450>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:IF" -> "23:NS"	[cond="['reset']",
		label="!((reset == 1))",
		lineno=20];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f490830e4d0>",
		fillcolor=firebrick,
		label="21:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f490830e4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:IF" -> "21:NS"	[cond="['reset']",
		label="(reset == 1)",
		lineno=20];
	"46:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f4907fd8410>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="46:AS
z = (present_state == S101)? 1 : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_19:AL" -> "46:AS";
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f490837dc50>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="['present_state']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"Leaf_19:AL" -> "26:AL";
	"36:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4907fd8990>",
		fillcolor=springgreen,
		label="36:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"36:CA" -> "36:IF"	[cond="[]",
		lineno=None];
	"33:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4907fd8b10>",
		fillcolor=cadetblue,
		label="33:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4907fd8b10>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"37:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4907fd8d90>",
		fillcolor=cadetblue,
		label="37:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4907fd8d90>]",
		style=filled,
		typ=BlockingSubstitution];
	"36:IF" -> "37:BS"	[cond="['x']",
		label="(x == 1)",
		lineno=36];
	"39:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4907fd8fd0>",
		fillcolor=cadetblue,
		label="39:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4907fd8fd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"36:IF" -> "39:BS"	[cond="['x']",
		label="!((x == 1))",
		lineno=36];
	"41:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4907fd8a90>",
		fillcolor=cadetblue,
		label="41:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4907fd8a90>]",
		style=filled,
		typ=BlockingSubstitution];
	"41:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"32:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4909be8ad0>",
		fillcolor=springgreen,
		label="32:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:CA" -> "32:IF"	[cond="[]",
		lineno=None];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4908363210>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"37:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"26:AL" -> "26:BL"	[cond="[]",
		lineno=None];
	"19:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f49083634d0>",
		clk_sens=True,
		fillcolor=gold,
		label="19:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_26:AL" -> "19:AL";
	"32:IF" -> "33:BS"	[cond="['x']",
		label="(x == 0)",
		lineno=32];
	"35:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4907fd8350>",
		fillcolor=cadetblue,
		label="35:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4907fd8350>]",
		style=filled,
		typ=BlockingSubstitution];
	"32:IF" -> "35:BS"	[cond="['x']",
		label="!((x == 0))",
		lineno=32];
	"19:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"40:CA" -> "41:BS"	[cond="[]",
		lineno=None];
	"39:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"42:CA" -> "42:BS"	[cond="[]",
		lineno=None];
	"35:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"21:NS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
}
