
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 794.949 ; gain = 177.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/top_level.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab7_clks' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:190]
INFO: [Synth 8-6157] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:306]
INFO: [Synth 8-6157] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:276]
INFO: [Synth 8-6157] synthesizing module 'AND4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'AND3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:306]
INFO: [Synth 8-6157] synthesizing module 'BUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:194]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:40]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'lab7_clks' (16#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:24]
WARNING: [Synth 8-7023] instance 'not_so_slow' of module 'lab7_clks' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/top_level.v:54]
INFO: [Synth 8-6157] synthesizing module 'Edge_Detector' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Edge_Detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (17#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
WARNING: [Synth 8-7023] instance 'Q0_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Edge_Detector.v:31]
WARNING: [Synth 8-7023] instance 'Q1_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Edge_Detector.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Edge_Detector' (18#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Edge_Detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hcounter' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Hsync.v:23]
INFO: [Synth 8-6157] synthesizing module 'Count_4b' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Count_4b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Count_4b' (19#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Count_4b.v:23]
WARNING: [Synth 8-3848] Net utc3 in module/entity Hcounter does not have driver. [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Hsync.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Hcounter' (20#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Hsync.v:23]
INFO: [Synth 8-6157] synthesizing module 'Vcounter' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Vsync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Vcounter' (21#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Vsync.v:23]
INFO: [Synth 8-6157] synthesizing module 'state_machine' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/state_machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (21#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
WARNING: [Synth 8-7023] instance 'Q_0FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/state_machine.v:43]
WARNING: [Synth 8-7023] instance 'Q_1FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/state_machine.v:44]
WARNING: [Synth 8-7023] instance 'Q_2FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/state_machine.v:45]
WARNING: [Synth 8-7023] instance 'Q_3FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/state_machine.v:46]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (22#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/state_machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'countUD16L' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/countUD16L.v:23]
INFO: [Synth 8-6157] synthesizing module 'countUD4L' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/countUD4L.v:23]
WARNING: [Synth 8-7023] instance 'Q0_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/countUD4L.v:44]
WARNING: [Synth 8-7023] instance 'Q1_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/countUD4L.v:45]
WARNING: [Synth 8-7023] instance 'Q2_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/countUD4L.v:46]
WARNING: [Synth 8-7023] instance 'Q3_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/countUD4L.v:47]
INFO: [Synth 8-6155] done synthesizing module 'countUD4L' (23#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/countUD4L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'countUD16L' (24#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/countUD16L.v:23]
WARNING: [Synth 8-7023] instance 'f64' of module 'countUD16L' has 8 connections declared, but only 6 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/top_level.v:71]
INFO: [Synth 8-6157] synthesizing module 'Time_Counter' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/time_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Time_Counter' (25#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/time_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/LSFR.v:23]
WARNING: [Synth 8-7023] instance 'Q0_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/LSFR.v:32]
WARNING: [Synth 8-7023] instance 'Q1_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/LSFR.v:33]
WARNING: [Synth 8-7023] instance 'Q2_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/LSFR.v:34]
WARNING: [Synth 8-7023] instance 'Q3_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/LSFR.v:35]
WARNING: [Synth 8-7023] instance 'Q4_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/LSFR.v:36]
WARNING: [Synth 8-7023] instance 'Q5_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/LSFR.v:37]
WARNING: [Synth 8-7023] instance 'Q6_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/LSFR.v:38]
WARNING: [Synth 8-7023] instance 'Q7_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/LSFR.v:39]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (26#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/LSFR.v:23]
INFO: [Synth 8-6157] synthesizing module 'Set_Random' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:23]
WARNING: [Synth 8-7023] instance 'Q0_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:34]
WARNING: [Synth 8-7023] instance 'Q1_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:35]
WARNING: [Synth 8-7023] instance 'Q2_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:36]
WARNING: [Synth 8-7023] instance 'Q3_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:37]
WARNING: [Synth 8-7023] instance 'Q4_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:38]
WARNING: [Synth 8-7023] instance 'Q5_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:39]
WARNING: [Synth 8-7023] instance 'Q6_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:40]
WARNING: [Synth 8-7023] instance 'Q7_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:41]
WARNING: [Synth 8-7023] instance 'Q8_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:42]
WARNING: [Synth 8-7023] instance 'Q9_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:43]
WARNING: [Synth 8-7023] instance 'Q10_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:44]
WARNING: [Synth 8-7023] instance 'Q11_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:45]
WARNING: [Synth 8-7023] instance 'Q12_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:46]
WARNING: [Synth 8-7023] instance 'Q13_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:47]
WARNING: [Synth 8-7023] instance 'Q14_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:48]
WARNING: [Synth 8-7023] instance 'Q15_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Set_Random' (27#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Set_Random.v:23]
INFO: [Synth 8-6157] synthesizing module 'block' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/block.v:23]
INFO: [Synth 8-6155] done synthesizing module 'block' (28#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/block.v:23]
WARNING: [Synth 8-7023] instance 'f16' of module 'countUD16L' has 8 connections declared, but only 6 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/top_level.v:201]
WARNING: [Synth 8-7023] instance 'gc' of module 'countUD16L' has 8 connections declared, but only 6 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/top_level.v:203]
INFO: [Synth 8-6157] synthesizing module 'RingCounter' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/RingCounter.v:23]
WARNING: [Synth 8-7023] instance 'Q0_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/RingCounter.v:30]
WARNING: [Synth 8-7023] instance 'Q1_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/RingCounter.v:31]
WARNING: [Synth 8-7023] instance 'Q2_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/RingCounter.v:32]
WARNING: [Synth 8-7023] instance 'Q3_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/RingCounter.v:33]
INFO: [Synth 8-6155] done synthesizing module 'RingCounter' (29#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/RingCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Selector' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Selector' (30#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/hex7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (31#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/hex7seg.v:23]
WARNING: [Synth 8-7023] instance 'sf' of module 'countUD16L' has 8 connections declared, but only 6 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/top_level.v:209]
WARNING: [Synth 8-7023] instance 'f128' of module 'countUD16L' has 8 connections declared, but only 6 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/top_level.v:216]
WARNING: [Synth 8-7023] instance 'ls64' of module 'countUD16L' has 8 connections declared, but only 6 given [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/top_level.v:217]
WARNING: [Synth 8-3848] Net dp in module/entity top_level does not have driver. [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/top_level.v:34]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (32#1) [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/sources_1/new/top_level.v:23]
WARNING: [Synth 8-3331] design Set_Random has unconnected port rand[7]
WARNING: [Synth 8-3331] design Set_Random has unconnected port rand[6]
WARNING: [Synth 8-3331] design Set_Random has unconnected port rand[5]
WARNING: [Synth 8-3331] design Set_Random has unconnected port rand[4]
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design top_level has unconnected port dp
WARNING: [Synth 8-3331] design top_level has unconnected port btnD
WARNING: [Synth 8-3331] design top_level has unconnected port btnU
WARNING: [Synth 8-3331] design top_level has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 860.148 ; gain = 242.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 860.148 ; gain = 242.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 860.148 ; gain = 242.363
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tng305/Desktop/Lab_7/Lab_7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 996.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 996.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 996.816 ; gain = 379.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 996.816 ; gain = 379.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 996.816 ; gain = 379.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 996.816 ; gain = 379.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 34    
	   3 Input     16 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 676   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 34    
	   3 Input     16 Bit       Adders := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 14    
Module Count_4b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module countUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top_level has unconnected port dp
WARNING: [Synth 8-3331] design top_level has unconnected port btnD
WARNING: [Synth 8-3331] design top_level has unconnected port btnU
WARNING: [Synth 8-3331] design top_level has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[1]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srr/Q0_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srr/Q1_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srr/Q2_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srv/Q0_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srv/Q1_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srv/Q2_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sri/Q0_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sri/Q1_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sri/Q2_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srb/Q0_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srb/Q1_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srb/Q2_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srg/Q0_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srg/Q1_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srg/Q2_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sry/Q0_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sry/Q1_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sry/Q2_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sro/Q0_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sro/Q1_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sro/Q2_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hc/\i3/Q0_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hc/\i3/Q1_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hc/\i3/Q2_FF )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hc/\i3/Q3_FF )
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (i3/Q0_FF) is unused and will be removed from module Hcounter.
WARNING: [Synth 8-3332] Sequential element (i3/Q1_FF) is unused and will be removed from module Hcounter.
WARNING: [Synth 8-3332] Sequential element (i3/Q2_FF) is unused and will be removed from module Hcounter.
WARNING: [Synth 8-3332] Sequential element (i3/Q3_FF) is unused and will be removed from module Hcounter.
WARNING: [Synth 8-3332] Sequential element (srr/Q0_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (srr/Q1_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (srr/Q2_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (sro/Q0_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (sro/Q1_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (sro/Q2_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (sry/Q0_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (sry/Q1_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (sry/Q2_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (srg/Q0_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (srg/Q1_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (srg/Q2_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (srb/Q0_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (srb/Q1_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (srb/Q2_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (sri/Q0_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (sri/Q1_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (sri/Q2_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (srv/Q0_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (srv/Q1_FF) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (srv/Q2_FF) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 996.816 ; gain = 379.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 996.816 ; gain = 379.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1053.934 ; gain = 436.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1054.191 ; gain = 436.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1069.004 ; gain = 451.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1069.004 ; gain = 451.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1069.004 ; gain = 451.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1069.004 ; gain = 451.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1069.004 ; gain = 451.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1069.004 ; gain = 451.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2       |     8|
|2     |AND3       |     4|
|3     |AND4       |     4|
|4     |BUF        |     1|
|5     |BUFG       |     3|
|6     |CARRY4     |   262|
|7     |LUT1       |   261|
|8     |LUT2       |   504|
|9     |LUT3       |   174|
|10    |LUT4       |   620|
|11    |LUT5       |   320|
|12    |LUT6       |   421|
|13    |MMCME2_ADV |     1|
|14    |STARTUPE2  |     1|
|15    |XOR2       |    16|
|16    |FDCE       |    16|
|17    |FDRE       |   475|
|18    |IBUF       |     8|
|19    |OBUF       |    41|
|20    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+----------------+---------------------------+------+
|      |Instance        |Module                     |Cells |
+------+----------------+---------------------------+------+
|1     |top             |                           |  3141|
|2     |  blueX         |countUD16L                 |   186|
|3     |    in0_1       |countUD4L_129              |    51|
|4     |    in0_2       |countUD4L_130              |    43|
|5     |    in0_3       |countUD4L_131              |    47|
|6     |    in0_4       |countUD4L_132              |    45|
|7     |  blueY         |countUD16L_0               |   111|
|8     |    in0_1       |countUD4L_125              |    32|
|9     |    in0_2       |countUD4L_126              |    31|
|10    |    in0_3       |countUD4L_127              |    27|
|11    |    in0_4       |countUD4L_128              |    21|
|12    |  f1            |Edge_Detector              |    22|
|13    |  f128          |countUD16L_1               |    50|
|14    |    in0_1       |countUD4L_121              |    13|
|15    |    in0_2       |countUD4L_122              |    14|
|16    |    in0_3       |countUD4L_123              |    11|
|17    |    in0_4       |countUD4L_124              |    12|
|18    |  f16           |countUD16L_2               |    47|
|19    |    in0_1       |countUD4L_117              |    18|
|20    |    in0_2       |countUD4L_118              |    10|
|21    |    in0_3       |countUD4L_119              |    11|
|22    |    in0_4       |countUD4L_120              |     8|
|23    |  f2            |Edge_Detector_3            |     2|
|24    |  f64           |countUD16L_4               |    46|
|25    |    in0_1       |countUD4L_113              |    14|
|26    |    in0_2       |countUD4L_114              |    13|
|27    |    in0_3       |countUD4L_115              |    11|
|28    |    in0_4       |countUD4L_116              |     8|
|29    |  game          |state_machine              |    61|
|30    |  gc            |countUD16L_5               |    40|
|31    |    in0_1       |countUD4L_109              |    11|
|32    |    in0_2       |countUD4L_110              |    11|
|33    |    in0_3       |countUD4L_111              |    11|
|34    |    in0_4       |countUD4L_112              |     7|
|35    |  greenX        |countUD16L_6               |   186|
|36    |    in0_1       |countUD4L_105              |    51|
|37    |    in0_2       |countUD4L_106              |    43|
|38    |    in0_3       |countUD4L_107              |    47|
|39    |    in0_4       |countUD4L_108              |    45|
|40    |  greenY        |countUD16L_7               |   111|
|41    |    in0_1       |countUD4L_101              |    31|
|42    |    in0_2       |countUD4L_102              |    30|
|43    |    in0_3       |countUD4L_103              |    29|
|44    |    in0_4       |countUD4L_104              |    21|
|45    |  hc            |Hcounter                   |   250|
|46    |    i0          |Count_4b_98                |    62|
|47    |    i1          |Count_4b_99                |    90|
|48    |    i2          |Count_4b_100               |    98|
|49    |  indigoX       |countUD16L_8               |   187|
|50    |    in0_1       |countUD4L_94               |    52|
|51    |    in0_2       |countUD4L_95               |    43|
|52    |    in0_3       |countUD4L_96               |    47|
|53    |    in0_4       |countUD4L_97               |    45|
|54    |  indigoY       |countUD16L_9               |   114|
|55    |    in0_1       |countUD4L_90               |    31|
|56    |    in0_2       |countUD4L_91               |    36|
|57    |    in0_3       |countUD4L_92               |    27|
|58    |    in0_4       |countUD4L_93               |    20|
|59    |  ls64          |countUD16L_10              |    52|
|60    |    in0_1       |countUD4L_86               |    17|
|61    |    in0_2       |countUD4L_87               |    14|
|62    |    in0_3       |countUD4L_88               |    14|
|63    |    in0_4       |countUD4L_89               |     7|
|64    |  not_so_slow   |lab7_clks                  |    55|
|65    |    my_clk_inst |clk_wiz_0                  |     4|
|66    |    slowclk     |clkcntrl4                  |    50|
|67    |      XLXI_38   |CB4CE_MXILINX_clkcntrl4    |    12|
|68    |        I_Q0    |FTCE_MXILINX_clkcntrl4_82  |     2|
|69    |        I_Q1    |FTCE_MXILINX_clkcntrl4_83  |     2|
|70    |        I_Q2    |FTCE_MXILINX_clkcntrl4_84  |     2|
|71    |        I_Q3    |FTCE_MXILINX_clkcntrl4_85  |     2|
|72    |      XLXI_39   |CB4CE_MXILINX_clkcntrl4_68 |    12|
|73    |        I_Q0    |FTCE_MXILINX_clkcntrl4_78  |     2|
|74    |        I_Q1    |FTCE_MXILINX_clkcntrl4_79  |     2|
|75    |        I_Q2    |FTCE_MXILINX_clkcntrl4_80  |     2|
|76    |        I_Q3    |FTCE_MXILINX_clkcntrl4_81  |     2|
|77    |      XLXI_40   |CB4CE_MXILINX_clkcntrl4_69 |    12|
|78    |        I_Q0    |FTCE_MXILINX_clkcntrl4_74  |     2|
|79    |        I_Q1    |FTCE_MXILINX_clkcntrl4_75  |     2|
|80    |        I_Q2    |FTCE_MXILINX_clkcntrl4_76  |     2|
|81    |        I_Q3    |FTCE_MXILINX_clkcntrl4_77  |     2|
|82    |      XLXI_45   |CB4CE_MXILINX_clkcntrl4_70 |    12|
|83    |        I_Q0    |FTCE_MXILINX_clkcntrl4     |     2|
|84    |        I_Q1    |FTCE_MXILINX_clkcntrl4_71  |     2|
|85    |        I_Q2    |FTCE_MXILINX_clkcntrl4_72  |     2|
|86    |        I_Q3    |FTCE_MXILINX_clkcntrl4_73  |     2|
|87    |  orangeX       |countUD16L_11              |   174|
|88    |    in0_1       |countUD4L_64               |    52|
|89    |    in0_2       |countUD4L_65               |    41|
|90    |    in0_3       |countUD4L_66               |    40|
|91    |    in0_4       |countUD4L_67               |    41|
|92    |  orangeY       |countUD16L_12              |   113|
|93    |    in0_1       |countUD4L_60               |    31|
|94    |    in0_2       |countUD4L_61               |    34|
|95    |    in0_3       |countUD4L_62               |    27|
|96    |    in0_4       |countUD4L_63               |    21|
|97    |  r4            |RingCounter                |    11|
|98    |  random        |LFSR                       |     9|
|99    |  redX          |countUD16L_13              |   188|
|100   |    in0_1       |countUD4L_56               |    54|
|101   |    in0_2       |countUD4L_57               |    43|
|102   |    in0_3       |countUD4L_58               |    47|
|103   |    in0_4       |countUD4L_59               |    44|
|104   |  redY          |countUD16L_14              |   111|
|105   |    in0_1       |countUD4L_52               |    31|
|106   |    in0_2       |countUD4L_53               |    34|
|107   |    in0_3       |countUD4L_54               |    26|
|108   |    in0_4       |countUD4L_55               |    20|
|109   |  s16           |Selector                   |     8|
|110   |  sf            |countUD16L_15              |    49|
|111   |    in0_1       |countUD4L_48               |    13|
|112   |    in0_2       |countUD4L_49               |    17|
|113   |    in0_3       |countUD4L_50               |    10|
|114   |    in0_4       |countUD4L_51               |     9|
|115   |  srb           |Set_Random                 |    15|
|116   |  srg           |Set_Random_16              |    15|
|117   |  sri           |Set_Random_17              |    15|
|118   |  sro           |Set_Random_18              |    26|
|119   |  srr           |Set_Random_19              |    16|
|120   |  srv           |Set_Random_20              |    15|
|121   |  sry           |Set_Random_21              |    15|
|122   |  ts            |Time_Counter               |    40|
|123   |    i0          |Count_4b_44                |    10|
|124   |    i1          |Count_4b_45                |    12|
|125   |    i2          |Count_4b_46                |     9|
|126   |    i3          |Count_4b_47                |     9|
|127   |  vc            |Vcounter                   |    75|
|128   |    i0          |Count_4b                   |    18|
|129   |    i1          |Count_4b_41                |    22|
|130   |    i2          |Count_4b_42                |    17|
|131   |    i3          |Count_4b_43                |    18|
|132   |  violetX       |countUD16L_22              |   226|
|133   |    in0_1       |countUD4L_37               |    53|
|134   |    in0_2       |countUD4L_38               |    81|
|135   |    in0_3       |countUD4L_39               |    47|
|136   |    in0_4       |countUD4L_40               |    45|
|137   |  violetY       |countUD16L_23              |   115|
|138   |    in0_1       |countUD4L_33               |    36|
|139   |    in0_2       |countUD4L_34               |    31|
|140   |    in0_3       |countUD4L_35               |    28|
|141   |    in0_4       |countUD4L_36               |    20|
|142   |  yellowX       |countUD16L_24              |   172|
|143   |    in0_1       |countUD4L_29               |    51|
|144   |    in0_2       |countUD4L_30               |    41|
|145   |    in0_3       |countUD4L_31               |    40|
|146   |    in0_4       |countUD4L_32               |    40|
|147   |  yellowY       |countUD16L_25              |   112|
|148   |    in0_1       |countUD4L                  |    32|
|149   |    in0_2       |countUD4L_26               |    31|
|150   |    in0_3       |countUD4L_27               |    28|
|151   |    in0_4       |countUD4L_28               |    21|
+------+----------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1069.004 ; gain = 451.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 1069.004 ; gain = 314.551
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1069.004 ; gain = 451.219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1069.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 4 instances
  AND4 => LUT4: 4 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1069.004 ; gain = 712.691
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1069.004 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tng305/Desktop/Lab_7/Lab_7.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar  7 14:52:32 2020...
