{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464962491679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464962491688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 09:01:31 2016 " "Processing started: Fri Jun 03 09:01:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464962491688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464962491688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_clase1 -c test_clase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_clase1 -c test_clase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464962491688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1464962493158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ejem_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ejem_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ejem_mux " "Found entity 1: ejem_mux" {  } { { "modules/ejem_mux.v" "" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/modules/ejem_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464962515127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464962515127 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test_clase1.v 1 1 " "Using design file test_clase1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 test_clase1 " "Found entity 1: test_clase1" {  } { { "test_clase1.v" "" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/test_clase1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464962515214 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1464962515214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_clase1 " "Elaborating entity \"test_clase1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464962515216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ejem_mux ejem_mux:multiplexor " "Elaborating entity \"ejem_mux\" for hierarchy \"ejem_mux:multiplexor\"" {  } { { "test_clase1.v" "multiplexor" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/test_clase1.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464962515233 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1464962517924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464962520033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464962520033 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK1_50 " "No output dependent on input pin \"FPGA_CLK1_50\"" {  } { { "test_clase1.v" "" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/test_clase1.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464962521594 "|test_clase1|FPGA_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "test_clase1.v" "" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/test_clase1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464962521594 "|test_clase1|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "test_clase1.v" "" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/test_clase1.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464962521594 "|test_clase1|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "test_clase1.v" "" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/test_clase1.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464962521594 "|test_clase1|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "test_clase1.v" "" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/test_clase1.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464962521594 "|test_clase1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "test_clase1.v" "" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/test_clase1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464962521594 "|test_clase1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "test_clase1.v" "" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/test_clase1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464962521594 "|test_clase1|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1464962521594 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464962521598 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464962521598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1464962521598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464962521598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "753 " "Peak virtual memory: 753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464962521725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 09:02:01 2016 " "Processing ended: Fri Jun 03 09:02:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464962521725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464962521725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464962521725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464962521725 ""}
