<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top_embed.twx top_embed.ncd -o top_embed.twr top_embed.pcf

</twCmdLine><twDesign>top_embed.ncd</twDesign><twDesignPath>top_embed.ncd</twDesignPath><twPCF>top_embed.pcf</twPCF><twPcfPath>top_embed.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="vq100"><twDevName>xc3s50a</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y26.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.669</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.666</twDel><twSUTime>1.003</twSUTime><twTotPathDel>5.669</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y30.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y30.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O58_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O58</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>4.006</twLogDel><twRouteDel>1.663</twRouteDel><twTotDel>5.669</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>70.7</twPctLog><twPctRoute>29.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X22Y31.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.657</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.271</twDel><twSUTime>0.386</twSUTime><twTotPathDel>2.657</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y30.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y30.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y31.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.759</twLogDel><twRouteDel>0.898</twRouteDel><twTotDel>2.657</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>66.2</twPctLog><twPctRoute>33.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X23Y31.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.895</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.173</twDel><twSUTime>0.722</twSUTime><twTotPathDel>1.895</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y30.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y30.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.452</twLogDel><twRouteDel>0.443</twRouteDel><twTotDel>1.895</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>76.6</twPctLog><twPctRoute>23.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X23Y31.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>1.405</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.939</twDel><twSUTime>-0.466</twSUTime><twTotPathDel>1.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y30.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y30.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y31.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.050</twLogDel><twRouteDel>0.355</twRouteDel><twTotDel>1.405</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>74.7</twPctLog><twPctRoute>25.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X22Y31.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>1.990</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.817</twDel><twSUTime>-0.173</twSUTime><twTotPathDel>1.990</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y30.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y30.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y31.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y31.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.271</twLogDel><twRouteDel>0.719</twRouteDel><twTotDel>1.990</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y26.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMinDelay" ><twTotDel>4.423</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.732</twDel><twSUTime>-0.691</twSUTime><twTotPathDel>4.423</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y30.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y30.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y26.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O58_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O58</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.093</twLogDel><twRouteDel>1.330</twRouteDel><twTotDel>4.423</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="22" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X22Y30.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.442</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.442</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y24.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y18.F4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.029</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y18.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_OUT</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.920</twLogDel><twRouteDel>3.522</twRouteDel><twTotDel>5.442</twTotDel><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.992</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.992</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y18.F3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y18.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_OUT</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.920</twLogDel><twRouteDel>3.072</twRouteDel><twTotDel>4.992</twTotDel><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.527</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.527</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y24.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y18.F2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y18.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_OUT</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.931</twLogDel><twRouteDel>2.596</twRouteDel><twTotDel>4.527</twTotDel><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="29" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.839</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y22.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathFromToDelay"><twSlack>13.161</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.839</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X22Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y22.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>0.777</twRouteDel><twTotDel>1.839</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y22.BY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="32"><twSlack>1.336</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X22Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y22.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>0.622</twRouteDel><twTotDel>1.336</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 83.333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 83.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="" slack="17.831" period="20.833" constraintValue="20.833" deviceLimit="3.002" freqLimit="333.111" physResource="clk_wizard_instance/DCM_SP_INST/CLKFX" logResource="clk_wizard_instance/DCM_SP_INST/CLKFX" locationPin="DCM_X0Y0.CLKFX" clockNet="clk_wizard_instance/CLKFX_BUF"/><twPinLimit anchorID="36" type="MINPERIOD" name="Tdcmpco" slack="38.638" period="41.666" constraintValue="41.666" deviceLimit="3.029" freqLimit="330.142" physResource="clk_wizard_instance/DCM_SP_INST/CLK2X" logResource="clk_wizard_instance/DCM_SP_INST/CLK2X" locationPin="DCM_X0Y0.CLK2X" clockNet="clk_wizard_instance/CLK2X_BUF"/><twPinLimit anchorID="37" type="MAXPERIOD" name="Tdcmpco" slack="58.334" period="41.666" constraintValue="41.666" deviceLimit="100.000" freqLimit="10.000" physResource="clk_wizard_instance/DCM_SP_INST/CLK2X" logResource="clk_wizard_instance/DCM_SP_INST/CLK2X" locationPin="DCM_X0Y0.CLK2X" clockNet="clk_wizard_instance/CLK2X_BUF"/></twPinLimitRpt></twConst><twConst anchorID="38" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;</twConstName><twItemCnt>7005</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1446</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.432</twMinPer></twConstHead><twPathRptBanner iPaths="50" iCriticalPaths="0" sType="EndPoint">Paths for end point ilx_instance/flag_sel_clok (SLICE_X14Y20.CE), 50 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.617</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_INTCLOCK_14</twSrc><twDest BELType="FF">ilx_instance/flag_sel_clok</twDest><twTotPathDel>6.990</twTotPathDel><twClkSkew dest = "0.836" src = "1.062">0.226</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fpga_spi_instance/FPGA_INTCLOCK_14</twSrc><twDest BELType='FF'>ilx_instance/flag_sel_clok</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;15&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.773</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_lut&lt;7&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y21.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp><twBEL>ilx_instance/flag_sel_clok_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ilx_instance/flag_sel_clok</twComp><twBEL>ilx_instance/flag_sel_clok</twBEL></twPathDel><twLogDel>2.857</twLogDel><twRouteDel>4.133</twRouteDel><twTotDel>6.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.095</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_INTCLOCK_0</twSrc><twDest BELType="FF">ilx_instance/flag_sel_clok</twDest><twTotPathDel>6.516</twTotPathDel><twClkSkew dest = "0.836" src = "1.058">0.222</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fpga_spi_instance/FPGA_INTCLOCK_0</twSrc><twDest BELType='FF'>ilx_instance/flag_sel_clok</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X7Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_lut&lt;0&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;0&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;17&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;7&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y21.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp><twBEL>ilx_instance/flag_sel_clok_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ilx_instance/flag_sel_clok</twComp><twBEL>ilx_instance/flag_sel_clok</twBEL></twPathDel><twLogDel>3.168</twLogDel><twRouteDel>3.348</twRouteDel><twTotDel>6.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.100</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_INTCLOCK_1</twSrc><twDest BELType="FF">ilx_instance/flag_sel_clok</twDest><twTotPathDel>6.511</twTotPathDel><twClkSkew dest = "0.836" src = "1.058">0.222</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fpga_spi_instance/FPGA_INTCLOCK_1</twSrc><twDest BELType='FF'>ilx_instance/flag_sel_clok</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X7Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y14.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_lut&lt;0&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;0&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;17&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;7&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y21.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp><twBEL>ilx_instance/flag_sel_clok_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>ilx_instance/flag_sel_clok_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ilx_instance/flag_sel_clok</twComp><twBEL>ilx_instance/flag_sel_clok</twBEL></twPathDel><twLogDel>3.179</twLogDel><twRouteDel>3.332</twRouteDel><twTotDel>6.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="49" iCriticalPaths="0" sType="EndPoint">Paths for end point ilx_instance/integ_done (SLICE_X14Y18.CE), 49 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.937</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_INTCLOCK_14</twSrc><twDest BELType="FF">ilx_instance/integ_done</twDest><twTotPathDel>5.659</twTotPathDel><twClkSkew dest = "0.825" src = "1.062">0.237</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fpga_spi_instance/FPGA_INTCLOCK_14</twSrc><twDest BELType='FF'>ilx_instance/integ_done</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;15&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.773</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_lut&lt;7&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ilx_instance/en_intclk</twComp><twBEL>ilx_instance/integ_done_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>ilx_instance/integ_done_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ilx_instance/integ_done</twComp><twBEL>ilx_instance/integ_done</twBEL></twPathDel><twLogDel>2.872</twLogDel><twRouteDel>2.787</twRouteDel><twTotDel>5.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.415</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_INTCLOCK_0</twSrc><twDest BELType="FF">ilx_instance/integ_done</twDest><twTotPathDel>5.185</twTotPathDel><twClkSkew dest = "0.825" src = "1.058">0.233</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fpga_spi_instance/FPGA_INTCLOCK_0</twSrc><twDest BELType='FF'>ilx_instance/integ_done</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X7Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_lut&lt;0&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;0&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;17&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;7&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ilx_instance/en_intclk</twComp><twBEL>ilx_instance/integ_done_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>ilx_instance/integ_done_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ilx_instance/integ_done</twComp><twBEL>ilx_instance/integ_done</twBEL></twPathDel><twLogDel>3.183</twLogDel><twRouteDel>2.002</twRouteDel><twTotDel>5.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>61.4</twPctLog><twPctRoute>38.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.420</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_INTCLOCK_1</twSrc><twDest BELType="FF">ilx_instance/integ_done</twDest><twTotPathDel>5.180</twTotPathDel><twClkSkew dest = "0.825" src = "1.058">0.233</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fpga_spi_instance/FPGA_INTCLOCK_1</twSrc><twDest BELType='FF'>ilx_instance/integ_done</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X7Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_INTCLOCK_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y14.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>fpga_spi_instance/FPGA_INTCLOCK&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_lut&lt;0&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;0&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;17&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;7&gt;</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>ilx_instance/Mcompar_integ_done_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ilx_instance/en_intclk</twComp><twBEL>ilx_instance/integ_done_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>ilx_instance/integ_done_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ilx_instance/integ_done</twComp><twBEL>ilx_instance/integ_done</twBEL></twPathDel><twLogDel>3.194</twLogDel><twRouteDel>1.986</twRouteDel><twTotDel>5.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point ad7621_instance/ad7621_fifo_do_15 (SLICE_X17Y9.CIN), 14 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.444</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_1</twSrc><twDest BELType="FF">ad7621_instance/ad7621_fifo_do_15</twDest><twTotPathDel>5.249</twTotPathDel><twClkSkew dest = "0.918" src = "1.058">0.140</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_1</twSrc><twDest BELType='FF'>ad7621_instance/ad7621_fifo_do_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X8Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X8Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y2.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;0&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_lut&lt;1&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;2&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;2&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;4&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;4&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;6&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;6&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;8&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;8&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;10&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;10&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;12&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;12&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y9.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;14&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;14&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_xor&lt;15&gt;</twBEL><twBEL>ad7621_instance/ad7621_fifo_do_15</twBEL></twPathDel><twLogDel>3.532</twLogDel><twRouteDel>1.717</twRouteDel><twTotDel>5.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>67.3</twPctLog><twPctRoute>32.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.613</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_0</twSrc><twDest BELType="FF">ad7621_instance/ad7621_fifo_do_15</twDest><twTotPathDel>5.080</twTotPathDel><twClkSkew dest = "0.918" src = "1.058">0.140</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_0</twSrc><twDest BELType='FF'>ad7621_instance/ad7621_fifo_do_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X8Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X8Y6.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;1&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y2.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;0&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_lut&lt;0&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;0&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;2&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;2&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;4&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;4&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;6&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;6&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;8&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;8&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;10&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;10&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;12&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;12&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y9.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;14&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;14&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_xor&lt;15&gt;</twBEL><twBEL>ad7621_instance/ad7621_fifo_do_15</twBEL></twPathDel><twLogDel>3.594</twLogDel><twRouteDel>1.486</twRouteDel><twTotDel>5.080</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>70.7</twPctLog><twPctRoute>29.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.077</twSlack><twSrc BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_5</twSrc><twDest BELType="FF">ad7621_instance/ad7621_fifo_do_15</twDest><twTotPathDel>4.617</twTotPathDel><twClkSkew dest = "0.918" src = "1.057">0.139</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_5</twSrc><twDest BELType='FF'>ad7621_instance/ad7621_fifo_do_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X10Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X10Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;5&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y4.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;4&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_lut&lt;5&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;6&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;6&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;8&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;8&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;10&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;10&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;12&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;12&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y9.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ad7621_instance/ad7621_fifo_do&lt;14&gt;</twComp><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_cy&lt;14&gt;</twBEL><twBEL>ad7621_instance/Msub_ad7621_fifo_do_sub0000_xor&lt;15&gt;</twBEL><twBEL>ad7621_instance/ad7621_fifo_do_15</twBEL></twPathDel><twLogDel>3.272</twLogDel><twRouteDel>1.345</twRouteDel><twTotDel>4.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">sys_2xclk</twDestClk><twPctLog>70.9</twPctLog><twPctRoute>29.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X16Y6.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.639</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ2.G_TW[2].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.715</twTotPathDel><twClkSkew dest = "0.393" src = "0.317">-0.076</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ2.G_TW[2].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_2xclk</twSrcClk><twPathDel><twSite>SLICE_X19Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;19&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ2.G_TW[2].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y6.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;19&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>0.388</twRouteDel><twTotDel>0.715</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_2xclk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X8Y5.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.667</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ1.G_TW[12].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.692</twTotPathDel><twClkSkew dest = "0.091" src = "0.066">-0.025</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ1.G_TW[12].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_2xclk</twSrcClk><twPathDel><twSite>SLICE_X9Y7.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;13&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ1.G_TW[12].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y5.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.365</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y5.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;13&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>0.365</twRouteDel><twTotDel>0.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_2xclk</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X8Y5.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.678</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ1.G_TW[11].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.703</twTotPathDel><twClkSkew dest = "0.091" src = "0.066">-0.025</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ1.G_TW[11].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_2xclk</twSrcClk><twPathDel><twSite>SLICE_X9Y7.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;13&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ1.G_TW[11].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y5.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.365</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y5.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;13&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.365</twRouteDel><twTotDel>0.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sys_2xclk</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="64" type="MINLOWPULSE" name="Trpw" slack="38.462" period="41.666" constraintValue="20.833" deviceLimit="1.602" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;5&gt;/SR" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[5].U_IREG/SR" locationPin="SLICE_X18Y2.SR" clockNet="icon_control0&lt;22&gt;"/><twPinLimit anchorID="65" type="MINHIGHPULSE" name="Trpw" slack="38.462" period="41.666" constraintValue="20.833" deviceLimit="1.602" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;5&gt;/SR" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[5].U_IREG/SR" locationPin="SLICE_X18Y2.SR" clockNet="icon_control0&lt;22&gt;"/><twPinLimit anchorID="66" type="MINLOWPULSE" name="Trpw" slack="38.462" period="41.666" constraintValue="20.833" deviceLimit="1.602" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;5&gt;/SR" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[4].U_IREG/SR" locationPin="SLICE_X18Y2.SR" clockNet="icon_control0&lt;22&gt;"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;</twConstName><twItemCnt>2284</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>467</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.304</twMinPer></twConstHead><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga_spi_instance/transmit_data_3 (SLICE_X4Y6.G2), 24 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.529</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_2</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_3</twDest><twTotPathDel>7.240</twTotPathDel><twClkSkew dest = "0.277" src = "0.341">0.064</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_2</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X3Y7.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;3&gt;</twComp><twBEL>fpga_spi_instance/fpga_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y31.G1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.502</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y31.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;26</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;262</twBEL><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;26_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;26</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;38</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y6.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;4&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_3</twBEL></twPathDel><twLogDel>2.964</twLogDel><twRouteDel>4.276</twRouteDel><twTotDel>7.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.542</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_2</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_3</twDest><twTotPathDel>7.227</twTotPathDel><twClkSkew dest = "0.277" src = "0.341">0.064</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_2</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X3Y7.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;3&gt;</twComp><twBEL>fpga_spi_instance/fpga_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y31.F1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.489</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y31.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;26</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;261</twBEL><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;26_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;26</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;38</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y6.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;4&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_3</twBEL></twPathDel><twLogDel>2.964</twLogDel><twRouteDel>4.263</twRouteDel><twTotDel>7.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.351</twSlack><twSrc BELType="FF">fpga_spi_instance/fpga_addr_4</twSrc><twDest BELType="FF">fpga_spi_instance/transmit_data_3</twDest><twTotPathDel>6.480</twTotPathDel><twClkSkew dest = "0.277" src = "0.279">0.002</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>fpga_spi_instance/fpga_addr_4</twSrc><twDest BELType='FF'>fpga_spi_instance/transmit_data_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X2Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;5&gt;</twComp><twBEL>fpga_spi_instance/fpga_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y31.G3</twSite><twDelType>net</twDelType><twFanCnt>81</twFanCnt><twDelInfo twEdge="twRising">1.646</twDelInfo><twComp>fpga_spi_instance/fpga_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y31.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;26</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;262</twBEL><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;26_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;26</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;38</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;38</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;38</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y6.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>fpga_spi_instance/transmit_data&lt;4&gt;</twComp><twBEL>fpga_spi_instance/transmit_data_mux0000&lt;13&gt;47</twBEL><twBEL>fpga_spi_instance/transmit_data_3</twBEL></twPathDel><twLogDel>3.060</twLogDel><twRouteDel>3.420</twRouteDel><twTotDel>6.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga_spi_instance/FPGA_COUNTBASE_9 (SLICE_X2Y25.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.783</twSlack><twSrc BELType="FF">fpga_spi_instance/receive_data_19</twSrc><twDest BELType="FF">fpga_spi_instance/FPGA_COUNTBASE_9</twDest><twTotPathDel>6.978</twTotPathDel><twClkSkew dest = "0.256" src = "0.328">0.072</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>fpga_spi_instance/receive_data_19</twSrc><twDest BELType='FF'>fpga_spi_instance/FPGA_COUNTBASE_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X2Y9.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;19&gt;</twComp><twBEL>fpga_spi_instance/receive_data_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y9.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE_not0001</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>fpga_spi_instance/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT_not0001</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>fpga_spi_instance/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N7</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not00013</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.809</twDelInfo><twComp>fpga_spi_instance/FPGA_COUNTBASE_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>fpga_spi_instance/FPGA_COUNTBASE&lt;9&gt;</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_9</twBEL></twPathDel><twLogDel>3.004</twLogDel><twRouteDel>3.974</twRouteDel><twTotDel>6.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.789</twSlack><twSrc BELType="FF">fpga_spi_instance/Rx_Done</twSrc><twDest BELType="FF">fpga_spi_instance/FPGA_COUNTBASE_9</twDest><twTotPathDel>6.979</twTotPathDel><twClkSkew dest = "0.256" src = "0.321">0.065</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>fpga_spi_instance/Rx_Done</twSrc><twDest BELType='FF'>fpga_spi_instance/FPGA_COUNTBASE_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X5Y9.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/Rx_Done</twComp><twBEL>fpga_spi_instance/Rx_Done</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>fpga_spi_instance/Rx_Done</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE_not0001</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>fpga_spi_instance/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT_not0001</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>fpga_spi_instance/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N7</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not00013</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.809</twDelInfo><twComp>fpga_spi_instance/FPGA_COUNTBASE_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>fpga_spi_instance/FPGA_COUNTBASE&lt;9&gt;</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_9</twBEL></twPathDel><twLogDel>2.953</twLogDel><twRouteDel>4.026</twRouteDel><twTotDel>6.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.855</twSlack><twSrc BELType="FF">fpga_spi_instance/receive_data_23</twSrc><twDest BELType="FF">fpga_spi_instance/FPGA_COUNTBASE_9</twDest><twTotPathDel>6.923</twTotPathDel><twClkSkew dest = "0.256" src = "0.311">0.055</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>fpga_spi_instance/receive_data_23</twSrc><twDest BELType='FF'>fpga_spi_instance/FPGA_COUNTBASE_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X5Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;23&gt;</twComp><twBEL>fpga_spi_instance/receive_data_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y9.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE_not0001</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>fpga_spi_instance/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT_not0001</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>fpga_spi_instance/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N7</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not00013</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.809</twDelInfo><twComp>fpga_spi_instance/FPGA_COUNTBASE_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>fpga_spi_instance/FPGA_COUNTBASE&lt;9&gt;</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_9</twBEL></twPathDel><twLogDel>2.964</twLogDel><twRouteDel>3.959</twRouteDel><twTotDel>6.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga_spi_instance/FPGA_COUNTBASE_8 (SLICE_X2Y25.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.783</twSlack><twSrc BELType="FF">fpga_spi_instance/receive_data_19</twSrc><twDest BELType="FF">fpga_spi_instance/FPGA_COUNTBASE_8</twDest><twTotPathDel>6.978</twTotPathDel><twClkSkew dest = "0.256" src = "0.328">0.072</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>fpga_spi_instance/receive_data_19</twSrc><twDest BELType='FF'>fpga_spi_instance/FPGA_COUNTBASE_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X2Y9.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;19&gt;</twComp><twBEL>fpga_spi_instance/receive_data_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y9.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE_not0001</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>fpga_spi_instance/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT_not0001</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>fpga_spi_instance/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N7</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not00013</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.809</twDelInfo><twComp>fpga_spi_instance/FPGA_COUNTBASE_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>fpga_spi_instance/FPGA_COUNTBASE&lt;9&gt;</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_8</twBEL></twPathDel><twLogDel>3.004</twLogDel><twRouteDel>3.974</twRouteDel><twTotDel>6.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.789</twSlack><twSrc BELType="FF">fpga_spi_instance/Rx_Done</twSrc><twDest BELType="FF">fpga_spi_instance/FPGA_COUNTBASE_8</twDest><twTotPathDel>6.979</twTotPathDel><twClkSkew dest = "0.256" src = "0.321">0.065</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>fpga_spi_instance/Rx_Done</twSrc><twDest BELType='FF'>fpga_spi_instance/FPGA_COUNTBASE_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X5Y9.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>fpga_spi_instance/Rx_Done</twComp><twBEL>fpga_spi_instance/Rx_Done</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>fpga_spi_instance/Rx_Done</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE_not0001</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>fpga_spi_instance/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT_not0001</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>fpga_spi_instance/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N7</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not00013</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.809</twDelInfo><twComp>fpga_spi_instance/FPGA_COUNTBASE_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>fpga_spi_instance/FPGA_COUNTBASE&lt;9&gt;</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_8</twBEL></twPathDel><twLogDel>2.953</twLogDel><twRouteDel>4.026</twRouteDel><twTotDel>6.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.855</twSlack><twSrc BELType="FF">fpga_spi_instance/receive_data_23</twSrc><twDest BELType="FF">fpga_spi_instance/FPGA_COUNTBASE_8</twDest><twTotPathDel>6.923</twTotPathDel><twClkSkew dest = "0.256" src = "0.311">0.055</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>fpga_spi_instance/receive_data_23</twSrc><twDest BELType='FF'>fpga_spi_instance/FPGA_COUNTBASE_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X5Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;23&gt;</twComp><twBEL>fpga_spi_instance/receive_data_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y9.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE_not0001</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>fpga_spi_instance/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>fpga_spi_instance/FPGA_STRBCOUNT_not0001</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>fpga_spi_instance/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N7</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_not00013</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y25.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.809</twDelInfo><twComp>fpga_spi_instance/FPGA_COUNTBASE_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y25.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>fpga_spi_instance/FPGA_COUNTBASE&lt;9&gt;</twComp><twBEL>fpga_spi_instance/FPGA_COUNTBASE_8</twBEL></twPathDel><twLogDel>2.964</twLogDel><twRouteDel>3.959</twRouteDel><twTotDel>6.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga_spi_instance/receive_data_23 (SLICE_X5Y11.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.964</twSlack><twSrc BELType="FF">fpga_spi_instance/receive_data_22</twSrc><twDest BELType="FF">fpga_spi_instance/receive_data_23</twDest><twTotPathDel>0.964</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>fpga_spi_instance/receive_data_22</twSrc><twDest BELType='FF'>fpga_spi_instance/receive_data_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X5Y11.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;23&gt;</twComp><twBEL>fpga_spi_instance/receive_data_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y11.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y11.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;23&gt;</twComp><twBEL>fpga_spi_instance/receive_data_23</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>0.411</twRouteDel><twTotDel>0.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga_spi_instance/FPGA_MAXSATVALUE_13 (SLICE_X11Y8.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.992</twSlack><twSrc BELType="FF">fpga_spi_instance/receive_data_13</twSrc><twDest BELType="FF">fpga_spi_instance/FPGA_MAXSATVALUE_13</twDest><twTotPathDel>1.040</twTotPathDel><twClkSkew dest = "0.276" src = "0.228">-0.048</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>fpga_spi_instance/receive_data_13</twSrc><twDest BELType='FF'>fpga_spi_instance/FPGA_MAXSATVALUE_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X13Y9.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;13&gt;</twComp><twBEL>fpga_spi_instance/receive_data_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y8.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.478</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y8.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>fpga_spi_instance/FPGA_MAXSATVALUE&lt;13&gt;</twComp><twBEL>fpga_spi_instance/FPGA_MAXSATVALUE_13</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.478</twRouteDel><twTotDel>1.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fpga_spi_instance/FPGA_OFFSETVALUE_13 (SLICE_X10Y8.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.999</twSlack><twSrc BELType="FF">fpga_spi_instance/receive_data_13</twSrc><twDest BELType="FF">fpga_spi_instance/FPGA_OFFSETVALUE_13</twDest><twTotPathDel>1.047</twTotPathDel><twClkSkew dest = "0.276" src = "0.228">-0.048</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>fpga_spi_instance/receive_data_13</twSrc><twDest BELType='FF'>fpga_spi_instance/FPGA_OFFSETVALUE_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twSrcClk><twPathDel><twSite>SLICE_X13Y9.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;13&gt;</twComp><twBEL>fpga_spi_instance/receive_data_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y8.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.436</twDelInfo><twComp>fpga_spi_instance/receive_data&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y8.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.138</twDelInfo><twComp>fpga_spi_instance/FPGA_OFFSETVALUE&lt;13&gt;</twComp><twBEL>fpga_spi_instance/FPGA_OFFSETVALUE_13</twBEL></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>0.436</twRouteDel><twTotDel>1.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">sys_4xclk</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINLOWPULSE" name="Twpl" slack="18.819" period="20.833" constraintValue="10.416" deviceLimit="1.007" physResource="fpga_spi_instance/fpga_cs_rise_edge_instance/d_i_ff3/CLK" logResource="fpga_spi_instance/fpga_cs_rise_edge_instance/Mshreg_d_i_ff2/SRL16E/WS" locationPin="SLICE_X0Y8.CLK" clockNet="sys_4xclk"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Twph" slack="18.819" period="20.833" constraintValue="10.416" deviceLimit="1.007" physResource="fpga_spi_instance/fpga_cs_rise_edge_instance/d_i_ff3/CLK" logResource="fpga_spi_instance/fpga_cs_rise_edge_instance/Mshreg_d_i_ff2/SRL16E/WS" locationPin="SLICE_X0Y8.CLK" clockNet="sys_4xclk"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Twpl" slack="18.819" period="20.833" constraintValue="10.416" deviceLimit="1.007" physResource="fpga_spi_instance/fpga_clk_rise_edge_instance/d_i_ff3/CLK" logResource="fpga_spi_instance/fpga_clk_rise_edge_instance/Mshreg_d_i_ff2/SRL16E/WS" locationPin="SLICE_X0Y10.CLK" clockNet="sys_4xclk"/></twPinLimitRpt></twConst><twConstRollupTable uID="6" anchorID="96"><twConstRollup name="TS_sys_clk" fullName="TS_sys_clk = PERIOD TIMEGRP &quot;sys_clk&quot; 83.333 ns HIGH 50%;" type="origin" depth="0" requirement="83.333" prefType="period" actual="20.000" actualRollup="29.216" errors="0" errorRollup="0" items="0" itemsRollup="9289"/><twConstRollup name="TS_clk_wizard_instance_CLK2X_BUF" fullName="TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLK2X_BUF&quot; TS_sys_clk / 2 HIGH 50%;" type="child" depth="1" requirement="41.666" prefType="period" actual="14.432" actualRollup="N/A" errors="0" errorRollup="0" items="7005" itemsRollup="0"/><twConstRollup name="TS_clk_wizard_instance_CLKFX_BUF" fullName="TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP         &quot;clk_wizard_instance_CLKFX_BUF&quot; TS_sys_clk / 4 HIGH 50%;" type="child" depth="1" requirement="20.833" prefType="period" actual="7.304" actualRollup="N/A" errors="0" errorRollup="0" items="2284" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="7"><twDest>sys_clk</twDest><twClk2SU><twSrc>sys_clk</twSrc><twRiseRise>9.934</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>9304</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3393</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq><twMaxFromToDel>1.839</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Sep 14 06:51:02 2022 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 387 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
