{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II " "Info: Running Quartus II Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 23 22:14:48 2016 " "Info: Processing started: Sat Jan 23 22:14:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch --analysis_and_elaboration " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1port.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1port " "Info: Found entity 1: ram_1port" {  } { { "ram_1port.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/ram_1port.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_div.v(24) " "Warning (10268): Verilog HDL information at clk_div.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "clk_div.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/clk_div.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/clk_div.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decimal_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_counter " "Info: Found entity 1: decimal_counter" {  } { { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/decimal_counter.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DigitalWatch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DigitalWatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalWatch " "Info: Found entity 1: DigitalWatch" {  } { { "DigitalWatch.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/DigitalWatch.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_Control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_Control " "Info: Found entity 1: key_Control" {  } { { "key_Control.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/key_Control.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Six_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Six_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Six_counter " "Info: Found entity 1: Six_counter" {  } { { "Six_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/Six_counter.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_disp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file smg_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_disp " "Info: Found entity 1: smg_disp" {  } { { "smg_disp.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/smg_disp.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch_cnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file watch_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch_cnt " "Info: Found entity 1: watch_cnt" {  } { { "watch_cnt.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/watch_cnt.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "preset DigitalWatch.v(45) " "Warning (10236): Verilog HDL Implicit Net warning at DigitalWatch.v(45): created implicit net for \"preset\"" {  } { { "DigitalWatch.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/DigitalWatch.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalWatch " "Info: Elaborating entity \"DigitalWatch\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:fdiv " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:fdiv\"" {  } { { "DigitalWatch.v" "fdiv" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/DigitalWatch.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_Control key_Control:Control " "Info: Elaborating entity \"key_Control\" for hierarchy \"key_Control:Control\"" {  } { { "DigitalWatch.v" "Control" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/DigitalWatch.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch_cnt watch_cnt:cnt " "Info: Elaborating entity \"watch_cnt\" for hierarchy \"watch_cnt:cnt\"" {  } { { "DigitalWatch.v" "cnt" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/DigitalWatch.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_counter watch_cnt:cnt\|decimal_counter:bit_0 " "Info: Elaborating entity \"decimal_counter\" for hierarchy \"watch_cnt:cnt\|decimal_counter:bit_0\"" {  } { { "watch_cnt.v" "bit_0" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/watch_cnt.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Six_counter watch_cnt:cnt\|Six_counter:bit_4 " "Info: Elaborating entity \"Six_counter\" for hierarchy \"watch_cnt:cnt\|Six_counter:bit_4\"" {  } { { "watch_cnt.v" "bit_4" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/watch_cnt.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_disp smg_disp:disp " "Info: Elaborating entity \"smg_disp\" for hierarchy \"smg_disp:disp\"" {  } { { "DigitalWatch.v" "disp" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/DigitalWatch.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1port ram_1port:ram " "Info: Elaborating entity \"ram_1port\" for hierarchy \"ram_1port:ram\"" {  } { { "DigitalWatch.v" "ram" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/DigitalWatch.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/DigitalWatch.map.smsg " "Info: Generated suppressed messages file C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/DigitalWatch.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II " "Info: Quartus II Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 23 22:14:49 2016 " "Info: Processing ended: Sat Jan 23 22:14:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
