<stg><name>Axi2AxiStream</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:1 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:2 %rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:4 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %cols_c, i32 %cols_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:6 %write_ln943 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %rows_c, i32 %rows_read

]]></Node>
<StgValue><ssdm name="write_ln943"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:7 %rows_int16 = trunc i32 %rows_read

]]></Node>
<StgValue><ssdm name="rows_int16"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:8 %cols_int16 = trunc i32 %cols_read

]]></Node>
<StgValue><ssdm name="cols_int16"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.2:12 %zext_ln952 = zext i16 %rows_int16

]]></Node>
<StgValue><ssdm name="zext_ln952"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.2:13 %zext_ln952_1 = zext i16 %cols_int16

]]></Node>
<StgValue><ssdm name="zext_ln952_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:14 %mul_rows_cols = mul i32 %zext_ln952_1, i32 %zext_ln952

]]></Node>
<StgValue><ssdm name="mul_rows_cols"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:14 %mul_rows_cols = mul i32 %zext_ln952_1, i32 %zext_ln952

]]></Node>
<StgValue><ssdm name="mul_rows_cols"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:14 %mul_rows_cols = mul i32 %zext_ln952_1, i32 %zext_ln952

]]></Node>
<StgValue><ssdm name="mul_rows_cols"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.2:15 %specfucore_ln949 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_rows_cols, i64 12, i64 3, i64 2

]]></Node>
<StgValue><ssdm name="specfucore_ln949"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="22" op_0_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:17 %trunc_ln954 = trunc i32 %mul_rows_cols

]]></Node>
<StgValue><ssdm name="trunc_ln954"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="24" op_0_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:19 %trunc_ln954_1 = trunc i32 %mul_rows_cols

]]></Node>
<StgValue><ssdm name="trunc_ln954_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="27" op_0_bw="27" op_1_bw="22" op_2_bw="5">
<![CDATA[
fpga_resource_hint.entry.2:18 %shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i22.i5, i22 %trunc_ln954, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="27" op_0_bw="27" op_1_bw="24" op_2_bw="3">
<![CDATA[
fpga_resource_hint.entry.2:20 %shl_ln954_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i24.i3, i24 %trunc_ln954_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln954_1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
fpga_resource_hint.entry.2:21 %sub_ln954 = sub i27 %shl_ln, i27 %shl_ln954_1

]]></Node>
<StgValue><ssdm name="sub_ln954"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
fpga_resource_hint.entry.2:22 %add_ln954 = add i27 %sub_ln954, i27 511

]]></Node>
<StgValue><ssdm name="add_ln954"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="18" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:23 %cols_addrbound = partselect i18 @_ssdm_op_PartSelect.i18.i27.i32.i32, i27 %add_ln954, i32 9, i32 26

]]></Node>
<StgValue><ssdm name="cols_addrbound"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.entry.2:3 %din_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %din

]]></Node>
<StgValue><ssdm name="din_read"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:24 %trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %din_read, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="58">
<![CDATA[
fpga_resource_hint.entry.2:25 %sext_ln1021 = sext i58 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln1021"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.entry.2:26 %gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln1021

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.2:27 %zext_ln1021 = zext i18 %cols_addrbound

]]></Node>
<StgValue><ssdm name="zext_ln1021"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:28 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="40" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:28 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="41" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:28 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="42" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:28 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="43" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:28 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="44" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:28 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="45" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:28 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="46" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:28 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="47" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
fpga_resource_hint.entry.2:29 %empty_77 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="48" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="512" op_3_bw="58" op_4_bw="512" op_5_bw="0" op_6_bw="0">
<![CDATA[
fpga_resource_hint.entry.2:30 %call_ln1012 = call void @Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1, i18 %cols_addrbound, i512 %gmem1, i58 %trunc_ln, i512 %ldata

]]></Node>
<StgValue><ssdm name="call_ln1012"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="49" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ldata, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.2:11 %rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin1_i"/></StgValue>
</operation>

<operation id="54" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:16 %rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin1_i

]]></Node>
<StgValue><ssdm name="rend2_i"/></StgValue>
</operation>

<operation id="55" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="512" op_3_bw="58" op_4_bw="512" op_5_bw="0" op_6_bw="0">
<![CDATA[
fpga_resource_hint.entry.2:30 %call_ln1012 = call void @Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1, i18 %cols_addrbound, i512 %gmem1, i58 %trunc_ln, i512 %ldata

]]></Node>
<StgValue><ssdm name="call_ln1012"/></StgValue>
</operation>

<operation id="56" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
fpga_resource_hint.entry.2:31 %ret_ln1155 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1155"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="70" name="gmem1" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/></StgValue>
</port>
<port id="71" name="din" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="din"/></StgValue>
</port>
<port id="72" name="ldata" dir="1" iftype="3">
<core>NULL</core><StgValue><ssdm name="ldata"/></StgValue>
</port>
<port id="73" name="rows" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rows"/></StgValue>
</port>
<port id="74" name="cols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cols"/></StgValue>
</port>
<port id="75" name="rows_c" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="rows_c"/></StgValue>
</port>
<port id="76" name="cols_c" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="cols_c"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="78" from="_ssdm_op_Read.ap_auto.i32" to="cols_read" fromId="77" toId="15">
</dataflow>
<dataflow id="79" from="cols" to="cols_read" fromId="74" toId="15">
</dataflow>
<dataflow id="80" from="_ssdm_op_Read.ap_auto.i32" to="rows_read" fromId="77" toId="16">
</dataflow>
<dataflow id="81" from="rows" to="rows_read" fromId="73" toId="16">
</dataflow>
<dataflow id="83" from="_ssdm_op_Write.ap_fifo.i32P0A" to="write_ln0" fromId="82" toId="17">
</dataflow>
<dataflow id="84" from="cols_c" to="write_ln0" fromId="76" toId="17">
</dataflow>
<dataflow id="85" from="cols_read" to="write_ln0" fromId="15" toId="17">
</dataflow>
<dataflow id="86" from="_ssdm_op_Write.ap_fifo.i32P0A" to="write_ln943" fromId="82" toId="18">
</dataflow>
<dataflow id="87" from="rows_c" to="write_ln943" fromId="75" toId="18">
</dataflow>
<dataflow id="88" from="rows_read" to="write_ln943" fromId="16" toId="18">
</dataflow>
<dataflow id="89" from="rows_read" to="rows_int16" fromId="16" toId="19">
</dataflow>
<dataflow id="90" from="cols_read" to="cols_int16" fromId="15" toId="20">
</dataflow>
<dataflow id="91" from="rows_int16" to="zext_ln952" fromId="19" toId="21">
</dataflow>
<dataflow id="92" from="cols_int16" to="zext_ln952_1" fromId="20" toId="22">
</dataflow>
<dataflow id="93" from="zext_ln952_1" to="mul_rows_cols" fromId="22" toId="23">
</dataflow>
<dataflow id="94" from="zext_ln952" to="mul_rows_cols" fromId="21" toId="23">
</dataflow>
<dataflow id="95" from="zext_ln952_1" to="mul_rows_cols" fromId="22" toId="24">
</dataflow>
<dataflow id="96" from="zext_ln952" to="mul_rows_cols" fromId="21" toId="24">
</dataflow>
<dataflow id="97" from="zext_ln952_1" to="mul_rows_cols" fromId="22" toId="25">
</dataflow>
<dataflow id="98" from="zext_ln952" to="mul_rows_cols" fromId="21" toId="25">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecFUCore" to="specfucore_ln949" fromId="99" toId="26">
</dataflow>
<dataflow id="101" from="mul_rows_cols" to="specfucore_ln949" fromId="25" toId="26">
</dataflow>
<dataflow id="103" from="StgValue_102" to="specfucore_ln949" fromId="102" toId="26">
</dataflow>
<dataflow id="105" from="StgValue_104" to="specfucore_ln949" fromId="104" toId="26">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specfucore_ln949" fromId="106" toId="26">
</dataflow>
<dataflow id="108" from="mul_rows_cols" to="trunc_ln954" fromId="25" toId="27">
</dataflow>
<dataflow id="109" from="mul_rows_cols" to="trunc_ln954_1" fromId="25" toId="28">
</dataflow>
<dataflow id="111" from="_ssdm_op_BitConcatenate.i27.i22.i5" to="shl_ln" fromId="110" toId="29">
</dataflow>
<dataflow id="112" from="trunc_ln954" to="shl_ln" fromId="27" toId="29">
</dataflow>
<dataflow id="114" from="StgValue_113" to="shl_ln" fromId="113" toId="29">
</dataflow>
<dataflow id="116" from="_ssdm_op_BitConcatenate.i27.i24.i3" to="shl_ln954_1" fromId="115" toId="30">
</dataflow>
<dataflow id="117" from="trunc_ln954_1" to="shl_ln954_1" fromId="28" toId="30">
</dataflow>
<dataflow id="119" from="StgValue_118" to="shl_ln954_1" fromId="118" toId="30">
</dataflow>
<dataflow id="120" from="shl_ln" to="sub_ln954" fromId="29" toId="31">
</dataflow>
<dataflow id="121" from="shl_ln954_1" to="sub_ln954" fromId="30" toId="31">
</dataflow>
<dataflow id="122" from="sub_ln954" to="add_ln954" fromId="31" toId="32">
</dataflow>
<dataflow id="124" from="StgValue_123" to="add_ln954" fromId="123" toId="32">
</dataflow>
<dataflow id="126" from="_ssdm_op_PartSelect.i18.i27.i32.i32" to="cols_addrbound" fromId="125" toId="33">
</dataflow>
<dataflow id="127" from="add_ln954" to="cols_addrbound" fromId="32" toId="33">
</dataflow>
<dataflow id="129" from="StgValue_128" to="cols_addrbound" fromId="128" toId="33">
</dataflow>
<dataflow id="131" from="StgValue_130" to="cols_addrbound" fromId="130" toId="33">
</dataflow>
<dataflow id="133" from="_ssdm_op_Read.ap_auto.i64" to="din_read" fromId="132" toId="34">
</dataflow>
<dataflow id="134" from="din" to="din_read" fromId="71" toId="34">
</dataflow>
<dataflow id="136" from="_ssdm_op_PartSelect.i58.i64.i32.i32" to="trunc_ln" fromId="135" toId="35">
</dataflow>
<dataflow id="137" from="din_read" to="trunc_ln" fromId="34" toId="35">
</dataflow>
<dataflow id="139" from="StgValue_138" to="trunc_ln" fromId="138" toId="35">
</dataflow>
<dataflow id="141" from="StgValue_140" to="trunc_ln" fromId="140" toId="35">
</dataflow>
<dataflow id="142" from="trunc_ln" to="sext_ln1021" fromId="35" toId="36">
</dataflow>
<dataflow id="143" from="gmem1" to="gmem1_addr" fromId="70" toId="37">
</dataflow>
<dataflow id="144" from="sext_ln1021" to="gmem1_addr" fromId="36" toId="37">
</dataflow>
<dataflow id="145" from="cols_addrbound" to="zext_ln1021" fromId="33" toId="38">
</dataflow>
<dataflow id="147" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty" fromId="146" toId="39">
</dataflow>
<dataflow id="148" from="gmem1_addr" to="empty" fromId="37" toId="39">
</dataflow>
<dataflow id="149" from="zext_ln1021" to="empty" fromId="38" toId="39">
</dataflow>
<dataflow id="150" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty" fromId="146" toId="40">
</dataflow>
<dataflow id="151" from="gmem1_addr" to="empty" fromId="37" toId="40">
</dataflow>
<dataflow id="152" from="zext_ln1021" to="empty" fromId="38" toId="40">
</dataflow>
<dataflow id="153" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty" fromId="146" toId="41">
</dataflow>
<dataflow id="154" from="gmem1_addr" to="empty" fromId="37" toId="41">
</dataflow>
<dataflow id="155" from="zext_ln1021" to="empty" fromId="38" toId="41">
</dataflow>
<dataflow id="156" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty" fromId="146" toId="42">
</dataflow>
<dataflow id="157" from="gmem1_addr" to="empty" fromId="37" toId="42">
</dataflow>
<dataflow id="158" from="zext_ln1021" to="empty" fromId="38" toId="42">
</dataflow>
<dataflow id="159" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty" fromId="146" toId="43">
</dataflow>
<dataflow id="160" from="gmem1_addr" to="empty" fromId="37" toId="43">
</dataflow>
<dataflow id="161" from="zext_ln1021" to="empty" fromId="38" toId="43">
</dataflow>
<dataflow id="162" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty" fromId="146" toId="44">
</dataflow>
<dataflow id="163" from="gmem1_addr" to="empty" fromId="37" toId="44">
</dataflow>
<dataflow id="164" from="zext_ln1021" to="empty" fromId="38" toId="44">
</dataflow>
<dataflow id="165" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty" fromId="146" toId="45">
</dataflow>
<dataflow id="166" from="gmem1_addr" to="empty" fromId="37" toId="45">
</dataflow>
<dataflow id="167" from="zext_ln1021" to="empty" fromId="38" toId="45">
</dataflow>
<dataflow id="168" from="_ssdm_op_ReadReq.m_axi.p1i512" to="empty" fromId="146" toId="46">
</dataflow>
<dataflow id="169" from="gmem1_addr" to="empty" fromId="37" toId="46">
</dataflow>
<dataflow id="170" from="zext_ln1021" to="empty" fromId="38" toId="46">
</dataflow>
<dataflow id="172" from="_ssdm_op_Wait" to="empty_77" fromId="171" toId="47">
</dataflow>
<dataflow id="174" from="Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1" to="call_ln1012" fromId="173" toId="48">
</dataflow>
<dataflow id="175" from="cols_addrbound" to="call_ln1012" fromId="33" toId="48">
</dataflow>
<dataflow id="176" from="gmem1" to="call_ln1012" fromId="70" toId="48">
</dataflow>
<dataflow id="177" from="trunc_ln" to="call_ln1012" fromId="35" toId="48">
</dataflow>
<dataflow id="178" from="ldata" to="call_ln1012" fromId="72" toId="48">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="49">
</dataflow>
<dataflow id="181" from="cols_c" to="specinterface_ln0" fromId="76" toId="49">
</dataflow>
<dataflow id="183" from="ap_fifo_str" to="specinterface_ln0" fromId="182" toId="49">
</dataflow>
<dataflow id="185" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="49">
</dataflow>
<dataflow id="186" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="49">
</dataflow>
<dataflow id="188" from="p_str" to="specinterface_ln0" fromId="187" toId="49">
</dataflow>
<dataflow id="189" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="49">
</dataflow>
<dataflow id="190" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="49">
</dataflow>
<dataflow id="191" from="p_str" to="specinterface_ln0" fromId="187" toId="49">
</dataflow>
<dataflow id="192" from="p_str" to="specinterface_ln0" fromId="187" toId="49">
</dataflow>
<dataflow id="193" from="p_str" to="specinterface_ln0" fromId="187" toId="49">
</dataflow>
<dataflow id="195" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="49">
</dataflow>
<dataflow id="196" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="49">
</dataflow>
<dataflow id="198" from="StgValue_197" to="specinterface_ln0" fromId="197" toId="49">
</dataflow>
<dataflow id="199" from="StgValue_197" to="specinterface_ln0" fromId="197" toId="49">
</dataflow>
<dataflow id="200" from="p_str" to="specinterface_ln0" fromId="187" toId="49">
</dataflow>
<dataflow id="202" from="ScalarProp_str" to="specinterface_ln0" fromId="201" toId="49">
</dataflow>
<dataflow id="204" from="StgValue_203" to="specinterface_ln0" fromId="203" toId="49">
</dataflow>
<dataflow id="205" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="49">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="50">
</dataflow>
<dataflow id="207" from="rows_c" to="specinterface_ln0" fromId="75" toId="50">
</dataflow>
<dataflow id="208" from="ap_fifo_str" to="specinterface_ln0" fromId="182" toId="50">
</dataflow>
<dataflow id="209" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="50">
</dataflow>
<dataflow id="210" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="50">
</dataflow>
<dataflow id="211" from="p_str" to="specinterface_ln0" fromId="187" toId="50">
</dataflow>
<dataflow id="212" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="50">
</dataflow>
<dataflow id="213" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="50">
</dataflow>
<dataflow id="214" from="p_str" to="specinterface_ln0" fromId="187" toId="50">
</dataflow>
<dataflow id="215" from="p_str" to="specinterface_ln0" fromId="187" toId="50">
</dataflow>
<dataflow id="216" from="p_str" to="specinterface_ln0" fromId="187" toId="50">
</dataflow>
<dataflow id="217" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="50">
</dataflow>
<dataflow id="218" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="50">
</dataflow>
<dataflow id="219" from="StgValue_197" to="specinterface_ln0" fromId="197" toId="50">
</dataflow>
<dataflow id="220" from="StgValue_197" to="specinterface_ln0" fromId="197" toId="50">
</dataflow>
<dataflow id="221" from="p_str" to="specinterface_ln0" fromId="187" toId="50">
</dataflow>
<dataflow id="222" from="ScalarProp_str" to="specinterface_ln0" fromId="201" toId="50">
</dataflow>
<dataflow id="223" from="StgValue_203" to="specinterface_ln0" fromId="203" toId="50">
</dataflow>
<dataflow id="224" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="50">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="51">
</dataflow>
<dataflow id="226" from="ldata" to="specinterface_ln0" fromId="72" toId="51">
</dataflow>
<dataflow id="228" from="empty_19" to="specinterface_ln0" fromId="227" toId="51">
</dataflow>
<dataflow id="229" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="51">
</dataflow>
<dataflow id="230" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="51">
</dataflow>
<dataflow id="232" from="empty_12" to="specinterface_ln0" fromId="231" toId="51">
</dataflow>
<dataflow id="233" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="51">
</dataflow>
<dataflow id="234" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="51">
</dataflow>
<dataflow id="235" from="empty_12" to="specinterface_ln0" fromId="231" toId="51">
</dataflow>
<dataflow id="236" from="empty_12" to="specinterface_ln0" fromId="231" toId="51">
</dataflow>
<dataflow id="237" from="empty_12" to="specinterface_ln0" fromId="231" toId="51">
</dataflow>
<dataflow id="238" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="51">
</dataflow>
<dataflow id="239" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="51">
</dataflow>
<dataflow id="240" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="51">
</dataflow>
<dataflow id="241" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="51">
</dataflow>
<dataflow id="242" from="empty_12" to="specinterface_ln0" fromId="231" toId="51">
</dataflow>
<dataflow id="243" from="empty_12" to="specinterface_ln0" fromId="231" toId="51">
</dataflow>
<dataflow id="244" from="StgValue_203" to="specinterface_ln0" fromId="203" toId="51">
</dataflow>
<dataflow id="245" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="51">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="52">
</dataflow>
<dataflow id="247" from="gmem1" to="specinterface_ln0" fromId="70" toId="52">
</dataflow>
<dataflow id="249" from="empty_13" to="specinterface_ln0" fromId="248" toId="52">
</dataflow>
<dataflow id="250" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="52">
</dataflow>
<dataflow id="251" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="52">
</dataflow>
<dataflow id="252" from="empty_12" to="specinterface_ln0" fromId="231" toId="52">
</dataflow>
<dataflow id="253" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="52">
</dataflow>
<dataflow id="254" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="52">
</dataflow>
<dataflow id="256" from="empty_11" to="specinterface_ln0" fromId="255" toId="52">
</dataflow>
<dataflow id="258" from="empty_10" to="specinterface_ln0" fromId="257" toId="52">
</dataflow>
<dataflow id="259" from="empty_12" to="specinterface_ln0" fromId="231" toId="52">
</dataflow>
<dataflow id="260" from="StgValue_197" to="specinterface_ln0" fromId="197" toId="52">
</dataflow>
<dataflow id="261" from="StgValue_197" to="specinterface_ln0" fromId="197" toId="52">
</dataflow>
<dataflow id="262" from="StgValue_197" to="specinterface_ln0" fromId="197" toId="52">
</dataflow>
<dataflow id="263" from="StgValue_197" to="specinterface_ln0" fromId="197" toId="52">
</dataflow>
<dataflow id="264" from="empty_12" to="specinterface_ln0" fromId="231" toId="52">
</dataflow>
<dataflow id="265" from="empty_12" to="specinterface_ln0" fromId="231" toId="52">
</dataflow>
<dataflow id="266" from="StgValue_203" to="specinterface_ln0" fromId="203" toId="52">
</dataflow>
<dataflow id="267" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="52">
</dataflow>
<dataflow id="269" from="_ssdm_op_SpecRegionBegin" to="rbegin1_i" fromId="268" toId="53">
</dataflow>
<dataflow id="271" from="empty_14" to="rbegin1_i" fromId="270" toId="53">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecRegionEnd" to="rend2_i" fromId="272" toId="54">
</dataflow>
<dataflow id="274" from="empty_14" to="rend2_i" fromId="270" toId="54">
</dataflow>
<dataflow id="275" from="rbegin1_i" to="rend2_i" fromId="53" toId="54">
</dataflow>
<dataflow id="276" from="Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1" to="call_ln1012" fromId="173" toId="55">
</dataflow>
<dataflow id="277" from="cols_addrbound" to="call_ln1012" fromId="33" toId="55">
</dataflow>
<dataflow id="278" from="gmem1" to="call_ln1012" fromId="70" toId="55">
</dataflow>
<dataflow id="279" from="trunc_ln" to="call_ln1012" fromId="35" toId="55">
</dataflow>
<dataflow id="280" from="ldata" to="call_ln1012" fromId="72" toId="55">
</dataflow>
</dataflows>


</stg>
