// Seed: 3950148093
module module_0;
  parameter id_1 = id_1;
  tran (
      .id_0(id_2), .id_1(id_2 || id_3), .id_2(id_3), .id_3(id_3), .id_4(1), .id_5(id_2), .id_6(id_2)
  );
  assign module_1.id_2 = 0;
  id_4 :
  assert property (@(posedge id_2 - id_2 or id_2 or posedge 1 - id_4) -1'b0) id_2 <= id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  final id_2 = 1;
  for (id_3 = -1; -1; id_1 = -1) assign id_2 = -1 == id_1;
  wire id_4, id_5;
  module_0 modCall_1 ();
endmodule
