
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2020.2
* DO NOT EDIT.
*
* Copyright (C) 2010-2025 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xuartns550.h"

/*
 * The configuration table for devices
 */

XUartNs550_Config XUartNs550_ConfigTable[] =
{
	{
		XPAR_UARTNS550_0_DEVICE_ID,
		XPAR_UARTNS550_0_BASEADDR,
		XPAR_UARTNS550_0_CLOCK_FREQ_HZ
	},
	{
		XPAR_UARTNS550_1_DEVICE_ID,
		XPAR_UARTNS550_1_BASEADDR,
		XPAR_UARTNS550_1_CLOCK_FREQ_HZ
	},
	{
		XPAR_UARTNS550_2_DEVICE_ID,
		XPAR_UARTNS550_2_BASEADDR,
		XPAR_UARTNS550_2_CLOCK_FREQ_HZ
	},
	{
		XPAR_UARTNS550_3_DEVICE_ID,
		XPAR_UARTNS550_3_BASEADDR,
		XPAR_UARTNS550_3_CLOCK_FREQ_HZ
	},
	{
		XPAR_UARTNS550_4_DEVICE_ID,
		XPAR_UARTNS550_4_BASEADDR,
		XPAR_UARTNS550_4_CLOCK_FREQ_HZ
	},
	{
		XPAR_UARTNS550_5_DEVICE_ID,
		XPAR_UARTNS550_5_BASEADDR,
		XPAR_UARTNS550_5_CLOCK_FREQ_HZ
	},
	{
		XPAR_UARTNS550_6_DEVICE_ID,
		XPAR_UARTNS550_6_BASEADDR,
		XPAR_UARTNS550_6_CLOCK_FREQ_HZ
	},
	{
		XPAR_UARTNS550_7_DEVICE_ID,
		XPAR_UARTNS550_7_BASEADDR,
		XPAR_UARTNS550_7_CLOCK_FREQ_HZ
	}
};


