{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580669748537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580669748537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 02 19:55:48 2020 " "Processing started: Sun Feb 02 19:55:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580669748537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580669748537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_top -c DE0_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_top -c DE0_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580669748537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1580669748911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepos/rv32i-verilog/src/top.v 13 13 " "Found 13 design units, including 13 entities, in source file /gitrepos/rv32i-verilog/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 progMem " "Found entity 1: progMem" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748967 ""} { "Info" "ISGN_ENTITY_NAME" "2 dataMem " "Found entity 2: dataMem" {  } { { "../../src/mem/mem_data.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_data.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748967 ""} { "Info" "ISGN_ENTITY_NAME" "3 controlUnit " "Found entity 3: controlUnit" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748967 ""} { "Info" "ISGN_ENTITY_NAME" "4 programCounter " "Found entity 4: programCounter" {  } { { "../../src/core/core_program_counter.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_program_counter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748967 ""} { "Info" "ISGN_ENTITY_NAME" "5 regFile " "Found entity 5: regFile" {  } { { "../../src/core/core_regfile.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748967 ""} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Found entity 6: alu" {  } { { "../../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748967 ""} { "Info" "ISGN_ENTITY_NAME" "7 lis " "Found entity 7: lis" {  } { { "../../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748967 ""} { "Info" "ISGN_ENTITY_NAME" "8 br " "Found entity 8: br" {  } { { "../../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748967 ""} { "Info" "ISGN_ENTITY_NAME" "9 executionUnit " "Found entity 9: executionUnit" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748967 ""} { "Info" "ISGN_ENTITY_NAME" "10 timer " "Found entity 10: timer" {  } { { "../../src/core/core_csr_unit/core_csr_unit_timer.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit_timer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748967 ""} { "Info" "ISGN_ENTITY_NAME" "11 crs_unit " "Found entity 11: crs_unit" {  } { { "../../src/core/core_csr_unit/core_csr_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748967 ""} { "Info" "ISGN_ENTITY_NAME" "12 core " "Found entity 12: core" {  } { { "../../src/core/core.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748967 ""} { "Info" "ISGN_ENTITY_NAME" "13 top " "Found entity 13: top" {  } { { "../../src/top.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580669748967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_top " "Found entity 1: DE0_top" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580669748970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580669748972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 data " "Found entity 1: data" {  } { { "data.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580669748974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog.v 1 1 " "Found 1 design units, including 1 entities, in source file prog.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog " "Found entity 1: prog" {  } { { "prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/prog.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580669748976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669748978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580669748978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_top " "Elaborating entity \"DE0_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580669749049 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_BUTTON_1 DE0_top.v(222) " "Verilog HDL or VHDL warning at DE0_top.v(222): object \"out_BUTTON_1\" assigned a value but never read" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1580669749050 "|DE0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_reg DE0_top.v(228) " "Verilog HDL or VHDL warning at DE0_top.v(228): object \"count_reg\" assigned a value but never read" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1580669749050 "|DE0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_10hz DE0_top.v(229) " "Verilog HDL or VHDL warning at DE0_top.v(229): object \"out_10hz\" assigned a value but never read" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1580669749050 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE0_top.v(151) " "Output port \"DRAM_ADDR\" at DE0_top.v(151) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749052 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE0_top.v(165) " "Output port \"FL_ADDR\" at DE0_top.v(165) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749052 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE0_top.v(193) " "Output port \"VGA_R\" at DE0_top.v(193) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749052 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE0_top.v(194) " "Output port \"VGA_G\" at DE0_top.v(194) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749052 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE0_top.v(195) " "Output port \"VGA_B\" at DE0_top.v(195) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749052 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT DE0_top.v(198) " "Output port \"GPIO0_CLKOUT\" at DE0_top.v(198) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749052 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT DE0_top.v(201) " "Output port \"GPIO1_CLKOUT\" at DE0_top.v(201) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749052 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_DP DE0_top.v(137) " "Output port \"HEX1_DP\" at DE0_top.v(137) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749052 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2_DP DE0_top.v(139) " "Output port \"HEX2_DP\" at DE0_top.v(139) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749052 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3_DP DE0_top.v(141) " "Output port \"HEX3_DP\" at DE0_top.v(141) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749052 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE0_top.v(145) " "Output port \"UART_TXD\" at DE0_top.v(145) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749052 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE0_top.v(147) " "Output port \"UART_CTS\" at DE0_top.v(147) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749052 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE0_top.v(152) " "Output port \"DRAM_LDQM\" at DE0_top.v(152) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749052 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE0_top.v(153) " "Output port \"DRAM_UDQM\" at DE0_top.v(153) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749052 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_top.v(154) " "Output port \"DRAM_WE_N\" at DE0_top.v(154) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749052 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_top.v(155) " "Output port \"DRAM_CAS_N\" at DE0_top.v(155) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_top.v(156) " "Output port \"DRAM_RAS_N\" at DE0_top.v(156) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_top.v(157) " "Output port \"DRAM_CS_N\" at DE0_top.v(157) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE0_top.v(158) " "Output port \"DRAM_BA_0\" at DE0_top.v(158) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE0_top.v(159) " "Output port \"DRAM_BA_1\" at DE0_top.v(159) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_top.v(160) " "Output port \"DRAM_CLK\" at DE0_top.v(160) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_top.v(161) " "Output port \"DRAM_CKE\" at DE0_top.v(161) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE0_top.v(166) " "Output port \"FL_WE_N\" at DE0_top.v(166) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE0_top.v(167) " "Output port \"FL_RST_N\" at DE0_top.v(167) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE0_top.v(168) " "Output port \"FL_OE_N\" at DE0_top.v(168) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE0_top.v(169) " "Output port \"FL_CE_N\" at DE0_top.v(169) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE0_top.v(170) " "Output port \"FL_WP_N\" at DE0_top.v(170) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_BYTE_N DE0_top.v(171) " "Output port \"FL_BYTE_N\" at DE0_top.v(171) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE0_top.v(175) " "Output port \"LCD_BLON\" at DE0_top.v(175) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE0_top.v(176) " "Output port \"LCD_RW\" at DE0_top.v(176) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE0_top.v(177) " "Output port \"LCD_EN\" at DE0_top.v(177) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE0_top.v(178) " "Output port \"LCD_RS\" at DE0_top.v(178) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_top.v(183) " "Output port \"SD_CLK\" at DE0_top.v(183) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE0_top.v(191) " "Output port \"VGA_HS\" at DE0_top.v(191) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE0_top.v(192) " "Output port \"VGA_VS\" at DE0_top.v(192) has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580669749053 "|DE0_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_instance " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_instance\"" {  } { { "DE0_top.v" "PLL_instance" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_instance\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/PLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_instance\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/PLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_instance\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749104 ""}  } { { "PLL.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/PLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580669749104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669749158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580669749158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_instance\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_instance\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749159 ""}
{ "Warning" "WSGN_SEARCH_FILE" "button_debouncer.v 1 1 " "Using design file button_debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669749168 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580669749168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:button_debouncer_inst0 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:button_debouncer_inst0\"" {  } { { "DE0_top.v" "button_debouncer_inst0" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749169 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 button_debouncer.v(78) " "Verilog HDL assignment warning at button_debouncer.v(78): truncated value with size 32 to match size of target (1)" {  } { { "button_debouncer.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749170 "|DE0_top|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(79) " "Verilog HDL assignment warning at button_debouncer.v(79): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749170 "|DE0_top|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(88) " "Verilog HDL assignment warning at button_debouncer.v(88): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749170 "|DE0_top|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(90) " "Verilog HDL assignment warning at button_debouncer.v(90): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749170 "|DE0_top|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_lut.v 1 1 " "Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "seg7_lut.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/seg7_lut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669749179 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580669749179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:SEG0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:SEG0\"" {  } { { "DE0_top.v" "SEG0" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core_de0 " "Elaborating entity \"core\" for hierarchy \"core:core_de0\"" {  } { { "DE0_top.v" "core_de0" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit core:core_de0\|controlUnit:controlUnit_inst " "Elaborating entity \"controlUnit\" for hierarchy \"core:core_de0\|controlUnit:controlUnit_inst\"" {  } { { "../../src/core/core.v" "controlUnit_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(354) " "Verilog HDL assignment warning at core_control_unit.v(354): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749206 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(360) " "Verilog HDL assignment warning at core_control_unit.v(360): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749206 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(363) " "Verilog HDL assignment warning at core_control_unit.v(363): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749206 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(370) " "Verilog HDL assignment warning at core_control_unit.v(370): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749206 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(382) " "Verilog HDL assignment warning at core_control_unit.v(382): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749206 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(384) " "Verilog HDL assignment warning at core_control_unit.v(384): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749206 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(398) " "Verilog HDL assignment warning at core_control_unit.v(398): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749207 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(407) " "Verilog HDL assignment warning at core_control_unit.v(407): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749207 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(409) " "Verilog HDL assignment warning at core_control_unit.v(409): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749207 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(417) " "Verilog HDL assignment warning at core_control_unit.v(417): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749207 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(422) " "Verilog HDL assignment warning at core_control_unit.v(422): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749207 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(429) " "Verilog HDL assignment warning at core_control_unit.v(429): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749207 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(437) " "Verilog HDL assignment warning at core_control_unit.v(437): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749207 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(445) " "Verilog HDL assignment warning at core_control_unit.v(445): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749207 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(451) " "Verilog HDL assignment warning at core_control_unit.v(451): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749207 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(452) " "Verilog HDL assignment warning at core_control_unit.v(452): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749207 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(454) " "Verilog HDL assignment warning at core_control_unit.v(454): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749207 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(455) " "Verilog HDL assignment warning at core_control_unit.v(455): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749207 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(458) " "Verilog HDL assignment warning at core_control_unit.v(458): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749207 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(459) " "Verilog HDL assignment warning at core_control_unit.v(459): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749207 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(462) " "Verilog HDL assignment warning at core_control_unit.v(462): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749208 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(463) " "Verilog HDL assignment warning at core_control_unit.v(463): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749208 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(466) " "Verilog HDL assignment warning at core_control_unit.v(466): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749208 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(467) " "Verilog HDL assignment warning at core_control_unit.v(467): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749208 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(484) " "Verilog HDL assignment warning at core_control_unit.v(484): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749208 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(486) " "Verilog HDL assignment warning at core_control_unit.v(486): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749208 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(493) " "Verilog HDL assignment warning at core_control_unit.v(493): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749208 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(494) " "Verilog HDL assignment warning at core_control_unit.v(494): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749208 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(495) " "Verilog HDL assignment warning at core_control_unit.v(495): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749208 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(496) " "Verilog HDL assignment warning at core_control_unit.v(496): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749208 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(497) " "Verilog HDL assignment warning at core_control_unit.v(497): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749208 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(501) " "Verilog HDL assignment warning at core_control_unit.v(501): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749208 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(516) " "Verilog HDL assignment warning at core_control_unit.v(516): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749209 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(518) " "Verilog HDL assignment warning at core_control_unit.v(518): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749209 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(528) " "Verilog HDL assignment warning at core_control_unit.v(528): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749209 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(532) " "Verilog HDL assignment warning at core_control_unit.v(532): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749209 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(536) " "Verilog HDL assignment warning at core_control_unit.v(536): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749209 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(547) " "Verilog HDL assignment warning at core_control_unit.v(547): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749209 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(553) " "Verilog HDL assignment warning at core_control_unit.v(553): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749209 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(554) " "Verilog HDL assignment warning at core_control_unit.v(554): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749209 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(555) " "Verilog HDL assignment warning at core_control_unit.v(555): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749209 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(556) " "Verilog HDL assignment warning at core_control_unit.v(556): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749209 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(557) " "Verilog HDL assignment warning at core_control_unit.v(557): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749209 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(558) " "Verilog HDL assignment warning at core_control_unit.v(558): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749209 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(560) " "Verilog HDL assignment warning at core_control_unit.v(560): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749210 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(561) " "Verilog HDL assignment warning at core_control_unit.v(561): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749210 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(564) " "Verilog HDL assignment warning at core_control_unit.v(564): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749210 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(576) " "Verilog HDL assignment warning at core_control_unit.v(576): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749210 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(577) " "Verilog HDL assignment warning at core_control_unit.v(577): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749210 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(578) " "Verilog HDL assignment warning at core_control_unit.v(578): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749210 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(579) " "Verilog HDL assignment warning at core_control_unit.v(579): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749210 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(580) " "Verilog HDL assignment warning at core_control_unit.v(580): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749210 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(581) " "Verilog HDL assignment warning at core_control_unit.v(581): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749210 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(582) " "Verilog HDL assignment warning at core_control_unit.v(582): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749210 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(583) " "Verilog HDL assignment warning at core_control_unit.v(583): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749210 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(586) " "Verilog HDL assignment warning at core_control_unit.v(586): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749210 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(611) " "Verilog HDL assignment warning at core_control_unit.v(611): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749210 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(615) " "Verilog HDL assignment warning at core_control_unit.v(615): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749211 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(619) " "Verilog HDL assignment warning at core_control_unit.v(619): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749211 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(623) " "Verilog HDL assignment warning at core_control_unit.v(623): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749211 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(627) " "Verilog HDL assignment warning at core_control_unit.v(627): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749211 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(631) " "Verilog HDL assignment warning at core_control_unit.v(631): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749211 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(636) " "Verilog HDL assignment warning at core_control_unit.v(636): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580669749211 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter core:core_de0\|programCounter:program_counter_inst " "Elaborating entity \"programCounter\" for hierarchy \"core:core_de0\|programCounter:program_counter_inst\"" {  } { { "../../src/core/core.v" "program_counter_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile core:core_de0\|regFile:reg_file_inst " "Elaborating entity \"regFile\" for hierarchy \"core:core_de0\|regFile:reg_file_inst\"" {  } { { "../../src/core/core.v" "reg_file_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executionUnit core:core_de0\|executionUnit:exec_unit_inst " "Elaborating entity \"executionUnit\" for hierarchy \"core:core_de0\|executionUnit:exec_unit_inst\"" {  } { { "../../src/core/core.v" "exec_unit_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core_de0\|executionUnit:exec_unit_inst\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"core:core_de0\|executionUnit:exec_unit_inst\|alu:ALU\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "ALU" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lis core:core_de0\|executionUnit:exec_unit_inst\|lis:LIS " "Elaborating entity \"lis\" for hierarchy \"core:core_de0\|executionUnit:exec_unit_inst\|lis:LIS\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "LIS" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br core:core_de0\|executionUnit:exec_unit_inst\|br:BR " "Elaborating entity \"br\" for hierarchy \"core:core_de0\|executionUnit:exec_unit_inst\|br:BR\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "BR" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crs_unit core:core_de0\|crs_unit:crs_unit_inst " "Elaborating entity \"crs_unit\" for hierarchy \"core:core_de0\|crs_unit:crs_unit_inst\"" {  } { { "../../src/core/core.v" "crs_unit_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer core:core_de0\|crs_unit:crs_unit_inst\|timer:timer_inst " "Elaborating entity \"timer\" for hierarchy \"core:core_de0\|crs_unit:crs_unit_inst\|timer:timer_inst\"" {  } { { "../../src/core/core_csr_unit/core_csr_unit.v" "timer_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:mem_data_de0 " "Elaborating entity \"ram\" for hierarchy \"ram:mem_data_de0\"" {  } { { "DE0_top.v" "mem_data_de0" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:mem_data_de0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:mem_data_de0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mem_data_de0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:mem_data_de0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mem_data_de0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:mem_data_de0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749523 ""}  } { { "ram.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580669749523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_45i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_45i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_45i1 " "Found entity 1: altsyncram_45i1" {  } { { "db/altsyncram_45i1.tdf" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/altsyncram_45i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669749573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580669749573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_45i1 ram:mem_data_de0\|altsyncram:altsyncram_component\|altsyncram_45i1:auto_generated " "Elaborating entity \"altsyncram_45i1\" for hierarchy \"ram:mem_data_de0\|altsyncram:altsyncram_component\|altsyncram_45i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog prog:mem_prog_de0 " "Elaborating entity \"prog\" for hierarchy \"prog:mem_prog_de0\"" {  } { { "DE0_top.v" "mem_prog_de0" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prog:mem_prog_de0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"prog:mem_prog_de0\|altsyncram:altsyncram_component\"" {  } { { "prog.v" "altsyncram_component" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/prog.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prog:mem_prog_de0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"prog:mem_prog_de0\|altsyncram:altsyncram_component\"" {  } { { "prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/prog.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669749585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prog:mem_prog_de0\|altsyncram:altsyncram_component " "Instantiated megafunction \"prog:mem_prog_de0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../riscv-gnu-toolchain/test2.mif " "Parameter \"init_file\" = \"../../riscv-gnu-toolchain/test2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749585 ""}  } { { "prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/prog.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580669749585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7vb1 " "Found entity 1: altsyncram_7vb1" {  } { { "db/altsyncram_7vb1.tdf" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/db/altsyncram_7vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580669749634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580669749634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7vb1 prog:mem_prog_de0\|altsyncram:altsyncram_component\|altsyncram_7vb1:auto_generated " "Elaborating entity \"altsyncram_7vb1\" for hierarchy \"prog:mem_prog_de0\|altsyncram:altsyncram_component\|altsyncram_7vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580669749635 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_to_core " "Found clock multiplexer clock_to_core" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 226 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1580669749877 "|DE0_top|clock_to_core"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1580669749877 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1580669752143 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[8\] " "Bidir \"FL_DQ\[8\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[9\] " "Bidir \"FL_DQ\[9\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[10\] " "Bidir \"FL_DQ\[10\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[11\] " "Bidir \"FL_DQ\[11\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[12\] " "Bidir \"FL_DQ\[12\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[13\] " "Bidir \"FL_DQ\[13\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[14\] " "Bidir \"FL_DQ\[14\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ15_AM1 " "Bidir \"FL_DQ15_AM1\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 164 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT0 " "Bidir \"SD_DAT0\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 180 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 181 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 182 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Bidir \"PS2_KBDAT\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 186 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Bidir \"PS2_KBCLK\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Bidir \"PS2_MSDAT\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 188 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Bidir \"PS2_MSCLK\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 189 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[0\] " "Bidir \"GPIO0_D\[0\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[1\] " "Bidir \"GPIO0_D\[1\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[2\] " "Bidir \"GPIO0_D\[2\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[3\] " "Bidir \"GPIO0_D\[3\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[4\] " "Bidir \"GPIO0_D\[4\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[5\] " "Bidir \"GPIO0_D\[5\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[6\] " "Bidir \"GPIO0_D\[6\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[7\] " "Bidir \"GPIO0_D\[7\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[8\] " "Bidir \"GPIO0_D\[8\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[9\] " "Bidir \"GPIO0_D\[9\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[10\] " "Bidir \"GPIO0_D\[10\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[11\] " "Bidir \"GPIO0_D\[11\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[12\] " "Bidir \"GPIO0_D\[12\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[13\] " "Bidir \"GPIO0_D\[13\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[14\] " "Bidir \"GPIO0_D\[14\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[15\] " "Bidir \"GPIO0_D\[15\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[16\] " "Bidir \"GPIO0_D\[16\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[17\] " "Bidir \"GPIO0_D\[17\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[18\] " "Bidir \"GPIO0_D\[18\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[19\] " "Bidir \"GPIO0_D\[19\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[20\] " "Bidir \"GPIO0_D\[20\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[21\] " "Bidir \"GPIO0_D\[21\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[22\] " "Bidir \"GPIO0_D\[22\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[23\] " "Bidir \"GPIO0_D\[23\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[24\] " "Bidir \"GPIO0_D\[24\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[25\] " "Bidir \"GPIO0_D\[25\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[26\] " "Bidir \"GPIO0_D\[26\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[27\] " "Bidir \"GPIO0_D\[27\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[28\] " "Bidir \"GPIO0_D\[28\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[29\] " "Bidir \"GPIO0_D\[29\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[30\] " "Bidir \"GPIO0_D\[30\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[31\] " "Bidir \"GPIO0_D\[31\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[0\] " "Bidir \"GPIO1_D\[0\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[1\] " "Bidir \"GPIO1_D\[1\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[2\] " "Bidir \"GPIO1_D\[2\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[3\] " "Bidir \"GPIO1_D\[3\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[4\] " "Bidir \"GPIO1_D\[4\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[5\] " "Bidir \"GPIO1_D\[5\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[6\] " "Bidir \"GPIO1_D\[6\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[7\] " "Bidir \"GPIO1_D\[7\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[8\] " "Bidir \"GPIO1_D\[8\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[9\] " "Bidir \"GPIO1_D\[9\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[10\] " "Bidir \"GPIO1_D\[10\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[11\] " "Bidir \"GPIO1_D\[11\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[12\] " "Bidir \"GPIO1_D\[12\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[13\] " "Bidir \"GPIO1_D\[13\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[14\] " "Bidir \"GPIO1_D\[14\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[15\] " "Bidir \"GPIO1_D\[15\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[16\] " "Bidir \"GPIO1_D\[16\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[17\] " "Bidir \"GPIO1_D\[17\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[18\] " "Bidir \"GPIO1_D\[18\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[19\] " "Bidir \"GPIO1_D\[19\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[20\] " "Bidir \"GPIO1_D\[20\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[21\] " "Bidir \"GPIO1_D\[21\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[22\] " "Bidir \"GPIO1_D\[22\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[23\] " "Bidir \"GPIO1_D\[23\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[24\] " "Bidir \"GPIO1_D\[24\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[25\] " "Bidir \"GPIO1_D\[25\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[26\] " "Bidir \"GPIO1_D\[26\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[27\] " "Bidir \"GPIO1_D\[27\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[28\] " "Bidir \"GPIO1_D\[28\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[29\] " "Bidir \"GPIO1_D\[29\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[30\] " "Bidir \"GPIO1_D\[30\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[31\] " "Bidir \"GPIO1_D\[31\]\" has no driver" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580669752178 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1580669752178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_DP GND " "Pin \"HEX1_DP\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[0\] GND " "Pin \"HEX2_D\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX2_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[1\] GND " "Pin \"HEX2_D\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[2\] GND " "Pin \"HEX2_D\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX2_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[3\] GND " "Pin \"HEX2_D\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX2_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[4\] GND " "Pin \"HEX2_D\[4\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX2_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[5\] GND " "Pin \"HEX2_D\[5\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX2_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[6\] VCC " "Pin \"HEX2_D\[6\]\" is stuck at VCC" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX2_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_DP GND " "Pin \"HEX2_DP\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX2_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[0\] GND " "Pin \"HEX3_D\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[1\] GND " "Pin \"HEX3_D\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[2\] GND " "Pin \"HEX3_D\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[3\] GND " "Pin \"HEX3_D\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX3_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] GND " "Pin \"HEX3_D\[4\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] GND " "Pin \"HEX3_D\[5\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[6\] VCC " "Pin \"HEX3_D\[6\]\" is stuck at VCC" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_DP GND " "Pin \"HEX3_DP\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|HEX3_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_BYTE_N GND " "Pin \"FL_BYTE_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|FL_BYTE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_CLKOUT\[0\] GND " "Pin \"GPIO0_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|GPIO0_CLKOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_CLKOUT\[1\] GND " "Pin \"GPIO0_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|GPIO0_CLKOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[0\] GND " "Pin \"GPIO1_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|GPIO1_CLKOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[1\] GND " "Pin \"GPIO1_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580669753640 "|DE0_top|GPIO1_CLKOUT[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1580669753640 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1580669753883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580669758137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758137 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "No output dependent on input pin \"CLOCK_50_2\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|CLOCK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ORG_BUTTON\[1\] " "No output dependent on input pin \"ORG_BUTTON\[1\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|ORG_BUTTON[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ORG_BUTTON\[2\] " "No output dependent on input pin \"ORG_BUTTON\[2\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|ORG_BUTTON[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|GPIO0_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|GPIO0_CLKIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|GPIO1_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "DE0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580669758365 "|DE0_top|GPIO1_CLKIN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1580669758365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4074 " "Implemented 4074 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580669758366 ""} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Implemented 118 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580669758366 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Implemented 111 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1580669758366 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3757 " "Implemented 3757 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580669758366 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1580669758366 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1580669758366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580669758366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 337 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 337 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580669758421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 02 19:55:58 2020 " "Processing ended: Sun Feb 02 19:55:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580669758421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580669758421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580669758421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580669758421 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v " "Source file: E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1580669764009 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1580669764009 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580669764361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580669764362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 02 19:56:04 2020 " "Processing started: Sun Feb 02 19:56:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580669764362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1580669764362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp DE0_top -c DE0_top --netlist_type=sgate " "Command: quartus_rpp DE0_top -c DE0_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1580669764362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4455 " "Peak virtual memory: 4455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580669764637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 02 19:56:04 2020 " "Processing ended: Sun Feb 02 19:56:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580669764637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580669764637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580669764637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1580669764637 ""}
