
../repos/coreutils/src/tee:     file format elf32-littlearm


Disassembly of section .init:

00010e08 <.init>:
   10e08:	push	{r3, lr}
   10e0c:	bl	110d4 <close@plt+0x48>
   10e10:	pop	{r3, pc}

Disassembly of section .plt:

00010e14 <fdopen@plt-0x14>:
   10e14:	push	{lr}		; (str lr, [sp, #-4]!)
   10e18:	ldr	lr, [pc, #4]	; 10e24 <fdopen@plt-0x4>
   10e1c:	add	lr, pc, lr
   10e20:	ldr	pc, [lr, #8]!
   10e24:	ldrdeq	r5, [r1], -ip

00010e28 <fdopen@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #86016	; 0x15000
   10e30:	ldr	pc, [ip, #476]!	; 0x1dc

00010e34 <calloc@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #86016	; 0x15000
   10e3c:	ldr	pc, [ip, #468]!	; 0x1d4

00010e40 <fputs_unlocked@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #86016	; 0x15000
   10e48:	ldr	pc, [ip, #460]!	; 0x1cc

00010e4c <strcmp@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #86016	; 0x15000
   10e54:	ldr	pc, [ip, #452]!	; 0x1c4

00010e58 <posix_fadvise64@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #86016	; 0x15000
   10e60:	ldr	pc, [ip, #444]!	; 0x1bc

00010e64 <read@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #86016	; 0x15000
   10e6c:	ldr	pc, [ip, #436]!	; 0x1b4

00010e70 <fflush@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #86016	; 0x15000
   10e78:	ldr	pc, [ip, #428]!	; 0x1ac

00010e7c <free@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #86016	; 0x15000
   10e84:	ldr	pc, [ip, #420]!	; 0x1a4

00010e88 <_exit@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #86016	; 0x15000
   10e90:	ldr	pc, [ip, #412]!	; 0x19c

00010e94 <memcpy@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #86016	; 0x15000
   10e9c:	ldr	pc, [ip, #404]!	; 0x194

00010ea0 <mbsinit@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #86016	; 0x15000
   10ea8:	ldr	pc, [ip, #396]!	; 0x18c

00010eac <signal@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #86016	; 0x15000
   10eb4:	ldr	pc, [ip, #388]!	; 0x184

00010eb8 <fwrite_unlocked@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #86016	; 0x15000
   10ec0:	ldr	pc, [ip, #380]!	; 0x17c

00010ec4 <dcgettext@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #86016	; 0x15000
   10ecc:	ldr	pc, [ip, #372]!	; 0x174

00010ed0 <realloc@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #86016	; 0x15000
   10ed8:	ldr	pc, [ip, #364]!	; 0x16c

00010edc <textdomain@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #86016	; 0x15000
   10ee4:	ldr	pc, [ip, #356]!	; 0x164

00010ee8 <iswprint@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #86016	; 0x15000
   10ef0:	ldr	pc, [ip, #348]!	; 0x15c

00010ef4 <fwrite@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #86016	; 0x15000
   10efc:	ldr	pc, [ip, #340]!	; 0x154

00010f00 <lseek64@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #86016	; 0x15000
   10f08:	ldr	pc, [ip, #332]!	; 0x14c

00010f0c <__ctype_get_mb_cur_max@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #86016	; 0x15000
   10f14:	ldr	pc, [ip, #324]!	; 0x144

00010f18 <__fpending@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #86016	; 0x15000
   10f20:	ldr	pc, [ip, #316]!	; 0x13c

00010f24 <mbrtowc@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #86016	; 0x15000
   10f2c:	ldr	pc, [ip, #308]!	; 0x134

00010f30 <error@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #86016	; 0x15000
   10f38:	ldr	pc, [ip, #300]!	; 0x12c

00010f3c <malloc@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #86016	; 0x15000
   10f44:	ldr	pc, [ip, #292]!	; 0x124

00010f48 <__libc_start_main@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #86016	; 0x15000
   10f50:	ldr	pc, [ip, #284]!	; 0x11c

00010f54 <__freading@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #86016	; 0x15000
   10f5c:	ldr	pc, [ip, #276]!	; 0x114

00010f60 <__gmon_start__@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #86016	; 0x15000
   10f68:	ldr	pc, [ip, #268]!	; 0x10c

00010f6c <getopt_long@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #86016	; 0x15000
   10f74:	ldr	pc, [ip, #260]!	; 0x104

00010f78 <__ctype_b_loc@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #86016	; 0x15000
   10f80:	ldr	pc, [ip, #252]!	; 0xfc

00010f84 <exit@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #86016	; 0x15000
   10f8c:	ldr	pc, [ip, #244]!	; 0xf4

00010f90 <bcmp@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #86016	; 0x15000
   10f98:	ldr	pc, [ip, #236]!	; 0xec

00010f9c <strlen@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #86016	; 0x15000
   10fa4:	ldr	pc, [ip, #228]!	; 0xe4

00010fa8 <__errno_location@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #86016	; 0x15000
   10fb0:	ldr	pc, [ip, #220]!	; 0xdc

00010fb4 <__cxa_atexit@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #86016	; 0x15000
   10fbc:	ldr	pc, [ip, #212]!	; 0xd4

00010fc0 <setvbuf@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #86016	; 0x15000
   10fc8:	ldr	pc, [ip, #204]!	; 0xcc

00010fcc <memset@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #86016	; 0x15000
   10fd4:	ldr	pc, [ip, #196]!	; 0xc4

00010fd8 <__printf_chk@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #86016	; 0x15000
   10fe0:	ldr	pc, [ip, #188]!	; 0xbc

00010fe4 <fileno@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #86016	; 0x15000
   10fec:	ldr	pc, [ip, #180]!	; 0xb4

00010ff0 <__fprintf_chk@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #86016	; 0x15000
   10ff8:	ldr	pc, [ip, #172]!	; 0xac

00010ffc <fclose@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #86016	; 0x15000
   11004:	ldr	pc, [ip, #164]!	; 0xa4

00011008 <fseeko64@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #86016	; 0x15000
   11010:	ldr	pc, [ip, #156]!	; 0x9c

00011014 <fcntl64@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #86016	; 0x15000
   1101c:	ldr	pc, [ip, #148]!	; 0x94

00011020 <__overflow@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #86016	; 0x15000
   11028:	ldr	pc, [ip, #140]!	; 0x8c

0001102c <setlocale@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #86016	; 0x15000
   11034:	ldr	pc, [ip, #132]!	; 0x84

00011038 <strrchr@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #86016	; 0x15000
   11040:	ldr	pc, [ip, #124]!	; 0x7c

00011044 <nl_langinfo@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #86016	; 0x15000
   1104c:	ldr	pc, [ip, #116]!	; 0x74

00011050 <clearerr_unlocked@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #86016	; 0x15000
   11058:	ldr	pc, [ip, #108]!	; 0x6c

0001105c <fopen64@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #86016	; 0x15000
   11064:	ldr	pc, [ip, #100]!	; 0x64

00011068 <bindtextdomain@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #86016	; 0x15000
   11070:	ldr	pc, [ip, #92]!	; 0x5c

00011074 <strncmp@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #86016	; 0x15000
   1107c:	ldr	pc, [ip, #84]!	; 0x54

00011080 <abort@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #86016	; 0x15000
   11088:	ldr	pc, [ip, #76]!	; 0x4c

0001108c <close@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #86016	; 0x15000
   11094:	ldr	pc, [ip, #68]!	; 0x44

Disassembly of section .text:

00011098 <.text>:
   11098:	mov	fp, #0
   1109c:	mov	lr, #0
   110a0:	pop	{r1}		; (ldr r1, [sp], #4)
   110a4:	mov	r2, sp
   110a8:	push	{r2}		; (str r2, [sp, #-4]!)
   110ac:	push	{r0}		; (str r0, [sp, #-4]!)
   110b0:	ldr	ip, [pc, #16]	; 110c8 <close@plt+0x3c>
   110b4:	push	{ip}		; (str ip, [sp, #-4]!)
   110b8:	ldr	r0, [pc, #12]	; 110cc <close@plt+0x40>
   110bc:	ldr	r3, [pc, #12]	; 110d0 <close@plt+0x44>
   110c0:	bl	10f48 <__libc_start_main@plt>
   110c4:	bl	11080 <abort@plt>
   110c8:	strdeq	r5, [r1], -ip
   110cc:	andeq	r1, r1, r4, lsl #8
   110d0:	muleq	r1, ip, r2
   110d4:	ldr	r3, [pc, #20]	; 110f0 <close@plt+0x64>
   110d8:	ldr	r2, [pc, #20]	; 110f4 <close@plt+0x68>
   110dc:	add	r3, pc, r3
   110e0:	ldr	r2, [r3, r2]
   110e4:	cmp	r2, #0
   110e8:	bxeq	lr
   110ec:	b	10f60 <__gmon_start__@plt>
   110f0:	andeq	r4, r1, ip, lsl pc
   110f4:	ldrdeq	r0, [r0], -ip
   110f8:	ldr	r0, [pc, #24]	; 11118 <close@plt+0x8c>
   110fc:	ldr	r3, [pc, #24]	; 1111c <close@plt+0x90>
   11100:	cmp	r3, r0
   11104:	bxeq	lr
   11108:	ldr	r3, [pc, #16]	; 11120 <close@plt+0x94>
   1110c:	cmp	r3, #0
   11110:	bxeq	lr
   11114:	bx	r3
   11118:	andeq	r6, r2, r8, lsr r1
   1111c:	andeq	r6, r2, r8, lsr r1
   11120:	andeq	r0, r0, r0
   11124:	ldr	r0, [pc, #36]	; 11150 <close@plt+0xc4>
   11128:	ldr	r1, [pc, #36]	; 11154 <close@plt+0xc8>
   1112c:	sub	r1, r1, r0
   11130:	asr	r1, r1, #2
   11134:	add	r1, r1, r1, lsr #31
   11138:	asrs	r1, r1, #1
   1113c:	bxeq	lr
   11140:	ldr	r3, [pc, #16]	; 11158 <close@plt+0xcc>
   11144:	cmp	r3, #0
   11148:	bxeq	lr
   1114c:	bx	r3
   11150:	andeq	r6, r2, r8, lsr r1
   11154:	andeq	r6, r2, r8, lsr r1
   11158:	andeq	r0, r0, r0
   1115c:	push	{r4, lr}
   11160:	ldr	r4, [pc, #24]	; 11180 <close@plt+0xf4>
   11164:	ldrb	r3, [r4]
   11168:	cmp	r3, #0
   1116c:	popne	{r4, pc}
   11170:	bl	110f8 <close@plt+0x6c>
   11174:	mov	r3, #1
   11178:	strb	r3, [r4]
   1117c:	pop	{r4, pc}
   11180:	andeq	r6, r2, ip, asr r1
   11184:	b	11124 <close@plt+0x98>
   11188:	push	{fp, lr}
   1118c:	mov	fp, sp
   11190:	sub	sp, sp, #56	; 0x38
   11194:	mov	r4, r0
   11198:	cmp	r0, #0
   1119c:	bne	113c0 <close@plt+0x334>
   111a0:	movw	r1, #21323	; 0x534b
   111a4:	mov	r0, #0
   111a8:	mov	r2, #5
   111ac:	movt	r1, #1
   111b0:	bl	10ec4 <dcgettext@plt>
   111b4:	mov	r1, r0
   111b8:	movw	r0, #24944	; 0x6170
   111bc:	movt	r0, #2
   111c0:	ldr	r2, [r0]
   111c4:	mov	r0, #1
   111c8:	bl	10fd8 <__printf_chk@plt>
   111cc:	movw	r1, #21356	; 0x536c
   111d0:	mov	r0, #0
   111d4:	mov	r2, #5
   111d8:	movt	r1, #1
   111dc:	bl	10ec4 <dcgettext@plt>
   111e0:	movw	r7, #24916	; 0x6154
   111e4:	movt	r7, #2
   111e8:	ldr	r1, [r7]
   111ec:	bl	10e40 <fputs_unlocked@plt>
   111f0:	movw	r1, #21546	; 0x542a
   111f4:	mov	r0, #0
   111f8:	mov	r2, #5
   111fc:	movt	r1, #1
   11200:	bl	10ec4 <dcgettext@plt>
   11204:	ldr	r1, [r7]
   11208:	bl	10e40 <fputs_unlocked@plt>
   1120c:	movw	r1, #21687	; 0x54b7
   11210:	mov	r0, #0
   11214:	mov	r2, #5
   11218:	movt	r1, #1
   1121c:	bl	10ec4 <dcgettext@plt>
   11220:	ldr	r1, [r7]
   11224:	bl	10e40 <fputs_unlocked@plt>
   11228:	movw	r1, #21732	; 0x54e4
   1122c:	mov	r0, #0
   11230:	mov	r2, #5
   11234:	movt	r1, #1
   11238:	bl	10ec4 <dcgettext@plt>
   1123c:	ldr	r1, [r7]
   11240:	bl	10e40 <fputs_unlocked@plt>
   11244:	movw	r1, #21786	; 0x551a
   11248:	mov	r0, #0
   1124c:	mov	r2, #5
   11250:	movt	r1, #1
   11254:	bl	10ec4 <dcgettext@plt>
   11258:	ldr	r1, [r7]
   1125c:	bl	10e40 <fputs_unlocked@plt>
   11260:	movw	r0, #22976	; 0x59c0
   11264:	mov	r2, #48	; 0x30
   11268:	mov	r6, sp
   1126c:	movw	r5, #22298	; 0x571a
   11270:	movt	r0, #1
   11274:	movt	r5, #1
   11278:	add	r1, r0, #32
   1127c:	add	r3, r0, #16
   11280:	vld1.64	{d18-d19}, [r0], r2
   11284:	vld1.64	{d16-d17}, [r1]
   11288:	vld1.64	{d20-d21}, [r3]
   1128c:	vldr	d22, [r0]
   11290:	add	r1, r6, #32
   11294:	add	r0, r6, #16
   11298:	vst1.64	{d16-d17}, [r1]
   1129c:	movw	r1, #22422	; 0x5796
   112a0:	vst1.64	{d20-d21}, [r0]
   112a4:	mov	r0, r6
   112a8:	movt	r1, #1
   112ac:	vst1.64	{d18-d19}, [r0], r2
   112b0:	vstr	d22, [r0]
   112b4:	mov	r0, r5
   112b8:	bl	10e4c <strcmp@plt>
   112bc:	cmp	r0, #0
   112c0:	ldrne	r1, [r6, #8]!
   112c4:	cmpne	r1, #0
   112c8:	bne	112b4 <close@plt+0x228>
   112cc:	movw	r1, #22517	; 0x57f5
   112d0:	ldr	r6, [r6, #4]
   112d4:	mov	r0, #0
   112d8:	mov	r2, #5
   112dc:	movt	r1, #1
   112e0:	bl	10ec4 <dcgettext@plt>
   112e4:	movw	r2, #22345	; 0x5749
   112e8:	movw	r3, #22540	; 0x580c
   112ec:	mov	r1, r0
   112f0:	mov	r0, #1
   112f4:	movt	r2, #1
   112f8:	movt	r3, #1
   112fc:	bl	10fd8 <__printf_chk@plt>
   11300:	cmp	r6, #0
   11304:	mov	r0, #5
   11308:	mov	r1, #0
   1130c:	moveq	r6, r5
   11310:	bl	1102c <setlocale@plt>
   11314:	cmp	r0, #0
   11318:	beq	11350 <close@plt+0x2c4>
   1131c:	movw	r1, #22580	; 0x5834
   11320:	mov	r2, #3
   11324:	movt	r1, #1
   11328:	bl	11074 <strncmp@plt>
   1132c:	cmp	r0, #0
   11330:	beq	11350 <close@plt+0x2c4>
   11334:	movw	r1, #22584	; 0x5838
   11338:	mov	r0, #0
   1133c:	mov	r2, #5
   11340:	movt	r1, #1
   11344:	bl	10ec4 <dcgettext@plt>
   11348:	ldr	r1, [r7]
   1134c:	bl	10e40 <fputs_unlocked@plt>
   11350:	movw	r1, #22655	; 0x587f
   11354:	mov	r0, #0
   11358:	mov	r2, #5
   1135c:	movt	r1, #1
   11360:	bl	10ec4 <dcgettext@plt>
   11364:	movw	r2, #22540	; 0x580c
   11368:	mov	r1, r0
   1136c:	mov	r0, #1
   11370:	mov	r3, r5
   11374:	movt	r2, #1
   11378:	bl	10fd8 <__printf_chk@plt>
   1137c:	movw	r1, #22682	; 0x589a
   11380:	mov	r0, #0
   11384:	mov	r2, #5
   11388:	movt	r1, #1
   1138c:	bl	10ec4 <dcgettext@plt>
   11390:	mov	r1, r0
   11394:	movw	r0, #22450	; 0x57b2
   11398:	movw	r3, #22732	; 0x58cc
   1139c:	cmp	r6, r5
   113a0:	mov	r2, r6
   113a4:	movt	r0, #1
   113a8:	movt	r3, #1
   113ac:	moveq	r3, r0
   113b0:	mov	r0, #1
   113b4:	bl	10fd8 <__printf_chk@plt>
   113b8:	mov	r0, r4
   113bc:	bl	10f84 <exit@plt>
   113c0:	movw	r0, #24904	; 0x6148
   113c4:	movw	r1, #21284	; 0x5324
   113c8:	mov	r2, #5
   113cc:	movt	r0, #2
   113d0:	movt	r1, #1
   113d4:	ldr	r5, [r0]
   113d8:	mov	r0, #0
   113dc:	bl	10ec4 <dcgettext@plt>
   113e0:	mov	r2, r0
   113e4:	movw	r0, #24944	; 0x6170
   113e8:	mov	r1, #1
   113ec:	movt	r0, #2
   113f0:	ldr	r3, [r0]
   113f4:	mov	r0, r5
   113f8:	bl	10ff0 <__fprintf_chk@plt>
   113fc:	mov	r0, r4
   11400:	bl	10f84 <exit@plt>
   11404:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11408:	add	fp, sp, #28
   1140c:	sub	sp, sp, #60	; 0x3c
   11410:	sub	sp, sp, #8192	; 0x2000
   11414:	mov	r8, r0
   11418:	ldr	r0, [r1]
   1141c:	mov	r9, r1
   11420:	bl	12398 <close@plt+0x130c>
   11424:	movw	r1, #22732	; 0x58cc
   11428:	mov	r0, #6
   1142c:	movt	r1, #1
   11430:	bl	1102c <setlocale@plt>
   11434:	movw	r4, #22349	; 0x574d
   11438:	movw	r1, #22302	; 0x571e
   1143c:	movt	r4, #1
   11440:	movt	r1, #1
   11444:	mov	r0, r4
   11448:	bl	11068 <bindtextdomain@plt>
   1144c:	mov	r0, r4
   11450:	bl	10edc <textdomain@plt>
   11454:	movw	r0, #8184	; 0x1ff8
   11458:	movt	r0, #1
   1145c:	bl	15300 <close@plt+0x4274>
   11460:	movw	r7, #24928	; 0x6160
   11464:	movw	r6, #24929	; 0x6161
   11468:	movw	r4, #22326	; 0x5736
   1146c:	movw	r5, #22840	; 0x5938
   11470:	mov	sl, #0
   11474:	str	r8, [sp, #32]
   11478:	movt	r7, #2
   1147c:	movt	r6, #2
   11480:	movt	r4, #1
   11484:	movt	r5, #1
   11488:	strb	sl, [r7]
   1148c:	strb	sl, [r6]
   11490:	mov	r0, r8
   11494:	mov	r1, r9
   11498:	mov	r2, r4
   1149c:	mov	r3, r5
   114a0:	str	sl, [sp]
   114a4:	bl	10f6c <getopt_long@plt>
   114a8:	cmp	r0, #96	; 0x60
   114ac:	ble	1156c <close@plt+0x4e0>
   114b0:	cmp	r0, #112	; 0x70
   114b4:	beq	114d0 <close@plt+0x444>
   114b8:	cmp	r0, #105	; 0x69
   114bc:	bne	1153c <close@plt+0x4b0>
   114c0:	ldr	r8, [sp, #32]
   114c4:	mov	r0, #1
   114c8:	strb	r0, [r6]
   114cc:	b	11490 <close@plt+0x404>
   114d0:	movw	r0, #24920	; 0x6158
   114d4:	movt	r0, #2
   114d8:	ldr	r1, [r0]
   114dc:	cmp	r1, #0
   114e0:	beq	11554 <close@plt+0x4c8>
   114e4:	movw	r0, #24812	; 0x60ec
   114e8:	movw	r8, #22936	; 0x5998
   114ec:	mov	r2, #4
   114f0:	movt	r0, #2
   114f4:	str	r2, [sp]
   114f8:	movw	r2, #22952	; 0x59a8
   114fc:	movt	r8, #1
   11500:	movt	r2, #1
   11504:	ldr	r0, [r0]
   11508:	mov	r3, r8
   1150c:	str	r0, [sp, #4]
   11510:	mov	r0, #1
   11514:	str	r0, [sp, #8]
   11518:	movw	r0, #22330	; 0x573a
   1151c:	movt	r0, #1
   11520:	bl	11d64 <close@plt+0xcd8>
   11524:	ldr	r0, [r8, r0, lsl #2]
   11528:	movw	r1, #24932	; 0x6164
   1152c:	ldr	r8, [sp, #32]
   11530:	movt	r1, #2
   11534:	str	r0, [r1]
   11538:	b	11490 <close@plt+0x404>
   1153c:	cmp	r0, #97	; 0x61
   11540:	bne	11a48 <close@plt+0x9bc>
   11544:	ldr	r8, [sp, #32]
   11548:	mov	r0, #1
   1154c:	strb	r0, [r7]
   11550:	b	11490 <close@plt+0x404>
   11554:	movw	r0, #24932	; 0x6164
   11558:	ldr	r8, [sp, #32]
   1155c:	mov	r1, #2
   11560:	movt	r0, #2
   11564:	str	r1, [r0]
   11568:	b	11490 <close@plt+0x404>
   1156c:	cmn	r0, #1
   11570:	bne	119d4 <close@plt+0x948>
   11574:	ldrb	r0, [r6]
   11578:	ldr	r4, [sp, #32]
   1157c:	cmp	r0, #1
   11580:	bne	11590 <close@plt+0x504>
   11584:	mov	r0, #2
   11588:	mov	r1, #1
   1158c:	bl	10eac <signal@plt>
   11590:	movw	r0, #24932	; 0x6164
   11594:	movt	r0, #2
   11598:	ldr	r0, [r0]
   1159c:	cmp	r0, #0
   115a0:	beq	115b0 <close@plt+0x524>
   115a4:	mov	r0, #13
   115a8:	mov	r1, #1
   115ac:	bl	10eac <signal@plt>
   115b0:	movw	r0, #24896	; 0x6140
   115b4:	ldrb	r5, [r7]
   115b8:	mov	r1, #2
   115bc:	movt	r0, #2
   115c0:	ldr	r6, [r0]
   115c4:	movw	r0, #24912	; 0x6150
   115c8:	movt	r0, #2
   115cc:	ldr	r0, [r0]
   115d0:	bl	120e4 <close@plt+0x1058>
   115d4:	sub	r7, r4, r6
   115d8:	mov	r1, #4
   115dc:	add	r0, r7, #1
   115e0:	str	r0, [sp, #36]	; 0x24
   115e4:	bl	148cc <close@plt+0x3840>
   115e8:	movw	r4, #24916	; 0x6154
   115ec:	mov	sl, r0
   115f0:	movw	r1, #22809	; 0x5919
   115f4:	mov	r2, #5
   115f8:	movt	r4, #2
   115fc:	movt	r1, #1
   11600:	ldr	r0, [r4]
   11604:	str	r0, [sl]
   11608:	mov	r0, #0
   1160c:	bl	10ec4 <dcgettext@plt>
   11610:	add	r8, r9, r6, lsl #2
   11614:	mov	r2, #2
   11618:	mov	r3, #0
   1161c:	str	r6, [sp, #20]
   11620:	mov	r1, r8
   11624:	str	r0, [r1, #-4]!
   11628:	ldr	r0, [r4]
   1162c:	str	r1, [sp, #28]
   11630:	mov	r1, #0
   11634:	bl	10fc0 <setvbuf@plt>
   11638:	movw	r0, #22805	; 0x5915
   1163c:	movw	r4, #22807	; 0x5917
   11640:	cmp	r5, #0
   11644:	str	sl, [sp, #48]	; 0x30
   11648:	str	r7, [sp, #24]
   1164c:	movt	r0, #1
   11650:	movt	r4, #1
   11654:	movne	r4, r0
   11658:	cmp	r7, #1
   1165c:	blt	11738 <close@plt+0x6ac>
   11660:	mov	r0, #1
   11664:	add	r5, sl, #4
   11668:	mov	r6, #1
   1166c:	mov	r9, r8
   11670:	str	r8, [sp, #40]	; 0x28
   11674:	str	r0, [sp, #52]	; 0x34
   11678:	b	116a0 <close@plt+0x614>
   1167c:	mov	r1, #0
   11680:	mov	r2, #2
   11684:	mov	r3, #0
   11688:	bl	10fc0 <setvbuf@plt>
   1168c:	add	r6, r6, #1
   11690:	add	r9, r9, #4
   11694:	add	r5, r5, #4
   11698:	subs	r7, r7, #1
   1169c:	beq	11724 <close@plt+0x698>
   116a0:	ldr	r0, [r9]
   116a4:	mov	r1, r4
   116a8:	bl	12218 <close@plt+0x118c>
   116ac:	cmp	r0, #0
   116b0:	str	r0, [r5]
   116b4:	bne	1167c <close@plt+0x5f0>
   116b8:	movw	r0, #24932	; 0x6164
   116bc:	movt	r0, #2
   116c0:	ldr	sl, [r0]
   116c4:	bl	10fa8 <__errno_location@plt>
   116c8:	ldr	r2, [r9]
   116cc:	mov	r8, r4
   116d0:	mov	r4, r6
   116d4:	ldr	r6, [r0]
   116d8:	mov	r0, #0
   116dc:	mov	r1, #3
   116e0:	str	r0, [sp, #52]	; 0x34
   116e4:	mov	r0, #0
   116e8:	bl	13d40 <close@plt+0x2cb4>
   116ec:	movw	r2, #23134	; 0x5a5e
   116f0:	mov	r3, r0
   116f4:	sub	r0, sl, #3
   116f8:	mov	r1, r6
   116fc:	mov	r6, r4
   11700:	mov	r4, r8
   11704:	ldr	sl, [sp, #48]	; 0x30
   11708:	ldr	r8, [sp, #40]	; 0x28
   1170c:	cmp	r0, #2
   11710:	movt	r2, #1
   11714:	mov	r0, #0
   11718:	movwcc	r0, #1
   1171c:	bl	10f30 <error@plt>
   11720:	b	11690 <close@plt+0x604>
   11724:	ldr	r7, [sp, #24]
   11728:	cmp	r6, #0
   1172c:	beq	118b8 <close@plt+0x82c>
   11730:	add	r9, sp, #56	; 0x38
   11734:	b	1175c <close@plt+0x6d0>
   11738:	mov	r0, #1
   1173c:	mov	r6, #1
   11740:	add	r9, sp, #56	; 0x38
   11744:	str	r0, [sp, #52]	; 0x34
   11748:	b	1175c <close@plt+0x6d0>
   1174c:	ldr	r6, [sp, #44]	; 0x2c
   11750:	ldr	r7, [sp, #24]
   11754:	cmp	r6, #0
   11758:	beq	118b0 <close@plt+0x824>
   1175c:	mov	r0, #0
   11760:	mov	r1, r9
   11764:	mov	r2, #8192	; 0x2000
   11768:	bl	10e64 <read@plt>
   1176c:	mov	r4, r0
   11770:	cmn	r0, #1
   11774:	bgt	1178c <close@plt+0x700>
   11778:	bl	10fa8 <__errno_location@plt>
   1177c:	ldr	r0, [r0]
   11780:	cmp	r0, #4
   11784:	beq	1175c <close@plt+0x6d0>
   11788:	b	118b0 <close@plt+0x824>
   1178c:	cmp	r4, #0
   11790:	beq	118b8 <close@plt+0x82c>
   11794:	cmp	r7, #0
   11798:	str	r6, [sp, #44]	; 0x2c
   1179c:	bmi	1174c <close@plt+0x6c0>
   117a0:	ldr	r6, [sp, #36]	; 0x24
   117a4:	mov	r5, #0
   117a8:	b	117e0 <close@plt+0x754>
   117ac:	ldr	r1, [sp, #52]	; 0x34
   117b0:	mov	r0, #0
   117b4:	ldr	r6, [sp, #36]	; 0x24
   117b8:	str	r0, [sl, r5, lsl #2]
   117bc:	eor	r0, r7, #1
   117c0:	and	r1, r1, r0
   117c4:	ldr	r0, [sp, #44]	; 0x2c
   117c8:	str	r1, [sp, #52]	; 0x34
   117cc:	sub	r0, r0, #1
   117d0:	str	r0, [sp, #44]	; 0x2c
   117d4:	add	r5, r5, #1
   117d8:	cmp	r5, r6
   117dc:	beq	1174c <close@plt+0x6c0>
   117e0:	ldr	r3, [sl, r5, lsl #2]
   117e4:	cmp	r3, #0
   117e8:	beq	117d4 <close@plt+0x748>
   117ec:	mov	r0, r9
   117f0:	mov	r1, r4
   117f4:	mov	r2, #1
   117f8:	bl	10eb8 <fwrite_unlocked@plt>
   117fc:	cmp	r0, #1
   11800:	beq	117d4 <close@plt+0x748>
   11804:	bl	10fa8 <__errno_location@plt>
   11808:	ldr	r6, [r0]
   1180c:	mov	r7, #1
   11810:	cmp	r6, #32
   11814:	bne	11834 <close@plt+0x7a8>
   11818:	movw	r0, #24932	; 0x6164
   1181c:	movt	r0, #2
   11820:	ldr	r0, [r0]
   11824:	orr	r0, r0, #2
   11828:	sub	r0, r0, #3
   1182c:	clz	r0, r0
   11830:	lsr	r7, r0, #5
   11834:	movw	r1, #24916	; 0x6154
   11838:	ldr	r0, [sl, r5, lsl #2]
   1183c:	movt	r1, #2
   11840:	ldr	r1, [r1]
   11844:	cmp	r0, r1
   11848:	beq	11858 <close@plt+0x7cc>
   1184c:	cmp	r7, #0
   11850:	beq	117ac <close@plt+0x720>
   11854:	b	11864 <close@plt+0x7d8>
   11858:	bl	11050 <clearerr_unlocked@plt>
   1185c:	cmp	r7, #0
   11860:	beq	117ac <close@plt+0x720>
   11864:	ldr	r0, [sp, #28]
   11868:	mov	r1, #3
   1186c:	ldr	r2, [r0, r5, lsl #2]
   11870:	movw	r0, #24932	; 0x6164
   11874:	movt	r0, #2
   11878:	ldr	sl, [r0]
   1187c:	mov	r0, #0
   11880:	bl	13d40 <close@plt+0x2cb4>
   11884:	movw	r2, #23134	; 0x5a5e
   11888:	mov	r3, r0
   1188c:	sub	r0, sl, #3
   11890:	ldr	sl, [sp, #48]	; 0x30
   11894:	mov	r1, r6
   11898:	cmp	r0, #2
   1189c:	movt	r2, #1
   118a0:	mov	r0, #0
   118a4:	movwcc	r0, #1
   118a8:	bl	10f30 <error@plt>
   118ac:	b	117ac <close@plt+0x720>
   118b0:	cmn	r4, #1
   118b4:	beq	1193c <close@plt+0x8b0>
   118b8:	cmp	r7, #1
   118bc:	blt	11978 <close@plt+0x8ec>
   118c0:	ldr	r0, [sp, #32]
   118c4:	ldr	r1, [sp, #20]
   118c8:	ldr	r4, [sp, #52]	; 0x34
   118cc:	movw	r9, #23134	; 0x5a5e
   118d0:	add	r7, sl, #4
   118d4:	movt	r9, #1
   118d8:	sub	r5, r0, r1
   118dc:	b	118f0 <close@plt+0x864>
   118e0:	add	r7, r7, #4
   118e4:	add	r8, r8, #4
   118e8:	subs	r5, r5, #1
   118ec:	beq	1197c <close@plt+0x8f0>
   118f0:	ldr	r0, [r7]
   118f4:	cmp	r0, #0
   118f8:	beq	118e0 <close@plt+0x854>
   118fc:	bl	12120 <close@plt+0x1094>
   11900:	cmp	r0, #0
   11904:	beq	118e0 <close@plt+0x854>
   11908:	bl	10fa8 <__errno_location@plt>
   1190c:	ldr	r2, [r8]
   11910:	ldr	r6, [r0]
   11914:	mov	r0, #0
   11918:	mov	r1, #3
   1191c:	mov	r4, #0
   11920:	bl	13d40 <close@plt+0x2cb4>
   11924:	mov	r3, r0
   11928:	mov	r0, #0
   1192c:	mov	r1, r6
   11930:	mov	r2, r9
   11934:	bl	10f30 <error@plt>
   11938:	b	118e0 <close@plt+0x854>
   1193c:	bl	10fa8 <__errno_location@plt>
   11940:	movw	r1, #22825	; 0x5929
   11944:	ldr	r4, [r0]
   11948:	mov	r0, #0
   1194c:	mov	r2, #5
   11950:	movt	r1, #1
   11954:	str	r0, [sp, #52]	; 0x34
   11958:	mov	r0, #0
   1195c:	bl	10ec4 <dcgettext@plt>
   11960:	mov	r2, r0
   11964:	mov	r0, #0
   11968:	mov	r1, r4
   1196c:	bl	10f30 <error@plt>
   11970:	cmp	r7, #1
   11974:	bge	118c0 <close@plt+0x834>
   11978:	ldr	r4, [sp, #52]	; 0x34
   1197c:	mov	r0, sl
   11980:	bl	122c8 <close@plt+0x123c>
   11984:	mov	r0, #0
   11988:	bl	1108c <close@plt>
   1198c:	cmp	r0, #0
   11990:	moveq	r0, #1
   11994:	biceq	r0, r0, r4
   11998:	subeq	sp, fp, #28
   1199c:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   119a0:	bl	10fa8 <__errno_location@plt>
   119a4:	movw	r1, #22407	; 0x5787
   119a8:	ldr	r4, [r0]
   119ac:	mov	r0, #0
   119b0:	mov	r2, #5
   119b4:	movt	r1, #1
   119b8:	bl	10ec4 <dcgettext@plt>
   119bc:	movw	r2, #23134	; 0x5a5e
   119c0:	mov	r3, r0
   119c4:	mov	r0, #1
   119c8:	mov	r1, r4
   119cc:	movt	r2, #1
   119d0:	bl	10f30 <error@plt>
   119d4:	cmn	r0, #3
   119d8:	bne	11a38 <close@plt+0x9ac>
   119dc:	movw	r0, #24808	; 0x60e8
   119e0:	movw	r2, #22391	; 0x5777
   119e4:	movw	r6, #22359	; 0x5757
   119e8:	movw	r7, #22371	; 0x5763
   119ec:	mov	r1, #0
   119f0:	movt	r0, #2
   119f4:	movt	r2, #1
   119f8:	movt	r6, #1
   119fc:	movt	r7, #1
   11a00:	ldr	r3, [r0]
   11a04:	movw	r0, #24916	; 0x6154
   11a08:	stm	sp, {r6, r7}
   11a0c:	str	r2, [sp, #8]
   11a10:	movw	r2, #22345	; 0x5749
   11a14:	str	r1, [sp, #12]
   11a18:	movw	r1, #22298	; 0x571a
   11a1c:	movt	r0, #2
   11a20:	movt	r1, #1
   11a24:	movt	r2, #1
   11a28:	ldr	r0, [r0]
   11a2c:	bl	145c8 <close@plt+0x353c>
   11a30:	mov	r0, #0
   11a34:	bl	10f84 <exit@plt>
   11a38:	cmn	r0, #2
   11a3c:	bne	11a48 <close@plt+0x9bc>
   11a40:	mov	r0, #0
   11a44:	bl	11188 <close@plt+0xfc>
   11a48:	mov	r0, #1
   11a4c:	bl	11188 <close@plt+0xfc>
   11a50:	mov	r0, #1
   11a54:	b	11188 <close@plt+0xfc>
   11a58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11a5c:	add	fp, sp, #28
   11a60:	sub	sp, sp, #12
   11a64:	mov	r4, r3
   11a68:	mov	r6, r2
   11a6c:	mov	r5, r1
   11a70:	mov	sl, r0
   11a74:	bl	10f9c <strlen@plt>
   11a78:	ldr	r8, [r5]
   11a7c:	cmp	r8, #0
   11a80:	beq	11b40 <close@plt+0xab4>
   11a84:	mov	r7, r0
   11a88:	mov	r0, #0
   11a8c:	add	r9, r5, #4
   11a90:	mov	r5, #0
   11a94:	str	r6, [sp, #4]
   11a98:	str	r0, [sp]
   11a9c:	mvn	r0, #0
   11aa0:	str	r0, [sp, #8]
   11aa4:	b	11ac0 <close@plt+0xa34>
   11aa8:	str	r5, [sp, #8]
   11aac:	ldr	r8, [r9, r5, lsl #2]
   11ab0:	add	r6, r6, r4
   11ab4:	add	r5, r5, #1
   11ab8:	cmp	r8, #0
   11abc:	beq	11b28 <close@plt+0xa9c>
   11ac0:	mov	r0, r8
   11ac4:	mov	r1, sl
   11ac8:	mov	r2, r7
   11acc:	bl	11074 <strncmp@plt>
   11ad0:	cmp	r0, #0
   11ad4:	bne	11aac <close@plt+0xa20>
   11ad8:	mov	r0, r8
   11adc:	bl	10f9c <strlen@plt>
   11ae0:	cmp	r0, r7
   11ae4:	beq	11b44 <close@plt+0xab8>
   11ae8:	ldr	r0, [sp, #8]
   11aec:	cmn	r0, #1
   11af0:	beq	11aa8 <close@plt+0xa1c>
   11af4:	ldr	r0, [sp, #4]
   11af8:	cmp	r0, #0
   11afc:	beq	11b1c <close@plt+0xa90>
   11b00:	ldr	r1, [sp, #8]
   11b04:	mov	r2, r4
   11b08:	mla	r0, r1, r4, r0
   11b0c:	mov	r1, r6
   11b10:	bl	10f90 <bcmp@plt>
   11b14:	cmp	r0, #0
   11b18:	beq	11aac <close@plt+0xa20>
   11b1c:	mov	r0, #1
   11b20:	str	r0, [sp]
   11b24:	b	11aac <close@plt+0xa20>
   11b28:	ldr	r0, [sp]
   11b2c:	tst	r0, #1
   11b30:	ldr	r0, [sp, #8]
   11b34:	mvnne	r0, #1
   11b38:	sub	sp, fp, #28
   11b3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11b40:	mvn	r5, #0
   11b44:	mov	r0, r5
   11b48:	sub	sp, fp, #28
   11b4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11b50:	push	{r4, r5, r6, r7, fp, lr}
   11b54:	add	fp, sp, #16
   11b58:	mov	r5, r0
   11b5c:	ldr	r0, [r1]
   11b60:	mvn	r4, #0
   11b64:	cmp	r0, #0
   11b68:	beq	11b94 <close@plt+0xb08>
   11b6c:	add	r7, r1, #4
   11b70:	mov	r6, #0
   11b74:	mov	r1, r5
   11b78:	bl	10e4c <strcmp@plt>
   11b7c:	cmp	r0, #0
   11b80:	beq	11b9c <close@plt+0xb10>
   11b84:	ldr	r0, [r7, r6, lsl #2]
   11b88:	add	r6, r6, #1
   11b8c:	cmp	r0, #0
   11b90:	bne	11b74 <close@plt+0xae8>
   11b94:	mov	r0, r4
   11b98:	pop	{r4, r5, r6, r7, fp, pc}
   11b9c:	mov	r0, r6
   11ba0:	pop	{r4, r5, r6, r7, fp, pc}
   11ba4:	push	{r4, r5, r6, sl, fp, lr}
   11ba8:	add	fp, sp, #16
   11bac:	sub	sp, sp, #8
   11bb0:	mov	r5, r0
   11bb4:	movw	r0, #23047	; 0x5a07
   11bb8:	mov	r4, r1
   11bbc:	movw	r1, #23074	; 0x5a22
   11bc0:	cmn	r2, #1
   11bc4:	mov	r2, #5
   11bc8:	movt	r0, #1
   11bcc:	movt	r1, #1
   11bd0:	moveq	r1, r0
   11bd4:	mov	r0, #0
   11bd8:	bl	10ec4 <dcgettext@plt>
   11bdc:	mov	r6, r0
   11be0:	mov	r0, #0
   11be4:	mov	r1, #8
   11be8:	mov	r2, r4
   11bec:	bl	13a1c <close@plt+0x2990>
   11bf0:	mov	r4, r0
   11bf4:	mov	r0, #1
   11bf8:	mov	r1, r5
   11bfc:	bl	13fdc <close@plt+0x2f50>
   11c00:	str	r0, [sp]
   11c04:	mov	r0, #0
   11c08:	mov	r1, #0
   11c0c:	mov	r2, r6
   11c10:	mov	r3, r4
   11c14:	bl	10f30 <error@plt>
   11c18:	sub	sp, fp, #16
   11c1c:	pop	{r4, r5, r6, sl, fp, pc}
   11c20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11c24:	add	fp, sp, #28
   11c28:	sub	sp, sp, #4
   11c2c:	mov	sl, r1
   11c30:	movw	r1, #23103	; 0x5a3f
   11c34:	mov	r4, r2
   11c38:	mov	r6, r0
   11c3c:	mov	r0, #0
   11c40:	mov	r2, #5
   11c44:	mov	r8, #0
   11c48:	movt	r1, #1
   11c4c:	bl	10ec4 <dcgettext@plt>
   11c50:	movw	r1, #24904	; 0x6148
   11c54:	movt	r1, #2
   11c58:	ldr	r1, [r1]
   11c5c:	bl	10e40 <fputs_unlocked@plt>
   11c60:	ldr	r7, [r6]
   11c64:	cmp	r7, #0
   11c68:	beq	11d24 <close@plt+0xc98>
   11c6c:	add	r0, r6, #4
   11c70:	mov	r9, #0
   11c74:	mov	r6, #0
   11c78:	str	r0, [sp]
   11c7c:	cmp	r9, #0
   11c80:	bne	11cd8 <close@plt+0xc4c>
   11c84:	mov	r5, #0
   11c88:	movw	r0, #24904	; 0x6148
   11c8c:	movt	r0, #2
   11c90:	ldr	r6, [r0]
   11c94:	mov	r0, r7
   11c98:	bl	13fec <close@plt+0x2f60>
   11c9c:	movw	r2, #23124	; 0x5a54
   11ca0:	mov	r3, r0
   11ca4:	mov	r0, r6
   11ca8:	mov	r1, #1
   11cac:	movt	r2, #1
   11cb0:	bl	10ff0 <__fprintf_chk@plt>
   11cb4:	add	r6, sl, r5
   11cb8:	ldr	r0, [sp]
   11cbc:	add	r8, r8, r4
   11cc0:	ldr	r7, [r0, -r9, lsl #2]
   11cc4:	sub	r9, r9, #1
   11cc8:	cmp	r7, #0
   11ccc:	beq	11d24 <close@plt+0xc98>
   11cd0:	cmp	r9, #0
   11cd4:	beq	11c84 <close@plt+0xbf8>
   11cd8:	add	r1, sl, r8
   11cdc:	mov	r0, r6
   11ce0:	mov	r2, r4
   11ce4:	bl	10f90 <bcmp@plt>
   11ce8:	cmp	r0, #0
   11cec:	mov	r5, r8
   11cf0:	bne	11c88 <close@plt+0xbfc>
   11cf4:	movw	r0, #24904	; 0x6148
   11cf8:	movt	r0, #2
   11cfc:	ldr	r5, [r0]
   11d00:	mov	r0, r7
   11d04:	bl	13fec <close@plt+0x2f60>
   11d08:	movw	r2, #23132	; 0x5a5c
   11d0c:	mov	r3, r0
   11d10:	mov	r0, r5
   11d14:	mov	r1, #1
   11d18:	movt	r2, #1
   11d1c:	bl	10ff0 <__fprintf_chk@plt>
   11d20:	b	11cb8 <close@plt+0xc2c>
   11d24:	movw	r0, #24904	; 0x6148
   11d28:	movt	r0, #2
   11d2c:	ldr	r0, [r0]
   11d30:	ldr	r1, [r0, #20]
   11d34:	ldr	r2, [r0, #24]
   11d38:	cmp	r1, r2
   11d3c:	addcc	r2, r1, #1
   11d40:	strcc	r2, [r0, #20]
   11d44:	movcc	r0, #10
   11d48:	strbcc	r0, [r1]
   11d4c:	subcc	sp, fp, #28
   11d50:	popcc	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11d54:	mov	r1, #10
   11d58:	sub	sp, fp, #28
   11d5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11d60:	b	11020 <__overflow@plt>
   11d64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11d68:	add	fp, sp, #28
   11d6c:	sub	sp, sp, #20
   11d70:	mov	r9, r0
   11d74:	ldr	r0, [fp, #16]
   11d78:	mov	r8, r3
   11d7c:	mov	sl, r2
   11d80:	mov	r7, r1
   11d84:	cmp	r0, #0
   11d88:	beq	11e48 <close@plt+0xdbc>
   11d8c:	mov	r0, r7
   11d90:	str	r9, [sp, #8]
   11d94:	str	r8, [sp, #16]
   11d98:	bl	10f9c <strlen@plt>
   11d9c:	ldr	r9, [sl]
   11da0:	cmp	r9, #0
   11da4:	beq	11eb8 <close@plt+0xe2c>
   11da8:	str	sl, [sp, #4]
   11dac:	add	r8, sl, #4
   11db0:	ldr	sl, [sp, #16]
   11db4:	mov	r4, r0
   11db8:	mov	r0, #0
   11dbc:	mvn	r6, #0
   11dc0:	mov	r5, #0
   11dc4:	str	r0, [sp, #12]
   11dc8:	b	11de8 <close@plt+0xd5c>
   11dcc:	mov	r6, r5
   11dd0:	ldr	r9, [r8, r5, lsl #2]
   11dd4:	ldr	r0, [fp, #8]
   11dd8:	add	r5, r5, #1
   11ddc:	add	sl, sl, r0
   11de0:	cmp	r9, #0
   11de4:	beq	11e88 <close@plt+0xdfc>
   11de8:	mov	r0, r9
   11dec:	mov	r1, r7
   11df0:	mov	r2, r4
   11df4:	bl	11074 <strncmp@plt>
   11df8:	cmp	r0, #0
   11dfc:	bne	11dd0 <close@plt+0xd44>
   11e00:	mov	r0, r9
   11e04:	bl	10f9c <strlen@plt>
   11e08:	cmp	r0, r4
   11e0c:	beq	11f3c <close@plt+0xeb0>
   11e10:	cmn	r6, #1
   11e14:	beq	11dcc <close@plt+0xd40>
   11e18:	ldr	r0, [sp, #16]
   11e1c:	cmp	r0, #0
   11e20:	beq	11e3c <close@plt+0xdb0>
   11e24:	ldr	r2, [fp, #8]
   11e28:	mov	r1, sl
   11e2c:	mla	r0, r6, r2, r0
   11e30:	bl	10f90 <bcmp@plt>
   11e34:	cmp	r0, #0
   11e38:	beq	11dd0 <close@plt+0xd44>
   11e3c:	mov	r0, #1
   11e40:	str	r0, [sp, #12]
   11e44:	b	11dd0 <close@plt+0xd44>
   11e48:	ldr	r0, [sl]
   11e4c:	movw	r4, #23047	; 0x5a07
   11e50:	movt	r4, #1
   11e54:	cmp	r0, #0
   11e58:	beq	11ec8 <close@plt+0xe3c>
   11e5c:	add	r5, sl, #4
   11e60:	mov	r6, #0
   11e64:	mov	r1, r7
   11e68:	bl	10e4c <strcmp@plt>
   11e6c:	cmp	r0, #0
   11e70:	beq	11ea0 <close@plt+0xe14>
   11e74:	ldr	r0, [r5, r6, lsl #2]
   11e78:	add	r6, r6, #1
   11e7c:	cmp	r0, #0
   11e80:	bne	11e64 <close@plt+0xdd8>
   11e84:	b	11ec8 <close@plt+0xe3c>
   11e88:	ldr	r0, [sp, #12]
   11e8c:	ldr	r8, [sp, #16]
   11e90:	ldr	sl, [sp, #4]
   11e94:	ldr	r9, [sp, #8]
   11e98:	tst	r0, #1
   11e9c:	bne	11eac <close@plt+0xe20>
   11ea0:	cmn	r6, #1
   11ea4:	bgt	11f30 <close@plt+0xea4>
   11ea8:	beq	11ec0 <close@plt+0xe34>
   11eac:	movw	r4, #23074	; 0x5a22
   11eb0:	movt	r4, #1
   11eb4:	b	11ec8 <close@plt+0xe3c>
   11eb8:	ldr	r8, [sp, #16]
   11ebc:	ldr	r9, [sp, #8]
   11ec0:	movw	r4, #23047	; 0x5a07
   11ec4:	movt	r4, #1
   11ec8:	ldr	r6, [fp, #12]
   11ecc:	mov	r0, #0
   11ed0:	mov	r1, r4
   11ed4:	mov	r2, #5
   11ed8:	bl	10ec4 <dcgettext@plt>
   11edc:	mov	r4, r0
   11ee0:	mov	r0, #0
   11ee4:	mov	r1, #8
   11ee8:	mov	r2, r7
   11eec:	bl	13a1c <close@plt+0x2990>
   11ef0:	mov	r5, r0
   11ef4:	mov	r0, #1
   11ef8:	mov	r1, r9
   11efc:	bl	13fdc <close@plt+0x2f50>
   11f00:	str	r0, [sp]
   11f04:	mov	r0, #0
   11f08:	mov	r1, #0
   11f0c:	mov	r2, r4
   11f10:	mov	r3, r5
   11f14:	bl	10f30 <error@plt>
   11f18:	ldr	r2, [fp, #8]
   11f1c:	mov	r0, sl
   11f20:	mov	r1, r8
   11f24:	bl	11c20 <close@plt+0xb94>
   11f28:	blx	r6
   11f2c:	mvn	r6, #0
   11f30:	mov	r0, r6
   11f34:	sub	sp, fp, #28
   11f38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11f3c:	ldr	r8, [sp, #16]
   11f40:	ldr	sl, [sp, #4]
   11f44:	ldr	r9, [sp, #8]
   11f48:	mov	r6, r5
   11f4c:	cmn	r6, #1
   11f50:	bgt	11f30 <close@plt+0xea4>
   11f54:	b	11ea8 <close@plt+0xe1c>
   11f58:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11f5c:	add	fp, sp, #24
   11f60:	ldr	r6, [r1]
   11f64:	cmp	r6, #0
   11f68:	beq	11fcc <close@plt+0xf40>
   11f6c:	mov	r8, r1
   11f70:	mov	r7, r2
   11f74:	mov	r1, r2
   11f78:	mov	r2, r3
   11f7c:	mov	r4, r3
   11f80:	mov	r9, r0
   11f84:	bl	10f90 <bcmp@plt>
   11f88:	cmp	r0, #0
   11f8c:	beq	11fc4 <close@plt+0xf38>
   11f90:	add	r7, r7, r4
   11f94:	add	r5, r8, #4
   11f98:	ldr	r6, [r5]
   11f9c:	cmp	r6, #0
   11fa0:	beq	11fcc <close@plt+0xf40>
   11fa4:	mov	r0, r9
   11fa8:	mov	r1, r7
   11fac:	mov	r2, r4
   11fb0:	bl	10f90 <bcmp@plt>
   11fb4:	add	r7, r7, r4
   11fb8:	add	r5, r5, #4
   11fbc:	cmp	r0, #0
   11fc0:	bne	11f98 <close@plt+0xf0c>
   11fc4:	mov	r0, r6
   11fc8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11fcc:	mov	r6, #0
   11fd0:	mov	r0, r6
   11fd4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11fd8:	movw	r1, #24936	; 0x6168
   11fdc:	movt	r1, #2
   11fe0:	str	r0, [r1]
   11fe4:	bx	lr
   11fe8:	movw	r1, #24940	; 0x616c
   11fec:	movt	r1, #2
   11ff0:	strb	r0, [r1]
   11ff4:	bx	lr
   11ff8:	push	{r4, r5, r6, sl, fp, lr}
   11ffc:	add	fp, sp, #16
   12000:	sub	sp, sp, #8
   12004:	movw	r0, #24916	; 0x6154
   12008:	movt	r0, #2
   1200c:	ldr	r0, [r0]
   12010:	bl	14e54 <close@plt+0x3dc8>
   12014:	cmp	r0, #0
   12018:	beq	12040 <close@plt+0xfb4>
   1201c:	movw	r0, #24940	; 0x616c
   12020:	movt	r0, #2
   12024:	ldrb	r0, [r0]
   12028:	cmp	r0, #0
   1202c:	beq	12060 <close@plt+0xfd4>
   12030:	bl	10fa8 <__errno_location@plt>
   12034:	ldr	r0, [r0]
   12038:	cmp	r0, #32
   1203c:	bne	12060 <close@plt+0xfd4>
   12040:	movw	r0, #24904	; 0x6148
   12044:	movt	r0, #2
   12048:	ldr	r0, [r0]
   1204c:	bl	14e54 <close@plt+0x3dc8>
   12050:	cmp	r0, #0
   12054:	subeq	sp, fp, #16
   12058:	popeq	{r4, r5, r6, sl, fp, pc}
   1205c:	b	120d0 <close@plt+0x1044>
   12060:	movw	r1, #23137	; 0x5a61
   12064:	mov	r0, #0
   12068:	mov	r2, #5
   1206c:	movt	r1, #1
   12070:	bl	10ec4 <dcgettext@plt>
   12074:	mov	r4, r0
   12078:	movw	r0, #24936	; 0x6168
   1207c:	movt	r0, #2
   12080:	ldr	r6, [r0]
   12084:	bl	10fa8 <__errno_location@plt>
   12088:	ldr	r5, [r0]
   1208c:	cmp	r6, #0
   12090:	bne	120ac <close@plt+0x1020>
   12094:	movw	r2, #23134	; 0x5a5e
   12098:	mov	r0, #0
   1209c:	mov	r1, r5
   120a0:	mov	r3, r4
   120a4:	movt	r2, #1
   120a8:	b	120cc <close@plt+0x1040>
   120ac:	mov	r0, r6
   120b0:	bl	13c64 <close@plt+0x2bd8>
   120b4:	movw	r2, #23149	; 0x5a6d
   120b8:	mov	r3, r0
   120bc:	str	r4, [sp]
   120c0:	mov	r0, #0
   120c4:	mov	r1, r5
   120c8:	movt	r2, #1
   120cc:	bl	10f30 <error@plt>
   120d0:	movw	r0, #24816	; 0x60f0
   120d4:	movt	r0, #2
   120d8:	ldr	r0, [r0]
   120dc:	bl	10e88 <_exit@plt>
   120e0:	b	10e58 <posix_fadvise64@plt>
   120e4:	cmp	r0, #0
   120e8:	bxeq	lr
   120ec:	push	{r4, sl, fp, lr}
   120f0:	add	fp, sp, #8
   120f4:	sub	sp, sp, #16
   120f8:	mov	r4, r1
   120fc:	bl	10fe4 <fileno@plt>
   12100:	mov	r1, #0
   12104:	mov	r2, #0
   12108:	mov	r3, #0
   1210c:	str	r1, [sp]
   12110:	stmib	sp, {r1, r4}
   12114:	bl	10e58 <posix_fadvise64@plt>
   12118:	sub	sp, fp, #8
   1211c:	pop	{r4, sl, fp, pc}
   12120:	push	{r4, r5, r6, sl, fp, lr}
   12124:	add	fp, sp, #16
   12128:	sub	sp, sp, #8
   1212c:	mov	r4, r0
   12130:	bl	10fe4 <fileno@plt>
   12134:	cmn	r0, #1
   12138:	ble	121ac <close@plt+0x1120>
   1213c:	mov	r0, r4
   12140:	bl	10f54 <__freading@plt>
   12144:	cmp	r0, #0
   12148:	beq	12174 <close@plt+0x10e8>
   1214c:	mov	r0, r4
   12150:	bl	10fe4 <fileno@plt>
   12154:	mov	r1, #1
   12158:	mov	r2, #0
   1215c:	mov	r3, #0
   12160:	str	r1, [sp]
   12164:	bl	10f00 <lseek64@plt>
   12168:	and	r0, r0, r1
   1216c:	cmn	r0, #1
   12170:	beq	121ac <close@plt+0x1120>
   12174:	mov	r0, r4
   12178:	bl	121bc <close@plt+0x1130>
   1217c:	cmp	r0, #0
   12180:	beq	121ac <close@plt+0x1120>
   12184:	bl	10fa8 <__errno_location@plt>
   12188:	ldr	r6, [r0]
   1218c:	mov	r5, r0
   12190:	mov	r0, r4
   12194:	bl	10ffc <fclose@plt>
   12198:	cmp	r6, #0
   1219c:	strne	r6, [r5]
   121a0:	mvnne	r0, #0
   121a4:	sub	sp, fp, #16
   121a8:	pop	{r4, r5, r6, sl, fp, pc}
   121ac:	mov	r0, r4
   121b0:	sub	sp, fp, #16
   121b4:	pop	{r4, r5, r6, sl, fp, lr}
   121b8:	b	10ffc <fclose@plt>
   121bc:	push	{r4, sl, fp, lr}
   121c0:	add	fp, sp, #8
   121c4:	sub	sp, sp, #8
   121c8:	mov	r4, r0
   121cc:	cmp	r0, #0
   121d0:	beq	12208 <close@plt+0x117c>
   121d4:	mov	r0, r4
   121d8:	bl	10f54 <__freading@plt>
   121dc:	cmp	r0, #0
   121e0:	beq	12208 <close@plt+0x117c>
   121e4:	ldrb	r0, [r4, #1]
   121e8:	tst	r0, #1
   121ec:	beq	12208 <close@plt+0x117c>
   121f0:	mov	r0, #1
   121f4:	mov	r2, #0
   121f8:	mov	r3, #0
   121fc:	str	r0, [sp]
   12200:	mov	r0, r4
   12204:	bl	122f0 <close@plt+0x1264>
   12208:	mov	r0, r4
   1220c:	sub	sp, fp, #8
   12210:	pop	{r4, sl, fp, lr}
   12214:	b	10e70 <fflush@plt>
   12218:	push	{r4, r5, r6, r7, fp, lr}
   1221c:	add	fp, sp, #16
   12220:	mov	r5, r1
   12224:	bl	1105c <fopen64@plt>
   12228:	mov	r4, #0
   1222c:	cmp	r0, #0
   12230:	beq	12298 <close@plt+0x120c>
   12234:	mov	r6, r0
   12238:	bl	10fe4 <fileno@plt>
   1223c:	cmp	r0, #2
   12240:	bhi	122a0 <close@plt+0x1214>
   12244:	bl	14138 <close@plt+0x30ac>
   12248:	cmn	r0, #1
   1224c:	ble	122a8 <close@plt+0x121c>
   12250:	mov	r7, r0
   12254:	mov	r0, r6
   12258:	bl	12120 <close@plt+0x1094>
   1225c:	cmp	r0, #0
   12260:	bne	1227c <close@plt+0x11f0>
   12264:	mov	r0, r7
   12268:	mov	r1, r5
   1226c:	bl	10e28 <fdopen@plt>
   12270:	mov	r4, r0
   12274:	cmp	r0, #0
   12278:	bne	12298 <close@plt+0x120c>
   1227c:	bl	10fa8 <__errno_location@plt>
   12280:	ldr	r5, [r0]
   12284:	mov	r4, r0
   12288:	mov	r0, r7
   1228c:	bl	1108c <close@plt>
   12290:	str	r5, [r4]
   12294:	mov	r4, #0
   12298:	mov	r0, r4
   1229c:	pop	{r4, r5, r6, r7, fp, pc}
   122a0:	mov	r0, r6
   122a4:	pop	{r4, r5, r6, r7, fp, pc}
   122a8:	bl	10fa8 <__errno_location@plt>
   122ac:	ldr	r7, [r0]
   122b0:	mov	r5, r0
   122b4:	mov	r0, r6
   122b8:	bl	12120 <close@plt+0x1094>
   122bc:	mov	r0, r4
   122c0:	str	r7, [r5]
   122c4:	pop	{r4, r5, r6, r7, fp, pc}
   122c8:	push	{r4, r5, r6, sl, fp, lr}
   122cc:	add	fp, sp, #16
   122d0:	mov	r4, r0
   122d4:	bl	10fa8 <__errno_location@plt>
   122d8:	ldr	r6, [r0]
   122dc:	mov	r5, r0
   122e0:	mov	r0, r4
   122e4:	bl	10e7c <free@plt>
   122e8:	str	r6, [r5]
   122ec:	pop	{r4, r5, r6, sl, fp, pc}
   122f0:	push	{r4, r5, r6, r7, fp, lr}
   122f4:	add	fp, sp, #16
   122f8:	sub	sp, sp, #8
   122fc:	mov	r4, r0
   12300:	ldr	r0, [r0, #4]
   12304:	mov	r5, r3
   12308:	mov	r6, r2
   1230c:	ldr	r1, [r4, #8]
   12310:	cmp	r1, r0
   12314:	bne	12330 <close@plt+0x12a4>
   12318:	ldrd	r0, [r4, #16]
   1231c:	cmp	r1, r0
   12320:	bne	12330 <close@plt+0x12a4>
   12324:	ldr	r0, [r4, #36]	; 0x24
   12328:	cmp	r0, #0
   1232c:	beq	12348 <close@plt+0x12bc>
   12330:	mov	r0, r4
   12334:	mov	r2, r6
   12338:	mov	r3, r5
   1233c:	sub	sp, fp, #16
   12340:	pop	{r4, r5, r6, r7, fp, lr}
   12344:	b	11008 <fseeko64@plt>
   12348:	ldr	r7, [fp, #8]
   1234c:	mov	r0, r4
   12350:	bl	10fe4 <fileno@plt>
   12354:	mov	r2, r6
   12358:	mov	r3, r5
   1235c:	str	r7, [sp]
   12360:	bl	10f00 <lseek64@plt>
   12364:	and	r2, r0, r1
   12368:	cmn	r2, #1
   1236c:	beq	1238c <close@plt+0x1300>
   12370:	strd	r0, [r4, #80]	; 0x50
   12374:	ldr	r0, [r4]
   12378:	bic	r0, r0, #16
   1237c:	str	r0, [r4]
   12380:	mov	r0, #0
   12384:	sub	sp, fp, #16
   12388:	pop	{r4, r5, r6, r7, fp, pc}
   1238c:	mvn	r0, #0
   12390:	sub	sp, fp, #16
   12394:	pop	{r4, r5, r6, r7, fp, pc}
   12398:	push	{r4, r5, fp, lr}
   1239c:	add	fp, sp, #8
   123a0:	cmp	r0, #0
   123a4:	beq	12438 <close@plt+0x13ac>
   123a8:	mov	r1, #47	; 0x2f
   123ac:	mov	r4, r0
   123b0:	bl	11038 <strrchr@plt>
   123b4:	cmp	r0, #0
   123b8:	mov	r5, r4
   123bc:	addne	r5, r0, #1
   123c0:	sub	r0, r5, r4
   123c4:	cmp	r0, #7
   123c8:	blt	1241c <close@plt+0x1390>
   123cc:	movw	r1, #23212	; 0x5aac
   123d0:	sub	r0, r5, #7
   123d4:	mov	r2, #7
   123d8:	movt	r1, #1
   123dc:	bl	11074 <strncmp@plt>
   123e0:	cmp	r0, #0
   123e4:	bne	1241c <close@plt+0x1390>
   123e8:	movw	r1, #23220	; 0x5ab4
   123ec:	mov	r0, r5
   123f0:	mov	r2, #3
   123f4:	movt	r1, #1
   123f8:	bl	11074 <strncmp@plt>
   123fc:	cmp	r0, #0
   12400:	beq	1240c <close@plt+0x1380>
   12404:	mov	r4, r5
   12408:	b	1241c <close@plt+0x1390>
   1240c:	movw	r0, #24888	; 0x6138
   12410:	add	r4, r5, #3
   12414:	movt	r0, #2
   12418:	str	r4, [r0]
   1241c:	movw	r0, #24892	; 0x613c
   12420:	movt	r0, #2
   12424:	str	r4, [r0]
   12428:	movw	r0, #24944	; 0x6170
   1242c:	movt	r0, #2
   12430:	str	r4, [r0]
   12434:	pop	{r4, r5, fp, pc}
   12438:	movw	r0, #24904	; 0x6148
   1243c:	mov	r1, #55	; 0x37
   12440:	mov	r2, #1
   12444:	movt	r0, #2
   12448:	ldr	r3, [r0]
   1244c:	movw	r0, #23156	; 0x5a74
   12450:	movt	r0, #1
   12454:	bl	10ef4 <fwrite@plt>
   12458:	bl	11080 <abort@plt>
   1245c:	push	{r4, r5, r6, sl, fp, lr}
   12460:	add	fp, sp, #16
   12464:	mov	r4, r0
   12468:	movw	r0, #24952	; 0x6178
   1246c:	movt	r0, #2
   12470:	cmp	r4, #0
   12474:	moveq	r4, r0
   12478:	bl	10fa8 <__errno_location@plt>
   1247c:	ldr	r6, [r0]
   12480:	mov	r5, r0
   12484:	mov	r0, r4
   12488:	mov	r1, #48	; 0x30
   1248c:	bl	14c5c <close@plt+0x3bd0>
   12490:	str	r6, [r5]
   12494:	pop	{r4, r5, r6, sl, fp, pc}
   12498:	movw	r1, #24952	; 0x6178
   1249c:	cmp	r0, #0
   124a0:	movt	r1, #2
   124a4:	movne	r1, r0
   124a8:	ldr	r0, [r1]
   124ac:	bx	lr
   124b0:	movw	r2, #24952	; 0x6178
   124b4:	cmp	r0, #0
   124b8:	movt	r2, #2
   124bc:	movne	r2, r0
   124c0:	str	r1, [r2]
   124c4:	bx	lr
   124c8:	movw	r3, #24952	; 0x6178
   124cc:	cmp	r0, #0
   124d0:	and	r2, r2, #1
   124d4:	movt	r3, #2
   124d8:	movne	r3, r0
   124dc:	ubfx	r0, r1, #5, #3
   124e0:	and	r1, r1, #31
   124e4:	add	ip, r3, r0, lsl #2
   124e8:	mov	r0, #1
   124ec:	ldr	r3, [ip, #8]
   124f0:	and	r0, r0, r3, lsr r1
   124f4:	eor	r2, r0, r2
   124f8:	eor	r1, r3, r2, lsl r1
   124fc:	str	r1, [ip, #8]
   12500:	bx	lr
   12504:	movw	r2, #24952	; 0x6178
   12508:	cmp	r0, #0
   1250c:	movt	r2, #2
   12510:	movne	r2, r0
   12514:	ldr	r0, [r2, #4]
   12518:	str	r1, [r2, #4]
   1251c:	bx	lr
   12520:	push	{fp, lr}
   12524:	mov	fp, sp
   12528:	movw	r3, #24952	; 0x6178
   1252c:	cmp	r0, #0
   12530:	movt	r3, #2
   12534:	movne	r3, r0
   12538:	cmp	r1, #0
   1253c:	mov	r0, #10
   12540:	cmpne	r2, #0
   12544:	str	r0, [r3]
   12548:	bne	12550 <close@plt+0x14c4>
   1254c:	bl	11080 <abort@plt>
   12550:	str	r1, [r3, #40]	; 0x28
   12554:	str	r2, [r3, #44]	; 0x2c
   12558:	pop	{fp, pc}
   1255c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12560:	add	fp, sp, #28
   12564:	sub	sp, sp, #20
   12568:	mov	r7, r0
   1256c:	ldr	r0, [fp, #8]
   12570:	movw	r5, #24952	; 0x6178
   12574:	mov	r8, r3
   12578:	mov	r9, r2
   1257c:	mov	sl, r1
   12580:	movt	r5, #2
   12584:	cmp	r0, #0
   12588:	movne	r5, r0
   1258c:	bl	10fa8 <__errno_location@plt>
   12590:	ldr	r2, [r5, #40]	; 0x28
   12594:	ldr	r3, [r5, #44]	; 0x2c
   12598:	mov	r4, r0
   1259c:	ldm	r5, {r0, r1}
   125a0:	add	r5, r5, #8
   125a4:	ldr	r6, [r4]
   125a8:	stm	sp, {r0, r1, r5}
   125ac:	mov	r0, r7
   125b0:	mov	r1, sl
   125b4:	str	r2, [sp, #12]
   125b8:	str	r3, [sp, #16]
   125bc:	mov	r2, r9
   125c0:	mov	r3, r8
   125c4:	bl	125d4 <close@plt+0x1548>
   125c8:	str	r6, [r4]
   125cc:	sub	sp, fp, #28
   125d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   125d8:	add	fp, sp, #28
   125dc:	sub	sp, sp, #156	; 0x9c
   125e0:	mov	r5, r0
   125e4:	add	r0, r2, #1
   125e8:	mov	r6, r1
   125ec:	mov	sl, r3
   125f0:	str	r2, [fp, #-80]	; 0xffffffb0
   125f4:	str	r0, [sp, #72]	; 0x48
   125f8:	ldr	r0, [fp, #12]
   125fc:	and	r1, r0, #1
   12600:	str	r1, [sp, #36]	; 0x24
   12604:	and	r1, r0, #4
   12608:	str	r1, [sp, #32]
   1260c:	ubfx	r9, r0, #1, #1
   12610:	bl	10f0c <__ctype_get_mb_cur_max@plt>
   12614:	str	r0, [sp, #40]	; 0x28
   12618:	ldr	r0, [fp, #24]
   1261c:	ldr	r7, [fp, #8]
   12620:	mov	r1, #0
   12624:	str	r5, [fp, #-84]	; 0xffffffac
   12628:	str	r1, [fp, #-56]	; 0xffffffc8
   1262c:	mov	r1, #0
   12630:	str	r1, [sp, #60]	; 0x3c
   12634:	mov	r1, #1
   12638:	str	r1, [fp, #-48]	; 0xffffffd0
   1263c:	str	r0, [sp, #80]	; 0x50
   12640:	ldr	r0, [fp, #20]
   12644:	str	r0, [sp, #76]	; 0x4c
   12648:	mov	r0, #0
   1264c:	str	r0, [sp, #56]	; 0x38
   12650:	mov	r0, #0
   12654:	str	r0, [fp, #-88]	; 0xffffffa8
   12658:	mov	r0, #0
   1265c:	str	r0, [fp, #-72]	; 0xffffffb8
   12660:	mov	r0, #0
   12664:	cmp	r7, #10
   12668:	bhi	135fc <close@plt+0x2570>
   1266c:	add	r1, pc, #24
   12670:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12674:	mov	r4, r6
   12678:	mov	r8, #0
   1267c:	mov	r2, #1
   12680:	mov	r3, #0
   12684:	mov	lr, sl
   12688:	ldr	pc, [r1, r7, lsl #2]
   1268c:	andeq	r2, r1, r0, asr r7
   12690:	andeq	r2, r1, r4, lsr #15
   12694:	andeq	r2, r1, r4, ror #14
   12698:	andeq	r2, r1, r8, asr #14
   1269c:	muleq	r1, r8, r7
   126a0:	andeq	r2, r1, ip, asr #15
   126a4:	andeq	r2, r1, r4, ror r7
   126a8:	andeq	r2, r1, r0, asr r8
   126ac:			; <UNDEFINED> instruction: 0x000126b8
   126b0:			; <UNDEFINED> instruction: 0x000126b8
   126b4:	andeq	r2, r1, r0, ror #13
   126b8:	movw	r0, #23304	; 0x5b08
   126bc:	mov	r1, r7
   126c0:	movt	r0, #1
   126c4:	bl	14004 <close@plt+0x2f78>
   126c8:	str	r0, [sp, #76]	; 0x4c
   126cc:	movw	r0, #23306	; 0x5b0a
   126d0:	mov	r1, r7
   126d4:	movt	r0, #1
   126d8:	bl	14004 <close@plt+0x2f78>
   126dc:	str	r0, [sp, #80]	; 0x50
   126e0:	mov	r8, #0
   126e4:	tst	r9, #1
   126e8:	bne	12720 <close@plt+0x1694>
   126ec:	ldr	r0, [sp, #76]	; 0x4c
   126f0:	ldrb	r0, [r0]
   126f4:	cmp	r0, #0
   126f8:	beq	12720 <close@plt+0x1694>
   126fc:	ldr	r1, [sp, #76]	; 0x4c
   12700:	mov	r8, #0
   12704:	add	r1, r1, #1
   12708:	cmp	r8, r4
   1270c:	strbcc	r0, [r5, r8]
   12710:	ldrb	r0, [r1, r8]
   12714:	add	r8, r8, #1
   12718:	cmp	r0, #0
   1271c:	bne	12708 <close@plt+0x167c>
   12720:	ldr	r6, [sp, #80]	; 0x50
   12724:	mov	r0, r6
   12728:	bl	10f9c <strlen@plt>
   1272c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12730:	str	r0, [fp, #-72]	; 0xffffffb8
   12734:	str	r6, [fp, #-88]	; 0xffffffa8
   12738:	mov	r2, #1
   1273c:	mov	r3, r9
   12740:	mov	lr, sl
   12744:	b	12850 <close@plt+0x17c4>
   12748:	mov	r0, #1
   1274c:	b	127a4 <close@plt+0x1718>
   12750:	mov	r7, #0
   12754:	mov	r8, #0
   12758:	mov	r2, r0
   1275c:	mov	r3, #0
   12760:	b	12850 <close@plt+0x17c4>
   12764:	tst	r9, #1
   12768:	bne	127a4 <close@plt+0x1718>
   1276c:	mov	r2, r0
   12770:	b	127fc <close@plt+0x1770>
   12774:	mov	r0, #1
   12778:	mov	r8, #0
   1277c:	mov	r7, #5
   12780:	mov	r2, #1
   12784:	str	r0, [fp, #-72]	; 0xffffffb8
   12788:	movw	r0, #23302	; 0x5b06
   1278c:	movt	r0, #1
   12790:	str	r0, [fp, #-88]	; 0xffffffa8
   12794:	b	127c4 <close@plt+0x1738>
   12798:	mov	r2, #1
   1279c:	tst	r9, #1
   127a0:	beq	127fc <close@plt+0x1770>
   127a4:	mov	r1, #1
   127a8:	mov	r8, #0
   127ac:	mov	r7, #2
   127b0:	mov	r2, r0
   127b4:	str	r1, [fp, #-72]	; 0xffffffb8
   127b8:	movw	r1, #23306	; 0x5b0a
   127bc:	movt	r1, #1
   127c0:	str	r1, [fp, #-88]	; 0xffffffa8
   127c4:	mov	r3, #1
   127c8:	b	12850 <close@plt+0x17c4>
   127cc:	tst	r9, #1
   127d0:	beq	12820 <close@plt+0x1794>
   127d4:	mov	r0, #1
   127d8:	mov	r8, #0
   127dc:	mov	r2, #1
   127e0:	mov	r3, #1
   127e4:	mov	r7, #5
   127e8:	str	r0, [fp, #-72]	; 0xffffffb8
   127ec:	movw	r0, #23302	; 0x5b06
   127f0:	movt	r0, #1
   127f4:	str	r0, [fp, #-88]	; 0xffffffa8
   127f8:	b	12850 <close@plt+0x17c4>
   127fc:	cmp	r4, #0
   12800:	mov	r8, #1
   12804:	mov	r3, #0
   12808:	mov	r7, #2
   1280c:	movne	r0, #39	; 0x27
   12810:	strbne	r0, [r5]
   12814:	movw	r0, #23306	; 0x5b0a
   12818:	movt	r0, #1
   1281c:	b	12844 <close@plt+0x17b8>
   12820:	cmp	r4, #0
   12824:	mov	r8, #1
   12828:	mov	r2, #1
   1282c:	mov	r7, #5
   12830:	mov	r3, #0
   12834:	movne	r0, #34	; 0x22
   12838:	strbne	r0, [r5]
   1283c:	movw	r0, #23302	; 0x5b06
   12840:	movt	r0, #1
   12844:	str	r0, [fp, #-88]	; 0xffffffa8
   12848:	mov	r0, #1
   1284c:	str	r0, [fp, #-72]	; 0xffffffb8
   12850:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12854:	eor	r6, r3, #1
   12858:	str	r7, [fp, #-68]	; 0xffffffbc
   1285c:	str	r3, [fp, #-76]	; 0xffffffb4
   12860:	str	r2, [sp, #84]	; 0x54
   12864:	str	r6, [sp, #92]	; 0x5c
   12868:	cmp	r0, #0
   1286c:	movwne	r0, #1
   12870:	and	r1, r0, r3
   12874:	and	r1, r2, r1
   12878:	str	r1, [sp, #48]	; 0x30
   1287c:	sub	r1, r7, #2
   12880:	clz	r1, r1
   12884:	lsr	r1, r1, #5
   12888:	and	r1, r1, r3
   1288c:	str	r1, [sp, #64]	; 0x40
   12890:	subs	r1, r7, #2
   12894:	mov	r7, #0
   12898:	movwne	r1, #1
   1289c:	orr	r6, r1, r6
   128a0:	and	r1, r1, r2
   128a4:	and	r0, r0, r1
   128a8:	str	r6, [sp, #68]	; 0x44
   128ac:	str	r0, [fp, #-60]	; 0xffffffc4
   128b0:	orr	r0, r1, r3
   128b4:	ldr	r1, [fp, #16]
   128b8:	eor	r0, r0, #1
   128bc:	clz	r1, r1
   128c0:	lsr	r1, r1, #5
   128c4:	orr	r0, r1, r0
   128c8:	str	r0, [fp, #-64]	; 0xffffffc0
   128cc:	eor	r0, r2, #1
   128d0:	str	r0, [sp, #52]	; 0x34
   128d4:	cmn	lr, #1
   128d8:	beq	128e8 <close@plt+0x185c>
   128dc:	cmp	r7, lr
   128e0:	bne	128f4 <close@plt+0x1868>
   128e4:	b	1343c <close@plt+0x23b0>
   128e8:	ldrb	r0, [ip, r7]
   128ec:	cmp	r0, #0
   128f0:	beq	13444 <close@plt+0x23b8>
   128f4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   128f8:	mov	sl, #0
   128fc:	cmp	r0, #0
   12900:	beq	12938 <close@plt+0x18ac>
   12904:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12908:	add	r5, r7, r0
   1290c:	cmp	r0, #2
   12910:	bcc	1292c <close@plt+0x18a0>
   12914:	cmn	lr, #1
   12918:	bne	1292c <close@plt+0x18a0>
   1291c:	mov	r0, ip
   12920:	bl	10f9c <strlen@plt>
   12924:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12928:	mov	lr, r0
   1292c:	cmp	r5, lr
   12930:	bls	12940 <close@plt+0x18b4>
   12934:	ldr	r5, [fp, #-84]	; 0xffffffac
   12938:	mov	r0, #0
   1293c:	b	1298c <close@plt+0x1900>
   12940:	ldr	r1, [fp, #-88]	; 0xffffffa8
   12944:	ldr	r2, [fp, #-72]	; 0xffffffb8
   12948:	add	r0, ip, r7
   1294c:	mov	r6, r4
   12950:	mov	r4, lr
   12954:	bl	10f90 <bcmp@plt>
   12958:	ldr	r2, [sp, #92]	; 0x5c
   1295c:	cmp	r0, #0
   12960:	ldr	r5, [fp, #-84]	; 0xffffffac
   12964:	mov	r1, r0
   12968:	movwne	r1, #1
   1296c:	orr	r1, r1, r2
   12970:	tst	r1, #1
   12974:	beq	134cc <close@plt+0x2440>
   12978:	ldr	ip, [fp, #-80]	; 0xffffffb0
   1297c:	clz	r0, r0
   12980:	mov	lr, r4
   12984:	mov	r4, r6
   12988:	lsr	r0, r0, #5
   1298c:	str	r0, [fp, #-52]	; 0xffffffcc
   12990:	ldrb	r6, [ip, r7]
   12994:	cmp	r6, #126	; 0x7e
   12998:	bhi	12ec8 <close@plt+0x1e3c>
   1299c:	add	r3, pc, #16
   129a0:	mov	r9, #1
   129a4:	mov	r2, #110	; 0x6e
   129a8:	mov	r0, #97	; 0x61
   129ac:	mov	r1, #0
   129b0:	ldr	pc, [r3, r6, lsl #2]
   129b4:	andeq	r2, r1, r8, lsr #26
   129b8:	andeq	r2, r1, r8, asr #29
   129bc:	andeq	r2, r1, r8, asr #29
   129c0:	andeq	r2, r1, r8, asr #29
   129c4:	andeq	r2, r1, r8, asr #29
   129c8:	andeq	r2, r1, r8, asr #29
   129cc:	andeq	r2, r1, r8, asr #29
   129d0:	andeq	r2, r1, r4, lsr #31
   129d4:	andeq	r2, r1, r8, lsl #26
   129d8:	andeq	r2, r1, r0, lsl #26
   129dc:	andeq	r2, r1, r4, lsl sp
   129e0:	andeq	r2, r1, r0, lsr lr
   129e4:	strdeq	r2, [r1], -r8
   129e8:	andeq	r2, r1, r0, lsl sp
   129ec:	andeq	r2, r1, r8, asr #29
   129f0:	andeq	r2, r1, r8, asr #29
   129f4:	andeq	r2, r1, r8, asr #29
   129f8:	andeq	r2, r1, r8, asr #29
   129fc:	andeq	r2, r1, r8, asr #29
   12a00:	andeq	r2, r1, r8, asr #29
   12a04:	andeq	r2, r1, r8, asr #29
   12a08:	andeq	r2, r1, r8, asr #29
   12a0c:	andeq	r2, r1, r8, asr #29
   12a10:	andeq	r2, r1, r8, asr #29
   12a14:	andeq	r2, r1, r8, asr #29
   12a18:	andeq	r2, r1, r8, asr #29
   12a1c:	andeq	r2, r1, r8, asr #29
   12a20:	andeq	r2, r1, r8, asr #29
   12a24:	andeq	r2, r1, r8, asr #29
   12a28:	andeq	r2, r1, r8, asr #29
   12a2c:	andeq	r2, r1, r8, asr #29
   12a30:	andeq	r2, r1, r8, asr #29
   12a34:	andeq	r2, r1, ip, lsr #25
   12a38:			; <UNDEFINED> instruction: 0x00012cb0
   12a3c:			; <UNDEFINED> instruction: 0x00012cb0
   12a40:	muleq	r1, r8, ip
   12a44:			; <UNDEFINED> instruction: 0x00012cb0
   12a48:			; <UNDEFINED> instruction: 0x00012bb0
   12a4c:			; <UNDEFINED> instruction: 0x00012cb0
   12a50:	andeq	r2, r1, r8, lsr lr
   12a54:			; <UNDEFINED> instruction: 0x00012cb0
   12a58:			; <UNDEFINED> instruction: 0x00012cb0
   12a5c:			; <UNDEFINED> instruction: 0x00012cb0
   12a60:			; <UNDEFINED> instruction: 0x00012bb0
   12a64:			; <UNDEFINED> instruction: 0x00012bb0
   12a68:			; <UNDEFINED> instruction: 0x00012bb0
   12a6c:			; <UNDEFINED> instruction: 0x00012bb0
   12a70:			; <UNDEFINED> instruction: 0x00012bb0
   12a74:			; <UNDEFINED> instruction: 0x00012bb0
   12a78:			; <UNDEFINED> instruction: 0x00012bb0
   12a7c:			; <UNDEFINED> instruction: 0x00012bb0
   12a80:			; <UNDEFINED> instruction: 0x00012bb0
   12a84:			; <UNDEFINED> instruction: 0x00012bb0
   12a88:			; <UNDEFINED> instruction: 0x00012bb0
   12a8c:			; <UNDEFINED> instruction: 0x00012bb0
   12a90:			; <UNDEFINED> instruction: 0x00012bb0
   12a94:			; <UNDEFINED> instruction: 0x00012bb0
   12a98:			; <UNDEFINED> instruction: 0x00012bb0
   12a9c:			; <UNDEFINED> instruction: 0x00012bb0
   12aa0:			; <UNDEFINED> instruction: 0x00012cb0
   12aa4:			; <UNDEFINED> instruction: 0x00012cb0
   12aa8:			; <UNDEFINED> instruction: 0x00012cb0
   12aac:			; <UNDEFINED> instruction: 0x00012cb0
   12ab0:	andeq	r2, r1, r0, lsl #28
   12ab4:	andeq	r2, r1, r8, asr #29
   12ab8:			; <UNDEFINED> instruction: 0x00012bb0
   12abc:			; <UNDEFINED> instruction: 0x00012bb0
   12ac0:			; <UNDEFINED> instruction: 0x00012bb0
   12ac4:			; <UNDEFINED> instruction: 0x00012bb0
   12ac8:			; <UNDEFINED> instruction: 0x00012bb0
   12acc:			; <UNDEFINED> instruction: 0x00012bb0
   12ad0:			; <UNDEFINED> instruction: 0x00012bb0
   12ad4:			; <UNDEFINED> instruction: 0x00012bb0
   12ad8:			; <UNDEFINED> instruction: 0x00012bb0
   12adc:			; <UNDEFINED> instruction: 0x00012bb0
   12ae0:			; <UNDEFINED> instruction: 0x00012bb0
   12ae4:			; <UNDEFINED> instruction: 0x00012bb0
   12ae8:			; <UNDEFINED> instruction: 0x00012bb0
   12aec:			; <UNDEFINED> instruction: 0x00012bb0
   12af0:			; <UNDEFINED> instruction: 0x00012bb0
   12af4:			; <UNDEFINED> instruction: 0x00012bb0
   12af8:			; <UNDEFINED> instruction: 0x00012bb0
   12afc:			; <UNDEFINED> instruction: 0x00012bb0
   12b00:			; <UNDEFINED> instruction: 0x00012bb0
   12b04:			; <UNDEFINED> instruction: 0x00012bb0
   12b08:			; <UNDEFINED> instruction: 0x00012bb0
   12b0c:			; <UNDEFINED> instruction: 0x00012bb0
   12b10:			; <UNDEFINED> instruction: 0x00012bb0
   12b14:			; <UNDEFINED> instruction: 0x00012bb0
   12b18:			; <UNDEFINED> instruction: 0x00012bb0
   12b1c:			; <UNDEFINED> instruction: 0x00012bb0
   12b20:			; <UNDEFINED> instruction: 0x00012cb0
   12b24:	ldrdeq	r2, [r1], -r8
   12b28:			; <UNDEFINED> instruction: 0x00012bb0
   12b2c:			; <UNDEFINED> instruction: 0x00012cb0
   12b30:			; <UNDEFINED> instruction: 0x00012bb0
   12b34:			; <UNDEFINED> instruction: 0x00012cb0
   12b38:			; <UNDEFINED> instruction: 0x00012bb0
   12b3c:			; <UNDEFINED> instruction: 0x00012bb0
   12b40:			; <UNDEFINED> instruction: 0x00012bb0
   12b44:			; <UNDEFINED> instruction: 0x00012bb0
   12b48:			; <UNDEFINED> instruction: 0x00012bb0
   12b4c:			; <UNDEFINED> instruction: 0x00012bb0
   12b50:			; <UNDEFINED> instruction: 0x00012bb0
   12b54:			; <UNDEFINED> instruction: 0x00012bb0
   12b58:			; <UNDEFINED> instruction: 0x00012bb0
   12b5c:			; <UNDEFINED> instruction: 0x00012bb0
   12b60:			; <UNDEFINED> instruction: 0x00012bb0
   12b64:			; <UNDEFINED> instruction: 0x00012bb0
   12b68:			; <UNDEFINED> instruction: 0x00012bb0
   12b6c:			; <UNDEFINED> instruction: 0x00012bb0
   12b70:			; <UNDEFINED> instruction: 0x00012bb0
   12b74:			; <UNDEFINED> instruction: 0x00012bb0
   12b78:			; <UNDEFINED> instruction: 0x00012bb0
   12b7c:			; <UNDEFINED> instruction: 0x00012bb0
   12b80:			; <UNDEFINED> instruction: 0x00012bb0
   12b84:			; <UNDEFINED> instruction: 0x00012bb0
   12b88:			; <UNDEFINED> instruction: 0x00012bb0
   12b8c:			; <UNDEFINED> instruction: 0x00012bb0
   12b90:			; <UNDEFINED> instruction: 0x00012bb0
   12b94:			; <UNDEFINED> instruction: 0x00012bb0
   12b98:			; <UNDEFINED> instruction: 0x00012bb0
   12b9c:			; <UNDEFINED> instruction: 0x00012bb0
   12ba0:	andeq	r2, r1, ip, ror #24
   12ba4:			; <UNDEFINED> instruction: 0x00012cb0
   12ba8:	andeq	r2, r1, ip, ror #24
   12bac:	muleq	r1, r8, ip
   12bb0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12bb4:	tst	r0, #1
   12bb8:	bne	12be4 <close@plt+0x1b58>
   12bbc:	ldr	r1, [fp, #16]
   12bc0:	ubfx	r0, r6, #5, #3
   12bc4:	mov	r2, #1
   12bc8:	ldr	r0, [r1, r0, lsl #2]
   12bcc:	and	r1, r6, #31
   12bd0:	tst	r0, r2, lsl r1
   12bd4:	beq	12be4 <close@plt+0x1b58>
   12bd8:	mov	r0, r6
   12bdc:	mov	r1, r9
   12be0:	b	12bf8 <close@plt+0x1b6c>
   12be4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12be8:	mov	r1, r9
   12bec:	cmp	r0, #0
   12bf0:	mov	r0, r6
   12bf4:	beq	12f38 <close@plt+0x1eac>
   12bf8:	ldr	r2, [fp, #-76]	; 0xffffffb4
   12bfc:	tst	r2, #1
   12c00:	bne	13508 <close@plt+0x247c>
   12c04:	ldr	r2, [fp, #-68]	; 0xffffffbc
   12c08:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12c0c:	subs	r2, r2, #2
   12c10:	movwne	r2, #1
   12c14:	orr	r2, r2, r3
   12c18:	tst	r2, #1
   12c1c:	bne	12c58 <close@plt+0x1bcc>
   12c20:	cmp	r8, r4
   12c24:	movcc	r2, #39	; 0x27
   12c28:	strbcc	r2, [r5, r8]
   12c2c:	add	r2, r8, #1
   12c30:	cmp	r2, r4
   12c34:	movcc	r3, #36	; 0x24
   12c38:	strbcc	r3, [r5, r2]
   12c3c:	add	r2, r8, #2
   12c40:	add	r8, r8, #3
   12c44:	cmp	r2, r4
   12c48:	movcc	r3, #39	; 0x27
   12c4c:	strbcc	r3, [r5, r2]
   12c50:	mov	r2, #1
   12c54:	str	r2, [fp, #-56]	; 0xffffffc8
   12c58:	cmp	r8, r4
   12c5c:	movcc	r2, #92	; 0x5c
   12c60:	strbcc	r2, [r5, r8]
   12c64:	add	r8, r8, #1
   12c68:	b	12f7c <close@plt+0x1ef0>
   12c6c:	cmp	lr, #1
   12c70:	beq	12c98 <close@plt+0x1c0c>
   12c74:	mov	r9, #0
   12c78:	cmn	lr, #1
   12c7c:	bne	12ca4 <close@plt+0x1c18>
   12c80:	ldrb	r0, [ip, #1]
   12c84:	cmp	r0, #0
   12c88:	beq	12c98 <close@plt+0x1c0c>
   12c8c:	mvn	lr, #0
   12c90:	mov	sl, #0
   12c94:	b	12bb0 <close@plt+0x1b24>
   12c98:	mov	r9, #0
   12c9c:	cmp	r7, #0
   12ca0:	beq	12cac <close@plt+0x1c20>
   12ca4:	mov	sl, #0
   12ca8:	b	12bb0 <close@plt+0x1b24>
   12cac:	mov	r1, #1
   12cb0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12cb4:	cmp	r0, #2
   12cb8:	bne	12cd0 <close@plt+0x1c44>
   12cbc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12cc0:	mov	r9, r1
   12cc4:	tst	r0, #1
   12cc8:	beq	12bb0 <close@plt+0x1b24>
   12ccc:	b	13508 <close@plt+0x247c>
   12cd0:	mov	r9, r1
   12cd4:	b	12bb0 <close@plt+0x1b24>
   12cd8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12cdc:	cmp	r0, #2
   12ce0:	bne	12f1c <close@plt+0x1e90>
   12ce4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12ce8:	tst	r0, #1
   12cec:	bne	13508 <close@plt+0x247c>
   12cf0:	mov	sl, #0
   12cf4:	b	12f30 <close@plt+0x1ea4>
   12cf8:	mov	r0, #102	; 0x66
   12cfc:	b	12fa4 <close@plt+0x1f18>
   12d00:	mov	r2, #116	; 0x74
   12d04:	b	12d14 <close@plt+0x1c88>
   12d08:	mov	r0, #98	; 0x62
   12d0c:	b	12fa4 <close@plt+0x1f18>
   12d10:	mov	r2, #114	; 0x72
   12d14:	ldr	r0, [sp, #68]	; 0x44
   12d18:	tst	r0, #1
   12d1c:	mov	r0, r2
   12d20:	bne	12fa4 <close@plt+0x1f18>
   12d24:	b	13508 <close@plt+0x247c>
   12d28:	ldr	r0, [sp, #84]	; 0x54
   12d2c:	tst	r0, #1
   12d30:	beq	12fc0 <close@plt+0x1f34>
   12d34:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12d38:	tst	r0, #1
   12d3c:	bne	135f4 <close@plt+0x2568>
   12d40:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12d44:	ldr	r1, [fp, #-56]	; 0xffffffc8
   12d48:	subs	r0, r0, #2
   12d4c:	movwne	r0, #1
   12d50:	orr	r0, r0, r1
   12d54:	tst	r0, #1
   12d58:	bne	12d94 <close@plt+0x1d08>
   12d5c:	cmp	r8, r4
   12d60:	movcc	r0, #39	; 0x27
   12d64:	strbcc	r0, [r5, r8]
   12d68:	add	r0, r8, #1
   12d6c:	cmp	r0, r4
   12d70:	movcc	r1, #36	; 0x24
   12d74:	strbcc	r1, [r5, r0]
   12d78:	add	r0, r8, #2
   12d7c:	add	r8, r8, #3
   12d80:	cmp	r0, r4
   12d84:	movcc	r1, #39	; 0x27
   12d88:	strbcc	r1, [r5, r0]
   12d8c:	mov	r0, #1
   12d90:	str	r0, [fp, #-56]	; 0xffffffc8
   12d94:	ldr	r1, [fp, #-68]	; 0xffffffbc
   12d98:	cmp	r8, r4
   12d9c:	mov	r9, #0
   12da0:	mov	sl, #1
   12da4:	mov	r6, #48	; 0x30
   12da8:	movcc	r0, #92	; 0x5c
   12dac:	strbcc	r0, [r5, r8]
   12db0:	add	r0, r8, #1
   12db4:	cmp	r1, #2
   12db8:	beq	13188 <close@plt+0x20fc>
   12dbc:	add	r1, r7, #1
   12dc0:	cmp	r1, lr
   12dc4:	bcs	13188 <close@plt+0x20fc>
   12dc8:	ldrb	r1, [ip, r1]
   12dcc:	sub	r1, r1, #48	; 0x30
   12dd0:	uxtb	r1, r1
   12dd4:	cmp	r1, #9
   12dd8:	bhi	13188 <close@plt+0x20fc>
   12ddc:	cmp	r0, r4
   12de0:	movcc	r1, #48	; 0x30
   12de4:	strbcc	r1, [r5, r0]
   12de8:	add	r0, r8, #2
   12dec:	add	r8, r8, #3
   12df0:	cmp	r0, r4
   12df4:	movcc	r1, #48	; 0x30
   12df8:	strbcc	r1, [r5, r0]
   12dfc:	b	12bb0 <close@plt+0x1b24>
   12e00:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12e04:	mov	sl, #0
   12e08:	mov	r6, #63	; 0x3f
   12e0c:	cmp	r0, #5
   12e10:	beq	13190 <close@plt+0x2104>
   12e14:	cmp	r0, #2
   12e18:	bne	13238 <close@plt+0x21ac>
   12e1c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12e20:	mov	r9, #0
   12e24:	tst	r0, #1
   12e28:	beq	12bb0 <close@plt+0x1b24>
   12e2c:	b	13508 <close@plt+0x247c>
   12e30:	mov	r0, #118	; 0x76
   12e34:	b	12fa4 <close@plt+0x1f18>
   12e38:	mov	r0, #1
   12e3c:	mov	r6, #39	; 0x27
   12e40:	str	r0, [sp, #60]	; 0x3c
   12e44:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12e48:	cmp	r0, #2
   12e4c:	bne	12fdc <close@plt+0x1f50>
   12e50:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12e54:	tst	r0, #1
   12e58:	bne	13508 <close@plt+0x247c>
   12e5c:	ldr	r2, [sp, #56]	; 0x38
   12e60:	clz	r1, r4
   12e64:	mov	sl, #0
   12e68:	mov	r9, #1
   12e6c:	lsr	r1, r1, #5
   12e70:	cmp	r2, #0
   12e74:	mov	r0, r2
   12e78:	movwne	r0, #1
   12e7c:	orrs	r0, r0, r1
   12e80:	moveq	r2, r4
   12e84:	moveq	r4, r0
   12e88:	cmp	r8, r4
   12e8c:	str	r2, [sp, #56]	; 0x38
   12e90:	movcc	r0, #39	; 0x27
   12e94:	strbcc	r0, [r5, r8]
   12e98:	add	r0, r8, #1
   12e9c:	cmp	r0, r4
   12ea0:	movcc	r1, #92	; 0x5c
   12ea4:	strbcc	r1, [r5, r0]
   12ea8:	add	r0, r8, #2
   12eac:	add	r8, r8, #3
   12eb0:	cmp	r0, r4
   12eb4:	movcc	r1, #39	; 0x27
   12eb8:	strbcc	r1, [r5, r0]
   12ebc:	mov	r0, #0
   12ec0:	str	r0, [fp, #-56]	; 0xffffffc8
   12ec4:	b	12bb0 <close@plt+0x1b24>
   12ec8:	ldr	r0, [sp, #40]	; 0x28
   12ecc:	str	r4, [sp, #88]	; 0x58
   12ed0:	cmp	r0, #1
   12ed4:	bne	12fe4 <close@plt+0x1f58>
   12ed8:	str	lr, [sp, #28]
   12edc:	bl	10f78 <__ctype_b_loc@plt>
   12ee0:	ldr	r0, [r0]
   12ee4:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12ee8:	mov	r2, #1
   12eec:	add	r0, r0, r6, lsl #1
   12ef0:	ldrb	r0, [r0, #1]
   12ef4:	ubfx	r9, r0, #6, #1
   12ef8:	ldr	r0, [sp, #52]	; 0x34
   12efc:	cmp	r2, #1
   12f00:	orr	r0, r9, r0
   12f04:	bhi	13240 <close@plt+0x21b4>
   12f08:	tst	r0, #1
   12f0c:	beq	13240 <close@plt+0x21b4>
   12f10:	ldr	lr, [sp, #28]
   12f14:	ldr	r4, [sp, #88]	; 0x58
   12f18:	b	12bb0 <close@plt+0x1b24>
   12f1c:	ldr	r1, [sp, #48]	; 0x30
   12f20:	mov	sl, #0
   12f24:	mov	r0, #92	; 0x5c
   12f28:	cmp	r1, #0
   12f2c:	beq	12fa4 <close@plt+0x1f18>
   12f30:	mov	r6, #92	; 0x5c
   12f34:	mov	r9, #0
   12f38:	cmp	sl, #0
   12f3c:	bne	12f74 <close@plt+0x1ee8>
   12f40:	ldr	r0, [fp, #-56]	; 0xffffffc8
   12f44:	tst	r0, #1
   12f48:	beq	12f74 <close@plt+0x1ee8>
   12f4c:	cmp	r8, r4
   12f50:	movcc	r0, #39	; 0x27
   12f54:	strbcc	r0, [r5, r8]
   12f58:	add	r0, r8, #1
   12f5c:	add	r8, r8, #2
   12f60:	cmp	r0, r4
   12f64:	movcc	r1, #39	; 0x27
   12f68:	strbcc	r1, [r5, r0]
   12f6c:	mov	r0, #0
   12f70:	str	r0, [fp, #-56]	; 0xffffffc8
   12f74:	mov	r1, r9
   12f78:	mov	r0, r6
   12f7c:	cmp	r8, r4
   12f80:	strbcc	r0, [r5, r8]
   12f84:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12f88:	add	r8, r8, #1
   12f8c:	and	r0, r0, r1
   12f90:	str	r0, [fp, #-48]	; 0xffffffd0
   12f94:	add	r7, r7, #1
   12f98:	cmn	lr, #1
   12f9c:	bne	128dc <close@plt+0x1850>
   12fa0:	b	128e8 <close@plt+0x185c>
   12fa4:	ldr	r1, [sp, #84]	; 0x54
   12fa8:	mov	sl, #0
   12fac:	mov	r9, #0
   12fb0:	tst	r1, #1
   12fb4:	mov	r1, #0
   12fb8:	beq	12bb0 <close@plt+0x1b24>
   12fbc:	b	12bf8 <close@plt+0x1b6c>
   12fc0:	ldr	r0, [sp, #36]	; 0x24
   12fc4:	mov	r6, #0
   12fc8:	mov	sl, #0
   12fcc:	mov	r9, #0
   12fd0:	cmp	r0, #0
   12fd4:	beq	12bb0 <close@plt+0x1b24>
   12fd8:	b	12f94 <close@plt+0x1f08>
   12fdc:	mov	r9, #1
   12fe0:	b	12bb0 <close@plt+0x1b24>
   12fe4:	mov	r0, #0
   12fe8:	cmn	lr, #1
   12fec:	sub	r4, fp, #40	; 0x28
   12ff0:	str	r0, [fp, #-36]	; 0xffffffdc
   12ff4:	str	r0, [fp, #-40]	; 0xffffffd8
   12ff8:	bne	1300c <close@plt+0x1f80>
   12ffc:	mov	r0, ip
   13000:	bl	10f9c <strlen@plt>
   13004:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13008:	mov	lr, r0
   1300c:	ldr	r0, [sp, #72]	; 0x48
   13010:	mov	r9, #1
   13014:	mov	r2, #0
   13018:	str	lr, [sp, #28]
   1301c:	add	r0, r0, r7
   13020:	str	r0, [sp, #20]
   13024:	b	13068 <close@plt+0x1fdc>
   13028:	ldr	r5, [sp, #44]	; 0x2c
   1302c:	add	r5, r0, r5
   13030:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13034:	bl	10ee8 <iswprint@plt>
   13038:	cmp	r0, #0
   1303c:	sub	r4, fp, #40	; 0x28
   13040:	movwne	r0, #1
   13044:	and	r9, r9, r0
   13048:	mov	r0, r4
   1304c:	bl	10ea0 <mbsinit@plt>
   13050:	mov	r2, r5
   13054:	ldr	lr, [sp, #28]
   13058:	ldr	r5, [fp, #-84]	; 0xffffffac
   1305c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13060:	cmp	r0, #0
   13064:	bne	12ef8 <close@plt+0x1e6c>
   13068:	add	r0, r2, r7
   1306c:	str	r2, [sp, #44]	; 0x2c
   13070:	mov	r3, r4
   13074:	add	r1, ip, r0
   13078:	str	r0, [sp, #24]
   1307c:	sub	r2, lr, r0
   13080:	sub	r0, fp, #44	; 0x2c
   13084:	bl	150f0 <close@plt+0x4064>
   13088:	cmp	r0, #0
   1308c:	beq	13430 <close@plt+0x23a4>
   13090:	cmn	r0, #1
   13094:	beq	133ec <close@plt+0x2360>
   13098:	ldr	lr, [sp, #28]
   1309c:	cmn	r0, #2
   130a0:	beq	133f4 <close@plt+0x2368>
   130a4:	ldr	r2, [sp, #64]	; 0x40
   130a8:	ldr	r4, [sp, #88]	; 0x58
   130ac:	ldr	ip, [sp, #84]	; 0x54
   130b0:	cmp	r0, #2
   130b4:	mov	r1, #0
   130b8:	movwcc	r1, #1
   130bc:	eor	r2, r2, #1
   130c0:	orrs	r1, r2, r1
   130c4:	bne	13028 <close@plt+0x1f9c>
   130c8:	ldr	r1, [sp, #44]	; 0x2c
   130cc:	ldr	r2, [sp, #20]
   130d0:	add	r1, r2, r1
   130d4:	sub	r2, r0, #1
   130d8:	b	130e8 <close@plt+0x205c>
   130dc:	add	r1, r1, #1
   130e0:	subs	r2, r2, #1
   130e4:	beq	13028 <close@plt+0x1f9c>
   130e8:	ldrb	r3, [r1]
   130ec:	sub	r3, r3, #91	; 0x5b
   130f0:	cmp	r3, #33	; 0x21
   130f4:	bhi	130dc <close@plt+0x2050>
   130f8:	add	r5, pc, #0
   130fc:	ldr	pc, [r5, r3, lsl #2]
   13100:	andeq	r3, r1, r4, ror #9
   13104:	andeq	r3, r1, r4, ror #9
   13108:	ldrdeq	r3, [r1], -ip
   1310c:	andeq	r3, r1, r4, ror #9
   13110:	ldrdeq	r3, [r1], -ip
   13114:	andeq	r3, r1, r4, ror #9
   13118:	ldrdeq	r3, [r1], -ip
   1311c:	ldrdeq	r3, [r1], -ip
   13120:	ldrdeq	r3, [r1], -ip
   13124:	ldrdeq	r3, [r1], -ip
   13128:	ldrdeq	r3, [r1], -ip
   1312c:	ldrdeq	r3, [r1], -ip
   13130:	ldrdeq	r3, [r1], -ip
   13134:	ldrdeq	r3, [r1], -ip
   13138:	ldrdeq	r3, [r1], -ip
   1313c:	ldrdeq	r3, [r1], -ip
   13140:	ldrdeq	r3, [r1], -ip
   13144:	ldrdeq	r3, [r1], -ip
   13148:	ldrdeq	r3, [r1], -ip
   1314c:	ldrdeq	r3, [r1], -ip
   13150:	ldrdeq	r3, [r1], -ip
   13154:	ldrdeq	r3, [r1], -ip
   13158:	ldrdeq	r3, [r1], -ip
   1315c:	ldrdeq	r3, [r1], -ip
   13160:	ldrdeq	r3, [r1], -ip
   13164:	ldrdeq	r3, [r1], -ip
   13168:	ldrdeq	r3, [r1], -ip
   1316c:	ldrdeq	r3, [r1], -ip
   13170:	ldrdeq	r3, [r1], -ip
   13174:	ldrdeq	r3, [r1], -ip
   13178:	ldrdeq	r3, [r1], -ip
   1317c:	ldrdeq	r3, [r1], -ip
   13180:	ldrdeq	r3, [r1], -ip
   13184:	andeq	r3, r1, r4, ror #9
   13188:	mov	r8, r0
   1318c:	b	12bb0 <close@plt+0x1b24>
   13190:	ldr	r0, [sp, #32]
   13194:	cmp	r0, #0
   13198:	beq	13238 <close@plt+0x21ac>
   1319c:	add	r0, r7, #2
   131a0:	cmp	r0, lr
   131a4:	bcs	13238 <close@plt+0x21ac>
   131a8:	add	r1, r7, ip
   131ac:	ldrb	r1, [r1, #1]
   131b0:	cmp	r1, #63	; 0x3f
   131b4:	bne	13238 <close@plt+0x21ac>
   131b8:	ldrb	r9, [ip, r0]
   131bc:	sub	r2, r9, #33	; 0x21
   131c0:	cmp	r2, #29
   131c4:	bhi	13238 <close@plt+0x21ac>
   131c8:	movw	r1, #20929	; 0x51c1
   131cc:	mov	r3, #1
   131d0:	movt	r1, #14336	; 0x3800
   131d4:	tst	r1, r3, lsl r2
   131d8:	beq	13238 <close@plt+0x21ac>
   131dc:	ldr	r1, [fp, #-76]	; 0xffffffb4
   131e0:	tst	r1, #1
   131e4:	bne	13508 <close@plt+0x247c>
   131e8:	cmp	r8, r4
   131ec:	add	r2, r8, #1
   131f0:	mov	r6, r9
   131f4:	mov	r7, r0
   131f8:	mov	r9, #0
   131fc:	movcc	r1, #63	; 0x3f
   13200:	strbcc	r1, [r5, r8]
   13204:	cmp	r2, r4
   13208:	movcc	r1, #34	; 0x22
   1320c:	strbcc	r1, [r5, r2]
   13210:	add	r2, r8, #2
   13214:	cmp	r2, r4
   13218:	movcc	r1, #34	; 0x22
   1321c:	strbcc	r1, [r5, r2]
   13220:	add	r2, r8, #3
   13224:	add	r8, r8, #4
   13228:	cmp	r2, r4
   1322c:	movcc	r1, #63	; 0x3f
   13230:	strbcc	r1, [r5, r2]
   13234:	b	12bb0 <close@plt+0x1b24>
   13238:	mov	r9, #0
   1323c:	b	12bb0 <close@plt+0x1b24>
   13240:	ldr	lr, [sp, #28]
   13244:	ldr	r4, [fp, #-56]	; 0xffffffc8
   13248:	add	r1, r2, r7
   1324c:	mov	r2, #0
   13250:	str	r1, [sp, #44]	; 0x2c
   13254:	tst	r0, #1
   13258:	bne	13374 <close@plt+0x22e8>
   1325c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13260:	tst	r1, #1
   13264:	bne	13504 <close@plt+0x2478>
   13268:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1326c:	subs	r2, r1, #2
   13270:	movwne	r2, #1
   13274:	orr	r2, r2, r4
   13278:	tst	r2, #1
   1327c:	bne	132c0 <close@plt+0x2234>
   13280:	ldr	r1, [sp, #88]	; 0x58
   13284:	add	r2, r8, #1
   13288:	mov	r4, #1
   1328c:	cmp	r8, r1
   13290:	movcc	r1, #39	; 0x27
   13294:	strbcc	r1, [r5, r8]
   13298:	ldr	r1, [sp, #88]	; 0x58
   1329c:	cmp	r2, r1
   132a0:	movcc	r1, #36	; 0x24
   132a4:	strbcc	r1, [r5, r2]
   132a8:	ldr	r1, [sp, #88]	; 0x58
   132ac:	add	r2, r8, #2
   132b0:	add	r8, r8, #3
   132b4:	cmp	r2, r1
   132b8:	movcc	r1, #39	; 0x27
   132bc:	strbcc	r1, [r5, r2]
   132c0:	ldr	r1, [sp, #88]	; 0x58
   132c4:	add	r2, r8, #1
   132c8:	cmp	r8, r1
   132cc:	movcc	r1, #92	; 0x5c
   132d0:	strbcc	r1, [r5, r8]
   132d4:	ldr	r1, [sp, #88]	; 0x58
   132d8:	cmp	r2, r1
   132dc:	bcs	132f0 <close@plt+0x2264>
   132e0:	uxtb	r3, r6
   132e4:	mov	r1, #48	; 0x30
   132e8:	orr	r3, r1, r3, lsr #6
   132ec:	strb	r3, [r5, r2]
   132f0:	ldr	r1, [sp, #88]	; 0x58
   132f4:	add	r2, r8, #2
   132f8:	add	r8, r8, #3
   132fc:	cmp	r2, r1
   13300:	lsrcc	r3, r6, #3
   13304:	movcc	r1, #6
   13308:	bficc	r3, r1, #3, #29
   1330c:	mov	r1, #6
   13310:	bfi	r6, r1, #3, #29
   13314:	strbcc	r3, [r5, r2]
   13318:	mov	r2, #1
   1331c:	b	1339c <close@plt+0x2310>
   13320:	ldr	r1, [sp, #88]	; 0x58
   13324:	ldr	r5, [fp, #-84]	; 0xffffffac
   13328:	ldr	r4, [sp, #88]	; 0x58
   1332c:	cmp	r8, r1
   13330:	movcc	r1, #39	; 0x27
   13334:	strbcc	r1, [r5, r8]
   13338:	add	r1, r8, #1
   1333c:	add	r8, r8, #2
   13340:	cmp	r1, r4
   13344:	movcc	r4, #39	; 0x27
   13348:	strbcc	r4, [r5, r1]
   1334c:	mov	r4, #0
   13350:	ldr	r1, [sp, #88]	; 0x58
   13354:	cmp	r8, r1
   13358:	ldr	r1, [sp, #72]	; 0x48
   1335c:	strbcc	r6, [r5, r8]
   13360:	add	r8, r8, #1
   13364:	ldrb	r6, [r1, r7]
   13368:	mov	r7, r3
   1336c:	tst	r0, #1
   13370:	beq	1325c <close@plt+0x21d0>
   13374:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13378:	tst	r1, #1
   1337c:	beq	13394 <close@plt+0x2308>
   13380:	ldr	r1, [sp, #88]	; 0x58
   13384:	cmp	r8, r1
   13388:	movcc	r1, #92	; 0x5c
   1338c:	strbcc	r1, [r5, r8]
   13390:	add	r8, r8, #1
   13394:	mov	r1, #0
   13398:	str	r1, [fp, #-52]	; 0xffffffcc
   1339c:	ldr	r1, [sp, #44]	; 0x2c
   133a0:	add	r3, r7, #1
   133a4:	and	sl, r2, #1
   133a8:	cmp	r1, r3
   133ac:	bls	133d0 <close@plt+0x2344>
   133b0:	cmp	sl, #0
   133b4:	mvn	r5, r4
   133b8:	movwne	sl, #1
   133bc:	orr	r5, r5, sl
   133c0:	tst	r5, #1
   133c4:	beq	13320 <close@plt+0x2294>
   133c8:	ldr	r5, [fp, #-84]	; 0xffffffac
   133cc:	b	13350 <close@plt+0x22c4>
   133d0:	str	r4, [fp, #-56]	; 0xffffffc8
   133d4:	ldr	r4, [sp, #88]	; 0x58
   133d8:	cmp	sl, #0
   133dc:	movwne	sl, #1
   133e0:	cmp	sl, #0
   133e4:	beq	12f40 <close@plt+0x1eb4>
   133e8:	b	12f74 <close@plt+0x1ee8>
   133ec:	mov	r9, #0
   133f0:	b	13430 <close@plt+0x23a4>
   133f4:	ldr	r0, [sp, #24]
   133f8:	mov	r9, #0
   133fc:	cmp	lr, r0
   13400:	bls	13430 <close@plt+0x23a4>
   13404:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13408:	ldr	r2, [sp, #44]	; 0x2c
   1340c:	add	r0, ip, r7
   13410:	ldrb	r1, [r0, r2]
   13414:	cmp	r1, #0
   13418:	beq	12ef8 <close@plt+0x1e6c>
   1341c:	add	r2, r2, #1
   13420:	add	r1, r7, r2
   13424:	cmp	r1, lr
   13428:	bcc	13410 <close@plt+0x2384>
   1342c:	b	12ef8 <close@plt+0x1e6c>
   13430:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13434:	ldr	r2, [sp, #44]	; 0x2c
   13438:	b	12ef8 <close@plt+0x1e6c>
   1343c:	mov	lr, r7
   13440:	b	13448 <close@plt+0x23bc>
   13444:	mvn	lr, #0
   13448:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1344c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13450:	eor	r0, r1, #2
   13454:	orr	r0, r0, r8
   13458:	clz	r0, r0
   1345c:	lsr	r0, r0, #5
   13460:	tst	r2, r0
   13464:	bne	13508 <close@plt+0x247c>
   13468:	subs	r0, r1, #2
   1346c:	movwne	r0, #1
   13470:	orr	r0, r2, r0
   13474:	tst	r0, #1
   13478:	ldreq	r0, [sp, #60]	; 0x3c
   1347c:	eoreq	r0, r0, #1
   13480:	tsteq	r0, #1
   13484:	bne	1359c <close@plt+0x2510>
   13488:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1348c:	mov	sl, lr
   13490:	tst	r0, #1
   13494:	bne	13568 <close@plt+0x24dc>
   13498:	ldr	r6, [sp, #56]	; 0x38
   1349c:	mov	r9, #0
   134a0:	cmp	r6, #0
   134a4:	beq	13594 <close@plt+0x2508>
   134a8:	ldr	r0, [sp, #84]	; 0x54
   134ac:	mov	r1, #0
   134b0:	mov	r7, #2
   134b4:	cmp	r4, #0
   134b8:	str	r1, [fp, #-48]	; 0xffffffd0
   134bc:	mov	r1, #0
   134c0:	str	r1, [fp, #-76]	; 0xffffffb4
   134c4:	beq	12664 <close@plt+0x15d8>
   134c8:	b	1359c <close@plt+0x2510>
   134cc:	ldr	ip, [fp, #-80]	; 0xffffffb0
   134d0:	ldr	r1, [fp, #12]
   134d4:	ldr	r2, [fp, #-68]	; 0xffffffbc
   134d8:	mov	lr, r4
   134dc:	mov	r4, r6
   134e0:	b	13528 <close@plt+0x249c>
   134e4:	tst	ip, #1
   134e8:	ldr	r5, [fp, #-84]	; 0xffffffac
   134ec:	ldr	ip, [fp, #-80]	; 0xffffffb0
   134f0:	ldr	r1, [fp, #12]
   134f4:	mov	r0, #2
   134f8:	movwne	r0, #4
   134fc:	mov	r2, r0
   13500:	b	13528 <close@plt+0x249c>
   13504:	ldr	r4, [sp, #88]	; 0x58
   13508:	ldr	r1, [sp, #84]	; 0x54
   1350c:	mov	r0, #2
   13510:	tst	r1, #1
   13514:	movwne	r0, #4
   13518:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1351c:	ldr	r1, [fp, #12]
   13520:	cmp	r2, #2
   13524:	moveq	r2, r0
   13528:	mov	r0, #0
   1352c:	bic	r1, r1, #2
   13530:	str	r2, [sp]
   13534:	mov	r2, ip
   13538:	mov	r3, lr
   1353c:	str	r0, [sp, #8]
   13540:	ldr	r0, [sp, #76]	; 0x4c
   13544:	str	r1, [sp, #4]
   13548:	mov	r1, r4
   1354c:	str	r0, [sp, #12]
   13550:	ldr	r0, [sp, #80]	; 0x50
   13554:	str	r0, [sp, #16]
   13558:	mov	r0, r5
   1355c:	bl	125d4 <close@plt+0x1548>
   13560:	mov	r8, r0
   13564:	b	135e8 <close@plt+0x255c>
   13568:	mov	r0, #5
   1356c:	ldr	r1, [sp, #56]	; 0x38
   13570:	ldr	r2, [fp, #-80]	; 0xffffffb0
   13574:	mov	r3, sl
   13578:	str	r0, [sp]
   1357c:	ldr	r0, [fp, #12]
   13580:	str	r0, [sp, #4]
   13584:	ldr	r0, [fp, #16]
   13588:	str	r0, [sp, #8]
   1358c:	ldr	r0, [sp, #76]	; 0x4c
   13590:	b	1354c <close@plt+0x24c0>
   13594:	mov	r0, #0
   13598:	str	r0, [fp, #-76]	; 0xffffffb4
   1359c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   135a0:	cmp	r1, #0
   135a4:	beq	135dc <close@plt+0x2550>
   135a8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   135ac:	tst	r0, #1
   135b0:	bne	135dc <close@plt+0x2550>
   135b4:	ldrb	r0, [r1]
   135b8:	cmp	r0, #0
   135bc:	beq	135dc <close@plt+0x2550>
   135c0:	add	r1, r1, #1
   135c4:	cmp	r8, r4
   135c8:	strbcc	r0, [r5, r8]
   135cc:	add	r8, r8, #1
   135d0:	ldrb	r0, [r1], #1
   135d4:	cmp	r0, #0
   135d8:	bne	135c4 <close@plt+0x2538>
   135dc:	cmp	r8, r4
   135e0:	movcc	r0, #0
   135e4:	strbcc	r0, [r5, r8]
   135e8:	mov	r0, r8
   135ec:	sub	sp, fp, #28
   135f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   135f4:	mov	r0, #4
   135f8:	b	13518 <close@plt+0x248c>
   135fc:	bl	11080 <abort@plt>
   13600:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13604:	add	fp, sp, #28
   13608:	sub	sp, sp, #28
   1360c:	movw	r5, #24952	; 0x6178
   13610:	cmp	r2, #0
   13614:	mov	r4, r1
   13618:	mov	r7, r0
   1361c:	str	r0, [sp, #20]
   13620:	movt	r5, #2
   13624:	movne	r5, r2
   13628:	bl	10fa8 <__errno_location@plt>
   1362c:	mov	sl, r0
   13630:	ldr	r2, [r5, #40]	; 0x28
   13634:	ldr	r3, [r5, #44]	; 0x2c
   13638:	ldm	r5, {r0, r1}
   1363c:	orr	r8, r1, #1
   13640:	add	r9, r5, #8
   13644:	mov	r1, #0
   13648:	ldr	r6, [sl]
   1364c:	stm	sp, {r0, r8, r9}
   13650:	mov	r0, #0
   13654:	str	r2, [sp, #12]
   13658:	str	r3, [sp, #16]
   1365c:	mov	r2, r7
   13660:	mov	r3, r4
   13664:	str	r6, [sp, #24]
   13668:	mov	r6, r4
   1366c:	bl	125d4 <close@plt+0x1548>
   13670:	add	r7, r0, #1
   13674:	mov	r0, r7
   13678:	bl	1482c <close@plt+0x37a0>
   1367c:	mov	r4, r0
   13680:	ldr	r0, [r5]
   13684:	ldr	r2, [r5, #44]	; 0x2c
   13688:	ldr	r1, [r5, #40]	; 0x28
   1368c:	mov	r3, r6
   13690:	stm	sp, {r0, r8, r9}
   13694:	str	r2, [sp, #16]
   13698:	ldr	r2, [sp, #20]
   1369c:	str	r1, [sp, #12]
   136a0:	mov	r0, r4
   136a4:	mov	r1, r7
   136a8:	bl	125d4 <close@plt+0x1548>
   136ac:	ldr	r0, [sp, #24]
   136b0:	str	r0, [sl]
   136b4:	mov	r0, r4
   136b8:	sub	sp, fp, #28
   136bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   136c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   136c4:	add	fp, sp, #28
   136c8:	sub	sp, sp, #36	; 0x24
   136cc:	movw	r8, #24952	; 0x6178
   136d0:	cmp	r3, #0
   136d4:	mov	r4, r2
   136d8:	str	r2, [sp, #24]
   136dc:	mov	r5, r1
   136e0:	mov	r6, r0
   136e4:	str	r0, [sp, #20]
   136e8:	movt	r8, #2
   136ec:	movne	r8, r3
   136f0:	bl	10fa8 <__errno_location@plt>
   136f4:	str	r0, [sp, #28]
   136f8:	ldr	r1, [r8, #40]	; 0x28
   136fc:	ldr	r2, [r8, #44]	; 0x2c
   13700:	ldr	r7, [r0]
   13704:	cmp	r4, #0
   13708:	add	sl, r8, #8
   1370c:	mov	r0, #0
   13710:	ldm	r8, {r3, r9}
   13714:	orreq	r9, r9, #1
   13718:	stm	sp, {r3, r9, sl}
   1371c:	str	r1, [sp, #12]
   13720:	str	r2, [sp, #16]
   13724:	mov	r1, #0
   13728:	mov	r2, r6
   1372c:	mov	r3, r5
   13730:	str	r7, [sp, #32]
   13734:	mov	r7, r5
   13738:	bl	125d4 <close@plt+0x1548>
   1373c:	add	r4, r0, #1
   13740:	mov	r5, r0
   13744:	mov	r0, r4
   13748:	bl	1482c <close@plt+0x37a0>
   1374c:	mov	r6, r0
   13750:	ldr	r0, [r8]
   13754:	ldr	r2, [r8, #44]	; 0x2c
   13758:	ldr	r1, [r8, #40]	; 0x28
   1375c:	mov	r3, r7
   13760:	stm	sp, {r0, r9, sl}
   13764:	str	r2, [sp, #16]
   13768:	ldr	r2, [sp, #20]
   1376c:	str	r1, [sp, #12]
   13770:	mov	r0, r6
   13774:	mov	r1, r4
   13778:	bl	125d4 <close@plt+0x1548>
   1377c:	ldr	r0, [sp, #24]
   13780:	ldr	r1, [sp, #32]
   13784:	ldr	r2, [sp, #28]
   13788:	cmp	r0, #0
   1378c:	str	r1, [r2]
   13790:	strne	r5, [r0]
   13794:	mov	r0, r6
   13798:	sub	sp, fp, #28
   1379c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   137a0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   137a4:	add	fp, sp, #24
   137a8:	movw	r5, #24828	; 0x60fc
   137ac:	movw	r8, #24824	; 0x60f8
   137b0:	movt	r5, #2
   137b4:	movt	r8, #2
   137b8:	ldr	r0, [r5]
   137bc:	ldr	r4, [r8]
   137c0:	cmp	r0, #2
   137c4:	blt	137f0 <close@plt+0x2764>
   137c8:	add	r7, r4, #12
   137cc:	mov	r6, #0
   137d0:	ldr	r0, [r7, r6, lsl #3]
   137d4:	bl	122c8 <close@plt+0x123c>
   137d8:	ldr	r1, [r5]
   137dc:	add	r2, r6, #2
   137e0:	add	r0, r6, #1
   137e4:	mov	r6, r0
   137e8:	cmp	r2, r1
   137ec:	blt	137d0 <close@plt+0x2744>
   137f0:	ldr	r0, [r4, #4]
   137f4:	movw	r9, #25000	; 0x61a8
   137f8:	movw	r7, #24832	; 0x6100
   137fc:	movt	r9, #2
   13800:	movt	r7, #2
   13804:	cmp	r0, r9
   13808:	beq	13818 <close@plt+0x278c>
   1380c:	bl	122c8 <close@plt+0x123c>
   13810:	mov	r0, #256	; 0x100
   13814:	stm	r7, {r0, r9}
   13818:	cmp	r4, r7
   1381c:	beq	1382c <close@plt+0x27a0>
   13820:	mov	r0, r4
   13824:	bl	122c8 <close@plt+0x123c>
   13828:	str	r7, [r8]
   1382c:	mov	r0, #1
   13830:	str	r0, [r5]
   13834:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13838:	movw	r3, #24952	; 0x6178
   1383c:	mvn	r2, #0
   13840:	movt	r3, #2
   13844:	b	13848 <close@plt+0x27bc>
   13848:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1384c:	add	fp, sp, #28
   13850:	sub	sp, sp, #44	; 0x2c
   13854:	mov	r7, r3
   13858:	str	r2, [sp, #36]	; 0x24
   1385c:	str	r1, [sp, #32]
   13860:	mov	r5, r0
   13864:	bl	10fa8 <__errno_location@plt>
   13868:	cmp	r5, #0
   1386c:	bmi	139dc <close@plt+0x2950>
   13870:	cmn	r5, #-2147483647	; 0x80000001
   13874:	beq	139dc <close@plt+0x2950>
   13878:	movw	r8, #24828	; 0x60fc
   1387c:	movw	r4, #24824	; 0x60f8
   13880:	str	r0, [sp, #28]
   13884:	ldr	r0, [r0]
   13888:	movt	r8, #2
   1388c:	movt	r4, #2
   13890:	ldr	r1, [r8]
   13894:	ldr	r6, [r4]
   13898:	str	r0, [sp, #24]
   1389c:	cmp	r1, r5
   138a0:	ble	138ac <close@plt+0x2820>
   138a4:	mov	sl, r6
   138a8:	b	13918 <close@plt+0x288c>
   138ac:	movw	r9, #24832	; 0x6100
   138b0:	mov	r0, #8
   138b4:	str	r1, [fp, #-32]	; 0xffffffe0
   138b8:	sub	r1, r5, r1
   138bc:	mvn	r3, #-2147483648	; 0x80000000
   138c0:	movt	r9, #2
   138c4:	str	r0, [sp]
   138c8:	add	r2, r1, #1
   138cc:	sub	r1, fp, #32
   138d0:	subs	r0, r6, r9
   138d4:	movne	r0, r6
   138d8:	bl	14a2c <close@plt+0x39a0>
   138dc:	mov	sl, r0
   138e0:	cmp	r6, r9
   138e4:	str	r0, [r4]
   138e8:	bne	138f4 <close@plt+0x2868>
   138ec:	ldrd	r0, [r9]
   138f0:	stm	sl, {r0, r1}
   138f4:	ldr	r1, [r8]
   138f8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   138fc:	add	r0, sl, r1, lsl #3
   13900:	sub	r1, r2, r1
   13904:	lsl	r2, r1, #3
   13908:	mov	r1, #0
   1390c:	bl	10fcc <memset@plt>
   13910:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13914:	str	r0, [r8]
   13918:	mov	r9, sl
   1391c:	ldm	r7, {r0, r1}
   13920:	orr	r8, r1, #1
   13924:	add	r1, r7, #8
   13928:	ldr	r2, [r7, #40]	; 0x28
   1392c:	ldr	r3, [r7, #44]	; 0x2c
   13930:	ldr	r6, [r9, r5, lsl #3]!
   13934:	str	r1, [sp, #20]
   13938:	ldr	r4, [r9, #4]!
   1393c:	stm	sp, {r0, r8}
   13940:	add	r0, sp, #8
   13944:	stm	r0, {r1, r2, r3}
   13948:	ldr	r2, [sp, #32]
   1394c:	ldr	r3, [sp, #36]	; 0x24
   13950:	mov	r1, r6
   13954:	mov	r0, r4
   13958:	bl	125d4 <close@plt+0x1548>
   1395c:	cmp	r6, r0
   13960:	bhi	139c4 <close@plt+0x2938>
   13964:	add	r6, r0, #1
   13968:	movw	r0, #25000	; 0x61a8
   1396c:	movt	r0, #2
   13970:	str	r6, [sl, r5, lsl #3]
   13974:	cmp	r4, r0
   13978:	beq	13984 <close@plt+0x28f8>
   1397c:	mov	r0, r4
   13980:	bl	122c8 <close@plt+0x123c>
   13984:	mov	r0, r6
   13988:	bl	1482c <close@plt+0x37a0>
   1398c:	str	r0, [r9]
   13990:	mov	r4, r0
   13994:	add	r3, sp, #8
   13998:	ldr	r0, [r7]
   1399c:	ldr	r1, [r7, #40]	; 0x28
   139a0:	ldr	r2, [r7, #44]	; 0x2c
   139a4:	stm	sp, {r0, r8}
   139a8:	ldr	r0, [sp, #20]
   139ac:	stm	r3, {r0, r1, r2}
   139b0:	ldr	r2, [sp, #32]
   139b4:	ldr	r3, [sp, #36]	; 0x24
   139b8:	mov	r0, r4
   139bc:	mov	r1, r6
   139c0:	bl	125d4 <close@plt+0x1548>
   139c4:	ldr	r0, [sp, #28]
   139c8:	ldr	r1, [sp, #24]
   139cc:	str	r1, [r0]
   139d0:	mov	r0, r4
   139d4:	sub	sp, fp, #28
   139d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   139dc:	bl	11080 <abort@plt>
   139e0:	movw	r3, #24952	; 0x6178
   139e4:	movt	r3, #2
   139e8:	b	13848 <close@plt+0x27bc>
   139ec:	movw	r3, #24952	; 0x6178
   139f0:	mov	r1, r0
   139f4:	mov	r0, #0
   139f8:	mvn	r2, #0
   139fc:	movt	r3, #2
   13a00:	b	13848 <close@plt+0x27bc>
   13a04:	movw	r3, #24952	; 0x6178
   13a08:	mov	r2, r1
   13a0c:	mov	r1, r0
   13a10:	mov	r0, #0
   13a14:	movt	r3, #2
   13a18:	b	13848 <close@plt+0x27bc>
   13a1c:	push	{fp, lr}
   13a20:	mov	fp, sp
   13a24:	sub	sp, sp, #48	; 0x30
   13a28:	vmov.i32	q8, #0	; 0x00000000
   13a2c:	mov	ip, #32
   13a30:	mov	r3, sp
   13a34:	mov	lr, r2
   13a38:	cmp	r1, #10
   13a3c:	add	r2, r3, #16
   13a40:	vst1.64	{d16-d17}, [r3], ip
   13a44:	vst1.64	{d16-d17}, [r2]
   13a48:	vst1.64	{d16-d17}, [r3]
   13a4c:	beq	13a6c <close@plt+0x29e0>
   13a50:	str	r1, [sp]
   13a54:	mov	r3, sp
   13a58:	mov	r1, lr
   13a5c:	mvn	r2, #0
   13a60:	bl	13848 <close@plt+0x27bc>
   13a64:	mov	sp, fp
   13a68:	pop	{fp, pc}
   13a6c:	bl	11080 <abort@plt>
   13a70:	push	{r4, sl, fp, lr}
   13a74:	add	fp, sp, #8
   13a78:	sub	sp, sp, #48	; 0x30
   13a7c:	vmov.i32	q8, #0	; 0x00000000
   13a80:	mov	ip, r3
   13a84:	mov	r3, sp
   13a88:	mov	lr, #32
   13a8c:	cmp	r1, #10
   13a90:	add	r4, r3, #16
   13a94:	vst1.64	{d16-d17}, [r3], lr
   13a98:	vst1.64	{d16-d17}, [r4]
   13a9c:	vst1.64	{d16-d17}, [r3]
   13aa0:	beq	13ac0 <close@plt+0x2a34>
   13aa4:	str	r1, [sp]
   13aa8:	mov	r1, r2
   13aac:	mov	r3, sp
   13ab0:	mov	r2, ip
   13ab4:	bl	13848 <close@plt+0x27bc>
   13ab8:	sub	sp, fp, #8
   13abc:	pop	{r4, sl, fp, pc}
   13ac0:	bl	11080 <abort@plt>
   13ac4:	push	{fp, lr}
   13ac8:	mov	fp, sp
   13acc:	sub	sp, sp, #48	; 0x30
   13ad0:	vmov.i32	q8, #0	; 0x00000000
   13ad4:	mov	r3, sp
   13ad8:	mov	ip, #32
   13adc:	cmp	r0, #10
   13ae0:	add	r2, r3, #16
   13ae4:	vst1.64	{d16-d17}, [r3], ip
   13ae8:	vst1.64	{d16-d17}, [r2]
   13aec:	vst1.64	{d16-d17}, [r3]
   13af0:	beq	13b10 <close@plt+0x2a84>
   13af4:	str	r0, [sp]
   13af8:	mov	r3, sp
   13afc:	mov	r0, #0
   13b00:	mvn	r2, #0
   13b04:	bl	13848 <close@plt+0x27bc>
   13b08:	mov	sp, fp
   13b0c:	pop	{fp, pc}
   13b10:	bl	11080 <abort@plt>
   13b14:	push	{fp, lr}
   13b18:	mov	fp, sp
   13b1c:	sub	sp, sp, #48	; 0x30
   13b20:	vmov.i32	q8, #0	; 0x00000000
   13b24:	mov	r3, sp
   13b28:	mov	ip, #32
   13b2c:	cmp	r0, #10
   13b30:	add	lr, r3, #16
   13b34:	vst1.64	{d16-d17}, [r3], ip
   13b38:	vst1.64	{d16-d17}, [lr]
   13b3c:	vst1.64	{d16-d17}, [r3]
   13b40:	beq	13b5c <close@plt+0x2ad0>
   13b44:	str	r0, [sp]
   13b48:	mov	r3, sp
   13b4c:	mov	r0, #0
   13b50:	bl	13848 <close@plt+0x27bc>
   13b54:	mov	sp, fp
   13b58:	pop	{fp, pc}
   13b5c:	bl	11080 <abort@plt>
   13b60:	push	{r4, sl, fp, lr}
   13b64:	add	fp, sp, #8
   13b68:	sub	sp, sp, #48	; 0x30
   13b6c:	mov	lr, r0
   13b70:	movw	r0, #24952	; 0x6178
   13b74:	mov	ip, r1
   13b78:	mov	r1, #32
   13b7c:	mov	r4, #1
   13b80:	movt	r0, #2
   13b84:	add	r3, r0, #16
   13b88:	vld1.64	{d16-d17}, [r0], r1
   13b8c:	vld1.64	{d20-d21}, [r0]
   13b90:	vld1.64	{d18-d19}, [r3]
   13b94:	mov	r3, sp
   13b98:	add	r0, r3, #32
   13b9c:	add	r1, r3, #16
   13ba0:	vst1.64	{d20-d21}, [r0]
   13ba4:	mov	r0, #28
   13ba8:	vst1.64	{d18-d19}, [r1]
   13bac:	mov	r1, r3
   13bb0:	and	r0, r0, r2, lsr #3
   13bb4:	and	r2, r2, #31
   13bb8:	vst1.64	{d16-d17}, [r1], r0
   13bbc:	ldr	r0, [r1, #8]
   13bc0:	bic	r4, r4, r0, lsr r2
   13bc4:	eor	r0, r0, r4, lsl r2
   13bc8:	mov	r2, ip
   13bcc:	str	r0, [r1, #8]
   13bd0:	mov	r0, #0
   13bd4:	mov	r1, lr
   13bd8:	bl	13848 <close@plt+0x27bc>
   13bdc:	sub	sp, fp, #8
   13be0:	pop	{r4, sl, fp, pc}
   13be4:	push	{fp, lr}
   13be8:	mov	fp, sp
   13bec:	sub	sp, sp, #48	; 0x30
   13bf0:	mov	ip, r0
   13bf4:	movw	r0, #24952	; 0x6178
   13bf8:	mov	r2, #32
   13bfc:	movt	r0, #2
   13c00:	add	r3, r0, #16
   13c04:	vld1.64	{d16-d17}, [r0], r2
   13c08:	vld1.64	{d20-d21}, [r0]
   13c0c:	vld1.64	{d18-d19}, [r3]
   13c10:	mov	r3, sp
   13c14:	add	r0, r3, #32
   13c18:	add	r2, r3, #16
   13c1c:	vst1.64	{d20-d21}, [r0]
   13c20:	mov	r0, #28
   13c24:	vst1.64	{d18-d19}, [r2]
   13c28:	mov	r2, r3
   13c2c:	and	r0, r0, r1, lsr #3
   13c30:	and	r1, r1, #31
   13c34:	vst1.64	{d16-d17}, [r2], r0
   13c38:	mov	r0, #1
   13c3c:	ldr	lr, [r2, #8]
   13c40:	bic	r0, r0, lr, lsr r1
   13c44:	eor	r0, lr, r0, lsl r1
   13c48:	mov	r1, ip
   13c4c:	str	r0, [r2, #8]
   13c50:	mov	r0, #0
   13c54:	mvn	r2, #0
   13c58:	bl	13848 <close@plt+0x27bc>
   13c5c:	mov	sp, fp
   13c60:	pop	{fp, pc}
   13c64:	push	{fp, lr}
   13c68:	mov	fp, sp
   13c6c:	sub	sp, sp, #48	; 0x30
   13c70:	mov	r1, r0
   13c74:	movw	r0, #24952	; 0x6178
   13c78:	mov	r3, #32
   13c7c:	movt	r0, #2
   13c80:	add	r2, r0, #16
   13c84:	vld1.64	{d16-d17}, [r0], r3
   13c88:	mov	r3, sp
   13c8c:	vld1.64	{d18-d19}, [r2]
   13c90:	vld1.64	{d20-d21}, [r0]
   13c94:	add	r2, r3, #16
   13c98:	add	r0, r3, #32
   13c9c:	vst1.64	{d18-d19}, [r2]
   13ca0:	vst1.64	{d20-d21}, [r0]
   13ca4:	mov	r0, #12
   13ca8:	mov	r2, r3
   13cac:	vst1.64	{d16-d17}, [r2], r0
   13cb0:	ldr	r0, [r2]
   13cb4:	orr	r0, r0, #67108864	; 0x4000000
   13cb8:	str	r0, [r2]
   13cbc:	mov	r0, #0
   13cc0:	mvn	r2, #0
   13cc4:	bl	13848 <close@plt+0x27bc>
   13cc8:	mov	sp, fp
   13ccc:	pop	{fp, pc}
   13cd0:	push	{fp, lr}
   13cd4:	mov	fp, sp
   13cd8:	sub	sp, sp, #48	; 0x30
   13cdc:	mov	ip, r1
   13ce0:	mov	r1, r0
   13ce4:	movw	r0, #24952	; 0x6178
   13ce8:	mov	r2, #32
   13cec:	movt	r0, #2
   13cf0:	add	r3, r0, #16
   13cf4:	vld1.64	{d16-d17}, [r0], r2
   13cf8:	vld1.64	{d18-d19}, [r3]
   13cfc:	vld1.64	{d20-d21}, [r0]
   13d00:	mov	r3, sp
   13d04:	add	r2, r3, #16
   13d08:	add	r0, r3, #32
   13d0c:	vst1.64	{d18-d19}, [r2]
   13d10:	vst1.64	{d20-d21}, [r0]
   13d14:	mov	r0, #12
   13d18:	mov	r2, r3
   13d1c:	vst1.64	{d16-d17}, [r2], r0
   13d20:	ldr	r0, [r2]
   13d24:	orr	r0, r0, #67108864	; 0x4000000
   13d28:	str	r0, [r2]
   13d2c:	mov	r0, #0
   13d30:	mov	r2, ip
   13d34:	bl	13848 <close@plt+0x27bc>
   13d38:	mov	sp, fp
   13d3c:	pop	{fp, pc}
   13d40:	push	{r4, sl, fp, lr}
   13d44:	add	fp, sp, #8
   13d48:	sub	sp, sp, #96	; 0x60
   13d4c:	vmov.i32	q8, #0	; 0x00000000
   13d50:	mov	ip, r2
   13d54:	mov	r2, sp
   13d58:	mov	r4, #28
   13d5c:	cmp	r1, #10
   13d60:	mov	r3, r2
   13d64:	add	lr, r2, #16
   13d68:	vst1.64	{d16-d17}, [r3], r4
   13d6c:	vst1.64	{d16-d17}, [lr]
   13d70:	vst1.32	{d16-d17}, [r3]
   13d74:	beq	13dc4 <close@plt+0x2d38>
   13d78:	vld1.64	{d16-d17}, [r2], r4
   13d7c:	vld1.64	{d18-d19}, [lr]
   13d80:	add	r3, sp, #48	; 0x30
   13d84:	vld1.32	{d20-d21}, [r2]
   13d88:	add	r2, r3, #20
   13d8c:	add	r4, r3, #4
   13d90:	vst1.32	{d18-d19}, [r2]
   13d94:	add	r2, r3, #32
   13d98:	vst1.32	{d16-d17}, [r4]
   13d9c:	vst1.32	{d20-d21}, [r2]
   13da0:	str	r1, [sp, #48]	; 0x30
   13da4:	mvn	r2, #0
   13da8:	ldr	r1, [sp, #60]	; 0x3c
   13dac:	orr	r1, r1, #67108864	; 0x4000000
   13db0:	str	r1, [sp, #60]	; 0x3c
   13db4:	mov	r1, ip
   13db8:	bl	13848 <close@plt+0x27bc>
   13dbc:	sub	sp, fp, #8
   13dc0:	pop	{r4, sl, fp, pc}
   13dc4:	bl	11080 <abort@plt>
   13dc8:	push	{r4, r5, r6, sl, fp, lr}
   13dcc:	add	fp, sp, #16
   13dd0:	sub	sp, sp, #48	; 0x30
   13dd4:	mov	ip, r3
   13dd8:	movw	r3, #24952	; 0x6178
   13ddc:	mov	r6, #32
   13de0:	cmp	r1, #0
   13de4:	mov	r4, sp
   13de8:	movt	r3, #2
   13dec:	cmpne	r2, #0
   13df0:	add	r5, r4, #16
   13df4:	add	lr, r3, #16
   13df8:	vld1.64	{d16-d17}, [r3], r6
   13dfc:	vld1.64	{d18-d19}, [lr]
   13e00:	vld1.64	{d20-d21}, [r3]
   13e04:	mov	r3, #10
   13e08:	vst1.64	{d16-d17}, [r4], r6
   13e0c:	vst1.64	{d18-d19}, [r5]
   13e10:	vst1.64	{d20-d21}, [r4]
   13e14:	str	r3, [sp]
   13e18:	bne	13e20 <close@plt+0x2d94>
   13e1c:	bl	11080 <abort@plt>
   13e20:	str	r2, [sp, #44]	; 0x2c
   13e24:	str	r1, [sp, #40]	; 0x28
   13e28:	mov	r3, sp
   13e2c:	mov	r1, ip
   13e30:	mvn	r2, #0
   13e34:	bl	13848 <close@plt+0x27bc>
   13e38:	sub	sp, fp, #16
   13e3c:	pop	{r4, r5, r6, sl, fp, pc}
   13e40:	push	{r4, r5, r6, sl, fp, lr}
   13e44:	add	fp, sp, #16
   13e48:	sub	sp, sp, #48	; 0x30
   13e4c:	mov	lr, r3
   13e50:	movw	r3, #24952	; 0x6178
   13e54:	mov	r6, #32
   13e58:	cmp	r1, #0
   13e5c:	mov	r4, sp
   13e60:	movt	r3, #2
   13e64:	cmpne	r2, #0
   13e68:	add	r5, r4, #16
   13e6c:	add	ip, r3, #16
   13e70:	vld1.64	{d16-d17}, [r3], r6
   13e74:	vld1.64	{d18-d19}, [ip]
   13e78:	vld1.64	{d20-d21}, [r3]
   13e7c:	mov	r3, #10
   13e80:	vst1.64	{d16-d17}, [r4], r6
   13e84:	vst1.64	{d18-d19}, [r5]
   13e88:	vst1.64	{d20-d21}, [r4]
   13e8c:	str	r3, [sp]
   13e90:	bne	13e98 <close@plt+0x2e0c>
   13e94:	bl	11080 <abort@plt>
   13e98:	ldr	ip, [fp, #8]
   13e9c:	str	r2, [sp, #44]	; 0x2c
   13ea0:	str	r1, [sp, #40]	; 0x28
   13ea4:	mov	r3, sp
   13ea8:	mov	r1, lr
   13eac:	mov	r2, ip
   13eb0:	bl	13848 <close@plt+0x27bc>
   13eb4:	sub	sp, fp, #16
   13eb8:	pop	{r4, r5, r6, sl, fp, pc}
   13ebc:	push	{r4, sl, fp, lr}
   13ec0:	add	fp, sp, #8
   13ec4:	sub	sp, sp, #48	; 0x30
   13ec8:	movw	r3, #24952	; 0x6178
   13ecc:	mov	lr, #32
   13ed0:	mov	ip, r2
   13ed4:	cmp	r0, #0
   13ed8:	movt	r3, #2
   13edc:	cmpne	r1, #0
   13ee0:	add	r2, r3, #16
   13ee4:	vld1.64	{d16-d17}, [r3], lr
   13ee8:	vld1.64	{d20-d21}, [r3]
   13eec:	vld1.64	{d18-d19}, [r2]
   13ef0:	mov	r2, sp
   13ef4:	add	r4, r2, #16
   13ef8:	vst1.64	{d16-d17}, [r2], lr
   13efc:	vst1.64	{d20-d21}, [r2]
   13f00:	mov	r2, #10
   13f04:	vst1.64	{d18-d19}, [r4]
   13f08:	str	r2, [sp]
   13f0c:	bne	13f14 <close@plt+0x2e88>
   13f10:	bl	11080 <abort@plt>
   13f14:	str	r1, [sp, #44]	; 0x2c
   13f18:	str	r0, [sp, #40]	; 0x28
   13f1c:	mov	r3, sp
   13f20:	mov	r0, #0
   13f24:	mov	r1, ip
   13f28:	mvn	r2, #0
   13f2c:	bl	13848 <close@plt+0x27bc>
   13f30:	sub	sp, fp, #8
   13f34:	pop	{r4, sl, fp, pc}
   13f38:	push	{r4, r5, fp, lr}
   13f3c:	add	fp, sp, #8
   13f40:	sub	sp, sp, #48	; 0x30
   13f44:	mov	ip, r3
   13f48:	movw	r3, #24952	; 0x6178
   13f4c:	mov	r4, #32
   13f50:	mov	lr, r2
   13f54:	cmp	r0, #0
   13f58:	movt	r3, #2
   13f5c:	cmpne	r1, #0
   13f60:	add	r2, r3, #16
   13f64:	vld1.64	{d16-d17}, [r3], r4
   13f68:	vld1.64	{d20-d21}, [r3]
   13f6c:	vld1.64	{d18-d19}, [r2]
   13f70:	mov	r2, sp
   13f74:	add	r5, r2, #16
   13f78:	vst1.64	{d16-d17}, [r2], r4
   13f7c:	vst1.64	{d20-d21}, [r2]
   13f80:	mov	r2, #10
   13f84:	vst1.64	{d18-d19}, [r5]
   13f88:	str	r2, [sp]
   13f8c:	bne	13f94 <close@plt+0x2f08>
   13f90:	bl	11080 <abort@plt>
   13f94:	str	r1, [sp, #44]	; 0x2c
   13f98:	str	r0, [sp, #40]	; 0x28
   13f9c:	mov	r3, sp
   13fa0:	mov	r0, #0
   13fa4:	mov	r1, lr
   13fa8:	mov	r2, ip
   13fac:	bl	13848 <close@plt+0x27bc>
   13fb0:	sub	sp, fp, #8
   13fb4:	pop	{r4, r5, fp, pc}
   13fb8:	movw	r3, #24840	; 0x6108
   13fbc:	movt	r3, #2
   13fc0:	b	13848 <close@plt+0x27bc>
   13fc4:	movw	r3, #24840	; 0x6108
   13fc8:	mov	r2, r1
   13fcc:	mov	r1, r0
   13fd0:	mov	r0, #0
   13fd4:	movt	r3, #2
   13fd8:	b	13848 <close@plt+0x27bc>
   13fdc:	movw	r3, #24840	; 0x6108
   13fe0:	mvn	r2, #0
   13fe4:	movt	r3, #2
   13fe8:	b	13848 <close@plt+0x27bc>
   13fec:	movw	r3, #24840	; 0x6108
   13ff0:	mov	r1, r0
   13ff4:	mov	r0, #0
   13ff8:	mvn	r2, #0
   13ffc:	movt	r3, #2
   14000:	b	13848 <close@plt+0x27bc>
   14004:	push	{r4, r5, fp, lr}
   14008:	add	fp, sp, #8
   1400c:	mov	r5, r0
   14010:	mov	r4, r1
   14014:	mov	r0, #0
   14018:	mov	r2, #5
   1401c:	mov	r1, r5
   14020:	bl	10ec4 <dcgettext@plt>
   14024:	cmp	r0, r5
   14028:	popne	{r4, r5, fp, pc}
   1402c:	bl	150b8 <close@plt+0x402c>
   14030:	ldrb	r1, [r0]
   14034:	and	r1, r1, #223	; 0xdf
   14038:	cmp	r1, #71	; 0x47
   1403c:	beq	140a4 <close@plt+0x3018>
   14040:	cmp	r1, #85	; 0x55
   14044:	bne	140fc <close@plt+0x3070>
   14048:	ldrb	r1, [r0, #1]
   1404c:	and	r1, r1, #223	; 0xdf
   14050:	cmp	r1, #84	; 0x54
   14054:	bne	140fc <close@plt+0x3070>
   14058:	ldrb	r1, [r0, #2]
   1405c:	and	r1, r1, #223	; 0xdf
   14060:	cmp	r1, #70	; 0x46
   14064:	bne	140fc <close@plt+0x3070>
   14068:	ldrb	r1, [r0, #3]
   1406c:	cmp	r1, #45	; 0x2d
   14070:	bne	140fc <close@plt+0x3070>
   14074:	ldrb	r1, [r0, #4]
   14078:	cmp	r1, #56	; 0x38
   1407c:	bne	140fc <close@plt+0x3070>
   14080:	ldrb	r0, [r0, #5]
   14084:	cmp	r0, #0
   14088:	bne	140fc <close@plt+0x3070>
   1408c:	ldrb	r1, [r5]
   14090:	movw	r2, #23308	; 0x5b0c
   14094:	movw	r0, #23312	; 0x5b10
   14098:	movt	r2, #1
   1409c:	movt	r0, #1
   140a0:	b	1412c <close@plt+0x30a0>
   140a4:	ldrb	r1, [r0, #1]
   140a8:	and	r1, r1, #223	; 0xdf
   140ac:	cmp	r1, #66	; 0x42
   140b0:	bne	140fc <close@plt+0x3070>
   140b4:	ldrb	r1, [r0, #2]
   140b8:	cmp	r1, #49	; 0x31
   140bc:	bne	140fc <close@plt+0x3070>
   140c0:	ldrb	r1, [r0, #3]
   140c4:	cmp	r1, #56	; 0x38
   140c8:	bne	140fc <close@plt+0x3070>
   140cc:	ldrb	r1, [r0, #4]
   140d0:	cmp	r1, #48	; 0x30
   140d4:	bne	140fc <close@plt+0x3070>
   140d8:	ldrb	r1, [r0, #5]
   140dc:	cmp	r1, #51	; 0x33
   140e0:	bne	140fc <close@plt+0x3070>
   140e4:	ldrb	r1, [r0, #6]
   140e8:	cmp	r1, #48	; 0x30
   140ec:	bne	140fc <close@plt+0x3070>
   140f0:	ldrb	r0, [r0, #7]
   140f4:	cmp	r0, #0
   140f8:	beq	14118 <close@plt+0x308c>
   140fc:	movw	r1, #23302	; 0x5b06
   14100:	movw	r0, #23306	; 0x5b0a
   14104:	cmp	r4, #9
   14108:	movt	r1, #1
   1410c:	movt	r0, #1
   14110:	moveq	r0, r1
   14114:	pop	{r4, r5, fp, pc}
   14118:	ldrb	r1, [r5]
   1411c:	movw	r2, #23316	; 0x5b14
   14120:	movw	r0, #23320	; 0x5b18
   14124:	movt	r2, #1
   14128:	movt	r0, #1
   1412c:	cmp	r1, #96	; 0x60
   14130:	moveq	r0, r2
   14134:	pop	{r4, r5, fp, pc}
   14138:	mov	r1, #0
   1413c:	mov	r2, #3
   14140:	b	14ed8 <close@plt+0x3e4c>
   14144:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14148:	add	fp, sp, #24
   1414c:	sub	sp, sp, #32
   14150:	ldr	r6, [fp, #12]
   14154:	ldr	r7, [fp, #8]
   14158:	mov	r4, r2
   1415c:	mov	r8, r0
   14160:	cmp	r1, #0
   14164:	beq	1418c <close@plt+0x3100>
   14168:	movw	r2, #23408	; 0x5b70
   1416c:	mov	r5, r1
   14170:	str	r3, [sp, #4]
   14174:	str	r4, [sp]
   14178:	mov	r0, r8
   1417c:	mov	r1, #1
   14180:	movt	r2, #1
   14184:	mov	r3, r5
   14188:	b	141a4 <close@plt+0x3118>
   1418c:	movw	r2, #23420	; 0x5b7c
   14190:	str	r3, [sp]
   14194:	mov	r0, r8
   14198:	mov	r1, #1
   1419c:	mov	r3, r4
   141a0:	movt	r2, #1
   141a4:	bl	10ff0 <__fprintf_chk@plt>
   141a8:	movw	r1, #23427	; 0x5b83
   141ac:	mov	r0, #0
   141b0:	mov	r2, #5
   141b4:	movt	r1, #1
   141b8:	bl	10ec4 <dcgettext@plt>
   141bc:	movw	r2, #24145	; 0x5e51
   141c0:	mov	r3, r0
   141c4:	movw	r0, #2022	; 0x7e6
   141c8:	mov	r1, #1
   141cc:	movt	r2, #1
   141d0:	str	r0, [sp]
   141d4:	mov	r0, r8
   141d8:	bl	10ff0 <__fprintf_chk@plt>
   141dc:	movw	r4, #22731	; 0x58cb
   141e0:	mov	r1, r8
   141e4:	movt	r4, #1
   141e8:	mov	r0, r4
   141ec:	bl	10e40 <fputs_unlocked@plt>
   141f0:	movw	r1, #23431	; 0x5b87
   141f4:	mov	r0, #0
   141f8:	mov	r2, #5
   141fc:	movt	r1, #1
   14200:	bl	10ec4 <dcgettext@plt>
   14204:	movw	r3, #23602	; 0x5c32
   14208:	mov	r2, r0
   1420c:	mov	r0, r8
   14210:	mov	r1, #1
   14214:	movt	r3, #1
   14218:	bl	10ff0 <__fprintf_chk@plt>
   1421c:	mov	r0, r4
   14220:	mov	r1, r8
   14224:	bl	10e40 <fputs_unlocked@plt>
   14228:	cmp	r6, #9
   1422c:	bhi	14268 <close@plt+0x31dc>
   14230:	add	r0, pc, #0
   14234:	ldr	pc, [r0, r6, lsl #2]
   14238:	andeq	r4, r1, r0, ror #4
   1423c:	andeq	r4, r1, r4, ror r2
   14240:	andeq	r4, r1, r4, lsr #5
   14244:	andeq	r4, r1, ip, asr #5
   14248:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   1424c:	andeq	r4, r1, ip, lsl r3
   14250:	andeq	r4, r1, r4, asr #6
   14254:	andeq	r4, r1, ip, ror r3
   14258:	andeq	r4, r1, ip, lsl r4
   1425c:	andeq	r4, r1, r4, asr #7
   14260:	sub	sp, fp, #24
   14264:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14268:	movw	r1, #23955	; 0x5d93
   1426c:	movt	r1, #1
   14270:	b	143cc <close@plt+0x3340>
   14274:	movw	r1, #23636	; 0x5c54
   14278:	mov	r0, #0
   1427c:	mov	r2, #5
   14280:	movt	r1, #1
   14284:	bl	10ec4 <dcgettext@plt>
   14288:	ldr	r3, [r7]
   1428c:	mov	r2, r0
   14290:	mov	r0, r8
   14294:	mov	r1, #1
   14298:	sub	sp, fp, #24
   1429c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   142a0:	b	10ff0 <__fprintf_chk@plt>
   142a4:	movw	r1, #23652	; 0x5c64
   142a8:	mov	r0, #0
   142ac:	mov	r2, #5
   142b0:	movt	r1, #1
   142b4:	bl	10ec4 <dcgettext@plt>
   142b8:	mov	r2, r0
   142bc:	ldr	r3, [r7]
   142c0:	ldr	r0, [r7, #4]
   142c4:	str	r0, [sp]
   142c8:	b	143b8 <close@plt+0x332c>
   142cc:	movw	r1, #23675	; 0x5c7b
   142d0:	mov	r0, #0
   142d4:	mov	r2, #5
   142d8:	movt	r1, #1
   142dc:	bl	10ec4 <dcgettext@plt>
   142e0:	mov	r2, r0
   142e4:	ldr	r3, [r7]
   142e8:	ldmib	r7, {r0, r1}
   142ec:	stm	sp, {r0, r1}
   142f0:	b	143b8 <close@plt+0x332c>
   142f4:	movw	r1, #23703	; 0x5c97
   142f8:	mov	r0, #0
   142fc:	mov	r2, #5
   14300:	movt	r1, #1
   14304:	bl	10ec4 <dcgettext@plt>
   14308:	ldr	r3, [r7]
   1430c:	mov	r2, r0
   14310:	ldmib	r7, {r0, r1, r7}
   14314:	stm	sp, {r0, r1, r7}
   14318:	b	143b8 <close@plt+0x332c>
   1431c:	movw	r1, #23735	; 0x5cb7
   14320:	mov	r0, #0
   14324:	mov	r2, #5
   14328:	movt	r1, #1
   1432c:	bl	10ec4 <dcgettext@plt>
   14330:	ldr	r3, [r7]
   14334:	mov	r2, r0
   14338:	ldmib	r7, {r0, r1, r6, r7}
   1433c:	stm	sp, {r0, r1, r6, r7}
   14340:	b	143b8 <close@plt+0x332c>
   14344:	movw	r1, #23771	; 0x5cdb
   14348:	mov	r0, #0
   1434c:	mov	r2, #5
   14350:	movt	r1, #1
   14354:	bl	10ec4 <dcgettext@plt>
   14358:	mov	r2, r0
   1435c:	ldr	r3, [r7]
   14360:	ldmib	r7, {r0, r1, r6}
   14364:	ldr	r5, [r7, #16]
   14368:	ldr	r7, [r7, #20]
   1436c:	stm	sp, {r0, r1, r6}
   14370:	str	r5, [sp, #12]
   14374:	str	r7, [sp, #16]
   14378:	b	143b8 <close@plt+0x332c>
   1437c:	movw	r1, #23811	; 0x5d03
   14380:	mov	r0, #0
   14384:	mov	r2, #5
   14388:	movt	r1, #1
   1438c:	bl	10ec4 <dcgettext@plt>
   14390:	mov	r2, r0
   14394:	ldr	r3, [r7]
   14398:	ldmib	r7, {r0, r1, r6}
   1439c:	ldr	r5, [r7, #16]
   143a0:	ldr	r4, [r7, #20]
   143a4:	ldr	r7, [r7, #24]
   143a8:	stm	sp, {r0, r1, r6}
   143ac:	str	r5, [sp, #12]
   143b0:	str	r4, [sp, #16]
   143b4:	str	r7, [sp, #20]
   143b8:	mov	r0, r8
   143bc:	mov	r1, #1
   143c0:	b	1446c <close@plt+0x33e0>
   143c4:	movw	r1, #23903	; 0x5d5f
   143c8:	movt	r1, #1
   143cc:	mov	r0, #0
   143d0:	mov	r2, #5
   143d4:	bl	10ec4 <dcgettext@plt>
   143d8:	mov	ip, r0
   143dc:	ldr	r3, [r7]
   143e0:	ldr	r0, [r7, #4]
   143e4:	ldr	r1, [r7, #8]
   143e8:	ldr	r6, [r7, #12]
   143ec:	ldr	r5, [r7, #16]
   143f0:	ldr	r4, [r7, #20]
   143f4:	ldr	r2, [r7, #24]
   143f8:	ldr	lr, [r7, #28]
   143fc:	ldr	r7, [r7, #32]
   14400:	stm	sp, {r0, r1, r6}
   14404:	str	r5, [sp, #12]
   14408:	str	r4, [sp, #16]
   1440c:	str	r2, [sp, #20]
   14410:	str	lr, [sp, #24]
   14414:	str	r7, [sp, #28]
   14418:	b	14460 <close@plt+0x33d4>
   1441c:	movw	r1, #23855	; 0x5d2f
   14420:	mov	r0, #0
   14424:	mov	r2, #5
   14428:	movt	r1, #1
   1442c:	bl	10ec4 <dcgettext@plt>
   14430:	mov	ip, r0
   14434:	ldr	r3, [r7]
   14438:	ldmib	r7, {r0, r1, r6}
   1443c:	ldr	r5, [r7, #16]
   14440:	ldr	r4, [r7, #20]
   14444:	ldr	r2, [r7, #24]
   14448:	ldr	r7, [r7, #28]
   1444c:	stm	sp, {r0, r1, r6}
   14450:	str	r5, [sp, #12]
   14454:	str	r4, [sp, #16]
   14458:	str	r2, [sp, #20]
   1445c:	str	r7, [sp, #24]
   14460:	mov	r0, r8
   14464:	mov	r1, #1
   14468:	mov	r2, ip
   1446c:	bl	10ff0 <__fprintf_chk@plt>
   14470:	sub	sp, fp, #24
   14474:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14478:	push	{r4, sl, fp, lr}
   1447c:	add	fp, sp, #8
   14480:	sub	sp, sp, #8
   14484:	ldr	ip, [fp, #8]
   14488:	mov	lr, #0
   1448c:	ldr	r4, [ip, lr, lsl #2]
   14490:	add	lr, lr, #1
   14494:	cmp	r4, #0
   14498:	bne	1448c <close@plt+0x3400>
   1449c:	sub	r4, lr, #1
   144a0:	str	ip, [sp]
   144a4:	str	r4, [sp, #4]
   144a8:	bl	14144 <close@plt+0x30b8>
   144ac:	sub	sp, fp, #8
   144b0:	pop	{r4, sl, fp, pc}
   144b4:	push	{fp, lr}
   144b8:	mov	fp, sp
   144bc:	sub	sp, sp, #48	; 0x30
   144c0:	ldr	ip, [fp, #8]
   144c4:	ldr	lr, [ip]
   144c8:	cmp	lr, #0
   144cc:	str	lr, [sp, #8]
   144d0:	beq	1456c <close@plt+0x34e0>
   144d4:	ldr	lr, [ip, #4]
   144d8:	cmp	lr, #0
   144dc:	str	lr, [sp, #12]
   144e0:	beq	14574 <close@plt+0x34e8>
   144e4:	ldr	lr, [ip, #8]
   144e8:	cmp	lr, #0
   144ec:	str	lr, [sp, #16]
   144f0:	beq	1457c <close@plt+0x34f0>
   144f4:	ldr	lr, [ip, #12]
   144f8:	cmp	lr, #0
   144fc:	str	lr, [sp, #20]
   14500:	beq	14584 <close@plt+0x34f8>
   14504:	ldr	lr, [ip, #16]
   14508:	cmp	lr, #0
   1450c:	str	lr, [sp, #24]
   14510:	beq	1458c <close@plt+0x3500>
   14514:	ldr	lr, [ip, #20]
   14518:	cmp	lr, #0
   1451c:	str	lr, [sp, #28]
   14520:	beq	14594 <close@plt+0x3508>
   14524:	ldr	lr, [ip, #24]
   14528:	cmp	lr, #0
   1452c:	str	lr, [sp, #32]
   14530:	beq	1459c <close@plt+0x3510>
   14534:	ldr	lr, [ip, #28]
   14538:	cmp	lr, #0
   1453c:	str	lr, [sp, #36]	; 0x24
   14540:	beq	145a4 <close@plt+0x3518>
   14544:	ldr	lr, [ip, #32]
   14548:	cmp	lr, #0
   1454c:	str	lr, [sp, #40]	; 0x28
   14550:	beq	145ac <close@plt+0x3520>
   14554:	ldr	lr, [ip, #36]	; 0x24
   14558:	mov	ip, #10
   1455c:	cmp	lr, #0
   14560:	str	lr, [sp, #44]	; 0x2c
   14564:	movweq	ip, #9
   14568:	b	145b0 <close@plt+0x3524>
   1456c:	mov	ip, #0
   14570:	b	145b0 <close@plt+0x3524>
   14574:	mov	ip, #1
   14578:	b	145b0 <close@plt+0x3524>
   1457c:	mov	ip, #2
   14580:	b	145b0 <close@plt+0x3524>
   14584:	mov	ip, #3
   14588:	b	145b0 <close@plt+0x3524>
   1458c:	mov	ip, #4
   14590:	b	145b0 <close@plt+0x3524>
   14594:	mov	ip, #5
   14598:	b	145b0 <close@plt+0x3524>
   1459c:	mov	ip, #6
   145a0:	b	145b0 <close@plt+0x3524>
   145a4:	mov	ip, #7
   145a8:	b	145b0 <close@plt+0x3524>
   145ac:	mov	ip, #8
   145b0:	add	lr, sp, #8
   145b4:	str	ip, [sp, #4]
   145b8:	str	lr, [sp]
   145bc:	bl	14144 <close@plt+0x30b8>
   145c0:	mov	sp, fp
   145c4:	pop	{fp, pc}
   145c8:	push	{fp, lr}
   145cc:	mov	fp, sp
   145d0:	sub	sp, sp, #56	; 0x38
   145d4:	add	ip, fp, #8
   145d8:	str	ip, [sp, #12]
   145dc:	ldr	lr, [fp, #8]
   145e0:	cmp	lr, #0
   145e4:	str	lr, [sp, #16]
   145e8:	beq	14684 <close@plt+0x35f8>
   145ec:	ldr	lr, [ip, #4]
   145f0:	cmp	lr, #0
   145f4:	str	lr, [sp, #20]
   145f8:	beq	1468c <close@plt+0x3600>
   145fc:	ldr	lr, [ip, #8]
   14600:	cmp	lr, #0
   14604:	str	lr, [sp, #24]
   14608:	beq	14694 <close@plt+0x3608>
   1460c:	ldr	lr, [ip, #12]
   14610:	cmp	lr, #0
   14614:	str	lr, [sp, #28]
   14618:	beq	1469c <close@plt+0x3610>
   1461c:	ldr	lr, [ip, #16]
   14620:	cmp	lr, #0
   14624:	str	lr, [sp, #32]
   14628:	beq	146a4 <close@plt+0x3618>
   1462c:	ldr	lr, [ip, #20]
   14630:	cmp	lr, #0
   14634:	str	lr, [sp, #36]	; 0x24
   14638:	beq	146ac <close@plt+0x3620>
   1463c:	ldr	lr, [ip, #24]
   14640:	cmp	lr, #0
   14644:	str	lr, [sp, #40]	; 0x28
   14648:	beq	146b4 <close@plt+0x3628>
   1464c:	ldr	lr, [ip, #28]
   14650:	cmp	lr, #0
   14654:	str	lr, [sp, #44]	; 0x2c
   14658:	beq	146bc <close@plt+0x3630>
   1465c:	ldr	lr, [ip, #32]
   14660:	cmp	lr, #0
   14664:	str	lr, [sp, #48]	; 0x30
   14668:	beq	146c4 <close@plt+0x3638>
   1466c:	ldr	lr, [ip, #36]	; 0x24
   14670:	mov	ip, #10
   14674:	cmp	lr, #0
   14678:	str	lr, [sp, #52]	; 0x34
   1467c:	movweq	ip, #9
   14680:	b	146c8 <close@plt+0x363c>
   14684:	mov	ip, #0
   14688:	b	146c8 <close@plt+0x363c>
   1468c:	mov	ip, #1
   14690:	b	146c8 <close@plt+0x363c>
   14694:	mov	ip, #2
   14698:	b	146c8 <close@plt+0x363c>
   1469c:	mov	ip, #3
   146a0:	b	146c8 <close@plt+0x363c>
   146a4:	mov	ip, #4
   146a8:	b	146c8 <close@plt+0x363c>
   146ac:	mov	ip, #5
   146b0:	b	146c8 <close@plt+0x363c>
   146b4:	mov	ip, #6
   146b8:	b	146c8 <close@plt+0x363c>
   146bc:	mov	ip, #7
   146c0:	b	146c8 <close@plt+0x363c>
   146c4:	mov	ip, #8
   146c8:	add	lr, sp, #16
   146cc:	str	ip, [sp, #4]
   146d0:	str	lr, [sp]
   146d4:	bl	14144 <close@plt+0x30b8>
   146d8:	mov	sp, fp
   146dc:	pop	{fp, pc}
   146e0:	push	{fp, lr}
   146e4:	mov	fp, sp
   146e8:	movw	r0, #24916	; 0x6154
   146ec:	movt	r0, #2
   146f0:	ldr	r1, [r0]
   146f4:	movw	r0, #22731	; 0x58cb
   146f8:	movt	r0, #1
   146fc:	bl	10e40 <fputs_unlocked@plt>
   14700:	movw	r1, #24015	; 0x5dcf
   14704:	mov	r0, #0
   14708:	mov	r2, #5
   1470c:	movt	r1, #1
   14710:	bl	10ec4 <dcgettext@plt>
   14714:	movw	r2, #24035	; 0x5de3
   14718:	mov	r1, r0
   1471c:	mov	r0, #1
   14720:	movt	r2, #1
   14724:	bl	10fd8 <__printf_chk@plt>
   14728:	movw	r1, #24057	; 0x5df9
   1472c:	mov	r0, #0
   14730:	mov	r2, #5
   14734:	movt	r1, #1
   14738:	bl	10ec4 <dcgettext@plt>
   1473c:	movw	r2, #22345	; 0x5749
   14740:	movw	r3, #22540	; 0x580c
   14744:	mov	r1, r0
   14748:	mov	r0, #1
   1474c:	movt	r2, #1
   14750:	movt	r3, #1
   14754:	bl	10fd8 <__printf_chk@plt>
   14758:	movw	r1, #24077	; 0x5e0d
   1475c:	mov	r0, #0
   14760:	mov	r2, #5
   14764:	movt	r1, #1
   14768:	bl	10ec4 <dcgettext@plt>
   1476c:	movw	r2, #24116	; 0x5e34
   14770:	mov	r1, r0
   14774:	mov	r0, #1
   14778:	movt	r2, #1
   1477c:	pop	{fp, lr}
   14780:	b	10fd8 <__printf_chk@plt>
   14784:	push	{r4, r5, r6, sl, fp, lr}
   14788:	add	fp, sp, #16
   1478c:	mov	r4, r2
   14790:	mov	r5, r1
   14794:	mov	r6, r0
   14798:	bl	15154 <close@plt+0x40c8>
   1479c:	cmp	r0, #0
   147a0:	popne	{r4, r5, r6, sl, fp, pc}
   147a4:	cmp	r6, #0
   147a8:	beq	147bc <close@plt+0x3730>
   147ac:	cmp	r5, #0
   147b0:	cmpne	r4, #0
   147b4:	bne	147bc <close@plt+0x3730>
   147b8:	pop	{r4, r5, r6, sl, fp, pc}
   147bc:	bl	14d38 <close@plt+0x3cac>
   147c0:	push	{r4, r5, r6, sl, fp, lr}
   147c4:	add	fp, sp, #16
   147c8:	mov	r4, r2
   147cc:	mov	r5, r1
   147d0:	mov	r6, r0
   147d4:	bl	15154 <close@plt+0x40c8>
   147d8:	cmp	r0, #0
   147dc:	popne	{r4, r5, r6, sl, fp, pc}
   147e0:	cmp	r6, #0
   147e4:	beq	147f8 <close@plt+0x376c>
   147e8:	cmp	r5, #0
   147ec:	cmpne	r4, #0
   147f0:	bne	147f8 <close@plt+0x376c>
   147f4:	pop	{r4, r5, r6, sl, fp, pc}
   147f8:	bl	14d38 <close@plt+0x3cac>
   147fc:	push	{fp, lr}
   14800:	mov	fp, sp
   14804:	bl	14dd0 <close@plt+0x3d44>
   14808:	cmp	r0, #0
   1480c:	popne	{fp, pc}
   14810:	bl	14d38 <close@plt+0x3cac>
   14814:	push	{fp, lr}
   14818:	mov	fp, sp
   1481c:	bl	14dd0 <close@plt+0x3d44>
   14820:	cmp	r0, #0
   14824:	popne	{fp, pc}
   14828:	bl	14d38 <close@plt+0x3cac>
   1482c:	push	{fp, lr}
   14830:	mov	fp, sp
   14834:	bl	14dd0 <close@plt+0x3d44>
   14838:	cmp	r0, #0
   1483c:	popne	{fp, pc}
   14840:	bl	14d38 <close@plt+0x3cac>
   14844:	push	{r4, r5, fp, lr}
   14848:	add	fp, sp, #8
   1484c:	mov	r4, r1
   14850:	mov	r5, r0
   14854:	bl	14e00 <close@plt+0x3d74>
   14858:	cmp	r0, #0
   1485c:	popne	{r4, r5, fp, pc}
   14860:	cmp	r5, #0
   14864:	beq	14874 <close@plt+0x37e8>
   14868:	cmp	r4, #0
   1486c:	bne	14874 <close@plt+0x37e8>
   14870:	pop	{r4, r5, fp, pc}
   14874:	bl	14d38 <close@plt+0x3cac>
   14878:	push	{fp, lr}
   1487c:	mov	fp, sp
   14880:	cmp	r1, #0
   14884:	orreq	r1, r1, #1
   14888:	bl	14e00 <close@plt+0x3d74>
   1488c:	cmp	r0, #0
   14890:	popne	{fp, pc}
   14894:	bl	14d38 <close@plt+0x3cac>
   14898:	push	{fp, lr}
   1489c:	mov	fp, sp
   148a0:	clz	r3, r2
   148a4:	lsr	ip, r3, #5
   148a8:	clz	r3, r1
   148ac:	lsr	r3, r3, #5
   148b0:	orrs	r3, r3, ip
   148b4:	movwne	r1, #1
   148b8:	movwne	r2, #1
   148bc:	bl	15154 <close@plt+0x40c8>
   148c0:	cmp	r0, #0
   148c4:	popne	{fp, pc}
   148c8:	bl	14d38 <close@plt+0x3cac>
   148cc:	push	{fp, lr}
   148d0:	mov	fp, sp
   148d4:	mov	r2, r1
   148d8:	mov	r1, r0
   148dc:	mov	r0, #0
   148e0:	bl	15154 <close@plt+0x40c8>
   148e4:	cmp	r0, #0
   148e8:	popne	{fp, pc}
   148ec:	bl	14d38 <close@plt+0x3cac>
   148f0:	push	{fp, lr}
   148f4:	mov	fp, sp
   148f8:	mov	r2, r1
   148fc:	mov	r1, r0
   14900:	clz	r0, r2
   14904:	clz	r3, r1
   14908:	lsr	r0, r0, #5
   1490c:	lsr	r3, r3, #5
   14910:	orrs	r0, r3, r0
   14914:	mov	r0, #0
   14918:	movwne	r1, #1
   1491c:	movwne	r2, #1
   14920:	bl	15154 <close@plt+0x40c8>
   14924:	cmp	r0, #0
   14928:	popne	{fp, pc}
   1492c:	bl	14d38 <close@plt+0x3cac>
   14930:	push	{r4, r5, r6, sl, fp, lr}
   14934:	add	fp, sp, #16
   14938:	ldr	r5, [r1]
   1493c:	mov	r4, r1
   14940:	mov	r6, r0
   14944:	cmp	r0, #0
   14948:	beq	14960 <close@plt+0x38d4>
   1494c:	mov	r0, #1
   14950:	add	r0, r0, r5, lsr #1
   14954:	adds	r5, r5, r0
   14958:	bcc	14968 <close@plt+0x38dc>
   1495c:	b	149a4 <close@plt+0x3918>
   14960:	cmp	r5, #0
   14964:	movweq	r5, #64	; 0x40
   14968:	mov	r0, r6
   1496c:	mov	r1, r5
   14970:	mov	r2, #1
   14974:	bl	15154 <close@plt+0x40c8>
   14978:	cmp	r5, #0
   1497c:	mov	r1, r5
   14980:	movwne	r1, #1
   14984:	cmp	r0, #0
   14988:	bne	1499c <close@plt+0x3910>
   1498c:	clz	r2, r6
   14990:	lsr	r2, r2, #5
   14994:	orrs	r1, r2, r1
   14998:	bne	149a4 <close@plt+0x3918>
   1499c:	str	r5, [r4]
   149a0:	pop	{r4, r5, r6, sl, fp, pc}
   149a4:	bl	14d38 <close@plt+0x3cac>
   149a8:	push	{r4, r5, r6, r7, fp, lr}
   149ac:	add	fp, sp, #16
   149b0:	ldr	r5, [r1]
   149b4:	mov	r6, r2
   149b8:	mov	r4, r1
   149bc:	mov	r7, r0
   149c0:	cmp	r0, #0
   149c4:	beq	149dc <close@plt+0x3950>
   149c8:	mov	r0, #1
   149cc:	add	r0, r0, r5, lsr #1
   149d0:	adds	r5, r5, r0
   149d4:	bcc	149f4 <close@plt+0x3968>
   149d8:	b	14a28 <close@plt+0x399c>
   149dc:	cmp	r5, #0
   149e0:	bne	149f4 <close@plt+0x3968>
   149e4:	mov	r0, #64	; 0x40
   149e8:	cmp	r6, #64	; 0x40
   149ec:	udiv	r5, r0, r6
   149f0:	addhi	r5, r5, #1
   149f4:	mov	r0, r7
   149f8:	mov	r1, r5
   149fc:	mov	r2, r6
   14a00:	bl	15154 <close@plt+0x40c8>
   14a04:	cmp	r0, #0
   14a08:	bne	14a20 <close@plt+0x3994>
   14a0c:	cmp	r7, #0
   14a10:	beq	14a28 <close@plt+0x399c>
   14a14:	cmp	r6, #0
   14a18:	cmpne	r5, #0
   14a1c:	bne	14a28 <close@plt+0x399c>
   14a20:	str	r5, [r4]
   14a24:	pop	{r4, r5, r6, r7, fp, pc}
   14a28:	bl	14d38 <close@plt+0x3cac>
   14a2c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14a30:	add	fp, sp, #24
   14a34:	mov	r8, r1
   14a38:	ldr	r1, [r1]
   14a3c:	mov	r5, r0
   14a40:	add	r0, r1, r1, asr #1
   14a44:	cmp	r0, r1
   14a48:	mvnvs	r0, #-2147483648	; 0x80000000
   14a4c:	cmp	r0, r3
   14a50:	mov	r7, r0
   14a54:	movgt	r7, r3
   14a58:	cmn	r3, #1
   14a5c:	movle	r7, r0
   14a60:	ldr	r0, [fp, #8]
   14a64:	cmn	r0, #1
   14a68:	ble	14a90 <close@plt+0x3a04>
   14a6c:	cmp	r0, #0
   14a70:	beq	14ae4 <close@plt+0x3a58>
   14a74:	cmn	r7, #1
   14a78:	ble	14ab8 <close@plt+0x3a2c>
   14a7c:	mvn	r4, #-2147483648	; 0x80000000
   14a80:	udiv	r6, r4, r0
   14a84:	cmp	r6, r7
   14a88:	bge	14ae4 <close@plt+0x3a58>
   14a8c:	b	14af4 <close@plt+0x3a68>
   14a90:	cmn	r7, #1
   14a94:	ble	14ad4 <close@plt+0x3a48>
   14a98:	cmn	r0, #1
   14a9c:	beq	14ae4 <close@plt+0x3a58>
   14aa0:	mov	r6, #-2147483648	; 0x80000000
   14aa4:	mvn	r4, #-2147483648	; 0x80000000
   14aa8:	sdiv	r6, r6, r0
   14aac:	cmp	r6, r7
   14ab0:	bge	14ae4 <close@plt+0x3a58>
   14ab4:	b	14af4 <close@plt+0x3a68>
   14ab8:	beq	14ae4 <close@plt+0x3a58>
   14abc:	mov	r6, #-2147483648	; 0x80000000
   14ac0:	mvn	r4, #-2147483648	; 0x80000000
   14ac4:	sdiv	r6, r6, r7
   14ac8:	cmp	r6, r0
   14acc:	bge	14ae4 <close@plt+0x3a58>
   14ad0:	b	14af4 <close@plt+0x3a68>
   14ad4:	mvn	r4, #-2147483648	; 0x80000000
   14ad8:	sdiv	r6, r4, r0
   14adc:	cmp	r7, r6
   14ae0:	blt	14af4 <close@plt+0x3a68>
   14ae4:	mul	r6, r7, r0
   14ae8:	mov	r4, #64	; 0x40
   14aec:	cmp	r6, #63	; 0x3f
   14af0:	bgt	14afc <close@plt+0x3a70>
   14af4:	sdiv	r7, r4, r0
   14af8:	mul	r6, r7, r0
   14afc:	cmp	r5, #0
   14b00:	moveq	r4, #0
   14b04:	streq	r4, [r8]
   14b08:	sub	r4, r7, r1
   14b0c:	cmp	r4, r2
   14b10:	bge	14bbc <close@plt+0x3b30>
   14b14:	add	r7, r1, r2
   14b18:	mov	r6, #0
   14b1c:	mov	r2, #0
   14b20:	cmp	r7, r3
   14b24:	movwgt	r6, #1
   14b28:	cmn	r3, #1
   14b2c:	movwgt	r2, #1
   14b30:	cmp	r7, r1
   14b34:	bvs	14bf0 <close@plt+0x3b64>
   14b38:	ands	r1, r2, r6
   14b3c:	bne	14bf0 <close@plt+0x3b64>
   14b40:	cmn	r0, #1
   14b44:	ble	14b6c <close@plt+0x3ae0>
   14b48:	cmp	r0, #0
   14b4c:	beq	14bb8 <close@plt+0x3b2c>
   14b50:	cmn	r7, #1
   14b54:	ble	14b90 <close@plt+0x3b04>
   14b58:	mvn	r1, #-2147483648	; 0x80000000
   14b5c:	udiv	r1, r1, r0
   14b60:	cmp	r1, r7
   14b64:	bge	14bb8 <close@plt+0x3b2c>
   14b68:	b	14bf0 <close@plt+0x3b64>
   14b6c:	cmn	r7, #1
   14b70:	ble	14ba8 <close@plt+0x3b1c>
   14b74:	cmn	r0, #1
   14b78:	beq	14bb8 <close@plt+0x3b2c>
   14b7c:	mov	r1, #-2147483648	; 0x80000000
   14b80:	sdiv	r1, r1, r0
   14b84:	cmp	r1, r7
   14b88:	bge	14bb8 <close@plt+0x3b2c>
   14b8c:	b	14bf0 <close@plt+0x3b64>
   14b90:	beq	14bb8 <close@plt+0x3b2c>
   14b94:	mov	r1, #-2147483648	; 0x80000000
   14b98:	sdiv	r1, r1, r7
   14b9c:	cmp	r1, r0
   14ba0:	bge	14bb8 <close@plt+0x3b2c>
   14ba4:	b	14bf0 <close@plt+0x3b64>
   14ba8:	mvn	r1, #-2147483648	; 0x80000000
   14bac:	sdiv	r1, r1, r0
   14bb0:	cmp	r7, r1
   14bb4:	blt	14bf0 <close@plt+0x3b64>
   14bb8:	mul	r6, r7, r0
   14bbc:	mov	r0, r5
   14bc0:	mov	r1, r6
   14bc4:	bl	14e00 <close@plt+0x3d74>
   14bc8:	cmp	r6, #0
   14bcc:	movwne	r6, #1
   14bd0:	cmp	r0, #0
   14bd4:	bne	14be8 <close@plt+0x3b5c>
   14bd8:	clz	r1, r5
   14bdc:	lsr	r1, r1, #5
   14be0:	orrs	r1, r1, r6
   14be4:	bne	14bf0 <close@plt+0x3b64>
   14be8:	str	r7, [r8]
   14bec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14bf0:	bl	14d38 <close@plt+0x3cac>
   14bf4:	push	{fp, lr}
   14bf8:	mov	fp, sp
   14bfc:	mov	r1, #1
   14c00:	bl	14d7c <close@plt+0x3cf0>
   14c04:	cmp	r0, #0
   14c08:	popne	{fp, pc}
   14c0c:	bl	14d38 <close@plt+0x3cac>
   14c10:	push	{fp, lr}
   14c14:	mov	fp, sp
   14c18:	bl	14d7c <close@plt+0x3cf0>
   14c1c:	cmp	r0, #0
   14c20:	popne	{fp, pc}
   14c24:	bl	14d38 <close@plt+0x3cac>
   14c28:	push	{fp, lr}
   14c2c:	mov	fp, sp
   14c30:	mov	r1, #1
   14c34:	bl	14d7c <close@plt+0x3cf0>
   14c38:	cmp	r0, #0
   14c3c:	popne	{fp, pc}
   14c40:	bl	14d38 <close@plt+0x3cac>
   14c44:	push	{fp, lr}
   14c48:	mov	fp, sp
   14c4c:	bl	14d7c <close@plt+0x3cf0>
   14c50:	cmp	r0, #0
   14c54:	popne	{fp, pc}
   14c58:	bl	14d38 <close@plt+0x3cac>
   14c5c:	push	{r4, r5, fp, lr}
   14c60:	add	fp, sp, #8
   14c64:	mov	r5, r0
   14c68:	mov	r0, r1
   14c6c:	mov	r4, r1
   14c70:	bl	14dd0 <close@plt+0x3d44>
   14c74:	cmp	r0, #0
   14c78:	beq	14c8c <close@plt+0x3c00>
   14c7c:	mov	r1, r5
   14c80:	mov	r2, r4
   14c84:	pop	{r4, r5, fp, lr}
   14c88:	b	10e94 <memcpy@plt>
   14c8c:	bl	14d38 <close@plt+0x3cac>
   14c90:	push	{r4, r5, fp, lr}
   14c94:	add	fp, sp, #8
   14c98:	mov	r5, r0
   14c9c:	mov	r0, r1
   14ca0:	mov	r4, r1
   14ca4:	bl	14dd0 <close@plt+0x3d44>
   14ca8:	cmp	r0, #0
   14cac:	beq	14cc0 <close@plt+0x3c34>
   14cb0:	mov	r1, r5
   14cb4:	mov	r2, r4
   14cb8:	pop	{r4, r5, fp, lr}
   14cbc:	b	10e94 <memcpy@plt>
   14cc0:	bl	14d38 <close@plt+0x3cac>
   14cc4:	push	{r4, r5, fp, lr}
   14cc8:	add	fp, sp, #8
   14ccc:	mov	r5, r0
   14cd0:	add	r0, r1, #1
   14cd4:	mov	r4, r1
   14cd8:	bl	14dd0 <close@plt+0x3d44>
   14cdc:	cmp	r0, #0
   14ce0:	beq	14cfc <close@plt+0x3c70>
   14ce4:	mov	r1, #0
   14ce8:	mov	r2, r4
   14cec:	strb	r1, [r0, r4]
   14cf0:	mov	r1, r5
   14cf4:	pop	{r4, r5, fp, lr}
   14cf8:	b	10e94 <memcpy@plt>
   14cfc:	bl	14d38 <close@plt+0x3cac>
   14d00:	push	{r4, r5, fp, lr}
   14d04:	add	fp, sp, #8
   14d08:	mov	r4, r0
   14d0c:	bl	10f9c <strlen@plt>
   14d10:	add	r5, r0, #1
   14d14:	mov	r0, r5
   14d18:	bl	14dd0 <close@plt+0x3d44>
   14d1c:	cmp	r0, #0
   14d20:	beq	14d34 <close@plt+0x3ca8>
   14d24:	mov	r1, r4
   14d28:	mov	r2, r5
   14d2c:	pop	{r4, r5, fp, lr}
   14d30:	b	10e94 <memcpy@plt>
   14d34:	bl	14d38 <close@plt+0x3cac>
   14d38:	push	{fp, lr}
   14d3c:	mov	fp, sp
   14d40:	movw	r0, #24816	; 0x60f0
   14d44:	movw	r1, #24192	; 0x5e80
   14d48:	mov	r2, #5
   14d4c:	movt	r0, #2
   14d50:	movt	r1, #1
   14d54:	ldr	r4, [r0]
   14d58:	mov	r0, #0
   14d5c:	bl	10ec4 <dcgettext@plt>
   14d60:	movw	r2, #23134	; 0x5a5e
   14d64:	mov	r3, r0
   14d68:	mov	r0, r4
   14d6c:	mov	r1, #0
   14d70:	movt	r2, #1
   14d74:	bl	10f30 <error@plt>
   14d78:	bl	11080 <abort@plt>
   14d7c:	clz	r2, r1
   14d80:	clz	r3, r0
   14d84:	lsr	r2, r2, #5
   14d88:	lsr	r3, r3, #5
   14d8c:	orrs	r2, r3, r2
   14d90:	movwne	r1, #1
   14d94:	movwne	r0, #1
   14d98:	cmp	r1, #0
   14d9c:	beq	14dcc <close@plt+0x3d40>
   14da0:	mvn	r2, #-2147483648	; 0x80000000
   14da4:	udiv	r2, r2, r1
   14da8:	cmp	r2, r0
   14dac:	bcs	14dcc <close@plt+0x3d40>
   14db0:	push	{fp, lr}
   14db4:	mov	fp, sp
   14db8:	bl	10fa8 <__errno_location@plt>
   14dbc:	mov	r1, #12
   14dc0:	str	r1, [r0]
   14dc4:	mov	r0, #0
   14dc8:	pop	{fp, pc}
   14dcc:	b	10e34 <calloc@plt>
   14dd0:	cmp	r0, #0
   14dd4:	movweq	r0, #1
   14dd8:	cmn	r0, #1
   14ddc:	ble	14de4 <close@plt+0x3d58>
   14de0:	b	10f3c <malloc@plt>
   14de4:	push	{fp, lr}
   14de8:	mov	fp, sp
   14dec:	bl	10fa8 <__errno_location@plt>
   14df0:	mov	r1, #12
   14df4:	str	r1, [r0]
   14df8:	mov	r0, #0
   14dfc:	pop	{fp, pc}
   14e00:	push	{fp, lr}
   14e04:	mov	fp, sp
   14e08:	cmp	r0, #0
   14e0c:	beq	14e28 <close@plt+0x3d9c>
   14e10:	cmp	r1, #0
   14e14:	beq	14e34 <close@plt+0x3da8>
   14e18:	cmn	r1, #1
   14e1c:	ble	14e40 <close@plt+0x3db4>
   14e20:	pop	{fp, lr}
   14e24:	b	10ed0 <realloc@plt>
   14e28:	mov	r0, r1
   14e2c:	pop	{fp, lr}
   14e30:	b	14dd0 <close@plt+0x3d44>
   14e34:	bl	122c8 <close@plt+0x123c>
   14e38:	mov	r0, #0
   14e3c:	pop	{fp, pc}
   14e40:	bl	10fa8 <__errno_location@plt>
   14e44:	mov	r1, #12
   14e48:	str	r1, [r0]
   14e4c:	mov	r0, #0
   14e50:	pop	{fp, pc}
   14e54:	push	{r4, r5, r6, sl, fp, lr}
   14e58:	add	fp, sp, #16
   14e5c:	mov	r4, r0
   14e60:	bl	10f18 <__fpending@plt>
   14e64:	ldr	r6, [r4]
   14e68:	mov	r5, r0
   14e6c:	mov	r0, r4
   14e70:	bl	12120 <close@plt+0x1094>
   14e74:	tst	r6, #32
   14e78:	bne	14eb0 <close@plt+0x3e24>
   14e7c:	cmp	r0, #0
   14e80:	mov	r4, r0
   14e84:	mvnne	r4, #0
   14e88:	cmp	r5, #0
   14e8c:	bne	14ebc <close@plt+0x3e30>
   14e90:	cmp	r0, #0
   14e94:	beq	14ebc <close@plt+0x3e30>
   14e98:	bl	10fa8 <__errno_location@plt>
   14e9c:	ldr	r0, [r0]
   14ea0:	subs	r4, r0, #9
   14ea4:	mvnne	r4, #0
   14ea8:	mov	r0, r4
   14eac:	pop	{r4, r5, r6, sl, fp, pc}
   14eb0:	mvn	r4, #0
   14eb4:	cmp	r0, #0
   14eb8:	beq	14ec4 <close@plt+0x3e38>
   14ebc:	mov	r0, r4
   14ec0:	pop	{r4, r5, r6, sl, fp, pc}
   14ec4:	bl	10fa8 <__errno_location@plt>
   14ec8:	mov	r1, #0
   14ecc:	str	r1, [r0]
   14ed0:	mov	r0, r4
   14ed4:	pop	{r4, r5, r6, sl, fp, pc}
   14ed8:	sub	sp, sp, #8
   14edc:	push	{r4, r5, r6, r7, fp, lr}
   14ee0:	add	fp, sp, #16
   14ee4:	sub	sp, sp, #8
   14ee8:	mov	r5, r0
   14eec:	add	r0, fp, #8
   14ef0:	cmp	r1, #11
   14ef4:	str	r2, [fp, #8]
   14ef8:	str	r3, [fp, #12]
   14efc:	str	r0, [sp, #4]
   14f00:	bhi	14f3c <close@plt+0x3eb0>
   14f04:	mov	r0, #1
   14f08:	movw	r2, #1300	; 0x514
   14f0c:	tst	r2, r0, lsl r1
   14f10:	bne	14ffc <close@plt+0x3f70>
   14f14:	movw	r2, #2570	; 0xa0a
   14f18:	tst	r2, r0, lsl r1
   14f1c:	bne	14f64 <close@plt+0x3ed8>
   14f20:	cmp	r1, #0
   14f24:	bne	14f3c <close@plt+0x3eb0>
   14f28:	ldr	r0, [sp, #4]
   14f2c:	add	r1, r0, #4
   14f30:	str	r1, [sp, #4]
   14f34:	mov	r1, #0
   14f38:	b	15008 <close@plt+0x3f7c>
   14f3c:	sub	r0, r1, #1024	; 0x400
   14f40:	cmp	r0, #10
   14f44:	bhi	14ffc <close@plt+0x3f70>
   14f48:	mov	r2, #1
   14f4c:	movw	r3, #645	; 0x285
   14f50:	tst	r3, r2, lsl r0
   14f54:	bne	14ffc <close@plt+0x3f70>
   14f58:	movw	r3, #1282	; 0x502
   14f5c:	tst	r3, r2, lsl r0
   14f60:	beq	14f70 <close@plt+0x3ee4>
   14f64:	mov	r0, r5
   14f68:	bl	11014 <fcntl64@plt>
   14f6c:	b	15014 <close@plt+0x3f88>
   14f70:	cmp	r0, #6
   14f74:	bne	14ffc <close@plt+0x3f70>
   14f78:	ldr	r0, [sp, #4]
   14f7c:	movw	r7, #25256	; 0x62a8
   14f80:	movt	r7, #2
   14f84:	add	r1, r0, #4
   14f88:	str	r1, [sp, #4]
   14f8c:	ldr	r6, [r0]
   14f90:	ldr	r0, [r7]
   14f94:	cmp	r0, #0
   14f98:	bmi	15038 <close@plt+0x3fac>
   14f9c:	mov	r0, r5
   14fa0:	movw	r1, #1030	; 0x406
   14fa4:	mov	r2, r6
   14fa8:	bl	11014 <fcntl64@plt>
   14fac:	mov	r4, r0
   14fb0:	cmn	r0, #1
   14fb4:	bgt	1502c <close@plt+0x3fa0>
   14fb8:	bl	10fa8 <__errno_location@plt>
   14fbc:	ldr	r0, [r0]
   14fc0:	cmp	r0, #22
   14fc4:	bne	1502c <close@plt+0x3fa0>
   14fc8:	mov	r0, r5
   14fcc:	mov	r1, #0
   14fd0:	mov	r2, r6
   14fd4:	bl	11014 <fcntl64@plt>
   14fd8:	mov	r4, r0
   14fdc:	cmp	r0, #0
   14fe0:	bmi	15018 <close@plt+0x3f8c>
   14fe4:	mvn	r0, #0
   14fe8:	str	r0, [r7]
   14fec:	mov	r0, #1
   14ff0:	cmp	r0, #0
   14ff4:	bne	15064 <close@plt+0x3fd8>
   14ff8:	b	15018 <close@plt+0x3f8c>
   14ffc:	ldr	r0, [sp, #4]
   15000:	add	r2, r0, #4
   15004:	str	r2, [sp, #4]
   15008:	ldr	r2, [r0]
   1500c:	mov	r0, r5
   15010:	bl	11014 <fcntl64@plt>
   15014:	mov	r4, r0
   15018:	mov	r0, r4
   1501c:	sub	sp, fp, #16
   15020:	pop	{r4, r5, r6, r7, fp, lr}
   15024:	add	sp, sp, #8
   15028:	bx	lr
   1502c:	mov	r0, #1
   15030:	str	r0, [r7]
   15034:	b	15018 <close@plt+0x3f8c>
   15038:	mov	r0, r5
   1503c:	mov	r1, #0
   15040:	mov	r2, r6
   15044:	bl	11014 <fcntl64@plt>
   15048:	mov	r4, r0
   1504c:	ldr	r0, [r7]
   15050:	add	r0, r0, #1
   15054:	clz	r0, r0
   15058:	lsr	r0, r0, #5
   1505c:	cmp	r0, #0
   15060:	beq	15018 <close@plt+0x3f8c>
   15064:	cmp	r4, #0
   15068:	bmi	15018 <close@plt+0x3f8c>
   1506c:	mov	r0, r4
   15070:	mov	r1, #1
   15074:	bl	11014 <fcntl64@plt>
   15078:	cmp	r0, #0
   1507c:	bmi	15098 <close@plt+0x400c>
   15080:	orr	r2, r0, #1
   15084:	mov	r0, r4
   15088:	mov	r1, #2
   1508c:	bl	11014 <fcntl64@plt>
   15090:	cmn	r0, #1
   15094:	bne	15018 <close@plt+0x3f8c>
   15098:	bl	10fa8 <__errno_location@plt>
   1509c:	ldr	r6, [r0]
   150a0:	mov	r5, r0
   150a4:	mov	r0, r4
   150a8:	bl	1108c <close@plt>
   150ac:	str	r6, [r5]
   150b0:	mvn	r4, #0
   150b4:	b	15018 <close@plt+0x3f8c>
   150b8:	push	{fp, lr}
   150bc:	mov	fp, sp
   150c0:	mov	r0, #14
   150c4:	bl	11044 <nl_langinfo@plt>
   150c8:	movw	r1, #22732	; 0x58cc
   150cc:	cmp	r0, #0
   150d0:	movt	r1, #1
   150d4:	movne	r1, r0
   150d8:	movw	r0, #24209	; 0x5e91
   150dc:	ldrb	r2, [r1]
   150e0:	movt	r0, #1
   150e4:	cmp	r2, #0
   150e8:	movne	r0, r1
   150ec:	pop	{fp, pc}
   150f0:	push	{r4, r5, r6, r7, fp, lr}
   150f4:	add	fp, sp, #16
   150f8:	sub	sp, sp, #8
   150fc:	cmp	r0, #0
   15100:	add	r5, sp, #4
   15104:	mov	r7, r2
   15108:	mov	r4, r1
   1510c:	movne	r5, r0
   15110:	mov	r0, r5
   15114:	bl	10f24 <mbrtowc@plt>
   15118:	mov	r6, r0
   1511c:	cmp	r7, #0
   15120:	beq	15148 <close@plt+0x40bc>
   15124:	cmn	r6, #2
   15128:	bcc	15148 <close@plt+0x40bc>
   1512c:	mov	r0, #0
   15130:	bl	15190 <close@plt+0x4104>
   15134:	cmp	r0, #0
   15138:	bne	15148 <close@plt+0x40bc>
   1513c:	ldrb	r0, [r4]
   15140:	mov	r6, #1
   15144:	str	r0, [r5]
   15148:	mov	r0, r6
   1514c:	sub	sp, fp, #16
   15150:	pop	{r4, r5, r6, r7, fp, pc}
   15154:	cmp	r2, #0
   15158:	beq	15188 <close@plt+0x40fc>
   1515c:	mvn	r3, #0
   15160:	udiv	r3, r3, r2
   15164:	cmp	r3, r1
   15168:	bcs	15188 <close@plt+0x40fc>
   1516c:	push	{fp, lr}
   15170:	mov	fp, sp
   15174:	bl	10fa8 <__errno_location@plt>
   15178:	mov	r1, #12
   1517c:	str	r1, [r0]
   15180:	mov	r0, #0
   15184:	pop	{fp, pc}
   15188:	mul	r1, r2, r1
   1518c:	b	14e00 <close@plt+0x3d74>
   15190:	push	{r4, sl, fp, lr}
   15194:	add	fp, sp, #8
   15198:	sub	sp, sp, #264	; 0x108
   1519c:	add	r1, sp, #7
   151a0:	movw	r2, #257	; 0x101
   151a4:	bl	151fc <close@plt+0x4170>
   151a8:	mov	r4, #0
   151ac:	cmp	r0, #0
   151b0:	bne	151f0 <close@plt+0x4164>
   151b4:	movw	r1, #24215	; 0x5e97
   151b8:	add	r0, sp, #7
   151bc:	mov	r2, #2
   151c0:	movt	r1, #1
   151c4:	bl	10f90 <bcmp@plt>
   151c8:	cmp	r0, #0
   151cc:	beq	151f0 <close@plt+0x4164>
   151d0:	movw	r1, #24217	; 0x5e99
   151d4:	add	r0, sp, #7
   151d8:	mov	r2, #6
   151dc:	movt	r1, #1
   151e0:	bl	10f90 <bcmp@plt>
   151e4:	cmp	r0, #0
   151e8:	mov	r4, r0
   151ec:	movwne	r4, #1
   151f0:	mov	r0, r4
   151f4:	sub	sp, fp, #8
   151f8:	pop	{r4, sl, fp, pc}
   151fc:	push	{r4, r5, r6, r7, fp, lr}
   15200:	add	fp, sp, #16
   15204:	mov	r4, r1
   15208:	mov	r1, #0
   1520c:	mov	r6, r2
   15210:	bl	1102c <setlocale@plt>
   15214:	cmp	r0, #0
   15218:	beq	15248 <close@plt+0x41bc>
   1521c:	mov	r7, r0
   15220:	bl	10f9c <strlen@plt>
   15224:	cmp	r0, r6
   15228:	bcs	15264 <close@plt+0x41d8>
   1522c:	add	r2, r0, #1
   15230:	mov	r0, r4
   15234:	mov	r1, r7
   15238:	bl	10e94 <memcpy@plt>
   1523c:	mov	r5, #0
   15240:	mov	r0, r5
   15244:	pop	{r4, r5, r6, r7, fp, pc}
   15248:	mov	r5, #22
   1524c:	cmp	r6, #0
   15250:	beq	1528c <close@plt+0x4200>
   15254:	mov	r0, #0
   15258:	strb	r0, [r4]
   1525c:	mov	r0, r5
   15260:	pop	{r4, r5, r6, r7, fp, pc}
   15264:	mov	r5, #34	; 0x22
   15268:	cmp	r6, #0
   1526c:	beq	1528c <close@plt+0x4200>
   15270:	sub	r6, r6, #1
   15274:	mov	r0, r4
   15278:	mov	r1, r7
   1527c:	mov	r2, r6
   15280:	bl	10e94 <memcpy@plt>
   15284:	mov	r0, #0
   15288:	strb	r0, [r4, r6]
   1528c:	mov	r0, r5
   15290:	pop	{r4, r5, r6, r7, fp, pc}
   15294:	mov	r1, #0
   15298:	b	1102c <setlocale@plt>
   1529c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   152a0:	mov	r7, r0
   152a4:	ldr	r6, [pc, #72]	; 152f4 <close@plt+0x4268>
   152a8:	ldr	r5, [pc, #72]	; 152f8 <close@plt+0x426c>
   152ac:	add	r6, pc, r6
   152b0:	add	r5, pc, r5
   152b4:	sub	r6, r6, r5
   152b8:	mov	r8, r1
   152bc:	mov	r9, r2
   152c0:	bl	10e08 <fdopen@plt-0x20>
   152c4:	asrs	r6, r6, #2
   152c8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   152cc:	mov	r4, #0
   152d0:	add	r4, r4, #1
   152d4:	ldr	r3, [r5], #4
   152d8:	mov	r2, r9
   152dc:	mov	r1, r8
   152e0:	mov	r0, r7
   152e4:	blx	r3
   152e8:	cmp	r6, r4
   152ec:	bne	152d0 <close@plt+0x4244>
   152f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   152f4:	andeq	r0, r1, r8, asr ip
   152f8:	andeq	r0, r1, r0, asr ip
   152fc:	bx	lr
   15300:	ldr	r3, [pc, #12]	; 15314 <close@plt+0x4288>
   15304:	mov	r1, #0
   15308:	add	r3, pc, r3
   1530c:	ldr	r2, [r3]
   15310:	b	10fb4 <__cxa_atexit@plt>
   15314:	ldrdeq	r0, [r1], -r4

Disassembly of section .fini:

00015318 <.fini>:
   15318:	push	{r3, lr}
   1531c:	pop	{r3, pc}
