# Accelize Getting Started
## Xilinx SDAccel example designs
### 01_rtl_kernel

| Name                       | Description                                                      | Status      |
| -------------------------- |----------------------------------------------------------------- |:----------: |
| rtl_adder_pipes            | Same design as Xilinx Getting Started one but with DRM IPs added | Tested OK with 2018.3 & 2019.1     |
| rtl_adder_pipes_encrypted  | Same design as rtl_adder_pipes but using encrypted source file   | Tested OK with 2019.1     |
| rtl_adder_pipes_dual_clock | Same design as rtl_adder_pipes but using two clocks              | Tested OK with 2019.1 |

