{"vcs1":{"timestamp_begin":1679886948.768962752, "rt":0.31, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1679886949.115357050, "rt":0.27, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1679886949.405362343, "rt":0.26, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679886948.531452004}
{"VCS_COMP_START_TIME": 1679886948.531452004}
{"VCS_COMP_END_TIME": 1679886949.708619699}
{"VCS_USER_OPTIONS": "-sverilog -nc library.sv library_tests.sv"}
{"vcs1": {"peak_mem": 336216}}
{"stitch_vcselab": {"peak_mem": 222552}}
