onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix unsigned /tb_L1_D_controller/test_state
add wave -noupdate /tb_L1_D_controller/clk
add wave -noupdate -expand -group Addresses -radix hexadecimal /tb_L1_D_controller/address
add wave -noupdate -expand -group {Read, Ready, Stall} /tb_L1_D_controller/u_L1_D_controller/stall
add wave -noupdate -expand -group {Read, Ready, Stall} /tb_L1_D_controller/read_C_L1
add wave -noupdate -expand -group {Read, Ready, Stall} /tb_L1_D_controller/read_L1_L2
add wave -noupdate -expand -group {Read, Ready, Stall} /tb_L1_D_controller/ready_L2_L1
add wave -noupdate -expand -group {Read, Ready, Stall} /tb_L1_D_controller/write_L1_L2
add wave -noupdate -expand -group States /tb_L1_D_controller/u_L1_D_controller/state
add wave -noupdate -expand -group States /tb_L1_D_controller/u_L1_D_controller/next_state
add wave -noupdate -expand -group States /tb_L1_D_controller/u_L1_D_controller/hit
add wave -noupdate -expand -group States /tb_L1_D_controller/u_L1_D_controller/miss
add wave -noupdate -expand -group TAG_ARR -radix binary -childformat {{{/tb_L1_D_controller/u_L1_D_controller/valid[63]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[62]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[61]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[60]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[59]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[58]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[57]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[56]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[55]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[54]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[53]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[52]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[51]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[50]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[49]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[48]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[47]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[46]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[45]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[44]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[43]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[42]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[41]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[40]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[39]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[38]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[37]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[36]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[35]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[34]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[33]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[32]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[31]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[30]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[29]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[28]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[27]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[26]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[25]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[24]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[23]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[22]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[21]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[20]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[19]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[18]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[17]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[16]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[15]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[14]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[13]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[12]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[11]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[10]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[9]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[8]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[7]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[6]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[5]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[4]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[3]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[2]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[1]} -radix binary} {{/tb_L1_D_controller/u_L1_D_controller/valid[0]} -radix binary}} -subitemconfig {{/tb_L1_D_controller/u_L1_D_controller/valid[63]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[62]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[61]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[60]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[59]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[58]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[57]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[56]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[55]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[54]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[53]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[52]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[51]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[50]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[49]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[48]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[47]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[46]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[45]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[44]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[43]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[42]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[41]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[40]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[39]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[38]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[37]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[36]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[35]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[34]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[33]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[32]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[31]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[30]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[29]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[28]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[27]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[26]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[25]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[24]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[23]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[22]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[21]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[20]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[19]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[18]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[17]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[16]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[15]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[14]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[13]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[12]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[11]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[10]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[9]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[8]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[7]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[6]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[5]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[4]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[3]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[2]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[1]} {-height 15 -radix binary} {/tb_L1_D_controller/u_L1_D_controller/valid[0]} {-height 15 -radix binary}} /tb_L1_D_controller/u_L1_D_controller/valid
add wave -noupdate -expand -group TAG_ARR -radix hexadecimal -childformat {{{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[63]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[62]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[61]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[60]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[59]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[58]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[57]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[56]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[55]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[54]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[53]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[52]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[51]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[50]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[49]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[48]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[47]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[46]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[45]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[44]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[43]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[42]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[41]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[40]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[39]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[38]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[37]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[36]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[35]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[34]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[33]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[32]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[31]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[30]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[29]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[28]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[27]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[26]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[25]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[24]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[23]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[22]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[21]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[20]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[19]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[18]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[17]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[16]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[15]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[14]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[13]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[12]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[11]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[10]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[9]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[8]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[7]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[6]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[5]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[4]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[3]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[2]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[1]} -radix hexadecimal} {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[0]} -radix hexadecimal}} -subitemconfig {{/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[63]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[62]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[61]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[60]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[59]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[58]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[57]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[56]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[55]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[54]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[53]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[52]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[51]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[50]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[49]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[48]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[47]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[46]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[45]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[44]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[43]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[42]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[41]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[40]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[39]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[38]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[37]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[36]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[35]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[34]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[33]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[32]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[31]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[30]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[29]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[28]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[27]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[26]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[25]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[24]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[23]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[22]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[21]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[20]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[19]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[18]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[17]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[16]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[15]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[14]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[13]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[12]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[11]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[10]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[9]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[8]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[7]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[6]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[5]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[4]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[3]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[2]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[1]} {-height 15 -radix hexadecimal} {/tb_L1_D_controller/u_L1_D_controller/TAG_ARR[0]} {-height 15 -radix hexadecimal}} /tb_L1_D_controller/u_L1_D_controller/TAG_ARR
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {1083 ns} 0}
quietly wave cursor active 1
configure wave -namecolwidth 300
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {1069 ns} {1111 ns}
