5 13 101 52 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (case4.1.vcd) 2 -o (case4.1.cdd) 2 -v (case4.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 case4.1.v 1 95 1
2 1 30 80013 0 1 1000 0 0 1 1 clr_tag_toed
2 2 30 80013 0 29 1000 1 0 1 18 0 1 0 0 0 0
2 3 29 80012 0 1 1000 0 0 3 1 tag_timeout
2 4 29 80012 0 29 1000 3 0 1 18 0 1 0 0 0 0
2 5 28 80015 0 1 1000 0 0 3 1 split_resp_tag
2 6 28 80015 0 29 1000 5 0 1 18 0 1 0 0 0 0
2 7 27 80018 0 1 1000 0 0 1 1 split_resp_active
2 8 27 80018 0 29 1000 7 0 1 18 0 1 0 0 0 0
2 9 26 80020 0 1 1000 0 0 8 1 pcix_pio_timeout_recorder
2 10 26 80020 0 29 1000 9 0 1 18 0 1 0 0 0 0
2 11 24 90023 0 1 1000 0 0 3 1 display_tagto_current_state
2 12 24 90023 0 29 1000 11 0 1 18 0 1 0 0 0 0
2 13 24 90020 0 2b 1000 10 12 1 18 0 1 0 0 0 0
2 14 24 90018 0 2b 1000 8 13 1 18 0 1 0 0 0 0
2 15 24 90015 0 2b 1000 6 14 1 18 0 1 0 0 0 0
2 16 24 90012 0 2b 1000 4 15 1 18 0 1 0 0 0 0
2 17 24 90013 1 2b 1002 2 16 1 18 0 1 0 0 0 0
2 18 30 16001a 0 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 19 78 110015 34 1 100c 0 0 1 1 clock
2 20 78 90015 4f 27 100a 19 0 1 18 0 1 0 0 0 0
2 21 78 37003d 0 1 1000 0 0 3 1 next_st
2 22 78 180032 0 1 1400 0 0 3 1 display_tagto_current_state
2 23 78 18003d 1a 38 2 21 22
2 24 90 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u5
1 clock 1 12 107000c 1 0 0 0 1 17 0 1 0 1 1 0
1 display_tagto_current_state 2 13 7000c 1 0 2 0 3 17 0 7 0 0 0 0
1 next_st 3 15 107000c 1 0 2 0 3 17 0 7 0 0 0 0
1 pcix_pio_timeout_recorder 4 16 7000c 1 0 7 0 8 17 0 ff 0 0 0 0
1 split_resp_active 5 17 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 split_resp_tag 6 18 6000c 1 0 2 0 3 17 7 7 0 0 0 0
1 tag_timeout 7 19 7000c 1 0 2 0 3 17 0 7 0 0 0 0
1 clr_tag_toed 8 20 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 ascii_display_tagto_state 9 21 107000c 1 0 79 0 80 17 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffff 0 0 0 0
1 A 10 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 STATE_A 11 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 B 12 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 STATE_B 13 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 C 14 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 STATE_C 15 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
4 18 6 17 0
4 17 1 18 0
4 23 6 20 20
4 20 1 23 0
4 24 1 0 0
3 1 main.$u0 "main.$u0" 0 case4.1.v 0 76 1
2 25 31 e0028 0 1 1000 0 0 3 1 display_tagto_current_state
2 26 31 4000a 0 1 1400 0 0 3 1 next_st
2 27 31 40028 0 37 2 25 26
2 28 38 1f001f 0 32 1010 0 0 32 1 A
2 29 38 30020 0 23 1010 0 28 1 18 0 1 0 0 0 0 display_tagto_current_state
2 30 33 8000b 0 0 21012 0 0 1 16 1 0
2 31 38 0 0 2d 1022 29 30 1 18 0 1 0 0 0 0
2 32 52 1f001f 0 32 1010 0 0 32 1 B
2 33 52 30020 0 23 1010 0 32 1 18 0 1 0 0 0 0 display_tagto_current_state
2 34 52 0 0 2d 1022 33 30 1 18 0 1 0 0 0 0
2 35 65 1f001f 0 32 1010 0 0 32 1 C
2 36 65 30020 0 23 1010 0 35 1 18 0 1 0 0 0 0 display_tagto_current_state
2 37 65 0 0 2d 1022 36 30 1 18 0 1 0 0 0 0
2 38 65 230027 0 3d 5002 0 0 1 18 0 1 0 0 0 0 $u3
2 39 52 230027 0 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 40 38 230027 0 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 38 0 0 0
4 37 0 38 0
4 39 0 0 0
4 34 0 39 37
4 40 0 0 0
4 31 0 40 34
4 27 11 31 31
3 1 main.$u0.$u1 "main.$u0.$u1" 0 case4.1.v 0 46 1
2 41 41 22002a 0 0 81010 0 0 56 16 54455f41 0 535441 0
2 42 41 6001e 0 1 1400 0 0 80 1 ascii_display_tagto_state
2 43 41 6002a 0 37 22 41 42
2 44 44 b0023 0 1 1000 0 0 8 1 pcix_pio_timeout_recorder
2 45 44 a000a 0 1e 1000 44 0 1 18 0 1 0 0 0 0
2 46 44 60024 0 39 2 45 0
2 47 45 130019 0 32 1010 0 0 32 1 STATE_B
2 48 45 9000f 0 1 1400 0 0 3 1 next_st
2 49 45 90019 0 37 22 47 48
4 49 0 0 0
4 46 0 49 0
4 43 11 46 46
3 1 main.$u0.$u2 "main.$u0.$u2" 0 case4.1.v 0 59 1
2 50 55 22002a 0 0 81010 0 0 56 16 54455f42 0 535441 0
2 51 55 6001e 0 1 1400 0 0 80 1 ascii_display_tagto_state
2 52 55 6002a 0 37 22 50 51
2 53 58 100016 0 32 1010 0 0 32 1 STATE_C
2 54 58 6000c 0 1 1400 0 0 3 1 next_st
2 55 58 60016 0 37 22 53 54
4 55 0 0 0
4 52 11 55 55
3 1 main.$u0.$u3 "main.$u0.$u3" 0 case4.1.v 0 74 1
2 56 68 22002a 0 0 81010 0 0 56 16 54455f43 0 535441 0
2 57 68 6001e 0 1 1400 0 0 80 1 ascii_display_tagto_state
2 58 68 6002a 0 37 22 56 57
2 59 72 33003d 0 1 1000 0 0 3 1 tag_timeout
2 60 72 21002e 0 1 1000 0 0 3 1 split_resp_tag
2 61 72 21003d 0 11 1000 59 60 1 18 0 1 0 0 0 0
2 62 72 b001b 0 1 1000 0 0 1 1 split_resp_active
2 63 72 b003e 0 18 1000 61 62 1 18 0 1 0 0 0 0
2 64 71 a0015 0 1 1000 0 0 1 1 clr_tag_toed
2 65 71 a003f 0 17 1000 63 64 1 18 0 1 0 0 0 0
2 66 71 60040 0 39 2 65 0
2 67 73 130019 0 32 1010 0 0 32 1 STATE_A
2 68 73 9000f 0 1 1400 0 0 3 1 next_st
2 69 73 90019 0 37 22 67 68
4 69 0 0 0
4 66 0 69 0
4 58 11 66 66
3 1 main.$u4 "main.$u4" 0 case4.1.v 0 88 1
3 1 main.$u5 "main.$u5" 0 case4.1.v 0 93 1
2 70 91 9000c 1 0 21004 0 0 1 16 0 0
2 71 91 10005 0 1 1410 0 0 1 1 clock
2 72 91 1000c 1 37 16 70 71
2 73 92 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 74 92 b000b 1 0 1008 0 0 32 48 1 0
2 75 92 9000c 67 2c 900a 74 0 32 18 0 ffffffff 0 0 0 0
2 76 92 17001b 33 1 101c 0 0 1 1 clock
2 77 92 160016 33 1b 102c 76 0 1 18 0 1 1 1 0 0
2 78 92 e0012 0 1 1410 0 0 1 1 clock
2 79 92 e001b 33 37 3e 77 78
4 79 6 75 75
4 75 0 79 0
4 73 0 0 75
4 72 11 73 73
