uvm=D:/Vivado/Vivado/2021.1/data/xsim/system_verilog/uvm
xilinx_vip=xsim.dir/xilinx_vip
xpm=xsim.dir/xpm
axi_infrastructure_v1_1_0=xsim.dir/axi_infrastructure_v1_1_0
axi_vip_v1_1_10=xsim.dir/axi_vip_v1_1_10
processing_system7_vip_v1_0_12=xsim.dir/processing_system7_vip_v1_0_12
xil_defaultlib=xsim.dir/xil_defaultlib
xlconcat_v2_1_4=xsim.dir/xlconcat_v2_1_4
lib_cdc_v1_0_2=xsim.dir/lib_cdc_v1_0_2
proc_sys_reset_v5_0_13=xsim.dir/proc_sys_reset_v5_0_13
xlconstant_v1_1_7=xsim.dir/xlconstant_v1_1_7
generic_baseblocks_v2_1_0=xsim.dir/generic_baseblocks_v2_1_0
fifo_generator_v13_2_5=xsim.dir/fifo_generator_v13_2_5
axi_data_fifo_v2_1_23=xsim.dir/axi_data_fifo_v2_1_23
axi_register_slice_v2_1_24=xsim.dir/axi_register_slice_v2_1_24
axi_protocol_converter_v2_1_24=xsim.dir/axi_protocol_converter_v2_1_24
