{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 28 01:48:38 2013 " "Info: Processing started: Mon Jan 28 01:48:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 part4.v(12) " "Info (10281): Verilog HDL Declaration information at part4.v(12): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c2 C2 part4.v(26) " "Info (10281): Verilog HDL Declaration information at part4.v(26): object \"c2\" differs only in case from object \"C2\" in the same scope" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 8 8 " "Info (12021): Found 8 design units, including 8 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Info (12023): Found entity 1: part4" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder " "Info (12023): Found entity 2: FullAdder" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Comparator " "Info (12023): Found entity 3: Comparator" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ComparatorS " "Info (12023): Found entity 4: ComparatorS" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 decoder_7seq " "Info (12023): Found entity 5: decoder_7seq" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 CircuitA " "Info (12023): Found entity 6: CircuitA" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 CircuitB " "Info (12023): Found entity 7: CircuitB" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 mux4bit2to1 " "Info (12023): Found entity 8: mux4bit2to1" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Info (12127): Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..5\] part4.v(4) " "Warning (10034): Output port \"LEDG\[7..5\]\" at part4.v(4) has no driver" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:C0 " "Info (12128): Elaborating entity \"Comparator\" for hierarchy \"Comparator:C0\"" {  } { { "part4.v" "C0" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitA CircuitA:A0 " "Info (12128): Elaborating entity \"CircuitA\" for hierarchy \"CircuitA:A0\"" {  } { { "part4.v" "A0" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4bit2to1 mux4bit2to1:M0 " "Info (12128): Elaborating entity \"mux4bit2to1\" for hierarchy \"mux4bit2to1:M0\"" {  } { { "part4.v" "M0" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seq decoder_7seq:D0 " "Info (12128): Elaborating entity \"decoder_7seq\" for hierarchy \"decoder_7seq:D0\"" {  } { { "part4.v" "D0" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdder:F0 " "Info (12128): Elaborating entity \"FullAdder\" for hierarchy \"FullAdder:F0\"" {  } { { "part4.v" "F0" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparatorS ComparatorS:C2 " "Info (12128): Elaborating entity \"ComparatorS\" for hierarchy \"ComparatorS:C2\"" {  } { { "part4.v" "C2" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitB CircuitB:B0 " "Info (12128): Elaborating entity \"CircuitB\" for hierarchy \"CircuitB:B0\"" {  } { { "part4.v" "B0" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/lab2/part4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "J:/Users/OwenLJNSSD/Desktop/lab2/part4.map.smsg " "Info (144001): Generated suppressed messages file J:/Users/OwenLJNSSD/Desktop/lab2/part4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Info (21057): Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info (21058): Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info (21059): Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Info (21061): Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 28 01:48:39 2013 " "Info: Processing ended: Mon Jan 28 01:48:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
