{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701805155111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701805155112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 16:09:15 2023 " "Processing started: Tue Dec  5 16:09:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701805155112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701805155112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_circuit -c project_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_circuit -c project_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701805155112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701805155442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701805155442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_circuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project_circuit " "Found entity 1: project_circuit" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701805160934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701805160934 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project_circuit " "Elaborating entity \"project_circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701805160978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF D10 " "Primitive \"DFF\" of instance \"D10\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1400 -4656 -4592 1480 "D10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160989 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF D11 " "Primitive \"DFF\" of instance \"D11\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1512 -4656 -4592 1592 "D11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160989 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF D12 " "Primitive \"DFF\" of instance \"D12\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1672 -4640 -4576 1752 "D12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160989 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF D7 " "Primitive \"DFF\" of instance \"D7\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 696 -4672 -4608 776 "D7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160989 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF D8 " "Primitive \"DFF\" of instance \"D8\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 856 -4656 -4592 936 "D8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160989 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF D9 " "Primitive \"DFF\" of instance \"D9\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1216 -4656 -4592 1296 "D9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160989 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst100 " "Primitive \"NOT\" of instance \"inst100\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 704 -4536 -4504 752 "inst100" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160989 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst101 " "Primitive \"NOT\" of instance \"inst101\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 816 -4536 -4504 864 "inst101" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160989 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst102 " "Primitive \"AND3\" of instance \"inst102\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 728 -5072 -5008 776 "inst102" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160989 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst104 " "Primitive \"XOR\" of instance \"inst104\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1392 -4832 -4768 1440 "inst104" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160989 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst105 " "Primitive \"AND2\" of instance \"inst105\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1448 -5056 -4992 1496 "inst105" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160989 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst106 " "Primitive \"AND2\" of instance \"inst106\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1496 -5056 -4992 1544 "inst106" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160989 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst107 " "Primitive \"AND2\" of instance \"inst107\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1624 -5056 -4992 1672 "inst107" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160989 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst108 " "Primitive \"AND2\" of instance \"inst108\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1680 -5056 -4992 1728 "inst108" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst109 " "Primitive \"AND2\" of instance \"inst109\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1744 -5056 -4992 1792 "inst109" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst110 " "Primitive \"AND4\" of instance \"inst110\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1816 -5064 -5000 1896 "inst110" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR3 inst111 " "Primitive \"OR3\" of instance \"inst111\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1512 -4832 -4768 1560 "inst111" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR4 inst112 " "Primitive \"OR4\" of instance \"inst112\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1664 -4848 -4784 1744 "inst112" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst113 " "Primitive \"NOT\" of instance \"inst113\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1304 -4520 -4488 1352 "inst113" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst114 " "Primitive \"NOT\" of instance \"inst114\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1424 -4520 -4488 1472 "inst114" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst115 " "Primitive \"NOT\" of instance \"inst115\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1520 -4520 -4488 1568 "inst115" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst116 " "Primitive \"NOT\" of instance \"inst116\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1632 -4520 -4488 1680 "inst116" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst117 " "Primitive \"AND3\" of instance \"inst117\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1544 -5056 -4992 1592 "inst117" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst118 " "Primitive \"NOT\" of instance \"inst118\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1872 -4696 -4664 1920 "inst118" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND8 inst120 " "Primitive \"AND8\" of instance \"inst120\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 912 -4392 -4248 976 "inst120" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst90 " "Primitive \"AND2\" of instance \"inst90\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 632 -5072 -5008 680 "inst90" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst91 " "Primitive \"AND2\" of instance \"inst91\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 680 -5072 -5008 728 "inst91" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst92 " "Primitive \"AND2\" of instance \"inst92\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 808 -5072 -5008 856 "inst92" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst93 " "Primitive \"AND2\" of instance \"inst93\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 864 -5072 -5008 912 "inst93" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst94 " "Primitive \"AND2\" of instance \"inst94\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 928 -5072 -5008 976 "inst94" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst95 " "Primitive \"AND4\" of instance \"inst95\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1000 -5080 -5016 1080 "inst95" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR3 inst96 " "Primitive \"OR3\" of instance \"inst96\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 696 -4848 -4784 744 "inst96" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR4 inst97 " "Primitive \"OR4\" of instance \"inst97\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 848 -4864 -4800 928 "inst97" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst99 " "Primitive \"NOT\" of instance \"inst99\" not used" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 608 -4536 -4504 656 "inst99" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1701805160990 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP1P " "Inserted always-enabled tri-state buffer between \"CAP1P\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { -392 1232 1408 -376 "CAP1P" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP1N " "Inserted always-enabled tri-state buffer between \"CAP1N\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { -176 1304 1480 -160 "CAP1N" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP2P " "Inserted always-enabled tri-state buffer between \"CAP2P\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { -72 1296 1472 -56 "CAP2P" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP2N " "Inserted always-enabled tri-state buffer between \"CAP2N\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 144 1304 1480 160 "CAP2N" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP3P " "Inserted always-enabled tri-state buffer between \"CAP3P\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 256 1320 1496 272 "CAP3P" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP3N " "Inserted always-enabled tri-state buffer between \"CAP3N\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 472 1320 1496 488 "CAP3N" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP4P " "Inserted always-enabled tri-state buffer between \"CAP4P\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 592 1296 1472 608 "CAP4P" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP4N " "Inserted always-enabled tri-state buffer between \"CAP4N\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 808 1312 1488 824 "CAP4N" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP5P " "Inserted always-enabled tri-state buffer between \"CAP5P\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 936 1304 1480 952 "CAP5P" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP5N " "Inserted always-enabled tri-state buffer between \"CAP5N\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1152 1320 1496 1168 "CAP5N" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP6P " "Inserted always-enabled tri-state buffer between \"CAP6P\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1288 1304 1480 1304 "CAP6P" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP6N " "Inserted always-enabled tri-state buffer between \"CAP6N\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1504 1312 1488 1520 "CAP6N" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP7P " "Inserted always-enabled tri-state buffer between \"CAP7P\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1632 1304 1480 1648 "CAP7P" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP7N " "Inserted always-enabled tri-state buffer between \"CAP7N\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1848 1296 1472 1864 "CAP7N" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP8P " "Inserted always-enabled tri-state buffer between \"CAP8P\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1984 1296 1472 2000 "CAP8P" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP8N " "Inserted always-enabled tri-state buffer between \"CAP8N\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 2200 1296 1472 2216 "CAP8N" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP9P " "Inserted always-enabled tri-state buffer between \"CAP9P\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 2344 1296 1472 2360 "CAP9P" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAP9N " "Inserted always-enabled tri-state buffer between \"CAP9N\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 2560 1304 1480 2576 "CAP9N" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "D0 " "Inserted always-enabled tri-state buffer between \"D0\" and its non-tri-state driver." {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 2720 1288 1464 2736 "D0" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1701805161341 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1701805161341 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst1 inst1~_emulated inst1~1 " "Register \"inst1\" is converted into an equivalent circuit using register \"inst1~_emulated\" and latch \"inst1~1\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1232 -3072 -3008 1312 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701805161343 "|project_circuit|inst1"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701805161343 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "CAP1P~synth " "Node \"CAP1P~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { -392 1232 1408 -376 "CAP1P" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP1N~synth " "Node \"CAP1N~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { -176 1304 1480 -160 "CAP1N" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP2P~synth " "Node \"CAP2P~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { -72 1296 1472 -56 "CAP2P" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP2N~synth " "Node \"CAP2N~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 144 1304 1480 160 "CAP2N" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP3P~synth " "Node \"CAP3P~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 256 1320 1496 272 "CAP3P" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP3N~synth " "Node \"CAP3N~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 472 1320 1496 488 "CAP3N" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP4P~synth " "Node \"CAP4P~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 592 1296 1472 608 "CAP4P" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP4N~synth " "Node \"CAP4N~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 808 1312 1488 824 "CAP4N" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP5P~synth " "Node \"CAP5P~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 936 1304 1480 952 "CAP5P" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP5N~synth " "Node \"CAP5N~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1152 1320 1496 1168 "CAP5N" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP6P~synth " "Node \"CAP6P~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1288 1304 1480 1304 "CAP6P" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP6N~synth " "Node \"CAP6N~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1504 1312 1488 1520 "CAP6N" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP7P~synth " "Node \"CAP7P~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1632 1304 1480 1648 "CAP7P" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP7N~synth " "Node \"CAP7N~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1848 1296 1472 1864 "CAP7N" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP8P~synth " "Node \"CAP8P~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 1984 1296 1472 2000 "CAP8P" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP8N~synth " "Node \"CAP8N~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 2200 1296 1472 2216 "CAP8N" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP9P~synth " "Node \"CAP9P~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 2344 1296 1472 2360 "CAP9P" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAP9N~synth " "Node \"CAP9N~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 2560 1304 1480 2576 "CAP9N" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""} { "Warning" "WMLS_MLS_NODE_NAME" "D0~synth " "Node \"D0~synth\"" {  } { { "project_circuit.bdf" "" { Schematic "C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/project_circuit.bdf" { { 2720 1288 1464 2736 "D0" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701805161353 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701805161353 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701805161408 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701805161821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701805161821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701805161878 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701805161878 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "19 " "Implemented 19 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701805161878 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701805161878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701805161878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701805161892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 16:09:21 2023 " "Processing ended: Tue Dec  5 16:09:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701805161892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701805161892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701805161892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701805161892 ""}
