<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>CRI: A MASSIV Cluster for Designing Chip Multiprocessors</AwardTitle>
<AwardEffectiveDate>06/01/2006</AwardEffectiveDate>
<AwardExpirationDate>05/31/2010</AwardExpirationDate>
<AwardTotalIntnAmount>401918.00</AwardTotalIntnAmount>
<AwardAmount>401918</AwardAmount>
<AwardInstrument>
<Value>Continuing Grant</Value>
</AwardInstrument>
<Organization>
<Code>05050000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CNS</Abbreviation>
<LongName>Division Of Computer and Network Systems</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Chitaranjan Das</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Review Analysis&lt;br/&gt;&lt;br/&gt;Program: NSF 04-588 CISE Computing Research Infrastructure&lt;br/&gt;Title:  CRI A MASSIV Cluster for Designing Chip Multiprocessors  &lt;br/&gt;Proposal: CNS 0551401&lt;br/&gt;PI:  Hill, Mark D.&lt;br/&gt;Institution: University of Wisconsin-Madison&lt;br/&gt;&lt;br/&gt; &lt;br/&gt;Researchers at the University of Wisconsin, Madison will acquire a computing cluster infrastructure, distinguished by large memory and storage capacity, that will facilitate research on designs for multiple processors on a single. The compute cluster will enable the group to research innovative new designs through simulation and evaluation of designs that are tested against large, future workloads. Research will look at innovations such as log-based transactional memory to ease multithreaded programming, using hardware to aid multithreaded debugging, leveraging token coherence for aggressive CMP memory hierarchies, using compression to enlarge on-CMP caches and reduce off-CMP bandwidth requirements, exploiting on-CMP transmission lines for novel cache architectures, facilitating speculative parallelization and multithreading, handling increasing memory latencies, parallelizing the execution of system-intensive workloads on novel CMP micro-architectures, minimizing the performance impacts of robust, reliable software, and exploring new ways such as coherence decoupling to address cache coherence. Broader impacts of this project include training, industry partnerships, and sharing the evaluation infrastructure and simulated workloads with other research groups.&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>06/07/2006</MinAmdLetterDate>
<MaxAmdLetterDate>05/15/2008</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0551401</AwardID>
<Investigator>
<FirstName>Mark</FirstName>
<LastName>Hill</LastName>
<EmailAddress>markhill@cs.wisc.edu</EmailAddress>
<StartDate>06/07/2006</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Gurindar</FirstName>
<LastName>Sohi</LastName>
<EmailAddress>sohi@cs.wisc.edu</EmailAddress>
<StartDate>06/07/2006</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>David</FirstName>
<LastName>Wood</LastName>
<EmailAddress>david@cs.wisc.edu</EmailAddress>
<StartDate>06/07/2006</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Wisconsin-Madison</Name>
<CityName>MADISON</CityName>
<ZipCode>537151218</ZipCode>
<PhoneNumber>6082623822</PhoneNumber>
<StreetAddress>21 North Park Street</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Wisconsin</StateName>
<StateCode>WI</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>7359</Code>
<Text>CCRI-CISE Cmnty Rsrch Infrstrc</Text>
</ProgramElement>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
