Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Jan 11 14:49:13 2023
| Host         : liara running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   380 |
|    Minimum number of control sets                        |   380 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   511 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   380 |
| >= 0 to < 4        |    59 |
| >= 4 to < 6        |    59 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |    28 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     9 |
| >= 16              |   179 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             743 |          248 |
| No           | No                    | Yes                    |             111 |           36 |
| No           | Yes                   | No                     |             394 |          197 |
| Yes          | No                    | No                     |            4897 |         1249 |
| Yes          | No                    | Yes                    |             120 |           20 |
| Yes          | Yes                   | No                     |            3652 |          715 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                          Set/Reset Signal                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/opcode_fu_100_reg[2]_21                                                                                                                                                               | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_9_1_fu_344/ret_fu_110[6]_i_1_n_9                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/control_s_axi_U/int_ier10_out                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_recv_data_burst_fu_369/grp_recv_data_burst_Pipeline_VITIS_LOOP_33_1_fu_163/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                                   |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_9_1_fu_344/i_6_fu_106_0                                                                                                                                                                            | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_9_1_fu_344/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_recv_pgm_fu_430_ap_start_reg                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_payload_i_reg[0][0]                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state[m_valid_i]_i_1__0_n_0                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state[m_valid_i]_i_1_n_0                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/store_unit/fifo_wreq/raddr[2]_i_1_n_9                                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__2_n_9                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/ap_CS_fsm_state6                                                                                                                                                                                                                   | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/ap_CS_fsm_reg[5]                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_9                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_9                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/fifo_rctl/m_axi_data_ARREADY_5                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_9                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_9                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/flow_control_loop_pipe_sequential_init_U/i_fu_920                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                   |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__10_n_9                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_9                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/store_unit/buff_wdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__3_n_9                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_send_data_burst_fu_512/grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166/reg_id_fu_190                                                                                                                                                          | design_1_i/generic_accel_0/inst/grp_send_data_burst_fu_512/grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_9                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_9                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_9                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_recv_data_burst_fu_369/grp_recv_data_burst_Pipeline_VITIS_LOOP_33_1_fu_163/reg_id_fu_246                                                                                                                                                          | design_1_i/generic_accel_0/inst/grp_recv_data_burst_fu_369/grp_recv_data_burst_Pipeline_VITIS_LOOP_33_1_fu_163/flow_control_loop_pipe_sequential_init_U/dout_vld_reg                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_9                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_9                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                                        | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/fifo_burst/ap_rst_n_2[0]                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/ap_CS_fsm_state6                                                                                                                                                                                                                   | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/ap_CS_fsm_reg[5]_0                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                               | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_9                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320_ap_start_reg0                                                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/and_ln44_10_reg_160840                                                                                                                                                                 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/and_ln44_reg_15664[0]_i_1_n_9                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/ap_CS_fsm_state6                                                                                                                                                                                                                   | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/ap_CS_fsm_reg[5]_1                                                                                                                |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/ap_CS_fsm_state6                                                                                                                                                                                                                   | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/ap_CS_fsm_reg[5]_2                                                                                                                |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                          | design_1_i/generic_accel_0/inst/grp_compute_fu_437/ap_NS_fsm14_out                                                                                                                                                                |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/opcode_fu_100_reg[2]_21                                                                                                                                                               |                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_recv_pgm_fu_430/flow_control_loop_pipe_sequential_init_U/idx_fu_421                                                                                                                                                                               | design_1_i/generic_accel_0/inst/grp_recv_pgm_fu_430/flow_control_loop_pipe_sequential_init_U/grp_recv_pgm_fu_430_ap_start_reg_reg                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/ap_CS_fsm_state2                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                                                   | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_9                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/floating_point_1/inst/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/op_state[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                               | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                                             | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/fifo_burst/ap_rst_n_3[0]                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/floating_point_0/inst/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/op_state[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_recv_pgm_fu_430/flow_control_loop_pipe_sequential_init_U/idx_fu_420                                                                                                                                                                               |                                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/floating_point_0/inst/i_synth/FMA_OP.OP/special_detect/detector_b/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/zero_largest                                                                                             |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/floating_point_1/inst/i_synth/FMA_OP.OP/special_detect/detector_b/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/zero_largest                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/control_s_axi_U/aw_hs                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/floating_point_1/inst/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[13].C_MUX.CARRY_MUX_0                                                                                                  |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/floating_point_0/inst/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[13].C_MUX.CARRY_MUX_0                                                                                                  |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu0_a_U/B_V_data_1_state_reg[0]_0                                                                                                                                                                                                       | design_1_i/generic_accel_0/inst/regslice_both_cu0_a_U/B_V_data_1_payload_A[14]_i_1__1_n_9                                                                                                                                         |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu0_a_U/B_V_data_1_load_B                                                                                                                                                                                                               | design_1_i/generic_accel_0/inst/regslice_both_cu0_a_U/B_V_data_1_payload_B[14]_i_1_n_9                                                                                                                                            |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu1_a_U/B_V_data_1_load_B                                                                                                                                                                                                               | design_1_i/generic_accel_0/inst/regslice_both_cu1_a_U/B_V_data_1_payload_B[14]_i_1__0_n_9                                                                                                                                         |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu1_a_U/B_V_data_1_state_reg[0]_0                                                                                                                                                                                                       | design_1_i/generic_accel_0/inst/regslice_both_cu1_a_U/B_V_data_1_payload_A[14]_i_1__2_n_9                                                                                                                                         |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_recv_data_burst_fu_369/grp_recv_data_burst_Pipeline_VITIS_LOOP_33_1_fu_163/flow_control_loop_pipe_sequential_init_U/idx_fu_254                                                                                                                    |                                                                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_send_data_burst_fu_512/grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166/idx_fu_198                                                                                                                                                             | design_1_i/generic_accel_0/inst/grp_send_data_burst_fu_512/grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                     |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu0_b_U/B_V_data_1_payload_A[15]_i_2__2_n_9                                                                                                                                                                                             | design_1_i/generic_accel_0/inst/regslice_both_cu0_b_U/B_V_data_1_payload_A[15]_i_1__1_n_9                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu0_c_U/B_V_data_1_payload_A[15]_i_1__3_n_9                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu1_res_U/B_V_data_1_load_B                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu1_res_U/B_V_data_1_payload_A[15]_i_1__6_n_9                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu1_c_U/B_V_data_1_load_B                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu1_c_U/B_V_data_1_payload_A[15]_i_1__4_n_9                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu1_b_U/B_V_data_1_payload_A[15]_i_2__1_n_9                                                                                                                                                                                             | design_1_i/generic_accel_0/inst/regslice_both_cu1_b_U/B_V_data_1_payload_A[15]_i_1__0_n_9                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu1_b_U/B_V_data_1_load_B                                                                                                                                                                                                               | design_1_i/generic_accel_0/inst/regslice_both_cu1_b_U/B_V_data_1_payload_B[15]_i_1__1_n_9                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu0_res_U/B_V_data_1_load_B                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu0_b_U/B_V_data_1_load_B                                                                                                                                                                                                               | design_1_i/generic_accel_0/inst/regslice_both_cu0_b_U/B_V_data_1_payload_B[15]_i_1__3_n_9                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu0_res_U/B_V_data_1_payload_A[15]_i_1__5_n_9                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu0_c_U/B_V_data_1_load_B                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/value_80_reg_167770                                                                                                                                                                    |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_11_reg_161360                                                                                                                                                                |                                                                                                                                                                                                                                   |               12 |             17 |         1.42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_24_reg_166820                                                                                                                                                                |                                                                                                                                                                                                                                   |               14 |             17 |         1.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_18_reg_164300                                                                                                                                                                |                                                                                                                                                                                                                                   |               13 |             17 |         1.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_10_reg_160940                                                                                                                                                                |                                                                                                                                                                                                                                   |               11 |             17 |         1.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_reg_156740                                                                                                                                                                   |                                                                                                                                                                                                                                   |               17 |             17 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_8_reg_160100                                                                                                                                                                 |                                                                                                                                                                                                                                   |               16 |             17 |         1.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_7_reg_159680                                                                                                                                                                 |                                                                                                                                                                                                                                   |               14 |             17 |         1.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_6_reg_159260                                                                                                                                                                 |                                                                                                                                                                                                                                   |               14 |             17 |         1.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_4_reg_158420                                                                                                                                                                 |                                                                                                                                                                                                                                   |               11 |             17 |         1.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_3_reg_158000                                                                                                                                                                 |                                                                                                                                                                                                                                   |               12 |             17 |         1.42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_5_reg_158840                                                                                                                                                                 |                                                                                                                                                                                                                                   |               16 |             17 |         1.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_14_reg_162620                                                                                                                                                                |                                                                                                                                                                                                                                   |               14 |             17 |         1.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_9_reg_160520                                                                                                                                                                 |                                                                                                                                                                                                                                   |               14 |             17 |         1.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_2_reg_157580                                                                                                                                                                 |                                                                                                                                                                                                                                   |               14 |             17 |         1.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_23_reg_166400                                                                                                                                                                |                                                                                                                                                                                                                                   |               14 |             17 |         1.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_25_reg_167240                                                                                                                                                                |                                                                                                                                                                                                                                   |                9 |             17 |         1.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_21_reg_165560                                                                                                                                                                |                                                                                                                                                                                                                                   |               16 |             17 |         1.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_26_reg_167660                                                                                                                                                                |                                                                                                                                                                                                                                   |                8 |             17 |         2.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_20_reg_165140                                                                                                                                                                |                                                                                                                                                                                                                                   |               14 |             17 |         1.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_22_reg_165980                                                                                                                                                                |                                                                                                                                                                                                                                   |               12 |             17 |         1.42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_19_reg_164720                                                                                                                                                                |                                                                                                                                                                                                                                   |               15 |             17 |         1.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_17_reg_163880                                                                                                                                                                |                                                                                                                                                                                                                                   |               15 |             17 |         1.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_1_reg_157160                                                                                                                                                                 |                                                                                                                                                                                                                                   |               12 |             17 |         1.42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_13_reg_162200                                                                                                                                                                |                                                                                                                                                                                                                                   |               14 |             17 |         1.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_16_reg_163460                                                                                                                                                                |                                                                                                                                                                                                                                   |               10 |             17 |         1.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_15_reg_163040                                                                                                                                                                |                                                                                                                                                                                                                                   |               14 |             17 |         1.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/icmp_ln47_12_reg_161780                                                                                                                                                                |                                                                                                                                                                                                                                   |               11 |             17 |         1.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_send_data_burst_fu_512/grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166/trunc_ln5_1_reg_41710                                                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             21 |         4.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                   |                9 |             22 |         2.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                   |                8 |             22 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                   |               13 |             23 |         1.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                9 |             23 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                         |                                                                                                                                                                                                                                   |               13 |             23 |         1.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |               10 |             23 |         2.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                               |                9 |             27 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                   |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                   |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                   |                5 |             28 |         5.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                   |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                   |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                   |                8 |             29 |         3.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                   |                9 |             29 |         3.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_send_data_burst_fu_512/grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166/idx_fu_198                                                                                                                                                             | design_1_i/generic_accel_0/inst/grp_send_data_burst_fu_512/grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166/flow_control_loop_pipe_sequential_init_U/j_fu_194                                                                  |                4 |             30 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_recv_data_burst_fu_369/grp_recv_data_burst_Pipeline_VITIS_LOOP_33_1_fu_163/j_3_fu_250                                                                                                                                                             | design_1_i/generic_accel_0/inst/grp_recv_data_burst_fu_369/grp_recv_data_burst_Pipeline_VITIS_LOOP_33_1_fu_163/flow_control_loop_pipe_sequential_init_U/clear                                                                     |                4 |             30 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/j_5_fu_714                                                                                                                                                                             | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/flow_control_loop_pipe_sequential_init_U/i_7_fu_726                                                                                |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_recv_data_burst_fu_369/grp_recv_data_burst_Pipeline_VITIS_LOOP_33_1_fu_163/i_4_fu_242[0]_i_2_n_9                                                                                                                                                  | design_1_i/generic_accel_0/inst/grp_recv_data_burst_fu_369/grp_recv_data_burst_Pipeline_VITIS_LOOP_33_1_fu_163/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/control_s_axi_U/rdata[31]_i_1_n_9                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/red_idx_1_fu_730                                                                                                                                                                       | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/flow_control_loop_pipe_sequential_init_U/i_7_fu_726                                                                                |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/control_s_axi_U/int_data_in[31]_i_1_n_9                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/control_s_axi_U/int_data_in[63]_i_1_n_9                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/control_s_axi_U/int_data_out[31]_i_1_n_9                                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/control_s_axi_U/int_data_out[63]_i_1_n_9                                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/idx_1_fu_722                                                                                                                                                                           | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/i_7_fu_726[0]_i_2_n_9                                                                                                                                                                  | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/flow_control_loop_pipe_sequential_init_U/i_7_fu_726                                                                                |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_send_data_burst_fu_512/grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166/i_fu_186[0]_i_2_n_9                                                                                                                                                    | design_1_i/generic_accel_0/inst/grp_send_data_burst_fu_512/grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166/flow_control_loop_pipe_sequential_init_U/clear                                                                     |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                   |                6 |             34 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |               12 |             34 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                   |                5 |             34 |         6.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |               12 |             35 |         2.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                   |               11 |             35 |         3.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               16 |             35 |         2.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             35 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                   |                9 |             35 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             39 |         3.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             39 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                   |               11 |             46 |         4.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |               18 |             46 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                          |                                                                                                                                                                                                                                   |               12 |             46 |         3.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |               13 |             46 |         3.54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |               15 |             46 |         3.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |               13 |             46 |         3.54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                   |               15 |             46 |         3.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |               18 |             46 |         2.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |               11 |             46 |         4.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             52 |         5.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             52 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               14 |             61 |         4.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/idx_1_fu_722                                                                                                                                                                           | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/flow_control_loop_pipe_sequential_init_U/idx_st_addr_fu_718                                                                        |               20 |             61 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               14 |             62 |         4.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               17 |             62 |         3.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/idx_1_fu_722                                                                                                                                                                           | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/flow_control_loop_pipe_sequential_init_U/i_7_fu_726                                                                                |                9 |             63 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/control_s_axi_U/ap_CS_fsm_reg[3][0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               27 |             64 |         2.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_send_data_burst_fu_512/grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166/tmp_110_reg_53910                                                                                                                                                      |                                                                                                                                                                                                                                   |               34 |             64 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_10_fu_774                                                                                                                                                                      |                                                                                                                                                                                                                                   |               53 |             64 |         1.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/control_s_axi_U/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               26 |             64 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/empty_95_reg_4512                                                                                                                                                                      |                                                                                                                                                                                                                                   |               17 |             64 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_8_fu_766                                                                                                                                                                       |                                                                                                                                                                                                                                   |               58 |             64 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_1_fu_738                                                                                                                                                                       |                                                                                                                                                                                                                                   |               58 |             64 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_2_fu_742                                                                                                                                                                       |                                                                                                                                                                                                                                   |               57 |             64 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_4_fu_750                                                                                                                                                                       |                                                                                                                                                                                                                                   |               57 |             64 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_12_fu_782                                                                                                                                                                      |                                                                                                                                                                                                                                   |               59 |             64 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_6_fu_758                                                                                                                                                                       |                                                                                                                                                                                                                                   |               60 |             64 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             65 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                5 |             65 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             65 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                             |                                                                                                                                                                                                                                   |               10 |             65 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             65 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               10 |             65 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                5 |             65 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               22 |             65 |         2.95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               22 |             65 |         2.95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                5 |             65 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               18 |             65 |         3.61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               18 |             68 |         3.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               16 |             68 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               19 |             68 |         3.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               15 |             68 |         4.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/store_unit/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               15 |             68 |         4.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               16 |             68 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                   |               22 |             69 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                   |               20 |             69 |         3.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                   |               26 |             69 |         2.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                   |               26 |             69 |         2.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                   |               20 |             72 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                   |               19 |             72 |         3.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                5 |             73 |        14.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             73 |        14.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                   |               19 |             75 |         3.95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1124]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                                                   |               17 |             75 |         4.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1124]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                   |               17 |             75 |         4.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/and_ln44_10_reg_160840                                                                                                                                                                 |                                                                                                                                                                                                                                   |               57 |             75 |         1.32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                   |               18 |             75 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_recv_data_burst_fu_369/grp_recv_data_burst_Pipeline_VITIS_LOOP_33_1_fu_163/p_113_in                                                                                                                                                               |                                                                                                                                                                                                                                   |               18 |             85 |         4.72 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               11 |             85 |         7.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               12 |             88 |         7.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               29 |             91 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               28 |             91 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               30 |             91 |         3.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               31 |             91 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/empty_91_fu_7980                                                                                                                                                                       |                                                                                                                                                                                                                                   |               57 |             96 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/ap_CS_fsm_state6                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               57 |            117 |         2.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               37 |            122 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               25 |            123 |         4.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/data_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               23 |            123 |         5.35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/regslice_both_cu1_c_U/ap_done                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               31 |            128 |         4.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               12 |            137 |        11.42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               14 |            151 |        10.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |               10 |            160 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                                                                                                                      |                                                                                                                                                                                                                                   |               45 |            232 |         5.16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |              119 |            247 |         2.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/value_54_reg_170370                                                                                                                                                                    |                                                                                                                                                                                                                                   |              131 |            416 |         3.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |              248 |            761 |         3.07 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


