// Seed: 3723469354
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  assign module_1.id_18 = 0;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 [1 : 1] id_16;
  wire id_17;
  ;
  localparam [-1 : -1 'd0] id_18 = 1;
  assign id_16 = -1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1
    , id_27,
    output logic id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    input wire id_6,
    input supply1 id_7,
    input wand id_8,
    input supply0 id_9,
    output wand id_10,
    input wor id_11,
    output wire id_12,
    output wire id_13,
    output tri0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input supply1 id_17,
    input tri id_18,
    output tri id_19,
    output supply0 id_20,
    input uwire id_21,
    output uwire id_22,
    output uwire id_23,
    input wor id_24,
    output wor id_25
);
  always id_2 <= #id_4 -1;
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27
  );
endmodule
