import chisel3._
import chisel3.util._

trait ID_Consts{
    val Y = true.B
    val N = false.B

    val SEL_ID_OUT1_WIDTH = 2
    val OUT1_X      = "b00".U(SEL_ID_OUT1_WIDTH.W)
    val OUT1_RS1    = "b01".U(SEL_ID_OUT1_WIDTH.W)
    val OUT1_PC     = "b10".U(SEL_ID_OUT1_WIDTH.W)

    val SEL_ID_OUT2_WIDTH = 2
    val OUT2_X      = "b00".U(SEL_ID_OUT2_WIDTH.W)
    val OUT2_RS2    = "b01".U(SEL_ID_OUT2_WIDTH.W)
    val OUT2_IMM    = "b10".U(SEL_ID_OUT2_WIDTH.W)

    val SEL_ID_IMM_WIDTH = 5
    val IMM_X    = "b00000".U(SEL_ID_IMM_WIDTH.W)
    val IMM_I    = "b00001".U(SEL_ID_IMM_WIDTH.W)
    val IMM_S    = "b00010".U(SEL_ID_IMM_WIDTH.W)
    val IMM_B    = "b00100".U(SEL_ID_IMM_WIDTH.W)
    val IMM_U    = "b01000".U(SEL_ID_IMM_WIDTH.W)
    val IMM_J    = "b10000".U(SEL_ID_IMM_WIDTH.W)

    val SEL_IF_NEXTPC_WIDTH = 1
    val NEXTPC_ADD4 = "b0".U(SEL_IF_NEXTPC_WIDTH.W)
    val NEXTPC_JUMP = "b1".U(SEL_IF_NEXTPC_WIDTH.W)

    val SEL_ALU_OPCODE_WIDTH = 10
    val ALU__X    = "b0000000000".U(SEL_ALU_OPCODE_WIDTH.W)
    val ALU__ADD  = "b0000000001".U(SEL_ALU_OPCODE_WIDTH.W)
    val ALU__SLT  = "b0000000010".U(SEL_ALU_OPCODE_WIDTH.W)
    val ALU__SLTU = "b0000000100".U(SEL_ALU_OPCODE_WIDTH.W)
    val ALU__AND  = "b0000001000".U(SEL_ALU_OPCODE_WIDTH.W)
    val ALU__OR   = "b0000010000".U(SEL_ALU_OPCODE_WIDTH.W)
    val ALU__XOR  = "b0000100000".U(SEL_ALU_OPCODE_WIDTH.W)
    val ALU__SLL  = "b0001000000".U(SEL_ALU_OPCODE_WIDTH.W)
    val ALU__SRL  = "b0010000000".U(SEL_ALU_OPCODE_WIDTH.W)
    val ALU__SRA  = "b0100000000".U(SEL_ALU_OPCODE_WIDTH.W)
    val ALU__LUI  = "b1000000000".U(SEL_ALU_OPCODE_WIDTH.W)

    val SEL_ISU_OUT_WIDTH = 2
    val ISU_OUT_X    = "b00".U(SEL_ISU_OUT_WIDTH.W)
    val ISU_OUT_ALU  = "b01".U(SEL_ISU_OUT_WIDTH.W)
    val ISU_OUT_DRAM = "b10".U(SEL_ISU_OUT_WIDTH.W)

    
}