#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Apr 18 14:57:05 2021
# Process ID: 28468
# Current directory: C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/impl_1
# Command line: vivado.exe -log dpss_zcu102_rx_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source dpss_zcu102_rx_wrapper.tcl -notrace
# Log file: C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/impl_1/dpss_zcu102_rx_wrapper.vdi
# Journal file: C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source dpss_zcu102_rx_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1035.777 ; gain = 0.000
Command: link_design -top dpss_zcu102_rx_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_axi_iic_0_0/dpss_zcu102_rx_axi_iic_0_0.dcp' for cell 'dpss_zcu102_rx_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_axi_timer_0_0/dpss_zcu102_rx_axi_timer_0_0.dcp' for cell 'dpss_zcu102_rx_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_clk_wiz_0_1/dpss_zcu102_rx_clk_wiz_0_1.dcp' for cell 'dpss_zcu102_rx_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/dpss_zcu102_rx_ddr4_0_0.dcp' for cell 'dpss_zcu102_rx_i/ddr4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_proc_sys_reset_0_0/dpss_zcu102_rx_proc_sys_reset_0_0.dcp' for cell 'dpss_zcu102_rx_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_rst_ddr4_0_300M_0/dpss_zcu102_rx_rst_ddr4_0_300M_0.dcp' for cell 'dpss_zcu102_rx_i/rst_ddr4_0_300M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_rst_ps8_0_99M_0/dpss_zcu102_rx_rst_ps8_0_99M_0.dcp' for cell 'dpss_zcu102_rx_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_1_0/dpss_zcu102_rx_system_ila_1_0.dcp' for cell 'dpss_zcu102_rx_i/system_ila_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_2_0/dpss_zcu102_rx_system_ila_2_0.dcp' for cell 'dpss_zcu102_rx_i/system_ila_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_vector_logic_1_1/dpss_zcu102_rx_util_vector_logic_1_1.dcp' for cell 'dpss_zcu102_rx_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_zynq_ultra_ps_e_0_0/dpss_zcu102_rx_zynq_ultra_ps_e_0_0.dcp' for cell 'dpss_zcu102_rx_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_xbar_1/dpss_zcu102_rx_xbar_1.dcp' for cell 'dpss_zcu102_rx_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_cc_0/dpss_zcu102_rx_auto_cc_0.dcp' for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_ds_buf_0_0/dpss_zcu102_rx_util_ds_buf_0_0.dcp' for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_ds_buf_1_0/dpss_zcu102_rx_util_ds_buf_1_0.dcp' for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_reduced_logic_0_0/dpss_zcu102_rx_util_reduced_logic_0_0.dcp' for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/util_reduced_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/dpss_zcu102_rx_v_dp_rxss1_0_0.dcp' for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_edid_0_0/dpss_zcu102_rx_vid_edid_0_0.dcp' for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/dpss_zcu102_rx_vid_phy_controller_0_0.dcp' for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_video_frame_crc_0_0/dpss_zcu102_rx_video_frame_crc_0_0.dcp' for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_ds_buf_2_0/dpss_zcu102_rx_util_ds_buf_2_0.dcp' for cell 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_ds_buf_3_0/dpss_zcu102_rx_util_ds_buf_3_0.dcp' for cell 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_vector_logic_0_0/dpss_zcu102_rx_util_vector_logic_0_0.dcp' for cell 'dpss_zcu102_rx_i/i2c_mux/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_vector_logic_1_0/dpss_zcu102_rx_util_vector_logic_1_0.dcp' for cell 'dpss_zcu102_rx_i/i2c_mux/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_vector_logic_2_0/dpss_zcu102_rx_util_vector_logic_2_0.dcp' for cell 'dpss_zcu102_rx_i/i2c_mux/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_vector_logic_3_0/dpss_zcu102_rx_util_vector_logic_3_0.dcp' for cell 'dpss_zcu102_rx_i/i2c_mux/util_vector_logic_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_xbar_0/dpss_zcu102_rx_xbar_0.dcp' for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_0/dpss_zcu102_rx_auto_ds_0.dcp' for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_pc_0/dpss_zcu102_rx_auto_pc_0.dcp' for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_1/dpss_zcu102_rx_auto_ds_1.dcp' for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_pc_1/dpss_zcu102_rx_auto_pc_1.dcp' for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_2/dpss_zcu102_rx_auto_ds_2.dcp' for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_pc_2/dpss_zcu102_rx_auto_pc_2.dcp' for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_3/dpss_zcu102_rx_auto_ds_3.dcp' for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_pc_3/dpss_zcu102_rx_auto_pc_3.dcp' for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_4/dpss_zcu102_rx_auto_ds_4.dcp' for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_pc_4/dpss_zcu102_rx_auto_pc_4.dcp' for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_5/dpss_zcu102_rx_auto_ds_5.dcp' for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_pc_5/dpss_zcu102_rx_auto_pc_5.dcp' for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0.dcp' for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_2/bd_6311_iic_0.dcp' for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_5/bd_6311_notof_0_0.dcp' for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/notof_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_4/bd_6311_vb1_0.dcp' for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_3/bd_6311_xbar_0.dcp' for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar'
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.750 ; gain = 1.969
INFO: [Netlist 29-17] Analyzing 3551 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. dpss_zcu102_rx_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dpss_zcu102_rx_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_2/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_2/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_2/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_2/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_2/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_2/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_2/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_2/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_2/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_3/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_3/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_3/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_3/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_3/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_3/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_3/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_3/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_3/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Chipscope 16-324] Core: dpss_zcu102_rx_i/ddr4_0 UUID: db07bcf0-91e1-50cb-853e-08d9008cbff7 
INFO: [Chipscope 16-324] Core: dpss_zcu102_rx_i/system_ila_1/inst/ila_lib UUID: 426cd308-90b7-5355-9f67-66e7c62abd74 
INFO: [Chipscope 16-324] Core: dpss_zcu102_rx_i/system_ila_2/inst/ila_lib UUID: 83f09af5-7823-512f-b9b5-2126df1b6851 
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_axi_iic_0_0/dpss_zcu102_rx_axi_iic_0_0_board.xdc] for cell 'dpss_zcu102_rx_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_axi_iic_0_0/dpss_zcu102_rx_axi_iic_0_0_board.xdc] for cell 'dpss_zcu102_rx_i/axi_iic_0/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_axi_timer_0_0/dpss_zcu102_rx_axi_timer_0_0.xdc] for cell 'dpss_zcu102_rx_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_axi_timer_0_0/dpss_zcu102_rx_axi_timer_0_0.xdc] for cell 'dpss_zcu102_rx_i/axi_timer_0/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_ds_buf_0_0/dpss_zcu102_rx_util_ds_buf_0_0_board.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_ds_buf_0_0/dpss_zcu102_rx_util_ds_buf_0_0_board.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/util_ds_buf_0/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_ds_buf_1_0/dpss_zcu102_rx_util_ds_buf_1_0_board.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_ds_buf_1_0/dpss_zcu102_rx_util_ds_buf_1_0_board.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/util_ds_buf_1/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_2/bd_6311_iic_0_board.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_2/bd_6311_iic_0_board.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/iic/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_1/ip/ip_1/bd_6050_psr_aclk_0_board.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_1/ip/ip_1/bd_6050_psr_aclk_0_board.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_1/ip/ip_1/bd_6050_psr_aclk_0.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_1/ip/ip_1/bd_6050_psr_aclk_0.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/xbar/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/ip_0/synth/dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/ip_0/synth/dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst'
WARNING: [Constraints 18-633] Creating clock dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK with 4 sources. [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:49]
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_ds_buf_2_0/dpss_zcu102_rx_util_ds_buf_2_0_board.xdc] for cell 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_2/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_ds_buf_2_0/dpss_zcu102_rx_util_ds_buf_2_0_board.xdc] for cell 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_2/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_ds_buf_3_0/dpss_zcu102_rx_util_ds_buf_3_0_board.xdc] for cell 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_3/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_util_ds_buf_3_0/dpss_zcu102_rx_util_ds_buf_3_0_board.xdc] for cell 'dpss_zcu102_rx_i/i2c_mux/util_ds_buf_3/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_proc_sys_reset_0_0/dpss_zcu102_rx_proc_sys_reset_0_0_board.xdc] for cell 'dpss_zcu102_rx_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_proc_sys_reset_0_0/dpss_zcu102_rx_proc_sys_reset_0_0_board.xdc] for cell 'dpss_zcu102_rx_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_proc_sys_reset_0_0/dpss_zcu102_rx_proc_sys_reset_0_0.xdc] for cell 'dpss_zcu102_rx_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_proc_sys_reset_0_0/dpss_zcu102_rx_proc_sys_reset_0_0.xdc] for cell 'dpss_zcu102_rx_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_rst_ps8_0_99M_0/dpss_zcu102_rx_rst_ps8_0_99M_0_board.xdc] for cell 'dpss_zcu102_rx_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_rst_ps8_0_99M_0/dpss_zcu102_rx_rst_ps8_0_99M_0_board.xdc] for cell 'dpss_zcu102_rx_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_rst_ps8_0_99M_0/dpss_zcu102_rx_rst_ps8_0_99M_0.xdc] for cell 'dpss_zcu102_rx_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_rst_ps8_0_99M_0/dpss_zcu102_rx_rst_ps8_0_99M_0.xdc] for cell 'dpss_zcu102_rx_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'dpss_zcu102_rx_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'dpss_zcu102_rx_i/system_ila_2/inst/ila_lib/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_zynq_ultra_ps_e_0_0/dpss_zcu102_rx_zynq_ultra_ps_e_0_0.xdc] for cell 'dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_zynq_ultra_ps_e_0_0/dpss_zcu102_rx_zynq_ultra_ps_e_0_0.xdc] for cell 'dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/bd_0/ip/ip_0/bd_47c8_microblaze_I_0.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/bd_0/ip/ip_0/bd_47c8_microblaze_I_0.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/bd_0/ip/ip_1/bd_47c8_rst_0_0_board.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/bd_0/ip/ip_1/bd_47c8_rst_0_0_board.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/bd_0/ip/ip_1/bd_47c8_rst_0_0.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/bd_0/ip/ip_1/bd_47c8_rst_0_0.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/bd_0/ip/ip_2/bd_47c8_ilmb_0.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/bd_0/ip/ip_2/bd_47c8_ilmb_0.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/bd_0/ip/ip_3/bd_47c8_dlmb_0.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/bd_0/ip/ip_3/bd_47c8_dlmb_0.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/bd_0/ip/ip_10/bd_47c8_iomodule_0_0_board.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/bd_0/ip/ip_10/bd_47c8_iomodule_0_0_board.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/ip_0/dpss_zcu102_rx_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/ip_0/dpss_zcu102_rx_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/par/dpss_zcu102_rx_ddr4_0_0.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/par/dpss_zcu102_rx_ddr4_0_0.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_rst_ddr4_0_300M_0/dpss_zcu102_rx_rst_ddr4_0_300M_0_board.xdc] for cell 'dpss_zcu102_rx_i/rst_ddr4_0_300M/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_rst_ddr4_0_300M_0/dpss_zcu102_rx_rst_ddr4_0_300M_0_board.xdc] for cell 'dpss_zcu102_rx_i/rst_ddr4_0_300M/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_rst_ddr4_0_300M_0/dpss_zcu102_rx_rst_ddr4_0_300M_0.xdc] for cell 'dpss_zcu102_rx_i/rst_ddr4_0_300M/U0'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_rst_ddr4_0_300M_0/dpss_zcu102_rx_rst_ddr4_0_300M_0.xdc] for cell 'dpss_zcu102_rx_i/rst_ddr4_0_300M/U0'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_clk_wiz_0_1/dpss_zcu102_rx_clk_wiz_0_1_board.xdc] for cell 'dpss_zcu102_rx_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_clk_wiz_0_1/dpss_zcu102_rx_clk_wiz_0_1_board.xdc] for cell 'dpss_zcu102_rx_i/clk_wiz_0/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_clk_wiz_0_1/dpss_zcu102_rx_clk_wiz_0_1.xdc] for cell 'dpss_zcu102_rx_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_clk_wiz_0_1/dpss_zcu102_rx_clk_wiz_0_1.xdc:57]
WARNING: [Timing 38-252] The BUFG_GT instance 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_clk_wiz_0_1/dpss_zcu102_rx_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_clk_wiz_0_1/dpss_zcu102_rx_clk_wiz_0_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3074.176 ; gain = 460.801
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_clk_wiz_0_1/dpss_zcu102_rx_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_clk_wiz_0_1/dpss_zcu102_rx_clk_wiz_0_1.xdc] for cell 'dpss_zcu102_rx_i/clk_wiz_0/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0_clocks.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst'
WARNING: [Timing 38-252] The BUFG_GT instance 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0_clocks.xdc:7]
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0_clocks.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_4/bd_6311_vb1_0_clocks.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_4/bd_6311_vb1_0_clocks.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/ip_xdc.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/ip_xdc.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_edid_0_0/vid_edid_xdc.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_edid_0_0/vid_edid_xdc.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_edid_0_0/dpss_zcu102_rx_vid_edid_0_0_clocks.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_edid_0_0/dpss_zcu102_rx_vid_edid_0_0_clocks.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_edid_0/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/dpss_zcu102_rx_vid_phy_controller_0_0_clocks.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/dpss_zcu102_rx_vid_phy_controller_0_0_clocks.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_video_frame_crc_0_0/video_frame_crc_xdc.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_video_frame_crc_0_0/video_frame_crc_xdc.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_video_frame_crc_0_0/dpss_zcu102_rx_video_frame_crc_0_0_clocks.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_video_frame_crc_0_0/dpss_zcu102_rx_video_frame_crc_0_0_clocks.xdc] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/dpss_zcu102_rx_ddr4_0_0_board.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/dpss_zcu102_rx_ddr4_0_0_board.xdc] for cell 'dpss_zcu102_rx_i/ddr4_0/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_0/dpss_zcu102_rx_auto_ds_0_clocks.xdc] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_0/dpss_zcu102_rx_auto_ds_0_clocks.xdc] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_1/dpss_zcu102_rx_auto_ds_1_clocks.xdc] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_1/dpss_zcu102_rx_auto_ds_1_clocks.xdc] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_2/dpss_zcu102_rx_auto_ds_2_clocks.xdc] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_2/dpss_zcu102_rx_auto_ds_2_clocks.xdc] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_3/dpss_zcu102_rx_auto_ds_3_clocks.xdc] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_3/dpss_zcu102_rx_auto_ds_3_clocks.xdc] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_4/dpss_zcu102_rx_auto_ds_4_clocks.xdc] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_4/dpss_zcu102_rx_auto_ds_4_clocks.xdc] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_5/dpss_zcu102_rx_auto_ds_5_clocks.xdc] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_5/dpss_zcu102_rx_auto_ds_5_clocks.xdc] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_cc_0/dpss_zcu102_rx_auto_cc_0_clocks.xdc] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_cc_0/dpss_zcu102_rx_auto_cc_0_clocks.xdc] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst'
Parsing XDC File [C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/imports/top_zcu102.xdc]
WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/ip_0/synth/dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper.xdc:68]
WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/ip_0/synth/dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper.xdc:105]
WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/ip_0/synth/dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper.xdc:142]
WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/ip_0/synth/dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper.xdc:179]
Finished Parsing XDC File [C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/imports/top_zcu102.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/split_sdp_xpm_inst.sync_cell_split_sdp_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/split_sdp_xpm_inst.sync_cell_split_sdp_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_assr_sync_done_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_assr_sync_done_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_aud_pktfifo_ovf_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_aud_pktfifo_ovf_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_audio_sample_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_audio_sample_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_aud_filter_ctrl_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_aud_filter_ctrl_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_lane_inactive_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_lane_inactive_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_act_handle_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_act_handle_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_mst_audio_stream_no_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_mst_audio_stream_no_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_symbol_err_cnt_sel_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_symbol_err_cnt_sel_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_pattern_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_pattern_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_training_pattern_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_training_pattern_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_aud_data_filter_ctrl_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_aud_data_filter_ctrl_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_vs_level_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_vs_level_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_pe_level_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_pe_level_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_ext_pkt_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_ext_pkt_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_mst_audio_stream_no_audclk_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_mst_audio_stream_no_audclk_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_vbid_aud_mute_audclk_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_vbid_aud_mute_audclk_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_override_tp23_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_override_tp23_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lnk_bw_hbr2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lnk_bw_hbr2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lnk_bw_hbr3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lnk_bw_hbr3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lnk_bw_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lnk_bw_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_override_lane_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_override_lane_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_unplugevent_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_unplugevent_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rst_lane_sts_retrain_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rst_lane_sts_retrain_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_descramble_disable_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_descramble_disable_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_assr_enable_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_assr_enable_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_enh_black_video_en_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_enh_black_video_en_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_cfg_link_enable_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_cfg_link_enable_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rx_clr_oflw_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rx_clr_oflw_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_info_pkt_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_info_pkt_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/sync_cell_fifo_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/sync_cell_fifo_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_valid_msa_event'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_valid_msa_event'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/sync_cell_fifo_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/sync_cell_fifo_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/sync_cell_fifo_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/sync_cell_fifo_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/sync_cell_fifo_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/sync_cell_fifo_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp_ingress_fifo_full'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp_ingress_fifo_full'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_mst_idle_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_mst_idle_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_bs_det_s0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_bs_det_s0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_fifo_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_fifo_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_lnk_vid_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_lnk_vid_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp22_enable_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp22_enable_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp14_enable_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp14_enable_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp_reset_pulse_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp_reset_pulse_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_training_in_progress_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_training_in_progress_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_enh_frm_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_enh_frm_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_mst_en_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_mst_en_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_access_link_bw_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_access_link_bw_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l0_symbol_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l0_symbol_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l1_symbol_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l1_symbol_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l2_symbol_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l2_symbol_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l3_symbol_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l3_symbol_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l0_prbs_err_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l0_prbs_err_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_retrain_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_retrain_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp23_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp23_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_override_tp1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_override_tp1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_vid_pixel_mode'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_vid_pixel_mode'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane1_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane1_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane2_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane2_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane3_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane3_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/sync_cell_tp23_score_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/sync_cell_tp23_score_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lane_cnt_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lane_cnt_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane0_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane0_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp1_score_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp1_score_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp23_score_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp23_score_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_req_volt_chg_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_req_volt_chg_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_pts_trained_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_pts_trained_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_req_pre_chg_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_req_pre_chg_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_dtg_enable_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_dtg_enable_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_vbid_0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_vbid_0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/sync_cell_usr_data_end_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/sync_cell_usr_data_end_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_use_filt_msa_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_use_filt_msa_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_vidmode_updt_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_vidmode_updt_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_lane_reset_disable_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_lane_reset_disable_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_vbid_1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_vbid_1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_dpcd_lane_count_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_dpcd_lane_count_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rx_misc1_str0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rx_misc1_str0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_rx_misc0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_rx_misc0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_rx_misc1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_rx_misc1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rx_misc0_str0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rx_misc0_str0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_stream4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_stream4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_stream2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_stream2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_stream3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_stream3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rx_sym_err_ch3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rx_sym_err_ch3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rx_sym_err_ch0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rx_sym_err_ch0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rx_sym_err_ch1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rx_sym_err_ch1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rx_sym_err_ch2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rx_sym_err_ch2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b03_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b03_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_gtwiz_reset_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_gtwiz_reset_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b00_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b00_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b01_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b01_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b02_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b02_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt3_inst/xpm_handshake_DRP_Config_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt3_inst/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt3_inst/xpm_handshake_DRP_Status_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt3_inst/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_cpll_cal_cnt_tol_b0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_cpll_cal_cnt_tol_b0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_cpll_cal_txoutclk_period_b0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_cpll_cal_txoutclk_period_b0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b03_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b03_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b00_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b00_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b01_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b01_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b02_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b02_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b03_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b03_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b00_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b00_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b01_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b01_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b02_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b02_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/xpm_array_pixel_mode_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/xpm_array_pixel_mode_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt3_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt3_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_qpll1lock_b0_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_qpll1lock_b0_inst' of design 'design_1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_qpll1lock_b0_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_qpll1lock_b0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_prbserr_out_sync_b0gt2inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_prbserr_out_sync_b0gt2inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxpmaresetdone_b02_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxpmaresetdone_b02_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_rx_done_b02_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_rx_done_b02_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_tx_done_b02_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_tx_done_b02_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txpmaresetdone_b02_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txpmaresetdone_b02_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txphaligndone_b02_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txphaligndone_b02_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_cplllock_b02_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_cplllock_b02_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbyteisaligned_b02_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbyteisaligned_b02_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx8b10ben_b03_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx8b10ben_b03_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxpolarity_b03_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxpolarity_b03_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b03_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b03_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_prbserr_out_sync_b0gt3inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_prbserr_out_sync_b0gt3inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxpmaresetdone_b03_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxpmaresetdone_b03_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_rx_done_b03_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_rx_done_b03_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_tx_done_b03_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_tx_done_b03_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txpmaresetdone_b03_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txpmaresetdone_b03_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txphaligndone_b03_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txphaligndone_b03_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_cplllock_b03_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_cplllock_b03_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbyteisaligned_b03_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbyteisaligned_b03_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_qpll0lock_b0_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_qpll0lock_b0_inst' of design 'design_1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_qpll0lock_b0_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_qpll0lock_b0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx_sym_err_cntr_toggle_ch0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx_sym_err_cntr_toggle_ch0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx_sym_err_cntr_toggle_ch1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx_sym_err_cntr_toggle_ch1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx_sym_err_cntr_toggle_ch2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx_sym_err_cntr_toggle_ch2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx_sym_err_cntr_toggle_ch3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx_sym_err_cntr_toggle_ch3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0gt0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0gt0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0gt1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0gt1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0gt2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0gt2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt3_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gt3_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0gt3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0gt3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0_common_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0_common_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_tx_mmcm_drp_locked_b0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_tx_mmcm_drp_locked_b0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx8b10ben_b00_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx8b10ben_b00_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxpolarity_b00_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxpolarity_b00_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b00_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b00_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_prbserr_out_sync_b0gt0inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_prbserr_out_sync_b0gt0inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxpmaresetdone_b00_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxpmaresetdone_b00_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_rx_done_b00_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_rx_done_b00_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_tx_done_b00_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_tx_done_b00_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txpmaresetdone_b00_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txpmaresetdone_b00_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txphaligndone_b00_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txphaligndone_b00_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_cplllock_b00_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_cplllock_b00_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbyteisaligned_b00_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbyteisaligned_b00_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx8b10ben_b01_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx8b10ben_b01_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxpolarity_b01_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxpolarity_b01_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b01_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b01_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_prbserr_out_sync_b0gt1inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_prbserr_out_sync_b0gt1inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxpmaresetdone_b01_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxpmaresetdone_b01_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_rx_done_b01_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_rx_done_b01_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_tx_done_b01_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_reset_tx_done_b01_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txpmaresetdone_b01_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txpmaresetdone_b01_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txphaligndone_b01_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_txphaligndone_b01_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_cplllock_b01_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_cplllock_b01_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbyteisaligned_b01_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_array_single_rxbyteisaligned_b01_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx8b10ben_b02_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rx8b10ben_b02_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxpolarity_b02_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxpolarity_b02_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b02_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b02_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/xpm_single_clear_crc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/xpm_single_clear_crc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/xpm_single_y422_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/video_frame_crc_0/inst/xpm_single_y422_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'dpss_zcu102_rx_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 3141.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 960 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 164 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 2 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 18 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 68 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 107 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 482 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 40 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

66 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:23 . Memory (MB): peak = 3141.523 ; gain = 2105.746
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.523 ; gain = 0.000

Starting Cache Timing Information Task
WARNING: [Constraints 18-633] Creating clock dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK with 4 sources. [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:49]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
Ending Cache Timing Information Task | Checksum: 204fc4653

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3141.523 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP dpss_zcu102_rx_ddr4_0_0_phy, cache-ID = e529b490a7d88929
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3366.246 ; gain = 0.000
read_xdc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3435.914 ; gain = 69.668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3435.914 ; gain = 0.000
Phase 1 Generate And Synthesize MIG Cores | Checksum: 21e63eebd

Time (s): cpu = 00:00:40 ; elapsed = 00:01:34 . Memory (MB): peak = 3435.914 ; gain = 119.059

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3453.867 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 3453.867 ; gain = 0.000
Phase 2 Generate And Synthesize Debug Cores | Checksum: 2104a5bbf

Time (s): cpu = 00:00:54 ; elapsed = 00:03:04 . Memory (MB): peak = 3453.867 ; gain = 137.012

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 77 inverter(s) to 6264 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 19d7b4e88

Time (s): cpu = 00:01:05 ; elapsed = 00:03:13 . Memory (MB): peak = 3453.867 ; gain = 137.012
INFO: [Opt 31-389] Phase Retarget created 473 cells and removed 1016 cells
INFO: [Opt 31-1021] In phase Retarget, 344 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 16 load pin(s).
Phase 4 Constant propagation | Checksum: 176cada09

Time (s): cpu = 00:01:08 ; elapsed = 00:03:15 . Memory (MB): peak = 3453.867 ; gain = 137.012
INFO: [Opt 31-389] Phase Constant propagation created 1112 cells and removed 3563 cells
INFO: [Opt 31-1021] In phase Constant propagation, 329 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Opt 31-120] Instance dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_fifo_rst_inst (bd_6311_dp_0_xpm_cdc_array_single__parameterized1__79) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 5 Sweep | Checksum: 14c1c87a8

Time (s): cpu = 00:01:21 ; elapsed = 00:03:28 . Memory (MB): peak = 3453.867 ; gain = 137.012
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 10105 cells
INFO: [Opt 31-1021] In phase Sweep, 3995 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 14c1c87a8

Time (s): cpu = 00:01:24 ; elapsed = 00:03:31 . Memory (MB): peak = 3453.867 ; gain = 137.012
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 14c1c87a8

Time (s): cpu = 00:01:25 ; elapsed = 00:03:33 . Memory (MB): peak = 3453.867 ; gain = 137.012
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 18646133d

Time (s): cpu = 00:01:26 ; elapsed = 00:03:34 . Memory (MB): peak = 3453.867 ; gain = 137.012
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 504 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             473  |            1016  |                                            344  |
|  Constant propagation         |            1112  |            3563  |                                            329  |
|  Sweep                        |               0  |           10105  |                                           3995  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            504  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 3453.867 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 25ee4e98f

Time (s): cpu = 00:01:30 ; elapsed = 00:03:37 . Memory (MB): peak = 3453.867 ; gain = 137.012

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Constraints 18-633] Creating clock dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK with 4 sources. [C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:49]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 1 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 268640600

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.614 . Memory (MB): peak = 5141.781 ; gain = 0.000
Ending Power Optimization Task | Checksum: 268640600

Time (s): cpu = 00:01:19 ; elapsed = 00:00:53 . Memory (MB): peak = 5141.781 ; gain = 1687.914

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 268640600

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5141.781 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 5141.781 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1cd3a3eab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.686 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:09 ; elapsed = 00:04:45 . Memory (MB): peak = 5141.781 ; gain = 2000.258
WARNING: [Constraints 18-633] Creating clock dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK with 4 sources. [C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:49]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.150 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/impl_1/dpss_zcu102_rx_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file dpss_zcu102_rx_wrapper_drc_opted.rpt -pb dpss_zcu102_rx_wrapper_drc_opted.pb -rpx dpss_zcu102_rx_wrapper_drc_opted.rpx
Command: report_drc -file dpss_zcu102_rx_wrapper_drc_opted.rpt -pb dpss_zcu102_rx_wrapper_drc_opted.pb -rpx dpss_zcu102_rx_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/impl_1/dpss_zcu102_rx_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1902d08ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 5141.781 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1897d8113

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27e4ca052

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27e4ca052

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 27e4ca052

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2168aab01

Time (s): cpu = 00:01:43 ; elapsed = 00:01:11 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1e878f009

Time (s): cpu = 00:01:45 ; elapsed = 00:01:13 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1e878f009

Time (s): cpu = 00:01:46 ; elapsed = 00:01:14 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1c100017f

Time (s): cpu = 00:01:51 ; elapsed = 00:01:18 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1c100017f

Time (s): cpu = 00:01:52 ; elapsed = 00:01:19 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1c100017f

Time (s): cpu = 00:01:52 ; elapsed = 00:01:19 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 1c100017f

Time (s): cpu = 00:01:52 ; elapsed = 00:01:19 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 147 LUTNM shape to break, 3120 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 96, two critical 51, total 147, new lutff created 7
INFO: [Physopt 32-775] End 1 Pass. Optimized 1445 nets or cells. Created 147 new cells, deleted 1298 existing cells and moved 0 existing cell
INFO: [Physopt 32-1022] Very high fanout net 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/wrp_inst/Q[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2792 to 329 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/wrp_inst/Q[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2792 to 329 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/wrp_inst/Q[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2792 to 329 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/wrp_inst/Q[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2791 to 328 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/wrp_inst/Q[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2790 to 327 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/wrp_inst/Q[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2791 to 328 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/Q[0]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/Q[1]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/Q[2]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/Q[3]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/Q[5]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/Q[4]. Replicated 11 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 66 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 66 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.129 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 43 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 5141.781 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          147  |           1298  |                  1445  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |           66  |              0  |                     6  |           0  |           1  |  00:00:04  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           43  |              0  |                    23  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          256  |           1298  |                  1474  |           0  |           8  |  00:00:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18600df70

Time (s): cpu = 00:04:28 ; elapsed = 00:03:10 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 28960f8fa

Time (s): cpu = 00:04:41 ; elapsed = 00:03:19 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 2 Global Placement | Checksum: 28960f8fa

Time (s): cpu = 00:04:41 ; elapsed = 00:03:20 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 219aab30c

Time (s): cpu = 00:04:48 ; elapsed = 00:03:24 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17f9d345d

Time (s): cpu = 00:04:57 ; elapsed = 00:03:31 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f2748de3

Time (s): cpu = 00:05:00 ; elapsed = 00:03:33 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 21515405b

Time (s): cpu = 00:05:00 ; elapsed = 00:03:34 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 181dfb333

Time (s): cpu = 00:05:09 ; elapsed = 00:03:39 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 3.6 Small Shape DP

Phase 3.6.1 Small Shape Clustering
Phase 3.6.1 Small Shape Clustering | Checksum: 1e9993fbc

Time (s): cpu = 00:05:22 ; elapsed = 00:03:50 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 3.6.2 Flow Legalize Slice Clusters
Phase 3.6.2 Flow Legalize Slice Clusters | Checksum: 19e9ac436

Time (s): cpu = 00:05:24 ; elapsed = 00:03:52 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 3.6.3 Slice Area Swap
Phase 3.6.3 Slice Area Swap | Checksum: 1c371bc00

Time (s): cpu = 00:05:29 ; elapsed = 00:03:57 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 3.6 Small Shape DP | Checksum: 218d826d3

Time (s): cpu = 00:05:57 ; elapsed = 00:04:13 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17aa50dc7

Time (s): cpu = 00:06:02 ; elapsed = 00:04:20 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 173e74abb

Time (s): cpu = 00:06:04 ; elapsed = 00:04:22 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 26220907b

Time (s): cpu = 00:06:45 ; elapsed = 00:04:46 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 26220907b

Time (s): cpu = 00:06:46 ; elapsed = 00:04:46 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK with 4 sources. [C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:49]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2d77ce11c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 22704a424

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Place 46-35] Processed net dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0], inserted BUFG to drive 3101 loads.
INFO: [Place 46-45] Replicated bufg driver dpss_zcu102_rx_i/rst_ps8_0_99M/U0/PR_OUT_DFF[0].FDRE_PER_replica
INFO: [Place 46-32] Processed net dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/rdp_inst/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-35] Processed net dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3], inserted BUFG to drive 1966 loads.
INFO: [Place 46-35] Processed net dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 1587 loads.
INFO: [Place 46-45] Replicated bufg driver dpss_zcu102_rx_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0], inserted BUFG to drive 1548 loads.
INFO: [Place 46-45] Replicated bufg driver dpss_zcu102_rx_i/rst_ps8_0_99M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica
INFO: [Place 46-35] Processed net dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d, inserted BUFG to drive 1187 loads.
INFO: [Place 46-45] Replicated bufg driver dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg_replica
INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 5, Replicated BUFG Driver: 4, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 1.
Ending Physical Synthesis Task | Checksum: 241bdf384

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2076fac4a

Time (s): cpu = 00:07:44 ; elapsed = 00:05:26 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.168. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ffa44492

Time (s): cpu = 00:08:40 ; elapsed = 00:06:25 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ffa44492

Time (s): cpu = 00:08:40 ; elapsed = 00:06:25 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ffa44492

Time (s): cpu = 00:08:43 ; elapsed = 00:06:27 . Memory (MB): peak = 5141.781 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2893876be

Time (s): cpu = 00:08:51 ; elapsed = 00:06:36 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 210cdc500

Time (s): cpu = 00:08:53 ; elapsed = 00:06:37 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 210cdc500

Time (s): cpu = 00:08:53 ; elapsed = 00:06:38 . Memory (MB): peak = 5141.781 ; gain = 0.000
Ending Placer Task | Checksum: 19f4a4d59

Time (s): cpu = 00:08:53 ; elapsed = 00:06:38 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
169 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:09:02 ; elapsed = 00:06:43 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/impl_1/dpss_zcu102_rx_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file dpss_zcu102_rx_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file dpss_zcu102_rx_wrapper_utilization_placed.rpt -pb dpss_zcu102_rx_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file dpss_zcu102_rx_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.350 . Memory (MB): peak = 5141.781 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
178 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/impl_1/dpss_zcu102_rx_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 5141.781 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a49c805d ConstDB: 0 ShapeSum: 71199ad0 RouteDB: 8994322c

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.955 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 1 Build RT Design | Checksum: 17ea3df78

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 5141.781 ; gain = 0.000
Post Restoration Checksum: NetGraph: 6fd0df90 NumContArr: 3f896efe Constraints: d955d4d6 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 188b02364

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 188b02364

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 188b02364

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 186534aeb

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2fcbec318

Time (s): cpu = 00:02:00 ; elapsed = 00:01:30 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.273  | TNS=0.000  | WHS=-0.492 | THS=-67.412|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 2a94cf443

Time (s): cpu = 00:03:08 ; elapsed = 00:02:10 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.273  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 2da582cde

Time (s): cpu = 00:03:08 ; elapsed = 00:02:10 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 2d19f02e0

Time (s): cpu = 00:03:09 ; elapsed = 00:02:10 . Memory (MB): peak = 5141.781 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00155269 %
  Global Horizontal Routing Utilization  = 0.00180241 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 88502
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 71293
  Number of Partially Routed Nets     = 17209
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 114c71d70

Time (s): cpu = 00:03:40 ; elapsed = 00:02:30 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_3_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 18726
 Number of Nodes with overlaps = 1385
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.090  | TNS=0.000  | WHS=-0.022 | THS=-0.139 |

Phase 4.1 Global Iteration 0 | Checksum: 180d4dd6c

Time (s): cpu = 00:06:00 ; elapsed = 00:03:59 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.090  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 29989ea73

Time (s): cpu = 00:06:14 ; elapsed = 00:04:09 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 29989ea73

Time (s): cpu = 00:06:14 ; elapsed = 00:04:09 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2291f5f67

Time (s): cpu = 00:06:38 ; elapsed = 00:04:23 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.090  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2a40c7a14

Time (s): cpu = 00:06:38 ; elapsed = 00:04:24 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2a40c7a14

Time (s): cpu = 00:06:39 ; elapsed = 00:04:24 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2a40c7a14

Time (s): cpu = 00:06:39 ; elapsed = 00:04:24 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ba2f33e7

Time (s): cpu = 00:06:57 ; elapsed = 00:04:36 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.090  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22c9aebc1

Time (s): cpu = 00:06:58 ; elapsed = 00:04:36 . Memory (MB): peak = 5141.781 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 22c9aebc1

Time (s): cpu = 00:06:58 ; elapsed = 00:04:36 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.58672 %
  Global Horizontal Routing Utilization  = 4.47047 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 264bbc5a9

Time (s): cpu = 00:06:59 ; elapsed = 00:04:37 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 264bbc5a9

Time (s): cpu = 00:06:59 ; elapsed = 00:04:37 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 264bbc5a9

Time (s): cpu = 00:07:07 ; elapsed = 00:04:46 . Memory (MB): peak = 5141.781 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.090  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 264bbc5a9

Time (s): cpu = 00:07:07 ; elapsed = 00:04:47 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:07 ; elapsed = 00:04:47 . Memory (MB): peak = 5141.781 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
199 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:24 ; elapsed = 00:04:57 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/impl_1/dpss_zcu102_rx_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file dpss_zcu102_rx_wrapper_drc_routed.rpt -pb dpss_zcu102_rx_wrapper_drc_routed.pb -rpx dpss_zcu102_rx_wrapper_drc_routed.rpx
Command: report_drc -file dpss_zcu102_rx_wrapper_drc_routed.rpt -pb dpss_zcu102_rx_wrapper_drc_routed.pb -rpx dpss_zcu102_rx_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/impl_1/dpss_zcu102_rx_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 5141.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file dpss_zcu102_rx_wrapper_methodology_drc_routed.rpt -pb dpss_zcu102_rx_wrapper_methodology_drc_routed.pb -rpx dpss_zcu102_rx_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file dpss_zcu102_rx_wrapper_methodology_drc_routed.rpt -pb dpss_zcu102_rx_wrapper_methodology_drc_routed.pb -rpx dpss_zcu102_rx_wrapper_methodology_drc_routed.rpx
WARNING: [Constraints 18-633] Creating clock dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK with 4 sources. [C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:49]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/impl_1/dpss_zcu102_rx_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:17 ; elapsed = 00:00:43 . Memory (MB): peak = 5420.125 ; gain = 278.344
INFO: [runtcl-4] Executing : report_power -file dpss_zcu102_rx_wrapper_power_routed.rpt -pb dpss_zcu102_rx_wrapper_power_summary_routed.pb -rpx dpss_zcu102_rx_wrapper_power_routed.rpx
Command: report_power -file dpss_zcu102_rx_wrapper_power_routed.rpt -pb dpss_zcu102_rx_wrapper_power_summary_routed.pb -rpx dpss_zcu102_rx_wrapper_power_routed.rpx
WARNING: [Constraints 18-633] Creating clock dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK with 4 sources. [C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:49]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
211 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:02 ; elapsed = 00:00:37 . Memory (MB): peak = 5447.941 ; gain = 27.816
INFO: [runtcl-4] Executing : report_route_status -file dpss_zcu102_rx_wrapper_route_status.rpt -pb dpss_zcu102_rx_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file dpss_zcu102_rx_wrapper_timing_summary_routed.rpt -pb dpss_zcu102_rx_wrapper_timing_summary_routed.pb -rpx dpss_zcu102_rx_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5447.941 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file dpss_zcu102_rx_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file dpss_zcu102_rx_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5447.941 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file dpss_zcu102_rx_wrapper_bus_skew_routed.rpt -pb dpss_zcu102_rx_wrapper_bus_skew_routed.pb -rpx dpss_zcu102_rx_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/vb1/inst/gen_disable_dsc_bridge_sub.dp_videoaxi4s_bridge_v1_0_1_sub_inst/dp_videoaxi4s_bridge_v1_0_1_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force dpss_zcu102_rx_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'dpss_zcu102_rx_v_dp_rxss1_0_0' (bd_6311) was generated with multiple features:
        IP feature 'displayport@2018.04' was enabled using a hardware_evaluation license.
        IP feature 'rs_decoder@2013.03' was enabled using a hardware_evaluation license.
    IP core 'bd_6311_dp_0' (bd_6311_dp_0_dport_wrapper) was generated with multiple features:
        IP feature 'displayport@2018.04' was enabled using a hardware_evaluation license.
        IP feature 'rs_decoder@2013.03' was enabled using a hardware_evaluation license.
    IP core 'bd_6311_dp_0_rs_decoder_v9_0_17_viv' (rs_decoder_v9_0_17) was generated using a hardware_evaluation license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC MIG-69] Invalid Constraint: [dpss_zcu102_rx_i/ddr4_0] The Memory IP reset port  has an incompatible IO Standard LVCMOS18 selected. If a level shifter or similar is used to ensure compatibility, this DRC can be demoted. For more details please refer AR66800.
WARNING: [DRC RTSTAT-10] No routable loads: 418 net(s) have no routable loads. The problem bus(es) and/or net(s) are dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1], dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1], dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1], dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1], dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1], dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[2].sync_reg[1]... and (the first 15 of 324 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'dpss_zcu102_rx_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dpss_zcu102_rx_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
245 Infos, 134 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:23 ; elapsed = 00:01:10 . Memory (MB): peak = 5681.008 ; gain = 233.066
INFO: [Common 17-206] Exiting Vivado at Sun Apr 18 15:20:08 2021...
