
---------- Begin Simulation Statistics ----------
final_tick                               2541931562500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215290                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   215289                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.50                       # Real time elapsed on the host
host_tick_rate                              611330533                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198397                       # Number of instructions simulated
sim_ops                                       4198397                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011922                       # Number of seconds simulated
sim_ticks                                 11921717500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.830084                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  400219                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               873267                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2344                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             85806                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            810966                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53231                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278719                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225488                       # Number of indirect misses.
system.cpu.branchPred.lookups                  986849                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65372                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26897                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198397                       # Number of instructions committed
system.cpu.committedOps                       4198397                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.675984                       # CPI: cycles per instruction
system.cpu.discardedOps                        196452                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   609755                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1455828                       # DTB hits
system.cpu.dtb.data_misses                       7441                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407796                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       852707                       # DTB read hits
system.cpu.dtb.read_misses                       6615                       # DTB read misses
system.cpu.dtb.write_accesses                  201959                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603121                       # DTB write hits
system.cpu.dtb.write_misses                       826                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18029                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3411472                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1043240                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664696                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16771906                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176181                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  993136                       # ITB accesses
system.cpu.itb.fetch_acv                          851                       # ITB acv
system.cpu.itb.fetch_hits                      986000                       # ITB hits
system.cpu.itb.fetch_misses                      7136                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11002557000     92.26%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9296500      0.08%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17857500      0.15%     92.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               896106000      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11925817000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8033660500     67.36%     67.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3892156500     32.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23830036                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85458      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542823     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839927     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593018     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198397                       # Class of committed instruction
system.cpu.quiesceCycles                        13399                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7058130                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313710                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22924456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22924456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22924456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22924456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117561.312821                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117561.312821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117561.312821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117561.312821                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13160491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13160491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13160491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13160491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67489.697436                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67489.697436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67489.697436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67489.697436                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22574959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22574959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117577.911458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117577.911458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12960994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12960994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67505.177083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67505.177083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.255062                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539505114000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.255062                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203441                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203441                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128655                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34853                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87022                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34157                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28923                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28923                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87612                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40935                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11172864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11172864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690481                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17874609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoopTraffic                       3904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157885                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002768                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052538                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157448     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157885                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823758038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375762000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464581500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5603456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10074176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5603456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5603456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34853                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34853                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470020867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         375006370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             845027237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470020867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470020867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187103242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187103242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187103242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470020867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        375006370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1032130480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000200560750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7354                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7354                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407787                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112167                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157409                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121661                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157409                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121661                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10399                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2198                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5745                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2022474750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4778912250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13757.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32507.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104049                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80346                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157409                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121661                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.833845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.781778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.668249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34901     42.54%     42.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24339     29.67%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10044     12.24%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4638      5.65%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2381      2.90%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1433      1.75%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          885      1.08%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          614      0.75%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2809      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82044                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.988442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.379985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.567641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1316     17.90%     17.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5564     75.66%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           284      3.86%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.20%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.54%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            18      0.24%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7354                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.240277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.224136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6595     89.68%     89.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               90      1.22%     90.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              413      5.62%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              183      2.49%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.92%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7354                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9408640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  665536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7643584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10074176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7786304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    845.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11921712500                       # Total gap between requests
system.mem_ctrls.avgGap                      42719.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4971264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7643584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416992266.424699306488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 372209457.236342012882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641147888.297134995461                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121661                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2540909500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2238002750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 293295968750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29021.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32037.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2410764.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315002520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167420220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560468580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309410280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     941013840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5203031250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196439520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7692786210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.274996                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    458914750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    398060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11064742750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            270805920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143936760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489182820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314019540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     941013840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5155424850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        236529120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7550912850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.374583                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    561490500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    398060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10962167000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11914517500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1688507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1688507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1688507                       # number of overall hits
system.cpu.icache.overall_hits::total         1688507                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87613                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87613                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87613                       # number of overall misses
system.cpu.icache.overall_misses::total         87613                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5406275500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5406275500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5406275500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5406275500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1776120                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1776120                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1776120                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1776120                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049328                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049328                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049328                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049328                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61706.316414                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61706.316414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61706.316414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61706.316414                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87022                       # number of writebacks
system.cpu.icache.writebacks::total             87022                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87613                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87613                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87613                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87613                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5318663500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5318663500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5318663500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5318663500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049328                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049328                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049328                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049328                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60706.327828                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60706.327828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60706.327828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60706.327828                       # average overall mshr miss latency
system.cpu.icache.replacements                  87022                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1688507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1688507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87613                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87613                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5406275500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5406275500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1776120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1776120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61706.316414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61706.316414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5318663500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5318663500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60706.327828                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60706.327828                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.823996                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1718047                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87100                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.724994                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.823996                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3639852                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3639852                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1316454                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1316454                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1316454                       # number of overall hits
system.cpu.dcache.overall_hits::total         1316454                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105661                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105661                       # number of overall misses
system.cpu.dcache.overall_misses::total        105661                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6763406500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6763406500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6763406500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6763406500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1422115                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1422115                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1422115                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1422115                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074298                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074298                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074298                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074298                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64010.434314                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64010.434314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64010.434314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64010.434314                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34677                       # number of writebacks
system.cpu.dcache.writebacks::total             34677                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36698                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36698                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68963                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68963                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4384712000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4384712000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4384712000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4384712000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048493                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048493                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048493                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048493                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63580.644694                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63580.644694                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63580.644694                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63580.644694                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68831                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       785061                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          785061                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3291723500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3291723500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       834325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       834325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66818.031423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66818.031423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2667603500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2667603500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047974                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047974                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66646.767101                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66646.767101                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531393                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531393                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3471683000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3471683000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587790                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587790                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61557.937479                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61557.937479                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717108500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717108500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59339.547984                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59339.547984                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10274                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10274                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64118000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64118000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.081202                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081202                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70614.537445                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70614.537445                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.081202                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081202                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69614.537445                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69614.537445                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541931562500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.579267                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378037                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.020587                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.579267                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2958681                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2958681                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2626208216500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 289648                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   289648                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   203.66                       # Real time elapsed on the host
host_tick_rate                              402657644                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58990398                       # Number of instructions simulated
sim_ops                                      58990398                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082006                       # Number of seconds simulated
sim_ticks                                 82006326000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.270465                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5796461                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9161401                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1139                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            641662                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7972222                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192879                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          631494                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           438615                       # Number of indirect misses.
system.cpu.branchPred.lookups                10206238                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  392697                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35402                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54050576                       # Number of instructions committed
system.cpu.committedOps                      54050576                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.032381                       # CPI: cycles per instruction
system.cpu.discardedOps                       1093350                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15169487                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15698457                       # DTB hits
system.cpu.dtb.data_misses                       1390                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10689913                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11007457                       # DTB read hits
system.cpu.dtb.read_misses                       1142                       # DTB read misses
system.cpu.dtb.write_accesses                 4479574                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4691000                       # DTB write hits
system.cpu.dtb.write_misses                       248                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123466                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38404849                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11559033                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4951262                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89640565                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.329774                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18442395                       # ITB accesses
system.cpu.itb.fetch_acv                          128                       # ITB acv
system.cpu.itb.fetch_hits                    18441233                       # ITB hits
system.cpu.itb.fetch_misses                      1162                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4969      9.74%     10.01% # number of callpals executed
system.cpu.kern.callpal::rdps                     301      0.59%     10.60% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.60% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.61% # number of callpals executed
system.cpu.kern.callpal::rti                      394      0.77%     11.38% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.60% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.60% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.39%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51023                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52669                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1922     35.04%     35.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.71%     35.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      84      1.53%     37.28% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3440     62.72%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5485                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1920     48.44%     48.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.98%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       84      2.12%     51.54% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1921     48.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3964                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              79280604000     96.67%     96.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                64150500      0.08%     96.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                93147000      0.11%     96.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2571124000      3.14%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          82009025500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998959                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.558430                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.722698                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 353                      
system.cpu.kern.mode_good::user                   353                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               525                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 353                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.672381                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.804100                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6554044000      7.99%      7.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          75454981500     92.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        163901937                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897378      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37603636     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28377      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10606249     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549752      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84937      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54050576                       # Class of committed instruction
system.cpu.quiesceCycles                       110715                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        74261372                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1301968                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2603836                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1842843113                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1842843113                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1842843113                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1842843113                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118176.421252                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118176.421252                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118176.421252                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118176.421252                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           163                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    54.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1062252902                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1062252902                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1062252902                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1062252902                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68119.334488                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68119.334488                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68119.334488                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68119.334488                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4854475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4854475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115582.738095                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115582.738095                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2754475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2754475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65582.738095                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65582.738095                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1837988638                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1837988638                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118183.425797                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118183.425797                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1059498427                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1059498427                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68126.184864                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68126.184864                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 764                       # Transaction distribution
system.membus.trans_dist::ReadResp            1274983                       # Transaction distribution
system.membus.trans_dist::WriteReq                738                       # Transaction distribution
system.membus.trans_dist::WriteResp               738                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31567                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1255149                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15150                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12129                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12129                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1255150                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19069                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3765449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3765449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3893086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160659136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160659136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3061                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3018944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3022005                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164676469                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303412                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000114                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010655                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1303264     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     148      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303412                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2574500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7877893061                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             270972                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          169973000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6414505500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80329600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1993984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82323584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80329600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80329600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2020288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2020288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1255150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1286306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31567                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31567                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         979553699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24315002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1003868702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    979553699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        979553699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24635758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24635758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24635758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        979553699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24315002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1028504460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    979700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    469004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000092263750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56187                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56187                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2221894                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             927026                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1286306                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1286682                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1286306                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1286682                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 786807                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                306982                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            156051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            278280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            391208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4530                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6125341500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2497495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15490947750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12262.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31012.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        60                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   396311                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  876213                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1286306                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1286682                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  490322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  57017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    238                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       206662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.087970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.169730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.101914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32534     15.74%     15.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37821     18.30%     34.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26162     12.66%     46.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22594     10.93%     57.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20449      9.89%     67.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18536      8.97%     76.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11317      5.48%     81.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5748      2.78%     84.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31501     15.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       206662                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.889619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.228426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           24152     42.99%     42.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          26382     46.95%     89.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          5265      9.37%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           216      0.38%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            79      0.14%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            37      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            18      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            14      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56187                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.436222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.366646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.586180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27430     48.82%     48.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1649      2.93%     51.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10391     18.49%     70.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10123     18.02%     88.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5899     10.50%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              355      0.63%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              134      0.24%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               71      0.13%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               64      0.11%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               36      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56187                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31967936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50355648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62700096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82323584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82347648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       389.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       764.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1003.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1004.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82006326000                       # Total gap between requests
system.mem_ctrls.avgGap                      31872.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30016256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1951680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62700096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 366023665.052376568317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23799139.593206502497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 764576332.806325197220                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1255150                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1286682                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14447430500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1043517250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1997776756000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11510.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33493.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1552657.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            243345480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            129310830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           392964180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          276811380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6473388480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6575702970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25955001600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40046524920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.334582                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67413661250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2738320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11859569000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1232599620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            655123260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3173958480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4837598460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6473388480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36691581150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        594204000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53658453450                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.320905                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1241831250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2738320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  78031248000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  806                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 806                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16290                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16290                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3004                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          677                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3061                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998725                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               361000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2266000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81257113                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1165500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              908000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               94500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     84216654000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17746650                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17746650                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17746650                       # number of overall hits
system.cpu.icache.overall_hits::total        17746650                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1255150                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1255150                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1255150                       # number of overall misses
system.cpu.icache.overall_misses::total       1255150                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48723145500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48723145500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48723145500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48723145500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19001800                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19001800                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19001800                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19001800                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066054                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38818.583835                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38818.583835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38818.583835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38818.583835                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1255149                       # number of writebacks
system.cpu.icache.writebacks::total           1255149                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1255150                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1255150                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1255150                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1255150                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47467995500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47467995500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47467995500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47467995500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37818.583835                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37818.583835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37818.583835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37818.583835                       # average overall mshr miss latency
system.cpu.icache.replacements                1255149                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17746650                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17746650                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1255150                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1255150                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48723145500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48723145500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19001800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19001800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38818.583835                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38818.583835                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1255150                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1255150                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47467995500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47467995500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37818.583835                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37818.583835                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999858                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19017719                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1255149                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.151762                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999858                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39258750                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39258750                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15556097                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15556097                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15556097                       # number of overall hits
system.cpu.dcache.overall_hits::total        15556097                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41994                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41994                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41994                       # number of overall misses
system.cpu.dcache.overall_misses::total         41994                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2731502500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2731502500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2731502500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2731502500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15598091                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15598091                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15598091                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15598091                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002692                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002692                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002692                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002692                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65045.065962                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65045.065962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65045.065962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65045.065962                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16015                       # number of writebacks
system.cpu.dcache.writebacks::total             16015                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11212                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11212                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30782                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30782                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1502                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1502                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1998704500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1998704500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1998704500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1998704500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    150286500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    150286500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64930.949906                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64930.949906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64930.949906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64930.949906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100057.589880                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100057.589880                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31123                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10941166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10941166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20387                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20387                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1417977000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1417977000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10961553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10961553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001860                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001860                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69552.999460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69552.999460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1743                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1743                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          764                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          764                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1282714500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1282714500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    150286500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    150286500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68800.391547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68800.391547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196710.078534                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196710.078534                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21607                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21607                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1313525500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1313525500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60791.664738                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60791.664738                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          738                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          738                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    715990000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    715990000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58987.477344                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58987.477344                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13880                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13880                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          386                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          386                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29365000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29365000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027057                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027057                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76075.129534                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76075.129534                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          384                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          384                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     28885000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     28885000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75221.354167                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75221.354167                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84276654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.939383                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15615153                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31156                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            501.192483                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.939383                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31284096                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31284096                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2970838224000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 257271                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   257271                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1571.19                       # Real time elapsed on the host
host_tick_rate                              219343205                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   404221725                       # Number of instructions simulated
sim_ops                                     404221725                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.344630                       # Number of seconds simulated
sim_ticks                                344630007500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             18.630521                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17165358                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             92135683                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2885061                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5644043                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          85923031                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            7790265                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        57775034                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         49984769                       # Number of indirect misses.
system.cpu.branchPred.lookups               105891492                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7541431                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1294153                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   345231327                       # Number of instructions committed
system.cpu.committedOps                     345231327                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.996516                       # CPI: cycles per instruction
system.cpu.discardedOps                      31249291                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 34983760                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    114294478                       # DTB hits
system.cpu.dtb.data_misses                     161088                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 25117897                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     68913588                       # DTB read hits
system.cpu.dtb.read_misses                     161077                       # DTB read misses
system.cpu.dtb.write_accesses                 9865863                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    45380890                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            56074229                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          290527329                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          81707836                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         68357463                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        47017382                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.500872                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               121286504                       # ITB accesses
system.cpu.itb.fetch_acv                       769267                       # ITB acv
system.cpu.itb.fetch_hits                   121286444                       # ITB hits
system.cpu.itb.fetch_misses                        60                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                971668     32.48%     32.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     710      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   966424     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               966065     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               86286      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                2991161                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    2991606                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   967506     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     353      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  970586     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1938445                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    967506     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      353      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   967506     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1935365                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             279111585500     80.99%     80.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               222152000      0.06%     81.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             65296190500     18.95%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         344629928000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996827                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998411                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              966321                      
system.cpu.kern.mode_good::user                966321                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            966432                       # number of protection mode switches
system.cpu.kern.mode_switch::user              966321                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999885                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999943                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       159239090500     46.21%     46.21% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         185390837500     53.79%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        689260015                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            15570117      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               151391839     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3238      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              29074197      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3724568      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4155065      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11170066      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                760497      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               162919      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               47745784     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38875937     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          17619607      5.10%     92.76% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6505611      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             18471882      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                345231327                       # Class of committed instruction
system.cpu.tickCycles                       642242633                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       627423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1254848                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             612246                       # Transaction distribution
system.membus.trans_dist::WriteReq                353                       # Transaction distribution
system.membus.trans_dist::WriteResp               353                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17338                       # Transaction distribution
system.membus.trans_dist::WritebackClean       514969                       # Transaction distribution
system.membus.trans_dist::CleanEvict            95117                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15178                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15178                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         514969                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         97277                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1544907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1544907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       337365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       338071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1882978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     65916032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     65916032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8306752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8309576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74225608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            627777                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001785                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  627775    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              627777                       # Request fanout histogram
system.membus.reqLayer0.occupancy              882500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3512704500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          607982500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2583838000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       32958016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7197120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40155136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     32958016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32958016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1109632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1109632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          514969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          112455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              627424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17338                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17338                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95633042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20883614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116516656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95633042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95633042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3219778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3219778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3219778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95633042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20883614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119736434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     48918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     24495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    108258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002577588500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2935                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2935                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              882391                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46035                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      627424                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     532306                       # Number of write requests accepted
system.mem_ctrls.readBursts                    627424                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   532306                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 494671                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                483388                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1470                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2202529750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  663765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4691648500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16591.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35341.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    40143                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34776                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                627424                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               532306                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  104132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       106765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.913595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.124075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   104.446662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        79399     74.37%     74.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16382     15.34%     89.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7497      7.02%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1826      1.71%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          866      0.81%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          300      0.28%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          196      0.18%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          118      0.11%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          181      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       106765                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.227257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.243841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.748932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            828     28.21%     28.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           992     33.80%     62.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           157      5.35%     67.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           206      7.02%     74.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           175      5.96%     80.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           139      4.74%     85.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           94      3.20%     88.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          106      3.61%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           73      2.49%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           54      1.84%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           43      1.47%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           32      1.09%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           11      0.37%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           17      0.58%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            5      0.17%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2935                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.667121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.633979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.079299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2053     69.95%     69.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      1.33%     71.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              677     23.07%     94.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              103      3.51%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      2.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2935                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8496192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                31658944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3130752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40155136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34067584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  344629982000                       # Total gap between requests
system.mem_ctrls.avgGap                     297163.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1567680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6928512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3130752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4548878.408389901742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20104204.071666628122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9084385.955567145720                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       514969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       112455                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       532306                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    833104000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3858544500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8555775172250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1617.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34311.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16073039.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            481607280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            256010700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           542097360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          164346480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27205195680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52955168850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      87744096480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       169348522830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.392273                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 227533435500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11508120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 105588452000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            280602000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            149162475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           405759060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           91005480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27205195680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38018968650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     100321949280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       166472642625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.047439                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 260430759000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11508120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72691128500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 353                       # Transaction distribution
system.iobus.trans_dist::WriteResp                353                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          706                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          706                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     706                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               882500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    344630007500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    154486714                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        154486714                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    154486714                       # number of overall hits
system.cpu.icache.overall_hits::total       154486714                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       514968                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         514968                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       514968                       # number of overall misses
system.cpu.icache.overall_misses::total        514968                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12581419500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12581419500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12581419500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12581419500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    155001682                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    155001682                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    155001682                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    155001682                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003322                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003322                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003322                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003322                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24431.458848                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24431.458848                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24431.458848                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24431.458848                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       514969                       # number of writebacks
system.cpu.icache.writebacks::total            514969                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       514968                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       514968                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       514968                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       514968                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12066450500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12066450500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12066450500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12066450500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003322                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003322                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003322                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003322                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23431.456906                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23431.456906                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23431.456906                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23431.456906                       # average overall mshr miss latency
system.cpu.icache.replacements                 514969                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    154486714                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       154486714                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       514968                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        514968                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12581419500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12581419500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    155001682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    155001682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003322                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003322                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24431.458848                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24431.458848                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       514968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       514968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12066450500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12066450500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003322                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23431.456906                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23431.456906                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           155023820                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            515481                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            300.736244                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         310518333                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        310518333                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    111997472                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        111997472                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    111997472                       # number of overall hits
system.cpu.dcache.overall_hits::total       111997472                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       116429                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         116429                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       116429                       # number of overall misses
system.cpu.dcache.overall_misses::total        116429                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7641025500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7641025500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7641025500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7641025500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    112113901                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    112113901                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    112113901                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    112113901                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001038                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65628.198301                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65628.198301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65628.198301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65628.198301                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17338                       # number of writebacks
system.cpu.dcache.writebacks::total             17338                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4192                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4192                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       112237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       112237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       112237                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       112237                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          353                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          353                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7399053500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7399053500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7399053500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7399053500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65923.478888                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65923.478888                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65923.478888                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65923.478888                       # average overall mshr miss latency
system.cpu.dcache.replacements                 112455                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     67605023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67605023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        97100                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         97100                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6657569500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6657569500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     67702123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67702123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68564.052523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68564.052523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        97059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        97059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6557134000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6557134000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67558.227470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67558.227470                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     44392449                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       44392449                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    983456000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    983456000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     44411778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     44411778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50879.817890                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50879.817890                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4151                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4151                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15178                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15178                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          353                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          353                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    841919500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    841919500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55469.725919                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55469.725919                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2052                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2052                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          218                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          218                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     16977000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16977000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.096035                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.096035                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77876.146789                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77876.146789                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          218                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          218                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     16759000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16759000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.096035                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.096035                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76876.146789                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76876.146789                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2270                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2270                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 344630007500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           112142283                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113479                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            988.220578                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          647                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         224349337                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        224349337                       # Number of data accesses

---------- End Simulation Statistics   ----------
