17:17:52 DEBUG : Logs will be stored at 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/IDE.log'.
17:17:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module4\Lab4\vitis\temp_xsdb_launch_script.tcl
17:17:56 INFO  : Registering command handlers for Vitis TCF services
17:17:56 INFO  : Platform repository initialization has completed.
17:17:59 INFO  : XSCT server has started successfully.
17:17:59 INFO  : Successfully done setting XSCT server connection channel  
17:17:59 INFO  : plnx-install-location is set to ''
17:17:59 INFO  : Successfully done query RDI_DATADIR 
17:17:59 INFO  : Successfully done setting workspace for the tool. 
17:21:58 INFO  : Result from executing command 'getProjects': toplevel_lab4
17:21:58 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
17:21:58 WARN  : An unexpected exception occurred in the module 'platform project logging'
17:21:59 INFO  : Platform 'toplevel_lab4' is added to custom repositories.
17:22:12 INFO  : Platform 'toplevel_lab4' is added to custom repositories.
17:25:34 INFO  : Result from executing command 'getProjects': toplevel_lab4
17:25:34 INFO  : Result from executing command 'getPlatforms': toplevel_lab4|D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/toplevel_lab4/export/toplevel_lab4/toplevel_lab4.xpfm;xilinx_vck190_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
17:25:35 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
17:26:29 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
17:28:51 INFO  : Checking for BSP changes to sync application flags for project 'lab4'...
17:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
17:33:38 INFO  : 'jtag frequency' command is executed.
17:33:38 INFO  : Context for 'APU' is selected.
17:33:38 INFO  : System reset is completed.
17:33:42 INFO  : 'after 3000' command is executed.
17:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
17:33:44 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/_ide/bitstream/toplevel_lab4.bit"
17:33:44 INFO  : Context for 'APU' is selected.
17:33:44 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/toplevel_lab4/export/toplevel_lab4/hw/toplevel_lab4.xsa'.
17:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:44 INFO  : Context for 'APU' is selected.
17:33:44 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/_ide/psinit/ps7_init.tcl' is done.
17:33:45 INFO  : 'ps7_init' command is executed.
17:33:45 INFO  : 'ps7_post_config' command is executed.
17:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:45 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/_ide/bitstream/toplevel_lab4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/toplevel_lab4/export/toplevel_lab4/hw/toplevel_lab4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:45 INFO  : 'con' command is executed.
17:33:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:45 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module4\Lab4\vitis\lab4_system\_ide\scripts\systemdebugger_lab4_system_standalone.tcl'
17:34:02 INFO  : Disconnected from the channel tcfchan#4.
17:34:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
17:34:02 INFO  : 'jtag frequency' command is executed.
17:34:03 INFO  : Context for 'APU' is selected.
17:34:03 INFO  : System reset is completed.
17:34:06 INFO  : 'after 3000' command is executed.
17:34:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
17:34:08 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/_ide/bitstream/toplevel_lab4.bit"
17:34:08 INFO  : Context for 'APU' is selected.
17:34:08 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/toplevel_lab4/export/toplevel_lab4/hw/toplevel_lab4.xsa'.
17:34:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:08 INFO  : Context for 'APU' is selected.
17:34:08 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/_ide/psinit/ps7_init.tcl' is done.
17:34:08 INFO  : 'ps7_init' command is executed.
17:34:08 INFO  : 'ps7_post_config' command is executed.
17:34:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:08 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/_ide/bitstream/toplevel_lab4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/toplevel_lab4/export/toplevel_lab4/hw/toplevel_lab4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:09 INFO  : 'con' command is executed.
17:34:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:34:09 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module4\Lab4\vitis\lab4_system\_ide\scripts\systemdebugger_lab4_system_standalone.tcl'
17:50:22 INFO  : Disconnected from the channel tcfchan#5.
17:50:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B049F4A' is selected.
17:50:23 INFO  : 'jtag frequency' command is executed.
17:50:23 INFO  : Context for 'APU' is selected.
17:50:23 INFO  : System reset is completed.
17:50:26 INFO  : 'after 3000' command is executed.
17:50:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}' command is executed.
17:50:28 INFO  : Device configured successfully with "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/_ide/bitstream/toplevel_lab4.bit"
17:50:28 INFO  : Context for 'APU' is selected.
17:50:28 INFO  : Hardware design and registers information is loaded from 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/toplevel_lab4/export/toplevel_lab4/hw/toplevel_lab4.xsa'.
17:50:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:28 INFO  : Context for 'APU' is selected.
17:50:28 INFO  : Sourcing of 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/_ide/psinit/ps7_init.tcl' is done.
17:50:29 INFO  : 'ps7_init' command is executed.
17:50:29 INFO  : 'ps7_post_config' command is executed.
17:50:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:29 INFO  : The application 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B049F4A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B049F4A-23727093-0"}
fpga -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/_ide/bitstream/toplevel_lab4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/toplevel_lab4/export/toplevel_lab4/hw/toplevel_lab4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:29 INFO  : 'con' command is executed.
17:50:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:29 INFO  : Launch script is exported to file 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module4\Lab4\vitis\lab4_system\_ide\scripts\systemdebugger_lab4_system_standalone.tcl'
22:27:02 INFO  : Disconnected from the channel tcfchan#6.
22:29:48 DEBUG : Logs will be stored at 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vitis/IDE.log'.
22:29:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module4\Lab4\vitis\temp_xsdb_launch_script.tcl
22:29:51 INFO  : XSCT server has started successfully.
22:29:51 INFO  : plnx-install-location is set to ''
22:29:51 INFO  : Successfully done setting XSCT server connection channel  
22:29:51 INFO  : Successfully done setting workspace for the tool. 
22:29:52 INFO  : Successfully done query RDI_DATADIR 
22:29:52 INFO  : Registering command handlers for Vitis TCF services
22:29:52 INFO  : Platform repository initialization has completed.
22:30:26 INFO  : Projects exported to 'D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module4\Lab4\vitis_export_archive.ide.zip'
