/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sun_gisb_arb.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 5/9/12 9:12a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed May  9 08:36:44 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_sun_gisb_arb.h $
 * 
 * Hydra_Software_Devel/2   5/9/12 9:12a tdo
 * SW7435-40: Resync header files
 *
 ***************************************************************************/

#ifndef BCHP_SUN_GISB_ARB_H__
#define BCHP_SUN_GISB_ARB_H__

/***************************************************************************
 *SUN_GISB_ARB - GISB Arbiter registers
 ***************************************************************************/
#define BCHP_SUN_GISB_ARB_REVISION               0x00400000 /* GISB ARBITER REVISION */
#define BCHP_SUN_GISB_ARB_SCRATCH                0x00400004 /* GISB ARBITER Scratch Register */
#define BCHP_SUN_GISB_ARB_REQ_MASK               0x00400008 /* GISB ARBITER Master Request Mask Register */
#define BCHP_SUN_GISB_ARB_TIMER                  0x0040000c /* GISB ARBITER Timer Value Register */
#define BCHP_SUN_GISB_ARB_BP_CTRL                0x00400010 /* GISB ARBITER Breakpoint Control Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR             0x00400014 /* GISB ARBITER Breakpoint Capture Clear Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_0        0x00400018 /* GISB ARBITER Breakpoint Start Address 0 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_0          0x0040001c /* GISB ARBITER Breakpoint End Address 0 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_0              0x00400020 /* GISB ARBITER Breakpoint Master Read Control 0 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0             0x00400024 /* GISB ARBITER Breakpoint Master Write Control 0 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0            0x00400028 /* GISB ARBITER Breakpoint Enable 0 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_1        0x0040002c /* GISB ARBITER Breakpoint Start Address 1 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_1          0x00400030 /* GISB ARBITER Breakpoint End Address 1 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_1              0x00400034 /* GISB ARBITER Breakpoint Master Read Control 1 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1             0x00400038 /* GISB ARBITER Breakpoint Master Write Control 1 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1            0x0040003c /* GISB ARBITER Breakpoint Enable 1 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_2        0x00400040 /* GISB ARBITER Breakpoint Start Address 2 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_2          0x00400044 /* GISB ARBITER Breakpoint End Address 2 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_2              0x00400048 /* GISB ARBITER Breakpoint Master Read Control 2 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2             0x0040004c /* GISB ARBITER Breakpoint Master Write Control 2 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2            0x00400050 /* GISB ARBITER Breakpoint Enable 2 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_3        0x00400054 /* GISB ARBITER Breakpoint Start Address 3 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_3          0x00400058 /* GISB ARBITER Breakpoint End Address 3 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_3              0x0040005c /* GISB ARBITER Breakpoint Master Read Control 3 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3             0x00400060 /* GISB ARBITER Breakpoint Master Write Control 3 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3            0x00400064 /* GISB ARBITER Breakpoint Enable 3 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_4        0x00400068 /* GISB ARBITER Breakpoint Start Address 4 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_4          0x0040006c /* GISB ARBITER Breakpoint End Address 4 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_4              0x00400070 /* GISB ARBITER Breakpoint Master Read Control 4 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4             0x00400074 /* GISB ARBITER Breakpoint Master Write Control 4 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4            0x00400078 /* GISB ARBITER Breakpoint Enable 4 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_5        0x0040007c /* GISB ARBITER Breakpoint Start Address 5 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_5          0x00400080 /* GISB ARBITER Breakpoint End Address 5 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_5              0x00400084 /* GISB ARBITER Breakpoint Master Read Control 5 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5             0x00400088 /* GISB ARBITER Breakpoint Master Write Control 5 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5            0x0040008c /* GISB ARBITER Breakpoint Enable 5 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_6        0x00400090 /* GISB ARBITER Breakpoint Start Address 6 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_6          0x00400094 /* GISB ARBITER Breakpoint End Address 6 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_6              0x00400098 /* GISB ARBITER Breakpoint Master Read Control 6 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6             0x0040009c /* GISB ARBITER Breakpoint Master Write Control 6 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6            0x004000a0 /* GISB ARBITER Breakpoint Enable 6 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_7        0x004000a4 /* GISB ARBITER Breakpoint Start Address 7 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_7          0x004000a8 /* GISB ARBITER Breakpoint End Address 7 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_7              0x004000ac /* GISB ARBITER Breakpoint Master Read Control 7 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7             0x004000b0 /* GISB ARBITER Breakpoint Master Write Control 7 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7            0x004000b4 /* GISB ARBITER Breakpoint Enable 7 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_8        0x004000b8 /* GISB ARBITER Breakpoint Start Address 8 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_8          0x004000bc /* GISB ARBITER Breakpoint End Address 8 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_8              0x004000c0 /* GISB ARBITER Breakpoint Master Read Control 8 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8             0x004000c4 /* GISB ARBITER Breakpoint Master Write Control 8 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8            0x004000c8 /* GISB ARBITER Breakpoint Enable 8 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_9        0x004000cc /* GISB ARBITER Breakpoint Start Address 9 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_9          0x004000d0 /* GISB ARBITER Breakpoint End Address 9 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_9              0x004000d4 /* GISB ARBITER Breakpoint Master Read Control 9 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9             0x004000d8 /* GISB ARBITER Breakpoint Master Write Control 9 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9            0x004000dc /* GISB ARBITER Breakpoint Enable 9 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_10       0x004000e0 /* GISB ARBITER Breakpoint Start Address 10 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_10         0x004000e4 /* GISB ARBITER Breakpoint End Address 10 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_10             0x004000e8 /* GISB ARBITER Breakpoint Master Read Control 10 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10            0x004000ec /* GISB ARBITER Breakpoint Master Write Control 10 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10           0x004000f0 /* GISB ARBITER Breakpoint Enable 10 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_11       0x004000f4 /* GISB ARBITER Breakpoint Start Address 11 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_11         0x004000f8 /* GISB ARBITER Breakpoint End Address 11 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_11             0x004000fc /* GISB ARBITER Breakpoint Master Read Control 11 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11            0x00400100 /* GISB ARBITER Breakpoint Master Write Control 11 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11           0x00400104 /* GISB ARBITER Breakpoint Enable 11 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_12       0x00400108 /* GISB ARBITER Breakpoint Start Address 12 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_12         0x0040010c /* GISB ARBITER Breakpoint End Address 12 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_12             0x00400110 /* GISB ARBITER Breakpoint Master Read Control 12 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12            0x00400114 /* GISB ARBITER Breakpoint Master Write Control 12 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12           0x00400118 /* GISB ARBITER Breakpoint Enable 12 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_13       0x0040011c /* GISB ARBITER Breakpoint Start Address 13 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_13         0x00400120 /* GISB ARBITER Breakpoint End Address 13 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_13             0x00400124 /* GISB ARBITER Breakpoint Master Read Control 13 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13            0x00400128 /* GISB ARBITER Breakpoint Master Write Control 13 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13           0x0040012c /* GISB ARBITER Breakpoint Enable 13 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_14       0x00400130 /* GISB ARBITER Breakpoint Start Address 14 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_14         0x00400134 /* GISB ARBITER Breakpoint End Address 14 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_14             0x00400138 /* GISB ARBITER Breakpoint Master Read Control 14 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14            0x0040013c /* GISB ARBITER Breakpoint Master Write Control 14 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14           0x00400140 /* GISB ARBITER Breakpoint Enable 14 Register */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_15       0x00400144 /* GISB ARBITER Breakpoint Start Address 15 Register */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_15         0x00400148 /* GISB ARBITER Breakpoint End Address 15 Register */
#define BCHP_SUN_GISB_ARB_BP_READ_15             0x0040014c /* GISB ARBITER Breakpoint Master Read Control 15 Register */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15            0x00400150 /* GISB ARBITER Breakpoint Master Write Control 15 Register */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15           0x00400154 /* GISB ARBITER Breakpoint Enable 15 Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_ADDR            0x00400158 /* GISB ARBITER Breakpoint Capture Address Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_DATA            0x0040015c /* GISB ARBITER Breakpoint Capture Data Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS          0x00400160 /* GISB ARBITER Breakpoint Capture Status Register */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER          0x00400164 /* GISB ARBITER Breakpoint Capture GISB Master Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR            0x00400168 /* GISB ARBITER Error Capture Clear Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_ADDR           0x0040016c /* GISB ARBITER Error Capture Address Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_DATA           0x00400170 /* GISB ARBITER Error Capture Data Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS         0x00400174 /* GISB ARBITER Error Capture Status Register */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER         0x00400178 /* GISB ARBITER Error Capture GISB Master Register */

/***************************************************************************
 *REVISION - GISB ARBITER REVISION
 ***************************************************************************/
/* SUN_GISB_ARB :: REVISION :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_REVISION_reserved0_MASK                  0xffff0000
#define BCHP_SUN_GISB_ARB_REVISION_reserved0_SHIFT                 16

/* SUN_GISB_ARB :: REVISION :: MAJOR [15:08] */
#define BCHP_SUN_GISB_ARB_REVISION_MAJOR_MASK                      0x0000ff00
#define BCHP_SUN_GISB_ARB_REVISION_MAJOR_SHIFT                     8
#define BCHP_SUN_GISB_ARB_REVISION_MAJOR_DEFAULT                   0x00000004

/* SUN_GISB_ARB :: REVISION :: MINOR [07:00] */
#define BCHP_SUN_GISB_ARB_REVISION_MINOR_MASK                      0x000000ff
#define BCHP_SUN_GISB_ARB_REVISION_MINOR_SHIFT                     0
#define BCHP_SUN_GISB_ARB_REVISION_MINOR_DEFAULT                   0x00000005

/***************************************************************************
 *SCRATCH - GISB ARBITER Scratch Register
 ***************************************************************************/
/* SUN_GISB_ARB :: SCRATCH :: scratch_bit [31:00] */
#define BCHP_SUN_GISB_ARB_SCRATCH_scratch_bit_MASK                 0xffffffff
#define BCHP_SUN_GISB_ARB_SCRATCH_scratch_bit_SHIFT                0
#define BCHP_SUN_GISB_ARB_SCRATCH_scratch_bit_DEFAULT              0x00000000

/***************************************************************************
 *REQ_MASK - GISB ARBITER Master Request Mask Register
 ***************************************************************************/
/* SUN_GISB_ARB :: REQ_MASK :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved0_MASK                  0xffff0000
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved0_SHIFT                 16

/* SUN_GISB_ARB :: REQ_MASK :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_scpu_MASK                       0x00008000
#define BCHP_SUN_GISB_ARB_REQ_MASK_scpu_SHIFT                      15
#define BCHP_SUN_GISB_ARB_REQ_MASK_scpu_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_scpu_UNMASK                     0

/* SUN_GISB_ARB :: REQ_MASK :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_1_MASK                    0x00004000
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_1_SHIFT                   14
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_1_DEFAULT                 0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_1_UNMASK                  0

/* SUN_GISB_ARB :: REQ_MASK :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_1_MASK                     0x00002000
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_1_SHIFT                    13
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_1_DEFAULT                  0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_1_UNMASK                   0

/* SUN_GISB_ARB :: REQ_MASK :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_0_MASK                     0x00001000
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_0_SHIFT                    12
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_0_DEFAULT                  0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_vice_0_UNMASK                   0

/* SUN_GISB_ARB :: REQ_MASK :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved1_MASK                  0x00000800
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved1_SHIFT                 11

/* SUN_GISB_ARB :: REQ_MASK :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_svd_0_MASK                      0x00000400
#define BCHP_SUN_GISB_ARB_REQ_MASK_svd_0_SHIFT                     10
#define BCHP_SUN_GISB_ARB_REQ_MASK_svd_0_DEFAULT                   0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_svd_0_UNMASK                    0

/* SUN_GISB_ARB :: REQ_MASK :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_jtag_MASK                       0x00000200
#define BCHP_SUN_GISB_ARB_REQ_MASK_jtag_SHIFT                      9
#define BCHP_SUN_GISB_ARB_REQ_MASK_jtag_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_jtag_UNMASK                     0

/* SUN_GISB_ARB :: REQ_MASK :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_avd_1_MASK                      0x00000100
#define BCHP_SUN_GISB_ARB_REQ_MASK_avd_1_SHIFT                     8
#define BCHP_SUN_GISB_ARB_REQ_MASK_avd_1_DEFAULT                   0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_avd_1_UNMASK                    0

/* SUN_GISB_ARB :: REQ_MASK :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved2_MASK                  0x00000080
#define BCHP_SUN_GISB_ARB_REQ_MASK_reserved2_SHIFT                 7

/* SUN_GISB_ARB :: REQ_MASK :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_0_MASK                    0x00000040
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_0_SHIFT                   6
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_0_DEFAULT                 0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_raaga_0_UNMASK                  0

/* SUN_GISB_ARB :: REQ_MASK :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_rdc_MASK                        0x00000020
#define BCHP_SUN_GISB_ARB_REQ_MASK_rdc_SHIFT                       5
#define BCHP_SUN_GISB_ARB_REQ_MASK_rdc_DEFAULT                     0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_rdc_UNMASK                      0

/* SUN_GISB_ARB :: REQ_MASK :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_bsp_MASK                        0x00000010
#define BCHP_SUN_GISB_ARB_REQ_MASK_bsp_SHIFT                       4
#define BCHP_SUN_GISB_ARB_REQ_MASK_bsp_DEFAULT                     0x00000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_bsp_UNMASK                      0

/* SUN_GISB_ARB :: REQ_MASK :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_MASK                       0x00000008
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_SHIFT                      3
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_DEFAULT                    0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_pcie_UNMASK                     0

/* SUN_GISB_ARB :: REQ_MASK :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_webcpu_MASK                     0x00000004
#define BCHP_SUN_GISB_ARB_REQ_MASK_webcpu_SHIFT                    2
#define BCHP_SUN_GISB_ARB_REQ_MASK_webcpu_DEFAULT                  0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_webcpu_UNMASK                   0

/* SUN_GISB_ARB :: REQ_MASK :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_cpu_MASK                        0x00000002
#define BCHP_SUN_GISB_ARB_REQ_MASK_cpu_SHIFT                       1
#define BCHP_SUN_GISB_ARB_REQ_MASK_cpu_DEFAULT                     0x00000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_cpu_UNMASK                      0

/* SUN_GISB_ARB :: REQ_MASK :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_REQ_MASK_ssp_MASK                        0x00000001
#define BCHP_SUN_GISB_ARB_REQ_MASK_ssp_SHIFT                       0
#define BCHP_SUN_GISB_ARB_REQ_MASK_ssp_DEFAULT                     0x00000000
#define BCHP_SUN_GISB_ARB_REQ_MASK_ssp_UNMASK                      0

/***************************************************************************
 *TIMER - GISB ARBITER Timer Value Register
 ***************************************************************************/
/* SUN_GISB_ARB :: TIMER :: hi_count [31:16] */
#define BCHP_SUN_GISB_ARB_TIMER_hi_count_MASK                      0xffff0000
#define BCHP_SUN_GISB_ARB_TIMER_hi_count_SHIFT                     16
#define BCHP_SUN_GISB_ARB_TIMER_hi_count_DEFAULT                   0x0000405f

/* SUN_GISB_ARB :: TIMER :: lo_count [15:00] */
#define BCHP_SUN_GISB_ARB_TIMER_lo_count_MASK                      0x0000ffff
#define BCHP_SUN_GISB_ARB_TIMER_lo_count_SHIFT                     0
#define BCHP_SUN_GISB_ARB_TIMER_lo_count_DEFAULT                   0x00007e00

/***************************************************************************
 *BP_CTRL - GISB ARBITER Breakpoint Control Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CTRL :: reserved0 [31:02] */
#define BCHP_SUN_GISB_ARB_BP_CTRL_reserved0_MASK                   0xfffffffc
#define BCHP_SUN_GISB_ARB_BP_CTRL_reserved0_SHIFT                  2

/* SUN_GISB_ARB :: BP_CTRL :: breakpoint_tea [01:01] */
#define BCHP_SUN_GISB_ARB_BP_CTRL_breakpoint_tea_MASK              0x00000002
#define BCHP_SUN_GISB_ARB_BP_CTRL_breakpoint_tea_SHIFT             1
#define BCHP_SUN_GISB_ARB_BP_CTRL_breakpoint_tea_DEFAULT           0x00000000
#define BCHP_SUN_GISB_ARB_BP_CTRL_breakpoint_tea_DISABLE           0
#define BCHP_SUN_GISB_ARB_BP_CTRL_breakpoint_tea_ENABLE            1

/* SUN_GISB_ARB :: BP_CTRL :: repeat_capture [00:00] */
#define BCHP_SUN_GISB_ARB_BP_CTRL_repeat_capture_MASK              0x00000001
#define BCHP_SUN_GISB_ARB_BP_CTRL_repeat_capture_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_CTRL_repeat_capture_DEFAULT           0x00000000
#define BCHP_SUN_GISB_ARB_BP_CTRL_repeat_capture_DISABLE           0
#define BCHP_SUN_GISB_ARB_BP_CTRL_repeat_capture_ENABLE            1

/***************************************************************************
 *BP_CAP_CLR - GISB ARBITER Breakpoint Capture Clear Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_CLR :: reserved0 [31:01] */
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR_reserved0_MASK                0xfffffffe
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR_reserved0_SHIFT               1

/* SUN_GISB_ARB :: BP_CAP_CLR :: clear [00:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR_clear_MASK                    0x00000001
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR_clear_SHIFT                   0
#define BCHP_SUN_GISB_ARB_BP_CAP_CLR_clear_DEFAULT                 0x00000000

/***************************************************************************
 *BP_START_ADDR_0 - GISB ARBITER Breakpoint Start Address 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_0 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_0_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_0_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_0_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_0 - GISB ARBITER Breakpoint End Address 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_0 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_0_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_0_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_0_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_0 - GISB ARBITER Breakpoint Master Read Control 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_0 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved0_MASK                 0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved0_SHIFT                16

/* SUN_GISB_ARB :: BP_READ_0 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_scpu_MASK                      0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_0_scpu_SHIFT                     15
#define BCHP_SUN_GISB_ARB_BP_READ_0_scpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_scpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_0_scpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_0 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_1_MASK                   0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_1_SHIFT                  14
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_0 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_1_MASK                    0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_1_SHIFT                   13
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_0 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_0_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_0_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_0_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_0 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved1_MASK                 0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved1_SHIFT                11

/* SUN_GISB_ARB :: BP_READ_0 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_svd_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_0_svd_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_0_svd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_svd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_0_svd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_0 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_jtag_MASK                      0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_0_jtag_SHIFT                     9
#define BCHP_SUN_GISB_ARB_BP_READ_0_jtag_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_jtag_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_0_jtag_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_0 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_avd_1_MASK                     0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_0_avd_1_SHIFT                    8
#define BCHP_SUN_GISB_ARB_BP_READ_0_avd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_avd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_0_avd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_0 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved2_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_0_reserved2_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_0 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_0_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_0 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_rdc_MASK                       0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_0_rdc_SHIFT                      5
#define BCHP_SUN_GISB_ARB_BP_READ_0_rdc_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_rdc_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_0_rdc_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_0 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_bsp_MASK                       0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_0_bsp_SHIFT                      4
#define BCHP_SUN_GISB_ARB_BP_READ_0_bsp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_bsp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_0_bsp_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_0 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_MASK                      0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_SHIFT                     3
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_0_pcie_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_0 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_webcpu_MASK                    0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_0_webcpu_SHIFT                   2
#define BCHP_SUN_GISB_ARB_BP_READ_0_webcpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_webcpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_0_webcpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_0 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_cpu_MASK                       0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_0_cpu_SHIFT                      1
#define BCHP_SUN_GISB_ARB_BP_READ_0_cpu_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_cpu_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_0_cpu_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_0 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_0_ssp_MASK                       0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_0_ssp_SHIFT                      0
#define BCHP_SUN_GISB_ARB_BP_READ_0_ssp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_0_ssp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_0_ssp_ENABLE                     1

/***************************************************************************
 *BP_WRITE_0 - GISB ARBITER Breakpoint Master Write Control 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_0 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_WRITE_0 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_0 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_0 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_0 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_0 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_WRITE_0 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_0 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_0 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_0 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_0 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_0 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_0 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_0 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_0 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_0 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_0 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_0_ssp_ENABLE                    1

/***************************************************************************
 *BP_ENABLE_0 - GISB ARBITER Breakpoint Enable 0 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_0 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_0 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_0 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_0 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_0_access_ENABLE                1

/***************************************************************************
 *BP_START_ADDR_1 - GISB ARBITER Breakpoint Start Address 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_1 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_1_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_1_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_1_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_1 - GISB ARBITER Breakpoint End Address 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_1 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_1_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_1_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_1_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_1 - GISB ARBITER Breakpoint Master Read Control 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_1 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved0_MASK                 0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved0_SHIFT                16

/* SUN_GISB_ARB :: BP_READ_1 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_scpu_MASK                      0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_1_scpu_SHIFT                     15
#define BCHP_SUN_GISB_ARB_BP_READ_1_scpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_scpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_1_scpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_1 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_1_MASK                   0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_1_SHIFT                  14
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_1 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_1_MASK                    0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_1_SHIFT                   13
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_1 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_0_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_0_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_1_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_1 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved1_MASK                 0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved1_SHIFT                11

/* SUN_GISB_ARB :: BP_READ_1 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_svd_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_1_svd_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_1_svd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_svd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_1_svd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_1 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_jtag_MASK                      0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_1_jtag_SHIFT                     9
#define BCHP_SUN_GISB_ARB_BP_READ_1_jtag_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_jtag_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_1_jtag_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_1 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_avd_1_MASK                     0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_1_avd_1_SHIFT                    8
#define BCHP_SUN_GISB_ARB_BP_READ_1_avd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_avd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_1_avd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_1 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved2_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_1_reserved2_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_1 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_1_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_1 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_rdc_MASK                       0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_1_rdc_SHIFT                      5
#define BCHP_SUN_GISB_ARB_BP_READ_1_rdc_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_rdc_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_1_rdc_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_1 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_bsp_MASK                       0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_1_bsp_SHIFT                      4
#define BCHP_SUN_GISB_ARB_BP_READ_1_bsp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_bsp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_1_bsp_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_1 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_MASK                      0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_SHIFT                     3
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_1_pcie_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_1 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_webcpu_MASK                    0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_1_webcpu_SHIFT                   2
#define BCHP_SUN_GISB_ARB_BP_READ_1_webcpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_webcpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_1_webcpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_1 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_cpu_MASK                       0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_1_cpu_SHIFT                      1
#define BCHP_SUN_GISB_ARB_BP_READ_1_cpu_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_cpu_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_1_cpu_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_1 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_1_ssp_MASK                       0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_1_ssp_SHIFT                      0
#define BCHP_SUN_GISB_ARB_BP_READ_1_ssp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_1_ssp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_1_ssp_ENABLE                     1

/***************************************************************************
 *BP_WRITE_1 - GISB ARBITER Breakpoint Master Write Control 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_1 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_WRITE_1 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_1 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_1 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_1 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_1 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_WRITE_1 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_1 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_1 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_1 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_1 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_1 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_1 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_1 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_1 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_1 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_1 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_1_ssp_ENABLE                    1

/***************************************************************************
 *BP_ENABLE_1 - GISB ARBITER Breakpoint Enable 1 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_1 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_1 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_1 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_1 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_1_access_ENABLE                1

/***************************************************************************
 *BP_START_ADDR_2 - GISB ARBITER Breakpoint Start Address 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_2 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_2_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_2_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_2_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_2 - GISB ARBITER Breakpoint End Address 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_2 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_2_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_2_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_2_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_2 - GISB ARBITER Breakpoint Master Read Control 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_2 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved0_MASK                 0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved0_SHIFT                16

/* SUN_GISB_ARB :: BP_READ_2 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_scpu_MASK                      0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_2_scpu_SHIFT                     15
#define BCHP_SUN_GISB_ARB_BP_READ_2_scpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_scpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_2_scpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_2 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_1_MASK                   0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_1_SHIFT                  14
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_2 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_1_MASK                    0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_1_SHIFT                   13
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_2 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_0_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_0_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_2_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_2 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved1_MASK                 0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved1_SHIFT                11

/* SUN_GISB_ARB :: BP_READ_2 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_svd_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_2_svd_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_2_svd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_svd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_2_svd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_2 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_jtag_MASK                      0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_2_jtag_SHIFT                     9
#define BCHP_SUN_GISB_ARB_BP_READ_2_jtag_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_jtag_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_2_jtag_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_2 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_avd_1_MASK                     0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_2_avd_1_SHIFT                    8
#define BCHP_SUN_GISB_ARB_BP_READ_2_avd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_avd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_2_avd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_2 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved2_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_2_reserved2_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_2 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_2_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_2 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_rdc_MASK                       0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_2_rdc_SHIFT                      5
#define BCHP_SUN_GISB_ARB_BP_READ_2_rdc_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_rdc_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_2_rdc_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_2 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_bsp_MASK                       0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_2_bsp_SHIFT                      4
#define BCHP_SUN_GISB_ARB_BP_READ_2_bsp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_bsp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_2_bsp_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_2 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_MASK                      0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_SHIFT                     3
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_2_pcie_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_2 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_webcpu_MASK                    0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_2_webcpu_SHIFT                   2
#define BCHP_SUN_GISB_ARB_BP_READ_2_webcpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_webcpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_2_webcpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_2 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_cpu_MASK                       0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_2_cpu_SHIFT                      1
#define BCHP_SUN_GISB_ARB_BP_READ_2_cpu_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_cpu_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_2_cpu_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_2 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_2_ssp_MASK                       0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_2_ssp_SHIFT                      0
#define BCHP_SUN_GISB_ARB_BP_READ_2_ssp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_2_ssp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_2_ssp_ENABLE                     1

/***************************************************************************
 *BP_WRITE_2 - GISB ARBITER Breakpoint Master Write Control 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_2 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_WRITE_2 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_2 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_2 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_2 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_2 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_WRITE_2 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_2 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_2 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_2 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_2 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_2 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_2 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_2 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_2 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_2 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_2 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_2_ssp_ENABLE                    1

/***************************************************************************
 *BP_ENABLE_2 - GISB ARBITER Breakpoint Enable 2 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_2 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_2 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_2 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_2 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_2_access_ENABLE                1

/***************************************************************************
 *BP_START_ADDR_3 - GISB ARBITER Breakpoint Start Address 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_3 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_3_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_3_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_3_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_3 - GISB ARBITER Breakpoint End Address 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_3 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_3_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_3_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_3_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_3 - GISB ARBITER Breakpoint Master Read Control 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_3 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved0_MASK                 0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved0_SHIFT                16

/* SUN_GISB_ARB :: BP_READ_3 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_scpu_MASK                      0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_3_scpu_SHIFT                     15
#define BCHP_SUN_GISB_ARB_BP_READ_3_scpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_scpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_3_scpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_3 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_1_MASK                   0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_1_SHIFT                  14
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_3 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_1_MASK                    0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_1_SHIFT                   13
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_3 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_0_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_0_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_3_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_3 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved1_MASK                 0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved1_SHIFT                11

/* SUN_GISB_ARB :: BP_READ_3 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_svd_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_3_svd_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_3_svd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_svd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_3_svd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_3 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_jtag_MASK                      0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_3_jtag_SHIFT                     9
#define BCHP_SUN_GISB_ARB_BP_READ_3_jtag_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_jtag_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_3_jtag_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_3 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_avd_1_MASK                     0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_3_avd_1_SHIFT                    8
#define BCHP_SUN_GISB_ARB_BP_READ_3_avd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_avd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_3_avd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_3 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved2_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_3_reserved2_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_3 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_3_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_3 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_rdc_MASK                       0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_3_rdc_SHIFT                      5
#define BCHP_SUN_GISB_ARB_BP_READ_3_rdc_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_rdc_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_3_rdc_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_3 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_bsp_MASK                       0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_3_bsp_SHIFT                      4
#define BCHP_SUN_GISB_ARB_BP_READ_3_bsp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_bsp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_3_bsp_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_3 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_MASK                      0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_SHIFT                     3
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_3_pcie_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_3 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_webcpu_MASK                    0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_3_webcpu_SHIFT                   2
#define BCHP_SUN_GISB_ARB_BP_READ_3_webcpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_webcpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_3_webcpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_3 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_cpu_MASK                       0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_3_cpu_SHIFT                      1
#define BCHP_SUN_GISB_ARB_BP_READ_3_cpu_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_cpu_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_3_cpu_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_3 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_3_ssp_MASK                       0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_3_ssp_SHIFT                      0
#define BCHP_SUN_GISB_ARB_BP_READ_3_ssp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_3_ssp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_3_ssp_ENABLE                     1

/***************************************************************************
 *BP_WRITE_3 - GISB ARBITER Breakpoint Master Write Control 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_3 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_WRITE_3 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_3 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_3 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_3 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_3 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_WRITE_3 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_3 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_3 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_3 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_3 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_3 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_3 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_3 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_3 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_3 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_3 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_3_ssp_ENABLE                    1

/***************************************************************************
 *BP_ENABLE_3 - GISB ARBITER Breakpoint Enable 3 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_3 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_3 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_3 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_3 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_3_access_ENABLE                1

/***************************************************************************
 *BP_START_ADDR_4 - GISB ARBITER Breakpoint Start Address 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_4 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_4_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_4_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_4_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_4 - GISB ARBITER Breakpoint End Address 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_4 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_4_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_4_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_4_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_4 - GISB ARBITER Breakpoint Master Read Control 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_4 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved0_MASK                 0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved0_SHIFT                16

/* SUN_GISB_ARB :: BP_READ_4 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_scpu_MASK                      0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_4_scpu_SHIFT                     15
#define BCHP_SUN_GISB_ARB_BP_READ_4_scpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_scpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_4_scpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_4 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_1_MASK                   0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_1_SHIFT                  14
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_4 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_1_MASK                    0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_1_SHIFT                   13
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_4 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_0_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_0_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_4_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_4 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved1_MASK                 0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved1_SHIFT                11

/* SUN_GISB_ARB :: BP_READ_4 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_svd_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_4_svd_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_4_svd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_svd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_4_svd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_4 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_jtag_MASK                      0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_4_jtag_SHIFT                     9
#define BCHP_SUN_GISB_ARB_BP_READ_4_jtag_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_jtag_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_4_jtag_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_4 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_avd_1_MASK                     0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_4_avd_1_SHIFT                    8
#define BCHP_SUN_GISB_ARB_BP_READ_4_avd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_avd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_4_avd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_4 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved2_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_4_reserved2_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_4 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_4_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_4 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_rdc_MASK                       0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_4_rdc_SHIFT                      5
#define BCHP_SUN_GISB_ARB_BP_READ_4_rdc_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_rdc_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_4_rdc_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_4 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_bsp_MASK                       0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_4_bsp_SHIFT                      4
#define BCHP_SUN_GISB_ARB_BP_READ_4_bsp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_bsp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_4_bsp_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_4 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_MASK                      0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_SHIFT                     3
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_4_pcie_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_4 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_webcpu_MASK                    0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_4_webcpu_SHIFT                   2
#define BCHP_SUN_GISB_ARB_BP_READ_4_webcpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_webcpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_4_webcpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_4 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_cpu_MASK                       0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_4_cpu_SHIFT                      1
#define BCHP_SUN_GISB_ARB_BP_READ_4_cpu_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_cpu_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_4_cpu_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_4 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_4_ssp_MASK                       0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_4_ssp_SHIFT                      0
#define BCHP_SUN_GISB_ARB_BP_READ_4_ssp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_4_ssp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_4_ssp_ENABLE                     1

/***************************************************************************
 *BP_WRITE_4 - GISB ARBITER Breakpoint Master Write Control 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_4 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_WRITE_4 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_4 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_4 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_4 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_4 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_WRITE_4 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_4 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_4 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_4 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_4 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_4 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_4 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_4 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_4 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_4 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_4 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_4_ssp_ENABLE                    1

/***************************************************************************
 *BP_ENABLE_4 - GISB ARBITER Breakpoint Enable 4 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_4 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_4 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_4 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_4 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_4_access_ENABLE                1

/***************************************************************************
 *BP_START_ADDR_5 - GISB ARBITER Breakpoint Start Address 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_5 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_5_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_5_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_5_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_5 - GISB ARBITER Breakpoint End Address 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_5 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_5_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_5_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_5_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_5 - GISB ARBITER Breakpoint Master Read Control 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_5 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved0_MASK                 0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved0_SHIFT                16

/* SUN_GISB_ARB :: BP_READ_5 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_scpu_MASK                      0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_5_scpu_SHIFT                     15
#define BCHP_SUN_GISB_ARB_BP_READ_5_scpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_scpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_5_scpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_5 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_1_MASK                   0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_1_SHIFT                  14
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_5 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_1_MASK                    0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_1_SHIFT                   13
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_5 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_0_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_0_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_5_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_5 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved1_MASK                 0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved1_SHIFT                11

/* SUN_GISB_ARB :: BP_READ_5 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_svd_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_5_svd_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_5_svd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_svd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_5_svd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_5 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_jtag_MASK                      0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_5_jtag_SHIFT                     9
#define BCHP_SUN_GISB_ARB_BP_READ_5_jtag_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_jtag_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_5_jtag_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_5 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_avd_1_MASK                     0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_5_avd_1_SHIFT                    8
#define BCHP_SUN_GISB_ARB_BP_READ_5_avd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_avd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_5_avd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_5 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved2_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_5_reserved2_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_5 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_5_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_5 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_rdc_MASK                       0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_5_rdc_SHIFT                      5
#define BCHP_SUN_GISB_ARB_BP_READ_5_rdc_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_rdc_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_5_rdc_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_5 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_bsp_MASK                       0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_5_bsp_SHIFT                      4
#define BCHP_SUN_GISB_ARB_BP_READ_5_bsp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_bsp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_5_bsp_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_5 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_MASK                      0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_SHIFT                     3
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_5_pcie_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_5 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_webcpu_MASK                    0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_5_webcpu_SHIFT                   2
#define BCHP_SUN_GISB_ARB_BP_READ_5_webcpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_webcpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_5_webcpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_5 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_cpu_MASK                       0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_5_cpu_SHIFT                      1
#define BCHP_SUN_GISB_ARB_BP_READ_5_cpu_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_cpu_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_5_cpu_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_5 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_5_ssp_MASK                       0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_5_ssp_SHIFT                      0
#define BCHP_SUN_GISB_ARB_BP_READ_5_ssp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_5_ssp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_5_ssp_ENABLE                     1

/***************************************************************************
 *BP_WRITE_5 - GISB ARBITER Breakpoint Master Write Control 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_5 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_WRITE_5 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_5 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_5 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_5 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_5 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_WRITE_5 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_5 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_5 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_5 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_5 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_5 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_5 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_5 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_5 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_5 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_5 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_5_ssp_ENABLE                    1

/***************************************************************************
 *BP_ENABLE_5 - GISB ARBITER Breakpoint Enable 5 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_5 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_5 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_5 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_5 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_5_access_ENABLE                1

/***************************************************************************
 *BP_START_ADDR_6 - GISB ARBITER Breakpoint Start Address 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_6 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_6_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_6_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_6_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_6 - GISB ARBITER Breakpoint End Address 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_6 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_6_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_6_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_6_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_6 - GISB ARBITER Breakpoint Master Read Control 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_6 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved0_MASK                 0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved0_SHIFT                16

/* SUN_GISB_ARB :: BP_READ_6 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_scpu_MASK                      0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_6_scpu_SHIFT                     15
#define BCHP_SUN_GISB_ARB_BP_READ_6_scpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_scpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_6_scpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_6 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_1_MASK                   0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_1_SHIFT                  14
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_6 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_1_MASK                    0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_1_SHIFT                   13
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_6 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_0_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_0_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_6_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_6 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved1_MASK                 0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved1_SHIFT                11

/* SUN_GISB_ARB :: BP_READ_6 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_svd_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_6_svd_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_6_svd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_svd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_6_svd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_6 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_jtag_MASK                      0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_6_jtag_SHIFT                     9
#define BCHP_SUN_GISB_ARB_BP_READ_6_jtag_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_jtag_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_6_jtag_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_6 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_avd_1_MASK                     0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_6_avd_1_SHIFT                    8
#define BCHP_SUN_GISB_ARB_BP_READ_6_avd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_avd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_6_avd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_6 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved2_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_6_reserved2_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_6 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_6_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_6 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_rdc_MASK                       0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_6_rdc_SHIFT                      5
#define BCHP_SUN_GISB_ARB_BP_READ_6_rdc_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_rdc_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_6_rdc_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_6 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_bsp_MASK                       0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_6_bsp_SHIFT                      4
#define BCHP_SUN_GISB_ARB_BP_READ_6_bsp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_bsp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_6_bsp_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_6 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_MASK                      0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_SHIFT                     3
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_6_pcie_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_6 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_webcpu_MASK                    0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_6_webcpu_SHIFT                   2
#define BCHP_SUN_GISB_ARB_BP_READ_6_webcpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_webcpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_6_webcpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_6 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_cpu_MASK                       0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_6_cpu_SHIFT                      1
#define BCHP_SUN_GISB_ARB_BP_READ_6_cpu_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_cpu_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_6_cpu_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_6 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_6_ssp_MASK                       0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_6_ssp_SHIFT                      0
#define BCHP_SUN_GISB_ARB_BP_READ_6_ssp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_6_ssp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_6_ssp_ENABLE                     1

/***************************************************************************
 *BP_WRITE_6 - GISB ARBITER Breakpoint Master Write Control 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_6 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_WRITE_6 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_6 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_6 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_6 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_6 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_WRITE_6 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_6 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_6 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_6 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_6 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_6 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_6 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_6 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_6 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_6 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_6 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_6_ssp_ENABLE                    1

/***************************************************************************
 *BP_ENABLE_6 - GISB ARBITER Breakpoint Enable 6 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_6 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_6 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_6 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_6 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_6_access_ENABLE                1

/***************************************************************************
 *BP_START_ADDR_7 - GISB ARBITER Breakpoint Start Address 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_7 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_7_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_7_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_7_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_7 - GISB ARBITER Breakpoint End Address 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_7 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_7_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_7_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_7_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_7 - GISB ARBITER Breakpoint Master Read Control 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_7 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved0_MASK                 0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved0_SHIFT                16

/* SUN_GISB_ARB :: BP_READ_7 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_scpu_MASK                      0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_7_scpu_SHIFT                     15
#define BCHP_SUN_GISB_ARB_BP_READ_7_scpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_scpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_7_scpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_7 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_1_MASK                   0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_1_SHIFT                  14
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_7 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_1_MASK                    0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_1_SHIFT                   13
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_7 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_0_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_0_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_7_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_7 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved1_MASK                 0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved1_SHIFT                11

/* SUN_GISB_ARB :: BP_READ_7 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_svd_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_7_svd_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_7_svd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_svd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_7_svd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_7 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_jtag_MASK                      0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_7_jtag_SHIFT                     9
#define BCHP_SUN_GISB_ARB_BP_READ_7_jtag_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_jtag_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_7_jtag_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_7 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_avd_1_MASK                     0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_7_avd_1_SHIFT                    8
#define BCHP_SUN_GISB_ARB_BP_READ_7_avd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_avd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_7_avd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_7 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved2_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_7_reserved2_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_7 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_7_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_7 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_rdc_MASK                       0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_7_rdc_SHIFT                      5
#define BCHP_SUN_GISB_ARB_BP_READ_7_rdc_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_rdc_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_7_rdc_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_7 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_bsp_MASK                       0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_7_bsp_SHIFT                      4
#define BCHP_SUN_GISB_ARB_BP_READ_7_bsp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_bsp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_7_bsp_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_7 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_MASK                      0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_SHIFT                     3
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_7_pcie_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_7 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_webcpu_MASK                    0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_7_webcpu_SHIFT                   2
#define BCHP_SUN_GISB_ARB_BP_READ_7_webcpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_webcpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_7_webcpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_7 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_cpu_MASK                       0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_7_cpu_SHIFT                      1
#define BCHP_SUN_GISB_ARB_BP_READ_7_cpu_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_cpu_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_7_cpu_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_7 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_7_ssp_MASK                       0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_7_ssp_SHIFT                      0
#define BCHP_SUN_GISB_ARB_BP_READ_7_ssp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_7_ssp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_7_ssp_ENABLE                     1

/***************************************************************************
 *BP_WRITE_7 - GISB ARBITER Breakpoint Master Write Control 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_7 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_WRITE_7 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_7 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_7 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_7 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_7 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_WRITE_7 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_7 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_7 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_7 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_7 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_7 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_7 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_7 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_7 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_7 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_7 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_7_ssp_ENABLE                    1

/***************************************************************************
 *BP_ENABLE_7 - GISB ARBITER Breakpoint Enable 7 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_7 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_7 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_7 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_7 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_7_access_ENABLE                1

/***************************************************************************
 *BP_START_ADDR_8 - GISB ARBITER Breakpoint Start Address 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_8 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_8_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_8_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_8_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_8 - GISB ARBITER Breakpoint End Address 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_8 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_8_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_8_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_8_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_8 - GISB ARBITER Breakpoint Master Read Control 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_8 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved0_MASK                 0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved0_SHIFT                16

/* SUN_GISB_ARB :: BP_READ_8 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_scpu_MASK                      0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_8_scpu_SHIFT                     15
#define BCHP_SUN_GISB_ARB_BP_READ_8_scpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_scpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_8_scpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_8 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_1_MASK                   0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_1_SHIFT                  14
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_8 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_1_MASK                    0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_1_SHIFT                   13
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_8 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_0_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_0_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_8_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_8 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved1_MASK                 0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved1_SHIFT                11

/* SUN_GISB_ARB :: BP_READ_8 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_svd_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_8_svd_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_8_svd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_svd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_8_svd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_8 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_jtag_MASK                      0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_8_jtag_SHIFT                     9
#define BCHP_SUN_GISB_ARB_BP_READ_8_jtag_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_jtag_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_8_jtag_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_8 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_avd_1_MASK                     0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_8_avd_1_SHIFT                    8
#define BCHP_SUN_GISB_ARB_BP_READ_8_avd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_avd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_8_avd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_8 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved2_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_8_reserved2_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_8 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_8_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_8 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_rdc_MASK                       0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_8_rdc_SHIFT                      5
#define BCHP_SUN_GISB_ARB_BP_READ_8_rdc_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_rdc_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_8_rdc_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_8 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_bsp_MASK                       0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_8_bsp_SHIFT                      4
#define BCHP_SUN_GISB_ARB_BP_READ_8_bsp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_bsp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_8_bsp_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_8 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_MASK                      0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_SHIFT                     3
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_8_pcie_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_8 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_webcpu_MASK                    0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_8_webcpu_SHIFT                   2
#define BCHP_SUN_GISB_ARB_BP_READ_8_webcpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_webcpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_8_webcpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_8 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_cpu_MASK                       0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_8_cpu_SHIFT                      1
#define BCHP_SUN_GISB_ARB_BP_READ_8_cpu_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_cpu_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_8_cpu_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_8 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_8_ssp_MASK                       0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_8_ssp_SHIFT                      0
#define BCHP_SUN_GISB_ARB_BP_READ_8_ssp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_8_ssp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_8_ssp_ENABLE                     1

/***************************************************************************
 *BP_WRITE_8 - GISB ARBITER Breakpoint Master Write Control 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_8 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_WRITE_8 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_8 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_8 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_8 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_8 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_WRITE_8 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_8 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_8 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_8 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_8 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_8 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_8 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_8 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_8 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_8 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_8 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_8_ssp_ENABLE                    1

/***************************************************************************
 *BP_ENABLE_8 - GISB ARBITER Breakpoint Enable 8 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_8 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_8 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_8 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_8 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_8_access_ENABLE                1

/***************************************************************************
 *BP_START_ADDR_9 - GISB ARBITER Breakpoint Start Address 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_9 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_9_start_MASK               0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_9_start_SHIFT              0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_9_start_DEFAULT            0x00000000

/***************************************************************************
 *BP_END_ADDR_9 - GISB ARBITER Breakpoint End Address 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_9 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_9_end_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_9_end_SHIFT                  0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_9_end_DEFAULT                0x00000000

/***************************************************************************
 *BP_READ_9 - GISB ARBITER Breakpoint Master Read Control 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_9 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved0_MASK                 0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved0_SHIFT                16

/* SUN_GISB_ARB :: BP_READ_9 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_scpu_MASK                      0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_9_scpu_SHIFT                     15
#define BCHP_SUN_GISB_ARB_BP_READ_9_scpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_scpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_9_scpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_9 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_1_MASK                   0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_1_SHIFT                  14
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_9 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_1_MASK                    0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_1_SHIFT                   13
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_9 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_0_MASK                    0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_0_SHIFT                   12
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_9_vice_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_9 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved1_MASK                 0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved1_SHIFT                11

/* SUN_GISB_ARB :: BP_READ_9 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_svd_0_MASK                     0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_9_svd_0_SHIFT                    10
#define BCHP_SUN_GISB_ARB_BP_READ_9_svd_0_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_svd_0_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_9_svd_0_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_9 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_jtag_MASK                      0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_9_jtag_SHIFT                     9
#define BCHP_SUN_GISB_ARB_BP_READ_9_jtag_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_jtag_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_9_jtag_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_9 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_avd_1_MASK                     0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_9_avd_1_SHIFT                    8
#define BCHP_SUN_GISB_ARB_BP_READ_9_avd_1_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_avd_1_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_9_avd_1_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_9 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved2_MASK                 0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_9_reserved2_SHIFT                7

/* SUN_GISB_ARB :: BP_READ_9 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_0_MASK                   0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_0_SHIFT                  6
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_9_raaga_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_9 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_rdc_MASK                       0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_9_rdc_SHIFT                      5
#define BCHP_SUN_GISB_ARB_BP_READ_9_rdc_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_rdc_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_9_rdc_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_9 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_bsp_MASK                       0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_9_bsp_SHIFT                      4
#define BCHP_SUN_GISB_ARB_BP_READ_9_bsp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_bsp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_9_bsp_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_9 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_MASK                      0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_SHIFT                     3
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_9_pcie_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_9 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_webcpu_MASK                    0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_9_webcpu_SHIFT                   2
#define BCHP_SUN_GISB_ARB_BP_READ_9_webcpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_webcpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_9_webcpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_9 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_cpu_MASK                       0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_9_cpu_SHIFT                      1
#define BCHP_SUN_GISB_ARB_BP_READ_9_cpu_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_cpu_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_9_cpu_ENABLE                     1

/* SUN_GISB_ARB :: BP_READ_9 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_9_ssp_MASK                       0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_9_ssp_SHIFT                      0
#define BCHP_SUN_GISB_ARB_BP_READ_9_ssp_DEFAULT                    0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_9_ssp_DISABLE                    0
#define BCHP_SUN_GISB_ARB_BP_READ_9_ssp_ENABLE                     1

/***************************************************************************
 *BP_WRITE_9 - GISB ARBITER Breakpoint Master Write Control 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_9 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_WRITE_9 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_9 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_9 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_9 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_9 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_WRITE_9 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_9 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_9 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_9 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_WRITE_9 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_9 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_9 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_9 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_9 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_9 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_WRITE_9 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_WRITE_9_ssp_ENABLE                    1

/***************************************************************************
 *BP_ENABLE_9 - GISB ARBITER Breakpoint Enable 9 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_9 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_reserved0_MASK               0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_reserved0_SHIFT              3

/* SUN_GISB_ARB :: BP_ENABLE_9 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_block_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_block_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_block_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_block_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_block_ENABLE                 1

/* SUN_GISB_ARB :: BP_ENABLE_9 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_address_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_address_SHIFT                1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_address_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_address_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_address_ENABLE               1

/* SUN_GISB_ARB :: BP_ENABLE_9 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_access_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_access_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_access_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_access_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_9_access_ENABLE                1

/***************************************************************************
 *BP_START_ADDR_10 - GISB ARBITER Breakpoint Start Address 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_10 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_10_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_10_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_10_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_END_ADDR_10 - GISB ARBITER Breakpoint End Address 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_10 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_10_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_10_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_10_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_10 - GISB ARBITER Breakpoint Master Read Control 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_10 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_READ_10 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_10_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_READ_10_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_10_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_10 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_10 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_10 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_10_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_10 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_READ_10 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_10_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_10_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_10_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_10 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_10_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_10_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_10_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_10 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_10_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_10_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_10_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_10 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_10_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_10 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_10_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_10 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_10_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_READ_10_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_10_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_10 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_10_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_READ_10_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_10_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_10 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_10_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_10 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_10_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_READ_10_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_10_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_10 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_10_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_READ_10_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_10_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_10 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_10_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_10_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_READ_10_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_10_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_10_ssp_ENABLE                    1

/***************************************************************************
 *BP_WRITE_10 - GISB ARBITER Breakpoint Master Write Control 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_10 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved0_MASK               0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved0_SHIFT              16

/* SUN_GISB_ARB :: BP_WRITE_10 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_scpu_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_scpu_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_scpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_scpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_scpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_10 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_1_MASK                 0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_1_SHIFT                14
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_1_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_1_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_1_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_10 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_1_MASK                  0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_1_SHIFT                 13
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_10 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_0_MASK                  0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_0_SHIFT                 12
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_vice_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_10 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved1_MASK               0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved1_SHIFT              11

/* SUN_GISB_ARB :: BP_WRITE_10 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_svd_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_svd_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_svd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_svd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_svd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_10 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_jtag_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_jtag_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_jtag_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_jtag_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_jtag_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_10 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_avd_1_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_avd_1_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_avd_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_avd_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_avd_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_10 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved2_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_reserved2_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_10 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_0_MASK                 0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_0_SHIFT                6
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_raaga_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_10 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rdc_MASK                     0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rdc_SHIFT                    5
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rdc_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rdc_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_rdc_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_10 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bsp_MASK                     0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bsp_SHIFT                    4
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bsp_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bsp_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_bsp_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_10 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_MASK                    0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_SHIFT                   3
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_pcie_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_10 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_webcpu_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_webcpu_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_webcpu_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_webcpu_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_webcpu_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_10 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_cpu_MASK                     0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_cpu_SHIFT                    1
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_cpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_cpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_cpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_10 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_ssp_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_ssp_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_ssp_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_ssp_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_10_ssp_ENABLE                   1

/***************************************************************************
 *BP_ENABLE_10 - GISB ARBITER Breakpoint Enable 10 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_10 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_10 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_10 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_10 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_10_access_ENABLE               1

/***************************************************************************
 *BP_START_ADDR_11 - GISB ARBITER Breakpoint Start Address 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_11 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_11_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_11_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_11_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_END_ADDR_11 - GISB ARBITER Breakpoint End Address 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_11 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_11_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_11_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_11_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_11 - GISB ARBITER Breakpoint Master Read Control 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_11 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_READ_11 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_11_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_READ_11_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_11_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_11 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_11 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_11 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_11_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_11 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_READ_11 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_11_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_11_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_11_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_11 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_11_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_11_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_11_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_11 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_11_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_11_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_11_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_11 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_11_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_11 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_11_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_11 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_11_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_READ_11_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_11_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_11 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_11_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_READ_11_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_11_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_11 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_11_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_11 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_11_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_READ_11_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_11_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_11 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_11_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_READ_11_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_11_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_11 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_11_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_11_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_READ_11_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_11_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_11_ssp_ENABLE                    1

/***************************************************************************
 *BP_WRITE_11 - GISB ARBITER Breakpoint Master Write Control 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_11 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved0_MASK               0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved0_SHIFT              16

/* SUN_GISB_ARB :: BP_WRITE_11 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_scpu_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_scpu_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_scpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_scpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_scpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_11 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_1_MASK                 0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_1_SHIFT                14
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_1_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_1_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_1_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_11 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_1_MASK                  0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_1_SHIFT                 13
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_11 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_0_MASK                  0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_0_SHIFT                 12
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_vice_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_11 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved1_MASK               0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved1_SHIFT              11

/* SUN_GISB_ARB :: BP_WRITE_11 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_svd_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_svd_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_svd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_svd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_svd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_11 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_jtag_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_jtag_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_jtag_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_jtag_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_jtag_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_11 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_avd_1_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_avd_1_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_avd_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_avd_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_avd_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_11 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved2_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_reserved2_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_11 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_0_MASK                 0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_0_SHIFT                6
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_raaga_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_11 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rdc_MASK                     0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rdc_SHIFT                    5
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rdc_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rdc_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_rdc_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_11 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bsp_MASK                     0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bsp_SHIFT                    4
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bsp_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bsp_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_bsp_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_11 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_MASK                    0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_SHIFT                   3
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_pcie_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_11 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_webcpu_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_webcpu_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_webcpu_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_webcpu_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_webcpu_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_11 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_cpu_MASK                     0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_cpu_SHIFT                    1
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_cpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_cpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_cpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_11 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_ssp_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_ssp_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_ssp_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_ssp_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_11_ssp_ENABLE                   1

/***************************************************************************
 *BP_ENABLE_11 - GISB ARBITER Breakpoint Enable 11 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_11 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_11 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_11 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_11 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_11_access_ENABLE               1

/***************************************************************************
 *BP_START_ADDR_12 - GISB ARBITER Breakpoint Start Address 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_12 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_12_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_12_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_12_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_END_ADDR_12 - GISB ARBITER Breakpoint End Address 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_12 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_12_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_12_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_12_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_12 - GISB ARBITER Breakpoint Master Read Control 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_12 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_READ_12 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_12_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_READ_12_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_12_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_12 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_12 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_12 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_12_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_12 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_READ_12 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_12_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_12_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_12_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_12 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_12_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_12_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_12_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_12 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_12_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_12_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_12_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_12 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_12_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_12 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_12_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_12 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_12_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_READ_12_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_12_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_12 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_12_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_READ_12_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_12_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_12 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_12_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_12 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_12_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_READ_12_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_12_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_12 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_12_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_READ_12_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_12_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_12 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_12_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_12_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_READ_12_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_12_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_12_ssp_ENABLE                    1

/***************************************************************************
 *BP_WRITE_12 - GISB ARBITER Breakpoint Master Write Control 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_12 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved0_MASK               0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved0_SHIFT              16

/* SUN_GISB_ARB :: BP_WRITE_12 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_scpu_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_scpu_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_scpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_scpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_scpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_12 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_1_MASK                 0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_1_SHIFT                14
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_1_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_1_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_1_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_12 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_1_MASK                  0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_1_SHIFT                 13
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_12 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_0_MASK                  0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_0_SHIFT                 12
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_vice_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_12 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved1_MASK               0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved1_SHIFT              11

/* SUN_GISB_ARB :: BP_WRITE_12 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_svd_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_svd_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_svd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_svd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_svd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_12 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_jtag_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_jtag_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_jtag_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_jtag_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_jtag_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_12 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_avd_1_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_avd_1_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_avd_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_avd_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_avd_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_12 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved2_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_reserved2_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_12 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_0_MASK                 0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_0_SHIFT                6
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_raaga_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_12 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rdc_MASK                     0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rdc_SHIFT                    5
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rdc_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rdc_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_rdc_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_12 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bsp_MASK                     0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bsp_SHIFT                    4
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bsp_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bsp_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_bsp_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_12 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_MASK                    0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_SHIFT                   3
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_pcie_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_12 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_webcpu_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_webcpu_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_webcpu_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_webcpu_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_webcpu_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_12 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_cpu_MASK                     0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_cpu_SHIFT                    1
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_cpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_cpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_cpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_12 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_ssp_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_ssp_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_ssp_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_ssp_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_12_ssp_ENABLE                   1

/***************************************************************************
 *BP_ENABLE_12 - GISB ARBITER Breakpoint Enable 12 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_12 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_12 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_12 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_12 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_12_access_ENABLE               1

/***************************************************************************
 *BP_START_ADDR_13 - GISB ARBITER Breakpoint Start Address 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_13 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_13_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_13_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_13_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_END_ADDR_13 - GISB ARBITER Breakpoint End Address 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_13 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_13_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_13_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_13_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_13 - GISB ARBITER Breakpoint Master Read Control 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_13 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_READ_13 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_13_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_READ_13_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_13_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_13 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_13 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_13 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_13_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_13 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_READ_13 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_13_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_13_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_13_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_13 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_13_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_13_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_13_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_13 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_13_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_13_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_13_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_13 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_13_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_13 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_13_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_13 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_13_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_READ_13_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_13_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_13 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_13_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_READ_13_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_13_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_13 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_13_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_13 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_13_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_READ_13_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_13_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_13 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_13_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_READ_13_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_13_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_13 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_13_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_13_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_READ_13_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_13_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_13_ssp_ENABLE                    1

/***************************************************************************
 *BP_WRITE_13 - GISB ARBITER Breakpoint Master Write Control 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_13 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved0_MASK               0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved0_SHIFT              16

/* SUN_GISB_ARB :: BP_WRITE_13 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_scpu_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_scpu_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_scpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_scpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_scpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_13 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_1_MASK                 0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_1_SHIFT                14
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_1_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_1_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_1_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_13 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_1_MASK                  0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_1_SHIFT                 13
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_13 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_0_MASK                  0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_0_SHIFT                 12
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_vice_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_13 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved1_MASK               0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved1_SHIFT              11

/* SUN_GISB_ARB :: BP_WRITE_13 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_svd_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_svd_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_svd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_svd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_svd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_13 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_jtag_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_jtag_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_jtag_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_jtag_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_jtag_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_13 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_avd_1_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_avd_1_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_avd_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_avd_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_avd_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_13 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved2_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_reserved2_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_13 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_0_MASK                 0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_0_SHIFT                6
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_raaga_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_13 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rdc_MASK                     0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rdc_SHIFT                    5
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rdc_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rdc_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_rdc_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_13 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bsp_MASK                     0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bsp_SHIFT                    4
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bsp_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bsp_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_bsp_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_13 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_MASK                    0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_SHIFT                   3
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_pcie_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_13 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_webcpu_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_webcpu_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_webcpu_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_webcpu_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_webcpu_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_13 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_cpu_MASK                     0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_cpu_SHIFT                    1
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_cpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_cpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_cpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_13 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_ssp_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_ssp_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_ssp_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_ssp_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_13_ssp_ENABLE                   1

/***************************************************************************
 *BP_ENABLE_13 - GISB ARBITER Breakpoint Enable 13 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_13 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_13 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_13 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_13 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_13_access_ENABLE               1

/***************************************************************************
 *BP_START_ADDR_14 - GISB ARBITER Breakpoint Start Address 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_14 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_14_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_14_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_14_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_END_ADDR_14 - GISB ARBITER Breakpoint End Address 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_14 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_14_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_14_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_14_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_14 - GISB ARBITER Breakpoint Master Read Control 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_14 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_READ_14 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_14_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_READ_14_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_14_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_14 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_14 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_14 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_14_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_14 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_READ_14 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_14_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_14_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_14_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_14 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_14_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_14_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_14_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_14 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_14_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_14_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_14_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_14 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_14_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_14 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_14_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_14 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_14_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_READ_14_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_14_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_14 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_14_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_READ_14_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_14_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_14 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_14_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_14 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_14_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_READ_14_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_14_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_14 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_14_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_READ_14_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_14_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_14 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_14_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_14_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_READ_14_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_14_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_14_ssp_ENABLE                    1

/***************************************************************************
 *BP_WRITE_14 - GISB ARBITER Breakpoint Master Write Control 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_14 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved0_MASK               0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved0_SHIFT              16

/* SUN_GISB_ARB :: BP_WRITE_14 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_scpu_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_scpu_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_scpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_scpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_scpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_14 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_1_MASK                 0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_1_SHIFT                14
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_1_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_1_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_1_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_14 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_1_MASK                  0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_1_SHIFT                 13
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_14 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_0_MASK                  0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_0_SHIFT                 12
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_vice_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_14 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved1_MASK               0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved1_SHIFT              11

/* SUN_GISB_ARB :: BP_WRITE_14 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_svd_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_svd_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_svd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_svd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_svd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_14 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_jtag_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_jtag_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_jtag_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_jtag_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_jtag_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_14 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_avd_1_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_avd_1_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_avd_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_avd_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_avd_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_14 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved2_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_reserved2_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_14 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_0_MASK                 0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_0_SHIFT                6
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_raaga_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_14 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rdc_MASK                     0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rdc_SHIFT                    5
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rdc_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rdc_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_rdc_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_14 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bsp_MASK                     0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bsp_SHIFT                    4
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bsp_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bsp_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_bsp_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_14 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_MASK                    0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_SHIFT                   3
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_pcie_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_14 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_webcpu_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_webcpu_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_webcpu_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_webcpu_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_webcpu_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_14 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_cpu_MASK                     0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_cpu_SHIFT                    1
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_cpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_cpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_cpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_14 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_ssp_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_ssp_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_ssp_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_ssp_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_14_ssp_ENABLE                   1

/***************************************************************************
 *BP_ENABLE_14 - GISB ARBITER Breakpoint Enable 14 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_14 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_14 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_14 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_14 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_14_access_ENABLE               1

/***************************************************************************
 *BP_START_ADDR_15 - GISB ARBITER Breakpoint Start Address 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_START_ADDR_15 :: start [31:00] */
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_15_start_MASK              0xffffffff
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_15_start_SHIFT             0
#define BCHP_SUN_GISB_ARB_BP_START_ADDR_15_start_DEFAULT           0x00000000

/***************************************************************************
 *BP_END_ADDR_15 - GISB ARBITER Breakpoint End Address 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_END_ADDR_15 :: end [31:00] */
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_15_end_MASK                  0xffffffff
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_15_end_SHIFT                 0
#define BCHP_SUN_GISB_ARB_BP_END_ADDR_15_end_DEFAULT               0x00000000

/***************************************************************************
 *BP_READ_15 - GISB ARBITER Breakpoint Master Read Control 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_READ_15 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved0_MASK                0xffff0000
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved0_SHIFT               16

/* SUN_GISB_ARB :: BP_READ_15 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_scpu_MASK                     0x00008000
#define BCHP_SUN_GISB_ARB_BP_READ_15_scpu_SHIFT                    15
#define BCHP_SUN_GISB_ARB_BP_READ_15_scpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_scpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_15_scpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_15 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_1_MASK                  0x00004000
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_1_SHIFT                 14
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_1_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_15 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_1_MASK                   0x00002000
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_1_SHIFT                  13
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_15 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_0_MASK                   0x00001000
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_0_SHIFT                  12
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_15_vice_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_15 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved1_MASK                0x00000800
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved1_SHIFT               11

/* SUN_GISB_ARB :: BP_READ_15 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_svd_0_MASK                    0x00000400
#define BCHP_SUN_GISB_ARB_BP_READ_15_svd_0_SHIFT                   10
#define BCHP_SUN_GISB_ARB_BP_READ_15_svd_0_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_svd_0_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_15_svd_0_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_15 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_jtag_MASK                     0x00000200
#define BCHP_SUN_GISB_ARB_BP_READ_15_jtag_SHIFT                    9
#define BCHP_SUN_GISB_ARB_BP_READ_15_jtag_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_jtag_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_15_jtag_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_15 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_avd_1_MASK                    0x00000100
#define BCHP_SUN_GISB_ARB_BP_READ_15_avd_1_SHIFT                   8
#define BCHP_SUN_GISB_ARB_BP_READ_15_avd_1_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_avd_1_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_READ_15_avd_1_ENABLE                  1

/* SUN_GISB_ARB :: BP_READ_15 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved2_MASK                0x00000080
#define BCHP_SUN_GISB_ARB_BP_READ_15_reserved2_SHIFT               7

/* SUN_GISB_ARB :: BP_READ_15 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_0_MASK                  0x00000040
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_0_SHIFT                 6
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_READ_15_raaga_0_ENABLE                1

/* SUN_GISB_ARB :: BP_READ_15 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_rdc_MASK                      0x00000020
#define BCHP_SUN_GISB_ARB_BP_READ_15_rdc_SHIFT                     5
#define BCHP_SUN_GISB_ARB_BP_READ_15_rdc_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_rdc_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_15_rdc_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_15 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_bsp_MASK                      0x00000010
#define BCHP_SUN_GISB_ARB_BP_READ_15_bsp_SHIFT                     4
#define BCHP_SUN_GISB_ARB_BP_READ_15_bsp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_bsp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_15_bsp_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_15 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_MASK                     0x00000008
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_SHIFT                    3
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_READ_15_pcie_ENABLE                   1

/* SUN_GISB_ARB :: BP_READ_15 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_webcpu_MASK                   0x00000004
#define BCHP_SUN_GISB_ARB_BP_READ_15_webcpu_SHIFT                  2
#define BCHP_SUN_GISB_ARB_BP_READ_15_webcpu_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_webcpu_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_READ_15_webcpu_ENABLE                 1

/* SUN_GISB_ARB :: BP_READ_15 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_cpu_MASK                      0x00000002
#define BCHP_SUN_GISB_ARB_BP_READ_15_cpu_SHIFT                     1
#define BCHP_SUN_GISB_ARB_BP_READ_15_cpu_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_cpu_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_15_cpu_ENABLE                    1

/* SUN_GISB_ARB :: BP_READ_15 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_READ_15_ssp_MASK                      0x00000001
#define BCHP_SUN_GISB_ARB_BP_READ_15_ssp_SHIFT                     0
#define BCHP_SUN_GISB_ARB_BP_READ_15_ssp_DEFAULT                   0x00000000
#define BCHP_SUN_GISB_ARB_BP_READ_15_ssp_DISABLE                   0
#define BCHP_SUN_GISB_ARB_BP_READ_15_ssp_ENABLE                    1

/***************************************************************************
 *BP_WRITE_15 - GISB ARBITER Breakpoint Master Write Control 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_WRITE_15 :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved0_MASK               0xffff0000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved0_SHIFT              16

/* SUN_GISB_ARB :: BP_WRITE_15 :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_scpu_MASK                    0x00008000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_scpu_SHIFT                   15
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_scpu_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_scpu_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_scpu_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_15 :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_1_MASK                 0x00004000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_1_SHIFT                14
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_1_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_1_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_1_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_15 :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_1_MASK                  0x00002000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_1_SHIFT                 13
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_1_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_1_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_1_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_15 :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_0_MASK                  0x00001000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_0_SHIFT                 12
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_0_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_0_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_vice_0_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_15 :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved1_MASK               0x00000800
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved1_SHIFT              11

/* SUN_GISB_ARB :: BP_WRITE_15 :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_svd_0_MASK                   0x00000400
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_svd_0_SHIFT                  10
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_svd_0_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_svd_0_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_svd_0_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_15 :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_jtag_MASK                    0x00000200
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_jtag_SHIFT                   9
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_jtag_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_jtag_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_jtag_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_15 :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_avd_1_MASK                   0x00000100
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_avd_1_SHIFT                  8
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_avd_1_DEFAULT                0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_avd_1_DISABLE                0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_avd_1_ENABLE                 1

/* SUN_GISB_ARB :: BP_WRITE_15 :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved2_MASK               0x00000080
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_reserved2_SHIFT              7

/* SUN_GISB_ARB :: BP_WRITE_15 :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_0_MASK                 0x00000040
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_0_SHIFT                6
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_0_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_0_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_raaga_0_ENABLE               1

/* SUN_GISB_ARB :: BP_WRITE_15 :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rdc_MASK                     0x00000020
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rdc_SHIFT                    5
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rdc_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rdc_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_rdc_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_15 :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bsp_MASK                     0x00000010
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bsp_SHIFT                    4
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bsp_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bsp_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_bsp_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_15 :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_MASK                    0x00000008
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_SHIFT                   3
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_DEFAULT                 0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_DISABLE                 0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_pcie_ENABLE                  1

/* SUN_GISB_ARB :: BP_WRITE_15 :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_webcpu_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_webcpu_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_webcpu_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_webcpu_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_webcpu_ENABLE                1

/* SUN_GISB_ARB :: BP_WRITE_15 :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_cpu_MASK                     0x00000002
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_cpu_SHIFT                    1
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_cpu_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_cpu_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_cpu_ENABLE                   1

/* SUN_GISB_ARB :: BP_WRITE_15 :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_ssp_MASK                     0x00000001
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_ssp_SHIFT                    0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_ssp_DEFAULT                  0x00000000
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_ssp_DISABLE                  0
#define BCHP_SUN_GISB_ARB_BP_WRITE_15_ssp_ENABLE                   1

/***************************************************************************
 *BP_ENABLE_15 - GISB ARBITER Breakpoint Enable 15 Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_ENABLE_15 :: reserved0 [31:03] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_reserved0_MASK              0xfffffff8
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_reserved0_SHIFT             3

/* SUN_GISB_ARB :: BP_ENABLE_15 :: block [02:02] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_block_MASK                  0x00000004
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_block_SHIFT                 2
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_block_DEFAULT               0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_block_DISABLE               0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_block_ENABLE                1

/* SUN_GISB_ARB :: BP_ENABLE_15 :: address [01:01] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_address_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_address_SHIFT               1
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_address_DEFAULT             0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_address_DISABLE             0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_address_ENABLE              1

/* SUN_GISB_ARB :: BP_ENABLE_15 :: access [00:00] */
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_access_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_access_SHIFT                0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_access_DEFAULT              0x00000000
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_access_DISABLE              0
#define BCHP_SUN_GISB_ARB_BP_ENABLE_15_access_ENABLE               1

/***************************************************************************
 *BP_CAP_ADDR - GISB ARBITER Breakpoint Capture Address Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_ADDR :: address [31:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_ADDR_address_MASK                 0xffffffff
#define BCHP_SUN_GISB_ARB_BP_CAP_ADDR_address_SHIFT                0

/***************************************************************************
 *BP_CAP_DATA - GISB ARBITER Breakpoint Capture Data Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_DATA :: data [31:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_DATA_data_MASK                    0xffffffff
#define BCHP_SUN_GISB_ARB_BP_CAP_DATA_data_SHIFT                   0

/***************************************************************************
 *BP_CAP_STATUS - GISB ARBITER Breakpoint Capture Status Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_STATUS :: reserved0 [31:06] */
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_reserved0_MASK             0xffffffc0
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_reserved0_SHIFT            6

/* SUN_GISB_ARB :: BP_CAP_STATUS :: bs_b [05:02] */
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_bs_b_MASK                  0x0000003c
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_bs_b_SHIFT                 2

/* SUN_GISB_ARB :: BP_CAP_STATUS :: write [01:01] */
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_write_MASK                 0x00000002
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_write_SHIFT                1

/* SUN_GISB_ARB :: BP_CAP_STATUS :: valid [00:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_valid_MASK                 0x00000001
#define BCHP_SUN_GISB_ARB_BP_CAP_STATUS_valid_SHIFT                0

/***************************************************************************
 *BP_CAP_MASTER - GISB ARBITER Breakpoint Capture GISB Master Register
 ***************************************************************************/
/* SUN_GISB_ARB :: BP_CAP_MASTER :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved0_MASK             0xffff0000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved0_SHIFT            16

/* SUN_GISB_ARB :: BP_CAP_MASTER :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_scpu_MASK                  0x00008000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_scpu_SHIFT                 15

/* SUN_GISB_ARB :: BP_CAP_MASTER :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_raaga_1_MASK               0x00004000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_raaga_1_SHIFT              14

/* SUN_GISB_ARB :: BP_CAP_MASTER :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_vice_1_MASK                0x00002000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_vice_1_SHIFT               13

/* SUN_GISB_ARB :: BP_CAP_MASTER :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_vice_0_MASK                0x00001000
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_vice_0_SHIFT               12

/* SUN_GISB_ARB :: BP_CAP_MASTER :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved1_MASK             0x00000800
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved1_SHIFT            11

/* SUN_GISB_ARB :: BP_CAP_MASTER :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_svd_0_MASK                 0x00000400
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_svd_0_SHIFT                10

/* SUN_GISB_ARB :: BP_CAP_MASTER :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_jtag_MASK                  0x00000200
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_jtag_SHIFT                 9

/* SUN_GISB_ARB :: BP_CAP_MASTER :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_avd_1_MASK                 0x00000100
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_avd_1_SHIFT                8

/* SUN_GISB_ARB :: BP_CAP_MASTER :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved2_MASK             0x00000080
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_reserved2_SHIFT            7

/* SUN_GISB_ARB :: BP_CAP_MASTER :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_raaga_0_MASK               0x00000040
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_raaga_0_SHIFT              6

/* SUN_GISB_ARB :: BP_CAP_MASTER :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_rdc_MASK                   0x00000020
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_rdc_SHIFT                  5

/* SUN_GISB_ARB :: BP_CAP_MASTER :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_bsp_MASK                   0x00000010
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_bsp_SHIFT                  4

/* SUN_GISB_ARB :: BP_CAP_MASTER :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_pcie_MASK                  0x00000008
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_pcie_SHIFT                 3

/* SUN_GISB_ARB :: BP_CAP_MASTER :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_webcpu_MASK                0x00000004
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_webcpu_SHIFT               2

/* SUN_GISB_ARB :: BP_CAP_MASTER :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_cpu_MASK                   0x00000002
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_cpu_SHIFT                  1

/* SUN_GISB_ARB :: BP_CAP_MASTER :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_ssp_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_BP_CAP_MASTER_ssp_SHIFT                  0

/***************************************************************************
 *ERR_CAP_CLR - GISB ARBITER Error Capture Clear Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_CLR :: reserved0 [31:01] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR_reserved0_MASK               0xfffffffe
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR_reserved0_SHIFT              1

/* SUN_GISB_ARB :: ERR_CAP_CLR :: clear [00:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR_clear_MASK                   0x00000001
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR_clear_SHIFT                  0
#define BCHP_SUN_GISB_ARB_ERR_CAP_CLR_clear_DEFAULT                0x00000000

/***************************************************************************
 *ERR_CAP_ADDR - GISB ARBITER Error Capture Address Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_ADDR :: address [31:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_ADDR_address_MASK                0xffffffff
#define BCHP_SUN_GISB_ARB_ERR_CAP_ADDR_address_SHIFT               0
#define BCHP_SUN_GISB_ARB_ERR_CAP_ADDR_address_DEFAULT             0x00000000

/***************************************************************************
 *ERR_CAP_DATA - GISB ARBITER Error Capture Data Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_DATA :: data [31:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_DATA_data_MASK                   0xffffffff
#define BCHP_SUN_GISB_ARB_ERR_CAP_DATA_data_SHIFT                  0
#define BCHP_SUN_GISB_ARB_ERR_CAP_DATA_data_DEFAULT                0x00000000

/***************************************************************************
 *ERR_CAP_STATUS - GISB ARBITER Error Capture Status Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_STATUS :: reserved0 [31:13] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_reserved0_MASK            0xffffe000
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_reserved0_SHIFT           13

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: timeout [12:12] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_timeout_MASK              0x00001000
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_timeout_SHIFT             12
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_timeout_DEFAULT           0x00000000

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: tea [11:11] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_tea_MASK                  0x00000800
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_tea_SHIFT                 11
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_tea_DEFAULT               0x00000000

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: reserved1 [10:06] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_reserved1_MASK            0x000007c0
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_reserved1_SHIFT           6

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: bs_b [05:02] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_bs_b_MASK                 0x0000003c
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_bs_b_SHIFT                2
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_bs_b_DEFAULT              0x00000000

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: write [01:01] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_write_MASK                0x00000002
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_write_SHIFT               1
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_write_DEFAULT             0x00000000

/* SUN_GISB_ARB :: ERR_CAP_STATUS :: valid [00:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_valid_MASK                0x00000001
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_valid_SHIFT               0
#define BCHP_SUN_GISB_ARB_ERR_CAP_STATUS_valid_DEFAULT             0x00000000

/***************************************************************************
 *ERR_CAP_MASTER - GISB ARBITER Error Capture GISB Master Register
 ***************************************************************************/
/* SUN_GISB_ARB :: ERR_CAP_MASTER :: reserved0 [31:16] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved0_MASK            0xffff0000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved0_SHIFT           16

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: scpu [15:15] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_scpu_MASK                 0x00008000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_scpu_SHIFT                15

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: raaga_1 [14:14] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_raaga_1_MASK              0x00004000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_raaga_1_SHIFT             14

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: vice_1 [13:13] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_vice_1_MASK               0x00002000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_vice_1_SHIFT              13

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: vice_0 [12:12] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_vice_0_MASK               0x00001000
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_vice_0_SHIFT              12

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: reserved1 [11:11] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved1_MASK            0x00000800
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved1_SHIFT           11

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: svd_0 [10:10] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_svd_0_MASK                0x00000400
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_svd_0_SHIFT               10

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: jtag [09:09] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_jtag_MASK                 0x00000200
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_jtag_SHIFT                9

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: avd_1 [08:08] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_avd_1_MASK                0x00000100
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_avd_1_SHIFT               8

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: reserved2 [07:07] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved2_MASK            0x00000080
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_reserved2_SHIFT           7

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: raaga_0 [06:06] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_raaga_0_MASK              0x00000040
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_raaga_0_SHIFT             6

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: rdc [05:05] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_rdc_MASK                  0x00000020
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_rdc_SHIFT                 5

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: bsp [04:04] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_bsp_MASK                  0x00000010
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_bsp_SHIFT                 4

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: pcie [03:03] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_pcie_MASK                 0x00000008
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_pcie_SHIFT                3

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: webcpu [02:02] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_webcpu_MASK               0x00000004
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_webcpu_SHIFT              2

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: cpu [01:01] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_cpu_MASK                  0x00000002
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_cpu_SHIFT                 1

/* SUN_GISB_ARB :: ERR_CAP_MASTER :: ssp [00:00] */
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_ssp_MASK                  0x00000001
#define BCHP_SUN_GISB_ARB_ERR_CAP_MASTER_ssp_SHIFT                 0

#endif /* #ifndef BCHP_SUN_GISB_ARB_H__ */

/* End of File */
