# StateMachineinVivado
 Implement the state machine in Figure-2 in VHDL. Simulate design writing a test-bench.
