# VHDL

- <b>[ASU](https://github.com/aronnod/VHDL/tree/ASU) </b>
  - Designed and implemented a 4-bit Adder/Subtractor Unit (ASU)
  - Created a Combinational Circuit that takes the decoded output of the ASU. This circuit was specifically designed to output individual digits of the Student Identification number.
  - The output of the designed circuit was visually represented on a 7-Segment display
