{"vcs1":{"timestamp_begin":1700114967.687154678, "rt":8.58, "ut":7.63, "st":0.55}}
{"vcselab":{"timestamp_begin":1700114976.349338635, "rt":1.22, "ut":0.44, "st":0.19}}
{"link":{"timestamp_begin":1700114977.639959893, "rt":0.41, "ut":0.15, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700114966.941423865}
{"VCS_COMP_START_TIME": 1700114966.941423865}
{"VCS_COMP_END_TIME": 1700114986.895173510}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 369440}}
{"stitch_vcselab": {"peak_mem": 240000}}
