{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462139548438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462139548438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 14:52:28 2016 " "Processing started: Sun May 01 14:52:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462139548438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462139548438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu_dataflow_test -c alu_dataflow_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu_dataflow_test -c alu_dataflow_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462139548438 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1462139549118 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1462139549500 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_dataflow_test.vho C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/simulation/modelsim/ simulation " "Generated file alu_dataflow_test.vho in folder \"C:/EE469/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1462139549916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462139550126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 14:52:30 2016 " "Processing ended: Sun May 01 14:52:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462139550126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462139550126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462139550126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462139550126 ""}
