0.6
2018.3
Dec  7 2018
00:33:28
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.sim/sim_1/behav/xsim/glbl.v,1696432197,verilog,,,,glbl,,,,,,,,
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/debouncer_tb.sv,1696797487,systemVerilog,,,,debouncer_tb,,,,,,,,
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv,1696806617,systemVerilog,,,,lab2_top_tb,,,,,,,,
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv,1696797440,systemVerilog,,D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv,,debouncer,,,,,,,,
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/Counter.sv,1696432197,systemVerilog,,D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv,,Counter,,,,,,,,
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/FSM.sv,1696432197,systemVerilog,,D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/imports/001req/debouncer.sv,,FSM,,,,,,,,
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/lab1_top.sv,1696797173,systemVerilog,,D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv,,lab1_top,,,,,,,,
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/scoreboard.sv,1696893169,systemVerilog,,D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv,,scoreboard,,,,,,,,
D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sources_1/new/stim_gen.sv,1696888210,systemVerilog,,D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab2/002PRJ/ChanghongLi_lab2/ChanghongLi_lab2.srcs/sim_1/new/lab2_top_tb.sv,,stim_gen,,,,,,,,
