
nucleoNFC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004068  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  080041f0  080041f0  000141f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042cc  080042cc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080042cc  080042cc  000142cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080042d4  080042d4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042d4  080042d4  000142d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080042d8  080042d8  000142d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080042dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  20000070  0800434c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000017c  0800434c  0002017c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f0d0  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002054  00000000  00000000  0002f170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c48  00000000  00000000  000311c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b80  00000000  00000000  00031e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027059  00000000  00000000  00032990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d73f  00000000  00000000  000599e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eba32  00000000  00000000  00067128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00152b5a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038c0  00000000  00000000  00152bb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080041d8 	.word	0x080041d8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	080041d8 	.word	0x080041d8

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80004c0:	b480      	push	{r7}
 80004c2:	b083      	sub	sp, #12
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004c8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004cc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80004d0:	f003 0301 	and.w	r3, r3, #1
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d013      	beq.n	8000500 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80004d8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004dc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80004e0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d00b      	beq.n	8000500 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80004e8:	e000      	b.n	80004ec <ITM_SendChar+0x2c>
    {
      __NOP();
 80004ea:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80004ec:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d0f9      	beq.n	80004ea <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80004f6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004fa:	687a      	ldr	r2, [r7, #4]
 80004fc:	b2d2      	uxtb	r2, r2
 80004fe:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000500:	687b      	ldr	r3, [r7, #4]
}
 8000502:	4618      	mov	r0, r3
 8000504:	370c      	adds	r7, #12
 8000506:	46bd      	mov	sp, r7
 8000508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050c:	4770      	bx	lr
	...

08000510 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b086      	sub	sp, #24
 8000514:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000516:	f000 fb67 	bl	8000be8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051a:	f000 f82f 	bl	800057c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800051e:	f000 f915 	bl	800074c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000522:	f000 f8e3 	bl	80006ec <MX_USART2_UART_Init>
  MX_I2C3_Init();
 8000526:	f000 f8a1 	bl	800066c <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  buf[0] = 0;
 800052a:	2300      	movs	r3, #0
 800052c:	713b      	strb	r3, [r7, #4]
  buf[1] = REG_DATA;
 800052e:	2300      	movs	r3, #0
 8000530:	717b      	strb	r3, [r7, #5]
  buf[2] = 0x4;
 8000532:	2304      	movs	r3, #4
 8000534:	71bb      	strb	r3, [r7, #6]
  printf("starting transmission\n");
 8000536:	480d      	ldr	r0, [pc, #52]	; (800056c <main+0x5c>)
 8000538:	f003 f9f6 	bl	8003928 <puts>
  ret = HAL_I2C_Master_Transmit(&hi2c3, st25dv_ADDR, buf, 3, HAL_MAX_DELAY);
 800053c:	23a6      	movs	r3, #166	; 0xa6
 800053e:	b299      	uxth	r1, r3
 8000540:	1d3a      	adds	r2, r7, #4
 8000542:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000546:	9300      	str	r3, [sp, #0]
 8000548:	2303      	movs	r3, #3
 800054a:	4809      	ldr	r0, [pc, #36]	; (8000570 <main+0x60>)
 800054c:	f000 ff00 	bl	8001350 <HAL_I2C_Master_Transmit>
 8000550:	4603      	mov	r3, r0
 8000552:	73fb      	strb	r3, [r7, #15]
  if ( ret != HAL_OK ) {
 8000554:	7bfb      	ldrb	r3, [r7, #15]
 8000556:	2b00      	cmp	r3, #0
 8000558:	d003      	beq.n	8000562 <main+0x52>
        printf("Error Tx\r\n");
 800055a:	4806      	ldr	r0, [pc, #24]	; (8000574 <main+0x64>)
 800055c:	f003 f9e4 	bl	8003928 <puts>
 8000560:	e002      	b.n	8000568 <main+0x58>
  } else{
	  printf("success \n");
 8000562:	4805      	ldr	r0, [pc, #20]	; (8000578 <main+0x68>)
 8000564:	f003 f9e0 	bl	8003928 <puts>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000568:	e7fe      	b.n	8000568 <main+0x58>
 800056a:	bf00      	nop
 800056c:	080041f0 	.word	0x080041f0
 8000570:	20000098 	.word	0x20000098
 8000574:	08004208 	.word	0x08004208
 8000578:	08004214 	.word	0x08004214

0800057c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b0b8      	sub	sp, #224	; 0xe0
 8000580:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000582:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000586:	2244      	movs	r2, #68	; 0x44
 8000588:	2100      	movs	r1, #0
 800058a:	4618      	mov	r0, r3
 800058c:	f003 f956 	bl	800383c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000590:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
 800059c:	60da      	str	r2, [r3, #12]
 800059e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005a0:	463b      	mov	r3, r7
 80005a2:	2288      	movs	r2, #136	; 0x88
 80005a4:	2100      	movs	r1, #0
 80005a6:	4618      	mov	r0, r3
 80005a8:	f003 f948 	bl	800383c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005ac:	2302      	movs	r3, #2
 80005ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005b6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005ba:	2310      	movs	r3, #16
 80005bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005c0:	2302      	movs	r3, #2
 80005c2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005c6:	2302      	movs	r3, #2
 80005c8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80005cc:	2301      	movs	r3, #1
 80005ce:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 80005d2:	230a      	movs	r3, #10
 80005d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80005d8:	2307      	movs	r3, #7
 80005da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005de:	2302      	movs	r3, #2
 80005e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005e4:	2302      	movs	r3, #2
 80005e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ea:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80005ee:	4618      	mov	r0, r3
 80005f0:	f001 fa12 	bl	8001a18 <HAL_RCC_OscConfig>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <SystemClock_Config+0x82>
  {
    Error_Handler();
 80005fa:	f000 f91c 	bl	8000836 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005fe:	230f      	movs	r3, #15
 8000600:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000604:	2303      	movs	r3, #3
 8000606:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800060a:	2300      	movs	r3, #0
 800060c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000610:	2300      	movs	r3, #0
 8000612:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000616:	2300      	movs	r3, #0
 8000618:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800061c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000620:	2104      	movs	r1, #4
 8000622:	4618      	mov	r0, r3
 8000624:	f001 fdde 	bl	80021e4 <HAL_RCC_ClockConfig>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800062e:	f000 f902 	bl	8000836 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C3;
 8000632:	f44f 7381 	mov.w	r3, #258	; 0x102
 8000636:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000638:	2300      	movs	r3, #0
 800063a:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800063c:	2300      	movs	r3, #0
 800063e:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000640:	463b      	mov	r3, r7
 8000642:	4618      	mov	r0, r3
 8000644:	f001 ffd4 	bl	80025f0 <HAL_RCCEx_PeriphCLKConfig>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 800064e:	f000 f8f2 	bl	8000836 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000652:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000656:	f001 f989 	bl	800196c <HAL_PWREx_ControlVoltageScaling>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000660:	f000 f8e9 	bl	8000836 <Error_Handler>
  }
}
 8000664:	bf00      	nop
 8000666:	37e0      	adds	r7, #224	; 0xe0
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}

0800066c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000670:	4b1b      	ldr	r3, [pc, #108]	; (80006e0 <MX_I2C3_Init+0x74>)
 8000672:	4a1c      	ldr	r2, [pc, #112]	; (80006e4 <MX_I2C3_Init+0x78>)
 8000674:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10909CEC;
 8000676:	4b1a      	ldr	r3, [pc, #104]	; (80006e0 <MX_I2C3_Init+0x74>)
 8000678:	4a1b      	ldr	r2, [pc, #108]	; (80006e8 <MX_I2C3_Init+0x7c>)
 800067a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800067c:	4b18      	ldr	r3, [pc, #96]	; (80006e0 <MX_I2C3_Init+0x74>)
 800067e:	2200      	movs	r2, #0
 8000680:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000682:	4b17      	ldr	r3, [pc, #92]	; (80006e0 <MX_I2C3_Init+0x74>)
 8000684:	2201      	movs	r2, #1
 8000686:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000688:	4b15      	ldr	r3, [pc, #84]	; (80006e0 <MX_I2C3_Init+0x74>)
 800068a:	2200      	movs	r2, #0
 800068c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800068e:	4b14      	ldr	r3, [pc, #80]	; (80006e0 <MX_I2C3_Init+0x74>)
 8000690:	2200      	movs	r2, #0
 8000692:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000694:	4b12      	ldr	r3, [pc, #72]	; (80006e0 <MX_I2C3_Init+0x74>)
 8000696:	2200      	movs	r2, #0
 8000698:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800069a:	4b11      	ldr	r3, [pc, #68]	; (80006e0 <MX_I2C3_Init+0x74>)
 800069c:	2200      	movs	r2, #0
 800069e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <MX_I2C3_Init+0x74>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80006a6:	480e      	ldr	r0, [pc, #56]	; (80006e0 <MX_I2C3_Init+0x74>)
 80006a8:	f000 fdc2 	bl	8001230 <HAL_I2C_Init>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80006b2:	f000 f8c0 	bl	8000836 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006b6:	2100      	movs	r1, #0
 80006b8:	4809      	ldr	r0, [pc, #36]	; (80006e0 <MX_I2C3_Init+0x74>)
 80006ba:	f001 f8b1 	bl	8001820 <HAL_I2CEx_ConfigAnalogFilter>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80006c4:	f000 f8b7 	bl	8000836 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80006c8:	2100      	movs	r1, #0
 80006ca:	4805      	ldr	r0, [pc, #20]	; (80006e0 <MX_I2C3_Init+0x74>)
 80006cc:	f001 f8f3 	bl	80018b6 <HAL_I2CEx_ConfigDigitalFilter>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80006d6:	f000 f8ae 	bl	8000836 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80006da:	bf00      	nop
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	20000098 	.word	0x20000098
 80006e4:	40005c00 	.word	0x40005c00
 80006e8:	10909cec 	.word	0x10909cec

080006ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006f0:	4b14      	ldr	r3, [pc, #80]	; (8000744 <MX_USART2_UART_Init+0x58>)
 80006f2:	4a15      	ldr	r2, [pc, #84]	; (8000748 <MX_USART2_UART_Init+0x5c>)
 80006f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006f6:	4b13      	ldr	r3, [pc, #76]	; (8000744 <MX_USART2_UART_Init+0x58>)
 80006f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006fe:	4b11      	ldr	r3, [pc, #68]	; (8000744 <MX_USART2_UART_Init+0x58>)
 8000700:	2200      	movs	r2, #0
 8000702:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000704:	4b0f      	ldr	r3, [pc, #60]	; (8000744 <MX_USART2_UART_Init+0x58>)
 8000706:	2200      	movs	r2, #0
 8000708:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800070a:	4b0e      	ldr	r3, [pc, #56]	; (8000744 <MX_USART2_UART_Init+0x58>)
 800070c:	2200      	movs	r2, #0
 800070e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000710:	4b0c      	ldr	r3, [pc, #48]	; (8000744 <MX_USART2_UART_Init+0x58>)
 8000712:	220c      	movs	r2, #12
 8000714:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000716:	4b0b      	ldr	r3, [pc, #44]	; (8000744 <MX_USART2_UART_Init+0x58>)
 8000718:	2200      	movs	r2, #0
 800071a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800071c:	4b09      	ldr	r3, [pc, #36]	; (8000744 <MX_USART2_UART_Init+0x58>)
 800071e:	2200      	movs	r2, #0
 8000720:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000722:	4b08      	ldr	r3, [pc, #32]	; (8000744 <MX_USART2_UART_Init+0x58>)
 8000724:	2200      	movs	r2, #0
 8000726:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000728:	4b06      	ldr	r3, [pc, #24]	; (8000744 <MX_USART2_UART_Init+0x58>)
 800072a:	2200      	movs	r2, #0
 800072c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800072e:	4805      	ldr	r0, [pc, #20]	; (8000744 <MX_USART2_UART_Init+0x58>)
 8000730:	f002 fc1a 	bl	8002f68 <HAL_UART_Init>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800073a:	f000 f87c 	bl	8000836 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	200000e4 	.word	0x200000e4
 8000748:	40004400 	.word	0x40004400

0800074c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b08a      	sub	sp, #40	; 0x28
 8000750:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000752:	f107 0314 	add.w	r3, r7, #20
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
 800075a:	605a      	str	r2, [r3, #4]
 800075c:	609a      	str	r2, [r3, #8]
 800075e:	60da      	str	r2, [r3, #12]
 8000760:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000762:	4b2b      	ldr	r3, [pc, #172]	; (8000810 <MX_GPIO_Init+0xc4>)
 8000764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000766:	4a2a      	ldr	r2, [pc, #168]	; (8000810 <MX_GPIO_Init+0xc4>)
 8000768:	f043 0304 	orr.w	r3, r3, #4
 800076c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800076e:	4b28      	ldr	r3, [pc, #160]	; (8000810 <MX_GPIO_Init+0xc4>)
 8000770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000772:	f003 0304 	and.w	r3, r3, #4
 8000776:	613b      	str	r3, [r7, #16]
 8000778:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800077a:	4b25      	ldr	r3, [pc, #148]	; (8000810 <MX_GPIO_Init+0xc4>)
 800077c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800077e:	4a24      	ldr	r2, [pc, #144]	; (8000810 <MX_GPIO_Init+0xc4>)
 8000780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000784:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000786:	4b22      	ldr	r3, [pc, #136]	; (8000810 <MX_GPIO_Init+0xc4>)
 8000788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800078a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800078e:	60fb      	str	r3, [r7, #12]
 8000790:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000792:	4b1f      	ldr	r3, [pc, #124]	; (8000810 <MX_GPIO_Init+0xc4>)
 8000794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000796:	4a1e      	ldr	r2, [pc, #120]	; (8000810 <MX_GPIO_Init+0xc4>)
 8000798:	f043 0301 	orr.w	r3, r3, #1
 800079c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800079e:	4b1c      	ldr	r3, [pc, #112]	; (8000810 <MX_GPIO_Init+0xc4>)
 80007a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007a2:	f003 0301 	and.w	r3, r3, #1
 80007a6:	60bb      	str	r3, [r7, #8]
 80007a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007aa:	4b19      	ldr	r3, [pc, #100]	; (8000810 <MX_GPIO_Init+0xc4>)
 80007ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ae:	4a18      	ldr	r2, [pc, #96]	; (8000810 <MX_GPIO_Init+0xc4>)
 80007b0:	f043 0302 	orr.w	r3, r3, #2
 80007b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007b6:	4b16      	ldr	r3, [pc, #88]	; (8000810 <MX_GPIO_Init+0xc4>)
 80007b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ba:	f003 0302 	and.w	r3, r3, #2
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2120      	movs	r1, #32
 80007c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007ca:	f000 fd19 	bl	8001200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007d4:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <MX_GPIO_Init+0xc8>)
 80007d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d8:	2300      	movs	r3, #0
 80007da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007dc:	f107 0314 	add.w	r3, r7, #20
 80007e0:	4619      	mov	r1, r3
 80007e2:	480d      	ldr	r0, [pc, #52]	; (8000818 <MX_GPIO_Init+0xcc>)
 80007e4:	f000 fb62 	bl	8000eac <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007e8:	2320      	movs	r3, #32
 80007ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ec:	2301      	movs	r3, #1
 80007ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f4:	2300      	movs	r3, #0
 80007f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007f8:	f107 0314 	add.w	r3, r7, #20
 80007fc:	4619      	mov	r1, r3
 80007fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000802:	f000 fb53 	bl	8000eac <HAL_GPIO_Init>

}
 8000806:	bf00      	nop
 8000808:	3728      	adds	r7, #40	; 0x28
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40021000 	.word	0x40021000
 8000814:	10210000 	.word	0x10210000
 8000818:	48000800 	.word	0x48000800

0800081c <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
    ITM_SendChar(ch);
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	4618      	mov	r0, r3
 8000828:	f7ff fe4a 	bl	80004c0 <ITM_SendChar>
    return ch;
 800082c:	687b      	ldr	r3, [r7, #4]
}
 800082e:	4618      	mov	r0, r3
 8000830:	3708      	adds	r7, #8
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}

08000836 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000836:	b480      	push	{r7}
 8000838:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800083a:	b672      	cpsid	i
}
 800083c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800083e:	e7fe      	b.n	800083e <Error_Handler+0x8>

08000840 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000840:	b480      	push	{r7}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000846:	4b0f      	ldr	r3, [pc, #60]	; (8000884 <HAL_MspInit+0x44>)
 8000848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800084a:	4a0e      	ldr	r2, [pc, #56]	; (8000884 <HAL_MspInit+0x44>)
 800084c:	f043 0301 	orr.w	r3, r3, #1
 8000850:	6613      	str	r3, [r2, #96]	; 0x60
 8000852:	4b0c      	ldr	r3, [pc, #48]	; (8000884 <HAL_MspInit+0x44>)
 8000854:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	607b      	str	r3, [r7, #4]
 800085c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800085e:	4b09      	ldr	r3, [pc, #36]	; (8000884 <HAL_MspInit+0x44>)
 8000860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000862:	4a08      	ldr	r2, [pc, #32]	; (8000884 <HAL_MspInit+0x44>)
 8000864:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000868:	6593      	str	r3, [r2, #88]	; 0x58
 800086a:	4b06      	ldr	r3, [pc, #24]	; (8000884 <HAL_MspInit+0x44>)
 800086c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800086e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000872:	603b      	str	r3, [r7, #0]
 8000874:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000876:	bf00      	nop
 8000878:	370c      	adds	r7, #12
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	40021000 	.word	0x40021000

08000888 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b08a      	sub	sp, #40	; 0x28
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000890:	f107 0314 	add.w	r3, r7, #20
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	60da      	str	r2, [r3, #12]
 800089e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a17      	ldr	r2, [pc, #92]	; (8000904 <HAL_I2C_MspInit+0x7c>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d127      	bne.n	80008fa <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008aa:	4b17      	ldr	r3, [pc, #92]	; (8000908 <HAL_I2C_MspInit+0x80>)
 80008ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ae:	4a16      	ldr	r2, [pc, #88]	; (8000908 <HAL_I2C_MspInit+0x80>)
 80008b0:	f043 0304 	orr.w	r3, r3, #4
 80008b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008b6:	4b14      	ldr	r3, [pc, #80]	; (8000908 <HAL_I2C_MspInit+0x80>)
 80008b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ba:	f003 0304 	and.w	r3, r3, #4
 80008be:	613b      	str	r3, [r7, #16]
 80008c0:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PC0     ------> I2C3_SCL
    PC1     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008c2:	2303      	movs	r3, #3
 80008c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008c6:	2312      	movs	r3, #18
 80008c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008ca:	2301      	movs	r3, #1
 80008cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ce:	2303      	movs	r3, #3
 80008d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80008d2:	2304      	movs	r3, #4
 80008d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008d6:	f107 0314 	add.w	r3, r7, #20
 80008da:	4619      	mov	r1, r3
 80008dc:	480b      	ldr	r0, [pc, #44]	; (800090c <HAL_I2C_MspInit+0x84>)
 80008de:	f000 fae5 	bl	8000eac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80008e2:	4b09      	ldr	r3, [pc, #36]	; (8000908 <HAL_I2C_MspInit+0x80>)
 80008e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008e6:	4a08      	ldr	r2, [pc, #32]	; (8000908 <HAL_I2C_MspInit+0x80>)
 80008e8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80008ec:	6593      	str	r3, [r2, #88]	; 0x58
 80008ee:	4b06      	ldr	r3, [pc, #24]	; (8000908 <HAL_I2C_MspInit+0x80>)
 80008f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80008f6:	60fb      	str	r3, [r7, #12]
 80008f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80008fa:	bf00      	nop
 80008fc:	3728      	adds	r7, #40	; 0x28
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	40005c00 	.word	0x40005c00
 8000908:	40021000 	.word	0x40021000
 800090c:	48000800 	.word	0x48000800

08000910 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b08a      	sub	sp, #40	; 0x28
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000918:	f107 0314 	add.w	r3, r7, #20
 800091c:	2200      	movs	r2, #0
 800091e:	601a      	str	r2, [r3, #0]
 8000920:	605a      	str	r2, [r3, #4]
 8000922:	609a      	str	r2, [r3, #8]
 8000924:	60da      	str	r2, [r3, #12]
 8000926:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a17      	ldr	r2, [pc, #92]	; (800098c <HAL_UART_MspInit+0x7c>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d128      	bne.n	8000984 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000932:	4b17      	ldr	r3, [pc, #92]	; (8000990 <HAL_UART_MspInit+0x80>)
 8000934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000936:	4a16      	ldr	r2, [pc, #88]	; (8000990 <HAL_UART_MspInit+0x80>)
 8000938:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800093c:	6593      	str	r3, [r2, #88]	; 0x58
 800093e:	4b14      	ldr	r3, [pc, #80]	; (8000990 <HAL_UART_MspInit+0x80>)
 8000940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000946:	613b      	str	r3, [r7, #16]
 8000948:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094a:	4b11      	ldr	r3, [pc, #68]	; (8000990 <HAL_UART_MspInit+0x80>)
 800094c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800094e:	4a10      	ldr	r2, [pc, #64]	; (8000990 <HAL_UART_MspInit+0x80>)
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000956:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <HAL_UART_MspInit+0x80>)
 8000958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	60fb      	str	r3, [r7, #12]
 8000960:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000962:	230c      	movs	r3, #12
 8000964:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000966:	2302      	movs	r3, #2
 8000968:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096a:	2300      	movs	r3, #0
 800096c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800096e:	2303      	movs	r3, #3
 8000970:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000972:	2307      	movs	r3, #7
 8000974:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000976:	f107 0314 	add.w	r3, r7, #20
 800097a:	4619      	mov	r1, r3
 800097c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000980:	f000 fa94 	bl	8000eac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000984:	bf00      	nop
 8000986:	3728      	adds	r7, #40	; 0x28
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	40004400 	.word	0x40004400
 8000990:	40021000 	.word	0x40021000

08000994 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000998:	e7fe      	b.n	8000998 <NMI_Handler+0x4>

0800099a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800099a:	b480      	push	{r7}
 800099c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800099e:	e7fe      	b.n	800099e <HardFault_Handler+0x4>

080009a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009a4:	e7fe      	b.n	80009a4 <MemManage_Handler+0x4>

080009a6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009a6:	b480      	push	{r7}
 80009a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009aa:	e7fe      	b.n	80009aa <BusFault_Handler+0x4>

080009ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009b0:	e7fe      	b.n	80009b0 <UsageFault_Handler+0x4>

080009b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009b2:	b480      	push	{r7}
 80009b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009b6:	bf00      	nop
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr

080009c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009c4:	bf00      	nop
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr

080009ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009ce:	b480      	push	{r7}
 80009d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009d2:	bf00      	nop
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009e0:	f000 f95e 	bl	8000ca0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009e4:	bf00      	nop
 80009e6:	bd80      	pop	{r7, pc}

080009e8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b086      	sub	sp, #24
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	60f8      	str	r0, [r7, #12]
 80009f0:	60b9      	str	r1, [r7, #8]
 80009f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f4:	2300      	movs	r3, #0
 80009f6:	617b      	str	r3, [r7, #20]
 80009f8:	e00a      	b.n	8000a10 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009fa:	f3af 8000 	nop.w
 80009fe:	4601      	mov	r1, r0
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	1c5a      	adds	r2, r3, #1
 8000a04:	60ba      	str	r2, [r7, #8]
 8000a06:	b2ca      	uxtb	r2, r1
 8000a08:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	617b      	str	r3, [r7, #20]
 8000a10:	697a      	ldr	r2, [r7, #20]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	429a      	cmp	r2, r3
 8000a16:	dbf0      	blt.n	80009fa <_read+0x12>
	}

return len;
 8000a18:	687b      	ldr	r3, [r7, #4]
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3718      	adds	r7, #24
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}

08000a22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a22:	b580      	push	{r7, lr}
 8000a24:	b086      	sub	sp, #24
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	60f8      	str	r0, [r7, #12]
 8000a2a:	60b9      	str	r1, [r7, #8]
 8000a2c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a2e:	2300      	movs	r3, #0
 8000a30:	617b      	str	r3, [r7, #20]
 8000a32:	e009      	b.n	8000a48 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	1c5a      	adds	r2, r3, #1
 8000a38:	60ba      	str	r2, [r7, #8]
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f7ff feed 	bl	800081c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	3301      	adds	r3, #1
 8000a46:	617b      	str	r3, [r7, #20]
 8000a48:	697a      	ldr	r2, [r7, #20]
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	429a      	cmp	r2, r3
 8000a4e:	dbf1      	blt.n	8000a34 <_write+0x12>
	}
	return len;
 8000a50:	687b      	ldr	r3, [r7, #4]
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3718      	adds	r7, #24
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <_close>:

int _close(int file)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	b083      	sub	sp, #12
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	6078      	str	r0, [r7, #4]
	return -1;
 8000a62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a72:	b480      	push	{r7}
 8000a74:	b083      	sub	sp, #12
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
 8000a7a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a82:	605a      	str	r2, [r3, #4]
	return 0;
 8000a84:	2300      	movs	r3, #0
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr

08000a92 <_isatty>:

int _isatty(int file)
{
 8000a92:	b480      	push	{r7}
 8000a94:	b083      	sub	sp, #12
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	6078      	str	r0, [r7, #4]
	return 1;
 8000a9a:	2301      	movs	r3, #1
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr

08000aa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b085      	sub	sp, #20
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	60f8      	str	r0, [r7, #12]
 8000ab0:	60b9      	str	r1, [r7, #8]
 8000ab2:	607a      	str	r2, [r7, #4]
	return 0;
 8000ab4:	2300      	movs	r3, #0
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	3714      	adds	r7, #20
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr
	...

08000ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000acc:	4a14      	ldr	r2, [pc, #80]	; (8000b20 <_sbrk+0x5c>)
 8000ace:	4b15      	ldr	r3, [pc, #84]	; (8000b24 <_sbrk+0x60>)
 8000ad0:	1ad3      	subs	r3, r2, r3
 8000ad2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ad8:	4b13      	ldr	r3, [pc, #76]	; (8000b28 <_sbrk+0x64>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d102      	bne.n	8000ae6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ae0:	4b11      	ldr	r3, [pc, #68]	; (8000b28 <_sbrk+0x64>)
 8000ae2:	4a12      	ldr	r2, [pc, #72]	; (8000b2c <_sbrk+0x68>)
 8000ae4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ae6:	4b10      	ldr	r3, [pc, #64]	; (8000b28 <_sbrk+0x64>)
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4413      	add	r3, r2
 8000aee:	693a      	ldr	r2, [r7, #16]
 8000af0:	429a      	cmp	r2, r3
 8000af2:	d207      	bcs.n	8000b04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000af4:	f002 fe78 	bl	80037e8 <__errno>
 8000af8:	4603      	mov	r3, r0
 8000afa:	220c      	movs	r2, #12
 8000afc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000afe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b02:	e009      	b.n	8000b18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b04:	4b08      	ldr	r3, [pc, #32]	; (8000b28 <_sbrk+0x64>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b0a:	4b07      	ldr	r3, [pc, #28]	; (8000b28 <_sbrk+0x64>)
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4413      	add	r3, r2
 8000b12:	4a05      	ldr	r2, [pc, #20]	; (8000b28 <_sbrk+0x64>)
 8000b14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b16:	68fb      	ldr	r3, [r7, #12]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3718      	adds	r7, #24
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	20018000 	.word	0x20018000
 8000b24:	00000400 	.word	0x00000400
 8000b28:	2000008c 	.word	0x2000008c
 8000b2c:	20000180 	.word	0x20000180

08000b30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b34:	4b15      	ldr	r3, [pc, #84]	; (8000b8c <SystemInit+0x5c>)
 8000b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b3a:	4a14      	ldr	r2, [pc, #80]	; (8000b8c <SystemInit+0x5c>)
 8000b3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000b44:	4b12      	ldr	r3, [pc, #72]	; (8000b90 <SystemInit+0x60>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a11      	ldr	r2, [pc, #68]	; (8000b90 <SystemInit+0x60>)
 8000b4a:	f043 0301 	orr.w	r3, r3, #1
 8000b4e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000b50:	4b0f      	ldr	r3, [pc, #60]	; (8000b90 <SystemInit+0x60>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000b56:	4b0e      	ldr	r3, [pc, #56]	; (8000b90 <SystemInit+0x60>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	4a0d      	ldr	r2, [pc, #52]	; (8000b90 <SystemInit+0x60>)
 8000b5c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000b60:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000b64:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000b66:	4b0a      	ldr	r3, [pc, #40]	; (8000b90 <SystemInit+0x60>)
 8000b68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000b6c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b6e:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <SystemInit+0x60>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4a07      	ldr	r2, [pc, #28]	; (8000b90 <SystemInit+0x60>)
 8000b74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b78:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000b7a:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <SystemInit+0x60>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	619a      	str	r2, [r3, #24]
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	e000ed00 	.word	0xe000ed00
 8000b90:	40021000 	.word	0x40021000

08000b94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bcc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b98:	f7ff ffca 	bl	8000b30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000b9c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000b9e:	e003      	b.n	8000ba8 <LoopCopyDataInit>

08000ba0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000ba2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000ba4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000ba6:	3104      	adds	r1, #4

08000ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000ba8:	480a      	ldr	r0, [pc, #40]	; (8000bd4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000baa:	4b0b      	ldr	r3, [pc, #44]	; (8000bd8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000bac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000bae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000bb0:	d3f6      	bcc.n	8000ba0 <CopyDataInit>
	ldr	r2, =_sbss
 8000bb2:	4a0a      	ldr	r2, [pc, #40]	; (8000bdc <LoopForever+0x12>)
	b	LoopFillZerobss
 8000bb4:	e002      	b.n	8000bbc <LoopFillZerobss>

08000bb6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000bb6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000bb8:	f842 3b04 	str.w	r3, [r2], #4

08000bbc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000bbc:	4b08      	ldr	r3, [pc, #32]	; (8000be0 <LoopForever+0x16>)
	cmp	r2, r3
 8000bbe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000bc0:	d3f9      	bcc.n	8000bb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bc2:	f002 fe17 	bl	80037f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bc6:	f7ff fca3 	bl	8000510 <main>

08000bca <LoopForever>:

LoopForever:
    b LoopForever
 8000bca:	e7fe      	b.n	8000bca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000bcc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000bd0:	080042dc 	.word	0x080042dc
	ldr	r0, =_sdata
 8000bd4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000bd8:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8000bdc:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8000be0:	2000017c 	.word	0x2000017c

08000be4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000be4:	e7fe      	b.n	8000be4 <ADC1_2_IRQHandler>
	...

08000be8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bf2:	4b0c      	ldr	r3, [pc, #48]	; (8000c24 <HAL_Init+0x3c>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a0b      	ldr	r2, [pc, #44]	; (8000c24 <HAL_Init+0x3c>)
 8000bf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bfc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bfe:	2003      	movs	r0, #3
 8000c00:	f000 f920 	bl	8000e44 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c04:	2000      	movs	r0, #0
 8000c06:	f000 f80f 	bl	8000c28 <HAL_InitTick>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d002      	beq.n	8000c16 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000c10:	2301      	movs	r3, #1
 8000c12:	71fb      	strb	r3, [r7, #7]
 8000c14:	e001      	b.n	8000c1a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c16:	f7ff fe13 	bl	8000840 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	40022000 	.word	0x40022000

08000c28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c30:	2300      	movs	r3, #0
 8000c32:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c34:	4b17      	ldr	r3, [pc, #92]	; (8000c94 <HAL_InitTick+0x6c>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d023      	beq.n	8000c84 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c3c:	4b16      	ldr	r3, [pc, #88]	; (8000c98 <HAL_InitTick+0x70>)
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	4b14      	ldr	r3, [pc, #80]	; (8000c94 <HAL_InitTick+0x6c>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	4619      	mov	r1, r3
 8000c46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c52:	4618      	mov	r0, r3
 8000c54:	f000 f91d 	bl	8000e92 <HAL_SYSTICK_Config>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d10f      	bne.n	8000c7e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	2b0f      	cmp	r3, #15
 8000c62:	d809      	bhi.n	8000c78 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c64:	2200      	movs	r2, #0
 8000c66:	6879      	ldr	r1, [r7, #4]
 8000c68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 f8f5 	bl	8000e5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c70:	4a0a      	ldr	r2, [pc, #40]	; (8000c9c <HAL_InitTick+0x74>)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6013      	str	r3, [r2, #0]
 8000c76:	e007      	b.n	8000c88 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	73fb      	strb	r3, [r7, #15]
 8000c7c:	e004      	b.n	8000c88 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c7e:	2301      	movs	r3, #1
 8000c80:	73fb      	strb	r3, [r7, #15]
 8000c82:	e001      	b.n	8000c88 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c84:	2301      	movs	r3, #1
 8000c86:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3710      	adds	r7, #16
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	20000008 	.word	0x20000008
 8000c98:	20000000 	.word	0x20000000
 8000c9c:	20000004 	.word	0x20000004

08000ca0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ca4:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <HAL_IncTick+0x20>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	461a      	mov	r2, r3
 8000caa:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <HAL_IncTick+0x24>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4413      	add	r3, r2
 8000cb0:	4a04      	ldr	r2, [pc, #16]	; (8000cc4 <HAL_IncTick+0x24>)
 8000cb2:	6013      	str	r3, [r2, #0]
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	20000008 	.word	0x20000008
 8000cc4:	20000168 	.word	0x20000168

08000cc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  return uwTick;
 8000ccc:	4b03      	ldr	r3, [pc, #12]	; (8000cdc <HAL_GetTick+0x14>)
 8000cce:	681b      	ldr	r3, [r3, #0]
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	20000168 	.word	0x20000168

08000ce0 <__NVIC_SetPriorityGrouping>:
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b085      	sub	sp, #20
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	f003 0307 	and.w	r3, r3, #7
 8000cee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cf0:	4b0c      	ldr	r3, [pc, #48]	; (8000d24 <__NVIC_SetPriorityGrouping+0x44>)
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cf6:	68ba      	ldr	r2, [r7, #8]
 8000cf8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d12:	4a04      	ldr	r2, [pc, #16]	; (8000d24 <__NVIC_SetPriorityGrouping+0x44>)
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	60d3      	str	r3, [r2, #12]
}
 8000d18:	bf00      	nop
 8000d1a:	3714      	adds	r7, #20
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	e000ed00 	.word	0xe000ed00

08000d28 <__NVIC_GetPriorityGrouping>:
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d2c:	4b04      	ldr	r3, [pc, #16]	; (8000d40 <__NVIC_GetPriorityGrouping+0x18>)
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	0a1b      	lsrs	r3, r3, #8
 8000d32:	f003 0307 	and.w	r3, r3, #7
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr
 8000d40:	e000ed00 	.word	0xe000ed00

08000d44 <__NVIC_SetPriority>:
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	6039      	str	r1, [r7, #0]
 8000d4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	db0a      	blt.n	8000d6e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	b2da      	uxtb	r2, r3
 8000d5c:	490c      	ldr	r1, [pc, #48]	; (8000d90 <__NVIC_SetPriority+0x4c>)
 8000d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d62:	0112      	lsls	r2, r2, #4
 8000d64:	b2d2      	uxtb	r2, r2
 8000d66:	440b      	add	r3, r1
 8000d68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000d6c:	e00a      	b.n	8000d84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	b2da      	uxtb	r2, r3
 8000d72:	4908      	ldr	r1, [pc, #32]	; (8000d94 <__NVIC_SetPriority+0x50>)
 8000d74:	79fb      	ldrb	r3, [r7, #7]
 8000d76:	f003 030f 	and.w	r3, r3, #15
 8000d7a:	3b04      	subs	r3, #4
 8000d7c:	0112      	lsls	r2, r2, #4
 8000d7e:	b2d2      	uxtb	r2, r2
 8000d80:	440b      	add	r3, r1
 8000d82:	761a      	strb	r2, [r3, #24]
}
 8000d84:	bf00      	nop
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	e000e100 	.word	0xe000e100
 8000d94:	e000ed00 	.word	0xe000ed00

08000d98 <NVIC_EncodePriority>:
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b089      	sub	sp, #36	; 0x24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	60f8      	str	r0, [r7, #12]
 8000da0:	60b9      	str	r1, [r7, #8]
 8000da2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	f003 0307 	and.w	r3, r3, #7
 8000daa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dac:	69fb      	ldr	r3, [r7, #28]
 8000dae:	f1c3 0307 	rsb	r3, r3, #7
 8000db2:	2b04      	cmp	r3, #4
 8000db4:	bf28      	it	cs
 8000db6:	2304      	movcs	r3, #4
 8000db8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	3304      	adds	r3, #4
 8000dbe:	2b06      	cmp	r3, #6
 8000dc0:	d902      	bls.n	8000dc8 <NVIC_EncodePriority+0x30>
 8000dc2:	69fb      	ldr	r3, [r7, #28]
 8000dc4:	3b03      	subs	r3, #3
 8000dc6:	e000      	b.n	8000dca <NVIC_EncodePriority+0x32>
 8000dc8:	2300      	movs	r3, #0
 8000dca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dcc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000dd0:	69bb      	ldr	r3, [r7, #24]
 8000dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd6:	43da      	mvns	r2, r3
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	401a      	ands	r2, r3
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000de0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dea:	43d9      	mvns	r1, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df0:	4313      	orrs	r3, r2
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3724      	adds	r7, #36	; 0x24
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
	...

08000e00 <SysTick_Config>:
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	3b01      	subs	r3, #1
 8000e0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e10:	d301      	bcc.n	8000e16 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000e12:	2301      	movs	r3, #1
 8000e14:	e00f      	b.n	8000e36 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e16:	4a0a      	ldr	r2, [pc, #40]	; (8000e40 <SysTick_Config+0x40>)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e1e:	210f      	movs	r1, #15
 8000e20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e24:	f7ff ff8e 	bl	8000d44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e28:	4b05      	ldr	r3, [pc, #20]	; (8000e40 <SysTick_Config+0x40>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e2e:	4b04      	ldr	r3, [pc, #16]	; (8000e40 <SysTick_Config+0x40>)
 8000e30:	2207      	movs	r2, #7
 8000e32:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000e34:	2300      	movs	r3, #0
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3708      	adds	r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	e000e010 	.word	0xe000e010

08000e44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e4c:	6878      	ldr	r0, [r7, #4]
 8000e4e:	f7ff ff47 	bl	8000ce0 <__NVIC_SetPriorityGrouping>
}
 8000e52:	bf00      	nop
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	b086      	sub	sp, #24
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	4603      	mov	r3, r0
 8000e62:	60b9      	str	r1, [r7, #8]
 8000e64:	607a      	str	r2, [r7, #4]
 8000e66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e6c:	f7ff ff5c 	bl	8000d28 <__NVIC_GetPriorityGrouping>
 8000e70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	68b9      	ldr	r1, [r7, #8]
 8000e76:	6978      	ldr	r0, [r7, #20]
 8000e78:	f7ff ff8e 	bl	8000d98 <NVIC_EncodePriority>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e82:	4611      	mov	r1, r2
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff ff5d 	bl	8000d44 <__NVIC_SetPriority>
}
 8000e8a:	bf00      	nop
 8000e8c:	3718      	adds	r7, #24
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b082      	sub	sp, #8
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f7ff ffb0 	bl	8000e00 <SysTick_Config>
 8000ea0:	4603      	mov	r3, r0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
	...

08000eac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b087      	sub	sp, #28
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eba:	e17f      	b.n	80011bc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	2101      	movs	r1, #1
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ec8:	4013      	ands	r3, r2
 8000eca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	f000 8171 	beq.w	80011b6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d00b      	beq.n	8000ef4 <HAL_GPIO_Init+0x48>
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	2b02      	cmp	r3, #2
 8000ee2:	d007      	beq.n	8000ef4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ee8:	2b11      	cmp	r3, #17
 8000eea:	d003      	beq.n	8000ef4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	2b12      	cmp	r3, #18
 8000ef2:	d130      	bne.n	8000f56 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	005b      	lsls	r3, r3, #1
 8000efe:	2203      	movs	r2, #3
 8000f00:	fa02 f303 	lsl.w	r3, r2, r3
 8000f04:	43db      	mvns	r3, r3
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	68da      	ldr	r2, [r3, #12]
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f32:	43db      	mvns	r3, r3
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	4013      	ands	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	091b      	lsrs	r3, r3, #4
 8000f40:	f003 0201 	and.w	r2, r3, #1
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	f003 0303 	and.w	r3, r3, #3
 8000f5e:	2b03      	cmp	r3, #3
 8000f60:	d118      	bne.n	8000f94 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f68:	2201      	movs	r2, #1
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	43db      	mvns	r3, r3
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	4013      	ands	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	08db      	lsrs	r3, r3, #3
 8000f7e:	f003 0201 	and.w	r2, r3, #1
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	fa02 f303 	lsl.w	r3, r2, r3
 8000f88:	693a      	ldr	r2, [r7, #16]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	2203      	movs	r2, #3
 8000fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa4:	43db      	mvns	r3, r3
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	4013      	ands	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	689a      	ldr	r2, [r3, #8]
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	693a      	ldr	r2, [r7, #16]
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d003      	beq.n	8000fd4 <HAL_GPIO_Init+0x128>
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	2b12      	cmp	r3, #18
 8000fd2:	d123      	bne.n	800101c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	08da      	lsrs	r2, r3, #3
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3208      	adds	r2, #8
 8000fdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	f003 0307 	and.w	r3, r3, #7
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	220f      	movs	r2, #15
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	691a      	ldr	r2, [r3, #16]
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	f003 0307 	and.w	r3, r3, #7
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	693a      	ldr	r2, [r7, #16]
 800100a:	4313      	orrs	r3, r2
 800100c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	08da      	lsrs	r2, r3, #3
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	3208      	adds	r2, #8
 8001016:	6939      	ldr	r1, [r7, #16]
 8001018:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	2203      	movs	r2, #3
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	43db      	mvns	r3, r3
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	4013      	ands	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f003 0203 	and.w	r2, r3, #3
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	4313      	orrs	r3, r2
 8001048:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001058:	2b00      	cmp	r3, #0
 800105a:	f000 80ac 	beq.w	80011b6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800105e:	4b5f      	ldr	r3, [pc, #380]	; (80011dc <HAL_GPIO_Init+0x330>)
 8001060:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001062:	4a5e      	ldr	r2, [pc, #376]	; (80011dc <HAL_GPIO_Init+0x330>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	6613      	str	r3, [r2, #96]	; 0x60
 800106a:	4b5c      	ldr	r3, [pc, #368]	; (80011dc <HAL_GPIO_Init+0x330>)
 800106c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	60bb      	str	r3, [r7, #8]
 8001074:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001076:	4a5a      	ldr	r2, [pc, #360]	; (80011e0 <HAL_GPIO_Init+0x334>)
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	089b      	lsrs	r3, r3, #2
 800107c:	3302      	adds	r3, #2
 800107e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001082:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	f003 0303 	and.w	r3, r3, #3
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	220f      	movs	r2, #15
 800108e:	fa02 f303 	lsl.w	r3, r2, r3
 8001092:	43db      	mvns	r3, r3
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	4013      	ands	r3, r2
 8001098:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80010a0:	d025      	beq.n	80010ee <HAL_GPIO_Init+0x242>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a4f      	ldr	r2, [pc, #316]	; (80011e4 <HAL_GPIO_Init+0x338>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d01f      	beq.n	80010ea <HAL_GPIO_Init+0x23e>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4a4e      	ldr	r2, [pc, #312]	; (80011e8 <HAL_GPIO_Init+0x33c>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d019      	beq.n	80010e6 <HAL_GPIO_Init+0x23a>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a4d      	ldr	r2, [pc, #308]	; (80011ec <HAL_GPIO_Init+0x340>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d013      	beq.n	80010e2 <HAL_GPIO_Init+0x236>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a4c      	ldr	r2, [pc, #304]	; (80011f0 <HAL_GPIO_Init+0x344>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d00d      	beq.n	80010de <HAL_GPIO_Init+0x232>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a4b      	ldr	r2, [pc, #300]	; (80011f4 <HAL_GPIO_Init+0x348>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d007      	beq.n	80010da <HAL_GPIO_Init+0x22e>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a4a      	ldr	r2, [pc, #296]	; (80011f8 <HAL_GPIO_Init+0x34c>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d101      	bne.n	80010d6 <HAL_GPIO_Init+0x22a>
 80010d2:	2306      	movs	r3, #6
 80010d4:	e00c      	b.n	80010f0 <HAL_GPIO_Init+0x244>
 80010d6:	2307      	movs	r3, #7
 80010d8:	e00a      	b.n	80010f0 <HAL_GPIO_Init+0x244>
 80010da:	2305      	movs	r3, #5
 80010dc:	e008      	b.n	80010f0 <HAL_GPIO_Init+0x244>
 80010de:	2304      	movs	r3, #4
 80010e0:	e006      	b.n	80010f0 <HAL_GPIO_Init+0x244>
 80010e2:	2303      	movs	r3, #3
 80010e4:	e004      	b.n	80010f0 <HAL_GPIO_Init+0x244>
 80010e6:	2302      	movs	r3, #2
 80010e8:	e002      	b.n	80010f0 <HAL_GPIO_Init+0x244>
 80010ea:	2301      	movs	r3, #1
 80010ec:	e000      	b.n	80010f0 <HAL_GPIO_Init+0x244>
 80010ee:	2300      	movs	r3, #0
 80010f0:	697a      	ldr	r2, [r7, #20]
 80010f2:	f002 0203 	and.w	r2, r2, #3
 80010f6:	0092      	lsls	r2, r2, #2
 80010f8:	4093      	lsls	r3, r2
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001100:	4937      	ldr	r1, [pc, #220]	; (80011e0 <HAL_GPIO_Init+0x334>)
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	089b      	lsrs	r3, r3, #2
 8001106:	3302      	adds	r3, #2
 8001108:	693a      	ldr	r2, [r7, #16]
 800110a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800110e:	4b3b      	ldr	r3, [pc, #236]	; (80011fc <HAL_GPIO_Init+0x350>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	43db      	mvns	r3, r3
 8001118:	693a      	ldr	r2, [r7, #16]
 800111a:	4013      	ands	r3, r2
 800111c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d003      	beq.n	8001132 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	4313      	orrs	r3, r2
 8001130:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001132:	4a32      	ldr	r2, [pc, #200]	; (80011fc <HAL_GPIO_Init+0x350>)
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001138:	4b30      	ldr	r3, [pc, #192]	; (80011fc <HAL_GPIO_Init+0x350>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	43db      	mvns	r3, r3
 8001142:	693a      	ldr	r2, [r7, #16]
 8001144:	4013      	ands	r3, r2
 8001146:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d003      	beq.n	800115c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001154:	693a      	ldr	r2, [r7, #16]
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	4313      	orrs	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800115c:	4a27      	ldr	r2, [pc, #156]	; (80011fc <HAL_GPIO_Init+0x350>)
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001162:	4b26      	ldr	r3, [pc, #152]	; (80011fc <HAL_GPIO_Init+0x350>)
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	43db      	mvns	r3, r3
 800116c:	693a      	ldr	r2, [r7, #16]
 800116e:	4013      	ands	r3, r2
 8001170:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	4313      	orrs	r3, r2
 8001184:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001186:	4a1d      	ldr	r2, [pc, #116]	; (80011fc <HAL_GPIO_Init+0x350>)
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800118c:	4b1b      	ldr	r3, [pc, #108]	; (80011fc <HAL_GPIO_Init+0x350>)
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	43db      	mvns	r3, r3
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	4013      	ands	r3, r2
 800119a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d003      	beq.n	80011b0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80011a8:	693a      	ldr	r2, [r7, #16]
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80011b0:	4a12      	ldr	r2, [pc, #72]	; (80011fc <HAL_GPIO_Init+0x350>)
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	3301      	adds	r3, #1
 80011ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	fa22 f303 	lsr.w	r3, r2, r3
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	f47f ae78 	bne.w	8000ebc <HAL_GPIO_Init+0x10>
  }
}
 80011cc:	bf00      	nop
 80011ce:	bf00      	nop
 80011d0:	371c      	adds	r7, #28
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	40021000 	.word	0x40021000
 80011e0:	40010000 	.word	0x40010000
 80011e4:	48000400 	.word	0x48000400
 80011e8:	48000800 	.word	0x48000800
 80011ec:	48000c00 	.word	0x48000c00
 80011f0:	48001000 	.word	0x48001000
 80011f4:	48001400 	.word	0x48001400
 80011f8:	48001800 	.word	0x48001800
 80011fc:	40010400 	.word	0x40010400

08001200 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	807b      	strh	r3, [r7, #2]
 800120c:	4613      	mov	r3, r2
 800120e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001210:	787b      	ldrb	r3, [r7, #1]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d003      	beq.n	800121e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001216:	887a      	ldrh	r2, [r7, #2]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800121c:	e002      	b.n	8001224 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800121e:	887a      	ldrh	r2, [r7, #2]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d101      	bne.n	8001242 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e081      	b.n	8001346 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001248:	b2db      	uxtb	r3, r3
 800124a:	2b00      	cmp	r3, #0
 800124c:	d106      	bne.n	800125c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2200      	movs	r2, #0
 8001252:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f7ff fb16 	bl	8000888 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2224      	movs	r2, #36	; 0x24
 8001260:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f022 0201 	bic.w	r2, r2, #1
 8001272:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	685a      	ldr	r2, [r3, #4]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001280:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	689a      	ldr	r2, [r3, #8]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001290:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	68db      	ldr	r3, [r3, #12]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d107      	bne.n	80012aa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	689a      	ldr	r2, [r3, #8]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	e006      	b.n	80012b8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	689a      	ldr	r2, [r3, #8]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80012b6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d104      	bne.n	80012ca <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012c8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	687a      	ldr	r2, [r7, #4]
 80012d2:	6812      	ldr	r2, [r2, #0]
 80012d4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012dc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	68da      	ldr	r2, [r3, #12]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80012ec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	691a      	ldr	r2, [r3, #16]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	695b      	ldr	r3, [r3, #20]
 80012f6:	ea42 0103 	orr.w	r1, r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	699b      	ldr	r3, [r3, #24]
 80012fe:	021a      	lsls	r2, r3, #8
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	430a      	orrs	r2, r1
 8001306:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	69d9      	ldr	r1, [r3, #28]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6a1a      	ldr	r2, [r3, #32]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	430a      	orrs	r2, r1
 8001316:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f042 0201 	orr.w	r2, r2, #1
 8001326:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2220      	movs	r2, #32
 8001332:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2200      	movs	r2, #0
 800133a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2200      	movs	r2, #0
 8001340:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
	...

08001350 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b088      	sub	sp, #32
 8001354:	af02      	add	r7, sp, #8
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	607a      	str	r2, [r7, #4]
 800135a:	461a      	mov	r2, r3
 800135c:	460b      	mov	r3, r1
 800135e:	817b      	strh	r3, [r7, #10]
 8001360:	4613      	mov	r3, r2
 8001362:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800136a:	b2db      	uxtb	r3, r3
 800136c:	2b20      	cmp	r3, #32
 800136e:	f040 80da 	bne.w	8001526 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001378:	2b01      	cmp	r3, #1
 800137a:	d101      	bne.n	8001380 <HAL_I2C_Master_Transmit+0x30>
 800137c:	2302      	movs	r3, #2
 800137e:	e0d3      	b.n	8001528 <HAL_I2C_Master_Transmit+0x1d8>
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	2201      	movs	r2, #1
 8001384:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001388:	f7ff fc9e 	bl	8000cc8 <HAL_GetTick>
 800138c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	9300      	str	r3, [sp, #0]
 8001392:	2319      	movs	r3, #25
 8001394:	2201      	movs	r2, #1
 8001396:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800139a:	68f8      	ldr	r0, [r7, #12]
 800139c:	f000 f8f0 	bl	8001580 <I2C_WaitOnFlagUntilTimeout>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e0be      	b.n	8001528 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	2221      	movs	r2, #33	; 0x21
 80013ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	2210      	movs	r2, #16
 80013b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	2200      	movs	r2, #0
 80013be:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	893a      	ldrh	r2, [r7, #8]
 80013ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2200      	movs	r2, #0
 80013d0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	2bff      	cmp	r3, #255	; 0xff
 80013da:	d90e      	bls.n	80013fa <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	22ff      	movs	r2, #255	; 0xff
 80013e0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013e6:	b2da      	uxtb	r2, r3
 80013e8:	8979      	ldrh	r1, [r7, #10]
 80013ea:	4b51      	ldr	r3, [pc, #324]	; (8001530 <HAL_I2C_Master_Transmit+0x1e0>)
 80013ec:	9300      	str	r3, [sp, #0]
 80013ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80013f2:	68f8      	ldr	r0, [r7, #12]
 80013f4:	f000 f9e6 	bl	80017c4 <I2C_TransferConfig>
 80013f8:	e06c      	b.n	80014d4 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013fe:	b29a      	uxth	r2, r3
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001408:	b2da      	uxtb	r2, r3
 800140a:	8979      	ldrh	r1, [r7, #10]
 800140c:	4b48      	ldr	r3, [pc, #288]	; (8001530 <HAL_I2C_Master_Transmit+0x1e0>)
 800140e:	9300      	str	r3, [sp, #0]
 8001410:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001414:	68f8      	ldr	r0, [r7, #12]
 8001416:	f000 f9d5 	bl	80017c4 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800141a:	e05b      	b.n	80014d4 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800141c:	697a      	ldr	r2, [r7, #20]
 800141e:	6a39      	ldr	r1, [r7, #32]
 8001420:	68f8      	ldr	r0, [r7, #12]
 8001422:	f000 f8ed 	bl	8001600 <I2C_WaitOnTXISFlagUntilTimeout>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800142c:	2301      	movs	r3, #1
 800142e:	e07b      	b.n	8001528 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001434:	781a      	ldrb	r2, [r3, #0]
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001440:	1c5a      	adds	r2, r3, #1
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800144a:	b29b      	uxth	r3, r3
 800144c:	3b01      	subs	r3, #1
 800144e:	b29a      	uxth	r2, r3
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001458:	3b01      	subs	r3, #1
 800145a:	b29a      	uxth	r2, r3
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001464:	b29b      	uxth	r3, r3
 8001466:	2b00      	cmp	r3, #0
 8001468:	d034      	beq.n	80014d4 <HAL_I2C_Master_Transmit+0x184>
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800146e:	2b00      	cmp	r3, #0
 8001470:	d130      	bne.n	80014d4 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	6a3b      	ldr	r3, [r7, #32]
 8001478:	2200      	movs	r2, #0
 800147a:	2180      	movs	r1, #128	; 0x80
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	f000 f87f 	bl	8001580 <I2C_WaitOnFlagUntilTimeout>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e04d      	b.n	8001528 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001490:	b29b      	uxth	r3, r3
 8001492:	2bff      	cmp	r3, #255	; 0xff
 8001494:	d90e      	bls.n	80014b4 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	22ff      	movs	r2, #255	; 0xff
 800149a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014a0:	b2da      	uxtb	r2, r3
 80014a2:	8979      	ldrh	r1, [r7, #10]
 80014a4:	2300      	movs	r3, #0
 80014a6:	9300      	str	r3, [sp, #0]
 80014a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80014ac:	68f8      	ldr	r0, [r7, #12]
 80014ae:	f000 f989 	bl	80017c4 <I2C_TransferConfig>
 80014b2:	e00f      	b.n	80014d4 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014c2:	b2da      	uxtb	r2, r3
 80014c4:	8979      	ldrh	r1, [r7, #10]
 80014c6:	2300      	movs	r3, #0
 80014c8:	9300      	str	r3, [sp, #0]
 80014ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80014ce:	68f8      	ldr	r0, [r7, #12]
 80014d0:	f000 f978 	bl	80017c4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014d8:	b29b      	uxth	r3, r3
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d19e      	bne.n	800141c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014de:	697a      	ldr	r2, [r7, #20]
 80014e0:	6a39      	ldr	r1, [r7, #32]
 80014e2:	68f8      	ldr	r0, [r7, #12]
 80014e4:	f000 f8cc 	bl	8001680 <I2C_WaitOnSTOPFlagUntilTimeout>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e01a      	b.n	8001528 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2220      	movs	r2, #32
 80014f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	6859      	ldr	r1, [r3, #4]
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	4b0b      	ldr	r3, [pc, #44]	; (8001534 <HAL_I2C_Master_Transmit+0x1e4>)
 8001506:	400b      	ands	r3, r1
 8001508:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	2220      	movs	r2, #32
 800150e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	2200      	movs	r2, #0
 8001516:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	2200      	movs	r2, #0
 800151e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001522:	2300      	movs	r3, #0
 8001524:	e000      	b.n	8001528 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8001526:	2302      	movs	r3, #2
  }
}
 8001528:	4618      	mov	r0, r3
 800152a:	3718      	adds	r7, #24
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	80002000 	.word	0x80002000
 8001534:	fe00e800 	.word	0xfe00e800

08001538 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	699b      	ldr	r3, [r3, #24]
 8001546:	f003 0302 	and.w	r3, r3, #2
 800154a:	2b02      	cmp	r3, #2
 800154c:	d103      	bne.n	8001556 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2200      	movs	r2, #0
 8001554:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	699b      	ldr	r3, [r3, #24]
 800155c:	f003 0301 	and.w	r3, r3, #1
 8001560:	2b01      	cmp	r3, #1
 8001562:	d007      	beq.n	8001574 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	699a      	ldr	r2, [r3, #24]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f042 0201 	orr.w	r2, r2, #1
 8001572:	619a      	str	r2, [r3, #24]
  }
}
 8001574:	bf00      	nop
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr

08001580 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	60f8      	str	r0, [r7, #12]
 8001588:	60b9      	str	r1, [r7, #8]
 800158a:	603b      	str	r3, [r7, #0]
 800158c:	4613      	mov	r3, r2
 800158e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001590:	e022      	b.n	80015d8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001598:	d01e      	beq.n	80015d8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800159a:	f7ff fb95 	bl	8000cc8 <HAL_GetTick>
 800159e:	4602      	mov	r2, r0
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	683a      	ldr	r2, [r7, #0]
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d302      	bcc.n	80015b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d113      	bne.n	80015d8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b4:	f043 0220 	orr.w	r2, r3, #32
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	2220      	movs	r2, #32
 80015c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	2200      	movs	r2, #0
 80015c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2200      	movs	r2, #0
 80015d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80015d4:	2301      	movs	r3, #1
 80015d6:	e00f      	b.n	80015f8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	699a      	ldr	r2, [r3, #24]
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	4013      	ands	r3, r2
 80015e2:	68ba      	ldr	r2, [r7, #8]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	bf0c      	ite	eq
 80015e8:	2301      	moveq	r3, #1
 80015ea:	2300      	movne	r3, #0
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	461a      	mov	r2, r3
 80015f0:	79fb      	ldrb	r3, [r7, #7]
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d0cd      	beq.n	8001592 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80015f6:	2300      	movs	r3, #0
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}

08001600 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800160c:	e02c      	b.n	8001668 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	68b9      	ldr	r1, [r7, #8]
 8001612:	68f8      	ldr	r0, [r7, #12]
 8001614:	f000 f870 	bl	80016f8 <I2C_IsAcknowledgeFailed>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e02a      	b.n	8001678 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001628:	d01e      	beq.n	8001668 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800162a:	f7ff fb4d 	bl	8000cc8 <HAL_GetTick>
 800162e:	4602      	mov	r2, r0
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	68ba      	ldr	r2, [r7, #8]
 8001636:	429a      	cmp	r2, r3
 8001638:	d302      	bcc.n	8001640 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d113      	bne.n	8001668 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001644:	f043 0220 	orr.w	r2, r3, #32
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	2220      	movs	r2, #32
 8001650:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	2200      	movs	r2, #0
 8001658:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2200      	movs	r2, #0
 8001660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e007      	b.n	8001678 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	699b      	ldr	r3, [r3, #24]
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	2b02      	cmp	r3, #2
 8001674:	d1cb      	bne.n	800160e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001676:	2300      	movs	r3, #0
}
 8001678:	4618      	mov	r0, r3
 800167a:	3710      	adds	r7, #16
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800168c:	e028      	b.n	80016e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	68b9      	ldr	r1, [r7, #8]
 8001692:	68f8      	ldr	r0, [r7, #12]
 8001694:	f000 f830 	bl	80016f8 <I2C_IsAcknowledgeFailed>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e026      	b.n	80016f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016a2:	f7ff fb11 	bl	8000cc8 <HAL_GetTick>
 80016a6:	4602      	mov	r2, r0
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	68ba      	ldr	r2, [r7, #8]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d302      	bcc.n	80016b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d113      	bne.n	80016e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016bc:	f043 0220 	orr.w	r2, r3, #32
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	2220      	movs	r2, #32
 80016c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2200      	movs	r2, #0
 80016d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	2200      	movs	r2, #0
 80016d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e007      	b.n	80016f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	f003 0320 	and.w	r3, r3, #32
 80016ea:	2b20      	cmp	r3, #32
 80016ec:	d1cf      	bne.n	800168e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80016ee:	2300      	movs	r3, #0
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3710      	adds	r7, #16
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	60b9      	str	r1, [r7, #8]
 8001702:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	699b      	ldr	r3, [r3, #24]
 800170a:	f003 0310 	and.w	r3, r3, #16
 800170e:	2b10      	cmp	r3, #16
 8001710:	d151      	bne.n	80017b6 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001712:	e022      	b.n	800175a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800171a:	d01e      	beq.n	800175a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800171c:	f7ff fad4 	bl	8000cc8 <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	68ba      	ldr	r2, [r7, #8]
 8001728:	429a      	cmp	r2, r3
 800172a:	d302      	bcc.n	8001732 <I2C_IsAcknowledgeFailed+0x3a>
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d113      	bne.n	800175a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001736:	f043 0220 	orr.w	r2, r3, #32
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	2220      	movs	r2, #32
 8001742:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	2200      	movs	r2, #0
 800174a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	2200      	movs	r2, #0
 8001752:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e02e      	b.n	80017b8 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	699b      	ldr	r3, [r3, #24]
 8001760:	f003 0320 	and.w	r3, r3, #32
 8001764:	2b20      	cmp	r3, #32
 8001766:	d1d5      	bne.n	8001714 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2210      	movs	r2, #16
 800176e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2220      	movs	r2, #32
 8001776:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001778:	68f8      	ldr	r0, [r7, #12]
 800177a:	f7ff fedd 	bl	8001538 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	6859      	ldr	r1, [r3, #4]
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	4b0d      	ldr	r3, [pc, #52]	; (80017c0 <I2C_IsAcknowledgeFailed+0xc8>)
 800178a:	400b      	ands	r3, r1
 800178c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001792:	f043 0204 	orr.w	r2, r3, #4
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2220      	movs	r2, #32
 800179e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2200      	movs	r2, #0
 80017a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	2200      	movs	r2, #0
 80017ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e000      	b.n	80017b8 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80017b6:	2300      	movs	r3, #0
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3710      	adds	r7, #16
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	fe00e800 	.word	0xfe00e800

080017c4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	607b      	str	r3, [r7, #4]
 80017ce:	460b      	mov	r3, r1
 80017d0:	817b      	strh	r3, [r7, #10]
 80017d2:	4613      	mov	r3, r2
 80017d4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	685a      	ldr	r2, [r3, #4]
 80017dc:	69bb      	ldr	r3, [r7, #24]
 80017de:	0d5b      	lsrs	r3, r3, #21
 80017e0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80017e4:	4b0d      	ldr	r3, [pc, #52]	; (800181c <I2C_TransferConfig+0x58>)
 80017e6:	430b      	orrs	r3, r1
 80017e8:	43db      	mvns	r3, r3
 80017ea:	ea02 0103 	and.w	r1, r2, r3
 80017ee:	897b      	ldrh	r3, [r7, #10]
 80017f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80017f4:	7a7b      	ldrb	r3, [r7, #9]
 80017f6:	041b      	lsls	r3, r3, #16
 80017f8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80017fc:	431a      	orrs	r2, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	431a      	orrs	r2, r3
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	431a      	orrs	r2, r3
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	430a      	orrs	r2, r1
 800180c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800180e:	bf00      	nop
 8001810:	3714      	adds	r7, #20
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	03ff63ff 	.word	0x03ff63ff

08001820 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001830:	b2db      	uxtb	r3, r3
 8001832:	2b20      	cmp	r3, #32
 8001834:	d138      	bne.n	80018a8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800183c:	2b01      	cmp	r3, #1
 800183e:	d101      	bne.n	8001844 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001840:	2302      	movs	r3, #2
 8001842:	e032      	b.n	80018aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2201      	movs	r2, #1
 8001848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2224      	movs	r2, #36	; 0x24
 8001850:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f022 0201 	bic.w	r2, r2, #1
 8001862:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001872:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	6819      	ldr	r1, [r3, #0]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	683a      	ldr	r2, [r7, #0]
 8001880:	430a      	orrs	r2, r1
 8001882:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f042 0201 	orr.w	r2, r2, #1
 8001892:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2220      	movs	r2, #32
 8001898:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2200      	movs	r2, #0
 80018a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80018a4:	2300      	movs	r3, #0
 80018a6:	e000      	b.n	80018aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80018a8:	2302      	movs	r3, #2
  }
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80018b6:	b480      	push	{r7}
 80018b8:	b085      	sub	sp, #20
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
 80018be:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	2b20      	cmp	r3, #32
 80018ca:	d139      	bne.n	8001940 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d101      	bne.n	80018da <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80018d6:	2302      	movs	r3, #2
 80018d8:	e033      	b.n	8001942 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2201      	movs	r2, #1
 80018de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2224      	movs	r2, #36	; 0x24
 80018e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f022 0201 	bic.w	r2, r2, #1
 80018f8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001908:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	021b      	lsls	r3, r3, #8
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	4313      	orrs	r3, r2
 8001912:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	68fa      	ldr	r2, [r7, #12]
 800191a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f042 0201 	orr.w	r2, r2, #1
 800192a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2220      	movs	r2, #32
 8001930:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2200      	movs	r2, #0
 8001938:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800193c:	2300      	movs	r3, #0
 800193e:	e000      	b.n	8001942 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001940:	2302      	movs	r3, #2
  }
}
 8001942:	4618      	mov	r0, r3
 8001944:	3714      	adds	r7, #20
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
	...

08001950 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001954:	4b04      	ldr	r3, [pc, #16]	; (8001968 <HAL_PWREx_GetVoltageRange+0x18>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800195c:	4618      	mov	r0, r3
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	40007000 	.word	0x40007000

0800196c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800197a:	d130      	bne.n	80019de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800197c:	4b23      	ldr	r3, [pc, #140]	; (8001a0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001984:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001988:	d038      	beq.n	80019fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800198a:	4b20      	ldr	r3, [pc, #128]	; (8001a0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001992:	4a1e      	ldr	r2, [pc, #120]	; (8001a0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001994:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001998:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800199a:	4b1d      	ldr	r3, [pc, #116]	; (8001a10 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	2232      	movs	r2, #50	; 0x32
 80019a0:	fb02 f303 	mul.w	r3, r2, r3
 80019a4:	4a1b      	ldr	r2, [pc, #108]	; (8001a14 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80019a6:	fba2 2303 	umull	r2, r3, r2, r3
 80019aa:	0c9b      	lsrs	r3, r3, #18
 80019ac:	3301      	adds	r3, #1
 80019ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019b0:	e002      	b.n	80019b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	3b01      	subs	r3, #1
 80019b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019b8:	4b14      	ldr	r3, [pc, #80]	; (8001a0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019ba:	695b      	ldr	r3, [r3, #20]
 80019bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019c4:	d102      	bne.n	80019cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d1f2      	bne.n	80019b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80019cc:	4b0f      	ldr	r3, [pc, #60]	; (8001a0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019ce:	695b      	ldr	r3, [r3, #20]
 80019d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019d8:	d110      	bne.n	80019fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e00f      	b.n	80019fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80019de:	4b0b      	ldr	r3, [pc, #44]	; (8001a0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019ea:	d007      	beq.n	80019fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80019ec:	4b07      	ldr	r3, [pc, #28]	; (8001a0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019f4:	4a05      	ldr	r2, [pc, #20]	; (8001a0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3714      	adds	r7, #20
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	40007000 	.word	0x40007000
 8001a10:	20000000 	.word	0x20000000
 8001a14:	431bde83 	.word	0x431bde83

08001a18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b088      	sub	sp, #32
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d101      	bne.n	8001a2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e3d4      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a2a:	4ba1      	ldr	r3, [pc, #644]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	f003 030c 	and.w	r3, r3, #12
 8001a32:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a34:	4b9e      	ldr	r3, [pc, #632]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	f003 0303 	and.w	r3, r3, #3
 8001a3c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0310 	and.w	r3, r3, #16
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	f000 80e4 	beq.w	8001c14 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d007      	beq.n	8001a62 <HAL_RCC_OscConfig+0x4a>
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	2b0c      	cmp	r3, #12
 8001a56:	f040 808b 	bne.w	8001b70 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	f040 8087 	bne.w	8001b70 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a62:	4b93      	ldr	r3, [pc, #588]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d005      	beq.n	8001a7a <HAL_RCC_OscConfig+0x62>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	699b      	ldr	r3, [r3, #24]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d101      	bne.n	8001a7a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e3ac      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6a1a      	ldr	r2, [r3, #32]
 8001a7e:	4b8c      	ldr	r3, [pc, #560]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 0308 	and.w	r3, r3, #8
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d004      	beq.n	8001a94 <HAL_RCC_OscConfig+0x7c>
 8001a8a:	4b89      	ldr	r3, [pc, #548]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a92:	e005      	b.n	8001aa0 <HAL_RCC_OscConfig+0x88>
 8001a94:	4b86      	ldr	r3, [pc, #536]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001a96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a9a:	091b      	lsrs	r3, r3, #4
 8001a9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d223      	bcs.n	8001aec <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6a1b      	ldr	r3, [r3, #32]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f000 fd41 	bl	8002530 <RCC_SetFlashLatencyFromMSIRange>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e38d      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ab8:	4b7d      	ldr	r3, [pc, #500]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a7c      	ldr	r2, [pc, #496]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001abe:	f043 0308 	orr.w	r3, r3, #8
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	4b7a      	ldr	r3, [pc, #488]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	4977      	ldr	r1, [pc, #476]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ad6:	4b76      	ldr	r3, [pc, #472]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	021b      	lsls	r3, r3, #8
 8001ae4:	4972      	ldr	r1, [pc, #456]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	604b      	str	r3, [r1, #4]
 8001aea:	e025      	b.n	8001b38 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001aec:	4b70      	ldr	r3, [pc, #448]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a6f      	ldr	r2, [pc, #444]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001af2:	f043 0308 	orr.w	r3, r3, #8
 8001af6:	6013      	str	r3, [r2, #0]
 8001af8:	4b6d      	ldr	r3, [pc, #436]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6a1b      	ldr	r3, [r3, #32]
 8001b04:	496a      	ldr	r1, [pc, #424]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001b06:	4313      	orrs	r3, r2
 8001b08:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b0a:	4b69      	ldr	r3, [pc, #420]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	69db      	ldr	r3, [r3, #28]
 8001b16:	021b      	lsls	r3, r3, #8
 8001b18:	4965      	ldr	r1, [pc, #404]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d109      	bne.n	8001b38 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a1b      	ldr	r3, [r3, #32]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f000 fd01 	bl	8002530 <RCC_SetFlashLatencyFromMSIRange>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e34d      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b38:	f000 fc36 	bl	80023a8 <HAL_RCC_GetSysClockFreq>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	4b5c      	ldr	r3, [pc, #368]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	091b      	lsrs	r3, r3, #4
 8001b44:	f003 030f 	and.w	r3, r3, #15
 8001b48:	495a      	ldr	r1, [pc, #360]	; (8001cb4 <HAL_RCC_OscConfig+0x29c>)
 8001b4a:	5ccb      	ldrb	r3, [r1, r3]
 8001b4c:	f003 031f 	and.w	r3, r3, #31
 8001b50:	fa22 f303 	lsr.w	r3, r2, r3
 8001b54:	4a58      	ldr	r2, [pc, #352]	; (8001cb8 <HAL_RCC_OscConfig+0x2a0>)
 8001b56:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001b58:	4b58      	ldr	r3, [pc, #352]	; (8001cbc <HAL_RCC_OscConfig+0x2a4>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff f863 	bl	8000c28 <HAL_InitTick>
 8001b62:	4603      	mov	r3, r0
 8001b64:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001b66:	7bfb      	ldrb	r3, [r7, #15]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d052      	beq.n	8001c12 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001b6c:	7bfb      	ldrb	r3, [r7, #15]
 8001b6e:	e331      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d032      	beq.n	8001bde <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001b78:	4b4d      	ldr	r3, [pc, #308]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a4c      	ldr	r2, [pc, #304]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b84:	f7ff f8a0 	bl	8000cc8 <HAL_GetTick>
 8001b88:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b8a:	e008      	b.n	8001b9e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b8c:	f7ff f89c 	bl	8000cc8 <HAL_GetTick>
 8001b90:	4602      	mov	r2, r0
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d901      	bls.n	8001b9e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e31a      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b9e:	4b44      	ldr	r3, [pc, #272]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0302 	and.w	r3, r3, #2
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d0f0      	beq.n	8001b8c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001baa:	4b41      	ldr	r3, [pc, #260]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a40      	ldr	r2, [pc, #256]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001bb0:	f043 0308 	orr.w	r3, r3, #8
 8001bb4:	6013      	str	r3, [r2, #0]
 8001bb6:	4b3e      	ldr	r3, [pc, #248]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6a1b      	ldr	r3, [r3, #32]
 8001bc2:	493b      	ldr	r1, [pc, #236]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bc8:	4b39      	ldr	r3, [pc, #228]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	69db      	ldr	r3, [r3, #28]
 8001bd4:	021b      	lsls	r3, r3, #8
 8001bd6:	4936      	ldr	r1, [pc, #216]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	604b      	str	r3, [r1, #4]
 8001bdc:	e01a      	b.n	8001c14 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001bde:	4b34      	ldr	r3, [pc, #208]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a33      	ldr	r2, [pc, #204]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001be4:	f023 0301 	bic.w	r3, r3, #1
 8001be8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001bea:	f7ff f86d 	bl	8000cc8 <HAL_GetTick>
 8001bee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001bf0:	e008      	b.n	8001c04 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bf2:	f7ff f869 	bl	8000cc8 <HAL_GetTick>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d901      	bls.n	8001c04 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001c00:	2303      	movs	r3, #3
 8001c02:	e2e7      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c04:	4b2a      	ldr	r3, [pc, #168]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0302 	and.w	r3, r3, #2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d1f0      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x1da>
 8001c10:	e000      	b.n	8001c14 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c12:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0301 	and.w	r3, r3, #1
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d074      	beq.n	8001d0a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	2b08      	cmp	r3, #8
 8001c24:	d005      	beq.n	8001c32 <HAL_RCC_OscConfig+0x21a>
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	2b0c      	cmp	r3, #12
 8001c2a:	d10e      	bne.n	8001c4a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	2b03      	cmp	r3, #3
 8001c30:	d10b      	bne.n	8001c4a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c32:	4b1f      	ldr	r3, [pc, #124]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d064      	beq.n	8001d08 <HAL_RCC_OscConfig+0x2f0>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d160      	bne.n	8001d08 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e2c4      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c52:	d106      	bne.n	8001c62 <HAL_RCC_OscConfig+0x24a>
 8001c54:	4b16      	ldr	r3, [pc, #88]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a15      	ldr	r2, [pc, #84]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001c5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c5e:	6013      	str	r3, [r2, #0]
 8001c60:	e01d      	b.n	8001c9e <HAL_RCC_OscConfig+0x286>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c6a:	d10c      	bne.n	8001c86 <HAL_RCC_OscConfig+0x26e>
 8001c6c:	4b10      	ldr	r3, [pc, #64]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a0f      	ldr	r2, [pc, #60]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001c72:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c76:	6013      	str	r3, [r2, #0]
 8001c78:	4b0d      	ldr	r3, [pc, #52]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a0c      	ldr	r2, [pc, #48]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001c7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c82:	6013      	str	r3, [r2, #0]
 8001c84:	e00b      	b.n	8001c9e <HAL_RCC_OscConfig+0x286>
 8001c86:	4b0a      	ldr	r3, [pc, #40]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a09      	ldr	r2, [pc, #36]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001c8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c90:	6013      	str	r3, [r2, #0]
 8001c92:	4b07      	ldr	r3, [pc, #28]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a06      	ldr	r2, [pc, #24]	; (8001cb0 <HAL_RCC_OscConfig+0x298>)
 8001c98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c9c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d01c      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ca6:	f7ff f80f 	bl	8000cc8 <HAL_GetTick>
 8001caa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cac:	e011      	b.n	8001cd2 <HAL_RCC_OscConfig+0x2ba>
 8001cae:	bf00      	nop
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	08004220 	.word	0x08004220
 8001cb8:	20000000 	.word	0x20000000
 8001cbc:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cc0:	f7ff f802 	bl	8000cc8 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b64      	cmp	r3, #100	; 0x64
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e280      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cd2:	4baf      	ldr	r3, [pc, #700]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d0f0      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x2a8>
 8001cde:	e014      	b.n	8001d0a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce0:	f7fe fff2 	bl	8000cc8 <HAL_GetTick>
 8001ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ce8:	f7fe ffee 	bl	8000cc8 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b64      	cmp	r3, #100	; 0x64
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e26c      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001cfa:	4ba5      	ldr	r3, [pc, #660]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d1f0      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x2d0>
 8001d06:	e000      	b.n	8001d0a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d060      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	2b04      	cmp	r3, #4
 8001d1a:	d005      	beq.n	8001d28 <HAL_RCC_OscConfig+0x310>
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	2b0c      	cmp	r3, #12
 8001d20:	d119      	bne.n	8001d56 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d116      	bne.n	8001d56 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d28:	4b99      	ldr	r3, [pc, #612]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d005      	beq.n	8001d40 <HAL_RCC_OscConfig+0x328>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d101      	bne.n	8001d40 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e249      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d40:	4b93      	ldr	r3, [pc, #588]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	691b      	ldr	r3, [r3, #16]
 8001d4c:	061b      	lsls	r3, r3, #24
 8001d4e:	4990      	ldr	r1, [pc, #576]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001d50:	4313      	orrs	r3, r2
 8001d52:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d54:	e040      	b.n	8001dd8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d023      	beq.n	8001da6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d5e:	4b8c      	ldr	r3, [pc, #560]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a8b      	ldr	r2, [pc, #556]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001d64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d6a:	f7fe ffad 	bl	8000cc8 <HAL_GetTick>
 8001d6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d70:	e008      	b.n	8001d84 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d72:	f7fe ffa9 	bl	8000cc8 <HAL_GetTick>
 8001d76:	4602      	mov	r2, r0
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e227      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d84:	4b82      	ldr	r3, [pc, #520]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d0f0      	beq.n	8001d72 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d90:	4b7f      	ldr	r3, [pc, #508]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	061b      	lsls	r3, r3, #24
 8001d9e:	497c      	ldr	r1, [pc, #496]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001da0:	4313      	orrs	r3, r2
 8001da2:	604b      	str	r3, [r1, #4]
 8001da4:	e018      	b.n	8001dd8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001da6:	4b7a      	ldr	r3, [pc, #488]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a79      	ldr	r2, [pc, #484]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001dac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001db0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db2:	f7fe ff89 	bl	8000cc8 <HAL_GetTick>
 8001db6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001db8:	e008      	b.n	8001dcc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dba:	f7fe ff85 	bl	8000cc8 <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e203      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001dcc:	4b70      	ldr	r3, [pc, #448]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d1f0      	bne.n	8001dba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0308 	and.w	r3, r3, #8
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d03c      	beq.n	8001e5e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	695b      	ldr	r3, [r3, #20]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d01c      	beq.n	8001e26 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dec:	4b68      	ldr	r3, [pc, #416]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001dee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001df2:	4a67      	ldr	r2, [pc, #412]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001df4:	f043 0301 	orr.w	r3, r3, #1
 8001df8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dfc:	f7fe ff64 	bl	8000cc8 <HAL_GetTick>
 8001e00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e04:	f7fe ff60 	bl	8000cc8 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e1de      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e16:	4b5e      	ldr	r3, [pc, #376]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001e18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e1c:	f003 0302 	and.w	r3, r3, #2
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d0ef      	beq.n	8001e04 <HAL_RCC_OscConfig+0x3ec>
 8001e24:	e01b      	b.n	8001e5e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e26:	4b5a      	ldr	r3, [pc, #360]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001e28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e2c:	4a58      	ldr	r2, [pc, #352]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001e2e:	f023 0301 	bic.w	r3, r3, #1
 8001e32:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e36:	f7fe ff47 	bl	8000cc8 <HAL_GetTick>
 8001e3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e3c:	e008      	b.n	8001e50 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e3e:	f7fe ff43 	bl	8000cc8 <HAL_GetTick>
 8001e42:	4602      	mov	r2, r0
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d901      	bls.n	8001e50 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e1c1      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e50:	4b4f      	ldr	r3, [pc, #316]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001e52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d1ef      	bne.n	8001e3e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0304 	and.w	r3, r3, #4
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	f000 80a6 	beq.w	8001fb8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001e70:	4b47      	ldr	r3, [pc, #284]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001e72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d10d      	bne.n	8001e98 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e7c:	4b44      	ldr	r3, [pc, #272]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e80:	4a43      	ldr	r2, [pc, #268]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001e82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e86:	6593      	str	r3, [r2, #88]	; 0x58
 8001e88:	4b41      	ldr	r3, [pc, #260]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001e8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e94:	2301      	movs	r3, #1
 8001e96:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e98:	4b3e      	ldr	r3, [pc, #248]	; (8001f94 <HAL_RCC_OscConfig+0x57c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d118      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ea4:	4b3b      	ldr	r3, [pc, #236]	; (8001f94 <HAL_RCC_OscConfig+0x57c>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a3a      	ldr	r2, [pc, #232]	; (8001f94 <HAL_RCC_OscConfig+0x57c>)
 8001eaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001eb0:	f7fe ff0a 	bl	8000cc8 <HAL_GetTick>
 8001eb4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001eb8:	f7fe ff06 	bl	8000cc8 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e184      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001eca:	4b32      	ldr	r3, [pc, #200]	; (8001f94 <HAL_RCC_OscConfig+0x57c>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d0f0      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d108      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x4d8>
 8001ede:	4b2c      	ldr	r3, [pc, #176]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ee4:	4a2a      	ldr	r2, [pc, #168]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001ee6:	f043 0301 	orr.w	r3, r3, #1
 8001eea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001eee:	e024      	b.n	8001f3a <HAL_RCC_OscConfig+0x522>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	2b05      	cmp	r3, #5
 8001ef6:	d110      	bne.n	8001f1a <HAL_RCC_OscConfig+0x502>
 8001ef8:	4b25      	ldr	r3, [pc, #148]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001efe:	4a24      	ldr	r2, [pc, #144]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001f00:	f043 0304 	orr.w	r3, r3, #4
 8001f04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f08:	4b21      	ldr	r3, [pc, #132]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f0e:	4a20      	ldr	r2, [pc, #128]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001f10:	f043 0301 	orr.w	r3, r3, #1
 8001f14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f18:	e00f      	b.n	8001f3a <HAL_RCC_OscConfig+0x522>
 8001f1a:	4b1d      	ldr	r3, [pc, #116]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001f1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f20:	4a1b      	ldr	r2, [pc, #108]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001f22:	f023 0301 	bic.w	r3, r3, #1
 8001f26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f2a:	4b19      	ldr	r3, [pc, #100]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f30:	4a17      	ldr	r2, [pc, #92]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001f32:	f023 0304 	bic.w	r3, r3, #4
 8001f36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d016      	beq.n	8001f70 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f42:	f7fe fec1 	bl	8000cc8 <HAL_GetTick>
 8001f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f48:	e00a      	b.n	8001f60 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f4a:	f7fe febd 	bl	8000cc8 <HAL_GetTick>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d901      	bls.n	8001f60 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	e139      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f60:	4b0b      	ldr	r3, [pc, #44]	; (8001f90 <HAL_RCC_OscConfig+0x578>)
 8001f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f66:	f003 0302 	and.w	r3, r3, #2
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d0ed      	beq.n	8001f4a <HAL_RCC_OscConfig+0x532>
 8001f6e:	e01a      	b.n	8001fa6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f70:	f7fe feaa 	bl	8000cc8 <HAL_GetTick>
 8001f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f76:	e00f      	b.n	8001f98 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f78:	f7fe fea6 	bl	8000cc8 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d906      	bls.n	8001f98 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e122      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
 8001f8e:	bf00      	nop
 8001f90:	40021000 	.word	0x40021000
 8001f94:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f98:	4b90      	ldr	r3, [pc, #576]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8001f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f9e:	f003 0302 	and.w	r3, r3, #2
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d1e8      	bne.n	8001f78 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001fa6:	7ffb      	ldrb	r3, [r7, #31]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d105      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fac:	4b8b      	ldr	r3, [pc, #556]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8001fae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb0:	4a8a      	ldr	r2, [pc, #552]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8001fb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fb6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	f000 8108 	beq.w	80021d2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	f040 80d0 	bne.w	800216c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001fcc:	4b83      	ldr	r3, [pc, #524]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	f003 0203 	and.w	r2, r3, #3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d130      	bne.n	8002042 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	3b01      	subs	r3, #1
 8001fec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d127      	bne.n	8002042 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ffc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d11f      	bne.n	8002042 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800200c:	2a07      	cmp	r2, #7
 800200e:	bf14      	ite	ne
 8002010:	2201      	movne	r2, #1
 8002012:	2200      	moveq	r2, #0
 8002014:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002016:	4293      	cmp	r3, r2
 8002018:	d113      	bne.n	8002042 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002024:	085b      	lsrs	r3, r3, #1
 8002026:	3b01      	subs	r3, #1
 8002028:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800202a:	429a      	cmp	r2, r3
 800202c:	d109      	bne.n	8002042 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002038:	085b      	lsrs	r3, r3, #1
 800203a:	3b01      	subs	r3, #1
 800203c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800203e:	429a      	cmp	r2, r3
 8002040:	d06e      	beq.n	8002120 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002042:	69bb      	ldr	r3, [r7, #24]
 8002044:	2b0c      	cmp	r3, #12
 8002046:	d069      	beq.n	800211c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002048:	4b64      	ldr	r3, [pc, #400]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d105      	bne.n	8002060 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002054:	4b61      	ldr	r3, [pc, #388]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e0b7      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002064:	4b5d      	ldr	r3, [pc, #372]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a5c      	ldr	r2, [pc, #368]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 800206a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800206e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002070:	f7fe fe2a 	bl	8000cc8 <HAL_GetTick>
 8002074:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002076:	e008      	b.n	800208a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002078:	f7fe fe26 	bl	8000cc8 <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d901      	bls.n	800208a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e0a4      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800208a:	4b54      	ldr	r3, [pc, #336]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d1f0      	bne.n	8002078 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002096:	4b51      	ldr	r3, [pc, #324]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8002098:	68da      	ldr	r2, [r3, #12]
 800209a:	4b51      	ldr	r3, [pc, #324]	; (80021e0 <HAL_RCC_OscConfig+0x7c8>)
 800209c:	4013      	ands	r3, r2
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80020a6:	3a01      	subs	r2, #1
 80020a8:	0112      	lsls	r2, r2, #4
 80020aa:	4311      	orrs	r1, r2
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80020b0:	0212      	lsls	r2, r2, #8
 80020b2:	4311      	orrs	r1, r2
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80020b8:	0852      	lsrs	r2, r2, #1
 80020ba:	3a01      	subs	r2, #1
 80020bc:	0552      	lsls	r2, r2, #21
 80020be:	4311      	orrs	r1, r2
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80020c4:	0852      	lsrs	r2, r2, #1
 80020c6:	3a01      	subs	r2, #1
 80020c8:	0652      	lsls	r2, r2, #25
 80020ca:	4311      	orrs	r1, r2
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80020d0:	0912      	lsrs	r2, r2, #4
 80020d2:	0452      	lsls	r2, r2, #17
 80020d4:	430a      	orrs	r2, r1
 80020d6:	4941      	ldr	r1, [pc, #260]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80020dc:	4b3f      	ldr	r3, [pc, #252]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a3e      	ldr	r2, [pc, #248]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 80020e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020e6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80020e8:	4b3c      	ldr	r3, [pc, #240]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	4a3b      	ldr	r2, [pc, #236]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 80020ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020f2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80020f4:	f7fe fde8 	bl	8000cc8 <HAL_GetTick>
 80020f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020fa:	e008      	b.n	800210e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020fc:	f7fe fde4 	bl	8000cc8 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b02      	cmp	r3, #2
 8002108:	d901      	bls.n	800210e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e062      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800210e:	4b33      	ldr	r3, [pc, #204]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d0f0      	beq.n	80020fc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800211a:	e05a      	b.n	80021d2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	e059      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002120:	4b2e      	ldr	r3, [pc, #184]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002128:	2b00      	cmp	r3, #0
 800212a:	d152      	bne.n	80021d2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800212c:	4b2b      	ldr	r3, [pc, #172]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a2a      	ldr	r2, [pc, #168]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8002132:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002136:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002138:	4b28      	ldr	r3, [pc, #160]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	4a27      	ldr	r2, [pc, #156]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 800213e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002142:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002144:	f7fe fdc0 	bl	8000cc8 <HAL_GetTick>
 8002148:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800214a:	e008      	b.n	800215e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800214c:	f7fe fdbc 	bl	8000cc8 <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	2b02      	cmp	r3, #2
 8002158:	d901      	bls.n	800215e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e03a      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800215e:	4b1f      	ldr	r3, [pc, #124]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d0f0      	beq.n	800214c <HAL_RCC_OscConfig+0x734>
 800216a:	e032      	b.n	80021d2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	2b0c      	cmp	r3, #12
 8002170:	d02d      	beq.n	80021ce <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002172:	4b1a      	ldr	r3, [pc, #104]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a19      	ldr	r2, [pc, #100]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8002178:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800217c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800217e:	4b17      	ldr	r3, [pc, #92]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d105      	bne.n	8002196 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800218a:	4b14      	ldr	r3, [pc, #80]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 800218c:	68db      	ldr	r3, [r3, #12]
 800218e:	4a13      	ldr	r2, [pc, #76]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8002190:	f023 0303 	bic.w	r3, r3, #3
 8002194:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002196:	4b11      	ldr	r3, [pc, #68]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	4a10      	ldr	r2, [pc, #64]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 800219c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80021a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021a4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a6:	f7fe fd8f 	bl	8000cc8 <HAL_GetTick>
 80021aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021ac:	e008      	b.n	80021c0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ae:	f7fe fd8b 	bl	8000cc8 <HAL_GetTick>
 80021b2:	4602      	mov	r2, r0
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d901      	bls.n	80021c0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80021bc:	2303      	movs	r3, #3
 80021be:	e009      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021c0:	4b06      	ldr	r3, [pc, #24]	; (80021dc <HAL_RCC_OscConfig+0x7c4>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d1f0      	bne.n	80021ae <HAL_RCC_OscConfig+0x796>
 80021cc:	e001      	b.n	80021d2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e000      	b.n	80021d4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80021d2:	2300      	movs	r3, #0
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3720      	adds	r7, #32
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40021000 	.word	0x40021000
 80021e0:	f99d808c 	.word	0xf99d808c

080021e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d101      	bne.n	80021f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e0c8      	b.n	800238a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021f8:	4b66      	ldr	r3, [pc, #408]	; (8002394 <HAL_RCC_ClockConfig+0x1b0>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0307 	and.w	r3, r3, #7
 8002200:	683a      	ldr	r2, [r7, #0]
 8002202:	429a      	cmp	r2, r3
 8002204:	d910      	bls.n	8002228 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002206:	4b63      	ldr	r3, [pc, #396]	; (8002394 <HAL_RCC_ClockConfig+0x1b0>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f023 0207 	bic.w	r2, r3, #7
 800220e:	4961      	ldr	r1, [pc, #388]	; (8002394 <HAL_RCC_ClockConfig+0x1b0>)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	4313      	orrs	r3, r2
 8002214:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002216:	4b5f      	ldr	r3, [pc, #380]	; (8002394 <HAL_RCC_ClockConfig+0x1b0>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0307 	and.w	r3, r3, #7
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	429a      	cmp	r2, r3
 8002222:	d001      	beq.n	8002228 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e0b0      	b.n	800238a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0301 	and.w	r3, r3, #1
 8002230:	2b00      	cmp	r3, #0
 8002232:	d04c      	beq.n	80022ce <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	2b03      	cmp	r3, #3
 800223a:	d107      	bne.n	800224c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800223c:	4b56      	ldr	r3, [pc, #344]	; (8002398 <HAL_RCC_ClockConfig+0x1b4>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d121      	bne.n	800228c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e09e      	b.n	800238a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	2b02      	cmp	r3, #2
 8002252:	d107      	bne.n	8002264 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002254:	4b50      	ldr	r3, [pc, #320]	; (8002398 <HAL_RCC_ClockConfig+0x1b4>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d115      	bne.n	800228c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e092      	b.n	800238a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d107      	bne.n	800227c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800226c:	4b4a      	ldr	r3, [pc, #296]	; (8002398 <HAL_RCC_ClockConfig+0x1b4>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0302 	and.w	r3, r3, #2
 8002274:	2b00      	cmp	r3, #0
 8002276:	d109      	bne.n	800228c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e086      	b.n	800238a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800227c:	4b46      	ldr	r3, [pc, #280]	; (8002398 <HAL_RCC_ClockConfig+0x1b4>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002284:	2b00      	cmp	r3, #0
 8002286:	d101      	bne.n	800228c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e07e      	b.n	800238a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800228c:	4b42      	ldr	r3, [pc, #264]	; (8002398 <HAL_RCC_ClockConfig+0x1b4>)
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f023 0203 	bic.w	r2, r3, #3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	493f      	ldr	r1, [pc, #252]	; (8002398 <HAL_RCC_ClockConfig+0x1b4>)
 800229a:	4313      	orrs	r3, r2
 800229c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800229e:	f7fe fd13 	bl	8000cc8 <HAL_GetTick>
 80022a2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a4:	e00a      	b.n	80022bc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a6:	f7fe fd0f 	bl	8000cc8 <HAL_GetTick>
 80022aa:	4602      	mov	r2, r0
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e066      	b.n	800238a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022bc:	4b36      	ldr	r3, [pc, #216]	; (8002398 <HAL_RCC_ClockConfig+0x1b4>)
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f003 020c 	and.w	r2, r3, #12
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d1eb      	bne.n	80022a6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d008      	beq.n	80022ec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022da:	4b2f      	ldr	r3, [pc, #188]	; (8002398 <HAL_RCC_ClockConfig+0x1b4>)
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	492c      	ldr	r1, [pc, #176]	; (8002398 <HAL_RCC_ClockConfig+0x1b4>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022ec:	4b29      	ldr	r3, [pc, #164]	; (8002394 <HAL_RCC_ClockConfig+0x1b0>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0307 	and.w	r3, r3, #7
 80022f4:	683a      	ldr	r2, [r7, #0]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d210      	bcs.n	800231c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022fa:	4b26      	ldr	r3, [pc, #152]	; (8002394 <HAL_RCC_ClockConfig+0x1b0>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f023 0207 	bic.w	r2, r3, #7
 8002302:	4924      	ldr	r1, [pc, #144]	; (8002394 <HAL_RCC_ClockConfig+0x1b0>)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	4313      	orrs	r3, r2
 8002308:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800230a:	4b22      	ldr	r3, [pc, #136]	; (8002394 <HAL_RCC_ClockConfig+0x1b0>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0307 	and.w	r3, r3, #7
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	429a      	cmp	r2, r3
 8002316:	d001      	beq.n	800231c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e036      	b.n	800238a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0304 	and.w	r3, r3, #4
 8002324:	2b00      	cmp	r3, #0
 8002326:	d008      	beq.n	800233a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002328:	4b1b      	ldr	r3, [pc, #108]	; (8002398 <HAL_RCC_ClockConfig+0x1b4>)
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	4918      	ldr	r1, [pc, #96]	; (8002398 <HAL_RCC_ClockConfig+0x1b4>)
 8002336:	4313      	orrs	r3, r2
 8002338:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0308 	and.w	r3, r3, #8
 8002342:	2b00      	cmp	r3, #0
 8002344:	d009      	beq.n	800235a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002346:	4b14      	ldr	r3, [pc, #80]	; (8002398 <HAL_RCC_ClockConfig+0x1b4>)
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	691b      	ldr	r3, [r3, #16]
 8002352:	00db      	lsls	r3, r3, #3
 8002354:	4910      	ldr	r1, [pc, #64]	; (8002398 <HAL_RCC_ClockConfig+0x1b4>)
 8002356:	4313      	orrs	r3, r2
 8002358:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800235a:	f000 f825 	bl	80023a8 <HAL_RCC_GetSysClockFreq>
 800235e:	4602      	mov	r2, r0
 8002360:	4b0d      	ldr	r3, [pc, #52]	; (8002398 <HAL_RCC_ClockConfig+0x1b4>)
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	091b      	lsrs	r3, r3, #4
 8002366:	f003 030f 	and.w	r3, r3, #15
 800236a:	490c      	ldr	r1, [pc, #48]	; (800239c <HAL_RCC_ClockConfig+0x1b8>)
 800236c:	5ccb      	ldrb	r3, [r1, r3]
 800236e:	f003 031f 	and.w	r3, r3, #31
 8002372:	fa22 f303 	lsr.w	r3, r2, r3
 8002376:	4a0a      	ldr	r2, [pc, #40]	; (80023a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002378:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800237a:	4b0a      	ldr	r3, [pc, #40]	; (80023a4 <HAL_RCC_ClockConfig+0x1c0>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4618      	mov	r0, r3
 8002380:	f7fe fc52 	bl	8000c28 <HAL_InitTick>
 8002384:	4603      	mov	r3, r0
 8002386:	72fb      	strb	r3, [r7, #11]

  return status;
 8002388:	7afb      	ldrb	r3, [r7, #11]
}
 800238a:	4618      	mov	r0, r3
 800238c:	3710      	adds	r7, #16
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	40022000 	.word	0x40022000
 8002398:	40021000 	.word	0x40021000
 800239c:	08004220 	.word	0x08004220
 80023a0:	20000000 	.word	0x20000000
 80023a4:	20000004 	.word	0x20000004

080023a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b089      	sub	sp, #36	; 0x24
 80023ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80023ae:	2300      	movs	r3, #0
 80023b0:	61fb      	str	r3, [r7, #28]
 80023b2:	2300      	movs	r3, #0
 80023b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023b6:	4b3e      	ldr	r3, [pc, #248]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f003 030c 	and.w	r3, r3, #12
 80023be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023c0:	4b3b      	ldr	r3, [pc, #236]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	f003 0303 	and.w	r3, r3, #3
 80023c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d005      	beq.n	80023dc <HAL_RCC_GetSysClockFreq+0x34>
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	2b0c      	cmp	r3, #12
 80023d4:	d121      	bne.n	800241a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d11e      	bne.n	800241a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80023dc:	4b34      	ldr	r3, [pc, #208]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0308 	and.w	r3, r3, #8
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d107      	bne.n	80023f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80023e8:	4b31      	ldr	r3, [pc, #196]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80023ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023ee:	0a1b      	lsrs	r3, r3, #8
 80023f0:	f003 030f 	and.w	r3, r3, #15
 80023f4:	61fb      	str	r3, [r7, #28]
 80023f6:	e005      	b.n	8002404 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80023f8:	4b2d      	ldr	r3, [pc, #180]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	091b      	lsrs	r3, r3, #4
 80023fe:	f003 030f 	and.w	r3, r3, #15
 8002402:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002404:	4a2b      	ldr	r2, [pc, #172]	; (80024b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800240c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d10d      	bne.n	8002430 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002418:	e00a      	b.n	8002430 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	2b04      	cmp	r3, #4
 800241e:	d102      	bne.n	8002426 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002420:	4b25      	ldr	r3, [pc, #148]	; (80024b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002422:	61bb      	str	r3, [r7, #24]
 8002424:	e004      	b.n	8002430 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	2b08      	cmp	r3, #8
 800242a:	d101      	bne.n	8002430 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800242c:	4b23      	ldr	r3, [pc, #140]	; (80024bc <HAL_RCC_GetSysClockFreq+0x114>)
 800242e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	2b0c      	cmp	r3, #12
 8002434:	d134      	bne.n	80024a0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002436:	4b1e      	ldr	r3, [pc, #120]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	f003 0303 	and.w	r3, r3, #3
 800243e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	2b02      	cmp	r3, #2
 8002444:	d003      	beq.n	800244e <HAL_RCC_GetSysClockFreq+0xa6>
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	2b03      	cmp	r3, #3
 800244a:	d003      	beq.n	8002454 <HAL_RCC_GetSysClockFreq+0xac>
 800244c:	e005      	b.n	800245a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800244e:	4b1a      	ldr	r3, [pc, #104]	; (80024b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002450:	617b      	str	r3, [r7, #20]
      break;
 8002452:	e005      	b.n	8002460 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002454:	4b19      	ldr	r3, [pc, #100]	; (80024bc <HAL_RCC_GetSysClockFreq+0x114>)
 8002456:	617b      	str	r3, [r7, #20]
      break;
 8002458:	e002      	b.n	8002460 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	617b      	str	r3, [r7, #20]
      break;
 800245e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002460:	4b13      	ldr	r3, [pc, #76]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	091b      	lsrs	r3, r3, #4
 8002466:	f003 0307 	and.w	r3, r3, #7
 800246a:	3301      	adds	r3, #1
 800246c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800246e:	4b10      	ldr	r3, [pc, #64]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	0a1b      	lsrs	r3, r3, #8
 8002474:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002478:	697a      	ldr	r2, [r7, #20]
 800247a:	fb02 f203 	mul.w	r2, r2, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	fbb2 f3f3 	udiv	r3, r2, r3
 8002484:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002486:	4b0a      	ldr	r3, [pc, #40]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	0e5b      	lsrs	r3, r3, #25
 800248c:	f003 0303 	and.w	r3, r3, #3
 8002490:	3301      	adds	r3, #1
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002496:	697a      	ldr	r2, [r7, #20]
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	fbb2 f3f3 	udiv	r3, r2, r3
 800249e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80024a0:	69bb      	ldr	r3, [r7, #24]
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3724      	adds	r7, #36	; 0x24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	40021000 	.word	0x40021000
 80024b4:	08004238 	.word	0x08004238
 80024b8:	00f42400 	.word	0x00f42400
 80024bc:	007a1200 	.word	0x007a1200

080024c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024c4:	4b03      	ldr	r3, [pc, #12]	; (80024d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80024c6:	681b      	ldr	r3, [r3, #0]
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	20000000 	.word	0x20000000

080024d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80024dc:	f7ff fff0 	bl	80024c0 <HAL_RCC_GetHCLKFreq>
 80024e0:	4602      	mov	r2, r0
 80024e2:	4b06      	ldr	r3, [pc, #24]	; (80024fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	0a1b      	lsrs	r3, r3, #8
 80024e8:	f003 0307 	and.w	r3, r3, #7
 80024ec:	4904      	ldr	r1, [pc, #16]	; (8002500 <HAL_RCC_GetPCLK1Freq+0x28>)
 80024ee:	5ccb      	ldrb	r3, [r1, r3]
 80024f0:	f003 031f 	and.w	r3, r3, #31
 80024f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	40021000 	.word	0x40021000
 8002500:	08004230 	.word	0x08004230

08002504 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002508:	f7ff ffda 	bl	80024c0 <HAL_RCC_GetHCLKFreq>
 800250c:	4602      	mov	r2, r0
 800250e:	4b06      	ldr	r3, [pc, #24]	; (8002528 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	0adb      	lsrs	r3, r3, #11
 8002514:	f003 0307 	and.w	r3, r3, #7
 8002518:	4904      	ldr	r1, [pc, #16]	; (800252c <HAL_RCC_GetPCLK2Freq+0x28>)
 800251a:	5ccb      	ldrb	r3, [r1, r3]
 800251c:	f003 031f 	and.w	r3, r3, #31
 8002520:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002524:	4618      	mov	r0, r3
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40021000 	.word	0x40021000
 800252c:	08004230 	.word	0x08004230

08002530 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b086      	sub	sp, #24
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002538:	2300      	movs	r3, #0
 800253a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800253c:	4b2a      	ldr	r3, [pc, #168]	; (80025e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800253e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002540:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d003      	beq.n	8002550 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002548:	f7ff fa02 	bl	8001950 <HAL_PWREx_GetVoltageRange>
 800254c:	6178      	str	r0, [r7, #20]
 800254e:	e014      	b.n	800257a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002550:	4b25      	ldr	r3, [pc, #148]	; (80025e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002554:	4a24      	ldr	r2, [pc, #144]	; (80025e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002556:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800255a:	6593      	str	r3, [r2, #88]	; 0x58
 800255c:	4b22      	ldr	r3, [pc, #136]	; (80025e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800255e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002564:	60fb      	str	r3, [r7, #12]
 8002566:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002568:	f7ff f9f2 	bl	8001950 <HAL_PWREx_GetVoltageRange>
 800256c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800256e:	4b1e      	ldr	r3, [pc, #120]	; (80025e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002572:	4a1d      	ldr	r2, [pc, #116]	; (80025e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002574:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002578:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002580:	d10b      	bne.n	800259a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2b80      	cmp	r3, #128	; 0x80
 8002586:	d919      	bls.n	80025bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2ba0      	cmp	r3, #160	; 0xa0
 800258c:	d902      	bls.n	8002594 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800258e:	2302      	movs	r3, #2
 8002590:	613b      	str	r3, [r7, #16]
 8002592:	e013      	b.n	80025bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002594:	2301      	movs	r3, #1
 8002596:	613b      	str	r3, [r7, #16]
 8002598:	e010      	b.n	80025bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2b80      	cmp	r3, #128	; 0x80
 800259e:	d902      	bls.n	80025a6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80025a0:	2303      	movs	r3, #3
 80025a2:	613b      	str	r3, [r7, #16]
 80025a4:	e00a      	b.n	80025bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2b80      	cmp	r3, #128	; 0x80
 80025aa:	d102      	bne.n	80025b2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80025ac:	2302      	movs	r3, #2
 80025ae:	613b      	str	r3, [r7, #16]
 80025b0:	e004      	b.n	80025bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2b70      	cmp	r3, #112	; 0x70
 80025b6:	d101      	bne.n	80025bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80025b8:	2301      	movs	r3, #1
 80025ba:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80025bc:	4b0b      	ldr	r3, [pc, #44]	; (80025ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f023 0207 	bic.w	r2, r3, #7
 80025c4:	4909      	ldr	r1, [pc, #36]	; (80025ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80025cc:	4b07      	ldr	r3, [pc, #28]	; (80025ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0307 	and.w	r3, r3, #7
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d001      	beq.n	80025de <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e000      	b.n	80025e0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3718      	adds	r7, #24
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	40021000 	.word	0x40021000
 80025ec:	40022000 	.word	0x40022000

080025f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80025f8:	2300      	movs	r3, #0
 80025fa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80025fc:	2300      	movs	r3, #0
 80025fe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002608:	2b00      	cmp	r3, #0
 800260a:	d041      	beq.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002610:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002614:	d02a      	beq.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002616:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800261a:	d824      	bhi.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800261c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002620:	d008      	beq.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002622:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002626:	d81e      	bhi.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00a      	beq.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800262c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002630:	d010      	beq.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002632:	e018      	b.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002634:	4b86      	ldr	r3, [pc, #536]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	4a85      	ldr	r2, [pc, #532]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800263a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800263e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002640:	e015      	b.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	3304      	adds	r3, #4
 8002646:	2100      	movs	r1, #0
 8002648:	4618      	mov	r0, r3
 800264a:	f000 fabb 	bl	8002bc4 <RCCEx_PLLSAI1_Config>
 800264e:	4603      	mov	r3, r0
 8002650:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002652:	e00c      	b.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	3320      	adds	r3, #32
 8002658:	2100      	movs	r1, #0
 800265a:	4618      	mov	r0, r3
 800265c:	f000 fba6 	bl	8002dac <RCCEx_PLLSAI2_Config>
 8002660:	4603      	mov	r3, r0
 8002662:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002664:	e003      	b.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	74fb      	strb	r3, [r7, #19]
      break;
 800266a:	e000      	b.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800266c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800266e:	7cfb      	ldrb	r3, [r7, #19]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d10b      	bne.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002674:	4b76      	ldr	r3, [pc, #472]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002676:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800267a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002682:	4973      	ldr	r1, [pc, #460]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002684:	4313      	orrs	r3, r2
 8002686:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800268a:	e001      	b.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800268c:	7cfb      	ldrb	r3, [r7, #19]
 800268e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d041      	beq.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026a0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80026a4:	d02a      	beq.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80026a6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80026aa:	d824      	bhi.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80026ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80026b0:	d008      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80026b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80026b6:	d81e      	bhi.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d00a      	beq.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80026bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026c0:	d010      	beq.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80026c2:	e018      	b.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80026c4:	4b62      	ldr	r3, [pc, #392]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	4a61      	ldr	r2, [pc, #388]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026ce:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026d0:	e015      	b.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	3304      	adds	r3, #4
 80026d6:	2100      	movs	r1, #0
 80026d8:	4618      	mov	r0, r3
 80026da:	f000 fa73 	bl	8002bc4 <RCCEx_PLLSAI1_Config>
 80026de:	4603      	mov	r3, r0
 80026e0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026e2:	e00c      	b.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	3320      	adds	r3, #32
 80026e8:	2100      	movs	r1, #0
 80026ea:	4618      	mov	r0, r3
 80026ec:	f000 fb5e 	bl	8002dac <RCCEx_PLLSAI2_Config>
 80026f0:	4603      	mov	r3, r0
 80026f2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80026f4:	e003      	b.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	74fb      	strb	r3, [r7, #19]
      break;
 80026fa:	e000      	b.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80026fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80026fe:	7cfb      	ldrb	r3, [r7, #19]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d10b      	bne.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002704:	4b52      	ldr	r3, [pc, #328]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800270a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002712:	494f      	ldr	r1, [pc, #316]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002714:	4313      	orrs	r3, r2
 8002716:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800271a:	e001      	b.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800271c:	7cfb      	ldrb	r3, [r7, #19]
 800271e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002728:	2b00      	cmp	r3, #0
 800272a:	f000 80a0 	beq.w	800286e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800272e:	2300      	movs	r3, #0
 8002730:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002732:	4b47      	ldr	r3, [pc, #284]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800273e:	2301      	movs	r3, #1
 8002740:	e000      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002742:	2300      	movs	r3, #0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d00d      	beq.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002748:	4b41      	ldr	r3, [pc, #260]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800274a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800274c:	4a40      	ldr	r2, [pc, #256]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800274e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002752:	6593      	str	r3, [r2, #88]	; 0x58
 8002754:	4b3e      	ldr	r3, [pc, #248]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002758:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800275c:	60bb      	str	r3, [r7, #8]
 800275e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002760:	2301      	movs	r3, #1
 8002762:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002764:	4b3b      	ldr	r3, [pc, #236]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a3a      	ldr	r2, [pc, #232]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800276a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800276e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002770:	f7fe faaa 	bl	8000cc8 <HAL_GetTick>
 8002774:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002776:	e009      	b.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002778:	f7fe faa6 	bl	8000cc8 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b02      	cmp	r3, #2
 8002784:	d902      	bls.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	74fb      	strb	r3, [r7, #19]
        break;
 800278a:	e005      	b.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800278c:	4b31      	ldr	r3, [pc, #196]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002794:	2b00      	cmp	r3, #0
 8002796:	d0ef      	beq.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002798:	7cfb      	ldrb	r3, [r7, #19]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d15c      	bne.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800279e:	4b2c      	ldr	r3, [pc, #176]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027a8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d01f      	beq.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027b6:	697a      	ldr	r2, [r7, #20]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d019      	beq.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80027bc:	4b24      	ldr	r3, [pc, #144]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80027c8:	4b21      	ldr	r3, [pc, #132]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ce:	4a20      	ldr	r2, [pc, #128]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80027d8:	4b1d      	ldr	r3, [pc, #116]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027de:	4a1c      	ldr	r2, [pc, #112]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80027e8:	4a19      	ldr	r2, [pc, #100]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d016      	beq.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027fa:	f7fe fa65 	bl	8000cc8 <HAL_GetTick>
 80027fe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002800:	e00b      	b.n	800281a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002802:	f7fe fa61 	bl	8000cc8 <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002810:	4293      	cmp	r3, r2
 8002812:	d902      	bls.n	800281a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002814:	2303      	movs	r3, #3
 8002816:	74fb      	strb	r3, [r7, #19]
            break;
 8002818:	e006      	b.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800281a:	4b0d      	ldr	r3, [pc, #52]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800281c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002820:	f003 0302 	and.w	r3, r3, #2
 8002824:	2b00      	cmp	r3, #0
 8002826:	d0ec      	beq.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002828:	7cfb      	ldrb	r3, [r7, #19]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d10c      	bne.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800282e:	4b08      	ldr	r3, [pc, #32]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002834:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800283e:	4904      	ldr	r1, [pc, #16]	; (8002850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002840:	4313      	orrs	r3, r2
 8002842:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002846:	e009      	b.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002848:	7cfb      	ldrb	r3, [r7, #19]
 800284a:	74bb      	strb	r3, [r7, #18]
 800284c:	e006      	b.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800284e:	bf00      	nop
 8002850:	40021000 	.word	0x40021000
 8002854:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002858:	7cfb      	ldrb	r3, [r7, #19]
 800285a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800285c:	7c7b      	ldrb	r3, [r7, #17]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d105      	bne.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002862:	4b9e      	ldr	r3, [pc, #632]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002866:	4a9d      	ldr	r2, [pc, #628]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002868:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800286c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b00      	cmp	r3, #0
 8002878:	d00a      	beq.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800287a:	4b98      	ldr	r3, [pc, #608]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800287c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002880:	f023 0203 	bic.w	r2, r3, #3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002888:	4994      	ldr	r1, [pc, #592]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800288a:	4313      	orrs	r3, r2
 800288c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0302 	and.w	r3, r3, #2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00a      	beq.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800289c:	4b8f      	ldr	r3, [pc, #572]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800289e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028a2:	f023 020c 	bic.w	r2, r3, #12
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028aa:	498c      	ldr	r1, [pc, #560]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028ac:	4313      	orrs	r3, r2
 80028ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0304 	and.w	r3, r3, #4
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00a      	beq.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80028be:	4b87      	ldr	r3, [pc, #540]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028c4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028cc:	4983      	ldr	r1, [pc, #524]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0308 	and.w	r3, r3, #8
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d00a      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80028e0:	4b7e      	ldr	r3, [pc, #504]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028e6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ee:	497b      	ldr	r1, [pc, #492]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0310 	and.w	r3, r3, #16
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00a      	beq.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002902:	4b76      	ldr	r3, [pc, #472]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002904:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002908:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002910:	4972      	ldr	r1, [pc, #456]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002912:	4313      	orrs	r3, r2
 8002914:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0320 	and.w	r3, r3, #32
 8002920:	2b00      	cmp	r3, #0
 8002922:	d00a      	beq.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002924:	4b6d      	ldr	r3, [pc, #436]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800292a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002932:	496a      	ldr	r1, [pc, #424]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002934:	4313      	orrs	r3, r2
 8002936:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002942:	2b00      	cmp	r3, #0
 8002944:	d00a      	beq.n	800295c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002946:	4b65      	ldr	r3, [pc, #404]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800294c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002954:	4961      	ldr	r1, [pc, #388]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002956:	4313      	orrs	r3, r2
 8002958:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002964:	2b00      	cmp	r3, #0
 8002966:	d00a      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002968:	4b5c      	ldr	r3, [pc, #368]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800296a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800296e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002976:	4959      	ldr	r1, [pc, #356]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002978:	4313      	orrs	r3, r2
 800297a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002986:	2b00      	cmp	r3, #0
 8002988:	d00a      	beq.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800298a:	4b54      	ldr	r3, [pc, #336]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800298c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002990:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002998:	4950      	ldr	r1, [pc, #320]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800299a:	4313      	orrs	r3, r2
 800299c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d00a      	beq.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80029ac:	4b4b      	ldr	r3, [pc, #300]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029b2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029ba:	4948      	ldr	r1, [pc, #288]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029bc:	4313      	orrs	r3, r2
 80029be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00a      	beq.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80029ce:	4b43      	ldr	r3, [pc, #268]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029d4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029dc:	493f      	ldr	r1, [pc, #252]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029de:	4313      	orrs	r3, r2
 80029e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d028      	beq.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80029f0:	4b3a      	ldr	r3, [pc, #232]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029f6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029fe:	4937      	ldr	r1, [pc, #220]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a0e:	d106      	bne.n	8002a1e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a10:	4b32      	ldr	r3, [pc, #200]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	4a31      	ldr	r2, [pc, #196]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a1a:	60d3      	str	r3, [r2, #12]
 8002a1c:	e011      	b.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a22:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a26:	d10c      	bne.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	3304      	adds	r3, #4
 8002a2c:	2101      	movs	r1, #1
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f000 f8c8 	bl	8002bc4 <RCCEx_PLLSAI1_Config>
 8002a34:	4603      	mov	r3, r0
 8002a36:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002a38:	7cfb      	ldrb	r3, [r7, #19]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002a3e:	7cfb      	ldrb	r3, [r7, #19]
 8002a40:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d028      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002a4e:	4b23      	ldr	r3, [pc, #140]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a54:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a5c:	491f      	ldr	r1, [pc, #124]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a68:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a6c:	d106      	bne.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a6e:	4b1b      	ldr	r3, [pc, #108]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	4a1a      	ldr	r2, [pc, #104]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a78:	60d3      	str	r3, [r2, #12]
 8002a7a:	e011      	b.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a80:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a84:	d10c      	bne.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	3304      	adds	r3, #4
 8002a8a:	2101      	movs	r1, #1
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f000 f899 	bl	8002bc4 <RCCEx_PLLSAI1_Config>
 8002a92:	4603      	mov	r3, r0
 8002a94:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a96:	7cfb      	ldrb	r3, [r7, #19]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002a9c:	7cfb      	ldrb	r3, [r7, #19]
 8002a9e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d02b      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002aac:	4b0b      	ldr	r3, [pc, #44]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ab2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aba:	4908      	ldr	r1, [pc, #32]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002abc:	4313      	orrs	r3, r2
 8002abe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ac6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002aca:	d109      	bne.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002acc:	4b03      	ldr	r3, [pc, #12]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	4a02      	ldr	r2, [pc, #8]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ad2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ad6:	60d3      	str	r3, [r2, #12]
 8002ad8:	e014      	b.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002ada:	bf00      	nop
 8002adc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ae4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002ae8:	d10c      	bne.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	3304      	adds	r3, #4
 8002aee:	2101      	movs	r1, #1
 8002af0:	4618      	mov	r0, r3
 8002af2:	f000 f867 	bl	8002bc4 <RCCEx_PLLSAI1_Config>
 8002af6:	4603      	mov	r3, r0
 8002af8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002afa:	7cfb      	ldrb	r3, [r7, #19]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d001      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002b00:	7cfb      	ldrb	r3, [r7, #19]
 8002b02:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d02f      	beq.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b10:	4b2b      	ldr	r3, [pc, #172]	; (8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b16:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b1e:	4928      	ldr	r1, [pc, #160]	; (8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b20:	4313      	orrs	r3, r2
 8002b22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b2a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b2e:	d10d      	bne.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	3304      	adds	r3, #4
 8002b34:	2102      	movs	r1, #2
 8002b36:	4618      	mov	r0, r3
 8002b38:	f000 f844 	bl	8002bc4 <RCCEx_PLLSAI1_Config>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b40:	7cfb      	ldrb	r3, [r7, #19]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d014      	beq.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002b46:	7cfb      	ldrb	r3, [r7, #19]
 8002b48:	74bb      	strb	r3, [r7, #18]
 8002b4a:	e011      	b.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b54:	d10c      	bne.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	3320      	adds	r3, #32
 8002b5a:	2102      	movs	r1, #2
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f000 f925 	bl	8002dac <RCCEx_PLLSAI2_Config>
 8002b62:	4603      	mov	r3, r0
 8002b64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b66:	7cfb      	ldrb	r3, [r7, #19]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002b6c:	7cfb      	ldrb	r3, [r7, #19]
 8002b6e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d00a      	beq.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002b7c:	4b10      	ldr	r3, [pc, #64]	; (8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b82:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b8a:	490d      	ldr	r1, [pc, #52]	; (8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d00b      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002b9e:	4b08      	ldr	r3, [pc, #32]	; (8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ba4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bae:	4904      	ldr	r1, [pc, #16]	; (8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002bb6:	7cbb      	ldrb	r3, [r7, #18]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3718      	adds	r7, #24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40021000 	.word	0x40021000

08002bc4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002bd2:	4b75      	ldr	r3, [pc, #468]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	f003 0303 	and.w	r3, r3, #3
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d018      	beq.n	8002c10 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002bde:	4b72      	ldr	r3, [pc, #456]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	f003 0203 	and.w	r2, r3, #3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d10d      	bne.n	8002c0a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
       ||
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d009      	beq.n	8002c0a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002bf6:	4b6c      	ldr	r3, [pc, #432]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	091b      	lsrs	r3, r3, #4
 8002bfc:	f003 0307 	and.w	r3, r3, #7
 8002c00:	1c5a      	adds	r2, r3, #1
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
       ||
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d047      	beq.n	8002c9a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	73fb      	strb	r3, [r7, #15]
 8002c0e:	e044      	b.n	8002c9a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2b03      	cmp	r3, #3
 8002c16:	d018      	beq.n	8002c4a <RCCEx_PLLSAI1_Config+0x86>
 8002c18:	2b03      	cmp	r3, #3
 8002c1a:	d825      	bhi.n	8002c68 <RCCEx_PLLSAI1_Config+0xa4>
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d002      	beq.n	8002c26 <RCCEx_PLLSAI1_Config+0x62>
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d009      	beq.n	8002c38 <RCCEx_PLLSAI1_Config+0x74>
 8002c24:	e020      	b.n	8002c68 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c26:	4b60      	ldr	r3, [pc, #384]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d11d      	bne.n	8002c6e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c36:	e01a      	b.n	8002c6e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c38:	4b5b      	ldr	r3, [pc, #364]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d116      	bne.n	8002c72 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c48:	e013      	b.n	8002c72 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c4a:	4b57      	ldr	r3, [pc, #348]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d10f      	bne.n	8002c76 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c56:	4b54      	ldr	r3, [pc, #336]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d109      	bne.n	8002c76 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c66:	e006      	b.n	8002c76 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c6c:	e004      	b.n	8002c78 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c6e:	bf00      	nop
 8002c70:	e002      	b.n	8002c78 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c72:	bf00      	nop
 8002c74:	e000      	b.n	8002c78 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c76:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c78:	7bfb      	ldrb	r3, [r7, #15]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d10d      	bne.n	8002c9a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c7e:	4b4a      	ldr	r3, [pc, #296]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6819      	ldr	r1, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	3b01      	subs	r3, #1
 8002c90:	011b      	lsls	r3, r3, #4
 8002c92:	430b      	orrs	r3, r1
 8002c94:	4944      	ldr	r1, [pc, #272]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002c9a:	7bfb      	ldrb	r3, [r7, #15]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d17d      	bne.n	8002d9c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002ca0:	4b41      	ldr	r3, [pc, #260]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a40      	ldr	r2, [pc, #256]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ca6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002caa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cac:	f7fe f80c 	bl	8000cc8 <HAL_GetTick>
 8002cb0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002cb2:	e009      	b.n	8002cc8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002cb4:	f7fe f808 	bl	8000cc8 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d902      	bls.n	8002cc8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	73fb      	strb	r3, [r7, #15]
        break;
 8002cc6:	e005      	b.n	8002cd4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002cc8:	4b37      	ldr	r3, [pc, #220]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d1ef      	bne.n	8002cb4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002cd4:	7bfb      	ldrb	r3, [r7, #15]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d160      	bne.n	8002d9c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d111      	bne.n	8002d04 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ce0:	4b31      	ldr	r3, [pc, #196]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ce2:	691b      	ldr	r3, [r3, #16]
 8002ce4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002ce8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	6892      	ldr	r2, [r2, #8]
 8002cf0:	0211      	lsls	r1, r2, #8
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	68d2      	ldr	r2, [r2, #12]
 8002cf6:	0912      	lsrs	r2, r2, #4
 8002cf8:	0452      	lsls	r2, r2, #17
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	492a      	ldr	r1, [pc, #168]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	610b      	str	r3, [r1, #16]
 8002d02:	e027      	b.n	8002d54 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d112      	bne.n	8002d30 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d0a:	4b27      	ldr	r3, [pc, #156]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002d12:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	6892      	ldr	r2, [r2, #8]
 8002d1a:	0211      	lsls	r1, r2, #8
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	6912      	ldr	r2, [r2, #16]
 8002d20:	0852      	lsrs	r2, r2, #1
 8002d22:	3a01      	subs	r2, #1
 8002d24:	0552      	lsls	r2, r2, #21
 8002d26:	430a      	orrs	r2, r1
 8002d28:	491f      	ldr	r1, [pc, #124]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	610b      	str	r3, [r1, #16]
 8002d2e:	e011      	b.n	8002d54 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d30:	4b1d      	ldr	r3, [pc, #116]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d32:	691b      	ldr	r3, [r3, #16]
 8002d34:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002d38:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	6892      	ldr	r2, [r2, #8]
 8002d40:	0211      	lsls	r1, r2, #8
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	6952      	ldr	r2, [r2, #20]
 8002d46:	0852      	lsrs	r2, r2, #1
 8002d48:	3a01      	subs	r2, #1
 8002d4a:	0652      	lsls	r2, r2, #25
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	4916      	ldr	r1, [pc, #88]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002d54:	4b14      	ldr	r3, [pc, #80]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a13      	ldr	r2, [pc, #76]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d5a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002d5e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d60:	f7fd ffb2 	bl	8000cc8 <HAL_GetTick>
 8002d64:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002d66:	e009      	b.n	8002d7c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d68:	f7fd ffae 	bl	8000cc8 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d902      	bls.n	8002d7c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	73fb      	strb	r3, [r7, #15]
          break;
 8002d7a:	e005      	b.n	8002d88 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002d7c:	4b0a      	ldr	r3, [pc, #40]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d0ef      	beq.n	8002d68 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002d88:	7bfb      	ldrb	r3, [r7, #15]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d106      	bne.n	8002d9c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002d8e:	4b06      	ldr	r3, [pc, #24]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d90:	691a      	ldr	r2, [r3, #16]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	4904      	ldr	r1, [pc, #16]	; (8002da8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3710      	adds	r7, #16
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	40021000 	.word	0x40021000

08002dac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002db6:	2300      	movs	r3, #0
 8002db8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002dba:	4b6a      	ldr	r3, [pc, #424]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	f003 0303 	and.w	r3, r3, #3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d018      	beq.n	8002df8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002dc6:	4b67      	ldr	r3, [pc, #412]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	f003 0203 	and.w	r2, r3, #3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d10d      	bne.n	8002df2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
       ||
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d009      	beq.n	8002df2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002dde:	4b61      	ldr	r3, [pc, #388]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	091b      	lsrs	r3, r3, #4
 8002de4:	f003 0307 	and.w	r3, r3, #7
 8002de8:	1c5a      	adds	r2, r3, #1
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
       ||
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d047      	beq.n	8002e82 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	73fb      	strb	r3, [r7, #15]
 8002df6:	e044      	b.n	8002e82 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2b03      	cmp	r3, #3
 8002dfe:	d018      	beq.n	8002e32 <RCCEx_PLLSAI2_Config+0x86>
 8002e00:	2b03      	cmp	r3, #3
 8002e02:	d825      	bhi.n	8002e50 <RCCEx_PLLSAI2_Config+0xa4>
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d002      	beq.n	8002e0e <RCCEx_PLLSAI2_Config+0x62>
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d009      	beq.n	8002e20 <RCCEx_PLLSAI2_Config+0x74>
 8002e0c:	e020      	b.n	8002e50 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e0e:	4b55      	ldr	r3, [pc, #340]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d11d      	bne.n	8002e56 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e1e:	e01a      	b.n	8002e56 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e20:	4b50      	ldr	r3, [pc, #320]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d116      	bne.n	8002e5a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e30:	e013      	b.n	8002e5a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002e32:	4b4c      	ldr	r3, [pc, #304]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d10f      	bne.n	8002e5e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e3e:	4b49      	ldr	r3, [pc, #292]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d109      	bne.n	8002e5e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002e4e:	e006      	b.n	8002e5e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	73fb      	strb	r3, [r7, #15]
      break;
 8002e54:	e004      	b.n	8002e60 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e56:	bf00      	nop
 8002e58:	e002      	b.n	8002e60 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e5a:	bf00      	nop
 8002e5c:	e000      	b.n	8002e60 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e5e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e60:	7bfb      	ldrb	r3, [r7, #15]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d10d      	bne.n	8002e82 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e66:	4b3f      	ldr	r3, [pc, #252]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6819      	ldr	r1, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	3b01      	subs	r3, #1
 8002e78:	011b      	lsls	r3, r3, #4
 8002e7a:	430b      	orrs	r3, r1
 8002e7c:	4939      	ldr	r1, [pc, #228]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002e82:	7bfb      	ldrb	r3, [r7, #15]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d167      	bne.n	8002f58 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002e88:	4b36      	ldr	r3, [pc, #216]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a35      	ldr	r2, [pc, #212]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e94:	f7fd ff18 	bl	8000cc8 <HAL_GetTick>
 8002e98:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002e9a:	e009      	b.n	8002eb0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002e9c:	f7fd ff14 	bl	8000cc8 <HAL_GetTick>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d902      	bls.n	8002eb0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	73fb      	strb	r3, [r7, #15]
        break;
 8002eae:	e005      	b.n	8002ebc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002eb0:	4b2c      	ldr	r3, [pc, #176]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d1ef      	bne.n	8002e9c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002ebc:	7bfb      	ldrb	r3, [r7, #15]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d14a      	bne.n	8002f58 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d111      	bne.n	8002eec <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ec8:	4b26      	ldr	r3, [pc, #152]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eca:	695b      	ldr	r3, [r3, #20]
 8002ecc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002ed0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	6892      	ldr	r2, [r2, #8]
 8002ed8:	0211      	lsls	r1, r2, #8
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	68d2      	ldr	r2, [r2, #12]
 8002ede:	0912      	lsrs	r2, r2, #4
 8002ee0:	0452      	lsls	r2, r2, #17
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	491f      	ldr	r1, [pc, #124]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	614b      	str	r3, [r1, #20]
 8002eea:	e011      	b.n	8002f10 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002eec:	4b1d      	ldr	r3, [pc, #116]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eee:	695b      	ldr	r3, [r3, #20]
 8002ef0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002ef4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	6892      	ldr	r2, [r2, #8]
 8002efc:	0211      	lsls	r1, r2, #8
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	6912      	ldr	r2, [r2, #16]
 8002f02:	0852      	lsrs	r2, r2, #1
 8002f04:	3a01      	subs	r2, #1
 8002f06:	0652      	lsls	r2, r2, #25
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	4916      	ldr	r1, [pc, #88]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002f10:	4b14      	ldr	r3, [pc, #80]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a13      	ldr	r2, [pc, #76]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f1a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f1c:	f7fd fed4 	bl	8000cc8 <HAL_GetTick>
 8002f20:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002f22:	e009      	b.n	8002f38 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f24:	f7fd fed0 	bl	8000cc8 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d902      	bls.n	8002f38 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	73fb      	strb	r3, [r7, #15]
          break;
 8002f36:	e005      	b.n	8002f44 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002f38:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d0ef      	beq.n	8002f24 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002f44:	7bfb      	ldrb	r3, [r7, #15]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d106      	bne.n	8002f58 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002f4a:	4b06      	ldr	r3, [pc, #24]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f4c:	695a      	ldr	r2, [r3, #20]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	4904      	ldr	r1, [pc, #16]	; (8002f64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f54:	4313      	orrs	r3, r2
 8002f56:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	40021000 	.word	0x40021000

08002f68 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e040      	b.n	8002ffc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d106      	bne.n	8002f90 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f7fd fcc0 	bl	8000910 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2224      	movs	r2, #36	; 0x24
 8002f94:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f022 0201 	bic.w	r2, r2, #1
 8002fa4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f000 f82c 	bl	8003004 <UART_SetConfig>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d101      	bne.n	8002fb6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e022      	b.n	8002ffc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d002      	beq.n	8002fc4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f000 faaa 	bl	8003518 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	685a      	ldr	r2, [r3, #4]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fd2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	689a      	ldr	r2, [r3, #8]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fe2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f042 0201 	orr.w	r2, r2, #1
 8002ff2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f000 fb31 	bl	800365c <UART_CheckIdleState>
 8002ffa:	4603      	mov	r3, r0
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3708      	adds	r7, #8
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003004:	b5b0      	push	{r4, r5, r7, lr}
 8003006:	b088      	sub	sp, #32
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800300c:	2300      	movs	r3, #0
 800300e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689a      	ldr	r2, [r3, #8]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	431a      	orrs	r2, r3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	431a      	orrs	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	69db      	ldr	r3, [r3, #28]
 8003024:	4313      	orrs	r3, r2
 8003026:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	4bad      	ldr	r3, [pc, #692]	; (80032e4 <UART_SetConfig+0x2e0>)
 8003030:	4013      	ands	r3, r2
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	6812      	ldr	r2, [r2, #0]
 8003036:	69f9      	ldr	r1, [r7, #28]
 8003038:	430b      	orrs	r3, r1
 800303a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	68da      	ldr	r2, [r3, #12]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	430a      	orrs	r2, r1
 8003050:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4aa2      	ldr	r2, [pc, #648]	; (80032e8 <UART_SetConfig+0x2e4>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d004      	beq.n	800306c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a1b      	ldr	r3, [r3, #32]
 8003066:	69fa      	ldr	r2, [r7, #28]
 8003068:	4313      	orrs	r3, r2
 800306a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	69fa      	ldr	r2, [r7, #28]
 800307c:	430a      	orrs	r2, r1
 800307e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a99      	ldr	r2, [pc, #612]	; (80032ec <UART_SetConfig+0x2e8>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d121      	bne.n	80030ce <UART_SetConfig+0xca>
 800308a:	4b99      	ldr	r3, [pc, #612]	; (80032f0 <UART_SetConfig+0x2ec>)
 800308c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003090:	f003 0303 	and.w	r3, r3, #3
 8003094:	2b03      	cmp	r3, #3
 8003096:	d817      	bhi.n	80030c8 <UART_SetConfig+0xc4>
 8003098:	a201      	add	r2, pc, #4	; (adr r2, 80030a0 <UART_SetConfig+0x9c>)
 800309a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800309e:	bf00      	nop
 80030a0:	080030b1 	.word	0x080030b1
 80030a4:	080030bd 	.word	0x080030bd
 80030a8:	080030b7 	.word	0x080030b7
 80030ac:	080030c3 	.word	0x080030c3
 80030b0:	2301      	movs	r3, #1
 80030b2:	76fb      	strb	r3, [r7, #27]
 80030b4:	e0e7      	b.n	8003286 <UART_SetConfig+0x282>
 80030b6:	2302      	movs	r3, #2
 80030b8:	76fb      	strb	r3, [r7, #27]
 80030ba:	e0e4      	b.n	8003286 <UART_SetConfig+0x282>
 80030bc:	2304      	movs	r3, #4
 80030be:	76fb      	strb	r3, [r7, #27]
 80030c0:	e0e1      	b.n	8003286 <UART_SetConfig+0x282>
 80030c2:	2308      	movs	r3, #8
 80030c4:	76fb      	strb	r3, [r7, #27]
 80030c6:	e0de      	b.n	8003286 <UART_SetConfig+0x282>
 80030c8:	2310      	movs	r3, #16
 80030ca:	76fb      	strb	r3, [r7, #27]
 80030cc:	e0db      	b.n	8003286 <UART_SetConfig+0x282>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a88      	ldr	r2, [pc, #544]	; (80032f4 <UART_SetConfig+0x2f0>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d132      	bne.n	800313e <UART_SetConfig+0x13a>
 80030d8:	4b85      	ldr	r3, [pc, #532]	; (80032f0 <UART_SetConfig+0x2ec>)
 80030da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030de:	f003 030c 	and.w	r3, r3, #12
 80030e2:	2b0c      	cmp	r3, #12
 80030e4:	d828      	bhi.n	8003138 <UART_SetConfig+0x134>
 80030e6:	a201      	add	r2, pc, #4	; (adr r2, 80030ec <UART_SetConfig+0xe8>)
 80030e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030ec:	08003121 	.word	0x08003121
 80030f0:	08003139 	.word	0x08003139
 80030f4:	08003139 	.word	0x08003139
 80030f8:	08003139 	.word	0x08003139
 80030fc:	0800312d 	.word	0x0800312d
 8003100:	08003139 	.word	0x08003139
 8003104:	08003139 	.word	0x08003139
 8003108:	08003139 	.word	0x08003139
 800310c:	08003127 	.word	0x08003127
 8003110:	08003139 	.word	0x08003139
 8003114:	08003139 	.word	0x08003139
 8003118:	08003139 	.word	0x08003139
 800311c:	08003133 	.word	0x08003133
 8003120:	2300      	movs	r3, #0
 8003122:	76fb      	strb	r3, [r7, #27]
 8003124:	e0af      	b.n	8003286 <UART_SetConfig+0x282>
 8003126:	2302      	movs	r3, #2
 8003128:	76fb      	strb	r3, [r7, #27]
 800312a:	e0ac      	b.n	8003286 <UART_SetConfig+0x282>
 800312c:	2304      	movs	r3, #4
 800312e:	76fb      	strb	r3, [r7, #27]
 8003130:	e0a9      	b.n	8003286 <UART_SetConfig+0x282>
 8003132:	2308      	movs	r3, #8
 8003134:	76fb      	strb	r3, [r7, #27]
 8003136:	e0a6      	b.n	8003286 <UART_SetConfig+0x282>
 8003138:	2310      	movs	r3, #16
 800313a:	76fb      	strb	r3, [r7, #27]
 800313c:	e0a3      	b.n	8003286 <UART_SetConfig+0x282>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a6d      	ldr	r2, [pc, #436]	; (80032f8 <UART_SetConfig+0x2f4>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d120      	bne.n	800318a <UART_SetConfig+0x186>
 8003148:	4b69      	ldr	r3, [pc, #420]	; (80032f0 <UART_SetConfig+0x2ec>)
 800314a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800314e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003152:	2b30      	cmp	r3, #48	; 0x30
 8003154:	d013      	beq.n	800317e <UART_SetConfig+0x17a>
 8003156:	2b30      	cmp	r3, #48	; 0x30
 8003158:	d814      	bhi.n	8003184 <UART_SetConfig+0x180>
 800315a:	2b20      	cmp	r3, #32
 800315c:	d009      	beq.n	8003172 <UART_SetConfig+0x16e>
 800315e:	2b20      	cmp	r3, #32
 8003160:	d810      	bhi.n	8003184 <UART_SetConfig+0x180>
 8003162:	2b00      	cmp	r3, #0
 8003164:	d002      	beq.n	800316c <UART_SetConfig+0x168>
 8003166:	2b10      	cmp	r3, #16
 8003168:	d006      	beq.n	8003178 <UART_SetConfig+0x174>
 800316a:	e00b      	b.n	8003184 <UART_SetConfig+0x180>
 800316c:	2300      	movs	r3, #0
 800316e:	76fb      	strb	r3, [r7, #27]
 8003170:	e089      	b.n	8003286 <UART_SetConfig+0x282>
 8003172:	2302      	movs	r3, #2
 8003174:	76fb      	strb	r3, [r7, #27]
 8003176:	e086      	b.n	8003286 <UART_SetConfig+0x282>
 8003178:	2304      	movs	r3, #4
 800317a:	76fb      	strb	r3, [r7, #27]
 800317c:	e083      	b.n	8003286 <UART_SetConfig+0x282>
 800317e:	2308      	movs	r3, #8
 8003180:	76fb      	strb	r3, [r7, #27]
 8003182:	e080      	b.n	8003286 <UART_SetConfig+0x282>
 8003184:	2310      	movs	r3, #16
 8003186:	76fb      	strb	r3, [r7, #27]
 8003188:	e07d      	b.n	8003286 <UART_SetConfig+0x282>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a5b      	ldr	r2, [pc, #364]	; (80032fc <UART_SetConfig+0x2f8>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d120      	bne.n	80031d6 <UART_SetConfig+0x1d2>
 8003194:	4b56      	ldr	r3, [pc, #344]	; (80032f0 <UART_SetConfig+0x2ec>)
 8003196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800319a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800319e:	2bc0      	cmp	r3, #192	; 0xc0
 80031a0:	d013      	beq.n	80031ca <UART_SetConfig+0x1c6>
 80031a2:	2bc0      	cmp	r3, #192	; 0xc0
 80031a4:	d814      	bhi.n	80031d0 <UART_SetConfig+0x1cc>
 80031a6:	2b80      	cmp	r3, #128	; 0x80
 80031a8:	d009      	beq.n	80031be <UART_SetConfig+0x1ba>
 80031aa:	2b80      	cmp	r3, #128	; 0x80
 80031ac:	d810      	bhi.n	80031d0 <UART_SetConfig+0x1cc>
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d002      	beq.n	80031b8 <UART_SetConfig+0x1b4>
 80031b2:	2b40      	cmp	r3, #64	; 0x40
 80031b4:	d006      	beq.n	80031c4 <UART_SetConfig+0x1c0>
 80031b6:	e00b      	b.n	80031d0 <UART_SetConfig+0x1cc>
 80031b8:	2300      	movs	r3, #0
 80031ba:	76fb      	strb	r3, [r7, #27]
 80031bc:	e063      	b.n	8003286 <UART_SetConfig+0x282>
 80031be:	2302      	movs	r3, #2
 80031c0:	76fb      	strb	r3, [r7, #27]
 80031c2:	e060      	b.n	8003286 <UART_SetConfig+0x282>
 80031c4:	2304      	movs	r3, #4
 80031c6:	76fb      	strb	r3, [r7, #27]
 80031c8:	e05d      	b.n	8003286 <UART_SetConfig+0x282>
 80031ca:	2308      	movs	r3, #8
 80031cc:	76fb      	strb	r3, [r7, #27]
 80031ce:	e05a      	b.n	8003286 <UART_SetConfig+0x282>
 80031d0:	2310      	movs	r3, #16
 80031d2:	76fb      	strb	r3, [r7, #27]
 80031d4:	e057      	b.n	8003286 <UART_SetConfig+0x282>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a49      	ldr	r2, [pc, #292]	; (8003300 <UART_SetConfig+0x2fc>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d125      	bne.n	800322c <UART_SetConfig+0x228>
 80031e0:	4b43      	ldr	r3, [pc, #268]	; (80032f0 <UART_SetConfig+0x2ec>)
 80031e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80031ee:	d017      	beq.n	8003220 <UART_SetConfig+0x21c>
 80031f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80031f4:	d817      	bhi.n	8003226 <UART_SetConfig+0x222>
 80031f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031fa:	d00b      	beq.n	8003214 <UART_SetConfig+0x210>
 80031fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003200:	d811      	bhi.n	8003226 <UART_SetConfig+0x222>
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <UART_SetConfig+0x20a>
 8003206:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800320a:	d006      	beq.n	800321a <UART_SetConfig+0x216>
 800320c:	e00b      	b.n	8003226 <UART_SetConfig+0x222>
 800320e:	2300      	movs	r3, #0
 8003210:	76fb      	strb	r3, [r7, #27]
 8003212:	e038      	b.n	8003286 <UART_SetConfig+0x282>
 8003214:	2302      	movs	r3, #2
 8003216:	76fb      	strb	r3, [r7, #27]
 8003218:	e035      	b.n	8003286 <UART_SetConfig+0x282>
 800321a:	2304      	movs	r3, #4
 800321c:	76fb      	strb	r3, [r7, #27]
 800321e:	e032      	b.n	8003286 <UART_SetConfig+0x282>
 8003220:	2308      	movs	r3, #8
 8003222:	76fb      	strb	r3, [r7, #27]
 8003224:	e02f      	b.n	8003286 <UART_SetConfig+0x282>
 8003226:	2310      	movs	r3, #16
 8003228:	76fb      	strb	r3, [r7, #27]
 800322a:	e02c      	b.n	8003286 <UART_SetConfig+0x282>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a2d      	ldr	r2, [pc, #180]	; (80032e8 <UART_SetConfig+0x2e4>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d125      	bne.n	8003282 <UART_SetConfig+0x27e>
 8003236:	4b2e      	ldr	r3, [pc, #184]	; (80032f0 <UART_SetConfig+0x2ec>)
 8003238:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800323c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003240:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003244:	d017      	beq.n	8003276 <UART_SetConfig+0x272>
 8003246:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800324a:	d817      	bhi.n	800327c <UART_SetConfig+0x278>
 800324c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003250:	d00b      	beq.n	800326a <UART_SetConfig+0x266>
 8003252:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003256:	d811      	bhi.n	800327c <UART_SetConfig+0x278>
 8003258:	2b00      	cmp	r3, #0
 800325a:	d003      	beq.n	8003264 <UART_SetConfig+0x260>
 800325c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003260:	d006      	beq.n	8003270 <UART_SetConfig+0x26c>
 8003262:	e00b      	b.n	800327c <UART_SetConfig+0x278>
 8003264:	2300      	movs	r3, #0
 8003266:	76fb      	strb	r3, [r7, #27]
 8003268:	e00d      	b.n	8003286 <UART_SetConfig+0x282>
 800326a:	2302      	movs	r3, #2
 800326c:	76fb      	strb	r3, [r7, #27]
 800326e:	e00a      	b.n	8003286 <UART_SetConfig+0x282>
 8003270:	2304      	movs	r3, #4
 8003272:	76fb      	strb	r3, [r7, #27]
 8003274:	e007      	b.n	8003286 <UART_SetConfig+0x282>
 8003276:	2308      	movs	r3, #8
 8003278:	76fb      	strb	r3, [r7, #27]
 800327a:	e004      	b.n	8003286 <UART_SetConfig+0x282>
 800327c:	2310      	movs	r3, #16
 800327e:	76fb      	strb	r3, [r7, #27]
 8003280:	e001      	b.n	8003286 <UART_SetConfig+0x282>
 8003282:	2310      	movs	r3, #16
 8003284:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a17      	ldr	r2, [pc, #92]	; (80032e8 <UART_SetConfig+0x2e4>)
 800328c:	4293      	cmp	r3, r2
 800328e:	f040 8087 	bne.w	80033a0 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003292:	7efb      	ldrb	r3, [r7, #27]
 8003294:	2b08      	cmp	r3, #8
 8003296:	d837      	bhi.n	8003308 <UART_SetConfig+0x304>
 8003298:	a201      	add	r2, pc, #4	; (adr r2, 80032a0 <UART_SetConfig+0x29c>)
 800329a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800329e:	bf00      	nop
 80032a0:	080032c5 	.word	0x080032c5
 80032a4:	08003309 	.word	0x08003309
 80032a8:	080032cd 	.word	0x080032cd
 80032ac:	08003309 	.word	0x08003309
 80032b0:	080032d3 	.word	0x080032d3
 80032b4:	08003309 	.word	0x08003309
 80032b8:	08003309 	.word	0x08003309
 80032bc:	08003309 	.word	0x08003309
 80032c0:	080032db 	.word	0x080032db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032c4:	f7ff f908 	bl	80024d8 <HAL_RCC_GetPCLK1Freq>
 80032c8:	6178      	str	r0, [r7, #20]
        break;
 80032ca:	e022      	b.n	8003312 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032cc:	4b0d      	ldr	r3, [pc, #52]	; (8003304 <UART_SetConfig+0x300>)
 80032ce:	617b      	str	r3, [r7, #20]
        break;
 80032d0:	e01f      	b.n	8003312 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032d2:	f7ff f869 	bl	80023a8 <HAL_RCC_GetSysClockFreq>
 80032d6:	6178      	str	r0, [r7, #20]
        break;
 80032d8:	e01b      	b.n	8003312 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032de:	617b      	str	r3, [r7, #20]
        break;
 80032e0:	e017      	b.n	8003312 <UART_SetConfig+0x30e>
 80032e2:	bf00      	nop
 80032e4:	efff69f3 	.word	0xefff69f3
 80032e8:	40008000 	.word	0x40008000
 80032ec:	40013800 	.word	0x40013800
 80032f0:	40021000 	.word	0x40021000
 80032f4:	40004400 	.word	0x40004400
 80032f8:	40004800 	.word	0x40004800
 80032fc:	40004c00 	.word	0x40004c00
 8003300:	40005000 	.word	0x40005000
 8003304:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003308:	2300      	movs	r3, #0
 800330a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	76bb      	strb	r3, [r7, #26]
        break;
 8003310:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	2b00      	cmp	r3, #0
 8003316:	f000 80f1 	beq.w	80034fc <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	685a      	ldr	r2, [r3, #4]
 800331e:	4613      	mov	r3, r2
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	4413      	add	r3, r2
 8003324:	697a      	ldr	r2, [r7, #20]
 8003326:	429a      	cmp	r2, r3
 8003328:	d305      	bcc.n	8003336 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003330:	697a      	ldr	r2, [r7, #20]
 8003332:	429a      	cmp	r2, r3
 8003334:	d902      	bls.n	800333c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	76bb      	strb	r3, [r7, #26]
 800333a:	e0df      	b.n	80034fc <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	4618      	mov	r0, r3
 8003340:	f04f 0100 	mov.w	r1, #0
 8003344:	f04f 0200 	mov.w	r2, #0
 8003348:	f04f 0300 	mov.w	r3, #0
 800334c:	020b      	lsls	r3, r1, #8
 800334e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003352:	0202      	lsls	r2, r0, #8
 8003354:	6879      	ldr	r1, [r7, #4]
 8003356:	6849      	ldr	r1, [r1, #4]
 8003358:	0849      	lsrs	r1, r1, #1
 800335a:	4608      	mov	r0, r1
 800335c:	f04f 0100 	mov.w	r1, #0
 8003360:	1814      	adds	r4, r2, r0
 8003362:	eb43 0501 	adc.w	r5, r3, r1
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	461a      	mov	r2, r3
 800336c:	f04f 0300 	mov.w	r3, #0
 8003370:	4620      	mov	r0, r4
 8003372:	4629      	mov	r1, r5
 8003374:	f7fc ff28 	bl	80001c8 <__aeabi_uldivmod>
 8003378:	4602      	mov	r2, r0
 800337a:	460b      	mov	r3, r1
 800337c:	4613      	mov	r3, r2
 800337e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003386:	d308      	bcc.n	800339a <UART_SetConfig+0x396>
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800338e:	d204      	bcs.n	800339a <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	693a      	ldr	r2, [r7, #16]
 8003396:	60da      	str	r2, [r3, #12]
 8003398:	e0b0      	b.n	80034fc <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	76bb      	strb	r3, [r7, #26]
 800339e:	e0ad      	b.n	80034fc <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	69db      	ldr	r3, [r3, #28]
 80033a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033a8:	d15c      	bne.n	8003464 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80033aa:	7efb      	ldrb	r3, [r7, #27]
 80033ac:	2b08      	cmp	r3, #8
 80033ae:	d828      	bhi.n	8003402 <UART_SetConfig+0x3fe>
 80033b0:	a201      	add	r2, pc, #4	; (adr r2, 80033b8 <UART_SetConfig+0x3b4>)
 80033b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033b6:	bf00      	nop
 80033b8:	080033dd 	.word	0x080033dd
 80033bc:	080033e5 	.word	0x080033e5
 80033c0:	080033ed 	.word	0x080033ed
 80033c4:	08003403 	.word	0x08003403
 80033c8:	080033f3 	.word	0x080033f3
 80033cc:	08003403 	.word	0x08003403
 80033d0:	08003403 	.word	0x08003403
 80033d4:	08003403 	.word	0x08003403
 80033d8:	080033fb 	.word	0x080033fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033dc:	f7ff f87c 	bl	80024d8 <HAL_RCC_GetPCLK1Freq>
 80033e0:	6178      	str	r0, [r7, #20]
        break;
 80033e2:	e013      	b.n	800340c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80033e4:	f7ff f88e 	bl	8002504 <HAL_RCC_GetPCLK2Freq>
 80033e8:	6178      	str	r0, [r7, #20]
        break;
 80033ea:	e00f      	b.n	800340c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033ec:	4b49      	ldr	r3, [pc, #292]	; (8003514 <UART_SetConfig+0x510>)
 80033ee:	617b      	str	r3, [r7, #20]
        break;
 80033f0:	e00c      	b.n	800340c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033f2:	f7fe ffd9 	bl	80023a8 <HAL_RCC_GetSysClockFreq>
 80033f6:	6178      	str	r0, [r7, #20]
        break;
 80033f8:	e008      	b.n	800340c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033fe:	617b      	str	r3, [r7, #20]
        break;
 8003400:	e004      	b.n	800340c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003402:	2300      	movs	r3, #0
 8003404:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	76bb      	strb	r3, [r7, #26]
        break;
 800340a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d074      	beq.n	80034fc <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	005a      	lsls	r2, r3, #1
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	085b      	lsrs	r3, r3, #1
 800341c:	441a      	add	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	fbb2 f3f3 	udiv	r3, r2, r3
 8003426:	b29b      	uxth	r3, r3
 8003428:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	2b0f      	cmp	r3, #15
 800342e:	d916      	bls.n	800345e <UART_SetConfig+0x45a>
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003436:	d212      	bcs.n	800345e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	b29b      	uxth	r3, r3
 800343c:	f023 030f 	bic.w	r3, r3, #15
 8003440:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	085b      	lsrs	r3, r3, #1
 8003446:	b29b      	uxth	r3, r3
 8003448:	f003 0307 	and.w	r3, r3, #7
 800344c:	b29a      	uxth	r2, r3
 800344e:	89fb      	ldrh	r3, [r7, #14]
 8003450:	4313      	orrs	r3, r2
 8003452:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	89fa      	ldrh	r2, [r7, #14]
 800345a:	60da      	str	r2, [r3, #12]
 800345c:	e04e      	b.n	80034fc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	76bb      	strb	r3, [r7, #26]
 8003462:	e04b      	b.n	80034fc <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003464:	7efb      	ldrb	r3, [r7, #27]
 8003466:	2b08      	cmp	r3, #8
 8003468:	d827      	bhi.n	80034ba <UART_SetConfig+0x4b6>
 800346a:	a201      	add	r2, pc, #4	; (adr r2, 8003470 <UART_SetConfig+0x46c>)
 800346c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003470:	08003495 	.word	0x08003495
 8003474:	0800349d 	.word	0x0800349d
 8003478:	080034a5 	.word	0x080034a5
 800347c:	080034bb 	.word	0x080034bb
 8003480:	080034ab 	.word	0x080034ab
 8003484:	080034bb 	.word	0x080034bb
 8003488:	080034bb 	.word	0x080034bb
 800348c:	080034bb 	.word	0x080034bb
 8003490:	080034b3 	.word	0x080034b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003494:	f7ff f820 	bl	80024d8 <HAL_RCC_GetPCLK1Freq>
 8003498:	6178      	str	r0, [r7, #20]
        break;
 800349a:	e013      	b.n	80034c4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800349c:	f7ff f832 	bl	8002504 <HAL_RCC_GetPCLK2Freq>
 80034a0:	6178      	str	r0, [r7, #20]
        break;
 80034a2:	e00f      	b.n	80034c4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034a4:	4b1b      	ldr	r3, [pc, #108]	; (8003514 <UART_SetConfig+0x510>)
 80034a6:	617b      	str	r3, [r7, #20]
        break;
 80034a8:	e00c      	b.n	80034c4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034aa:	f7fe ff7d 	bl	80023a8 <HAL_RCC_GetSysClockFreq>
 80034ae:	6178      	str	r0, [r7, #20]
        break;
 80034b0:	e008      	b.n	80034c4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034b6:	617b      	str	r3, [r7, #20]
        break;
 80034b8:	e004      	b.n	80034c4 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	76bb      	strb	r3, [r7, #26]
        break;
 80034c2:	bf00      	nop
    }

    if (pclk != 0U)
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d018      	beq.n	80034fc <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	085a      	lsrs	r2, r3, #1
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	441a      	add	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034dc:	b29b      	uxth	r3, r3
 80034de:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	2b0f      	cmp	r3, #15
 80034e4:	d908      	bls.n	80034f8 <UART_SetConfig+0x4f4>
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034ec:	d204      	bcs.n	80034f8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	60da      	str	r2, [r3, #12]
 80034f6:	e001      	b.n	80034fc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2200      	movs	r2, #0
 8003500:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003508:	7ebb      	ldrb	r3, [r7, #26]
}
 800350a:	4618      	mov	r0, r3
 800350c:	3720      	adds	r7, #32
 800350e:	46bd      	mov	sp, r7
 8003510:	bdb0      	pop	{r4, r5, r7, pc}
 8003512:	bf00      	nop
 8003514:	00f42400 	.word	0x00f42400

08003518 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003524:	f003 0301 	and.w	r3, r3, #1
 8003528:	2b00      	cmp	r3, #0
 800352a:	d00a      	beq.n	8003542 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003546:	f003 0302 	and.w	r3, r3, #2
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00a      	beq.n	8003564 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	430a      	orrs	r2, r1
 8003562:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003568:	f003 0304 	and.w	r3, r3, #4
 800356c:	2b00      	cmp	r3, #0
 800356e:	d00a      	beq.n	8003586 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	430a      	orrs	r2, r1
 8003584:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358a:	f003 0308 	and.w	r3, r3, #8
 800358e:	2b00      	cmp	r3, #0
 8003590:	d00a      	beq.n	80035a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ac:	f003 0310 	and.w	r3, r3, #16
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d00a      	beq.n	80035ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	430a      	orrs	r2, r1
 80035c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ce:	f003 0320 	and.w	r3, r3, #32
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00a      	beq.n	80035ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	430a      	orrs	r2, r1
 80035ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d01a      	beq.n	800362e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	430a      	orrs	r2, r1
 800360c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003612:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003616:	d10a      	bne.n	800362e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00a      	beq.n	8003650 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	430a      	orrs	r2, r1
 800364e:	605a      	str	r2, [r3, #4]
  }
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b086      	sub	sp, #24
 8003660:	af02      	add	r7, sp, #8
 8003662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800366c:	f7fd fb2c 	bl	8000cc8 <HAL_GetTick>
 8003670:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0308 	and.w	r3, r3, #8
 800367c:	2b08      	cmp	r3, #8
 800367e:	d10e      	bne.n	800369e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003680:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003684:	9300      	str	r3, [sp, #0]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2200      	movs	r2, #0
 800368a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f000 f82d 	bl	80036ee <UART_WaitOnFlagUntilTimeout>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d001      	beq.n	800369e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e023      	b.n	80036e6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0304 	and.w	r3, r3, #4
 80036a8:	2b04      	cmp	r3, #4
 80036aa:	d10e      	bne.n	80036ca <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80036b0:	9300      	str	r3, [sp, #0]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2200      	movs	r2, #0
 80036b6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f000 f817 	bl	80036ee <UART_WaitOnFlagUntilTimeout>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e00d      	b.n	80036e6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2220      	movs	r2, #32
 80036ce:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2220      	movs	r2, #32
 80036d4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3710      	adds	r7, #16
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}

080036ee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80036ee:	b580      	push	{r7, lr}
 80036f0:	b084      	sub	sp, #16
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	60f8      	str	r0, [r7, #12]
 80036f6:	60b9      	str	r1, [r7, #8]
 80036f8:	603b      	str	r3, [r7, #0]
 80036fa:	4613      	mov	r3, r2
 80036fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036fe:	e05e      	b.n	80037be <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003706:	d05a      	beq.n	80037be <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003708:	f7fd fade 	bl	8000cc8 <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	429a      	cmp	r2, r3
 8003716:	d302      	bcc.n	800371e <UART_WaitOnFlagUntilTimeout+0x30>
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d11b      	bne.n	8003756 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800372c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f022 0201 	bic.w	r2, r2, #1
 800373c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2220      	movs	r2, #32
 8003742:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2220      	movs	r2, #32
 8003748:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e043      	b.n	80037de <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0304 	and.w	r3, r3, #4
 8003760:	2b00      	cmp	r3, #0
 8003762:	d02c      	beq.n	80037be <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	69db      	ldr	r3, [r3, #28]
 800376a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800376e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003772:	d124      	bne.n	80037be <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800377c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800378c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 0201 	bic.w	r2, r2, #1
 800379c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2220      	movs	r2, #32
 80037a2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2220      	movs	r2, #32
 80037a8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2220      	movs	r2, #32
 80037ae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e00f      	b.n	80037de <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	69da      	ldr	r2, [r3, #28]
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	4013      	ands	r3, r2
 80037c8:	68ba      	ldr	r2, [r7, #8]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	bf0c      	ite	eq
 80037ce:	2301      	moveq	r3, #1
 80037d0:	2300      	movne	r3, #0
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	461a      	mov	r2, r3
 80037d6:	79fb      	ldrb	r3, [r7, #7]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d091      	beq.n	8003700 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3710      	adds	r7, #16
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
	...

080037e8 <__errno>:
 80037e8:	4b01      	ldr	r3, [pc, #4]	; (80037f0 <__errno+0x8>)
 80037ea:	6818      	ldr	r0, [r3, #0]
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	2000000c 	.word	0x2000000c

080037f4 <__libc_init_array>:
 80037f4:	b570      	push	{r4, r5, r6, lr}
 80037f6:	4d0d      	ldr	r5, [pc, #52]	; (800382c <__libc_init_array+0x38>)
 80037f8:	4c0d      	ldr	r4, [pc, #52]	; (8003830 <__libc_init_array+0x3c>)
 80037fa:	1b64      	subs	r4, r4, r5
 80037fc:	10a4      	asrs	r4, r4, #2
 80037fe:	2600      	movs	r6, #0
 8003800:	42a6      	cmp	r6, r4
 8003802:	d109      	bne.n	8003818 <__libc_init_array+0x24>
 8003804:	4d0b      	ldr	r5, [pc, #44]	; (8003834 <__libc_init_array+0x40>)
 8003806:	4c0c      	ldr	r4, [pc, #48]	; (8003838 <__libc_init_array+0x44>)
 8003808:	f000 fce6 	bl	80041d8 <_init>
 800380c:	1b64      	subs	r4, r4, r5
 800380e:	10a4      	asrs	r4, r4, #2
 8003810:	2600      	movs	r6, #0
 8003812:	42a6      	cmp	r6, r4
 8003814:	d105      	bne.n	8003822 <__libc_init_array+0x2e>
 8003816:	bd70      	pop	{r4, r5, r6, pc}
 8003818:	f855 3b04 	ldr.w	r3, [r5], #4
 800381c:	4798      	blx	r3
 800381e:	3601      	adds	r6, #1
 8003820:	e7ee      	b.n	8003800 <__libc_init_array+0xc>
 8003822:	f855 3b04 	ldr.w	r3, [r5], #4
 8003826:	4798      	blx	r3
 8003828:	3601      	adds	r6, #1
 800382a:	e7f2      	b.n	8003812 <__libc_init_array+0x1e>
 800382c:	080042d4 	.word	0x080042d4
 8003830:	080042d4 	.word	0x080042d4
 8003834:	080042d4 	.word	0x080042d4
 8003838:	080042d8 	.word	0x080042d8

0800383c <memset>:
 800383c:	4402      	add	r2, r0
 800383e:	4603      	mov	r3, r0
 8003840:	4293      	cmp	r3, r2
 8003842:	d100      	bne.n	8003846 <memset+0xa>
 8003844:	4770      	bx	lr
 8003846:	f803 1b01 	strb.w	r1, [r3], #1
 800384a:	e7f9      	b.n	8003840 <memset+0x4>

0800384c <_puts_r>:
 800384c:	b570      	push	{r4, r5, r6, lr}
 800384e:	460e      	mov	r6, r1
 8003850:	4605      	mov	r5, r0
 8003852:	b118      	cbz	r0, 800385c <_puts_r+0x10>
 8003854:	6983      	ldr	r3, [r0, #24]
 8003856:	b90b      	cbnz	r3, 800385c <_puts_r+0x10>
 8003858:	f000 fa48 	bl	8003cec <__sinit>
 800385c:	69ab      	ldr	r3, [r5, #24]
 800385e:	68ac      	ldr	r4, [r5, #8]
 8003860:	b913      	cbnz	r3, 8003868 <_puts_r+0x1c>
 8003862:	4628      	mov	r0, r5
 8003864:	f000 fa42 	bl	8003cec <__sinit>
 8003868:	4b2c      	ldr	r3, [pc, #176]	; (800391c <_puts_r+0xd0>)
 800386a:	429c      	cmp	r4, r3
 800386c:	d120      	bne.n	80038b0 <_puts_r+0x64>
 800386e:	686c      	ldr	r4, [r5, #4]
 8003870:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003872:	07db      	lsls	r3, r3, #31
 8003874:	d405      	bmi.n	8003882 <_puts_r+0x36>
 8003876:	89a3      	ldrh	r3, [r4, #12]
 8003878:	0598      	lsls	r0, r3, #22
 800387a:	d402      	bmi.n	8003882 <_puts_r+0x36>
 800387c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800387e:	f000 fad3 	bl	8003e28 <__retarget_lock_acquire_recursive>
 8003882:	89a3      	ldrh	r3, [r4, #12]
 8003884:	0719      	lsls	r1, r3, #28
 8003886:	d51d      	bpl.n	80038c4 <_puts_r+0x78>
 8003888:	6923      	ldr	r3, [r4, #16]
 800388a:	b1db      	cbz	r3, 80038c4 <_puts_r+0x78>
 800388c:	3e01      	subs	r6, #1
 800388e:	68a3      	ldr	r3, [r4, #8]
 8003890:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003894:	3b01      	subs	r3, #1
 8003896:	60a3      	str	r3, [r4, #8]
 8003898:	bb39      	cbnz	r1, 80038ea <_puts_r+0x9e>
 800389a:	2b00      	cmp	r3, #0
 800389c:	da38      	bge.n	8003910 <_puts_r+0xc4>
 800389e:	4622      	mov	r2, r4
 80038a0:	210a      	movs	r1, #10
 80038a2:	4628      	mov	r0, r5
 80038a4:	f000 f848 	bl	8003938 <__swbuf_r>
 80038a8:	3001      	adds	r0, #1
 80038aa:	d011      	beq.n	80038d0 <_puts_r+0x84>
 80038ac:	250a      	movs	r5, #10
 80038ae:	e011      	b.n	80038d4 <_puts_r+0x88>
 80038b0:	4b1b      	ldr	r3, [pc, #108]	; (8003920 <_puts_r+0xd4>)
 80038b2:	429c      	cmp	r4, r3
 80038b4:	d101      	bne.n	80038ba <_puts_r+0x6e>
 80038b6:	68ac      	ldr	r4, [r5, #8]
 80038b8:	e7da      	b.n	8003870 <_puts_r+0x24>
 80038ba:	4b1a      	ldr	r3, [pc, #104]	; (8003924 <_puts_r+0xd8>)
 80038bc:	429c      	cmp	r4, r3
 80038be:	bf08      	it	eq
 80038c0:	68ec      	ldreq	r4, [r5, #12]
 80038c2:	e7d5      	b.n	8003870 <_puts_r+0x24>
 80038c4:	4621      	mov	r1, r4
 80038c6:	4628      	mov	r0, r5
 80038c8:	f000 f888 	bl	80039dc <__swsetup_r>
 80038cc:	2800      	cmp	r0, #0
 80038ce:	d0dd      	beq.n	800388c <_puts_r+0x40>
 80038d0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80038d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80038d6:	07da      	lsls	r2, r3, #31
 80038d8:	d405      	bmi.n	80038e6 <_puts_r+0x9a>
 80038da:	89a3      	ldrh	r3, [r4, #12]
 80038dc:	059b      	lsls	r3, r3, #22
 80038de:	d402      	bmi.n	80038e6 <_puts_r+0x9a>
 80038e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80038e2:	f000 faa2 	bl	8003e2a <__retarget_lock_release_recursive>
 80038e6:	4628      	mov	r0, r5
 80038e8:	bd70      	pop	{r4, r5, r6, pc}
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	da04      	bge.n	80038f8 <_puts_r+0xac>
 80038ee:	69a2      	ldr	r2, [r4, #24]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	dc06      	bgt.n	8003902 <_puts_r+0xb6>
 80038f4:	290a      	cmp	r1, #10
 80038f6:	d004      	beq.n	8003902 <_puts_r+0xb6>
 80038f8:	6823      	ldr	r3, [r4, #0]
 80038fa:	1c5a      	adds	r2, r3, #1
 80038fc:	6022      	str	r2, [r4, #0]
 80038fe:	7019      	strb	r1, [r3, #0]
 8003900:	e7c5      	b.n	800388e <_puts_r+0x42>
 8003902:	4622      	mov	r2, r4
 8003904:	4628      	mov	r0, r5
 8003906:	f000 f817 	bl	8003938 <__swbuf_r>
 800390a:	3001      	adds	r0, #1
 800390c:	d1bf      	bne.n	800388e <_puts_r+0x42>
 800390e:	e7df      	b.n	80038d0 <_puts_r+0x84>
 8003910:	6823      	ldr	r3, [r4, #0]
 8003912:	250a      	movs	r5, #10
 8003914:	1c5a      	adds	r2, r3, #1
 8003916:	6022      	str	r2, [r4, #0]
 8003918:	701d      	strb	r5, [r3, #0]
 800391a:	e7db      	b.n	80038d4 <_puts_r+0x88>
 800391c:	0800428c 	.word	0x0800428c
 8003920:	080042ac 	.word	0x080042ac
 8003924:	0800426c 	.word	0x0800426c

08003928 <puts>:
 8003928:	4b02      	ldr	r3, [pc, #8]	; (8003934 <puts+0xc>)
 800392a:	4601      	mov	r1, r0
 800392c:	6818      	ldr	r0, [r3, #0]
 800392e:	f7ff bf8d 	b.w	800384c <_puts_r>
 8003932:	bf00      	nop
 8003934:	2000000c 	.word	0x2000000c

08003938 <__swbuf_r>:
 8003938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800393a:	460e      	mov	r6, r1
 800393c:	4614      	mov	r4, r2
 800393e:	4605      	mov	r5, r0
 8003940:	b118      	cbz	r0, 800394a <__swbuf_r+0x12>
 8003942:	6983      	ldr	r3, [r0, #24]
 8003944:	b90b      	cbnz	r3, 800394a <__swbuf_r+0x12>
 8003946:	f000 f9d1 	bl	8003cec <__sinit>
 800394a:	4b21      	ldr	r3, [pc, #132]	; (80039d0 <__swbuf_r+0x98>)
 800394c:	429c      	cmp	r4, r3
 800394e:	d12b      	bne.n	80039a8 <__swbuf_r+0x70>
 8003950:	686c      	ldr	r4, [r5, #4]
 8003952:	69a3      	ldr	r3, [r4, #24]
 8003954:	60a3      	str	r3, [r4, #8]
 8003956:	89a3      	ldrh	r3, [r4, #12]
 8003958:	071a      	lsls	r2, r3, #28
 800395a:	d52f      	bpl.n	80039bc <__swbuf_r+0x84>
 800395c:	6923      	ldr	r3, [r4, #16]
 800395e:	b36b      	cbz	r3, 80039bc <__swbuf_r+0x84>
 8003960:	6923      	ldr	r3, [r4, #16]
 8003962:	6820      	ldr	r0, [r4, #0]
 8003964:	1ac0      	subs	r0, r0, r3
 8003966:	6963      	ldr	r3, [r4, #20]
 8003968:	b2f6      	uxtb	r6, r6
 800396a:	4283      	cmp	r3, r0
 800396c:	4637      	mov	r7, r6
 800396e:	dc04      	bgt.n	800397a <__swbuf_r+0x42>
 8003970:	4621      	mov	r1, r4
 8003972:	4628      	mov	r0, r5
 8003974:	f000 f926 	bl	8003bc4 <_fflush_r>
 8003978:	bb30      	cbnz	r0, 80039c8 <__swbuf_r+0x90>
 800397a:	68a3      	ldr	r3, [r4, #8]
 800397c:	3b01      	subs	r3, #1
 800397e:	60a3      	str	r3, [r4, #8]
 8003980:	6823      	ldr	r3, [r4, #0]
 8003982:	1c5a      	adds	r2, r3, #1
 8003984:	6022      	str	r2, [r4, #0]
 8003986:	701e      	strb	r6, [r3, #0]
 8003988:	6963      	ldr	r3, [r4, #20]
 800398a:	3001      	adds	r0, #1
 800398c:	4283      	cmp	r3, r0
 800398e:	d004      	beq.n	800399a <__swbuf_r+0x62>
 8003990:	89a3      	ldrh	r3, [r4, #12]
 8003992:	07db      	lsls	r3, r3, #31
 8003994:	d506      	bpl.n	80039a4 <__swbuf_r+0x6c>
 8003996:	2e0a      	cmp	r6, #10
 8003998:	d104      	bne.n	80039a4 <__swbuf_r+0x6c>
 800399a:	4621      	mov	r1, r4
 800399c:	4628      	mov	r0, r5
 800399e:	f000 f911 	bl	8003bc4 <_fflush_r>
 80039a2:	b988      	cbnz	r0, 80039c8 <__swbuf_r+0x90>
 80039a4:	4638      	mov	r0, r7
 80039a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039a8:	4b0a      	ldr	r3, [pc, #40]	; (80039d4 <__swbuf_r+0x9c>)
 80039aa:	429c      	cmp	r4, r3
 80039ac:	d101      	bne.n	80039b2 <__swbuf_r+0x7a>
 80039ae:	68ac      	ldr	r4, [r5, #8]
 80039b0:	e7cf      	b.n	8003952 <__swbuf_r+0x1a>
 80039b2:	4b09      	ldr	r3, [pc, #36]	; (80039d8 <__swbuf_r+0xa0>)
 80039b4:	429c      	cmp	r4, r3
 80039b6:	bf08      	it	eq
 80039b8:	68ec      	ldreq	r4, [r5, #12]
 80039ba:	e7ca      	b.n	8003952 <__swbuf_r+0x1a>
 80039bc:	4621      	mov	r1, r4
 80039be:	4628      	mov	r0, r5
 80039c0:	f000 f80c 	bl	80039dc <__swsetup_r>
 80039c4:	2800      	cmp	r0, #0
 80039c6:	d0cb      	beq.n	8003960 <__swbuf_r+0x28>
 80039c8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80039cc:	e7ea      	b.n	80039a4 <__swbuf_r+0x6c>
 80039ce:	bf00      	nop
 80039d0:	0800428c 	.word	0x0800428c
 80039d4:	080042ac 	.word	0x080042ac
 80039d8:	0800426c 	.word	0x0800426c

080039dc <__swsetup_r>:
 80039dc:	4b32      	ldr	r3, [pc, #200]	; (8003aa8 <__swsetup_r+0xcc>)
 80039de:	b570      	push	{r4, r5, r6, lr}
 80039e0:	681d      	ldr	r5, [r3, #0]
 80039e2:	4606      	mov	r6, r0
 80039e4:	460c      	mov	r4, r1
 80039e6:	b125      	cbz	r5, 80039f2 <__swsetup_r+0x16>
 80039e8:	69ab      	ldr	r3, [r5, #24]
 80039ea:	b913      	cbnz	r3, 80039f2 <__swsetup_r+0x16>
 80039ec:	4628      	mov	r0, r5
 80039ee:	f000 f97d 	bl	8003cec <__sinit>
 80039f2:	4b2e      	ldr	r3, [pc, #184]	; (8003aac <__swsetup_r+0xd0>)
 80039f4:	429c      	cmp	r4, r3
 80039f6:	d10f      	bne.n	8003a18 <__swsetup_r+0x3c>
 80039f8:	686c      	ldr	r4, [r5, #4]
 80039fa:	89a3      	ldrh	r3, [r4, #12]
 80039fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003a00:	0719      	lsls	r1, r3, #28
 8003a02:	d42c      	bmi.n	8003a5e <__swsetup_r+0x82>
 8003a04:	06dd      	lsls	r5, r3, #27
 8003a06:	d411      	bmi.n	8003a2c <__swsetup_r+0x50>
 8003a08:	2309      	movs	r3, #9
 8003a0a:	6033      	str	r3, [r6, #0]
 8003a0c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003a10:	81a3      	strh	r3, [r4, #12]
 8003a12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a16:	e03e      	b.n	8003a96 <__swsetup_r+0xba>
 8003a18:	4b25      	ldr	r3, [pc, #148]	; (8003ab0 <__swsetup_r+0xd4>)
 8003a1a:	429c      	cmp	r4, r3
 8003a1c:	d101      	bne.n	8003a22 <__swsetup_r+0x46>
 8003a1e:	68ac      	ldr	r4, [r5, #8]
 8003a20:	e7eb      	b.n	80039fa <__swsetup_r+0x1e>
 8003a22:	4b24      	ldr	r3, [pc, #144]	; (8003ab4 <__swsetup_r+0xd8>)
 8003a24:	429c      	cmp	r4, r3
 8003a26:	bf08      	it	eq
 8003a28:	68ec      	ldreq	r4, [r5, #12]
 8003a2a:	e7e6      	b.n	80039fa <__swsetup_r+0x1e>
 8003a2c:	0758      	lsls	r0, r3, #29
 8003a2e:	d512      	bpl.n	8003a56 <__swsetup_r+0x7a>
 8003a30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a32:	b141      	cbz	r1, 8003a46 <__swsetup_r+0x6a>
 8003a34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a38:	4299      	cmp	r1, r3
 8003a3a:	d002      	beq.n	8003a42 <__swsetup_r+0x66>
 8003a3c:	4630      	mov	r0, r6
 8003a3e:	f000 fa59 	bl	8003ef4 <_free_r>
 8003a42:	2300      	movs	r3, #0
 8003a44:	6363      	str	r3, [r4, #52]	; 0x34
 8003a46:	89a3      	ldrh	r3, [r4, #12]
 8003a48:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003a4c:	81a3      	strh	r3, [r4, #12]
 8003a4e:	2300      	movs	r3, #0
 8003a50:	6063      	str	r3, [r4, #4]
 8003a52:	6923      	ldr	r3, [r4, #16]
 8003a54:	6023      	str	r3, [r4, #0]
 8003a56:	89a3      	ldrh	r3, [r4, #12]
 8003a58:	f043 0308 	orr.w	r3, r3, #8
 8003a5c:	81a3      	strh	r3, [r4, #12]
 8003a5e:	6923      	ldr	r3, [r4, #16]
 8003a60:	b94b      	cbnz	r3, 8003a76 <__swsetup_r+0x9a>
 8003a62:	89a3      	ldrh	r3, [r4, #12]
 8003a64:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003a68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a6c:	d003      	beq.n	8003a76 <__swsetup_r+0x9a>
 8003a6e:	4621      	mov	r1, r4
 8003a70:	4630      	mov	r0, r6
 8003a72:	f000 f9ff 	bl	8003e74 <__smakebuf_r>
 8003a76:	89a0      	ldrh	r0, [r4, #12]
 8003a78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003a7c:	f010 0301 	ands.w	r3, r0, #1
 8003a80:	d00a      	beq.n	8003a98 <__swsetup_r+0xbc>
 8003a82:	2300      	movs	r3, #0
 8003a84:	60a3      	str	r3, [r4, #8]
 8003a86:	6963      	ldr	r3, [r4, #20]
 8003a88:	425b      	negs	r3, r3
 8003a8a:	61a3      	str	r3, [r4, #24]
 8003a8c:	6923      	ldr	r3, [r4, #16]
 8003a8e:	b943      	cbnz	r3, 8003aa2 <__swsetup_r+0xc6>
 8003a90:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003a94:	d1ba      	bne.n	8003a0c <__swsetup_r+0x30>
 8003a96:	bd70      	pop	{r4, r5, r6, pc}
 8003a98:	0781      	lsls	r1, r0, #30
 8003a9a:	bf58      	it	pl
 8003a9c:	6963      	ldrpl	r3, [r4, #20]
 8003a9e:	60a3      	str	r3, [r4, #8]
 8003aa0:	e7f4      	b.n	8003a8c <__swsetup_r+0xb0>
 8003aa2:	2000      	movs	r0, #0
 8003aa4:	e7f7      	b.n	8003a96 <__swsetup_r+0xba>
 8003aa6:	bf00      	nop
 8003aa8:	2000000c 	.word	0x2000000c
 8003aac:	0800428c 	.word	0x0800428c
 8003ab0:	080042ac 	.word	0x080042ac
 8003ab4:	0800426c 	.word	0x0800426c

08003ab8 <__sflush_r>:
 8003ab8:	898a      	ldrh	r2, [r1, #12]
 8003aba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003abe:	4605      	mov	r5, r0
 8003ac0:	0710      	lsls	r0, r2, #28
 8003ac2:	460c      	mov	r4, r1
 8003ac4:	d458      	bmi.n	8003b78 <__sflush_r+0xc0>
 8003ac6:	684b      	ldr	r3, [r1, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	dc05      	bgt.n	8003ad8 <__sflush_r+0x20>
 8003acc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	dc02      	bgt.n	8003ad8 <__sflush_r+0x20>
 8003ad2:	2000      	movs	r0, #0
 8003ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ad8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003ada:	2e00      	cmp	r6, #0
 8003adc:	d0f9      	beq.n	8003ad2 <__sflush_r+0x1a>
 8003ade:	2300      	movs	r3, #0
 8003ae0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003ae4:	682f      	ldr	r7, [r5, #0]
 8003ae6:	602b      	str	r3, [r5, #0]
 8003ae8:	d032      	beq.n	8003b50 <__sflush_r+0x98>
 8003aea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003aec:	89a3      	ldrh	r3, [r4, #12]
 8003aee:	075a      	lsls	r2, r3, #29
 8003af0:	d505      	bpl.n	8003afe <__sflush_r+0x46>
 8003af2:	6863      	ldr	r3, [r4, #4]
 8003af4:	1ac0      	subs	r0, r0, r3
 8003af6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003af8:	b10b      	cbz	r3, 8003afe <__sflush_r+0x46>
 8003afa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003afc:	1ac0      	subs	r0, r0, r3
 8003afe:	2300      	movs	r3, #0
 8003b00:	4602      	mov	r2, r0
 8003b02:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003b04:	6a21      	ldr	r1, [r4, #32]
 8003b06:	4628      	mov	r0, r5
 8003b08:	47b0      	blx	r6
 8003b0a:	1c43      	adds	r3, r0, #1
 8003b0c:	89a3      	ldrh	r3, [r4, #12]
 8003b0e:	d106      	bne.n	8003b1e <__sflush_r+0x66>
 8003b10:	6829      	ldr	r1, [r5, #0]
 8003b12:	291d      	cmp	r1, #29
 8003b14:	d82c      	bhi.n	8003b70 <__sflush_r+0xb8>
 8003b16:	4a2a      	ldr	r2, [pc, #168]	; (8003bc0 <__sflush_r+0x108>)
 8003b18:	40ca      	lsrs	r2, r1
 8003b1a:	07d6      	lsls	r6, r2, #31
 8003b1c:	d528      	bpl.n	8003b70 <__sflush_r+0xb8>
 8003b1e:	2200      	movs	r2, #0
 8003b20:	6062      	str	r2, [r4, #4]
 8003b22:	04d9      	lsls	r1, r3, #19
 8003b24:	6922      	ldr	r2, [r4, #16]
 8003b26:	6022      	str	r2, [r4, #0]
 8003b28:	d504      	bpl.n	8003b34 <__sflush_r+0x7c>
 8003b2a:	1c42      	adds	r2, r0, #1
 8003b2c:	d101      	bne.n	8003b32 <__sflush_r+0x7a>
 8003b2e:	682b      	ldr	r3, [r5, #0]
 8003b30:	b903      	cbnz	r3, 8003b34 <__sflush_r+0x7c>
 8003b32:	6560      	str	r0, [r4, #84]	; 0x54
 8003b34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003b36:	602f      	str	r7, [r5, #0]
 8003b38:	2900      	cmp	r1, #0
 8003b3a:	d0ca      	beq.n	8003ad2 <__sflush_r+0x1a>
 8003b3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003b40:	4299      	cmp	r1, r3
 8003b42:	d002      	beq.n	8003b4a <__sflush_r+0x92>
 8003b44:	4628      	mov	r0, r5
 8003b46:	f000 f9d5 	bl	8003ef4 <_free_r>
 8003b4a:	2000      	movs	r0, #0
 8003b4c:	6360      	str	r0, [r4, #52]	; 0x34
 8003b4e:	e7c1      	b.n	8003ad4 <__sflush_r+0x1c>
 8003b50:	6a21      	ldr	r1, [r4, #32]
 8003b52:	2301      	movs	r3, #1
 8003b54:	4628      	mov	r0, r5
 8003b56:	47b0      	blx	r6
 8003b58:	1c41      	adds	r1, r0, #1
 8003b5a:	d1c7      	bne.n	8003aec <__sflush_r+0x34>
 8003b5c:	682b      	ldr	r3, [r5, #0]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d0c4      	beq.n	8003aec <__sflush_r+0x34>
 8003b62:	2b1d      	cmp	r3, #29
 8003b64:	d001      	beq.n	8003b6a <__sflush_r+0xb2>
 8003b66:	2b16      	cmp	r3, #22
 8003b68:	d101      	bne.n	8003b6e <__sflush_r+0xb6>
 8003b6a:	602f      	str	r7, [r5, #0]
 8003b6c:	e7b1      	b.n	8003ad2 <__sflush_r+0x1a>
 8003b6e:	89a3      	ldrh	r3, [r4, #12]
 8003b70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b74:	81a3      	strh	r3, [r4, #12]
 8003b76:	e7ad      	b.n	8003ad4 <__sflush_r+0x1c>
 8003b78:	690f      	ldr	r7, [r1, #16]
 8003b7a:	2f00      	cmp	r7, #0
 8003b7c:	d0a9      	beq.n	8003ad2 <__sflush_r+0x1a>
 8003b7e:	0793      	lsls	r3, r2, #30
 8003b80:	680e      	ldr	r6, [r1, #0]
 8003b82:	bf08      	it	eq
 8003b84:	694b      	ldreq	r3, [r1, #20]
 8003b86:	600f      	str	r7, [r1, #0]
 8003b88:	bf18      	it	ne
 8003b8a:	2300      	movne	r3, #0
 8003b8c:	eba6 0807 	sub.w	r8, r6, r7
 8003b90:	608b      	str	r3, [r1, #8]
 8003b92:	f1b8 0f00 	cmp.w	r8, #0
 8003b96:	dd9c      	ble.n	8003ad2 <__sflush_r+0x1a>
 8003b98:	6a21      	ldr	r1, [r4, #32]
 8003b9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003b9c:	4643      	mov	r3, r8
 8003b9e:	463a      	mov	r2, r7
 8003ba0:	4628      	mov	r0, r5
 8003ba2:	47b0      	blx	r6
 8003ba4:	2800      	cmp	r0, #0
 8003ba6:	dc06      	bgt.n	8003bb6 <__sflush_r+0xfe>
 8003ba8:	89a3      	ldrh	r3, [r4, #12]
 8003baa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bae:	81a3      	strh	r3, [r4, #12]
 8003bb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003bb4:	e78e      	b.n	8003ad4 <__sflush_r+0x1c>
 8003bb6:	4407      	add	r7, r0
 8003bb8:	eba8 0800 	sub.w	r8, r8, r0
 8003bbc:	e7e9      	b.n	8003b92 <__sflush_r+0xda>
 8003bbe:	bf00      	nop
 8003bc0:	20400001 	.word	0x20400001

08003bc4 <_fflush_r>:
 8003bc4:	b538      	push	{r3, r4, r5, lr}
 8003bc6:	690b      	ldr	r3, [r1, #16]
 8003bc8:	4605      	mov	r5, r0
 8003bca:	460c      	mov	r4, r1
 8003bcc:	b913      	cbnz	r3, 8003bd4 <_fflush_r+0x10>
 8003bce:	2500      	movs	r5, #0
 8003bd0:	4628      	mov	r0, r5
 8003bd2:	bd38      	pop	{r3, r4, r5, pc}
 8003bd4:	b118      	cbz	r0, 8003bde <_fflush_r+0x1a>
 8003bd6:	6983      	ldr	r3, [r0, #24]
 8003bd8:	b90b      	cbnz	r3, 8003bde <_fflush_r+0x1a>
 8003bda:	f000 f887 	bl	8003cec <__sinit>
 8003bde:	4b14      	ldr	r3, [pc, #80]	; (8003c30 <_fflush_r+0x6c>)
 8003be0:	429c      	cmp	r4, r3
 8003be2:	d11b      	bne.n	8003c1c <_fflush_r+0x58>
 8003be4:	686c      	ldr	r4, [r5, #4]
 8003be6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d0ef      	beq.n	8003bce <_fflush_r+0xa>
 8003bee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003bf0:	07d0      	lsls	r0, r2, #31
 8003bf2:	d404      	bmi.n	8003bfe <_fflush_r+0x3a>
 8003bf4:	0599      	lsls	r1, r3, #22
 8003bf6:	d402      	bmi.n	8003bfe <_fflush_r+0x3a>
 8003bf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003bfa:	f000 f915 	bl	8003e28 <__retarget_lock_acquire_recursive>
 8003bfe:	4628      	mov	r0, r5
 8003c00:	4621      	mov	r1, r4
 8003c02:	f7ff ff59 	bl	8003ab8 <__sflush_r>
 8003c06:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003c08:	07da      	lsls	r2, r3, #31
 8003c0a:	4605      	mov	r5, r0
 8003c0c:	d4e0      	bmi.n	8003bd0 <_fflush_r+0xc>
 8003c0e:	89a3      	ldrh	r3, [r4, #12]
 8003c10:	059b      	lsls	r3, r3, #22
 8003c12:	d4dd      	bmi.n	8003bd0 <_fflush_r+0xc>
 8003c14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003c16:	f000 f908 	bl	8003e2a <__retarget_lock_release_recursive>
 8003c1a:	e7d9      	b.n	8003bd0 <_fflush_r+0xc>
 8003c1c:	4b05      	ldr	r3, [pc, #20]	; (8003c34 <_fflush_r+0x70>)
 8003c1e:	429c      	cmp	r4, r3
 8003c20:	d101      	bne.n	8003c26 <_fflush_r+0x62>
 8003c22:	68ac      	ldr	r4, [r5, #8]
 8003c24:	e7df      	b.n	8003be6 <_fflush_r+0x22>
 8003c26:	4b04      	ldr	r3, [pc, #16]	; (8003c38 <_fflush_r+0x74>)
 8003c28:	429c      	cmp	r4, r3
 8003c2a:	bf08      	it	eq
 8003c2c:	68ec      	ldreq	r4, [r5, #12]
 8003c2e:	e7da      	b.n	8003be6 <_fflush_r+0x22>
 8003c30:	0800428c 	.word	0x0800428c
 8003c34:	080042ac 	.word	0x080042ac
 8003c38:	0800426c 	.word	0x0800426c

08003c3c <std>:
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	b510      	push	{r4, lr}
 8003c40:	4604      	mov	r4, r0
 8003c42:	e9c0 3300 	strd	r3, r3, [r0]
 8003c46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003c4a:	6083      	str	r3, [r0, #8]
 8003c4c:	8181      	strh	r1, [r0, #12]
 8003c4e:	6643      	str	r3, [r0, #100]	; 0x64
 8003c50:	81c2      	strh	r2, [r0, #14]
 8003c52:	6183      	str	r3, [r0, #24]
 8003c54:	4619      	mov	r1, r3
 8003c56:	2208      	movs	r2, #8
 8003c58:	305c      	adds	r0, #92	; 0x5c
 8003c5a:	f7ff fdef 	bl	800383c <memset>
 8003c5e:	4b05      	ldr	r3, [pc, #20]	; (8003c74 <std+0x38>)
 8003c60:	6263      	str	r3, [r4, #36]	; 0x24
 8003c62:	4b05      	ldr	r3, [pc, #20]	; (8003c78 <std+0x3c>)
 8003c64:	62a3      	str	r3, [r4, #40]	; 0x28
 8003c66:	4b05      	ldr	r3, [pc, #20]	; (8003c7c <std+0x40>)
 8003c68:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003c6a:	4b05      	ldr	r3, [pc, #20]	; (8003c80 <std+0x44>)
 8003c6c:	6224      	str	r4, [r4, #32]
 8003c6e:	6323      	str	r3, [r4, #48]	; 0x30
 8003c70:	bd10      	pop	{r4, pc}
 8003c72:	bf00      	nop
 8003c74:	08004069 	.word	0x08004069
 8003c78:	0800408b 	.word	0x0800408b
 8003c7c:	080040c3 	.word	0x080040c3
 8003c80:	080040e7 	.word	0x080040e7

08003c84 <_cleanup_r>:
 8003c84:	4901      	ldr	r1, [pc, #4]	; (8003c8c <_cleanup_r+0x8>)
 8003c86:	f000 b8af 	b.w	8003de8 <_fwalk_reent>
 8003c8a:	bf00      	nop
 8003c8c:	08003bc5 	.word	0x08003bc5

08003c90 <__sfmoreglue>:
 8003c90:	b570      	push	{r4, r5, r6, lr}
 8003c92:	1e4a      	subs	r2, r1, #1
 8003c94:	2568      	movs	r5, #104	; 0x68
 8003c96:	4355      	muls	r5, r2
 8003c98:	460e      	mov	r6, r1
 8003c9a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003c9e:	f000 f979 	bl	8003f94 <_malloc_r>
 8003ca2:	4604      	mov	r4, r0
 8003ca4:	b140      	cbz	r0, 8003cb8 <__sfmoreglue+0x28>
 8003ca6:	2100      	movs	r1, #0
 8003ca8:	e9c0 1600 	strd	r1, r6, [r0]
 8003cac:	300c      	adds	r0, #12
 8003cae:	60a0      	str	r0, [r4, #8]
 8003cb0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003cb4:	f7ff fdc2 	bl	800383c <memset>
 8003cb8:	4620      	mov	r0, r4
 8003cba:	bd70      	pop	{r4, r5, r6, pc}

08003cbc <__sfp_lock_acquire>:
 8003cbc:	4801      	ldr	r0, [pc, #4]	; (8003cc4 <__sfp_lock_acquire+0x8>)
 8003cbe:	f000 b8b3 	b.w	8003e28 <__retarget_lock_acquire_recursive>
 8003cc2:	bf00      	nop
 8003cc4:	20000174 	.word	0x20000174

08003cc8 <__sfp_lock_release>:
 8003cc8:	4801      	ldr	r0, [pc, #4]	; (8003cd0 <__sfp_lock_release+0x8>)
 8003cca:	f000 b8ae 	b.w	8003e2a <__retarget_lock_release_recursive>
 8003cce:	bf00      	nop
 8003cd0:	20000174 	.word	0x20000174

08003cd4 <__sinit_lock_acquire>:
 8003cd4:	4801      	ldr	r0, [pc, #4]	; (8003cdc <__sinit_lock_acquire+0x8>)
 8003cd6:	f000 b8a7 	b.w	8003e28 <__retarget_lock_acquire_recursive>
 8003cda:	bf00      	nop
 8003cdc:	2000016f 	.word	0x2000016f

08003ce0 <__sinit_lock_release>:
 8003ce0:	4801      	ldr	r0, [pc, #4]	; (8003ce8 <__sinit_lock_release+0x8>)
 8003ce2:	f000 b8a2 	b.w	8003e2a <__retarget_lock_release_recursive>
 8003ce6:	bf00      	nop
 8003ce8:	2000016f 	.word	0x2000016f

08003cec <__sinit>:
 8003cec:	b510      	push	{r4, lr}
 8003cee:	4604      	mov	r4, r0
 8003cf0:	f7ff fff0 	bl	8003cd4 <__sinit_lock_acquire>
 8003cf4:	69a3      	ldr	r3, [r4, #24]
 8003cf6:	b11b      	cbz	r3, 8003d00 <__sinit+0x14>
 8003cf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003cfc:	f7ff bff0 	b.w	8003ce0 <__sinit_lock_release>
 8003d00:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003d04:	6523      	str	r3, [r4, #80]	; 0x50
 8003d06:	4b13      	ldr	r3, [pc, #76]	; (8003d54 <__sinit+0x68>)
 8003d08:	4a13      	ldr	r2, [pc, #76]	; (8003d58 <__sinit+0x6c>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	62a2      	str	r2, [r4, #40]	; 0x28
 8003d0e:	42a3      	cmp	r3, r4
 8003d10:	bf04      	itt	eq
 8003d12:	2301      	moveq	r3, #1
 8003d14:	61a3      	streq	r3, [r4, #24]
 8003d16:	4620      	mov	r0, r4
 8003d18:	f000 f820 	bl	8003d5c <__sfp>
 8003d1c:	6060      	str	r0, [r4, #4]
 8003d1e:	4620      	mov	r0, r4
 8003d20:	f000 f81c 	bl	8003d5c <__sfp>
 8003d24:	60a0      	str	r0, [r4, #8]
 8003d26:	4620      	mov	r0, r4
 8003d28:	f000 f818 	bl	8003d5c <__sfp>
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	60e0      	str	r0, [r4, #12]
 8003d30:	2104      	movs	r1, #4
 8003d32:	6860      	ldr	r0, [r4, #4]
 8003d34:	f7ff ff82 	bl	8003c3c <std>
 8003d38:	68a0      	ldr	r0, [r4, #8]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	2109      	movs	r1, #9
 8003d3e:	f7ff ff7d 	bl	8003c3c <std>
 8003d42:	68e0      	ldr	r0, [r4, #12]
 8003d44:	2202      	movs	r2, #2
 8003d46:	2112      	movs	r1, #18
 8003d48:	f7ff ff78 	bl	8003c3c <std>
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	61a3      	str	r3, [r4, #24]
 8003d50:	e7d2      	b.n	8003cf8 <__sinit+0xc>
 8003d52:	bf00      	nop
 8003d54:	08004268 	.word	0x08004268
 8003d58:	08003c85 	.word	0x08003c85

08003d5c <__sfp>:
 8003d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d5e:	4607      	mov	r7, r0
 8003d60:	f7ff ffac 	bl	8003cbc <__sfp_lock_acquire>
 8003d64:	4b1e      	ldr	r3, [pc, #120]	; (8003de0 <__sfp+0x84>)
 8003d66:	681e      	ldr	r6, [r3, #0]
 8003d68:	69b3      	ldr	r3, [r6, #24]
 8003d6a:	b913      	cbnz	r3, 8003d72 <__sfp+0x16>
 8003d6c:	4630      	mov	r0, r6
 8003d6e:	f7ff ffbd 	bl	8003cec <__sinit>
 8003d72:	3648      	adds	r6, #72	; 0x48
 8003d74:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	d503      	bpl.n	8003d84 <__sfp+0x28>
 8003d7c:	6833      	ldr	r3, [r6, #0]
 8003d7e:	b30b      	cbz	r3, 8003dc4 <__sfp+0x68>
 8003d80:	6836      	ldr	r6, [r6, #0]
 8003d82:	e7f7      	b.n	8003d74 <__sfp+0x18>
 8003d84:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003d88:	b9d5      	cbnz	r5, 8003dc0 <__sfp+0x64>
 8003d8a:	4b16      	ldr	r3, [pc, #88]	; (8003de4 <__sfp+0x88>)
 8003d8c:	60e3      	str	r3, [r4, #12]
 8003d8e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003d92:	6665      	str	r5, [r4, #100]	; 0x64
 8003d94:	f000 f847 	bl	8003e26 <__retarget_lock_init_recursive>
 8003d98:	f7ff ff96 	bl	8003cc8 <__sfp_lock_release>
 8003d9c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003da0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003da4:	6025      	str	r5, [r4, #0]
 8003da6:	61a5      	str	r5, [r4, #24]
 8003da8:	2208      	movs	r2, #8
 8003daa:	4629      	mov	r1, r5
 8003dac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003db0:	f7ff fd44 	bl	800383c <memset>
 8003db4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003db8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003dbc:	4620      	mov	r0, r4
 8003dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dc0:	3468      	adds	r4, #104	; 0x68
 8003dc2:	e7d9      	b.n	8003d78 <__sfp+0x1c>
 8003dc4:	2104      	movs	r1, #4
 8003dc6:	4638      	mov	r0, r7
 8003dc8:	f7ff ff62 	bl	8003c90 <__sfmoreglue>
 8003dcc:	4604      	mov	r4, r0
 8003dce:	6030      	str	r0, [r6, #0]
 8003dd0:	2800      	cmp	r0, #0
 8003dd2:	d1d5      	bne.n	8003d80 <__sfp+0x24>
 8003dd4:	f7ff ff78 	bl	8003cc8 <__sfp_lock_release>
 8003dd8:	230c      	movs	r3, #12
 8003dda:	603b      	str	r3, [r7, #0]
 8003ddc:	e7ee      	b.n	8003dbc <__sfp+0x60>
 8003dde:	bf00      	nop
 8003de0:	08004268 	.word	0x08004268
 8003de4:	ffff0001 	.word	0xffff0001

08003de8 <_fwalk_reent>:
 8003de8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003dec:	4606      	mov	r6, r0
 8003dee:	4688      	mov	r8, r1
 8003df0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003df4:	2700      	movs	r7, #0
 8003df6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003dfa:	f1b9 0901 	subs.w	r9, r9, #1
 8003dfe:	d505      	bpl.n	8003e0c <_fwalk_reent+0x24>
 8003e00:	6824      	ldr	r4, [r4, #0]
 8003e02:	2c00      	cmp	r4, #0
 8003e04:	d1f7      	bne.n	8003df6 <_fwalk_reent+0xe>
 8003e06:	4638      	mov	r0, r7
 8003e08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e0c:	89ab      	ldrh	r3, [r5, #12]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d907      	bls.n	8003e22 <_fwalk_reent+0x3a>
 8003e12:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003e16:	3301      	adds	r3, #1
 8003e18:	d003      	beq.n	8003e22 <_fwalk_reent+0x3a>
 8003e1a:	4629      	mov	r1, r5
 8003e1c:	4630      	mov	r0, r6
 8003e1e:	47c0      	blx	r8
 8003e20:	4307      	orrs	r7, r0
 8003e22:	3568      	adds	r5, #104	; 0x68
 8003e24:	e7e9      	b.n	8003dfa <_fwalk_reent+0x12>

08003e26 <__retarget_lock_init_recursive>:
 8003e26:	4770      	bx	lr

08003e28 <__retarget_lock_acquire_recursive>:
 8003e28:	4770      	bx	lr

08003e2a <__retarget_lock_release_recursive>:
 8003e2a:	4770      	bx	lr

08003e2c <__swhatbuf_r>:
 8003e2c:	b570      	push	{r4, r5, r6, lr}
 8003e2e:	460e      	mov	r6, r1
 8003e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e34:	2900      	cmp	r1, #0
 8003e36:	b096      	sub	sp, #88	; 0x58
 8003e38:	4614      	mov	r4, r2
 8003e3a:	461d      	mov	r5, r3
 8003e3c:	da07      	bge.n	8003e4e <__swhatbuf_r+0x22>
 8003e3e:	2300      	movs	r3, #0
 8003e40:	602b      	str	r3, [r5, #0]
 8003e42:	89b3      	ldrh	r3, [r6, #12]
 8003e44:	061a      	lsls	r2, r3, #24
 8003e46:	d410      	bmi.n	8003e6a <__swhatbuf_r+0x3e>
 8003e48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e4c:	e00e      	b.n	8003e6c <__swhatbuf_r+0x40>
 8003e4e:	466a      	mov	r2, sp
 8003e50:	f000 f970 	bl	8004134 <_fstat_r>
 8003e54:	2800      	cmp	r0, #0
 8003e56:	dbf2      	blt.n	8003e3e <__swhatbuf_r+0x12>
 8003e58:	9a01      	ldr	r2, [sp, #4]
 8003e5a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003e5e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003e62:	425a      	negs	r2, r3
 8003e64:	415a      	adcs	r2, r3
 8003e66:	602a      	str	r2, [r5, #0]
 8003e68:	e7ee      	b.n	8003e48 <__swhatbuf_r+0x1c>
 8003e6a:	2340      	movs	r3, #64	; 0x40
 8003e6c:	2000      	movs	r0, #0
 8003e6e:	6023      	str	r3, [r4, #0]
 8003e70:	b016      	add	sp, #88	; 0x58
 8003e72:	bd70      	pop	{r4, r5, r6, pc}

08003e74 <__smakebuf_r>:
 8003e74:	898b      	ldrh	r3, [r1, #12]
 8003e76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003e78:	079d      	lsls	r5, r3, #30
 8003e7a:	4606      	mov	r6, r0
 8003e7c:	460c      	mov	r4, r1
 8003e7e:	d507      	bpl.n	8003e90 <__smakebuf_r+0x1c>
 8003e80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003e84:	6023      	str	r3, [r4, #0]
 8003e86:	6123      	str	r3, [r4, #16]
 8003e88:	2301      	movs	r3, #1
 8003e8a:	6163      	str	r3, [r4, #20]
 8003e8c:	b002      	add	sp, #8
 8003e8e:	bd70      	pop	{r4, r5, r6, pc}
 8003e90:	ab01      	add	r3, sp, #4
 8003e92:	466a      	mov	r2, sp
 8003e94:	f7ff ffca 	bl	8003e2c <__swhatbuf_r>
 8003e98:	9900      	ldr	r1, [sp, #0]
 8003e9a:	4605      	mov	r5, r0
 8003e9c:	4630      	mov	r0, r6
 8003e9e:	f000 f879 	bl	8003f94 <_malloc_r>
 8003ea2:	b948      	cbnz	r0, 8003eb8 <__smakebuf_r+0x44>
 8003ea4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ea8:	059a      	lsls	r2, r3, #22
 8003eaa:	d4ef      	bmi.n	8003e8c <__smakebuf_r+0x18>
 8003eac:	f023 0303 	bic.w	r3, r3, #3
 8003eb0:	f043 0302 	orr.w	r3, r3, #2
 8003eb4:	81a3      	strh	r3, [r4, #12]
 8003eb6:	e7e3      	b.n	8003e80 <__smakebuf_r+0xc>
 8003eb8:	4b0d      	ldr	r3, [pc, #52]	; (8003ef0 <__smakebuf_r+0x7c>)
 8003eba:	62b3      	str	r3, [r6, #40]	; 0x28
 8003ebc:	89a3      	ldrh	r3, [r4, #12]
 8003ebe:	6020      	str	r0, [r4, #0]
 8003ec0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ec4:	81a3      	strh	r3, [r4, #12]
 8003ec6:	9b00      	ldr	r3, [sp, #0]
 8003ec8:	6163      	str	r3, [r4, #20]
 8003eca:	9b01      	ldr	r3, [sp, #4]
 8003ecc:	6120      	str	r0, [r4, #16]
 8003ece:	b15b      	cbz	r3, 8003ee8 <__smakebuf_r+0x74>
 8003ed0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ed4:	4630      	mov	r0, r6
 8003ed6:	f000 f93f 	bl	8004158 <_isatty_r>
 8003eda:	b128      	cbz	r0, 8003ee8 <__smakebuf_r+0x74>
 8003edc:	89a3      	ldrh	r3, [r4, #12]
 8003ede:	f023 0303 	bic.w	r3, r3, #3
 8003ee2:	f043 0301 	orr.w	r3, r3, #1
 8003ee6:	81a3      	strh	r3, [r4, #12]
 8003ee8:	89a0      	ldrh	r0, [r4, #12]
 8003eea:	4305      	orrs	r5, r0
 8003eec:	81a5      	strh	r5, [r4, #12]
 8003eee:	e7cd      	b.n	8003e8c <__smakebuf_r+0x18>
 8003ef0:	08003c85 	.word	0x08003c85

08003ef4 <_free_r>:
 8003ef4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003ef6:	2900      	cmp	r1, #0
 8003ef8:	d048      	beq.n	8003f8c <_free_r+0x98>
 8003efa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003efe:	9001      	str	r0, [sp, #4]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	f1a1 0404 	sub.w	r4, r1, #4
 8003f06:	bfb8      	it	lt
 8003f08:	18e4      	addlt	r4, r4, r3
 8003f0a:	f000 f947 	bl	800419c <__malloc_lock>
 8003f0e:	4a20      	ldr	r2, [pc, #128]	; (8003f90 <_free_r+0x9c>)
 8003f10:	9801      	ldr	r0, [sp, #4]
 8003f12:	6813      	ldr	r3, [r2, #0]
 8003f14:	4615      	mov	r5, r2
 8003f16:	b933      	cbnz	r3, 8003f26 <_free_r+0x32>
 8003f18:	6063      	str	r3, [r4, #4]
 8003f1a:	6014      	str	r4, [r2, #0]
 8003f1c:	b003      	add	sp, #12
 8003f1e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003f22:	f000 b941 	b.w	80041a8 <__malloc_unlock>
 8003f26:	42a3      	cmp	r3, r4
 8003f28:	d90b      	bls.n	8003f42 <_free_r+0x4e>
 8003f2a:	6821      	ldr	r1, [r4, #0]
 8003f2c:	1862      	adds	r2, r4, r1
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	bf04      	itt	eq
 8003f32:	681a      	ldreq	r2, [r3, #0]
 8003f34:	685b      	ldreq	r3, [r3, #4]
 8003f36:	6063      	str	r3, [r4, #4]
 8003f38:	bf04      	itt	eq
 8003f3a:	1852      	addeq	r2, r2, r1
 8003f3c:	6022      	streq	r2, [r4, #0]
 8003f3e:	602c      	str	r4, [r5, #0]
 8003f40:	e7ec      	b.n	8003f1c <_free_r+0x28>
 8003f42:	461a      	mov	r2, r3
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	b10b      	cbz	r3, 8003f4c <_free_r+0x58>
 8003f48:	42a3      	cmp	r3, r4
 8003f4a:	d9fa      	bls.n	8003f42 <_free_r+0x4e>
 8003f4c:	6811      	ldr	r1, [r2, #0]
 8003f4e:	1855      	adds	r5, r2, r1
 8003f50:	42a5      	cmp	r5, r4
 8003f52:	d10b      	bne.n	8003f6c <_free_r+0x78>
 8003f54:	6824      	ldr	r4, [r4, #0]
 8003f56:	4421      	add	r1, r4
 8003f58:	1854      	adds	r4, r2, r1
 8003f5a:	42a3      	cmp	r3, r4
 8003f5c:	6011      	str	r1, [r2, #0]
 8003f5e:	d1dd      	bne.n	8003f1c <_free_r+0x28>
 8003f60:	681c      	ldr	r4, [r3, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	6053      	str	r3, [r2, #4]
 8003f66:	4421      	add	r1, r4
 8003f68:	6011      	str	r1, [r2, #0]
 8003f6a:	e7d7      	b.n	8003f1c <_free_r+0x28>
 8003f6c:	d902      	bls.n	8003f74 <_free_r+0x80>
 8003f6e:	230c      	movs	r3, #12
 8003f70:	6003      	str	r3, [r0, #0]
 8003f72:	e7d3      	b.n	8003f1c <_free_r+0x28>
 8003f74:	6825      	ldr	r5, [r4, #0]
 8003f76:	1961      	adds	r1, r4, r5
 8003f78:	428b      	cmp	r3, r1
 8003f7a:	bf04      	itt	eq
 8003f7c:	6819      	ldreq	r1, [r3, #0]
 8003f7e:	685b      	ldreq	r3, [r3, #4]
 8003f80:	6063      	str	r3, [r4, #4]
 8003f82:	bf04      	itt	eq
 8003f84:	1949      	addeq	r1, r1, r5
 8003f86:	6021      	streq	r1, [r4, #0]
 8003f88:	6054      	str	r4, [r2, #4]
 8003f8a:	e7c7      	b.n	8003f1c <_free_r+0x28>
 8003f8c:	b003      	add	sp, #12
 8003f8e:	bd30      	pop	{r4, r5, pc}
 8003f90:	20000090 	.word	0x20000090

08003f94 <_malloc_r>:
 8003f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f96:	1ccd      	adds	r5, r1, #3
 8003f98:	f025 0503 	bic.w	r5, r5, #3
 8003f9c:	3508      	adds	r5, #8
 8003f9e:	2d0c      	cmp	r5, #12
 8003fa0:	bf38      	it	cc
 8003fa2:	250c      	movcc	r5, #12
 8003fa4:	2d00      	cmp	r5, #0
 8003fa6:	4606      	mov	r6, r0
 8003fa8:	db01      	blt.n	8003fae <_malloc_r+0x1a>
 8003faa:	42a9      	cmp	r1, r5
 8003fac:	d903      	bls.n	8003fb6 <_malloc_r+0x22>
 8003fae:	230c      	movs	r3, #12
 8003fb0:	6033      	str	r3, [r6, #0]
 8003fb2:	2000      	movs	r0, #0
 8003fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fb6:	f000 f8f1 	bl	800419c <__malloc_lock>
 8003fba:	4921      	ldr	r1, [pc, #132]	; (8004040 <_malloc_r+0xac>)
 8003fbc:	680a      	ldr	r2, [r1, #0]
 8003fbe:	4614      	mov	r4, r2
 8003fc0:	b99c      	cbnz	r4, 8003fea <_malloc_r+0x56>
 8003fc2:	4f20      	ldr	r7, [pc, #128]	; (8004044 <_malloc_r+0xb0>)
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	b923      	cbnz	r3, 8003fd2 <_malloc_r+0x3e>
 8003fc8:	4621      	mov	r1, r4
 8003fca:	4630      	mov	r0, r6
 8003fcc:	f000 f83c 	bl	8004048 <_sbrk_r>
 8003fd0:	6038      	str	r0, [r7, #0]
 8003fd2:	4629      	mov	r1, r5
 8003fd4:	4630      	mov	r0, r6
 8003fd6:	f000 f837 	bl	8004048 <_sbrk_r>
 8003fda:	1c43      	adds	r3, r0, #1
 8003fdc:	d123      	bne.n	8004026 <_malloc_r+0x92>
 8003fde:	230c      	movs	r3, #12
 8003fe0:	6033      	str	r3, [r6, #0]
 8003fe2:	4630      	mov	r0, r6
 8003fe4:	f000 f8e0 	bl	80041a8 <__malloc_unlock>
 8003fe8:	e7e3      	b.n	8003fb2 <_malloc_r+0x1e>
 8003fea:	6823      	ldr	r3, [r4, #0]
 8003fec:	1b5b      	subs	r3, r3, r5
 8003fee:	d417      	bmi.n	8004020 <_malloc_r+0x8c>
 8003ff0:	2b0b      	cmp	r3, #11
 8003ff2:	d903      	bls.n	8003ffc <_malloc_r+0x68>
 8003ff4:	6023      	str	r3, [r4, #0]
 8003ff6:	441c      	add	r4, r3
 8003ff8:	6025      	str	r5, [r4, #0]
 8003ffa:	e004      	b.n	8004006 <_malloc_r+0x72>
 8003ffc:	6863      	ldr	r3, [r4, #4]
 8003ffe:	42a2      	cmp	r2, r4
 8004000:	bf0c      	ite	eq
 8004002:	600b      	streq	r3, [r1, #0]
 8004004:	6053      	strne	r3, [r2, #4]
 8004006:	4630      	mov	r0, r6
 8004008:	f000 f8ce 	bl	80041a8 <__malloc_unlock>
 800400c:	f104 000b 	add.w	r0, r4, #11
 8004010:	1d23      	adds	r3, r4, #4
 8004012:	f020 0007 	bic.w	r0, r0, #7
 8004016:	1ac2      	subs	r2, r0, r3
 8004018:	d0cc      	beq.n	8003fb4 <_malloc_r+0x20>
 800401a:	1a1b      	subs	r3, r3, r0
 800401c:	50a3      	str	r3, [r4, r2]
 800401e:	e7c9      	b.n	8003fb4 <_malloc_r+0x20>
 8004020:	4622      	mov	r2, r4
 8004022:	6864      	ldr	r4, [r4, #4]
 8004024:	e7cc      	b.n	8003fc0 <_malloc_r+0x2c>
 8004026:	1cc4      	adds	r4, r0, #3
 8004028:	f024 0403 	bic.w	r4, r4, #3
 800402c:	42a0      	cmp	r0, r4
 800402e:	d0e3      	beq.n	8003ff8 <_malloc_r+0x64>
 8004030:	1a21      	subs	r1, r4, r0
 8004032:	4630      	mov	r0, r6
 8004034:	f000 f808 	bl	8004048 <_sbrk_r>
 8004038:	3001      	adds	r0, #1
 800403a:	d1dd      	bne.n	8003ff8 <_malloc_r+0x64>
 800403c:	e7cf      	b.n	8003fde <_malloc_r+0x4a>
 800403e:	bf00      	nop
 8004040:	20000090 	.word	0x20000090
 8004044:	20000094 	.word	0x20000094

08004048 <_sbrk_r>:
 8004048:	b538      	push	{r3, r4, r5, lr}
 800404a:	4d06      	ldr	r5, [pc, #24]	; (8004064 <_sbrk_r+0x1c>)
 800404c:	2300      	movs	r3, #0
 800404e:	4604      	mov	r4, r0
 8004050:	4608      	mov	r0, r1
 8004052:	602b      	str	r3, [r5, #0]
 8004054:	f7fc fd36 	bl	8000ac4 <_sbrk>
 8004058:	1c43      	adds	r3, r0, #1
 800405a:	d102      	bne.n	8004062 <_sbrk_r+0x1a>
 800405c:	682b      	ldr	r3, [r5, #0]
 800405e:	b103      	cbz	r3, 8004062 <_sbrk_r+0x1a>
 8004060:	6023      	str	r3, [r4, #0]
 8004062:	bd38      	pop	{r3, r4, r5, pc}
 8004064:	20000178 	.word	0x20000178

08004068 <__sread>:
 8004068:	b510      	push	{r4, lr}
 800406a:	460c      	mov	r4, r1
 800406c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004070:	f000 f8a0 	bl	80041b4 <_read_r>
 8004074:	2800      	cmp	r0, #0
 8004076:	bfab      	itete	ge
 8004078:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800407a:	89a3      	ldrhlt	r3, [r4, #12]
 800407c:	181b      	addge	r3, r3, r0
 800407e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004082:	bfac      	ite	ge
 8004084:	6563      	strge	r3, [r4, #84]	; 0x54
 8004086:	81a3      	strhlt	r3, [r4, #12]
 8004088:	bd10      	pop	{r4, pc}

0800408a <__swrite>:
 800408a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800408e:	461f      	mov	r7, r3
 8004090:	898b      	ldrh	r3, [r1, #12]
 8004092:	05db      	lsls	r3, r3, #23
 8004094:	4605      	mov	r5, r0
 8004096:	460c      	mov	r4, r1
 8004098:	4616      	mov	r6, r2
 800409a:	d505      	bpl.n	80040a8 <__swrite+0x1e>
 800409c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040a0:	2302      	movs	r3, #2
 80040a2:	2200      	movs	r2, #0
 80040a4:	f000 f868 	bl	8004178 <_lseek_r>
 80040a8:	89a3      	ldrh	r3, [r4, #12]
 80040aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80040b2:	81a3      	strh	r3, [r4, #12]
 80040b4:	4632      	mov	r2, r6
 80040b6:	463b      	mov	r3, r7
 80040b8:	4628      	mov	r0, r5
 80040ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040be:	f000 b817 	b.w	80040f0 <_write_r>

080040c2 <__sseek>:
 80040c2:	b510      	push	{r4, lr}
 80040c4:	460c      	mov	r4, r1
 80040c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040ca:	f000 f855 	bl	8004178 <_lseek_r>
 80040ce:	1c43      	adds	r3, r0, #1
 80040d0:	89a3      	ldrh	r3, [r4, #12]
 80040d2:	bf15      	itete	ne
 80040d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80040d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80040da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80040de:	81a3      	strheq	r3, [r4, #12]
 80040e0:	bf18      	it	ne
 80040e2:	81a3      	strhne	r3, [r4, #12]
 80040e4:	bd10      	pop	{r4, pc}

080040e6 <__sclose>:
 80040e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040ea:	f000 b813 	b.w	8004114 <_close_r>
	...

080040f0 <_write_r>:
 80040f0:	b538      	push	{r3, r4, r5, lr}
 80040f2:	4d07      	ldr	r5, [pc, #28]	; (8004110 <_write_r+0x20>)
 80040f4:	4604      	mov	r4, r0
 80040f6:	4608      	mov	r0, r1
 80040f8:	4611      	mov	r1, r2
 80040fa:	2200      	movs	r2, #0
 80040fc:	602a      	str	r2, [r5, #0]
 80040fe:	461a      	mov	r2, r3
 8004100:	f7fc fc8f 	bl	8000a22 <_write>
 8004104:	1c43      	adds	r3, r0, #1
 8004106:	d102      	bne.n	800410e <_write_r+0x1e>
 8004108:	682b      	ldr	r3, [r5, #0]
 800410a:	b103      	cbz	r3, 800410e <_write_r+0x1e>
 800410c:	6023      	str	r3, [r4, #0]
 800410e:	bd38      	pop	{r3, r4, r5, pc}
 8004110:	20000178 	.word	0x20000178

08004114 <_close_r>:
 8004114:	b538      	push	{r3, r4, r5, lr}
 8004116:	4d06      	ldr	r5, [pc, #24]	; (8004130 <_close_r+0x1c>)
 8004118:	2300      	movs	r3, #0
 800411a:	4604      	mov	r4, r0
 800411c:	4608      	mov	r0, r1
 800411e:	602b      	str	r3, [r5, #0]
 8004120:	f7fc fc9b 	bl	8000a5a <_close>
 8004124:	1c43      	adds	r3, r0, #1
 8004126:	d102      	bne.n	800412e <_close_r+0x1a>
 8004128:	682b      	ldr	r3, [r5, #0]
 800412a:	b103      	cbz	r3, 800412e <_close_r+0x1a>
 800412c:	6023      	str	r3, [r4, #0]
 800412e:	bd38      	pop	{r3, r4, r5, pc}
 8004130:	20000178 	.word	0x20000178

08004134 <_fstat_r>:
 8004134:	b538      	push	{r3, r4, r5, lr}
 8004136:	4d07      	ldr	r5, [pc, #28]	; (8004154 <_fstat_r+0x20>)
 8004138:	2300      	movs	r3, #0
 800413a:	4604      	mov	r4, r0
 800413c:	4608      	mov	r0, r1
 800413e:	4611      	mov	r1, r2
 8004140:	602b      	str	r3, [r5, #0]
 8004142:	f7fc fc96 	bl	8000a72 <_fstat>
 8004146:	1c43      	adds	r3, r0, #1
 8004148:	d102      	bne.n	8004150 <_fstat_r+0x1c>
 800414a:	682b      	ldr	r3, [r5, #0]
 800414c:	b103      	cbz	r3, 8004150 <_fstat_r+0x1c>
 800414e:	6023      	str	r3, [r4, #0]
 8004150:	bd38      	pop	{r3, r4, r5, pc}
 8004152:	bf00      	nop
 8004154:	20000178 	.word	0x20000178

08004158 <_isatty_r>:
 8004158:	b538      	push	{r3, r4, r5, lr}
 800415a:	4d06      	ldr	r5, [pc, #24]	; (8004174 <_isatty_r+0x1c>)
 800415c:	2300      	movs	r3, #0
 800415e:	4604      	mov	r4, r0
 8004160:	4608      	mov	r0, r1
 8004162:	602b      	str	r3, [r5, #0]
 8004164:	f7fc fc95 	bl	8000a92 <_isatty>
 8004168:	1c43      	adds	r3, r0, #1
 800416a:	d102      	bne.n	8004172 <_isatty_r+0x1a>
 800416c:	682b      	ldr	r3, [r5, #0]
 800416e:	b103      	cbz	r3, 8004172 <_isatty_r+0x1a>
 8004170:	6023      	str	r3, [r4, #0]
 8004172:	bd38      	pop	{r3, r4, r5, pc}
 8004174:	20000178 	.word	0x20000178

08004178 <_lseek_r>:
 8004178:	b538      	push	{r3, r4, r5, lr}
 800417a:	4d07      	ldr	r5, [pc, #28]	; (8004198 <_lseek_r+0x20>)
 800417c:	4604      	mov	r4, r0
 800417e:	4608      	mov	r0, r1
 8004180:	4611      	mov	r1, r2
 8004182:	2200      	movs	r2, #0
 8004184:	602a      	str	r2, [r5, #0]
 8004186:	461a      	mov	r2, r3
 8004188:	f7fc fc8e 	bl	8000aa8 <_lseek>
 800418c:	1c43      	adds	r3, r0, #1
 800418e:	d102      	bne.n	8004196 <_lseek_r+0x1e>
 8004190:	682b      	ldr	r3, [r5, #0]
 8004192:	b103      	cbz	r3, 8004196 <_lseek_r+0x1e>
 8004194:	6023      	str	r3, [r4, #0]
 8004196:	bd38      	pop	{r3, r4, r5, pc}
 8004198:	20000178 	.word	0x20000178

0800419c <__malloc_lock>:
 800419c:	4801      	ldr	r0, [pc, #4]	; (80041a4 <__malloc_lock+0x8>)
 800419e:	f7ff be43 	b.w	8003e28 <__retarget_lock_acquire_recursive>
 80041a2:	bf00      	nop
 80041a4:	20000170 	.word	0x20000170

080041a8 <__malloc_unlock>:
 80041a8:	4801      	ldr	r0, [pc, #4]	; (80041b0 <__malloc_unlock+0x8>)
 80041aa:	f7ff be3e 	b.w	8003e2a <__retarget_lock_release_recursive>
 80041ae:	bf00      	nop
 80041b0:	20000170 	.word	0x20000170

080041b4 <_read_r>:
 80041b4:	b538      	push	{r3, r4, r5, lr}
 80041b6:	4d07      	ldr	r5, [pc, #28]	; (80041d4 <_read_r+0x20>)
 80041b8:	4604      	mov	r4, r0
 80041ba:	4608      	mov	r0, r1
 80041bc:	4611      	mov	r1, r2
 80041be:	2200      	movs	r2, #0
 80041c0:	602a      	str	r2, [r5, #0]
 80041c2:	461a      	mov	r2, r3
 80041c4:	f7fc fc10 	bl	80009e8 <_read>
 80041c8:	1c43      	adds	r3, r0, #1
 80041ca:	d102      	bne.n	80041d2 <_read_r+0x1e>
 80041cc:	682b      	ldr	r3, [r5, #0]
 80041ce:	b103      	cbz	r3, 80041d2 <_read_r+0x1e>
 80041d0:	6023      	str	r3, [r4, #0]
 80041d2:	bd38      	pop	{r3, r4, r5, pc}
 80041d4:	20000178 	.word	0x20000178

080041d8 <_init>:
 80041d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041da:	bf00      	nop
 80041dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041de:	bc08      	pop	{r3}
 80041e0:	469e      	mov	lr, r3
 80041e2:	4770      	bx	lr

080041e4 <_fini>:
 80041e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041e6:	bf00      	nop
 80041e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041ea:	bc08      	pop	{r3}
 80041ec:	469e      	mov	lr, r3
 80041ee:	4770      	bx	lr
